
RTOS-Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006464  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406464  00406464  00016464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  0040646c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000032c  204009b8  00406e24  000209b8  2**2
                  ALLOC
  4 .stack        00002004  20400ce4  00407150  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402ce8  00409154  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   00021bd3  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004447  00000000  00000000  00042612  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00009f7a  00000000  00000000  00046a59  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000f98  00000000  00000000  000509d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001280  00000000  00000000  0005196b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00023af4  00000000  00000000  00052beb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00011da2  00000000  00000000  000766df  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009db8d  00000000  00000000  00088481  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003268  00000000  00000000  00126010  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e8 2c 40 20 4d 0b 40 00 4b 0b 40 00 4b 0b 40 00     .,@ M.@.K.@.K.@.
  400010:	4b 0b 40 00 4b 0b 40 00 4b 0b 40 00 00 00 00 00     K.@.K.@.K.@.....
	...
  40002c:	41 0f 40 00 4b 0b 40 00 00 00 00 00 e1 0f 40 00     A.@.K.@.......@.
  40003c:	45 10 40 00 4b 0b 40 00 4b 0b 40 00 4b 0b 40 00     E.@.K.@.K.@.K.@.
  40004c:	4b 0b 40 00 4b 0b 40 00 4b 0b 40 00 4b 0b 40 00     K.@.K.@.K.@.K.@.
  40005c:	4b 0b 40 00 4b 0b 40 00 00 00 00 00 69 08 40 00     K.@.K.@.....i.@.
  40006c:	7d 08 40 00 91 08 40 00 4b 0b 40 00 4b 0b 40 00     }.@...@.K.@.K.@.
  40007c:	4b 0b 40 00 a5 08 40 00 b9 08 40 00 4b 0b 40 00     K.@...@...@.K.@.
  40008c:	4b 0b 40 00 4b 0b 40 00 4b 0b 40 00 4b 0b 40 00     K.@.K.@.K.@.K.@.
  40009c:	4b 0b 40 00 4b 0b 40 00 4b 0b 40 00 4b 0b 40 00     K.@.K.@.K.@.K.@.
  4000ac:	4b 0b 40 00 4b 0b 40 00 55 06 40 00 4b 0b 40 00     K.@.K.@.U.@.K.@.
  4000bc:	4b 0b 40 00 4b 0b 40 00 4b 0b 40 00 4b 0b 40 00     K.@.K.@.K.@.K.@.
  4000cc:	4b 0b 40 00 4b 0b 40 00 4b 0b 40 00 4b 0b 40 00     K.@.K.@.K.@.K.@.
  4000dc:	4b 0b 40 00 69 06 40 00 4b 0b 40 00 4b 0b 40 00     K.@.i.@.K.@.K.@.
  4000ec:	4b 0b 40 00 4b 0b 40 00 4b 0b 40 00 4b 0b 40 00     K.@.K.@.K.@.K.@.
  4000fc:	4b 0b 40 00 4b 0b 40 00 4b 0b 40 00 4b 0b 40 00     K.@.K.@.K.@.K.@.
  40010c:	4b 0b 40 00 4b 0b 40 00 00 00 00 00 00 00 00 00     K.@.K.@.........
  40011c:	00 00 00 00 4b 0b 40 00 4b 0b 40 00 4b 0b 40 00     ....K.@.K.@.K.@.
  40012c:	4b 0b 40 00 4b 0b 40 00 4b 0b 40 00 4b 0b 40 00     K.@.K.@.K.@.K.@.
  40013c:	4b 0b 40 00 4b 0b 40 00 4b 0b 40 00 4b 0b 40 00     K.@.K.@.K.@.K.@.
  40014c:	4b 0b 40 00 4b 0b 40 00 4b 0b 40 00 4b 0b 40 00     K.@.K.@.K.@.K.@.
  40015c:	4b 0b 40 00 4b 0b 40 00 4b 0b 40 00                 K.@.K.@.K.@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009b8 	.word	0x204009b8
  400184:	00000000 	.word	0x00000000
  400188:	0040646c 	.word	0x0040646c

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	0040646c 	.word	0x0040646c
  4001c8:	204009bc 	.word	0x204009bc
  4001cc:	0040646c 	.word	0x0040646c
  4001d0:	00000000 	.word	0x00000000

004001d4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001d4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX/2);
  4001d6:	4810      	ldr	r0, [pc, #64]	; (400218 <sysclk_init+0x44>)
  4001d8:	4b10      	ldr	r3, [pc, #64]	; (40021c <sysclk_init+0x48>)
  4001da:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001dc:	213e      	movs	r1, #62	; 0x3e
  4001de:	2000      	movs	r0, #0
  4001e0:	4b0f      	ldr	r3, [pc, #60]	; (400220 <sysclk_init+0x4c>)
  4001e2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001e4:	4c0f      	ldr	r4, [pc, #60]	; (400224 <sysclk_init+0x50>)
  4001e6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001e8:	2800      	cmp	r0, #0
  4001ea:	d0fc      	beq.n	4001e6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001ec:	4b0e      	ldr	r3, [pc, #56]	; (400228 <sysclk_init+0x54>)
  4001ee:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001f0:	4a0e      	ldr	r2, [pc, #56]	; (40022c <sysclk_init+0x58>)
  4001f2:	4b0f      	ldr	r3, [pc, #60]	; (400230 <sysclk_init+0x5c>)
  4001f4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001f6:	4c0f      	ldr	r4, [pc, #60]	; (400234 <sysclk_init+0x60>)
  4001f8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001fa:	2800      	cmp	r0, #0
  4001fc:	d0fc      	beq.n	4001f8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001fe:	2002      	movs	r0, #2
  400200:	4b0d      	ldr	r3, [pc, #52]	; (400238 <sysclk_init+0x64>)
  400202:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400204:	2000      	movs	r0, #0
  400206:	4b0d      	ldr	r3, [pc, #52]	; (40023c <sysclk_init+0x68>)
  400208:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40020a:	4b0d      	ldr	r3, [pc, #52]	; (400240 <sysclk_init+0x6c>)
  40020c:	4798      	blx	r3

	/* Set a flash wait state depending on the master clock frequency */
	system_init_flash(sysclk_get_cpu_hz() / CONFIG_SYSCLK_DIV);
  40020e:	4802      	ldr	r0, [pc, #8]	; (400218 <sysclk_init+0x44>)
  400210:	4b02      	ldr	r3, [pc, #8]	; (40021c <sysclk_init+0x48>)
  400212:	4798      	blx	r3
  400214:	bd10      	pop	{r4, pc}
  400216:	bf00      	nop
  400218:	08f0d180 	.word	0x08f0d180
  40021c:	00400d21 	.word	0x00400d21
  400220:	00400969 	.word	0x00400969
  400224:	004009bd 	.word	0x004009bd
  400228:	004009cd 	.word	0x004009cd
  40022c:	20183f01 	.word	0x20183f01
  400230:	400e0600 	.word	0x400e0600
  400234:	004009dd 	.word	0x004009dd
  400238:	004008cd 	.word	0x004008cd
  40023c:	00400905 	.word	0x00400905
  400240:	00400c15 	.word	0x00400c15

00400244 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400248:	b980      	cbnz	r0, 40026c <_read+0x28>
  40024a:	460c      	mov	r4, r1
  40024c:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  40024e:	2a00      	cmp	r2, #0
  400250:	dd0f      	ble.n	400272 <_read+0x2e>
  400252:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400254:	4e08      	ldr	r6, [pc, #32]	; (400278 <_read+0x34>)
  400256:	4d09      	ldr	r5, [pc, #36]	; (40027c <_read+0x38>)
  400258:	6830      	ldr	r0, [r6, #0]
  40025a:	4621      	mov	r1, r4
  40025c:	682b      	ldr	r3, [r5, #0]
  40025e:	4798      	blx	r3
		ptr++;
  400260:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400262:	42bc      	cmp	r4, r7
  400264:	d1f8      	bne.n	400258 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400266:	4640      	mov	r0, r8
  400268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40026c:	f04f 38ff 	mov.w	r8, #4294967295
  400270:	e7f9      	b.n	400266 <_read+0x22>
	for (; len > 0; --len) {
  400272:	4680      	mov	r8, r0
  400274:	e7f7      	b.n	400266 <_read+0x22>
  400276:	bf00      	nop
  400278:	20400be4 	.word	0x20400be4
  40027c:	20400bdc 	.word	0x20400bdc

00400280 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400280:	3801      	subs	r0, #1
  400282:	2802      	cmp	r0, #2
  400284:	d815      	bhi.n	4002b2 <_write+0x32>
{
  400286:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40028a:	460e      	mov	r6, r1
  40028c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40028e:	b19a      	cbz	r2, 4002b8 <_write+0x38>
  400290:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400292:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4002cc <_write+0x4c>
  400296:	4f0c      	ldr	r7, [pc, #48]	; (4002c8 <_write+0x48>)
  400298:	f8d8 0000 	ldr.w	r0, [r8]
  40029c:	f815 1b01 	ldrb.w	r1, [r5], #1
  4002a0:	683b      	ldr	r3, [r7, #0]
  4002a2:	4798      	blx	r3
  4002a4:	2800      	cmp	r0, #0
  4002a6:	db0a      	blt.n	4002be <_write+0x3e>
  4002a8:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4002aa:	3c01      	subs	r4, #1
  4002ac:	d1f4      	bne.n	400298 <_write+0x18>
  4002ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4002b2:	f04f 30ff 	mov.w	r0, #4294967295
  4002b6:	4770      	bx	lr
	for (; len != 0; --len) {
  4002b8:	4610      	mov	r0, r2
  4002ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4002be:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4002c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002c6:	bf00      	nop
  4002c8:	20400be0 	.word	0x20400be0
  4002cc:	20400be4 	.word	0x20400be4

004002d0 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4002d0:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4002d2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002d6:	4b3b      	ldr	r3, [pc, #236]	; (4003c4 <board_init+0xf4>)
  4002d8:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4002da:	f5a3 6345 	sub.w	r3, r3, #3152	; 0xc50
  4002de:	4a3a      	ldr	r2, [pc, #232]	; (4003c8 <board_init+0xf8>)
  4002e0:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4002e2:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
  4002e6:	605a      	str	r2, [r3, #4]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4002e8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002ec:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4002f0:	4b36      	ldr	r3, [pc, #216]	; (4003cc <board_init+0xfc>)
  4002f2:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4002f6:	f022 0201 	bic.w	r2, r2, #1
  4002fa:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4002fe:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400302:	f022 0201 	bic.w	r2, r2, #1
  400306:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb 0xF":::"memory");
  40030a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40030e:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400312:	200a      	movs	r0, #10
  400314:	4c2e      	ldr	r4, [pc, #184]	; (4003d0 <board_init+0x100>)
  400316:	47a0      	blx	r4
  400318:	200b      	movs	r0, #11
  40031a:	47a0      	blx	r4
  40031c:	200c      	movs	r0, #12
  40031e:	47a0      	blx	r4
  400320:	2010      	movs	r0, #16
  400322:	47a0      	blx	r4
  400324:	2011      	movs	r0, #17
  400326:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400328:	4b2a      	ldr	r3, [pc, #168]	; (4003d4 <board_init+0x104>)
  40032a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40032e:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400330:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400334:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400336:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  40033a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40033e:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400340:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400344:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400346:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40034a:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  40034c:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  40034e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400352:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400354:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400358:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40035a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40035c:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400360:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400362:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400366:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  40036a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  40036e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400372:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400374:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400378:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40037a:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40037c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400380:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400382:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400386:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400388:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40038a:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40038e:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400390:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400392:	4a11      	ldr	r2, [pc, #68]	; (4003d8 <board_init+0x108>)
  400394:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400398:	f043 0310 	orr.w	r3, r3, #16
  40039c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  4003a0:	4b0e      	ldr	r3, [pc, #56]	; (4003dc <board_init+0x10c>)
  4003a2:	2210      	movs	r2, #16
  4003a4:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4003a6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003aa:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003ac:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003ae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4003b2:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003b4:	4311      	orrs	r1, r2
  4003b6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4003b8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003ba:	4311      	orrs	r1, r2
  4003bc:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003be:	605a      	str	r2, [r3, #4]
  4003c0:	bd10      	pop	{r4, pc}
  4003c2:	bf00      	nop
  4003c4:	400e1850 	.word	0x400e1850
  4003c8:	5a00080c 	.word	0x5a00080c
  4003cc:	e000ed00 	.word	0xe000ed00
  4003d0:	004009ed 	.word	0x004009ed
  4003d4:	400e1200 	.word	0x400e1200
  4003d8:	40088000 	.word	0x40088000
  4003dc:	400e1000 	.word	0x400e1000

004003e0 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4003e0:	b570      	push	{r4, r5, r6, lr}
  4003e2:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4003e4:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  4003e6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4003e8:	4013      	ands	r3, r2
  4003ea:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4003ec:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  4003ee:	4e1c      	ldr	r6, [pc, #112]	; (400460 <afec_process_callback+0x80>)
  4003f0:	4d1c      	ldr	r5, [pc, #112]	; (400464 <afec_process_callback+0x84>)
  4003f2:	42a8      	cmp	r0, r5
  4003f4:	bf14      	ite	ne
  4003f6:	2000      	movne	r0, #0
  4003f8:	2001      	moveq	r0, #1
  4003fa:	0105      	lsls	r5, r0, #4
  4003fc:	e00b      	b.n	400416 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4003fe:	2c0e      	cmp	r4, #14
  400400:	d81e      	bhi.n	400440 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400402:	9a01      	ldr	r2, [sp, #4]
  400404:	f104 010c 	add.w	r1, r4, #12
  400408:	2301      	movs	r3, #1
  40040a:	408b      	lsls	r3, r1
  40040c:	4213      	tst	r3, r2
  40040e:	d110      	bne.n	400432 <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400410:	3401      	adds	r4, #1
  400412:	2c10      	cmp	r4, #16
  400414:	d022      	beq.n	40045c <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400416:	2c0b      	cmp	r4, #11
  400418:	d8f1      	bhi.n	4003fe <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  40041a:	9a01      	ldr	r2, [sp, #4]
  40041c:	2301      	movs	r3, #1
  40041e:	40a3      	lsls	r3, r4
  400420:	4213      	tst	r3, r2
  400422:	d0f5      	beq.n	400410 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400424:	192b      	adds	r3, r5, r4
  400426:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40042a:	2b00      	cmp	r3, #0
  40042c:	d0f0      	beq.n	400410 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40042e:	4798      	blx	r3
  400430:	e7ee      	b.n	400410 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400432:	192b      	adds	r3, r5, r4
  400434:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400438:	2b00      	cmp	r3, #0
  40043a:	d0e9      	beq.n	400410 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40043c:	4798      	blx	r3
  40043e:	e7e7      	b.n	400410 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400440:	9a01      	ldr	r2, [sp, #4]
  400442:	f104 010f 	add.w	r1, r4, #15
  400446:	2301      	movs	r3, #1
  400448:	408b      	lsls	r3, r1
  40044a:	4213      	tst	r3, r2
  40044c:	d0e0      	beq.n	400410 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40044e:	192b      	adds	r3, r5, r4
  400450:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400454:	2b00      	cmp	r3, #0
  400456:	d0db      	beq.n	400410 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400458:	4798      	blx	r3
  40045a:	e7d9      	b.n	400410 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  40045c:	b002      	add	sp, #8
  40045e:	bd70      	pop	{r4, r5, r6, pc}
  400460:	20400be8 	.word	0x20400be8
  400464:	40064000 	.word	0x40064000

00400468 <afec_ch_set_config>:
{
  400468:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  40046a:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  40046c:	2301      	movs	r3, #1
  40046e:	408b      	lsls	r3, r1
  400470:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400474:	7815      	ldrb	r5, [r2, #0]
  400476:	2d00      	cmp	r5, #0
  400478:	bf08      	it	eq
  40047a:	2300      	moveq	r3, #0
  40047c:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  40047e:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  400480:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400482:	004b      	lsls	r3, r1, #1
  400484:	2103      	movs	r1, #3
  400486:	4099      	lsls	r1, r3
  400488:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  40048c:	7851      	ldrb	r1, [r2, #1]
  40048e:	4099      	lsls	r1, r3
  400490:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  400492:	6541      	str	r1, [r0, #84]	; 0x54
}
  400494:	bc30      	pop	{r4, r5}
  400496:	4770      	bx	lr

00400498 <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400498:	784b      	ldrb	r3, [r1, #1]
  40049a:	780a      	ldrb	r2, [r1, #0]
  40049c:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  40049e:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  4004a0:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  4004a2:	884b      	ldrh	r3, [r1, #2]
  4004a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4004a8:	6743      	str	r3, [r0, #116]	; 0x74
  4004aa:	4770      	bx	lr

004004ac <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  4004ac:	2200      	movs	r2, #0
  4004ae:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  4004b0:	4b08      	ldr	r3, [pc, #32]	; (4004d4 <afec_get_config_defaults+0x28>)
  4004b2:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  4004b4:	4b08      	ldr	r3, [pc, #32]	; (4004d8 <afec_get_config_defaults+0x2c>)
  4004b6:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  4004b8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4004bc:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  4004be:	2302      	movs	r3, #2
  4004c0:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  4004c2:	2301      	movs	r3, #1
  4004c4:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  4004c6:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  4004c8:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  4004ca:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  4004cc:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  4004ce:	7583      	strb	r3, [r0, #22]
  4004d0:	4770      	bx	lr
  4004d2:	bf00      	nop
  4004d4:	11e1a300 	.word	0x11e1a300
  4004d8:	005b8d80 	.word	0x005b8d80

004004dc <afec_ch_get_config_defaults>:
	cfg->diff = false;
  4004dc:	2300      	movs	r3, #0
  4004de:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  4004e0:	2301      	movs	r3, #1
  4004e2:	7043      	strb	r3, [r0, #1]
  4004e4:	4770      	bx	lr

004004e6 <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  4004e6:	2300      	movs	r3, #0
  4004e8:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  4004ea:	2320      	movs	r3, #32
  4004ec:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  4004ee:	23ff      	movs	r3, #255	; 0xff
  4004f0:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  4004f2:	f640 73ff 	movw	r3, #4095	; 0xfff
  4004f6:	8083      	strh	r3, [r0, #4]
  4004f8:	4770      	bx	lr
	...

004004fc <afec_init>:
	return afec->AFEC_ISR;
  4004fc:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  4004fe:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400502:	d001      	beq.n	400508 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400504:	2019      	movs	r0, #25
  400506:	4770      	bx	lr
{
  400508:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  40050a:	2301      	movs	r3, #1
  40050c:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40050e:	7ccb      	ldrb	r3, [r1, #19]
  400510:	2b00      	cmp	r3, #0
  400512:	bf18      	it	ne
  400514:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400518:	684b      	ldr	r3, [r1, #4]
  40051a:	688c      	ldr	r4, [r1, #8]
  40051c:	fbb3 f3f4 	udiv	r3, r3, r4
  400520:	3b01      	subs	r3, #1
  400522:	021b      	lsls	r3, r3, #8
  400524:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400526:	68cc      	ldr	r4, [r1, #12]
  400528:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  40052c:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  40052e:	7c0c      	ldrb	r4, [r1, #16]
  400530:	0624      	lsls	r4, r4, #24
  400532:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400536:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400538:	7c4c      	ldrb	r4, [r1, #17]
  40053a:	0724      	lsls	r4, r4, #28
  40053c:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400540:	4323      	orrs	r3, r4
  400542:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400544:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400546:	7d0b      	ldrb	r3, [r1, #20]
  400548:	2b00      	cmp	r3, #0
  40054a:	bf14      	ite	ne
  40054c:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400550:	2300      	moveq	r3, #0
  400552:	680a      	ldr	r2, [r1, #0]
  400554:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  400556:	7d4a      	ldrb	r2, [r1, #21]
  400558:	2a00      	cmp	r2, #0
  40055a:	bf14      	ite	ne
  40055c:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400560:	2200      	moveq	r2, #0
			(config->resolution) |
  400562:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400564:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400566:	7d8b      	ldrb	r3, [r1, #22]
  400568:	021b      	lsls	r3, r3, #8
  40056a:	f403 7340 	and.w	r3, r3, #768	; 0x300
  40056e:	f043 030c 	orr.w	r3, r3, #12
  400572:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  400576:	4b0f      	ldr	r3, [pc, #60]	; (4005b4 <afec_init+0xb8>)
  400578:	4298      	cmp	r0, r3
  40057a:	d006      	beq.n	40058a <afec_init+0x8e>
	if(afec == AFEC1) {
  40057c:	4b0e      	ldr	r3, [pc, #56]	; (4005b8 <afec_init+0xbc>)
  40057e:	4298      	cmp	r0, r3
  400580:	d00d      	beq.n	40059e <afec_init+0xa2>
	return STATUS_OK;
  400582:	2000      	movs	r0, #0
}
  400584:	f85d 4b04 	ldr.w	r4, [sp], #4
  400588:	4770      	bx	lr
  40058a:	4b0c      	ldr	r3, [pc, #48]	; (4005bc <afec_init+0xc0>)
  40058c:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  400590:	2200      	movs	r2, #0
  400592:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400596:	428b      	cmp	r3, r1
  400598:	d1fb      	bne.n	400592 <afec_init+0x96>
	return STATUS_OK;
  40059a:	2000      	movs	r0, #0
  40059c:	e7f2      	b.n	400584 <afec_init+0x88>
  40059e:	4b08      	ldr	r3, [pc, #32]	; (4005c0 <afec_init+0xc4>)
  4005a0:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  4005a4:	2200      	movs	r2, #0
  4005a6:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4005aa:	428b      	cmp	r3, r1
  4005ac:	d1fb      	bne.n	4005a6 <afec_init+0xaa>
	return STATUS_OK;
  4005ae:	2000      	movs	r0, #0
  4005b0:	e7e8      	b.n	400584 <afec_init+0x88>
  4005b2:	bf00      	nop
  4005b4:	4003c000 	.word	0x4003c000
  4005b8:	40064000 	.word	0x40064000
  4005bc:	20400be4 	.word	0x20400be4
  4005c0:	20400c28 	.word	0x20400c28

004005c4 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  4005c4:	4b0c      	ldr	r3, [pc, #48]	; (4005f8 <afec_enable_interrupt+0x34>)
  4005c6:	4299      	cmp	r1, r3
  4005c8:	d007      	beq.n	4005da <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  4005ca:	290b      	cmp	r1, #11
  4005cc:	d80b      	bhi.n	4005e6 <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  4005ce:	d006      	beq.n	4005de <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  4005d0:	2301      	movs	r3, #1
  4005d2:	fa03 f101 	lsl.w	r1, r3, r1
  4005d6:	6241      	str	r1, [r0, #36]	; 0x24
  4005d8:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  4005da:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  4005dc:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  4005de:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4005e2:	6243      	str	r3, [r0, #36]	; 0x24
  4005e4:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  4005e6:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  4005e8:	bf94      	ite	ls
  4005ea:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  4005ec:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  4005ee:	2301      	movs	r3, #1
  4005f0:	fa03 f101 	lsl.w	r1, r3, r1
  4005f4:	6241      	str	r1, [r0, #36]	; 0x24
  4005f6:	4770      	bx	lr
  4005f8:	47000fff 	.word	0x47000fff

004005fc <afec_set_callback>:
{
  4005fc:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  4005fe:	4c11      	ldr	r4, [pc, #68]	; (400644 <afec_set_callback+0x48>)
  400600:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400602:	bf0c      	ite	eq
  400604:	2410      	moveq	r4, #16
  400606:	2400      	movne	r4, #0
  400608:	440c      	add	r4, r1
  40060a:	4d0f      	ldr	r5, [pc, #60]	; (400648 <afec_set_callback+0x4c>)
  40060c:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400610:	d10a      	bne.n	400628 <afec_set_callback+0x2c>
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400612:	4a0e      	ldr	r2, [pc, #56]	; (40064c <afec_set_callback+0x50>)
  400614:	f44f 7480 	mov.w	r4, #256	; 0x100
  400618:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40061c:	015b      	lsls	r3, r3, #5
  40061e:	b2db      	uxtb	r3, r3
  400620:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400624:	6054      	str	r4, [r2, #4]
  400626:	e009      	b.n	40063c <afec_set_callback+0x40>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400628:	4a08      	ldr	r2, [pc, #32]	; (40064c <afec_set_callback+0x50>)
  40062a:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  40062e:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400632:	015b      	lsls	r3, r3, #5
  400634:	b2db      	uxtb	r3, r3
  400636:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40063a:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  40063c:	4b04      	ldr	r3, [pc, #16]	; (400650 <afec_set_callback+0x54>)
  40063e:	4798      	blx	r3
  400640:	bd38      	pop	{r3, r4, r5, pc}
  400642:	bf00      	nop
  400644:	40064000 	.word	0x40064000
  400648:	20400be8 	.word	0x20400be8
  40064c:	e000e100 	.word	0xe000e100
  400650:	004005c5 	.word	0x004005c5

00400654 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400654:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400656:	4802      	ldr	r0, [pc, #8]	; (400660 <AFEC0_Handler+0xc>)
  400658:	4b02      	ldr	r3, [pc, #8]	; (400664 <AFEC0_Handler+0x10>)
  40065a:	4798      	blx	r3
  40065c:	bd08      	pop	{r3, pc}
  40065e:	bf00      	nop
  400660:	4003c000 	.word	0x4003c000
  400664:	004003e1 	.word	0x004003e1

00400668 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400668:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  40066a:	4802      	ldr	r0, [pc, #8]	; (400674 <AFEC1_Handler+0xc>)
  40066c:	4b02      	ldr	r3, [pc, #8]	; (400678 <AFEC1_Handler+0x10>)
  40066e:	4798      	blx	r3
  400670:	bd08      	pop	{r3, pc}
  400672:	bf00      	nop
  400674:	40064000 	.word	0x40064000
  400678:	004003e1 	.word	0x004003e1

0040067c <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  40067c:	b500      	push	{lr}
  40067e:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400680:	4b13      	ldr	r3, [pc, #76]	; (4006d0 <afec_enable+0x54>)
  400682:	4298      	cmp	r0, r3
  400684:	bf0c      	ite	eq
  400686:	2028      	moveq	r0, #40	; 0x28
  400688:	201d      	movne	r0, #29
  40068a:	4b12      	ldr	r3, [pc, #72]	; (4006d4 <afec_enable+0x58>)
  40068c:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  40068e:	4b12      	ldr	r3, [pc, #72]	; (4006d8 <afec_enable+0x5c>)
  400690:	789b      	ldrb	r3, [r3, #2]
  400692:	2bff      	cmp	r3, #255	; 0xff
  400694:	d01a      	beq.n	4006cc <afec_enable+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400696:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40069a:	fab3 f383 	clz	r3, r3
  40069e:	095b      	lsrs	r3, r3, #5
  4006a0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4006a2:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  4006a4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4006a8:	2200      	movs	r2, #0
  4006aa:	4b0c      	ldr	r3, [pc, #48]	; (4006dc <afec_enable+0x60>)
  4006ac:	701a      	strb	r2, [r3, #0]
	return flags;
  4006ae:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4006b0:	4a09      	ldr	r2, [pc, #36]	; (4006d8 <afec_enable+0x5c>)
  4006b2:	7893      	ldrb	r3, [r2, #2]
  4006b4:	3301      	adds	r3, #1
  4006b6:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4006b8:	b129      	cbz	r1, 4006c6 <afec_enable+0x4a>
		cpu_irq_enable();
  4006ba:	2201      	movs	r2, #1
  4006bc:	4b07      	ldr	r3, [pc, #28]	; (4006dc <afec_enable+0x60>)
  4006be:	701a      	strb	r2, [r3, #0]
  4006c0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4006c4:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  4006c6:	b003      	add	sp, #12
  4006c8:	f85d fb04 	ldr.w	pc, [sp], #4
  4006cc:	e7fe      	b.n	4006cc <afec_enable+0x50>
  4006ce:	bf00      	nop
  4006d0:	40064000 	.word	0x40064000
  4006d4:	004009ed 	.word	0x004009ed
  4006d8:	20400bd4 	.word	0x20400bd4
  4006dc:	20400000 	.word	0x20400000

004006e0 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4006e0:	b90a      	cbnz	r2, 4006e6 <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4006e2:	6601      	str	r1, [r0, #96]	; 0x60
  4006e4:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4006e6:	6641      	str	r1, [r0, #100]	; 0x64
  4006e8:	4770      	bx	lr

004006ea <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  4006ea:	6301      	str	r1, [r0, #48]	; 0x30
  4006ec:	4770      	bx	lr

004006ee <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  4006ee:	6341      	str	r1, [r0, #52]	; 0x34
  4006f0:	4770      	bx	lr

004006f2 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  4006f2:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  4006f6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4006fa:	d105      	bne.n	400708 <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  4006fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  4006fe:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400700:	bf14      	ite	ne
  400702:	2001      	movne	r0, #1
  400704:	2000      	moveq	r0, #0
  400706:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400708:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  40070a:	e7f8      	b.n	4006fe <pio_get+0xc>

0040070c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40070c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40070e:	f012 0f01 	tst.w	r2, #1
  400712:	d10d      	bne.n	400730 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400714:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400716:	f012 0f0a 	tst.w	r2, #10
  40071a:	d00b      	beq.n	400734 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  40071c:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  40071e:	f012 0f02 	tst.w	r2, #2
  400722:	d109      	bne.n	400738 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400724:	f012 0f08 	tst.w	r2, #8
  400728:	d008      	beq.n	40073c <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  40072a:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  40072e:	e005      	b.n	40073c <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400730:	6641      	str	r1, [r0, #100]	; 0x64
  400732:	e7f0      	b.n	400716 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400734:	6241      	str	r1, [r0, #36]	; 0x24
  400736:	e7f2      	b.n	40071e <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400738:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  40073c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40073e:	6001      	str	r1, [r0, #0]
  400740:	4770      	bx	lr

00400742 <pio_set_output>:
{
  400742:	b410      	push	{r4}
  400744:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400746:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400748:	b94c      	cbnz	r4, 40075e <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  40074a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  40074c:	b14b      	cbz	r3, 400762 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  40074e:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400750:	b94a      	cbnz	r2, 400766 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400752:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400754:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400756:	6001      	str	r1, [r0, #0]
}
  400758:	f85d 4b04 	ldr.w	r4, [sp], #4
  40075c:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40075e:	6641      	str	r1, [r0, #100]	; 0x64
  400760:	e7f4      	b.n	40074c <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400762:	6541      	str	r1, [r0, #84]	; 0x54
  400764:	e7f4      	b.n	400750 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400766:	6301      	str	r1, [r0, #48]	; 0x30
  400768:	e7f4      	b.n	400754 <pio_set_output+0x12>

0040076a <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  40076a:	f012 0f10 	tst.w	r2, #16
  40076e:	d012      	beq.n	400796 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400770:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400774:	f012 0f20 	tst.w	r2, #32
  400778:	d007      	beq.n	40078a <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  40077a:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  40077e:	f012 0f40 	tst.w	r2, #64	; 0x40
  400782:	d005      	beq.n	400790 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400784:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400788:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  40078a:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  40078e:	e7f6      	b.n	40077e <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400790:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400794:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400796:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40079a:	4770      	bx	lr

0040079c <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  40079c:	6401      	str	r1, [r0, #64]	; 0x40
  40079e:	4770      	bx	lr

004007a0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4007a0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4007a2:	4770      	bx	lr

004007a4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4007a4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4007a6:	4770      	bx	lr

004007a8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4007a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4007ac:	4604      	mov	r4, r0
  4007ae:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4007b0:	4b0e      	ldr	r3, [pc, #56]	; (4007ec <pio_handler_process+0x44>)
  4007b2:	4798      	blx	r3
  4007b4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4007b6:	4620      	mov	r0, r4
  4007b8:	4b0d      	ldr	r3, [pc, #52]	; (4007f0 <pio_handler_process+0x48>)
  4007ba:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4007bc:	4005      	ands	r5, r0
  4007be:	d013      	beq.n	4007e8 <pio_handler_process+0x40>
  4007c0:	4c0c      	ldr	r4, [pc, #48]	; (4007f4 <pio_handler_process+0x4c>)
  4007c2:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4007c6:	e003      	b.n	4007d0 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4007c8:	42b4      	cmp	r4, r6
  4007ca:	d00d      	beq.n	4007e8 <pio_handler_process+0x40>
  4007cc:	3410      	adds	r4, #16
		while (status != 0) {
  4007ce:	b15d      	cbz	r5, 4007e8 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4007d0:	6820      	ldr	r0, [r4, #0]
  4007d2:	4540      	cmp	r0, r8
  4007d4:	d1f8      	bne.n	4007c8 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4007d6:	6861      	ldr	r1, [r4, #4]
  4007d8:	4229      	tst	r1, r5
  4007da:	d0f5      	beq.n	4007c8 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4007dc:	68e3      	ldr	r3, [r4, #12]
  4007de:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4007e0:	6863      	ldr	r3, [r4, #4]
  4007e2:	ea25 0503 	bic.w	r5, r5, r3
  4007e6:	e7ef      	b.n	4007c8 <pio_handler_process+0x20>
  4007e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4007ec:	004007a1 	.word	0x004007a1
  4007f0:	004007a5 	.word	0x004007a5
  4007f4:	204009d4 	.word	0x204009d4

004007f8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4007f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4007fa:	4c18      	ldr	r4, [pc, #96]	; (40085c <pio_handler_set+0x64>)
  4007fc:	6826      	ldr	r6, [r4, #0]
  4007fe:	2e06      	cmp	r6, #6
  400800:	d82a      	bhi.n	400858 <pio_handler_set+0x60>
  400802:	f04f 0c00 	mov.w	ip, #0
  400806:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400808:	4f15      	ldr	r7, [pc, #84]	; (400860 <pio_handler_set+0x68>)
  40080a:	e004      	b.n	400816 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40080c:	3401      	adds	r4, #1
  40080e:	b2e4      	uxtb	r4, r4
  400810:	46a4      	mov	ip, r4
  400812:	42a6      	cmp	r6, r4
  400814:	d309      	bcc.n	40082a <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400816:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400818:	0125      	lsls	r5, r4, #4
  40081a:	597d      	ldr	r5, [r7, r5]
  40081c:	428d      	cmp	r5, r1
  40081e:	d1f5      	bne.n	40080c <pio_handler_set+0x14>
  400820:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400824:	686d      	ldr	r5, [r5, #4]
  400826:	4295      	cmp	r5, r2
  400828:	d1f0      	bne.n	40080c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40082a:	4d0d      	ldr	r5, [pc, #52]	; (400860 <pio_handler_set+0x68>)
  40082c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400830:	eb05 040e 	add.w	r4, r5, lr
  400834:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400838:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  40083a:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  40083c:	9906      	ldr	r1, [sp, #24]
  40083e:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400840:	3601      	adds	r6, #1
  400842:	4566      	cmp	r6, ip
  400844:	d005      	beq.n	400852 <pio_handler_set+0x5a>
  400846:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400848:	461a      	mov	r2, r3
  40084a:	4b06      	ldr	r3, [pc, #24]	; (400864 <pio_handler_set+0x6c>)
  40084c:	4798      	blx	r3

	return 0;
  40084e:	2000      	movs	r0, #0
  400850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400852:	4902      	ldr	r1, [pc, #8]	; (40085c <pio_handler_set+0x64>)
  400854:	600e      	str	r6, [r1, #0]
  400856:	e7f6      	b.n	400846 <pio_handler_set+0x4e>
		return 1;
  400858:	2001      	movs	r0, #1
}
  40085a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40085c:	20400a44 	.word	0x20400a44
  400860:	204009d4 	.word	0x204009d4
  400864:	0040076b 	.word	0x0040076b

00400868 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400868:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40086a:	210a      	movs	r1, #10
  40086c:	4801      	ldr	r0, [pc, #4]	; (400874 <PIOA_Handler+0xc>)
  40086e:	4b02      	ldr	r3, [pc, #8]	; (400878 <PIOA_Handler+0x10>)
  400870:	4798      	blx	r3
  400872:	bd08      	pop	{r3, pc}
  400874:	400e0e00 	.word	0x400e0e00
  400878:	004007a9 	.word	0x004007a9

0040087c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40087c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40087e:	210b      	movs	r1, #11
  400880:	4801      	ldr	r0, [pc, #4]	; (400888 <PIOB_Handler+0xc>)
  400882:	4b02      	ldr	r3, [pc, #8]	; (40088c <PIOB_Handler+0x10>)
  400884:	4798      	blx	r3
  400886:	bd08      	pop	{r3, pc}
  400888:	400e1000 	.word	0x400e1000
  40088c:	004007a9 	.word	0x004007a9

00400890 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400890:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400892:	210c      	movs	r1, #12
  400894:	4801      	ldr	r0, [pc, #4]	; (40089c <PIOC_Handler+0xc>)
  400896:	4b02      	ldr	r3, [pc, #8]	; (4008a0 <PIOC_Handler+0x10>)
  400898:	4798      	blx	r3
  40089a:	bd08      	pop	{r3, pc}
  40089c:	400e1200 	.word	0x400e1200
  4008a0:	004007a9 	.word	0x004007a9

004008a4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4008a4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4008a6:	2110      	movs	r1, #16
  4008a8:	4801      	ldr	r0, [pc, #4]	; (4008b0 <PIOD_Handler+0xc>)
  4008aa:	4b02      	ldr	r3, [pc, #8]	; (4008b4 <PIOD_Handler+0x10>)
  4008ac:	4798      	blx	r3
  4008ae:	bd08      	pop	{r3, pc}
  4008b0:	400e1400 	.word	0x400e1400
  4008b4:	004007a9 	.word	0x004007a9

004008b8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4008b8:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4008ba:	2111      	movs	r1, #17
  4008bc:	4801      	ldr	r0, [pc, #4]	; (4008c4 <PIOE_Handler+0xc>)
  4008be:	4b02      	ldr	r3, [pc, #8]	; (4008c8 <PIOE_Handler+0x10>)
  4008c0:	4798      	blx	r3
  4008c2:	bd08      	pop	{r3, pc}
  4008c4:	400e1600 	.word	0x400e1600
  4008c8:	004007a9 	.word	0x004007a9

004008cc <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4008cc:	2803      	cmp	r0, #3
  4008ce:	d011      	beq.n	4008f4 <pmc_mck_set_division+0x28>
  4008d0:	2804      	cmp	r0, #4
  4008d2:	d012      	beq.n	4008fa <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4008d4:	2802      	cmp	r0, #2
  4008d6:	bf0c      	ite	eq
  4008d8:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4008dc:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4008de:	4a08      	ldr	r2, [pc, #32]	; (400900 <pmc_mck_set_division+0x34>)
  4008e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4008e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4008e6:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4008e8:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4008ea:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4008ec:	f013 0f08 	tst.w	r3, #8
  4008f0:	d0fb      	beq.n	4008ea <pmc_mck_set_division+0x1e>
}
  4008f2:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4008f4:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4008f8:	e7f1      	b.n	4008de <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4008fa:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  4008fe:	e7ee      	b.n	4008de <pmc_mck_set_division+0x12>
  400900:	400e0600 	.word	0x400e0600

00400904 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400904:	4a17      	ldr	r2, [pc, #92]	; (400964 <pmc_switch_mck_to_pllack+0x60>)
  400906:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400908:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40090c:	4318      	orrs	r0, r3
  40090e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400910:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400912:	f013 0f08 	tst.w	r3, #8
  400916:	d10a      	bne.n	40092e <pmc_switch_mck_to_pllack+0x2a>
  400918:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40091c:	4911      	ldr	r1, [pc, #68]	; (400964 <pmc_switch_mck_to_pllack+0x60>)
  40091e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400920:	f012 0f08 	tst.w	r2, #8
  400924:	d103      	bne.n	40092e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400926:	3b01      	subs	r3, #1
  400928:	d1f9      	bne.n	40091e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40092a:	2001      	movs	r0, #1
  40092c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40092e:	4a0d      	ldr	r2, [pc, #52]	; (400964 <pmc_switch_mck_to_pllack+0x60>)
  400930:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400932:	f023 0303 	bic.w	r3, r3, #3
  400936:	f043 0302 	orr.w	r3, r3, #2
  40093a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40093c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40093e:	f013 0f08 	tst.w	r3, #8
  400942:	d10a      	bne.n	40095a <pmc_switch_mck_to_pllack+0x56>
  400944:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400948:	4906      	ldr	r1, [pc, #24]	; (400964 <pmc_switch_mck_to_pllack+0x60>)
  40094a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40094c:	f012 0f08 	tst.w	r2, #8
  400950:	d105      	bne.n	40095e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400952:	3b01      	subs	r3, #1
  400954:	d1f9      	bne.n	40094a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400956:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400958:	4770      	bx	lr
	return 0;
  40095a:	2000      	movs	r0, #0
  40095c:	4770      	bx	lr
  40095e:	2000      	movs	r0, #0
  400960:	4770      	bx	lr
  400962:	bf00      	nop
  400964:	400e0600 	.word	0x400e0600

00400968 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400968:	b9a0      	cbnz	r0, 400994 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40096a:	480e      	ldr	r0, [pc, #56]	; (4009a4 <pmc_switch_mainck_to_xtal+0x3c>)
  40096c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40096e:	0209      	lsls	r1, r1, #8
  400970:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400972:	4a0d      	ldr	r2, [pc, #52]	; (4009a8 <pmc_switch_mainck_to_xtal+0x40>)
  400974:	401a      	ands	r2, r3
  400976:	4b0d      	ldr	r3, [pc, #52]	; (4009ac <pmc_switch_mainck_to_xtal+0x44>)
  400978:	4313      	orrs	r3, r2
  40097a:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40097c:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40097e:	4602      	mov	r2, r0
  400980:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400982:	f013 0f01 	tst.w	r3, #1
  400986:	d0fb      	beq.n	400980 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400988:	4a06      	ldr	r2, [pc, #24]	; (4009a4 <pmc_switch_mainck_to_xtal+0x3c>)
  40098a:	6a11      	ldr	r1, [r2, #32]
  40098c:	4b08      	ldr	r3, [pc, #32]	; (4009b0 <pmc_switch_mainck_to_xtal+0x48>)
  40098e:	430b      	orrs	r3, r1
  400990:	6213      	str	r3, [r2, #32]
  400992:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400994:	4903      	ldr	r1, [pc, #12]	; (4009a4 <pmc_switch_mainck_to_xtal+0x3c>)
  400996:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400998:	4a06      	ldr	r2, [pc, #24]	; (4009b4 <pmc_switch_mainck_to_xtal+0x4c>)
  40099a:	401a      	ands	r2, r3
  40099c:	4b06      	ldr	r3, [pc, #24]	; (4009b8 <pmc_switch_mainck_to_xtal+0x50>)
  40099e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4009a0:	620b      	str	r3, [r1, #32]
  4009a2:	4770      	bx	lr
  4009a4:	400e0600 	.word	0x400e0600
  4009a8:	ffc8fffc 	.word	0xffc8fffc
  4009ac:	00370001 	.word	0x00370001
  4009b0:	01370000 	.word	0x01370000
  4009b4:	fec8fffc 	.word	0xfec8fffc
  4009b8:	01370002 	.word	0x01370002

004009bc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4009bc:	4b02      	ldr	r3, [pc, #8]	; (4009c8 <pmc_osc_is_ready_mainck+0xc>)
  4009be:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4009c0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4009c4:	4770      	bx	lr
  4009c6:	bf00      	nop
  4009c8:	400e0600 	.word	0x400e0600

004009cc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4009cc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4009d0:	4b01      	ldr	r3, [pc, #4]	; (4009d8 <pmc_disable_pllack+0xc>)
  4009d2:	629a      	str	r2, [r3, #40]	; 0x28
  4009d4:	4770      	bx	lr
  4009d6:	bf00      	nop
  4009d8:	400e0600 	.word	0x400e0600

004009dc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4009dc:	4b02      	ldr	r3, [pc, #8]	; (4009e8 <pmc_is_locked_pllack+0xc>)
  4009de:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4009e0:	f000 0002 	and.w	r0, r0, #2
  4009e4:	4770      	bx	lr
  4009e6:	bf00      	nop
  4009e8:	400e0600 	.word	0x400e0600

004009ec <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  4009ec:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  4009f0:	4b05      	ldr	r3, [pc, #20]	; (400a08 <pmc_enable_periph_clk+0x1c>)
  4009f2:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  4009f6:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  4009fa:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  4009fe:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400a02:	2000      	movs	r0, #0
  400a04:	4770      	bx	lr
  400a06:	bf00      	nop
  400a08:	400e0600 	.word	0x400e0600

00400a0c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400a0c:	6943      	ldr	r3, [r0, #20]
  400a0e:	f013 0f02 	tst.w	r3, #2
  400a12:	d002      	beq.n	400a1a <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400a14:	61c1      	str	r1, [r0, #28]
	return 0;
  400a16:	2000      	movs	r0, #0
  400a18:	4770      	bx	lr
		return 1;
  400a1a:	2001      	movs	r0, #1
}
  400a1c:	4770      	bx	lr

00400a1e <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400a1e:	6943      	ldr	r3, [r0, #20]
  400a20:	f013 0f01 	tst.w	r3, #1
  400a24:	d003      	beq.n	400a2e <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400a26:	6983      	ldr	r3, [r0, #24]
  400a28:	700b      	strb	r3, [r1, #0]
	return 0;
  400a2a:	2000      	movs	r0, #0
  400a2c:	4770      	bx	lr
		return 1;
  400a2e:	2001      	movs	r0, #1
}
  400a30:	4770      	bx	lr

00400a32 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400a32:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400a34:	010b      	lsls	r3, r1, #4
  400a36:	4293      	cmp	r3, r2
  400a38:	d914      	bls.n	400a64 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400a3a:	00c9      	lsls	r1, r1, #3
  400a3c:	084b      	lsrs	r3, r1, #1
  400a3e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400a42:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400a46:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400a48:	1e5c      	subs	r4, r3, #1
  400a4a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400a4e:	428c      	cmp	r4, r1
  400a50:	d901      	bls.n	400a56 <usart_set_async_baudrate+0x24>
		return 1;
  400a52:	2001      	movs	r0, #1
  400a54:	e017      	b.n	400a86 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400a56:	6841      	ldr	r1, [r0, #4]
  400a58:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400a5c:	6041      	str	r1, [r0, #4]
  400a5e:	e00c      	b.n	400a7a <usart_set_async_baudrate+0x48>
		return 1;
  400a60:	2001      	movs	r0, #1
  400a62:	e010      	b.n	400a86 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400a64:	0859      	lsrs	r1, r3, #1
  400a66:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400a6a:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400a6e:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400a70:	1e5c      	subs	r4, r3, #1
  400a72:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400a76:	428c      	cmp	r4, r1
  400a78:	d8f2      	bhi.n	400a60 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400a7a:	0412      	lsls	r2, r2, #16
  400a7c:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400a80:	431a      	orrs	r2, r3
  400a82:	6202      	str	r2, [r0, #32]

	return 0;
  400a84:	2000      	movs	r0, #0
}
  400a86:	f85d 4b04 	ldr.w	r4, [sp], #4
  400a8a:	4770      	bx	lr

00400a8c <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400a8c:	4b08      	ldr	r3, [pc, #32]	; (400ab0 <usart_reset+0x24>)
  400a8e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400a92:	2300      	movs	r3, #0
  400a94:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400a96:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400a98:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400a9a:	2388      	movs	r3, #136	; 0x88
  400a9c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400a9e:	2324      	movs	r3, #36	; 0x24
  400aa0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400aa2:	f44f 7380 	mov.w	r3, #256	; 0x100
  400aa6:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400aa8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400aac:	6003      	str	r3, [r0, #0]
  400aae:	4770      	bx	lr
  400ab0:	55534100 	.word	0x55534100

00400ab4 <usart_init_rs232>:
{
  400ab4:	b570      	push	{r4, r5, r6, lr}
  400ab6:	4605      	mov	r5, r0
  400ab8:	460c      	mov	r4, r1
  400aba:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400abc:	4b0f      	ldr	r3, [pc, #60]	; (400afc <usart_init_rs232+0x48>)
  400abe:	4798      	blx	r3
	ul_reg_val = 0;
  400ac0:	2200      	movs	r2, #0
  400ac2:	4b0f      	ldr	r3, [pc, #60]	; (400b00 <usart_init_rs232+0x4c>)
  400ac4:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400ac6:	b1a4      	cbz	r4, 400af2 <usart_init_rs232+0x3e>
  400ac8:	4632      	mov	r2, r6
  400aca:	6821      	ldr	r1, [r4, #0]
  400acc:	4628      	mov	r0, r5
  400ace:	4b0d      	ldr	r3, [pc, #52]	; (400b04 <usart_init_rs232+0x50>)
  400ad0:	4798      	blx	r3
  400ad2:	4602      	mov	r2, r0
  400ad4:	b978      	cbnz	r0, 400af6 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ad6:	6863      	ldr	r3, [r4, #4]
  400ad8:	68a1      	ldr	r1, [r4, #8]
  400ada:	430b      	orrs	r3, r1
  400adc:	6921      	ldr	r1, [r4, #16]
  400ade:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400ae0:	68e1      	ldr	r1, [r4, #12]
  400ae2:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ae4:	4906      	ldr	r1, [pc, #24]	; (400b00 <usart_init_rs232+0x4c>)
  400ae6:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400ae8:	6869      	ldr	r1, [r5, #4]
  400aea:	430b      	orrs	r3, r1
  400aec:	606b      	str	r3, [r5, #4]
}
  400aee:	4610      	mov	r0, r2
  400af0:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  400af2:	2201      	movs	r2, #1
  400af4:	e7fb      	b.n	400aee <usart_init_rs232+0x3a>
  400af6:	2201      	movs	r2, #1
  400af8:	e7f9      	b.n	400aee <usart_init_rs232+0x3a>
  400afa:	bf00      	nop
  400afc:	00400a8d 	.word	0x00400a8d
  400b00:	20400a48 	.word	0x20400a48
  400b04:	00400a33 	.word	0x00400a33

00400b08 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400b08:	2340      	movs	r3, #64	; 0x40
  400b0a:	6003      	str	r3, [r0, #0]
  400b0c:	4770      	bx	lr

00400b0e <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400b0e:	2310      	movs	r3, #16
  400b10:	6003      	str	r3, [r0, #0]
  400b12:	4770      	bx	lr

00400b14 <usart_is_tx_ready>:
	return (p_usart->US_CSR & US_CSR_TXRDY) > 0;
  400b14:	6940      	ldr	r0, [r0, #20]
}
  400b16:	f3c0 0040 	ubfx	r0, r0, #1, #1
  400b1a:	4770      	bx	lr

00400b1c <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400b1c:	6943      	ldr	r3, [r0, #20]
  400b1e:	f013 0f02 	tst.w	r3, #2
  400b22:	d004      	beq.n	400b2e <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400b24:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400b28:	61c1      	str	r1, [r0, #28]
	return 0;
  400b2a:	2000      	movs	r0, #0
  400b2c:	4770      	bx	lr
		return 1;
  400b2e:	2001      	movs	r0, #1
}
  400b30:	4770      	bx	lr

00400b32 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400b32:	6943      	ldr	r3, [r0, #20]
  400b34:	f013 0f01 	tst.w	r3, #1
  400b38:	d005      	beq.n	400b46 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400b3a:	6983      	ldr	r3, [r0, #24]
  400b3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400b40:	600b      	str	r3, [r1, #0]
	return 0;
  400b42:	2000      	movs	r0, #0
  400b44:	4770      	bx	lr
		return 1;
  400b46:	2001      	movs	r0, #1
}
  400b48:	4770      	bx	lr

00400b4a <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400b4a:	e7fe      	b.n	400b4a <Dummy_Handler>

00400b4c <Reset_Handler>:
{
  400b4c:	b500      	push	{lr}
  400b4e:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400b50:	4b25      	ldr	r3, [pc, #148]	; (400be8 <Reset_Handler+0x9c>)
  400b52:	4a26      	ldr	r2, [pc, #152]	; (400bec <Reset_Handler+0xa0>)
  400b54:	429a      	cmp	r2, r3
  400b56:	d010      	beq.n	400b7a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400b58:	4b25      	ldr	r3, [pc, #148]	; (400bf0 <Reset_Handler+0xa4>)
  400b5a:	4a23      	ldr	r2, [pc, #140]	; (400be8 <Reset_Handler+0x9c>)
  400b5c:	429a      	cmp	r2, r3
  400b5e:	d20c      	bcs.n	400b7a <Reset_Handler+0x2e>
  400b60:	3b01      	subs	r3, #1
  400b62:	1a9b      	subs	r3, r3, r2
  400b64:	f023 0303 	bic.w	r3, r3, #3
  400b68:	3304      	adds	r3, #4
  400b6a:	4413      	add	r3, r2
  400b6c:	491f      	ldr	r1, [pc, #124]	; (400bec <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400b6e:	f851 0b04 	ldr.w	r0, [r1], #4
  400b72:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400b76:	429a      	cmp	r2, r3
  400b78:	d1f9      	bne.n	400b6e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400b7a:	4b1e      	ldr	r3, [pc, #120]	; (400bf4 <Reset_Handler+0xa8>)
  400b7c:	4a1e      	ldr	r2, [pc, #120]	; (400bf8 <Reset_Handler+0xac>)
  400b7e:	429a      	cmp	r2, r3
  400b80:	d20a      	bcs.n	400b98 <Reset_Handler+0x4c>
  400b82:	3b01      	subs	r3, #1
  400b84:	1a9b      	subs	r3, r3, r2
  400b86:	f023 0303 	bic.w	r3, r3, #3
  400b8a:	3304      	adds	r3, #4
  400b8c:	4413      	add	r3, r2
                *pDest++ = 0;
  400b8e:	2100      	movs	r1, #0
  400b90:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400b94:	4293      	cmp	r3, r2
  400b96:	d1fb      	bne.n	400b90 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400b98:	4a18      	ldr	r2, [pc, #96]	; (400bfc <Reset_Handler+0xb0>)
  400b9a:	4b19      	ldr	r3, [pc, #100]	; (400c00 <Reset_Handler+0xb4>)
  400b9c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400ba0:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400ba2:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400ba6:	fab3 f383 	clz	r3, r3
  400baa:	095b      	lsrs	r3, r3, #5
  400bac:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400bae:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  400bb0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400bb4:	2200      	movs	r2, #0
  400bb6:	4b13      	ldr	r3, [pc, #76]	; (400c04 <Reset_Handler+0xb8>)
  400bb8:	701a      	strb	r2, [r3, #0]
	return flags;
  400bba:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400bbc:	4a12      	ldr	r2, [pc, #72]	; (400c08 <Reset_Handler+0xbc>)
  400bbe:	6813      	ldr	r3, [r2, #0]
  400bc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400bc4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  400bc6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400bca:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  400bce:	b129      	cbz	r1, 400bdc <Reset_Handler+0x90>
		cpu_irq_enable();
  400bd0:	2201      	movs	r2, #1
  400bd2:	4b0c      	ldr	r3, [pc, #48]	; (400c04 <Reset_Handler+0xb8>)
  400bd4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  400bd6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400bda:	b662      	cpsie	i
        __libc_init_array();
  400bdc:	4b0b      	ldr	r3, [pc, #44]	; (400c0c <Reset_Handler+0xc0>)
  400bde:	4798      	blx	r3
        main();
  400be0:	4b0b      	ldr	r3, [pc, #44]	; (400c10 <Reset_Handler+0xc4>)
  400be2:	4798      	blx	r3
  400be4:	e7fe      	b.n	400be4 <Reset_Handler+0x98>
  400be6:	bf00      	nop
  400be8:	20400000 	.word	0x20400000
  400bec:	0040646c 	.word	0x0040646c
  400bf0:	204009b8 	.word	0x204009b8
  400bf4:	20400ce4 	.word	0x20400ce4
  400bf8:	204009b8 	.word	0x204009b8
  400bfc:	e000ed00 	.word	0xe000ed00
  400c00:	00400000 	.word	0x00400000
  400c04:	20400000 	.word	0x20400000
  400c08:	e000ed88 	.word	0xe000ed88
  400c0c:	00403215 	.word	0x00403215
  400c10:	00403115 	.word	0x00403115

00400c14 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400c14:	4b3b      	ldr	r3, [pc, #236]	; (400d04 <SystemCoreClockUpdate+0xf0>)
  400c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c18:	f003 0303 	and.w	r3, r3, #3
  400c1c:	2b01      	cmp	r3, #1
  400c1e:	d01d      	beq.n	400c5c <SystemCoreClockUpdate+0x48>
  400c20:	b183      	cbz	r3, 400c44 <SystemCoreClockUpdate+0x30>
  400c22:	2b02      	cmp	r3, #2
  400c24:	d036      	beq.n	400c94 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400c26:	4b37      	ldr	r3, [pc, #220]	; (400d04 <SystemCoreClockUpdate+0xf0>)
  400c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c2a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400c2e:	2b70      	cmp	r3, #112	; 0x70
  400c30:	d05f      	beq.n	400cf2 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400c32:	4b34      	ldr	r3, [pc, #208]	; (400d04 <SystemCoreClockUpdate+0xf0>)
  400c34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400c36:	4934      	ldr	r1, [pc, #208]	; (400d08 <SystemCoreClockUpdate+0xf4>)
  400c38:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400c3c:	680b      	ldr	r3, [r1, #0]
  400c3e:	40d3      	lsrs	r3, r2
  400c40:	600b      	str	r3, [r1, #0]
  400c42:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400c44:	4b31      	ldr	r3, [pc, #196]	; (400d0c <SystemCoreClockUpdate+0xf8>)
  400c46:	695b      	ldr	r3, [r3, #20]
  400c48:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400c4c:	bf14      	ite	ne
  400c4e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400c52:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400c56:	4b2c      	ldr	r3, [pc, #176]	; (400d08 <SystemCoreClockUpdate+0xf4>)
  400c58:	601a      	str	r2, [r3, #0]
  400c5a:	e7e4      	b.n	400c26 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400c5c:	4b29      	ldr	r3, [pc, #164]	; (400d04 <SystemCoreClockUpdate+0xf0>)
  400c5e:	6a1b      	ldr	r3, [r3, #32]
  400c60:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400c64:	d003      	beq.n	400c6e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400c66:	4a2a      	ldr	r2, [pc, #168]	; (400d10 <SystemCoreClockUpdate+0xfc>)
  400c68:	4b27      	ldr	r3, [pc, #156]	; (400d08 <SystemCoreClockUpdate+0xf4>)
  400c6a:	601a      	str	r2, [r3, #0]
  400c6c:	e7db      	b.n	400c26 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400c6e:	4a29      	ldr	r2, [pc, #164]	; (400d14 <SystemCoreClockUpdate+0x100>)
  400c70:	4b25      	ldr	r3, [pc, #148]	; (400d08 <SystemCoreClockUpdate+0xf4>)
  400c72:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400c74:	4b23      	ldr	r3, [pc, #140]	; (400d04 <SystemCoreClockUpdate+0xf0>)
  400c76:	6a1b      	ldr	r3, [r3, #32]
  400c78:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400c7c:	2b10      	cmp	r3, #16
  400c7e:	d005      	beq.n	400c8c <SystemCoreClockUpdate+0x78>
  400c80:	2b20      	cmp	r3, #32
  400c82:	d1d0      	bne.n	400c26 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400c84:	4a22      	ldr	r2, [pc, #136]	; (400d10 <SystemCoreClockUpdate+0xfc>)
  400c86:	4b20      	ldr	r3, [pc, #128]	; (400d08 <SystemCoreClockUpdate+0xf4>)
  400c88:	601a      	str	r2, [r3, #0]
          break;
  400c8a:	e7cc      	b.n	400c26 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400c8c:	4a22      	ldr	r2, [pc, #136]	; (400d18 <SystemCoreClockUpdate+0x104>)
  400c8e:	4b1e      	ldr	r3, [pc, #120]	; (400d08 <SystemCoreClockUpdate+0xf4>)
  400c90:	601a      	str	r2, [r3, #0]
          break;
  400c92:	e7c8      	b.n	400c26 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400c94:	4b1b      	ldr	r3, [pc, #108]	; (400d04 <SystemCoreClockUpdate+0xf0>)
  400c96:	6a1b      	ldr	r3, [r3, #32]
  400c98:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400c9c:	d016      	beq.n	400ccc <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400c9e:	4a1c      	ldr	r2, [pc, #112]	; (400d10 <SystemCoreClockUpdate+0xfc>)
  400ca0:	4b19      	ldr	r3, [pc, #100]	; (400d08 <SystemCoreClockUpdate+0xf4>)
  400ca2:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400ca4:	4b17      	ldr	r3, [pc, #92]	; (400d04 <SystemCoreClockUpdate+0xf0>)
  400ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ca8:	f003 0303 	and.w	r3, r3, #3
  400cac:	2b02      	cmp	r3, #2
  400cae:	d1ba      	bne.n	400c26 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400cb0:	4a14      	ldr	r2, [pc, #80]	; (400d04 <SystemCoreClockUpdate+0xf0>)
  400cb2:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400cb4:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400cb6:	4814      	ldr	r0, [pc, #80]	; (400d08 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400cb8:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400cbc:	6803      	ldr	r3, [r0, #0]
  400cbe:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400cc2:	b2d2      	uxtb	r2, r2
  400cc4:	fbb3 f3f2 	udiv	r3, r3, r2
  400cc8:	6003      	str	r3, [r0, #0]
  400cca:	e7ac      	b.n	400c26 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400ccc:	4a11      	ldr	r2, [pc, #68]	; (400d14 <SystemCoreClockUpdate+0x100>)
  400cce:	4b0e      	ldr	r3, [pc, #56]	; (400d08 <SystemCoreClockUpdate+0xf4>)
  400cd0:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400cd2:	4b0c      	ldr	r3, [pc, #48]	; (400d04 <SystemCoreClockUpdate+0xf0>)
  400cd4:	6a1b      	ldr	r3, [r3, #32]
  400cd6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400cda:	2b10      	cmp	r3, #16
  400cdc:	d005      	beq.n	400cea <SystemCoreClockUpdate+0xd6>
  400cde:	2b20      	cmp	r3, #32
  400ce0:	d1e0      	bne.n	400ca4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400ce2:	4a0b      	ldr	r2, [pc, #44]	; (400d10 <SystemCoreClockUpdate+0xfc>)
  400ce4:	4b08      	ldr	r3, [pc, #32]	; (400d08 <SystemCoreClockUpdate+0xf4>)
  400ce6:	601a      	str	r2, [r3, #0]
          break;
  400ce8:	e7dc      	b.n	400ca4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400cea:	4a0b      	ldr	r2, [pc, #44]	; (400d18 <SystemCoreClockUpdate+0x104>)
  400cec:	4b06      	ldr	r3, [pc, #24]	; (400d08 <SystemCoreClockUpdate+0xf4>)
  400cee:	601a      	str	r2, [r3, #0]
          break;
  400cf0:	e7d8      	b.n	400ca4 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400cf2:	4a05      	ldr	r2, [pc, #20]	; (400d08 <SystemCoreClockUpdate+0xf4>)
  400cf4:	6813      	ldr	r3, [r2, #0]
  400cf6:	4909      	ldr	r1, [pc, #36]	; (400d1c <SystemCoreClockUpdate+0x108>)
  400cf8:	fba1 1303 	umull	r1, r3, r1, r3
  400cfc:	085b      	lsrs	r3, r3, #1
  400cfe:	6013      	str	r3, [r2, #0]
  400d00:	4770      	bx	lr
  400d02:	bf00      	nop
  400d04:	400e0600 	.word	0x400e0600
  400d08:	20400004 	.word	0x20400004
  400d0c:	400e1810 	.word	0x400e1810
  400d10:	00b71b00 	.word	0x00b71b00
  400d14:	003d0900 	.word	0x003d0900
  400d18:	007a1200 	.word	0x007a1200
  400d1c:	aaaaaaab 	.word	0xaaaaaaab

00400d20 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400d20:	4b16      	ldr	r3, [pc, #88]	; (400d7c <system_init_flash+0x5c>)
  400d22:	4298      	cmp	r0, r3
  400d24:	d913      	bls.n	400d4e <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400d26:	4b16      	ldr	r3, [pc, #88]	; (400d80 <system_init_flash+0x60>)
  400d28:	4298      	cmp	r0, r3
  400d2a:	d915      	bls.n	400d58 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400d2c:	4b15      	ldr	r3, [pc, #84]	; (400d84 <system_init_flash+0x64>)
  400d2e:	4298      	cmp	r0, r3
  400d30:	d916      	bls.n	400d60 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400d32:	4b15      	ldr	r3, [pc, #84]	; (400d88 <system_init_flash+0x68>)
  400d34:	4298      	cmp	r0, r3
  400d36:	d917      	bls.n	400d68 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400d38:	4b14      	ldr	r3, [pc, #80]	; (400d8c <system_init_flash+0x6c>)
  400d3a:	4298      	cmp	r0, r3
  400d3c:	d918      	bls.n	400d70 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400d3e:	4b14      	ldr	r3, [pc, #80]	; (400d90 <system_init_flash+0x70>)
  400d40:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400d42:	bf94      	ite	ls
  400d44:	4a13      	ldrls	r2, [pc, #76]	; (400d94 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400d46:	4a14      	ldrhi	r2, [pc, #80]	; (400d98 <system_init_flash+0x78>)
  400d48:	4b14      	ldr	r3, [pc, #80]	; (400d9c <system_init_flash+0x7c>)
  400d4a:	601a      	str	r2, [r3, #0]
  400d4c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400d4e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400d52:	4b12      	ldr	r3, [pc, #72]	; (400d9c <system_init_flash+0x7c>)
  400d54:	601a      	str	r2, [r3, #0]
  400d56:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400d58:	4a11      	ldr	r2, [pc, #68]	; (400da0 <system_init_flash+0x80>)
  400d5a:	4b10      	ldr	r3, [pc, #64]	; (400d9c <system_init_flash+0x7c>)
  400d5c:	601a      	str	r2, [r3, #0]
  400d5e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400d60:	4a10      	ldr	r2, [pc, #64]	; (400da4 <system_init_flash+0x84>)
  400d62:	4b0e      	ldr	r3, [pc, #56]	; (400d9c <system_init_flash+0x7c>)
  400d64:	601a      	str	r2, [r3, #0]
  400d66:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400d68:	4a0f      	ldr	r2, [pc, #60]	; (400da8 <system_init_flash+0x88>)
  400d6a:	4b0c      	ldr	r3, [pc, #48]	; (400d9c <system_init_flash+0x7c>)
  400d6c:	601a      	str	r2, [r3, #0]
  400d6e:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400d70:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400d74:	4b09      	ldr	r3, [pc, #36]	; (400d9c <system_init_flash+0x7c>)
  400d76:	601a      	str	r2, [r3, #0]
  400d78:	4770      	bx	lr
  400d7a:	bf00      	nop
  400d7c:	015ef3bf 	.word	0x015ef3bf
  400d80:	02bde77f 	.word	0x02bde77f
  400d84:	041cdb3f 	.word	0x041cdb3f
  400d88:	057bceff 	.word	0x057bceff
  400d8c:	06dac2bf 	.word	0x06dac2bf
  400d90:	0839b67f 	.word	0x0839b67f
  400d94:	04000500 	.word	0x04000500
  400d98:	04000600 	.word	0x04000600
  400d9c:	400e0c00 	.word	0x400e0c00
  400da0:	04000100 	.word	0x04000100
  400da4:	04000200 	.word	0x04000200
  400da8:	04000300 	.word	0x04000300

00400dac <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400dac:	4b0a      	ldr	r3, [pc, #40]	; (400dd8 <_sbrk+0x2c>)
  400dae:	681b      	ldr	r3, [r3, #0]
  400db0:	b153      	cbz	r3, 400dc8 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400db2:	4b09      	ldr	r3, [pc, #36]	; (400dd8 <_sbrk+0x2c>)
  400db4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400db6:	181a      	adds	r2, r3, r0
  400db8:	4908      	ldr	r1, [pc, #32]	; (400ddc <_sbrk+0x30>)
  400dba:	4291      	cmp	r1, r2
  400dbc:	db08      	blt.n	400dd0 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400dbe:	4610      	mov	r0, r2
  400dc0:	4a05      	ldr	r2, [pc, #20]	; (400dd8 <_sbrk+0x2c>)
  400dc2:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400dc4:	4618      	mov	r0, r3
  400dc6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400dc8:	4a05      	ldr	r2, [pc, #20]	; (400de0 <_sbrk+0x34>)
  400dca:	4b03      	ldr	r3, [pc, #12]	; (400dd8 <_sbrk+0x2c>)
  400dcc:	601a      	str	r2, [r3, #0]
  400dce:	e7f0      	b.n	400db2 <_sbrk+0x6>
		return (caddr_t) -1;	
  400dd0:	f04f 30ff 	mov.w	r0, #4294967295
}
  400dd4:	4770      	bx	lr
  400dd6:	bf00      	nop
  400dd8:	20400a4c 	.word	0x20400a4c
  400ddc:	2045fffc 	.word	0x2045fffc
  400de0:	20402ee8 	.word	0x20402ee8

00400de4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400de4:	f04f 30ff 	mov.w	r0, #4294967295
  400de8:	4770      	bx	lr

00400dea <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400dea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400dee:	604b      	str	r3, [r1, #4]

	return 0;
}
  400df0:	2000      	movs	r0, #0
  400df2:	4770      	bx	lr

00400df4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400df4:	2001      	movs	r0, #1
  400df6:	4770      	bx	lr

00400df8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400df8:	2000      	movs	r0, #0
  400dfa:	4770      	bx	lr

00400dfc <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400dfc:	f100 0308 	add.w	r3, r0, #8
  400e00:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  400e02:	f04f 32ff 	mov.w	r2, #4294967295
  400e06:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400e08:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400e0a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  400e0c:	2300      	movs	r3, #0
  400e0e:	6003      	str	r3, [r0, #0]
  400e10:	4770      	bx	lr

00400e12 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  400e12:	2300      	movs	r3, #0
  400e14:	6103      	str	r3, [r0, #16]
  400e16:	4770      	bx	lr

00400e18 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  400e18:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  400e1a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  400e1c:	689a      	ldr	r2, [r3, #8]
  400e1e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  400e20:	689a      	ldr	r2, [r3, #8]
  400e22:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  400e24:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400e26:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400e28:	6803      	ldr	r3, [r0, #0]
  400e2a:	3301      	adds	r3, #1
  400e2c:	6003      	str	r3, [r0, #0]
  400e2e:	4770      	bx	lr

00400e30 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  400e30:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  400e32:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  400e34:	f1b5 3fff 	cmp.w	r5, #4294967295
  400e38:	d002      	beq.n	400e40 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400e3a:	f100 0208 	add.w	r2, r0, #8
  400e3e:	e002      	b.n	400e46 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  400e40:	6902      	ldr	r2, [r0, #16]
  400e42:	e004      	b.n	400e4e <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400e44:	461a      	mov	r2, r3
  400e46:	6853      	ldr	r3, [r2, #4]
  400e48:	681c      	ldr	r4, [r3, #0]
  400e4a:	42a5      	cmp	r5, r4
  400e4c:	d2fa      	bcs.n	400e44 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  400e4e:	6853      	ldr	r3, [r2, #4]
  400e50:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  400e52:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  400e54:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  400e56:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400e58:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400e5a:	6803      	ldr	r3, [r0, #0]
  400e5c:	3301      	adds	r3, #1
  400e5e:	6003      	str	r3, [r0, #0]
}
  400e60:	bc30      	pop	{r4, r5}
  400e62:	4770      	bx	lr

00400e64 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  400e64:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  400e66:	6842      	ldr	r2, [r0, #4]
  400e68:	6881      	ldr	r1, [r0, #8]
  400e6a:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  400e6c:	6882      	ldr	r2, [r0, #8]
  400e6e:	6841      	ldr	r1, [r0, #4]
  400e70:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400e72:	685a      	ldr	r2, [r3, #4]
  400e74:	4290      	cmp	r0, r2
  400e76:	d006      	beq.n	400e86 <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  400e78:	2200      	movs	r2, #0
  400e7a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  400e7c:	681a      	ldr	r2, [r3, #0]
  400e7e:	3a01      	subs	r2, #1
  400e80:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  400e82:	6818      	ldr	r0, [r3, #0]
}
  400e84:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  400e86:	6882      	ldr	r2, [r0, #8]
  400e88:	605a      	str	r2, [r3, #4]
  400e8a:	e7f5      	b.n	400e78 <uxListRemove+0x14>

00400e8c <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
  400e8c:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
  400e8e:	2300      	movs	r3, #0
  400e90:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  400e92:	4b0f      	ldr	r3, [pc, #60]	; (400ed0 <prvTaskExitError+0x44>)
  400e94:	681b      	ldr	r3, [r3, #0]
  400e96:	f1b3 3fff 	cmp.w	r3, #4294967295
  400e9a:	d00a      	beq.n	400eb2 <prvTaskExitError+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  400e9c:	f04f 0380 	mov.w	r3, #128	; 0x80
  400ea0:	b672      	cpsid	i
  400ea2:	f383 8811 	msr	BASEPRI, r3
  400ea6:	f3bf 8f6f 	isb	sy
  400eaa:	f3bf 8f4f 	dsb	sy
  400eae:	b662      	cpsie	i
  400eb0:	e7fe      	b.n	400eb0 <prvTaskExitError+0x24>
  400eb2:	f04f 0380 	mov.w	r3, #128	; 0x80
  400eb6:	b672      	cpsid	i
  400eb8:	f383 8811 	msr	BASEPRI, r3
  400ebc:	f3bf 8f6f 	isb	sy
  400ec0:	f3bf 8f4f 	dsb	sy
  400ec4:	b662      	cpsie	i
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
  400ec6:	9b01      	ldr	r3, [sp, #4]
  400ec8:	2b00      	cmp	r3, #0
  400eca:	d0fc      	beq.n	400ec6 <prvTaskExitError+0x3a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
  400ecc:	b002      	add	sp, #8
  400ece:	4770      	bx	lr
  400ed0:	20400008 	.word	0x20400008

00400ed4 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
  400ed4:	4808      	ldr	r0, [pc, #32]	; (400ef8 <prvPortStartFirstTask+0x24>)
  400ed6:	6800      	ldr	r0, [r0, #0]
  400ed8:	6800      	ldr	r0, [r0, #0]
  400eda:	f380 8808 	msr	MSP, r0
  400ede:	f04f 0000 	mov.w	r0, #0
  400ee2:	f380 8814 	msr	CONTROL, r0
  400ee6:	b662      	cpsie	i
  400ee8:	b661      	cpsie	f
  400eea:	f3bf 8f4f 	dsb	sy
  400eee:	f3bf 8f6f 	isb	sy
  400ef2:	df00      	svc	0
  400ef4:	bf00      	nop
  400ef6:	0000      	.short	0x0000
  400ef8:	e000ed08 	.word	0xe000ed08

00400efc <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  400efc:	f8df 000c 	ldr.w	r0, [pc, #12]	; 400f0c <vPortEnableVFP+0x10>
  400f00:	6801      	ldr	r1, [r0, #0]
  400f02:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400f06:	6001      	str	r1, [r0, #0]
  400f08:	4770      	bx	lr
  400f0a:	0000      	.short	0x0000
  400f0c:	e000ed88 	.word	0xe000ed88

00400f10 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  400f10:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400f14:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
  400f18:	f021 0101 	bic.w	r1, r1, #1
  400f1c:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  400f20:	4b05      	ldr	r3, [pc, #20]	; (400f38 <pxPortInitialiseStack+0x28>)
  400f22:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  400f26:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
  400f2a:	f06f 0302 	mvn.w	r3, #2
  400f2e:	f840 3c24 	str.w	r3, [r0, #-36]
}
  400f32:	3844      	subs	r0, #68	; 0x44
  400f34:	4770      	bx	lr
  400f36:	bf00      	nop
  400f38:	00400e8d 	.word	0x00400e8d
  400f3c:	00000000 	.word	0x00000000

00400f40 <SVC_Handler>:
	__asm volatile (
  400f40:	4b07      	ldr	r3, [pc, #28]	; (400f60 <pxCurrentTCBConst2>)
  400f42:	6819      	ldr	r1, [r3, #0]
  400f44:	6808      	ldr	r0, [r1, #0]
  400f46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400f4a:	f380 8809 	msr	PSP, r0
  400f4e:	f3bf 8f6f 	isb	sy
  400f52:	f04f 0000 	mov.w	r0, #0
  400f56:	f380 8811 	msr	BASEPRI, r0
  400f5a:	4770      	bx	lr
  400f5c:	f3af 8000 	nop.w

00400f60 <pxCurrentTCBConst2>:
  400f60:	20400a58 	.word	0x20400a58

00400f64 <vPortEnterCritical>:
  400f64:	f04f 0380 	mov.w	r3, #128	; 0x80
  400f68:	b672      	cpsid	i
  400f6a:	f383 8811 	msr	BASEPRI, r3
  400f6e:	f3bf 8f6f 	isb	sy
  400f72:	f3bf 8f4f 	dsb	sy
  400f76:	b662      	cpsie	i
	uxCriticalNesting++;
  400f78:	4a0b      	ldr	r2, [pc, #44]	; (400fa8 <vPortEnterCritical+0x44>)
  400f7a:	6813      	ldr	r3, [r2, #0]
  400f7c:	3301      	adds	r3, #1
  400f7e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  400f80:	2b01      	cmp	r3, #1
  400f82:	d10f      	bne.n	400fa4 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  400f84:	4b09      	ldr	r3, [pc, #36]	; (400fac <vPortEnterCritical+0x48>)
  400f86:	681b      	ldr	r3, [r3, #0]
  400f88:	f013 0fff 	tst.w	r3, #255	; 0xff
  400f8c:	d00a      	beq.n	400fa4 <vPortEnterCritical+0x40>
  400f8e:	f04f 0380 	mov.w	r3, #128	; 0x80
  400f92:	b672      	cpsid	i
  400f94:	f383 8811 	msr	BASEPRI, r3
  400f98:	f3bf 8f6f 	isb	sy
  400f9c:	f3bf 8f4f 	dsb	sy
  400fa0:	b662      	cpsie	i
  400fa2:	e7fe      	b.n	400fa2 <vPortEnterCritical+0x3e>
  400fa4:	4770      	bx	lr
  400fa6:	bf00      	nop
  400fa8:	20400008 	.word	0x20400008
  400fac:	e000ed04 	.word	0xe000ed04

00400fb0 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  400fb0:	4b0a      	ldr	r3, [pc, #40]	; (400fdc <vPortExitCritical+0x2c>)
  400fb2:	681b      	ldr	r3, [r3, #0]
  400fb4:	b953      	cbnz	r3, 400fcc <vPortExitCritical+0x1c>
  400fb6:	f04f 0380 	mov.w	r3, #128	; 0x80
  400fba:	b672      	cpsid	i
  400fbc:	f383 8811 	msr	BASEPRI, r3
  400fc0:	f3bf 8f6f 	isb	sy
  400fc4:	f3bf 8f4f 	dsb	sy
  400fc8:	b662      	cpsie	i
  400fca:	e7fe      	b.n	400fca <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  400fcc:	3b01      	subs	r3, #1
  400fce:	4a03      	ldr	r2, [pc, #12]	; (400fdc <vPortExitCritical+0x2c>)
  400fd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  400fd2:	b90b      	cbnz	r3, 400fd8 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  400fd4:	f383 8811 	msr	BASEPRI, r3
  400fd8:	4770      	bx	lr
  400fda:	bf00      	nop
  400fdc:	20400008 	.word	0x20400008

00400fe0 <PendSV_Handler>:
	__asm volatile
  400fe0:	f3ef 8009 	mrs	r0, PSP
  400fe4:	f3bf 8f6f 	isb	sy
  400fe8:	4b15      	ldr	r3, [pc, #84]	; (401040 <pxCurrentTCBConst>)
  400fea:	681a      	ldr	r2, [r3, #0]
  400fec:	f01e 0f10 	tst.w	lr, #16
  400ff0:	bf08      	it	eq
  400ff2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400ff6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ffa:	6010      	str	r0, [r2, #0]
  400ffc:	e92d 0009 	stmdb	sp!, {r0, r3}
  401000:	f04f 0080 	mov.w	r0, #128	; 0x80
  401004:	b672      	cpsid	i
  401006:	f380 8811 	msr	BASEPRI, r0
  40100a:	f3bf 8f4f 	dsb	sy
  40100e:	f3bf 8f6f 	isb	sy
  401012:	b662      	cpsie	i
  401014:	f001 f87a 	bl	40210c <vTaskSwitchContext>
  401018:	f04f 0000 	mov.w	r0, #0
  40101c:	f380 8811 	msr	BASEPRI, r0
  401020:	bc09      	pop	{r0, r3}
  401022:	6819      	ldr	r1, [r3, #0]
  401024:	6808      	ldr	r0, [r1, #0]
  401026:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40102a:	f01e 0f10 	tst.w	lr, #16
  40102e:	bf08      	it	eq
  401030:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  401034:	f380 8809 	msr	PSP, r0
  401038:	f3bf 8f6f 	isb	sy
  40103c:	4770      	bx	lr
  40103e:	bf00      	nop

00401040 <pxCurrentTCBConst>:
  401040:	20400a58 	.word	0x20400a58

00401044 <SysTick_Handler>:
{
  401044:	b508      	push	{r3, lr}
	__asm volatile
  401046:	f04f 0380 	mov.w	r3, #128	; 0x80
  40104a:	b672      	cpsid	i
  40104c:	f383 8811 	msr	BASEPRI, r3
  401050:	f3bf 8f6f 	isb	sy
  401054:	f3bf 8f4f 	dsb	sy
  401058:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  40105a:	4b05      	ldr	r3, [pc, #20]	; (401070 <SysTick_Handler+0x2c>)
  40105c:	4798      	blx	r3
  40105e:	b118      	cbz	r0, 401068 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401060:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401064:	4b03      	ldr	r3, [pc, #12]	; (401074 <SysTick_Handler+0x30>)
  401066:	601a      	str	r2, [r3, #0]
	__asm volatile
  401068:	2300      	movs	r3, #0
  40106a:	f383 8811 	msr	BASEPRI, r3
  40106e:	bd08      	pop	{r3, pc}
  401070:	00401e51 	.word	0x00401e51
  401074:	e000ed04 	.word	0xe000ed04

00401078 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
  401078:	4b05      	ldr	r3, [pc, #20]	; (401090 <vPortSetupTimerInterrupt+0x18>)
  40107a:	2200      	movs	r2, #0
  40107c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
  40107e:	4905      	ldr	r1, [pc, #20]	; (401094 <vPortSetupTimerInterrupt+0x1c>)
  401080:	600a      	str	r2, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  401082:	4905      	ldr	r1, [pc, #20]	; (401098 <vPortSetupTimerInterrupt+0x20>)
  401084:	4a05      	ldr	r2, [pc, #20]	; (40109c <vPortSetupTimerInterrupt+0x24>)
  401086:	6011      	str	r1, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  401088:	2207      	movs	r2, #7
  40108a:	601a      	str	r2, [r3, #0]
  40108c:	4770      	bx	lr
  40108e:	bf00      	nop
  401090:	e000e010 	.word	0xe000e010
  401094:	e000e018 	.word	0xe000e018
  401098:	000927bf 	.word	0x000927bf
  40109c:	e000e014 	.word	0xe000e014

004010a0 <xPortStartScheduler>:
{
  4010a0:	b510      	push	{r4, lr}
  4010a2:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  4010a4:	4b2e      	ldr	r3, [pc, #184]	; (401160 <xPortStartScheduler+0xc0>)
  4010a6:	781a      	ldrb	r2, [r3, #0]
  4010a8:	b2d2      	uxtb	r2, r2
  4010aa:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  4010ac:	22ff      	movs	r2, #255	; 0xff
  4010ae:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  4010b0:	781b      	ldrb	r3, [r3, #0]
  4010b2:	b2db      	uxtb	r3, r3
  4010b4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  4010b8:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4010bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4010c0:	4a28      	ldr	r2, [pc, #160]	; (401164 <xPortStartScheduler+0xc4>)
  4010c2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  4010c4:	2207      	movs	r2, #7
  4010c6:	4b28      	ldr	r3, [pc, #160]	; (401168 <xPortStartScheduler+0xc8>)
  4010c8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  4010ca:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4010ce:	f013 0f80 	tst.w	r3, #128	; 0x80
  4010d2:	d012      	beq.n	4010fa <xPortStartScheduler+0x5a>
  4010d4:	2306      	movs	r3, #6
  4010d6:	e000      	b.n	4010da <xPortStartScheduler+0x3a>
  4010d8:	460b      	mov	r3, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  4010da:	f89d 2003 	ldrb.w	r2, [sp, #3]
  4010de:	0052      	lsls	r2, r2, #1
  4010e0:	b2d2      	uxtb	r2, r2
  4010e2:	f88d 2003 	strb.w	r2, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  4010e6:	f89d 2003 	ldrb.w	r2, [sp, #3]
  4010ea:	1e59      	subs	r1, r3, #1
  4010ec:	f012 0f80 	tst.w	r2, #128	; 0x80
  4010f0:	d1f2      	bne.n	4010d8 <xPortStartScheduler+0x38>
  4010f2:	4a1d      	ldr	r2, [pc, #116]	; (401168 <xPortStartScheduler+0xc8>)
  4010f4:	6013      	str	r3, [r2, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
  4010f6:	2b04      	cmp	r3, #4
  4010f8:	d00a      	beq.n	401110 <xPortStartScheduler+0x70>
	__asm volatile
  4010fa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4010fe:	b672      	cpsid	i
  401100:	f383 8811 	msr	BASEPRI, r3
  401104:	f3bf 8f6f 	isb	sy
  401108:	f3bf 8f4f 	dsb	sy
  40110c:	b662      	cpsie	i
  40110e:	e7fe      	b.n	40110e <xPortStartScheduler+0x6e>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  401110:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401112:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401116:	4a14      	ldr	r2, [pc, #80]	; (401168 <xPortStartScheduler+0xc8>)
  401118:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  40111a:	9b01      	ldr	r3, [sp, #4]
  40111c:	b2db      	uxtb	r3, r3
  40111e:	4a10      	ldr	r2, [pc, #64]	; (401160 <xPortStartScheduler+0xc0>)
  401120:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  401122:	4b12      	ldr	r3, [pc, #72]	; (40116c <xPortStartScheduler+0xcc>)
  401124:	681a      	ldr	r2, [r3, #0]
  401126:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  40112a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  40112c:	681a      	ldr	r2, [r3, #0]
  40112e:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  401132:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  401134:	4b0e      	ldr	r3, [pc, #56]	; (401170 <xPortStartScheduler+0xd0>)
  401136:	4798      	blx	r3
	uxCriticalNesting = 0;
  401138:	2400      	movs	r4, #0
  40113a:	4b0e      	ldr	r3, [pc, #56]	; (401174 <xPortStartScheduler+0xd4>)
  40113c:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
  40113e:	4b0e      	ldr	r3, [pc, #56]	; (401178 <xPortStartScheduler+0xd8>)
  401140:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  401142:	4a0e      	ldr	r2, [pc, #56]	; (40117c <xPortStartScheduler+0xdc>)
  401144:	6813      	ldr	r3, [r2, #0]
  401146:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  40114a:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  40114c:	4b0c      	ldr	r3, [pc, #48]	; (401180 <xPortStartScheduler+0xe0>)
  40114e:	4798      	blx	r3
	vTaskSwitchContext();
  401150:	4b0c      	ldr	r3, [pc, #48]	; (401184 <xPortStartScheduler+0xe4>)
  401152:	4798      	blx	r3
	prvTaskExitError();
  401154:	4b0c      	ldr	r3, [pc, #48]	; (401188 <xPortStartScheduler+0xe8>)
  401156:	4798      	blx	r3
}
  401158:	4620      	mov	r0, r4
  40115a:	b002      	add	sp, #8
  40115c:	bd10      	pop	{r4, pc}
  40115e:	bf00      	nop
  401160:	e000e400 	.word	0xe000e400
  401164:	20400a50 	.word	0x20400a50
  401168:	20400a54 	.word	0x20400a54
  40116c:	e000ed20 	.word	0xe000ed20
  401170:	00401079 	.word	0x00401079
  401174:	20400008 	.word	0x20400008
  401178:	00400efd 	.word	0x00400efd
  40117c:	e000ef34 	.word	0xe000ef34
  401180:	00400ed5 	.word	0x00400ed5
  401184:	0040210d 	.word	0x0040210d
  401188:	00400e8d 	.word	0x00400e8d

0040118c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
  40118c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  401190:	2b0f      	cmp	r3, #15
  401192:	d911      	bls.n	4011b8 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  401194:	4a12      	ldr	r2, [pc, #72]	; (4011e0 <vPortValidateInterruptPriority+0x54>)
  401196:	5c9b      	ldrb	r3, [r3, r2]
  401198:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  40119a:	4a12      	ldr	r2, [pc, #72]	; (4011e4 <vPortValidateInterruptPriority+0x58>)
  40119c:	7812      	ldrb	r2, [r2, #0]
  40119e:	429a      	cmp	r2, r3
  4011a0:	d90a      	bls.n	4011b8 <vPortValidateInterruptPriority+0x2c>
  4011a2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011a6:	b672      	cpsid	i
  4011a8:	f383 8811 	msr	BASEPRI, r3
  4011ac:	f3bf 8f6f 	isb	sy
  4011b0:	f3bf 8f4f 	dsb	sy
  4011b4:	b662      	cpsie	i
  4011b6:	e7fe      	b.n	4011b6 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  4011b8:	4b0b      	ldr	r3, [pc, #44]	; (4011e8 <vPortValidateInterruptPriority+0x5c>)
  4011ba:	681b      	ldr	r3, [r3, #0]
  4011bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4011c0:	4a0a      	ldr	r2, [pc, #40]	; (4011ec <vPortValidateInterruptPriority+0x60>)
  4011c2:	6812      	ldr	r2, [r2, #0]
  4011c4:	4293      	cmp	r3, r2
  4011c6:	d90a      	bls.n	4011de <vPortValidateInterruptPriority+0x52>
  4011c8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011cc:	b672      	cpsid	i
  4011ce:	f383 8811 	msr	BASEPRI, r3
  4011d2:	f3bf 8f6f 	isb	sy
  4011d6:	f3bf 8f4f 	dsb	sy
  4011da:	b662      	cpsie	i
  4011dc:	e7fe      	b.n	4011dc <vPortValidateInterruptPriority+0x50>
  4011de:	4770      	bx	lr
  4011e0:	e000e3f0 	.word	0xe000e3f0
  4011e4:	20400a50 	.word	0x20400a50
  4011e8:	e000ed0c 	.word	0xe000ed0c
  4011ec:	20400a54 	.word	0x20400a54

004011f0 <pvPortMalloc>:
#endif

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  4011f0:	b510      	push	{r4, lr}
  4011f2:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  4011f4:	4b06      	ldr	r3, [pc, #24]	; (401210 <pvPortMalloc+0x20>)
  4011f6:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  4011f8:	4620      	mov	r0, r4
  4011fa:	4b06      	ldr	r3, [pc, #24]	; (401214 <pvPortMalloc+0x24>)
  4011fc:	4798      	blx	r3
  4011fe:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  401200:	4b05      	ldr	r3, [pc, #20]	; (401218 <pvPortMalloc+0x28>)
  401202:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  401204:	b10c      	cbz	r4, 40120a <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  401206:	4620      	mov	r0, r4
  401208:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  40120a:	4b04      	ldr	r3, [pc, #16]	; (40121c <pvPortMalloc+0x2c>)
  40120c:	4798      	blx	r3
	return pvReturn;
  40120e:	e7fa      	b.n	401206 <pvPortMalloc+0x16>
  401210:	00401e35 	.word	0x00401e35
  401214:	0040328d 	.word	0x0040328d
  401218:	00401f99 	.word	0x00401f99
  40121c:	00402cfb 	.word	0x00402cfb

00401220 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  401220:	b148      	cbz	r0, 401236 <vPortFree+0x16>
{
  401222:	b510      	push	{r4, lr}
  401224:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  401226:	4b04      	ldr	r3, [pc, #16]	; (401238 <vPortFree+0x18>)
  401228:	4798      	blx	r3
		{
			free( pv );
  40122a:	4620      	mov	r0, r4
  40122c:	4b03      	ldr	r3, [pc, #12]	; (40123c <vPortFree+0x1c>)
  40122e:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  401230:	4b03      	ldr	r3, [pc, #12]	; (401240 <vPortFree+0x20>)
  401232:	4798      	blx	r3
  401234:	bd10      	pop	{r4, pc}
  401236:	4770      	bx	lr
  401238:	00401e35 	.word	0x00401e35
  40123c:	0040329d 	.word	0x0040329d
  401240:	00401f99 	.word	0x00401f99

00401244 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
  401244:	b510      	push	{r4, lr}
  401246:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
  401248:	4b04      	ldr	r3, [pc, #16]	; (40125c <prvIsQueueEmpty+0x18>)
  40124a:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  40124c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
  40124e:	4b04      	ldr	r3, [pc, #16]	; (401260 <prvIsQueueEmpty+0x1c>)
  401250:	4798      	blx	r3

	return xReturn;
}
  401252:	fab4 f084 	clz	r0, r4
  401256:	0940      	lsrs	r0, r0, #5
  401258:	bd10      	pop	{r4, pc}
  40125a:	bf00      	nop
  40125c:	00400f65 	.word	0x00400f65
  401260:	00400fb1 	.word	0x00400fb1

00401264 <prvCopyDataToQueue>:
{
  401264:	b570      	push	{r4, r5, r6, lr}
  401266:	4604      	mov	r4, r0
  401268:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
  40126a:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  40126c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40126e:	b952      	cbnz	r2, 401286 <prvCopyDataToQueue+0x22>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401270:	6803      	ldr	r3, [r0, #0]
  401272:	2b00      	cmp	r3, #0
  401274:	d12a      	bne.n	4012cc <prvCopyDataToQueue+0x68>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  401276:	6840      	ldr	r0, [r0, #4]
  401278:	4b17      	ldr	r3, [pc, #92]	; (4012d8 <prvCopyDataToQueue+0x74>)
  40127a:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40127c:	2300      	movs	r3, #0
  40127e:	6063      	str	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
  401280:	3501      	adds	r5, #1
  401282:	63a5      	str	r5, [r4, #56]	; 0x38
}
  401284:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
  401286:	b96e      	cbnz	r6, 4012a4 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  401288:	6880      	ldr	r0, [r0, #8]
  40128a:	4b14      	ldr	r3, [pc, #80]	; (4012dc <prvCopyDataToQueue+0x78>)
  40128c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40128e:	68a3      	ldr	r3, [r4, #8]
  401290:	6c22      	ldr	r2, [r4, #64]	; 0x40
  401292:	4413      	add	r3, r2
  401294:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401296:	6862      	ldr	r2, [r4, #4]
  401298:	4293      	cmp	r3, r2
  40129a:	d319      	bcc.n	4012d0 <prvCopyDataToQueue+0x6c>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  40129c:	6823      	ldr	r3, [r4, #0]
  40129e:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  4012a0:	2000      	movs	r0, #0
  4012a2:	e7ed      	b.n	401280 <prvCopyDataToQueue+0x1c>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4012a4:	68c0      	ldr	r0, [r0, #12]
  4012a6:	4b0d      	ldr	r3, [pc, #52]	; (4012dc <prvCopyDataToQueue+0x78>)
  4012a8:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4012aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4012ac:	425b      	negs	r3, r3
  4012ae:	68e2      	ldr	r2, [r4, #12]
  4012b0:	441a      	add	r2, r3
  4012b2:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4012b4:	6821      	ldr	r1, [r4, #0]
  4012b6:	428a      	cmp	r2, r1
  4012b8:	d202      	bcs.n	4012c0 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4012ba:	6862      	ldr	r2, [r4, #4]
  4012bc:	4413      	add	r3, r2
  4012be:	60e3      	str	r3, [r4, #12]
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
  4012c0:	b145      	cbz	r5, 4012d4 <prvCopyDataToQueue+0x70>
  4012c2:	2e02      	cmp	r6, #2
  4012c4:	d106      	bne.n	4012d4 <prvCopyDataToQueue+0x70>
				--uxMessagesWaiting;
  4012c6:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
  4012c8:	2000      	movs	r0, #0
  4012ca:	e7d9      	b.n	401280 <prvCopyDataToQueue+0x1c>
  4012cc:	2000      	movs	r0, #0
  4012ce:	e7d7      	b.n	401280 <prvCopyDataToQueue+0x1c>
  4012d0:	2000      	movs	r0, #0
  4012d2:	e7d5      	b.n	401280 <prvCopyDataToQueue+0x1c>
  4012d4:	2000      	movs	r0, #0
  4012d6:	e7d3      	b.n	401280 <prvCopyDataToQueue+0x1c>
  4012d8:	004023d1 	.word	0x004023d1
  4012dc:	0040380d 	.word	0x0040380d

004012e0 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  4012e0:	b570      	push	{r4, r5, r6, lr}
  4012e2:	b082      	sub	sp, #8
  4012e4:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  4012e6:	6c84      	ldr	r4, [r0, #72]	; 0x48
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  4012e8:	b174      	cbz	r4, 401308 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  4012ea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4012ec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4012ee:	429a      	cmp	r2, r3
  4012f0:	d315      	bcc.n	40131e <prvNotifyQueueSetContainer+0x3e>
  4012f2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4012f6:	b672      	cpsid	i
  4012f8:	f383 8811 	msr	BASEPRI, r3
  4012fc:	f3bf 8f6f 	isb	sy
  401300:	f3bf 8f4f 	dsb	sy
  401304:	b662      	cpsie	i
  401306:	e7fe      	b.n	401306 <prvNotifyQueueSetContainer+0x26>
  401308:	f04f 0380 	mov.w	r3, #128	; 0x80
  40130c:	b672      	cpsid	i
  40130e:	f383 8811 	msr	BASEPRI, r3
  401312:	f3bf 8f6f 	isb	sy
  401316:	f3bf 8f4f 	dsb	sy
  40131a:	b662      	cpsie	i
  40131c:	e7fe      	b.n	40131c <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  40131e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401320:	4293      	cmp	r3, r2
  401322:	d803      	bhi.n	40132c <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  401324:	2600      	movs	r6, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  401326:	4630      	mov	r0, r6
  401328:	b002      	add	sp, #8
  40132a:	bd70      	pop	{r4, r5, r6, pc}
  40132c:	460a      	mov	r2, r1
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
  40132e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
  401332:	b26d      	sxtb	r5, r5
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  401334:	a901      	add	r1, sp, #4
  401336:	4620      	mov	r0, r4
  401338:	4b0a      	ldr	r3, [pc, #40]	; (401364 <prvNotifyQueueSetContainer+0x84>)
  40133a:	4798      	blx	r3
  40133c:	4606      	mov	r6, r0
			if( cTxLock == queueUNLOCKED )
  40133e:	f1b5 3fff 	cmp.w	r5, #4294967295
  401342:	d10a      	bne.n	40135a <prvNotifyQueueSetContainer+0x7a>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  401344:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401346:	2b00      	cmp	r3, #0
  401348:	d0ed      	beq.n	401326 <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  40134a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40134e:	4b06      	ldr	r3, [pc, #24]	; (401368 <prvNotifyQueueSetContainer+0x88>)
  401350:	4798      	blx	r3
  401352:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  401354:	bf18      	it	ne
  401356:	2601      	movne	r6, #1
  401358:	e7e5      	b.n	401326 <prvNotifyQueueSetContainer+0x46>
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
  40135a:	1c6b      	adds	r3, r5, #1
  40135c:	b25b      	sxtb	r3, r3
  40135e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  401362:	e7e0      	b.n	401326 <prvNotifyQueueSetContainer+0x46>
  401364:	00401265 	.word	0x00401265
  401368:	00402261 	.word	0x00402261

0040136c <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  40136c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40136e:	b172      	cbz	r2, 40138e <prvCopyDataFromQueue+0x22>
{
  401370:	b510      	push	{r4, lr}
  401372:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  401374:	68c4      	ldr	r4, [r0, #12]
  401376:	4414      	add	r4, r2
  401378:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  40137a:	6840      	ldr	r0, [r0, #4]
  40137c:	4284      	cmp	r4, r0
  40137e:	d301      	bcc.n	401384 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  401380:	6818      	ldr	r0, [r3, #0]
  401382:	60d8      	str	r0, [r3, #12]
  401384:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  401386:	68d9      	ldr	r1, [r3, #12]
  401388:	4b01      	ldr	r3, [pc, #4]	; (401390 <prvCopyDataFromQueue+0x24>)
  40138a:	4798      	blx	r3
  40138c:	bd10      	pop	{r4, pc}
  40138e:	4770      	bx	lr
  401390:	0040380d 	.word	0x0040380d

00401394 <prvUnlockQueue>:
{
  401394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401398:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
  40139a:	4b23      	ldr	r3, [pc, #140]	; (401428 <prvUnlockQueue+0x94>)
  40139c:	4798      	blx	r3
		int8_t cTxLock = pxQueue->cTxLock;
  40139e:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
  4013a2:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
  4013a4:	2c00      	cmp	r4, #0
  4013a6:	dd19      	ble.n	4013dc <prvUnlockQueue+0x48>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
  4013a8:	4e20      	ldr	r6, [pc, #128]	; (40142c <prvUnlockQueue+0x98>)
						vTaskMissedYield();
  4013aa:	f8df 808c 	ldr.w	r8, [pc, #140]	; 401438 <prvUnlockQueue+0xa4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4013ae:	4f20      	ldr	r7, [pc, #128]	; (401430 <prvUnlockQueue+0x9c>)
  4013b0:	e008      	b.n	4013c4 <prvUnlockQueue+0x30>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4013b2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  4013b4:	b193      	cbz	r3, 4013dc <prvUnlockQueue+0x48>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4013b6:	f105 0024 	add.w	r0, r5, #36	; 0x24
  4013ba:	47b8      	blx	r7
  4013bc:	b960      	cbnz	r0, 4013d8 <prvUnlockQueue+0x44>
  4013be:	3c01      	subs	r4, #1
  4013c0:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
  4013c2:	b15c      	cbz	r4, 4013dc <prvUnlockQueue+0x48>
				if( pxQueue->pxQueueSetContainer != NULL )
  4013c4:	6cab      	ldr	r3, [r5, #72]	; 0x48
  4013c6:	2b00      	cmp	r3, #0
  4013c8:	d0f3      	beq.n	4013b2 <prvUnlockQueue+0x1e>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
  4013ca:	2100      	movs	r1, #0
  4013cc:	4628      	mov	r0, r5
  4013ce:	47b0      	blx	r6
  4013d0:	2800      	cmp	r0, #0
  4013d2:	d0f4      	beq.n	4013be <prvUnlockQueue+0x2a>
						vTaskMissedYield();
  4013d4:	47c0      	blx	r8
  4013d6:	e7f2      	b.n	4013be <prvUnlockQueue+0x2a>
							vTaskMissedYield();
  4013d8:	47c0      	blx	r8
  4013da:	e7f0      	b.n	4013be <prvUnlockQueue+0x2a>
		pxQueue->cTxLock = queueUNLOCKED;
  4013dc:	23ff      	movs	r3, #255	; 0xff
  4013de:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
  4013e2:	4b14      	ldr	r3, [pc, #80]	; (401434 <prvUnlockQueue+0xa0>)
  4013e4:	4798      	blx	r3
	taskENTER_CRITICAL();
  4013e6:	4b10      	ldr	r3, [pc, #64]	; (401428 <prvUnlockQueue+0x94>)
  4013e8:	4798      	blx	r3
		int8_t cRxLock = pxQueue->cRxLock;
  4013ea:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
  4013ee:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
  4013f0:	2c00      	cmp	r4, #0
  4013f2:	dd12      	ble.n	40141a <prvUnlockQueue+0x86>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4013f4:	692b      	ldr	r3, [r5, #16]
  4013f6:	b183      	cbz	r3, 40141a <prvUnlockQueue+0x86>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4013f8:	f105 0710 	add.w	r7, r5, #16
  4013fc:	4e0c      	ldr	r6, [pc, #48]	; (401430 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  4013fe:	f8df 8038 	ldr.w	r8, [pc, #56]	; 401438 <prvUnlockQueue+0xa4>
  401402:	e004      	b.n	40140e <prvUnlockQueue+0x7a>
  401404:	3c01      	subs	r4, #1
  401406:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
  401408:	b13c      	cbz	r4, 40141a <prvUnlockQueue+0x86>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40140a:	692b      	ldr	r3, [r5, #16]
  40140c:	b12b      	cbz	r3, 40141a <prvUnlockQueue+0x86>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  40140e:	4638      	mov	r0, r7
  401410:	47b0      	blx	r6
  401412:	2800      	cmp	r0, #0
  401414:	d0f6      	beq.n	401404 <prvUnlockQueue+0x70>
					vTaskMissedYield();
  401416:	47c0      	blx	r8
  401418:	e7f4      	b.n	401404 <prvUnlockQueue+0x70>
		pxQueue->cRxLock = queueUNLOCKED;
  40141a:	23ff      	movs	r3, #255	; 0xff
  40141c:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
  401420:	4b04      	ldr	r3, [pc, #16]	; (401434 <prvUnlockQueue+0xa0>)
  401422:	4798      	blx	r3
  401424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401428:	00400f65 	.word	0x00400f65
  40142c:	004012e1 	.word	0x004012e1
  401430:	00402261 	.word	0x00402261
  401434:	00400fb1 	.word	0x00400fb1
  401438:	004023a5 	.word	0x004023a5

0040143c <xQueueGenericReset>:
{
  40143c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  40143e:	b330      	cbz	r0, 40148e <xQueueGenericReset+0x52>
  401440:	4604      	mov	r4, r0
  401442:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  401444:	4b1d      	ldr	r3, [pc, #116]	; (4014bc <xQueueGenericReset+0x80>)
  401446:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401448:	6822      	ldr	r2, [r4, #0]
  40144a:	6c21      	ldr	r1, [r4, #64]	; 0x40
  40144c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40144e:	fb03 f301 	mul.w	r3, r3, r1
  401452:	18d0      	adds	r0, r2, r3
  401454:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401456:	2000      	movs	r0, #0
  401458:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  40145a:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  40145c:	1a5b      	subs	r3, r3, r1
  40145e:	4413      	add	r3, r2
  401460:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
  401462:	23ff      	movs	r3, #255	; 0xff
  401464:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
  401468:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
  40146c:	b9d5      	cbnz	r5, 4014a4 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40146e:	6923      	ldr	r3, [r4, #16]
  401470:	b1fb      	cbz	r3, 4014b2 <xQueueGenericReset+0x76>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401472:	f104 0010 	add.w	r0, r4, #16
  401476:	4b12      	ldr	r3, [pc, #72]	; (4014c0 <xQueueGenericReset+0x84>)
  401478:	4798      	blx	r3
  40147a:	b1d0      	cbz	r0, 4014b2 <xQueueGenericReset+0x76>
					queueYIELD_IF_USING_PREEMPTION();
  40147c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401480:	4b10      	ldr	r3, [pc, #64]	; (4014c4 <xQueueGenericReset+0x88>)
  401482:	601a      	str	r2, [r3, #0]
  401484:	f3bf 8f4f 	dsb	sy
  401488:	f3bf 8f6f 	isb	sy
  40148c:	e011      	b.n	4014b2 <xQueueGenericReset+0x76>
  40148e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401492:	b672      	cpsid	i
  401494:	f383 8811 	msr	BASEPRI, r3
  401498:	f3bf 8f6f 	isb	sy
  40149c:	f3bf 8f4f 	dsb	sy
  4014a0:	b662      	cpsie	i
  4014a2:	e7fe      	b.n	4014a2 <xQueueGenericReset+0x66>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  4014a4:	f104 0010 	add.w	r0, r4, #16
  4014a8:	4d07      	ldr	r5, [pc, #28]	; (4014c8 <xQueueGenericReset+0x8c>)
  4014aa:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4014ac:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4014b0:	47a8      	blx	r5
	taskEXIT_CRITICAL();
  4014b2:	4b06      	ldr	r3, [pc, #24]	; (4014cc <xQueueGenericReset+0x90>)
  4014b4:	4798      	blx	r3
}
  4014b6:	2001      	movs	r0, #1
  4014b8:	bd38      	pop	{r3, r4, r5, pc}
  4014ba:	bf00      	nop
  4014bc:	00400f65 	.word	0x00400f65
  4014c0:	00402261 	.word	0x00402261
  4014c4:	e000ed04 	.word	0xe000ed04
  4014c8:	00400dfd 	.word	0x00400dfd
  4014cc:	00400fb1 	.word	0x00400fb1

004014d0 <xQueueGenericCreate>:
	{
  4014d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  4014d2:	b950      	cbnz	r0, 4014ea <xQueueGenericCreate+0x1a>
  4014d4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4014d8:	b672      	cpsid	i
  4014da:	f383 8811 	msr	BASEPRI, r3
  4014de:	f3bf 8f6f 	isb	sy
  4014e2:	f3bf 8f4f 	dsb	sy
  4014e6:	b662      	cpsie	i
  4014e8:	e7fe      	b.n	4014e8 <xQueueGenericCreate+0x18>
  4014ea:	4606      	mov	r6, r0
  4014ec:	4617      	mov	r7, r2
  4014ee:	460d      	mov	r5, r1
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4014f0:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  4014f4:	3054      	adds	r0, #84	; 0x54
  4014f6:	4b0b      	ldr	r3, [pc, #44]	; (401524 <xQueueGenericCreate+0x54>)
  4014f8:	4798      	blx	r3
		if( pxNewQueue != NULL )
  4014fa:	4604      	mov	r4, r0
  4014fc:	b178      	cbz	r0, 40151e <xQueueGenericCreate+0x4e>
	if( uxItemSize == ( UBaseType_t ) 0 )
  4014fe:	b11d      	cbz	r5, 401508 <xQueueGenericCreate+0x38>
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
  401500:	f100 0354 	add.w	r3, r0, #84	; 0x54
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
  401504:	6003      	str	r3, [r0, #0]
  401506:	e000      	b.n	40150a <xQueueGenericCreate+0x3a>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  401508:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
  40150a:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
  40150c:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  40150e:	2101      	movs	r1, #1
  401510:	4620      	mov	r0, r4
  401512:	4b05      	ldr	r3, [pc, #20]	; (401528 <xQueueGenericCreate+0x58>)
  401514:	4798      	blx	r3
		pxNewQueue->ucQueueType = ucQueueType;
  401516:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewQueue->pxQueueSetContainer = NULL;
  40151a:	2300      	movs	r3, #0
  40151c:	64a3      	str	r3, [r4, #72]	; 0x48
	}
  40151e:	4620      	mov	r0, r4
  401520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401522:	bf00      	nop
  401524:	004011f1 	.word	0x004011f1
  401528:	0040143d 	.word	0x0040143d

0040152c <xQueueGenericSend>:
{
  40152c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401530:	b085      	sub	sp, #20
  401532:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401534:	b1b8      	cbz	r0, 401566 <xQueueGenericSend+0x3a>
  401536:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401538:	b301      	cbz	r1, 40157c <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  40153a:	2b02      	cmp	r3, #2
  40153c:	d02c      	beq.n	401598 <xQueueGenericSend+0x6c>
  40153e:	461e      	mov	r6, r3
  401540:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401542:	4b69      	ldr	r3, [pc, #420]	; (4016e8 <xQueueGenericSend+0x1bc>)
  401544:	4798      	blx	r3
  401546:	2800      	cmp	r0, #0
  401548:	d134      	bne.n	4015b4 <xQueueGenericSend+0x88>
  40154a:	9b01      	ldr	r3, [sp, #4]
  40154c:	2b00      	cmp	r3, #0
  40154e:	d039      	beq.n	4015c4 <xQueueGenericSend+0x98>
  401550:	f04f 0380 	mov.w	r3, #128	; 0x80
  401554:	b672      	cpsid	i
  401556:	f383 8811 	msr	BASEPRI, r3
  40155a:	f3bf 8f6f 	isb	sy
  40155e:	f3bf 8f4f 	dsb	sy
  401562:	b662      	cpsie	i
  401564:	e7fe      	b.n	401564 <xQueueGenericSend+0x38>
  401566:	f04f 0380 	mov.w	r3, #128	; 0x80
  40156a:	b672      	cpsid	i
  40156c:	f383 8811 	msr	BASEPRI, r3
  401570:	f3bf 8f6f 	isb	sy
  401574:	f3bf 8f4f 	dsb	sy
  401578:	b662      	cpsie	i
  40157a:	e7fe      	b.n	40157a <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40157c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40157e:	2a00      	cmp	r2, #0
  401580:	d0db      	beq.n	40153a <xQueueGenericSend+0xe>
  401582:	f04f 0380 	mov.w	r3, #128	; 0x80
  401586:	b672      	cpsid	i
  401588:	f383 8811 	msr	BASEPRI, r3
  40158c:	f3bf 8f6f 	isb	sy
  401590:	f3bf 8f4f 	dsb	sy
  401594:	b662      	cpsie	i
  401596:	e7fe      	b.n	401596 <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401598:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  40159a:	2a01      	cmp	r2, #1
  40159c:	d0cf      	beq.n	40153e <xQueueGenericSend+0x12>
  40159e:	f04f 0380 	mov.w	r3, #128	; 0x80
  4015a2:	b672      	cpsid	i
  4015a4:	f383 8811 	msr	BASEPRI, r3
  4015a8:	f3bf 8f6f 	isb	sy
  4015ac:	f3bf 8f4f 	dsb	sy
  4015b0:	b662      	cpsie	i
  4015b2:	e7fe      	b.n	4015b2 <xQueueGenericSend+0x86>
  4015b4:	2500      	movs	r5, #0
		taskENTER_CRITICAL();
  4015b6:	f8df 815c 	ldr.w	r8, [pc, #348]	; 401714 <xQueueGenericSend+0x1e8>
					vTaskInternalSetTimeOutState( &xTimeOut );
  4015ba:	f8df a15c 	ldr.w	sl, [pc, #348]	; 401718 <xQueueGenericSend+0x1ec>
					portYIELD_WITHIN_API();
  4015be:	f8df 9134 	ldr.w	r9, [pc, #308]	; 4016f4 <xQueueGenericSend+0x1c8>
  4015c2:	e041      	b.n	401648 <xQueueGenericSend+0x11c>
  4015c4:	2500      	movs	r5, #0
  4015c6:	e7f6      	b.n	4015b6 <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4015c8:	4632      	mov	r2, r6
  4015ca:	4639      	mov	r1, r7
  4015cc:	4620      	mov	r0, r4
  4015ce:	4b47      	ldr	r3, [pc, #284]	; (4016ec <xQueueGenericSend+0x1c0>)
  4015d0:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  4015d2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4015d4:	b193      	cbz	r3, 4015fc <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
  4015d6:	4631      	mov	r1, r6
  4015d8:	4620      	mov	r0, r4
  4015da:	4b45      	ldr	r3, [pc, #276]	; (4016f0 <xQueueGenericSend+0x1c4>)
  4015dc:	4798      	blx	r3
  4015de:	b138      	cbz	r0, 4015f0 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  4015e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4015e4:	4b43      	ldr	r3, [pc, #268]	; (4016f4 <xQueueGenericSend+0x1c8>)
  4015e6:	601a      	str	r2, [r3, #0]
  4015e8:	f3bf 8f4f 	dsb	sy
  4015ec:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  4015f0:	4b41      	ldr	r3, [pc, #260]	; (4016f8 <xQueueGenericSend+0x1cc>)
  4015f2:	4798      	blx	r3
				return pdPASS;
  4015f4:	2001      	movs	r0, #1
}
  4015f6:	b005      	add	sp, #20
  4015f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4015fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4015fe:	b173      	cbz	r3, 40161e <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401600:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401604:	4b3d      	ldr	r3, [pc, #244]	; (4016fc <xQueueGenericSend+0x1d0>)
  401606:	4798      	blx	r3
  401608:	2800      	cmp	r0, #0
  40160a:	d0f1      	beq.n	4015f0 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  40160c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401610:	4b38      	ldr	r3, [pc, #224]	; (4016f4 <xQueueGenericSend+0x1c8>)
  401612:	601a      	str	r2, [r3, #0]
  401614:	f3bf 8f4f 	dsb	sy
  401618:	f3bf 8f6f 	isb	sy
  40161c:	e7e8      	b.n	4015f0 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  40161e:	2800      	cmp	r0, #0
  401620:	d0e6      	beq.n	4015f0 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401622:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401626:	4b33      	ldr	r3, [pc, #204]	; (4016f4 <xQueueGenericSend+0x1c8>)
  401628:	601a      	str	r2, [r3, #0]
  40162a:	f3bf 8f4f 	dsb	sy
  40162e:	f3bf 8f6f 	isb	sy
  401632:	e7dd      	b.n	4015f0 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  401634:	4b30      	ldr	r3, [pc, #192]	; (4016f8 <xQueueGenericSend+0x1cc>)
  401636:	4798      	blx	r3
					return errQUEUE_FULL;
  401638:	2000      	movs	r0, #0
  40163a:	e7dc      	b.n	4015f6 <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  40163c:	4620      	mov	r0, r4
  40163e:	4b30      	ldr	r3, [pc, #192]	; (401700 <xQueueGenericSend+0x1d4>)
  401640:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401642:	4b30      	ldr	r3, [pc, #192]	; (401704 <xQueueGenericSend+0x1d8>)
  401644:	4798      	blx	r3
  401646:	2501      	movs	r5, #1
		taskENTER_CRITICAL();
  401648:	47c0      	blx	r8
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  40164a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40164c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40164e:	429a      	cmp	r2, r3
  401650:	d3ba      	bcc.n	4015c8 <xQueueGenericSend+0x9c>
  401652:	2e02      	cmp	r6, #2
  401654:	d0b8      	beq.n	4015c8 <xQueueGenericSend+0x9c>
				if( xTicksToWait == ( TickType_t ) 0 )
  401656:	9b01      	ldr	r3, [sp, #4]
  401658:	2b00      	cmp	r3, #0
  40165a:	d0eb      	beq.n	401634 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  40165c:	b90d      	cbnz	r5, 401662 <xQueueGenericSend+0x136>
					vTaskInternalSetTimeOutState( &xTimeOut );
  40165e:	a802      	add	r0, sp, #8
  401660:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  401662:	4b25      	ldr	r3, [pc, #148]	; (4016f8 <xQueueGenericSend+0x1cc>)
  401664:	4798      	blx	r3
		vTaskSuspendAll();
  401666:	4b28      	ldr	r3, [pc, #160]	; (401708 <xQueueGenericSend+0x1dc>)
  401668:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40166a:	47c0      	blx	r8
  40166c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
  401670:	b25b      	sxtb	r3, r3
  401672:	f1b3 3fff 	cmp.w	r3, #4294967295
  401676:	d102      	bne.n	40167e <xQueueGenericSend+0x152>
  401678:	2300      	movs	r3, #0
  40167a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  40167e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
  401682:	b25b      	sxtb	r3, r3
  401684:	f1b3 3fff 	cmp.w	r3, #4294967295
  401688:	d102      	bne.n	401690 <xQueueGenericSend+0x164>
  40168a:	2300      	movs	r3, #0
  40168c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  401690:	4b19      	ldr	r3, [pc, #100]	; (4016f8 <xQueueGenericSend+0x1cc>)
  401692:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401694:	a901      	add	r1, sp, #4
  401696:	a802      	add	r0, sp, #8
  401698:	4b1c      	ldr	r3, [pc, #112]	; (40170c <xQueueGenericSend+0x1e0>)
  40169a:	4798      	blx	r3
  40169c:	b9e0      	cbnz	r0, 4016d8 <xQueueGenericSend+0x1ac>
	taskENTER_CRITICAL();
  40169e:	47c0      	blx	r8
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  4016a0:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  4016a4:	6be5      	ldr	r5, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  4016a6:	4b14      	ldr	r3, [pc, #80]	; (4016f8 <xQueueGenericSend+0x1cc>)
  4016a8:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  4016aa:	45ab      	cmp	fp, r5
  4016ac:	d1c6      	bne.n	40163c <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  4016ae:	9901      	ldr	r1, [sp, #4]
  4016b0:	f104 0010 	add.w	r0, r4, #16
  4016b4:	4b16      	ldr	r3, [pc, #88]	; (401710 <xQueueGenericSend+0x1e4>)
  4016b6:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4016b8:	4620      	mov	r0, r4
  4016ba:	4b11      	ldr	r3, [pc, #68]	; (401700 <xQueueGenericSend+0x1d4>)
  4016bc:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4016be:	4b11      	ldr	r3, [pc, #68]	; (401704 <xQueueGenericSend+0x1d8>)
  4016c0:	4798      	blx	r3
  4016c2:	2800      	cmp	r0, #0
  4016c4:	d1bf      	bne.n	401646 <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  4016c6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4016ca:	f8c9 3000 	str.w	r3, [r9]
  4016ce:	f3bf 8f4f 	dsb	sy
  4016d2:	f3bf 8f6f 	isb	sy
  4016d6:	e7b6      	b.n	401646 <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  4016d8:	4620      	mov	r0, r4
  4016da:	4b09      	ldr	r3, [pc, #36]	; (401700 <xQueueGenericSend+0x1d4>)
  4016dc:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4016de:	4b09      	ldr	r3, [pc, #36]	; (401704 <xQueueGenericSend+0x1d8>)
  4016e0:	4798      	blx	r3
			return errQUEUE_FULL;
  4016e2:	2000      	movs	r0, #0
  4016e4:	e787      	b.n	4015f6 <xQueueGenericSend+0xca>
  4016e6:	bf00      	nop
  4016e8:	004023b1 	.word	0x004023b1
  4016ec:	00401265 	.word	0x00401265
  4016f0:	004012e1 	.word	0x004012e1
  4016f4:	e000ed04 	.word	0xe000ed04
  4016f8:	00400fb1 	.word	0x00400fb1
  4016fc:	00402261 	.word	0x00402261
  401700:	00401395 	.word	0x00401395
  401704:	00401f99 	.word	0x00401f99
  401708:	00401e35 	.word	0x00401e35
  40170c:	00402311 	.word	0x00402311
  401710:	004021dd 	.word	0x004021dd
  401714:	00400f65 	.word	0x00400f65
  401718:	004022f9 	.word	0x004022f9

0040171c <xQueueGenericSendFromISR>:
{
  40171c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
  401720:	2800      	cmp	r0, #0
  401722:	d039      	beq.n	401798 <xQueueGenericSendFromISR+0x7c>
  401724:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401726:	2900      	cmp	r1, #0
  401728:	d041      	beq.n	4017ae <xQueueGenericSendFromISR+0x92>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  40172a:	2b02      	cmp	r3, #2
  40172c:	d04d      	beq.n	4017ca <xQueueGenericSendFromISR+0xae>
  40172e:	461f      	mov	r7, r3
  401730:	4690      	mov	r8, r2
  401732:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401734:	4b3a      	ldr	r3, [pc, #232]	; (401820 <xQueueGenericSendFromISR+0x104>)
  401736:	4798      	blx	r3
	__asm volatile
  401738:	f3ef 8611 	mrs	r6, BASEPRI
  40173c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401740:	b672      	cpsid	i
  401742:	f383 8811 	msr	BASEPRI, r3
  401746:	f3bf 8f6f 	isb	sy
  40174a:	f3bf 8f4f 	dsb	sy
  40174e:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401750:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401752:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401754:	429a      	cmp	r2, r3
  401756:	d301      	bcc.n	40175c <xQueueGenericSendFromISR+0x40>
  401758:	2f02      	cmp	r7, #2
  40175a:	d158      	bne.n	40180e <xQueueGenericSendFromISR+0xf2>
			const int8_t cTxLock = pxQueue->cTxLock;
  40175c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
  401760:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401762:	463a      	mov	r2, r7
  401764:	4649      	mov	r1, r9
  401766:	4620      	mov	r0, r4
  401768:	4b2e      	ldr	r3, [pc, #184]	; (401824 <xQueueGenericSendFromISR+0x108>)
  40176a:	4798      	blx	r3
			if( cTxLock == queueUNLOCKED )
  40176c:	f1b5 3fff 	cmp.w	r5, #4294967295
  401770:	d147      	bne.n	401802 <xQueueGenericSendFromISR+0xe6>
					if( pxQueue->pxQueueSetContainer != NULL )
  401772:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401774:	2b00      	cmp	r3, #0
  401776:	d036      	beq.n	4017e6 <xQueueGenericSendFromISR+0xca>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
  401778:	4639      	mov	r1, r7
  40177a:	4620      	mov	r0, r4
  40177c:	4b2a      	ldr	r3, [pc, #168]	; (401828 <xQueueGenericSendFromISR+0x10c>)
  40177e:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401780:	f1b8 0f00 	cmp.w	r8, #0
  401784:	d045      	beq.n	401812 <xQueueGenericSendFromISR+0xf6>
  401786:	2800      	cmp	r0, #0
  401788:	d043      	beq.n	401812 <xQueueGenericSendFromISR+0xf6>
								*pxHigherPriorityTaskWoken = pdTRUE;
  40178a:	2001      	movs	r0, #1
  40178c:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile
  401790:	f386 8811 	msr	BASEPRI, r6
}
  401794:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
  401798:	f04f 0380 	mov.w	r3, #128	; 0x80
  40179c:	b672      	cpsid	i
  40179e:	f383 8811 	msr	BASEPRI, r3
  4017a2:	f3bf 8f6f 	isb	sy
  4017a6:	f3bf 8f4f 	dsb	sy
  4017aa:	b662      	cpsie	i
  4017ac:	e7fe      	b.n	4017ac <xQueueGenericSendFromISR+0x90>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4017ae:	6c00      	ldr	r0, [r0, #64]	; 0x40
  4017b0:	2800      	cmp	r0, #0
  4017b2:	d0ba      	beq.n	40172a <xQueueGenericSendFromISR+0xe>
  4017b4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017b8:	b672      	cpsid	i
  4017ba:	f383 8811 	msr	BASEPRI, r3
  4017be:	f3bf 8f6f 	isb	sy
  4017c2:	f3bf 8f4f 	dsb	sy
  4017c6:	b662      	cpsie	i
  4017c8:	e7fe      	b.n	4017c8 <xQueueGenericSendFromISR+0xac>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4017ca:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  4017cc:	2801      	cmp	r0, #1
  4017ce:	d0ae      	beq.n	40172e <xQueueGenericSendFromISR+0x12>
  4017d0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017d4:	b672      	cpsid	i
  4017d6:	f383 8811 	msr	BASEPRI, r3
  4017da:	f3bf 8f6f 	isb	sy
  4017de:	f3bf 8f4f 	dsb	sy
  4017e2:	b662      	cpsie	i
  4017e4:	e7fe      	b.n	4017e4 <xQueueGenericSendFromISR+0xc8>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4017e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4017e8:	b1ab      	cbz	r3, 401816 <xQueueGenericSendFromISR+0xfa>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4017ea:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4017ee:	4b0f      	ldr	r3, [pc, #60]	; (40182c <xQueueGenericSendFromISR+0x110>)
  4017f0:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  4017f2:	f1b8 0f00 	cmp.w	r8, #0
  4017f6:	d010      	beq.n	40181a <xQueueGenericSendFromISR+0xfe>
  4017f8:	b178      	cbz	r0, 40181a <xQueueGenericSendFromISR+0xfe>
									*pxHigherPriorityTaskWoken = pdTRUE;
  4017fa:	2001      	movs	r0, #1
  4017fc:	f8c8 0000 	str.w	r0, [r8]
  401800:	e7c6      	b.n	401790 <xQueueGenericSendFromISR+0x74>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
  401802:	1c6b      	adds	r3, r5, #1
  401804:	b25b      	sxtb	r3, r3
  401806:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
  40180a:	2001      	movs	r0, #1
  40180c:	e7c0      	b.n	401790 <xQueueGenericSendFromISR+0x74>
			xReturn = errQUEUE_FULL;
  40180e:	2000      	movs	r0, #0
  401810:	e7be      	b.n	401790 <xQueueGenericSendFromISR+0x74>
			xReturn = pdPASS;
  401812:	2001      	movs	r0, #1
  401814:	e7bc      	b.n	401790 <xQueueGenericSendFromISR+0x74>
  401816:	2001      	movs	r0, #1
  401818:	e7ba      	b.n	401790 <xQueueGenericSendFromISR+0x74>
  40181a:	2001      	movs	r0, #1
  40181c:	e7b8      	b.n	401790 <xQueueGenericSendFromISR+0x74>
  40181e:	bf00      	nop
  401820:	0040118d 	.word	0x0040118d
  401824:	00401265 	.word	0x00401265
  401828:	004012e1 	.word	0x004012e1
  40182c:	00402261 	.word	0x00402261

00401830 <xQueueReceive>:
{
  401830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401834:	b084      	sub	sp, #16
  401836:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
  401838:	b190      	cbz	r0, 401860 <xQueueReceive+0x30>
  40183a:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40183c:	b1d9      	cbz	r1, 401876 <xQueueReceive+0x46>
  40183e:	460e      	mov	r6, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401840:	4b54      	ldr	r3, [pc, #336]	; (401994 <xQueueReceive+0x164>)
  401842:	4798      	blx	r3
  401844:	bb28      	cbnz	r0, 401892 <xQueueReceive+0x62>
  401846:	9b01      	ldr	r3, [sp, #4]
  401848:	b35b      	cbz	r3, 4018a2 <xQueueReceive+0x72>
  40184a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40184e:	b672      	cpsid	i
  401850:	f383 8811 	msr	BASEPRI, r3
  401854:	f3bf 8f6f 	isb	sy
  401858:	f3bf 8f4f 	dsb	sy
  40185c:	b662      	cpsie	i
  40185e:	e7fe      	b.n	40185e <xQueueReceive+0x2e>
  401860:	f04f 0380 	mov.w	r3, #128	; 0x80
  401864:	b672      	cpsid	i
  401866:	f383 8811 	msr	BASEPRI, r3
  40186a:	f3bf 8f6f 	isb	sy
  40186e:	f3bf 8f4f 	dsb	sy
  401872:	b662      	cpsie	i
  401874:	e7fe      	b.n	401874 <xQueueReceive+0x44>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401876:	6c03      	ldr	r3, [r0, #64]	; 0x40
  401878:	2b00      	cmp	r3, #0
  40187a:	d0e0      	beq.n	40183e <xQueueReceive+0xe>
  40187c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401880:	b672      	cpsid	i
  401882:	f383 8811 	msr	BASEPRI, r3
  401886:	f3bf 8f6f 	isb	sy
  40188a:	f3bf 8f4f 	dsb	sy
  40188e:	b662      	cpsie	i
  401890:	e7fe      	b.n	401890 <xQueueReceive+0x60>
  401892:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  401894:	f8df 8128 	ldr.w	r8, [pc, #296]	; 4019c0 <xQueueReceive+0x190>
					vTaskInternalSetTimeOutState( &xTimeOut );
  401898:	f8df a128 	ldr.w	sl, [pc, #296]	; 4019c4 <xQueueReceive+0x194>
					portYIELD_WITHIN_API();
  40189c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 4019a0 <xQueueReceive+0x170>
  4018a0:	e031      	b.n	401906 <xQueueReceive+0xd6>
  4018a2:	2700      	movs	r7, #0
  4018a4:	e7f6      	b.n	401894 <xQueueReceive+0x64>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  4018a6:	4631      	mov	r1, r6
  4018a8:	4620      	mov	r0, r4
  4018aa:	4b3b      	ldr	r3, [pc, #236]	; (401998 <xQueueReceive+0x168>)
  4018ac:	4798      	blx	r3
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
  4018ae:	3d01      	subs	r5, #1
  4018b0:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4018b2:	6923      	ldr	r3, [r4, #16]
  4018b4:	b163      	cbz	r3, 4018d0 <xQueueReceive+0xa0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4018b6:	f104 0010 	add.w	r0, r4, #16
  4018ba:	4b38      	ldr	r3, [pc, #224]	; (40199c <xQueueReceive+0x16c>)
  4018bc:	4798      	blx	r3
  4018be:	b138      	cbz	r0, 4018d0 <xQueueReceive+0xa0>
						queueYIELD_IF_USING_PREEMPTION();
  4018c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4018c4:	4b36      	ldr	r3, [pc, #216]	; (4019a0 <xQueueReceive+0x170>)
  4018c6:	601a      	str	r2, [r3, #0]
  4018c8:	f3bf 8f4f 	dsb	sy
  4018cc:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  4018d0:	4b34      	ldr	r3, [pc, #208]	; (4019a4 <xQueueReceive+0x174>)
  4018d2:	4798      	blx	r3
				return pdPASS;
  4018d4:	2001      	movs	r0, #1
}
  4018d6:	b004      	add	sp, #16
  4018d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					taskEXIT_CRITICAL();
  4018dc:	4b31      	ldr	r3, [pc, #196]	; (4019a4 <xQueueReceive+0x174>)
  4018de:	4798      	blx	r3
					return errQUEUE_EMPTY;
  4018e0:	2000      	movs	r0, #0
  4018e2:	e7f8      	b.n	4018d6 <xQueueReceive+0xa6>
					vTaskInternalSetTimeOutState( &xTimeOut );
  4018e4:	a802      	add	r0, sp, #8
  4018e6:	47d0      	blx	sl
  4018e8:	e016      	b.n	401918 <xQueueReceive+0xe8>
		prvLockQueue( pxQueue );
  4018ea:	2300      	movs	r3, #0
  4018ec:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  4018f0:	e01d      	b.n	40192e <xQueueReceive+0xfe>
  4018f2:	2300      	movs	r3, #0
  4018f4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  4018f8:	e01f      	b.n	40193a <xQueueReceive+0x10a>
				prvUnlockQueue( pxQueue );
  4018fa:	4620      	mov	r0, r4
  4018fc:	4b2a      	ldr	r3, [pc, #168]	; (4019a8 <xQueueReceive+0x178>)
  4018fe:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401900:	4b2a      	ldr	r3, [pc, #168]	; (4019ac <xQueueReceive+0x17c>)
  401902:	4798      	blx	r3
  401904:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  401906:	47c0      	blx	r8
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
  401908:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
  40190a:	2d00      	cmp	r5, #0
  40190c:	d1cb      	bne.n	4018a6 <xQueueReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  40190e:	9b01      	ldr	r3, [sp, #4]
  401910:	2b00      	cmp	r3, #0
  401912:	d0e3      	beq.n	4018dc <xQueueReceive+0xac>
				else if( xEntryTimeSet == pdFALSE )
  401914:	2f00      	cmp	r7, #0
  401916:	d0e5      	beq.n	4018e4 <xQueueReceive+0xb4>
		taskEXIT_CRITICAL();
  401918:	4b22      	ldr	r3, [pc, #136]	; (4019a4 <xQueueReceive+0x174>)
  40191a:	4798      	blx	r3
		vTaskSuspendAll();
  40191c:	4b24      	ldr	r3, [pc, #144]	; (4019b0 <xQueueReceive+0x180>)
  40191e:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401920:	47c0      	blx	r8
  401922:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
  401926:	b25b      	sxtb	r3, r3
  401928:	f1b3 3fff 	cmp.w	r3, #4294967295
  40192c:	d0dd      	beq.n	4018ea <xQueueReceive+0xba>
  40192e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
  401932:	b25b      	sxtb	r3, r3
  401934:	f1b3 3fff 	cmp.w	r3, #4294967295
  401938:	d0db      	beq.n	4018f2 <xQueueReceive+0xc2>
  40193a:	4b1a      	ldr	r3, [pc, #104]	; (4019a4 <xQueueReceive+0x174>)
  40193c:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40193e:	a901      	add	r1, sp, #4
  401940:	a802      	add	r0, sp, #8
  401942:	4b1c      	ldr	r3, [pc, #112]	; (4019b4 <xQueueReceive+0x184>)
  401944:	4798      	blx	r3
  401946:	b9c8      	cbnz	r0, 40197c <xQueueReceive+0x14c>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  401948:	4620      	mov	r0, r4
  40194a:	4b1b      	ldr	r3, [pc, #108]	; (4019b8 <xQueueReceive+0x188>)
  40194c:	4798      	blx	r3
  40194e:	2800      	cmp	r0, #0
  401950:	d0d3      	beq.n	4018fa <xQueueReceive+0xca>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  401952:	9901      	ldr	r1, [sp, #4]
  401954:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401958:	4b18      	ldr	r3, [pc, #96]	; (4019bc <xQueueReceive+0x18c>)
  40195a:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  40195c:	4620      	mov	r0, r4
  40195e:	4b12      	ldr	r3, [pc, #72]	; (4019a8 <xQueueReceive+0x178>)
  401960:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401962:	4b12      	ldr	r3, [pc, #72]	; (4019ac <xQueueReceive+0x17c>)
  401964:	4798      	blx	r3
  401966:	2800      	cmp	r0, #0
  401968:	d1cc      	bne.n	401904 <xQueueReceive+0xd4>
					portYIELD_WITHIN_API();
  40196a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40196e:	f8c9 3000 	str.w	r3, [r9]
  401972:	f3bf 8f4f 	dsb	sy
  401976:	f3bf 8f6f 	isb	sy
  40197a:	e7c3      	b.n	401904 <xQueueReceive+0xd4>
			prvUnlockQueue( pxQueue );
  40197c:	4620      	mov	r0, r4
  40197e:	4b0a      	ldr	r3, [pc, #40]	; (4019a8 <xQueueReceive+0x178>)
  401980:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401982:	4b0a      	ldr	r3, [pc, #40]	; (4019ac <xQueueReceive+0x17c>)
  401984:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  401986:	4620      	mov	r0, r4
  401988:	4b0b      	ldr	r3, [pc, #44]	; (4019b8 <xQueueReceive+0x188>)
  40198a:	4798      	blx	r3
  40198c:	2800      	cmp	r0, #0
  40198e:	d0b9      	beq.n	401904 <xQueueReceive+0xd4>
				return errQUEUE_EMPTY;
  401990:	2000      	movs	r0, #0
  401992:	e7a0      	b.n	4018d6 <xQueueReceive+0xa6>
  401994:	004023b1 	.word	0x004023b1
  401998:	0040136d 	.word	0x0040136d
  40199c:	00402261 	.word	0x00402261
  4019a0:	e000ed04 	.word	0xe000ed04
  4019a4:	00400fb1 	.word	0x00400fb1
  4019a8:	00401395 	.word	0x00401395
  4019ac:	00401f99 	.word	0x00401f99
  4019b0:	00401e35 	.word	0x00401e35
  4019b4:	00402311 	.word	0x00402311
  4019b8:	00401245 	.word	0x00401245
  4019bc:	004021dd 	.word	0x004021dd
  4019c0:	00400f65 	.word	0x00400f65
  4019c4:	004022f9 	.word	0x004022f9

004019c8 <vQueueAddToRegistry>:
	{
  4019c8:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  4019ca:	4b0b      	ldr	r3, [pc, #44]	; (4019f8 <vQueueAddToRegistry+0x30>)
  4019cc:	681b      	ldr	r3, [r3, #0]
  4019ce:	b153      	cbz	r3, 4019e6 <vQueueAddToRegistry+0x1e>
  4019d0:	2301      	movs	r3, #1
  4019d2:	4c09      	ldr	r4, [pc, #36]	; (4019f8 <vQueueAddToRegistry+0x30>)
  4019d4:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  4019d8:	b132      	cbz	r2, 4019e8 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4019da:	3301      	adds	r3, #1
  4019dc:	2b08      	cmp	r3, #8
  4019de:	d1f9      	bne.n	4019d4 <vQueueAddToRegistry+0xc>
	}
  4019e0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4019e4:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4019e6:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  4019e8:	4a03      	ldr	r2, [pc, #12]	; (4019f8 <vQueueAddToRegistry+0x30>)
  4019ea:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  4019ee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4019f2:	6058      	str	r0, [r3, #4]
				break;
  4019f4:	e7f4      	b.n	4019e0 <vQueueAddToRegistry+0x18>
  4019f6:	bf00      	nop
  4019f8:	20400c68 	.word	0x20400c68

004019fc <vQueueWaitForMessageRestricted>:
	{
  4019fc:	b570      	push	{r4, r5, r6, lr}
  4019fe:	4604      	mov	r4, r0
  401a00:	460d      	mov	r5, r1
  401a02:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  401a04:	4b12      	ldr	r3, [pc, #72]	; (401a50 <vQueueWaitForMessageRestricted+0x54>)
  401a06:	4798      	blx	r3
  401a08:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
  401a0c:	b25b      	sxtb	r3, r3
  401a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401a12:	d00d      	beq.n	401a30 <vQueueWaitForMessageRestricted+0x34>
  401a14:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
  401a18:	b25b      	sxtb	r3, r3
  401a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
  401a1e:	d00b      	beq.n	401a38 <vQueueWaitForMessageRestricted+0x3c>
  401a20:	4b0c      	ldr	r3, [pc, #48]	; (401a54 <vQueueWaitForMessageRestricted+0x58>)
  401a22:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  401a24:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401a26:	b15b      	cbz	r3, 401a40 <vQueueWaitForMessageRestricted+0x44>
		prvUnlockQueue( pxQueue );
  401a28:	4620      	mov	r0, r4
  401a2a:	4b0b      	ldr	r3, [pc, #44]	; (401a58 <vQueueWaitForMessageRestricted+0x5c>)
  401a2c:	4798      	blx	r3
  401a2e:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  401a30:	2300      	movs	r3, #0
  401a32:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  401a36:	e7ed      	b.n	401a14 <vQueueWaitForMessageRestricted+0x18>
  401a38:	2300      	movs	r3, #0
  401a3a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  401a3e:	e7ef      	b.n	401a20 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  401a40:	4632      	mov	r2, r6
  401a42:	4629      	mov	r1, r5
  401a44:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401a48:	4b04      	ldr	r3, [pc, #16]	; (401a5c <vQueueWaitForMessageRestricted+0x60>)
  401a4a:	4798      	blx	r3
  401a4c:	e7ec      	b.n	401a28 <vQueueWaitForMessageRestricted+0x2c>
  401a4e:	bf00      	nop
  401a50:	00400f65 	.word	0x00400f65
  401a54:	00400fb1 	.word	0x00400fb1
  401a58:	00401395 	.word	0x00401395
  401a5c:	00402219 	.word	0x00402219

00401a60 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401a60:	4b08      	ldr	r3, [pc, #32]	; (401a84 <prvResetNextTaskUnblockTime+0x24>)
  401a62:	681b      	ldr	r3, [r3, #0]
  401a64:	681b      	ldr	r3, [r3, #0]
  401a66:	b13b      	cbz	r3, 401a78 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401a68:	4b06      	ldr	r3, [pc, #24]	; (401a84 <prvResetNextTaskUnblockTime+0x24>)
  401a6a:	681b      	ldr	r3, [r3, #0]
  401a6c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
  401a6e:	68db      	ldr	r3, [r3, #12]
  401a70:	685a      	ldr	r2, [r3, #4]
  401a72:	4b05      	ldr	r3, [pc, #20]	; (401a88 <prvResetNextTaskUnblockTime+0x28>)
  401a74:	601a      	str	r2, [r3, #0]
  401a76:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  401a78:	f04f 32ff 	mov.w	r2, #4294967295
  401a7c:	4b02      	ldr	r3, [pc, #8]	; (401a88 <prvResetNextTaskUnblockTime+0x28>)
  401a7e:	601a      	str	r2, [r3, #0]
  401a80:	4770      	bx	lr
  401a82:	bf00      	nop
  401a84:	20400a5c 	.word	0x20400a5c
  401a88:	20400b0c 	.word	0x20400b0c

00401a8c <prvIdleTask>:
{
  401a8c:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
  401a8e:	4d16      	ldr	r5, [pc, #88]	; (401ae8 <prvIdleTask+0x5c>)
			taskENTER_CRITICAL();
  401a90:	f8df 806c 	ldr.w	r8, [pc, #108]	; 401b00 <prvIdleTask+0x74>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  401a94:	4f15      	ldr	r7, [pc, #84]	; (401aec <prvIdleTask+0x60>)
				taskYIELD();
  401a96:	f8df 906c 	ldr.w	r9, [pc, #108]	; 401b04 <prvIdleTask+0x78>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
  401a9a:	682b      	ldr	r3, [r5, #0]
  401a9c:	b1bb      	cbz	r3, 401ace <prvIdleTask+0x42>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
  401a9e:	4e14      	ldr	r6, [pc, #80]	; (401af0 <prvIdleTask+0x64>)
			taskENTER_CRITICAL();
  401aa0:	47c0      	blx	r8
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  401aa2:	68fb      	ldr	r3, [r7, #12]
  401aa4:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
  401aa6:	1d20      	adds	r0, r4, #4
  401aa8:	47b0      	blx	r6
				--uxCurrentNumberOfTasks;
  401aaa:	4a12      	ldr	r2, [pc, #72]	; (401af4 <prvIdleTask+0x68>)
  401aac:	6813      	ldr	r3, [r2, #0]
  401aae:	3b01      	subs	r3, #1
  401ab0:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
  401ab2:	682b      	ldr	r3, [r5, #0]
  401ab4:	3b01      	subs	r3, #1
  401ab6:	602b      	str	r3, [r5, #0]
			taskEXIT_CRITICAL();
  401ab8:	4b0f      	ldr	r3, [pc, #60]	; (401af8 <prvIdleTask+0x6c>)
  401aba:	4798      	blx	r3
			vPortFree( pxTCB->pxStack );
  401abc:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401abe:	f8df a048 	ldr.w	sl, [pc, #72]	; 401b08 <prvIdleTask+0x7c>
  401ac2:	47d0      	blx	sl
			vPortFree( pxTCB );
  401ac4:	4620      	mov	r0, r4
  401ac6:	47d0      	blx	sl
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
  401ac8:	682b      	ldr	r3, [r5, #0]
  401aca:	2b00      	cmp	r3, #0
  401acc:	d1e8      	bne.n	401aa0 <prvIdleTask+0x14>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  401ace:	4b0b      	ldr	r3, [pc, #44]	; (401afc <prvIdleTask+0x70>)
  401ad0:	681b      	ldr	r3, [r3, #0]
  401ad2:	2b01      	cmp	r3, #1
  401ad4:	d9e1      	bls.n	401a9a <prvIdleTask+0xe>
				taskYIELD();
  401ad6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401ada:	f8c9 3000 	str.w	r3, [r9]
  401ade:	f3bf 8f4f 	dsb	sy
  401ae2:	f3bf 8f6f 	isb	sy
  401ae6:	e7d8      	b.n	401a9a <prvIdleTask+0xe>
  401ae8:	20400acc 	.word	0x20400acc
  401aec:	20400b40 	.word	0x20400b40
  401af0:	00400e65 	.word	0x00400e65
  401af4:	20400ac8 	.word	0x20400ac8
  401af8:	00400fb1 	.word	0x00400fb1
  401afc:	20400a64 	.word	0x20400a64
  401b00:	00400f65 	.word	0x00400f65
  401b04:	e000ed04 	.word	0xe000ed04
  401b08:	00401221 	.word	0x00401221

00401b0c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
  401b0c:	b570      	push	{r4, r5, r6, lr}
  401b0e:	4604      	mov	r4, r0
  401b10:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
  401b12:	4b1c      	ldr	r3, [pc, #112]	; (401b84 <prvAddCurrentTaskToDelayedList+0x78>)
  401b14:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
  401b16:	4b1c      	ldr	r3, [pc, #112]	; (401b88 <prvAddCurrentTaskToDelayedList+0x7c>)
  401b18:	6818      	ldr	r0, [r3, #0]
  401b1a:	3004      	adds	r0, #4
  401b1c:	4b1b      	ldr	r3, [pc, #108]	; (401b8c <prvAddCurrentTaskToDelayedList+0x80>)
  401b1e:	4798      	blx	r3
  401b20:	b948      	cbnz	r0, 401b36 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401b22:	4b19      	ldr	r3, [pc, #100]	; (401b88 <prvAddCurrentTaskToDelayedList+0x7c>)
  401b24:	681a      	ldr	r2, [r3, #0]
  401b26:	491a      	ldr	r1, [pc, #104]	; (401b90 <prvAddCurrentTaskToDelayedList+0x84>)
  401b28:	680b      	ldr	r3, [r1, #0]
  401b2a:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401b2c:	2201      	movs	r2, #1
  401b2e:	4082      	lsls	r2, r0
  401b30:	ea23 0302 	bic.w	r3, r3, r2
  401b34:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
  401b36:	f1b4 3fff 	cmp.w	r4, #4294967295
  401b3a:	d100      	bne.n	401b3e <prvAddCurrentTaskToDelayedList+0x32>
  401b3c:	b99e      	cbnz	r6, 401b66 <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
  401b3e:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
  401b40:	4b11      	ldr	r3, [pc, #68]	; (401b88 <prvAddCurrentTaskToDelayedList+0x7c>)
  401b42:	681b      	ldr	r3, [r3, #0]
  401b44:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
  401b46:	42a5      	cmp	r5, r4
  401b48:	d814      	bhi.n	401b74 <prvAddCurrentTaskToDelayedList+0x68>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
  401b4a:	4b12      	ldr	r3, [pc, #72]	; (401b94 <prvAddCurrentTaskToDelayedList+0x88>)
  401b4c:	6818      	ldr	r0, [r3, #0]
  401b4e:	4b0e      	ldr	r3, [pc, #56]	; (401b88 <prvAddCurrentTaskToDelayedList+0x7c>)
  401b50:	6819      	ldr	r1, [r3, #0]
  401b52:	3104      	adds	r1, #4
  401b54:	4b10      	ldr	r3, [pc, #64]	; (401b98 <prvAddCurrentTaskToDelayedList+0x8c>)
  401b56:	4798      	blx	r3

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
  401b58:	4b10      	ldr	r3, [pc, #64]	; (401b9c <prvAddCurrentTaskToDelayedList+0x90>)
  401b5a:	681b      	ldr	r3, [r3, #0]
  401b5c:	429c      	cmp	r4, r3
  401b5e:	d201      	bcs.n	401b64 <prvAddCurrentTaskToDelayedList+0x58>
				{
					xNextTaskUnblockTime = xTimeToWake;
  401b60:	4b0e      	ldr	r3, [pc, #56]	; (401b9c <prvAddCurrentTaskToDelayedList+0x90>)
  401b62:	601c      	str	r4, [r3, #0]
  401b64:	bd70      	pop	{r4, r5, r6, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
  401b66:	4b08      	ldr	r3, [pc, #32]	; (401b88 <prvAddCurrentTaskToDelayedList+0x7c>)
  401b68:	6819      	ldr	r1, [r3, #0]
  401b6a:	3104      	adds	r1, #4
  401b6c:	480c      	ldr	r0, [pc, #48]	; (401ba0 <prvAddCurrentTaskToDelayedList+0x94>)
  401b6e:	4b0d      	ldr	r3, [pc, #52]	; (401ba4 <prvAddCurrentTaskToDelayedList+0x98>)
  401b70:	4798      	blx	r3
  401b72:	bd70      	pop	{r4, r5, r6, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
  401b74:	4b0c      	ldr	r3, [pc, #48]	; (401ba8 <prvAddCurrentTaskToDelayedList+0x9c>)
  401b76:	6818      	ldr	r0, [r3, #0]
  401b78:	4b03      	ldr	r3, [pc, #12]	; (401b88 <prvAddCurrentTaskToDelayedList+0x7c>)
  401b7a:	6819      	ldr	r1, [r3, #0]
  401b7c:	3104      	adds	r1, #4
  401b7e:	4b06      	ldr	r3, [pc, #24]	; (401b98 <prvAddCurrentTaskToDelayedList+0x8c>)
  401b80:	4798      	blx	r3
  401b82:	bd70      	pop	{r4, r5, r6, pc}
  401b84:	20400b54 	.word	0x20400b54
  401b88:	20400a58 	.word	0x20400a58
  401b8c:	00400e65 	.word	0x00400e65
  401b90:	20400adc 	.word	0x20400adc
  401b94:	20400a5c 	.word	0x20400a5c
  401b98:	00400e31 	.word	0x00400e31
  401b9c:	20400b0c 	.word	0x20400b0c
  401ba0:	20400b2c 	.word	0x20400b2c
  401ba4:	00400e19 	.word	0x00400e19
  401ba8:	20400a60 	.word	0x20400a60

00401bac <xTaskCreate>:
	{
  401bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401bb0:	b083      	sub	sp, #12
  401bb2:	4683      	mov	fp, r0
  401bb4:	460d      	mov	r5, r1
  401bb6:	9301      	str	r3, [sp, #4]
  401bb8:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401bbc:	0096      	lsls	r6, r2, #2
  401bbe:	4630      	mov	r0, r6
  401bc0:	4b60      	ldr	r3, [pc, #384]	; (401d44 <xTaskCreate+0x198>)
  401bc2:	4798      	blx	r3
			if( pxStack != NULL )
  401bc4:	2800      	cmp	r0, #0
  401bc6:	f000 808d 	beq.w	401ce4 <xTaskCreate+0x138>
  401bca:	4607      	mov	r7, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
  401bcc:	2058      	movs	r0, #88	; 0x58
  401bce:	4b5d      	ldr	r3, [pc, #372]	; (401d44 <xTaskCreate+0x198>)
  401bd0:	4798      	blx	r3
				if( pxNewTCB != NULL )
  401bd2:	4604      	mov	r4, r0
  401bd4:	2800      	cmp	r0, #0
  401bd6:	f000 8082 	beq.w	401cde <xTaskCreate+0x132>
					pxNewTCB->pxStack = pxStack;
  401bda:	6307      	str	r7, [r0, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
  401bdc:	4632      	mov	r2, r6
  401bde:	21a5      	movs	r1, #165	; 0xa5
  401be0:	4638      	mov	r0, r7
  401be2:	4b59      	ldr	r3, [pc, #356]	; (401d48 <xTaskCreate+0x19c>)
  401be4:	4798      	blx	r3
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
  401be6:	3e04      	subs	r6, #4
  401be8:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401bea:	441e      	add	r6, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  401bec:	f026 0607 	bic.w	r6, r6, #7
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
  401bf0:	782b      	ldrb	r3, [r5, #0]
  401bf2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  401bf6:	782b      	ldrb	r3, [r5, #0]
  401bf8:	b163      	cbz	r3, 401c14 <xTaskCreate+0x68>
  401bfa:	462b      	mov	r3, r5
  401bfc:	f104 0234 	add.w	r2, r4, #52	; 0x34
  401c00:	f105 0109 	add.w	r1, r5, #9
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
  401c04:	7858      	ldrb	r0, [r3, #1]
  401c06:	f802 0f01 	strb.w	r0, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  401c0a:	f813 0f01 	ldrb.w	r0, [r3, #1]!
  401c0e:	b108      	cbz	r0, 401c14 <xTaskCreate+0x68>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  401c10:	428b      	cmp	r3, r1
  401c12:	d1f7      	bne.n	401c04 <xTaskCreate+0x58>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  401c14:	2700      	movs	r7, #0
  401c16:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
  401c1a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  401c1c:	2d04      	cmp	r5, #4
  401c1e:	bf28      	it	cs
  401c20:	2504      	movcs	r5, #4
	pxNewTCB->uxPriority = uxPriority;
  401c22:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
  401c24:	64a5      	str	r5, [r4, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
  401c26:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
  401c28:	f104 0804 	add.w	r8, r4, #4
  401c2c:	4640      	mov	r0, r8
  401c2e:	f8df 916c 	ldr.w	r9, [pc, #364]	; 401d9c <xTaskCreate+0x1f0>
  401c32:	47c8      	blx	r9
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
  401c34:	f104 0018 	add.w	r0, r4, #24
  401c38:	47c8      	blx	r9
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
  401c3a:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401c3c:	f1c5 0505 	rsb	r5, r5, #5
  401c40:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
  401c42:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
  401c44:	6527      	str	r7, [r4, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
  401c46:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401c4a:	9a01      	ldr	r2, [sp, #4]
  401c4c:	4659      	mov	r1, fp
  401c4e:	4630      	mov	r0, r6
  401c50:	4b3e      	ldr	r3, [pc, #248]	; (401d4c <xTaskCreate+0x1a0>)
  401c52:	4798      	blx	r3
  401c54:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
  401c56:	f1ba 0f00 	cmp.w	sl, #0
  401c5a:	d001      	beq.n	401c60 <xTaskCreate+0xb4>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  401c5c:	f8ca 4000 	str.w	r4, [sl]
	taskENTER_CRITICAL();
  401c60:	4b3b      	ldr	r3, [pc, #236]	; (401d50 <xTaskCreate+0x1a4>)
  401c62:	4798      	blx	r3
		uxCurrentNumberOfTasks++;
  401c64:	4a3b      	ldr	r2, [pc, #236]	; (401d54 <xTaskCreate+0x1a8>)
  401c66:	6813      	ldr	r3, [r2, #0]
  401c68:	3301      	adds	r3, #1
  401c6a:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
  401c6c:	4b3a      	ldr	r3, [pc, #232]	; (401d58 <xTaskCreate+0x1ac>)
  401c6e:	681b      	ldr	r3, [r3, #0]
  401c70:	2b00      	cmp	r3, #0
  401c72:	d03a      	beq.n	401cea <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
  401c74:	4b39      	ldr	r3, [pc, #228]	; (401d5c <xTaskCreate+0x1b0>)
  401c76:	681b      	ldr	r3, [r3, #0]
  401c78:	b93b      	cbnz	r3, 401c8a <xTaskCreate+0xde>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
  401c7a:	4b37      	ldr	r3, [pc, #220]	; (401d58 <xTaskCreate+0x1ac>)
  401c7c:	681b      	ldr	r3, [r3, #0]
  401c7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401c80:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401c82:	429a      	cmp	r2, r3
  401c84:	d801      	bhi.n	401c8a <xTaskCreate+0xde>
					pxCurrentTCB = pxNewTCB;
  401c86:	4b34      	ldr	r3, [pc, #208]	; (401d58 <xTaskCreate+0x1ac>)
  401c88:	601c      	str	r4, [r3, #0]
		uxTaskNumber++;
  401c8a:	4a35      	ldr	r2, [pc, #212]	; (401d60 <xTaskCreate+0x1b4>)
  401c8c:	6813      	ldr	r3, [r2, #0]
  401c8e:	3301      	adds	r3, #1
  401c90:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
  401c92:	6423      	str	r3, [r4, #64]	; 0x40
		prvAddTaskToReadyList( pxNewTCB );
  401c94:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401c96:	4a33      	ldr	r2, [pc, #204]	; (401d64 <xTaskCreate+0x1b8>)
  401c98:	6811      	ldr	r1, [r2, #0]
  401c9a:	2301      	movs	r3, #1
  401c9c:	4083      	lsls	r3, r0
  401c9e:	430b      	orrs	r3, r1
  401ca0:	6013      	str	r3, [r2, #0]
  401ca2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401ca6:	4641      	mov	r1, r8
  401ca8:	4b2f      	ldr	r3, [pc, #188]	; (401d68 <xTaskCreate+0x1bc>)
  401caa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401cae:	4b2f      	ldr	r3, [pc, #188]	; (401d6c <xTaskCreate+0x1c0>)
  401cb0:	4798      	blx	r3
	taskEXIT_CRITICAL();
  401cb2:	4b2f      	ldr	r3, [pc, #188]	; (401d70 <xTaskCreate+0x1c4>)
  401cb4:	4798      	blx	r3
	if( xSchedulerRunning != pdFALSE )
  401cb6:	4b29      	ldr	r3, [pc, #164]	; (401d5c <xTaskCreate+0x1b0>)
  401cb8:	681b      	ldr	r3, [r3, #0]
  401cba:	2b00      	cmp	r3, #0
  401cbc:	d03b      	beq.n	401d36 <xTaskCreate+0x18a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
  401cbe:	4b26      	ldr	r3, [pc, #152]	; (401d58 <xTaskCreate+0x1ac>)
  401cc0:	681b      	ldr	r3, [r3, #0]
  401cc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401cc4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401cc6:	429a      	cmp	r2, r3
  401cc8:	d239      	bcs.n	401d3e <xTaskCreate+0x192>
			taskYIELD_IF_USING_PREEMPTION();
  401cca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401cce:	4b29      	ldr	r3, [pc, #164]	; (401d74 <xTaskCreate+0x1c8>)
  401cd0:	601a      	str	r2, [r3, #0]
  401cd2:	f3bf 8f4f 	dsb	sy
  401cd6:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  401cda:	2001      	movs	r0, #1
  401cdc:	e02c      	b.n	401d38 <xTaskCreate+0x18c>
					vPortFree( pxStack );
  401cde:	4638      	mov	r0, r7
  401ce0:	4b25      	ldr	r3, [pc, #148]	; (401d78 <xTaskCreate+0x1cc>)
  401ce2:	4798      	blx	r3
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401ce4:	f04f 30ff 	mov.w	r0, #4294967295
  401ce8:	e026      	b.n	401d38 <xTaskCreate+0x18c>
			pxCurrentTCB = pxNewTCB;
  401cea:	4b1b      	ldr	r3, [pc, #108]	; (401d58 <xTaskCreate+0x1ac>)
  401cec:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  401cee:	6813      	ldr	r3, [r2, #0]
  401cf0:	2b01      	cmp	r3, #1
  401cf2:	d1ca      	bne.n	401c8a <xTaskCreate+0xde>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  401cf4:	4e1c      	ldr	r6, [pc, #112]	; (401d68 <xTaskCreate+0x1bc>)
  401cf6:	4630      	mov	r0, r6
  401cf8:	4d20      	ldr	r5, [pc, #128]	; (401d7c <xTaskCreate+0x1d0>)
  401cfa:	47a8      	blx	r5
  401cfc:	f106 0014 	add.w	r0, r6, #20
  401d00:	47a8      	blx	r5
  401d02:	f106 0028 	add.w	r0, r6, #40	; 0x28
  401d06:	47a8      	blx	r5
  401d08:	f106 003c 	add.w	r0, r6, #60	; 0x3c
  401d0c:	47a8      	blx	r5
  401d0e:	f106 0050 	add.w	r0, r6, #80	; 0x50
  401d12:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList1 );
  401d14:	4f1a      	ldr	r7, [pc, #104]	; (401d80 <xTaskCreate+0x1d4>)
  401d16:	4638      	mov	r0, r7
  401d18:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList2 );
  401d1a:	4e1a      	ldr	r6, [pc, #104]	; (401d84 <xTaskCreate+0x1d8>)
  401d1c:	4630      	mov	r0, r6
  401d1e:	47a8      	blx	r5
	vListInitialise( &xPendingReadyList );
  401d20:	4819      	ldr	r0, [pc, #100]	; (401d88 <xTaskCreate+0x1dc>)
  401d22:	47a8      	blx	r5
		vListInitialise( &xTasksWaitingTermination );
  401d24:	4819      	ldr	r0, [pc, #100]	; (401d8c <xTaskCreate+0x1e0>)
  401d26:	47a8      	blx	r5
		vListInitialise( &xSuspendedTaskList );
  401d28:	4819      	ldr	r0, [pc, #100]	; (401d90 <xTaskCreate+0x1e4>)
  401d2a:	47a8      	blx	r5
	pxDelayedTaskList = &xDelayedTaskList1;
  401d2c:	4b19      	ldr	r3, [pc, #100]	; (401d94 <xTaskCreate+0x1e8>)
  401d2e:	601f      	str	r7, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401d30:	4b19      	ldr	r3, [pc, #100]	; (401d98 <xTaskCreate+0x1ec>)
  401d32:	601e      	str	r6, [r3, #0]
  401d34:	e7a9      	b.n	401c8a <xTaskCreate+0xde>
			xReturn = pdPASS;
  401d36:	2001      	movs	r0, #1
	}
  401d38:	b003      	add	sp, #12
  401d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			xReturn = pdPASS;
  401d3e:	2001      	movs	r0, #1
		return xReturn;
  401d40:	e7fa      	b.n	401d38 <xTaskCreate+0x18c>
  401d42:	bf00      	nop
  401d44:	004011f1 	.word	0x004011f1
  401d48:	00403941 	.word	0x00403941
  401d4c:	00400f11 	.word	0x00400f11
  401d50:	00400f65 	.word	0x00400f65
  401d54:	20400ac8 	.word	0x20400ac8
  401d58:	20400a58 	.word	0x20400a58
  401d5c:	20400b28 	.word	0x20400b28
  401d60:	20400ad8 	.word	0x20400ad8
  401d64:	20400adc 	.word	0x20400adc
  401d68:	20400a64 	.word	0x20400a64
  401d6c:	00400e19 	.word	0x00400e19
  401d70:	00400fb1 	.word	0x00400fb1
  401d74:	e000ed04 	.word	0xe000ed04
  401d78:	00401221 	.word	0x00401221
  401d7c:	00400dfd 	.word	0x00400dfd
  401d80:	20400ae0 	.word	0x20400ae0
  401d84:	20400af4 	.word	0x20400af4
  401d88:	20400b14 	.word	0x20400b14
  401d8c:	20400b40 	.word	0x20400b40
  401d90:	20400b2c 	.word	0x20400b2c
  401d94:	20400a5c 	.word	0x20400a5c
  401d98:	20400a60 	.word	0x20400a60
  401d9c:	00400e13 	.word	0x00400e13

00401da0 <vTaskStartScheduler>:
{
  401da0:	b510      	push	{r4, lr}
  401da2:	b082      	sub	sp, #8
		xReturn = xTaskCreate(	prvIdleTask,
  401da4:	4b1a      	ldr	r3, [pc, #104]	; (401e10 <vTaskStartScheduler+0x70>)
  401da6:	9301      	str	r3, [sp, #4]
  401da8:	2300      	movs	r3, #0
  401daa:	9300      	str	r3, [sp, #0]
  401dac:	2282      	movs	r2, #130	; 0x82
  401dae:	4919      	ldr	r1, [pc, #100]	; (401e14 <vTaskStartScheduler+0x74>)
  401db0:	4819      	ldr	r0, [pc, #100]	; (401e18 <vTaskStartScheduler+0x78>)
  401db2:	4c1a      	ldr	r4, [pc, #104]	; (401e1c <vTaskStartScheduler+0x7c>)
  401db4:	47a0      	blx	r4
		if( xReturn == pdPASS )
  401db6:	2801      	cmp	r0, #1
  401db8:	d004      	beq.n	401dc4 <vTaskStartScheduler+0x24>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
  401dba:	f1b0 3fff 	cmp.w	r0, #4294967295
  401dbe:	d01c      	beq.n	401dfa <vTaskStartScheduler+0x5a>
}
  401dc0:	b002      	add	sp, #8
  401dc2:	bd10      	pop	{r4, pc}
			xReturn = xTimerCreateTimerTask();
  401dc4:	4b16      	ldr	r3, [pc, #88]	; (401e20 <vTaskStartScheduler+0x80>)
  401dc6:	4798      	blx	r3
	if( xReturn == pdPASS )
  401dc8:	2801      	cmp	r0, #1
  401dca:	d1f6      	bne.n	401dba <vTaskStartScheduler+0x1a>
  401dcc:	f04f 0380 	mov.w	r3, #128	; 0x80
  401dd0:	b672      	cpsid	i
  401dd2:	f383 8811 	msr	BASEPRI, r3
  401dd6:	f3bf 8f6f 	isb	sy
  401dda:	f3bf 8f4f 	dsb	sy
  401dde:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  401de0:	f04f 32ff 	mov.w	r2, #4294967295
  401de4:	4b0f      	ldr	r3, [pc, #60]	; (401e24 <vTaskStartScheduler+0x84>)
  401de6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  401de8:	2201      	movs	r2, #1
  401dea:	4b0f      	ldr	r3, [pc, #60]	; (401e28 <vTaskStartScheduler+0x88>)
  401dec:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  401dee:	2200      	movs	r2, #0
  401df0:	4b0e      	ldr	r3, [pc, #56]	; (401e2c <vTaskStartScheduler+0x8c>)
  401df2:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  401df4:	4b0e      	ldr	r3, [pc, #56]	; (401e30 <vTaskStartScheduler+0x90>)
  401df6:	4798      	blx	r3
  401df8:	e7e2      	b.n	401dc0 <vTaskStartScheduler+0x20>
  401dfa:	f04f 0380 	mov.w	r3, #128	; 0x80
  401dfe:	b672      	cpsid	i
  401e00:	f383 8811 	msr	BASEPRI, r3
  401e04:	f3bf 8f6f 	isb	sy
  401e08:	f3bf 8f4f 	dsb	sy
  401e0c:	b662      	cpsie	i
  401e0e:	e7fe      	b.n	401e0e <vTaskStartScheduler+0x6e>
  401e10:	20400b08 	.word	0x20400b08
  401e14:	00406198 	.word	0x00406198
  401e18:	00401a8d 	.word	0x00401a8d
  401e1c:	00401bad 	.word	0x00401bad
  401e20:	00402549 	.word	0x00402549
  401e24:	20400b0c 	.word	0x20400b0c
  401e28:	20400b28 	.word	0x20400b28
  401e2c:	20400b54 	.word	0x20400b54
  401e30:	004010a1 	.word	0x004010a1

00401e34 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  401e34:	4a02      	ldr	r2, [pc, #8]	; (401e40 <vTaskSuspendAll+0xc>)
  401e36:	6813      	ldr	r3, [r2, #0]
  401e38:	3301      	adds	r3, #1
  401e3a:	6013      	str	r3, [r2, #0]
  401e3c:	4770      	bx	lr
  401e3e:	bf00      	nop
  401e40:	20400ad4 	.word	0x20400ad4

00401e44 <xTaskGetTickCount>:
		xTicks = xTickCount;
  401e44:	4b01      	ldr	r3, [pc, #4]	; (401e4c <xTaskGetTickCount+0x8>)
  401e46:	6818      	ldr	r0, [r3, #0]
}
  401e48:	4770      	bx	lr
  401e4a:	bf00      	nop
  401e4c:	20400b54 	.word	0x20400b54

00401e50 <xTaskIncrementTick>:
{
  401e50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401e54:	4b41      	ldr	r3, [pc, #260]	; (401f5c <xTaskIncrementTick+0x10c>)
  401e56:	681b      	ldr	r3, [r3, #0]
  401e58:	2b00      	cmp	r3, #0
  401e5a:	d177      	bne.n	401f4c <xTaskIncrementTick+0xfc>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
  401e5c:	4b40      	ldr	r3, [pc, #256]	; (401f60 <xTaskIncrementTick+0x110>)
  401e5e:	681d      	ldr	r5, [r3, #0]
  401e60:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
  401e62:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
  401e64:	b9d5      	cbnz	r5, 401e9c <xTaskIncrementTick+0x4c>
			taskSWITCH_DELAYED_LISTS();
  401e66:	4b3f      	ldr	r3, [pc, #252]	; (401f64 <xTaskIncrementTick+0x114>)
  401e68:	681b      	ldr	r3, [r3, #0]
  401e6a:	681b      	ldr	r3, [r3, #0]
  401e6c:	b153      	cbz	r3, 401e84 <xTaskIncrementTick+0x34>
  401e6e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e72:	b672      	cpsid	i
  401e74:	f383 8811 	msr	BASEPRI, r3
  401e78:	f3bf 8f6f 	isb	sy
  401e7c:	f3bf 8f4f 	dsb	sy
  401e80:	b662      	cpsie	i
  401e82:	e7fe      	b.n	401e82 <xTaskIncrementTick+0x32>
  401e84:	4a37      	ldr	r2, [pc, #220]	; (401f64 <xTaskIncrementTick+0x114>)
  401e86:	6811      	ldr	r1, [r2, #0]
  401e88:	4b37      	ldr	r3, [pc, #220]	; (401f68 <xTaskIncrementTick+0x118>)
  401e8a:	6818      	ldr	r0, [r3, #0]
  401e8c:	6010      	str	r0, [r2, #0]
  401e8e:	6019      	str	r1, [r3, #0]
  401e90:	4a36      	ldr	r2, [pc, #216]	; (401f6c <xTaskIncrementTick+0x11c>)
  401e92:	6813      	ldr	r3, [r2, #0]
  401e94:	3301      	adds	r3, #1
  401e96:	6013      	str	r3, [r2, #0]
  401e98:	4b35      	ldr	r3, [pc, #212]	; (401f70 <xTaskIncrementTick+0x120>)
  401e9a:	4798      	blx	r3
		if( xConstTickCount >= xNextTaskUnblockTime )
  401e9c:	4b35      	ldr	r3, [pc, #212]	; (401f74 <xTaskIncrementTick+0x124>)
  401e9e:	681b      	ldr	r3, [r3, #0]
  401ea0:	429d      	cmp	r5, r3
  401ea2:	d218      	bcs.n	401ed6 <xTaskIncrementTick+0x86>
BaseType_t xSwitchRequired = pdFALSE;
  401ea4:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  401ea6:	4b34      	ldr	r3, [pc, #208]	; (401f78 <xTaskIncrementTick+0x128>)
  401ea8:	681b      	ldr	r3, [r3, #0]
  401eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401eac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401eb0:	009b      	lsls	r3, r3, #2
  401eb2:	4a32      	ldr	r2, [pc, #200]	; (401f7c <xTaskIncrementTick+0x12c>)
  401eb4:	58d3      	ldr	r3, [r2, r3]
				xSwitchRequired = pdTRUE;
  401eb6:	2b02      	cmp	r3, #2
  401eb8:	bf28      	it	cs
  401eba:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  401ebc:	4b30      	ldr	r3, [pc, #192]	; (401f80 <xTaskIncrementTick+0x130>)
  401ebe:	681b      	ldr	r3, [r3, #0]
  401ec0:	b90b      	cbnz	r3, 401ec6 <xTaskIncrementTick+0x76>
				vApplicationTickHook();
  401ec2:	4b30      	ldr	r3, [pc, #192]	; (401f84 <xTaskIncrementTick+0x134>)
  401ec4:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  401ec6:	4b30      	ldr	r3, [pc, #192]	; (401f88 <xTaskIncrementTick+0x138>)
  401ec8:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  401eca:	2b00      	cmp	r3, #0
}
  401ecc:	bf0c      	ite	eq
  401ece:	4620      	moveq	r0, r4
  401ed0:	2001      	movne	r0, #1
  401ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ed6:	2400      	movs	r4, #0
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401ed8:	f8df 9088 	ldr.w	r9, [pc, #136]	; 401f64 <xTaskIncrementTick+0x114>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
  401edc:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 401f94 <xTaskIncrementTick+0x144>
					prvAddTaskToReadyList( pxTCB );
  401ee0:	4f2a      	ldr	r7, [pc, #168]	; (401f8c <xTaskIncrementTick+0x13c>)
  401ee2:	e01f      	b.n	401f24 <xTaskIncrementTick+0xd4>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401ee4:	f04f 32ff 	mov.w	r2, #4294967295
  401ee8:	4b22      	ldr	r3, [pc, #136]	; (401f74 <xTaskIncrementTick+0x124>)
  401eea:	601a      	str	r2, [r3, #0]
					break;
  401eec:	e7db      	b.n	401ea6 <xTaskIncrementTick+0x56>
						xNextTaskUnblockTime = xItemValue;
  401eee:	4a21      	ldr	r2, [pc, #132]	; (401f74 <xTaskIncrementTick+0x124>)
  401ef0:	6013      	str	r3, [r2, #0]
						break;
  401ef2:	e7d8      	b.n	401ea6 <xTaskIncrementTick+0x56>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401ef4:	f106 0018 	add.w	r0, r6, #24
  401ef8:	47c0      	blx	r8
					prvAddTaskToReadyList( pxTCB );
  401efa:	6af0      	ldr	r0, [r6, #44]	; 0x2c
  401efc:	683a      	ldr	r2, [r7, #0]
  401efe:	2301      	movs	r3, #1
  401f00:	4083      	lsls	r3, r0
  401f02:	4313      	orrs	r3, r2
  401f04:	603b      	str	r3, [r7, #0]
  401f06:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401f0a:	4651      	mov	r1, sl
  401f0c:	4b1b      	ldr	r3, [pc, #108]	; (401f7c <xTaskIncrementTick+0x12c>)
  401f0e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401f12:	4b1f      	ldr	r3, [pc, #124]	; (401f90 <xTaskIncrementTick+0x140>)
  401f14:	4798      	blx	r3
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401f16:	4b18      	ldr	r3, [pc, #96]	; (401f78 <xTaskIncrementTick+0x128>)
  401f18:	681b      	ldr	r3, [r3, #0]
  401f1a:	6af2      	ldr	r2, [r6, #44]	; 0x2c
  401f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
  401f1e:	429a      	cmp	r2, r3
  401f20:	bf28      	it	cs
  401f22:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401f24:	f8d9 3000 	ldr.w	r3, [r9]
  401f28:	681b      	ldr	r3, [r3, #0]
  401f2a:	2b00      	cmp	r3, #0
  401f2c:	d0da      	beq.n	401ee4 <xTaskIncrementTick+0x94>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401f2e:	f8d9 3000 	ldr.w	r3, [r9]
  401f32:	68db      	ldr	r3, [r3, #12]
  401f34:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
  401f36:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
  401f38:	429d      	cmp	r5, r3
  401f3a:	d3d8      	bcc.n	401eee <xTaskIncrementTick+0x9e>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
  401f3c:	f106 0a04 	add.w	sl, r6, #4
  401f40:	4650      	mov	r0, sl
  401f42:	47c0      	blx	r8
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  401f44:	6ab3      	ldr	r3, [r6, #40]	; 0x28
  401f46:	2b00      	cmp	r3, #0
  401f48:	d1d4      	bne.n	401ef4 <xTaskIncrementTick+0xa4>
  401f4a:	e7d6      	b.n	401efa <xTaskIncrementTick+0xaa>
		++uxPendedTicks;
  401f4c:	4a0c      	ldr	r2, [pc, #48]	; (401f80 <xTaskIncrementTick+0x130>)
  401f4e:	6813      	ldr	r3, [r2, #0]
  401f50:	3301      	adds	r3, #1
  401f52:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  401f54:	4b0b      	ldr	r3, [pc, #44]	; (401f84 <xTaskIncrementTick+0x134>)
  401f56:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  401f58:	2400      	movs	r4, #0
  401f5a:	e7b4      	b.n	401ec6 <xTaskIncrementTick+0x76>
  401f5c:	20400ad4 	.word	0x20400ad4
  401f60:	20400b54 	.word	0x20400b54
  401f64:	20400a5c 	.word	0x20400a5c
  401f68:	20400a60 	.word	0x20400a60
  401f6c:	20400b10 	.word	0x20400b10
  401f70:	00401a61 	.word	0x00401a61
  401f74:	20400b0c 	.word	0x20400b0c
  401f78:	20400a58 	.word	0x20400a58
  401f7c:	20400a64 	.word	0x20400a64
  401f80:	20400ad0 	.word	0x20400ad0
  401f84:	00402cf9 	.word	0x00402cf9
  401f88:	20400b58 	.word	0x20400b58
  401f8c:	20400adc 	.word	0x20400adc
  401f90:	00400e19 	.word	0x00400e19
  401f94:	00400e65 	.word	0x00400e65

00401f98 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
  401f98:	4b36      	ldr	r3, [pc, #216]	; (402074 <xTaskResumeAll+0xdc>)
  401f9a:	681b      	ldr	r3, [r3, #0]
  401f9c:	b953      	cbnz	r3, 401fb4 <xTaskResumeAll+0x1c>
  401f9e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fa2:	b672      	cpsid	i
  401fa4:	f383 8811 	msr	BASEPRI, r3
  401fa8:	f3bf 8f6f 	isb	sy
  401fac:	f3bf 8f4f 	dsb	sy
  401fb0:	b662      	cpsie	i
  401fb2:	e7fe      	b.n	401fb2 <xTaskResumeAll+0x1a>
{
  401fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	taskENTER_CRITICAL();
  401fb8:	4b2f      	ldr	r3, [pc, #188]	; (402078 <xTaskResumeAll+0xe0>)
  401fba:	4798      	blx	r3
		--uxSchedulerSuspended;
  401fbc:	4b2d      	ldr	r3, [pc, #180]	; (402074 <xTaskResumeAll+0xdc>)
  401fbe:	681a      	ldr	r2, [r3, #0]
  401fc0:	3a01      	subs	r2, #1
  401fc2:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401fc4:	681b      	ldr	r3, [r3, #0]
  401fc6:	2b00      	cmp	r3, #0
  401fc8:	d150      	bne.n	40206c <xTaskResumeAll+0xd4>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  401fca:	4b2c      	ldr	r3, [pc, #176]	; (40207c <xTaskResumeAll+0xe4>)
  401fcc:	681b      	ldr	r3, [r3, #0]
  401fce:	b92b      	cbnz	r3, 401fdc <xTaskResumeAll+0x44>
BaseType_t xAlreadyYielded = pdFALSE;
  401fd0:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  401fd2:	4b2b      	ldr	r3, [pc, #172]	; (402080 <xTaskResumeAll+0xe8>)
  401fd4:	4798      	blx	r3
}
  401fd6:	4620      	mov	r0, r4
  401fd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401fdc:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401fde:	4f29      	ldr	r7, [pc, #164]	; (402084 <xTaskResumeAll+0xec>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401fe0:	4e29      	ldr	r6, [pc, #164]	; (402088 <xTaskResumeAll+0xf0>)
					prvAddTaskToReadyList( pxTCB );
  401fe2:	4d2a      	ldr	r5, [pc, #168]	; (40208c <xTaskResumeAll+0xf4>)
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401fe4:	683b      	ldr	r3, [r7, #0]
  401fe6:	b303      	cbz	r3, 40202a <xTaskResumeAll+0x92>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  401fe8:	68fb      	ldr	r3, [r7, #12]
  401fea:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401fec:	f104 0018 	add.w	r0, r4, #24
  401ff0:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
  401ff2:	f104 0804 	add.w	r8, r4, #4
  401ff6:	4640      	mov	r0, r8
  401ff8:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  401ffa:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401ffc:	682a      	ldr	r2, [r5, #0]
  401ffe:	2301      	movs	r3, #1
  402000:	4083      	lsls	r3, r0
  402002:	4313      	orrs	r3, r2
  402004:	602b      	str	r3, [r5, #0]
  402006:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40200a:	4641      	mov	r1, r8
  40200c:	4b20      	ldr	r3, [pc, #128]	; (402090 <xTaskResumeAll+0xf8>)
  40200e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402012:	4b20      	ldr	r3, [pc, #128]	; (402094 <xTaskResumeAll+0xfc>)
  402014:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402016:	4b20      	ldr	r3, [pc, #128]	; (402098 <xTaskResumeAll+0x100>)
  402018:	681b      	ldr	r3, [r3, #0]
  40201a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40201c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40201e:	429a      	cmp	r2, r3
  402020:	d3e0      	bcc.n	401fe4 <xTaskResumeAll+0x4c>
						xYieldPending = pdTRUE;
  402022:	2201      	movs	r2, #1
  402024:	4b1d      	ldr	r3, [pc, #116]	; (40209c <xTaskResumeAll+0x104>)
  402026:	601a      	str	r2, [r3, #0]
  402028:	e7dc      	b.n	401fe4 <xTaskResumeAll+0x4c>
				if( pxTCB != NULL )
  40202a:	b10c      	cbz	r4, 402030 <xTaskResumeAll+0x98>
					prvResetNextTaskUnblockTime();
  40202c:	4b1c      	ldr	r3, [pc, #112]	; (4020a0 <xTaskResumeAll+0x108>)
  40202e:	4798      	blx	r3
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
  402030:	4b1c      	ldr	r3, [pc, #112]	; (4020a4 <xTaskResumeAll+0x10c>)
  402032:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
  402034:	b16c      	cbz	r4, 402052 <xTaskResumeAll+0xba>
							if( xTaskIncrementTick() != pdFALSE )
  402036:	4f1c      	ldr	r7, [pc, #112]	; (4020a8 <xTaskResumeAll+0x110>)
								xYieldPending = pdTRUE;
  402038:	4e18      	ldr	r6, [pc, #96]	; (40209c <xTaskResumeAll+0x104>)
  40203a:	2501      	movs	r5, #1
  40203c:	e001      	b.n	402042 <xTaskResumeAll+0xaa>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
  40203e:	3c01      	subs	r4, #1
  402040:	d004      	beq.n	40204c <xTaskResumeAll+0xb4>
							if( xTaskIncrementTick() != pdFALSE )
  402042:	47b8      	blx	r7
  402044:	2800      	cmp	r0, #0
  402046:	d0fa      	beq.n	40203e <xTaskResumeAll+0xa6>
								xYieldPending = pdTRUE;
  402048:	6035      	str	r5, [r6, #0]
  40204a:	e7f8      	b.n	40203e <xTaskResumeAll+0xa6>
						uxPendedTicks = 0;
  40204c:	2200      	movs	r2, #0
  40204e:	4b15      	ldr	r3, [pc, #84]	; (4020a4 <xTaskResumeAll+0x10c>)
  402050:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
  402052:	4b12      	ldr	r3, [pc, #72]	; (40209c <xTaskResumeAll+0x104>)
  402054:	681b      	ldr	r3, [r3, #0]
  402056:	b15b      	cbz	r3, 402070 <xTaskResumeAll+0xd8>
					taskYIELD_IF_USING_PREEMPTION();
  402058:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40205c:	4b13      	ldr	r3, [pc, #76]	; (4020ac <xTaskResumeAll+0x114>)
  40205e:	601a      	str	r2, [r3, #0]
  402060:	f3bf 8f4f 	dsb	sy
  402064:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  402068:	2401      	movs	r4, #1
  40206a:	e7b2      	b.n	401fd2 <xTaskResumeAll+0x3a>
BaseType_t xAlreadyYielded = pdFALSE;
  40206c:	2400      	movs	r4, #0
  40206e:	e7b0      	b.n	401fd2 <xTaskResumeAll+0x3a>
  402070:	2400      	movs	r4, #0
  402072:	e7ae      	b.n	401fd2 <xTaskResumeAll+0x3a>
  402074:	20400ad4 	.word	0x20400ad4
  402078:	00400f65 	.word	0x00400f65
  40207c:	20400ac8 	.word	0x20400ac8
  402080:	00400fb1 	.word	0x00400fb1
  402084:	20400b14 	.word	0x20400b14
  402088:	00400e65 	.word	0x00400e65
  40208c:	20400adc 	.word	0x20400adc
  402090:	20400a64 	.word	0x20400a64
  402094:	00400e19 	.word	0x00400e19
  402098:	20400a58 	.word	0x20400a58
  40209c:	20400b58 	.word	0x20400b58
  4020a0:	00401a61 	.word	0x00401a61
  4020a4:	20400ad0 	.word	0x20400ad0
  4020a8:	00401e51 	.word	0x00401e51
  4020ac:	e000ed04 	.word	0xe000ed04

004020b0 <vTaskDelay>:
	{
  4020b0:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  4020b2:	b1b8      	cbz	r0, 4020e4 <vTaskDelay+0x34>
  4020b4:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  4020b6:	4b10      	ldr	r3, [pc, #64]	; (4020f8 <vTaskDelay+0x48>)
  4020b8:	681b      	ldr	r3, [r3, #0]
  4020ba:	b153      	cbz	r3, 4020d2 <vTaskDelay+0x22>
  4020bc:	f04f 0380 	mov.w	r3, #128	; 0x80
  4020c0:	b672      	cpsid	i
  4020c2:	f383 8811 	msr	BASEPRI, r3
  4020c6:	f3bf 8f6f 	isb	sy
  4020ca:	f3bf 8f4f 	dsb	sy
  4020ce:	b662      	cpsie	i
  4020d0:	e7fe      	b.n	4020d0 <vTaskDelay+0x20>
			vTaskSuspendAll();
  4020d2:	4b0a      	ldr	r3, [pc, #40]	; (4020fc <vTaskDelay+0x4c>)
  4020d4:	4798      	blx	r3
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
  4020d6:	2100      	movs	r1, #0
  4020d8:	4620      	mov	r0, r4
  4020da:	4b09      	ldr	r3, [pc, #36]	; (402100 <vTaskDelay+0x50>)
  4020dc:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  4020de:	4b09      	ldr	r3, [pc, #36]	; (402104 <vTaskDelay+0x54>)
  4020e0:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  4020e2:	b938      	cbnz	r0, 4020f4 <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
  4020e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4020e8:	4b07      	ldr	r3, [pc, #28]	; (402108 <vTaskDelay+0x58>)
  4020ea:	601a      	str	r2, [r3, #0]
  4020ec:	f3bf 8f4f 	dsb	sy
  4020f0:	f3bf 8f6f 	isb	sy
  4020f4:	bd10      	pop	{r4, pc}
  4020f6:	bf00      	nop
  4020f8:	20400ad4 	.word	0x20400ad4
  4020fc:	00401e35 	.word	0x00401e35
  402100:	00401b0d 	.word	0x00401b0d
  402104:	00401f99 	.word	0x00401f99
  402108:	e000ed04 	.word	0xe000ed04

0040210c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  40210c:	4b2d      	ldr	r3, [pc, #180]	; (4021c4 <vTaskSwitchContext+0xb8>)
  40210e:	681b      	ldr	r3, [r3, #0]
  402110:	2b00      	cmp	r3, #0
  402112:	d12c      	bne.n	40216e <vTaskSwitchContext+0x62>
{
  402114:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  402116:	2200      	movs	r2, #0
  402118:	4b2b      	ldr	r3, [pc, #172]	; (4021c8 <vTaskSwitchContext+0xbc>)
  40211a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  40211c:	4b2b      	ldr	r3, [pc, #172]	; (4021cc <vTaskSwitchContext+0xc0>)
  40211e:	681b      	ldr	r3, [r3, #0]
  402120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402122:	681a      	ldr	r2, [r3, #0]
  402124:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402128:	d103      	bne.n	402132 <vTaskSwitchContext+0x26>
  40212a:	685a      	ldr	r2, [r3, #4]
  40212c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402130:	d021      	beq.n	402176 <vTaskSwitchContext+0x6a>
  402132:	4b26      	ldr	r3, [pc, #152]	; (4021cc <vTaskSwitchContext+0xc0>)
  402134:	6818      	ldr	r0, [r3, #0]
  402136:	6819      	ldr	r1, [r3, #0]
  402138:	3134      	adds	r1, #52	; 0x34
  40213a:	4b25      	ldr	r3, [pc, #148]	; (4021d0 <vTaskSwitchContext+0xc4>)
  40213c:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  40213e:	4b25      	ldr	r3, [pc, #148]	; (4021d4 <vTaskSwitchContext+0xc8>)
  402140:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
  402142:	fab3 f383 	clz	r3, r3
  402146:	b2db      	uxtb	r3, r3
  402148:	f1c3 031f 	rsb	r3, r3, #31
  40214c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  402150:	0092      	lsls	r2, r2, #2
  402152:	4921      	ldr	r1, [pc, #132]	; (4021d8 <vTaskSwitchContext+0xcc>)
  402154:	588a      	ldr	r2, [r1, r2]
  402156:	b9ba      	cbnz	r2, 402188 <vTaskSwitchContext+0x7c>
	__asm volatile
  402158:	f04f 0380 	mov.w	r3, #128	; 0x80
  40215c:	b672      	cpsid	i
  40215e:	f383 8811 	msr	BASEPRI, r3
  402162:	f3bf 8f6f 	isb	sy
  402166:	f3bf 8f4f 	dsb	sy
  40216a:	b662      	cpsie	i
  40216c:	e7fe      	b.n	40216c <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  40216e:	2201      	movs	r2, #1
  402170:	4b15      	ldr	r3, [pc, #84]	; (4021c8 <vTaskSwitchContext+0xbc>)
  402172:	601a      	str	r2, [r3, #0]
  402174:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  402176:	689a      	ldr	r2, [r3, #8]
  402178:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  40217c:	d1d9      	bne.n	402132 <vTaskSwitchContext+0x26>
  40217e:	68db      	ldr	r3, [r3, #12]
  402180:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  402184:	d1d5      	bne.n	402132 <vTaskSwitchContext+0x26>
  402186:	e7da      	b.n	40213e <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402188:	4a13      	ldr	r2, [pc, #76]	; (4021d8 <vTaskSwitchContext+0xcc>)
  40218a:	0099      	lsls	r1, r3, #2
  40218c:	18c8      	adds	r0, r1, r3
  40218e:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  402192:	6844      	ldr	r4, [r0, #4]
  402194:	6864      	ldr	r4, [r4, #4]
  402196:	6044      	str	r4, [r0, #4]
  402198:	4419      	add	r1, r3
  40219a:	4602      	mov	r2, r0
  40219c:	3208      	adds	r2, #8
  40219e:	4294      	cmp	r4, r2
  4021a0:	d009      	beq.n	4021b6 <vTaskSwitchContext+0xaa>
  4021a2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4021a6:	4a0c      	ldr	r2, [pc, #48]	; (4021d8 <vTaskSwitchContext+0xcc>)
  4021a8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4021ac:	685b      	ldr	r3, [r3, #4]
  4021ae:	68da      	ldr	r2, [r3, #12]
  4021b0:	4b06      	ldr	r3, [pc, #24]	; (4021cc <vTaskSwitchContext+0xc0>)
  4021b2:	601a      	str	r2, [r3, #0]
  4021b4:	bd10      	pop	{r4, pc}
  4021b6:	6860      	ldr	r0, [r4, #4]
  4021b8:	4a07      	ldr	r2, [pc, #28]	; (4021d8 <vTaskSwitchContext+0xcc>)
  4021ba:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  4021be:	6050      	str	r0, [r2, #4]
  4021c0:	e7ef      	b.n	4021a2 <vTaskSwitchContext+0x96>
  4021c2:	bf00      	nop
  4021c4:	20400ad4 	.word	0x20400ad4
  4021c8:	20400b58 	.word	0x20400b58
  4021cc:	20400a58 	.word	0x20400a58
  4021d0:	00402ce1 	.word	0x00402ce1
  4021d4:	20400adc 	.word	0x20400adc
  4021d8:	20400a64 	.word	0x20400a64

004021dc <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
  4021dc:	b950      	cbnz	r0, 4021f4 <vTaskPlaceOnEventList+0x18>
  4021de:	f04f 0380 	mov.w	r3, #128	; 0x80
  4021e2:	b672      	cpsid	i
  4021e4:	f383 8811 	msr	BASEPRI, r3
  4021e8:	f3bf 8f6f 	isb	sy
  4021ec:	f3bf 8f4f 	dsb	sy
  4021f0:	b662      	cpsie	i
  4021f2:	e7fe      	b.n	4021f2 <vTaskPlaceOnEventList+0x16>
{
  4021f4:	b510      	push	{r4, lr}
  4021f6:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4021f8:	4b04      	ldr	r3, [pc, #16]	; (40220c <vTaskPlaceOnEventList+0x30>)
  4021fa:	6819      	ldr	r1, [r3, #0]
  4021fc:	3118      	adds	r1, #24
  4021fe:	4b04      	ldr	r3, [pc, #16]	; (402210 <vTaskPlaceOnEventList+0x34>)
  402200:	4798      	blx	r3
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
  402202:	2101      	movs	r1, #1
  402204:	4620      	mov	r0, r4
  402206:	4b03      	ldr	r3, [pc, #12]	; (402214 <vTaskPlaceOnEventList+0x38>)
  402208:	4798      	blx	r3
  40220a:	bd10      	pop	{r4, pc}
  40220c:	20400a58 	.word	0x20400a58
  402210:	00400e31 	.word	0x00400e31
  402214:	00401b0d 	.word	0x00401b0d

00402218 <vTaskPlaceOnEventListRestricted>:
	{
  402218:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
  40221a:	b178      	cbz	r0, 40223c <vTaskPlaceOnEventListRestricted+0x24>
  40221c:	4614      	mov	r4, r2
  40221e:	460d      	mov	r5, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402220:	4b0c      	ldr	r3, [pc, #48]	; (402254 <vTaskPlaceOnEventListRestricted+0x3c>)
  402222:	6819      	ldr	r1, [r3, #0]
  402224:	3118      	adds	r1, #24
  402226:	4b0c      	ldr	r3, [pc, #48]	; (402258 <vTaskPlaceOnEventListRestricted+0x40>)
  402228:	4798      	blx	r3
			xTicksToWait = portMAX_DELAY;
  40222a:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
  40222c:	4621      	mov	r1, r4
  40222e:	bf0c      	ite	eq
  402230:	4628      	moveq	r0, r5
  402232:	f04f 30ff 	movne.w	r0, #4294967295
  402236:	4b09      	ldr	r3, [pc, #36]	; (40225c <vTaskPlaceOnEventListRestricted+0x44>)
  402238:	4798      	blx	r3
  40223a:	bd38      	pop	{r3, r4, r5, pc}
  40223c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402240:	b672      	cpsid	i
  402242:	f383 8811 	msr	BASEPRI, r3
  402246:	f3bf 8f6f 	isb	sy
  40224a:	f3bf 8f4f 	dsb	sy
  40224e:	b662      	cpsie	i
  402250:	e7fe      	b.n	402250 <vTaskPlaceOnEventListRestricted+0x38>
  402252:	bf00      	nop
  402254:	20400a58 	.word	0x20400a58
  402258:	00400e19 	.word	0x00400e19
  40225c:	00401b0d 	.word	0x00401b0d

00402260 <xTaskRemoveFromEventList>:
{
  402260:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  402262:	68c3      	ldr	r3, [r0, #12]
  402264:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  402266:	b324      	cbz	r4, 4022b2 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402268:	f104 0518 	add.w	r5, r4, #24
  40226c:	4628      	mov	r0, r5
  40226e:	4b1a      	ldr	r3, [pc, #104]	; (4022d8 <xTaskRemoveFromEventList+0x78>)
  402270:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402272:	4b1a      	ldr	r3, [pc, #104]	; (4022dc <xTaskRemoveFromEventList+0x7c>)
  402274:	681b      	ldr	r3, [r3, #0]
  402276:	bb3b      	cbnz	r3, 4022c8 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
  402278:	1d25      	adds	r5, r4, #4
  40227a:	4628      	mov	r0, r5
  40227c:	4b16      	ldr	r3, [pc, #88]	; (4022d8 <xTaskRemoveFromEventList+0x78>)
  40227e:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  402280:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402282:	4a17      	ldr	r2, [pc, #92]	; (4022e0 <xTaskRemoveFromEventList+0x80>)
  402284:	6811      	ldr	r1, [r2, #0]
  402286:	2301      	movs	r3, #1
  402288:	4083      	lsls	r3, r0
  40228a:	430b      	orrs	r3, r1
  40228c:	6013      	str	r3, [r2, #0]
  40228e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402292:	4629      	mov	r1, r5
  402294:	4b13      	ldr	r3, [pc, #76]	; (4022e4 <xTaskRemoveFromEventList+0x84>)
  402296:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40229a:	4b13      	ldr	r3, [pc, #76]	; (4022e8 <xTaskRemoveFromEventList+0x88>)
  40229c:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  40229e:	4b13      	ldr	r3, [pc, #76]	; (4022ec <xTaskRemoveFromEventList+0x8c>)
  4022a0:	681b      	ldr	r3, [r3, #0]
  4022a2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4022a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4022a6:	429a      	cmp	r2, r3
  4022a8:	d913      	bls.n	4022d2 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  4022aa:	2001      	movs	r0, #1
  4022ac:	4b10      	ldr	r3, [pc, #64]	; (4022f0 <xTaskRemoveFromEventList+0x90>)
  4022ae:	6018      	str	r0, [r3, #0]
  4022b0:	bd38      	pop	{r3, r4, r5, pc}
  4022b2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022b6:	b672      	cpsid	i
  4022b8:	f383 8811 	msr	BASEPRI, r3
  4022bc:	f3bf 8f6f 	isb	sy
  4022c0:	f3bf 8f4f 	dsb	sy
  4022c4:	b662      	cpsie	i
  4022c6:	e7fe      	b.n	4022c6 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  4022c8:	4629      	mov	r1, r5
  4022ca:	480a      	ldr	r0, [pc, #40]	; (4022f4 <xTaskRemoveFromEventList+0x94>)
  4022cc:	4b06      	ldr	r3, [pc, #24]	; (4022e8 <xTaskRemoveFromEventList+0x88>)
  4022ce:	4798      	blx	r3
  4022d0:	e7e5      	b.n	40229e <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  4022d2:	2000      	movs	r0, #0
}
  4022d4:	bd38      	pop	{r3, r4, r5, pc}
  4022d6:	bf00      	nop
  4022d8:	00400e65 	.word	0x00400e65
  4022dc:	20400ad4 	.word	0x20400ad4
  4022e0:	20400adc 	.word	0x20400adc
  4022e4:	20400a64 	.word	0x20400a64
  4022e8:	00400e19 	.word	0x00400e19
  4022ec:	20400a58 	.word	0x20400a58
  4022f0:	20400b58 	.word	0x20400b58
  4022f4:	20400b14 	.word	0x20400b14

004022f8 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4022f8:	4b03      	ldr	r3, [pc, #12]	; (402308 <vTaskInternalSetTimeOutState+0x10>)
  4022fa:	681b      	ldr	r3, [r3, #0]
  4022fc:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4022fe:	4b03      	ldr	r3, [pc, #12]	; (40230c <vTaskInternalSetTimeOutState+0x14>)
  402300:	681b      	ldr	r3, [r3, #0]
  402302:	6043      	str	r3, [r0, #4]
  402304:	4770      	bx	lr
  402306:	bf00      	nop
  402308:	20400b10 	.word	0x20400b10
  40230c:	20400b54 	.word	0x20400b54

00402310 <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
  402310:	b1a8      	cbz	r0, 40233e <xTaskCheckForTimeOut+0x2e>
{
  402312:	b570      	push	{r4, r5, r6, lr}
  402314:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
  402316:	b1e9      	cbz	r1, 402354 <xTaskCheckForTimeOut+0x44>
  402318:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
  40231a:	4b1d      	ldr	r3, [pc, #116]	; (402390 <xTaskCheckForTimeOut+0x80>)
  40231c:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  40231e:	4b1d      	ldr	r3, [pc, #116]	; (402394 <xTaskCheckForTimeOut+0x84>)
  402320:	681a      	ldr	r2, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
  402322:	6869      	ldr	r1, [r5, #4]
			if( *pxTicksToWait == portMAX_DELAY )
  402324:	6823      	ldr	r3, [r4, #0]
  402326:	f1b3 3fff 	cmp.w	r3, #4294967295
  40232a:	d02f      	beq.n	40238c <xTaskCheckForTimeOut+0x7c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  40232c:	481a      	ldr	r0, [pc, #104]	; (402398 <xTaskCheckForTimeOut+0x88>)
  40232e:	6800      	ldr	r0, [r0, #0]
  402330:	682e      	ldr	r6, [r5, #0]
  402332:	4286      	cmp	r6, r0
  402334:	d019      	beq.n	40236a <xTaskCheckForTimeOut+0x5a>
  402336:	428a      	cmp	r2, r1
  402338:	d317      	bcc.n	40236a <xTaskCheckForTimeOut+0x5a>
			xReturn = pdTRUE;
  40233a:	2401      	movs	r4, #1
  40233c:	e01b      	b.n	402376 <xTaskCheckForTimeOut+0x66>
  40233e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402342:	b672      	cpsid	i
  402344:	f383 8811 	msr	BASEPRI, r3
  402348:	f3bf 8f6f 	isb	sy
  40234c:	f3bf 8f4f 	dsb	sy
  402350:	b662      	cpsie	i
  402352:	e7fe      	b.n	402352 <xTaskCheckForTimeOut+0x42>
  402354:	f04f 0380 	mov.w	r3, #128	; 0x80
  402358:	b672      	cpsid	i
  40235a:	f383 8811 	msr	BASEPRI, r3
  40235e:	f3bf 8f6f 	isb	sy
  402362:	f3bf 8f4f 	dsb	sy
  402366:	b662      	cpsie	i
  402368:	e7fe      	b.n	402368 <xTaskCheckForTimeOut+0x58>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
  40236a:	1a52      	subs	r2, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
  40236c:	429a      	cmp	r2, r3
  40236e:	d306      	bcc.n	40237e <xTaskCheckForTimeOut+0x6e>
			*pxTicksToWait = 0;
  402370:	2300      	movs	r3, #0
  402372:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
  402374:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
  402376:	4b09      	ldr	r3, [pc, #36]	; (40239c <xTaskCheckForTimeOut+0x8c>)
  402378:	4798      	blx	r3
}
  40237a:	4620      	mov	r0, r4
  40237c:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait -= xElapsedTime;
  40237e:	1a9b      	subs	r3, r3, r2
  402380:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
  402382:	4628      	mov	r0, r5
  402384:	4b06      	ldr	r3, [pc, #24]	; (4023a0 <xTaskCheckForTimeOut+0x90>)
  402386:	4798      	blx	r3
			xReturn = pdFALSE;
  402388:	2400      	movs	r4, #0
  40238a:	e7f4      	b.n	402376 <xTaskCheckForTimeOut+0x66>
				xReturn = pdFALSE;
  40238c:	2400      	movs	r4, #0
  40238e:	e7f2      	b.n	402376 <xTaskCheckForTimeOut+0x66>
  402390:	00400f65 	.word	0x00400f65
  402394:	20400b54 	.word	0x20400b54
  402398:	20400b10 	.word	0x20400b10
  40239c:	00400fb1 	.word	0x00400fb1
  4023a0:	004022f9 	.word	0x004022f9

004023a4 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  4023a4:	2201      	movs	r2, #1
  4023a6:	4b01      	ldr	r3, [pc, #4]	; (4023ac <vTaskMissedYield+0x8>)
  4023a8:	601a      	str	r2, [r3, #0]
  4023aa:	4770      	bx	lr
  4023ac:	20400b58 	.word	0x20400b58

004023b0 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
  4023b0:	4b05      	ldr	r3, [pc, #20]	; (4023c8 <xTaskGetSchedulerState+0x18>)
  4023b2:	681b      	ldr	r3, [r3, #0]
  4023b4:	b133      	cbz	r3, 4023c4 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4023b6:	4b05      	ldr	r3, [pc, #20]	; (4023cc <xTaskGetSchedulerState+0x1c>)
  4023b8:	681b      	ldr	r3, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
  4023ba:	2b00      	cmp	r3, #0
  4023bc:	bf0c      	ite	eq
  4023be:	2002      	moveq	r0, #2
  4023c0:	2000      	movne	r0, #0
  4023c2:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  4023c4:	2001      	movs	r0, #1
	}
  4023c6:	4770      	bx	lr
  4023c8:	20400b28 	.word	0x20400b28
  4023cc:	20400ad4 	.word	0x20400ad4

004023d0 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
  4023d0:	2800      	cmp	r0, #0
  4023d2:	d04d      	beq.n	402470 <xTaskPriorityDisinherit+0xa0>
	{
  4023d4:	b538      	push	{r3, r4, r5, lr}
  4023d6:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
  4023d8:	4a27      	ldr	r2, [pc, #156]	; (402478 <xTaskPriorityDisinherit+0xa8>)
  4023da:	6812      	ldr	r2, [r2, #0]
  4023dc:	4290      	cmp	r0, r2
  4023de:	d00a      	beq.n	4023f6 <xTaskPriorityDisinherit+0x26>
  4023e0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4023e4:	b672      	cpsid	i
  4023e6:	f383 8811 	msr	BASEPRI, r3
  4023ea:	f3bf 8f6f 	isb	sy
  4023ee:	f3bf 8f4f 	dsb	sy
  4023f2:	b662      	cpsie	i
  4023f4:	e7fe      	b.n	4023f4 <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
  4023f6:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  4023f8:	b952      	cbnz	r2, 402410 <xTaskPriorityDisinherit+0x40>
  4023fa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4023fe:	b672      	cpsid	i
  402400:	f383 8811 	msr	BASEPRI, r3
  402404:	f3bf 8f6f 	isb	sy
  402408:	f3bf 8f4f 	dsb	sy
  40240c:	b662      	cpsie	i
  40240e:	e7fe      	b.n	40240e <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  402410:	3a01      	subs	r2, #1
  402412:	64c2      	str	r2, [r0, #76]	; 0x4c
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  402414:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  402416:	6ca1      	ldr	r1, [r4, #72]	; 0x48
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  402418:	4288      	cmp	r0, r1
  40241a:	d02b      	beq.n	402474 <xTaskPriorityDisinherit+0xa4>
  40241c:	bb52      	cbnz	r2, 402474 <xTaskPriorityDisinherit+0xa4>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
  40241e:	1d25      	adds	r5, r4, #4
  402420:	4628      	mov	r0, r5
  402422:	4b16      	ldr	r3, [pc, #88]	; (40247c <xTaskPriorityDisinherit+0xac>)
  402424:	4798      	blx	r3
  402426:	b968      	cbnz	r0, 402444 <xTaskPriorityDisinherit+0x74>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402428:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  40242a:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  40242e:	009b      	lsls	r3, r3, #2
  402430:	4a13      	ldr	r2, [pc, #76]	; (402480 <xTaskPriorityDisinherit+0xb0>)
  402432:	58d3      	ldr	r3, [r2, r3]
  402434:	b933      	cbnz	r3, 402444 <xTaskPriorityDisinherit+0x74>
  402436:	4813      	ldr	r0, [pc, #76]	; (402484 <xTaskPriorityDisinherit+0xb4>)
  402438:	6803      	ldr	r3, [r0, #0]
  40243a:	2201      	movs	r2, #1
  40243c:	408a      	lsls	r2, r1
  40243e:	ea23 0302 	bic.w	r3, r3, r2
  402442:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  402444:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  402446:	62e0      	str	r0, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402448:	f1c0 0305 	rsb	r3, r0, #5
  40244c:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  40244e:	4a0d      	ldr	r2, [pc, #52]	; (402484 <xTaskPriorityDisinherit+0xb4>)
  402450:	6811      	ldr	r1, [r2, #0]
  402452:	2401      	movs	r4, #1
  402454:	fa04 f300 	lsl.w	r3, r4, r0
  402458:	430b      	orrs	r3, r1
  40245a:	6013      	str	r3, [r2, #0]
  40245c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402460:	4629      	mov	r1, r5
  402462:	4b07      	ldr	r3, [pc, #28]	; (402480 <xTaskPriorityDisinherit+0xb0>)
  402464:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402468:	4b07      	ldr	r3, [pc, #28]	; (402488 <xTaskPriorityDisinherit+0xb8>)
  40246a:	4798      	blx	r3
					xReturn = pdTRUE;
  40246c:	4620      	mov	r0, r4
  40246e:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  402470:	2000      	movs	r0, #0
  402472:	4770      	bx	lr
  402474:	2000      	movs	r0, #0
	}
  402476:	bd38      	pop	{r3, r4, r5, pc}
  402478:	20400a58 	.word	0x20400a58
  40247c:	00400e65 	.word	0x00400e65
  402480:	20400a64 	.word	0x20400a64
  402484:	20400adc 	.word	0x20400adc
  402488:	00400e19 	.word	0x00400e19

0040248c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  40248c:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  40248e:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402490:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  402492:	4291      	cmp	r1, r2
  402494:	d80c      	bhi.n	4024b0 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402496:	1ad2      	subs	r2, r2, r3
  402498:	6983      	ldr	r3, [r0, #24]
  40249a:	429a      	cmp	r2, r3
  40249c:	d301      	bcc.n	4024a2 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  40249e:	2001      	movs	r0, #1
  4024a0:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  4024a2:	1d01      	adds	r1, r0, #4
  4024a4:	4b09      	ldr	r3, [pc, #36]	; (4024cc <prvInsertTimerInActiveList+0x40>)
  4024a6:	6818      	ldr	r0, [r3, #0]
  4024a8:	4b09      	ldr	r3, [pc, #36]	; (4024d0 <prvInsertTimerInActiveList+0x44>)
  4024aa:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  4024ac:	2000      	movs	r0, #0
  4024ae:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  4024b0:	429a      	cmp	r2, r3
  4024b2:	d203      	bcs.n	4024bc <prvInsertTimerInActiveList+0x30>
  4024b4:	4299      	cmp	r1, r3
  4024b6:	d301      	bcc.n	4024bc <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  4024b8:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  4024ba:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4024bc:	1d01      	adds	r1, r0, #4
  4024be:	4b05      	ldr	r3, [pc, #20]	; (4024d4 <prvInsertTimerInActiveList+0x48>)
  4024c0:	6818      	ldr	r0, [r3, #0]
  4024c2:	4b03      	ldr	r3, [pc, #12]	; (4024d0 <prvInsertTimerInActiveList+0x44>)
  4024c4:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  4024c6:	2000      	movs	r0, #0
  4024c8:	bd08      	pop	{r3, pc}
  4024ca:	bf00      	nop
  4024cc:	20400b60 	.word	0x20400b60
  4024d0:	00400e31 	.word	0x00400e31
  4024d4:	20400b5c 	.word	0x20400b5c

004024d8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  4024d8:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  4024da:	4b10      	ldr	r3, [pc, #64]	; (40251c <prvCheckForValidListAndQueue+0x44>)
  4024dc:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  4024de:	4b10      	ldr	r3, [pc, #64]	; (402520 <prvCheckForValidListAndQueue+0x48>)
  4024e0:	681b      	ldr	r3, [r3, #0]
  4024e2:	b113      	cbz	r3, 4024ea <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  4024e4:	4b0f      	ldr	r3, [pc, #60]	; (402524 <prvCheckForValidListAndQueue+0x4c>)
  4024e6:	4798      	blx	r3
  4024e8:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  4024ea:	4d0f      	ldr	r5, [pc, #60]	; (402528 <prvCheckForValidListAndQueue+0x50>)
  4024ec:	4628      	mov	r0, r5
  4024ee:	4e0f      	ldr	r6, [pc, #60]	; (40252c <prvCheckForValidListAndQueue+0x54>)
  4024f0:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  4024f2:	4c0f      	ldr	r4, [pc, #60]	; (402530 <prvCheckForValidListAndQueue+0x58>)
  4024f4:	4620      	mov	r0, r4
  4024f6:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  4024f8:	4b0e      	ldr	r3, [pc, #56]	; (402534 <prvCheckForValidListAndQueue+0x5c>)
  4024fa:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4024fc:	4b0e      	ldr	r3, [pc, #56]	; (402538 <prvCheckForValidListAndQueue+0x60>)
  4024fe:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  402500:	2200      	movs	r2, #0
  402502:	2110      	movs	r1, #16
  402504:	2005      	movs	r0, #5
  402506:	4b0d      	ldr	r3, [pc, #52]	; (40253c <prvCheckForValidListAndQueue+0x64>)
  402508:	4798      	blx	r3
  40250a:	4b05      	ldr	r3, [pc, #20]	; (402520 <prvCheckForValidListAndQueue+0x48>)
  40250c:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
  40250e:	2800      	cmp	r0, #0
  402510:	d0e8      	beq.n	4024e4 <prvCheckForValidListAndQueue+0xc>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  402512:	490b      	ldr	r1, [pc, #44]	; (402540 <prvCheckForValidListAndQueue+0x68>)
  402514:	4b0b      	ldr	r3, [pc, #44]	; (402544 <prvCheckForValidListAndQueue+0x6c>)
  402516:	4798      	blx	r3
  402518:	e7e4      	b.n	4024e4 <prvCheckForValidListAndQueue+0xc>
  40251a:	bf00      	nop
  40251c:	00400f65 	.word	0x00400f65
  402520:	20400b90 	.word	0x20400b90
  402524:	00400fb1 	.word	0x00400fb1
  402528:	20400b64 	.word	0x20400b64
  40252c:	00400dfd 	.word	0x00400dfd
  402530:	20400b78 	.word	0x20400b78
  402534:	20400b5c 	.word	0x20400b5c
  402538:	20400b60 	.word	0x20400b60
  40253c:	004014d1 	.word	0x004014d1
  402540:	004061a0 	.word	0x004061a0
  402544:	004019c9 	.word	0x004019c9

00402548 <xTimerCreateTimerTask>:
{
  402548:	b510      	push	{r4, lr}
  40254a:	b082      	sub	sp, #8
	prvCheckForValidListAndQueue();
  40254c:	4b0e      	ldr	r3, [pc, #56]	; (402588 <xTimerCreateTimerTask+0x40>)
  40254e:	4798      	blx	r3
	if( xTimerQueue != NULL )
  402550:	4b0e      	ldr	r3, [pc, #56]	; (40258c <xTimerCreateTimerTask+0x44>)
  402552:	681b      	ldr	r3, [r3, #0]
  402554:	b16b      	cbz	r3, 402572 <xTimerCreateTimerTask+0x2a>
			xReturn = xTaskCreate(	prvTimerTask,
  402556:	4b0e      	ldr	r3, [pc, #56]	; (402590 <xTimerCreateTimerTask+0x48>)
  402558:	9301      	str	r3, [sp, #4]
  40255a:	2304      	movs	r3, #4
  40255c:	9300      	str	r3, [sp, #0]
  40255e:	2300      	movs	r3, #0
  402560:	f44f 7282 	mov.w	r2, #260	; 0x104
  402564:	490b      	ldr	r1, [pc, #44]	; (402594 <xTimerCreateTimerTask+0x4c>)
  402566:	480c      	ldr	r0, [pc, #48]	; (402598 <xTimerCreateTimerTask+0x50>)
  402568:	4c0c      	ldr	r4, [pc, #48]	; (40259c <xTimerCreateTimerTask+0x54>)
  40256a:	47a0      	blx	r4
	configASSERT( xReturn );
  40256c:	b108      	cbz	r0, 402572 <xTimerCreateTimerTask+0x2a>
}
  40256e:	b002      	add	sp, #8
  402570:	bd10      	pop	{r4, pc}
  402572:	f04f 0380 	mov.w	r3, #128	; 0x80
  402576:	b672      	cpsid	i
  402578:	f383 8811 	msr	BASEPRI, r3
  40257c:	f3bf 8f6f 	isb	sy
  402580:	f3bf 8f4f 	dsb	sy
  402584:	b662      	cpsie	i
  402586:	e7fe      	b.n	402586 <xTimerCreateTimerTask+0x3e>
  402588:	004024d9 	.word	0x004024d9
  40258c:	20400b90 	.word	0x20400b90
  402590:	20400b94 	.word	0x20400b94
  402594:	004061a8 	.word	0x004061a8
  402598:	004026c9 	.word	0x004026c9
  40259c:	00401bad 	.word	0x00401bad

004025a0 <xTimerGenericCommand>:
	configASSERT( xTimer );
  4025a0:	b1d8      	cbz	r0, 4025da <xTimerGenericCommand+0x3a>
{
  4025a2:	b530      	push	{r4, r5, lr}
  4025a4:	b085      	sub	sp, #20
  4025a6:	4615      	mov	r5, r2
  4025a8:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  4025aa:	4a15      	ldr	r2, [pc, #84]	; (402600 <xTimerGenericCommand+0x60>)
  4025ac:	6810      	ldr	r0, [r2, #0]
  4025ae:	b320      	cbz	r0, 4025fa <xTimerGenericCommand+0x5a>
  4025b0:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  4025b2:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  4025b4:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  4025b6:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  4025b8:	2905      	cmp	r1, #5
  4025ba:	dc19      	bgt.n	4025f0 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  4025bc:	4b11      	ldr	r3, [pc, #68]	; (402604 <xTimerGenericCommand+0x64>)
  4025be:	4798      	blx	r3
  4025c0:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  4025c2:	f04f 0300 	mov.w	r3, #0
  4025c6:	bf0c      	ite	eq
  4025c8:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  4025ca:	461a      	movne	r2, r3
  4025cc:	4669      	mov	r1, sp
  4025ce:	480c      	ldr	r0, [pc, #48]	; (402600 <xTimerGenericCommand+0x60>)
  4025d0:	6800      	ldr	r0, [r0, #0]
  4025d2:	4c0d      	ldr	r4, [pc, #52]	; (402608 <xTimerGenericCommand+0x68>)
  4025d4:	47a0      	blx	r4
}
  4025d6:	b005      	add	sp, #20
  4025d8:	bd30      	pop	{r4, r5, pc}
  4025da:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025de:	b672      	cpsid	i
  4025e0:	f383 8811 	msr	BASEPRI, r3
  4025e4:	f3bf 8f6f 	isb	sy
  4025e8:	f3bf 8f4f 	dsb	sy
  4025ec:	b662      	cpsie	i
  4025ee:	e7fe      	b.n	4025ee <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  4025f0:	2300      	movs	r3, #0
  4025f2:	4669      	mov	r1, sp
  4025f4:	4c05      	ldr	r4, [pc, #20]	; (40260c <xTimerGenericCommand+0x6c>)
  4025f6:	47a0      	blx	r4
  4025f8:	e7ed      	b.n	4025d6 <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  4025fa:	2000      	movs	r0, #0
	return xReturn;
  4025fc:	e7eb      	b.n	4025d6 <xTimerGenericCommand+0x36>
  4025fe:	bf00      	nop
  402600:	20400b90 	.word	0x20400b90
  402604:	004023b1 	.word	0x004023b1
  402608:	0040152d 	.word	0x0040152d
  40260c:	0040171d 	.word	0x0040171d

00402610 <prvSampleTimeNow>:
{
  402610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402614:	b082      	sub	sp, #8
  402616:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  402618:	4b24      	ldr	r3, [pc, #144]	; (4026ac <prvSampleTimeNow+0x9c>)
  40261a:	4798      	blx	r3
  40261c:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  40261e:	4b24      	ldr	r3, [pc, #144]	; (4026b0 <prvSampleTimeNow+0xa0>)
  402620:	681b      	ldr	r3, [r3, #0]
  402622:	4298      	cmp	r0, r3
  402624:	d31b      	bcc.n	40265e <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  402626:	2300      	movs	r3, #0
  402628:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  40262c:	4b20      	ldr	r3, [pc, #128]	; (4026b0 <prvSampleTimeNow+0xa0>)
  40262e:	601f      	str	r7, [r3, #0]
}
  402630:	4638      	mov	r0, r7
  402632:	b002      	add	sp, #8
  402634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402638:	2100      	movs	r1, #0
  40263a:	9100      	str	r1, [sp, #0]
  40263c:	460b      	mov	r3, r1
  40263e:	4652      	mov	r2, sl
  402640:	4620      	mov	r0, r4
  402642:	4c1c      	ldr	r4, [pc, #112]	; (4026b4 <prvSampleTimeNow+0xa4>)
  402644:	47a0      	blx	r4
				configASSERT( xResult );
  402646:	b960      	cbnz	r0, 402662 <prvSampleTimeNow+0x52>
  402648:	f04f 0380 	mov.w	r3, #128	; 0x80
  40264c:	b672      	cpsid	i
  40264e:	f383 8811 	msr	BASEPRI, r3
  402652:	f3bf 8f6f 	isb	sy
  402656:	f3bf 8f4f 	dsb	sy
  40265a:	b662      	cpsie	i
  40265c:	e7fe      	b.n	40265c <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40265e:	4d16      	ldr	r5, [pc, #88]	; (4026b8 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402660:	4e16      	ldr	r6, [pc, #88]	; (4026bc <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402662:	682b      	ldr	r3, [r5, #0]
  402664:	681a      	ldr	r2, [r3, #0]
  402666:	b1c2      	cbz	r2, 40269a <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402668:	68db      	ldr	r3, [r3, #12]
  40266a:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40266e:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402670:	f104 0904 	add.w	r9, r4, #4
  402674:	4648      	mov	r0, r9
  402676:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402678:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40267a:	4620      	mov	r0, r4
  40267c:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  40267e:	69e3      	ldr	r3, [r4, #28]
  402680:	2b01      	cmp	r3, #1
  402682:	d1ee      	bne.n	402662 <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  402684:	69a3      	ldr	r3, [r4, #24]
  402686:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  402688:	459a      	cmp	sl, r3
  40268a:	d2d5      	bcs.n	402638 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  40268c:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  40268e:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402690:	4649      	mov	r1, r9
  402692:	6828      	ldr	r0, [r5, #0]
  402694:	4b0a      	ldr	r3, [pc, #40]	; (4026c0 <prvSampleTimeNow+0xb0>)
  402696:	4798      	blx	r3
  402698:	e7e3      	b.n	402662 <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  40269a:	4a0a      	ldr	r2, [pc, #40]	; (4026c4 <prvSampleTimeNow+0xb4>)
  40269c:	6810      	ldr	r0, [r2, #0]
  40269e:	4906      	ldr	r1, [pc, #24]	; (4026b8 <prvSampleTimeNow+0xa8>)
  4026a0:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  4026a2:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  4026a4:	2301      	movs	r3, #1
  4026a6:	f8c8 3000 	str.w	r3, [r8]
  4026aa:	e7bf      	b.n	40262c <prvSampleTimeNow+0x1c>
  4026ac:	00401e45 	.word	0x00401e45
  4026b0:	20400b8c 	.word	0x20400b8c
  4026b4:	004025a1 	.word	0x004025a1
  4026b8:	20400b5c 	.word	0x20400b5c
  4026bc:	00400e65 	.word	0x00400e65
  4026c0:	00400e31 	.word	0x00400e31
  4026c4:	20400b60 	.word	0x20400b60

004026c8 <prvTimerTask>:
{
  4026c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4026cc:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4026ce:	4e75      	ldr	r6, [pc, #468]	; (4028a4 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  4026d0:	4f75      	ldr	r7, [pc, #468]	; (4028a8 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  4026d2:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 4028d0 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4026d6:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 4028d4 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4026da:	6833      	ldr	r3, [r6, #0]
  4026dc:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  4026de:	2a00      	cmp	r2, #0
  4026e0:	f000 80ce 	beq.w	402880 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4026e4:	68db      	ldr	r3, [r3, #12]
  4026e6:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  4026e8:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4026ea:	a804      	add	r0, sp, #16
  4026ec:	4b6f      	ldr	r3, [pc, #444]	; (4028ac <prvTimerTask+0x1e4>)
  4026ee:	4798      	blx	r3
  4026f0:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  4026f2:	9b04      	ldr	r3, [sp, #16]
  4026f4:	2b00      	cmp	r3, #0
  4026f6:	d144      	bne.n	402782 <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  4026f8:	42a0      	cmp	r0, r4
  4026fa:	d212      	bcs.n	402722 <prvTimerTask+0x5a>
  4026fc:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  4026fe:	1b61      	subs	r1, r4, r5
  402700:	4b6b      	ldr	r3, [pc, #428]	; (4028b0 <prvTimerTask+0x1e8>)
  402702:	6818      	ldr	r0, [r3, #0]
  402704:	4b6b      	ldr	r3, [pc, #428]	; (4028b4 <prvTimerTask+0x1ec>)
  402706:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402708:	4b6b      	ldr	r3, [pc, #428]	; (4028b8 <prvTimerTask+0x1f0>)
  40270a:	4798      	blx	r3
  40270c:	2800      	cmp	r0, #0
  40270e:	d13a      	bne.n	402786 <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  402710:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402714:	f8c9 3000 	str.w	r3, [r9]
  402718:	f3bf 8f4f 	dsb	sy
  40271c:	f3bf 8f6f 	isb	sy
  402720:	e031      	b.n	402786 <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  402722:	4b65      	ldr	r3, [pc, #404]	; (4028b8 <prvTimerTask+0x1f0>)
  402724:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402726:	6833      	ldr	r3, [r6, #0]
  402728:	68db      	ldr	r3, [r3, #12]
  40272a:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40272e:	f10a 0004 	add.w	r0, sl, #4
  402732:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402734:	f8da 301c 	ldr.w	r3, [sl, #28]
  402738:	2b01      	cmp	r3, #1
  40273a:	d004      	beq.n	402746 <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  40273c:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  402740:	4650      	mov	r0, sl
  402742:	4798      	blx	r3
  402744:	e01f      	b.n	402786 <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
  402746:	f8da 1018 	ldr.w	r1, [sl, #24]
  40274a:	4623      	mov	r3, r4
  40274c:	462a      	mov	r2, r5
  40274e:	4421      	add	r1, r4
  402750:	4650      	mov	r0, sl
  402752:	4d5a      	ldr	r5, [pc, #360]	; (4028bc <prvTimerTask+0x1f4>)
  402754:	47a8      	blx	r5
  402756:	2800      	cmp	r0, #0
  402758:	d0f0      	beq.n	40273c <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  40275a:	2100      	movs	r1, #0
  40275c:	9100      	str	r1, [sp, #0]
  40275e:	460b      	mov	r3, r1
  402760:	4622      	mov	r2, r4
  402762:	4650      	mov	r0, sl
  402764:	4c56      	ldr	r4, [pc, #344]	; (4028c0 <prvTimerTask+0x1f8>)
  402766:	47a0      	blx	r4
			configASSERT( xResult );
  402768:	2800      	cmp	r0, #0
  40276a:	d1e7      	bne.n	40273c <prvTimerTask+0x74>
  40276c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402770:	b672      	cpsid	i
  402772:	f383 8811 	msr	BASEPRI, r3
  402776:	f3bf 8f6f 	isb	sy
  40277a:	f3bf 8f4f 	dsb	sy
  40277e:	b662      	cpsie	i
  402780:	e7fe      	b.n	402780 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  402782:	4b4d      	ldr	r3, [pc, #308]	; (4028b8 <prvTimerTask+0x1f0>)
  402784:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402786:	4d4a      	ldr	r5, [pc, #296]	; (4028b0 <prvTimerTask+0x1e8>)
  402788:	4c4e      	ldr	r4, [pc, #312]	; (4028c4 <prvTimerTask+0x1fc>)
  40278a:	e006      	b.n	40279a <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  40278c:	9907      	ldr	r1, [sp, #28]
  40278e:	9806      	ldr	r0, [sp, #24]
  402790:	9b05      	ldr	r3, [sp, #20]
  402792:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  402794:	9b04      	ldr	r3, [sp, #16]
  402796:	2b00      	cmp	r3, #0
  402798:	da08      	bge.n	4027ac <prvTimerTask+0xe4>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  40279a:	2200      	movs	r2, #0
  40279c:	a904      	add	r1, sp, #16
  40279e:	6828      	ldr	r0, [r5, #0]
  4027a0:	47a0      	blx	r4
  4027a2:	2800      	cmp	r0, #0
  4027a4:	d099      	beq.n	4026da <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  4027a6:	9b04      	ldr	r3, [sp, #16]
  4027a8:	2b00      	cmp	r3, #0
  4027aa:	dbef      	blt.n	40278c <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  4027ac:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
  4027b0:	f8da 3014 	ldr.w	r3, [sl, #20]
  4027b4:	b113      	cbz	r3, 4027bc <prvTimerTask+0xf4>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4027b6:	f10a 0004 	add.w	r0, sl, #4
  4027ba:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4027bc:	a803      	add	r0, sp, #12
  4027be:	4b3b      	ldr	r3, [pc, #236]	; (4028ac <prvTimerTask+0x1e4>)
  4027c0:	4798      	blx	r3
			switch( xMessage.xMessageID )
  4027c2:	9b04      	ldr	r3, [sp, #16]
  4027c4:	2b09      	cmp	r3, #9
  4027c6:	d8e8      	bhi.n	40279a <prvTimerTask+0xd2>
  4027c8:	a201      	add	r2, pc, #4	; (adr r2, 4027d0 <prvTimerTask+0x108>)
  4027ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4027ce:	bf00      	nop
  4027d0:	004027f9 	.word	0x004027f9
  4027d4:	004027f9 	.word	0x004027f9
  4027d8:	004027f9 	.word	0x004027f9
  4027dc:	0040279b 	.word	0x0040279b
  4027e0:	0040284d 	.word	0x0040284d
  4027e4:	00402879 	.word	0x00402879
  4027e8:	004027f9 	.word	0x004027f9
  4027ec:	004027f9 	.word	0x004027f9
  4027f0:	0040279b 	.word	0x0040279b
  4027f4:	0040284d 	.word	0x0040284d
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
  4027f8:	9c05      	ldr	r4, [sp, #20]
  4027fa:	f8da 1018 	ldr.w	r1, [sl, #24]
  4027fe:	4623      	mov	r3, r4
  402800:	4602      	mov	r2, r0
  402802:	4421      	add	r1, r4
  402804:	4650      	mov	r0, sl
  402806:	4c2d      	ldr	r4, [pc, #180]	; (4028bc <prvTimerTask+0x1f4>)
  402808:	47a0      	blx	r4
  40280a:	2800      	cmp	r0, #0
  40280c:	d0bc      	beq.n	402788 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  40280e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  402812:	4650      	mov	r0, sl
  402814:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402816:	f8da 301c 	ldr.w	r3, [sl, #28]
  40281a:	2b01      	cmp	r3, #1
  40281c:	d1b4      	bne.n	402788 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  40281e:	f8da 2018 	ldr.w	r2, [sl, #24]
  402822:	2100      	movs	r1, #0
  402824:	9100      	str	r1, [sp, #0]
  402826:	460b      	mov	r3, r1
  402828:	9805      	ldr	r0, [sp, #20]
  40282a:	4402      	add	r2, r0
  40282c:	4650      	mov	r0, sl
  40282e:	4c24      	ldr	r4, [pc, #144]	; (4028c0 <prvTimerTask+0x1f8>)
  402830:	47a0      	blx	r4
							configASSERT( xResult );
  402832:	2800      	cmp	r0, #0
  402834:	d1a8      	bne.n	402788 <prvTimerTask+0xc0>
  402836:	f04f 0380 	mov.w	r3, #128	; 0x80
  40283a:	b672      	cpsid	i
  40283c:	f383 8811 	msr	BASEPRI, r3
  402840:	f3bf 8f6f 	isb	sy
  402844:	f3bf 8f4f 	dsb	sy
  402848:	b662      	cpsie	i
  40284a:	e7fe      	b.n	40284a <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  40284c:	9905      	ldr	r1, [sp, #20]
  40284e:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  402852:	b131      	cbz	r1, 402862 <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  402854:	4603      	mov	r3, r0
  402856:	4602      	mov	r2, r0
  402858:	4401      	add	r1, r0
  40285a:	4650      	mov	r0, sl
  40285c:	4c17      	ldr	r4, [pc, #92]	; (4028bc <prvTimerTask+0x1f4>)
  40285e:	47a0      	blx	r4
  402860:	e792      	b.n	402788 <prvTimerTask+0xc0>
  402862:	f04f 0380 	mov.w	r3, #128	; 0x80
  402866:	b672      	cpsid	i
  402868:	f383 8811 	msr	BASEPRI, r3
  40286c:	f3bf 8f6f 	isb	sy
  402870:	f3bf 8f4f 	dsb	sy
  402874:	b662      	cpsie	i
  402876:	e7fe      	b.n	402876 <prvTimerTask+0x1ae>
						vPortFree( pxTimer );
  402878:	4650      	mov	r0, sl
  40287a:	4b13      	ldr	r3, [pc, #76]	; (4028c8 <prvTimerTask+0x200>)
  40287c:	4798      	blx	r3
  40287e:	e783      	b.n	402788 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  402880:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402882:	a804      	add	r0, sp, #16
  402884:	4b09      	ldr	r3, [pc, #36]	; (4028ac <prvTimerTask+0x1e4>)
  402886:	4798      	blx	r3
  402888:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40288a:	9b04      	ldr	r3, [sp, #16]
  40288c:	2b00      	cmp	r3, #0
  40288e:	f47f af78 	bne.w	402782 <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  402892:	4b0e      	ldr	r3, [pc, #56]	; (4028cc <prvTimerTask+0x204>)
  402894:	681b      	ldr	r3, [r3, #0]
  402896:	681a      	ldr	r2, [r3, #0]
  402898:	fab2 f282 	clz	r2, r2
  40289c:	0952      	lsrs	r2, r2, #5
  40289e:	2400      	movs	r4, #0
  4028a0:	e72d      	b.n	4026fe <prvTimerTask+0x36>
  4028a2:	bf00      	nop
  4028a4:	20400b5c 	.word	0x20400b5c
  4028a8:	00401e35 	.word	0x00401e35
  4028ac:	00402611 	.word	0x00402611
  4028b0:	20400b90 	.word	0x20400b90
  4028b4:	004019fd 	.word	0x004019fd
  4028b8:	00401f99 	.word	0x00401f99
  4028bc:	0040248d 	.word	0x0040248d
  4028c0:	004025a1 	.word	0x004025a1
  4028c4:	00401831 	.word	0x00401831
  4028c8:	00401221 	.word	0x00401221
  4028cc:	20400b60 	.word	0x20400b60
  4028d0:	e000ed04 	.word	0xe000ed04
  4028d4:	00400e65 	.word	0x00400e65

004028d8 <BUT1_callback>:
extern void vApplicationIdleHook(void);
extern void vApplicationTickHook(void);
extern void vApplicationMallocFailedHook(void);
extern void xPortSysTickHandler(void);

void BUT1_callback(void){
  4028d8:	b510      	push	{r4, lr}
  4028da:	b082      	sub	sp, #8
	
	char but_flag = 0;
  4028dc:	2300      	movs	r3, #0
  4028de:	f88d 3007 	strb.w	r3, [sp, #7]
	if(pio_get(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK) == 0){
  4028e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4028e6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4028ea:	480d      	ldr	r0, [pc, #52]	; (402920 <BUT1_callback+0x48>)
  4028ec:	4b0d      	ldr	r3, [pc, #52]	; (402924 <BUT1_callback+0x4c>)
  4028ee:	4798      	blx	r3
  4028f0:	b158      	cbz	r0, 40290a <BUT1_callback+0x32>
		but_flag = '0';
		xQueueSendFromISR(queue_but0, &but_flag, 0);
		} else {
		but_flag = '1';
  4028f2:	a902      	add	r1, sp, #8
  4028f4:	2331      	movs	r3, #49	; 0x31
  4028f6:	f801 3d01 	strb.w	r3, [r1, #-1]!
		xQueueSendFromISR(queue_but0, &but_flag, 0);
  4028fa:	2300      	movs	r3, #0
  4028fc:	461a      	mov	r2, r3
  4028fe:	480a      	ldr	r0, [pc, #40]	; (402928 <BUT1_callback+0x50>)
  402900:	6800      	ldr	r0, [r0, #0]
  402902:	4c0a      	ldr	r4, [pc, #40]	; (40292c <BUT1_callback+0x54>)
  402904:	47a0      	blx	r4
	}	
}
  402906:	b002      	add	sp, #8
  402908:	bd10      	pop	{r4, pc}
		but_flag = '0';
  40290a:	a902      	add	r1, sp, #8
  40290c:	2330      	movs	r3, #48	; 0x30
  40290e:	f801 3d01 	strb.w	r3, [r1, #-1]!
		xQueueSendFromISR(queue_but0, &but_flag, 0);
  402912:	2300      	movs	r3, #0
  402914:	461a      	mov	r2, r3
  402916:	4804      	ldr	r0, [pc, #16]	; (402928 <BUT1_callback+0x50>)
  402918:	6800      	ldr	r0, [r0, #0]
  40291a:	4c04      	ldr	r4, [pc, #16]	; (40292c <BUT1_callback+0x54>)
  40291c:	47a0      	blx	r4
  40291e:	e7f2      	b.n	402906 <BUT1_callback+0x2e>
  402920:	400e1400 	.word	0x400e1400
  402924:	004006f3 	.word	0x004006f3
  402928:	20400cb4 	.word	0x20400cb4
  40292c:	0040171d 	.word	0x0040171d

00402930 <BUT2_callback>:

void BUT2_callback(void){
  402930:	b510      	push	{r4, lr}
  402932:	b082      	sub	sp, #8
	char but_flag = 0;
  402934:	2300      	movs	r3, #0
  402936:	f88d 3007 	strb.w	r3, [sp, #7]
	
	if(pio_get(BUT2_PIO, PIO_INPUT, BUT2_PIO_IDX_MASK) == 0){
  40293a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40293e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402942:	480d      	ldr	r0, [pc, #52]	; (402978 <BUT2_callback+0x48>)
  402944:	4b0d      	ldr	r3, [pc, #52]	; (40297c <BUT2_callback+0x4c>)
  402946:	4798      	blx	r3
  402948:	b158      	cbz	r0, 402962 <BUT2_callback+0x32>
		but_flag = '0';
		xQueueSendFromISR(queue_but1, &but_flag, 0);
		} else {
		but_flag = '1';
  40294a:	a902      	add	r1, sp, #8
  40294c:	2331      	movs	r3, #49	; 0x31
  40294e:	f801 3d01 	strb.w	r3, [r1, #-1]!
		xQueueSendFromISR(queue_but1, &but_flag, 0);
  402952:	2300      	movs	r3, #0
  402954:	461a      	mov	r2, r3
  402956:	480a      	ldr	r0, [pc, #40]	; (402980 <BUT2_callback+0x50>)
  402958:	6800      	ldr	r0, [r0, #0]
  40295a:	4c0a      	ldr	r4, [pc, #40]	; (402984 <BUT2_callback+0x54>)
  40295c:	47a0      	blx	r4
	}
}
  40295e:	b002      	add	sp, #8
  402960:	bd10      	pop	{r4, pc}
		but_flag = '0';
  402962:	a902      	add	r1, sp, #8
  402964:	2330      	movs	r3, #48	; 0x30
  402966:	f801 3d01 	strb.w	r3, [r1, #-1]!
		xQueueSendFromISR(queue_but1, &but_flag, 0);
  40296a:	2300      	movs	r3, #0
  40296c:	461a      	mov	r2, r3
  40296e:	4804      	ldr	r0, [pc, #16]	; (402980 <BUT2_callback+0x50>)
  402970:	6800      	ldr	r0, [r0, #0]
  402972:	4c04      	ldr	r4, [pc, #16]	; (402984 <BUT2_callback+0x54>)
  402974:	47a0      	blx	r4
  402976:	e7f2      	b.n	40295e <BUT2_callback+0x2e>
  402978:	400e1200 	.word	0x400e1200
  40297c:	004006f3 	.word	0x004006f3
  402980:	20400cac 	.word	0x20400cac
  402984:	0040171d 	.word	0x0040171d

00402988 <BUT3_callback>:

void BUT3_callback(void){
  402988:	b510      	push	{r4, lr}
  40298a:	b082      	sub	sp, #8
	char but_flag = 0;
  40298c:	2300      	movs	r3, #0
  40298e:	f88d 3007 	strb.w	r3, [sp, #7]
	
	if(pio_get(BUT3_PIO, PIO_INPUT, BUT3_PIO_IDX_MASK) == 0){
  402992:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  402996:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40299a:	480d      	ldr	r0, [pc, #52]	; (4029d0 <BUT3_callback+0x48>)
  40299c:	4b0d      	ldr	r3, [pc, #52]	; (4029d4 <BUT3_callback+0x4c>)
  40299e:	4798      	blx	r3
  4029a0:	b158      	cbz	r0, 4029ba <BUT3_callback+0x32>
		but_flag = '0';
		xQueueSendFromISR(queue_but2, &but_flag, 0);
		} else {
		but_flag = '1';
  4029a2:	a902      	add	r1, sp, #8
  4029a4:	2331      	movs	r3, #49	; 0x31
  4029a6:	f801 3d01 	strb.w	r3, [r1, #-1]!
		xQueueSendFromISR(queue_but2, &but_flag, 0);
  4029aa:	2300      	movs	r3, #0
  4029ac:	461a      	mov	r2, r3
  4029ae:	480a      	ldr	r0, [pc, #40]	; (4029d8 <BUT3_callback+0x50>)
  4029b0:	6800      	ldr	r0, [r0, #0]
  4029b2:	4c0a      	ldr	r4, [pc, #40]	; (4029dc <BUT3_callback+0x54>)
  4029b4:	47a0      	blx	r4
	}
}
  4029b6:	b002      	add	sp, #8
  4029b8:	bd10      	pop	{r4, pc}
		but_flag = '0';
  4029ba:	a902      	add	r1, sp, #8
  4029bc:	2330      	movs	r3, #48	; 0x30
  4029be:	f801 3d01 	strb.w	r3, [r1, #-1]!
		xQueueSendFromISR(queue_but2, &but_flag, 0);
  4029c2:	2300      	movs	r3, #0
  4029c4:	461a      	mov	r2, r3
  4029c6:	4804      	ldr	r0, [pc, #16]	; (4029d8 <BUT3_callback+0x50>)
  4029c8:	6800      	ldr	r0, [r0, #0]
  4029ca:	4c04      	ldr	r4, [pc, #16]	; (4029dc <BUT3_callback+0x54>)
  4029cc:	47a0      	blx	r4
  4029ce:	e7f2      	b.n	4029b6 <BUT3_callback+0x2e>
  4029d0:	400e0e00 	.word	0x400e0e00
  4029d4:	004006f3 	.word	0x004006f3
  4029d8:	20400ca8 	.word	0x20400ca8
  4029dc:	0040171d 	.word	0x0040171d

004029e0 <AFEC_pot_Callback>:

static void AFEC_pot_Callback(void){
  4029e0:	b510      	push	{r4, lr}
  4029e2:	b082      	sub	sp, #8
	afec->AFEC_CSELR = afec_ch;
  4029e4:	4b09      	ldr	r3, [pc, #36]	; (402a0c <AFEC_pot_Callback+0x2c>)
  4029e6:	2200      	movs	r2, #0
  4029e8:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4029ea:	6e99      	ldr	r1, [r3, #104]	; 0x68
	g_ul_value = afec_channel_get_value(AFEC_POT, AFEC_POT_CHANNEL);
  4029ec:	4b08      	ldr	r3, [pc, #32]	; (402a10 <AFEC_pot_Callback+0x30>)
  4029ee:	6019      	str	r1, [r3, #0]
	g_is_conversion_done = true;
  4029f0:	2001      	movs	r0, #1
  4029f2:	4908      	ldr	r1, [pc, #32]	; (402a14 <AFEC_pot_Callback+0x34>)
  4029f4:	7008      	strb	r0, [r1, #0]
	
	adcData adc_vol;
	adc_vol.value  = g_ul_value;
  4029f6:	681b      	ldr	r3, [r3, #0]
  4029f8:	a902      	add	r1, sp, #8
  4029fa:	f841 3d04 	str.w	r3, [r1, #-4]!
	xQueueSendFromISR(queue_adc, &adc_vol,0);
  4029fe:	4613      	mov	r3, r2
  402a00:	4805      	ldr	r0, [pc, #20]	; (402a18 <AFEC_pot_Callback+0x38>)
  402a02:	6800      	ldr	r0, [r0, #0]
  402a04:	4c05      	ldr	r4, [pc, #20]	; (402a1c <AFEC_pot_Callback+0x3c>)
  402a06:	47a0      	blx	r4
}
  402a08:	b002      	add	sp, #8
  402a0a:	bd10      	pop	{r4, pc}
  402a0c:	4003c000 	.word	0x4003c000
  402a10:	20400b9c 	.word	0x20400b9c
  402a14:	20400b98 	.word	0x20400b98
  402a18:	20400cb8 	.word	0x20400cb8
  402a1c:	0040171d 	.word	0x0040171d

00402a20 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  402a20:	b5f0      	push	{r4, r5, r6, r7, lr}
  402a22:	b083      	sub	sp, #12
  402a24:	4605      	mov	r5, r0
  402a26:	460c      	mov	r4, r1
	uint32_t val = 0;
  402a28:	2300      	movs	r3, #0
  402a2a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402a2c:	4b2a      	ldr	r3, [pc, #168]	; (402ad8 <usart_serial_getchar+0xb8>)
  402a2e:	4298      	cmp	r0, r3
  402a30:	d013      	beq.n	402a5a <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402a32:	4b2a      	ldr	r3, [pc, #168]	; (402adc <usart_serial_getchar+0xbc>)
  402a34:	4298      	cmp	r0, r3
  402a36:	d018      	beq.n	402a6a <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402a38:	4b29      	ldr	r3, [pc, #164]	; (402ae0 <usart_serial_getchar+0xc0>)
  402a3a:	4298      	cmp	r0, r3
  402a3c:	d01d      	beq.n	402a7a <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402a3e:	4b29      	ldr	r3, [pc, #164]	; (402ae4 <usart_serial_getchar+0xc4>)
  402a40:	429d      	cmp	r5, r3
  402a42:	d022      	beq.n	402a8a <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402a44:	4b28      	ldr	r3, [pc, #160]	; (402ae8 <usart_serial_getchar+0xc8>)
  402a46:	429d      	cmp	r5, r3
  402a48:	d027      	beq.n	402a9a <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402a4a:	4b28      	ldr	r3, [pc, #160]	; (402aec <usart_serial_getchar+0xcc>)
  402a4c:	429d      	cmp	r5, r3
  402a4e:	d02e      	beq.n	402aae <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402a50:	4b27      	ldr	r3, [pc, #156]	; (402af0 <usart_serial_getchar+0xd0>)
  402a52:	429d      	cmp	r5, r3
  402a54:	d035      	beq.n	402ac2 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402a56:	b003      	add	sp, #12
  402a58:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  402a5a:	461f      	mov	r7, r3
  402a5c:	4e25      	ldr	r6, [pc, #148]	; (402af4 <usart_serial_getchar+0xd4>)
  402a5e:	4621      	mov	r1, r4
  402a60:	4638      	mov	r0, r7
  402a62:	47b0      	blx	r6
  402a64:	2800      	cmp	r0, #0
  402a66:	d1fa      	bne.n	402a5e <usart_serial_getchar+0x3e>
  402a68:	e7e9      	b.n	402a3e <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  402a6a:	461f      	mov	r7, r3
  402a6c:	4e21      	ldr	r6, [pc, #132]	; (402af4 <usart_serial_getchar+0xd4>)
  402a6e:	4621      	mov	r1, r4
  402a70:	4638      	mov	r0, r7
  402a72:	47b0      	blx	r6
  402a74:	2800      	cmp	r0, #0
  402a76:	d1fa      	bne.n	402a6e <usart_serial_getchar+0x4e>
  402a78:	e7e4      	b.n	402a44 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  402a7a:	461f      	mov	r7, r3
  402a7c:	4e1d      	ldr	r6, [pc, #116]	; (402af4 <usart_serial_getchar+0xd4>)
  402a7e:	4621      	mov	r1, r4
  402a80:	4638      	mov	r0, r7
  402a82:	47b0      	blx	r6
  402a84:	2800      	cmp	r0, #0
  402a86:	d1fa      	bne.n	402a7e <usart_serial_getchar+0x5e>
  402a88:	e7df      	b.n	402a4a <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  402a8a:	461f      	mov	r7, r3
  402a8c:	4e19      	ldr	r6, [pc, #100]	; (402af4 <usart_serial_getchar+0xd4>)
  402a8e:	4621      	mov	r1, r4
  402a90:	4638      	mov	r0, r7
  402a92:	47b0      	blx	r6
  402a94:	2800      	cmp	r0, #0
  402a96:	d1fa      	bne.n	402a8e <usart_serial_getchar+0x6e>
  402a98:	e7da      	b.n	402a50 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  402a9a:	461e      	mov	r6, r3
  402a9c:	4d16      	ldr	r5, [pc, #88]	; (402af8 <usart_serial_getchar+0xd8>)
  402a9e:	a901      	add	r1, sp, #4
  402aa0:	4630      	mov	r0, r6
  402aa2:	47a8      	blx	r5
  402aa4:	2800      	cmp	r0, #0
  402aa6:	d1fa      	bne.n	402a9e <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  402aa8:	9b01      	ldr	r3, [sp, #4]
  402aaa:	7023      	strb	r3, [r4, #0]
  402aac:	e7d3      	b.n	402a56 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  402aae:	461e      	mov	r6, r3
  402ab0:	4d11      	ldr	r5, [pc, #68]	; (402af8 <usart_serial_getchar+0xd8>)
  402ab2:	a901      	add	r1, sp, #4
  402ab4:	4630      	mov	r0, r6
  402ab6:	47a8      	blx	r5
  402ab8:	2800      	cmp	r0, #0
  402aba:	d1fa      	bne.n	402ab2 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  402abc:	9b01      	ldr	r3, [sp, #4]
  402abe:	7023      	strb	r3, [r4, #0]
  402ac0:	e7c9      	b.n	402a56 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  402ac2:	461e      	mov	r6, r3
  402ac4:	4d0c      	ldr	r5, [pc, #48]	; (402af8 <usart_serial_getchar+0xd8>)
  402ac6:	a901      	add	r1, sp, #4
  402ac8:	4630      	mov	r0, r6
  402aca:	47a8      	blx	r5
  402acc:	2800      	cmp	r0, #0
  402ace:	d1fa      	bne.n	402ac6 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  402ad0:	9b01      	ldr	r3, [sp, #4]
  402ad2:	7023      	strb	r3, [r4, #0]
}
  402ad4:	e7bf      	b.n	402a56 <usart_serial_getchar+0x36>
  402ad6:	bf00      	nop
  402ad8:	400e0800 	.word	0x400e0800
  402adc:	400e0a00 	.word	0x400e0a00
  402ae0:	400e1a00 	.word	0x400e1a00
  402ae4:	400e1c00 	.word	0x400e1c00
  402ae8:	40024000 	.word	0x40024000
  402aec:	40028000 	.word	0x40028000
  402af0:	4002c000 	.word	0x4002c000
  402af4:	00400a1f 	.word	0x00400a1f
  402af8:	00400b33 	.word	0x00400b33

00402afc <usart_serial_putchar>:
{
  402afc:	b570      	push	{r4, r5, r6, lr}
  402afe:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  402b00:	4b2a      	ldr	r3, [pc, #168]	; (402bac <usart_serial_putchar+0xb0>)
  402b02:	4298      	cmp	r0, r3
  402b04:	d013      	beq.n	402b2e <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  402b06:	4b2a      	ldr	r3, [pc, #168]	; (402bb0 <usart_serial_putchar+0xb4>)
  402b08:	4298      	cmp	r0, r3
  402b0a:	d019      	beq.n	402b40 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  402b0c:	4b29      	ldr	r3, [pc, #164]	; (402bb4 <usart_serial_putchar+0xb8>)
  402b0e:	4298      	cmp	r0, r3
  402b10:	d01f      	beq.n	402b52 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  402b12:	4b29      	ldr	r3, [pc, #164]	; (402bb8 <usart_serial_putchar+0xbc>)
  402b14:	4298      	cmp	r0, r3
  402b16:	d025      	beq.n	402b64 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  402b18:	4b28      	ldr	r3, [pc, #160]	; (402bbc <usart_serial_putchar+0xc0>)
  402b1a:	4298      	cmp	r0, r3
  402b1c:	d02b      	beq.n	402b76 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  402b1e:	4b28      	ldr	r3, [pc, #160]	; (402bc0 <usart_serial_putchar+0xc4>)
  402b20:	4298      	cmp	r0, r3
  402b22:	d031      	beq.n	402b88 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  402b24:	4b27      	ldr	r3, [pc, #156]	; (402bc4 <usart_serial_putchar+0xc8>)
  402b26:	4298      	cmp	r0, r3
  402b28:	d037      	beq.n	402b9a <usart_serial_putchar+0x9e>
	return 0;
  402b2a:	2000      	movs	r0, #0
}
  402b2c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402b2e:	461e      	mov	r6, r3
  402b30:	4d25      	ldr	r5, [pc, #148]	; (402bc8 <usart_serial_putchar+0xcc>)
  402b32:	4621      	mov	r1, r4
  402b34:	4630      	mov	r0, r6
  402b36:	47a8      	blx	r5
  402b38:	2800      	cmp	r0, #0
  402b3a:	d1fa      	bne.n	402b32 <usart_serial_putchar+0x36>
		return 1;
  402b3c:	2001      	movs	r0, #1
  402b3e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402b40:	461e      	mov	r6, r3
  402b42:	4d21      	ldr	r5, [pc, #132]	; (402bc8 <usart_serial_putchar+0xcc>)
  402b44:	4621      	mov	r1, r4
  402b46:	4630      	mov	r0, r6
  402b48:	47a8      	blx	r5
  402b4a:	2800      	cmp	r0, #0
  402b4c:	d1fa      	bne.n	402b44 <usart_serial_putchar+0x48>
		return 1;
  402b4e:	2001      	movs	r0, #1
  402b50:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402b52:	461e      	mov	r6, r3
  402b54:	4d1c      	ldr	r5, [pc, #112]	; (402bc8 <usart_serial_putchar+0xcc>)
  402b56:	4621      	mov	r1, r4
  402b58:	4630      	mov	r0, r6
  402b5a:	47a8      	blx	r5
  402b5c:	2800      	cmp	r0, #0
  402b5e:	d1fa      	bne.n	402b56 <usart_serial_putchar+0x5a>
		return 1;
  402b60:	2001      	movs	r0, #1
  402b62:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402b64:	461e      	mov	r6, r3
  402b66:	4d18      	ldr	r5, [pc, #96]	; (402bc8 <usart_serial_putchar+0xcc>)
  402b68:	4621      	mov	r1, r4
  402b6a:	4630      	mov	r0, r6
  402b6c:	47a8      	blx	r5
  402b6e:	2800      	cmp	r0, #0
  402b70:	d1fa      	bne.n	402b68 <usart_serial_putchar+0x6c>
		return 1;
  402b72:	2001      	movs	r0, #1
  402b74:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402b76:	461e      	mov	r6, r3
  402b78:	4d14      	ldr	r5, [pc, #80]	; (402bcc <usart_serial_putchar+0xd0>)
  402b7a:	4621      	mov	r1, r4
  402b7c:	4630      	mov	r0, r6
  402b7e:	47a8      	blx	r5
  402b80:	2800      	cmp	r0, #0
  402b82:	d1fa      	bne.n	402b7a <usart_serial_putchar+0x7e>
		return 1;
  402b84:	2001      	movs	r0, #1
  402b86:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402b88:	461e      	mov	r6, r3
  402b8a:	4d10      	ldr	r5, [pc, #64]	; (402bcc <usart_serial_putchar+0xd0>)
  402b8c:	4621      	mov	r1, r4
  402b8e:	4630      	mov	r0, r6
  402b90:	47a8      	blx	r5
  402b92:	2800      	cmp	r0, #0
  402b94:	d1fa      	bne.n	402b8c <usart_serial_putchar+0x90>
		return 1;
  402b96:	2001      	movs	r0, #1
  402b98:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402b9a:	461e      	mov	r6, r3
  402b9c:	4d0b      	ldr	r5, [pc, #44]	; (402bcc <usart_serial_putchar+0xd0>)
  402b9e:	4621      	mov	r1, r4
  402ba0:	4630      	mov	r0, r6
  402ba2:	47a8      	blx	r5
  402ba4:	2800      	cmp	r0, #0
  402ba6:	d1fa      	bne.n	402b9e <usart_serial_putchar+0xa2>
		return 1;
  402ba8:	2001      	movs	r0, #1
  402baa:	bd70      	pop	{r4, r5, r6, pc}
  402bac:	400e0800 	.word	0x400e0800
  402bb0:	400e0a00 	.word	0x400e0a00
  402bb4:	400e1a00 	.word	0x400e1a00
  402bb8:	400e1c00 	.word	0x400e1c00
  402bbc:	40024000 	.word	0x40024000
  402bc0:	40028000 	.word	0x40028000
  402bc4:	4002c000 	.word	0x4002c000
  402bc8:	00400a0d 	.word	0x00400a0d
  402bcc:	00400b1d 	.word	0x00400b1d

00402bd0 <task_adc>:
	

	
}

void task_adc(void){
  402bd0:	b508      	push	{r3, lr}
	
	while(true){
	
		vTaskDelay(500/portTICK_PERIOD_MS);
  402bd2:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
  402bd6:	4d04      	ldr	r5, [pc, #16]	; (402be8 <task_adc+0x18>)
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  402bd8:	4c04      	ldr	r4, [pc, #16]	; (402bec <task_adc+0x1c>)
  402bda:	4630      	mov	r0, r6
  402bdc:	47a8      	blx	r5
  402bde:	2301      	movs	r3, #1
  402be0:	6163      	str	r3, [r4, #20]
	afec->AFEC_CR = AFEC_CR_START;
  402be2:	2302      	movs	r3, #2
  402be4:	6023      	str	r3, [r4, #0]
  402be6:	e7f8      	b.n	402bda <task_adc+0xa>
  402be8:	004020b1 	.word	0x004020b1
  402bec:	4003c000 	.word	0x4003c000

00402bf0 <task_led>:
static void task_led(void *pvParameters) {
  402bf0:	b508      	push	{r3, lr}
	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  402bf2:	4c07      	ldr	r4, [pc, #28]	; (402c10 <task_led+0x20>)
		port->PIO_SODR = mask;
  402bf4:	f44f 7680 	mov.w	r6, #256	; 0x100
		vTaskDelay(1000);
  402bf8:	4d06      	ldr	r5, [pc, #24]	; (402c14 <task_led+0x24>)
  402bfa:	e003      	b.n	402c04 <task_led+0x14>
  402bfc:	6326      	str	r6, [r4, #48]	; 0x30
  402bfe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  402c02:	47a8      	blx	r5
	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  402c04:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402c06:	f413 7f80 	tst.w	r3, #256	; 0x100
  402c0a:	d0f7      	beq.n	402bfc <task_led+0xc>
		port->PIO_CODR = mask;
  402c0c:	6366      	str	r6, [r4, #52]	; 0x34
  402c0e:	e7f6      	b.n	402bfe <task_led+0xe>
  402c10:	400e1200 	.word	0x400e1200
  402c14:	004020b1 	.word	0x004020b1

00402c18 <configure_console>:
static void configure_console(void) {
  402c18:	b570      	push	{r4, r5, r6, lr}
  402c1a:	b086      	sub	sp, #24
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  402c1c:	4d18      	ldr	r5, [pc, #96]	; (402c80 <configure_console+0x68>)
  402c1e:	4b19      	ldr	r3, [pc, #100]	; (402c84 <configure_console+0x6c>)
  402c20:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402c22:	4a19      	ldr	r2, [pc, #100]	; (402c88 <configure_console+0x70>)
  402c24:	4b19      	ldr	r3, [pc, #100]	; (402c8c <configure_console+0x74>)
  402c26:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402c28:	4a19      	ldr	r2, [pc, #100]	; (402c90 <configure_console+0x78>)
  402c2a:	4b1a      	ldr	r3, [pc, #104]	; (402c94 <configure_console+0x7c>)
  402c2c:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  402c2e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402c32:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  402c34:	23c0      	movs	r3, #192	; 0xc0
  402c36:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  402c38:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402c3c:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  402c3e:	2400      	movs	r4, #0
  402c40:	9403      	str	r4, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402c42:	9404      	str	r4, [sp, #16]
  402c44:	200e      	movs	r0, #14
  402c46:	4b14      	ldr	r3, [pc, #80]	; (402c98 <configure_console+0x80>)
  402c48:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402c4a:	4a14      	ldr	r2, [pc, #80]	; (402c9c <configure_console+0x84>)
  402c4c:	4669      	mov	r1, sp
  402c4e:	4628      	mov	r0, r5
  402c50:	4b13      	ldr	r3, [pc, #76]	; (402ca0 <configure_console+0x88>)
  402c52:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402c54:	4628      	mov	r0, r5
  402c56:	4b13      	ldr	r3, [pc, #76]	; (402ca4 <configure_console+0x8c>)
  402c58:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402c5a:	4628      	mov	r0, r5
  402c5c:	4b12      	ldr	r3, [pc, #72]	; (402ca8 <configure_console+0x90>)
  402c5e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402c60:	4e12      	ldr	r6, [pc, #72]	; (402cac <configure_console+0x94>)
  402c62:	6833      	ldr	r3, [r6, #0]
  402c64:	4621      	mov	r1, r4
  402c66:	6898      	ldr	r0, [r3, #8]
  402c68:	4d11      	ldr	r5, [pc, #68]	; (402cb0 <configure_console+0x98>)
  402c6a:	47a8      	blx	r5
	setbuf(stdin, NULL);
  402c6c:	6833      	ldr	r3, [r6, #0]
  402c6e:	4621      	mov	r1, r4
  402c70:	6858      	ldr	r0, [r3, #4]
  402c72:	47a8      	blx	r5
	setbuf(stdout, NULL);
  402c74:	6833      	ldr	r3, [r6, #0]
  402c76:	4621      	mov	r1, r4
  402c78:	6898      	ldr	r0, [r3, #8]
  402c7a:	47a8      	blx	r5
}
  402c7c:	b006      	add	sp, #24
  402c7e:	bd70      	pop	{r4, r5, r6, pc}
  402c80:	40028000 	.word	0x40028000
  402c84:	20400be4 	.word	0x20400be4
  402c88:	00402afd 	.word	0x00402afd
  402c8c:	20400be0 	.word	0x20400be0
  402c90:	00402a21 	.word	0x00402a21
  402c94:	20400bdc 	.word	0x20400bdc
  402c98:	004009ed 	.word	0x004009ed
  402c9c:	08f0d180 	.word	0x08f0d180
  402ca0:	00400ab5 	.word	0x00400ab5
  402ca4:	00400b09 	.word	0x00400b09
  402ca8:	00400b0f 	.word	0x00400b0f
  402cac:	2040000c 	.word	0x2040000c
  402cb0:	00403a19 	.word	0x00403a19

00402cb4 <LED1_init>:
void LED1_init(int estado){
  402cb4:	b510      	push	{r4, lr}
  402cb6:	b082      	sub	sp, #8
  402cb8:	4604      	mov	r4, r0
	pmc_enable_periph_clk(LED1_PIO_ID);
  402cba:	200a      	movs	r0, #10
  402cbc:	4b05      	ldr	r3, [pc, #20]	; (402cd4 <LED1_init+0x20>)
  402cbe:	4798      	blx	r3
	pio_set_output(LED1_PIO, LED1_IDX_MASK, estado, 0, 0 );
  402cc0:	2300      	movs	r3, #0
  402cc2:	9300      	str	r3, [sp, #0]
  402cc4:	4622      	mov	r2, r4
  402cc6:	2101      	movs	r1, #1
  402cc8:	4803      	ldr	r0, [pc, #12]	; (402cd8 <LED1_init+0x24>)
  402cca:	4c04      	ldr	r4, [pc, #16]	; (402cdc <LED1_init+0x28>)
  402ccc:	47a0      	blx	r4
};
  402cce:	b002      	add	sp, #8
  402cd0:	bd10      	pop	{r4, pc}
  402cd2:	bf00      	nop
  402cd4:	004009ed 	.word	0x004009ed
  402cd8:	400e0e00 	.word	0x400e0e00
  402cdc:	00400743 	.word	0x00400743

00402ce0 <vApplicationStackOverflowHook>:
{
  402ce0:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  402ce2:	460a      	mov	r2, r1
  402ce4:	4601      	mov	r1, r0
  402ce6:	4802      	ldr	r0, [pc, #8]	; (402cf0 <vApplicationStackOverflowHook+0x10>)
  402ce8:	4b02      	ldr	r3, [pc, #8]	; (402cf4 <vApplicationStackOverflowHook+0x14>)
  402cea:	4798      	blx	r3
  402cec:	e7fe      	b.n	402cec <vApplicationStackOverflowHook+0xc>
  402cee:	bf00      	nop
  402cf0:	004062c0 	.word	0x004062c0
  402cf4:	00403265 	.word	0x00403265

00402cf8 <vApplicationTickHook>:
extern void vApplicationTickHook(void) { }
  402cf8:	4770      	bx	lr

00402cfa <vApplicationMallocFailedHook>:
  402cfa:	f04f 0380 	mov.w	r3, #128	; 0x80
  402cfe:	b672      	cpsid	i
  402d00:	f383 8811 	msr	BASEPRI, r3
  402d04:	f3bf 8f6f 	isb	sy
  402d08:	f3bf 8f4f 	dsb	sy
  402d0c:	b662      	cpsie	i
  402d0e:	e7fe      	b.n	402d0e <vApplicationMallocFailedHook+0x14>

00402d10 <vol_func>:
	if (g_ul_value<=370){
  402d10:	f5b0 7fb9 	cmp.w	r0, #370	; 0x172
  402d14:	d920      	bls.n	402d58 <vol_func+0x48>
	else if(g_ul_value<=740){
  402d16:	f5b0 7f39 	cmp.w	r0, #740	; 0x2e4
  402d1a:	d920      	bls.n	402d5e <vol_func+0x4e>
	else if(g_ul_value<=1110){
  402d1c:	f240 4356 	movw	r3, #1110	; 0x456
  402d20:	4298      	cmp	r0, r3
  402d22:	d91f      	bls.n	402d64 <vol_func+0x54>
	else if(g_ul_value<=1480){
  402d24:	f5b0 6fb9 	cmp.w	r0, #1480	; 0x5c8
  402d28:	d91f      	bls.n	402d6a <vol_func+0x5a>
	else if(g_ul_value<=1850){
  402d2a:	f240 733a 	movw	r3, #1850	; 0x73a
  402d2e:	4298      	cmp	r0, r3
  402d30:	d91e      	bls.n	402d70 <vol_func+0x60>
	else if(g_ul_value<=2220){
  402d32:	f640 03ac 	movw	r3, #2220	; 0x8ac
  402d36:	4298      	cmp	r0, r3
  402d38:	d91d      	bls.n	402d76 <vol_func+0x66>
	else if(g_ul_value<=2590){
  402d3a:	f640 231e 	movw	r3, #2590	; 0xa1e
  402d3e:	4298      	cmp	r0, r3
  402d40:	d91c      	bls.n	402d7c <vol_func+0x6c>
	else if(g_ul_value<=2960){
  402d42:	f5b0 6f39 	cmp.w	r0, #2960	; 0xb90
  402d46:	d91c      	bls.n	402d82 <vol_func+0x72>
	else if(g_ul_value<=3330){
  402d48:	f640 5302 	movw	r3, #3330	; 0xd02
  402d4c:	4298      	cmp	r0, r3
		*vol_char = '8';
  402d4e:	bf94      	ite	ls
  402d50:	2338      	movls	r3, #56	; 0x38
		*vol_char = '9';
  402d52:	2339      	movhi	r3, #57	; 0x39
  402d54:	700b      	strb	r3, [r1, #0]
  402d56:	4770      	bx	lr
		*vol_char = '0';
  402d58:	2330      	movs	r3, #48	; 0x30
  402d5a:	700b      	strb	r3, [r1, #0]
  402d5c:	4770      	bx	lr
		*vol_char = '1';
  402d5e:	2331      	movs	r3, #49	; 0x31
  402d60:	700b      	strb	r3, [r1, #0]
  402d62:	4770      	bx	lr
		*vol_char = '2';
  402d64:	2332      	movs	r3, #50	; 0x32
  402d66:	700b      	strb	r3, [r1, #0]
  402d68:	4770      	bx	lr
		*vol_char = '3';
  402d6a:	2333      	movs	r3, #51	; 0x33
  402d6c:	700b      	strb	r3, [r1, #0]
  402d6e:	4770      	bx	lr
		*vol_char = '4';
  402d70:	2334      	movs	r3, #52	; 0x34
  402d72:	700b      	strb	r3, [r1, #0]
  402d74:	4770      	bx	lr
		*vol_char = '5';
  402d76:	2335      	movs	r3, #53	; 0x35
  402d78:	700b      	strb	r3, [r1, #0]
  402d7a:	4770      	bx	lr
		*vol_char = '6';
  402d7c:	2336      	movs	r3, #54	; 0x36
  402d7e:	700b      	strb	r3, [r1, #0]
  402d80:	4770      	bx	lr
		*vol_char = '7';
  402d82:	2337      	movs	r3, #55	; 0x37
  402d84:	700b      	strb	r3, [r1, #0]
  402d86:	4770      	bx	lr

00402d88 <send_command>:
void send_command(char id, char status){
  402d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402d8a:	4607      	mov	r7, r0
  402d8c:	460e      	mov	r6, r1
	while(!usart_is_tx_ready(UART_COMM));
  402d8e:	4d0f      	ldr	r5, [pc, #60]	; (402dcc <send_command+0x44>)
  402d90:	4c0f      	ldr	r4, [pc, #60]	; (402dd0 <send_command+0x48>)
  402d92:	4628      	mov	r0, r5
  402d94:	47a0      	blx	r4
  402d96:	2800      	cmp	r0, #0
  402d98:	d0fb      	beq.n	402d92 <send_command+0xa>
	usart_write(UART_COMM, id);
  402d9a:	4639      	mov	r1, r7
  402d9c:	480b      	ldr	r0, [pc, #44]	; (402dcc <send_command+0x44>)
  402d9e:	4b0d      	ldr	r3, [pc, #52]	; (402dd4 <send_command+0x4c>)
  402da0:	4798      	blx	r3
	while(!usart_is_tx_ready(UART_COMM));
  402da2:	4d0a      	ldr	r5, [pc, #40]	; (402dcc <send_command+0x44>)
  402da4:	4c0a      	ldr	r4, [pc, #40]	; (402dd0 <send_command+0x48>)
  402da6:	4628      	mov	r0, r5
  402da8:	47a0      	blx	r4
  402daa:	2800      	cmp	r0, #0
  402dac:	d0fb      	beq.n	402da6 <send_command+0x1e>
	usart_write(UART_COMM, status);
  402dae:	4631      	mov	r1, r6
  402db0:	4806      	ldr	r0, [pc, #24]	; (402dcc <send_command+0x44>)
  402db2:	4b08      	ldr	r3, [pc, #32]	; (402dd4 <send_command+0x4c>)
  402db4:	4798      	blx	r3
	while(!usart_is_tx_ready(UART_COMM));
  402db6:	4d05      	ldr	r5, [pc, #20]	; (402dcc <send_command+0x44>)
  402db8:	4c05      	ldr	r4, [pc, #20]	; (402dd0 <send_command+0x48>)
  402dba:	4628      	mov	r0, r5
  402dbc:	47a0      	blx	r4
  402dbe:	2800      	cmp	r0, #0
  402dc0:	d0fb      	beq.n	402dba <send_command+0x32>
	usart_write(UART_COMM, c_EOF);
  402dc2:	2158      	movs	r1, #88	; 0x58
  402dc4:	4801      	ldr	r0, [pc, #4]	; (402dcc <send_command+0x44>)
  402dc6:	4b03      	ldr	r3, [pc, #12]	; (402dd4 <send_command+0x4c>)
  402dc8:	4798      	blx	r3
  402dca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402dcc:	40028000 	.word	0x40028000
  402dd0:	00400b15 	.word	0x00400b15
  402dd4:	00400b1d 	.word	0x00400b1d

00402dd8 <response>:
int response(){
  402dd8:	b500      	push	{lr}
  402dda:	b083      	sub	sp, #12
	uint32_t resp = 0;
  402ddc:	a902      	add	r1, sp, #8
  402dde:	2300      	movs	r3, #0
  402de0:	f841 3d04 	str.w	r3, [r1, #-4]!
	if (!usart_read(UART_COMM, &resp));
  402de4:	4805      	ldr	r0, [pc, #20]	; (402dfc <response+0x24>)
  402de6:	4b06      	ldr	r3, [pc, #24]	; (402e00 <response+0x28>)
  402de8:	4798      	blx	r3
}
  402dea:	9801      	ldr	r0, [sp, #4]
  402dec:	2858      	cmp	r0, #88	; 0x58
  402dee:	bf14      	ite	ne
  402df0:	2000      	movne	r0, #0
  402df2:	2001      	moveq	r0, #1
  402df4:	b003      	add	sp, #12
  402df6:	f85d fb04 	ldr.w	pc, [sp], #4
  402dfa:	bf00      	nop
  402dfc:	40028000 	.word	0x40028000
  402e00:	00400b33 	.word	0x00400b33

00402e04 <task_response>:
					vol_char_old = vol_char;
			}
		}
};

void task_response(void){
  402e04:	b508      	push	{r3, lr}
	while(true){
		send_command(VERIFICA_COMMAND_ID, '0');
  402e06:	4e0b      	ldr	r6, [pc, #44]	; (402e34 <task_response+0x30>)
		vTaskDelay(1000);
  402e08:	4d0b      	ldr	r5, [pc, #44]	; (402e38 <task_response+0x34>)
		if (response())
		{
			pio_clear(LED1_PIO,LED1_IDX_MASK);
			}else{
			pio_set(LED1_PIO,LED1_IDX_MASK);
  402e0a:	4c0c      	ldr	r4, [pc, #48]	; (402e3c <task_response+0x38>)
  402e0c:	e003      	b.n	402e16 <task_response+0x12>
  402e0e:	2101      	movs	r1, #1
  402e10:	4620      	mov	r0, r4
  402e12:	4b0b      	ldr	r3, [pc, #44]	; (402e40 <task_response+0x3c>)
  402e14:	4798      	blx	r3
		send_command(VERIFICA_COMMAND_ID, '0');
  402e16:	2130      	movs	r1, #48	; 0x30
  402e18:	2053      	movs	r0, #83	; 0x53
  402e1a:	47b0      	blx	r6
		vTaskDelay(1000);
  402e1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  402e20:	47a8      	blx	r5
		if (response())
  402e22:	4b08      	ldr	r3, [pc, #32]	; (402e44 <task_response+0x40>)
  402e24:	4798      	blx	r3
  402e26:	2800      	cmp	r0, #0
  402e28:	d0f1      	beq.n	402e0e <task_response+0xa>
			pio_clear(LED1_PIO,LED1_IDX_MASK);
  402e2a:	2101      	movs	r1, #1
  402e2c:	4620      	mov	r0, r4
  402e2e:	4b06      	ldr	r3, [pc, #24]	; (402e48 <task_response+0x44>)
  402e30:	4798      	blx	r3
  402e32:	e7f0      	b.n	402e16 <task_response+0x12>
  402e34:	00402d89 	.word	0x00402d89
  402e38:	004020b1 	.word	0x004020b1
  402e3c:	400e0e00 	.word	0x400e0e00
  402e40:	004006eb 	.word	0x004006eb
  402e44:	00402dd9 	.word	0x00402dd9
  402e48:	004006ef 	.word	0x004006ef

00402e4c <init>:
void init(void){
  402e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402e50:	b082      	sub	sp, #8
	LED1_init(1);
  402e52:	2001      	movs	r0, #1
  402e54:	4b3d      	ldr	r3, [pc, #244]	; (402f4c <init+0x100>)
  402e56:	4798      	blx	r3
	board_init();
  402e58:	4b3d      	ldr	r3, [pc, #244]	; (402f50 <init+0x104>)
  402e5a:	4798      	blx	r3
	sysclk_init();
  402e5c:	4b3d      	ldr	r3, [pc, #244]	; (402f54 <init+0x108>)
  402e5e:	4798      	blx	r3
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  402e60:	4b3d      	ldr	r3, [pc, #244]	; (402f58 <init+0x10c>)
  402e62:	4a3e      	ldr	r2, [pc, #248]	; (402f5c <init+0x110>)
  402e64:	605a      	str	r2, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  402e66:	21e0      	movs	r1, #224	; 0xe0
  402e68:	4a3d      	ldr	r2, [pc, #244]	; (402f60 <init+0x114>)
  402e6a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  402e6e:	2700      	movs	r7, #0
  402e70:	609f      	str	r7, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  402e72:	2207      	movs	r2, #7
  402e74:	601a      	str	r2, [r3, #0]
	configure_console();
  402e76:	4b3b      	ldr	r3, [pc, #236]	; (402f64 <init+0x118>)
  402e78:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS;
  402e7a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402e7e:	4b3a      	ldr	r3, [pc, #232]	; (402f68 <init+0x11c>)
  402e80:	605a      	str	r2, [r3, #4]
	pmc_enable_periph_clk(BUT1_PIO_ID);
  402e82:	2010      	movs	r0, #16
  402e84:	4c39      	ldr	r4, [pc, #228]	; (402f6c <init+0x120>)
  402e86:	47a0      	blx	r4
	pmc_enable_periph_clk(BUT2_PIO_ID);
  402e88:	200c      	movs	r0, #12
  402e8a:	47a0      	blx	r4
	pmc_enable_periph_clk(BUT3_PIO_ID);
  402e8c:	200a      	movs	r0, #10
  402e8e:	47a0      	blx	r4
	pio_set_input(BUT1_PIO,BUT1_PIO_IDX_MASK,PIO_DEFAULT);
  402e90:	4e37      	ldr	r6, [pc, #220]	; (402f70 <init+0x124>)
  402e92:	463a      	mov	r2, r7
  402e94:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402e98:	4630      	mov	r0, r6
  402e9a:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 402f98 <init+0x14c>
  402e9e:	47c0      	blx	r8
	pio_set_input(BUT2_PIO,BUT2_PIO_IDX_MASK,PIO_DEFAULT);
  402ea0:	4d34      	ldr	r5, [pc, #208]	; (402f74 <init+0x128>)
  402ea2:	463a      	mov	r2, r7
  402ea4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402ea8:	4628      	mov	r0, r5
  402eaa:	47c0      	blx	r8
	pio_set_input(BUT3_PIO,BUT3_PIO_IDX_MASK,PIO_DEFAULT);
  402eac:	4c32      	ldr	r4, [pc, #200]	; (402f78 <init+0x12c>)
  402eae:	463a      	mov	r2, r7
  402eb0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402eb4:	4620      	mov	r0, r4
  402eb6:	47c0      	blx	r8
	pio_pull_up(BUT1_PIO,BUT1_PIO_IDX_MASK,1);
  402eb8:	2201      	movs	r2, #1
  402eba:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402ebe:	4630      	mov	r0, r6
  402ec0:	4f2e      	ldr	r7, [pc, #184]	; (402f7c <init+0x130>)
  402ec2:	47b8      	blx	r7
	pio_pull_up(BUT2_PIO,BUT2_PIO_IDX_MASK,1);
  402ec4:	2201      	movs	r2, #1
  402ec6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402eca:	4628      	mov	r0, r5
  402ecc:	47b8      	blx	r7
	pio_pull_up(BUT3_PIO,BUT3_PIO_IDX_MASK,1);
  402ece:	2201      	movs	r2, #1
  402ed0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402ed4:	4620      	mov	r0, r4
  402ed6:	47b8      	blx	r7
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402ed8:	4b29      	ldr	r3, [pc, #164]	; (402f80 <init+0x134>)
  402eda:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  402ede:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  402ee0:	22a0      	movs	r2, #160	; 0xa0
  402ee2:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402ee6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402eea:	6019      	str	r1, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  402eec:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402ef0:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402ef4:	6019      	str	r1, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  402ef6:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  402efa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402efe:	4630      	mov	r0, r6
  402f00:	4f20      	ldr	r7, [pc, #128]	; (402f84 <init+0x138>)
  402f02:	47b8      	blx	r7
	pio_enable_interrupt(BUT2_PIO, BUT2_PIO_IDX_MASK);
  402f04:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402f08:	4628      	mov	r0, r5
  402f0a:	47b8      	blx	r7
	pio_enable_interrupt(BUT3_PIO, BUT3_PIO_IDX_MASK);
  402f0c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402f10:	4620      	mov	r0, r4
  402f12:	47b8      	blx	r7
	pio_handler_set(BUT1_PIO, BUT1_PIO_ID, BUT1_PIO_IDX_MASK, PIO_IT_EDGE, BUT1_callback);
  402f14:	4b1c      	ldr	r3, [pc, #112]	; (402f88 <init+0x13c>)
  402f16:	9300      	str	r3, [sp, #0]
  402f18:	2340      	movs	r3, #64	; 0x40
  402f1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402f1e:	2110      	movs	r1, #16
  402f20:	4630      	mov	r0, r6
  402f22:	4e1a      	ldr	r6, [pc, #104]	; (402f8c <init+0x140>)
  402f24:	47b0      	blx	r6
	pio_handler_set(BUT2_PIO, BUT2_PIO_ID, BUT2_PIO_IDX_MASK, PIO_IT_EDGE, BUT2_callback);
  402f26:	4b1a      	ldr	r3, [pc, #104]	; (402f90 <init+0x144>)
  402f28:	9300      	str	r3, [sp, #0]
  402f2a:	2340      	movs	r3, #64	; 0x40
  402f2c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  402f30:	210c      	movs	r1, #12
  402f32:	4628      	mov	r0, r5
  402f34:	47b0      	blx	r6
	pio_handler_set(BUT3_PIO, BUT3_PIO_ID, BUT3_PIO_IDX_MASK, PIO_IT_EDGE, BUT3_callback);
  402f36:	4b17      	ldr	r3, [pc, #92]	; (402f94 <init+0x148>)
  402f38:	9300      	str	r3, [sp, #0]
  402f3a:	2340      	movs	r3, #64	; 0x40
  402f3c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  402f40:	210a      	movs	r1, #10
  402f42:	4620      	mov	r0, r4
  402f44:	47b0      	blx	r6
}
  402f46:	b002      	add	sp, #8
  402f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402f4c:	00402cb5 	.word	0x00402cb5
  402f50:	004002d1 	.word	0x004002d1
  402f54:	004001d5 	.word	0x004001d5
  402f58:	e000e010 	.word	0xe000e010
  402f5c:	000493df 	.word	0x000493df
  402f60:	e000ed00 	.word	0xe000ed00
  402f64:	00402c19 	.word	0x00402c19
  402f68:	400e1850 	.word	0x400e1850
  402f6c:	004009ed 	.word	0x004009ed
  402f70:	400e1400 	.word	0x400e1400
  402f74:	400e1200 	.word	0x400e1200
  402f78:	400e0e00 	.word	0x400e0e00
  402f7c:	004006e1 	.word	0x004006e1
  402f80:	e000e100 	.word	0xe000e100
  402f84:	0040079d 	.word	0x0040079d
  402f88:	004028d9 	.word	0x004028d9
  402f8c:	004007f9 	.word	0x004007f9
  402f90:	00402931 	.word	0x00402931
  402f94:	00402989 	.word	0x00402989
  402f98:	0040070d 	.word	0x0040070d

00402f9c <task_send>:
void task_send(void){
  402f9c:	b570      	push	{r4, r5, r6, lr}
  402f9e:	b08c      	sub	sp, #48	; 0x30
	queue_but0 = xQueueCreate(8, sizeof(char));
  402fa0:	2200      	movs	r2, #0
  402fa2:	2101      	movs	r1, #1
  402fa4:	2008      	movs	r0, #8
  402fa6:	4c46      	ldr	r4, [pc, #280]	; (4030c0 <task_send+0x124>)
  402fa8:	47a0      	blx	r4
  402faa:	4b46      	ldr	r3, [pc, #280]	; (4030c4 <task_send+0x128>)
  402fac:	6018      	str	r0, [r3, #0]
	queue_but1 = xQueueCreate(8, sizeof(char));
  402fae:	2200      	movs	r2, #0
  402fb0:	2101      	movs	r1, #1
  402fb2:	2008      	movs	r0, #8
  402fb4:	47a0      	blx	r4
  402fb6:	4b44      	ldr	r3, [pc, #272]	; (4030c8 <task_send+0x12c>)
  402fb8:	6018      	str	r0, [r3, #0]
	queue_but2 = xQueueCreate(8, sizeof(char));
  402fba:	2200      	movs	r2, #0
  402fbc:	2101      	movs	r1, #1
  402fbe:	2008      	movs	r0, #8
  402fc0:	47a0      	blx	r4
  402fc2:	4b42      	ldr	r3, [pc, #264]	; (4030cc <task_send+0x130>)
  402fc4:	6018      	str	r0, [r3, #0]
	queue_adc = xQueueCreate(5, sizeof(adcData));
  402fc6:	2200      	movs	r2, #0
  402fc8:	2104      	movs	r1, #4
  402fca:	2005      	movs	r0, #5
  402fcc:	47a0      	blx	r4
  402fce:	4b40      	ldr	r3, [pc, #256]	; (4030d0 <task_send+0x134>)
  402fd0:	6018      	str	r0, [r3, #0]
	init();
  402fd2:	4b40      	ldr	r3, [pc, #256]	; (4030d4 <task_send+0x138>)
  402fd4:	4798      	blx	r3
	afec_enable(afec);
  402fd6:	4c40      	ldr	r4, [pc, #256]	; (4030d8 <task_send+0x13c>)
  402fd8:	4620      	mov	r0, r4
  402fda:	4b40      	ldr	r3, [pc, #256]	; (4030dc <task_send+0x140>)
  402fdc:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  402fde:	a804      	add	r0, sp, #16
  402fe0:	4b3f      	ldr	r3, [pc, #252]	; (4030e0 <task_send+0x144>)
  402fe2:	4798      	blx	r3
	afec_init(afec, &afec_cfg);
  402fe4:	a904      	add	r1, sp, #16
  402fe6:	4620      	mov	r0, r4
  402fe8:	4b3e      	ldr	r3, [pc, #248]	; (4030e4 <task_send+0x148>)
  402fea:	4798      	blx	r3
	reg = afec->AFEC_MR;
  402fec:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  402fee:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  402ff2:	6063      	str	r3, [r4, #4]
	afec_ch_get_config_defaults(&afec_ch_cfg);
  402ff4:	a801      	add	r0, sp, #4
  402ff6:	4b3c      	ldr	r3, [pc, #240]	; (4030e8 <task_send+0x14c>)
  402ff8:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  402ffa:	2500      	movs	r5, #0
  402ffc:	f88d 5005 	strb.w	r5, [sp, #5]
	afec_ch_set_config(afec, afec_channel, &afec_ch_cfg);
  403000:	aa01      	add	r2, sp, #4
  403002:	4629      	mov	r1, r5
  403004:	4620      	mov	r0, r4
  403006:	4b39      	ldr	r3, [pc, #228]	; (4030ec <task_send+0x150>)
  403008:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  40300a:	6665      	str	r5, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  40300c:	f44f 7300 	mov.w	r3, #512	; 0x200
  403010:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  403012:	a802      	add	r0, sp, #8
  403014:	4b36      	ldr	r3, [pc, #216]	; (4030f0 <task_send+0x154>)
  403016:	4798      	blx	r3
	afec_temp_sensor_set_config(afec, &afec_temp_sensor_cfg);
  403018:	a902      	add	r1, sp, #8
  40301a:	4620      	mov	r0, r4
  40301c:	4b35      	ldr	r3, [pc, #212]	; (4030f4 <task_send+0x158>)
  40301e:	4798      	blx	r3
	afec_set_callback(afec, afec_channel,	callback, 1);
  403020:	2301      	movs	r3, #1
  403022:	4a35      	ldr	r2, [pc, #212]	; (4030f8 <task_send+0x15c>)
  403024:	4629      	mov	r1, r5
  403026:	4620      	mov	r0, r4
  403028:	4d34      	ldr	r5, [pc, #208]	; (4030fc <task_send+0x160>)
  40302a:	47a8      	blx	r5
  40302c:	4b34      	ldr	r3, [pc, #208]	; (403100 <task_send+0x164>)
  40302e:	22a0      	movs	r2, #160	; 0xa0
  403030:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  403034:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  403038:	601a      	str	r2, [r3, #0]
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  40303a:	2301      	movs	r3, #1
  40303c:	6163      	str	r3, [r4, #20]
			if(xQueueReceive(queue_but0, &but, (TickType_t)0) == pdTRUE){
  40303e:	4c31      	ldr	r4, [pc, #196]	; (403104 <task_send+0x168>)
  403040:	e03c      	b.n	4030bc <task_send+0x120>
			send_command(BUT1_COMMAND_ID, but);
  403042:	f89d 102f 	ldrb.w	r1, [sp, #47]	; 0x2f
  403046:	2031      	movs	r0, #49	; 0x31
  403048:	4b2f      	ldr	r3, [pc, #188]	; (403108 <task_send+0x16c>)
  40304a:	4798      	blx	r3
  40304c:	e012      	b.n	403074 <task_send+0xd8>
				send_command(BUT2_COMMAND_ID, but);
  40304e:	f89d 102f 	ldrb.w	r1, [sp, #47]	; 0x2f
  403052:	2032      	movs	r0, #50	; 0x32
  403054:	4b2c      	ldr	r3, [pc, #176]	; (403108 <task_send+0x16c>)
  403056:	4798      	blx	r3
  403058:	e014      	b.n	403084 <task_send+0xe8>
			if(xQueueReceive(queue_adc,&(adc_vol), (TickType_t)  100 / portTICK_PERIOD_MS)){
  40305a:	2264      	movs	r2, #100	; 0x64
  40305c:	a90a      	add	r1, sp, #40	; 0x28
  40305e:	4b1c      	ldr	r3, [pc, #112]	; (4030d0 <task_send+0x134>)
  403060:	6818      	ldr	r0, [r3, #0]
  403062:	47a0      	blx	r4
  403064:	b9e0      	cbnz	r0, 4030a0 <task_send+0x104>
			if(xQueueReceive(queue_but0, &but, (TickType_t)0) == pdTRUE){
  403066:	462a      	mov	r2, r5
  403068:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40306c:	6830      	ldr	r0, [r6, #0]
  40306e:	47a0      	blx	r4
  403070:	2801      	cmp	r0, #1
  403072:	d0e6      	beq.n	403042 <task_send+0xa6>
			if(xQueueReceive(queue_but1, &but, (TickType_t)0) == pdTRUE){
  403074:	462a      	mov	r2, r5
  403076:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40307a:	4b13      	ldr	r3, [pc, #76]	; (4030c8 <task_send+0x12c>)
  40307c:	6818      	ldr	r0, [r3, #0]
  40307e:	47a0      	blx	r4
  403080:	2801      	cmp	r0, #1
  403082:	d0e4      	beq.n	40304e <task_send+0xb2>
			if(xQueueReceive(queue_but2, &but, (TickType_t)0) == pdTRUE){
  403084:	462a      	mov	r2, r5
  403086:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40308a:	4b10      	ldr	r3, [pc, #64]	; (4030cc <task_send+0x130>)
  40308c:	6818      	ldr	r0, [r3, #0]
  40308e:	47a0      	blx	r4
  403090:	2801      	cmp	r0, #1
  403092:	d1e2      	bne.n	40305a <task_send+0xbe>
				send_command(BUT3_COMMAND_ID, but);
  403094:	f89d 102f 	ldrb.w	r1, [sp, #47]	; 0x2f
  403098:	2033      	movs	r0, #51	; 0x33
  40309a:	4b1b      	ldr	r3, [pc, #108]	; (403108 <task_send+0x16c>)
  40309c:	4798      	blx	r3
  40309e:	e7dc      	b.n	40305a <task_send+0xbe>
					vol_func(g_ul_value, &adc_vol.value);
  4030a0:	4b1a      	ldr	r3, [pc, #104]	; (40310c <task_send+0x170>)
  4030a2:	6818      	ldr	r0, [r3, #0]
  4030a4:	a90a      	add	r1, sp, #40	; 0x28
  4030a6:	4b1a      	ldr	r3, [pc, #104]	; (403110 <task_send+0x174>)
  4030a8:	4798      	blx	r3
					if (adc_vol.value != vol_char_old) {
  4030aa:	990a      	ldr	r1, [sp, #40]	; 0x28
  4030ac:	2930      	cmp	r1, #48	; 0x30
  4030ae:	d101      	bne.n	4030b4 <task_send+0x118>
			if(xQueueReceive(queue_but0, &but, (TickType_t)0) == pdTRUE){
  4030b0:	2500      	movs	r5, #0
  4030b2:	e7d8      	b.n	403066 <task_send+0xca>
						send_command('v', adc_vol.value);
  4030b4:	b2c9      	uxtb	r1, r1
  4030b6:	2076      	movs	r0, #118	; 0x76
  4030b8:	4b13      	ldr	r3, [pc, #76]	; (403108 <task_send+0x16c>)
  4030ba:	4798      	blx	r3
			if(xQueueReceive(queue_but0, &but, (TickType_t)0) == pdTRUE){
  4030bc:	4e01      	ldr	r6, [pc, #4]	; (4030c4 <task_send+0x128>)
  4030be:	e7f7      	b.n	4030b0 <task_send+0x114>
  4030c0:	004014d1 	.word	0x004014d1
  4030c4:	20400cb4 	.word	0x20400cb4
  4030c8:	20400cac 	.word	0x20400cac
  4030cc:	20400ca8 	.word	0x20400ca8
  4030d0:	20400cb8 	.word	0x20400cb8
  4030d4:	00402e4d 	.word	0x00402e4d
  4030d8:	4003c000 	.word	0x4003c000
  4030dc:	0040067d 	.word	0x0040067d
  4030e0:	004004ad 	.word	0x004004ad
  4030e4:	004004fd 	.word	0x004004fd
  4030e8:	004004dd 	.word	0x004004dd
  4030ec:	00400469 	.word	0x00400469
  4030f0:	004004e7 	.word	0x004004e7
  4030f4:	00400499 	.word	0x00400499
  4030f8:	004029e1 	.word	0x004029e1
  4030fc:	004005fd 	.word	0x004005fd
  403100:	e000e100 	.word	0xe000e100
  403104:	00401831 	.word	0x00401831
  403108:	00402d89 	.word	0x00402d89
  40310c:	20400b9c 	.word	0x20400b9c
  403110:	00402d11 	.word	0x00402d11

00403114 <main>:
/**
 *  \brief FreeRTOS Real Time Kernel example entry point.
 *
 *  \return Unused (ANSI-C compatibility).
 */
int main(void) {
  403114:	b510      	push	{r4, lr}
  403116:	b082      	sub	sp, #8
	/* Initialize the SAM system */
	sysclk_init();
  403118:	4b26      	ldr	r3, [pc, #152]	; (4031b4 <main+0xa0>)
  40311a:	4798      	blx	r3
	board_init();
  40311c:	4b26      	ldr	r3, [pc, #152]	; (4031b8 <main+0xa4>)
  40311e:	4798      	blx	r3

	/* Initialize the console uart */
	configure_console();
  403120:	4b26      	ldr	r3, [pc, #152]	; (4031bc <main+0xa8>)
  403122:	4798      	blx	r3

	/* Output demo information. */
	printf("-- Freertos Example --\n\r");
  403124:	4826      	ldr	r0, [pc, #152]	; (4031c0 <main+0xac>)
  403126:	4c27      	ldr	r4, [pc, #156]	; (4031c4 <main+0xb0>)
  403128:	47a0      	blx	r4
	printf("-- %s\n\r", BOARD_NAME);
  40312a:	4927      	ldr	r1, [pc, #156]	; (4031c8 <main+0xb4>)
  40312c:	4827      	ldr	r0, [pc, #156]	; (4031cc <main+0xb8>)
  40312e:	47a0      	blx	r4
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
  403130:	4a27      	ldr	r2, [pc, #156]	; (4031d0 <main+0xbc>)
  403132:	4928      	ldr	r1, [pc, #160]	; (4031d4 <main+0xc0>)
  403134:	4828      	ldr	r0, [pc, #160]	; (4031d8 <main+0xc4>)
  403136:	47a0      	blx	r4

	/* Create task to make led blink */
	if (xTaskCreate(task_led, "Led", TASK_LED_STACK_SIZE, NULL,
  403138:	2300      	movs	r3, #0
  40313a:	9301      	str	r3, [sp, #4]
  40313c:	9300      	str	r3, [sp, #0]
  40313e:	f44f 7280 	mov.w	r2, #256	; 0x100
  403142:	4926      	ldr	r1, [pc, #152]	; (4031dc <main+0xc8>)
  403144:	4826      	ldr	r0, [pc, #152]	; (4031e0 <main+0xcc>)
  403146:	4c27      	ldr	r4, [pc, #156]	; (4031e4 <main+0xd0>)
  403148:	47a0      	blx	r4
  40314a:	2801      	cmp	r0, #1
  40314c:	d002      	beq.n	403154 <main+0x40>
			TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  40314e:	4826      	ldr	r0, [pc, #152]	; (4031e8 <main+0xd4>)
  403150:	4b1c      	ldr	r3, [pc, #112]	; (4031c4 <main+0xb0>)
  403152:	4798      	blx	r3
	}
	if (xTaskCreate(task_send, "send", TASK_LED_STACK_SIZE, NULL,
  403154:	2300      	movs	r3, #0
  403156:	9301      	str	r3, [sp, #4]
  403158:	9300      	str	r3, [sp, #0]
  40315a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40315e:	4923      	ldr	r1, [pc, #140]	; (4031ec <main+0xd8>)
  403160:	4823      	ldr	r0, [pc, #140]	; (4031f0 <main+0xdc>)
  403162:	4c20      	ldr	r4, [pc, #128]	; (4031e4 <main+0xd0>)
  403164:	47a0      	blx	r4
  403166:	2801      	cmp	r0, #1
  403168:	d002      	beq.n	403170 <main+0x5c>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test send task\r\n");
  40316a:	4822      	ldr	r0, [pc, #136]	; (4031f4 <main+0xe0>)
  40316c:	4b15      	ldr	r3, [pc, #84]	; (4031c4 <main+0xb0>)
  40316e:	4798      	blx	r3
	}
	if (xTaskCreate(task_adc, "adc", TASK_LED_STACK_SIZE, NULL,
  403170:	2300      	movs	r3, #0
  403172:	9301      	str	r3, [sp, #4]
  403174:	9300      	str	r3, [sp, #0]
  403176:	f44f 7280 	mov.w	r2, #256	; 0x100
  40317a:	491f      	ldr	r1, [pc, #124]	; (4031f8 <main+0xe4>)
  40317c:	481f      	ldr	r0, [pc, #124]	; (4031fc <main+0xe8>)
  40317e:	4c19      	ldr	r4, [pc, #100]	; (4031e4 <main+0xd0>)
  403180:	47a0      	blx	r4
  403182:	2801      	cmp	r0, #1
  403184:	d002      	beq.n	40318c <main+0x78>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test adc task\r\n");
  403186:	481e      	ldr	r0, [pc, #120]	; (403200 <main+0xec>)
  403188:	4b0e      	ldr	r3, [pc, #56]	; (4031c4 <main+0xb0>)
  40318a:	4798      	blx	r3
	}
	if (xTaskCreate(task_response, "response", TASK_LED_STACK_SIZE, NULL,
  40318c:	2300      	movs	r3, #0
  40318e:	9301      	str	r3, [sp, #4]
  403190:	9300      	str	r3, [sp, #0]
  403192:	f44f 7280 	mov.w	r2, #256	; 0x100
  403196:	491b      	ldr	r1, [pc, #108]	; (403204 <main+0xf0>)
  403198:	481b      	ldr	r0, [pc, #108]	; (403208 <main+0xf4>)
  40319a:	4c12      	ldr	r4, [pc, #72]	; (4031e4 <main+0xd0>)
  40319c:	47a0      	blx	r4
  40319e:	2801      	cmp	r0, #1
  4031a0:	d002      	beq.n	4031a8 <main+0x94>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test response task\r\n");
  4031a2:	481a      	ldr	r0, [pc, #104]	; (40320c <main+0xf8>)
  4031a4:	4b07      	ldr	r3, [pc, #28]	; (4031c4 <main+0xb0>)
  4031a6:	4798      	blx	r3
	}
	
	/* Start the scheduler. */
	vTaskStartScheduler();
  4031a8:	4b19      	ldr	r3, [pc, #100]	; (403210 <main+0xfc>)
  4031aa:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	return 0;
}
  4031ac:	2000      	movs	r0, #0
  4031ae:	b002      	add	sp, #8
  4031b0:	bd10      	pop	{r4, pc}
  4031b2:	bf00      	nop
  4031b4:	004001d5 	.word	0x004001d5
  4031b8:	004002d1 	.word	0x004002d1
  4031bc:	00402c19 	.word	0x00402c19
  4031c0:	004061b0 	.word	0x004061b0
  4031c4:	00403265 	.word	0x00403265
  4031c8:	004061cc 	.word	0x004061cc
  4031cc:	004061d8 	.word	0x004061d8
  4031d0:	004061e0 	.word	0x004061e0
  4031d4:	004061ec 	.word	0x004061ec
  4031d8:	004061f8 	.word	0x004061f8
  4031dc:	00406210 	.word	0x00406210
  4031e0:	00402bf1 	.word	0x00402bf1
  4031e4:	00401bad 	.word	0x00401bad
  4031e8:	00406214 	.word	0x00406214
  4031ec:	00406238 	.word	0x00406238
  4031f0:	00402f9d 	.word	0x00402f9d
  4031f4:	00406240 	.word	0x00406240
  4031f8:	00406264 	.word	0x00406264
  4031fc:	00402bd1 	.word	0x00402bd1
  403200:	00406268 	.word	0x00406268
  403204:	0040628c 	.word	0x0040628c
  403208:	00402e05 	.word	0x00402e05
  40320c:	00406298 	.word	0x00406298
  403210:	00401da1 	.word	0x00401da1

00403214 <__libc_init_array>:
  403214:	b570      	push	{r4, r5, r6, lr}
  403216:	4e0f      	ldr	r6, [pc, #60]	; (403254 <__libc_init_array+0x40>)
  403218:	4d0f      	ldr	r5, [pc, #60]	; (403258 <__libc_init_array+0x44>)
  40321a:	1b76      	subs	r6, r6, r5
  40321c:	10b6      	asrs	r6, r6, #2
  40321e:	bf18      	it	ne
  403220:	2400      	movne	r4, #0
  403222:	d005      	beq.n	403230 <__libc_init_array+0x1c>
  403224:	3401      	adds	r4, #1
  403226:	f855 3b04 	ldr.w	r3, [r5], #4
  40322a:	4798      	blx	r3
  40322c:	42a6      	cmp	r6, r4
  40322e:	d1f9      	bne.n	403224 <__libc_init_array+0x10>
  403230:	4e0a      	ldr	r6, [pc, #40]	; (40325c <__libc_init_array+0x48>)
  403232:	4d0b      	ldr	r5, [pc, #44]	; (403260 <__libc_init_array+0x4c>)
  403234:	1b76      	subs	r6, r6, r5
  403236:	f003 f903 	bl	406440 <_init>
  40323a:	10b6      	asrs	r6, r6, #2
  40323c:	bf18      	it	ne
  40323e:	2400      	movne	r4, #0
  403240:	d006      	beq.n	403250 <__libc_init_array+0x3c>
  403242:	3401      	adds	r4, #1
  403244:	f855 3b04 	ldr.w	r3, [r5], #4
  403248:	4798      	blx	r3
  40324a:	42a6      	cmp	r6, r4
  40324c:	d1f9      	bne.n	403242 <__libc_init_array+0x2e>
  40324e:	bd70      	pop	{r4, r5, r6, pc}
  403250:	bd70      	pop	{r4, r5, r6, pc}
  403252:	bf00      	nop
  403254:	0040644c 	.word	0x0040644c
  403258:	0040644c 	.word	0x0040644c
  40325c:	00406454 	.word	0x00406454
  403260:	0040644c 	.word	0x0040644c

00403264 <iprintf>:
  403264:	b40f      	push	{r0, r1, r2, r3}
  403266:	b500      	push	{lr}
  403268:	4907      	ldr	r1, [pc, #28]	; (403288 <iprintf+0x24>)
  40326a:	b083      	sub	sp, #12
  40326c:	ab04      	add	r3, sp, #16
  40326e:	6808      	ldr	r0, [r1, #0]
  403270:	f853 2b04 	ldr.w	r2, [r3], #4
  403274:	6881      	ldr	r1, [r0, #8]
  403276:	9301      	str	r3, [sp, #4]
  403278:	f000 fd50 	bl	403d1c <_vfiprintf_r>
  40327c:	b003      	add	sp, #12
  40327e:	f85d eb04 	ldr.w	lr, [sp], #4
  403282:	b004      	add	sp, #16
  403284:	4770      	bx	lr
  403286:	bf00      	nop
  403288:	2040000c 	.word	0x2040000c

0040328c <malloc>:
  40328c:	4b02      	ldr	r3, [pc, #8]	; (403298 <malloc+0xc>)
  40328e:	4601      	mov	r1, r0
  403290:	6818      	ldr	r0, [r3, #0]
  403292:	f000 b80b 	b.w	4032ac <_malloc_r>
  403296:	bf00      	nop
  403298:	2040000c 	.word	0x2040000c

0040329c <free>:
  40329c:	4b02      	ldr	r3, [pc, #8]	; (4032a8 <free+0xc>)
  40329e:	4601      	mov	r1, r0
  4032a0:	6818      	ldr	r0, [r3, #0]
  4032a2:	f001 be57 	b.w	404f54 <_free_r>
  4032a6:	bf00      	nop
  4032a8:	2040000c 	.word	0x2040000c

004032ac <_malloc_r>:
  4032ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4032b0:	f101 060b 	add.w	r6, r1, #11
  4032b4:	2e16      	cmp	r6, #22
  4032b6:	b083      	sub	sp, #12
  4032b8:	4605      	mov	r5, r0
  4032ba:	f240 809e 	bls.w	4033fa <_malloc_r+0x14e>
  4032be:	f036 0607 	bics.w	r6, r6, #7
  4032c2:	f100 80bd 	bmi.w	403440 <_malloc_r+0x194>
  4032c6:	42b1      	cmp	r1, r6
  4032c8:	f200 80ba 	bhi.w	403440 <_malloc_r+0x194>
  4032cc:	f000 fb86 	bl	4039dc <__malloc_lock>
  4032d0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4032d4:	f0c0 8293 	bcc.w	4037fe <_malloc_r+0x552>
  4032d8:	0a73      	lsrs	r3, r6, #9
  4032da:	f000 80b8 	beq.w	40344e <_malloc_r+0x1a2>
  4032de:	2b04      	cmp	r3, #4
  4032e0:	f200 8179 	bhi.w	4035d6 <_malloc_r+0x32a>
  4032e4:	09b3      	lsrs	r3, r6, #6
  4032e6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4032ea:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4032ee:	00c3      	lsls	r3, r0, #3
  4032f0:	4fbf      	ldr	r7, [pc, #764]	; (4035f0 <_malloc_r+0x344>)
  4032f2:	443b      	add	r3, r7
  4032f4:	f1a3 0108 	sub.w	r1, r3, #8
  4032f8:	685c      	ldr	r4, [r3, #4]
  4032fa:	42a1      	cmp	r1, r4
  4032fc:	d106      	bne.n	40330c <_malloc_r+0x60>
  4032fe:	e00c      	b.n	40331a <_malloc_r+0x6e>
  403300:	2a00      	cmp	r2, #0
  403302:	f280 80aa 	bge.w	40345a <_malloc_r+0x1ae>
  403306:	68e4      	ldr	r4, [r4, #12]
  403308:	42a1      	cmp	r1, r4
  40330a:	d006      	beq.n	40331a <_malloc_r+0x6e>
  40330c:	6863      	ldr	r3, [r4, #4]
  40330e:	f023 0303 	bic.w	r3, r3, #3
  403312:	1b9a      	subs	r2, r3, r6
  403314:	2a0f      	cmp	r2, #15
  403316:	ddf3      	ble.n	403300 <_malloc_r+0x54>
  403318:	4670      	mov	r0, lr
  40331a:	693c      	ldr	r4, [r7, #16]
  40331c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403604 <_malloc_r+0x358>
  403320:	4574      	cmp	r4, lr
  403322:	f000 81ab 	beq.w	40367c <_malloc_r+0x3d0>
  403326:	6863      	ldr	r3, [r4, #4]
  403328:	f023 0303 	bic.w	r3, r3, #3
  40332c:	1b9a      	subs	r2, r3, r6
  40332e:	2a0f      	cmp	r2, #15
  403330:	f300 8190 	bgt.w	403654 <_malloc_r+0x3a8>
  403334:	2a00      	cmp	r2, #0
  403336:	f8c7 e014 	str.w	lr, [r7, #20]
  40333a:	f8c7 e010 	str.w	lr, [r7, #16]
  40333e:	f280 809d 	bge.w	40347c <_malloc_r+0x1d0>
  403342:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403346:	f080 8161 	bcs.w	40360c <_malloc_r+0x360>
  40334a:	08db      	lsrs	r3, r3, #3
  40334c:	f103 0c01 	add.w	ip, r3, #1
  403350:	1099      	asrs	r1, r3, #2
  403352:	687a      	ldr	r2, [r7, #4]
  403354:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403358:	f8c4 8008 	str.w	r8, [r4, #8]
  40335c:	2301      	movs	r3, #1
  40335e:	408b      	lsls	r3, r1
  403360:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403364:	4313      	orrs	r3, r2
  403366:	3908      	subs	r1, #8
  403368:	60e1      	str	r1, [r4, #12]
  40336a:	607b      	str	r3, [r7, #4]
  40336c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403370:	f8c8 400c 	str.w	r4, [r8, #12]
  403374:	1082      	asrs	r2, r0, #2
  403376:	2401      	movs	r4, #1
  403378:	4094      	lsls	r4, r2
  40337a:	429c      	cmp	r4, r3
  40337c:	f200 808b 	bhi.w	403496 <_malloc_r+0x1ea>
  403380:	421c      	tst	r4, r3
  403382:	d106      	bne.n	403392 <_malloc_r+0xe6>
  403384:	f020 0003 	bic.w	r0, r0, #3
  403388:	0064      	lsls	r4, r4, #1
  40338a:	421c      	tst	r4, r3
  40338c:	f100 0004 	add.w	r0, r0, #4
  403390:	d0fa      	beq.n	403388 <_malloc_r+0xdc>
  403392:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403396:	46cc      	mov	ip, r9
  403398:	4680      	mov	r8, r0
  40339a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40339e:	459c      	cmp	ip, r3
  4033a0:	d107      	bne.n	4033b2 <_malloc_r+0x106>
  4033a2:	e16d      	b.n	403680 <_malloc_r+0x3d4>
  4033a4:	2a00      	cmp	r2, #0
  4033a6:	f280 817b 	bge.w	4036a0 <_malloc_r+0x3f4>
  4033aa:	68db      	ldr	r3, [r3, #12]
  4033ac:	459c      	cmp	ip, r3
  4033ae:	f000 8167 	beq.w	403680 <_malloc_r+0x3d4>
  4033b2:	6859      	ldr	r1, [r3, #4]
  4033b4:	f021 0103 	bic.w	r1, r1, #3
  4033b8:	1b8a      	subs	r2, r1, r6
  4033ba:	2a0f      	cmp	r2, #15
  4033bc:	ddf2      	ble.n	4033a4 <_malloc_r+0xf8>
  4033be:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4033c2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4033c6:	9300      	str	r3, [sp, #0]
  4033c8:	199c      	adds	r4, r3, r6
  4033ca:	4628      	mov	r0, r5
  4033cc:	f046 0601 	orr.w	r6, r6, #1
  4033d0:	f042 0501 	orr.w	r5, r2, #1
  4033d4:	605e      	str	r6, [r3, #4]
  4033d6:	f8c8 c00c 	str.w	ip, [r8, #12]
  4033da:	f8cc 8008 	str.w	r8, [ip, #8]
  4033de:	617c      	str	r4, [r7, #20]
  4033e0:	613c      	str	r4, [r7, #16]
  4033e2:	f8c4 e00c 	str.w	lr, [r4, #12]
  4033e6:	f8c4 e008 	str.w	lr, [r4, #8]
  4033ea:	6065      	str	r5, [r4, #4]
  4033ec:	505a      	str	r2, [r3, r1]
  4033ee:	f000 fafb 	bl	4039e8 <__malloc_unlock>
  4033f2:	9b00      	ldr	r3, [sp, #0]
  4033f4:	f103 0408 	add.w	r4, r3, #8
  4033f8:	e01e      	b.n	403438 <_malloc_r+0x18c>
  4033fa:	2910      	cmp	r1, #16
  4033fc:	d820      	bhi.n	403440 <_malloc_r+0x194>
  4033fe:	f000 faed 	bl	4039dc <__malloc_lock>
  403402:	2610      	movs	r6, #16
  403404:	2318      	movs	r3, #24
  403406:	2002      	movs	r0, #2
  403408:	4f79      	ldr	r7, [pc, #484]	; (4035f0 <_malloc_r+0x344>)
  40340a:	443b      	add	r3, r7
  40340c:	f1a3 0208 	sub.w	r2, r3, #8
  403410:	685c      	ldr	r4, [r3, #4]
  403412:	4294      	cmp	r4, r2
  403414:	f000 813d 	beq.w	403692 <_malloc_r+0x3e6>
  403418:	6863      	ldr	r3, [r4, #4]
  40341a:	68e1      	ldr	r1, [r4, #12]
  40341c:	68a6      	ldr	r6, [r4, #8]
  40341e:	f023 0303 	bic.w	r3, r3, #3
  403422:	4423      	add	r3, r4
  403424:	4628      	mov	r0, r5
  403426:	685a      	ldr	r2, [r3, #4]
  403428:	60f1      	str	r1, [r6, #12]
  40342a:	f042 0201 	orr.w	r2, r2, #1
  40342e:	608e      	str	r6, [r1, #8]
  403430:	605a      	str	r2, [r3, #4]
  403432:	f000 fad9 	bl	4039e8 <__malloc_unlock>
  403436:	3408      	adds	r4, #8
  403438:	4620      	mov	r0, r4
  40343a:	b003      	add	sp, #12
  40343c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403440:	2400      	movs	r4, #0
  403442:	230c      	movs	r3, #12
  403444:	4620      	mov	r0, r4
  403446:	602b      	str	r3, [r5, #0]
  403448:	b003      	add	sp, #12
  40344a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40344e:	2040      	movs	r0, #64	; 0x40
  403450:	f44f 7300 	mov.w	r3, #512	; 0x200
  403454:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403458:	e74a      	b.n	4032f0 <_malloc_r+0x44>
  40345a:	4423      	add	r3, r4
  40345c:	68e1      	ldr	r1, [r4, #12]
  40345e:	685a      	ldr	r2, [r3, #4]
  403460:	68a6      	ldr	r6, [r4, #8]
  403462:	f042 0201 	orr.w	r2, r2, #1
  403466:	60f1      	str	r1, [r6, #12]
  403468:	4628      	mov	r0, r5
  40346a:	608e      	str	r6, [r1, #8]
  40346c:	605a      	str	r2, [r3, #4]
  40346e:	f000 fabb 	bl	4039e8 <__malloc_unlock>
  403472:	3408      	adds	r4, #8
  403474:	4620      	mov	r0, r4
  403476:	b003      	add	sp, #12
  403478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40347c:	4423      	add	r3, r4
  40347e:	4628      	mov	r0, r5
  403480:	685a      	ldr	r2, [r3, #4]
  403482:	f042 0201 	orr.w	r2, r2, #1
  403486:	605a      	str	r2, [r3, #4]
  403488:	f000 faae 	bl	4039e8 <__malloc_unlock>
  40348c:	3408      	adds	r4, #8
  40348e:	4620      	mov	r0, r4
  403490:	b003      	add	sp, #12
  403492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403496:	68bc      	ldr	r4, [r7, #8]
  403498:	6863      	ldr	r3, [r4, #4]
  40349a:	f023 0803 	bic.w	r8, r3, #3
  40349e:	45b0      	cmp	r8, r6
  4034a0:	d304      	bcc.n	4034ac <_malloc_r+0x200>
  4034a2:	eba8 0306 	sub.w	r3, r8, r6
  4034a6:	2b0f      	cmp	r3, #15
  4034a8:	f300 8085 	bgt.w	4035b6 <_malloc_r+0x30a>
  4034ac:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403608 <_malloc_r+0x35c>
  4034b0:	4b50      	ldr	r3, [pc, #320]	; (4035f4 <_malloc_r+0x348>)
  4034b2:	f8d9 2000 	ldr.w	r2, [r9]
  4034b6:	681b      	ldr	r3, [r3, #0]
  4034b8:	3201      	adds	r2, #1
  4034ba:	4433      	add	r3, r6
  4034bc:	eb04 0a08 	add.w	sl, r4, r8
  4034c0:	f000 8155 	beq.w	40376e <_malloc_r+0x4c2>
  4034c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4034c8:	330f      	adds	r3, #15
  4034ca:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4034ce:	f02b 0b0f 	bic.w	fp, fp, #15
  4034d2:	4659      	mov	r1, fp
  4034d4:	4628      	mov	r0, r5
  4034d6:	f000 fa8d 	bl	4039f4 <_sbrk_r>
  4034da:	1c41      	adds	r1, r0, #1
  4034dc:	4602      	mov	r2, r0
  4034de:	f000 80fc 	beq.w	4036da <_malloc_r+0x42e>
  4034e2:	4582      	cmp	sl, r0
  4034e4:	f200 80f7 	bhi.w	4036d6 <_malloc_r+0x42a>
  4034e8:	4b43      	ldr	r3, [pc, #268]	; (4035f8 <_malloc_r+0x34c>)
  4034ea:	6819      	ldr	r1, [r3, #0]
  4034ec:	4459      	add	r1, fp
  4034ee:	6019      	str	r1, [r3, #0]
  4034f0:	f000 814d 	beq.w	40378e <_malloc_r+0x4e2>
  4034f4:	f8d9 0000 	ldr.w	r0, [r9]
  4034f8:	3001      	adds	r0, #1
  4034fa:	bf1b      	ittet	ne
  4034fc:	eba2 0a0a 	subne.w	sl, r2, sl
  403500:	4451      	addne	r1, sl
  403502:	f8c9 2000 	streq.w	r2, [r9]
  403506:	6019      	strne	r1, [r3, #0]
  403508:	f012 0107 	ands.w	r1, r2, #7
  40350c:	f000 8115 	beq.w	40373a <_malloc_r+0x48e>
  403510:	f1c1 0008 	rsb	r0, r1, #8
  403514:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403518:	4402      	add	r2, r0
  40351a:	3108      	adds	r1, #8
  40351c:	eb02 090b 	add.w	r9, r2, fp
  403520:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403524:	eba1 0909 	sub.w	r9, r1, r9
  403528:	4649      	mov	r1, r9
  40352a:	4628      	mov	r0, r5
  40352c:	9301      	str	r3, [sp, #4]
  40352e:	9200      	str	r2, [sp, #0]
  403530:	f000 fa60 	bl	4039f4 <_sbrk_r>
  403534:	1c43      	adds	r3, r0, #1
  403536:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40353a:	f000 8143 	beq.w	4037c4 <_malloc_r+0x518>
  40353e:	1a80      	subs	r0, r0, r2
  403540:	4448      	add	r0, r9
  403542:	f040 0001 	orr.w	r0, r0, #1
  403546:	6819      	ldr	r1, [r3, #0]
  403548:	60ba      	str	r2, [r7, #8]
  40354a:	4449      	add	r1, r9
  40354c:	42bc      	cmp	r4, r7
  40354e:	6050      	str	r0, [r2, #4]
  403550:	6019      	str	r1, [r3, #0]
  403552:	d017      	beq.n	403584 <_malloc_r+0x2d8>
  403554:	f1b8 0f0f 	cmp.w	r8, #15
  403558:	f240 80fb 	bls.w	403752 <_malloc_r+0x4a6>
  40355c:	6860      	ldr	r0, [r4, #4]
  40355e:	f1a8 020c 	sub.w	r2, r8, #12
  403562:	f022 0207 	bic.w	r2, r2, #7
  403566:	eb04 0e02 	add.w	lr, r4, r2
  40356a:	f000 0001 	and.w	r0, r0, #1
  40356e:	f04f 0c05 	mov.w	ip, #5
  403572:	4310      	orrs	r0, r2
  403574:	2a0f      	cmp	r2, #15
  403576:	6060      	str	r0, [r4, #4]
  403578:	f8ce c004 	str.w	ip, [lr, #4]
  40357c:	f8ce c008 	str.w	ip, [lr, #8]
  403580:	f200 8117 	bhi.w	4037b2 <_malloc_r+0x506>
  403584:	4b1d      	ldr	r3, [pc, #116]	; (4035fc <_malloc_r+0x350>)
  403586:	68bc      	ldr	r4, [r7, #8]
  403588:	681a      	ldr	r2, [r3, #0]
  40358a:	4291      	cmp	r1, r2
  40358c:	bf88      	it	hi
  40358e:	6019      	strhi	r1, [r3, #0]
  403590:	4b1b      	ldr	r3, [pc, #108]	; (403600 <_malloc_r+0x354>)
  403592:	681a      	ldr	r2, [r3, #0]
  403594:	4291      	cmp	r1, r2
  403596:	6862      	ldr	r2, [r4, #4]
  403598:	bf88      	it	hi
  40359a:	6019      	strhi	r1, [r3, #0]
  40359c:	f022 0203 	bic.w	r2, r2, #3
  4035a0:	4296      	cmp	r6, r2
  4035a2:	eba2 0306 	sub.w	r3, r2, r6
  4035a6:	d801      	bhi.n	4035ac <_malloc_r+0x300>
  4035a8:	2b0f      	cmp	r3, #15
  4035aa:	dc04      	bgt.n	4035b6 <_malloc_r+0x30a>
  4035ac:	4628      	mov	r0, r5
  4035ae:	f000 fa1b 	bl	4039e8 <__malloc_unlock>
  4035b2:	2400      	movs	r4, #0
  4035b4:	e740      	b.n	403438 <_malloc_r+0x18c>
  4035b6:	19a2      	adds	r2, r4, r6
  4035b8:	f043 0301 	orr.w	r3, r3, #1
  4035bc:	f046 0601 	orr.w	r6, r6, #1
  4035c0:	6066      	str	r6, [r4, #4]
  4035c2:	4628      	mov	r0, r5
  4035c4:	60ba      	str	r2, [r7, #8]
  4035c6:	6053      	str	r3, [r2, #4]
  4035c8:	f000 fa0e 	bl	4039e8 <__malloc_unlock>
  4035cc:	3408      	adds	r4, #8
  4035ce:	4620      	mov	r0, r4
  4035d0:	b003      	add	sp, #12
  4035d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035d6:	2b14      	cmp	r3, #20
  4035d8:	d971      	bls.n	4036be <_malloc_r+0x412>
  4035da:	2b54      	cmp	r3, #84	; 0x54
  4035dc:	f200 80a3 	bhi.w	403726 <_malloc_r+0x47a>
  4035e0:	0b33      	lsrs	r3, r6, #12
  4035e2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4035e6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4035ea:	00c3      	lsls	r3, r0, #3
  4035ec:	e680      	b.n	4032f0 <_malloc_r+0x44>
  4035ee:	bf00      	nop
  4035f0:	20400438 	.word	0x20400438
  4035f4:	20400bd0 	.word	0x20400bd0
  4035f8:	20400ba0 	.word	0x20400ba0
  4035fc:	20400bc8 	.word	0x20400bc8
  403600:	20400bcc 	.word	0x20400bcc
  403604:	20400440 	.word	0x20400440
  403608:	20400840 	.word	0x20400840
  40360c:	0a5a      	lsrs	r2, r3, #9
  40360e:	2a04      	cmp	r2, #4
  403610:	d95b      	bls.n	4036ca <_malloc_r+0x41e>
  403612:	2a14      	cmp	r2, #20
  403614:	f200 80ae 	bhi.w	403774 <_malloc_r+0x4c8>
  403618:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40361c:	00c9      	lsls	r1, r1, #3
  40361e:	325b      	adds	r2, #91	; 0x5b
  403620:	eb07 0c01 	add.w	ip, r7, r1
  403624:	5879      	ldr	r1, [r7, r1]
  403626:	f1ac 0c08 	sub.w	ip, ip, #8
  40362a:	458c      	cmp	ip, r1
  40362c:	f000 8088 	beq.w	403740 <_malloc_r+0x494>
  403630:	684a      	ldr	r2, [r1, #4]
  403632:	f022 0203 	bic.w	r2, r2, #3
  403636:	4293      	cmp	r3, r2
  403638:	d273      	bcs.n	403722 <_malloc_r+0x476>
  40363a:	6889      	ldr	r1, [r1, #8]
  40363c:	458c      	cmp	ip, r1
  40363e:	d1f7      	bne.n	403630 <_malloc_r+0x384>
  403640:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403644:	687b      	ldr	r3, [r7, #4]
  403646:	60e2      	str	r2, [r4, #12]
  403648:	f8c4 c008 	str.w	ip, [r4, #8]
  40364c:	6094      	str	r4, [r2, #8]
  40364e:	f8cc 400c 	str.w	r4, [ip, #12]
  403652:	e68f      	b.n	403374 <_malloc_r+0xc8>
  403654:	19a1      	adds	r1, r4, r6
  403656:	f046 0c01 	orr.w	ip, r6, #1
  40365a:	f042 0601 	orr.w	r6, r2, #1
  40365e:	f8c4 c004 	str.w	ip, [r4, #4]
  403662:	4628      	mov	r0, r5
  403664:	6179      	str	r1, [r7, #20]
  403666:	6139      	str	r1, [r7, #16]
  403668:	f8c1 e00c 	str.w	lr, [r1, #12]
  40366c:	f8c1 e008 	str.w	lr, [r1, #8]
  403670:	604e      	str	r6, [r1, #4]
  403672:	50e2      	str	r2, [r4, r3]
  403674:	f000 f9b8 	bl	4039e8 <__malloc_unlock>
  403678:	3408      	adds	r4, #8
  40367a:	e6dd      	b.n	403438 <_malloc_r+0x18c>
  40367c:	687b      	ldr	r3, [r7, #4]
  40367e:	e679      	b.n	403374 <_malloc_r+0xc8>
  403680:	f108 0801 	add.w	r8, r8, #1
  403684:	f018 0f03 	tst.w	r8, #3
  403688:	f10c 0c08 	add.w	ip, ip, #8
  40368c:	f47f ae85 	bne.w	40339a <_malloc_r+0xee>
  403690:	e02d      	b.n	4036ee <_malloc_r+0x442>
  403692:	68dc      	ldr	r4, [r3, #12]
  403694:	42a3      	cmp	r3, r4
  403696:	bf08      	it	eq
  403698:	3002      	addeq	r0, #2
  40369a:	f43f ae3e 	beq.w	40331a <_malloc_r+0x6e>
  40369e:	e6bb      	b.n	403418 <_malloc_r+0x16c>
  4036a0:	4419      	add	r1, r3
  4036a2:	461c      	mov	r4, r3
  4036a4:	684a      	ldr	r2, [r1, #4]
  4036a6:	68db      	ldr	r3, [r3, #12]
  4036a8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4036ac:	f042 0201 	orr.w	r2, r2, #1
  4036b0:	604a      	str	r2, [r1, #4]
  4036b2:	4628      	mov	r0, r5
  4036b4:	60f3      	str	r3, [r6, #12]
  4036b6:	609e      	str	r6, [r3, #8]
  4036b8:	f000 f996 	bl	4039e8 <__malloc_unlock>
  4036bc:	e6bc      	b.n	403438 <_malloc_r+0x18c>
  4036be:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4036c2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4036c6:	00c3      	lsls	r3, r0, #3
  4036c8:	e612      	b.n	4032f0 <_malloc_r+0x44>
  4036ca:	099a      	lsrs	r2, r3, #6
  4036cc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4036d0:	00c9      	lsls	r1, r1, #3
  4036d2:	3238      	adds	r2, #56	; 0x38
  4036d4:	e7a4      	b.n	403620 <_malloc_r+0x374>
  4036d6:	42bc      	cmp	r4, r7
  4036d8:	d054      	beq.n	403784 <_malloc_r+0x4d8>
  4036da:	68bc      	ldr	r4, [r7, #8]
  4036dc:	6862      	ldr	r2, [r4, #4]
  4036de:	f022 0203 	bic.w	r2, r2, #3
  4036e2:	e75d      	b.n	4035a0 <_malloc_r+0x2f4>
  4036e4:	f859 3908 	ldr.w	r3, [r9], #-8
  4036e8:	4599      	cmp	r9, r3
  4036ea:	f040 8086 	bne.w	4037fa <_malloc_r+0x54e>
  4036ee:	f010 0f03 	tst.w	r0, #3
  4036f2:	f100 30ff 	add.w	r0, r0, #4294967295
  4036f6:	d1f5      	bne.n	4036e4 <_malloc_r+0x438>
  4036f8:	687b      	ldr	r3, [r7, #4]
  4036fa:	ea23 0304 	bic.w	r3, r3, r4
  4036fe:	607b      	str	r3, [r7, #4]
  403700:	0064      	lsls	r4, r4, #1
  403702:	429c      	cmp	r4, r3
  403704:	f63f aec7 	bhi.w	403496 <_malloc_r+0x1ea>
  403708:	2c00      	cmp	r4, #0
  40370a:	f43f aec4 	beq.w	403496 <_malloc_r+0x1ea>
  40370e:	421c      	tst	r4, r3
  403710:	4640      	mov	r0, r8
  403712:	f47f ae3e 	bne.w	403392 <_malloc_r+0xe6>
  403716:	0064      	lsls	r4, r4, #1
  403718:	421c      	tst	r4, r3
  40371a:	f100 0004 	add.w	r0, r0, #4
  40371e:	d0fa      	beq.n	403716 <_malloc_r+0x46a>
  403720:	e637      	b.n	403392 <_malloc_r+0xe6>
  403722:	468c      	mov	ip, r1
  403724:	e78c      	b.n	403640 <_malloc_r+0x394>
  403726:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40372a:	d815      	bhi.n	403758 <_malloc_r+0x4ac>
  40372c:	0bf3      	lsrs	r3, r6, #15
  40372e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403732:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403736:	00c3      	lsls	r3, r0, #3
  403738:	e5da      	b.n	4032f0 <_malloc_r+0x44>
  40373a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40373e:	e6ed      	b.n	40351c <_malloc_r+0x270>
  403740:	687b      	ldr	r3, [r7, #4]
  403742:	1092      	asrs	r2, r2, #2
  403744:	2101      	movs	r1, #1
  403746:	fa01 f202 	lsl.w	r2, r1, r2
  40374a:	4313      	orrs	r3, r2
  40374c:	607b      	str	r3, [r7, #4]
  40374e:	4662      	mov	r2, ip
  403750:	e779      	b.n	403646 <_malloc_r+0x39a>
  403752:	2301      	movs	r3, #1
  403754:	6053      	str	r3, [r2, #4]
  403756:	e729      	b.n	4035ac <_malloc_r+0x300>
  403758:	f240 5254 	movw	r2, #1364	; 0x554
  40375c:	4293      	cmp	r3, r2
  40375e:	d822      	bhi.n	4037a6 <_malloc_r+0x4fa>
  403760:	0cb3      	lsrs	r3, r6, #18
  403762:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  403766:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40376a:	00c3      	lsls	r3, r0, #3
  40376c:	e5c0      	b.n	4032f0 <_malloc_r+0x44>
  40376e:	f103 0b10 	add.w	fp, r3, #16
  403772:	e6ae      	b.n	4034d2 <_malloc_r+0x226>
  403774:	2a54      	cmp	r2, #84	; 0x54
  403776:	d829      	bhi.n	4037cc <_malloc_r+0x520>
  403778:	0b1a      	lsrs	r2, r3, #12
  40377a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40377e:	00c9      	lsls	r1, r1, #3
  403780:	326e      	adds	r2, #110	; 0x6e
  403782:	e74d      	b.n	403620 <_malloc_r+0x374>
  403784:	4b20      	ldr	r3, [pc, #128]	; (403808 <_malloc_r+0x55c>)
  403786:	6819      	ldr	r1, [r3, #0]
  403788:	4459      	add	r1, fp
  40378a:	6019      	str	r1, [r3, #0]
  40378c:	e6b2      	b.n	4034f4 <_malloc_r+0x248>
  40378e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403792:	2800      	cmp	r0, #0
  403794:	f47f aeae 	bne.w	4034f4 <_malloc_r+0x248>
  403798:	eb08 030b 	add.w	r3, r8, fp
  40379c:	68ba      	ldr	r2, [r7, #8]
  40379e:	f043 0301 	orr.w	r3, r3, #1
  4037a2:	6053      	str	r3, [r2, #4]
  4037a4:	e6ee      	b.n	403584 <_malloc_r+0x2d8>
  4037a6:	207f      	movs	r0, #127	; 0x7f
  4037a8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4037ac:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4037b0:	e59e      	b.n	4032f0 <_malloc_r+0x44>
  4037b2:	f104 0108 	add.w	r1, r4, #8
  4037b6:	4628      	mov	r0, r5
  4037b8:	9300      	str	r3, [sp, #0]
  4037ba:	f001 fbcb 	bl	404f54 <_free_r>
  4037be:	9b00      	ldr	r3, [sp, #0]
  4037c0:	6819      	ldr	r1, [r3, #0]
  4037c2:	e6df      	b.n	403584 <_malloc_r+0x2d8>
  4037c4:	2001      	movs	r0, #1
  4037c6:	f04f 0900 	mov.w	r9, #0
  4037ca:	e6bc      	b.n	403546 <_malloc_r+0x29a>
  4037cc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4037d0:	d805      	bhi.n	4037de <_malloc_r+0x532>
  4037d2:	0bda      	lsrs	r2, r3, #15
  4037d4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4037d8:	00c9      	lsls	r1, r1, #3
  4037da:	3277      	adds	r2, #119	; 0x77
  4037dc:	e720      	b.n	403620 <_malloc_r+0x374>
  4037de:	f240 5154 	movw	r1, #1364	; 0x554
  4037e2:	428a      	cmp	r2, r1
  4037e4:	d805      	bhi.n	4037f2 <_malloc_r+0x546>
  4037e6:	0c9a      	lsrs	r2, r3, #18
  4037e8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4037ec:	00c9      	lsls	r1, r1, #3
  4037ee:	327c      	adds	r2, #124	; 0x7c
  4037f0:	e716      	b.n	403620 <_malloc_r+0x374>
  4037f2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4037f6:	227e      	movs	r2, #126	; 0x7e
  4037f8:	e712      	b.n	403620 <_malloc_r+0x374>
  4037fa:	687b      	ldr	r3, [r7, #4]
  4037fc:	e780      	b.n	403700 <_malloc_r+0x454>
  4037fe:	08f0      	lsrs	r0, r6, #3
  403800:	f106 0308 	add.w	r3, r6, #8
  403804:	e600      	b.n	403408 <_malloc_r+0x15c>
  403806:	bf00      	nop
  403808:	20400ba0 	.word	0x20400ba0

0040380c <memcpy>:
  40380c:	4684      	mov	ip, r0
  40380e:	ea41 0300 	orr.w	r3, r1, r0
  403812:	f013 0303 	ands.w	r3, r3, #3
  403816:	d16d      	bne.n	4038f4 <memcpy+0xe8>
  403818:	3a40      	subs	r2, #64	; 0x40
  40381a:	d341      	bcc.n	4038a0 <memcpy+0x94>
  40381c:	f851 3b04 	ldr.w	r3, [r1], #4
  403820:	f840 3b04 	str.w	r3, [r0], #4
  403824:	f851 3b04 	ldr.w	r3, [r1], #4
  403828:	f840 3b04 	str.w	r3, [r0], #4
  40382c:	f851 3b04 	ldr.w	r3, [r1], #4
  403830:	f840 3b04 	str.w	r3, [r0], #4
  403834:	f851 3b04 	ldr.w	r3, [r1], #4
  403838:	f840 3b04 	str.w	r3, [r0], #4
  40383c:	f851 3b04 	ldr.w	r3, [r1], #4
  403840:	f840 3b04 	str.w	r3, [r0], #4
  403844:	f851 3b04 	ldr.w	r3, [r1], #4
  403848:	f840 3b04 	str.w	r3, [r0], #4
  40384c:	f851 3b04 	ldr.w	r3, [r1], #4
  403850:	f840 3b04 	str.w	r3, [r0], #4
  403854:	f851 3b04 	ldr.w	r3, [r1], #4
  403858:	f840 3b04 	str.w	r3, [r0], #4
  40385c:	f851 3b04 	ldr.w	r3, [r1], #4
  403860:	f840 3b04 	str.w	r3, [r0], #4
  403864:	f851 3b04 	ldr.w	r3, [r1], #4
  403868:	f840 3b04 	str.w	r3, [r0], #4
  40386c:	f851 3b04 	ldr.w	r3, [r1], #4
  403870:	f840 3b04 	str.w	r3, [r0], #4
  403874:	f851 3b04 	ldr.w	r3, [r1], #4
  403878:	f840 3b04 	str.w	r3, [r0], #4
  40387c:	f851 3b04 	ldr.w	r3, [r1], #4
  403880:	f840 3b04 	str.w	r3, [r0], #4
  403884:	f851 3b04 	ldr.w	r3, [r1], #4
  403888:	f840 3b04 	str.w	r3, [r0], #4
  40388c:	f851 3b04 	ldr.w	r3, [r1], #4
  403890:	f840 3b04 	str.w	r3, [r0], #4
  403894:	f851 3b04 	ldr.w	r3, [r1], #4
  403898:	f840 3b04 	str.w	r3, [r0], #4
  40389c:	3a40      	subs	r2, #64	; 0x40
  40389e:	d2bd      	bcs.n	40381c <memcpy+0x10>
  4038a0:	3230      	adds	r2, #48	; 0x30
  4038a2:	d311      	bcc.n	4038c8 <memcpy+0xbc>
  4038a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4038a8:	f840 3b04 	str.w	r3, [r0], #4
  4038ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4038b0:	f840 3b04 	str.w	r3, [r0], #4
  4038b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4038b8:	f840 3b04 	str.w	r3, [r0], #4
  4038bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4038c0:	f840 3b04 	str.w	r3, [r0], #4
  4038c4:	3a10      	subs	r2, #16
  4038c6:	d2ed      	bcs.n	4038a4 <memcpy+0x98>
  4038c8:	320c      	adds	r2, #12
  4038ca:	d305      	bcc.n	4038d8 <memcpy+0xcc>
  4038cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4038d0:	f840 3b04 	str.w	r3, [r0], #4
  4038d4:	3a04      	subs	r2, #4
  4038d6:	d2f9      	bcs.n	4038cc <memcpy+0xc0>
  4038d8:	3204      	adds	r2, #4
  4038da:	d008      	beq.n	4038ee <memcpy+0xe2>
  4038dc:	07d2      	lsls	r2, r2, #31
  4038de:	bf1c      	itt	ne
  4038e0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4038e4:	f800 3b01 	strbne.w	r3, [r0], #1
  4038e8:	d301      	bcc.n	4038ee <memcpy+0xe2>
  4038ea:	880b      	ldrh	r3, [r1, #0]
  4038ec:	8003      	strh	r3, [r0, #0]
  4038ee:	4660      	mov	r0, ip
  4038f0:	4770      	bx	lr
  4038f2:	bf00      	nop
  4038f4:	2a08      	cmp	r2, #8
  4038f6:	d313      	bcc.n	403920 <memcpy+0x114>
  4038f8:	078b      	lsls	r3, r1, #30
  4038fa:	d08d      	beq.n	403818 <memcpy+0xc>
  4038fc:	f010 0303 	ands.w	r3, r0, #3
  403900:	d08a      	beq.n	403818 <memcpy+0xc>
  403902:	f1c3 0304 	rsb	r3, r3, #4
  403906:	1ad2      	subs	r2, r2, r3
  403908:	07db      	lsls	r3, r3, #31
  40390a:	bf1c      	itt	ne
  40390c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403910:	f800 3b01 	strbne.w	r3, [r0], #1
  403914:	d380      	bcc.n	403818 <memcpy+0xc>
  403916:	f831 3b02 	ldrh.w	r3, [r1], #2
  40391a:	f820 3b02 	strh.w	r3, [r0], #2
  40391e:	e77b      	b.n	403818 <memcpy+0xc>
  403920:	3a04      	subs	r2, #4
  403922:	d3d9      	bcc.n	4038d8 <memcpy+0xcc>
  403924:	3a01      	subs	r2, #1
  403926:	f811 3b01 	ldrb.w	r3, [r1], #1
  40392a:	f800 3b01 	strb.w	r3, [r0], #1
  40392e:	d2f9      	bcs.n	403924 <memcpy+0x118>
  403930:	780b      	ldrb	r3, [r1, #0]
  403932:	7003      	strb	r3, [r0, #0]
  403934:	784b      	ldrb	r3, [r1, #1]
  403936:	7043      	strb	r3, [r0, #1]
  403938:	788b      	ldrb	r3, [r1, #2]
  40393a:	7083      	strb	r3, [r0, #2]
  40393c:	4660      	mov	r0, ip
  40393e:	4770      	bx	lr

00403940 <memset>:
  403940:	b470      	push	{r4, r5, r6}
  403942:	0786      	lsls	r6, r0, #30
  403944:	d046      	beq.n	4039d4 <memset+0x94>
  403946:	1e54      	subs	r4, r2, #1
  403948:	2a00      	cmp	r2, #0
  40394a:	d041      	beq.n	4039d0 <memset+0x90>
  40394c:	b2ca      	uxtb	r2, r1
  40394e:	4603      	mov	r3, r0
  403950:	e002      	b.n	403958 <memset+0x18>
  403952:	f114 34ff 	adds.w	r4, r4, #4294967295
  403956:	d33b      	bcc.n	4039d0 <memset+0x90>
  403958:	f803 2b01 	strb.w	r2, [r3], #1
  40395c:	079d      	lsls	r5, r3, #30
  40395e:	d1f8      	bne.n	403952 <memset+0x12>
  403960:	2c03      	cmp	r4, #3
  403962:	d92e      	bls.n	4039c2 <memset+0x82>
  403964:	b2cd      	uxtb	r5, r1
  403966:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40396a:	2c0f      	cmp	r4, #15
  40396c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403970:	d919      	bls.n	4039a6 <memset+0x66>
  403972:	f103 0210 	add.w	r2, r3, #16
  403976:	4626      	mov	r6, r4
  403978:	3e10      	subs	r6, #16
  40397a:	2e0f      	cmp	r6, #15
  40397c:	f842 5c10 	str.w	r5, [r2, #-16]
  403980:	f842 5c0c 	str.w	r5, [r2, #-12]
  403984:	f842 5c08 	str.w	r5, [r2, #-8]
  403988:	f842 5c04 	str.w	r5, [r2, #-4]
  40398c:	f102 0210 	add.w	r2, r2, #16
  403990:	d8f2      	bhi.n	403978 <memset+0x38>
  403992:	f1a4 0210 	sub.w	r2, r4, #16
  403996:	f022 020f 	bic.w	r2, r2, #15
  40399a:	f004 040f 	and.w	r4, r4, #15
  40399e:	3210      	adds	r2, #16
  4039a0:	2c03      	cmp	r4, #3
  4039a2:	4413      	add	r3, r2
  4039a4:	d90d      	bls.n	4039c2 <memset+0x82>
  4039a6:	461e      	mov	r6, r3
  4039a8:	4622      	mov	r2, r4
  4039aa:	3a04      	subs	r2, #4
  4039ac:	2a03      	cmp	r2, #3
  4039ae:	f846 5b04 	str.w	r5, [r6], #4
  4039b2:	d8fa      	bhi.n	4039aa <memset+0x6a>
  4039b4:	1f22      	subs	r2, r4, #4
  4039b6:	f022 0203 	bic.w	r2, r2, #3
  4039ba:	3204      	adds	r2, #4
  4039bc:	4413      	add	r3, r2
  4039be:	f004 0403 	and.w	r4, r4, #3
  4039c2:	b12c      	cbz	r4, 4039d0 <memset+0x90>
  4039c4:	b2c9      	uxtb	r1, r1
  4039c6:	441c      	add	r4, r3
  4039c8:	f803 1b01 	strb.w	r1, [r3], #1
  4039cc:	429c      	cmp	r4, r3
  4039ce:	d1fb      	bne.n	4039c8 <memset+0x88>
  4039d0:	bc70      	pop	{r4, r5, r6}
  4039d2:	4770      	bx	lr
  4039d4:	4614      	mov	r4, r2
  4039d6:	4603      	mov	r3, r0
  4039d8:	e7c2      	b.n	403960 <memset+0x20>
  4039da:	bf00      	nop

004039dc <__malloc_lock>:
  4039dc:	4801      	ldr	r0, [pc, #4]	; (4039e4 <__malloc_lock+0x8>)
  4039de:	f001 bd53 	b.w	405488 <__retarget_lock_acquire_recursive>
  4039e2:	bf00      	nop
  4039e4:	20400ccc 	.word	0x20400ccc

004039e8 <__malloc_unlock>:
  4039e8:	4801      	ldr	r0, [pc, #4]	; (4039f0 <__malloc_unlock+0x8>)
  4039ea:	f001 bd4f 	b.w	40548c <__retarget_lock_release_recursive>
  4039ee:	bf00      	nop
  4039f0:	20400ccc 	.word	0x20400ccc

004039f4 <_sbrk_r>:
  4039f4:	b538      	push	{r3, r4, r5, lr}
  4039f6:	4c07      	ldr	r4, [pc, #28]	; (403a14 <_sbrk_r+0x20>)
  4039f8:	2300      	movs	r3, #0
  4039fa:	4605      	mov	r5, r0
  4039fc:	4608      	mov	r0, r1
  4039fe:	6023      	str	r3, [r4, #0]
  403a00:	f7fd f9d4 	bl	400dac <_sbrk>
  403a04:	1c43      	adds	r3, r0, #1
  403a06:	d000      	beq.n	403a0a <_sbrk_r+0x16>
  403a08:	bd38      	pop	{r3, r4, r5, pc}
  403a0a:	6823      	ldr	r3, [r4, #0]
  403a0c:	2b00      	cmp	r3, #0
  403a0e:	d0fb      	beq.n	403a08 <_sbrk_r+0x14>
  403a10:	602b      	str	r3, [r5, #0]
  403a12:	bd38      	pop	{r3, r4, r5, pc}
  403a14:	20400ce0 	.word	0x20400ce0

00403a18 <setbuf>:
  403a18:	2900      	cmp	r1, #0
  403a1a:	bf0c      	ite	eq
  403a1c:	2202      	moveq	r2, #2
  403a1e:	2200      	movne	r2, #0
  403a20:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403a24:	f000 b800 	b.w	403a28 <setvbuf>

00403a28 <setvbuf>:
  403a28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403a2c:	4c61      	ldr	r4, [pc, #388]	; (403bb4 <setvbuf+0x18c>)
  403a2e:	6825      	ldr	r5, [r4, #0]
  403a30:	b083      	sub	sp, #12
  403a32:	4604      	mov	r4, r0
  403a34:	460f      	mov	r7, r1
  403a36:	4690      	mov	r8, r2
  403a38:	461e      	mov	r6, r3
  403a3a:	b115      	cbz	r5, 403a42 <setvbuf+0x1a>
  403a3c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403a3e:	2b00      	cmp	r3, #0
  403a40:	d064      	beq.n	403b0c <setvbuf+0xe4>
  403a42:	f1b8 0f02 	cmp.w	r8, #2
  403a46:	d006      	beq.n	403a56 <setvbuf+0x2e>
  403a48:	f1b8 0f01 	cmp.w	r8, #1
  403a4c:	f200 809f 	bhi.w	403b8e <setvbuf+0x166>
  403a50:	2e00      	cmp	r6, #0
  403a52:	f2c0 809c 	blt.w	403b8e <setvbuf+0x166>
  403a56:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403a58:	07d8      	lsls	r0, r3, #31
  403a5a:	d534      	bpl.n	403ac6 <setvbuf+0x9e>
  403a5c:	4621      	mov	r1, r4
  403a5e:	4628      	mov	r0, r5
  403a60:	f001 f8fa 	bl	404c58 <_fflush_r>
  403a64:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403a66:	b141      	cbz	r1, 403a7a <setvbuf+0x52>
  403a68:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403a6c:	4299      	cmp	r1, r3
  403a6e:	d002      	beq.n	403a76 <setvbuf+0x4e>
  403a70:	4628      	mov	r0, r5
  403a72:	f001 fa6f 	bl	404f54 <_free_r>
  403a76:	2300      	movs	r3, #0
  403a78:	6323      	str	r3, [r4, #48]	; 0x30
  403a7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403a7e:	2200      	movs	r2, #0
  403a80:	61a2      	str	r2, [r4, #24]
  403a82:	6062      	str	r2, [r4, #4]
  403a84:	061a      	lsls	r2, r3, #24
  403a86:	d43a      	bmi.n	403afe <setvbuf+0xd6>
  403a88:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  403a8c:	f023 0303 	bic.w	r3, r3, #3
  403a90:	f1b8 0f02 	cmp.w	r8, #2
  403a94:	81a3      	strh	r3, [r4, #12]
  403a96:	d01d      	beq.n	403ad4 <setvbuf+0xac>
  403a98:	ab01      	add	r3, sp, #4
  403a9a:	466a      	mov	r2, sp
  403a9c:	4621      	mov	r1, r4
  403a9e:	4628      	mov	r0, r5
  403aa0:	f001 fcf6 	bl	405490 <__swhatbuf_r>
  403aa4:	89a3      	ldrh	r3, [r4, #12]
  403aa6:	4318      	orrs	r0, r3
  403aa8:	81a0      	strh	r0, [r4, #12]
  403aaa:	2e00      	cmp	r6, #0
  403aac:	d132      	bne.n	403b14 <setvbuf+0xec>
  403aae:	9e00      	ldr	r6, [sp, #0]
  403ab0:	4630      	mov	r0, r6
  403ab2:	f7ff fbeb 	bl	40328c <malloc>
  403ab6:	4607      	mov	r7, r0
  403ab8:	2800      	cmp	r0, #0
  403aba:	d06b      	beq.n	403b94 <setvbuf+0x16c>
  403abc:	89a3      	ldrh	r3, [r4, #12]
  403abe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403ac2:	81a3      	strh	r3, [r4, #12]
  403ac4:	e028      	b.n	403b18 <setvbuf+0xf0>
  403ac6:	89a3      	ldrh	r3, [r4, #12]
  403ac8:	0599      	lsls	r1, r3, #22
  403aca:	d4c7      	bmi.n	403a5c <setvbuf+0x34>
  403acc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403ace:	f001 fcdb 	bl	405488 <__retarget_lock_acquire_recursive>
  403ad2:	e7c3      	b.n	403a5c <setvbuf+0x34>
  403ad4:	2500      	movs	r5, #0
  403ad6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403ad8:	2600      	movs	r6, #0
  403ada:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403ade:	f043 0302 	orr.w	r3, r3, #2
  403ae2:	2001      	movs	r0, #1
  403ae4:	60a6      	str	r6, [r4, #8]
  403ae6:	07ce      	lsls	r6, r1, #31
  403ae8:	81a3      	strh	r3, [r4, #12]
  403aea:	6022      	str	r2, [r4, #0]
  403aec:	6122      	str	r2, [r4, #16]
  403aee:	6160      	str	r0, [r4, #20]
  403af0:	d401      	bmi.n	403af6 <setvbuf+0xce>
  403af2:	0598      	lsls	r0, r3, #22
  403af4:	d53e      	bpl.n	403b74 <setvbuf+0x14c>
  403af6:	4628      	mov	r0, r5
  403af8:	b003      	add	sp, #12
  403afa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403afe:	6921      	ldr	r1, [r4, #16]
  403b00:	4628      	mov	r0, r5
  403b02:	f001 fa27 	bl	404f54 <_free_r>
  403b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403b0a:	e7bd      	b.n	403a88 <setvbuf+0x60>
  403b0c:	4628      	mov	r0, r5
  403b0e:	f001 f8fb 	bl	404d08 <__sinit>
  403b12:	e796      	b.n	403a42 <setvbuf+0x1a>
  403b14:	2f00      	cmp	r7, #0
  403b16:	d0cb      	beq.n	403ab0 <setvbuf+0x88>
  403b18:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403b1a:	2b00      	cmp	r3, #0
  403b1c:	d033      	beq.n	403b86 <setvbuf+0x15e>
  403b1e:	9b00      	ldr	r3, [sp, #0]
  403b20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403b24:	6027      	str	r7, [r4, #0]
  403b26:	429e      	cmp	r6, r3
  403b28:	bf1c      	itt	ne
  403b2a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  403b2e:	81a2      	strhne	r2, [r4, #12]
  403b30:	f1b8 0f01 	cmp.w	r8, #1
  403b34:	bf04      	itt	eq
  403b36:	f042 0201 	orreq.w	r2, r2, #1
  403b3a:	81a2      	strheq	r2, [r4, #12]
  403b3c:	b292      	uxth	r2, r2
  403b3e:	f012 0308 	ands.w	r3, r2, #8
  403b42:	6127      	str	r7, [r4, #16]
  403b44:	6166      	str	r6, [r4, #20]
  403b46:	d00e      	beq.n	403b66 <setvbuf+0x13e>
  403b48:	07d1      	lsls	r1, r2, #31
  403b4a:	d51a      	bpl.n	403b82 <setvbuf+0x15a>
  403b4c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403b4e:	4276      	negs	r6, r6
  403b50:	2300      	movs	r3, #0
  403b52:	f015 0501 	ands.w	r5, r5, #1
  403b56:	61a6      	str	r6, [r4, #24]
  403b58:	60a3      	str	r3, [r4, #8]
  403b5a:	d009      	beq.n	403b70 <setvbuf+0x148>
  403b5c:	2500      	movs	r5, #0
  403b5e:	4628      	mov	r0, r5
  403b60:	b003      	add	sp, #12
  403b62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403b66:	60a3      	str	r3, [r4, #8]
  403b68:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403b6a:	f015 0501 	ands.w	r5, r5, #1
  403b6e:	d1f5      	bne.n	403b5c <setvbuf+0x134>
  403b70:	0593      	lsls	r3, r2, #22
  403b72:	d4c0      	bmi.n	403af6 <setvbuf+0xce>
  403b74:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403b76:	f001 fc89 	bl	40548c <__retarget_lock_release_recursive>
  403b7a:	4628      	mov	r0, r5
  403b7c:	b003      	add	sp, #12
  403b7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403b82:	60a6      	str	r6, [r4, #8]
  403b84:	e7f0      	b.n	403b68 <setvbuf+0x140>
  403b86:	4628      	mov	r0, r5
  403b88:	f001 f8be 	bl	404d08 <__sinit>
  403b8c:	e7c7      	b.n	403b1e <setvbuf+0xf6>
  403b8e:	f04f 35ff 	mov.w	r5, #4294967295
  403b92:	e7b0      	b.n	403af6 <setvbuf+0xce>
  403b94:	f8dd 9000 	ldr.w	r9, [sp]
  403b98:	45b1      	cmp	r9, r6
  403b9a:	d004      	beq.n	403ba6 <setvbuf+0x17e>
  403b9c:	4648      	mov	r0, r9
  403b9e:	f7ff fb75 	bl	40328c <malloc>
  403ba2:	4607      	mov	r7, r0
  403ba4:	b920      	cbnz	r0, 403bb0 <setvbuf+0x188>
  403ba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403baa:	f04f 35ff 	mov.w	r5, #4294967295
  403bae:	e792      	b.n	403ad6 <setvbuf+0xae>
  403bb0:	464e      	mov	r6, r9
  403bb2:	e783      	b.n	403abc <setvbuf+0x94>
  403bb4:	2040000c 	.word	0x2040000c
	...

00403bc0 <strlen>:
  403bc0:	f890 f000 	pld	[r0]
  403bc4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403bc8:	f020 0107 	bic.w	r1, r0, #7
  403bcc:	f06f 0c00 	mvn.w	ip, #0
  403bd0:	f010 0407 	ands.w	r4, r0, #7
  403bd4:	f891 f020 	pld	[r1, #32]
  403bd8:	f040 8049 	bne.w	403c6e <strlen+0xae>
  403bdc:	f04f 0400 	mov.w	r4, #0
  403be0:	f06f 0007 	mvn.w	r0, #7
  403be4:	e9d1 2300 	ldrd	r2, r3, [r1]
  403be8:	f891 f040 	pld	[r1, #64]	; 0x40
  403bec:	f100 0008 	add.w	r0, r0, #8
  403bf0:	fa82 f24c 	uadd8	r2, r2, ip
  403bf4:	faa4 f28c 	sel	r2, r4, ip
  403bf8:	fa83 f34c 	uadd8	r3, r3, ip
  403bfc:	faa2 f38c 	sel	r3, r2, ip
  403c00:	bb4b      	cbnz	r3, 403c56 <strlen+0x96>
  403c02:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403c06:	fa82 f24c 	uadd8	r2, r2, ip
  403c0a:	f100 0008 	add.w	r0, r0, #8
  403c0e:	faa4 f28c 	sel	r2, r4, ip
  403c12:	fa83 f34c 	uadd8	r3, r3, ip
  403c16:	faa2 f38c 	sel	r3, r2, ip
  403c1a:	b9e3      	cbnz	r3, 403c56 <strlen+0x96>
  403c1c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403c20:	fa82 f24c 	uadd8	r2, r2, ip
  403c24:	f100 0008 	add.w	r0, r0, #8
  403c28:	faa4 f28c 	sel	r2, r4, ip
  403c2c:	fa83 f34c 	uadd8	r3, r3, ip
  403c30:	faa2 f38c 	sel	r3, r2, ip
  403c34:	b97b      	cbnz	r3, 403c56 <strlen+0x96>
  403c36:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  403c3a:	f101 0120 	add.w	r1, r1, #32
  403c3e:	fa82 f24c 	uadd8	r2, r2, ip
  403c42:	f100 0008 	add.w	r0, r0, #8
  403c46:	faa4 f28c 	sel	r2, r4, ip
  403c4a:	fa83 f34c 	uadd8	r3, r3, ip
  403c4e:	faa2 f38c 	sel	r3, r2, ip
  403c52:	2b00      	cmp	r3, #0
  403c54:	d0c6      	beq.n	403be4 <strlen+0x24>
  403c56:	2a00      	cmp	r2, #0
  403c58:	bf04      	itt	eq
  403c5a:	3004      	addeq	r0, #4
  403c5c:	461a      	moveq	r2, r3
  403c5e:	ba12      	rev	r2, r2
  403c60:	fab2 f282 	clz	r2, r2
  403c64:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403c68:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403c6c:	4770      	bx	lr
  403c6e:	e9d1 2300 	ldrd	r2, r3, [r1]
  403c72:	f004 0503 	and.w	r5, r4, #3
  403c76:	f1c4 0000 	rsb	r0, r4, #0
  403c7a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  403c7e:	f014 0f04 	tst.w	r4, #4
  403c82:	f891 f040 	pld	[r1, #64]	; 0x40
  403c86:	fa0c f505 	lsl.w	r5, ip, r5
  403c8a:	ea62 0205 	orn	r2, r2, r5
  403c8e:	bf1c      	itt	ne
  403c90:	ea63 0305 	ornne	r3, r3, r5
  403c94:	4662      	movne	r2, ip
  403c96:	f04f 0400 	mov.w	r4, #0
  403c9a:	e7a9      	b.n	403bf0 <strlen+0x30>

00403c9c <__sprint_r.part.0>:
  403c9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ca0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  403ca2:	049c      	lsls	r4, r3, #18
  403ca4:	4693      	mov	fp, r2
  403ca6:	d52f      	bpl.n	403d08 <__sprint_r.part.0+0x6c>
  403ca8:	6893      	ldr	r3, [r2, #8]
  403caa:	6812      	ldr	r2, [r2, #0]
  403cac:	b353      	cbz	r3, 403d04 <__sprint_r.part.0+0x68>
  403cae:	460e      	mov	r6, r1
  403cb0:	4607      	mov	r7, r0
  403cb2:	f102 0908 	add.w	r9, r2, #8
  403cb6:	e919 0420 	ldmdb	r9, {r5, sl}
  403cba:	ea5f 089a 	movs.w	r8, sl, lsr #2
  403cbe:	d017      	beq.n	403cf0 <__sprint_r.part.0+0x54>
  403cc0:	3d04      	subs	r5, #4
  403cc2:	2400      	movs	r4, #0
  403cc4:	e001      	b.n	403cca <__sprint_r.part.0+0x2e>
  403cc6:	45a0      	cmp	r8, r4
  403cc8:	d010      	beq.n	403cec <__sprint_r.part.0+0x50>
  403cca:	4632      	mov	r2, r6
  403ccc:	f855 1f04 	ldr.w	r1, [r5, #4]!
  403cd0:	4638      	mov	r0, r7
  403cd2:	f001 f8bb 	bl	404e4c <_fputwc_r>
  403cd6:	1c43      	adds	r3, r0, #1
  403cd8:	f104 0401 	add.w	r4, r4, #1
  403cdc:	d1f3      	bne.n	403cc6 <__sprint_r.part.0+0x2a>
  403cde:	2300      	movs	r3, #0
  403ce0:	f8cb 3008 	str.w	r3, [fp, #8]
  403ce4:	f8cb 3004 	str.w	r3, [fp, #4]
  403ce8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403cec:	f8db 3008 	ldr.w	r3, [fp, #8]
  403cf0:	f02a 0a03 	bic.w	sl, sl, #3
  403cf4:	eba3 030a 	sub.w	r3, r3, sl
  403cf8:	f8cb 3008 	str.w	r3, [fp, #8]
  403cfc:	f109 0908 	add.w	r9, r9, #8
  403d00:	2b00      	cmp	r3, #0
  403d02:	d1d8      	bne.n	403cb6 <__sprint_r.part.0+0x1a>
  403d04:	2000      	movs	r0, #0
  403d06:	e7ea      	b.n	403cde <__sprint_r.part.0+0x42>
  403d08:	f001 fa0a 	bl	405120 <__sfvwrite_r>
  403d0c:	2300      	movs	r3, #0
  403d0e:	f8cb 3008 	str.w	r3, [fp, #8]
  403d12:	f8cb 3004 	str.w	r3, [fp, #4]
  403d16:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d1a:	bf00      	nop

00403d1c <_vfiprintf_r>:
  403d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403d20:	b0ad      	sub	sp, #180	; 0xb4
  403d22:	461d      	mov	r5, r3
  403d24:	468b      	mov	fp, r1
  403d26:	4690      	mov	r8, r2
  403d28:	9307      	str	r3, [sp, #28]
  403d2a:	9006      	str	r0, [sp, #24]
  403d2c:	b118      	cbz	r0, 403d36 <_vfiprintf_r+0x1a>
  403d2e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403d30:	2b00      	cmp	r3, #0
  403d32:	f000 80f3 	beq.w	403f1c <_vfiprintf_r+0x200>
  403d36:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403d3a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  403d3e:	07df      	lsls	r7, r3, #31
  403d40:	b281      	uxth	r1, r0
  403d42:	d402      	bmi.n	403d4a <_vfiprintf_r+0x2e>
  403d44:	058e      	lsls	r6, r1, #22
  403d46:	f140 80fc 	bpl.w	403f42 <_vfiprintf_r+0x226>
  403d4a:	048c      	lsls	r4, r1, #18
  403d4c:	d40a      	bmi.n	403d64 <_vfiprintf_r+0x48>
  403d4e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403d52:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  403d56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  403d5a:	f8ab 100c 	strh.w	r1, [fp, #12]
  403d5e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  403d62:	b289      	uxth	r1, r1
  403d64:	0708      	lsls	r0, r1, #28
  403d66:	f140 80b3 	bpl.w	403ed0 <_vfiprintf_r+0x1b4>
  403d6a:	f8db 3010 	ldr.w	r3, [fp, #16]
  403d6e:	2b00      	cmp	r3, #0
  403d70:	f000 80ae 	beq.w	403ed0 <_vfiprintf_r+0x1b4>
  403d74:	f001 031a 	and.w	r3, r1, #26
  403d78:	2b0a      	cmp	r3, #10
  403d7a:	f000 80b5 	beq.w	403ee8 <_vfiprintf_r+0x1cc>
  403d7e:	2300      	movs	r3, #0
  403d80:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  403d84:	930b      	str	r3, [sp, #44]	; 0x2c
  403d86:	9311      	str	r3, [sp, #68]	; 0x44
  403d88:	9310      	str	r3, [sp, #64]	; 0x40
  403d8a:	9303      	str	r3, [sp, #12]
  403d8c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  403d90:	46ca      	mov	sl, r9
  403d92:	f8cd b010 	str.w	fp, [sp, #16]
  403d96:	f898 3000 	ldrb.w	r3, [r8]
  403d9a:	4644      	mov	r4, r8
  403d9c:	b1fb      	cbz	r3, 403dde <_vfiprintf_r+0xc2>
  403d9e:	2b25      	cmp	r3, #37	; 0x25
  403da0:	d102      	bne.n	403da8 <_vfiprintf_r+0x8c>
  403da2:	e01c      	b.n	403dde <_vfiprintf_r+0xc2>
  403da4:	2b25      	cmp	r3, #37	; 0x25
  403da6:	d003      	beq.n	403db0 <_vfiprintf_r+0x94>
  403da8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403dac:	2b00      	cmp	r3, #0
  403dae:	d1f9      	bne.n	403da4 <_vfiprintf_r+0x88>
  403db0:	eba4 0508 	sub.w	r5, r4, r8
  403db4:	b19d      	cbz	r5, 403dde <_vfiprintf_r+0xc2>
  403db6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403db8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403dba:	f8ca 8000 	str.w	r8, [sl]
  403dbe:	3301      	adds	r3, #1
  403dc0:	442a      	add	r2, r5
  403dc2:	2b07      	cmp	r3, #7
  403dc4:	f8ca 5004 	str.w	r5, [sl, #4]
  403dc8:	9211      	str	r2, [sp, #68]	; 0x44
  403dca:	9310      	str	r3, [sp, #64]	; 0x40
  403dcc:	dd7a      	ble.n	403ec4 <_vfiprintf_r+0x1a8>
  403dce:	2a00      	cmp	r2, #0
  403dd0:	f040 84b0 	bne.w	404734 <_vfiprintf_r+0xa18>
  403dd4:	9b03      	ldr	r3, [sp, #12]
  403dd6:	9210      	str	r2, [sp, #64]	; 0x40
  403dd8:	442b      	add	r3, r5
  403dda:	46ca      	mov	sl, r9
  403ddc:	9303      	str	r3, [sp, #12]
  403dde:	7823      	ldrb	r3, [r4, #0]
  403de0:	2b00      	cmp	r3, #0
  403de2:	f000 83e0 	beq.w	4045a6 <_vfiprintf_r+0x88a>
  403de6:	2000      	movs	r0, #0
  403de8:	f04f 0300 	mov.w	r3, #0
  403dec:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403df0:	f104 0801 	add.w	r8, r4, #1
  403df4:	7862      	ldrb	r2, [r4, #1]
  403df6:	4605      	mov	r5, r0
  403df8:	4606      	mov	r6, r0
  403dfa:	4603      	mov	r3, r0
  403dfc:	f04f 34ff 	mov.w	r4, #4294967295
  403e00:	f108 0801 	add.w	r8, r8, #1
  403e04:	f1a2 0120 	sub.w	r1, r2, #32
  403e08:	2958      	cmp	r1, #88	; 0x58
  403e0a:	f200 82de 	bhi.w	4043ca <_vfiprintf_r+0x6ae>
  403e0e:	e8df f011 	tbh	[pc, r1, lsl #1]
  403e12:	0221      	.short	0x0221
  403e14:	02dc02dc 	.word	0x02dc02dc
  403e18:	02dc0229 	.word	0x02dc0229
  403e1c:	02dc02dc 	.word	0x02dc02dc
  403e20:	02dc02dc 	.word	0x02dc02dc
  403e24:	028902dc 	.word	0x028902dc
  403e28:	02dc0295 	.word	0x02dc0295
  403e2c:	02bd00a2 	.word	0x02bd00a2
  403e30:	019f02dc 	.word	0x019f02dc
  403e34:	01a401a4 	.word	0x01a401a4
  403e38:	01a401a4 	.word	0x01a401a4
  403e3c:	01a401a4 	.word	0x01a401a4
  403e40:	01a401a4 	.word	0x01a401a4
  403e44:	02dc01a4 	.word	0x02dc01a4
  403e48:	02dc02dc 	.word	0x02dc02dc
  403e4c:	02dc02dc 	.word	0x02dc02dc
  403e50:	02dc02dc 	.word	0x02dc02dc
  403e54:	02dc02dc 	.word	0x02dc02dc
  403e58:	01b202dc 	.word	0x01b202dc
  403e5c:	02dc02dc 	.word	0x02dc02dc
  403e60:	02dc02dc 	.word	0x02dc02dc
  403e64:	02dc02dc 	.word	0x02dc02dc
  403e68:	02dc02dc 	.word	0x02dc02dc
  403e6c:	02dc02dc 	.word	0x02dc02dc
  403e70:	02dc0197 	.word	0x02dc0197
  403e74:	02dc02dc 	.word	0x02dc02dc
  403e78:	02dc02dc 	.word	0x02dc02dc
  403e7c:	02dc019b 	.word	0x02dc019b
  403e80:	025302dc 	.word	0x025302dc
  403e84:	02dc02dc 	.word	0x02dc02dc
  403e88:	02dc02dc 	.word	0x02dc02dc
  403e8c:	02dc02dc 	.word	0x02dc02dc
  403e90:	02dc02dc 	.word	0x02dc02dc
  403e94:	02dc02dc 	.word	0x02dc02dc
  403e98:	021b025a 	.word	0x021b025a
  403e9c:	02dc02dc 	.word	0x02dc02dc
  403ea0:	026e02dc 	.word	0x026e02dc
  403ea4:	02dc021b 	.word	0x02dc021b
  403ea8:	027302dc 	.word	0x027302dc
  403eac:	01f502dc 	.word	0x01f502dc
  403eb0:	02090182 	.word	0x02090182
  403eb4:	02dc02d7 	.word	0x02dc02d7
  403eb8:	02dc029a 	.word	0x02dc029a
  403ebc:	02dc00a7 	.word	0x02dc00a7
  403ec0:	022e02dc 	.word	0x022e02dc
  403ec4:	f10a 0a08 	add.w	sl, sl, #8
  403ec8:	9b03      	ldr	r3, [sp, #12]
  403eca:	442b      	add	r3, r5
  403ecc:	9303      	str	r3, [sp, #12]
  403ece:	e786      	b.n	403dde <_vfiprintf_r+0xc2>
  403ed0:	4659      	mov	r1, fp
  403ed2:	9806      	ldr	r0, [sp, #24]
  403ed4:	f000 fdac 	bl	404a30 <__swsetup_r>
  403ed8:	bb18      	cbnz	r0, 403f22 <_vfiprintf_r+0x206>
  403eda:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  403ede:	f001 031a 	and.w	r3, r1, #26
  403ee2:	2b0a      	cmp	r3, #10
  403ee4:	f47f af4b 	bne.w	403d7e <_vfiprintf_r+0x62>
  403ee8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  403eec:	2b00      	cmp	r3, #0
  403eee:	f6ff af46 	blt.w	403d7e <_vfiprintf_r+0x62>
  403ef2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403ef6:	07db      	lsls	r3, r3, #31
  403ef8:	d405      	bmi.n	403f06 <_vfiprintf_r+0x1ea>
  403efa:	058f      	lsls	r7, r1, #22
  403efc:	d403      	bmi.n	403f06 <_vfiprintf_r+0x1ea>
  403efe:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403f02:	f001 fac3 	bl	40548c <__retarget_lock_release_recursive>
  403f06:	462b      	mov	r3, r5
  403f08:	4642      	mov	r2, r8
  403f0a:	4659      	mov	r1, fp
  403f0c:	9806      	ldr	r0, [sp, #24]
  403f0e:	f000 fd4d 	bl	4049ac <__sbprintf>
  403f12:	9003      	str	r0, [sp, #12]
  403f14:	9803      	ldr	r0, [sp, #12]
  403f16:	b02d      	add	sp, #180	; 0xb4
  403f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f1c:	f000 fef4 	bl	404d08 <__sinit>
  403f20:	e709      	b.n	403d36 <_vfiprintf_r+0x1a>
  403f22:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403f26:	07d9      	lsls	r1, r3, #31
  403f28:	d404      	bmi.n	403f34 <_vfiprintf_r+0x218>
  403f2a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403f2e:	059a      	lsls	r2, r3, #22
  403f30:	f140 84aa 	bpl.w	404888 <_vfiprintf_r+0xb6c>
  403f34:	f04f 33ff 	mov.w	r3, #4294967295
  403f38:	9303      	str	r3, [sp, #12]
  403f3a:	9803      	ldr	r0, [sp, #12]
  403f3c:	b02d      	add	sp, #180	; 0xb4
  403f3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f42:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403f46:	f001 fa9f 	bl	405488 <__retarget_lock_acquire_recursive>
  403f4a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  403f4e:	b281      	uxth	r1, r0
  403f50:	e6fb      	b.n	403d4a <_vfiprintf_r+0x2e>
  403f52:	4276      	negs	r6, r6
  403f54:	9207      	str	r2, [sp, #28]
  403f56:	f043 0304 	orr.w	r3, r3, #4
  403f5a:	f898 2000 	ldrb.w	r2, [r8]
  403f5e:	e74f      	b.n	403e00 <_vfiprintf_r+0xe4>
  403f60:	9608      	str	r6, [sp, #32]
  403f62:	069e      	lsls	r6, r3, #26
  403f64:	f100 8450 	bmi.w	404808 <_vfiprintf_r+0xaec>
  403f68:	9907      	ldr	r1, [sp, #28]
  403f6a:	06dd      	lsls	r5, r3, #27
  403f6c:	460a      	mov	r2, r1
  403f6e:	f100 83ef 	bmi.w	404750 <_vfiprintf_r+0xa34>
  403f72:	0658      	lsls	r0, r3, #25
  403f74:	f140 83ec 	bpl.w	404750 <_vfiprintf_r+0xa34>
  403f78:	880e      	ldrh	r6, [r1, #0]
  403f7a:	3104      	adds	r1, #4
  403f7c:	2700      	movs	r7, #0
  403f7e:	2201      	movs	r2, #1
  403f80:	9107      	str	r1, [sp, #28]
  403f82:	f04f 0100 	mov.w	r1, #0
  403f86:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  403f8a:	2500      	movs	r5, #0
  403f8c:	1c61      	adds	r1, r4, #1
  403f8e:	f000 8116 	beq.w	4041be <_vfiprintf_r+0x4a2>
  403f92:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  403f96:	9102      	str	r1, [sp, #8]
  403f98:	ea56 0107 	orrs.w	r1, r6, r7
  403f9c:	f040 8114 	bne.w	4041c8 <_vfiprintf_r+0x4ac>
  403fa0:	2c00      	cmp	r4, #0
  403fa2:	f040 835c 	bne.w	40465e <_vfiprintf_r+0x942>
  403fa6:	2a00      	cmp	r2, #0
  403fa8:	f040 83b7 	bne.w	40471a <_vfiprintf_r+0x9fe>
  403fac:	f013 0301 	ands.w	r3, r3, #1
  403fb0:	9305      	str	r3, [sp, #20]
  403fb2:	f000 8457 	beq.w	404864 <_vfiprintf_r+0xb48>
  403fb6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  403fba:	2330      	movs	r3, #48	; 0x30
  403fbc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  403fc0:	9b05      	ldr	r3, [sp, #20]
  403fc2:	42a3      	cmp	r3, r4
  403fc4:	bfb8      	it	lt
  403fc6:	4623      	movlt	r3, r4
  403fc8:	9301      	str	r3, [sp, #4]
  403fca:	b10d      	cbz	r5, 403fd0 <_vfiprintf_r+0x2b4>
  403fcc:	3301      	adds	r3, #1
  403fce:	9301      	str	r3, [sp, #4]
  403fd0:	9b02      	ldr	r3, [sp, #8]
  403fd2:	f013 0302 	ands.w	r3, r3, #2
  403fd6:	9309      	str	r3, [sp, #36]	; 0x24
  403fd8:	d002      	beq.n	403fe0 <_vfiprintf_r+0x2c4>
  403fda:	9b01      	ldr	r3, [sp, #4]
  403fdc:	3302      	adds	r3, #2
  403fde:	9301      	str	r3, [sp, #4]
  403fe0:	9b02      	ldr	r3, [sp, #8]
  403fe2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  403fe6:	930a      	str	r3, [sp, #40]	; 0x28
  403fe8:	f040 8217 	bne.w	40441a <_vfiprintf_r+0x6fe>
  403fec:	9b08      	ldr	r3, [sp, #32]
  403fee:	9a01      	ldr	r2, [sp, #4]
  403ff0:	1a9d      	subs	r5, r3, r2
  403ff2:	2d00      	cmp	r5, #0
  403ff4:	f340 8211 	ble.w	40441a <_vfiprintf_r+0x6fe>
  403ff8:	2d10      	cmp	r5, #16
  403ffa:	f340 8490 	ble.w	40491e <_vfiprintf_r+0xc02>
  403ffe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404000:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404002:	4ec4      	ldr	r6, [pc, #784]	; (404314 <_vfiprintf_r+0x5f8>)
  404004:	46d6      	mov	lr, sl
  404006:	2710      	movs	r7, #16
  404008:	46a2      	mov	sl, r4
  40400a:	4619      	mov	r1, r3
  40400c:	9c06      	ldr	r4, [sp, #24]
  40400e:	e007      	b.n	404020 <_vfiprintf_r+0x304>
  404010:	f101 0c02 	add.w	ip, r1, #2
  404014:	f10e 0e08 	add.w	lr, lr, #8
  404018:	4601      	mov	r1, r0
  40401a:	3d10      	subs	r5, #16
  40401c:	2d10      	cmp	r5, #16
  40401e:	dd11      	ble.n	404044 <_vfiprintf_r+0x328>
  404020:	1c48      	adds	r0, r1, #1
  404022:	3210      	adds	r2, #16
  404024:	2807      	cmp	r0, #7
  404026:	9211      	str	r2, [sp, #68]	; 0x44
  404028:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40402c:	9010      	str	r0, [sp, #64]	; 0x40
  40402e:	ddef      	ble.n	404010 <_vfiprintf_r+0x2f4>
  404030:	2a00      	cmp	r2, #0
  404032:	f040 81e4 	bne.w	4043fe <_vfiprintf_r+0x6e2>
  404036:	3d10      	subs	r5, #16
  404038:	2d10      	cmp	r5, #16
  40403a:	4611      	mov	r1, r2
  40403c:	f04f 0c01 	mov.w	ip, #1
  404040:	46ce      	mov	lr, r9
  404042:	dced      	bgt.n	404020 <_vfiprintf_r+0x304>
  404044:	4654      	mov	r4, sl
  404046:	4661      	mov	r1, ip
  404048:	46f2      	mov	sl, lr
  40404a:	442a      	add	r2, r5
  40404c:	2907      	cmp	r1, #7
  40404e:	9211      	str	r2, [sp, #68]	; 0x44
  404050:	f8ca 6000 	str.w	r6, [sl]
  404054:	f8ca 5004 	str.w	r5, [sl, #4]
  404058:	9110      	str	r1, [sp, #64]	; 0x40
  40405a:	f300 82ec 	bgt.w	404636 <_vfiprintf_r+0x91a>
  40405e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404062:	f10a 0a08 	add.w	sl, sl, #8
  404066:	1c48      	adds	r0, r1, #1
  404068:	2d00      	cmp	r5, #0
  40406a:	f040 81de 	bne.w	40442a <_vfiprintf_r+0x70e>
  40406e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404070:	2b00      	cmp	r3, #0
  404072:	f000 81f8 	beq.w	404466 <_vfiprintf_r+0x74a>
  404076:	3202      	adds	r2, #2
  404078:	a90e      	add	r1, sp, #56	; 0x38
  40407a:	2302      	movs	r3, #2
  40407c:	2807      	cmp	r0, #7
  40407e:	9211      	str	r2, [sp, #68]	; 0x44
  404080:	9010      	str	r0, [sp, #64]	; 0x40
  404082:	e88a 000a 	stmia.w	sl, {r1, r3}
  404086:	f340 81ea 	ble.w	40445e <_vfiprintf_r+0x742>
  40408a:	2a00      	cmp	r2, #0
  40408c:	f040 838c 	bne.w	4047a8 <_vfiprintf_r+0xa8c>
  404090:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404092:	2b80      	cmp	r3, #128	; 0x80
  404094:	f04f 0001 	mov.w	r0, #1
  404098:	4611      	mov	r1, r2
  40409a:	46ca      	mov	sl, r9
  40409c:	f040 81e7 	bne.w	40446e <_vfiprintf_r+0x752>
  4040a0:	9b08      	ldr	r3, [sp, #32]
  4040a2:	9d01      	ldr	r5, [sp, #4]
  4040a4:	1b5e      	subs	r6, r3, r5
  4040a6:	2e00      	cmp	r6, #0
  4040a8:	f340 81e1 	ble.w	40446e <_vfiprintf_r+0x752>
  4040ac:	2e10      	cmp	r6, #16
  4040ae:	4d9a      	ldr	r5, [pc, #616]	; (404318 <_vfiprintf_r+0x5fc>)
  4040b0:	f340 8450 	ble.w	404954 <_vfiprintf_r+0xc38>
  4040b4:	46d4      	mov	ip, sl
  4040b6:	2710      	movs	r7, #16
  4040b8:	46a2      	mov	sl, r4
  4040ba:	9c06      	ldr	r4, [sp, #24]
  4040bc:	e007      	b.n	4040ce <_vfiprintf_r+0x3b2>
  4040be:	f101 0e02 	add.w	lr, r1, #2
  4040c2:	f10c 0c08 	add.w	ip, ip, #8
  4040c6:	4601      	mov	r1, r0
  4040c8:	3e10      	subs	r6, #16
  4040ca:	2e10      	cmp	r6, #16
  4040cc:	dd11      	ble.n	4040f2 <_vfiprintf_r+0x3d6>
  4040ce:	1c48      	adds	r0, r1, #1
  4040d0:	3210      	adds	r2, #16
  4040d2:	2807      	cmp	r0, #7
  4040d4:	9211      	str	r2, [sp, #68]	; 0x44
  4040d6:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4040da:	9010      	str	r0, [sp, #64]	; 0x40
  4040dc:	ddef      	ble.n	4040be <_vfiprintf_r+0x3a2>
  4040de:	2a00      	cmp	r2, #0
  4040e0:	f040 829d 	bne.w	40461e <_vfiprintf_r+0x902>
  4040e4:	3e10      	subs	r6, #16
  4040e6:	2e10      	cmp	r6, #16
  4040e8:	f04f 0e01 	mov.w	lr, #1
  4040ec:	4611      	mov	r1, r2
  4040ee:	46cc      	mov	ip, r9
  4040f0:	dced      	bgt.n	4040ce <_vfiprintf_r+0x3b2>
  4040f2:	4654      	mov	r4, sl
  4040f4:	46e2      	mov	sl, ip
  4040f6:	4432      	add	r2, r6
  4040f8:	f1be 0f07 	cmp.w	lr, #7
  4040fc:	9211      	str	r2, [sp, #68]	; 0x44
  4040fe:	e88a 0060 	stmia.w	sl, {r5, r6}
  404102:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  404106:	f300 8369 	bgt.w	4047dc <_vfiprintf_r+0xac0>
  40410a:	f10a 0a08 	add.w	sl, sl, #8
  40410e:	f10e 0001 	add.w	r0, lr, #1
  404112:	4671      	mov	r1, lr
  404114:	e1ab      	b.n	40446e <_vfiprintf_r+0x752>
  404116:	9608      	str	r6, [sp, #32]
  404118:	f013 0220 	ands.w	r2, r3, #32
  40411c:	f040 838c 	bne.w	404838 <_vfiprintf_r+0xb1c>
  404120:	f013 0110 	ands.w	r1, r3, #16
  404124:	f040 831a 	bne.w	40475c <_vfiprintf_r+0xa40>
  404128:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40412c:	f000 8316 	beq.w	40475c <_vfiprintf_r+0xa40>
  404130:	9807      	ldr	r0, [sp, #28]
  404132:	460a      	mov	r2, r1
  404134:	4601      	mov	r1, r0
  404136:	3104      	adds	r1, #4
  404138:	8806      	ldrh	r6, [r0, #0]
  40413a:	9107      	str	r1, [sp, #28]
  40413c:	2700      	movs	r7, #0
  40413e:	e720      	b.n	403f82 <_vfiprintf_r+0x266>
  404140:	9608      	str	r6, [sp, #32]
  404142:	f043 0310 	orr.w	r3, r3, #16
  404146:	e7e7      	b.n	404118 <_vfiprintf_r+0x3fc>
  404148:	9608      	str	r6, [sp, #32]
  40414a:	f043 0310 	orr.w	r3, r3, #16
  40414e:	e708      	b.n	403f62 <_vfiprintf_r+0x246>
  404150:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404154:	f898 2000 	ldrb.w	r2, [r8]
  404158:	e652      	b.n	403e00 <_vfiprintf_r+0xe4>
  40415a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40415e:	2600      	movs	r6, #0
  404160:	f818 2b01 	ldrb.w	r2, [r8], #1
  404164:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404168:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  40416c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404170:	2909      	cmp	r1, #9
  404172:	d9f5      	bls.n	404160 <_vfiprintf_r+0x444>
  404174:	e646      	b.n	403e04 <_vfiprintf_r+0xe8>
  404176:	9608      	str	r6, [sp, #32]
  404178:	2800      	cmp	r0, #0
  40417a:	f040 8408 	bne.w	40498e <_vfiprintf_r+0xc72>
  40417e:	f043 0310 	orr.w	r3, r3, #16
  404182:	069e      	lsls	r6, r3, #26
  404184:	f100 834c 	bmi.w	404820 <_vfiprintf_r+0xb04>
  404188:	06dd      	lsls	r5, r3, #27
  40418a:	f100 82f3 	bmi.w	404774 <_vfiprintf_r+0xa58>
  40418e:	0658      	lsls	r0, r3, #25
  404190:	f140 82f0 	bpl.w	404774 <_vfiprintf_r+0xa58>
  404194:	9d07      	ldr	r5, [sp, #28]
  404196:	f9b5 6000 	ldrsh.w	r6, [r5]
  40419a:	462a      	mov	r2, r5
  40419c:	17f7      	asrs	r7, r6, #31
  40419e:	3204      	adds	r2, #4
  4041a0:	4630      	mov	r0, r6
  4041a2:	4639      	mov	r1, r7
  4041a4:	9207      	str	r2, [sp, #28]
  4041a6:	2800      	cmp	r0, #0
  4041a8:	f171 0200 	sbcs.w	r2, r1, #0
  4041ac:	f2c0 835d 	blt.w	40486a <_vfiprintf_r+0xb4e>
  4041b0:	1c61      	adds	r1, r4, #1
  4041b2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4041b6:	f04f 0201 	mov.w	r2, #1
  4041ba:	f47f aeea 	bne.w	403f92 <_vfiprintf_r+0x276>
  4041be:	ea56 0107 	orrs.w	r1, r6, r7
  4041c2:	f000 824d 	beq.w	404660 <_vfiprintf_r+0x944>
  4041c6:	9302      	str	r3, [sp, #8]
  4041c8:	2a01      	cmp	r2, #1
  4041ca:	f000 828c 	beq.w	4046e6 <_vfiprintf_r+0x9ca>
  4041ce:	2a02      	cmp	r2, #2
  4041d0:	f040 825c 	bne.w	40468c <_vfiprintf_r+0x970>
  4041d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4041d6:	46cb      	mov	fp, r9
  4041d8:	0933      	lsrs	r3, r6, #4
  4041da:	f006 010f 	and.w	r1, r6, #15
  4041de:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4041e2:	093a      	lsrs	r2, r7, #4
  4041e4:	461e      	mov	r6, r3
  4041e6:	4617      	mov	r7, r2
  4041e8:	5c43      	ldrb	r3, [r0, r1]
  4041ea:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4041ee:	ea56 0307 	orrs.w	r3, r6, r7
  4041f2:	d1f1      	bne.n	4041d8 <_vfiprintf_r+0x4bc>
  4041f4:	eba9 030b 	sub.w	r3, r9, fp
  4041f8:	9305      	str	r3, [sp, #20]
  4041fa:	e6e1      	b.n	403fc0 <_vfiprintf_r+0x2a4>
  4041fc:	2800      	cmp	r0, #0
  4041fe:	f040 83c0 	bne.w	404982 <_vfiprintf_r+0xc66>
  404202:	0699      	lsls	r1, r3, #26
  404204:	f100 8367 	bmi.w	4048d6 <_vfiprintf_r+0xbba>
  404208:	06da      	lsls	r2, r3, #27
  40420a:	f100 80f1 	bmi.w	4043f0 <_vfiprintf_r+0x6d4>
  40420e:	065b      	lsls	r3, r3, #25
  404210:	f140 80ee 	bpl.w	4043f0 <_vfiprintf_r+0x6d4>
  404214:	9a07      	ldr	r2, [sp, #28]
  404216:	6813      	ldr	r3, [r2, #0]
  404218:	3204      	adds	r2, #4
  40421a:	9207      	str	r2, [sp, #28]
  40421c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  404220:	801a      	strh	r2, [r3, #0]
  404222:	e5b8      	b.n	403d96 <_vfiprintf_r+0x7a>
  404224:	9807      	ldr	r0, [sp, #28]
  404226:	4a3d      	ldr	r2, [pc, #244]	; (40431c <_vfiprintf_r+0x600>)
  404228:	9608      	str	r6, [sp, #32]
  40422a:	920b      	str	r2, [sp, #44]	; 0x2c
  40422c:	6806      	ldr	r6, [r0, #0]
  40422e:	2278      	movs	r2, #120	; 0x78
  404230:	2130      	movs	r1, #48	; 0x30
  404232:	3004      	adds	r0, #4
  404234:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404238:	f043 0302 	orr.w	r3, r3, #2
  40423c:	9007      	str	r0, [sp, #28]
  40423e:	2700      	movs	r7, #0
  404240:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404244:	2202      	movs	r2, #2
  404246:	e69c      	b.n	403f82 <_vfiprintf_r+0x266>
  404248:	9608      	str	r6, [sp, #32]
  40424a:	2800      	cmp	r0, #0
  40424c:	d099      	beq.n	404182 <_vfiprintf_r+0x466>
  40424e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404252:	e796      	b.n	404182 <_vfiprintf_r+0x466>
  404254:	f898 2000 	ldrb.w	r2, [r8]
  404258:	2d00      	cmp	r5, #0
  40425a:	f47f add1 	bne.w	403e00 <_vfiprintf_r+0xe4>
  40425e:	2001      	movs	r0, #1
  404260:	2520      	movs	r5, #32
  404262:	e5cd      	b.n	403e00 <_vfiprintf_r+0xe4>
  404264:	f043 0301 	orr.w	r3, r3, #1
  404268:	f898 2000 	ldrb.w	r2, [r8]
  40426c:	e5c8      	b.n	403e00 <_vfiprintf_r+0xe4>
  40426e:	9608      	str	r6, [sp, #32]
  404270:	2800      	cmp	r0, #0
  404272:	f040 8393 	bne.w	40499c <_vfiprintf_r+0xc80>
  404276:	4929      	ldr	r1, [pc, #164]	; (40431c <_vfiprintf_r+0x600>)
  404278:	910b      	str	r1, [sp, #44]	; 0x2c
  40427a:	069f      	lsls	r7, r3, #26
  40427c:	f100 82e8 	bmi.w	404850 <_vfiprintf_r+0xb34>
  404280:	9807      	ldr	r0, [sp, #28]
  404282:	06de      	lsls	r6, r3, #27
  404284:	4601      	mov	r1, r0
  404286:	f100 8270 	bmi.w	40476a <_vfiprintf_r+0xa4e>
  40428a:	065d      	lsls	r5, r3, #25
  40428c:	f140 826d 	bpl.w	40476a <_vfiprintf_r+0xa4e>
  404290:	3104      	adds	r1, #4
  404292:	8806      	ldrh	r6, [r0, #0]
  404294:	9107      	str	r1, [sp, #28]
  404296:	2700      	movs	r7, #0
  404298:	07d8      	lsls	r0, r3, #31
  40429a:	f140 8222 	bpl.w	4046e2 <_vfiprintf_r+0x9c6>
  40429e:	ea56 0107 	orrs.w	r1, r6, r7
  4042a2:	f000 821e 	beq.w	4046e2 <_vfiprintf_r+0x9c6>
  4042a6:	2130      	movs	r1, #48	; 0x30
  4042a8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4042ac:	f043 0302 	orr.w	r3, r3, #2
  4042b0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4042b4:	2202      	movs	r2, #2
  4042b6:	e664      	b.n	403f82 <_vfiprintf_r+0x266>
  4042b8:	9608      	str	r6, [sp, #32]
  4042ba:	2800      	cmp	r0, #0
  4042bc:	f040 836b 	bne.w	404996 <_vfiprintf_r+0xc7a>
  4042c0:	4917      	ldr	r1, [pc, #92]	; (404320 <_vfiprintf_r+0x604>)
  4042c2:	910b      	str	r1, [sp, #44]	; 0x2c
  4042c4:	e7d9      	b.n	40427a <_vfiprintf_r+0x55e>
  4042c6:	9907      	ldr	r1, [sp, #28]
  4042c8:	9608      	str	r6, [sp, #32]
  4042ca:	680a      	ldr	r2, [r1, #0]
  4042cc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4042d0:	f04f 0000 	mov.w	r0, #0
  4042d4:	460a      	mov	r2, r1
  4042d6:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4042da:	3204      	adds	r2, #4
  4042dc:	2001      	movs	r0, #1
  4042de:	9001      	str	r0, [sp, #4]
  4042e0:	9207      	str	r2, [sp, #28]
  4042e2:	9005      	str	r0, [sp, #20]
  4042e4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4042e8:	9302      	str	r3, [sp, #8]
  4042ea:	2400      	movs	r4, #0
  4042ec:	e670      	b.n	403fd0 <_vfiprintf_r+0x2b4>
  4042ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4042f2:	f898 2000 	ldrb.w	r2, [r8]
  4042f6:	e583      	b.n	403e00 <_vfiprintf_r+0xe4>
  4042f8:	f898 2000 	ldrb.w	r2, [r8]
  4042fc:	2a6c      	cmp	r2, #108	; 0x6c
  4042fe:	bf03      	ittte	eq
  404300:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  404304:	f043 0320 	orreq.w	r3, r3, #32
  404308:	f108 0801 	addeq.w	r8, r8, #1
  40430c:	f043 0310 	orrne.w	r3, r3, #16
  404310:	e576      	b.n	403e00 <_vfiprintf_r+0xe4>
  404312:	bf00      	nop
  404314:	0040630c 	.word	0x0040630c
  404318:	0040631c 	.word	0x0040631c
  40431c:	004062f0 	.word	0x004062f0
  404320:	004062dc 	.word	0x004062dc
  404324:	9907      	ldr	r1, [sp, #28]
  404326:	680e      	ldr	r6, [r1, #0]
  404328:	460a      	mov	r2, r1
  40432a:	2e00      	cmp	r6, #0
  40432c:	f102 0204 	add.w	r2, r2, #4
  404330:	f6ff ae0f 	blt.w	403f52 <_vfiprintf_r+0x236>
  404334:	9207      	str	r2, [sp, #28]
  404336:	f898 2000 	ldrb.w	r2, [r8]
  40433a:	e561      	b.n	403e00 <_vfiprintf_r+0xe4>
  40433c:	f898 2000 	ldrb.w	r2, [r8]
  404340:	2001      	movs	r0, #1
  404342:	252b      	movs	r5, #43	; 0x2b
  404344:	e55c      	b.n	403e00 <_vfiprintf_r+0xe4>
  404346:	9907      	ldr	r1, [sp, #28]
  404348:	9608      	str	r6, [sp, #32]
  40434a:	f8d1 b000 	ldr.w	fp, [r1]
  40434e:	f04f 0200 	mov.w	r2, #0
  404352:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404356:	1d0e      	adds	r6, r1, #4
  404358:	f1bb 0f00 	cmp.w	fp, #0
  40435c:	f000 82e5 	beq.w	40492a <_vfiprintf_r+0xc0e>
  404360:	1c67      	adds	r7, r4, #1
  404362:	f000 82c4 	beq.w	4048ee <_vfiprintf_r+0xbd2>
  404366:	4622      	mov	r2, r4
  404368:	2100      	movs	r1, #0
  40436a:	4658      	mov	r0, fp
  40436c:	9301      	str	r3, [sp, #4]
  40436e:	f001 f91f 	bl	4055b0 <memchr>
  404372:	9b01      	ldr	r3, [sp, #4]
  404374:	2800      	cmp	r0, #0
  404376:	f000 82e5 	beq.w	404944 <_vfiprintf_r+0xc28>
  40437a:	eba0 020b 	sub.w	r2, r0, fp
  40437e:	9205      	str	r2, [sp, #20]
  404380:	9607      	str	r6, [sp, #28]
  404382:	9302      	str	r3, [sp, #8]
  404384:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404388:	2400      	movs	r4, #0
  40438a:	e619      	b.n	403fc0 <_vfiprintf_r+0x2a4>
  40438c:	f898 2000 	ldrb.w	r2, [r8]
  404390:	2a2a      	cmp	r2, #42	; 0x2a
  404392:	f108 0701 	add.w	r7, r8, #1
  404396:	f000 82e9 	beq.w	40496c <_vfiprintf_r+0xc50>
  40439a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40439e:	2909      	cmp	r1, #9
  4043a0:	46b8      	mov	r8, r7
  4043a2:	f04f 0400 	mov.w	r4, #0
  4043a6:	f63f ad2d 	bhi.w	403e04 <_vfiprintf_r+0xe8>
  4043aa:	f818 2b01 	ldrb.w	r2, [r8], #1
  4043ae:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4043b2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4043b6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4043ba:	2909      	cmp	r1, #9
  4043bc:	d9f5      	bls.n	4043aa <_vfiprintf_r+0x68e>
  4043be:	e521      	b.n	403e04 <_vfiprintf_r+0xe8>
  4043c0:	f043 0320 	orr.w	r3, r3, #32
  4043c4:	f898 2000 	ldrb.w	r2, [r8]
  4043c8:	e51a      	b.n	403e00 <_vfiprintf_r+0xe4>
  4043ca:	9608      	str	r6, [sp, #32]
  4043cc:	2800      	cmp	r0, #0
  4043ce:	f040 82db 	bne.w	404988 <_vfiprintf_r+0xc6c>
  4043d2:	2a00      	cmp	r2, #0
  4043d4:	f000 80e7 	beq.w	4045a6 <_vfiprintf_r+0x88a>
  4043d8:	2101      	movs	r1, #1
  4043da:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4043de:	f04f 0200 	mov.w	r2, #0
  4043e2:	9101      	str	r1, [sp, #4]
  4043e4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4043e8:	9105      	str	r1, [sp, #20]
  4043ea:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4043ee:	e77b      	b.n	4042e8 <_vfiprintf_r+0x5cc>
  4043f0:	9a07      	ldr	r2, [sp, #28]
  4043f2:	6813      	ldr	r3, [r2, #0]
  4043f4:	3204      	adds	r2, #4
  4043f6:	9207      	str	r2, [sp, #28]
  4043f8:	9a03      	ldr	r2, [sp, #12]
  4043fa:	601a      	str	r2, [r3, #0]
  4043fc:	e4cb      	b.n	403d96 <_vfiprintf_r+0x7a>
  4043fe:	aa0f      	add	r2, sp, #60	; 0x3c
  404400:	9904      	ldr	r1, [sp, #16]
  404402:	4620      	mov	r0, r4
  404404:	f7ff fc4a 	bl	403c9c <__sprint_r.part.0>
  404408:	2800      	cmp	r0, #0
  40440a:	f040 8139 	bne.w	404680 <_vfiprintf_r+0x964>
  40440e:	9910      	ldr	r1, [sp, #64]	; 0x40
  404410:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404412:	f101 0c01 	add.w	ip, r1, #1
  404416:	46ce      	mov	lr, r9
  404418:	e5ff      	b.n	40401a <_vfiprintf_r+0x2fe>
  40441a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40441c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40441e:	1c48      	adds	r0, r1, #1
  404420:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404424:	2d00      	cmp	r5, #0
  404426:	f43f ae22 	beq.w	40406e <_vfiprintf_r+0x352>
  40442a:	3201      	adds	r2, #1
  40442c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  404430:	2101      	movs	r1, #1
  404432:	2807      	cmp	r0, #7
  404434:	9211      	str	r2, [sp, #68]	; 0x44
  404436:	9010      	str	r0, [sp, #64]	; 0x40
  404438:	f8ca 5000 	str.w	r5, [sl]
  40443c:	f8ca 1004 	str.w	r1, [sl, #4]
  404440:	f340 8108 	ble.w	404654 <_vfiprintf_r+0x938>
  404444:	2a00      	cmp	r2, #0
  404446:	f040 81bc 	bne.w	4047c2 <_vfiprintf_r+0xaa6>
  40444a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40444c:	2b00      	cmp	r3, #0
  40444e:	f43f ae1f 	beq.w	404090 <_vfiprintf_r+0x374>
  404452:	ab0e      	add	r3, sp, #56	; 0x38
  404454:	2202      	movs	r2, #2
  404456:	4608      	mov	r0, r1
  404458:	931c      	str	r3, [sp, #112]	; 0x70
  40445a:	921d      	str	r2, [sp, #116]	; 0x74
  40445c:	46ca      	mov	sl, r9
  40445e:	4601      	mov	r1, r0
  404460:	f10a 0a08 	add.w	sl, sl, #8
  404464:	3001      	adds	r0, #1
  404466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404468:	2b80      	cmp	r3, #128	; 0x80
  40446a:	f43f ae19 	beq.w	4040a0 <_vfiprintf_r+0x384>
  40446e:	9b05      	ldr	r3, [sp, #20]
  404470:	1ae4      	subs	r4, r4, r3
  404472:	2c00      	cmp	r4, #0
  404474:	dd2e      	ble.n	4044d4 <_vfiprintf_r+0x7b8>
  404476:	2c10      	cmp	r4, #16
  404478:	4db3      	ldr	r5, [pc, #716]	; (404748 <_vfiprintf_r+0xa2c>)
  40447a:	dd1e      	ble.n	4044ba <_vfiprintf_r+0x79e>
  40447c:	46d6      	mov	lr, sl
  40447e:	2610      	movs	r6, #16
  404480:	9f06      	ldr	r7, [sp, #24]
  404482:	f8dd a010 	ldr.w	sl, [sp, #16]
  404486:	e006      	b.n	404496 <_vfiprintf_r+0x77a>
  404488:	1c88      	adds	r0, r1, #2
  40448a:	f10e 0e08 	add.w	lr, lr, #8
  40448e:	4619      	mov	r1, r3
  404490:	3c10      	subs	r4, #16
  404492:	2c10      	cmp	r4, #16
  404494:	dd10      	ble.n	4044b8 <_vfiprintf_r+0x79c>
  404496:	1c4b      	adds	r3, r1, #1
  404498:	3210      	adds	r2, #16
  40449a:	2b07      	cmp	r3, #7
  40449c:	9211      	str	r2, [sp, #68]	; 0x44
  40449e:	e88e 0060 	stmia.w	lr, {r5, r6}
  4044a2:	9310      	str	r3, [sp, #64]	; 0x40
  4044a4:	ddf0      	ble.n	404488 <_vfiprintf_r+0x76c>
  4044a6:	2a00      	cmp	r2, #0
  4044a8:	d165      	bne.n	404576 <_vfiprintf_r+0x85a>
  4044aa:	3c10      	subs	r4, #16
  4044ac:	2c10      	cmp	r4, #16
  4044ae:	f04f 0001 	mov.w	r0, #1
  4044b2:	4611      	mov	r1, r2
  4044b4:	46ce      	mov	lr, r9
  4044b6:	dcee      	bgt.n	404496 <_vfiprintf_r+0x77a>
  4044b8:	46f2      	mov	sl, lr
  4044ba:	4422      	add	r2, r4
  4044bc:	2807      	cmp	r0, #7
  4044be:	9211      	str	r2, [sp, #68]	; 0x44
  4044c0:	f8ca 5000 	str.w	r5, [sl]
  4044c4:	f8ca 4004 	str.w	r4, [sl, #4]
  4044c8:	9010      	str	r0, [sp, #64]	; 0x40
  4044ca:	f300 8085 	bgt.w	4045d8 <_vfiprintf_r+0x8bc>
  4044ce:	f10a 0a08 	add.w	sl, sl, #8
  4044d2:	3001      	adds	r0, #1
  4044d4:	9905      	ldr	r1, [sp, #20]
  4044d6:	f8ca b000 	str.w	fp, [sl]
  4044da:	440a      	add	r2, r1
  4044dc:	2807      	cmp	r0, #7
  4044de:	9211      	str	r2, [sp, #68]	; 0x44
  4044e0:	f8ca 1004 	str.w	r1, [sl, #4]
  4044e4:	9010      	str	r0, [sp, #64]	; 0x40
  4044e6:	f340 8082 	ble.w	4045ee <_vfiprintf_r+0x8d2>
  4044ea:	2a00      	cmp	r2, #0
  4044ec:	f040 8118 	bne.w	404720 <_vfiprintf_r+0xa04>
  4044f0:	9b02      	ldr	r3, [sp, #8]
  4044f2:	9210      	str	r2, [sp, #64]	; 0x40
  4044f4:	0758      	lsls	r0, r3, #29
  4044f6:	d535      	bpl.n	404564 <_vfiprintf_r+0x848>
  4044f8:	9b08      	ldr	r3, [sp, #32]
  4044fa:	9901      	ldr	r1, [sp, #4]
  4044fc:	1a5c      	subs	r4, r3, r1
  4044fe:	2c00      	cmp	r4, #0
  404500:	f340 80e7 	ble.w	4046d2 <_vfiprintf_r+0x9b6>
  404504:	46ca      	mov	sl, r9
  404506:	2c10      	cmp	r4, #16
  404508:	f340 8218 	ble.w	40493c <_vfiprintf_r+0xc20>
  40450c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40450e:	4e8f      	ldr	r6, [pc, #572]	; (40474c <_vfiprintf_r+0xa30>)
  404510:	9f06      	ldr	r7, [sp, #24]
  404512:	f8dd b010 	ldr.w	fp, [sp, #16]
  404516:	2510      	movs	r5, #16
  404518:	e006      	b.n	404528 <_vfiprintf_r+0x80c>
  40451a:	1c88      	adds	r0, r1, #2
  40451c:	f10a 0a08 	add.w	sl, sl, #8
  404520:	4619      	mov	r1, r3
  404522:	3c10      	subs	r4, #16
  404524:	2c10      	cmp	r4, #16
  404526:	dd11      	ble.n	40454c <_vfiprintf_r+0x830>
  404528:	1c4b      	adds	r3, r1, #1
  40452a:	3210      	adds	r2, #16
  40452c:	2b07      	cmp	r3, #7
  40452e:	9211      	str	r2, [sp, #68]	; 0x44
  404530:	f8ca 6000 	str.w	r6, [sl]
  404534:	f8ca 5004 	str.w	r5, [sl, #4]
  404538:	9310      	str	r3, [sp, #64]	; 0x40
  40453a:	ddee      	ble.n	40451a <_vfiprintf_r+0x7fe>
  40453c:	bb42      	cbnz	r2, 404590 <_vfiprintf_r+0x874>
  40453e:	3c10      	subs	r4, #16
  404540:	2c10      	cmp	r4, #16
  404542:	f04f 0001 	mov.w	r0, #1
  404546:	4611      	mov	r1, r2
  404548:	46ca      	mov	sl, r9
  40454a:	dced      	bgt.n	404528 <_vfiprintf_r+0x80c>
  40454c:	4422      	add	r2, r4
  40454e:	2807      	cmp	r0, #7
  404550:	9211      	str	r2, [sp, #68]	; 0x44
  404552:	f8ca 6000 	str.w	r6, [sl]
  404556:	f8ca 4004 	str.w	r4, [sl, #4]
  40455a:	9010      	str	r0, [sp, #64]	; 0x40
  40455c:	dd51      	ble.n	404602 <_vfiprintf_r+0x8e6>
  40455e:	2a00      	cmp	r2, #0
  404560:	f040 819b 	bne.w	40489a <_vfiprintf_r+0xb7e>
  404564:	9b03      	ldr	r3, [sp, #12]
  404566:	9a08      	ldr	r2, [sp, #32]
  404568:	9901      	ldr	r1, [sp, #4]
  40456a:	428a      	cmp	r2, r1
  40456c:	bfac      	ite	ge
  40456e:	189b      	addge	r3, r3, r2
  404570:	185b      	addlt	r3, r3, r1
  404572:	9303      	str	r3, [sp, #12]
  404574:	e04e      	b.n	404614 <_vfiprintf_r+0x8f8>
  404576:	aa0f      	add	r2, sp, #60	; 0x3c
  404578:	4651      	mov	r1, sl
  40457a:	4638      	mov	r0, r7
  40457c:	f7ff fb8e 	bl	403c9c <__sprint_r.part.0>
  404580:	2800      	cmp	r0, #0
  404582:	f040 813f 	bne.w	404804 <_vfiprintf_r+0xae8>
  404586:	9910      	ldr	r1, [sp, #64]	; 0x40
  404588:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40458a:	1c48      	adds	r0, r1, #1
  40458c:	46ce      	mov	lr, r9
  40458e:	e77f      	b.n	404490 <_vfiprintf_r+0x774>
  404590:	aa0f      	add	r2, sp, #60	; 0x3c
  404592:	4659      	mov	r1, fp
  404594:	4638      	mov	r0, r7
  404596:	f7ff fb81 	bl	403c9c <__sprint_r.part.0>
  40459a:	b960      	cbnz	r0, 4045b6 <_vfiprintf_r+0x89a>
  40459c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40459e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4045a0:	1c48      	adds	r0, r1, #1
  4045a2:	46ca      	mov	sl, r9
  4045a4:	e7bd      	b.n	404522 <_vfiprintf_r+0x806>
  4045a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4045a8:	f8dd b010 	ldr.w	fp, [sp, #16]
  4045ac:	2b00      	cmp	r3, #0
  4045ae:	f040 81d4 	bne.w	40495a <_vfiprintf_r+0xc3e>
  4045b2:	2300      	movs	r3, #0
  4045b4:	9310      	str	r3, [sp, #64]	; 0x40
  4045b6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4045ba:	f013 0f01 	tst.w	r3, #1
  4045be:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4045c2:	d102      	bne.n	4045ca <_vfiprintf_r+0x8ae>
  4045c4:	059a      	lsls	r2, r3, #22
  4045c6:	f140 80de 	bpl.w	404786 <_vfiprintf_r+0xa6a>
  4045ca:	065b      	lsls	r3, r3, #25
  4045cc:	f53f acb2 	bmi.w	403f34 <_vfiprintf_r+0x218>
  4045d0:	9803      	ldr	r0, [sp, #12]
  4045d2:	b02d      	add	sp, #180	; 0xb4
  4045d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045d8:	2a00      	cmp	r2, #0
  4045da:	f040 8106 	bne.w	4047ea <_vfiprintf_r+0xace>
  4045de:	9a05      	ldr	r2, [sp, #20]
  4045e0:	921d      	str	r2, [sp, #116]	; 0x74
  4045e2:	2301      	movs	r3, #1
  4045e4:	9211      	str	r2, [sp, #68]	; 0x44
  4045e6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4045ea:	9310      	str	r3, [sp, #64]	; 0x40
  4045ec:	46ca      	mov	sl, r9
  4045ee:	f10a 0a08 	add.w	sl, sl, #8
  4045f2:	9b02      	ldr	r3, [sp, #8]
  4045f4:	0759      	lsls	r1, r3, #29
  4045f6:	d504      	bpl.n	404602 <_vfiprintf_r+0x8e6>
  4045f8:	9b08      	ldr	r3, [sp, #32]
  4045fa:	9901      	ldr	r1, [sp, #4]
  4045fc:	1a5c      	subs	r4, r3, r1
  4045fe:	2c00      	cmp	r4, #0
  404600:	dc81      	bgt.n	404506 <_vfiprintf_r+0x7ea>
  404602:	9b03      	ldr	r3, [sp, #12]
  404604:	9908      	ldr	r1, [sp, #32]
  404606:	9801      	ldr	r0, [sp, #4]
  404608:	4281      	cmp	r1, r0
  40460a:	bfac      	ite	ge
  40460c:	185b      	addge	r3, r3, r1
  40460e:	181b      	addlt	r3, r3, r0
  404610:	9303      	str	r3, [sp, #12]
  404612:	bb72      	cbnz	r2, 404672 <_vfiprintf_r+0x956>
  404614:	2300      	movs	r3, #0
  404616:	9310      	str	r3, [sp, #64]	; 0x40
  404618:	46ca      	mov	sl, r9
  40461a:	f7ff bbbc 	b.w	403d96 <_vfiprintf_r+0x7a>
  40461e:	aa0f      	add	r2, sp, #60	; 0x3c
  404620:	9904      	ldr	r1, [sp, #16]
  404622:	4620      	mov	r0, r4
  404624:	f7ff fb3a 	bl	403c9c <__sprint_r.part.0>
  404628:	bb50      	cbnz	r0, 404680 <_vfiprintf_r+0x964>
  40462a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40462c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40462e:	f101 0e01 	add.w	lr, r1, #1
  404632:	46cc      	mov	ip, r9
  404634:	e548      	b.n	4040c8 <_vfiprintf_r+0x3ac>
  404636:	2a00      	cmp	r2, #0
  404638:	f040 8140 	bne.w	4048bc <_vfiprintf_r+0xba0>
  40463c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  404640:	2900      	cmp	r1, #0
  404642:	f000 811b 	beq.w	40487c <_vfiprintf_r+0xb60>
  404646:	2201      	movs	r2, #1
  404648:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40464c:	4610      	mov	r0, r2
  40464e:	921d      	str	r2, [sp, #116]	; 0x74
  404650:	911c      	str	r1, [sp, #112]	; 0x70
  404652:	46ca      	mov	sl, r9
  404654:	4601      	mov	r1, r0
  404656:	f10a 0a08 	add.w	sl, sl, #8
  40465a:	3001      	adds	r0, #1
  40465c:	e507      	b.n	40406e <_vfiprintf_r+0x352>
  40465e:	9b02      	ldr	r3, [sp, #8]
  404660:	2a01      	cmp	r2, #1
  404662:	f000 8098 	beq.w	404796 <_vfiprintf_r+0xa7a>
  404666:	2a02      	cmp	r2, #2
  404668:	d10d      	bne.n	404686 <_vfiprintf_r+0x96a>
  40466a:	9302      	str	r3, [sp, #8]
  40466c:	2600      	movs	r6, #0
  40466e:	2700      	movs	r7, #0
  404670:	e5b0      	b.n	4041d4 <_vfiprintf_r+0x4b8>
  404672:	aa0f      	add	r2, sp, #60	; 0x3c
  404674:	9904      	ldr	r1, [sp, #16]
  404676:	9806      	ldr	r0, [sp, #24]
  404678:	f7ff fb10 	bl	403c9c <__sprint_r.part.0>
  40467c:	2800      	cmp	r0, #0
  40467e:	d0c9      	beq.n	404614 <_vfiprintf_r+0x8f8>
  404680:	f8dd b010 	ldr.w	fp, [sp, #16]
  404684:	e797      	b.n	4045b6 <_vfiprintf_r+0x89a>
  404686:	9302      	str	r3, [sp, #8]
  404688:	2600      	movs	r6, #0
  40468a:	2700      	movs	r7, #0
  40468c:	4649      	mov	r1, r9
  40468e:	e000      	b.n	404692 <_vfiprintf_r+0x976>
  404690:	4659      	mov	r1, fp
  404692:	08f2      	lsrs	r2, r6, #3
  404694:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  404698:	08f8      	lsrs	r0, r7, #3
  40469a:	f006 0307 	and.w	r3, r6, #7
  40469e:	4607      	mov	r7, r0
  4046a0:	4616      	mov	r6, r2
  4046a2:	3330      	adds	r3, #48	; 0x30
  4046a4:	ea56 0207 	orrs.w	r2, r6, r7
  4046a8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4046ac:	f101 3bff 	add.w	fp, r1, #4294967295
  4046b0:	d1ee      	bne.n	404690 <_vfiprintf_r+0x974>
  4046b2:	9a02      	ldr	r2, [sp, #8]
  4046b4:	07d6      	lsls	r6, r2, #31
  4046b6:	f57f ad9d 	bpl.w	4041f4 <_vfiprintf_r+0x4d8>
  4046ba:	2b30      	cmp	r3, #48	; 0x30
  4046bc:	f43f ad9a 	beq.w	4041f4 <_vfiprintf_r+0x4d8>
  4046c0:	3902      	subs	r1, #2
  4046c2:	2330      	movs	r3, #48	; 0x30
  4046c4:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4046c8:	eba9 0301 	sub.w	r3, r9, r1
  4046cc:	9305      	str	r3, [sp, #20]
  4046ce:	468b      	mov	fp, r1
  4046d0:	e476      	b.n	403fc0 <_vfiprintf_r+0x2a4>
  4046d2:	9b03      	ldr	r3, [sp, #12]
  4046d4:	9a08      	ldr	r2, [sp, #32]
  4046d6:	428a      	cmp	r2, r1
  4046d8:	bfac      	ite	ge
  4046da:	189b      	addge	r3, r3, r2
  4046dc:	185b      	addlt	r3, r3, r1
  4046de:	9303      	str	r3, [sp, #12]
  4046e0:	e798      	b.n	404614 <_vfiprintf_r+0x8f8>
  4046e2:	2202      	movs	r2, #2
  4046e4:	e44d      	b.n	403f82 <_vfiprintf_r+0x266>
  4046e6:	2f00      	cmp	r7, #0
  4046e8:	bf08      	it	eq
  4046ea:	2e0a      	cmpeq	r6, #10
  4046ec:	d352      	bcc.n	404794 <_vfiprintf_r+0xa78>
  4046ee:	46cb      	mov	fp, r9
  4046f0:	4630      	mov	r0, r6
  4046f2:	4639      	mov	r1, r7
  4046f4:	220a      	movs	r2, #10
  4046f6:	2300      	movs	r3, #0
  4046f8:	f001 fbc6 	bl	405e88 <__aeabi_uldivmod>
  4046fc:	3230      	adds	r2, #48	; 0x30
  4046fe:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  404702:	4630      	mov	r0, r6
  404704:	4639      	mov	r1, r7
  404706:	2300      	movs	r3, #0
  404708:	220a      	movs	r2, #10
  40470a:	f001 fbbd 	bl	405e88 <__aeabi_uldivmod>
  40470e:	4606      	mov	r6, r0
  404710:	460f      	mov	r7, r1
  404712:	ea56 0307 	orrs.w	r3, r6, r7
  404716:	d1eb      	bne.n	4046f0 <_vfiprintf_r+0x9d4>
  404718:	e56c      	b.n	4041f4 <_vfiprintf_r+0x4d8>
  40471a:	9405      	str	r4, [sp, #20]
  40471c:	46cb      	mov	fp, r9
  40471e:	e44f      	b.n	403fc0 <_vfiprintf_r+0x2a4>
  404720:	aa0f      	add	r2, sp, #60	; 0x3c
  404722:	9904      	ldr	r1, [sp, #16]
  404724:	9806      	ldr	r0, [sp, #24]
  404726:	f7ff fab9 	bl	403c9c <__sprint_r.part.0>
  40472a:	2800      	cmp	r0, #0
  40472c:	d1a8      	bne.n	404680 <_vfiprintf_r+0x964>
  40472e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404730:	46ca      	mov	sl, r9
  404732:	e75e      	b.n	4045f2 <_vfiprintf_r+0x8d6>
  404734:	aa0f      	add	r2, sp, #60	; 0x3c
  404736:	9904      	ldr	r1, [sp, #16]
  404738:	9806      	ldr	r0, [sp, #24]
  40473a:	f7ff faaf 	bl	403c9c <__sprint_r.part.0>
  40473e:	2800      	cmp	r0, #0
  404740:	d19e      	bne.n	404680 <_vfiprintf_r+0x964>
  404742:	46ca      	mov	sl, r9
  404744:	f7ff bbc0 	b.w	403ec8 <_vfiprintf_r+0x1ac>
  404748:	0040631c 	.word	0x0040631c
  40474c:	0040630c 	.word	0x0040630c
  404750:	3104      	adds	r1, #4
  404752:	6816      	ldr	r6, [r2, #0]
  404754:	9107      	str	r1, [sp, #28]
  404756:	2201      	movs	r2, #1
  404758:	2700      	movs	r7, #0
  40475a:	e412      	b.n	403f82 <_vfiprintf_r+0x266>
  40475c:	9807      	ldr	r0, [sp, #28]
  40475e:	4601      	mov	r1, r0
  404760:	3104      	adds	r1, #4
  404762:	6806      	ldr	r6, [r0, #0]
  404764:	9107      	str	r1, [sp, #28]
  404766:	2700      	movs	r7, #0
  404768:	e40b      	b.n	403f82 <_vfiprintf_r+0x266>
  40476a:	680e      	ldr	r6, [r1, #0]
  40476c:	3104      	adds	r1, #4
  40476e:	9107      	str	r1, [sp, #28]
  404770:	2700      	movs	r7, #0
  404772:	e591      	b.n	404298 <_vfiprintf_r+0x57c>
  404774:	9907      	ldr	r1, [sp, #28]
  404776:	680e      	ldr	r6, [r1, #0]
  404778:	460a      	mov	r2, r1
  40477a:	17f7      	asrs	r7, r6, #31
  40477c:	3204      	adds	r2, #4
  40477e:	9207      	str	r2, [sp, #28]
  404780:	4630      	mov	r0, r6
  404782:	4639      	mov	r1, r7
  404784:	e50f      	b.n	4041a6 <_vfiprintf_r+0x48a>
  404786:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40478a:	f000 fe7f 	bl	40548c <__retarget_lock_release_recursive>
  40478e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404792:	e71a      	b.n	4045ca <_vfiprintf_r+0x8ae>
  404794:	9b02      	ldr	r3, [sp, #8]
  404796:	9302      	str	r3, [sp, #8]
  404798:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40479c:	3630      	adds	r6, #48	; 0x30
  40479e:	2301      	movs	r3, #1
  4047a0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4047a4:	9305      	str	r3, [sp, #20]
  4047a6:	e40b      	b.n	403fc0 <_vfiprintf_r+0x2a4>
  4047a8:	aa0f      	add	r2, sp, #60	; 0x3c
  4047aa:	9904      	ldr	r1, [sp, #16]
  4047ac:	9806      	ldr	r0, [sp, #24]
  4047ae:	f7ff fa75 	bl	403c9c <__sprint_r.part.0>
  4047b2:	2800      	cmp	r0, #0
  4047b4:	f47f af64 	bne.w	404680 <_vfiprintf_r+0x964>
  4047b8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4047ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4047bc:	1c48      	adds	r0, r1, #1
  4047be:	46ca      	mov	sl, r9
  4047c0:	e651      	b.n	404466 <_vfiprintf_r+0x74a>
  4047c2:	aa0f      	add	r2, sp, #60	; 0x3c
  4047c4:	9904      	ldr	r1, [sp, #16]
  4047c6:	9806      	ldr	r0, [sp, #24]
  4047c8:	f7ff fa68 	bl	403c9c <__sprint_r.part.0>
  4047cc:	2800      	cmp	r0, #0
  4047ce:	f47f af57 	bne.w	404680 <_vfiprintf_r+0x964>
  4047d2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4047d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4047d6:	1c48      	adds	r0, r1, #1
  4047d8:	46ca      	mov	sl, r9
  4047da:	e448      	b.n	40406e <_vfiprintf_r+0x352>
  4047dc:	2a00      	cmp	r2, #0
  4047de:	f040 8091 	bne.w	404904 <_vfiprintf_r+0xbe8>
  4047e2:	2001      	movs	r0, #1
  4047e4:	4611      	mov	r1, r2
  4047e6:	46ca      	mov	sl, r9
  4047e8:	e641      	b.n	40446e <_vfiprintf_r+0x752>
  4047ea:	aa0f      	add	r2, sp, #60	; 0x3c
  4047ec:	9904      	ldr	r1, [sp, #16]
  4047ee:	9806      	ldr	r0, [sp, #24]
  4047f0:	f7ff fa54 	bl	403c9c <__sprint_r.part.0>
  4047f4:	2800      	cmp	r0, #0
  4047f6:	f47f af43 	bne.w	404680 <_vfiprintf_r+0x964>
  4047fa:	9810      	ldr	r0, [sp, #64]	; 0x40
  4047fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4047fe:	3001      	adds	r0, #1
  404800:	46ca      	mov	sl, r9
  404802:	e667      	b.n	4044d4 <_vfiprintf_r+0x7b8>
  404804:	46d3      	mov	fp, sl
  404806:	e6d6      	b.n	4045b6 <_vfiprintf_r+0x89a>
  404808:	9e07      	ldr	r6, [sp, #28]
  40480a:	3607      	adds	r6, #7
  40480c:	f026 0207 	bic.w	r2, r6, #7
  404810:	f102 0108 	add.w	r1, r2, #8
  404814:	e9d2 6700 	ldrd	r6, r7, [r2]
  404818:	9107      	str	r1, [sp, #28]
  40481a:	2201      	movs	r2, #1
  40481c:	f7ff bbb1 	b.w	403f82 <_vfiprintf_r+0x266>
  404820:	9e07      	ldr	r6, [sp, #28]
  404822:	3607      	adds	r6, #7
  404824:	f026 0607 	bic.w	r6, r6, #7
  404828:	e9d6 0100 	ldrd	r0, r1, [r6]
  40482c:	f106 0208 	add.w	r2, r6, #8
  404830:	9207      	str	r2, [sp, #28]
  404832:	4606      	mov	r6, r0
  404834:	460f      	mov	r7, r1
  404836:	e4b6      	b.n	4041a6 <_vfiprintf_r+0x48a>
  404838:	9e07      	ldr	r6, [sp, #28]
  40483a:	3607      	adds	r6, #7
  40483c:	f026 0207 	bic.w	r2, r6, #7
  404840:	f102 0108 	add.w	r1, r2, #8
  404844:	e9d2 6700 	ldrd	r6, r7, [r2]
  404848:	9107      	str	r1, [sp, #28]
  40484a:	2200      	movs	r2, #0
  40484c:	f7ff bb99 	b.w	403f82 <_vfiprintf_r+0x266>
  404850:	9e07      	ldr	r6, [sp, #28]
  404852:	3607      	adds	r6, #7
  404854:	f026 0107 	bic.w	r1, r6, #7
  404858:	f101 0008 	add.w	r0, r1, #8
  40485c:	9007      	str	r0, [sp, #28]
  40485e:	e9d1 6700 	ldrd	r6, r7, [r1]
  404862:	e519      	b.n	404298 <_vfiprintf_r+0x57c>
  404864:	46cb      	mov	fp, r9
  404866:	f7ff bbab 	b.w	403fc0 <_vfiprintf_r+0x2a4>
  40486a:	252d      	movs	r5, #45	; 0x2d
  40486c:	4276      	negs	r6, r6
  40486e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  404872:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404876:	2201      	movs	r2, #1
  404878:	f7ff bb88 	b.w	403f8c <_vfiprintf_r+0x270>
  40487c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40487e:	b9b3      	cbnz	r3, 4048ae <_vfiprintf_r+0xb92>
  404880:	4611      	mov	r1, r2
  404882:	2001      	movs	r0, #1
  404884:	46ca      	mov	sl, r9
  404886:	e5f2      	b.n	40446e <_vfiprintf_r+0x752>
  404888:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40488c:	f000 fdfe 	bl	40548c <__retarget_lock_release_recursive>
  404890:	f04f 33ff 	mov.w	r3, #4294967295
  404894:	9303      	str	r3, [sp, #12]
  404896:	f7ff bb50 	b.w	403f3a <_vfiprintf_r+0x21e>
  40489a:	aa0f      	add	r2, sp, #60	; 0x3c
  40489c:	9904      	ldr	r1, [sp, #16]
  40489e:	9806      	ldr	r0, [sp, #24]
  4048a0:	f7ff f9fc 	bl	403c9c <__sprint_r.part.0>
  4048a4:	2800      	cmp	r0, #0
  4048a6:	f47f aeeb 	bne.w	404680 <_vfiprintf_r+0x964>
  4048aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4048ac:	e6a9      	b.n	404602 <_vfiprintf_r+0x8e6>
  4048ae:	ab0e      	add	r3, sp, #56	; 0x38
  4048b0:	2202      	movs	r2, #2
  4048b2:	931c      	str	r3, [sp, #112]	; 0x70
  4048b4:	921d      	str	r2, [sp, #116]	; 0x74
  4048b6:	2001      	movs	r0, #1
  4048b8:	46ca      	mov	sl, r9
  4048ba:	e5d0      	b.n	40445e <_vfiprintf_r+0x742>
  4048bc:	aa0f      	add	r2, sp, #60	; 0x3c
  4048be:	9904      	ldr	r1, [sp, #16]
  4048c0:	9806      	ldr	r0, [sp, #24]
  4048c2:	f7ff f9eb 	bl	403c9c <__sprint_r.part.0>
  4048c6:	2800      	cmp	r0, #0
  4048c8:	f47f aeda 	bne.w	404680 <_vfiprintf_r+0x964>
  4048cc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4048ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4048d0:	1c48      	adds	r0, r1, #1
  4048d2:	46ca      	mov	sl, r9
  4048d4:	e5a4      	b.n	404420 <_vfiprintf_r+0x704>
  4048d6:	9a07      	ldr	r2, [sp, #28]
  4048d8:	9903      	ldr	r1, [sp, #12]
  4048da:	6813      	ldr	r3, [r2, #0]
  4048dc:	17cd      	asrs	r5, r1, #31
  4048de:	4608      	mov	r0, r1
  4048e0:	3204      	adds	r2, #4
  4048e2:	4629      	mov	r1, r5
  4048e4:	9207      	str	r2, [sp, #28]
  4048e6:	e9c3 0100 	strd	r0, r1, [r3]
  4048ea:	f7ff ba54 	b.w	403d96 <_vfiprintf_r+0x7a>
  4048ee:	4658      	mov	r0, fp
  4048f0:	9607      	str	r6, [sp, #28]
  4048f2:	9302      	str	r3, [sp, #8]
  4048f4:	f7ff f964 	bl	403bc0 <strlen>
  4048f8:	2400      	movs	r4, #0
  4048fa:	9005      	str	r0, [sp, #20]
  4048fc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404900:	f7ff bb5e 	b.w	403fc0 <_vfiprintf_r+0x2a4>
  404904:	aa0f      	add	r2, sp, #60	; 0x3c
  404906:	9904      	ldr	r1, [sp, #16]
  404908:	9806      	ldr	r0, [sp, #24]
  40490a:	f7ff f9c7 	bl	403c9c <__sprint_r.part.0>
  40490e:	2800      	cmp	r0, #0
  404910:	f47f aeb6 	bne.w	404680 <_vfiprintf_r+0x964>
  404914:	9910      	ldr	r1, [sp, #64]	; 0x40
  404916:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404918:	1c48      	adds	r0, r1, #1
  40491a:	46ca      	mov	sl, r9
  40491c:	e5a7      	b.n	40446e <_vfiprintf_r+0x752>
  40491e:	9910      	ldr	r1, [sp, #64]	; 0x40
  404920:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404922:	4e20      	ldr	r6, [pc, #128]	; (4049a4 <_vfiprintf_r+0xc88>)
  404924:	3101      	adds	r1, #1
  404926:	f7ff bb90 	b.w	40404a <_vfiprintf_r+0x32e>
  40492a:	2c06      	cmp	r4, #6
  40492c:	bf28      	it	cs
  40492e:	2406      	movcs	r4, #6
  404930:	9405      	str	r4, [sp, #20]
  404932:	9607      	str	r6, [sp, #28]
  404934:	9401      	str	r4, [sp, #4]
  404936:	f8df b070 	ldr.w	fp, [pc, #112]	; 4049a8 <_vfiprintf_r+0xc8c>
  40493a:	e4d5      	b.n	4042e8 <_vfiprintf_r+0x5cc>
  40493c:	9810      	ldr	r0, [sp, #64]	; 0x40
  40493e:	4e19      	ldr	r6, [pc, #100]	; (4049a4 <_vfiprintf_r+0xc88>)
  404940:	3001      	adds	r0, #1
  404942:	e603      	b.n	40454c <_vfiprintf_r+0x830>
  404944:	9405      	str	r4, [sp, #20]
  404946:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40494a:	9607      	str	r6, [sp, #28]
  40494c:	9302      	str	r3, [sp, #8]
  40494e:	4604      	mov	r4, r0
  404950:	f7ff bb36 	b.w	403fc0 <_vfiprintf_r+0x2a4>
  404954:	4686      	mov	lr, r0
  404956:	f7ff bbce 	b.w	4040f6 <_vfiprintf_r+0x3da>
  40495a:	9806      	ldr	r0, [sp, #24]
  40495c:	aa0f      	add	r2, sp, #60	; 0x3c
  40495e:	4659      	mov	r1, fp
  404960:	f7ff f99c 	bl	403c9c <__sprint_r.part.0>
  404964:	2800      	cmp	r0, #0
  404966:	f43f ae24 	beq.w	4045b2 <_vfiprintf_r+0x896>
  40496a:	e624      	b.n	4045b6 <_vfiprintf_r+0x89a>
  40496c:	9907      	ldr	r1, [sp, #28]
  40496e:	f898 2001 	ldrb.w	r2, [r8, #1]
  404972:	680c      	ldr	r4, [r1, #0]
  404974:	3104      	adds	r1, #4
  404976:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40497a:	46b8      	mov	r8, r7
  40497c:	9107      	str	r1, [sp, #28]
  40497e:	f7ff ba3f 	b.w	403e00 <_vfiprintf_r+0xe4>
  404982:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404986:	e43c      	b.n	404202 <_vfiprintf_r+0x4e6>
  404988:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40498c:	e521      	b.n	4043d2 <_vfiprintf_r+0x6b6>
  40498e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404992:	f7ff bbf4 	b.w	40417e <_vfiprintf_r+0x462>
  404996:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40499a:	e491      	b.n	4042c0 <_vfiprintf_r+0x5a4>
  40499c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4049a0:	e469      	b.n	404276 <_vfiprintf_r+0x55a>
  4049a2:	bf00      	nop
  4049a4:	0040630c 	.word	0x0040630c
  4049a8:	00406304 	.word	0x00406304

004049ac <__sbprintf>:
  4049ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4049b0:	460c      	mov	r4, r1
  4049b2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4049b6:	8989      	ldrh	r1, [r1, #12]
  4049b8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4049ba:	89e5      	ldrh	r5, [r4, #14]
  4049bc:	9619      	str	r6, [sp, #100]	; 0x64
  4049be:	f021 0102 	bic.w	r1, r1, #2
  4049c2:	4606      	mov	r6, r0
  4049c4:	69e0      	ldr	r0, [r4, #28]
  4049c6:	f8ad 100c 	strh.w	r1, [sp, #12]
  4049ca:	4617      	mov	r7, r2
  4049cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4049d0:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4049d2:	f8ad 500e 	strh.w	r5, [sp, #14]
  4049d6:	4698      	mov	r8, r3
  4049d8:	ad1a      	add	r5, sp, #104	; 0x68
  4049da:	2300      	movs	r3, #0
  4049dc:	9007      	str	r0, [sp, #28]
  4049de:	a816      	add	r0, sp, #88	; 0x58
  4049e0:	9209      	str	r2, [sp, #36]	; 0x24
  4049e2:	9306      	str	r3, [sp, #24]
  4049e4:	9500      	str	r5, [sp, #0]
  4049e6:	9504      	str	r5, [sp, #16]
  4049e8:	9102      	str	r1, [sp, #8]
  4049ea:	9105      	str	r1, [sp, #20]
  4049ec:	f000 fd48 	bl	405480 <__retarget_lock_init_recursive>
  4049f0:	4643      	mov	r3, r8
  4049f2:	463a      	mov	r2, r7
  4049f4:	4669      	mov	r1, sp
  4049f6:	4630      	mov	r0, r6
  4049f8:	f7ff f990 	bl	403d1c <_vfiprintf_r>
  4049fc:	1e05      	subs	r5, r0, #0
  4049fe:	db07      	blt.n	404a10 <__sbprintf+0x64>
  404a00:	4630      	mov	r0, r6
  404a02:	4669      	mov	r1, sp
  404a04:	f000 f928 	bl	404c58 <_fflush_r>
  404a08:	2800      	cmp	r0, #0
  404a0a:	bf18      	it	ne
  404a0c:	f04f 35ff 	movne.w	r5, #4294967295
  404a10:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404a14:	065b      	lsls	r3, r3, #25
  404a16:	d503      	bpl.n	404a20 <__sbprintf+0x74>
  404a18:	89a3      	ldrh	r3, [r4, #12]
  404a1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404a1e:	81a3      	strh	r3, [r4, #12]
  404a20:	9816      	ldr	r0, [sp, #88]	; 0x58
  404a22:	f000 fd2f 	bl	405484 <__retarget_lock_close_recursive>
  404a26:	4628      	mov	r0, r5
  404a28:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  404a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404a30 <__swsetup_r>:
  404a30:	b538      	push	{r3, r4, r5, lr}
  404a32:	4b30      	ldr	r3, [pc, #192]	; (404af4 <__swsetup_r+0xc4>)
  404a34:	681b      	ldr	r3, [r3, #0]
  404a36:	4605      	mov	r5, r0
  404a38:	460c      	mov	r4, r1
  404a3a:	b113      	cbz	r3, 404a42 <__swsetup_r+0x12>
  404a3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404a3e:	2a00      	cmp	r2, #0
  404a40:	d038      	beq.n	404ab4 <__swsetup_r+0x84>
  404a42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404a46:	b293      	uxth	r3, r2
  404a48:	0718      	lsls	r0, r3, #28
  404a4a:	d50c      	bpl.n	404a66 <__swsetup_r+0x36>
  404a4c:	6920      	ldr	r0, [r4, #16]
  404a4e:	b1a8      	cbz	r0, 404a7c <__swsetup_r+0x4c>
  404a50:	f013 0201 	ands.w	r2, r3, #1
  404a54:	d01e      	beq.n	404a94 <__swsetup_r+0x64>
  404a56:	6963      	ldr	r3, [r4, #20]
  404a58:	2200      	movs	r2, #0
  404a5a:	425b      	negs	r3, r3
  404a5c:	61a3      	str	r3, [r4, #24]
  404a5e:	60a2      	str	r2, [r4, #8]
  404a60:	b1f0      	cbz	r0, 404aa0 <__swsetup_r+0x70>
  404a62:	2000      	movs	r0, #0
  404a64:	bd38      	pop	{r3, r4, r5, pc}
  404a66:	06d9      	lsls	r1, r3, #27
  404a68:	d53c      	bpl.n	404ae4 <__swsetup_r+0xb4>
  404a6a:	0758      	lsls	r0, r3, #29
  404a6c:	d426      	bmi.n	404abc <__swsetup_r+0x8c>
  404a6e:	6920      	ldr	r0, [r4, #16]
  404a70:	f042 0308 	orr.w	r3, r2, #8
  404a74:	81a3      	strh	r3, [r4, #12]
  404a76:	b29b      	uxth	r3, r3
  404a78:	2800      	cmp	r0, #0
  404a7a:	d1e9      	bne.n	404a50 <__swsetup_r+0x20>
  404a7c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  404a80:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404a84:	d0e4      	beq.n	404a50 <__swsetup_r+0x20>
  404a86:	4628      	mov	r0, r5
  404a88:	4621      	mov	r1, r4
  404a8a:	f000 fd2f 	bl	4054ec <__smakebuf_r>
  404a8e:	89a3      	ldrh	r3, [r4, #12]
  404a90:	6920      	ldr	r0, [r4, #16]
  404a92:	e7dd      	b.n	404a50 <__swsetup_r+0x20>
  404a94:	0799      	lsls	r1, r3, #30
  404a96:	bf58      	it	pl
  404a98:	6962      	ldrpl	r2, [r4, #20]
  404a9a:	60a2      	str	r2, [r4, #8]
  404a9c:	2800      	cmp	r0, #0
  404a9e:	d1e0      	bne.n	404a62 <__swsetup_r+0x32>
  404aa0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404aa4:	061a      	lsls	r2, r3, #24
  404aa6:	d5dd      	bpl.n	404a64 <__swsetup_r+0x34>
  404aa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404aac:	81a3      	strh	r3, [r4, #12]
  404aae:	f04f 30ff 	mov.w	r0, #4294967295
  404ab2:	bd38      	pop	{r3, r4, r5, pc}
  404ab4:	4618      	mov	r0, r3
  404ab6:	f000 f927 	bl	404d08 <__sinit>
  404aba:	e7c2      	b.n	404a42 <__swsetup_r+0x12>
  404abc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404abe:	b151      	cbz	r1, 404ad6 <__swsetup_r+0xa6>
  404ac0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404ac4:	4299      	cmp	r1, r3
  404ac6:	d004      	beq.n	404ad2 <__swsetup_r+0xa2>
  404ac8:	4628      	mov	r0, r5
  404aca:	f000 fa43 	bl	404f54 <_free_r>
  404ace:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404ad2:	2300      	movs	r3, #0
  404ad4:	6323      	str	r3, [r4, #48]	; 0x30
  404ad6:	2300      	movs	r3, #0
  404ad8:	6920      	ldr	r0, [r4, #16]
  404ada:	6063      	str	r3, [r4, #4]
  404adc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  404ae0:	6020      	str	r0, [r4, #0]
  404ae2:	e7c5      	b.n	404a70 <__swsetup_r+0x40>
  404ae4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404ae8:	2309      	movs	r3, #9
  404aea:	602b      	str	r3, [r5, #0]
  404aec:	f04f 30ff 	mov.w	r0, #4294967295
  404af0:	81a2      	strh	r2, [r4, #12]
  404af2:	bd38      	pop	{r3, r4, r5, pc}
  404af4:	2040000c 	.word	0x2040000c

00404af8 <register_fini>:
  404af8:	4b02      	ldr	r3, [pc, #8]	; (404b04 <register_fini+0xc>)
  404afa:	b113      	cbz	r3, 404b02 <register_fini+0xa>
  404afc:	4802      	ldr	r0, [pc, #8]	; (404b08 <register_fini+0x10>)
  404afe:	f000 b805 	b.w	404b0c <atexit>
  404b02:	4770      	bx	lr
  404b04:	00000000 	.word	0x00000000
  404b08:	00404d79 	.word	0x00404d79

00404b0c <atexit>:
  404b0c:	2300      	movs	r3, #0
  404b0e:	4601      	mov	r1, r0
  404b10:	461a      	mov	r2, r3
  404b12:	4618      	mov	r0, r3
  404b14:	f001 b890 	b.w	405c38 <__register_exitproc>

00404b18 <__sflush_r>:
  404b18:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  404b1c:	b29a      	uxth	r2, r3
  404b1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404b22:	460d      	mov	r5, r1
  404b24:	0711      	lsls	r1, r2, #28
  404b26:	4680      	mov	r8, r0
  404b28:	d43a      	bmi.n	404ba0 <__sflush_r+0x88>
  404b2a:	686a      	ldr	r2, [r5, #4]
  404b2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  404b30:	2a00      	cmp	r2, #0
  404b32:	81ab      	strh	r3, [r5, #12]
  404b34:	dd6f      	ble.n	404c16 <__sflush_r+0xfe>
  404b36:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404b38:	2c00      	cmp	r4, #0
  404b3a:	d049      	beq.n	404bd0 <__sflush_r+0xb8>
  404b3c:	2200      	movs	r2, #0
  404b3e:	b29b      	uxth	r3, r3
  404b40:	f8d8 6000 	ldr.w	r6, [r8]
  404b44:	f8c8 2000 	str.w	r2, [r8]
  404b48:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  404b4c:	d067      	beq.n	404c1e <__sflush_r+0x106>
  404b4e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  404b50:	075f      	lsls	r7, r3, #29
  404b52:	d505      	bpl.n	404b60 <__sflush_r+0x48>
  404b54:	6869      	ldr	r1, [r5, #4]
  404b56:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404b58:	1a52      	subs	r2, r2, r1
  404b5a:	b10b      	cbz	r3, 404b60 <__sflush_r+0x48>
  404b5c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  404b5e:	1ad2      	subs	r2, r2, r3
  404b60:	2300      	movs	r3, #0
  404b62:	69e9      	ldr	r1, [r5, #28]
  404b64:	4640      	mov	r0, r8
  404b66:	47a0      	blx	r4
  404b68:	1c44      	adds	r4, r0, #1
  404b6a:	d03c      	beq.n	404be6 <__sflush_r+0xce>
  404b6c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404b70:	692a      	ldr	r2, [r5, #16]
  404b72:	602a      	str	r2, [r5, #0]
  404b74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404b78:	2200      	movs	r2, #0
  404b7a:	81ab      	strh	r3, [r5, #12]
  404b7c:	04db      	lsls	r3, r3, #19
  404b7e:	606a      	str	r2, [r5, #4]
  404b80:	d447      	bmi.n	404c12 <__sflush_r+0xfa>
  404b82:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404b84:	f8c8 6000 	str.w	r6, [r8]
  404b88:	b311      	cbz	r1, 404bd0 <__sflush_r+0xb8>
  404b8a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404b8e:	4299      	cmp	r1, r3
  404b90:	d002      	beq.n	404b98 <__sflush_r+0x80>
  404b92:	4640      	mov	r0, r8
  404b94:	f000 f9de 	bl	404f54 <_free_r>
  404b98:	2000      	movs	r0, #0
  404b9a:	6328      	str	r0, [r5, #48]	; 0x30
  404b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ba0:	692e      	ldr	r6, [r5, #16]
  404ba2:	b1ae      	cbz	r6, 404bd0 <__sflush_r+0xb8>
  404ba4:	682c      	ldr	r4, [r5, #0]
  404ba6:	602e      	str	r6, [r5, #0]
  404ba8:	0791      	lsls	r1, r2, #30
  404baa:	bf0c      	ite	eq
  404bac:	696b      	ldreq	r3, [r5, #20]
  404bae:	2300      	movne	r3, #0
  404bb0:	1ba4      	subs	r4, r4, r6
  404bb2:	60ab      	str	r3, [r5, #8]
  404bb4:	e00a      	b.n	404bcc <__sflush_r+0xb4>
  404bb6:	4623      	mov	r3, r4
  404bb8:	4632      	mov	r2, r6
  404bba:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404bbc:	69e9      	ldr	r1, [r5, #28]
  404bbe:	4640      	mov	r0, r8
  404bc0:	47b8      	blx	r7
  404bc2:	2800      	cmp	r0, #0
  404bc4:	eba4 0400 	sub.w	r4, r4, r0
  404bc8:	4406      	add	r6, r0
  404bca:	dd04      	ble.n	404bd6 <__sflush_r+0xbe>
  404bcc:	2c00      	cmp	r4, #0
  404bce:	dcf2      	bgt.n	404bb6 <__sflush_r+0x9e>
  404bd0:	2000      	movs	r0, #0
  404bd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404bd6:	89ab      	ldrh	r3, [r5, #12]
  404bd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404bdc:	81ab      	strh	r3, [r5, #12]
  404bde:	f04f 30ff 	mov.w	r0, #4294967295
  404be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404be6:	f8d8 4000 	ldr.w	r4, [r8]
  404bea:	2c1d      	cmp	r4, #29
  404bec:	d8f3      	bhi.n	404bd6 <__sflush_r+0xbe>
  404bee:	4b19      	ldr	r3, [pc, #100]	; (404c54 <__sflush_r+0x13c>)
  404bf0:	40e3      	lsrs	r3, r4
  404bf2:	43db      	mvns	r3, r3
  404bf4:	f013 0301 	ands.w	r3, r3, #1
  404bf8:	d1ed      	bne.n	404bd6 <__sflush_r+0xbe>
  404bfa:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  404bfe:	606b      	str	r3, [r5, #4]
  404c00:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  404c04:	6929      	ldr	r1, [r5, #16]
  404c06:	81ab      	strh	r3, [r5, #12]
  404c08:	04da      	lsls	r2, r3, #19
  404c0a:	6029      	str	r1, [r5, #0]
  404c0c:	d5b9      	bpl.n	404b82 <__sflush_r+0x6a>
  404c0e:	2c00      	cmp	r4, #0
  404c10:	d1b7      	bne.n	404b82 <__sflush_r+0x6a>
  404c12:	6528      	str	r0, [r5, #80]	; 0x50
  404c14:	e7b5      	b.n	404b82 <__sflush_r+0x6a>
  404c16:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  404c18:	2a00      	cmp	r2, #0
  404c1a:	dc8c      	bgt.n	404b36 <__sflush_r+0x1e>
  404c1c:	e7d8      	b.n	404bd0 <__sflush_r+0xb8>
  404c1e:	2301      	movs	r3, #1
  404c20:	69e9      	ldr	r1, [r5, #28]
  404c22:	4640      	mov	r0, r8
  404c24:	47a0      	blx	r4
  404c26:	1c43      	adds	r3, r0, #1
  404c28:	4602      	mov	r2, r0
  404c2a:	d002      	beq.n	404c32 <__sflush_r+0x11a>
  404c2c:	89ab      	ldrh	r3, [r5, #12]
  404c2e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404c30:	e78e      	b.n	404b50 <__sflush_r+0x38>
  404c32:	f8d8 3000 	ldr.w	r3, [r8]
  404c36:	2b00      	cmp	r3, #0
  404c38:	d0f8      	beq.n	404c2c <__sflush_r+0x114>
  404c3a:	2b1d      	cmp	r3, #29
  404c3c:	d001      	beq.n	404c42 <__sflush_r+0x12a>
  404c3e:	2b16      	cmp	r3, #22
  404c40:	d102      	bne.n	404c48 <__sflush_r+0x130>
  404c42:	f8c8 6000 	str.w	r6, [r8]
  404c46:	e7c3      	b.n	404bd0 <__sflush_r+0xb8>
  404c48:	89ab      	ldrh	r3, [r5, #12]
  404c4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404c4e:	81ab      	strh	r3, [r5, #12]
  404c50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404c54:	20400001 	.word	0x20400001

00404c58 <_fflush_r>:
  404c58:	b538      	push	{r3, r4, r5, lr}
  404c5a:	460d      	mov	r5, r1
  404c5c:	4604      	mov	r4, r0
  404c5e:	b108      	cbz	r0, 404c64 <_fflush_r+0xc>
  404c60:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404c62:	b1bb      	cbz	r3, 404c94 <_fflush_r+0x3c>
  404c64:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  404c68:	b188      	cbz	r0, 404c8e <_fflush_r+0x36>
  404c6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404c6c:	07db      	lsls	r3, r3, #31
  404c6e:	d401      	bmi.n	404c74 <_fflush_r+0x1c>
  404c70:	0581      	lsls	r1, r0, #22
  404c72:	d517      	bpl.n	404ca4 <_fflush_r+0x4c>
  404c74:	4620      	mov	r0, r4
  404c76:	4629      	mov	r1, r5
  404c78:	f7ff ff4e 	bl	404b18 <__sflush_r>
  404c7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404c7e:	07da      	lsls	r2, r3, #31
  404c80:	4604      	mov	r4, r0
  404c82:	d402      	bmi.n	404c8a <_fflush_r+0x32>
  404c84:	89ab      	ldrh	r3, [r5, #12]
  404c86:	059b      	lsls	r3, r3, #22
  404c88:	d507      	bpl.n	404c9a <_fflush_r+0x42>
  404c8a:	4620      	mov	r0, r4
  404c8c:	bd38      	pop	{r3, r4, r5, pc}
  404c8e:	4604      	mov	r4, r0
  404c90:	4620      	mov	r0, r4
  404c92:	bd38      	pop	{r3, r4, r5, pc}
  404c94:	f000 f838 	bl	404d08 <__sinit>
  404c98:	e7e4      	b.n	404c64 <_fflush_r+0xc>
  404c9a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404c9c:	f000 fbf6 	bl	40548c <__retarget_lock_release_recursive>
  404ca0:	4620      	mov	r0, r4
  404ca2:	bd38      	pop	{r3, r4, r5, pc}
  404ca4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404ca6:	f000 fbef 	bl	405488 <__retarget_lock_acquire_recursive>
  404caa:	e7e3      	b.n	404c74 <_fflush_r+0x1c>

00404cac <_cleanup_r>:
  404cac:	4901      	ldr	r1, [pc, #4]	; (404cb4 <_cleanup_r+0x8>)
  404cae:	f000 bbaf 	b.w	405410 <_fwalk_reent>
  404cb2:	bf00      	nop
  404cb4:	00405d21 	.word	0x00405d21

00404cb8 <std.isra.0>:
  404cb8:	b510      	push	{r4, lr}
  404cba:	2300      	movs	r3, #0
  404cbc:	4604      	mov	r4, r0
  404cbe:	8181      	strh	r1, [r0, #12]
  404cc0:	81c2      	strh	r2, [r0, #14]
  404cc2:	6003      	str	r3, [r0, #0]
  404cc4:	6043      	str	r3, [r0, #4]
  404cc6:	6083      	str	r3, [r0, #8]
  404cc8:	6643      	str	r3, [r0, #100]	; 0x64
  404cca:	6103      	str	r3, [r0, #16]
  404ccc:	6143      	str	r3, [r0, #20]
  404cce:	6183      	str	r3, [r0, #24]
  404cd0:	4619      	mov	r1, r3
  404cd2:	2208      	movs	r2, #8
  404cd4:	305c      	adds	r0, #92	; 0x5c
  404cd6:	f7fe fe33 	bl	403940 <memset>
  404cda:	4807      	ldr	r0, [pc, #28]	; (404cf8 <std.isra.0+0x40>)
  404cdc:	4907      	ldr	r1, [pc, #28]	; (404cfc <std.isra.0+0x44>)
  404cde:	4a08      	ldr	r2, [pc, #32]	; (404d00 <std.isra.0+0x48>)
  404ce0:	4b08      	ldr	r3, [pc, #32]	; (404d04 <std.isra.0+0x4c>)
  404ce2:	6220      	str	r0, [r4, #32]
  404ce4:	61e4      	str	r4, [r4, #28]
  404ce6:	6261      	str	r1, [r4, #36]	; 0x24
  404ce8:	62a2      	str	r2, [r4, #40]	; 0x28
  404cea:	62e3      	str	r3, [r4, #44]	; 0x2c
  404cec:	f104 0058 	add.w	r0, r4, #88	; 0x58
  404cf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404cf4:	f000 bbc4 	b.w	405480 <__retarget_lock_init_recursive>
  404cf8:	00405a65 	.word	0x00405a65
  404cfc:	00405a89 	.word	0x00405a89
  404d00:	00405ac5 	.word	0x00405ac5
  404d04:	00405ae5 	.word	0x00405ae5

00404d08 <__sinit>:
  404d08:	b510      	push	{r4, lr}
  404d0a:	4604      	mov	r4, r0
  404d0c:	4812      	ldr	r0, [pc, #72]	; (404d58 <__sinit+0x50>)
  404d0e:	f000 fbbb 	bl	405488 <__retarget_lock_acquire_recursive>
  404d12:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404d14:	b9d2      	cbnz	r2, 404d4c <__sinit+0x44>
  404d16:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  404d1a:	4810      	ldr	r0, [pc, #64]	; (404d5c <__sinit+0x54>)
  404d1c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  404d20:	2103      	movs	r1, #3
  404d22:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  404d26:	63e0      	str	r0, [r4, #60]	; 0x3c
  404d28:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  404d2c:	6860      	ldr	r0, [r4, #4]
  404d2e:	2104      	movs	r1, #4
  404d30:	f7ff ffc2 	bl	404cb8 <std.isra.0>
  404d34:	2201      	movs	r2, #1
  404d36:	2109      	movs	r1, #9
  404d38:	68a0      	ldr	r0, [r4, #8]
  404d3a:	f7ff ffbd 	bl	404cb8 <std.isra.0>
  404d3e:	2202      	movs	r2, #2
  404d40:	2112      	movs	r1, #18
  404d42:	68e0      	ldr	r0, [r4, #12]
  404d44:	f7ff ffb8 	bl	404cb8 <std.isra.0>
  404d48:	2301      	movs	r3, #1
  404d4a:	63a3      	str	r3, [r4, #56]	; 0x38
  404d4c:	4802      	ldr	r0, [pc, #8]	; (404d58 <__sinit+0x50>)
  404d4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404d52:	f000 bb9b 	b.w	40548c <__retarget_lock_release_recursive>
  404d56:	bf00      	nop
  404d58:	20400cc8 	.word	0x20400cc8
  404d5c:	00404cad 	.word	0x00404cad

00404d60 <__sfp_lock_acquire>:
  404d60:	4801      	ldr	r0, [pc, #4]	; (404d68 <__sfp_lock_acquire+0x8>)
  404d62:	f000 bb91 	b.w	405488 <__retarget_lock_acquire_recursive>
  404d66:	bf00      	nop
  404d68:	20400cdc 	.word	0x20400cdc

00404d6c <__sfp_lock_release>:
  404d6c:	4801      	ldr	r0, [pc, #4]	; (404d74 <__sfp_lock_release+0x8>)
  404d6e:	f000 bb8d 	b.w	40548c <__retarget_lock_release_recursive>
  404d72:	bf00      	nop
  404d74:	20400cdc 	.word	0x20400cdc

00404d78 <__libc_fini_array>:
  404d78:	b538      	push	{r3, r4, r5, lr}
  404d7a:	4c0a      	ldr	r4, [pc, #40]	; (404da4 <__libc_fini_array+0x2c>)
  404d7c:	4d0a      	ldr	r5, [pc, #40]	; (404da8 <__libc_fini_array+0x30>)
  404d7e:	1b64      	subs	r4, r4, r5
  404d80:	10a4      	asrs	r4, r4, #2
  404d82:	d00a      	beq.n	404d9a <__libc_fini_array+0x22>
  404d84:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404d88:	3b01      	subs	r3, #1
  404d8a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404d8e:	3c01      	subs	r4, #1
  404d90:	f855 3904 	ldr.w	r3, [r5], #-4
  404d94:	4798      	blx	r3
  404d96:	2c00      	cmp	r4, #0
  404d98:	d1f9      	bne.n	404d8e <__libc_fini_array+0x16>
  404d9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404d9e:	f001 bb59 	b.w	406454 <_fini>
  404da2:	bf00      	nop
  404da4:	00406464 	.word	0x00406464
  404da8:	00406460 	.word	0x00406460

00404dac <__fputwc>:
  404dac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404db0:	b082      	sub	sp, #8
  404db2:	4680      	mov	r8, r0
  404db4:	4689      	mov	r9, r1
  404db6:	4614      	mov	r4, r2
  404db8:	f000 fb54 	bl	405464 <__locale_mb_cur_max>
  404dbc:	2801      	cmp	r0, #1
  404dbe:	d036      	beq.n	404e2e <__fputwc+0x82>
  404dc0:	464a      	mov	r2, r9
  404dc2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  404dc6:	a901      	add	r1, sp, #4
  404dc8:	4640      	mov	r0, r8
  404dca:	f000 fee7 	bl	405b9c <_wcrtomb_r>
  404dce:	1c42      	adds	r2, r0, #1
  404dd0:	4606      	mov	r6, r0
  404dd2:	d025      	beq.n	404e20 <__fputwc+0x74>
  404dd4:	b3a8      	cbz	r0, 404e42 <__fputwc+0x96>
  404dd6:	f89d e004 	ldrb.w	lr, [sp, #4]
  404dda:	2500      	movs	r5, #0
  404ddc:	f10d 0a04 	add.w	sl, sp, #4
  404de0:	e009      	b.n	404df6 <__fputwc+0x4a>
  404de2:	6823      	ldr	r3, [r4, #0]
  404de4:	1c5a      	adds	r2, r3, #1
  404de6:	6022      	str	r2, [r4, #0]
  404de8:	f883 e000 	strb.w	lr, [r3]
  404dec:	3501      	adds	r5, #1
  404dee:	42b5      	cmp	r5, r6
  404df0:	d227      	bcs.n	404e42 <__fputwc+0x96>
  404df2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  404df6:	68a3      	ldr	r3, [r4, #8]
  404df8:	3b01      	subs	r3, #1
  404dfa:	2b00      	cmp	r3, #0
  404dfc:	60a3      	str	r3, [r4, #8]
  404dfe:	daf0      	bge.n	404de2 <__fputwc+0x36>
  404e00:	69a7      	ldr	r7, [r4, #24]
  404e02:	42bb      	cmp	r3, r7
  404e04:	4671      	mov	r1, lr
  404e06:	4622      	mov	r2, r4
  404e08:	4640      	mov	r0, r8
  404e0a:	db02      	blt.n	404e12 <__fputwc+0x66>
  404e0c:	f1be 0f0a 	cmp.w	lr, #10
  404e10:	d1e7      	bne.n	404de2 <__fputwc+0x36>
  404e12:	f000 fe6b 	bl	405aec <__swbuf_r>
  404e16:	1c43      	adds	r3, r0, #1
  404e18:	d1e8      	bne.n	404dec <__fputwc+0x40>
  404e1a:	b002      	add	sp, #8
  404e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404e20:	89a3      	ldrh	r3, [r4, #12]
  404e22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404e26:	81a3      	strh	r3, [r4, #12]
  404e28:	b002      	add	sp, #8
  404e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404e2e:	f109 33ff 	add.w	r3, r9, #4294967295
  404e32:	2bfe      	cmp	r3, #254	; 0xfe
  404e34:	d8c4      	bhi.n	404dc0 <__fputwc+0x14>
  404e36:	fa5f fe89 	uxtb.w	lr, r9
  404e3a:	4606      	mov	r6, r0
  404e3c:	f88d e004 	strb.w	lr, [sp, #4]
  404e40:	e7cb      	b.n	404dda <__fputwc+0x2e>
  404e42:	4648      	mov	r0, r9
  404e44:	b002      	add	sp, #8
  404e46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404e4a:	bf00      	nop

00404e4c <_fputwc_r>:
  404e4c:	b530      	push	{r4, r5, lr}
  404e4e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  404e50:	f013 0f01 	tst.w	r3, #1
  404e54:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  404e58:	4614      	mov	r4, r2
  404e5a:	b083      	sub	sp, #12
  404e5c:	4605      	mov	r5, r0
  404e5e:	b29a      	uxth	r2, r3
  404e60:	d101      	bne.n	404e66 <_fputwc_r+0x1a>
  404e62:	0590      	lsls	r0, r2, #22
  404e64:	d51c      	bpl.n	404ea0 <_fputwc_r+0x54>
  404e66:	0490      	lsls	r0, r2, #18
  404e68:	d406      	bmi.n	404e78 <_fputwc_r+0x2c>
  404e6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404e6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404e70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404e74:	81a3      	strh	r3, [r4, #12]
  404e76:	6662      	str	r2, [r4, #100]	; 0x64
  404e78:	4628      	mov	r0, r5
  404e7a:	4622      	mov	r2, r4
  404e7c:	f7ff ff96 	bl	404dac <__fputwc>
  404e80:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404e82:	07da      	lsls	r2, r3, #31
  404e84:	4605      	mov	r5, r0
  404e86:	d402      	bmi.n	404e8e <_fputwc_r+0x42>
  404e88:	89a3      	ldrh	r3, [r4, #12]
  404e8a:	059b      	lsls	r3, r3, #22
  404e8c:	d502      	bpl.n	404e94 <_fputwc_r+0x48>
  404e8e:	4628      	mov	r0, r5
  404e90:	b003      	add	sp, #12
  404e92:	bd30      	pop	{r4, r5, pc}
  404e94:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404e96:	f000 faf9 	bl	40548c <__retarget_lock_release_recursive>
  404e9a:	4628      	mov	r0, r5
  404e9c:	b003      	add	sp, #12
  404e9e:	bd30      	pop	{r4, r5, pc}
  404ea0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404ea2:	9101      	str	r1, [sp, #4]
  404ea4:	f000 faf0 	bl	405488 <__retarget_lock_acquire_recursive>
  404ea8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404eac:	9901      	ldr	r1, [sp, #4]
  404eae:	b29a      	uxth	r2, r3
  404eb0:	e7d9      	b.n	404e66 <_fputwc_r+0x1a>
  404eb2:	bf00      	nop

00404eb4 <_malloc_trim_r>:
  404eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404eb6:	4f24      	ldr	r7, [pc, #144]	; (404f48 <_malloc_trim_r+0x94>)
  404eb8:	460c      	mov	r4, r1
  404eba:	4606      	mov	r6, r0
  404ebc:	f7fe fd8e 	bl	4039dc <__malloc_lock>
  404ec0:	68bb      	ldr	r3, [r7, #8]
  404ec2:	685d      	ldr	r5, [r3, #4]
  404ec4:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404ec8:	310f      	adds	r1, #15
  404eca:	f025 0503 	bic.w	r5, r5, #3
  404ece:	4429      	add	r1, r5
  404ed0:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404ed4:	f021 010f 	bic.w	r1, r1, #15
  404ed8:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404edc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404ee0:	db07      	blt.n	404ef2 <_malloc_trim_r+0x3e>
  404ee2:	2100      	movs	r1, #0
  404ee4:	4630      	mov	r0, r6
  404ee6:	f7fe fd85 	bl	4039f4 <_sbrk_r>
  404eea:	68bb      	ldr	r3, [r7, #8]
  404eec:	442b      	add	r3, r5
  404eee:	4298      	cmp	r0, r3
  404ef0:	d004      	beq.n	404efc <_malloc_trim_r+0x48>
  404ef2:	4630      	mov	r0, r6
  404ef4:	f7fe fd78 	bl	4039e8 <__malloc_unlock>
  404ef8:	2000      	movs	r0, #0
  404efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404efc:	4261      	negs	r1, r4
  404efe:	4630      	mov	r0, r6
  404f00:	f7fe fd78 	bl	4039f4 <_sbrk_r>
  404f04:	3001      	adds	r0, #1
  404f06:	d00d      	beq.n	404f24 <_malloc_trim_r+0x70>
  404f08:	4b10      	ldr	r3, [pc, #64]	; (404f4c <_malloc_trim_r+0x98>)
  404f0a:	68ba      	ldr	r2, [r7, #8]
  404f0c:	6819      	ldr	r1, [r3, #0]
  404f0e:	1b2d      	subs	r5, r5, r4
  404f10:	f045 0501 	orr.w	r5, r5, #1
  404f14:	4630      	mov	r0, r6
  404f16:	1b09      	subs	r1, r1, r4
  404f18:	6055      	str	r5, [r2, #4]
  404f1a:	6019      	str	r1, [r3, #0]
  404f1c:	f7fe fd64 	bl	4039e8 <__malloc_unlock>
  404f20:	2001      	movs	r0, #1
  404f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f24:	2100      	movs	r1, #0
  404f26:	4630      	mov	r0, r6
  404f28:	f7fe fd64 	bl	4039f4 <_sbrk_r>
  404f2c:	68ba      	ldr	r2, [r7, #8]
  404f2e:	1a83      	subs	r3, r0, r2
  404f30:	2b0f      	cmp	r3, #15
  404f32:	ddde      	ble.n	404ef2 <_malloc_trim_r+0x3e>
  404f34:	4c06      	ldr	r4, [pc, #24]	; (404f50 <_malloc_trim_r+0x9c>)
  404f36:	4905      	ldr	r1, [pc, #20]	; (404f4c <_malloc_trim_r+0x98>)
  404f38:	6824      	ldr	r4, [r4, #0]
  404f3a:	f043 0301 	orr.w	r3, r3, #1
  404f3e:	1b00      	subs	r0, r0, r4
  404f40:	6053      	str	r3, [r2, #4]
  404f42:	6008      	str	r0, [r1, #0]
  404f44:	e7d5      	b.n	404ef2 <_malloc_trim_r+0x3e>
  404f46:	bf00      	nop
  404f48:	20400438 	.word	0x20400438
  404f4c:	20400ba0 	.word	0x20400ba0
  404f50:	20400840 	.word	0x20400840

00404f54 <_free_r>:
  404f54:	2900      	cmp	r1, #0
  404f56:	d044      	beq.n	404fe2 <_free_r+0x8e>
  404f58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f5c:	460d      	mov	r5, r1
  404f5e:	4680      	mov	r8, r0
  404f60:	f7fe fd3c 	bl	4039dc <__malloc_lock>
  404f64:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404f68:	4969      	ldr	r1, [pc, #420]	; (405110 <_free_r+0x1bc>)
  404f6a:	f027 0301 	bic.w	r3, r7, #1
  404f6e:	f1a5 0408 	sub.w	r4, r5, #8
  404f72:	18e2      	adds	r2, r4, r3
  404f74:	688e      	ldr	r6, [r1, #8]
  404f76:	6850      	ldr	r0, [r2, #4]
  404f78:	42b2      	cmp	r2, r6
  404f7a:	f020 0003 	bic.w	r0, r0, #3
  404f7e:	d05e      	beq.n	40503e <_free_r+0xea>
  404f80:	07fe      	lsls	r6, r7, #31
  404f82:	6050      	str	r0, [r2, #4]
  404f84:	d40b      	bmi.n	404f9e <_free_r+0x4a>
  404f86:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404f8a:	1be4      	subs	r4, r4, r7
  404f8c:	f101 0e08 	add.w	lr, r1, #8
  404f90:	68a5      	ldr	r5, [r4, #8]
  404f92:	4575      	cmp	r5, lr
  404f94:	443b      	add	r3, r7
  404f96:	d06d      	beq.n	405074 <_free_r+0x120>
  404f98:	68e7      	ldr	r7, [r4, #12]
  404f9a:	60ef      	str	r7, [r5, #12]
  404f9c:	60bd      	str	r5, [r7, #8]
  404f9e:	1815      	adds	r5, r2, r0
  404fa0:	686d      	ldr	r5, [r5, #4]
  404fa2:	07ed      	lsls	r5, r5, #31
  404fa4:	d53e      	bpl.n	405024 <_free_r+0xd0>
  404fa6:	f043 0201 	orr.w	r2, r3, #1
  404faa:	6062      	str	r2, [r4, #4]
  404fac:	50e3      	str	r3, [r4, r3]
  404fae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404fb2:	d217      	bcs.n	404fe4 <_free_r+0x90>
  404fb4:	08db      	lsrs	r3, r3, #3
  404fb6:	1c58      	adds	r0, r3, #1
  404fb8:	109a      	asrs	r2, r3, #2
  404fba:	684d      	ldr	r5, [r1, #4]
  404fbc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404fc0:	60a7      	str	r7, [r4, #8]
  404fc2:	2301      	movs	r3, #1
  404fc4:	4093      	lsls	r3, r2
  404fc6:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  404fca:	432b      	orrs	r3, r5
  404fcc:	3a08      	subs	r2, #8
  404fce:	60e2      	str	r2, [r4, #12]
  404fd0:	604b      	str	r3, [r1, #4]
  404fd2:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  404fd6:	60fc      	str	r4, [r7, #12]
  404fd8:	4640      	mov	r0, r8
  404fda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404fde:	f7fe bd03 	b.w	4039e8 <__malloc_unlock>
  404fe2:	4770      	bx	lr
  404fe4:	0a5a      	lsrs	r2, r3, #9
  404fe6:	2a04      	cmp	r2, #4
  404fe8:	d852      	bhi.n	405090 <_free_r+0x13c>
  404fea:	099a      	lsrs	r2, r3, #6
  404fec:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404ff0:	00ff      	lsls	r7, r7, #3
  404ff2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404ff6:	19c8      	adds	r0, r1, r7
  404ff8:	59ca      	ldr	r2, [r1, r7]
  404ffa:	3808      	subs	r0, #8
  404ffc:	4290      	cmp	r0, r2
  404ffe:	d04f      	beq.n	4050a0 <_free_r+0x14c>
  405000:	6851      	ldr	r1, [r2, #4]
  405002:	f021 0103 	bic.w	r1, r1, #3
  405006:	428b      	cmp	r3, r1
  405008:	d232      	bcs.n	405070 <_free_r+0x11c>
  40500a:	6892      	ldr	r2, [r2, #8]
  40500c:	4290      	cmp	r0, r2
  40500e:	d1f7      	bne.n	405000 <_free_r+0xac>
  405010:	68c3      	ldr	r3, [r0, #12]
  405012:	60a0      	str	r0, [r4, #8]
  405014:	60e3      	str	r3, [r4, #12]
  405016:	609c      	str	r4, [r3, #8]
  405018:	60c4      	str	r4, [r0, #12]
  40501a:	4640      	mov	r0, r8
  40501c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405020:	f7fe bce2 	b.w	4039e8 <__malloc_unlock>
  405024:	6895      	ldr	r5, [r2, #8]
  405026:	4f3b      	ldr	r7, [pc, #236]	; (405114 <_free_r+0x1c0>)
  405028:	42bd      	cmp	r5, r7
  40502a:	4403      	add	r3, r0
  40502c:	d040      	beq.n	4050b0 <_free_r+0x15c>
  40502e:	68d0      	ldr	r0, [r2, #12]
  405030:	60e8      	str	r0, [r5, #12]
  405032:	f043 0201 	orr.w	r2, r3, #1
  405036:	6085      	str	r5, [r0, #8]
  405038:	6062      	str	r2, [r4, #4]
  40503a:	50e3      	str	r3, [r4, r3]
  40503c:	e7b7      	b.n	404fae <_free_r+0x5a>
  40503e:	07ff      	lsls	r7, r7, #31
  405040:	4403      	add	r3, r0
  405042:	d407      	bmi.n	405054 <_free_r+0x100>
  405044:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405048:	1aa4      	subs	r4, r4, r2
  40504a:	4413      	add	r3, r2
  40504c:	68a0      	ldr	r0, [r4, #8]
  40504e:	68e2      	ldr	r2, [r4, #12]
  405050:	60c2      	str	r2, [r0, #12]
  405052:	6090      	str	r0, [r2, #8]
  405054:	4a30      	ldr	r2, [pc, #192]	; (405118 <_free_r+0x1c4>)
  405056:	6812      	ldr	r2, [r2, #0]
  405058:	f043 0001 	orr.w	r0, r3, #1
  40505c:	4293      	cmp	r3, r2
  40505e:	6060      	str	r0, [r4, #4]
  405060:	608c      	str	r4, [r1, #8]
  405062:	d3b9      	bcc.n	404fd8 <_free_r+0x84>
  405064:	4b2d      	ldr	r3, [pc, #180]	; (40511c <_free_r+0x1c8>)
  405066:	4640      	mov	r0, r8
  405068:	6819      	ldr	r1, [r3, #0]
  40506a:	f7ff ff23 	bl	404eb4 <_malloc_trim_r>
  40506e:	e7b3      	b.n	404fd8 <_free_r+0x84>
  405070:	4610      	mov	r0, r2
  405072:	e7cd      	b.n	405010 <_free_r+0xbc>
  405074:	1811      	adds	r1, r2, r0
  405076:	6849      	ldr	r1, [r1, #4]
  405078:	07c9      	lsls	r1, r1, #31
  40507a:	d444      	bmi.n	405106 <_free_r+0x1b2>
  40507c:	6891      	ldr	r1, [r2, #8]
  40507e:	68d2      	ldr	r2, [r2, #12]
  405080:	60ca      	str	r2, [r1, #12]
  405082:	4403      	add	r3, r0
  405084:	f043 0001 	orr.w	r0, r3, #1
  405088:	6091      	str	r1, [r2, #8]
  40508a:	6060      	str	r0, [r4, #4]
  40508c:	50e3      	str	r3, [r4, r3]
  40508e:	e7a3      	b.n	404fd8 <_free_r+0x84>
  405090:	2a14      	cmp	r2, #20
  405092:	d816      	bhi.n	4050c2 <_free_r+0x16e>
  405094:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405098:	00ff      	lsls	r7, r7, #3
  40509a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40509e:	e7aa      	b.n	404ff6 <_free_r+0xa2>
  4050a0:	10aa      	asrs	r2, r5, #2
  4050a2:	2301      	movs	r3, #1
  4050a4:	684d      	ldr	r5, [r1, #4]
  4050a6:	4093      	lsls	r3, r2
  4050a8:	432b      	orrs	r3, r5
  4050aa:	604b      	str	r3, [r1, #4]
  4050ac:	4603      	mov	r3, r0
  4050ae:	e7b0      	b.n	405012 <_free_r+0xbe>
  4050b0:	f043 0201 	orr.w	r2, r3, #1
  4050b4:	614c      	str	r4, [r1, #20]
  4050b6:	610c      	str	r4, [r1, #16]
  4050b8:	60e5      	str	r5, [r4, #12]
  4050ba:	60a5      	str	r5, [r4, #8]
  4050bc:	6062      	str	r2, [r4, #4]
  4050be:	50e3      	str	r3, [r4, r3]
  4050c0:	e78a      	b.n	404fd8 <_free_r+0x84>
  4050c2:	2a54      	cmp	r2, #84	; 0x54
  4050c4:	d806      	bhi.n	4050d4 <_free_r+0x180>
  4050c6:	0b1a      	lsrs	r2, r3, #12
  4050c8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4050cc:	00ff      	lsls	r7, r7, #3
  4050ce:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4050d2:	e790      	b.n	404ff6 <_free_r+0xa2>
  4050d4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4050d8:	d806      	bhi.n	4050e8 <_free_r+0x194>
  4050da:	0bda      	lsrs	r2, r3, #15
  4050dc:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4050e0:	00ff      	lsls	r7, r7, #3
  4050e2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4050e6:	e786      	b.n	404ff6 <_free_r+0xa2>
  4050e8:	f240 5054 	movw	r0, #1364	; 0x554
  4050ec:	4282      	cmp	r2, r0
  4050ee:	d806      	bhi.n	4050fe <_free_r+0x1aa>
  4050f0:	0c9a      	lsrs	r2, r3, #18
  4050f2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4050f6:	00ff      	lsls	r7, r7, #3
  4050f8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4050fc:	e77b      	b.n	404ff6 <_free_r+0xa2>
  4050fe:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405102:	257e      	movs	r5, #126	; 0x7e
  405104:	e777      	b.n	404ff6 <_free_r+0xa2>
  405106:	f043 0101 	orr.w	r1, r3, #1
  40510a:	6061      	str	r1, [r4, #4]
  40510c:	6013      	str	r3, [r2, #0]
  40510e:	e763      	b.n	404fd8 <_free_r+0x84>
  405110:	20400438 	.word	0x20400438
  405114:	20400440 	.word	0x20400440
  405118:	20400844 	.word	0x20400844
  40511c:	20400bd0 	.word	0x20400bd0

00405120 <__sfvwrite_r>:
  405120:	6893      	ldr	r3, [r2, #8]
  405122:	2b00      	cmp	r3, #0
  405124:	d073      	beq.n	40520e <__sfvwrite_r+0xee>
  405126:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40512a:	898b      	ldrh	r3, [r1, #12]
  40512c:	b083      	sub	sp, #12
  40512e:	460c      	mov	r4, r1
  405130:	0719      	lsls	r1, r3, #28
  405132:	9000      	str	r0, [sp, #0]
  405134:	4616      	mov	r6, r2
  405136:	d526      	bpl.n	405186 <__sfvwrite_r+0x66>
  405138:	6922      	ldr	r2, [r4, #16]
  40513a:	b322      	cbz	r2, 405186 <__sfvwrite_r+0x66>
  40513c:	f013 0002 	ands.w	r0, r3, #2
  405140:	6835      	ldr	r5, [r6, #0]
  405142:	d02c      	beq.n	40519e <__sfvwrite_r+0x7e>
  405144:	f04f 0900 	mov.w	r9, #0
  405148:	4fb0      	ldr	r7, [pc, #704]	; (40540c <__sfvwrite_r+0x2ec>)
  40514a:	46c8      	mov	r8, r9
  40514c:	46b2      	mov	sl, r6
  40514e:	45b8      	cmp	r8, r7
  405150:	4643      	mov	r3, r8
  405152:	464a      	mov	r2, r9
  405154:	bf28      	it	cs
  405156:	463b      	movcs	r3, r7
  405158:	9800      	ldr	r0, [sp, #0]
  40515a:	f1b8 0f00 	cmp.w	r8, #0
  40515e:	d050      	beq.n	405202 <__sfvwrite_r+0xe2>
  405160:	69e1      	ldr	r1, [r4, #28]
  405162:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405164:	47b0      	blx	r6
  405166:	2800      	cmp	r0, #0
  405168:	dd58      	ble.n	40521c <__sfvwrite_r+0xfc>
  40516a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40516e:	1a1b      	subs	r3, r3, r0
  405170:	4481      	add	r9, r0
  405172:	eba8 0800 	sub.w	r8, r8, r0
  405176:	f8ca 3008 	str.w	r3, [sl, #8]
  40517a:	2b00      	cmp	r3, #0
  40517c:	d1e7      	bne.n	40514e <__sfvwrite_r+0x2e>
  40517e:	2000      	movs	r0, #0
  405180:	b003      	add	sp, #12
  405182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405186:	4621      	mov	r1, r4
  405188:	9800      	ldr	r0, [sp, #0]
  40518a:	f7ff fc51 	bl	404a30 <__swsetup_r>
  40518e:	2800      	cmp	r0, #0
  405190:	f040 8133 	bne.w	4053fa <__sfvwrite_r+0x2da>
  405194:	89a3      	ldrh	r3, [r4, #12]
  405196:	6835      	ldr	r5, [r6, #0]
  405198:	f013 0002 	ands.w	r0, r3, #2
  40519c:	d1d2      	bne.n	405144 <__sfvwrite_r+0x24>
  40519e:	f013 0901 	ands.w	r9, r3, #1
  4051a2:	d145      	bne.n	405230 <__sfvwrite_r+0x110>
  4051a4:	464f      	mov	r7, r9
  4051a6:	9601      	str	r6, [sp, #4]
  4051a8:	b337      	cbz	r7, 4051f8 <__sfvwrite_r+0xd8>
  4051aa:	059a      	lsls	r2, r3, #22
  4051ac:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4051b0:	f140 8083 	bpl.w	4052ba <__sfvwrite_r+0x19a>
  4051b4:	4547      	cmp	r7, r8
  4051b6:	46c3      	mov	fp, r8
  4051b8:	f0c0 80ab 	bcc.w	405312 <__sfvwrite_r+0x1f2>
  4051bc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4051c0:	f040 80ac 	bne.w	40531c <__sfvwrite_r+0x1fc>
  4051c4:	6820      	ldr	r0, [r4, #0]
  4051c6:	46ba      	mov	sl, r7
  4051c8:	465a      	mov	r2, fp
  4051ca:	4649      	mov	r1, r9
  4051cc:	f000 fa40 	bl	405650 <memmove>
  4051d0:	68a2      	ldr	r2, [r4, #8]
  4051d2:	6823      	ldr	r3, [r4, #0]
  4051d4:	eba2 0208 	sub.w	r2, r2, r8
  4051d8:	445b      	add	r3, fp
  4051da:	60a2      	str	r2, [r4, #8]
  4051dc:	6023      	str	r3, [r4, #0]
  4051de:	9a01      	ldr	r2, [sp, #4]
  4051e0:	6893      	ldr	r3, [r2, #8]
  4051e2:	eba3 030a 	sub.w	r3, r3, sl
  4051e6:	44d1      	add	r9, sl
  4051e8:	eba7 070a 	sub.w	r7, r7, sl
  4051ec:	6093      	str	r3, [r2, #8]
  4051ee:	2b00      	cmp	r3, #0
  4051f0:	d0c5      	beq.n	40517e <__sfvwrite_r+0x5e>
  4051f2:	89a3      	ldrh	r3, [r4, #12]
  4051f4:	2f00      	cmp	r7, #0
  4051f6:	d1d8      	bne.n	4051aa <__sfvwrite_r+0x8a>
  4051f8:	f8d5 9000 	ldr.w	r9, [r5]
  4051fc:	686f      	ldr	r7, [r5, #4]
  4051fe:	3508      	adds	r5, #8
  405200:	e7d2      	b.n	4051a8 <__sfvwrite_r+0x88>
  405202:	f8d5 9000 	ldr.w	r9, [r5]
  405206:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40520a:	3508      	adds	r5, #8
  40520c:	e79f      	b.n	40514e <__sfvwrite_r+0x2e>
  40520e:	2000      	movs	r0, #0
  405210:	4770      	bx	lr
  405212:	4621      	mov	r1, r4
  405214:	9800      	ldr	r0, [sp, #0]
  405216:	f7ff fd1f 	bl	404c58 <_fflush_r>
  40521a:	b370      	cbz	r0, 40527a <__sfvwrite_r+0x15a>
  40521c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405220:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405224:	f04f 30ff 	mov.w	r0, #4294967295
  405228:	81a3      	strh	r3, [r4, #12]
  40522a:	b003      	add	sp, #12
  40522c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405230:	4681      	mov	r9, r0
  405232:	4633      	mov	r3, r6
  405234:	464e      	mov	r6, r9
  405236:	46a8      	mov	r8, r5
  405238:	469a      	mov	sl, r3
  40523a:	464d      	mov	r5, r9
  40523c:	b34e      	cbz	r6, 405292 <__sfvwrite_r+0x172>
  40523e:	b380      	cbz	r0, 4052a2 <__sfvwrite_r+0x182>
  405240:	6820      	ldr	r0, [r4, #0]
  405242:	6923      	ldr	r3, [r4, #16]
  405244:	6962      	ldr	r2, [r4, #20]
  405246:	45b1      	cmp	r9, r6
  405248:	46cb      	mov	fp, r9
  40524a:	bf28      	it	cs
  40524c:	46b3      	movcs	fp, r6
  40524e:	4298      	cmp	r0, r3
  405250:	465f      	mov	r7, fp
  405252:	d904      	bls.n	40525e <__sfvwrite_r+0x13e>
  405254:	68a3      	ldr	r3, [r4, #8]
  405256:	4413      	add	r3, r2
  405258:	459b      	cmp	fp, r3
  40525a:	f300 80a6 	bgt.w	4053aa <__sfvwrite_r+0x28a>
  40525e:	4593      	cmp	fp, r2
  405260:	db4b      	blt.n	4052fa <__sfvwrite_r+0x1da>
  405262:	4613      	mov	r3, r2
  405264:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405266:	69e1      	ldr	r1, [r4, #28]
  405268:	9800      	ldr	r0, [sp, #0]
  40526a:	462a      	mov	r2, r5
  40526c:	47b8      	blx	r7
  40526e:	1e07      	subs	r7, r0, #0
  405270:	ddd4      	ble.n	40521c <__sfvwrite_r+0xfc>
  405272:	ebb9 0907 	subs.w	r9, r9, r7
  405276:	d0cc      	beq.n	405212 <__sfvwrite_r+0xf2>
  405278:	2001      	movs	r0, #1
  40527a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40527e:	1bdb      	subs	r3, r3, r7
  405280:	443d      	add	r5, r7
  405282:	1bf6      	subs	r6, r6, r7
  405284:	f8ca 3008 	str.w	r3, [sl, #8]
  405288:	2b00      	cmp	r3, #0
  40528a:	f43f af78 	beq.w	40517e <__sfvwrite_r+0x5e>
  40528e:	2e00      	cmp	r6, #0
  405290:	d1d5      	bne.n	40523e <__sfvwrite_r+0x11e>
  405292:	f108 0308 	add.w	r3, r8, #8
  405296:	e913 0060 	ldmdb	r3, {r5, r6}
  40529a:	4698      	mov	r8, r3
  40529c:	3308      	adds	r3, #8
  40529e:	2e00      	cmp	r6, #0
  4052a0:	d0f9      	beq.n	405296 <__sfvwrite_r+0x176>
  4052a2:	4632      	mov	r2, r6
  4052a4:	210a      	movs	r1, #10
  4052a6:	4628      	mov	r0, r5
  4052a8:	f000 f982 	bl	4055b0 <memchr>
  4052ac:	2800      	cmp	r0, #0
  4052ae:	f000 80a1 	beq.w	4053f4 <__sfvwrite_r+0x2d4>
  4052b2:	3001      	adds	r0, #1
  4052b4:	eba0 0905 	sub.w	r9, r0, r5
  4052b8:	e7c2      	b.n	405240 <__sfvwrite_r+0x120>
  4052ba:	6820      	ldr	r0, [r4, #0]
  4052bc:	6923      	ldr	r3, [r4, #16]
  4052be:	4298      	cmp	r0, r3
  4052c0:	d802      	bhi.n	4052c8 <__sfvwrite_r+0x1a8>
  4052c2:	6963      	ldr	r3, [r4, #20]
  4052c4:	429f      	cmp	r7, r3
  4052c6:	d25d      	bcs.n	405384 <__sfvwrite_r+0x264>
  4052c8:	45b8      	cmp	r8, r7
  4052ca:	bf28      	it	cs
  4052cc:	46b8      	movcs	r8, r7
  4052ce:	4642      	mov	r2, r8
  4052d0:	4649      	mov	r1, r9
  4052d2:	f000 f9bd 	bl	405650 <memmove>
  4052d6:	68a3      	ldr	r3, [r4, #8]
  4052d8:	6822      	ldr	r2, [r4, #0]
  4052da:	eba3 0308 	sub.w	r3, r3, r8
  4052de:	4442      	add	r2, r8
  4052e0:	60a3      	str	r3, [r4, #8]
  4052e2:	6022      	str	r2, [r4, #0]
  4052e4:	b10b      	cbz	r3, 4052ea <__sfvwrite_r+0x1ca>
  4052e6:	46c2      	mov	sl, r8
  4052e8:	e779      	b.n	4051de <__sfvwrite_r+0xbe>
  4052ea:	4621      	mov	r1, r4
  4052ec:	9800      	ldr	r0, [sp, #0]
  4052ee:	f7ff fcb3 	bl	404c58 <_fflush_r>
  4052f2:	2800      	cmp	r0, #0
  4052f4:	d192      	bne.n	40521c <__sfvwrite_r+0xfc>
  4052f6:	46c2      	mov	sl, r8
  4052f8:	e771      	b.n	4051de <__sfvwrite_r+0xbe>
  4052fa:	465a      	mov	r2, fp
  4052fc:	4629      	mov	r1, r5
  4052fe:	f000 f9a7 	bl	405650 <memmove>
  405302:	68a2      	ldr	r2, [r4, #8]
  405304:	6823      	ldr	r3, [r4, #0]
  405306:	eba2 020b 	sub.w	r2, r2, fp
  40530a:	445b      	add	r3, fp
  40530c:	60a2      	str	r2, [r4, #8]
  40530e:	6023      	str	r3, [r4, #0]
  405310:	e7af      	b.n	405272 <__sfvwrite_r+0x152>
  405312:	6820      	ldr	r0, [r4, #0]
  405314:	46b8      	mov	r8, r7
  405316:	46ba      	mov	sl, r7
  405318:	46bb      	mov	fp, r7
  40531a:	e755      	b.n	4051c8 <__sfvwrite_r+0xa8>
  40531c:	6962      	ldr	r2, [r4, #20]
  40531e:	6820      	ldr	r0, [r4, #0]
  405320:	6921      	ldr	r1, [r4, #16]
  405322:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  405326:	eba0 0a01 	sub.w	sl, r0, r1
  40532a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40532e:	f10a 0001 	add.w	r0, sl, #1
  405332:	ea4f 0868 	mov.w	r8, r8, asr #1
  405336:	4438      	add	r0, r7
  405338:	4540      	cmp	r0, r8
  40533a:	4642      	mov	r2, r8
  40533c:	bf84      	itt	hi
  40533e:	4680      	movhi	r8, r0
  405340:	4642      	movhi	r2, r8
  405342:	055b      	lsls	r3, r3, #21
  405344:	d544      	bpl.n	4053d0 <__sfvwrite_r+0x2b0>
  405346:	4611      	mov	r1, r2
  405348:	9800      	ldr	r0, [sp, #0]
  40534a:	f7fd ffaf 	bl	4032ac <_malloc_r>
  40534e:	4683      	mov	fp, r0
  405350:	2800      	cmp	r0, #0
  405352:	d055      	beq.n	405400 <__sfvwrite_r+0x2e0>
  405354:	4652      	mov	r2, sl
  405356:	6921      	ldr	r1, [r4, #16]
  405358:	f7fe fa58 	bl	40380c <memcpy>
  40535c:	89a3      	ldrh	r3, [r4, #12]
  40535e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  405362:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405366:	81a3      	strh	r3, [r4, #12]
  405368:	eb0b 000a 	add.w	r0, fp, sl
  40536c:	eba8 030a 	sub.w	r3, r8, sl
  405370:	f8c4 b010 	str.w	fp, [r4, #16]
  405374:	f8c4 8014 	str.w	r8, [r4, #20]
  405378:	6020      	str	r0, [r4, #0]
  40537a:	60a3      	str	r3, [r4, #8]
  40537c:	46b8      	mov	r8, r7
  40537e:	46ba      	mov	sl, r7
  405380:	46bb      	mov	fp, r7
  405382:	e721      	b.n	4051c8 <__sfvwrite_r+0xa8>
  405384:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405388:	42b9      	cmp	r1, r7
  40538a:	bf28      	it	cs
  40538c:	4639      	movcs	r1, r7
  40538e:	464a      	mov	r2, r9
  405390:	fb91 f1f3 	sdiv	r1, r1, r3
  405394:	9800      	ldr	r0, [sp, #0]
  405396:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405398:	fb03 f301 	mul.w	r3, r3, r1
  40539c:	69e1      	ldr	r1, [r4, #28]
  40539e:	47b0      	blx	r6
  4053a0:	f1b0 0a00 	subs.w	sl, r0, #0
  4053a4:	f73f af1b 	bgt.w	4051de <__sfvwrite_r+0xbe>
  4053a8:	e738      	b.n	40521c <__sfvwrite_r+0xfc>
  4053aa:	461a      	mov	r2, r3
  4053ac:	4629      	mov	r1, r5
  4053ae:	9301      	str	r3, [sp, #4]
  4053b0:	f000 f94e 	bl	405650 <memmove>
  4053b4:	6822      	ldr	r2, [r4, #0]
  4053b6:	9b01      	ldr	r3, [sp, #4]
  4053b8:	9800      	ldr	r0, [sp, #0]
  4053ba:	441a      	add	r2, r3
  4053bc:	6022      	str	r2, [r4, #0]
  4053be:	4621      	mov	r1, r4
  4053c0:	f7ff fc4a 	bl	404c58 <_fflush_r>
  4053c4:	9b01      	ldr	r3, [sp, #4]
  4053c6:	2800      	cmp	r0, #0
  4053c8:	f47f af28 	bne.w	40521c <__sfvwrite_r+0xfc>
  4053cc:	461f      	mov	r7, r3
  4053ce:	e750      	b.n	405272 <__sfvwrite_r+0x152>
  4053d0:	9800      	ldr	r0, [sp, #0]
  4053d2:	f000 f9a1 	bl	405718 <_realloc_r>
  4053d6:	4683      	mov	fp, r0
  4053d8:	2800      	cmp	r0, #0
  4053da:	d1c5      	bne.n	405368 <__sfvwrite_r+0x248>
  4053dc:	9d00      	ldr	r5, [sp, #0]
  4053de:	6921      	ldr	r1, [r4, #16]
  4053e0:	4628      	mov	r0, r5
  4053e2:	f7ff fdb7 	bl	404f54 <_free_r>
  4053e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4053ea:	220c      	movs	r2, #12
  4053ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4053f0:	602a      	str	r2, [r5, #0]
  4053f2:	e715      	b.n	405220 <__sfvwrite_r+0x100>
  4053f4:	f106 0901 	add.w	r9, r6, #1
  4053f8:	e722      	b.n	405240 <__sfvwrite_r+0x120>
  4053fa:	f04f 30ff 	mov.w	r0, #4294967295
  4053fe:	e6bf      	b.n	405180 <__sfvwrite_r+0x60>
  405400:	9a00      	ldr	r2, [sp, #0]
  405402:	230c      	movs	r3, #12
  405404:	6013      	str	r3, [r2, #0]
  405406:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40540a:	e709      	b.n	405220 <__sfvwrite_r+0x100>
  40540c:	7ffffc00 	.word	0x7ffffc00

00405410 <_fwalk_reent>:
  405410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405414:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405418:	d01f      	beq.n	40545a <_fwalk_reent+0x4a>
  40541a:	4688      	mov	r8, r1
  40541c:	4606      	mov	r6, r0
  40541e:	f04f 0900 	mov.w	r9, #0
  405422:	687d      	ldr	r5, [r7, #4]
  405424:	68bc      	ldr	r4, [r7, #8]
  405426:	3d01      	subs	r5, #1
  405428:	d411      	bmi.n	40544e <_fwalk_reent+0x3e>
  40542a:	89a3      	ldrh	r3, [r4, #12]
  40542c:	2b01      	cmp	r3, #1
  40542e:	f105 35ff 	add.w	r5, r5, #4294967295
  405432:	d908      	bls.n	405446 <_fwalk_reent+0x36>
  405434:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405438:	3301      	adds	r3, #1
  40543a:	4621      	mov	r1, r4
  40543c:	4630      	mov	r0, r6
  40543e:	d002      	beq.n	405446 <_fwalk_reent+0x36>
  405440:	47c0      	blx	r8
  405442:	ea49 0900 	orr.w	r9, r9, r0
  405446:	1c6b      	adds	r3, r5, #1
  405448:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40544c:	d1ed      	bne.n	40542a <_fwalk_reent+0x1a>
  40544e:	683f      	ldr	r7, [r7, #0]
  405450:	2f00      	cmp	r7, #0
  405452:	d1e6      	bne.n	405422 <_fwalk_reent+0x12>
  405454:	4648      	mov	r0, r9
  405456:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40545a:	46b9      	mov	r9, r7
  40545c:	4648      	mov	r0, r9
  40545e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405462:	bf00      	nop

00405464 <__locale_mb_cur_max>:
  405464:	4b04      	ldr	r3, [pc, #16]	; (405478 <__locale_mb_cur_max+0x14>)
  405466:	4a05      	ldr	r2, [pc, #20]	; (40547c <__locale_mb_cur_max+0x18>)
  405468:	681b      	ldr	r3, [r3, #0]
  40546a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40546c:	2b00      	cmp	r3, #0
  40546e:	bf08      	it	eq
  405470:	4613      	moveq	r3, r2
  405472:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  405476:	4770      	bx	lr
  405478:	2040000c 	.word	0x2040000c
  40547c:	2040084c 	.word	0x2040084c

00405480 <__retarget_lock_init_recursive>:
  405480:	4770      	bx	lr
  405482:	bf00      	nop

00405484 <__retarget_lock_close_recursive>:
  405484:	4770      	bx	lr
  405486:	bf00      	nop

00405488 <__retarget_lock_acquire_recursive>:
  405488:	4770      	bx	lr
  40548a:	bf00      	nop

0040548c <__retarget_lock_release_recursive>:
  40548c:	4770      	bx	lr
  40548e:	bf00      	nop

00405490 <__swhatbuf_r>:
  405490:	b570      	push	{r4, r5, r6, lr}
  405492:	460c      	mov	r4, r1
  405494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405498:	2900      	cmp	r1, #0
  40549a:	b090      	sub	sp, #64	; 0x40
  40549c:	4615      	mov	r5, r2
  40549e:	461e      	mov	r6, r3
  4054a0:	db14      	blt.n	4054cc <__swhatbuf_r+0x3c>
  4054a2:	aa01      	add	r2, sp, #4
  4054a4:	f000 fc9e 	bl	405de4 <_fstat_r>
  4054a8:	2800      	cmp	r0, #0
  4054aa:	db0f      	blt.n	4054cc <__swhatbuf_r+0x3c>
  4054ac:	9a02      	ldr	r2, [sp, #8]
  4054ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4054b2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4054b6:	fab2 f282 	clz	r2, r2
  4054ba:	0952      	lsrs	r2, r2, #5
  4054bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4054c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4054c4:	6032      	str	r2, [r6, #0]
  4054c6:	602b      	str	r3, [r5, #0]
  4054c8:	b010      	add	sp, #64	; 0x40
  4054ca:	bd70      	pop	{r4, r5, r6, pc}
  4054cc:	89a2      	ldrh	r2, [r4, #12]
  4054ce:	2300      	movs	r3, #0
  4054d0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4054d4:	6033      	str	r3, [r6, #0]
  4054d6:	d004      	beq.n	4054e2 <__swhatbuf_r+0x52>
  4054d8:	2240      	movs	r2, #64	; 0x40
  4054da:	4618      	mov	r0, r3
  4054dc:	602a      	str	r2, [r5, #0]
  4054de:	b010      	add	sp, #64	; 0x40
  4054e0:	bd70      	pop	{r4, r5, r6, pc}
  4054e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4054e6:	602b      	str	r3, [r5, #0]
  4054e8:	b010      	add	sp, #64	; 0x40
  4054ea:	bd70      	pop	{r4, r5, r6, pc}

004054ec <__smakebuf_r>:
  4054ec:	898a      	ldrh	r2, [r1, #12]
  4054ee:	0792      	lsls	r2, r2, #30
  4054f0:	460b      	mov	r3, r1
  4054f2:	d506      	bpl.n	405502 <__smakebuf_r+0x16>
  4054f4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4054f8:	2101      	movs	r1, #1
  4054fa:	601a      	str	r2, [r3, #0]
  4054fc:	611a      	str	r2, [r3, #16]
  4054fe:	6159      	str	r1, [r3, #20]
  405500:	4770      	bx	lr
  405502:	b5f0      	push	{r4, r5, r6, r7, lr}
  405504:	b083      	sub	sp, #12
  405506:	ab01      	add	r3, sp, #4
  405508:	466a      	mov	r2, sp
  40550a:	460c      	mov	r4, r1
  40550c:	4606      	mov	r6, r0
  40550e:	f7ff ffbf 	bl	405490 <__swhatbuf_r>
  405512:	9900      	ldr	r1, [sp, #0]
  405514:	4605      	mov	r5, r0
  405516:	4630      	mov	r0, r6
  405518:	f7fd fec8 	bl	4032ac <_malloc_r>
  40551c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405520:	b1d8      	cbz	r0, 40555a <__smakebuf_r+0x6e>
  405522:	9a01      	ldr	r2, [sp, #4]
  405524:	4f15      	ldr	r7, [pc, #84]	; (40557c <__smakebuf_r+0x90>)
  405526:	9900      	ldr	r1, [sp, #0]
  405528:	63f7      	str	r7, [r6, #60]	; 0x3c
  40552a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40552e:	81a3      	strh	r3, [r4, #12]
  405530:	6020      	str	r0, [r4, #0]
  405532:	6120      	str	r0, [r4, #16]
  405534:	6161      	str	r1, [r4, #20]
  405536:	b91a      	cbnz	r2, 405540 <__smakebuf_r+0x54>
  405538:	432b      	orrs	r3, r5
  40553a:	81a3      	strh	r3, [r4, #12]
  40553c:	b003      	add	sp, #12
  40553e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405540:	4630      	mov	r0, r6
  405542:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405546:	f000 fc61 	bl	405e0c <_isatty_r>
  40554a:	b1a0      	cbz	r0, 405576 <__smakebuf_r+0x8a>
  40554c:	89a3      	ldrh	r3, [r4, #12]
  40554e:	f023 0303 	bic.w	r3, r3, #3
  405552:	f043 0301 	orr.w	r3, r3, #1
  405556:	b21b      	sxth	r3, r3
  405558:	e7ee      	b.n	405538 <__smakebuf_r+0x4c>
  40555a:	059a      	lsls	r2, r3, #22
  40555c:	d4ee      	bmi.n	40553c <__smakebuf_r+0x50>
  40555e:	f023 0303 	bic.w	r3, r3, #3
  405562:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405566:	f043 0302 	orr.w	r3, r3, #2
  40556a:	2101      	movs	r1, #1
  40556c:	81a3      	strh	r3, [r4, #12]
  40556e:	6022      	str	r2, [r4, #0]
  405570:	6122      	str	r2, [r4, #16]
  405572:	6161      	str	r1, [r4, #20]
  405574:	e7e2      	b.n	40553c <__smakebuf_r+0x50>
  405576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40557a:	e7dd      	b.n	405538 <__smakebuf_r+0x4c>
  40557c:	00404cad 	.word	0x00404cad

00405580 <__ascii_mbtowc>:
  405580:	b082      	sub	sp, #8
  405582:	b149      	cbz	r1, 405598 <__ascii_mbtowc+0x18>
  405584:	b15a      	cbz	r2, 40559e <__ascii_mbtowc+0x1e>
  405586:	b16b      	cbz	r3, 4055a4 <__ascii_mbtowc+0x24>
  405588:	7813      	ldrb	r3, [r2, #0]
  40558a:	600b      	str	r3, [r1, #0]
  40558c:	7812      	ldrb	r2, [r2, #0]
  40558e:	1c10      	adds	r0, r2, #0
  405590:	bf18      	it	ne
  405592:	2001      	movne	r0, #1
  405594:	b002      	add	sp, #8
  405596:	4770      	bx	lr
  405598:	a901      	add	r1, sp, #4
  40559a:	2a00      	cmp	r2, #0
  40559c:	d1f3      	bne.n	405586 <__ascii_mbtowc+0x6>
  40559e:	4610      	mov	r0, r2
  4055a0:	b002      	add	sp, #8
  4055a2:	4770      	bx	lr
  4055a4:	f06f 0001 	mvn.w	r0, #1
  4055a8:	e7f4      	b.n	405594 <__ascii_mbtowc+0x14>
  4055aa:	bf00      	nop
  4055ac:	0000      	movs	r0, r0
	...

004055b0 <memchr>:
  4055b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4055b4:	2a10      	cmp	r2, #16
  4055b6:	db2b      	blt.n	405610 <memchr+0x60>
  4055b8:	f010 0f07 	tst.w	r0, #7
  4055bc:	d008      	beq.n	4055d0 <memchr+0x20>
  4055be:	f810 3b01 	ldrb.w	r3, [r0], #1
  4055c2:	3a01      	subs	r2, #1
  4055c4:	428b      	cmp	r3, r1
  4055c6:	d02d      	beq.n	405624 <memchr+0x74>
  4055c8:	f010 0f07 	tst.w	r0, #7
  4055cc:	b342      	cbz	r2, 405620 <memchr+0x70>
  4055ce:	d1f6      	bne.n	4055be <memchr+0xe>
  4055d0:	b4f0      	push	{r4, r5, r6, r7}
  4055d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4055d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4055da:	f022 0407 	bic.w	r4, r2, #7
  4055de:	f07f 0700 	mvns.w	r7, #0
  4055e2:	2300      	movs	r3, #0
  4055e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4055e8:	3c08      	subs	r4, #8
  4055ea:	ea85 0501 	eor.w	r5, r5, r1
  4055ee:	ea86 0601 	eor.w	r6, r6, r1
  4055f2:	fa85 f547 	uadd8	r5, r5, r7
  4055f6:	faa3 f587 	sel	r5, r3, r7
  4055fa:	fa86 f647 	uadd8	r6, r6, r7
  4055fe:	faa5 f687 	sel	r6, r5, r7
  405602:	b98e      	cbnz	r6, 405628 <memchr+0x78>
  405604:	d1ee      	bne.n	4055e4 <memchr+0x34>
  405606:	bcf0      	pop	{r4, r5, r6, r7}
  405608:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40560c:	f002 0207 	and.w	r2, r2, #7
  405610:	b132      	cbz	r2, 405620 <memchr+0x70>
  405612:	f810 3b01 	ldrb.w	r3, [r0], #1
  405616:	3a01      	subs	r2, #1
  405618:	ea83 0301 	eor.w	r3, r3, r1
  40561c:	b113      	cbz	r3, 405624 <memchr+0x74>
  40561e:	d1f8      	bne.n	405612 <memchr+0x62>
  405620:	2000      	movs	r0, #0
  405622:	4770      	bx	lr
  405624:	3801      	subs	r0, #1
  405626:	4770      	bx	lr
  405628:	2d00      	cmp	r5, #0
  40562a:	bf06      	itte	eq
  40562c:	4635      	moveq	r5, r6
  40562e:	3803      	subeq	r0, #3
  405630:	3807      	subne	r0, #7
  405632:	f015 0f01 	tst.w	r5, #1
  405636:	d107      	bne.n	405648 <memchr+0x98>
  405638:	3001      	adds	r0, #1
  40563a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40563e:	bf02      	ittt	eq
  405640:	3001      	addeq	r0, #1
  405642:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405646:	3001      	addeq	r0, #1
  405648:	bcf0      	pop	{r4, r5, r6, r7}
  40564a:	3801      	subs	r0, #1
  40564c:	4770      	bx	lr
  40564e:	bf00      	nop

00405650 <memmove>:
  405650:	4288      	cmp	r0, r1
  405652:	b5f0      	push	{r4, r5, r6, r7, lr}
  405654:	d90d      	bls.n	405672 <memmove+0x22>
  405656:	188b      	adds	r3, r1, r2
  405658:	4298      	cmp	r0, r3
  40565a:	d20a      	bcs.n	405672 <memmove+0x22>
  40565c:	1884      	adds	r4, r0, r2
  40565e:	2a00      	cmp	r2, #0
  405660:	d051      	beq.n	405706 <memmove+0xb6>
  405662:	4622      	mov	r2, r4
  405664:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405668:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40566c:	4299      	cmp	r1, r3
  40566e:	d1f9      	bne.n	405664 <memmove+0x14>
  405670:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405672:	2a0f      	cmp	r2, #15
  405674:	d948      	bls.n	405708 <memmove+0xb8>
  405676:	ea41 0300 	orr.w	r3, r1, r0
  40567a:	079b      	lsls	r3, r3, #30
  40567c:	d146      	bne.n	40570c <memmove+0xbc>
  40567e:	f100 0410 	add.w	r4, r0, #16
  405682:	f101 0310 	add.w	r3, r1, #16
  405686:	4615      	mov	r5, r2
  405688:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40568c:	f844 6c10 	str.w	r6, [r4, #-16]
  405690:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405694:	f844 6c0c 	str.w	r6, [r4, #-12]
  405698:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40569c:	f844 6c08 	str.w	r6, [r4, #-8]
  4056a0:	3d10      	subs	r5, #16
  4056a2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4056a6:	f844 6c04 	str.w	r6, [r4, #-4]
  4056aa:	2d0f      	cmp	r5, #15
  4056ac:	f103 0310 	add.w	r3, r3, #16
  4056b0:	f104 0410 	add.w	r4, r4, #16
  4056b4:	d8e8      	bhi.n	405688 <memmove+0x38>
  4056b6:	f1a2 0310 	sub.w	r3, r2, #16
  4056ba:	f023 030f 	bic.w	r3, r3, #15
  4056be:	f002 0e0f 	and.w	lr, r2, #15
  4056c2:	3310      	adds	r3, #16
  4056c4:	f1be 0f03 	cmp.w	lr, #3
  4056c8:	4419      	add	r1, r3
  4056ca:	4403      	add	r3, r0
  4056cc:	d921      	bls.n	405712 <memmove+0xc2>
  4056ce:	1f1e      	subs	r6, r3, #4
  4056d0:	460d      	mov	r5, r1
  4056d2:	4674      	mov	r4, lr
  4056d4:	3c04      	subs	r4, #4
  4056d6:	f855 7b04 	ldr.w	r7, [r5], #4
  4056da:	f846 7f04 	str.w	r7, [r6, #4]!
  4056de:	2c03      	cmp	r4, #3
  4056e0:	d8f8      	bhi.n	4056d4 <memmove+0x84>
  4056e2:	f1ae 0404 	sub.w	r4, lr, #4
  4056e6:	f024 0403 	bic.w	r4, r4, #3
  4056ea:	3404      	adds	r4, #4
  4056ec:	4421      	add	r1, r4
  4056ee:	4423      	add	r3, r4
  4056f0:	f002 0203 	and.w	r2, r2, #3
  4056f4:	b162      	cbz	r2, 405710 <memmove+0xc0>
  4056f6:	3b01      	subs	r3, #1
  4056f8:	440a      	add	r2, r1
  4056fa:	f811 4b01 	ldrb.w	r4, [r1], #1
  4056fe:	f803 4f01 	strb.w	r4, [r3, #1]!
  405702:	428a      	cmp	r2, r1
  405704:	d1f9      	bne.n	4056fa <memmove+0xaa>
  405706:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405708:	4603      	mov	r3, r0
  40570a:	e7f3      	b.n	4056f4 <memmove+0xa4>
  40570c:	4603      	mov	r3, r0
  40570e:	e7f2      	b.n	4056f6 <memmove+0xa6>
  405710:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405712:	4672      	mov	r2, lr
  405714:	e7ee      	b.n	4056f4 <memmove+0xa4>
  405716:	bf00      	nop

00405718 <_realloc_r>:
  405718:	2900      	cmp	r1, #0
  40571a:	f000 8095 	beq.w	405848 <_realloc_r+0x130>
  40571e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405722:	460d      	mov	r5, r1
  405724:	4616      	mov	r6, r2
  405726:	b083      	sub	sp, #12
  405728:	4680      	mov	r8, r0
  40572a:	f106 070b 	add.w	r7, r6, #11
  40572e:	f7fe f955 	bl	4039dc <__malloc_lock>
  405732:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405736:	2f16      	cmp	r7, #22
  405738:	f02e 0403 	bic.w	r4, lr, #3
  40573c:	f1a5 0908 	sub.w	r9, r5, #8
  405740:	d83c      	bhi.n	4057bc <_realloc_r+0xa4>
  405742:	2210      	movs	r2, #16
  405744:	4617      	mov	r7, r2
  405746:	42be      	cmp	r6, r7
  405748:	d83d      	bhi.n	4057c6 <_realloc_r+0xae>
  40574a:	4294      	cmp	r4, r2
  40574c:	da43      	bge.n	4057d6 <_realloc_r+0xbe>
  40574e:	4bc4      	ldr	r3, [pc, #784]	; (405a60 <_realloc_r+0x348>)
  405750:	6899      	ldr	r1, [r3, #8]
  405752:	eb09 0004 	add.w	r0, r9, r4
  405756:	4288      	cmp	r0, r1
  405758:	f000 80b4 	beq.w	4058c4 <_realloc_r+0x1ac>
  40575c:	6843      	ldr	r3, [r0, #4]
  40575e:	f023 0101 	bic.w	r1, r3, #1
  405762:	4401      	add	r1, r0
  405764:	6849      	ldr	r1, [r1, #4]
  405766:	07c9      	lsls	r1, r1, #31
  405768:	d54c      	bpl.n	405804 <_realloc_r+0xec>
  40576a:	f01e 0f01 	tst.w	lr, #1
  40576e:	f000 809b 	beq.w	4058a8 <_realloc_r+0x190>
  405772:	4631      	mov	r1, r6
  405774:	4640      	mov	r0, r8
  405776:	f7fd fd99 	bl	4032ac <_malloc_r>
  40577a:	4606      	mov	r6, r0
  40577c:	2800      	cmp	r0, #0
  40577e:	d03a      	beq.n	4057f6 <_realloc_r+0xde>
  405780:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405784:	f023 0301 	bic.w	r3, r3, #1
  405788:	444b      	add	r3, r9
  40578a:	f1a0 0208 	sub.w	r2, r0, #8
  40578e:	429a      	cmp	r2, r3
  405790:	f000 8121 	beq.w	4059d6 <_realloc_r+0x2be>
  405794:	1f22      	subs	r2, r4, #4
  405796:	2a24      	cmp	r2, #36	; 0x24
  405798:	f200 8107 	bhi.w	4059aa <_realloc_r+0x292>
  40579c:	2a13      	cmp	r2, #19
  40579e:	f200 80db 	bhi.w	405958 <_realloc_r+0x240>
  4057a2:	4603      	mov	r3, r0
  4057a4:	462a      	mov	r2, r5
  4057a6:	6811      	ldr	r1, [r2, #0]
  4057a8:	6019      	str	r1, [r3, #0]
  4057aa:	6851      	ldr	r1, [r2, #4]
  4057ac:	6059      	str	r1, [r3, #4]
  4057ae:	6892      	ldr	r2, [r2, #8]
  4057b0:	609a      	str	r2, [r3, #8]
  4057b2:	4629      	mov	r1, r5
  4057b4:	4640      	mov	r0, r8
  4057b6:	f7ff fbcd 	bl	404f54 <_free_r>
  4057ba:	e01c      	b.n	4057f6 <_realloc_r+0xde>
  4057bc:	f027 0707 	bic.w	r7, r7, #7
  4057c0:	2f00      	cmp	r7, #0
  4057c2:	463a      	mov	r2, r7
  4057c4:	dabf      	bge.n	405746 <_realloc_r+0x2e>
  4057c6:	2600      	movs	r6, #0
  4057c8:	230c      	movs	r3, #12
  4057ca:	4630      	mov	r0, r6
  4057cc:	f8c8 3000 	str.w	r3, [r8]
  4057d0:	b003      	add	sp, #12
  4057d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057d6:	462e      	mov	r6, r5
  4057d8:	1be3      	subs	r3, r4, r7
  4057da:	2b0f      	cmp	r3, #15
  4057dc:	d81e      	bhi.n	40581c <_realloc_r+0x104>
  4057de:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4057e2:	f003 0301 	and.w	r3, r3, #1
  4057e6:	4323      	orrs	r3, r4
  4057e8:	444c      	add	r4, r9
  4057ea:	f8c9 3004 	str.w	r3, [r9, #4]
  4057ee:	6863      	ldr	r3, [r4, #4]
  4057f0:	f043 0301 	orr.w	r3, r3, #1
  4057f4:	6063      	str	r3, [r4, #4]
  4057f6:	4640      	mov	r0, r8
  4057f8:	f7fe f8f6 	bl	4039e8 <__malloc_unlock>
  4057fc:	4630      	mov	r0, r6
  4057fe:	b003      	add	sp, #12
  405800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405804:	f023 0303 	bic.w	r3, r3, #3
  405808:	18e1      	adds	r1, r4, r3
  40580a:	4291      	cmp	r1, r2
  40580c:	db1f      	blt.n	40584e <_realloc_r+0x136>
  40580e:	68c3      	ldr	r3, [r0, #12]
  405810:	6882      	ldr	r2, [r0, #8]
  405812:	462e      	mov	r6, r5
  405814:	60d3      	str	r3, [r2, #12]
  405816:	460c      	mov	r4, r1
  405818:	609a      	str	r2, [r3, #8]
  40581a:	e7dd      	b.n	4057d8 <_realloc_r+0xc0>
  40581c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405820:	eb09 0107 	add.w	r1, r9, r7
  405824:	f002 0201 	and.w	r2, r2, #1
  405828:	444c      	add	r4, r9
  40582a:	f043 0301 	orr.w	r3, r3, #1
  40582e:	4317      	orrs	r7, r2
  405830:	f8c9 7004 	str.w	r7, [r9, #4]
  405834:	604b      	str	r3, [r1, #4]
  405836:	6863      	ldr	r3, [r4, #4]
  405838:	f043 0301 	orr.w	r3, r3, #1
  40583c:	3108      	adds	r1, #8
  40583e:	6063      	str	r3, [r4, #4]
  405840:	4640      	mov	r0, r8
  405842:	f7ff fb87 	bl	404f54 <_free_r>
  405846:	e7d6      	b.n	4057f6 <_realloc_r+0xde>
  405848:	4611      	mov	r1, r2
  40584a:	f7fd bd2f 	b.w	4032ac <_malloc_r>
  40584e:	f01e 0f01 	tst.w	lr, #1
  405852:	d18e      	bne.n	405772 <_realloc_r+0x5a>
  405854:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405858:	eba9 0a01 	sub.w	sl, r9, r1
  40585c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405860:	f021 0103 	bic.w	r1, r1, #3
  405864:	440b      	add	r3, r1
  405866:	4423      	add	r3, r4
  405868:	4293      	cmp	r3, r2
  40586a:	db25      	blt.n	4058b8 <_realloc_r+0x1a0>
  40586c:	68c2      	ldr	r2, [r0, #12]
  40586e:	6881      	ldr	r1, [r0, #8]
  405870:	4656      	mov	r6, sl
  405872:	60ca      	str	r2, [r1, #12]
  405874:	6091      	str	r1, [r2, #8]
  405876:	f8da 100c 	ldr.w	r1, [sl, #12]
  40587a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40587e:	1f22      	subs	r2, r4, #4
  405880:	2a24      	cmp	r2, #36	; 0x24
  405882:	60c1      	str	r1, [r0, #12]
  405884:	6088      	str	r0, [r1, #8]
  405886:	f200 8094 	bhi.w	4059b2 <_realloc_r+0x29a>
  40588a:	2a13      	cmp	r2, #19
  40588c:	d96f      	bls.n	40596e <_realloc_r+0x256>
  40588e:	6829      	ldr	r1, [r5, #0]
  405890:	f8ca 1008 	str.w	r1, [sl, #8]
  405894:	6869      	ldr	r1, [r5, #4]
  405896:	f8ca 100c 	str.w	r1, [sl, #12]
  40589a:	2a1b      	cmp	r2, #27
  40589c:	f200 80a2 	bhi.w	4059e4 <_realloc_r+0x2cc>
  4058a0:	3508      	adds	r5, #8
  4058a2:	f10a 0210 	add.w	r2, sl, #16
  4058a6:	e063      	b.n	405970 <_realloc_r+0x258>
  4058a8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4058ac:	eba9 0a03 	sub.w	sl, r9, r3
  4058b0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4058b4:	f021 0103 	bic.w	r1, r1, #3
  4058b8:	1863      	adds	r3, r4, r1
  4058ba:	4293      	cmp	r3, r2
  4058bc:	f6ff af59 	blt.w	405772 <_realloc_r+0x5a>
  4058c0:	4656      	mov	r6, sl
  4058c2:	e7d8      	b.n	405876 <_realloc_r+0x15e>
  4058c4:	6841      	ldr	r1, [r0, #4]
  4058c6:	f021 0b03 	bic.w	fp, r1, #3
  4058ca:	44a3      	add	fp, r4
  4058cc:	f107 0010 	add.w	r0, r7, #16
  4058d0:	4583      	cmp	fp, r0
  4058d2:	da56      	bge.n	405982 <_realloc_r+0x26a>
  4058d4:	f01e 0f01 	tst.w	lr, #1
  4058d8:	f47f af4b 	bne.w	405772 <_realloc_r+0x5a>
  4058dc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4058e0:	eba9 0a01 	sub.w	sl, r9, r1
  4058e4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4058e8:	f021 0103 	bic.w	r1, r1, #3
  4058ec:	448b      	add	fp, r1
  4058ee:	4558      	cmp	r0, fp
  4058f0:	dce2      	bgt.n	4058b8 <_realloc_r+0x1a0>
  4058f2:	4656      	mov	r6, sl
  4058f4:	f8da 100c 	ldr.w	r1, [sl, #12]
  4058f8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4058fc:	1f22      	subs	r2, r4, #4
  4058fe:	2a24      	cmp	r2, #36	; 0x24
  405900:	60c1      	str	r1, [r0, #12]
  405902:	6088      	str	r0, [r1, #8]
  405904:	f200 808f 	bhi.w	405a26 <_realloc_r+0x30e>
  405908:	2a13      	cmp	r2, #19
  40590a:	f240 808a 	bls.w	405a22 <_realloc_r+0x30a>
  40590e:	6829      	ldr	r1, [r5, #0]
  405910:	f8ca 1008 	str.w	r1, [sl, #8]
  405914:	6869      	ldr	r1, [r5, #4]
  405916:	f8ca 100c 	str.w	r1, [sl, #12]
  40591a:	2a1b      	cmp	r2, #27
  40591c:	f200 808a 	bhi.w	405a34 <_realloc_r+0x31c>
  405920:	3508      	adds	r5, #8
  405922:	f10a 0210 	add.w	r2, sl, #16
  405926:	6829      	ldr	r1, [r5, #0]
  405928:	6011      	str	r1, [r2, #0]
  40592a:	6869      	ldr	r1, [r5, #4]
  40592c:	6051      	str	r1, [r2, #4]
  40592e:	68a9      	ldr	r1, [r5, #8]
  405930:	6091      	str	r1, [r2, #8]
  405932:	eb0a 0107 	add.w	r1, sl, r7
  405936:	ebab 0207 	sub.w	r2, fp, r7
  40593a:	f042 0201 	orr.w	r2, r2, #1
  40593e:	6099      	str	r1, [r3, #8]
  405940:	604a      	str	r2, [r1, #4]
  405942:	f8da 3004 	ldr.w	r3, [sl, #4]
  405946:	f003 0301 	and.w	r3, r3, #1
  40594a:	431f      	orrs	r7, r3
  40594c:	4640      	mov	r0, r8
  40594e:	f8ca 7004 	str.w	r7, [sl, #4]
  405952:	f7fe f849 	bl	4039e8 <__malloc_unlock>
  405956:	e751      	b.n	4057fc <_realloc_r+0xe4>
  405958:	682b      	ldr	r3, [r5, #0]
  40595a:	6003      	str	r3, [r0, #0]
  40595c:	686b      	ldr	r3, [r5, #4]
  40595e:	6043      	str	r3, [r0, #4]
  405960:	2a1b      	cmp	r2, #27
  405962:	d82d      	bhi.n	4059c0 <_realloc_r+0x2a8>
  405964:	f100 0308 	add.w	r3, r0, #8
  405968:	f105 0208 	add.w	r2, r5, #8
  40596c:	e71b      	b.n	4057a6 <_realloc_r+0x8e>
  40596e:	4632      	mov	r2, r6
  405970:	6829      	ldr	r1, [r5, #0]
  405972:	6011      	str	r1, [r2, #0]
  405974:	6869      	ldr	r1, [r5, #4]
  405976:	6051      	str	r1, [r2, #4]
  405978:	68a9      	ldr	r1, [r5, #8]
  40597a:	6091      	str	r1, [r2, #8]
  40597c:	461c      	mov	r4, r3
  40597e:	46d1      	mov	r9, sl
  405980:	e72a      	b.n	4057d8 <_realloc_r+0xc0>
  405982:	eb09 0107 	add.w	r1, r9, r7
  405986:	ebab 0b07 	sub.w	fp, fp, r7
  40598a:	f04b 0201 	orr.w	r2, fp, #1
  40598e:	6099      	str	r1, [r3, #8]
  405990:	604a      	str	r2, [r1, #4]
  405992:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405996:	f003 0301 	and.w	r3, r3, #1
  40599a:	431f      	orrs	r7, r3
  40599c:	4640      	mov	r0, r8
  40599e:	f845 7c04 	str.w	r7, [r5, #-4]
  4059a2:	f7fe f821 	bl	4039e8 <__malloc_unlock>
  4059a6:	462e      	mov	r6, r5
  4059a8:	e728      	b.n	4057fc <_realloc_r+0xe4>
  4059aa:	4629      	mov	r1, r5
  4059ac:	f7ff fe50 	bl	405650 <memmove>
  4059b0:	e6ff      	b.n	4057b2 <_realloc_r+0x9a>
  4059b2:	4629      	mov	r1, r5
  4059b4:	4630      	mov	r0, r6
  4059b6:	461c      	mov	r4, r3
  4059b8:	46d1      	mov	r9, sl
  4059ba:	f7ff fe49 	bl	405650 <memmove>
  4059be:	e70b      	b.n	4057d8 <_realloc_r+0xc0>
  4059c0:	68ab      	ldr	r3, [r5, #8]
  4059c2:	6083      	str	r3, [r0, #8]
  4059c4:	68eb      	ldr	r3, [r5, #12]
  4059c6:	60c3      	str	r3, [r0, #12]
  4059c8:	2a24      	cmp	r2, #36	; 0x24
  4059ca:	d017      	beq.n	4059fc <_realloc_r+0x2e4>
  4059cc:	f100 0310 	add.w	r3, r0, #16
  4059d0:	f105 0210 	add.w	r2, r5, #16
  4059d4:	e6e7      	b.n	4057a6 <_realloc_r+0x8e>
  4059d6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4059da:	f023 0303 	bic.w	r3, r3, #3
  4059de:	441c      	add	r4, r3
  4059e0:	462e      	mov	r6, r5
  4059e2:	e6f9      	b.n	4057d8 <_realloc_r+0xc0>
  4059e4:	68a9      	ldr	r1, [r5, #8]
  4059e6:	f8ca 1010 	str.w	r1, [sl, #16]
  4059ea:	68e9      	ldr	r1, [r5, #12]
  4059ec:	f8ca 1014 	str.w	r1, [sl, #20]
  4059f0:	2a24      	cmp	r2, #36	; 0x24
  4059f2:	d00c      	beq.n	405a0e <_realloc_r+0x2f6>
  4059f4:	3510      	adds	r5, #16
  4059f6:	f10a 0218 	add.w	r2, sl, #24
  4059fa:	e7b9      	b.n	405970 <_realloc_r+0x258>
  4059fc:	692b      	ldr	r3, [r5, #16]
  4059fe:	6103      	str	r3, [r0, #16]
  405a00:	696b      	ldr	r3, [r5, #20]
  405a02:	6143      	str	r3, [r0, #20]
  405a04:	f105 0218 	add.w	r2, r5, #24
  405a08:	f100 0318 	add.w	r3, r0, #24
  405a0c:	e6cb      	b.n	4057a6 <_realloc_r+0x8e>
  405a0e:	692a      	ldr	r2, [r5, #16]
  405a10:	f8ca 2018 	str.w	r2, [sl, #24]
  405a14:	696a      	ldr	r2, [r5, #20]
  405a16:	f8ca 201c 	str.w	r2, [sl, #28]
  405a1a:	3518      	adds	r5, #24
  405a1c:	f10a 0220 	add.w	r2, sl, #32
  405a20:	e7a6      	b.n	405970 <_realloc_r+0x258>
  405a22:	4632      	mov	r2, r6
  405a24:	e77f      	b.n	405926 <_realloc_r+0x20e>
  405a26:	4629      	mov	r1, r5
  405a28:	4630      	mov	r0, r6
  405a2a:	9301      	str	r3, [sp, #4]
  405a2c:	f7ff fe10 	bl	405650 <memmove>
  405a30:	9b01      	ldr	r3, [sp, #4]
  405a32:	e77e      	b.n	405932 <_realloc_r+0x21a>
  405a34:	68a9      	ldr	r1, [r5, #8]
  405a36:	f8ca 1010 	str.w	r1, [sl, #16]
  405a3a:	68e9      	ldr	r1, [r5, #12]
  405a3c:	f8ca 1014 	str.w	r1, [sl, #20]
  405a40:	2a24      	cmp	r2, #36	; 0x24
  405a42:	d003      	beq.n	405a4c <_realloc_r+0x334>
  405a44:	3510      	adds	r5, #16
  405a46:	f10a 0218 	add.w	r2, sl, #24
  405a4a:	e76c      	b.n	405926 <_realloc_r+0x20e>
  405a4c:	692a      	ldr	r2, [r5, #16]
  405a4e:	f8ca 2018 	str.w	r2, [sl, #24]
  405a52:	696a      	ldr	r2, [r5, #20]
  405a54:	f8ca 201c 	str.w	r2, [sl, #28]
  405a58:	3518      	adds	r5, #24
  405a5a:	f10a 0220 	add.w	r2, sl, #32
  405a5e:	e762      	b.n	405926 <_realloc_r+0x20e>
  405a60:	20400438 	.word	0x20400438

00405a64 <__sread>:
  405a64:	b510      	push	{r4, lr}
  405a66:	460c      	mov	r4, r1
  405a68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405a6c:	f000 f9f6 	bl	405e5c <_read_r>
  405a70:	2800      	cmp	r0, #0
  405a72:	db03      	blt.n	405a7c <__sread+0x18>
  405a74:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405a76:	4403      	add	r3, r0
  405a78:	6523      	str	r3, [r4, #80]	; 0x50
  405a7a:	bd10      	pop	{r4, pc}
  405a7c:	89a3      	ldrh	r3, [r4, #12]
  405a7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405a82:	81a3      	strh	r3, [r4, #12]
  405a84:	bd10      	pop	{r4, pc}
  405a86:	bf00      	nop

00405a88 <__swrite>:
  405a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405a8c:	4616      	mov	r6, r2
  405a8e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  405a92:	461f      	mov	r7, r3
  405a94:	05d3      	lsls	r3, r2, #23
  405a96:	460c      	mov	r4, r1
  405a98:	4605      	mov	r5, r0
  405a9a:	d507      	bpl.n	405aac <__swrite+0x24>
  405a9c:	2200      	movs	r2, #0
  405a9e:	2302      	movs	r3, #2
  405aa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405aa4:	f000 f9c4 	bl	405e30 <_lseek_r>
  405aa8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405aac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405ab0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405ab4:	81a2      	strh	r2, [r4, #12]
  405ab6:	463b      	mov	r3, r7
  405ab8:	4632      	mov	r2, r6
  405aba:	4628      	mov	r0, r5
  405abc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405ac0:	f000 b8a4 	b.w	405c0c <_write_r>

00405ac4 <__sseek>:
  405ac4:	b510      	push	{r4, lr}
  405ac6:	460c      	mov	r4, r1
  405ac8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405acc:	f000 f9b0 	bl	405e30 <_lseek_r>
  405ad0:	89a3      	ldrh	r3, [r4, #12]
  405ad2:	1c42      	adds	r2, r0, #1
  405ad4:	bf0e      	itee	eq
  405ad6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405ada:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  405ade:	6520      	strne	r0, [r4, #80]	; 0x50
  405ae0:	81a3      	strh	r3, [r4, #12]
  405ae2:	bd10      	pop	{r4, pc}

00405ae4 <__sclose>:
  405ae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405ae8:	f000 b908 	b.w	405cfc <_close_r>

00405aec <__swbuf_r>:
  405aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405aee:	460d      	mov	r5, r1
  405af0:	4614      	mov	r4, r2
  405af2:	4606      	mov	r6, r0
  405af4:	b110      	cbz	r0, 405afc <__swbuf_r+0x10>
  405af6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405af8:	2b00      	cmp	r3, #0
  405afa:	d04b      	beq.n	405b94 <__swbuf_r+0xa8>
  405afc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405b00:	69a3      	ldr	r3, [r4, #24]
  405b02:	60a3      	str	r3, [r4, #8]
  405b04:	b291      	uxth	r1, r2
  405b06:	0708      	lsls	r0, r1, #28
  405b08:	d539      	bpl.n	405b7e <__swbuf_r+0x92>
  405b0a:	6923      	ldr	r3, [r4, #16]
  405b0c:	2b00      	cmp	r3, #0
  405b0e:	d036      	beq.n	405b7e <__swbuf_r+0x92>
  405b10:	b2ed      	uxtb	r5, r5
  405b12:	0489      	lsls	r1, r1, #18
  405b14:	462f      	mov	r7, r5
  405b16:	d515      	bpl.n	405b44 <__swbuf_r+0x58>
  405b18:	6822      	ldr	r2, [r4, #0]
  405b1a:	6961      	ldr	r1, [r4, #20]
  405b1c:	1ad3      	subs	r3, r2, r3
  405b1e:	428b      	cmp	r3, r1
  405b20:	da1c      	bge.n	405b5c <__swbuf_r+0x70>
  405b22:	3301      	adds	r3, #1
  405b24:	68a1      	ldr	r1, [r4, #8]
  405b26:	1c50      	adds	r0, r2, #1
  405b28:	3901      	subs	r1, #1
  405b2a:	60a1      	str	r1, [r4, #8]
  405b2c:	6020      	str	r0, [r4, #0]
  405b2e:	7015      	strb	r5, [r2, #0]
  405b30:	6962      	ldr	r2, [r4, #20]
  405b32:	429a      	cmp	r2, r3
  405b34:	d01a      	beq.n	405b6c <__swbuf_r+0x80>
  405b36:	89a3      	ldrh	r3, [r4, #12]
  405b38:	07db      	lsls	r3, r3, #31
  405b3a:	d501      	bpl.n	405b40 <__swbuf_r+0x54>
  405b3c:	2d0a      	cmp	r5, #10
  405b3e:	d015      	beq.n	405b6c <__swbuf_r+0x80>
  405b40:	4638      	mov	r0, r7
  405b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405b44:	6e61      	ldr	r1, [r4, #100]	; 0x64
  405b46:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405b4a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  405b4e:	81a2      	strh	r2, [r4, #12]
  405b50:	6822      	ldr	r2, [r4, #0]
  405b52:	6661      	str	r1, [r4, #100]	; 0x64
  405b54:	6961      	ldr	r1, [r4, #20]
  405b56:	1ad3      	subs	r3, r2, r3
  405b58:	428b      	cmp	r3, r1
  405b5a:	dbe2      	blt.n	405b22 <__swbuf_r+0x36>
  405b5c:	4621      	mov	r1, r4
  405b5e:	4630      	mov	r0, r6
  405b60:	f7ff f87a 	bl	404c58 <_fflush_r>
  405b64:	b940      	cbnz	r0, 405b78 <__swbuf_r+0x8c>
  405b66:	6822      	ldr	r2, [r4, #0]
  405b68:	2301      	movs	r3, #1
  405b6a:	e7db      	b.n	405b24 <__swbuf_r+0x38>
  405b6c:	4621      	mov	r1, r4
  405b6e:	4630      	mov	r0, r6
  405b70:	f7ff f872 	bl	404c58 <_fflush_r>
  405b74:	2800      	cmp	r0, #0
  405b76:	d0e3      	beq.n	405b40 <__swbuf_r+0x54>
  405b78:	f04f 37ff 	mov.w	r7, #4294967295
  405b7c:	e7e0      	b.n	405b40 <__swbuf_r+0x54>
  405b7e:	4621      	mov	r1, r4
  405b80:	4630      	mov	r0, r6
  405b82:	f7fe ff55 	bl	404a30 <__swsetup_r>
  405b86:	2800      	cmp	r0, #0
  405b88:	d1f6      	bne.n	405b78 <__swbuf_r+0x8c>
  405b8a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405b8e:	6923      	ldr	r3, [r4, #16]
  405b90:	b291      	uxth	r1, r2
  405b92:	e7bd      	b.n	405b10 <__swbuf_r+0x24>
  405b94:	f7ff f8b8 	bl	404d08 <__sinit>
  405b98:	e7b0      	b.n	405afc <__swbuf_r+0x10>
  405b9a:	bf00      	nop

00405b9c <_wcrtomb_r>:
  405b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
  405b9e:	4606      	mov	r6, r0
  405ba0:	b085      	sub	sp, #20
  405ba2:	461f      	mov	r7, r3
  405ba4:	b189      	cbz	r1, 405bca <_wcrtomb_r+0x2e>
  405ba6:	4c10      	ldr	r4, [pc, #64]	; (405be8 <_wcrtomb_r+0x4c>)
  405ba8:	4d10      	ldr	r5, [pc, #64]	; (405bec <_wcrtomb_r+0x50>)
  405baa:	6824      	ldr	r4, [r4, #0]
  405bac:	6b64      	ldr	r4, [r4, #52]	; 0x34
  405bae:	2c00      	cmp	r4, #0
  405bb0:	bf08      	it	eq
  405bb2:	462c      	moveq	r4, r5
  405bb4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  405bb8:	47a0      	blx	r4
  405bba:	1c43      	adds	r3, r0, #1
  405bbc:	d103      	bne.n	405bc6 <_wcrtomb_r+0x2a>
  405bbe:	2200      	movs	r2, #0
  405bc0:	238a      	movs	r3, #138	; 0x8a
  405bc2:	603a      	str	r2, [r7, #0]
  405bc4:	6033      	str	r3, [r6, #0]
  405bc6:	b005      	add	sp, #20
  405bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405bca:	460c      	mov	r4, r1
  405bcc:	4906      	ldr	r1, [pc, #24]	; (405be8 <_wcrtomb_r+0x4c>)
  405bce:	4a07      	ldr	r2, [pc, #28]	; (405bec <_wcrtomb_r+0x50>)
  405bd0:	6809      	ldr	r1, [r1, #0]
  405bd2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  405bd4:	2900      	cmp	r1, #0
  405bd6:	bf08      	it	eq
  405bd8:	4611      	moveq	r1, r2
  405bda:	4622      	mov	r2, r4
  405bdc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  405be0:	a901      	add	r1, sp, #4
  405be2:	47a0      	blx	r4
  405be4:	e7e9      	b.n	405bba <_wcrtomb_r+0x1e>
  405be6:	bf00      	nop
  405be8:	2040000c 	.word	0x2040000c
  405bec:	2040084c 	.word	0x2040084c

00405bf0 <__ascii_wctomb>:
  405bf0:	b121      	cbz	r1, 405bfc <__ascii_wctomb+0xc>
  405bf2:	2aff      	cmp	r2, #255	; 0xff
  405bf4:	d804      	bhi.n	405c00 <__ascii_wctomb+0x10>
  405bf6:	700a      	strb	r2, [r1, #0]
  405bf8:	2001      	movs	r0, #1
  405bfa:	4770      	bx	lr
  405bfc:	4608      	mov	r0, r1
  405bfe:	4770      	bx	lr
  405c00:	238a      	movs	r3, #138	; 0x8a
  405c02:	6003      	str	r3, [r0, #0]
  405c04:	f04f 30ff 	mov.w	r0, #4294967295
  405c08:	4770      	bx	lr
  405c0a:	bf00      	nop

00405c0c <_write_r>:
  405c0c:	b570      	push	{r4, r5, r6, lr}
  405c0e:	460d      	mov	r5, r1
  405c10:	4c08      	ldr	r4, [pc, #32]	; (405c34 <_write_r+0x28>)
  405c12:	4611      	mov	r1, r2
  405c14:	4606      	mov	r6, r0
  405c16:	461a      	mov	r2, r3
  405c18:	4628      	mov	r0, r5
  405c1a:	2300      	movs	r3, #0
  405c1c:	6023      	str	r3, [r4, #0]
  405c1e:	f7fa fb2f 	bl	400280 <_write>
  405c22:	1c43      	adds	r3, r0, #1
  405c24:	d000      	beq.n	405c28 <_write_r+0x1c>
  405c26:	bd70      	pop	{r4, r5, r6, pc}
  405c28:	6823      	ldr	r3, [r4, #0]
  405c2a:	2b00      	cmp	r3, #0
  405c2c:	d0fb      	beq.n	405c26 <_write_r+0x1a>
  405c2e:	6033      	str	r3, [r6, #0]
  405c30:	bd70      	pop	{r4, r5, r6, pc}
  405c32:	bf00      	nop
  405c34:	20400ce0 	.word	0x20400ce0

00405c38 <__register_exitproc>:
  405c38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405c3c:	4d2c      	ldr	r5, [pc, #176]	; (405cf0 <__register_exitproc+0xb8>)
  405c3e:	4606      	mov	r6, r0
  405c40:	6828      	ldr	r0, [r5, #0]
  405c42:	4698      	mov	r8, r3
  405c44:	460f      	mov	r7, r1
  405c46:	4691      	mov	r9, r2
  405c48:	f7ff fc1e 	bl	405488 <__retarget_lock_acquire_recursive>
  405c4c:	4b29      	ldr	r3, [pc, #164]	; (405cf4 <__register_exitproc+0xbc>)
  405c4e:	681c      	ldr	r4, [r3, #0]
  405c50:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405c54:	2b00      	cmp	r3, #0
  405c56:	d03e      	beq.n	405cd6 <__register_exitproc+0x9e>
  405c58:	685a      	ldr	r2, [r3, #4]
  405c5a:	2a1f      	cmp	r2, #31
  405c5c:	dc1c      	bgt.n	405c98 <__register_exitproc+0x60>
  405c5e:	f102 0e01 	add.w	lr, r2, #1
  405c62:	b176      	cbz	r6, 405c82 <__register_exitproc+0x4a>
  405c64:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405c68:	2401      	movs	r4, #1
  405c6a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  405c6e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405c72:	4094      	lsls	r4, r2
  405c74:	4320      	orrs	r0, r4
  405c76:	2e02      	cmp	r6, #2
  405c78:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  405c7c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405c80:	d023      	beq.n	405cca <__register_exitproc+0x92>
  405c82:	3202      	adds	r2, #2
  405c84:	f8c3 e004 	str.w	lr, [r3, #4]
  405c88:	6828      	ldr	r0, [r5, #0]
  405c8a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  405c8e:	f7ff fbfd 	bl	40548c <__retarget_lock_release_recursive>
  405c92:	2000      	movs	r0, #0
  405c94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405c98:	4b17      	ldr	r3, [pc, #92]	; (405cf8 <__register_exitproc+0xc0>)
  405c9a:	b30b      	cbz	r3, 405ce0 <__register_exitproc+0xa8>
  405c9c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405ca0:	f7fd faf4 	bl	40328c <malloc>
  405ca4:	4603      	mov	r3, r0
  405ca6:	b1d8      	cbz	r0, 405ce0 <__register_exitproc+0xa8>
  405ca8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  405cac:	6002      	str	r2, [r0, #0]
  405cae:	2100      	movs	r1, #0
  405cb0:	6041      	str	r1, [r0, #4]
  405cb2:	460a      	mov	r2, r1
  405cb4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405cb8:	f04f 0e01 	mov.w	lr, #1
  405cbc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405cc0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405cc4:	2e00      	cmp	r6, #0
  405cc6:	d0dc      	beq.n	405c82 <__register_exitproc+0x4a>
  405cc8:	e7cc      	b.n	405c64 <__register_exitproc+0x2c>
  405cca:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  405cce:	430c      	orrs	r4, r1
  405cd0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405cd4:	e7d5      	b.n	405c82 <__register_exitproc+0x4a>
  405cd6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  405cda:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  405cde:	e7bb      	b.n	405c58 <__register_exitproc+0x20>
  405ce0:	6828      	ldr	r0, [r5, #0]
  405ce2:	f7ff fbd3 	bl	40548c <__retarget_lock_release_recursive>
  405ce6:	f04f 30ff 	mov.w	r0, #4294967295
  405cea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405cee:	bf00      	nop
  405cf0:	20400848 	.word	0x20400848
  405cf4:	004062d8 	.word	0x004062d8
  405cf8:	0040328d 	.word	0x0040328d

00405cfc <_close_r>:
  405cfc:	b538      	push	{r3, r4, r5, lr}
  405cfe:	4c07      	ldr	r4, [pc, #28]	; (405d1c <_close_r+0x20>)
  405d00:	2300      	movs	r3, #0
  405d02:	4605      	mov	r5, r0
  405d04:	4608      	mov	r0, r1
  405d06:	6023      	str	r3, [r4, #0]
  405d08:	f7fb f86c 	bl	400de4 <_close>
  405d0c:	1c43      	adds	r3, r0, #1
  405d0e:	d000      	beq.n	405d12 <_close_r+0x16>
  405d10:	bd38      	pop	{r3, r4, r5, pc}
  405d12:	6823      	ldr	r3, [r4, #0]
  405d14:	2b00      	cmp	r3, #0
  405d16:	d0fb      	beq.n	405d10 <_close_r+0x14>
  405d18:	602b      	str	r3, [r5, #0]
  405d1a:	bd38      	pop	{r3, r4, r5, pc}
  405d1c:	20400ce0 	.word	0x20400ce0

00405d20 <_fclose_r>:
  405d20:	b570      	push	{r4, r5, r6, lr}
  405d22:	b159      	cbz	r1, 405d3c <_fclose_r+0x1c>
  405d24:	4605      	mov	r5, r0
  405d26:	460c      	mov	r4, r1
  405d28:	b110      	cbz	r0, 405d30 <_fclose_r+0x10>
  405d2a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405d2c:	2b00      	cmp	r3, #0
  405d2e:	d03c      	beq.n	405daa <_fclose_r+0x8a>
  405d30:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405d32:	07d8      	lsls	r0, r3, #31
  405d34:	d505      	bpl.n	405d42 <_fclose_r+0x22>
  405d36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405d3a:	b92b      	cbnz	r3, 405d48 <_fclose_r+0x28>
  405d3c:	2600      	movs	r6, #0
  405d3e:	4630      	mov	r0, r6
  405d40:	bd70      	pop	{r4, r5, r6, pc}
  405d42:	89a3      	ldrh	r3, [r4, #12]
  405d44:	0599      	lsls	r1, r3, #22
  405d46:	d53c      	bpl.n	405dc2 <_fclose_r+0xa2>
  405d48:	4621      	mov	r1, r4
  405d4a:	4628      	mov	r0, r5
  405d4c:	f7fe fee4 	bl	404b18 <__sflush_r>
  405d50:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405d52:	4606      	mov	r6, r0
  405d54:	b133      	cbz	r3, 405d64 <_fclose_r+0x44>
  405d56:	69e1      	ldr	r1, [r4, #28]
  405d58:	4628      	mov	r0, r5
  405d5a:	4798      	blx	r3
  405d5c:	2800      	cmp	r0, #0
  405d5e:	bfb8      	it	lt
  405d60:	f04f 36ff 	movlt.w	r6, #4294967295
  405d64:	89a3      	ldrh	r3, [r4, #12]
  405d66:	061a      	lsls	r2, r3, #24
  405d68:	d422      	bmi.n	405db0 <_fclose_r+0x90>
  405d6a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405d6c:	b141      	cbz	r1, 405d80 <_fclose_r+0x60>
  405d6e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405d72:	4299      	cmp	r1, r3
  405d74:	d002      	beq.n	405d7c <_fclose_r+0x5c>
  405d76:	4628      	mov	r0, r5
  405d78:	f7ff f8ec 	bl	404f54 <_free_r>
  405d7c:	2300      	movs	r3, #0
  405d7e:	6323      	str	r3, [r4, #48]	; 0x30
  405d80:	6c61      	ldr	r1, [r4, #68]	; 0x44
  405d82:	b121      	cbz	r1, 405d8e <_fclose_r+0x6e>
  405d84:	4628      	mov	r0, r5
  405d86:	f7ff f8e5 	bl	404f54 <_free_r>
  405d8a:	2300      	movs	r3, #0
  405d8c:	6463      	str	r3, [r4, #68]	; 0x44
  405d8e:	f7fe ffe7 	bl	404d60 <__sfp_lock_acquire>
  405d92:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405d94:	2200      	movs	r2, #0
  405d96:	07db      	lsls	r3, r3, #31
  405d98:	81a2      	strh	r2, [r4, #12]
  405d9a:	d50e      	bpl.n	405dba <_fclose_r+0x9a>
  405d9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405d9e:	f7ff fb71 	bl	405484 <__retarget_lock_close_recursive>
  405da2:	f7fe ffe3 	bl	404d6c <__sfp_lock_release>
  405da6:	4630      	mov	r0, r6
  405da8:	bd70      	pop	{r4, r5, r6, pc}
  405daa:	f7fe ffad 	bl	404d08 <__sinit>
  405dae:	e7bf      	b.n	405d30 <_fclose_r+0x10>
  405db0:	6921      	ldr	r1, [r4, #16]
  405db2:	4628      	mov	r0, r5
  405db4:	f7ff f8ce 	bl	404f54 <_free_r>
  405db8:	e7d7      	b.n	405d6a <_fclose_r+0x4a>
  405dba:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405dbc:	f7ff fb66 	bl	40548c <__retarget_lock_release_recursive>
  405dc0:	e7ec      	b.n	405d9c <_fclose_r+0x7c>
  405dc2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405dc4:	f7ff fb60 	bl	405488 <__retarget_lock_acquire_recursive>
  405dc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405dcc:	2b00      	cmp	r3, #0
  405dce:	d1bb      	bne.n	405d48 <_fclose_r+0x28>
  405dd0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405dd2:	f016 0601 	ands.w	r6, r6, #1
  405dd6:	d1b1      	bne.n	405d3c <_fclose_r+0x1c>
  405dd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405dda:	f7ff fb57 	bl	40548c <__retarget_lock_release_recursive>
  405dde:	4630      	mov	r0, r6
  405de0:	bd70      	pop	{r4, r5, r6, pc}
  405de2:	bf00      	nop

00405de4 <_fstat_r>:
  405de4:	b538      	push	{r3, r4, r5, lr}
  405de6:	460b      	mov	r3, r1
  405de8:	4c07      	ldr	r4, [pc, #28]	; (405e08 <_fstat_r+0x24>)
  405dea:	4605      	mov	r5, r0
  405dec:	4611      	mov	r1, r2
  405dee:	4618      	mov	r0, r3
  405df0:	2300      	movs	r3, #0
  405df2:	6023      	str	r3, [r4, #0]
  405df4:	f7fa fff9 	bl	400dea <_fstat>
  405df8:	1c43      	adds	r3, r0, #1
  405dfa:	d000      	beq.n	405dfe <_fstat_r+0x1a>
  405dfc:	bd38      	pop	{r3, r4, r5, pc}
  405dfe:	6823      	ldr	r3, [r4, #0]
  405e00:	2b00      	cmp	r3, #0
  405e02:	d0fb      	beq.n	405dfc <_fstat_r+0x18>
  405e04:	602b      	str	r3, [r5, #0]
  405e06:	bd38      	pop	{r3, r4, r5, pc}
  405e08:	20400ce0 	.word	0x20400ce0

00405e0c <_isatty_r>:
  405e0c:	b538      	push	{r3, r4, r5, lr}
  405e0e:	4c07      	ldr	r4, [pc, #28]	; (405e2c <_isatty_r+0x20>)
  405e10:	2300      	movs	r3, #0
  405e12:	4605      	mov	r5, r0
  405e14:	4608      	mov	r0, r1
  405e16:	6023      	str	r3, [r4, #0]
  405e18:	f7fa ffec 	bl	400df4 <_isatty>
  405e1c:	1c43      	adds	r3, r0, #1
  405e1e:	d000      	beq.n	405e22 <_isatty_r+0x16>
  405e20:	bd38      	pop	{r3, r4, r5, pc}
  405e22:	6823      	ldr	r3, [r4, #0]
  405e24:	2b00      	cmp	r3, #0
  405e26:	d0fb      	beq.n	405e20 <_isatty_r+0x14>
  405e28:	602b      	str	r3, [r5, #0]
  405e2a:	bd38      	pop	{r3, r4, r5, pc}
  405e2c:	20400ce0 	.word	0x20400ce0

00405e30 <_lseek_r>:
  405e30:	b570      	push	{r4, r5, r6, lr}
  405e32:	460d      	mov	r5, r1
  405e34:	4c08      	ldr	r4, [pc, #32]	; (405e58 <_lseek_r+0x28>)
  405e36:	4611      	mov	r1, r2
  405e38:	4606      	mov	r6, r0
  405e3a:	461a      	mov	r2, r3
  405e3c:	4628      	mov	r0, r5
  405e3e:	2300      	movs	r3, #0
  405e40:	6023      	str	r3, [r4, #0]
  405e42:	f7fa ffd9 	bl	400df8 <_lseek>
  405e46:	1c43      	adds	r3, r0, #1
  405e48:	d000      	beq.n	405e4c <_lseek_r+0x1c>
  405e4a:	bd70      	pop	{r4, r5, r6, pc}
  405e4c:	6823      	ldr	r3, [r4, #0]
  405e4e:	2b00      	cmp	r3, #0
  405e50:	d0fb      	beq.n	405e4a <_lseek_r+0x1a>
  405e52:	6033      	str	r3, [r6, #0]
  405e54:	bd70      	pop	{r4, r5, r6, pc}
  405e56:	bf00      	nop
  405e58:	20400ce0 	.word	0x20400ce0

00405e5c <_read_r>:
  405e5c:	b570      	push	{r4, r5, r6, lr}
  405e5e:	460d      	mov	r5, r1
  405e60:	4c08      	ldr	r4, [pc, #32]	; (405e84 <_read_r+0x28>)
  405e62:	4611      	mov	r1, r2
  405e64:	4606      	mov	r6, r0
  405e66:	461a      	mov	r2, r3
  405e68:	4628      	mov	r0, r5
  405e6a:	2300      	movs	r3, #0
  405e6c:	6023      	str	r3, [r4, #0]
  405e6e:	f7fa f9e9 	bl	400244 <_read>
  405e72:	1c43      	adds	r3, r0, #1
  405e74:	d000      	beq.n	405e78 <_read_r+0x1c>
  405e76:	bd70      	pop	{r4, r5, r6, pc}
  405e78:	6823      	ldr	r3, [r4, #0]
  405e7a:	2b00      	cmp	r3, #0
  405e7c:	d0fb      	beq.n	405e76 <_read_r+0x1a>
  405e7e:	6033      	str	r3, [r6, #0]
  405e80:	bd70      	pop	{r4, r5, r6, pc}
  405e82:	bf00      	nop
  405e84:	20400ce0 	.word	0x20400ce0

00405e88 <__aeabi_uldivmod>:
  405e88:	b953      	cbnz	r3, 405ea0 <__aeabi_uldivmod+0x18>
  405e8a:	b94a      	cbnz	r2, 405ea0 <__aeabi_uldivmod+0x18>
  405e8c:	2900      	cmp	r1, #0
  405e8e:	bf08      	it	eq
  405e90:	2800      	cmpeq	r0, #0
  405e92:	bf1c      	itt	ne
  405e94:	f04f 31ff 	movne.w	r1, #4294967295
  405e98:	f04f 30ff 	movne.w	r0, #4294967295
  405e9c:	f000 b97a 	b.w	406194 <__aeabi_idiv0>
  405ea0:	f1ad 0c08 	sub.w	ip, sp, #8
  405ea4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405ea8:	f000 f806 	bl	405eb8 <__udivmoddi4>
  405eac:	f8dd e004 	ldr.w	lr, [sp, #4]
  405eb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405eb4:	b004      	add	sp, #16
  405eb6:	4770      	bx	lr

00405eb8 <__udivmoddi4>:
  405eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405ebc:	468c      	mov	ip, r1
  405ebe:	460d      	mov	r5, r1
  405ec0:	4604      	mov	r4, r0
  405ec2:	9e08      	ldr	r6, [sp, #32]
  405ec4:	2b00      	cmp	r3, #0
  405ec6:	d151      	bne.n	405f6c <__udivmoddi4+0xb4>
  405ec8:	428a      	cmp	r2, r1
  405eca:	4617      	mov	r7, r2
  405ecc:	d96d      	bls.n	405faa <__udivmoddi4+0xf2>
  405ece:	fab2 fe82 	clz	lr, r2
  405ed2:	f1be 0f00 	cmp.w	lr, #0
  405ed6:	d00b      	beq.n	405ef0 <__udivmoddi4+0x38>
  405ed8:	f1ce 0c20 	rsb	ip, lr, #32
  405edc:	fa01 f50e 	lsl.w	r5, r1, lr
  405ee0:	fa20 fc0c 	lsr.w	ip, r0, ip
  405ee4:	fa02 f70e 	lsl.w	r7, r2, lr
  405ee8:	ea4c 0c05 	orr.w	ip, ip, r5
  405eec:	fa00 f40e 	lsl.w	r4, r0, lr
  405ef0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405ef4:	0c25      	lsrs	r5, r4, #16
  405ef6:	fbbc f8fa 	udiv	r8, ip, sl
  405efa:	fa1f f987 	uxth.w	r9, r7
  405efe:	fb0a cc18 	mls	ip, sl, r8, ip
  405f02:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405f06:	fb08 f309 	mul.w	r3, r8, r9
  405f0a:	42ab      	cmp	r3, r5
  405f0c:	d90a      	bls.n	405f24 <__udivmoddi4+0x6c>
  405f0e:	19ed      	adds	r5, r5, r7
  405f10:	f108 32ff 	add.w	r2, r8, #4294967295
  405f14:	f080 8123 	bcs.w	40615e <__udivmoddi4+0x2a6>
  405f18:	42ab      	cmp	r3, r5
  405f1a:	f240 8120 	bls.w	40615e <__udivmoddi4+0x2a6>
  405f1e:	f1a8 0802 	sub.w	r8, r8, #2
  405f22:	443d      	add	r5, r7
  405f24:	1aed      	subs	r5, r5, r3
  405f26:	b2a4      	uxth	r4, r4
  405f28:	fbb5 f0fa 	udiv	r0, r5, sl
  405f2c:	fb0a 5510 	mls	r5, sl, r0, r5
  405f30:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405f34:	fb00 f909 	mul.w	r9, r0, r9
  405f38:	45a1      	cmp	r9, r4
  405f3a:	d909      	bls.n	405f50 <__udivmoddi4+0x98>
  405f3c:	19e4      	adds	r4, r4, r7
  405f3e:	f100 33ff 	add.w	r3, r0, #4294967295
  405f42:	f080 810a 	bcs.w	40615a <__udivmoddi4+0x2a2>
  405f46:	45a1      	cmp	r9, r4
  405f48:	f240 8107 	bls.w	40615a <__udivmoddi4+0x2a2>
  405f4c:	3802      	subs	r0, #2
  405f4e:	443c      	add	r4, r7
  405f50:	eba4 0409 	sub.w	r4, r4, r9
  405f54:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405f58:	2100      	movs	r1, #0
  405f5a:	2e00      	cmp	r6, #0
  405f5c:	d061      	beq.n	406022 <__udivmoddi4+0x16a>
  405f5e:	fa24 f40e 	lsr.w	r4, r4, lr
  405f62:	2300      	movs	r3, #0
  405f64:	6034      	str	r4, [r6, #0]
  405f66:	6073      	str	r3, [r6, #4]
  405f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405f6c:	428b      	cmp	r3, r1
  405f6e:	d907      	bls.n	405f80 <__udivmoddi4+0xc8>
  405f70:	2e00      	cmp	r6, #0
  405f72:	d054      	beq.n	40601e <__udivmoddi4+0x166>
  405f74:	2100      	movs	r1, #0
  405f76:	e886 0021 	stmia.w	r6, {r0, r5}
  405f7a:	4608      	mov	r0, r1
  405f7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405f80:	fab3 f183 	clz	r1, r3
  405f84:	2900      	cmp	r1, #0
  405f86:	f040 808e 	bne.w	4060a6 <__udivmoddi4+0x1ee>
  405f8a:	42ab      	cmp	r3, r5
  405f8c:	d302      	bcc.n	405f94 <__udivmoddi4+0xdc>
  405f8e:	4282      	cmp	r2, r0
  405f90:	f200 80fa 	bhi.w	406188 <__udivmoddi4+0x2d0>
  405f94:	1a84      	subs	r4, r0, r2
  405f96:	eb65 0503 	sbc.w	r5, r5, r3
  405f9a:	2001      	movs	r0, #1
  405f9c:	46ac      	mov	ip, r5
  405f9e:	2e00      	cmp	r6, #0
  405fa0:	d03f      	beq.n	406022 <__udivmoddi4+0x16a>
  405fa2:	e886 1010 	stmia.w	r6, {r4, ip}
  405fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405faa:	b912      	cbnz	r2, 405fb2 <__udivmoddi4+0xfa>
  405fac:	2701      	movs	r7, #1
  405fae:	fbb7 f7f2 	udiv	r7, r7, r2
  405fb2:	fab7 fe87 	clz	lr, r7
  405fb6:	f1be 0f00 	cmp.w	lr, #0
  405fba:	d134      	bne.n	406026 <__udivmoddi4+0x16e>
  405fbc:	1beb      	subs	r3, r5, r7
  405fbe:	0c3a      	lsrs	r2, r7, #16
  405fc0:	fa1f fc87 	uxth.w	ip, r7
  405fc4:	2101      	movs	r1, #1
  405fc6:	fbb3 f8f2 	udiv	r8, r3, r2
  405fca:	0c25      	lsrs	r5, r4, #16
  405fcc:	fb02 3318 	mls	r3, r2, r8, r3
  405fd0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405fd4:	fb0c f308 	mul.w	r3, ip, r8
  405fd8:	42ab      	cmp	r3, r5
  405fda:	d907      	bls.n	405fec <__udivmoddi4+0x134>
  405fdc:	19ed      	adds	r5, r5, r7
  405fde:	f108 30ff 	add.w	r0, r8, #4294967295
  405fe2:	d202      	bcs.n	405fea <__udivmoddi4+0x132>
  405fe4:	42ab      	cmp	r3, r5
  405fe6:	f200 80d1 	bhi.w	40618c <__udivmoddi4+0x2d4>
  405fea:	4680      	mov	r8, r0
  405fec:	1aed      	subs	r5, r5, r3
  405fee:	b2a3      	uxth	r3, r4
  405ff0:	fbb5 f0f2 	udiv	r0, r5, r2
  405ff4:	fb02 5510 	mls	r5, r2, r0, r5
  405ff8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405ffc:	fb0c fc00 	mul.w	ip, ip, r0
  406000:	45a4      	cmp	ip, r4
  406002:	d907      	bls.n	406014 <__udivmoddi4+0x15c>
  406004:	19e4      	adds	r4, r4, r7
  406006:	f100 33ff 	add.w	r3, r0, #4294967295
  40600a:	d202      	bcs.n	406012 <__udivmoddi4+0x15a>
  40600c:	45a4      	cmp	ip, r4
  40600e:	f200 80b8 	bhi.w	406182 <__udivmoddi4+0x2ca>
  406012:	4618      	mov	r0, r3
  406014:	eba4 040c 	sub.w	r4, r4, ip
  406018:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40601c:	e79d      	b.n	405f5a <__udivmoddi4+0xa2>
  40601e:	4631      	mov	r1, r6
  406020:	4630      	mov	r0, r6
  406022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406026:	f1ce 0420 	rsb	r4, lr, #32
  40602a:	fa05 f30e 	lsl.w	r3, r5, lr
  40602e:	fa07 f70e 	lsl.w	r7, r7, lr
  406032:	fa20 f804 	lsr.w	r8, r0, r4
  406036:	0c3a      	lsrs	r2, r7, #16
  406038:	fa25 f404 	lsr.w	r4, r5, r4
  40603c:	ea48 0803 	orr.w	r8, r8, r3
  406040:	fbb4 f1f2 	udiv	r1, r4, r2
  406044:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406048:	fb02 4411 	mls	r4, r2, r1, r4
  40604c:	fa1f fc87 	uxth.w	ip, r7
  406050:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406054:	fb01 f30c 	mul.w	r3, r1, ip
  406058:	42ab      	cmp	r3, r5
  40605a:	fa00 f40e 	lsl.w	r4, r0, lr
  40605e:	d909      	bls.n	406074 <__udivmoddi4+0x1bc>
  406060:	19ed      	adds	r5, r5, r7
  406062:	f101 30ff 	add.w	r0, r1, #4294967295
  406066:	f080 808a 	bcs.w	40617e <__udivmoddi4+0x2c6>
  40606a:	42ab      	cmp	r3, r5
  40606c:	f240 8087 	bls.w	40617e <__udivmoddi4+0x2c6>
  406070:	3902      	subs	r1, #2
  406072:	443d      	add	r5, r7
  406074:	1aeb      	subs	r3, r5, r3
  406076:	fa1f f588 	uxth.w	r5, r8
  40607a:	fbb3 f0f2 	udiv	r0, r3, r2
  40607e:	fb02 3310 	mls	r3, r2, r0, r3
  406082:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406086:	fb00 f30c 	mul.w	r3, r0, ip
  40608a:	42ab      	cmp	r3, r5
  40608c:	d907      	bls.n	40609e <__udivmoddi4+0x1e6>
  40608e:	19ed      	adds	r5, r5, r7
  406090:	f100 38ff 	add.w	r8, r0, #4294967295
  406094:	d26f      	bcs.n	406176 <__udivmoddi4+0x2be>
  406096:	42ab      	cmp	r3, r5
  406098:	d96d      	bls.n	406176 <__udivmoddi4+0x2be>
  40609a:	3802      	subs	r0, #2
  40609c:	443d      	add	r5, r7
  40609e:	1aeb      	subs	r3, r5, r3
  4060a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4060a4:	e78f      	b.n	405fc6 <__udivmoddi4+0x10e>
  4060a6:	f1c1 0720 	rsb	r7, r1, #32
  4060aa:	fa22 f807 	lsr.w	r8, r2, r7
  4060ae:	408b      	lsls	r3, r1
  4060b0:	fa05 f401 	lsl.w	r4, r5, r1
  4060b4:	ea48 0303 	orr.w	r3, r8, r3
  4060b8:	fa20 fe07 	lsr.w	lr, r0, r7
  4060bc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4060c0:	40fd      	lsrs	r5, r7
  4060c2:	ea4e 0e04 	orr.w	lr, lr, r4
  4060c6:	fbb5 f9fc 	udiv	r9, r5, ip
  4060ca:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4060ce:	fb0c 5519 	mls	r5, ip, r9, r5
  4060d2:	fa1f f883 	uxth.w	r8, r3
  4060d6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4060da:	fb09 f408 	mul.w	r4, r9, r8
  4060de:	42ac      	cmp	r4, r5
  4060e0:	fa02 f201 	lsl.w	r2, r2, r1
  4060e4:	fa00 fa01 	lsl.w	sl, r0, r1
  4060e8:	d908      	bls.n	4060fc <__udivmoddi4+0x244>
  4060ea:	18ed      	adds	r5, r5, r3
  4060ec:	f109 30ff 	add.w	r0, r9, #4294967295
  4060f0:	d243      	bcs.n	40617a <__udivmoddi4+0x2c2>
  4060f2:	42ac      	cmp	r4, r5
  4060f4:	d941      	bls.n	40617a <__udivmoddi4+0x2c2>
  4060f6:	f1a9 0902 	sub.w	r9, r9, #2
  4060fa:	441d      	add	r5, r3
  4060fc:	1b2d      	subs	r5, r5, r4
  4060fe:	fa1f fe8e 	uxth.w	lr, lr
  406102:	fbb5 f0fc 	udiv	r0, r5, ip
  406106:	fb0c 5510 	mls	r5, ip, r0, r5
  40610a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40610e:	fb00 f808 	mul.w	r8, r0, r8
  406112:	45a0      	cmp	r8, r4
  406114:	d907      	bls.n	406126 <__udivmoddi4+0x26e>
  406116:	18e4      	adds	r4, r4, r3
  406118:	f100 35ff 	add.w	r5, r0, #4294967295
  40611c:	d229      	bcs.n	406172 <__udivmoddi4+0x2ba>
  40611e:	45a0      	cmp	r8, r4
  406120:	d927      	bls.n	406172 <__udivmoddi4+0x2ba>
  406122:	3802      	subs	r0, #2
  406124:	441c      	add	r4, r3
  406126:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40612a:	eba4 0408 	sub.w	r4, r4, r8
  40612e:	fba0 8902 	umull	r8, r9, r0, r2
  406132:	454c      	cmp	r4, r9
  406134:	46c6      	mov	lr, r8
  406136:	464d      	mov	r5, r9
  406138:	d315      	bcc.n	406166 <__udivmoddi4+0x2ae>
  40613a:	d012      	beq.n	406162 <__udivmoddi4+0x2aa>
  40613c:	b156      	cbz	r6, 406154 <__udivmoddi4+0x29c>
  40613e:	ebba 030e 	subs.w	r3, sl, lr
  406142:	eb64 0405 	sbc.w	r4, r4, r5
  406146:	fa04 f707 	lsl.w	r7, r4, r7
  40614a:	40cb      	lsrs	r3, r1
  40614c:	431f      	orrs	r7, r3
  40614e:	40cc      	lsrs	r4, r1
  406150:	6037      	str	r7, [r6, #0]
  406152:	6074      	str	r4, [r6, #4]
  406154:	2100      	movs	r1, #0
  406156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40615a:	4618      	mov	r0, r3
  40615c:	e6f8      	b.n	405f50 <__udivmoddi4+0x98>
  40615e:	4690      	mov	r8, r2
  406160:	e6e0      	b.n	405f24 <__udivmoddi4+0x6c>
  406162:	45c2      	cmp	sl, r8
  406164:	d2ea      	bcs.n	40613c <__udivmoddi4+0x284>
  406166:	ebb8 0e02 	subs.w	lr, r8, r2
  40616a:	eb69 0503 	sbc.w	r5, r9, r3
  40616e:	3801      	subs	r0, #1
  406170:	e7e4      	b.n	40613c <__udivmoddi4+0x284>
  406172:	4628      	mov	r0, r5
  406174:	e7d7      	b.n	406126 <__udivmoddi4+0x26e>
  406176:	4640      	mov	r0, r8
  406178:	e791      	b.n	40609e <__udivmoddi4+0x1e6>
  40617a:	4681      	mov	r9, r0
  40617c:	e7be      	b.n	4060fc <__udivmoddi4+0x244>
  40617e:	4601      	mov	r1, r0
  406180:	e778      	b.n	406074 <__udivmoddi4+0x1bc>
  406182:	3802      	subs	r0, #2
  406184:	443c      	add	r4, r7
  406186:	e745      	b.n	406014 <__udivmoddi4+0x15c>
  406188:	4608      	mov	r0, r1
  40618a:	e708      	b.n	405f9e <__udivmoddi4+0xe6>
  40618c:	f1a8 0802 	sub.w	r8, r8, #2
  406190:	443d      	add	r5, r7
  406192:	e72b      	b.n	405fec <__udivmoddi4+0x134>

00406194 <__aeabi_idiv0>:
  406194:	4770      	bx	lr
  406196:	bf00      	nop
  406198:	454c4449 	.word	0x454c4449
  40619c:	00000000 	.word	0x00000000
  4061a0:	51726d54 	.word	0x51726d54
  4061a4:	00000000 	.word	0x00000000
  4061a8:	20726d54 	.word	0x20726d54
  4061ac:	00637653 	.word	0x00637653
  4061b0:	46202d2d 	.word	0x46202d2d
  4061b4:	72656572 	.word	0x72656572
  4061b8:	20736f74 	.word	0x20736f74
  4061bc:	6d617845 	.word	0x6d617845
  4061c0:	20656c70 	.word	0x20656c70
  4061c4:	0d0a2d2d 	.word	0x0d0a2d2d
  4061c8:	00000000 	.word	0x00000000
  4061cc:	454d4153 	.word	0x454d4153
  4061d0:	582d3037 	.word	0x582d3037
  4061d4:	00444c50 	.word	0x00444c50
  4061d8:	25202d2d 	.word	0x25202d2d
  4061dc:	000d0a73 	.word	0x000d0a73
  4061e0:	323a3931 	.word	0x323a3931
  4061e4:	32303a33 	.word	0x32303a33
  4061e8:	00000000 	.word	0x00000000
  4061ec:	20766f4e 	.word	0x20766f4e
  4061f0:	32203631 	.word	0x32203631
  4061f4:	00303230 	.word	0x00303230
  4061f8:	43202d2d 	.word	0x43202d2d
  4061fc:	69706d6f 	.word	0x69706d6f
  406200:	3a64656c 	.word	0x3a64656c
  406204:	20732520 	.word	0x20732520
  406208:	2d207325 	.word	0x2d207325
  40620c:	000d0a2d 	.word	0x000d0a2d
  406210:	0064654c 	.word	0x0064654c
  406214:	6c696146 	.word	0x6c696146
  406218:	74206465 	.word	0x74206465
  40621c:	7263206f 	.word	0x7263206f
  406220:	65746165 	.word	0x65746165
  406224:	73657420 	.word	0x73657420
  406228:	656c2074 	.word	0x656c2074
  40622c:	61742064 	.word	0x61742064
  406230:	0a0d6b73 	.word	0x0a0d6b73
  406234:	00000000 	.word	0x00000000
  406238:	646e6573 	.word	0x646e6573
  40623c:	00000000 	.word	0x00000000
  406240:	6c696146 	.word	0x6c696146
  406244:	74206465 	.word	0x74206465
  406248:	7263206f 	.word	0x7263206f
  40624c:	65746165 	.word	0x65746165
  406250:	73657420 	.word	0x73657420
  406254:	65732074 	.word	0x65732074
  406258:	7420646e 	.word	0x7420646e
  40625c:	0d6b7361 	.word	0x0d6b7361
  406260:	0000000a 	.word	0x0000000a
  406264:	00636461 	.word	0x00636461
  406268:	6c696146 	.word	0x6c696146
  40626c:	74206465 	.word	0x74206465
  406270:	7263206f 	.word	0x7263206f
  406274:	65746165 	.word	0x65746165
  406278:	73657420 	.word	0x73657420
  40627c:	64612074 	.word	0x64612074
  406280:	61742063 	.word	0x61742063
  406284:	0a0d6b73 	.word	0x0a0d6b73
  406288:	00000000 	.word	0x00000000
  40628c:	70736572 	.word	0x70736572
  406290:	65736e6f 	.word	0x65736e6f
  406294:	00000000 	.word	0x00000000
  406298:	6c696146 	.word	0x6c696146
  40629c:	74206465 	.word	0x74206465
  4062a0:	7263206f 	.word	0x7263206f
  4062a4:	65746165 	.word	0x65746165
  4062a8:	73657420 	.word	0x73657420
  4062ac:	65722074 	.word	0x65722074
  4062b0:	6e6f7073 	.word	0x6e6f7073
  4062b4:	74206573 	.word	0x74206573
  4062b8:	0d6b7361 	.word	0x0d6b7361
  4062bc:	0000000a 	.word	0x0000000a
  4062c0:	63617473 	.word	0x63617473
  4062c4:	766f206b 	.word	0x766f206b
  4062c8:	6c667265 	.word	0x6c667265
  4062cc:	2520776f 	.word	0x2520776f
  4062d0:	73252078 	.word	0x73252078
  4062d4:	00000a0d 	.word	0x00000a0d

004062d8 <_global_impure_ptr>:
  4062d8:	20400010 33323130 37363534 42413938     ..@ 0123456789AB
  4062e8:	46454443 00000000 33323130 37363534     CDEF....01234567
  4062f8:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  406308:	0000296c                                l)..

0040630c <blanks.7217>:
  40630c:	20202020 20202020 20202020 20202020                     

0040631c <zeroes.7218>:
  40631c:	30303030 30303030 30303030 30303030     0000000000000000
  40632c:	00000043 49534f50 00000058 0000002e     C...POSIX.......

0040633c <_ctype_>:
  40633c:	20202000 20202020 28282020 20282828     .         ((((( 
  40634c:	20202020 20202020 20202020 20202020                     
  40635c:	10108820 10101010 10101010 10101010      ...............
  40636c:	04040410 04040404 10040404 10101010     ................
  40637c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40638c:	01010101 01010101 01010101 10101010     ................
  40639c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4063ac:	02020202 02020202 02020202 10101010     ................
  4063bc:	00000020 00000000 00000000 00000000      ...............
	...

00406440 <_init>:
  406440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406442:	bf00      	nop
  406444:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406446:	bc08      	pop	{r3}
  406448:	469e      	mov	lr, r3
  40644a:	4770      	bx	lr

0040644c <__init_array_start>:
  40644c:	00404af9 	.word	0x00404af9

00406450 <__frame_dummy_init_array_entry>:
  406450:	0040018d                                ..@.

00406454 <_fini>:
  406454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406456:	bf00      	nop
  406458:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40645a:	bc08      	pop	{r3}
  40645c:	469e      	mov	lr, r3
  40645e:	4770      	bx	lr

00406460 <__fini_array_start>:
  406460:	00400169 	.word	0x00400169
