Timing Analyzer report for PLL_Platform_Desginer
Fri Apr 19 15:02:01 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 100C Model Setup Summary
  9. Slow 1200mV 100C Model Hold Summary
 10. Slow 1200mV 100C Model Recovery Summary
 11. Slow 1200mV 100C Model Removal Summary
 12. Slow 1200mV 100C Model Minimum Pulse Width Summary
 13. Slow 1200mV 100C Model Setup: 'altpll_0|sd1|pll7|clk[2]'
 14. Slow 1200mV 100C Model Setup: 'altpll_0|sd1|pll7|clk[1]'
 15. Slow 1200mV 100C Model Setup: 'altpll_0|sd1|pll7|clk[0]'
 16. Slow 1200mV 100C Model Hold: 'altpll_0|sd1|pll7|clk[2]'
 17. Slow 1200mV 100C Model Hold: 'altpll_0|sd1|pll7|clk[0]'
 18. Slow 1200mV 100C Model Hold: 'altpll_0|sd1|pll7|clk[1]'
 19. Slow 1200mV 100C Model Metastability Summary
 20. Slow 1200mV -40C Model Fmax Summary
 21. Slow 1200mV -40C Model Setup Summary
 22. Slow 1200mV -40C Model Hold Summary
 23. Slow 1200mV -40C Model Recovery Summary
 24. Slow 1200mV -40C Model Removal Summary
 25. Slow 1200mV -40C Model Minimum Pulse Width Summary
 26. Slow 1200mV -40C Model Setup: 'altpll_0|sd1|pll7|clk[2]'
 27. Slow 1200mV -40C Model Setup: 'altpll_0|sd1|pll7|clk[1]'
 28. Slow 1200mV -40C Model Setup: 'altpll_0|sd1|pll7|clk[0]'
 29. Slow 1200mV -40C Model Hold: 'altpll_0|sd1|pll7|clk[0]'
 30. Slow 1200mV -40C Model Hold: 'altpll_0|sd1|pll7|clk[1]'
 31. Slow 1200mV -40C Model Hold: 'altpll_0|sd1|pll7|clk[2]'
 32. Slow 1200mV -40C Model Metastability Summary
 33. Fast 1200mV -40C Model Setup Summary
 34. Fast 1200mV -40C Model Hold Summary
 35. Fast 1200mV -40C Model Recovery Summary
 36. Fast 1200mV -40C Model Removal Summary
 37. Fast 1200mV -40C Model Minimum Pulse Width Summary
 38. Fast 1200mV -40C Model Setup: 'altpll_0|sd1|pll7|clk[2]'
 39. Fast 1200mV -40C Model Setup: 'altpll_0|sd1|pll7|clk[1]'
 40. Fast 1200mV -40C Model Setup: 'altpll_0|sd1|pll7|clk[0]'
 41. Fast 1200mV -40C Model Hold: 'altpll_0|sd1|pll7|clk[0]'
 42. Fast 1200mV -40C Model Hold: 'altpll_0|sd1|pll7|clk[1]'
 43. Fast 1200mV -40C Model Hold: 'altpll_0|sd1|pll7|clk[2]'
 44. Fast 1200mV -40C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv n40c Model)
 49. Signal Integrity Metrics (Slow 1200mv 100c Model)
 50. Signal Integrity Metrics (Fast 1200mv n40c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths Summary
 56. Clock Status Summary
 57. Unconstrained Output Ports
 58. Unconstrained Output Ports
 59. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; PLL_Platform_Desginer                               ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256I7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; SDC File List                                                                                     ;
+---------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                 ; Status ; Read at                  ;
+---------------------------------------------------------------+--------+--------------------------+
; PLL_complete/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri Apr 19 15:02:00 2024 ;
+---------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                              ;
+--------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------+------------------------------+
; Clock Name               ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                     ; Targets                      ;
+--------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------+------------------------------+
; altpll_0|sd1|pll7|clk[0] ; Generated ; 100000.000 ; 0.01 MHz  ; 0.000 ; 50000.000 ; 50.00      ; 5000      ; 1           ;       ;        ;           ;            ; false    ; clk_clk ; altpll_0|sd1|pll7|inclk[0] ; { altpll_0|sd1|pll7|clk[0] } ;
; altpll_0|sd1|pll7|clk[1] ; Generated ; 10000.000  ; 0.1 MHz   ; 0.000 ; 5000.000  ; 50.00      ; 500       ; 1           ;       ;        ;           ;            ; false    ; clk_clk ; altpll_0|sd1|pll7|inclk[0] ; { altpll_0|sd1|pll7|clk[1] } ;
; altpll_0|sd1|pll7|clk[2] ; Generated ; 1000.000   ; 1.0 MHz   ; 0.000 ; 500.000   ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk_clk ; altpll_0|sd1|pll7|inclk[0] ; { altpll_0|sd1|pll7|clk[2] } ;
; clk_clk                  ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                            ; { clk_clk }                  ;
+--------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------+------------------------------+


+----------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                            ;
+------------+-----------------+--------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note ;
+------------+-----------------+--------------------------+------+
; 238.95 MHz ; 238.95 MHz      ; altpll_0|sd1|pll7|clk[2] ;      ;
; 245.28 MHz ; 245.28 MHz      ; altpll_0|sd1|pll7|clk[0] ;      ;
; 253.42 MHz ; 253.42 MHz      ; altpll_0|sd1|pll7|clk[1] ;      ;
+------------+-----------------+--------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                 ;
+--------------------------+-----------+---------------+
; Clock                    ; Slack     ; End Point TNS ;
+--------------------------+-----------+---------------+
; altpll_0|sd1|pll7|clk[2] ; 995.815   ; 0.000         ;
; altpll_0|sd1|pll7|clk[1] ; 9996.054  ; 0.000         ;
; altpll_0|sd1|pll7|clk[0] ; 99995.923 ; 0.000         ;
+--------------------------+-----------+---------------+


+--------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary              ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; altpll_0|sd1|pll7|clk[2] ; 0.417 ; 0.000         ;
; altpll_0|sd1|pll7|clk[0] ; 0.418 ; 0.000         ;
; altpll_0|sd1|pll7|clk[1] ; 0.418 ; 0.000         ;
+--------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary   ;
+--------------------------+-----------+---------------+
; Clock                    ; Slack     ; End Point TNS ;
+--------------------------+-----------+---------------+
; clk_clk                  ; 9.953     ; 0.000         ;
; altpll_0|sd1|pll7|clk[2] ; 499.670   ; 0.000         ;
; altpll_0|sd1|pll7|clk[1] ; 4999.674  ; 0.000         ;
; altpll_0|sd1|pll7|clk[0] ; 49999.674 ; 0.000         ;
+--------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'altpll_0|sd1|pll7|clk[2]'                                                                                                                                   ;
+---------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 995.815 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.113      ;
; 995.815 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.113      ;
; 995.815 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.113      ;
; 995.815 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.113      ;
; 995.815 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.113      ;
; 995.815 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.113      ;
; 995.815 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.113      ;
; 995.815 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.113      ;
; 995.815 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.113      ;
; 995.815 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.113      ;
; 995.815 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.113      ;
; 995.815 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.113      ;
; 995.815 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.113      ;
; 995.820 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.108      ;
; 995.820 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.108      ;
; 995.820 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.108      ;
; 995.820 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.108      ;
; 995.820 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.108      ;
; 995.820 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.108      ;
; 995.820 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.108      ;
; 995.820 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.108      ;
; 995.820 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.108      ;
; 995.820 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.108      ;
; 995.820 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.108      ;
; 995.820 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.108      ;
; 995.820 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.108      ;
; 995.871 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.057      ;
; 995.871 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.057      ;
; 995.871 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.057      ;
; 995.871 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.057      ;
; 995.871 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.057      ;
; 995.871 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.057      ;
; 995.871 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.057      ;
; 995.871 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.057      ;
; 995.871 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.057      ;
; 995.871 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.057      ;
; 995.871 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.057      ;
; 995.871 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.057      ;
; 995.871 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.057      ;
; 995.873 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.055      ;
; 995.873 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.055      ;
; 995.873 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.055      ;
; 995.873 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.055      ;
; 995.873 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.055      ;
; 995.873 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.055      ;
; 995.873 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.055      ;
; 995.873 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.055      ;
; 995.873 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.055      ;
; 995.873 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.055      ;
; 995.873 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.055      ;
; 995.873 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.055      ;
; 995.873 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 4.055      ;
; 996.007 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.921      ;
; 996.007 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.921      ;
; 996.007 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.921      ;
; 996.007 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.921      ;
; 996.007 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.921      ;
; 996.007 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.921      ;
; 996.007 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.921      ;
; 996.007 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.921      ;
; 996.007 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.921      ;
; 996.007 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.921      ;
; 996.007 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.921      ;
; 996.007 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.921      ;
; 996.007 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.921      ;
; 996.011 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.917      ;
; 996.011 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.917      ;
; 996.011 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.917      ;
; 996.011 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.917      ;
; 996.011 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.917      ;
; 996.011 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.917      ;
; 996.011 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.917      ;
; 996.011 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.917      ;
; 996.011 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.917      ;
; 996.011 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.917      ;
; 996.011 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.917      ;
; 996.011 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.917      ;
; 996.011 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.917      ;
; 996.054 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.874      ;
; 996.054 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.874      ;
; 996.054 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.874      ;
; 996.054 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.874      ;
; 996.054 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.874      ;
; 996.054 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.874      ;
; 996.054 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.874      ;
; 996.054 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.874      ;
; 996.054 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.874      ;
; 996.054 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.874      ;
; 996.054 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.874      ;
; 996.054 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.874      ;
; 996.054 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.874      ;
; 996.168 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.760      ;
; 996.168 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.760      ;
; 996.168 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.760      ;
; 996.168 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.760      ;
; 996.168 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.760      ;
; 996.168 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.760      ;
; 996.168 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.760      ;
; 996.168 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.760      ;
; 996.168 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.070     ; 3.760      ;
+---------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'altpll_0|sd1|pll7|clk[1]'                                                                                                                                    ;
+----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack    ; From Node                               ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 9996.054 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.873      ;
; 9996.054 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.873      ;
; 9996.054 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.873      ;
; 9996.054 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.873      ;
; 9996.054 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.873      ;
; 9996.054 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.873      ;
; 9996.054 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.873      ;
; 9996.054 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.873      ;
; 9996.054 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.873      ;
; 9996.054 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.873      ;
; 9996.054 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.873      ;
; 9996.054 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.873      ;
; 9996.054 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.873      ;
; 9996.088 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.839      ;
; 9996.088 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.839      ;
; 9996.088 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.839      ;
; 9996.088 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.839      ;
; 9996.088 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.839      ;
; 9996.088 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.839      ;
; 9996.088 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.839      ;
; 9996.088 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.839      ;
; 9996.088 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.839      ;
; 9996.088 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.839      ;
; 9996.088 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.839      ;
; 9996.088 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.839      ;
; 9996.088 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.839      ;
; 9996.240 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.687      ;
; 9996.240 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.687      ;
; 9996.240 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.687      ;
; 9996.240 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.687      ;
; 9996.240 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.687      ;
; 9996.240 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.687      ;
; 9996.240 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.687      ;
; 9996.240 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.687      ;
; 9996.240 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.687      ;
; 9996.240 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.687      ;
; 9996.240 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.687      ;
; 9996.240 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.687      ;
; 9996.240 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.687      ;
; 9996.245 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.682      ;
; 9996.245 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.682      ;
; 9996.245 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.682      ;
; 9996.245 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.682      ;
; 9996.245 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.682      ;
; 9996.245 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.682      ;
; 9996.245 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.682      ;
; 9996.245 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.682      ;
; 9996.245 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.682      ;
; 9996.245 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.682      ;
; 9996.245 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.682      ;
; 9996.245 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.682      ;
; 9996.245 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.682      ;
; 9996.328 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.599      ;
; 9996.328 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.599      ;
; 9996.328 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.599      ;
; 9996.328 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.599      ;
; 9996.328 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.599      ;
; 9996.328 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.599      ;
; 9996.328 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.599      ;
; 9996.328 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.599      ;
; 9996.328 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.599      ;
; 9996.328 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.599      ;
; 9996.328 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.599      ;
; 9996.328 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.599      ;
; 9996.328 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.599      ;
; 9996.371 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.556      ;
; 9996.371 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.556      ;
; 9996.371 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.556      ;
; 9996.371 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.556      ;
; 9996.371 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.556      ;
; 9996.371 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.556      ;
; 9996.371 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.556      ;
; 9996.371 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.556      ;
; 9996.371 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.556      ;
; 9996.371 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.556      ;
; 9996.371 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.556      ;
; 9996.371 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.556      ;
; 9996.371 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.556      ;
; 9996.386 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.541      ;
; 9996.386 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.541      ;
; 9996.386 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.541      ;
; 9996.386 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.541      ;
; 9996.386 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.541      ;
; 9996.386 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.541      ;
; 9996.386 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.541      ;
; 9996.386 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.541      ;
; 9996.386 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.541      ;
; 9996.386 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.541      ;
; 9996.386 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.541      ;
; 9996.386 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.541      ;
; 9996.386 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.541      ;
; 9996.401 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.526      ;
; 9996.401 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.526      ;
; 9996.401 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.526      ;
; 9996.401 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.526      ;
; 9996.401 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.526      ;
; 9996.401 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.526      ;
; 9996.401 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.526      ;
; 9996.401 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.526      ;
; 9996.401 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.071     ; 3.526      ;
+----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'altpll_0|sd1|pll7|clk[0]'                                                                                                                                     ;
+-----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack     ; From Node                               ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 99995.923 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 4.005      ;
; 99995.923 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 4.005      ;
; 99995.923 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 4.005      ;
; 99995.923 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 4.005      ;
; 99995.923 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 4.005      ;
; 99995.923 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 4.005      ;
; 99995.923 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 4.005      ;
; 99995.923 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 4.005      ;
; 99995.923 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 4.005      ;
; 99995.923 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 4.005      ;
; 99995.923 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 4.005      ;
; 99995.923 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 4.005      ;
; 99995.923 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 4.005      ;
; 99996.005 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.923      ;
; 99996.005 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.923      ;
; 99996.005 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.923      ;
; 99996.005 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.923      ;
; 99996.005 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.923      ;
; 99996.005 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.923      ;
; 99996.005 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.923      ;
; 99996.005 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.923      ;
; 99996.005 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.923      ;
; 99996.005 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.923      ;
; 99996.005 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.923      ;
; 99996.005 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.923      ;
; 99996.005 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.923      ;
; 99996.052 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.876      ;
; 99996.052 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.876      ;
; 99996.052 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.876      ;
; 99996.052 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.876      ;
; 99996.052 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.876      ;
; 99996.052 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.876      ;
; 99996.052 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.876      ;
; 99996.052 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.876      ;
; 99996.052 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.876      ;
; 99996.052 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.876      ;
; 99996.052 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.876      ;
; 99996.052 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.876      ;
; 99996.052 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.876      ;
; 99996.111 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.817      ;
; 99996.111 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.817      ;
; 99996.111 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.817      ;
; 99996.111 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.817      ;
; 99996.111 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.817      ;
; 99996.111 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.817      ;
; 99996.111 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.817      ;
; 99996.111 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.817      ;
; 99996.111 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.817      ;
; 99996.111 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.817      ;
; 99996.111 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.817      ;
; 99996.111 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.817      ;
; 99996.111 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.817      ;
; 99996.195 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.733      ;
; 99996.195 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.733      ;
; 99996.195 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.733      ;
; 99996.195 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.733      ;
; 99996.195 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.733      ;
; 99996.195 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.733      ;
; 99996.195 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.733      ;
; 99996.195 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.733      ;
; 99996.195 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.733      ;
; 99996.195 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.733      ;
; 99996.195 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.733      ;
; 99996.195 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.733      ;
; 99996.195 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.733      ;
; 99996.197 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.731      ;
; 99996.197 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.731      ;
; 99996.197 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.731      ;
; 99996.197 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.731      ;
; 99996.197 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.731      ;
; 99996.197 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.731      ;
; 99996.197 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.731      ;
; 99996.197 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.731      ;
; 99996.197 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.731      ;
; 99996.197 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.731      ;
; 99996.197 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.731      ;
; 99996.197 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.731      ;
; 99996.197 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.731      ;
; 99996.306 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.622      ;
; 99996.306 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.622      ;
; 99996.306 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.622      ;
; 99996.306 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.622      ;
; 99996.306 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.622      ;
; 99996.306 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.622      ;
; 99996.306 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.622      ;
; 99996.306 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.622      ;
; 99996.306 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.622      ;
; 99996.306 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.622      ;
; 99996.306 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.622      ;
; 99996.306 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.622      ;
; 99996.306 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.622      ;
; 99996.357 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.571      ;
; 99996.357 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.571      ;
; 99996.357 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.571      ;
; 99996.357 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.571      ;
; 99996.357 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.571      ;
; 99996.357 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.571      ;
; 99996.357 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.571      ;
; 99996.357 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.571      ;
; 99996.357 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.070     ; 3.571      ;
+-----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'altpll_0|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.417 ; PLL_Platform_Desginer:blink_2|led_output                                                                                      ; PLL_Platform_Desginer:blink_2|led_output                                                                                      ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.674      ;
; 0.432 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|led_output                                                                                      ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.689      ;
; 0.440 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.697      ;
; 0.612 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.869      ;
; 0.657 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.913      ;
; 0.657 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.913      ;
; 0.658 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.914      ;
; 0.658 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.914      ;
; 0.659 ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.915      ;
; 0.659 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.915      ;
; 0.659 ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.915      ;
; 0.659 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.915      ;
; 0.662 ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.918      ;
; 0.662 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.918      ;
; 0.674 ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.930      ;
; 0.676 ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.932      ;
; 0.684 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.940      ;
; 0.976 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.232      ;
; 0.977 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.233      ;
; 0.977 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.233      ;
; 0.978 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.234      ;
; 0.978 ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.234      ;
; 0.987 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.243      ;
; 0.989 ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.245      ;
; 0.989 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.245      ;
; 0.991 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.247      ;
; 0.991 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.247      ;
; 0.993 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.249      ;
; 0.993 ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.249      ;
; 0.993 ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.249      ;
; 0.993 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.249      ;
; 0.993 ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.249      ;
; 0.995 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.251      ;
; 0.997 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.253      ;
; 0.997 ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.253      ;
; 1.100 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.356      ;
; 1.101 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.357      ;
; 1.101 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.357      ;
; 1.102 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.358      ;
; 1.102 ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.358      ;
; 1.104 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.360      ;
; 1.105 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.361      ;
; 1.105 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.361      ;
; 1.106 ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.362      ;
; 1.106 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.362      ;
; 1.115 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.371      ;
; 1.117 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.373      ;
; 1.119 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.375      ;
; 1.119 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.375      ;
; 1.121 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.377      ;
; 1.121 ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.377      ;
; 1.121 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.377      ;
; 1.123 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.379      ;
; 1.125 ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.381      ;
; 1.125 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.381      ;
; 1.228 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.484      ;
; 1.229 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.485      ;
; 1.229 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.485      ;
; 1.230 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.486      ;
; 1.232 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.488      ;
; 1.233 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.489      ;
; 1.233 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.489      ;
; 1.234 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.490      ;
; 1.243 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.499      ;
; 1.245 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.501      ;
; 1.247 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.503      ;
; 1.247 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.503      ;
; 1.249 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.505      ;
; 1.249 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.505      ;
; 1.251 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.507      ;
; 1.253 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.509      ;
; 1.356 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.612      ;
; 1.357 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.613      ;
; 1.357 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.613      ;
; 1.360 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.616      ;
; 1.361 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.617      ;
; 1.361 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.617      ;
; 1.371 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.627      ;
; 1.373 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.629      ;
; 1.375 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.631      ;
; 1.375 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.631      ;
; 1.377 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.633      ;
; 1.379 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.635      ;
; 1.485 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.741      ;
; 1.485 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.741      ;
; 1.489 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.745      ;
; 1.489 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.745      ;
; 1.501 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.757      ;
; 1.503 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.759      ;
; 1.505 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.761      ;
; 1.507 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.763      ;
; 1.613 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.869      ;
; 1.617 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.873      ;
; 1.631 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.887      ;
; 1.635 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.891      ;
; 1.703 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.959      ;
; 1.703 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.959      ;
; 1.703 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.959      ;
; 1.703 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.959      ;
; 1.703 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.959      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.418 ; PLL_Platform_Desginer:blink_0|led_output                                                                                      ; PLL_Platform_Desginer:blink_0|led_output                                                                                      ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.674      ;
; 0.441 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.697      ;
; 0.590 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|led_output                                                                                      ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.846      ;
; 0.613 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.869      ;
; 0.656 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.912      ;
; 0.658 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.914      ;
; 0.658 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.914      ;
; 0.659 ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.915      ;
; 0.659 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.915      ;
; 0.659 ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.915      ;
; 0.659 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.915      ;
; 0.659 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.915      ;
; 0.662 ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.918      ;
; 0.662 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.918      ;
; 0.674 ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.676 ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.932      ;
; 0.684 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.940      ;
; 0.975 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.231      ;
; 0.977 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.233      ;
; 0.977 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.233      ;
; 0.978 ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.234      ;
; 0.978 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.234      ;
; 0.989 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.245      ;
; 0.989 ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.245      ;
; 0.989 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.245      ;
; 0.991 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.247      ;
; 0.993 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.249      ;
; 0.993 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.249      ;
; 0.993 ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.249      ;
; 0.993 ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.249      ;
; 0.993 ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.249      ;
; 0.993 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.249      ;
; 0.995 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.251      ;
; 0.997 ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.253      ;
; 0.997 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.253      ;
; 1.099 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.355      ;
; 1.101 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.357      ;
; 1.101 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.357      ;
; 1.102 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.358      ;
; 1.102 ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.358      ;
; 1.103 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.359      ;
; 1.105 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.361      ;
; 1.105 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.361      ;
; 1.106 ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.362      ;
; 1.106 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.362      ;
; 1.117 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.373      ;
; 1.117 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.373      ;
; 1.119 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.375      ;
; 1.121 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.377      ;
; 1.121 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.377      ;
; 1.121 ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.377      ;
; 1.121 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.377      ;
; 1.123 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.379      ;
; 1.125 ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.381      ;
; 1.125 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.381      ;
; 1.227 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.483      ;
; 1.229 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.485      ;
; 1.229 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.485      ;
; 1.230 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.486      ;
; 1.231 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.487      ;
; 1.233 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.489      ;
; 1.233 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.489      ;
; 1.234 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.490      ;
; 1.245 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.501      ;
; 1.245 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.501      ;
; 1.247 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.503      ;
; 1.249 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.505      ;
; 1.249 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.505      ;
; 1.249 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.505      ;
; 1.251 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.507      ;
; 1.253 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.509      ;
; 1.355 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.611      ;
; 1.357 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.613      ;
; 1.357 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.613      ;
; 1.359 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.615      ;
; 1.361 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.617      ;
; 1.361 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.617      ;
; 1.373 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.629      ;
; 1.373 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.629      ;
; 1.375 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.631      ;
; 1.377 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.633      ;
; 1.377 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.633      ;
; 1.379 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.635      ;
; 1.485 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.741      ;
; 1.485 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.741      ;
; 1.489 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.745      ;
; 1.489 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.745      ;
; 1.501 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.757      ;
; 1.503 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.759      ;
; 1.505 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.761      ;
; 1.507 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.763      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.858      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.858      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.858      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.858      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.858      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.858      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.858      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.858      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 1.858      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.418 ; PLL_Platform_Desginer:blink_1|led_output                                                                                      ; PLL_Platform_Desginer:blink_1|led_output                                                                                      ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.433 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|led_output                                                                                      ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.689      ;
; 0.441 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.697      ;
; 0.456 ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.713      ;
; 0.615 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.871      ;
; 0.655 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.912      ;
; 0.655 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.912      ;
; 0.656 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.913      ;
; 0.656 ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.913      ;
; 0.657 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.914      ;
; 0.657 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.914      ;
; 0.658 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.915      ;
; 0.659 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.916      ;
; 0.661 ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.918      ;
; 0.661 ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.918      ;
; 0.674 ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.931      ;
; 0.681 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.938      ;
; 0.974 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.231      ;
; 0.974 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.231      ;
; 0.975 ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.232      ;
; 0.975 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.232      ;
; 0.976 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.233      ;
; 0.987 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.244      ;
; 0.988 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.245      ;
; 0.989 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.246      ;
; 0.990 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.247      ;
; 0.991 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.248      ;
; 0.992 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.249      ;
; 0.992 ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.249      ;
; 0.992 ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.249      ;
; 0.993 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.250      ;
; 0.993 ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.250      ;
; 0.994 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.251      ;
; 0.996 ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.253      ;
; 0.996 ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.253      ;
; 1.098 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.355      ;
; 1.098 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.355      ;
; 1.099 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.356      ;
; 1.100 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.357      ;
; 1.102 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.359      ;
; 1.102 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.359      ;
; 1.103 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.360      ;
; 1.104 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.361      ;
; 1.115 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.372      ;
; 1.116 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.373      ;
; 1.117 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.374      ;
; 1.117 ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.374      ;
; 1.118 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.375      ;
; 1.119 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.376      ;
; 1.120 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.377      ;
; 1.120 ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.377      ;
; 1.121 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.378      ;
; 1.121 ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.378      ;
; 1.122 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.379      ;
; 1.124 ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.381      ;
; 1.226 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.483      ;
; 1.226 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.483      ;
; 1.227 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.484      ;
; 1.228 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.485      ;
; 1.230 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.487      ;
; 1.230 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.487      ;
; 1.231 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.488      ;
; 1.232 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.489      ;
; 1.243 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.500      ;
; 1.244 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.501      ;
; 1.245 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.502      ;
; 1.246 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.503      ;
; 1.247 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.504      ;
; 1.248 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.505      ;
; 1.249 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.506      ;
; 1.250 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.507      ;
; 1.354 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.611      ;
; 1.354 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.611      ;
; 1.355 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.612      ;
; 1.358 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.615      ;
; 1.358 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.615      ;
; 1.359 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.616      ;
; 1.372 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.629      ;
; 1.373 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.630      ;
; 1.374 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.631      ;
; 1.376 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.633      ;
; 1.377 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.634      ;
; 1.378 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.635      ;
; 1.482 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.739      ;
; 1.482 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.739      ;
; 1.486 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.743      ;
; 1.486 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.743      ;
; 1.500 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.757      ;
; 1.501 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.758      ;
; 1.504 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.761      ;
; 1.505 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.762      ;
; 1.610 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.867      ;
; 1.614 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.871      ;
; 1.628 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.885      ;
; 1.631 ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; PLL_Platform_Desginer:blink_1|led_output                                                                                      ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 1.886      ;
; 1.632 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.889      ;
; 1.645 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.903      ;
; 1.645 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.903      ;
; 1.645 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.903      ;
; 1.645 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.903      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 2995.923 ns




+----------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                            ;
+------------+-----------------+--------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note ;
+------------+-----------------+--------------------------+------+
; 272.26 MHz ; 272.26 MHz      ; altpll_0|sd1|pll7|clk[2] ;      ;
; 280.43 MHz ; 280.43 MHz      ; altpll_0|sd1|pll7|clk[0] ;      ;
; 289.18 MHz ; 289.18 MHz      ; altpll_0|sd1|pll7|clk[1] ;      ;
+------------+-----------------+--------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                 ;
+--------------------------+-----------+---------------+
; Clock                    ; Slack     ; End Point TNS ;
+--------------------------+-----------+---------------+
; altpll_0|sd1|pll7|clk[2] ; 996.327   ; 0.000         ;
; altpll_0|sd1|pll7|clk[1] ; 9996.542  ; 0.000         ;
; altpll_0|sd1|pll7|clk[0] ; 99996.434 ; 0.000         ;
+--------------------------+-----------+---------------+


+--------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary              ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; altpll_0|sd1|pll7|clk[0] ; 0.344 ; 0.000         ;
; altpll_0|sd1|pll7|clk[1] ; 0.344 ; 0.000         ;
; altpll_0|sd1|pll7|clk[2] ; 0.344 ; 0.000         ;
+--------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary   ;
+--------------------------+-----------+---------------+
; Clock                    ; Slack     ; End Point TNS ;
+--------------------------+-----------+---------------+
; clk_clk                  ; 9.953     ; 0.000         ;
; altpll_0|sd1|pll7|clk[2] ; 499.680   ; 0.000         ;
; altpll_0|sd1|pll7|clk[1] ; 4999.676  ; 0.000         ;
; altpll_0|sd1|pll7|clk[0] ; 49999.677 ; 0.000         ;
+--------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'altpll_0|sd1|pll7|clk[2]'                                                                                                                                   ;
+---------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 996.327 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.611      ;
; 996.327 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.611      ;
; 996.327 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.611      ;
; 996.327 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.611      ;
; 996.327 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.611      ;
; 996.327 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.611      ;
; 996.327 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.611      ;
; 996.327 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.611      ;
; 996.327 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.611      ;
; 996.327 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.611      ;
; 996.327 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.611      ;
; 996.327 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.611      ;
; 996.327 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.611      ;
; 996.333 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.605      ;
; 996.333 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.605      ;
; 996.333 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.605      ;
; 996.333 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.605      ;
; 996.333 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.605      ;
; 996.333 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.605      ;
; 996.333 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.605      ;
; 996.333 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.605      ;
; 996.333 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.605      ;
; 996.333 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.605      ;
; 996.333 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.605      ;
; 996.333 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.605      ;
; 996.333 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.605      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.341 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.597      ;
; 996.485 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.453      ;
; 996.485 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.453      ;
; 996.485 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.453      ;
; 996.485 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.453      ;
; 996.485 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.453      ;
; 996.485 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.453      ;
; 996.485 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.453      ;
; 996.485 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.453      ;
; 996.485 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.453      ;
; 996.485 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.453      ;
; 996.485 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.453      ;
; 996.485 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.453      ;
; 996.485 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.453      ;
; 996.490 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.448      ;
; 996.490 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.448      ;
; 996.490 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.448      ;
; 996.490 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.448      ;
; 996.490 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.448      ;
; 996.490 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.448      ;
; 996.490 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.448      ;
; 996.490 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.448      ;
; 996.490 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.448      ;
; 996.490 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.448      ;
; 996.490 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.448      ;
; 996.490 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.448      ;
; 996.490 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.448      ;
; 996.532 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.406      ;
; 996.532 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.406      ;
; 996.532 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.406      ;
; 996.532 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.406      ;
; 996.532 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.406      ;
; 996.532 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.406      ;
; 996.532 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.406      ;
; 996.532 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.406      ;
; 996.532 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.406      ;
; 996.532 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.406      ;
; 996.532 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.406      ;
; 996.532 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.406      ;
; 996.532 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.406      ;
; 996.626 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.312      ;
; 996.626 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.312      ;
; 996.626 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.312      ;
; 996.626 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.312      ;
; 996.626 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.312      ;
; 996.626 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.312      ;
; 996.626 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.312      ;
; 996.626 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.312      ;
; 996.626 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.062     ; 3.312      ;
+---------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'altpll_0|sd1|pll7|clk[1]'                                                                                                                                    ;
+----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack    ; From Node                               ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 9996.542 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.396      ;
; 9996.542 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.396      ;
; 9996.542 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.396      ;
; 9996.542 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.396      ;
; 9996.542 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.396      ;
; 9996.542 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.396      ;
; 9996.542 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.396      ;
; 9996.542 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.396      ;
; 9996.542 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.396      ;
; 9996.542 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.396      ;
; 9996.542 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.396      ;
; 9996.542 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.396      ;
; 9996.542 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.396      ;
; 9996.549 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.389      ;
; 9996.549 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.389      ;
; 9996.549 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.389      ;
; 9996.549 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.389      ;
; 9996.549 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.389      ;
; 9996.549 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.389      ;
; 9996.549 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.389      ;
; 9996.549 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.389      ;
; 9996.549 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.389      ;
; 9996.549 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.389      ;
; 9996.549 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.389      ;
; 9996.549 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.389      ;
; 9996.549 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.389      ;
; 9996.686 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.252      ;
; 9996.686 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.252      ;
; 9996.686 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.252      ;
; 9996.686 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.252      ;
; 9996.686 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.252      ;
; 9996.686 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.252      ;
; 9996.686 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.252      ;
; 9996.686 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.252      ;
; 9996.686 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.252      ;
; 9996.686 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.252      ;
; 9996.686 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.252      ;
; 9996.686 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.252      ;
; 9996.686 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.252      ;
; 9996.692 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.246      ;
; 9996.692 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.246      ;
; 9996.692 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.246      ;
; 9996.692 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.246      ;
; 9996.692 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.246      ;
; 9996.692 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.246      ;
; 9996.692 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.246      ;
; 9996.692 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.246      ;
; 9996.692 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.246      ;
; 9996.692 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.246      ;
; 9996.692 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.246      ;
; 9996.692 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.246      ;
; 9996.692 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.246      ;
; 9996.773 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.165      ;
; 9996.773 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.165      ;
; 9996.773 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.165      ;
; 9996.773 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.165      ;
; 9996.773 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.165      ;
; 9996.773 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.165      ;
; 9996.773 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.165      ;
; 9996.773 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.165      ;
; 9996.773 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.165      ;
; 9996.773 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.165      ;
; 9996.773 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.165      ;
; 9996.773 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.165      ;
; 9996.773 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.165      ;
; 9996.807 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.131      ;
; 9996.807 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.131      ;
; 9996.807 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.131      ;
; 9996.807 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.131      ;
; 9996.807 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.131      ;
; 9996.807 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.131      ;
; 9996.807 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.131      ;
; 9996.807 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.131      ;
; 9996.807 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.131      ;
; 9996.807 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.131      ;
; 9996.807 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.131      ;
; 9996.807 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.131      ;
; 9996.807 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.131      ;
; 9996.822 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.116      ;
; 9996.822 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.116      ;
; 9996.822 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.116      ;
; 9996.822 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.116      ;
; 9996.822 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.116      ;
; 9996.822 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.116      ;
; 9996.822 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.116      ;
; 9996.822 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.116      ;
; 9996.822 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.116      ;
; 9996.822 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.116      ;
; 9996.822 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.116      ;
; 9996.822 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.116      ;
; 9996.822 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.116      ;
; 9996.835 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.103      ;
; 9996.835 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.103      ;
; 9996.835 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.103      ;
; 9996.835 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.103      ;
; 9996.835 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.103      ;
; 9996.835 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.103      ;
; 9996.835 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.103      ;
; 9996.835 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.103      ;
; 9996.835 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.062     ; 3.103      ;
+----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'altpll_0|sd1|pll7|clk[0]'                                                                                                                                     ;
+-----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack     ; From Node                               ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 99996.434 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.504      ;
; 99996.434 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.504      ;
; 99996.434 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.504      ;
; 99996.434 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.504      ;
; 99996.434 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.504      ;
; 99996.434 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.504      ;
; 99996.434 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.504      ;
; 99996.434 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.504      ;
; 99996.434 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.504      ;
; 99996.434 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.504      ;
; 99996.434 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.504      ;
; 99996.434 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.504      ;
; 99996.434 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.504      ;
; 99996.499 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.439      ;
; 99996.499 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.439      ;
; 99996.499 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.439      ;
; 99996.499 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.439      ;
; 99996.499 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.439      ;
; 99996.499 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.439      ;
; 99996.499 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.439      ;
; 99996.499 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.439      ;
; 99996.499 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.439      ;
; 99996.499 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.439      ;
; 99996.499 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.439      ;
; 99996.499 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.439      ;
; 99996.499 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.439      ;
; 99996.507 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.431      ;
; 99996.507 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.431      ;
; 99996.507 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.431      ;
; 99996.507 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.431      ;
; 99996.507 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.431      ;
; 99996.507 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.431      ;
; 99996.507 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.431      ;
; 99996.507 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.431      ;
; 99996.507 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.431      ;
; 99996.507 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.431      ;
; 99996.507 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.431      ;
; 99996.507 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.431      ;
; 99996.507 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.431      ;
; 99996.552 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.386      ;
; 99996.552 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.386      ;
; 99996.552 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.386      ;
; 99996.552 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.386      ;
; 99996.552 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.386      ;
; 99996.552 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.386      ;
; 99996.552 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.386      ;
; 99996.552 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.386      ;
; 99996.552 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.386      ;
; 99996.552 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.386      ;
; 99996.552 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.386      ;
; 99996.552 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.386      ;
; 99996.552 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.386      ;
; 99996.655 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.283      ;
; 99996.655 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.283      ;
; 99996.655 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.283      ;
; 99996.655 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.283      ;
; 99996.655 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.283      ;
; 99996.655 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.283      ;
; 99996.655 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.283      ;
; 99996.655 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.283      ;
; 99996.655 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.283      ;
; 99996.655 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.283      ;
; 99996.655 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.283      ;
; 99996.655 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.283      ;
; 99996.655 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.283      ;
; 99996.657 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.281      ;
; 99996.657 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.281      ;
; 99996.657 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.281      ;
; 99996.657 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.281      ;
; 99996.657 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.281      ;
; 99996.657 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.281      ;
; 99996.657 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.281      ;
; 99996.657 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.281      ;
; 99996.657 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.281      ;
; 99996.657 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.281      ;
; 99996.657 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.281      ;
; 99996.657 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.281      ;
; 99996.657 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.281      ;
; 99996.752 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.186      ;
; 99996.752 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.186      ;
; 99996.752 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.186      ;
; 99996.752 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.186      ;
; 99996.752 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.186      ;
; 99996.752 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.186      ;
; 99996.752 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.186      ;
; 99996.752 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.186      ;
; 99996.752 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.186      ;
; 99996.752 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.186      ;
; 99996.752 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.186      ;
; 99996.752 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.186      ;
; 99996.752 ; PLL_Platform_Desginer:blink_0|count[8]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.186      ;
; 99996.756 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.182      ;
; 99996.756 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.182      ;
; 99996.756 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.182      ;
; 99996.756 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.182      ;
; 99996.756 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.182      ;
; 99996.756 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.182      ;
; 99996.756 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.182      ;
; 99996.756 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.182      ;
; 99996.756 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.062     ; 3.182      ;
+-----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.344 ; PLL_Platform_Desginer:blink_0|led_output                                                                                      ; PLL_Platform_Desginer:blink_0|led_output                                                                                      ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.396 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.626      ;
; 0.523 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|led_output                                                                                      ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.753      ;
; 0.544 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.580 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.584 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.814      ;
; 0.584 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.814      ;
; 0.584 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.814      ;
; 0.585 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.815      ;
; 0.585 ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.815      ;
; 0.586 ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.816      ;
; 0.586 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.816      ;
; 0.587 ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.817      ;
; 0.587 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.817      ;
; 0.596 ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.597 ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.603 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.833      ;
; 0.857 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.857 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.857 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.858 ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.088      ;
; 0.861 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.091      ;
; 0.862 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.092      ;
; 0.863 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.093      ;
; 0.863 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.093      ;
; 0.863 ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.093      ;
; 0.864 ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.094      ;
; 0.864 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.094      ;
; 0.871 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.101      ;
; 0.871 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.101      ;
; 0.872 ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.102      ;
; 0.874 ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.104      ;
; 0.875 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.105      ;
; 0.877 ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.107      ;
; 0.877 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.107      ;
; 0.947 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.952 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.182      ;
; 0.953 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.183      ;
; 0.954 ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.184      ;
; 0.954 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.184      ;
; 0.961 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.961 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.961 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.965 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.195      ;
; 0.966 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.196      ;
; 0.967 ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.197      ;
; 0.967 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.197      ;
; 0.967 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.197      ;
; 0.968 ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.198      ;
; 0.968 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.198      ;
; 0.975 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.205      ;
; 0.975 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.205      ;
; 0.979 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.209      ;
; 0.981 ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.211      ;
; 0.981 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.211      ;
; 1.051 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.281      ;
; 1.056 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.286      ;
; 1.057 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.287      ;
; 1.058 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.288      ;
; 1.065 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.295      ;
; 1.065 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.295      ;
; 1.065 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.295      ;
; 1.069 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.299      ;
; 1.070 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.300      ;
; 1.071 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.301      ;
; 1.071 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.301      ;
; 1.072 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.302      ;
; 1.079 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.309      ;
; 1.079 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.309      ;
; 1.083 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.313      ;
; 1.085 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.315      ;
; 1.155 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.385      ;
; 1.160 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.390      ;
; 1.161 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.391      ;
; 1.169 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.399      ;
; 1.169 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.399      ;
; 1.169 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.399      ;
; 1.173 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.403      ;
; 1.174 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.404      ;
; 1.175 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.405      ;
; 1.183 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.413      ;
; 1.183 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.413      ;
; 1.187 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.417      ;
; 1.264 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.494      ;
; 1.265 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.495      ;
; 1.273 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.503      ;
; 1.277 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.507      ;
; 1.278 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.508      ;
; 1.279 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.509      ;
; 1.287 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.517      ;
; 1.291 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.521      ;
; 1.368 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.598      ;
; 1.381 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.611      ;
; 1.382 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.612      ;
; 1.395 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.625      ;
; 1.396 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.633      ;
; 1.396 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.633      ;
; 1.396 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.633      ;
; 1.396 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.633      ;
; 1.396 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.633      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.344 ; PLL_Platform_Desginer:blink_1|led_output                                                                                      ; PLL_Platform_Desginer:blink_1|led_output                                                                                      ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.379 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|led_output                                                                                      ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.609      ;
; 0.396 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.626      ;
; 0.397 ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.627      ;
; 0.546 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.776      ;
; 0.580 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.810      ;
; 0.581 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.811      ;
; 0.582 ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.812      ;
; 0.582 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.812      ;
; 0.583 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.813      ;
; 0.585 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.815      ;
; 0.586 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.816      ;
; 0.586 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.816      ;
; 0.587 ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.817      ;
; 0.588 ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.818      ;
; 0.597 ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.827      ;
; 0.602 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.832      ;
; 0.856 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.086      ;
; 0.857 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.087      ;
; 0.858 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.088      ;
; 0.859 ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.089      ;
; 0.860 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.090      ;
; 0.860 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.090      ;
; 0.861 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.091      ;
; 0.862 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.092      ;
; 0.863 ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.093      ;
; 0.864 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.094      ;
; 0.864 ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.094      ;
; 0.870 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.100      ;
; 0.874 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.104      ;
; 0.875 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.105      ;
; 0.875 ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.105      ;
; 0.876 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.106      ;
; 0.877 ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.107      ;
; 0.878 ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.108      ;
; 0.947 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.177      ;
; 0.948 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.178      ;
; 0.950 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.180      ;
; 0.954 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.184      ;
; 0.960 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.190      ;
; 0.961 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.191      ;
; 0.962 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.192      ;
; 0.964 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.194      ;
; 0.964 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.194      ;
; 0.965 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.195      ;
; 0.965 ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.195      ;
; 0.966 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.196      ;
; 0.967 ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.197      ;
; 0.968 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.198      ;
; 0.974 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.204      ;
; 0.978 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.208      ;
; 0.979 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.209      ;
; 0.979 ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.209      ;
; 0.980 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.210      ;
; 0.981 ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.211      ;
; 1.051 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.281      ;
; 1.052 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.282      ;
; 1.054 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.284      ;
; 1.058 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.288      ;
; 1.064 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.294      ;
; 1.065 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.295      ;
; 1.066 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.296      ;
; 1.068 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.298      ;
; 1.068 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.298      ;
; 1.069 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.299      ;
; 1.070 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.300      ;
; 1.072 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.302      ;
; 1.078 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.308      ;
; 1.082 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.312      ;
; 1.083 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.313      ;
; 1.084 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.314      ;
; 1.155 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.385      ;
; 1.156 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.386      ;
; 1.158 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.388      ;
; 1.169 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.399      ;
; 1.170 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.400      ;
; 1.172 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.402      ;
; 1.172 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.402      ;
; 1.173 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.403      ;
; 1.174 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.404      ;
; 1.186 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.416      ;
; 1.187 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.417      ;
; 1.188 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.418      ;
; 1.259 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.489      ;
; 1.262 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.492      ;
; 1.273 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.503      ;
; 1.276 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.506      ;
; 1.276 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.506      ;
; 1.277 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.507      ;
; 1.290 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.520      ;
; 1.291 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.521      ;
; 1.366 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.596      ;
; 1.380 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.610      ;
; 1.380 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.610      ;
; 1.394 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.624      ;
; 1.419 ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; PLL_Platform_Desginer:blink_1|led_output                                                                                      ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.648      ;
; 1.437 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.668      ;
; 1.437 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.668      ;
; 1.437 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.668      ;
; 1.437 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.668      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'altpll_0|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.344 ; PLL_Platform_Desginer:blink_2|led_output                                                                                      ; PLL_Platform_Desginer:blink_2|led_output                                                                                      ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.574      ;
; 0.379 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|led_output                                                                                      ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.609      ;
; 0.396 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.626      ;
; 0.544 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.774      ;
; 0.581 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.811      ;
; 0.582 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.812      ;
; 0.584 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.814      ;
; 0.584 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.814      ;
; 0.585 ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.815      ;
; 0.585 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.815      ;
; 0.585 ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.815      ;
; 0.586 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.816      ;
; 0.587 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.817      ;
; 0.588 ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.818      ;
; 0.596 ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.826      ;
; 0.597 ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.827      ;
; 0.603 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.833      ;
; 0.855 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.085      ;
; 0.857 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.087      ;
; 0.858 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.088      ;
; 0.858 ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.088      ;
; 0.861 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.091      ;
; 0.862 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.092      ;
; 0.863 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.093      ;
; 0.863 ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.093      ;
; 0.863 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.093      ;
; 0.864 ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.094      ;
; 0.864 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.094      ;
; 0.869 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.099      ;
; 0.871 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.101      ;
; 0.872 ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.102      ;
; 0.874 ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.104      ;
; 0.875 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.105      ;
; 0.877 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.107      ;
; 0.878 ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.108      ;
; 0.948 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.178      ;
; 0.952 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.182      ;
; 0.953 ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.183      ;
; 0.953 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.183      ;
; 0.954 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.184      ;
; 0.959 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.189      ;
; 0.961 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.191      ;
; 0.962 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.192      ;
; 0.965 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.195      ;
; 0.966 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.196      ;
; 0.967 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.197      ;
; 0.967 ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.197      ;
; 0.967 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.197      ;
; 0.968 ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.198      ;
; 0.968 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.198      ;
; 0.973 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.203      ;
; 0.975 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.205      ;
; 0.979 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.209      ;
; 0.981 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.211      ;
; 0.982 ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.212      ;
; 1.052 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.282      ;
; 1.056 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.286      ;
; 1.057 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.287      ;
; 1.058 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.288      ;
; 1.063 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.293      ;
; 1.065 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.295      ;
; 1.066 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.296      ;
; 1.069 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.299      ;
; 1.070 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.300      ;
; 1.071 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.301      ;
; 1.071 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.301      ;
; 1.072 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.302      ;
; 1.077 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.307      ;
; 1.079 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.309      ;
; 1.083 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.313      ;
; 1.085 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.315      ;
; 1.156 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.386      ;
; 1.160 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.390      ;
; 1.161 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.391      ;
; 1.167 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.397      ;
; 1.169 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.399      ;
; 1.170 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.400      ;
; 1.173 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.403      ;
; 1.174 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.404      ;
; 1.175 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.405      ;
; 1.181 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.411      ;
; 1.183 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.413      ;
; 1.187 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.417      ;
; 1.264 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.494      ;
; 1.265 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.495      ;
; 1.273 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.503      ;
; 1.277 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.507      ;
; 1.278 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.508      ;
; 1.279 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.509      ;
; 1.287 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.517      ;
; 1.291 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.521      ;
; 1.368 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.598      ;
; 1.381 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.611      ;
; 1.382 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.612      ;
; 1.395 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.625      ;
; 1.478 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.706      ;
; 1.478 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.706      ;
; 1.478 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.706      ;
; 1.478 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.706      ;
; 1.478 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 1.706      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 2996.369 ns




+------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                 ;
+--------------------------+-----------+---------------+
; Clock                    ; Slack     ; End Point TNS ;
+--------------------------+-----------+---------------+
; altpll_0|sd1|pll7|clk[2] ; 998.103   ; 0.000         ;
; altpll_0|sd1|pll7|clk[1] ; 9998.200  ; 0.000         ;
; altpll_0|sd1|pll7|clk[0] ; 99998.112 ; 0.000         ;
+--------------------------+-----------+---------------+


+--------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary              ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; altpll_0|sd1|pll7|clk[0] ; 0.179 ; 0.000         ;
; altpll_0|sd1|pll7|clk[1] ; 0.180 ; 0.000         ;
; altpll_0|sd1|pll7|clk[2] ; 0.180 ; 0.000         ;
+--------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary   ;
+--------------------------+-----------+---------------+
; Clock                    ; Slack     ; End Point TNS ;
+--------------------------+-----------+---------------+
; clk_clk                  ; 9.982     ; 0.000         ;
; altpll_0|sd1|pll7|clk[2] ; 499.762   ; 0.000         ;
; altpll_0|sd1|pll7|clk[1] ; 4999.763  ; 0.000         ;
; altpll_0|sd1|pll7|clk[0] ; 49999.761 ; 0.000         ;
+--------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'altpll_0|sd1|pll7|clk[2]'                                                                                                                                   ;
+---------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 998.103 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.851      ;
; 998.103 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.851      ;
; 998.103 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.851      ;
; 998.103 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.851      ;
; 998.103 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.851      ;
; 998.103 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.851      ;
; 998.103 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.851      ;
; 998.103 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.851      ;
; 998.103 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.851      ;
; 998.103 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.851      ;
; 998.103 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.851      ;
; 998.103 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.851      ;
; 998.103 ; PLL_Platform_Desginer:blink_2|count[5]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.851      ;
; 998.109 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.845      ;
; 998.109 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.845      ;
; 998.109 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.845      ;
; 998.109 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.845      ;
; 998.109 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.845      ;
; 998.109 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.845      ;
; 998.109 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.845      ;
; 998.109 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.845      ;
; 998.109 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.845      ;
; 998.109 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.845      ;
; 998.109 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.845      ;
; 998.109 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.845      ;
; 998.109 ; PLL_Platform_Desginer:blink_2|count[2]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.845      ;
; 998.158 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.796      ;
; 998.158 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.796      ;
; 998.158 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.796      ;
; 998.158 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.796      ;
; 998.158 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.796      ;
; 998.158 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.796      ;
; 998.158 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.796      ;
; 998.158 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.796      ;
; 998.158 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.796      ;
; 998.158 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.796      ;
; 998.158 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.796      ;
; 998.158 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.796      ;
; 998.158 ; PLL_Platform_Desginer:blink_2|count[7]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.796      ;
; 998.162 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.792      ;
; 998.162 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.792      ;
; 998.162 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.792      ;
; 998.162 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.792      ;
; 998.162 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.792      ;
; 998.162 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.792      ;
; 998.162 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.792      ;
; 998.162 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.792      ;
; 998.162 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.792      ;
; 998.162 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.792      ;
; 998.162 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.792      ;
; 998.162 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.792      ;
; 998.162 ; PLL_Platform_Desginer:blink_2|count[3]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.792      ;
; 998.194 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.760      ;
; 998.194 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.760      ;
; 998.194 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.760      ;
; 998.194 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.760      ;
; 998.194 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.760      ;
; 998.194 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.760      ;
; 998.194 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.760      ;
; 998.194 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.760      ;
; 998.194 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.760      ;
; 998.194 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.760      ;
; 998.194 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.760      ;
; 998.194 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.760      ;
; 998.194 ; PLL_Platform_Desginer:blink_2|count[6]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.760      ;
; 998.199 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.755      ;
; 998.199 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.755      ;
; 998.199 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.755      ;
; 998.199 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.755      ;
; 998.199 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.755      ;
; 998.199 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.755      ;
; 998.199 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.755      ;
; 998.199 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.755      ;
; 998.199 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.755      ;
; 998.199 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.755      ;
; 998.199 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.755      ;
; 998.199 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.755      ;
; 998.199 ; PLL_Platform_Desginer:blink_2|count[1]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.755      ;
; 998.205 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.749      ;
; 998.205 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[1]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.749      ;
; 998.205 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[10] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.749      ;
; 998.205 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.749      ;
; 998.205 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.749      ;
; 998.205 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[6]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.749      ;
; 998.205 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.749      ;
; 998.205 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.749      ;
; 998.205 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.749      ;
; 998.205 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.749      ;
; 998.205 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.749      ;
; 998.205 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.749      ;
; 998.205 ; PLL_Platform_Desginer:blink_2|count[11] ; PLL_Platform_Desginer:blink_2|count[4]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.749      ;
; 998.263 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[12] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.691      ;
; 998.263 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[5]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.691      ;
; 998.263 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[11] ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.691      ;
; 998.263 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.691      ;
; 998.263 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[3]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.691      ;
; 998.263 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[9]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.691      ;
; 998.263 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[7]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.691      ;
; 998.263 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[8]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.691      ;
; 998.263 ; PLL_Platform_Desginer:blink_2|count[4]  ; PLL_Platform_Desginer:blink_2|count[2]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 1000.000     ; -0.034     ; 1.691      ;
+---------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'altpll_0|sd1|pll7|clk[1]'                                                                                                                                    ;
+----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack    ; From Node                               ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 9998.200 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.753      ;
; 9998.200 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.753      ;
; 9998.200 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.753      ;
; 9998.200 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.753      ;
; 9998.200 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.753      ;
; 9998.200 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.753      ;
; 9998.200 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.753      ;
; 9998.200 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.753      ;
; 9998.200 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.753      ;
; 9998.200 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.753      ;
; 9998.200 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.753      ;
; 9998.200 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.753      ;
; 9998.200 ; PLL_Platform_Desginer:blink_1|count[0]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.753      ;
; 9998.229 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.724      ;
; 9998.229 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.724      ;
; 9998.229 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.724      ;
; 9998.229 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.724      ;
; 9998.229 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.724      ;
; 9998.229 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.724      ;
; 9998.229 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.724      ;
; 9998.229 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.724      ;
; 9998.229 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.724      ;
; 9998.229 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.724      ;
; 9998.229 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.724      ;
; 9998.229 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.724      ;
; 9998.229 ; PLL_Platform_Desginer:blink_1|count[3]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.724      ;
; 9998.290 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.663      ;
; 9998.290 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.663      ;
; 9998.290 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.663      ;
; 9998.290 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.663      ;
; 9998.290 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.663      ;
; 9998.290 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.663      ;
; 9998.290 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.663      ;
; 9998.290 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.663      ;
; 9998.290 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.663      ;
; 9998.290 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.663      ;
; 9998.290 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.663      ;
; 9998.290 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.663      ;
; 9998.290 ; PLL_Platform_Desginer:blink_1|count[2]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.663      ;
; 9998.301 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.652      ;
; 9998.301 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.652      ;
; 9998.301 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.652      ;
; 9998.301 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.652      ;
; 9998.301 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.652      ;
; 9998.301 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.652      ;
; 9998.301 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.652      ;
; 9998.301 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.652      ;
; 9998.301 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.652      ;
; 9998.301 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.652      ;
; 9998.301 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.652      ;
; 9998.301 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.652      ;
; 9998.301 ; PLL_Platform_Desginer:blink_1|count[9]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.652      ;
; 9998.325 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.628      ;
; 9998.325 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.628      ;
; 9998.325 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.628      ;
; 9998.325 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.628      ;
; 9998.325 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.628      ;
; 9998.325 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.628      ;
; 9998.325 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.628      ;
; 9998.325 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.628      ;
; 9998.325 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.628      ;
; 9998.325 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.628      ;
; 9998.325 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.628      ;
; 9998.325 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.628      ;
; 9998.325 ; PLL_Platform_Desginer:blink_1|count[5]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.628      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[4]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[11] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[3]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[1]  ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.360 ; PLL_Platform_Desginer:blink_1|count[7]  ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.593      ;
; 9998.365 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[2]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.588      ;
; 9998.365 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[12] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.588      ;
; 9998.365 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[10] ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.588      ;
; 9998.365 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[1]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.588      ;
; 9998.365 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[9]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.588      ;
; 9998.365 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[5]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.588      ;
; 9998.365 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[6]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.588      ;
; 9998.365 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[7]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.588      ;
; 9998.365 ; PLL_Platform_Desginer:blink_1|count[10] ; PLL_Platform_Desginer:blink_1|count[8]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.588      ;
+----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'altpll_0|sd1|pll7|clk[0]'                                                                                                                                     ;
+-----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack     ; From Node                               ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 99998.112 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.841      ;
; 99998.112 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.841      ;
; 99998.112 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.841      ;
; 99998.112 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.841      ;
; 99998.112 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.841      ;
; 99998.112 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.841      ;
; 99998.112 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.841      ;
; 99998.112 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.841      ;
; 99998.112 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.841      ;
; 99998.112 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.841      ;
; 99998.112 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.841      ;
; 99998.112 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.841      ;
; 99998.112 ; PLL_Platform_Desginer:blink_0|count[11] ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.841      ;
; 99998.159 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.794      ;
; 99998.159 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.794      ;
; 99998.159 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.794      ;
; 99998.159 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.794      ;
; 99998.159 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.794      ;
; 99998.159 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.794      ;
; 99998.159 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.794      ;
; 99998.159 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.794      ;
; 99998.159 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.794      ;
; 99998.159 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.794      ;
; 99998.159 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.794      ;
; 99998.159 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.794      ;
; 99998.159 ; PLL_Platform_Desginer:blink_0|count[4]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.794      ;
; 99998.214 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.739      ;
; 99998.214 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.739      ;
; 99998.214 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.739      ;
; 99998.214 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.739      ;
; 99998.214 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.739      ;
; 99998.214 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.739      ;
; 99998.214 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.739      ;
; 99998.214 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.739      ;
; 99998.214 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.739      ;
; 99998.214 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.739      ;
; 99998.214 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.739      ;
; 99998.214 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.739      ;
; 99998.214 ; PLL_Platform_Desginer:blink_0|count[7]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.739      ;
; 99998.241 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.712      ;
; 99998.241 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.712      ;
; 99998.241 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.712      ;
; 99998.241 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.712      ;
; 99998.241 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.712      ;
; 99998.241 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.712      ;
; 99998.241 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.712      ;
; 99998.241 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.712      ;
; 99998.241 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.712      ;
; 99998.241 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.712      ;
; 99998.241 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.712      ;
; 99998.241 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.712      ;
; 99998.241 ; PLL_Platform_Desginer:blink_0|count[9]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.712      ;
; 99998.246 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.707      ;
; 99998.246 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.707      ;
; 99998.246 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.707      ;
; 99998.246 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.707      ;
; 99998.246 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.707      ;
; 99998.246 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.707      ;
; 99998.246 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.707      ;
; 99998.246 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.707      ;
; 99998.246 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.707      ;
; 99998.246 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.707      ;
; 99998.246 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.707      ;
; 99998.246 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.707      ;
; 99998.246 ; PLL_Platform_Desginer:blink_0|count[10] ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.707      ;
; 99998.250 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.703      ;
; 99998.250 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.703      ;
; 99998.250 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.703      ;
; 99998.250 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.703      ;
; 99998.250 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.703      ;
; 99998.250 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.703      ;
; 99998.250 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.703      ;
; 99998.250 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.703      ;
; 99998.250 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.703      ;
; 99998.250 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.703      ;
; 99998.250 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.703      ;
; 99998.250 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.703      ;
; 99998.250 ; PLL_Platform_Desginer:blink_0|count[6]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.703      ;
; 99998.295 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.658      ;
; 99998.295 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.658      ;
; 99998.295 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.658      ;
; 99998.295 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.658      ;
; 99998.295 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.658      ;
; 99998.295 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[6]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.658      ;
; 99998.295 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.658      ;
; 99998.295 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[3]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.658      ;
; 99998.295 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.658      ;
; 99998.295 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[8]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.658      ;
; 99998.295 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.658      ;
; 99998.295 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.658      ;
; 99998.295 ; PLL_Platform_Desginer:blink_0|count[2]  ; PLL_Platform_Desginer:blink_0|count[4]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.658      ;
; 99998.320 ; PLL_Platform_Desginer:blink_0|count[5]  ; PLL_Platform_Desginer:blink_0|count[7]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.633      ;
; 99998.320 ; PLL_Platform_Desginer:blink_0|count[5]  ; PLL_Platform_Desginer:blink_0|count[10] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.633      ;
; 99998.320 ; PLL_Platform_Desginer:blink_0|count[5]  ; PLL_Platform_Desginer:blink_0|count[9]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.633      ;
; 99998.320 ; PLL_Platform_Desginer:blink_0|count[5]  ; PLL_Platform_Desginer:blink_0|count[2]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.633      ;
; 99998.320 ; PLL_Platform_Desginer:blink_0|count[5]  ; PLL_Platform_Desginer:blink_0|count[11] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.633      ;
; 99998.320 ; PLL_Platform_Desginer:blink_0|count[5]  ; PLL_Platform_Desginer:blink_0|count[12] ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.633      ;
; 99998.320 ; PLL_Platform_Desginer:blink_0|count[5]  ; PLL_Platform_Desginer:blink_0|count[5]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.633      ;
; 99998.320 ; PLL_Platform_Desginer:blink_0|count[5]  ; PLL_Platform_Desginer:blink_0|count[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.633      ;
; 99998.320 ; PLL_Platform_Desginer:blink_0|count[5]  ; PLL_Platform_Desginer:blink_0|count[1]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 100000.000   ; -0.035     ; 1.633      ;
+-----------+-----------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.179 ; PLL_Platform_Desginer:blink_0|led_output                                                                                      ; PLL_Platform_Desginer:blink_0|led_output                                                                                      ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.185 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.301      ;
; 0.246 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|led_output                                                                                      ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.363      ;
; 0.258 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.374      ;
; 0.280 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.397      ;
; 0.281 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.398      ;
; 0.281 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.398      ;
; 0.281 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.398      ;
; 0.281 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.398      ;
; 0.282 ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.399      ;
; 0.282 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.399      ;
; 0.282 ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.399      ;
; 0.282 ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.399      ;
; 0.283 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.400      ;
; 0.288 ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.292 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.409      ;
; 0.424 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.541      ;
; 0.425 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.542      ;
; 0.425 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.542      ;
; 0.425 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.542      ;
; 0.426 ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.543      ;
; 0.432 ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.549      ;
; 0.434 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.551      ;
; 0.434 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.551      ;
; 0.434 ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.551      ;
; 0.434 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.551      ;
; 0.435 ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.552      ;
; 0.435 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.552      ;
; 0.436 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.436 ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.436 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.436 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.437 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.554      ;
; 0.437 ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.554      ;
; 0.482 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.599      ;
; 0.483 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.600      ;
; 0.483 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.600      ;
; 0.483 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.600      ;
; 0.484 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.601      ;
; 0.484 ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.601      ;
; 0.485 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.602      ;
; 0.485 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.602      ;
; 0.485 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.602      ;
; 0.486 ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.603      ;
; 0.494 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.611      ;
; 0.494 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.611      ;
; 0.494 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.611      ;
; 0.495 ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.612      ;
; 0.495 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.612      ;
; 0.496 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.613      ;
; 0.496 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.613      ;
; 0.496 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.613      ;
; 0.497 ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.614      ;
; 0.497 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.614      ;
; 0.542 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.659      ;
; 0.543 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.543 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.543 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.544 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.661      ;
; 0.545 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.662      ;
; 0.545 ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.662      ;
; 0.545 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.662      ;
; 0.554 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.671      ;
; 0.554 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.671      ;
; 0.554 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.671      ;
; 0.555 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.672      ;
; 0.556 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.673      ;
; 0.556 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.673      ;
; 0.556 ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.673      ;
; 0.557 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.674      ;
; 0.602 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.719      ;
; 0.603 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.720      ;
; 0.603 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.720      ;
; 0.604 ; PLL_Platform_Desginer:blink_0|count[5]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.721      ;
; 0.605 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.722      ;
; 0.605 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.722      ;
; 0.614 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.731      ;
; 0.614 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.731      ;
; 0.615 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.732      ;
; 0.616 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.733      ;
; 0.616 ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.733      ;
; 0.617 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.734      ;
; 0.663 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.780      ;
; 0.663 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.780      ;
; 0.665 ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.782      ;
; 0.665 ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.782      ;
; 0.674 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.791      ;
; 0.675 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.792      ;
; 0.676 ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.793      ;
; 0.677 ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; PLL_Platform_Desginer:blink_0|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.794      ;
; 0.693 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[0]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.815      ;
; 0.693 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.815      ;
; 0.693 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.815      ;
; 0.693 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.815      ;
; 0.693 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.815      ;
; 0.693 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.815      ;
; 0.693 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.815      ;
; 0.693 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.815      ;
; 0.693 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_0|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.815      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.180 ; PLL_Platform_Desginer:blink_1|led_output                                                                                      ; PLL_Platform_Desginer:blink_1|led_output                                                                                      ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.185 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|led_output                                                                                      ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 0.301      ;
; 0.185 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 0.301      ;
; 0.195 ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.312      ;
; 0.260 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 0.376      ;
; 0.279 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.396      ;
; 0.280 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.397      ;
; 0.281 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.398      ;
; 0.281 ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.398      ;
; 0.281 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.398      ;
; 0.281 ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.398      ;
; 0.281 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.398      ;
; 0.281 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.398      ;
; 0.281 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.398      ;
; 0.283 ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.400      ;
; 0.288 ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.405      ;
; 0.291 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.408      ;
; 0.423 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.540      ;
; 0.425 ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.542      ;
; 0.425 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.542      ;
; 0.425 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.542      ;
; 0.425 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.542      ;
; 0.432 ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.549      ;
; 0.433 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.550      ;
; 0.433 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.550      ;
; 0.433 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.550      ;
; 0.434 ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.551      ;
; 0.434 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.551      ;
; 0.435 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.552      ;
; 0.435 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.552      ;
; 0.435 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.552      ;
; 0.436 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.553      ;
; 0.436 ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.553      ;
; 0.436 ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.553      ;
; 0.438 ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.555      ;
; 0.481 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.598      ;
; 0.483 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.600      ;
; 0.483 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.600      ;
; 0.483 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.600      ;
; 0.483 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.600      ;
; 0.485 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.602      ;
; 0.485 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.602      ;
; 0.485 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.602      ;
; 0.490 ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.607      ;
; 0.492 ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.609      ;
; 0.493 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.610      ;
; 0.493 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.610      ;
; 0.493 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.610      ;
; 0.494 ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.611      ;
; 0.494 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.611      ;
; 0.495 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.612      ;
; 0.495 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.612      ;
; 0.495 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.612      ;
; 0.496 ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.613      ;
; 0.496 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.613      ;
; 0.541 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.658      ;
; 0.543 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.660      ;
; 0.543 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.660      ;
; 0.543 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.660      ;
; 0.543 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.660      ;
; 0.545 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.662      ;
; 0.545 ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.662      ;
; 0.545 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.662      ;
; 0.553 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.670      ;
; 0.553 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.670      ;
; 0.553 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.670      ;
; 0.554 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.671      ;
; 0.555 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.672      ;
; 0.555 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.672      ;
; 0.555 ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.672      ;
; 0.556 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.673      ;
; 0.601 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.718      ;
; 0.603 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.720      ;
; 0.603 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.720      ;
; 0.603 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.720      ;
; 0.605 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.722      ;
; 0.605 ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.722      ;
; 0.613 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.730      ;
; 0.613 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.730      ;
; 0.614 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.731      ;
; 0.615 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.732      ;
; 0.615 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.732      ;
; 0.616 ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.733      ;
; 0.661 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.778      ;
; 0.663 ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.780      ;
; 0.663 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.780      ;
; 0.665 ; PLL_Platform_Desginer:blink_1|count[3]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.782      ;
; 0.673 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.790      ;
; 0.673 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.790      ;
; 0.675 ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; PLL_Platform_Desginer:blink_1|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.792      ;
; 0.675 ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; PLL_Platform_Desginer:blink_1|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.792      ;
; 0.707 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.824      ;
; 0.707 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.824      ;
; 0.707 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.824      ;
; 0.707 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.824      ;
; 0.707 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.824      ;
; 0.707 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.824      ;
; 0.707 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.824      ;
; 0.707 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.824      ;
; 0.707 ; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_1|count[0]                                                                                        ; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.824      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'altpll_0|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.180 ; PLL_Platform_Desginer:blink_2|led_output                                                                                      ; PLL_Platform_Desginer:blink_2|led_output                                                                                      ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.296      ;
; 0.185 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|led_output                                                                                      ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.301      ;
; 0.185 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.301      ;
; 0.258 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.374      ;
; 0.281 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.397      ;
; 0.282 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.398      ;
; 0.282 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.398      ;
; 0.282 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.398      ;
; 0.282 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.398      ;
; 0.282 ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.398      ;
; 0.282 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.398      ;
; 0.283 ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.399      ;
; 0.283 ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.399      ;
; 0.284 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.400      ;
; 0.289 ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.405      ;
; 0.293 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.409      ;
; 0.425 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.541      ;
; 0.426 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.542      ;
; 0.426 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.542      ;
; 0.426 ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.542      ;
; 0.426 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.542      ;
; 0.433 ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.549      ;
; 0.434 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.550      ;
; 0.435 ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.551      ;
; 0.435 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.551      ;
; 0.435 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.551      ;
; 0.436 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.552      ;
; 0.436 ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.552      ;
; 0.436 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.552      ;
; 0.437 ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.553      ;
; 0.437 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.553      ;
; 0.437 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.553      ;
; 0.438 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.554      ;
; 0.438 ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.554      ;
; 0.483 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.599      ;
; 0.484 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.600      ;
; 0.484 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.600      ;
; 0.484 ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.600      ;
; 0.484 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.600      ;
; 0.485 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.601      ;
; 0.486 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.602      ;
; 0.486 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.602      ;
; 0.486 ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.602      ;
; 0.486 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.602      ;
; 0.494 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.610      ;
; 0.495 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.611      ;
; 0.495 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.611      ;
; 0.496 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.612      ;
; 0.496 ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.612      ;
; 0.496 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.612      ;
; 0.497 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.613      ;
; 0.497 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.613      ;
; 0.498 ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.614      ;
; 0.498 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.614      ;
; 0.543 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.659      ;
; 0.544 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.660      ;
; 0.544 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.660      ;
; 0.544 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.660      ;
; 0.545 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.661      ;
; 0.546 ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.662      ;
; 0.546 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.662      ;
; 0.546 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.662      ;
; 0.554 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.670      ;
; 0.555 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.671      ;
; 0.555 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.671      ;
; 0.556 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.672      ;
; 0.556 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.672      ;
; 0.557 ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.673      ;
; 0.557 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.673      ;
; 0.558 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.674      ;
; 0.603 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.719      ;
; 0.604 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.720      ;
; 0.604 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.720      ;
; 0.605 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.721      ;
; 0.606 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.722      ;
; 0.606 ; PLL_Platform_Desginer:blink_2|count[5]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.722      ;
; 0.614 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.730      ;
; 0.615 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[7]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.731      ;
; 0.616 ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.732      ;
; 0.616 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.732      ;
; 0.617 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[8]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.733      ;
; 0.618 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.734      ;
; 0.663 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.779      ;
; 0.664 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.780      ;
; 0.665 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.781      ;
; 0.666 ; PLL_Platform_Desginer:blink_2|count[3]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.782      ;
; 0.675 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.791      ;
; 0.676 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.792      ;
; 0.677 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[10]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.793      ;
; 0.678 ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.794      ;
; 0.723 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.839      ;
; 0.725 ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.841      ;
; 0.735 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[11]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.851      ;
; 0.737 ; PLL_Platform_Desginer:blink_2|count[0]                                                                                        ; PLL_Platform_Desginer:blink_2|count[12]                                                                                       ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.853      ;
; 0.742 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|count[2]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 0.857      ;
; 0.742 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|count[6]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 0.857      ;
; 0.742 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|count[9]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 0.857      ;
; 0.742 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|count[1]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 0.857      ;
; 0.742 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; PLL_Platform_Desginer:blink_2|count[4]                                                                                        ; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 0.857      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 2998.145 ns




+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+---------------------------+-----------+-------+----------+---------+---------------------+
; Clock                     ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack          ; 995.815   ; 0.179 ; N/A      ; N/A     ; 9.953               ;
;  altpll_0|sd1|pll7|clk[0] ; 99995.923 ; 0.179 ; N/A      ; N/A     ; 49999.674           ;
;  altpll_0|sd1|pll7|clk[1] ; 9996.054  ; 0.180 ; N/A      ; N/A     ; 4999.674            ;
;  altpll_0|sd1|pll7|clk[2] ; 995.815   ; 0.180 ; N/A      ; N/A     ; 499.670             ;
;  clk_clk                  ; N/A       ; N/A   ; N/A      ; N/A     ; 9.953               ;
; Design-wide TNS           ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altpll_0|sd1|pll7|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altpll_0|sd1|pll7|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altpll_0|sd1|pll7|clk[2] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_clk                  ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------+-----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; to_outside_led   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; to_outside_1_led ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; to_outside_2_led ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset_reset_n           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_clk                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_clk(n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; to_outside_led   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.09 V              ; -0.0154 V           ; 0.267 V                              ; 0.281 V                              ; 4.27e-09 s                  ; 3.05e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.09 V             ; -0.0154 V          ; 0.267 V                             ; 0.281 V                             ; 4.27e-09 s                 ; 3.05e-09 s                 ; No                        ; No                        ;
; to_outside_1_led ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; to_outside_2_led ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; to_outside_led   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.08 V              ; -0.00501 V          ; 0.248 V                              ; 0.248 V                              ; 5.7e-09 s                   ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-06 V                  ; 3.08 V             ; -0.00501 V         ; 0.248 V                             ; 0.248 V                             ; 5.7e-09 s                  ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; to_outside_1_led ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; to_outside_2_led ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; to_outside_led   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.49 V              ; -0.0208 V           ; 0.321 V                              ; 0.275 V                              ; 3.59e-09 s                  ; 2.78e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.95e-08 V                  ; 3.49 V             ; -0.0208 V          ; 0.321 V                             ; 0.275 V                             ; 3.59e-09 s                 ; 2.78e-09 s                 ; No                        ; No                        ;
; to_outside_1_led ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; to_outside_2_led ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 290      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 290      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 290      ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; 290      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; 290      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; 290      ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------+
; Clock Status Summary                                                          ;
+--------------------------+--------------------------+-----------+-------------+
; Target                   ; Clock                    ; Type      ; Status      ;
+--------------------------+--------------------------+-----------+-------------+
; altpll_0|sd1|pll7|clk[0] ; altpll_0|sd1|pll7|clk[0] ; Generated ; Constrained ;
; altpll_0|sd1|pll7|clk[1] ; altpll_0|sd1|pll7|clk[1] ; Generated ; Constrained ;
; altpll_0|sd1|pll7|clk[2] ; altpll_0|sd1|pll7|clk[2] ; Generated ; Constrained ;
; clk_clk                  ; clk_clk                  ; Base      ; Constrained ;
+--------------------------+--------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; to_outside_1_led ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; to_outside_2_led ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; to_outside_led   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; to_outside_1_led ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; to_outside_2_led ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; to_outside_led   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Apr 19 15:01:56 2024
Info: Command: quartus_sta PLL_Platform_Desginer -c PLL_Platform_Desginer
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332104): Reading SDC File: 'PLL_complete/synthesis/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_clk clk_clk
    Info (332110): create_generated_clock -source {altpll_0|sd1|pll7|inclk[0]} -divide_by 5000 -duty_cycle 50.00 -name {altpll_0|sd1|pll7|clk[0]} {altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {altpll_0|sd1|pll7|inclk[0]} -divide_by 500 -duty_cycle 50.00 -name {altpll_0|sd1|pll7|clk[1]} {altpll_0|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {altpll_0|sd1|pll7|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {altpll_0|sd1|pll7|clk[2]} {altpll_0|sd1|pll7|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 995.815
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   995.815               0.000 altpll_0|sd1|pll7|clk[2] 
    Info (332119):  9996.054               0.000 altpll_0|sd1|pll7|clk[1] 
    Info (332119): 99995.923               0.000 altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.417               0.000 altpll_0|sd1|pll7|clk[2] 
    Info (332119):     0.418               0.000 altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.418               0.000 altpll_0|sd1|pll7|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.953
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.953               0.000 clk_clk 
    Info (332119):   499.670               0.000 altpll_0|sd1|pll7|clk[2] 
    Info (332119):  4999.674               0.000 altpll_0|sd1|pll7|clk[1] 
    Info (332119): 49999.674               0.000 altpll_0|sd1|pll7|clk[0] 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 2995.923 ns
    Info (332114): 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 996.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   996.327               0.000 altpll_0|sd1|pll7|clk[2] 
    Info (332119):  9996.542               0.000 altpll_0|sd1|pll7|clk[1] 
    Info (332119): 99996.434               0.000 altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.344               0.000 altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.344               0.000 altpll_0|sd1|pll7|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.953
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.953               0.000 clk_clk 
    Info (332119):   499.680               0.000 altpll_0|sd1|pll7|clk[2] 
    Info (332119):  4999.676               0.000 altpll_0|sd1|pll7|clk[1] 
    Info (332119): 49999.677               0.000 altpll_0|sd1|pll7|clk[0] 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 2996.369 ns
    Info (332114): 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 998.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   998.103               0.000 altpll_0|sd1|pll7|clk[2] 
    Info (332119):  9998.200               0.000 altpll_0|sd1|pll7|clk[1] 
    Info (332119): 99998.112               0.000 altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.180               0.000 altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.180               0.000 altpll_0|sd1|pll7|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.982
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.982               0.000 clk_clk 
    Info (332119):   499.762               0.000 altpll_0|sd1|pll7|clk[2] 
    Info (332119):  4999.763               0.000 altpll_0|sd1|pll7|clk[1] 
    Info (332119): 49999.761               0.000 altpll_0|sd1|pll7|clk[0] 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 2998.145 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4758 megabytes
    Info: Processing ended: Fri Apr 19 15:02:01 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


