
Rx_M4_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001479c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000400  08014a40  08014a40  00015a40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014e40  08014e40  000162f4  2**0
                  CONTENTS
  4 .ARM          00000008  08014e40  08014e40  00015e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014e48  08014e48  000162f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014e48  08014e48  00015e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014e4c  08014e4c  00015e4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002f4  24000000  08014e50  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000246c  240002f4  08015144  000162f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24002760  08015144  00016760  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000162f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029ac3  00000000  00000000  00016322  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000561f  00000000  00000000  0003fde5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f60  00000000  00000000  00045408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001817  00000000  00000000  00047368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00042939  00000000  00000000  00048b7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d965  00000000  00000000  0008b4b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001a2d26  00000000  00000000  000b8e1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0025bb43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000092a4  00000000  00000000  0025bb88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  00264e2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240002f4 	.word	0x240002f4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08014a24 	.word	0x08014a24

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240002f8 	.word	0x240002f8
 80002dc:	08014a24 	.word	0x08014a24

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96a 	b.w	800067c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	460c      	mov	r4, r1
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d14e      	bne.n	800046a <__udivmoddi4+0xaa>
 80003cc:	4694      	mov	ip, r2
 80003ce:	458c      	cmp	ip, r1
 80003d0:	4686      	mov	lr, r0
 80003d2:	fab2 f282 	clz	r2, r2
 80003d6:	d962      	bls.n	800049e <__udivmoddi4+0xde>
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0320 	rsb	r3, r2, #32
 80003de:	4091      	lsls	r1, r2
 80003e0:	fa20 f303 	lsr.w	r3, r0, r3
 80003e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003e8:	4319      	orrs	r1, r3
 80003ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80003ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f2:	fa1f f68c 	uxth.w	r6, ip
 80003f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000402:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000406:	fb04 f106 	mul.w	r1, r4, r6
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f104 30ff 	add.w	r0, r4, #4294967295
 8000416:	f080 8112 	bcs.w	800063e <__udivmoddi4+0x27e>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 810f 	bls.w	800063e <__udivmoddi4+0x27e>
 8000420:	3c02      	subs	r4, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a59      	subs	r1, r3, r1
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb1 f0f7 	udiv	r0, r1, r7
 800042e:	fb07 1110 	mls	r1, r7, r0, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f606 	mul.w	r6, r0, r6
 800043a:	429e      	cmp	r6, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x94>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 31ff 	add.w	r1, r0, #4294967295
 8000446:	f080 80fc 	bcs.w	8000642 <__udivmoddi4+0x282>
 800044a:	429e      	cmp	r6, r3
 800044c:	f240 80f9 	bls.w	8000642 <__udivmoddi4+0x282>
 8000450:	4463      	add	r3, ip
 8000452:	3802      	subs	r0, #2
 8000454:	1b9b      	subs	r3, r3, r6
 8000456:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800045a:	2100      	movs	r1, #0
 800045c:	b11d      	cbz	r5, 8000466 <__udivmoddi4+0xa6>
 800045e:	40d3      	lsrs	r3, r2
 8000460:	2200      	movs	r2, #0
 8000462:	e9c5 3200 	strd	r3, r2, [r5]
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d905      	bls.n	800047a <__udivmoddi4+0xba>
 800046e:	b10d      	cbz	r5, 8000474 <__udivmoddi4+0xb4>
 8000470:	e9c5 0100 	strd	r0, r1, [r5]
 8000474:	2100      	movs	r1, #0
 8000476:	4608      	mov	r0, r1
 8000478:	e7f5      	b.n	8000466 <__udivmoddi4+0xa6>
 800047a:	fab3 f183 	clz	r1, r3
 800047e:	2900      	cmp	r1, #0
 8000480:	d146      	bne.n	8000510 <__udivmoddi4+0x150>
 8000482:	42a3      	cmp	r3, r4
 8000484:	d302      	bcc.n	800048c <__udivmoddi4+0xcc>
 8000486:	4290      	cmp	r0, r2
 8000488:	f0c0 80f0 	bcc.w	800066c <__udivmoddi4+0x2ac>
 800048c:	1a86      	subs	r6, r0, r2
 800048e:	eb64 0303 	sbc.w	r3, r4, r3
 8000492:	2001      	movs	r0, #1
 8000494:	2d00      	cmp	r5, #0
 8000496:	d0e6      	beq.n	8000466 <__udivmoddi4+0xa6>
 8000498:	e9c5 6300 	strd	r6, r3, [r5]
 800049c:	e7e3      	b.n	8000466 <__udivmoddi4+0xa6>
 800049e:	2a00      	cmp	r2, #0
 80004a0:	f040 8090 	bne.w	80005c4 <__udivmoddi4+0x204>
 80004a4:	eba1 040c 	sub.w	r4, r1, ip
 80004a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ac:	fa1f f78c 	uxth.w	r7, ip
 80004b0:	2101      	movs	r1, #1
 80004b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ba:	fb08 4416 	mls	r4, r8, r6, r4
 80004be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004c2:	fb07 f006 	mul.w	r0, r7, r6
 80004c6:	4298      	cmp	r0, r3
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x11c>
 80004ca:	eb1c 0303 	adds.w	r3, ip, r3
 80004ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x11a>
 80004d4:	4298      	cmp	r0, r3
 80004d6:	f200 80cd 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004da:	4626      	mov	r6, r4
 80004dc:	1a1c      	subs	r4, r3, r0
 80004de:	fa1f f38e 	uxth.w	r3, lr
 80004e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004e6:	fb08 4410 	mls	r4, r8, r0, r4
 80004ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004ee:	fb00 f707 	mul.w	r7, r0, r7
 80004f2:	429f      	cmp	r7, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x148>
 80004f6:	eb1c 0303 	adds.w	r3, ip, r3
 80004fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80004fe:	d202      	bcs.n	8000506 <__udivmoddi4+0x146>
 8000500:	429f      	cmp	r7, r3
 8000502:	f200 80b0 	bhi.w	8000666 <__udivmoddi4+0x2a6>
 8000506:	4620      	mov	r0, r4
 8000508:	1bdb      	subs	r3, r3, r7
 800050a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800050e:	e7a5      	b.n	800045c <__udivmoddi4+0x9c>
 8000510:	f1c1 0620 	rsb	r6, r1, #32
 8000514:	408b      	lsls	r3, r1
 8000516:	fa22 f706 	lsr.w	r7, r2, r6
 800051a:	431f      	orrs	r7, r3
 800051c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000520:	fa04 f301 	lsl.w	r3, r4, r1
 8000524:	ea43 030c 	orr.w	r3, r3, ip
 8000528:	40f4      	lsrs	r4, r6
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	0c38      	lsrs	r0, r7, #16
 8000530:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000534:	fbb4 fef0 	udiv	lr, r4, r0
 8000538:	fa1f fc87 	uxth.w	ip, r7
 800053c:	fb00 441e 	mls	r4, r0, lr, r4
 8000540:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000544:	fb0e f90c 	mul.w	r9, lr, ip
 8000548:	45a1      	cmp	r9, r4
 800054a:	fa02 f201 	lsl.w	r2, r2, r1
 800054e:	d90a      	bls.n	8000566 <__udivmoddi4+0x1a6>
 8000550:	193c      	adds	r4, r7, r4
 8000552:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000556:	f080 8084 	bcs.w	8000662 <__udivmoddi4+0x2a2>
 800055a:	45a1      	cmp	r9, r4
 800055c:	f240 8081 	bls.w	8000662 <__udivmoddi4+0x2a2>
 8000560:	f1ae 0e02 	sub.w	lr, lr, #2
 8000564:	443c      	add	r4, r7
 8000566:	eba4 0409 	sub.w	r4, r4, r9
 800056a:	fa1f f983 	uxth.w	r9, r3
 800056e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000572:	fb00 4413 	mls	r4, r0, r3, r4
 8000576:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800057a:	fb03 fc0c 	mul.w	ip, r3, ip
 800057e:	45a4      	cmp	ip, r4
 8000580:	d907      	bls.n	8000592 <__udivmoddi4+0x1d2>
 8000582:	193c      	adds	r4, r7, r4
 8000584:	f103 30ff 	add.w	r0, r3, #4294967295
 8000588:	d267      	bcs.n	800065a <__udivmoddi4+0x29a>
 800058a:	45a4      	cmp	ip, r4
 800058c:	d965      	bls.n	800065a <__udivmoddi4+0x29a>
 800058e:	3b02      	subs	r3, #2
 8000590:	443c      	add	r4, r7
 8000592:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000596:	fba0 9302 	umull	r9, r3, r0, r2
 800059a:	eba4 040c 	sub.w	r4, r4, ip
 800059e:	429c      	cmp	r4, r3
 80005a0:	46ce      	mov	lr, r9
 80005a2:	469c      	mov	ip, r3
 80005a4:	d351      	bcc.n	800064a <__udivmoddi4+0x28a>
 80005a6:	d04e      	beq.n	8000646 <__udivmoddi4+0x286>
 80005a8:	b155      	cbz	r5, 80005c0 <__udivmoddi4+0x200>
 80005aa:	ebb8 030e 	subs.w	r3, r8, lr
 80005ae:	eb64 040c 	sbc.w	r4, r4, ip
 80005b2:	fa04 f606 	lsl.w	r6, r4, r6
 80005b6:	40cb      	lsrs	r3, r1
 80005b8:	431e      	orrs	r6, r3
 80005ba:	40cc      	lsrs	r4, r1
 80005bc:	e9c5 6400 	strd	r6, r4, [r5]
 80005c0:	2100      	movs	r1, #0
 80005c2:	e750      	b.n	8000466 <__udivmoddi4+0xa6>
 80005c4:	f1c2 0320 	rsb	r3, r2, #32
 80005c8:	fa20 f103 	lsr.w	r1, r0, r3
 80005cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d0:	fa24 f303 	lsr.w	r3, r4, r3
 80005d4:	4094      	lsls	r4, r2
 80005d6:	430c      	orrs	r4, r1
 80005d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005e0:	fa1f f78c 	uxth.w	r7, ip
 80005e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005e8:	fb08 3110 	mls	r1, r8, r0, r3
 80005ec:	0c23      	lsrs	r3, r4, #16
 80005ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005f2:	fb00 f107 	mul.w	r1, r0, r7
 80005f6:	4299      	cmp	r1, r3
 80005f8:	d908      	bls.n	800060c <__udivmoddi4+0x24c>
 80005fa:	eb1c 0303 	adds.w	r3, ip, r3
 80005fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000602:	d22c      	bcs.n	800065e <__udivmoddi4+0x29e>
 8000604:	4299      	cmp	r1, r3
 8000606:	d92a      	bls.n	800065e <__udivmoddi4+0x29e>
 8000608:	3802      	subs	r0, #2
 800060a:	4463      	add	r3, ip
 800060c:	1a5b      	subs	r3, r3, r1
 800060e:	b2a4      	uxth	r4, r4
 8000610:	fbb3 f1f8 	udiv	r1, r3, r8
 8000614:	fb08 3311 	mls	r3, r8, r1, r3
 8000618:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800061c:	fb01 f307 	mul.w	r3, r1, r7
 8000620:	42a3      	cmp	r3, r4
 8000622:	d908      	bls.n	8000636 <__udivmoddi4+0x276>
 8000624:	eb1c 0404 	adds.w	r4, ip, r4
 8000628:	f101 36ff 	add.w	r6, r1, #4294967295
 800062c:	d213      	bcs.n	8000656 <__udivmoddi4+0x296>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d911      	bls.n	8000656 <__udivmoddi4+0x296>
 8000632:	3902      	subs	r1, #2
 8000634:	4464      	add	r4, ip
 8000636:	1ae4      	subs	r4, r4, r3
 8000638:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800063c:	e739      	b.n	80004b2 <__udivmoddi4+0xf2>
 800063e:	4604      	mov	r4, r0
 8000640:	e6f0      	b.n	8000424 <__udivmoddi4+0x64>
 8000642:	4608      	mov	r0, r1
 8000644:	e706      	b.n	8000454 <__udivmoddi4+0x94>
 8000646:	45c8      	cmp	r8, r9
 8000648:	d2ae      	bcs.n	80005a8 <__udivmoddi4+0x1e8>
 800064a:	ebb9 0e02 	subs.w	lr, r9, r2
 800064e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000652:	3801      	subs	r0, #1
 8000654:	e7a8      	b.n	80005a8 <__udivmoddi4+0x1e8>
 8000656:	4631      	mov	r1, r6
 8000658:	e7ed      	b.n	8000636 <__udivmoddi4+0x276>
 800065a:	4603      	mov	r3, r0
 800065c:	e799      	b.n	8000592 <__udivmoddi4+0x1d2>
 800065e:	4630      	mov	r0, r6
 8000660:	e7d4      	b.n	800060c <__udivmoddi4+0x24c>
 8000662:	46d6      	mov	lr, sl
 8000664:	e77f      	b.n	8000566 <__udivmoddi4+0x1a6>
 8000666:	4463      	add	r3, ip
 8000668:	3802      	subs	r0, #2
 800066a:	e74d      	b.n	8000508 <__udivmoddi4+0x148>
 800066c:	4606      	mov	r6, r0
 800066e:	4623      	mov	r3, r4
 8000670:	4608      	mov	r0, r1
 8000672:	e70f      	b.n	8000494 <__udivmoddi4+0xd4>
 8000674:	3e02      	subs	r6, #2
 8000676:	4463      	add	r3, ip
 8000678:	e730      	b.n	80004dc <__udivmoddi4+0x11c>
 800067a:	bf00      	nop

0800067c <__aeabi_idiv0>:
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop

08000680 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000684:	4b3d      	ldr	r3, [pc, #244]	@ (800077c <SystemInit+0xfc>)
 8000686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800068a:	4a3c      	ldr	r2, [pc, #240]	@ (800077c <SystemInit+0xfc>)
 800068c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000690:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000694:	4b39      	ldr	r3, [pc, #228]	@ (800077c <SystemInit+0xfc>)
 8000696:	691b      	ldr	r3, [r3, #16]
 8000698:	4a38      	ldr	r2, [pc, #224]	@ (800077c <SystemInit+0xfc>)
 800069a:	f043 0310 	orr.w	r3, r3, #16
 800069e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006a0:	4b37      	ldr	r3, [pc, #220]	@ (8000780 <SystemInit+0x100>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f003 030f 	and.w	r3, r3, #15
 80006a8:	2b06      	cmp	r3, #6
 80006aa:	d807      	bhi.n	80006bc <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006ac:	4b34      	ldr	r3, [pc, #208]	@ (8000780 <SystemInit+0x100>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f023 030f 	bic.w	r3, r3, #15
 80006b4:	4a32      	ldr	r2, [pc, #200]	@ (8000780 <SystemInit+0x100>)
 80006b6:	f043 0307 	orr.w	r3, r3, #7
 80006ba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006bc:	4b31      	ldr	r3, [pc, #196]	@ (8000784 <SystemInit+0x104>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a30      	ldr	r2, [pc, #192]	@ (8000784 <SystemInit+0x104>)
 80006c2:	f043 0301 	orr.w	r3, r3, #1
 80006c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000784 <SystemInit+0x104>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000784 <SystemInit+0x104>)
 80006d0:	681a      	ldr	r2, [r3, #0]
 80006d2:	492c      	ldr	r1, [pc, #176]	@ (8000784 <SystemInit+0x104>)
 80006d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000788 <SystemInit+0x108>)
 80006d6:	4013      	ands	r3, r2
 80006d8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006da:	4b29      	ldr	r3, [pc, #164]	@ (8000780 <SystemInit+0x100>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f003 0308 	and.w	r3, r3, #8
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d007      	beq.n	80006f6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e6:	4b26      	ldr	r3, [pc, #152]	@ (8000780 <SystemInit+0x100>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f023 030f 	bic.w	r3, r3, #15
 80006ee:	4a24      	ldr	r2, [pc, #144]	@ (8000780 <SystemInit+0x100>)
 80006f0:	f043 0307 	orr.w	r3, r3, #7
 80006f4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006f6:	4b23      	ldr	r3, [pc, #140]	@ (8000784 <SystemInit+0x104>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006fc:	4b21      	ldr	r3, [pc, #132]	@ (8000784 <SystemInit+0x104>)
 80006fe:	2200      	movs	r2, #0
 8000700:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000702:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <SystemInit+0x104>)
 8000704:	2200      	movs	r2, #0
 8000706:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000708:	4b1e      	ldr	r3, [pc, #120]	@ (8000784 <SystemInit+0x104>)
 800070a:	4a20      	ldr	r2, [pc, #128]	@ (800078c <SystemInit+0x10c>)
 800070c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800070e:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <SystemInit+0x104>)
 8000710:	4a1f      	ldr	r2, [pc, #124]	@ (8000790 <SystemInit+0x110>)
 8000712:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000714:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <SystemInit+0x104>)
 8000716:	4a1f      	ldr	r2, [pc, #124]	@ (8000794 <SystemInit+0x114>)
 8000718:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800071a:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <SystemInit+0x104>)
 800071c:	2200      	movs	r2, #0
 800071e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000720:	4b18      	ldr	r3, [pc, #96]	@ (8000784 <SystemInit+0x104>)
 8000722:	4a1c      	ldr	r2, [pc, #112]	@ (8000794 <SystemInit+0x114>)
 8000724:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000726:	4b17      	ldr	r3, [pc, #92]	@ (8000784 <SystemInit+0x104>)
 8000728:	2200      	movs	r2, #0
 800072a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800072c:	4b15      	ldr	r3, [pc, #84]	@ (8000784 <SystemInit+0x104>)
 800072e:	4a19      	ldr	r2, [pc, #100]	@ (8000794 <SystemInit+0x114>)
 8000730:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000732:	4b14      	ldr	r3, [pc, #80]	@ (8000784 <SystemInit+0x104>)
 8000734:	2200      	movs	r2, #0
 8000736:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000738:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <SystemInit+0x104>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a11      	ldr	r2, [pc, #68]	@ (8000784 <SystemInit+0x104>)
 800073e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000742:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000744:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <SystemInit+0x104>)
 8000746:	2200      	movs	r2, #0
 8000748:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800074a:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <SystemInit+0x118>)
 800074c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800074e:	4a12      	ldr	r2, [pc, #72]	@ (8000798 <SystemInit+0x118>)
 8000750:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000754:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000756:	4b11      	ldr	r3, [pc, #68]	@ (800079c <SystemInit+0x11c>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <SystemInit+0x120>)
 800075c:	4013      	ands	r3, r2
 800075e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000762:	d202      	bcs.n	800076a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000764:	4b0f      	ldr	r3, [pc, #60]	@ (80007a4 <SystemInit+0x124>)
 8000766:	2201      	movs	r2, #1
 8000768:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800076a:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <SystemInit+0x128>)
 800076c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000770:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000772:	bf00      	nop
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr
 800077c:	e000ed00 	.word	0xe000ed00
 8000780:	52002000 	.word	0x52002000
 8000784:	58024400 	.word	0x58024400
 8000788:	eaf6ed7f 	.word	0xeaf6ed7f
 800078c:	02020200 	.word	0x02020200
 8000790:	01ff0000 	.word	0x01ff0000
 8000794:	01010280 	.word	0x01010280
 8000798:	580000c0 	.word	0x580000c0
 800079c:	5c001000 	.word	0x5c001000
 80007a0:	ffff0000 	.word	0xffff0000
 80007a4:	51008108 	.word	0x51008108
 80007a8:	52004000 	.word	0x52004000

080007ac <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b08a      	sub	sp, #40	@ 0x28
 80007b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80007b2:	f107 031c 	add.w	r3, r7, #28
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
 80007ba:	605a      	str	r2, [r3, #4]
 80007bc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007be:	463b      	mov	r3, r7
 80007c0:	2200      	movs	r2, #0
 80007c2:	601a      	str	r2, [r3, #0]
 80007c4:	605a      	str	r2, [r3, #4]
 80007c6:	609a      	str	r2, [r3, #8]
 80007c8:	60da      	str	r2, [r3, #12]
 80007ca:	611a      	str	r2, [r3, #16]
 80007cc:	615a      	str	r2, [r3, #20]
 80007ce:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007d0:	4b30      	ldr	r3, [pc, #192]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007d2:	4a31      	ldr	r2, [pc, #196]	@ (8000898 <MX_ADC1_Init+0xec>)
 80007d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80007d6:	4b2f      	ldr	r3, [pc, #188]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007d8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80007dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80007de:	4b2d      	ldr	r3, [pc, #180]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007e4:	4b2b      	ldr	r3, [pc, #172]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ea:	4b2a      	ldr	r3, [pc, #168]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007ec:	2204      	movs	r2, #4
 80007ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007f0:	4b28      	ldr	r3, [pc, #160]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007f6:	4b27      	ldr	r3, [pc, #156]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80007fc:	4b25      	ldr	r3, [pc, #148]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007fe:	2201      	movs	r2, #1
 8000800:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000802:	4b24      	ldr	r3, [pc, #144]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000804:	2200      	movs	r2, #0
 8000806:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000808:	4b22      	ldr	r3, [pc, #136]	@ (8000894 <MX_ADC1_Init+0xe8>)
 800080a:	2200      	movs	r2, #0
 800080c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800080e:	4b21      	ldr	r3, [pc, #132]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000810:	2200      	movs	r2, #0
 8000812:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000814:	4b1f      	ldr	r3, [pc, #124]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000816:	2200      	movs	r2, #0
 8000818:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800081a:	4b1e      	ldr	r3, [pc, #120]	@ (8000894 <MX_ADC1_Init+0xe8>)
 800081c:	2200      	movs	r2, #0
 800081e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000820:	4b1c      	ldr	r3, [pc, #112]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000822:	2200      	movs	r2, #0
 8000824:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000826:	4b1b      	ldr	r3, [pc, #108]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000828:	2200      	movs	r2, #0
 800082a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800082e:	4819      	ldr	r0, [pc, #100]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000830:	f002 fa9c 	bl	8002d6c <HAL_ADC_Init>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800083a:	f000 fd28 	bl	800128e <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800083e:	2300      	movs	r3, #0
 8000840:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	4619      	mov	r1, r3
 8000848:	4812      	ldr	r0, [pc, #72]	@ (8000894 <MX_ADC1_Init+0xe8>)
 800084a:	f003 fb15 	bl	8003e78 <HAL_ADCEx_MultiModeConfigChannel>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000854:	f000 fd1b 	bl	800128e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000858:	4b10      	ldr	r3, [pc, #64]	@ (800089c <MX_ADC1_Init+0xf0>)
 800085a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800085c:	2306      	movs	r3, #6
 800085e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000860:	2300      	movs	r3, #0
 8000862:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000864:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000868:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800086a:	2304      	movs	r3, #4
 800086c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000872:	2300      	movs	r3, #0
 8000874:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000876:	463b      	mov	r3, r7
 8000878:	4619      	mov	r1, r3
 800087a:	4806      	ldr	r0, [pc, #24]	@ (8000894 <MX_ADC1_Init+0xe8>)
 800087c:	f002 fde4 	bl	8003448 <HAL_ADC_ConfigChannel>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000886:	f000 fd02 	bl	800128e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800088a:	bf00      	nop
 800088c:	3728      	adds	r7, #40	@ 0x28
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	24000310 	.word	0x24000310
 8000898:	40022000 	.word	0x40022000
 800089c:	2a000400 	.word	0x2a000400

080008a0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b08a      	sub	sp, #40	@ 0x28
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a8:	f107 0314 	add.w	r3, r7, #20
 80008ac:	2200      	movs	r2, #0
 80008ae:	601a      	str	r2, [r3, #0]
 80008b0:	605a      	str	r2, [r3, #4]
 80008b2:	609a      	str	r2, [r3, #8]
 80008b4:	60da      	str	r2, [r3, #12]
 80008b6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a18      	ldr	r2, [pc, #96]	@ (8000920 <HAL_ADC_MspInit+0x80>)
 80008be:	4293      	cmp	r3, r2
 80008c0:	d129      	bne.n	8000916 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80008c2:	4b18      	ldr	r3, [pc, #96]	@ (8000924 <HAL_ADC_MspInit+0x84>)
 80008c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80008c8:	4a16      	ldr	r2, [pc, #88]	@ (8000924 <HAL_ADC_MspInit+0x84>)
 80008ca:	f043 0320 	orr.w	r3, r3, #32
 80008ce:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80008d2:	4b14      	ldr	r3, [pc, #80]	@ (8000924 <HAL_ADC_MspInit+0x84>)
 80008d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80008d8:	f003 0320 	and.w	r3, r3, #32
 80008dc:	613b      	str	r3, [r7, #16]
 80008de:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e0:	4b10      	ldr	r3, [pc, #64]	@ (8000924 <HAL_ADC_MspInit+0x84>)
 80008e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000924 <HAL_ADC_MspInit+0x84>)
 80008e8:	f043 0304 	orr.w	r3, r3, #4
 80008ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000924 <HAL_ADC_MspInit+0x84>)
 80008f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008f6:	f003 0304 	and.w	r3, r3, #4
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008fe:	2301      	movs	r3, #1
 8000900:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000902:	2303      	movs	r3, #3
 8000904:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	4619      	mov	r1, r3
 8000910:	4805      	ldr	r0, [pc, #20]	@ (8000928 <HAL_ADC_MspInit+0x88>)
 8000912:	f005 fdfb 	bl	800650c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000916:	bf00      	nop
 8000918:	3728      	adds	r7, #40	@ 0x28
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	40022000 	.word	0x40022000
 8000924:	58024400 	.word	0x58024400
 8000928:	58020800 	.word	0x58020800

0800092c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000932:	4b19      	ldr	r3, [pc, #100]	@ (8000998 <MX_DMA_Init+0x6c>)
 8000934:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000938:	4a17      	ldr	r2, [pc, #92]	@ (8000998 <MX_DMA_Init+0x6c>)
 800093a:	f043 0301 	orr.w	r3, r3, #1
 800093e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000942:	4b15      	ldr	r3, [pc, #84]	@ (8000998 <MX_DMA_Init+0x6c>)
 8000944:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000948:	f003 0301 	and.w	r3, r3, #1
 800094c:	607b      	str	r3, [r7, #4]
 800094e:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000950:	2200      	movs	r2, #0
 8000952:	2100      	movs	r1, #0
 8000954:	200c      	movs	r0, #12
 8000956:	f003 fc48 	bl	80041ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800095a:	200c      	movs	r0, #12
 800095c:	f003 fc5f 	bl	800421e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000960:	2200      	movs	r2, #0
 8000962:	2100      	movs	r1, #0
 8000964:	200e      	movs	r0, #14
 8000966:	f003 fc40 	bl	80041ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800096a:	200e      	movs	r0, #14
 800096c:	f003 fc57 	bl	800421e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000970:	2200      	movs	r2, #0
 8000972:	2100      	movs	r1, #0
 8000974:	200f      	movs	r0, #15
 8000976:	f003 fc38 	bl	80041ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800097a:	200f      	movs	r0, #15
 800097c:	f003 fc4f 	bl	800421e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000980:	2200      	movs	r2, #0
 8000982:	2100      	movs	r1, #0
 8000984:	2010      	movs	r0, #16
 8000986:	f003 fc30 	bl	80041ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800098a:	2010      	movs	r0, #16
 800098c:	f003 fc47 	bl	800421e <HAL_NVIC_EnableIRQ>

}
 8000990:	bf00      	nop
 8000992:	3708      	adds	r7, #8
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	58024400 	.word	0x58024400

0800099c <dshot_init>:
static void dshot_enable_dma_request();


/* Functions */
void dshot_init(dshot_type_e dshot_type)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	4603      	mov	r3, r0
 80009a4:	71fb      	strb	r3, [r7, #7]
	dshot_set_timer(dshot_type);
 80009a6:	79fb      	ldrb	r3, [r7, #7]
 80009a8:	4618      	mov	r0, r3
 80009aa:	f000 f833 	bl	8000a14 <dshot_set_timer>
	dshot_put_tc_callback_function();
 80009ae:	f000 f8d3 	bl	8000b58 <dshot_put_tc_callback_function>
	dshot_start_pwm();
 80009b2:	f000 f8ef 	bl	8000b94 <dshot_start_pwm>
}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <dshot_write>:

void dshot_write(uint16_t* motor_value)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	b082      	sub	sp, #8
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	6078      	str	r0, [r7, #4]
	dshot_prepare_dmabuffer_all(motor_value);
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f000 f962 	bl	8000c90 <dshot_prepare_dmabuffer_all>
	dshot_dma_start();
 80009cc:	f000 f98c 	bl	8000ce8 <dshot_dma_start>
	dshot_enable_dma_request();
 80009d0:	f000 f9c2 	bl	8000d58 <dshot_enable_dma_request>
}
 80009d4:	bf00      	nop
 80009d6:	3708      	adds	r7, #8
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}

080009dc <dshot_choose_type>:


/* Static functions */
static uint32_t dshot_choose_type(dshot_type_e dshot_type)
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	71fb      	strb	r3, [r7, #7]
	switch (dshot_type)
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d003      	beq.n	80009f4 <dshot_choose_type+0x18>
 80009ec:	2b02      	cmp	r3, #2
 80009ee:	d103      	bne.n	80009f8 <dshot_choose_type+0x1c>
	{
		case(DSHOT600):
				return DSHOT600_HZ;
 80009f0:	4b05      	ldr	r3, [pc, #20]	@ (8000a08 <dshot_choose_type+0x2c>)
 80009f2:	e002      	b.n	80009fa <dshot_choose_type+0x1e>

		case(DSHOT300):
				return DSHOT300_HZ;
 80009f4:	4b05      	ldr	r3, [pc, #20]	@ (8000a0c <dshot_choose_type+0x30>)
 80009f6:	e000      	b.n	80009fa <dshot_choose_type+0x1e>

		default:
		case(DSHOT150):
				return DSHOT150_HZ;
 80009f8:	4b05      	ldr	r3, [pc, #20]	@ (8000a10 <dshot_choose_type+0x34>)
	}
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	00b71b00 	.word	0x00b71b00
 8000a0c:	005b8d80 	.word	0x005b8d80
 8000a10:	002dc6c0 	.word	0x002dc6c0

08000a14 <dshot_set_timer>:

static void dshot_set_timer(dshot_type_e dshot_type)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	ed2d 8b02 	vpush	{d8}
 8000a1a:	b084      	sub	sp, #16
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4603      	mov	r3, r0
 8000a20:	71fb      	strb	r3, [r7, #7]
	uint16_t dshot_prescaler;
	uint32_t timer_clock = TIMER_CLOCK; // all timer clock is same as SystemCoreClock in stm32f411
 8000a22:	4b27      	ldr	r3, [pc, #156]	@ (8000ac0 <dshot_set_timer+0xac>)
 8000a24:	60fb      	str	r3, [r7, #12]

	// Calculate prescaler by dshot type
	dshot_prescaler = lrintf((float) timer_clock / dshot_choose_type(dshot_type) + 0.01f) - 1;
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	ee07 3a90 	vmov	s15, r3
 8000a2c:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8000a30:	79fb      	ldrb	r3, [r7, #7]
 8000a32:	4618      	mov	r0, r3
 8000a34:	f7ff ffd2 	bl	80009dc <dshot_choose_type>
 8000a38:	ee07 0a90 	vmov	s15, r0
 8000a3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a40:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8000a44:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8000ac4 <dshot_set_timer+0xb0>
 8000a48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000a4c:	eeb0 0a67 	vmov.f32	s0, s15
 8000a50:	f013 ffa8 	bl	80149a4 <lrintf>
 8000a54:	4603      	mov	r3, r0
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	3b01      	subs	r3, #1
 8000a5a:	817b      	strh	r3, [r7, #10]

	// motor1
	__HAL_TIM_SET_PRESCALER(MOTOR_1_TIM, dshot_prescaler);
 8000a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac8 <dshot_set_timer+0xb4>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	897a      	ldrh	r2, [r7, #10]
 8000a62:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_1_TIM, MOTOR_BITLENGTH);
 8000a64:	4b18      	ldr	r3, [pc, #96]	@ (8000ac8 <dshot_set_timer+0xb4>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2214      	movs	r2, #20
 8000a6a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a6c:	4b16      	ldr	r3, [pc, #88]	@ (8000ac8 <dshot_set_timer+0xb4>)
 8000a6e:	2214      	movs	r2, #20
 8000a70:	60da      	str	r2, [r3, #12]

	// motor2
	__HAL_TIM_SET_PRESCALER(MOTOR_2_TIM, dshot_prescaler);
 8000a72:	4b16      	ldr	r3, [pc, #88]	@ (8000acc <dshot_set_timer+0xb8>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	897a      	ldrh	r2, [r7, #10]
 8000a78:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_2_TIM, MOTOR_BITLENGTH);
 8000a7a:	4b14      	ldr	r3, [pc, #80]	@ (8000acc <dshot_set_timer+0xb8>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	2214      	movs	r2, #20
 8000a80:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a82:	4b12      	ldr	r3, [pc, #72]	@ (8000acc <dshot_set_timer+0xb8>)
 8000a84:	2214      	movs	r2, #20
 8000a86:	60da      	str	r2, [r3, #12]

	// motor3
	__HAL_TIM_SET_PRESCALER(MOTOR_3_TIM, dshot_prescaler);
 8000a88:	4b10      	ldr	r3, [pc, #64]	@ (8000acc <dshot_set_timer+0xb8>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	897a      	ldrh	r2, [r7, #10]
 8000a8e:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_3_TIM, MOTOR_BITLENGTH);
 8000a90:	4b0e      	ldr	r3, [pc, #56]	@ (8000acc <dshot_set_timer+0xb8>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2214      	movs	r2, #20
 8000a96:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a98:	4b0c      	ldr	r3, [pc, #48]	@ (8000acc <dshot_set_timer+0xb8>)
 8000a9a:	2214      	movs	r2, #20
 8000a9c:	60da      	str	r2, [r3, #12]

	// motor4
	__HAL_TIM_SET_PRESCALER(MOTOR_4_TIM, dshot_prescaler);
 8000a9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac8 <dshot_set_timer+0xb4>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	897a      	ldrh	r2, [r7, #10]
 8000aa4:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_4_TIM, MOTOR_BITLENGTH);
 8000aa6:	4b08      	ldr	r3, [pc, #32]	@ (8000ac8 <dshot_set_timer+0xb4>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	2214      	movs	r2, #20
 8000aac:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000aae:	4b06      	ldr	r3, [pc, #24]	@ (8000ac8 <dshot_set_timer+0xb4>)
 8000ab0:	2214      	movs	r2, #20
 8000ab2:	60da      	str	r2, [r3, #12]
}
 8000ab4:	bf00      	nop
 8000ab6:	3710      	adds	r7, #16
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	ecbd 8b02 	vpop	{d8}
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	0bebc200 	.word	0x0bebc200
 8000ac4:	3c23d70a 	.word	0x3c23d70a
 8000ac8:	240006c8 	.word	0x240006c8
 8000acc:	240005e4 	.word	0x240005e4

08000ad0 <dshot_dma_tc_callback>:

// __HAL_TIM_DISABLE_DMA is needed to eliminate the delay between different dshot signals
// I don't know why :(
static void dshot_dma_tc_callback(DMA_HandleTypeDef *hdma)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b085      	sub	sp, #20
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
	TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000adc:	60fb      	str	r3, [r7, #12]

	if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ae2:	687a      	ldr	r2, [r7, #4]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d108      	bne.n	8000afa <dshot_dma_tc_callback+0x2a>
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	68da      	ldr	r2, [r3, #12]
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8000af6:	60da      	str	r2, [r3, #12]
	}
	else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
	}
}
 8000af8:	e028      	b.n	8000b4c <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC2])
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d108      	bne.n	8000b16 <dshot_dma_tc_callback+0x46>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	68da      	ldr	r2, [r3, #12]
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000b12:	60da      	str	r2, [r3, #12]
}
 8000b14:	e01a      	b.n	8000b4c <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC3])
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b1a:	687a      	ldr	r2, [r7, #4]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d108      	bne.n	8000b32 <dshot_dma_tc_callback+0x62>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	68da      	ldr	r2, [r3, #12]
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8000b2e:	60da      	str	r2, [r3, #12]
}
 8000b30:	e00c      	b.n	8000b4c <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	687a      	ldr	r2, [r7, #4]
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	d107      	bne.n	8000b4c <dshot_dma_tc_callback+0x7c>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	68da      	ldr	r2, [r3, #12]
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000b4a:	60da      	str	r2, [r3, #12]
}
 8000b4c:	bf00      	nop
 8000b4e:	3714      	adds	r7, #20
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr

08000b58 <dshot_put_tc_callback_function>:

static void dshot_put_tc_callback_function()
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
	// TIM_DMA_ID_CCx depends on timer channel
	MOTOR_1_TIM->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = dshot_dma_tc_callback;
 8000b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <dshot_put_tc_callback_function+0x30>)
 8000b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b60:	4a0a      	ldr	r2, [pc, #40]	@ (8000b8c <dshot_put_tc_callback_function+0x34>)
 8000b62:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = dshot_dma_tc_callback;
 8000b64:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <dshot_put_tc_callback_function+0x38>)
 8000b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b68:	4a08      	ldr	r2, [pc, #32]	@ (8000b8c <dshot_put_tc_callback_function+0x34>)
 8000b6a:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_3_TIM->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = dshot_dma_tc_callback;
 8000b6c:	4b08      	ldr	r3, [pc, #32]	@ (8000b90 <dshot_put_tc_callback_function+0x38>)
 8000b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b70:	4a06      	ldr	r2, [pc, #24]	@ (8000b8c <dshot_put_tc_callback_function+0x34>)
 8000b72:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_4_TIM->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = dshot_dma_tc_callback;
 8000b74:	4b04      	ldr	r3, [pc, #16]	@ (8000b88 <dshot_put_tc_callback_function+0x30>)
 8000b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b78:	4a04      	ldr	r2, [pc, #16]	@ (8000b8c <dshot_put_tc_callback_function+0x34>)
 8000b7a:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	240006c8 	.word	0x240006c8
 8000b8c:	08000ad1 	.word	0x08000ad1
 8000b90:	240005e4 	.word	0x240005e4

08000b94 <dshot_start_pwm>:

static void dshot_start_pwm()
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
	// Start the timer channel now.
    // Enabling/disabling DMA request can restart a new cycle without PWM start/stop.
  	HAL_TIM_PWM_Start(MOTOR_1_TIM, MOTOR_1_TIM_CHANNEL);
 8000b98:	210c      	movs	r1, #12
 8000b9a:	4808      	ldr	r0, [pc, #32]	@ (8000bbc <dshot_start_pwm+0x28>)
 8000b9c:	f00a ffdc 	bl	800bb58 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(MOTOR_2_TIM, MOTOR_2_TIM_CHANNEL);
 8000ba0:	2108      	movs	r1, #8
 8000ba2:	4807      	ldr	r0, [pc, #28]	@ (8000bc0 <dshot_start_pwm+0x2c>)
 8000ba4:	f00a ffd8 	bl	800bb58 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_3_TIM, MOTOR_3_TIM_CHANNEL);
 8000ba8:	2100      	movs	r1, #0
 8000baa:	4805      	ldr	r0, [pc, #20]	@ (8000bc0 <dshot_start_pwm+0x2c>)
 8000bac:	f00a ffd4 	bl	800bb58 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_4_TIM, MOTOR_4_TIM_CHANNEL);
 8000bb0:	2104      	movs	r1, #4
 8000bb2:	4802      	ldr	r0, [pc, #8]	@ (8000bbc <dshot_start_pwm+0x28>)
 8000bb4:	f00a ffd0 	bl	800bb58 <HAL_TIM_PWM_Start>
}
 8000bb8:	bf00      	nop
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	240006c8 	.word	0x240006c8
 8000bc0:	240005e4 	.word	0x240005e4

08000bc4 <dshot_prepare_packet>:

static uint16_t dshot_prepare_packet(uint16_t value)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b087      	sub	sp, #28
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	80fb      	strh	r3, [r7, #6]
	uint16_t packet;
	bool dshot_telemetry = false;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	72fb      	strb	r3, [r7, #11]

	packet = (value << 1) | (dshot_telemetry ? 1 : 0);
 8000bd2:	88fb      	ldrh	r3, [r7, #6]
 8000bd4:	005b      	lsls	r3, r3, #1
 8000bd6:	b21a      	sxth	r2, r3
 8000bd8:	7afb      	ldrb	r3, [r7, #11]
 8000bda:	b21b      	sxth	r3, r3
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	b21b      	sxth	r3, r3
 8000be0:	813b      	strh	r3, [r7, #8]

	// compute checksum
	unsigned csum = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	617b      	str	r3, [r7, #20]
	unsigned csum_data = packet;
 8000be6:	893b      	ldrh	r3, [r7, #8]
 8000be8:	613b      	str	r3, [r7, #16]

	for(int i = 0; i < 3; i++)
 8000bea:	2300      	movs	r3, #0
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	e009      	b.n	8000c04 <dshot_prepare_packet+0x40>
	{
        csum ^=  csum_data; // xor data by nibbles
 8000bf0:	697a      	ldr	r2, [r7, #20]
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	4053      	eors	r3, r2
 8000bf6:	617b      	str	r3, [r7, #20]
        csum_data >>= 4;
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	091b      	lsrs	r3, r3, #4
 8000bfc:	613b      	str	r3, [r7, #16]
	for(int i = 0; i < 3; i++)
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	3301      	adds	r3, #1
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	2b02      	cmp	r3, #2
 8000c08:	ddf2      	ble.n	8000bf0 <dshot_prepare_packet+0x2c>
	}

	csum &= 0xf;
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	f003 030f 	and.w	r3, r3, #15
 8000c10:	617b      	str	r3, [r7, #20]
	packet = (packet << 4) | csum;
 8000c12:	893b      	ldrh	r3, [r7, #8]
 8000c14:	011b      	lsls	r3, r3, #4
 8000c16:	b29a      	uxth	r2, r3
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	b29b      	uxth	r3, r3
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	813b      	strh	r3, [r7, #8]

	return packet;
 8000c20:	893b      	ldrh	r3, [r7, #8]
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	371c      	adds	r7, #28
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr

08000c2e <dshot_prepare_dmabuffer>:

// Convert 16 bits packet to 16 pwm signal
static void dshot_prepare_dmabuffer(uint32_t* motor_dmabuffer, uint16_t value)
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	b084      	sub	sp, #16
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	6078      	str	r0, [r7, #4]
 8000c36:	460b      	mov	r3, r1
 8000c38:	807b      	strh	r3, [r7, #2]
	uint16_t packet;
	packet = dshot_prepare_packet(value);
 8000c3a:	887b      	ldrh	r3, [r7, #2]
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f7ff ffc1 	bl	8000bc4 <dshot_prepare_packet>
 8000c42:	4603      	mov	r3, r0
 8000c44:	81fb      	strh	r3, [r7, #14]

	for(int i = 0; i < 16; i++)
 8000c46:	2300      	movs	r3, #0
 8000c48:	60bb      	str	r3, [r7, #8]
 8000c4a:	e011      	b.n	8000c70 <dshot_prepare_dmabuffer+0x42>
	{
		motor_dmabuffer[i] = (packet & 0x8000) ? MOTOR_BIT_1 : MOTOR_BIT_0;
 8000c4c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	da01      	bge.n	8000c58 <dshot_prepare_dmabuffer+0x2a>
 8000c54:	220e      	movs	r2, #14
 8000c56:	e000      	b.n	8000c5a <dshot_prepare_dmabuffer+0x2c>
 8000c58:	2207      	movs	r2, #7
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	6879      	ldr	r1, [r7, #4]
 8000c60:	440b      	add	r3, r1
 8000c62:	601a      	str	r2, [r3, #0]
		packet <<= 1;
 8000c64:	89fb      	ldrh	r3, [r7, #14]
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	81fb      	strh	r3, [r7, #14]
	for(int i = 0; i < 16; i++)
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	60bb      	str	r3, [r7, #8]
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	2b0f      	cmp	r3, #15
 8000c74:	ddea      	ble.n	8000c4c <dshot_prepare_dmabuffer+0x1e>
	}

	motor_dmabuffer[16] = 0;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	3340      	adds	r3, #64	@ 0x40
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
	motor_dmabuffer[17] = 0;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	3344      	adds	r3, #68	@ 0x44
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
}
 8000c86:	bf00      	nop
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <dshot_prepare_dmabuffer_all>:

static void dshot_prepare_dmabuffer_all(uint16_t* motor_value)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
	dshot_prepare_dmabuffer(motor1_dmabuffer, motor_value[0]);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	881b      	ldrh	r3, [r3, #0]
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	480e      	ldr	r0, [pc, #56]	@ (8000cd8 <dshot_prepare_dmabuffer_all+0x48>)
 8000ca0:	f7ff ffc5 	bl	8000c2e <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor2_dmabuffer, motor_value[1]);
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	3302      	adds	r3, #2
 8000ca8:	881b      	ldrh	r3, [r3, #0]
 8000caa:	4619      	mov	r1, r3
 8000cac:	480b      	ldr	r0, [pc, #44]	@ (8000cdc <dshot_prepare_dmabuffer_all+0x4c>)
 8000cae:	f7ff ffbe 	bl	8000c2e <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor3_dmabuffer, motor_value[2]);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	3304      	adds	r3, #4
 8000cb6:	881b      	ldrh	r3, [r3, #0]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4809      	ldr	r0, [pc, #36]	@ (8000ce0 <dshot_prepare_dmabuffer_all+0x50>)
 8000cbc:	f7ff ffb7 	bl	8000c2e <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor4_dmabuffer, motor_value[3]);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	3306      	adds	r3, #6
 8000cc4:	881b      	ldrh	r3, [r3, #0]
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	4806      	ldr	r0, [pc, #24]	@ (8000ce4 <dshot_prepare_dmabuffer_all+0x54>)
 8000cca:	f7ff ffb0 	bl	8000c2e <dshot_prepare_dmabuffer>
}
 8000cce:	bf00      	nop
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	24000374 	.word	0x24000374
 8000cdc:	240003bc 	.word	0x240003bc
 8000ce0:	24000404 	.word	0x24000404
 8000ce4:	2400044c 	.word	0x2400044c

08000ce8 <dshot_dma_start>:

static void dshot_dma_start()
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
	HAL_DMA_Start_IT(MOTOR_1_TIM->hdma[TIM_DMA_ID_CC4], (uint32_t)motor1_dmabuffer, (uint32_t)&MOTOR_1_TIM->Instance->CCR4, DSHOT_DMA_BUFFER_SIZE);
 8000cec:	4b14      	ldr	r3, [pc, #80]	@ (8000d40 <dshot_dma_start+0x58>)
 8000cee:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8000cf0:	4914      	ldr	r1, [pc, #80]	@ (8000d44 <dshot_dma_start+0x5c>)
 8000cf2:	4b13      	ldr	r3, [pc, #76]	@ (8000d40 <dshot_dma_start+0x58>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	3340      	adds	r3, #64	@ 0x40
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	2312      	movs	r3, #18
 8000cfc:	f003 fe1a 	bl	8004934 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3], (uint32_t)motor2_dmabuffer, (uint32_t)&MOTOR_2_TIM->Instance->CCR3, DSHOT_DMA_BUFFER_SIZE);
 8000d00:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <dshot_dma_start+0x60>)
 8000d02:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000d04:	4911      	ldr	r1, [pc, #68]	@ (8000d4c <dshot_dma_start+0x64>)
 8000d06:	4b10      	ldr	r3, [pc, #64]	@ (8000d48 <dshot_dma_start+0x60>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	333c      	adds	r3, #60	@ 0x3c
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	2312      	movs	r3, #18
 8000d10:	f003 fe10 	bl	8004934 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_3_TIM->hdma[TIM_DMA_ID_CC1], (uint32_t)motor3_dmabuffer, (uint32_t)&MOTOR_3_TIM->Instance->CCR1, DSHOT_DMA_BUFFER_SIZE);
 8000d14:	4b0c      	ldr	r3, [pc, #48]	@ (8000d48 <dshot_dma_start+0x60>)
 8000d16:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8000d18:	490d      	ldr	r1, [pc, #52]	@ (8000d50 <dshot_dma_start+0x68>)
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d48 <dshot_dma_start+0x60>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	3334      	adds	r3, #52	@ 0x34
 8000d20:	461a      	mov	r2, r3
 8000d22:	2312      	movs	r3, #18
 8000d24:	f003 fe06 	bl	8004934 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_4_TIM->hdma[TIM_DMA_ID_CC2], (uint32_t)motor4_dmabuffer, (uint32_t)&MOTOR_4_TIM->Instance->CCR2, DSHOT_DMA_BUFFER_SIZE);
 8000d28:	4b05      	ldr	r3, [pc, #20]	@ (8000d40 <dshot_dma_start+0x58>)
 8000d2a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8000d2c:	4909      	ldr	r1, [pc, #36]	@ (8000d54 <dshot_dma_start+0x6c>)
 8000d2e:	4b04      	ldr	r3, [pc, #16]	@ (8000d40 <dshot_dma_start+0x58>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	3338      	adds	r3, #56	@ 0x38
 8000d34:	461a      	mov	r2, r3
 8000d36:	2312      	movs	r3, #18
 8000d38:	f003 fdfc 	bl	8004934 <HAL_DMA_Start_IT>
}
 8000d3c:	bf00      	nop
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	240006c8 	.word	0x240006c8
 8000d44:	24000374 	.word	0x24000374
 8000d48:	240005e4 	.word	0x240005e4
 8000d4c:	240003bc 	.word	0x240003bc
 8000d50:	24000404 	.word	0x24000404
 8000d54:	2400044c 	.word	0x2400044c

08000d58 <dshot_enable_dma_request>:

static void dshot_enable_dma_request()
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
	__HAL_TIM_ENABLE_DMA(MOTOR_1_TIM, TIM_DMA_CC4);
 8000d5c:	4b12      	ldr	r3, [pc, #72]	@ (8000da8 <dshot_enable_dma_request+0x50>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	68da      	ldr	r2, [r3, #12]
 8000d62:	4b11      	ldr	r3, [pc, #68]	@ (8000da8 <dshot_enable_dma_request+0x50>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000d6a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_2_TIM, TIM_DMA_CC3);
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000dac <dshot_enable_dma_request+0x54>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	68da      	ldr	r2, [r3, #12]
 8000d72:	4b0e      	ldr	r3, [pc, #56]	@ (8000dac <dshot_enable_dma_request+0x54>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8000d7a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_3_TIM, TIM_DMA_CC1);
 8000d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <dshot_enable_dma_request+0x54>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	68da      	ldr	r2, [r3, #12]
 8000d82:	4b0a      	ldr	r3, [pc, #40]	@ (8000dac <dshot_enable_dma_request+0x54>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000d8a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_4_TIM, TIM_DMA_CC2);
 8000d8c:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <dshot_enable_dma_request+0x50>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	68da      	ldr	r2, [r3, #12]
 8000d92:	4b05      	ldr	r3, [pc, #20]	@ (8000da8 <dshot_enable_dma_request+0x50>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000d9a:	60da      	str	r2, [r3, #12]
}
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	240006c8 	.word	0x240006c8
 8000dac:	240005e4 	.word	0x240005e4

08000db0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b087      	sub	sp, #28
 8000db4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000db6:	4b28      	ldr	r3, [pc, #160]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000db8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dbc:	4a26      	ldr	r2, [pc, #152]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000dbe:	f043 0304 	orr.w	r3, r3, #4
 8000dc2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dc6:	4b24      	ldr	r3, [pc, #144]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000dc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dcc:	f003 0304 	and.w	r3, r3, #4
 8000dd0:	617b      	str	r3, [r7, #20]
 8000dd2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd4:	4b20      	ldr	r3, [pc, #128]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000dd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dda:	4a1f      	ldr	r2, [pc, #124]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000ddc:	f043 0301 	orr.w	r3, r3, #1
 8000de0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000de4:	4b1c      	ldr	r3, [pc, #112]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000de6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	613b      	str	r3, [r7, #16]
 8000df0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000df2:	4b19      	ldr	r3, [pc, #100]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000df4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df8:	4a17      	ldr	r2, [pc, #92]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000dfa:	f043 0310 	orr.w	r3, r3, #16
 8000dfe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e02:	4b15      	ldr	r3, [pc, #84]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000e04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e08:	f003 0310 	and.w	r3, r3, #16
 8000e0c:	60fb      	str	r3, [r7, #12]
 8000e0e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e10:	4b11      	ldr	r3, [pc, #68]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000e12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e16:	4a10      	ldr	r2, [pc, #64]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000e18:	f043 0308 	orr.w	r3, r3, #8
 8000e1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e20:	4b0d      	ldr	r3, [pc, #52]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000e22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e26:	f003 0308 	and.w	r3, r3, #8
 8000e2a:	60bb      	str	r3, [r7, #8]
 8000e2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e34:	4a08      	ldr	r2, [pc, #32]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000e36:	f043 0302 	orr.w	r3, r3, #2
 8000e3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e3e:	4b06      	ldr	r3, [pc, #24]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000e40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e44:	f003 0302 	and.w	r3, r3, #2
 8000e48:	607b      	str	r3, [r7, #4]
 8000e4a:	687b      	ldr	r3, [r7, #4]

}
 8000e4c:	bf00      	nop
 8000e4e:	371c      	adds	r7, #28
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	58024400 	.word	0x58024400

08000e5c <HAL_TIM_IC_CaptureCallback>:
		}
		xfr_ptr->sts_4to7 = 0; // M4 to M7 buffer is empty
	}
	return buffer; // return the buffer (pointer)
}
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
	contador = __HAL_TIM_GET_COUNTER(&htim4);
 8000e64:	4b05      	ldr	r3, [pc, #20]	@ (8000e7c <HAL_TIM_IC_CaptureCallback+0x20>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e6a:	4a05      	ldr	r2, [pc, #20]	@ (8000e80 <HAL_TIM_IC_CaptureCallback+0x24>)
 8000e6c:	6013      	str	r3, [r2, #0]
}
 8000e6e:	bf00      	nop
 8000e70:	370c      	adds	r7, #12
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	2400067c 	.word	0x2400067c
 8000e80:	240004d4 	.word	0x240004d4
 8000e84:	00000000 	.word	0x00000000

08000e88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b09e      	sub	sp, #120	@ 0x78
 8000e8c:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000e8e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e92:	677b      	str	r3, [r7, #116]	@ 0x74
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000e94:	bf00      	nop
 8000e96:	4b96      	ldr	r3, [pc, #600]	@ (80010f0 <main+0x268>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d004      	beq.n	8000eac <main+0x24>
 8000ea2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000ea4:	1e5a      	subs	r2, r3, #1
 8000ea6:	677a      	str	r2, [r7, #116]	@ 0x74
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	dcf4      	bgt.n	8000e96 <main+0xe>
  if ( timeout < 0 )
 8000eac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	da01      	bge.n	8000eb6 <main+0x2e>
  {
  Error_Handler();
 8000eb2:	f000 f9ec 	bl	800128e <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eb6:	f001 fcb5 	bl	8002824 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eba:	f000 f935 	bl	8001128 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000ebe:	f000 f9b3 	bl	8001228 <PeriphCommonClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000ec2:	4b8b      	ldr	r3, [pc, #556]	@ (80010f0 <main+0x268>)
 8000ec4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ec8:	4a89      	ldr	r2, [pc, #548]	@ (80010f0 <main+0x268>)
 8000eca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ece:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ed2:	4b87      	ldr	r3, [pc, #540]	@ (80010f0 <main+0x268>)
 8000ed4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000edc:	603b      	str	r3, [r7, #0]
 8000ede:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	f005 fcf7 	bl	80068d4 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	2000      	movs	r0, #0
 8000eea:	f005 fd0d 	bl	8006908 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000eee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ef2:	677b      	str	r3, [r7, #116]	@ 0x74
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000ef4:	bf00      	nop
 8000ef6:	4b7e      	ldr	r3, [pc, #504]	@ (80010f0 <main+0x268>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d104      	bne.n	8000f0c <main+0x84>
 8000f02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f04:	1e5a      	subs	r2, r3, #1
 8000f06:	677a      	str	r2, [r7, #116]	@ 0x74
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	dcf4      	bgt.n	8000ef6 <main+0x6e>
if ( timeout < 0 )
 8000f0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	da01      	bge.n	8000f16 <main+0x8e>
{
Error_Handler();
 8000f12:	f000 f9bc 	bl	800128e <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f16:	f7ff ff4b 	bl	8000db0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f1a:	f7ff fd07 	bl	800092c <MX_DMA_Init>
  MX_TIM2_Init();
 8000f1e:	f000 fda3 	bl	8001a68 <MX_TIM2_Init>
  MX_TIM5_Init();
 8000f22:	f000 feb1 	bl	8001c88 <MX_TIM5_Init>
  MX_TIM3_Init();
 8000f26:	f000 fe03 	bl	8001b30 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000f2a:	f000 fe57 	bl	8001bdc <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 8000f2e:	f010 fc1d 	bl	801176c <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8000f32:	f000 fd3f 	bl	80019b4 <MX_TIM1_Init>
  MX_TIM8_Init();
 8000f36:	f000 ff0b 	bl	8001d50 <MX_TIM8_Init>
  MX_TIM15_Init();
 8000f3a:	f000 ff63 	bl	8001e04 <MX_TIM15_Init>
  MX_ADC1_Init();
 8000f3e:	f7ff fc35 	bl	80007ac <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8000f42:	213c      	movs	r1, #60	@ 0x3c
 8000f44:	486b      	ldr	r0, [pc, #428]	@ (80010f4 <main+0x26c>)
 8000f46:	f00a ffbb 	bl	800bec0 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 8000f4a:	213c      	movs	r1, #60	@ 0x3c
 8000f4c:	486a      	ldr	r0, [pc, #424]	@ (80010f8 <main+0x270>)
 8000f4e:	f00a ffb7 	bl	800bec0 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim8, TIM_CHANNEL_ALL);
 8000f52:	213c      	movs	r1, #60	@ 0x3c
 8000f54:	4869      	ldr	r0, [pc, #420]	@ (80010fc <main+0x274>)
 8000f56:	f00a ffb3 	bl	800bec0 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8000f5a:	213c      	movs	r1, #60	@ 0x3c
 8000f5c:	4868      	ldr	r0, [pc, #416]	@ (8001100 <main+0x278>)
 8000f5e:	f00a ffaf 	bl	800bec0 <HAL_TIM_Encoder_Start_IT>
	uint8_t * xfr_data; // pointer to transfer data


	//initialize inter-core status pointers
	xfr_ptr->sts_4to7 = 0;
 8000f62:	4b68      	ldr	r3, [pc, #416]	@ (8001104 <main+0x27c>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	701a      	strb	r2, [r3, #0]
	xfr_ptr->sts_7to4 = 0;
 8000f68:	4b66      	ldr	r3, [pc, #408]	@ (8001104 <main+0x27c>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	705a      	strb	r2, [r3, #1]


	  if (HAL_TIM_Base_Start_IT(&htim15) != HAL_OK)
 8000f6e:	4866      	ldr	r0, [pc, #408]	@ (8001108 <main+0x280>)
 8000f70:	f00a fd22 	bl	800b9b8 <HAL_TIM_Base_Start_IT>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <main+0xf6>
	    {
	      /* Starting Error */
	      Error_Handler();
 8000f7a:	f000 f988 	bl	800128e <Error_Handler>
	    }
	  dshot_init(DSHOT300);
 8000f7e:	2001      	movs	r0, #1
 8000f80:	f7ff fd0c 	bl	800099c <dshot_init>
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000f84:	2000      	movs	r0, #0
 8000f86:	f001 fa69 	bl	800245c <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000f8a:	2001      	movs	r0, #1
 8000f8c:	f001 fa66 	bl	800245c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000f90:	2002      	movs	r0, #2
 8000f92:	f001 fa63 	bl	800245c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000f96:	2101      	movs	r1, #1
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f001 fad5 	bl	8002548 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000f9e:	4b5b      	ldr	r3, [pc, #364]	@ (800110c <main+0x284>)
 8000fa0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fa4:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000fa6:	4b59      	ldr	r3, [pc, #356]	@ (800110c <main+0x284>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000fac:	4b57      	ldr	r3, [pc, #348]	@ (800110c <main+0x284>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000fb2:	4b56      	ldr	r3, [pc, #344]	@ (800110c <main+0x284>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000fb8:	4b54      	ldr	r3, [pc, #336]	@ (800110c <main+0x284>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000fbe:	4953      	ldr	r1, [pc, #332]	@ (800110c <main+0x284>)
 8000fc0:	2000      	movs	r0, #0
 8000fc2:	f001 fb51 	bl	8002668 <BSP_COM_Init>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <main+0x148>
  {
    Error_Handler();
 8000fcc:	f000 f95f 	bl	800128e <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char message[100]={'\0'};
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	f107 0308 	add.w	r3, r7, #8
 8000fd8:	2260      	movs	r2, #96	@ 0x60
 8000fda:	2100      	movs	r1, #0
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f011 fe2c 	bl	8012c3a <memset>
  //Inicializa referencia como zero
  HAL_Delay(7000);
 8000fe2:	f641 3058 	movw	r0, #7000	@ 0x1b58
 8000fe6:	f001 fcaf 	bl	8002948 <HAL_Delay>

  uint32_t Leitura= 0;
 8000fea:	2300      	movs	r3, #0
 8000fec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  float Leitura2 = 0;
 8000fee:	f04f 0300 	mov.w	r3, #0
 8000ff2:	66bb      	str	r3, [r7, #104]	@ 0x68
  while (1)
  {
	      //comunicacao entre cores
	  	  if (xfr_ptr->sts_4to7 == 1)
 8000ff4:	4b43      	ldr	r3, [pc, #268]	@ (8001104 <main+0x27c>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
	  	  {
	  		 // xfr_data = get_M4(); // get data sent from M4 to M7
	  	  }

	  	  for(uint8_t n = 0; n<32;n++){
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8000ffe:	e004      	b.n	800100a <main+0x182>
 8001000:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001004:	3301      	adds	r3, #1
 8001006:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800100a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800100e:	2b1f      	cmp	r3, #31
 8001010:	d9f6      	bls.n	8001000 <main+0x178>
	  		 // new_mensagem[n] = xfr_data[n]; //guarda numa variavel local a data recebida do outro core
	  	  }

	  	  //validacao da mensagem, utilizamos 111 como um ID de inicio e 112 de final

	  	  if((new_mensagem[0]==111)&&(new_mensagem[31]==112)){
 8001012:	4b3f      	ldr	r3, [pc, #252]	@ (8001110 <main+0x288>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	2b6f      	cmp	r3, #111	@ 0x6f
 8001018:	d11a      	bne.n	8001050 <main+0x1c8>
 800101a:	4b3d      	ldr	r3, [pc, #244]	@ (8001110 <main+0x288>)
 800101c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800101e:	2b70      	cmp	r3, #112	@ 0x70
 8001020:	d116      	bne.n	8001050 <main+0x1c8>
	  		for(uint8_t n=0;n<6;n++){
 8001022:	2300      	movs	r3, #0
 8001024:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
 8001028:	e00e      	b.n	8001048 <main+0x1c0>
	  		  old_mensagem[n] = new_mensagem[n];
 800102a:	f897 2072 	ldrb.w	r2, [r7, #114]	@ 0x72
 800102e:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001032:	4937      	ldr	r1, [pc, #220]	@ (8001110 <main+0x288>)
 8001034:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001038:	4936      	ldr	r1, [pc, #216]	@ (8001114 <main+0x28c>)
 800103a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  		for(uint8_t n=0;n<6;n++){
 800103e:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001042:	3301      	adds	r3, #1
 8001044:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
 8001048:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800104c:	2b05      	cmp	r3, #5
 800104e:	d9ec      	bls.n	800102a <main+0x1a2>
	  	  /*
	  	  for(uint8_t n=0; n<4;n++){
	  		 ref[n] = old_mensagem[n+1]/10.0;
	  	  }
	  	  */
	  	for(uint8_t n=0; n<4;n++){
 8001050:	2300      	movs	r3, #0
 8001052:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
 8001056:	e021      	b.n	800109c <main+0x214>
	  		if(ref[n]==2){
 8001058:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 800105c:	4a2e      	ldr	r2, [pc, #184]	@ (8001118 <main+0x290>)
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	4413      	add	r3, r2
 8001062:	edd3 7a00 	vldr	s15, [r3]
 8001066:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800106a:	eef4 7a47 	vcmp.f32	s15, s14
 800106e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001072:	d107      	bne.n	8001084 <main+0x1fc>
	  			ref[n] = -10;
 8001074:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 8001078:	4a27      	ldr	r2, [pc, #156]	@ (8001118 <main+0x290>)
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	4413      	add	r3, r2
 800107e:	4a27      	ldr	r2, [pc, #156]	@ (800111c <main+0x294>)
 8001080:	601a      	str	r2, [r3, #0]
 8001082:	e006      	b.n	8001092 <main+0x20a>
	  		} else{
	  		  		 ref[n] =10.0;
 8001084:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 8001088:	4a23      	ldr	r2, [pc, #140]	@ (8001118 <main+0x290>)
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4413      	add	r3, r2
 800108e:	4a24      	ldr	r2, [pc, #144]	@ (8001120 <main+0x298>)
 8001090:	601a      	str	r2, [r3, #0]
	  	for(uint8_t n=0; n<4;n++){
 8001092:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 8001096:	3301      	adds	r3, #1
 8001098:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
 800109c:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 80010a0:	2b03      	cmp	r3, #3
 80010a2:	d9d9      	bls.n	8001058 <main+0x1d0>
	  	  //sprintf(message, "%f\n \r", ref[0]);
	  	  //CDC_Transmit_FS(message,sizeof(message));

	  	  //Iniciar ADC

	  	  HAL_ADC_Start(&hadc1);
 80010a4:	481f      	ldr	r0, [pc, #124]	@ (8001124 <main+0x29c>)
 80010a6:	f002 f803 	bl	80030b0 <HAL_ADC_Start>
	  	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80010aa:	f04f 31ff 	mov.w	r1, #4294967295
 80010ae:	481d      	ldr	r0, [pc, #116]	@ (8001124 <main+0x29c>)
 80010b0:	f002 f8c8 	bl	8003244 <HAL_ADC_PollForConversion>
	  	  Leitura = HAL_ADC_GetValue(&hadc1);
 80010b4:	481b      	ldr	r0, [pc, #108]	@ (8001124 <main+0x29c>)
 80010b6:	f002 f9b9 	bl	800342c <HAL_ADC_GetValue>
 80010ba:	66f8      	str	r0, [r7, #108]	@ 0x6c
	  	  Leitura2 = (Leitura*3.3)/65535;
 80010bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80010be:	ee07 3a90 	vmov	s15, r3
 80010c2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80010c6:	ed9f 6b06 	vldr	d6, [pc, #24]	@ 80010e0 <main+0x258>
 80010ca:	ee27 6b06 	vmul.f64	d6, d7, d6
 80010ce:	ed9f 5b06 	vldr	d5, [pc, #24]	@ 80010e8 <main+0x260>
 80010d2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80010d6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80010da:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
	  	  if (xfr_ptr->sts_4to7 == 1)
 80010de:	e789      	b.n	8000ff4 <main+0x16c>
 80010e0:	66666666 	.word	0x66666666
 80010e4:	400a6666 	.word	0x400a6666
 80010e8:	00000000 	.word	0x00000000
 80010ec:	40efffe0 	.word	0x40efffe0
 80010f0:	58024400 	.word	0x58024400
 80010f4:	2400067c 	.word	0x2400067c
 80010f8:	24000598 	.word	0x24000598
 80010fc:	24000714 	.word	0x24000714
 8001100:	24000630 	.word	0x24000630
 8001104:	38001000 	.word	0x38001000
 8001108:	24000760 	.word	0x24000760
 800110c:	24000494 	.word	0x24000494
 8001110:	240004a4 	.word	0x240004a4
 8001114:	240004bc 	.word	0x240004bc
 8001118:	240004e8 	.word	0x240004e8
 800111c:	c1200000 	.word	0xc1200000
 8001120:	41200000 	.word	0x41200000
 8001124:	24000310 	.word	0x24000310

08001128 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b09c      	sub	sp, #112	@ 0x70
 800112c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800112e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001132:	224c      	movs	r2, #76	@ 0x4c
 8001134:	2100      	movs	r1, #0
 8001136:	4618      	mov	r0, r3
 8001138:	f011 fd7f 	bl	8012c3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800113c:	1d3b      	adds	r3, r7, #4
 800113e:	2220      	movs	r2, #32
 8001140:	2100      	movs	r1, #0
 8001142:	4618      	mov	r0, r3
 8001144:	f011 fd79 	bl	8012c3a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001148:	2004      	movs	r0, #4
 800114a:	f006 fe8f 	bl	8007e6c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800114e:	2300      	movs	r3, #0
 8001150:	603b      	str	r3, [r7, #0]
 8001152:	4b33      	ldr	r3, [pc, #204]	@ (8001220 <SystemClock_Config+0xf8>)
 8001154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001156:	4a32      	ldr	r2, [pc, #200]	@ (8001220 <SystemClock_Config+0xf8>)
 8001158:	f023 0301 	bic.w	r3, r3, #1
 800115c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800115e:	4b30      	ldr	r3, [pc, #192]	@ (8001220 <SystemClock_Config+0xf8>)
 8001160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001162:	f003 0301 	and.w	r3, r3, #1
 8001166:	603b      	str	r3, [r7, #0]
 8001168:	4b2e      	ldr	r3, [pc, #184]	@ (8001224 <SystemClock_Config+0xfc>)
 800116a:	699b      	ldr	r3, [r3, #24]
 800116c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001170:	4a2c      	ldr	r2, [pc, #176]	@ (8001224 <SystemClock_Config+0xfc>)
 8001172:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001176:	6193      	str	r3, [r2, #24]
 8001178:	4b2a      	ldr	r3, [pc, #168]	@ (8001224 <SystemClock_Config+0xfc>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001180:	603b      	str	r3, [r7, #0]
 8001182:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001184:	bf00      	nop
 8001186:	4b27      	ldr	r3, [pc, #156]	@ (8001224 <SystemClock_Config+0xfc>)
 8001188:	699b      	ldr	r3, [r3, #24]
 800118a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800118e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001192:	d1f8      	bne.n	8001186 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8001194:	2322      	movs	r3, #34	@ 0x22
 8001196:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001198:	2301      	movs	r3, #1
 800119a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800119c:	2340      	movs	r3, #64	@ 0x40
 800119e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80011a0:	2301      	movs	r3, #1
 80011a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011a4:	2302      	movs	r3, #2
 80011a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011a8:	2300      	movs	r3, #0
 80011aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011ac:	2304      	movs	r3, #4
 80011ae:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 25;
 80011b0:	2319      	movs	r3, #25
 80011b2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80011b4:	2302      	movs	r3, #2
 80011b6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80011b8:	2305      	movs	r3, #5
 80011ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011bc:	2302      	movs	r3, #2
 80011be:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80011c0:	230c      	movs	r3, #12
 80011c2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80011c4:	2300      	movs	r3, #0
 80011c6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011d0:	4618      	mov	r0, r3
 80011d2:	f006 feb5 	bl	8007f40 <HAL_RCC_OscConfig>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80011dc:	f000 f857 	bl	800128e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e0:	233f      	movs	r3, #63	@ 0x3f
 80011e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011e4:	2303      	movs	r3, #3
 80011e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80011e8:	2300      	movs	r3, #0
 80011ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80011ec:	2300      	movs	r3, #0
 80011ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80011f0:	2340      	movs	r3, #64	@ 0x40
 80011f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80011f4:	2340      	movs	r3, #64	@ 0x40
 80011f6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80011f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011fc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80011fe:	2340      	movs	r3, #64	@ 0x40
 8001200:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001202:	1d3b      	adds	r3, r7, #4
 8001204:	2104      	movs	r1, #4
 8001206:	4618      	mov	r0, r3
 8001208:	f007 faf4 	bl	80087f4 <HAL_RCC_ClockConfig>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <SystemClock_Config+0xee>
  {
    Error_Handler();
 8001212:	f000 f83c 	bl	800128e <Error_Handler>
  }
}
 8001216:	bf00      	nop
 8001218:	3770      	adds	r7, #112	@ 0x70
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	58000400 	.word	0x58000400
 8001224:	58024800 	.word	0x58024800

08001228 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b0b0      	sub	sp, #192	@ 0xc0
 800122c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800122e:	463b      	mov	r3, r7
 8001230:	22c0      	movs	r2, #192	@ 0xc0
 8001232:	2100      	movs	r1, #0
 8001234:	4618      	mov	r0, r3
 8001236:	f011 fd00 	bl	8012c3a <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SPI1;
 800123a:	f44f 2201 	mov.w	r2, #528384	@ 0x81000
 800123e:	f04f 0300 	mov.w	r3, #0
 8001242:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001246:	2304      	movs	r3, #4
 8001248:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 9;
 800124a:	2309      	movs	r3, #9
 800124c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 800124e:	2302      	movs	r3, #2
 8001250:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001252:	2302      	movs	r3, #2
 8001254:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001256:	2302      	movs	r3, #2
 8001258:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800125a:	23c0      	movs	r3, #192	@ 0xc0
 800125c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800125e:	2320      	movs	r3, #32
 8001260:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 3072;
 8001262:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001266:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8001268:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800126c:	663b      	str	r3, [r7, #96]	@ 0x60
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800126e:	2300      	movs	r3, #0
 8001270:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001274:	463b      	mov	r3, r7
 8001276:	4618      	mov	r0, r3
 8001278:	f007 fe48 	bl	8008f0c <HAL_RCCEx_PeriphCLKConfig>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <PeriphCommonClock_Config+0x5e>
  {
    Error_Handler();
 8001282:	f000 f804 	bl	800128e <Error_Handler>
  }
}
 8001286:	bf00      	nop
 8001288:	37c0      	adds	r7, #192	@ 0xc0
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800128e:	b480      	push	{r7}
 8001290:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001292:	b672      	cpsid	i
}
 8001294:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001296:	bf00      	nop
 8001298:	e7fd      	b.n	8001296 <Error_Handler+0x8>
	...

0800129c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012a2:	4b0a      	ldr	r3, [pc, #40]	@ (80012cc <HAL_MspInit+0x30>)
 80012a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80012a8:	4a08      	ldr	r2, [pc, #32]	@ (80012cc <HAL_MspInit+0x30>)
 80012aa:	f043 0302 	orr.w	r3, r3, #2
 80012ae:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80012b2:	4b06      	ldr	r3, [pc, #24]	@ (80012cc <HAL_MspInit+0x30>)
 80012b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80012b8:	f003 0302 	and.w	r3, r3, #2
 80012bc:	607b      	str	r3, [r7, #4]
 80012be:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012c0:	bf00      	nop
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr
 80012cc:	58024400 	.word	0x58024400

080012d0 <map>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//Funo de mapeamento
uint16_t map(float x, int in_min, int in_max, int out_min, int out_max) {
 80012d0:	b480      	push	{r7}
 80012d2:	b087      	sub	sp, #28
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	ed87 0a05 	vstr	s0, [r7, #20]
 80012da:	6138      	str	r0, [r7, #16]
 80012dc:	60f9      	str	r1, [r7, #12]
 80012de:	60ba      	str	r2, [r7, #8]
 80012e0:	607b      	str	r3, [r7, #4]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	ee07 3a90 	vmov	s15, r3
 80012e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012ec:	ed97 7a05 	vldr	s14, [r7, #20]
 80012f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	ee07 3a90 	vmov	s15, r3
 80012fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001302:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001306:	68fa      	ldr	r2, [r7, #12]
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	ee07 3a90 	vmov	s15, r3
 8001310:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001314:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	ee07 3a90 	vmov	s15, r3
 800131e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001322:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001326:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800132a:	ee17 3a90 	vmov	r3, s15
 800132e:	b29b      	uxth	r3, r3
}
 8001330:	4618      	mov	r0, r3
 8001332:	371c      	adds	r7, #28
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <Controle>:

void Controle(){
 800133c:	b590      	push	{r4, r7, lr}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
	for(uint8_t n=0;n<4;n++){
 8001342:	2300      	movs	r3, #0
 8001344:	71fb      	strb	r3, [r7, #7]
 8001346:	e0e9      	b.n	800151c <Controle+0x1e0>
		//Calculo de erro
		error[n] =ref[n] -  speed[n];
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	4aa3      	ldr	r2, [pc, #652]	@ (80015d8 <Controle+0x29c>)
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	4413      	add	r3, r2
 8001350:	ed93 7a00 	vldr	s14, [r3]
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	4aa1      	ldr	r2, [pc, #644]	@ (80015dc <Controle+0x2a0>)
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	4413      	add	r3, r2
 800135c:	edd3 7a00 	vldr	s15, [r3]
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001366:	4a9e      	ldr	r2, [pc, #632]	@ (80015e0 <Controle+0x2a4>)
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	4413      	add	r3, r2
 800136c:	edc3 7a00 	vstr	s15, [r3]
		//Variao da ao de controle para esta iterao
		deltaU[n] = Kc*(error[n]- preverror[n]) + error[n]*Ki -Kd*(speed[n]-2*prevspeed[n] + prevspeed2[n]);
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	4a9b      	ldr	r2, [pc, #620]	@ (80015e0 <Controle+0x2a4>)
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	4413      	add	r3, r2
 8001378:	ed93 7a00 	vldr	s14, [r3]
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	4a99      	ldr	r2, [pc, #612]	@ (80015e4 <Controle+0x2a8>)
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	4413      	add	r3, r2
 8001384:	edd3 7a00 	vldr	s15, [r3]
 8001388:	ee37 7a67 	vsub.f32	s14, s14, s15
 800138c:	4b96      	ldr	r3, [pc, #600]	@ (80015e8 <Controle+0x2ac>)
 800138e:	edd3 7a00 	vldr	s15, [r3]
 8001392:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	4a91      	ldr	r2, [pc, #580]	@ (80015e0 <Controle+0x2a4>)
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4413      	add	r3, r2
 800139e:	edd3 6a00 	vldr	s13, [r3]
 80013a2:	4b92      	ldr	r3, [pc, #584]	@ (80015ec <Controle+0x2b0>)
 80013a4:	edd3 7a00 	vldr	s15, [r3]
 80013a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	4a8a      	ldr	r2, [pc, #552]	@ (80015dc <Controle+0x2a0>)
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	4413      	add	r3, r2
 80013b8:	edd3 6a00 	vldr	s13, [r3]
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	4a8c      	ldr	r2, [pc, #560]	@ (80015f0 <Controle+0x2b4>)
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	4413      	add	r3, r2
 80013c4:	edd3 7a00 	vldr	s15, [r3]
 80013c8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80013cc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	4a88      	ldr	r2, [pc, #544]	@ (80015f4 <Controle+0x2b8>)
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	4413      	add	r3, r2
 80013d8:	edd3 7a00 	vldr	s15, [r3]
 80013dc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80013e0:	4b85      	ldr	r3, [pc, #532]	@ (80015f8 <Controle+0x2bc>)
 80013e2:	edd3 7a00 	vldr	s15, [r3]
 80013e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013f0:	4a82      	ldr	r2, [pc, #520]	@ (80015fc <Controle+0x2c0>)
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	4413      	add	r3, r2
 80013f6:	edc3 7a00 	vstr	s15, [r3]
		//Ao de controle
		uM[n] = uM[n] + deltaU[n];
 80013fa:	79fb      	ldrb	r3, [r7, #7]
 80013fc:	4a80      	ldr	r2, [pc, #512]	@ (8001600 <Controle+0x2c4>)
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	4413      	add	r3, r2
 8001402:	ed93 7a00 	vldr	s14, [r3]
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	4a7c      	ldr	r2, [pc, #496]	@ (80015fc <Controle+0x2c0>)
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	4413      	add	r3, r2
 800140e:	edd3 7a00 	vldr	s15, [r3]
 8001412:	79fb      	ldrb	r3, [r7, #7]
 8001414:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001418:	4a79      	ldr	r2, [pc, #484]	@ (8001600 <Controle+0x2c4>)
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	4413      	add	r3, r2
 800141e:	edc3 7a00 	vstr	s15, [r3]
		//Saturado para evitar que a ao de controle ultrapasse o limite
		if( uM[n] < -1023){
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	4a76      	ldr	r2, [pc, #472]	@ (8001600 <Controle+0x2c4>)
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	4413      	add	r3, r2
 800142a:	edd3 7a00 	vldr	s15, [r3]
 800142e:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 8001604 <Controle+0x2c8>
 8001432:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800143a:	d505      	bpl.n	8001448 <Controle+0x10c>
			uM[n]= -1023;
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	4a70      	ldr	r2, [pc, #448]	@ (8001600 <Controle+0x2c4>)
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	4413      	add	r3, r2
 8001444:	4a70      	ldr	r2, [pc, #448]	@ (8001608 <Controle+0x2cc>)
 8001446:	601a      	str	r2, [r3, #0]
		}
		if(uM[n]>1023){
 8001448:	79fb      	ldrb	r3, [r7, #7]
 800144a:	4a6d      	ldr	r2, [pc, #436]	@ (8001600 <Controle+0x2c4>)
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4413      	add	r3, r2
 8001450:	edd3 7a00 	vldr	s15, [r3]
 8001454:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 800160c <Controle+0x2d0>
 8001458:	eef4 7ac7 	vcmpe.f32	s15, s14
 800145c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001460:	dd05      	ble.n	800146e <Controle+0x132>
			uM[n]= 1023;
 8001462:	79fb      	ldrb	r3, [r7, #7]
 8001464:	4a66      	ldr	r2, [pc, #408]	@ (8001600 <Controle+0x2c4>)
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	4413      	add	r3, r2
 800146a:	4a69      	ldr	r2, [pc, #420]	@ (8001610 <Controle+0x2d4>)
 800146c:	601a      	str	r2, [r3, #0]
		}
		//Mapeamento da variavel de ao de controle no alcane dado
		if(ref[n]==0){
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	4a59      	ldr	r2, [pc, #356]	@ (80015d8 <Controle+0x29c>)
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	4413      	add	r3, r2
 8001476:	edd3 7a00 	vldr	s15, [r3]
 800147a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800147e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001482:	d105      	bne.n	8001490 <Controle+0x154>
			D[n]=0;
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	4a63      	ldr	r2, [pc, #396]	@ (8001614 <Controle+0x2d8>)
 8001488:	2100      	movs	r1, #0
 800148a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800148e:	e042      	b.n	8001516 <Controle+0x1da>
		}else if(uM[n]>=0 ){
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	4a5b      	ldr	r2, [pc, #364]	@ (8001600 <Controle+0x2c4>)
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	4413      	add	r3, r2
 8001498:	edd3 7a00 	vldr	s15, [r3]
 800149c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014a4:	db16      	blt.n	80014d4 <Controle+0x198>
			D[n] = map(uM[n],0,1023,0,1023);
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	4a55      	ldr	r2, [pc, #340]	@ (8001600 <Controle+0x2c4>)
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	4413      	add	r3, r2
 80014ae:	edd3 7a00 	vldr	s15, [r3]
 80014b2:	79fc      	ldrb	r4, [r7, #7]
 80014b4:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 80014b8:	2200      	movs	r2, #0
 80014ba:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80014be:	2000      	movs	r0, #0
 80014c0:	eeb0 0a67 	vmov.f32	s0, s15
 80014c4:	f7ff ff04 	bl	80012d0 <map>
 80014c8:	4603      	mov	r3, r0
 80014ca:	461a      	mov	r2, r3
 80014cc:	4b51      	ldr	r3, [pc, #324]	@ (8001614 <Controle+0x2d8>)
 80014ce:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
 80014d2:	e020      	b.n	8001516 <Controle+0x1da>
		}else if(uM[n]<0){
 80014d4:	79fb      	ldrb	r3, [r7, #7]
 80014d6:	4a4a      	ldr	r2, [pc, #296]	@ (8001600 <Controle+0x2c4>)
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	4413      	add	r3, r2
 80014dc:	edd3 7a00 	vldr	s15, [r3]
 80014e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e8:	d515      	bpl.n	8001516 <Controle+0x1da>
			D[n]= map(uM[n],-1023,0,2047,1023);
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	4a44      	ldr	r2, [pc, #272]	@ (8001600 <Controle+0x2c4>)
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	4413      	add	r3, r2
 80014f2:	edd3 7a00 	vldr	s15, [r3]
 80014f6:	79fc      	ldrb	r4, [r7, #7]
 80014f8:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 80014fc:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001500:	2100      	movs	r1, #0
 8001502:	4845      	ldr	r0, [pc, #276]	@ (8001618 <Controle+0x2dc>)
 8001504:	eeb0 0a67 	vmov.f32	s0, s15
 8001508:	f7ff fee2 	bl	80012d0 <map>
 800150c:	4603      	mov	r3, r0
 800150e:	461a      	mov	r2, r3
 8001510:	4b40      	ldr	r3, [pc, #256]	@ (8001614 <Controle+0x2d8>)
 8001512:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	for(uint8_t n=0;n<4;n++){
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	3301      	adds	r3, #1
 800151a:	71fb      	strb	r3, [r7, #7]
 800151c:	79fb      	ldrb	r3, [r7, #7]
 800151e:	2b03      	cmp	r3, #3
 8001520:	f67f af12 	bls.w	8001348 <Controle+0xc>
		}
	}

	//Logica para salvar o erro e a velocidade anterior
	cont = cont +1;
 8001524:	4b3d      	ldr	r3, [pc, #244]	@ (800161c <Controle+0x2e0>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	3301      	adds	r3, #1
 800152a:	b2da      	uxtb	r2, r3
 800152c:	4b3b      	ldr	r3, [pc, #236]	@ (800161c <Controle+0x2e0>)
 800152e:	701a      	strb	r2, [r3, #0]
	if(cont == 1){
 8001530:	4b3a      	ldr	r3, [pc, #232]	@ (800161c <Controle+0x2e0>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d11d      	bne.n	8001574 <Controle+0x238>
		for(uint8_t n=0;n<4;n++){
 8001538:	2300      	movs	r3, #0
 800153a:	71bb      	strb	r3, [r7, #6]
 800153c:	e016      	b.n	800156c <Controle+0x230>
			prevspeed[n] = speed[n];
 800153e:	79ba      	ldrb	r2, [r7, #6]
 8001540:	79bb      	ldrb	r3, [r7, #6]
 8001542:	4926      	ldr	r1, [pc, #152]	@ (80015dc <Controle+0x2a0>)
 8001544:	0092      	lsls	r2, r2, #2
 8001546:	440a      	add	r2, r1
 8001548:	6812      	ldr	r2, [r2, #0]
 800154a:	4929      	ldr	r1, [pc, #164]	@ (80015f0 <Controle+0x2b4>)
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	440b      	add	r3, r1
 8001550:	601a      	str	r2, [r3, #0]
			preverror[n] = error[n];
 8001552:	79ba      	ldrb	r2, [r7, #6]
 8001554:	79bb      	ldrb	r3, [r7, #6]
 8001556:	4922      	ldr	r1, [pc, #136]	@ (80015e0 <Controle+0x2a4>)
 8001558:	0092      	lsls	r2, r2, #2
 800155a:	440a      	add	r2, r1
 800155c:	6812      	ldr	r2, [r2, #0]
 800155e:	4921      	ldr	r1, [pc, #132]	@ (80015e4 <Controle+0x2a8>)
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	440b      	add	r3, r1
 8001564:	601a      	str	r2, [r3, #0]
		for(uint8_t n=0;n<4;n++){
 8001566:	79bb      	ldrb	r3, [r7, #6]
 8001568:	3301      	adds	r3, #1
 800156a:	71bb      	strb	r3, [r7, #6]
 800156c:	79bb      	ldrb	r3, [r7, #6]
 800156e:	2b03      	cmp	r3, #3
 8001570:	d9e5      	bls.n	800153e <Controle+0x202>
			prevspeed[n] = speed[n];
			preverror[n] = error[n];
		}
		cont = 1;
	}
}
 8001572:	e02d      	b.n	80015d0 <Controle+0x294>
	} else if(cont ==2){
 8001574:	4b29      	ldr	r3, [pc, #164]	@ (800161c <Controle+0x2e0>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b02      	cmp	r3, #2
 800157a:	d129      	bne.n	80015d0 <Controle+0x294>
		for(uint8_t n=0;n<4;n++){
 800157c:	2300      	movs	r3, #0
 800157e:	717b      	strb	r3, [r7, #5]
 8001580:	e020      	b.n	80015c4 <Controle+0x288>
			prevspeed2[n] = prevspeed[n];
 8001582:	797a      	ldrb	r2, [r7, #5]
 8001584:	797b      	ldrb	r3, [r7, #5]
 8001586:	491a      	ldr	r1, [pc, #104]	@ (80015f0 <Controle+0x2b4>)
 8001588:	0092      	lsls	r2, r2, #2
 800158a:	440a      	add	r2, r1
 800158c:	6812      	ldr	r2, [r2, #0]
 800158e:	4919      	ldr	r1, [pc, #100]	@ (80015f4 <Controle+0x2b8>)
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	440b      	add	r3, r1
 8001594:	601a      	str	r2, [r3, #0]
			prevspeed[n] = speed[n];
 8001596:	797a      	ldrb	r2, [r7, #5]
 8001598:	797b      	ldrb	r3, [r7, #5]
 800159a:	4910      	ldr	r1, [pc, #64]	@ (80015dc <Controle+0x2a0>)
 800159c:	0092      	lsls	r2, r2, #2
 800159e:	440a      	add	r2, r1
 80015a0:	6812      	ldr	r2, [r2, #0]
 80015a2:	4913      	ldr	r1, [pc, #76]	@ (80015f0 <Controle+0x2b4>)
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	440b      	add	r3, r1
 80015a8:	601a      	str	r2, [r3, #0]
			preverror[n] = error[n];
 80015aa:	797a      	ldrb	r2, [r7, #5]
 80015ac:	797b      	ldrb	r3, [r7, #5]
 80015ae:	490c      	ldr	r1, [pc, #48]	@ (80015e0 <Controle+0x2a4>)
 80015b0:	0092      	lsls	r2, r2, #2
 80015b2:	440a      	add	r2, r1
 80015b4:	6812      	ldr	r2, [r2, #0]
 80015b6:	490b      	ldr	r1, [pc, #44]	@ (80015e4 <Controle+0x2a8>)
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	440b      	add	r3, r1
 80015bc:	601a      	str	r2, [r3, #0]
		for(uint8_t n=0;n<4;n++){
 80015be:	797b      	ldrb	r3, [r7, #5]
 80015c0:	3301      	adds	r3, #1
 80015c2:	717b      	strb	r3, [r7, #5]
 80015c4:	797b      	ldrb	r3, [r7, #5]
 80015c6:	2b03      	cmp	r3, #3
 80015c8:	d9db      	bls.n	8001582 <Controle+0x246>
		cont = 1;
 80015ca:	4b14      	ldr	r3, [pc, #80]	@ (800161c <Controle+0x2e0>)
 80015cc:	2201      	movs	r2, #1
 80015ce:	701a      	strb	r2, [r3, #0]
}
 80015d0:	bf00      	nop
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd90      	pop	{r4, r7, pc}
 80015d8:	240004e8 	.word	0x240004e8
 80015dc:	24000584 	.word	0x24000584
 80015e0:	240004f8 	.word	0x240004f8
 80015e4:	24000548 	.word	0x24000548
 80015e8:	24000008 	.word	0x24000008
 80015ec:	2400000c 	.word	0x2400000c
 80015f0:	24000528 	.word	0x24000528
 80015f4:	24000538 	.word	0x24000538
 80015f8:	24000010 	.word	0x24000010
 80015fc:	24000508 	.word	0x24000508
 8001600:	24000518 	.word	0x24000518
 8001604:	c47fc000 	.word	0xc47fc000
 8001608:	c47fc000 	.word	0xc47fc000
 800160c:	447fc000 	.word	0x447fc000
 8001610:	447fc000 	.word	0x447fc000
 8001614:	2400055c 	.word	0x2400055c
 8001618:	fffffc01 	.word	0xfffffc01
 800161c:	24000558 	.word	0x24000558

08001620 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001624:	bf00      	nop
 8001626:	e7fd      	b.n	8001624 <NMI_Handler+0x4>

08001628 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800162c:	bf00      	nop
 800162e:	e7fd      	b.n	800162c <HardFault_Handler+0x4>

08001630 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001634:	bf00      	nop
 8001636:	e7fd      	b.n	8001634 <MemManage_Handler+0x4>

08001638 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800163c:	bf00      	nop
 800163e:	e7fd      	b.n	800163c <BusFault_Handler+0x4>

08001640 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001644:	bf00      	nop
 8001646:	e7fd      	b.n	8001644 <UsageFault_Handler+0x4>

08001648 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800164c:	bf00      	nop
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr

08001656 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001656:	b480      	push	{r7}
 8001658:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800165a:	bf00      	nop
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr

08001672 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001676:	f001 f947 	bl	8002908 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
	...

08001680 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8001684:	4802      	ldr	r0, [pc, #8]	@ (8001690 <DMA1_Stream1_IRQHandler+0x10>)
 8001686:	f003 fbbf 	bl	8004e08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	24000824 	.word	0x24000824

08001694 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4);
 8001698:	4802      	ldr	r0, [pc, #8]	@ (80016a4 <DMA1_Stream3_IRQHandler+0x10>)
 800169a:	f003 fbb5 	bl	8004e08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	2400089c 	.word	0x2400089c

080016a8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch2);
 80016ac:	4802      	ldr	r0, [pc, #8]	@ (80016b8 <DMA1_Stream4_IRQHandler+0x10>)
 80016ae:	f003 fbab 	bl	8004e08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	24000914 	.word	0x24000914

080016bc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80016c0:	4802      	ldr	r0, [pc, #8]	@ (80016cc <DMA1_Stream5_IRQHandler+0x10>)
 80016c2:	f003 fba1 	bl	8004e08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	240007ac 	.word	0x240007ac

080016d0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80016d4:	4802      	ldr	r0, [pc, #8]	@ (80016e0 <TIM4_IRQHandler+0x10>)
 80016d6:	f00a fca1 	bl	800c01c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	2400067c 	.word	0x2400067c

080016e4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80016e8:	2000      	movs	r0, #0
 80016ea:	f000 ff9f 	bl	800262c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
	...

080016f4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80016f8:	4802      	ldr	r0, [pc, #8]	@ (8001704 <OTG_FS_IRQHandler+0x10>)
 80016fa:	f005 fa5a 	bl	8006bb2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	24001f10 	.word	0x24001f10

08001708 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 800170e:	483a      	ldr	r0, [pc, #232]	@ (80017f8 <TIM15_IRQHandler+0xf0>)
 8001710:	f00a fc84 	bl	800c01c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */
  //
  //Enc[0] = TIM4->CNT;
  Enc[0] = TIM1->CNT;
 8001714:	4b39      	ldr	r3, [pc, #228]	@ (80017fc <TIM15_IRQHandler+0xf4>)
 8001716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001718:	4a39      	ldr	r2, [pc, #228]	@ (8001800 <TIM15_IRQHandler+0xf8>)
 800171a:	6013      	str	r3, [r2, #0]
  //Enc[1] = TIM1->CNT;
  Enc[1] = TIM8->CNT;
 800171c:	4b39      	ldr	r3, [pc, #228]	@ (8001804 <TIM15_IRQHandler+0xfc>)
 800171e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001720:	4a37      	ldr	r2, [pc, #220]	@ (8001800 <TIM15_IRQHandler+0xf8>)
 8001722:	6053      	str	r3, [r2, #4]
  Enc[2] = TIM4->CNT;
 8001724:	4b38      	ldr	r3, [pc, #224]	@ (8001808 <TIM15_IRQHandler+0x100>)
 8001726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001728:	4a35      	ldr	r2, [pc, #212]	@ (8001800 <TIM15_IRQHandler+0xf8>)
 800172a:	6093      	str	r3, [r2, #8]
  Enc[3] = TIM3->CNT;
 800172c:	4b37      	ldr	r3, [pc, #220]	@ (800180c <TIM15_IRQHandler+0x104>)
 800172e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001730:	4a33      	ldr	r2, [pc, #204]	@ (8001800 <TIM15_IRQHandler+0xf8>)
 8001732:	60d3      	str	r3, [r2, #12]
  TIM4->CNT = 0;
 8001734:	4b34      	ldr	r3, [pc, #208]	@ (8001808 <TIM15_IRQHandler+0x100>)
 8001736:	2200      	movs	r2, #0
 8001738:	625a      	str	r2, [r3, #36]	@ 0x24
  TIM1->CNT = 0;
 800173a:	4b30      	ldr	r3, [pc, #192]	@ (80017fc <TIM15_IRQHandler+0xf4>)
 800173c:	2200      	movs	r2, #0
 800173e:	625a      	str	r2, [r3, #36]	@ 0x24
  TIM8->CNT = 0;
 8001740:	4b30      	ldr	r3, [pc, #192]	@ (8001804 <TIM15_IRQHandler+0xfc>)
 8001742:	2200      	movs	r2, #0
 8001744:	625a      	str	r2, [r3, #36]	@ 0x24
  TIM3->CNT = 0;
 8001746:	4b31      	ldr	r3, [pc, #196]	@ (800180c <TIM15_IRQHandler+0x104>)
 8001748:	2200      	movs	r2, #0
 800174a:	625a      	str	r2, [r3, #36]	@ 0x24

  for(uint8_t i=0;i<4;i++){
 800174c:	2300      	movs	r3, #0
 800174e:	71fb      	strb	r3, [r7, #7]
 8001750:	e03b      	b.n	80017ca <TIM15_IRQHandler+0xc2>
	  vel[i] = Enc[i];
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	4a2a      	ldr	r2, [pc, #168]	@ (8001800 <TIM15_IRQHandler+0xf8>)
 8001756:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800175a:	79fb      	ldrb	r3, [r7, #7]
 800175c:	4611      	mov	r1, r2
 800175e:	4a2c      	ldr	r2, [pc, #176]	@ (8001810 <TIM15_IRQHandler+0x108>)
 8001760:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  if(vel[i]>60000){
 8001764:	79fb      	ldrb	r3, [r7, #7]
 8001766:	4a2a      	ldr	r2, [pc, #168]	@ (8001810 <TIM15_IRQHandler+0x108>)
 8001768:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800176c:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8001770:	4293      	cmp	r3, r2
 8001772:	dd09      	ble.n	8001788 <TIM15_IRQHandler+0x80>
			  vel[i] = vel[i] - 65355;
 8001774:	79fb      	ldrb	r3, [r7, #7]
 8001776:	4a26      	ldr	r2, [pc, #152]	@ (8001810 <TIM15_IRQHandler+0x108>)
 8001778:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800177c:	79fa      	ldrb	r2, [r7, #7]
 800177e:	4b25      	ldr	r3, [pc, #148]	@ (8001814 <TIM15_IRQHandler+0x10c>)
 8001780:	440b      	add	r3, r1
 8001782:	4923      	ldr	r1, [pc, #140]	@ (8001810 <TIM15_IRQHandler+0x108>)
 8001784:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	  }
	  speed[i] = vel[i]/(81.92);
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	4a21      	ldr	r2, [pc, #132]	@ (8001810 <TIM15_IRQHandler+0x108>)
 800178c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001790:	ee07 3a90 	vmov	s15, r3
 8001794:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001798:	ed9f 5b15 	vldr	d5, [pc, #84]	@ 80017f0 <TIM15_IRQHandler+0xe8>
 800179c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80017a0:	79fb      	ldrb	r3, [r7, #7]
 80017a2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80017a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001818 <TIM15_IRQHandler+0x110>)
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	4413      	add	r3, r2
 80017ac:	edc3 7a00 	vstr	s15, [r3]
	  velocidade[i] = speed[i];
 80017b0:	79fa      	ldrb	r2, [r7, #7]
 80017b2:	79fb      	ldrb	r3, [r7, #7]
 80017b4:	4918      	ldr	r1, [pc, #96]	@ (8001818 <TIM15_IRQHandler+0x110>)
 80017b6:	0092      	lsls	r2, r2, #2
 80017b8:	440a      	add	r2, r1
 80017ba:	6812      	ldr	r2, [r2, #0]
 80017bc:	4917      	ldr	r1, [pc, #92]	@ (800181c <TIM15_IRQHandler+0x114>)
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	440b      	add	r3, r1
 80017c2:	601a      	str	r2, [r3, #0]
  for(uint8_t i=0;i<4;i++){
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	3301      	adds	r3, #1
 80017c8:	71fb      	strb	r3, [r7, #7]
 80017ca:	79fb      	ldrb	r3, [r7, #7]
 80017cc:	2b03      	cmp	r3, #3
 80017ce:	d9c0      	bls.n	8001752 <TIM15_IRQHandler+0x4a>
  }

  //velocidade = speed[0];
  Controle();
 80017d0:	f7ff fdb4 	bl	800133c <Controle>

  dshot_write(D);
 80017d4:	4812      	ldr	r0, [pc, #72]	@ (8001820 <TIM15_IRQHandler+0x118>)
 80017d6:	f7ff f8f2 	bl	80009be <dshot_write>

  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_14);
 80017da:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017de:	4811      	ldr	r0, [pc, #68]	@ (8001824 <TIM15_IRQHandler+0x11c>)
 80017e0:	f005 f85d 	bl	800689e <HAL_GPIO_TogglePin>
  /* USER CODE END TIM15_IRQn 1 */
}
 80017e4:	bf00      	nop
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	f3af 8000 	nop.w
 80017f0:	47ae147b 	.word	0x47ae147b
 80017f4:	40547ae1 	.word	0x40547ae1
 80017f8:	24000760 	.word	0x24000760
 80017fc:	40010000 	.word	0x40010000
 8001800:	24000564 	.word	0x24000564
 8001804:	40010400 	.word	0x40010400
 8001808:	40000800 	.word	0x40000800
 800180c:	40000400 	.word	0x40000400
 8001810:	24000574 	.word	0x24000574
 8001814:	ffff00b5 	.word	0xffff00b5
 8001818:	24000584 	.word	0x24000584
 800181c:	240004d8 	.word	0x240004d8
 8001820:	2400055c 	.word	0x2400055c
 8001824:	58020400 	.word	0x58020400

08001828 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  return 1;
 800182c:	2301      	movs	r3, #1
}
 800182e:	4618      	mov	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr

08001838 <_kill>:

int _kill(int pid, int sig)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001842:	f011 fa4d 	bl	8012ce0 <__errno>
 8001846:	4603      	mov	r3, r0
 8001848:	2216      	movs	r2, #22
 800184a:	601a      	str	r2, [r3, #0]
  return -1;
 800184c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001850:	4618      	mov	r0, r3
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <_exit>:

void _exit (int status)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001860:	f04f 31ff 	mov.w	r1, #4294967295
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f7ff ffe7 	bl	8001838 <_kill>
  while (1) {}    /* Make sure we hang here */
 800186a:	bf00      	nop
 800186c:	e7fd      	b.n	800186a <_exit+0x12>

0800186e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b086      	sub	sp, #24
 8001872:	af00      	add	r7, sp, #0
 8001874:	60f8      	str	r0, [r7, #12]
 8001876:	60b9      	str	r1, [r7, #8]
 8001878:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800187a:	2300      	movs	r3, #0
 800187c:	617b      	str	r3, [r7, #20]
 800187e:	e00a      	b.n	8001896 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001880:	f3af 8000 	nop.w
 8001884:	4601      	mov	r1, r0
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	1c5a      	adds	r2, r3, #1
 800188a:	60ba      	str	r2, [r7, #8]
 800188c:	b2ca      	uxtb	r2, r1
 800188e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	3301      	adds	r3, #1
 8001894:	617b      	str	r3, [r7, #20]
 8001896:	697a      	ldr	r2, [r7, #20]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	429a      	cmp	r2, r3
 800189c:	dbf0      	blt.n	8001880 <_read+0x12>
  }

  return len;
 800189e:	687b      	ldr	r3, [r7, #4]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3718      	adds	r7, #24
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018b4:	2300      	movs	r3, #0
 80018b6:	617b      	str	r3, [r7, #20]
 80018b8:	e009      	b.n	80018ce <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	1c5a      	adds	r2, r3, #1
 80018be:	60ba      	str	r2, [r7, #8]
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f000 ff32 	bl	800272c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	3301      	adds	r3, #1
 80018cc:	617b      	str	r3, [r7, #20]
 80018ce:	697a      	ldr	r2, [r7, #20]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	429a      	cmp	r2, r3
 80018d4:	dbf1      	blt.n	80018ba <_write+0x12>
  }
  return len;
 80018d6:	687b      	ldr	r3, [r7, #4]
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3718      	adds	r7, #24
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <_close>:

int _close(int file)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001908:	605a      	str	r2, [r3, #4]
  return 0;
 800190a:	2300      	movs	r3, #0
}
 800190c:	4618      	mov	r0, r3
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <_isatty>:

int _isatty(int file)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001920:	2301      	movs	r3, #1
}
 8001922:	4618      	mov	r0, r3
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr

0800192e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800192e:	b480      	push	{r7}
 8001930:	b085      	sub	sp, #20
 8001932:	af00      	add	r7, sp, #0
 8001934:	60f8      	str	r0, [r7, #12]
 8001936:	60b9      	str	r1, [r7, #8]
 8001938:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800193a:	2300      	movs	r3, #0
}
 800193c:	4618      	mov	r0, r3
 800193e:	3714      	adds	r7, #20
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001950:	4a14      	ldr	r2, [pc, #80]	@ (80019a4 <_sbrk+0x5c>)
 8001952:	4b15      	ldr	r3, [pc, #84]	@ (80019a8 <_sbrk+0x60>)
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800195c:	4b13      	ldr	r3, [pc, #76]	@ (80019ac <_sbrk+0x64>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d102      	bne.n	800196a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001964:	4b11      	ldr	r3, [pc, #68]	@ (80019ac <_sbrk+0x64>)
 8001966:	4a12      	ldr	r2, [pc, #72]	@ (80019b0 <_sbrk+0x68>)
 8001968:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800196a:	4b10      	ldr	r3, [pc, #64]	@ (80019ac <_sbrk+0x64>)
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4413      	add	r3, r2
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	429a      	cmp	r2, r3
 8001976:	d207      	bcs.n	8001988 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001978:	f011 f9b2 	bl	8012ce0 <__errno>
 800197c:	4603      	mov	r3, r0
 800197e:	220c      	movs	r2, #12
 8001980:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001982:	f04f 33ff 	mov.w	r3, #4294967295
 8001986:	e009      	b.n	800199c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001988:	4b08      	ldr	r3, [pc, #32]	@ (80019ac <_sbrk+0x64>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800198e:	4b07      	ldr	r3, [pc, #28]	@ (80019ac <_sbrk+0x64>)
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4413      	add	r3, r2
 8001996:	4a05      	ldr	r2, [pc, #20]	@ (80019ac <_sbrk+0x64>)
 8001998:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800199a:	68fb      	ldr	r3, [r7, #12]
}
 800199c:	4618      	mov	r0, r3
 800199e:	3718      	adds	r7, #24
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	24080000 	.word	0x24080000
 80019a8:	00000400 	.word	0x00000400
 80019ac:	24000594 	.word	0x24000594
 80019b0:	24002760 	.word	0x24002760

080019b4 <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim5_ch4;
DMA_HandleTypeDef hdma_tim5_ch2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08c      	sub	sp, #48	@ 0x30
 80019b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019ba:	f107 030c 	add.w	r3, r7, #12
 80019be:	2224      	movs	r2, #36	@ 0x24
 80019c0:	2100      	movs	r1, #0
 80019c2:	4618      	mov	r0, r3
 80019c4:	f011 f939 	bl	8012c3a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019c8:	463b      	mov	r3, r7
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	605a      	str	r2, [r3, #4]
 80019d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019d2:	4b23      	ldr	r3, [pc, #140]	@ (8001a60 <MX_TIM1_Init+0xac>)
 80019d4:	4a23      	ldr	r2, [pc, #140]	@ (8001a64 <MX_TIM1_Init+0xb0>)
 80019d6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80019d8:	4b21      	ldr	r3, [pc, #132]	@ (8001a60 <MX_TIM1_Init+0xac>)
 80019da:	2200      	movs	r2, #0
 80019dc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019de:	4b20      	ldr	r3, [pc, #128]	@ (8001a60 <MX_TIM1_Init+0xac>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80019e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a60 <MX_TIM1_Init+0xac>)
 80019e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019ea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001a60 <MX_TIM1_Init+0xac>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001a60 <MX_TIM1_Init+0xac>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019f8:	4b19      	ldr	r3, [pc, #100]	@ (8001a60 <MX_TIM1_Init+0xac>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80019fe:	2303      	movs	r3, #3
 8001a00:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001a02:	2302      	movs	r3, #2
 8001a04:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a06:	2301      	movs	r3, #1
 8001a08:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001a12:	2302      	movs	r3, #2
 8001a14:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a16:	2301      	movs	r3, #1
 8001a18:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001a22:	f107 030c 	add.w	r3, r7, #12
 8001a26:	4619      	mov	r1, r3
 8001a28:	480d      	ldr	r0, [pc, #52]	@ (8001a60 <MX_TIM1_Init+0xac>)
 8001a2a:	f00a f9a3 	bl	800bd74 <HAL_TIM_Encoder_Init>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8001a34:	f7ff fc2b 	bl	800128e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a40:	2300      	movs	r3, #0
 8001a42:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a44:	463b      	mov	r3, r7
 8001a46:	4619      	mov	r1, r3
 8001a48:	4805      	ldr	r0, [pc, #20]	@ (8001a60 <MX_TIM1_Init+0xac>)
 8001a4a:	f00b fa63 	bl	800cf14 <HAL_TIMEx_MasterConfigSynchronization>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001a54:	f7ff fc1b 	bl	800128e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a58:	bf00      	nop
 8001a5a:	3730      	adds	r7, #48	@ 0x30
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	24000598 	.word	0x24000598
 8001a64:	40010000 	.word	0x40010000

08001a68 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08a      	sub	sp, #40	@ 0x28
 8001a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a6e:	f107 031c 	add.w	r3, r7, #28
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a7a:	463b      	mov	r3, r7
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	605a      	str	r2, [r3, #4]
 8001a82:	609a      	str	r2, [r3, #8]
 8001a84:	60da      	str	r2, [r3, #12]
 8001a86:	611a      	str	r2, [r3, #16]
 8001a88:	615a      	str	r2, [r3, #20]
 8001a8a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a8c:	4b27      	ldr	r3, [pc, #156]	@ (8001b2c <MX_TIM2_Init+0xc4>)
 8001a8e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a92:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a94:	4b25      	ldr	r3, [pc, #148]	@ (8001b2c <MX_TIM2_Init+0xc4>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a9a:	4b24      	ldr	r3, [pc, #144]	@ (8001b2c <MX_TIM2_Init+0xc4>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8001aa0:	4b22      	ldr	r3, [pc, #136]	@ (8001b2c <MX_TIM2_Init+0xc4>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa6:	4b21      	ldr	r3, [pc, #132]	@ (8001b2c <MX_TIM2_Init+0xc4>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aac:	4b1f      	ldr	r3, [pc, #124]	@ (8001b2c <MX_TIM2_Init+0xc4>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ab2:	481e      	ldr	r0, [pc, #120]	@ (8001b2c <MX_TIM2_Init+0xc4>)
 8001ab4:	f009 fff8 	bl	800baa8 <HAL_TIM_PWM_Init>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001abe:	f7ff fbe6 	bl	800128e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001aca:	f107 031c 	add.w	r3, r7, #28
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4816      	ldr	r0, [pc, #88]	@ (8001b2c <MX_TIM2_Init+0xc4>)
 8001ad2:	f00b fa1f 	bl	800cf14 <HAL_TIMEx_MasterConfigSynchronization>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001adc:	f7ff fbd7 	bl	800128e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ae0:	2360      	movs	r3, #96	@ 0x60
 8001ae2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001aec:	2300      	movs	r3, #0
 8001aee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001af0:	463b      	mov	r3, r7
 8001af2:	2200      	movs	r2, #0
 8001af4:	4619      	mov	r1, r3
 8001af6:	480d      	ldr	r0, [pc, #52]	@ (8001b2c <MX_TIM2_Init+0xc4>)
 8001af8:	f00a fb98 	bl	800c22c <HAL_TIM_PWM_ConfigChannel>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001b02:	f7ff fbc4 	bl	800128e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b06:	463b      	mov	r3, r7
 8001b08:	2208      	movs	r2, #8
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4807      	ldr	r0, [pc, #28]	@ (8001b2c <MX_TIM2_Init+0xc4>)
 8001b0e:	f00a fb8d 	bl	800c22c <HAL_TIM_PWM_ConfigChannel>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001b18:	f7ff fbb9 	bl	800128e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001b1c:	4803      	ldr	r0, [pc, #12]	@ (8001b2c <MX_TIM2_Init+0xc4>)
 8001b1e:	f000 fc13 	bl	8002348 <HAL_TIM_MspPostInit>

}
 8001b22:	bf00      	nop
 8001b24:	3728      	adds	r7, #40	@ 0x28
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	240005e4 	.word	0x240005e4

08001b30 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b08c      	sub	sp, #48	@ 0x30
 8001b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b36:	f107 030c 	add.w	r3, r7, #12
 8001b3a:	2224      	movs	r2, #36	@ 0x24
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f011 f87b 	bl	8012c3a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b44:	463b      	mov	r3, r7
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	605a      	str	r2, [r3, #4]
 8001b4c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b4e:	4b21      	ldr	r3, [pc, #132]	@ (8001bd4 <MX_TIM3_Init+0xa4>)
 8001b50:	4a21      	ldr	r2, [pc, #132]	@ (8001bd8 <MX_TIM3_Init+0xa8>)
 8001b52:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b54:	4b1f      	ldr	r3, [pc, #124]	@ (8001bd4 <MX_TIM3_Init+0xa4>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b5a:	4b1e      	ldr	r3, [pc, #120]	@ (8001bd4 <MX_TIM3_Init+0xa4>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b60:	4b1c      	ldr	r3, [pc, #112]	@ (8001bd4 <MX_TIM3_Init+0xa4>)
 8001b62:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b66:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b68:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd4 <MX_TIM3_Init+0xa4>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b6e:	4b19      	ldr	r3, [pc, #100]	@ (8001bd4 <MX_TIM3_Init+0xa4>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b74:	2303      	movs	r3, #3
 8001b76:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001b78:	2302      	movs	r3, #2
 8001b7a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b80:	2300      	movs	r3, #0
 8001b82:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b84:	2300      	movs	r3, #0
 8001b86:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b90:	2300      	movs	r3, #0
 8001b92:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001b94:	2300      	movs	r3, #0
 8001b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001b98:	f107 030c 	add.w	r3, r7, #12
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	480d      	ldr	r0, [pc, #52]	@ (8001bd4 <MX_TIM3_Init+0xa4>)
 8001ba0:	f00a f8e8 	bl	800bd74 <HAL_TIM_Encoder_Init>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001baa:	f7ff fb70 	bl	800128e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bb6:	463b      	mov	r3, r7
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4806      	ldr	r0, [pc, #24]	@ (8001bd4 <MX_TIM3_Init+0xa4>)
 8001bbc:	f00b f9aa 	bl	800cf14 <HAL_TIMEx_MasterConfigSynchronization>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001bc6:	f7ff fb62 	bl	800128e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001bca:	bf00      	nop
 8001bcc:	3730      	adds	r7, #48	@ 0x30
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	24000630 	.word	0x24000630
 8001bd8:	40000400 	.word	0x40000400

08001bdc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08c      	sub	sp, #48	@ 0x30
 8001be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001be2:	f107 030c 	add.w	r3, r7, #12
 8001be6:	2224      	movs	r2, #36	@ 0x24
 8001be8:	2100      	movs	r1, #0
 8001bea:	4618      	mov	r0, r3
 8001bec:	f011 f825 	bl	8012c3a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bf0:	463b      	mov	r3, r7
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	605a      	str	r2, [r3, #4]
 8001bf8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001bfa:	4b21      	ldr	r3, [pc, #132]	@ (8001c80 <MX_TIM4_Init+0xa4>)
 8001bfc:	4a21      	ldr	r2, [pc, #132]	@ (8001c84 <MX_TIM4_Init+0xa8>)
 8001bfe:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001c00:	4b1f      	ldr	r3, [pc, #124]	@ (8001c80 <MX_TIM4_Init+0xa4>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c06:	4b1e      	ldr	r3, [pc, #120]	@ (8001c80 <MX_TIM4_Init+0xa4>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001c0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001c80 <MX_TIM4_Init+0xa4>)
 8001c0e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c12:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c14:	4b1a      	ldr	r3, [pc, #104]	@ (8001c80 <MX_TIM4_Init+0xa4>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c1a:	4b19      	ldr	r3, [pc, #100]	@ (8001c80 <MX_TIM4_Init+0xa4>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c20:	2303      	movs	r3, #3
 8001c22:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001c24:	2302      	movs	r3, #2
 8001c26:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c30:	2300      	movs	r3, #0
 8001c32:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001c34:	2302      	movs	r3, #2
 8001c36:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001c40:	2300      	movs	r3, #0
 8001c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001c44:	f107 030c 	add.w	r3, r7, #12
 8001c48:	4619      	mov	r1, r3
 8001c4a:	480d      	ldr	r0, [pc, #52]	@ (8001c80 <MX_TIM4_Init+0xa4>)
 8001c4c:	f00a f892 	bl	800bd74 <HAL_TIM_Encoder_Init>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001c56:	f7ff fb1a 	bl	800128e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c62:	463b      	mov	r3, r7
 8001c64:	4619      	mov	r1, r3
 8001c66:	4806      	ldr	r0, [pc, #24]	@ (8001c80 <MX_TIM4_Init+0xa4>)
 8001c68:	f00b f954 	bl	800cf14 <HAL_TIMEx_MasterConfigSynchronization>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001c72:	f7ff fb0c 	bl	800128e <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c76:	bf00      	nop
 8001c78:	3730      	adds	r7, #48	@ 0x30
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	2400067c 	.word	0x2400067c
 8001c84:	40000800 	.word	0x40000800

08001c88 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b08a      	sub	sp, #40	@ 0x28
 8001c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c8e:	f107 031c 	add.w	r3, r7, #28
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	605a      	str	r2, [r3, #4]
 8001c98:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c9a:	463b      	mov	r3, r7
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	605a      	str	r2, [r3, #4]
 8001ca2:	609a      	str	r2, [r3, #8]
 8001ca4:	60da      	str	r2, [r3, #12]
 8001ca6:	611a      	str	r2, [r3, #16]
 8001ca8:	615a      	str	r2, [r3, #20]
 8001caa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001cac:	4b26      	ldr	r3, [pc, #152]	@ (8001d48 <MX_TIM5_Init+0xc0>)
 8001cae:	4a27      	ldr	r2, [pc, #156]	@ (8001d4c <MX_TIM5_Init+0xc4>)
 8001cb0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001cb2:	4b25      	ldr	r3, [pc, #148]	@ (8001d48 <MX_TIM5_Init+0xc0>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb8:	4b23      	ldr	r3, [pc, #140]	@ (8001d48 <MX_TIM5_Init+0xc0>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 8001cbe:	4b22      	ldr	r3, [pc, #136]	@ (8001d48 <MX_TIM5_Init+0xc0>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc4:	4b20      	ldr	r3, [pc, #128]	@ (8001d48 <MX_TIM5_Init+0xc0>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cca:	4b1f      	ldr	r3, [pc, #124]	@ (8001d48 <MX_TIM5_Init+0xc0>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001cd0:	481d      	ldr	r0, [pc, #116]	@ (8001d48 <MX_TIM5_Init+0xc0>)
 8001cd2:	f009 fee9 	bl	800baa8 <HAL_TIM_PWM_Init>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8001cdc:	f7ff fad7 	bl	800128e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001ce8:	f107 031c 	add.w	r3, r7, #28
 8001cec:	4619      	mov	r1, r3
 8001cee:	4816      	ldr	r0, [pc, #88]	@ (8001d48 <MX_TIM5_Init+0xc0>)
 8001cf0:	f00b f910 	bl	800cf14 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8001cfa:	f7ff fac8 	bl	800128e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cfe:	2360      	movs	r3, #96	@ 0x60
 8001d00:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001d02:	2300      	movs	r3, #0
 8001d04:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d06:	2300      	movs	r3, #0
 8001d08:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d0e:	463b      	mov	r3, r7
 8001d10:	2204      	movs	r2, #4
 8001d12:	4619      	mov	r1, r3
 8001d14:	480c      	ldr	r0, [pc, #48]	@ (8001d48 <MX_TIM5_Init+0xc0>)
 8001d16:	f00a fa89 	bl	800c22c <HAL_TIM_PWM_ConfigChannel>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8001d20:	f7ff fab5 	bl	800128e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d24:	463b      	mov	r3, r7
 8001d26:	220c      	movs	r2, #12
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4807      	ldr	r0, [pc, #28]	@ (8001d48 <MX_TIM5_Init+0xc0>)
 8001d2c:	f00a fa7e 	bl	800c22c <HAL_TIM_PWM_ConfigChannel>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8001d36:	f7ff faaa 	bl	800128e <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001d3a:	4803      	ldr	r0, [pc, #12]	@ (8001d48 <MX_TIM5_Init+0xc0>)
 8001d3c:	f000 fb04 	bl	8002348 <HAL_TIM_MspPostInit>

}
 8001d40:	bf00      	nop
 8001d42:	3728      	adds	r7, #40	@ 0x28
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	240006c8 	.word	0x240006c8
 8001d4c:	40000c00 	.word	0x40000c00

08001d50 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08c      	sub	sp, #48	@ 0x30
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d56:	f107 030c 	add.w	r3, r7, #12
 8001d5a:	2224      	movs	r2, #36	@ 0x24
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f010 ff6b 	bl	8012c3a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d64:	463b      	mov	r3, r7
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	605a      	str	r2, [r3, #4]
 8001d6c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001d6e:	4b23      	ldr	r3, [pc, #140]	@ (8001dfc <MX_TIM8_Init+0xac>)
 8001d70:	4a23      	ldr	r2, [pc, #140]	@ (8001e00 <MX_TIM8_Init+0xb0>)
 8001d72:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001d74:	4b21      	ldr	r3, [pc, #132]	@ (8001dfc <MX_TIM8_Init+0xac>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7a:	4b20      	ldr	r3, [pc, #128]	@ (8001dfc <MX_TIM8_Init+0xac>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001d80:	4b1e      	ldr	r3, [pc, #120]	@ (8001dfc <MX_TIM8_Init+0xac>)
 8001d82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d86:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d88:	4b1c      	ldr	r3, [pc, #112]	@ (8001dfc <MX_TIM8_Init+0xac>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8001dfc <MX_TIM8_Init+0xac>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d94:	4b19      	ldr	r3, [pc, #100]	@ (8001dfc <MX_TIM8_Init+0xac>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001da2:	2301      	movs	r3, #1
 8001da4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001da6:	2300      	movs	r3, #0
 8001da8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001daa:	2300      	movs	r3, #0
 8001dac:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001dae:	2302      	movs	r3, #2
 8001db0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001db2:	2301      	movs	r3, #1
 8001db4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001db6:	2300      	movs	r3, #0
 8001db8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001dbe:	f107 030c 	add.w	r3, r7, #12
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	480d      	ldr	r0, [pc, #52]	@ (8001dfc <MX_TIM8_Init+0xac>)
 8001dc6:	f009 ffd5 	bl	800bd74 <HAL_TIM_Encoder_Init>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8001dd0:	f7ff fa5d 	bl	800128e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001de0:	463b      	mov	r3, r7
 8001de2:	4619      	mov	r1, r3
 8001de4:	4805      	ldr	r0, [pc, #20]	@ (8001dfc <MX_TIM8_Init+0xac>)
 8001de6:	f00b f895 	bl	800cf14 <HAL_TIMEx_MasterConfigSynchronization>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001df0:	f7ff fa4d 	bl	800128e <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001df4:	bf00      	nop
 8001df6:	3730      	adds	r7, #48	@ 0x30
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	24000714 	.word	0x24000714
 8001e00:	40010400 	.word	0x40010400

08001e04 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b088      	sub	sp, #32
 8001e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e0a:	f107 0310 	add.w	r3, r7, #16
 8001e0e:	2200      	movs	r2, #0
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	605a      	str	r2, [r3, #4]
 8001e14:	609a      	str	r2, [r3, #8]
 8001e16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e18:	1d3b      	adds	r3, r7, #4
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]
 8001e1e:	605a      	str	r2, [r3, #4]
 8001e20:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001e22:	4b1f      	ldr	r3, [pc, #124]	@ (8001ea0 <MX_TIM15_Init+0x9c>)
 8001e24:	4a1f      	ldr	r2, [pc, #124]	@ (8001ea4 <MX_TIM15_Init+0xa0>)
 8001e26:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 19999;
 8001e28:	4b1d      	ldr	r3, [pc, #116]	@ (8001ea0 <MX_TIM15_Init+0x9c>)
 8001e2a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001e2e:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e30:	4b1b      	ldr	r3, [pc, #108]	@ (8001ea0 <MX_TIM15_Init+0x9c>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 99;
 8001e36:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea0 <MX_TIM15_Init+0x9c>)
 8001e38:	2263      	movs	r2, #99	@ 0x63
 8001e3a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e3c:	4b18      	ldr	r3, [pc, #96]	@ (8001ea0 <MX_TIM15_Init+0x9c>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001e42:	4b17      	ldr	r3, [pc, #92]	@ (8001ea0 <MX_TIM15_Init+0x9c>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e48:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <MX_TIM15_Init+0x9c>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8001e4e:	4814      	ldr	r0, [pc, #80]	@ (8001ea0 <MX_TIM15_Init+0x9c>)
 8001e50:	f009 fd5a 	bl	800b908 <HAL_TIM_Base_Init>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8001e5a:	f7ff fa18 	bl	800128e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e62:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8001e64:	f107 0310 	add.w	r3, r7, #16
 8001e68:	4619      	mov	r1, r3
 8001e6a:	480d      	ldr	r0, [pc, #52]	@ (8001ea0 <MX_TIM15_Init+0x9c>)
 8001e6c:	f00a faf2 	bl	800c454 <HAL_TIM_ConfigClockSource>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8001e76:	f7ff fa0a 	bl	800128e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001e82:	1d3b      	adds	r3, r7, #4
 8001e84:	4619      	mov	r1, r3
 8001e86:	4806      	ldr	r0, [pc, #24]	@ (8001ea0 <MX_TIM15_Init+0x9c>)
 8001e88:	f00b f844 	bl	800cf14 <HAL_TIMEx_MasterConfigSynchronization>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8001e92:	f7ff f9fc 	bl	800128e <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8001e96:	bf00      	nop
 8001e98:	3720      	adds	r7, #32
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	24000760 	.word	0x24000760
 8001ea4:	40014000 	.word	0x40014000

08001ea8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b090      	sub	sp, #64	@ 0x40
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a6d      	ldr	r2, [pc, #436]	@ (800207c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d12f      	bne.n	8001f2a <HAL_TIM_Encoder_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001eca:	4b6d      	ldr	r3, [pc, #436]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001ecc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ed0:	4a6b      	ldr	r2, [pc, #428]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001ed2:	f043 0301 	orr.w	r3, r3, #1
 8001ed6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001eda:	4b69      	ldr	r3, [pc, #420]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001edc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ee0:	f003 0301 	and.w	r3, r3, #1
 8001ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ee8:	4b65      	ldr	r3, [pc, #404]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001eea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eee:	4a64      	ldr	r2, [pc, #400]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001ef0:	f043 0310 	orr.w	r3, r3, #16
 8001ef4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ef8:	4b61      	ldr	r3, [pc, #388]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001efa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001efe:	f003 0310 	and.w	r3, r3, #16
 8001f02:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENC2_A_Pin|ENC2_B_Pin;
 8001f06:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f10:	2300      	movs	r3, #0
 8001f12:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f14:	2300      	movs	r3, #0
 8001f16:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f1c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f20:	4619      	mov	r1, r3
 8001f22:	4858      	ldr	r0, [pc, #352]	@ (8002084 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8001f24:	f004 faf2 	bl	800650c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001f28:	e0a3      	b.n	8002072 <HAL_TIM_Encoder_MspInit+0x1ca>
  else if(tim_encoderHandle->Instance==TIM3)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a56      	ldr	r2, [pc, #344]	@ (8002088 <HAL_TIM_Encoder_MspInit+0x1e0>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d12e      	bne.n	8001f92 <HAL_TIM_Encoder_MspInit+0xea>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f34:	4b52      	ldr	r3, [pc, #328]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001f36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f3a:	4a51      	ldr	r2, [pc, #324]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001f3c:	f043 0302 	orr.w	r3, r3, #2
 8001f40:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001f44:	4b4e      	ldr	r3, [pc, #312]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001f46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	623b      	str	r3, [r7, #32]
 8001f50:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f52:	4b4b      	ldr	r3, [pc, #300]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001f54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f58:	4a49      	ldr	r2, [pc, #292]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001f5a:	f043 0302 	orr.w	r3, r3, #2
 8001f5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f62:	4b47      	ldr	r3, [pc, #284]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001f64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f68:	f003 0302 	and.w	r3, r3, #2
 8001f6c:	61fb      	str	r3, [r7, #28]
 8001f6e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = ENC4_A_Pin|ENC4_B_Pin;
 8001f70:	2330      	movs	r3, #48	@ 0x30
 8001f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f74:	2302      	movs	r3, #2
 8001f76:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f80:	2302      	movs	r3, #2
 8001f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f84:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4840      	ldr	r0, [pc, #256]	@ (800208c <HAL_TIM_Encoder_MspInit+0x1e4>)
 8001f8c:	f004 fabe 	bl	800650c <HAL_GPIO_Init>
}
 8001f90:	e06f      	b.n	8002072 <HAL_TIM_Encoder_MspInit+0x1ca>
  else if(tim_encoderHandle->Instance==TIM4)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a3e      	ldr	r2, [pc, #248]	@ (8002090 <HAL_TIM_Encoder_MspInit+0x1e8>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d137      	bne.n	800200c <HAL_TIM_Encoder_MspInit+0x164>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f9c:	4b38      	ldr	r3, [pc, #224]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001f9e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001fa2:	4a37      	ldr	r2, [pc, #220]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001fa4:	f043 0304 	orr.w	r3, r3, #4
 8001fa8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001fac:	4b34      	ldr	r3, [pc, #208]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001fae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001fb2:	f003 0304 	and.w	r3, r3, #4
 8001fb6:	61bb      	str	r3, [r7, #24]
 8001fb8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fba:	4b31      	ldr	r3, [pc, #196]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001fbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fc0:	4a2f      	ldr	r2, [pc, #188]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001fc2:	f043 0308 	orr.w	r3, r3, #8
 8001fc6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fca:	4b2d      	ldr	r3, [pc, #180]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001fcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fd0:	f003 0308 	and.w	r3, r3, #8
 8001fd4:	617b      	str	r3, [r7, #20]
 8001fd6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENC1_A_Pin|ENC1_B_Pin;
 8001fd8:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fde:	2302      	movs	r3, #2
 8001fe0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001fea:	2302      	movs	r3, #2
 8001fec:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4827      	ldr	r0, [pc, #156]	@ (8002094 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8001ff6:	f004 fa89 	bl	800650c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	201e      	movs	r0, #30
 8002000:	f002 f8f3 	bl	80041ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002004:	201e      	movs	r0, #30
 8002006:	f002 f90a 	bl	800421e <HAL_NVIC_EnableIRQ>
}
 800200a:	e032      	b.n	8002072 <HAL_TIM_Encoder_MspInit+0x1ca>
  else if(tim_encoderHandle->Instance==TIM8)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a21      	ldr	r2, [pc, #132]	@ (8002098 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d12d      	bne.n	8002072 <HAL_TIM_Encoder_MspInit+0x1ca>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002016:	4b1a      	ldr	r3, [pc, #104]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002018:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800201c:	4a18      	ldr	r2, [pc, #96]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800201e:	f043 0302 	orr.w	r3, r3, #2
 8002022:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002026:	4b16      	ldr	r3, [pc, #88]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002028:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	613b      	str	r3, [r7, #16]
 8002032:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002034:	4b12      	ldr	r3, [pc, #72]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002036:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800203a:	4a11      	ldr	r2, [pc, #68]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800203c:	f043 0304 	orr.w	r3, r3, #4
 8002040:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002044:	4b0e      	ldr	r3, [pc, #56]	@ (8002080 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002046:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800204a:	f003 0304 	and.w	r3, r3, #4
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC3_A_Pin|ENC3_B_Pin;
 8002052:	23c0      	movs	r3, #192	@ 0xc0
 8002054:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002056:	2302      	movs	r3, #2
 8002058:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205a:	2300      	movs	r3, #0
 800205c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205e:	2300      	movs	r3, #0
 8002060:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002062:	2303      	movs	r3, #3
 8002064:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002066:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800206a:	4619      	mov	r1, r3
 800206c:	480b      	ldr	r0, [pc, #44]	@ (800209c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800206e:	f004 fa4d 	bl	800650c <HAL_GPIO_Init>
}
 8002072:	bf00      	nop
 8002074:	3740      	adds	r7, #64	@ 0x40
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40010000 	.word	0x40010000
 8002080:	58024400 	.word	0x58024400
 8002084:	58021000 	.word	0x58021000
 8002088:	40000400 	.word	0x40000400
 800208c:	58020400 	.word	0x58020400
 8002090:	40000800 	.word	0x40000800
 8002094:	58020c00 	.word	0x58020c00
 8002098:	40010400 	.word	0x40010400
 800209c:	58020800 	.word	0x58020800

080020a0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020b0:	f040 8082 	bne.w	80021b8 <HAL_TIM_PWM_MspInit+0x118>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020b4:	4b86      	ldr	r3, [pc, #536]	@ (80022d0 <HAL_TIM_PWM_MspInit+0x230>)
 80020b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020ba:	4a85      	ldr	r2, [pc, #532]	@ (80022d0 <HAL_TIM_PWM_MspInit+0x230>)
 80020bc:	f043 0301 	orr.w	r3, r3, #1
 80020c0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80020c4:	4b82      	ldr	r3, [pc, #520]	@ (80022d0 <HAL_TIM_PWM_MspInit+0x230>)
 80020c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	60fb      	str	r3, [r7, #12]
 80020d0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 80020d2:	4b80      	ldr	r3, [pc, #512]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 80020d4:	4a80      	ldr	r2, [pc, #512]	@ (80022d8 <HAL_TIM_PWM_MspInit+0x238>)
 80020d6:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 80020d8:	4b7e      	ldr	r3, [pc, #504]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 80020da:	2212      	movs	r2, #18
 80020dc:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020de:	4b7d      	ldr	r3, [pc, #500]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 80020e0:	2240      	movs	r2, #64	@ 0x40
 80020e2:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020e4:	4b7b      	ldr	r3, [pc, #492]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80020ea:	4b7a      	ldr	r3, [pc, #488]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 80020ec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020f0:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80020f2:	4b78      	ldr	r3, [pc, #480]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 80020f4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80020f8:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80020fa:	4b76      	ldr	r3, [pc, #472]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 80020fc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002100:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8002102:	4b74      	ldr	r3, [pc, #464]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 8002104:	2200      	movs	r2, #0
 8002106:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8002108:	4b72      	ldr	r3, [pc, #456]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 800210a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800210e:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002110:	4b70      	ldr	r3, [pc, #448]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 8002112:	2204      	movs	r2, #4
 8002114:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim2_ch1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8002116:	4b6f      	ldr	r3, [pc, #444]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 8002118:	2200      	movs	r2, #0
 800211a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim2_ch1.Init.MemBurst = DMA_MBURST_SINGLE;
 800211c:	4b6d      	ldr	r3, [pc, #436]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 800211e:	2200      	movs	r2, #0
 8002120:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim2_ch1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002122:	4b6c      	ldr	r3, [pc, #432]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 8002124:	2200      	movs	r2, #0
 8002126:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002128:	486a      	ldr	r0, [pc, #424]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 800212a:	f002 f8a7 	bl	800427c <HAL_DMA_Init>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <HAL_TIM_PWM_MspInit+0x98>
    {
      Error_Handler();
 8002134:	f7ff f8ab 	bl	800128e <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a66      	ldr	r2, [pc, #408]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 800213c:	625a      	str	r2, [r3, #36]	@ 0x24
 800213e:	4a65      	ldr	r2, [pc, #404]	@ (80022d4 <HAL_TIM_PWM_MspInit+0x234>)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream1;
 8002144:	4b65      	ldr	r3, [pc, #404]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 8002146:	4a66      	ldr	r2, [pc, #408]	@ (80022e0 <HAL_TIM_PWM_MspInit+0x240>)
 8002148:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 800214a:	4b64      	ldr	r3, [pc, #400]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 800214c:	2214      	movs	r2, #20
 800214e:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002150:	4b62      	ldr	r3, [pc, #392]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 8002152:	2240      	movs	r2, #64	@ 0x40
 8002154:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002156:	4b61      	ldr	r3, [pc, #388]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 8002158:	2200      	movs	r2, #0
 800215a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800215c:	4b5f      	ldr	r3, [pc, #380]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 800215e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002162:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002164:	4b5d      	ldr	r3, [pc, #372]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 8002166:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800216a:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800216c:	4b5b      	ldr	r3, [pc, #364]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 800216e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002172:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 8002174:	4b59      	ldr	r3, [pc, #356]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 8002176:	2200      	movs	r2, #0
 8002178:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 800217a:	4b58      	ldr	r3, [pc, #352]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 800217c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002180:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002182:	4b56      	ldr	r3, [pc, #344]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 8002184:	2204      	movs	r2, #4
 8002186:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim2_ch3.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8002188:	4b54      	ldr	r3, [pc, #336]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 800218a:	2200      	movs	r2, #0
 800218c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim2_ch3.Init.MemBurst = DMA_MBURST_SINGLE;
 800218e:	4b53      	ldr	r3, [pc, #332]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 8002190:	2200      	movs	r2, #0
 8002192:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim2_ch3.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002194:	4b51      	ldr	r3, [pc, #324]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 8002196:	2200      	movs	r2, #0
 8002198:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 800219a:	4850      	ldr	r0, [pc, #320]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 800219c:	f002 f86e 	bl	800427c <HAL_DMA_Init>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <HAL_TIM_PWM_MspInit+0x10a>
    {
      Error_Handler();
 80021a6:	f7ff f872 	bl	800128e <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a4b      	ldr	r2, [pc, #300]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 80021ae:	62da      	str	r2, [r3, #44]	@ 0x2c
 80021b0:	4a4a      	ldr	r2, [pc, #296]	@ (80022dc <HAL_TIM_PWM_MspInit+0x23c>)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80021b6:	e086      	b.n	80022c6 <HAL_TIM_PWM_MspInit+0x226>
  else if(tim_pwmHandle->Instance==TIM5)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a49      	ldr	r2, [pc, #292]	@ (80022e4 <HAL_TIM_PWM_MspInit+0x244>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	f040 8081 	bne.w	80022c6 <HAL_TIM_PWM_MspInit+0x226>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80021c4:	4b42      	ldr	r3, [pc, #264]	@ (80022d0 <HAL_TIM_PWM_MspInit+0x230>)
 80021c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80021ca:	4a41      	ldr	r2, [pc, #260]	@ (80022d0 <HAL_TIM_PWM_MspInit+0x230>)
 80021cc:	f043 0308 	orr.w	r3, r3, #8
 80021d0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80021d4:	4b3e      	ldr	r3, [pc, #248]	@ (80022d0 <HAL_TIM_PWM_MspInit+0x230>)
 80021d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80021da:	f003 0308 	and.w	r3, r3, #8
 80021de:	60bb      	str	r3, [r7, #8]
 80021e0:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch4.Instance = DMA1_Stream3;
 80021e2:	4b41      	ldr	r3, [pc, #260]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 80021e4:	4a41      	ldr	r2, [pc, #260]	@ (80022ec <HAL_TIM_PWM_MspInit+0x24c>)
 80021e6:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 80021e8:	4b3f      	ldr	r3, [pc, #252]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 80021ea:	223a      	movs	r2, #58	@ 0x3a
 80021ec:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021ee:	4b3e      	ldr	r3, [pc, #248]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 80021f0:	2240      	movs	r2, #64	@ 0x40
 80021f2:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 80021f4:	4b3c      	ldr	r3, [pc, #240]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 80021fa:	4b3b      	ldr	r3, [pc, #236]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 80021fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002200:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002202:	4b39      	ldr	r3, [pc, #228]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 8002204:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002208:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800220a:	4b37      	ldr	r3, [pc, #220]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 800220c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002210:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 8002212:	4b35      	ldr	r3, [pc, #212]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 8002214:	2200      	movs	r2, #0
 8002216:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 8002218:	4b33      	ldr	r3, [pc, #204]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 800221a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800221e:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002220:	4b31      	ldr	r3, [pc, #196]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 8002222:	2204      	movs	r2, #4
 8002224:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim5_ch4.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8002226:	4b30      	ldr	r3, [pc, #192]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 8002228:	2200      	movs	r2, #0
 800222a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim5_ch4.Init.MemBurst = DMA_MBURST_SINGLE;
 800222c:	4b2e      	ldr	r3, [pc, #184]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 800222e:	2200      	movs	r2, #0
 8002230:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim5_ch4.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002232:	4b2d      	ldr	r3, [pc, #180]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 8002234:	2200      	movs	r2, #0
 8002236:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
 8002238:	482b      	ldr	r0, [pc, #172]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 800223a:	f002 f81f 	bl	800427c <HAL_DMA_Init>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <HAL_TIM_PWM_MspInit+0x1a8>
      Error_Handler();
 8002244:	f7ff f823 	bl	800128e <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	4a27      	ldr	r2, [pc, #156]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 800224c:	631a      	str	r2, [r3, #48]	@ 0x30
 800224e:	4a26      	ldr	r2, [pc, #152]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x248>)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim5_ch2.Instance = DMA1_Stream4;
 8002254:	4b26      	ldr	r3, [pc, #152]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 8002256:	4a27      	ldr	r2, [pc, #156]	@ (80022f4 <HAL_TIM_PWM_MspInit+0x254>)
 8002258:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch2.Init.Request = DMA_REQUEST_TIM5_CH2;
 800225a:	4b25      	ldr	r3, [pc, #148]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 800225c:	2238      	movs	r2, #56	@ 0x38
 800225e:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002260:	4b23      	ldr	r3, [pc, #140]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 8002262:	2240      	movs	r2, #64	@ 0x40
 8002264:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002266:	4b22      	ldr	r3, [pc, #136]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 8002268:	2200      	movs	r2, #0
 800226a:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800226c:	4b20      	ldr	r3, [pc, #128]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 800226e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002272:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002274:	4b1e      	ldr	r3, [pc, #120]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 8002276:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800227a:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800227c:	4b1c      	ldr	r3, [pc, #112]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 800227e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002282:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch2.Init.Mode = DMA_NORMAL;
 8002284:	4b1a      	ldr	r3, [pc, #104]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 8002286:	2200      	movs	r2, #0
 8002288:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 800228a:	4b19      	ldr	r3, [pc, #100]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 800228c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002290:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch2.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002292:	4b17      	ldr	r3, [pc, #92]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 8002294:	2204      	movs	r2, #4
 8002296:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim5_ch2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8002298:	4b15      	ldr	r3, [pc, #84]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 800229a:	2200      	movs	r2, #0
 800229c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim5_ch2.Init.MemBurst = DMA_MBURST_SINGLE;
 800229e:	4b14      	ldr	r3, [pc, #80]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim5_ch2.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80022a4:	4b12      	ldr	r3, [pc, #72]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 80022aa:	4811      	ldr	r0, [pc, #68]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 80022ac:	f001 ffe6 	bl	800427c <HAL_DMA_Init>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <HAL_TIM_PWM_MspInit+0x21a>
      Error_Handler();
 80022b6:	f7fe ffea 	bl	800128e <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a0c      	ldr	r2, [pc, #48]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 80022be:	629a      	str	r2, [r3, #40]	@ 0x28
 80022c0:	4a0b      	ldr	r2, [pc, #44]	@ (80022f0 <HAL_TIM_PWM_MspInit+0x250>)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80022c6:	bf00      	nop
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	58024400 	.word	0x58024400
 80022d4:	240007ac 	.word	0x240007ac
 80022d8:	40020088 	.word	0x40020088
 80022dc:	24000824 	.word	0x24000824
 80022e0:	40020028 	.word	0x40020028
 80022e4:	40000c00 	.word	0x40000c00
 80022e8:	2400089c 	.word	0x2400089c
 80022ec:	40020058 	.word	0x40020058
 80022f0:	24000914 	.word	0x24000914
 80022f4:	40020070 	.word	0x40020070

080022f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM15)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a0e      	ldr	r2, [pc, #56]	@ (8002340 <HAL_TIM_Base_MspInit+0x48>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d116      	bne.n	8002338 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* TIM15 clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 800230a:	4b0e      	ldr	r3, [pc, #56]	@ (8002344 <HAL_TIM_Base_MspInit+0x4c>)
 800230c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002310:	4a0c      	ldr	r2, [pc, #48]	@ (8002344 <HAL_TIM_Base_MspInit+0x4c>)
 8002312:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002316:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800231a:	4b0a      	ldr	r3, [pc, #40]	@ (8002344 <HAL_TIM_Base_MspInit+0x4c>)
 800231c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002320:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002324:	60fb      	str	r3, [r7, #12]
 8002326:	68fb      	ldr	r3, [r7, #12]

    /* TIM15 interrupt Init */
    HAL_NVIC_SetPriority(TIM15_IRQn, 0, 0);
 8002328:	2200      	movs	r2, #0
 800232a:	2100      	movs	r1, #0
 800232c:	2074      	movs	r0, #116	@ 0x74
 800232e:	f001 ff5c 	bl	80041ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 8002332:	2074      	movs	r0, #116	@ 0x74
 8002334:	f001 ff73 	bl	800421e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8002338:	bf00      	nop
 800233a:	3710      	adds	r7, #16
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	40014000 	.word	0x40014000
 8002344:	58024400 	.word	0x58024400

08002348 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b08a      	sub	sp, #40	@ 0x28
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002350:	f107 0314 	add.w	r3, r7, #20
 8002354:	2200      	movs	r2, #0
 8002356:	601a      	str	r2, [r3, #0]
 8002358:	605a      	str	r2, [r3, #4]
 800235a:	609a      	str	r2, [r3, #8]
 800235c:	60da      	str	r2, [r3, #12]
 800235e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002368:	d11f      	bne.n	80023aa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800236a:	4b24      	ldr	r3, [pc, #144]	@ (80023fc <HAL_TIM_MspPostInit+0xb4>)
 800236c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002370:	4a22      	ldr	r2, [pc, #136]	@ (80023fc <HAL_TIM_MspPostInit+0xb4>)
 8002372:	f043 0301 	orr.w	r3, r3, #1
 8002376:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800237a:	4b20      	ldr	r3, [pc, #128]	@ (80023fc <HAL_TIM_MspPostInit+0xb4>)
 800237c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002380:	f003 0301 	and.w	r3, r3, #1
 8002384:	613b      	str	r3, [r7, #16]
 8002386:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = M3_Pin|M2_Pin;
 8002388:	2305      	movs	r3, #5
 800238a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800238c:	2302      	movs	r3, #2
 800238e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002390:	2300      	movs	r3, #0
 8002392:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002394:	2300      	movs	r3, #0
 8002396:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002398:	2301      	movs	r3, #1
 800239a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800239c:	f107 0314 	add.w	r3, r7, #20
 80023a0:	4619      	mov	r1, r3
 80023a2:	4817      	ldr	r0, [pc, #92]	@ (8002400 <HAL_TIM_MspPostInit+0xb8>)
 80023a4:	f004 f8b2 	bl	800650c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80023a8:	e023      	b.n	80023f2 <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM5)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a15      	ldr	r2, [pc, #84]	@ (8002404 <HAL_TIM_MspPostInit+0xbc>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d11e      	bne.n	80023f2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b4:	4b11      	ldr	r3, [pc, #68]	@ (80023fc <HAL_TIM_MspPostInit+0xb4>)
 80023b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023ba:	4a10      	ldr	r2, [pc, #64]	@ (80023fc <HAL_TIM_MspPostInit+0xb4>)
 80023bc:	f043 0301 	orr.w	r3, r3, #1
 80023c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023c4:	4b0d      	ldr	r3, [pc, #52]	@ (80023fc <HAL_TIM_MspPostInit+0xb4>)
 80023c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	60fb      	str	r3, [r7, #12]
 80023d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = M4_Pin|M1_Pin;
 80023d2:	230a      	movs	r3, #10
 80023d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d6:	2302      	movs	r3, #2
 80023d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023da:	2300      	movs	r3, #0
 80023dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023de:	2300      	movs	r3, #0
 80023e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80023e2:	2302      	movs	r3, #2
 80023e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e6:	f107 0314 	add.w	r3, r7, #20
 80023ea:	4619      	mov	r1, r3
 80023ec:	4804      	ldr	r0, [pc, #16]	@ (8002400 <HAL_TIM_MspPostInit+0xb8>)
 80023ee:	f004 f88d 	bl	800650c <HAL_GPIO_Init>
}
 80023f2:	bf00      	nop
 80023f4:	3728      	adds	r7, #40	@ 0x28
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	58024400 	.word	0x58024400
 8002400:	58020000 	.word	0x58020000
 8002404:	40000c00 	.word	0x40000c00

08002408 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002408:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002440 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800240c:	f7fe f938 	bl	8000680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002410:	480c      	ldr	r0, [pc, #48]	@ (8002444 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002412:	490d      	ldr	r1, [pc, #52]	@ (8002448 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002414:	4a0d      	ldr	r2, [pc, #52]	@ (800244c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002416:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002418:	e002      	b.n	8002420 <LoopCopyDataInit>

0800241a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800241a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800241c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800241e:	3304      	adds	r3, #4

08002420 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002420:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002422:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002424:	d3f9      	bcc.n	800241a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002426:	4a0a      	ldr	r2, [pc, #40]	@ (8002450 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002428:	4c0a      	ldr	r4, [pc, #40]	@ (8002454 <LoopFillZerobss+0x22>)
  movs r3, #0
 800242a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800242c:	e001      	b.n	8002432 <LoopFillZerobss>

0800242e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800242e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002430:	3204      	adds	r2, #4

08002432 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002432:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002434:	d3fb      	bcc.n	800242e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002436:	f010 fc59 	bl	8012cec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800243a:	f7fe fd25 	bl	8000e88 <main>
  bx  lr
 800243e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002440:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002444:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002448:	240002f4 	.word	0x240002f4
  ldr r2, =_sidata
 800244c:	08014e50 	.word	0x08014e50
  ldr r2, =_sbss
 8002450:	240002f4 	.word	0x240002f4
  ldr r4, =_ebss
 8002454:	24002760 	.word	0x24002760

08002458 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002458:	e7fe      	b.n	8002458 <ADC3_IRQHandler>
	...

0800245c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b08c      	sub	sp, #48	@ 0x30
 8002460:	af00      	add	r7, sp, #0
 8002462:	4603      	mov	r3, r0
 8002464:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002466:	2300      	movs	r3, #0
 8002468:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800246a:	79fb      	ldrb	r3, [r7, #7]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d009      	beq.n	8002484 <BSP_LED_Init+0x28>
 8002470:	79fb      	ldrb	r3, [r7, #7]
 8002472:	2b01      	cmp	r3, #1
 8002474:	d006      	beq.n	8002484 <BSP_LED_Init+0x28>
 8002476:	79fb      	ldrb	r3, [r7, #7]
 8002478:	2b02      	cmp	r3, #2
 800247a:	d003      	beq.n	8002484 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800247c:	f06f 0301 	mvn.w	r3, #1
 8002480:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002482:	e055      	b.n	8002530 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8002484:	79fb      	ldrb	r3, [r7, #7]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d10f      	bne.n	80024aa <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 800248a:	4b2c      	ldr	r3, [pc, #176]	@ (800253c <BSP_LED_Init+0xe0>)
 800248c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002490:	4a2a      	ldr	r2, [pc, #168]	@ (800253c <BSP_LED_Init+0xe0>)
 8002492:	f043 0302 	orr.w	r3, r3, #2
 8002496:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800249a:	4b28      	ldr	r3, [pc, #160]	@ (800253c <BSP_LED_Init+0xe0>)
 800249c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024a0:	f003 0302 	and.w	r3, r3, #2
 80024a4:	617b      	str	r3, [r7, #20]
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	e021      	b.n	80024ee <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 80024aa:	79fb      	ldrb	r3, [r7, #7]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d10f      	bne.n	80024d0 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 80024b0:	4b22      	ldr	r3, [pc, #136]	@ (800253c <BSP_LED_Init+0xe0>)
 80024b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024b6:	4a21      	ldr	r2, [pc, #132]	@ (800253c <BSP_LED_Init+0xe0>)
 80024b8:	f043 0310 	orr.w	r3, r3, #16
 80024bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024c0:	4b1e      	ldr	r3, [pc, #120]	@ (800253c <BSP_LED_Init+0xe0>)
 80024c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024c6:	f003 0310 	and.w	r3, r3, #16
 80024ca:	613b      	str	r3, [r7, #16]
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	e00e      	b.n	80024ee <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 80024d0:	4b1a      	ldr	r3, [pc, #104]	@ (800253c <BSP_LED_Init+0xe0>)
 80024d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024d6:	4a19      	ldr	r2, [pc, #100]	@ (800253c <BSP_LED_Init+0xe0>)
 80024d8:	f043 0302 	orr.w	r3, r3, #2
 80024dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024e0:	4b16      	ldr	r3, [pc, #88]	@ (800253c <BSP_LED_Init+0xe0>)
 80024e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	60fb      	str	r3, [r7, #12]
 80024ec:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80024ee:	79fb      	ldrb	r3, [r7, #7]
 80024f0:	4a13      	ldr	r2, [pc, #76]	@ (8002540 <BSP_LED_Init+0xe4>)
 80024f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024f6:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80024f8:	2301      	movs	r3, #1
 80024fa:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80024fc:	2300      	movs	r3, #0
 80024fe:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002500:	2303      	movs	r3, #3
 8002502:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8002504:	79fb      	ldrb	r3, [r7, #7]
 8002506:	4a0f      	ldr	r2, [pc, #60]	@ (8002544 <BSP_LED_Init+0xe8>)
 8002508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800250c:	f107 0218 	add.w	r2, r7, #24
 8002510:	4611      	mov	r1, r2
 8002512:	4618      	mov	r0, r3
 8002514:	f003 fffa 	bl	800650c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	4a0a      	ldr	r2, [pc, #40]	@ (8002544 <BSP_LED_Init+0xe8>)
 800251c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002520:	79fb      	ldrb	r3, [r7, #7]
 8002522:	4a07      	ldr	r2, [pc, #28]	@ (8002540 <BSP_LED_Init+0xe4>)
 8002524:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002528:	2200      	movs	r2, #0
 800252a:	4619      	mov	r1, r3
 800252c:	f004 f99e 	bl	800686c <HAL_GPIO_WritePin>
  }

  return ret;
 8002530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002532:	4618      	mov	r0, r3
 8002534:	3730      	adds	r7, #48	@ 0x30
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	58024400 	.word	0x58024400
 8002540:	08014a98 	.word	0x08014a98
 8002544:	24000018 	.word	0x24000018

08002548 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b088      	sub	sp, #32
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	460a      	mov	r2, r1
 8002552:	71fb      	strb	r3, [r7, #7]
 8002554:	4613      	mov	r3, r2
 8002556:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8002558:	4b2e      	ldr	r3, [pc, #184]	@ (8002614 <BSP_PB_Init+0xcc>)
 800255a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800255e:	4a2d      	ldr	r2, [pc, #180]	@ (8002614 <BSP_PB_Init+0xcc>)
 8002560:	f043 0304 	orr.w	r3, r3, #4
 8002564:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002568:	4b2a      	ldr	r3, [pc, #168]	@ (8002614 <BSP_PB_Init+0xcc>)
 800256a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800256e:	f003 0304 	and.w	r3, r3, #4
 8002572:	60bb      	str	r3, [r7, #8]
 8002574:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8002576:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800257a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 800257c:	2302      	movs	r3, #2
 800257e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002580:	2302      	movs	r3, #2
 8002582:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8002584:	79bb      	ldrb	r3, [r7, #6]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d10c      	bne.n	80025a4 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800258a:	2300      	movs	r3, #0
 800258c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800258e:	79fb      	ldrb	r3, [r7, #7]
 8002590:	4a21      	ldr	r2, [pc, #132]	@ (8002618 <BSP_PB_Init+0xd0>)
 8002592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002596:	f107 020c 	add.w	r2, r7, #12
 800259a:	4611      	mov	r1, r2
 800259c:	4618      	mov	r0, r3
 800259e:	f003 ffb5 	bl	800650c <HAL_GPIO_Init>
 80025a2:	e031      	b.n	8002608 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80025a4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80025a8:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80025aa:	79fb      	ldrb	r3, [r7, #7]
 80025ac:	4a1a      	ldr	r2, [pc, #104]	@ (8002618 <BSP_PB_Init+0xd0>)
 80025ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025b2:	f107 020c 	add.w	r2, r7, #12
 80025b6:	4611      	mov	r1, r2
 80025b8:	4618      	mov	r0, r3
 80025ba:	f003 ffa7 	bl	800650c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80025be:	79fb      	ldrb	r3, [r7, #7]
 80025c0:	00db      	lsls	r3, r3, #3
 80025c2:	4a16      	ldr	r2, [pc, #88]	@ (800261c <BSP_PB_Init+0xd4>)
 80025c4:	441a      	add	r2, r3
 80025c6:	79fb      	ldrb	r3, [r7, #7]
 80025c8:	4915      	ldr	r1, [pc, #84]	@ (8002620 <BSP_PB_Init+0xd8>)
 80025ca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80025ce:	4619      	mov	r1, r3
 80025d0:	4610      	mov	r0, r2
 80025d2:	f003 ff4a 	bl	800646a <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80025d6:	79fb      	ldrb	r3, [r7, #7]
 80025d8:	00db      	lsls	r3, r3, #3
 80025da:	4a10      	ldr	r2, [pc, #64]	@ (800261c <BSP_PB_Init+0xd4>)
 80025dc:	1898      	adds	r0, r3, r2
 80025de:	79fb      	ldrb	r3, [r7, #7]
 80025e0:	4a10      	ldr	r2, [pc, #64]	@ (8002624 <BSP_PB_Init+0xdc>)
 80025e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025e6:	461a      	mov	r2, r3
 80025e8:	2100      	movs	r1, #0
 80025ea:	f003 ff1f 	bl	800642c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80025ee:	2028      	movs	r0, #40	@ 0x28
 80025f0:	79fb      	ldrb	r3, [r7, #7]
 80025f2:	4a0d      	ldr	r2, [pc, #52]	@ (8002628 <BSP_PB_Init+0xe0>)
 80025f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f8:	2200      	movs	r2, #0
 80025fa:	4619      	mov	r1, r3
 80025fc:	f001 fdf5 	bl	80041ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002600:	2328      	movs	r3, #40	@ 0x28
 8002602:	4618      	mov	r0, r3
 8002604:	f001 fe0b 	bl	800421e <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3720      	adds	r7, #32
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	58024400 	.word	0x58024400
 8002618:	24000024 	.word	0x24000024
 800261c:	2400098c 	.word	0x2400098c
 8002620:	08014aa0 	.word	0x08014aa0
 8002624:	24000028 	.word	0x24000028
 8002628:	2400002c 	.word	0x2400002c

0800262c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	4603      	mov	r3, r0
 8002634:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8002636:	79fb      	ldrb	r3, [r7, #7]
 8002638:	00db      	lsls	r3, r3, #3
 800263a:	4a04      	ldr	r2, [pc, #16]	@ (800264c <BSP_PB_IRQHandler+0x20>)
 800263c:	4413      	add	r3, r2
 800263e:	4618      	mov	r0, r3
 8002640:	f003 ff28 	bl	8006494 <HAL_EXTI_IRQHandler>
}
 8002644:	bf00      	nop
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	2400098c 	.word	0x2400098c

08002650 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 800265a:	bf00      	nop
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
	...

08002668 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	6039      	str	r1, [r7, #0]
 8002672:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002674:	2300      	movs	r3, #0
 8002676:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8002678:	79fb      	ldrb	r3, [r7, #7]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800267e:	f06f 0301 	mvn.w	r3, #1
 8002682:	60fb      	str	r3, [r7, #12]
 8002684:	e018      	b.n	80026b8 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8002686:	79fb      	ldrb	r3, [r7, #7]
 8002688:	2294      	movs	r2, #148	@ 0x94
 800268a:	fb02 f303 	mul.w	r3, r2, r3
 800268e:	4a0d      	ldr	r2, [pc, #52]	@ (80026c4 <BSP_COM_Init+0x5c>)
 8002690:	4413      	add	r3, r2
 8002692:	4618      	mov	r0, r3
 8002694:	f000 f86e 	bl	8002774 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	2294      	movs	r2, #148	@ 0x94
 800269c:	fb02 f303 	mul.w	r3, r2, r3
 80026a0:	4a08      	ldr	r2, [pc, #32]	@ (80026c4 <BSP_COM_Init+0x5c>)
 80026a2:	4413      	add	r3, r2
 80026a4:	6839      	ldr	r1, [r7, #0]
 80026a6:	4618      	mov	r0, r3
 80026a8:	f000 f80e 	bl	80026c8 <MX_USART3_Init>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d002      	beq.n	80026b8 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80026b2:	f06f 0303 	mvn.w	r3, #3
 80026b6:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80026b8:	68fb      	ldr	r3, [r7, #12]
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3710      	adds	r7, #16
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	24000994 	.word	0x24000994

080026c8 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80026d2:	4b15      	ldr	r3, [pc, #84]	@ (8002728 <MX_USART3_Init+0x60>)
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	220c      	movs	r2, #12
 80026e6:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	895b      	ldrh	r3, [r3, #10]
 80026ec:	461a      	mov	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685a      	ldr	r2, [r3, #4]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	891b      	ldrh	r3, [r3, #8]
 80026fe:	461a      	mov	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	899b      	ldrh	r3, [r3, #12]
 8002708:	461a      	mov	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002714:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f00a fca8 	bl	800d06c <HAL_UART_Init>
 800271c:	4603      	mov	r3, r0
}
 800271e:	4618      	mov	r0, r3
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	24000014 	.word	0x24000014

0800272c <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8002734:	4b09      	ldr	r3, [pc, #36]	@ (800275c <__io_putchar+0x30>)
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	461a      	mov	r2, r3
 800273a:	2394      	movs	r3, #148	@ 0x94
 800273c:	fb02 f303 	mul.w	r3, r2, r3
 8002740:	4a07      	ldr	r2, [pc, #28]	@ (8002760 <__io_putchar+0x34>)
 8002742:	1898      	adds	r0, r3, r2
 8002744:	1d39      	adds	r1, r7, #4
 8002746:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800274a:	2201      	movs	r2, #1
 800274c:	f00a fce8 	bl	800d120 <HAL_UART_Transmit>
  return ch;
 8002750:	687b      	ldr	r3, [r7, #4]
}
 8002752:	4618      	mov	r0, r3
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	24000a28 	.word	0x24000a28
 8002760:	24000994 	.word	0x24000994

08002764 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002768:	2000      	movs	r0, #0
 800276a:	f7ff ff71 	bl	8002650 <BSP_PB_Callback>
}
 800276e:	bf00      	nop
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b08a      	sub	sp, #40	@ 0x28
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 800277c:	4b27      	ldr	r3, [pc, #156]	@ (800281c <COM1_MspInit+0xa8>)
 800277e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002782:	4a26      	ldr	r2, [pc, #152]	@ (800281c <COM1_MspInit+0xa8>)
 8002784:	f043 0308 	orr.w	r3, r3, #8
 8002788:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800278c:	4b23      	ldr	r3, [pc, #140]	@ (800281c <COM1_MspInit+0xa8>)
 800278e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002792:	f003 0308 	and.w	r3, r3, #8
 8002796:	613b      	str	r3, [r7, #16]
 8002798:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800279a:	4b20      	ldr	r3, [pc, #128]	@ (800281c <COM1_MspInit+0xa8>)
 800279c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027a0:	4a1e      	ldr	r2, [pc, #120]	@ (800281c <COM1_MspInit+0xa8>)
 80027a2:	f043 0308 	orr.w	r3, r3, #8
 80027a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027aa:	4b1c      	ldr	r3, [pc, #112]	@ (800281c <COM1_MspInit+0xa8>)
 80027ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027b0:	f003 0308 	and.w	r3, r3, #8
 80027b4:	60fb      	str	r3, [r7, #12]
 80027b6:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80027b8:	4b18      	ldr	r3, [pc, #96]	@ (800281c <COM1_MspInit+0xa8>)
 80027ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80027be:	4a17      	ldr	r2, [pc, #92]	@ (800281c <COM1_MspInit+0xa8>)
 80027c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80027c8:	4b14      	ldr	r3, [pc, #80]	@ (800281c <COM1_MspInit+0xa8>)
 80027ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80027ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027d2:	60bb      	str	r3, [r7, #8]
 80027d4:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 80027d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027da:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80027dc:	2302      	movs	r3, #2
 80027de:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80027e0:	2302      	movs	r3, #2
 80027e2:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80027e4:	2301      	movs	r3, #1
 80027e6:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80027e8:	2307      	movs	r3, #7
 80027ea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80027ec:	f107 0314 	add.w	r3, r7, #20
 80027f0:	4619      	mov	r1, r3
 80027f2:	480b      	ldr	r0, [pc, #44]	@ (8002820 <COM1_MspInit+0xac>)
 80027f4:	f003 fe8a 	bl	800650c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80027f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027fc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80027fe:	2302      	movs	r3, #2
 8002800:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8002802:	2307      	movs	r3, #7
 8002804:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8002806:	f107 0314 	add.w	r3, r7, #20
 800280a:	4619      	mov	r1, r3
 800280c:	4804      	ldr	r0, [pc, #16]	@ (8002820 <COM1_MspInit+0xac>)
 800280e:	f003 fe7d 	bl	800650c <HAL_GPIO_Init>
}
 8002812:	bf00      	nop
 8002814:	3728      	adds	r7, #40	@ 0x28
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	58024400 	.word	0x58024400
 8002820:	58020c00 	.word	0x58020c00

08002824 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800282a:	2003      	movs	r0, #3
 800282c:	f001 fcd2 	bl	80041d4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002830:	f006 f996 	bl	8008b60 <HAL_RCC_GetSysClockFreq>
 8002834:	4602      	mov	r2, r0
 8002836:	4b15      	ldr	r3, [pc, #84]	@ (800288c <HAL_Init+0x68>)
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	0a1b      	lsrs	r3, r3, #8
 800283c:	f003 030f 	and.w	r3, r3, #15
 8002840:	4913      	ldr	r1, [pc, #76]	@ (8002890 <HAL_Init+0x6c>)
 8002842:	5ccb      	ldrb	r3, [r1, r3]
 8002844:	f003 031f 	and.w	r3, r3, #31
 8002848:	fa22 f303 	lsr.w	r3, r2, r3
 800284c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800284e:	4b0f      	ldr	r3, [pc, #60]	@ (800288c <HAL_Init+0x68>)
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	f003 030f 	and.w	r3, r3, #15
 8002856:	4a0e      	ldr	r2, [pc, #56]	@ (8002890 <HAL_Init+0x6c>)
 8002858:	5cd3      	ldrb	r3, [r2, r3]
 800285a:	f003 031f 	and.w	r3, r3, #31
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	fa22 f303 	lsr.w	r3, r2, r3
 8002864:	4a0b      	ldr	r2, [pc, #44]	@ (8002894 <HAL_Init+0x70>)
 8002866:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002868:	4a0b      	ldr	r2, [pc, #44]	@ (8002898 <HAL_Init+0x74>)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800286e:	2000      	movs	r0, #0
 8002870:	f000 f814 	bl	800289c <HAL_InitTick>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e002      	b.n	8002884 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800287e:	f7fe fd0d 	bl	800129c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	3708      	adds	r7, #8
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	58024400 	.word	0x58024400
 8002890:	08014a88 	.word	0x08014a88
 8002894:	24000004 	.word	0x24000004
 8002898:	24000000 	.word	0x24000000

0800289c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b082      	sub	sp, #8
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80028a4:	4b15      	ldr	r3, [pc, #84]	@ (80028fc <HAL_InitTick+0x60>)
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d101      	bne.n	80028b0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e021      	b.n	80028f4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80028b0:	4b13      	ldr	r3, [pc, #76]	@ (8002900 <HAL_InitTick+0x64>)
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	4b11      	ldr	r3, [pc, #68]	@ (80028fc <HAL_InitTick+0x60>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	4619      	mov	r1, r3
 80028ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028be:	fbb3 f3f1 	udiv	r3, r3, r1
 80028c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028c6:	4618      	mov	r0, r3
 80028c8:	f001 fcb7 	bl	800423a <HAL_SYSTICK_Config>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e00e      	b.n	80028f4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2b0f      	cmp	r3, #15
 80028da:	d80a      	bhi.n	80028f2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028dc:	2200      	movs	r2, #0
 80028de:	6879      	ldr	r1, [r7, #4]
 80028e0:	f04f 30ff 	mov.w	r0, #4294967295
 80028e4:	f001 fc81 	bl	80041ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028e8:	4a06      	ldr	r2, [pc, #24]	@ (8002904 <HAL_InitTick+0x68>)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
 80028f0:	e000      	b.n	80028f4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3708      	adds	r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	24000034 	.word	0x24000034
 8002900:	24000000 	.word	0x24000000
 8002904:	24000030 	.word	0x24000030

08002908 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800290c:	4b06      	ldr	r3, [pc, #24]	@ (8002928 <HAL_IncTick+0x20>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	461a      	mov	r2, r3
 8002912:	4b06      	ldr	r3, [pc, #24]	@ (800292c <HAL_IncTick+0x24>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4413      	add	r3, r2
 8002918:	4a04      	ldr	r2, [pc, #16]	@ (800292c <HAL_IncTick+0x24>)
 800291a:	6013      	str	r3, [r2, #0]
}
 800291c:	bf00      	nop
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	24000034 	.word	0x24000034
 800292c:	24000a2c 	.word	0x24000a2c

08002930 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  return uwTick;
 8002934:	4b03      	ldr	r3, [pc, #12]	@ (8002944 <HAL_GetTick+0x14>)
 8002936:	681b      	ldr	r3, [r3, #0]
}
 8002938:	4618      	mov	r0, r3
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	24000a2c 	.word	0x24000a2c

08002948 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002950:	f7ff ffee 	bl	8002930 <HAL_GetTick>
 8002954:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002960:	d005      	beq.n	800296e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002962:	4b0a      	ldr	r3, [pc, #40]	@ (800298c <HAL_Delay+0x44>)
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	461a      	mov	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	4413      	add	r3, r2
 800296c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800296e:	bf00      	nop
 8002970:	f7ff ffde 	bl	8002930 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	68fa      	ldr	r2, [r7, #12]
 800297c:	429a      	cmp	r2, r3
 800297e:	d8f7      	bhi.n	8002970 <HAL_Delay+0x28>
  {
  }
}
 8002980:	bf00      	nop
 8002982:	bf00      	nop
 8002984:	3710      	adds	r7, #16
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	24000034 	.word	0x24000034

08002990 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002994:	4b03      	ldr	r3, [pc, #12]	@ (80029a4 <HAL_GetREVID+0x14>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	0c1b      	lsrs	r3, r3, #16
}
 800299a:	4618      	mov	r0, r3
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr
 80029a4:	5c001000 	.word	0x5c001000

080029a8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	431a      	orrs	r2, r3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	609a      	str	r2, [r3, #8]
}
 80029c2:	bf00      	nop
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr

080029ce <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80029ce:	b480      	push	{r7}
 80029d0:	b083      	sub	sp, #12
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
 80029d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	431a      	orrs	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	609a      	str	r2, [r3, #8]
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b087      	sub	sp, #28
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	607a      	str	r2, [r7, #4]
 8002a1c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	3360      	adds	r3, #96	@ 0x60
 8002a22:	461a      	mov	r2, r3
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	4413      	add	r3, r2
 8002a2a:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	430b      	orrs	r3, r1
 8002a3e:	431a      	orrs	r2, r3
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002a44:	bf00      	nop
 8002a46:	371c      	adds	r7, #28
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f003 031f 	and.w	r3, r3, #31
 8002a6a:	6879      	ldr	r1, [r7, #4]
 8002a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a70:	431a      	orrs	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	611a      	str	r2, [r3, #16]
}
 8002a76:	bf00      	nop
 8002a78:	3714      	adds	r7, #20
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr

08002a82 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002a82:	b480      	push	{r7}
 8002a84:	b087      	sub	sp, #28
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	60f8      	str	r0, [r7, #12]
 8002a8a:	60b9      	str	r1, [r7, #8]
 8002a8c:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	3360      	adds	r3, #96	@ 0x60
 8002a92:	461a      	mov	r2, r3
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	4413      	add	r3, r2
 8002a9a:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	431a      	orrs	r2, r3
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	601a      	str	r2, [r3, #0]
  }
}
 8002aac:	bf00      	nop
 8002aae:	371c      	adds	r7, #28
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d101      	bne.n	8002ad0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002acc:	2301      	movs	r3, #1
 8002ace:	e000      	b.n	8002ad2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	370c      	adds	r7, #12
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr

08002ade <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002ade:	b480      	push	{r7}
 8002ae0:	b087      	sub	sp, #28
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	60f8      	str	r0, [r7, #12]
 8002ae6:	60b9      	str	r1, [r7, #8]
 8002ae8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	3330      	adds	r3, #48	@ 0x30
 8002aee:	461a      	mov	r2, r3
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	0a1b      	lsrs	r3, r3, #8
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	f003 030c 	and.w	r3, r3, #12
 8002afa:	4413      	add	r3, r2
 8002afc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	f003 031f 	and.w	r3, r3, #31
 8002b08:	211f      	movs	r1, #31
 8002b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b0e:	43db      	mvns	r3, r3
 8002b10:	401a      	ands	r2, r3
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	0e9b      	lsrs	r3, r3, #26
 8002b16:	f003 011f 	and.w	r1, r3, #31
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	f003 031f 	and.w	r3, r3, #31
 8002b20:	fa01 f303 	lsl.w	r3, r1, r3
 8002b24:	431a      	orrs	r2, r3
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002b2a:	bf00      	nop
 8002b2c:	371c      	adds	r7, #28
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr

08002b36 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002b36:	b480      	push	{r7}
 8002b38:	b087      	sub	sp, #28
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	60f8      	str	r0, [r7, #12]
 8002b3e:	60b9      	str	r1, [r7, #8]
 8002b40:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	3314      	adds	r3, #20
 8002b46:	461a      	mov	r2, r3
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	0e5b      	lsrs	r3, r3, #25
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	f003 0304 	and.w	r3, r3, #4
 8002b52:	4413      	add	r3, r2
 8002b54:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	0d1b      	lsrs	r3, r3, #20
 8002b5e:	f003 031f 	and.w	r3, r3, #31
 8002b62:	2107      	movs	r1, #7
 8002b64:	fa01 f303 	lsl.w	r3, r1, r3
 8002b68:	43db      	mvns	r3, r3
 8002b6a:	401a      	ands	r2, r3
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	0d1b      	lsrs	r3, r3, #20
 8002b70:	f003 031f 	and.w	r3, r3, #31
 8002b74:	6879      	ldr	r1, [r7, #4]
 8002b76:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7a:	431a      	orrs	r2, r3
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002b80:	bf00      	nop
 8002b82:	371c      	adds	r7, #28
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b085      	sub	sp, #20
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	401a      	ands	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f003 0318 	and.w	r3, r3, #24
 8002bae:	4908      	ldr	r1, [pc, #32]	@ (8002bd0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002bb0:	40d9      	lsrs	r1, r3
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	400b      	ands	r3, r1
 8002bb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002bc2:	bf00      	nop
 8002bc4:	3714      	adds	r7, #20
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	000fffff 	.word	0x000fffff

08002bd4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	f003 031f 	and.w	r3, r3, #31
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	370c      	adds	r7, #12
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr

08002bf0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689a      	ldr	r2, [r3, #8]
 8002c18:	4b04      	ldr	r3, [pc, #16]	@ (8002c2c <LL_ADC_DisableDeepPowerDown+0x20>)
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	6093      	str	r3, [r2, #8]
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr
 8002c2c:	5fffffc0 	.word	0x5fffffc0

08002c30 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c44:	d101      	bne.n	8002c4a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002c46:	2301      	movs	r3, #1
 8002c48:	e000      	b.n	8002c4c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689a      	ldr	r2, [r3, #8]
 8002c64:	4b05      	ldr	r3, [pc, #20]	@ (8002c7c <LL_ADC_EnableInternalRegulator+0x24>)
 8002c66:	4013      	ands	r3, r2
 8002c68:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002c70:	bf00      	nop
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr
 8002c7c:	6fffffc0 	.word	0x6fffffc0

08002c80 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c94:	d101      	bne.n	8002c9a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002c96:	2301      	movs	r3, #1
 8002c98:	e000      	b.n	8002c9c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	4b05      	ldr	r3, [pc, #20]	@ (8002ccc <LL_ADC_Enable+0x24>)
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	f043 0201 	orr.w	r2, r3, #1
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002cc0:	bf00      	nop
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr
 8002ccc:	7fffffc0 	.word	0x7fffffc0

08002cd0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f003 0301 	and.w	r3, r3, #1
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d101      	bne.n	8002ce8 <LL_ADC_IsEnabled+0x18>
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e000      	b.n	8002cea <LL_ADC_IsEnabled+0x1a>
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
	...

08002cf8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689a      	ldr	r2, [r3, #8]
 8002d04:	4b05      	ldr	r3, [pc, #20]	@ (8002d1c <LL_ADC_REG_StartConversion+0x24>)
 8002d06:	4013      	ands	r3, r2
 8002d08:	f043 0204 	orr.w	r2, r3, #4
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002d10:	bf00      	nop
 8002d12:	370c      	adds	r7, #12
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr
 8002d1c:	7fffffc0 	.word	0x7fffffc0

08002d20 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f003 0304 	and.w	r3, r3, #4
 8002d30:	2b04      	cmp	r3, #4
 8002d32:	d101      	bne.n	8002d38 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d34:	2301      	movs	r3, #1
 8002d36:	e000      	b.n	8002d3a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f003 0308 	and.w	r3, r3, #8
 8002d56:	2b08      	cmp	r3, #8
 8002d58:	d101      	bne.n	8002d5e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e000      	b.n	8002d60 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d6c:	b590      	push	{r4, r7, lr}
 8002d6e:	b089      	sub	sp, #36	@ 0x24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d74:	2300      	movs	r3, #0
 8002d76:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d101      	bne.n	8002d86 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e18f      	b.n	80030a6 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d109      	bne.n	8002da8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f7fd fd83 	bl	80008a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7ff ff3f 	bl	8002c30 <LL_ADC_IsDeepPowerDownEnabled>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d004      	beq.n	8002dc2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff ff25 	bl	8002c0c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff ff5a 	bl	8002c80 <LL_ADC_IsInternalRegulatorEnabled>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d114      	bne.n	8002dfc <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7ff ff3e 	bl	8002c58 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ddc:	4b87      	ldr	r3, [pc, #540]	@ (8002ffc <HAL_ADC_Init+0x290>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	099b      	lsrs	r3, r3, #6
 8002de2:	4a87      	ldr	r2, [pc, #540]	@ (8003000 <HAL_ADC_Init+0x294>)
 8002de4:	fba2 2303 	umull	r2, r3, r2, r3
 8002de8:	099b      	lsrs	r3, r3, #6
 8002dea:	3301      	adds	r3, #1
 8002dec:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002dee:	e002      	b.n	8002df6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	3b01      	subs	r3, #1
 8002df4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d1f9      	bne.n	8002df0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7ff ff3d 	bl	8002c80 <LL_ADC_IsInternalRegulatorEnabled>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d10d      	bne.n	8002e28 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e10:	f043 0210 	orr.w	r2, r3, #16
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e1c:	f043 0201 	orr.w	r2, r3, #1
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7ff ff77 	bl	8002d20 <LL_ADC_REG_IsConversionOngoing>
 8002e32:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e38:	f003 0310 	and.w	r3, r3, #16
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	f040 8129 	bne.w	8003094 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	f040 8125 	bne.w	8003094 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e4e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002e52:	f043 0202 	orr.w	r2, r3, #2
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f7ff ff36 	bl	8002cd0 <LL_ADC_IsEnabled>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d136      	bne.n	8002ed8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a65      	ldr	r2, [pc, #404]	@ (8003004 <HAL_ADC_Init+0x298>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d004      	beq.n	8002e7e <HAL_ADC_Init+0x112>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a63      	ldr	r2, [pc, #396]	@ (8003008 <HAL_ADC_Init+0x29c>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d10e      	bne.n	8002e9c <HAL_ADC_Init+0x130>
 8002e7e:	4861      	ldr	r0, [pc, #388]	@ (8003004 <HAL_ADC_Init+0x298>)
 8002e80:	f7ff ff26 	bl	8002cd0 <LL_ADC_IsEnabled>
 8002e84:	4604      	mov	r4, r0
 8002e86:	4860      	ldr	r0, [pc, #384]	@ (8003008 <HAL_ADC_Init+0x29c>)
 8002e88:	f7ff ff22 	bl	8002cd0 <LL_ADC_IsEnabled>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	4323      	orrs	r3, r4
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	bf0c      	ite	eq
 8002e94:	2301      	moveq	r3, #1
 8002e96:	2300      	movne	r3, #0
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	e008      	b.n	8002eae <HAL_ADC_Init+0x142>
 8002e9c:	485b      	ldr	r0, [pc, #364]	@ (800300c <HAL_ADC_Init+0x2a0>)
 8002e9e:	f7ff ff17 	bl	8002cd0 <LL_ADC_IsEnabled>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	bf0c      	ite	eq
 8002ea8:	2301      	moveq	r3, #1
 8002eaa:	2300      	movne	r3, #0
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d012      	beq.n	8002ed8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a53      	ldr	r2, [pc, #332]	@ (8003004 <HAL_ADC_Init+0x298>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d004      	beq.n	8002ec6 <HAL_ADC_Init+0x15a>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a51      	ldr	r2, [pc, #324]	@ (8003008 <HAL_ADC_Init+0x29c>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d101      	bne.n	8002eca <HAL_ADC_Init+0x15e>
 8002ec6:	4a52      	ldr	r2, [pc, #328]	@ (8003010 <HAL_ADC_Init+0x2a4>)
 8002ec8:	e000      	b.n	8002ecc <HAL_ADC_Init+0x160>
 8002eca:	4a52      	ldr	r2, [pc, #328]	@ (8003014 <HAL_ADC_Init+0x2a8>)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	4610      	mov	r0, r2
 8002ed4:	f7ff fd68 	bl	80029a8 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002ed8:	f7ff fd5a 	bl	8002990 <HAL_GetREVID>
 8002edc:	4603      	mov	r3, r0
 8002ede:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d914      	bls.n	8002f10 <HAL_ADC_Init+0x1a4>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	2b10      	cmp	r3, #16
 8002eec:	d110      	bne.n	8002f10 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	7d5b      	ldrb	r3, [r3, #21]
 8002ef2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002ef8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002efe:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	7f1b      	ldrb	r3, [r3, #28]
 8002f04:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002f06:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002f08:	f043 030c 	orr.w	r3, r3, #12
 8002f0c:	61bb      	str	r3, [r7, #24]
 8002f0e:	e00d      	b.n	8002f2c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	7d5b      	ldrb	r3, [r3, #21]
 8002f14:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002f1a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002f20:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	7f1b      	ldrb	r3, [r3, #28]
 8002f26:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	7f1b      	ldrb	r3, [r3, #28]
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d106      	bne.n	8002f42 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6a1b      	ldr	r3, [r3, #32]
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	045b      	lsls	r3, r3, #17
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d009      	beq.n	8002f5e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f56:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	68da      	ldr	r2, [r3, #12]
 8002f64:	4b2c      	ldr	r3, [pc, #176]	@ (8003018 <HAL_ADC_Init+0x2ac>)
 8002f66:	4013      	ands	r3, r2
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	6812      	ldr	r2, [r2, #0]
 8002f6c:	69b9      	ldr	r1, [r7, #24]
 8002f6e:	430b      	orrs	r3, r1
 8002f70:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff fed2 	bl	8002d20 <LL_ADC_REG_IsConversionOngoing>
 8002f7c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7ff fedf 	bl	8002d46 <LL_ADC_INJ_IsConversionOngoing>
 8002f88:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d15f      	bne.n	8003050 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d15c      	bne.n	8003050 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	7d1b      	ldrb	r3, [r3, #20]
 8002f9a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	68da      	ldr	r2, [r3, #12]
 8002faa:	4b1c      	ldr	r3, [pc, #112]	@ (800301c <HAL_ADC_Init+0x2b0>)
 8002fac:	4013      	ands	r3, r2
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	6812      	ldr	r2, [r2, #0]
 8002fb2:	69b9      	ldr	r1, [r7, #24]
 8002fb4:	430b      	orrs	r3, r1
 8002fb6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d130      	bne.n	8003024 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc6:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	691a      	ldr	r2, [r3, #16]
 8002fce:	4b14      	ldr	r3, [pc, #80]	@ (8003020 <HAL_ADC_Init+0x2b4>)
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002fd6:	3a01      	subs	r2, #1
 8002fd8:	0411      	lsls	r1, r2, #16
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002fde:	4311      	orrs	r1, r2
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002fe4:	4311      	orrs	r1, r2
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002fea:	430a      	orrs	r2, r1
 8002fec:	431a      	orrs	r2, r3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f042 0201 	orr.w	r2, r2, #1
 8002ff6:	611a      	str	r2, [r3, #16]
 8002ff8:	e01c      	b.n	8003034 <HAL_ADC_Init+0x2c8>
 8002ffa:	bf00      	nop
 8002ffc:	24000000 	.word	0x24000000
 8003000:	053e2d63 	.word	0x053e2d63
 8003004:	40022000 	.word	0x40022000
 8003008:	40022100 	.word	0x40022100
 800300c:	58026000 	.word	0x58026000
 8003010:	40022300 	.word	0x40022300
 8003014:	58026300 	.word	0x58026300
 8003018:	fff0c003 	.word	0xfff0c003
 800301c:	ffffbffc 	.word	0xffffbffc
 8003020:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	691a      	ldr	r2, [r3, #16]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0201 	bic.w	r2, r2, #1
 8003032:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	691b      	ldr	r3, [r3, #16]
 800303a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	430a      	orrs	r2, r1
 8003048:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f000 fde2 	bl	8003c14 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	2b01      	cmp	r3, #1
 8003056:	d10c      	bne.n	8003072 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305e:	f023 010f 	bic.w	r1, r3, #15
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	699b      	ldr	r3, [r3, #24]
 8003066:	1e5a      	subs	r2, r3, #1
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	430a      	orrs	r2, r1
 800306e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003070:	e007      	b.n	8003082 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f022 020f 	bic.w	r2, r2, #15
 8003080:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003086:	f023 0303 	bic.w	r3, r3, #3
 800308a:	f043 0201 	orr.w	r2, r3, #1
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	655a      	str	r2, [r3, #84]	@ 0x54
 8003092:	e007      	b.n	80030a4 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003098:	f043 0210 	orr.w	r2, r3, #16
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80030a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3724      	adds	r7, #36	@ 0x24
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd90      	pop	{r4, r7, pc}
 80030ae:	bf00      	nop

080030b0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b086      	sub	sp, #24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a5c      	ldr	r2, [pc, #368]	@ (8003230 <HAL_ADC_Start+0x180>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d004      	beq.n	80030cc <HAL_ADC_Start+0x1c>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a5b      	ldr	r2, [pc, #364]	@ (8003234 <HAL_ADC_Start+0x184>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d101      	bne.n	80030d0 <HAL_ADC_Start+0x20>
 80030cc:	4b5a      	ldr	r3, [pc, #360]	@ (8003238 <HAL_ADC_Start+0x188>)
 80030ce:	e000      	b.n	80030d2 <HAL_ADC_Start+0x22>
 80030d0:	4b5a      	ldr	r3, [pc, #360]	@ (800323c <HAL_ADC_Start+0x18c>)
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7ff fd7e 	bl	8002bd4 <LL_ADC_GetMultimode>
 80030d8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff fe1e 	bl	8002d20 <LL_ADC_REG_IsConversionOngoing>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	f040 809a 	bne.w	8003220 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d101      	bne.n	80030fa <HAL_ADC_Start+0x4a>
 80030f6:	2302      	movs	r3, #2
 80030f8:	e095      	b.n	8003226 <HAL_ADC_Start+0x176>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2201      	movs	r2, #1
 80030fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 fcfc 	bl	8003b00 <ADC_Enable>
 8003108:	4603      	mov	r3, r0
 800310a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800310c:	7dfb      	ldrb	r3, [r7, #23]
 800310e:	2b00      	cmp	r3, #0
 8003110:	f040 8081 	bne.w	8003216 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003118:	4b49      	ldr	r3, [pc, #292]	@ (8003240 <HAL_ADC_Start+0x190>)
 800311a:	4013      	ands	r3, r2
 800311c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a42      	ldr	r2, [pc, #264]	@ (8003234 <HAL_ADC_Start+0x184>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d002      	beq.n	8003134 <HAL_ADC_Start+0x84>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	e000      	b.n	8003136 <HAL_ADC_Start+0x86>
 8003134:	4b3e      	ldr	r3, [pc, #248]	@ (8003230 <HAL_ADC_Start+0x180>)
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	6812      	ldr	r2, [r2, #0]
 800313a:	4293      	cmp	r3, r2
 800313c:	d002      	beq.n	8003144 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d105      	bne.n	8003150 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003148:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003154:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003158:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800315c:	d106      	bne.n	800316c <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003162:	f023 0206 	bic.w	r2, r3, #6
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	659a      	str	r2, [r3, #88]	@ 0x58
 800316a:	e002      	b.n	8003172 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	221c      	movs	r2, #28
 8003178:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a2b      	ldr	r2, [pc, #172]	@ (8003234 <HAL_ADC_Start+0x184>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d002      	beq.n	8003192 <HAL_ADC_Start+0xe2>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	e000      	b.n	8003194 <HAL_ADC_Start+0xe4>
 8003192:	4b27      	ldr	r3, [pc, #156]	@ (8003230 <HAL_ADC_Start+0x180>)
 8003194:	687a      	ldr	r2, [r7, #4]
 8003196:	6812      	ldr	r2, [r2, #0]
 8003198:	4293      	cmp	r3, r2
 800319a:	d008      	beq.n	80031ae <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d005      	beq.n	80031ae <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	2b05      	cmp	r3, #5
 80031a6:	d002      	beq.n	80031ae <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	2b09      	cmp	r3, #9
 80031ac:	d114      	bne.n	80031d8 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d007      	beq.n	80031cc <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80031c4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4618      	mov	r0, r3
 80031d2:	f7ff fd91 	bl	8002cf8 <LL_ADC_REG_StartConversion>
 80031d6:	e025      	b.n	8003224 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031dc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a12      	ldr	r2, [pc, #72]	@ (8003234 <HAL_ADC_Start+0x184>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d002      	beq.n	80031f4 <HAL_ADC_Start+0x144>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	e000      	b.n	80031f6 <HAL_ADC_Start+0x146>
 80031f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003230 <HAL_ADC_Start+0x180>)
 80031f6:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d00f      	beq.n	8003224 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003208:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800320c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	655a      	str	r2, [r3, #84]	@ 0x54
 8003214:	e006      	b.n	8003224 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800321e:	e001      	b.n	8003224 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003220:	2302      	movs	r3, #2
 8003222:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003224:	7dfb      	ldrb	r3, [r7, #23]
}
 8003226:	4618      	mov	r0, r3
 8003228:	3718      	adds	r7, #24
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	40022000 	.word	0x40022000
 8003234:	40022100 	.word	0x40022100
 8003238:	40022300 	.word	0x40022300
 800323c:	58026300 	.word	0x58026300
 8003240:	fffff0fe 	.word	0xfffff0fe

08003244 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b088      	sub	sp, #32
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a72      	ldr	r2, [pc, #456]	@ (800341c <HAL_ADC_PollForConversion+0x1d8>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d004      	beq.n	8003262 <HAL_ADC_PollForConversion+0x1e>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a70      	ldr	r2, [pc, #448]	@ (8003420 <HAL_ADC_PollForConversion+0x1dc>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d101      	bne.n	8003266 <HAL_ADC_PollForConversion+0x22>
 8003262:	4b70      	ldr	r3, [pc, #448]	@ (8003424 <HAL_ADC_PollForConversion+0x1e0>)
 8003264:	e000      	b.n	8003268 <HAL_ADC_PollForConversion+0x24>
 8003266:	4b70      	ldr	r3, [pc, #448]	@ (8003428 <HAL_ADC_PollForConversion+0x1e4>)
 8003268:	4618      	mov	r0, r3
 800326a:	f7ff fcb3 	bl	8002bd4 <LL_ADC_GetMultimode>
 800326e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	691b      	ldr	r3, [r3, #16]
 8003274:	2b08      	cmp	r3, #8
 8003276:	d102      	bne.n	800327e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003278:	2308      	movs	r3, #8
 800327a:	61fb      	str	r3, [r7, #28]
 800327c:	e037      	b.n	80032ee <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d005      	beq.n	8003290 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	2b05      	cmp	r3, #5
 8003288:	d002      	beq.n	8003290 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	2b09      	cmp	r3, #9
 800328e:	d111      	bne.n	80032b4 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	2b00      	cmp	r3, #0
 800329c:	d007      	beq.n	80032ae <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032a2:	f043 0220 	orr.w	r2, r3, #32
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e0b1      	b.n	8003412 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80032ae:	2304      	movs	r3, #4
 80032b0:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80032b2:	e01c      	b.n	80032ee <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a58      	ldr	r2, [pc, #352]	@ (800341c <HAL_ADC_PollForConversion+0x1d8>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d004      	beq.n	80032c8 <HAL_ADC_PollForConversion+0x84>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a57      	ldr	r2, [pc, #348]	@ (8003420 <HAL_ADC_PollForConversion+0x1dc>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d101      	bne.n	80032cc <HAL_ADC_PollForConversion+0x88>
 80032c8:	4b56      	ldr	r3, [pc, #344]	@ (8003424 <HAL_ADC_PollForConversion+0x1e0>)
 80032ca:	e000      	b.n	80032ce <HAL_ADC_PollForConversion+0x8a>
 80032cc:	4b56      	ldr	r3, [pc, #344]	@ (8003428 <HAL_ADC_PollForConversion+0x1e4>)
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7ff fc8e 	bl	8002bf0 <LL_ADC_GetMultiDMATransfer>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d007      	beq.n	80032ea <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032de:	f043 0220 	orr.w	r2, r3, #32
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e093      	b.n	8003412 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80032ea:	2304      	movs	r3, #4
 80032ec:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80032ee:	f7ff fb1f 	bl	8002930 <HAL_GetTick>
 80032f2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80032f4:	e021      	b.n	800333a <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032fc:	d01d      	beq.n	800333a <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80032fe:	f7ff fb17 	bl	8002930 <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	683a      	ldr	r2, [r7, #0]
 800330a:	429a      	cmp	r2, r3
 800330c:	d302      	bcc.n	8003314 <HAL_ADC_PollForConversion+0xd0>
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d112      	bne.n	800333a <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	4013      	ands	r3, r2
 800331e:	2b00      	cmp	r3, #0
 8003320:	d10b      	bne.n	800333a <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003326:	f043 0204 	orr.w	r2, r3, #4
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e06b      	b.n	8003412 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	4013      	ands	r3, r2
 8003344:	2b00      	cmp	r3, #0
 8003346:	d0d6      	beq.n	80032f6 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800334c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4618      	mov	r0, r3
 800335a:	f7ff fbad 	bl	8002ab8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d01c      	beq.n	800339e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	7d5b      	ldrb	r3, [r3, #21]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d118      	bne.n	800339e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0308 	and.w	r3, r3, #8
 8003376:	2b08      	cmp	r3, #8
 8003378:	d111      	bne.n	800339e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800337e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800338a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d105      	bne.n	800339e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003396:	f043 0201 	orr.w	r2, r3, #1
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a1f      	ldr	r2, [pc, #124]	@ (8003420 <HAL_ADC_PollForConversion+0x1dc>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d002      	beq.n	80033ae <HAL_ADC_PollForConversion+0x16a>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	e000      	b.n	80033b0 <HAL_ADC_PollForConversion+0x16c>
 80033ae:	4b1b      	ldr	r3, [pc, #108]	@ (800341c <HAL_ADC_PollForConversion+0x1d8>)
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	6812      	ldr	r2, [r2, #0]
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d008      	beq.n	80033ca <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d005      	beq.n	80033ca <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	2b05      	cmp	r3, #5
 80033c2:	d002      	beq.n	80033ca <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	2b09      	cmp	r3, #9
 80033c8:	d104      	bne.n	80033d4 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	61bb      	str	r3, [r7, #24]
 80033d2:	e00c      	b.n	80033ee <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a11      	ldr	r2, [pc, #68]	@ (8003420 <HAL_ADC_PollForConversion+0x1dc>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d002      	beq.n	80033e4 <HAL_ADC_PollForConversion+0x1a0>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	e000      	b.n	80033e6 <HAL_ADC_PollForConversion+0x1a2>
 80033e4:	4b0d      	ldr	r3, [pc, #52]	@ (800341c <HAL_ADC_PollForConversion+0x1d8>)
 80033e6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	2b08      	cmp	r3, #8
 80033f2:	d104      	bne.n	80033fe <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2208      	movs	r2, #8
 80033fa:	601a      	str	r2, [r3, #0]
 80033fc:	e008      	b.n	8003410 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d103      	bne.n	8003410 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	220c      	movs	r2, #12
 800340e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003410:	2300      	movs	r3, #0
}
 8003412:	4618      	mov	r0, r3
 8003414:	3720      	adds	r7, #32
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	40022000 	.word	0x40022000
 8003420:	40022100 	.word	0x40022100
 8003424:	40022300 	.word	0x40022300
 8003428:	58026300 	.word	0x58026300

0800342c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800342c:	b480      	push	{r7}
 800342e:	b083      	sub	sp, #12
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800343a:	4618      	mov	r0, r3
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
	...

08003448 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003448:	b590      	push	{r4, r7, lr}
 800344a:	b0a1      	sub	sp, #132	@ 0x84
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003452:	2300      	movs	r3, #0
 8003454:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003458:	2300      	movs	r3, #0
 800345a:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	4a65      	ldr	r2, [pc, #404]	@ (80035f8 <HAL_ADC_ConfigChannel+0x1b0>)
 8003462:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800346a:	2b01      	cmp	r3, #1
 800346c:	d101      	bne.n	8003472 <HAL_ADC_ConfigChannel+0x2a>
 800346e:	2302      	movs	r3, #2
 8003470:	e32e      	b.n	8003ad0 <HAL_ADC_ConfigChannel+0x688>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2201      	movs	r2, #1
 8003476:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4618      	mov	r0, r3
 8003480:	f7ff fc4e 	bl	8002d20 <LL_ADC_REG_IsConversionOngoing>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	f040 8313 	bne.w	8003ab2 <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2b00      	cmp	r3, #0
 8003492:	db2c      	blt.n	80034ee <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800349c:	2b00      	cmp	r3, #0
 800349e:	d108      	bne.n	80034b2 <HAL_ADC_ConfigChannel+0x6a>
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	0e9b      	lsrs	r3, r3, #26
 80034a6:	f003 031f 	and.w	r3, r3, #31
 80034aa:	2201      	movs	r2, #1
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	e016      	b.n	80034e0 <HAL_ADC_ConfigChannel+0x98>
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	667b      	str	r3, [r7, #100]	@ 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034ba:	fa93 f3a3 	rbit	r3, r3
 80034be:	663b      	str	r3, [r7, #96]	@ 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80034c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034c2:	66bb      	str	r3, [r7, #104]	@ 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80034c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 80034ca:	2320      	movs	r3, #32
 80034cc:	e003      	b.n	80034d6 <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 80034ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034d0:	fab3 f383 	clz	r3, r3
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	f003 031f 	and.w	r3, r3, #31
 80034da:	2201      	movs	r2, #1
 80034dc:	fa02 f303 	lsl.w	r3, r2, r3
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	6812      	ldr	r2, [r2, #0]
 80034e4:	69d1      	ldr	r1, [r2, #28]
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6812      	ldr	r2, [r2, #0]
 80034ea:	430b      	orrs	r3, r1
 80034ec:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6818      	ldr	r0, [r3, #0]
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	6859      	ldr	r1, [r3, #4]
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	461a      	mov	r2, r3
 80034fc:	f7ff faef 	bl	8002ade <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4618      	mov	r0, r3
 8003506:	f7ff fc0b 	bl	8002d20 <LL_ADC_REG_IsConversionOngoing>
 800350a:	67b8      	str	r0, [r7, #120]	@ 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4618      	mov	r0, r3
 8003512:	f7ff fc18 	bl	8002d46 <LL_ADC_INJ_IsConversionOngoing>
 8003516:	6778      	str	r0, [r7, #116]	@ 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003518:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800351a:	2b00      	cmp	r3, #0
 800351c:	f040 80b8 	bne.w	8003690 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003520:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003522:	2b00      	cmp	r3, #0
 8003524:	f040 80b4 	bne.w	8003690 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6818      	ldr	r0, [r3, #0]
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	6819      	ldr	r1, [r3, #0]
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	461a      	mov	r2, r3
 8003536:	f7ff fafe 	bl	8002b36 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800353a:	4b30      	ldr	r3, [pc, #192]	@ (80035fc <HAL_ADC_ConfigChannel+0x1b4>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003542:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003546:	d10b      	bne.n	8003560 <HAL_ADC_ConfigChannel+0x118>
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	695a      	ldr	r2, [r3, #20]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	089b      	lsrs	r3, r3, #2
 8003554:	f003 0307 	and.w	r3, r3, #7
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	e01d      	b.n	800359c <HAL_ADC_ConfigChannel+0x154>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	f003 0310 	and.w	r3, r3, #16
 800356a:	2b00      	cmp	r3, #0
 800356c:	d10b      	bne.n	8003586 <HAL_ADC_ConfigChannel+0x13e>
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	695a      	ldr	r2, [r3, #20]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	089b      	lsrs	r3, r3, #2
 800357a:	f003 0307 	and.w	r3, r3, #7
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	fa02 f303 	lsl.w	r3, r2, r3
 8003584:	e00a      	b.n	800359c <HAL_ADC_ConfigChannel+0x154>
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	695a      	ldr	r2, [r3, #20]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	089b      	lsrs	r3, r3, #2
 8003592:	f003 0304 	and.w	r3, r3, #4
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	fa02 f303 	lsl.w	r3, r2, r3
 800359c:	673b      	str	r3, [r7, #112]	@ 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	2b04      	cmp	r3, #4
 80035a4:	d02c      	beq.n	8003600 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6818      	ldr	r0, [r3, #0]
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	6919      	ldr	r1, [r3, #16]
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035b4:	f7ff fa2c 	bl	8002a10 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6818      	ldr	r0, [r3, #0]
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	6919      	ldr	r1, [r3, #16]
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	7e5b      	ldrb	r3, [r3, #25]
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d102      	bne.n	80035ce <HAL_ADC_ConfigChannel+0x186>
 80035c8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80035cc:	e000      	b.n	80035d0 <HAL_ADC_ConfigChannel+0x188>
 80035ce:	2300      	movs	r3, #0
 80035d0:	461a      	mov	r2, r3
 80035d2:	f7ff fa56 	bl	8002a82 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6818      	ldr	r0, [r3, #0]
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	6919      	ldr	r1, [r3, #16]
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	7e1b      	ldrb	r3, [r3, #24]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d102      	bne.n	80035ec <HAL_ADC_ConfigChannel+0x1a4>
 80035e6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80035ea:	e000      	b.n	80035ee <HAL_ADC_ConfigChannel+0x1a6>
 80035ec:	2300      	movs	r3, #0
 80035ee:	461a      	mov	r2, r3
 80035f0:	f7ff fa2e 	bl	8002a50 <LL_ADC_SetDataRightShift>
 80035f4:	e04c      	b.n	8003690 <HAL_ADC_ConfigChannel+0x248>
 80035f6:	bf00      	nop
 80035f8:	47ff0000 	.word	0x47ff0000
 80035fc:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003606:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	069b      	lsls	r3, r3, #26
 8003610:	429a      	cmp	r2, r3
 8003612:	d107      	bne.n	8003624 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003622:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800362a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	069b      	lsls	r3, r3, #26
 8003634:	429a      	cmp	r2, r3
 8003636:	d107      	bne.n	8003648 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003646:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800364e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	069b      	lsls	r3, r3, #26
 8003658:	429a      	cmp	r2, r3
 800365a:	d107      	bne.n	800366c <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800366a:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003672:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	069b      	lsls	r3, r3, #26
 800367c:	429a      	cmp	r2, r3
 800367e:	d107      	bne.n	8003690 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800368e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4618      	mov	r0, r3
 8003696:	f7ff fb1b 	bl	8002cd0 <LL_ADC_IsEnabled>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	f040 8211 	bne.w	8003ac4 <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6818      	ldr	r0, [r3, #0]
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	6819      	ldr	r1, [r3, #0]
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	461a      	mov	r2, r3
 80036b0:	f7ff fa6c 	bl	8002b8c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	4aa1      	ldr	r2, [pc, #644]	@ (8003940 <HAL_ADC_ConfigChannel+0x4f8>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	f040 812e 	bne.w	800391c <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d10b      	bne.n	80036e8 <HAL_ADC_ConfigChannel+0x2a0>
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	0e9b      	lsrs	r3, r3, #26
 80036d6:	3301      	adds	r3, #1
 80036d8:	f003 031f 	and.w	r3, r3, #31
 80036dc:	2b09      	cmp	r3, #9
 80036de:	bf94      	ite	ls
 80036e0:	2301      	movls	r3, #1
 80036e2:	2300      	movhi	r3, #0
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	e019      	b.n	800371c <HAL_ADC_ConfigChannel+0x2d4>
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036f0:	fa93 f3a3 	rbit	r3, r3
 80036f4:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80036f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80036fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d101      	bne.n	8003704 <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 8003700:	2320      	movs	r3, #32
 8003702:	e003      	b.n	800370c <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 8003704:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003706:	fab3 f383 	clz	r3, r3
 800370a:	b2db      	uxtb	r3, r3
 800370c:	3301      	adds	r3, #1
 800370e:	f003 031f 	and.w	r3, r3, #31
 8003712:	2b09      	cmp	r3, #9
 8003714:	bf94      	ite	ls
 8003716:	2301      	movls	r3, #1
 8003718:	2300      	movhi	r3, #0
 800371a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800371c:	2b00      	cmp	r3, #0
 800371e:	d079      	beq.n	8003814 <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003728:	2b00      	cmp	r3, #0
 800372a:	d107      	bne.n	800373c <HAL_ADC_ConfigChannel+0x2f4>
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	0e9b      	lsrs	r3, r3, #26
 8003732:	3301      	adds	r3, #1
 8003734:	069b      	lsls	r3, r3, #26
 8003736:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800373a:	e015      	b.n	8003768 <HAL_ADC_ConfigChannel+0x320>
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003742:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003744:	fa93 f3a3 	rbit	r3, r3
 8003748:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800374a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800374c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800374e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003750:	2b00      	cmp	r3, #0
 8003752:	d101      	bne.n	8003758 <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 8003754:	2320      	movs	r3, #32
 8003756:	e003      	b.n	8003760 <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 8003758:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800375a:	fab3 f383 	clz	r3, r3
 800375e:	b2db      	uxtb	r3, r3
 8003760:	3301      	adds	r3, #1
 8003762:	069b      	lsls	r3, r3, #26
 8003764:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003770:	2b00      	cmp	r3, #0
 8003772:	d109      	bne.n	8003788 <HAL_ADC_ConfigChannel+0x340>
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	0e9b      	lsrs	r3, r3, #26
 800377a:	3301      	adds	r3, #1
 800377c:	f003 031f 	and.w	r3, r3, #31
 8003780:	2101      	movs	r1, #1
 8003782:	fa01 f303 	lsl.w	r3, r1, r3
 8003786:	e017      	b.n	80037b8 <HAL_ADC_ConfigChannel+0x370>
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800378e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003790:	fa93 f3a3 	rbit	r3, r3
 8003794:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003796:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003798:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800379a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800379c:	2b00      	cmp	r3, #0
 800379e:	d101      	bne.n	80037a4 <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 80037a0:	2320      	movs	r3, #32
 80037a2:	e003      	b.n	80037ac <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 80037a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037a6:	fab3 f383 	clz	r3, r3
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	3301      	adds	r3, #1
 80037ae:	f003 031f 	and.w	r3, r3, #31
 80037b2:	2101      	movs	r1, #1
 80037b4:	fa01 f303 	lsl.w	r3, r1, r3
 80037b8:	ea42 0103 	orr.w	r1, r2, r3
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d10a      	bne.n	80037de <HAL_ADC_ConfigChannel+0x396>
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	0e9b      	lsrs	r3, r3, #26
 80037ce:	3301      	adds	r3, #1
 80037d0:	f003 021f 	and.w	r2, r3, #31
 80037d4:	4613      	mov	r3, r2
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	4413      	add	r3, r2
 80037da:	051b      	lsls	r3, r3, #20
 80037dc:	e018      	b.n	8003810 <HAL_ADC_ConfigChannel+0x3c8>
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037e6:	fa93 f3a3 	rbit	r3, r3
 80037ea:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80037ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80037f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 80037f6:	2320      	movs	r3, #32
 80037f8:	e003      	b.n	8003802 <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 80037fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037fc:	fab3 f383 	clz	r3, r3
 8003800:	b2db      	uxtb	r3, r3
 8003802:	3301      	adds	r3, #1
 8003804:	f003 021f 	and.w	r2, r3, #31
 8003808:	4613      	mov	r3, r2
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	4413      	add	r3, r2
 800380e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003810:	430b      	orrs	r3, r1
 8003812:	e07e      	b.n	8003912 <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800381c:	2b00      	cmp	r3, #0
 800381e:	d107      	bne.n	8003830 <HAL_ADC_ConfigChannel+0x3e8>
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	0e9b      	lsrs	r3, r3, #26
 8003826:	3301      	adds	r3, #1
 8003828:	069b      	lsls	r3, r3, #26
 800382a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800382e:	e015      	b.n	800385c <HAL_ADC_ConfigChannel+0x414>
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003838:	fa93 f3a3 	rbit	r3, r3
 800383c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800383e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003840:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003844:	2b00      	cmp	r3, #0
 8003846:	d101      	bne.n	800384c <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 8003848:	2320      	movs	r3, #32
 800384a:	e003      	b.n	8003854 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 800384c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800384e:	fab3 f383 	clz	r3, r3
 8003852:	b2db      	uxtb	r3, r3
 8003854:	3301      	adds	r3, #1
 8003856:	069b      	lsls	r3, r3, #26
 8003858:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003864:	2b00      	cmp	r3, #0
 8003866:	d109      	bne.n	800387c <HAL_ADC_ConfigChannel+0x434>
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	0e9b      	lsrs	r3, r3, #26
 800386e:	3301      	adds	r3, #1
 8003870:	f003 031f 	and.w	r3, r3, #31
 8003874:	2101      	movs	r1, #1
 8003876:	fa01 f303 	lsl.w	r3, r1, r3
 800387a:	e017      	b.n	80038ac <HAL_ADC_ConfigChannel+0x464>
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	fa93 f3a3 	rbit	r3, r3
 8003888:	61bb      	str	r3, [r7, #24]
  return result;
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800388e:	6a3b      	ldr	r3, [r7, #32]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 8003894:	2320      	movs	r3, #32
 8003896:	e003      	b.n	80038a0 <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 8003898:	6a3b      	ldr	r3, [r7, #32]
 800389a:	fab3 f383 	clz	r3, r3
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	3301      	adds	r3, #1
 80038a2:	f003 031f 	and.w	r3, r3, #31
 80038a6:	2101      	movs	r1, #1
 80038a8:	fa01 f303 	lsl.w	r3, r1, r3
 80038ac:	ea42 0103 	orr.w	r1, r2, r3
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d10d      	bne.n	80038d8 <HAL_ADC_ConfigChannel+0x490>
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	0e9b      	lsrs	r3, r3, #26
 80038c2:	3301      	adds	r3, #1
 80038c4:	f003 021f 	and.w	r2, r3, #31
 80038c8:	4613      	mov	r3, r2
 80038ca:	005b      	lsls	r3, r3, #1
 80038cc:	4413      	add	r3, r2
 80038ce:	3b1e      	subs	r3, #30
 80038d0:	051b      	lsls	r3, r3, #20
 80038d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80038d6:	e01b      	b.n	8003910 <HAL_ADC_ConfigChannel+0x4c8>
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	fa93 f3a3 	rbit	r3, r3
 80038e4:	60fb      	str	r3, [r7, #12]
  return result;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d101      	bne.n	80038f4 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 80038f0:	2320      	movs	r3, #32
 80038f2:	e003      	b.n	80038fc <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	fab3 f383 	clz	r3, r3
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	3301      	adds	r3, #1
 80038fe:	f003 021f 	and.w	r2, r3, #31
 8003902:	4613      	mov	r3, r2
 8003904:	005b      	lsls	r3, r3, #1
 8003906:	4413      	add	r3, r2
 8003908:	3b1e      	subs	r3, #30
 800390a:	051b      	lsls	r3, r3, #20
 800390c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003910:	430b      	orrs	r3, r1
 8003912:	683a      	ldr	r2, [r7, #0]
 8003914:	6892      	ldr	r2, [r2, #8]
 8003916:	4619      	mov	r1, r3
 8003918:	f7ff f90d 	bl	8002b36 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2b00      	cmp	r3, #0
 8003922:	f280 80cf 	bge.w	8003ac4 <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a06      	ldr	r2, [pc, #24]	@ (8003944 <HAL_ADC_ConfigChannel+0x4fc>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d004      	beq.n	800393a <HAL_ADC_ConfigChannel+0x4f2>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a04      	ldr	r2, [pc, #16]	@ (8003948 <HAL_ADC_ConfigChannel+0x500>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d10a      	bne.n	8003950 <HAL_ADC_ConfigChannel+0x508>
 800393a:	4b04      	ldr	r3, [pc, #16]	@ (800394c <HAL_ADC_ConfigChannel+0x504>)
 800393c:	e009      	b.n	8003952 <HAL_ADC_ConfigChannel+0x50a>
 800393e:	bf00      	nop
 8003940:	47ff0000 	.word	0x47ff0000
 8003944:	40022000 	.word	0x40022000
 8003948:	40022100 	.word	0x40022100
 800394c:	40022300 	.word	0x40022300
 8003950:	4b61      	ldr	r3, [pc, #388]	@ (8003ad8 <HAL_ADC_ConfigChannel+0x690>)
 8003952:	4618      	mov	r0, r3
 8003954:	f7ff f84e 	bl	80029f4 <LL_ADC_GetCommonPathInternalCh>
 8003958:	66f8      	str	r0, [r7, #108]	@ 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a5f      	ldr	r2, [pc, #380]	@ (8003adc <HAL_ADC_ConfigChannel+0x694>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d004      	beq.n	800396e <HAL_ADC_ConfigChannel+0x526>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a5d      	ldr	r2, [pc, #372]	@ (8003ae0 <HAL_ADC_ConfigChannel+0x698>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d10e      	bne.n	800398c <HAL_ADC_ConfigChannel+0x544>
 800396e:	485b      	ldr	r0, [pc, #364]	@ (8003adc <HAL_ADC_ConfigChannel+0x694>)
 8003970:	f7ff f9ae 	bl	8002cd0 <LL_ADC_IsEnabled>
 8003974:	4604      	mov	r4, r0
 8003976:	485a      	ldr	r0, [pc, #360]	@ (8003ae0 <HAL_ADC_ConfigChannel+0x698>)
 8003978:	f7ff f9aa 	bl	8002cd0 <LL_ADC_IsEnabled>
 800397c:	4603      	mov	r3, r0
 800397e:	4323      	orrs	r3, r4
 8003980:	2b00      	cmp	r3, #0
 8003982:	bf0c      	ite	eq
 8003984:	2301      	moveq	r3, #1
 8003986:	2300      	movne	r3, #0
 8003988:	b2db      	uxtb	r3, r3
 800398a:	e008      	b.n	800399e <HAL_ADC_ConfigChannel+0x556>
 800398c:	4855      	ldr	r0, [pc, #340]	@ (8003ae4 <HAL_ADC_ConfigChannel+0x69c>)
 800398e:	f7ff f99f 	bl	8002cd0 <LL_ADC_IsEnabled>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	bf0c      	ite	eq
 8003998:	2301      	moveq	r3, #1
 800399a:	2300      	movne	r3, #0
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d07d      	beq.n	8003a9e <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a50      	ldr	r2, [pc, #320]	@ (8003ae8 <HAL_ADC_ConfigChannel+0x6a0>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d130      	bne.n	8003a0e <HAL_ADC_ConfigChannel+0x5c6>
 80039ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d12b      	bne.n	8003a0e <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a4a      	ldr	r2, [pc, #296]	@ (8003ae4 <HAL_ADC_ConfigChannel+0x69c>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	f040 8081 	bne.w	8003ac4 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a45      	ldr	r2, [pc, #276]	@ (8003adc <HAL_ADC_ConfigChannel+0x694>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d004      	beq.n	80039d6 <HAL_ADC_ConfigChannel+0x58e>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a43      	ldr	r2, [pc, #268]	@ (8003ae0 <HAL_ADC_ConfigChannel+0x698>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d101      	bne.n	80039da <HAL_ADC_ConfigChannel+0x592>
 80039d6:	4a45      	ldr	r2, [pc, #276]	@ (8003aec <HAL_ADC_ConfigChannel+0x6a4>)
 80039d8:	e000      	b.n	80039dc <HAL_ADC_ConfigChannel+0x594>
 80039da:	4a3f      	ldr	r2, [pc, #252]	@ (8003ad8 <HAL_ADC_ConfigChannel+0x690>)
 80039dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039de:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80039e2:	4619      	mov	r1, r3
 80039e4:	4610      	mov	r0, r2
 80039e6:	f7fe fff2 	bl	80029ce <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80039ea:	4b41      	ldr	r3, [pc, #260]	@ (8003af0 <HAL_ADC_ConfigChannel+0x6a8>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	099b      	lsrs	r3, r3, #6
 80039f0:	4a40      	ldr	r2, [pc, #256]	@ (8003af4 <HAL_ADC_ConfigChannel+0x6ac>)
 80039f2:	fba2 2303 	umull	r2, r3, r2, r3
 80039f6:	099b      	lsrs	r3, r3, #6
 80039f8:	3301      	adds	r3, #1
 80039fa:	005b      	lsls	r3, r3, #1
 80039fc:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80039fe:	e002      	b.n	8003a06 <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	3b01      	subs	r3, #1
 8003a04:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1f9      	bne.n	8003a00 <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a0c:	e05a      	b.n	8003ac4 <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a39      	ldr	r2, [pc, #228]	@ (8003af8 <HAL_ADC_ConfigChannel+0x6b0>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d11e      	bne.n	8003a56 <HAL_ADC_ConfigChannel+0x60e>
 8003a18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d119      	bne.n	8003a56 <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a2f      	ldr	r2, [pc, #188]	@ (8003ae4 <HAL_ADC_ConfigChannel+0x69c>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d14b      	bne.n	8003ac4 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a2a      	ldr	r2, [pc, #168]	@ (8003adc <HAL_ADC_ConfigChannel+0x694>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d004      	beq.n	8003a40 <HAL_ADC_ConfigChannel+0x5f8>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a29      	ldr	r2, [pc, #164]	@ (8003ae0 <HAL_ADC_ConfigChannel+0x698>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d101      	bne.n	8003a44 <HAL_ADC_ConfigChannel+0x5fc>
 8003a40:	4a2a      	ldr	r2, [pc, #168]	@ (8003aec <HAL_ADC_ConfigChannel+0x6a4>)
 8003a42:	e000      	b.n	8003a46 <HAL_ADC_ConfigChannel+0x5fe>
 8003a44:	4a24      	ldr	r2, [pc, #144]	@ (8003ad8 <HAL_ADC_ConfigChannel+0x690>)
 8003a46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a48:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	4610      	mov	r0, r2
 8003a50:	f7fe ffbd 	bl	80029ce <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a54:	e036      	b.n	8003ac4 <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a28      	ldr	r2, [pc, #160]	@ (8003afc <HAL_ADC_ConfigChannel+0x6b4>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d131      	bne.n	8003ac4 <HAL_ADC_ConfigChannel+0x67c>
 8003a60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d12c      	bne.n	8003ac4 <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ae4 <HAL_ADC_ConfigChannel+0x69c>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d127      	bne.n	8003ac4 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a18      	ldr	r2, [pc, #96]	@ (8003adc <HAL_ADC_ConfigChannel+0x694>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d004      	beq.n	8003a88 <HAL_ADC_ConfigChannel+0x640>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a17      	ldr	r2, [pc, #92]	@ (8003ae0 <HAL_ADC_ConfigChannel+0x698>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d101      	bne.n	8003a8c <HAL_ADC_ConfigChannel+0x644>
 8003a88:	4a18      	ldr	r2, [pc, #96]	@ (8003aec <HAL_ADC_ConfigChannel+0x6a4>)
 8003a8a:	e000      	b.n	8003a8e <HAL_ADC_ConfigChannel+0x646>
 8003a8c:	4a12      	ldr	r2, [pc, #72]	@ (8003ad8 <HAL_ADC_ConfigChannel+0x690>)
 8003a8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a90:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003a94:	4619      	mov	r1, r3
 8003a96:	4610      	mov	r0, r2
 8003a98:	f7fe ff99 	bl	80029ce <LL_ADC_SetCommonPathInternalCh>
 8003a9c:	e012      	b.n	8003ac4 <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa2:	f043 0220 	orr.w	r2, r3, #32
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003ab0:	e008      	b.n	8003ac4 <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ab6:	f043 0220 	orr.w	r2, r3, #32
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003acc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3784      	adds	r7, #132	@ 0x84
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd90      	pop	{r4, r7, pc}
 8003ad8:	58026300 	.word	0x58026300
 8003adc:	40022000 	.word	0x40022000
 8003ae0:	40022100 	.word	0x40022100
 8003ae4:	58026000 	.word	0x58026000
 8003ae8:	cb840000 	.word	0xcb840000
 8003aec:	40022300 	.word	0x40022300
 8003af0:	24000000 	.word	0x24000000
 8003af4:	053e2d63 	.word	0x053e2d63
 8003af8:	c7520000 	.word	0xc7520000
 8003afc:	cfb80000 	.word	0xcfb80000

08003b00 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b084      	sub	sp, #16
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7ff f8df 	bl	8002cd0 <LL_ADC_IsEnabled>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d16e      	bne.n	8003bf6 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	689a      	ldr	r2, [r3, #8]
 8003b1e:	4b38      	ldr	r3, [pc, #224]	@ (8003c00 <ADC_Enable+0x100>)
 8003b20:	4013      	ands	r3, r2
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00d      	beq.n	8003b42 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b2a:	f043 0210 	orr.w	r2, r3, #16
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b36:	f043 0201 	orr.w	r2, r3, #1
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e05a      	b.n	8003bf8 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4618      	mov	r0, r3
 8003b48:	f7ff f8ae 	bl	8002ca8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003b4c:	f7fe fef0 	bl	8002930 <HAL_GetTick>
 8003b50:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a2b      	ldr	r2, [pc, #172]	@ (8003c04 <ADC_Enable+0x104>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d004      	beq.n	8003b66 <ADC_Enable+0x66>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a29      	ldr	r2, [pc, #164]	@ (8003c08 <ADC_Enable+0x108>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d101      	bne.n	8003b6a <ADC_Enable+0x6a>
 8003b66:	4b29      	ldr	r3, [pc, #164]	@ (8003c0c <ADC_Enable+0x10c>)
 8003b68:	e000      	b.n	8003b6c <ADC_Enable+0x6c>
 8003b6a:	4b29      	ldr	r3, [pc, #164]	@ (8003c10 <ADC_Enable+0x110>)
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f7ff f831 	bl	8002bd4 <LL_ADC_GetMultimode>
 8003b72:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a23      	ldr	r2, [pc, #140]	@ (8003c08 <ADC_Enable+0x108>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d002      	beq.n	8003b84 <ADC_Enable+0x84>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	e000      	b.n	8003b86 <ADC_Enable+0x86>
 8003b84:	4b1f      	ldr	r3, [pc, #124]	@ (8003c04 <ADC_Enable+0x104>)
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	6812      	ldr	r2, [r2, #0]
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d02c      	beq.n	8003be8 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d130      	bne.n	8003bf6 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b94:	e028      	b.n	8003be8 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f7ff f898 	bl	8002cd0 <LL_ADC_IsEnabled>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d104      	bne.n	8003bb0 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4618      	mov	r0, r3
 8003bac:	f7ff f87c 	bl	8002ca8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003bb0:	f7fe febe 	bl	8002930 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d914      	bls.n	8003be8 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0301 	and.w	r3, r3, #1
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d00d      	beq.n	8003be8 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bd0:	f043 0210 	orr.w	r2, r3, #16
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bdc:	f043 0201 	orr.w	r2, r3, #1
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e007      	b.n	8003bf8 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d1cf      	bne.n	8003b96 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3710      	adds	r7, #16
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	8000003f 	.word	0x8000003f
 8003c04:	40022000 	.word	0x40022000
 8003c08:	40022100 	.word	0x40022100
 8003c0c:	40022300 	.word	0x40022300
 8003c10:	58026300 	.word	0x58026300

08003c14 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a7a      	ldr	r2, [pc, #488]	@ (8003e0c <ADC_ConfigureBoostMode+0x1f8>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d004      	beq.n	8003c30 <ADC_ConfigureBoostMode+0x1c>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a79      	ldr	r2, [pc, #484]	@ (8003e10 <ADC_ConfigureBoostMode+0x1fc>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d109      	bne.n	8003c44 <ADC_ConfigureBoostMode+0x30>
 8003c30:	4b78      	ldr	r3, [pc, #480]	@ (8003e14 <ADC_ConfigureBoostMode+0x200>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	bf14      	ite	ne
 8003c3c:	2301      	movne	r3, #1
 8003c3e:	2300      	moveq	r3, #0
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	e008      	b.n	8003c56 <ADC_ConfigureBoostMode+0x42>
 8003c44:	4b74      	ldr	r3, [pc, #464]	@ (8003e18 <ADC_ConfigureBoostMode+0x204>)
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	bf14      	ite	ne
 8003c50:	2301      	movne	r3, #1
 8003c52:	2300      	moveq	r3, #0
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d01c      	beq.n	8003c94 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003c5a:	f005 f8fb 	bl	8008e54 <HAL_RCC_GetHCLKFreq>
 8003c5e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003c68:	d010      	beq.n	8003c8c <ADC_ConfigureBoostMode+0x78>
 8003c6a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003c6e:	d873      	bhi.n	8003d58 <ADC_ConfigureBoostMode+0x144>
 8003c70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c74:	d002      	beq.n	8003c7c <ADC_ConfigureBoostMode+0x68>
 8003c76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c7a:	d16d      	bne.n	8003d58 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	0c1b      	lsrs	r3, r3, #16
 8003c82:	68fa      	ldr	r2, [r7, #12]
 8003c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c88:	60fb      	str	r3, [r7, #12]
        break;
 8003c8a:	e068      	b.n	8003d5e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	089b      	lsrs	r3, r3, #2
 8003c90:	60fb      	str	r3, [r7, #12]
        break;
 8003c92:	e064      	b.n	8003d5e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003c94:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003c98:	f04f 0100 	mov.w	r1, #0
 8003c9c:	f006 fb40 	bl	800a320 <HAL_RCCEx_GetPeriphCLKFreq>
 8003ca0:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003caa:	d051      	beq.n	8003d50 <ADC_ConfigureBoostMode+0x13c>
 8003cac:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003cb0:	d854      	bhi.n	8003d5c <ADC_ConfigureBoostMode+0x148>
 8003cb2:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003cb6:	d047      	beq.n	8003d48 <ADC_ConfigureBoostMode+0x134>
 8003cb8:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003cbc:	d84e      	bhi.n	8003d5c <ADC_ConfigureBoostMode+0x148>
 8003cbe:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003cc2:	d03d      	beq.n	8003d40 <ADC_ConfigureBoostMode+0x12c>
 8003cc4:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003cc8:	d848      	bhi.n	8003d5c <ADC_ConfigureBoostMode+0x148>
 8003cca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003cce:	d033      	beq.n	8003d38 <ADC_ConfigureBoostMode+0x124>
 8003cd0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003cd4:	d842      	bhi.n	8003d5c <ADC_ConfigureBoostMode+0x148>
 8003cd6:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003cda:	d029      	beq.n	8003d30 <ADC_ConfigureBoostMode+0x11c>
 8003cdc:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003ce0:	d83c      	bhi.n	8003d5c <ADC_ConfigureBoostMode+0x148>
 8003ce2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003ce6:	d01a      	beq.n	8003d1e <ADC_ConfigureBoostMode+0x10a>
 8003ce8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003cec:	d836      	bhi.n	8003d5c <ADC_ConfigureBoostMode+0x148>
 8003cee:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003cf2:	d014      	beq.n	8003d1e <ADC_ConfigureBoostMode+0x10a>
 8003cf4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003cf8:	d830      	bhi.n	8003d5c <ADC_ConfigureBoostMode+0x148>
 8003cfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003cfe:	d00e      	beq.n	8003d1e <ADC_ConfigureBoostMode+0x10a>
 8003d00:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d04:	d82a      	bhi.n	8003d5c <ADC_ConfigureBoostMode+0x148>
 8003d06:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003d0a:	d008      	beq.n	8003d1e <ADC_ConfigureBoostMode+0x10a>
 8003d0c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003d10:	d824      	bhi.n	8003d5c <ADC_ConfigureBoostMode+0x148>
 8003d12:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003d16:	d002      	beq.n	8003d1e <ADC_ConfigureBoostMode+0x10a>
 8003d18:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003d1c:	d11e      	bne.n	8003d5c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	0c9b      	lsrs	r3, r3, #18
 8003d24:	005b      	lsls	r3, r3, #1
 8003d26:	68fa      	ldr	r2, [r7, #12]
 8003d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d2c:	60fb      	str	r3, [r7, #12]
        break;
 8003d2e:	e016      	b.n	8003d5e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	091b      	lsrs	r3, r3, #4
 8003d34:	60fb      	str	r3, [r7, #12]
        break;
 8003d36:	e012      	b.n	8003d5e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	095b      	lsrs	r3, r3, #5
 8003d3c:	60fb      	str	r3, [r7, #12]
        break;
 8003d3e:	e00e      	b.n	8003d5e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	099b      	lsrs	r3, r3, #6
 8003d44:	60fb      	str	r3, [r7, #12]
        break;
 8003d46:	e00a      	b.n	8003d5e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	09db      	lsrs	r3, r3, #7
 8003d4c:	60fb      	str	r3, [r7, #12]
        break;
 8003d4e:	e006      	b.n	8003d5e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	0a1b      	lsrs	r3, r3, #8
 8003d54:	60fb      	str	r3, [r7, #12]
        break;
 8003d56:	e002      	b.n	8003d5e <ADC_ConfigureBoostMode+0x14a>
        break;
 8003d58:	bf00      	nop
 8003d5a:	e000      	b.n	8003d5e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003d5c:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003d5e:	f7fe fe17 	bl	8002990 <HAL_GetREVID>
 8003d62:	4603      	mov	r3, r0
 8003d64:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d815      	bhi.n	8003d98 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	4a2b      	ldr	r2, [pc, #172]	@ (8003e1c <ADC_ConfigureBoostMode+0x208>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d908      	bls.n	8003d86 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	689a      	ldr	r2, [r3, #8]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d82:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003d84:	e03e      	b.n	8003e04 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689a      	ldr	r2, [r3, #8]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d94:	609a      	str	r2, [r3, #8]
}
 8003d96:	e035      	b.n	8003e04 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	085b      	lsrs	r3, r3, #1
 8003d9c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	4a1f      	ldr	r2, [pc, #124]	@ (8003e20 <ADC_ConfigureBoostMode+0x20c>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d808      	bhi.n	8003db8 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003db4:	609a      	str	r2, [r3, #8]
}
 8003db6:	e025      	b.n	8003e04 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	4a1a      	ldr	r2, [pc, #104]	@ (8003e24 <ADC_ConfigureBoostMode+0x210>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d80a      	bhi.n	8003dd6 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003dd2:	609a      	str	r2, [r3, #8]
}
 8003dd4:	e016      	b.n	8003e04 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	4a13      	ldr	r2, [pc, #76]	@ (8003e28 <ADC_ConfigureBoostMode+0x214>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d80a      	bhi.n	8003df4 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003df0:	609a      	str	r2, [r3, #8]
}
 8003df2:	e007      	b.n	8003e04 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	689a      	ldr	r2, [r3, #8]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003e02:	609a      	str	r2, [r3, #8]
}
 8003e04:	bf00      	nop
 8003e06:	3710      	adds	r7, #16
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	40022000 	.word	0x40022000
 8003e10:	40022100 	.word	0x40022100
 8003e14:	40022300 	.word	0x40022300
 8003e18:	58026300 	.word	0x58026300
 8003e1c:	01312d00 	.word	0x01312d00
 8003e20:	005f5e10 	.word	0x005f5e10
 8003e24:	00bebc20 	.word	0x00bebc20
 8003e28:	017d7840 	.word	0x017d7840

08003e2c <LL_ADC_IsEnabled>:
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	f003 0301 	and.w	r3, r3, #1
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d101      	bne.n	8003e44 <LL_ADC_IsEnabled+0x18>
 8003e40:	2301      	movs	r3, #1
 8003e42:	e000      	b.n	8003e46 <LL_ADC_IsEnabled+0x1a>
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr

08003e52 <LL_ADC_REG_IsConversionOngoing>:
{
 8003e52:	b480      	push	{r7}
 8003e54:	b083      	sub	sp, #12
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f003 0304 	and.w	r3, r3, #4
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d101      	bne.n	8003e6a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003e66:	2301      	movs	r3, #1
 8003e68:	e000      	b.n	8003e6c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003e78:	b590      	push	{r4, r7, lr}
 8003e7a:	b09f      	sub	sp, #124	@ 0x7c
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e82:	2300      	movs	r3, #0
 8003e84:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d101      	bne.n	8003e96 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003e92:	2302      	movs	r3, #2
 8003e94:	e0be      	b.n	8004014 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2201      	movs	r2, #1
 8003e9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a5c      	ldr	r2, [pc, #368]	@ (800401c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d102      	bne.n	8003eb6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003eb0:	4b5b      	ldr	r3, [pc, #364]	@ (8004020 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003eb2:	60bb      	str	r3, [r7, #8]
 8003eb4:	e001      	b.n	8003eba <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d10b      	bne.n	8003ed8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ec4:	f043 0220 	orr.w	r2, r3, #32
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e09d      	b.n	8004014 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	4618      	mov	r0, r3
 8003edc:	f7ff ffb9 	bl	8003e52 <LL_ADC_REG_IsConversionOngoing>
 8003ee0:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7ff ffb3 	bl	8003e52 <LL_ADC_REG_IsConversionOngoing>
 8003eec:	4603      	mov	r3, r0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d17f      	bne.n	8003ff2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003ef2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d17c      	bne.n	8003ff2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a47      	ldr	r2, [pc, #284]	@ (800401c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d004      	beq.n	8003f0c <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a46      	ldr	r2, [pc, #280]	@ (8004020 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d101      	bne.n	8003f10 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8003f0c:	4b45      	ldr	r3, [pc, #276]	@ (8004024 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003f0e:	e000      	b.n	8003f12 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003f10:	4b45      	ldr	r3, [pc, #276]	@ (8004028 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003f12:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d039      	beq.n	8003f90 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003f1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f2c:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a3a      	ldr	r2, [pc, #232]	@ (800401c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d004      	beq.n	8003f42 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a38      	ldr	r2, [pc, #224]	@ (8004020 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d10e      	bne.n	8003f60 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003f42:	4836      	ldr	r0, [pc, #216]	@ (800401c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003f44:	f7ff ff72 	bl	8003e2c <LL_ADC_IsEnabled>
 8003f48:	4604      	mov	r4, r0
 8003f4a:	4835      	ldr	r0, [pc, #212]	@ (8004020 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003f4c:	f7ff ff6e 	bl	8003e2c <LL_ADC_IsEnabled>
 8003f50:	4603      	mov	r3, r0
 8003f52:	4323      	orrs	r3, r4
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	bf0c      	ite	eq
 8003f58:	2301      	moveq	r3, #1
 8003f5a:	2300      	movne	r3, #0
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	e008      	b.n	8003f72 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003f60:	4832      	ldr	r0, [pc, #200]	@ (800402c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003f62:	f7ff ff63 	bl	8003e2c <LL_ADC_IsEnabled>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	bf0c      	ite	eq
 8003f6c:	2301      	moveq	r3, #1
 8003f6e:	2300      	movne	r3, #0
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d047      	beq.n	8004006 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003f76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f78:	689a      	ldr	r2, [r3, #8]
 8003f7a:	4b2d      	ldr	r3, [pc, #180]	@ (8004030 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	683a      	ldr	r2, [r7, #0]
 8003f80:	6811      	ldr	r1, [r2, #0]
 8003f82:	683a      	ldr	r2, [r7, #0]
 8003f84:	6892      	ldr	r2, [r2, #8]
 8003f86:	430a      	orrs	r2, r1
 8003f88:	431a      	orrs	r2, r3
 8003f8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f8c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003f8e:	e03a      	b.n	8004006 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003f90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003f98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f9a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a1e      	ldr	r2, [pc, #120]	@ (800401c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d004      	beq.n	8003fb0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a1d      	ldr	r2, [pc, #116]	@ (8004020 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d10e      	bne.n	8003fce <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8003fb0:	481a      	ldr	r0, [pc, #104]	@ (800401c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003fb2:	f7ff ff3b 	bl	8003e2c <LL_ADC_IsEnabled>
 8003fb6:	4604      	mov	r4, r0
 8003fb8:	4819      	ldr	r0, [pc, #100]	@ (8004020 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003fba:	f7ff ff37 	bl	8003e2c <LL_ADC_IsEnabled>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	4323      	orrs	r3, r4
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	bf0c      	ite	eq
 8003fc6:	2301      	moveq	r3, #1
 8003fc8:	2300      	movne	r3, #0
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	e008      	b.n	8003fe0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003fce:	4817      	ldr	r0, [pc, #92]	@ (800402c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003fd0:	f7ff ff2c 	bl	8003e2c <LL_ADC_IsEnabled>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	bf0c      	ite	eq
 8003fda:	2301      	moveq	r3, #1
 8003fdc:	2300      	movne	r3, #0
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d010      	beq.n	8004006 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003fe4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fe6:	689a      	ldr	r2, [r3, #8]
 8003fe8:	4b11      	ldr	r3, [pc, #68]	@ (8004030 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003fea:	4013      	ands	r3, r2
 8003fec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003fee:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003ff0:	e009      	b.n	8004006 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff6:	f043 0220 	orr.w	r2, r3, #32
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8004004:	e000      	b.n	8004008 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004006:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004010:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8004014:	4618      	mov	r0, r3
 8004016:	377c      	adds	r7, #124	@ 0x7c
 8004018:	46bd      	mov	sp, r7
 800401a:	bd90      	pop	{r4, r7, pc}
 800401c:	40022000 	.word	0x40022000
 8004020:	40022100 	.word	0x40022100
 8004024:	40022300 	.word	0x40022300
 8004028:	58026300 	.word	0x58026300
 800402c:	58026000 	.word	0x58026000
 8004030:	fffff0e0 	.word	0xfffff0e0

08004034 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004034:	b480      	push	{r7}
 8004036:	b085      	sub	sp, #20
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f003 0307 	and.w	r3, r3, #7
 8004042:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004044:	4b0b      	ldr	r3, [pc, #44]	@ (8004074 <__NVIC_SetPriorityGrouping+0x40>)
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800404a:	68ba      	ldr	r2, [r7, #8]
 800404c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004050:	4013      	ands	r3, r2
 8004052:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800405c:	4b06      	ldr	r3, [pc, #24]	@ (8004078 <__NVIC_SetPriorityGrouping+0x44>)
 800405e:	4313      	orrs	r3, r2
 8004060:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004062:	4a04      	ldr	r2, [pc, #16]	@ (8004074 <__NVIC_SetPriorityGrouping+0x40>)
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	60d3      	str	r3, [r2, #12]
}
 8004068:	bf00      	nop
 800406a:	3714      	adds	r7, #20
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr
 8004074:	e000ed00 	.word	0xe000ed00
 8004078:	05fa0000 	.word	0x05fa0000

0800407c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800407c:	b480      	push	{r7}
 800407e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004080:	4b04      	ldr	r3, [pc, #16]	@ (8004094 <__NVIC_GetPriorityGrouping+0x18>)
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	0a1b      	lsrs	r3, r3, #8
 8004086:	f003 0307 	and.w	r3, r3, #7
}
 800408a:	4618      	mov	r0, r3
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr
 8004094:	e000ed00 	.word	0xe000ed00

08004098 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	4603      	mov	r3, r0
 80040a0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80040a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	db0b      	blt.n	80040c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040aa:	88fb      	ldrh	r3, [r7, #6]
 80040ac:	f003 021f 	and.w	r2, r3, #31
 80040b0:	4907      	ldr	r1, [pc, #28]	@ (80040d0 <__NVIC_EnableIRQ+0x38>)
 80040b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80040b6:	095b      	lsrs	r3, r3, #5
 80040b8:	2001      	movs	r0, #1
 80040ba:	fa00 f202 	lsl.w	r2, r0, r2
 80040be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80040c2:	bf00      	nop
 80040c4:	370c      	adds	r7, #12
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	e000e100 	.word	0xe000e100

080040d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	4603      	mov	r3, r0
 80040dc:	6039      	str	r1, [r7, #0]
 80040de:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80040e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	db0a      	blt.n	80040fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	b2da      	uxtb	r2, r3
 80040ec:	490c      	ldr	r1, [pc, #48]	@ (8004120 <__NVIC_SetPriority+0x4c>)
 80040ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80040f2:	0112      	lsls	r2, r2, #4
 80040f4:	b2d2      	uxtb	r2, r2
 80040f6:	440b      	add	r3, r1
 80040f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040fc:	e00a      	b.n	8004114 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	b2da      	uxtb	r2, r3
 8004102:	4908      	ldr	r1, [pc, #32]	@ (8004124 <__NVIC_SetPriority+0x50>)
 8004104:	88fb      	ldrh	r3, [r7, #6]
 8004106:	f003 030f 	and.w	r3, r3, #15
 800410a:	3b04      	subs	r3, #4
 800410c:	0112      	lsls	r2, r2, #4
 800410e:	b2d2      	uxtb	r2, r2
 8004110:	440b      	add	r3, r1
 8004112:	761a      	strb	r2, [r3, #24]
}
 8004114:	bf00      	nop
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr
 8004120:	e000e100 	.word	0xe000e100
 8004124:	e000ed00 	.word	0xe000ed00

08004128 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004128:	b480      	push	{r7}
 800412a:	b089      	sub	sp, #36	@ 0x24
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f003 0307 	and.w	r3, r3, #7
 800413a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	f1c3 0307 	rsb	r3, r3, #7
 8004142:	2b04      	cmp	r3, #4
 8004144:	bf28      	it	cs
 8004146:	2304      	movcs	r3, #4
 8004148:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	3304      	adds	r3, #4
 800414e:	2b06      	cmp	r3, #6
 8004150:	d902      	bls.n	8004158 <NVIC_EncodePriority+0x30>
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	3b03      	subs	r3, #3
 8004156:	e000      	b.n	800415a <NVIC_EncodePriority+0x32>
 8004158:	2300      	movs	r3, #0
 800415a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800415c:	f04f 32ff 	mov.w	r2, #4294967295
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	fa02 f303 	lsl.w	r3, r2, r3
 8004166:	43da      	mvns	r2, r3
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	401a      	ands	r2, r3
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004170:	f04f 31ff 	mov.w	r1, #4294967295
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	fa01 f303 	lsl.w	r3, r1, r3
 800417a:	43d9      	mvns	r1, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004180:	4313      	orrs	r3, r2
         );
}
 8004182:	4618      	mov	r0, r3
 8004184:	3724      	adds	r7, #36	@ 0x24
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
	...

08004190 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	3b01      	subs	r3, #1
 800419c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041a0:	d301      	bcc.n	80041a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80041a2:	2301      	movs	r3, #1
 80041a4:	e00f      	b.n	80041c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041a6:	4a0a      	ldr	r2, [pc, #40]	@ (80041d0 <SysTick_Config+0x40>)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	3b01      	subs	r3, #1
 80041ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041ae:	210f      	movs	r1, #15
 80041b0:	f04f 30ff 	mov.w	r0, #4294967295
 80041b4:	f7ff ff8e 	bl	80040d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041b8:	4b05      	ldr	r3, [pc, #20]	@ (80041d0 <SysTick_Config+0x40>)
 80041ba:	2200      	movs	r2, #0
 80041bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041be:	4b04      	ldr	r3, [pc, #16]	@ (80041d0 <SysTick_Config+0x40>)
 80041c0:	2207      	movs	r2, #7
 80041c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3708      	adds	r7, #8
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	e000e010 	.word	0xe000e010

080041d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f7ff ff29 	bl	8004034 <__NVIC_SetPriorityGrouping>
}
 80041e2:	bf00      	nop
 80041e4:	3708      	adds	r7, #8
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}

080041ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041ea:	b580      	push	{r7, lr}
 80041ec:	b086      	sub	sp, #24
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	4603      	mov	r3, r0
 80041f2:	60b9      	str	r1, [r7, #8]
 80041f4:	607a      	str	r2, [r7, #4]
 80041f6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80041f8:	f7ff ff40 	bl	800407c <__NVIC_GetPriorityGrouping>
 80041fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	68b9      	ldr	r1, [r7, #8]
 8004202:	6978      	ldr	r0, [r7, #20]
 8004204:	f7ff ff90 	bl	8004128 <NVIC_EncodePriority>
 8004208:	4602      	mov	r2, r0
 800420a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800420e:	4611      	mov	r1, r2
 8004210:	4618      	mov	r0, r3
 8004212:	f7ff ff5f 	bl	80040d4 <__NVIC_SetPriority>
}
 8004216:	bf00      	nop
 8004218:	3718      	adds	r7, #24
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800421e:	b580      	push	{r7, lr}
 8004220:	b082      	sub	sp, #8
 8004222:	af00      	add	r7, sp, #0
 8004224:	4603      	mov	r3, r0
 8004226:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004228:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800422c:	4618      	mov	r0, r3
 800422e:	f7ff ff33 	bl	8004098 <__NVIC_EnableIRQ>
}
 8004232:	bf00      	nop
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}

0800423a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800423a:	b580      	push	{r7, lr}
 800423c:	b082      	sub	sp, #8
 800423e:	af00      	add	r7, sp, #0
 8004240:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f7ff ffa4 	bl	8004190 <SysTick_Config>
 8004248:	4603      	mov	r3, r0
}
 800424a:	4618      	mov	r0, r3
 800424c:	3708      	adds	r7, #8
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
	...

08004254 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8004254:	b480      	push	{r7}
 8004256:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8004258:	4b07      	ldr	r3, [pc, #28]	@ (8004278 <HAL_GetCurrentCPUID+0x24>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	091b      	lsrs	r3, r3, #4
 800425e:	f003 030f 	and.w	r3, r3, #15
 8004262:	2b07      	cmp	r3, #7
 8004264:	d101      	bne.n	800426a <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8004266:	2303      	movs	r3, #3
 8004268:	e000      	b.n	800426c <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 800426a:	2301      	movs	r3, #1
  }
}
 800426c:	4618      	mov	r0, r3
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	e000ed00 	.word	0xe000ed00

0800427c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004284:	f7fe fb54 	bl	8002930 <HAL_GetTick>
 8004288:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d101      	bne.n	8004294 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e316      	b.n	80048c2 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a66      	ldr	r2, [pc, #408]	@ (8004434 <HAL_DMA_Init+0x1b8>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d04a      	beq.n	8004334 <HAL_DMA_Init+0xb8>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a65      	ldr	r2, [pc, #404]	@ (8004438 <HAL_DMA_Init+0x1bc>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d045      	beq.n	8004334 <HAL_DMA_Init+0xb8>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a63      	ldr	r2, [pc, #396]	@ (800443c <HAL_DMA_Init+0x1c0>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d040      	beq.n	8004334 <HAL_DMA_Init+0xb8>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a62      	ldr	r2, [pc, #392]	@ (8004440 <HAL_DMA_Init+0x1c4>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d03b      	beq.n	8004334 <HAL_DMA_Init+0xb8>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a60      	ldr	r2, [pc, #384]	@ (8004444 <HAL_DMA_Init+0x1c8>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d036      	beq.n	8004334 <HAL_DMA_Init+0xb8>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a5f      	ldr	r2, [pc, #380]	@ (8004448 <HAL_DMA_Init+0x1cc>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d031      	beq.n	8004334 <HAL_DMA_Init+0xb8>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a5d      	ldr	r2, [pc, #372]	@ (800444c <HAL_DMA_Init+0x1d0>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d02c      	beq.n	8004334 <HAL_DMA_Init+0xb8>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a5c      	ldr	r2, [pc, #368]	@ (8004450 <HAL_DMA_Init+0x1d4>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d027      	beq.n	8004334 <HAL_DMA_Init+0xb8>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a5a      	ldr	r2, [pc, #360]	@ (8004454 <HAL_DMA_Init+0x1d8>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d022      	beq.n	8004334 <HAL_DMA_Init+0xb8>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a59      	ldr	r2, [pc, #356]	@ (8004458 <HAL_DMA_Init+0x1dc>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d01d      	beq.n	8004334 <HAL_DMA_Init+0xb8>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a57      	ldr	r2, [pc, #348]	@ (800445c <HAL_DMA_Init+0x1e0>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d018      	beq.n	8004334 <HAL_DMA_Init+0xb8>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a56      	ldr	r2, [pc, #344]	@ (8004460 <HAL_DMA_Init+0x1e4>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d013      	beq.n	8004334 <HAL_DMA_Init+0xb8>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a54      	ldr	r2, [pc, #336]	@ (8004464 <HAL_DMA_Init+0x1e8>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d00e      	beq.n	8004334 <HAL_DMA_Init+0xb8>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a53      	ldr	r2, [pc, #332]	@ (8004468 <HAL_DMA_Init+0x1ec>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d009      	beq.n	8004334 <HAL_DMA_Init+0xb8>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a51      	ldr	r2, [pc, #324]	@ (800446c <HAL_DMA_Init+0x1f0>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d004      	beq.n	8004334 <HAL_DMA_Init+0xb8>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a50      	ldr	r2, [pc, #320]	@ (8004470 <HAL_DMA_Init+0x1f4>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d101      	bne.n	8004338 <HAL_DMA_Init+0xbc>
 8004334:	2301      	movs	r3, #1
 8004336:	e000      	b.n	800433a <HAL_DMA_Init+0xbe>
 8004338:	2300      	movs	r3, #0
 800433a:	2b00      	cmp	r3, #0
 800433c:	f000 813b 	beq.w	80045b6 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2202      	movs	r2, #2
 8004344:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a37      	ldr	r2, [pc, #220]	@ (8004434 <HAL_DMA_Init+0x1b8>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d04a      	beq.n	80043f0 <HAL_DMA_Init+0x174>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a36      	ldr	r2, [pc, #216]	@ (8004438 <HAL_DMA_Init+0x1bc>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d045      	beq.n	80043f0 <HAL_DMA_Init+0x174>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a34      	ldr	r2, [pc, #208]	@ (800443c <HAL_DMA_Init+0x1c0>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d040      	beq.n	80043f0 <HAL_DMA_Init+0x174>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a33      	ldr	r2, [pc, #204]	@ (8004440 <HAL_DMA_Init+0x1c4>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d03b      	beq.n	80043f0 <HAL_DMA_Init+0x174>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a31      	ldr	r2, [pc, #196]	@ (8004444 <HAL_DMA_Init+0x1c8>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d036      	beq.n	80043f0 <HAL_DMA_Init+0x174>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a30      	ldr	r2, [pc, #192]	@ (8004448 <HAL_DMA_Init+0x1cc>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d031      	beq.n	80043f0 <HAL_DMA_Init+0x174>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a2e      	ldr	r2, [pc, #184]	@ (800444c <HAL_DMA_Init+0x1d0>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d02c      	beq.n	80043f0 <HAL_DMA_Init+0x174>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a2d      	ldr	r2, [pc, #180]	@ (8004450 <HAL_DMA_Init+0x1d4>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d027      	beq.n	80043f0 <HAL_DMA_Init+0x174>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a2b      	ldr	r2, [pc, #172]	@ (8004454 <HAL_DMA_Init+0x1d8>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d022      	beq.n	80043f0 <HAL_DMA_Init+0x174>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a2a      	ldr	r2, [pc, #168]	@ (8004458 <HAL_DMA_Init+0x1dc>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d01d      	beq.n	80043f0 <HAL_DMA_Init+0x174>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a28      	ldr	r2, [pc, #160]	@ (800445c <HAL_DMA_Init+0x1e0>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d018      	beq.n	80043f0 <HAL_DMA_Init+0x174>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a27      	ldr	r2, [pc, #156]	@ (8004460 <HAL_DMA_Init+0x1e4>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d013      	beq.n	80043f0 <HAL_DMA_Init+0x174>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a25      	ldr	r2, [pc, #148]	@ (8004464 <HAL_DMA_Init+0x1e8>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d00e      	beq.n	80043f0 <HAL_DMA_Init+0x174>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a24      	ldr	r2, [pc, #144]	@ (8004468 <HAL_DMA_Init+0x1ec>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d009      	beq.n	80043f0 <HAL_DMA_Init+0x174>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a22      	ldr	r2, [pc, #136]	@ (800446c <HAL_DMA_Init+0x1f0>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d004      	beq.n	80043f0 <HAL_DMA_Init+0x174>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a21      	ldr	r2, [pc, #132]	@ (8004470 <HAL_DMA_Init+0x1f4>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d108      	bne.n	8004402 <HAL_DMA_Init+0x186>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f022 0201 	bic.w	r2, r2, #1
 80043fe:	601a      	str	r2, [r3, #0]
 8004400:	e007      	b.n	8004412 <HAL_DMA_Init+0x196>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f022 0201 	bic.w	r2, r2, #1
 8004410:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004412:	e02f      	b.n	8004474 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004414:	f7fe fa8c 	bl	8002930 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b05      	cmp	r3, #5
 8004420:	d928      	bls.n	8004474 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2220      	movs	r2, #32
 8004426:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2203      	movs	r2, #3
 800442c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e246      	b.n	80048c2 <HAL_DMA_Init+0x646>
 8004434:	40020010 	.word	0x40020010
 8004438:	40020028 	.word	0x40020028
 800443c:	40020040 	.word	0x40020040
 8004440:	40020058 	.word	0x40020058
 8004444:	40020070 	.word	0x40020070
 8004448:	40020088 	.word	0x40020088
 800444c:	400200a0 	.word	0x400200a0
 8004450:	400200b8 	.word	0x400200b8
 8004454:	40020410 	.word	0x40020410
 8004458:	40020428 	.word	0x40020428
 800445c:	40020440 	.word	0x40020440
 8004460:	40020458 	.word	0x40020458
 8004464:	40020470 	.word	0x40020470
 8004468:	40020488 	.word	0x40020488
 800446c:	400204a0 	.word	0x400204a0
 8004470:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	2b00      	cmp	r3, #0
 8004480:	d1c8      	bne.n	8004414 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	4b83      	ldr	r3, [pc, #524]	@ (800469c <HAL_DMA_Init+0x420>)
 800448e:	4013      	ands	r3, r2
 8004490:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800449a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044a6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044b2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a1b      	ldr	r3, [r3, #32]
 80044b8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	4313      	orrs	r3, r2
 80044be:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c4:	2b04      	cmp	r3, #4
 80044c6:	d107      	bne.n	80044d8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d0:	4313      	orrs	r3, r2
 80044d2:	697a      	ldr	r2, [r7, #20]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80044d8:	4b71      	ldr	r3, [pc, #452]	@ (80046a0 <HAL_DMA_Init+0x424>)
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	4b71      	ldr	r3, [pc, #452]	@ (80046a4 <HAL_DMA_Init+0x428>)
 80044de:	4013      	ands	r3, r2
 80044e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044e4:	d328      	bcc.n	8004538 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	2b28      	cmp	r3, #40	@ 0x28
 80044ec:	d903      	bls.n	80044f6 <HAL_DMA_Init+0x27a>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80044f4:	d917      	bls.n	8004526 <HAL_DMA_Init+0x2aa>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	2b3e      	cmp	r3, #62	@ 0x3e
 80044fc:	d903      	bls.n	8004506 <HAL_DMA_Init+0x28a>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	2b42      	cmp	r3, #66	@ 0x42
 8004504:	d90f      	bls.n	8004526 <HAL_DMA_Init+0x2aa>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	2b46      	cmp	r3, #70	@ 0x46
 800450c:	d903      	bls.n	8004516 <HAL_DMA_Init+0x29a>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	2b48      	cmp	r3, #72	@ 0x48
 8004514:	d907      	bls.n	8004526 <HAL_DMA_Init+0x2aa>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	2b4e      	cmp	r3, #78	@ 0x4e
 800451c:	d905      	bls.n	800452a <HAL_DMA_Init+0x2ae>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	2b52      	cmp	r3, #82	@ 0x52
 8004524:	d801      	bhi.n	800452a <HAL_DMA_Init+0x2ae>
 8004526:	2301      	movs	r3, #1
 8004528:	e000      	b.n	800452c <HAL_DMA_Init+0x2b0>
 800452a:	2300      	movs	r3, #0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d003      	beq.n	8004538 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004536:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	697a      	ldr	r2, [r7, #20]
 800453e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	695b      	ldr	r3, [r3, #20]
 8004546:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	f023 0307 	bic.w	r3, r3, #7
 800454e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004554:	697a      	ldr	r2, [r7, #20]
 8004556:	4313      	orrs	r3, r2
 8004558:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455e:	2b04      	cmp	r3, #4
 8004560:	d117      	bne.n	8004592 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004566:	697a      	ldr	r2, [r7, #20]
 8004568:	4313      	orrs	r3, r2
 800456a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00e      	beq.n	8004592 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f001 fdcf 	bl	8006118 <DMA_CheckFifoParam>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d008      	beq.n	8004592 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2240      	movs	r2, #64	@ 0x40
 8004584:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2201      	movs	r2, #1
 800458a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e197      	b.n	80048c2 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	697a      	ldr	r2, [r7, #20]
 8004598:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f001 fd0a 	bl	8005fb4 <DMA_CalcBaseAndBitshift>
 80045a0:	4603      	mov	r3, r0
 80045a2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045a8:	f003 031f 	and.w	r3, r3, #31
 80045ac:	223f      	movs	r2, #63	@ 0x3f
 80045ae:	409a      	lsls	r2, r3
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	609a      	str	r2, [r3, #8]
 80045b4:	e0cd      	b.n	8004752 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a3b      	ldr	r2, [pc, #236]	@ (80046a8 <HAL_DMA_Init+0x42c>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d022      	beq.n	8004606 <HAL_DMA_Init+0x38a>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a39      	ldr	r2, [pc, #228]	@ (80046ac <HAL_DMA_Init+0x430>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d01d      	beq.n	8004606 <HAL_DMA_Init+0x38a>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a38      	ldr	r2, [pc, #224]	@ (80046b0 <HAL_DMA_Init+0x434>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d018      	beq.n	8004606 <HAL_DMA_Init+0x38a>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a36      	ldr	r2, [pc, #216]	@ (80046b4 <HAL_DMA_Init+0x438>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d013      	beq.n	8004606 <HAL_DMA_Init+0x38a>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a35      	ldr	r2, [pc, #212]	@ (80046b8 <HAL_DMA_Init+0x43c>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d00e      	beq.n	8004606 <HAL_DMA_Init+0x38a>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a33      	ldr	r2, [pc, #204]	@ (80046bc <HAL_DMA_Init+0x440>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d009      	beq.n	8004606 <HAL_DMA_Init+0x38a>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a32      	ldr	r2, [pc, #200]	@ (80046c0 <HAL_DMA_Init+0x444>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d004      	beq.n	8004606 <HAL_DMA_Init+0x38a>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a30      	ldr	r2, [pc, #192]	@ (80046c4 <HAL_DMA_Init+0x448>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d101      	bne.n	800460a <HAL_DMA_Init+0x38e>
 8004606:	2301      	movs	r3, #1
 8004608:	e000      	b.n	800460c <HAL_DMA_Init+0x390>
 800460a:	2300      	movs	r3, #0
 800460c:	2b00      	cmp	r3, #0
 800460e:	f000 8097 	beq.w	8004740 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a24      	ldr	r2, [pc, #144]	@ (80046a8 <HAL_DMA_Init+0x42c>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d021      	beq.n	8004660 <HAL_DMA_Init+0x3e4>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a22      	ldr	r2, [pc, #136]	@ (80046ac <HAL_DMA_Init+0x430>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d01c      	beq.n	8004660 <HAL_DMA_Init+0x3e4>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a21      	ldr	r2, [pc, #132]	@ (80046b0 <HAL_DMA_Init+0x434>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d017      	beq.n	8004660 <HAL_DMA_Init+0x3e4>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a1f      	ldr	r2, [pc, #124]	@ (80046b4 <HAL_DMA_Init+0x438>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d012      	beq.n	8004660 <HAL_DMA_Init+0x3e4>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a1e      	ldr	r2, [pc, #120]	@ (80046b8 <HAL_DMA_Init+0x43c>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d00d      	beq.n	8004660 <HAL_DMA_Init+0x3e4>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a1c      	ldr	r2, [pc, #112]	@ (80046bc <HAL_DMA_Init+0x440>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d008      	beq.n	8004660 <HAL_DMA_Init+0x3e4>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a1b      	ldr	r2, [pc, #108]	@ (80046c0 <HAL_DMA_Init+0x444>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d003      	beq.n	8004660 <HAL_DMA_Init+0x3e4>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a19      	ldr	r2, [pc, #100]	@ (80046c4 <HAL_DMA_Init+0x448>)
 800465e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2202      	movs	r2, #2
 8004664:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	4b13      	ldr	r3, [pc, #76]	@ (80046c8 <HAL_DMA_Init+0x44c>)
 800467c:	4013      	ands	r3, r2
 800467e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	2b40      	cmp	r3, #64	@ 0x40
 8004686:	d021      	beq.n	80046cc <HAL_DMA_Init+0x450>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	2b80      	cmp	r3, #128	@ 0x80
 800468e:	d102      	bne.n	8004696 <HAL_DMA_Init+0x41a>
 8004690:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004694:	e01b      	b.n	80046ce <HAL_DMA_Init+0x452>
 8004696:	2300      	movs	r3, #0
 8004698:	e019      	b.n	80046ce <HAL_DMA_Init+0x452>
 800469a:	bf00      	nop
 800469c:	fe10803f 	.word	0xfe10803f
 80046a0:	5c001000 	.word	0x5c001000
 80046a4:	ffff0000 	.word	0xffff0000
 80046a8:	58025408 	.word	0x58025408
 80046ac:	5802541c 	.word	0x5802541c
 80046b0:	58025430 	.word	0x58025430
 80046b4:	58025444 	.word	0x58025444
 80046b8:	58025458 	.word	0x58025458
 80046bc:	5802546c 	.word	0x5802546c
 80046c0:	58025480 	.word	0x58025480
 80046c4:	58025494 	.word	0x58025494
 80046c8:	fffe000f 	.word	0xfffe000f
 80046cc:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	68d2      	ldr	r2, [r2, #12]
 80046d2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80046d4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80046dc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	695b      	ldr	r3, [r3, #20]
 80046e2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80046e4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	699b      	ldr	r3, [r3, #24]
 80046ea:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80046ec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	69db      	ldr	r3, [r3, #28]
 80046f2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80046f4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a1b      	ldr	r3, [r3, #32]
 80046fa:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80046fc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	4313      	orrs	r3, r2
 8004702:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	697a      	ldr	r2, [r7, #20]
 800470a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	461a      	mov	r2, r3
 8004712:	4b6e      	ldr	r3, [pc, #440]	@ (80048cc <HAL_DMA_Init+0x650>)
 8004714:	4413      	add	r3, r2
 8004716:	4a6e      	ldr	r2, [pc, #440]	@ (80048d0 <HAL_DMA_Init+0x654>)
 8004718:	fba2 2303 	umull	r2, r3, r2, r3
 800471c:	091b      	lsrs	r3, r3, #4
 800471e:	009a      	lsls	r2, r3, #2
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f001 fc45 	bl	8005fb4 <DMA_CalcBaseAndBitshift>
 800472a:	4603      	mov	r3, r0
 800472c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004732:	f003 031f 	and.w	r3, r3, #31
 8004736:	2201      	movs	r2, #1
 8004738:	409a      	lsls	r2, r3
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	605a      	str	r2, [r3, #4]
 800473e:	e008      	b.n	8004752 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2240      	movs	r2, #64	@ 0x40
 8004744:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2203      	movs	r2, #3
 800474a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e0b7      	b.n	80048c2 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a5f      	ldr	r2, [pc, #380]	@ (80048d4 <HAL_DMA_Init+0x658>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d072      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a5d      	ldr	r2, [pc, #372]	@ (80048d8 <HAL_DMA_Init+0x65c>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d06d      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a5c      	ldr	r2, [pc, #368]	@ (80048dc <HAL_DMA_Init+0x660>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d068      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a5a      	ldr	r2, [pc, #360]	@ (80048e0 <HAL_DMA_Init+0x664>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d063      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a59      	ldr	r2, [pc, #356]	@ (80048e4 <HAL_DMA_Init+0x668>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d05e      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a57      	ldr	r2, [pc, #348]	@ (80048e8 <HAL_DMA_Init+0x66c>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d059      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a56      	ldr	r2, [pc, #344]	@ (80048ec <HAL_DMA_Init+0x670>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d054      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a54      	ldr	r2, [pc, #336]	@ (80048f0 <HAL_DMA_Init+0x674>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d04f      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a53      	ldr	r2, [pc, #332]	@ (80048f4 <HAL_DMA_Init+0x678>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d04a      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a51      	ldr	r2, [pc, #324]	@ (80048f8 <HAL_DMA_Init+0x67c>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d045      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a50      	ldr	r2, [pc, #320]	@ (80048fc <HAL_DMA_Init+0x680>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d040      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a4e      	ldr	r2, [pc, #312]	@ (8004900 <HAL_DMA_Init+0x684>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d03b      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a4d      	ldr	r2, [pc, #308]	@ (8004904 <HAL_DMA_Init+0x688>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d036      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a4b      	ldr	r2, [pc, #300]	@ (8004908 <HAL_DMA_Init+0x68c>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d031      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a4a      	ldr	r2, [pc, #296]	@ (800490c <HAL_DMA_Init+0x690>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d02c      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a48      	ldr	r2, [pc, #288]	@ (8004910 <HAL_DMA_Init+0x694>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d027      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a47      	ldr	r2, [pc, #284]	@ (8004914 <HAL_DMA_Init+0x698>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d022      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a45      	ldr	r2, [pc, #276]	@ (8004918 <HAL_DMA_Init+0x69c>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d01d      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a44      	ldr	r2, [pc, #272]	@ (800491c <HAL_DMA_Init+0x6a0>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d018      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a42      	ldr	r2, [pc, #264]	@ (8004920 <HAL_DMA_Init+0x6a4>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d013      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a41      	ldr	r2, [pc, #260]	@ (8004924 <HAL_DMA_Init+0x6a8>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d00e      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a3f      	ldr	r2, [pc, #252]	@ (8004928 <HAL_DMA_Init+0x6ac>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d009      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a3e      	ldr	r2, [pc, #248]	@ (800492c <HAL_DMA_Init+0x6b0>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d004      	beq.n	8004842 <HAL_DMA_Init+0x5c6>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a3c      	ldr	r2, [pc, #240]	@ (8004930 <HAL_DMA_Init+0x6b4>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d101      	bne.n	8004846 <HAL_DMA_Init+0x5ca>
 8004842:	2301      	movs	r3, #1
 8004844:	e000      	b.n	8004848 <HAL_DMA_Init+0x5cc>
 8004846:	2300      	movs	r3, #0
 8004848:	2b00      	cmp	r3, #0
 800484a:	d032      	beq.n	80048b2 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f001 fcdf 	bl	8006210 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	2b80      	cmp	r3, #128	@ 0x80
 8004858:	d102      	bne.n	8004860 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685a      	ldr	r2, [r3, #4]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004868:	b2d2      	uxtb	r2, r2
 800486a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004874:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d010      	beq.n	80048a0 <HAL_DMA_Init+0x624>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	2b08      	cmp	r3, #8
 8004884:	d80c      	bhi.n	80048a0 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f001 fd5c 	bl	8006344 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004890:	2200      	movs	r2, #0
 8004892:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800489c:	605a      	str	r2, [r3, #4]
 800489e:	e008      	b.n	80048b2 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80048c0:	2300      	movs	r3, #0
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3718      	adds	r7, #24
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	a7fdabf8 	.word	0xa7fdabf8
 80048d0:	cccccccd 	.word	0xcccccccd
 80048d4:	40020010 	.word	0x40020010
 80048d8:	40020028 	.word	0x40020028
 80048dc:	40020040 	.word	0x40020040
 80048e0:	40020058 	.word	0x40020058
 80048e4:	40020070 	.word	0x40020070
 80048e8:	40020088 	.word	0x40020088
 80048ec:	400200a0 	.word	0x400200a0
 80048f0:	400200b8 	.word	0x400200b8
 80048f4:	40020410 	.word	0x40020410
 80048f8:	40020428 	.word	0x40020428
 80048fc:	40020440 	.word	0x40020440
 8004900:	40020458 	.word	0x40020458
 8004904:	40020470 	.word	0x40020470
 8004908:	40020488 	.word	0x40020488
 800490c:	400204a0 	.word	0x400204a0
 8004910:	400204b8 	.word	0x400204b8
 8004914:	58025408 	.word	0x58025408
 8004918:	5802541c 	.word	0x5802541c
 800491c:	58025430 	.word	0x58025430
 8004920:	58025444 	.word	0x58025444
 8004924:	58025458 	.word	0x58025458
 8004928:	5802546c 	.word	0x5802546c
 800492c:	58025480 	.word	0x58025480
 8004930:	58025494 	.word	0x58025494

08004934 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b086      	sub	sp, #24
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	607a      	str	r2, [r7, #4]
 8004940:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004942:	2300      	movs	r3, #0
 8004944:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d101      	bne.n	8004950 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e226      	b.n	8004d9e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004956:	2b01      	cmp	r3, #1
 8004958:	d101      	bne.n	800495e <HAL_DMA_Start_IT+0x2a>
 800495a:	2302      	movs	r3, #2
 800495c:	e21f      	b.n	8004d9e <HAL_DMA_Start_IT+0x46a>
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b01      	cmp	r3, #1
 8004970:	f040 820a 	bne.w	8004d88 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2202      	movs	r2, #2
 8004978:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a68      	ldr	r2, [pc, #416]	@ (8004b28 <HAL_DMA_Start_IT+0x1f4>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d04a      	beq.n	8004a22 <HAL_DMA_Start_IT+0xee>
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a66      	ldr	r2, [pc, #408]	@ (8004b2c <HAL_DMA_Start_IT+0x1f8>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d045      	beq.n	8004a22 <HAL_DMA_Start_IT+0xee>
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a65      	ldr	r2, [pc, #404]	@ (8004b30 <HAL_DMA_Start_IT+0x1fc>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d040      	beq.n	8004a22 <HAL_DMA_Start_IT+0xee>
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a63      	ldr	r2, [pc, #396]	@ (8004b34 <HAL_DMA_Start_IT+0x200>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d03b      	beq.n	8004a22 <HAL_DMA_Start_IT+0xee>
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a62      	ldr	r2, [pc, #392]	@ (8004b38 <HAL_DMA_Start_IT+0x204>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d036      	beq.n	8004a22 <HAL_DMA_Start_IT+0xee>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a60      	ldr	r2, [pc, #384]	@ (8004b3c <HAL_DMA_Start_IT+0x208>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d031      	beq.n	8004a22 <HAL_DMA_Start_IT+0xee>
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a5f      	ldr	r2, [pc, #380]	@ (8004b40 <HAL_DMA_Start_IT+0x20c>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d02c      	beq.n	8004a22 <HAL_DMA_Start_IT+0xee>
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a5d      	ldr	r2, [pc, #372]	@ (8004b44 <HAL_DMA_Start_IT+0x210>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d027      	beq.n	8004a22 <HAL_DMA_Start_IT+0xee>
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a5c      	ldr	r2, [pc, #368]	@ (8004b48 <HAL_DMA_Start_IT+0x214>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d022      	beq.n	8004a22 <HAL_DMA_Start_IT+0xee>
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a5a      	ldr	r2, [pc, #360]	@ (8004b4c <HAL_DMA_Start_IT+0x218>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d01d      	beq.n	8004a22 <HAL_DMA_Start_IT+0xee>
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a59      	ldr	r2, [pc, #356]	@ (8004b50 <HAL_DMA_Start_IT+0x21c>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d018      	beq.n	8004a22 <HAL_DMA_Start_IT+0xee>
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a57      	ldr	r2, [pc, #348]	@ (8004b54 <HAL_DMA_Start_IT+0x220>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d013      	beq.n	8004a22 <HAL_DMA_Start_IT+0xee>
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a56      	ldr	r2, [pc, #344]	@ (8004b58 <HAL_DMA_Start_IT+0x224>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d00e      	beq.n	8004a22 <HAL_DMA_Start_IT+0xee>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a54      	ldr	r2, [pc, #336]	@ (8004b5c <HAL_DMA_Start_IT+0x228>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d009      	beq.n	8004a22 <HAL_DMA_Start_IT+0xee>
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a53      	ldr	r2, [pc, #332]	@ (8004b60 <HAL_DMA_Start_IT+0x22c>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d004      	beq.n	8004a22 <HAL_DMA_Start_IT+0xee>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a51      	ldr	r2, [pc, #324]	@ (8004b64 <HAL_DMA_Start_IT+0x230>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d108      	bne.n	8004a34 <HAL_DMA_Start_IT+0x100>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f022 0201 	bic.w	r2, r2, #1
 8004a30:	601a      	str	r2, [r3, #0]
 8004a32:	e007      	b.n	8004a44 <HAL_DMA_Start_IT+0x110>
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f022 0201 	bic.w	r2, r2, #1
 8004a42:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	68b9      	ldr	r1, [r7, #8]
 8004a4a:	68f8      	ldr	r0, [r7, #12]
 8004a4c:	f001 f906 	bl	8005c5c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a34      	ldr	r2, [pc, #208]	@ (8004b28 <HAL_DMA_Start_IT+0x1f4>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d04a      	beq.n	8004af0 <HAL_DMA_Start_IT+0x1bc>
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a33      	ldr	r2, [pc, #204]	@ (8004b2c <HAL_DMA_Start_IT+0x1f8>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d045      	beq.n	8004af0 <HAL_DMA_Start_IT+0x1bc>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a31      	ldr	r2, [pc, #196]	@ (8004b30 <HAL_DMA_Start_IT+0x1fc>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d040      	beq.n	8004af0 <HAL_DMA_Start_IT+0x1bc>
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a30      	ldr	r2, [pc, #192]	@ (8004b34 <HAL_DMA_Start_IT+0x200>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d03b      	beq.n	8004af0 <HAL_DMA_Start_IT+0x1bc>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a2e      	ldr	r2, [pc, #184]	@ (8004b38 <HAL_DMA_Start_IT+0x204>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d036      	beq.n	8004af0 <HAL_DMA_Start_IT+0x1bc>
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a2d      	ldr	r2, [pc, #180]	@ (8004b3c <HAL_DMA_Start_IT+0x208>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d031      	beq.n	8004af0 <HAL_DMA_Start_IT+0x1bc>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a2b      	ldr	r2, [pc, #172]	@ (8004b40 <HAL_DMA_Start_IT+0x20c>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d02c      	beq.n	8004af0 <HAL_DMA_Start_IT+0x1bc>
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a2a      	ldr	r2, [pc, #168]	@ (8004b44 <HAL_DMA_Start_IT+0x210>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d027      	beq.n	8004af0 <HAL_DMA_Start_IT+0x1bc>
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a28      	ldr	r2, [pc, #160]	@ (8004b48 <HAL_DMA_Start_IT+0x214>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d022      	beq.n	8004af0 <HAL_DMA_Start_IT+0x1bc>
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a27      	ldr	r2, [pc, #156]	@ (8004b4c <HAL_DMA_Start_IT+0x218>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d01d      	beq.n	8004af0 <HAL_DMA_Start_IT+0x1bc>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a25      	ldr	r2, [pc, #148]	@ (8004b50 <HAL_DMA_Start_IT+0x21c>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d018      	beq.n	8004af0 <HAL_DMA_Start_IT+0x1bc>
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a24      	ldr	r2, [pc, #144]	@ (8004b54 <HAL_DMA_Start_IT+0x220>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d013      	beq.n	8004af0 <HAL_DMA_Start_IT+0x1bc>
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a22      	ldr	r2, [pc, #136]	@ (8004b58 <HAL_DMA_Start_IT+0x224>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d00e      	beq.n	8004af0 <HAL_DMA_Start_IT+0x1bc>
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a21      	ldr	r2, [pc, #132]	@ (8004b5c <HAL_DMA_Start_IT+0x228>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d009      	beq.n	8004af0 <HAL_DMA_Start_IT+0x1bc>
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a1f      	ldr	r2, [pc, #124]	@ (8004b60 <HAL_DMA_Start_IT+0x22c>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d004      	beq.n	8004af0 <HAL_DMA_Start_IT+0x1bc>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a1e      	ldr	r2, [pc, #120]	@ (8004b64 <HAL_DMA_Start_IT+0x230>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d101      	bne.n	8004af4 <HAL_DMA_Start_IT+0x1c0>
 8004af0:	2301      	movs	r3, #1
 8004af2:	e000      	b.n	8004af6 <HAL_DMA_Start_IT+0x1c2>
 8004af4:	2300      	movs	r3, #0
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d036      	beq.n	8004b68 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f023 021e 	bic.w	r2, r3, #30
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f042 0216 	orr.w	r2, r2, #22
 8004b0c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d03e      	beq.n	8004b94 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f042 0208 	orr.w	r2, r2, #8
 8004b24:	601a      	str	r2, [r3, #0]
 8004b26:	e035      	b.n	8004b94 <HAL_DMA_Start_IT+0x260>
 8004b28:	40020010 	.word	0x40020010
 8004b2c:	40020028 	.word	0x40020028
 8004b30:	40020040 	.word	0x40020040
 8004b34:	40020058 	.word	0x40020058
 8004b38:	40020070 	.word	0x40020070
 8004b3c:	40020088 	.word	0x40020088
 8004b40:	400200a0 	.word	0x400200a0
 8004b44:	400200b8 	.word	0x400200b8
 8004b48:	40020410 	.word	0x40020410
 8004b4c:	40020428 	.word	0x40020428
 8004b50:	40020440 	.word	0x40020440
 8004b54:	40020458 	.word	0x40020458
 8004b58:	40020470 	.word	0x40020470
 8004b5c:	40020488 	.word	0x40020488
 8004b60:	400204a0 	.word	0x400204a0
 8004b64:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f023 020e 	bic.w	r2, r3, #14
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f042 020a 	orr.w	r2, r2, #10
 8004b7a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d007      	beq.n	8004b94 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f042 0204 	orr.w	r2, r2, #4
 8004b92:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a83      	ldr	r2, [pc, #524]	@ (8004da8 <HAL_DMA_Start_IT+0x474>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d072      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a82      	ldr	r2, [pc, #520]	@ (8004dac <HAL_DMA_Start_IT+0x478>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d06d      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a80      	ldr	r2, [pc, #512]	@ (8004db0 <HAL_DMA_Start_IT+0x47c>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d068      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a7f      	ldr	r2, [pc, #508]	@ (8004db4 <HAL_DMA_Start_IT+0x480>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d063      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a7d      	ldr	r2, [pc, #500]	@ (8004db8 <HAL_DMA_Start_IT+0x484>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d05e      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a7c      	ldr	r2, [pc, #496]	@ (8004dbc <HAL_DMA_Start_IT+0x488>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d059      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a7a      	ldr	r2, [pc, #488]	@ (8004dc0 <HAL_DMA_Start_IT+0x48c>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d054      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a79      	ldr	r2, [pc, #484]	@ (8004dc4 <HAL_DMA_Start_IT+0x490>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d04f      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a77      	ldr	r2, [pc, #476]	@ (8004dc8 <HAL_DMA_Start_IT+0x494>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d04a      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a76      	ldr	r2, [pc, #472]	@ (8004dcc <HAL_DMA_Start_IT+0x498>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d045      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a74      	ldr	r2, [pc, #464]	@ (8004dd0 <HAL_DMA_Start_IT+0x49c>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d040      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a73      	ldr	r2, [pc, #460]	@ (8004dd4 <HAL_DMA_Start_IT+0x4a0>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d03b      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a71      	ldr	r2, [pc, #452]	@ (8004dd8 <HAL_DMA_Start_IT+0x4a4>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d036      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a70      	ldr	r2, [pc, #448]	@ (8004ddc <HAL_DMA_Start_IT+0x4a8>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d031      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a6e      	ldr	r2, [pc, #440]	@ (8004de0 <HAL_DMA_Start_IT+0x4ac>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d02c      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a6d      	ldr	r2, [pc, #436]	@ (8004de4 <HAL_DMA_Start_IT+0x4b0>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d027      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a6b      	ldr	r2, [pc, #428]	@ (8004de8 <HAL_DMA_Start_IT+0x4b4>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d022      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a6a      	ldr	r2, [pc, #424]	@ (8004dec <HAL_DMA_Start_IT+0x4b8>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d01d      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a68      	ldr	r2, [pc, #416]	@ (8004df0 <HAL_DMA_Start_IT+0x4bc>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d018      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a67      	ldr	r2, [pc, #412]	@ (8004df4 <HAL_DMA_Start_IT+0x4c0>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d013      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a65      	ldr	r2, [pc, #404]	@ (8004df8 <HAL_DMA_Start_IT+0x4c4>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d00e      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a64      	ldr	r2, [pc, #400]	@ (8004dfc <HAL_DMA_Start_IT+0x4c8>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d009      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a62      	ldr	r2, [pc, #392]	@ (8004e00 <HAL_DMA_Start_IT+0x4cc>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d004      	beq.n	8004c84 <HAL_DMA_Start_IT+0x350>
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a61      	ldr	r2, [pc, #388]	@ (8004e04 <HAL_DMA_Start_IT+0x4d0>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d101      	bne.n	8004c88 <HAL_DMA_Start_IT+0x354>
 8004c84:	2301      	movs	r3, #1
 8004c86:	e000      	b.n	8004c8a <HAL_DMA_Start_IT+0x356>
 8004c88:	2300      	movs	r3, #0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d01a      	beq.n	8004cc4 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d007      	beq.n	8004cac <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ca6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004caa:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d007      	beq.n	8004cc4 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cc2:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a37      	ldr	r2, [pc, #220]	@ (8004da8 <HAL_DMA_Start_IT+0x474>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d04a      	beq.n	8004d64 <HAL_DMA_Start_IT+0x430>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a36      	ldr	r2, [pc, #216]	@ (8004dac <HAL_DMA_Start_IT+0x478>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d045      	beq.n	8004d64 <HAL_DMA_Start_IT+0x430>
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a34      	ldr	r2, [pc, #208]	@ (8004db0 <HAL_DMA_Start_IT+0x47c>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d040      	beq.n	8004d64 <HAL_DMA_Start_IT+0x430>
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a33      	ldr	r2, [pc, #204]	@ (8004db4 <HAL_DMA_Start_IT+0x480>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d03b      	beq.n	8004d64 <HAL_DMA_Start_IT+0x430>
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a31      	ldr	r2, [pc, #196]	@ (8004db8 <HAL_DMA_Start_IT+0x484>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d036      	beq.n	8004d64 <HAL_DMA_Start_IT+0x430>
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a30      	ldr	r2, [pc, #192]	@ (8004dbc <HAL_DMA_Start_IT+0x488>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d031      	beq.n	8004d64 <HAL_DMA_Start_IT+0x430>
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a2e      	ldr	r2, [pc, #184]	@ (8004dc0 <HAL_DMA_Start_IT+0x48c>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d02c      	beq.n	8004d64 <HAL_DMA_Start_IT+0x430>
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a2d      	ldr	r2, [pc, #180]	@ (8004dc4 <HAL_DMA_Start_IT+0x490>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d027      	beq.n	8004d64 <HAL_DMA_Start_IT+0x430>
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a2b      	ldr	r2, [pc, #172]	@ (8004dc8 <HAL_DMA_Start_IT+0x494>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d022      	beq.n	8004d64 <HAL_DMA_Start_IT+0x430>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a2a      	ldr	r2, [pc, #168]	@ (8004dcc <HAL_DMA_Start_IT+0x498>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d01d      	beq.n	8004d64 <HAL_DMA_Start_IT+0x430>
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a28      	ldr	r2, [pc, #160]	@ (8004dd0 <HAL_DMA_Start_IT+0x49c>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d018      	beq.n	8004d64 <HAL_DMA_Start_IT+0x430>
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a27      	ldr	r2, [pc, #156]	@ (8004dd4 <HAL_DMA_Start_IT+0x4a0>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d013      	beq.n	8004d64 <HAL_DMA_Start_IT+0x430>
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a25      	ldr	r2, [pc, #148]	@ (8004dd8 <HAL_DMA_Start_IT+0x4a4>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d00e      	beq.n	8004d64 <HAL_DMA_Start_IT+0x430>
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a24      	ldr	r2, [pc, #144]	@ (8004ddc <HAL_DMA_Start_IT+0x4a8>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d009      	beq.n	8004d64 <HAL_DMA_Start_IT+0x430>
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a22      	ldr	r2, [pc, #136]	@ (8004de0 <HAL_DMA_Start_IT+0x4ac>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d004      	beq.n	8004d64 <HAL_DMA_Start_IT+0x430>
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a21      	ldr	r2, [pc, #132]	@ (8004de4 <HAL_DMA_Start_IT+0x4b0>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d108      	bne.n	8004d76 <HAL_DMA_Start_IT+0x442>
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f042 0201 	orr.w	r2, r2, #1
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	e012      	b.n	8004d9c <HAL_DMA_Start_IT+0x468>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f042 0201 	orr.w	r2, r2, #1
 8004d84:	601a      	str	r2, [r3, #0]
 8004d86:	e009      	b.n	8004d9c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004d8e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004d9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3718      	adds	r7, #24
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	40020010 	.word	0x40020010
 8004dac:	40020028 	.word	0x40020028
 8004db0:	40020040 	.word	0x40020040
 8004db4:	40020058 	.word	0x40020058
 8004db8:	40020070 	.word	0x40020070
 8004dbc:	40020088 	.word	0x40020088
 8004dc0:	400200a0 	.word	0x400200a0
 8004dc4:	400200b8 	.word	0x400200b8
 8004dc8:	40020410 	.word	0x40020410
 8004dcc:	40020428 	.word	0x40020428
 8004dd0:	40020440 	.word	0x40020440
 8004dd4:	40020458 	.word	0x40020458
 8004dd8:	40020470 	.word	0x40020470
 8004ddc:	40020488 	.word	0x40020488
 8004de0:	400204a0 	.word	0x400204a0
 8004de4:	400204b8 	.word	0x400204b8
 8004de8:	58025408 	.word	0x58025408
 8004dec:	5802541c 	.word	0x5802541c
 8004df0:	58025430 	.word	0x58025430
 8004df4:	58025444 	.word	0x58025444
 8004df8:	58025458 	.word	0x58025458
 8004dfc:	5802546c 	.word	0x5802546c
 8004e00:	58025480 	.word	0x58025480
 8004e04:	58025494 	.word	0x58025494

08004e08 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b08a      	sub	sp, #40	@ 0x28
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004e10:	2300      	movs	r3, #0
 8004e12:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004e14:	4b67      	ldr	r3, [pc, #412]	@ (8004fb4 <HAL_DMA_IRQHandler+0x1ac>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a67      	ldr	r2, [pc, #412]	@ (8004fb8 <HAL_DMA_IRQHandler+0x1b0>)
 8004e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e1e:	0a9b      	lsrs	r3, r3, #10
 8004e20:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e26:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e2c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004e2e:	6a3b      	ldr	r3, [r7, #32]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a5f      	ldr	r2, [pc, #380]	@ (8004fbc <HAL_DMA_IRQHandler+0x1b4>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d04a      	beq.n	8004eda <HAL_DMA_IRQHandler+0xd2>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a5d      	ldr	r2, [pc, #372]	@ (8004fc0 <HAL_DMA_IRQHandler+0x1b8>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d045      	beq.n	8004eda <HAL_DMA_IRQHandler+0xd2>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a5c      	ldr	r2, [pc, #368]	@ (8004fc4 <HAL_DMA_IRQHandler+0x1bc>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d040      	beq.n	8004eda <HAL_DMA_IRQHandler+0xd2>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a5a      	ldr	r2, [pc, #360]	@ (8004fc8 <HAL_DMA_IRQHandler+0x1c0>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d03b      	beq.n	8004eda <HAL_DMA_IRQHandler+0xd2>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a59      	ldr	r2, [pc, #356]	@ (8004fcc <HAL_DMA_IRQHandler+0x1c4>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d036      	beq.n	8004eda <HAL_DMA_IRQHandler+0xd2>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a57      	ldr	r2, [pc, #348]	@ (8004fd0 <HAL_DMA_IRQHandler+0x1c8>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d031      	beq.n	8004eda <HAL_DMA_IRQHandler+0xd2>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a56      	ldr	r2, [pc, #344]	@ (8004fd4 <HAL_DMA_IRQHandler+0x1cc>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d02c      	beq.n	8004eda <HAL_DMA_IRQHandler+0xd2>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a54      	ldr	r2, [pc, #336]	@ (8004fd8 <HAL_DMA_IRQHandler+0x1d0>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d027      	beq.n	8004eda <HAL_DMA_IRQHandler+0xd2>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a53      	ldr	r2, [pc, #332]	@ (8004fdc <HAL_DMA_IRQHandler+0x1d4>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d022      	beq.n	8004eda <HAL_DMA_IRQHandler+0xd2>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a51      	ldr	r2, [pc, #324]	@ (8004fe0 <HAL_DMA_IRQHandler+0x1d8>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d01d      	beq.n	8004eda <HAL_DMA_IRQHandler+0xd2>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a50      	ldr	r2, [pc, #320]	@ (8004fe4 <HAL_DMA_IRQHandler+0x1dc>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d018      	beq.n	8004eda <HAL_DMA_IRQHandler+0xd2>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a4e      	ldr	r2, [pc, #312]	@ (8004fe8 <HAL_DMA_IRQHandler+0x1e0>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d013      	beq.n	8004eda <HAL_DMA_IRQHandler+0xd2>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a4d      	ldr	r2, [pc, #308]	@ (8004fec <HAL_DMA_IRQHandler+0x1e4>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d00e      	beq.n	8004eda <HAL_DMA_IRQHandler+0xd2>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a4b      	ldr	r2, [pc, #300]	@ (8004ff0 <HAL_DMA_IRQHandler+0x1e8>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d009      	beq.n	8004eda <HAL_DMA_IRQHandler+0xd2>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a4a      	ldr	r2, [pc, #296]	@ (8004ff4 <HAL_DMA_IRQHandler+0x1ec>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d004      	beq.n	8004eda <HAL_DMA_IRQHandler+0xd2>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a48      	ldr	r2, [pc, #288]	@ (8004ff8 <HAL_DMA_IRQHandler+0x1f0>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d101      	bne.n	8004ede <HAL_DMA_IRQHandler+0xd6>
 8004eda:	2301      	movs	r3, #1
 8004edc:	e000      	b.n	8004ee0 <HAL_DMA_IRQHandler+0xd8>
 8004ede:	2300      	movs	r3, #0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f000 842b 	beq.w	800573c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eea:	f003 031f 	and.w	r3, r3, #31
 8004eee:	2208      	movs	r2, #8
 8004ef0:	409a      	lsls	r2, r3
 8004ef2:	69bb      	ldr	r3, [r7, #24]
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	f000 80a2 	beq.w	8005040 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a2e      	ldr	r2, [pc, #184]	@ (8004fbc <HAL_DMA_IRQHandler+0x1b4>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d04a      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x194>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a2d      	ldr	r2, [pc, #180]	@ (8004fc0 <HAL_DMA_IRQHandler+0x1b8>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d045      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x194>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a2b      	ldr	r2, [pc, #172]	@ (8004fc4 <HAL_DMA_IRQHandler+0x1bc>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d040      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x194>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a2a      	ldr	r2, [pc, #168]	@ (8004fc8 <HAL_DMA_IRQHandler+0x1c0>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d03b      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x194>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a28      	ldr	r2, [pc, #160]	@ (8004fcc <HAL_DMA_IRQHandler+0x1c4>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d036      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x194>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a27      	ldr	r2, [pc, #156]	@ (8004fd0 <HAL_DMA_IRQHandler+0x1c8>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d031      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x194>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a25      	ldr	r2, [pc, #148]	@ (8004fd4 <HAL_DMA_IRQHandler+0x1cc>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d02c      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x194>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a24      	ldr	r2, [pc, #144]	@ (8004fd8 <HAL_DMA_IRQHandler+0x1d0>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d027      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x194>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a22      	ldr	r2, [pc, #136]	@ (8004fdc <HAL_DMA_IRQHandler+0x1d4>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d022      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x194>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a21      	ldr	r2, [pc, #132]	@ (8004fe0 <HAL_DMA_IRQHandler+0x1d8>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d01d      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x194>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a1f      	ldr	r2, [pc, #124]	@ (8004fe4 <HAL_DMA_IRQHandler+0x1dc>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d018      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x194>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a1e      	ldr	r2, [pc, #120]	@ (8004fe8 <HAL_DMA_IRQHandler+0x1e0>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d013      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x194>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a1c      	ldr	r2, [pc, #112]	@ (8004fec <HAL_DMA_IRQHandler+0x1e4>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d00e      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x194>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a1b      	ldr	r2, [pc, #108]	@ (8004ff0 <HAL_DMA_IRQHandler+0x1e8>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d009      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x194>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a19      	ldr	r2, [pc, #100]	@ (8004ff4 <HAL_DMA_IRQHandler+0x1ec>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d004      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x194>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a18      	ldr	r2, [pc, #96]	@ (8004ff8 <HAL_DMA_IRQHandler+0x1f0>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d12f      	bne.n	8004ffc <HAL_DMA_IRQHandler+0x1f4>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0304 	and.w	r3, r3, #4
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	bf14      	ite	ne
 8004faa:	2301      	movne	r3, #1
 8004fac:	2300      	moveq	r3, #0
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	e02e      	b.n	8005010 <HAL_DMA_IRQHandler+0x208>
 8004fb2:	bf00      	nop
 8004fb4:	24000000 	.word	0x24000000
 8004fb8:	1b4e81b5 	.word	0x1b4e81b5
 8004fbc:	40020010 	.word	0x40020010
 8004fc0:	40020028 	.word	0x40020028
 8004fc4:	40020040 	.word	0x40020040
 8004fc8:	40020058 	.word	0x40020058
 8004fcc:	40020070 	.word	0x40020070
 8004fd0:	40020088 	.word	0x40020088
 8004fd4:	400200a0 	.word	0x400200a0
 8004fd8:	400200b8 	.word	0x400200b8
 8004fdc:	40020410 	.word	0x40020410
 8004fe0:	40020428 	.word	0x40020428
 8004fe4:	40020440 	.word	0x40020440
 8004fe8:	40020458 	.word	0x40020458
 8004fec:	40020470 	.word	0x40020470
 8004ff0:	40020488 	.word	0x40020488
 8004ff4:	400204a0 	.word	0x400204a0
 8004ff8:	400204b8 	.word	0x400204b8
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 0308 	and.w	r3, r3, #8
 8005006:	2b00      	cmp	r3, #0
 8005008:	bf14      	ite	ne
 800500a:	2301      	movne	r3, #1
 800500c:	2300      	moveq	r3, #0
 800500e:	b2db      	uxtb	r3, r3
 8005010:	2b00      	cmp	r3, #0
 8005012:	d015      	beq.n	8005040 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f022 0204 	bic.w	r2, r2, #4
 8005022:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005028:	f003 031f 	and.w	r3, r3, #31
 800502c:	2208      	movs	r2, #8
 800502e:	409a      	lsls	r2, r3
 8005030:	6a3b      	ldr	r3, [r7, #32]
 8005032:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005038:	f043 0201 	orr.w	r2, r3, #1
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005044:	f003 031f 	and.w	r3, r3, #31
 8005048:	69ba      	ldr	r2, [r7, #24]
 800504a:	fa22 f303 	lsr.w	r3, r2, r3
 800504e:	f003 0301 	and.w	r3, r3, #1
 8005052:	2b00      	cmp	r3, #0
 8005054:	d06e      	beq.n	8005134 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a69      	ldr	r2, [pc, #420]	@ (8005200 <HAL_DMA_IRQHandler+0x3f8>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d04a      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x2ee>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a67      	ldr	r2, [pc, #412]	@ (8005204 <HAL_DMA_IRQHandler+0x3fc>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d045      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x2ee>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a66      	ldr	r2, [pc, #408]	@ (8005208 <HAL_DMA_IRQHandler+0x400>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d040      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x2ee>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a64      	ldr	r2, [pc, #400]	@ (800520c <HAL_DMA_IRQHandler+0x404>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d03b      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x2ee>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a63      	ldr	r2, [pc, #396]	@ (8005210 <HAL_DMA_IRQHandler+0x408>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d036      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x2ee>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a61      	ldr	r2, [pc, #388]	@ (8005214 <HAL_DMA_IRQHandler+0x40c>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d031      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x2ee>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a60      	ldr	r2, [pc, #384]	@ (8005218 <HAL_DMA_IRQHandler+0x410>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d02c      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x2ee>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a5e      	ldr	r2, [pc, #376]	@ (800521c <HAL_DMA_IRQHandler+0x414>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d027      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x2ee>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a5d      	ldr	r2, [pc, #372]	@ (8005220 <HAL_DMA_IRQHandler+0x418>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d022      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x2ee>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a5b      	ldr	r2, [pc, #364]	@ (8005224 <HAL_DMA_IRQHandler+0x41c>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d01d      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x2ee>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a5a      	ldr	r2, [pc, #360]	@ (8005228 <HAL_DMA_IRQHandler+0x420>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d018      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x2ee>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a58      	ldr	r2, [pc, #352]	@ (800522c <HAL_DMA_IRQHandler+0x424>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d013      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x2ee>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a57      	ldr	r2, [pc, #348]	@ (8005230 <HAL_DMA_IRQHandler+0x428>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d00e      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x2ee>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a55      	ldr	r2, [pc, #340]	@ (8005234 <HAL_DMA_IRQHandler+0x42c>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d009      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x2ee>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a54      	ldr	r2, [pc, #336]	@ (8005238 <HAL_DMA_IRQHandler+0x430>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d004      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x2ee>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a52      	ldr	r2, [pc, #328]	@ (800523c <HAL_DMA_IRQHandler+0x434>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d10a      	bne.n	800510c <HAL_DMA_IRQHandler+0x304>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	695b      	ldr	r3, [r3, #20]
 80050fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005100:	2b00      	cmp	r3, #0
 8005102:	bf14      	ite	ne
 8005104:	2301      	movne	r3, #1
 8005106:	2300      	moveq	r3, #0
 8005108:	b2db      	uxtb	r3, r3
 800510a:	e003      	b.n	8005114 <HAL_DMA_IRQHandler+0x30c>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2300      	movs	r3, #0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d00d      	beq.n	8005134 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800511c:	f003 031f 	and.w	r3, r3, #31
 8005120:	2201      	movs	r2, #1
 8005122:	409a      	lsls	r2, r3
 8005124:	6a3b      	ldr	r3, [r7, #32]
 8005126:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800512c:	f043 0202 	orr.w	r2, r3, #2
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005138:	f003 031f 	and.w	r3, r3, #31
 800513c:	2204      	movs	r2, #4
 800513e:	409a      	lsls	r2, r3
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	4013      	ands	r3, r2
 8005144:	2b00      	cmp	r3, #0
 8005146:	f000 808f 	beq.w	8005268 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a2c      	ldr	r2, [pc, #176]	@ (8005200 <HAL_DMA_IRQHandler+0x3f8>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d04a      	beq.n	80051ea <HAL_DMA_IRQHandler+0x3e2>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a2a      	ldr	r2, [pc, #168]	@ (8005204 <HAL_DMA_IRQHandler+0x3fc>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d045      	beq.n	80051ea <HAL_DMA_IRQHandler+0x3e2>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a29      	ldr	r2, [pc, #164]	@ (8005208 <HAL_DMA_IRQHandler+0x400>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d040      	beq.n	80051ea <HAL_DMA_IRQHandler+0x3e2>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a27      	ldr	r2, [pc, #156]	@ (800520c <HAL_DMA_IRQHandler+0x404>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d03b      	beq.n	80051ea <HAL_DMA_IRQHandler+0x3e2>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a26      	ldr	r2, [pc, #152]	@ (8005210 <HAL_DMA_IRQHandler+0x408>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d036      	beq.n	80051ea <HAL_DMA_IRQHandler+0x3e2>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a24      	ldr	r2, [pc, #144]	@ (8005214 <HAL_DMA_IRQHandler+0x40c>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d031      	beq.n	80051ea <HAL_DMA_IRQHandler+0x3e2>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a23      	ldr	r2, [pc, #140]	@ (8005218 <HAL_DMA_IRQHandler+0x410>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d02c      	beq.n	80051ea <HAL_DMA_IRQHandler+0x3e2>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a21      	ldr	r2, [pc, #132]	@ (800521c <HAL_DMA_IRQHandler+0x414>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d027      	beq.n	80051ea <HAL_DMA_IRQHandler+0x3e2>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a20      	ldr	r2, [pc, #128]	@ (8005220 <HAL_DMA_IRQHandler+0x418>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d022      	beq.n	80051ea <HAL_DMA_IRQHandler+0x3e2>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a1e      	ldr	r2, [pc, #120]	@ (8005224 <HAL_DMA_IRQHandler+0x41c>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d01d      	beq.n	80051ea <HAL_DMA_IRQHandler+0x3e2>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a1d      	ldr	r2, [pc, #116]	@ (8005228 <HAL_DMA_IRQHandler+0x420>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d018      	beq.n	80051ea <HAL_DMA_IRQHandler+0x3e2>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a1b      	ldr	r2, [pc, #108]	@ (800522c <HAL_DMA_IRQHandler+0x424>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d013      	beq.n	80051ea <HAL_DMA_IRQHandler+0x3e2>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a1a      	ldr	r2, [pc, #104]	@ (8005230 <HAL_DMA_IRQHandler+0x428>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d00e      	beq.n	80051ea <HAL_DMA_IRQHandler+0x3e2>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a18      	ldr	r2, [pc, #96]	@ (8005234 <HAL_DMA_IRQHandler+0x42c>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d009      	beq.n	80051ea <HAL_DMA_IRQHandler+0x3e2>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a17      	ldr	r2, [pc, #92]	@ (8005238 <HAL_DMA_IRQHandler+0x430>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d004      	beq.n	80051ea <HAL_DMA_IRQHandler+0x3e2>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a15      	ldr	r2, [pc, #84]	@ (800523c <HAL_DMA_IRQHandler+0x434>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d12a      	bne.n	8005240 <HAL_DMA_IRQHandler+0x438>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 0302 	and.w	r3, r3, #2
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	bf14      	ite	ne
 80051f8:	2301      	movne	r3, #1
 80051fa:	2300      	moveq	r3, #0
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	e023      	b.n	8005248 <HAL_DMA_IRQHandler+0x440>
 8005200:	40020010 	.word	0x40020010
 8005204:	40020028 	.word	0x40020028
 8005208:	40020040 	.word	0x40020040
 800520c:	40020058 	.word	0x40020058
 8005210:	40020070 	.word	0x40020070
 8005214:	40020088 	.word	0x40020088
 8005218:	400200a0 	.word	0x400200a0
 800521c:	400200b8 	.word	0x400200b8
 8005220:	40020410 	.word	0x40020410
 8005224:	40020428 	.word	0x40020428
 8005228:	40020440 	.word	0x40020440
 800522c:	40020458 	.word	0x40020458
 8005230:	40020470 	.word	0x40020470
 8005234:	40020488 	.word	0x40020488
 8005238:	400204a0 	.word	0x400204a0
 800523c:	400204b8 	.word	0x400204b8
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	2300      	movs	r3, #0
 8005248:	2b00      	cmp	r3, #0
 800524a:	d00d      	beq.n	8005268 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005250:	f003 031f 	and.w	r3, r3, #31
 8005254:	2204      	movs	r2, #4
 8005256:	409a      	lsls	r2, r3
 8005258:	6a3b      	ldr	r3, [r7, #32]
 800525a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005260:	f043 0204 	orr.w	r2, r3, #4
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800526c:	f003 031f 	and.w	r3, r3, #31
 8005270:	2210      	movs	r2, #16
 8005272:	409a      	lsls	r2, r3
 8005274:	69bb      	ldr	r3, [r7, #24]
 8005276:	4013      	ands	r3, r2
 8005278:	2b00      	cmp	r3, #0
 800527a:	f000 80a6 	beq.w	80053ca <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a85      	ldr	r2, [pc, #532]	@ (8005498 <HAL_DMA_IRQHandler+0x690>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d04a      	beq.n	800531e <HAL_DMA_IRQHandler+0x516>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a83      	ldr	r2, [pc, #524]	@ (800549c <HAL_DMA_IRQHandler+0x694>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d045      	beq.n	800531e <HAL_DMA_IRQHandler+0x516>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a82      	ldr	r2, [pc, #520]	@ (80054a0 <HAL_DMA_IRQHandler+0x698>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d040      	beq.n	800531e <HAL_DMA_IRQHandler+0x516>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a80      	ldr	r2, [pc, #512]	@ (80054a4 <HAL_DMA_IRQHandler+0x69c>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d03b      	beq.n	800531e <HAL_DMA_IRQHandler+0x516>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a7f      	ldr	r2, [pc, #508]	@ (80054a8 <HAL_DMA_IRQHandler+0x6a0>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d036      	beq.n	800531e <HAL_DMA_IRQHandler+0x516>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a7d      	ldr	r2, [pc, #500]	@ (80054ac <HAL_DMA_IRQHandler+0x6a4>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d031      	beq.n	800531e <HAL_DMA_IRQHandler+0x516>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a7c      	ldr	r2, [pc, #496]	@ (80054b0 <HAL_DMA_IRQHandler+0x6a8>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d02c      	beq.n	800531e <HAL_DMA_IRQHandler+0x516>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a7a      	ldr	r2, [pc, #488]	@ (80054b4 <HAL_DMA_IRQHandler+0x6ac>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d027      	beq.n	800531e <HAL_DMA_IRQHandler+0x516>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a79      	ldr	r2, [pc, #484]	@ (80054b8 <HAL_DMA_IRQHandler+0x6b0>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d022      	beq.n	800531e <HAL_DMA_IRQHandler+0x516>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a77      	ldr	r2, [pc, #476]	@ (80054bc <HAL_DMA_IRQHandler+0x6b4>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d01d      	beq.n	800531e <HAL_DMA_IRQHandler+0x516>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a76      	ldr	r2, [pc, #472]	@ (80054c0 <HAL_DMA_IRQHandler+0x6b8>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d018      	beq.n	800531e <HAL_DMA_IRQHandler+0x516>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a74      	ldr	r2, [pc, #464]	@ (80054c4 <HAL_DMA_IRQHandler+0x6bc>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d013      	beq.n	800531e <HAL_DMA_IRQHandler+0x516>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a73      	ldr	r2, [pc, #460]	@ (80054c8 <HAL_DMA_IRQHandler+0x6c0>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d00e      	beq.n	800531e <HAL_DMA_IRQHandler+0x516>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a71      	ldr	r2, [pc, #452]	@ (80054cc <HAL_DMA_IRQHandler+0x6c4>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d009      	beq.n	800531e <HAL_DMA_IRQHandler+0x516>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a70      	ldr	r2, [pc, #448]	@ (80054d0 <HAL_DMA_IRQHandler+0x6c8>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d004      	beq.n	800531e <HAL_DMA_IRQHandler+0x516>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a6e      	ldr	r2, [pc, #440]	@ (80054d4 <HAL_DMA_IRQHandler+0x6cc>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d10a      	bne.n	8005334 <HAL_DMA_IRQHandler+0x52c>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 0308 	and.w	r3, r3, #8
 8005328:	2b00      	cmp	r3, #0
 800532a:	bf14      	ite	ne
 800532c:	2301      	movne	r3, #1
 800532e:	2300      	moveq	r3, #0
 8005330:	b2db      	uxtb	r3, r3
 8005332:	e009      	b.n	8005348 <HAL_DMA_IRQHandler+0x540>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0304 	and.w	r3, r3, #4
 800533e:	2b00      	cmp	r3, #0
 8005340:	bf14      	ite	ne
 8005342:	2301      	movne	r3, #1
 8005344:	2300      	moveq	r3, #0
 8005346:	b2db      	uxtb	r3, r3
 8005348:	2b00      	cmp	r3, #0
 800534a:	d03e      	beq.n	80053ca <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005350:	f003 031f 	and.w	r3, r3, #31
 8005354:	2210      	movs	r2, #16
 8005356:	409a      	lsls	r2, r3
 8005358:	6a3b      	ldr	r3, [r7, #32]
 800535a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d018      	beq.n	800539c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d108      	bne.n	800538a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537c:	2b00      	cmp	r3, #0
 800537e:	d024      	beq.n	80053ca <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	4798      	blx	r3
 8005388:	e01f      	b.n	80053ca <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800538e:	2b00      	cmp	r3, #0
 8005390:	d01b      	beq.n	80053ca <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	4798      	blx	r3
 800539a:	e016      	b.n	80053ca <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d107      	bne.n	80053ba <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f022 0208 	bic.w	r2, r2, #8
 80053b8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d003      	beq.n	80053ca <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053ce:	f003 031f 	and.w	r3, r3, #31
 80053d2:	2220      	movs	r2, #32
 80053d4:	409a      	lsls	r2, r3
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	4013      	ands	r3, r2
 80053da:	2b00      	cmp	r3, #0
 80053dc:	f000 8110 	beq.w	8005600 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a2c      	ldr	r2, [pc, #176]	@ (8005498 <HAL_DMA_IRQHandler+0x690>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d04a      	beq.n	8005480 <HAL_DMA_IRQHandler+0x678>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a2b      	ldr	r2, [pc, #172]	@ (800549c <HAL_DMA_IRQHandler+0x694>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d045      	beq.n	8005480 <HAL_DMA_IRQHandler+0x678>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a29      	ldr	r2, [pc, #164]	@ (80054a0 <HAL_DMA_IRQHandler+0x698>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d040      	beq.n	8005480 <HAL_DMA_IRQHandler+0x678>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a28      	ldr	r2, [pc, #160]	@ (80054a4 <HAL_DMA_IRQHandler+0x69c>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d03b      	beq.n	8005480 <HAL_DMA_IRQHandler+0x678>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a26      	ldr	r2, [pc, #152]	@ (80054a8 <HAL_DMA_IRQHandler+0x6a0>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d036      	beq.n	8005480 <HAL_DMA_IRQHandler+0x678>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a25      	ldr	r2, [pc, #148]	@ (80054ac <HAL_DMA_IRQHandler+0x6a4>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d031      	beq.n	8005480 <HAL_DMA_IRQHandler+0x678>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a23      	ldr	r2, [pc, #140]	@ (80054b0 <HAL_DMA_IRQHandler+0x6a8>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d02c      	beq.n	8005480 <HAL_DMA_IRQHandler+0x678>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a22      	ldr	r2, [pc, #136]	@ (80054b4 <HAL_DMA_IRQHandler+0x6ac>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d027      	beq.n	8005480 <HAL_DMA_IRQHandler+0x678>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a20      	ldr	r2, [pc, #128]	@ (80054b8 <HAL_DMA_IRQHandler+0x6b0>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d022      	beq.n	8005480 <HAL_DMA_IRQHandler+0x678>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a1f      	ldr	r2, [pc, #124]	@ (80054bc <HAL_DMA_IRQHandler+0x6b4>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d01d      	beq.n	8005480 <HAL_DMA_IRQHandler+0x678>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a1d      	ldr	r2, [pc, #116]	@ (80054c0 <HAL_DMA_IRQHandler+0x6b8>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d018      	beq.n	8005480 <HAL_DMA_IRQHandler+0x678>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a1c      	ldr	r2, [pc, #112]	@ (80054c4 <HAL_DMA_IRQHandler+0x6bc>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d013      	beq.n	8005480 <HAL_DMA_IRQHandler+0x678>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a1a      	ldr	r2, [pc, #104]	@ (80054c8 <HAL_DMA_IRQHandler+0x6c0>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d00e      	beq.n	8005480 <HAL_DMA_IRQHandler+0x678>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a19      	ldr	r2, [pc, #100]	@ (80054cc <HAL_DMA_IRQHandler+0x6c4>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d009      	beq.n	8005480 <HAL_DMA_IRQHandler+0x678>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a17      	ldr	r2, [pc, #92]	@ (80054d0 <HAL_DMA_IRQHandler+0x6c8>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d004      	beq.n	8005480 <HAL_DMA_IRQHandler+0x678>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a16      	ldr	r2, [pc, #88]	@ (80054d4 <HAL_DMA_IRQHandler+0x6cc>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d12b      	bne.n	80054d8 <HAL_DMA_IRQHandler+0x6d0>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f003 0310 	and.w	r3, r3, #16
 800548a:	2b00      	cmp	r3, #0
 800548c:	bf14      	ite	ne
 800548e:	2301      	movne	r3, #1
 8005490:	2300      	moveq	r3, #0
 8005492:	b2db      	uxtb	r3, r3
 8005494:	e02a      	b.n	80054ec <HAL_DMA_IRQHandler+0x6e4>
 8005496:	bf00      	nop
 8005498:	40020010 	.word	0x40020010
 800549c:	40020028 	.word	0x40020028
 80054a0:	40020040 	.word	0x40020040
 80054a4:	40020058 	.word	0x40020058
 80054a8:	40020070 	.word	0x40020070
 80054ac:	40020088 	.word	0x40020088
 80054b0:	400200a0 	.word	0x400200a0
 80054b4:	400200b8 	.word	0x400200b8
 80054b8:	40020410 	.word	0x40020410
 80054bc:	40020428 	.word	0x40020428
 80054c0:	40020440 	.word	0x40020440
 80054c4:	40020458 	.word	0x40020458
 80054c8:	40020470 	.word	0x40020470
 80054cc:	40020488 	.word	0x40020488
 80054d0:	400204a0 	.word	0x400204a0
 80054d4:	400204b8 	.word	0x400204b8
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f003 0302 	and.w	r3, r3, #2
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	bf14      	ite	ne
 80054e6:	2301      	movne	r3, #1
 80054e8:	2300      	moveq	r3, #0
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f000 8087 	beq.w	8005600 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054f6:	f003 031f 	and.w	r3, r3, #31
 80054fa:	2220      	movs	r2, #32
 80054fc:	409a      	lsls	r2, r3
 80054fe:	6a3b      	ldr	r3, [r7, #32]
 8005500:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005508:	b2db      	uxtb	r3, r3
 800550a:	2b04      	cmp	r3, #4
 800550c:	d139      	bne.n	8005582 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f022 0216 	bic.w	r2, r2, #22
 800551c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	695a      	ldr	r2, [r3, #20]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800552c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005532:	2b00      	cmp	r3, #0
 8005534:	d103      	bne.n	800553e <HAL_DMA_IRQHandler+0x736>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800553a:	2b00      	cmp	r3, #0
 800553c:	d007      	beq.n	800554e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f022 0208 	bic.w	r2, r2, #8
 800554c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005552:	f003 031f 	and.w	r3, r3, #31
 8005556:	223f      	movs	r2, #63	@ 0x3f
 8005558:	409a      	lsls	r2, r3
 800555a:	6a3b      	ldr	r3, [r7, #32]
 800555c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2201      	movs	r2, #1
 8005562:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005572:	2b00      	cmp	r3, #0
 8005574:	f000 834a 	beq.w	8005c0c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	4798      	blx	r3
          }
          return;
 8005580:	e344      	b.n	8005c0c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800558c:	2b00      	cmp	r3, #0
 800558e:	d018      	beq.n	80055c2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d108      	bne.n	80055b0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d02c      	beq.n	8005600 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	4798      	blx	r3
 80055ae:	e027      	b.n	8005600 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d023      	beq.n	8005600 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	4798      	blx	r3
 80055c0:	e01e      	b.n	8005600 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d10f      	bne.n	80055f0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f022 0210 	bic.w	r2, r2, #16
 80055de:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2200      	movs	r2, #0
 80055ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d003      	beq.n	8005600 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005604:	2b00      	cmp	r3, #0
 8005606:	f000 8306 	beq.w	8005c16 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	f000 8088 	beq.w	8005728 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2204      	movs	r2, #4
 800561c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a7a      	ldr	r2, [pc, #488]	@ (8005810 <HAL_DMA_IRQHandler+0xa08>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d04a      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x8b8>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a79      	ldr	r2, [pc, #484]	@ (8005814 <HAL_DMA_IRQHandler+0xa0c>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d045      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x8b8>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a77      	ldr	r2, [pc, #476]	@ (8005818 <HAL_DMA_IRQHandler+0xa10>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d040      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x8b8>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a76      	ldr	r2, [pc, #472]	@ (800581c <HAL_DMA_IRQHandler+0xa14>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d03b      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x8b8>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a74      	ldr	r2, [pc, #464]	@ (8005820 <HAL_DMA_IRQHandler+0xa18>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d036      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x8b8>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a73      	ldr	r2, [pc, #460]	@ (8005824 <HAL_DMA_IRQHandler+0xa1c>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d031      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x8b8>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a71      	ldr	r2, [pc, #452]	@ (8005828 <HAL_DMA_IRQHandler+0xa20>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d02c      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x8b8>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a70      	ldr	r2, [pc, #448]	@ (800582c <HAL_DMA_IRQHandler+0xa24>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d027      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x8b8>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a6e      	ldr	r2, [pc, #440]	@ (8005830 <HAL_DMA_IRQHandler+0xa28>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d022      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x8b8>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a6d      	ldr	r2, [pc, #436]	@ (8005834 <HAL_DMA_IRQHandler+0xa2c>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d01d      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x8b8>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a6b      	ldr	r2, [pc, #428]	@ (8005838 <HAL_DMA_IRQHandler+0xa30>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d018      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x8b8>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a6a      	ldr	r2, [pc, #424]	@ (800583c <HAL_DMA_IRQHandler+0xa34>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d013      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x8b8>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a68      	ldr	r2, [pc, #416]	@ (8005840 <HAL_DMA_IRQHandler+0xa38>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d00e      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x8b8>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a67      	ldr	r2, [pc, #412]	@ (8005844 <HAL_DMA_IRQHandler+0xa3c>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d009      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x8b8>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a65      	ldr	r2, [pc, #404]	@ (8005848 <HAL_DMA_IRQHandler+0xa40>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d004      	beq.n	80056c0 <HAL_DMA_IRQHandler+0x8b8>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a64      	ldr	r2, [pc, #400]	@ (800584c <HAL_DMA_IRQHandler+0xa44>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d108      	bne.n	80056d2 <HAL_DMA_IRQHandler+0x8ca>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f022 0201 	bic.w	r2, r2, #1
 80056ce:	601a      	str	r2, [r3, #0]
 80056d0:	e007      	b.n	80056e2 <HAL_DMA_IRQHandler+0x8da>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f022 0201 	bic.w	r2, r2, #1
 80056e0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	3301      	adds	r3, #1
 80056e6:	60fb      	str	r3, [r7, #12]
 80056e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d307      	bcc.n	80056fe <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0301 	and.w	r3, r3, #1
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d1f2      	bne.n	80056e2 <HAL_DMA_IRQHandler+0x8da>
 80056fc:	e000      	b.n	8005700 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80056fe:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 0301 	and.w	r3, r3, #1
 800570a:	2b00      	cmp	r3, #0
 800570c:	d004      	beq.n	8005718 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2203      	movs	r2, #3
 8005712:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8005716:	e003      	b.n	8005720 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800572c:	2b00      	cmp	r3, #0
 800572e:	f000 8272 	beq.w	8005c16 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	4798      	blx	r3
 800573a:	e26c      	b.n	8005c16 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a43      	ldr	r2, [pc, #268]	@ (8005850 <HAL_DMA_IRQHandler+0xa48>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d022      	beq.n	800578c <HAL_DMA_IRQHandler+0x984>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a42      	ldr	r2, [pc, #264]	@ (8005854 <HAL_DMA_IRQHandler+0xa4c>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d01d      	beq.n	800578c <HAL_DMA_IRQHandler+0x984>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a40      	ldr	r2, [pc, #256]	@ (8005858 <HAL_DMA_IRQHandler+0xa50>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d018      	beq.n	800578c <HAL_DMA_IRQHandler+0x984>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a3f      	ldr	r2, [pc, #252]	@ (800585c <HAL_DMA_IRQHandler+0xa54>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d013      	beq.n	800578c <HAL_DMA_IRQHandler+0x984>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a3d      	ldr	r2, [pc, #244]	@ (8005860 <HAL_DMA_IRQHandler+0xa58>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d00e      	beq.n	800578c <HAL_DMA_IRQHandler+0x984>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a3c      	ldr	r2, [pc, #240]	@ (8005864 <HAL_DMA_IRQHandler+0xa5c>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d009      	beq.n	800578c <HAL_DMA_IRQHandler+0x984>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a3a      	ldr	r2, [pc, #232]	@ (8005868 <HAL_DMA_IRQHandler+0xa60>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d004      	beq.n	800578c <HAL_DMA_IRQHandler+0x984>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a39      	ldr	r2, [pc, #228]	@ (800586c <HAL_DMA_IRQHandler+0xa64>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d101      	bne.n	8005790 <HAL_DMA_IRQHandler+0x988>
 800578c:	2301      	movs	r3, #1
 800578e:	e000      	b.n	8005792 <HAL_DMA_IRQHandler+0x98a>
 8005790:	2300      	movs	r3, #0
 8005792:	2b00      	cmp	r3, #0
 8005794:	f000 823f 	beq.w	8005c16 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057a4:	f003 031f 	and.w	r3, r3, #31
 80057a8:	2204      	movs	r2, #4
 80057aa:	409a      	lsls	r2, r3
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	4013      	ands	r3, r2
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	f000 80cd 	beq.w	8005950 <HAL_DMA_IRQHandler+0xb48>
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	f003 0304 	and.w	r3, r3, #4
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f000 80c7 	beq.w	8005950 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057c6:	f003 031f 	and.w	r3, r3, #31
 80057ca:	2204      	movs	r2, #4
 80057cc:	409a      	lsls	r2, r3
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d049      	beq.n	8005870 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d109      	bne.n	80057fa <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	f000 8210 	beq.w	8005c10 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057f8:	e20a      	b.n	8005c10 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057fe:	2b00      	cmp	r3, #0
 8005800:	f000 8206 	beq.w	8005c10 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800580c:	e200      	b.n	8005c10 <HAL_DMA_IRQHandler+0xe08>
 800580e:	bf00      	nop
 8005810:	40020010 	.word	0x40020010
 8005814:	40020028 	.word	0x40020028
 8005818:	40020040 	.word	0x40020040
 800581c:	40020058 	.word	0x40020058
 8005820:	40020070 	.word	0x40020070
 8005824:	40020088 	.word	0x40020088
 8005828:	400200a0 	.word	0x400200a0
 800582c:	400200b8 	.word	0x400200b8
 8005830:	40020410 	.word	0x40020410
 8005834:	40020428 	.word	0x40020428
 8005838:	40020440 	.word	0x40020440
 800583c:	40020458 	.word	0x40020458
 8005840:	40020470 	.word	0x40020470
 8005844:	40020488 	.word	0x40020488
 8005848:	400204a0 	.word	0x400204a0
 800584c:	400204b8 	.word	0x400204b8
 8005850:	58025408 	.word	0x58025408
 8005854:	5802541c 	.word	0x5802541c
 8005858:	58025430 	.word	0x58025430
 800585c:	58025444 	.word	0x58025444
 8005860:	58025458 	.word	0x58025458
 8005864:	5802546c 	.word	0x5802546c
 8005868:	58025480 	.word	0x58025480
 800586c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	f003 0320 	and.w	r3, r3, #32
 8005876:	2b00      	cmp	r3, #0
 8005878:	d160      	bne.n	800593c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a7f      	ldr	r2, [pc, #508]	@ (8005a7c <HAL_DMA_IRQHandler+0xc74>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d04a      	beq.n	800591a <HAL_DMA_IRQHandler+0xb12>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a7d      	ldr	r2, [pc, #500]	@ (8005a80 <HAL_DMA_IRQHandler+0xc78>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d045      	beq.n	800591a <HAL_DMA_IRQHandler+0xb12>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a7c      	ldr	r2, [pc, #496]	@ (8005a84 <HAL_DMA_IRQHandler+0xc7c>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d040      	beq.n	800591a <HAL_DMA_IRQHandler+0xb12>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a7a      	ldr	r2, [pc, #488]	@ (8005a88 <HAL_DMA_IRQHandler+0xc80>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d03b      	beq.n	800591a <HAL_DMA_IRQHandler+0xb12>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a79      	ldr	r2, [pc, #484]	@ (8005a8c <HAL_DMA_IRQHandler+0xc84>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d036      	beq.n	800591a <HAL_DMA_IRQHandler+0xb12>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a77      	ldr	r2, [pc, #476]	@ (8005a90 <HAL_DMA_IRQHandler+0xc88>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d031      	beq.n	800591a <HAL_DMA_IRQHandler+0xb12>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a76      	ldr	r2, [pc, #472]	@ (8005a94 <HAL_DMA_IRQHandler+0xc8c>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d02c      	beq.n	800591a <HAL_DMA_IRQHandler+0xb12>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a74      	ldr	r2, [pc, #464]	@ (8005a98 <HAL_DMA_IRQHandler+0xc90>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d027      	beq.n	800591a <HAL_DMA_IRQHandler+0xb12>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a73      	ldr	r2, [pc, #460]	@ (8005a9c <HAL_DMA_IRQHandler+0xc94>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d022      	beq.n	800591a <HAL_DMA_IRQHandler+0xb12>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a71      	ldr	r2, [pc, #452]	@ (8005aa0 <HAL_DMA_IRQHandler+0xc98>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d01d      	beq.n	800591a <HAL_DMA_IRQHandler+0xb12>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a70      	ldr	r2, [pc, #448]	@ (8005aa4 <HAL_DMA_IRQHandler+0xc9c>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d018      	beq.n	800591a <HAL_DMA_IRQHandler+0xb12>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a6e      	ldr	r2, [pc, #440]	@ (8005aa8 <HAL_DMA_IRQHandler+0xca0>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d013      	beq.n	800591a <HAL_DMA_IRQHandler+0xb12>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a6d      	ldr	r2, [pc, #436]	@ (8005aac <HAL_DMA_IRQHandler+0xca4>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d00e      	beq.n	800591a <HAL_DMA_IRQHandler+0xb12>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a6b      	ldr	r2, [pc, #428]	@ (8005ab0 <HAL_DMA_IRQHandler+0xca8>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d009      	beq.n	800591a <HAL_DMA_IRQHandler+0xb12>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a6a      	ldr	r2, [pc, #424]	@ (8005ab4 <HAL_DMA_IRQHandler+0xcac>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d004      	beq.n	800591a <HAL_DMA_IRQHandler+0xb12>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a68      	ldr	r2, [pc, #416]	@ (8005ab8 <HAL_DMA_IRQHandler+0xcb0>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d108      	bne.n	800592c <HAL_DMA_IRQHandler+0xb24>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f022 0208 	bic.w	r2, r2, #8
 8005928:	601a      	str	r2, [r3, #0]
 800592a:	e007      	b.n	800593c <HAL_DMA_IRQHandler+0xb34>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f022 0204 	bic.w	r2, r2, #4
 800593a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005940:	2b00      	cmp	r3, #0
 8005942:	f000 8165 	beq.w	8005c10 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800594e:	e15f      	b.n	8005c10 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005954:	f003 031f 	and.w	r3, r3, #31
 8005958:	2202      	movs	r2, #2
 800595a:	409a      	lsls	r2, r3
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	4013      	ands	r3, r2
 8005960:	2b00      	cmp	r3, #0
 8005962:	f000 80c5 	beq.w	8005af0 <HAL_DMA_IRQHandler+0xce8>
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	f003 0302 	and.w	r3, r3, #2
 800596c:	2b00      	cmp	r3, #0
 800596e:	f000 80bf 	beq.w	8005af0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005976:	f003 031f 	and.w	r3, r3, #31
 800597a:	2202      	movs	r2, #2
 800597c:	409a      	lsls	r2, r3
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005988:	2b00      	cmp	r3, #0
 800598a:	d018      	beq.n	80059be <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005992:	2b00      	cmp	r3, #0
 8005994:	d109      	bne.n	80059aa <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800599a:	2b00      	cmp	r3, #0
 800599c:	f000 813a 	beq.w	8005c14 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80059a8:	e134      	b.n	8005c14 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	f000 8130 	beq.w	8005c14 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80059bc:	e12a      	b.n	8005c14 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	f003 0320 	and.w	r3, r3, #32
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	f040 8089 	bne.w	8005adc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a2b      	ldr	r2, [pc, #172]	@ (8005a7c <HAL_DMA_IRQHandler+0xc74>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d04a      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xc62>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a29      	ldr	r2, [pc, #164]	@ (8005a80 <HAL_DMA_IRQHandler+0xc78>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d045      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xc62>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a28      	ldr	r2, [pc, #160]	@ (8005a84 <HAL_DMA_IRQHandler+0xc7c>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d040      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xc62>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a26      	ldr	r2, [pc, #152]	@ (8005a88 <HAL_DMA_IRQHandler+0xc80>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d03b      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xc62>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a25      	ldr	r2, [pc, #148]	@ (8005a8c <HAL_DMA_IRQHandler+0xc84>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d036      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xc62>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a23      	ldr	r2, [pc, #140]	@ (8005a90 <HAL_DMA_IRQHandler+0xc88>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d031      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xc62>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a22      	ldr	r2, [pc, #136]	@ (8005a94 <HAL_DMA_IRQHandler+0xc8c>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d02c      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xc62>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a20      	ldr	r2, [pc, #128]	@ (8005a98 <HAL_DMA_IRQHandler+0xc90>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d027      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xc62>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a1f      	ldr	r2, [pc, #124]	@ (8005a9c <HAL_DMA_IRQHandler+0xc94>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d022      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xc62>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a1d      	ldr	r2, [pc, #116]	@ (8005aa0 <HAL_DMA_IRQHandler+0xc98>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d01d      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xc62>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a1c      	ldr	r2, [pc, #112]	@ (8005aa4 <HAL_DMA_IRQHandler+0xc9c>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d018      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xc62>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a1a      	ldr	r2, [pc, #104]	@ (8005aa8 <HAL_DMA_IRQHandler+0xca0>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d013      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xc62>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a19      	ldr	r2, [pc, #100]	@ (8005aac <HAL_DMA_IRQHandler+0xca4>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d00e      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xc62>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a17      	ldr	r2, [pc, #92]	@ (8005ab0 <HAL_DMA_IRQHandler+0xca8>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d009      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xc62>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a16      	ldr	r2, [pc, #88]	@ (8005ab4 <HAL_DMA_IRQHandler+0xcac>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d004      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xc62>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a14      	ldr	r2, [pc, #80]	@ (8005ab8 <HAL_DMA_IRQHandler+0xcb0>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d128      	bne.n	8005abc <HAL_DMA_IRQHandler+0xcb4>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f022 0214 	bic.w	r2, r2, #20
 8005a78:	601a      	str	r2, [r3, #0]
 8005a7a:	e027      	b.n	8005acc <HAL_DMA_IRQHandler+0xcc4>
 8005a7c:	40020010 	.word	0x40020010
 8005a80:	40020028 	.word	0x40020028
 8005a84:	40020040 	.word	0x40020040
 8005a88:	40020058 	.word	0x40020058
 8005a8c:	40020070 	.word	0x40020070
 8005a90:	40020088 	.word	0x40020088
 8005a94:	400200a0 	.word	0x400200a0
 8005a98:	400200b8 	.word	0x400200b8
 8005a9c:	40020410 	.word	0x40020410
 8005aa0:	40020428 	.word	0x40020428
 8005aa4:	40020440 	.word	0x40020440
 8005aa8:	40020458 	.word	0x40020458
 8005aac:	40020470 	.word	0x40020470
 8005ab0:	40020488 	.word	0x40020488
 8005ab4:	400204a0 	.word	0x400204a0
 8005ab8:	400204b8 	.word	0x400204b8
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f022 020a 	bic.w	r2, r2, #10
 8005aca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	f000 8097 	beq.w	8005c14 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005aee:	e091      	b.n	8005c14 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005af4:	f003 031f 	and.w	r3, r3, #31
 8005af8:	2208      	movs	r2, #8
 8005afa:	409a      	lsls	r2, r3
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	4013      	ands	r3, r2
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	f000 8088 	beq.w	8005c16 <HAL_DMA_IRQHandler+0xe0e>
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	f003 0308 	and.w	r3, r3, #8
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	f000 8082 	beq.w	8005c16 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a41      	ldr	r2, [pc, #260]	@ (8005c1c <HAL_DMA_IRQHandler+0xe14>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d04a      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0xdaa>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a3f      	ldr	r2, [pc, #252]	@ (8005c20 <HAL_DMA_IRQHandler+0xe18>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d045      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0xdaa>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a3e      	ldr	r2, [pc, #248]	@ (8005c24 <HAL_DMA_IRQHandler+0xe1c>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d040      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0xdaa>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a3c      	ldr	r2, [pc, #240]	@ (8005c28 <HAL_DMA_IRQHandler+0xe20>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d03b      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0xdaa>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a3b      	ldr	r2, [pc, #236]	@ (8005c2c <HAL_DMA_IRQHandler+0xe24>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d036      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0xdaa>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a39      	ldr	r2, [pc, #228]	@ (8005c30 <HAL_DMA_IRQHandler+0xe28>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d031      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0xdaa>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a38      	ldr	r2, [pc, #224]	@ (8005c34 <HAL_DMA_IRQHandler+0xe2c>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d02c      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0xdaa>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a36      	ldr	r2, [pc, #216]	@ (8005c38 <HAL_DMA_IRQHandler+0xe30>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d027      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0xdaa>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a35      	ldr	r2, [pc, #212]	@ (8005c3c <HAL_DMA_IRQHandler+0xe34>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d022      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0xdaa>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a33      	ldr	r2, [pc, #204]	@ (8005c40 <HAL_DMA_IRQHandler+0xe38>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d01d      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0xdaa>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a32      	ldr	r2, [pc, #200]	@ (8005c44 <HAL_DMA_IRQHandler+0xe3c>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d018      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0xdaa>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a30      	ldr	r2, [pc, #192]	@ (8005c48 <HAL_DMA_IRQHandler+0xe40>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d013      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0xdaa>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a2f      	ldr	r2, [pc, #188]	@ (8005c4c <HAL_DMA_IRQHandler+0xe44>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d00e      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0xdaa>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a2d      	ldr	r2, [pc, #180]	@ (8005c50 <HAL_DMA_IRQHandler+0xe48>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d009      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0xdaa>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a2c      	ldr	r2, [pc, #176]	@ (8005c54 <HAL_DMA_IRQHandler+0xe4c>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d004      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0xdaa>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a2a      	ldr	r2, [pc, #168]	@ (8005c58 <HAL_DMA_IRQHandler+0xe50>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d108      	bne.n	8005bc4 <HAL_DMA_IRQHandler+0xdbc>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f022 021c 	bic.w	r2, r2, #28
 8005bc0:	601a      	str	r2, [r3, #0]
 8005bc2:	e007      	b.n	8005bd4 <HAL_DMA_IRQHandler+0xdcc>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f022 020e 	bic.w	r2, r2, #14
 8005bd2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bd8:	f003 031f 	and.w	r3, r3, #31
 8005bdc:	2201      	movs	r2, #1
 8005bde:	409a      	lsls	r2, r3
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2201      	movs	r2, #1
 8005be8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d009      	beq.n	8005c16 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	4798      	blx	r3
 8005c0a:	e004      	b.n	8005c16 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005c0c:	bf00      	nop
 8005c0e:	e002      	b.n	8005c16 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005c10:	bf00      	nop
 8005c12:	e000      	b.n	8005c16 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005c14:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005c16:	3728      	adds	r7, #40	@ 0x28
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}
 8005c1c:	40020010 	.word	0x40020010
 8005c20:	40020028 	.word	0x40020028
 8005c24:	40020040 	.word	0x40020040
 8005c28:	40020058 	.word	0x40020058
 8005c2c:	40020070 	.word	0x40020070
 8005c30:	40020088 	.word	0x40020088
 8005c34:	400200a0 	.word	0x400200a0
 8005c38:	400200b8 	.word	0x400200b8
 8005c3c:	40020410 	.word	0x40020410
 8005c40:	40020428 	.word	0x40020428
 8005c44:	40020440 	.word	0x40020440
 8005c48:	40020458 	.word	0x40020458
 8005c4c:	40020470 	.word	0x40020470
 8005c50:	40020488 	.word	0x40020488
 8005c54:	400204a0 	.word	0x400204a0
 8005c58:	400204b8 	.word	0x400204b8

08005c5c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b087      	sub	sp, #28
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	60f8      	str	r0, [r7, #12]
 8005c64:	60b9      	str	r1, [r7, #8]
 8005c66:	607a      	str	r2, [r7, #4]
 8005c68:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c6e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c74:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a7f      	ldr	r2, [pc, #508]	@ (8005e78 <DMA_SetConfig+0x21c>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d072      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a7d      	ldr	r2, [pc, #500]	@ (8005e7c <DMA_SetConfig+0x220>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d06d      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a7c      	ldr	r2, [pc, #496]	@ (8005e80 <DMA_SetConfig+0x224>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d068      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a7a      	ldr	r2, [pc, #488]	@ (8005e84 <DMA_SetConfig+0x228>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d063      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a79      	ldr	r2, [pc, #484]	@ (8005e88 <DMA_SetConfig+0x22c>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d05e      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a77      	ldr	r2, [pc, #476]	@ (8005e8c <DMA_SetConfig+0x230>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d059      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a76      	ldr	r2, [pc, #472]	@ (8005e90 <DMA_SetConfig+0x234>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d054      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a74      	ldr	r2, [pc, #464]	@ (8005e94 <DMA_SetConfig+0x238>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d04f      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a73      	ldr	r2, [pc, #460]	@ (8005e98 <DMA_SetConfig+0x23c>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d04a      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a71      	ldr	r2, [pc, #452]	@ (8005e9c <DMA_SetConfig+0x240>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d045      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a70      	ldr	r2, [pc, #448]	@ (8005ea0 <DMA_SetConfig+0x244>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d040      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a6e      	ldr	r2, [pc, #440]	@ (8005ea4 <DMA_SetConfig+0x248>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d03b      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a6d      	ldr	r2, [pc, #436]	@ (8005ea8 <DMA_SetConfig+0x24c>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d036      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a6b      	ldr	r2, [pc, #428]	@ (8005eac <DMA_SetConfig+0x250>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d031      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a6a      	ldr	r2, [pc, #424]	@ (8005eb0 <DMA_SetConfig+0x254>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d02c      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a68      	ldr	r2, [pc, #416]	@ (8005eb4 <DMA_SetConfig+0x258>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d027      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a67      	ldr	r2, [pc, #412]	@ (8005eb8 <DMA_SetConfig+0x25c>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d022      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a65      	ldr	r2, [pc, #404]	@ (8005ebc <DMA_SetConfig+0x260>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d01d      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a64      	ldr	r2, [pc, #400]	@ (8005ec0 <DMA_SetConfig+0x264>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d018      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a62      	ldr	r2, [pc, #392]	@ (8005ec4 <DMA_SetConfig+0x268>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d013      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a61      	ldr	r2, [pc, #388]	@ (8005ec8 <DMA_SetConfig+0x26c>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d00e      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a5f      	ldr	r2, [pc, #380]	@ (8005ecc <DMA_SetConfig+0x270>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d009      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a5e      	ldr	r2, [pc, #376]	@ (8005ed0 <DMA_SetConfig+0x274>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d004      	beq.n	8005d66 <DMA_SetConfig+0x10a>
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a5c      	ldr	r2, [pc, #368]	@ (8005ed4 <DMA_SetConfig+0x278>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d101      	bne.n	8005d6a <DMA_SetConfig+0x10e>
 8005d66:	2301      	movs	r3, #1
 8005d68:	e000      	b.n	8005d6c <DMA_SetConfig+0x110>
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d00d      	beq.n	8005d8c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d74:	68fa      	ldr	r2, [r7, #12]
 8005d76:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005d78:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d004      	beq.n	8005d8c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d86:	68fa      	ldr	r2, [r7, #12]
 8005d88:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005d8a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4a39      	ldr	r2, [pc, #228]	@ (8005e78 <DMA_SetConfig+0x21c>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d04a      	beq.n	8005e2c <DMA_SetConfig+0x1d0>
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a38      	ldr	r2, [pc, #224]	@ (8005e7c <DMA_SetConfig+0x220>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d045      	beq.n	8005e2c <DMA_SetConfig+0x1d0>
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a36      	ldr	r2, [pc, #216]	@ (8005e80 <DMA_SetConfig+0x224>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d040      	beq.n	8005e2c <DMA_SetConfig+0x1d0>
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a35      	ldr	r2, [pc, #212]	@ (8005e84 <DMA_SetConfig+0x228>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d03b      	beq.n	8005e2c <DMA_SetConfig+0x1d0>
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a33      	ldr	r2, [pc, #204]	@ (8005e88 <DMA_SetConfig+0x22c>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d036      	beq.n	8005e2c <DMA_SetConfig+0x1d0>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a32      	ldr	r2, [pc, #200]	@ (8005e8c <DMA_SetConfig+0x230>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d031      	beq.n	8005e2c <DMA_SetConfig+0x1d0>
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a30      	ldr	r2, [pc, #192]	@ (8005e90 <DMA_SetConfig+0x234>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d02c      	beq.n	8005e2c <DMA_SetConfig+0x1d0>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a2f      	ldr	r2, [pc, #188]	@ (8005e94 <DMA_SetConfig+0x238>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d027      	beq.n	8005e2c <DMA_SetConfig+0x1d0>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a2d      	ldr	r2, [pc, #180]	@ (8005e98 <DMA_SetConfig+0x23c>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d022      	beq.n	8005e2c <DMA_SetConfig+0x1d0>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a2c      	ldr	r2, [pc, #176]	@ (8005e9c <DMA_SetConfig+0x240>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d01d      	beq.n	8005e2c <DMA_SetConfig+0x1d0>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a2a      	ldr	r2, [pc, #168]	@ (8005ea0 <DMA_SetConfig+0x244>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d018      	beq.n	8005e2c <DMA_SetConfig+0x1d0>
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a29      	ldr	r2, [pc, #164]	@ (8005ea4 <DMA_SetConfig+0x248>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d013      	beq.n	8005e2c <DMA_SetConfig+0x1d0>
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a27      	ldr	r2, [pc, #156]	@ (8005ea8 <DMA_SetConfig+0x24c>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d00e      	beq.n	8005e2c <DMA_SetConfig+0x1d0>
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a26      	ldr	r2, [pc, #152]	@ (8005eac <DMA_SetConfig+0x250>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d009      	beq.n	8005e2c <DMA_SetConfig+0x1d0>
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a24      	ldr	r2, [pc, #144]	@ (8005eb0 <DMA_SetConfig+0x254>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d004      	beq.n	8005e2c <DMA_SetConfig+0x1d0>
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a23      	ldr	r2, [pc, #140]	@ (8005eb4 <DMA_SetConfig+0x258>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d101      	bne.n	8005e30 <DMA_SetConfig+0x1d4>
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e000      	b.n	8005e32 <DMA_SetConfig+0x1d6>
 8005e30:	2300      	movs	r3, #0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d059      	beq.n	8005eea <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e3a:	f003 031f 	and.w	r3, r3, #31
 8005e3e:	223f      	movs	r2, #63	@ 0x3f
 8005e40:	409a      	lsls	r2, r3
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005e54:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	683a      	ldr	r2, [r7, #0]
 8005e5c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	2b40      	cmp	r3, #64	@ 0x40
 8005e64:	d138      	bne.n	8005ed8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	687a      	ldr	r2, [r7, #4]
 8005e6c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68ba      	ldr	r2, [r7, #8]
 8005e74:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005e76:	e086      	b.n	8005f86 <DMA_SetConfig+0x32a>
 8005e78:	40020010 	.word	0x40020010
 8005e7c:	40020028 	.word	0x40020028
 8005e80:	40020040 	.word	0x40020040
 8005e84:	40020058 	.word	0x40020058
 8005e88:	40020070 	.word	0x40020070
 8005e8c:	40020088 	.word	0x40020088
 8005e90:	400200a0 	.word	0x400200a0
 8005e94:	400200b8 	.word	0x400200b8
 8005e98:	40020410 	.word	0x40020410
 8005e9c:	40020428 	.word	0x40020428
 8005ea0:	40020440 	.word	0x40020440
 8005ea4:	40020458 	.word	0x40020458
 8005ea8:	40020470 	.word	0x40020470
 8005eac:	40020488 	.word	0x40020488
 8005eb0:	400204a0 	.word	0x400204a0
 8005eb4:	400204b8 	.word	0x400204b8
 8005eb8:	58025408 	.word	0x58025408
 8005ebc:	5802541c 	.word	0x5802541c
 8005ec0:	58025430 	.word	0x58025430
 8005ec4:	58025444 	.word	0x58025444
 8005ec8:	58025458 	.word	0x58025458
 8005ecc:	5802546c 	.word	0x5802546c
 8005ed0:	58025480 	.word	0x58025480
 8005ed4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	68ba      	ldr	r2, [r7, #8]
 8005ede:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	687a      	ldr	r2, [r7, #4]
 8005ee6:	60da      	str	r2, [r3, #12]
}
 8005ee8:	e04d      	b.n	8005f86 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a29      	ldr	r2, [pc, #164]	@ (8005f94 <DMA_SetConfig+0x338>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d022      	beq.n	8005f3a <DMA_SetConfig+0x2de>
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a27      	ldr	r2, [pc, #156]	@ (8005f98 <DMA_SetConfig+0x33c>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d01d      	beq.n	8005f3a <DMA_SetConfig+0x2de>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a26      	ldr	r2, [pc, #152]	@ (8005f9c <DMA_SetConfig+0x340>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d018      	beq.n	8005f3a <DMA_SetConfig+0x2de>
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a24      	ldr	r2, [pc, #144]	@ (8005fa0 <DMA_SetConfig+0x344>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d013      	beq.n	8005f3a <DMA_SetConfig+0x2de>
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a23      	ldr	r2, [pc, #140]	@ (8005fa4 <DMA_SetConfig+0x348>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d00e      	beq.n	8005f3a <DMA_SetConfig+0x2de>
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a21      	ldr	r2, [pc, #132]	@ (8005fa8 <DMA_SetConfig+0x34c>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d009      	beq.n	8005f3a <DMA_SetConfig+0x2de>
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a20      	ldr	r2, [pc, #128]	@ (8005fac <DMA_SetConfig+0x350>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d004      	beq.n	8005f3a <DMA_SetConfig+0x2de>
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a1e      	ldr	r2, [pc, #120]	@ (8005fb0 <DMA_SetConfig+0x354>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d101      	bne.n	8005f3e <DMA_SetConfig+0x2e2>
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e000      	b.n	8005f40 <DMA_SetConfig+0x2e4>
 8005f3e:	2300      	movs	r3, #0
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d020      	beq.n	8005f86 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f48:	f003 031f 	and.w	r3, r3, #31
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	409a      	lsls	r2, r3
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	683a      	ldr	r2, [r7, #0]
 8005f5a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	2b40      	cmp	r3, #64	@ 0x40
 8005f62:	d108      	bne.n	8005f76 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	68ba      	ldr	r2, [r7, #8]
 8005f72:	60da      	str	r2, [r3, #12]
}
 8005f74:	e007      	b.n	8005f86 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68ba      	ldr	r2, [r7, #8]
 8005f7c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	60da      	str	r2, [r3, #12]
}
 8005f86:	bf00      	nop
 8005f88:	371c      	adds	r7, #28
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop
 8005f94:	58025408 	.word	0x58025408
 8005f98:	5802541c 	.word	0x5802541c
 8005f9c:	58025430 	.word	0x58025430
 8005fa0:	58025444 	.word	0x58025444
 8005fa4:	58025458 	.word	0x58025458
 8005fa8:	5802546c 	.word	0x5802546c
 8005fac:	58025480 	.word	0x58025480
 8005fb0:	58025494 	.word	0x58025494

08005fb4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b085      	sub	sp, #20
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a42      	ldr	r2, [pc, #264]	@ (80060cc <DMA_CalcBaseAndBitshift+0x118>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d04a      	beq.n	800605c <DMA_CalcBaseAndBitshift+0xa8>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a41      	ldr	r2, [pc, #260]	@ (80060d0 <DMA_CalcBaseAndBitshift+0x11c>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d045      	beq.n	800605c <DMA_CalcBaseAndBitshift+0xa8>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a3f      	ldr	r2, [pc, #252]	@ (80060d4 <DMA_CalcBaseAndBitshift+0x120>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d040      	beq.n	800605c <DMA_CalcBaseAndBitshift+0xa8>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a3e      	ldr	r2, [pc, #248]	@ (80060d8 <DMA_CalcBaseAndBitshift+0x124>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d03b      	beq.n	800605c <DMA_CalcBaseAndBitshift+0xa8>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a3c      	ldr	r2, [pc, #240]	@ (80060dc <DMA_CalcBaseAndBitshift+0x128>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d036      	beq.n	800605c <DMA_CalcBaseAndBitshift+0xa8>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a3b      	ldr	r2, [pc, #236]	@ (80060e0 <DMA_CalcBaseAndBitshift+0x12c>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d031      	beq.n	800605c <DMA_CalcBaseAndBitshift+0xa8>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a39      	ldr	r2, [pc, #228]	@ (80060e4 <DMA_CalcBaseAndBitshift+0x130>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d02c      	beq.n	800605c <DMA_CalcBaseAndBitshift+0xa8>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a38      	ldr	r2, [pc, #224]	@ (80060e8 <DMA_CalcBaseAndBitshift+0x134>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d027      	beq.n	800605c <DMA_CalcBaseAndBitshift+0xa8>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a36      	ldr	r2, [pc, #216]	@ (80060ec <DMA_CalcBaseAndBitshift+0x138>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d022      	beq.n	800605c <DMA_CalcBaseAndBitshift+0xa8>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a35      	ldr	r2, [pc, #212]	@ (80060f0 <DMA_CalcBaseAndBitshift+0x13c>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d01d      	beq.n	800605c <DMA_CalcBaseAndBitshift+0xa8>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a33      	ldr	r2, [pc, #204]	@ (80060f4 <DMA_CalcBaseAndBitshift+0x140>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d018      	beq.n	800605c <DMA_CalcBaseAndBitshift+0xa8>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a32      	ldr	r2, [pc, #200]	@ (80060f8 <DMA_CalcBaseAndBitshift+0x144>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d013      	beq.n	800605c <DMA_CalcBaseAndBitshift+0xa8>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a30      	ldr	r2, [pc, #192]	@ (80060fc <DMA_CalcBaseAndBitshift+0x148>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d00e      	beq.n	800605c <DMA_CalcBaseAndBitshift+0xa8>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a2f      	ldr	r2, [pc, #188]	@ (8006100 <DMA_CalcBaseAndBitshift+0x14c>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d009      	beq.n	800605c <DMA_CalcBaseAndBitshift+0xa8>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a2d      	ldr	r2, [pc, #180]	@ (8006104 <DMA_CalcBaseAndBitshift+0x150>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d004      	beq.n	800605c <DMA_CalcBaseAndBitshift+0xa8>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a2c      	ldr	r2, [pc, #176]	@ (8006108 <DMA_CalcBaseAndBitshift+0x154>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d101      	bne.n	8006060 <DMA_CalcBaseAndBitshift+0xac>
 800605c:	2301      	movs	r3, #1
 800605e:	e000      	b.n	8006062 <DMA_CalcBaseAndBitshift+0xae>
 8006060:	2300      	movs	r3, #0
 8006062:	2b00      	cmp	r3, #0
 8006064:	d024      	beq.n	80060b0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	b2db      	uxtb	r3, r3
 800606c:	3b10      	subs	r3, #16
 800606e:	4a27      	ldr	r2, [pc, #156]	@ (800610c <DMA_CalcBaseAndBitshift+0x158>)
 8006070:	fba2 2303 	umull	r2, r3, r2, r3
 8006074:	091b      	lsrs	r3, r3, #4
 8006076:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f003 0307 	and.w	r3, r3, #7
 800607e:	4a24      	ldr	r2, [pc, #144]	@ (8006110 <DMA_CalcBaseAndBitshift+0x15c>)
 8006080:	5cd3      	ldrb	r3, [r2, r3]
 8006082:	461a      	mov	r2, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2b03      	cmp	r3, #3
 800608c:	d908      	bls.n	80060a0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	461a      	mov	r2, r3
 8006094:	4b1f      	ldr	r3, [pc, #124]	@ (8006114 <DMA_CalcBaseAndBitshift+0x160>)
 8006096:	4013      	ands	r3, r2
 8006098:	1d1a      	adds	r2, r3, #4
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	659a      	str	r2, [r3, #88]	@ 0x58
 800609e:	e00d      	b.n	80060bc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	461a      	mov	r2, r3
 80060a6:	4b1b      	ldr	r3, [pc, #108]	@ (8006114 <DMA_CalcBaseAndBitshift+0x160>)
 80060a8:	4013      	ands	r3, r2
 80060aa:	687a      	ldr	r2, [r7, #4]
 80060ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80060ae:	e005      	b.n	80060bc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3714      	adds	r7, #20
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr
 80060cc:	40020010 	.word	0x40020010
 80060d0:	40020028 	.word	0x40020028
 80060d4:	40020040 	.word	0x40020040
 80060d8:	40020058 	.word	0x40020058
 80060dc:	40020070 	.word	0x40020070
 80060e0:	40020088 	.word	0x40020088
 80060e4:	400200a0 	.word	0x400200a0
 80060e8:	400200b8 	.word	0x400200b8
 80060ec:	40020410 	.word	0x40020410
 80060f0:	40020428 	.word	0x40020428
 80060f4:	40020440 	.word	0x40020440
 80060f8:	40020458 	.word	0x40020458
 80060fc:	40020470 	.word	0x40020470
 8006100:	40020488 	.word	0x40020488
 8006104:	400204a0 	.word	0x400204a0
 8006108:	400204b8 	.word	0x400204b8
 800610c:	aaaaaaab 	.word	0xaaaaaaab
 8006110:	08014aa4 	.word	0x08014aa4
 8006114:	fffffc00 	.word	0xfffffc00

08006118 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006118:	b480      	push	{r7}
 800611a:	b085      	sub	sp, #20
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006120:	2300      	movs	r3, #0
 8006122:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	699b      	ldr	r3, [r3, #24]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d120      	bne.n	800616e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006130:	2b03      	cmp	r3, #3
 8006132:	d858      	bhi.n	80061e6 <DMA_CheckFifoParam+0xce>
 8006134:	a201      	add	r2, pc, #4	@ (adr r2, 800613c <DMA_CheckFifoParam+0x24>)
 8006136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800613a:	bf00      	nop
 800613c:	0800614d 	.word	0x0800614d
 8006140:	0800615f 	.word	0x0800615f
 8006144:	0800614d 	.word	0x0800614d
 8006148:	080061e7 	.word	0x080061e7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006150:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006154:	2b00      	cmp	r3, #0
 8006156:	d048      	beq.n	80061ea <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800615c:	e045      	b.n	80061ea <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006162:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006166:	d142      	bne.n	80061ee <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800616c:	e03f      	b.n	80061ee <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006176:	d123      	bne.n	80061c0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800617c:	2b03      	cmp	r3, #3
 800617e:	d838      	bhi.n	80061f2 <DMA_CheckFifoParam+0xda>
 8006180:	a201      	add	r2, pc, #4	@ (adr r2, 8006188 <DMA_CheckFifoParam+0x70>)
 8006182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006186:	bf00      	nop
 8006188:	08006199 	.word	0x08006199
 800618c:	0800619f 	.word	0x0800619f
 8006190:	08006199 	.word	0x08006199
 8006194:	080061b1 	.word	0x080061b1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006198:	2301      	movs	r3, #1
 800619a:	73fb      	strb	r3, [r7, #15]
        break;
 800619c:	e030      	b.n	8006200 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d025      	beq.n	80061f6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80061ae:	e022      	b.n	80061f6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80061b8:	d11f      	bne.n	80061fa <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80061be:	e01c      	b.n	80061fa <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061c4:	2b02      	cmp	r3, #2
 80061c6:	d902      	bls.n	80061ce <DMA_CheckFifoParam+0xb6>
 80061c8:	2b03      	cmp	r3, #3
 80061ca:	d003      	beq.n	80061d4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80061cc:	e018      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80061ce:	2301      	movs	r3, #1
 80061d0:	73fb      	strb	r3, [r7, #15]
        break;
 80061d2:	e015      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d00e      	beq.n	80061fe <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	73fb      	strb	r3, [r7, #15]
    break;
 80061e4:	e00b      	b.n	80061fe <DMA_CheckFifoParam+0xe6>
        break;
 80061e6:	bf00      	nop
 80061e8:	e00a      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
        break;
 80061ea:	bf00      	nop
 80061ec:	e008      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
        break;
 80061ee:	bf00      	nop
 80061f0:	e006      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
        break;
 80061f2:	bf00      	nop
 80061f4:	e004      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
        break;
 80061f6:	bf00      	nop
 80061f8:	e002      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
        break;
 80061fa:	bf00      	nop
 80061fc:	e000      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
    break;
 80061fe:	bf00      	nop
    }
  }

  return status;
 8006200:	7bfb      	ldrb	r3, [r7, #15]
}
 8006202:	4618      	mov	r0, r3
 8006204:	3714      	adds	r7, #20
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr
 800620e:	bf00      	nop

08006210 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006210:	b480      	push	{r7}
 8006212:	b085      	sub	sp, #20
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a38      	ldr	r2, [pc, #224]	@ (8006304 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d022      	beq.n	800626e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a36      	ldr	r2, [pc, #216]	@ (8006308 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d01d      	beq.n	800626e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a35      	ldr	r2, [pc, #212]	@ (800630c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d018      	beq.n	800626e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a33      	ldr	r2, [pc, #204]	@ (8006310 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d013      	beq.n	800626e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a32      	ldr	r2, [pc, #200]	@ (8006314 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d00e      	beq.n	800626e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a30      	ldr	r2, [pc, #192]	@ (8006318 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d009      	beq.n	800626e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a2f      	ldr	r2, [pc, #188]	@ (800631c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d004      	beq.n	800626e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a2d      	ldr	r2, [pc, #180]	@ (8006320 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d101      	bne.n	8006272 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800626e:	2301      	movs	r3, #1
 8006270:	e000      	b.n	8006274 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006272:	2300      	movs	r3, #0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d01a      	beq.n	80062ae <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	b2db      	uxtb	r3, r3
 800627e:	3b08      	subs	r3, #8
 8006280:	4a28      	ldr	r2, [pc, #160]	@ (8006324 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006282:	fba2 2303 	umull	r2, r3, r2, r3
 8006286:	091b      	lsrs	r3, r3, #4
 8006288:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800628a:	68fa      	ldr	r2, [r7, #12]
 800628c:	4b26      	ldr	r3, [pc, #152]	@ (8006328 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800628e:	4413      	add	r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	461a      	mov	r2, r3
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	4a24      	ldr	r2, [pc, #144]	@ (800632c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800629c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	f003 031f 	and.w	r3, r3, #31
 80062a4:	2201      	movs	r2, #1
 80062a6:	409a      	lsls	r2, r3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80062ac:	e024      	b.n	80062f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	b2db      	uxtb	r3, r3
 80062b4:	3b10      	subs	r3, #16
 80062b6:	4a1e      	ldr	r2, [pc, #120]	@ (8006330 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80062b8:	fba2 2303 	umull	r2, r3, r2, r3
 80062bc:	091b      	lsrs	r3, r3, #4
 80062be:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	4a1c      	ldr	r2, [pc, #112]	@ (8006334 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d806      	bhi.n	80062d6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	4a1b      	ldr	r2, [pc, #108]	@ (8006338 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d902      	bls.n	80062d6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	3308      	adds	r3, #8
 80062d4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	4b18      	ldr	r3, [pc, #96]	@ (800633c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80062da:	4413      	add	r3, r2
 80062dc:	009b      	lsls	r3, r3, #2
 80062de:	461a      	mov	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	4a16      	ldr	r2, [pc, #88]	@ (8006340 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80062e8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	f003 031f 	and.w	r3, r3, #31
 80062f0:	2201      	movs	r2, #1
 80062f2:	409a      	lsls	r2, r3
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80062f8:	bf00      	nop
 80062fa:	3714      	adds	r7, #20
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr
 8006304:	58025408 	.word	0x58025408
 8006308:	5802541c 	.word	0x5802541c
 800630c:	58025430 	.word	0x58025430
 8006310:	58025444 	.word	0x58025444
 8006314:	58025458 	.word	0x58025458
 8006318:	5802546c 	.word	0x5802546c
 800631c:	58025480 	.word	0x58025480
 8006320:	58025494 	.word	0x58025494
 8006324:	cccccccd 	.word	0xcccccccd
 8006328:	16009600 	.word	0x16009600
 800632c:	58025880 	.word	0x58025880
 8006330:	aaaaaaab 	.word	0xaaaaaaab
 8006334:	400204b8 	.word	0x400204b8
 8006338:	4002040f 	.word	0x4002040f
 800633c:	10008200 	.word	0x10008200
 8006340:	40020880 	.word	0x40020880

08006344 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006344:	b480      	push	{r7}
 8006346:	b085      	sub	sp, #20
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	b2db      	uxtb	r3, r3
 8006352:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d04a      	beq.n	80063f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2b08      	cmp	r3, #8
 800635e:	d847      	bhi.n	80063f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a25      	ldr	r2, [pc, #148]	@ (80063fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d022      	beq.n	80063b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a24      	ldr	r2, [pc, #144]	@ (8006400 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d01d      	beq.n	80063b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a22      	ldr	r2, [pc, #136]	@ (8006404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d018      	beq.n	80063b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a21      	ldr	r2, [pc, #132]	@ (8006408 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d013      	beq.n	80063b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a1f      	ldr	r2, [pc, #124]	@ (800640c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d00e      	beq.n	80063b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a1e      	ldr	r2, [pc, #120]	@ (8006410 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d009      	beq.n	80063b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a1c      	ldr	r2, [pc, #112]	@ (8006414 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d004      	beq.n	80063b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a1b      	ldr	r2, [pc, #108]	@ (8006418 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d101      	bne.n	80063b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80063b0:	2301      	movs	r3, #1
 80063b2:	e000      	b.n	80063b6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80063b4:	2300      	movs	r3, #0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d00a      	beq.n	80063d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	4b17      	ldr	r3, [pc, #92]	@ (800641c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80063be:	4413      	add	r3, r2
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	461a      	mov	r2, r3
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	4a15      	ldr	r2, [pc, #84]	@ (8006420 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80063cc:	671a      	str	r2, [r3, #112]	@ 0x70
 80063ce:	e009      	b.n	80063e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80063d0:	68fa      	ldr	r2, [r7, #12]
 80063d2:	4b14      	ldr	r3, [pc, #80]	@ (8006424 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80063d4:	4413      	add	r3, r2
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	461a      	mov	r2, r3
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a11      	ldr	r2, [pc, #68]	@ (8006428 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80063e2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	3b01      	subs	r3, #1
 80063e8:	2201      	movs	r2, #1
 80063ea:	409a      	lsls	r2, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80063f0:	bf00      	nop
 80063f2:	3714      	adds	r7, #20
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr
 80063fc:	58025408 	.word	0x58025408
 8006400:	5802541c 	.word	0x5802541c
 8006404:	58025430 	.word	0x58025430
 8006408:	58025444 	.word	0x58025444
 800640c:	58025458 	.word	0x58025458
 8006410:	5802546c 	.word	0x5802546c
 8006414:	58025480 	.word	0x58025480
 8006418:	58025494 	.word	0x58025494
 800641c:	1600963f 	.word	0x1600963f
 8006420:	58025940 	.word	0x58025940
 8006424:	1000823f 	.word	0x1000823f
 8006428:	40020940 	.word	0x40020940

0800642c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800642c:	b480      	push	{r7}
 800642e:	b087      	sub	sp, #28
 8006430:	af00      	add	r7, sp, #0
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	460b      	mov	r3, r1
 8006436:	607a      	str	r2, [r7, #4]
 8006438:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800643a:	2300      	movs	r3, #0
 800643c:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d101      	bne.n	8006448 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8006444:	2301      	movs	r3, #1
 8006446:	e00a      	b.n	800645e <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8006448:	7afb      	ldrb	r3, [r7, #11]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d103      	bne.n	8006456 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	605a      	str	r2, [r3, #4]
      break;
 8006454:	e002      	b.n	800645c <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	75fb      	strb	r3, [r7, #23]
      break;
 800645a:	bf00      	nop
  }

  return status;
 800645c:	7dfb      	ldrb	r3, [r7, #23]
}
 800645e:	4618      	mov	r0, r3
 8006460:	371c      	adds	r7, #28
 8006462:	46bd      	mov	sp, r7
 8006464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006468:	4770      	bx	lr

0800646a <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800646a:	b480      	push	{r7}
 800646c:	b083      	sub	sp, #12
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
 8006472:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d101      	bne.n	800647e <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	e003      	b.n	8006486 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	683a      	ldr	r2, [r7, #0]
 8006482:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8006484:	2300      	movs	r3, #0
  }
}
 8006486:	4618      	mov	r0, r3
 8006488:	370c      	adds	r7, #12
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr
	...

08006494 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b086      	sub	sp, #24
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	0c1b      	lsrs	r3, r3, #16
 80064a2:	f003 0303 	and.w	r3, r3, #3
 80064a6:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 031f 	and.w	r3, r3, #31
 80064b0:	2201      	movs	r2, #1
 80064b2:	fa02 f303 	lsl.w	r3, r2, r3
 80064b6:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80064b8:	f7fd fecc 	bl	8004254 <HAL_GetCurrentCPUID>
 80064bc:	4603      	mov	r3, r0
 80064be:	2b03      	cmp	r3, #3
 80064c0:	d105      	bne.n	80064ce <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	011a      	lsls	r2, r3, #4
 80064c6:	4b0f      	ldr	r3, [pc, #60]	@ (8006504 <HAL_EXTI_IRQHandler+0x70>)
 80064c8:	4413      	add	r3, r2
 80064ca:	617b      	str	r3, [r7, #20]
 80064cc:	e004      	b.n	80064d8 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	011a      	lsls	r2, r3, #4
 80064d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006508 <HAL_EXTI_IRQHandler+0x74>)
 80064d4:	4413      	add	r3, r2
 80064d6:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	4013      	ands	r3, r2
 80064e0:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d009      	beq.n	80064fc <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d002      	beq.n	80064fc <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	4798      	blx	r3
    }
  }
}
 80064fc:	bf00      	nop
 80064fe:	3718      	adds	r7, #24
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}
 8006504:	58000088 	.word	0x58000088
 8006508:	580000c8 	.word	0x580000c8

0800650c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800650c:	b480      	push	{r7}
 800650e:	b089      	sub	sp, #36	@ 0x24
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006516:	2300      	movs	r3, #0
 8006518:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800651a:	4b89      	ldr	r3, [pc, #548]	@ (8006740 <HAL_GPIO_Init+0x234>)
 800651c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800651e:	e194      	b.n	800684a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	2101      	movs	r1, #1
 8006526:	69fb      	ldr	r3, [r7, #28]
 8006528:	fa01 f303 	lsl.w	r3, r1, r3
 800652c:	4013      	ands	r3, r2
 800652e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	2b00      	cmp	r3, #0
 8006534:	f000 8186 	beq.w	8006844 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	f003 0303 	and.w	r3, r3, #3
 8006540:	2b01      	cmp	r3, #1
 8006542:	d005      	beq.n	8006550 <HAL_GPIO_Init+0x44>
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	f003 0303 	and.w	r3, r3, #3
 800654c:	2b02      	cmp	r3, #2
 800654e:	d130      	bne.n	80065b2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006556:	69fb      	ldr	r3, [r7, #28]
 8006558:	005b      	lsls	r3, r3, #1
 800655a:	2203      	movs	r2, #3
 800655c:	fa02 f303 	lsl.w	r3, r2, r3
 8006560:	43db      	mvns	r3, r3
 8006562:	69ba      	ldr	r2, [r7, #24]
 8006564:	4013      	ands	r3, r2
 8006566:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	68da      	ldr	r2, [r3, #12]
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	005b      	lsls	r3, r3, #1
 8006570:	fa02 f303 	lsl.w	r3, r2, r3
 8006574:	69ba      	ldr	r2, [r7, #24]
 8006576:	4313      	orrs	r3, r2
 8006578:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	69ba      	ldr	r2, [r7, #24]
 800657e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006586:	2201      	movs	r2, #1
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	fa02 f303 	lsl.w	r3, r2, r3
 800658e:	43db      	mvns	r3, r3
 8006590:	69ba      	ldr	r2, [r7, #24]
 8006592:	4013      	ands	r3, r2
 8006594:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	091b      	lsrs	r3, r3, #4
 800659c:	f003 0201 	and.w	r2, r3, #1
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	fa02 f303 	lsl.w	r3, r2, r3
 80065a6:	69ba      	ldr	r2, [r7, #24]
 80065a8:	4313      	orrs	r3, r2
 80065aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	69ba      	ldr	r2, [r7, #24]
 80065b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	f003 0303 	and.w	r3, r3, #3
 80065ba:	2b03      	cmp	r3, #3
 80065bc:	d017      	beq.n	80065ee <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80065c4:	69fb      	ldr	r3, [r7, #28]
 80065c6:	005b      	lsls	r3, r3, #1
 80065c8:	2203      	movs	r2, #3
 80065ca:	fa02 f303 	lsl.w	r3, r2, r3
 80065ce:	43db      	mvns	r3, r3
 80065d0:	69ba      	ldr	r2, [r7, #24]
 80065d2:	4013      	ands	r3, r2
 80065d4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	689a      	ldr	r2, [r3, #8]
 80065da:	69fb      	ldr	r3, [r7, #28]
 80065dc:	005b      	lsls	r3, r3, #1
 80065de:	fa02 f303 	lsl.w	r3, r2, r3
 80065e2:	69ba      	ldr	r2, [r7, #24]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	69ba      	ldr	r2, [r7, #24]
 80065ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	f003 0303 	and.w	r3, r3, #3
 80065f6:	2b02      	cmp	r3, #2
 80065f8:	d123      	bne.n	8006642 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80065fa:	69fb      	ldr	r3, [r7, #28]
 80065fc:	08da      	lsrs	r2, r3, #3
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	3208      	adds	r2, #8
 8006602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006606:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006608:	69fb      	ldr	r3, [r7, #28]
 800660a:	f003 0307 	and.w	r3, r3, #7
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	220f      	movs	r2, #15
 8006612:	fa02 f303 	lsl.w	r3, r2, r3
 8006616:	43db      	mvns	r3, r3
 8006618:	69ba      	ldr	r2, [r7, #24]
 800661a:	4013      	ands	r3, r2
 800661c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	691a      	ldr	r2, [r3, #16]
 8006622:	69fb      	ldr	r3, [r7, #28]
 8006624:	f003 0307 	and.w	r3, r3, #7
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	fa02 f303 	lsl.w	r3, r2, r3
 800662e:	69ba      	ldr	r2, [r7, #24]
 8006630:	4313      	orrs	r3, r2
 8006632:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006634:	69fb      	ldr	r3, [r7, #28]
 8006636:	08da      	lsrs	r2, r3, #3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	3208      	adds	r2, #8
 800663c:	69b9      	ldr	r1, [r7, #24]
 800663e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006648:	69fb      	ldr	r3, [r7, #28]
 800664a:	005b      	lsls	r3, r3, #1
 800664c:	2203      	movs	r2, #3
 800664e:	fa02 f303 	lsl.w	r3, r2, r3
 8006652:	43db      	mvns	r3, r3
 8006654:	69ba      	ldr	r2, [r7, #24]
 8006656:	4013      	ands	r3, r2
 8006658:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	f003 0203 	and.w	r2, r3, #3
 8006662:	69fb      	ldr	r3, [r7, #28]
 8006664:	005b      	lsls	r3, r3, #1
 8006666:	fa02 f303 	lsl.w	r3, r2, r3
 800666a:	69ba      	ldr	r2, [r7, #24]
 800666c:	4313      	orrs	r3, r2
 800666e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	69ba      	ldr	r2, [r7, #24]
 8006674:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800667e:	2b00      	cmp	r3, #0
 8006680:	f000 80e0 	beq.w	8006844 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006684:	4b2f      	ldr	r3, [pc, #188]	@ (8006744 <HAL_GPIO_Init+0x238>)
 8006686:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800668a:	4a2e      	ldr	r2, [pc, #184]	@ (8006744 <HAL_GPIO_Init+0x238>)
 800668c:	f043 0302 	orr.w	r3, r3, #2
 8006690:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006694:	4b2b      	ldr	r3, [pc, #172]	@ (8006744 <HAL_GPIO_Init+0x238>)
 8006696:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800669a:	f003 0302 	and.w	r3, r3, #2
 800669e:	60fb      	str	r3, [r7, #12]
 80066a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80066a2:	4a29      	ldr	r2, [pc, #164]	@ (8006748 <HAL_GPIO_Init+0x23c>)
 80066a4:	69fb      	ldr	r3, [r7, #28]
 80066a6:	089b      	lsrs	r3, r3, #2
 80066a8:	3302      	adds	r3, #2
 80066aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	f003 0303 	and.w	r3, r3, #3
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	220f      	movs	r2, #15
 80066ba:	fa02 f303 	lsl.w	r3, r2, r3
 80066be:	43db      	mvns	r3, r3
 80066c0:	69ba      	ldr	r2, [r7, #24]
 80066c2:	4013      	ands	r3, r2
 80066c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	4a20      	ldr	r2, [pc, #128]	@ (800674c <HAL_GPIO_Init+0x240>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d052      	beq.n	8006774 <HAL_GPIO_Init+0x268>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	4a1f      	ldr	r2, [pc, #124]	@ (8006750 <HAL_GPIO_Init+0x244>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d031      	beq.n	800673a <HAL_GPIO_Init+0x22e>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	4a1e      	ldr	r2, [pc, #120]	@ (8006754 <HAL_GPIO_Init+0x248>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d02b      	beq.n	8006736 <HAL_GPIO_Init+0x22a>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	4a1d      	ldr	r2, [pc, #116]	@ (8006758 <HAL_GPIO_Init+0x24c>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d025      	beq.n	8006732 <HAL_GPIO_Init+0x226>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	4a1c      	ldr	r2, [pc, #112]	@ (800675c <HAL_GPIO_Init+0x250>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d01f      	beq.n	800672e <HAL_GPIO_Init+0x222>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4a1b      	ldr	r2, [pc, #108]	@ (8006760 <HAL_GPIO_Init+0x254>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d019      	beq.n	800672a <HAL_GPIO_Init+0x21e>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a1a      	ldr	r2, [pc, #104]	@ (8006764 <HAL_GPIO_Init+0x258>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d013      	beq.n	8006726 <HAL_GPIO_Init+0x21a>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4a19      	ldr	r2, [pc, #100]	@ (8006768 <HAL_GPIO_Init+0x25c>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d00d      	beq.n	8006722 <HAL_GPIO_Init+0x216>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	4a18      	ldr	r2, [pc, #96]	@ (800676c <HAL_GPIO_Init+0x260>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d007      	beq.n	800671e <HAL_GPIO_Init+0x212>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	4a17      	ldr	r2, [pc, #92]	@ (8006770 <HAL_GPIO_Init+0x264>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d101      	bne.n	800671a <HAL_GPIO_Init+0x20e>
 8006716:	2309      	movs	r3, #9
 8006718:	e02d      	b.n	8006776 <HAL_GPIO_Init+0x26a>
 800671a:	230a      	movs	r3, #10
 800671c:	e02b      	b.n	8006776 <HAL_GPIO_Init+0x26a>
 800671e:	2308      	movs	r3, #8
 8006720:	e029      	b.n	8006776 <HAL_GPIO_Init+0x26a>
 8006722:	2307      	movs	r3, #7
 8006724:	e027      	b.n	8006776 <HAL_GPIO_Init+0x26a>
 8006726:	2306      	movs	r3, #6
 8006728:	e025      	b.n	8006776 <HAL_GPIO_Init+0x26a>
 800672a:	2305      	movs	r3, #5
 800672c:	e023      	b.n	8006776 <HAL_GPIO_Init+0x26a>
 800672e:	2304      	movs	r3, #4
 8006730:	e021      	b.n	8006776 <HAL_GPIO_Init+0x26a>
 8006732:	2303      	movs	r3, #3
 8006734:	e01f      	b.n	8006776 <HAL_GPIO_Init+0x26a>
 8006736:	2302      	movs	r3, #2
 8006738:	e01d      	b.n	8006776 <HAL_GPIO_Init+0x26a>
 800673a:	2301      	movs	r3, #1
 800673c:	e01b      	b.n	8006776 <HAL_GPIO_Init+0x26a>
 800673e:	bf00      	nop
 8006740:	58000080 	.word	0x58000080
 8006744:	58024400 	.word	0x58024400
 8006748:	58000400 	.word	0x58000400
 800674c:	58020000 	.word	0x58020000
 8006750:	58020400 	.word	0x58020400
 8006754:	58020800 	.word	0x58020800
 8006758:	58020c00 	.word	0x58020c00
 800675c:	58021000 	.word	0x58021000
 8006760:	58021400 	.word	0x58021400
 8006764:	58021800 	.word	0x58021800
 8006768:	58021c00 	.word	0x58021c00
 800676c:	58022000 	.word	0x58022000
 8006770:	58022400 	.word	0x58022400
 8006774:	2300      	movs	r3, #0
 8006776:	69fa      	ldr	r2, [r7, #28]
 8006778:	f002 0203 	and.w	r2, r2, #3
 800677c:	0092      	lsls	r2, r2, #2
 800677e:	4093      	lsls	r3, r2
 8006780:	69ba      	ldr	r2, [r7, #24]
 8006782:	4313      	orrs	r3, r2
 8006784:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006786:	4938      	ldr	r1, [pc, #224]	@ (8006868 <HAL_GPIO_Init+0x35c>)
 8006788:	69fb      	ldr	r3, [r7, #28]
 800678a:	089b      	lsrs	r3, r3, #2
 800678c:	3302      	adds	r3, #2
 800678e:	69ba      	ldr	r2, [r7, #24]
 8006790:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006794:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	43db      	mvns	r3, r3
 80067a0:	69ba      	ldr	r2, [r7, #24]
 80067a2:	4013      	ands	r3, r2
 80067a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d003      	beq.n	80067ba <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80067b2:	69ba      	ldr	r2, [r7, #24]
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80067ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80067be:	69bb      	ldr	r3, [r7, #24]
 80067c0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80067c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	43db      	mvns	r3, r3
 80067ce:	69ba      	ldr	r2, [r7, #24]
 80067d0:	4013      	ands	r3, r2
 80067d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d003      	beq.n	80067e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80067e0:	69ba      	ldr	r2, [r7, #24]
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80067e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80067ec:	69bb      	ldr	r3, [r7, #24]
 80067ee:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	43db      	mvns	r3, r3
 80067fa:	69ba      	ldr	r2, [r7, #24]
 80067fc:	4013      	ands	r3, r2
 80067fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006808:	2b00      	cmp	r3, #0
 800680a:	d003      	beq.n	8006814 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800680c:	69ba      	ldr	r2, [r7, #24]
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	4313      	orrs	r3, r2
 8006812:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	69ba      	ldr	r2, [r7, #24]
 8006818:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006820:	693b      	ldr	r3, [r7, #16]
 8006822:	43db      	mvns	r3, r3
 8006824:	69ba      	ldr	r2, [r7, #24]
 8006826:	4013      	ands	r3, r2
 8006828:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006832:	2b00      	cmp	r3, #0
 8006834:	d003      	beq.n	800683e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8006836:	69ba      	ldr	r2, [r7, #24]
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	4313      	orrs	r3, r2
 800683c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	69ba      	ldr	r2, [r7, #24]
 8006842:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	3301      	adds	r3, #1
 8006848:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	69fb      	ldr	r3, [r7, #28]
 8006850:	fa22 f303 	lsr.w	r3, r2, r3
 8006854:	2b00      	cmp	r3, #0
 8006856:	f47f ae63 	bne.w	8006520 <HAL_GPIO_Init+0x14>
  }
}
 800685a:	bf00      	nop
 800685c:	bf00      	nop
 800685e:	3724      	adds	r7, #36	@ 0x24
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr
 8006868:	58000400 	.word	0x58000400

0800686c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800686c:	b480      	push	{r7}
 800686e:	b083      	sub	sp, #12
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	460b      	mov	r3, r1
 8006876:	807b      	strh	r3, [r7, #2]
 8006878:	4613      	mov	r3, r2
 800687a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800687c:	787b      	ldrb	r3, [r7, #1]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d003      	beq.n	800688a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006882:	887a      	ldrh	r2, [r7, #2]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006888:	e003      	b.n	8006892 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800688a:	887b      	ldrh	r3, [r7, #2]
 800688c:	041a      	lsls	r2, r3, #16
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	619a      	str	r2, [r3, #24]
}
 8006892:	bf00      	nop
 8006894:	370c      	adds	r7, #12
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr

0800689e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800689e:	b480      	push	{r7}
 80068a0:	b085      	sub	sp, #20
 80068a2:	af00      	add	r7, sp, #0
 80068a4:	6078      	str	r0, [r7, #4]
 80068a6:	460b      	mov	r3, r1
 80068a8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	695b      	ldr	r3, [r3, #20]
 80068ae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80068b0:	887a      	ldrh	r2, [r7, #2]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	4013      	ands	r3, r2
 80068b6:	041a      	lsls	r2, r3, #16
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	43d9      	mvns	r1, r3
 80068bc:	887b      	ldrh	r3, [r7, #2]
 80068be:	400b      	ands	r3, r1
 80068c0:	431a      	orrs	r2, r3
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	619a      	str	r2, [r3, #24]
}
 80068c6:	bf00      	nop
 80068c8:	3714      	adds	r7, #20
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr
	...

080068d4 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80068dc:	4a08      	ldr	r2, [pc, #32]	@ (8006900 <HAL_HSEM_FastTake+0x2c>)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	3320      	adds	r3, #32
 80068e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068e6:	4a07      	ldr	r2, [pc, #28]	@ (8006904 <HAL_HSEM_FastTake+0x30>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d101      	bne.n	80068f0 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80068ec:	2300      	movs	r3, #0
 80068ee:	e000      	b.n	80068f2 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	370c      	adds	r7, #12
 80068f6:	46bd      	mov	sp, r7
 80068f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fc:	4770      	bx	lr
 80068fe:	bf00      	nop
 8006900:	58026400 	.word	0x58026400
 8006904:	80000300 	.word	0x80000300

08006908 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8006908:	b480      	push	{r7}
 800690a:	b083      	sub	sp, #12
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
 8006910:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8006912:	4906      	ldr	r1, [pc, #24]	@ (800692c <HAL_HSEM_Release+0x24>)
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8006920:	bf00      	nop
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr
 800692c:	58026400 	.word	0x58026400

08006930 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b086      	sub	sp, #24
 8006934:	af02      	add	r7, sp, #8
 8006936:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d101      	bne.n	8006942 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800693e:	2301      	movs	r3, #1
 8006940:	e0fe      	b.n	8006b40 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8006948:	b2db      	uxtb	r3, r3
 800694a:	2b00      	cmp	r3, #0
 800694c:	d106      	bne.n	800695c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2200      	movs	r2, #0
 8006952:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f00b f8ea 	bl	8011b30 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2203      	movs	r2, #3
 8006960:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4618      	mov	r0, r3
 800696a:	f007 fd14 	bl	800e396 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6818      	ldr	r0, [r3, #0]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	7c1a      	ldrb	r2, [r3, #16]
 8006976:	f88d 2000 	strb.w	r2, [sp]
 800697a:	3304      	adds	r3, #4
 800697c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800697e:	f007 fbe5 	bl	800e14c <USB_CoreInit>
 8006982:	4603      	mov	r3, r0
 8006984:	2b00      	cmp	r3, #0
 8006986:	d005      	beq.n	8006994 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2202      	movs	r2, #2
 800698c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006990:	2301      	movs	r3, #1
 8006992:	e0d5      	b.n	8006b40 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	2100      	movs	r1, #0
 800699a:	4618      	mov	r0, r3
 800699c:	f007 fd0c 	bl	800e3b8 <USB_SetCurrentMode>
 80069a0:	4603      	mov	r3, r0
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d005      	beq.n	80069b2 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2202      	movs	r2, #2
 80069aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	e0c6      	b.n	8006b40 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80069b2:	2300      	movs	r3, #0
 80069b4:	73fb      	strb	r3, [r7, #15]
 80069b6:	e04a      	b.n	8006a4e <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80069b8:	7bfa      	ldrb	r2, [r7, #15]
 80069ba:	6879      	ldr	r1, [r7, #4]
 80069bc:	4613      	mov	r3, r2
 80069be:	00db      	lsls	r3, r3, #3
 80069c0:	4413      	add	r3, r2
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	440b      	add	r3, r1
 80069c6:	3315      	adds	r3, #21
 80069c8:	2201      	movs	r2, #1
 80069ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80069cc:	7bfa      	ldrb	r2, [r7, #15]
 80069ce:	6879      	ldr	r1, [r7, #4]
 80069d0:	4613      	mov	r3, r2
 80069d2:	00db      	lsls	r3, r3, #3
 80069d4:	4413      	add	r3, r2
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	440b      	add	r3, r1
 80069da:	3314      	adds	r3, #20
 80069dc:	7bfa      	ldrb	r2, [r7, #15]
 80069de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80069e0:	7bfa      	ldrb	r2, [r7, #15]
 80069e2:	7bfb      	ldrb	r3, [r7, #15]
 80069e4:	b298      	uxth	r0, r3
 80069e6:	6879      	ldr	r1, [r7, #4]
 80069e8:	4613      	mov	r3, r2
 80069ea:	00db      	lsls	r3, r3, #3
 80069ec:	4413      	add	r3, r2
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	440b      	add	r3, r1
 80069f2:	332e      	adds	r3, #46	@ 0x2e
 80069f4:	4602      	mov	r2, r0
 80069f6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80069f8:	7bfa      	ldrb	r2, [r7, #15]
 80069fa:	6879      	ldr	r1, [r7, #4]
 80069fc:	4613      	mov	r3, r2
 80069fe:	00db      	lsls	r3, r3, #3
 8006a00:	4413      	add	r3, r2
 8006a02:	009b      	lsls	r3, r3, #2
 8006a04:	440b      	add	r3, r1
 8006a06:	3318      	adds	r3, #24
 8006a08:	2200      	movs	r2, #0
 8006a0a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006a0c:	7bfa      	ldrb	r2, [r7, #15]
 8006a0e:	6879      	ldr	r1, [r7, #4]
 8006a10:	4613      	mov	r3, r2
 8006a12:	00db      	lsls	r3, r3, #3
 8006a14:	4413      	add	r3, r2
 8006a16:	009b      	lsls	r3, r3, #2
 8006a18:	440b      	add	r3, r1
 8006a1a:	331c      	adds	r3, #28
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006a20:	7bfa      	ldrb	r2, [r7, #15]
 8006a22:	6879      	ldr	r1, [r7, #4]
 8006a24:	4613      	mov	r3, r2
 8006a26:	00db      	lsls	r3, r3, #3
 8006a28:	4413      	add	r3, r2
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	440b      	add	r3, r1
 8006a2e:	3320      	adds	r3, #32
 8006a30:	2200      	movs	r2, #0
 8006a32:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006a34:	7bfa      	ldrb	r2, [r7, #15]
 8006a36:	6879      	ldr	r1, [r7, #4]
 8006a38:	4613      	mov	r3, r2
 8006a3a:	00db      	lsls	r3, r3, #3
 8006a3c:	4413      	add	r3, r2
 8006a3e:	009b      	lsls	r3, r3, #2
 8006a40:	440b      	add	r3, r1
 8006a42:	3324      	adds	r3, #36	@ 0x24
 8006a44:	2200      	movs	r2, #0
 8006a46:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006a48:	7bfb      	ldrb	r3, [r7, #15]
 8006a4a:	3301      	adds	r3, #1
 8006a4c:	73fb      	strb	r3, [r7, #15]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	791b      	ldrb	r3, [r3, #4]
 8006a52:	7bfa      	ldrb	r2, [r7, #15]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d3af      	bcc.n	80069b8 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006a58:	2300      	movs	r3, #0
 8006a5a:	73fb      	strb	r3, [r7, #15]
 8006a5c:	e044      	b.n	8006ae8 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006a5e:	7bfa      	ldrb	r2, [r7, #15]
 8006a60:	6879      	ldr	r1, [r7, #4]
 8006a62:	4613      	mov	r3, r2
 8006a64:	00db      	lsls	r3, r3, #3
 8006a66:	4413      	add	r3, r2
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	440b      	add	r3, r1
 8006a6c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006a70:	2200      	movs	r2, #0
 8006a72:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006a74:	7bfa      	ldrb	r2, [r7, #15]
 8006a76:	6879      	ldr	r1, [r7, #4]
 8006a78:	4613      	mov	r3, r2
 8006a7a:	00db      	lsls	r3, r3, #3
 8006a7c:	4413      	add	r3, r2
 8006a7e:	009b      	lsls	r3, r3, #2
 8006a80:	440b      	add	r3, r1
 8006a82:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006a86:	7bfa      	ldrb	r2, [r7, #15]
 8006a88:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006a8a:	7bfa      	ldrb	r2, [r7, #15]
 8006a8c:	6879      	ldr	r1, [r7, #4]
 8006a8e:	4613      	mov	r3, r2
 8006a90:	00db      	lsls	r3, r3, #3
 8006a92:	4413      	add	r3, r2
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	440b      	add	r3, r1
 8006a98:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006aa0:	7bfa      	ldrb	r2, [r7, #15]
 8006aa2:	6879      	ldr	r1, [r7, #4]
 8006aa4:	4613      	mov	r3, r2
 8006aa6:	00db      	lsls	r3, r3, #3
 8006aa8:	4413      	add	r3, r2
 8006aaa:	009b      	lsls	r3, r3, #2
 8006aac:	440b      	add	r3, r1
 8006aae:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006ab6:	7bfa      	ldrb	r2, [r7, #15]
 8006ab8:	6879      	ldr	r1, [r7, #4]
 8006aba:	4613      	mov	r3, r2
 8006abc:	00db      	lsls	r3, r3, #3
 8006abe:	4413      	add	r3, r2
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	440b      	add	r3, r1
 8006ac4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006ac8:	2200      	movs	r2, #0
 8006aca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006acc:	7bfa      	ldrb	r2, [r7, #15]
 8006ace:	6879      	ldr	r1, [r7, #4]
 8006ad0:	4613      	mov	r3, r2
 8006ad2:	00db      	lsls	r3, r3, #3
 8006ad4:	4413      	add	r3, r2
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	440b      	add	r3, r1
 8006ada:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006ade:	2200      	movs	r2, #0
 8006ae0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ae2:	7bfb      	ldrb	r3, [r7, #15]
 8006ae4:	3301      	adds	r3, #1
 8006ae6:	73fb      	strb	r3, [r7, #15]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	791b      	ldrb	r3, [r3, #4]
 8006aec:	7bfa      	ldrb	r2, [r7, #15]
 8006aee:	429a      	cmp	r2, r3
 8006af0:	d3b5      	bcc.n	8006a5e <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6818      	ldr	r0, [r3, #0]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	7c1a      	ldrb	r2, [r3, #16]
 8006afa:	f88d 2000 	strb.w	r2, [sp]
 8006afe:	3304      	adds	r3, #4
 8006b00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006b02:	f007 fca5 	bl	800e450 <USB_DevInit>
 8006b06:	4603      	mov	r3, r0
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d005      	beq.n	8006b18 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2202      	movs	r2, #2
 8006b10:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006b14:	2301      	movs	r3, #1
 8006b16:	e013      	b.n	8006b40 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2201      	movs	r2, #1
 8006b22:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	7b1b      	ldrb	r3, [r3, #12]
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	d102      	bne.n	8006b34 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f001 f96c 	bl	8007e0c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4618      	mov	r0, r3
 8006b3a:	f008 fce4 	bl	800f506 <USB_DevDisconnect>

  return HAL_OK;
 8006b3e:	2300      	movs	r3, #0
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3710      	adds	r7, #16
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}

08006b48 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b084      	sub	sp, #16
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d101      	bne.n	8006b64 <HAL_PCD_Start+0x1c>
 8006b60:	2302      	movs	r3, #2
 8006b62:	e022      	b.n	8006baa <HAL_PCD_Start+0x62>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2201      	movs	r2, #1
 8006b68:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	68db      	ldr	r3, [r3, #12]
 8006b70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d009      	beq.n	8006b8c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006b7c:	2b01      	cmp	r3, #1
 8006b7e:	d105      	bne.n	8006b8c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b84:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4618      	mov	r0, r3
 8006b92:	f007 fbef 	bl	800e374 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f008 fc92 	bl	800f4c4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006ba8:	2300      	movs	r3, #0
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3710      	adds	r7, #16
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}

08006bb2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006bb2:	b590      	push	{r4, r7, lr}
 8006bb4:	b08d      	sub	sp, #52	@ 0x34
 8006bb6:	af00      	add	r7, sp, #0
 8006bb8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bc0:	6a3b      	ldr	r3, [r7, #32]
 8006bc2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f008 fd50 	bl	800f66e <USB_GetMode>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	f040 84b9 	bne.w	8007548 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f008 fcb4 	bl	800f548 <USB_ReadInterrupts>
 8006be0:	4603      	mov	r3, r0
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	f000 84af 	beq.w	8007546 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	0a1b      	lsrs	r3, r3, #8
 8006bf2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4618      	mov	r0, r3
 8006c02:	f008 fca1 	bl	800f548 <USB_ReadInterrupts>
 8006c06:	4603      	mov	r3, r0
 8006c08:	f003 0302 	and.w	r3, r3, #2
 8006c0c:	2b02      	cmp	r3, #2
 8006c0e:	d107      	bne.n	8006c20 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	695a      	ldr	r2, [r3, #20]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f002 0202 	and.w	r2, r2, #2
 8006c1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4618      	mov	r0, r3
 8006c26:	f008 fc8f 	bl	800f548 <USB_ReadInterrupts>
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	f003 0310 	and.w	r3, r3, #16
 8006c30:	2b10      	cmp	r3, #16
 8006c32:	d161      	bne.n	8006cf8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	699a      	ldr	r2, [r3, #24]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f022 0210 	bic.w	r2, r2, #16
 8006c42:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006c44:	6a3b      	ldr	r3, [r7, #32]
 8006c46:	6a1b      	ldr	r3, [r3, #32]
 8006c48:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8006c4a:	69bb      	ldr	r3, [r7, #24]
 8006c4c:	f003 020f 	and.w	r2, r3, #15
 8006c50:	4613      	mov	r3, r2
 8006c52:	00db      	lsls	r3, r3, #3
 8006c54:	4413      	add	r3, r2
 8006c56:	009b      	lsls	r3, r3, #2
 8006c58:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006c5c:	687a      	ldr	r2, [r7, #4]
 8006c5e:	4413      	add	r3, r2
 8006c60:	3304      	adds	r3, #4
 8006c62:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006c64:	69bb      	ldr	r3, [r7, #24]
 8006c66:	0c5b      	lsrs	r3, r3, #17
 8006c68:	f003 030f 	and.w	r3, r3, #15
 8006c6c:	2b02      	cmp	r3, #2
 8006c6e:	d124      	bne.n	8006cba <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006c70:	69ba      	ldr	r2, [r7, #24]
 8006c72:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8006c76:	4013      	ands	r3, r2
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d035      	beq.n	8006ce8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	091b      	lsrs	r3, r3, #4
 8006c84:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006c86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	6a38      	ldr	r0, [r7, #32]
 8006c90:	f008 fac6 	bl	800f220 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	68da      	ldr	r2, [r3, #12]
 8006c98:	69bb      	ldr	r3, [r7, #24]
 8006c9a:	091b      	lsrs	r3, r3, #4
 8006c9c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006ca0:	441a      	add	r2, r3
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	695a      	ldr	r2, [r3, #20]
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	091b      	lsrs	r3, r3, #4
 8006cae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006cb2:	441a      	add	r2, r3
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	615a      	str	r2, [r3, #20]
 8006cb8:	e016      	b.n	8006ce8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8006cba:	69bb      	ldr	r3, [r7, #24]
 8006cbc:	0c5b      	lsrs	r3, r3, #17
 8006cbe:	f003 030f 	and.w	r3, r3, #15
 8006cc2:	2b06      	cmp	r3, #6
 8006cc4:	d110      	bne.n	8006ce8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006ccc:	2208      	movs	r2, #8
 8006cce:	4619      	mov	r1, r3
 8006cd0:	6a38      	ldr	r0, [r7, #32]
 8006cd2:	f008 faa5 	bl	800f220 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	695a      	ldr	r2, [r3, #20]
 8006cda:	69bb      	ldr	r3, [r7, #24]
 8006cdc:	091b      	lsrs	r3, r3, #4
 8006cde:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006ce2:	441a      	add	r2, r3
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	699a      	ldr	r2, [r3, #24]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f042 0210 	orr.w	r2, r2, #16
 8006cf6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f008 fc23 	bl	800f548 <USB_ReadInterrupts>
 8006d02:	4603      	mov	r3, r0
 8006d04:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006d08:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006d0c:	f040 80a7 	bne.w	8006e5e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006d10:	2300      	movs	r3, #0
 8006d12:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f008 fc28 	bl	800f56e <USB_ReadDevAllOutEpInterrupt>
 8006d1e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8006d20:	e099      	b.n	8006e56 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d24:	f003 0301 	and.w	r3, r3, #1
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	f000 808e 	beq.w	8006e4a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d34:	b2d2      	uxtb	r2, r2
 8006d36:	4611      	mov	r1, r2
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f008 fc4c 	bl	800f5d6 <USB_ReadDevOutEPInterrupt>
 8006d3e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	f003 0301 	and.w	r3, r3, #1
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d00c      	beq.n	8006d64 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d4c:	015a      	lsls	r2, r3, #5
 8006d4e:	69fb      	ldr	r3, [r7, #28]
 8006d50:	4413      	add	r3, r2
 8006d52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d56:	461a      	mov	r2, r3
 8006d58:	2301      	movs	r3, #1
 8006d5a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006d5c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f000 fece 	bl	8007b00 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	f003 0308 	and.w	r3, r3, #8
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d00c      	beq.n	8006d88 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d70:	015a      	lsls	r2, r3, #5
 8006d72:	69fb      	ldr	r3, [r7, #28]
 8006d74:	4413      	add	r3, r2
 8006d76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	2308      	movs	r3, #8
 8006d7e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006d80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f000 ffa4 	bl	8007cd0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	f003 0310 	and.w	r3, r3, #16
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d008      	beq.n	8006da4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d94:	015a      	lsls	r2, r3, #5
 8006d96:	69fb      	ldr	r3, [r7, #28]
 8006d98:	4413      	add	r3, r2
 8006d9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d9e:	461a      	mov	r2, r3
 8006da0:	2310      	movs	r3, #16
 8006da2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	f003 0302 	and.w	r3, r3, #2
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d030      	beq.n	8006e10 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006dae:	6a3b      	ldr	r3, [r7, #32]
 8006db0:	695b      	ldr	r3, [r3, #20]
 8006db2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006db6:	2b80      	cmp	r3, #128	@ 0x80
 8006db8:	d109      	bne.n	8006dce <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	69fa      	ldr	r2, [r7, #28]
 8006dc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006dc8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006dcc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8006dce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dd0:	4613      	mov	r3, r2
 8006dd2:	00db      	lsls	r3, r3, #3
 8006dd4:	4413      	add	r3, r2
 8006dd6:	009b      	lsls	r3, r3, #2
 8006dd8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	4413      	add	r3, r2
 8006de0:	3304      	adds	r3, #4
 8006de2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	78db      	ldrb	r3, [r3, #3]
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	d108      	bne.n	8006dfe <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	2200      	movs	r2, #0
 8006df0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df4:	b2db      	uxtb	r3, r3
 8006df6:	4619      	mov	r1, r3
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f00a ffcf 	bl	8011d9c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e00:	015a      	lsls	r2, r3, #5
 8006e02:	69fb      	ldr	r3, [r7, #28]
 8006e04:	4413      	add	r3, r2
 8006e06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	2302      	movs	r3, #2
 8006e0e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	f003 0320 	and.w	r3, r3, #32
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d008      	beq.n	8006e2c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1c:	015a      	lsls	r2, r3, #5
 8006e1e:	69fb      	ldr	r3, [r7, #28]
 8006e20:	4413      	add	r3, r2
 8006e22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e26:	461a      	mov	r2, r3
 8006e28:	2320      	movs	r3, #32
 8006e2a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006e2c:	693b      	ldr	r3, [r7, #16]
 8006e2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d009      	beq.n	8006e4a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e38:	015a      	lsls	r2, r3, #5
 8006e3a:	69fb      	ldr	r3, [r7, #28]
 8006e3c:	4413      	add	r3, r2
 8006e3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e42:	461a      	mov	r2, r3
 8006e44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006e48:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e52:	085b      	lsrs	r3, r3, #1
 8006e54:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	f47f af62 	bne.w	8006d22 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4618      	mov	r0, r3
 8006e64:	f008 fb70 	bl	800f548 <USB_ReadInterrupts>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006e6e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006e72:	f040 80db 	bne.w	800702c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f008 fb91 	bl	800f5a2 <USB_ReadDevAllInEpInterrupt>
 8006e80:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8006e82:	2300      	movs	r3, #0
 8006e84:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8006e86:	e0cd      	b.n	8007024 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e8a:	f003 0301 	and.w	r3, r3, #1
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	f000 80c2 	beq.w	8007018 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e9a:	b2d2      	uxtb	r2, r2
 8006e9c:	4611      	mov	r1, r2
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f008 fbb7 	bl	800f612 <USB_ReadDevInEPInterrupt>
 8006ea4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006ea6:	693b      	ldr	r3, [r7, #16]
 8006ea8:	f003 0301 	and.w	r3, r3, #1
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d057      	beq.n	8006f60 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb2:	f003 030f 	and.w	r3, r3, #15
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8006ebc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006ebe:	69fb      	ldr	r3, [r7, #28]
 8006ec0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ec4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	43db      	mvns	r3, r3
 8006eca:	69f9      	ldr	r1, [r7, #28]
 8006ecc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed6:	015a      	lsls	r2, r3, #5
 8006ed8:	69fb      	ldr	r3, [r7, #28]
 8006eda:	4413      	add	r3, r2
 8006edc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	799b      	ldrb	r3, [r3, #6]
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d132      	bne.n	8006f54 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006eee:	6879      	ldr	r1, [r7, #4]
 8006ef0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ef2:	4613      	mov	r3, r2
 8006ef4:	00db      	lsls	r3, r3, #3
 8006ef6:	4413      	add	r3, r2
 8006ef8:	009b      	lsls	r3, r3, #2
 8006efa:	440b      	add	r3, r1
 8006efc:	3320      	adds	r3, #32
 8006efe:	6819      	ldr	r1, [r3, #0]
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f04:	4613      	mov	r3, r2
 8006f06:	00db      	lsls	r3, r3, #3
 8006f08:	4413      	add	r3, r2
 8006f0a:	009b      	lsls	r3, r3, #2
 8006f0c:	4403      	add	r3, r0
 8006f0e:	331c      	adds	r3, #28
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4419      	add	r1, r3
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f18:	4613      	mov	r3, r2
 8006f1a:	00db      	lsls	r3, r3, #3
 8006f1c:	4413      	add	r3, r2
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	4403      	add	r3, r0
 8006f22:	3320      	adds	r3, #32
 8006f24:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d113      	bne.n	8006f54 <HAL_PCD_IRQHandler+0x3a2>
 8006f2c:	6879      	ldr	r1, [r7, #4]
 8006f2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f30:	4613      	mov	r3, r2
 8006f32:	00db      	lsls	r3, r3, #3
 8006f34:	4413      	add	r3, r2
 8006f36:	009b      	lsls	r3, r3, #2
 8006f38:	440b      	add	r3, r1
 8006f3a:	3324      	adds	r3, #36	@ 0x24
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d108      	bne.n	8006f54 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6818      	ldr	r0, [r3, #0]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	2101      	movs	r1, #1
 8006f50:	f008 fbc0 	bl	800f6d4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	4619      	mov	r1, r3
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f00a fe99 	bl	8011c92 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	f003 0308 	and.w	r3, r3, #8
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d008      	beq.n	8006f7c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6c:	015a      	lsls	r2, r3, #5
 8006f6e:	69fb      	ldr	r3, [r7, #28]
 8006f70:	4413      	add	r3, r2
 8006f72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f76:	461a      	mov	r2, r3
 8006f78:	2308      	movs	r3, #8
 8006f7a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	f003 0310 	and.w	r3, r3, #16
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d008      	beq.n	8006f98 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f88:	015a      	lsls	r2, r3, #5
 8006f8a:	69fb      	ldr	r3, [r7, #28]
 8006f8c:	4413      	add	r3, r2
 8006f8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f92:	461a      	mov	r2, r3
 8006f94:	2310      	movs	r3, #16
 8006f96:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d008      	beq.n	8006fb4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa4:	015a      	lsls	r2, r3, #5
 8006fa6:	69fb      	ldr	r3, [r7, #28]
 8006fa8:	4413      	add	r3, r2
 8006faa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fae:	461a      	mov	r2, r3
 8006fb0:	2340      	movs	r3, #64	@ 0x40
 8006fb2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	f003 0302 	and.w	r3, r3, #2
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d023      	beq.n	8007006 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8006fbe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006fc0:	6a38      	ldr	r0, [r7, #32]
 8006fc2:	f007 fba3 	bl	800e70c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8006fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fc8:	4613      	mov	r3, r2
 8006fca:	00db      	lsls	r3, r3, #3
 8006fcc:	4413      	add	r3, r2
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	3310      	adds	r3, #16
 8006fd2:	687a      	ldr	r2, [r7, #4]
 8006fd4:	4413      	add	r3, r2
 8006fd6:	3304      	adds	r3, #4
 8006fd8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	78db      	ldrb	r3, [r3, #3]
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d108      	bne.n	8006ff4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	4619      	mov	r1, r3
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f00a fee6 	bl	8011dc0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff6:	015a      	lsls	r2, r3, #5
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	4413      	add	r3, r2
 8006ffc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007000:	461a      	mov	r2, r3
 8007002:	2302      	movs	r3, #2
 8007004:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800700c:	2b00      	cmp	r3, #0
 800700e:	d003      	beq.n	8007018 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8007010:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 fce8 	bl	80079e8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8007018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800701a:	3301      	adds	r3, #1
 800701c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800701e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007020:	085b      	lsrs	r3, r3, #1
 8007022:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8007024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007026:	2b00      	cmp	r3, #0
 8007028:	f47f af2e 	bne.w	8006e88 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4618      	mov	r0, r3
 8007032:	f008 fa89 	bl	800f548 <USB_ReadInterrupts>
 8007036:	4603      	mov	r3, r0
 8007038:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800703c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007040:	d122      	bne.n	8007088 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007042:	69fb      	ldr	r3, [r7, #28]
 8007044:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	69fa      	ldr	r2, [r7, #28]
 800704c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007050:	f023 0301 	bic.w	r3, r3, #1
 8007054:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800705c:	2b01      	cmp	r3, #1
 800705e:	d108      	bne.n	8007072 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007068:	2100      	movs	r1, #0
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f000 fef2 	bl	8007e54 <HAL_PCDEx_LPM_Callback>
 8007070:	e002      	b.n	8007078 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f00a fe84 	bl	8011d80 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	695a      	ldr	r2, [r3, #20]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8007086:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4618      	mov	r0, r3
 800708e:	f008 fa5b 	bl	800f548 <USB_ReadInterrupts>
 8007092:	4603      	mov	r3, r0
 8007094:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007098:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800709c:	d112      	bne.n	80070c4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800709e:	69fb      	ldr	r3, [r7, #28]
 80070a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	f003 0301 	and.w	r3, r3, #1
 80070aa:	2b01      	cmp	r3, #1
 80070ac:	d102      	bne.n	80070b4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f00a fe40 	bl	8011d34 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	695a      	ldr	r2, [r3, #20]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80070c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4618      	mov	r0, r3
 80070ca:	f008 fa3d 	bl	800f548 <USB_ReadInterrupts>
 80070ce:	4603      	mov	r3, r0
 80070d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80070d8:	d121      	bne.n	800711e <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	695a      	ldr	r2, [r3, #20]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80070e8:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d111      	bne.n	8007118 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2201      	movs	r2, #1
 80070f8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007102:	089b      	lsrs	r3, r3, #2
 8007104:	f003 020f 	and.w	r2, r3, #15
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800710e:	2101      	movs	r1, #1
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f000 fe9f 	bl	8007e54 <HAL_PCDEx_LPM_Callback>
 8007116:	e002      	b.n	800711e <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f00a fe0b 	bl	8011d34 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4618      	mov	r0, r3
 8007124:	f008 fa10 	bl	800f548 <USB_ReadInterrupts>
 8007128:	4603      	mov	r3, r0
 800712a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800712e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007132:	f040 80b7 	bne.w	80072a4 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007136:	69fb      	ldr	r3, [r7, #28]
 8007138:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	69fa      	ldr	r2, [r7, #28]
 8007140:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007144:	f023 0301 	bic.w	r3, r3, #1
 8007148:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	2110      	movs	r1, #16
 8007150:	4618      	mov	r0, r3
 8007152:	f007 fadb 	bl	800e70c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007156:	2300      	movs	r3, #0
 8007158:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800715a:	e046      	b.n	80071ea <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800715c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800715e:	015a      	lsls	r2, r3, #5
 8007160:	69fb      	ldr	r3, [r7, #28]
 8007162:	4413      	add	r3, r2
 8007164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007168:	461a      	mov	r2, r3
 800716a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800716e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007172:	015a      	lsls	r2, r3, #5
 8007174:	69fb      	ldr	r3, [r7, #28]
 8007176:	4413      	add	r3, r2
 8007178:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007180:	0151      	lsls	r1, r2, #5
 8007182:	69fa      	ldr	r2, [r7, #28]
 8007184:	440a      	add	r2, r1
 8007186:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800718a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800718e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007192:	015a      	lsls	r2, r3, #5
 8007194:	69fb      	ldr	r3, [r7, #28]
 8007196:	4413      	add	r3, r2
 8007198:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800719c:	461a      	mov	r2, r3
 800719e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80071a2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80071a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071a6:	015a      	lsls	r2, r3, #5
 80071a8:	69fb      	ldr	r3, [r7, #28]
 80071aa:	4413      	add	r3, r2
 80071ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071b4:	0151      	lsls	r1, r2, #5
 80071b6:	69fa      	ldr	r2, [r7, #28]
 80071b8:	440a      	add	r2, r1
 80071ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80071be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80071c2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80071c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071c6:	015a      	lsls	r2, r3, #5
 80071c8:	69fb      	ldr	r3, [r7, #28]
 80071ca:	4413      	add	r3, r2
 80071cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071d4:	0151      	lsls	r1, r2, #5
 80071d6:	69fa      	ldr	r2, [r7, #28]
 80071d8:	440a      	add	r2, r1
 80071da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80071de:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80071e2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80071e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071e6:	3301      	adds	r3, #1
 80071e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	791b      	ldrb	r3, [r3, #4]
 80071ee:	461a      	mov	r2, r3
 80071f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d3b2      	bcc.n	800715c <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80071f6:	69fb      	ldr	r3, [r7, #28]
 80071f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071fc:	69db      	ldr	r3, [r3, #28]
 80071fe:	69fa      	ldr	r2, [r7, #28]
 8007200:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007204:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8007208:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	7bdb      	ldrb	r3, [r3, #15]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d016      	beq.n	8007240 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007212:	69fb      	ldr	r3, [r7, #28]
 8007214:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007218:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800721c:	69fa      	ldr	r2, [r7, #28]
 800721e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007222:	f043 030b 	orr.w	r3, r3, #11
 8007226:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800722a:	69fb      	ldr	r3, [r7, #28]
 800722c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007232:	69fa      	ldr	r2, [r7, #28]
 8007234:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007238:	f043 030b 	orr.w	r3, r3, #11
 800723c:	6453      	str	r3, [r2, #68]	@ 0x44
 800723e:	e015      	b.n	800726c <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007240:	69fb      	ldr	r3, [r7, #28]
 8007242:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007246:	695a      	ldr	r2, [r3, #20]
 8007248:	69fb      	ldr	r3, [r7, #28]
 800724a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800724e:	4619      	mov	r1, r3
 8007250:	f242 032b 	movw	r3, #8235	@ 0x202b
 8007254:	4313      	orrs	r3, r2
 8007256:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800725e:	691b      	ldr	r3, [r3, #16]
 8007260:	69fa      	ldr	r2, [r7, #28]
 8007262:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007266:	f043 030b 	orr.w	r3, r3, #11
 800726a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800726c:	69fb      	ldr	r3, [r7, #28]
 800726e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	69fa      	ldr	r2, [r7, #28]
 8007276:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800727a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800727e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6818      	ldr	r0, [r3, #0]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800728e:	461a      	mov	r2, r3
 8007290:	f008 fa20 	bl	800f6d4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	695a      	ldr	r2, [r3, #20]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80072a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4618      	mov	r0, r3
 80072aa:	f008 f94d 	bl	800f548 <USB_ReadInterrupts>
 80072ae:	4603      	mov	r3, r0
 80072b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80072b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072b8:	d123      	bne.n	8007302 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4618      	mov	r0, r3
 80072c0:	f008 f9e4 	bl	800f68c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4618      	mov	r0, r3
 80072ca:	f007 fa98 	bl	800e7fe <USB_GetDevSpeed>
 80072ce:	4603      	mov	r3, r0
 80072d0:	461a      	mov	r2, r3
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681c      	ldr	r4, [r3, #0]
 80072da:	f001 fdbb 	bl	8008e54 <HAL_RCC_GetHCLKFreq>
 80072de:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80072e4:	461a      	mov	r2, r3
 80072e6:	4620      	mov	r0, r4
 80072e8:	f006 ffa2 	bl	800e230 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f00a fcf8 	bl	8011ce2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	695a      	ldr	r2, [r3, #20]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8007300:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4618      	mov	r0, r3
 8007308:	f008 f91e 	bl	800f548 <USB_ReadInterrupts>
 800730c:	4603      	mov	r3, r0
 800730e:	f003 0308 	and.w	r3, r3, #8
 8007312:	2b08      	cmp	r3, #8
 8007314:	d10a      	bne.n	800732c <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f00a fcd5 	bl	8011cc6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	695a      	ldr	r2, [r3, #20]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f002 0208 	and.w	r2, r2, #8
 800732a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4618      	mov	r0, r3
 8007332:	f008 f909 	bl	800f548 <USB_ReadInterrupts>
 8007336:	4603      	mov	r3, r0
 8007338:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800733c:	2b80      	cmp	r3, #128	@ 0x80
 800733e:	d123      	bne.n	8007388 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8007340:	6a3b      	ldr	r3, [r7, #32]
 8007342:	699b      	ldr	r3, [r3, #24]
 8007344:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007348:	6a3b      	ldr	r3, [r7, #32]
 800734a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800734c:	2301      	movs	r3, #1
 800734e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007350:	e014      	b.n	800737c <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8007352:	6879      	ldr	r1, [r7, #4]
 8007354:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007356:	4613      	mov	r3, r2
 8007358:	00db      	lsls	r3, r3, #3
 800735a:	4413      	add	r3, r2
 800735c:	009b      	lsls	r3, r3, #2
 800735e:	440b      	add	r3, r1
 8007360:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8007364:	781b      	ldrb	r3, [r3, #0]
 8007366:	2b01      	cmp	r3, #1
 8007368:	d105      	bne.n	8007376 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800736a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800736c:	b2db      	uxtb	r3, r3
 800736e:	4619      	mov	r1, r3
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 fb08 	bl	8007986 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007378:	3301      	adds	r3, #1
 800737a:	627b      	str	r3, [r7, #36]	@ 0x24
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	791b      	ldrb	r3, [r3, #4]
 8007380:	461a      	mov	r2, r3
 8007382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007384:	4293      	cmp	r3, r2
 8007386:	d3e4      	bcc.n	8007352 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4618      	mov	r0, r3
 800738e:	f008 f8db 	bl	800f548 <USB_ReadInterrupts>
 8007392:	4603      	mov	r3, r0
 8007394:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007398:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800739c:	d13c      	bne.n	8007418 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800739e:	2301      	movs	r3, #1
 80073a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80073a2:	e02b      	b.n	80073fc <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80073a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a6:	015a      	lsls	r2, r3, #5
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	4413      	add	r3, r2
 80073ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80073b4:	6879      	ldr	r1, [r7, #4]
 80073b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073b8:	4613      	mov	r3, r2
 80073ba:	00db      	lsls	r3, r3, #3
 80073bc:	4413      	add	r3, r2
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	440b      	add	r3, r1
 80073c2:	3318      	adds	r3, #24
 80073c4:	781b      	ldrb	r3, [r3, #0]
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d115      	bne.n	80073f6 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80073ca:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	da12      	bge.n	80073f6 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80073d0:	6879      	ldr	r1, [r7, #4]
 80073d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073d4:	4613      	mov	r3, r2
 80073d6:	00db      	lsls	r3, r3, #3
 80073d8:	4413      	add	r3, r2
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	440b      	add	r3, r1
 80073de:	3317      	adds	r3, #23
 80073e0:	2201      	movs	r2, #1
 80073e2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80073e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80073ec:	b2db      	uxtb	r3, r3
 80073ee:	4619      	mov	r1, r3
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f000 fac8 	bl	8007986 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80073f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f8:	3301      	adds	r3, #1
 80073fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	791b      	ldrb	r3, [r3, #4]
 8007400:	461a      	mov	r2, r3
 8007402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007404:	4293      	cmp	r3, r2
 8007406:	d3cd      	bcc.n	80073a4 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	695a      	ldr	r2, [r3, #20]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8007416:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4618      	mov	r0, r3
 800741e:	f008 f893 	bl	800f548 <USB_ReadInterrupts>
 8007422:	4603      	mov	r3, r0
 8007424:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007428:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800742c:	d156      	bne.n	80074dc <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800742e:	2301      	movs	r3, #1
 8007430:	627b      	str	r3, [r7, #36]	@ 0x24
 8007432:	e045      	b.n	80074c0 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8007434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007436:	015a      	lsls	r2, r3, #5
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	4413      	add	r3, r2
 800743c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007444:	6879      	ldr	r1, [r7, #4]
 8007446:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007448:	4613      	mov	r3, r2
 800744a:	00db      	lsls	r3, r3, #3
 800744c:	4413      	add	r3, r2
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	440b      	add	r3, r1
 8007452:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007456:	781b      	ldrb	r3, [r3, #0]
 8007458:	2b01      	cmp	r3, #1
 800745a:	d12e      	bne.n	80074ba <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800745c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800745e:	2b00      	cmp	r3, #0
 8007460:	da2b      	bge.n	80074ba <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800746e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007472:	429a      	cmp	r2, r3
 8007474:	d121      	bne.n	80074ba <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8007476:	6879      	ldr	r1, [r7, #4]
 8007478:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800747a:	4613      	mov	r3, r2
 800747c:	00db      	lsls	r3, r3, #3
 800747e:	4413      	add	r3, r2
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	440b      	add	r3, r1
 8007484:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8007488:	2201      	movs	r2, #1
 800748a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800748c:	6a3b      	ldr	r3, [r7, #32]
 800748e:	699b      	ldr	r3, [r3, #24]
 8007490:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007494:	6a3b      	ldr	r3, [r7, #32]
 8007496:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8007498:	6a3b      	ldr	r3, [r7, #32]
 800749a:	695b      	ldr	r3, [r3, #20]
 800749c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d10a      	bne.n	80074ba <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80074a4:	69fb      	ldr	r3, [r7, #28]
 80074a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	69fa      	ldr	r2, [r7, #28]
 80074ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80074b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80074b6:	6053      	str	r3, [r2, #4]
            break;
 80074b8:	e008      	b.n	80074cc <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80074ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074bc:	3301      	adds	r3, #1
 80074be:	627b      	str	r3, [r7, #36]	@ 0x24
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	791b      	ldrb	r3, [r3, #4]
 80074c4:	461a      	mov	r2, r3
 80074c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d3b3      	bcc.n	8007434 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	695a      	ldr	r2, [r3, #20]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80074da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4618      	mov	r0, r3
 80074e2:	f008 f831 	bl	800f548 <USB_ReadInterrupts>
 80074e6:	4603      	mov	r3, r0
 80074e8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80074ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074f0:	d10a      	bne.n	8007508 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f00a fc76 	bl	8011de4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	695a      	ldr	r2, [r3, #20]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007506:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4618      	mov	r0, r3
 800750e:	f008 f81b 	bl	800f548 <USB_ReadInterrupts>
 8007512:	4603      	mov	r3, r0
 8007514:	f003 0304 	and.w	r3, r3, #4
 8007518:	2b04      	cmp	r3, #4
 800751a:	d115      	bne.n	8007548 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007524:	69bb      	ldr	r3, [r7, #24]
 8007526:	f003 0304 	and.w	r3, r3, #4
 800752a:	2b00      	cmp	r3, #0
 800752c:	d002      	beq.n	8007534 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f00a fc66 	bl	8011e00 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	6859      	ldr	r1, [r3, #4]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	69ba      	ldr	r2, [r7, #24]
 8007540:	430a      	orrs	r2, r1
 8007542:	605a      	str	r2, [r3, #4]
 8007544:	e000      	b.n	8007548 <HAL_PCD_IRQHandler+0x996>
      return;
 8007546:	bf00      	nop
    }
  }
}
 8007548:	3734      	adds	r7, #52	@ 0x34
 800754a:	46bd      	mov	sp, r7
 800754c:	bd90      	pop	{r4, r7, pc}

0800754e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800754e:	b580      	push	{r7, lr}
 8007550:	b082      	sub	sp, #8
 8007552:	af00      	add	r7, sp, #0
 8007554:	6078      	str	r0, [r7, #4]
 8007556:	460b      	mov	r3, r1
 8007558:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007560:	2b01      	cmp	r3, #1
 8007562:	d101      	bne.n	8007568 <HAL_PCD_SetAddress+0x1a>
 8007564:	2302      	movs	r3, #2
 8007566:	e012      	b.n	800758e <HAL_PCD_SetAddress+0x40>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	78fa      	ldrb	r2, [r7, #3]
 8007574:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	78fa      	ldrb	r2, [r7, #3]
 800757c:	4611      	mov	r1, r2
 800757e:	4618      	mov	r0, r3
 8007580:	f007 ff7a 	bl	800f478 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800758c:	2300      	movs	r3, #0
}
 800758e:	4618      	mov	r0, r3
 8007590:	3708      	adds	r7, #8
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}

08007596 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007596:	b580      	push	{r7, lr}
 8007598:	b084      	sub	sp, #16
 800759a:	af00      	add	r7, sp, #0
 800759c:	6078      	str	r0, [r7, #4]
 800759e:	4608      	mov	r0, r1
 80075a0:	4611      	mov	r1, r2
 80075a2:	461a      	mov	r2, r3
 80075a4:	4603      	mov	r3, r0
 80075a6:	70fb      	strb	r3, [r7, #3]
 80075a8:	460b      	mov	r3, r1
 80075aa:	803b      	strh	r3, [r7, #0]
 80075ac:	4613      	mov	r3, r2
 80075ae:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80075b0:	2300      	movs	r3, #0
 80075b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80075b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	da0f      	bge.n	80075dc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80075bc:	78fb      	ldrb	r3, [r7, #3]
 80075be:	f003 020f 	and.w	r2, r3, #15
 80075c2:	4613      	mov	r3, r2
 80075c4:	00db      	lsls	r3, r3, #3
 80075c6:	4413      	add	r3, r2
 80075c8:	009b      	lsls	r3, r3, #2
 80075ca:	3310      	adds	r3, #16
 80075cc:	687a      	ldr	r2, [r7, #4]
 80075ce:	4413      	add	r3, r2
 80075d0:	3304      	adds	r3, #4
 80075d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2201      	movs	r2, #1
 80075d8:	705a      	strb	r2, [r3, #1]
 80075da:	e00f      	b.n	80075fc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80075dc:	78fb      	ldrb	r3, [r7, #3]
 80075de:	f003 020f 	and.w	r2, r3, #15
 80075e2:	4613      	mov	r3, r2
 80075e4:	00db      	lsls	r3, r3, #3
 80075e6:	4413      	add	r3, r2
 80075e8:	009b      	lsls	r3, r3, #2
 80075ea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80075ee:	687a      	ldr	r2, [r7, #4]
 80075f0:	4413      	add	r3, r2
 80075f2:	3304      	adds	r3, #4
 80075f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2200      	movs	r2, #0
 80075fa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80075fc:	78fb      	ldrb	r3, [r7, #3]
 80075fe:	f003 030f 	and.w	r3, r3, #15
 8007602:	b2da      	uxtb	r2, r3
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007608:	883a      	ldrh	r2, [r7, #0]
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	78ba      	ldrb	r2, [r7, #2]
 8007612:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	785b      	ldrb	r3, [r3, #1]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d004      	beq.n	8007626 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	781b      	ldrb	r3, [r3, #0]
 8007620:	461a      	mov	r2, r3
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007626:	78bb      	ldrb	r3, [r7, #2]
 8007628:	2b02      	cmp	r3, #2
 800762a:	d102      	bne.n	8007632 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	2200      	movs	r2, #0
 8007630:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007638:	2b01      	cmp	r3, #1
 800763a:	d101      	bne.n	8007640 <HAL_PCD_EP_Open+0xaa>
 800763c:	2302      	movs	r3, #2
 800763e:	e00e      	b.n	800765e <HAL_PCD_EP_Open+0xc8>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2201      	movs	r2, #1
 8007644:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	68f9      	ldr	r1, [r7, #12]
 800764e:	4618      	mov	r0, r3
 8007650:	f007 f8fa 	bl	800e848 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2200      	movs	r2, #0
 8007658:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800765c:	7afb      	ldrb	r3, [r7, #11]
}
 800765e:	4618      	mov	r0, r3
 8007660:	3710      	adds	r7, #16
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}

08007666 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007666:	b580      	push	{r7, lr}
 8007668:	b084      	sub	sp, #16
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
 800766e:	460b      	mov	r3, r1
 8007670:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007672:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007676:	2b00      	cmp	r3, #0
 8007678:	da0f      	bge.n	800769a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800767a:	78fb      	ldrb	r3, [r7, #3]
 800767c:	f003 020f 	and.w	r2, r3, #15
 8007680:	4613      	mov	r3, r2
 8007682:	00db      	lsls	r3, r3, #3
 8007684:	4413      	add	r3, r2
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	3310      	adds	r3, #16
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	4413      	add	r3, r2
 800768e:	3304      	adds	r3, #4
 8007690:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	2201      	movs	r2, #1
 8007696:	705a      	strb	r2, [r3, #1]
 8007698:	e00f      	b.n	80076ba <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800769a:	78fb      	ldrb	r3, [r7, #3]
 800769c:	f003 020f 	and.w	r2, r3, #15
 80076a0:	4613      	mov	r3, r2
 80076a2:	00db      	lsls	r3, r3, #3
 80076a4:	4413      	add	r3, r2
 80076a6:	009b      	lsls	r3, r3, #2
 80076a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80076ac:	687a      	ldr	r2, [r7, #4]
 80076ae:	4413      	add	r3, r2
 80076b0:	3304      	adds	r3, #4
 80076b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	2200      	movs	r2, #0
 80076b8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80076ba:	78fb      	ldrb	r3, [r7, #3]
 80076bc:	f003 030f 	and.w	r3, r3, #15
 80076c0:	b2da      	uxtb	r2, r3
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d101      	bne.n	80076d4 <HAL_PCD_EP_Close+0x6e>
 80076d0:	2302      	movs	r3, #2
 80076d2:	e00e      	b.n	80076f2 <HAL_PCD_EP_Close+0x8c>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	68f9      	ldr	r1, [r7, #12]
 80076e2:	4618      	mov	r0, r3
 80076e4:	f007 f938 	bl	800e958 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80076f0:	2300      	movs	r3, #0
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3710      	adds	r7, #16
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}

080076fa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80076fa:	b580      	push	{r7, lr}
 80076fc:	b086      	sub	sp, #24
 80076fe:	af00      	add	r7, sp, #0
 8007700:	60f8      	str	r0, [r7, #12]
 8007702:	607a      	str	r2, [r7, #4]
 8007704:	603b      	str	r3, [r7, #0]
 8007706:	460b      	mov	r3, r1
 8007708:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800770a:	7afb      	ldrb	r3, [r7, #11]
 800770c:	f003 020f 	and.w	r2, r3, #15
 8007710:	4613      	mov	r3, r2
 8007712:	00db      	lsls	r3, r3, #3
 8007714:	4413      	add	r3, r2
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800771c:	68fa      	ldr	r2, [r7, #12]
 800771e:	4413      	add	r3, r2
 8007720:	3304      	adds	r3, #4
 8007722:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	687a      	ldr	r2, [r7, #4]
 8007728:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	683a      	ldr	r2, [r7, #0]
 800772e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	2200      	movs	r2, #0
 8007734:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	2200      	movs	r2, #0
 800773a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800773c:	7afb      	ldrb	r3, [r7, #11]
 800773e:	f003 030f 	and.w	r3, r3, #15
 8007742:	b2da      	uxtb	r2, r3
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	799b      	ldrb	r3, [r3, #6]
 800774c:	2b01      	cmp	r3, #1
 800774e:	d102      	bne.n	8007756 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007750:	687a      	ldr	r2, [r7, #4]
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	6818      	ldr	r0, [r3, #0]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	799b      	ldrb	r3, [r3, #6]
 800775e:	461a      	mov	r2, r3
 8007760:	6979      	ldr	r1, [r7, #20]
 8007762:	f007 f9d5 	bl	800eb10 <USB_EPStartXfer>

  return HAL_OK;
 8007766:	2300      	movs	r3, #0
}
 8007768:	4618      	mov	r0, r3
 800776a:	3718      	adds	r7, #24
 800776c:	46bd      	mov	sp, r7
 800776e:	bd80      	pop	{r7, pc}

08007770 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
 8007778:	460b      	mov	r3, r1
 800777a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800777c:	78fb      	ldrb	r3, [r7, #3]
 800777e:	f003 020f 	and.w	r2, r3, #15
 8007782:	6879      	ldr	r1, [r7, #4]
 8007784:	4613      	mov	r3, r2
 8007786:	00db      	lsls	r3, r3, #3
 8007788:	4413      	add	r3, r2
 800778a:	009b      	lsls	r3, r3, #2
 800778c:	440b      	add	r3, r1
 800778e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8007792:	681b      	ldr	r3, [r3, #0]
}
 8007794:	4618      	mov	r0, r3
 8007796:	370c      	adds	r7, #12
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr

080077a0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b086      	sub	sp, #24
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	60f8      	str	r0, [r7, #12]
 80077a8:	607a      	str	r2, [r7, #4]
 80077aa:	603b      	str	r3, [r7, #0]
 80077ac:	460b      	mov	r3, r1
 80077ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80077b0:	7afb      	ldrb	r3, [r7, #11]
 80077b2:	f003 020f 	and.w	r2, r3, #15
 80077b6:	4613      	mov	r3, r2
 80077b8:	00db      	lsls	r3, r3, #3
 80077ba:	4413      	add	r3, r2
 80077bc:	009b      	lsls	r3, r3, #2
 80077be:	3310      	adds	r3, #16
 80077c0:	68fa      	ldr	r2, [r7, #12]
 80077c2:	4413      	add	r3, r2
 80077c4:	3304      	adds	r3, #4
 80077c6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	687a      	ldr	r2, [r7, #4]
 80077cc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	683a      	ldr	r2, [r7, #0]
 80077d2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	2200      	movs	r2, #0
 80077d8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	2201      	movs	r2, #1
 80077de:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80077e0:	7afb      	ldrb	r3, [r7, #11]
 80077e2:	f003 030f 	and.w	r3, r3, #15
 80077e6:	b2da      	uxtb	r2, r3
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	799b      	ldrb	r3, [r3, #6]
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	d102      	bne.n	80077fa <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80077f4:	687a      	ldr	r2, [r7, #4]
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6818      	ldr	r0, [r3, #0]
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	799b      	ldrb	r3, [r3, #6]
 8007802:	461a      	mov	r2, r3
 8007804:	6979      	ldr	r1, [r7, #20]
 8007806:	f007 f983 	bl	800eb10 <USB_EPStartXfer>

  return HAL_OK;
 800780a:	2300      	movs	r3, #0
}
 800780c:	4618      	mov	r0, r3
 800780e:	3718      	adds	r7, #24
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b084      	sub	sp, #16
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	460b      	mov	r3, r1
 800781e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007820:	78fb      	ldrb	r3, [r7, #3]
 8007822:	f003 030f 	and.w	r3, r3, #15
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	7912      	ldrb	r2, [r2, #4]
 800782a:	4293      	cmp	r3, r2
 800782c:	d901      	bls.n	8007832 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	e04f      	b.n	80078d2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007832:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007836:	2b00      	cmp	r3, #0
 8007838:	da0f      	bge.n	800785a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800783a:	78fb      	ldrb	r3, [r7, #3]
 800783c:	f003 020f 	and.w	r2, r3, #15
 8007840:	4613      	mov	r3, r2
 8007842:	00db      	lsls	r3, r3, #3
 8007844:	4413      	add	r3, r2
 8007846:	009b      	lsls	r3, r3, #2
 8007848:	3310      	adds	r3, #16
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	4413      	add	r3, r2
 800784e:	3304      	adds	r3, #4
 8007850:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2201      	movs	r2, #1
 8007856:	705a      	strb	r2, [r3, #1]
 8007858:	e00d      	b.n	8007876 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800785a:	78fa      	ldrb	r2, [r7, #3]
 800785c:	4613      	mov	r3, r2
 800785e:	00db      	lsls	r3, r3, #3
 8007860:	4413      	add	r3, r2
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	4413      	add	r3, r2
 800786c:	3304      	adds	r3, #4
 800786e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2200      	movs	r2, #0
 8007874:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2201      	movs	r2, #1
 800787a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800787c:	78fb      	ldrb	r3, [r7, #3]
 800787e:	f003 030f 	and.w	r3, r3, #15
 8007882:	b2da      	uxtb	r2, r3
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800788e:	2b01      	cmp	r3, #1
 8007890:	d101      	bne.n	8007896 <HAL_PCD_EP_SetStall+0x82>
 8007892:	2302      	movs	r3, #2
 8007894:	e01d      	b.n	80078d2 <HAL_PCD_EP_SetStall+0xbe>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2201      	movs	r2, #1
 800789a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	68f9      	ldr	r1, [r7, #12]
 80078a4:	4618      	mov	r0, r3
 80078a6:	f007 fd13 	bl	800f2d0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80078aa:	78fb      	ldrb	r3, [r7, #3]
 80078ac:	f003 030f 	and.w	r3, r3, #15
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d109      	bne.n	80078c8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6818      	ldr	r0, [r3, #0]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	7999      	ldrb	r1, [r3, #6]
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80078c2:	461a      	mov	r2, r3
 80078c4:	f007 ff06 	bl	800f6d4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2200      	movs	r2, #0
 80078cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80078d0:	2300      	movs	r3, #0
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3710      	adds	r7, #16
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}

080078da <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80078da:	b580      	push	{r7, lr}
 80078dc:	b084      	sub	sp, #16
 80078de:	af00      	add	r7, sp, #0
 80078e0:	6078      	str	r0, [r7, #4]
 80078e2:	460b      	mov	r3, r1
 80078e4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80078e6:	78fb      	ldrb	r3, [r7, #3]
 80078e8:	f003 030f 	and.w	r3, r3, #15
 80078ec:	687a      	ldr	r2, [r7, #4]
 80078ee:	7912      	ldrb	r2, [r2, #4]
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d901      	bls.n	80078f8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80078f4:	2301      	movs	r3, #1
 80078f6:	e042      	b.n	800797e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80078f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	da0f      	bge.n	8007920 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007900:	78fb      	ldrb	r3, [r7, #3]
 8007902:	f003 020f 	and.w	r2, r3, #15
 8007906:	4613      	mov	r3, r2
 8007908:	00db      	lsls	r3, r3, #3
 800790a:	4413      	add	r3, r2
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	3310      	adds	r3, #16
 8007910:	687a      	ldr	r2, [r7, #4]
 8007912:	4413      	add	r3, r2
 8007914:	3304      	adds	r3, #4
 8007916:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2201      	movs	r2, #1
 800791c:	705a      	strb	r2, [r3, #1]
 800791e:	e00f      	b.n	8007940 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007920:	78fb      	ldrb	r3, [r7, #3]
 8007922:	f003 020f 	and.w	r2, r3, #15
 8007926:	4613      	mov	r3, r2
 8007928:	00db      	lsls	r3, r3, #3
 800792a:	4413      	add	r3, r2
 800792c:	009b      	lsls	r3, r3, #2
 800792e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007932:	687a      	ldr	r2, [r7, #4]
 8007934:	4413      	add	r3, r2
 8007936:	3304      	adds	r3, #4
 8007938:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2200      	movs	r2, #0
 800793e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2200      	movs	r2, #0
 8007944:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007946:	78fb      	ldrb	r3, [r7, #3]
 8007948:	f003 030f 	and.w	r3, r3, #15
 800794c:	b2da      	uxtb	r2, r3
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007958:	2b01      	cmp	r3, #1
 800795a:	d101      	bne.n	8007960 <HAL_PCD_EP_ClrStall+0x86>
 800795c:	2302      	movs	r3, #2
 800795e:	e00e      	b.n	800797e <HAL_PCD_EP_ClrStall+0xa4>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2201      	movs	r2, #1
 8007964:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	68f9      	ldr	r1, [r7, #12]
 800796e:	4618      	mov	r0, r3
 8007970:	f007 fd1c 	bl	800f3ac <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2200      	movs	r2, #0
 8007978:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800797c:	2300      	movs	r3, #0
}
 800797e:	4618      	mov	r0, r3
 8007980:	3710      	adds	r7, #16
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}

08007986 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007986:	b580      	push	{r7, lr}
 8007988:	b084      	sub	sp, #16
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
 800798e:	460b      	mov	r3, r1
 8007990:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007992:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007996:	2b00      	cmp	r3, #0
 8007998:	da0c      	bge.n	80079b4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800799a:	78fb      	ldrb	r3, [r7, #3]
 800799c:	f003 020f 	and.w	r2, r3, #15
 80079a0:	4613      	mov	r3, r2
 80079a2:	00db      	lsls	r3, r3, #3
 80079a4:	4413      	add	r3, r2
 80079a6:	009b      	lsls	r3, r3, #2
 80079a8:	3310      	adds	r3, #16
 80079aa:	687a      	ldr	r2, [r7, #4]
 80079ac:	4413      	add	r3, r2
 80079ae:	3304      	adds	r3, #4
 80079b0:	60fb      	str	r3, [r7, #12]
 80079b2:	e00c      	b.n	80079ce <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80079b4:	78fb      	ldrb	r3, [r7, #3]
 80079b6:	f003 020f 	and.w	r2, r3, #15
 80079ba:	4613      	mov	r3, r2
 80079bc:	00db      	lsls	r3, r3, #3
 80079be:	4413      	add	r3, r2
 80079c0:	009b      	lsls	r3, r3, #2
 80079c2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80079c6:	687a      	ldr	r2, [r7, #4]
 80079c8:	4413      	add	r3, r2
 80079ca:	3304      	adds	r3, #4
 80079cc:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	68f9      	ldr	r1, [r7, #12]
 80079d4:	4618      	mov	r0, r3
 80079d6:	f007 fb3b 	bl	800f050 <USB_EPStopXfer>
 80079da:	4603      	mov	r3, r0
 80079dc:	72fb      	strb	r3, [r7, #11]

  return ret;
 80079de:	7afb      	ldrb	r3, [r7, #11]
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3710      	adds	r7, #16
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b08a      	sub	sp, #40	@ 0x28
 80079ec:	af02      	add	r7, sp, #8
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80079fc:	683a      	ldr	r2, [r7, #0]
 80079fe:	4613      	mov	r3, r2
 8007a00:	00db      	lsls	r3, r3, #3
 8007a02:	4413      	add	r3, r2
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	3310      	adds	r3, #16
 8007a08:	687a      	ldr	r2, [r7, #4]
 8007a0a:	4413      	add	r3, r2
 8007a0c:	3304      	adds	r3, #4
 8007a0e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	695a      	ldr	r2, [r3, #20]
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	691b      	ldr	r3, [r3, #16]
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d901      	bls.n	8007a20 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e06b      	b.n	8007af8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	691a      	ldr	r2, [r3, #16]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	695b      	ldr	r3, [r3, #20]
 8007a28:	1ad3      	subs	r3, r2, r3
 8007a2a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	69fa      	ldr	r2, [r7, #28]
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d902      	bls.n	8007a3c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	3303      	adds	r3, #3
 8007a40:	089b      	lsrs	r3, r3, #2
 8007a42:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007a44:	e02a      	b.n	8007a9c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	691a      	ldr	r2, [r3, #16]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	695b      	ldr	r3, [r3, #20]
 8007a4e:	1ad3      	subs	r3, r2, r3
 8007a50:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	689b      	ldr	r3, [r3, #8]
 8007a56:	69fa      	ldr	r2, [r7, #28]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d902      	bls.n	8007a62 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	3303      	adds	r3, #3
 8007a66:	089b      	lsrs	r3, r3, #2
 8007a68:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	68d9      	ldr	r1, [r3, #12]
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	b2da      	uxtb	r2, r3
 8007a72:	69fb      	ldr	r3, [r7, #28]
 8007a74:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007a7a:	9300      	str	r3, [sp, #0]
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	6978      	ldr	r0, [r7, #20]
 8007a80:	f007 fb90 	bl	800f1a4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	68da      	ldr	r2, [r3, #12]
 8007a88:	69fb      	ldr	r3, [r7, #28]
 8007a8a:	441a      	add	r2, r3
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	695a      	ldr	r2, [r3, #20]
 8007a94:	69fb      	ldr	r3, [r7, #28]
 8007a96:	441a      	add	r2, r3
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	015a      	lsls	r2, r3, #5
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	4413      	add	r3, r2
 8007aa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aa8:	699b      	ldr	r3, [r3, #24]
 8007aaa:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007aac:	69ba      	ldr	r2, [r7, #24]
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d809      	bhi.n	8007ac6 <PCD_WriteEmptyTxFifo+0xde>
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	695a      	ldr	r2, [r3, #20]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007aba:	429a      	cmp	r2, r3
 8007abc:	d203      	bcs.n	8007ac6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	691b      	ldr	r3, [r3, #16]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d1bf      	bne.n	8007a46 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	691a      	ldr	r2, [r3, #16]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	695b      	ldr	r3, [r3, #20]
 8007ace:	429a      	cmp	r2, r3
 8007ad0:	d811      	bhi.n	8007af6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	f003 030f 	and.w	r3, r3, #15
 8007ad8:	2201      	movs	r2, #1
 8007ada:	fa02 f303 	lsl.w	r3, r2, r3
 8007ade:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ae6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	43db      	mvns	r3, r3
 8007aec:	6939      	ldr	r1, [r7, #16]
 8007aee:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007af2:	4013      	ands	r3, r2
 8007af4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007af6:	2300      	movs	r3, #0
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3720      	adds	r7, #32
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}

08007b00 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b088      	sub	sp, #32
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
 8007b08:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007b14:	69fb      	ldr	r3, [r7, #28]
 8007b16:	333c      	adds	r3, #60	@ 0x3c
 8007b18:	3304      	adds	r3, #4
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	015a      	lsls	r2, r3, #5
 8007b22:	69bb      	ldr	r3, [r7, #24]
 8007b24:	4413      	add	r3, r2
 8007b26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	799b      	ldrb	r3, [r3, #6]
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d17b      	bne.n	8007c2e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	f003 0308 	and.w	r3, r3, #8
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d015      	beq.n	8007b6c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	4a61      	ldr	r2, [pc, #388]	@ (8007cc8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	f240 80b9 	bls.w	8007cbc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	f000 80b3 	beq.w	8007cbc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	015a      	lsls	r2, r3, #5
 8007b5a:	69bb      	ldr	r3, [r7, #24]
 8007b5c:	4413      	add	r3, r2
 8007b5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b62:	461a      	mov	r2, r3
 8007b64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b68:	6093      	str	r3, [r2, #8]
 8007b6a:	e0a7      	b.n	8007cbc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007b6c:	693b      	ldr	r3, [r7, #16]
 8007b6e:	f003 0320 	and.w	r3, r3, #32
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d009      	beq.n	8007b8a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	015a      	lsls	r2, r3, #5
 8007b7a:	69bb      	ldr	r3, [r7, #24]
 8007b7c:	4413      	add	r3, r2
 8007b7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b82:	461a      	mov	r2, r3
 8007b84:	2320      	movs	r3, #32
 8007b86:	6093      	str	r3, [r2, #8]
 8007b88:	e098      	b.n	8007cbc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	f040 8093 	bne.w	8007cbc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	4a4b      	ldr	r2, [pc, #300]	@ (8007cc8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d90f      	bls.n	8007bbe <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d00a      	beq.n	8007bbe <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	015a      	lsls	r2, r3, #5
 8007bac:	69bb      	ldr	r3, [r7, #24]
 8007bae:	4413      	add	r3, r2
 8007bb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bb4:	461a      	mov	r2, r3
 8007bb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bba:	6093      	str	r3, [r2, #8]
 8007bbc:	e07e      	b.n	8007cbc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8007bbe:	683a      	ldr	r2, [r7, #0]
 8007bc0:	4613      	mov	r3, r2
 8007bc2:	00db      	lsls	r3, r3, #3
 8007bc4:	4413      	add	r3, r2
 8007bc6:	009b      	lsls	r3, r3, #2
 8007bc8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007bcc:	687a      	ldr	r2, [r7, #4]
 8007bce:	4413      	add	r3, r2
 8007bd0:	3304      	adds	r3, #4
 8007bd2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6a1a      	ldr	r2, [r3, #32]
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	0159      	lsls	r1, r3, #5
 8007bdc:	69bb      	ldr	r3, [r7, #24]
 8007bde:	440b      	add	r3, r1
 8007be0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007be4:	691b      	ldr	r3, [r3, #16]
 8007be6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007bea:	1ad2      	subs	r2, r2, r3
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d114      	bne.n	8007c20 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	691b      	ldr	r3, [r3, #16]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d109      	bne.n	8007c12 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6818      	ldr	r0, [r3, #0]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007c08:	461a      	mov	r2, r3
 8007c0a:	2101      	movs	r1, #1
 8007c0c:	f007 fd62 	bl	800f6d4 <USB_EP0_OutStart>
 8007c10:	e006      	b.n	8007c20 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	68da      	ldr	r2, [r3, #12]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	695b      	ldr	r3, [r3, #20]
 8007c1a:	441a      	add	r2, r3
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	b2db      	uxtb	r3, r3
 8007c24:	4619      	mov	r1, r3
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f00a f818 	bl	8011c5c <HAL_PCD_DataOutStageCallback>
 8007c2c:	e046      	b.n	8007cbc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	4a26      	ldr	r2, [pc, #152]	@ (8007ccc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d124      	bne.n	8007c80 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d00a      	beq.n	8007c56 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	015a      	lsls	r2, r3, #5
 8007c44:	69bb      	ldr	r3, [r7, #24]
 8007c46:	4413      	add	r3, r2
 8007c48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c52:	6093      	str	r3, [r2, #8]
 8007c54:	e032      	b.n	8007cbc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	f003 0320 	and.w	r3, r3, #32
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d008      	beq.n	8007c72 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	015a      	lsls	r2, r3, #5
 8007c64:	69bb      	ldr	r3, [r7, #24]
 8007c66:	4413      	add	r3, r2
 8007c68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c6c:	461a      	mov	r2, r3
 8007c6e:	2320      	movs	r3, #32
 8007c70:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	4619      	mov	r1, r3
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f009 ffef 	bl	8011c5c <HAL_PCD_DataOutStageCallback>
 8007c7e:	e01d      	b.n	8007cbc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d114      	bne.n	8007cb0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8007c86:	6879      	ldr	r1, [r7, #4]
 8007c88:	683a      	ldr	r2, [r7, #0]
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	00db      	lsls	r3, r3, #3
 8007c8e:	4413      	add	r3, r2
 8007c90:	009b      	lsls	r3, r3, #2
 8007c92:	440b      	add	r3, r1
 8007c94:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d108      	bne.n	8007cb0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6818      	ldr	r0, [r3, #0]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007ca8:	461a      	mov	r2, r3
 8007caa:	2100      	movs	r1, #0
 8007cac:	f007 fd12 	bl	800f6d4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	b2db      	uxtb	r3, r3
 8007cb4:	4619      	mov	r1, r3
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f009 ffd0 	bl	8011c5c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3720      	adds	r7, #32
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
 8007cc6:	bf00      	nop
 8007cc8:	4f54300a 	.word	0x4f54300a
 8007ccc:	4f54310a 	.word	0x4f54310a

08007cd0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b086      	sub	sp, #24
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
 8007cd8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007ce4:	697b      	ldr	r3, [r7, #20]
 8007ce6:	333c      	adds	r3, #60	@ 0x3c
 8007ce8:	3304      	adds	r3, #4
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	015a      	lsls	r2, r3, #5
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	4413      	add	r3, r2
 8007cf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cfa:	689b      	ldr	r3, [r3, #8]
 8007cfc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	4a15      	ldr	r2, [pc, #84]	@ (8007d58 <PCD_EP_OutSetupPacket_int+0x88>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d90e      	bls.n	8007d24 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d009      	beq.n	8007d24 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	015a      	lsls	r2, r3, #5
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	4413      	add	r3, r2
 8007d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d1c:	461a      	mov	r2, r3
 8007d1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d22:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f009 ff87 	bl	8011c38 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8007d58 <PCD_EP_OutSetupPacket_int+0x88>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d90c      	bls.n	8007d4c <PCD_EP_OutSetupPacket_int+0x7c>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	799b      	ldrb	r3, [r3, #6]
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d108      	bne.n	8007d4c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6818      	ldr	r0, [r3, #0]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007d44:	461a      	mov	r2, r3
 8007d46:	2101      	movs	r1, #1
 8007d48:	f007 fcc4 	bl	800f6d4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3718      	adds	r7, #24
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}
 8007d56:	bf00      	nop
 8007d58:	4f54300a 	.word	0x4f54300a

08007d5c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b085      	sub	sp, #20
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	460b      	mov	r3, r1
 8007d66:	70fb      	strb	r3, [r7, #3]
 8007d68:	4613      	mov	r3, r2
 8007d6a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d72:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007d74:	78fb      	ldrb	r3, [r7, #3]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d107      	bne.n	8007d8a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007d7a:	883b      	ldrh	r3, [r7, #0]
 8007d7c:	0419      	lsls	r1, r3, #16
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	68ba      	ldr	r2, [r7, #8]
 8007d84:	430a      	orrs	r2, r1
 8007d86:	629a      	str	r2, [r3, #40]	@ 0x28
 8007d88:	e028      	b.n	8007ddc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d90:	0c1b      	lsrs	r3, r3, #16
 8007d92:	68ba      	ldr	r2, [r7, #8]
 8007d94:	4413      	add	r3, r2
 8007d96:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007d98:	2300      	movs	r3, #0
 8007d9a:	73fb      	strb	r3, [r7, #15]
 8007d9c:	e00d      	b.n	8007dba <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	7bfb      	ldrb	r3, [r7, #15]
 8007da4:	3340      	adds	r3, #64	@ 0x40
 8007da6:	009b      	lsls	r3, r3, #2
 8007da8:	4413      	add	r3, r2
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	0c1b      	lsrs	r3, r3, #16
 8007dae:	68ba      	ldr	r2, [r7, #8]
 8007db0:	4413      	add	r3, r2
 8007db2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007db4:	7bfb      	ldrb	r3, [r7, #15]
 8007db6:	3301      	adds	r3, #1
 8007db8:	73fb      	strb	r3, [r7, #15]
 8007dba:	7bfa      	ldrb	r2, [r7, #15]
 8007dbc:	78fb      	ldrb	r3, [r7, #3]
 8007dbe:	3b01      	subs	r3, #1
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	d3ec      	bcc.n	8007d9e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007dc4:	883b      	ldrh	r3, [r7, #0]
 8007dc6:	0418      	lsls	r0, r3, #16
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6819      	ldr	r1, [r3, #0]
 8007dcc:	78fb      	ldrb	r3, [r7, #3]
 8007dce:	3b01      	subs	r3, #1
 8007dd0:	68ba      	ldr	r2, [r7, #8]
 8007dd2:	4302      	orrs	r2, r0
 8007dd4:	3340      	adds	r3, #64	@ 0x40
 8007dd6:	009b      	lsls	r3, r3, #2
 8007dd8:	440b      	add	r3, r1
 8007dda:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007ddc:	2300      	movs	r3, #0
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	3714      	adds	r7, #20
 8007de2:	46bd      	mov	sp, r7
 8007de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de8:	4770      	bx	lr

08007dea <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007dea:	b480      	push	{r7}
 8007dec:	b083      	sub	sp, #12
 8007dee:	af00      	add	r7, sp, #0
 8007df0:	6078      	str	r0, [r7, #4]
 8007df2:	460b      	mov	r3, r1
 8007df4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	887a      	ldrh	r2, [r7, #2]
 8007dfc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007dfe:	2300      	movs	r3, #0
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	370c      	adds	r7, #12
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr

08007e0c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b085      	sub	sp, #20
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2201      	movs	r2, #1
 8007e1e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	699b      	ldr	r3, [r3, #24]
 8007e2e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007e3a:	4b05      	ldr	r3, [pc, #20]	@ (8007e50 <HAL_PCDEx_ActivateLPM+0x44>)
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	68fa      	ldr	r2, [r7, #12]
 8007e40:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8007e42:	2300      	movs	r3, #0
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3714      	adds	r7, #20
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr
 8007e50:	10000003 	.word	0x10000003

08007e54 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b083      	sub	sp, #12
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	460b      	mov	r3, r1
 8007e5e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007e60:	bf00      	nop
 8007e62:	370c      	adds	r7, #12
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr

08007e6c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8007e74:	4b29      	ldr	r3, [pc, #164]	@ (8007f1c <HAL_PWREx_ConfigSupply+0xb0>)
 8007e76:	68db      	ldr	r3, [r3, #12]
 8007e78:	f003 0307 	and.w	r3, r3, #7
 8007e7c:	2b06      	cmp	r3, #6
 8007e7e:	d00a      	beq.n	8007e96 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007e80:	4b26      	ldr	r3, [pc, #152]	@ (8007f1c <HAL_PWREx_ConfigSupply+0xb0>)
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e88:	687a      	ldr	r2, [r7, #4]
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	d001      	beq.n	8007e92 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	e040      	b.n	8007f14 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007e92:	2300      	movs	r3, #0
 8007e94:	e03e      	b.n	8007f14 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007e96:	4b21      	ldr	r3, [pc, #132]	@ (8007f1c <HAL_PWREx_ConfigSupply+0xb0>)
 8007e98:	68db      	ldr	r3, [r3, #12]
 8007e9a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8007e9e:	491f      	ldr	r1, [pc, #124]	@ (8007f1c <HAL_PWREx_ConfigSupply+0xb0>)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007ea6:	f7fa fd43 	bl	8002930 <HAL_GetTick>
 8007eaa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007eac:	e009      	b.n	8007ec2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007eae:	f7fa fd3f 	bl	8002930 <HAL_GetTick>
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	1ad3      	subs	r3, r2, r3
 8007eb8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007ebc:	d901      	bls.n	8007ec2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	e028      	b.n	8007f14 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007ec2:	4b16      	ldr	r3, [pc, #88]	@ (8007f1c <HAL_PWREx_ConfigSupply+0xb0>)
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007eca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ece:	d1ee      	bne.n	8007eae <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2b1e      	cmp	r3, #30
 8007ed4:	d008      	beq.n	8007ee8 <HAL_PWREx_ConfigSupply+0x7c>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2b2e      	cmp	r3, #46	@ 0x2e
 8007eda:	d005      	beq.n	8007ee8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2b1d      	cmp	r3, #29
 8007ee0:	d002      	beq.n	8007ee8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2b2d      	cmp	r3, #45	@ 0x2d
 8007ee6:	d114      	bne.n	8007f12 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8007ee8:	f7fa fd22 	bl	8002930 <HAL_GetTick>
 8007eec:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8007eee:	e009      	b.n	8007f04 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007ef0:	f7fa fd1e 	bl	8002930 <HAL_GetTick>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	1ad3      	subs	r3, r2, r3
 8007efa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007efe:	d901      	bls.n	8007f04 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8007f00:	2301      	movs	r3, #1
 8007f02:	e007      	b.n	8007f14 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8007f04:	4b05      	ldr	r3, [pc, #20]	@ (8007f1c <HAL_PWREx_ConfigSupply+0xb0>)
 8007f06:	68db      	ldr	r3, [r3, #12]
 8007f08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007f0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f10:	d1ee      	bne.n	8007ef0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007f12:	2300      	movs	r3, #0
}
 8007f14:	4618      	mov	r0, r3
 8007f16:	3710      	adds	r7, #16
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}
 8007f1c:	58024800 	.word	0x58024800

08007f20 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8007f20:	b480      	push	{r7}
 8007f22:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8007f24:	4b05      	ldr	r3, [pc, #20]	@ (8007f3c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8007f26:	68db      	ldr	r3, [r3, #12]
 8007f28:	4a04      	ldr	r2, [pc, #16]	@ (8007f3c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8007f2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007f2e:	60d3      	str	r3, [r2, #12]
}
 8007f30:	bf00      	nop
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr
 8007f3a:	bf00      	nop
 8007f3c:	58024800 	.word	0x58024800

08007f40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b08c      	sub	sp, #48	@ 0x30
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d102      	bne.n	8007f54 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	f000 bc48 	b.w	80087e4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f003 0301 	and.w	r3, r3, #1
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	f000 8088 	beq.w	8008072 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f62:	4b99      	ldr	r3, [pc, #612]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007f64:	691b      	ldr	r3, [r3, #16]
 8007f66:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007f6c:	4b96      	ldr	r3, [pc, #600]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f70:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f74:	2b10      	cmp	r3, #16
 8007f76:	d007      	beq.n	8007f88 <HAL_RCC_OscConfig+0x48>
 8007f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f7a:	2b18      	cmp	r3, #24
 8007f7c:	d111      	bne.n	8007fa2 <HAL_RCC_OscConfig+0x62>
 8007f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f80:	f003 0303 	and.w	r3, r3, #3
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	d10c      	bne.n	8007fa2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f88:	4b8f      	ldr	r3, [pc, #572]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d06d      	beq.n	8008070 <HAL_RCC_OscConfig+0x130>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d169      	bne.n	8008070 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	f000 bc21 	b.w	80087e4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007faa:	d106      	bne.n	8007fba <HAL_RCC_OscConfig+0x7a>
 8007fac:	4b86      	ldr	r3, [pc, #536]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a85      	ldr	r2, [pc, #532]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007fb6:	6013      	str	r3, [r2, #0]
 8007fb8:	e02e      	b.n	8008018 <HAL_RCC_OscConfig+0xd8>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d10c      	bne.n	8007fdc <HAL_RCC_OscConfig+0x9c>
 8007fc2:	4b81      	ldr	r3, [pc, #516]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a80      	ldr	r2, [pc, #512]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007fcc:	6013      	str	r3, [r2, #0]
 8007fce:	4b7e      	ldr	r3, [pc, #504]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a7d      	ldr	r2, [pc, #500]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fd4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007fd8:	6013      	str	r3, [r2, #0]
 8007fda:	e01d      	b.n	8008018 <HAL_RCC_OscConfig+0xd8>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007fe4:	d10c      	bne.n	8008000 <HAL_RCC_OscConfig+0xc0>
 8007fe6:	4b78      	ldr	r3, [pc, #480]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a77      	ldr	r2, [pc, #476]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007ff0:	6013      	str	r3, [r2, #0]
 8007ff2:	4b75      	ldr	r3, [pc, #468]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a74      	ldr	r2, [pc, #464]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007ff8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ffc:	6013      	str	r3, [r2, #0]
 8007ffe:	e00b      	b.n	8008018 <HAL_RCC_OscConfig+0xd8>
 8008000:	4b71      	ldr	r3, [pc, #452]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a70      	ldr	r2, [pc, #448]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008006:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800800a:	6013      	str	r3, [r2, #0]
 800800c:	4b6e      	ldr	r3, [pc, #440]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a6d      	ldr	r2, [pc, #436]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008012:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008016:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d013      	beq.n	8008048 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008020:	f7fa fc86 	bl	8002930 <HAL_GetTick>
 8008024:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008026:	e008      	b.n	800803a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008028:	f7fa fc82 	bl	8002930 <HAL_GetTick>
 800802c:	4602      	mov	r2, r0
 800802e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008030:	1ad3      	subs	r3, r2, r3
 8008032:	2b64      	cmp	r3, #100	@ 0x64
 8008034:	d901      	bls.n	800803a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008036:	2303      	movs	r3, #3
 8008038:	e3d4      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800803a:	4b63      	ldr	r3, [pc, #396]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008042:	2b00      	cmp	r3, #0
 8008044:	d0f0      	beq.n	8008028 <HAL_RCC_OscConfig+0xe8>
 8008046:	e014      	b.n	8008072 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008048:	f7fa fc72 	bl	8002930 <HAL_GetTick>
 800804c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800804e:	e008      	b.n	8008062 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008050:	f7fa fc6e 	bl	8002930 <HAL_GetTick>
 8008054:	4602      	mov	r2, r0
 8008056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008058:	1ad3      	subs	r3, r2, r3
 800805a:	2b64      	cmp	r3, #100	@ 0x64
 800805c:	d901      	bls.n	8008062 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800805e:	2303      	movs	r3, #3
 8008060:	e3c0      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008062:	4b59      	ldr	r3, [pc, #356]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800806a:	2b00      	cmp	r3, #0
 800806c:	d1f0      	bne.n	8008050 <HAL_RCC_OscConfig+0x110>
 800806e:	e000      	b.n	8008072 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008070:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 0302 	and.w	r3, r3, #2
 800807a:	2b00      	cmp	r3, #0
 800807c:	f000 80ca 	beq.w	8008214 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008080:	4b51      	ldr	r3, [pc, #324]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008082:	691b      	ldr	r3, [r3, #16]
 8008084:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008088:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800808a:	4b4f      	ldr	r3, [pc, #316]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 800808c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800808e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008090:	6a3b      	ldr	r3, [r7, #32]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d007      	beq.n	80080a6 <HAL_RCC_OscConfig+0x166>
 8008096:	6a3b      	ldr	r3, [r7, #32]
 8008098:	2b18      	cmp	r3, #24
 800809a:	d156      	bne.n	800814a <HAL_RCC_OscConfig+0x20a>
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	f003 0303 	and.w	r3, r3, #3
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d151      	bne.n	800814a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80080a6:	4b48      	ldr	r3, [pc, #288]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f003 0304 	and.w	r3, r3, #4
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d005      	beq.n	80080be <HAL_RCC_OscConfig+0x17e>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	68db      	ldr	r3, [r3, #12]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d101      	bne.n	80080be <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80080ba:	2301      	movs	r3, #1
 80080bc:	e392      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80080be:	4b42      	ldr	r3, [pc, #264]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f023 0219 	bic.w	r2, r3, #25
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	68db      	ldr	r3, [r3, #12]
 80080ca:	493f      	ldr	r1, [pc, #252]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80080cc:	4313      	orrs	r3, r2
 80080ce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080d0:	f7fa fc2e 	bl	8002930 <HAL_GetTick>
 80080d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80080d6:	e008      	b.n	80080ea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80080d8:	f7fa fc2a 	bl	8002930 <HAL_GetTick>
 80080dc:	4602      	mov	r2, r0
 80080de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e0:	1ad3      	subs	r3, r2, r3
 80080e2:	2b02      	cmp	r3, #2
 80080e4:	d901      	bls.n	80080ea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80080e6:	2303      	movs	r3, #3
 80080e8:	e37c      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80080ea:	4b37      	ldr	r3, [pc, #220]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f003 0304 	and.w	r3, r3, #4
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d0f0      	beq.n	80080d8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080f6:	f7fa fc4b 	bl	8002990 <HAL_GetREVID>
 80080fa:	4603      	mov	r3, r0
 80080fc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008100:	4293      	cmp	r3, r2
 8008102:	d817      	bhi.n	8008134 <HAL_RCC_OscConfig+0x1f4>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	691b      	ldr	r3, [r3, #16]
 8008108:	2b40      	cmp	r3, #64	@ 0x40
 800810a:	d108      	bne.n	800811e <HAL_RCC_OscConfig+0x1de>
 800810c:	4b2e      	ldr	r3, [pc, #184]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008114:	4a2c      	ldr	r2, [pc, #176]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008116:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800811a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800811c:	e07a      	b.n	8008214 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800811e:	4b2a      	ldr	r3, [pc, #168]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008120:	685b      	ldr	r3, [r3, #4]
 8008122:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	691b      	ldr	r3, [r3, #16]
 800812a:	031b      	lsls	r3, r3, #12
 800812c:	4926      	ldr	r1, [pc, #152]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 800812e:	4313      	orrs	r3, r2
 8008130:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008132:	e06f      	b.n	8008214 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008134:	4b24      	ldr	r3, [pc, #144]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	691b      	ldr	r3, [r3, #16]
 8008140:	061b      	lsls	r3, r3, #24
 8008142:	4921      	ldr	r1, [pc, #132]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008144:	4313      	orrs	r3, r2
 8008146:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008148:	e064      	b.n	8008214 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	68db      	ldr	r3, [r3, #12]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d047      	beq.n	80081e2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008152:	4b1d      	ldr	r3, [pc, #116]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f023 0219 	bic.w	r2, r3, #25
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	68db      	ldr	r3, [r3, #12]
 800815e:	491a      	ldr	r1, [pc, #104]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008160:	4313      	orrs	r3, r2
 8008162:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008164:	f7fa fbe4 	bl	8002930 <HAL_GetTick>
 8008168:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800816a:	e008      	b.n	800817e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800816c:	f7fa fbe0 	bl	8002930 <HAL_GetTick>
 8008170:	4602      	mov	r2, r0
 8008172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008174:	1ad3      	subs	r3, r2, r3
 8008176:	2b02      	cmp	r3, #2
 8008178:	d901      	bls.n	800817e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800817a:	2303      	movs	r3, #3
 800817c:	e332      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800817e:	4b12      	ldr	r3, [pc, #72]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f003 0304 	and.w	r3, r3, #4
 8008186:	2b00      	cmp	r3, #0
 8008188:	d0f0      	beq.n	800816c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800818a:	f7fa fc01 	bl	8002990 <HAL_GetREVID>
 800818e:	4603      	mov	r3, r0
 8008190:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008194:	4293      	cmp	r3, r2
 8008196:	d819      	bhi.n	80081cc <HAL_RCC_OscConfig+0x28c>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	691b      	ldr	r3, [r3, #16]
 800819c:	2b40      	cmp	r3, #64	@ 0x40
 800819e:	d108      	bne.n	80081b2 <HAL_RCC_OscConfig+0x272>
 80081a0:	4b09      	ldr	r3, [pc, #36]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80081a8:	4a07      	ldr	r2, [pc, #28]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80081aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081ae:	6053      	str	r3, [r2, #4]
 80081b0:	e030      	b.n	8008214 <HAL_RCC_OscConfig+0x2d4>
 80081b2:	4b05      	ldr	r3, [pc, #20]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	691b      	ldr	r3, [r3, #16]
 80081be:	031b      	lsls	r3, r3, #12
 80081c0:	4901      	ldr	r1, [pc, #4]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80081c2:	4313      	orrs	r3, r2
 80081c4:	604b      	str	r3, [r1, #4]
 80081c6:	e025      	b.n	8008214 <HAL_RCC_OscConfig+0x2d4>
 80081c8:	58024400 	.word	0x58024400
 80081cc:	4b9a      	ldr	r3, [pc, #616]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	691b      	ldr	r3, [r3, #16]
 80081d8:	061b      	lsls	r3, r3, #24
 80081da:	4997      	ldr	r1, [pc, #604]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80081dc:	4313      	orrs	r3, r2
 80081de:	604b      	str	r3, [r1, #4]
 80081e0:	e018      	b.n	8008214 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80081e2:	4b95      	ldr	r3, [pc, #596]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a94      	ldr	r2, [pc, #592]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80081e8:	f023 0301 	bic.w	r3, r3, #1
 80081ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081ee:	f7fa fb9f 	bl	8002930 <HAL_GetTick>
 80081f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80081f4:	e008      	b.n	8008208 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80081f6:	f7fa fb9b 	bl	8002930 <HAL_GetTick>
 80081fa:	4602      	mov	r2, r0
 80081fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fe:	1ad3      	subs	r3, r2, r3
 8008200:	2b02      	cmp	r3, #2
 8008202:	d901      	bls.n	8008208 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8008204:	2303      	movs	r3, #3
 8008206:	e2ed      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008208:	4b8b      	ldr	r3, [pc, #556]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f003 0304 	and.w	r3, r3, #4
 8008210:	2b00      	cmp	r3, #0
 8008212:	d1f0      	bne.n	80081f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f003 0310 	and.w	r3, r3, #16
 800821c:	2b00      	cmp	r3, #0
 800821e:	f000 80a9 	beq.w	8008374 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008222:	4b85      	ldr	r3, [pc, #532]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008224:	691b      	ldr	r3, [r3, #16]
 8008226:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800822a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800822c:	4b82      	ldr	r3, [pc, #520]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800822e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008230:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008232:	69bb      	ldr	r3, [r7, #24]
 8008234:	2b08      	cmp	r3, #8
 8008236:	d007      	beq.n	8008248 <HAL_RCC_OscConfig+0x308>
 8008238:	69bb      	ldr	r3, [r7, #24]
 800823a:	2b18      	cmp	r3, #24
 800823c:	d13a      	bne.n	80082b4 <HAL_RCC_OscConfig+0x374>
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	f003 0303 	and.w	r3, r3, #3
 8008244:	2b01      	cmp	r3, #1
 8008246:	d135      	bne.n	80082b4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008248:	4b7b      	ldr	r3, [pc, #492]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008250:	2b00      	cmp	r3, #0
 8008252:	d005      	beq.n	8008260 <HAL_RCC_OscConfig+0x320>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	69db      	ldr	r3, [r3, #28]
 8008258:	2b80      	cmp	r3, #128	@ 0x80
 800825a:	d001      	beq.n	8008260 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800825c:	2301      	movs	r3, #1
 800825e:	e2c1      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008260:	f7fa fb96 	bl	8002990 <HAL_GetREVID>
 8008264:	4603      	mov	r3, r0
 8008266:	f241 0203 	movw	r2, #4099	@ 0x1003
 800826a:	4293      	cmp	r3, r2
 800826c:	d817      	bhi.n	800829e <HAL_RCC_OscConfig+0x35e>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6a1b      	ldr	r3, [r3, #32]
 8008272:	2b20      	cmp	r3, #32
 8008274:	d108      	bne.n	8008288 <HAL_RCC_OscConfig+0x348>
 8008276:	4b70      	ldr	r3, [pc, #448]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800827e:	4a6e      	ldr	r2, [pc, #440]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008280:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008284:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008286:	e075      	b.n	8008374 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008288:	4b6b      	ldr	r3, [pc, #428]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6a1b      	ldr	r3, [r3, #32]
 8008294:	069b      	lsls	r3, r3, #26
 8008296:	4968      	ldr	r1, [pc, #416]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008298:	4313      	orrs	r3, r2
 800829a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800829c:	e06a      	b.n	8008374 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800829e:	4b66      	ldr	r3, [pc, #408]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80082a0:	68db      	ldr	r3, [r3, #12]
 80082a2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6a1b      	ldr	r3, [r3, #32]
 80082aa:	061b      	lsls	r3, r3, #24
 80082ac:	4962      	ldr	r1, [pc, #392]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80082ae:	4313      	orrs	r3, r2
 80082b0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80082b2:	e05f      	b.n	8008374 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	69db      	ldr	r3, [r3, #28]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d042      	beq.n	8008342 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80082bc:	4b5e      	ldr	r3, [pc, #376]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a5d      	ldr	r2, [pc, #372]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80082c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082c8:	f7fa fb32 	bl	8002930 <HAL_GetTick>
 80082cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80082ce:	e008      	b.n	80082e2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80082d0:	f7fa fb2e 	bl	8002930 <HAL_GetTick>
 80082d4:	4602      	mov	r2, r0
 80082d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d8:	1ad3      	subs	r3, r2, r3
 80082da:	2b02      	cmp	r3, #2
 80082dc:	d901      	bls.n	80082e2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80082de:	2303      	movs	r3, #3
 80082e0:	e280      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80082e2:	4b55      	ldr	r3, [pc, #340]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d0f0      	beq.n	80082d0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80082ee:	f7fa fb4f 	bl	8002990 <HAL_GetREVID>
 80082f2:	4603      	mov	r3, r0
 80082f4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d817      	bhi.n	800832c <HAL_RCC_OscConfig+0x3ec>
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6a1b      	ldr	r3, [r3, #32]
 8008300:	2b20      	cmp	r3, #32
 8008302:	d108      	bne.n	8008316 <HAL_RCC_OscConfig+0x3d6>
 8008304:	4b4c      	ldr	r3, [pc, #304]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800830c:	4a4a      	ldr	r2, [pc, #296]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800830e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008312:	6053      	str	r3, [r2, #4]
 8008314:	e02e      	b.n	8008374 <HAL_RCC_OscConfig+0x434>
 8008316:	4b48      	ldr	r3, [pc, #288]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008318:	685b      	ldr	r3, [r3, #4]
 800831a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6a1b      	ldr	r3, [r3, #32]
 8008322:	069b      	lsls	r3, r3, #26
 8008324:	4944      	ldr	r1, [pc, #272]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008326:	4313      	orrs	r3, r2
 8008328:	604b      	str	r3, [r1, #4]
 800832a:	e023      	b.n	8008374 <HAL_RCC_OscConfig+0x434>
 800832c:	4b42      	ldr	r3, [pc, #264]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800832e:	68db      	ldr	r3, [r3, #12]
 8008330:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6a1b      	ldr	r3, [r3, #32]
 8008338:	061b      	lsls	r3, r3, #24
 800833a:	493f      	ldr	r1, [pc, #252]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800833c:	4313      	orrs	r3, r2
 800833e:	60cb      	str	r3, [r1, #12]
 8008340:	e018      	b.n	8008374 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008342:	4b3d      	ldr	r3, [pc, #244]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	4a3c      	ldr	r2, [pc, #240]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008348:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800834c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800834e:	f7fa faef 	bl	8002930 <HAL_GetTick>
 8008352:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008354:	e008      	b.n	8008368 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008356:	f7fa faeb 	bl	8002930 <HAL_GetTick>
 800835a:	4602      	mov	r2, r0
 800835c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800835e:	1ad3      	subs	r3, r2, r3
 8008360:	2b02      	cmp	r3, #2
 8008362:	d901      	bls.n	8008368 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008364:	2303      	movs	r3, #3
 8008366:	e23d      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008368:	4b33      	ldr	r3, [pc, #204]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008370:	2b00      	cmp	r3, #0
 8008372:	d1f0      	bne.n	8008356 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f003 0308 	and.w	r3, r3, #8
 800837c:	2b00      	cmp	r3, #0
 800837e:	d036      	beq.n	80083ee <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	695b      	ldr	r3, [r3, #20]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d019      	beq.n	80083bc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008388:	4b2b      	ldr	r3, [pc, #172]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800838a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800838c:	4a2a      	ldr	r2, [pc, #168]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800838e:	f043 0301 	orr.w	r3, r3, #1
 8008392:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008394:	f7fa facc 	bl	8002930 <HAL_GetTick>
 8008398:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800839a:	e008      	b.n	80083ae <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800839c:	f7fa fac8 	bl	8002930 <HAL_GetTick>
 80083a0:	4602      	mov	r2, r0
 80083a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a4:	1ad3      	subs	r3, r2, r3
 80083a6:	2b02      	cmp	r3, #2
 80083a8:	d901      	bls.n	80083ae <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80083aa:	2303      	movs	r3, #3
 80083ac:	e21a      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80083ae:	4b22      	ldr	r3, [pc, #136]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80083b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083b2:	f003 0302 	and.w	r3, r3, #2
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d0f0      	beq.n	800839c <HAL_RCC_OscConfig+0x45c>
 80083ba:	e018      	b.n	80083ee <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083bc:	4b1e      	ldr	r3, [pc, #120]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80083be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083c0:	4a1d      	ldr	r2, [pc, #116]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80083c2:	f023 0301 	bic.w	r3, r3, #1
 80083c6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083c8:	f7fa fab2 	bl	8002930 <HAL_GetTick>
 80083cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80083ce:	e008      	b.n	80083e2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80083d0:	f7fa faae 	bl	8002930 <HAL_GetTick>
 80083d4:	4602      	mov	r2, r0
 80083d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d8:	1ad3      	subs	r3, r2, r3
 80083da:	2b02      	cmp	r3, #2
 80083dc:	d901      	bls.n	80083e2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80083de:	2303      	movs	r3, #3
 80083e0:	e200      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80083e2:	4b15      	ldr	r3, [pc, #84]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80083e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083e6:	f003 0302 	and.w	r3, r3, #2
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d1f0      	bne.n	80083d0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f003 0320 	and.w	r3, r3, #32
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d039      	beq.n	800846e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	699b      	ldr	r3, [r3, #24]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d01c      	beq.n	800843c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008402:	4b0d      	ldr	r3, [pc, #52]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a0c      	ldr	r2, [pc, #48]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008408:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800840c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800840e:	f7fa fa8f 	bl	8002930 <HAL_GetTick>
 8008412:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008414:	e008      	b.n	8008428 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008416:	f7fa fa8b 	bl	8002930 <HAL_GetTick>
 800841a:	4602      	mov	r2, r0
 800841c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800841e:	1ad3      	subs	r3, r2, r3
 8008420:	2b02      	cmp	r3, #2
 8008422:	d901      	bls.n	8008428 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8008424:	2303      	movs	r3, #3
 8008426:	e1dd      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008428:	4b03      	ldr	r3, [pc, #12]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008430:	2b00      	cmp	r3, #0
 8008432:	d0f0      	beq.n	8008416 <HAL_RCC_OscConfig+0x4d6>
 8008434:	e01b      	b.n	800846e <HAL_RCC_OscConfig+0x52e>
 8008436:	bf00      	nop
 8008438:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800843c:	4b9b      	ldr	r3, [pc, #620]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a9a      	ldr	r2, [pc, #616]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008442:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008446:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008448:	f7fa fa72 	bl	8002930 <HAL_GetTick>
 800844c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800844e:	e008      	b.n	8008462 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008450:	f7fa fa6e 	bl	8002930 <HAL_GetTick>
 8008454:	4602      	mov	r2, r0
 8008456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008458:	1ad3      	subs	r3, r2, r3
 800845a:	2b02      	cmp	r3, #2
 800845c:	d901      	bls.n	8008462 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800845e:	2303      	movs	r3, #3
 8008460:	e1c0      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008462:	4b92      	ldr	r3, [pc, #584]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800846a:	2b00      	cmp	r3, #0
 800846c:	d1f0      	bne.n	8008450 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f003 0304 	and.w	r3, r3, #4
 8008476:	2b00      	cmp	r3, #0
 8008478:	f000 8081 	beq.w	800857e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800847c:	4b8c      	ldr	r3, [pc, #560]	@ (80086b0 <HAL_RCC_OscConfig+0x770>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a8b      	ldr	r2, [pc, #556]	@ (80086b0 <HAL_RCC_OscConfig+0x770>)
 8008482:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008486:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008488:	f7fa fa52 	bl	8002930 <HAL_GetTick>
 800848c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800848e:	e008      	b.n	80084a2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008490:	f7fa fa4e 	bl	8002930 <HAL_GetTick>
 8008494:	4602      	mov	r2, r0
 8008496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008498:	1ad3      	subs	r3, r2, r3
 800849a:	2b64      	cmp	r3, #100	@ 0x64
 800849c:	d901      	bls.n	80084a2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800849e:	2303      	movs	r3, #3
 80084a0:	e1a0      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80084a2:	4b83      	ldr	r3, [pc, #524]	@ (80086b0 <HAL_RCC_OscConfig+0x770>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d0f0      	beq.n	8008490 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	689b      	ldr	r3, [r3, #8]
 80084b2:	2b01      	cmp	r3, #1
 80084b4:	d106      	bne.n	80084c4 <HAL_RCC_OscConfig+0x584>
 80084b6:	4b7d      	ldr	r3, [pc, #500]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084ba:	4a7c      	ldr	r2, [pc, #496]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084bc:	f043 0301 	orr.w	r3, r3, #1
 80084c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80084c2:	e02d      	b.n	8008520 <HAL_RCC_OscConfig+0x5e0>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	689b      	ldr	r3, [r3, #8]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d10c      	bne.n	80084e6 <HAL_RCC_OscConfig+0x5a6>
 80084cc:	4b77      	ldr	r3, [pc, #476]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084d0:	4a76      	ldr	r2, [pc, #472]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084d2:	f023 0301 	bic.w	r3, r3, #1
 80084d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80084d8:	4b74      	ldr	r3, [pc, #464]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084dc:	4a73      	ldr	r2, [pc, #460]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084de:	f023 0304 	bic.w	r3, r3, #4
 80084e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80084e4:	e01c      	b.n	8008520 <HAL_RCC_OscConfig+0x5e0>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	689b      	ldr	r3, [r3, #8]
 80084ea:	2b05      	cmp	r3, #5
 80084ec:	d10c      	bne.n	8008508 <HAL_RCC_OscConfig+0x5c8>
 80084ee:	4b6f      	ldr	r3, [pc, #444]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084f2:	4a6e      	ldr	r2, [pc, #440]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084f4:	f043 0304 	orr.w	r3, r3, #4
 80084f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80084fa:	4b6c      	ldr	r3, [pc, #432]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084fe:	4a6b      	ldr	r2, [pc, #428]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008500:	f043 0301 	orr.w	r3, r3, #1
 8008504:	6713      	str	r3, [r2, #112]	@ 0x70
 8008506:	e00b      	b.n	8008520 <HAL_RCC_OscConfig+0x5e0>
 8008508:	4b68      	ldr	r3, [pc, #416]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800850a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800850c:	4a67      	ldr	r2, [pc, #412]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800850e:	f023 0301 	bic.w	r3, r3, #1
 8008512:	6713      	str	r3, [r2, #112]	@ 0x70
 8008514:	4b65      	ldr	r3, [pc, #404]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008516:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008518:	4a64      	ldr	r2, [pc, #400]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800851a:	f023 0304 	bic.w	r3, r3, #4
 800851e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	689b      	ldr	r3, [r3, #8]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d015      	beq.n	8008554 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008528:	f7fa fa02 	bl	8002930 <HAL_GetTick>
 800852c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800852e:	e00a      	b.n	8008546 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008530:	f7fa f9fe 	bl	8002930 <HAL_GetTick>
 8008534:	4602      	mov	r2, r0
 8008536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008538:	1ad3      	subs	r3, r2, r3
 800853a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800853e:	4293      	cmp	r3, r2
 8008540:	d901      	bls.n	8008546 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8008542:	2303      	movs	r3, #3
 8008544:	e14e      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008546:	4b59      	ldr	r3, [pc, #356]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800854a:	f003 0302 	and.w	r3, r3, #2
 800854e:	2b00      	cmp	r3, #0
 8008550:	d0ee      	beq.n	8008530 <HAL_RCC_OscConfig+0x5f0>
 8008552:	e014      	b.n	800857e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008554:	f7fa f9ec 	bl	8002930 <HAL_GetTick>
 8008558:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800855a:	e00a      	b.n	8008572 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800855c:	f7fa f9e8 	bl	8002930 <HAL_GetTick>
 8008560:	4602      	mov	r2, r0
 8008562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008564:	1ad3      	subs	r3, r2, r3
 8008566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800856a:	4293      	cmp	r3, r2
 800856c:	d901      	bls.n	8008572 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800856e:	2303      	movs	r3, #3
 8008570:	e138      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008572:	4b4e      	ldr	r3, [pc, #312]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008576:	f003 0302 	and.w	r3, r3, #2
 800857a:	2b00      	cmp	r3, #0
 800857c:	d1ee      	bne.n	800855c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008582:	2b00      	cmp	r3, #0
 8008584:	f000 812d 	beq.w	80087e2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008588:	4b48      	ldr	r3, [pc, #288]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800858a:	691b      	ldr	r3, [r3, #16]
 800858c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008590:	2b18      	cmp	r3, #24
 8008592:	f000 80bd 	beq.w	8008710 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800859a:	2b02      	cmp	r3, #2
 800859c:	f040 809e 	bne.w	80086dc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80085a0:	4b42      	ldr	r3, [pc, #264]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	4a41      	ldr	r2, [pc, #260]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80085a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80085aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085ac:	f7fa f9c0 	bl	8002930 <HAL_GetTick>
 80085b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80085b2:	e008      	b.n	80085c6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80085b4:	f7fa f9bc 	bl	8002930 <HAL_GetTick>
 80085b8:	4602      	mov	r2, r0
 80085ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085bc:	1ad3      	subs	r3, r2, r3
 80085be:	2b02      	cmp	r3, #2
 80085c0:	d901      	bls.n	80085c6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80085c2:	2303      	movs	r3, #3
 80085c4:	e10e      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80085c6:	4b39      	ldr	r3, [pc, #228]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d1f0      	bne.n	80085b4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80085d2:	4b36      	ldr	r3, [pc, #216]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80085d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80085d6:	4b37      	ldr	r3, [pc, #220]	@ (80086b4 <HAL_RCC_OscConfig+0x774>)
 80085d8:	4013      	ands	r3, r2
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80085e2:	0112      	lsls	r2, r2, #4
 80085e4:	430a      	orrs	r2, r1
 80085e6:	4931      	ldr	r1, [pc, #196]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80085e8:	4313      	orrs	r3, r2
 80085ea:	628b      	str	r3, [r1, #40]	@ 0x28
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085f0:	3b01      	subs	r3, #1
 80085f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085fa:	3b01      	subs	r3, #1
 80085fc:	025b      	lsls	r3, r3, #9
 80085fe:	b29b      	uxth	r3, r3
 8008600:	431a      	orrs	r2, r3
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008606:	3b01      	subs	r3, #1
 8008608:	041b      	lsls	r3, r3, #16
 800860a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800860e:	431a      	orrs	r2, r3
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008614:	3b01      	subs	r3, #1
 8008616:	061b      	lsls	r3, r3, #24
 8008618:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800861c:	4923      	ldr	r1, [pc, #140]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800861e:	4313      	orrs	r3, r2
 8008620:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8008622:	4b22      	ldr	r3, [pc, #136]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008626:	4a21      	ldr	r2, [pc, #132]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008628:	f023 0301 	bic.w	r3, r3, #1
 800862c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800862e:	4b1f      	ldr	r3, [pc, #124]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008630:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008632:	4b21      	ldr	r3, [pc, #132]	@ (80086b8 <HAL_RCC_OscConfig+0x778>)
 8008634:	4013      	ands	r3, r2
 8008636:	687a      	ldr	r2, [r7, #4]
 8008638:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800863a:	00d2      	lsls	r2, r2, #3
 800863c:	491b      	ldr	r1, [pc, #108]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800863e:	4313      	orrs	r3, r2
 8008640:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008642:	4b1a      	ldr	r3, [pc, #104]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008646:	f023 020c 	bic.w	r2, r3, #12
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800864e:	4917      	ldr	r1, [pc, #92]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008650:	4313      	orrs	r3, r2
 8008652:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008654:	4b15      	ldr	r3, [pc, #84]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008658:	f023 0202 	bic.w	r2, r3, #2
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008660:	4912      	ldr	r1, [pc, #72]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008662:	4313      	orrs	r3, r2
 8008664:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008666:	4b11      	ldr	r3, [pc, #68]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800866a:	4a10      	ldr	r2, [pc, #64]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800866c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008670:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008672:	4b0e      	ldr	r3, [pc, #56]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008676:	4a0d      	ldr	r2, [pc, #52]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008678:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800867c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800867e:	4b0b      	ldr	r3, [pc, #44]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008682:	4a0a      	ldr	r2, [pc, #40]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008684:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008688:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800868a:	4b08      	ldr	r3, [pc, #32]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800868c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800868e:	4a07      	ldr	r2, [pc, #28]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008690:	f043 0301 	orr.w	r3, r3, #1
 8008694:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008696:	4b05      	ldr	r3, [pc, #20]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a04      	ldr	r2, [pc, #16]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800869c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80086a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086a2:	f7fa f945 	bl	8002930 <HAL_GetTick>
 80086a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80086a8:	e011      	b.n	80086ce <HAL_RCC_OscConfig+0x78e>
 80086aa:	bf00      	nop
 80086ac:	58024400 	.word	0x58024400
 80086b0:	58024800 	.word	0x58024800
 80086b4:	fffffc0c 	.word	0xfffffc0c
 80086b8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086bc:	f7fa f938 	bl	8002930 <HAL_GetTick>
 80086c0:	4602      	mov	r2, r0
 80086c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c4:	1ad3      	subs	r3, r2, r3
 80086c6:	2b02      	cmp	r3, #2
 80086c8:	d901      	bls.n	80086ce <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80086ca:	2303      	movs	r3, #3
 80086cc:	e08a      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80086ce:	4b47      	ldr	r3, [pc, #284]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d0f0      	beq.n	80086bc <HAL_RCC_OscConfig+0x77c>
 80086da:	e082      	b.n	80087e2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80086dc:	4b43      	ldr	r3, [pc, #268]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a42      	ldr	r2, [pc, #264]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80086e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80086e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086e8:	f7fa f922 	bl	8002930 <HAL_GetTick>
 80086ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80086ee:	e008      	b.n	8008702 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086f0:	f7fa f91e 	bl	8002930 <HAL_GetTick>
 80086f4:	4602      	mov	r2, r0
 80086f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f8:	1ad3      	subs	r3, r2, r3
 80086fa:	2b02      	cmp	r3, #2
 80086fc:	d901      	bls.n	8008702 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80086fe:	2303      	movs	r3, #3
 8008700:	e070      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008702:	4b3a      	ldr	r3, [pc, #232]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800870a:	2b00      	cmp	r3, #0
 800870c:	d1f0      	bne.n	80086f0 <HAL_RCC_OscConfig+0x7b0>
 800870e:	e068      	b.n	80087e2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008710:	4b36      	ldr	r3, [pc, #216]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 8008712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008714:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008716:	4b35      	ldr	r3, [pc, #212]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 8008718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800871a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008720:	2b01      	cmp	r3, #1
 8008722:	d031      	beq.n	8008788 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	f003 0203 	and.w	r2, r3, #3
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800872e:	429a      	cmp	r2, r3
 8008730:	d12a      	bne.n	8008788 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	091b      	lsrs	r3, r3, #4
 8008736:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800873e:	429a      	cmp	r2, r3
 8008740:	d122      	bne.n	8008788 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800874c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800874e:	429a      	cmp	r2, r3
 8008750:	d11a      	bne.n	8008788 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	0a5b      	lsrs	r3, r3, #9
 8008756:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800875e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008760:	429a      	cmp	r2, r3
 8008762:	d111      	bne.n	8008788 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	0c1b      	lsrs	r3, r3, #16
 8008768:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008770:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008772:	429a      	cmp	r2, r3
 8008774:	d108      	bne.n	8008788 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	0e1b      	lsrs	r3, r3, #24
 800877a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008782:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008784:	429a      	cmp	r2, r3
 8008786:	d001      	beq.n	800878c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008788:	2301      	movs	r3, #1
 800878a:	e02b      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800878c:	4b17      	ldr	r3, [pc, #92]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 800878e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008790:	08db      	lsrs	r3, r3, #3
 8008792:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008796:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800879c:	693a      	ldr	r2, [r7, #16]
 800879e:	429a      	cmp	r2, r3
 80087a0:	d01f      	beq.n	80087e2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80087a2:	4b12      	ldr	r3, [pc, #72]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80087a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087a6:	4a11      	ldr	r2, [pc, #68]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80087a8:	f023 0301 	bic.w	r3, r3, #1
 80087ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80087ae:	f7fa f8bf 	bl	8002930 <HAL_GetTick>
 80087b2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80087b4:	bf00      	nop
 80087b6:	f7fa f8bb 	bl	8002930 <HAL_GetTick>
 80087ba:	4602      	mov	r2, r0
 80087bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087be:	4293      	cmp	r3, r2
 80087c0:	d0f9      	beq.n	80087b6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80087c2:	4b0a      	ldr	r3, [pc, #40]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80087c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80087c6:	4b0a      	ldr	r3, [pc, #40]	@ (80087f0 <HAL_RCC_OscConfig+0x8b0>)
 80087c8:	4013      	ands	r3, r2
 80087ca:	687a      	ldr	r2, [r7, #4]
 80087cc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80087ce:	00d2      	lsls	r2, r2, #3
 80087d0:	4906      	ldr	r1, [pc, #24]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80087d2:	4313      	orrs	r3, r2
 80087d4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80087d6:	4b05      	ldr	r3, [pc, #20]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80087d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087da:	4a04      	ldr	r2, [pc, #16]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80087dc:	f043 0301 	orr.w	r3, r3, #1
 80087e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80087e2:	2300      	movs	r3, #0
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3730      	adds	r7, #48	@ 0x30
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}
 80087ec:	58024400 	.word	0x58024400
 80087f0:	ffff0007 	.word	0xffff0007

080087f4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b086      	sub	sp, #24
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
 80087fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d101      	bne.n	8008808 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	e19c      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008808:	4b8a      	ldr	r3, [pc, #552]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f003 030f 	and.w	r3, r3, #15
 8008810:	683a      	ldr	r2, [r7, #0]
 8008812:	429a      	cmp	r2, r3
 8008814:	d910      	bls.n	8008838 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008816:	4b87      	ldr	r3, [pc, #540]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f023 020f 	bic.w	r2, r3, #15
 800881e:	4985      	ldr	r1, [pc, #532]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	4313      	orrs	r3, r2
 8008824:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008826:	4b83      	ldr	r3, [pc, #524]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f003 030f 	and.w	r3, r3, #15
 800882e:	683a      	ldr	r2, [r7, #0]
 8008830:	429a      	cmp	r2, r3
 8008832:	d001      	beq.n	8008838 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008834:	2301      	movs	r3, #1
 8008836:	e184      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f003 0304 	and.w	r3, r3, #4
 8008840:	2b00      	cmp	r3, #0
 8008842:	d010      	beq.n	8008866 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	691a      	ldr	r2, [r3, #16]
 8008848:	4b7b      	ldr	r3, [pc, #492]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 800884a:	699b      	ldr	r3, [r3, #24]
 800884c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008850:	429a      	cmp	r2, r3
 8008852:	d908      	bls.n	8008866 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008854:	4b78      	ldr	r3, [pc, #480]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008856:	699b      	ldr	r3, [r3, #24]
 8008858:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	691b      	ldr	r3, [r3, #16]
 8008860:	4975      	ldr	r1, [pc, #468]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008862:	4313      	orrs	r3, r2
 8008864:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f003 0308 	and.w	r3, r3, #8
 800886e:	2b00      	cmp	r3, #0
 8008870:	d010      	beq.n	8008894 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	695a      	ldr	r2, [r3, #20]
 8008876:	4b70      	ldr	r3, [pc, #448]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008878:	69db      	ldr	r3, [r3, #28]
 800887a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800887e:	429a      	cmp	r2, r3
 8008880:	d908      	bls.n	8008894 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008882:	4b6d      	ldr	r3, [pc, #436]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008884:	69db      	ldr	r3, [r3, #28]
 8008886:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	695b      	ldr	r3, [r3, #20]
 800888e:	496a      	ldr	r1, [pc, #424]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008890:	4313      	orrs	r3, r2
 8008892:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f003 0310 	and.w	r3, r3, #16
 800889c:	2b00      	cmp	r3, #0
 800889e:	d010      	beq.n	80088c2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	699a      	ldr	r2, [r3, #24]
 80088a4:	4b64      	ldr	r3, [pc, #400]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80088a6:	69db      	ldr	r3, [r3, #28]
 80088a8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80088ac:	429a      	cmp	r2, r3
 80088ae:	d908      	bls.n	80088c2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80088b0:	4b61      	ldr	r3, [pc, #388]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80088b2:	69db      	ldr	r3, [r3, #28]
 80088b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	699b      	ldr	r3, [r3, #24]
 80088bc:	495e      	ldr	r1, [pc, #376]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80088be:	4313      	orrs	r3, r2
 80088c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f003 0320 	and.w	r3, r3, #32
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d010      	beq.n	80088f0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	69da      	ldr	r2, [r3, #28]
 80088d2:	4b59      	ldr	r3, [pc, #356]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80088d4:	6a1b      	ldr	r3, [r3, #32]
 80088d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80088da:	429a      	cmp	r2, r3
 80088dc:	d908      	bls.n	80088f0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80088de:	4b56      	ldr	r3, [pc, #344]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80088e0:	6a1b      	ldr	r3, [r3, #32]
 80088e2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	69db      	ldr	r3, [r3, #28]
 80088ea:	4953      	ldr	r1, [pc, #332]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80088ec:	4313      	orrs	r3, r2
 80088ee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f003 0302 	and.w	r3, r3, #2
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d010      	beq.n	800891e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	68da      	ldr	r2, [r3, #12]
 8008900:	4b4d      	ldr	r3, [pc, #308]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008902:	699b      	ldr	r3, [r3, #24]
 8008904:	f003 030f 	and.w	r3, r3, #15
 8008908:	429a      	cmp	r2, r3
 800890a:	d908      	bls.n	800891e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800890c:	4b4a      	ldr	r3, [pc, #296]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 800890e:	699b      	ldr	r3, [r3, #24]
 8008910:	f023 020f 	bic.w	r2, r3, #15
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	68db      	ldr	r3, [r3, #12]
 8008918:	4947      	ldr	r1, [pc, #284]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 800891a:	4313      	orrs	r3, r2
 800891c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f003 0301 	and.w	r3, r3, #1
 8008926:	2b00      	cmp	r3, #0
 8008928:	d055      	beq.n	80089d6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800892a:	4b43      	ldr	r3, [pc, #268]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 800892c:	699b      	ldr	r3, [r3, #24]
 800892e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	689b      	ldr	r3, [r3, #8]
 8008936:	4940      	ldr	r1, [pc, #256]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008938:	4313      	orrs	r3, r2
 800893a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	685b      	ldr	r3, [r3, #4]
 8008940:	2b02      	cmp	r3, #2
 8008942:	d107      	bne.n	8008954 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008944:	4b3c      	ldr	r3, [pc, #240]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800894c:	2b00      	cmp	r3, #0
 800894e:	d121      	bne.n	8008994 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008950:	2301      	movs	r3, #1
 8008952:	e0f6      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	685b      	ldr	r3, [r3, #4]
 8008958:	2b03      	cmp	r3, #3
 800895a:	d107      	bne.n	800896c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800895c:	4b36      	ldr	r3, [pc, #216]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008964:	2b00      	cmp	r3, #0
 8008966:	d115      	bne.n	8008994 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008968:	2301      	movs	r3, #1
 800896a:	e0ea      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	2b01      	cmp	r3, #1
 8008972:	d107      	bne.n	8008984 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008974:	4b30      	ldr	r3, [pc, #192]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800897c:	2b00      	cmp	r3, #0
 800897e:	d109      	bne.n	8008994 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008980:	2301      	movs	r3, #1
 8008982:	e0de      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008984:	4b2c      	ldr	r3, [pc, #176]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f003 0304 	and.w	r3, r3, #4
 800898c:	2b00      	cmp	r3, #0
 800898e:	d101      	bne.n	8008994 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008990:	2301      	movs	r3, #1
 8008992:	e0d6      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008994:	4b28      	ldr	r3, [pc, #160]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008996:	691b      	ldr	r3, [r3, #16]
 8008998:	f023 0207 	bic.w	r2, r3, #7
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	685b      	ldr	r3, [r3, #4]
 80089a0:	4925      	ldr	r1, [pc, #148]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80089a2:	4313      	orrs	r3, r2
 80089a4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80089a6:	f7f9 ffc3 	bl	8002930 <HAL_GetTick>
 80089aa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089ac:	e00a      	b.n	80089c4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80089ae:	f7f9 ffbf 	bl	8002930 <HAL_GetTick>
 80089b2:	4602      	mov	r2, r0
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	1ad3      	subs	r3, r2, r3
 80089b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80089bc:	4293      	cmp	r3, r2
 80089be:	d901      	bls.n	80089c4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80089c0:	2303      	movs	r3, #3
 80089c2:	e0be      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089c4:	4b1c      	ldr	r3, [pc, #112]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80089c6:	691b      	ldr	r3, [r3, #16]
 80089c8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	685b      	ldr	r3, [r3, #4]
 80089d0:	00db      	lsls	r3, r3, #3
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d1eb      	bne.n	80089ae <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f003 0302 	and.w	r3, r3, #2
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d010      	beq.n	8008a04 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	68da      	ldr	r2, [r3, #12]
 80089e6:	4b14      	ldr	r3, [pc, #80]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80089e8:	699b      	ldr	r3, [r3, #24]
 80089ea:	f003 030f 	and.w	r3, r3, #15
 80089ee:	429a      	cmp	r2, r3
 80089f0:	d208      	bcs.n	8008a04 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80089f2:	4b11      	ldr	r3, [pc, #68]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80089f4:	699b      	ldr	r3, [r3, #24]
 80089f6:	f023 020f 	bic.w	r2, r3, #15
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	68db      	ldr	r3, [r3, #12]
 80089fe:	490e      	ldr	r1, [pc, #56]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008a00:	4313      	orrs	r3, r2
 8008a02:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008a04:	4b0b      	ldr	r3, [pc, #44]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f003 030f 	and.w	r3, r3, #15
 8008a0c:	683a      	ldr	r2, [r7, #0]
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d214      	bcs.n	8008a3c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a12:	4b08      	ldr	r3, [pc, #32]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f023 020f 	bic.w	r2, r3, #15
 8008a1a:	4906      	ldr	r1, [pc, #24]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a22:	4b04      	ldr	r3, [pc, #16]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f003 030f 	and.w	r3, r3, #15
 8008a2a:	683a      	ldr	r2, [r7, #0]
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	d005      	beq.n	8008a3c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008a30:	2301      	movs	r3, #1
 8008a32:	e086      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>
 8008a34:	52002000 	.word	0x52002000
 8008a38:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f003 0304 	and.w	r3, r3, #4
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d010      	beq.n	8008a6a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	691a      	ldr	r2, [r3, #16]
 8008a4c:	4b3f      	ldr	r3, [pc, #252]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008a4e:	699b      	ldr	r3, [r3, #24]
 8008a50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d208      	bcs.n	8008a6a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008a58:	4b3c      	ldr	r3, [pc, #240]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008a5a:	699b      	ldr	r3, [r3, #24]
 8008a5c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	691b      	ldr	r3, [r3, #16]
 8008a64:	4939      	ldr	r1, [pc, #228]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008a66:	4313      	orrs	r3, r2
 8008a68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f003 0308 	and.w	r3, r3, #8
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d010      	beq.n	8008a98 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	695a      	ldr	r2, [r3, #20]
 8008a7a:	4b34      	ldr	r3, [pc, #208]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008a7c:	69db      	ldr	r3, [r3, #28]
 8008a7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d208      	bcs.n	8008a98 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008a86:	4b31      	ldr	r3, [pc, #196]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008a88:	69db      	ldr	r3, [r3, #28]
 8008a8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	695b      	ldr	r3, [r3, #20]
 8008a92:	492e      	ldr	r1, [pc, #184]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008a94:	4313      	orrs	r3, r2
 8008a96:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f003 0310 	and.w	r3, r3, #16
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d010      	beq.n	8008ac6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	699a      	ldr	r2, [r3, #24]
 8008aa8:	4b28      	ldr	r3, [pc, #160]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008aaa:	69db      	ldr	r3, [r3, #28]
 8008aac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008ab0:	429a      	cmp	r2, r3
 8008ab2:	d208      	bcs.n	8008ac6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008ab4:	4b25      	ldr	r3, [pc, #148]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008ab6:	69db      	ldr	r3, [r3, #28]
 8008ab8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	699b      	ldr	r3, [r3, #24]
 8008ac0:	4922      	ldr	r1, [pc, #136]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f003 0320 	and.w	r3, r3, #32
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d010      	beq.n	8008af4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	69da      	ldr	r2, [r3, #28]
 8008ad6:	4b1d      	ldr	r3, [pc, #116]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008ad8:	6a1b      	ldr	r3, [r3, #32]
 8008ada:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d208      	bcs.n	8008af4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008ae2:	4b1a      	ldr	r3, [pc, #104]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008ae4:	6a1b      	ldr	r3, [r3, #32]
 8008ae6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	69db      	ldr	r3, [r3, #28]
 8008aee:	4917      	ldr	r1, [pc, #92]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008af0:	4313      	orrs	r3, r2
 8008af2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008af4:	f000 f834 	bl	8008b60 <HAL_RCC_GetSysClockFreq>
 8008af8:	4602      	mov	r2, r0
 8008afa:	4b14      	ldr	r3, [pc, #80]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008afc:	699b      	ldr	r3, [r3, #24]
 8008afe:	0a1b      	lsrs	r3, r3, #8
 8008b00:	f003 030f 	and.w	r3, r3, #15
 8008b04:	4912      	ldr	r1, [pc, #72]	@ (8008b50 <HAL_RCC_ClockConfig+0x35c>)
 8008b06:	5ccb      	ldrb	r3, [r1, r3]
 8008b08:	f003 031f 	and.w	r3, r3, #31
 8008b0c:	fa22 f303 	lsr.w	r3, r2, r3
 8008b10:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008b12:	4b0e      	ldr	r3, [pc, #56]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008b14:	699b      	ldr	r3, [r3, #24]
 8008b16:	f003 030f 	and.w	r3, r3, #15
 8008b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8008b50 <HAL_RCC_ClockConfig+0x35c>)
 8008b1c:	5cd3      	ldrb	r3, [r2, r3]
 8008b1e:	f003 031f 	and.w	r3, r3, #31
 8008b22:	693a      	ldr	r2, [r7, #16]
 8008b24:	fa22 f303 	lsr.w	r3, r2, r3
 8008b28:	4a0a      	ldr	r2, [pc, #40]	@ (8008b54 <HAL_RCC_ClockConfig+0x360>)
 8008b2a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008b2c:	4a0a      	ldr	r2, [pc, #40]	@ (8008b58 <HAL_RCC_ClockConfig+0x364>)
 8008b2e:	693b      	ldr	r3, [r7, #16]
 8008b30:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008b32:	4b0a      	ldr	r3, [pc, #40]	@ (8008b5c <HAL_RCC_ClockConfig+0x368>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4618      	mov	r0, r3
 8008b38:	f7f9 feb0 	bl	800289c <HAL_InitTick>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008b40:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3718      	adds	r7, #24
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}
 8008b4a:	bf00      	nop
 8008b4c:	58024400 	.word	0x58024400
 8008b50:	08014a88 	.word	0x08014a88
 8008b54:	24000004 	.word	0x24000004
 8008b58:	24000000 	.word	0x24000000
 8008b5c:	24000030 	.word	0x24000030

08008b60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b089      	sub	sp, #36	@ 0x24
 8008b64:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008b66:	4bb3      	ldr	r3, [pc, #716]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b68:	691b      	ldr	r3, [r3, #16]
 8008b6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008b6e:	2b18      	cmp	r3, #24
 8008b70:	f200 8155 	bhi.w	8008e1e <HAL_RCC_GetSysClockFreq+0x2be>
 8008b74:	a201      	add	r2, pc, #4	@ (adr r2, 8008b7c <HAL_RCC_GetSysClockFreq+0x1c>)
 8008b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b7a:	bf00      	nop
 8008b7c:	08008be1 	.word	0x08008be1
 8008b80:	08008e1f 	.word	0x08008e1f
 8008b84:	08008e1f 	.word	0x08008e1f
 8008b88:	08008e1f 	.word	0x08008e1f
 8008b8c:	08008e1f 	.word	0x08008e1f
 8008b90:	08008e1f 	.word	0x08008e1f
 8008b94:	08008e1f 	.word	0x08008e1f
 8008b98:	08008e1f 	.word	0x08008e1f
 8008b9c:	08008c07 	.word	0x08008c07
 8008ba0:	08008e1f 	.word	0x08008e1f
 8008ba4:	08008e1f 	.word	0x08008e1f
 8008ba8:	08008e1f 	.word	0x08008e1f
 8008bac:	08008e1f 	.word	0x08008e1f
 8008bb0:	08008e1f 	.word	0x08008e1f
 8008bb4:	08008e1f 	.word	0x08008e1f
 8008bb8:	08008e1f 	.word	0x08008e1f
 8008bbc:	08008c0d 	.word	0x08008c0d
 8008bc0:	08008e1f 	.word	0x08008e1f
 8008bc4:	08008e1f 	.word	0x08008e1f
 8008bc8:	08008e1f 	.word	0x08008e1f
 8008bcc:	08008e1f 	.word	0x08008e1f
 8008bd0:	08008e1f 	.word	0x08008e1f
 8008bd4:	08008e1f 	.word	0x08008e1f
 8008bd8:	08008e1f 	.word	0x08008e1f
 8008bdc:	08008c13 	.word	0x08008c13
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008be0:	4b94      	ldr	r3, [pc, #592]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f003 0320 	and.w	r3, r3, #32
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d009      	beq.n	8008c00 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008bec:	4b91      	ldr	r3, [pc, #580]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	08db      	lsrs	r3, r3, #3
 8008bf2:	f003 0303 	and.w	r3, r3, #3
 8008bf6:	4a90      	ldr	r2, [pc, #576]	@ (8008e38 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8008bfc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008bfe:	e111      	b.n	8008e24 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008c00:	4b8d      	ldr	r3, [pc, #564]	@ (8008e38 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008c02:	61bb      	str	r3, [r7, #24]
      break;
 8008c04:	e10e      	b.n	8008e24 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008c06:	4b8d      	ldr	r3, [pc, #564]	@ (8008e3c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008c08:	61bb      	str	r3, [r7, #24]
      break;
 8008c0a:	e10b      	b.n	8008e24 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008c0c:	4b8c      	ldr	r3, [pc, #560]	@ (8008e40 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008c0e:	61bb      	str	r3, [r7, #24]
      break;
 8008c10:	e108      	b.n	8008e24 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008c12:	4b88      	ldr	r3, [pc, #544]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c16:	f003 0303 	and.w	r3, r3, #3
 8008c1a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008c1c:	4b85      	ldr	r3, [pc, #532]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c20:	091b      	lsrs	r3, r3, #4
 8008c22:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c26:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008c28:	4b82      	ldr	r3, [pc, #520]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c2c:	f003 0301 	and.w	r3, r3, #1
 8008c30:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008c32:	4b80      	ldr	r3, [pc, #512]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c36:	08db      	lsrs	r3, r3, #3
 8008c38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008c3c:	68fa      	ldr	r2, [r7, #12]
 8008c3e:	fb02 f303 	mul.w	r3, r2, r3
 8008c42:	ee07 3a90 	vmov	s15, r3
 8008c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c4a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	f000 80e1 	beq.w	8008e18 <HAL_RCC_GetSysClockFreq+0x2b8>
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	2b02      	cmp	r3, #2
 8008c5a:	f000 8083 	beq.w	8008d64 <HAL_RCC_GetSysClockFreq+0x204>
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	2b02      	cmp	r3, #2
 8008c62:	f200 80a1 	bhi.w	8008da8 <HAL_RCC_GetSysClockFreq+0x248>
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d003      	beq.n	8008c74 <HAL_RCC_GetSysClockFreq+0x114>
 8008c6c:	697b      	ldr	r3, [r7, #20]
 8008c6e:	2b01      	cmp	r3, #1
 8008c70:	d056      	beq.n	8008d20 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008c72:	e099      	b.n	8008da8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008c74:	4b6f      	ldr	r3, [pc, #444]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	f003 0320 	and.w	r3, r3, #32
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d02d      	beq.n	8008cdc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008c80:	4b6c      	ldr	r3, [pc, #432]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	08db      	lsrs	r3, r3, #3
 8008c86:	f003 0303 	and.w	r3, r3, #3
 8008c8a:	4a6b      	ldr	r2, [pc, #428]	@ (8008e38 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8008c90:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	ee07 3a90 	vmov	s15, r3
 8008c98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c9c:	693b      	ldr	r3, [r7, #16]
 8008c9e:	ee07 3a90 	vmov	s15, r3
 8008ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ca6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008caa:	4b62      	ldr	r3, [pc, #392]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cb2:	ee07 3a90 	vmov	s15, r3
 8008cb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cba:	ed97 6a02 	vldr	s12, [r7, #8]
 8008cbe:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008e44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008cc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008cce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cd6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008cda:	e087      	b.n	8008dec <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	ee07 3a90 	vmov	s15, r3
 8008ce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ce6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008e48 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008cea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cee:	4b51      	ldr	r3, [pc, #324]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cf6:	ee07 3a90 	vmov	s15, r3
 8008cfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cfe:	ed97 6a02 	vldr	s12, [r7, #8]
 8008d02:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008e44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008d06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d1a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008d1e:	e065      	b.n	8008dec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	ee07 3a90 	vmov	s15, r3
 8008d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d2a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008e4c <HAL_RCC_GetSysClockFreq+0x2ec>
 8008d2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d32:	4b40      	ldr	r3, [pc, #256]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d3a:	ee07 3a90 	vmov	s15, r3
 8008d3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d42:	ed97 6a02 	vldr	s12, [r7, #8]
 8008d46:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008e44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008d4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d5e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008d62:	e043      	b.n	8008dec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	ee07 3a90 	vmov	s15, r3
 8008d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d6e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008e50 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008d72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d76:	4b2f      	ldr	r3, [pc, #188]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d7e:	ee07 3a90 	vmov	s15, r3
 8008d82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d86:	ed97 6a02 	vldr	s12, [r7, #8]
 8008d8a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008e44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008d8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008da2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008da6:	e021      	b.n	8008dec <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	ee07 3a90 	vmov	s15, r3
 8008dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008db2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008e4c <HAL_RCC_GetSysClockFreq+0x2ec>
 8008db6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008dba:	4b1e      	ldr	r3, [pc, #120]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dc2:	ee07 3a90 	vmov	s15, r3
 8008dc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008dca:	ed97 6a02 	vldr	s12, [r7, #8]
 8008dce:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008e44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008dd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008dd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008dda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008dde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008de6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008dea:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008dec:	4b11      	ldr	r3, [pc, #68]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008df0:	0a5b      	lsrs	r3, r3, #9
 8008df2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008df6:	3301      	adds	r3, #1
 8008df8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	ee07 3a90 	vmov	s15, r3
 8008e00:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008e04:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e10:	ee17 3a90 	vmov	r3, s15
 8008e14:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008e16:	e005      	b.n	8008e24 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008e18:	2300      	movs	r3, #0
 8008e1a:	61bb      	str	r3, [r7, #24]
      break;
 8008e1c:	e002      	b.n	8008e24 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008e1e:	4b07      	ldr	r3, [pc, #28]	@ (8008e3c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008e20:	61bb      	str	r3, [r7, #24]
      break;
 8008e22:	bf00      	nop
  }

  return sysclockfreq;
 8008e24:	69bb      	ldr	r3, [r7, #24]
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	3724      	adds	r7, #36	@ 0x24
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr
 8008e32:	bf00      	nop
 8008e34:	58024400 	.word	0x58024400
 8008e38:	03d09000 	.word	0x03d09000
 8008e3c:	003d0900 	.word	0x003d0900
 8008e40:	017d7840 	.word	0x017d7840
 8008e44:	46000000 	.word	0x46000000
 8008e48:	4c742400 	.word	0x4c742400
 8008e4c:	4a742400 	.word	0x4a742400
 8008e50:	4bbebc20 	.word	0x4bbebc20

08008e54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b082      	sub	sp, #8
 8008e58:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008e5a:	f7ff fe81 	bl	8008b60 <HAL_RCC_GetSysClockFreq>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	4b10      	ldr	r3, [pc, #64]	@ (8008ea4 <HAL_RCC_GetHCLKFreq+0x50>)
 8008e62:	699b      	ldr	r3, [r3, #24]
 8008e64:	0a1b      	lsrs	r3, r3, #8
 8008e66:	f003 030f 	and.w	r3, r3, #15
 8008e6a:	490f      	ldr	r1, [pc, #60]	@ (8008ea8 <HAL_RCC_GetHCLKFreq+0x54>)
 8008e6c:	5ccb      	ldrb	r3, [r1, r3]
 8008e6e:	f003 031f 	and.w	r3, r3, #31
 8008e72:	fa22 f303 	lsr.w	r3, r2, r3
 8008e76:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008e78:	4b0a      	ldr	r3, [pc, #40]	@ (8008ea4 <HAL_RCC_GetHCLKFreq+0x50>)
 8008e7a:	699b      	ldr	r3, [r3, #24]
 8008e7c:	f003 030f 	and.w	r3, r3, #15
 8008e80:	4a09      	ldr	r2, [pc, #36]	@ (8008ea8 <HAL_RCC_GetHCLKFreq+0x54>)
 8008e82:	5cd3      	ldrb	r3, [r2, r3]
 8008e84:	f003 031f 	and.w	r3, r3, #31
 8008e88:	687a      	ldr	r2, [r7, #4]
 8008e8a:	fa22 f303 	lsr.w	r3, r2, r3
 8008e8e:	4a07      	ldr	r2, [pc, #28]	@ (8008eac <HAL_RCC_GetHCLKFreq+0x58>)
 8008e90:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008e92:	4a07      	ldr	r2, [pc, #28]	@ (8008eb0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008e98:	4b04      	ldr	r3, [pc, #16]	@ (8008eac <HAL_RCC_GetHCLKFreq+0x58>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
}
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	3708      	adds	r7, #8
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd80      	pop	{r7, pc}
 8008ea4:	58024400 	.word	0x58024400
 8008ea8:	08014a88 	.word	0x08014a88
 8008eac:	24000004 	.word	0x24000004
 8008eb0:	24000000 	.word	0x24000000

08008eb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008eb8:	f7ff ffcc 	bl	8008e54 <HAL_RCC_GetHCLKFreq>
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	4b06      	ldr	r3, [pc, #24]	@ (8008ed8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008ec0:	69db      	ldr	r3, [r3, #28]
 8008ec2:	091b      	lsrs	r3, r3, #4
 8008ec4:	f003 0307 	and.w	r3, r3, #7
 8008ec8:	4904      	ldr	r1, [pc, #16]	@ (8008edc <HAL_RCC_GetPCLK1Freq+0x28>)
 8008eca:	5ccb      	ldrb	r3, [r1, r3]
 8008ecc:	f003 031f 	and.w	r3, r3, #31
 8008ed0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	bd80      	pop	{r7, pc}
 8008ed8:	58024400 	.word	0x58024400
 8008edc:	08014a88 	.word	0x08014a88

08008ee0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008ee4:	f7ff ffb6 	bl	8008e54 <HAL_RCC_GetHCLKFreq>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	4b06      	ldr	r3, [pc, #24]	@ (8008f04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008eec:	69db      	ldr	r3, [r3, #28]
 8008eee:	0a1b      	lsrs	r3, r3, #8
 8008ef0:	f003 0307 	and.w	r3, r3, #7
 8008ef4:	4904      	ldr	r1, [pc, #16]	@ (8008f08 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008ef6:	5ccb      	ldrb	r3, [r1, r3]
 8008ef8:	f003 031f 	and.w	r3, r3, #31
 8008efc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008f00:	4618      	mov	r0, r3
 8008f02:	bd80      	pop	{r7, pc}
 8008f04:	58024400 	.word	0x58024400
 8008f08:	08014a88 	.word	0x08014a88

08008f0c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008f0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f10:	b0ca      	sub	sp, #296	@ 0x128
 8008f12:	af00      	add	r7, sp, #0
 8008f14:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008f18:	2300      	movs	r3, #0
 8008f1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008f1e:	2300      	movs	r3, #0
 8008f20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f2c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008f30:	2500      	movs	r5, #0
 8008f32:	ea54 0305 	orrs.w	r3, r4, r5
 8008f36:	d049      	beq.n	8008fcc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008f3e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008f42:	d02f      	beq.n	8008fa4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008f44:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008f48:	d828      	bhi.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008f4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f4e:	d01a      	beq.n	8008f86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008f50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f54:	d822      	bhi.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d003      	beq.n	8008f62 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008f5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f5e:	d007      	beq.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008f60:	e01c      	b.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f62:	4bb8      	ldr	r3, [pc, #736]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f66:	4ab7      	ldr	r2, [pc, #732]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008f6e:	e01a      	b.n	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f74:	3308      	adds	r3, #8
 8008f76:	2102      	movs	r1, #2
 8008f78:	4618      	mov	r0, r3
 8008f7a:	f002 fb61 	bl	800b640 <RCCEx_PLL2_Config>
 8008f7e:	4603      	mov	r3, r0
 8008f80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008f84:	e00f      	b.n	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f8a:	3328      	adds	r3, #40	@ 0x28
 8008f8c:	2102      	movs	r1, #2
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f002 fc08 	bl	800b7a4 <RCCEx_PLL3_Config>
 8008f94:	4603      	mov	r3, r0
 8008f96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008f9a:	e004      	b.n	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008fa2:	e000      	b.n	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008fa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008fa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d10a      	bne.n	8008fc4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008fae:	4ba5      	ldr	r3, [pc, #660]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008fb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fb2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008fbc:	4aa1      	ldr	r2, [pc, #644]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008fbe:	430b      	orrs	r3, r1
 8008fc0:	6513      	str	r3, [r2, #80]	@ 0x50
 8008fc2:	e003      	b.n	8008fcc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fd4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8008fd8:	f04f 0900 	mov.w	r9, #0
 8008fdc:	ea58 0309 	orrs.w	r3, r8, r9
 8008fe0:	d047      	beq.n	8009072 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fe8:	2b04      	cmp	r3, #4
 8008fea:	d82a      	bhi.n	8009042 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008fec:	a201      	add	r2, pc, #4	@ (adr r2, 8008ff4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ff2:	bf00      	nop
 8008ff4:	08009009 	.word	0x08009009
 8008ff8:	08009017 	.word	0x08009017
 8008ffc:	0800902d 	.word	0x0800902d
 8009000:	0800904b 	.word	0x0800904b
 8009004:	0800904b 	.word	0x0800904b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009008:	4b8e      	ldr	r3, [pc, #568]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800900a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800900c:	4a8d      	ldr	r2, [pc, #564]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800900e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009012:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009014:	e01a      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800901a:	3308      	adds	r3, #8
 800901c:	2100      	movs	r1, #0
 800901e:	4618      	mov	r0, r3
 8009020:	f002 fb0e 	bl	800b640 <RCCEx_PLL2_Config>
 8009024:	4603      	mov	r3, r0
 8009026:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800902a:	e00f      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800902c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009030:	3328      	adds	r3, #40	@ 0x28
 8009032:	2100      	movs	r1, #0
 8009034:	4618      	mov	r0, r3
 8009036:	f002 fbb5 	bl	800b7a4 <RCCEx_PLL3_Config>
 800903a:	4603      	mov	r3, r0
 800903c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009040:	e004      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009042:	2301      	movs	r3, #1
 8009044:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009048:	e000      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800904a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800904c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009050:	2b00      	cmp	r3, #0
 8009052:	d10a      	bne.n	800906a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009054:	4b7b      	ldr	r3, [pc, #492]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009056:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009058:	f023 0107 	bic.w	r1, r3, #7
 800905c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009062:	4a78      	ldr	r2, [pc, #480]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009064:	430b      	orrs	r3, r1
 8009066:	6513      	str	r3, [r2, #80]	@ 0x50
 8009068:	e003      	b.n	8009072 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800906a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800906e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8009072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800907a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800907e:	f04f 0b00 	mov.w	fp, #0
 8009082:	ea5a 030b 	orrs.w	r3, sl, fp
 8009086:	d04c      	beq.n	8009122 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8009088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800908c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800908e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009092:	d030      	beq.n	80090f6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8009094:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009098:	d829      	bhi.n	80090ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800909a:	2bc0      	cmp	r3, #192	@ 0xc0
 800909c:	d02d      	beq.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800909e:	2bc0      	cmp	r3, #192	@ 0xc0
 80090a0:	d825      	bhi.n	80090ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80090a2:	2b80      	cmp	r3, #128	@ 0x80
 80090a4:	d018      	beq.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80090a6:	2b80      	cmp	r3, #128	@ 0x80
 80090a8:	d821      	bhi.n	80090ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d002      	beq.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80090ae:	2b40      	cmp	r3, #64	@ 0x40
 80090b0:	d007      	beq.n	80090c2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80090b2:	e01c      	b.n	80090ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090b4:	4b63      	ldr	r3, [pc, #396]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80090b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090b8:	4a62      	ldr	r2, [pc, #392]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80090ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80090be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80090c0:	e01c      	b.n	80090fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80090c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090c6:	3308      	adds	r3, #8
 80090c8:	2100      	movs	r1, #0
 80090ca:	4618      	mov	r0, r3
 80090cc:	f002 fab8 	bl	800b640 <RCCEx_PLL2_Config>
 80090d0:	4603      	mov	r3, r0
 80090d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80090d6:	e011      	b.n	80090fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80090d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090dc:	3328      	adds	r3, #40	@ 0x28
 80090de:	2100      	movs	r1, #0
 80090e0:	4618      	mov	r0, r3
 80090e2:	f002 fb5f 	bl	800b7a4 <RCCEx_PLL3_Config>
 80090e6:	4603      	mov	r3, r0
 80090e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80090ec:	e006      	b.n	80090fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80090ee:	2301      	movs	r3, #1
 80090f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80090f4:	e002      	b.n	80090fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80090f6:	bf00      	nop
 80090f8:	e000      	b.n	80090fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80090fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80090fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009100:	2b00      	cmp	r3, #0
 8009102:	d10a      	bne.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8009104:	4b4f      	ldr	r3, [pc, #316]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009106:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009108:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800910c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009112:	4a4c      	ldr	r2, [pc, #304]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009114:	430b      	orrs	r3, r1
 8009116:	6513      	str	r3, [r2, #80]	@ 0x50
 8009118:	e003      	b.n	8009122 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800911a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800911e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800912a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800912e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8009132:	2300      	movs	r3, #0
 8009134:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009138:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800913c:	460b      	mov	r3, r1
 800913e:	4313      	orrs	r3, r2
 8009140:	d053      	beq.n	80091ea <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8009142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009146:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800914a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800914e:	d035      	beq.n	80091bc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8009150:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009154:	d82e      	bhi.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009156:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800915a:	d031      	beq.n	80091c0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800915c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009160:	d828      	bhi.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009162:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009166:	d01a      	beq.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009168:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800916c:	d822      	bhi.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800916e:	2b00      	cmp	r3, #0
 8009170:	d003      	beq.n	800917a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8009172:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009176:	d007      	beq.n	8009188 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8009178:	e01c      	b.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800917a:	4b32      	ldr	r3, [pc, #200]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800917c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800917e:	4a31      	ldr	r2, [pc, #196]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009180:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009184:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009186:	e01c      	b.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800918c:	3308      	adds	r3, #8
 800918e:	2100      	movs	r1, #0
 8009190:	4618      	mov	r0, r3
 8009192:	f002 fa55 	bl	800b640 <RCCEx_PLL2_Config>
 8009196:	4603      	mov	r3, r0
 8009198:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800919c:	e011      	b.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800919e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091a2:	3328      	adds	r3, #40	@ 0x28
 80091a4:	2100      	movs	r1, #0
 80091a6:	4618      	mov	r0, r3
 80091a8:	f002 fafc 	bl	800b7a4 <RCCEx_PLL3_Config>
 80091ac:	4603      	mov	r3, r0
 80091ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80091b2:	e006      	b.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80091b4:	2301      	movs	r3, #1
 80091b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80091ba:	e002      	b.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80091bc:	bf00      	nop
 80091be:	e000      	b.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80091c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d10b      	bne.n	80091e2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80091ca:	4b1e      	ldr	r3, [pc, #120]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80091cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091ce:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80091d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80091da:	4a1a      	ldr	r2, [pc, #104]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80091dc:	430b      	orrs	r3, r1
 80091de:	6593      	str	r3, [r2, #88]	@ 0x58
 80091e0:	e003      	b.n	80091ea <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80091ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80091f6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80091fa:	2300      	movs	r3, #0
 80091fc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009200:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8009204:	460b      	mov	r3, r1
 8009206:	4313      	orrs	r3, r2
 8009208:	d056      	beq.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800920a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800920e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009212:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009216:	d038      	beq.n	800928a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009218:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800921c:	d831      	bhi.n	8009282 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800921e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009222:	d034      	beq.n	800928e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8009224:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009228:	d82b      	bhi.n	8009282 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800922a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800922e:	d01d      	beq.n	800926c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009230:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009234:	d825      	bhi.n	8009282 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009236:	2b00      	cmp	r3, #0
 8009238:	d006      	beq.n	8009248 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800923a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800923e:	d00a      	beq.n	8009256 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009240:	e01f      	b.n	8009282 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009242:	bf00      	nop
 8009244:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009248:	4ba2      	ldr	r3, [pc, #648]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800924a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800924c:	4aa1      	ldr	r2, [pc, #644]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800924e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009252:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009254:	e01c      	b.n	8009290 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800925a:	3308      	adds	r3, #8
 800925c:	2100      	movs	r1, #0
 800925e:	4618      	mov	r0, r3
 8009260:	f002 f9ee 	bl	800b640 <RCCEx_PLL2_Config>
 8009264:	4603      	mov	r3, r0
 8009266:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800926a:	e011      	b.n	8009290 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800926c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009270:	3328      	adds	r3, #40	@ 0x28
 8009272:	2100      	movs	r1, #0
 8009274:	4618      	mov	r0, r3
 8009276:	f002 fa95 	bl	800b7a4 <RCCEx_PLL3_Config>
 800927a:	4603      	mov	r3, r0
 800927c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009280:	e006      	b.n	8009290 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009282:	2301      	movs	r3, #1
 8009284:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009288:	e002      	b.n	8009290 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800928a:	bf00      	nop
 800928c:	e000      	b.n	8009290 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800928e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009290:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009294:	2b00      	cmp	r3, #0
 8009296:	d10b      	bne.n	80092b0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009298:	4b8e      	ldr	r3, [pc, #568]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800929a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800929c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80092a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092a4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80092a8:	4a8a      	ldr	r2, [pc, #552]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80092aa:	430b      	orrs	r3, r1
 80092ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80092ae:	e003      	b.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80092b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80092c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80092c8:	2300      	movs	r3, #0
 80092ca:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80092ce:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80092d2:	460b      	mov	r3, r1
 80092d4:	4313      	orrs	r3, r2
 80092d6:	d03a      	beq.n	800934e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80092d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092de:	2b30      	cmp	r3, #48	@ 0x30
 80092e0:	d01f      	beq.n	8009322 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80092e2:	2b30      	cmp	r3, #48	@ 0x30
 80092e4:	d819      	bhi.n	800931a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80092e6:	2b20      	cmp	r3, #32
 80092e8:	d00c      	beq.n	8009304 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80092ea:	2b20      	cmp	r3, #32
 80092ec:	d815      	bhi.n	800931a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d019      	beq.n	8009326 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80092f2:	2b10      	cmp	r3, #16
 80092f4:	d111      	bne.n	800931a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80092f6:	4b77      	ldr	r3, [pc, #476]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80092f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092fa:	4a76      	ldr	r2, [pc, #472]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80092fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009300:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009302:	e011      	b.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009304:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009308:	3308      	adds	r3, #8
 800930a:	2102      	movs	r1, #2
 800930c:	4618      	mov	r0, r3
 800930e:	f002 f997 	bl	800b640 <RCCEx_PLL2_Config>
 8009312:	4603      	mov	r3, r0
 8009314:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009318:	e006      	b.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800931a:	2301      	movs	r3, #1
 800931c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009320:	e002      	b.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009322:	bf00      	nop
 8009324:	e000      	b.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009326:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009328:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800932c:	2b00      	cmp	r3, #0
 800932e:	d10a      	bne.n	8009346 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009330:	4b68      	ldr	r3, [pc, #416]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009332:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009334:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800933c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800933e:	4a65      	ldr	r2, [pc, #404]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009340:	430b      	orrs	r3, r1
 8009342:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009344:	e003      	b.n	800934e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009346:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800934a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800934e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009356:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800935a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800935e:	2300      	movs	r3, #0
 8009360:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009364:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009368:	460b      	mov	r3, r1
 800936a:	4313      	orrs	r3, r2
 800936c:	d051      	beq.n	8009412 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800936e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009374:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009378:	d035      	beq.n	80093e6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800937a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800937e:	d82e      	bhi.n	80093de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009380:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009384:	d031      	beq.n	80093ea <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8009386:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800938a:	d828      	bhi.n	80093de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800938c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009390:	d01a      	beq.n	80093c8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8009392:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009396:	d822      	bhi.n	80093de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009398:	2b00      	cmp	r3, #0
 800939a:	d003      	beq.n	80093a4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800939c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80093a0:	d007      	beq.n	80093b2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80093a2:	e01c      	b.n	80093de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093a4:	4b4b      	ldr	r3, [pc, #300]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a8:	4a4a      	ldr	r2, [pc, #296]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80093ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80093b0:	e01c      	b.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80093b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093b6:	3308      	adds	r3, #8
 80093b8:	2100      	movs	r1, #0
 80093ba:	4618      	mov	r0, r3
 80093bc:	f002 f940 	bl	800b640 <RCCEx_PLL2_Config>
 80093c0:	4603      	mov	r3, r0
 80093c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80093c6:	e011      	b.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80093c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093cc:	3328      	adds	r3, #40	@ 0x28
 80093ce:	2100      	movs	r1, #0
 80093d0:	4618      	mov	r0, r3
 80093d2:	f002 f9e7 	bl	800b7a4 <RCCEx_PLL3_Config>
 80093d6:	4603      	mov	r3, r0
 80093d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80093dc:	e006      	b.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80093de:	2301      	movs	r3, #1
 80093e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80093e4:	e002      	b.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80093e6:	bf00      	nop
 80093e8:	e000      	b.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80093ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d10a      	bne.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80093f4:	4b37      	ldr	r3, [pc, #220]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093f8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80093fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009400:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009402:	4a34      	ldr	r2, [pc, #208]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009404:	430b      	orrs	r3, r1
 8009406:	6513      	str	r3, [r2, #80]	@ 0x50
 8009408:	e003      	b.n	8009412 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800940a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800940e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800941a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800941e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009422:	2300      	movs	r3, #0
 8009424:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009428:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800942c:	460b      	mov	r3, r1
 800942e:	4313      	orrs	r3, r2
 8009430:	d056      	beq.n	80094e0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8009432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009436:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009438:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800943c:	d033      	beq.n	80094a6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800943e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009442:	d82c      	bhi.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009444:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009448:	d02f      	beq.n	80094aa <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800944a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800944e:	d826      	bhi.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009450:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009454:	d02b      	beq.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8009456:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800945a:	d820      	bhi.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800945c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009460:	d012      	beq.n	8009488 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8009462:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009466:	d81a      	bhi.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009468:	2b00      	cmp	r3, #0
 800946a:	d022      	beq.n	80094b2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800946c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009470:	d115      	bne.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009476:	3308      	adds	r3, #8
 8009478:	2101      	movs	r1, #1
 800947a:	4618      	mov	r0, r3
 800947c:	f002 f8e0 	bl	800b640 <RCCEx_PLL2_Config>
 8009480:	4603      	mov	r3, r0
 8009482:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009486:	e015      	b.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009488:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800948c:	3328      	adds	r3, #40	@ 0x28
 800948e:	2101      	movs	r1, #1
 8009490:	4618      	mov	r0, r3
 8009492:	f002 f987 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009496:	4603      	mov	r3, r0
 8009498:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800949c:	e00a      	b.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800949e:	2301      	movs	r3, #1
 80094a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80094a4:	e006      	b.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80094a6:	bf00      	nop
 80094a8:	e004      	b.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80094aa:	bf00      	nop
 80094ac:	e002      	b.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80094ae:	bf00      	nop
 80094b0:	e000      	b.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80094b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80094b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d10d      	bne.n	80094d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80094bc:	4b05      	ldr	r3, [pc, #20]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80094be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094c0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80094c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80094ca:	4a02      	ldr	r2, [pc, #8]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80094cc:	430b      	orrs	r3, r1
 80094ce:	6513      	str	r3, [r2, #80]	@ 0x50
 80094d0:	e006      	b.n	80094e0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80094d2:	bf00      	nop
 80094d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80094e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80094ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80094f0:	2300      	movs	r3, #0
 80094f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80094f6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80094fa:	460b      	mov	r3, r1
 80094fc:	4313      	orrs	r3, r2
 80094fe:	d055      	beq.n	80095ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009504:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009508:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800950c:	d033      	beq.n	8009576 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800950e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009512:	d82c      	bhi.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009514:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009518:	d02f      	beq.n	800957a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800951a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800951e:	d826      	bhi.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009520:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009524:	d02b      	beq.n	800957e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8009526:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800952a:	d820      	bhi.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800952c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009530:	d012      	beq.n	8009558 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8009532:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009536:	d81a      	bhi.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009538:	2b00      	cmp	r3, #0
 800953a:	d022      	beq.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800953c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009540:	d115      	bne.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009546:	3308      	adds	r3, #8
 8009548:	2101      	movs	r1, #1
 800954a:	4618      	mov	r0, r3
 800954c:	f002 f878 	bl	800b640 <RCCEx_PLL2_Config>
 8009550:	4603      	mov	r3, r0
 8009552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009556:	e015      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800955c:	3328      	adds	r3, #40	@ 0x28
 800955e:	2101      	movs	r1, #1
 8009560:	4618      	mov	r0, r3
 8009562:	f002 f91f 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009566:	4603      	mov	r3, r0
 8009568:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800956c:	e00a      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800956e:	2301      	movs	r3, #1
 8009570:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009574:	e006      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009576:	bf00      	nop
 8009578:	e004      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800957a:	bf00      	nop
 800957c:	e002      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800957e:	bf00      	nop
 8009580:	e000      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009582:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009584:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009588:	2b00      	cmp	r3, #0
 800958a:	d10b      	bne.n	80095a4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800958c:	4ba3      	ldr	r3, [pc, #652]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800958e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009590:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009598:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800959c:	4a9f      	ldr	r2, [pc, #636]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800959e:	430b      	orrs	r3, r1
 80095a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80095a2:	e003      	b.n	80095ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80095ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80095b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80095bc:	2300      	movs	r3, #0
 80095be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80095c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80095c6:	460b      	mov	r3, r1
 80095c8:	4313      	orrs	r3, r2
 80095ca:	d037      	beq.n	800963c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80095cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095d6:	d00e      	beq.n	80095f6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80095d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095dc:	d816      	bhi.n	800960c <HAL_RCCEx_PeriphCLKConfig+0x700>
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d018      	beq.n	8009614 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80095e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095e6:	d111      	bne.n	800960c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095e8:	4b8c      	ldr	r3, [pc, #560]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80095ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095ec:	4a8b      	ldr	r2, [pc, #556]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80095ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80095f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80095f4:	e00f      	b.n	8009616 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80095f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095fa:	3308      	adds	r3, #8
 80095fc:	2101      	movs	r1, #1
 80095fe:	4618      	mov	r0, r3
 8009600:	f002 f81e 	bl	800b640 <RCCEx_PLL2_Config>
 8009604:	4603      	mov	r3, r0
 8009606:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800960a:	e004      	b.n	8009616 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800960c:	2301      	movs	r3, #1
 800960e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009612:	e000      	b.n	8009616 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8009614:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800961a:	2b00      	cmp	r3, #0
 800961c:	d10a      	bne.n	8009634 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800961e:	4b7f      	ldr	r3, [pc, #508]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009620:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009622:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800962a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800962c:	4a7b      	ldr	r2, [pc, #492]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800962e:	430b      	orrs	r3, r1
 8009630:	6513      	str	r3, [r2, #80]	@ 0x50
 8009632:	e003      	b.n	800963c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009634:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009638:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800963c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009644:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009648:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800964c:	2300      	movs	r3, #0
 800964e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009652:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009656:	460b      	mov	r3, r1
 8009658:	4313      	orrs	r3, r2
 800965a:	d039      	beq.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800965c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009660:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009662:	2b03      	cmp	r3, #3
 8009664:	d81c      	bhi.n	80096a0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8009666:	a201      	add	r2, pc, #4	@ (adr r2, 800966c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800966c:	080096a9 	.word	0x080096a9
 8009670:	0800967d 	.word	0x0800967d
 8009674:	0800968b 	.word	0x0800968b
 8009678:	080096a9 	.word	0x080096a9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800967c:	4b67      	ldr	r3, [pc, #412]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800967e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009680:	4a66      	ldr	r2, [pc, #408]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009682:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009686:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009688:	e00f      	b.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800968a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800968e:	3308      	adds	r3, #8
 8009690:	2102      	movs	r1, #2
 8009692:	4618      	mov	r0, r3
 8009694:	f001 ffd4 	bl	800b640 <RCCEx_PLL2_Config>
 8009698:	4603      	mov	r3, r0
 800969a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800969e:	e004      	b.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80096a0:	2301      	movs	r3, #1
 80096a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80096a6:	e000      	b.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80096a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d10a      	bne.n	80096c8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80096b2:	4b5a      	ldr	r3, [pc, #360]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096b6:	f023 0103 	bic.w	r1, r3, #3
 80096ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80096c0:	4a56      	ldr	r2, [pc, #344]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096c2:	430b      	orrs	r3, r1
 80096c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80096c6:	e003      	b.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80096d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80096dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80096e0:	2300      	movs	r3, #0
 80096e2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80096e6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80096ea:	460b      	mov	r3, r1
 80096ec:	4313      	orrs	r3, r2
 80096ee:	f000 809f 	beq.w	8009830 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80096f2:	4b4b      	ldr	r3, [pc, #300]	@ (8009820 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	4a4a      	ldr	r2, [pc, #296]	@ (8009820 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80096f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80096fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80096fe:	f7f9 f917 	bl	8002930 <HAL_GetTick>
 8009702:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009706:	e00b      	b.n	8009720 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009708:	f7f9 f912 	bl	8002930 <HAL_GetTick>
 800970c:	4602      	mov	r2, r0
 800970e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009712:	1ad3      	subs	r3, r2, r3
 8009714:	2b64      	cmp	r3, #100	@ 0x64
 8009716:	d903      	bls.n	8009720 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009718:	2303      	movs	r3, #3
 800971a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800971e:	e005      	b.n	800972c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009720:	4b3f      	ldr	r3, [pc, #252]	@ (8009820 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009728:	2b00      	cmp	r3, #0
 800972a:	d0ed      	beq.n	8009708 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800972c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009730:	2b00      	cmp	r3, #0
 8009732:	d179      	bne.n	8009828 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009734:	4b39      	ldr	r3, [pc, #228]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009736:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800973c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009740:	4053      	eors	r3, r2
 8009742:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009746:	2b00      	cmp	r3, #0
 8009748:	d015      	beq.n	8009776 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800974a:	4b34      	ldr	r3, [pc, #208]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800974c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800974e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009752:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009756:	4b31      	ldr	r3, [pc, #196]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009758:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800975a:	4a30      	ldr	r2, [pc, #192]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800975c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009760:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009762:	4b2e      	ldr	r3, [pc, #184]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009766:	4a2d      	ldr	r2, [pc, #180]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009768:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800976c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800976e:	4a2b      	ldr	r2, [pc, #172]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009770:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8009774:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800977a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800977e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009782:	d118      	bne.n	80097b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009784:	f7f9 f8d4 	bl	8002930 <HAL_GetTick>
 8009788:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800978c:	e00d      	b.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800978e:	f7f9 f8cf 	bl	8002930 <HAL_GetTick>
 8009792:	4602      	mov	r2, r0
 8009794:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009798:	1ad2      	subs	r2, r2, r3
 800979a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800979e:	429a      	cmp	r2, r3
 80097a0:	d903      	bls.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80097a2:	2303      	movs	r3, #3
 80097a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80097a8:	e005      	b.n	80097b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80097aa:	4b1c      	ldr	r3, [pc, #112]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097ae:	f003 0302 	and.w	r3, r3, #2
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d0eb      	beq.n	800978e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80097b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d129      	bne.n	8009812 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80097be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80097c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80097ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80097ce:	d10e      	bne.n	80097ee <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80097d0:	4b12      	ldr	r3, [pc, #72]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097d2:	691b      	ldr	r3, [r3, #16]
 80097d4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80097d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80097e0:	091a      	lsrs	r2, r3, #4
 80097e2:	4b10      	ldr	r3, [pc, #64]	@ (8009824 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80097e4:	4013      	ands	r3, r2
 80097e6:	4a0d      	ldr	r2, [pc, #52]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097e8:	430b      	orrs	r3, r1
 80097ea:	6113      	str	r3, [r2, #16]
 80097ec:	e005      	b.n	80097fa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80097ee:	4b0b      	ldr	r3, [pc, #44]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097f0:	691b      	ldr	r3, [r3, #16]
 80097f2:	4a0a      	ldr	r2, [pc, #40]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097f4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80097f8:	6113      	str	r3, [r2, #16]
 80097fa:	4b08      	ldr	r3, [pc, #32]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097fc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80097fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009802:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009806:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800980a:	4a04      	ldr	r2, [pc, #16]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800980c:	430b      	orrs	r3, r1
 800980e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009810:	e00e      	b.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009812:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009816:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800981a:	e009      	b.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800981c:	58024400 	.word	0x58024400
 8009820:	58024800 	.word	0x58024800
 8009824:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009828:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800982c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009838:	f002 0301 	and.w	r3, r2, #1
 800983c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009840:	2300      	movs	r3, #0
 8009842:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009846:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800984a:	460b      	mov	r3, r1
 800984c:	4313      	orrs	r3, r2
 800984e:	f000 8089 	beq.w	8009964 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009856:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009858:	2b28      	cmp	r3, #40	@ 0x28
 800985a:	d86b      	bhi.n	8009934 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800985c:	a201      	add	r2, pc, #4	@ (adr r2, 8009864 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800985e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009862:	bf00      	nop
 8009864:	0800993d 	.word	0x0800993d
 8009868:	08009935 	.word	0x08009935
 800986c:	08009935 	.word	0x08009935
 8009870:	08009935 	.word	0x08009935
 8009874:	08009935 	.word	0x08009935
 8009878:	08009935 	.word	0x08009935
 800987c:	08009935 	.word	0x08009935
 8009880:	08009935 	.word	0x08009935
 8009884:	08009909 	.word	0x08009909
 8009888:	08009935 	.word	0x08009935
 800988c:	08009935 	.word	0x08009935
 8009890:	08009935 	.word	0x08009935
 8009894:	08009935 	.word	0x08009935
 8009898:	08009935 	.word	0x08009935
 800989c:	08009935 	.word	0x08009935
 80098a0:	08009935 	.word	0x08009935
 80098a4:	0800991f 	.word	0x0800991f
 80098a8:	08009935 	.word	0x08009935
 80098ac:	08009935 	.word	0x08009935
 80098b0:	08009935 	.word	0x08009935
 80098b4:	08009935 	.word	0x08009935
 80098b8:	08009935 	.word	0x08009935
 80098bc:	08009935 	.word	0x08009935
 80098c0:	08009935 	.word	0x08009935
 80098c4:	0800993d 	.word	0x0800993d
 80098c8:	08009935 	.word	0x08009935
 80098cc:	08009935 	.word	0x08009935
 80098d0:	08009935 	.word	0x08009935
 80098d4:	08009935 	.word	0x08009935
 80098d8:	08009935 	.word	0x08009935
 80098dc:	08009935 	.word	0x08009935
 80098e0:	08009935 	.word	0x08009935
 80098e4:	0800993d 	.word	0x0800993d
 80098e8:	08009935 	.word	0x08009935
 80098ec:	08009935 	.word	0x08009935
 80098f0:	08009935 	.word	0x08009935
 80098f4:	08009935 	.word	0x08009935
 80098f8:	08009935 	.word	0x08009935
 80098fc:	08009935 	.word	0x08009935
 8009900:	08009935 	.word	0x08009935
 8009904:	0800993d 	.word	0x0800993d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800990c:	3308      	adds	r3, #8
 800990e:	2101      	movs	r1, #1
 8009910:	4618      	mov	r0, r3
 8009912:	f001 fe95 	bl	800b640 <RCCEx_PLL2_Config>
 8009916:	4603      	mov	r3, r0
 8009918:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800991c:	e00f      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800991e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009922:	3328      	adds	r3, #40	@ 0x28
 8009924:	2101      	movs	r1, #1
 8009926:	4618      	mov	r0, r3
 8009928:	f001 ff3c 	bl	800b7a4 <RCCEx_PLL3_Config>
 800992c:	4603      	mov	r3, r0
 800992e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009932:	e004      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009934:	2301      	movs	r3, #1
 8009936:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800993a:	e000      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800993c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800993e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009942:	2b00      	cmp	r3, #0
 8009944:	d10a      	bne.n	800995c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009946:	4bbf      	ldr	r3, [pc, #764]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800994a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800994e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009952:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009954:	4abb      	ldr	r2, [pc, #748]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009956:	430b      	orrs	r3, r1
 8009958:	6553      	str	r3, [r2, #84]	@ 0x54
 800995a:	e003      	b.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800995c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009960:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996c:	f002 0302 	and.w	r3, r2, #2
 8009970:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009974:	2300      	movs	r3, #0
 8009976:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800997a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800997e:	460b      	mov	r3, r1
 8009980:	4313      	orrs	r3, r2
 8009982:	d041      	beq.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009988:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800998a:	2b05      	cmp	r3, #5
 800998c:	d824      	bhi.n	80099d8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800998e:	a201      	add	r2, pc, #4	@ (adr r2, 8009994 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8009990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009994:	080099e1 	.word	0x080099e1
 8009998:	080099ad 	.word	0x080099ad
 800999c:	080099c3 	.word	0x080099c3
 80099a0:	080099e1 	.word	0x080099e1
 80099a4:	080099e1 	.word	0x080099e1
 80099a8:	080099e1 	.word	0x080099e1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80099ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099b0:	3308      	adds	r3, #8
 80099b2:	2101      	movs	r1, #1
 80099b4:	4618      	mov	r0, r3
 80099b6:	f001 fe43 	bl	800b640 <RCCEx_PLL2_Config>
 80099ba:	4603      	mov	r3, r0
 80099bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80099c0:	e00f      	b.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80099c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099c6:	3328      	adds	r3, #40	@ 0x28
 80099c8:	2101      	movs	r1, #1
 80099ca:	4618      	mov	r0, r3
 80099cc:	f001 feea 	bl	800b7a4 <RCCEx_PLL3_Config>
 80099d0:	4603      	mov	r3, r0
 80099d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80099d6:	e004      	b.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80099d8:	2301      	movs	r3, #1
 80099da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80099de:	e000      	b.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80099e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d10a      	bne.n	8009a00 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80099ea:	4b96      	ldr	r3, [pc, #600]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80099ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099ee:	f023 0107 	bic.w	r1, r3, #7
 80099f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80099f8:	4a92      	ldr	r2, [pc, #584]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80099fa:	430b      	orrs	r3, r1
 80099fc:	6553      	str	r3, [r2, #84]	@ 0x54
 80099fe:	e003      	b.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a10:	f002 0304 	and.w	r3, r2, #4
 8009a14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009a18:	2300      	movs	r3, #0
 8009a1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009a1e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009a22:	460b      	mov	r3, r1
 8009a24:	4313      	orrs	r3, r2
 8009a26:	d044      	beq.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009a30:	2b05      	cmp	r3, #5
 8009a32:	d825      	bhi.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8009a34:	a201      	add	r2, pc, #4	@ (adr r2, 8009a3c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8009a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a3a:	bf00      	nop
 8009a3c:	08009a89 	.word	0x08009a89
 8009a40:	08009a55 	.word	0x08009a55
 8009a44:	08009a6b 	.word	0x08009a6b
 8009a48:	08009a89 	.word	0x08009a89
 8009a4c:	08009a89 	.word	0x08009a89
 8009a50:	08009a89 	.word	0x08009a89
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a58:	3308      	adds	r3, #8
 8009a5a:	2101      	movs	r1, #1
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	f001 fdef 	bl	800b640 <RCCEx_PLL2_Config>
 8009a62:	4603      	mov	r3, r0
 8009a64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009a68:	e00f      	b.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a6e:	3328      	adds	r3, #40	@ 0x28
 8009a70:	2101      	movs	r1, #1
 8009a72:	4618      	mov	r0, r3
 8009a74:	f001 fe96 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009a7e:	e004      	b.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a80:	2301      	movs	r3, #1
 8009a82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a86:	e000      	b.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8009a88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d10b      	bne.n	8009aaa <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009a92:	4b6c      	ldr	r3, [pc, #432]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a96:	f023 0107 	bic.w	r1, r3, #7
 8009a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009aa2:	4a68      	ldr	r2, [pc, #416]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009aa4:	430b      	orrs	r3, r1
 8009aa6:	6593      	str	r3, [r2, #88]	@ 0x58
 8009aa8:	e003      	b.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009aaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009aae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aba:	f002 0320 	and.w	r3, r2, #32
 8009abe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009ac8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009acc:	460b      	mov	r3, r1
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	d055      	beq.n	8009b7e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ada:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ade:	d033      	beq.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8009ae0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ae4:	d82c      	bhi.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009aea:	d02f      	beq.n	8009b4c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009aec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009af0:	d826      	bhi.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009af2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009af6:	d02b      	beq.n	8009b50 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8009af8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009afc:	d820      	bhi.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009afe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b02:	d012      	beq.n	8009b2a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8009b04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b08:	d81a      	bhi.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d022      	beq.n	8009b54 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8009b0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b12:	d115      	bne.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009b14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b18:	3308      	adds	r3, #8
 8009b1a:	2100      	movs	r1, #0
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	f001 fd8f 	bl	800b640 <RCCEx_PLL2_Config>
 8009b22:	4603      	mov	r3, r0
 8009b24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009b28:	e015      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009b2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b2e:	3328      	adds	r3, #40	@ 0x28
 8009b30:	2102      	movs	r1, #2
 8009b32:	4618      	mov	r0, r3
 8009b34:	f001 fe36 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009b3e:	e00a      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b40:	2301      	movs	r3, #1
 8009b42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009b46:	e006      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009b48:	bf00      	nop
 8009b4a:	e004      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009b4c:	bf00      	nop
 8009b4e:	e002      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009b50:	bf00      	nop
 8009b52:	e000      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009b54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d10b      	bne.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009b5e:	4b39      	ldr	r3, [pc, #228]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009b60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b62:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b6e:	4a35      	ldr	r2, [pc, #212]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009b70:	430b      	orrs	r3, r1
 8009b72:	6553      	str	r3, [r2, #84]	@ 0x54
 8009b74:	e003      	b.n	8009b7e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b86:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8009b8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009b8e:	2300      	movs	r3, #0
 8009b90:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009b94:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009b98:	460b      	mov	r3, r1
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	d058      	beq.n	8009c50 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ba2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009ba6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009baa:	d033      	beq.n	8009c14 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8009bac:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009bb0:	d82c      	bhi.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009bb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bb6:	d02f      	beq.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8009bb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bbc:	d826      	bhi.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009bbe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009bc2:	d02b      	beq.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8009bc4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009bc8:	d820      	bhi.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009bca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009bce:	d012      	beq.n	8009bf6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8009bd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009bd4:	d81a      	bhi.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d022      	beq.n	8009c20 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009bda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bde:	d115      	bne.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009be0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009be4:	3308      	adds	r3, #8
 8009be6:	2100      	movs	r1, #0
 8009be8:	4618      	mov	r0, r3
 8009bea:	f001 fd29 	bl	800b640 <RCCEx_PLL2_Config>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009bf4:	e015      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bfa:	3328      	adds	r3, #40	@ 0x28
 8009bfc:	2102      	movs	r1, #2
 8009bfe:	4618      	mov	r0, r3
 8009c00:	f001 fdd0 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009c04:	4603      	mov	r3, r0
 8009c06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009c0a:	e00a      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c12:	e006      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009c14:	bf00      	nop
 8009c16:	e004      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009c18:	bf00      	nop
 8009c1a:	e002      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009c1c:	bf00      	nop
 8009c1e:	e000      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009c20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d10e      	bne.n	8009c48 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009c2a:	4b06      	ldr	r3, [pc, #24]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c2e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8009c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009c3a:	4a02      	ldr	r2, [pc, #8]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009c3c:	430b      	orrs	r3, r1
 8009c3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8009c40:	e006      	b.n	8009c50 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8009c42:	bf00      	nop
 8009c44:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c58:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009c5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009c60:	2300      	movs	r3, #0
 8009c62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009c66:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009c6a:	460b      	mov	r3, r1
 8009c6c:	4313      	orrs	r3, r2
 8009c6e:	d055      	beq.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c74:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009c78:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009c7c:	d033      	beq.n	8009ce6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8009c7e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009c82:	d82c      	bhi.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009c84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c88:	d02f      	beq.n	8009cea <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8009c8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c8e:	d826      	bhi.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009c90:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009c94:	d02b      	beq.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8009c96:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009c9a:	d820      	bhi.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009c9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ca0:	d012      	beq.n	8009cc8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8009ca2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ca6:	d81a      	bhi.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d022      	beq.n	8009cf2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8009cac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009cb0:	d115      	bne.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cb6:	3308      	adds	r3, #8
 8009cb8:	2100      	movs	r1, #0
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f001 fcc0 	bl	800b640 <RCCEx_PLL2_Config>
 8009cc0:	4603      	mov	r3, r0
 8009cc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009cc6:	e015      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ccc:	3328      	adds	r3, #40	@ 0x28
 8009cce:	2102      	movs	r1, #2
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	f001 fd67 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009cdc:	e00a      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009cde:	2301      	movs	r3, #1
 8009ce0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ce4:	e006      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009ce6:	bf00      	nop
 8009ce8:	e004      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009cea:	bf00      	nop
 8009cec:	e002      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009cee:	bf00      	nop
 8009cf0:	e000      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009cf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d10b      	bne.n	8009d14 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009cfc:	4ba1      	ldr	r3, [pc, #644]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d00:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d08:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009d0c:	4a9d      	ldr	r2, [pc, #628]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d0e:	430b      	orrs	r3, r1
 8009d10:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d12:	e003      	b.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d24:	f002 0308 	and.w	r3, r2, #8
 8009d28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009d32:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009d36:	460b      	mov	r3, r1
 8009d38:	4313      	orrs	r3, r2
 8009d3a:	d01e      	beq.n	8009d7a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d48:	d10c      	bne.n	8009d64 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d4e:	3328      	adds	r3, #40	@ 0x28
 8009d50:	2102      	movs	r1, #2
 8009d52:	4618      	mov	r0, r3
 8009d54:	f001 fd26 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009d58:	4603      	mov	r3, r0
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d002      	beq.n	8009d64 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8009d5e:	2301      	movs	r3, #1
 8009d60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009d64:	4b87      	ldr	r3, [pc, #540]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d68:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d74:	4a83      	ldr	r2, [pc, #524]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d76:	430b      	orrs	r3, r1
 8009d78:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d82:	f002 0310 	and.w	r3, r2, #16
 8009d86:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009d90:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009d94:	460b      	mov	r3, r1
 8009d96:	4313      	orrs	r3, r2
 8009d98:	d01e      	beq.n	8009dd8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009da2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009da6:	d10c      	bne.n	8009dc2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dac:	3328      	adds	r3, #40	@ 0x28
 8009dae:	2102      	movs	r1, #2
 8009db0:	4618      	mov	r0, r3
 8009db2:	f001 fcf7 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009db6:	4603      	mov	r3, r0
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d002      	beq.n	8009dc2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009dc2:	4b70      	ldr	r3, [pc, #448]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dc6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009dd2:	4a6c      	ldr	r2, [pc, #432]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009dd4:	430b      	orrs	r3, r1
 8009dd6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009de4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009de8:	2300      	movs	r3, #0
 8009dea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009dee:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009df2:	460b      	mov	r3, r1
 8009df4:	4313      	orrs	r3, r2
 8009df6:	d03e      	beq.n	8009e76 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dfc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009e00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e04:	d022      	beq.n	8009e4c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8009e06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e0a:	d81b      	bhi.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d003      	beq.n	8009e18 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8009e10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e14:	d00b      	beq.n	8009e2e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8009e16:	e015      	b.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e1c:	3308      	adds	r3, #8
 8009e1e:	2100      	movs	r1, #0
 8009e20:	4618      	mov	r0, r3
 8009e22:	f001 fc0d 	bl	800b640 <RCCEx_PLL2_Config>
 8009e26:	4603      	mov	r3, r0
 8009e28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009e2c:	e00f      	b.n	8009e4e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e32:	3328      	adds	r3, #40	@ 0x28
 8009e34:	2102      	movs	r1, #2
 8009e36:	4618      	mov	r0, r3
 8009e38:	f001 fcb4 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009e42:	e004      	b.n	8009e4e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e44:	2301      	movs	r3, #1
 8009e46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009e4a:	e000      	b.n	8009e4e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8009e4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d10b      	bne.n	8009e6e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009e56:	4b4b      	ldr	r3, [pc, #300]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e5a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e62:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009e66:	4a47      	ldr	r2, [pc, #284]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e68:	430b      	orrs	r3, r1
 8009e6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8009e6c:	e003      	b.n	8009e76 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009e82:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009e84:	2300      	movs	r3, #0
 8009e86:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009e88:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009e8c:	460b      	mov	r3, r1
 8009e8e:	4313      	orrs	r3, r2
 8009e90:	d03b      	beq.n	8009f0a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e9a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009e9e:	d01f      	beq.n	8009ee0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009ea0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009ea4:	d818      	bhi.n	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8009ea6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009eaa:	d003      	beq.n	8009eb4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8009eac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009eb0:	d007      	beq.n	8009ec2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8009eb2:	e011      	b.n	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009eb4:	4b33      	ldr	r3, [pc, #204]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eb8:	4a32      	ldr	r2, [pc, #200]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009eba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009ebe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009ec0:	e00f      	b.n	8009ee2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ec6:	3328      	adds	r3, #40	@ 0x28
 8009ec8:	2101      	movs	r1, #1
 8009eca:	4618      	mov	r0, r3
 8009ecc:	f001 fc6a 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009ed0:	4603      	mov	r3, r0
 8009ed2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8009ed6:	e004      	b.n	8009ee2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009ed8:	2301      	movs	r3, #1
 8009eda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ede:	e000      	b.n	8009ee2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8009ee0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ee2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d10b      	bne.n	8009f02 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009eea:	4b26      	ldr	r3, [pc, #152]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009eee:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009efa:	4a22      	ldr	r2, [pc, #136]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009efc:	430b      	orrs	r3, r1
 8009efe:	6553      	str	r3, [r2, #84]	@ 0x54
 8009f00:	e003      	b.n	8009f0a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009f0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f12:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009f16:	673b      	str	r3, [r7, #112]	@ 0x70
 8009f18:	2300      	movs	r3, #0
 8009f1a:	677b      	str	r3, [r7, #116]	@ 0x74
 8009f1c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009f20:	460b      	mov	r3, r1
 8009f22:	4313      	orrs	r3, r2
 8009f24:	d034      	beq.n	8009f90 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d003      	beq.n	8009f38 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8009f30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f34:	d007      	beq.n	8009f46 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8009f36:	e011      	b.n	8009f5c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f38:	4b12      	ldr	r3, [pc, #72]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f3c:	4a11      	ldr	r2, [pc, #68]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009f42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009f44:	e00e      	b.n	8009f64 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f4a:	3308      	adds	r3, #8
 8009f4c:	2102      	movs	r1, #2
 8009f4e:	4618      	mov	r0, r3
 8009f50:	f001 fb76 	bl	800b640 <RCCEx_PLL2_Config>
 8009f54:	4603      	mov	r3, r0
 8009f56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009f5a:	e003      	b.n	8009f64 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d10d      	bne.n	8009f88 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009f6c:	4b05      	ldr	r3, [pc, #20]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f70:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f7a:	4a02      	ldr	r2, [pc, #8]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f7c:	430b      	orrs	r3, r1
 8009f7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009f80:	e006      	b.n	8009f90 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8009f82:	bf00      	nop
 8009f84:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f98:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8009f9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009fa2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009fa6:	460b      	mov	r3, r1
 8009fa8:	4313      	orrs	r3, r2
 8009faa:	d00c      	beq.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fb0:	3328      	adds	r3, #40	@ 0x28
 8009fb2:	2102      	movs	r1, #2
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	f001 fbf5 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009fba:	4603      	mov	r3, r0
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d002      	beq.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fce:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009fd2:	663b      	str	r3, [r7, #96]	@ 0x60
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	667b      	str	r3, [r7, #100]	@ 0x64
 8009fd8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009fdc:	460b      	mov	r3, r1
 8009fde:	4313      	orrs	r3, r2
 8009fe0:	d038      	beq.n	800a054 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fe6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009fee:	d018      	beq.n	800a022 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8009ff0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009ff4:	d811      	bhi.n	800a01a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009ff6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ffa:	d014      	beq.n	800a026 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8009ffc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a000:	d80b      	bhi.n	800a01a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a002:	2b00      	cmp	r3, #0
 800a004:	d011      	beq.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800a006:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a00a:	d106      	bne.n	800a01a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a00c:	4bc3      	ldr	r3, [pc, #780]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a00e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a010:	4ac2      	ldr	r2, [pc, #776]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a012:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a016:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a018:	e008      	b.n	800a02c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a01a:	2301      	movs	r3, #1
 800a01c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a020:	e004      	b.n	800a02c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a022:	bf00      	nop
 800a024:	e002      	b.n	800a02c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a026:	bf00      	nop
 800a028:	e000      	b.n	800a02c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a02a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a02c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a030:	2b00      	cmp	r3, #0
 800a032:	d10b      	bne.n	800a04c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a034:	4bb9      	ldr	r3, [pc, #740]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a038:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a03c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a040:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a044:	4ab5      	ldr	r2, [pc, #724]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a046:	430b      	orrs	r3, r1
 800a048:	6553      	str	r3, [r2, #84]	@ 0x54
 800a04a:	e003      	b.n	800a054 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a04c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a050:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a05c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a060:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a062:	2300      	movs	r3, #0
 800a064:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a066:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a06a:	460b      	mov	r3, r1
 800a06c:	4313      	orrs	r3, r2
 800a06e:	d009      	beq.n	800a084 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a070:	4baa      	ldr	r3, [pc, #680]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a072:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a074:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a07c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a07e:	4aa7      	ldr	r2, [pc, #668]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a080:	430b      	orrs	r3, r1
 800a082:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a08c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800a090:	653b      	str	r3, [r7, #80]	@ 0x50
 800a092:	2300      	movs	r3, #0
 800a094:	657b      	str	r3, [r7, #84]	@ 0x54
 800a096:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a09a:	460b      	mov	r3, r1
 800a09c:	4313      	orrs	r3, r2
 800a09e:	d00a      	beq.n	800a0b6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a0a0:	4b9e      	ldr	r3, [pc, #632]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a0a2:	691b      	ldr	r3, [r3, #16]
 800a0a4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800a0a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0ac:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a0b0:	4a9a      	ldr	r2, [pc, #616]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a0b2:	430b      	orrs	r3, r1
 800a0b4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a0b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0be:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a0c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a0c8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	4313      	orrs	r3, r2
 800a0d0:	d009      	beq.n	800a0e6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a0d2:	4b92      	ldr	r3, [pc, #584]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a0d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0d6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a0da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a0e0:	4a8e      	ldr	r2, [pc, #568]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a0e2:	430b      	orrs	r3, r1
 800a0e4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a0e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ee:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a0f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	647b      	str	r3, [r7, #68]	@ 0x44
 800a0f8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a0fc:	460b      	mov	r3, r1
 800a0fe:	4313      	orrs	r3, r2
 800a100:	d00e      	beq.n	800a120 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a102:	4b86      	ldr	r3, [pc, #536]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a104:	691b      	ldr	r3, [r3, #16]
 800a106:	4a85      	ldr	r2, [pc, #532]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a108:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a10c:	6113      	str	r3, [r2, #16]
 800a10e:	4b83      	ldr	r3, [pc, #524]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a110:	6919      	ldr	r1, [r3, #16]
 800a112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a116:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a11a:	4a80      	ldr	r2, [pc, #512]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a11c:	430b      	orrs	r3, r1
 800a11e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a128:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a12c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a12e:	2300      	movs	r3, #0
 800a130:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a132:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a136:	460b      	mov	r3, r1
 800a138:	4313      	orrs	r3, r2
 800a13a:	d009      	beq.n	800a150 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a13c:	4b77      	ldr	r3, [pc, #476]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a13e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a140:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a14a:	4a74      	ldr	r2, [pc, #464]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a14c:	430b      	orrs	r3, r1
 800a14e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a158:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a15c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a15e:	2300      	movs	r3, #0
 800a160:	637b      	str	r3, [r7, #52]	@ 0x34
 800a162:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a166:	460b      	mov	r3, r1
 800a168:	4313      	orrs	r3, r2
 800a16a:	d00a      	beq.n	800a182 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a16c:	4b6b      	ldr	r3, [pc, #428]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a16e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a170:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a178:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a17c:	4a67      	ldr	r2, [pc, #412]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a17e:	430b      	orrs	r3, r1
 800a180:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a18a:	2100      	movs	r1, #0
 800a18c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a18e:	f003 0301 	and.w	r3, r3, #1
 800a192:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a194:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a198:	460b      	mov	r3, r1
 800a19a:	4313      	orrs	r3, r2
 800a19c:	d011      	beq.n	800a1c2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a19e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1a2:	3308      	adds	r3, #8
 800a1a4:	2100      	movs	r1, #0
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f001 fa4a 	bl	800b640 <RCCEx_PLL2_Config>
 800a1ac:	4603      	mov	r3, r0
 800a1ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a1b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d003      	beq.n	800a1c2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a1c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ca:	2100      	movs	r1, #0
 800a1cc:	6239      	str	r1, [r7, #32]
 800a1ce:	f003 0302 	and.w	r3, r3, #2
 800a1d2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a1d4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a1d8:	460b      	mov	r3, r1
 800a1da:	4313      	orrs	r3, r2
 800a1dc:	d011      	beq.n	800a202 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a1de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1e2:	3308      	adds	r3, #8
 800a1e4:	2101      	movs	r1, #1
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	f001 fa2a 	bl	800b640 <RCCEx_PLL2_Config>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a1f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d003      	beq.n	800a202 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a20a:	2100      	movs	r1, #0
 800a20c:	61b9      	str	r1, [r7, #24]
 800a20e:	f003 0304 	and.w	r3, r3, #4
 800a212:	61fb      	str	r3, [r7, #28]
 800a214:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a218:	460b      	mov	r3, r1
 800a21a:	4313      	orrs	r3, r2
 800a21c:	d011      	beq.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a21e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a222:	3308      	adds	r3, #8
 800a224:	2102      	movs	r1, #2
 800a226:	4618      	mov	r0, r3
 800a228:	f001 fa0a 	bl	800b640 <RCCEx_PLL2_Config>
 800a22c:	4603      	mov	r3, r0
 800a22e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a236:	2b00      	cmp	r3, #0
 800a238:	d003      	beq.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a23a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a23e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a24a:	2100      	movs	r1, #0
 800a24c:	6139      	str	r1, [r7, #16]
 800a24e:	f003 0308 	and.w	r3, r3, #8
 800a252:	617b      	str	r3, [r7, #20]
 800a254:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a258:	460b      	mov	r3, r1
 800a25a:	4313      	orrs	r3, r2
 800a25c:	d011      	beq.n	800a282 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a25e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a262:	3328      	adds	r3, #40	@ 0x28
 800a264:	2100      	movs	r1, #0
 800a266:	4618      	mov	r0, r3
 800a268:	f001 fa9c 	bl	800b7a4 <RCCEx_PLL3_Config>
 800a26c:	4603      	mov	r3, r0
 800a26e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800a272:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a276:	2b00      	cmp	r3, #0
 800a278:	d003      	beq.n	800a282 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a27a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a27e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a28a:	2100      	movs	r1, #0
 800a28c:	60b9      	str	r1, [r7, #8]
 800a28e:	f003 0310 	and.w	r3, r3, #16
 800a292:	60fb      	str	r3, [r7, #12]
 800a294:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a298:	460b      	mov	r3, r1
 800a29a:	4313      	orrs	r3, r2
 800a29c:	d011      	beq.n	800a2c2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a29e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2a2:	3328      	adds	r3, #40	@ 0x28
 800a2a4:	2101      	movs	r1, #1
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	f001 fa7c 	bl	800b7a4 <RCCEx_PLL3_Config>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a2b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d003      	beq.n	800a2c2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a2c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ca:	2100      	movs	r1, #0
 800a2cc:	6039      	str	r1, [r7, #0]
 800a2ce:	f003 0320 	and.w	r3, r3, #32
 800a2d2:	607b      	str	r3, [r7, #4]
 800a2d4:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a2d8:	460b      	mov	r3, r1
 800a2da:	4313      	orrs	r3, r2
 800a2dc:	d011      	beq.n	800a302 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a2de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2e2:	3328      	adds	r3, #40	@ 0x28
 800a2e4:	2102      	movs	r1, #2
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	f001 fa5c 	bl	800b7a4 <RCCEx_PLL3_Config>
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a2f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d003      	beq.n	800a302 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800a302:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800a306:	2b00      	cmp	r3, #0
 800a308:	d101      	bne.n	800a30e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a30a:	2300      	movs	r3, #0
 800a30c:	e000      	b.n	800a310 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a30e:	2301      	movs	r3, #1
}
 800a310:	4618      	mov	r0, r3
 800a312:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800a316:	46bd      	mov	sp, r7
 800a318:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a31c:	58024400 	.word	0x58024400

0800a320 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b090      	sub	sp, #64	@ 0x40
 800a324:	af00      	add	r7, sp, #0
 800a326:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a32a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a32e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a332:	430b      	orrs	r3, r1
 800a334:	f040 8094 	bne.w	800a460 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a338:	4b9e      	ldr	r3, [pc, #632]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a33a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a33c:	f003 0307 	and.w	r3, r3, #7
 800a340:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a344:	2b04      	cmp	r3, #4
 800a346:	f200 8087 	bhi.w	800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a34a:	a201      	add	r2, pc, #4	@ (adr r2, 800a350 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a34c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a350:	0800a365 	.word	0x0800a365
 800a354:	0800a38d 	.word	0x0800a38d
 800a358:	0800a3b5 	.word	0x0800a3b5
 800a35c:	0800a451 	.word	0x0800a451
 800a360:	0800a3dd 	.word	0x0800a3dd
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a364:	4b93      	ldr	r3, [pc, #588]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a36c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a370:	d108      	bne.n	800a384 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a372:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a376:	4618      	mov	r0, r3
 800a378:	f001 f810 	bl	800b39c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a37c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a37e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a380:	f000 bd45 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a384:	2300      	movs	r3, #0
 800a386:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a388:	f000 bd41 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a38c:	4b89      	ldr	r3, [pc, #548]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a394:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a398:	d108      	bne.n	800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a39a:	f107 0318 	add.w	r3, r7, #24
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f000 fd54 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a3a4:	69bb      	ldr	r3, [r7, #24]
 800a3a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3a8:	f000 bd31 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3b0:	f000 bd2d 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a3b4:	4b7f      	ldr	r3, [pc, #508]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a3bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a3c0:	d108      	bne.n	800a3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a3c2:	f107 030c 	add.w	r3, r7, #12
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f000 fe94 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3d0:	f000 bd1d 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3d8:	f000 bd19 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a3dc:	4b75      	ldr	r3, [pc, #468]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a3de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3e0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a3e4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a3e6:	4b73      	ldr	r3, [pc, #460]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	f003 0304 	and.w	r3, r3, #4
 800a3ee:	2b04      	cmp	r3, #4
 800a3f0:	d10c      	bne.n	800a40c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a3f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d109      	bne.n	800a40c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a3f8:	4b6e      	ldr	r3, [pc, #440]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	08db      	lsrs	r3, r3, #3
 800a3fe:	f003 0303 	and.w	r3, r3, #3
 800a402:	4a6d      	ldr	r2, [pc, #436]	@ (800a5b8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a404:	fa22 f303 	lsr.w	r3, r2, r3
 800a408:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a40a:	e01f      	b.n	800a44c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a40c:	4b69      	ldr	r3, [pc, #420]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a414:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a418:	d106      	bne.n	800a428 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a41a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a41c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a420:	d102      	bne.n	800a428 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a422:	4b66      	ldr	r3, [pc, #408]	@ (800a5bc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a424:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a426:	e011      	b.n	800a44c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a428:	4b62      	ldr	r3, [pc, #392]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a430:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a434:	d106      	bne.n	800a444 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a436:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a438:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a43c:	d102      	bne.n	800a444 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a43e:	4b60      	ldr	r3, [pc, #384]	@ (800a5c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a440:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a442:	e003      	b.n	800a44c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a444:	2300      	movs	r3, #0
 800a446:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a448:	f000 bce1 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a44c:	f000 bcdf 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a450:	4b5c      	ldr	r3, [pc, #368]	@ (800a5c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a452:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a454:	f000 bcdb 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a458:	2300      	movs	r3, #0
 800a45a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a45c:	f000 bcd7 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a460:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a464:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800a468:	430b      	orrs	r3, r1
 800a46a:	f040 80ad 	bne.w	800a5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800a46e:	4b51      	ldr	r3, [pc, #324]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a472:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a476:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a47a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a47e:	d056      	beq.n	800a52e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800a480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a482:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a486:	f200 8090 	bhi.w	800a5aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a48a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a48c:	2bc0      	cmp	r3, #192	@ 0xc0
 800a48e:	f000 8088 	beq.w	800a5a2 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800a492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a494:	2bc0      	cmp	r3, #192	@ 0xc0
 800a496:	f200 8088 	bhi.w	800a5aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a49a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a49c:	2b80      	cmp	r3, #128	@ 0x80
 800a49e:	d032      	beq.n	800a506 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a4a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4a2:	2b80      	cmp	r3, #128	@ 0x80
 800a4a4:	f200 8081 	bhi.w	800a5aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a4a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d003      	beq.n	800a4b6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800a4ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4b0:	2b40      	cmp	r3, #64	@ 0x40
 800a4b2:	d014      	beq.n	800a4de <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800a4b4:	e079      	b.n	800a5aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a4b6:	4b3f      	ldr	r3, [pc, #252]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a4be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a4c2:	d108      	bne.n	800a4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a4c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	f000 ff67 	bl	800b39c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a4ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4d2:	f000 bc9c 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4da:	f000 bc98 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a4de:	4b35      	ldr	r3, [pc, #212]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a4e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a4ea:	d108      	bne.n	800a4fe <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a4ec:	f107 0318 	add.w	r3, r7, #24
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	f000 fcab 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a4f6:	69bb      	ldr	r3, [r7, #24]
 800a4f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4fa:	f000 bc88 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4fe:	2300      	movs	r3, #0
 800a500:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a502:	f000 bc84 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a506:	4b2b      	ldr	r3, [pc, #172]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a50e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a512:	d108      	bne.n	800a526 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a514:	f107 030c 	add.w	r3, r7, #12
 800a518:	4618      	mov	r0, r3
 800a51a:	f000 fdeb 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a522:	f000 bc74 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a526:	2300      	movs	r3, #0
 800a528:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a52a:	f000 bc70 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a52e:	4b21      	ldr	r3, [pc, #132]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a532:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a536:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a538:	4b1e      	ldr	r3, [pc, #120]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	f003 0304 	and.w	r3, r3, #4
 800a540:	2b04      	cmp	r3, #4
 800a542:	d10c      	bne.n	800a55e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800a544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a546:	2b00      	cmp	r3, #0
 800a548:	d109      	bne.n	800a55e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a54a:	4b1a      	ldr	r3, [pc, #104]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	08db      	lsrs	r3, r3, #3
 800a550:	f003 0303 	and.w	r3, r3, #3
 800a554:	4a18      	ldr	r2, [pc, #96]	@ (800a5b8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a556:	fa22 f303 	lsr.w	r3, r2, r3
 800a55a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a55c:	e01f      	b.n	800a59e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a55e:	4b15      	ldr	r3, [pc, #84]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a566:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a56a:	d106      	bne.n	800a57a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800a56c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a56e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a572:	d102      	bne.n	800a57a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a574:	4b11      	ldr	r3, [pc, #68]	@ (800a5bc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a576:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a578:	e011      	b.n	800a59e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a57a:	4b0e      	ldr	r3, [pc, #56]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a582:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a586:	d106      	bne.n	800a596 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800a588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a58a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a58e:	d102      	bne.n	800a596 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a590:	4b0b      	ldr	r3, [pc, #44]	@ (800a5c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a592:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a594:	e003      	b.n	800a59e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a596:	2300      	movs	r3, #0
 800a598:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a59a:	f000 bc38 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a59e:	f000 bc36 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a5a2:	4b08      	ldr	r3, [pc, #32]	@ (800a5c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a5a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5a6:	f000 bc32 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5ae:	f000 bc2e 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a5b2:	bf00      	nop
 800a5b4:	58024400 	.word	0x58024400
 800a5b8:	03d09000 	.word	0x03d09000
 800a5bc:	003d0900 	.word	0x003d0900
 800a5c0:	017d7840 	.word	0x017d7840
 800a5c4:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a5c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a5cc:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a5d0:	430b      	orrs	r3, r1
 800a5d2:	f040 809c 	bne.w	800a70e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a5d6:	4b9e      	ldr	r3, [pc, #632]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a5d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5da:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800a5de:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a5e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a5e6:	d054      	beq.n	800a692 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800a5e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a5ee:	f200 808b 	bhi.w	800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a5f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5f4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a5f8:	f000 8083 	beq.w	800a702 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800a5fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5fe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a602:	f200 8081 	bhi.w	800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a608:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a60c:	d02f      	beq.n	800a66e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800a60e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a610:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a614:	d878      	bhi.n	800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d004      	beq.n	800a626 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800a61c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a61e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a622:	d012      	beq.n	800a64a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800a624:	e070      	b.n	800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a626:	4b8a      	ldr	r3, [pc, #552]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a62e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a632:	d107      	bne.n	800a644 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a634:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a638:	4618      	mov	r0, r3
 800a63a:	f000 feaf 	bl	800b39c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a63e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a640:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a642:	e3e4      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a644:	2300      	movs	r3, #0
 800a646:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a648:	e3e1      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a64a:	4b81      	ldr	r3, [pc, #516]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a652:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a656:	d107      	bne.n	800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a658:	f107 0318 	add.w	r3, r7, #24
 800a65c:	4618      	mov	r0, r3
 800a65e:	f000 fbf5 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a662:	69bb      	ldr	r3, [r7, #24]
 800a664:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a666:	e3d2      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a668:	2300      	movs	r3, #0
 800a66a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a66c:	e3cf      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a66e:	4b78      	ldr	r3, [pc, #480]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a676:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a67a:	d107      	bne.n	800a68c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a67c:	f107 030c 	add.w	r3, r7, #12
 800a680:	4618      	mov	r0, r3
 800a682:	f000 fd37 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a68a:	e3c0      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a68c:	2300      	movs	r3, #0
 800a68e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a690:	e3bd      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a692:	4b6f      	ldr	r3, [pc, #444]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a696:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a69a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a69c:	4b6c      	ldr	r3, [pc, #432]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f003 0304 	and.w	r3, r3, #4
 800a6a4:	2b04      	cmp	r3, #4
 800a6a6:	d10c      	bne.n	800a6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800a6a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d109      	bne.n	800a6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a6ae:	4b68      	ldr	r3, [pc, #416]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	08db      	lsrs	r3, r3, #3
 800a6b4:	f003 0303 	and.w	r3, r3, #3
 800a6b8:	4a66      	ldr	r2, [pc, #408]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a6ba:	fa22 f303 	lsr.w	r3, r2, r3
 800a6be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6c0:	e01e      	b.n	800a700 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a6c2:	4b63      	ldr	r3, [pc, #396]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a6ce:	d106      	bne.n	800a6de <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800a6d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a6d6:	d102      	bne.n	800a6de <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a6d8:	4b5f      	ldr	r3, [pc, #380]	@ (800a858 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a6da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6dc:	e010      	b.n	800a700 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a6de:	4b5c      	ldr	r3, [pc, #368]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a6e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a6ea:	d106      	bne.n	800a6fa <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800a6ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a6f2:	d102      	bne.n	800a6fa <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a6f4:	4b59      	ldr	r3, [pc, #356]	@ (800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a6f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6f8:	e002      	b.n	800a700 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a6fe:	e386      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a700:	e385      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a702:	4b57      	ldr	r3, [pc, #348]	@ (800a860 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a704:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a706:	e382      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a708:	2300      	movs	r3, #0
 800a70a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a70c:	e37f      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a70e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a712:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800a716:	430b      	orrs	r3, r1
 800a718:	f040 80a7 	bne.w	800a86a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800a71c:	4b4c      	ldr	r3, [pc, #304]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a71e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a720:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a724:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a728:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a72c:	d055      	beq.n	800a7da <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800a72e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a730:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a734:	f200 8096 	bhi.w	800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a73a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a73e:	f000 8084 	beq.w	800a84a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800a742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a744:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a748:	f200 808c 	bhi.w	800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a74c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a74e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a752:	d030      	beq.n	800a7b6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800a754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a756:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a75a:	f200 8083 	bhi.w	800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a75e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a760:	2b00      	cmp	r3, #0
 800a762:	d004      	beq.n	800a76e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800a764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a766:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a76a:	d012      	beq.n	800a792 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800a76c:	e07a      	b.n	800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a76e:	4b38      	ldr	r3, [pc, #224]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a776:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a77a:	d107      	bne.n	800a78c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a77c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a780:	4618      	mov	r0, r3
 800a782:	f000 fe0b 	bl	800b39c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a788:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a78a:	e340      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a78c:	2300      	movs	r3, #0
 800a78e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a790:	e33d      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a792:	4b2f      	ldr	r3, [pc, #188]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a79a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a79e:	d107      	bne.n	800a7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7a0:	f107 0318 	add.w	r3, r7, #24
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	f000 fb51 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a7aa:	69bb      	ldr	r3, [r7, #24]
 800a7ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7ae:	e32e      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7b4:	e32b      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a7b6:	4b26      	ldr	r3, [pc, #152]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a7be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a7c2:	d107      	bne.n	800a7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7c4:	f107 030c 	add.w	r3, r7, #12
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	f000 fc93 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7d2:	e31c      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7d8:	e319      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a7da:	4b1d      	ldr	r3, [pc, #116]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a7dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a7e2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a7e4:	4b1a      	ldr	r3, [pc, #104]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f003 0304 	and.w	r3, r3, #4
 800a7ec:	2b04      	cmp	r3, #4
 800a7ee:	d10c      	bne.n	800a80a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800a7f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d109      	bne.n	800a80a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a7f6:	4b16      	ldr	r3, [pc, #88]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	08db      	lsrs	r3, r3, #3
 800a7fc:	f003 0303 	and.w	r3, r3, #3
 800a800:	4a14      	ldr	r2, [pc, #80]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a802:	fa22 f303 	lsr.w	r3, r2, r3
 800a806:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a808:	e01e      	b.n	800a848 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a80a:	4b11      	ldr	r3, [pc, #68]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a812:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a816:	d106      	bne.n	800a826 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800a818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a81a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a81e:	d102      	bne.n	800a826 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a820:	4b0d      	ldr	r3, [pc, #52]	@ (800a858 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a822:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a824:	e010      	b.n	800a848 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a826:	4b0a      	ldr	r3, [pc, #40]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a82e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a832:	d106      	bne.n	800a842 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800a834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a836:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a83a:	d102      	bne.n	800a842 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a83c:	4b07      	ldr	r3, [pc, #28]	@ (800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a83e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a840:	e002      	b.n	800a848 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a842:	2300      	movs	r3, #0
 800a844:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a846:	e2e2      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a848:	e2e1      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a84a:	4b05      	ldr	r3, [pc, #20]	@ (800a860 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a84c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a84e:	e2de      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a850:	58024400 	.word	0x58024400
 800a854:	03d09000 	.word	0x03d09000
 800a858:	003d0900 	.word	0x003d0900
 800a85c:	017d7840 	.word	0x017d7840
 800a860:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800a864:	2300      	movs	r3, #0
 800a866:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a868:	e2d1      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a86a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a86e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800a872:	430b      	orrs	r3, r1
 800a874:	f040 809c 	bne.w	800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800a878:	4b93      	ldr	r3, [pc, #588]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a87a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a87c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a880:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a884:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a888:	d054      	beq.n	800a934 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800a88a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a88c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a890:	f200 808b 	bhi.w	800a9aa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a896:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a89a:	f000 8083 	beq.w	800a9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800a89e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a8a4:	f200 8081 	bhi.w	800a9aa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a8a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8ae:	d02f      	beq.n	800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800a8b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8b6:	d878      	bhi.n	800a9aa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a8b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d004      	beq.n	800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800a8be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8c4:	d012      	beq.n	800a8ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800a8c6:	e070      	b.n	800a9aa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a8c8:	4b7f      	ldr	r3, [pc, #508]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a8d4:	d107      	bne.n	800a8e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a8d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a8da:	4618      	mov	r0, r3
 800a8dc:	f000 fd5e 	bl	800b39c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a8e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8e4:	e293      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8ea:	e290      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a8ec:	4b76      	ldr	r3, [pc, #472]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a8f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a8f8:	d107      	bne.n	800a90a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a8fa:	f107 0318 	add.w	r3, r7, #24
 800a8fe:	4618      	mov	r0, r3
 800a900:	f000 faa4 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a904:	69bb      	ldr	r3, [r7, #24]
 800a906:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a908:	e281      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a90a:	2300      	movs	r3, #0
 800a90c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a90e:	e27e      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a910:	4b6d      	ldr	r3, [pc, #436]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a918:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a91c:	d107      	bne.n	800a92e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a91e:	f107 030c 	add.w	r3, r7, #12
 800a922:	4618      	mov	r0, r3
 800a924:	f000 fbe6 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a92c:	e26f      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a92e:	2300      	movs	r3, #0
 800a930:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a932:	e26c      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a934:	4b64      	ldr	r3, [pc, #400]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a936:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a938:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a93c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a93e:	4b62      	ldr	r3, [pc, #392]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	f003 0304 	and.w	r3, r3, #4
 800a946:	2b04      	cmp	r3, #4
 800a948:	d10c      	bne.n	800a964 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800a94a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d109      	bne.n	800a964 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a950:	4b5d      	ldr	r3, [pc, #372]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	08db      	lsrs	r3, r3, #3
 800a956:	f003 0303 	and.w	r3, r3, #3
 800a95a:	4a5c      	ldr	r2, [pc, #368]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a95c:	fa22 f303 	lsr.w	r3, r2, r3
 800a960:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a962:	e01e      	b.n	800a9a2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a964:	4b58      	ldr	r3, [pc, #352]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a96c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a970:	d106      	bne.n	800a980 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800a972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a974:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a978:	d102      	bne.n	800a980 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a97a:	4b55      	ldr	r3, [pc, #340]	@ (800aad0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a97c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a97e:	e010      	b.n	800a9a2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a980:	4b51      	ldr	r3, [pc, #324]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a988:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a98c:	d106      	bne.n	800a99c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800a98e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a990:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a994:	d102      	bne.n	800a99c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a996:	4b4f      	ldr	r3, [pc, #316]	@ (800aad4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a998:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a99a:	e002      	b.n	800a9a2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a99c:	2300      	movs	r3, #0
 800a99e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a9a0:	e235      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a9a2:	e234      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a9a4:	4b4c      	ldr	r3, [pc, #304]	@ (800aad8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800a9a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9a8:	e231      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9ae:	e22e      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800a9b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9b4:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800a9b8:	430b      	orrs	r3, r1
 800a9ba:	f040 808f 	bne.w	800aadc <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800a9be:	4b42      	ldr	r3, [pc, #264]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a9c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9c2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a9c6:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800a9c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a9ce:	d06b      	beq.n	800aaa8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800a9d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9d2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a9d6:	d874      	bhi.n	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a9d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a9de:	d056      	beq.n	800aa8e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800a9e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a9e6:	d86c      	bhi.n	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a9e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a9ee:	d03b      	beq.n	800aa68 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800a9f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9f2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a9f6:	d864      	bhi.n	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a9f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a9fe:	d021      	beq.n	800aa44 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800aa00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa06:	d85c      	bhi.n	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800aa08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d004      	beq.n	800aa18 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800aa0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa14:	d004      	beq.n	800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800aa16:	e054      	b.n	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800aa18:	f7fe fa4c 	bl	8008eb4 <HAL_RCC_GetPCLK1Freq>
 800aa1c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800aa1e:	e1f6      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aa20:	4b29      	ldr	r3, [pc, #164]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa2c:	d107      	bne.n	800aa3e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa2e:	f107 0318 	add.w	r3, r7, #24
 800aa32:	4618      	mov	r0, r3
 800aa34:	f000 fa0a 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800aa38:	69fb      	ldr	r3, [r7, #28]
 800aa3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa3c:	e1e7      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa3e:	2300      	movs	r3, #0
 800aa40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa42:	e1e4      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa44:	4b20      	ldr	r3, [pc, #128]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aa4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa50:	d107      	bne.n	800aa62 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa52:	f107 030c 	add.w	r3, r7, #12
 800aa56:	4618      	mov	r0, r3
 800aa58:	f000 fb4c 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa60:	e1d5      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa62:	2300      	movs	r3, #0
 800aa64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa66:	e1d2      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800aa68:	4b17      	ldr	r3, [pc, #92]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	f003 0304 	and.w	r3, r3, #4
 800aa70:	2b04      	cmp	r3, #4
 800aa72:	d109      	bne.n	800aa88 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa74:	4b14      	ldr	r3, [pc, #80]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	08db      	lsrs	r3, r3, #3
 800aa7a:	f003 0303 	and.w	r3, r3, #3
 800aa7e:	4a13      	ldr	r2, [pc, #76]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800aa80:	fa22 f303 	lsr.w	r3, r2, r3
 800aa84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa86:	e1c2      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa8c:	e1bf      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800aa8e:	4b0e      	ldr	r3, [pc, #56]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa9a:	d102      	bne.n	800aaa2 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800aa9c:	4b0c      	ldr	r3, [pc, #48]	@ (800aad0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800aa9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aaa0:	e1b5      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aaa6:	e1b2      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aaa8:	4b07      	ldr	r3, [pc, #28]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aab0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aab4:	d102      	bne.n	800aabc <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800aab6:	4b07      	ldr	r3, [pc, #28]	@ (800aad4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800aab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aaba:	e1a8      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aabc:	2300      	movs	r3, #0
 800aabe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aac0:	e1a5      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800aac2:	2300      	movs	r3, #0
 800aac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aac6:	e1a2      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800aac8:	58024400 	.word	0x58024400
 800aacc:	03d09000 	.word	0x03d09000
 800aad0:	003d0900 	.word	0x003d0900
 800aad4:	017d7840 	.word	0x017d7840
 800aad8:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800aadc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aae0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800aae4:	430b      	orrs	r3, r1
 800aae6:	d173      	bne.n	800abd0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800aae8:	4b9c      	ldr	r3, [pc, #624]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aaea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aaec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800aaf0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800aaf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaf4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aaf8:	d02f      	beq.n	800ab5a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800aafa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aafc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab00:	d863      	bhi.n	800abca <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800ab02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d004      	beq.n	800ab12 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800ab08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab0e:	d012      	beq.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800ab10:	e05b      	b.n	800abca <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab12:	4b92      	ldr	r3, [pc, #584]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab1e:	d107      	bne.n	800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab20:	f107 0318 	add.w	r3, r7, #24
 800ab24:	4618      	mov	r0, r3
 800ab26:	f000 f991 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ab2a:	69bb      	ldr	r3, [r7, #24]
 800ab2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab2e:	e16e      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab30:	2300      	movs	r3, #0
 800ab32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab34:	e16b      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ab36:	4b89      	ldr	r3, [pc, #548]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ab3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab42:	d107      	bne.n	800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab44:	f107 030c 	add.w	r3, r7, #12
 800ab48:	4618      	mov	r0, r3
 800ab4a:	f000 fad3 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ab4e:	697b      	ldr	r3, [r7, #20]
 800ab50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab52:	e15c      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab54:	2300      	movs	r3, #0
 800ab56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab58:	e159      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ab5a:	4b80      	ldr	r3, [pc, #512]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab5e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ab62:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ab64:	4b7d      	ldr	r3, [pc, #500]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	f003 0304 	and.w	r3, r3, #4
 800ab6c:	2b04      	cmp	r3, #4
 800ab6e:	d10c      	bne.n	800ab8a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800ab70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d109      	bne.n	800ab8a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab76:	4b79      	ldr	r3, [pc, #484]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	08db      	lsrs	r3, r3, #3
 800ab7c:	f003 0303 	and.w	r3, r3, #3
 800ab80:	4a77      	ldr	r2, [pc, #476]	@ (800ad60 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ab82:	fa22 f303 	lsr.w	r3, r2, r3
 800ab86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab88:	e01e      	b.n	800abc8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ab8a:	4b74      	ldr	r3, [pc, #464]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab96:	d106      	bne.n	800aba6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800ab98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab9e:	d102      	bne.n	800aba6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aba0:	4b70      	ldr	r3, [pc, #448]	@ (800ad64 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800aba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aba4:	e010      	b.n	800abc8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aba6:	4b6d      	ldr	r3, [pc, #436]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800abae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800abb2:	d106      	bne.n	800abc2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800abb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abba:	d102      	bne.n	800abc2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800abbc:	4b6a      	ldr	r3, [pc, #424]	@ (800ad68 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800abbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800abc0:	e002      	b.n	800abc8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800abc2:	2300      	movs	r3, #0
 800abc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800abc6:	e122      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800abc8:	e121      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800abca:	2300      	movs	r3, #0
 800abcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abce:	e11e      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800abd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800abd4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800abd8:	430b      	orrs	r3, r1
 800abda:	d133      	bne.n	800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800abdc:	4b5f      	ldr	r3, [pc, #380]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800abde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abe0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800abe4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800abe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d004      	beq.n	800abf6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800abec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800abf2:	d012      	beq.n	800ac1a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800abf4:	e023      	b.n	800ac3e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800abf6:	4b59      	ldr	r3, [pc, #356]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800abfe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ac02:	d107      	bne.n	800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ac04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ac08:	4618      	mov	r0, r3
 800ac0a:	f000 fbc7 	bl	800b39c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ac0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac12:	e0fc      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac14:	2300      	movs	r3, #0
 800ac16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac18:	e0f9      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ac1a:	4b50      	ldr	r3, [pc, #320]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ac22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac26:	d107      	bne.n	800ac38 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac28:	f107 0318 	add.w	r3, r7, #24
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	f000 f90d 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800ac32:	6a3b      	ldr	r3, [r7, #32]
 800ac34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac36:	e0ea      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac38:	2300      	movs	r3, #0
 800ac3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac3c:	e0e7      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ac3e:	2300      	movs	r3, #0
 800ac40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac42:	e0e4      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800ac44:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac48:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800ac4c:	430b      	orrs	r3, r1
 800ac4e:	f040 808d 	bne.w	800ad6c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800ac52:	4b42      	ldr	r3, [pc, #264]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac56:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800ac5a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ac5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac62:	d06b      	beq.n	800ad3c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800ac64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac66:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac6a:	d874      	bhi.n	800ad56 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ac6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac72:	d056      	beq.n	800ad22 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800ac74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac7a:	d86c      	bhi.n	800ad56 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ac7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac7e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ac82:	d03b      	beq.n	800acfc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800ac84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac86:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ac8a:	d864      	bhi.n	800ad56 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ac8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac92:	d021      	beq.n	800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800ac94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac9a:	d85c      	bhi.n	800ad56 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ac9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d004      	beq.n	800acac <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800aca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aca4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aca8:	d004      	beq.n	800acb4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800acaa:	e054      	b.n	800ad56 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800acac:	f000 f8b8 	bl	800ae20 <HAL_RCCEx_GetD3PCLK1Freq>
 800acb0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800acb2:	e0ac      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800acb4:	4b29      	ldr	r3, [pc, #164]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800acbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800acc0:	d107      	bne.n	800acd2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800acc2:	f107 0318 	add.w	r3, r7, #24
 800acc6:	4618      	mov	r0, r3
 800acc8:	f000 f8c0 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800accc:	69fb      	ldr	r3, [r7, #28]
 800acce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acd0:	e09d      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800acd2:	2300      	movs	r3, #0
 800acd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acd6:	e09a      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800acd8:	4b20      	ldr	r3, [pc, #128]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ace0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ace4:	d107      	bne.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ace6:	f107 030c 	add.w	r3, r7, #12
 800acea:	4618      	mov	r0, r3
 800acec:	f000 fa02 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acf4:	e08b      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800acf6:	2300      	movs	r3, #0
 800acf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acfa:	e088      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800acfc:	4b17      	ldr	r3, [pc, #92]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	f003 0304 	and.w	r3, r3, #4
 800ad04:	2b04      	cmp	r3, #4
 800ad06:	d109      	bne.n	800ad1c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ad08:	4b14      	ldr	r3, [pc, #80]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	08db      	lsrs	r3, r3, #3
 800ad0e:	f003 0303 	and.w	r3, r3, #3
 800ad12:	4a13      	ldr	r2, [pc, #76]	@ (800ad60 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ad14:	fa22 f303 	lsr.w	r3, r2, r3
 800ad18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad1a:	e078      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad20:	e075      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ad22:	4b0e      	ldr	r3, [pc, #56]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad2e:	d102      	bne.n	800ad36 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800ad30:	4b0c      	ldr	r3, [pc, #48]	@ (800ad64 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800ad32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad34:	e06b      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad36:	2300      	movs	r3, #0
 800ad38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad3a:	e068      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ad3c:	4b07      	ldr	r3, [pc, #28]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ad48:	d102      	bne.n	800ad50 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800ad4a:	4b07      	ldr	r3, [pc, #28]	@ (800ad68 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800ad4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad4e:	e05e      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad50:	2300      	movs	r3, #0
 800ad52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad54:	e05b      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800ad56:	2300      	movs	r3, #0
 800ad58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad5a:	e058      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ad5c:	58024400 	.word	0x58024400
 800ad60:	03d09000 	.word	0x03d09000
 800ad64:	003d0900 	.word	0x003d0900
 800ad68:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800ad6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad70:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800ad74:	430b      	orrs	r3, r1
 800ad76:	d148      	bne.n	800ae0a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800ad78:	4b27      	ldr	r3, [pc, #156]	@ (800ae18 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ad7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad7c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ad80:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ad82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad88:	d02a      	beq.n	800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800ad8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad90:	d838      	bhi.n	800ae04 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800ad92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d004      	beq.n	800ada2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800ad98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad9e:	d00d      	beq.n	800adbc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800ada0:	e030      	b.n	800ae04 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ada2:	4b1d      	ldr	r3, [pc, #116]	@ (800ae18 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800adaa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800adae:	d102      	bne.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800adb0:	4b1a      	ldr	r3, [pc, #104]	@ (800ae1c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800adb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800adb4:	e02b      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800adb6:	2300      	movs	r3, #0
 800adb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adba:	e028      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800adbc:	4b16      	ldr	r3, [pc, #88]	@ (800ae18 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800adc4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800adc8:	d107      	bne.n	800adda <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800adca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800adce:	4618      	mov	r0, r3
 800add0:	f000 fae4 	bl	800b39c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800add4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800add6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800add8:	e019      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800adda:	2300      	movs	r3, #0
 800addc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adde:	e016      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ade0:	4b0d      	ldr	r3, [pc, #52]	@ (800ae18 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ade8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800adec:	d107      	bne.n	800adfe <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800adee:	f107 0318 	add.w	r3, r7, #24
 800adf2:	4618      	mov	r0, r3
 800adf4:	f000 f82a 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800adf8:	69fb      	ldr	r3, [r7, #28]
 800adfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800adfc:	e007      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800adfe:	2300      	movs	r3, #0
 800ae00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae02:	e004      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ae04:	2300      	movs	r3, #0
 800ae06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae08:	e001      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800ae0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ae10:	4618      	mov	r0, r3
 800ae12:	3740      	adds	r7, #64	@ 0x40
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bd80      	pop	{r7, pc}
 800ae18:	58024400 	.word	0x58024400
 800ae1c:	017d7840 	.word	0x017d7840

0800ae20 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800ae24:	f7fe f816 	bl	8008e54 <HAL_RCC_GetHCLKFreq>
 800ae28:	4602      	mov	r2, r0
 800ae2a:	4b06      	ldr	r3, [pc, #24]	@ (800ae44 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800ae2c:	6a1b      	ldr	r3, [r3, #32]
 800ae2e:	091b      	lsrs	r3, r3, #4
 800ae30:	f003 0307 	and.w	r3, r3, #7
 800ae34:	4904      	ldr	r1, [pc, #16]	@ (800ae48 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800ae36:	5ccb      	ldrb	r3, [r1, r3]
 800ae38:	f003 031f 	and.w	r3, r3, #31
 800ae3c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800ae40:	4618      	mov	r0, r3
 800ae42:	bd80      	pop	{r7, pc}
 800ae44:	58024400 	.word	0x58024400
 800ae48:	08014a88 	.word	0x08014a88

0800ae4c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800ae4c:	b480      	push	{r7}
 800ae4e:	b089      	sub	sp, #36	@ 0x24
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ae54:	4ba1      	ldr	r3, [pc, #644]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae58:	f003 0303 	and.w	r3, r3, #3
 800ae5c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800ae5e:	4b9f      	ldr	r3, [pc, #636]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae62:	0b1b      	lsrs	r3, r3, #12
 800ae64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ae68:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ae6a:	4b9c      	ldr	r3, [pc, #624]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae6e:	091b      	lsrs	r3, r3, #4
 800ae70:	f003 0301 	and.w	r3, r3, #1
 800ae74:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ae76:	4b99      	ldr	r3, [pc, #612]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae7a:	08db      	lsrs	r3, r3, #3
 800ae7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ae80:	693a      	ldr	r2, [r7, #16]
 800ae82:	fb02 f303 	mul.w	r3, r2, r3
 800ae86:	ee07 3a90 	vmov	s15, r3
 800ae8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae8e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	f000 8111 	beq.w	800b0bc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800ae9a:	69bb      	ldr	r3, [r7, #24]
 800ae9c:	2b02      	cmp	r3, #2
 800ae9e:	f000 8083 	beq.w	800afa8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800aea2:	69bb      	ldr	r3, [r7, #24]
 800aea4:	2b02      	cmp	r3, #2
 800aea6:	f200 80a1 	bhi.w	800afec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800aeaa:	69bb      	ldr	r3, [r7, #24]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d003      	beq.n	800aeb8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800aeb0:	69bb      	ldr	r3, [r7, #24]
 800aeb2:	2b01      	cmp	r3, #1
 800aeb4:	d056      	beq.n	800af64 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800aeb6:	e099      	b.n	800afec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aeb8:	4b88      	ldr	r3, [pc, #544]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f003 0320 	and.w	r3, r3, #32
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d02d      	beq.n	800af20 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aec4:	4b85      	ldr	r3, [pc, #532]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	08db      	lsrs	r3, r3, #3
 800aeca:	f003 0303 	and.w	r3, r3, #3
 800aece:	4a84      	ldr	r2, [pc, #528]	@ (800b0e0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800aed0:	fa22 f303 	lsr.w	r3, r2, r3
 800aed4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800aed6:	68bb      	ldr	r3, [r7, #8]
 800aed8:	ee07 3a90 	vmov	s15, r3
 800aedc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aee0:	697b      	ldr	r3, [r7, #20]
 800aee2:	ee07 3a90 	vmov	s15, r3
 800aee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aeea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aeee:	4b7b      	ldr	r3, [pc, #492]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aef6:	ee07 3a90 	vmov	s15, r3
 800aefa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aefe:	ed97 6a03 	vldr	s12, [r7, #12]
 800af02:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b0e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800af06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af16:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af1a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800af1e:	e087      	b.n	800b030 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800af20:	697b      	ldr	r3, [r7, #20]
 800af22:	ee07 3a90 	vmov	s15, r3
 800af26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af2a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b0e8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800af2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af32:	4b6a      	ldr	r3, [pc, #424]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af3a:	ee07 3a90 	vmov	s15, r3
 800af3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af42:	ed97 6a03 	vldr	s12, [r7, #12]
 800af46:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b0e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800af4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800af62:	e065      	b.n	800b030 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800af64:	697b      	ldr	r3, [r7, #20]
 800af66:	ee07 3a90 	vmov	s15, r3
 800af6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af6e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b0ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800af72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af76:	4b59      	ldr	r3, [pc, #356]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af7e:	ee07 3a90 	vmov	s15, r3
 800af82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af86:	ed97 6a03 	vldr	s12, [r7, #12]
 800af8a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b0e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800af8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afa2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800afa6:	e043      	b.n	800b030 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800afa8:	697b      	ldr	r3, [r7, #20]
 800afaa:	ee07 3a90 	vmov	s15, r3
 800afae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afb2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800afb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afba:	4b48      	ldr	r3, [pc, #288]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afc2:	ee07 3a90 	vmov	s15, r3
 800afc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afca:	ed97 6a03 	vldr	s12, [r7, #12]
 800afce:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b0e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800afd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800afde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afe6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800afea:	e021      	b.n	800b030 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800afec:	697b      	ldr	r3, [r7, #20]
 800afee:	ee07 3a90 	vmov	s15, r3
 800aff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aff6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b0ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800affa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800affe:	4b37      	ldr	r3, [pc, #220]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b006:	ee07 3a90 	vmov	s15, r3
 800b00a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b00e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b012:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b0e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b016:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b01a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b01e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b022:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b02a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b02e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b030:	4b2a      	ldr	r3, [pc, #168]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b034:	0a5b      	lsrs	r3, r3, #9
 800b036:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b03a:	ee07 3a90 	vmov	s15, r3
 800b03e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b042:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b046:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b04a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b04e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b052:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b056:	ee17 2a90 	vmov	r2, s15
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b05e:	4b1f      	ldr	r3, [pc, #124]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b062:	0c1b      	lsrs	r3, r3, #16
 800b064:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b068:	ee07 3a90 	vmov	s15, r3
 800b06c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b070:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b074:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b078:	edd7 6a07 	vldr	s13, [r7, #28]
 800b07c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b080:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b084:	ee17 2a90 	vmov	r2, s15
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b08c:	4b13      	ldr	r3, [pc, #76]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b08e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b090:	0e1b      	lsrs	r3, r3, #24
 800b092:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b096:	ee07 3a90 	vmov	s15, r3
 800b09a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b09e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b0a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b0a6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b0aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b0ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b0b2:	ee17 2a90 	vmov	r2, s15
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b0ba:	e008      	b.n	800b0ce <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2200      	movs	r2, #0
 800b0c0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	609a      	str	r2, [r3, #8]
}
 800b0ce:	bf00      	nop
 800b0d0:	3724      	adds	r7, #36	@ 0x24
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d8:	4770      	bx	lr
 800b0da:	bf00      	nop
 800b0dc:	58024400 	.word	0x58024400
 800b0e0:	03d09000 	.word	0x03d09000
 800b0e4:	46000000 	.word	0x46000000
 800b0e8:	4c742400 	.word	0x4c742400
 800b0ec:	4a742400 	.word	0x4a742400
 800b0f0:	4bbebc20 	.word	0x4bbebc20

0800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b0f4:	b480      	push	{r7}
 800b0f6:	b089      	sub	sp, #36	@ 0x24
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b0fc:	4ba1      	ldr	r3, [pc, #644]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b0fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b100:	f003 0303 	and.w	r3, r3, #3
 800b104:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b106:	4b9f      	ldr	r3, [pc, #636]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b10a:	0d1b      	lsrs	r3, r3, #20
 800b10c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b110:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b112:	4b9c      	ldr	r3, [pc, #624]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b116:	0a1b      	lsrs	r3, r3, #8
 800b118:	f003 0301 	and.w	r3, r3, #1
 800b11c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b11e:	4b99      	ldr	r3, [pc, #612]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b122:	08db      	lsrs	r3, r3, #3
 800b124:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b128:	693a      	ldr	r2, [r7, #16]
 800b12a:	fb02 f303 	mul.w	r3, r2, r3
 800b12e:	ee07 3a90 	vmov	s15, r3
 800b132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b136:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b13a:	697b      	ldr	r3, [r7, #20]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	f000 8111 	beq.w	800b364 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b142:	69bb      	ldr	r3, [r7, #24]
 800b144:	2b02      	cmp	r3, #2
 800b146:	f000 8083 	beq.w	800b250 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b14a:	69bb      	ldr	r3, [r7, #24]
 800b14c:	2b02      	cmp	r3, #2
 800b14e:	f200 80a1 	bhi.w	800b294 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b152:	69bb      	ldr	r3, [r7, #24]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d003      	beq.n	800b160 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b158:	69bb      	ldr	r3, [r7, #24]
 800b15a:	2b01      	cmp	r3, #1
 800b15c:	d056      	beq.n	800b20c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b15e:	e099      	b.n	800b294 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b160:	4b88      	ldr	r3, [pc, #544]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f003 0320 	and.w	r3, r3, #32
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d02d      	beq.n	800b1c8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b16c:	4b85      	ldr	r3, [pc, #532]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	08db      	lsrs	r3, r3, #3
 800b172:	f003 0303 	and.w	r3, r3, #3
 800b176:	4a84      	ldr	r2, [pc, #528]	@ (800b388 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b178:	fa22 f303 	lsr.w	r3, r2, r3
 800b17c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	ee07 3a90 	vmov	s15, r3
 800b184:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b188:	697b      	ldr	r3, [r7, #20]
 800b18a:	ee07 3a90 	vmov	s15, r3
 800b18e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b192:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b196:	4b7b      	ldr	r3, [pc, #492]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b19a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b19e:	ee07 3a90 	vmov	s15, r3
 800b1a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1aa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b38c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b1ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b1ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b1c6:	e087      	b.n	800b2d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b1c8:	697b      	ldr	r3, [r7, #20]
 800b1ca:	ee07 3a90 	vmov	s15, r3
 800b1ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1d2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b390 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b1d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1da:	4b6a      	ldr	r3, [pc, #424]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b1dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1e2:	ee07 3a90 	vmov	s15, r3
 800b1e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1ee:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b38c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b1f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b1fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b202:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b206:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b20a:	e065      	b.n	800b2d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b20c:	697b      	ldr	r3, [r7, #20]
 800b20e:	ee07 3a90 	vmov	s15, r3
 800b212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b216:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b394 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b21a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b21e:	4b59      	ldr	r3, [pc, #356]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b222:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b226:	ee07 3a90 	vmov	s15, r3
 800b22a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b22e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b232:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b38c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b236:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b23a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b23e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b242:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b246:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b24a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b24e:	e043      	b.n	800b2d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b250:	697b      	ldr	r3, [r7, #20]
 800b252:	ee07 3a90 	vmov	s15, r3
 800b256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b25a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b398 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b25e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b262:	4b48      	ldr	r3, [pc, #288]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b266:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b26a:	ee07 3a90 	vmov	s15, r3
 800b26e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b272:	ed97 6a03 	vldr	s12, [r7, #12]
 800b276:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b38c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b27a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b27e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b282:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b286:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b28a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b28e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b292:	e021      	b.n	800b2d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b294:	697b      	ldr	r3, [r7, #20]
 800b296:	ee07 3a90 	vmov	s15, r3
 800b29a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b29e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b394 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b2a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2a6:	4b37      	ldr	r3, [pc, #220]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2ae:	ee07 3a90 	vmov	s15, r3
 800b2b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2ba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b38c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b2be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b2d6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b2d8:	4b2a      	ldr	r3, [pc, #168]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2dc:	0a5b      	lsrs	r3, r3, #9
 800b2de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b2e2:	ee07 3a90 	vmov	s15, r3
 800b2e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b2ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b2f2:	edd7 6a07 	vldr	s13, [r7, #28]
 800b2f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b2fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2fe:	ee17 2a90 	vmov	r2, s15
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b306:	4b1f      	ldr	r3, [pc, #124]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b30a:	0c1b      	lsrs	r3, r3, #16
 800b30c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b310:	ee07 3a90 	vmov	s15, r3
 800b314:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b318:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b31c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b320:	edd7 6a07 	vldr	s13, [r7, #28]
 800b324:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b328:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b32c:	ee17 2a90 	vmov	r2, s15
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b334:	4b13      	ldr	r3, [pc, #76]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b338:	0e1b      	lsrs	r3, r3, #24
 800b33a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b33e:	ee07 3a90 	vmov	s15, r3
 800b342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b346:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b34a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b34e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b352:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b356:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b35a:	ee17 2a90 	vmov	r2, s15
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b362:	e008      	b.n	800b376 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	2200      	movs	r2, #0
 800b368:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	2200      	movs	r2, #0
 800b36e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2200      	movs	r2, #0
 800b374:	609a      	str	r2, [r3, #8]
}
 800b376:	bf00      	nop
 800b378:	3724      	adds	r7, #36	@ 0x24
 800b37a:	46bd      	mov	sp, r7
 800b37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b380:	4770      	bx	lr
 800b382:	bf00      	nop
 800b384:	58024400 	.word	0x58024400
 800b388:	03d09000 	.word	0x03d09000
 800b38c:	46000000 	.word	0x46000000
 800b390:	4c742400 	.word	0x4c742400
 800b394:	4a742400 	.word	0x4a742400
 800b398:	4bbebc20 	.word	0x4bbebc20

0800b39c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b39c:	b480      	push	{r7}
 800b39e:	b089      	sub	sp, #36	@ 0x24
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b3a4:	4ba0      	ldr	r3, [pc, #640]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3a8:	f003 0303 	and.w	r3, r3, #3
 800b3ac:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b3ae:	4b9e      	ldr	r3, [pc, #632]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3b2:	091b      	lsrs	r3, r3, #4
 800b3b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b3b8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b3ba:	4b9b      	ldr	r3, [pc, #620]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3be:	f003 0301 	and.w	r3, r3, #1
 800b3c2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b3c4:	4b98      	ldr	r3, [pc, #608]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3c8:	08db      	lsrs	r3, r3, #3
 800b3ca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b3ce:	693a      	ldr	r2, [r7, #16]
 800b3d0:	fb02 f303 	mul.w	r3, r2, r3
 800b3d4:	ee07 3a90 	vmov	s15, r3
 800b3d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3dc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b3e0:	697b      	ldr	r3, [r7, #20]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	f000 8111 	beq.w	800b60a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b3e8:	69bb      	ldr	r3, [r7, #24]
 800b3ea:	2b02      	cmp	r3, #2
 800b3ec:	f000 8083 	beq.w	800b4f6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b3f0:	69bb      	ldr	r3, [r7, #24]
 800b3f2:	2b02      	cmp	r3, #2
 800b3f4:	f200 80a1 	bhi.w	800b53a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b3f8:	69bb      	ldr	r3, [r7, #24]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d003      	beq.n	800b406 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b3fe:	69bb      	ldr	r3, [r7, #24]
 800b400:	2b01      	cmp	r3, #1
 800b402:	d056      	beq.n	800b4b2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b404:	e099      	b.n	800b53a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b406:	4b88      	ldr	r3, [pc, #544]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	f003 0320 	and.w	r3, r3, #32
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d02d      	beq.n	800b46e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b412:	4b85      	ldr	r3, [pc, #532]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	08db      	lsrs	r3, r3, #3
 800b418:	f003 0303 	and.w	r3, r3, #3
 800b41c:	4a83      	ldr	r2, [pc, #524]	@ (800b62c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b41e:	fa22 f303 	lsr.w	r3, r2, r3
 800b422:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	ee07 3a90 	vmov	s15, r3
 800b42a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	ee07 3a90 	vmov	s15, r3
 800b434:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b438:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b43c:	4b7a      	ldr	r3, [pc, #488]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b43e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b440:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b444:	ee07 3a90 	vmov	s15, r3
 800b448:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b44c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b450:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800b630 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b454:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b458:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b45c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b460:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b464:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b468:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b46c:	e087      	b.n	800b57e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b46e:	697b      	ldr	r3, [r7, #20]
 800b470:	ee07 3a90 	vmov	s15, r3
 800b474:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b478:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800b634 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b47c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b480:	4b69      	ldr	r3, [pc, #420]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b484:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b488:	ee07 3a90 	vmov	s15, r3
 800b48c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b490:	ed97 6a03 	vldr	s12, [r7, #12]
 800b494:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800b630 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b498:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b49c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b4a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4ac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b4b0:	e065      	b.n	800b57e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	ee07 3a90 	vmov	s15, r3
 800b4b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4bc:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800b638 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b4c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4c4:	4b58      	ldr	r3, [pc, #352]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b4c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4cc:	ee07 3a90 	vmov	s15, r3
 800b4d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4d4:	ed97 6a03 	vldr	s12, [r7, #12]
 800b4d8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800b630 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b4dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b4e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b4e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4f0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b4f4:	e043      	b.n	800b57e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b4f6:	697b      	ldr	r3, [r7, #20]
 800b4f8:	ee07 3a90 	vmov	s15, r3
 800b4fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b500:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800b63c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b504:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b508:	4b47      	ldr	r3, [pc, #284]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b50a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b50c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b510:	ee07 3a90 	vmov	s15, r3
 800b514:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b518:	ed97 6a03 	vldr	s12, [r7, #12]
 800b51c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800b630 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b520:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b524:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b528:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b52c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b530:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b534:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b538:	e021      	b.n	800b57e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	ee07 3a90 	vmov	s15, r3
 800b540:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b544:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b634 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b548:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b54c:	4b36      	ldr	r3, [pc, #216]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b54e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b550:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b554:	ee07 3a90 	vmov	s15, r3
 800b558:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b55c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b560:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b630 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b564:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b568:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b56c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b570:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b574:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b578:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b57c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b57e:	4b2a      	ldr	r3, [pc, #168]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b582:	0a5b      	lsrs	r3, r3, #9
 800b584:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b588:	ee07 3a90 	vmov	s15, r3
 800b58c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b590:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b594:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b598:	edd7 6a07 	vldr	s13, [r7, #28]
 800b59c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b5a4:	ee17 2a90 	vmov	r2, s15
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b5ac:	4b1e      	ldr	r3, [pc, #120]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b5ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5b0:	0c1b      	lsrs	r3, r3, #16
 800b5b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b5b6:	ee07 3a90 	vmov	s15, r3
 800b5ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b5c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b5c6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b5ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b5d2:	ee17 2a90 	vmov	r2, s15
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b5da:	4b13      	ldr	r3, [pc, #76]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b5dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5de:	0e1b      	lsrs	r3, r3, #24
 800b5e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b5e4:	ee07 3a90 	vmov	s15, r3
 800b5e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b5f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b5f4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b5f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b600:	ee17 2a90 	vmov	r2, s15
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b608:	e008      	b.n	800b61c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	2200      	movs	r2, #0
 800b60e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	2200      	movs	r2, #0
 800b614:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2200      	movs	r2, #0
 800b61a:	609a      	str	r2, [r3, #8]
}
 800b61c:	bf00      	nop
 800b61e:	3724      	adds	r7, #36	@ 0x24
 800b620:	46bd      	mov	sp, r7
 800b622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b626:	4770      	bx	lr
 800b628:	58024400 	.word	0x58024400
 800b62c:	03d09000 	.word	0x03d09000
 800b630:	46000000 	.word	0x46000000
 800b634:	4c742400 	.word	0x4c742400
 800b638:	4a742400 	.word	0x4a742400
 800b63c:	4bbebc20 	.word	0x4bbebc20

0800b640 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b640:	b580      	push	{r7, lr}
 800b642:	b084      	sub	sp, #16
 800b644:	af00      	add	r7, sp, #0
 800b646:	6078      	str	r0, [r7, #4]
 800b648:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b64a:	2300      	movs	r3, #0
 800b64c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b64e:	4b53      	ldr	r3, [pc, #332]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b652:	f003 0303 	and.w	r3, r3, #3
 800b656:	2b03      	cmp	r3, #3
 800b658:	d101      	bne.n	800b65e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b65a:	2301      	movs	r3, #1
 800b65c:	e099      	b.n	800b792 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b65e:	4b4f      	ldr	r3, [pc, #316]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	4a4e      	ldr	r2, [pc, #312]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b664:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b668:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b66a:	f7f7 f961 	bl	8002930 <HAL_GetTick>
 800b66e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b670:	e008      	b.n	800b684 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b672:	f7f7 f95d 	bl	8002930 <HAL_GetTick>
 800b676:	4602      	mov	r2, r0
 800b678:	68bb      	ldr	r3, [r7, #8]
 800b67a:	1ad3      	subs	r3, r2, r3
 800b67c:	2b02      	cmp	r3, #2
 800b67e:	d901      	bls.n	800b684 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b680:	2303      	movs	r3, #3
 800b682:	e086      	b.n	800b792 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b684:	4b45      	ldr	r3, [pc, #276]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d1f0      	bne.n	800b672 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b690:	4b42      	ldr	r3, [pc, #264]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b694:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	031b      	lsls	r3, r3, #12
 800b69e:	493f      	ldr	r1, [pc, #252]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b6a0:	4313      	orrs	r3, r2
 800b6a2:	628b      	str	r3, [r1, #40]	@ 0x28
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	685b      	ldr	r3, [r3, #4]
 800b6a8:	3b01      	subs	r3, #1
 800b6aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	689b      	ldr	r3, [r3, #8]
 800b6b2:	3b01      	subs	r3, #1
 800b6b4:	025b      	lsls	r3, r3, #9
 800b6b6:	b29b      	uxth	r3, r3
 800b6b8:	431a      	orrs	r2, r3
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	68db      	ldr	r3, [r3, #12]
 800b6be:	3b01      	subs	r3, #1
 800b6c0:	041b      	lsls	r3, r3, #16
 800b6c2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b6c6:	431a      	orrs	r2, r3
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	691b      	ldr	r3, [r3, #16]
 800b6cc:	3b01      	subs	r3, #1
 800b6ce:	061b      	lsls	r3, r3, #24
 800b6d0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b6d4:	4931      	ldr	r1, [pc, #196]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b6d6:	4313      	orrs	r3, r2
 800b6d8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b6da:	4b30      	ldr	r3, [pc, #192]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b6dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6de:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	695b      	ldr	r3, [r3, #20]
 800b6e6:	492d      	ldr	r1, [pc, #180]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b6e8:	4313      	orrs	r3, r2
 800b6ea:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b6ec:	4b2b      	ldr	r3, [pc, #172]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b6ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6f0:	f023 0220 	bic.w	r2, r3, #32
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	699b      	ldr	r3, [r3, #24]
 800b6f8:	4928      	ldr	r1, [pc, #160]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b6fa:	4313      	orrs	r3, r2
 800b6fc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b6fe:	4b27      	ldr	r3, [pc, #156]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b702:	4a26      	ldr	r2, [pc, #152]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b704:	f023 0310 	bic.w	r3, r3, #16
 800b708:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b70a:	4b24      	ldr	r3, [pc, #144]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b70c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b70e:	4b24      	ldr	r3, [pc, #144]	@ (800b7a0 <RCCEx_PLL2_Config+0x160>)
 800b710:	4013      	ands	r3, r2
 800b712:	687a      	ldr	r2, [r7, #4]
 800b714:	69d2      	ldr	r2, [r2, #28]
 800b716:	00d2      	lsls	r2, r2, #3
 800b718:	4920      	ldr	r1, [pc, #128]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b71a:	4313      	orrs	r3, r2
 800b71c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b71e:	4b1f      	ldr	r3, [pc, #124]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b722:	4a1e      	ldr	r2, [pc, #120]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b724:	f043 0310 	orr.w	r3, r3, #16
 800b728:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d106      	bne.n	800b73e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b730:	4b1a      	ldr	r3, [pc, #104]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b734:	4a19      	ldr	r2, [pc, #100]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b736:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b73a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b73c:	e00f      	b.n	800b75e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	2b01      	cmp	r3, #1
 800b742:	d106      	bne.n	800b752 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b744:	4b15      	ldr	r3, [pc, #84]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b748:	4a14      	ldr	r2, [pc, #80]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b74a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b74e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b750:	e005      	b.n	800b75e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b752:	4b12      	ldr	r3, [pc, #72]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b756:	4a11      	ldr	r2, [pc, #68]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b758:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b75c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b75e:	4b0f      	ldr	r3, [pc, #60]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	4a0e      	ldr	r2, [pc, #56]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b764:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b768:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b76a:	f7f7 f8e1 	bl	8002930 <HAL_GetTick>
 800b76e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b770:	e008      	b.n	800b784 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b772:	f7f7 f8dd 	bl	8002930 <HAL_GetTick>
 800b776:	4602      	mov	r2, r0
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	1ad3      	subs	r3, r2, r3
 800b77c:	2b02      	cmp	r3, #2
 800b77e:	d901      	bls.n	800b784 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b780:	2303      	movs	r3, #3
 800b782:	e006      	b.n	800b792 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b784:	4b05      	ldr	r3, [pc, #20]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d0f0      	beq.n	800b772 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b790:	7bfb      	ldrb	r3, [r7, #15]
}
 800b792:	4618      	mov	r0, r3
 800b794:	3710      	adds	r7, #16
 800b796:	46bd      	mov	sp, r7
 800b798:	bd80      	pop	{r7, pc}
 800b79a:	bf00      	nop
 800b79c:	58024400 	.word	0x58024400
 800b7a0:	ffff0007 	.word	0xffff0007

0800b7a4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b084      	sub	sp, #16
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
 800b7ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b7b2:	4b53      	ldr	r3, [pc, #332]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b7b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7b6:	f003 0303 	and.w	r3, r3, #3
 800b7ba:	2b03      	cmp	r3, #3
 800b7bc:	d101      	bne.n	800b7c2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b7be:	2301      	movs	r3, #1
 800b7c0:	e099      	b.n	800b8f6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b7c2:	4b4f      	ldr	r3, [pc, #316]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	4a4e      	ldr	r2, [pc, #312]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b7c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b7cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b7ce:	f7f7 f8af 	bl	8002930 <HAL_GetTick>
 800b7d2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b7d4:	e008      	b.n	800b7e8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b7d6:	f7f7 f8ab 	bl	8002930 <HAL_GetTick>
 800b7da:	4602      	mov	r2, r0
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	1ad3      	subs	r3, r2, r3
 800b7e0:	2b02      	cmp	r3, #2
 800b7e2:	d901      	bls.n	800b7e8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b7e4:	2303      	movs	r3, #3
 800b7e6:	e086      	b.n	800b8f6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b7e8:	4b45      	ldr	r3, [pc, #276]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d1f0      	bne.n	800b7d6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b7f4:	4b42      	ldr	r3, [pc, #264]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b7f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7f8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	051b      	lsls	r3, r3, #20
 800b802:	493f      	ldr	r1, [pc, #252]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b804:	4313      	orrs	r3, r2
 800b806:	628b      	str	r3, [r1, #40]	@ 0x28
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	685b      	ldr	r3, [r3, #4]
 800b80c:	3b01      	subs	r3, #1
 800b80e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	689b      	ldr	r3, [r3, #8]
 800b816:	3b01      	subs	r3, #1
 800b818:	025b      	lsls	r3, r3, #9
 800b81a:	b29b      	uxth	r3, r3
 800b81c:	431a      	orrs	r2, r3
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	68db      	ldr	r3, [r3, #12]
 800b822:	3b01      	subs	r3, #1
 800b824:	041b      	lsls	r3, r3, #16
 800b826:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b82a:	431a      	orrs	r2, r3
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	691b      	ldr	r3, [r3, #16]
 800b830:	3b01      	subs	r3, #1
 800b832:	061b      	lsls	r3, r3, #24
 800b834:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b838:	4931      	ldr	r1, [pc, #196]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b83a:	4313      	orrs	r3, r2
 800b83c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b83e:	4b30      	ldr	r3, [pc, #192]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b842:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	695b      	ldr	r3, [r3, #20]
 800b84a:	492d      	ldr	r1, [pc, #180]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b84c:	4313      	orrs	r3, r2
 800b84e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b850:	4b2b      	ldr	r3, [pc, #172]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b854:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	699b      	ldr	r3, [r3, #24]
 800b85c:	4928      	ldr	r1, [pc, #160]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b85e:	4313      	orrs	r3, r2
 800b860:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b862:	4b27      	ldr	r3, [pc, #156]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b866:	4a26      	ldr	r2, [pc, #152]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b868:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b86c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b86e:	4b24      	ldr	r3, [pc, #144]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b870:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b872:	4b24      	ldr	r3, [pc, #144]	@ (800b904 <RCCEx_PLL3_Config+0x160>)
 800b874:	4013      	ands	r3, r2
 800b876:	687a      	ldr	r2, [r7, #4]
 800b878:	69d2      	ldr	r2, [r2, #28]
 800b87a:	00d2      	lsls	r2, r2, #3
 800b87c:	4920      	ldr	r1, [pc, #128]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b87e:	4313      	orrs	r3, r2
 800b880:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b882:	4b1f      	ldr	r3, [pc, #124]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b886:	4a1e      	ldr	r2, [pc, #120]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b888:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b88c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d106      	bne.n	800b8a2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b894:	4b1a      	ldr	r3, [pc, #104]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b898:	4a19      	ldr	r2, [pc, #100]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b89a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b89e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b8a0:	e00f      	b.n	800b8c2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b8a2:	683b      	ldr	r3, [r7, #0]
 800b8a4:	2b01      	cmp	r3, #1
 800b8a6:	d106      	bne.n	800b8b6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b8a8:	4b15      	ldr	r3, [pc, #84]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b8aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8ac:	4a14      	ldr	r2, [pc, #80]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b8ae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b8b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b8b4:	e005      	b.n	800b8c2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b8b6:	4b12      	ldr	r3, [pc, #72]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b8b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8ba:	4a11      	ldr	r2, [pc, #68]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b8bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b8c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b8c2:	4b0f      	ldr	r3, [pc, #60]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	4a0e      	ldr	r2, [pc, #56]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b8c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b8cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b8ce:	f7f7 f82f 	bl	8002930 <HAL_GetTick>
 800b8d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b8d4:	e008      	b.n	800b8e8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b8d6:	f7f7 f82b 	bl	8002930 <HAL_GetTick>
 800b8da:	4602      	mov	r2, r0
 800b8dc:	68bb      	ldr	r3, [r7, #8]
 800b8de:	1ad3      	subs	r3, r2, r3
 800b8e0:	2b02      	cmp	r3, #2
 800b8e2:	d901      	bls.n	800b8e8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b8e4:	2303      	movs	r3, #3
 800b8e6:	e006      	b.n	800b8f6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b8e8:	4b05      	ldr	r3, [pc, #20]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d0f0      	beq.n	800b8d6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b8f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	3710      	adds	r7, #16
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}
 800b8fe:	bf00      	nop
 800b900:	58024400 	.word	0x58024400
 800b904:	ffff0007 	.word	0xffff0007

0800b908 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b082      	sub	sp, #8
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d101      	bne.n	800b91a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b916:	2301      	movs	r3, #1
 800b918:	e049      	b.n	800b9ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b920:	b2db      	uxtb	r3, r3
 800b922:	2b00      	cmp	r3, #0
 800b924:	d106      	bne.n	800b934 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2200      	movs	r2, #0
 800b92a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f7f6 fce2 	bl	80022f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2202      	movs	r2, #2
 800b938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681a      	ldr	r2, [r3, #0]
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	3304      	adds	r3, #4
 800b944:	4619      	mov	r1, r3
 800b946:	4610      	mov	r0, r2
 800b948:	f000 fea4 	bl	800c694 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	2201      	movs	r2, #1
 800b950:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2201      	movs	r2, #1
 800b958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2201      	movs	r2, #1
 800b960:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2201      	movs	r2, #1
 800b968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2201      	movs	r2, #1
 800b970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2201      	movs	r2, #1
 800b978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	2201      	movs	r2, #1
 800b980:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2201      	movs	r2, #1
 800b988:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	2201      	movs	r2, #1
 800b990:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	2201      	movs	r2, #1
 800b998:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2201      	movs	r2, #1
 800b9a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2201      	movs	r2, #1
 800b9a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b9ac:	2300      	movs	r3, #0
}
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	3708      	adds	r7, #8
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	bd80      	pop	{r7, pc}
	...

0800b9b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b9b8:	b480      	push	{r7}
 800b9ba:	b085      	sub	sp, #20
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b9c6:	b2db      	uxtb	r3, r3
 800b9c8:	2b01      	cmp	r3, #1
 800b9ca:	d001      	beq.n	800b9d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	e054      	b.n	800ba7a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2202      	movs	r2, #2
 800b9d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	68da      	ldr	r2, [r3, #12]
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	f042 0201 	orr.w	r2, r2, #1
 800b9e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	4a26      	ldr	r2, [pc, #152]	@ (800ba88 <HAL_TIM_Base_Start_IT+0xd0>)
 800b9ee:	4293      	cmp	r3, r2
 800b9f0:	d022      	beq.n	800ba38 <HAL_TIM_Base_Start_IT+0x80>
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b9fa:	d01d      	beq.n	800ba38 <HAL_TIM_Base_Start_IT+0x80>
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	4a22      	ldr	r2, [pc, #136]	@ (800ba8c <HAL_TIM_Base_Start_IT+0xd4>)
 800ba02:	4293      	cmp	r3, r2
 800ba04:	d018      	beq.n	800ba38 <HAL_TIM_Base_Start_IT+0x80>
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	4a21      	ldr	r2, [pc, #132]	@ (800ba90 <HAL_TIM_Base_Start_IT+0xd8>)
 800ba0c:	4293      	cmp	r3, r2
 800ba0e:	d013      	beq.n	800ba38 <HAL_TIM_Base_Start_IT+0x80>
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	4a1f      	ldr	r2, [pc, #124]	@ (800ba94 <HAL_TIM_Base_Start_IT+0xdc>)
 800ba16:	4293      	cmp	r3, r2
 800ba18:	d00e      	beq.n	800ba38 <HAL_TIM_Base_Start_IT+0x80>
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	4a1e      	ldr	r2, [pc, #120]	@ (800ba98 <HAL_TIM_Base_Start_IT+0xe0>)
 800ba20:	4293      	cmp	r3, r2
 800ba22:	d009      	beq.n	800ba38 <HAL_TIM_Base_Start_IT+0x80>
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	4a1c      	ldr	r2, [pc, #112]	@ (800ba9c <HAL_TIM_Base_Start_IT+0xe4>)
 800ba2a:	4293      	cmp	r3, r2
 800ba2c:	d004      	beq.n	800ba38 <HAL_TIM_Base_Start_IT+0x80>
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	4a1b      	ldr	r2, [pc, #108]	@ (800baa0 <HAL_TIM_Base_Start_IT+0xe8>)
 800ba34:	4293      	cmp	r3, r2
 800ba36:	d115      	bne.n	800ba64 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	689a      	ldr	r2, [r3, #8]
 800ba3e:	4b19      	ldr	r3, [pc, #100]	@ (800baa4 <HAL_TIM_Base_Start_IT+0xec>)
 800ba40:	4013      	ands	r3, r2
 800ba42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	2b06      	cmp	r3, #6
 800ba48:	d015      	beq.n	800ba76 <HAL_TIM_Base_Start_IT+0xbe>
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ba50:	d011      	beq.n	800ba76 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	681a      	ldr	r2, [r3, #0]
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	f042 0201 	orr.w	r2, r2, #1
 800ba60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba62:	e008      	b.n	800ba76 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	681a      	ldr	r2, [r3, #0]
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	f042 0201 	orr.w	r2, r2, #1
 800ba72:	601a      	str	r2, [r3, #0]
 800ba74:	e000      	b.n	800ba78 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba76:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ba78:	2300      	movs	r3, #0
}
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	3714      	adds	r7, #20
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba84:	4770      	bx	lr
 800ba86:	bf00      	nop
 800ba88:	40010000 	.word	0x40010000
 800ba8c:	40000400 	.word	0x40000400
 800ba90:	40000800 	.word	0x40000800
 800ba94:	40000c00 	.word	0x40000c00
 800ba98:	40010400 	.word	0x40010400
 800ba9c:	40001800 	.word	0x40001800
 800baa0:	40014000 	.word	0x40014000
 800baa4:	00010007 	.word	0x00010007

0800baa8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800baa8:	b580      	push	{r7, lr}
 800baaa:	b082      	sub	sp, #8
 800baac:	af00      	add	r7, sp, #0
 800baae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d101      	bne.n	800baba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bab6:	2301      	movs	r3, #1
 800bab8:	e049      	b.n	800bb4e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bac0:	b2db      	uxtb	r3, r3
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d106      	bne.n	800bad4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	2200      	movs	r2, #0
 800baca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bace:	6878      	ldr	r0, [r7, #4]
 800bad0:	f7f6 fae6 	bl	80020a0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	2202      	movs	r2, #2
 800bad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681a      	ldr	r2, [r3, #0]
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	3304      	adds	r3, #4
 800bae4:	4619      	mov	r1, r3
 800bae6:	4610      	mov	r0, r2
 800bae8:	f000 fdd4 	bl	800c694 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2201      	movs	r2, #1
 800baf0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2201      	movs	r2, #1
 800baf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2201      	movs	r2, #1
 800bb00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2201      	movs	r2, #1
 800bb08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2201      	movs	r2, #1
 800bb10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2201      	movs	r2, #1
 800bb18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	2201      	movs	r2, #1
 800bb20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	2201      	movs	r2, #1
 800bb28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	2201      	movs	r2, #1
 800bb30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	2201      	movs	r2, #1
 800bb38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	2201      	movs	r2, #1
 800bb40:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	2201      	movs	r2, #1
 800bb48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bb4c:	2300      	movs	r3, #0
}
 800bb4e:	4618      	mov	r0, r3
 800bb50:	3708      	adds	r7, #8
 800bb52:	46bd      	mov	sp, r7
 800bb54:	bd80      	pop	{r7, pc}
	...

0800bb58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b084      	sub	sp, #16
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
 800bb60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bb62:	683b      	ldr	r3, [r7, #0]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d109      	bne.n	800bb7c <HAL_TIM_PWM_Start+0x24>
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bb6e:	b2db      	uxtb	r3, r3
 800bb70:	2b01      	cmp	r3, #1
 800bb72:	bf14      	ite	ne
 800bb74:	2301      	movne	r3, #1
 800bb76:	2300      	moveq	r3, #0
 800bb78:	b2db      	uxtb	r3, r3
 800bb7a:	e03c      	b.n	800bbf6 <HAL_TIM_PWM_Start+0x9e>
 800bb7c:	683b      	ldr	r3, [r7, #0]
 800bb7e:	2b04      	cmp	r3, #4
 800bb80:	d109      	bne.n	800bb96 <HAL_TIM_PWM_Start+0x3e>
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bb88:	b2db      	uxtb	r3, r3
 800bb8a:	2b01      	cmp	r3, #1
 800bb8c:	bf14      	ite	ne
 800bb8e:	2301      	movne	r3, #1
 800bb90:	2300      	moveq	r3, #0
 800bb92:	b2db      	uxtb	r3, r3
 800bb94:	e02f      	b.n	800bbf6 <HAL_TIM_PWM_Start+0x9e>
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	2b08      	cmp	r3, #8
 800bb9a:	d109      	bne.n	800bbb0 <HAL_TIM_PWM_Start+0x58>
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bba2:	b2db      	uxtb	r3, r3
 800bba4:	2b01      	cmp	r3, #1
 800bba6:	bf14      	ite	ne
 800bba8:	2301      	movne	r3, #1
 800bbaa:	2300      	moveq	r3, #0
 800bbac:	b2db      	uxtb	r3, r3
 800bbae:	e022      	b.n	800bbf6 <HAL_TIM_PWM_Start+0x9e>
 800bbb0:	683b      	ldr	r3, [r7, #0]
 800bbb2:	2b0c      	cmp	r3, #12
 800bbb4:	d109      	bne.n	800bbca <HAL_TIM_PWM_Start+0x72>
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bbbc:	b2db      	uxtb	r3, r3
 800bbbe:	2b01      	cmp	r3, #1
 800bbc0:	bf14      	ite	ne
 800bbc2:	2301      	movne	r3, #1
 800bbc4:	2300      	moveq	r3, #0
 800bbc6:	b2db      	uxtb	r3, r3
 800bbc8:	e015      	b.n	800bbf6 <HAL_TIM_PWM_Start+0x9e>
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	2b10      	cmp	r3, #16
 800bbce:	d109      	bne.n	800bbe4 <HAL_TIM_PWM_Start+0x8c>
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bbd6:	b2db      	uxtb	r3, r3
 800bbd8:	2b01      	cmp	r3, #1
 800bbda:	bf14      	ite	ne
 800bbdc:	2301      	movne	r3, #1
 800bbde:	2300      	moveq	r3, #0
 800bbe0:	b2db      	uxtb	r3, r3
 800bbe2:	e008      	b.n	800bbf6 <HAL_TIM_PWM_Start+0x9e>
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800bbea:	b2db      	uxtb	r3, r3
 800bbec:	2b01      	cmp	r3, #1
 800bbee:	bf14      	ite	ne
 800bbf0:	2301      	movne	r3, #1
 800bbf2:	2300      	moveq	r3, #0
 800bbf4:	b2db      	uxtb	r3, r3
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d001      	beq.n	800bbfe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800bbfa:	2301      	movs	r3, #1
 800bbfc:	e0a1      	b.n	800bd42 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d104      	bne.n	800bc0e <HAL_TIM_PWM_Start+0xb6>
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2202      	movs	r2, #2
 800bc08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bc0c:	e023      	b.n	800bc56 <HAL_TIM_PWM_Start+0xfe>
 800bc0e:	683b      	ldr	r3, [r7, #0]
 800bc10:	2b04      	cmp	r3, #4
 800bc12:	d104      	bne.n	800bc1e <HAL_TIM_PWM_Start+0xc6>
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2202      	movs	r2, #2
 800bc18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bc1c:	e01b      	b.n	800bc56 <HAL_TIM_PWM_Start+0xfe>
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	2b08      	cmp	r3, #8
 800bc22:	d104      	bne.n	800bc2e <HAL_TIM_PWM_Start+0xd6>
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	2202      	movs	r2, #2
 800bc28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bc2c:	e013      	b.n	800bc56 <HAL_TIM_PWM_Start+0xfe>
 800bc2e:	683b      	ldr	r3, [r7, #0]
 800bc30:	2b0c      	cmp	r3, #12
 800bc32:	d104      	bne.n	800bc3e <HAL_TIM_PWM_Start+0xe6>
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	2202      	movs	r2, #2
 800bc38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bc3c:	e00b      	b.n	800bc56 <HAL_TIM_PWM_Start+0xfe>
 800bc3e:	683b      	ldr	r3, [r7, #0]
 800bc40:	2b10      	cmp	r3, #16
 800bc42:	d104      	bne.n	800bc4e <HAL_TIM_PWM_Start+0xf6>
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	2202      	movs	r2, #2
 800bc48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bc4c:	e003      	b.n	800bc56 <HAL_TIM_PWM_Start+0xfe>
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	2202      	movs	r2, #2
 800bc52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	2201      	movs	r2, #1
 800bc5c:	6839      	ldr	r1, [r7, #0]
 800bc5e:	4618      	mov	r0, r3
 800bc60:	f001 f932 	bl	800cec8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	4a38      	ldr	r2, [pc, #224]	@ (800bd4c <HAL_TIM_PWM_Start+0x1f4>)
 800bc6a:	4293      	cmp	r3, r2
 800bc6c:	d013      	beq.n	800bc96 <HAL_TIM_PWM_Start+0x13e>
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	4a37      	ldr	r2, [pc, #220]	@ (800bd50 <HAL_TIM_PWM_Start+0x1f8>)
 800bc74:	4293      	cmp	r3, r2
 800bc76:	d00e      	beq.n	800bc96 <HAL_TIM_PWM_Start+0x13e>
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	4a35      	ldr	r2, [pc, #212]	@ (800bd54 <HAL_TIM_PWM_Start+0x1fc>)
 800bc7e:	4293      	cmp	r3, r2
 800bc80:	d009      	beq.n	800bc96 <HAL_TIM_PWM_Start+0x13e>
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	4a34      	ldr	r2, [pc, #208]	@ (800bd58 <HAL_TIM_PWM_Start+0x200>)
 800bc88:	4293      	cmp	r3, r2
 800bc8a:	d004      	beq.n	800bc96 <HAL_TIM_PWM_Start+0x13e>
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	4a32      	ldr	r2, [pc, #200]	@ (800bd5c <HAL_TIM_PWM_Start+0x204>)
 800bc92:	4293      	cmp	r3, r2
 800bc94:	d101      	bne.n	800bc9a <HAL_TIM_PWM_Start+0x142>
 800bc96:	2301      	movs	r3, #1
 800bc98:	e000      	b.n	800bc9c <HAL_TIM_PWM_Start+0x144>
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d007      	beq.n	800bcb0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bcae:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	4a25      	ldr	r2, [pc, #148]	@ (800bd4c <HAL_TIM_PWM_Start+0x1f4>)
 800bcb6:	4293      	cmp	r3, r2
 800bcb8:	d022      	beq.n	800bd00 <HAL_TIM_PWM_Start+0x1a8>
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bcc2:	d01d      	beq.n	800bd00 <HAL_TIM_PWM_Start+0x1a8>
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	4a25      	ldr	r2, [pc, #148]	@ (800bd60 <HAL_TIM_PWM_Start+0x208>)
 800bcca:	4293      	cmp	r3, r2
 800bccc:	d018      	beq.n	800bd00 <HAL_TIM_PWM_Start+0x1a8>
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	4a24      	ldr	r2, [pc, #144]	@ (800bd64 <HAL_TIM_PWM_Start+0x20c>)
 800bcd4:	4293      	cmp	r3, r2
 800bcd6:	d013      	beq.n	800bd00 <HAL_TIM_PWM_Start+0x1a8>
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	4a22      	ldr	r2, [pc, #136]	@ (800bd68 <HAL_TIM_PWM_Start+0x210>)
 800bcde:	4293      	cmp	r3, r2
 800bce0:	d00e      	beq.n	800bd00 <HAL_TIM_PWM_Start+0x1a8>
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	4a1a      	ldr	r2, [pc, #104]	@ (800bd50 <HAL_TIM_PWM_Start+0x1f8>)
 800bce8:	4293      	cmp	r3, r2
 800bcea:	d009      	beq.n	800bd00 <HAL_TIM_PWM_Start+0x1a8>
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	4a1e      	ldr	r2, [pc, #120]	@ (800bd6c <HAL_TIM_PWM_Start+0x214>)
 800bcf2:	4293      	cmp	r3, r2
 800bcf4:	d004      	beq.n	800bd00 <HAL_TIM_PWM_Start+0x1a8>
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	4a16      	ldr	r2, [pc, #88]	@ (800bd54 <HAL_TIM_PWM_Start+0x1fc>)
 800bcfc:	4293      	cmp	r3, r2
 800bcfe:	d115      	bne.n	800bd2c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	689a      	ldr	r2, [r3, #8]
 800bd06:	4b1a      	ldr	r3, [pc, #104]	@ (800bd70 <HAL_TIM_PWM_Start+0x218>)
 800bd08:	4013      	ands	r3, r2
 800bd0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	2b06      	cmp	r3, #6
 800bd10:	d015      	beq.n	800bd3e <HAL_TIM_PWM_Start+0x1e6>
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd18:	d011      	beq.n	800bd3e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	681a      	ldr	r2, [r3, #0]
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	f042 0201 	orr.w	r2, r2, #1
 800bd28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd2a:	e008      	b.n	800bd3e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	681a      	ldr	r2, [r3, #0]
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	f042 0201 	orr.w	r2, r2, #1
 800bd3a:	601a      	str	r2, [r3, #0]
 800bd3c:	e000      	b.n	800bd40 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd3e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bd40:	2300      	movs	r3, #0
}
 800bd42:	4618      	mov	r0, r3
 800bd44:	3710      	adds	r7, #16
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}
 800bd4a:	bf00      	nop
 800bd4c:	40010000 	.word	0x40010000
 800bd50:	40010400 	.word	0x40010400
 800bd54:	40014000 	.word	0x40014000
 800bd58:	40014400 	.word	0x40014400
 800bd5c:	40014800 	.word	0x40014800
 800bd60:	40000400 	.word	0x40000400
 800bd64:	40000800 	.word	0x40000800
 800bd68:	40000c00 	.word	0x40000c00
 800bd6c:	40001800 	.word	0x40001800
 800bd70:	00010007 	.word	0x00010007

0800bd74 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b086      	sub	sp, #24
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
 800bd7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d101      	bne.n	800bd88 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800bd84:	2301      	movs	r3, #1
 800bd86:	e08f      	b.n	800bea8 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bd8e:	b2db      	uxtb	r3, r3
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d106      	bne.n	800bda2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2200      	movs	r2, #0
 800bd98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800bd9c:	6878      	ldr	r0, [r7, #4]
 800bd9e:	f7f6 f883 	bl	8001ea8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	2202      	movs	r2, #2
 800bda6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	6899      	ldr	r1, [r3, #8]
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681a      	ldr	r2, [r3, #0]
 800bdb4:	4b3e      	ldr	r3, [pc, #248]	@ (800beb0 <HAL_TIM_Encoder_Init+0x13c>)
 800bdb6:	400b      	ands	r3, r1
 800bdb8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681a      	ldr	r2, [r3, #0]
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	3304      	adds	r3, #4
 800bdc2:	4619      	mov	r1, r3
 800bdc4:	4610      	mov	r0, r2
 800bdc6:	f000 fc65 	bl	800c694 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	689b      	ldr	r3, [r3, #8]
 800bdd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	699b      	ldr	r3, [r3, #24]
 800bdd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	6a1b      	ldr	r3, [r3, #32]
 800bde0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	697a      	ldr	r2, [r7, #20]
 800bde8:	4313      	orrs	r3, r2
 800bdea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800bdec:	693a      	ldr	r2, [r7, #16]
 800bdee:	4b31      	ldr	r3, [pc, #196]	@ (800beb4 <HAL_TIM_Encoder_Init+0x140>)
 800bdf0:	4013      	ands	r3, r2
 800bdf2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800bdf4:	683b      	ldr	r3, [r7, #0]
 800bdf6:	689a      	ldr	r2, [r3, #8]
 800bdf8:	683b      	ldr	r3, [r7, #0]
 800bdfa:	699b      	ldr	r3, [r3, #24]
 800bdfc:	021b      	lsls	r3, r3, #8
 800bdfe:	4313      	orrs	r3, r2
 800be00:	693a      	ldr	r2, [r7, #16]
 800be02:	4313      	orrs	r3, r2
 800be04:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800be06:	693a      	ldr	r2, [r7, #16]
 800be08:	4b2b      	ldr	r3, [pc, #172]	@ (800beb8 <HAL_TIM_Encoder_Init+0x144>)
 800be0a:	4013      	ands	r3, r2
 800be0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800be0e:	693a      	ldr	r2, [r7, #16]
 800be10:	4b2a      	ldr	r3, [pc, #168]	@ (800bebc <HAL_TIM_Encoder_Init+0x148>)
 800be12:	4013      	ands	r3, r2
 800be14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	68da      	ldr	r2, [r3, #12]
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	69db      	ldr	r3, [r3, #28]
 800be1e:	021b      	lsls	r3, r3, #8
 800be20:	4313      	orrs	r3, r2
 800be22:	693a      	ldr	r2, [r7, #16]
 800be24:	4313      	orrs	r3, r2
 800be26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	691b      	ldr	r3, [r3, #16]
 800be2c:	011a      	lsls	r2, r3, #4
 800be2e:	683b      	ldr	r3, [r7, #0]
 800be30:	6a1b      	ldr	r3, [r3, #32]
 800be32:	031b      	lsls	r3, r3, #12
 800be34:	4313      	orrs	r3, r2
 800be36:	693a      	ldr	r2, [r7, #16]
 800be38:	4313      	orrs	r3, r2
 800be3a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800be42:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800be4a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800be4c:	683b      	ldr	r3, [r7, #0]
 800be4e:	685a      	ldr	r2, [r3, #4]
 800be50:	683b      	ldr	r3, [r7, #0]
 800be52:	695b      	ldr	r3, [r3, #20]
 800be54:	011b      	lsls	r3, r3, #4
 800be56:	4313      	orrs	r3, r2
 800be58:	68fa      	ldr	r2, [r7, #12]
 800be5a:	4313      	orrs	r3, r2
 800be5c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	697a      	ldr	r2, [r7, #20]
 800be64:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	693a      	ldr	r2, [r7, #16]
 800be6c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	68fa      	ldr	r2, [r7, #12]
 800be74:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	2201      	movs	r2, #1
 800be7a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	2201      	movs	r2, #1
 800be82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	2201      	movs	r2, #1
 800be8a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	2201      	movs	r2, #1
 800be92:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	2201      	movs	r2, #1
 800be9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	2201      	movs	r2, #1
 800bea2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bea6:	2300      	movs	r3, #0
}
 800bea8:	4618      	mov	r0, r3
 800beaa:	3718      	adds	r7, #24
 800beac:	46bd      	mov	sp, r7
 800beae:	bd80      	pop	{r7, pc}
 800beb0:	fffebff8 	.word	0xfffebff8
 800beb4:	fffffcfc 	.word	0xfffffcfc
 800beb8:	fffff3f3 	.word	0xfffff3f3
 800bebc:	ffff0f0f 	.word	0xffff0f0f

0800bec0 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bec0:	b580      	push	{r7, lr}
 800bec2:	b084      	sub	sp, #16
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
 800bec8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bed0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bed8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bee0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bee8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800beea:	683b      	ldr	r3, [r7, #0]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d110      	bne.n	800bf12 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bef0:	7bfb      	ldrb	r3, [r7, #15]
 800bef2:	2b01      	cmp	r3, #1
 800bef4:	d102      	bne.n	800befc <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800bef6:	7b7b      	ldrb	r3, [r7, #13]
 800bef8:	2b01      	cmp	r3, #1
 800befa:	d001      	beq.n	800bf00 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800befc:	2301      	movs	r3, #1
 800befe:	e089      	b.n	800c014 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2202      	movs	r2, #2
 800bf04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	2202      	movs	r2, #2
 800bf0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bf10:	e031      	b.n	800bf76 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800bf12:	683b      	ldr	r3, [r7, #0]
 800bf14:	2b04      	cmp	r3, #4
 800bf16:	d110      	bne.n	800bf3a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800bf18:	7bbb      	ldrb	r3, [r7, #14]
 800bf1a:	2b01      	cmp	r3, #1
 800bf1c:	d102      	bne.n	800bf24 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bf1e:	7b3b      	ldrb	r3, [r7, #12]
 800bf20:	2b01      	cmp	r3, #1
 800bf22:	d001      	beq.n	800bf28 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800bf24:	2301      	movs	r3, #1
 800bf26:	e075      	b.n	800c014 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	2202      	movs	r2, #2
 800bf2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	2202      	movs	r2, #2
 800bf34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bf38:	e01d      	b.n	800bf76 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bf3a:	7bfb      	ldrb	r3, [r7, #15]
 800bf3c:	2b01      	cmp	r3, #1
 800bf3e:	d108      	bne.n	800bf52 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800bf40:	7bbb      	ldrb	r3, [r7, #14]
 800bf42:	2b01      	cmp	r3, #1
 800bf44:	d105      	bne.n	800bf52 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bf46:	7b7b      	ldrb	r3, [r7, #13]
 800bf48:	2b01      	cmp	r3, #1
 800bf4a:	d102      	bne.n	800bf52 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bf4c:	7b3b      	ldrb	r3, [r7, #12]
 800bf4e:	2b01      	cmp	r3, #1
 800bf50:	d001      	beq.n	800bf56 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800bf52:	2301      	movs	r3, #1
 800bf54:	e05e      	b.n	800c014 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2202      	movs	r2, #2
 800bf5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	2202      	movs	r2, #2
 800bf62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	2202      	movs	r2, #2
 800bf6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	2202      	movs	r2, #2
 800bf72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800bf76:	683b      	ldr	r3, [r7, #0]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d003      	beq.n	800bf84 <HAL_TIM_Encoder_Start_IT+0xc4>
 800bf7c:	683b      	ldr	r3, [r7, #0]
 800bf7e:	2b04      	cmp	r3, #4
 800bf80:	d010      	beq.n	800bfa4 <HAL_TIM_Encoder_Start_IT+0xe4>
 800bf82:	e01f      	b.n	800bfc4 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	2201      	movs	r2, #1
 800bf8a:	2100      	movs	r1, #0
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	f000 ff9b 	bl	800cec8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	68da      	ldr	r2, [r3, #12]
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	f042 0202 	orr.w	r2, r2, #2
 800bfa0:	60da      	str	r2, [r3, #12]
      break;
 800bfa2:	e02e      	b.n	800c002 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	2201      	movs	r2, #1
 800bfaa:	2104      	movs	r1, #4
 800bfac:	4618      	mov	r0, r3
 800bfae:	f000 ff8b 	bl	800cec8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	68da      	ldr	r2, [r3, #12]
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	f042 0204 	orr.w	r2, r2, #4
 800bfc0:	60da      	str	r2, [r3, #12]
      break;
 800bfc2:	e01e      	b.n	800c002 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	2201      	movs	r2, #1
 800bfca:	2100      	movs	r1, #0
 800bfcc:	4618      	mov	r0, r3
 800bfce:	f000 ff7b 	bl	800cec8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	2201      	movs	r2, #1
 800bfd8:	2104      	movs	r1, #4
 800bfda:	4618      	mov	r0, r3
 800bfdc:	f000 ff74 	bl	800cec8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	68da      	ldr	r2, [r3, #12]
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	f042 0202 	orr.w	r2, r2, #2
 800bfee:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	68da      	ldr	r2, [r3, #12]
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	f042 0204 	orr.w	r2, r2, #4
 800bffe:	60da      	str	r2, [r3, #12]
      break;
 800c000:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	681a      	ldr	r2, [r3, #0]
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	f042 0201 	orr.w	r2, r2, #1
 800c010:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c012:	2300      	movs	r3, #0
}
 800c014:	4618      	mov	r0, r3
 800c016:	3710      	adds	r7, #16
 800c018:	46bd      	mov	sp, r7
 800c01a:	bd80      	pop	{r7, pc}

0800c01c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b084      	sub	sp, #16
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	68db      	ldr	r3, [r3, #12]
 800c02a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	691b      	ldr	r3, [r3, #16]
 800c032:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c034:	68bb      	ldr	r3, [r7, #8]
 800c036:	f003 0302 	and.w	r3, r3, #2
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d020      	beq.n	800c080 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	f003 0302 	and.w	r3, r3, #2
 800c044:	2b00      	cmp	r3, #0
 800c046:	d01b      	beq.n	800c080 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	f06f 0202 	mvn.w	r2, #2
 800c050:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	2201      	movs	r2, #1
 800c056:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	699b      	ldr	r3, [r3, #24]
 800c05e:	f003 0303 	and.w	r3, r3, #3
 800c062:	2b00      	cmp	r3, #0
 800c064:	d003      	beq.n	800c06e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c066:	6878      	ldr	r0, [r7, #4]
 800c068:	f7f4 fef8 	bl	8000e5c <HAL_TIM_IC_CaptureCallback>
 800c06c:	e005      	b.n	800c07a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c06e:	6878      	ldr	r0, [r7, #4]
 800c070:	f000 faf2 	bl	800c658 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c074:	6878      	ldr	r0, [r7, #4]
 800c076:	f000 faf9 	bl	800c66c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	2200      	movs	r2, #0
 800c07e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c080:	68bb      	ldr	r3, [r7, #8]
 800c082:	f003 0304 	and.w	r3, r3, #4
 800c086:	2b00      	cmp	r3, #0
 800c088:	d020      	beq.n	800c0cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	f003 0304 	and.w	r3, r3, #4
 800c090:	2b00      	cmp	r3, #0
 800c092:	d01b      	beq.n	800c0cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	f06f 0204 	mvn.w	r2, #4
 800c09c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	2202      	movs	r2, #2
 800c0a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	699b      	ldr	r3, [r3, #24]
 800c0aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d003      	beq.n	800c0ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c0b2:	6878      	ldr	r0, [r7, #4]
 800c0b4:	f7f4 fed2 	bl	8000e5c <HAL_TIM_IC_CaptureCallback>
 800c0b8:	e005      	b.n	800c0c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c0ba:	6878      	ldr	r0, [r7, #4]
 800c0bc:	f000 facc 	bl	800c658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c0c0:	6878      	ldr	r0, [r7, #4]
 800c0c2:	f000 fad3 	bl	800c66c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	2200      	movs	r2, #0
 800c0ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c0cc:	68bb      	ldr	r3, [r7, #8]
 800c0ce:	f003 0308 	and.w	r3, r3, #8
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d020      	beq.n	800c118 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	f003 0308 	and.w	r3, r3, #8
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d01b      	beq.n	800c118 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	f06f 0208 	mvn.w	r2, #8
 800c0e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	2204      	movs	r2, #4
 800c0ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	69db      	ldr	r3, [r3, #28]
 800c0f6:	f003 0303 	and.w	r3, r3, #3
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d003      	beq.n	800c106 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c0fe:	6878      	ldr	r0, [r7, #4]
 800c100:	f7f4 feac 	bl	8000e5c <HAL_TIM_IC_CaptureCallback>
 800c104:	e005      	b.n	800c112 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c106:	6878      	ldr	r0, [r7, #4]
 800c108:	f000 faa6 	bl	800c658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c10c:	6878      	ldr	r0, [r7, #4]
 800c10e:	f000 faad 	bl	800c66c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	2200      	movs	r2, #0
 800c116:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	f003 0310 	and.w	r3, r3, #16
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d020      	beq.n	800c164 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	f003 0310 	and.w	r3, r3, #16
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d01b      	beq.n	800c164 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	f06f 0210 	mvn.w	r2, #16
 800c134:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	2208      	movs	r2, #8
 800c13a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	69db      	ldr	r3, [r3, #28]
 800c142:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c146:	2b00      	cmp	r3, #0
 800c148:	d003      	beq.n	800c152 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c14a:	6878      	ldr	r0, [r7, #4]
 800c14c:	f7f4 fe86 	bl	8000e5c <HAL_TIM_IC_CaptureCallback>
 800c150:	e005      	b.n	800c15e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c152:	6878      	ldr	r0, [r7, #4]
 800c154:	f000 fa80 	bl	800c658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c158:	6878      	ldr	r0, [r7, #4]
 800c15a:	f000 fa87 	bl	800c66c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2200      	movs	r2, #0
 800c162:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c164:	68bb      	ldr	r3, [r7, #8]
 800c166:	f003 0301 	and.w	r3, r3, #1
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d00c      	beq.n	800c188 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	f003 0301 	and.w	r3, r3, #1
 800c174:	2b00      	cmp	r3, #0
 800c176:	d007      	beq.n	800c188 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f06f 0201 	mvn.w	r2, #1
 800c180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c182:	6878      	ldr	r0, [r7, #4]
 800c184:	f000 fa5e 	bl	800c644 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d104      	bne.n	800c19c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d00c      	beq.n	800c1b6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d007      	beq.n	800c1b6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c1ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c1b0:	6878      	ldr	r0, [r7, #4]
 800c1b2:	f000 ff47 	bl	800d044 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c1b6:	68bb      	ldr	r3, [r7, #8]
 800c1b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d00c      	beq.n	800c1da <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d007      	beq.n	800c1da <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c1d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c1d4:	6878      	ldr	r0, [r7, #4]
 800c1d6:	f000 ff3f 	bl	800d058 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c1da:	68bb      	ldr	r3, [r7, #8]
 800c1dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d00c      	beq.n	800c1fe <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d007      	beq.n	800c1fe <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c1f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c1f8:	6878      	ldr	r0, [r7, #4]
 800c1fa:	f000 fa41 	bl	800c680 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c1fe:	68bb      	ldr	r3, [r7, #8]
 800c200:	f003 0320 	and.w	r3, r3, #32
 800c204:	2b00      	cmp	r3, #0
 800c206:	d00c      	beq.n	800c222 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	f003 0320 	and.w	r3, r3, #32
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d007      	beq.n	800c222 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	f06f 0220 	mvn.w	r2, #32
 800c21a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c21c:	6878      	ldr	r0, [r7, #4]
 800c21e:	f000 ff07 	bl	800d030 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c222:	bf00      	nop
 800c224:	3710      	adds	r7, #16
 800c226:	46bd      	mov	sp, r7
 800c228:	bd80      	pop	{r7, pc}
	...

0800c22c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c22c:	b580      	push	{r7, lr}
 800c22e:	b086      	sub	sp, #24
 800c230:	af00      	add	r7, sp, #0
 800c232:	60f8      	str	r0, [r7, #12]
 800c234:	60b9      	str	r1, [r7, #8]
 800c236:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c238:	2300      	movs	r3, #0
 800c23a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c242:	2b01      	cmp	r3, #1
 800c244:	d101      	bne.n	800c24a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c246:	2302      	movs	r3, #2
 800c248:	e0ff      	b.n	800c44a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	2201      	movs	r2, #1
 800c24e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	2b14      	cmp	r3, #20
 800c256:	f200 80f0 	bhi.w	800c43a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c25a:	a201      	add	r2, pc, #4	@ (adr r2, 800c260 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c25c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c260:	0800c2b5 	.word	0x0800c2b5
 800c264:	0800c43b 	.word	0x0800c43b
 800c268:	0800c43b 	.word	0x0800c43b
 800c26c:	0800c43b 	.word	0x0800c43b
 800c270:	0800c2f5 	.word	0x0800c2f5
 800c274:	0800c43b 	.word	0x0800c43b
 800c278:	0800c43b 	.word	0x0800c43b
 800c27c:	0800c43b 	.word	0x0800c43b
 800c280:	0800c337 	.word	0x0800c337
 800c284:	0800c43b 	.word	0x0800c43b
 800c288:	0800c43b 	.word	0x0800c43b
 800c28c:	0800c43b 	.word	0x0800c43b
 800c290:	0800c377 	.word	0x0800c377
 800c294:	0800c43b 	.word	0x0800c43b
 800c298:	0800c43b 	.word	0x0800c43b
 800c29c:	0800c43b 	.word	0x0800c43b
 800c2a0:	0800c3b9 	.word	0x0800c3b9
 800c2a4:	0800c43b 	.word	0x0800c43b
 800c2a8:	0800c43b 	.word	0x0800c43b
 800c2ac:	0800c43b 	.word	0x0800c43b
 800c2b0:	0800c3f9 	.word	0x0800c3f9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	68b9      	ldr	r1, [r7, #8]
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	f000 fa90 	bl	800c7e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	699a      	ldr	r2, [r3, #24]
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	f042 0208 	orr.w	r2, r2, #8
 800c2ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	699a      	ldr	r2, [r3, #24]
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	f022 0204 	bic.w	r2, r2, #4
 800c2de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	6999      	ldr	r1, [r3, #24]
 800c2e6:	68bb      	ldr	r3, [r7, #8]
 800c2e8:	691a      	ldr	r2, [r3, #16]
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	430a      	orrs	r2, r1
 800c2f0:	619a      	str	r2, [r3, #24]
      break;
 800c2f2:	e0a5      	b.n	800c440 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	68b9      	ldr	r1, [r7, #8]
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f000 fb00 	bl	800c900 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	699a      	ldr	r2, [r3, #24]
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c30e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	699a      	ldr	r2, [r3, #24]
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c31e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	6999      	ldr	r1, [r3, #24]
 800c326:	68bb      	ldr	r3, [r7, #8]
 800c328:	691b      	ldr	r3, [r3, #16]
 800c32a:	021a      	lsls	r2, r3, #8
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	430a      	orrs	r2, r1
 800c332:	619a      	str	r2, [r3, #24]
      break;
 800c334:	e084      	b.n	800c440 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	68b9      	ldr	r1, [r7, #8]
 800c33c:	4618      	mov	r0, r3
 800c33e:	f000 fb69 	bl	800ca14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	69da      	ldr	r2, [r3, #28]
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	f042 0208 	orr.w	r2, r2, #8
 800c350:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	69da      	ldr	r2, [r3, #28]
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	f022 0204 	bic.w	r2, r2, #4
 800c360:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	69d9      	ldr	r1, [r3, #28]
 800c368:	68bb      	ldr	r3, [r7, #8]
 800c36a:	691a      	ldr	r2, [r3, #16]
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	430a      	orrs	r2, r1
 800c372:	61da      	str	r2, [r3, #28]
      break;
 800c374:	e064      	b.n	800c440 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	68b9      	ldr	r1, [r7, #8]
 800c37c:	4618      	mov	r0, r3
 800c37e:	f000 fbd1 	bl	800cb24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	69da      	ldr	r2, [r3, #28]
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c390:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	69da      	ldr	r2, [r3, #28]
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c3a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	69d9      	ldr	r1, [r3, #28]
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	691b      	ldr	r3, [r3, #16]
 800c3ac:	021a      	lsls	r2, r3, #8
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	430a      	orrs	r2, r1
 800c3b4:	61da      	str	r2, [r3, #28]
      break;
 800c3b6:	e043      	b.n	800c440 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	68b9      	ldr	r1, [r7, #8]
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f000 fc1a 	bl	800cbf8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	f042 0208 	orr.w	r2, r2, #8
 800c3d2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	f022 0204 	bic.w	r2, r2, #4
 800c3e2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c3ea:	68bb      	ldr	r3, [r7, #8]
 800c3ec:	691a      	ldr	r2, [r3, #16]
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	430a      	orrs	r2, r1
 800c3f4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c3f6:	e023      	b.n	800c440 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	68b9      	ldr	r1, [r7, #8]
 800c3fe:	4618      	mov	r0, r3
 800c400:	f000 fc5e 	bl	800ccc0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c412:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c422:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c42a:	68bb      	ldr	r3, [r7, #8]
 800c42c:	691b      	ldr	r3, [r3, #16]
 800c42e:	021a      	lsls	r2, r3, #8
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	430a      	orrs	r2, r1
 800c436:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c438:	e002      	b.n	800c440 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c43a:	2301      	movs	r3, #1
 800c43c:	75fb      	strb	r3, [r7, #23]
      break;
 800c43e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	2200      	movs	r2, #0
 800c444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c448:	7dfb      	ldrb	r3, [r7, #23]
}
 800c44a:	4618      	mov	r0, r3
 800c44c:	3718      	adds	r7, #24
 800c44e:	46bd      	mov	sp, r7
 800c450:	bd80      	pop	{r7, pc}
 800c452:	bf00      	nop

0800c454 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b084      	sub	sp, #16
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
 800c45c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c45e:	2300      	movs	r3, #0
 800c460:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c468:	2b01      	cmp	r3, #1
 800c46a:	d101      	bne.n	800c470 <HAL_TIM_ConfigClockSource+0x1c>
 800c46c:	2302      	movs	r3, #2
 800c46e:	e0dc      	b.n	800c62a <HAL_TIM_ConfigClockSource+0x1d6>
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2201      	movs	r2, #1
 800c474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	2202      	movs	r2, #2
 800c47c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	689b      	ldr	r3, [r3, #8]
 800c486:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c488:	68ba      	ldr	r2, [r7, #8]
 800c48a:	4b6a      	ldr	r3, [pc, #424]	@ (800c634 <HAL_TIM_ConfigClockSource+0x1e0>)
 800c48c:	4013      	ands	r3, r2
 800c48e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c490:	68bb      	ldr	r3, [r7, #8]
 800c492:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c496:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	68ba      	ldr	r2, [r7, #8]
 800c49e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c4a0:	683b      	ldr	r3, [r7, #0]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	4a64      	ldr	r2, [pc, #400]	@ (800c638 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c4a6:	4293      	cmp	r3, r2
 800c4a8:	f000 80a9 	beq.w	800c5fe <HAL_TIM_ConfigClockSource+0x1aa>
 800c4ac:	4a62      	ldr	r2, [pc, #392]	@ (800c638 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c4ae:	4293      	cmp	r3, r2
 800c4b0:	f200 80ae 	bhi.w	800c610 <HAL_TIM_ConfigClockSource+0x1bc>
 800c4b4:	4a61      	ldr	r2, [pc, #388]	@ (800c63c <HAL_TIM_ConfigClockSource+0x1e8>)
 800c4b6:	4293      	cmp	r3, r2
 800c4b8:	f000 80a1 	beq.w	800c5fe <HAL_TIM_ConfigClockSource+0x1aa>
 800c4bc:	4a5f      	ldr	r2, [pc, #380]	@ (800c63c <HAL_TIM_ConfigClockSource+0x1e8>)
 800c4be:	4293      	cmp	r3, r2
 800c4c0:	f200 80a6 	bhi.w	800c610 <HAL_TIM_ConfigClockSource+0x1bc>
 800c4c4:	4a5e      	ldr	r2, [pc, #376]	@ (800c640 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c4c6:	4293      	cmp	r3, r2
 800c4c8:	f000 8099 	beq.w	800c5fe <HAL_TIM_ConfigClockSource+0x1aa>
 800c4cc:	4a5c      	ldr	r2, [pc, #368]	@ (800c640 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c4ce:	4293      	cmp	r3, r2
 800c4d0:	f200 809e 	bhi.w	800c610 <HAL_TIM_ConfigClockSource+0x1bc>
 800c4d4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c4d8:	f000 8091 	beq.w	800c5fe <HAL_TIM_ConfigClockSource+0x1aa>
 800c4dc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c4e0:	f200 8096 	bhi.w	800c610 <HAL_TIM_ConfigClockSource+0x1bc>
 800c4e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c4e8:	f000 8089 	beq.w	800c5fe <HAL_TIM_ConfigClockSource+0x1aa>
 800c4ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c4f0:	f200 808e 	bhi.w	800c610 <HAL_TIM_ConfigClockSource+0x1bc>
 800c4f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c4f8:	d03e      	beq.n	800c578 <HAL_TIM_ConfigClockSource+0x124>
 800c4fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c4fe:	f200 8087 	bhi.w	800c610 <HAL_TIM_ConfigClockSource+0x1bc>
 800c502:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c506:	f000 8086 	beq.w	800c616 <HAL_TIM_ConfigClockSource+0x1c2>
 800c50a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c50e:	d87f      	bhi.n	800c610 <HAL_TIM_ConfigClockSource+0x1bc>
 800c510:	2b70      	cmp	r3, #112	@ 0x70
 800c512:	d01a      	beq.n	800c54a <HAL_TIM_ConfigClockSource+0xf6>
 800c514:	2b70      	cmp	r3, #112	@ 0x70
 800c516:	d87b      	bhi.n	800c610 <HAL_TIM_ConfigClockSource+0x1bc>
 800c518:	2b60      	cmp	r3, #96	@ 0x60
 800c51a:	d050      	beq.n	800c5be <HAL_TIM_ConfigClockSource+0x16a>
 800c51c:	2b60      	cmp	r3, #96	@ 0x60
 800c51e:	d877      	bhi.n	800c610 <HAL_TIM_ConfigClockSource+0x1bc>
 800c520:	2b50      	cmp	r3, #80	@ 0x50
 800c522:	d03c      	beq.n	800c59e <HAL_TIM_ConfigClockSource+0x14a>
 800c524:	2b50      	cmp	r3, #80	@ 0x50
 800c526:	d873      	bhi.n	800c610 <HAL_TIM_ConfigClockSource+0x1bc>
 800c528:	2b40      	cmp	r3, #64	@ 0x40
 800c52a:	d058      	beq.n	800c5de <HAL_TIM_ConfigClockSource+0x18a>
 800c52c:	2b40      	cmp	r3, #64	@ 0x40
 800c52e:	d86f      	bhi.n	800c610 <HAL_TIM_ConfigClockSource+0x1bc>
 800c530:	2b30      	cmp	r3, #48	@ 0x30
 800c532:	d064      	beq.n	800c5fe <HAL_TIM_ConfigClockSource+0x1aa>
 800c534:	2b30      	cmp	r3, #48	@ 0x30
 800c536:	d86b      	bhi.n	800c610 <HAL_TIM_ConfigClockSource+0x1bc>
 800c538:	2b20      	cmp	r3, #32
 800c53a:	d060      	beq.n	800c5fe <HAL_TIM_ConfigClockSource+0x1aa>
 800c53c:	2b20      	cmp	r3, #32
 800c53e:	d867      	bhi.n	800c610 <HAL_TIM_ConfigClockSource+0x1bc>
 800c540:	2b00      	cmp	r3, #0
 800c542:	d05c      	beq.n	800c5fe <HAL_TIM_ConfigClockSource+0x1aa>
 800c544:	2b10      	cmp	r3, #16
 800c546:	d05a      	beq.n	800c5fe <HAL_TIM_ConfigClockSource+0x1aa>
 800c548:	e062      	b.n	800c610 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c556:	683b      	ldr	r3, [r7, #0]
 800c558:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c55a:	f000 fc95 	bl	800ce88 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	689b      	ldr	r3, [r3, #8]
 800c564:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c566:	68bb      	ldr	r3, [r7, #8]
 800c568:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c56c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	68ba      	ldr	r2, [r7, #8]
 800c574:	609a      	str	r2, [r3, #8]
      break;
 800c576:	e04f      	b.n	800c618 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c57c:	683b      	ldr	r3, [r7, #0]
 800c57e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c580:	683b      	ldr	r3, [r7, #0]
 800c582:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c584:	683b      	ldr	r3, [r7, #0]
 800c586:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c588:	f000 fc7e 	bl	800ce88 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	689a      	ldr	r2, [r3, #8]
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c59a:	609a      	str	r2, [r3, #8]
      break;
 800c59c:	e03c      	b.n	800c618 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c5a2:	683b      	ldr	r3, [r7, #0]
 800c5a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c5a6:	683b      	ldr	r3, [r7, #0]
 800c5a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c5aa:	461a      	mov	r2, r3
 800c5ac:	f000 fbee 	bl	800cd8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	2150      	movs	r1, #80	@ 0x50
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	f000 fc48 	bl	800ce4c <TIM_ITRx_SetConfig>
      break;
 800c5bc:	e02c      	b.n	800c618 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c5c2:	683b      	ldr	r3, [r7, #0]
 800c5c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c5c6:	683b      	ldr	r3, [r7, #0]
 800c5c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c5ca:	461a      	mov	r2, r3
 800c5cc:	f000 fc0d 	bl	800cdea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	2160      	movs	r1, #96	@ 0x60
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	f000 fc38 	bl	800ce4c <TIM_ITRx_SetConfig>
      break;
 800c5dc:	e01c      	b.n	800c618 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c5e6:	683b      	ldr	r3, [r7, #0]
 800c5e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c5ea:	461a      	mov	r2, r3
 800c5ec:	f000 fbce 	bl	800cd8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	2140      	movs	r1, #64	@ 0x40
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	f000 fc28 	bl	800ce4c <TIM_ITRx_SetConfig>
      break;
 800c5fc:	e00c      	b.n	800c618 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681a      	ldr	r2, [r3, #0]
 800c602:	683b      	ldr	r3, [r7, #0]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	4619      	mov	r1, r3
 800c608:	4610      	mov	r0, r2
 800c60a:	f000 fc1f 	bl	800ce4c <TIM_ITRx_SetConfig>
      break;
 800c60e:	e003      	b.n	800c618 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800c610:	2301      	movs	r3, #1
 800c612:	73fb      	strb	r3, [r7, #15]
      break;
 800c614:	e000      	b.n	800c618 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800c616:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2201      	movs	r2, #1
 800c61c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2200      	movs	r2, #0
 800c624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c628:	7bfb      	ldrb	r3, [r7, #15]
}
 800c62a:	4618      	mov	r0, r3
 800c62c:	3710      	adds	r7, #16
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd80      	pop	{r7, pc}
 800c632:	bf00      	nop
 800c634:	ffceff88 	.word	0xffceff88
 800c638:	00100040 	.word	0x00100040
 800c63c:	00100030 	.word	0x00100030
 800c640:	00100020 	.word	0x00100020

0800c644 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c644:	b480      	push	{r7}
 800c646:	b083      	sub	sp, #12
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c64c:	bf00      	nop
 800c64e:	370c      	adds	r7, #12
 800c650:	46bd      	mov	sp, r7
 800c652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c656:	4770      	bx	lr

0800c658 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c658:	b480      	push	{r7}
 800c65a:	b083      	sub	sp, #12
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c660:	bf00      	nop
 800c662:	370c      	adds	r7, #12
 800c664:	46bd      	mov	sp, r7
 800c666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66a:	4770      	bx	lr

0800c66c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c66c:	b480      	push	{r7}
 800c66e:	b083      	sub	sp, #12
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c674:	bf00      	nop
 800c676:	370c      	adds	r7, #12
 800c678:	46bd      	mov	sp, r7
 800c67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c67e:	4770      	bx	lr

0800c680 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c680:	b480      	push	{r7}
 800c682:	b083      	sub	sp, #12
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c688:	bf00      	nop
 800c68a:	370c      	adds	r7, #12
 800c68c:	46bd      	mov	sp, r7
 800c68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c692:	4770      	bx	lr

0800c694 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c694:	b480      	push	{r7}
 800c696:	b085      	sub	sp, #20
 800c698:	af00      	add	r7, sp, #0
 800c69a:	6078      	str	r0, [r7, #4]
 800c69c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	4a46      	ldr	r2, [pc, #280]	@ (800c7c0 <TIM_Base_SetConfig+0x12c>)
 800c6a8:	4293      	cmp	r3, r2
 800c6aa:	d013      	beq.n	800c6d4 <TIM_Base_SetConfig+0x40>
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6b2:	d00f      	beq.n	800c6d4 <TIM_Base_SetConfig+0x40>
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	4a43      	ldr	r2, [pc, #268]	@ (800c7c4 <TIM_Base_SetConfig+0x130>)
 800c6b8:	4293      	cmp	r3, r2
 800c6ba:	d00b      	beq.n	800c6d4 <TIM_Base_SetConfig+0x40>
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	4a42      	ldr	r2, [pc, #264]	@ (800c7c8 <TIM_Base_SetConfig+0x134>)
 800c6c0:	4293      	cmp	r3, r2
 800c6c2:	d007      	beq.n	800c6d4 <TIM_Base_SetConfig+0x40>
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	4a41      	ldr	r2, [pc, #260]	@ (800c7cc <TIM_Base_SetConfig+0x138>)
 800c6c8:	4293      	cmp	r3, r2
 800c6ca:	d003      	beq.n	800c6d4 <TIM_Base_SetConfig+0x40>
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	4a40      	ldr	r2, [pc, #256]	@ (800c7d0 <TIM_Base_SetConfig+0x13c>)
 800c6d0:	4293      	cmp	r3, r2
 800c6d2:	d108      	bne.n	800c6e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	685b      	ldr	r3, [r3, #4]
 800c6e0:	68fa      	ldr	r2, [r7, #12]
 800c6e2:	4313      	orrs	r3, r2
 800c6e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	4a35      	ldr	r2, [pc, #212]	@ (800c7c0 <TIM_Base_SetConfig+0x12c>)
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	d01f      	beq.n	800c72e <TIM_Base_SetConfig+0x9a>
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6f4:	d01b      	beq.n	800c72e <TIM_Base_SetConfig+0x9a>
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	4a32      	ldr	r2, [pc, #200]	@ (800c7c4 <TIM_Base_SetConfig+0x130>)
 800c6fa:	4293      	cmp	r3, r2
 800c6fc:	d017      	beq.n	800c72e <TIM_Base_SetConfig+0x9a>
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	4a31      	ldr	r2, [pc, #196]	@ (800c7c8 <TIM_Base_SetConfig+0x134>)
 800c702:	4293      	cmp	r3, r2
 800c704:	d013      	beq.n	800c72e <TIM_Base_SetConfig+0x9a>
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	4a30      	ldr	r2, [pc, #192]	@ (800c7cc <TIM_Base_SetConfig+0x138>)
 800c70a:	4293      	cmp	r3, r2
 800c70c:	d00f      	beq.n	800c72e <TIM_Base_SetConfig+0x9a>
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	4a2f      	ldr	r2, [pc, #188]	@ (800c7d0 <TIM_Base_SetConfig+0x13c>)
 800c712:	4293      	cmp	r3, r2
 800c714:	d00b      	beq.n	800c72e <TIM_Base_SetConfig+0x9a>
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	4a2e      	ldr	r2, [pc, #184]	@ (800c7d4 <TIM_Base_SetConfig+0x140>)
 800c71a:	4293      	cmp	r3, r2
 800c71c:	d007      	beq.n	800c72e <TIM_Base_SetConfig+0x9a>
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	4a2d      	ldr	r2, [pc, #180]	@ (800c7d8 <TIM_Base_SetConfig+0x144>)
 800c722:	4293      	cmp	r3, r2
 800c724:	d003      	beq.n	800c72e <TIM_Base_SetConfig+0x9a>
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	4a2c      	ldr	r2, [pc, #176]	@ (800c7dc <TIM_Base_SetConfig+0x148>)
 800c72a:	4293      	cmp	r3, r2
 800c72c:	d108      	bne.n	800c740 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c734:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c736:	683b      	ldr	r3, [r7, #0]
 800c738:	68db      	ldr	r3, [r3, #12]
 800c73a:	68fa      	ldr	r2, [r7, #12]
 800c73c:	4313      	orrs	r3, r2
 800c73e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	695b      	ldr	r3, [r3, #20]
 800c74a:	4313      	orrs	r3, r2
 800c74c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	68fa      	ldr	r2, [r7, #12]
 800c752:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c754:	683b      	ldr	r3, [r7, #0]
 800c756:	689a      	ldr	r2, [r3, #8]
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c75c:	683b      	ldr	r3, [r7, #0]
 800c75e:	681a      	ldr	r2, [r3, #0]
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	4a16      	ldr	r2, [pc, #88]	@ (800c7c0 <TIM_Base_SetConfig+0x12c>)
 800c768:	4293      	cmp	r3, r2
 800c76a:	d00f      	beq.n	800c78c <TIM_Base_SetConfig+0xf8>
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	4a18      	ldr	r2, [pc, #96]	@ (800c7d0 <TIM_Base_SetConfig+0x13c>)
 800c770:	4293      	cmp	r3, r2
 800c772:	d00b      	beq.n	800c78c <TIM_Base_SetConfig+0xf8>
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	4a17      	ldr	r2, [pc, #92]	@ (800c7d4 <TIM_Base_SetConfig+0x140>)
 800c778:	4293      	cmp	r3, r2
 800c77a:	d007      	beq.n	800c78c <TIM_Base_SetConfig+0xf8>
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	4a16      	ldr	r2, [pc, #88]	@ (800c7d8 <TIM_Base_SetConfig+0x144>)
 800c780:	4293      	cmp	r3, r2
 800c782:	d003      	beq.n	800c78c <TIM_Base_SetConfig+0xf8>
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	4a15      	ldr	r2, [pc, #84]	@ (800c7dc <TIM_Base_SetConfig+0x148>)
 800c788:	4293      	cmp	r3, r2
 800c78a:	d103      	bne.n	800c794 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c78c:	683b      	ldr	r3, [r7, #0]
 800c78e:	691a      	ldr	r2, [r3, #16]
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	2201      	movs	r2, #1
 800c798:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	691b      	ldr	r3, [r3, #16]
 800c79e:	f003 0301 	and.w	r3, r3, #1
 800c7a2:	2b01      	cmp	r3, #1
 800c7a4:	d105      	bne.n	800c7b2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	691b      	ldr	r3, [r3, #16]
 800c7aa:	f023 0201 	bic.w	r2, r3, #1
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	611a      	str	r2, [r3, #16]
  }
}
 800c7b2:	bf00      	nop
 800c7b4:	3714      	adds	r7, #20
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7bc:	4770      	bx	lr
 800c7be:	bf00      	nop
 800c7c0:	40010000 	.word	0x40010000
 800c7c4:	40000400 	.word	0x40000400
 800c7c8:	40000800 	.word	0x40000800
 800c7cc:	40000c00 	.word	0x40000c00
 800c7d0:	40010400 	.word	0x40010400
 800c7d4:	40014000 	.word	0x40014000
 800c7d8:	40014400 	.word	0x40014400
 800c7dc:	40014800 	.word	0x40014800

0800c7e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c7e0:	b480      	push	{r7}
 800c7e2:	b087      	sub	sp, #28
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]
 800c7e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	6a1b      	ldr	r3, [r3, #32]
 800c7ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	6a1b      	ldr	r3, [r3, #32]
 800c7f4:	f023 0201 	bic.w	r2, r3, #1
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	685b      	ldr	r3, [r3, #4]
 800c800:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	699b      	ldr	r3, [r3, #24]
 800c806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c808:	68fa      	ldr	r2, [r7, #12]
 800c80a:	4b37      	ldr	r3, [pc, #220]	@ (800c8e8 <TIM_OC1_SetConfig+0x108>)
 800c80c:	4013      	ands	r3, r2
 800c80e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	f023 0303 	bic.w	r3, r3, #3
 800c816:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c818:	683b      	ldr	r3, [r7, #0]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	68fa      	ldr	r2, [r7, #12]
 800c81e:	4313      	orrs	r3, r2
 800c820:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c822:	697b      	ldr	r3, [r7, #20]
 800c824:	f023 0302 	bic.w	r3, r3, #2
 800c828:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c82a:	683b      	ldr	r3, [r7, #0]
 800c82c:	689b      	ldr	r3, [r3, #8]
 800c82e:	697a      	ldr	r2, [r7, #20]
 800c830:	4313      	orrs	r3, r2
 800c832:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	4a2d      	ldr	r2, [pc, #180]	@ (800c8ec <TIM_OC1_SetConfig+0x10c>)
 800c838:	4293      	cmp	r3, r2
 800c83a:	d00f      	beq.n	800c85c <TIM_OC1_SetConfig+0x7c>
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	4a2c      	ldr	r2, [pc, #176]	@ (800c8f0 <TIM_OC1_SetConfig+0x110>)
 800c840:	4293      	cmp	r3, r2
 800c842:	d00b      	beq.n	800c85c <TIM_OC1_SetConfig+0x7c>
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	4a2b      	ldr	r2, [pc, #172]	@ (800c8f4 <TIM_OC1_SetConfig+0x114>)
 800c848:	4293      	cmp	r3, r2
 800c84a:	d007      	beq.n	800c85c <TIM_OC1_SetConfig+0x7c>
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	4a2a      	ldr	r2, [pc, #168]	@ (800c8f8 <TIM_OC1_SetConfig+0x118>)
 800c850:	4293      	cmp	r3, r2
 800c852:	d003      	beq.n	800c85c <TIM_OC1_SetConfig+0x7c>
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	4a29      	ldr	r2, [pc, #164]	@ (800c8fc <TIM_OC1_SetConfig+0x11c>)
 800c858:	4293      	cmp	r3, r2
 800c85a:	d10c      	bne.n	800c876 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c85c:	697b      	ldr	r3, [r7, #20]
 800c85e:	f023 0308 	bic.w	r3, r3, #8
 800c862:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c864:	683b      	ldr	r3, [r7, #0]
 800c866:	68db      	ldr	r3, [r3, #12]
 800c868:	697a      	ldr	r2, [r7, #20]
 800c86a:	4313      	orrs	r3, r2
 800c86c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c86e:	697b      	ldr	r3, [r7, #20]
 800c870:	f023 0304 	bic.w	r3, r3, #4
 800c874:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	4a1c      	ldr	r2, [pc, #112]	@ (800c8ec <TIM_OC1_SetConfig+0x10c>)
 800c87a:	4293      	cmp	r3, r2
 800c87c:	d00f      	beq.n	800c89e <TIM_OC1_SetConfig+0xbe>
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	4a1b      	ldr	r2, [pc, #108]	@ (800c8f0 <TIM_OC1_SetConfig+0x110>)
 800c882:	4293      	cmp	r3, r2
 800c884:	d00b      	beq.n	800c89e <TIM_OC1_SetConfig+0xbe>
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	4a1a      	ldr	r2, [pc, #104]	@ (800c8f4 <TIM_OC1_SetConfig+0x114>)
 800c88a:	4293      	cmp	r3, r2
 800c88c:	d007      	beq.n	800c89e <TIM_OC1_SetConfig+0xbe>
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	4a19      	ldr	r2, [pc, #100]	@ (800c8f8 <TIM_OC1_SetConfig+0x118>)
 800c892:	4293      	cmp	r3, r2
 800c894:	d003      	beq.n	800c89e <TIM_OC1_SetConfig+0xbe>
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	4a18      	ldr	r2, [pc, #96]	@ (800c8fc <TIM_OC1_SetConfig+0x11c>)
 800c89a:	4293      	cmp	r3, r2
 800c89c:	d111      	bne.n	800c8c2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c89e:	693b      	ldr	r3, [r7, #16]
 800c8a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c8a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c8a6:	693b      	ldr	r3, [r7, #16]
 800c8a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c8ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c8ae:	683b      	ldr	r3, [r7, #0]
 800c8b0:	695b      	ldr	r3, [r3, #20]
 800c8b2:	693a      	ldr	r2, [r7, #16]
 800c8b4:	4313      	orrs	r3, r2
 800c8b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	699b      	ldr	r3, [r3, #24]
 800c8bc:	693a      	ldr	r2, [r7, #16]
 800c8be:	4313      	orrs	r3, r2
 800c8c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	693a      	ldr	r2, [r7, #16]
 800c8c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	68fa      	ldr	r2, [r7, #12]
 800c8cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c8ce:	683b      	ldr	r3, [r7, #0]
 800c8d0:	685a      	ldr	r2, [r3, #4]
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	697a      	ldr	r2, [r7, #20]
 800c8da:	621a      	str	r2, [r3, #32]
}
 800c8dc:	bf00      	nop
 800c8de:	371c      	adds	r7, #28
 800c8e0:	46bd      	mov	sp, r7
 800c8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e6:	4770      	bx	lr
 800c8e8:	fffeff8f 	.word	0xfffeff8f
 800c8ec:	40010000 	.word	0x40010000
 800c8f0:	40010400 	.word	0x40010400
 800c8f4:	40014000 	.word	0x40014000
 800c8f8:	40014400 	.word	0x40014400
 800c8fc:	40014800 	.word	0x40014800

0800c900 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c900:	b480      	push	{r7}
 800c902:	b087      	sub	sp, #28
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
 800c908:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	6a1b      	ldr	r3, [r3, #32]
 800c90e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	6a1b      	ldr	r3, [r3, #32]
 800c914:	f023 0210 	bic.w	r2, r3, #16
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	685b      	ldr	r3, [r3, #4]
 800c920:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	699b      	ldr	r3, [r3, #24]
 800c926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c928:	68fa      	ldr	r2, [r7, #12]
 800c92a:	4b34      	ldr	r3, [pc, #208]	@ (800c9fc <TIM_OC2_SetConfig+0xfc>)
 800c92c:	4013      	ands	r3, r2
 800c92e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c936:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	021b      	lsls	r3, r3, #8
 800c93e:	68fa      	ldr	r2, [r7, #12]
 800c940:	4313      	orrs	r3, r2
 800c942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c944:	697b      	ldr	r3, [r7, #20]
 800c946:	f023 0320 	bic.w	r3, r3, #32
 800c94a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	689b      	ldr	r3, [r3, #8]
 800c950:	011b      	lsls	r3, r3, #4
 800c952:	697a      	ldr	r2, [r7, #20]
 800c954:	4313      	orrs	r3, r2
 800c956:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	4a29      	ldr	r2, [pc, #164]	@ (800ca00 <TIM_OC2_SetConfig+0x100>)
 800c95c:	4293      	cmp	r3, r2
 800c95e:	d003      	beq.n	800c968 <TIM_OC2_SetConfig+0x68>
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	4a28      	ldr	r2, [pc, #160]	@ (800ca04 <TIM_OC2_SetConfig+0x104>)
 800c964:	4293      	cmp	r3, r2
 800c966:	d10d      	bne.n	800c984 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c968:	697b      	ldr	r3, [r7, #20]
 800c96a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c96e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c970:	683b      	ldr	r3, [r7, #0]
 800c972:	68db      	ldr	r3, [r3, #12]
 800c974:	011b      	lsls	r3, r3, #4
 800c976:	697a      	ldr	r2, [r7, #20]
 800c978:	4313      	orrs	r3, r2
 800c97a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c97c:	697b      	ldr	r3, [r7, #20]
 800c97e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c982:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	4a1e      	ldr	r2, [pc, #120]	@ (800ca00 <TIM_OC2_SetConfig+0x100>)
 800c988:	4293      	cmp	r3, r2
 800c98a:	d00f      	beq.n	800c9ac <TIM_OC2_SetConfig+0xac>
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	4a1d      	ldr	r2, [pc, #116]	@ (800ca04 <TIM_OC2_SetConfig+0x104>)
 800c990:	4293      	cmp	r3, r2
 800c992:	d00b      	beq.n	800c9ac <TIM_OC2_SetConfig+0xac>
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	4a1c      	ldr	r2, [pc, #112]	@ (800ca08 <TIM_OC2_SetConfig+0x108>)
 800c998:	4293      	cmp	r3, r2
 800c99a:	d007      	beq.n	800c9ac <TIM_OC2_SetConfig+0xac>
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	4a1b      	ldr	r2, [pc, #108]	@ (800ca0c <TIM_OC2_SetConfig+0x10c>)
 800c9a0:	4293      	cmp	r3, r2
 800c9a2:	d003      	beq.n	800c9ac <TIM_OC2_SetConfig+0xac>
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	4a1a      	ldr	r2, [pc, #104]	@ (800ca10 <TIM_OC2_SetConfig+0x110>)
 800c9a8:	4293      	cmp	r3, r2
 800c9aa:	d113      	bne.n	800c9d4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c9ac:	693b      	ldr	r3, [r7, #16]
 800c9ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c9b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c9b4:	693b      	ldr	r3, [r7, #16]
 800c9b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c9ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	695b      	ldr	r3, [r3, #20]
 800c9c0:	009b      	lsls	r3, r3, #2
 800c9c2:	693a      	ldr	r2, [r7, #16]
 800c9c4:	4313      	orrs	r3, r2
 800c9c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c9c8:	683b      	ldr	r3, [r7, #0]
 800c9ca:	699b      	ldr	r3, [r3, #24]
 800c9cc:	009b      	lsls	r3, r3, #2
 800c9ce:	693a      	ldr	r2, [r7, #16]
 800c9d0:	4313      	orrs	r3, r2
 800c9d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	693a      	ldr	r2, [r7, #16]
 800c9d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	68fa      	ldr	r2, [r7, #12]
 800c9de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c9e0:	683b      	ldr	r3, [r7, #0]
 800c9e2:	685a      	ldr	r2, [r3, #4]
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	697a      	ldr	r2, [r7, #20]
 800c9ec:	621a      	str	r2, [r3, #32]
}
 800c9ee:	bf00      	nop
 800c9f0:	371c      	adds	r7, #28
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f8:	4770      	bx	lr
 800c9fa:	bf00      	nop
 800c9fc:	feff8fff 	.word	0xfeff8fff
 800ca00:	40010000 	.word	0x40010000
 800ca04:	40010400 	.word	0x40010400
 800ca08:	40014000 	.word	0x40014000
 800ca0c:	40014400 	.word	0x40014400
 800ca10:	40014800 	.word	0x40014800

0800ca14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ca14:	b480      	push	{r7}
 800ca16:	b087      	sub	sp, #28
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	6078      	str	r0, [r7, #4]
 800ca1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	6a1b      	ldr	r3, [r3, #32]
 800ca22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	6a1b      	ldr	r3, [r3, #32]
 800ca28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	685b      	ldr	r3, [r3, #4]
 800ca34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	69db      	ldr	r3, [r3, #28]
 800ca3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ca3c:	68fa      	ldr	r2, [r7, #12]
 800ca3e:	4b33      	ldr	r3, [pc, #204]	@ (800cb0c <TIM_OC3_SetConfig+0xf8>)
 800ca40:	4013      	ands	r3, r2
 800ca42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	f023 0303 	bic.w	r3, r3, #3
 800ca4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	68fa      	ldr	r2, [r7, #12]
 800ca52:	4313      	orrs	r3, r2
 800ca54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ca56:	697b      	ldr	r3, [r7, #20]
 800ca58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ca5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ca5e:	683b      	ldr	r3, [r7, #0]
 800ca60:	689b      	ldr	r3, [r3, #8]
 800ca62:	021b      	lsls	r3, r3, #8
 800ca64:	697a      	ldr	r2, [r7, #20]
 800ca66:	4313      	orrs	r3, r2
 800ca68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	4a28      	ldr	r2, [pc, #160]	@ (800cb10 <TIM_OC3_SetConfig+0xfc>)
 800ca6e:	4293      	cmp	r3, r2
 800ca70:	d003      	beq.n	800ca7a <TIM_OC3_SetConfig+0x66>
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	4a27      	ldr	r2, [pc, #156]	@ (800cb14 <TIM_OC3_SetConfig+0x100>)
 800ca76:	4293      	cmp	r3, r2
 800ca78:	d10d      	bne.n	800ca96 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ca7a:	697b      	ldr	r3, [r7, #20]
 800ca7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ca80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ca82:	683b      	ldr	r3, [r7, #0]
 800ca84:	68db      	ldr	r3, [r3, #12]
 800ca86:	021b      	lsls	r3, r3, #8
 800ca88:	697a      	ldr	r2, [r7, #20]
 800ca8a:	4313      	orrs	r3, r2
 800ca8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ca8e:	697b      	ldr	r3, [r7, #20]
 800ca90:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ca94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	4a1d      	ldr	r2, [pc, #116]	@ (800cb10 <TIM_OC3_SetConfig+0xfc>)
 800ca9a:	4293      	cmp	r3, r2
 800ca9c:	d00f      	beq.n	800cabe <TIM_OC3_SetConfig+0xaa>
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	4a1c      	ldr	r2, [pc, #112]	@ (800cb14 <TIM_OC3_SetConfig+0x100>)
 800caa2:	4293      	cmp	r3, r2
 800caa4:	d00b      	beq.n	800cabe <TIM_OC3_SetConfig+0xaa>
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	4a1b      	ldr	r2, [pc, #108]	@ (800cb18 <TIM_OC3_SetConfig+0x104>)
 800caaa:	4293      	cmp	r3, r2
 800caac:	d007      	beq.n	800cabe <TIM_OC3_SetConfig+0xaa>
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	4a1a      	ldr	r2, [pc, #104]	@ (800cb1c <TIM_OC3_SetConfig+0x108>)
 800cab2:	4293      	cmp	r3, r2
 800cab4:	d003      	beq.n	800cabe <TIM_OC3_SetConfig+0xaa>
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	4a19      	ldr	r2, [pc, #100]	@ (800cb20 <TIM_OC3_SetConfig+0x10c>)
 800caba:	4293      	cmp	r3, r2
 800cabc:	d113      	bne.n	800cae6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cabe:	693b      	ldr	r3, [r7, #16]
 800cac0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cac4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cac6:	693b      	ldr	r3, [r7, #16]
 800cac8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cacc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cace:	683b      	ldr	r3, [r7, #0]
 800cad0:	695b      	ldr	r3, [r3, #20]
 800cad2:	011b      	lsls	r3, r3, #4
 800cad4:	693a      	ldr	r2, [r7, #16]
 800cad6:	4313      	orrs	r3, r2
 800cad8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cada:	683b      	ldr	r3, [r7, #0]
 800cadc:	699b      	ldr	r3, [r3, #24]
 800cade:	011b      	lsls	r3, r3, #4
 800cae0:	693a      	ldr	r2, [r7, #16]
 800cae2:	4313      	orrs	r3, r2
 800cae4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	693a      	ldr	r2, [r7, #16]
 800caea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	68fa      	ldr	r2, [r7, #12]
 800caf0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800caf2:	683b      	ldr	r3, [r7, #0]
 800caf4:	685a      	ldr	r2, [r3, #4]
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	697a      	ldr	r2, [r7, #20]
 800cafe:	621a      	str	r2, [r3, #32]
}
 800cb00:	bf00      	nop
 800cb02:	371c      	adds	r7, #28
 800cb04:	46bd      	mov	sp, r7
 800cb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0a:	4770      	bx	lr
 800cb0c:	fffeff8f 	.word	0xfffeff8f
 800cb10:	40010000 	.word	0x40010000
 800cb14:	40010400 	.word	0x40010400
 800cb18:	40014000 	.word	0x40014000
 800cb1c:	40014400 	.word	0x40014400
 800cb20:	40014800 	.word	0x40014800

0800cb24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cb24:	b480      	push	{r7}
 800cb26:	b087      	sub	sp, #28
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
 800cb2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	6a1b      	ldr	r3, [r3, #32]
 800cb32:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	6a1b      	ldr	r3, [r3, #32]
 800cb38:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	685b      	ldr	r3, [r3, #4]
 800cb44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	69db      	ldr	r3, [r3, #28]
 800cb4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cb4c:	68fa      	ldr	r2, [r7, #12]
 800cb4e:	4b24      	ldr	r3, [pc, #144]	@ (800cbe0 <TIM_OC4_SetConfig+0xbc>)
 800cb50:	4013      	ands	r3, r2
 800cb52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cb5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	021b      	lsls	r3, r3, #8
 800cb62:	68fa      	ldr	r2, [r7, #12]
 800cb64:	4313      	orrs	r3, r2
 800cb66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cb68:	693b      	ldr	r3, [r7, #16]
 800cb6a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cb6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cb70:	683b      	ldr	r3, [r7, #0]
 800cb72:	689b      	ldr	r3, [r3, #8]
 800cb74:	031b      	lsls	r3, r3, #12
 800cb76:	693a      	ldr	r2, [r7, #16]
 800cb78:	4313      	orrs	r3, r2
 800cb7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	4a19      	ldr	r2, [pc, #100]	@ (800cbe4 <TIM_OC4_SetConfig+0xc0>)
 800cb80:	4293      	cmp	r3, r2
 800cb82:	d00f      	beq.n	800cba4 <TIM_OC4_SetConfig+0x80>
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	4a18      	ldr	r2, [pc, #96]	@ (800cbe8 <TIM_OC4_SetConfig+0xc4>)
 800cb88:	4293      	cmp	r3, r2
 800cb8a:	d00b      	beq.n	800cba4 <TIM_OC4_SetConfig+0x80>
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	4a17      	ldr	r2, [pc, #92]	@ (800cbec <TIM_OC4_SetConfig+0xc8>)
 800cb90:	4293      	cmp	r3, r2
 800cb92:	d007      	beq.n	800cba4 <TIM_OC4_SetConfig+0x80>
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	4a16      	ldr	r2, [pc, #88]	@ (800cbf0 <TIM_OC4_SetConfig+0xcc>)
 800cb98:	4293      	cmp	r3, r2
 800cb9a:	d003      	beq.n	800cba4 <TIM_OC4_SetConfig+0x80>
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	4a15      	ldr	r2, [pc, #84]	@ (800cbf4 <TIM_OC4_SetConfig+0xd0>)
 800cba0:	4293      	cmp	r3, r2
 800cba2:	d109      	bne.n	800cbb8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cba4:	697b      	ldr	r3, [r7, #20]
 800cba6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cbaa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cbac:	683b      	ldr	r3, [r7, #0]
 800cbae:	695b      	ldr	r3, [r3, #20]
 800cbb0:	019b      	lsls	r3, r3, #6
 800cbb2:	697a      	ldr	r2, [r7, #20]
 800cbb4:	4313      	orrs	r3, r2
 800cbb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	697a      	ldr	r2, [r7, #20]
 800cbbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	68fa      	ldr	r2, [r7, #12]
 800cbc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cbc4:	683b      	ldr	r3, [r7, #0]
 800cbc6:	685a      	ldr	r2, [r3, #4]
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	693a      	ldr	r2, [r7, #16]
 800cbd0:	621a      	str	r2, [r3, #32]
}
 800cbd2:	bf00      	nop
 800cbd4:	371c      	adds	r7, #28
 800cbd6:	46bd      	mov	sp, r7
 800cbd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbdc:	4770      	bx	lr
 800cbde:	bf00      	nop
 800cbe0:	feff8fff 	.word	0xfeff8fff
 800cbe4:	40010000 	.word	0x40010000
 800cbe8:	40010400 	.word	0x40010400
 800cbec:	40014000 	.word	0x40014000
 800cbf0:	40014400 	.word	0x40014400
 800cbf4:	40014800 	.word	0x40014800

0800cbf8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cbf8:	b480      	push	{r7}
 800cbfa:	b087      	sub	sp, #28
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
 800cc00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	6a1b      	ldr	r3, [r3, #32]
 800cc06:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	6a1b      	ldr	r3, [r3, #32]
 800cc0c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	685b      	ldr	r3, [r3, #4]
 800cc18:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800cc20:	68fa      	ldr	r2, [r7, #12]
 800cc22:	4b21      	ldr	r3, [pc, #132]	@ (800cca8 <TIM_OC5_SetConfig+0xb0>)
 800cc24:	4013      	ands	r3, r2
 800cc26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cc28:	683b      	ldr	r3, [r7, #0]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	68fa      	ldr	r2, [r7, #12]
 800cc2e:	4313      	orrs	r3, r2
 800cc30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800cc32:	693b      	ldr	r3, [r7, #16]
 800cc34:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800cc38:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	689b      	ldr	r3, [r3, #8]
 800cc3e:	041b      	lsls	r3, r3, #16
 800cc40:	693a      	ldr	r2, [r7, #16]
 800cc42:	4313      	orrs	r3, r2
 800cc44:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	4a18      	ldr	r2, [pc, #96]	@ (800ccac <TIM_OC5_SetConfig+0xb4>)
 800cc4a:	4293      	cmp	r3, r2
 800cc4c:	d00f      	beq.n	800cc6e <TIM_OC5_SetConfig+0x76>
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	4a17      	ldr	r2, [pc, #92]	@ (800ccb0 <TIM_OC5_SetConfig+0xb8>)
 800cc52:	4293      	cmp	r3, r2
 800cc54:	d00b      	beq.n	800cc6e <TIM_OC5_SetConfig+0x76>
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	4a16      	ldr	r2, [pc, #88]	@ (800ccb4 <TIM_OC5_SetConfig+0xbc>)
 800cc5a:	4293      	cmp	r3, r2
 800cc5c:	d007      	beq.n	800cc6e <TIM_OC5_SetConfig+0x76>
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	4a15      	ldr	r2, [pc, #84]	@ (800ccb8 <TIM_OC5_SetConfig+0xc0>)
 800cc62:	4293      	cmp	r3, r2
 800cc64:	d003      	beq.n	800cc6e <TIM_OC5_SetConfig+0x76>
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	4a14      	ldr	r2, [pc, #80]	@ (800ccbc <TIM_OC5_SetConfig+0xc4>)
 800cc6a:	4293      	cmp	r3, r2
 800cc6c:	d109      	bne.n	800cc82 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800cc6e:	697b      	ldr	r3, [r7, #20]
 800cc70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cc74:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800cc76:	683b      	ldr	r3, [r7, #0]
 800cc78:	695b      	ldr	r3, [r3, #20]
 800cc7a:	021b      	lsls	r3, r3, #8
 800cc7c:	697a      	ldr	r2, [r7, #20]
 800cc7e:	4313      	orrs	r3, r2
 800cc80:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	697a      	ldr	r2, [r7, #20]
 800cc86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	68fa      	ldr	r2, [r7, #12]
 800cc8c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800cc8e:	683b      	ldr	r3, [r7, #0]
 800cc90:	685a      	ldr	r2, [r3, #4]
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	693a      	ldr	r2, [r7, #16]
 800cc9a:	621a      	str	r2, [r3, #32]
}
 800cc9c:	bf00      	nop
 800cc9e:	371c      	adds	r7, #28
 800cca0:	46bd      	mov	sp, r7
 800cca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca6:	4770      	bx	lr
 800cca8:	fffeff8f 	.word	0xfffeff8f
 800ccac:	40010000 	.word	0x40010000
 800ccb0:	40010400 	.word	0x40010400
 800ccb4:	40014000 	.word	0x40014000
 800ccb8:	40014400 	.word	0x40014400
 800ccbc:	40014800 	.word	0x40014800

0800ccc0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ccc0:	b480      	push	{r7}
 800ccc2:	b087      	sub	sp, #28
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	6078      	str	r0, [r7, #4]
 800ccc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	6a1b      	ldr	r3, [r3, #32]
 800ccce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	6a1b      	ldr	r3, [r3, #32]
 800ccd4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	685b      	ldr	r3, [r3, #4]
 800cce0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cce8:	68fa      	ldr	r2, [r7, #12]
 800ccea:	4b22      	ldr	r3, [pc, #136]	@ (800cd74 <TIM_OC6_SetConfig+0xb4>)
 800ccec:	4013      	ands	r3, r2
 800ccee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	021b      	lsls	r3, r3, #8
 800ccf6:	68fa      	ldr	r2, [r7, #12]
 800ccf8:	4313      	orrs	r3, r2
 800ccfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ccfc:	693b      	ldr	r3, [r7, #16]
 800ccfe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cd02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800cd04:	683b      	ldr	r3, [r7, #0]
 800cd06:	689b      	ldr	r3, [r3, #8]
 800cd08:	051b      	lsls	r3, r3, #20
 800cd0a:	693a      	ldr	r2, [r7, #16]
 800cd0c:	4313      	orrs	r3, r2
 800cd0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	4a19      	ldr	r2, [pc, #100]	@ (800cd78 <TIM_OC6_SetConfig+0xb8>)
 800cd14:	4293      	cmp	r3, r2
 800cd16:	d00f      	beq.n	800cd38 <TIM_OC6_SetConfig+0x78>
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	4a18      	ldr	r2, [pc, #96]	@ (800cd7c <TIM_OC6_SetConfig+0xbc>)
 800cd1c:	4293      	cmp	r3, r2
 800cd1e:	d00b      	beq.n	800cd38 <TIM_OC6_SetConfig+0x78>
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	4a17      	ldr	r2, [pc, #92]	@ (800cd80 <TIM_OC6_SetConfig+0xc0>)
 800cd24:	4293      	cmp	r3, r2
 800cd26:	d007      	beq.n	800cd38 <TIM_OC6_SetConfig+0x78>
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	4a16      	ldr	r2, [pc, #88]	@ (800cd84 <TIM_OC6_SetConfig+0xc4>)
 800cd2c:	4293      	cmp	r3, r2
 800cd2e:	d003      	beq.n	800cd38 <TIM_OC6_SetConfig+0x78>
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	4a15      	ldr	r2, [pc, #84]	@ (800cd88 <TIM_OC6_SetConfig+0xc8>)
 800cd34:	4293      	cmp	r3, r2
 800cd36:	d109      	bne.n	800cd4c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800cd38:	697b      	ldr	r3, [r7, #20]
 800cd3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800cd3e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800cd40:	683b      	ldr	r3, [r7, #0]
 800cd42:	695b      	ldr	r3, [r3, #20]
 800cd44:	029b      	lsls	r3, r3, #10
 800cd46:	697a      	ldr	r2, [r7, #20]
 800cd48:	4313      	orrs	r3, r2
 800cd4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	697a      	ldr	r2, [r7, #20]
 800cd50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	68fa      	ldr	r2, [r7, #12]
 800cd56:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800cd58:	683b      	ldr	r3, [r7, #0]
 800cd5a:	685a      	ldr	r2, [r3, #4]
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	693a      	ldr	r2, [r7, #16]
 800cd64:	621a      	str	r2, [r3, #32]
}
 800cd66:	bf00      	nop
 800cd68:	371c      	adds	r7, #28
 800cd6a:	46bd      	mov	sp, r7
 800cd6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd70:	4770      	bx	lr
 800cd72:	bf00      	nop
 800cd74:	feff8fff 	.word	0xfeff8fff
 800cd78:	40010000 	.word	0x40010000
 800cd7c:	40010400 	.word	0x40010400
 800cd80:	40014000 	.word	0x40014000
 800cd84:	40014400 	.word	0x40014400
 800cd88:	40014800 	.word	0x40014800

0800cd8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cd8c:	b480      	push	{r7}
 800cd8e:	b087      	sub	sp, #28
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	60f8      	str	r0, [r7, #12]
 800cd94:	60b9      	str	r1, [r7, #8]
 800cd96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	6a1b      	ldr	r3, [r3, #32]
 800cd9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	6a1b      	ldr	r3, [r3, #32]
 800cda2:	f023 0201 	bic.w	r2, r3, #1
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	699b      	ldr	r3, [r3, #24]
 800cdae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cdb0:	693b      	ldr	r3, [r7, #16]
 800cdb2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cdb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	011b      	lsls	r3, r3, #4
 800cdbc:	693a      	ldr	r2, [r7, #16]
 800cdbe:	4313      	orrs	r3, r2
 800cdc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cdc2:	697b      	ldr	r3, [r7, #20]
 800cdc4:	f023 030a 	bic.w	r3, r3, #10
 800cdc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cdca:	697a      	ldr	r2, [r7, #20]
 800cdcc:	68bb      	ldr	r3, [r7, #8]
 800cdce:	4313      	orrs	r3, r2
 800cdd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	693a      	ldr	r2, [r7, #16]
 800cdd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	697a      	ldr	r2, [r7, #20]
 800cddc:	621a      	str	r2, [r3, #32]
}
 800cdde:	bf00      	nop
 800cde0:	371c      	adds	r7, #28
 800cde2:	46bd      	mov	sp, r7
 800cde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde8:	4770      	bx	lr

0800cdea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cdea:	b480      	push	{r7}
 800cdec:	b087      	sub	sp, #28
 800cdee:	af00      	add	r7, sp, #0
 800cdf0:	60f8      	str	r0, [r7, #12]
 800cdf2:	60b9      	str	r1, [r7, #8]
 800cdf4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	6a1b      	ldr	r3, [r3, #32]
 800cdfa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	6a1b      	ldr	r3, [r3, #32]
 800ce00:	f023 0210 	bic.w	r2, r3, #16
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	699b      	ldr	r3, [r3, #24]
 800ce0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ce0e:	693b      	ldr	r3, [r7, #16]
 800ce10:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ce14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	031b      	lsls	r3, r3, #12
 800ce1a:	693a      	ldr	r2, [r7, #16]
 800ce1c:	4313      	orrs	r3, r2
 800ce1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ce20:	697b      	ldr	r3, [r7, #20]
 800ce22:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ce26:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ce28:	68bb      	ldr	r3, [r7, #8]
 800ce2a:	011b      	lsls	r3, r3, #4
 800ce2c:	697a      	ldr	r2, [r7, #20]
 800ce2e:	4313      	orrs	r3, r2
 800ce30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	693a      	ldr	r2, [r7, #16]
 800ce36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	697a      	ldr	r2, [r7, #20]
 800ce3c:	621a      	str	r2, [r3, #32]
}
 800ce3e:	bf00      	nop
 800ce40:	371c      	adds	r7, #28
 800ce42:	46bd      	mov	sp, r7
 800ce44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce48:	4770      	bx	lr
	...

0800ce4c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ce4c:	b480      	push	{r7}
 800ce4e:	b085      	sub	sp, #20
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	6078      	str	r0, [r7, #4]
 800ce54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	689b      	ldr	r3, [r3, #8]
 800ce5a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ce5c:	68fa      	ldr	r2, [r7, #12]
 800ce5e:	4b09      	ldr	r3, [pc, #36]	@ (800ce84 <TIM_ITRx_SetConfig+0x38>)
 800ce60:	4013      	ands	r3, r2
 800ce62:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ce64:	683a      	ldr	r2, [r7, #0]
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	4313      	orrs	r3, r2
 800ce6a:	f043 0307 	orr.w	r3, r3, #7
 800ce6e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	68fa      	ldr	r2, [r7, #12]
 800ce74:	609a      	str	r2, [r3, #8]
}
 800ce76:	bf00      	nop
 800ce78:	3714      	adds	r7, #20
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce80:	4770      	bx	lr
 800ce82:	bf00      	nop
 800ce84:	ffcfff8f 	.word	0xffcfff8f

0800ce88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ce88:	b480      	push	{r7}
 800ce8a:	b087      	sub	sp, #28
 800ce8c:	af00      	add	r7, sp, #0
 800ce8e:	60f8      	str	r0, [r7, #12]
 800ce90:	60b9      	str	r1, [r7, #8]
 800ce92:	607a      	str	r2, [r7, #4]
 800ce94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	689b      	ldr	r3, [r3, #8]
 800ce9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ce9c:	697b      	ldr	r3, [r7, #20]
 800ce9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cea2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cea4:	683b      	ldr	r3, [r7, #0]
 800cea6:	021a      	lsls	r2, r3, #8
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	431a      	orrs	r2, r3
 800ceac:	68bb      	ldr	r3, [r7, #8]
 800ceae:	4313      	orrs	r3, r2
 800ceb0:	697a      	ldr	r2, [r7, #20]
 800ceb2:	4313      	orrs	r3, r2
 800ceb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	697a      	ldr	r2, [r7, #20]
 800ceba:	609a      	str	r2, [r3, #8]
}
 800cebc:	bf00      	nop
 800cebe:	371c      	adds	r7, #28
 800cec0:	46bd      	mov	sp, r7
 800cec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec6:	4770      	bx	lr

0800cec8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cec8:	b480      	push	{r7}
 800ceca:	b087      	sub	sp, #28
 800cecc:	af00      	add	r7, sp, #0
 800cece:	60f8      	str	r0, [r7, #12]
 800ced0:	60b9      	str	r1, [r7, #8]
 800ced2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ced4:	68bb      	ldr	r3, [r7, #8]
 800ced6:	f003 031f 	and.w	r3, r3, #31
 800ceda:	2201      	movs	r2, #1
 800cedc:	fa02 f303 	lsl.w	r3, r2, r3
 800cee0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	6a1a      	ldr	r2, [r3, #32]
 800cee6:	697b      	ldr	r3, [r7, #20]
 800cee8:	43db      	mvns	r3, r3
 800ceea:	401a      	ands	r2, r3
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	6a1a      	ldr	r2, [r3, #32]
 800cef4:	68bb      	ldr	r3, [r7, #8]
 800cef6:	f003 031f 	and.w	r3, r3, #31
 800cefa:	6879      	ldr	r1, [r7, #4]
 800cefc:	fa01 f303 	lsl.w	r3, r1, r3
 800cf00:	431a      	orrs	r2, r3
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	621a      	str	r2, [r3, #32]
}
 800cf06:	bf00      	nop
 800cf08:	371c      	adds	r7, #28
 800cf0a:	46bd      	mov	sp, r7
 800cf0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf10:	4770      	bx	lr
	...

0800cf14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cf14:	b480      	push	{r7}
 800cf16:	b085      	sub	sp, #20
 800cf18:	af00      	add	r7, sp, #0
 800cf1a:	6078      	str	r0, [r7, #4]
 800cf1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cf24:	2b01      	cmp	r3, #1
 800cf26:	d101      	bne.n	800cf2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cf28:	2302      	movs	r3, #2
 800cf2a:	e06d      	b.n	800d008 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	2201      	movs	r2, #1
 800cf30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	2202      	movs	r2, #2
 800cf38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	685b      	ldr	r3, [r3, #4]
 800cf42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	689b      	ldr	r3, [r3, #8]
 800cf4a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	4a30      	ldr	r2, [pc, #192]	@ (800d014 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cf52:	4293      	cmp	r3, r2
 800cf54:	d004      	beq.n	800cf60 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	4a2f      	ldr	r2, [pc, #188]	@ (800d018 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cf5c:	4293      	cmp	r3, r2
 800cf5e:	d108      	bne.n	800cf72 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800cf66:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	685b      	ldr	r3, [r3, #4]
 800cf6c:	68fa      	ldr	r2, [r7, #12]
 800cf6e:	4313      	orrs	r3, r2
 800cf70:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf78:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cf7a:	683b      	ldr	r3, [r7, #0]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	68fa      	ldr	r2, [r7, #12]
 800cf80:	4313      	orrs	r3, r2
 800cf82:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	68fa      	ldr	r2, [r7, #12]
 800cf8a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	4a20      	ldr	r2, [pc, #128]	@ (800d014 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cf92:	4293      	cmp	r3, r2
 800cf94:	d022      	beq.n	800cfdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf9e:	d01d      	beq.n	800cfdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	4a1d      	ldr	r2, [pc, #116]	@ (800d01c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800cfa6:	4293      	cmp	r3, r2
 800cfa8:	d018      	beq.n	800cfdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	4a1c      	ldr	r2, [pc, #112]	@ (800d020 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800cfb0:	4293      	cmp	r3, r2
 800cfb2:	d013      	beq.n	800cfdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	4a1a      	ldr	r2, [pc, #104]	@ (800d024 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cfba:	4293      	cmp	r3, r2
 800cfbc:	d00e      	beq.n	800cfdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	4a15      	ldr	r2, [pc, #84]	@ (800d018 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cfc4:	4293      	cmp	r3, r2
 800cfc6:	d009      	beq.n	800cfdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	4a16      	ldr	r2, [pc, #88]	@ (800d028 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800cfce:	4293      	cmp	r3, r2
 800cfd0:	d004      	beq.n	800cfdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	4a15      	ldr	r2, [pc, #84]	@ (800d02c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800cfd8:	4293      	cmp	r3, r2
 800cfda:	d10c      	bne.n	800cff6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cfdc:	68bb      	ldr	r3, [r7, #8]
 800cfde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cfe2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cfe4:	683b      	ldr	r3, [r7, #0]
 800cfe6:	689b      	ldr	r3, [r3, #8]
 800cfe8:	68ba      	ldr	r2, [r7, #8]
 800cfea:	4313      	orrs	r3, r2
 800cfec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	68ba      	ldr	r2, [r7, #8]
 800cff4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	2201      	movs	r2, #1
 800cffa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	2200      	movs	r2, #0
 800d002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d006:	2300      	movs	r3, #0
}
 800d008:	4618      	mov	r0, r3
 800d00a:	3714      	adds	r7, #20
 800d00c:	46bd      	mov	sp, r7
 800d00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d012:	4770      	bx	lr
 800d014:	40010000 	.word	0x40010000
 800d018:	40010400 	.word	0x40010400
 800d01c:	40000400 	.word	0x40000400
 800d020:	40000800 	.word	0x40000800
 800d024:	40000c00 	.word	0x40000c00
 800d028:	40001800 	.word	0x40001800
 800d02c:	40014000 	.word	0x40014000

0800d030 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d030:	b480      	push	{r7}
 800d032:	b083      	sub	sp, #12
 800d034:	af00      	add	r7, sp, #0
 800d036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d038:	bf00      	nop
 800d03a:	370c      	adds	r7, #12
 800d03c:	46bd      	mov	sp, r7
 800d03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d042:	4770      	bx	lr

0800d044 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d044:	b480      	push	{r7}
 800d046:	b083      	sub	sp, #12
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d04c:	bf00      	nop
 800d04e:	370c      	adds	r7, #12
 800d050:	46bd      	mov	sp, r7
 800d052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d056:	4770      	bx	lr

0800d058 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d058:	b480      	push	{r7}
 800d05a:	b083      	sub	sp, #12
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d060:	bf00      	nop
 800d062:	370c      	adds	r7, #12
 800d064:	46bd      	mov	sp, r7
 800d066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06a:	4770      	bx	lr

0800d06c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	b082      	sub	sp, #8
 800d070:	af00      	add	r7, sp, #0
 800d072:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d101      	bne.n	800d07e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d07a:	2301      	movs	r3, #1
 800d07c:	e042      	b.n	800d104 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d084:	2b00      	cmp	r3, #0
 800d086:	d106      	bne.n	800d096 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	2200      	movs	r2, #0
 800d08c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d090:	6878      	ldr	r0, [r7, #4]
 800d092:	f000 f83b 	bl	800d10c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	2224      	movs	r2, #36	@ 0x24
 800d09a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	681a      	ldr	r2, [r3, #0]
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	f022 0201 	bic.w	r2, r2, #1
 800d0ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d002      	beq.n	800d0bc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d0b6:	6878      	ldr	r0, [r7, #4]
 800d0b8:	f000 fe28 	bl	800dd0c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d0bc:	6878      	ldr	r0, [r7, #4]
 800d0be:	f000 f8bd 	bl	800d23c <UART_SetConfig>
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	2b01      	cmp	r3, #1
 800d0c6:	d101      	bne.n	800d0cc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d0c8:	2301      	movs	r3, #1
 800d0ca:	e01b      	b.n	800d104 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	685a      	ldr	r2, [r3, #4]
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d0da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	689a      	ldr	r2, [r3, #8]
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d0ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	681a      	ldr	r2, [r3, #0]
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	f042 0201 	orr.w	r2, r2, #1
 800d0fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d0fc:	6878      	ldr	r0, [r7, #4]
 800d0fe:	f000 fea7 	bl	800de50 <UART_CheckIdleState>
 800d102:	4603      	mov	r3, r0
}
 800d104:	4618      	mov	r0, r3
 800d106:	3708      	adds	r7, #8
 800d108:	46bd      	mov	sp, r7
 800d10a:	bd80      	pop	{r7, pc}

0800d10c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800d10c:	b480      	push	{r7}
 800d10e:	b083      	sub	sp, #12
 800d110:	af00      	add	r7, sp, #0
 800d112:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800d114:	bf00      	nop
 800d116:	370c      	adds	r7, #12
 800d118:	46bd      	mov	sp, r7
 800d11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d11e:	4770      	bx	lr

0800d120 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d120:	b580      	push	{r7, lr}
 800d122:	b08a      	sub	sp, #40	@ 0x28
 800d124:	af02      	add	r7, sp, #8
 800d126:	60f8      	str	r0, [r7, #12]
 800d128:	60b9      	str	r1, [r7, #8]
 800d12a:	603b      	str	r3, [r7, #0]
 800d12c:	4613      	mov	r3, r2
 800d12e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d136:	2b20      	cmp	r3, #32
 800d138:	d17b      	bne.n	800d232 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800d13a:	68bb      	ldr	r3, [r7, #8]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d002      	beq.n	800d146 <HAL_UART_Transmit+0x26>
 800d140:	88fb      	ldrh	r3, [r7, #6]
 800d142:	2b00      	cmp	r3, #0
 800d144:	d101      	bne.n	800d14a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d146:	2301      	movs	r3, #1
 800d148:	e074      	b.n	800d234 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	2200      	movs	r2, #0
 800d14e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	2221      	movs	r2, #33	@ 0x21
 800d156:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d15a:	f7f5 fbe9 	bl	8002930 <HAL_GetTick>
 800d15e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	88fa      	ldrh	r2, [r7, #6]
 800d164:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	88fa      	ldrh	r2, [r7, #6]
 800d16c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	689b      	ldr	r3, [r3, #8]
 800d174:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d178:	d108      	bne.n	800d18c <HAL_UART_Transmit+0x6c>
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	691b      	ldr	r3, [r3, #16]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d104      	bne.n	800d18c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d182:	2300      	movs	r3, #0
 800d184:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d186:	68bb      	ldr	r3, [r7, #8]
 800d188:	61bb      	str	r3, [r7, #24]
 800d18a:	e003      	b.n	800d194 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d18c:	68bb      	ldr	r3, [r7, #8]
 800d18e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d190:	2300      	movs	r3, #0
 800d192:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d194:	e030      	b.n	800d1f8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d196:	683b      	ldr	r3, [r7, #0]
 800d198:	9300      	str	r3, [sp, #0]
 800d19a:	697b      	ldr	r3, [r7, #20]
 800d19c:	2200      	movs	r2, #0
 800d19e:	2180      	movs	r1, #128	@ 0x80
 800d1a0:	68f8      	ldr	r0, [r7, #12]
 800d1a2:	f000 feff 	bl	800dfa4 <UART_WaitOnFlagUntilTimeout>
 800d1a6:	4603      	mov	r3, r0
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d005      	beq.n	800d1b8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	2220      	movs	r2, #32
 800d1b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800d1b4:	2303      	movs	r3, #3
 800d1b6:	e03d      	b.n	800d234 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800d1b8:	69fb      	ldr	r3, [r7, #28]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d10b      	bne.n	800d1d6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d1be:	69bb      	ldr	r3, [r7, #24]
 800d1c0:	881b      	ldrh	r3, [r3, #0]
 800d1c2:	461a      	mov	r2, r3
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d1cc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800d1ce:	69bb      	ldr	r3, [r7, #24]
 800d1d0:	3302      	adds	r3, #2
 800d1d2:	61bb      	str	r3, [r7, #24]
 800d1d4:	e007      	b.n	800d1e6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d1d6:	69fb      	ldr	r3, [r7, #28]
 800d1d8:	781a      	ldrb	r2, [r3, #0]
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800d1e0:	69fb      	ldr	r3, [r7, #28]
 800d1e2:	3301      	adds	r3, #1
 800d1e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d1ec:	b29b      	uxth	r3, r3
 800d1ee:	3b01      	subs	r3, #1
 800d1f0:	b29a      	uxth	r2, r3
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d1fe:	b29b      	uxth	r3, r3
 800d200:	2b00      	cmp	r3, #0
 800d202:	d1c8      	bne.n	800d196 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d204:	683b      	ldr	r3, [r7, #0]
 800d206:	9300      	str	r3, [sp, #0]
 800d208:	697b      	ldr	r3, [r7, #20]
 800d20a:	2200      	movs	r2, #0
 800d20c:	2140      	movs	r1, #64	@ 0x40
 800d20e:	68f8      	ldr	r0, [r7, #12]
 800d210:	f000 fec8 	bl	800dfa4 <UART_WaitOnFlagUntilTimeout>
 800d214:	4603      	mov	r3, r0
 800d216:	2b00      	cmp	r3, #0
 800d218:	d005      	beq.n	800d226 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	2220      	movs	r2, #32
 800d21e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800d222:	2303      	movs	r3, #3
 800d224:	e006      	b.n	800d234 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	2220      	movs	r2, #32
 800d22a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800d22e:	2300      	movs	r3, #0
 800d230:	e000      	b.n	800d234 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800d232:	2302      	movs	r3, #2
  }
}
 800d234:	4618      	mov	r0, r3
 800d236:	3720      	adds	r7, #32
 800d238:	46bd      	mov	sp, r7
 800d23a:	bd80      	pop	{r7, pc}

0800d23c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d23c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d240:	b092      	sub	sp, #72	@ 0x48
 800d242:	af00      	add	r7, sp, #0
 800d244:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d246:	2300      	movs	r3, #0
 800d248:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d24c:	697b      	ldr	r3, [r7, #20]
 800d24e:	689a      	ldr	r2, [r3, #8]
 800d250:	697b      	ldr	r3, [r7, #20]
 800d252:	691b      	ldr	r3, [r3, #16]
 800d254:	431a      	orrs	r2, r3
 800d256:	697b      	ldr	r3, [r7, #20]
 800d258:	695b      	ldr	r3, [r3, #20]
 800d25a:	431a      	orrs	r2, r3
 800d25c:	697b      	ldr	r3, [r7, #20]
 800d25e:	69db      	ldr	r3, [r3, #28]
 800d260:	4313      	orrs	r3, r2
 800d262:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d264:	697b      	ldr	r3, [r7, #20]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	681a      	ldr	r2, [r3, #0]
 800d26a:	4bbe      	ldr	r3, [pc, #760]	@ (800d564 <UART_SetConfig+0x328>)
 800d26c:	4013      	ands	r3, r2
 800d26e:	697a      	ldr	r2, [r7, #20]
 800d270:	6812      	ldr	r2, [r2, #0]
 800d272:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d274:	430b      	orrs	r3, r1
 800d276:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d278:	697b      	ldr	r3, [r7, #20]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	685b      	ldr	r3, [r3, #4]
 800d27e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d282:	697b      	ldr	r3, [r7, #20]
 800d284:	68da      	ldr	r2, [r3, #12]
 800d286:	697b      	ldr	r3, [r7, #20]
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	430a      	orrs	r2, r1
 800d28c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d28e:	697b      	ldr	r3, [r7, #20]
 800d290:	699b      	ldr	r3, [r3, #24]
 800d292:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d294:	697b      	ldr	r3, [r7, #20]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	4ab3      	ldr	r2, [pc, #716]	@ (800d568 <UART_SetConfig+0x32c>)
 800d29a:	4293      	cmp	r3, r2
 800d29c:	d004      	beq.n	800d2a8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d29e:	697b      	ldr	r3, [r7, #20]
 800d2a0:	6a1b      	ldr	r3, [r3, #32]
 800d2a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d2a4:	4313      	orrs	r3, r2
 800d2a6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d2a8:	697b      	ldr	r3, [r7, #20]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	689a      	ldr	r2, [r3, #8]
 800d2ae:	4baf      	ldr	r3, [pc, #700]	@ (800d56c <UART_SetConfig+0x330>)
 800d2b0:	4013      	ands	r3, r2
 800d2b2:	697a      	ldr	r2, [r7, #20]
 800d2b4:	6812      	ldr	r2, [r2, #0]
 800d2b6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d2b8:	430b      	orrs	r3, r1
 800d2ba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d2bc:	697b      	ldr	r3, [r7, #20]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2c2:	f023 010f 	bic.w	r1, r3, #15
 800d2c6:	697b      	ldr	r3, [r7, #20]
 800d2c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d2ca:	697b      	ldr	r3, [r7, #20]
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	430a      	orrs	r2, r1
 800d2d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d2d2:	697b      	ldr	r3, [r7, #20]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	4aa6      	ldr	r2, [pc, #664]	@ (800d570 <UART_SetConfig+0x334>)
 800d2d8:	4293      	cmp	r3, r2
 800d2da:	d177      	bne.n	800d3cc <UART_SetConfig+0x190>
 800d2dc:	4ba5      	ldr	r3, [pc, #660]	@ (800d574 <UART_SetConfig+0x338>)
 800d2de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d2e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d2e4:	2b28      	cmp	r3, #40	@ 0x28
 800d2e6:	d86d      	bhi.n	800d3c4 <UART_SetConfig+0x188>
 800d2e8:	a201      	add	r2, pc, #4	@ (adr r2, 800d2f0 <UART_SetConfig+0xb4>)
 800d2ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2ee:	bf00      	nop
 800d2f0:	0800d395 	.word	0x0800d395
 800d2f4:	0800d3c5 	.word	0x0800d3c5
 800d2f8:	0800d3c5 	.word	0x0800d3c5
 800d2fc:	0800d3c5 	.word	0x0800d3c5
 800d300:	0800d3c5 	.word	0x0800d3c5
 800d304:	0800d3c5 	.word	0x0800d3c5
 800d308:	0800d3c5 	.word	0x0800d3c5
 800d30c:	0800d3c5 	.word	0x0800d3c5
 800d310:	0800d39d 	.word	0x0800d39d
 800d314:	0800d3c5 	.word	0x0800d3c5
 800d318:	0800d3c5 	.word	0x0800d3c5
 800d31c:	0800d3c5 	.word	0x0800d3c5
 800d320:	0800d3c5 	.word	0x0800d3c5
 800d324:	0800d3c5 	.word	0x0800d3c5
 800d328:	0800d3c5 	.word	0x0800d3c5
 800d32c:	0800d3c5 	.word	0x0800d3c5
 800d330:	0800d3a5 	.word	0x0800d3a5
 800d334:	0800d3c5 	.word	0x0800d3c5
 800d338:	0800d3c5 	.word	0x0800d3c5
 800d33c:	0800d3c5 	.word	0x0800d3c5
 800d340:	0800d3c5 	.word	0x0800d3c5
 800d344:	0800d3c5 	.word	0x0800d3c5
 800d348:	0800d3c5 	.word	0x0800d3c5
 800d34c:	0800d3c5 	.word	0x0800d3c5
 800d350:	0800d3ad 	.word	0x0800d3ad
 800d354:	0800d3c5 	.word	0x0800d3c5
 800d358:	0800d3c5 	.word	0x0800d3c5
 800d35c:	0800d3c5 	.word	0x0800d3c5
 800d360:	0800d3c5 	.word	0x0800d3c5
 800d364:	0800d3c5 	.word	0x0800d3c5
 800d368:	0800d3c5 	.word	0x0800d3c5
 800d36c:	0800d3c5 	.word	0x0800d3c5
 800d370:	0800d3b5 	.word	0x0800d3b5
 800d374:	0800d3c5 	.word	0x0800d3c5
 800d378:	0800d3c5 	.word	0x0800d3c5
 800d37c:	0800d3c5 	.word	0x0800d3c5
 800d380:	0800d3c5 	.word	0x0800d3c5
 800d384:	0800d3c5 	.word	0x0800d3c5
 800d388:	0800d3c5 	.word	0x0800d3c5
 800d38c:	0800d3c5 	.word	0x0800d3c5
 800d390:	0800d3bd 	.word	0x0800d3bd
 800d394:	2301      	movs	r3, #1
 800d396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d39a:	e222      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d39c:	2304      	movs	r3, #4
 800d39e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d3a2:	e21e      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d3a4:	2308      	movs	r3, #8
 800d3a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d3aa:	e21a      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d3ac:	2310      	movs	r3, #16
 800d3ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d3b2:	e216      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d3b4:	2320      	movs	r3, #32
 800d3b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d3ba:	e212      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d3bc:	2340      	movs	r3, #64	@ 0x40
 800d3be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d3c2:	e20e      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d3c4:	2380      	movs	r3, #128	@ 0x80
 800d3c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d3ca:	e20a      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d3cc:	697b      	ldr	r3, [r7, #20]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	4a69      	ldr	r2, [pc, #420]	@ (800d578 <UART_SetConfig+0x33c>)
 800d3d2:	4293      	cmp	r3, r2
 800d3d4:	d130      	bne.n	800d438 <UART_SetConfig+0x1fc>
 800d3d6:	4b67      	ldr	r3, [pc, #412]	@ (800d574 <UART_SetConfig+0x338>)
 800d3d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d3da:	f003 0307 	and.w	r3, r3, #7
 800d3de:	2b05      	cmp	r3, #5
 800d3e0:	d826      	bhi.n	800d430 <UART_SetConfig+0x1f4>
 800d3e2:	a201      	add	r2, pc, #4	@ (adr r2, 800d3e8 <UART_SetConfig+0x1ac>)
 800d3e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3e8:	0800d401 	.word	0x0800d401
 800d3ec:	0800d409 	.word	0x0800d409
 800d3f0:	0800d411 	.word	0x0800d411
 800d3f4:	0800d419 	.word	0x0800d419
 800d3f8:	0800d421 	.word	0x0800d421
 800d3fc:	0800d429 	.word	0x0800d429
 800d400:	2300      	movs	r3, #0
 800d402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d406:	e1ec      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d408:	2304      	movs	r3, #4
 800d40a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d40e:	e1e8      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d410:	2308      	movs	r3, #8
 800d412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d416:	e1e4      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d418:	2310      	movs	r3, #16
 800d41a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d41e:	e1e0      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d420:	2320      	movs	r3, #32
 800d422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d426:	e1dc      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d428:	2340      	movs	r3, #64	@ 0x40
 800d42a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d42e:	e1d8      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d430:	2380      	movs	r3, #128	@ 0x80
 800d432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d436:	e1d4      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d438:	697b      	ldr	r3, [r7, #20]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	4a4f      	ldr	r2, [pc, #316]	@ (800d57c <UART_SetConfig+0x340>)
 800d43e:	4293      	cmp	r3, r2
 800d440:	d130      	bne.n	800d4a4 <UART_SetConfig+0x268>
 800d442:	4b4c      	ldr	r3, [pc, #304]	@ (800d574 <UART_SetConfig+0x338>)
 800d444:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d446:	f003 0307 	and.w	r3, r3, #7
 800d44a:	2b05      	cmp	r3, #5
 800d44c:	d826      	bhi.n	800d49c <UART_SetConfig+0x260>
 800d44e:	a201      	add	r2, pc, #4	@ (adr r2, 800d454 <UART_SetConfig+0x218>)
 800d450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d454:	0800d46d 	.word	0x0800d46d
 800d458:	0800d475 	.word	0x0800d475
 800d45c:	0800d47d 	.word	0x0800d47d
 800d460:	0800d485 	.word	0x0800d485
 800d464:	0800d48d 	.word	0x0800d48d
 800d468:	0800d495 	.word	0x0800d495
 800d46c:	2300      	movs	r3, #0
 800d46e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d472:	e1b6      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d474:	2304      	movs	r3, #4
 800d476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d47a:	e1b2      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d47c:	2308      	movs	r3, #8
 800d47e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d482:	e1ae      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d484:	2310      	movs	r3, #16
 800d486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d48a:	e1aa      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d48c:	2320      	movs	r3, #32
 800d48e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d492:	e1a6      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d494:	2340      	movs	r3, #64	@ 0x40
 800d496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d49a:	e1a2      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d49c:	2380      	movs	r3, #128	@ 0x80
 800d49e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4a2:	e19e      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d4a4:	697b      	ldr	r3, [r7, #20]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	4a35      	ldr	r2, [pc, #212]	@ (800d580 <UART_SetConfig+0x344>)
 800d4aa:	4293      	cmp	r3, r2
 800d4ac:	d130      	bne.n	800d510 <UART_SetConfig+0x2d4>
 800d4ae:	4b31      	ldr	r3, [pc, #196]	@ (800d574 <UART_SetConfig+0x338>)
 800d4b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d4b2:	f003 0307 	and.w	r3, r3, #7
 800d4b6:	2b05      	cmp	r3, #5
 800d4b8:	d826      	bhi.n	800d508 <UART_SetConfig+0x2cc>
 800d4ba:	a201      	add	r2, pc, #4	@ (adr r2, 800d4c0 <UART_SetConfig+0x284>)
 800d4bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4c0:	0800d4d9 	.word	0x0800d4d9
 800d4c4:	0800d4e1 	.word	0x0800d4e1
 800d4c8:	0800d4e9 	.word	0x0800d4e9
 800d4cc:	0800d4f1 	.word	0x0800d4f1
 800d4d0:	0800d4f9 	.word	0x0800d4f9
 800d4d4:	0800d501 	.word	0x0800d501
 800d4d8:	2300      	movs	r3, #0
 800d4da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4de:	e180      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d4e0:	2304      	movs	r3, #4
 800d4e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4e6:	e17c      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d4e8:	2308      	movs	r3, #8
 800d4ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4ee:	e178      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d4f0:	2310      	movs	r3, #16
 800d4f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4f6:	e174      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d4f8:	2320      	movs	r3, #32
 800d4fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4fe:	e170      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d500:	2340      	movs	r3, #64	@ 0x40
 800d502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d506:	e16c      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d508:	2380      	movs	r3, #128	@ 0x80
 800d50a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d50e:	e168      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d510:	697b      	ldr	r3, [r7, #20]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	4a1b      	ldr	r2, [pc, #108]	@ (800d584 <UART_SetConfig+0x348>)
 800d516:	4293      	cmp	r3, r2
 800d518:	d142      	bne.n	800d5a0 <UART_SetConfig+0x364>
 800d51a:	4b16      	ldr	r3, [pc, #88]	@ (800d574 <UART_SetConfig+0x338>)
 800d51c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d51e:	f003 0307 	and.w	r3, r3, #7
 800d522:	2b05      	cmp	r3, #5
 800d524:	d838      	bhi.n	800d598 <UART_SetConfig+0x35c>
 800d526:	a201      	add	r2, pc, #4	@ (adr r2, 800d52c <UART_SetConfig+0x2f0>)
 800d528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d52c:	0800d545 	.word	0x0800d545
 800d530:	0800d54d 	.word	0x0800d54d
 800d534:	0800d555 	.word	0x0800d555
 800d538:	0800d55d 	.word	0x0800d55d
 800d53c:	0800d589 	.word	0x0800d589
 800d540:	0800d591 	.word	0x0800d591
 800d544:	2300      	movs	r3, #0
 800d546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d54a:	e14a      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d54c:	2304      	movs	r3, #4
 800d54e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d552:	e146      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d554:	2308      	movs	r3, #8
 800d556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d55a:	e142      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d55c:	2310      	movs	r3, #16
 800d55e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d562:	e13e      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d564:	cfff69f3 	.word	0xcfff69f3
 800d568:	58000c00 	.word	0x58000c00
 800d56c:	11fff4ff 	.word	0x11fff4ff
 800d570:	40011000 	.word	0x40011000
 800d574:	58024400 	.word	0x58024400
 800d578:	40004400 	.word	0x40004400
 800d57c:	40004800 	.word	0x40004800
 800d580:	40004c00 	.word	0x40004c00
 800d584:	40005000 	.word	0x40005000
 800d588:	2320      	movs	r3, #32
 800d58a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d58e:	e128      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d590:	2340      	movs	r3, #64	@ 0x40
 800d592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d596:	e124      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d598:	2380      	movs	r3, #128	@ 0x80
 800d59a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d59e:	e120      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d5a0:	697b      	ldr	r3, [r7, #20]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	4acb      	ldr	r2, [pc, #812]	@ (800d8d4 <UART_SetConfig+0x698>)
 800d5a6:	4293      	cmp	r3, r2
 800d5a8:	d176      	bne.n	800d698 <UART_SetConfig+0x45c>
 800d5aa:	4bcb      	ldr	r3, [pc, #812]	@ (800d8d8 <UART_SetConfig+0x69c>)
 800d5ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d5ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d5b2:	2b28      	cmp	r3, #40	@ 0x28
 800d5b4:	d86c      	bhi.n	800d690 <UART_SetConfig+0x454>
 800d5b6:	a201      	add	r2, pc, #4	@ (adr r2, 800d5bc <UART_SetConfig+0x380>)
 800d5b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5bc:	0800d661 	.word	0x0800d661
 800d5c0:	0800d691 	.word	0x0800d691
 800d5c4:	0800d691 	.word	0x0800d691
 800d5c8:	0800d691 	.word	0x0800d691
 800d5cc:	0800d691 	.word	0x0800d691
 800d5d0:	0800d691 	.word	0x0800d691
 800d5d4:	0800d691 	.word	0x0800d691
 800d5d8:	0800d691 	.word	0x0800d691
 800d5dc:	0800d669 	.word	0x0800d669
 800d5e0:	0800d691 	.word	0x0800d691
 800d5e4:	0800d691 	.word	0x0800d691
 800d5e8:	0800d691 	.word	0x0800d691
 800d5ec:	0800d691 	.word	0x0800d691
 800d5f0:	0800d691 	.word	0x0800d691
 800d5f4:	0800d691 	.word	0x0800d691
 800d5f8:	0800d691 	.word	0x0800d691
 800d5fc:	0800d671 	.word	0x0800d671
 800d600:	0800d691 	.word	0x0800d691
 800d604:	0800d691 	.word	0x0800d691
 800d608:	0800d691 	.word	0x0800d691
 800d60c:	0800d691 	.word	0x0800d691
 800d610:	0800d691 	.word	0x0800d691
 800d614:	0800d691 	.word	0x0800d691
 800d618:	0800d691 	.word	0x0800d691
 800d61c:	0800d679 	.word	0x0800d679
 800d620:	0800d691 	.word	0x0800d691
 800d624:	0800d691 	.word	0x0800d691
 800d628:	0800d691 	.word	0x0800d691
 800d62c:	0800d691 	.word	0x0800d691
 800d630:	0800d691 	.word	0x0800d691
 800d634:	0800d691 	.word	0x0800d691
 800d638:	0800d691 	.word	0x0800d691
 800d63c:	0800d681 	.word	0x0800d681
 800d640:	0800d691 	.word	0x0800d691
 800d644:	0800d691 	.word	0x0800d691
 800d648:	0800d691 	.word	0x0800d691
 800d64c:	0800d691 	.word	0x0800d691
 800d650:	0800d691 	.word	0x0800d691
 800d654:	0800d691 	.word	0x0800d691
 800d658:	0800d691 	.word	0x0800d691
 800d65c:	0800d689 	.word	0x0800d689
 800d660:	2301      	movs	r3, #1
 800d662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d666:	e0bc      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d668:	2304      	movs	r3, #4
 800d66a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d66e:	e0b8      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d670:	2308      	movs	r3, #8
 800d672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d676:	e0b4      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d678:	2310      	movs	r3, #16
 800d67a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d67e:	e0b0      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d680:	2320      	movs	r3, #32
 800d682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d686:	e0ac      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d688:	2340      	movs	r3, #64	@ 0x40
 800d68a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d68e:	e0a8      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d690:	2380      	movs	r3, #128	@ 0x80
 800d692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d696:	e0a4      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d698:	697b      	ldr	r3, [r7, #20]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	4a8f      	ldr	r2, [pc, #572]	@ (800d8dc <UART_SetConfig+0x6a0>)
 800d69e:	4293      	cmp	r3, r2
 800d6a0:	d130      	bne.n	800d704 <UART_SetConfig+0x4c8>
 800d6a2:	4b8d      	ldr	r3, [pc, #564]	@ (800d8d8 <UART_SetConfig+0x69c>)
 800d6a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d6a6:	f003 0307 	and.w	r3, r3, #7
 800d6aa:	2b05      	cmp	r3, #5
 800d6ac:	d826      	bhi.n	800d6fc <UART_SetConfig+0x4c0>
 800d6ae:	a201      	add	r2, pc, #4	@ (adr r2, 800d6b4 <UART_SetConfig+0x478>)
 800d6b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6b4:	0800d6cd 	.word	0x0800d6cd
 800d6b8:	0800d6d5 	.word	0x0800d6d5
 800d6bc:	0800d6dd 	.word	0x0800d6dd
 800d6c0:	0800d6e5 	.word	0x0800d6e5
 800d6c4:	0800d6ed 	.word	0x0800d6ed
 800d6c8:	0800d6f5 	.word	0x0800d6f5
 800d6cc:	2300      	movs	r3, #0
 800d6ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d6d2:	e086      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d6d4:	2304      	movs	r3, #4
 800d6d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d6da:	e082      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d6dc:	2308      	movs	r3, #8
 800d6de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d6e2:	e07e      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d6e4:	2310      	movs	r3, #16
 800d6e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d6ea:	e07a      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d6ec:	2320      	movs	r3, #32
 800d6ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d6f2:	e076      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d6f4:	2340      	movs	r3, #64	@ 0x40
 800d6f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d6fa:	e072      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d6fc:	2380      	movs	r3, #128	@ 0x80
 800d6fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d702:	e06e      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d704:	697b      	ldr	r3, [r7, #20]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	4a75      	ldr	r2, [pc, #468]	@ (800d8e0 <UART_SetConfig+0x6a4>)
 800d70a:	4293      	cmp	r3, r2
 800d70c:	d130      	bne.n	800d770 <UART_SetConfig+0x534>
 800d70e:	4b72      	ldr	r3, [pc, #456]	@ (800d8d8 <UART_SetConfig+0x69c>)
 800d710:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d712:	f003 0307 	and.w	r3, r3, #7
 800d716:	2b05      	cmp	r3, #5
 800d718:	d826      	bhi.n	800d768 <UART_SetConfig+0x52c>
 800d71a:	a201      	add	r2, pc, #4	@ (adr r2, 800d720 <UART_SetConfig+0x4e4>)
 800d71c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d720:	0800d739 	.word	0x0800d739
 800d724:	0800d741 	.word	0x0800d741
 800d728:	0800d749 	.word	0x0800d749
 800d72c:	0800d751 	.word	0x0800d751
 800d730:	0800d759 	.word	0x0800d759
 800d734:	0800d761 	.word	0x0800d761
 800d738:	2300      	movs	r3, #0
 800d73a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d73e:	e050      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d740:	2304      	movs	r3, #4
 800d742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d746:	e04c      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d748:	2308      	movs	r3, #8
 800d74a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d74e:	e048      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d750:	2310      	movs	r3, #16
 800d752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d756:	e044      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d758:	2320      	movs	r3, #32
 800d75a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d75e:	e040      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d760:	2340      	movs	r3, #64	@ 0x40
 800d762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d766:	e03c      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d768:	2380      	movs	r3, #128	@ 0x80
 800d76a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d76e:	e038      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d770:	697b      	ldr	r3, [r7, #20]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	4a5b      	ldr	r2, [pc, #364]	@ (800d8e4 <UART_SetConfig+0x6a8>)
 800d776:	4293      	cmp	r3, r2
 800d778:	d130      	bne.n	800d7dc <UART_SetConfig+0x5a0>
 800d77a:	4b57      	ldr	r3, [pc, #348]	@ (800d8d8 <UART_SetConfig+0x69c>)
 800d77c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d77e:	f003 0307 	and.w	r3, r3, #7
 800d782:	2b05      	cmp	r3, #5
 800d784:	d826      	bhi.n	800d7d4 <UART_SetConfig+0x598>
 800d786:	a201      	add	r2, pc, #4	@ (adr r2, 800d78c <UART_SetConfig+0x550>)
 800d788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d78c:	0800d7a5 	.word	0x0800d7a5
 800d790:	0800d7ad 	.word	0x0800d7ad
 800d794:	0800d7b5 	.word	0x0800d7b5
 800d798:	0800d7bd 	.word	0x0800d7bd
 800d79c:	0800d7c5 	.word	0x0800d7c5
 800d7a0:	0800d7cd 	.word	0x0800d7cd
 800d7a4:	2302      	movs	r3, #2
 800d7a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7aa:	e01a      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d7ac:	2304      	movs	r3, #4
 800d7ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7b2:	e016      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d7b4:	2308      	movs	r3, #8
 800d7b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7ba:	e012      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d7bc:	2310      	movs	r3, #16
 800d7be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7c2:	e00e      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d7c4:	2320      	movs	r3, #32
 800d7c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7ca:	e00a      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d7cc:	2340      	movs	r3, #64	@ 0x40
 800d7ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7d2:	e006      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d7d4:	2380      	movs	r3, #128	@ 0x80
 800d7d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7da:	e002      	b.n	800d7e2 <UART_SetConfig+0x5a6>
 800d7dc:	2380      	movs	r3, #128	@ 0x80
 800d7de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d7e2:	697b      	ldr	r3, [r7, #20]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	4a3f      	ldr	r2, [pc, #252]	@ (800d8e4 <UART_SetConfig+0x6a8>)
 800d7e8:	4293      	cmp	r3, r2
 800d7ea:	f040 80f8 	bne.w	800d9de <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d7ee:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d7f2:	2b20      	cmp	r3, #32
 800d7f4:	dc46      	bgt.n	800d884 <UART_SetConfig+0x648>
 800d7f6:	2b02      	cmp	r3, #2
 800d7f8:	f2c0 8082 	blt.w	800d900 <UART_SetConfig+0x6c4>
 800d7fc:	3b02      	subs	r3, #2
 800d7fe:	2b1e      	cmp	r3, #30
 800d800:	d87e      	bhi.n	800d900 <UART_SetConfig+0x6c4>
 800d802:	a201      	add	r2, pc, #4	@ (adr r2, 800d808 <UART_SetConfig+0x5cc>)
 800d804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d808:	0800d88b 	.word	0x0800d88b
 800d80c:	0800d901 	.word	0x0800d901
 800d810:	0800d893 	.word	0x0800d893
 800d814:	0800d901 	.word	0x0800d901
 800d818:	0800d901 	.word	0x0800d901
 800d81c:	0800d901 	.word	0x0800d901
 800d820:	0800d8a3 	.word	0x0800d8a3
 800d824:	0800d901 	.word	0x0800d901
 800d828:	0800d901 	.word	0x0800d901
 800d82c:	0800d901 	.word	0x0800d901
 800d830:	0800d901 	.word	0x0800d901
 800d834:	0800d901 	.word	0x0800d901
 800d838:	0800d901 	.word	0x0800d901
 800d83c:	0800d901 	.word	0x0800d901
 800d840:	0800d8b3 	.word	0x0800d8b3
 800d844:	0800d901 	.word	0x0800d901
 800d848:	0800d901 	.word	0x0800d901
 800d84c:	0800d901 	.word	0x0800d901
 800d850:	0800d901 	.word	0x0800d901
 800d854:	0800d901 	.word	0x0800d901
 800d858:	0800d901 	.word	0x0800d901
 800d85c:	0800d901 	.word	0x0800d901
 800d860:	0800d901 	.word	0x0800d901
 800d864:	0800d901 	.word	0x0800d901
 800d868:	0800d901 	.word	0x0800d901
 800d86c:	0800d901 	.word	0x0800d901
 800d870:	0800d901 	.word	0x0800d901
 800d874:	0800d901 	.word	0x0800d901
 800d878:	0800d901 	.word	0x0800d901
 800d87c:	0800d901 	.word	0x0800d901
 800d880:	0800d8f3 	.word	0x0800d8f3
 800d884:	2b40      	cmp	r3, #64	@ 0x40
 800d886:	d037      	beq.n	800d8f8 <UART_SetConfig+0x6bc>
 800d888:	e03a      	b.n	800d900 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800d88a:	f7fd fac9 	bl	800ae20 <HAL_RCCEx_GetD3PCLK1Freq>
 800d88e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d890:	e03c      	b.n	800d90c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d892:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d896:	4618      	mov	r0, r3
 800d898:	f7fd fad8 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d89c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d89e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8a0:	e034      	b.n	800d90c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d8a2:	f107 0318 	add.w	r3, r7, #24
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	f7fd fc24 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d8ac:	69fb      	ldr	r3, [r7, #28]
 800d8ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8b0:	e02c      	b.n	800d90c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d8b2:	4b09      	ldr	r3, [pc, #36]	@ (800d8d8 <UART_SetConfig+0x69c>)
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	f003 0320 	and.w	r3, r3, #32
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d016      	beq.n	800d8ec <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d8be:	4b06      	ldr	r3, [pc, #24]	@ (800d8d8 <UART_SetConfig+0x69c>)
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	08db      	lsrs	r3, r3, #3
 800d8c4:	f003 0303 	and.w	r3, r3, #3
 800d8c8:	4a07      	ldr	r2, [pc, #28]	@ (800d8e8 <UART_SetConfig+0x6ac>)
 800d8ca:	fa22 f303 	lsr.w	r3, r2, r3
 800d8ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d8d0:	e01c      	b.n	800d90c <UART_SetConfig+0x6d0>
 800d8d2:	bf00      	nop
 800d8d4:	40011400 	.word	0x40011400
 800d8d8:	58024400 	.word	0x58024400
 800d8dc:	40007800 	.word	0x40007800
 800d8e0:	40007c00 	.word	0x40007c00
 800d8e4:	58000c00 	.word	0x58000c00
 800d8e8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800d8ec:	4b9d      	ldr	r3, [pc, #628]	@ (800db64 <UART_SetConfig+0x928>)
 800d8ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8f0:	e00c      	b.n	800d90c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d8f2:	4b9d      	ldr	r3, [pc, #628]	@ (800db68 <UART_SetConfig+0x92c>)
 800d8f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8f6:	e009      	b.n	800d90c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d8f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d8fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8fe:	e005      	b.n	800d90c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800d900:	2300      	movs	r3, #0
 800d902:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d904:	2301      	movs	r3, #1
 800d906:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d90a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d90c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d90e:	2b00      	cmp	r3, #0
 800d910:	f000 81de 	beq.w	800dcd0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d914:	697b      	ldr	r3, [r7, #20]
 800d916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d918:	4a94      	ldr	r2, [pc, #592]	@ (800db6c <UART_SetConfig+0x930>)
 800d91a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d91e:	461a      	mov	r2, r3
 800d920:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d922:	fbb3 f3f2 	udiv	r3, r3, r2
 800d926:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d928:	697b      	ldr	r3, [r7, #20]
 800d92a:	685a      	ldr	r2, [r3, #4]
 800d92c:	4613      	mov	r3, r2
 800d92e:	005b      	lsls	r3, r3, #1
 800d930:	4413      	add	r3, r2
 800d932:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d934:	429a      	cmp	r2, r3
 800d936:	d305      	bcc.n	800d944 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d938:	697b      	ldr	r3, [r7, #20]
 800d93a:	685b      	ldr	r3, [r3, #4]
 800d93c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d93e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d940:	429a      	cmp	r2, r3
 800d942:	d903      	bls.n	800d94c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800d944:	2301      	movs	r3, #1
 800d946:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d94a:	e1c1      	b.n	800dcd0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d94c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d94e:	2200      	movs	r2, #0
 800d950:	60bb      	str	r3, [r7, #8]
 800d952:	60fa      	str	r2, [r7, #12]
 800d954:	697b      	ldr	r3, [r7, #20]
 800d956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d958:	4a84      	ldr	r2, [pc, #528]	@ (800db6c <UART_SetConfig+0x930>)
 800d95a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d95e:	b29b      	uxth	r3, r3
 800d960:	2200      	movs	r2, #0
 800d962:	603b      	str	r3, [r7, #0]
 800d964:	607a      	str	r2, [r7, #4]
 800d966:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d96a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d96e:	f7f2 fd0f 	bl	8000390 <__aeabi_uldivmod>
 800d972:	4602      	mov	r2, r0
 800d974:	460b      	mov	r3, r1
 800d976:	4610      	mov	r0, r2
 800d978:	4619      	mov	r1, r3
 800d97a:	f04f 0200 	mov.w	r2, #0
 800d97e:	f04f 0300 	mov.w	r3, #0
 800d982:	020b      	lsls	r3, r1, #8
 800d984:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d988:	0202      	lsls	r2, r0, #8
 800d98a:	6979      	ldr	r1, [r7, #20]
 800d98c:	6849      	ldr	r1, [r1, #4]
 800d98e:	0849      	lsrs	r1, r1, #1
 800d990:	2000      	movs	r0, #0
 800d992:	460c      	mov	r4, r1
 800d994:	4605      	mov	r5, r0
 800d996:	eb12 0804 	adds.w	r8, r2, r4
 800d99a:	eb43 0905 	adc.w	r9, r3, r5
 800d99e:	697b      	ldr	r3, [r7, #20]
 800d9a0:	685b      	ldr	r3, [r3, #4]
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	469a      	mov	sl, r3
 800d9a6:	4693      	mov	fp, r2
 800d9a8:	4652      	mov	r2, sl
 800d9aa:	465b      	mov	r3, fp
 800d9ac:	4640      	mov	r0, r8
 800d9ae:	4649      	mov	r1, r9
 800d9b0:	f7f2 fcee 	bl	8000390 <__aeabi_uldivmod>
 800d9b4:	4602      	mov	r2, r0
 800d9b6:	460b      	mov	r3, r1
 800d9b8:	4613      	mov	r3, r2
 800d9ba:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d9bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d9c2:	d308      	bcc.n	800d9d6 <UART_SetConfig+0x79a>
 800d9c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d9ca:	d204      	bcs.n	800d9d6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800d9cc:	697b      	ldr	r3, [r7, #20]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d9d2:	60da      	str	r2, [r3, #12]
 800d9d4:	e17c      	b.n	800dcd0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800d9d6:	2301      	movs	r3, #1
 800d9d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d9dc:	e178      	b.n	800dcd0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d9de:	697b      	ldr	r3, [r7, #20]
 800d9e0:	69db      	ldr	r3, [r3, #28]
 800d9e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d9e6:	f040 80c5 	bne.w	800db74 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800d9ea:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d9ee:	2b20      	cmp	r3, #32
 800d9f0:	dc48      	bgt.n	800da84 <UART_SetConfig+0x848>
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	db7b      	blt.n	800daee <UART_SetConfig+0x8b2>
 800d9f6:	2b20      	cmp	r3, #32
 800d9f8:	d879      	bhi.n	800daee <UART_SetConfig+0x8b2>
 800d9fa:	a201      	add	r2, pc, #4	@ (adr r2, 800da00 <UART_SetConfig+0x7c4>)
 800d9fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da00:	0800da8b 	.word	0x0800da8b
 800da04:	0800da93 	.word	0x0800da93
 800da08:	0800daef 	.word	0x0800daef
 800da0c:	0800daef 	.word	0x0800daef
 800da10:	0800da9b 	.word	0x0800da9b
 800da14:	0800daef 	.word	0x0800daef
 800da18:	0800daef 	.word	0x0800daef
 800da1c:	0800daef 	.word	0x0800daef
 800da20:	0800daab 	.word	0x0800daab
 800da24:	0800daef 	.word	0x0800daef
 800da28:	0800daef 	.word	0x0800daef
 800da2c:	0800daef 	.word	0x0800daef
 800da30:	0800daef 	.word	0x0800daef
 800da34:	0800daef 	.word	0x0800daef
 800da38:	0800daef 	.word	0x0800daef
 800da3c:	0800daef 	.word	0x0800daef
 800da40:	0800dabb 	.word	0x0800dabb
 800da44:	0800daef 	.word	0x0800daef
 800da48:	0800daef 	.word	0x0800daef
 800da4c:	0800daef 	.word	0x0800daef
 800da50:	0800daef 	.word	0x0800daef
 800da54:	0800daef 	.word	0x0800daef
 800da58:	0800daef 	.word	0x0800daef
 800da5c:	0800daef 	.word	0x0800daef
 800da60:	0800daef 	.word	0x0800daef
 800da64:	0800daef 	.word	0x0800daef
 800da68:	0800daef 	.word	0x0800daef
 800da6c:	0800daef 	.word	0x0800daef
 800da70:	0800daef 	.word	0x0800daef
 800da74:	0800daef 	.word	0x0800daef
 800da78:	0800daef 	.word	0x0800daef
 800da7c:	0800daef 	.word	0x0800daef
 800da80:	0800dae1 	.word	0x0800dae1
 800da84:	2b40      	cmp	r3, #64	@ 0x40
 800da86:	d02e      	beq.n	800dae6 <UART_SetConfig+0x8aa>
 800da88:	e031      	b.n	800daee <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800da8a:	f7fb fa13 	bl	8008eb4 <HAL_RCC_GetPCLK1Freq>
 800da8e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800da90:	e033      	b.n	800dafa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800da92:	f7fb fa25 	bl	8008ee0 <HAL_RCC_GetPCLK2Freq>
 800da96:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800da98:	e02f      	b.n	800dafa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800da9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800da9e:	4618      	mov	r0, r3
 800daa0:	f7fd f9d4 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800daa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800daa8:	e027      	b.n	800dafa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800daaa:	f107 0318 	add.w	r3, r7, #24
 800daae:	4618      	mov	r0, r3
 800dab0:	f7fd fb20 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800dab4:	69fb      	ldr	r3, [r7, #28]
 800dab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dab8:	e01f      	b.n	800dafa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800daba:	4b2d      	ldr	r3, [pc, #180]	@ (800db70 <UART_SetConfig+0x934>)
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	f003 0320 	and.w	r3, r3, #32
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d009      	beq.n	800dada <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800dac6:	4b2a      	ldr	r3, [pc, #168]	@ (800db70 <UART_SetConfig+0x934>)
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	08db      	lsrs	r3, r3, #3
 800dacc:	f003 0303 	and.w	r3, r3, #3
 800dad0:	4a24      	ldr	r2, [pc, #144]	@ (800db64 <UART_SetConfig+0x928>)
 800dad2:	fa22 f303 	lsr.w	r3, r2, r3
 800dad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800dad8:	e00f      	b.n	800dafa <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800dada:	4b22      	ldr	r3, [pc, #136]	@ (800db64 <UART_SetConfig+0x928>)
 800dadc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dade:	e00c      	b.n	800dafa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800dae0:	4b21      	ldr	r3, [pc, #132]	@ (800db68 <UART_SetConfig+0x92c>)
 800dae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dae4:	e009      	b.n	800dafa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dae6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800daea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800daec:	e005      	b.n	800dafa <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800daee:	2300      	movs	r3, #0
 800daf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800daf2:	2301      	movs	r3, #1
 800daf4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800daf8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800dafa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	f000 80e7 	beq.w	800dcd0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800db02:	697b      	ldr	r3, [r7, #20]
 800db04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db06:	4a19      	ldr	r2, [pc, #100]	@ (800db6c <UART_SetConfig+0x930>)
 800db08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800db0c:	461a      	mov	r2, r3
 800db0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db10:	fbb3 f3f2 	udiv	r3, r3, r2
 800db14:	005a      	lsls	r2, r3, #1
 800db16:	697b      	ldr	r3, [r7, #20]
 800db18:	685b      	ldr	r3, [r3, #4]
 800db1a:	085b      	lsrs	r3, r3, #1
 800db1c:	441a      	add	r2, r3
 800db1e:	697b      	ldr	r3, [r7, #20]
 800db20:	685b      	ldr	r3, [r3, #4]
 800db22:	fbb2 f3f3 	udiv	r3, r2, r3
 800db26:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800db28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db2a:	2b0f      	cmp	r3, #15
 800db2c:	d916      	bls.n	800db5c <UART_SetConfig+0x920>
 800db2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db34:	d212      	bcs.n	800db5c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800db36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db38:	b29b      	uxth	r3, r3
 800db3a:	f023 030f 	bic.w	r3, r3, #15
 800db3e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800db40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db42:	085b      	lsrs	r3, r3, #1
 800db44:	b29b      	uxth	r3, r3
 800db46:	f003 0307 	and.w	r3, r3, #7
 800db4a:	b29a      	uxth	r2, r3
 800db4c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800db4e:	4313      	orrs	r3, r2
 800db50:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800db52:	697b      	ldr	r3, [r7, #20]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800db58:	60da      	str	r2, [r3, #12]
 800db5a:	e0b9      	b.n	800dcd0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800db5c:	2301      	movs	r3, #1
 800db5e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800db62:	e0b5      	b.n	800dcd0 <UART_SetConfig+0xa94>
 800db64:	03d09000 	.word	0x03d09000
 800db68:	003d0900 	.word	0x003d0900
 800db6c:	08014aac 	.word	0x08014aac
 800db70:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800db74:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800db78:	2b20      	cmp	r3, #32
 800db7a:	dc49      	bgt.n	800dc10 <UART_SetConfig+0x9d4>
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	db7c      	blt.n	800dc7a <UART_SetConfig+0xa3e>
 800db80:	2b20      	cmp	r3, #32
 800db82:	d87a      	bhi.n	800dc7a <UART_SetConfig+0xa3e>
 800db84:	a201      	add	r2, pc, #4	@ (adr r2, 800db8c <UART_SetConfig+0x950>)
 800db86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db8a:	bf00      	nop
 800db8c:	0800dc17 	.word	0x0800dc17
 800db90:	0800dc1f 	.word	0x0800dc1f
 800db94:	0800dc7b 	.word	0x0800dc7b
 800db98:	0800dc7b 	.word	0x0800dc7b
 800db9c:	0800dc27 	.word	0x0800dc27
 800dba0:	0800dc7b 	.word	0x0800dc7b
 800dba4:	0800dc7b 	.word	0x0800dc7b
 800dba8:	0800dc7b 	.word	0x0800dc7b
 800dbac:	0800dc37 	.word	0x0800dc37
 800dbb0:	0800dc7b 	.word	0x0800dc7b
 800dbb4:	0800dc7b 	.word	0x0800dc7b
 800dbb8:	0800dc7b 	.word	0x0800dc7b
 800dbbc:	0800dc7b 	.word	0x0800dc7b
 800dbc0:	0800dc7b 	.word	0x0800dc7b
 800dbc4:	0800dc7b 	.word	0x0800dc7b
 800dbc8:	0800dc7b 	.word	0x0800dc7b
 800dbcc:	0800dc47 	.word	0x0800dc47
 800dbd0:	0800dc7b 	.word	0x0800dc7b
 800dbd4:	0800dc7b 	.word	0x0800dc7b
 800dbd8:	0800dc7b 	.word	0x0800dc7b
 800dbdc:	0800dc7b 	.word	0x0800dc7b
 800dbe0:	0800dc7b 	.word	0x0800dc7b
 800dbe4:	0800dc7b 	.word	0x0800dc7b
 800dbe8:	0800dc7b 	.word	0x0800dc7b
 800dbec:	0800dc7b 	.word	0x0800dc7b
 800dbf0:	0800dc7b 	.word	0x0800dc7b
 800dbf4:	0800dc7b 	.word	0x0800dc7b
 800dbf8:	0800dc7b 	.word	0x0800dc7b
 800dbfc:	0800dc7b 	.word	0x0800dc7b
 800dc00:	0800dc7b 	.word	0x0800dc7b
 800dc04:	0800dc7b 	.word	0x0800dc7b
 800dc08:	0800dc7b 	.word	0x0800dc7b
 800dc0c:	0800dc6d 	.word	0x0800dc6d
 800dc10:	2b40      	cmp	r3, #64	@ 0x40
 800dc12:	d02e      	beq.n	800dc72 <UART_SetConfig+0xa36>
 800dc14:	e031      	b.n	800dc7a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dc16:	f7fb f94d 	bl	8008eb4 <HAL_RCC_GetPCLK1Freq>
 800dc1a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dc1c:	e033      	b.n	800dc86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dc1e:	f7fb f95f 	bl	8008ee0 <HAL_RCC_GetPCLK2Freq>
 800dc22:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dc24:	e02f      	b.n	800dc86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dc26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dc2a:	4618      	mov	r0, r3
 800dc2c:	f7fd f90e 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800dc30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc34:	e027      	b.n	800dc86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dc36:	f107 0318 	add.w	r3, r7, #24
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	f7fd fa5a 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800dc40:	69fb      	ldr	r3, [r7, #28]
 800dc42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc44:	e01f      	b.n	800dc86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dc46:	4b2d      	ldr	r3, [pc, #180]	@ (800dcfc <UART_SetConfig+0xac0>)
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	f003 0320 	and.w	r3, r3, #32
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d009      	beq.n	800dc66 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800dc52:	4b2a      	ldr	r3, [pc, #168]	@ (800dcfc <UART_SetConfig+0xac0>)
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	08db      	lsrs	r3, r3, #3
 800dc58:	f003 0303 	and.w	r3, r3, #3
 800dc5c:	4a28      	ldr	r2, [pc, #160]	@ (800dd00 <UART_SetConfig+0xac4>)
 800dc5e:	fa22 f303 	lsr.w	r3, r2, r3
 800dc62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800dc64:	e00f      	b.n	800dc86 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800dc66:	4b26      	ldr	r3, [pc, #152]	@ (800dd00 <UART_SetConfig+0xac4>)
 800dc68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc6a:	e00c      	b.n	800dc86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800dc6c:	4b25      	ldr	r3, [pc, #148]	@ (800dd04 <UART_SetConfig+0xac8>)
 800dc6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc70:	e009      	b.n	800dc86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dc72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dc76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc78:	e005      	b.n	800dc86 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800dc7e:	2301      	movs	r3, #1
 800dc80:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800dc84:	bf00      	nop
    }

    if (pclk != 0U)
 800dc86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d021      	beq.n	800dcd0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dc8c:	697b      	ldr	r3, [r7, #20]
 800dc8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc90:	4a1d      	ldr	r2, [pc, #116]	@ (800dd08 <UART_SetConfig+0xacc>)
 800dc92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dc96:	461a      	mov	r2, r3
 800dc98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc9a:	fbb3 f2f2 	udiv	r2, r3, r2
 800dc9e:	697b      	ldr	r3, [r7, #20]
 800dca0:	685b      	ldr	r3, [r3, #4]
 800dca2:	085b      	lsrs	r3, r3, #1
 800dca4:	441a      	add	r2, r3
 800dca6:	697b      	ldr	r3, [r7, #20]
 800dca8:	685b      	ldr	r3, [r3, #4]
 800dcaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800dcae:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dcb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcb2:	2b0f      	cmp	r3, #15
 800dcb4:	d909      	bls.n	800dcca <UART_SetConfig+0xa8e>
 800dcb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dcbc:	d205      	bcs.n	800dcca <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800dcbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcc0:	b29a      	uxth	r2, r3
 800dcc2:	697b      	ldr	r3, [r7, #20]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	60da      	str	r2, [r3, #12]
 800dcc8:	e002      	b.n	800dcd0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800dcca:	2301      	movs	r3, #1
 800dccc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800dcd0:	697b      	ldr	r3, [r7, #20]
 800dcd2:	2201      	movs	r2, #1
 800dcd4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800dcd8:	697b      	ldr	r3, [r7, #20]
 800dcda:	2201      	movs	r2, #1
 800dcdc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800dce0:	697b      	ldr	r3, [r7, #20]
 800dce2:	2200      	movs	r2, #0
 800dce4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800dce6:	697b      	ldr	r3, [r7, #20]
 800dce8:	2200      	movs	r2, #0
 800dcea:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800dcec:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	3748      	adds	r7, #72	@ 0x48
 800dcf4:	46bd      	mov	sp, r7
 800dcf6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dcfa:	bf00      	nop
 800dcfc:	58024400 	.word	0x58024400
 800dd00:	03d09000 	.word	0x03d09000
 800dd04:	003d0900 	.word	0x003d0900
 800dd08:	08014aac 	.word	0x08014aac

0800dd0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800dd0c:	b480      	push	{r7}
 800dd0e:	b083      	sub	sp, #12
 800dd10:	af00      	add	r7, sp, #0
 800dd12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd18:	f003 0308 	and.w	r3, r3, #8
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d00a      	beq.n	800dd36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	685b      	ldr	r3, [r3, #4]
 800dd26:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	430a      	orrs	r2, r1
 800dd34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd3a:	f003 0301 	and.w	r3, r3, #1
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d00a      	beq.n	800dd58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	685b      	ldr	r3, [r3, #4]
 800dd48:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	430a      	orrs	r2, r1
 800dd56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd5c:	f003 0302 	and.w	r3, r3, #2
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d00a      	beq.n	800dd7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	685b      	ldr	r3, [r3, #4]
 800dd6a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	430a      	orrs	r2, r1
 800dd78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd7e:	f003 0304 	and.w	r3, r3, #4
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d00a      	beq.n	800dd9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	685b      	ldr	r3, [r3, #4]
 800dd8c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	430a      	orrs	r2, r1
 800dd9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dda0:	f003 0310 	and.w	r3, r3, #16
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d00a      	beq.n	800ddbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	689b      	ldr	r3, [r3, #8]
 800ddae:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	430a      	orrs	r2, r1
 800ddbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddc2:	f003 0320 	and.w	r3, r3, #32
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d00a      	beq.n	800dde0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	689b      	ldr	r3, [r3, #8]
 800ddd0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	430a      	orrs	r2, r1
 800ddde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dde4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d01a      	beq.n	800de22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	685b      	ldr	r3, [r3, #4]
 800ddf2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	430a      	orrs	r2, r1
 800de00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800de06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800de0a:	d10a      	bne.n	800de22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	685b      	ldr	r3, [r3, #4]
 800de12:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	430a      	orrs	r2, r1
 800de20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d00a      	beq.n	800de44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	685b      	ldr	r3, [r3, #4]
 800de34:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	430a      	orrs	r2, r1
 800de42:	605a      	str	r2, [r3, #4]
  }
}
 800de44:	bf00      	nop
 800de46:	370c      	adds	r7, #12
 800de48:	46bd      	mov	sp, r7
 800de4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de4e:	4770      	bx	lr

0800de50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800de50:	b580      	push	{r7, lr}
 800de52:	b098      	sub	sp, #96	@ 0x60
 800de54:	af02      	add	r7, sp, #8
 800de56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	2200      	movs	r2, #0
 800de5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800de60:	f7f4 fd66 	bl	8002930 <HAL_GetTick>
 800de64:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	f003 0308 	and.w	r3, r3, #8
 800de70:	2b08      	cmp	r3, #8
 800de72:	d12f      	bne.n	800ded4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800de74:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800de78:	9300      	str	r3, [sp, #0]
 800de7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800de7c:	2200      	movs	r2, #0
 800de7e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800de82:	6878      	ldr	r0, [r7, #4]
 800de84:	f000 f88e 	bl	800dfa4 <UART_WaitOnFlagUntilTimeout>
 800de88:	4603      	mov	r3, r0
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d022      	beq.n	800ded4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de96:	e853 3f00 	ldrex	r3, [r3]
 800de9a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800de9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dea2:	653b      	str	r3, [r7, #80]	@ 0x50
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	461a      	mov	r2, r3
 800deaa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800deac:	647b      	str	r3, [r7, #68]	@ 0x44
 800deae:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800deb0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800deb2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800deb4:	e841 2300 	strex	r3, r2, [r1]
 800deb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800deba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800debc:	2b00      	cmp	r3, #0
 800debe:	d1e6      	bne.n	800de8e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	2220      	movs	r2, #32
 800dec4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	2200      	movs	r2, #0
 800decc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ded0:	2303      	movs	r3, #3
 800ded2:	e063      	b.n	800df9c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	f003 0304 	and.w	r3, r3, #4
 800dede:	2b04      	cmp	r3, #4
 800dee0:	d149      	bne.n	800df76 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dee2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800dee6:	9300      	str	r3, [sp, #0]
 800dee8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800deea:	2200      	movs	r2, #0
 800deec:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800def0:	6878      	ldr	r0, [r7, #4]
 800def2:	f000 f857 	bl	800dfa4 <UART_WaitOnFlagUntilTimeout>
 800def6:	4603      	mov	r3, r0
 800def8:	2b00      	cmp	r3, #0
 800defa:	d03c      	beq.n	800df76 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df04:	e853 3f00 	ldrex	r3, [r3]
 800df08:	623b      	str	r3, [r7, #32]
   return(result);
 800df0a:	6a3b      	ldr	r3, [r7, #32]
 800df0c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800df10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	461a      	mov	r2, r3
 800df18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df1a:	633b      	str	r3, [r7, #48]	@ 0x30
 800df1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800df20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800df22:	e841 2300 	strex	r3, r2, [r1]
 800df26:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800df28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d1e6      	bne.n	800defc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	3308      	adds	r3, #8
 800df34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df36:	693b      	ldr	r3, [r7, #16]
 800df38:	e853 3f00 	ldrex	r3, [r3]
 800df3c:	60fb      	str	r3, [r7, #12]
   return(result);
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	f023 0301 	bic.w	r3, r3, #1
 800df44:	64bb      	str	r3, [r7, #72]	@ 0x48
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	3308      	adds	r3, #8
 800df4c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800df4e:	61fa      	str	r2, [r7, #28]
 800df50:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df52:	69b9      	ldr	r1, [r7, #24]
 800df54:	69fa      	ldr	r2, [r7, #28]
 800df56:	e841 2300 	strex	r3, r2, [r1]
 800df5a:	617b      	str	r3, [r7, #20]
   return(result);
 800df5c:	697b      	ldr	r3, [r7, #20]
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d1e5      	bne.n	800df2e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	2220      	movs	r2, #32
 800df66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	2200      	movs	r2, #0
 800df6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800df72:	2303      	movs	r3, #3
 800df74:	e012      	b.n	800df9c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	2220      	movs	r2, #32
 800df7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	2220      	movs	r2, #32
 800df82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	2200      	movs	r2, #0
 800df8a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	2200      	movs	r2, #0
 800df90:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	2200      	movs	r2, #0
 800df96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800df9a:	2300      	movs	r3, #0
}
 800df9c:	4618      	mov	r0, r3
 800df9e:	3758      	adds	r7, #88	@ 0x58
 800dfa0:	46bd      	mov	sp, r7
 800dfa2:	bd80      	pop	{r7, pc}

0800dfa4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	b084      	sub	sp, #16
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	60f8      	str	r0, [r7, #12]
 800dfac:	60b9      	str	r1, [r7, #8]
 800dfae:	603b      	str	r3, [r7, #0]
 800dfb0:	4613      	mov	r3, r2
 800dfb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dfb4:	e04f      	b.n	800e056 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800dfb6:	69bb      	ldr	r3, [r7, #24]
 800dfb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfbc:	d04b      	beq.n	800e056 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dfbe:	f7f4 fcb7 	bl	8002930 <HAL_GetTick>
 800dfc2:	4602      	mov	r2, r0
 800dfc4:	683b      	ldr	r3, [r7, #0]
 800dfc6:	1ad3      	subs	r3, r2, r3
 800dfc8:	69ba      	ldr	r2, [r7, #24]
 800dfca:	429a      	cmp	r2, r3
 800dfcc:	d302      	bcc.n	800dfd4 <UART_WaitOnFlagUntilTimeout+0x30>
 800dfce:	69bb      	ldr	r3, [r7, #24]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d101      	bne.n	800dfd8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800dfd4:	2303      	movs	r3, #3
 800dfd6:	e04e      	b.n	800e076 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800dfd8:	68fb      	ldr	r3, [r7, #12]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	f003 0304 	and.w	r3, r3, #4
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d037      	beq.n	800e056 <UART_WaitOnFlagUntilTimeout+0xb2>
 800dfe6:	68bb      	ldr	r3, [r7, #8]
 800dfe8:	2b80      	cmp	r3, #128	@ 0x80
 800dfea:	d034      	beq.n	800e056 <UART_WaitOnFlagUntilTimeout+0xb2>
 800dfec:	68bb      	ldr	r3, [r7, #8]
 800dfee:	2b40      	cmp	r3, #64	@ 0x40
 800dff0:	d031      	beq.n	800e056 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	69db      	ldr	r3, [r3, #28]
 800dff8:	f003 0308 	and.w	r3, r3, #8
 800dffc:	2b08      	cmp	r3, #8
 800dffe:	d110      	bne.n	800e022 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	2208      	movs	r2, #8
 800e006:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e008:	68f8      	ldr	r0, [r7, #12]
 800e00a:	f000 f839 	bl	800e080 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	2208      	movs	r2, #8
 800e012:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	2200      	movs	r2, #0
 800e01a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e01e:	2301      	movs	r3, #1
 800e020:	e029      	b.n	800e076 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	69db      	ldr	r3, [r3, #28]
 800e028:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e02c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e030:	d111      	bne.n	800e056 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e03a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e03c:	68f8      	ldr	r0, [r7, #12]
 800e03e:	f000 f81f 	bl	800e080 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	2220      	movs	r2, #32
 800e046:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	2200      	movs	r2, #0
 800e04e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e052:	2303      	movs	r3, #3
 800e054:	e00f      	b.n	800e076 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	69da      	ldr	r2, [r3, #28]
 800e05c:	68bb      	ldr	r3, [r7, #8]
 800e05e:	4013      	ands	r3, r2
 800e060:	68ba      	ldr	r2, [r7, #8]
 800e062:	429a      	cmp	r2, r3
 800e064:	bf0c      	ite	eq
 800e066:	2301      	moveq	r3, #1
 800e068:	2300      	movne	r3, #0
 800e06a:	b2db      	uxtb	r3, r3
 800e06c:	461a      	mov	r2, r3
 800e06e:	79fb      	ldrb	r3, [r7, #7]
 800e070:	429a      	cmp	r2, r3
 800e072:	d0a0      	beq.n	800dfb6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e074:	2300      	movs	r3, #0
}
 800e076:	4618      	mov	r0, r3
 800e078:	3710      	adds	r7, #16
 800e07a:	46bd      	mov	sp, r7
 800e07c:	bd80      	pop	{r7, pc}
	...

0800e080 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e080:	b480      	push	{r7}
 800e082:	b095      	sub	sp, #84	@ 0x54
 800e084:	af00      	add	r7, sp, #0
 800e086:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e08e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e090:	e853 3f00 	ldrex	r3, [r3]
 800e094:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e098:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e09c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	461a      	mov	r2, r3
 800e0a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e0a6:	643b      	str	r3, [r7, #64]	@ 0x40
 800e0a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e0ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e0ae:	e841 2300 	strex	r3, r2, [r1]
 800e0b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e0b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d1e6      	bne.n	800e088 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	3308      	adds	r3, #8
 800e0c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0c2:	6a3b      	ldr	r3, [r7, #32]
 800e0c4:	e853 3f00 	ldrex	r3, [r3]
 800e0c8:	61fb      	str	r3, [r7, #28]
   return(result);
 800e0ca:	69fa      	ldr	r2, [r7, #28]
 800e0cc:	4b1e      	ldr	r3, [pc, #120]	@ (800e148 <UART_EndRxTransfer+0xc8>)
 800e0ce:	4013      	ands	r3, r2
 800e0d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	3308      	adds	r3, #8
 800e0d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e0da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e0dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e0e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e0e2:	e841 2300 	strex	r3, r2, [r1]
 800e0e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e0e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d1e5      	bne.n	800e0ba <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e0f2:	2b01      	cmp	r3, #1
 800e0f4:	d118      	bne.n	800e128 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	e853 3f00 	ldrex	r3, [r3]
 800e102:	60bb      	str	r3, [r7, #8]
   return(result);
 800e104:	68bb      	ldr	r3, [r7, #8]
 800e106:	f023 0310 	bic.w	r3, r3, #16
 800e10a:	647b      	str	r3, [r7, #68]	@ 0x44
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	461a      	mov	r2, r3
 800e112:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e114:	61bb      	str	r3, [r7, #24]
 800e116:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e118:	6979      	ldr	r1, [r7, #20]
 800e11a:	69ba      	ldr	r2, [r7, #24]
 800e11c:	e841 2300 	strex	r3, r2, [r1]
 800e120:	613b      	str	r3, [r7, #16]
   return(result);
 800e122:	693b      	ldr	r3, [r7, #16]
 800e124:	2b00      	cmp	r3, #0
 800e126:	d1e6      	bne.n	800e0f6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	2220      	movs	r2, #32
 800e12c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	2200      	movs	r2, #0
 800e134:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	2200      	movs	r2, #0
 800e13a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e13c:	bf00      	nop
 800e13e:	3754      	adds	r7, #84	@ 0x54
 800e140:	46bd      	mov	sp, r7
 800e142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e146:	4770      	bx	lr
 800e148:	effffffe 	.word	0xeffffffe

0800e14c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e14c:	b084      	sub	sp, #16
 800e14e:	b580      	push	{r7, lr}
 800e150:	b084      	sub	sp, #16
 800e152:	af00      	add	r7, sp, #0
 800e154:	6078      	str	r0, [r7, #4]
 800e156:	f107 001c 	add.w	r0, r7, #28
 800e15a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e15e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800e162:	2b01      	cmp	r3, #1
 800e164:	d121      	bne.n	800e1aa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e16a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	68da      	ldr	r2, [r3, #12]
 800e176:	4b2c      	ldr	r3, [pc, #176]	@ (800e228 <USB_CoreInit+0xdc>)
 800e178:	4013      	ands	r3, r2
 800e17a:	687a      	ldr	r2, [r7, #4]
 800e17c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	68db      	ldr	r3, [r3, #12]
 800e182:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800e18a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e18e:	2b01      	cmp	r3, #1
 800e190:	d105      	bne.n	800e19e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	68db      	ldr	r3, [r3, #12]
 800e196:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e19e:	6878      	ldr	r0, [r7, #4]
 800e1a0:	f001 faf6 	bl	800f790 <USB_CoreReset>
 800e1a4:	4603      	mov	r3, r0
 800e1a6:	73fb      	strb	r3, [r7, #15]
 800e1a8:	e01b      	b.n	800e1e2 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	68db      	ldr	r3, [r3, #12]
 800e1ae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e1b6:	6878      	ldr	r0, [r7, #4]
 800e1b8:	f001 faea 	bl	800f790 <USB_CoreReset>
 800e1bc:	4603      	mov	r3, r0
 800e1be:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800e1c0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d106      	bne.n	800e1d6 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1cc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	639a      	str	r2, [r3, #56]	@ 0x38
 800e1d4:	e005      	b.n	800e1e2 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1da:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800e1e2:	7fbb      	ldrb	r3, [r7, #30]
 800e1e4:	2b01      	cmp	r3, #1
 800e1e6:	d116      	bne.n	800e216 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e1ec:	b29a      	uxth	r2, r3
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e1f6:	4b0d      	ldr	r3, [pc, #52]	@ (800e22c <USB_CoreInit+0xe0>)
 800e1f8:	4313      	orrs	r3, r2
 800e1fa:	687a      	ldr	r2, [r7, #4]
 800e1fc:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	689b      	ldr	r3, [r3, #8]
 800e202:	f043 0206 	orr.w	r2, r3, #6
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	689b      	ldr	r3, [r3, #8]
 800e20e:	f043 0220 	orr.w	r2, r3, #32
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800e216:	7bfb      	ldrb	r3, [r7, #15]
}
 800e218:	4618      	mov	r0, r3
 800e21a:	3710      	adds	r7, #16
 800e21c:	46bd      	mov	sp, r7
 800e21e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e222:	b004      	add	sp, #16
 800e224:	4770      	bx	lr
 800e226:	bf00      	nop
 800e228:	ffbdffbf 	.word	0xffbdffbf
 800e22c:	03ee0000 	.word	0x03ee0000

0800e230 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800e230:	b480      	push	{r7}
 800e232:	b087      	sub	sp, #28
 800e234:	af00      	add	r7, sp, #0
 800e236:	60f8      	str	r0, [r7, #12]
 800e238:	60b9      	str	r1, [r7, #8]
 800e23a:	4613      	mov	r3, r2
 800e23c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800e23e:	79fb      	ldrb	r3, [r7, #7]
 800e240:	2b02      	cmp	r3, #2
 800e242:	d165      	bne.n	800e310 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800e244:	68bb      	ldr	r3, [r7, #8]
 800e246:	4a41      	ldr	r2, [pc, #260]	@ (800e34c <USB_SetTurnaroundTime+0x11c>)
 800e248:	4293      	cmp	r3, r2
 800e24a:	d906      	bls.n	800e25a <USB_SetTurnaroundTime+0x2a>
 800e24c:	68bb      	ldr	r3, [r7, #8]
 800e24e:	4a40      	ldr	r2, [pc, #256]	@ (800e350 <USB_SetTurnaroundTime+0x120>)
 800e250:	4293      	cmp	r3, r2
 800e252:	d202      	bcs.n	800e25a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800e254:	230f      	movs	r3, #15
 800e256:	617b      	str	r3, [r7, #20]
 800e258:	e062      	b.n	800e320 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800e25a:	68bb      	ldr	r3, [r7, #8]
 800e25c:	4a3c      	ldr	r2, [pc, #240]	@ (800e350 <USB_SetTurnaroundTime+0x120>)
 800e25e:	4293      	cmp	r3, r2
 800e260:	d306      	bcc.n	800e270 <USB_SetTurnaroundTime+0x40>
 800e262:	68bb      	ldr	r3, [r7, #8]
 800e264:	4a3b      	ldr	r2, [pc, #236]	@ (800e354 <USB_SetTurnaroundTime+0x124>)
 800e266:	4293      	cmp	r3, r2
 800e268:	d202      	bcs.n	800e270 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800e26a:	230e      	movs	r3, #14
 800e26c:	617b      	str	r3, [r7, #20]
 800e26e:	e057      	b.n	800e320 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800e270:	68bb      	ldr	r3, [r7, #8]
 800e272:	4a38      	ldr	r2, [pc, #224]	@ (800e354 <USB_SetTurnaroundTime+0x124>)
 800e274:	4293      	cmp	r3, r2
 800e276:	d306      	bcc.n	800e286 <USB_SetTurnaroundTime+0x56>
 800e278:	68bb      	ldr	r3, [r7, #8]
 800e27a:	4a37      	ldr	r2, [pc, #220]	@ (800e358 <USB_SetTurnaroundTime+0x128>)
 800e27c:	4293      	cmp	r3, r2
 800e27e:	d202      	bcs.n	800e286 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800e280:	230d      	movs	r3, #13
 800e282:	617b      	str	r3, [r7, #20]
 800e284:	e04c      	b.n	800e320 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800e286:	68bb      	ldr	r3, [r7, #8]
 800e288:	4a33      	ldr	r2, [pc, #204]	@ (800e358 <USB_SetTurnaroundTime+0x128>)
 800e28a:	4293      	cmp	r3, r2
 800e28c:	d306      	bcc.n	800e29c <USB_SetTurnaroundTime+0x6c>
 800e28e:	68bb      	ldr	r3, [r7, #8]
 800e290:	4a32      	ldr	r2, [pc, #200]	@ (800e35c <USB_SetTurnaroundTime+0x12c>)
 800e292:	4293      	cmp	r3, r2
 800e294:	d802      	bhi.n	800e29c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800e296:	230c      	movs	r3, #12
 800e298:	617b      	str	r3, [r7, #20]
 800e29a:	e041      	b.n	800e320 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800e29c:	68bb      	ldr	r3, [r7, #8]
 800e29e:	4a2f      	ldr	r2, [pc, #188]	@ (800e35c <USB_SetTurnaroundTime+0x12c>)
 800e2a0:	4293      	cmp	r3, r2
 800e2a2:	d906      	bls.n	800e2b2 <USB_SetTurnaroundTime+0x82>
 800e2a4:	68bb      	ldr	r3, [r7, #8]
 800e2a6:	4a2e      	ldr	r2, [pc, #184]	@ (800e360 <USB_SetTurnaroundTime+0x130>)
 800e2a8:	4293      	cmp	r3, r2
 800e2aa:	d802      	bhi.n	800e2b2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800e2ac:	230b      	movs	r3, #11
 800e2ae:	617b      	str	r3, [r7, #20]
 800e2b0:	e036      	b.n	800e320 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800e2b2:	68bb      	ldr	r3, [r7, #8]
 800e2b4:	4a2a      	ldr	r2, [pc, #168]	@ (800e360 <USB_SetTurnaroundTime+0x130>)
 800e2b6:	4293      	cmp	r3, r2
 800e2b8:	d906      	bls.n	800e2c8 <USB_SetTurnaroundTime+0x98>
 800e2ba:	68bb      	ldr	r3, [r7, #8]
 800e2bc:	4a29      	ldr	r2, [pc, #164]	@ (800e364 <USB_SetTurnaroundTime+0x134>)
 800e2be:	4293      	cmp	r3, r2
 800e2c0:	d802      	bhi.n	800e2c8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800e2c2:	230a      	movs	r3, #10
 800e2c4:	617b      	str	r3, [r7, #20]
 800e2c6:	e02b      	b.n	800e320 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800e2c8:	68bb      	ldr	r3, [r7, #8]
 800e2ca:	4a26      	ldr	r2, [pc, #152]	@ (800e364 <USB_SetTurnaroundTime+0x134>)
 800e2cc:	4293      	cmp	r3, r2
 800e2ce:	d906      	bls.n	800e2de <USB_SetTurnaroundTime+0xae>
 800e2d0:	68bb      	ldr	r3, [r7, #8]
 800e2d2:	4a25      	ldr	r2, [pc, #148]	@ (800e368 <USB_SetTurnaroundTime+0x138>)
 800e2d4:	4293      	cmp	r3, r2
 800e2d6:	d202      	bcs.n	800e2de <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800e2d8:	2309      	movs	r3, #9
 800e2da:	617b      	str	r3, [r7, #20]
 800e2dc:	e020      	b.n	800e320 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800e2de:	68bb      	ldr	r3, [r7, #8]
 800e2e0:	4a21      	ldr	r2, [pc, #132]	@ (800e368 <USB_SetTurnaroundTime+0x138>)
 800e2e2:	4293      	cmp	r3, r2
 800e2e4:	d306      	bcc.n	800e2f4 <USB_SetTurnaroundTime+0xc4>
 800e2e6:	68bb      	ldr	r3, [r7, #8]
 800e2e8:	4a20      	ldr	r2, [pc, #128]	@ (800e36c <USB_SetTurnaroundTime+0x13c>)
 800e2ea:	4293      	cmp	r3, r2
 800e2ec:	d802      	bhi.n	800e2f4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800e2ee:	2308      	movs	r3, #8
 800e2f0:	617b      	str	r3, [r7, #20]
 800e2f2:	e015      	b.n	800e320 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800e2f4:	68bb      	ldr	r3, [r7, #8]
 800e2f6:	4a1d      	ldr	r2, [pc, #116]	@ (800e36c <USB_SetTurnaroundTime+0x13c>)
 800e2f8:	4293      	cmp	r3, r2
 800e2fa:	d906      	bls.n	800e30a <USB_SetTurnaroundTime+0xda>
 800e2fc:	68bb      	ldr	r3, [r7, #8]
 800e2fe:	4a1c      	ldr	r2, [pc, #112]	@ (800e370 <USB_SetTurnaroundTime+0x140>)
 800e300:	4293      	cmp	r3, r2
 800e302:	d202      	bcs.n	800e30a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800e304:	2307      	movs	r3, #7
 800e306:	617b      	str	r3, [r7, #20]
 800e308:	e00a      	b.n	800e320 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800e30a:	2306      	movs	r3, #6
 800e30c:	617b      	str	r3, [r7, #20]
 800e30e:	e007      	b.n	800e320 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800e310:	79fb      	ldrb	r3, [r7, #7]
 800e312:	2b00      	cmp	r3, #0
 800e314:	d102      	bne.n	800e31c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800e316:	2309      	movs	r3, #9
 800e318:	617b      	str	r3, [r7, #20]
 800e31a:	e001      	b.n	800e320 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800e31c:	2309      	movs	r3, #9
 800e31e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	68db      	ldr	r3, [r3, #12]
 800e324:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800e328:	68fb      	ldr	r3, [r7, #12]
 800e32a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	68da      	ldr	r2, [r3, #12]
 800e330:	697b      	ldr	r3, [r7, #20]
 800e332:	029b      	lsls	r3, r3, #10
 800e334:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800e338:	431a      	orrs	r2, r3
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800e33e:	2300      	movs	r3, #0
}
 800e340:	4618      	mov	r0, r3
 800e342:	371c      	adds	r7, #28
 800e344:	46bd      	mov	sp, r7
 800e346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e34a:	4770      	bx	lr
 800e34c:	00d8acbf 	.word	0x00d8acbf
 800e350:	00e4e1c0 	.word	0x00e4e1c0
 800e354:	00f42400 	.word	0x00f42400
 800e358:	01067380 	.word	0x01067380
 800e35c:	011a499f 	.word	0x011a499f
 800e360:	01312cff 	.word	0x01312cff
 800e364:	014ca43f 	.word	0x014ca43f
 800e368:	016e3600 	.word	0x016e3600
 800e36c:	01a6ab1f 	.word	0x01a6ab1f
 800e370:	01e84800 	.word	0x01e84800

0800e374 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e374:	b480      	push	{r7}
 800e376:	b083      	sub	sp, #12
 800e378:	af00      	add	r7, sp, #0
 800e37a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	689b      	ldr	r3, [r3, #8]
 800e380:	f043 0201 	orr.w	r2, r3, #1
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e388:	2300      	movs	r3, #0
}
 800e38a:	4618      	mov	r0, r3
 800e38c:	370c      	adds	r7, #12
 800e38e:	46bd      	mov	sp, r7
 800e390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e394:	4770      	bx	lr

0800e396 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e396:	b480      	push	{r7}
 800e398:	b083      	sub	sp, #12
 800e39a:	af00      	add	r7, sp, #0
 800e39c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	689b      	ldr	r3, [r3, #8]
 800e3a2:	f023 0201 	bic.w	r2, r3, #1
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e3aa:	2300      	movs	r3, #0
}
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	370c      	adds	r7, #12
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b6:	4770      	bx	lr

0800e3b8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800e3b8:	b580      	push	{r7, lr}
 800e3ba:	b084      	sub	sp, #16
 800e3bc:	af00      	add	r7, sp, #0
 800e3be:	6078      	str	r0, [r7, #4]
 800e3c0:	460b      	mov	r3, r1
 800e3c2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	68db      	ldr	r3, [r3, #12]
 800e3cc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e3d4:	78fb      	ldrb	r3, [r7, #3]
 800e3d6:	2b01      	cmp	r3, #1
 800e3d8:	d115      	bne.n	800e406 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	68db      	ldr	r3, [r3, #12]
 800e3de:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e3e6:	200a      	movs	r0, #10
 800e3e8:	f7f4 faae 	bl	8002948 <HAL_Delay>
      ms += 10U;
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	330a      	adds	r3, #10
 800e3f0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e3f2:	6878      	ldr	r0, [r7, #4]
 800e3f4:	f001 f93b 	bl	800f66e <USB_GetMode>
 800e3f8:	4603      	mov	r3, r0
 800e3fa:	2b01      	cmp	r3, #1
 800e3fc:	d01e      	beq.n	800e43c <USB_SetCurrentMode+0x84>
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	2bc7      	cmp	r3, #199	@ 0xc7
 800e402:	d9f0      	bls.n	800e3e6 <USB_SetCurrentMode+0x2e>
 800e404:	e01a      	b.n	800e43c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800e406:	78fb      	ldrb	r3, [r7, #3]
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d115      	bne.n	800e438 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	68db      	ldr	r3, [r3, #12]
 800e410:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e418:	200a      	movs	r0, #10
 800e41a:	f7f4 fa95 	bl	8002948 <HAL_Delay>
      ms += 10U;
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	330a      	adds	r3, #10
 800e422:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e424:	6878      	ldr	r0, [r7, #4]
 800e426:	f001 f922 	bl	800f66e <USB_GetMode>
 800e42a:	4603      	mov	r3, r0
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d005      	beq.n	800e43c <USB_SetCurrentMode+0x84>
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	2bc7      	cmp	r3, #199	@ 0xc7
 800e434:	d9f0      	bls.n	800e418 <USB_SetCurrentMode+0x60>
 800e436:	e001      	b.n	800e43c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800e438:	2301      	movs	r3, #1
 800e43a:	e005      	b.n	800e448 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	2bc8      	cmp	r3, #200	@ 0xc8
 800e440:	d101      	bne.n	800e446 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800e442:	2301      	movs	r3, #1
 800e444:	e000      	b.n	800e448 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800e446:	2300      	movs	r3, #0
}
 800e448:	4618      	mov	r0, r3
 800e44a:	3710      	adds	r7, #16
 800e44c:	46bd      	mov	sp, r7
 800e44e:	bd80      	pop	{r7, pc}

0800e450 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e450:	b084      	sub	sp, #16
 800e452:	b580      	push	{r7, lr}
 800e454:	b086      	sub	sp, #24
 800e456:	af00      	add	r7, sp, #0
 800e458:	6078      	str	r0, [r7, #4]
 800e45a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800e45e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800e462:	2300      	movs	r3, #0
 800e464:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800e46a:	2300      	movs	r3, #0
 800e46c:	613b      	str	r3, [r7, #16]
 800e46e:	e009      	b.n	800e484 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800e470:	687a      	ldr	r2, [r7, #4]
 800e472:	693b      	ldr	r3, [r7, #16]
 800e474:	3340      	adds	r3, #64	@ 0x40
 800e476:	009b      	lsls	r3, r3, #2
 800e478:	4413      	add	r3, r2
 800e47a:	2200      	movs	r2, #0
 800e47c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800e47e:	693b      	ldr	r3, [r7, #16]
 800e480:	3301      	adds	r3, #1
 800e482:	613b      	str	r3, [r7, #16]
 800e484:	693b      	ldr	r3, [r7, #16]
 800e486:	2b0e      	cmp	r3, #14
 800e488:	d9f2      	bls.n	800e470 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800e48a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d11c      	bne.n	800e4cc <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e498:	685b      	ldr	r3, [r3, #4]
 800e49a:	68fa      	ldr	r2, [r7, #12]
 800e49c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800e4a0:	f043 0302 	orr.w	r3, r3, #2
 800e4a4:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e4aa:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	601a      	str	r2, [r3, #0]
 800e4ca:	e005      	b.n	800e4d8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e4d0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e4de:	461a      	mov	r2, r3
 800e4e0:	2300      	movs	r3, #0
 800e4e2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e4e4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800e4e8:	2b01      	cmp	r3, #1
 800e4ea:	d10d      	bne.n	800e508 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800e4ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d104      	bne.n	800e4fe <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800e4f4:	2100      	movs	r1, #0
 800e4f6:	6878      	ldr	r0, [r7, #4]
 800e4f8:	f000 f968 	bl	800e7cc <USB_SetDevSpeed>
 800e4fc:	e008      	b.n	800e510 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800e4fe:	2101      	movs	r1, #1
 800e500:	6878      	ldr	r0, [r7, #4]
 800e502:	f000 f963 	bl	800e7cc <USB_SetDevSpeed>
 800e506:	e003      	b.n	800e510 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800e508:	2103      	movs	r1, #3
 800e50a:	6878      	ldr	r0, [r7, #4]
 800e50c:	f000 f95e 	bl	800e7cc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800e510:	2110      	movs	r1, #16
 800e512:	6878      	ldr	r0, [r7, #4]
 800e514:	f000 f8fa 	bl	800e70c <USB_FlushTxFifo>
 800e518:	4603      	mov	r3, r0
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d001      	beq.n	800e522 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800e51e:	2301      	movs	r3, #1
 800e520:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800e522:	6878      	ldr	r0, [r7, #4]
 800e524:	f000 f924 	bl	800e770 <USB_FlushRxFifo>
 800e528:	4603      	mov	r3, r0
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d001      	beq.n	800e532 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800e52e:	2301      	movs	r3, #1
 800e530:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e538:	461a      	mov	r2, r3
 800e53a:	2300      	movs	r3, #0
 800e53c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e544:	461a      	mov	r2, r3
 800e546:	2300      	movs	r3, #0
 800e548:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e550:	461a      	mov	r2, r3
 800e552:	2300      	movs	r3, #0
 800e554:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e556:	2300      	movs	r3, #0
 800e558:	613b      	str	r3, [r7, #16]
 800e55a:	e043      	b.n	800e5e4 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e55c:	693b      	ldr	r3, [r7, #16]
 800e55e:	015a      	lsls	r2, r3, #5
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	4413      	add	r3, r2
 800e564:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e56e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e572:	d118      	bne.n	800e5a6 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800e574:	693b      	ldr	r3, [r7, #16]
 800e576:	2b00      	cmp	r3, #0
 800e578:	d10a      	bne.n	800e590 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e57a:	693b      	ldr	r3, [r7, #16]
 800e57c:	015a      	lsls	r2, r3, #5
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	4413      	add	r3, r2
 800e582:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e586:	461a      	mov	r2, r3
 800e588:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e58c:	6013      	str	r3, [r2, #0]
 800e58e:	e013      	b.n	800e5b8 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e590:	693b      	ldr	r3, [r7, #16]
 800e592:	015a      	lsls	r2, r3, #5
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	4413      	add	r3, r2
 800e598:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e59c:	461a      	mov	r2, r3
 800e59e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800e5a2:	6013      	str	r3, [r2, #0]
 800e5a4:	e008      	b.n	800e5b8 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800e5a6:	693b      	ldr	r3, [r7, #16]
 800e5a8:	015a      	lsls	r2, r3, #5
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	4413      	add	r3, r2
 800e5ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e5b2:	461a      	mov	r2, r3
 800e5b4:	2300      	movs	r3, #0
 800e5b6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800e5b8:	693b      	ldr	r3, [r7, #16]
 800e5ba:	015a      	lsls	r2, r3, #5
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	4413      	add	r3, r2
 800e5c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e5c4:	461a      	mov	r2, r3
 800e5c6:	2300      	movs	r3, #0
 800e5c8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e5ca:	693b      	ldr	r3, [r7, #16]
 800e5cc:	015a      	lsls	r2, r3, #5
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	4413      	add	r3, r2
 800e5d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e5d6:	461a      	mov	r2, r3
 800e5d8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800e5dc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e5de:	693b      	ldr	r3, [r7, #16]
 800e5e0:	3301      	adds	r3, #1
 800e5e2:	613b      	str	r3, [r7, #16]
 800e5e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e5e8:	461a      	mov	r2, r3
 800e5ea:	693b      	ldr	r3, [r7, #16]
 800e5ec:	4293      	cmp	r3, r2
 800e5ee:	d3b5      	bcc.n	800e55c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	613b      	str	r3, [r7, #16]
 800e5f4:	e043      	b.n	800e67e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e5f6:	693b      	ldr	r3, [r7, #16]
 800e5f8:	015a      	lsls	r2, r3, #5
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	4413      	add	r3, r2
 800e5fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e608:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e60c:	d118      	bne.n	800e640 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800e60e:	693b      	ldr	r3, [r7, #16]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d10a      	bne.n	800e62a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e614:	693b      	ldr	r3, [r7, #16]
 800e616:	015a      	lsls	r2, r3, #5
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	4413      	add	r3, r2
 800e61c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e620:	461a      	mov	r2, r3
 800e622:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e626:	6013      	str	r3, [r2, #0]
 800e628:	e013      	b.n	800e652 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e62a:	693b      	ldr	r3, [r7, #16]
 800e62c:	015a      	lsls	r2, r3, #5
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	4413      	add	r3, r2
 800e632:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e636:	461a      	mov	r2, r3
 800e638:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800e63c:	6013      	str	r3, [r2, #0]
 800e63e:	e008      	b.n	800e652 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e640:	693b      	ldr	r3, [r7, #16]
 800e642:	015a      	lsls	r2, r3, #5
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	4413      	add	r3, r2
 800e648:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e64c:	461a      	mov	r2, r3
 800e64e:	2300      	movs	r3, #0
 800e650:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800e652:	693b      	ldr	r3, [r7, #16]
 800e654:	015a      	lsls	r2, r3, #5
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	4413      	add	r3, r2
 800e65a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e65e:	461a      	mov	r2, r3
 800e660:	2300      	movs	r3, #0
 800e662:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e664:	693b      	ldr	r3, [r7, #16]
 800e666:	015a      	lsls	r2, r3, #5
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	4413      	add	r3, r2
 800e66c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e670:	461a      	mov	r2, r3
 800e672:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800e676:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e678:	693b      	ldr	r3, [r7, #16]
 800e67a:	3301      	adds	r3, #1
 800e67c:	613b      	str	r3, [r7, #16]
 800e67e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e682:	461a      	mov	r2, r3
 800e684:	693b      	ldr	r3, [r7, #16]
 800e686:	4293      	cmp	r3, r2
 800e688:	d3b5      	bcc.n	800e5f6 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e690:	691b      	ldr	r3, [r3, #16]
 800e692:	68fa      	ldr	r2, [r7, #12]
 800e694:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800e698:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e69c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	2200      	movs	r2, #0
 800e6a2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800e6aa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800e6ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d105      	bne.n	800e6c0 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	699b      	ldr	r3, [r3, #24]
 800e6b8:	f043 0210 	orr.w	r2, r3, #16
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	699a      	ldr	r2, [r3, #24]
 800e6c4:	4b0f      	ldr	r3, [pc, #60]	@ (800e704 <USB_DevInit+0x2b4>)
 800e6c6:	4313      	orrs	r3, r2
 800e6c8:	687a      	ldr	r2, [r7, #4]
 800e6ca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800e6cc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d005      	beq.n	800e6e0 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	699b      	ldr	r3, [r3, #24]
 800e6d8:	f043 0208 	orr.w	r2, r3, #8
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800e6e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e6e4:	2b01      	cmp	r3, #1
 800e6e6:	d105      	bne.n	800e6f4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	699a      	ldr	r2, [r3, #24]
 800e6ec:	4b06      	ldr	r3, [pc, #24]	@ (800e708 <USB_DevInit+0x2b8>)
 800e6ee:	4313      	orrs	r3, r2
 800e6f0:	687a      	ldr	r2, [r7, #4]
 800e6f2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800e6f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6f6:	4618      	mov	r0, r3
 800e6f8:	3718      	adds	r7, #24
 800e6fa:	46bd      	mov	sp, r7
 800e6fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e700:	b004      	add	sp, #16
 800e702:	4770      	bx	lr
 800e704:	803c3800 	.word	0x803c3800
 800e708:	40000004 	.word	0x40000004

0800e70c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800e70c:	b480      	push	{r7}
 800e70e:	b085      	sub	sp, #20
 800e710:	af00      	add	r7, sp, #0
 800e712:	6078      	str	r0, [r7, #4]
 800e714:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800e716:	2300      	movs	r3, #0
 800e718:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	3301      	adds	r3, #1
 800e71e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e726:	d901      	bls.n	800e72c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800e728:	2303      	movs	r3, #3
 800e72a:	e01b      	b.n	800e764 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	691b      	ldr	r3, [r3, #16]
 800e730:	2b00      	cmp	r3, #0
 800e732:	daf2      	bge.n	800e71a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800e734:	2300      	movs	r3, #0
 800e736:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e738:	683b      	ldr	r3, [r7, #0]
 800e73a:	019b      	lsls	r3, r3, #6
 800e73c:	f043 0220 	orr.w	r2, r3, #32
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	3301      	adds	r3, #1
 800e748:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e750:	d901      	bls.n	800e756 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800e752:	2303      	movs	r3, #3
 800e754:	e006      	b.n	800e764 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	691b      	ldr	r3, [r3, #16]
 800e75a:	f003 0320 	and.w	r3, r3, #32
 800e75e:	2b20      	cmp	r3, #32
 800e760:	d0f0      	beq.n	800e744 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800e762:	2300      	movs	r3, #0
}
 800e764:	4618      	mov	r0, r3
 800e766:	3714      	adds	r7, #20
 800e768:	46bd      	mov	sp, r7
 800e76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e76e:	4770      	bx	lr

0800e770 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800e770:	b480      	push	{r7}
 800e772:	b085      	sub	sp, #20
 800e774:	af00      	add	r7, sp, #0
 800e776:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e778:	2300      	movs	r3, #0
 800e77a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	3301      	adds	r3, #1
 800e780:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e788:	d901      	bls.n	800e78e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800e78a:	2303      	movs	r3, #3
 800e78c:	e018      	b.n	800e7c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	691b      	ldr	r3, [r3, #16]
 800e792:	2b00      	cmp	r3, #0
 800e794:	daf2      	bge.n	800e77c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800e796:	2300      	movs	r3, #0
 800e798:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	2210      	movs	r2, #16
 800e79e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	3301      	adds	r3, #1
 800e7a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e7ac:	d901      	bls.n	800e7b2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800e7ae:	2303      	movs	r3, #3
 800e7b0:	e006      	b.n	800e7c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	691b      	ldr	r3, [r3, #16]
 800e7b6:	f003 0310 	and.w	r3, r3, #16
 800e7ba:	2b10      	cmp	r3, #16
 800e7bc:	d0f0      	beq.n	800e7a0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800e7be:	2300      	movs	r3, #0
}
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	3714      	adds	r7, #20
 800e7c4:	46bd      	mov	sp, r7
 800e7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ca:	4770      	bx	lr

0800e7cc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800e7cc:	b480      	push	{r7}
 800e7ce:	b085      	sub	sp, #20
 800e7d0:	af00      	add	r7, sp, #0
 800e7d2:	6078      	str	r0, [r7, #4]
 800e7d4:	460b      	mov	r3, r1
 800e7d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e7e2:	681a      	ldr	r2, [r3, #0]
 800e7e4:	78fb      	ldrb	r3, [r7, #3]
 800e7e6:	68f9      	ldr	r1, [r7, #12]
 800e7e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e7ec:	4313      	orrs	r3, r2
 800e7ee:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800e7f0:	2300      	movs	r3, #0
}
 800e7f2:	4618      	mov	r0, r3
 800e7f4:	3714      	adds	r7, #20
 800e7f6:	46bd      	mov	sp, r7
 800e7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7fc:	4770      	bx	lr

0800e7fe <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800e7fe:	b480      	push	{r7}
 800e800:	b087      	sub	sp, #28
 800e802:	af00      	add	r7, sp, #0
 800e804:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800e80a:	693b      	ldr	r3, [r7, #16]
 800e80c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e810:	689b      	ldr	r3, [r3, #8]
 800e812:	f003 0306 	and.w	r3, r3, #6
 800e816:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d102      	bne.n	800e824 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800e81e:	2300      	movs	r3, #0
 800e820:	75fb      	strb	r3, [r7, #23]
 800e822:	e00a      	b.n	800e83a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800e824:	68fb      	ldr	r3, [r7, #12]
 800e826:	2b02      	cmp	r3, #2
 800e828:	d002      	beq.n	800e830 <USB_GetDevSpeed+0x32>
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	2b06      	cmp	r3, #6
 800e82e:	d102      	bne.n	800e836 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800e830:	2302      	movs	r3, #2
 800e832:	75fb      	strb	r3, [r7, #23]
 800e834:	e001      	b.n	800e83a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800e836:	230f      	movs	r3, #15
 800e838:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800e83a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e83c:	4618      	mov	r0, r3
 800e83e:	371c      	adds	r7, #28
 800e840:	46bd      	mov	sp, r7
 800e842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e846:	4770      	bx	lr

0800e848 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800e848:	b480      	push	{r7}
 800e84a:	b085      	sub	sp, #20
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	6078      	str	r0, [r7, #4]
 800e850:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e856:	683b      	ldr	r3, [r7, #0]
 800e858:	781b      	ldrb	r3, [r3, #0]
 800e85a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e85c:	683b      	ldr	r3, [r7, #0]
 800e85e:	785b      	ldrb	r3, [r3, #1]
 800e860:	2b01      	cmp	r3, #1
 800e862:	d139      	bne.n	800e8d8 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e86a:	69da      	ldr	r2, [r3, #28]
 800e86c:	683b      	ldr	r3, [r7, #0]
 800e86e:	781b      	ldrb	r3, [r3, #0]
 800e870:	f003 030f 	and.w	r3, r3, #15
 800e874:	2101      	movs	r1, #1
 800e876:	fa01 f303 	lsl.w	r3, r1, r3
 800e87a:	b29b      	uxth	r3, r3
 800e87c:	68f9      	ldr	r1, [r7, #12]
 800e87e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e882:	4313      	orrs	r3, r2
 800e884:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800e886:	68bb      	ldr	r3, [r7, #8]
 800e888:	015a      	lsls	r2, r3, #5
 800e88a:	68fb      	ldr	r3, [r7, #12]
 800e88c:	4413      	add	r3, r2
 800e88e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d153      	bne.n	800e944 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e89c:	68bb      	ldr	r3, [r7, #8]
 800e89e:	015a      	lsls	r2, r3, #5
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	4413      	add	r3, r2
 800e8a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e8a8:	681a      	ldr	r2, [r3, #0]
 800e8aa:	683b      	ldr	r3, [r7, #0]
 800e8ac:	689b      	ldr	r3, [r3, #8]
 800e8ae:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	791b      	ldrb	r3, [r3, #4]
 800e8b6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e8b8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e8ba:	68bb      	ldr	r3, [r7, #8]
 800e8bc:	059b      	lsls	r3, r3, #22
 800e8be:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e8c0:	431a      	orrs	r2, r3
 800e8c2:	68bb      	ldr	r3, [r7, #8]
 800e8c4:	0159      	lsls	r1, r3, #5
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	440b      	add	r3, r1
 800e8ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e8ce:	4619      	mov	r1, r3
 800e8d0:	4b20      	ldr	r3, [pc, #128]	@ (800e954 <USB_ActivateEndpoint+0x10c>)
 800e8d2:	4313      	orrs	r3, r2
 800e8d4:	600b      	str	r3, [r1, #0]
 800e8d6:	e035      	b.n	800e944 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e8de:	69da      	ldr	r2, [r3, #28]
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	781b      	ldrb	r3, [r3, #0]
 800e8e4:	f003 030f 	and.w	r3, r3, #15
 800e8e8:	2101      	movs	r1, #1
 800e8ea:	fa01 f303 	lsl.w	r3, r1, r3
 800e8ee:	041b      	lsls	r3, r3, #16
 800e8f0:	68f9      	ldr	r1, [r7, #12]
 800e8f2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e8f6:	4313      	orrs	r3, r2
 800e8f8:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800e8fa:	68bb      	ldr	r3, [r7, #8]
 800e8fc:	015a      	lsls	r2, r3, #5
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	4413      	add	r3, r2
 800e902:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e906:	681b      	ldr	r3, [r3, #0]
 800e908:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d119      	bne.n	800e944 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e910:	68bb      	ldr	r3, [r7, #8]
 800e912:	015a      	lsls	r2, r3, #5
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	4413      	add	r3, r2
 800e918:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e91c:	681a      	ldr	r2, [r3, #0]
 800e91e:	683b      	ldr	r3, [r7, #0]
 800e920:	689b      	ldr	r3, [r3, #8]
 800e922:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800e926:	683b      	ldr	r3, [r7, #0]
 800e928:	791b      	ldrb	r3, [r3, #4]
 800e92a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e92c:	430b      	orrs	r3, r1
 800e92e:	431a      	orrs	r2, r3
 800e930:	68bb      	ldr	r3, [r7, #8]
 800e932:	0159      	lsls	r1, r3, #5
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	440b      	add	r3, r1
 800e938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e93c:	4619      	mov	r1, r3
 800e93e:	4b05      	ldr	r3, [pc, #20]	@ (800e954 <USB_ActivateEndpoint+0x10c>)
 800e940:	4313      	orrs	r3, r2
 800e942:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800e944:	2300      	movs	r3, #0
}
 800e946:	4618      	mov	r0, r3
 800e948:	3714      	adds	r7, #20
 800e94a:	46bd      	mov	sp, r7
 800e94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e950:	4770      	bx	lr
 800e952:	bf00      	nop
 800e954:	10008000 	.word	0x10008000

0800e958 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800e958:	b480      	push	{r7}
 800e95a:	b085      	sub	sp, #20
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	6078      	str	r0, [r7, #4]
 800e960:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e966:	683b      	ldr	r3, [r7, #0]
 800e968:	781b      	ldrb	r3, [r3, #0]
 800e96a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800e96c:	683b      	ldr	r3, [r7, #0]
 800e96e:	785b      	ldrb	r3, [r3, #1]
 800e970:	2b01      	cmp	r3, #1
 800e972:	d161      	bne.n	800ea38 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e974:	68bb      	ldr	r3, [r7, #8]
 800e976:	015a      	lsls	r2, r3, #5
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	4413      	add	r3, r2
 800e97c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e986:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e98a:	d11f      	bne.n	800e9cc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800e98c:	68bb      	ldr	r3, [r7, #8]
 800e98e:	015a      	lsls	r2, r3, #5
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	4413      	add	r3, r2
 800e994:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	68ba      	ldr	r2, [r7, #8]
 800e99c:	0151      	lsls	r1, r2, #5
 800e99e:	68fa      	ldr	r2, [r7, #12]
 800e9a0:	440a      	add	r2, r1
 800e9a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e9a6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e9aa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800e9ac:	68bb      	ldr	r3, [r7, #8]
 800e9ae:	015a      	lsls	r2, r3, #5
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	4413      	add	r3, r2
 800e9b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	68ba      	ldr	r2, [r7, #8]
 800e9bc:	0151      	lsls	r1, r2, #5
 800e9be:	68fa      	ldr	r2, [r7, #12]
 800e9c0:	440a      	add	r2, r1
 800e9c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e9c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e9ca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e9d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e9d4:	683b      	ldr	r3, [r7, #0]
 800e9d6:	781b      	ldrb	r3, [r3, #0]
 800e9d8:	f003 030f 	and.w	r3, r3, #15
 800e9dc:	2101      	movs	r1, #1
 800e9de:	fa01 f303 	lsl.w	r3, r1, r3
 800e9e2:	b29b      	uxth	r3, r3
 800e9e4:	43db      	mvns	r3, r3
 800e9e6:	68f9      	ldr	r1, [r7, #12]
 800e9e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e9ec:	4013      	ands	r3, r2
 800e9ee:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e9f6:	69da      	ldr	r2, [r3, #28]
 800e9f8:	683b      	ldr	r3, [r7, #0]
 800e9fa:	781b      	ldrb	r3, [r3, #0]
 800e9fc:	f003 030f 	and.w	r3, r3, #15
 800ea00:	2101      	movs	r1, #1
 800ea02:	fa01 f303 	lsl.w	r3, r1, r3
 800ea06:	b29b      	uxth	r3, r3
 800ea08:	43db      	mvns	r3, r3
 800ea0a:	68f9      	ldr	r1, [r7, #12]
 800ea0c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ea10:	4013      	ands	r3, r2
 800ea12:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ea14:	68bb      	ldr	r3, [r7, #8]
 800ea16:	015a      	lsls	r2, r3, #5
 800ea18:	68fb      	ldr	r3, [r7, #12]
 800ea1a:	4413      	add	r3, r2
 800ea1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea20:	681a      	ldr	r2, [r3, #0]
 800ea22:	68bb      	ldr	r3, [r7, #8]
 800ea24:	0159      	lsls	r1, r3, #5
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	440b      	add	r3, r1
 800ea2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea2e:	4619      	mov	r1, r3
 800ea30:	4b35      	ldr	r3, [pc, #212]	@ (800eb08 <USB_DeactivateEndpoint+0x1b0>)
 800ea32:	4013      	ands	r3, r2
 800ea34:	600b      	str	r3, [r1, #0]
 800ea36:	e060      	b.n	800eafa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ea38:	68bb      	ldr	r3, [r7, #8]
 800ea3a:	015a      	lsls	r2, r3, #5
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	4413      	add	r3, r2
 800ea40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ea4a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ea4e:	d11f      	bne.n	800ea90 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ea50:	68bb      	ldr	r3, [r7, #8]
 800ea52:	015a      	lsls	r2, r3, #5
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	4413      	add	r3, r2
 800ea58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	68ba      	ldr	r2, [r7, #8]
 800ea60:	0151      	lsls	r1, r2, #5
 800ea62:	68fa      	ldr	r2, [r7, #12]
 800ea64:	440a      	add	r2, r1
 800ea66:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ea6a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ea6e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ea70:	68bb      	ldr	r3, [r7, #8]
 800ea72:	015a      	lsls	r2, r3, #5
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	4413      	add	r3, r2
 800ea78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	68ba      	ldr	r2, [r7, #8]
 800ea80:	0151      	lsls	r1, r2, #5
 800ea82:	68fa      	ldr	r2, [r7, #12]
 800ea84:	440a      	add	r2, r1
 800ea86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ea8a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ea8e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ea96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ea98:	683b      	ldr	r3, [r7, #0]
 800ea9a:	781b      	ldrb	r3, [r3, #0]
 800ea9c:	f003 030f 	and.w	r3, r3, #15
 800eaa0:	2101      	movs	r1, #1
 800eaa2:	fa01 f303 	lsl.w	r3, r1, r3
 800eaa6:	041b      	lsls	r3, r3, #16
 800eaa8:	43db      	mvns	r3, r3
 800eaaa:	68f9      	ldr	r1, [r7, #12]
 800eaac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800eab0:	4013      	ands	r3, r2
 800eab2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eaba:	69da      	ldr	r2, [r3, #28]
 800eabc:	683b      	ldr	r3, [r7, #0]
 800eabe:	781b      	ldrb	r3, [r3, #0]
 800eac0:	f003 030f 	and.w	r3, r3, #15
 800eac4:	2101      	movs	r1, #1
 800eac6:	fa01 f303 	lsl.w	r3, r1, r3
 800eaca:	041b      	lsls	r3, r3, #16
 800eacc:	43db      	mvns	r3, r3
 800eace:	68f9      	ldr	r1, [r7, #12]
 800ead0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ead4:	4013      	ands	r3, r2
 800ead6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ead8:	68bb      	ldr	r3, [r7, #8]
 800eada:	015a      	lsls	r2, r3, #5
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	4413      	add	r3, r2
 800eae0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eae4:	681a      	ldr	r2, [r3, #0]
 800eae6:	68bb      	ldr	r3, [r7, #8]
 800eae8:	0159      	lsls	r1, r3, #5
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	440b      	add	r3, r1
 800eaee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eaf2:	4619      	mov	r1, r3
 800eaf4:	4b05      	ldr	r3, [pc, #20]	@ (800eb0c <USB_DeactivateEndpoint+0x1b4>)
 800eaf6:	4013      	ands	r3, r2
 800eaf8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800eafa:	2300      	movs	r3, #0
}
 800eafc:	4618      	mov	r0, r3
 800eafe:	3714      	adds	r7, #20
 800eb00:	46bd      	mov	sp, r7
 800eb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb06:	4770      	bx	lr
 800eb08:	ec337800 	.word	0xec337800
 800eb0c:	eff37800 	.word	0xeff37800

0800eb10 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	b08a      	sub	sp, #40	@ 0x28
 800eb14:	af02      	add	r7, sp, #8
 800eb16:	60f8      	str	r0, [r7, #12]
 800eb18:	60b9      	str	r1, [r7, #8]
 800eb1a:	4613      	mov	r3, r2
 800eb1c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800eb22:	68bb      	ldr	r3, [r7, #8]
 800eb24:	781b      	ldrb	r3, [r3, #0]
 800eb26:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800eb28:	68bb      	ldr	r3, [r7, #8]
 800eb2a:	785b      	ldrb	r3, [r3, #1]
 800eb2c:	2b01      	cmp	r3, #1
 800eb2e:	f040 8181 	bne.w	800ee34 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800eb32:	68bb      	ldr	r3, [r7, #8]
 800eb34:	691b      	ldr	r3, [r3, #16]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d132      	bne.n	800eba0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800eb3a:	69bb      	ldr	r3, [r7, #24]
 800eb3c:	015a      	lsls	r2, r3, #5
 800eb3e:	69fb      	ldr	r3, [r7, #28]
 800eb40:	4413      	add	r3, r2
 800eb42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb46:	691a      	ldr	r2, [r3, #16]
 800eb48:	69bb      	ldr	r3, [r7, #24]
 800eb4a:	0159      	lsls	r1, r3, #5
 800eb4c:	69fb      	ldr	r3, [r7, #28]
 800eb4e:	440b      	add	r3, r1
 800eb50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb54:	4619      	mov	r1, r3
 800eb56:	4ba5      	ldr	r3, [pc, #660]	@ (800edec <USB_EPStartXfer+0x2dc>)
 800eb58:	4013      	ands	r3, r2
 800eb5a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800eb5c:	69bb      	ldr	r3, [r7, #24]
 800eb5e:	015a      	lsls	r2, r3, #5
 800eb60:	69fb      	ldr	r3, [r7, #28]
 800eb62:	4413      	add	r3, r2
 800eb64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb68:	691b      	ldr	r3, [r3, #16]
 800eb6a:	69ba      	ldr	r2, [r7, #24]
 800eb6c:	0151      	lsls	r1, r2, #5
 800eb6e:	69fa      	ldr	r2, [r7, #28]
 800eb70:	440a      	add	r2, r1
 800eb72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800eb76:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800eb7a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800eb7c:	69bb      	ldr	r3, [r7, #24]
 800eb7e:	015a      	lsls	r2, r3, #5
 800eb80:	69fb      	ldr	r3, [r7, #28]
 800eb82:	4413      	add	r3, r2
 800eb84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb88:	691a      	ldr	r2, [r3, #16]
 800eb8a:	69bb      	ldr	r3, [r7, #24]
 800eb8c:	0159      	lsls	r1, r3, #5
 800eb8e:	69fb      	ldr	r3, [r7, #28]
 800eb90:	440b      	add	r3, r1
 800eb92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb96:	4619      	mov	r1, r3
 800eb98:	4b95      	ldr	r3, [pc, #596]	@ (800edf0 <USB_EPStartXfer+0x2e0>)
 800eb9a:	4013      	ands	r3, r2
 800eb9c:	610b      	str	r3, [r1, #16]
 800eb9e:	e092      	b.n	800ecc6 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800eba0:	69bb      	ldr	r3, [r7, #24]
 800eba2:	015a      	lsls	r2, r3, #5
 800eba4:	69fb      	ldr	r3, [r7, #28]
 800eba6:	4413      	add	r3, r2
 800eba8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ebac:	691a      	ldr	r2, [r3, #16]
 800ebae:	69bb      	ldr	r3, [r7, #24]
 800ebb0:	0159      	lsls	r1, r3, #5
 800ebb2:	69fb      	ldr	r3, [r7, #28]
 800ebb4:	440b      	add	r3, r1
 800ebb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ebba:	4619      	mov	r1, r3
 800ebbc:	4b8c      	ldr	r3, [pc, #560]	@ (800edf0 <USB_EPStartXfer+0x2e0>)
 800ebbe:	4013      	ands	r3, r2
 800ebc0:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ebc2:	69bb      	ldr	r3, [r7, #24]
 800ebc4:	015a      	lsls	r2, r3, #5
 800ebc6:	69fb      	ldr	r3, [r7, #28]
 800ebc8:	4413      	add	r3, r2
 800ebca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ebce:	691a      	ldr	r2, [r3, #16]
 800ebd0:	69bb      	ldr	r3, [r7, #24]
 800ebd2:	0159      	lsls	r1, r3, #5
 800ebd4:	69fb      	ldr	r3, [r7, #28]
 800ebd6:	440b      	add	r3, r1
 800ebd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ebdc:	4619      	mov	r1, r3
 800ebde:	4b83      	ldr	r3, [pc, #524]	@ (800edec <USB_EPStartXfer+0x2dc>)
 800ebe0:	4013      	ands	r3, r2
 800ebe2:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800ebe4:	69bb      	ldr	r3, [r7, #24]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d11a      	bne.n	800ec20 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800ebea:	68bb      	ldr	r3, [r7, #8]
 800ebec:	691a      	ldr	r2, [r3, #16]
 800ebee:	68bb      	ldr	r3, [r7, #8]
 800ebf0:	689b      	ldr	r3, [r3, #8]
 800ebf2:	429a      	cmp	r2, r3
 800ebf4:	d903      	bls.n	800ebfe <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800ebf6:	68bb      	ldr	r3, [r7, #8]
 800ebf8:	689a      	ldr	r2, [r3, #8]
 800ebfa:	68bb      	ldr	r3, [r7, #8]
 800ebfc:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ebfe:	69bb      	ldr	r3, [r7, #24]
 800ec00:	015a      	lsls	r2, r3, #5
 800ec02:	69fb      	ldr	r3, [r7, #28]
 800ec04:	4413      	add	r3, r2
 800ec06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec0a:	691b      	ldr	r3, [r3, #16]
 800ec0c:	69ba      	ldr	r2, [r7, #24]
 800ec0e:	0151      	lsls	r1, r2, #5
 800ec10:	69fa      	ldr	r2, [r7, #28]
 800ec12:	440a      	add	r2, r1
 800ec14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ec18:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ec1c:	6113      	str	r3, [r2, #16]
 800ec1e:	e01b      	b.n	800ec58 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800ec20:	69bb      	ldr	r3, [r7, #24]
 800ec22:	015a      	lsls	r2, r3, #5
 800ec24:	69fb      	ldr	r3, [r7, #28]
 800ec26:	4413      	add	r3, r2
 800ec28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec2c:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800ec2e:	68bb      	ldr	r3, [r7, #8]
 800ec30:	6919      	ldr	r1, [r3, #16]
 800ec32:	68bb      	ldr	r3, [r7, #8]
 800ec34:	689b      	ldr	r3, [r3, #8]
 800ec36:	440b      	add	r3, r1
 800ec38:	1e59      	subs	r1, r3, #1
 800ec3a:	68bb      	ldr	r3, [r7, #8]
 800ec3c:	689b      	ldr	r3, [r3, #8]
 800ec3e:	fbb1 f3f3 	udiv	r3, r1, r3
 800ec42:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800ec44:	4b6b      	ldr	r3, [pc, #428]	@ (800edf4 <USB_EPStartXfer+0x2e4>)
 800ec46:	400b      	ands	r3, r1
 800ec48:	69b9      	ldr	r1, [r7, #24]
 800ec4a:	0148      	lsls	r0, r1, #5
 800ec4c:	69f9      	ldr	r1, [r7, #28]
 800ec4e:	4401      	add	r1, r0
 800ec50:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ec54:	4313      	orrs	r3, r2
 800ec56:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ec58:	69bb      	ldr	r3, [r7, #24]
 800ec5a:	015a      	lsls	r2, r3, #5
 800ec5c:	69fb      	ldr	r3, [r7, #28]
 800ec5e:	4413      	add	r3, r2
 800ec60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec64:	691a      	ldr	r2, [r3, #16]
 800ec66:	68bb      	ldr	r3, [r7, #8]
 800ec68:	691b      	ldr	r3, [r3, #16]
 800ec6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ec6e:	69b9      	ldr	r1, [r7, #24]
 800ec70:	0148      	lsls	r0, r1, #5
 800ec72:	69f9      	ldr	r1, [r7, #28]
 800ec74:	4401      	add	r1, r0
 800ec76:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ec7a:	4313      	orrs	r3, r2
 800ec7c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800ec7e:	68bb      	ldr	r3, [r7, #8]
 800ec80:	791b      	ldrb	r3, [r3, #4]
 800ec82:	2b01      	cmp	r3, #1
 800ec84:	d11f      	bne.n	800ecc6 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ec86:	69bb      	ldr	r3, [r7, #24]
 800ec88:	015a      	lsls	r2, r3, #5
 800ec8a:	69fb      	ldr	r3, [r7, #28]
 800ec8c:	4413      	add	r3, r2
 800ec8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec92:	691b      	ldr	r3, [r3, #16]
 800ec94:	69ba      	ldr	r2, [r7, #24]
 800ec96:	0151      	lsls	r1, r2, #5
 800ec98:	69fa      	ldr	r2, [r7, #28]
 800ec9a:	440a      	add	r2, r1
 800ec9c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800eca0:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800eca4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800eca6:	69bb      	ldr	r3, [r7, #24]
 800eca8:	015a      	lsls	r2, r3, #5
 800ecaa:	69fb      	ldr	r3, [r7, #28]
 800ecac:	4413      	add	r3, r2
 800ecae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ecb2:	691b      	ldr	r3, [r3, #16]
 800ecb4:	69ba      	ldr	r2, [r7, #24]
 800ecb6:	0151      	lsls	r1, r2, #5
 800ecb8:	69fa      	ldr	r2, [r7, #28]
 800ecba:	440a      	add	r2, r1
 800ecbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ecc0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ecc4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800ecc6:	79fb      	ldrb	r3, [r7, #7]
 800ecc8:	2b01      	cmp	r3, #1
 800ecca:	d14b      	bne.n	800ed64 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800eccc:	68bb      	ldr	r3, [r7, #8]
 800ecce:	69db      	ldr	r3, [r3, #28]
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d009      	beq.n	800ece8 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ecd4:	69bb      	ldr	r3, [r7, #24]
 800ecd6:	015a      	lsls	r2, r3, #5
 800ecd8:	69fb      	ldr	r3, [r7, #28]
 800ecda:	4413      	add	r3, r2
 800ecdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ece0:	461a      	mov	r2, r3
 800ece2:	68bb      	ldr	r3, [r7, #8]
 800ece4:	69db      	ldr	r3, [r3, #28]
 800ece6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800ece8:	68bb      	ldr	r3, [r7, #8]
 800ecea:	791b      	ldrb	r3, [r3, #4]
 800ecec:	2b01      	cmp	r3, #1
 800ecee:	d128      	bne.n	800ed42 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ecf0:	69fb      	ldr	r3, [r7, #28]
 800ecf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ecf6:	689b      	ldr	r3, [r3, #8]
 800ecf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d110      	bne.n	800ed22 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ed00:	69bb      	ldr	r3, [r7, #24]
 800ed02:	015a      	lsls	r2, r3, #5
 800ed04:	69fb      	ldr	r3, [r7, #28]
 800ed06:	4413      	add	r3, r2
 800ed08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	69ba      	ldr	r2, [r7, #24]
 800ed10:	0151      	lsls	r1, r2, #5
 800ed12:	69fa      	ldr	r2, [r7, #28]
 800ed14:	440a      	add	r2, r1
 800ed16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ed1a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ed1e:	6013      	str	r3, [r2, #0]
 800ed20:	e00f      	b.n	800ed42 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ed22:	69bb      	ldr	r3, [r7, #24]
 800ed24:	015a      	lsls	r2, r3, #5
 800ed26:	69fb      	ldr	r3, [r7, #28]
 800ed28:	4413      	add	r3, r2
 800ed2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	69ba      	ldr	r2, [r7, #24]
 800ed32:	0151      	lsls	r1, r2, #5
 800ed34:	69fa      	ldr	r2, [r7, #28]
 800ed36:	440a      	add	r2, r1
 800ed38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ed3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ed40:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ed42:	69bb      	ldr	r3, [r7, #24]
 800ed44:	015a      	lsls	r2, r3, #5
 800ed46:	69fb      	ldr	r3, [r7, #28]
 800ed48:	4413      	add	r3, r2
 800ed4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	69ba      	ldr	r2, [r7, #24]
 800ed52:	0151      	lsls	r1, r2, #5
 800ed54:	69fa      	ldr	r2, [r7, #28]
 800ed56:	440a      	add	r2, r1
 800ed58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ed5c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ed60:	6013      	str	r3, [r2, #0]
 800ed62:	e16a      	b.n	800f03a <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ed64:	69bb      	ldr	r3, [r7, #24]
 800ed66:	015a      	lsls	r2, r3, #5
 800ed68:	69fb      	ldr	r3, [r7, #28]
 800ed6a:	4413      	add	r3, r2
 800ed6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	69ba      	ldr	r2, [r7, #24]
 800ed74:	0151      	lsls	r1, r2, #5
 800ed76:	69fa      	ldr	r2, [r7, #28]
 800ed78:	440a      	add	r2, r1
 800ed7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ed7e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ed82:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ed84:	68bb      	ldr	r3, [r7, #8]
 800ed86:	791b      	ldrb	r3, [r3, #4]
 800ed88:	2b01      	cmp	r3, #1
 800ed8a:	d015      	beq.n	800edb8 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ed8c:	68bb      	ldr	r3, [r7, #8]
 800ed8e:	691b      	ldr	r3, [r3, #16]
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	f000 8152 	beq.w	800f03a <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ed96:	69fb      	ldr	r3, [r7, #28]
 800ed98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ed9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ed9e:	68bb      	ldr	r3, [r7, #8]
 800eda0:	781b      	ldrb	r3, [r3, #0]
 800eda2:	f003 030f 	and.w	r3, r3, #15
 800eda6:	2101      	movs	r1, #1
 800eda8:	fa01 f303 	lsl.w	r3, r1, r3
 800edac:	69f9      	ldr	r1, [r7, #28]
 800edae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800edb2:	4313      	orrs	r3, r2
 800edb4:	634b      	str	r3, [r1, #52]	@ 0x34
 800edb6:	e140      	b.n	800f03a <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800edb8:	69fb      	ldr	r3, [r7, #28]
 800edba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800edbe:	689b      	ldr	r3, [r3, #8]
 800edc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d117      	bne.n	800edf8 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800edc8:	69bb      	ldr	r3, [r7, #24]
 800edca:	015a      	lsls	r2, r3, #5
 800edcc:	69fb      	ldr	r3, [r7, #28]
 800edce:	4413      	add	r3, r2
 800edd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	69ba      	ldr	r2, [r7, #24]
 800edd8:	0151      	lsls	r1, r2, #5
 800edda:	69fa      	ldr	r2, [r7, #28]
 800eddc:	440a      	add	r2, r1
 800edde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ede2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ede6:	6013      	str	r3, [r2, #0]
 800ede8:	e016      	b.n	800ee18 <USB_EPStartXfer+0x308>
 800edea:	bf00      	nop
 800edec:	e007ffff 	.word	0xe007ffff
 800edf0:	fff80000 	.word	0xfff80000
 800edf4:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800edf8:	69bb      	ldr	r3, [r7, #24]
 800edfa:	015a      	lsls	r2, r3, #5
 800edfc:	69fb      	ldr	r3, [r7, #28]
 800edfe:	4413      	add	r3, r2
 800ee00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	69ba      	ldr	r2, [r7, #24]
 800ee08:	0151      	lsls	r1, r2, #5
 800ee0a:	69fa      	ldr	r2, [r7, #28]
 800ee0c:	440a      	add	r2, r1
 800ee0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ee12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ee16:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ee18:	68bb      	ldr	r3, [r7, #8]
 800ee1a:	68d9      	ldr	r1, [r3, #12]
 800ee1c:	68bb      	ldr	r3, [r7, #8]
 800ee1e:	781a      	ldrb	r2, [r3, #0]
 800ee20:	68bb      	ldr	r3, [r7, #8]
 800ee22:	691b      	ldr	r3, [r3, #16]
 800ee24:	b298      	uxth	r0, r3
 800ee26:	79fb      	ldrb	r3, [r7, #7]
 800ee28:	9300      	str	r3, [sp, #0]
 800ee2a:	4603      	mov	r3, r0
 800ee2c:	68f8      	ldr	r0, [r7, #12]
 800ee2e:	f000 f9b9 	bl	800f1a4 <USB_WritePacket>
 800ee32:	e102      	b.n	800f03a <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ee34:	69bb      	ldr	r3, [r7, #24]
 800ee36:	015a      	lsls	r2, r3, #5
 800ee38:	69fb      	ldr	r3, [r7, #28]
 800ee3a:	4413      	add	r3, r2
 800ee3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ee40:	691a      	ldr	r2, [r3, #16]
 800ee42:	69bb      	ldr	r3, [r7, #24]
 800ee44:	0159      	lsls	r1, r3, #5
 800ee46:	69fb      	ldr	r3, [r7, #28]
 800ee48:	440b      	add	r3, r1
 800ee4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ee4e:	4619      	mov	r1, r3
 800ee50:	4b7c      	ldr	r3, [pc, #496]	@ (800f044 <USB_EPStartXfer+0x534>)
 800ee52:	4013      	ands	r3, r2
 800ee54:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ee56:	69bb      	ldr	r3, [r7, #24]
 800ee58:	015a      	lsls	r2, r3, #5
 800ee5a:	69fb      	ldr	r3, [r7, #28]
 800ee5c:	4413      	add	r3, r2
 800ee5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ee62:	691a      	ldr	r2, [r3, #16]
 800ee64:	69bb      	ldr	r3, [r7, #24]
 800ee66:	0159      	lsls	r1, r3, #5
 800ee68:	69fb      	ldr	r3, [r7, #28]
 800ee6a:	440b      	add	r3, r1
 800ee6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ee70:	4619      	mov	r1, r3
 800ee72:	4b75      	ldr	r3, [pc, #468]	@ (800f048 <USB_EPStartXfer+0x538>)
 800ee74:	4013      	ands	r3, r2
 800ee76:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800ee78:	69bb      	ldr	r3, [r7, #24]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d12f      	bne.n	800eede <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 800ee7e:	68bb      	ldr	r3, [r7, #8]
 800ee80:	691b      	ldr	r3, [r3, #16]
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	d003      	beq.n	800ee8e <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 800ee86:	68bb      	ldr	r3, [r7, #8]
 800ee88:	689a      	ldr	r2, [r3, #8]
 800ee8a:	68bb      	ldr	r3, [r7, #8]
 800ee8c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800ee8e:	68bb      	ldr	r3, [r7, #8]
 800ee90:	689a      	ldr	r2, [r3, #8]
 800ee92:	68bb      	ldr	r3, [r7, #8]
 800ee94:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800ee96:	69bb      	ldr	r3, [r7, #24]
 800ee98:	015a      	lsls	r2, r3, #5
 800ee9a:	69fb      	ldr	r3, [r7, #28]
 800ee9c:	4413      	add	r3, r2
 800ee9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eea2:	691a      	ldr	r2, [r3, #16]
 800eea4:	68bb      	ldr	r3, [r7, #8]
 800eea6:	6a1b      	ldr	r3, [r3, #32]
 800eea8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800eeac:	69b9      	ldr	r1, [r7, #24]
 800eeae:	0148      	lsls	r0, r1, #5
 800eeb0:	69f9      	ldr	r1, [r7, #28]
 800eeb2:	4401      	add	r1, r0
 800eeb4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800eeb8:	4313      	orrs	r3, r2
 800eeba:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800eebc:	69bb      	ldr	r3, [r7, #24]
 800eebe:	015a      	lsls	r2, r3, #5
 800eec0:	69fb      	ldr	r3, [r7, #28]
 800eec2:	4413      	add	r3, r2
 800eec4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eec8:	691b      	ldr	r3, [r3, #16]
 800eeca:	69ba      	ldr	r2, [r7, #24]
 800eecc:	0151      	lsls	r1, r2, #5
 800eece:	69fa      	ldr	r2, [r7, #28]
 800eed0:	440a      	add	r2, r1
 800eed2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eed6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800eeda:	6113      	str	r3, [r2, #16]
 800eedc:	e05f      	b.n	800ef9e <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800eede:	68bb      	ldr	r3, [r7, #8]
 800eee0:	691b      	ldr	r3, [r3, #16]
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d123      	bne.n	800ef2e <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800eee6:	69bb      	ldr	r3, [r7, #24]
 800eee8:	015a      	lsls	r2, r3, #5
 800eeea:	69fb      	ldr	r3, [r7, #28]
 800eeec:	4413      	add	r3, r2
 800eeee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eef2:	691a      	ldr	r2, [r3, #16]
 800eef4:	68bb      	ldr	r3, [r7, #8]
 800eef6:	689b      	ldr	r3, [r3, #8]
 800eef8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800eefc:	69b9      	ldr	r1, [r7, #24]
 800eefe:	0148      	lsls	r0, r1, #5
 800ef00:	69f9      	ldr	r1, [r7, #28]
 800ef02:	4401      	add	r1, r0
 800ef04:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ef08:	4313      	orrs	r3, r2
 800ef0a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ef0c:	69bb      	ldr	r3, [r7, #24]
 800ef0e:	015a      	lsls	r2, r3, #5
 800ef10:	69fb      	ldr	r3, [r7, #28]
 800ef12:	4413      	add	r3, r2
 800ef14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef18:	691b      	ldr	r3, [r3, #16]
 800ef1a:	69ba      	ldr	r2, [r7, #24]
 800ef1c:	0151      	lsls	r1, r2, #5
 800ef1e:	69fa      	ldr	r2, [r7, #28]
 800ef20:	440a      	add	r2, r1
 800ef22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ef26:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ef2a:	6113      	str	r3, [r2, #16]
 800ef2c:	e037      	b.n	800ef9e <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ef2e:	68bb      	ldr	r3, [r7, #8]
 800ef30:	691a      	ldr	r2, [r3, #16]
 800ef32:	68bb      	ldr	r3, [r7, #8]
 800ef34:	689b      	ldr	r3, [r3, #8]
 800ef36:	4413      	add	r3, r2
 800ef38:	1e5a      	subs	r2, r3, #1
 800ef3a:	68bb      	ldr	r3, [r7, #8]
 800ef3c:	689b      	ldr	r3, [r3, #8]
 800ef3e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ef42:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800ef44:	68bb      	ldr	r3, [r7, #8]
 800ef46:	689b      	ldr	r3, [r3, #8]
 800ef48:	8afa      	ldrh	r2, [r7, #22]
 800ef4a:	fb03 f202 	mul.w	r2, r3, r2
 800ef4e:	68bb      	ldr	r3, [r7, #8]
 800ef50:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ef52:	69bb      	ldr	r3, [r7, #24]
 800ef54:	015a      	lsls	r2, r3, #5
 800ef56:	69fb      	ldr	r3, [r7, #28]
 800ef58:	4413      	add	r3, r2
 800ef5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef5e:	691a      	ldr	r2, [r3, #16]
 800ef60:	8afb      	ldrh	r3, [r7, #22]
 800ef62:	04d9      	lsls	r1, r3, #19
 800ef64:	4b39      	ldr	r3, [pc, #228]	@ (800f04c <USB_EPStartXfer+0x53c>)
 800ef66:	400b      	ands	r3, r1
 800ef68:	69b9      	ldr	r1, [r7, #24]
 800ef6a:	0148      	lsls	r0, r1, #5
 800ef6c:	69f9      	ldr	r1, [r7, #28]
 800ef6e:	4401      	add	r1, r0
 800ef70:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ef74:	4313      	orrs	r3, r2
 800ef76:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800ef78:	69bb      	ldr	r3, [r7, #24]
 800ef7a:	015a      	lsls	r2, r3, #5
 800ef7c:	69fb      	ldr	r3, [r7, #28]
 800ef7e:	4413      	add	r3, r2
 800ef80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef84:	691a      	ldr	r2, [r3, #16]
 800ef86:	68bb      	ldr	r3, [r7, #8]
 800ef88:	6a1b      	ldr	r3, [r3, #32]
 800ef8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ef8e:	69b9      	ldr	r1, [r7, #24]
 800ef90:	0148      	lsls	r0, r1, #5
 800ef92:	69f9      	ldr	r1, [r7, #28]
 800ef94:	4401      	add	r1, r0
 800ef96:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ef9a:	4313      	orrs	r3, r2
 800ef9c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800ef9e:	79fb      	ldrb	r3, [r7, #7]
 800efa0:	2b01      	cmp	r3, #1
 800efa2:	d10d      	bne.n	800efc0 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800efa4:	68bb      	ldr	r3, [r7, #8]
 800efa6:	68db      	ldr	r3, [r3, #12]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d009      	beq.n	800efc0 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800efac:	68bb      	ldr	r3, [r7, #8]
 800efae:	68d9      	ldr	r1, [r3, #12]
 800efb0:	69bb      	ldr	r3, [r7, #24]
 800efb2:	015a      	lsls	r2, r3, #5
 800efb4:	69fb      	ldr	r3, [r7, #28]
 800efb6:	4413      	add	r3, r2
 800efb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800efbc:	460a      	mov	r2, r1
 800efbe:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800efc0:	68bb      	ldr	r3, [r7, #8]
 800efc2:	791b      	ldrb	r3, [r3, #4]
 800efc4:	2b01      	cmp	r3, #1
 800efc6:	d128      	bne.n	800f01a <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800efc8:	69fb      	ldr	r3, [r7, #28]
 800efca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800efce:	689b      	ldr	r3, [r3, #8]
 800efd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d110      	bne.n	800effa <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800efd8:	69bb      	ldr	r3, [r7, #24]
 800efda:	015a      	lsls	r2, r3, #5
 800efdc:	69fb      	ldr	r3, [r7, #28]
 800efde:	4413      	add	r3, r2
 800efe0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	69ba      	ldr	r2, [r7, #24]
 800efe8:	0151      	lsls	r1, r2, #5
 800efea:	69fa      	ldr	r2, [r7, #28]
 800efec:	440a      	add	r2, r1
 800efee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eff2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800eff6:	6013      	str	r3, [r2, #0]
 800eff8:	e00f      	b.n	800f01a <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800effa:	69bb      	ldr	r3, [r7, #24]
 800effc:	015a      	lsls	r2, r3, #5
 800effe:	69fb      	ldr	r3, [r7, #28]
 800f000:	4413      	add	r3, r2
 800f002:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	69ba      	ldr	r2, [r7, #24]
 800f00a:	0151      	lsls	r1, r2, #5
 800f00c:	69fa      	ldr	r2, [r7, #28]
 800f00e:	440a      	add	r2, r1
 800f010:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f014:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f018:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f01a:	69bb      	ldr	r3, [r7, #24]
 800f01c:	015a      	lsls	r2, r3, #5
 800f01e:	69fb      	ldr	r3, [r7, #28]
 800f020:	4413      	add	r3, r2
 800f022:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	69ba      	ldr	r2, [r7, #24]
 800f02a:	0151      	lsls	r1, r2, #5
 800f02c:	69fa      	ldr	r2, [r7, #28]
 800f02e:	440a      	add	r2, r1
 800f030:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f034:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800f038:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f03a:	2300      	movs	r3, #0
}
 800f03c:	4618      	mov	r0, r3
 800f03e:	3720      	adds	r7, #32
 800f040:	46bd      	mov	sp, r7
 800f042:	bd80      	pop	{r7, pc}
 800f044:	fff80000 	.word	0xfff80000
 800f048:	e007ffff 	.word	0xe007ffff
 800f04c:	1ff80000 	.word	0x1ff80000

0800f050 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f050:	b480      	push	{r7}
 800f052:	b087      	sub	sp, #28
 800f054:	af00      	add	r7, sp, #0
 800f056:	6078      	str	r0, [r7, #4]
 800f058:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f05a:	2300      	movs	r3, #0
 800f05c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800f05e:	2300      	movs	r3, #0
 800f060:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f066:	683b      	ldr	r3, [r7, #0]
 800f068:	785b      	ldrb	r3, [r3, #1]
 800f06a:	2b01      	cmp	r3, #1
 800f06c:	d14a      	bne.n	800f104 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f06e:	683b      	ldr	r3, [r7, #0]
 800f070:	781b      	ldrb	r3, [r3, #0]
 800f072:	015a      	lsls	r2, r3, #5
 800f074:	693b      	ldr	r3, [r7, #16]
 800f076:	4413      	add	r3, r2
 800f078:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f082:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f086:	f040 8086 	bne.w	800f196 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800f08a:	683b      	ldr	r3, [r7, #0]
 800f08c:	781b      	ldrb	r3, [r3, #0]
 800f08e:	015a      	lsls	r2, r3, #5
 800f090:	693b      	ldr	r3, [r7, #16]
 800f092:	4413      	add	r3, r2
 800f094:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f098:	681b      	ldr	r3, [r3, #0]
 800f09a:	683a      	ldr	r2, [r7, #0]
 800f09c:	7812      	ldrb	r2, [r2, #0]
 800f09e:	0151      	lsls	r1, r2, #5
 800f0a0:	693a      	ldr	r2, [r7, #16]
 800f0a2:	440a      	add	r2, r1
 800f0a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f0a8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f0ac:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800f0ae:	683b      	ldr	r3, [r7, #0]
 800f0b0:	781b      	ldrb	r3, [r3, #0]
 800f0b2:	015a      	lsls	r2, r3, #5
 800f0b4:	693b      	ldr	r3, [r7, #16]
 800f0b6:	4413      	add	r3, r2
 800f0b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	683a      	ldr	r2, [r7, #0]
 800f0c0:	7812      	ldrb	r2, [r2, #0]
 800f0c2:	0151      	lsls	r1, r2, #5
 800f0c4:	693a      	ldr	r2, [r7, #16]
 800f0c6:	440a      	add	r2, r1
 800f0c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f0cc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f0d0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	3301      	adds	r3, #1
 800f0d6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	f242 7210 	movw	r2, #10000	@ 0x2710
 800f0de:	4293      	cmp	r3, r2
 800f0e0:	d902      	bls.n	800f0e8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800f0e2:	2301      	movs	r3, #1
 800f0e4:	75fb      	strb	r3, [r7, #23]
          break;
 800f0e6:	e056      	b.n	800f196 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800f0e8:	683b      	ldr	r3, [r7, #0]
 800f0ea:	781b      	ldrb	r3, [r3, #0]
 800f0ec:	015a      	lsls	r2, r3, #5
 800f0ee:	693b      	ldr	r3, [r7, #16]
 800f0f0:	4413      	add	r3, r2
 800f0f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f0fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f100:	d0e7      	beq.n	800f0d2 <USB_EPStopXfer+0x82>
 800f102:	e048      	b.n	800f196 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f104:	683b      	ldr	r3, [r7, #0]
 800f106:	781b      	ldrb	r3, [r3, #0]
 800f108:	015a      	lsls	r2, r3, #5
 800f10a:	693b      	ldr	r3, [r7, #16]
 800f10c:	4413      	add	r3, r2
 800f10e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f118:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f11c:	d13b      	bne.n	800f196 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800f11e:	683b      	ldr	r3, [r7, #0]
 800f120:	781b      	ldrb	r3, [r3, #0]
 800f122:	015a      	lsls	r2, r3, #5
 800f124:	693b      	ldr	r3, [r7, #16]
 800f126:	4413      	add	r3, r2
 800f128:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	683a      	ldr	r2, [r7, #0]
 800f130:	7812      	ldrb	r2, [r2, #0]
 800f132:	0151      	lsls	r1, r2, #5
 800f134:	693a      	ldr	r2, [r7, #16]
 800f136:	440a      	add	r2, r1
 800f138:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f13c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f140:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800f142:	683b      	ldr	r3, [r7, #0]
 800f144:	781b      	ldrb	r3, [r3, #0]
 800f146:	015a      	lsls	r2, r3, #5
 800f148:	693b      	ldr	r3, [r7, #16]
 800f14a:	4413      	add	r3, r2
 800f14c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	683a      	ldr	r2, [r7, #0]
 800f154:	7812      	ldrb	r2, [r2, #0]
 800f156:	0151      	lsls	r1, r2, #5
 800f158:	693a      	ldr	r2, [r7, #16]
 800f15a:	440a      	add	r2, r1
 800f15c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f160:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f164:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	3301      	adds	r3, #1
 800f16a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800f172:	4293      	cmp	r3, r2
 800f174:	d902      	bls.n	800f17c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800f176:	2301      	movs	r3, #1
 800f178:	75fb      	strb	r3, [r7, #23]
          break;
 800f17a:	e00c      	b.n	800f196 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800f17c:	683b      	ldr	r3, [r7, #0]
 800f17e:	781b      	ldrb	r3, [r3, #0]
 800f180:	015a      	lsls	r2, r3, #5
 800f182:	693b      	ldr	r3, [r7, #16]
 800f184:	4413      	add	r3, r2
 800f186:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f190:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f194:	d0e7      	beq.n	800f166 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800f196:	7dfb      	ldrb	r3, [r7, #23]
}
 800f198:	4618      	mov	r0, r3
 800f19a:	371c      	adds	r7, #28
 800f19c:	46bd      	mov	sp, r7
 800f19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a2:	4770      	bx	lr

0800f1a4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800f1a4:	b480      	push	{r7}
 800f1a6:	b089      	sub	sp, #36	@ 0x24
 800f1a8:	af00      	add	r7, sp, #0
 800f1aa:	60f8      	str	r0, [r7, #12]
 800f1ac:	60b9      	str	r1, [r7, #8]
 800f1ae:	4611      	mov	r1, r2
 800f1b0:	461a      	mov	r2, r3
 800f1b2:	460b      	mov	r3, r1
 800f1b4:	71fb      	strb	r3, [r7, #7]
 800f1b6:	4613      	mov	r3, r2
 800f1b8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800f1be:	68bb      	ldr	r3, [r7, #8]
 800f1c0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800f1c2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d123      	bne.n	800f212 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800f1ca:	88bb      	ldrh	r3, [r7, #4]
 800f1cc:	3303      	adds	r3, #3
 800f1ce:	089b      	lsrs	r3, r3, #2
 800f1d0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800f1d2:	2300      	movs	r3, #0
 800f1d4:	61bb      	str	r3, [r7, #24]
 800f1d6:	e018      	b.n	800f20a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f1d8:	79fb      	ldrb	r3, [r7, #7]
 800f1da:	031a      	lsls	r2, r3, #12
 800f1dc:	697b      	ldr	r3, [r7, #20]
 800f1de:	4413      	add	r3, r2
 800f1e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f1e4:	461a      	mov	r2, r3
 800f1e6:	69fb      	ldr	r3, [r7, #28]
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	6013      	str	r3, [r2, #0]
      pSrc++;
 800f1ec:	69fb      	ldr	r3, [r7, #28]
 800f1ee:	3301      	adds	r3, #1
 800f1f0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800f1f2:	69fb      	ldr	r3, [r7, #28]
 800f1f4:	3301      	adds	r3, #1
 800f1f6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800f1f8:	69fb      	ldr	r3, [r7, #28]
 800f1fa:	3301      	adds	r3, #1
 800f1fc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800f1fe:	69fb      	ldr	r3, [r7, #28]
 800f200:	3301      	adds	r3, #1
 800f202:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800f204:	69bb      	ldr	r3, [r7, #24]
 800f206:	3301      	adds	r3, #1
 800f208:	61bb      	str	r3, [r7, #24]
 800f20a:	69ba      	ldr	r2, [r7, #24]
 800f20c:	693b      	ldr	r3, [r7, #16]
 800f20e:	429a      	cmp	r2, r3
 800f210:	d3e2      	bcc.n	800f1d8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800f212:	2300      	movs	r3, #0
}
 800f214:	4618      	mov	r0, r3
 800f216:	3724      	adds	r7, #36	@ 0x24
 800f218:	46bd      	mov	sp, r7
 800f21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f21e:	4770      	bx	lr

0800f220 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800f220:	b480      	push	{r7}
 800f222:	b08b      	sub	sp, #44	@ 0x2c
 800f224:	af00      	add	r7, sp, #0
 800f226:	60f8      	str	r0, [r7, #12]
 800f228:	60b9      	str	r1, [r7, #8]
 800f22a:	4613      	mov	r3, r2
 800f22c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800f232:	68bb      	ldr	r3, [r7, #8]
 800f234:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800f236:	88fb      	ldrh	r3, [r7, #6]
 800f238:	089b      	lsrs	r3, r3, #2
 800f23a:	b29b      	uxth	r3, r3
 800f23c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800f23e:	88fb      	ldrh	r3, [r7, #6]
 800f240:	f003 0303 	and.w	r3, r3, #3
 800f244:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800f246:	2300      	movs	r3, #0
 800f248:	623b      	str	r3, [r7, #32]
 800f24a:	e014      	b.n	800f276 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800f24c:	69bb      	ldr	r3, [r7, #24]
 800f24e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f252:	681a      	ldr	r2, [r3, #0]
 800f254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f256:	601a      	str	r2, [r3, #0]
    pDest++;
 800f258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f25a:	3301      	adds	r3, #1
 800f25c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800f25e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f260:	3301      	adds	r3, #1
 800f262:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800f264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f266:	3301      	adds	r3, #1
 800f268:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800f26a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f26c:	3301      	adds	r3, #1
 800f26e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800f270:	6a3b      	ldr	r3, [r7, #32]
 800f272:	3301      	adds	r3, #1
 800f274:	623b      	str	r3, [r7, #32]
 800f276:	6a3a      	ldr	r2, [r7, #32]
 800f278:	697b      	ldr	r3, [r7, #20]
 800f27a:	429a      	cmp	r2, r3
 800f27c:	d3e6      	bcc.n	800f24c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800f27e:	8bfb      	ldrh	r3, [r7, #30]
 800f280:	2b00      	cmp	r3, #0
 800f282:	d01e      	beq.n	800f2c2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800f284:	2300      	movs	r3, #0
 800f286:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800f288:	69bb      	ldr	r3, [r7, #24]
 800f28a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f28e:	461a      	mov	r2, r3
 800f290:	f107 0310 	add.w	r3, r7, #16
 800f294:	6812      	ldr	r2, [r2, #0]
 800f296:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800f298:	693a      	ldr	r2, [r7, #16]
 800f29a:	6a3b      	ldr	r3, [r7, #32]
 800f29c:	b2db      	uxtb	r3, r3
 800f29e:	00db      	lsls	r3, r3, #3
 800f2a0:	fa22 f303 	lsr.w	r3, r2, r3
 800f2a4:	b2da      	uxtb	r2, r3
 800f2a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2a8:	701a      	strb	r2, [r3, #0]
      i++;
 800f2aa:	6a3b      	ldr	r3, [r7, #32]
 800f2ac:	3301      	adds	r3, #1
 800f2ae:	623b      	str	r3, [r7, #32]
      pDest++;
 800f2b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2b2:	3301      	adds	r3, #1
 800f2b4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800f2b6:	8bfb      	ldrh	r3, [r7, #30]
 800f2b8:	3b01      	subs	r3, #1
 800f2ba:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800f2bc:	8bfb      	ldrh	r3, [r7, #30]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d1ea      	bne.n	800f298 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800f2c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f2c4:	4618      	mov	r0, r3
 800f2c6:	372c      	adds	r7, #44	@ 0x2c
 800f2c8:	46bd      	mov	sp, r7
 800f2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ce:	4770      	bx	lr

0800f2d0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800f2d0:	b480      	push	{r7}
 800f2d2:	b085      	sub	sp, #20
 800f2d4:	af00      	add	r7, sp, #0
 800f2d6:	6078      	str	r0, [r7, #4]
 800f2d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f2de:	683b      	ldr	r3, [r7, #0]
 800f2e0:	781b      	ldrb	r3, [r3, #0]
 800f2e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f2e4:	683b      	ldr	r3, [r7, #0]
 800f2e6:	785b      	ldrb	r3, [r3, #1]
 800f2e8:	2b01      	cmp	r3, #1
 800f2ea:	d12c      	bne.n	800f346 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f2ec:	68bb      	ldr	r3, [r7, #8]
 800f2ee:	015a      	lsls	r2, r3, #5
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	4413      	add	r3, r2
 800f2f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	db12      	blt.n	800f324 <USB_EPSetStall+0x54>
 800f2fe:	68bb      	ldr	r3, [r7, #8]
 800f300:	2b00      	cmp	r3, #0
 800f302:	d00f      	beq.n	800f324 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800f304:	68bb      	ldr	r3, [r7, #8]
 800f306:	015a      	lsls	r2, r3, #5
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	4413      	add	r3, r2
 800f30c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	68ba      	ldr	r2, [r7, #8]
 800f314:	0151      	lsls	r1, r2, #5
 800f316:	68fa      	ldr	r2, [r7, #12]
 800f318:	440a      	add	r2, r1
 800f31a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f31e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f322:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800f324:	68bb      	ldr	r3, [r7, #8]
 800f326:	015a      	lsls	r2, r3, #5
 800f328:	68fb      	ldr	r3, [r7, #12]
 800f32a:	4413      	add	r3, r2
 800f32c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	68ba      	ldr	r2, [r7, #8]
 800f334:	0151      	lsls	r1, r2, #5
 800f336:	68fa      	ldr	r2, [r7, #12]
 800f338:	440a      	add	r2, r1
 800f33a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f33e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f342:	6013      	str	r3, [r2, #0]
 800f344:	e02b      	b.n	800f39e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f346:	68bb      	ldr	r3, [r7, #8]
 800f348:	015a      	lsls	r2, r3, #5
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	4413      	add	r3, r2
 800f34e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	2b00      	cmp	r3, #0
 800f356:	db12      	blt.n	800f37e <USB_EPSetStall+0xae>
 800f358:	68bb      	ldr	r3, [r7, #8]
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d00f      	beq.n	800f37e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800f35e:	68bb      	ldr	r3, [r7, #8]
 800f360:	015a      	lsls	r2, r3, #5
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	4413      	add	r3, r2
 800f366:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	68ba      	ldr	r2, [r7, #8]
 800f36e:	0151      	lsls	r1, r2, #5
 800f370:	68fa      	ldr	r2, [r7, #12]
 800f372:	440a      	add	r2, r1
 800f374:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f378:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f37c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800f37e:	68bb      	ldr	r3, [r7, #8]
 800f380:	015a      	lsls	r2, r3, #5
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	4413      	add	r3, r2
 800f386:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	68ba      	ldr	r2, [r7, #8]
 800f38e:	0151      	lsls	r1, r2, #5
 800f390:	68fa      	ldr	r2, [r7, #12]
 800f392:	440a      	add	r2, r1
 800f394:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f398:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f39c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f39e:	2300      	movs	r3, #0
}
 800f3a0:	4618      	mov	r0, r3
 800f3a2:	3714      	adds	r7, #20
 800f3a4:	46bd      	mov	sp, r7
 800f3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3aa:	4770      	bx	lr

0800f3ac <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800f3ac:	b480      	push	{r7}
 800f3ae:	b085      	sub	sp, #20
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
 800f3b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f3ba:	683b      	ldr	r3, [r7, #0]
 800f3bc:	781b      	ldrb	r3, [r3, #0]
 800f3be:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f3c0:	683b      	ldr	r3, [r7, #0]
 800f3c2:	785b      	ldrb	r3, [r3, #1]
 800f3c4:	2b01      	cmp	r3, #1
 800f3c6:	d128      	bne.n	800f41a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800f3c8:	68bb      	ldr	r3, [r7, #8]
 800f3ca:	015a      	lsls	r2, r3, #5
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	4413      	add	r3, r2
 800f3d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	68ba      	ldr	r2, [r7, #8]
 800f3d8:	0151      	lsls	r1, r2, #5
 800f3da:	68fa      	ldr	r2, [r7, #12]
 800f3dc:	440a      	add	r2, r1
 800f3de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f3e2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f3e6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f3e8:	683b      	ldr	r3, [r7, #0]
 800f3ea:	791b      	ldrb	r3, [r3, #4]
 800f3ec:	2b03      	cmp	r3, #3
 800f3ee:	d003      	beq.n	800f3f8 <USB_EPClearStall+0x4c>
 800f3f0:	683b      	ldr	r3, [r7, #0]
 800f3f2:	791b      	ldrb	r3, [r3, #4]
 800f3f4:	2b02      	cmp	r3, #2
 800f3f6:	d138      	bne.n	800f46a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f3f8:	68bb      	ldr	r3, [r7, #8]
 800f3fa:	015a      	lsls	r2, r3, #5
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	4413      	add	r3, r2
 800f400:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	68ba      	ldr	r2, [r7, #8]
 800f408:	0151      	lsls	r1, r2, #5
 800f40a:	68fa      	ldr	r2, [r7, #12]
 800f40c:	440a      	add	r2, r1
 800f40e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f412:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f416:	6013      	str	r3, [r2, #0]
 800f418:	e027      	b.n	800f46a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800f41a:	68bb      	ldr	r3, [r7, #8]
 800f41c:	015a      	lsls	r2, r3, #5
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	4413      	add	r3, r2
 800f422:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	68ba      	ldr	r2, [r7, #8]
 800f42a:	0151      	lsls	r1, r2, #5
 800f42c:	68fa      	ldr	r2, [r7, #12]
 800f42e:	440a      	add	r2, r1
 800f430:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f434:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f438:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f43a:	683b      	ldr	r3, [r7, #0]
 800f43c:	791b      	ldrb	r3, [r3, #4]
 800f43e:	2b03      	cmp	r3, #3
 800f440:	d003      	beq.n	800f44a <USB_EPClearStall+0x9e>
 800f442:	683b      	ldr	r3, [r7, #0]
 800f444:	791b      	ldrb	r3, [r3, #4]
 800f446:	2b02      	cmp	r3, #2
 800f448:	d10f      	bne.n	800f46a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f44a:	68bb      	ldr	r3, [r7, #8]
 800f44c:	015a      	lsls	r2, r3, #5
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	4413      	add	r3, r2
 800f452:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	68ba      	ldr	r2, [r7, #8]
 800f45a:	0151      	lsls	r1, r2, #5
 800f45c:	68fa      	ldr	r2, [r7, #12]
 800f45e:	440a      	add	r2, r1
 800f460:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f464:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f468:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800f46a:	2300      	movs	r3, #0
}
 800f46c:	4618      	mov	r0, r3
 800f46e:	3714      	adds	r7, #20
 800f470:	46bd      	mov	sp, r7
 800f472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f476:	4770      	bx	lr

0800f478 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800f478:	b480      	push	{r7}
 800f47a:	b085      	sub	sp, #20
 800f47c:	af00      	add	r7, sp, #0
 800f47e:	6078      	str	r0, [r7, #4]
 800f480:	460b      	mov	r3, r1
 800f482:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	68fa      	ldr	r2, [r7, #12]
 800f492:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f496:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800f49a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f4a2:	681a      	ldr	r2, [r3, #0]
 800f4a4:	78fb      	ldrb	r3, [r7, #3]
 800f4a6:	011b      	lsls	r3, r3, #4
 800f4a8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800f4ac:	68f9      	ldr	r1, [r7, #12]
 800f4ae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f4b2:	4313      	orrs	r3, r2
 800f4b4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800f4b6:	2300      	movs	r3, #0
}
 800f4b8:	4618      	mov	r0, r3
 800f4ba:	3714      	adds	r7, #20
 800f4bc:	46bd      	mov	sp, r7
 800f4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4c2:	4770      	bx	lr

0800f4c4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800f4c4:	b480      	push	{r7}
 800f4c6:	b085      	sub	sp, #20
 800f4c8:	af00      	add	r7, sp, #0
 800f4ca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	68fa      	ldr	r2, [r7, #12]
 800f4da:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f4de:	f023 0303 	bic.w	r3, r3, #3
 800f4e2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f4ea:	685b      	ldr	r3, [r3, #4]
 800f4ec:	68fa      	ldr	r2, [r7, #12]
 800f4ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f4f2:	f023 0302 	bic.w	r3, r3, #2
 800f4f6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f4f8:	2300      	movs	r3, #0
}
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	3714      	adds	r7, #20
 800f4fe:	46bd      	mov	sp, r7
 800f500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f504:	4770      	bx	lr

0800f506 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800f506:	b480      	push	{r7}
 800f508:	b085      	sub	sp, #20
 800f50a:	af00      	add	r7, sp, #0
 800f50c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	68fa      	ldr	r2, [r7, #12]
 800f51c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f520:	f023 0303 	bic.w	r3, r3, #3
 800f524:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f52c:	685b      	ldr	r3, [r3, #4]
 800f52e:	68fa      	ldr	r2, [r7, #12]
 800f530:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f534:	f043 0302 	orr.w	r3, r3, #2
 800f538:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f53a:	2300      	movs	r3, #0
}
 800f53c:	4618      	mov	r0, r3
 800f53e:	3714      	adds	r7, #20
 800f540:	46bd      	mov	sp, r7
 800f542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f546:	4770      	bx	lr

0800f548 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800f548:	b480      	push	{r7}
 800f54a:	b085      	sub	sp, #20
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	695b      	ldr	r3, [r3, #20]
 800f554:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	699b      	ldr	r3, [r3, #24]
 800f55a:	68fa      	ldr	r2, [r7, #12]
 800f55c:	4013      	ands	r3, r2
 800f55e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800f560:	68fb      	ldr	r3, [r7, #12]
}
 800f562:	4618      	mov	r0, r3
 800f564:	3714      	adds	r7, #20
 800f566:	46bd      	mov	sp, r7
 800f568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f56c:	4770      	bx	lr

0800f56e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800f56e:	b480      	push	{r7}
 800f570:	b085      	sub	sp, #20
 800f572:	af00      	add	r7, sp, #0
 800f574:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f580:	699b      	ldr	r3, [r3, #24]
 800f582:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f58a:	69db      	ldr	r3, [r3, #28]
 800f58c:	68ba      	ldr	r2, [r7, #8]
 800f58e:	4013      	ands	r3, r2
 800f590:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800f592:	68bb      	ldr	r3, [r7, #8]
 800f594:	0c1b      	lsrs	r3, r3, #16
}
 800f596:	4618      	mov	r0, r3
 800f598:	3714      	adds	r7, #20
 800f59a:	46bd      	mov	sp, r7
 800f59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a0:	4770      	bx	lr

0800f5a2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800f5a2:	b480      	push	{r7}
 800f5a4:	b085      	sub	sp, #20
 800f5a6:	af00      	add	r7, sp, #0
 800f5a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f5b4:	699b      	ldr	r3, [r3, #24]
 800f5b6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f5be:	69db      	ldr	r3, [r3, #28]
 800f5c0:	68ba      	ldr	r2, [r7, #8]
 800f5c2:	4013      	ands	r3, r2
 800f5c4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800f5c6:	68bb      	ldr	r3, [r7, #8]
 800f5c8:	b29b      	uxth	r3, r3
}
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	3714      	adds	r7, #20
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5d4:	4770      	bx	lr

0800f5d6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f5d6:	b480      	push	{r7}
 800f5d8:	b085      	sub	sp, #20
 800f5da:	af00      	add	r7, sp, #0
 800f5dc:	6078      	str	r0, [r7, #4]
 800f5de:	460b      	mov	r3, r1
 800f5e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800f5e6:	78fb      	ldrb	r3, [r7, #3]
 800f5e8:	015a      	lsls	r2, r3, #5
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	4413      	add	r3, r2
 800f5ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f5f2:	689b      	ldr	r3, [r3, #8]
 800f5f4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f5fc:	695b      	ldr	r3, [r3, #20]
 800f5fe:	68ba      	ldr	r2, [r7, #8]
 800f600:	4013      	ands	r3, r2
 800f602:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f604:	68bb      	ldr	r3, [r7, #8]
}
 800f606:	4618      	mov	r0, r3
 800f608:	3714      	adds	r7, #20
 800f60a:	46bd      	mov	sp, r7
 800f60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f610:	4770      	bx	lr

0800f612 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f612:	b480      	push	{r7}
 800f614:	b087      	sub	sp, #28
 800f616:	af00      	add	r7, sp, #0
 800f618:	6078      	str	r0, [r7, #4]
 800f61a:	460b      	mov	r3, r1
 800f61c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800f622:	697b      	ldr	r3, [r7, #20]
 800f624:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f628:	691b      	ldr	r3, [r3, #16]
 800f62a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800f62c:	697b      	ldr	r3, [r7, #20]
 800f62e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f634:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800f636:	78fb      	ldrb	r3, [r7, #3]
 800f638:	f003 030f 	and.w	r3, r3, #15
 800f63c:	68fa      	ldr	r2, [r7, #12]
 800f63e:	fa22 f303 	lsr.w	r3, r2, r3
 800f642:	01db      	lsls	r3, r3, #7
 800f644:	b2db      	uxtb	r3, r3
 800f646:	693a      	ldr	r2, [r7, #16]
 800f648:	4313      	orrs	r3, r2
 800f64a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800f64c:	78fb      	ldrb	r3, [r7, #3]
 800f64e:	015a      	lsls	r2, r3, #5
 800f650:	697b      	ldr	r3, [r7, #20]
 800f652:	4413      	add	r3, r2
 800f654:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f658:	689b      	ldr	r3, [r3, #8]
 800f65a:	693a      	ldr	r2, [r7, #16]
 800f65c:	4013      	ands	r3, r2
 800f65e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f660:	68bb      	ldr	r3, [r7, #8]
}
 800f662:	4618      	mov	r0, r3
 800f664:	371c      	adds	r7, #28
 800f666:	46bd      	mov	sp, r7
 800f668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f66c:	4770      	bx	lr

0800f66e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800f66e:	b480      	push	{r7}
 800f670:	b083      	sub	sp, #12
 800f672:	af00      	add	r7, sp, #0
 800f674:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	695b      	ldr	r3, [r3, #20]
 800f67a:	f003 0301 	and.w	r3, r3, #1
}
 800f67e:	4618      	mov	r0, r3
 800f680:	370c      	adds	r7, #12
 800f682:	46bd      	mov	sp, r7
 800f684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f688:	4770      	bx	lr
	...

0800f68c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800f68c:	b480      	push	{r7}
 800f68e:	b085      	sub	sp, #20
 800f690:	af00      	add	r7, sp, #0
 800f692:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800f698:	68fb      	ldr	r3, [r7, #12]
 800f69a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f69e:	681a      	ldr	r2, [r3, #0]
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f6a6:	4619      	mov	r1, r3
 800f6a8:	4b09      	ldr	r3, [pc, #36]	@ (800f6d0 <USB_ActivateSetup+0x44>)
 800f6aa:	4013      	ands	r3, r2
 800f6ac:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f6b4:	685b      	ldr	r3, [r3, #4]
 800f6b6:	68fa      	ldr	r2, [r7, #12]
 800f6b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f6bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f6c0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f6c2:	2300      	movs	r3, #0
}
 800f6c4:	4618      	mov	r0, r3
 800f6c6:	3714      	adds	r7, #20
 800f6c8:	46bd      	mov	sp, r7
 800f6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ce:	4770      	bx	lr
 800f6d0:	fffff800 	.word	0xfffff800

0800f6d4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800f6d4:	b480      	push	{r7}
 800f6d6:	b087      	sub	sp, #28
 800f6d8:	af00      	add	r7, sp, #0
 800f6da:	60f8      	str	r0, [r7, #12]
 800f6dc:	460b      	mov	r3, r1
 800f6de:	607a      	str	r2, [r7, #4]
 800f6e0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	333c      	adds	r3, #60	@ 0x3c
 800f6ea:	3304      	adds	r3, #4
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800f6f0:	693b      	ldr	r3, [r7, #16]
 800f6f2:	4a26      	ldr	r2, [pc, #152]	@ (800f78c <USB_EP0_OutStart+0xb8>)
 800f6f4:	4293      	cmp	r3, r2
 800f6f6:	d90a      	bls.n	800f70e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f6f8:	697b      	ldr	r3, [r7, #20]
 800f6fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f704:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f708:	d101      	bne.n	800f70e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800f70a:	2300      	movs	r3, #0
 800f70c:	e037      	b.n	800f77e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800f70e:	697b      	ldr	r3, [r7, #20]
 800f710:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f714:	461a      	mov	r2, r3
 800f716:	2300      	movs	r3, #0
 800f718:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f71a:	697b      	ldr	r3, [r7, #20]
 800f71c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f720:	691b      	ldr	r3, [r3, #16]
 800f722:	697a      	ldr	r2, [r7, #20]
 800f724:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f728:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f72c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800f72e:	697b      	ldr	r3, [r7, #20]
 800f730:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f734:	691b      	ldr	r3, [r3, #16]
 800f736:	697a      	ldr	r2, [r7, #20]
 800f738:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f73c:	f043 0318 	orr.w	r3, r3, #24
 800f740:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800f742:	697b      	ldr	r3, [r7, #20]
 800f744:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f748:	691b      	ldr	r3, [r3, #16]
 800f74a:	697a      	ldr	r2, [r7, #20]
 800f74c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f750:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800f754:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800f756:	7afb      	ldrb	r3, [r7, #11]
 800f758:	2b01      	cmp	r3, #1
 800f75a:	d10f      	bne.n	800f77c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800f75c:	697b      	ldr	r3, [r7, #20]
 800f75e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f762:	461a      	mov	r2, r3
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800f768:	697b      	ldr	r3, [r7, #20]
 800f76a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	697a      	ldr	r2, [r7, #20]
 800f772:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f776:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800f77a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f77c:	2300      	movs	r3, #0
}
 800f77e:	4618      	mov	r0, r3
 800f780:	371c      	adds	r7, #28
 800f782:	46bd      	mov	sp, r7
 800f784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f788:	4770      	bx	lr
 800f78a:	bf00      	nop
 800f78c:	4f54300a 	.word	0x4f54300a

0800f790 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f790:	b480      	push	{r7}
 800f792:	b085      	sub	sp, #20
 800f794:	af00      	add	r7, sp, #0
 800f796:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f798:	2300      	movs	r3, #0
 800f79a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	3301      	adds	r3, #1
 800f7a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f7a8:	d901      	bls.n	800f7ae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f7aa:	2303      	movs	r3, #3
 800f7ac:	e01b      	b.n	800f7e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	691b      	ldr	r3, [r3, #16]
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	daf2      	bge.n	800f79c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	691b      	ldr	r3, [r3, #16]
 800f7be:	f043 0201 	orr.w	r2, r3, #1
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	3301      	adds	r3, #1
 800f7ca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f7d2:	d901      	bls.n	800f7d8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800f7d4:	2303      	movs	r3, #3
 800f7d6:	e006      	b.n	800f7e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	691b      	ldr	r3, [r3, #16]
 800f7dc:	f003 0301 	and.w	r3, r3, #1
 800f7e0:	2b01      	cmp	r3, #1
 800f7e2:	d0f0      	beq.n	800f7c6 <USB_CoreReset+0x36>

  return HAL_OK;
 800f7e4:	2300      	movs	r3, #0
}
 800f7e6:	4618      	mov	r0, r3
 800f7e8:	3714      	adds	r7, #20
 800f7ea:	46bd      	mov	sp, r7
 800f7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f0:	4770      	bx	lr
	...

0800f7f4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f7f4:	b580      	push	{r7, lr}
 800f7f6:	b084      	sub	sp, #16
 800f7f8:	af00      	add	r7, sp, #0
 800f7fa:	6078      	str	r0, [r7, #4]
 800f7fc:	460b      	mov	r3, r1
 800f7fe:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800f800:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800f804:	f002 fc98 	bl	8012138 <USBD_static_malloc>
 800f808:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d109      	bne.n	800f824 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	32b0      	adds	r2, #176	@ 0xb0
 800f81a:	2100      	movs	r1, #0
 800f81c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800f820:	2302      	movs	r3, #2
 800f822:	e0d4      	b.n	800f9ce <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800f824:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800f828:	2100      	movs	r1, #0
 800f82a:	68f8      	ldr	r0, [r7, #12]
 800f82c:	f003 fa05 	bl	8012c3a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	32b0      	adds	r2, #176	@ 0xb0
 800f83a:	68f9      	ldr	r1, [r7, #12]
 800f83c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	32b0      	adds	r2, #176	@ 0xb0
 800f84a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	7c1b      	ldrb	r3, [r3, #16]
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d138      	bne.n	800f8ce <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800f85c:	4b5e      	ldr	r3, [pc, #376]	@ (800f9d8 <USBD_CDC_Init+0x1e4>)
 800f85e:	7819      	ldrb	r1, [r3, #0]
 800f860:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f864:	2202      	movs	r2, #2
 800f866:	6878      	ldr	r0, [r7, #4]
 800f868:	f002 fb43 	bl	8011ef2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800f86c:	4b5a      	ldr	r3, [pc, #360]	@ (800f9d8 <USBD_CDC_Init+0x1e4>)
 800f86e:	781b      	ldrb	r3, [r3, #0]
 800f870:	f003 020f 	and.w	r2, r3, #15
 800f874:	6879      	ldr	r1, [r7, #4]
 800f876:	4613      	mov	r3, r2
 800f878:	009b      	lsls	r3, r3, #2
 800f87a:	4413      	add	r3, r2
 800f87c:	009b      	lsls	r3, r3, #2
 800f87e:	440b      	add	r3, r1
 800f880:	3324      	adds	r3, #36	@ 0x24
 800f882:	2201      	movs	r2, #1
 800f884:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800f886:	4b55      	ldr	r3, [pc, #340]	@ (800f9dc <USBD_CDC_Init+0x1e8>)
 800f888:	7819      	ldrb	r1, [r3, #0]
 800f88a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f88e:	2202      	movs	r2, #2
 800f890:	6878      	ldr	r0, [r7, #4]
 800f892:	f002 fb2e 	bl	8011ef2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800f896:	4b51      	ldr	r3, [pc, #324]	@ (800f9dc <USBD_CDC_Init+0x1e8>)
 800f898:	781b      	ldrb	r3, [r3, #0]
 800f89a:	f003 020f 	and.w	r2, r3, #15
 800f89e:	6879      	ldr	r1, [r7, #4]
 800f8a0:	4613      	mov	r3, r2
 800f8a2:	009b      	lsls	r3, r3, #2
 800f8a4:	4413      	add	r3, r2
 800f8a6:	009b      	lsls	r3, r3, #2
 800f8a8:	440b      	add	r3, r1
 800f8aa:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f8ae:	2201      	movs	r2, #1
 800f8b0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800f8b2:	4b4b      	ldr	r3, [pc, #300]	@ (800f9e0 <USBD_CDC_Init+0x1ec>)
 800f8b4:	781b      	ldrb	r3, [r3, #0]
 800f8b6:	f003 020f 	and.w	r2, r3, #15
 800f8ba:	6879      	ldr	r1, [r7, #4]
 800f8bc:	4613      	mov	r3, r2
 800f8be:	009b      	lsls	r3, r3, #2
 800f8c0:	4413      	add	r3, r2
 800f8c2:	009b      	lsls	r3, r3, #2
 800f8c4:	440b      	add	r3, r1
 800f8c6:	3326      	adds	r3, #38	@ 0x26
 800f8c8:	2210      	movs	r2, #16
 800f8ca:	801a      	strh	r2, [r3, #0]
 800f8cc:	e035      	b.n	800f93a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800f8ce:	4b42      	ldr	r3, [pc, #264]	@ (800f9d8 <USBD_CDC_Init+0x1e4>)
 800f8d0:	7819      	ldrb	r1, [r3, #0]
 800f8d2:	2340      	movs	r3, #64	@ 0x40
 800f8d4:	2202      	movs	r2, #2
 800f8d6:	6878      	ldr	r0, [r7, #4]
 800f8d8:	f002 fb0b 	bl	8011ef2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800f8dc:	4b3e      	ldr	r3, [pc, #248]	@ (800f9d8 <USBD_CDC_Init+0x1e4>)
 800f8de:	781b      	ldrb	r3, [r3, #0]
 800f8e0:	f003 020f 	and.w	r2, r3, #15
 800f8e4:	6879      	ldr	r1, [r7, #4]
 800f8e6:	4613      	mov	r3, r2
 800f8e8:	009b      	lsls	r3, r3, #2
 800f8ea:	4413      	add	r3, r2
 800f8ec:	009b      	lsls	r3, r3, #2
 800f8ee:	440b      	add	r3, r1
 800f8f0:	3324      	adds	r3, #36	@ 0x24
 800f8f2:	2201      	movs	r2, #1
 800f8f4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800f8f6:	4b39      	ldr	r3, [pc, #228]	@ (800f9dc <USBD_CDC_Init+0x1e8>)
 800f8f8:	7819      	ldrb	r1, [r3, #0]
 800f8fa:	2340      	movs	r3, #64	@ 0x40
 800f8fc:	2202      	movs	r2, #2
 800f8fe:	6878      	ldr	r0, [r7, #4]
 800f900:	f002 faf7 	bl	8011ef2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800f904:	4b35      	ldr	r3, [pc, #212]	@ (800f9dc <USBD_CDC_Init+0x1e8>)
 800f906:	781b      	ldrb	r3, [r3, #0]
 800f908:	f003 020f 	and.w	r2, r3, #15
 800f90c:	6879      	ldr	r1, [r7, #4]
 800f90e:	4613      	mov	r3, r2
 800f910:	009b      	lsls	r3, r3, #2
 800f912:	4413      	add	r3, r2
 800f914:	009b      	lsls	r3, r3, #2
 800f916:	440b      	add	r3, r1
 800f918:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f91c:	2201      	movs	r2, #1
 800f91e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800f920:	4b2f      	ldr	r3, [pc, #188]	@ (800f9e0 <USBD_CDC_Init+0x1ec>)
 800f922:	781b      	ldrb	r3, [r3, #0]
 800f924:	f003 020f 	and.w	r2, r3, #15
 800f928:	6879      	ldr	r1, [r7, #4]
 800f92a:	4613      	mov	r3, r2
 800f92c:	009b      	lsls	r3, r3, #2
 800f92e:	4413      	add	r3, r2
 800f930:	009b      	lsls	r3, r3, #2
 800f932:	440b      	add	r3, r1
 800f934:	3326      	adds	r3, #38	@ 0x26
 800f936:	2210      	movs	r2, #16
 800f938:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800f93a:	4b29      	ldr	r3, [pc, #164]	@ (800f9e0 <USBD_CDC_Init+0x1ec>)
 800f93c:	7819      	ldrb	r1, [r3, #0]
 800f93e:	2308      	movs	r3, #8
 800f940:	2203      	movs	r2, #3
 800f942:	6878      	ldr	r0, [r7, #4]
 800f944:	f002 fad5 	bl	8011ef2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800f948:	4b25      	ldr	r3, [pc, #148]	@ (800f9e0 <USBD_CDC_Init+0x1ec>)
 800f94a:	781b      	ldrb	r3, [r3, #0]
 800f94c:	f003 020f 	and.w	r2, r3, #15
 800f950:	6879      	ldr	r1, [r7, #4]
 800f952:	4613      	mov	r3, r2
 800f954:	009b      	lsls	r3, r3, #2
 800f956:	4413      	add	r3, r2
 800f958:	009b      	lsls	r3, r3, #2
 800f95a:	440b      	add	r3, r1
 800f95c:	3324      	adds	r3, #36	@ 0x24
 800f95e:	2201      	movs	r2, #1
 800f960:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	2200      	movs	r2, #0
 800f966:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f970:	687a      	ldr	r2, [r7, #4]
 800f972:	33b0      	adds	r3, #176	@ 0xb0
 800f974:	009b      	lsls	r3, r3, #2
 800f976:	4413      	add	r3, r2
 800f978:	685b      	ldr	r3, [r3, #4]
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	2200      	movs	r2, #0
 800f982:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	2200      	movs	r2, #0
 800f98a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800f994:	2b00      	cmp	r3, #0
 800f996:	d101      	bne.n	800f99c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800f998:	2302      	movs	r3, #2
 800f99a:	e018      	b.n	800f9ce <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	7c1b      	ldrb	r3, [r3, #16]
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d10a      	bne.n	800f9ba <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800f9a4:	4b0d      	ldr	r3, [pc, #52]	@ (800f9dc <USBD_CDC_Init+0x1e8>)
 800f9a6:	7819      	ldrb	r1, [r3, #0]
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f9ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f9b2:	6878      	ldr	r0, [r7, #4]
 800f9b4:	f002 fb8c 	bl	80120d0 <USBD_LL_PrepareReceive>
 800f9b8:	e008      	b.n	800f9cc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800f9ba:	4b08      	ldr	r3, [pc, #32]	@ (800f9dc <USBD_CDC_Init+0x1e8>)
 800f9bc:	7819      	ldrb	r1, [r3, #0]
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f9c4:	2340      	movs	r3, #64	@ 0x40
 800f9c6:	6878      	ldr	r0, [r7, #4]
 800f9c8:	f002 fb82 	bl	80120d0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f9cc:	2300      	movs	r3, #0
}
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	3710      	adds	r7, #16
 800f9d2:	46bd      	mov	sp, r7
 800f9d4:	bd80      	pop	{r7, pc}
 800f9d6:	bf00      	nop
 800f9d8:	240000bf 	.word	0x240000bf
 800f9dc:	240000c0 	.word	0x240000c0
 800f9e0:	240000c1 	.word	0x240000c1

0800f9e4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f9e4:	b580      	push	{r7, lr}
 800f9e6:	b082      	sub	sp, #8
 800f9e8:	af00      	add	r7, sp, #0
 800f9ea:	6078      	str	r0, [r7, #4]
 800f9ec:	460b      	mov	r3, r1
 800f9ee:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800f9f0:	4b3a      	ldr	r3, [pc, #232]	@ (800fadc <USBD_CDC_DeInit+0xf8>)
 800f9f2:	781b      	ldrb	r3, [r3, #0]
 800f9f4:	4619      	mov	r1, r3
 800f9f6:	6878      	ldr	r0, [r7, #4]
 800f9f8:	f002 faa1 	bl	8011f3e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800f9fc:	4b37      	ldr	r3, [pc, #220]	@ (800fadc <USBD_CDC_DeInit+0xf8>)
 800f9fe:	781b      	ldrb	r3, [r3, #0]
 800fa00:	f003 020f 	and.w	r2, r3, #15
 800fa04:	6879      	ldr	r1, [r7, #4]
 800fa06:	4613      	mov	r3, r2
 800fa08:	009b      	lsls	r3, r3, #2
 800fa0a:	4413      	add	r3, r2
 800fa0c:	009b      	lsls	r3, r3, #2
 800fa0e:	440b      	add	r3, r1
 800fa10:	3324      	adds	r3, #36	@ 0x24
 800fa12:	2200      	movs	r2, #0
 800fa14:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800fa16:	4b32      	ldr	r3, [pc, #200]	@ (800fae0 <USBD_CDC_DeInit+0xfc>)
 800fa18:	781b      	ldrb	r3, [r3, #0]
 800fa1a:	4619      	mov	r1, r3
 800fa1c:	6878      	ldr	r0, [r7, #4]
 800fa1e:	f002 fa8e 	bl	8011f3e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800fa22:	4b2f      	ldr	r3, [pc, #188]	@ (800fae0 <USBD_CDC_DeInit+0xfc>)
 800fa24:	781b      	ldrb	r3, [r3, #0]
 800fa26:	f003 020f 	and.w	r2, r3, #15
 800fa2a:	6879      	ldr	r1, [r7, #4]
 800fa2c:	4613      	mov	r3, r2
 800fa2e:	009b      	lsls	r3, r3, #2
 800fa30:	4413      	add	r3, r2
 800fa32:	009b      	lsls	r3, r3, #2
 800fa34:	440b      	add	r3, r1
 800fa36:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fa3a:	2200      	movs	r2, #0
 800fa3c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800fa3e:	4b29      	ldr	r3, [pc, #164]	@ (800fae4 <USBD_CDC_DeInit+0x100>)
 800fa40:	781b      	ldrb	r3, [r3, #0]
 800fa42:	4619      	mov	r1, r3
 800fa44:	6878      	ldr	r0, [r7, #4]
 800fa46:	f002 fa7a 	bl	8011f3e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800fa4a:	4b26      	ldr	r3, [pc, #152]	@ (800fae4 <USBD_CDC_DeInit+0x100>)
 800fa4c:	781b      	ldrb	r3, [r3, #0]
 800fa4e:	f003 020f 	and.w	r2, r3, #15
 800fa52:	6879      	ldr	r1, [r7, #4]
 800fa54:	4613      	mov	r3, r2
 800fa56:	009b      	lsls	r3, r3, #2
 800fa58:	4413      	add	r3, r2
 800fa5a:	009b      	lsls	r3, r3, #2
 800fa5c:	440b      	add	r3, r1
 800fa5e:	3324      	adds	r3, #36	@ 0x24
 800fa60:	2200      	movs	r2, #0
 800fa62:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800fa64:	4b1f      	ldr	r3, [pc, #124]	@ (800fae4 <USBD_CDC_DeInit+0x100>)
 800fa66:	781b      	ldrb	r3, [r3, #0]
 800fa68:	f003 020f 	and.w	r2, r3, #15
 800fa6c:	6879      	ldr	r1, [r7, #4]
 800fa6e:	4613      	mov	r3, r2
 800fa70:	009b      	lsls	r3, r3, #2
 800fa72:	4413      	add	r3, r2
 800fa74:	009b      	lsls	r3, r3, #2
 800fa76:	440b      	add	r3, r1
 800fa78:	3326      	adds	r3, #38	@ 0x26
 800fa7a:	2200      	movs	r2, #0
 800fa7c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	32b0      	adds	r2, #176	@ 0xb0
 800fa88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d01f      	beq.n	800fad0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fa96:	687a      	ldr	r2, [r7, #4]
 800fa98:	33b0      	adds	r3, #176	@ 0xb0
 800fa9a:	009b      	lsls	r3, r3, #2
 800fa9c:	4413      	add	r3, r2
 800fa9e:	685b      	ldr	r3, [r3, #4]
 800faa0:	685b      	ldr	r3, [r3, #4]
 800faa2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	32b0      	adds	r2, #176	@ 0xb0
 800faae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fab2:	4618      	mov	r0, r3
 800fab4:	f002 fb4e 	bl	8012154 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	32b0      	adds	r2, #176	@ 0xb0
 800fac2:	2100      	movs	r1, #0
 800fac4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	2200      	movs	r2, #0
 800facc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800fad0:	2300      	movs	r3, #0
}
 800fad2:	4618      	mov	r0, r3
 800fad4:	3708      	adds	r7, #8
 800fad6:	46bd      	mov	sp, r7
 800fad8:	bd80      	pop	{r7, pc}
 800fada:	bf00      	nop
 800fadc:	240000bf 	.word	0x240000bf
 800fae0:	240000c0 	.word	0x240000c0
 800fae4:	240000c1 	.word	0x240000c1

0800fae8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800fae8:	b580      	push	{r7, lr}
 800faea:	b086      	sub	sp, #24
 800faec:	af00      	add	r7, sp, #0
 800faee:	6078      	str	r0, [r7, #4]
 800faf0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	32b0      	adds	r2, #176	@ 0xb0
 800fafc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb00:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800fb02:	2300      	movs	r3, #0
 800fb04:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800fb06:	2300      	movs	r3, #0
 800fb08:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800fb0a:	2300      	movs	r3, #0
 800fb0c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800fb0e:	693b      	ldr	r3, [r7, #16]
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d101      	bne.n	800fb18 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800fb14:	2303      	movs	r3, #3
 800fb16:	e0bf      	b.n	800fc98 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fb18:	683b      	ldr	r3, [r7, #0]
 800fb1a:	781b      	ldrb	r3, [r3, #0]
 800fb1c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d050      	beq.n	800fbc6 <USBD_CDC_Setup+0xde>
 800fb24:	2b20      	cmp	r3, #32
 800fb26:	f040 80af 	bne.w	800fc88 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800fb2a:	683b      	ldr	r3, [r7, #0]
 800fb2c:	88db      	ldrh	r3, [r3, #6]
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d03a      	beq.n	800fba8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800fb32:	683b      	ldr	r3, [r7, #0]
 800fb34:	781b      	ldrb	r3, [r3, #0]
 800fb36:	b25b      	sxtb	r3, r3
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	da1b      	bge.n	800fb74 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fb42:	687a      	ldr	r2, [r7, #4]
 800fb44:	33b0      	adds	r3, #176	@ 0xb0
 800fb46:	009b      	lsls	r3, r3, #2
 800fb48:	4413      	add	r3, r2
 800fb4a:	685b      	ldr	r3, [r3, #4]
 800fb4c:	689b      	ldr	r3, [r3, #8]
 800fb4e:	683a      	ldr	r2, [r7, #0]
 800fb50:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800fb52:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fb54:	683a      	ldr	r2, [r7, #0]
 800fb56:	88d2      	ldrh	r2, [r2, #6]
 800fb58:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800fb5a:	683b      	ldr	r3, [r7, #0]
 800fb5c:	88db      	ldrh	r3, [r3, #6]
 800fb5e:	2b07      	cmp	r3, #7
 800fb60:	bf28      	it	cs
 800fb62:	2307      	movcs	r3, #7
 800fb64:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800fb66:	693b      	ldr	r3, [r7, #16]
 800fb68:	89fa      	ldrh	r2, [r7, #14]
 800fb6a:	4619      	mov	r1, r3
 800fb6c:	6878      	ldr	r0, [r7, #4]
 800fb6e:	f001 fd7d 	bl	801166c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800fb72:	e090      	b.n	800fc96 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800fb74:	683b      	ldr	r3, [r7, #0]
 800fb76:	785a      	ldrb	r2, [r3, #1]
 800fb78:	693b      	ldr	r3, [r7, #16]
 800fb7a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800fb7e:	683b      	ldr	r3, [r7, #0]
 800fb80:	88db      	ldrh	r3, [r3, #6]
 800fb82:	2b3f      	cmp	r3, #63	@ 0x3f
 800fb84:	d803      	bhi.n	800fb8e <USBD_CDC_Setup+0xa6>
 800fb86:	683b      	ldr	r3, [r7, #0]
 800fb88:	88db      	ldrh	r3, [r3, #6]
 800fb8a:	b2da      	uxtb	r2, r3
 800fb8c:	e000      	b.n	800fb90 <USBD_CDC_Setup+0xa8>
 800fb8e:	2240      	movs	r2, #64	@ 0x40
 800fb90:	693b      	ldr	r3, [r7, #16]
 800fb92:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800fb96:	6939      	ldr	r1, [r7, #16]
 800fb98:	693b      	ldr	r3, [r7, #16]
 800fb9a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800fb9e:	461a      	mov	r2, r3
 800fba0:	6878      	ldr	r0, [r7, #4]
 800fba2:	f001 fd8f 	bl	80116c4 <USBD_CtlPrepareRx>
      break;
 800fba6:	e076      	b.n	800fc96 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fbae:	687a      	ldr	r2, [r7, #4]
 800fbb0:	33b0      	adds	r3, #176	@ 0xb0
 800fbb2:	009b      	lsls	r3, r3, #2
 800fbb4:	4413      	add	r3, r2
 800fbb6:	685b      	ldr	r3, [r3, #4]
 800fbb8:	689b      	ldr	r3, [r3, #8]
 800fbba:	683a      	ldr	r2, [r7, #0]
 800fbbc:	7850      	ldrb	r0, [r2, #1]
 800fbbe:	2200      	movs	r2, #0
 800fbc0:	6839      	ldr	r1, [r7, #0]
 800fbc2:	4798      	blx	r3
      break;
 800fbc4:	e067      	b.n	800fc96 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800fbc6:	683b      	ldr	r3, [r7, #0]
 800fbc8:	785b      	ldrb	r3, [r3, #1]
 800fbca:	2b0b      	cmp	r3, #11
 800fbcc:	d851      	bhi.n	800fc72 <USBD_CDC_Setup+0x18a>
 800fbce:	a201      	add	r2, pc, #4	@ (adr r2, 800fbd4 <USBD_CDC_Setup+0xec>)
 800fbd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbd4:	0800fc05 	.word	0x0800fc05
 800fbd8:	0800fc81 	.word	0x0800fc81
 800fbdc:	0800fc73 	.word	0x0800fc73
 800fbe0:	0800fc73 	.word	0x0800fc73
 800fbe4:	0800fc73 	.word	0x0800fc73
 800fbe8:	0800fc73 	.word	0x0800fc73
 800fbec:	0800fc73 	.word	0x0800fc73
 800fbf0:	0800fc73 	.word	0x0800fc73
 800fbf4:	0800fc73 	.word	0x0800fc73
 800fbf8:	0800fc73 	.word	0x0800fc73
 800fbfc:	0800fc2f 	.word	0x0800fc2f
 800fc00:	0800fc59 	.word	0x0800fc59
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fc0a:	b2db      	uxtb	r3, r3
 800fc0c:	2b03      	cmp	r3, #3
 800fc0e:	d107      	bne.n	800fc20 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800fc10:	f107 030a 	add.w	r3, r7, #10
 800fc14:	2202      	movs	r2, #2
 800fc16:	4619      	mov	r1, r3
 800fc18:	6878      	ldr	r0, [r7, #4]
 800fc1a:	f001 fd27 	bl	801166c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fc1e:	e032      	b.n	800fc86 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800fc20:	6839      	ldr	r1, [r7, #0]
 800fc22:	6878      	ldr	r0, [r7, #4]
 800fc24:	f001 fca5 	bl	8011572 <USBD_CtlError>
            ret = USBD_FAIL;
 800fc28:	2303      	movs	r3, #3
 800fc2a:	75fb      	strb	r3, [r7, #23]
          break;
 800fc2c:	e02b      	b.n	800fc86 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fc34:	b2db      	uxtb	r3, r3
 800fc36:	2b03      	cmp	r3, #3
 800fc38:	d107      	bne.n	800fc4a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800fc3a:	f107 030d 	add.w	r3, r7, #13
 800fc3e:	2201      	movs	r2, #1
 800fc40:	4619      	mov	r1, r3
 800fc42:	6878      	ldr	r0, [r7, #4]
 800fc44:	f001 fd12 	bl	801166c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fc48:	e01d      	b.n	800fc86 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800fc4a:	6839      	ldr	r1, [r7, #0]
 800fc4c:	6878      	ldr	r0, [r7, #4]
 800fc4e:	f001 fc90 	bl	8011572 <USBD_CtlError>
            ret = USBD_FAIL;
 800fc52:	2303      	movs	r3, #3
 800fc54:	75fb      	strb	r3, [r7, #23]
          break;
 800fc56:	e016      	b.n	800fc86 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fc5e:	b2db      	uxtb	r3, r3
 800fc60:	2b03      	cmp	r3, #3
 800fc62:	d00f      	beq.n	800fc84 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800fc64:	6839      	ldr	r1, [r7, #0]
 800fc66:	6878      	ldr	r0, [r7, #4]
 800fc68:	f001 fc83 	bl	8011572 <USBD_CtlError>
            ret = USBD_FAIL;
 800fc6c:	2303      	movs	r3, #3
 800fc6e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800fc70:	e008      	b.n	800fc84 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800fc72:	6839      	ldr	r1, [r7, #0]
 800fc74:	6878      	ldr	r0, [r7, #4]
 800fc76:	f001 fc7c 	bl	8011572 <USBD_CtlError>
          ret = USBD_FAIL;
 800fc7a:	2303      	movs	r3, #3
 800fc7c:	75fb      	strb	r3, [r7, #23]
          break;
 800fc7e:	e002      	b.n	800fc86 <USBD_CDC_Setup+0x19e>
          break;
 800fc80:	bf00      	nop
 800fc82:	e008      	b.n	800fc96 <USBD_CDC_Setup+0x1ae>
          break;
 800fc84:	bf00      	nop
      }
      break;
 800fc86:	e006      	b.n	800fc96 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800fc88:	6839      	ldr	r1, [r7, #0]
 800fc8a:	6878      	ldr	r0, [r7, #4]
 800fc8c:	f001 fc71 	bl	8011572 <USBD_CtlError>
      ret = USBD_FAIL;
 800fc90:	2303      	movs	r3, #3
 800fc92:	75fb      	strb	r3, [r7, #23]
      break;
 800fc94:	bf00      	nop
  }

  return (uint8_t)ret;
 800fc96:	7dfb      	ldrb	r3, [r7, #23]
}
 800fc98:	4618      	mov	r0, r3
 800fc9a:	3718      	adds	r7, #24
 800fc9c:	46bd      	mov	sp, r7
 800fc9e:	bd80      	pop	{r7, pc}

0800fca0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fca0:	b580      	push	{r7, lr}
 800fca2:	b084      	sub	sp, #16
 800fca4:	af00      	add	r7, sp, #0
 800fca6:	6078      	str	r0, [r7, #4]
 800fca8:	460b      	mov	r3, r1
 800fcaa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fcb2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	32b0      	adds	r2, #176	@ 0xb0
 800fcbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d101      	bne.n	800fcca <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800fcc6:	2303      	movs	r3, #3
 800fcc8:	e065      	b.n	800fd96 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	32b0      	adds	r2, #176	@ 0xb0
 800fcd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fcd8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800fcda:	78fb      	ldrb	r3, [r7, #3]
 800fcdc:	f003 020f 	and.w	r2, r3, #15
 800fce0:	6879      	ldr	r1, [r7, #4]
 800fce2:	4613      	mov	r3, r2
 800fce4:	009b      	lsls	r3, r3, #2
 800fce6:	4413      	add	r3, r2
 800fce8:	009b      	lsls	r3, r3, #2
 800fcea:	440b      	add	r3, r1
 800fcec:	3318      	adds	r3, #24
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d02f      	beq.n	800fd54 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800fcf4:	78fb      	ldrb	r3, [r7, #3]
 800fcf6:	f003 020f 	and.w	r2, r3, #15
 800fcfa:	6879      	ldr	r1, [r7, #4]
 800fcfc:	4613      	mov	r3, r2
 800fcfe:	009b      	lsls	r3, r3, #2
 800fd00:	4413      	add	r3, r2
 800fd02:	009b      	lsls	r3, r3, #2
 800fd04:	440b      	add	r3, r1
 800fd06:	3318      	adds	r3, #24
 800fd08:	681a      	ldr	r2, [r3, #0]
 800fd0a:	78fb      	ldrb	r3, [r7, #3]
 800fd0c:	f003 010f 	and.w	r1, r3, #15
 800fd10:	68f8      	ldr	r0, [r7, #12]
 800fd12:	460b      	mov	r3, r1
 800fd14:	00db      	lsls	r3, r3, #3
 800fd16:	440b      	add	r3, r1
 800fd18:	009b      	lsls	r3, r3, #2
 800fd1a:	4403      	add	r3, r0
 800fd1c:	331c      	adds	r3, #28
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	fbb2 f1f3 	udiv	r1, r2, r3
 800fd24:	fb01 f303 	mul.w	r3, r1, r3
 800fd28:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d112      	bne.n	800fd54 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800fd2e:	78fb      	ldrb	r3, [r7, #3]
 800fd30:	f003 020f 	and.w	r2, r3, #15
 800fd34:	6879      	ldr	r1, [r7, #4]
 800fd36:	4613      	mov	r3, r2
 800fd38:	009b      	lsls	r3, r3, #2
 800fd3a:	4413      	add	r3, r2
 800fd3c:	009b      	lsls	r3, r3, #2
 800fd3e:	440b      	add	r3, r1
 800fd40:	3318      	adds	r3, #24
 800fd42:	2200      	movs	r2, #0
 800fd44:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800fd46:	78f9      	ldrb	r1, [r7, #3]
 800fd48:	2300      	movs	r3, #0
 800fd4a:	2200      	movs	r2, #0
 800fd4c:	6878      	ldr	r0, [r7, #4]
 800fd4e:	f002 f99e 	bl	801208e <USBD_LL_Transmit>
 800fd52:	e01f      	b.n	800fd94 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800fd54:	68bb      	ldr	r3, [r7, #8]
 800fd56:	2200      	movs	r2, #0
 800fd58:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fd62:	687a      	ldr	r2, [r7, #4]
 800fd64:	33b0      	adds	r3, #176	@ 0xb0
 800fd66:	009b      	lsls	r3, r3, #2
 800fd68:	4413      	add	r3, r2
 800fd6a:	685b      	ldr	r3, [r3, #4]
 800fd6c:	691b      	ldr	r3, [r3, #16]
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d010      	beq.n	800fd94 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fd78:	687a      	ldr	r2, [r7, #4]
 800fd7a:	33b0      	adds	r3, #176	@ 0xb0
 800fd7c:	009b      	lsls	r3, r3, #2
 800fd7e:	4413      	add	r3, r2
 800fd80:	685b      	ldr	r3, [r3, #4]
 800fd82:	691b      	ldr	r3, [r3, #16]
 800fd84:	68ba      	ldr	r2, [r7, #8]
 800fd86:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800fd8a:	68ba      	ldr	r2, [r7, #8]
 800fd8c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800fd90:	78fa      	ldrb	r2, [r7, #3]
 800fd92:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800fd94:	2300      	movs	r3, #0
}
 800fd96:	4618      	mov	r0, r3
 800fd98:	3710      	adds	r7, #16
 800fd9a:	46bd      	mov	sp, r7
 800fd9c:	bd80      	pop	{r7, pc}

0800fd9e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fd9e:	b580      	push	{r7, lr}
 800fda0:	b084      	sub	sp, #16
 800fda2:	af00      	add	r7, sp, #0
 800fda4:	6078      	str	r0, [r7, #4]
 800fda6:	460b      	mov	r3, r1
 800fda8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	32b0      	adds	r2, #176	@ 0xb0
 800fdb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fdb8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	32b0      	adds	r2, #176	@ 0xb0
 800fdc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d101      	bne.n	800fdd0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800fdcc:	2303      	movs	r3, #3
 800fdce:	e01a      	b.n	800fe06 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800fdd0:	78fb      	ldrb	r3, [r7, #3]
 800fdd2:	4619      	mov	r1, r3
 800fdd4:	6878      	ldr	r0, [r7, #4]
 800fdd6:	f002 f99c 	bl	8012112 <USBD_LL_GetRxDataSize>
 800fdda:	4602      	mov	r2, r0
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fde8:	687a      	ldr	r2, [r7, #4]
 800fdea:	33b0      	adds	r3, #176	@ 0xb0
 800fdec:	009b      	lsls	r3, r3, #2
 800fdee:	4413      	add	r3, r2
 800fdf0:	685b      	ldr	r3, [r3, #4]
 800fdf2:	68db      	ldr	r3, [r3, #12]
 800fdf4:	68fa      	ldr	r2, [r7, #12]
 800fdf6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800fdfa:	68fa      	ldr	r2, [r7, #12]
 800fdfc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800fe00:	4611      	mov	r1, r2
 800fe02:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800fe04:	2300      	movs	r3, #0
}
 800fe06:	4618      	mov	r0, r3
 800fe08:	3710      	adds	r7, #16
 800fe0a:	46bd      	mov	sp, r7
 800fe0c:	bd80      	pop	{r7, pc}

0800fe0e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800fe0e:	b580      	push	{r7, lr}
 800fe10:	b084      	sub	sp, #16
 800fe12:	af00      	add	r7, sp, #0
 800fe14:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	32b0      	adds	r2, #176	@ 0xb0
 800fe20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe24:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d101      	bne.n	800fe30 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800fe2c:	2303      	movs	r3, #3
 800fe2e:	e024      	b.n	800fe7a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fe36:	687a      	ldr	r2, [r7, #4]
 800fe38:	33b0      	adds	r3, #176	@ 0xb0
 800fe3a:	009b      	lsls	r3, r3, #2
 800fe3c:	4413      	add	r3, r2
 800fe3e:	685b      	ldr	r3, [r3, #4]
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d019      	beq.n	800fe78 <USBD_CDC_EP0_RxReady+0x6a>
 800fe44:	68fb      	ldr	r3, [r7, #12]
 800fe46:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800fe4a:	2bff      	cmp	r3, #255	@ 0xff
 800fe4c:	d014      	beq.n	800fe78 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fe54:	687a      	ldr	r2, [r7, #4]
 800fe56:	33b0      	adds	r3, #176	@ 0xb0
 800fe58:	009b      	lsls	r3, r3, #2
 800fe5a:	4413      	add	r3, r2
 800fe5c:	685b      	ldr	r3, [r3, #4]
 800fe5e:	689b      	ldr	r3, [r3, #8]
 800fe60:	68fa      	ldr	r2, [r7, #12]
 800fe62:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800fe66:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800fe68:	68fa      	ldr	r2, [r7, #12]
 800fe6a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800fe6e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800fe70:	68fb      	ldr	r3, [r7, #12]
 800fe72:	22ff      	movs	r2, #255	@ 0xff
 800fe74:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800fe78:	2300      	movs	r3, #0
}
 800fe7a:	4618      	mov	r0, r3
 800fe7c:	3710      	adds	r7, #16
 800fe7e:	46bd      	mov	sp, r7
 800fe80:	bd80      	pop	{r7, pc}
	...

0800fe84 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800fe84:	b580      	push	{r7, lr}
 800fe86:	b086      	sub	sp, #24
 800fe88:	af00      	add	r7, sp, #0
 800fe8a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800fe8c:	2182      	movs	r1, #130	@ 0x82
 800fe8e:	4818      	ldr	r0, [pc, #96]	@ (800fef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800fe90:	f000 fd0f 	bl	80108b2 <USBD_GetEpDesc>
 800fe94:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800fe96:	2101      	movs	r1, #1
 800fe98:	4815      	ldr	r0, [pc, #84]	@ (800fef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800fe9a:	f000 fd0a 	bl	80108b2 <USBD_GetEpDesc>
 800fe9e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800fea0:	2181      	movs	r1, #129	@ 0x81
 800fea2:	4813      	ldr	r0, [pc, #76]	@ (800fef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800fea4:	f000 fd05 	bl	80108b2 <USBD_GetEpDesc>
 800fea8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800feaa:	697b      	ldr	r3, [r7, #20]
 800feac:	2b00      	cmp	r3, #0
 800feae:	d002      	beq.n	800feb6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800feb0:	697b      	ldr	r3, [r7, #20]
 800feb2:	2210      	movs	r2, #16
 800feb4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800feb6:	693b      	ldr	r3, [r7, #16]
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d006      	beq.n	800feca <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800febc:	693b      	ldr	r3, [r7, #16]
 800febe:	2200      	movs	r2, #0
 800fec0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fec4:	711a      	strb	r2, [r3, #4]
 800fec6:	2200      	movs	r2, #0
 800fec8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800feca:	68fb      	ldr	r3, [r7, #12]
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d006      	beq.n	800fede <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800fed0:	68fb      	ldr	r3, [r7, #12]
 800fed2:	2200      	movs	r2, #0
 800fed4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fed8:	711a      	strb	r2, [r3, #4]
 800feda:	2200      	movs	r2, #0
 800fedc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	2243      	movs	r2, #67	@ 0x43
 800fee2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800fee4:	4b02      	ldr	r3, [pc, #8]	@ (800fef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800fee6:	4618      	mov	r0, r3
 800fee8:	3718      	adds	r7, #24
 800feea:	46bd      	mov	sp, r7
 800feec:	bd80      	pop	{r7, pc}
 800feee:	bf00      	nop
 800fef0:	2400007c 	.word	0x2400007c

0800fef4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800fef4:	b580      	push	{r7, lr}
 800fef6:	b086      	sub	sp, #24
 800fef8:	af00      	add	r7, sp, #0
 800fefa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800fefc:	2182      	movs	r1, #130	@ 0x82
 800fefe:	4818      	ldr	r0, [pc, #96]	@ (800ff60 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ff00:	f000 fcd7 	bl	80108b2 <USBD_GetEpDesc>
 800ff04:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ff06:	2101      	movs	r1, #1
 800ff08:	4815      	ldr	r0, [pc, #84]	@ (800ff60 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ff0a:	f000 fcd2 	bl	80108b2 <USBD_GetEpDesc>
 800ff0e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ff10:	2181      	movs	r1, #129	@ 0x81
 800ff12:	4813      	ldr	r0, [pc, #76]	@ (800ff60 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ff14:	f000 fccd 	bl	80108b2 <USBD_GetEpDesc>
 800ff18:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ff1a:	697b      	ldr	r3, [r7, #20]
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	d002      	beq.n	800ff26 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800ff20:	697b      	ldr	r3, [r7, #20]
 800ff22:	2210      	movs	r2, #16
 800ff24:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ff26:	693b      	ldr	r3, [r7, #16]
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d006      	beq.n	800ff3a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800ff2c:	693b      	ldr	r3, [r7, #16]
 800ff2e:	2200      	movs	r2, #0
 800ff30:	711a      	strb	r2, [r3, #4]
 800ff32:	2200      	movs	r2, #0
 800ff34:	f042 0202 	orr.w	r2, r2, #2
 800ff38:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d006      	beq.n	800ff4e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	2200      	movs	r2, #0
 800ff44:	711a      	strb	r2, [r3, #4]
 800ff46:	2200      	movs	r2, #0
 800ff48:	f042 0202 	orr.w	r2, r2, #2
 800ff4c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	2243      	movs	r2, #67	@ 0x43
 800ff52:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ff54:	4b02      	ldr	r3, [pc, #8]	@ (800ff60 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800ff56:	4618      	mov	r0, r3
 800ff58:	3718      	adds	r7, #24
 800ff5a:	46bd      	mov	sp, r7
 800ff5c:	bd80      	pop	{r7, pc}
 800ff5e:	bf00      	nop
 800ff60:	2400007c 	.word	0x2400007c

0800ff64 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ff64:	b580      	push	{r7, lr}
 800ff66:	b086      	sub	sp, #24
 800ff68:	af00      	add	r7, sp, #0
 800ff6a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ff6c:	2182      	movs	r1, #130	@ 0x82
 800ff6e:	4818      	ldr	r0, [pc, #96]	@ (800ffd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ff70:	f000 fc9f 	bl	80108b2 <USBD_GetEpDesc>
 800ff74:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ff76:	2101      	movs	r1, #1
 800ff78:	4815      	ldr	r0, [pc, #84]	@ (800ffd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ff7a:	f000 fc9a 	bl	80108b2 <USBD_GetEpDesc>
 800ff7e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ff80:	2181      	movs	r1, #129	@ 0x81
 800ff82:	4813      	ldr	r0, [pc, #76]	@ (800ffd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ff84:	f000 fc95 	bl	80108b2 <USBD_GetEpDesc>
 800ff88:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ff8a:	697b      	ldr	r3, [r7, #20]
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d002      	beq.n	800ff96 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ff90:	697b      	ldr	r3, [r7, #20]
 800ff92:	2210      	movs	r2, #16
 800ff94:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ff96:	693b      	ldr	r3, [r7, #16]
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	d006      	beq.n	800ffaa <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ff9c:	693b      	ldr	r3, [r7, #16]
 800ff9e:	2200      	movs	r2, #0
 800ffa0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ffa4:	711a      	strb	r2, [r3, #4]
 800ffa6:	2200      	movs	r2, #0
 800ffa8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ffaa:	68fb      	ldr	r3, [r7, #12]
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d006      	beq.n	800ffbe <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	2200      	movs	r2, #0
 800ffb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ffb8:	711a      	strb	r2, [r3, #4]
 800ffba:	2200      	movs	r2, #0
 800ffbc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	2243      	movs	r2, #67	@ 0x43
 800ffc2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ffc4:	4b02      	ldr	r3, [pc, #8]	@ (800ffd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800ffc6:	4618      	mov	r0, r3
 800ffc8:	3718      	adds	r7, #24
 800ffca:	46bd      	mov	sp, r7
 800ffcc:	bd80      	pop	{r7, pc}
 800ffce:	bf00      	nop
 800ffd0:	2400007c 	.word	0x2400007c

0800ffd4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ffd4:	b480      	push	{r7}
 800ffd6:	b083      	sub	sp, #12
 800ffd8:	af00      	add	r7, sp, #0
 800ffda:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	220a      	movs	r2, #10
 800ffe0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ffe2:	4b03      	ldr	r3, [pc, #12]	@ (800fff0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ffe4:	4618      	mov	r0, r3
 800ffe6:	370c      	adds	r7, #12
 800ffe8:	46bd      	mov	sp, r7
 800ffea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffee:	4770      	bx	lr
 800fff0:	24000038 	.word	0x24000038

0800fff4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800fff4:	b480      	push	{r7}
 800fff6:	b083      	sub	sp, #12
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	6078      	str	r0, [r7, #4]
 800fffc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800fffe:	683b      	ldr	r3, [r7, #0]
 8010000:	2b00      	cmp	r3, #0
 8010002:	d101      	bne.n	8010008 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8010004:	2303      	movs	r3, #3
 8010006:	e009      	b.n	801001c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801000e:	687a      	ldr	r2, [r7, #4]
 8010010:	33b0      	adds	r3, #176	@ 0xb0
 8010012:	009b      	lsls	r3, r3, #2
 8010014:	4413      	add	r3, r2
 8010016:	683a      	ldr	r2, [r7, #0]
 8010018:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801001a:	2300      	movs	r3, #0
}
 801001c:	4618      	mov	r0, r3
 801001e:	370c      	adds	r7, #12
 8010020:	46bd      	mov	sp, r7
 8010022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010026:	4770      	bx	lr

08010028 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8010028:	b480      	push	{r7}
 801002a:	b087      	sub	sp, #28
 801002c:	af00      	add	r7, sp, #0
 801002e:	60f8      	str	r0, [r7, #12]
 8010030:	60b9      	str	r1, [r7, #8]
 8010032:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	32b0      	adds	r2, #176	@ 0xb0
 801003e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010042:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8010044:	697b      	ldr	r3, [r7, #20]
 8010046:	2b00      	cmp	r3, #0
 8010048:	d101      	bne.n	801004e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801004a:	2303      	movs	r3, #3
 801004c:	e008      	b.n	8010060 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 801004e:	697b      	ldr	r3, [r7, #20]
 8010050:	68ba      	ldr	r2, [r7, #8]
 8010052:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8010056:	697b      	ldr	r3, [r7, #20]
 8010058:	687a      	ldr	r2, [r7, #4]
 801005a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 801005e:	2300      	movs	r3, #0
}
 8010060:	4618      	mov	r0, r3
 8010062:	371c      	adds	r7, #28
 8010064:	46bd      	mov	sp, r7
 8010066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801006a:	4770      	bx	lr

0801006c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 801006c:	b480      	push	{r7}
 801006e:	b085      	sub	sp, #20
 8010070:	af00      	add	r7, sp, #0
 8010072:	6078      	str	r0, [r7, #4]
 8010074:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	32b0      	adds	r2, #176	@ 0xb0
 8010080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010084:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	2b00      	cmp	r3, #0
 801008a:	d101      	bne.n	8010090 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 801008c:	2303      	movs	r3, #3
 801008e:	e004      	b.n	801009a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	683a      	ldr	r2, [r7, #0]
 8010094:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8010098:	2300      	movs	r3, #0
}
 801009a:	4618      	mov	r0, r3
 801009c:	3714      	adds	r7, #20
 801009e:	46bd      	mov	sp, r7
 80100a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100a4:	4770      	bx	lr
	...

080100a8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80100a8:	b580      	push	{r7, lr}
 80100aa:	b084      	sub	sp, #16
 80100ac:	af00      	add	r7, sp, #0
 80100ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	32b0      	adds	r2, #176	@ 0xb0
 80100ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80100be:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	32b0      	adds	r2, #176	@ 0xb0
 80100ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d101      	bne.n	80100d6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80100d2:	2303      	movs	r3, #3
 80100d4:	e018      	b.n	8010108 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	7c1b      	ldrb	r3, [r3, #16]
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d10a      	bne.n	80100f4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80100de:	4b0c      	ldr	r3, [pc, #48]	@ (8010110 <USBD_CDC_ReceivePacket+0x68>)
 80100e0:	7819      	ldrb	r1, [r3, #0]
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80100e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80100ec:	6878      	ldr	r0, [r7, #4]
 80100ee:	f001 ffef 	bl	80120d0 <USBD_LL_PrepareReceive>
 80100f2:	e008      	b.n	8010106 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80100f4:	4b06      	ldr	r3, [pc, #24]	@ (8010110 <USBD_CDC_ReceivePacket+0x68>)
 80100f6:	7819      	ldrb	r1, [r3, #0]
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80100fe:	2340      	movs	r3, #64	@ 0x40
 8010100:	6878      	ldr	r0, [r7, #4]
 8010102:	f001 ffe5 	bl	80120d0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8010106:	2300      	movs	r3, #0
}
 8010108:	4618      	mov	r0, r3
 801010a:	3710      	adds	r7, #16
 801010c:	46bd      	mov	sp, r7
 801010e:	bd80      	pop	{r7, pc}
 8010110:	240000c0 	.word	0x240000c0

08010114 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8010114:	b580      	push	{r7, lr}
 8010116:	b086      	sub	sp, #24
 8010118:	af00      	add	r7, sp, #0
 801011a:	60f8      	str	r0, [r7, #12]
 801011c:	60b9      	str	r1, [r7, #8]
 801011e:	4613      	mov	r3, r2
 8010120:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	2b00      	cmp	r3, #0
 8010126:	d101      	bne.n	801012c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8010128:	2303      	movs	r3, #3
 801012a:	e01f      	b.n	801016c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801012c:	68fb      	ldr	r3, [r7, #12]
 801012e:	2200      	movs	r2, #0
 8010130:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8010134:	68fb      	ldr	r3, [r7, #12]
 8010136:	2200      	movs	r2, #0
 8010138:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801013c:	68fb      	ldr	r3, [r7, #12]
 801013e:	2200      	movs	r2, #0
 8010140:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8010144:	68bb      	ldr	r3, [r7, #8]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d003      	beq.n	8010152 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	68ba      	ldr	r2, [r7, #8]
 801014e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010152:	68fb      	ldr	r3, [r7, #12]
 8010154:	2201      	movs	r2, #1
 8010156:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	79fa      	ldrb	r2, [r7, #7]
 801015e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010160:	68f8      	ldr	r0, [r7, #12]
 8010162:	f001 fe5b 	bl	8011e1c <USBD_LL_Init>
 8010166:	4603      	mov	r3, r0
 8010168:	75fb      	strb	r3, [r7, #23]

  return ret;
 801016a:	7dfb      	ldrb	r3, [r7, #23]
}
 801016c:	4618      	mov	r0, r3
 801016e:	3718      	adds	r7, #24
 8010170:	46bd      	mov	sp, r7
 8010172:	bd80      	pop	{r7, pc}

08010174 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8010174:	b580      	push	{r7, lr}
 8010176:	b084      	sub	sp, #16
 8010178:	af00      	add	r7, sp, #0
 801017a:	6078      	str	r0, [r7, #4]
 801017c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801017e:	2300      	movs	r3, #0
 8010180:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8010182:	683b      	ldr	r3, [r7, #0]
 8010184:	2b00      	cmp	r3, #0
 8010186:	d101      	bne.n	801018c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8010188:	2303      	movs	r3, #3
 801018a:	e025      	b.n	80101d8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	683a      	ldr	r2, [r7, #0]
 8010190:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	32ae      	adds	r2, #174	@ 0xae
 801019e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80101a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d00f      	beq.n	80101c8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	32ae      	adds	r2, #174	@ 0xae
 80101b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80101b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80101b8:	f107 020e 	add.w	r2, r7, #14
 80101bc:	4610      	mov	r0, r2
 80101be:	4798      	blx	r3
 80101c0:	4602      	mov	r2, r0
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80101ce:	1c5a      	adds	r2, r3, #1
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80101d6:	2300      	movs	r3, #0
}
 80101d8:	4618      	mov	r0, r3
 80101da:	3710      	adds	r7, #16
 80101dc:	46bd      	mov	sp, r7
 80101de:	bd80      	pop	{r7, pc}

080101e0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80101e0:	b580      	push	{r7, lr}
 80101e2:	b082      	sub	sp, #8
 80101e4:	af00      	add	r7, sp, #0
 80101e6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80101e8:	6878      	ldr	r0, [r7, #4]
 80101ea:	f001 fe67 	bl	8011ebc <USBD_LL_Start>
 80101ee:	4603      	mov	r3, r0
}
 80101f0:	4618      	mov	r0, r3
 80101f2:	3708      	adds	r7, #8
 80101f4:	46bd      	mov	sp, r7
 80101f6:	bd80      	pop	{r7, pc}

080101f8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80101f8:	b480      	push	{r7}
 80101fa:	b083      	sub	sp, #12
 80101fc:	af00      	add	r7, sp, #0
 80101fe:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8010200:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8010202:	4618      	mov	r0, r3
 8010204:	370c      	adds	r7, #12
 8010206:	46bd      	mov	sp, r7
 8010208:	f85d 7b04 	ldr.w	r7, [sp], #4
 801020c:	4770      	bx	lr

0801020e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801020e:	b580      	push	{r7, lr}
 8010210:	b084      	sub	sp, #16
 8010212:	af00      	add	r7, sp, #0
 8010214:	6078      	str	r0, [r7, #4]
 8010216:	460b      	mov	r3, r1
 8010218:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801021a:	2300      	movs	r3, #0
 801021c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010224:	2b00      	cmp	r3, #0
 8010226:	d009      	beq.n	801023c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	78fa      	ldrb	r2, [r7, #3]
 8010232:	4611      	mov	r1, r2
 8010234:	6878      	ldr	r0, [r7, #4]
 8010236:	4798      	blx	r3
 8010238:	4603      	mov	r3, r0
 801023a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801023c:	7bfb      	ldrb	r3, [r7, #15]
}
 801023e:	4618      	mov	r0, r3
 8010240:	3710      	adds	r7, #16
 8010242:	46bd      	mov	sp, r7
 8010244:	bd80      	pop	{r7, pc}

08010246 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010246:	b580      	push	{r7, lr}
 8010248:	b084      	sub	sp, #16
 801024a:	af00      	add	r7, sp, #0
 801024c:	6078      	str	r0, [r7, #4]
 801024e:	460b      	mov	r3, r1
 8010250:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8010252:	2300      	movs	r3, #0
 8010254:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801025c:	685b      	ldr	r3, [r3, #4]
 801025e:	78fa      	ldrb	r2, [r7, #3]
 8010260:	4611      	mov	r1, r2
 8010262:	6878      	ldr	r0, [r7, #4]
 8010264:	4798      	blx	r3
 8010266:	4603      	mov	r3, r0
 8010268:	2b00      	cmp	r3, #0
 801026a:	d001      	beq.n	8010270 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 801026c:	2303      	movs	r3, #3
 801026e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010270:	7bfb      	ldrb	r3, [r7, #15]
}
 8010272:	4618      	mov	r0, r3
 8010274:	3710      	adds	r7, #16
 8010276:	46bd      	mov	sp, r7
 8010278:	bd80      	pop	{r7, pc}

0801027a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801027a:	b580      	push	{r7, lr}
 801027c:	b084      	sub	sp, #16
 801027e:	af00      	add	r7, sp, #0
 8010280:	6078      	str	r0, [r7, #4]
 8010282:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801028a:	6839      	ldr	r1, [r7, #0]
 801028c:	4618      	mov	r0, r3
 801028e:	f001 f936 	bl	80114fe <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	2201      	movs	r2, #1
 8010296:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80102a0:	461a      	mov	r2, r3
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80102ae:	f003 031f 	and.w	r3, r3, #31
 80102b2:	2b02      	cmp	r3, #2
 80102b4:	d01a      	beq.n	80102ec <USBD_LL_SetupStage+0x72>
 80102b6:	2b02      	cmp	r3, #2
 80102b8:	d822      	bhi.n	8010300 <USBD_LL_SetupStage+0x86>
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d002      	beq.n	80102c4 <USBD_LL_SetupStage+0x4a>
 80102be:	2b01      	cmp	r3, #1
 80102c0:	d00a      	beq.n	80102d8 <USBD_LL_SetupStage+0x5e>
 80102c2:	e01d      	b.n	8010300 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80102ca:	4619      	mov	r1, r3
 80102cc:	6878      	ldr	r0, [r7, #4]
 80102ce:	f000 fb63 	bl	8010998 <USBD_StdDevReq>
 80102d2:	4603      	mov	r3, r0
 80102d4:	73fb      	strb	r3, [r7, #15]
      break;
 80102d6:	e020      	b.n	801031a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80102de:	4619      	mov	r1, r3
 80102e0:	6878      	ldr	r0, [r7, #4]
 80102e2:	f000 fbcb 	bl	8010a7c <USBD_StdItfReq>
 80102e6:	4603      	mov	r3, r0
 80102e8:	73fb      	strb	r3, [r7, #15]
      break;
 80102ea:	e016      	b.n	801031a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80102f2:	4619      	mov	r1, r3
 80102f4:	6878      	ldr	r0, [r7, #4]
 80102f6:	f000 fc2d 	bl	8010b54 <USBD_StdEPReq>
 80102fa:	4603      	mov	r3, r0
 80102fc:	73fb      	strb	r3, [r7, #15]
      break;
 80102fe:	e00c      	b.n	801031a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010306:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801030a:	b2db      	uxtb	r3, r3
 801030c:	4619      	mov	r1, r3
 801030e:	6878      	ldr	r0, [r7, #4]
 8010310:	f001 fe34 	bl	8011f7c <USBD_LL_StallEP>
 8010314:	4603      	mov	r3, r0
 8010316:	73fb      	strb	r3, [r7, #15]
      break;
 8010318:	bf00      	nop
  }

  return ret;
 801031a:	7bfb      	ldrb	r3, [r7, #15]
}
 801031c:	4618      	mov	r0, r3
 801031e:	3710      	adds	r7, #16
 8010320:	46bd      	mov	sp, r7
 8010322:	bd80      	pop	{r7, pc}

08010324 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010324:	b580      	push	{r7, lr}
 8010326:	b086      	sub	sp, #24
 8010328:	af00      	add	r7, sp, #0
 801032a:	60f8      	str	r0, [r7, #12]
 801032c:	460b      	mov	r3, r1
 801032e:	607a      	str	r2, [r7, #4]
 8010330:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8010332:	2300      	movs	r3, #0
 8010334:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8010336:	7afb      	ldrb	r3, [r7, #11]
 8010338:	2b00      	cmp	r3, #0
 801033a:	d16e      	bne.n	801041a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 801033c:	68fb      	ldr	r3, [r7, #12]
 801033e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8010342:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801034a:	2b03      	cmp	r3, #3
 801034c:	f040 8098 	bne.w	8010480 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8010350:	693b      	ldr	r3, [r7, #16]
 8010352:	689a      	ldr	r2, [r3, #8]
 8010354:	693b      	ldr	r3, [r7, #16]
 8010356:	68db      	ldr	r3, [r3, #12]
 8010358:	429a      	cmp	r2, r3
 801035a:	d913      	bls.n	8010384 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 801035c:	693b      	ldr	r3, [r7, #16]
 801035e:	689a      	ldr	r2, [r3, #8]
 8010360:	693b      	ldr	r3, [r7, #16]
 8010362:	68db      	ldr	r3, [r3, #12]
 8010364:	1ad2      	subs	r2, r2, r3
 8010366:	693b      	ldr	r3, [r7, #16]
 8010368:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801036a:	693b      	ldr	r3, [r7, #16]
 801036c:	68da      	ldr	r2, [r3, #12]
 801036e:	693b      	ldr	r3, [r7, #16]
 8010370:	689b      	ldr	r3, [r3, #8]
 8010372:	4293      	cmp	r3, r2
 8010374:	bf28      	it	cs
 8010376:	4613      	movcs	r3, r2
 8010378:	461a      	mov	r2, r3
 801037a:	6879      	ldr	r1, [r7, #4]
 801037c:	68f8      	ldr	r0, [r7, #12]
 801037e:	f001 f9be 	bl	80116fe <USBD_CtlContinueRx>
 8010382:	e07d      	b.n	8010480 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8010384:	68fb      	ldr	r3, [r7, #12]
 8010386:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801038a:	f003 031f 	and.w	r3, r3, #31
 801038e:	2b02      	cmp	r3, #2
 8010390:	d014      	beq.n	80103bc <USBD_LL_DataOutStage+0x98>
 8010392:	2b02      	cmp	r3, #2
 8010394:	d81d      	bhi.n	80103d2 <USBD_LL_DataOutStage+0xae>
 8010396:	2b00      	cmp	r3, #0
 8010398:	d002      	beq.n	80103a0 <USBD_LL_DataOutStage+0x7c>
 801039a:	2b01      	cmp	r3, #1
 801039c:	d003      	beq.n	80103a6 <USBD_LL_DataOutStage+0x82>
 801039e:	e018      	b.n	80103d2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80103a0:	2300      	movs	r3, #0
 80103a2:	75bb      	strb	r3, [r7, #22]
            break;
 80103a4:	e018      	b.n	80103d8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80103a6:	68fb      	ldr	r3, [r7, #12]
 80103a8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80103ac:	b2db      	uxtb	r3, r3
 80103ae:	4619      	mov	r1, r3
 80103b0:	68f8      	ldr	r0, [r7, #12]
 80103b2:	f000 fa64 	bl	801087e <USBD_CoreFindIF>
 80103b6:	4603      	mov	r3, r0
 80103b8:	75bb      	strb	r3, [r7, #22]
            break;
 80103ba:	e00d      	b.n	80103d8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80103bc:	68fb      	ldr	r3, [r7, #12]
 80103be:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80103c2:	b2db      	uxtb	r3, r3
 80103c4:	4619      	mov	r1, r3
 80103c6:	68f8      	ldr	r0, [r7, #12]
 80103c8:	f000 fa66 	bl	8010898 <USBD_CoreFindEP>
 80103cc:	4603      	mov	r3, r0
 80103ce:	75bb      	strb	r3, [r7, #22]
            break;
 80103d0:	e002      	b.n	80103d8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80103d2:	2300      	movs	r3, #0
 80103d4:	75bb      	strb	r3, [r7, #22]
            break;
 80103d6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80103d8:	7dbb      	ldrb	r3, [r7, #22]
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d119      	bne.n	8010412 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80103e4:	b2db      	uxtb	r3, r3
 80103e6:	2b03      	cmp	r3, #3
 80103e8:	d113      	bne.n	8010412 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80103ea:	7dba      	ldrb	r2, [r7, #22]
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	32ae      	adds	r2, #174	@ 0xae
 80103f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80103f4:	691b      	ldr	r3, [r3, #16]
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d00b      	beq.n	8010412 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80103fa:	7dba      	ldrb	r2, [r7, #22]
 80103fc:	68fb      	ldr	r3, [r7, #12]
 80103fe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8010402:	7dba      	ldrb	r2, [r7, #22]
 8010404:	68fb      	ldr	r3, [r7, #12]
 8010406:	32ae      	adds	r2, #174	@ 0xae
 8010408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801040c:	691b      	ldr	r3, [r3, #16]
 801040e:	68f8      	ldr	r0, [r7, #12]
 8010410:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8010412:	68f8      	ldr	r0, [r7, #12]
 8010414:	f001 f984 	bl	8011720 <USBD_CtlSendStatus>
 8010418:	e032      	b.n	8010480 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801041a:	7afb      	ldrb	r3, [r7, #11]
 801041c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010420:	b2db      	uxtb	r3, r3
 8010422:	4619      	mov	r1, r3
 8010424:	68f8      	ldr	r0, [r7, #12]
 8010426:	f000 fa37 	bl	8010898 <USBD_CoreFindEP>
 801042a:	4603      	mov	r3, r0
 801042c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801042e:	7dbb      	ldrb	r3, [r7, #22]
 8010430:	2bff      	cmp	r3, #255	@ 0xff
 8010432:	d025      	beq.n	8010480 <USBD_LL_DataOutStage+0x15c>
 8010434:	7dbb      	ldrb	r3, [r7, #22]
 8010436:	2b00      	cmp	r3, #0
 8010438:	d122      	bne.n	8010480 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801043a:	68fb      	ldr	r3, [r7, #12]
 801043c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010440:	b2db      	uxtb	r3, r3
 8010442:	2b03      	cmp	r3, #3
 8010444:	d117      	bne.n	8010476 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8010446:	7dba      	ldrb	r2, [r7, #22]
 8010448:	68fb      	ldr	r3, [r7, #12]
 801044a:	32ae      	adds	r2, #174	@ 0xae
 801044c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010450:	699b      	ldr	r3, [r3, #24]
 8010452:	2b00      	cmp	r3, #0
 8010454:	d00f      	beq.n	8010476 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8010456:	7dba      	ldrb	r2, [r7, #22]
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801045e:	7dba      	ldrb	r2, [r7, #22]
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	32ae      	adds	r2, #174	@ 0xae
 8010464:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010468:	699b      	ldr	r3, [r3, #24]
 801046a:	7afa      	ldrb	r2, [r7, #11]
 801046c:	4611      	mov	r1, r2
 801046e:	68f8      	ldr	r0, [r7, #12]
 8010470:	4798      	blx	r3
 8010472:	4603      	mov	r3, r0
 8010474:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8010476:	7dfb      	ldrb	r3, [r7, #23]
 8010478:	2b00      	cmp	r3, #0
 801047a:	d001      	beq.n	8010480 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 801047c:	7dfb      	ldrb	r3, [r7, #23]
 801047e:	e000      	b.n	8010482 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8010480:	2300      	movs	r3, #0
}
 8010482:	4618      	mov	r0, r3
 8010484:	3718      	adds	r7, #24
 8010486:	46bd      	mov	sp, r7
 8010488:	bd80      	pop	{r7, pc}

0801048a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801048a:	b580      	push	{r7, lr}
 801048c:	b086      	sub	sp, #24
 801048e:	af00      	add	r7, sp, #0
 8010490:	60f8      	str	r0, [r7, #12]
 8010492:	460b      	mov	r3, r1
 8010494:	607a      	str	r2, [r7, #4]
 8010496:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8010498:	7afb      	ldrb	r3, [r7, #11]
 801049a:	2b00      	cmp	r3, #0
 801049c:	d16f      	bne.n	801057e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	3314      	adds	r3, #20
 80104a2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80104aa:	2b02      	cmp	r3, #2
 80104ac:	d15a      	bne.n	8010564 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80104ae:	693b      	ldr	r3, [r7, #16]
 80104b0:	689a      	ldr	r2, [r3, #8]
 80104b2:	693b      	ldr	r3, [r7, #16]
 80104b4:	68db      	ldr	r3, [r3, #12]
 80104b6:	429a      	cmp	r2, r3
 80104b8:	d914      	bls.n	80104e4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80104ba:	693b      	ldr	r3, [r7, #16]
 80104bc:	689a      	ldr	r2, [r3, #8]
 80104be:	693b      	ldr	r3, [r7, #16]
 80104c0:	68db      	ldr	r3, [r3, #12]
 80104c2:	1ad2      	subs	r2, r2, r3
 80104c4:	693b      	ldr	r3, [r7, #16]
 80104c6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80104c8:	693b      	ldr	r3, [r7, #16]
 80104ca:	689b      	ldr	r3, [r3, #8]
 80104cc:	461a      	mov	r2, r3
 80104ce:	6879      	ldr	r1, [r7, #4]
 80104d0:	68f8      	ldr	r0, [r7, #12]
 80104d2:	f001 f8e6 	bl	80116a2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80104d6:	2300      	movs	r3, #0
 80104d8:	2200      	movs	r2, #0
 80104da:	2100      	movs	r1, #0
 80104dc:	68f8      	ldr	r0, [r7, #12]
 80104de:	f001 fdf7 	bl	80120d0 <USBD_LL_PrepareReceive>
 80104e2:	e03f      	b.n	8010564 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80104e4:	693b      	ldr	r3, [r7, #16]
 80104e6:	68da      	ldr	r2, [r3, #12]
 80104e8:	693b      	ldr	r3, [r7, #16]
 80104ea:	689b      	ldr	r3, [r3, #8]
 80104ec:	429a      	cmp	r2, r3
 80104ee:	d11c      	bne.n	801052a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80104f0:	693b      	ldr	r3, [r7, #16]
 80104f2:	685a      	ldr	r2, [r3, #4]
 80104f4:	693b      	ldr	r3, [r7, #16]
 80104f6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80104f8:	429a      	cmp	r2, r3
 80104fa:	d316      	bcc.n	801052a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80104fc:	693b      	ldr	r3, [r7, #16]
 80104fe:	685a      	ldr	r2, [r3, #4]
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8010506:	429a      	cmp	r2, r3
 8010508:	d20f      	bcs.n	801052a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801050a:	2200      	movs	r2, #0
 801050c:	2100      	movs	r1, #0
 801050e:	68f8      	ldr	r0, [r7, #12]
 8010510:	f001 f8c7 	bl	80116a2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	2200      	movs	r2, #0
 8010518:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801051c:	2300      	movs	r3, #0
 801051e:	2200      	movs	r2, #0
 8010520:	2100      	movs	r1, #0
 8010522:	68f8      	ldr	r0, [r7, #12]
 8010524:	f001 fdd4 	bl	80120d0 <USBD_LL_PrepareReceive>
 8010528:	e01c      	b.n	8010564 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801052a:	68fb      	ldr	r3, [r7, #12]
 801052c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010530:	b2db      	uxtb	r3, r3
 8010532:	2b03      	cmp	r3, #3
 8010534:	d10f      	bne.n	8010556 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8010536:	68fb      	ldr	r3, [r7, #12]
 8010538:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801053c:	68db      	ldr	r3, [r3, #12]
 801053e:	2b00      	cmp	r3, #0
 8010540:	d009      	beq.n	8010556 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8010542:	68fb      	ldr	r3, [r7, #12]
 8010544:	2200      	movs	r2, #0
 8010546:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801054a:	68fb      	ldr	r3, [r7, #12]
 801054c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010550:	68db      	ldr	r3, [r3, #12]
 8010552:	68f8      	ldr	r0, [r7, #12]
 8010554:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010556:	2180      	movs	r1, #128	@ 0x80
 8010558:	68f8      	ldr	r0, [r7, #12]
 801055a:	f001 fd0f 	bl	8011f7c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801055e:	68f8      	ldr	r0, [r7, #12]
 8010560:	f001 f8f1 	bl	8011746 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8010564:	68fb      	ldr	r3, [r7, #12]
 8010566:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 801056a:	2b00      	cmp	r3, #0
 801056c:	d03a      	beq.n	80105e4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801056e:	68f8      	ldr	r0, [r7, #12]
 8010570:	f7ff fe42 	bl	80101f8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8010574:	68fb      	ldr	r3, [r7, #12]
 8010576:	2200      	movs	r2, #0
 8010578:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 801057c:	e032      	b.n	80105e4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801057e:	7afb      	ldrb	r3, [r7, #11]
 8010580:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010584:	b2db      	uxtb	r3, r3
 8010586:	4619      	mov	r1, r3
 8010588:	68f8      	ldr	r0, [r7, #12]
 801058a:	f000 f985 	bl	8010898 <USBD_CoreFindEP>
 801058e:	4603      	mov	r3, r0
 8010590:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010592:	7dfb      	ldrb	r3, [r7, #23]
 8010594:	2bff      	cmp	r3, #255	@ 0xff
 8010596:	d025      	beq.n	80105e4 <USBD_LL_DataInStage+0x15a>
 8010598:	7dfb      	ldrb	r3, [r7, #23]
 801059a:	2b00      	cmp	r3, #0
 801059c:	d122      	bne.n	80105e4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801059e:	68fb      	ldr	r3, [r7, #12]
 80105a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80105a4:	b2db      	uxtb	r3, r3
 80105a6:	2b03      	cmp	r3, #3
 80105a8:	d11c      	bne.n	80105e4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80105aa:	7dfa      	ldrb	r2, [r7, #23]
 80105ac:	68fb      	ldr	r3, [r7, #12]
 80105ae:	32ae      	adds	r2, #174	@ 0xae
 80105b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80105b4:	695b      	ldr	r3, [r3, #20]
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d014      	beq.n	80105e4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80105ba:	7dfa      	ldrb	r2, [r7, #23]
 80105bc:	68fb      	ldr	r3, [r7, #12]
 80105be:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80105c2:	7dfa      	ldrb	r2, [r7, #23]
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	32ae      	adds	r2, #174	@ 0xae
 80105c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80105cc:	695b      	ldr	r3, [r3, #20]
 80105ce:	7afa      	ldrb	r2, [r7, #11]
 80105d0:	4611      	mov	r1, r2
 80105d2:	68f8      	ldr	r0, [r7, #12]
 80105d4:	4798      	blx	r3
 80105d6:	4603      	mov	r3, r0
 80105d8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80105da:	7dbb      	ldrb	r3, [r7, #22]
 80105dc:	2b00      	cmp	r3, #0
 80105de:	d001      	beq.n	80105e4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80105e0:	7dbb      	ldrb	r3, [r7, #22]
 80105e2:	e000      	b.n	80105e6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80105e4:	2300      	movs	r3, #0
}
 80105e6:	4618      	mov	r0, r3
 80105e8:	3718      	adds	r7, #24
 80105ea:	46bd      	mov	sp, r7
 80105ec:	bd80      	pop	{r7, pc}

080105ee <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80105ee:	b580      	push	{r7, lr}
 80105f0:	b084      	sub	sp, #16
 80105f2:	af00      	add	r7, sp, #0
 80105f4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80105f6:	2300      	movs	r3, #0
 80105f8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	2201      	movs	r2, #1
 80105fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	2200      	movs	r2, #0
 8010606:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	2200      	movs	r2, #0
 801060e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	2200      	movs	r2, #0
 8010614:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	2200      	movs	r2, #0
 801061c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010626:	2b00      	cmp	r3, #0
 8010628:	d014      	beq.n	8010654 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010630:	685b      	ldr	r3, [r3, #4]
 8010632:	2b00      	cmp	r3, #0
 8010634:	d00e      	beq.n	8010654 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801063c:	685b      	ldr	r3, [r3, #4]
 801063e:	687a      	ldr	r2, [r7, #4]
 8010640:	6852      	ldr	r2, [r2, #4]
 8010642:	b2d2      	uxtb	r2, r2
 8010644:	4611      	mov	r1, r2
 8010646:	6878      	ldr	r0, [r7, #4]
 8010648:	4798      	blx	r3
 801064a:	4603      	mov	r3, r0
 801064c:	2b00      	cmp	r3, #0
 801064e:	d001      	beq.n	8010654 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8010650:	2303      	movs	r3, #3
 8010652:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010654:	2340      	movs	r3, #64	@ 0x40
 8010656:	2200      	movs	r2, #0
 8010658:	2100      	movs	r1, #0
 801065a:	6878      	ldr	r0, [r7, #4]
 801065c:	f001 fc49 	bl	8011ef2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	2201      	movs	r2, #1
 8010664:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	2240      	movs	r2, #64	@ 0x40
 801066c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010670:	2340      	movs	r3, #64	@ 0x40
 8010672:	2200      	movs	r2, #0
 8010674:	2180      	movs	r1, #128	@ 0x80
 8010676:	6878      	ldr	r0, [r7, #4]
 8010678:	f001 fc3b 	bl	8011ef2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	2201      	movs	r2, #1
 8010680:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	2240      	movs	r2, #64	@ 0x40
 8010686:	621a      	str	r2, [r3, #32]

  return ret;
 8010688:	7bfb      	ldrb	r3, [r7, #15]
}
 801068a:	4618      	mov	r0, r3
 801068c:	3710      	adds	r7, #16
 801068e:	46bd      	mov	sp, r7
 8010690:	bd80      	pop	{r7, pc}

08010692 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010692:	b480      	push	{r7}
 8010694:	b083      	sub	sp, #12
 8010696:	af00      	add	r7, sp, #0
 8010698:	6078      	str	r0, [r7, #4]
 801069a:	460b      	mov	r3, r1
 801069c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	78fa      	ldrb	r2, [r7, #3]
 80106a2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80106a4:	2300      	movs	r3, #0
}
 80106a6:	4618      	mov	r0, r3
 80106a8:	370c      	adds	r7, #12
 80106aa:	46bd      	mov	sp, r7
 80106ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106b0:	4770      	bx	lr

080106b2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80106b2:	b480      	push	{r7}
 80106b4:	b083      	sub	sp, #12
 80106b6:	af00      	add	r7, sp, #0
 80106b8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80106c0:	b2db      	uxtb	r3, r3
 80106c2:	2b04      	cmp	r3, #4
 80106c4:	d006      	beq.n	80106d4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80106cc:	b2da      	uxtb	r2, r3
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	2204      	movs	r2, #4
 80106d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80106dc:	2300      	movs	r3, #0
}
 80106de:	4618      	mov	r0, r3
 80106e0:	370c      	adds	r7, #12
 80106e2:	46bd      	mov	sp, r7
 80106e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106e8:	4770      	bx	lr

080106ea <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80106ea:	b480      	push	{r7}
 80106ec:	b083      	sub	sp, #12
 80106ee:	af00      	add	r7, sp, #0
 80106f0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80106f8:	b2db      	uxtb	r3, r3
 80106fa:	2b04      	cmp	r3, #4
 80106fc:	d106      	bne.n	801070c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8010704:	b2da      	uxtb	r2, r3
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801070c:	2300      	movs	r3, #0
}
 801070e:	4618      	mov	r0, r3
 8010710:	370c      	adds	r7, #12
 8010712:	46bd      	mov	sp, r7
 8010714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010718:	4770      	bx	lr

0801071a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801071a:	b580      	push	{r7, lr}
 801071c:	b082      	sub	sp, #8
 801071e:	af00      	add	r7, sp, #0
 8010720:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010728:	b2db      	uxtb	r3, r3
 801072a:	2b03      	cmp	r3, #3
 801072c:	d110      	bne.n	8010750 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010734:	2b00      	cmp	r3, #0
 8010736:	d00b      	beq.n	8010750 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801073e:	69db      	ldr	r3, [r3, #28]
 8010740:	2b00      	cmp	r3, #0
 8010742:	d005      	beq.n	8010750 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801074a:	69db      	ldr	r3, [r3, #28]
 801074c:	6878      	ldr	r0, [r7, #4]
 801074e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8010750:	2300      	movs	r3, #0
}
 8010752:	4618      	mov	r0, r3
 8010754:	3708      	adds	r7, #8
 8010756:	46bd      	mov	sp, r7
 8010758:	bd80      	pop	{r7, pc}

0801075a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801075a:	b580      	push	{r7, lr}
 801075c:	b082      	sub	sp, #8
 801075e:	af00      	add	r7, sp, #0
 8010760:	6078      	str	r0, [r7, #4]
 8010762:	460b      	mov	r3, r1
 8010764:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	32ae      	adds	r2, #174	@ 0xae
 8010770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010774:	2b00      	cmp	r3, #0
 8010776:	d101      	bne.n	801077c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8010778:	2303      	movs	r3, #3
 801077a:	e01c      	b.n	80107b6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010782:	b2db      	uxtb	r3, r3
 8010784:	2b03      	cmp	r3, #3
 8010786:	d115      	bne.n	80107b4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	32ae      	adds	r2, #174	@ 0xae
 8010792:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010796:	6a1b      	ldr	r3, [r3, #32]
 8010798:	2b00      	cmp	r3, #0
 801079a:	d00b      	beq.n	80107b4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	32ae      	adds	r2, #174	@ 0xae
 80107a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80107aa:	6a1b      	ldr	r3, [r3, #32]
 80107ac:	78fa      	ldrb	r2, [r7, #3]
 80107ae:	4611      	mov	r1, r2
 80107b0:	6878      	ldr	r0, [r7, #4]
 80107b2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80107b4:	2300      	movs	r3, #0
}
 80107b6:	4618      	mov	r0, r3
 80107b8:	3708      	adds	r7, #8
 80107ba:	46bd      	mov	sp, r7
 80107bc:	bd80      	pop	{r7, pc}

080107be <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80107be:	b580      	push	{r7, lr}
 80107c0:	b082      	sub	sp, #8
 80107c2:	af00      	add	r7, sp, #0
 80107c4:	6078      	str	r0, [r7, #4]
 80107c6:	460b      	mov	r3, r1
 80107c8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	32ae      	adds	r2, #174	@ 0xae
 80107d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d101      	bne.n	80107e0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80107dc:	2303      	movs	r3, #3
 80107de:	e01c      	b.n	801081a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80107e6:	b2db      	uxtb	r3, r3
 80107e8:	2b03      	cmp	r3, #3
 80107ea:	d115      	bne.n	8010818 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	32ae      	adds	r2, #174	@ 0xae
 80107f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80107fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d00b      	beq.n	8010818 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	32ae      	adds	r2, #174	@ 0xae
 801080a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801080e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010810:	78fa      	ldrb	r2, [r7, #3]
 8010812:	4611      	mov	r1, r2
 8010814:	6878      	ldr	r0, [r7, #4]
 8010816:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010818:	2300      	movs	r3, #0
}
 801081a:	4618      	mov	r0, r3
 801081c:	3708      	adds	r7, #8
 801081e:	46bd      	mov	sp, r7
 8010820:	bd80      	pop	{r7, pc}

08010822 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8010822:	b480      	push	{r7}
 8010824:	b083      	sub	sp, #12
 8010826:	af00      	add	r7, sp, #0
 8010828:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801082a:	2300      	movs	r3, #0
}
 801082c:	4618      	mov	r0, r3
 801082e:	370c      	adds	r7, #12
 8010830:	46bd      	mov	sp, r7
 8010832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010836:	4770      	bx	lr

08010838 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8010838:	b580      	push	{r7, lr}
 801083a:	b084      	sub	sp, #16
 801083c:	af00      	add	r7, sp, #0
 801083e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8010840:	2300      	movs	r3, #0
 8010842:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	2201      	movs	r2, #1
 8010848:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010852:	2b00      	cmp	r3, #0
 8010854:	d00e      	beq.n	8010874 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801085c:	685b      	ldr	r3, [r3, #4]
 801085e:	687a      	ldr	r2, [r7, #4]
 8010860:	6852      	ldr	r2, [r2, #4]
 8010862:	b2d2      	uxtb	r2, r2
 8010864:	4611      	mov	r1, r2
 8010866:	6878      	ldr	r0, [r7, #4]
 8010868:	4798      	blx	r3
 801086a:	4603      	mov	r3, r0
 801086c:	2b00      	cmp	r3, #0
 801086e:	d001      	beq.n	8010874 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8010870:	2303      	movs	r3, #3
 8010872:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010874:	7bfb      	ldrb	r3, [r7, #15]
}
 8010876:	4618      	mov	r0, r3
 8010878:	3710      	adds	r7, #16
 801087a:	46bd      	mov	sp, r7
 801087c:	bd80      	pop	{r7, pc}

0801087e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801087e:	b480      	push	{r7}
 8010880:	b083      	sub	sp, #12
 8010882:	af00      	add	r7, sp, #0
 8010884:	6078      	str	r0, [r7, #4]
 8010886:	460b      	mov	r3, r1
 8010888:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801088a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801088c:	4618      	mov	r0, r3
 801088e:	370c      	adds	r7, #12
 8010890:	46bd      	mov	sp, r7
 8010892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010896:	4770      	bx	lr

08010898 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010898:	b480      	push	{r7}
 801089a:	b083      	sub	sp, #12
 801089c:	af00      	add	r7, sp, #0
 801089e:	6078      	str	r0, [r7, #4]
 80108a0:	460b      	mov	r3, r1
 80108a2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80108a4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80108a6:	4618      	mov	r0, r3
 80108a8:	370c      	adds	r7, #12
 80108aa:	46bd      	mov	sp, r7
 80108ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108b0:	4770      	bx	lr

080108b2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80108b2:	b580      	push	{r7, lr}
 80108b4:	b086      	sub	sp, #24
 80108b6:	af00      	add	r7, sp, #0
 80108b8:	6078      	str	r0, [r7, #4]
 80108ba:	460b      	mov	r3, r1
 80108bc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80108c6:	2300      	movs	r3, #0
 80108c8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80108ca:	68fb      	ldr	r3, [r7, #12]
 80108cc:	885b      	ldrh	r3, [r3, #2]
 80108ce:	b29b      	uxth	r3, r3
 80108d0:	68fa      	ldr	r2, [r7, #12]
 80108d2:	7812      	ldrb	r2, [r2, #0]
 80108d4:	4293      	cmp	r3, r2
 80108d6:	d91f      	bls.n	8010918 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	781b      	ldrb	r3, [r3, #0]
 80108dc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80108de:	e013      	b.n	8010908 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80108e0:	f107 030a 	add.w	r3, r7, #10
 80108e4:	4619      	mov	r1, r3
 80108e6:	6978      	ldr	r0, [r7, #20]
 80108e8:	f000 f81b 	bl	8010922 <USBD_GetNextDesc>
 80108ec:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80108ee:	697b      	ldr	r3, [r7, #20]
 80108f0:	785b      	ldrb	r3, [r3, #1]
 80108f2:	2b05      	cmp	r3, #5
 80108f4:	d108      	bne.n	8010908 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80108f6:	697b      	ldr	r3, [r7, #20]
 80108f8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80108fa:	693b      	ldr	r3, [r7, #16]
 80108fc:	789b      	ldrb	r3, [r3, #2]
 80108fe:	78fa      	ldrb	r2, [r7, #3]
 8010900:	429a      	cmp	r2, r3
 8010902:	d008      	beq.n	8010916 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8010904:	2300      	movs	r3, #0
 8010906:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8010908:	68fb      	ldr	r3, [r7, #12]
 801090a:	885b      	ldrh	r3, [r3, #2]
 801090c:	b29a      	uxth	r2, r3
 801090e:	897b      	ldrh	r3, [r7, #10]
 8010910:	429a      	cmp	r2, r3
 8010912:	d8e5      	bhi.n	80108e0 <USBD_GetEpDesc+0x2e>
 8010914:	e000      	b.n	8010918 <USBD_GetEpDesc+0x66>
          break;
 8010916:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8010918:	693b      	ldr	r3, [r7, #16]
}
 801091a:	4618      	mov	r0, r3
 801091c:	3718      	adds	r7, #24
 801091e:	46bd      	mov	sp, r7
 8010920:	bd80      	pop	{r7, pc}

08010922 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8010922:	b480      	push	{r7}
 8010924:	b085      	sub	sp, #20
 8010926:	af00      	add	r7, sp, #0
 8010928:	6078      	str	r0, [r7, #4]
 801092a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8010930:	683b      	ldr	r3, [r7, #0]
 8010932:	881b      	ldrh	r3, [r3, #0]
 8010934:	68fa      	ldr	r2, [r7, #12]
 8010936:	7812      	ldrb	r2, [r2, #0]
 8010938:	4413      	add	r3, r2
 801093a:	b29a      	uxth	r2, r3
 801093c:	683b      	ldr	r3, [r7, #0]
 801093e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8010940:	68fb      	ldr	r3, [r7, #12]
 8010942:	781b      	ldrb	r3, [r3, #0]
 8010944:	461a      	mov	r2, r3
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	4413      	add	r3, r2
 801094a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801094c:	68fb      	ldr	r3, [r7, #12]
}
 801094e:	4618      	mov	r0, r3
 8010950:	3714      	adds	r7, #20
 8010952:	46bd      	mov	sp, r7
 8010954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010958:	4770      	bx	lr

0801095a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801095a:	b480      	push	{r7}
 801095c:	b087      	sub	sp, #28
 801095e:	af00      	add	r7, sp, #0
 8010960:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8010966:	697b      	ldr	r3, [r7, #20]
 8010968:	781b      	ldrb	r3, [r3, #0]
 801096a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801096c:	697b      	ldr	r3, [r7, #20]
 801096e:	3301      	adds	r3, #1
 8010970:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8010972:	697b      	ldr	r3, [r7, #20]
 8010974:	781b      	ldrb	r3, [r3, #0]
 8010976:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010978:	8a3b      	ldrh	r3, [r7, #16]
 801097a:	021b      	lsls	r3, r3, #8
 801097c:	b21a      	sxth	r2, r3
 801097e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010982:	4313      	orrs	r3, r2
 8010984:	b21b      	sxth	r3, r3
 8010986:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8010988:	89fb      	ldrh	r3, [r7, #14]
}
 801098a:	4618      	mov	r0, r3
 801098c:	371c      	adds	r7, #28
 801098e:	46bd      	mov	sp, r7
 8010990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010994:	4770      	bx	lr
	...

08010998 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010998:	b580      	push	{r7, lr}
 801099a:	b084      	sub	sp, #16
 801099c:	af00      	add	r7, sp, #0
 801099e:	6078      	str	r0, [r7, #4]
 80109a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80109a2:	2300      	movs	r3, #0
 80109a4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80109a6:	683b      	ldr	r3, [r7, #0]
 80109a8:	781b      	ldrb	r3, [r3, #0]
 80109aa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80109ae:	2b40      	cmp	r3, #64	@ 0x40
 80109b0:	d005      	beq.n	80109be <USBD_StdDevReq+0x26>
 80109b2:	2b40      	cmp	r3, #64	@ 0x40
 80109b4:	d857      	bhi.n	8010a66 <USBD_StdDevReq+0xce>
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	d00f      	beq.n	80109da <USBD_StdDevReq+0x42>
 80109ba:	2b20      	cmp	r3, #32
 80109bc:	d153      	bne.n	8010a66 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	32ae      	adds	r2, #174	@ 0xae
 80109c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80109cc:	689b      	ldr	r3, [r3, #8]
 80109ce:	6839      	ldr	r1, [r7, #0]
 80109d0:	6878      	ldr	r0, [r7, #4]
 80109d2:	4798      	blx	r3
 80109d4:	4603      	mov	r3, r0
 80109d6:	73fb      	strb	r3, [r7, #15]
      break;
 80109d8:	e04a      	b.n	8010a70 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80109da:	683b      	ldr	r3, [r7, #0]
 80109dc:	785b      	ldrb	r3, [r3, #1]
 80109de:	2b09      	cmp	r3, #9
 80109e0:	d83b      	bhi.n	8010a5a <USBD_StdDevReq+0xc2>
 80109e2:	a201      	add	r2, pc, #4	@ (adr r2, 80109e8 <USBD_StdDevReq+0x50>)
 80109e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109e8:	08010a3d 	.word	0x08010a3d
 80109ec:	08010a51 	.word	0x08010a51
 80109f0:	08010a5b 	.word	0x08010a5b
 80109f4:	08010a47 	.word	0x08010a47
 80109f8:	08010a5b 	.word	0x08010a5b
 80109fc:	08010a1b 	.word	0x08010a1b
 8010a00:	08010a11 	.word	0x08010a11
 8010a04:	08010a5b 	.word	0x08010a5b
 8010a08:	08010a33 	.word	0x08010a33
 8010a0c:	08010a25 	.word	0x08010a25
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010a10:	6839      	ldr	r1, [r7, #0]
 8010a12:	6878      	ldr	r0, [r7, #4]
 8010a14:	f000 fa3c 	bl	8010e90 <USBD_GetDescriptor>
          break;
 8010a18:	e024      	b.n	8010a64 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8010a1a:	6839      	ldr	r1, [r7, #0]
 8010a1c:	6878      	ldr	r0, [r7, #4]
 8010a1e:	f000 fbcb 	bl	80111b8 <USBD_SetAddress>
          break;
 8010a22:	e01f      	b.n	8010a64 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8010a24:	6839      	ldr	r1, [r7, #0]
 8010a26:	6878      	ldr	r0, [r7, #4]
 8010a28:	f000 fc0a 	bl	8011240 <USBD_SetConfig>
 8010a2c:	4603      	mov	r3, r0
 8010a2e:	73fb      	strb	r3, [r7, #15]
          break;
 8010a30:	e018      	b.n	8010a64 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8010a32:	6839      	ldr	r1, [r7, #0]
 8010a34:	6878      	ldr	r0, [r7, #4]
 8010a36:	f000 fcad 	bl	8011394 <USBD_GetConfig>
          break;
 8010a3a:	e013      	b.n	8010a64 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8010a3c:	6839      	ldr	r1, [r7, #0]
 8010a3e:	6878      	ldr	r0, [r7, #4]
 8010a40:	f000 fcde 	bl	8011400 <USBD_GetStatus>
          break;
 8010a44:	e00e      	b.n	8010a64 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8010a46:	6839      	ldr	r1, [r7, #0]
 8010a48:	6878      	ldr	r0, [r7, #4]
 8010a4a:	f000 fd0d 	bl	8011468 <USBD_SetFeature>
          break;
 8010a4e:	e009      	b.n	8010a64 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010a50:	6839      	ldr	r1, [r7, #0]
 8010a52:	6878      	ldr	r0, [r7, #4]
 8010a54:	f000 fd31 	bl	80114ba <USBD_ClrFeature>
          break;
 8010a58:	e004      	b.n	8010a64 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8010a5a:	6839      	ldr	r1, [r7, #0]
 8010a5c:	6878      	ldr	r0, [r7, #4]
 8010a5e:	f000 fd88 	bl	8011572 <USBD_CtlError>
          break;
 8010a62:	bf00      	nop
      }
      break;
 8010a64:	e004      	b.n	8010a70 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8010a66:	6839      	ldr	r1, [r7, #0]
 8010a68:	6878      	ldr	r0, [r7, #4]
 8010a6a:	f000 fd82 	bl	8011572 <USBD_CtlError>
      break;
 8010a6e:	bf00      	nop
  }

  return ret;
 8010a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a72:	4618      	mov	r0, r3
 8010a74:	3710      	adds	r7, #16
 8010a76:	46bd      	mov	sp, r7
 8010a78:	bd80      	pop	{r7, pc}
 8010a7a:	bf00      	nop

08010a7c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010a7c:	b580      	push	{r7, lr}
 8010a7e:	b084      	sub	sp, #16
 8010a80:	af00      	add	r7, sp, #0
 8010a82:	6078      	str	r0, [r7, #4]
 8010a84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010a86:	2300      	movs	r3, #0
 8010a88:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010a8a:	683b      	ldr	r3, [r7, #0]
 8010a8c:	781b      	ldrb	r3, [r3, #0]
 8010a8e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010a92:	2b40      	cmp	r3, #64	@ 0x40
 8010a94:	d005      	beq.n	8010aa2 <USBD_StdItfReq+0x26>
 8010a96:	2b40      	cmp	r3, #64	@ 0x40
 8010a98:	d852      	bhi.n	8010b40 <USBD_StdItfReq+0xc4>
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d001      	beq.n	8010aa2 <USBD_StdItfReq+0x26>
 8010a9e:	2b20      	cmp	r3, #32
 8010aa0:	d14e      	bne.n	8010b40 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010aa8:	b2db      	uxtb	r3, r3
 8010aaa:	3b01      	subs	r3, #1
 8010aac:	2b02      	cmp	r3, #2
 8010aae:	d840      	bhi.n	8010b32 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010ab0:	683b      	ldr	r3, [r7, #0]
 8010ab2:	889b      	ldrh	r3, [r3, #4]
 8010ab4:	b2db      	uxtb	r3, r3
 8010ab6:	2b01      	cmp	r3, #1
 8010ab8:	d836      	bhi.n	8010b28 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8010aba:	683b      	ldr	r3, [r7, #0]
 8010abc:	889b      	ldrh	r3, [r3, #4]
 8010abe:	b2db      	uxtb	r3, r3
 8010ac0:	4619      	mov	r1, r3
 8010ac2:	6878      	ldr	r0, [r7, #4]
 8010ac4:	f7ff fedb 	bl	801087e <USBD_CoreFindIF>
 8010ac8:	4603      	mov	r3, r0
 8010aca:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010acc:	7bbb      	ldrb	r3, [r7, #14]
 8010ace:	2bff      	cmp	r3, #255	@ 0xff
 8010ad0:	d01d      	beq.n	8010b0e <USBD_StdItfReq+0x92>
 8010ad2:	7bbb      	ldrb	r3, [r7, #14]
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	d11a      	bne.n	8010b0e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8010ad8:	7bba      	ldrb	r2, [r7, #14]
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	32ae      	adds	r2, #174	@ 0xae
 8010ade:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ae2:	689b      	ldr	r3, [r3, #8]
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d00f      	beq.n	8010b08 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8010ae8:	7bba      	ldrb	r2, [r7, #14]
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010af0:	7bba      	ldrb	r2, [r7, #14]
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	32ae      	adds	r2, #174	@ 0xae
 8010af6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010afa:	689b      	ldr	r3, [r3, #8]
 8010afc:	6839      	ldr	r1, [r7, #0]
 8010afe:	6878      	ldr	r0, [r7, #4]
 8010b00:	4798      	blx	r3
 8010b02:	4603      	mov	r3, r0
 8010b04:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010b06:	e004      	b.n	8010b12 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8010b08:	2303      	movs	r3, #3
 8010b0a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010b0c:	e001      	b.n	8010b12 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8010b0e:	2303      	movs	r3, #3
 8010b10:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010b12:	683b      	ldr	r3, [r7, #0]
 8010b14:	88db      	ldrh	r3, [r3, #6]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d110      	bne.n	8010b3c <USBD_StdItfReq+0xc0>
 8010b1a:	7bfb      	ldrb	r3, [r7, #15]
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d10d      	bne.n	8010b3c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8010b20:	6878      	ldr	r0, [r7, #4]
 8010b22:	f000 fdfd 	bl	8011720 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8010b26:	e009      	b.n	8010b3c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8010b28:	6839      	ldr	r1, [r7, #0]
 8010b2a:	6878      	ldr	r0, [r7, #4]
 8010b2c:	f000 fd21 	bl	8011572 <USBD_CtlError>
          break;
 8010b30:	e004      	b.n	8010b3c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8010b32:	6839      	ldr	r1, [r7, #0]
 8010b34:	6878      	ldr	r0, [r7, #4]
 8010b36:	f000 fd1c 	bl	8011572 <USBD_CtlError>
          break;
 8010b3a:	e000      	b.n	8010b3e <USBD_StdItfReq+0xc2>
          break;
 8010b3c:	bf00      	nop
      }
      break;
 8010b3e:	e004      	b.n	8010b4a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8010b40:	6839      	ldr	r1, [r7, #0]
 8010b42:	6878      	ldr	r0, [r7, #4]
 8010b44:	f000 fd15 	bl	8011572 <USBD_CtlError>
      break;
 8010b48:	bf00      	nop
  }

  return ret;
 8010b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	3710      	adds	r7, #16
 8010b50:	46bd      	mov	sp, r7
 8010b52:	bd80      	pop	{r7, pc}

08010b54 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010b54:	b580      	push	{r7, lr}
 8010b56:	b084      	sub	sp, #16
 8010b58:	af00      	add	r7, sp, #0
 8010b5a:	6078      	str	r0, [r7, #4]
 8010b5c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8010b5e:	2300      	movs	r3, #0
 8010b60:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8010b62:	683b      	ldr	r3, [r7, #0]
 8010b64:	889b      	ldrh	r3, [r3, #4]
 8010b66:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010b68:	683b      	ldr	r3, [r7, #0]
 8010b6a:	781b      	ldrb	r3, [r3, #0]
 8010b6c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010b70:	2b40      	cmp	r3, #64	@ 0x40
 8010b72:	d007      	beq.n	8010b84 <USBD_StdEPReq+0x30>
 8010b74:	2b40      	cmp	r3, #64	@ 0x40
 8010b76:	f200 817f 	bhi.w	8010e78 <USBD_StdEPReq+0x324>
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d02a      	beq.n	8010bd4 <USBD_StdEPReq+0x80>
 8010b7e:	2b20      	cmp	r3, #32
 8010b80:	f040 817a 	bne.w	8010e78 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8010b84:	7bbb      	ldrb	r3, [r7, #14]
 8010b86:	4619      	mov	r1, r3
 8010b88:	6878      	ldr	r0, [r7, #4]
 8010b8a:	f7ff fe85 	bl	8010898 <USBD_CoreFindEP>
 8010b8e:	4603      	mov	r3, r0
 8010b90:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010b92:	7b7b      	ldrb	r3, [r7, #13]
 8010b94:	2bff      	cmp	r3, #255	@ 0xff
 8010b96:	f000 8174 	beq.w	8010e82 <USBD_StdEPReq+0x32e>
 8010b9a:	7b7b      	ldrb	r3, [r7, #13]
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	f040 8170 	bne.w	8010e82 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8010ba2:	7b7a      	ldrb	r2, [r7, #13]
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8010baa:	7b7a      	ldrb	r2, [r7, #13]
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	32ae      	adds	r2, #174	@ 0xae
 8010bb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010bb4:	689b      	ldr	r3, [r3, #8]
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	f000 8163 	beq.w	8010e82 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8010bbc:	7b7a      	ldrb	r2, [r7, #13]
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	32ae      	adds	r2, #174	@ 0xae
 8010bc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010bc6:	689b      	ldr	r3, [r3, #8]
 8010bc8:	6839      	ldr	r1, [r7, #0]
 8010bca:	6878      	ldr	r0, [r7, #4]
 8010bcc:	4798      	blx	r3
 8010bce:	4603      	mov	r3, r0
 8010bd0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8010bd2:	e156      	b.n	8010e82 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010bd4:	683b      	ldr	r3, [r7, #0]
 8010bd6:	785b      	ldrb	r3, [r3, #1]
 8010bd8:	2b03      	cmp	r3, #3
 8010bda:	d008      	beq.n	8010bee <USBD_StdEPReq+0x9a>
 8010bdc:	2b03      	cmp	r3, #3
 8010bde:	f300 8145 	bgt.w	8010e6c <USBD_StdEPReq+0x318>
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	f000 809b 	beq.w	8010d1e <USBD_StdEPReq+0x1ca>
 8010be8:	2b01      	cmp	r3, #1
 8010bea:	d03c      	beq.n	8010c66 <USBD_StdEPReq+0x112>
 8010bec:	e13e      	b.n	8010e6c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010bf4:	b2db      	uxtb	r3, r3
 8010bf6:	2b02      	cmp	r3, #2
 8010bf8:	d002      	beq.n	8010c00 <USBD_StdEPReq+0xac>
 8010bfa:	2b03      	cmp	r3, #3
 8010bfc:	d016      	beq.n	8010c2c <USBD_StdEPReq+0xd8>
 8010bfe:	e02c      	b.n	8010c5a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010c00:	7bbb      	ldrb	r3, [r7, #14]
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	d00d      	beq.n	8010c22 <USBD_StdEPReq+0xce>
 8010c06:	7bbb      	ldrb	r3, [r7, #14]
 8010c08:	2b80      	cmp	r3, #128	@ 0x80
 8010c0a:	d00a      	beq.n	8010c22 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010c0c:	7bbb      	ldrb	r3, [r7, #14]
 8010c0e:	4619      	mov	r1, r3
 8010c10:	6878      	ldr	r0, [r7, #4]
 8010c12:	f001 f9b3 	bl	8011f7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010c16:	2180      	movs	r1, #128	@ 0x80
 8010c18:	6878      	ldr	r0, [r7, #4]
 8010c1a:	f001 f9af 	bl	8011f7c <USBD_LL_StallEP>
 8010c1e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010c20:	e020      	b.n	8010c64 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8010c22:	6839      	ldr	r1, [r7, #0]
 8010c24:	6878      	ldr	r0, [r7, #4]
 8010c26:	f000 fca4 	bl	8011572 <USBD_CtlError>
              break;
 8010c2a:	e01b      	b.n	8010c64 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010c2c:	683b      	ldr	r3, [r7, #0]
 8010c2e:	885b      	ldrh	r3, [r3, #2]
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d10e      	bne.n	8010c52 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010c34:	7bbb      	ldrb	r3, [r7, #14]
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	d00b      	beq.n	8010c52 <USBD_StdEPReq+0xfe>
 8010c3a:	7bbb      	ldrb	r3, [r7, #14]
 8010c3c:	2b80      	cmp	r3, #128	@ 0x80
 8010c3e:	d008      	beq.n	8010c52 <USBD_StdEPReq+0xfe>
 8010c40:	683b      	ldr	r3, [r7, #0]
 8010c42:	88db      	ldrh	r3, [r3, #6]
 8010c44:	2b00      	cmp	r3, #0
 8010c46:	d104      	bne.n	8010c52 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8010c48:	7bbb      	ldrb	r3, [r7, #14]
 8010c4a:	4619      	mov	r1, r3
 8010c4c:	6878      	ldr	r0, [r7, #4]
 8010c4e:	f001 f995 	bl	8011f7c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8010c52:	6878      	ldr	r0, [r7, #4]
 8010c54:	f000 fd64 	bl	8011720 <USBD_CtlSendStatus>

              break;
 8010c58:	e004      	b.n	8010c64 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8010c5a:	6839      	ldr	r1, [r7, #0]
 8010c5c:	6878      	ldr	r0, [r7, #4]
 8010c5e:	f000 fc88 	bl	8011572 <USBD_CtlError>
              break;
 8010c62:	bf00      	nop
          }
          break;
 8010c64:	e107      	b.n	8010e76 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010c6c:	b2db      	uxtb	r3, r3
 8010c6e:	2b02      	cmp	r3, #2
 8010c70:	d002      	beq.n	8010c78 <USBD_StdEPReq+0x124>
 8010c72:	2b03      	cmp	r3, #3
 8010c74:	d016      	beq.n	8010ca4 <USBD_StdEPReq+0x150>
 8010c76:	e04b      	b.n	8010d10 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010c78:	7bbb      	ldrb	r3, [r7, #14]
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d00d      	beq.n	8010c9a <USBD_StdEPReq+0x146>
 8010c7e:	7bbb      	ldrb	r3, [r7, #14]
 8010c80:	2b80      	cmp	r3, #128	@ 0x80
 8010c82:	d00a      	beq.n	8010c9a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010c84:	7bbb      	ldrb	r3, [r7, #14]
 8010c86:	4619      	mov	r1, r3
 8010c88:	6878      	ldr	r0, [r7, #4]
 8010c8a:	f001 f977 	bl	8011f7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010c8e:	2180      	movs	r1, #128	@ 0x80
 8010c90:	6878      	ldr	r0, [r7, #4]
 8010c92:	f001 f973 	bl	8011f7c <USBD_LL_StallEP>
 8010c96:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010c98:	e040      	b.n	8010d1c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8010c9a:	6839      	ldr	r1, [r7, #0]
 8010c9c:	6878      	ldr	r0, [r7, #4]
 8010c9e:	f000 fc68 	bl	8011572 <USBD_CtlError>
              break;
 8010ca2:	e03b      	b.n	8010d1c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010ca4:	683b      	ldr	r3, [r7, #0]
 8010ca6:	885b      	ldrh	r3, [r3, #2]
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d136      	bne.n	8010d1a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8010cac:	7bbb      	ldrb	r3, [r7, #14]
 8010cae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d004      	beq.n	8010cc0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010cb6:	7bbb      	ldrb	r3, [r7, #14]
 8010cb8:	4619      	mov	r1, r3
 8010cba:	6878      	ldr	r0, [r7, #4]
 8010cbc:	f001 f97d 	bl	8011fba <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8010cc0:	6878      	ldr	r0, [r7, #4]
 8010cc2:	f000 fd2d 	bl	8011720 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8010cc6:	7bbb      	ldrb	r3, [r7, #14]
 8010cc8:	4619      	mov	r1, r3
 8010cca:	6878      	ldr	r0, [r7, #4]
 8010ccc:	f7ff fde4 	bl	8010898 <USBD_CoreFindEP>
 8010cd0:	4603      	mov	r3, r0
 8010cd2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010cd4:	7b7b      	ldrb	r3, [r7, #13]
 8010cd6:	2bff      	cmp	r3, #255	@ 0xff
 8010cd8:	d01f      	beq.n	8010d1a <USBD_StdEPReq+0x1c6>
 8010cda:	7b7b      	ldrb	r3, [r7, #13]
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	d11c      	bne.n	8010d1a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8010ce0:	7b7a      	ldrb	r2, [r7, #13]
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8010ce8:	7b7a      	ldrb	r2, [r7, #13]
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	32ae      	adds	r2, #174	@ 0xae
 8010cee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010cf2:	689b      	ldr	r3, [r3, #8]
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d010      	beq.n	8010d1a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010cf8:	7b7a      	ldrb	r2, [r7, #13]
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	32ae      	adds	r2, #174	@ 0xae
 8010cfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d02:	689b      	ldr	r3, [r3, #8]
 8010d04:	6839      	ldr	r1, [r7, #0]
 8010d06:	6878      	ldr	r0, [r7, #4]
 8010d08:	4798      	blx	r3
 8010d0a:	4603      	mov	r3, r0
 8010d0c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8010d0e:	e004      	b.n	8010d1a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8010d10:	6839      	ldr	r1, [r7, #0]
 8010d12:	6878      	ldr	r0, [r7, #4]
 8010d14:	f000 fc2d 	bl	8011572 <USBD_CtlError>
              break;
 8010d18:	e000      	b.n	8010d1c <USBD_StdEPReq+0x1c8>
              break;
 8010d1a:	bf00      	nop
          }
          break;
 8010d1c:	e0ab      	b.n	8010e76 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d24:	b2db      	uxtb	r3, r3
 8010d26:	2b02      	cmp	r3, #2
 8010d28:	d002      	beq.n	8010d30 <USBD_StdEPReq+0x1dc>
 8010d2a:	2b03      	cmp	r3, #3
 8010d2c:	d032      	beq.n	8010d94 <USBD_StdEPReq+0x240>
 8010d2e:	e097      	b.n	8010e60 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010d30:	7bbb      	ldrb	r3, [r7, #14]
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d007      	beq.n	8010d46 <USBD_StdEPReq+0x1f2>
 8010d36:	7bbb      	ldrb	r3, [r7, #14]
 8010d38:	2b80      	cmp	r3, #128	@ 0x80
 8010d3a:	d004      	beq.n	8010d46 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8010d3c:	6839      	ldr	r1, [r7, #0]
 8010d3e:	6878      	ldr	r0, [r7, #4]
 8010d40:	f000 fc17 	bl	8011572 <USBD_CtlError>
                break;
 8010d44:	e091      	b.n	8010e6a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010d46:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	da0b      	bge.n	8010d66 <USBD_StdEPReq+0x212>
 8010d4e:	7bbb      	ldrb	r3, [r7, #14]
 8010d50:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010d54:	4613      	mov	r3, r2
 8010d56:	009b      	lsls	r3, r3, #2
 8010d58:	4413      	add	r3, r2
 8010d5a:	009b      	lsls	r3, r3, #2
 8010d5c:	3310      	adds	r3, #16
 8010d5e:	687a      	ldr	r2, [r7, #4]
 8010d60:	4413      	add	r3, r2
 8010d62:	3304      	adds	r3, #4
 8010d64:	e00b      	b.n	8010d7e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010d66:	7bbb      	ldrb	r3, [r7, #14]
 8010d68:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010d6c:	4613      	mov	r3, r2
 8010d6e:	009b      	lsls	r3, r3, #2
 8010d70:	4413      	add	r3, r2
 8010d72:	009b      	lsls	r3, r3, #2
 8010d74:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010d78:	687a      	ldr	r2, [r7, #4]
 8010d7a:	4413      	add	r3, r2
 8010d7c:	3304      	adds	r3, #4
 8010d7e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8010d80:	68bb      	ldr	r3, [r7, #8]
 8010d82:	2200      	movs	r2, #0
 8010d84:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010d86:	68bb      	ldr	r3, [r7, #8]
 8010d88:	2202      	movs	r2, #2
 8010d8a:	4619      	mov	r1, r3
 8010d8c:	6878      	ldr	r0, [r7, #4]
 8010d8e:	f000 fc6d 	bl	801166c <USBD_CtlSendData>
              break;
 8010d92:	e06a      	b.n	8010e6a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8010d94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	da11      	bge.n	8010dc0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010d9c:	7bbb      	ldrb	r3, [r7, #14]
 8010d9e:	f003 020f 	and.w	r2, r3, #15
 8010da2:	6879      	ldr	r1, [r7, #4]
 8010da4:	4613      	mov	r3, r2
 8010da6:	009b      	lsls	r3, r3, #2
 8010da8:	4413      	add	r3, r2
 8010daa:	009b      	lsls	r3, r3, #2
 8010dac:	440b      	add	r3, r1
 8010dae:	3324      	adds	r3, #36	@ 0x24
 8010db0:	881b      	ldrh	r3, [r3, #0]
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d117      	bne.n	8010de6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8010db6:	6839      	ldr	r1, [r7, #0]
 8010db8:	6878      	ldr	r0, [r7, #4]
 8010dba:	f000 fbda 	bl	8011572 <USBD_CtlError>
                  break;
 8010dbe:	e054      	b.n	8010e6a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010dc0:	7bbb      	ldrb	r3, [r7, #14]
 8010dc2:	f003 020f 	and.w	r2, r3, #15
 8010dc6:	6879      	ldr	r1, [r7, #4]
 8010dc8:	4613      	mov	r3, r2
 8010dca:	009b      	lsls	r3, r3, #2
 8010dcc:	4413      	add	r3, r2
 8010dce:	009b      	lsls	r3, r3, #2
 8010dd0:	440b      	add	r3, r1
 8010dd2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010dd6:	881b      	ldrh	r3, [r3, #0]
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d104      	bne.n	8010de6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8010ddc:	6839      	ldr	r1, [r7, #0]
 8010dde:	6878      	ldr	r0, [r7, #4]
 8010de0:	f000 fbc7 	bl	8011572 <USBD_CtlError>
                  break;
 8010de4:	e041      	b.n	8010e6a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010de6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	da0b      	bge.n	8010e06 <USBD_StdEPReq+0x2b2>
 8010dee:	7bbb      	ldrb	r3, [r7, #14]
 8010df0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010df4:	4613      	mov	r3, r2
 8010df6:	009b      	lsls	r3, r3, #2
 8010df8:	4413      	add	r3, r2
 8010dfa:	009b      	lsls	r3, r3, #2
 8010dfc:	3310      	adds	r3, #16
 8010dfe:	687a      	ldr	r2, [r7, #4]
 8010e00:	4413      	add	r3, r2
 8010e02:	3304      	adds	r3, #4
 8010e04:	e00b      	b.n	8010e1e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010e06:	7bbb      	ldrb	r3, [r7, #14]
 8010e08:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010e0c:	4613      	mov	r3, r2
 8010e0e:	009b      	lsls	r3, r3, #2
 8010e10:	4413      	add	r3, r2
 8010e12:	009b      	lsls	r3, r3, #2
 8010e14:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010e18:	687a      	ldr	r2, [r7, #4]
 8010e1a:	4413      	add	r3, r2
 8010e1c:	3304      	adds	r3, #4
 8010e1e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010e20:	7bbb      	ldrb	r3, [r7, #14]
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d002      	beq.n	8010e2c <USBD_StdEPReq+0x2d8>
 8010e26:	7bbb      	ldrb	r3, [r7, #14]
 8010e28:	2b80      	cmp	r3, #128	@ 0x80
 8010e2a:	d103      	bne.n	8010e34 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8010e2c:	68bb      	ldr	r3, [r7, #8]
 8010e2e:	2200      	movs	r2, #0
 8010e30:	601a      	str	r2, [r3, #0]
 8010e32:	e00e      	b.n	8010e52 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010e34:	7bbb      	ldrb	r3, [r7, #14]
 8010e36:	4619      	mov	r1, r3
 8010e38:	6878      	ldr	r0, [r7, #4]
 8010e3a:	f001 f8dd 	bl	8011ff8 <USBD_LL_IsStallEP>
 8010e3e:	4603      	mov	r3, r0
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d003      	beq.n	8010e4c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8010e44:	68bb      	ldr	r3, [r7, #8]
 8010e46:	2201      	movs	r2, #1
 8010e48:	601a      	str	r2, [r3, #0]
 8010e4a:	e002      	b.n	8010e52 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8010e4c:	68bb      	ldr	r3, [r7, #8]
 8010e4e:	2200      	movs	r2, #0
 8010e50:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010e52:	68bb      	ldr	r3, [r7, #8]
 8010e54:	2202      	movs	r2, #2
 8010e56:	4619      	mov	r1, r3
 8010e58:	6878      	ldr	r0, [r7, #4]
 8010e5a:	f000 fc07 	bl	801166c <USBD_CtlSendData>
              break;
 8010e5e:	e004      	b.n	8010e6a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8010e60:	6839      	ldr	r1, [r7, #0]
 8010e62:	6878      	ldr	r0, [r7, #4]
 8010e64:	f000 fb85 	bl	8011572 <USBD_CtlError>
              break;
 8010e68:	bf00      	nop
          }
          break;
 8010e6a:	e004      	b.n	8010e76 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8010e6c:	6839      	ldr	r1, [r7, #0]
 8010e6e:	6878      	ldr	r0, [r7, #4]
 8010e70:	f000 fb7f 	bl	8011572 <USBD_CtlError>
          break;
 8010e74:	bf00      	nop
      }
      break;
 8010e76:	e005      	b.n	8010e84 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8010e78:	6839      	ldr	r1, [r7, #0]
 8010e7a:	6878      	ldr	r0, [r7, #4]
 8010e7c:	f000 fb79 	bl	8011572 <USBD_CtlError>
      break;
 8010e80:	e000      	b.n	8010e84 <USBD_StdEPReq+0x330>
      break;
 8010e82:	bf00      	nop
  }

  return ret;
 8010e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e86:	4618      	mov	r0, r3
 8010e88:	3710      	adds	r7, #16
 8010e8a:	46bd      	mov	sp, r7
 8010e8c:	bd80      	pop	{r7, pc}
	...

08010e90 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010e90:	b580      	push	{r7, lr}
 8010e92:	b084      	sub	sp, #16
 8010e94:	af00      	add	r7, sp, #0
 8010e96:	6078      	str	r0, [r7, #4]
 8010e98:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010e9a:	2300      	movs	r3, #0
 8010e9c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8010e9e:	2300      	movs	r3, #0
 8010ea0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8010ea2:	2300      	movs	r3, #0
 8010ea4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8010ea6:	683b      	ldr	r3, [r7, #0]
 8010ea8:	885b      	ldrh	r3, [r3, #2]
 8010eaa:	0a1b      	lsrs	r3, r3, #8
 8010eac:	b29b      	uxth	r3, r3
 8010eae:	3b01      	subs	r3, #1
 8010eb0:	2b0e      	cmp	r3, #14
 8010eb2:	f200 8152 	bhi.w	801115a <USBD_GetDescriptor+0x2ca>
 8010eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8010ebc <USBD_GetDescriptor+0x2c>)
 8010eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ebc:	08010f2d 	.word	0x08010f2d
 8010ec0:	08010f45 	.word	0x08010f45
 8010ec4:	08010f85 	.word	0x08010f85
 8010ec8:	0801115b 	.word	0x0801115b
 8010ecc:	0801115b 	.word	0x0801115b
 8010ed0:	080110fb 	.word	0x080110fb
 8010ed4:	08011127 	.word	0x08011127
 8010ed8:	0801115b 	.word	0x0801115b
 8010edc:	0801115b 	.word	0x0801115b
 8010ee0:	0801115b 	.word	0x0801115b
 8010ee4:	0801115b 	.word	0x0801115b
 8010ee8:	0801115b 	.word	0x0801115b
 8010eec:	0801115b 	.word	0x0801115b
 8010ef0:	0801115b 	.word	0x0801115b
 8010ef4:	08010ef9 	.word	0x08010ef9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010efe:	69db      	ldr	r3, [r3, #28]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d00b      	beq.n	8010f1c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f0a:	69db      	ldr	r3, [r3, #28]
 8010f0c:	687a      	ldr	r2, [r7, #4]
 8010f0e:	7c12      	ldrb	r2, [r2, #16]
 8010f10:	f107 0108 	add.w	r1, r7, #8
 8010f14:	4610      	mov	r0, r2
 8010f16:	4798      	blx	r3
 8010f18:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010f1a:	e126      	b.n	801116a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010f1c:	6839      	ldr	r1, [r7, #0]
 8010f1e:	6878      	ldr	r0, [r7, #4]
 8010f20:	f000 fb27 	bl	8011572 <USBD_CtlError>
        err++;
 8010f24:	7afb      	ldrb	r3, [r7, #11]
 8010f26:	3301      	adds	r3, #1
 8010f28:	72fb      	strb	r3, [r7, #11]
      break;
 8010f2a:	e11e      	b.n	801116a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	687a      	ldr	r2, [r7, #4]
 8010f36:	7c12      	ldrb	r2, [r2, #16]
 8010f38:	f107 0108 	add.w	r1, r7, #8
 8010f3c:	4610      	mov	r0, r2
 8010f3e:	4798      	blx	r3
 8010f40:	60f8      	str	r0, [r7, #12]
      break;
 8010f42:	e112      	b.n	801116a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	7c1b      	ldrb	r3, [r3, #16]
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d10d      	bne.n	8010f68 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f54:	f107 0208 	add.w	r2, r7, #8
 8010f58:	4610      	mov	r0, r2
 8010f5a:	4798      	blx	r3
 8010f5c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010f5e:	68fb      	ldr	r3, [r7, #12]
 8010f60:	3301      	adds	r3, #1
 8010f62:	2202      	movs	r2, #2
 8010f64:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8010f66:	e100      	b.n	801116a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f70:	f107 0208 	add.w	r2, r7, #8
 8010f74:	4610      	mov	r0, r2
 8010f76:	4798      	blx	r3
 8010f78:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010f7a:	68fb      	ldr	r3, [r7, #12]
 8010f7c:	3301      	adds	r3, #1
 8010f7e:	2202      	movs	r2, #2
 8010f80:	701a      	strb	r2, [r3, #0]
      break;
 8010f82:	e0f2      	b.n	801116a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8010f84:	683b      	ldr	r3, [r7, #0]
 8010f86:	885b      	ldrh	r3, [r3, #2]
 8010f88:	b2db      	uxtb	r3, r3
 8010f8a:	2b05      	cmp	r3, #5
 8010f8c:	f200 80ac 	bhi.w	80110e8 <USBD_GetDescriptor+0x258>
 8010f90:	a201      	add	r2, pc, #4	@ (adr r2, 8010f98 <USBD_GetDescriptor+0x108>)
 8010f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f96:	bf00      	nop
 8010f98:	08010fb1 	.word	0x08010fb1
 8010f9c:	08010fe5 	.word	0x08010fe5
 8010fa0:	08011019 	.word	0x08011019
 8010fa4:	0801104d 	.word	0x0801104d
 8010fa8:	08011081 	.word	0x08011081
 8010fac:	080110b5 	.word	0x080110b5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010fb6:	685b      	ldr	r3, [r3, #4]
 8010fb8:	2b00      	cmp	r3, #0
 8010fba:	d00b      	beq.n	8010fd4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010fc2:	685b      	ldr	r3, [r3, #4]
 8010fc4:	687a      	ldr	r2, [r7, #4]
 8010fc6:	7c12      	ldrb	r2, [r2, #16]
 8010fc8:	f107 0108 	add.w	r1, r7, #8
 8010fcc:	4610      	mov	r0, r2
 8010fce:	4798      	blx	r3
 8010fd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010fd2:	e091      	b.n	80110f8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010fd4:	6839      	ldr	r1, [r7, #0]
 8010fd6:	6878      	ldr	r0, [r7, #4]
 8010fd8:	f000 facb 	bl	8011572 <USBD_CtlError>
            err++;
 8010fdc:	7afb      	ldrb	r3, [r7, #11]
 8010fde:	3301      	adds	r3, #1
 8010fe0:	72fb      	strb	r3, [r7, #11]
          break;
 8010fe2:	e089      	b.n	80110f8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010fea:	689b      	ldr	r3, [r3, #8]
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d00b      	beq.n	8011008 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010ff6:	689b      	ldr	r3, [r3, #8]
 8010ff8:	687a      	ldr	r2, [r7, #4]
 8010ffa:	7c12      	ldrb	r2, [r2, #16]
 8010ffc:	f107 0108 	add.w	r1, r7, #8
 8011000:	4610      	mov	r0, r2
 8011002:	4798      	blx	r3
 8011004:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011006:	e077      	b.n	80110f8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011008:	6839      	ldr	r1, [r7, #0]
 801100a:	6878      	ldr	r0, [r7, #4]
 801100c:	f000 fab1 	bl	8011572 <USBD_CtlError>
            err++;
 8011010:	7afb      	ldrb	r3, [r7, #11]
 8011012:	3301      	adds	r3, #1
 8011014:	72fb      	strb	r3, [r7, #11]
          break;
 8011016:	e06f      	b.n	80110f8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801101e:	68db      	ldr	r3, [r3, #12]
 8011020:	2b00      	cmp	r3, #0
 8011022:	d00b      	beq.n	801103c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801102a:	68db      	ldr	r3, [r3, #12]
 801102c:	687a      	ldr	r2, [r7, #4]
 801102e:	7c12      	ldrb	r2, [r2, #16]
 8011030:	f107 0108 	add.w	r1, r7, #8
 8011034:	4610      	mov	r0, r2
 8011036:	4798      	blx	r3
 8011038:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801103a:	e05d      	b.n	80110f8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801103c:	6839      	ldr	r1, [r7, #0]
 801103e:	6878      	ldr	r0, [r7, #4]
 8011040:	f000 fa97 	bl	8011572 <USBD_CtlError>
            err++;
 8011044:	7afb      	ldrb	r3, [r7, #11]
 8011046:	3301      	adds	r3, #1
 8011048:	72fb      	strb	r3, [r7, #11]
          break;
 801104a:	e055      	b.n	80110f8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011052:	691b      	ldr	r3, [r3, #16]
 8011054:	2b00      	cmp	r3, #0
 8011056:	d00b      	beq.n	8011070 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801105e:	691b      	ldr	r3, [r3, #16]
 8011060:	687a      	ldr	r2, [r7, #4]
 8011062:	7c12      	ldrb	r2, [r2, #16]
 8011064:	f107 0108 	add.w	r1, r7, #8
 8011068:	4610      	mov	r0, r2
 801106a:	4798      	blx	r3
 801106c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801106e:	e043      	b.n	80110f8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011070:	6839      	ldr	r1, [r7, #0]
 8011072:	6878      	ldr	r0, [r7, #4]
 8011074:	f000 fa7d 	bl	8011572 <USBD_CtlError>
            err++;
 8011078:	7afb      	ldrb	r3, [r7, #11]
 801107a:	3301      	adds	r3, #1
 801107c:	72fb      	strb	r3, [r7, #11]
          break;
 801107e:	e03b      	b.n	80110f8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011086:	695b      	ldr	r3, [r3, #20]
 8011088:	2b00      	cmp	r3, #0
 801108a:	d00b      	beq.n	80110a4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011092:	695b      	ldr	r3, [r3, #20]
 8011094:	687a      	ldr	r2, [r7, #4]
 8011096:	7c12      	ldrb	r2, [r2, #16]
 8011098:	f107 0108 	add.w	r1, r7, #8
 801109c:	4610      	mov	r0, r2
 801109e:	4798      	blx	r3
 80110a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80110a2:	e029      	b.n	80110f8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80110a4:	6839      	ldr	r1, [r7, #0]
 80110a6:	6878      	ldr	r0, [r7, #4]
 80110a8:	f000 fa63 	bl	8011572 <USBD_CtlError>
            err++;
 80110ac:	7afb      	ldrb	r3, [r7, #11]
 80110ae:	3301      	adds	r3, #1
 80110b0:	72fb      	strb	r3, [r7, #11]
          break;
 80110b2:	e021      	b.n	80110f8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80110ba:	699b      	ldr	r3, [r3, #24]
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d00b      	beq.n	80110d8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80110c6:	699b      	ldr	r3, [r3, #24]
 80110c8:	687a      	ldr	r2, [r7, #4]
 80110ca:	7c12      	ldrb	r2, [r2, #16]
 80110cc:	f107 0108 	add.w	r1, r7, #8
 80110d0:	4610      	mov	r0, r2
 80110d2:	4798      	blx	r3
 80110d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80110d6:	e00f      	b.n	80110f8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80110d8:	6839      	ldr	r1, [r7, #0]
 80110da:	6878      	ldr	r0, [r7, #4]
 80110dc:	f000 fa49 	bl	8011572 <USBD_CtlError>
            err++;
 80110e0:	7afb      	ldrb	r3, [r7, #11]
 80110e2:	3301      	adds	r3, #1
 80110e4:	72fb      	strb	r3, [r7, #11]
          break;
 80110e6:	e007      	b.n	80110f8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80110e8:	6839      	ldr	r1, [r7, #0]
 80110ea:	6878      	ldr	r0, [r7, #4]
 80110ec:	f000 fa41 	bl	8011572 <USBD_CtlError>
          err++;
 80110f0:	7afb      	ldrb	r3, [r7, #11]
 80110f2:	3301      	adds	r3, #1
 80110f4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80110f6:	bf00      	nop
      }
      break;
 80110f8:	e037      	b.n	801116a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	7c1b      	ldrb	r3, [r3, #16]
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d109      	bne.n	8011116 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011108:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801110a:	f107 0208 	add.w	r2, r7, #8
 801110e:	4610      	mov	r0, r2
 8011110:	4798      	blx	r3
 8011112:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011114:	e029      	b.n	801116a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8011116:	6839      	ldr	r1, [r7, #0]
 8011118:	6878      	ldr	r0, [r7, #4]
 801111a:	f000 fa2a 	bl	8011572 <USBD_CtlError>
        err++;
 801111e:	7afb      	ldrb	r3, [r7, #11]
 8011120:	3301      	adds	r3, #1
 8011122:	72fb      	strb	r3, [r7, #11]
      break;
 8011124:	e021      	b.n	801116a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	7c1b      	ldrb	r3, [r3, #16]
 801112a:	2b00      	cmp	r3, #0
 801112c:	d10d      	bne.n	801114a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011136:	f107 0208 	add.w	r2, r7, #8
 801113a:	4610      	mov	r0, r2
 801113c:	4798      	blx	r3
 801113e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	3301      	adds	r3, #1
 8011144:	2207      	movs	r2, #7
 8011146:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011148:	e00f      	b.n	801116a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801114a:	6839      	ldr	r1, [r7, #0]
 801114c:	6878      	ldr	r0, [r7, #4]
 801114e:	f000 fa10 	bl	8011572 <USBD_CtlError>
        err++;
 8011152:	7afb      	ldrb	r3, [r7, #11]
 8011154:	3301      	adds	r3, #1
 8011156:	72fb      	strb	r3, [r7, #11]
      break;
 8011158:	e007      	b.n	801116a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801115a:	6839      	ldr	r1, [r7, #0]
 801115c:	6878      	ldr	r0, [r7, #4]
 801115e:	f000 fa08 	bl	8011572 <USBD_CtlError>
      err++;
 8011162:	7afb      	ldrb	r3, [r7, #11]
 8011164:	3301      	adds	r3, #1
 8011166:	72fb      	strb	r3, [r7, #11]
      break;
 8011168:	bf00      	nop
  }

  if (err != 0U)
 801116a:	7afb      	ldrb	r3, [r7, #11]
 801116c:	2b00      	cmp	r3, #0
 801116e:	d11e      	bne.n	80111ae <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8011170:	683b      	ldr	r3, [r7, #0]
 8011172:	88db      	ldrh	r3, [r3, #6]
 8011174:	2b00      	cmp	r3, #0
 8011176:	d016      	beq.n	80111a6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8011178:	893b      	ldrh	r3, [r7, #8]
 801117a:	2b00      	cmp	r3, #0
 801117c:	d00e      	beq.n	801119c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801117e:	683b      	ldr	r3, [r7, #0]
 8011180:	88da      	ldrh	r2, [r3, #6]
 8011182:	893b      	ldrh	r3, [r7, #8]
 8011184:	4293      	cmp	r3, r2
 8011186:	bf28      	it	cs
 8011188:	4613      	movcs	r3, r2
 801118a:	b29b      	uxth	r3, r3
 801118c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801118e:	893b      	ldrh	r3, [r7, #8]
 8011190:	461a      	mov	r2, r3
 8011192:	68f9      	ldr	r1, [r7, #12]
 8011194:	6878      	ldr	r0, [r7, #4]
 8011196:	f000 fa69 	bl	801166c <USBD_CtlSendData>
 801119a:	e009      	b.n	80111b0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801119c:	6839      	ldr	r1, [r7, #0]
 801119e:	6878      	ldr	r0, [r7, #4]
 80111a0:	f000 f9e7 	bl	8011572 <USBD_CtlError>
 80111a4:	e004      	b.n	80111b0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80111a6:	6878      	ldr	r0, [r7, #4]
 80111a8:	f000 faba 	bl	8011720 <USBD_CtlSendStatus>
 80111ac:	e000      	b.n	80111b0 <USBD_GetDescriptor+0x320>
    return;
 80111ae:	bf00      	nop
  }
}
 80111b0:	3710      	adds	r7, #16
 80111b2:	46bd      	mov	sp, r7
 80111b4:	bd80      	pop	{r7, pc}
 80111b6:	bf00      	nop

080111b8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80111b8:	b580      	push	{r7, lr}
 80111ba:	b084      	sub	sp, #16
 80111bc:	af00      	add	r7, sp, #0
 80111be:	6078      	str	r0, [r7, #4]
 80111c0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80111c2:	683b      	ldr	r3, [r7, #0]
 80111c4:	889b      	ldrh	r3, [r3, #4]
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d131      	bne.n	801122e <USBD_SetAddress+0x76>
 80111ca:	683b      	ldr	r3, [r7, #0]
 80111cc:	88db      	ldrh	r3, [r3, #6]
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d12d      	bne.n	801122e <USBD_SetAddress+0x76>
 80111d2:	683b      	ldr	r3, [r7, #0]
 80111d4:	885b      	ldrh	r3, [r3, #2]
 80111d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80111d8:	d829      	bhi.n	801122e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80111da:	683b      	ldr	r3, [r7, #0]
 80111dc:	885b      	ldrh	r3, [r3, #2]
 80111de:	b2db      	uxtb	r3, r3
 80111e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80111e4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80111ec:	b2db      	uxtb	r3, r3
 80111ee:	2b03      	cmp	r3, #3
 80111f0:	d104      	bne.n	80111fc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80111f2:	6839      	ldr	r1, [r7, #0]
 80111f4:	6878      	ldr	r0, [r7, #4]
 80111f6:	f000 f9bc 	bl	8011572 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80111fa:	e01d      	b.n	8011238 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	7bfa      	ldrb	r2, [r7, #15]
 8011200:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8011204:	7bfb      	ldrb	r3, [r7, #15]
 8011206:	4619      	mov	r1, r3
 8011208:	6878      	ldr	r0, [r7, #4]
 801120a:	f000 ff21 	bl	8012050 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801120e:	6878      	ldr	r0, [r7, #4]
 8011210:	f000 fa86 	bl	8011720 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8011214:	7bfb      	ldrb	r3, [r7, #15]
 8011216:	2b00      	cmp	r3, #0
 8011218:	d004      	beq.n	8011224 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	2202      	movs	r2, #2
 801121e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011222:	e009      	b.n	8011238 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	2201      	movs	r2, #1
 8011228:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801122c:	e004      	b.n	8011238 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801122e:	6839      	ldr	r1, [r7, #0]
 8011230:	6878      	ldr	r0, [r7, #4]
 8011232:	f000 f99e 	bl	8011572 <USBD_CtlError>
  }
}
 8011236:	bf00      	nop
 8011238:	bf00      	nop
 801123a:	3710      	adds	r7, #16
 801123c:	46bd      	mov	sp, r7
 801123e:	bd80      	pop	{r7, pc}

08011240 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011240:	b580      	push	{r7, lr}
 8011242:	b084      	sub	sp, #16
 8011244:	af00      	add	r7, sp, #0
 8011246:	6078      	str	r0, [r7, #4]
 8011248:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801124a:	2300      	movs	r3, #0
 801124c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801124e:	683b      	ldr	r3, [r7, #0]
 8011250:	885b      	ldrh	r3, [r3, #2]
 8011252:	b2da      	uxtb	r2, r3
 8011254:	4b4e      	ldr	r3, [pc, #312]	@ (8011390 <USBD_SetConfig+0x150>)
 8011256:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8011258:	4b4d      	ldr	r3, [pc, #308]	@ (8011390 <USBD_SetConfig+0x150>)
 801125a:	781b      	ldrb	r3, [r3, #0]
 801125c:	2b01      	cmp	r3, #1
 801125e:	d905      	bls.n	801126c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8011260:	6839      	ldr	r1, [r7, #0]
 8011262:	6878      	ldr	r0, [r7, #4]
 8011264:	f000 f985 	bl	8011572 <USBD_CtlError>
    return USBD_FAIL;
 8011268:	2303      	movs	r3, #3
 801126a:	e08c      	b.n	8011386 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011272:	b2db      	uxtb	r3, r3
 8011274:	2b02      	cmp	r3, #2
 8011276:	d002      	beq.n	801127e <USBD_SetConfig+0x3e>
 8011278:	2b03      	cmp	r3, #3
 801127a:	d029      	beq.n	80112d0 <USBD_SetConfig+0x90>
 801127c:	e075      	b.n	801136a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801127e:	4b44      	ldr	r3, [pc, #272]	@ (8011390 <USBD_SetConfig+0x150>)
 8011280:	781b      	ldrb	r3, [r3, #0]
 8011282:	2b00      	cmp	r3, #0
 8011284:	d020      	beq.n	80112c8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8011286:	4b42      	ldr	r3, [pc, #264]	@ (8011390 <USBD_SetConfig+0x150>)
 8011288:	781b      	ldrb	r3, [r3, #0]
 801128a:	461a      	mov	r2, r3
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011290:	4b3f      	ldr	r3, [pc, #252]	@ (8011390 <USBD_SetConfig+0x150>)
 8011292:	781b      	ldrb	r3, [r3, #0]
 8011294:	4619      	mov	r1, r3
 8011296:	6878      	ldr	r0, [r7, #4]
 8011298:	f7fe ffb9 	bl	801020e <USBD_SetClassConfig>
 801129c:	4603      	mov	r3, r0
 801129e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80112a0:	7bfb      	ldrb	r3, [r7, #15]
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d008      	beq.n	80112b8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80112a6:	6839      	ldr	r1, [r7, #0]
 80112a8:	6878      	ldr	r0, [r7, #4]
 80112aa:	f000 f962 	bl	8011572 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	2202      	movs	r2, #2
 80112b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80112b6:	e065      	b.n	8011384 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80112b8:	6878      	ldr	r0, [r7, #4]
 80112ba:	f000 fa31 	bl	8011720 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	2203      	movs	r2, #3
 80112c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80112c6:	e05d      	b.n	8011384 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80112c8:	6878      	ldr	r0, [r7, #4]
 80112ca:	f000 fa29 	bl	8011720 <USBD_CtlSendStatus>
      break;
 80112ce:	e059      	b.n	8011384 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80112d0:	4b2f      	ldr	r3, [pc, #188]	@ (8011390 <USBD_SetConfig+0x150>)
 80112d2:	781b      	ldrb	r3, [r3, #0]
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d112      	bne.n	80112fe <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	2202      	movs	r2, #2
 80112dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80112e0:	4b2b      	ldr	r3, [pc, #172]	@ (8011390 <USBD_SetConfig+0x150>)
 80112e2:	781b      	ldrb	r3, [r3, #0]
 80112e4:	461a      	mov	r2, r3
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80112ea:	4b29      	ldr	r3, [pc, #164]	@ (8011390 <USBD_SetConfig+0x150>)
 80112ec:	781b      	ldrb	r3, [r3, #0]
 80112ee:	4619      	mov	r1, r3
 80112f0:	6878      	ldr	r0, [r7, #4]
 80112f2:	f7fe ffa8 	bl	8010246 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80112f6:	6878      	ldr	r0, [r7, #4]
 80112f8:	f000 fa12 	bl	8011720 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80112fc:	e042      	b.n	8011384 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80112fe:	4b24      	ldr	r3, [pc, #144]	@ (8011390 <USBD_SetConfig+0x150>)
 8011300:	781b      	ldrb	r3, [r3, #0]
 8011302:	461a      	mov	r2, r3
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	685b      	ldr	r3, [r3, #4]
 8011308:	429a      	cmp	r2, r3
 801130a:	d02a      	beq.n	8011362 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	685b      	ldr	r3, [r3, #4]
 8011310:	b2db      	uxtb	r3, r3
 8011312:	4619      	mov	r1, r3
 8011314:	6878      	ldr	r0, [r7, #4]
 8011316:	f7fe ff96 	bl	8010246 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801131a:	4b1d      	ldr	r3, [pc, #116]	@ (8011390 <USBD_SetConfig+0x150>)
 801131c:	781b      	ldrb	r3, [r3, #0]
 801131e:	461a      	mov	r2, r3
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011324:	4b1a      	ldr	r3, [pc, #104]	@ (8011390 <USBD_SetConfig+0x150>)
 8011326:	781b      	ldrb	r3, [r3, #0]
 8011328:	4619      	mov	r1, r3
 801132a:	6878      	ldr	r0, [r7, #4]
 801132c:	f7fe ff6f 	bl	801020e <USBD_SetClassConfig>
 8011330:	4603      	mov	r3, r0
 8011332:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8011334:	7bfb      	ldrb	r3, [r7, #15]
 8011336:	2b00      	cmp	r3, #0
 8011338:	d00f      	beq.n	801135a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801133a:	6839      	ldr	r1, [r7, #0]
 801133c:	6878      	ldr	r0, [r7, #4]
 801133e:	f000 f918 	bl	8011572 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	685b      	ldr	r3, [r3, #4]
 8011346:	b2db      	uxtb	r3, r3
 8011348:	4619      	mov	r1, r3
 801134a:	6878      	ldr	r0, [r7, #4]
 801134c:	f7fe ff7b 	bl	8010246 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	2202      	movs	r2, #2
 8011354:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011358:	e014      	b.n	8011384 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801135a:	6878      	ldr	r0, [r7, #4]
 801135c:	f000 f9e0 	bl	8011720 <USBD_CtlSendStatus>
      break;
 8011360:	e010      	b.n	8011384 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011362:	6878      	ldr	r0, [r7, #4]
 8011364:	f000 f9dc 	bl	8011720 <USBD_CtlSendStatus>
      break;
 8011368:	e00c      	b.n	8011384 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801136a:	6839      	ldr	r1, [r7, #0]
 801136c:	6878      	ldr	r0, [r7, #4]
 801136e:	f000 f900 	bl	8011572 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011372:	4b07      	ldr	r3, [pc, #28]	@ (8011390 <USBD_SetConfig+0x150>)
 8011374:	781b      	ldrb	r3, [r3, #0]
 8011376:	4619      	mov	r1, r3
 8011378:	6878      	ldr	r0, [r7, #4]
 801137a:	f7fe ff64 	bl	8010246 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801137e:	2303      	movs	r3, #3
 8011380:	73fb      	strb	r3, [r7, #15]
      break;
 8011382:	bf00      	nop
  }

  return ret;
 8011384:	7bfb      	ldrb	r3, [r7, #15]
}
 8011386:	4618      	mov	r0, r3
 8011388:	3710      	adds	r7, #16
 801138a:	46bd      	mov	sp, r7
 801138c:	bd80      	pop	{r7, pc}
 801138e:	bf00      	nop
 8011390:	24000a30 	.word	0x24000a30

08011394 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011394:	b580      	push	{r7, lr}
 8011396:	b082      	sub	sp, #8
 8011398:	af00      	add	r7, sp, #0
 801139a:	6078      	str	r0, [r7, #4]
 801139c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801139e:	683b      	ldr	r3, [r7, #0]
 80113a0:	88db      	ldrh	r3, [r3, #6]
 80113a2:	2b01      	cmp	r3, #1
 80113a4:	d004      	beq.n	80113b0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80113a6:	6839      	ldr	r1, [r7, #0]
 80113a8:	6878      	ldr	r0, [r7, #4]
 80113aa:	f000 f8e2 	bl	8011572 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80113ae:	e023      	b.n	80113f8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80113b6:	b2db      	uxtb	r3, r3
 80113b8:	2b02      	cmp	r3, #2
 80113ba:	dc02      	bgt.n	80113c2 <USBD_GetConfig+0x2e>
 80113bc:	2b00      	cmp	r3, #0
 80113be:	dc03      	bgt.n	80113c8 <USBD_GetConfig+0x34>
 80113c0:	e015      	b.n	80113ee <USBD_GetConfig+0x5a>
 80113c2:	2b03      	cmp	r3, #3
 80113c4:	d00b      	beq.n	80113de <USBD_GetConfig+0x4a>
 80113c6:	e012      	b.n	80113ee <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	2200      	movs	r2, #0
 80113cc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	3308      	adds	r3, #8
 80113d2:	2201      	movs	r2, #1
 80113d4:	4619      	mov	r1, r3
 80113d6:	6878      	ldr	r0, [r7, #4]
 80113d8:	f000 f948 	bl	801166c <USBD_CtlSendData>
        break;
 80113dc:	e00c      	b.n	80113f8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	3304      	adds	r3, #4
 80113e2:	2201      	movs	r2, #1
 80113e4:	4619      	mov	r1, r3
 80113e6:	6878      	ldr	r0, [r7, #4]
 80113e8:	f000 f940 	bl	801166c <USBD_CtlSendData>
        break;
 80113ec:	e004      	b.n	80113f8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80113ee:	6839      	ldr	r1, [r7, #0]
 80113f0:	6878      	ldr	r0, [r7, #4]
 80113f2:	f000 f8be 	bl	8011572 <USBD_CtlError>
        break;
 80113f6:	bf00      	nop
}
 80113f8:	bf00      	nop
 80113fa:	3708      	adds	r7, #8
 80113fc:	46bd      	mov	sp, r7
 80113fe:	bd80      	pop	{r7, pc}

08011400 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011400:	b580      	push	{r7, lr}
 8011402:	b082      	sub	sp, #8
 8011404:	af00      	add	r7, sp, #0
 8011406:	6078      	str	r0, [r7, #4]
 8011408:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011410:	b2db      	uxtb	r3, r3
 8011412:	3b01      	subs	r3, #1
 8011414:	2b02      	cmp	r3, #2
 8011416:	d81e      	bhi.n	8011456 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8011418:	683b      	ldr	r3, [r7, #0]
 801141a:	88db      	ldrh	r3, [r3, #6]
 801141c:	2b02      	cmp	r3, #2
 801141e:	d004      	beq.n	801142a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8011420:	6839      	ldr	r1, [r7, #0]
 8011422:	6878      	ldr	r0, [r7, #4]
 8011424:	f000 f8a5 	bl	8011572 <USBD_CtlError>
        break;
 8011428:	e01a      	b.n	8011460 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	2201      	movs	r2, #1
 801142e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8011436:	2b00      	cmp	r3, #0
 8011438:	d005      	beq.n	8011446 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	68db      	ldr	r3, [r3, #12]
 801143e:	f043 0202 	orr.w	r2, r3, #2
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	330c      	adds	r3, #12
 801144a:	2202      	movs	r2, #2
 801144c:	4619      	mov	r1, r3
 801144e:	6878      	ldr	r0, [r7, #4]
 8011450:	f000 f90c 	bl	801166c <USBD_CtlSendData>
      break;
 8011454:	e004      	b.n	8011460 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8011456:	6839      	ldr	r1, [r7, #0]
 8011458:	6878      	ldr	r0, [r7, #4]
 801145a:	f000 f88a 	bl	8011572 <USBD_CtlError>
      break;
 801145e:	bf00      	nop
  }
}
 8011460:	bf00      	nop
 8011462:	3708      	adds	r7, #8
 8011464:	46bd      	mov	sp, r7
 8011466:	bd80      	pop	{r7, pc}

08011468 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011468:	b580      	push	{r7, lr}
 801146a:	b082      	sub	sp, #8
 801146c:	af00      	add	r7, sp, #0
 801146e:	6078      	str	r0, [r7, #4]
 8011470:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011472:	683b      	ldr	r3, [r7, #0]
 8011474:	885b      	ldrh	r3, [r3, #2]
 8011476:	2b01      	cmp	r3, #1
 8011478:	d107      	bne.n	801148a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	2201      	movs	r2, #1
 801147e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8011482:	6878      	ldr	r0, [r7, #4]
 8011484:	f000 f94c 	bl	8011720 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8011488:	e013      	b.n	80114b2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801148a:	683b      	ldr	r3, [r7, #0]
 801148c:	885b      	ldrh	r3, [r3, #2]
 801148e:	2b02      	cmp	r3, #2
 8011490:	d10b      	bne.n	80114aa <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8011492:	683b      	ldr	r3, [r7, #0]
 8011494:	889b      	ldrh	r3, [r3, #4]
 8011496:	0a1b      	lsrs	r3, r3, #8
 8011498:	b29b      	uxth	r3, r3
 801149a:	b2da      	uxtb	r2, r3
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80114a2:	6878      	ldr	r0, [r7, #4]
 80114a4:	f000 f93c 	bl	8011720 <USBD_CtlSendStatus>
}
 80114a8:	e003      	b.n	80114b2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80114aa:	6839      	ldr	r1, [r7, #0]
 80114ac:	6878      	ldr	r0, [r7, #4]
 80114ae:	f000 f860 	bl	8011572 <USBD_CtlError>
}
 80114b2:	bf00      	nop
 80114b4:	3708      	adds	r7, #8
 80114b6:	46bd      	mov	sp, r7
 80114b8:	bd80      	pop	{r7, pc}

080114ba <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80114ba:	b580      	push	{r7, lr}
 80114bc:	b082      	sub	sp, #8
 80114be:	af00      	add	r7, sp, #0
 80114c0:	6078      	str	r0, [r7, #4]
 80114c2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80114ca:	b2db      	uxtb	r3, r3
 80114cc:	3b01      	subs	r3, #1
 80114ce:	2b02      	cmp	r3, #2
 80114d0:	d80b      	bhi.n	80114ea <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80114d2:	683b      	ldr	r3, [r7, #0]
 80114d4:	885b      	ldrh	r3, [r3, #2]
 80114d6:	2b01      	cmp	r3, #1
 80114d8:	d10c      	bne.n	80114f4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	2200      	movs	r2, #0
 80114de:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80114e2:	6878      	ldr	r0, [r7, #4]
 80114e4:	f000 f91c 	bl	8011720 <USBD_CtlSendStatus>
      }
      break;
 80114e8:	e004      	b.n	80114f4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80114ea:	6839      	ldr	r1, [r7, #0]
 80114ec:	6878      	ldr	r0, [r7, #4]
 80114ee:	f000 f840 	bl	8011572 <USBD_CtlError>
      break;
 80114f2:	e000      	b.n	80114f6 <USBD_ClrFeature+0x3c>
      break;
 80114f4:	bf00      	nop
  }
}
 80114f6:	bf00      	nop
 80114f8:	3708      	adds	r7, #8
 80114fa:	46bd      	mov	sp, r7
 80114fc:	bd80      	pop	{r7, pc}

080114fe <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80114fe:	b580      	push	{r7, lr}
 8011500:	b084      	sub	sp, #16
 8011502:	af00      	add	r7, sp, #0
 8011504:	6078      	str	r0, [r7, #4]
 8011506:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8011508:	683b      	ldr	r3, [r7, #0]
 801150a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801150c:	68fb      	ldr	r3, [r7, #12]
 801150e:	781a      	ldrb	r2, [r3, #0]
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8011514:	68fb      	ldr	r3, [r7, #12]
 8011516:	3301      	adds	r3, #1
 8011518:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801151a:	68fb      	ldr	r3, [r7, #12]
 801151c:	781a      	ldrb	r2, [r3, #0]
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8011522:	68fb      	ldr	r3, [r7, #12]
 8011524:	3301      	adds	r3, #1
 8011526:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8011528:	68f8      	ldr	r0, [r7, #12]
 801152a:	f7ff fa16 	bl	801095a <SWAPBYTE>
 801152e:	4603      	mov	r3, r0
 8011530:	461a      	mov	r2, r3
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8011536:	68fb      	ldr	r3, [r7, #12]
 8011538:	3301      	adds	r3, #1
 801153a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	3301      	adds	r3, #1
 8011540:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011542:	68f8      	ldr	r0, [r7, #12]
 8011544:	f7ff fa09 	bl	801095a <SWAPBYTE>
 8011548:	4603      	mov	r3, r0
 801154a:	461a      	mov	r2, r3
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011550:	68fb      	ldr	r3, [r7, #12]
 8011552:	3301      	adds	r3, #1
 8011554:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	3301      	adds	r3, #1
 801155a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801155c:	68f8      	ldr	r0, [r7, #12]
 801155e:	f7ff f9fc 	bl	801095a <SWAPBYTE>
 8011562:	4603      	mov	r3, r0
 8011564:	461a      	mov	r2, r3
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	80da      	strh	r2, [r3, #6]
}
 801156a:	bf00      	nop
 801156c:	3710      	adds	r7, #16
 801156e:	46bd      	mov	sp, r7
 8011570:	bd80      	pop	{r7, pc}

08011572 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011572:	b580      	push	{r7, lr}
 8011574:	b082      	sub	sp, #8
 8011576:	af00      	add	r7, sp, #0
 8011578:	6078      	str	r0, [r7, #4]
 801157a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801157c:	2180      	movs	r1, #128	@ 0x80
 801157e:	6878      	ldr	r0, [r7, #4]
 8011580:	f000 fcfc 	bl	8011f7c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8011584:	2100      	movs	r1, #0
 8011586:	6878      	ldr	r0, [r7, #4]
 8011588:	f000 fcf8 	bl	8011f7c <USBD_LL_StallEP>
}
 801158c:	bf00      	nop
 801158e:	3708      	adds	r7, #8
 8011590:	46bd      	mov	sp, r7
 8011592:	bd80      	pop	{r7, pc}

08011594 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8011594:	b580      	push	{r7, lr}
 8011596:	b086      	sub	sp, #24
 8011598:	af00      	add	r7, sp, #0
 801159a:	60f8      	str	r0, [r7, #12]
 801159c:	60b9      	str	r1, [r7, #8]
 801159e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80115a0:	2300      	movs	r3, #0
 80115a2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80115a4:	68fb      	ldr	r3, [r7, #12]
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d042      	beq.n	8011630 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80115aa:	68fb      	ldr	r3, [r7, #12]
 80115ac:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80115ae:	6938      	ldr	r0, [r7, #16]
 80115b0:	f000 f842 	bl	8011638 <USBD_GetLen>
 80115b4:	4603      	mov	r3, r0
 80115b6:	3301      	adds	r3, #1
 80115b8:	005b      	lsls	r3, r3, #1
 80115ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80115be:	d808      	bhi.n	80115d2 <USBD_GetString+0x3e>
 80115c0:	6938      	ldr	r0, [r7, #16]
 80115c2:	f000 f839 	bl	8011638 <USBD_GetLen>
 80115c6:	4603      	mov	r3, r0
 80115c8:	3301      	adds	r3, #1
 80115ca:	b29b      	uxth	r3, r3
 80115cc:	005b      	lsls	r3, r3, #1
 80115ce:	b29a      	uxth	r2, r3
 80115d0:	e001      	b.n	80115d6 <USBD_GetString+0x42>
 80115d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80115da:	7dfb      	ldrb	r3, [r7, #23]
 80115dc:	68ba      	ldr	r2, [r7, #8]
 80115de:	4413      	add	r3, r2
 80115e0:	687a      	ldr	r2, [r7, #4]
 80115e2:	7812      	ldrb	r2, [r2, #0]
 80115e4:	701a      	strb	r2, [r3, #0]
  idx++;
 80115e6:	7dfb      	ldrb	r3, [r7, #23]
 80115e8:	3301      	adds	r3, #1
 80115ea:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80115ec:	7dfb      	ldrb	r3, [r7, #23]
 80115ee:	68ba      	ldr	r2, [r7, #8]
 80115f0:	4413      	add	r3, r2
 80115f2:	2203      	movs	r2, #3
 80115f4:	701a      	strb	r2, [r3, #0]
  idx++;
 80115f6:	7dfb      	ldrb	r3, [r7, #23]
 80115f8:	3301      	adds	r3, #1
 80115fa:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80115fc:	e013      	b.n	8011626 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80115fe:	7dfb      	ldrb	r3, [r7, #23]
 8011600:	68ba      	ldr	r2, [r7, #8]
 8011602:	4413      	add	r3, r2
 8011604:	693a      	ldr	r2, [r7, #16]
 8011606:	7812      	ldrb	r2, [r2, #0]
 8011608:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801160a:	693b      	ldr	r3, [r7, #16]
 801160c:	3301      	adds	r3, #1
 801160e:	613b      	str	r3, [r7, #16]
    idx++;
 8011610:	7dfb      	ldrb	r3, [r7, #23]
 8011612:	3301      	adds	r3, #1
 8011614:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8011616:	7dfb      	ldrb	r3, [r7, #23]
 8011618:	68ba      	ldr	r2, [r7, #8]
 801161a:	4413      	add	r3, r2
 801161c:	2200      	movs	r2, #0
 801161e:	701a      	strb	r2, [r3, #0]
    idx++;
 8011620:	7dfb      	ldrb	r3, [r7, #23]
 8011622:	3301      	adds	r3, #1
 8011624:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8011626:	693b      	ldr	r3, [r7, #16]
 8011628:	781b      	ldrb	r3, [r3, #0]
 801162a:	2b00      	cmp	r3, #0
 801162c:	d1e7      	bne.n	80115fe <USBD_GetString+0x6a>
 801162e:	e000      	b.n	8011632 <USBD_GetString+0x9e>
    return;
 8011630:	bf00      	nop
  }
}
 8011632:	3718      	adds	r7, #24
 8011634:	46bd      	mov	sp, r7
 8011636:	bd80      	pop	{r7, pc}

08011638 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8011638:	b480      	push	{r7}
 801163a:	b085      	sub	sp, #20
 801163c:	af00      	add	r7, sp, #0
 801163e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8011640:	2300      	movs	r3, #0
 8011642:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011648:	e005      	b.n	8011656 <USBD_GetLen+0x1e>
  {
    len++;
 801164a:	7bfb      	ldrb	r3, [r7, #15]
 801164c:	3301      	adds	r3, #1
 801164e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8011650:	68bb      	ldr	r3, [r7, #8]
 8011652:	3301      	adds	r3, #1
 8011654:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8011656:	68bb      	ldr	r3, [r7, #8]
 8011658:	781b      	ldrb	r3, [r3, #0]
 801165a:	2b00      	cmp	r3, #0
 801165c:	d1f5      	bne.n	801164a <USBD_GetLen+0x12>
  }

  return len;
 801165e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011660:	4618      	mov	r0, r3
 8011662:	3714      	adds	r7, #20
 8011664:	46bd      	mov	sp, r7
 8011666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801166a:	4770      	bx	lr

0801166c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801166c:	b580      	push	{r7, lr}
 801166e:	b084      	sub	sp, #16
 8011670:	af00      	add	r7, sp, #0
 8011672:	60f8      	str	r0, [r7, #12]
 8011674:	60b9      	str	r1, [r7, #8]
 8011676:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011678:	68fb      	ldr	r3, [r7, #12]
 801167a:	2202      	movs	r2, #2
 801167c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8011680:	68fb      	ldr	r3, [r7, #12]
 8011682:	687a      	ldr	r2, [r7, #4]
 8011684:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8011686:	68fb      	ldr	r3, [r7, #12]
 8011688:	687a      	ldr	r2, [r7, #4]
 801168a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	68ba      	ldr	r2, [r7, #8]
 8011690:	2100      	movs	r1, #0
 8011692:	68f8      	ldr	r0, [r7, #12]
 8011694:	f000 fcfb 	bl	801208e <USBD_LL_Transmit>

  return USBD_OK;
 8011698:	2300      	movs	r3, #0
}
 801169a:	4618      	mov	r0, r3
 801169c:	3710      	adds	r7, #16
 801169e:	46bd      	mov	sp, r7
 80116a0:	bd80      	pop	{r7, pc}

080116a2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80116a2:	b580      	push	{r7, lr}
 80116a4:	b084      	sub	sp, #16
 80116a6:	af00      	add	r7, sp, #0
 80116a8:	60f8      	str	r0, [r7, #12]
 80116aa:	60b9      	str	r1, [r7, #8]
 80116ac:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	68ba      	ldr	r2, [r7, #8]
 80116b2:	2100      	movs	r1, #0
 80116b4:	68f8      	ldr	r0, [r7, #12]
 80116b6:	f000 fcea 	bl	801208e <USBD_LL_Transmit>

  return USBD_OK;
 80116ba:	2300      	movs	r3, #0
}
 80116bc:	4618      	mov	r0, r3
 80116be:	3710      	adds	r7, #16
 80116c0:	46bd      	mov	sp, r7
 80116c2:	bd80      	pop	{r7, pc}

080116c4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80116c4:	b580      	push	{r7, lr}
 80116c6:	b084      	sub	sp, #16
 80116c8:	af00      	add	r7, sp, #0
 80116ca:	60f8      	str	r0, [r7, #12]
 80116cc:	60b9      	str	r1, [r7, #8]
 80116ce:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	2203      	movs	r2, #3
 80116d4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80116d8:	68fb      	ldr	r3, [r7, #12]
 80116da:	687a      	ldr	r2, [r7, #4]
 80116dc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80116e0:	68fb      	ldr	r3, [r7, #12]
 80116e2:	687a      	ldr	r2, [r7, #4]
 80116e4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	68ba      	ldr	r2, [r7, #8]
 80116ec:	2100      	movs	r1, #0
 80116ee:	68f8      	ldr	r0, [r7, #12]
 80116f0:	f000 fcee 	bl	80120d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80116f4:	2300      	movs	r3, #0
}
 80116f6:	4618      	mov	r0, r3
 80116f8:	3710      	adds	r7, #16
 80116fa:	46bd      	mov	sp, r7
 80116fc:	bd80      	pop	{r7, pc}

080116fe <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80116fe:	b580      	push	{r7, lr}
 8011700:	b084      	sub	sp, #16
 8011702:	af00      	add	r7, sp, #0
 8011704:	60f8      	str	r0, [r7, #12]
 8011706:	60b9      	str	r1, [r7, #8]
 8011708:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	68ba      	ldr	r2, [r7, #8]
 801170e:	2100      	movs	r1, #0
 8011710:	68f8      	ldr	r0, [r7, #12]
 8011712:	f000 fcdd 	bl	80120d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011716:	2300      	movs	r3, #0
}
 8011718:	4618      	mov	r0, r3
 801171a:	3710      	adds	r7, #16
 801171c:	46bd      	mov	sp, r7
 801171e:	bd80      	pop	{r7, pc}

08011720 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8011720:	b580      	push	{r7, lr}
 8011722:	b082      	sub	sp, #8
 8011724:	af00      	add	r7, sp, #0
 8011726:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	2204      	movs	r2, #4
 801172c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8011730:	2300      	movs	r3, #0
 8011732:	2200      	movs	r2, #0
 8011734:	2100      	movs	r1, #0
 8011736:	6878      	ldr	r0, [r7, #4]
 8011738:	f000 fca9 	bl	801208e <USBD_LL_Transmit>

  return USBD_OK;
 801173c:	2300      	movs	r3, #0
}
 801173e:	4618      	mov	r0, r3
 8011740:	3708      	adds	r7, #8
 8011742:	46bd      	mov	sp, r7
 8011744:	bd80      	pop	{r7, pc}

08011746 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8011746:	b580      	push	{r7, lr}
 8011748:	b082      	sub	sp, #8
 801174a:	af00      	add	r7, sp, #0
 801174c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	2205      	movs	r2, #5
 8011752:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011756:	2300      	movs	r3, #0
 8011758:	2200      	movs	r2, #0
 801175a:	2100      	movs	r1, #0
 801175c:	6878      	ldr	r0, [r7, #4]
 801175e:	f000 fcb7 	bl	80120d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011762:	2300      	movs	r3, #0
}
 8011764:	4618      	mov	r0, r3
 8011766:	3708      	adds	r7, #8
 8011768:	46bd      	mov	sp, r7
 801176a:	bd80      	pop	{r7, pc}

0801176c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801176c:	b580      	push	{r7, lr}
 801176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8011770:	2200      	movs	r2, #0
 8011772:	4913      	ldr	r1, [pc, #76]	@ (80117c0 <MX_USB_DEVICE_Init+0x54>)
 8011774:	4813      	ldr	r0, [pc, #76]	@ (80117c4 <MX_USB_DEVICE_Init+0x58>)
 8011776:	f7fe fccd 	bl	8010114 <USBD_Init>
 801177a:	4603      	mov	r3, r0
 801177c:	2b00      	cmp	r3, #0
 801177e:	d001      	beq.n	8011784 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8011780:	f7ef fd85 	bl	800128e <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8011784:	4910      	ldr	r1, [pc, #64]	@ (80117c8 <MX_USB_DEVICE_Init+0x5c>)
 8011786:	480f      	ldr	r0, [pc, #60]	@ (80117c4 <MX_USB_DEVICE_Init+0x58>)
 8011788:	f7fe fcf4 	bl	8010174 <USBD_RegisterClass>
 801178c:	4603      	mov	r3, r0
 801178e:	2b00      	cmp	r3, #0
 8011790:	d001      	beq.n	8011796 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8011792:	f7ef fd7c 	bl	800128e <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8011796:	490d      	ldr	r1, [pc, #52]	@ (80117cc <MX_USB_DEVICE_Init+0x60>)
 8011798:	480a      	ldr	r0, [pc, #40]	@ (80117c4 <MX_USB_DEVICE_Init+0x58>)
 801179a:	f7fe fc2b 	bl	800fff4 <USBD_CDC_RegisterInterface>
 801179e:	4603      	mov	r3, r0
 80117a0:	2b00      	cmp	r3, #0
 80117a2:	d001      	beq.n	80117a8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80117a4:	f7ef fd73 	bl	800128e <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80117a8:	4806      	ldr	r0, [pc, #24]	@ (80117c4 <MX_USB_DEVICE_Init+0x58>)
 80117aa:	f7fe fd19 	bl	80101e0 <USBD_Start>
 80117ae:	4603      	mov	r3, r0
 80117b0:	2b00      	cmp	r3, #0
 80117b2:	d001      	beq.n	80117b8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80117b4:	f7ef fd6b 	bl	800128e <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80117b8:	f7f6 fbb2 	bl	8007f20 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80117bc:	bf00      	nop
 80117be:	bd80      	pop	{r7, pc}
 80117c0:	240000d8 	.word	0x240000d8
 80117c4:	24000a34 	.word	0x24000a34
 80117c8:	24000044 	.word	0x24000044
 80117cc:	240000c4 	.word	0x240000c4

080117d0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80117d0:	b580      	push	{r7, lr}
 80117d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80117d4:	2200      	movs	r2, #0
 80117d6:	4905      	ldr	r1, [pc, #20]	@ (80117ec <CDC_Init_FS+0x1c>)
 80117d8:	4805      	ldr	r0, [pc, #20]	@ (80117f0 <CDC_Init_FS+0x20>)
 80117da:	f7fe fc25 	bl	8010028 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80117de:	4905      	ldr	r1, [pc, #20]	@ (80117f4 <CDC_Init_FS+0x24>)
 80117e0:	4803      	ldr	r0, [pc, #12]	@ (80117f0 <CDC_Init_FS+0x20>)
 80117e2:	f7fe fc43 	bl	801006c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80117e6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80117e8:	4618      	mov	r0, r3
 80117ea:	bd80      	pop	{r7, pc}
 80117ec:	24001510 	.word	0x24001510
 80117f0:	24000a34 	.word	0x24000a34
 80117f4:	24000d10 	.word	0x24000d10

080117f8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80117f8:	b480      	push	{r7}
 80117fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80117fc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80117fe:	4618      	mov	r0, r3
 8011800:	46bd      	mov	sp, r7
 8011802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011806:	4770      	bx	lr

08011808 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8011808:	b480      	push	{r7}
 801180a:	b083      	sub	sp, #12
 801180c:	af00      	add	r7, sp, #0
 801180e:	4603      	mov	r3, r0
 8011810:	6039      	str	r1, [r7, #0]
 8011812:	71fb      	strb	r3, [r7, #7]
 8011814:	4613      	mov	r3, r2
 8011816:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8011818:	79fb      	ldrb	r3, [r7, #7]
 801181a:	2b23      	cmp	r3, #35	@ 0x23
 801181c:	d84a      	bhi.n	80118b4 <CDC_Control_FS+0xac>
 801181e:	a201      	add	r2, pc, #4	@ (adr r2, 8011824 <CDC_Control_FS+0x1c>)
 8011820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011824:	080118b5 	.word	0x080118b5
 8011828:	080118b5 	.word	0x080118b5
 801182c:	080118b5 	.word	0x080118b5
 8011830:	080118b5 	.word	0x080118b5
 8011834:	080118b5 	.word	0x080118b5
 8011838:	080118b5 	.word	0x080118b5
 801183c:	080118b5 	.word	0x080118b5
 8011840:	080118b5 	.word	0x080118b5
 8011844:	080118b5 	.word	0x080118b5
 8011848:	080118b5 	.word	0x080118b5
 801184c:	080118b5 	.word	0x080118b5
 8011850:	080118b5 	.word	0x080118b5
 8011854:	080118b5 	.word	0x080118b5
 8011858:	080118b5 	.word	0x080118b5
 801185c:	080118b5 	.word	0x080118b5
 8011860:	080118b5 	.word	0x080118b5
 8011864:	080118b5 	.word	0x080118b5
 8011868:	080118b5 	.word	0x080118b5
 801186c:	080118b5 	.word	0x080118b5
 8011870:	080118b5 	.word	0x080118b5
 8011874:	080118b5 	.word	0x080118b5
 8011878:	080118b5 	.word	0x080118b5
 801187c:	080118b5 	.word	0x080118b5
 8011880:	080118b5 	.word	0x080118b5
 8011884:	080118b5 	.word	0x080118b5
 8011888:	080118b5 	.word	0x080118b5
 801188c:	080118b5 	.word	0x080118b5
 8011890:	080118b5 	.word	0x080118b5
 8011894:	080118b5 	.word	0x080118b5
 8011898:	080118b5 	.word	0x080118b5
 801189c:	080118b5 	.word	0x080118b5
 80118a0:	080118b5 	.word	0x080118b5
 80118a4:	080118b5 	.word	0x080118b5
 80118a8:	080118b5 	.word	0x080118b5
 80118ac:	080118b5 	.word	0x080118b5
 80118b0:	080118b5 	.word	0x080118b5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80118b4:	bf00      	nop
  }

  return (USBD_OK);
 80118b6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80118b8:	4618      	mov	r0, r3
 80118ba:	370c      	adds	r7, #12
 80118bc:	46bd      	mov	sp, r7
 80118be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118c2:	4770      	bx	lr

080118c4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80118c4:	b580      	push	{r7, lr}
 80118c6:	b082      	sub	sp, #8
 80118c8:	af00      	add	r7, sp, #0
 80118ca:	6078      	str	r0, [r7, #4]
 80118cc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80118ce:	6879      	ldr	r1, [r7, #4]
 80118d0:	4805      	ldr	r0, [pc, #20]	@ (80118e8 <CDC_Receive_FS+0x24>)
 80118d2:	f7fe fbcb 	bl	801006c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80118d6:	4804      	ldr	r0, [pc, #16]	@ (80118e8 <CDC_Receive_FS+0x24>)
 80118d8:	f7fe fbe6 	bl	80100a8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80118dc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80118de:	4618      	mov	r0, r3
 80118e0:	3708      	adds	r7, #8
 80118e2:	46bd      	mov	sp, r7
 80118e4:	bd80      	pop	{r7, pc}
 80118e6:	bf00      	nop
 80118e8:	24000a34 	.word	0x24000a34

080118ec <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80118ec:	b480      	push	{r7}
 80118ee:	b087      	sub	sp, #28
 80118f0:	af00      	add	r7, sp, #0
 80118f2:	60f8      	str	r0, [r7, #12]
 80118f4:	60b9      	str	r1, [r7, #8]
 80118f6:	4613      	mov	r3, r2
 80118f8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80118fa:	2300      	movs	r3, #0
 80118fc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80118fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011902:	4618      	mov	r0, r3
 8011904:	371c      	adds	r7, #28
 8011906:	46bd      	mov	sp, r7
 8011908:	f85d 7b04 	ldr.w	r7, [sp], #4
 801190c:	4770      	bx	lr
	...

08011910 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011910:	b480      	push	{r7}
 8011912:	b083      	sub	sp, #12
 8011914:	af00      	add	r7, sp, #0
 8011916:	4603      	mov	r3, r0
 8011918:	6039      	str	r1, [r7, #0]
 801191a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801191c:	683b      	ldr	r3, [r7, #0]
 801191e:	2212      	movs	r2, #18
 8011920:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8011922:	4b03      	ldr	r3, [pc, #12]	@ (8011930 <USBD_FS_DeviceDescriptor+0x20>)
}
 8011924:	4618      	mov	r0, r3
 8011926:	370c      	adds	r7, #12
 8011928:	46bd      	mov	sp, r7
 801192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801192e:	4770      	bx	lr
 8011930:	240000f8 	.word	0x240000f8

08011934 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011934:	b480      	push	{r7}
 8011936:	b083      	sub	sp, #12
 8011938:	af00      	add	r7, sp, #0
 801193a:	4603      	mov	r3, r0
 801193c:	6039      	str	r1, [r7, #0]
 801193e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011940:	683b      	ldr	r3, [r7, #0]
 8011942:	2204      	movs	r2, #4
 8011944:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8011946:	4b03      	ldr	r3, [pc, #12]	@ (8011954 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8011948:	4618      	mov	r0, r3
 801194a:	370c      	adds	r7, #12
 801194c:	46bd      	mov	sp, r7
 801194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011952:	4770      	bx	lr
 8011954:	2400010c 	.word	0x2400010c

08011958 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011958:	b580      	push	{r7, lr}
 801195a:	b082      	sub	sp, #8
 801195c:	af00      	add	r7, sp, #0
 801195e:	4603      	mov	r3, r0
 8011960:	6039      	str	r1, [r7, #0]
 8011962:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011964:	79fb      	ldrb	r3, [r7, #7]
 8011966:	2b00      	cmp	r3, #0
 8011968:	d105      	bne.n	8011976 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801196a:	683a      	ldr	r2, [r7, #0]
 801196c:	4907      	ldr	r1, [pc, #28]	@ (801198c <USBD_FS_ProductStrDescriptor+0x34>)
 801196e:	4808      	ldr	r0, [pc, #32]	@ (8011990 <USBD_FS_ProductStrDescriptor+0x38>)
 8011970:	f7ff fe10 	bl	8011594 <USBD_GetString>
 8011974:	e004      	b.n	8011980 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8011976:	683a      	ldr	r2, [r7, #0]
 8011978:	4904      	ldr	r1, [pc, #16]	@ (801198c <USBD_FS_ProductStrDescriptor+0x34>)
 801197a:	4805      	ldr	r0, [pc, #20]	@ (8011990 <USBD_FS_ProductStrDescriptor+0x38>)
 801197c:	f7ff fe0a 	bl	8011594 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011980:	4b02      	ldr	r3, [pc, #8]	@ (801198c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8011982:	4618      	mov	r0, r3
 8011984:	3708      	adds	r7, #8
 8011986:	46bd      	mov	sp, r7
 8011988:	bd80      	pop	{r7, pc}
 801198a:	bf00      	nop
 801198c:	24001d10 	.word	0x24001d10
 8011990:	08014a40 	.word	0x08014a40

08011994 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011994:	b580      	push	{r7, lr}
 8011996:	b082      	sub	sp, #8
 8011998:	af00      	add	r7, sp, #0
 801199a:	4603      	mov	r3, r0
 801199c:	6039      	str	r1, [r7, #0]
 801199e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80119a0:	683a      	ldr	r2, [r7, #0]
 80119a2:	4904      	ldr	r1, [pc, #16]	@ (80119b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80119a4:	4804      	ldr	r0, [pc, #16]	@ (80119b8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80119a6:	f7ff fdf5 	bl	8011594 <USBD_GetString>
  return USBD_StrDesc;
 80119aa:	4b02      	ldr	r3, [pc, #8]	@ (80119b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80119ac:	4618      	mov	r0, r3
 80119ae:	3708      	adds	r7, #8
 80119b0:	46bd      	mov	sp, r7
 80119b2:	bd80      	pop	{r7, pc}
 80119b4:	24001d10 	.word	0x24001d10
 80119b8:	08014a58 	.word	0x08014a58

080119bc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80119bc:	b580      	push	{r7, lr}
 80119be:	b082      	sub	sp, #8
 80119c0:	af00      	add	r7, sp, #0
 80119c2:	4603      	mov	r3, r0
 80119c4:	6039      	str	r1, [r7, #0]
 80119c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80119c8:	683b      	ldr	r3, [r7, #0]
 80119ca:	221a      	movs	r2, #26
 80119cc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80119ce:	f000 f843 	bl	8011a58 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80119d2:	4b02      	ldr	r3, [pc, #8]	@ (80119dc <USBD_FS_SerialStrDescriptor+0x20>)
}
 80119d4:	4618      	mov	r0, r3
 80119d6:	3708      	adds	r7, #8
 80119d8:	46bd      	mov	sp, r7
 80119da:	bd80      	pop	{r7, pc}
 80119dc:	24000110 	.word	0x24000110

080119e0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80119e0:	b580      	push	{r7, lr}
 80119e2:	b082      	sub	sp, #8
 80119e4:	af00      	add	r7, sp, #0
 80119e6:	4603      	mov	r3, r0
 80119e8:	6039      	str	r1, [r7, #0]
 80119ea:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80119ec:	79fb      	ldrb	r3, [r7, #7]
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d105      	bne.n	80119fe <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80119f2:	683a      	ldr	r2, [r7, #0]
 80119f4:	4907      	ldr	r1, [pc, #28]	@ (8011a14 <USBD_FS_ConfigStrDescriptor+0x34>)
 80119f6:	4808      	ldr	r0, [pc, #32]	@ (8011a18 <USBD_FS_ConfigStrDescriptor+0x38>)
 80119f8:	f7ff fdcc 	bl	8011594 <USBD_GetString>
 80119fc:	e004      	b.n	8011a08 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80119fe:	683a      	ldr	r2, [r7, #0]
 8011a00:	4904      	ldr	r1, [pc, #16]	@ (8011a14 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011a02:	4805      	ldr	r0, [pc, #20]	@ (8011a18 <USBD_FS_ConfigStrDescriptor+0x38>)
 8011a04:	f7ff fdc6 	bl	8011594 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011a08:	4b02      	ldr	r3, [pc, #8]	@ (8011a14 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8011a0a:	4618      	mov	r0, r3
 8011a0c:	3708      	adds	r7, #8
 8011a0e:	46bd      	mov	sp, r7
 8011a10:	bd80      	pop	{r7, pc}
 8011a12:	bf00      	nop
 8011a14:	24001d10 	.word	0x24001d10
 8011a18:	08014a6c 	.word	0x08014a6c

08011a1c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011a1c:	b580      	push	{r7, lr}
 8011a1e:	b082      	sub	sp, #8
 8011a20:	af00      	add	r7, sp, #0
 8011a22:	4603      	mov	r3, r0
 8011a24:	6039      	str	r1, [r7, #0]
 8011a26:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011a28:	79fb      	ldrb	r3, [r7, #7]
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d105      	bne.n	8011a3a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011a2e:	683a      	ldr	r2, [r7, #0]
 8011a30:	4907      	ldr	r1, [pc, #28]	@ (8011a50 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011a32:	4808      	ldr	r0, [pc, #32]	@ (8011a54 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011a34:	f7ff fdae 	bl	8011594 <USBD_GetString>
 8011a38:	e004      	b.n	8011a44 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011a3a:	683a      	ldr	r2, [r7, #0]
 8011a3c:	4904      	ldr	r1, [pc, #16]	@ (8011a50 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011a3e:	4805      	ldr	r0, [pc, #20]	@ (8011a54 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011a40:	f7ff fda8 	bl	8011594 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011a44:	4b02      	ldr	r3, [pc, #8]	@ (8011a50 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8011a46:	4618      	mov	r0, r3
 8011a48:	3708      	adds	r7, #8
 8011a4a:	46bd      	mov	sp, r7
 8011a4c:	bd80      	pop	{r7, pc}
 8011a4e:	bf00      	nop
 8011a50:	24001d10 	.word	0x24001d10
 8011a54:	08014a78 	.word	0x08014a78

08011a58 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011a58:	b580      	push	{r7, lr}
 8011a5a:	b084      	sub	sp, #16
 8011a5c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8011a9c <Get_SerialNum+0x44>)
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011a64:	4b0e      	ldr	r3, [pc, #56]	@ (8011aa0 <Get_SerialNum+0x48>)
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8011a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8011aa4 <Get_SerialNum+0x4c>)
 8011a6c:	681b      	ldr	r3, [r3, #0]
 8011a6e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011a70:	68fa      	ldr	r2, [r7, #12]
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	4413      	add	r3, r2
 8011a76:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011a78:	68fb      	ldr	r3, [r7, #12]
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d009      	beq.n	8011a92 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011a7e:	2208      	movs	r2, #8
 8011a80:	4909      	ldr	r1, [pc, #36]	@ (8011aa8 <Get_SerialNum+0x50>)
 8011a82:	68f8      	ldr	r0, [r7, #12]
 8011a84:	f000 f814 	bl	8011ab0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011a88:	2204      	movs	r2, #4
 8011a8a:	4908      	ldr	r1, [pc, #32]	@ (8011aac <Get_SerialNum+0x54>)
 8011a8c:	68b8      	ldr	r0, [r7, #8]
 8011a8e:	f000 f80f 	bl	8011ab0 <IntToUnicode>
  }
}
 8011a92:	bf00      	nop
 8011a94:	3710      	adds	r7, #16
 8011a96:	46bd      	mov	sp, r7
 8011a98:	bd80      	pop	{r7, pc}
 8011a9a:	bf00      	nop
 8011a9c:	1ff1e800 	.word	0x1ff1e800
 8011aa0:	1ff1e804 	.word	0x1ff1e804
 8011aa4:	1ff1e808 	.word	0x1ff1e808
 8011aa8:	24000112 	.word	0x24000112
 8011aac:	24000122 	.word	0x24000122

08011ab0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011ab0:	b480      	push	{r7}
 8011ab2:	b087      	sub	sp, #28
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	60f8      	str	r0, [r7, #12]
 8011ab8:	60b9      	str	r1, [r7, #8]
 8011aba:	4613      	mov	r3, r2
 8011abc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8011abe:	2300      	movs	r3, #0
 8011ac0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8011ac2:	2300      	movs	r3, #0
 8011ac4:	75fb      	strb	r3, [r7, #23]
 8011ac6:	e027      	b.n	8011b18 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8011ac8:	68fb      	ldr	r3, [r7, #12]
 8011aca:	0f1b      	lsrs	r3, r3, #28
 8011acc:	2b09      	cmp	r3, #9
 8011ace:	d80b      	bhi.n	8011ae8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8011ad0:	68fb      	ldr	r3, [r7, #12]
 8011ad2:	0f1b      	lsrs	r3, r3, #28
 8011ad4:	b2da      	uxtb	r2, r3
 8011ad6:	7dfb      	ldrb	r3, [r7, #23]
 8011ad8:	005b      	lsls	r3, r3, #1
 8011ada:	4619      	mov	r1, r3
 8011adc:	68bb      	ldr	r3, [r7, #8]
 8011ade:	440b      	add	r3, r1
 8011ae0:	3230      	adds	r2, #48	@ 0x30
 8011ae2:	b2d2      	uxtb	r2, r2
 8011ae4:	701a      	strb	r2, [r3, #0]
 8011ae6:	e00a      	b.n	8011afe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011ae8:	68fb      	ldr	r3, [r7, #12]
 8011aea:	0f1b      	lsrs	r3, r3, #28
 8011aec:	b2da      	uxtb	r2, r3
 8011aee:	7dfb      	ldrb	r3, [r7, #23]
 8011af0:	005b      	lsls	r3, r3, #1
 8011af2:	4619      	mov	r1, r3
 8011af4:	68bb      	ldr	r3, [r7, #8]
 8011af6:	440b      	add	r3, r1
 8011af8:	3237      	adds	r2, #55	@ 0x37
 8011afa:	b2d2      	uxtb	r2, r2
 8011afc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011afe:	68fb      	ldr	r3, [r7, #12]
 8011b00:	011b      	lsls	r3, r3, #4
 8011b02:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011b04:	7dfb      	ldrb	r3, [r7, #23]
 8011b06:	005b      	lsls	r3, r3, #1
 8011b08:	3301      	adds	r3, #1
 8011b0a:	68ba      	ldr	r2, [r7, #8]
 8011b0c:	4413      	add	r3, r2
 8011b0e:	2200      	movs	r2, #0
 8011b10:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011b12:	7dfb      	ldrb	r3, [r7, #23]
 8011b14:	3301      	adds	r3, #1
 8011b16:	75fb      	strb	r3, [r7, #23]
 8011b18:	7dfa      	ldrb	r2, [r7, #23]
 8011b1a:	79fb      	ldrb	r3, [r7, #7]
 8011b1c:	429a      	cmp	r2, r3
 8011b1e:	d3d3      	bcc.n	8011ac8 <IntToUnicode+0x18>
  }
}
 8011b20:	bf00      	nop
 8011b22:	bf00      	nop
 8011b24:	371c      	adds	r7, #28
 8011b26:	46bd      	mov	sp, r7
 8011b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b2c:	4770      	bx	lr
	...

08011b30 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011b30:	b580      	push	{r7, lr}
 8011b32:	b0ba      	sub	sp, #232	@ 0xe8
 8011b34:	af00      	add	r7, sp, #0
 8011b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011b38:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8011b3c:	2200      	movs	r2, #0
 8011b3e:	601a      	str	r2, [r3, #0]
 8011b40:	605a      	str	r2, [r3, #4]
 8011b42:	609a      	str	r2, [r3, #8]
 8011b44:	60da      	str	r2, [r3, #12]
 8011b46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8011b48:	f107 0310 	add.w	r3, r7, #16
 8011b4c:	22c0      	movs	r2, #192	@ 0xc0
 8011b4e:	2100      	movs	r1, #0
 8011b50:	4618      	mov	r0, r3
 8011b52:	f001 f872 	bl	8012c3a <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	4a34      	ldr	r2, [pc, #208]	@ (8011c2c <HAL_PCD_MspInit+0xfc>)
 8011b5c:	4293      	cmp	r3, r2
 8011b5e:	d161      	bne.n	8011c24 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8011b60:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8011b64:	f04f 0300 	mov.w	r3, #0
 8011b68:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8011b6c:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8011b70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8011b74:	f107 0310 	add.w	r3, r7, #16
 8011b78:	4618      	mov	r0, r3
 8011b7a:	f7f7 f9c7 	bl	8008f0c <HAL_RCCEx_PeriphCLKConfig>
 8011b7e:	4603      	mov	r3, r0
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	d001      	beq.n	8011b88 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8011b84:	f7ef fb83 	bl	800128e <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8011b88:	f7f6 f9ca 	bl	8007f20 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011b8c:	4b28      	ldr	r3, [pc, #160]	@ (8011c30 <HAL_PCD_MspInit+0x100>)
 8011b8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011b92:	4a27      	ldr	r2, [pc, #156]	@ (8011c30 <HAL_PCD_MspInit+0x100>)
 8011b94:	f043 0301 	orr.w	r3, r3, #1
 8011b98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8011b9c:	4b24      	ldr	r3, [pc, #144]	@ (8011c30 <HAL_PCD_MspInit+0x100>)
 8011b9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011ba2:	f003 0301 	and.w	r3, r3, #1
 8011ba6:	60fb      	str	r3, [r7, #12]
 8011ba8:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8011baa:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8011bae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011bb2:	2302      	movs	r3, #2
 8011bb4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011bb8:	2300      	movs	r3, #0
 8011bba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011bbe:	2300      	movs	r3, #0
 8011bc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8011bc4:	230a      	movs	r3, #10
 8011bc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011bca:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8011bce:	4619      	mov	r1, r3
 8011bd0:	4818      	ldr	r0, [pc, #96]	@ (8011c34 <HAL_PCD_MspInit+0x104>)
 8011bd2:	f7f4 fc9b 	bl	800650c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8011bd6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011bda:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011bde:	2300      	movs	r3, #0
 8011be0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011be4:	2300      	movs	r3, #0
 8011be6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011bea:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8011bee:	4619      	mov	r1, r3
 8011bf0:	4810      	ldr	r0, [pc, #64]	@ (8011c34 <HAL_PCD_MspInit+0x104>)
 8011bf2:	f7f4 fc8b 	bl	800650c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8011bf6:	4b0e      	ldr	r3, [pc, #56]	@ (8011c30 <HAL_PCD_MspInit+0x100>)
 8011bf8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8011bfc:	4a0c      	ldr	r2, [pc, #48]	@ (8011c30 <HAL_PCD_MspInit+0x100>)
 8011bfe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8011c02:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8011c06:	4b0a      	ldr	r3, [pc, #40]	@ (8011c30 <HAL_PCD_MspInit+0x100>)
 8011c08:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8011c0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011c10:	60bb      	str	r3, [r7, #8]
 8011c12:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8011c14:	2200      	movs	r2, #0
 8011c16:	2100      	movs	r1, #0
 8011c18:	2065      	movs	r0, #101	@ 0x65
 8011c1a:	f7f2 fae6 	bl	80041ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011c1e:	2065      	movs	r0, #101	@ 0x65
 8011c20:	f7f2 fafd 	bl	800421e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8011c24:	bf00      	nop
 8011c26:	37e8      	adds	r7, #232	@ 0xe8
 8011c28:	46bd      	mov	sp, r7
 8011c2a:	bd80      	pop	{r7, pc}
 8011c2c:	40080000 	.word	0x40080000
 8011c30:	58024400 	.word	0x58024400
 8011c34:	58020000 	.word	0x58020000

08011c38 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c38:	b580      	push	{r7, lr}
 8011c3a:	b082      	sub	sp, #8
 8011c3c:	af00      	add	r7, sp, #0
 8011c3e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8011c4c:	4619      	mov	r1, r3
 8011c4e:	4610      	mov	r0, r2
 8011c50:	f7fe fb13 	bl	801027a <USBD_LL_SetupStage>
}
 8011c54:	bf00      	nop
 8011c56:	3708      	adds	r7, #8
 8011c58:	46bd      	mov	sp, r7
 8011c5a:	bd80      	pop	{r7, pc}

08011c5c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c5c:	b580      	push	{r7, lr}
 8011c5e:	b082      	sub	sp, #8
 8011c60:	af00      	add	r7, sp, #0
 8011c62:	6078      	str	r0, [r7, #4]
 8011c64:	460b      	mov	r3, r1
 8011c66:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8011c6e:	78fa      	ldrb	r2, [r7, #3]
 8011c70:	6879      	ldr	r1, [r7, #4]
 8011c72:	4613      	mov	r3, r2
 8011c74:	00db      	lsls	r3, r3, #3
 8011c76:	4413      	add	r3, r2
 8011c78:	009b      	lsls	r3, r3, #2
 8011c7a:	440b      	add	r3, r1
 8011c7c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8011c80:	681a      	ldr	r2, [r3, #0]
 8011c82:	78fb      	ldrb	r3, [r7, #3]
 8011c84:	4619      	mov	r1, r3
 8011c86:	f7fe fb4d 	bl	8010324 <USBD_LL_DataOutStage>
}
 8011c8a:	bf00      	nop
 8011c8c:	3708      	adds	r7, #8
 8011c8e:	46bd      	mov	sp, r7
 8011c90:	bd80      	pop	{r7, pc}

08011c92 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c92:	b580      	push	{r7, lr}
 8011c94:	b082      	sub	sp, #8
 8011c96:	af00      	add	r7, sp, #0
 8011c98:	6078      	str	r0, [r7, #4]
 8011c9a:	460b      	mov	r3, r1
 8011c9c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8011ca4:	78fa      	ldrb	r2, [r7, #3]
 8011ca6:	6879      	ldr	r1, [r7, #4]
 8011ca8:	4613      	mov	r3, r2
 8011caa:	00db      	lsls	r3, r3, #3
 8011cac:	4413      	add	r3, r2
 8011cae:	009b      	lsls	r3, r3, #2
 8011cb0:	440b      	add	r3, r1
 8011cb2:	3320      	adds	r3, #32
 8011cb4:	681a      	ldr	r2, [r3, #0]
 8011cb6:	78fb      	ldrb	r3, [r7, #3]
 8011cb8:	4619      	mov	r1, r3
 8011cba:	f7fe fbe6 	bl	801048a <USBD_LL_DataInStage>
}
 8011cbe:	bf00      	nop
 8011cc0:	3708      	adds	r7, #8
 8011cc2:	46bd      	mov	sp, r7
 8011cc4:	bd80      	pop	{r7, pc}

08011cc6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011cc6:	b580      	push	{r7, lr}
 8011cc8:	b082      	sub	sp, #8
 8011cca:	af00      	add	r7, sp, #0
 8011ccc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011cd4:	4618      	mov	r0, r3
 8011cd6:	f7fe fd20 	bl	801071a <USBD_LL_SOF>
}
 8011cda:	bf00      	nop
 8011cdc:	3708      	adds	r7, #8
 8011cde:	46bd      	mov	sp, r7
 8011ce0:	bd80      	pop	{r7, pc}

08011ce2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011ce2:	b580      	push	{r7, lr}
 8011ce4:	b084      	sub	sp, #16
 8011ce6:	af00      	add	r7, sp, #0
 8011ce8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011cea:	2301      	movs	r3, #1
 8011cec:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	79db      	ldrb	r3, [r3, #7]
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d102      	bne.n	8011cfc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8011cf6:	2300      	movs	r3, #0
 8011cf8:	73fb      	strb	r3, [r7, #15]
 8011cfa:	e008      	b.n	8011d0e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	79db      	ldrb	r3, [r3, #7]
 8011d00:	2b02      	cmp	r3, #2
 8011d02:	d102      	bne.n	8011d0a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8011d04:	2301      	movs	r3, #1
 8011d06:	73fb      	strb	r3, [r7, #15]
 8011d08:	e001      	b.n	8011d0e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8011d0a:	f7ef fac0 	bl	800128e <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011d14:	7bfa      	ldrb	r2, [r7, #15]
 8011d16:	4611      	mov	r1, r2
 8011d18:	4618      	mov	r0, r3
 8011d1a:	f7fe fcba 	bl	8010692 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011d24:	4618      	mov	r0, r3
 8011d26:	f7fe fc62 	bl	80105ee <USBD_LL_Reset>
}
 8011d2a:	bf00      	nop
 8011d2c:	3710      	adds	r7, #16
 8011d2e:	46bd      	mov	sp, r7
 8011d30:	bd80      	pop	{r7, pc}
	...

08011d34 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d34:	b580      	push	{r7, lr}
 8011d36:	b082      	sub	sp, #8
 8011d38:	af00      	add	r7, sp, #0
 8011d3a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011d42:	4618      	mov	r0, r3
 8011d44:	f7fe fcb5 	bl	80106b2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	681b      	ldr	r3, [r3, #0]
 8011d4c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011d50:	681b      	ldr	r3, [r3, #0]
 8011d52:	687a      	ldr	r2, [r7, #4]
 8011d54:	6812      	ldr	r2, [r2, #0]
 8011d56:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8011d5a:	f043 0301 	orr.w	r3, r3, #1
 8011d5e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	7adb      	ldrb	r3, [r3, #11]
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d005      	beq.n	8011d74 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011d68:	4b04      	ldr	r3, [pc, #16]	@ (8011d7c <HAL_PCD_SuspendCallback+0x48>)
 8011d6a:	691b      	ldr	r3, [r3, #16]
 8011d6c:	4a03      	ldr	r2, [pc, #12]	@ (8011d7c <HAL_PCD_SuspendCallback+0x48>)
 8011d6e:	f043 0306 	orr.w	r3, r3, #6
 8011d72:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011d74:	bf00      	nop
 8011d76:	3708      	adds	r7, #8
 8011d78:	46bd      	mov	sp, r7
 8011d7a:	bd80      	pop	{r7, pc}
 8011d7c:	e000ed00 	.word	0xe000ed00

08011d80 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d80:	b580      	push	{r7, lr}
 8011d82:	b082      	sub	sp, #8
 8011d84:	af00      	add	r7, sp, #0
 8011d86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011d8e:	4618      	mov	r0, r3
 8011d90:	f7fe fcab 	bl	80106ea <USBD_LL_Resume>
}
 8011d94:	bf00      	nop
 8011d96:	3708      	adds	r7, #8
 8011d98:	46bd      	mov	sp, r7
 8011d9a:	bd80      	pop	{r7, pc}

08011d9c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d9c:	b580      	push	{r7, lr}
 8011d9e:	b082      	sub	sp, #8
 8011da0:	af00      	add	r7, sp, #0
 8011da2:	6078      	str	r0, [r7, #4]
 8011da4:	460b      	mov	r3, r1
 8011da6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011dae:	78fa      	ldrb	r2, [r7, #3]
 8011db0:	4611      	mov	r1, r2
 8011db2:	4618      	mov	r0, r3
 8011db4:	f7fe fd03 	bl	80107be <USBD_LL_IsoOUTIncomplete>
}
 8011db8:	bf00      	nop
 8011dba:	3708      	adds	r7, #8
 8011dbc:	46bd      	mov	sp, r7
 8011dbe:	bd80      	pop	{r7, pc}

08011dc0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011dc0:	b580      	push	{r7, lr}
 8011dc2:	b082      	sub	sp, #8
 8011dc4:	af00      	add	r7, sp, #0
 8011dc6:	6078      	str	r0, [r7, #4]
 8011dc8:	460b      	mov	r3, r1
 8011dca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011dd2:	78fa      	ldrb	r2, [r7, #3]
 8011dd4:	4611      	mov	r1, r2
 8011dd6:	4618      	mov	r0, r3
 8011dd8:	f7fe fcbf 	bl	801075a <USBD_LL_IsoINIncomplete>
}
 8011ddc:	bf00      	nop
 8011dde:	3708      	adds	r7, #8
 8011de0:	46bd      	mov	sp, r7
 8011de2:	bd80      	pop	{r7, pc}

08011de4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011de4:	b580      	push	{r7, lr}
 8011de6:	b082      	sub	sp, #8
 8011de8:	af00      	add	r7, sp, #0
 8011dea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011df2:	4618      	mov	r0, r3
 8011df4:	f7fe fd15 	bl	8010822 <USBD_LL_DevConnected>
}
 8011df8:	bf00      	nop
 8011dfa:	3708      	adds	r7, #8
 8011dfc:	46bd      	mov	sp, r7
 8011dfe:	bd80      	pop	{r7, pc}

08011e00 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e00:	b580      	push	{r7, lr}
 8011e02:	b082      	sub	sp, #8
 8011e04:	af00      	add	r7, sp, #0
 8011e06:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011e0e:	4618      	mov	r0, r3
 8011e10:	f7fe fd12 	bl	8010838 <USBD_LL_DevDisconnected>
}
 8011e14:	bf00      	nop
 8011e16:	3708      	adds	r7, #8
 8011e18:	46bd      	mov	sp, r7
 8011e1a:	bd80      	pop	{r7, pc}

08011e1c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011e1c:	b580      	push	{r7, lr}
 8011e1e:	b082      	sub	sp, #8
 8011e20:	af00      	add	r7, sp, #0
 8011e22:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	781b      	ldrb	r3, [r3, #0]
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	d13e      	bne.n	8011eaa <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8011e2c:	4a21      	ldr	r2, [pc, #132]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	4a1f      	ldr	r2, [pc, #124]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e38:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011e3c:	4b1d      	ldr	r3, [pc, #116]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e3e:	4a1e      	ldr	r2, [pc, #120]	@ (8011eb8 <USBD_LL_Init+0x9c>)
 8011e40:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8011e42:	4b1c      	ldr	r3, [pc, #112]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e44:	2209      	movs	r2, #9
 8011e46:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8011e48:	4b1a      	ldr	r3, [pc, #104]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e4a:	2202      	movs	r2, #2
 8011e4c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011e4e:	4b19      	ldr	r3, [pc, #100]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e50:	2200      	movs	r2, #0
 8011e52:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011e54:	4b17      	ldr	r3, [pc, #92]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e56:	2202      	movs	r2, #2
 8011e58:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8011e5a:	4b16      	ldr	r3, [pc, #88]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e5c:	2201      	movs	r2, #1
 8011e5e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011e60:	4b14      	ldr	r3, [pc, #80]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e62:	2200      	movs	r2, #0
 8011e64:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8011e66:	4b13      	ldr	r3, [pc, #76]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e68:	2200      	movs	r2, #0
 8011e6a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8011e6c:	4b11      	ldr	r3, [pc, #68]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e6e:	2201      	movs	r2, #1
 8011e70:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8011e72:	4b10      	ldr	r3, [pc, #64]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e74:	2201      	movs	r2, #1
 8011e76:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011e78:	4b0e      	ldr	r3, [pc, #56]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e7a:	2200      	movs	r2, #0
 8011e7c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8011e7e:	480d      	ldr	r0, [pc, #52]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e80:	f7f4 fd56 	bl	8006930 <HAL_PCD_Init>
 8011e84:	4603      	mov	r3, r0
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	d001      	beq.n	8011e8e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8011e8a:	f7ef fa00 	bl	800128e <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8011e8e:	2180      	movs	r1, #128	@ 0x80
 8011e90:	4808      	ldr	r0, [pc, #32]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e92:	f7f5 ffaa 	bl	8007dea <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011e96:	2240      	movs	r2, #64	@ 0x40
 8011e98:	2100      	movs	r1, #0
 8011e9a:	4806      	ldr	r0, [pc, #24]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011e9c:	f7f5 ff5e 	bl	8007d5c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011ea0:	2280      	movs	r2, #128	@ 0x80
 8011ea2:	2101      	movs	r1, #1
 8011ea4:	4803      	ldr	r0, [pc, #12]	@ (8011eb4 <USBD_LL_Init+0x98>)
 8011ea6:	f7f5 ff59 	bl	8007d5c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8011eaa:	2300      	movs	r3, #0
}
 8011eac:	4618      	mov	r0, r3
 8011eae:	3708      	adds	r7, #8
 8011eb0:	46bd      	mov	sp, r7
 8011eb2:	bd80      	pop	{r7, pc}
 8011eb4:	24001f10 	.word	0x24001f10
 8011eb8:	40080000 	.word	0x40080000

08011ebc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011ebc:	b580      	push	{r7, lr}
 8011ebe:	b084      	sub	sp, #16
 8011ec0:	af00      	add	r7, sp, #0
 8011ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ec4:	2300      	movs	r3, #0
 8011ec6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011ec8:	2300      	movs	r3, #0
 8011eca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011ed2:	4618      	mov	r0, r3
 8011ed4:	f7f4 fe38 	bl	8006b48 <HAL_PCD_Start>
 8011ed8:	4603      	mov	r3, r0
 8011eda:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011edc:	7bfb      	ldrb	r3, [r7, #15]
 8011ede:	4618      	mov	r0, r3
 8011ee0:	f000 f942 	bl	8012168 <USBD_Get_USB_Status>
 8011ee4:	4603      	mov	r3, r0
 8011ee6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011ee8:	7bbb      	ldrb	r3, [r7, #14]
}
 8011eea:	4618      	mov	r0, r3
 8011eec:	3710      	adds	r7, #16
 8011eee:	46bd      	mov	sp, r7
 8011ef0:	bd80      	pop	{r7, pc}

08011ef2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011ef2:	b580      	push	{r7, lr}
 8011ef4:	b084      	sub	sp, #16
 8011ef6:	af00      	add	r7, sp, #0
 8011ef8:	6078      	str	r0, [r7, #4]
 8011efa:	4608      	mov	r0, r1
 8011efc:	4611      	mov	r1, r2
 8011efe:	461a      	mov	r2, r3
 8011f00:	4603      	mov	r3, r0
 8011f02:	70fb      	strb	r3, [r7, #3]
 8011f04:	460b      	mov	r3, r1
 8011f06:	70bb      	strb	r3, [r7, #2]
 8011f08:	4613      	mov	r3, r2
 8011f0a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f0c:	2300      	movs	r3, #0
 8011f0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f10:	2300      	movs	r3, #0
 8011f12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8011f1a:	78bb      	ldrb	r3, [r7, #2]
 8011f1c:	883a      	ldrh	r2, [r7, #0]
 8011f1e:	78f9      	ldrb	r1, [r7, #3]
 8011f20:	f7f5 fb39 	bl	8007596 <HAL_PCD_EP_Open>
 8011f24:	4603      	mov	r3, r0
 8011f26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f28:	7bfb      	ldrb	r3, [r7, #15]
 8011f2a:	4618      	mov	r0, r3
 8011f2c:	f000 f91c 	bl	8012168 <USBD_Get_USB_Status>
 8011f30:	4603      	mov	r3, r0
 8011f32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011f34:	7bbb      	ldrb	r3, [r7, #14]
}
 8011f36:	4618      	mov	r0, r3
 8011f38:	3710      	adds	r7, #16
 8011f3a:	46bd      	mov	sp, r7
 8011f3c:	bd80      	pop	{r7, pc}

08011f3e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011f3e:	b580      	push	{r7, lr}
 8011f40:	b084      	sub	sp, #16
 8011f42:	af00      	add	r7, sp, #0
 8011f44:	6078      	str	r0, [r7, #4]
 8011f46:	460b      	mov	r3, r1
 8011f48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f4a:	2300      	movs	r3, #0
 8011f4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f4e:	2300      	movs	r3, #0
 8011f50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011f58:	78fa      	ldrb	r2, [r7, #3]
 8011f5a:	4611      	mov	r1, r2
 8011f5c:	4618      	mov	r0, r3
 8011f5e:	f7f5 fb82 	bl	8007666 <HAL_PCD_EP_Close>
 8011f62:	4603      	mov	r3, r0
 8011f64:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f66:	7bfb      	ldrb	r3, [r7, #15]
 8011f68:	4618      	mov	r0, r3
 8011f6a:	f000 f8fd 	bl	8012168 <USBD_Get_USB_Status>
 8011f6e:	4603      	mov	r3, r0
 8011f70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011f72:	7bbb      	ldrb	r3, [r7, #14]
}
 8011f74:	4618      	mov	r0, r3
 8011f76:	3710      	adds	r7, #16
 8011f78:	46bd      	mov	sp, r7
 8011f7a:	bd80      	pop	{r7, pc}

08011f7c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011f7c:	b580      	push	{r7, lr}
 8011f7e:	b084      	sub	sp, #16
 8011f80:	af00      	add	r7, sp, #0
 8011f82:	6078      	str	r0, [r7, #4]
 8011f84:	460b      	mov	r3, r1
 8011f86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f88:	2300      	movs	r3, #0
 8011f8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f8c:	2300      	movs	r3, #0
 8011f8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011f96:	78fa      	ldrb	r2, [r7, #3]
 8011f98:	4611      	mov	r1, r2
 8011f9a:	4618      	mov	r0, r3
 8011f9c:	f7f5 fc3a 	bl	8007814 <HAL_PCD_EP_SetStall>
 8011fa0:	4603      	mov	r3, r0
 8011fa2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011fa4:	7bfb      	ldrb	r3, [r7, #15]
 8011fa6:	4618      	mov	r0, r3
 8011fa8:	f000 f8de 	bl	8012168 <USBD_Get_USB_Status>
 8011fac:	4603      	mov	r3, r0
 8011fae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011fb0:	7bbb      	ldrb	r3, [r7, #14]
}
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	3710      	adds	r7, #16
 8011fb6:	46bd      	mov	sp, r7
 8011fb8:	bd80      	pop	{r7, pc}

08011fba <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011fba:	b580      	push	{r7, lr}
 8011fbc:	b084      	sub	sp, #16
 8011fbe:	af00      	add	r7, sp, #0
 8011fc0:	6078      	str	r0, [r7, #4]
 8011fc2:	460b      	mov	r3, r1
 8011fc4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011fc6:	2300      	movs	r3, #0
 8011fc8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011fca:	2300      	movs	r3, #0
 8011fcc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011fd4:	78fa      	ldrb	r2, [r7, #3]
 8011fd6:	4611      	mov	r1, r2
 8011fd8:	4618      	mov	r0, r3
 8011fda:	f7f5 fc7e 	bl	80078da <HAL_PCD_EP_ClrStall>
 8011fde:	4603      	mov	r3, r0
 8011fe0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011fe2:	7bfb      	ldrb	r3, [r7, #15]
 8011fe4:	4618      	mov	r0, r3
 8011fe6:	f000 f8bf 	bl	8012168 <USBD_Get_USB_Status>
 8011fea:	4603      	mov	r3, r0
 8011fec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011fee:	7bbb      	ldrb	r3, [r7, #14]
}
 8011ff0:	4618      	mov	r0, r3
 8011ff2:	3710      	adds	r7, #16
 8011ff4:	46bd      	mov	sp, r7
 8011ff6:	bd80      	pop	{r7, pc}

08011ff8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011ff8:	b480      	push	{r7}
 8011ffa:	b085      	sub	sp, #20
 8011ffc:	af00      	add	r7, sp, #0
 8011ffe:	6078      	str	r0, [r7, #4]
 8012000:	460b      	mov	r3, r1
 8012002:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801200a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801200c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012010:	2b00      	cmp	r3, #0
 8012012:	da0b      	bge.n	801202c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8012014:	78fb      	ldrb	r3, [r7, #3]
 8012016:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801201a:	68f9      	ldr	r1, [r7, #12]
 801201c:	4613      	mov	r3, r2
 801201e:	00db      	lsls	r3, r3, #3
 8012020:	4413      	add	r3, r2
 8012022:	009b      	lsls	r3, r3, #2
 8012024:	440b      	add	r3, r1
 8012026:	3316      	adds	r3, #22
 8012028:	781b      	ldrb	r3, [r3, #0]
 801202a:	e00b      	b.n	8012044 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801202c:	78fb      	ldrb	r3, [r7, #3]
 801202e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012032:	68f9      	ldr	r1, [r7, #12]
 8012034:	4613      	mov	r3, r2
 8012036:	00db      	lsls	r3, r3, #3
 8012038:	4413      	add	r3, r2
 801203a:	009b      	lsls	r3, r3, #2
 801203c:	440b      	add	r3, r1
 801203e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8012042:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012044:	4618      	mov	r0, r3
 8012046:	3714      	adds	r7, #20
 8012048:	46bd      	mov	sp, r7
 801204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801204e:	4770      	bx	lr

08012050 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8012050:	b580      	push	{r7, lr}
 8012052:	b084      	sub	sp, #16
 8012054:	af00      	add	r7, sp, #0
 8012056:	6078      	str	r0, [r7, #4]
 8012058:	460b      	mov	r3, r1
 801205a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801205c:	2300      	movs	r3, #0
 801205e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012060:	2300      	movs	r3, #0
 8012062:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801206a:	78fa      	ldrb	r2, [r7, #3]
 801206c:	4611      	mov	r1, r2
 801206e:	4618      	mov	r0, r3
 8012070:	f7f5 fa6d 	bl	800754e <HAL_PCD_SetAddress>
 8012074:	4603      	mov	r3, r0
 8012076:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012078:	7bfb      	ldrb	r3, [r7, #15]
 801207a:	4618      	mov	r0, r3
 801207c:	f000 f874 	bl	8012168 <USBD_Get_USB_Status>
 8012080:	4603      	mov	r3, r0
 8012082:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012084:	7bbb      	ldrb	r3, [r7, #14]
}
 8012086:	4618      	mov	r0, r3
 8012088:	3710      	adds	r7, #16
 801208a:	46bd      	mov	sp, r7
 801208c:	bd80      	pop	{r7, pc}

0801208e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801208e:	b580      	push	{r7, lr}
 8012090:	b086      	sub	sp, #24
 8012092:	af00      	add	r7, sp, #0
 8012094:	60f8      	str	r0, [r7, #12]
 8012096:	607a      	str	r2, [r7, #4]
 8012098:	603b      	str	r3, [r7, #0]
 801209a:	460b      	mov	r3, r1
 801209c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801209e:	2300      	movs	r3, #0
 80120a0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80120a2:	2300      	movs	r3, #0
 80120a4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80120a6:	68fb      	ldr	r3, [r7, #12]
 80120a8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80120ac:	7af9      	ldrb	r1, [r7, #11]
 80120ae:	683b      	ldr	r3, [r7, #0]
 80120b0:	687a      	ldr	r2, [r7, #4]
 80120b2:	f7f5 fb75 	bl	80077a0 <HAL_PCD_EP_Transmit>
 80120b6:	4603      	mov	r3, r0
 80120b8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80120ba:	7dfb      	ldrb	r3, [r7, #23]
 80120bc:	4618      	mov	r0, r3
 80120be:	f000 f853 	bl	8012168 <USBD_Get_USB_Status>
 80120c2:	4603      	mov	r3, r0
 80120c4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80120c6:	7dbb      	ldrb	r3, [r7, #22]
}
 80120c8:	4618      	mov	r0, r3
 80120ca:	3718      	adds	r7, #24
 80120cc:	46bd      	mov	sp, r7
 80120ce:	bd80      	pop	{r7, pc}

080120d0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80120d0:	b580      	push	{r7, lr}
 80120d2:	b086      	sub	sp, #24
 80120d4:	af00      	add	r7, sp, #0
 80120d6:	60f8      	str	r0, [r7, #12]
 80120d8:	607a      	str	r2, [r7, #4]
 80120da:	603b      	str	r3, [r7, #0]
 80120dc:	460b      	mov	r3, r1
 80120de:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80120e0:	2300      	movs	r3, #0
 80120e2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80120e4:	2300      	movs	r3, #0
 80120e6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80120e8:	68fb      	ldr	r3, [r7, #12]
 80120ea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80120ee:	7af9      	ldrb	r1, [r7, #11]
 80120f0:	683b      	ldr	r3, [r7, #0]
 80120f2:	687a      	ldr	r2, [r7, #4]
 80120f4:	f7f5 fb01 	bl	80076fa <HAL_PCD_EP_Receive>
 80120f8:	4603      	mov	r3, r0
 80120fa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80120fc:	7dfb      	ldrb	r3, [r7, #23]
 80120fe:	4618      	mov	r0, r3
 8012100:	f000 f832 	bl	8012168 <USBD_Get_USB_Status>
 8012104:	4603      	mov	r3, r0
 8012106:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012108:	7dbb      	ldrb	r3, [r7, #22]
}
 801210a:	4618      	mov	r0, r3
 801210c:	3718      	adds	r7, #24
 801210e:	46bd      	mov	sp, r7
 8012110:	bd80      	pop	{r7, pc}

08012112 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012112:	b580      	push	{r7, lr}
 8012114:	b082      	sub	sp, #8
 8012116:	af00      	add	r7, sp, #0
 8012118:	6078      	str	r0, [r7, #4]
 801211a:	460b      	mov	r3, r1
 801211c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012124:	78fa      	ldrb	r2, [r7, #3]
 8012126:	4611      	mov	r1, r2
 8012128:	4618      	mov	r0, r3
 801212a:	f7f5 fb21 	bl	8007770 <HAL_PCD_EP_GetRxCount>
 801212e:	4603      	mov	r3, r0
}
 8012130:	4618      	mov	r0, r3
 8012132:	3708      	adds	r7, #8
 8012134:	46bd      	mov	sp, r7
 8012136:	bd80      	pop	{r7, pc}

08012138 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8012138:	b480      	push	{r7}
 801213a:	b083      	sub	sp, #12
 801213c:	af00      	add	r7, sp, #0
 801213e:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8012140:	4b03      	ldr	r3, [pc, #12]	@ (8012150 <USBD_static_malloc+0x18>)
}
 8012142:	4618      	mov	r0, r3
 8012144:	370c      	adds	r7, #12
 8012146:	46bd      	mov	sp, r7
 8012148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801214c:	4770      	bx	lr
 801214e:	bf00      	nop
 8012150:	240023f4 	.word	0x240023f4

08012154 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8012154:	b480      	push	{r7}
 8012156:	b083      	sub	sp, #12
 8012158:	af00      	add	r7, sp, #0
 801215a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 801215c:	bf00      	nop
 801215e:	370c      	adds	r7, #12
 8012160:	46bd      	mov	sp, r7
 8012162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012166:	4770      	bx	lr

08012168 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012168:	b480      	push	{r7}
 801216a:	b085      	sub	sp, #20
 801216c:	af00      	add	r7, sp, #0
 801216e:	4603      	mov	r3, r0
 8012170:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012172:	2300      	movs	r3, #0
 8012174:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8012176:	79fb      	ldrb	r3, [r7, #7]
 8012178:	2b03      	cmp	r3, #3
 801217a:	d817      	bhi.n	80121ac <USBD_Get_USB_Status+0x44>
 801217c:	a201      	add	r2, pc, #4	@ (adr r2, 8012184 <USBD_Get_USB_Status+0x1c>)
 801217e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012182:	bf00      	nop
 8012184:	08012195 	.word	0x08012195
 8012188:	0801219b 	.word	0x0801219b
 801218c:	080121a1 	.word	0x080121a1
 8012190:	080121a7 	.word	0x080121a7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012194:	2300      	movs	r3, #0
 8012196:	73fb      	strb	r3, [r7, #15]
    break;
 8012198:	e00b      	b.n	80121b2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801219a:	2303      	movs	r3, #3
 801219c:	73fb      	strb	r3, [r7, #15]
    break;
 801219e:	e008      	b.n	80121b2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80121a0:	2301      	movs	r3, #1
 80121a2:	73fb      	strb	r3, [r7, #15]
    break;
 80121a4:	e005      	b.n	80121b2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80121a6:	2303      	movs	r3, #3
 80121a8:	73fb      	strb	r3, [r7, #15]
    break;
 80121aa:	e002      	b.n	80121b2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80121ac:	2303      	movs	r3, #3
 80121ae:	73fb      	strb	r3, [r7, #15]
    break;
 80121b0:	bf00      	nop
  }
  return usb_status;
 80121b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80121b4:	4618      	mov	r0, r3
 80121b6:	3714      	adds	r7, #20
 80121b8:	46bd      	mov	sp, r7
 80121ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121be:	4770      	bx	lr

080121c0 <__cvt>:
 80121c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80121c2:	ed2d 8b02 	vpush	{d8}
 80121c6:	eeb0 8b40 	vmov.f64	d8, d0
 80121ca:	b085      	sub	sp, #20
 80121cc:	4617      	mov	r7, r2
 80121ce:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80121d0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80121d2:	ee18 2a90 	vmov	r2, s17
 80121d6:	f025 0520 	bic.w	r5, r5, #32
 80121da:	2a00      	cmp	r2, #0
 80121dc:	bfb6      	itet	lt
 80121de:	222d      	movlt	r2, #45	@ 0x2d
 80121e0:	2200      	movge	r2, #0
 80121e2:	eeb1 8b40 	vneglt.f64	d8, d0
 80121e6:	2d46      	cmp	r5, #70	@ 0x46
 80121e8:	460c      	mov	r4, r1
 80121ea:	701a      	strb	r2, [r3, #0]
 80121ec:	d004      	beq.n	80121f8 <__cvt+0x38>
 80121ee:	2d45      	cmp	r5, #69	@ 0x45
 80121f0:	d100      	bne.n	80121f4 <__cvt+0x34>
 80121f2:	3401      	adds	r4, #1
 80121f4:	2102      	movs	r1, #2
 80121f6:	e000      	b.n	80121fa <__cvt+0x3a>
 80121f8:	2103      	movs	r1, #3
 80121fa:	ab03      	add	r3, sp, #12
 80121fc:	9301      	str	r3, [sp, #4]
 80121fe:	ab02      	add	r3, sp, #8
 8012200:	9300      	str	r3, [sp, #0]
 8012202:	4622      	mov	r2, r4
 8012204:	4633      	mov	r3, r6
 8012206:	eeb0 0b48 	vmov.f64	d0, d8
 801220a:	f000 fe21 	bl	8012e50 <_dtoa_r>
 801220e:	2d47      	cmp	r5, #71	@ 0x47
 8012210:	d114      	bne.n	801223c <__cvt+0x7c>
 8012212:	07fb      	lsls	r3, r7, #31
 8012214:	d50a      	bpl.n	801222c <__cvt+0x6c>
 8012216:	1902      	adds	r2, r0, r4
 8012218:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801221c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012220:	bf08      	it	eq
 8012222:	9203      	streq	r2, [sp, #12]
 8012224:	2130      	movs	r1, #48	@ 0x30
 8012226:	9b03      	ldr	r3, [sp, #12]
 8012228:	4293      	cmp	r3, r2
 801222a:	d319      	bcc.n	8012260 <__cvt+0xa0>
 801222c:	9b03      	ldr	r3, [sp, #12]
 801222e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012230:	1a1b      	subs	r3, r3, r0
 8012232:	6013      	str	r3, [r2, #0]
 8012234:	b005      	add	sp, #20
 8012236:	ecbd 8b02 	vpop	{d8}
 801223a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801223c:	2d46      	cmp	r5, #70	@ 0x46
 801223e:	eb00 0204 	add.w	r2, r0, r4
 8012242:	d1e9      	bne.n	8012218 <__cvt+0x58>
 8012244:	7803      	ldrb	r3, [r0, #0]
 8012246:	2b30      	cmp	r3, #48	@ 0x30
 8012248:	d107      	bne.n	801225a <__cvt+0x9a>
 801224a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801224e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012252:	bf1c      	itt	ne
 8012254:	f1c4 0401 	rsbne	r4, r4, #1
 8012258:	6034      	strne	r4, [r6, #0]
 801225a:	6833      	ldr	r3, [r6, #0]
 801225c:	441a      	add	r2, r3
 801225e:	e7db      	b.n	8012218 <__cvt+0x58>
 8012260:	1c5c      	adds	r4, r3, #1
 8012262:	9403      	str	r4, [sp, #12]
 8012264:	7019      	strb	r1, [r3, #0]
 8012266:	e7de      	b.n	8012226 <__cvt+0x66>

08012268 <__exponent>:
 8012268:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801226a:	2900      	cmp	r1, #0
 801226c:	bfba      	itte	lt
 801226e:	4249      	neglt	r1, r1
 8012270:	232d      	movlt	r3, #45	@ 0x2d
 8012272:	232b      	movge	r3, #43	@ 0x2b
 8012274:	2909      	cmp	r1, #9
 8012276:	7002      	strb	r2, [r0, #0]
 8012278:	7043      	strb	r3, [r0, #1]
 801227a:	dd29      	ble.n	80122d0 <__exponent+0x68>
 801227c:	f10d 0307 	add.w	r3, sp, #7
 8012280:	461d      	mov	r5, r3
 8012282:	270a      	movs	r7, #10
 8012284:	461a      	mov	r2, r3
 8012286:	fbb1 f6f7 	udiv	r6, r1, r7
 801228a:	fb07 1416 	mls	r4, r7, r6, r1
 801228e:	3430      	adds	r4, #48	@ 0x30
 8012290:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012294:	460c      	mov	r4, r1
 8012296:	2c63      	cmp	r4, #99	@ 0x63
 8012298:	f103 33ff 	add.w	r3, r3, #4294967295
 801229c:	4631      	mov	r1, r6
 801229e:	dcf1      	bgt.n	8012284 <__exponent+0x1c>
 80122a0:	3130      	adds	r1, #48	@ 0x30
 80122a2:	1e94      	subs	r4, r2, #2
 80122a4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80122a8:	1c41      	adds	r1, r0, #1
 80122aa:	4623      	mov	r3, r4
 80122ac:	42ab      	cmp	r3, r5
 80122ae:	d30a      	bcc.n	80122c6 <__exponent+0x5e>
 80122b0:	f10d 0309 	add.w	r3, sp, #9
 80122b4:	1a9b      	subs	r3, r3, r2
 80122b6:	42ac      	cmp	r4, r5
 80122b8:	bf88      	it	hi
 80122ba:	2300      	movhi	r3, #0
 80122bc:	3302      	adds	r3, #2
 80122be:	4403      	add	r3, r0
 80122c0:	1a18      	subs	r0, r3, r0
 80122c2:	b003      	add	sp, #12
 80122c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80122c6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80122ca:	f801 6f01 	strb.w	r6, [r1, #1]!
 80122ce:	e7ed      	b.n	80122ac <__exponent+0x44>
 80122d0:	2330      	movs	r3, #48	@ 0x30
 80122d2:	3130      	adds	r1, #48	@ 0x30
 80122d4:	7083      	strb	r3, [r0, #2]
 80122d6:	70c1      	strb	r1, [r0, #3]
 80122d8:	1d03      	adds	r3, r0, #4
 80122da:	e7f1      	b.n	80122c0 <__exponent+0x58>
 80122dc:	0000      	movs	r0, r0
	...

080122e0 <_printf_float>:
 80122e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122e4:	b08d      	sub	sp, #52	@ 0x34
 80122e6:	460c      	mov	r4, r1
 80122e8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80122ec:	4616      	mov	r6, r2
 80122ee:	461f      	mov	r7, r3
 80122f0:	4605      	mov	r5, r0
 80122f2:	f000 fcab 	bl	8012c4c <_localeconv_r>
 80122f6:	f8d0 b000 	ldr.w	fp, [r0]
 80122fa:	4658      	mov	r0, fp
 80122fc:	f7ee f840 	bl	8000380 <strlen>
 8012300:	2300      	movs	r3, #0
 8012302:	930a      	str	r3, [sp, #40]	@ 0x28
 8012304:	f8d8 3000 	ldr.w	r3, [r8]
 8012308:	f894 9018 	ldrb.w	r9, [r4, #24]
 801230c:	6822      	ldr	r2, [r4, #0]
 801230e:	9005      	str	r0, [sp, #20]
 8012310:	3307      	adds	r3, #7
 8012312:	f023 0307 	bic.w	r3, r3, #7
 8012316:	f103 0108 	add.w	r1, r3, #8
 801231a:	f8c8 1000 	str.w	r1, [r8]
 801231e:	ed93 0b00 	vldr	d0, [r3]
 8012322:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8012580 <_printf_float+0x2a0>
 8012326:	eeb0 7bc0 	vabs.f64	d7, d0
 801232a:	eeb4 7b46 	vcmp.f64	d7, d6
 801232e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012332:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8012336:	dd24      	ble.n	8012382 <_printf_float+0xa2>
 8012338:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801233c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012340:	d502      	bpl.n	8012348 <_printf_float+0x68>
 8012342:	232d      	movs	r3, #45	@ 0x2d
 8012344:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012348:	498f      	ldr	r1, [pc, #572]	@ (8012588 <_printf_float+0x2a8>)
 801234a:	4b90      	ldr	r3, [pc, #576]	@ (801258c <_printf_float+0x2ac>)
 801234c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8012350:	bf94      	ite	ls
 8012352:	4688      	movls	r8, r1
 8012354:	4698      	movhi	r8, r3
 8012356:	f022 0204 	bic.w	r2, r2, #4
 801235a:	2303      	movs	r3, #3
 801235c:	6123      	str	r3, [r4, #16]
 801235e:	6022      	str	r2, [r4, #0]
 8012360:	f04f 0a00 	mov.w	sl, #0
 8012364:	9700      	str	r7, [sp, #0]
 8012366:	4633      	mov	r3, r6
 8012368:	aa0b      	add	r2, sp, #44	@ 0x2c
 801236a:	4621      	mov	r1, r4
 801236c:	4628      	mov	r0, r5
 801236e:	f000 f9d1 	bl	8012714 <_printf_common>
 8012372:	3001      	adds	r0, #1
 8012374:	f040 8089 	bne.w	801248a <_printf_float+0x1aa>
 8012378:	f04f 30ff 	mov.w	r0, #4294967295
 801237c:	b00d      	add	sp, #52	@ 0x34
 801237e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012382:	eeb4 0b40 	vcmp.f64	d0, d0
 8012386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801238a:	d709      	bvc.n	80123a0 <_printf_float+0xc0>
 801238c:	ee10 3a90 	vmov	r3, s1
 8012390:	2b00      	cmp	r3, #0
 8012392:	bfbc      	itt	lt
 8012394:	232d      	movlt	r3, #45	@ 0x2d
 8012396:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801239a:	497d      	ldr	r1, [pc, #500]	@ (8012590 <_printf_float+0x2b0>)
 801239c:	4b7d      	ldr	r3, [pc, #500]	@ (8012594 <_printf_float+0x2b4>)
 801239e:	e7d5      	b.n	801234c <_printf_float+0x6c>
 80123a0:	6863      	ldr	r3, [r4, #4]
 80123a2:	1c59      	adds	r1, r3, #1
 80123a4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80123a8:	d139      	bne.n	801241e <_printf_float+0x13e>
 80123aa:	2306      	movs	r3, #6
 80123ac:	6063      	str	r3, [r4, #4]
 80123ae:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80123b2:	2300      	movs	r3, #0
 80123b4:	6022      	str	r2, [r4, #0]
 80123b6:	9303      	str	r3, [sp, #12]
 80123b8:	ab0a      	add	r3, sp, #40	@ 0x28
 80123ba:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80123be:	ab09      	add	r3, sp, #36	@ 0x24
 80123c0:	9300      	str	r3, [sp, #0]
 80123c2:	6861      	ldr	r1, [r4, #4]
 80123c4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80123c8:	4628      	mov	r0, r5
 80123ca:	f7ff fef9 	bl	80121c0 <__cvt>
 80123ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80123d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80123d4:	4680      	mov	r8, r0
 80123d6:	d129      	bne.n	801242c <_printf_float+0x14c>
 80123d8:	1cc8      	adds	r0, r1, #3
 80123da:	db02      	blt.n	80123e2 <_printf_float+0x102>
 80123dc:	6863      	ldr	r3, [r4, #4]
 80123de:	4299      	cmp	r1, r3
 80123e0:	dd41      	ble.n	8012466 <_printf_float+0x186>
 80123e2:	f1a9 0902 	sub.w	r9, r9, #2
 80123e6:	fa5f f989 	uxtb.w	r9, r9
 80123ea:	3901      	subs	r1, #1
 80123ec:	464a      	mov	r2, r9
 80123ee:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80123f2:	9109      	str	r1, [sp, #36]	@ 0x24
 80123f4:	f7ff ff38 	bl	8012268 <__exponent>
 80123f8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80123fa:	1813      	adds	r3, r2, r0
 80123fc:	2a01      	cmp	r2, #1
 80123fe:	4682      	mov	sl, r0
 8012400:	6123      	str	r3, [r4, #16]
 8012402:	dc02      	bgt.n	801240a <_printf_float+0x12a>
 8012404:	6822      	ldr	r2, [r4, #0]
 8012406:	07d2      	lsls	r2, r2, #31
 8012408:	d501      	bpl.n	801240e <_printf_float+0x12e>
 801240a:	3301      	adds	r3, #1
 801240c:	6123      	str	r3, [r4, #16]
 801240e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012412:	2b00      	cmp	r3, #0
 8012414:	d0a6      	beq.n	8012364 <_printf_float+0x84>
 8012416:	232d      	movs	r3, #45	@ 0x2d
 8012418:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801241c:	e7a2      	b.n	8012364 <_printf_float+0x84>
 801241e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012422:	d1c4      	bne.n	80123ae <_printf_float+0xce>
 8012424:	2b00      	cmp	r3, #0
 8012426:	d1c2      	bne.n	80123ae <_printf_float+0xce>
 8012428:	2301      	movs	r3, #1
 801242a:	e7bf      	b.n	80123ac <_printf_float+0xcc>
 801242c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8012430:	d9db      	bls.n	80123ea <_printf_float+0x10a>
 8012432:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8012436:	d118      	bne.n	801246a <_printf_float+0x18a>
 8012438:	2900      	cmp	r1, #0
 801243a:	6863      	ldr	r3, [r4, #4]
 801243c:	dd0b      	ble.n	8012456 <_printf_float+0x176>
 801243e:	6121      	str	r1, [r4, #16]
 8012440:	b913      	cbnz	r3, 8012448 <_printf_float+0x168>
 8012442:	6822      	ldr	r2, [r4, #0]
 8012444:	07d0      	lsls	r0, r2, #31
 8012446:	d502      	bpl.n	801244e <_printf_float+0x16e>
 8012448:	3301      	adds	r3, #1
 801244a:	440b      	add	r3, r1
 801244c:	6123      	str	r3, [r4, #16]
 801244e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8012450:	f04f 0a00 	mov.w	sl, #0
 8012454:	e7db      	b.n	801240e <_printf_float+0x12e>
 8012456:	b913      	cbnz	r3, 801245e <_printf_float+0x17e>
 8012458:	6822      	ldr	r2, [r4, #0]
 801245a:	07d2      	lsls	r2, r2, #31
 801245c:	d501      	bpl.n	8012462 <_printf_float+0x182>
 801245e:	3302      	adds	r3, #2
 8012460:	e7f4      	b.n	801244c <_printf_float+0x16c>
 8012462:	2301      	movs	r3, #1
 8012464:	e7f2      	b.n	801244c <_printf_float+0x16c>
 8012466:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801246a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801246c:	4299      	cmp	r1, r3
 801246e:	db05      	blt.n	801247c <_printf_float+0x19c>
 8012470:	6823      	ldr	r3, [r4, #0]
 8012472:	6121      	str	r1, [r4, #16]
 8012474:	07d8      	lsls	r0, r3, #31
 8012476:	d5ea      	bpl.n	801244e <_printf_float+0x16e>
 8012478:	1c4b      	adds	r3, r1, #1
 801247a:	e7e7      	b.n	801244c <_printf_float+0x16c>
 801247c:	2900      	cmp	r1, #0
 801247e:	bfd4      	ite	le
 8012480:	f1c1 0202 	rsble	r2, r1, #2
 8012484:	2201      	movgt	r2, #1
 8012486:	4413      	add	r3, r2
 8012488:	e7e0      	b.n	801244c <_printf_float+0x16c>
 801248a:	6823      	ldr	r3, [r4, #0]
 801248c:	055a      	lsls	r2, r3, #21
 801248e:	d407      	bmi.n	80124a0 <_printf_float+0x1c0>
 8012490:	6923      	ldr	r3, [r4, #16]
 8012492:	4642      	mov	r2, r8
 8012494:	4631      	mov	r1, r6
 8012496:	4628      	mov	r0, r5
 8012498:	47b8      	blx	r7
 801249a:	3001      	adds	r0, #1
 801249c:	d12a      	bne.n	80124f4 <_printf_float+0x214>
 801249e:	e76b      	b.n	8012378 <_printf_float+0x98>
 80124a0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80124a4:	f240 80e0 	bls.w	8012668 <_printf_float+0x388>
 80124a8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80124ac:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80124b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124b4:	d133      	bne.n	801251e <_printf_float+0x23e>
 80124b6:	4a38      	ldr	r2, [pc, #224]	@ (8012598 <_printf_float+0x2b8>)
 80124b8:	2301      	movs	r3, #1
 80124ba:	4631      	mov	r1, r6
 80124bc:	4628      	mov	r0, r5
 80124be:	47b8      	blx	r7
 80124c0:	3001      	adds	r0, #1
 80124c2:	f43f af59 	beq.w	8012378 <_printf_float+0x98>
 80124c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80124ca:	4543      	cmp	r3, r8
 80124cc:	db02      	blt.n	80124d4 <_printf_float+0x1f4>
 80124ce:	6823      	ldr	r3, [r4, #0]
 80124d0:	07d8      	lsls	r0, r3, #31
 80124d2:	d50f      	bpl.n	80124f4 <_printf_float+0x214>
 80124d4:	9b05      	ldr	r3, [sp, #20]
 80124d6:	465a      	mov	r2, fp
 80124d8:	4631      	mov	r1, r6
 80124da:	4628      	mov	r0, r5
 80124dc:	47b8      	blx	r7
 80124de:	3001      	adds	r0, #1
 80124e0:	f43f af4a 	beq.w	8012378 <_printf_float+0x98>
 80124e4:	f04f 0900 	mov.w	r9, #0
 80124e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80124ec:	f104 0a1a 	add.w	sl, r4, #26
 80124f0:	45c8      	cmp	r8, r9
 80124f2:	dc09      	bgt.n	8012508 <_printf_float+0x228>
 80124f4:	6823      	ldr	r3, [r4, #0]
 80124f6:	079b      	lsls	r3, r3, #30
 80124f8:	f100 8107 	bmi.w	801270a <_printf_float+0x42a>
 80124fc:	68e0      	ldr	r0, [r4, #12]
 80124fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012500:	4298      	cmp	r0, r3
 8012502:	bfb8      	it	lt
 8012504:	4618      	movlt	r0, r3
 8012506:	e739      	b.n	801237c <_printf_float+0x9c>
 8012508:	2301      	movs	r3, #1
 801250a:	4652      	mov	r2, sl
 801250c:	4631      	mov	r1, r6
 801250e:	4628      	mov	r0, r5
 8012510:	47b8      	blx	r7
 8012512:	3001      	adds	r0, #1
 8012514:	f43f af30 	beq.w	8012378 <_printf_float+0x98>
 8012518:	f109 0901 	add.w	r9, r9, #1
 801251c:	e7e8      	b.n	80124f0 <_printf_float+0x210>
 801251e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012520:	2b00      	cmp	r3, #0
 8012522:	dc3b      	bgt.n	801259c <_printf_float+0x2bc>
 8012524:	4a1c      	ldr	r2, [pc, #112]	@ (8012598 <_printf_float+0x2b8>)
 8012526:	2301      	movs	r3, #1
 8012528:	4631      	mov	r1, r6
 801252a:	4628      	mov	r0, r5
 801252c:	47b8      	blx	r7
 801252e:	3001      	adds	r0, #1
 8012530:	f43f af22 	beq.w	8012378 <_printf_float+0x98>
 8012534:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012538:	ea59 0303 	orrs.w	r3, r9, r3
 801253c:	d102      	bne.n	8012544 <_printf_float+0x264>
 801253e:	6823      	ldr	r3, [r4, #0]
 8012540:	07d9      	lsls	r1, r3, #31
 8012542:	d5d7      	bpl.n	80124f4 <_printf_float+0x214>
 8012544:	9b05      	ldr	r3, [sp, #20]
 8012546:	465a      	mov	r2, fp
 8012548:	4631      	mov	r1, r6
 801254a:	4628      	mov	r0, r5
 801254c:	47b8      	blx	r7
 801254e:	3001      	adds	r0, #1
 8012550:	f43f af12 	beq.w	8012378 <_printf_float+0x98>
 8012554:	f04f 0a00 	mov.w	sl, #0
 8012558:	f104 0b1a 	add.w	fp, r4, #26
 801255c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801255e:	425b      	negs	r3, r3
 8012560:	4553      	cmp	r3, sl
 8012562:	dc01      	bgt.n	8012568 <_printf_float+0x288>
 8012564:	464b      	mov	r3, r9
 8012566:	e794      	b.n	8012492 <_printf_float+0x1b2>
 8012568:	2301      	movs	r3, #1
 801256a:	465a      	mov	r2, fp
 801256c:	4631      	mov	r1, r6
 801256e:	4628      	mov	r0, r5
 8012570:	47b8      	blx	r7
 8012572:	3001      	adds	r0, #1
 8012574:	f43f af00 	beq.w	8012378 <_printf_float+0x98>
 8012578:	f10a 0a01 	add.w	sl, sl, #1
 801257c:	e7ee      	b.n	801255c <_printf_float+0x27c>
 801257e:	bf00      	nop
 8012580:	ffffffff 	.word	0xffffffff
 8012584:	7fefffff 	.word	0x7fefffff
 8012588:	08014ac4 	.word	0x08014ac4
 801258c:	08014ac8 	.word	0x08014ac8
 8012590:	08014acc 	.word	0x08014acc
 8012594:	08014ad0 	.word	0x08014ad0
 8012598:	08014ad4 	.word	0x08014ad4
 801259c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801259e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80125a2:	4553      	cmp	r3, sl
 80125a4:	bfa8      	it	ge
 80125a6:	4653      	movge	r3, sl
 80125a8:	2b00      	cmp	r3, #0
 80125aa:	4699      	mov	r9, r3
 80125ac:	dc37      	bgt.n	801261e <_printf_float+0x33e>
 80125ae:	2300      	movs	r3, #0
 80125b0:	9307      	str	r3, [sp, #28]
 80125b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80125b6:	f104 021a 	add.w	r2, r4, #26
 80125ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80125bc:	9907      	ldr	r1, [sp, #28]
 80125be:	9306      	str	r3, [sp, #24]
 80125c0:	eba3 0309 	sub.w	r3, r3, r9
 80125c4:	428b      	cmp	r3, r1
 80125c6:	dc31      	bgt.n	801262c <_printf_float+0x34c>
 80125c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80125ca:	459a      	cmp	sl, r3
 80125cc:	dc3b      	bgt.n	8012646 <_printf_float+0x366>
 80125ce:	6823      	ldr	r3, [r4, #0]
 80125d0:	07da      	lsls	r2, r3, #31
 80125d2:	d438      	bmi.n	8012646 <_printf_float+0x366>
 80125d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80125d6:	ebaa 0903 	sub.w	r9, sl, r3
 80125da:	9b06      	ldr	r3, [sp, #24]
 80125dc:	ebaa 0303 	sub.w	r3, sl, r3
 80125e0:	4599      	cmp	r9, r3
 80125e2:	bfa8      	it	ge
 80125e4:	4699      	movge	r9, r3
 80125e6:	f1b9 0f00 	cmp.w	r9, #0
 80125ea:	dc34      	bgt.n	8012656 <_printf_float+0x376>
 80125ec:	f04f 0800 	mov.w	r8, #0
 80125f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80125f4:	f104 0b1a 	add.w	fp, r4, #26
 80125f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80125fa:	ebaa 0303 	sub.w	r3, sl, r3
 80125fe:	eba3 0309 	sub.w	r3, r3, r9
 8012602:	4543      	cmp	r3, r8
 8012604:	f77f af76 	ble.w	80124f4 <_printf_float+0x214>
 8012608:	2301      	movs	r3, #1
 801260a:	465a      	mov	r2, fp
 801260c:	4631      	mov	r1, r6
 801260e:	4628      	mov	r0, r5
 8012610:	47b8      	blx	r7
 8012612:	3001      	adds	r0, #1
 8012614:	f43f aeb0 	beq.w	8012378 <_printf_float+0x98>
 8012618:	f108 0801 	add.w	r8, r8, #1
 801261c:	e7ec      	b.n	80125f8 <_printf_float+0x318>
 801261e:	4642      	mov	r2, r8
 8012620:	4631      	mov	r1, r6
 8012622:	4628      	mov	r0, r5
 8012624:	47b8      	blx	r7
 8012626:	3001      	adds	r0, #1
 8012628:	d1c1      	bne.n	80125ae <_printf_float+0x2ce>
 801262a:	e6a5      	b.n	8012378 <_printf_float+0x98>
 801262c:	2301      	movs	r3, #1
 801262e:	4631      	mov	r1, r6
 8012630:	4628      	mov	r0, r5
 8012632:	9206      	str	r2, [sp, #24]
 8012634:	47b8      	blx	r7
 8012636:	3001      	adds	r0, #1
 8012638:	f43f ae9e 	beq.w	8012378 <_printf_float+0x98>
 801263c:	9b07      	ldr	r3, [sp, #28]
 801263e:	9a06      	ldr	r2, [sp, #24]
 8012640:	3301      	adds	r3, #1
 8012642:	9307      	str	r3, [sp, #28]
 8012644:	e7b9      	b.n	80125ba <_printf_float+0x2da>
 8012646:	9b05      	ldr	r3, [sp, #20]
 8012648:	465a      	mov	r2, fp
 801264a:	4631      	mov	r1, r6
 801264c:	4628      	mov	r0, r5
 801264e:	47b8      	blx	r7
 8012650:	3001      	adds	r0, #1
 8012652:	d1bf      	bne.n	80125d4 <_printf_float+0x2f4>
 8012654:	e690      	b.n	8012378 <_printf_float+0x98>
 8012656:	9a06      	ldr	r2, [sp, #24]
 8012658:	464b      	mov	r3, r9
 801265a:	4442      	add	r2, r8
 801265c:	4631      	mov	r1, r6
 801265e:	4628      	mov	r0, r5
 8012660:	47b8      	blx	r7
 8012662:	3001      	adds	r0, #1
 8012664:	d1c2      	bne.n	80125ec <_printf_float+0x30c>
 8012666:	e687      	b.n	8012378 <_printf_float+0x98>
 8012668:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801266c:	f1b9 0f01 	cmp.w	r9, #1
 8012670:	dc01      	bgt.n	8012676 <_printf_float+0x396>
 8012672:	07db      	lsls	r3, r3, #31
 8012674:	d536      	bpl.n	80126e4 <_printf_float+0x404>
 8012676:	2301      	movs	r3, #1
 8012678:	4642      	mov	r2, r8
 801267a:	4631      	mov	r1, r6
 801267c:	4628      	mov	r0, r5
 801267e:	47b8      	blx	r7
 8012680:	3001      	adds	r0, #1
 8012682:	f43f ae79 	beq.w	8012378 <_printf_float+0x98>
 8012686:	9b05      	ldr	r3, [sp, #20]
 8012688:	465a      	mov	r2, fp
 801268a:	4631      	mov	r1, r6
 801268c:	4628      	mov	r0, r5
 801268e:	47b8      	blx	r7
 8012690:	3001      	adds	r0, #1
 8012692:	f43f ae71 	beq.w	8012378 <_printf_float+0x98>
 8012696:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801269a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801269e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80126a2:	f109 39ff 	add.w	r9, r9, #4294967295
 80126a6:	d018      	beq.n	80126da <_printf_float+0x3fa>
 80126a8:	464b      	mov	r3, r9
 80126aa:	f108 0201 	add.w	r2, r8, #1
 80126ae:	4631      	mov	r1, r6
 80126b0:	4628      	mov	r0, r5
 80126b2:	47b8      	blx	r7
 80126b4:	3001      	adds	r0, #1
 80126b6:	d10c      	bne.n	80126d2 <_printf_float+0x3f2>
 80126b8:	e65e      	b.n	8012378 <_printf_float+0x98>
 80126ba:	2301      	movs	r3, #1
 80126bc:	465a      	mov	r2, fp
 80126be:	4631      	mov	r1, r6
 80126c0:	4628      	mov	r0, r5
 80126c2:	47b8      	blx	r7
 80126c4:	3001      	adds	r0, #1
 80126c6:	f43f ae57 	beq.w	8012378 <_printf_float+0x98>
 80126ca:	f108 0801 	add.w	r8, r8, #1
 80126ce:	45c8      	cmp	r8, r9
 80126d0:	dbf3      	blt.n	80126ba <_printf_float+0x3da>
 80126d2:	4653      	mov	r3, sl
 80126d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80126d8:	e6dc      	b.n	8012494 <_printf_float+0x1b4>
 80126da:	f04f 0800 	mov.w	r8, #0
 80126de:	f104 0b1a 	add.w	fp, r4, #26
 80126e2:	e7f4      	b.n	80126ce <_printf_float+0x3ee>
 80126e4:	2301      	movs	r3, #1
 80126e6:	4642      	mov	r2, r8
 80126e8:	e7e1      	b.n	80126ae <_printf_float+0x3ce>
 80126ea:	2301      	movs	r3, #1
 80126ec:	464a      	mov	r2, r9
 80126ee:	4631      	mov	r1, r6
 80126f0:	4628      	mov	r0, r5
 80126f2:	47b8      	blx	r7
 80126f4:	3001      	adds	r0, #1
 80126f6:	f43f ae3f 	beq.w	8012378 <_printf_float+0x98>
 80126fa:	f108 0801 	add.w	r8, r8, #1
 80126fe:	68e3      	ldr	r3, [r4, #12]
 8012700:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012702:	1a5b      	subs	r3, r3, r1
 8012704:	4543      	cmp	r3, r8
 8012706:	dcf0      	bgt.n	80126ea <_printf_float+0x40a>
 8012708:	e6f8      	b.n	80124fc <_printf_float+0x21c>
 801270a:	f04f 0800 	mov.w	r8, #0
 801270e:	f104 0919 	add.w	r9, r4, #25
 8012712:	e7f4      	b.n	80126fe <_printf_float+0x41e>

08012714 <_printf_common>:
 8012714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012718:	4616      	mov	r6, r2
 801271a:	4698      	mov	r8, r3
 801271c:	688a      	ldr	r2, [r1, #8]
 801271e:	690b      	ldr	r3, [r1, #16]
 8012720:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012724:	4293      	cmp	r3, r2
 8012726:	bfb8      	it	lt
 8012728:	4613      	movlt	r3, r2
 801272a:	6033      	str	r3, [r6, #0]
 801272c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012730:	4607      	mov	r7, r0
 8012732:	460c      	mov	r4, r1
 8012734:	b10a      	cbz	r2, 801273a <_printf_common+0x26>
 8012736:	3301      	adds	r3, #1
 8012738:	6033      	str	r3, [r6, #0]
 801273a:	6823      	ldr	r3, [r4, #0]
 801273c:	0699      	lsls	r1, r3, #26
 801273e:	bf42      	ittt	mi
 8012740:	6833      	ldrmi	r3, [r6, #0]
 8012742:	3302      	addmi	r3, #2
 8012744:	6033      	strmi	r3, [r6, #0]
 8012746:	6825      	ldr	r5, [r4, #0]
 8012748:	f015 0506 	ands.w	r5, r5, #6
 801274c:	d106      	bne.n	801275c <_printf_common+0x48>
 801274e:	f104 0a19 	add.w	sl, r4, #25
 8012752:	68e3      	ldr	r3, [r4, #12]
 8012754:	6832      	ldr	r2, [r6, #0]
 8012756:	1a9b      	subs	r3, r3, r2
 8012758:	42ab      	cmp	r3, r5
 801275a:	dc26      	bgt.n	80127aa <_printf_common+0x96>
 801275c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012760:	6822      	ldr	r2, [r4, #0]
 8012762:	3b00      	subs	r3, #0
 8012764:	bf18      	it	ne
 8012766:	2301      	movne	r3, #1
 8012768:	0692      	lsls	r2, r2, #26
 801276a:	d42b      	bmi.n	80127c4 <_printf_common+0xb0>
 801276c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012770:	4641      	mov	r1, r8
 8012772:	4638      	mov	r0, r7
 8012774:	47c8      	blx	r9
 8012776:	3001      	adds	r0, #1
 8012778:	d01e      	beq.n	80127b8 <_printf_common+0xa4>
 801277a:	6823      	ldr	r3, [r4, #0]
 801277c:	6922      	ldr	r2, [r4, #16]
 801277e:	f003 0306 	and.w	r3, r3, #6
 8012782:	2b04      	cmp	r3, #4
 8012784:	bf02      	ittt	eq
 8012786:	68e5      	ldreq	r5, [r4, #12]
 8012788:	6833      	ldreq	r3, [r6, #0]
 801278a:	1aed      	subeq	r5, r5, r3
 801278c:	68a3      	ldr	r3, [r4, #8]
 801278e:	bf0c      	ite	eq
 8012790:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012794:	2500      	movne	r5, #0
 8012796:	4293      	cmp	r3, r2
 8012798:	bfc4      	itt	gt
 801279a:	1a9b      	subgt	r3, r3, r2
 801279c:	18ed      	addgt	r5, r5, r3
 801279e:	2600      	movs	r6, #0
 80127a0:	341a      	adds	r4, #26
 80127a2:	42b5      	cmp	r5, r6
 80127a4:	d11a      	bne.n	80127dc <_printf_common+0xc8>
 80127a6:	2000      	movs	r0, #0
 80127a8:	e008      	b.n	80127bc <_printf_common+0xa8>
 80127aa:	2301      	movs	r3, #1
 80127ac:	4652      	mov	r2, sl
 80127ae:	4641      	mov	r1, r8
 80127b0:	4638      	mov	r0, r7
 80127b2:	47c8      	blx	r9
 80127b4:	3001      	adds	r0, #1
 80127b6:	d103      	bne.n	80127c0 <_printf_common+0xac>
 80127b8:	f04f 30ff 	mov.w	r0, #4294967295
 80127bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127c0:	3501      	adds	r5, #1
 80127c2:	e7c6      	b.n	8012752 <_printf_common+0x3e>
 80127c4:	18e1      	adds	r1, r4, r3
 80127c6:	1c5a      	adds	r2, r3, #1
 80127c8:	2030      	movs	r0, #48	@ 0x30
 80127ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80127ce:	4422      	add	r2, r4
 80127d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80127d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80127d8:	3302      	adds	r3, #2
 80127da:	e7c7      	b.n	801276c <_printf_common+0x58>
 80127dc:	2301      	movs	r3, #1
 80127de:	4622      	mov	r2, r4
 80127e0:	4641      	mov	r1, r8
 80127e2:	4638      	mov	r0, r7
 80127e4:	47c8      	blx	r9
 80127e6:	3001      	adds	r0, #1
 80127e8:	d0e6      	beq.n	80127b8 <_printf_common+0xa4>
 80127ea:	3601      	adds	r6, #1
 80127ec:	e7d9      	b.n	80127a2 <_printf_common+0x8e>
	...

080127f0 <_printf_i>:
 80127f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80127f4:	7e0f      	ldrb	r7, [r1, #24]
 80127f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80127f8:	2f78      	cmp	r7, #120	@ 0x78
 80127fa:	4691      	mov	r9, r2
 80127fc:	4680      	mov	r8, r0
 80127fe:	460c      	mov	r4, r1
 8012800:	469a      	mov	sl, r3
 8012802:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012806:	d807      	bhi.n	8012818 <_printf_i+0x28>
 8012808:	2f62      	cmp	r7, #98	@ 0x62
 801280a:	d80a      	bhi.n	8012822 <_printf_i+0x32>
 801280c:	2f00      	cmp	r7, #0
 801280e:	f000 80d2 	beq.w	80129b6 <_printf_i+0x1c6>
 8012812:	2f58      	cmp	r7, #88	@ 0x58
 8012814:	f000 80b9 	beq.w	801298a <_printf_i+0x19a>
 8012818:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801281c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012820:	e03a      	b.n	8012898 <_printf_i+0xa8>
 8012822:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012826:	2b15      	cmp	r3, #21
 8012828:	d8f6      	bhi.n	8012818 <_printf_i+0x28>
 801282a:	a101      	add	r1, pc, #4	@ (adr r1, 8012830 <_printf_i+0x40>)
 801282c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012830:	08012889 	.word	0x08012889
 8012834:	0801289d 	.word	0x0801289d
 8012838:	08012819 	.word	0x08012819
 801283c:	08012819 	.word	0x08012819
 8012840:	08012819 	.word	0x08012819
 8012844:	08012819 	.word	0x08012819
 8012848:	0801289d 	.word	0x0801289d
 801284c:	08012819 	.word	0x08012819
 8012850:	08012819 	.word	0x08012819
 8012854:	08012819 	.word	0x08012819
 8012858:	08012819 	.word	0x08012819
 801285c:	0801299d 	.word	0x0801299d
 8012860:	080128c7 	.word	0x080128c7
 8012864:	08012957 	.word	0x08012957
 8012868:	08012819 	.word	0x08012819
 801286c:	08012819 	.word	0x08012819
 8012870:	080129bf 	.word	0x080129bf
 8012874:	08012819 	.word	0x08012819
 8012878:	080128c7 	.word	0x080128c7
 801287c:	08012819 	.word	0x08012819
 8012880:	08012819 	.word	0x08012819
 8012884:	0801295f 	.word	0x0801295f
 8012888:	6833      	ldr	r3, [r6, #0]
 801288a:	1d1a      	adds	r2, r3, #4
 801288c:	681b      	ldr	r3, [r3, #0]
 801288e:	6032      	str	r2, [r6, #0]
 8012890:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012894:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012898:	2301      	movs	r3, #1
 801289a:	e09d      	b.n	80129d8 <_printf_i+0x1e8>
 801289c:	6833      	ldr	r3, [r6, #0]
 801289e:	6820      	ldr	r0, [r4, #0]
 80128a0:	1d19      	adds	r1, r3, #4
 80128a2:	6031      	str	r1, [r6, #0]
 80128a4:	0606      	lsls	r6, r0, #24
 80128a6:	d501      	bpl.n	80128ac <_printf_i+0xbc>
 80128a8:	681d      	ldr	r5, [r3, #0]
 80128aa:	e003      	b.n	80128b4 <_printf_i+0xc4>
 80128ac:	0645      	lsls	r5, r0, #25
 80128ae:	d5fb      	bpl.n	80128a8 <_printf_i+0xb8>
 80128b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80128b4:	2d00      	cmp	r5, #0
 80128b6:	da03      	bge.n	80128c0 <_printf_i+0xd0>
 80128b8:	232d      	movs	r3, #45	@ 0x2d
 80128ba:	426d      	negs	r5, r5
 80128bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80128c0:	4859      	ldr	r0, [pc, #356]	@ (8012a28 <_printf_i+0x238>)
 80128c2:	230a      	movs	r3, #10
 80128c4:	e011      	b.n	80128ea <_printf_i+0xfa>
 80128c6:	6821      	ldr	r1, [r4, #0]
 80128c8:	6833      	ldr	r3, [r6, #0]
 80128ca:	0608      	lsls	r0, r1, #24
 80128cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80128d0:	d402      	bmi.n	80128d8 <_printf_i+0xe8>
 80128d2:	0649      	lsls	r1, r1, #25
 80128d4:	bf48      	it	mi
 80128d6:	b2ad      	uxthmi	r5, r5
 80128d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80128da:	4853      	ldr	r0, [pc, #332]	@ (8012a28 <_printf_i+0x238>)
 80128dc:	6033      	str	r3, [r6, #0]
 80128de:	bf14      	ite	ne
 80128e0:	230a      	movne	r3, #10
 80128e2:	2308      	moveq	r3, #8
 80128e4:	2100      	movs	r1, #0
 80128e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80128ea:	6866      	ldr	r6, [r4, #4]
 80128ec:	60a6      	str	r6, [r4, #8]
 80128ee:	2e00      	cmp	r6, #0
 80128f0:	bfa2      	ittt	ge
 80128f2:	6821      	ldrge	r1, [r4, #0]
 80128f4:	f021 0104 	bicge.w	r1, r1, #4
 80128f8:	6021      	strge	r1, [r4, #0]
 80128fa:	b90d      	cbnz	r5, 8012900 <_printf_i+0x110>
 80128fc:	2e00      	cmp	r6, #0
 80128fe:	d04b      	beq.n	8012998 <_printf_i+0x1a8>
 8012900:	4616      	mov	r6, r2
 8012902:	fbb5 f1f3 	udiv	r1, r5, r3
 8012906:	fb03 5711 	mls	r7, r3, r1, r5
 801290a:	5dc7      	ldrb	r7, [r0, r7]
 801290c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012910:	462f      	mov	r7, r5
 8012912:	42bb      	cmp	r3, r7
 8012914:	460d      	mov	r5, r1
 8012916:	d9f4      	bls.n	8012902 <_printf_i+0x112>
 8012918:	2b08      	cmp	r3, #8
 801291a:	d10b      	bne.n	8012934 <_printf_i+0x144>
 801291c:	6823      	ldr	r3, [r4, #0]
 801291e:	07df      	lsls	r7, r3, #31
 8012920:	d508      	bpl.n	8012934 <_printf_i+0x144>
 8012922:	6923      	ldr	r3, [r4, #16]
 8012924:	6861      	ldr	r1, [r4, #4]
 8012926:	4299      	cmp	r1, r3
 8012928:	bfde      	ittt	le
 801292a:	2330      	movle	r3, #48	@ 0x30
 801292c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012930:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012934:	1b92      	subs	r2, r2, r6
 8012936:	6122      	str	r2, [r4, #16]
 8012938:	f8cd a000 	str.w	sl, [sp]
 801293c:	464b      	mov	r3, r9
 801293e:	aa03      	add	r2, sp, #12
 8012940:	4621      	mov	r1, r4
 8012942:	4640      	mov	r0, r8
 8012944:	f7ff fee6 	bl	8012714 <_printf_common>
 8012948:	3001      	adds	r0, #1
 801294a:	d14a      	bne.n	80129e2 <_printf_i+0x1f2>
 801294c:	f04f 30ff 	mov.w	r0, #4294967295
 8012950:	b004      	add	sp, #16
 8012952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012956:	6823      	ldr	r3, [r4, #0]
 8012958:	f043 0320 	orr.w	r3, r3, #32
 801295c:	6023      	str	r3, [r4, #0]
 801295e:	4833      	ldr	r0, [pc, #204]	@ (8012a2c <_printf_i+0x23c>)
 8012960:	2778      	movs	r7, #120	@ 0x78
 8012962:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012966:	6823      	ldr	r3, [r4, #0]
 8012968:	6831      	ldr	r1, [r6, #0]
 801296a:	061f      	lsls	r7, r3, #24
 801296c:	f851 5b04 	ldr.w	r5, [r1], #4
 8012970:	d402      	bmi.n	8012978 <_printf_i+0x188>
 8012972:	065f      	lsls	r7, r3, #25
 8012974:	bf48      	it	mi
 8012976:	b2ad      	uxthmi	r5, r5
 8012978:	6031      	str	r1, [r6, #0]
 801297a:	07d9      	lsls	r1, r3, #31
 801297c:	bf44      	itt	mi
 801297e:	f043 0320 	orrmi.w	r3, r3, #32
 8012982:	6023      	strmi	r3, [r4, #0]
 8012984:	b11d      	cbz	r5, 801298e <_printf_i+0x19e>
 8012986:	2310      	movs	r3, #16
 8012988:	e7ac      	b.n	80128e4 <_printf_i+0xf4>
 801298a:	4827      	ldr	r0, [pc, #156]	@ (8012a28 <_printf_i+0x238>)
 801298c:	e7e9      	b.n	8012962 <_printf_i+0x172>
 801298e:	6823      	ldr	r3, [r4, #0]
 8012990:	f023 0320 	bic.w	r3, r3, #32
 8012994:	6023      	str	r3, [r4, #0]
 8012996:	e7f6      	b.n	8012986 <_printf_i+0x196>
 8012998:	4616      	mov	r6, r2
 801299a:	e7bd      	b.n	8012918 <_printf_i+0x128>
 801299c:	6833      	ldr	r3, [r6, #0]
 801299e:	6825      	ldr	r5, [r4, #0]
 80129a0:	6961      	ldr	r1, [r4, #20]
 80129a2:	1d18      	adds	r0, r3, #4
 80129a4:	6030      	str	r0, [r6, #0]
 80129a6:	062e      	lsls	r6, r5, #24
 80129a8:	681b      	ldr	r3, [r3, #0]
 80129aa:	d501      	bpl.n	80129b0 <_printf_i+0x1c0>
 80129ac:	6019      	str	r1, [r3, #0]
 80129ae:	e002      	b.n	80129b6 <_printf_i+0x1c6>
 80129b0:	0668      	lsls	r0, r5, #25
 80129b2:	d5fb      	bpl.n	80129ac <_printf_i+0x1bc>
 80129b4:	8019      	strh	r1, [r3, #0]
 80129b6:	2300      	movs	r3, #0
 80129b8:	6123      	str	r3, [r4, #16]
 80129ba:	4616      	mov	r6, r2
 80129bc:	e7bc      	b.n	8012938 <_printf_i+0x148>
 80129be:	6833      	ldr	r3, [r6, #0]
 80129c0:	1d1a      	adds	r2, r3, #4
 80129c2:	6032      	str	r2, [r6, #0]
 80129c4:	681e      	ldr	r6, [r3, #0]
 80129c6:	6862      	ldr	r2, [r4, #4]
 80129c8:	2100      	movs	r1, #0
 80129ca:	4630      	mov	r0, r6
 80129cc:	f7ed fc88 	bl	80002e0 <memchr>
 80129d0:	b108      	cbz	r0, 80129d6 <_printf_i+0x1e6>
 80129d2:	1b80      	subs	r0, r0, r6
 80129d4:	6060      	str	r0, [r4, #4]
 80129d6:	6863      	ldr	r3, [r4, #4]
 80129d8:	6123      	str	r3, [r4, #16]
 80129da:	2300      	movs	r3, #0
 80129dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80129e0:	e7aa      	b.n	8012938 <_printf_i+0x148>
 80129e2:	6923      	ldr	r3, [r4, #16]
 80129e4:	4632      	mov	r2, r6
 80129e6:	4649      	mov	r1, r9
 80129e8:	4640      	mov	r0, r8
 80129ea:	47d0      	blx	sl
 80129ec:	3001      	adds	r0, #1
 80129ee:	d0ad      	beq.n	801294c <_printf_i+0x15c>
 80129f0:	6823      	ldr	r3, [r4, #0]
 80129f2:	079b      	lsls	r3, r3, #30
 80129f4:	d413      	bmi.n	8012a1e <_printf_i+0x22e>
 80129f6:	68e0      	ldr	r0, [r4, #12]
 80129f8:	9b03      	ldr	r3, [sp, #12]
 80129fa:	4298      	cmp	r0, r3
 80129fc:	bfb8      	it	lt
 80129fe:	4618      	movlt	r0, r3
 8012a00:	e7a6      	b.n	8012950 <_printf_i+0x160>
 8012a02:	2301      	movs	r3, #1
 8012a04:	4632      	mov	r2, r6
 8012a06:	4649      	mov	r1, r9
 8012a08:	4640      	mov	r0, r8
 8012a0a:	47d0      	blx	sl
 8012a0c:	3001      	adds	r0, #1
 8012a0e:	d09d      	beq.n	801294c <_printf_i+0x15c>
 8012a10:	3501      	adds	r5, #1
 8012a12:	68e3      	ldr	r3, [r4, #12]
 8012a14:	9903      	ldr	r1, [sp, #12]
 8012a16:	1a5b      	subs	r3, r3, r1
 8012a18:	42ab      	cmp	r3, r5
 8012a1a:	dcf2      	bgt.n	8012a02 <_printf_i+0x212>
 8012a1c:	e7eb      	b.n	80129f6 <_printf_i+0x206>
 8012a1e:	2500      	movs	r5, #0
 8012a20:	f104 0619 	add.w	r6, r4, #25
 8012a24:	e7f5      	b.n	8012a12 <_printf_i+0x222>
 8012a26:	bf00      	nop
 8012a28:	08014ad6 	.word	0x08014ad6
 8012a2c:	08014ae7 	.word	0x08014ae7

08012a30 <std>:
 8012a30:	2300      	movs	r3, #0
 8012a32:	b510      	push	{r4, lr}
 8012a34:	4604      	mov	r4, r0
 8012a36:	e9c0 3300 	strd	r3, r3, [r0]
 8012a3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012a3e:	6083      	str	r3, [r0, #8]
 8012a40:	8181      	strh	r1, [r0, #12]
 8012a42:	6643      	str	r3, [r0, #100]	@ 0x64
 8012a44:	81c2      	strh	r2, [r0, #14]
 8012a46:	6183      	str	r3, [r0, #24]
 8012a48:	4619      	mov	r1, r3
 8012a4a:	2208      	movs	r2, #8
 8012a4c:	305c      	adds	r0, #92	@ 0x5c
 8012a4e:	f000 f8f4 	bl	8012c3a <memset>
 8012a52:	4b0d      	ldr	r3, [pc, #52]	@ (8012a88 <std+0x58>)
 8012a54:	6263      	str	r3, [r4, #36]	@ 0x24
 8012a56:	4b0d      	ldr	r3, [pc, #52]	@ (8012a8c <std+0x5c>)
 8012a58:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8012a90 <std+0x60>)
 8012a5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8012a94 <std+0x64>)
 8012a60:	6323      	str	r3, [r4, #48]	@ 0x30
 8012a62:	4b0d      	ldr	r3, [pc, #52]	@ (8012a98 <std+0x68>)
 8012a64:	6224      	str	r4, [r4, #32]
 8012a66:	429c      	cmp	r4, r3
 8012a68:	d006      	beq.n	8012a78 <std+0x48>
 8012a6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012a6e:	4294      	cmp	r4, r2
 8012a70:	d002      	beq.n	8012a78 <std+0x48>
 8012a72:	33d0      	adds	r3, #208	@ 0xd0
 8012a74:	429c      	cmp	r4, r3
 8012a76:	d105      	bne.n	8012a84 <std+0x54>
 8012a78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012a7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a80:	f000 b958 	b.w	8012d34 <__retarget_lock_init_recursive>
 8012a84:	bd10      	pop	{r4, pc}
 8012a86:	bf00      	nop
 8012a88:	08012bb5 	.word	0x08012bb5
 8012a8c:	08012bd7 	.word	0x08012bd7
 8012a90:	08012c0f 	.word	0x08012c0f
 8012a94:	08012c33 	.word	0x08012c33
 8012a98:	24002614 	.word	0x24002614

08012a9c <stdio_exit_handler>:
 8012a9c:	4a02      	ldr	r2, [pc, #8]	@ (8012aa8 <stdio_exit_handler+0xc>)
 8012a9e:	4903      	ldr	r1, [pc, #12]	@ (8012aac <stdio_exit_handler+0x10>)
 8012aa0:	4803      	ldr	r0, [pc, #12]	@ (8012ab0 <stdio_exit_handler+0x14>)
 8012aa2:	f000 b869 	b.w	8012b78 <_fwalk_sglue>
 8012aa6:	bf00      	nop
 8012aa8:	2400012c 	.word	0x2400012c
 8012aac:	08014309 	.word	0x08014309
 8012ab0:	2400013c 	.word	0x2400013c

08012ab4 <cleanup_stdio>:
 8012ab4:	6841      	ldr	r1, [r0, #4]
 8012ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8012ae8 <cleanup_stdio+0x34>)
 8012ab8:	4299      	cmp	r1, r3
 8012aba:	b510      	push	{r4, lr}
 8012abc:	4604      	mov	r4, r0
 8012abe:	d001      	beq.n	8012ac4 <cleanup_stdio+0x10>
 8012ac0:	f001 fc22 	bl	8014308 <_fflush_r>
 8012ac4:	68a1      	ldr	r1, [r4, #8]
 8012ac6:	4b09      	ldr	r3, [pc, #36]	@ (8012aec <cleanup_stdio+0x38>)
 8012ac8:	4299      	cmp	r1, r3
 8012aca:	d002      	beq.n	8012ad2 <cleanup_stdio+0x1e>
 8012acc:	4620      	mov	r0, r4
 8012ace:	f001 fc1b 	bl	8014308 <_fflush_r>
 8012ad2:	68e1      	ldr	r1, [r4, #12]
 8012ad4:	4b06      	ldr	r3, [pc, #24]	@ (8012af0 <cleanup_stdio+0x3c>)
 8012ad6:	4299      	cmp	r1, r3
 8012ad8:	d004      	beq.n	8012ae4 <cleanup_stdio+0x30>
 8012ada:	4620      	mov	r0, r4
 8012adc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012ae0:	f001 bc12 	b.w	8014308 <_fflush_r>
 8012ae4:	bd10      	pop	{r4, pc}
 8012ae6:	bf00      	nop
 8012ae8:	24002614 	.word	0x24002614
 8012aec:	2400267c 	.word	0x2400267c
 8012af0:	240026e4 	.word	0x240026e4

08012af4 <global_stdio_init.part.0>:
 8012af4:	b510      	push	{r4, lr}
 8012af6:	4b0b      	ldr	r3, [pc, #44]	@ (8012b24 <global_stdio_init.part.0+0x30>)
 8012af8:	4c0b      	ldr	r4, [pc, #44]	@ (8012b28 <global_stdio_init.part.0+0x34>)
 8012afa:	4a0c      	ldr	r2, [pc, #48]	@ (8012b2c <global_stdio_init.part.0+0x38>)
 8012afc:	601a      	str	r2, [r3, #0]
 8012afe:	4620      	mov	r0, r4
 8012b00:	2200      	movs	r2, #0
 8012b02:	2104      	movs	r1, #4
 8012b04:	f7ff ff94 	bl	8012a30 <std>
 8012b08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012b0c:	2201      	movs	r2, #1
 8012b0e:	2109      	movs	r1, #9
 8012b10:	f7ff ff8e 	bl	8012a30 <std>
 8012b14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012b18:	2202      	movs	r2, #2
 8012b1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012b1e:	2112      	movs	r1, #18
 8012b20:	f7ff bf86 	b.w	8012a30 <std>
 8012b24:	2400274c 	.word	0x2400274c
 8012b28:	24002614 	.word	0x24002614
 8012b2c:	08012a9d 	.word	0x08012a9d

08012b30 <__sfp_lock_acquire>:
 8012b30:	4801      	ldr	r0, [pc, #4]	@ (8012b38 <__sfp_lock_acquire+0x8>)
 8012b32:	f000 b900 	b.w	8012d36 <__retarget_lock_acquire_recursive>
 8012b36:	bf00      	nop
 8012b38:	24002755 	.word	0x24002755

08012b3c <__sfp_lock_release>:
 8012b3c:	4801      	ldr	r0, [pc, #4]	@ (8012b44 <__sfp_lock_release+0x8>)
 8012b3e:	f000 b8fb 	b.w	8012d38 <__retarget_lock_release_recursive>
 8012b42:	bf00      	nop
 8012b44:	24002755 	.word	0x24002755

08012b48 <__sinit>:
 8012b48:	b510      	push	{r4, lr}
 8012b4a:	4604      	mov	r4, r0
 8012b4c:	f7ff fff0 	bl	8012b30 <__sfp_lock_acquire>
 8012b50:	6a23      	ldr	r3, [r4, #32]
 8012b52:	b11b      	cbz	r3, 8012b5c <__sinit+0x14>
 8012b54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012b58:	f7ff bff0 	b.w	8012b3c <__sfp_lock_release>
 8012b5c:	4b04      	ldr	r3, [pc, #16]	@ (8012b70 <__sinit+0x28>)
 8012b5e:	6223      	str	r3, [r4, #32]
 8012b60:	4b04      	ldr	r3, [pc, #16]	@ (8012b74 <__sinit+0x2c>)
 8012b62:	681b      	ldr	r3, [r3, #0]
 8012b64:	2b00      	cmp	r3, #0
 8012b66:	d1f5      	bne.n	8012b54 <__sinit+0xc>
 8012b68:	f7ff ffc4 	bl	8012af4 <global_stdio_init.part.0>
 8012b6c:	e7f2      	b.n	8012b54 <__sinit+0xc>
 8012b6e:	bf00      	nop
 8012b70:	08012ab5 	.word	0x08012ab5
 8012b74:	2400274c 	.word	0x2400274c

08012b78 <_fwalk_sglue>:
 8012b78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012b7c:	4607      	mov	r7, r0
 8012b7e:	4688      	mov	r8, r1
 8012b80:	4614      	mov	r4, r2
 8012b82:	2600      	movs	r6, #0
 8012b84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012b88:	f1b9 0901 	subs.w	r9, r9, #1
 8012b8c:	d505      	bpl.n	8012b9a <_fwalk_sglue+0x22>
 8012b8e:	6824      	ldr	r4, [r4, #0]
 8012b90:	2c00      	cmp	r4, #0
 8012b92:	d1f7      	bne.n	8012b84 <_fwalk_sglue+0xc>
 8012b94:	4630      	mov	r0, r6
 8012b96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b9a:	89ab      	ldrh	r3, [r5, #12]
 8012b9c:	2b01      	cmp	r3, #1
 8012b9e:	d907      	bls.n	8012bb0 <_fwalk_sglue+0x38>
 8012ba0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012ba4:	3301      	adds	r3, #1
 8012ba6:	d003      	beq.n	8012bb0 <_fwalk_sglue+0x38>
 8012ba8:	4629      	mov	r1, r5
 8012baa:	4638      	mov	r0, r7
 8012bac:	47c0      	blx	r8
 8012bae:	4306      	orrs	r6, r0
 8012bb0:	3568      	adds	r5, #104	@ 0x68
 8012bb2:	e7e9      	b.n	8012b88 <_fwalk_sglue+0x10>

08012bb4 <__sread>:
 8012bb4:	b510      	push	{r4, lr}
 8012bb6:	460c      	mov	r4, r1
 8012bb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012bbc:	f000 f86c 	bl	8012c98 <_read_r>
 8012bc0:	2800      	cmp	r0, #0
 8012bc2:	bfab      	itete	ge
 8012bc4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012bc6:	89a3      	ldrhlt	r3, [r4, #12]
 8012bc8:	181b      	addge	r3, r3, r0
 8012bca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012bce:	bfac      	ite	ge
 8012bd0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012bd2:	81a3      	strhlt	r3, [r4, #12]
 8012bd4:	bd10      	pop	{r4, pc}

08012bd6 <__swrite>:
 8012bd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012bda:	461f      	mov	r7, r3
 8012bdc:	898b      	ldrh	r3, [r1, #12]
 8012bde:	05db      	lsls	r3, r3, #23
 8012be0:	4605      	mov	r5, r0
 8012be2:	460c      	mov	r4, r1
 8012be4:	4616      	mov	r6, r2
 8012be6:	d505      	bpl.n	8012bf4 <__swrite+0x1e>
 8012be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012bec:	2302      	movs	r3, #2
 8012bee:	2200      	movs	r2, #0
 8012bf0:	f000 f840 	bl	8012c74 <_lseek_r>
 8012bf4:	89a3      	ldrh	r3, [r4, #12]
 8012bf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012bfa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012bfe:	81a3      	strh	r3, [r4, #12]
 8012c00:	4632      	mov	r2, r6
 8012c02:	463b      	mov	r3, r7
 8012c04:	4628      	mov	r0, r5
 8012c06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c0a:	f000 b857 	b.w	8012cbc <_write_r>

08012c0e <__sseek>:
 8012c0e:	b510      	push	{r4, lr}
 8012c10:	460c      	mov	r4, r1
 8012c12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c16:	f000 f82d 	bl	8012c74 <_lseek_r>
 8012c1a:	1c43      	adds	r3, r0, #1
 8012c1c:	89a3      	ldrh	r3, [r4, #12]
 8012c1e:	bf15      	itete	ne
 8012c20:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012c22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012c26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012c2a:	81a3      	strheq	r3, [r4, #12]
 8012c2c:	bf18      	it	ne
 8012c2e:	81a3      	strhne	r3, [r4, #12]
 8012c30:	bd10      	pop	{r4, pc}

08012c32 <__sclose>:
 8012c32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c36:	f000 b80d 	b.w	8012c54 <_close_r>

08012c3a <memset>:
 8012c3a:	4402      	add	r2, r0
 8012c3c:	4603      	mov	r3, r0
 8012c3e:	4293      	cmp	r3, r2
 8012c40:	d100      	bne.n	8012c44 <memset+0xa>
 8012c42:	4770      	bx	lr
 8012c44:	f803 1b01 	strb.w	r1, [r3], #1
 8012c48:	e7f9      	b.n	8012c3e <memset+0x4>
	...

08012c4c <_localeconv_r>:
 8012c4c:	4800      	ldr	r0, [pc, #0]	@ (8012c50 <_localeconv_r+0x4>)
 8012c4e:	4770      	bx	lr
 8012c50:	24000278 	.word	0x24000278

08012c54 <_close_r>:
 8012c54:	b538      	push	{r3, r4, r5, lr}
 8012c56:	4d06      	ldr	r5, [pc, #24]	@ (8012c70 <_close_r+0x1c>)
 8012c58:	2300      	movs	r3, #0
 8012c5a:	4604      	mov	r4, r0
 8012c5c:	4608      	mov	r0, r1
 8012c5e:	602b      	str	r3, [r5, #0]
 8012c60:	f7ee fe3e 	bl	80018e0 <_close>
 8012c64:	1c43      	adds	r3, r0, #1
 8012c66:	d102      	bne.n	8012c6e <_close_r+0x1a>
 8012c68:	682b      	ldr	r3, [r5, #0]
 8012c6a:	b103      	cbz	r3, 8012c6e <_close_r+0x1a>
 8012c6c:	6023      	str	r3, [r4, #0]
 8012c6e:	bd38      	pop	{r3, r4, r5, pc}
 8012c70:	24002750 	.word	0x24002750

08012c74 <_lseek_r>:
 8012c74:	b538      	push	{r3, r4, r5, lr}
 8012c76:	4d07      	ldr	r5, [pc, #28]	@ (8012c94 <_lseek_r+0x20>)
 8012c78:	4604      	mov	r4, r0
 8012c7a:	4608      	mov	r0, r1
 8012c7c:	4611      	mov	r1, r2
 8012c7e:	2200      	movs	r2, #0
 8012c80:	602a      	str	r2, [r5, #0]
 8012c82:	461a      	mov	r2, r3
 8012c84:	f7ee fe53 	bl	800192e <_lseek>
 8012c88:	1c43      	adds	r3, r0, #1
 8012c8a:	d102      	bne.n	8012c92 <_lseek_r+0x1e>
 8012c8c:	682b      	ldr	r3, [r5, #0]
 8012c8e:	b103      	cbz	r3, 8012c92 <_lseek_r+0x1e>
 8012c90:	6023      	str	r3, [r4, #0]
 8012c92:	bd38      	pop	{r3, r4, r5, pc}
 8012c94:	24002750 	.word	0x24002750

08012c98 <_read_r>:
 8012c98:	b538      	push	{r3, r4, r5, lr}
 8012c9a:	4d07      	ldr	r5, [pc, #28]	@ (8012cb8 <_read_r+0x20>)
 8012c9c:	4604      	mov	r4, r0
 8012c9e:	4608      	mov	r0, r1
 8012ca0:	4611      	mov	r1, r2
 8012ca2:	2200      	movs	r2, #0
 8012ca4:	602a      	str	r2, [r5, #0]
 8012ca6:	461a      	mov	r2, r3
 8012ca8:	f7ee fde1 	bl	800186e <_read>
 8012cac:	1c43      	adds	r3, r0, #1
 8012cae:	d102      	bne.n	8012cb6 <_read_r+0x1e>
 8012cb0:	682b      	ldr	r3, [r5, #0]
 8012cb2:	b103      	cbz	r3, 8012cb6 <_read_r+0x1e>
 8012cb4:	6023      	str	r3, [r4, #0]
 8012cb6:	bd38      	pop	{r3, r4, r5, pc}
 8012cb8:	24002750 	.word	0x24002750

08012cbc <_write_r>:
 8012cbc:	b538      	push	{r3, r4, r5, lr}
 8012cbe:	4d07      	ldr	r5, [pc, #28]	@ (8012cdc <_write_r+0x20>)
 8012cc0:	4604      	mov	r4, r0
 8012cc2:	4608      	mov	r0, r1
 8012cc4:	4611      	mov	r1, r2
 8012cc6:	2200      	movs	r2, #0
 8012cc8:	602a      	str	r2, [r5, #0]
 8012cca:	461a      	mov	r2, r3
 8012ccc:	f7ee fdec 	bl	80018a8 <_write>
 8012cd0:	1c43      	adds	r3, r0, #1
 8012cd2:	d102      	bne.n	8012cda <_write_r+0x1e>
 8012cd4:	682b      	ldr	r3, [r5, #0]
 8012cd6:	b103      	cbz	r3, 8012cda <_write_r+0x1e>
 8012cd8:	6023      	str	r3, [r4, #0]
 8012cda:	bd38      	pop	{r3, r4, r5, pc}
 8012cdc:	24002750 	.word	0x24002750

08012ce0 <__errno>:
 8012ce0:	4b01      	ldr	r3, [pc, #4]	@ (8012ce8 <__errno+0x8>)
 8012ce2:	6818      	ldr	r0, [r3, #0]
 8012ce4:	4770      	bx	lr
 8012ce6:	bf00      	nop
 8012ce8:	24000138 	.word	0x24000138

08012cec <__libc_init_array>:
 8012cec:	b570      	push	{r4, r5, r6, lr}
 8012cee:	4d0d      	ldr	r5, [pc, #52]	@ (8012d24 <__libc_init_array+0x38>)
 8012cf0:	4c0d      	ldr	r4, [pc, #52]	@ (8012d28 <__libc_init_array+0x3c>)
 8012cf2:	1b64      	subs	r4, r4, r5
 8012cf4:	10a4      	asrs	r4, r4, #2
 8012cf6:	2600      	movs	r6, #0
 8012cf8:	42a6      	cmp	r6, r4
 8012cfa:	d109      	bne.n	8012d10 <__libc_init_array+0x24>
 8012cfc:	4d0b      	ldr	r5, [pc, #44]	@ (8012d2c <__libc_init_array+0x40>)
 8012cfe:	4c0c      	ldr	r4, [pc, #48]	@ (8012d30 <__libc_init_array+0x44>)
 8012d00:	f001 fe90 	bl	8014a24 <_init>
 8012d04:	1b64      	subs	r4, r4, r5
 8012d06:	10a4      	asrs	r4, r4, #2
 8012d08:	2600      	movs	r6, #0
 8012d0a:	42a6      	cmp	r6, r4
 8012d0c:	d105      	bne.n	8012d1a <__libc_init_array+0x2e>
 8012d0e:	bd70      	pop	{r4, r5, r6, pc}
 8012d10:	f855 3b04 	ldr.w	r3, [r5], #4
 8012d14:	4798      	blx	r3
 8012d16:	3601      	adds	r6, #1
 8012d18:	e7ee      	b.n	8012cf8 <__libc_init_array+0xc>
 8012d1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8012d1e:	4798      	blx	r3
 8012d20:	3601      	adds	r6, #1
 8012d22:	e7f2      	b.n	8012d0a <__libc_init_array+0x1e>
 8012d24:	08014e48 	.word	0x08014e48
 8012d28:	08014e48 	.word	0x08014e48
 8012d2c:	08014e48 	.word	0x08014e48
 8012d30:	08014e4c 	.word	0x08014e4c

08012d34 <__retarget_lock_init_recursive>:
 8012d34:	4770      	bx	lr

08012d36 <__retarget_lock_acquire_recursive>:
 8012d36:	4770      	bx	lr

08012d38 <__retarget_lock_release_recursive>:
 8012d38:	4770      	bx	lr

08012d3a <quorem>:
 8012d3a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d3e:	6903      	ldr	r3, [r0, #16]
 8012d40:	690c      	ldr	r4, [r1, #16]
 8012d42:	42a3      	cmp	r3, r4
 8012d44:	4607      	mov	r7, r0
 8012d46:	db7e      	blt.n	8012e46 <quorem+0x10c>
 8012d48:	3c01      	subs	r4, #1
 8012d4a:	f101 0814 	add.w	r8, r1, #20
 8012d4e:	00a3      	lsls	r3, r4, #2
 8012d50:	f100 0514 	add.w	r5, r0, #20
 8012d54:	9300      	str	r3, [sp, #0]
 8012d56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012d5a:	9301      	str	r3, [sp, #4]
 8012d5c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012d60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012d64:	3301      	adds	r3, #1
 8012d66:	429a      	cmp	r2, r3
 8012d68:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012d6c:	fbb2 f6f3 	udiv	r6, r2, r3
 8012d70:	d32e      	bcc.n	8012dd0 <quorem+0x96>
 8012d72:	f04f 0a00 	mov.w	sl, #0
 8012d76:	46c4      	mov	ip, r8
 8012d78:	46ae      	mov	lr, r5
 8012d7a:	46d3      	mov	fp, sl
 8012d7c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012d80:	b298      	uxth	r0, r3
 8012d82:	fb06 a000 	mla	r0, r6, r0, sl
 8012d86:	0c02      	lsrs	r2, r0, #16
 8012d88:	0c1b      	lsrs	r3, r3, #16
 8012d8a:	fb06 2303 	mla	r3, r6, r3, r2
 8012d8e:	f8de 2000 	ldr.w	r2, [lr]
 8012d92:	b280      	uxth	r0, r0
 8012d94:	b292      	uxth	r2, r2
 8012d96:	1a12      	subs	r2, r2, r0
 8012d98:	445a      	add	r2, fp
 8012d9a:	f8de 0000 	ldr.w	r0, [lr]
 8012d9e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012da2:	b29b      	uxth	r3, r3
 8012da4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012da8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012dac:	b292      	uxth	r2, r2
 8012dae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012db2:	45e1      	cmp	r9, ip
 8012db4:	f84e 2b04 	str.w	r2, [lr], #4
 8012db8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012dbc:	d2de      	bcs.n	8012d7c <quorem+0x42>
 8012dbe:	9b00      	ldr	r3, [sp, #0]
 8012dc0:	58eb      	ldr	r3, [r5, r3]
 8012dc2:	b92b      	cbnz	r3, 8012dd0 <quorem+0x96>
 8012dc4:	9b01      	ldr	r3, [sp, #4]
 8012dc6:	3b04      	subs	r3, #4
 8012dc8:	429d      	cmp	r5, r3
 8012dca:	461a      	mov	r2, r3
 8012dcc:	d32f      	bcc.n	8012e2e <quorem+0xf4>
 8012dce:	613c      	str	r4, [r7, #16]
 8012dd0:	4638      	mov	r0, r7
 8012dd2:	f001 f90d 	bl	8013ff0 <__mcmp>
 8012dd6:	2800      	cmp	r0, #0
 8012dd8:	db25      	blt.n	8012e26 <quorem+0xec>
 8012dda:	4629      	mov	r1, r5
 8012ddc:	2000      	movs	r0, #0
 8012dde:	f858 2b04 	ldr.w	r2, [r8], #4
 8012de2:	f8d1 c000 	ldr.w	ip, [r1]
 8012de6:	fa1f fe82 	uxth.w	lr, r2
 8012dea:	fa1f f38c 	uxth.w	r3, ip
 8012dee:	eba3 030e 	sub.w	r3, r3, lr
 8012df2:	4403      	add	r3, r0
 8012df4:	0c12      	lsrs	r2, r2, #16
 8012df6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012dfa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012dfe:	b29b      	uxth	r3, r3
 8012e00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012e04:	45c1      	cmp	r9, r8
 8012e06:	f841 3b04 	str.w	r3, [r1], #4
 8012e0a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012e0e:	d2e6      	bcs.n	8012dde <quorem+0xa4>
 8012e10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012e14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012e18:	b922      	cbnz	r2, 8012e24 <quorem+0xea>
 8012e1a:	3b04      	subs	r3, #4
 8012e1c:	429d      	cmp	r5, r3
 8012e1e:	461a      	mov	r2, r3
 8012e20:	d30b      	bcc.n	8012e3a <quorem+0x100>
 8012e22:	613c      	str	r4, [r7, #16]
 8012e24:	3601      	adds	r6, #1
 8012e26:	4630      	mov	r0, r6
 8012e28:	b003      	add	sp, #12
 8012e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e2e:	6812      	ldr	r2, [r2, #0]
 8012e30:	3b04      	subs	r3, #4
 8012e32:	2a00      	cmp	r2, #0
 8012e34:	d1cb      	bne.n	8012dce <quorem+0x94>
 8012e36:	3c01      	subs	r4, #1
 8012e38:	e7c6      	b.n	8012dc8 <quorem+0x8e>
 8012e3a:	6812      	ldr	r2, [r2, #0]
 8012e3c:	3b04      	subs	r3, #4
 8012e3e:	2a00      	cmp	r2, #0
 8012e40:	d1ef      	bne.n	8012e22 <quorem+0xe8>
 8012e42:	3c01      	subs	r4, #1
 8012e44:	e7ea      	b.n	8012e1c <quorem+0xe2>
 8012e46:	2000      	movs	r0, #0
 8012e48:	e7ee      	b.n	8012e28 <quorem+0xee>
 8012e4a:	0000      	movs	r0, r0
 8012e4c:	0000      	movs	r0, r0
	...

08012e50 <_dtoa_r>:
 8012e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e54:	ed2d 8b02 	vpush	{d8}
 8012e58:	69c7      	ldr	r7, [r0, #28]
 8012e5a:	b091      	sub	sp, #68	@ 0x44
 8012e5c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012e60:	ec55 4b10 	vmov	r4, r5, d0
 8012e64:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8012e66:	9107      	str	r1, [sp, #28]
 8012e68:	4681      	mov	r9, r0
 8012e6a:	9209      	str	r2, [sp, #36]	@ 0x24
 8012e6c:	930d      	str	r3, [sp, #52]	@ 0x34
 8012e6e:	b97f      	cbnz	r7, 8012e90 <_dtoa_r+0x40>
 8012e70:	2010      	movs	r0, #16
 8012e72:	f000 fd8d 	bl	8013990 <malloc>
 8012e76:	4602      	mov	r2, r0
 8012e78:	f8c9 001c 	str.w	r0, [r9, #28]
 8012e7c:	b920      	cbnz	r0, 8012e88 <_dtoa_r+0x38>
 8012e7e:	4ba0      	ldr	r3, [pc, #640]	@ (8013100 <_dtoa_r+0x2b0>)
 8012e80:	21ef      	movs	r1, #239	@ 0xef
 8012e82:	48a0      	ldr	r0, [pc, #640]	@ (8013104 <_dtoa_r+0x2b4>)
 8012e84:	f001 fa86 	bl	8014394 <__assert_func>
 8012e88:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012e8c:	6007      	str	r7, [r0, #0]
 8012e8e:	60c7      	str	r7, [r0, #12]
 8012e90:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012e94:	6819      	ldr	r1, [r3, #0]
 8012e96:	b159      	cbz	r1, 8012eb0 <_dtoa_r+0x60>
 8012e98:	685a      	ldr	r2, [r3, #4]
 8012e9a:	604a      	str	r2, [r1, #4]
 8012e9c:	2301      	movs	r3, #1
 8012e9e:	4093      	lsls	r3, r2
 8012ea0:	608b      	str	r3, [r1, #8]
 8012ea2:	4648      	mov	r0, r9
 8012ea4:	f000 fe6a 	bl	8013b7c <_Bfree>
 8012ea8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012eac:	2200      	movs	r2, #0
 8012eae:	601a      	str	r2, [r3, #0]
 8012eb0:	1e2b      	subs	r3, r5, #0
 8012eb2:	bfbb      	ittet	lt
 8012eb4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012eb8:	9303      	strlt	r3, [sp, #12]
 8012eba:	2300      	movge	r3, #0
 8012ebc:	2201      	movlt	r2, #1
 8012ebe:	bfac      	ite	ge
 8012ec0:	6033      	strge	r3, [r6, #0]
 8012ec2:	6032      	strlt	r2, [r6, #0]
 8012ec4:	4b90      	ldr	r3, [pc, #576]	@ (8013108 <_dtoa_r+0x2b8>)
 8012ec6:	9e03      	ldr	r6, [sp, #12]
 8012ec8:	43b3      	bics	r3, r6
 8012eca:	d110      	bne.n	8012eee <_dtoa_r+0x9e>
 8012ecc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012ece:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012ed2:	6013      	str	r3, [r2, #0]
 8012ed4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8012ed8:	4323      	orrs	r3, r4
 8012eda:	f000 84de 	beq.w	801389a <_dtoa_r+0xa4a>
 8012ede:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012ee0:	4f8a      	ldr	r7, [pc, #552]	@ (801310c <_dtoa_r+0x2bc>)
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	f000 84e0 	beq.w	80138a8 <_dtoa_r+0xa58>
 8012ee8:	1cfb      	adds	r3, r7, #3
 8012eea:	f000 bcdb 	b.w	80138a4 <_dtoa_r+0xa54>
 8012eee:	ed9d 8b02 	vldr	d8, [sp, #8]
 8012ef2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012efa:	d10a      	bne.n	8012f12 <_dtoa_r+0xc2>
 8012efc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012efe:	2301      	movs	r3, #1
 8012f00:	6013      	str	r3, [r2, #0]
 8012f02:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012f04:	b113      	cbz	r3, 8012f0c <_dtoa_r+0xbc>
 8012f06:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8012f08:	4b81      	ldr	r3, [pc, #516]	@ (8013110 <_dtoa_r+0x2c0>)
 8012f0a:	6013      	str	r3, [r2, #0]
 8012f0c:	4f81      	ldr	r7, [pc, #516]	@ (8013114 <_dtoa_r+0x2c4>)
 8012f0e:	f000 bccb 	b.w	80138a8 <_dtoa_r+0xa58>
 8012f12:	aa0e      	add	r2, sp, #56	@ 0x38
 8012f14:	a90f      	add	r1, sp, #60	@ 0x3c
 8012f16:	4648      	mov	r0, r9
 8012f18:	eeb0 0b48 	vmov.f64	d0, d8
 8012f1c:	f001 f918 	bl	8014150 <__d2b>
 8012f20:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8012f24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012f26:	9001      	str	r0, [sp, #4]
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d045      	beq.n	8012fb8 <_dtoa_r+0x168>
 8012f2c:	eeb0 7b48 	vmov.f64	d7, d8
 8012f30:	ee18 1a90 	vmov	r1, s17
 8012f34:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8012f38:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8012f3c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8012f40:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8012f44:	2500      	movs	r5, #0
 8012f46:	ee07 1a90 	vmov	s15, r1
 8012f4a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8012f4e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80130e8 <_dtoa_r+0x298>
 8012f52:	ee37 7b46 	vsub.f64	d7, d7, d6
 8012f56:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80130f0 <_dtoa_r+0x2a0>
 8012f5a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8012f5e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80130f8 <_dtoa_r+0x2a8>
 8012f62:	ee07 3a90 	vmov	s15, r3
 8012f66:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8012f6a:	eeb0 7b46 	vmov.f64	d7, d6
 8012f6e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8012f72:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8012f76:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8012f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f7e:	ee16 8a90 	vmov	r8, s13
 8012f82:	d508      	bpl.n	8012f96 <_dtoa_r+0x146>
 8012f84:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8012f88:	eeb4 6b47 	vcmp.f64	d6, d7
 8012f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f90:	bf18      	it	ne
 8012f92:	f108 38ff 	addne.w	r8, r8, #4294967295
 8012f96:	f1b8 0f16 	cmp.w	r8, #22
 8012f9a:	d82b      	bhi.n	8012ff4 <_dtoa_r+0x1a4>
 8012f9c:	495e      	ldr	r1, [pc, #376]	@ (8013118 <_dtoa_r+0x2c8>)
 8012f9e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8012fa2:	ed91 7b00 	vldr	d7, [r1]
 8012fa6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fae:	d501      	bpl.n	8012fb4 <_dtoa_r+0x164>
 8012fb0:	f108 38ff 	add.w	r8, r8, #4294967295
 8012fb4:	2100      	movs	r1, #0
 8012fb6:	e01e      	b.n	8012ff6 <_dtoa_r+0x1a6>
 8012fb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012fba:	4413      	add	r3, r2
 8012fbc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8012fc0:	2920      	cmp	r1, #32
 8012fc2:	bfc1      	itttt	gt
 8012fc4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8012fc8:	408e      	lslgt	r6, r1
 8012fca:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8012fce:	fa24 f101 	lsrgt.w	r1, r4, r1
 8012fd2:	bfd6      	itet	le
 8012fd4:	f1c1 0120 	rsble	r1, r1, #32
 8012fd8:	4331      	orrgt	r1, r6
 8012fda:	fa04 f101 	lslle.w	r1, r4, r1
 8012fde:	ee07 1a90 	vmov	s15, r1
 8012fe2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8012fe6:	3b01      	subs	r3, #1
 8012fe8:	ee17 1a90 	vmov	r1, s15
 8012fec:	2501      	movs	r5, #1
 8012fee:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8012ff2:	e7a8      	b.n	8012f46 <_dtoa_r+0xf6>
 8012ff4:	2101      	movs	r1, #1
 8012ff6:	1ad2      	subs	r2, r2, r3
 8012ff8:	1e53      	subs	r3, r2, #1
 8012ffa:	9306      	str	r3, [sp, #24]
 8012ffc:	bf45      	ittet	mi
 8012ffe:	f1c2 0301 	rsbmi	r3, r2, #1
 8013002:	9305      	strmi	r3, [sp, #20]
 8013004:	2300      	movpl	r3, #0
 8013006:	2300      	movmi	r3, #0
 8013008:	bf4c      	ite	mi
 801300a:	9306      	strmi	r3, [sp, #24]
 801300c:	9305      	strpl	r3, [sp, #20]
 801300e:	f1b8 0f00 	cmp.w	r8, #0
 8013012:	910c      	str	r1, [sp, #48]	@ 0x30
 8013014:	db18      	blt.n	8013048 <_dtoa_r+0x1f8>
 8013016:	9b06      	ldr	r3, [sp, #24]
 8013018:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801301c:	4443      	add	r3, r8
 801301e:	9306      	str	r3, [sp, #24]
 8013020:	2300      	movs	r3, #0
 8013022:	9a07      	ldr	r2, [sp, #28]
 8013024:	2a09      	cmp	r2, #9
 8013026:	d849      	bhi.n	80130bc <_dtoa_r+0x26c>
 8013028:	2a05      	cmp	r2, #5
 801302a:	bfc4      	itt	gt
 801302c:	3a04      	subgt	r2, #4
 801302e:	9207      	strgt	r2, [sp, #28]
 8013030:	9a07      	ldr	r2, [sp, #28]
 8013032:	f1a2 0202 	sub.w	r2, r2, #2
 8013036:	bfcc      	ite	gt
 8013038:	2400      	movgt	r4, #0
 801303a:	2401      	movle	r4, #1
 801303c:	2a03      	cmp	r2, #3
 801303e:	d848      	bhi.n	80130d2 <_dtoa_r+0x282>
 8013040:	e8df f002 	tbb	[pc, r2]
 8013044:	3a2c2e0b 	.word	0x3a2c2e0b
 8013048:	9b05      	ldr	r3, [sp, #20]
 801304a:	2200      	movs	r2, #0
 801304c:	eba3 0308 	sub.w	r3, r3, r8
 8013050:	9305      	str	r3, [sp, #20]
 8013052:	920a      	str	r2, [sp, #40]	@ 0x28
 8013054:	f1c8 0300 	rsb	r3, r8, #0
 8013058:	e7e3      	b.n	8013022 <_dtoa_r+0x1d2>
 801305a:	2200      	movs	r2, #0
 801305c:	9208      	str	r2, [sp, #32]
 801305e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013060:	2a00      	cmp	r2, #0
 8013062:	dc39      	bgt.n	80130d8 <_dtoa_r+0x288>
 8013064:	f04f 0b01 	mov.w	fp, #1
 8013068:	46da      	mov	sl, fp
 801306a:	465a      	mov	r2, fp
 801306c:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8013070:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8013074:	2100      	movs	r1, #0
 8013076:	2004      	movs	r0, #4
 8013078:	f100 0614 	add.w	r6, r0, #20
 801307c:	4296      	cmp	r6, r2
 801307e:	d930      	bls.n	80130e2 <_dtoa_r+0x292>
 8013080:	6079      	str	r1, [r7, #4]
 8013082:	4648      	mov	r0, r9
 8013084:	9304      	str	r3, [sp, #16]
 8013086:	f000 fd39 	bl	8013afc <_Balloc>
 801308a:	9b04      	ldr	r3, [sp, #16]
 801308c:	4607      	mov	r7, r0
 801308e:	2800      	cmp	r0, #0
 8013090:	d146      	bne.n	8013120 <_dtoa_r+0x2d0>
 8013092:	4b22      	ldr	r3, [pc, #136]	@ (801311c <_dtoa_r+0x2cc>)
 8013094:	4602      	mov	r2, r0
 8013096:	f240 11af 	movw	r1, #431	@ 0x1af
 801309a:	e6f2      	b.n	8012e82 <_dtoa_r+0x32>
 801309c:	2201      	movs	r2, #1
 801309e:	e7dd      	b.n	801305c <_dtoa_r+0x20c>
 80130a0:	2200      	movs	r2, #0
 80130a2:	9208      	str	r2, [sp, #32]
 80130a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80130a6:	eb08 0b02 	add.w	fp, r8, r2
 80130aa:	f10b 0a01 	add.w	sl, fp, #1
 80130ae:	4652      	mov	r2, sl
 80130b0:	2a01      	cmp	r2, #1
 80130b2:	bfb8      	it	lt
 80130b4:	2201      	movlt	r2, #1
 80130b6:	e7db      	b.n	8013070 <_dtoa_r+0x220>
 80130b8:	2201      	movs	r2, #1
 80130ba:	e7f2      	b.n	80130a2 <_dtoa_r+0x252>
 80130bc:	2401      	movs	r4, #1
 80130be:	2200      	movs	r2, #0
 80130c0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80130c4:	f04f 3bff 	mov.w	fp, #4294967295
 80130c8:	2100      	movs	r1, #0
 80130ca:	46da      	mov	sl, fp
 80130cc:	2212      	movs	r2, #18
 80130ce:	9109      	str	r1, [sp, #36]	@ 0x24
 80130d0:	e7ce      	b.n	8013070 <_dtoa_r+0x220>
 80130d2:	2201      	movs	r2, #1
 80130d4:	9208      	str	r2, [sp, #32]
 80130d6:	e7f5      	b.n	80130c4 <_dtoa_r+0x274>
 80130d8:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 80130dc:	46da      	mov	sl, fp
 80130de:	465a      	mov	r2, fp
 80130e0:	e7c6      	b.n	8013070 <_dtoa_r+0x220>
 80130e2:	3101      	adds	r1, #1
 80130e4:	0040      	lsls	r0, r0, #1
 80130e6:	e7c7      	b.n	8013078 <_dtoa_r+0x228>
 80130e8:	636f4361 	.word	0x636f4361
 80130ec:	3fd287a7 	.word	0x3fd287a7
 80130f0:	8b60c8b3 	.word	0x8b60c8b3
 80130f4:	3fc68a28 	.word	0x3fc68a28
 80130f8:	509f79fb 	.word	0x509f79fb
 80130fc:	3fd34413 	.word	0x3fd34413
 8013100:	08014b05 	.word	0x08014b05
 8013104:	08014b1c 	.word	0x08014b1c
 8013108:	7ff00000 	.word	0x7ff00000
 801310c:	08014b01 	.word	0x08014b01
 8013110:	08014ad5 	.word	0x08014ad5
 8013114:	08014ad4 	.word	0x08014ad4
 8013118:	08014c18 	.word	0x08014c18
 801311c:	08014b74 	.word	0x08014b74
 8013120:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8013124:	f1ba 0f0e 	cmp.w	sl, #14
 8013128:	6010      	str	r0, [r2, #0]
 801312a:	d86f      	bhi.n	801320c <_dtoa_r+0x3bc>
 801312c:	2c00      	cmp	r4, #0
 801312e:	d06d      	beq.n	801320c <_dtoa_r+0x3bc>
 8013130:	f1b8 0f00 	cmp.w	r8, #0
 8013134:	f340 80c2 	ble.w	80132bc <_dtoa_r+0x46c>
 8013138:	4aca      	ldr	r2, [pc, #808]	@ (8013464 <_dtoa_r+0x614>)
 801313a:	f008 010f 	and.w	r1, r8, #15
 801313e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8013142:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8013146:	ed92 7b00 	vldr	d7, [r2]
 801314a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801314e:	f000 80a9 	beq.w	80132a4 <_dtoa_r+0x454>
 8013152:	4ac5      	ldr	r2, [pc, #788]	@ (8013468 <_dtoa_r+0x618>)
 8013154:	ed92 6b08 	vldr	d6, [r2, #32]
 8013158:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801315c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8013160:	f001 010f 	and.w	r1, r1, #15
 8013164:	2203      	movs	r2, #3
 8013166:	48c0      	ldr	r0, [pc, #768]	@ (8013468 <_dtoa_r+0x618>)
 8013168:	2900      	cmp	r1, #0
 801316a:	f040 809d 	bne.w	80132a8 <_dtoa_r+0x458>
 801316e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8013172:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8013176:	ed8d 7b02 	vstr	d7, [sp, #8]
 801317a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801317c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013180:	2900      	cmp	r1, #0
 8013182:	f000 80c1 	beq.w	8013308 <_dtoa_r+0x4b8>
 8013186:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801318a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801318e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013192:	f140 80b9 	bpl.w	8013308 <_dtoa_r+0x4b8>
 8013196:	f1ba 0f00 	cmp.w	sl, #0
 801319a:	f000 80b5 	beq.w	8013308 <_dtoa_r+0x4b8>
 801319e:	f1bb 0f00 	cmp.w	fp, #0
 80131a2:	dd31      	ble.n	8013208 <_dtoa_r+0x3b8>
 80131a4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80131a8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80131ac:	ed8d 7b02 	vstr	d7, [sp, #8]
 80131b0:	f108 31ff 	add.w	r1, r8, #4294967295
 80131b4:	9104      	str	r1, [sp, #16]
 80131b6:	3201      	adds	r2, #1
 80131b8:	465c      	mov	r4, fp
 80131ba:	ed9d 6b02 	vldr	d6, [sp, #8]
 80131be:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80131c2:	ee07 2a90 	vmov	s15, r2
 80131c6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80131ca:	eea7 5b06 	vfma.f64	d5, d7, d6
 80131ce:	ee15 2a90 	vmov	r2, s11
 80131d2:	ec51 0b15 	vmov	r0, r1, d5
 80131d6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80131da:	2c00      	cmp	r4, #0
 80131dc:	f040 8098 	bne.w	8013310 <_dtoa_r+0x4c0>
 80131e0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80131e4:	ee36 6b47 	vsub.f64	d6, d6, d7
 80131e8:	ec41 0b17 	vmov	d7, r0, r1
 80131ec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80131f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131f4:	f300 8261 	bgt.w	80136ba <_dtoa_r+0x86a>
 80131f8:	eeb1 7b47 	vneg.f64	d7, d7
 80131fc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013204:	f100 80f5 	bmi.w	80133f2 <_dtoa_r+0x5a2>
 8013208:	ed8d 8b02 	vstr	d8, [sp, #8]
 801320c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801320e:	2a00      	cmp	r2, #0
 8013210:	f2c0 812c 	blt.w	801346c <_dtoa_r+0x61c>
 8013214:	f1b8 0f0e 	cmp.w	r8, #14
 8013218:	f300 8128 	bgt.w	801346c <_dtoa_r+0x61c>
 801321c:	4b91      	ldr	r3, [pc, #580]	@ (8013464 <_dtoa_r+0x614>)
 801321e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013222:	ed93 6b00 	vldr	d6, [r3]
 8013226:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013228:	2b00      	cmp	r3, #0
 801322a:	da03      	bge.n	8013234 <_dtoa_r+0x3e4>
 801322c:	f1ba 0f00 	cmp.w	sl, #0
 8013230:	f340 80d2 	ble.w	80133d8 <_dtoa_r+0x588>
 8013234:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8013238:	ed9d 7b02 	vldr	d7, [sp, #8]
 801323c:	463e      	mov	r6, r7
 801323e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8013242:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8013246:	ee15 3a10 	vmov	r3, s10
 801324a:	3330      	adds	r3, #48	@ 0x30
 801324c:	f806 3b01 	strb.w	r3, [r6], #1
 8013250:	1bf3      	subs	r3, r6, r7
 8013252:	459a      	cmp	sl, r3
 8013254:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8013258:	eea3 7b46 	vfms.f64	d7, d3, d6
 801325c:	f040 80f8 	bne.w	8013450 <_dtoa_r+0x600>
 8013260:	ee37 7b07 	vadd.f64	d7, d7, d7
 8013264:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8013268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801326c:	f300 80dd 	bgt.w	801342a <_dtoa_r+0x5da>
 8013270:	eeb4 7b46 	vcmp.f64	d7, d6
 8013274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013278:	d104      	bne.n	8013284 <_dtoa_r+0x434>
 801327a:	ee15 3a10 	vmov	r3, s10
 801327e:	07db      	lsls	r3, r3, #31
 8013280:	f100 80d3 	bmi.w	801342a <_dtoa_r+0x5da>
 8013284:	9901      	ldr	r1, [sp, #4]
 8013286:	4648      	mov	r0, r9
 8013288:	f000 fc78 	bl	8013b7c <_Bfree>
 801328c:	2300      	movs	r3, #0
 801328e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013290:	7033      	strb	r3, [r6, #0]
 8013292:	f108 0301 	add.w	r3, r8, #1
 8013296:	6013      	str	r3, [r2, #0]
 8013298:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801329a:	2b00      	cmp	r3, #0
 801329c:	f000 8304 	beq.w	80138a8 <_dtoa_r+0xa58>
 80132a0:	601e      	str	r6, [r3, #0]
 80132a2:	e301      	b.n	80138a8 <_dtoa_r+0xa58>
 80132a4:	2202      	movs	r2, #2
 80132a6:	e75e      	b.n	8013166 <_dtoa_r+0x316>
 80132a8:	07cc      	lsls	r4, r1, #31
 80132aa:	d504      	bpl.n	80132b6 <_dtoa_r+0x466>
 80132ac:	ed90 6b00 	vldr	d6, [r0]
 80132b0:	3201      	adds	r2, #1
 80132b2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80132b6:	1049      	asrs	r1, r1, #1
 80132b8:	3008      	adds	r0, #8
 80132ba:	e755      	b.n	8013168 <_dtoa_r+0x318>
 80132bc:	d022      	beq.n	8013304 <_dtoa_r+0x4b4>
 80132be:	f1c8 0100 	rsb	r1, r8, #0
 80132c2:	4a68      	ldr	r2, [pc, #416]	@ (8013464 <_dtoa_r+0x614>)
 80132c4:	f001 000f 	and.w	r0, r1, #15
 80132c8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80132cc:	ed92 7b00 	vldr	d7, [r2]
 80132d0:	ee28 7b07 	vmul.f64	d7, d8, d7
 80132d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80132d8:	4863      	ldr	r0, [pc, #396]	@ (8013468 <_dtoa_r+0x618>)
 80132da:	1109      	asrs	r1, r1, #4
 80132dc:	2400      	movs	r4, #0
 80132de:	2202      	movs	r2, #2
 80132e0:	b929      	cbnz	r1, 80132ee <_dtoa_r+0x49e>
 80132e2:	2c00      	cmp	r4, #0
 80132e4:	f43f af49 	beq.w	801317a <_dtoa_r+0x32a>
 80132e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80132ec:	e745      	b.n	801317a <_dtoa_r+0x32a>
 80132ee:	07ce      	lsls	r6, r1, #31
 80132f0:	d505      	bpl.n	80132fe <_dtoa_r+0x4ae>
 80132f2:	ed90 6b00 	vldr	d6, [r0]
 80132f6:	3201      	adds	r2, #1
 80132f8:	2401      	movs	r4, #1
 80132fa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80132fe:	1049      	asrs	r1, r1, #1
 8013300:	3008      	adds	r0, #8
 8013302:	e7ed      	b.n	80132e0 <_dtoa_r+0x490>
 8013304:	2202      	movs	r2, #2
 8013306:	e738      	b.n	801317a <_dtoa_r+0x32a>
 8013308:	f8cd 8010 	str.w	r8, [sp, #16]
 801330c:	4654      	mov	r4, sl
 801330e:	e754      	b.n	80131ba <_dtoa_r+0x36a>
 8013310:	4a54      	ldr	r2, [pc, #336]	@ (8013464 <_dtoa_r+0x614>)
 8013312:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8013316:	ed12 4b02 	vldr	d4, [r2, #-8]
 801331a:	9a08      	ldr	r2, [sp, #32]
 801331c:	ec41 0b17 	vmov	d7, r0, r1
 8013320:	443c      	add	r4, r7
 8013322:	b34a      	cbz	r2, 8013378 <_dtoa_r+0x528>
 8013324:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8013328:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801332c:	463e      	mov	r6, r7
 801332e:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8013332:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013336:	ee35 7b47 	vsub.f64	d7, d5, d7
 801333a:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801333e:	ee14 2a90 	vmov	r2, s9
 8013342:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013346:	3230      	adds	r2, #48	@ 0x30
 8013348:	ee36 6b45 	vsub.f64	d6, d6, d5
 801334c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013354:	f806 2b01 	strb.w	r2, [r6], #1
 8013358:	d438      	bmi.n	80133cc <_dtoa_r+0x57c>
 801335a:	ee32 5b46 	vsub.f64	d5, d2, d6
 801335e:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8013362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013366:	d462      	bmi.n	801342e <_dtoa_r+0x5de>
 8013368:	42a6      	cmp	r6, r4
 801336a:	f43f af4d 	beq.w	8013208 <_dtoa_r+0x3b8>
 801336e:	ee27 7b03 	vmul.f64	d7, d7, d3
 8013372:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013376:	e7e0      	b.n	801333a <_dtoa_r+0x4ea>
 8013378:	4621      	mov	r1, r4
 801337a:	463e      	mov	r6, r7
 801337c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013380:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013384:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8013388:	ee14 2a90 	vmov	r2, s9
 801338c:	3230      	adds	r2, #48	@ 0x30
 801338e:	f806 2b01 	strb.w	r2, [r6], #1
 8013392:	42a6      	cmp	r6, r4
 8013394:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013398:	ee36 6b45 	vsub.f64	d6, d6, d5
 801339c:	d119      	bne.n	80133d2 <_dtoa_r+0x582>
 801339e:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80133a2:	ee37 4b05 	vadd.f64	d4, d7, d5
 80133a6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80133aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133ae:	dc3e      	bgt.n	801342e <_dtoa_r+0x5de>
 80133b0:	ee35 5b47 	vsub.f64	d5, d5, d7
 80133b4:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80133b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133bc:	f57f af24 	bpl.w	8013208 <_dtoa_r+0x3b8>
 80133c0:	460e      	mov	r6, r1
 80133c2:	3901      	subs	r1, #1
 80133c4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80133c8:	2b30      	cmp	r3, #48	@ 0x30
 80133ca:	d0f9      	beq.n	80133c0 <_dtoa_r+0x570>
 80133cc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80133d0:	e758      	b.n	8013284 <_dtoa_r+0x434>
 80133d2:	ee26 6b03 	vmul.f64	d6, d6, d3
 80133d6:	e7d5      	b.n	8013384 <_dtoa_r+0x534>
 80133d8:	d10b      	bne.n	80133f2 <_dtoa_r+0x5a2>
 80133da:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80133de:	ee26 6b07 	vmul.f64	d6, d6, d7
 80133e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80133e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80133ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133ee:	f2c0 8161 	blt.w	80136b4 <_dtoa_r+0x864>
 80133f2:	2400      	movs	r4, #0
 80133f4:	4625      	mov	r5, r4
 80133f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80133f8:	43db      	mvns	r3, r3
 80133fa:	9304      	str	r3, [sp, #16]
 80133fc:	463e      	mov	r6, r7
 80133fe:	f04f 0800 	mov.w	r8, #0
 8013402:	4621      	mov	r1, r4
 8013404:	4648      	mov	r0, r9
 8013406:	f000 fbb9 	bl	8013b7c <_Bfree>
 801340a:	2d00      	cmp	r5, #0
 801340c:	d0de      	beq.n	80133cc <_dtoa_r+0x57c>
 801340e:	f1b8 0f00 	cmp.w	r8, #0
 8013412:	d005      	beq.n	8013420 <_dtoa_r+0x5d0>
 8013414:	45a8      	cmp	r8, r5
 8013416:	d003      	beq.n	8013420 <_dtoa_r+0x5d0>
 8013418:	4641      	mov	r1, r8
 801341a:	4648      	mov	r0, r9
 801341c:	f000 fbae 	bl	8013b7c <_Bfree>
 8013420:	4629      	mov	r1, r5
 8013422:	4648      	mov	r0, r9
 8013424:	f000 fbaa 	bl	8013b7c <_Bfree>
 8013428:	e7d0      	b.n	80133cc <_dtoa_r+0x57c>
 801342a:	f8cd 8010 	str.w	r8, [sp, #16]
 801342e:	4633      	mov	r3, r6
 8013430:	461e      	mov	r6, r3
 8013432:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013436:	2a39      	cmp	r2, #57	@ 0x39
 8013438:	d106      	bne.n	8013448 <_dtoa_r+0x5f8>
 801343a:	429f      	cmp	r7, r3
 801343c:	d1f8      	bne.n	8013430 <_dtoa_r+0x5e0>
 801343e:	9a04      	ldr	r2, [sp, #16]
 8013440:	3201      	adds	r2, #1
 8013442:	9204      	str	r2, [sp, #16]
 8013444:	2230      	movs	r2, #48	@ 0x30
 8013446:	703a      	strb	r2, [r7, #0]
 8013448:	781a      	ldrb	r2, [r3, #0]
 801344a:	3201      	adds	r2, #1
 801344c:	701a      	strb	r2, [r3, #0]
 801344e:	e7bd      	b.n	80133cc <_dtoa_r+0x57c>
 8013450:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013454:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801345c:	f47f aeef 	bne.w	801323e <_dtoa_r+0x3ee>
 8013460:	e710      	b.n	8013284 <_dtoa_r+0x434>
 8013462:	bf00      	nop
 8013464:	08014c18 	.word	0x08014c18
 8013468:	08014bf0 	.word	0x08014bf0
 801346c:	9908      	ldr	r1, [sp, #32]
 801346e:	2900      	cmp	r1, #0
 8013470:	f000 80e3 	beq.w	801363a <_dtoa_r+0x7ea>
 8013474:	9907      	ldr	r1, [sp, #28]
 8013476:	2901      	cmp	r1, #1
 8013478:	f300 80c8 	bgt.w	801360c <_dtoa_r+0x7bc>
 801347c:	2d00      	cmp	r5, #0
 801347e:	f000 80c1 	beq.w	8013604 <_dtoa_r+0x7b4>
 8013482:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8013486:	9e05      	ldr	r6, [sp, #20]
 8013488:	461c      	mov	r4, r3
 801348a:	9304      	str	r3, [sp, #16]
 801348c:	9b05      	ldr	r3, [sp, #20]
 801348e:	4413      	add	r3, r2
 8013490:	9305      	str	r3, [sp, #20]
 8013492:	9b06      	ldr	r3, [sp, #24]
 8013494:	2101      	movs	r1, #1
 8013496:	4413      	add	r3, r2
 8013498:	4648      	mov	r0, r9
 801349a:	9306      	str	r3, [sp, #24]
 801349c:	f000 fc22 	bl	8013ce4 <__i2b>
 80134a0:	9b04      	ldr	r3, [sp, #16]
 80134a2:	4605      	mov	r5, r0
 80134a4:	b166      	cbz	r6, 80134c0 <_dtoa_r+0x670>
 80134a6:	9a06      	ldr	r2, [sp, #24]
 80134a8:	2a00      	cmp	r2, #0
 80134aa:	dd09      	ble.n	80134c0 <_dtoa_r+0x670>
 80134ac:	42b2      	cmp	r2, r6
 80134ae:	9905      	ldr	r1, [sp, #20]
 80134b0:	bfa8      	it	ge
 80134b2:	4632      	movge	r2, r6
 80134b4:	1a89      	subs	r1, r1, r2
 80134b6:	9105      	str	r1, [sp, #20]
 80134b8:	9906      	ldr	r1, [sp, #24]
 80134ba:	1ab6      	subs	r6, r6, r2
 80134bc:	1a8a      	subs	r2, r1, r2
 80134be:	9206      	str	r2, [sp, #24]
 80134c0:	b1fb      	cbz	r3, 8013502 <_dtoa_r+0x6b2>
 80134c2:	9a08      	ldr	r2, [sp, #32]
 80134c4:	2a00      	cmp	r2, #0
 80134c6:	f000 80bc 	beq.w	8013642 <_dtoa_r+0x7f2>
 80134ca:	b19c      	cbz	r4, 80134f4 <_dtoa_r+0x6a4>
 80134cc:	4629      	mov	r1, r5
 80134ce:	4622      	mov	r2, r4
 80134d0:	4648      	mov	r0, r9
 80134d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80134d4:	f000 fcc6 	bl	8013e64 <__pow5mult>
 80134d8:	9a01      	ldr	r2, [sp, #4]
 80134da:	4601      	mov	r1, r0
 80134dc:	4605      	mov	r5, r0
 80134de:	4648      	mov	r0, r9
 80134e0:	f000 fc16 	bl	8013d10 <__multiply>
 80134e4:	9901      	ldr	r1, [sp, #4]
 80134e6:	9004      	str	r0, [sp, #16]
 80134e8:	4648      	mov	r0, r9
 80134ea:	f000 fb47 	bl	8013b7c <_Bfree>
 80134ee:	9a04      	ldr	r2, [sp, #16]
 80134f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80134f2:	9201      	str	r2, [sp, #4]
 80134f4:	1b1a      	subs	r2, r3, r4
 80134f6:	d004      	beq.n	8013502 <_dtoa_r+0x6b2>
 80134f8:	9901      	ldr	r1, [sp, #4]
 80134fa:	4648      	mov	r0, r9
 80134fc:	f000 fcb2 	bl	8013e64 <__pow5mult>
 8013500:	9001      	str	r0, [sp, #4]
 8013502:	2101      	movs	r1, #1
 8013504:	4648      	mov	r0, r9
 8013506:	f000 fbed 	bl	8013ce4 <__i2b>
 801350a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801350c:	4604      	mov	r4, r0
 801350e:	2b00      	cmp	r3, #0
 8013510:	f000 81d0 	beq.w	80138b4 <_dtoa_r+0xa64>
 8013514:	461a      	mov	r2, r3
 8013516:	4601      	mov	r1, r0
 8013518:	4648      	mov	r0, r9
 801351a:	f000 fca3 	bl	8013e64 <__pow5mult>
 801351e:	9b07      	ldr	r3, [sp, #28]
 8013520:	2b01      	cmp	r3, #1
 8013522:	4604      	mov	r4, r0
 8013524:	f300 8095 	bgt.w	8013652 <_dtoa_r+0x802>
 8013528:	9b02      	ldr	r3, [sp, #8]
 801352a:	2b00      	cmp	r3, #0
 801352c:	f040 808b 	bne.w	8013646 <_dtoa_r+0x7f6>
 8013530:	9b03      	ldr	r3, [sp, #12]
 8013532:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8013536:	2a00      	cmp	r2, #0
 8013538:	f040 8087 	bne.w	801364a <_dtoa_r+0x7fa>
 801353c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8013540:	0d12      	lsrs	r2, r2, #20
 8013542:	0512      	lsls	r2, r2, #20
 8013544:	2a00      	cmp	r2, #0
 8013546:	f000 8082 	beq.w	801364e <_dtoa_r+0x7fe>
 801354a:	9b05      	ldr	r3, [sp, #20]
 801354c:	3301      	adds	r3, #1
 801354e:	9305      	str	r3, [sp, #20]
 8013550:	9b06      	ldr	r3, [sp, #24]
 8013552:	3301      	adds	r3, #1
 8013554:	9306      	str	r3, [sp, #24]
 8013556:	2301      	movs	r3, #1
 8013558:	930b      	str	r3, [sp, #44]	@ 0x2c
 801355a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801355c:	2b00      	cmp	r3, #0
 801355e:	f000 81af 	beq.w	80138c0 <_dtoa_r+0xa70>
 8013562:	6922      	ldr	r2, [r4, #16]
 8013564:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8013568:	6910      	ldr	r0, [r2, #16]
 801356a:	f000 fb6f 	bl	8013c4c <__hi0bits>
 801356e:	f1c0 0020 	rsb	r0, r0, #32
 8013572:	9b06      	ldr	r3, [sp, #24]
 8013574:	4418      	add	r0, r3
 8013576:	f010 001f 	ands.w	r0, r0, #31
 801357a:	d076      	beq.n	801366a <_dtoa_r+0x81a>
 801357c:	f1c0 0220 	rsb	r2, r0, #32
 8013580:	2a04      	cmp	r2, #4
 8013582:	dd69      	ble.n	8013658 <_dtoa_r+0x808>
 8013584:	9b05      	ldr	r3, [sp, #20]
 8013586:	f1c0 001c 	rsb	r0, r0, #28
 801358a:	4403      	add	r3, r0
 801358c:	9305      	str	r3, [sp, #20]
 801358e:	9b06      	ldr	r3, [sp, #24]
 8013590:	4406      	add	r6, r0
 8013592:	4403      	add	r3, r0
 8013594:	9306      	str	r3, [sp, #24]
 8013596:	9b05      	ldr	r3, [sp, #20]
 8013598:	2b00      	cmp	r3, #0
 801359a:	dd05      	ble.n	80135a8 <_dtoa_r+0x758>
 801359c:	9901      	ldr	r1, [sp, #4]
 801359e:	461a      	mov	r2, r3
 80135a0:	4648      	mov	r0, r9
 80135a2:	f000 fcb9 	bl	8013f18 <__lshift>
 80135a6:	9001      	str	r0, [sp, #4]
 80135a8:	9b06      	ldr	r3, [sp, #24]
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	dd05      	ble.n	80135ba <_dtoa_r+0x76a>
 80135ae:	4621      	mov	r1, r4
 80135b0:	461a      	mov	r2, r3
 80135b2:	4648      	mov	r0, r9
 80135b4:	f000 fcb0 	bl	8013f18 <__lshift>
 80135b8:	4604      	mov	r4, r0
 80135ba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d056      	beq.n	801366e <_dtoa_r+0x81e>
 80135c0:	9801      	ldr	r0, [sp, #4]
 80135c2:	4621      	mov	r1, r4
 80135c4:	f000 fd14 	bl	8013ff0 <__mcmp>
 80135c8:	2800      	cmp	r0, #0
 80135ca:	da50      	bge.n	801366e <_dtoa_r+0x81e>
 80135cc:	f108 33ff 	add.w	r3, r8, #4294967295
 80135d0:	9304      	str	r3, [sp, #16]
 80135d2:	9901      	ldr	r1, [sp, #4]
 80135d4:	2300      	movs	r3, #0
 80135d6:	220a      	movs	r2, #10
 80135d8:	4648      	mov	r0, r9
 80135da:	f000 faf1 	bl	8013bc0 <__multadd>
 80135de:	9b08      	ldr	r3, [sp, #32]
 80135e0:	9001      	str	r0, [sp, #4]
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	f000 816e 	beq.w	80138c4 <_dtoa_r+0xa74>
 80135e8:	4629      	mov	r1, r5
 80135ea:	2300      	movs	r3, #0
 80135ec:	220a      	movs	r2, #10
 80135ee:	4648      	mov	r0, r9
 80135f0:	f000 fae6 	bl	8013bc0 <__multadd>
 80135f4:	f1bb 0f00 	cmp.w	fp, #0
 80135f8:	4605      	mov	r5, r0
 80135fa:	dc64      	bgt.n	80136c6 <_dtoa_r+0x876>
 80135fc:	9b07      	ldr	r3, [sp, #28]
 80135fe:	2b02      	cmp	r3, #2
 8013600:	dc3e      	bgt.n	8013680 <_dtoa_r+0x830>
 8013602:	e060      	b.n	80136c6 <_dtoa_r+0x876>
 8013604:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013606:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801360a:	e73c      	b.n	8013486 <_dtoa_r+0x636>
 801360c:	f10a 34ff 	add.w	r4, sl, #4294967295
 8013610:	42a3      	cmp	r3, r4
 8013612:	bfbf      	itttt	lt
 8013614:	1ae2      	sublt	r2, r4, r3
 8013616:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8013618:	189b      	addlt	r3, r3, r2
 801361a:	930a      	strlt	r3, [sp, #40]	@ 0x28
 801361c:	bfae      	itee	ge
 801361e:	1b1c      	subge	r4, r3, r4
 8013620:	4623      	movlt	r3, r4
 8013622:	2400      	movlt	r4, #0
 8013624:	f1ba 0f00 	cmp.w	sl, #0
 8013628:	bfb5      	itete	lt
 801362a:	9a05      	ldrlt	r2, [sp, #20]
 801362c:	9e05      	ldrge	r6, [sp, #20]
 801362e:	eba2 060a 	sublt.w	r6, r2, sl
 8013632:	4652      	movge	r2, sl
 8013634:	bfb8      	it	lt
 8013636:	2200      	movlt	r2, #0
 8013638:	e727      	b.n	801348a <_dtoa_r+0x63a>
 801363a:	9e05      	ldr	r6, [sp, #20]
 801363c:	9d08      	ldr	r5, [sp, #32]
 801363e:	461c      	mov	r4, r3
 8013640:	e730      	b.n	80134a4 <_dtoa_r+0x654>
 8013642:	461a      	mov	r2, r3
 8013644:	e758      	b.n	80134f8 <_dtoa_r+0x6a8>
 8013646:	2300      	movs	r3, #0
 8013648:	e786      	b.n	8013558 <_dtoa_r+0x708>
 801364a:	9b02      	ldr	r3, [sp, #8]
 801364c:	e784      	b.n	8013558 <_dtoa_r+0x708>
 801364e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8013650:	e783      	b.n	801355a <_dtoa_r+0x70a>
 8013652:	2300      	movs	r3, #0
 8013654:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013656:	e784      	b.n	8013562 <_dtoa_r+0x712>
 8013658:	d09d      	beq.n	8013596 <_dtoa_r+0x746>
 801365a:	9b05      	ldr	r3, [sp, #20]
 801365c:	321c      	adds	r2, #28
 801365e:	4413      	add	r3, r2
 8013660:	9305      	str	r3, [sp, #20]
 8013662:	9b06      	ldr	r3, [sp, #24]
 8013664:	4416      	add	r6, r2
 8013666:	4413      	add	r3, r2
 8013668:	e794      	b.n	8013594 <_dtoa_r+0x744>
 801366a:	4602      	mov	r2, r0
 801366c:	e7f5      	b.n	801365a <_dtoa_r+0x80a>
 801366e:	f1ba 0f00 	cmp.w	sl, #0
 8013672:	f8cd 8010 	str.w	r8, [sp, #16]
 8013676:	46d3      	mov	fp, sl
 8013678:	dc21      	bgt.n	80136be <_dtoa_r+0x86e>
 801367a:	9b07      	ldr	r3, [sp, #28]
 801367c:	2b02      	cmp	r3, #2
 801367e:	dd1e      	ble.n	80136be <_dtoa_r+0x86e>
 8013680:	f1bb 0f00 	cmp.w	fp, #0
 8013684:	f47f aeb7 	bne.w	80133f6 <_dtoa_r+0x5a6>
 8013688:	4621      	mov	r1, r4
 801368a:	465b      	mov	r3, fp
 801368c:	2205      	movs	r2, #5
 801368e:	4648      	mov	r0, r9
 8013690:	f000 fa96 	bl	8013bc0 <__multadd>
 8013694:	4601      	mov	r1, r0
 8013696:	4604      	mov	r4, r0
 8013698:	9801      	ldr	r0, [sp, #4]
 801369a:	f000 fca9 	bl	8013ff0 <__mcmp>
 801369e:	2800      	cmp	r0, #0
 80136a0:	f77f aea9 	ble.w	80133f6 <_dtoa_r+0x5a6>
 80136a4:	463e      	mov	r6, r7
 80136a6:	2331      	movs	r3, #49	@ 0x31
 80136a8:	f806 3b01 	strb.w	r3, [r6], #1
 80136ac:	9b04      	ldr	r3, [sp, #16]
 80136ae:	3301      	adds	r3, #1
 80136b0:	9304      	str	r3, [sp, #16]
 80136b2:	e6a4      	b.n	80133fe <_dtoa_r+0x5ae>
 80136b4:	f8cd 8010 	str.w	r8, [sp, #16]
 80136b8:	4654      	mov	r4, sl
 80136ba:	4625      	mov	r5, r4
 80136bc:	e7f2      	b.n	80136a4 <_dtoa_r+0x854>
 80136be:	9b08      	ldr	r3, [sp, #32]
 80136c0:	2b00      	cmp	r3, #0
 80136c2:	f000 8103 	beq.w	80138cc <_dtoa_r+0xa7c>
 80136c6:	2e00      	cmp	r6, #0
 80136c8:	dd05      	ble.n	80136d6 <_dtoa_r+0x886>
 80136ca:	4629      	mov	r1, r5
 80136cc:	4632      	mov	r2, r6
 80136ce:	4648      	mov	r0, r9
 80136d0:	f000 fc22 	bl	8013f18 <__lshift>
 80136d4:	4605      	mov	r5, r0
 80136d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80136d8:	2b00      	cmp	r3, #0
 80136da:	d058      	beq.n	801378e <_dtoa_r+0x93e>
 80136dc:	6869      	ldr	r1, [r5, #4]
 80136de:	4648      	mov	r0, r9
 80136e0:	f000 fa0c 	bl	8013afc <_Balloc>
 80136e4:	4606      	mov	r6, r0
 80136e6:	b928      	cbnz	r0, 80136f4 <_dtoa_r+0x8a4>
 80136e8:	4b82      	ldr	r3, [pc, #520]	@ (80138f4 <_dtoa_r+0xaa4>)
 80136ea:	4602      	mov	r2, r0
 80136ec:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80136f0:	f7ff bbc7 	b.w	8012e82 <_dtoa_r+0x32>
 80136f4:	692a      	ldr	r2, [r5, #16]
 80136f6:	3202      	adds	r2, #2
 80136f8:	0092      	lsls	r2, r2, #2
 80136fa:	f105 010c 	add.w	r1, r5, #12
 80136fe:	300c      	adds	r0, #12
 8013700:	f000 fe3a 	bl	8014378 <memcpy>
 8013704:	2201      	movs	r2, #1
 8013706:	4631      	mov	r1, r6
 8013708:	4648      	mov	r0, r9
 801370a:	f000 fc05 	bl	8013f18 <__lshift>
 801370e:	1c7b      	adds	r3, r7, #1
 8013710:	9305      	str	r3, [sp, #20]
 8013712:	eb07 030b 	add.w	r3, r7, fp
 8013716:	9309      	str	r3, [sp, #36]	@ 0x24
 8013718:	9b02      	ldr	r3, [sp, #8]
 801371a:	f003 0301 	and.w	r3, r3, #1
 801371e:	46a8      	mov	r8, r5
 8013720:	9308      	str	r3, [sp, #32]
 8013722:	4605      	mov	r5, r0
 8013724:	9b05      	ldr	r3, [sp, #20]
 8013726:	9801      	ldr	r0, [sp, #4]
 8013728:	4621      	mov	r1, r4
 801372a:	f103 3bff 	add.w	fp, r3, #4294967295
 801372e:	f7ff fb04 	bl	8012d3a <quorem>
 8013732:	4641      	mov	r1, r8
 8013734:	9002      	str	r0, [sp, #8]
 8013736:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801373a:	9801      	ldr	r0, [sp, #4]
 801373c:	f000 fc58 	bl	8013ff0 <__mcmp>
 8013740:	462a      	mov	r2, r5
 8013742:	9006      	str	r0, [sp, #24]
 8013744:	4621      	mov	r1, r4
 8013746:	4648      	mov	r0, r9
 8013748:	f000 fc6e 	bl	8014028 <__mdiff>
 801374c:	68c2      	ldr	r2, [r0, #12]
 801374e:	4606      	mov	r6, r0
 8013750:	b9fa      	cbnz	r2, 8013792 <_dtoa_r+0x942>
 8013752:	4601      	mov	r1, r0
 8013754:	9801      	ldr	r0, [sp, #4]
 8013756:	f000 fc4b 	bl	8013ff0 <__mcmp>
 801375a:	4602      	mov	r2, r0
 801375c:	4631      	mov	r1, r6
 801375e:	4648      	mov	r0, r9
 8013760:	920a      	str	r2, [sp, #40]	@ 0x28
 8013762:	f000 fa0b 	bl	8013b7c <_Bfree>
 8013766:	9b07      	ldr	r3, [sp, #28]
 8013768:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801376a:	9e05      	ldr	r6, [sp, #20]
 801376c:	ea43 0102 	orr.w	r1, r3, r2
 8013770:	9b08      	ldr	r3, [sp, #32]
 8013772:	4319      	orrs	r1, r3
 8013774:	d10f      	bne.n	8013796 <_dtoa_r+0x946>
 8013776:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801377a:	d028      	beq.n	80137ce <_dtoa_r+0x97e>
 801377c:	9b06      	ldr	r3, [sp, #24]
 801377e:	2b00      	cmp	r3, #0
 8013780:	dd02      	ble.n	8013788 <_dtoa_r+0x938>
 8013782:	9b02      	ldr	r3, [sp, #8]
 8013784:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8013788:	f88b a000 	strb.w	sl, [fp]
 801378c:	e639      	b.n	8013402 <_dtoa_r+0x5b2>
 801378e:	4628      	mov	r0, r5
 8013790:	e7bd      	b.n	801370e <_dtoa_r+0x8be>
 8013792:	2201      	movs	r2, #1
 8013794:	e7e2      	b.n	801375c <_dtoa_r+0x90c>
 8013796:	9b06      	ldr	r3, [sp, #24]
 8013798:	2b00      	cmp	r3, #0
 801379a:	db04      	blt.n	80137a6 <_dtoa_r+0x956>
 801379c:	9907      	ldr	r1, [sp, #28]
 801379e:	430b      	orrs	r3, r1
 80137a0:	9908      	ldr	r1, [sp, #32]
 80137a2:	430b      	orrs	r3, r1
 80137a4:	d120      	bne.n	80137e8 <_dtoa_r+0x998>
 80137a6:	2a00      	cmp	r2, #0
 80137a8:	ddee      	ble.n	8013788 <_dtoa_r+0x938>
 80137aa:	9901      	ldr	r1, [sp, #4]
 80137ac:	2201      	movs	r2, #1
 80137ae:	4648      	mov	r0, r9
 80137b0:	f000 fbb2 	bl	8013f18 <__lshift>
 80137b4:	4621      	mov	r1, r4
 80137b6:	9001      	str	r0, [sp, #4]
 80137b8:	f000 fc1a 	bl	8013ff0 <__mcmp>
 80137bc:	2800      	cmp	r0, #0
 80137be:	dc03      	bgt.n	80137c8 <_dtoa_r+0x978>
 80137c0:	d1e2      	bne.n	8013788 <_dtoa_r+0x938>
 80137c2:	f01a 0f01 	tst.w	sl, #1
 80137c6:	d0df      	beq.n	8013788 <_dtoa_r+0x938>
 80137c8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80137cc:	d1d9      	bne.n	8013782 <_dtoa_r+0x932>
 80137ce:	2339      	movs	r3, #57	@ 0x39
 80137d0:	f88b 3000 	strb.w	r3, [fp]
 80137d4:	4633      	mov	r3, r6
 80137d6:	461e      	mov	r6, r3
 80137d8:	3b01      	subs	r3, #1
 80137da:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80137de:	2a39      	cmp	r2, #57	@ 0x39
 80137e0:	d053      	beq.n	801388a <_dtoa_r+0xa3a>
 80137e2:	3201      	adds	r2, #1
 80137e4:	701a      	strb	r2, [r3, #0]
 80137e6:	e60c      	b.n	8013402 <_dtoa_r+0x5b2>
 80137e8:	2a00      	cmp	r2, #0
 80137ea:	dd07      	ble.n	80137fc <_dtoa_r+0x9ac>
 80137ec:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80137f0:	d0ed      	beq.n	80137ce <_dtoa_r+0x97e>
 80137f2:	f10a 0301 	add.w	r3, sl, #1
 80137f6:	f88b 3000 	strb.w	r3, [fp]
 80137fa:	e602      	b.n	8013402 <_dtoa_r+0x5b2>
 80137fc:	9b05      	ldr	r3, [sp, #20]
 80137fe:	9a05      	ldr	r2, [sp, #20]
 8013800:	f803 ac01 	strb.w	sl, [r3, #-1]
 8013804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013806:	4293      	cmp	r3, r2
 8013808:	d029      	beq.n	801385e <_dtoa_r+0xa0e>
 801380a:	9901      	ldr	r1, [sp, #4]
 801380c:	2300      	movs	r3, #0
 801380e:	220a      	movs	r2, #10
 8013810:	4648      	mov	r0, r9
 8013812:	f000 f9d5 	bl	8013bc0 <__multadd>
 8013816:	45a8      	cmp	r8, r5
 8013818:	9001      	str	r0, [sp, #4]
 801381a:	f04f 0300 	mov.w	r3, #0
 801381e:	f04f 020a 	mov.w	r2, #10
 8013822:	4641      	mov	r1, r8
 8013824:	4648      	mov	r0, r9
 8013826:	d107      	bne.n	8013838 <_dtoa_r+0x9e8>
 8013828:	f000 f9ca 	bl	8013bc0 <__multadd>
 801382c:	4680      	mov	r8, r0
 801382e:	4605      	mov	r5, r0
 8013830:	9b05      	ldr	r3, [sp, #20]
 8013832:	3301      	adds	r3, #1
 8013834:	9305      	str	r3, [sp, #20]
 8013836:	e775      	b.n	8013724 <_dtoa_r+0x8d4>
 8013838:	f000 f9c2 	bl	8013bc0 <__multadd>
 801383c:	4629      	mov	r1, r5
 801383e:	4680      	mov	r8, r0
 8013840:	2300      	movs	r3, #0
 8013842:	220a      	movs	r2, #10
 8013844:	4648      	mov	r0, r9
 8013846:	f000 f9bb 	bl	8013bc0 <__multadd>
 801384a:	4605      	mov	r5, r0
 801384c:	e7f0      	b.n	8013830 <_dtoa_r+0x9e0>
 801384e:	f1bb 0f00 	cmp.w	fp, #0
 8013852:	bfcc      	ite	gt
 8013854:	465e      	movgt	r6, fp
 8013856:	2601      	movle	r6, #1
 8013858:	443e      	add	r6, r7
 801385a:	f04f 0800 	mov.w	r8, #0
 801385e:	9901      	ldr	r1, [sp, #4]
 8013860:	2201      	movs	r2, #1
 8013862:	4648      	mov	r0, r9
 8013864:	f000 fb58 	bl	8013f18 <__lshift>
 8013868:	4621      	mov	r1, r4
 801386a:	9001      	str	r0, [sp, #4]
 801386c:	f000 fbc0 	bl	8013ff0 <__mcmp>
 8013870:	2800      	cmp	r0, #0
 8013872:	dcaf      	bgt.n	80137d4 <_dtoa_r+0x984>
 8013874:	d102      	bne.n	801387c <_dtoa_r+0xa2c>
 8013876:	f01a 0f01 	tst.w	sl, #1
 801387a:	d1ab      	bne.n	80137d4 <_dtoa_r+0x984>
 801387c:	4633      	mov	r3, r6
 801387e:	461e      	mov	r6, r3
 8013880:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013884:	2a30      	cmp	r2, #48	@ 0x30
 8013886:	d0fa      	beq.n	801387e <_dtoa_r+0xa2e>
 8013888:	e5bb      	b.n	8013402 <_dtoa_r+0x5b2>
 801388a:	429f      	cmp	r7, r3
 801388c:	d1a3      	bne.n	80137d6 <_dtoa_r+0x986>
 801388e:	9b04      	ldr	r3, [sp, #16]
 8013890:	3301      	adds	r3, #1
 8013892:	9304      	str	r3, [sp, #16]
 8013894:	2331      	movs	r3, #49	@ 0x31
 8013896:	703b      	strb	r3, [r7, #0]
 8013898:	e5b3      	b.n	8013402 <_dtoa_r+0x5b2>
 801389a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801389c:	4f16      	ldr	r7, [pc, #88]	@ (80138f8 <_dtoa_r+0xaa8>)
 801389e:	b11b      	cbz	r3, 80138a8 <_dtoa_r+0xa58>
 80138a0:	f107 0308 	add.w	r3, r7, #8
 80138a4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80138a6:	6013      	str	r3, [r2, #0]
 80138a8:	4638      	mov	r0, r7
 80138aa:	b011      	add	sp, #68	@ 0x44
 80138ac:	ecbd 8b02 	vpop	{d8}
 80138b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138b4:	9b07      	ldr	r3, [sp, #28]
 80138b6:	2b01      	cmp	r3, #1
 80138b8:	f77f ae36 	ble.w	8013528 <_dtoa_r+0x6d8>
 80138bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80138be:	930b      	str	r3, [sp, #44]	@ 0x2c
 80138c0:	2001      	movs	r0, #1
 80138c2:	e656      	b.n	8013572 <_dtoa_r+0x722>
 80138c4:	f1bb 0f00 	cmp.w	fp, #0
 80138c8:	f77f aed7 	ble.w	801367a <_dtoa_r+0x82a>
 80138cc:	463e      	mov	r6, r7
 80138ce:	9801      	ldr	r0, [sp, #4]
 80138d0:	4621      	mov	r1, r4
 80138d2:	f7ff fa32 	bl	8012d3a <quorem>
 80138d6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80138da:	f806 ab01 	strb.w	sl, [r6], #1
 80138de:	1bf2      	subs	r2, r6, r7
 80138e0:	4593      	cmp	fp, r2
 80138e2:	ddb4      	ble.n	801384e <_dtoa_r+0x9fe>
 80138e4:	9901      	ldr	r1, [sp, #4]
 80138e6:	2300      	movs	r3, #0
 80138e8:	220a      	movs	r2, #10
 80138ea:	4648      	mov	r0, r9
 80138ec:	f000 f968 	bl	8013bc0 <__multadd>
 80138f0:	9001      	str	r0, [sp, #4]
 80138f2:	e7ec      	b.n	80138ce <_dtoa_r+0xa7e>
 80138f4:	08014b74 	.word	0x08014b74
 80138f8:	08014af8 	.word	0x08014af8

080138fc <_free_r>:
 80138fc:	b538      	push	{r3, r4, r5, lr}
 80138fe:	4605      	mov	r5, r0
 8013900:	2900      	cmp	r1, #0
 8013902:	d041      	beq.n	8013988 <_free_r+0x8c>
 8013904:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013908:	1f0c      	subs	r4, r1, #4
 801390a:	2b00      	cmp	r3, #0
 801390c:	bfb8      	it	lt
 801390e:	18e4      	addlt	r4, r4, r3
 8013910:	f000 f8e8 	bl	8013ae4 <__malloc_lock>
 8013914:	4a1d      	ldr	r2, [pc, #116]	@ (801398c <_free_r+0x90>)
 8013916:	6813      	ldr	r3, [r2, #0]
 8013918:	b933      	cbnz	r3, 8013928 <_free_r+0x2c>
 801391a:	6063      	str	r3, [r4, #4]
 801391c:	6014      	str	r4, [r2, #0]
 801391e:	4628      	mov	r0, r5
 8013920:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013924:	f000 b8e4 	b.w	8013af0 <__malloc_unlock>
 8013928:	42a3      	cmp	r3, r4
 801392a:	d908      	bls.n	801393e <_free_r+0x42>
 801392c:	6820      	ldr	r0, [r4, #0]
 801392e:	1821      	adds	r1, r4, r0
 8013930:	428b      	cmp	r3, r1
 8013932:	bf01      	itttt	eq
 8013934:	6819      	ldreq	r1, [r3, #0]
 8013936:	685b      	ldreq	r3, [r3, #4]
 8013938:	1809      	addeq	r1, r1, r0
 801393a:	6021      	streq	r1, [r4, #0]
 801393c:	e7ed      	b.n	801391a <_free_r+0x1e>
 801393e:	461a      	mov	r2, r3
 8013940:	685b      	ldr	r3, [r3, #4]
 8013942:	b10b      	cbz	r3, 8013948 <_free_r+0x4c>
 8013944:	42a3      	cmp	r3, r4
 8013946:	d9fa      	bls.n	801393e <_free_r+0x42>
 8013948:	6811      	ldr	r1, [r2, #0]
 801394a:	1850      	adds	r0, r2, r1
 801394c:	42a0      	cmp	r0, r4
 801394e:	d10b      	bne.n	8013968 <_free_r+0x6c>
 8013950:	6820      	ldr	r0, [r4, #0]
 8013952:	4401      	add	r1, r0
 8013954:	1850      	adds	r0, r2, r1
 8013956:	4283      	cmp	r3, r0
 8013958:	6011      	str	r1, [r2, #0]
 801395a:	d1e0      	bne.n	801391e <_free_r+0x22>
 801395c:	6818      	ldr	r0, [r3, #0]
 801395e:	685b      	ldr	r3, [r3, #4]
 8013960:	6053      	str	r3, [r2, #4]
 8013962:	4408      	add	r0, r1
 8013964:	6010      	str	r0, [r2, #0]
 8013966:	e7da      	b.n	801391e <_free_r+0x22>
 8013968:	d902      	bls.n	8013970 <_free_r+0x74>
 801396a:	230c      	movs	r3, #12
 801396c:	602b      	str	r3, [r5, #0]
 801396e:	e7d6      	b.n	801391e <_free_r+0x22>
 8013970:	6820      	ldr	r0, [r4, #0]
 8013972:	1821      	adds	r1, r4, r0
 8013974:	428b      	cmp	r3, r1
 8013976:	bf04      	itt	eq
 8013978:	6819      	ldreq	r1, [r3, #0]
 801397a:	685b      	ldreq	r3, [r3, #4]
 801397c:	6063      	str	r3, [r4, #4]
 801397e:	bf04      	itt	eq
 8013980:	1809      	addeq	r1, r1, r0
 8013982:	6021      	streq	r1, [r4, #0]
 8013984:	6054      	str	r4, [r2, #4]
 8013986:	e7ca      	b.n	801391e <_free_r+0x22>
 8013988:	bd38      	pop	{r3, r4, r5, pc}
 801398a:	bf00      	nop
 801398c:	2400275c 	.word	0x2400275c

08013990 <malloc>:
 8013990:	4b02      	ldr	r3, [pc, #8]	@ (801399c <malloc+0xc>)
 8013992:	4601      	mov	r1, r0
 8013994:	6818      	ldr	r0, [r3, #0]
 8013996:	f000 b825 	b.w	80139e4 <_malloc_r>
 801399a:	bf00      	nop
 801399c:	24000138 	.word	0x24000138

080139a0 <sbrk_aligned>:
 80139a0:	b570      	push	{r4, r5, r6, lr}
 80139a2:	4e0f      	ldr	r6, [pc, #60]	@ (80139e0 <sbrk_aligned+0x40>)
 80139a4:	460c      	mov	r4, r1
 80139a6:	6831      	ldr	r1, [r6, #0]
 80139a8:	4605      	mov	r5, r0
 80139aa:	b911      	cbnz	r1, 80139b2 <sbrk_aligned+0x12>
 80139ac:	f000 fcd4 	bl	8014358 <_sbrk_r>
 80139b0:	6030      	str	r0, [r6, #0]
 80139b2:	4621      	mov	r1, r4
 80139b4:	4628      	mov	r0, r5
 80139b6:	f000 fccf 	bl	8014358 <_sbrk_r>
 80139ba:	1c43      	adds	r3, r0, #1
 80139bc:	d103      	bne.n	80139c6 <sbrk_aligned+0x26>
 80139be:	f04f 34ff 	mov.w	r4, #4294967295
 80139c2:	4620      	mov	r0, r4
 80139c4:	bd70      	pop	{r4, r5, r6, pc}
 80139c6:	1cc4      	adds	r4, r0, #3
 80139c8:	f024 0403 	bic.w	r4, r4, #3
 80139cc:	42a0      	cmp	r0, r4
 80139ce:	d0f8      	beq.n	80139c2 <sbrk_aligned+0x22>
 80139d0:	1a21      	subs	r1, r4, r0
 80139d2:	4628      	mov	r0, r5
 80139d4:	f000 fcc0 	bl	8014358 <_sbrk_r>
 80139d8:	3001      	adds	r0, #1
 80139da:	d1f2      	bne.n	80139c2 <sbrk_aligned+0x22>
 80139dc:	e7ef      	b.n	80139be <sbrk_aligned+0x1e>
 80139de:	bf00      	nop
 80139e0:	24002758 	.word	0x24002758

080139e4 <_malloc_r>:
 80139e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80139e8:	1ccd      	adds	r5, r1, #3
 80139ea:	f025 0503 	bic.w	r5, r5, #3
 80139ee:	3508      	adds	r5, #8
 80139f0:	2d0c      	cmp	r5, #12
 80139f2:	bf38      	it	cc
 80139f4:	250c      	movcc	r5, #12
 80139f6:	2d00      	cmp	r5, #0
 80139f8:	4606      	mov	r6, r0
 80139fa:	db01      	blt.n	8013a00 <_malloc_r+0x1c>
 80139fc:	42a9      	cmp	r1, r5
 80139fe:	d904      	bls.n	8013a0a <_malloc_r+0x26>
 8013a00:	230c      	movs	r3, #12
 8013a02:	6033      	str	r3, [r6, #0]
 8013a04:	2000      	movs	r0, #0
 8013a06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013ae0 <_malloc_r+0xfc>
 8013a0e:	f000 f869 	bl	8013ae4 <__malloc_lock>
 8013a12:	f8d8 3000 	ldr.w	r3, [r8]
 8013a16:	461c      	mov	r4, r3
 8013a18:	bb44      	cbnz	r4, 8013a6c <_malloc_r+0x88>
 8013a1a:	4629      	mov	r1, r5
 8013a1c:	4630      	mov	r0, r6
 8013a1e:	f7ff ffbf 	bl	80139a0 <sbrk_aligned>
 8013a22:	1c43      	adds	r3, r0, #1
 8013a24:	4604      	mov	r4, r0
 8013a26:	d158      	bne.n	8013ada <_malloc_r+0xf6>
 8013a28:	f8d8 4000 	ldr.w	r4, [r8]
 8013a2c:	4627      	mov	r7, r4
 8013a2e:	2f00      	cmp	r7, #0
 8013a30:	d143      	bne.n	8013aba <_malloc_r+0xd6>
 8013a32:	2c00      	cmp	r4, #0
 8013a34:	d04b      	beq.n	8013ace <_malloc_r+0xea>
 8013a36:	6823      	ldr	r3, [r4, #0]
 8013a38:	4639      	mov	r1, r7
 8013a3a:	4630      	mov	r0, r6
 8013a3c:	eb04 0903 	add.w	r9, r4, r3
 8013a40:	f000 fc8a 	bl	8014358 <_sbrk_r>
 8013a44:	4581      	cmp	r9, r0
 8013a46:	d142      	bne.n	8013ace <_malloc_r+0xea>
 8013a48:	6821      	ldr	r1, [r4, #0]
 8013a4a:	1a6d      	subs	r5, r5, r1
 8013a4c:	4629      	mov	r1, r5
 8013a4e:	4630      	mov	r0, r6
 8013a50:	f7ff ffa6 	bl	80139a0 <sbrk_aligned>
 8013a54:	3001      	adds	r0, #1
 8013a56:	d03a      	beq.n	8013ace <_malloc_r+0xea>
 8013a58:	6823      	ldr	r3, [r4, #0]
 8013a5a:	442b      	add	r3, r5
 8013a5c:	6023      	str	r3, [r4, #0]
 8013a5e:	f8d8 3000 	ldr.w	r3, [r8]
 8013a62:	685a      	ldr	r2, [r3, #4]
 8013a64:	bb62      	cbnz	r2, 8013ac0 <_malloc_r+0xdc>
 8013a66:	f8c8 7000 	str.w	r7, [r8]
 8013a6a:	e00f      	b.n	8013a8c <_malloc_r+0xa8>
 8013a6c:	6822      	ldr	r2, [r4, #0]
 8013a6e:	1b52      	subs	r2, r2, r5
 8013a70:	d420      	bmi.n	8013ab4 <_malloc_r+0xd0>
 8013a72:	2a0b      	cmp	r2, #11
 8013a74:	d917      	bls.n	8013aa6 <_malloc_r+0xc2>
 8013a76:	1961      	adds	r1, r4, r5
 8013a78:	42a3      	cmp	r3, r4
 8013a7a:	6025      	str	r5, [r4, #0]
 8013a7c:	bf18      	it	ne
 8013a7e:	6059      	strne	r1, [r3, #4]
 8013a80:	6863      	ldr	r3, [r4, #4]
 8013a82:	bf08      	it	eq
 8013a84:	f8c8 1000 	streq.w	r1, [r8]
 8013a88:	5162      	str	r2, [r4, r5]
 8013a8a:	604b      	str	r3, [r1, #4]
 8013a8c:	4630      	mov	r0, r6
 8013a8e:	f000 f82f 	bl	8013af0 <__malloc_unlock>
 8013a92:	f104 000b 	add.w	r0, r4, #11
 8013a96:	1d23      	adds	r3, r4, #4
 8013a98:	f020 0007 	bic.w	r0, r0, #7
 8013a9c:	1ac2      	subs	r2, r0, r3
 8013a9e:	bf1c      	itt	ne
 8013aa0:	1a1b      	subne	r3, r3, r0
 8013aa2:	50a3      	strne	r3, [r4, r2]
 8013aa4:	e7af      	b.n	8013a06 <_malloc_r+0x22>
 8013aa6:	6862      	ldr	r2, [r4, #4]
 8013aa8:	42a3      	cmp	r3, r4
 8013aaa:	bf0c      	ite	eq
 8013aac:	f8c8 2000 	streq.w	r2, [r8]
 8013ab0:	605a      	strne	r2, [r3, #4]
 8013ab2:	e7eb      	b.n	8013a8c <_malloc_r+0xa8>
 8013ab4:	4623      	mov	r3, r4
 8013ab6:	6864      	ldr	r4, [r4, #4]
 8013ab8:	e7ae      	b.n	8013a18 <_malloc_r+0x34>
 8013aba:	463c      	mov	r4, r7
 8013abc:	687f      	ldr	r7, [r7, #4]
 8013abe:	e7b6      	b.n	8013a2e <_malloc_r+0x4a>
 8013ac0:	461a      	mov	r2, r3
 8013ac2:	685b      	ldr	r3, [r3, #4]
 8013ac4:	42a3      	cmp	r3, r4
 8013ac6:	d1fb      	bne.n	8013ac0 <_malloc_r+0xdc>
 8013ac8:	2300      	movs	r3, #0
 8013aca:	6053      	str	r3, [r2, #4]
 8013acc:	e7de      	b.n	8013a8c <_malloc_r+0xa8>
 8013ace:	230c      	movs	r3, #12
 8013ad0:	6033      	str	r3, [r6, #0]
 8013ad2:	4630      	mov	r0, r6
 8013ad4:	f000 f80c 	bl	8013af0 <__malloc_unlock>
 8013ad8:	e794      	b.n	8013a04 <_malloc_r+0x20>
 8013ada:	6005      	str	r5, [r0, #0]
 8013adc:	e7d6      	b.n	8013a8c <_malloc_r+0xa8>
 8013ade:	bf00      	nop
 8013ae0:	2400275c 	.word	0x2400275c

08013ae4 <__malloc_lock>:
 8013ae4:	4801      	ldr	r0, [pc, #4]	@ (8013aec <__malloc_lock+0x8>)
 8013ae6:	f7ff b926 	b.w	8012d36 <__retarget_lock_acquire_recursive>
 8013aea:	bf00      	nop
 8013aec:	24002754 	.word	0x24002754

08013af0 <__malloc_unlock>:
 8013af0:	4801      	ldr	r0, [pc, #4]	@ (8013af8 <__malloc_unlock+0x8>)
 8013af2:	f7ff b921 	b.w	8012d38 <__retarget_lock_release_recursive>
 8013af6:	bf00      	nop
 8013af8:	24002754 	.word	0x24002754

08013afc <_Balloc>:
 8013afc:	b570      	push	{r4, r5, r6, lr}
 8013afe:	69c6      	ldr	r6, [r0, #28]
 8013b00:	4604      	mov	r4, r0
 8013b02:	460d      	mov	r5, r1
 8013b04:	b976      	cbnz	r6, 8013b24 <_Balloc+0x28>
 8013b06:	2010      	movs	r0, #16
 8013b08:	f7ff ff42 	bl	8013990 <malloc>
 8013b0c:	4602      	mov	r2, r0
 8013b0e:	61e0      	str	r0, [r4, #28]
 8013b10:	b920      	cbnz	r0, 8013b1c <_Balloc+0x20>
 8013b12:	4b18      	ldr	r3, [pc, #96]	@ (8013b74 <_Balloc+0x78>)
 8013b14:	4818      	ldr	r0, [pc, #96]	@ (8013b78 <_Balloc+0x7c>)
 8013b16:	216b      	movs	r1, #107	@ 0x6b
 8013b18:	f000 fc3c 	bl	8014394 <__assert_func>
 8013b1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013b20:	6006      	str	r6, [r0, #0]
 8013b22:	60c6      	str	r6, [r0, #12]
 8013b24:	69e6      	ldr	r6, [r4, #28]
 8013b26:	68f3      	ldr	r3, [r6, #12]
 8013b28:	b183      	cbz	r3, 8013b4c <_Balloc+0x50>
 8013b2a:	69e3      	ldr	r3, [r4, #28]
 8013b2c:	68db      	ldr	r3, [r3, #12]
 8013b2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013b32:	b9b8      	cbnz	r0, 8013b64 <_Balloc+0x68>
 8013b34:	2101      	movs	r1, #1
 8013b36:	fa01 f605 	lsl.w	r6, r1, r5
 8013b3a:	1d72      	adds	r2, r6, #5
 8013b3c:	0092      	lsls	r2, r2, #2
 8013b3e:	4620      	mov	r0, r4
 8013b40:	f000 fc46 	bl	80143d0 <_calloc_r>
 8013b44:	b160      	cbz	r0, 8013b60 <_Balloc+0x64>
 8013b46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013b4a:	e00e      	b.n	8013b6a <_Balloc+0x6e>
 8013b4c:	2221      	movs	r2, #33	@ 0x21
 8013b4e:	2104      	movs	r1, #4
 8013b50:	4620      	mov	r0, r4
 8013b52:	f000 fc3d 	bl	80143d0 <_calloc_r>
 8013b56:	69e3      	ldr	r3, [r4, #28]
 8013b58:	60f0      	str	r0, [r6, #12]
 8013b5a:	68db      	ldr	r3, [r3, #12]
 8013b5c:	2b00      	cmp	r3, #0
 8013b5e:	d1e4      	bne.n	8013b2a <_Balloc+0x2e>
 8013b60:	2000      	movs	r0, #0
 8013b62:	bd70      	pop	{r4, r5, r6, pc}
 8013b64:	6802      	ldr	r2, [r0, #0]
 8013b66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013b6a:	2300      	movs	r3, #0
 8013b6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013b70:	e7f7      	b.n	8013b62 <_Balloc+0x66>
 8013b72:	bf00      	nop
 8013b74:	08014b05 	.word	0x08014b05
 8013b78:	08014b85 	.word	0x08014b85

08013b7c <_Bfree>:
 8013b7c:	b570      	push	{r4, r5, r6, lr}
 8013b7e:	69c6      	ldr	r6, [r0, #28]
 8013b80:	4605      	mov	r5, r0
 8013b82:	460c      	mov	r4, r1
 8013b84:	b976      	cbnz	r6, 8013ba4 <_Bfree+0x28>
 8013b86:	2010      	movs	r0, #16
 8013b88:	f7ff ff02 	bl	8013990 <malloc>
 8013b8c:	4602      	mov	r2, r0
 8013b8e:	61e8      	str	r0, [r5, #28]
 8013b90:	b920      	cbnz	r0, 8013b9c <_Bfree+0x20>
 8013b92:	4b09      	ldr	r3, [pc, #36]	@ (8013bb8 <_Bfree+0x3c>)
 8013b94:	4809      	ldr	r0, [pc, #36]	@ (8013bbc <_Bfree+0x40>)
 8013b96:	218f      	movs	r1, #143	@ 0x8f
 8013b98:	f000 fbfc 	bl	8014394 <__assert_func>
 8013b9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013ba0:	6006      	str	r6, [r0, #0]
 8013ba2:	60c6      	str	r6, [r0, #12]
 8013ba4:	b13c      	cbz	r4, 8013bb6 <_Bfree+0x3a>
 8013ba6:	69eb      	ldr	r3, [r5, #28]
 8013ba8:	6862      	ldr	r2, [r4, #4]
 8013baa:	68db      	ldr	r3, [r3, #12]
 8013bac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013bb0:	6021      	str	r1, [r4, #0]
 8013bb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013bb6:	bd70      	pop	{r4, r5, r6, pc}
 8013bb8:	08014b05 	.word	0x08014b05
 8013bbc:	08014b85 	.word	0x08014b85

08013bc0 <__multadd>:
 8013bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013bc4:	690d      	ldr	r5, [r1, #16]
 8013bc6:	4607      	mov	r7, r0
 8013bc8:	460c      	mov	r4, r1
 8013bca:	461e      	mov	r6, r3
 8013bcc:	f101 0c14 	add.w	ip, r1, #20
 8013bd0:	2000      	movs	r0, #0
 8013bd2:	f8dc 3000 	ldr.w	r3, [ip]
 8013bd6:	b299      	uxth	r1, r3
 8013bd8:	fb02 6101 	mla	r1, r2, r1, r6
 8013bdc:	0c1e      	lsrs	r6, r3, #16
 8013bde:	0c0b      	lsrs	r3, r1, #16
 8013be0:	fb02 3306 	mla	r3, r2, r6, r3
 8013be4:	b289      	uxth	r1, r1
 8013be6:	3001      	adds	r0, #1
 8013be8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013bec:	4285      	cmp	r5, r0
 8013bee:	f84c 1b04 	str.w	r1, [ip], #4
 8013bf2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013bf6:	dcec      	bgt.n	8013bd2 <__multadd+0x12>
 8013bf8:	b30e      	cbz	r6, 8013c3e <__multadd+0x7e>
 8013bfa:	68a3      	ldr	r3, [r4, #8]
 8013bfc:	42ab      	cmp	r3, r5
 8013bfe:	dc19      	bgt.n	8013c34 <__multadd+0x74>
 8013c00:	6861      	ldr	r1, [r4, #4]
 8013c02:	4638      	mov	r0, r7
 8013c04:	3101      	adds	r1, #1
 8013c06:	f7ff ff79 	bl	8013afc <_Balloc>
 8013c0a:	4680      	mov	r8, r0
 8013c0c:	b928      	cbnz	r0, 8013c1a <__multadd+0x5a>
 8013c0e:	4602      	mov	r2, r0
 8013c10:	4b0c      	ldr	r3, [pc, #48]	@ (8013c44 <__multadd+0x84>)
 8013c12:	480d      	ldr	r0, [pc, #52]	@ (8013c48 <__multadd+0x88>)
 8013c14:	21ba      	movs	r1, #186	@ 0xba
 8013c16:	f000 fbbd 	bl	8014394 <__assert_func>
 8013c1a:	6922      	ldr	r2, [r4, #16]
 8013c1c:	3202      	adds	r2, #2
 8013c1e:	f104 010c 	add.w	r1, r4, #12
 8013c22:	0092      	lsls	r2, r2, #2
 8013c24:	300c      	adds	r0, #12
 8013c26:	f000 fba7 	bl	8014378 <memcpy>
 8013c2a:	4621      	mov	r1, r4
 8013c2c:	4638      	mov	r0, r7
 8013c2e:	f7ff ffa5 	bl	8013b7c <_Bfree>
 8013c32:	4644      	mov	r4, r8
 8013c34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013c38:	3501      	adds	r5, #1
 8013c3a:	615e      	str	r6, [r3, #20]
 8013c3c:	6125      	str	r5, [r4, #16]
 8013c3e:	4620      	mov	r0, r4
 8013c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c44:	08014b74 	.word	0x08014b74
 8013c48:	08014b85 	.word	0x08014b85

08013c4c <__hi0bits>:
 8013c4c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013c50:	4603      	mov	r3, r0
 8013c52:	bf36      	itet	cc
 8013c54:	0403      	lslcc	r3, r0, #16
 8013c56:	2000      	movcs	r0, #0
 8013c58:	2010      	movcc	r0, #16
 8013c5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013c5e:	bf3c      	itt	cc
 8013c60:	021b      	lslcc	r3, r3, #8
 8013c62:	3008      	addcc	r0, #8
 8013c64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013c68:	bf3c      	itt	cc
 8013c6a:	011b      	lslcc	r3, r3, #4
 8013c6c:	3004      	addcc	r0, #4
 8013c6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013c72:	bf3c      	itt	cc
 8013c74:	009b      	lslcc	r3, r3, #2
 8013c76:	3002      	addcc	r0, #2
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	db05      	blt.n	8013c88 <__hi0bits+0x3c>
 8013c7c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013c80:	f100 0001 	add.w	r0, r0, #1
 8013c84:	bf08      	it	eq
 8013c86:	2020      	moveq	r0, #32
 8013c88:	4770      	bx	lr

08013c8a <__lo0bits>:
 8013c8a:	6803      	ldr	r3, [r0, #0]
 8013c8c:	4602      	mov	r2, r0
 8013c8e:	f013 0007 	ands.w	r0, r3, #7
 8013c92:	d00b      	beq.n	8013cac <__lo0bits+0x22>
 8013c94:	07d9      	lsls	r1, r3, #31
 8013c96:	d421      	bmi.n	8013cdc <__lo0bits+0x52>
 8013c98:	0798      	lsls	r0, r3, #30
 8013c9a:	bf49      	itett	mi
 8013c9c:	085b      	lsrmi	r3, r3, #1
 8013c9e:	089b      	lsrpl	r3, r3, #2
 8013ca0:	2001      	movmi	r0, #1
 8013ca2:	6013      	strmi	r3, [r2, #0]
 8013ca4:	bf5c      	itt	pl
 8013ca6:	6013      	strpl	r3, [r2, #0]
 8013ca8:	2002      	movpl	r0, #2
 8013caa:	4770      	bx	lr
 8013cac:	b299      	uxth	r1, r3
 8013cae:	b909      	cbnz	r1, 8013cb4 <__lo0bits+0x2a>
 8013cb0:	0c1b      	lsrs	r3, r3, #16
 8013cb2:	2010      	movs	r0, #16
 8013cb4:	b2d9      	uxtb	r1, r3
 8013cb6:	b909      	cbnz	r1, 8013cbc <__lo0bits+0x32>
 8013cb8:	3008      	adds	r0, #8
 8013cba:	0a1b      	lsrs	r3, r3, #8
 8013cbc:	0719      	lsls	r1, r3, #28
 8013cbe:	bf04      	itt	eq
 8013cc0:	091b      	lsreq	r3, r3, #4
 8013cc2:	3004      	addeq	r0, #4
 8013cc4:	0799      	lsls	r1, r3, #30
 8013cc6:	bf04      	itt	eq
 8013cc8:	089b      	lsreq	r3, r3, #2
 8013cca:	3002      	addeq	r0, #2
 8013ccc:	07d9      	lsls	r1, r3, #31
 8013cce:	d403      	bmi.n	8013cd8 <__lo0bits+0x4e>
 8013cd0:	085b      	lsrs	r3, r3, #1
 8013cd2:	f100 0001 	add.w	r0, r0, #1
 8013cd6:	d003      	beq.n	8013ce0 <__lo0bits+0x56>
 8013cd8:	6013      	str	r3, [r2, #0]
 8013cda:	4770      	bx	lr
 8013cdc:	2000      	movs	r0, #0
 8013cde:	4770      	bx	lr
 8013ce0:	2020      	movs	r0, #32
 8013ce2:	4770      	bx	lr

08013ce4 <__i2b>:
 8013ce4:	b510      	push	{r4, lr}
 8013ce6:	460c      	mov	r4, r1
 8013ce8:	2101      	movs	r1, #1
 8013cea:	f7ff ff07 	bl	8013afc <_Balloc>
 8013cee:	4602      	mov	r2, r0
 8013cf0:	b928      	cbnz	r0, 8013cfe <__i2b+0x1a>
 8013cf2:	4b05      	ldr	r3, [pc, #20]	@ (8013d08 <__i2b+0x24>)
 8013cf4:	4805      	ldr	r0, [pc, #20]	@ (8013d0c <__i2b+0x28>)
 8013cf6:	f240 1145 	movw	r1, #325	@ 0x145
 8013cfa:	f000 fb4b 	bl	8014394 <__assert_func>
 8013cfe:	2301      	movs	r3, #1
 8013d00:	6144      	str	r4, [r0, #20]
 8013d02:	6103      	str	r3, [r0, #16]
 8013d04:	bd10      	pop	{r4, pc}
 8013d06:	bf00      	nop
 8013d08:	08014b74 	.word	0x08014b74
 8013d0c:	08014b85 	.word	0x08014b85

08013d10 <__multiply>:
 8013d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d14:	4614      	mov	r4, r2
 8013d16:	690a      	ldr	r2, [r1, #16]
 8013d18:	6923      	ldr	r3, [r4, #16]
 8013d1a:	429a      	cmp	r2, r3
 8013d1c:	bfa8      	it	ge
 8013d1e:	4623      	movge	r3, r4
 8013d20:	460f      	mov	r7, r1
 8013d22:	bfa4      	itt	ge
 8013d24:	460c      	movge	r4, r1
 8013d26:	461f      	movge	r7, r3
 8013d28:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8013d2c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8013d30:	68a3      	ldr	r3, [r4, #8]
 8013d32:	6861      	ldr	r1, [r4, #4]
 8013d34:	eb0a 0609 	add.w	r6, sl, r9
 8013d38:	42b3      	cmp	r3, r6
 8013d3a:	b085      	sub	sp, #20
 8013d3c:	bfb8      	it	lt
 8013d3e:	3101      	addlt	r1, #1
 8013d40:	f7ff fedc 	bl	8013afc <_Balloc>
 8013d44:	b930      	cbnz	r0, 8013d54 <__multiply+0x44>
 8013d46:	4602      	mov	r2, r0
 8013d48:	4b44      	ldr	r3, [pc, #272]	@ (8013e5c <__multiply+0x14c>)
 8013d4a:	4845      	ldr	r0, [pc, #276]	@ (8013e60 <__multiply+0x150>)
 8013d4c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013d50:	f000 fb20 	bl	8014394 <__assert_func>
 8013d54:	f100 0514 	add.w	r5, r0, #20
 8013d58:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013d5c:	462b      	mov	r3, r5
 8013d5e:	2200      	movs	r2, #0
 8013d60:	4543      	cmp	r3, r8
 8013d62:	d321      	bcc.n	8013da8 <__multiply+0x98>
 8013d64:	f107 0114 	add.w	r1, r7, #20
 8013d68:	f104 0214 	add.w	r2, r4, #20
 8013d6c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8013d70:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8013d74:	9302      	str	r3, [sp, #8]
 8013d76:	1b13      	subs	r3, r2, r4
 8013d78:	3b15      	subs	r3, #21
 8013d7a:	f023 0303 	bic.w	r3, r3, #3
 8013d7e:	3304      	adds	r3, #4
 8013d80:	f104 0715 	add.w	r7, r4, #21
 8013d84:	42ba      	cmp	r2, r7
 8013d86:	bf38      	it	cc
 8013d88:	2304      	movcc	r3, #4
 8013d8a:	9301      	str	r3, [sp, #4]
 8013d8c:	9b02      	ldr	r3, [sp, #8]
 8013d8e:	9103      	str	r1, [sp, #12]
 8013d90:	428b      	cmp	r3, r1
 8013d92:	d80c      	bhi.n	8013dae <__multiply+0x9e>
 8013d94:	2e00      	cmp	r6, #0
 8013d96:	dd03      	ble.n	8013da0 <__multiply+0x90>
 8013d98:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013d9c:	2b00      	cmp	r3, #0
 8013d9e:	d05b      	beq.n	8013e58 <__multiply+0x148>
 8013da0:	6106      	str	r6, [r0, #16]
 8013da2:	b005      	add	sp, #20
 8013da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013da8:	f843 2b04 	str.w	r2, [r3], #4
 8013dac:	e7d8      	b.n	8013d60 <__multiply+0x50>
 8013dae:	f8b1 a000 	ldrh.w	sl, [r1]
 8013db2:	f1ba 0f00 	cmp.w	sl, #0
 8013db6:	d024      	beq.n	8013e02 <__multiply+0xf2>
 8013db8:	f104 0e14 	add.w	lr, r4, #20
 8013dbc:	46a9      	mov	r9, r5
 8013dbe:	f04f 0c00 	mov.w	ip, #0
 8013dc2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013dc6:	f8d9 3000 	ldr.w	r3, [r9]
 8013dca:	fa1f fb87 	uxth.w	fp, r7
 8013dce:	b29b      	uxth	r3, r3
 8013dd0:	fb0a 330b 	mla	r3, sl, fp, r3
 8013dd4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8013dd8:	f8d9 7000 	ldr.w	r7, [r9]
 8013ddc:	4463      	add	r3, ip
 8013dde:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013de2:	fb0a c70b 	mla	r7, sl, fp, ip
 8013de6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8013dea:	b29b      	uxth	r3, r3
 8013dec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013df0:	4572      	cmp	r2, lr
 8013df2:	f849 3b04 	str.w	r3, [r9], #4
 8013df6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013dfa:	d8e2      	bhi.n	8013dc2 <__multiply+0xb2>
 8013dfc:	9b01      	ldr	r3, [sp, #4]
 8013dfe:	f845 c003 	str.w	ip, [r5, r3]
 8013e02:	9b03      	ldr	r3, [sp, #12]
 8013e04:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013e08:	3104      	adds	r1, #4
 8013e0a:	f1b9 0f00 	cmp.w	r9, #0
 8013e0e:	d021      	beq.n	8013e54 <__multiply+0x144>
 8013e10:	682b      	ldr	r3, [r5, #0]
 8013e12:	f104 0c14 	add.w	ip, r4, #20
 8013e16:	46ae      	mov	lr, r5
 8013e18:	f04f 0a00 	mov.w	sl, #0
 8013e1c:	f8bc b000 	ldrh.w	fp, [ip]
 8013e20:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8013e24:	fb09 770b 	mla	r7, r9, fp, r7
 8013e28:	4457      	add	r7, sl
 8013e2a:	b29b      	uxth	r3, r3
 8013e2c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013e30:	f84e 3b04 	str.w	r3, [lr], #4
 8013e34:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013e38:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013e3c:	f8be 3000 	ldrh.w	r3, [lr]
 8013e40:	fb09 330a 	mla	r3, r9, sl, r3
 8013e44:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8013e48:	4562      	cmp	r2, ip
 8013e4a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013e4e:	d8e5      	bhi.n	8013e1c <__multiply+0x10c>
 8013e50:	9f01      	ldr	r7, [sp, #4]
 8013e52:	51eb      	str	r3, [r5, r7]
 8013e54:	3504      	adds	r5, #4
 8013e56:	e799      	b.n	8013d8c <__multiply+0x7c>
 8013e58:	3e01      	subs	r6, #1
 8013e5a:	e79b      	b.n	8013d94 <__multiply+0x84>
 8013e5c:	08014b74 	.word	0x08014b74
 8013e60:	08014b85 	.word	0x08014b85

08013e64 <__pow5mult>:
 8013e64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013e68:	4615      	mov	r5, r2
 8013e6a:	f012 0203 	ands.w	r2, r2, #3
 8013e6e:	4607      	mov	r7, r0
 8013e70:	460e      	mov	r6, r1
 8013e72:	d007      	beq.n	8013e84 <__pow5mult+0x20>
 8013e74:	4c25      	ldr	r4, [pc, #148]	@ (8013f0c <__pow5mult+0xa8>)
 8013e76:	3a01      	subs	r2, #1
 8013e78:	2300      	movs	r3, #0
 8013e7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013e7e:	f7ff fe9f 	bl	8013bc0 <__multadd>
 8013e82:	4606      	mov	r6, r0
 8013e84:	10ad      	asrs	r5, r5, #2
 8013e86:	d03d      	beq.n	8013f04 <__pow5mult+0xa0>
 8013e88:	69fc      	ldr	r4, [r7, #28]
 8013e8a:	b97c      	cbnz	r4, 8013eac <__pow5mult+0x48>
 8013e8c:	2010      	movs	r0, #16
 8013e8e:	f7ff fd7f 	bl	8013990 <malloc>
 8013e92:	4602      	mov	r2, r0
 8013e94:	61f8      	str	r0, [r7, #28]
 8013e96:	b928      	cbnz	r0, 8013ea4 <__pow5mult+0x40>
 8013e98:	4b1d      	ldr	r3, [pc, #116]	@ (8013f10 <__pow5mult+0xac>)
 8013e9a:	481e      	ldr	r0, [pc, #120]	@ (8013f14 <__pow5mult+0xb0>)
 8013e9c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013ea0:	f000 fa78 	bl	8014394 <__assert_func>
 8013ea4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013ea8:	6004      	str	r4, [r0, #0]
 8013eaa:	60c4      	str	r4, [r0, #12]
 8013eac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013eb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013eb4:	b94c      	cbnz	r4, 8013eca <__pow5mult+0x66>
 8013eb6:	f240 2171 	movw	r1, #625	@ 0x271
 8013eba:	4638      	mov	r0, r7
 8013ebc:	f7ff ff12 	bl	8013ce4 <__i2b>
 8013ec0:	2300      	movs	r3, #0
 8013ec2:	f8c8 0008 	str.w	r0, [r8, #8]
 8013ec6:	4604      	mov	r4, r0
 8013ec8:	6003      	str	r3, [r0, #0]
 8013eca:	f04f 0900 	mov.w	r9, #0
 8013ece:	07eb      	lsls	r3, r5, #31
 8013ed0:	d50a      	bpl.n	8013ee8 <__pow5mult+0x84>
 8013ed2:	4631      	mov	r1, r6
 8013ed4:	4622      	mov	r2, r4
 8013ed6:	4638      	mov	r0, r7
 8013ed8:	f7ff ff1a 	bl	8013d10 <__multiply>
 8013edc:	4631      	mov	r1, r6
 8013ede:	4680      	mov	r8, r0
 8013ee0:	4638      	mov	r0, r7
 8013ee2:	f7ff fe4b 	bl	8013b7c <_Bfree>
 8013ee6:	4646      	mov	r6, r8
 8013ee8:	106d      	asrs	r5, r5, #1
 8013eea:	d00b      	beq.n	8013f04 <__pow5mult+0xa0>
 8013eec:	6820      	ldr	r0, [r4, #0]
 8013eee:	b938      	cbnz	r0, 8013f00 <__pow5mult+0x9c>
 8013ef0:	4622      	mov	r2, r4
 8013ef2:	4621      	mov	r1, r4
 8013ef4:	4638      	mov	r0, r7
 8013ef6:	f7ff ff0b 	bl	8013d10 <__multiply>
 8013efa:	6020      	str	r0, [r4, #0]
 8013efc:	f8c0 9000 	str.w	r9, [r0]
 8013f00:	4604      	mov	r4, r0
 8013f02:	e7e4      	b.n	8013ece <__pow5mult+0x6a>
 8013f04:	4630      	mov	r0, r6
 8013f06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013f0a:	bf00      	nop
 8013f0c:	08014be0 	.word	0x08014be0
 8013f10:	08014b05 	.word	0x08014b05
 8013f14:	08014b85 	.word	0x08014b85

08013f18 <__lshift>:
 8013f18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013f1c:	460c      	mov	r4, r1
 8013f1e:	6849      	ldr	r1, [r1, #4]
 8013f20:	6923      	ldr	r3, [r4, #16]
 8013f22:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013f26:	68a3      	ldr	r3, [r4, #8]
 8013f28:	4607      	mov	r7, r0
 8013f2a:	4691      	mov	r9, r2
 8013f2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013f30:	f108 0601 	add.w	r6, r8, #1
 8013f34:	42b3      	cmp	r3, r6
 8013f36:	db0b      	blt.n	8013f50 <__lshift+0x38>
 8013f38:	4638      	mov	r0, r7
 8013f3a:	f7ff fddf 	bl	8013afc <_Balloc>
 8013f3e:	4605      	mov	r5, r0
 8013f40:	b948      	cbnz	r0, 8013f56 <__lshift+0x3e>
 8013f42:	4602      	mov	r2, r0
 8013f44:	4b28      	ldr	r3, [pc, #160]	@ (8013fe8 <__lshift+0xd0>)
 8013f46:	4829      	ldr	r0, [pc, #164]	@ (8013fec <__lshift+0xd4>)
 8013f48:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013f4c:	f000 fa22 	bl	8014394 <__assert_func>
 8013f50:	3101      	adds	r1, #1
 8013f52:	005b      	lsls	r3, r3, #1
 8013f54:	e7ee      	b.n	8013f34 <__lshift+0x1c>
 8013f56:	2300      	movs	r3, #0
 8013f58:	f100 0114 	add.w	r1, r0, #20
 8013f5c:	f100 0210 	add.w	r2, r0, #16
 8013f60:	4618      	mov	r0, r3
 8013f62:	4553      	cmp	r3, sl
 8013f64:	db33      	blt.n	8013fce <__lshift+0xb6>
 8013f66:	6920      	ldr	r0, [r4, #16]
 8013f68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013f6c:	f104 0314 	add.w	r3, r4, #20
 8013f70:	f019 091f 	ands.w	r9, r9, #31
 8013f74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013f78:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013f7c:	d02b      	beq.n	8013fd6 <__lshift+0xbe>
 8013f7e:	f1c9 0e20 	rsb	lr, r9, #32
 8013f82:	468a      	mov	sl, r1
 8013f84:	2200      	movs	r2, #0
 8013f86:	6818      	ldr	r0, [r3, #0]
 8013f88:	fa00 f009 	lsl.w	r0, r0, r9
 8013f8c:	4310      	orrs	r0, r2
 8013f8e:	f84a 0b04 	str.w	r0, [sl], #4
 8013f92:	f853 2b04 	ldr.w	r2, [r3], #4
 8013f96:	459c      	cmp	ip, r3
 8013f98:	fa22 f20e 	lsr.w	r2, r2, lr
 8013f9c:	d8f3      	bhi.n	8013f86 <__lshift+0x6e>
 8013f9e:	ebac 0304 	sub.w	r3, ip, r4
 8013fa2:	3b15      	subs	r3, #21
 8013fa4:	f023 0303 	bic.w	r3, r3, #3
 8013fa8:	3304      	adds	r3, #4
 8013faa:	f104 0015 	add.w	r0, r4, #21
 8013fae:	4584      	cmp	ip, r0
 8013fb0:	bf38      	it	cc
 8013fb2:	2304      	movcc	r3, #4
 8013fb4:	50ca      	str	r2, [r1, r3]
 8013fb6:	b10a      	cbz	r2, 8013fbc <__lshift+0xa4>
 8013fb8:	f108 0602 	add.w	r6, r8, #2
 8013fbc:	3e01      	subs	r6, #1
 8013fbe:	4638      	mov	r0, r7
 8013fc0:	612e      	str	r6, [r5, #16]
 8013fc2:	4621      	mov	r1, r4
 8013fc4:	f7ff fdda 	bl	8013b7c <_Bfree>
 8013fc8:	4628      	mov	r0, r5
 8013fca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013fce:	f842 0f04 	str.w	r0, [r2, #4]!
 8013fd2:	3301      	adds	r3, #1
 8013fd4:	e7c5      	b.n	8013f62 <__lshift+0x4a>
 8013fd6:	3904      	subs	r1, #4
 8013fd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8013fdc:	f841 2f04 	str.w	r2, [r1, #4]!
 8013fe0:	459c      	cmp	ip, r3
 8013fe2:	d8f9      	bhi.n	8013fd8 <__lshift+0xc0>
 8013fe4:	e7ea      	b.n	8013fbc <__lshift+0xa4>
 8013fe6:	bf00      	nop
 8013fe8:	08014b74 	.word	0x08014b74
 8013fec:	08014b85 	.word	0x08014b85

08013ff0 <__mcmp>:
 8013ff0:	690a      	ldr	r2, [r1, #16]
 8013ff2:	4603      	mov	r3, r0
 8013ff4:	6900      	ldr	r0, [r0, #16]
 8013ff6:	1a80      	subs	r0, r0, r2
 8013ff8:	b530      	push	{r4, r5, lr}
 8013ffa:	d10e      	bne.n	801401a <__mcmp+0x2a>
 8013ffc:	3314      	adds	r3, #20
 8013ffe:	3114      	adds	r1, #20
 8014000:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014004:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014008:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801400c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014010:	4295      	cmp	r5, r2
 8014012:	d003      	beq.n	801401c <__mcmp+0x2c>
 8014014:	d205      	bcs.n	8014022 <__mcmp+0x32>
 8014016:	f04f 30ff 	mov.w	r0, #4294967295
 801401a:	bd30      	pop	{r4, r5, pc}
 801401c:	42a3      	cmp	r3, r4
 801401e:	d3f3      	bcc.n	8014008 <__mcmp+0x18>
 8014020:	e7fb      	b.n	801401a <__mcmp+0x2a>
 8014022:	2001      	movs	r0, #1
 8014024:	e7f9      	b.n	801401a <__mcmp+0x2a>
	...

08014028 <__mdiff>:
 8014028:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801402c:	4689      	mov	r9, r1
 801402e:	4606      	mov	r6, r0
 8014030:	4611      	mov	r1, r2
 8014032:	4648      	mov	r0, r9
 8014034:	4614      	mov	r4, r2
 8014036:	f7ff ffdb 	bl	8013ff0 <__mcmp>
 801403a:	1e05      	subs	r5, r0, #0
 801403c:	d112      	bne.n	8014064 <__mdiff+0x3c>
 801403e:	4629      	mov	r1, r5
 8014040:	4630      	mov	r0, r6
 8014042:	f7ff fd5b 	bl	8013afc <_Balloc>
 8014046:	4602      	mov	r2, r0
 8014048:	b928      	cbnz	r0, 8014056 <__mdiff+0x2e>
 801404a:	4b3f      	ldr	r3, [pc, #252]	@ (8014148 <__mdiff+0x120>)
 801404c:	f240 2137 	movw	r1, #567	@ 0x237
 8014050:	483e      	ldr	r0, [pc, #248]	@ (801414c <__mdiff+0x124>)
 8014052:	f000 f99f 	bl	8014394 <__assert_func>
 8014056:	2301      	movs	r3, #1
 8014058:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801405c:	4610      	mov	r0, r2
 801405e:	b003      	add	sp, #12
 8014060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014064:	bfbc      	itt	lt
 8014066:	464b      	movlt	r3, r9
 8014068:	46a1      	movlt	r9, r4
 801406a:	4630      	mov	r0, r6
 801406c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014070:	bfba      	itte	lt
 8014072:	461c      	movlt	r4, r3
 8014074:	2501      	movlt	r5, #1
 8014076:	2500      	movge	r5, #0
 8014078:	f7ff fd40 	bl	8013afc <_Balloc>
 801407c:	4602      	mov	r2, r0
 801407e:	b918      	cbnz	r0, 8014088 <__mdiff+0x60>
 8014080:	4b31      	ldr	r3, [pc, #196]	@ (8014148 <__mdiff+0x120>)
 8014082:	f240 2145 	movw	r1, #581	@ 0x245
 8014086:	e7e3      	b.n	8014050 <__mdiff+0x28>
 8014088:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801408c:	6926      	ldr	r6, [r4, #16]
 801408e:	60c5      	str	r5, [r0, #12]
 8014090:	f109 0310 	add.w	r3, r9, #16
 8014094:	f109 0514 	add.w	r5, r9, #20
 8014098:	f104 0e14 	add.w	lr, r4, #20
 801409c:	f100 0b14 	add.w	fp, r0, #20
 80140a0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80140a4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80140a8:	9301      	str	r3, [sp, #4]
 80140aa:	46d9      	mov	r9, fp
 80140ac:	f04f 0c00 	mov.w	ip, #0
 80140b0:	9b01      	ldr	r3, [sp, #4]
 80140b2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80140b6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80140ba:	9301      	str	r3, [sp, #4]
 80140bc:	fa1f f38a 	uxth.w	r3, sl
 80140c0:	4619      	mov	r1, r3
 80140c2:	b283      	uxth	r3, r0
 80140c4:	1acb      	subs	r3, r1, r3
 80140c6:	0c00      	lsrs	r0, r0, #16
 80140c8:	4463      	add	r3, ip
 80140ca:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80140ce:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80140d2:	b29b      	uxth	r3, r3
 80140d4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80140d8:	4576      	cmp	r6, lr
 80140da:	f849 3b04 	str.w	r3, [r9], #4
 80140de:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80140e2:	d8e5      	bhi.n	80140b0 <__mdiff+0x88>
 80140e4:	1b33      	subs	r3, r6, r4
 80140e6:	3b15      	subs	r3, #21
 80140e8:	f023 0303 	bic.w	r3, r3, #3
 80140ec:	3415      	adds	r4, #21
 80140ee:	3304      	adds	r3, #4
 80140f0:	42a6      	cmp	r6, r4
 80140f2:	bf38      	it	cc
 80140f4:	2304      	movcc	r3, #4
 80140f6:	441d      	add	r5, r3
 80140f8:	445b      	add	r3, fp
 80140fa:	461e      	mov	r6, r3
 80140fc:	462c      	mov	r4, r5
 80140fe:	4544      	cmp	r4, r8
 8014100:	d30e      	bcc.n	8014120 <__mdiff+0xf8>
 8014102:	f108 0103 	add.w	r1, r8, #3
 8014106:	1b49      	subs	r1, r1, r5
 8014108:	f021 0103 	bic.w	r1, r1, #3
 801410c:	3d03      	subs	r5, #3
 801410e:	45a8      	cmp	r8, r5
 8014110:	bf38      	it	cc
 8014112:	2100      	movcc	r1, #0
 8014114:	440b      	add	r3, r1
 8014116:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801411a:	b191      	cbz	r1, 8014142 <__mdiff+0x11a>
 801411c:	6117      	str	r7, [r2, #16]
 801411e:	e79d      	b.n	801405c <__mdiff+0x34>
 8014120:	f854 1b04 	ldr.w	r1, [r4], #4
 8014124:	46e6      	mov	lr, ip
 8014126:	0c08      	lsrs	r0, r1, #16
 8014128:	fa1c fc81 	uxtah	ip, ip, r1
 801412c:	4471      	add	r1, lr
 801412e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014132:	b289      	uxth	r1, r1
 8014134:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014138:	f846 1b04 	str.w	r1, [r6], #4
 801413c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014140:	e7dd      	b.n	80140fe <__mdiff+0xd6>
 8014142:	3f01      	subs	r7, #1
 8014144:	e7e7      	b.n	8014116 <__mdiff+0xee>
 8014146:	bf00      	nop
 8014148:	08014b74 	.word	0x08014b74
 801414c:	08014b85 	.word	0x08014b85

08014150 <__d2b>:
 8014150:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014154:	460f      	mov	r7, r1
 8014156:	2101      	movs	r1, #1
 8014158:	ec59 8b10 	vmov	r8, r9, d0
 801415c:	4616      	mov	r6, r2
 801415e:	f7ff fccd 	bl	8013afc <_Balloc>
 8014162:	4604      	mov	r4, r0
 8014164:	b930      	cbnz	r0, 8014174 <__d2b+0x24>
 8014166:	4602      	mov	r2, r0
 8014168:	4b23      	ldr	r3, [pc, #140]	@ (80141f8 <__d2b+0xa8>)
 801416a:	4824      	ldr	r0, [pc, #144]	@ (80141fc <__d2b+0xac>)
 801416c:	f240 310f 	movw	r1, #783	@ 0x30f
 8014170:	f000 f910 	bl	8014394 <__assert_func>
 8014174:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014178:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801417c:	b10d      	cbz	r5, 8014182 <__d2b+0x32>
 801417e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014182:	9301      	str	r3, [sp, #4]
 8014184:	f1b8 0300 	subs.w	r3, r8, #0
 8014188:	d023      	beq.n	80141d2 <__d2b+0x82>
 801418a:	4668      	mov	r0, sp
 801418c:	9300      	str	r3, [sp, #0]
 801418e:	f7ff fd7c 	bl	8013c8a <__lo0bits>
 8014192:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014196:	b1d0      	cbz	r0, 80141ce <__d2b+0x7e>
 8014198:	f1c0 0320 	rsb	r3, r0, #32
 801419c:	fa02 f303 	lsl.w	r3, r2, r3
 80141a0:	430b      	orrs	r3, r1
 80141a2:	40c2      	lsrs	r2, r0
 80141a4:	6163      	str	r3, [r4, #20]
 80141a6:	9201      	str	r2, [sp, #4]
 80141a8:	9b01      	ldr	r3, [sp, #4]
 80141aa:	61a3      	str	r3, [r4, #24]
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	bf0c      	ite	eq
 80141b0:	2201      	moveq	r2, #1
 80141b2:	2202      	movne	r2, #2
 80141b4:	6122      	str	r2, [r4, #16]
 80141b6:	b1a5      	cbz	r5, 80141e2 <__d2b+0x92>
 80141b8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80141bc:	4405      	add	r5, r0
 80141be:	603d      	str	r5, [r7, #0]
 80141c0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80141c4:	6030      	str	r0, [r6, #0]
 80141c6:	4620      	mov	r0, r4
 80141c8:	b003      	add	sp, #12
 80141ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80141ce:	6161      	str	r1, [r4, #20]
 80141d0:	e7ea      	b.n	80141a8 <__d2b+0x58>
 80141d2:	a801      	add	r0, sp, #4
 80141d4:	f7ff fd59 	bl	8013c8a <__lo0bits>
 80141d8:	9b01      	ldr	r3, [sp, #4]
 80141da:	6163      	str	r3, [r4, #20]
 80141dc:	3020      	adds	r0, #32
 80141de:	2201      	movs	r2, #1
 80141e0:	e7e8      	b.n	80141b4 <__d2b+0x64>
 80141e2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80141e6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80141ea:	6038      	str	r0, [r7, #0]
 80141ec:	6918      	ldr	r0, [r3, #16]
 80141ee:	f7ff fd2d 	bl	8013c4c <__hi0bits>
 80141f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80141f6:	e7e5      	b.n	80141c4 <__d2b+0x74>
 80141f8:	08014b74 	.word	0x08014b74
 80141fc:	08014b85 	.word	0x08014b85

08014200 <__sflush_r>:
 8014200:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014208:	0716      	lsls	r6, r2, #28
 801420a:	4605      	mov	r5, r0
 801420c:	460c      	mov	r4, r1
 801420e:	d454      	bmi.n	80142ba <__sflush_r+0xba>
 8014210:	684b      	ldr	r3, [r1, #4]
 8014212:	2b00      	cmp	r3, #0
 8014214:	dc02      	bgt.n	801421c <__sflush_r+0x1c>
 8014216:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014218:	2b00      	cmp	r3, #0
 801421a:	dd48      	ble.n	80142ae <__sflush_r+0xae>
 801421c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801421e:	2e00      	cmp	r6, #0
 8014220:	d045      	beq.n	80142ae <__sflush_r+0xae>
 8014222:	2300      	movs	r3, #0
 8014224:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014228:	682f      	ldr	r7, [r5, #0]
 801422a:	6a21      	ldr	r1, [r4, #32]
 801422c:	602b      	str	r3, [r5, #0]
 801422e:	d030      	beq.n	8014292 <__sflush_r+0x92>
 8014230:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014232:	89a3      	ldrh	r3, [r4, #12]
 8014234:	0759      	lsls	r1, r3, #29
 8014236:	d505      	bpl.n	8014244 <__sflush_r+0x44>
 8014238:	6863      	ldr	r3, [r4, #4]
 801423a:	1ad2      	subs	r2, r2, r3
 801423c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801423e:	b10b      	cbz	r3, 8014244 <__sflush_r+0x44>
 8014240:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014242:	1ad2      	subs	r2, r2, r3
 8014244:	2300      	movs	r3, #0
 8014246:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014248:	6a21      	ldr	r1, [r4, #32]
 801424a:	4628      	mov	r0, r5
 801424c:	47b0      	blx	r6
 801424e:	1c43      	adds	r3, r0, #1
 8014250:	89a3      	ldrh	r3, [r4, #12]
 8014252:	d106      	bne.n	8014262 <__sflush_r+0x62>
 8014254:	6829      	ldr	r1, [r5, #0]
 8014256:	291d      	cmp	r1, #29
 8014258:	d82b      	bhi.n	80142b2 <__sflush_r+0xb2>
 801425a:	4a2a      	ldr	r2, [pc, #168]	@ (8014304 <__sflush_r+0x104>)
 801425c:	410a      	asrs	r2, r1
 801425e:	07d6      	lsls	r6, r2, #31
 8014260:	d427      	bmi.n	80142b2 <__sflush_r+0xb2>
 8014262:	2200      	movs	r2, #0
 8014264:	6062      	str	r2, [r4, #4]
 8014266:	04d9      	lsls	r1, r3, #19
 8014268:	6922      	ldr	r2, [r4, #16]
 801426a:	6022      	str	r2, [r4, #0]
 801426c:	d504      	bpl.n	8014278 <__sflush_r+0x78>
 801426e:	1c42      	adds	r2, r0, #1
 8014270:	d101      	bne.n	8014276 <__sflush_r+0x76>
 8014272:	682b      	ldr	r3, [r5, #0]
 8014274:	b903      	cbnz	r3, 8014278 <__sflush_r+0x78>
 8014276:	6560      	str	r0, [r4, #84]	@ 0x54
 8014278:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801427a:	602f      	str	r7, [r5, #0]
 801427c:	b1b9      	cbz	r1, 80142ae <__sflush_r+0xae>
 801427e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014282:	4299      	cmp	r1, r3
 8014284:	d002      	beq.n	801428c <__sflush_r+0x8c>
 8014286:	4628      	mov	r0, r5
 8014288:	f7ff fb38 	bl	80138fc <_free_r>
 801428c:	2300      	movs	r3, #0
 801428e:	6363      	str	r3, [r4, #52]	@ 0x34
 8014290:	e00d      	b.n	80142ae <__sflush_r+0xae>
 8014292:	2301      	movs	r3, #1
 8014294:	4628      	mov	r0, r5
 8014296:	47b0      	blx	r6
 8014298:	4602      	mov	r2, r0
 801429a:	1c50      	adds	r0, r2, #1
 801429c:	d1c9      	bne.n	8014232 <__sflush_r+0x32>
 801429e:	682b      	ldr	r3, [r5, #0]
 80142a0:	2b00      	cmp	r3, #0
 80142a2:	d0c6      	beq.n	8014232 <__sflush_r+0x32>
 80142a4:	2b1d      	cmp	r3, #29
 80142a6:	d001      	beq.n	80142ac <__sflush_r+0xac>
 80142a8:	2b16      	cmp	r3, #22
 80142aa:	d11e      	bne.n	80142ea <__sflush_r+0xea>
 80142ac:	602f      	str	r7, [r5, #0]
 80142ae:	2000      	movs	r0, #0
 80142b0:	e022      	b.n	80142f8 <__sflush_r+0xf8>
 80142b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80142b6:	b21b      	sxth	r3, r3
 80142b8:	e01b      	b.n	80142f2 <__sflush_r+0xf2>
 80142ba:	690f      	ldr	r7, [r1, #16]
 80142bc:	2f00      	cmp	r7, #0
 80142be:	d0f6      	beq.n	80142ae <__sflush_r+0xae>
 80142c0:	0793      	lsls	r3, r2, #30
 80142c2:	680e      	ldr	r6, [r1, #0]
 80142c4:	bf08      	it	eq
 80142c6:	694b      	ldreq	r3, [r1, #20]
 80142c8:	600f      	str	r7, [r1, #0]
 80142ca:	bf18      	it	ne
 80142cc:	2300      	movne	r3, #0
 80142ce:	eba6 0807 	sub.w	r8, r6, r7
 80142d2:	608b      	str	r3, [r1, #8]
 80142d4:	f1b8 0f00 	cmp.w	r8, #0
 80142d8:	dde9      	ble.n	80142ae <__sflush_r+0xae>
 80142da:	6a21      	ldr	r1, [r4, #32]
 80142dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80142de:	4643      	mov	r3, r8
 80142e0:	463a      	mov	r2, r7
 80142e2:	4628      	mov	r0, r5
 80142e4:	47b0      	blx	r6
 80142e6:	2800      	cmp	r0, #0
 80142e8:	dc08      	bgt.n	80142fc <__sflush_r+0xfc>
 80142ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80142ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80142f2:	81a3      	strh	r3, [r4, #12]
 80142f4:	f04f 30ff 	mov.w	r0, #4294967295
 80142f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80142fc:	4407      	add	r7, r0
 80142fe:	eba8 0800 	sub.w	r8, r8, r0
 8014302:	e7e7      	b.n	80142d4 <__sflush_r+0xd4>
 8014304:	dfbffffe 	.word	0xdfbffffe

08014308 <_fflush_r>:
 8014308:	b538      	push	{r3, r4, r5, lr}
 801430a:	690b      	ldr	r3, [r1, #16]
 801430c:	4605      	mov	r5, r0
 801430e:	460c      	mov	r4, r1
 8014310:	b913      	cbnz	r3, 8014318 <_fflush_r+0x10>
 8014312:	2500      	movs	r5, #0
 8014314:	4628      	mov	r0, r5
 8014316:	bd38      	pop	{r3, r4, r5, pc}
 8014318:	b118      	cbz	r0, 8014322 <_fflush_r+0x1a>
 801431a:	6a03      	ldr	r3, [r0, #32]
 801431c:	b90b      	cbnz	r3, 8014322 <_fflush_r+0x1a>
 801431e:	f7fe fc13 	bl	8012b48 <__sinit>
 8014322:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014326:	2b00      	cmp	r3, #0
 8014328:	d0f3      	beq.n	8014312 <_fflush_r+0xa>
 801432a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801432c:	07d0      	lsls	r0, r2, #31
 801432e:	d404      	bmi.n	801433a <_fflush_r+0x32>
 8014330:	0599      	lsls	r1, r3, #22
 8014332:	d402      	bmi.n	801433a <_fflush_r+0x32>
 8014334:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014336:	f7fe fcfe 	bl	8012d36 <__retarget_lock_acquire_recursive>
 801433a:	4628      	mov	r0, r5
 801433c:	4621      	mov	r1, r4
 801433e:	f7ff ff5f 	bl	8014200 <__sflush_r>
 8014342:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014344:	07da      	lsls	r2, r3, #31
 8014346:	4605      	mov	r5, r0
 8014348:	d4e4      	bmi.n	8014314 <_fflush_r+0xc>
 801434a:	89a3      	ldrh	r3, [r4, #12]
 801434c:	059b      	lsls	r3, r3, #22
 801434e:	d4e1      	bmi.n	8014314 <_fflush_r+0xc>
 8014350:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014352:	f7fe fcf1 	bl	8012d38 <__retarget_lock_release_recursive>
 8014356:	e7dd      	b.n	8014314 <_fflush_r+0xc>

08014358 <_sbrk_r>:
 8014358:	b538      	push	{r3, r4, r5, lr}
 801435a:	4d06      	ldr	r5, [pc, #24]	@ (8014374 <_sbrk_r+0x1c>)
 801435c:	2300      	movs	r3, #0
 801435e:	4604      	mov	r4, r0
 8014360:	4608      	mov	r0, r1
 8014362:	602b      	str	r3, [r5, #0]
 8014364:	f7ed faf0 	bl	8001948 <_sbrk>
 8014368:	1c43      	adds	r3, r0, #1
 801436a:	d102      	bne.n	8014372 <_sbrk_r+0x1a>
 801436c:	682b      	ldr	r3, [r5, #0]
 801436e:	b103      	cbz	r3, 8014372 <_sbrk_r+0x1a>
 8014370:	6023      	str	r3, [r4, #0]
 8014372:	bd38      	pop	{r3, r4, r5, pc}
 8014374:	24002750 	.word	0x24002750

08014378 <memcpy>:
 8014378:	440a      	add	r2, r1
 801437a:	4291      	cmp	r1, r2
 801437c:	f100 33ff 	add.w	r3, r0, #4294967295
 8014380:	d100      	bne.n	8014384 <memcpy+0xc>
 8014382:	4770      	bx	lr
 8014384:	b510      	push	{r4, lr}
 8014386:	f811 4b01 	ldrb.w	r4, [r1], #1
 801438a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801438e:	4291      	cmp	r1, r2
 8014390:	d1f9      	bne.n	8014386 <memcpy+0xe>
 8014392:	bd10      	pop	{r4, pc}

08014394 <__assert_func>:
 8014394:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014396:	4614      	mov	r4, r2
 8014398:	461a      	mov	r2, r3
 801439a:	4b09      	ldr	r3, [pc, #36]	@ (80143c0 <__assert_func+0x2c>)
 801439c:	681b      	ldr	r3, [r3, #0]
 801439e:	4605      	mov	r5, r0
 80143a0:	68d8      	ldr	r0, [r3, #12]
 80143a2:	b954      	cbnz	r4, 80143ba <__assert_func+0x26>
 80143a4:	4b07      	ldr	r3, [pc, #28]	@ (80143c4 <__assert_func+0x30>)
 80143a6:	461c      	mov	r4, r3
 80143a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80143ac:	9100      	str	r1, [sp, #0]
 80143ae:	462b      	mov	r3, r5
 80143b0:	4905      	ldr	r1, [pc, #20]	@ (80143c8 <__assert_func+0x34>)
 80143b2:	f000 f841 	bl	8014438 <fiprintf>
 80143b6:	f000 f851 	bl	801445c <abort>
 80143ba:	4b04      	ldr	r3, [pc, #16]	@ (80143cc <__assert_func+0x38>)
 80143bc:	e7f4      	b.n	80143a8 <__assert_func+0x14>
 80143be:	bf00      	nop
 80143c0:	24000138 	.word	0x24000138
 80143c4:	08014d25 	.word	0x08014d25
 80143c8:	08014cf7 	.word	0x08014cf7
 80143cc:	08014cea 	.word	0x08014cea

080143d0 <_calloc_r>:
 80143d0:	b570      	push	{r4, r5, r6, lr}
 80143d2:	fba1 5402 	umull	r5, r4, r1, r2
 80143d6:	b93c      	cbnz	r4, 80143e8 <_calloc_r+0x18>
 80143d8:	4629      	mov	r1, r5
 80143da:	f7ff fb03 	bl	80139e4 <_malloc_r>
 80143de:	4606      	mov	r6, r0
 80143e0:	b928      	cbnz	r0, 80143ee <_calloc_r+0x1e>
 80143e2:	2600      	movs	r6, #0
 80143e4:	4630      	mov	r0, r6
 80143e6:	bd70      	pop	{r4, r5, r6, pc}
 80143e8:	220c      	movs	r2, #12
 80143ea:	6002      	str	r2, [r0, #0]
 80143ec:	e7f9      	b.n	80143e2 <_calloc_r+0x12>
 80143ee:	462a      	mov	r2, r5
 80143f0:	4621      	mov	r1, r4
 80143f2:	f7fe fc22 	bl	8012c3a <memset>
 80143f6:	e7f5      	b.n	80143e4 <_calloc_r+0x14>

080143f8 <__ascii_mbtowc>:
 80143f8:	b082      	sub	sp, #8
 80143fa:	b901      	cbnz	r1, 80143fe <__ascii_mbtowc+0x6>
 80143fc:	a901      	add	r1, sp, #4
 80143fe:	b142      	cbz	r2, 8014412 <__ascii_mbtowc+0x1a>
 8014400:	b14b      	cbz	r3, 8014416 <__ascii_mbtowc+0x1e>
 8014402:	7813      	ldrb	r3, [r2, #0]
 8014404:	600b      	str	r3, [r1, #0]
 8014406:	7812      	ldrb	r2, [r2, #0]
 8014408:	1e10      	subs	r0, r2, #0
 801440a:	bf18      	it	ne
 801440c:	2001      	movne	r0, #1
 801440e:	b002      	add	sp, #8
 8014410:	4770      	bx	lr
 8014412:	4610      	mov	r0, r2
 8014414:	e7fb      	b.n	801440e <__ascii_mbtowc+0x16>
 8014416:	f06f 0001 	mvn.w	r0, #1
 801441a:	e7f8      	b.n	801440e <__ascii_mbtowc+0x16>

0801441c <__ascii_wctomb>:
 801441c:	4603      	mov	r3, r0
 801441e:	4608      	mov	r0, r1
 8014420:	b141      	cbz	r1, 8014434 <__ascii_wctomb+0x18>
 8014422:	2aff      	cmp	r2, #255	@ 0xff
 8014424:	d904      	bls.n	8014430 <__ascii_wctomb+0x14>
 8014426:	228a      	movs	r2, #138	@ 0x8a
 8014428:	601a      	str	r2, [r3, #0]
 801442a:	f04f 30ff 	mov.w	r0, #4294967295
 801442e:	4770      	bx	lr
 8014430:	700a      	strb	r2, [r1, #0]
 8014432:	2001      	movs	r0, #1
 8014434:	4770      	bx	lr
	...

08014438 <fiprintf>:
 8014438:	b40e      	push	{r1, r2, r3}
 801443a:	b503      	push	{r0, r1, lr}
 801443c:	4601      	mov	r1, r0
 801443e:	ab03      	add	r3, sp, #12
 8014440:	4805      	ldr	r0, [pc, #20]	@ (8014458 <fiprintf+0x20>)
 8014442:	f853 2b04 	ldr.w	r2, [r3], #4
 8014446:	6800      	ldr	r0, [r0, #0]
 8014448:	9301      	str	r3, [sp, #4]
 801444a:	f000 f837 	bl	80144bc <_vfiprintf_r>
 801444e:	b002      	add	sp, #8
 8014450:	f85d eb04 	ldr.w	lr, [sp], #4
 8014454:	b003      	add	sp, #12
 8014456:	4770      	bx	lr
 8014458:	24000138 	.word	0x24000138

0801445c <abort>:
 801445c:	b508      	push	{r3, lr}
 801445e:	2006      	movs	r0, #6
 8014460:	f000 fa00 	bl	8014864 <raise>
 8014464:	2001      	movs	r0, #1
 8014466:	f7ed f9f7 	bl	8001858 <_exit>

0801446a <__sfputc_r>:
 801446a:	6893      	ldr	r3, [r2, #8]
 801446c:	3b01      	subs	r3, #1
 801446e:	2b00      	cmp	r3, #0
 8014470:	b410      	push	{r4}
 8014472:	6093      	str	r3, [r2, #8]
 8014474:	da08      	bge.n	8014488 <__sfputc_r+0x1e>
 8014476:	6994      	ldr	r4, [r2, #24]
 8014478:	42a3      	cmp	r3, r4
 801447a:	db01      	blt.n	8014480 <__sfputc_r+0x16>
 801447c:	290a      	cmp	r1, #10
 801447e:	d103      	bne.n	8014488 <__sfputc_r+0x1e>
 8014480:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014484:	f000 b932 	b.w	80146ec <__swbuf_r>
 8014488:	6813      	ldr	r3, [r2, #0]
 801448a:	1c58      	adds	r0, r3, #1
 801448c:	6010      	str	r0, [r2, #0]
 801448e:	7019      	strb	r1, [r3, #0]
 8014490:	4608      	mov	r0, r1
 8014492:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014496:	4770      	bx	lr

08014498 <__sfputs_r>:
 8014498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801449a:	4606      	mov	r6, r0
 801449c:	460f      	mov	r7, r1
 801449e:	4614      	mov	r4, r2
 80144a0:	18d5      	adds	r5, r2, r3
 80144a2:	42ac      	cmp	r4, r5
 80144a4:	d101      	bne.n	80144aa <__sfputs_r+0x12>
 80144a6:	2000      	movs	r0, #0
 80144a8:	e007      	b.n	80144ba <__sfputs_r+0x22>
 80144aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80144ae:	463a      	mov	r2, r7
 80144b0:	4630      	mov	r0, r6
 80144b2:	f7ff ffda 	bl	801446a <__sfputc_r>
 80144b6:	1c43      	adds	r3, r0, #1
 80144b8:	d1f3      	bne.n	80144a2 <__sfputs_r+0xa>
 80144ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080144bc <_vfiprintf_r>:
 80144bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80144c0:	460d      	mov	r5, r1
 80144c2:	b09d      	sub	sp, #116	@ 0x74
 80144c4:	4614      	mov	r4, r2
 80144c6:	4698      	mov	r8, r3
 80144c8:	4606      	mov	r6, r0
 80144ca:	b118      	cbz	r0, 80144d4 <_vfiprintf_r+0x18>
 80144cc:	6a03      	ldr	r3, [r0, #32]
 80144ce:	b90b      	cbnz	r3, 80144d4 <_vfiprintf_r+0x18>
 80144d0:	f7fe fb3a 	bl	8012b48 <__sinit>
 80144d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80144d6:	07d9      	lsls	r1, r3, #31
 80144d8:	d405      	bmi.n	80144e6 <_vfiprintf_r+0x2a>
 80144da:	89ab      	ldrh	r3, [r5, #12]
 80144dc:	059a      	lsls	r2, r3, #22
 80144de:	d402      	bmi.n	80144e6 <_vfiprintf_r+0x2a>
 80144e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80144e2:	f7fe fc28 	bl	8012d36 <__retarget_lock_acquire_recursive>
 80144e6:	89ab      	ldrh	r3, [r5, #12]
 80144e8:	071b      	lsls	r3, r3, #28
 80144ea:	d501      	bpl.n	80144f0 <_vfiprintf_r+0x34>
 80144ec:	692b      	ldr	r3, [r5, #16]
 80144ee:	b99b      	cbnz	r3, 8014518 <_vfiprintf_r+0x5c>
 80144f0:	4629      	mov	r1, r5
 80144f2:	4630      	mov	r0, r6
 80144f4:	f000 f938 	bl	8014768 <__swsetup_r>
 80144f8:	b170      	cbz	r0, 8014518 <_vfiprintf_r+0x5c>
 80144fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80144fc:	07dc      	lsls	r4, r3, #31
 80144fe:	d504      	bpl.n	801450a <_vfiprintf_r+0x4e>
 8014500:	f04f 30ff 	mov.w	r0, #4294967295
 8014504:	b01d      	add	sp, #116	@ 0x74
 8014506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801450a:	89ab      	ldrh	r3, [r5, #12]
 801450c:	0598      	lsls	r0, r3, #22
 801450e:	d4f7      	bmi.n	8014500 <_vfiprintf_r+0x44>
 8014510:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014512:	f7fe fc11 	bl	8012d38 <__retarget_lock_release_recursive>
 8014516:	e7f3      	b.n	8014500 <_vfiprintf_r+0x44>
 8014518:	2300      	movs	r3, #0
 801451a:	9309      	str	r3, [sp, #36]	@ 0x24
 801451c:	2320      	movs	r3, #32
 801451e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014522:	f8cd 800c 	str.w	r8, [sp, #12]
 8014526:	2330      	movs	r3, #48	@ 0x30
 8014528:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80146d8 <_vfiprintf_r+0x21c>
 801452c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014530:	f04f 0901 	mov.w	r9, #1
 8014534:	4623      	mov	r3, r4
 8014536:	469a      	mov	sl, r3
 8014538:	f813 2b01 	ldrb.w	r2, [r3], #1
 801453c:	b10a      	cbz	r2, 8014542 <_vfiprintf_r+0x86>
 801453e:	2a25      	cmp	r2, #37	@ 0x25
 8014540:	d1f9      	bne.n	8014536 <_vfiprintf_r+0x7a>
 8014542:	ebba 0b04 	subs.w	fp, sl, r4
 8014546:	d00b      	beq.n	8014560 <_vfiprintf_r+0xa4>
 8014548:	465b      	mov	r3, fp
 801454a:	4622      	mov	r2, r4
 801454c:	4629      	mov	r1, r5
 801454e:	4630      	mov	r0, r6
 8014550:	f7ff ffa2 	bl	8014498 <__sfputs_r>
 8014554:	3001      	adds	r0, #1
 8014556:	f000 80a7 	beq.w	80146a8 <_vfiprintf_r+0x1ec>
 801455a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801455c:	445a      	add	r2, fp
 801455e:	9209      	str	r2, [sp, #36]	@ 0x24
 8014560:	f89a 3000 	ldrb.w	r3, [sl]
 8014564:	2b00      	cmp	r3, #0
 8014566:	f000 809f 	beq.w	80146a8 <_vfiprintf_r+0x1ec>
 801456a:	2300      	movs	r3, #0
 801456c:	f04f 32ff 	mov.w	r2, #4294967295
 8014570:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014574:	f10a 0a01 	add.w	sl, sl, #1
 8014578:	9304      	str	r3, [sp, #16]
 801457a:	9307      	str	r3, [sp, #28]
 801457c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014580:	931a      	str	r3, [sp, #104]	@ 0x68
 8014582:	4654      	mov	r4, sl
 8014584:	2205      	movs	r2, #5
 8014586:	f814 1b01 	ldrb.w	r1, [r4], #1
 801458a:	4853      	ldr	r0, [pc, #332]	@ (80146d8 <_vfiprintf_r+0x21c>)
 801458c:	f7eb fea8 	bl	80002e0 <memchr>
 8014590:	9a04      	ldr	r2, [sp, #16]
 8014592:	b9d8      	cbnz	r0, 80145cc <_vfiprintf_r+0x110>
 8014594:	06d1      	lsls	r1, r2, #27
 8014596:	bf44      	itt	mi
 8014598:	2320      	movmi	r3, #32
 801459a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801459e:	0713      	lsls	r3, r2, #28
 80145a0:	bf44      	itt	mi
 80145a2:	232b      	movmi	r3, #43	@ 0x2b
 80145a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80145a8:	f89a 3000 	ldrb.w	r3, [sl]
 80145ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80145ae:	d015      	beq.n	80145dc <_vfiprintf_r+0x120>
 80145b0:	9a07      	ldr	r2, [sp, #28]
 80145b2:	4654      	mov	r4, sl
 80145b4:	2000      	movs	r0, #0
 80145b6:	f04f 0c0a 	mov.w	ip, #10
 80145ba:	4621      	mov	r1, r4
 80145bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80145c0:	3b30      	subs	r3, #48	@ 0x30
 80145c2:	2b09      	cmp	r3, #9
 80145c4:	d94b      	bls.n	801465e <_vfiprintf_r+0x1a2>
 80145c6:	b1b0      	cbz	r0, 80145f6 <_vfiprintf_r+0x13a>
 80145c8:	9207      	str	r2, [sp, #28]
 80145ca:	e014      	b.n	80145f6 <_vfiprintf_r+0x13a>
 80145cc:	eba0 0308 	sub.w	r3, r0, r8
 80145d0:	fa09 f303 	lsl.w	r3, r9, r3
 80145d4:	4313      	orrs	r3, r2
 80145d6:	9304      	str	r3, [sp, #16]
 80145d8:	46a2      	mov	sl, r4
 80145da:	e7d2      	b.n	8014582 <_vfiprintf_r+0xc6>
 80145dc:	9b03      	ldr	r3, [sp, #12]
 80145de:	1d19      	adds	r1, r3, #4
 80145e0:	681b      	ldr	r3, [r3, #0]
 80145e2:	9103      	str	r1, [sp, #12]
 80145e4:	2b00      	cmp	r3, #0
 80145e6:	bfbb      	ittet	lt
 80145e8:	425b      	neglt	r3, r3
 80145ea:	f042 0202 	orrlt.w	r2, r2, #2
 80145ee:	9307      	strge	r3, [sp, #28]
 80145f0:	9307      	strlt	r3, [sp, #28]
 80145f2:	bfb8      	it	lt
 80145f4:	9204      	strlt	r2, [sp, #16]
 80145f6:	7823      	ldrb	r3, [r4, #0]
 80145f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80145fa:	d10a      	bne.n	8014612 <_vfiprintf_r+0x156>
 80145fc:	7863      	ldrb	r3, [r4, #1]
 80145fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8014600:	d132      	bne.n	8014668 <_vfiprintf_r+0x1ac>
 8014602:	9b03      	ldr	r3, [sp, #12]
 8014604:	1d1a      	adds	r2, r3, #4
 8014606:	681b      	ldr	r3, [r3, #0]
 8014608:	9203      	str	r2, [sp, #12]
 801460a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801460e:	3402      	adds	r4, #2
 8014610:	9305      	str	r3, [sp, #20]
 8014612:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80146e8 <_vfiprintf_r+0x22c>
 8014616:	7821      	ldrb	r1, [r4, #0]
 8014618:	2203      	movs	r2, #3
 801461a:	4650      	mov	r0, sl
 801461c:	f7eb fe60 	bl	80002e0 <memchr>
 8014620:	b138      	cbz	r0, 8014632 <_vfiprintf_r+0x176>
 8014622:	9b04      	ldr	r3, [sp, #16]
 8014624:	eba0 000a 	sub.w	r0, r0, sl
 8014628:	2240      	movs	r2, #64	@ 0x40
 801462a:	4082      	lsls	r2, r0
 801462c:	4313      	orrs	r3, r2
 801462e:	3401      	adds	r4, #1
 8014630:	9304      	str	r3, [sp, #16]
 8014632:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014636:	4829      	ldr	r0, [pc, #164]	@ (80146dc <_vfiprintf_r+0x220>)
 8014638:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801463c:	2206      	movs	r2, #6
 801463e:	f7eb fe4f 	bl	80002e0 <memchr>
 8014642:	2800      	cmp	r0, #0
 8014644:	d03f      	beq.n	80146c6 <_vfiprintf_r+0x20a>
 8014646:	4b26      	ldr	r3, [pc, #152]	@ (80146e0 <_vfiprintf_r+0x224>)
 8014648:	bb1b      	cbnz	r3, 8014692 <_vfiprintf_r+0x1d6>
 801464a:	9b03      	ldr	r3, [sp, #12]
 801464c:	3307      	adds	r3, #7
 801464e:	f023 0307 	bic.w	r3, r3, #7
 8014652:	3308      	adds	r3, #8
 8014654:	9303      	str	r3, [sp, #12]
 8014656:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014658:	443b      	add	r3, r7
 801465a:	9309      	str	r3, [sp, #36]	@ 0x24
 801465c:	e76a      	b.n	8014534 <_vfiprintf_r+0x78>
 801465e:	fb0c 3202 	mla	r2, ip, r2, r3
 8014662:	460c      	mov	r4, r1
 8014664:	2001      	movs	r0, #1
 8014666:	e7a8      	b.n	80145ba <_vfiprintf_r+0xfe>
 8014668:	2300      	movs	r3, #0
 801466a:	3401      	adds	r4, #1
 801466c:	9305      	str	r3, [sp, #20]
 801466e:	4619      	mov	r1, r3
 8014670:	f04f 0c0a 	mov.w	ip, #10
 8014674:	4620      	mov	r0, r4
 8014676:	f810 2b01 	ldrb.w	r2, [r0], #1
 801467a:	3a30      	subs	r2, #48	@ 0x30
 801467c:	2a09      	cmp	r2, #9
 801467e:	d903      	bls.n	8014688 <_vfiprintf_r+0x1cc>
 8014680:	2b00      	cmp	r3, #0
 8014682:	d0c6      	beq.n	8014612 <_vfiprintf_r+0x156>
 8014684:	9105      	str	r1, [sp, #20]
 8014686:	e7c4      	b.n	8014612 <_vfiprintf_r+0x156>
 8014688:	fb0c 2101 	mla	r1, ip, r1, r2
 801468c:	4604      	mov	r4, r0
 801468e:	2301      	movs	r3, #1
 8014690:	e7f0      	b.n	8014674 <_vfiprintf_r+0x1b8>
 8014692:	ab03      	add	r3, sp, #12
 8014694:	9300      	str	r3, [sp, #0]
 8014696:	462a      	mov	r2, r5
 8014698:	4b12      	ldr	r3, [pc, #72]	@ (80146e4 <_vfiprintf_r+0x228>)
 801469a:	a904      	add	r1, sp, #16
 801469c:	4630      	mov	r0, r6
 801469e:	f7fd fe1f 	bl	80122e0 <_printf_float>
 80146a2:	4607      	mov	r7, r0
 80146a4:	1c78      	adds	r0, r7, #1
 80146a6:	d1d6      	bne.n	8014656 <_vfiprintf_r+0x19a>
 80146a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80146aa:	07d9      	lsls	r1, r3, #31
 80146ac:	d405      	bmi.n	80146ba <_vfiprintf_r+0x1fe>
 80146ae:	89ab      	ldrh	r3, [r5, #12]
 80146b0:	059a      	lsls	r2, r3, #22
 80146b2:	d402      	bmi.n	80146ba <_vfiprintf_r+0x1fe>
 80146b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80146b6:	f7fe fb3f 	bl	8012d38 <__retarget_lock_release_recursive>
 80146ba:	89ab      	ldrh	r3, [r5, #12]
 80146bc:	065b      	lsls	r3, r3, #25
 80146be:	f53f af1f 	bmi.w	8014500 <_vfiprintf_r+0x44>
 80146c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80146c4:	e71e      	b.n	8014504 <_vfiprintf_r+0x48>
 80146c6:	ab03      	add	r3, sp, #12
 80146c8:	9300      	str	r3, [sp, #0]
 80146ca:	462a      	mov	r2, r5
 80146cc:	4b05      	ldr	r3, [pc, #20]	@ (80146e4 <_vfiprintf_r+0x228>)
 80146ce:	a904      	add	r1, sp, #16
 80146d0:	4630      	mov	r0, r6
 80146d2:	f7fe f88d 	bl	80127f0 <_printf_i>
 80146d6:	e7e4      	b.n	80146a2 <_vfiprintf_r+0x1e6>
 80146d8:	08014e27 	.word	0x08014e27
 80146dc:	08014e31 	.word	0x08014e31
 80146e0:	080122e1 	.word	0x080122e1
 80146e4:	08014499 	.word	0x08014499
 80146e8:	08014e2d 	.word	0x08014e2d

080146ec <__swbuf_r>:
 80146ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80146ee:	460e      	mov	r6, r1
 80146f0:	4614      	mov	r4, r2
 80146f2:	4605      	mov	r5, r0
 80146f4:	b118      	cbz	r0, 80146fe <__swbuf_r+0x12>
 80146f6:	6a03      	ldr	r3, [r0, #32]
 80146f8:	b90b      	cbnz	r3, 80146fe <__swbuf_r+0x12>
 80146fa:	f7fe fa25 	bl	8012b48 <__sinit>
 80146fe:	69a3      	ldr	r3, [r4, #24]
 8014700:	60a3      	str	r3, [r4, #8]
 8014702:	89a3      	ldrh	r3, [r4, #12]
 8014704:	071a      	lsls	r2, r3, #28
 8014706:	d501      	bpl.n	801470c <__swbuf_r+0x20>
 8014708:	6923      	ldr	r3, [r4, #16]
 801470a:	b943      	cbnz	r3, 801471e <__swbuf_r+0x32>
 801470c:	4621      	mov	r1, r4
 801470e:	4628      	mov	r0, r5
 8014710:	f000 f82a 	bl	8014768 <__swsetup_r>
 8014714:	b118      	cbz	r0, 801471e <__swbuf_r+0x32>
 8014716:	f04f 37ff 	mov.w	r7, #4294967295
 801471a:	4638      	mov	r0, r7
 801471c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801471e:	6823      	ldr	r3, [r4, #0]
 8014720:	6922      	ldr	r2, [r4, #16]
 8014722:	1a98      	subs	r0, r3, r2
 8014724:	6963      	ldr	r3, [r4, #20]
 8014726:	b2f6      	uxtb	r6, r6
 8014728:	4283      	cmp	r3, r0
 801472a:	4637      	mov	r7, r6
 801472c:	dc05      	bgt.n	801473a <__swbuf_r+0x4e>
 801472e:	4621      	mov	r1, r4
 8014730:	4628      	mov	r0, r5
 8014732:	f7ff fde9 	bl	8014308 <_fflush_r>
 8014736:	2800      	cmp	r0, #0
 8014738:	d1ed      	bne.n	8014716 <__swbuf_r+0x2a>
 801473a:	68a3      	ldr	r3, [r4, #8]
 801473c:	3b01      	subs	r3, #1
 801473e:	60a3      	str	r3, [r4, #8]
 8014740:	6823      	ldr	r3, [r4, #0]
 8014742:	1c5a      	adds	r2, r3, #1
 8014744:	6022      	str	r2, [r4, #0]
 8014746:	701e      	strb	r6, [r3, #0]
 8014748:	6962      	ldr	r2, [r4, #20]
 801474a:	1c43      	adds	r3, r0, #1
 801474c:	429a      	cmp	r2, r3
 801474e:	d004      	beq.n	801475a <__swbuf_r+0x6e>
 8014750:	89a3      	ldrh	r3, [r4, #12]
 8014752:	07db      	lsls	r3, r3, #31
 8014754:	d5e1      	bpl.n	801471a <__swbuf_r+0x2e>
 8014756:	2e0a      	cmp	r6, #10
 8014758:	d1df      	bne.n	801471a <__swbuf_r+0x2e>
 801475a:	4621      	mov	r1, r4
 801475c:	4628      	mov	r0, r5
 801475e:	f7ff fdd3 	bl	8014308 <_fflush_r>
 8014762:	2800      	cmp	r0, #0
 8014764:	d0d9      	beq.n	801471a <__swbuf_r+0x2e>
 8014766:	e7d6      	b.n	8014716 <__swbuf_r+0x2a>

08014768 <__swsetup_r>:
 8014768:	b538      	push	{r3, r4, r5, lr}
 801476a:	4b29      	ldr	r3, [pc, #164]	@ (8014810 <__swsetup_r+0xa8>)
 801476c:	4605      	mov	r5, r0
 801476e:	6818      	ldr	r0, [r3, #0]
 8014770:	460c      	mov	r4, r1
 8014772:	b118      	cbz	r0, 801477c <__swsetup_r+0x14>
 8014774:	6a03      	ldr	r3, [r0, #32]
 8014776:	b90b      	cbnz	r3, 801477c <__swsetup_r+0x14>
 8014778:	f7fe f9e6 	bl	8012b48 <__sinit>
 801477c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014780:	0719      	lsls	r1, r3, #28
 8014782:	d422      	bmi.n	80147ca <__swsetup_r+0x62>
 8014784:	06da      	lsls	r2, r3, #27
 8014786:	d407      	bmi.n	8014798 <__swsetup_r+0x30>
 8014788:	2209      	movs	r2, #9
 801478a:	602a      	str	r2, [r5, #0]
 801478c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014790:	81a3      	strh	r3, [r4, #12]
 8014792:	f04f 30ff 	mov.w	r0, #4294967295
 8014796:	e033      	b.n	8014800 <__swsetup_r+0x98>
 8014798:	0758      	lsls	r0, r3, #29
 801479a:	d512      	bpl.n	80147c2 <__swsetup_r+0x5a>
 801479c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801479e:	b141      	cbz	r1, 80147b2 <__swsetup_r+0x4a>
 80147a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80147a4:	4299      	cmp	r1, r3
 80147a6:	d002      	beq.n	80147ae <__swsetup_r+0x46>
 80147a8:	4628      	mov	r0, r5
 80147aa:	f7ff f8a7 	bl	80138fc <_free_r>
 80147ae:	2300      	movs	r3, #0
 80147b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80147b2:	89a3      	ldrh	r3, [r4, #12]
 80147b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80147b8:	81a3      	strh	r3, [r4, #12]
 80147ba:	2300      	movs	r3, #0
 80147bc:	6063      	str	r3, [r4, #4]
 80147be:	6923      	ldr	r3, [r4, #16]
 80147c0:	6023      	str	r3, [r4, #0]
 80147c2:	89a3      	ldrh	r3, [r4, #12]
 80147c4:	f043 0308 	orr.w	r3, r3, #8
 80147c8:	81a3      	strh	r3, [r4, #12]
 80147ca:	6923      	ldr	r3, [r4, #16]
 80147cc:	b94b      	cbnz	r3, 80147e2 <__swsetup_r+0x7a>
 80147ce:	89a3      	ldrh	r3, [r4, #12]
 80147d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80147d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80147d8:	d003      	beq.n	80147e2 <__swsetup_r+0x7a>
 80147da:	4621      	mov	r1, r4
 80147dc:	4628      	mov	r0, r5
 80147de:	f000 f883 	bl	80148e8 <__smakebuf_r>
 80147e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80147e6:	f013 0201 	ands.w	r2, r3, #1
 80147ea:	d00a      	beq.n	8014802 <__swsetup_r+0x9a>
 80147ec:	2200      	movs	r2, #0
 80147ee:	60a2      	str	r2, [r4, #8]
 80147f0:	6962      	ldr	r2, [r4, #20]
 80147f2:	4252      	negs	r2, r2
 80147f4:	61a2      	str	r2, [r4, #24]
 80147f6:	6922      	ldr	r2, [r4, #16]
 80147f8:	b942      	cbnz	r2, 801480c <__swsetup_r+0xa4>
 80147fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80147fe:	d1c5      	bne.n	801478c <__swsetup_r+0x24>
 8014800:	bd38      	pop	{r3, r4, r5, pc}
 8014802:	0799      	lsls	r1, r3, #30
 8014804:	bf58      	it	pl
 8014806:	6962      	ldrpl	r2, [r4, #20]
 8014808:	60a2      	str	r2, [r4, #8]
 801480a:	e7f4      	b.n	80147f6 <__swsetup_r+0x8e>
 801480c:	2000      	movs	r0, #0
 801480e:	e7f7      	b.n	8014800 <__swsetup_r+0x98>
 8014810:	24000138 	.word	0x24000138

08014814 <_raise_r>:
 8014814:	291f      	cmp	r1, #31
 8014816:	b538      	push	{r3, r4, r5, lr}
 8014818:	4605      	mov	r5, r0
 801481a:	460c      	mov	r4, r1
 801481c:	d904      	bls.n	8014828 <_raise_r+0x14>
 801481e:	2316      	movs	r3, #22
 8014820:	6003      	str	r3, [r0, #0]
 8014822:	f04f 30ff 	mov.w	r0, #4294967295
 8014826:	bd38      	pop	{r3, r4, r5, pc}
 8014828:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801482a:	b112      	cbz	r2, 8014832 <_raise_r+0x1e>
 801482c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014830:	b94b      	cbnz	r3, 8014846 <_raise_r+0x32>
 8014832:	4628      	mov	r0, r5
 8014834:	f000 f830 	bl	8014898 <_getpid_r>
 8014838:	4622      	mov	r2, r4
 801483a:	4601      	mov	r1, r0
 801483c:	4628      	mov	r0, r5
 801483e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014842:	f000 b817 	b.w	8014874 <_kill_r>
 8014846:	2b01      	cmp	r3, #1
 8014848:	d00a      	beq.n	8014860 <_raise_r+0x4c>
 801484a:	1c59      	adds	r1, r3, #1
 801484c:	d103      	bne.n	8014856 <_raise_r+0x42>
 801484e:	2316      	movs	r3, #22
 8014850:	6003      	str	r3, [r0, #0]
 8014852:	2001      	movs	r0, #1
 8014854:	e7e7      	b.n	8014826 <_raise_r+0x12>
 8014856:	2100      	movs	r1, #0
 8014858:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801485c:	4620      	mov	r0, r4
 801485e:	4798      	blx	r3
 8014860:	2000      	movs	r0, #0
 8014862:	e7e0      	b.n	8014826 <_raise_r+0x12>

08014864 <raise>:
 8014864:	4b02      	ldr	r3, [pc, #8]	@ (8014870 <raise+0xc>)
 8014866:	4601      	mov	r1, r0
 8014868:	6818      	ldr	r0, [r3, #0]
 801486a:	f7ff bfd3 	b.w	8014814 <_raise_r>
 801486e:	bf00      	nop
 8014870:	24000138 	.word	0x24000138

08014874 <_kill_r>:
 8014874:	b538      	push	{r3, r4, r5, lr}
 8014876:	4d07      	ldr	r5, [pc, #28]	@ (8014894 <_kill_r+0x20>)
 8014878:	2300      	movs	r3, #0
 801487a:	4604      	mov	r4, r0
 801487c:	4608      	mov	r0, r1
 801487e:	4611      	mov	r1, r2
 8014880:	602b      	str	r3, [r5, #0]
 8014882:	f7ec ffd9 	bl	8001838 <_kill>
 8014886:	1c43      	adds	r3, r0, #1
 8014888:	d102      	bne.n	8014890 <_kill_r+0x1c>
 801488a:	682b      	ldr	r3, [r5, #0]
 801488c:	b103      	cbz	r3, 8014890 <_kill_r+0x1c>
 801488e:	6023      	str	r3, [r4, #0]
 8014890:	bd38      	pop	{r3, r4, r5, pc}
 8014892:	bf00      	nop
 8014894:	24002750 	.word	0x24002750

08014898 <_getpid_r>:
 8014898:	f7ec bfc6 	b.w	8001828 <_getpid>

0801489c <__swhatbuf_r>:
 801489c:	b570      	push	{r4, r5, r6, lr}
 801489e:	460c      	mov	r4, r1
 80148a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80148a4:	2900      	cmp	r1, #0
 80148a6:	b096      	sub	sp, #88	@ 0x58
 80148a8:	4615      	mov	r5, r2
 80148aa:	461e      	mov	r6, r3
 80148ac:	da0d      	bge.n	80148ca <__swhatbuf_r+0x2e>
 80148ae:	89a3      	ldrh	r3, [r4, #12]
 80148b0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80148b4:	f04f 0100 	mov.w	r1, #0
 80148b8:	bf14      	ite	ne
 80148ba:	2340      	movne	r3, #64	@ 0x40
 80148bc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80148c0:	2000      	movs	r0, #0
 80148c2:	6031      	str	r1, [r6, #0]
 80148c4:	602b      	str	r3, [r5, #0]
 80148c6:	b016      	add	sp, #88	@ 0x58
 80148c8:	bd70      	pop	{r4, r5, r6, pc}
 80148ca:	466a      	mov	r2, sp
 80148cc:	f000 f848 	bl	8014960 <_fstat_r>
 80148d0:	2800      	cmp	r0, #0
 80148d2:	dbec      	blt.n	80148ae <__swhatbuf_r+0x12>
 80148d4:	9901      	ldr	r1, [sp, #4]
 80148d6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80148da:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80148de:	4259      	negs	r1, r3
 80148e0:	4159      	adcs	r1, r3
 80148e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80148e6:	e7eb      	b.n	80148c0 <__swhatbuf_r+0x24>

080148e8 <__smakebuf_r>:
 80148e8:	898b      	ldrh	r3, [r1, #12]
 80148ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80148ec:	079d      	lsls	r5, r3, #30
 80148ee:	4606      	mov	r6, r0
 80148f0:	460c      	mov	r4, r1
 80148f2:	d507      	bpl.n	8014904 <__smakebuf_r+0x1c>
 80148f4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80148f8:	6023      	str	r3, [r4, #0]
 80148fa:	6123      	str	r3, [r4, #16]
 80148fc:	2301      	movs	r3, #1
 80148fe:	6163      	str	r3, [r4, #20]
 8014900:	b003      	add	sp, #12
 8014902:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014904:	ab01      	add	r3, sp, #4
 8014906:	466a      	mov	r2, sp
 8014908:	f7ff ffc8 	bl	801489c <__swhatbuf_r>
 801490c:	9f00      	ldr	r7, [sp, #0]
 801490e:	4605      	mov	r5, r0
 8014910:	4639      	mov	r1, r7
 8014912:	4630      	mov	r0, r6
 8014914:	f7ff f866 	bl	80139e4 <_malloc_r>
 8014918:	b948      	cbnz	r0, 801492e <__smakebuf_r+0x46>
 801491a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801491e:	059a      	lsls	r2, r3, #22
 8014920:	d4ee      	bmi.n	8014900 <__smakebuf_r+0x18>
 8014922:	f023 0303 	bic.w	r3, r3, #3
 8014926:	f043 0302 	orr.w	r3, r3, #2
 801492a:	81a3      	strh	r3, [r4, #12]
 801492c:	e7e2      	b.n	80148f4 <__smakebuf_r+0xc>
 801492e:	89a3      	ldrh	r3, [r4, #12]
 8014930:	6020      	str	r0, [r4, #0]
 8014932:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014936:	81a3      	strh	r3, [r4, #12]
 8014938:	9b01      	ldr	r3, [sp, #4]
 801493a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801493e:	b15b      	cbz	r3, 8014958 <__smakebuf_r+0x70>
 8014940:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014944:	4630      	mov	r0, r6
 8014946:	f000 f81d 	bl	8014984 <_isatty_r>
 801494a:	b128      	cbz	r0, 8014958 <__smakebuf_r+0x70>
 801494c:	89a3      	ldrh	r3, [r4, #12]
 801494e:	f023 0303 	bic.w	r3, r3, #3
 8014952:	f043 0301 	orr.w	r3, r3, #1
 8014956:	81a3      	strh	r3, [r4, #12]
 8014958:	89a3      	ldrh	r3, [r4, #12]
 801495a:	431d      	orrs	r5, r3
 801495c:	81a5      	strh	r5, [r4, #12]
 801495e:	e7cf      	b.n	8014900 <__smakebuf_r+0x18>

08014960 <_fstat_r>:
 8014960:	b538      	push	{r3, r4, r5, lr}
 8014962:	4d07      	ldr	r5, [pc, #28]	@ (8014980 <_fstat_r+0x20>)
 8014964:	2300      	movs	r3, #0
 8014966:	4604      	mov	r4, r0
 8014968:	4608      	mov	r0, r1
 801496a:	4611      	mov	r1, r2
 801496c:	602b      	str	r3, [r5, #0]
 801496e:	f7ec ffc3 	bl	80018f8 <_fstat>
 8014972:	1c43      	adds	r3, r0, #1
 8014974:	d102      	bne.n	801497c <_fstat_r+0x1c>
 8014976:	682b      	ldr	r3, [r5, #0]
 8014978:	b103      	cbz	r3, 801497c <_fstat_r+0x1c>
 801497a:	6023      	str	r3, [r4, #0]
 801497c:	bd38      	pop	{r3, r4, r5, pc}
 801497e:	bf00      	nop
 8014980:	24002750 	.word	0x24002750

08014984 <_isatty_r>:
 8014984:	b538      	push	{r3, r4, r5, lr}
 8014986:	4d06      	ldr	r5, [pc, #24]	@ (80149a0 <_isatty_r+0x1c>)
 8014988:	2300      	movs	r3, #0
 801498a:	4604      	mov	r4, r0
 801498c:	4608      	mov	r0, r1
 801498e:	602b      	str	r3, [r5, #0]
 8014990:	f7ec ffc2 	bl	8001918 <_isatty>
 8014994:	1c43      	adds	r3, r0, #1
 8014996:	d102      	bne.n	801499e <_isatty_r+0x1a>
 8014998:	682b      	ldr	r3, [r5, #0]
 801499a:	b103      	cbz	r3, 801499e <_isatty_r+0x1a>
 801499c:	6023      	str	r3, [r4, #0]
 801499e:	bd38      	pop	{r3, r4, r5, pc}
 80149a0:	24002750 	.word	0x24002750

080149a4 <lrintf>:
 80149a4:	ee10 3a10 	vmov	r3, s0
 80149a8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80149ac:	f1a2 007f 	sub.w	r0, r2, #127	@ 0x7f
 80149b0:	281e      	cmp	r0, #30
 80149b2:	b082      	sub	sp, #8
 80149b4:	dc2f      	bgt.n	8014a16 <lrintf+0x72>
 80149b6:	1c41      	adds	r1, r0, #1
 80149b8:	da02      	bge.n	80149c0 <lrintf+0x1c>
 80149ba:	2000      	movs	r0, #0
 80149bc:	b002      	add	sp, #8
 80149be:	4770      	bx	lr
 80149c0:	2816      	cmp	r0, #22
 80149c2:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 80149c6:	dd0a      	ble.n	80149de <lrintf+0x3a>
 80149c8:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80149cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80149d0:	3a96      	subs	r2, #150	@ 0x96
 80149d2:	fa03 f002 	lsl.w	r0, r3, r2
 80149d6:	2900      	cmp	r1, #0
 80149d8:	d0f0      	beq.n	80149bc <lrintf+0x18>
 80149da:	4240      	negs	r0, r0
 80149dc:	e7ee      	b.n	80149bc <lrintf+0x18>
 80149de:	4b10      	ldr	r3, [pc, #64]	@ (8014a20 <lrintf+0x7c>)
 80149e0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80149e4:	ed93 7a00 	vldr	s14, [r3]
 80149e8:	ee37 0a00 	vadd.f32	s0, s14, s0
 80149ec:	ed8d 0a01 	vstr	s0, [sp, #4]
 80149f0:	eddd 7a01 	vldr	s15, [sp, #4]
 80149f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80149f8:	ee17 3a90 	vmov	r3, s15
 80149fc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8014a00:	d0db      	beq.n	80149ba <lrintf+0x16>
 8014a02:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8014a06:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 8014a0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8014a0e:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8014a12:	40d8      	lsrs	r0, r3
 8014a14:	e7df      	b.n	80149d6 <lrintf+0x32>
 8014a16:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8014a1a:	ee17 0a90 	vmov	r0, s15
 8014a1e:	e7cd      	b.n	80149bc <lrintf+0x18>
 8014a20:	08014e38 	.word	0x08014e38

08014a24 <_init>:
 8014a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a26:	bf00      	nop
 8014a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a2a:	bc08      	pop	{r3}
 8014a2c:	469e      	mov	lr, r3
 8014a2e:	4770      	bx	lr

08014a30 <_fini>:
 8014a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a32:	bf00      	nop
 8014a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a36:	bc08      	pop	{r3}
 8014a38:	469e      	mov	lr, r3
 8014a3a:	4770      	bx	lr
