{"top":"global.db_3_3",
"namespaces":{
  "global":{
    "modules":{
      "BitIO":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"mode":"String"}
      },
      "IO":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "modparams":{"mode":"String"}
      },
      "MEM":{
        "type":["Record",[
          ["configs",["Array",2413,"BitIn"]],
          ["clk_en","BitIn"],
          ["config_write","BitIn"],
          ["flush","BitIn"],
          ["input_width_16_num_3",["Array",16,"BitIn"]],
          ["input_width_16_num_0",["Array",16,"BitIn"]],
          ["config_en",["Array",2,"BitIn"]],
          ["config_read","BitIn"],
          ["input_width_1_num_1","BitIn"],
          ["input_width_16_num_2",["Array",16,"BitIn"]],
          ["input_width_16_num_1",["Array",16,"BitIn"]],
          ["config_addr_in",["Array",8,"BitIn"]],
          ["config_data_in",["Array",32,"BitIn"]],
          ["input_width_1_num_0","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1",["Array",16,"Bit"]],
          ["O2","Bit"],
          ["O3","Bit"],
          ["O4","Bit"],
          ["O5",["Array",32,"Bit"]],
          ["O6",["Array",32,"Bit"]],
          ["O7","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "PE":{
        "type":["Record",[
          ["inst",["Array",84,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["data2",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2",["Array",16,"Bit"]],
          ["O3",["Array",16,"Bit"]],
          ["O4",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "conv_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["op_hcompute_conv_stencil_1_read_0",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_write_0",["Array",16,"BitIn"]],
          ["op_hcompute_conv_stencil_write_extra_ctrl","BitIn"],
          ["reset","BitIn"]
        ]],
        "instances":{
          "ub_conv_stencil_clkwrk_dsa0_BANK_0_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U1","config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11],"cycle_stride":[1,184],"delay":[0],"dimensionality":2,"extent":[62,62],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[0,0],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[0,0],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"tb2out_0":{"cycle_starting_addr":[11295],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          }
        },
        "connections":[
          ["ub_conv_stencil_clkwrk_dsa0_BANK_0_garnet.O0","self.op_hcompute_conv_stencil_1_read_0"],
          ["ub_conv_stencil_clkwrk_dsa0_BANK_0_garnet.input_width_16_num_2","self.op_hcompute_conv_stencil_write_0"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["op_hcompute_conv_stencil_1_write_0",["Array",16,"BitIn"]],
          ["op_hcompute_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read_0",["Array",16,"Bit"]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["reset","BitIn"]
        ]],
        "instances":{
          "ub_conv_stencil_BANK_0_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U0","config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11296],"cycle_stride":[1,184],"delay":[0],"dimensionality":2,"extent":[62,62],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[0,0],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"in2agg_0":{"cycle_starting_addr":[11295],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"sram2tb_0":{"cycle_starting_addr":[11299],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[0,0],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"tb2out_0":{"cycle_starting_addr":[22588],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          }
        },
        "connections":[
          ["ub_conv_stencil_BANK_0_garnet.input_width_16_num_2","self.op_hcompute_conv_stencil_1_write_0"],
          ["ub_conv_stencil_BANK_0_garnet.O0","self.op_hcompute_hw_output_stencil_read_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_0",["Array",16,"Bit"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0200000000000000800c0"]}
          },
          "inner_compute$i2599_i2600_i651":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$i2599_i2600_i651.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2599_i2600_i651.CLK"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write_0","inner_compute$i2599_i2600_i651.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_0",["Array",16,"BitIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write_0",["Array",16,"Bit"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_0",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_1",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_2",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_3",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_4",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_5",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_6",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_7",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_8",["Array",16,"BitIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "instances":{
          "inner_compute$add_287_310_311_tree$_join_i2641_i2231":{
            "modref":"global.PE"
          },
          "inner_compute$add_287_310_311_tree$opN_0$_join_i2633_i1176":{
            "modref":"global.PE"
          },
          "inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905":{
            "modref":"global.PE"
          },
          "inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412":{
            "modref":"global.PE"
          },
          "inner_compute$add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231":{
            "modref":"global.PE"
          },
          "inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412":{
            "modref":"global.PE"
          },
          "inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412":{
            "modref":"global.PE"
          },
          "inner_compute$add_287_310_311_tree$opN_1$_join_i2640_i412":{
            "modref":"global.PE"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0214e840000151bc800c0"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020001c00084ebf4800b0"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020001c000a4ebf4800b0"]}
          },
          "inner_compute$c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020400a000e1abfc8004c"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020400a001e1abfc8004c"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00604040003161cc80038"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0214e840000151bc800c0"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020001c000c4ebf4800b0"]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020400a002a1abfc8004c"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020001c00264ebf4800b0"]}
          },
          "inner_compute$c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020400a00081abfc8004c"]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020000c1c430008880030"]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_2_288_289_i2612_i1096":{
            "modref":"global.PE"
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_4_292_293_i2620_i1096":{
            "modref":"global.PE"
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_6_296_297_i2627_i1096":{
            "modref":"global.PE"
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_8_300_301_i2636_i1096":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_287_310_311_tree$_join_i2641_i2231.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write_0","inner_compute$add_287_310_311_tree$_join_i2641_i2231.O0"],
          ["inner_compute$add_287_310_311_tree$opN_1$_join_i2640_i412.O0","inner_compute$add_287_310_311_tree$_join_i2641_i2231.data0"],
          ["inner_compute$add_287_310_311_tree$opN_0$_join_i2633_i1176.O0","inner_compute$add_287_310_311_tree$_join_i2641_i2231.data2"],
          ["inner_compute$c0.out","inner_compute$add_287_310_311_tree$_join_i2641_i2231.inst"],
          ["self.clk","inner_compute$add_287_310_311_tree$opN_0$_join_i2633_i1176.CLK"],
          ["inner_compute$add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231.O0","inner_compute$add_287_310_311_tree$opN_0$_join_i2633_i1176.data0"],
          ["inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905.O0","inner_compute$add_287_310_311_tree$opN_0$_join_i2633_i1176.data1"],
          ["inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412.O0","inner_compute$add_287_310_311_tree$opN_0$_join_i2633_i1176.data2"],
          ["inner_compute$c3.out","inner_compute$add_287_310_311_tree$opN_0$_join_i2633_i1176.inst"],
          ["self.clk","inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_0","inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905.data1"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read_0","inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905.data2"],
          ["inner_compute$c9.out","inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905.inst"],
          ["self.clk","inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_2","inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_2_288_289_i2612_i1096.O0","inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412.data2"],
          ["inner_compute$c10.out","inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412.inst"],
          ["self.clk","inner_compute$add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231.CLK"],
          ["inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412.O0","inner_compute$add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231.data0"],
          ["inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412.O0","inner_compute$add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231.data2"],
          ["inner_compute$c4.out","inner_compute$add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231.inst"],
          ["self.clk","inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_4","inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_4_292_293_i2620_i1096.O0","inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412.data2"],
          ["inner_compute$c7.out","inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412.inst"],
          ["self.clk","inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_6","inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_6_296_297_i2627_i1096.O0","inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412.data2"],
          ["inner_compute$c5.out","inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412.inst"],
          ["self.clk","inner_compute$add_287_310_311_tree$opN_1$_join_i2640_i412.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_8","inner_compute$add_287_310_311_tree$opN_1$_join_i2640_i412.data0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_8_300_301_i2636_i1096.O0","inner_compute$add_287_310_311_tree$opN_1$_join_i2640_i412.data2"],
          ["inner_compute$c1.out","inner_compute$add_287_310_311_tree$opN_1$_join_i2640_i412.inst"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_2_288_289_i2612_i1096.inst","inner_compute$c11.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_8_300_301_i2636_i1096.inst","inner_compute$c2.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_6_296_297_i2627_i1096.inst","inner_compute$c6.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_4_292_293_i2620_i1096.inst","inner_compute$c8.out"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_2_288_289_i2612_i1096.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_1","inner_compute$mul_hw_input_global_wrapper_stencil_2_288_289_i2612_i1096.data0"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_4_292_293_i2620_i1096.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_3","inner_compute$mul_hw_input_global_wrapper_stencil_4_292_293_i2620_i1096.data0"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_6_296_297_i2627_i1096.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_5","inner_compute$mul_hw_input_global_wrapper_stencil_6_296_297_i2627_i1096.data0"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_8_300_301_i2636_i1096.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_7","inner_compute$mul_hw_input_global_wrapper_stencil_8_300_301_i2636_i1096.data0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_0",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0",["Array",16,"BitIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read_0",["Array",16,"BitIn"]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_0",["Array",16,"Bit"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "connections":[
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_0","self.conv_stencil_op_hcompute_hw_output_stencil_read_0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "db_3_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0",["Array",16,"BitIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_0",["Array",16,"Bit"]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["reset","BitIn"]
        ]],
        "instances":{
          "conv_stencil$ub_conv_stencil_BANK_0_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U0","config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11296],"cycle_stride":[1,184],"delay":[0],"dimensionality":2,"extent":[62,62],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[0,0],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"in2agg_0":{"cycle_starting_addr":[11295],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"sram2tb_0":{"cycle_starting_addr":[11299],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[0,0],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"tb2out_0":{"cycle_starting_addr":[22588],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "conv_stencil_clkwrk_dsa0$ub_conv_stencil_clkwrk_dsa0_BANK_0_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U1","config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11],"cycle_stride":[1,184],"delay":[0],"dimensionality":2,"extent":[62,62],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[0,0],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[0,0],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"tb2out_0":{"cycle_starting_addr":[11295],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_input_global_wrapper_stencil$d_reg__U10$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U11$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U12$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U13$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U14$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U15$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U16$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U3$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U4$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U5$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U6$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U7$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U8$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U9$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U2","config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[10922],"cycle_stride":[4,184],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[10918],"cycle_stride":[1,184],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[11107],"cycle_stride":[4,184],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[11292],"cycle_stride":[4,184],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[11110],"cycle_stride":[1,184],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[11294],"cycle_stride":[1,184],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":2,"use_prebuilt_mem":true,"width":16}
          },
          "io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0":{
            "modref":"global.IO",
            "modargs":{"mode":["String","out"]},
            "metadata":{"in2glb_0":{"cycle_starting_addr":[22588],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"write_data_starting_addr":[0],"write_data_stride":[1,62]}}
          },
          "io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0":{
            "modref":"global.IO",
            "modargs":{"mode":["String","in"]},
            "metadata":{"glb2out_0":{"cycle_starting_addr":[10915],"cycle_stride":[1,184],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,64]}}
          },
          "io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"global.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "op_hcompute_conv_stencil$inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0200000000000000800c0"]}
          },
          "op_hcompute_conv_stencil$inner_compute$i2599_i2600_i651":{
            "modref":"global.PE"
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$_join_i2641_i2231":{
            "modref":"global.PE"
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$_join_i2633_i1176":{
            "modref":"global.PE"
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905":{
            "modref":"global.PE"
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412":{
            "modref":"global.PE"
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231":{
            "modref":"global.PE"
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412":{
            "modref":"global.PE"
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412":{
            "modref":"global.PE"
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_1$_join_i2640_i412":{
            "modref":"global.PE"
          },
          "op_hcompute_conv_stencil_1$inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0214e840000151bc800c0"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020001c00084ebf4800b0"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020001c000a4ebf4800b0"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020400a000e1abfc8004c"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020400a001e1abfc8004c"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00604040003161cc80038"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0214e840000151bc800c0"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020001c000c4ebf4800b0"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020400a002a1abfc8004c"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020001c00264ebf4800b0"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020400a00081abfc8004c"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020000c1c430008880030"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_288_289_i2612_i1096":{
            "modref":"global.PE"
          },
          "op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_292_293_i2620_i1096":{
            "modref":"global.PE"
          },
          "op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_296_297_i2627_i1096":{
            "modref":"global.PE"
          },
          "op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_8_300_301_i2636_i1096":{
            "modref":"global.PE"
          },
          "op_hcompute_hw_output_stencil_port_controller_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U17","config":{"stencil_valid":{"cycle_starting_addr":[22588],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":true,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          }
        },
        "connections":[
          ["io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.in","conv_stencil$ub_conv_stencil_BANK_0_garnet.O0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$_join_i2641_i2231.O0","conv_stencil$ub_conv_stencil_BANK_0_garnet.input_width_16_num_2"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905.data2","conv_stencil_clkwrk_dsa0$ub_conv_stencil_clkwrk_dsa0_BANK_0_garnet.O0"],
          ["op_hcompute_conv_stencil$inner_compute$i2599_i2600_i651.O0","conv_stencil_clkwrk_dsa0$ub_conv_stencil_clkwrk_dsa0_BANK_0_garnet.input_width_16_num_2"],
          ["hw_input_global_wrapper_stencil$d_reg__U9$reg0.out","hw_input_global_wrapper_stencil$d_reg__U10$reg0.in"],
          ["hw_input_global_wrapper_stencil$d_reg__U11$reg0.in","hw_input_global_wrapper_stencil$d_reg__U10$reg0.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_8_300_301_i2636_i1096.data0","hw_input_global_wrapper_stencil$d_reg__U10$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U12$reg0.in","hw_input_global_wrapper_stencil$d_reg__U11$reg0.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_1$_join_i2640_i412.data0","hw_input_global_wrapper_stencil$d_reg__U11$reg0.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412.data0","hw_input_global_wrapper_stencil$d_reg__U12$reg0.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet.O0","hw_input_global_wrapper_stencil$d_reg__U13$reg0.in"],
          ["hw_input_global_wrapper_stencil$d_reg__U14$reg0.in","hw_input_global_wrapper_stencil$d_reg__U13$reg0.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412.data0","hw_input_global_wrapper_stencil$d_reg__U13$reg0.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_292_293_i2620_i1096.data0","hw_input_global_wrapper_stencil$d_reg__U14$reg0.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet.O1","hw_input_global_wrapper_stencil$d_reg__U15$reg0.in"],
          ["hw_input_global_wrapper_stencil$d_reg__U16$reg0.in","hw_input_global_wrapper_stencil$d_reg__U15$reg0.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_288_289_i2612_i1096.data0","hw_input_global_wrapper_stencil$d_reg__U15$reg0.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905.data1","hw_input_global_wrapper_stencil$d_reg__U16$reg0.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$d_reg__U3$reg0.in"],
          ["hw_input_global_wrapper_stencil$d_reg__U4$reg0.in","hw_input_global_wrapper_stencil$d_reg__U3$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U5$reg0.in","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U6$reg0.in","hw_input_global_wrapper_stencil$d_reg__U5$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U7$reg0.in","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U8$reg0.in","hw_input_global_wrapper_stencil$d_reg__U7$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U9$reg0.in","hw_input_global_wrapper_stencil$d_reg__U8$reg0.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_296_297_i2627_i1096.data0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet.O0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412.data0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet.O1"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet.input_width_16_num_2"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_0","io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0","io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.in"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.O4","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.in"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.out"],
          ["op_hcompute_conv_stencil$inner_compute$i2599_i2600_i651.inst","op_hcompute_conv_stencil$inner_compute$c0.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_1$_join_i2640_i412.O0","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$_join_i2641_i2231.data0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$_join_i2633_i1176.O0","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$_join_i2641_i2231.data2"],
          ["op_hcompute_conv_stencil_1$inner_compute$c0.out","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$_join_i2641_i2231.inst"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231.O0","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$_join_i2633_i1176.data0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905.O0","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$_join_i2633_i1176.data1"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412.O0","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$_join_i2633_i1176.data2"],
          ["op_hcompute_conv_stencil_1$inner_compute$c3.out","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$_join_i2633_i1176.inst"],
          ["op_hcompute_conv_stencil_1$inner_compute$c9.out","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905.inst"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_288_289_i2612_i1096.O0","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412.data2"],
          ["op_hcompute_conv_stencil_1$inner_compute$c10.out","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412.inst"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412.O0","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231.data0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412.O0","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231.data2"],
          ["op_hcompute_conv_stencil_1$inner_compute$c4.out","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231.inst"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_292_293_i2620_i1096.O0","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412.data2"],
          ["op_hcompute_conv_stencil_1$inner_compute$c7.out","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412.inst"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_296_297_i2627_i1096.O0","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412.data2"],
          ["op_hcompute_conv_stencil_1$inner_compute$c5.out","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412.inst"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_8_300_301_i2636_i1096.O0","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_1$_join_i2640_i412.data2"],
          ["op_hcompute_conv_stencil_1$inner_compute$c1.out","op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_1$_join_i2640_i412.inst"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_288_289_i2612_i1096.inst","op_hcompute_conv_stencil_1$inner_compute$c11.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_8_300_301_i2636_i1096.inst","op_hcompute_conv_stencil_1$inner_compute$c2.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_296_297_i2627_i1096.inst","op_hcompute_conv_stencil_1$inner_compute$c6.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_292_293_i2620_i1096.inst","op_hcompute_conv_stencil_1$inner_compute$c8.out"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0200000000000000800c0"]}
          },
          "i2599_i2600_i651":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["i2599_i2600_i651.inst","c0.out"],
          ["self.clk","i2599_i2600_i651.CLK"],
          ["self.out_conv_stencil","i2599_i2600_i651.O0"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil_0",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_0",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_1",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_2",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_3",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_4",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_5",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_6",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_7",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_8",["Array",16,"BitIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_287_310_311_tree$_join_i2641_i2231":{
            "modref":"global.PE"
          },
          "add_287_310_311_tree$opN_0$_join_i2633_i1176":{
            "modref":"global.PE"
          },
          "add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905":{
            "modref":"global.PE"
          },
          "add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412":{
            "modref":"global.PE"
          },
          "add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231":{
            "modref":"global.PE"
          },
          "add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412":{
            "modref":"global.PE"
          },
          "add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412":{
            "modref":"global.PE"
          },
          "add_287_310_311_tree$opN_1$_join_i2640_i412":{
            "modref":"global.PE"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0214e840000151bc800c0"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020001c00084ebf4800b0"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020001c000a4ebf4800b0"]}
          },
          "c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020400a000e1abfc8004c"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020400a001e1abfc8004c"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00604040003161cc80038"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0214e840000151bc800c0"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020001c000c4ebf4800b0"]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020400a002a1abfc8004c"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020001c00264ebf4800b0"]}
          },
          "c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020400a00081abfc8004c"]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h020000c1c430008880030"]}
          },
          "mul_hw_input_global_wrapper_stencil_2_288_289_i2612_i1096":{
            "modref":"global.PE"
          },
          "mul_hw_input_global_wrapper_stencil_4_292_293_i2620_i1096":{
            "modref":"global.PE"
          },
          "mul_hw_input_global_wrapper_stencil_6_296_297_i2627_i1096":{
            "modref":"global.PE"
          },
          "mul_hw_input_global_wrapper_stencil_8_300_301_i2636_i1096":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["self.clk","add_287_310_311_tree$_join_i2641_i2231.CLK"],
          ["self.out_conv_stencil","add_287_310_311_tree$_join_i2641_i2231.O0"],
          ["add_287_310_311_tree$opN_1$_join_i2640_i412.O0","add_287_310_311_tree$_join_i2641_i2231.data0"],
          ["add_287_310_311_tree$opN_0$_join_i2633_i1176.O0","add_287_310_311_tree$_join_i2641_i2231.data2"],
          ["c0.out","add_287_310_311_tree$_join_i2641_i2231.inst"],
          ["self.clk","add_287_310_311_tree$opN_0$_join_i2633_i1176.CLK"],
          ["add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231.O0","add_287_310_311_tree$opN_0$_join_i2633_i1176.data0"],
          ["add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905.O0","add_287_310_311_tree$opN_0$_join_i2633_i1176.data1"],
          ["add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412.O0","add_287_310_311_tree$opN_0$_join_i2633_i1176.data2"],
          ["c3.out","add_287_310_311_tree$opN_0$_join_i2633_i1176.inst"],
          ["self.clk","add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil_0","add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905.data1"],
          ["self.in0_conv_stencil_0","add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905.data2"],
          ["c9.out","add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2609_i1905.inst"],
          ["self.clk","add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil_2","add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412.data0"],
          ["mul_hw_input_global_wrapper_stencil_2_288_289_i2612_i1096.O0","add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412.data2"],
          ["c10.out","add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2616_i412.inst"],
          ["self.clk","add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231.CLK"],
          ["add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412.O0","add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231.data0"],
          ["add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412.O0","add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231.data2"],
          ["c4.out","add_287_310_311_tree$opN_0$opN_1$_join_i2632_i2231.inst"],
          ["self.clk","add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil_4","add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412.data0"],
          ["mul_hw_input_global_wrapper_stencil_4_292_293_i2620_i1096.O0","add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412.data2"],
          ["c7.out","add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2624_i412.inst"],
          ["self.clk","add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil_6","add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412.data0"],
          ["mul_hw_input_global_wrapper_stencil_6_296_297_i2627_i1096.O0","add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412.data2"],
          ["c5.out","add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2631_i412.inst"],
          ["self.clk","add_287_310_311_tree$opN_1$_join_i2640_i412.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil_8","add_287_310_311_tree$opN_1$_join_i2640_i412.data0"],
          ["mul_hw_input_global_wrapper_stencil_8_300_301_i2636_i1096.O0","add_287_310_311_tree$opN_1$_join_i2640_i412.data2"],
          ["c1.out","add_287_310_311_tree$opN_1$_join_i2640_i412.inst"],
          ["mul_hw_input_global_wrapper_stencil_2_288_289_i2612_i1096.inst","c11.out"],
          ["mul_hw_input_global_wrapper_stencil_8_300_301_i2636_i1096.inst","c2.out"],
          ["mul_hw_input_global_wrapper_stencil_6_296_297_i2627_i1096.inst","c6.out"],
          ["mul_hw_input_global_wrapper_stencil_4_292_293_i2620_i1096.inst","c8.out"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_2_288_289_i2612_i1096.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil_1","mul_hw_input_global_wrapper_stencil_2_288_289_i2612_i1096.data0"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_4_292_293_i2620_i1096.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil_3","mul_hw_input_global_wrapper_stencil_4_292_293_i2620_i1096.data0"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_6_296_297_i2627_i1096.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil_5","mul_hw_input_global_wrapper_stencil_6_296_297_i2627_i1096.data0"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_8_300_301_i2636_i1096.CLK"],
          ["self.in1_hw_input_global_wrapper_stencil_7","mul_hw_input_global_wrapper_stencil_8_300_301_i2636_i1096.data0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_input_stencil_0",["Array",16,"BitIn"]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil_0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["in0_conv_stencil_0",["Array",16,"BitIn"]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil_0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["op_hcompute_conv_stencil_1_read_0",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_1_read_1",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_1_read_2",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_1_read_3",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_1_read_4",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_1_read_5",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_1_read_6",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_1_read_7",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_1_read_8",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_0",["Array",16,"BitIn"]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["reset","BitIn"]
        ]],
        "instances":{
          "d_reg__U10$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U11$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U12$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U13$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U14$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U15$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U16$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U3$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U4$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U5$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U6$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U7$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U8$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U9$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "ub_hw_input_global_wrapper_stencil_bank_2_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U2","config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[10921],"cycle_stride":[4,184],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[10917],"cycle_stride":[1,184],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[11106],"cycle_stride":[4,184],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[11291],"cycle_stride":[4,184],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[11109],"cycle_stride":[1,184],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[11293],"cycle_stride":[1,184],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":2,"use_prebuilt_mem":true,"width":16}
          }
        },
        "connections":[
          ["self.clk","d_reg__U10$reg0.clk"],
          ["d_reg__U9$reg0.out","d_reg__U10$reg0.in"],
          ["d_reg__U11$reg0.in","d_reg__U10$reg0.out"],
          ["self.op_hcompute_conv_stencil_1_read_7","d_reg__U10$reg0.out"],
          ["self.clk","d_reg__U11$reg0.clk"],
          ["d_reg__U12$reg0.in","d_reg__U11$reg0.out"],
          ["self.op_hcompute_conv_stencil_1_read_8","d_reg__U11$reg0.out"],
          ["self.clk","d_reg__U12$reg0.clk"],
          ["self.op_hcompute_conv_stencil_1_read_6","d_reg__U12$reg0.out"],
          ["self.clk","d_reg__U13$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_2_garnet.O0","d_reg__U13$reg0.in"],
          ["d_reg__U14$reg0.in","d_reg__U13$reg0.out"],
          ["self.op_hcompute_conv_stencil_1_read_4","d_reg__U13$reg0.out"],
          ["self.clk","d_reg__U14$reg0.clk"],
          ["self.op_hcompute_conv_stencil_1_read_3","d_reg__U14$reg0.out"],
          ["self.clk","d_reg__U15$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_2_garnet.O1","d_reg__U15$reg0.in"],
          ["d_reg__U16$reg0.in","d_reg__U15$reg0.out"],
          ["self.op_hcompute_conv_stencil_1_read_1","d_reg__U15$reg0.out"],
          ["self.clk","d_reg__U16$reg0.clk"],
          ["self.op_hcompute_conv_stencil_1_read_0","d_reg__U16$reg0.out"],
          ["self.clk","d_reg__U3$reg0.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_0","d_reg__U3$reg0.in"],
          ["d_reg__U4$reg0.in","d_reg__U3$reg0.out"],
          ["self.clk","d_reg__U4$reg0.clk"],
          ["d_reg__U5$reg0.in","d_reg__U4$reg0.out"],
          ["self.clk","d_reg__U5$reg0.clk"],
          ["d_reg__U6$reg0.in","d_reg__U5$reg0.out"],
          ["self.clk","d_reg__U6$reg0.clk"],
          ["d_reg__U7$reg0.in","d_reg__U6$reg0.out"],
          ["self.clk","d_reg__U7$reg0.clk"],
          ["d_reg__U8$reg0.in","d_reg__U7$reg0.out"],
          ["self.clk","d_reg__U8$reg0.clk"],
          ["d_reg__U9$reg0.in","d_reg__U8$reg0.out"],
          ["self.clk","d_reg__U9$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_2_garnet.O1","self.op_hcompute_conv_stencil_1_read_2"],
          ["ub_hw_input_global_wrapper_stencil_bank_2_garnet.O0","self.op_hcompute_conv_stencil_1_read_5"],
          ["ub_hw_input_global_wrapper_stencil_bank_2_garnet.input_width_16_num_2","self.op_hcompute_hw_input_global_wrapper_stencil_write_0"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U23":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U22":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U24":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U19":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U18":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U20":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
