// Seed: 3630786029
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply1 id_4;
  assign module_2.type_11 = 0;
  assign id_4 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.type_7 = 0;
endmodule
module module_2;
  wor id_2, id_3, id_4;
  wor id_5;
  id_6(
      id_5, id_3, 1'b0, id_2, id_2
  );
  wire id_7, id_8;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8
  );
  wire id_9;
endmodule
module module_3 (
    input tri0 id_0,
    input supply0 id_1,
    output uwire id_2,
    input supply1 id_3
    , id_11,
    input tri0 id_4,
    output wor id_5,
    output wor id_6,
    input wire id_7,
    output supply1 id_8,
    input supply0 id_9
);
  assign id_8 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  wire id_12;
  wire id_13, id_14, id_15;
endmodule
