Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov 19 11:08:30 2022
| Host         : fuck running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.951        0.000                      0                   49        0.173        0.000                      0                   49        3.000        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       32.951        0.000                      0                   49        0.173        0.000                      0                   49       19.500        0.000                       0                    30  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.951ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 2.557ns (41.245%)  route 3.643ns (58.755%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.617    -0.923    my_vga/CLK
    SLICE_X10Y121        FDRE                                         r  my_vga/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518    -0.405 f  my_vga/cnt_v_reg[1]/Q
                         net (fo=17, routed)          1.517     1.112    my_vga/cnt_v[1]
    SLICE_X9Y120         LUT2 (Prop_lut2_I1_O)        0.154     1.266 r  my_vga/ascii_addr_reg_i_25/O
                         net (fo=2, routed)           0.538     1.804    my_vga/ascii_addr_reg_i_25_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.327     2.131 r  my_vga/ascii_addr_reg_i_21/O
                         net (fo=1, routed)           0.000     2.131    my_vga/ascii_addr_reg_i_21_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.774 r  my_vga/ascii_addr_reg_i_8/O[3]
                         net (fo=1, routed)           0.612     3.386    my_vga/my_diaplay/ascii_addr1[8]
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.915     4.301 r  my_vga/ascii_addr_reg_i_1/O[3]
                         net (fo=1, routed)           0.976     5.276    my_diaplay/ADDRARDADDR[11]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.535    38.515    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.560    39.074    
                         clock uncertainty           -0.098    38.977    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.228    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                         38.228    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                 32.951    

Slack (MET) :             33.224ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 2.577ns (43.475%)  route 3.351ns (56.525%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.617    -0.923    my_vga/CLK
    SLICE_X10Y121        FDRE                                         r  my_vga/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518    -0.405 f  my_vga/cnt_v_reg[1]/Q
                         net (fo=17, routed)          1.517     1.112    my_vga/cnt_v[1]
    SLICE_X9Y120         LUT2 (Prop_lut2_I1_O)        0.154     1.266 r  my_vga/ascii_addr_reg_i_25/O
                         net (fo=2, routed)           0.538     1.804    my_vga/ascii_addr_reg_i_25_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.327     2.131 r  my_vga/ascii_addr_reg_i_21/O
                         net (fo=1, routed)           0.000     2.131    my_vga/ascii_addr_reg_i_21_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.709 r  my_vga/ascii_addr_reg_i_8/O[2]
                         net (fo=1, routed)           0.457     3.166    my_vga/my_diaplay/ascii_addr1[7]
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.677     3.843 r  my_vga/ascii_addr_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.843    my_vga/ascii_addr_reg_i_2_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.166 r  my_vga/ascii_addr_reg_i_1/O[1]
                         net (fo=1, routed)           0.838     5.005    my_diaplay/ADDRARDADDR[9]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.535    38.515    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.560    39.074    
                         clock uncertainty           -0.098    38.977    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    38.229    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                          -5.005    
  -------------------------------------------------------------------
                         slack                                 33.224    

Slack (MET) :             33.395ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 2.493ns (43.269%)  route 3.269ns (56.731%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.617    -0.923    my_vga/CLK
    SLICE_X10Y121        FDRE                                         r  my_vga/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518    -0.405 f  my_vga/cnt_v_reg[1]/Q
                         net (fo=17, routed)          1.517     1.112    my_vga/cnt_v[1]
    SLICE_X9Y120         LUT2 (Prop_lut2_I1_O)        0.154     1.266 r  my_vga/ascii_addr_reg_i_25/O
                         net (fo=2, routed)           0.538     1.804    my_vga/ascii_addr_reg_i_25_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.327     2.131 r  my_vga/ascii_addr_reg_i_21/O
                         net (fo=1, routed)           0.000     2.131    my_vga/ascii_addr_reg_i_21_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.774 r  my_vga/ascii_addr_reg_i_8/O[3]
                         net (fo=1, routed)           0.612     3.386    my_vga/my_diaplay/ascii_addr1[8]
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.851     4.237 r  my_vga/ascii_addr_reg_i_1/O[2]
                         net (fo=1, routed)           0.602     4.839    my_diaplay/ADDRARDADDR[10]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.535    38.515    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.560    39.074    
                         clock uncertainty           -0.098    38.977    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    38.234    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                         38.234    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                 33.395    

Slack (MET) :             33.589ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 2.473ns (44.370%)  route 3.101ns (55.630%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.617    -0.923    my_vga/CLK
    SLICE_X10Y121        FDRE                                         r  my_vga/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518    -0.405 f  my_vga/cnt_v_reg[1]/Q
                         net (fo=17, routed)          1.517     1.112    my_vga/cnt_v[1]
    SLICE_X9Y120         LUT2 (Prop_lut2_I1_O)        0.154     1.266 r  my_vga/ascii_addr_reg_i_25/O
                         net (fo=2, routed)           0.538     1.804    my_vga/ascii_addr_reg_i_25_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.327     2.131 r  my_vga/ascii_addr_reg_i_21/O
                         net (fo=1, routed)           0.000     2.131    my_vga/ascii_addr_reg_i_21_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.709 r  my_vga/ascii_addr_reg_i_8/O[2]
                         net (fo=1, routed)           0.457     3.166    my_vga/my_diaplay/ascii_addr1[7]
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.677     3.843 r  my_vga/ascii_addr_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.843    my_vga/ascii_addr_reg_i_2_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.062 r  my_vga/ascii_addr_reg_i_1/O[0]
                         net (fo=1, routed)           0.588     4.651    my_diaplay/ADDRARDADDR[8]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.535    38.515    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.560    39.074    
                         clock uncertainty           -0.098    38.977    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    38.240    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                         38.240    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                 33.589    

Slack (MET) :             33.775ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 2.133ns (39.675%)  route 3.243ns (60.325%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.617    -0.923    my_vga/CLK
    SLICE_X10Y121        FDRE                                         r  my_vga/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518    -0.405 f  my_vga/cnt_v_reg[1]/Q
                         net (fo=17, routed)          1.517     1.112    my_vga/cnt_v[1]
    SLICE_X9Y120         LUT2 (Prop_lut2_I1_O)        0.154     1.266 r  my_vga/ascii_addr_reg_i_25/O
                         net (fo=2, routed)           0.538     1.804    my_vga/ascii_addr_reg_i_25_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.327     2.131 r  my_vga/ascii_addr_reg_i_21/O
                         net (fo=1, routed)           0.000     2.131    my_vga/ascii_addr_reg_i_21_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.709 r  my_vga/ascii_addr_reg_i_8/O[2]
                         net (fo=1, routed)           0.457     3.166    my_vga/my_diaplay/ascii_addr1[7]
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.556     3.722 r  my_vga/ascii_addr_reg_i_2/O[3]
                         net (fo=1, routed)           0.731     4.453    my_diaplay/ADDRARDADDR[7]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.535    38.515    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.560    39.074    
                         clock uncertainty           -0.098    38.977    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.228    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                         38.228    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                 33.775    

Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.785ns (34.839%)  route 3.339ns (65.161%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.617    -0.923    my_vga/CLK
    SLICE_X10Y121        FDRE                                         r  my_vga/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518    -0.405 f  my_vga/cnt_v_reg[1]/Q
                         net (fo=17, routed)          1.517     1.112    my_vga/cnt_v[1]
    SLICE_X9Y120         LUT2 (Prop_lut2_I1_O)        0.154     1.266 r  my_vga/ascii_addr_reg_i_25/O
                         net (fo=2, routed)           0.538     1.804    my_vga/ascii_addr_reg_i_25_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I4_O)        0.327     2.131 r  my_vga/ascii_addr_reg_i_21/O
                         net (fo=1, routed)           0.000     2.131    my_vga/ascii_addr_reg_i_21_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.361 r  my_vga/ascii_addr_reg_i_8/O[1]
                         net (fo=2, routed)           0.507     2.868    my_vga/my_diaplay/ascii_addr1[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  my_vga/ascii_addr_reg_i_10/O
                         net (fo=1, routed)           0.000     3.174    my_vga/ascii_addr_reg_i_10_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.424 r  my_vga/ascii_addr_reg_i_2/O[2]
                         net (fo=1, routed)           0.777     4.200    my_diaplay/ADDRARDADDR[6]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.535    38.515    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.560    39.074    
                         clock uncertainty           -0.098    38.977    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.743    38.234    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                         38.234    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.868ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.419ns (33.120%)  route 2.865ns (66.880%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.617    -0.923    my_vga/CLK
    SLICE_X10Y121        FDRE                                         r  my_vga/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  my_vga/cnt_v_reg[1]/Q
                         net (fo=17, routed)          1.130     0.725    my_vga/cnt_v[1]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.124     0.849 r  my_vga/ascii_addr_reg_i_22/O
                         net (fo=1, routed)           0.000     0.849    my_vga/ascii_addr_reg_i_22_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     1.101 r  my_vga/ascii_addr_reg_i_8/O[0]
                         net (fo=2, routed)           1.003     2.104    my_vga/my_diaplay/ascii_addr1[5]
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.295     2.399 r  my_vga/ascii_addr_reg_i_11/O
                         net (fo=1, routed)           0.000     2.399    my_vga/ascii_addr_reg_i_11_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.629 r  my_vga/ascii_addr_reg_i_2/O[1]
                         net (fo=1, routed)           0.732     3.361    my_diaplay/ADDRARDADDR[5]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.535    38.515    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.560    39.074    
                         clock uncertainty           -0.098    38.977    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    38.229    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                 34.868    

Slack (MET) :             36.109ns  (required time - arrival time)
  Source:                 my_vga/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.940ns (26.473%)  route 2.611ns (73.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.616    -0.924    my_vga/CLK
    SLICE_X9Y121         FDRE                                         r  my_vga/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  my_vga/cnt_h_reg[2]/Q
                         net (fo=5, routed)           1.247     0.779    my_vga/Q[2]
    SLICE_X9Y121         LUT5 (Prop_lut5_I3_O)        0.152     0.931 f  my_vga/cnt_h[9]_i_2/O
                         net (fo=6, routed)           0.650     1.581    my_vga/cnt_h[9]_i_2_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.332     1.913 r  my_vga/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.714     2.627    my_vga/cnt_v_1
    SLICE_X11Y121        FDRE                                         r  my_vga/cnt_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.499    38.478    my_vga/CLK
    SLICE_X11Y121        FDRE                                         r  my_vga/cnt_v_reg[0]/C
                         clock pessimism              0.560    39.038    
                         clock uncertainty           -0.098    38.940    
    SLICE_X11Y121        FDRE (Setup_fdre_C_CE)      -0.205    38.735    my_vga/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -2.627    
  -------------------------------------------------------------------
                         slack                                 36.109    

Slack (MET) :             36.109ns  (required time - arrival time)
  Source:                 my_vga/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.940ns (26.473%)  route 2.611ns (73.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.616    -0.924    my_vga/CLK
    SLICE_X9Y121         FDRE                                         r  my_vga/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  my_vga/cnt_h_reg[2]/Q
                         net (fo=5, routed)           1.247     0.779    my_vga/Q[2]
    SLICE_X9Y121         LUT5 (Prop_lut5_I3_O)        0.152     0.931 f  my_vga/cnt_h[9]_i_2/O
                         net (fo=6, routed)           0.650     1.581    my_vga/cnt_h[9]_i_2_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.332     1.913 r  my_vga/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.714     2.627    my_vga/cnt_v_1
    SLICE_X11Y121        FDRE                                         r  my_vga/cnt_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.499    38.478    my_vga/CLK
    SLICE_X11Y121        FDRE                                         r  my_vga/cnt_v_reg[2]/C
                         clock pessimism              0.560    39.038    
                         clock uncertainty           -0.098    38.940    
    SLICE_X11Y121        FDRE (Setup_fdre_C_CE)      -0.205    38.735    my_vga/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -2.627    
  -------------------------------------------------------------------
                         slack                                 36.109    

Slack (MET) :             36.109ns  (required time - arrival time)
  Source:                 my_vga/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.940ns (26.473%)  route 2.611ns (73.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.616    -0.924    my_vga/CLK
    SLICE_X9Y121         FDRE                                         r  my_vga/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  my_vga/cnt_h_reg[2]/Q
                         net (fo=5, routed)           1.247     0.779    my_vga/Q[2]
    SLICE_X9Y121         LUT5 (Prop_lut5_I3_O)        0.152     0.931 f  my_vga/cnt_h[9]_i_2/O
                         net (fo=6, routed)           0.650     1.581    my_vga/cnt_h[9]_i_2_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.332     1.913 r  my_vga/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.714     2.627    my_vga/cnt_v_1
    SLICE_X11Y121        FDRE                                         r  my_vga/cnt_v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.499    38.478    my_vga/CLK
    SLICE_X11Y121        FDRE                                         r  my_vga/cnt_v_reg[3]/C
                         clock pessimism              0.560    39.038    
                         clock uncertainty           -0.098    38.940    
    SLICE_X11Y121        FDRE (Setup_fdre_C_CE)      -0.205    38.735    my_vga/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -2.627    
  -------------------------------------------------------------------
                         slack                                 36.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 my_vga/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.980%)  route 0.228ns (64.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559    -0.605    my_vga/CLK
    SLICE_X9Y121         FDRE                                         r  my_vga/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  my_vga/cnt_h_reg[3]/Q
                         net (fo=4, routed)           0.228    -0.249    my_diaplay/ADDRARDADDR[0]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.867    -0.806    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129    -0.423    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 my_vga/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.205%)  route 0.107ns (33.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559    -0.605    my_vga/CLK
    SLICE_X10Y121        FDRE                                         r  my_vga/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.441 f  my_vga/cnt_v_reg[9]/Q
                         net (fo=7, routed)           0.107    -0.334    my_vga/cnt_v[9]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.045    -0.289 r  my_vga/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    my_vga/cnt_v[0]_i_1_n_0
    SLICE_X11Y121        FDRE                                         r  my_vga/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.828    -0.845    my_vga/CLK
    SLICE_X11Y121        FDRE                                         r  my_vga/cnt_v_reg[0]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X11Y121        FDRE (Hold_fdre_C_D)         0.092    -0.500    my_vga/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 my_vga/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/point_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.075%)  route 0.185ns (49.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559    -0.605    my_vga/CLK
    SLICE_X9Y121         FDRE                                         r  my_vga/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  my_vga/cnt_h_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.279    my_diaplay/Q[1]
    SLICE_X8Y122         LUT1 (Prop_lut1_I0_O)        0.045    -0.234 r  my_diaplay/point_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    my_diaplay/point_addr0[1]
    SLICE_X8Y122         FDRE                                         r  my_diaplay/point_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.827    -0.846    my_diaplay/CLK
    SLICE_X8Y122         FDRE                                         r  my_diaplay/point_addr_reg[1]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X8Y122         FDRE (Hold_fdre_C_D)         0.121    -0.471    my_diaplay/point_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 my_vga/cnt_v_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.939%)  route 0.112ns (33.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.560    -0.604    my_vga/CLK
    SLICE_X9Y120         FDRE                                         r  my_vga/cnt_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  my_vga/cnt_v_reg[7]/Q
                         net (fo=10, routed)          0.112    -0.364    my_vga/cnt_v[7]
    SLICE_X9Y120         LUT6 (Prop_lut6_I4_O)        0.099    -0.265 r  my_vga/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    my_vga/cnt_v[8]_i_1_n_0
    SLICE_X9Y120         FDRE                                         r  my_vga/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.829    -0.844    my_vga/CLK
    SLICE_X9Y120         FDRE                                         r  my_vga/cnt_v_reg[8]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X9Y120         FDRE (Hold_fdre_C_D)         0.092    -0.512    my_vga/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.522%)  route 0.175ns (48.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559    -0.605    my_vga/CLK
    SLICE_X11Y121        FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          0.175    -0.289    my_vga/cnt_v_reg[3]_0[0]
    SLICE_X11Y119        LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  my_vga/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    my_vga/cnt_v[5]_i_1_n_0
    SLICE_X11Y119        FDRE                                         r  my_vga/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.830    -0.843    my_vga/CLK
    SLICE_X11Y119        FDRE                                         r  my_vga/cnt_v_reg[5]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X11Y119        FDRE (Hold_fdre_C_D)         0.091    -0.498    my_vga/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_vga/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.226%)  route 0.187ns (49.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.561    -0.603    my_vga/CLK
    SLICE_X9Y119         FDRE                                         r  my_vga/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  my_vga/cnt_v_reg[4]/Q
                         net (fo=13, routed)          0.187    -0.275    my_vga/cnt_v[4]
    SLICE_X9Y120         LUT5 (Prop_lut5_I1_O)        0.048    -0.227 r  my_vga/cnt_v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    my_vga/cnt_v[7]_i_1_n_0
    SLICE_X9Y120         FDRE                                         r  my_vga/cnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.829    -0.844    my_vga/CLK
    SLICE_X9Y120         FDRE                                         r  my_vga/cnt_v_reg[7]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X9Y120         FDRE (Hold_fdre_C_D)         0.107    -0.483    my_vga/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 my_vga/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.743%)  route 0.153ns (42.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559    -0.605    my_vga/CLK
    SLICE_X10Y121        FDRE                                         r  my_vga/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  my_vga/cnt_v_reg[1]/Q
                         net (fo=17, routed)          0.153    -0.288    my_vga/cnt_v[1]
    SLICE_X11Y121        LUT6 (Prop_lut6_I4_O)        0.045    -0.243 r  my_vga/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    my_vga/cnt_v[3]_i_1_n_0
    SLICE_X11Y121        FDRE                                         r  my_vga/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.828    -0.845    my_vga/CLK
    SLICE_X11Y121        FDRE                                         r  my_vga/cnt_v_reg[3]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X11Y121        FDRE (Hold_fdre_C_D)         0.092    -0.500    my_vga/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 my_vga/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.903%)  route 0.152ns (42.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559    -0.605    my_vga/CLK
    SLICE_X10Y121        FDRE                                         r  my_vga/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  my_vga/cnt_v_reg[1]/Q
                         net (fo=17, routed)          0.152    -0.289    my_vga/cnt_v[1]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.045    -0.244 r  my_vga/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    my_vga/cnt_v[2]_i_1_n_0
    SLICE_X11Y121        FDRE                                         r  my_vga/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.828    -0.845    my_vga/CLK
    SLICE_X11Y121        FDRE                                         r  my_vga/cnt_v_reg[2]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X11Y121        FDRE (Hold_fdre_C_D)         0.091    -0.501    my_vga/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 my_vga/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_h_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.468%)  route 0.169ns (47.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.562    -0.602    my_vga/CLK
    SLICE_X9Y118         FDRE                                         r  my_vga/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  my_vga/cnt_h_reg[9]/Q
                         net (fo=6, routed)           0.169    -0.293    my_vga/cnt_h[9]
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.045    -0.248 r  my_vga/cnt_h[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    my_vga/cnt_h_0[9]
    SLICE_X9Y118         FDRE                                         r  my_vga/cnt_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.831    -0.842    my_vga/CLK
    SLICE_X9Y118         FDRE                                         r  my_vga/cnt_h_reg[9]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X9Y118         FDRE (Hold_fdre_C_D)         0.092    -0.510    my_vga/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 my_vga/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.320%)  route 0.170ns (47.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.562    -0.602    my_vga/CLK
    SLICE_X9Y118         FDRE                                         r  my_vga/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  my_vga/cnt_h_reg[9]/Q
                         net (fo=6, routed)           0.170    -0.292    my_vga/cnt_h[9]
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  my_vga/cnt_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    my_vga/cnt_h_0[8]
    SLICE_X9Y118         FDRE                                         r  my_vga/cnt_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.831    -0.842    my_vga/CLK
    SLICE_X9Y118         FDRE                                         r  my_vga/cnt_h_reg[8]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X9Y118         FDRE (Hold_fdre_C_D)         0.091    -0.511    my_vga/cnt_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { my25m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y24     my_diaplay/ascii_addr_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   my25m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y122    my_diaplay/point_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y122     my_diaplay/point_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y123     my_diaplay/point_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y122     my_diaplay/point_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y122    my_diaplay/point_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y122     my_diaplay/point_addr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y122     my_diaplay/point_addr_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y122    my_diaplay/point_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y122     my_diaplay/point_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y123     my_diaplay/point_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y122     my_diaplay/point_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y122    my_diaplay/point_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y122     my_diaplay/point_addr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y122     my_diaplay/point_addr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y122     my_vga/cnt_h_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y121     my_vga/cnt_h_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y121     my_vga/cnt_h_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y122    my_diaplay/point_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y122     my_diaplay/point_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y123     my_diaplay/point_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y122     my_diaplay/point_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y122    my_diaplay/point_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y122     my_diaplay/point_addr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y122     my_diaplay/point_addr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y122     my_vga/cnt_h_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y121     my_vga/cnt_h_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y121     my_vga/cnt_h_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my25m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   my25m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKFBOUT



