ISim log file
Running: C:\Users\kirti\Documents\verilog\mealy\testmealy_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/kirti/Documents/verilog/mealy/testmealy_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
                   0in=0,clk=0,out=0
                   2in=1,clk=1,out=0
                   4in=0,clk=0,out=0
                   6in=1,clk=1,out=0
                   8in=0,clk=0,out=0
                  10in=0,clk=1,out=0
                  12in=1,clk=0,out=0
                  14in=0,clk=1,out=0
                  16in=1,clk=0,out=0
                  18in=0,clk=1,out=0
                  20in=0,clk=0,out=0
                  22in=0,clk=1,out=0
                  24in=0,clk=0,out=0
                  26in=0,clk=1,out=0
                  28in=0,clk=0,out=0
                  30in=0,clk=1,out=0
                  32in=0,clk=0,out=0
                  34in=0,clk=1,out=0
                  36in=0,clk=0,out=0
                  38in=0,clk=1,out=0
                  40in=0,clk=0,out=0
                  42in=0,clk=1,out=0
                  44in=0,clk=0,out=0
                  46in=0,clk=1,out=0
                  48in=0,clk=0,out=0
                  50in=0,clk=1,out=0
                  52in=0,clk=0,out=0
                  54in=0,clk=1,out=0
                  56in=0,clk=0,out=0
                  58in=0,clk=1,out=0
                  60in=0,clk=0,out=0
                  62in=0,clk=1,out=0
                  64in=0,clk=0,out=0
                  66in=0,clk=1,out=0
Stopped at time : 68 ns :  in File "C:/Users/kirti/Documents/verilog/mealy/mealy.v" Line 116 
