// Seed: 54743375
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    output tri0 id_2,
    output wor  id_3,
    input  tri0 id_4,
    input  tri  id_5
);
  id_7(
      .id_0(id_3),
      .id_1(id_5),
      .id_2(id_4),
      .id_3(id_3),
      .id_4(1 - id_5),
      .id_5(id_8),
      .id_6(id_4),
      .id_7(id_5),
      .id_8(id_0),
      .id_9(""),
      .id_10(1),
      .id_11(1),
      .id_12(id_1),
      .id_13(1),
      .id_14(1'b0),
      .id_15(1),
      .id_16(1),
      .id_17(1'b0)
  );
endmodule
module module_1 (
    input  tri   id_0,
    input  wor   id_1,
    output wand  id_2,
    input  uwire id_3,
    output uwire id_4,
    input  wire  id_5,
    output uwire id_6,
    output wand  id_7
);
  assign id_2 = (1);
  wire id_9;
  assign id_2 = 1 + 1'd0;
  assign id_4 = id_0;
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_6,
      id_5,
      id_5
  );
  assign modCall_1.type_0 = 0;
  wire id_11;
endmodule
