Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Feb 22 12:50:06 2023
| Host         : LAPTOP-HIKTNO12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file voter_timing_summary_routed.rpt -pb voter_timing_summary_routed.pb -rpx voter_timing_summary_routed.rpx -warn_on_violation
| Design       : voter
| Device       : 7a100t-ftg256
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    1          inf        0.000                      0                    1           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 votes[7]
                            (input port)
  Destination:            majority
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.137ns  (logic 3.970ns (43.443%)  route 5.168ns (56.557%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  votes[7] (IN)
                         net (fo=0)                   0.000     0.000    votes[7]
    T7                   IBUF (Prop_ibuf_I_O)         0.874     0.874 f  votes_IBUF[7]_inst/O
                         net (fo=3, routed)           1.117     1.991    votes_IBUF[7]
    SLICE_X0Y60          LUT3 (Prop_lut3_I2_O)        0.097     2.088 r  majority_OBUF_inst_i_25/O
                         net (fo=2, routed)           0.494     2.582    majority_OBUF_inst_i_25_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.097     2.679 r  majority_OBUF_inst_i_38/O
                         net (fo=1, routed)           0.704     3.384    majority_OBUF_inst_i_38_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I0_O)        0.101     3.485 r  majority_OBUF_inst_i_18/O
                         net (fo=2, routed)           1.010     4.494    majority_OBUF_inst_i_18_n_0
    SLICE_X0Y65          LUT5 (Prop_lut5_I3_O)        0.239     4.733 f  majority_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.192     4.926    majority_OBUF_inst_i_7_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I5_O)        0.247     5.173 r  majority_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.650     6.823    majority_OBUF
    P6                   OBUF (Prop_obuf_I_O)         2.315     9.137 r  majority_OBUF_inst/O
                         net (fo=0)                   0.000     9.137    majority
    P6                                                                r  majority (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 votes[14]
                            (input port)
  Destination:            majority
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.840ns  (logic 1.589ns (55.938%)  route 1.251ns (44.062%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 r  votes[14] (IN)
                         net (fo=0)                   0.000     0.000    votes[14]
    R11                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  votes_IBUF[14]_inst/O
                         net (fo=4, routed)           0.325     0.571    votes_IBUF[14]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.045     0.616 r  majority_OBUF_inst_i_13/O
                         net (fo=3, routed)           0.179     0.796    majority_OBUF_inst_i_13_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I2_O)        0.045     0.841 f  majority_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.193     1.033    majority_OBUF_inst_i_3_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I1_O)        0.045     1.078 r  majority_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.554     1.632    majority_OBUF
    P6                   OBUF (Prop_obuf_I_O)         1.207     2.840 r  majority_OBUF_inst/O
                         net (fo=0)                   0.000     2.840    majority
    P6                                                                r  majority (OUT)
  -------------------------------------------------------------------    -------------------





