#pragma once

#include <Arduino.h>
#include <SPI.h>

// From the spec
#define CAN_DOMINANT 0
#define CAN_RECESSIVE 1

// Standard and Extended ID defines
#define CAN_STANDARD_FRAME 0
#define CAN_EXTENDED_FRAME 1

// For an 11 bit standard frame ID within a 16 bit variable, the first 5
// bits [15:11] are ignored
#define CAN_STANDARD_ID_MASK 0x07FF

// For a 29 bit extended frame ID within a 32 bit variable, the first 3
// bits [31:29] are ignored
#define CAN_EXTENDED_ID_MASK 0x1FFFFFFF

typedef struct __attribute__((__packed__)) {
  uint32_t id : 29; // if (ide == CAN_RECESSIVE) { extended ID }
  //   else { standard ID }
  uint8_t valid : 1;     // To avoid passing garbage frames around
  uint8_t rtr : 1;       // Remote Transmission Request Bit (RTR)
  uint8_t extended : 1;  // Identifier Extension Bit (IDE)
  uint32_t fid;          // family ID
  uint8_t priority : 4;  // Priority but only important for TX frames and then
                         // only for special uses.
  uint8_t length : 8;    // Data Length
  uint16_t timeout;      // milliseconds, zero will disable waiting
  uint8_t data[8] = {0}; // Message data
} CAN_Frame;             // suffix of '_t' is reserved by POSIX for future use

// Define the typical bitrate for CAN communication in kbps.
#define CAN_BPS_1M 1000000
#define CAN_BPS_1000K 1000000
#define CAN_BPS_800K 800000
#define CAN_BPS_500K 500000
#define CAN_BPS_250K 250000
#define CAN_BPS_200K 200000
#define CAN_BPS_125K 125000
#define CAN_BPS_100K 100000
#define CAN_BPS_83K 83333 // According to ARINC 825, this is a thing
#define CAN_BPS_80K 80000
#define CAN_BPS_50K 50000
#define CAN_BPS_40K 40000
#define CAN_BPS_33333 33333
#define CAN_BPS_31K25 31250
#define CAN_BPS_25K 25000
#define CAN_BPS_20K 20000
#define CAN_BPS_10K 10000
#define CAN_BPS_5K 5000

// ISO 11783-3:2014
// Section 5.13.3
// Controller response time and timeout defaults
#define CAN_TIMEOUT_TR 200
#define CAN_TIMEOUT_TH 500
#define CAN_TIMEOUT_T1 750
#define CAN_TIMEOUT_T2 1250
#define CAN_TIMEOUT_T3 1250
#define CAN_TIMEOUT_T4 1050

// SPI Interface functions
#define MCP2515_SPI_RESET 0xC0
#define MCP2515_SPI_READ 0x03
#define MCP2515_SPI_WRITE 0x02
#define MCP2515_SPI_READ_STATUS 0xA0
#define MCP2515_SPI_RX_STATUS 0xB0
#define MCP2515_SPI_BIT_MODIFY 0x05

// SPI functions to read CAN RX Buffers
#define MCP2515_READ_RX_BUFFER_0_ID 0x90   // Start at RXB0SIDH 0x61
#define MCP2515_READ_RX_BUFFER_0_DATA 0x92 // Start at RXB0D0   0x66
#define MCP2515_READ_RX_BUFFER_1_ID 0x94   // Start at RXB1SIDH 0x71
#define MCP2515_READ_RX_BUFFER_1_DATA 0x96 // Start at RXB1D0   0x76

// SPI functions to load CAN TX Buffers
#define MCP2515_LOAD_TX_BUFFER_0_ID 0x40   // Start at TXB0SIDH 0x31
#define MCP2515_LOAD_TX_BUFFER_0_DATA 0x41 // Start at TXB0D0   0x36
#define MCP2515_LOAD_TX_BUFFER_1_ID 0x42   // Start at TXB1SIDH 0x41
#define MCP2515_LOAD_TX_BUFFER_1_DATA 0x43 // Start at TXB1D0   0x46
#define MCP2515_LOAD_TX_BUFFER_2_ID 0x44   // Start at TXB2SIDH 0x51
#define MCP2515_LOAD_TX_BUFFER_2_DATA 0x45 // Start at TXB2D0   0x56

// SPI functions RTS (Request to send) messages from CAN TX buffers.
#define MCP2515_RTS_TXB0 0x81 // Request-to-send for TXBO
#define MCP2515_RTS_TXB1 0x82 // Request-to-send for TXB1
#define MCP2515_RTS_TXB2 0x84 // Request-to-send for TXB2
#define MCP2515_RTS_ALL 0X87  //

// FIGURE 12-8: READ STATUS INSTRUCTION
// Results from READ STATUS instruction; pulls results from multiple registers
#define MCP2515_STATUS_CANINTF_TX2IF                                           \
  0x80 // Transmit Buffer 2 Empty Interrupt Flag set
#define MCP2515_STATUS_TXB2CNTRL_TXREQ 0x40 // message in TX buffer 2
#define MCP2515_STATUS_CANINTF_TX1IF                                           \
  0x20 // Transmit Buffer 1 Empty Interrupt Flag set
#define MCP2515_STATUS_TXB1CNTRL_TXREQ 0x10 // message in TX buffer 1
#define MCP2515_STATUS_CANINTF_TX0IF                                           \
  0x08 // Transmit Buffer 0 Empty Interrupt Flag set
#define MCP2515_STATUS_TXB0CNTRL_TXREQ 0x04 // message in TX buffer 0
#define MCP2515_STATUS_CANINTF_TXnIF 0x54 // mask for message in TX buffer bits
#define MCP3151_STATUS_TXBnCNTRL_RXREQ                                         \
  0xA8 // mask for Transmit Buffer Empty Interrupt bits
#define MCP2515_STATUS_CANINTF_RX1IF 0x02 // message in RX buffer 1
#define MCP2515_STATUS_CANINTF_RX0IF 0x01 // message in RX buffer 0
#define MCP2515_STATUS_CANINTF_RXnIF 0x03 // mask for message in RX buffer bits

// MCP2515 CAN CONTROLLER REGISTERS. SEE MCP2515 DATASHEET SECTION 11.0 FOR
// FURTHER EXPLANATION
// http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en010406
#define MCP2515_RXF0 0x00
#define MCP2515_RXF0SIDH 0x00
#define MCP2515_RXF0SIDL 0x01
#define MCP2515_RXF0EID8 0x02
#define MCP2515_RXF0EID0 0x03
#define MCP2515_RXF1 0x04
#define MCP2515_RXF1SIDH 0x04
#define MCP2515_RXF1SIDL 0x05
#define MCP2515_RXF1EID8 0x06
#define MCP2515_RXF1EID0 0x07
#define MCP2515_RXF2 0x08
#define MCP2515_RXF2SIDH 0x08
#define MCP2515_RXF2SIDL 0x09
#define MCP2515_RXF2EID8 0x0A
#define MCP2515_RXF2EID0 0x0B
#define MCP2515_BFPCTRL 0x0C
#define MCP2515_TXRTSCTRL 0x0D
#define MCP2515_CANSTAT 0x0E
#define MCP2515_CANCTRL 0x0F

#define MCP2515_RXF3 0x10
#define MCP2515_RXF3SIDH 0x10
#define MCP2515_RXF3SIDL 0x11
#define MCP2515_RXF3EID8 0x12
#define MCP2515_RXF3EID0 0x13
#define MCP2515_RXF4 0x14
#define MCP2515_RXF4SIDH 0x14
#define MCP2515_RXF4SIDL 0x15
#define MCP2515_RXF4EID8 0x16
#define MCP2515_RXF4EID0 0x17
#define MCP2515_RXF5 0x18
#define MCP2515_RXF5SIDH 0x18
#define MCP2515_RXF5SIDL 0x19
#define MCP2515_RXF5EID8 0x1A
#define MCP2515_RXF5EID0 0x1B
#define MCP2515_TEC 0x1C
#define MCP2515_REC 0x1D

// #define MCP2515_RXM0      0x20
#define MCP2515_RXM0SIDH 0x20
#define MCP2515_RXM0SIDL 0x21
#define MCP2515_RXM0EID8 0x22
#define MCP2515_RXM0EID0 0x23
// #define MCP2515_RXM1      0x24
#define MCP2515_RXM1SIDH 0x24
#define MCP2515_RXM1SIDL 0x25
#define MCP2515_RXM1EID8 0x26
#define MCP2515_RXM1EID0 0x27
#define MCP2515_CNF3 0x28
#define MCP2515_CNF2 0x29
#define MCP2515_CNF1 0x2A
#define MCP2515_CANINTE 0x2B
#define MCP2515_CANINTF 0x2C
#define MCP2515_EFLG 0x2D

#define MCP2515_TXB0CTRL 0x30
#define MCP2515_TXB0SIDH 0x31
#define MCP2515_TXB0SIDL 0x32
#define MCP2515_TXB0EID8 0x33
#define MCP2515_TXB0EID0 0x34
#define MCP2515_TXB0DLC 0x35
#define MCP2515_TXB0D0 0x36
#define MCP2515_TXB0D1 0x37
#define MCP2515_TXB0D2 0x38
#define MCP2515_TXB0D3 0x39
#define MCP2515_TXB0D4 0x3A
#define MCP2515_TXB0D5 0x3B
#define MCP2515_TXB0D6 0x3C
#define MCP2515_TXB0D7 0x3D

#define MCP2515_TXB1CTRL 0x40
#define MCP2515_TXB1SIDH 0x41
#define MCP2515_TXB1SIDL 0x42
#define MCP2515_TXB1EID8 0x43
#define MCP2515_TXB1EID0 0x44
#define MCP2515_TXB1DLC 0x45
#define MCP2515_TXB1D0 0x46
#define MCP2515_TXB1D1 0x47
#define MCP2515_TXB1D2 0x48
#define MCP2515_TXB1D3 0x49
#define MCP2515_TXB1D4 0x4A
#define MCP2515_TXB1D5 0x4B
#define MCP2515_TXB1D6 0x4C
#define MCP2515_TXB1D7 0x4D

#define MCP2515_TXB2CTRL 0x50
#define MCP2515_TXB2SIDH 0x51
#define MCP2515_TXB2SIDL 0x52
#define MCP2515_TXB2EID8 0x53
#define MCP2515_TXB2EID0 0x54
#define MCP2515_TXB2DLC 0x55
#define MCP2515_TXB2D0 0x56
#define MCP2515_TXB2D1 0x57
#define MCP2515_TXB2D2 0x58
#define MCP2515_TXB2D3 0x59
#define MCP2515_TXB2D4 0x5A
#define MCP2515_TXB2D5 0x5B
#define MCP2515_TXB2D6 0x5C
#define MCP2515_TXB2D7 0x5D

#define MCP2515_RXB0CTRL 0x60
#define MCP2515_RXB0SIDH 0x61
#define MCP2515_RXB0SIDL 0x62
#define MCP2515_RXB0EID8 0x63
#define MCP2515_RXB0EID0 0x64
#define MCP2515_RXB0DLC 0x65
#define MCP2515_RXB0D0 0x66
#define MCP2515_RXB0D1 0x67
#define MCP2515_RXB0D2 0x68
#define MCP2515_RXB0D3 0x69
#define MCP2515_RXB0D4 0x6A
#define MCP2515_RXB0D5 0x6B
#define MCP2515_RXB0D6 0x6C
#define MCP2515_RXB0D7 0x6D

#define MCP2515_RXB1CTRL 0x70
#define MCP2515_RXB1SIDH 0x71
#define MCP2515_RXB1SIDL 0x72
#define MCP2515_RXB1EID8 0x73
#define MCP2515_RXB1EID0 0x74
#define MCP2515_RXB1DLC 0x75
#define MCP2515_RXB1D0 0x76
#define MCP2515_RXB1D1 0x77
#define MCP2515_RXB1D2 0x78
#define MCP2515_RXB1D3 0x79
#define MCP2515_RXB1D4 0x7A
#define MCP2515_RXB1D5 0x7B
#define MCP2515_RXB1D6 0x7C
#define MCP2515_RXB1D7 0x7D

// MESSAGE TRANSMISSION REGISTER BIT DEFINITIONS.
// MESSAGE RECEPTION REGISTER BIT DEFINITIONS.

// BFPCTRL RXnBF PIN CONTROL AND STATUS (ADDRESS: 0Ch)
#define MCP2515_B1BFS 5
#define MCP2515_B0BFS 4
#define MCP2515_B1BFE 3
#define MCP2515_B0BFE 2
#define MCP2515_B1BFM 1
#define MCP2515_B0BFM 0

// TXRTSCTRL TXnRTS PIN CONTROL AND STATUS REGISTER (ADDRESS: 0Dh)
#define MCP2515_B2RTS 5
#define MCP2515_B1RTS 4
#define MCP2515_B0RTS 3
#define MCP2515_B2RTSM 2
#define MCP2515_B1RTSM 1
#define MCP2515_B0RTSM 0
#define MCP2515_BnRTSM 0x07 // mask for

// TXBnCTRL TRANSMIT BUFFER n CONTROL REGISTER (ADDRESS: 30h, 40h, 50h)
#define MCP2515_ABTF 6
#define MCP2515_MLOA 5
#define MCP2515_TXERR 4
#define MCP2515_TXREQ 3
#define MCP2515_TXP1 1
#define MCP2515_TXP0 0

// RXB0CTRL RECEIVE BUFFER 0 CONTROL (ADDRESS: 60h)
#define MCP2515_RXM1 6
#define MCP2515_RXM0 5
#define MCP2515_RXMn 0x60 // mask for Receive Buffer Operating mode bits
#define MCP2515_RXRTR 3
#define MCP2515_BUKT 2
#define MCP2515_BUKT1 1
#define MCP2515_FILHIT0 0

// RXB1CTRL RECEIVE BUFFER 1 CONTROL (ADDRESS: 70h). SAME AS RXB0CTRL BUT WITH
// THE FOLLOWING CHANGES
#define MCP2515_FILHIT2 2
#define MCP2515_FILHIT1 1

// TXBnSIDH TRANSMIT BUFFER n STANDARD IDENTIFIER HIGH (ADDRESS: 31h, 41h, 51h)
// RXBnSIDH RECEIVE BUFFER n STANDARD IDENTIFIER HIGH (ADDRESS: 61h, 71h)
#define MCP2515_SID10 7
#define MCP2515_SID9 6
#define MCP2515_SID8 5
#define MCP2515_SID7 4
#define MCP2515_SID6 3
#define MCP2515_SID5 2
#define MCP2515_SID4 1
#define MCP2515_SID3 0

// TXBnSIDL TRANSMIT BUFFER n STANDARD IDENTIFIER LOW (ADDRESS: 32h, 42h, 52h)
// RXBnSIDL RECEIVE BUFFER n STANDARD IDENTIFIER LOW (ADDRESS: 62h, 72h)
#define MCP2515_SID2 7
#define MCP2515_SID1 6
#define MCP2515_SID0 5
#define MCP2515_SIDL_SID 0xE0
#define MCP2515_SRR 4   // only defined for receive buffers
#define MCP2515_EXIDE 3 // description for transmit buffers
#define MCP2515_IDE 3   // description for receive buffers
#define MCP2515_EID17 1
#define MCP2515_EID16 0
#define MCP2515_SIDL_EID 0x03

// TXBnEID8 TRANSMIT BUFFER n EXTENDED IDENTIFIER HIGH (ADDRESS: 33h, 43h, 53h)
// RXBnEID8 RECEIVE BUFFER n EXTENDED IDENTIFIER HIGH (ADDRESS: 63h, 73h)
#define MCP2515_EID15 7
#define MCP2515_EID14 6
#define MCP2515_EID13 5
#define MCP2515_EID12 4
#define MCP2515_EID11 3
#define MCP2515_EID10 2
#define MCP2515_EID9 1
#define MCP2515_EID8 0

// TXBnEID0 TRANSMIT BUFFER n EXTENDED IDENTIFIER LOW (ADDRESS: 34h, 44h, 54h)
// RXBnEID0 RECEIVE BUFFER n EXTENDED IDENTIFIER LOW (ADDRESS: 64h, 74h)
#define MCP2515_EID7 7
#define MCP2515_EID6 6
#define MCP2515_EID5 5
#define MCP2515_EID4 4
#define MCP2515_EID3 3
#define MCP2515_EID2 2
#define MCP2515_EID1 1
#define MCP2515_EID0 0

// TXBnDLC - TRANSMIT BUFFER n DATA LENGTH CODE (ADDRESS: 35h, 45h, 55h)
// RXBnDLC RECEIVE BUFFER n DATA LENGTH CODE (ADDRESS: 65h, 75h)
#define MCP2515_RTR 6
#define MCP2515_RB1 5
#define MCP2515_RB0 4
#define MCP2515_DLC3 3
#define MCP2515_DLC2 2
#define MCP2515_DLC1 1
#define MCP2515_DLC0 0
#define MCP2515_DLC 0xFF

// CONFIGURATION REGISTER BIT DEFINITIONS.

// CNF1 CONFIGURATION 1 (ADDRESS: 2Ah)
#define MCP2515_SJW1 7
#define MCP2515_SJW0 6
#define MCP2515_BRP5 5
#define MCP2515_BRP4 4
#define MCP2515_BRP3 3
#define MCP2515_BRP2 2
#define MCP2515_BRP1 1
#define MCP2515_BRP0 0

// CNF2 CONFIGURATION 2 (ADDRESS: 29h)
#define MCP2515_BTLMODE 7
#define MCP2515_SAM 6
#define MCP2515_PHSEG12 5
#define MCP2515_PHSEG11 4
#define MCP2515_PHSEG10 3
#define MCP2515_PRSEG2 2
#define MCP2515_PRSEG1 1
#define MCP2515_PRSEG0 0

// CNF3 - CONFIGURATION 1 (ADDRESS: 28h)
#define MCP2515_SOF 7
#define MCP2515_WAKFIL 6
#define MCP2515_PHSEG22 2
#define MCP2515_PHSEG21 1
#define MCP2515_PHSEG20 0

// CANCTRL CAN CONTROL REGISTER (ADDRESS: 0Fh)
#define MCP2515_REQOP2 7
#define MCP2515_REQOP1 6
#define MCP2515_REQOP0 5
#define MCP2515_REQOPn 0xE0 // mask for Request Operation mode bits
#define MCP2515_ABAT 4
#define MCP2515_OSM 3
#define MCP2515_CLKEN 2
#define MCP2515_CLKPRE1 1
#define MCP2515_CLKPRE0 0

// CANSTAT CAN STATUS REGISTER (ADDRESS: 0Eh)
#define MCP2515_OPMOD2 7
#define MCP2515_OPMOD1 6
#define MCP2515_OPMOD0 5
#define MCP2515_ICOD2 3
#define MCP2515_ICOD1 2
#define MCP2515_ICOD0 1

// EFLG ERROR FLAG (ADDRESS: 2Dh)
#define MCP2515_RX1OVR 7
#define MCP2515_RX0OVR 6
#define MCP2515_TXB0 5
#define MCP2515_TXEP 4
#define MCP2515_RXEP 3
#define MCP2515_TXWAR 2
#define MCP2515_RXWAR 1
#define MCP2515_EWARN 0

// CANINTE INTERRUPT ENABLE (ADDRESS: 2Bh)
#define MCP2515_MERRE 7
#define MCP2515_WAKIE 6
#define MCP2515_ERRIE 5
#define MCP2515_TX2IE 4
#define MCP2515_TX1IE 3
#define MCP2515_TX0IE 2
#define MCP2515_TXnIE                                                          \
  0x1C // mask for Transmit Buffer Empty Interrupt Enable bits
#define MCP2515_RX1IE 1
#define MCP2515_RX0IE 0

// CANINTF INTERRUPT FLAG (ADDRESS: 2Ch)
#define MCP2515_MERRF 7
#define MCP2515_WAKIF 6
#define MCP2515_ERRIF 5
#define MCP2515_TX2IF 4
#define MCP2515_TX1IF 3
#define MCP2515_TX0IF 2
#define MCP2515_RX1IF 1
#define MCP2515_RX0IF 0

// MCP2515 MODES
#define MCP2515_MODE_NORMAL 0x00
#define MCP2515_MODE_SLEEP 0x20
#define MCP2515_MODE_LOOPBACK 0x40
#define MCP2515_MODE_LISTEN 0x60
#define MCP2515_MODE_CONFIG 0x80

typedef struct __attribute__((__packed__)) {
  uint32_t id : 29; // if (ide == CAN_RECESSIVE) { extended ID }
  //   else { standard ID }
  uint8_t rtr : 1;      // Remote Transmission Request Bit (RTR)
  uint8_t extended : 1; // Identifier Extension Bit (IDE)
  uint8_t data[2];      // Filter / Mask for message data
} CAN_Filter;           // suffix of '_t' is reserved by POSIX for future use

class CANClass // Can't inherit from Stream
{
public:
  virtual void begin(uint32_t bitrate);
  virtual void end();
  virtual uint8_t available();
  virtual CAN_Frame read();
  virtual void flush();
  virtual uint8_t write(const CAN_Frame &);

  // CAN_Frame& operator=(const CAN_Frame&);
};

// MCP class
class CAN_MCP2515 : public CANClass {
public:
  // Use pin 10 for SPI CS. Allows multiple CAN channels.
  CAN_MCP2515();
  // SPI CS is selectable through sketch. Allows multiple CAN channels.
  CAN_MCP2515(uint8_t CS_Pin);

  // Initializes CAN communications into Normal mode. Note it also starts SPI
  // communications
  inline void begin(uint32_t bitrate) { begin(bitrate, MCP2515_MODE_NORMAL); };
  // Initializes CAN communications. Note it also starts SPI communications
  void begin(uint32_t bitrate, uint8_t mode);

  void end();
  // check if message has been received on any of the buffers
  uint8_t available();
  // Receive and display CAN message and allows use of the message structure for
  // easier message handling
  CAN_Frame read();
  // Receive and display any message (J1939, CANopen, CAN)
  void read(uint32_t *ID, uint8_t *length_out, uint8_t *data_out);

  void flush();

  uint8_t write(const CAN_Frame &);
  // Load and send message. No RTS needed.
  uint8_t write(uint32_t ID, uint8_t frameType, uint8_t length, uint8_t *data);

private:
  uint8_t CS; // SPI CS is selectable through sketch
  void _init();

  void reset();      // CAN software reset. Also puts MCP2515 into config mode
  uint8_t getMode(); // reads CAN mode
  uint32_t getBitrate(); // reads CANspeed

  void clearRxBuffers(); // clears all receive buffers
  void clearTxBuffers(); // clears all receive buffers
  void clearFilters();   // clears all filters and masks

  // Make setting bitrate and mode only part of the constructor
  void setBitrate(uint32_t bitrate); // sets up CAN bit rate
  void setBitrate16MHz(uint32_t bitrate);
  void setMode(uint8_t mode); // puts CAN controller in one of five modes

  void writeAddress(uint8_t address,
                    uint8_t value);     // writes MCP2515 register addresses
  uint8_t readAddress(uint8_t address); // reads MCP2515 registers
  void modifyAddress(uint8_t address, uint8_t mask,
                     uint8_t value); // MCP2515 SPI bit modification commands

  uint8_t
  readStatus(); // reads several status bits for transmit and receive functions.
  uint8_t readRXStatus(); // reads receive functions and filter hits

  // OTHER USEFUL FUNCTIONS

  void enableRTSPins(); // Enable hardware request to send (RTS) pins if they
                        // are available. It allows messages to be send by
                        // driving MCP2515 RTS pins low.
  void setInterrupts(uint8_t mask,
                     uint8_t writeVal); // Enable/disable interrupts
  void setMask(uint8_t mask, uint8_t b0, uint8_t b1, uint8_t b2,
               uint8_t b3); // Set Masks for filters
  void setFilter(uint8_t filter, uint8_t b0, uint8_t b1, uint8_t b2,
                 uint8_t b3); // Set Receive filters
};

extern CAN_MCP2515 CAN;
