<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMCCNTR_EL0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">PMCCNTR_EL0, Performance Monitors Cycle Counter</h1><p>The PMCCNTR_EL0 characteristics are:</p><h2>Purpose</h2>
          <p>Holds the value of the processor Cycle Counter, CCNT, that counts processor clock cycles. See <span class="xref">'Time as measured by the Performance Monitors cycle counter' in the ARMv8 ARM, section D5</span> for more information.</p>
        
          <p><a href="ext-pmccfiltr_el0.html">PMCCFILTR_EL0</a> determines the modes and states in which the PMCCNTR_EL0 can increment.</p>
        <p>This 
        register
       is part of the Performance Monitors registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Off</th><th>DLK</th><th>OSLK</th><th>EPMAD</th><th>SLK</th><th>Default</th></tr><tr><td>Error</td><td>Error</td><td>Error</td><td>Error</td><td>RO</td><td>RW</td></tr></table><h2>Configuration</h2><p>External register PMCCNTR_EL0
                is architecturally mapped to
              AArch64 System register <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a>.
          </p><p>External register PMCCNTR_EL0
                is architecturally mapped to
              AArch32 System register <a href="AArch32-pmccntr.html">PMCCNTR</a>.
          </p><p>PMCCNTR_EL0 is in the Core power domain.
      RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.</p><h2>Attributes</h2>
          <p>PMCCNTR_EL0 is a 64-bit register.</p>
        <h2>Field descriptions</h2><p>The PMCCNTR_EL0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#CCNT">CCNT</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#CCNT">CCNT</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="CCNT">CCNT, bits [63:0]
                  </h4>
              <p>Cycle count. Depending on the values of <a href="ext-pmcr_el0.html">PMCR_EL0</a>.{LC,D}, the cycle count increments in one of the following ways:</p>
            
              <ul>
                <li>
                  Every processor clock cycle.
                </li>
                <li>
                  Every 64th processor clock cycle.
                </li>
              </ul>
            
              <p>Writing 1 to <a href="ext-pmcr_el0.html">PMCR_EL0</a>.C sets this field to 0.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Accessing the PMCCNTR_EL0</h2><p>PMCCNTR_EL0[31:0]
       can be accessed through the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>PMU</td><td>
          <span class="hexnumber">0x0F8</span>
        </td></tr></table><p>PMCCNTR_EL0[63:32]
       can be accessed through the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>PMU</td><td>
          <span class="hexnumber">0x0FC</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
