<div id="pff8" class="pf w0 h0" data-page-no="f8"><div class="pc pcf8 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgf8.png"/><div class="t m0 x9 hd y150 ff1 fs7 fc0 sc0 ls0 ws0">15.2<span class="_ _b"> </span>LLWU signal descriptions</div><div class="t m0 x9 hf y151 ff3 fs5 fc0 sc0 ls0 ws0">The signal properties of LLWU are shown in the following table. The external wakeup</div><div class="t m0 x9 hf y152 ff3 fs5 fc0 sc0 ls0 ws0">input pins can be enabled to detect either rising-edge, falling-edge, or on any change.</div><div class="t m0 x13f h9 y153 ff1 fs2 fc0 sc0 ls0 ws0">Table 15-1.<span class="_ _1a"> </span>LLWU signal descriptions</div><div class="t m0 x2 h10 y154 ff1 fs4 fc0 sc0 ls0 ws2a8">Signal Description<span class="_ _19e"> </span>I/O</div><div class="t m0 x1 h7 y155 ff2 fs4 fc0 sc0 ls0 ws0">LLWU_Pn<span class="_ _41"> </span>Wakeup inputs (n = 0-15)<span class="_ _19f"> </span>I</div><div class="t m0 x9 hd y15f7 ff1 fs7 fc0 sc0 ls0 ws0">15.3<span class="_ _b"> </span>Memory map/register definition</div><div class="t m0 x9 hf y15f8 ff3 fs5 fc0 sc0 ls0 ws0">The LLWU includes the following registers:</div><div class="t m0 x33 hf y15f9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Five 8-bit wakeup source enable registers</div><div class="t m0 x2 hf y15fa ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Enable external pin input sources</div><div class="t m0 x2 hf y15fb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Enable internal peripheral sources</div><div class="t m0 x33 hf y15fc ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Three 8-bit wakeup flag registers</div><div class="t m0 x2 hf y15fd ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Indication of wakeup source that caused exit from a low-leakage power mode</div><div class="t m0 x3d hf y15fe ff3 fs5 fc0 sc0 ls0 ws0">includes external pin or internal module interrupt</div><div class="t m0 x33 hf y15ff ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Two 8-bit wakeup pin filter enable registers</div><div class="t m0 x10e h8 y1600 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y1601 ff3 fs5 fc0 sc0 ls0 ws0">The LLWU registers can be written only in supervisor mode.</div><div class="t m0 x3e hf y1602 ff3 fs5 fc0 sc0 ls0 ws0">Write accesses in user mode are blocked and will result in a bus</div><div class="t m0 x3e hf y1603 ff3 fs5 fc0 sc0 ls0">error.</div><div class="t m0 x3e hf y1604 ff3 fs5 fc0 sc0 ls0 ws0">All LLWU registers are reset by Chip Reset not VLLS and by</div><div class="t m0 x3e hf y1605 ff3 fs5 fc0 sc0 ls0 ws0">reset types that trigger Chip Reset not VLLS. Each register&apos;s</div><div class="t m0 x3e hf y1606 ff3 fs5 fc0 sc0 ls0 ws0">displayed reset value represents this subset of reset types.</div><div class="t m0 x3e hf y1607 ff3 fs5 fc0 sc0 ls0 ws0">LLWU registers are unaffected by reset types that do not trigger</div><div class="t m0 x3e hf y1608 ff3 fs5 fc0 sc0 ls0 ws0">Chip Reset not VLLS. For more information about the types of</div><div class="t m0 x3e hf y1609 ff3 fs5 fc0 sc0 ls0 ws0">reset on this chip, refer to the <span class="fc1 ws1a6">Introduction</span> details.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">LLWU signal descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">248<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf109" data-dest-detail='[265,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:293.188000px;bottom:148.100000px;width:69.216000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
