$date
	Thu Feb 29 15:17:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 3 ! out [2:0] $end
$var wire 1 " check $end
$var reg 1 # clk $end
$var reg 8 $ in [7:0] $end
$scope module dec $end
$var wire 8 % in [7:0] $end
$var wire 3 & out [2:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$scope begin genblk1[4] $end
$upscope $end
$scope begin genblk1[5] $end
$upscope $end
$scope begin genblk1[6] $end
$upscope $end
$scope begin genblk1[7] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 &
b101 %
b101 $
0#
0"
b10 !
$end
#50
b101 !
b101 &
b100100 $
b100100 %
1#
#100
0#
#150
b111 !
b111 &
b10000001 $
b10000001 %
1#
#200
0#
#250
b11 !
b11 &
b1001 $
b1001 %
1#
#300
0#
#350
b110 !
b110 &
b1100011 $
b1100011 %
1#
#400
0#
#450
1#
