/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] _00_;
  wire [14:0] _01_;
  wire [2:0] _02_;
  reg [5:0] _03_;
  reg [25:0] _04_;
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_26z;
  wire [17:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [16:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~in_data[9];
  assign celloutsig_0_4z = celloutsig_0_0z[11] | ~(celloutsig_0_1z);
  assign celloutsig_0_5z = celloutsig_0_0z[0] | ~(celloutsig_0_2z[2]);
  assign celloutsig_0_10z = celloutsig_0_4z | ~(celloutsig_0_5z);
  assign celloutsig_0_14z = celloutsig_0_2z[1] | ~(in_data[73]);
  assign celloutsig_0_0z = in_data[70:57] + in_data[72:59];
  assign celloutsig_1_15z = { celloutsig_1_11z[6:0], celloutsig_1_1z } + { _00_[15:14], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_3z[10:1], celloutsig_0_7z } + { celloutsig_0_3z[11:2], celloutsig_0_10z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_1_1z[7:3], celloutsig_1_3z };
  reg [3:0] _14_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 4'h0;
    else _14_ <= in_data[35:32];
  assign { _01_[14:13], _01_[9:8] } = _14_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _04_ <= 26'h0000000;
    else _04_ <= { celloutsig_0_11z[7:2], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z, _01_[14:13], _01_[9:8], _01_[14:13], _01_[9:8] };
  reg [2:0] _16_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _16_ <= 3'h0;
    else _16_ <= in_data[183:181];
  assign { _00_[15:14], _02_[0] } = _16_;
  assign celloutsig_1_8z = { celloutsig_1_1z[8:4], _00_[15:14], _02_[0] } > { _03_[4:0], _00_[15:14], _02_[0] };
  assign celloutsig_1_19z = celloutsig_1_18z < { celloutsig_1_15z[8:0], celloutsig_1_9z, celloutsig_1_14z };
  assign celloutsig_0_1z = in_data[45:42] < in_data[19:16];
  assign celloutsig_0_3z = celloutsig_0_0z[11:0] % { 1'h1, celloutsig_0_0z[11:6], celloutsig_0_2z };
  assign celloutsig_0_27z = in_data[21:4] % { 1'h1, celloutsig_0_26z[5:0], celloutsig_0_11z };
  assign celloutsig_1_11z = { celloutsig_1_4z[6:1], celloutsig_1_2z, celloutsig_1_8z, _00_[15:14], _02_[0], celloutsig_1_8z, celloutsig_1_2z, _00_[15:14], _02_[0], celloutsig_1_5z } * { in_data[115:100], celloutsig_1_5z };
  assign celloutsig_0_26z = celloutsig_0_0z[12:4] * celloutsig_0_18z;
  assign celloutsig_1_4z = - celloutsig_1_1z[7:1];
  assign celloutsig_1_18z = - celloutsig_1_11z[15:5];
  assign celloutsig_0_12z = - { _01_[14:13], _01_[9:8], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_1_5z = & in_data[109:105];
  assign celloutsig_1_2z = | in_data[143:140];
  assign celloutsig_1_7z = | celloutsig_1_1z[6:3];
  assign celloutsig_0_7z = | { in_data[46:43], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_8z = | { celloutsig_0_3z[6:5], _01_[14:13], _01_[9:8], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_5z, _01_[14:13], _01_[9:8], celloutsig_0_1z } <<< { in_data[6:4], celloutsig_0_8z, celloutsig_0_15z, _01_[14:13], _01_[9:8] };
  assign celloutsig_0_2z = { celloutsig_0_0z[2:0], celloutsig_0_1z, celloutsig_0_1z } <<< celloutsig_0_0z[11:7];
  assign celloutsig_1_1z = in_data[149:141] ^ in_data[190:182];
  assign celloutsig_1_3z = ~((_00_[15] & _00_[15]) | in_data[124]);
  assign celloutsig_1_9z = ~((_00_[15] & celloutsig_1_2z) | _03_[2]);
  assign celloutsig_1_14z = ~((celloutsig_1_7z & celloutsig_1_7z) | celloutsig_1_8z);
  assign celloutsig_0_28z = ~((celloutsig_0_10z & _04_[2]) | (_01_[13] & celloutsig_0_12z[3]));
  assign _00_[13:0] = { celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z };
  assign { _01_[12:10], _01_[7:1] } = { celloutsig_0_7z, _01_[14:13], celloutsig_0_12z, celloutsig_0_8z };
  assign _02_[2:1] = _00_[15:14];
  assign { out_data[138:128], out_data[96], out_data[49:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
