// Seed: 191657712
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_5 = id_5;
  module_2(
      id_4, id_4, id_5, id_5, id_4, id_2
  );
  wire id_6;
  always $display(id_5, 1);
  wire id_7;
endmodule
module module_1 #(
    parameter id_5 = 32'd62
);
  wire id_2;
  wire id_3, id_4;
  defparam id_5 = 1; module_0(
      id_4, id_4, id_2, id_4
  );
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  assign id_2 = id_7;
  assign id_6 = id_8 - !1;
endmodule
