// SPDX-License-Identifier: GPL-2.0
/*
 * dts file for Xilinx ZynqMP VN-P-B2197-00 (Tenzing2)
 *
 * Copyright (C) 2022, Advanced Micro Devices, Inc.
 *
 * Michal Simek <michal.simek@amd.com>
 */

#include <dt-bindings/gpio/gpio.h>

/dts-v1/;
/plugin/;

&{/} {
	#address-cells = <2>;
	#size-cells = <2>;

	compatible = "xlnx,zynqmp-sc-vn-p-b2197-revA",
		     "xlnx,zynqmp-sc-vn-p-b2197", "xlnx,zynqmp";

	aliases {
		nvmem1 = &x_prc_eeprom;
	};

	sys_clk_0 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&qsfp56g_0_clk 0>;
	};
	sys_clk_1 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&qsfp56g_1_clk 0>;
	};
	sys_clk_2 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&lpddr5_c0_clk 0>;
	};
	sys_clk_3 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&lpddr5_c2_clk 0>;
	};
	sys_clk_4 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&ddr5_udimm_clk 0>;
	};
	sys_clk_5 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&ps_refclk 0>;
	};
	sys_clk_6 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&ddr4_clk 0>;
	};

	ina226-u1700 {
		compatible = "iio-hwmon";
		io-channels = <&vcc_ram_ina 0>, <&vcc_ram_ina 1>, <&vcc_ram_ina 2>;
	};
	ina226-u1732 {
		compatible = "iio-hwmon";
		io-channels = <&vcc_lpd_ina 0>, <&vcc_lpd_ina 1>, <&vcc_lpd_ina 2>;
	};
	ina226-u1733 {
		compatible = "iio-hwmon";
		io-channels = <&vccaux_ina 0>, <&vccaux_ina 1>, <&vccaux_ina 2>;
	};
	ina226-u1736 {
		compatible = "iio-hwmon";
		io-channels = <&vccaux_lpd_ina 0>, <&vccaux_lpd_ina 1>, <&vccaux_lpd_ina 2>;
	};
	ina226-u1737 {
		compatible = "iio-hwmon";
		io-channels = <&vcco_500_ina 0>, <&vcco_500_ina 1>, <&vcco_500_ina 2>;
	};
	ina226-u1739 {
		compatible = "iio-hwmon";
		io-channels = <&vcco_501_ina 0>, <&vcco_501_ina 1>, <&vcco_501_ina 2>;
	};
	ina226-u1741 {
		compatible = "iio-hwmon";
		io-channels = <&vcco_502_ina 0>, <&vcco_502_ina 1>, <&vcco_502_ina 2>;
	};
	ina226-u1743 {
		compatible = "iio-hwmon";
		io-channels = <&vcco_503_ina 0>, <&vcco_503_ina 1>, <&vcco_503_ina 2>;
	};
	ina226-u1745 {
		compatible = "iio-hwmon";
		io-channels = <&vcco_700_ina 0>, <&vcco_700_ina 1>, <&vcco_700_ina 2>;
	};
	ina226-u1747 {
		compatible = "iio-hwmon";
		io-channels = <&vcco_706_ina 0>, <&vcco_706_ina 1>, <&vcco_706_ina 2>;
	};
	ina226-u1750 {
		compatible = "iio-hwmon";
		io-channels = <&gtyp_avcc_ina 0>, <&gtyp_avcc_ina 1>, <&gtyp_avcc_ina 2>;
	};
	ina226-u1752 {
		compatible = "iio-hwmon";
		io-channels = <&gtyp_avtt_ina 0>, <&gtyp_avtt_ina 1>, <&gtyp_avtt_ina 2>;
	};
	ina226-u1754 {
		compatible = "iio-hwmon";
		io-channels = <&gtyp_avccaux_ina 0>, <&gtyp_avccaux_ina 1>, <&gtyp_avccaux_ina 2>;
	};
	ina226-u1756 {
		compatible = "iio-hwmon";
		io-channels = <&gtm_avcc_ina 0>, <&gtm_avcc_ina 1>, <&gtm_avcc_ina 2>;
	};
	ina226-u1758 {
		compatible = "iio-hwmon";
		io-channels = <&gtm_avtt_ina 0>, <&gtm_avtt_ina 1>, <&gtm_avtt_ina 2>;
	};
	ina226-u1760 {
		compatible = "iio-hwmon";
		io-channels = <&gtm_avccaux_ina 0>, <&gtm_avccaux_ina 1>, <&gtm_avccaux_ina 2>;
	};

	/* FIXME regulators can be used for _EN signal description but likely not needed */
	/* regulators: regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		gpio-regulator {
			compatible = "regulator-fixed";
			regulator-name = "util_2v5";
			enable-gpios = <&axi_gpio0 23 0x4>;
			startup-delay-us = <100000>;
			enable-active-high;
		};
	};*/

	amba_pl: axi {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		axi_gpio_0: gpio@80020000 { /* DUT */
			compatible = "xlnx,xps-gpio-1.00.a";
			reg = <0 0x80020000 0 0x10000>;
			#gpio-cells = <2>;
			clocks = <&zynqmp_clk 71>;
			gpio-controller;

			gpio-line-names = "SYSCTLR_UCD90320_RESET_B", /* 0 */
					"SYSCTLR_UCD90320_CTLR_B", /* 1 */
					"SYSCTLR_MAIN_SW_CTRL", /* 2 */
					"SYSCTLR_PMBUS_ALERT", /* 3 */
					"SYSCTLR_VCC0V85_TG", /* 4 */
					"SYSCTLR_VCCINT_EN ", /* 5 */
					"SYSCTLR_VCC_IO_SOC_EN", /* 6 */
					"SYSCTLR_VCC_LPD_EN", /* 7 */
					"SYSCTLR_VCC_RAM_EN", /* 8 */
					"SYSCTLR_VCC_FPD_EN", /* 9 */
					"SYSCTLR_VCC_CPM5N_EN", /* 10 */
					"SYSCTLR_VCCAUX_EN", /* 11 */
					"SYSCTLR_VCCAUX_LPD_EN ", /* 12 */
					"SYSCTLR_VCCO_500_EN ", /* 13 */
					"SYSCTLR_VCCO_501_EN", /* 14 */
					"SYSCTLR_VCCO_502_EN", /* 15 */
					"SYSCTLR_VCCO_503_EN", /* 16 */
					"SYSCTLR_VCCO_700_EN", /* 17 */
					"SYSCTLR_VCCO_706_EN", /* 18 */
					"SYSCTLR_LP5_VDD1_1V8_EN", /* 19 */
					"SYSCTLR_LP5_VDD2_1V05_EN", /* 20 */
					"SYSCTLR_LP5_VDDQ_0V5_EN", /* 21 */
					"SYSCTLR_GTM_AVCC_EN", /* 22 */
					"SYSCTLR_GTM_AVTT_EN", /* 23 */
					"SYSCTLR_GTM_AVCCAUX_EN", /* 24 */
					"SYSCTLR_UTIL_1V8_EN", /* 25 */
					"DDR5_UDIMM_PWR_EN", /* 26 */
					"SYSCTLR_PCIE_PWRBRK ", /* 27 */
					"SYSCTLR_GTYP_AVCC_EN", /* 28 */
					"SYSCTLR_GTYP_AVTT_EN", /* 29 */
					"SYSCTLR_GTYP_AVCCAUX_EN", /* 30 */
					"SYSCTLR_DDR4_2V5_EN"; /* 31 */
		};

		axi_gpio_1: gpio@80030000 { /* PM */
			compatible = "xlnx,xps-gpio-1.00.a";
			reg = <0 0x80030000 0 0x10000>;
			#gpio-cells = <2>;
			clocks = <&zynqmp_clk 71>;
			gpio-controller;

			gpio-line-names = "SYSCTLR_GPIO0", "SYSCTLR_GPIO1",
					"SYSCTLR_GPIO2", "SYSCTLR_GPIO3";
		};

		axi_gpio_2: gpio@80040000 { /* DM */
			compatible = "xlnx,xps-gpio-1.00.a";
			reg = <0 0x80040000 0 0x10000>;
			#gpio-cells = <2>;
			clocks = <&zynqmp_clk 71>;
			gpio-controller;

			gpio-line-names = "DC_PRSNT", /* 0 */
					"DC_SYS_CTRL5", /* 1 */
					"DC_SYS_CTRL4", /* 2 */
					"DC_SYS_CTRL3", /* 3 */
					"DC_SYS_CTRL2", /* 4 */
					"DC_SYS_CTRL1", /* 5 */
					"DC_SYS_CTRL0", /* 6 */
					"TI_CABLE_B", /* 7 */
					"FMCP2_FMC_PRSNT_M2C_B", /* 8 */
					"FMCP1_FMC_PRSNT_M2C_B", /* 9 */
					"SYSCTLR_I2C_MAIN_EN", /* 10 */
					"SYSCTLR_I2C_PMC_EN", /* 11 */
					"BOARD_EEPROM_WP", /* 12 */
					"SYSCTLR_VERSAL_ERROR_OUT_READBACK", /* 13 */
					"SYSCTLR_VERSAL_POR_B_READBACK", /* 14 */
					"SYSCTLR_VERSAL_MODE0_READBACK", /* 15 */
					"SYSCTLR_VERSAL_MODE1_READBACK", /* 16 */
					"SYSCTLR_VERSAL_MODE2_READBACK", /* 17 */
					"SYSCTLR_VERSAL_MODE3_READBACK", /* 18 */
					"SYSCTLR_POR_B_LS", /* 19 */
					"SYSCTLR_JTAG_S0", /* 20 */
					"SYSCTLR_JTAG_S1", /* 21 */
					"SYSCTLR_VERSAL_MODE3", /* 22 */
					"SYSCTLR_VERSAL_MODE2", /* 23 */
					"SYSCTLR_VERSAL_MODE1", /* 24 */
					"SYSCTLR_VERSAL_MODE0"; /* 25 */
		};
	};

	/* sc_vpk180_axi_iic_0_0: i2c@80050000 - UNUSED NOW */ /* SI5332 */

	/* Connect to J212G pin G29/G30 - sysmon connector */
	/* sc_vpk180_axi_iic_1_0: i2c@80060000 */ /* SYSMON */

	/* FIXME Fan control via u1702 - max6643 and mux via J1703 - not SW controllable - via EMIO */
};

&i2c1 {
	#address-cells = <1>;
	#size-cells = <0>;

	/* u97 eeprom at 0x54 described in sc-revB - WP protection via BOARD_EEPROM_WP - J1801 */
	/* DC/SE eeprom at 0x52 */
	x_prc_eeprom: eeprom@52 { /* u4 - DC card identification - possible WP */
		compatible = "atmel,24c02";
		reg = <0x52>;
		u-boot,dm-pre-reloc;
	};

	x_prc_tca9534: gpio@22 { /* u5 */
		compatible = "nxp,pca9534";
		reg = <0x22>;
		gpio-controller; /* IRQ not connected */
		#gpio-cells = <2>;
		gpio-line-names = "xprc_sw_1", "xprc_sw_2", "xprc_sw_3", "xprc_sw_4",
					"", "", "", "";
		gtr_sel0 {
			gpio-hog;
			gpios = <0 0>;
			input; /* FIXME add meaning */
			line-name = "xprc_sw_1";
		};
		gtr_sel1 {
			gpio-hog;
			gpios = <1 0>;
			input; /* FIXME add meaning */
			line-name = "xprc_sw_1";
		};
		gtr_sel2 {
			gpio-hog;
			gpios = <2 0>;
			input; /* FIXME add meaning */
			line-name = "xprc_sw_1";
		};
		gtr_sel3 {
			gpio-hog;
			gpios = <3 0>;
			input; /* FIXME add meaning */
			line-name = "xprc_sw_1";
		};
	};

	/* FMC eeproms at 0x50/0x51 */
	/* via j3/j5 to 0x68 to u32/9FGV1006C

	/* i2c_main_1 - u147 - j157 - disable translation, add 8 */
	/* J1 - OE for u43@55 + 8 - 161,132813MHz - QSFP56G_0 */
	qsfp56g_0_clk: clock-controller@5d {
		compatible = "renesas,proxo-xp";
		reg = <0x5d>;
		#clock-cells = <0>;
	};

	/* J2 - OE for u41@57 + 8 - 322,265625MHz - QSFP56G_1 */
	qsfp56g_1_clk: clock-controller@5f {
		compatible = "renesas,proxo-xp";
		reg = <0x5f>;
		#clock-cells = <0>;
	};

	/* J81 - OE for u115@50 + 8 - 320MHz - LPDDR5_C0 */
	lpddr5_c0_clk: clock-controller@58 {
		compatible = "renesas,proxo-xp";
		reg = <0x58>;
		#clock-cells = <0>;
	};

	/* i2c_main_2 - u148 - j122 - disable translation, add 9 */
	/* J112 - OE for u63@50 + 9 - 320MHz - LPDDR5_C2 */
	lpddr5_c2_clk: clock-controller@59 {
		compatible = "renesas,proxo-xp";
		reg = <0x59>;
		#clock-cells = <0>;
	};

	/* i2c_main_3 - u149 - j154 - disable translation, add 6 */
	/* J78 - OE for u116@50 + 6  - 320MHz - DDR5_UDIMM */
	ddr5_udimm_clk: clock-controller@56 {
		compatible = "renesas,proxo-xp";
		reg = <0x56>;
		#clock-cells = <0>;
	};

	/* i2c_main_4 - u150 - j146 - disable translation, add 5 */
	/* J107 - OE for u39@50 + 5 - 33,3333MHz - PS_REFCLK */
	ps_refclk: clock-controller@55 {
		compatible = "renesas,proxo-xp";
		reg = <0x55>;
		#clock-cells = <0>;
	};

	/* i2c_main_5 - u1782 - j1798 - disable translation, add 7 */
	/* J77 - OE for u1783@50 + 7 - 320MHz - DDR4 */
	ddr4_clk: clock-controller@57 {
		compatible = "renesas,proxo-xp";
		reg = <0x57>;
		#clock-cells = <0>;
	};

	/* LTC4316 - not wired XORH/XORL - FIXME */
	/* J3 gate - FIXME should be connected for SW handling */
	/* i2c_main_1 bus */
	i2c1_u160: clock-controller@15 { /* FIXME address is not known */
		compatible = "renesas,9fgv1006";
		reg = <15>; /* FIXME */
	};

	i2c1_u49: clock-controller@5 { /* FIXME address is not known */
		compatible = "renesas,9fgv1006";
		reg = <5>; /* FIXME */
	};

	/* J71 - selection to LP_I2C_SCL_J or LP_I2C_PMC_SCL_J */
	/* J70 - selection to LP_I2C_SDA_J or LP_I2C_PMC_SDA_J */
	/* this should be SW controlable too */
};

&i2c0 {
	#address-cells = <1>;
	#size-cells = <0>;

	/* Via j11/j12 can also go to u17/IML3112 -  1:2 multiplexer - also accessed from Versal NET */
	/* Connection DDR5_UDIMM - SPD can be from 0x50-0x57 */
	/* FIXME gpio should handle SYSCTLR_PMBUS_ALERT and also INA226_PMBUS_ALERT */

	/* ina226_pmbus - J55 - disable INA226_PMBUS */
	vcc_ram_ina: power-monitor@40 { /* u1700 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x40>;
		shunt-resistor = <1000>; /* R1996 */
	};

	vcc_lpd_ina: power-monitor@41 { /* u1732 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x41>;
		shunt-resistor = <1000>; /* R2017 */
	};

	vccaux_ina: power-monitor@42 { /* u1733 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x42>;
		shunt-resistor = <1000>; /* R2037 */
	};

	vccaux_lpd_ina: power-monitor@43 { /* u1736 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x43>;
		shunt-resistor = <1000>; /* R2057 */
	};

	vcco_500_ina: power-monitor@44 { /* u1737 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x44>;
		shunt-resistor = <1000>; /* R2069 */
	};

	vcco_501_ina: power-monitor@45 { /* u1739 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x45>;
		shunt-resistor = <1000>; /* R2089 */
	};

	vcco_502_ina: power-monitor@46 { /* u1741 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x46>;
		shunt-resistor = <1000>; /* R2108 */
	};

	vcco_503_ina: power-monitor@47 { /* u1743 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x47>;
		shunt-resistor = <1000>; /* R2127 */
	};

	vcco_700_ina: power-monitor@48 { /* u1745 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x48>;
		shunt-resistor = <1000>; /* R2154 */
	};

	vcco_706_ina: power-monitor@49 { /* u1747 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x49>;
		shunt-resistor = <1000>; /* R2175 */
	};

	gtyp_avcc_ina: power-monitor@4a { /* u1750 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x4a>;
		shunt-resistor = <1000>; /* R2195 */
	};

	gtyp_avtt_ina: power-monitor@4b { /* u1752 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x4b>;
		shunt-resistor = <1000>; /* R2215 */
	};

	gtyp_avccaux_ina: power-monitor@4c { /* u1754 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x4c>;
		shunt-resistor = <5000>; /* R2235 */
	};

	gtm_avcc_ina: power-monitor@4d { /* u1756 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x4d>;
		shunt-resistor = <1000>; /* R2256 */
	};

	gtm_avtt_ina: power-monitor@4e { /* u1758 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x4e>;
		shunt-resistor = <1000>; /* R2276 */
	};

	gtm_avccaux_ina: power-monitor@4f { /* u1760 */
		compatible = "ti,ina226";
		#io-channel-cells = <1>;
		reg = <0x4f>;
		shunt-resistor = <5000>; /* R2296 */
	};

	/* pmbus - J50 - disable main PMBUS - also going to j132 */
	vcc_ram: regulator@a { /* u1730 */
		compatible = "ti,tps544b25";
		reg = <0xa>;
	};

	vcc_lpd: regulator@b { /* u1731 */
		compatible = "ti,tps544b25";
		reg = <0xb>;
	};

	vccaux: regulator@c { /* u1734 */
		compatible = "ti,tps544b25";
		reg = <0xc>;
	};

	vcco_503: regulator@12 { /* u1744 */
		compatible = "ti,tps546b24a";
		reg = <0x12>;
	};

	vcco_700: regulator@16 { /* u1746 */
		compatible = "ti,tps544b25";
		reg = <0x16>;
	};

	vcco_706: regulator@17 { /* u1748 */
		compatible = "ti,tps544b25";
		reg = <0x17>;
	};

	gtm_avcc: regulator@23 { /* u1755 */
		compatible = "ti,tps544b25";
		reg = <0x23>;
	};

	gtm_avtt: regulator@24 { /* u1757 */
		compatible = "ti,tps544b25";
		reg = <0x24>;
	};

	gtm_avccaux: regulator@25 { /* u1759 */
		compatible = "ti,tps544b25";
		reg = <0x25>;
	};

	util_1v8: regulator@15 { /* u1765 */
		compatible = "ti,tps544b25";
		reg = <0x15>;
	};

	ucd90320: power-sequencer@77 { /* u1768 */
		compatible = "ti,ucd90320";
		reg = <0x77>;
	};

	/* EXT_PMBUS main - J10 - disable extended PMBUS */
	vccint: tps53681@c0 { /* u1712 - J1770 reset jumper */
		compatible = "ti,tps53681", "ti,tps53679";
		reg = <0xc0>;
		/* vccint, vcc_cpm5n */
	};

	vcc_io_soc: tps53681@c2 { /* u1721 - J1772 reset jumper */
		compatible = "ti,tps53681", "ti,tps53679";
		reg = <0xc2>;
		/* vcc_io_soc, vcc_fpd */
	};

	vccaux_lpd: regulator@d { /* u1735 */
		compatible = "ti,tps544b25";
		reg = <0xd>;
	};

	vcco_500: regulator@13 { /* u1738 */
		compatible = "ti,tps546b24a";
		reg = <0x13>;
	};

	vcco_501: regulator@10 { /* u1740 */
		compatible = "ti,tps546b24a";
		reg = <0x10>;
	};

	vcco_502: regulator@11 { /* u1742 */
		compatible = "ti,tps546b24a";
		reg = <0x11>;
	};

	gtyp_avcc: regulator@20 { /* u1749 */
		compatible = "ti,tps544b25";
		reg = <0x20>;
	};

	gtyp_avtt: regulator@21 { /* u1751 */
		compatible = "ti,tps544b25";
		reg = <0x21>;
	};

	gtyp_avccaux: regulator@22 { /* u1753 */
		compatible = "ti,tps544b25";
		reg = <0x22>;
	};

	lp5_vdd1_1v8: regulator@e { /* u1761 - FIXME no ina226 */
		compatible = "ti,tps544b25";
		reg = <0xe>;
	};

	lp5_vdd2_1v05: regulator@f { /* u1762 - FIXME no ina226 */
		compatible = "ti,tps544b25";
		reg = <0xf>;
	};

	lp5_vddq_0v5: regulator@14 { /* u1763 - FIXME no ina226 */
		compatible = "ti,tps546b24a";
		reg = <0x14>;
	};
};
