/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] _00_;
  reg [16:0] _01_;
  reg [28:0] _02_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [20:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [18:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = !(celloutsig_0_0z ? celloutsig_0_10z[2] : celloutsig_0_10z[0]);
  assign celloutsig_1_15z = ~celloutsig_1_12z[1];
  assign celloutsig_1_19z = ~((celloutsig_1_1z[1] | celloutsig_1_0z[0]) & (celloutsig_1_5z | celloutsig_1_4z[0]));
  assign celloutsig_0_6z = ~((celloutsig_0_2z | celloutsig_0_4z) & (celloutsig_0_1z[0] | celloutsig_0_5z));
  assign celloutsig_1_18z = ~(celloutsig_1_16z[2] ^ celloutsig_1_2z);
  assign celloutsig_0_4z = ~(celloutsig_0_2z ^ in_data[31]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z[9] ^ celloutsig_0_2z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[5] ^ celloutsig_0_0z);
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 17'h00000;
    else _01_ <= { celloutsig_1_8z[3:2], _00_[14:0] };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 29'h00000000;
    else _02_ <= in_data[83:55];
  reg [14:0] _13_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 15'h0000;
    else _13_ <= { in_data[138:131], celloutsig_1_0z, celloutsig_1_2z };
  assign _00_[14:0] = _13_;
  assign celloutsig_1_12z = _01_[11:9] & _00_[8:6];
  assign celloutsig_0_15z = { in_data[56:42], celloutsig_0_0z } & { in_data[93:81], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_21z = { celloutsig_0_3z[3:0], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z } & { _02_[23:4], celloutsig_0_0z };
  assign celloutsig_1_1z = { celloutsig_1_0z[5:1], celloutsig_1_0z } & { in_data[142:138], celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_1z[10:2] & { celloutsig_1_1z[2], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_14z = { in_data[88:84], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_6z } == { celloutsig_0_1z[4:0], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_2z = { celloutsig_1_0z[5:4], celloutsig_1_1z } == in_data[137:125];
  assign celloutsig_0_0z = in_data[27:22] === in_data[53:48];
  assign celloutsig_0_3z = { in_data[17:11], celloutsig_0_1z } * { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[23:18] : in_data[32:27];
  assign celloutsig_1_5z = { celloutsig_1_1z[1:0], celloutsig_1_2z } != _00_[13:11];
  assign celloutsig_1_0z = in_data[169:164] | in_data[157:152];
  assign celloutsig_1_7z = & celloutsig_1_1z[9:3];
  assign celloutsig_0_13z = | _02_[16:5];
  assign celloutsig_0_20z = celloutsig_0_15z[3] & celloutsig_0_17z[1];
  assign celloutsig_1_16z = { _01_[16:6], celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_7z } << { _01_[12:5], celloutsig_1_1z };
  assign celloutsig_0_10z = celloutsig_0_3z[6:3] << in_data[26:23];
  assign celloutsig_1_6z = { celloutsig_1_1z[10:2], celloutsig_1_5z } << { celloutsig_1_1z[3], celloutsig_1_4z };
  assign celloutsig_1_8z = in_data[136:132] << celloutsig_1_6z[4:0];
  assign celloutsig_0_17z = { in_data[21:20], celloutsig_0_6z } >>> { celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_2z };
  assign _00_[16:15] = celloutsig_1_8z[3:2];
  assign { out_data[128], out_data[96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
