[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2920119 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2920119 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2920119 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13136299 heartbeat IPC: 0.9788 cumulative IPC: 0.9788 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22283594 heartbeat IPC: 1.093 cumulative IPC: 1.033 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30173174 heartbeat IPC: 1.267 cumulative IPC: 1.101 (Simulation time: 00 hr 04 min 20 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 36340010 cumulative IPC: 1.101 (Simulation time: 00 hr 05 min 28 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 36340010 cumulative IPC: 1.101 (Simulation time: 00 hr 05 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.101 instructions: 40000001 cycles: 36340010
CPU 0 Branch Prediction Accuracy: 94.05% MPKI: 13.22 Average ROB Occupancy at Mispredict: 37.51
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.43
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331529 HIT:     329982 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331529 HIT:     329982 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 326.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875230 HIT:     831385 MISS:      43845 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711642 HIT:     678990 MISS:      32652 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43537 HIT:      35450 MISS:       8087 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116835 HIT:     116756 MISS:         79 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3216 HIT:        189 MISS:       3027 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4488385 HIT:    4075761 MISS:     412624 MSHR_MERGE:     106011
cpu0->cpu0_L1I LOAD         ACCESS:    4488385 HIT:    4075761 MISS:     412624 MSHR_MERGE:     106011
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14360879 HIT:   13750810 MISS:     610069 MSHR_MERGE:     158285
cpu0->cpu0_L1D LOAD         ACCESS:    8023492 HIT:    7531964 MISS:     491528 MSHR_MERGE:      86498
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333923 HIT:    6218606 MISS:     115317 MSHR_MERGE:      71779
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3464 HIT:        240 MISS:       3224 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3933537 HIT:    3833784 MISS:      99753 MSHR_MERGE:      62680
cpu0->cpu0_ITLB LOAD         ACCESS:    3933537 HIT:    3833784 MISS:      99753 MSHR_MERGE:      62680
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.837 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13630258 HIT:   13254026 MISS:     376232 MSHR_MERGE:      81776
cpu0->cpu0_DTLB LOAD         ACCESS:   13630258 HIT:   13254026 MISS:     376232 MSHR_MERGE:      81776
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.615 cycles
cpu0->LLC TOTAL        ACCESS:      57600 HIT:      41913 MISS:      15687 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32652 HIT:      23808 MISS:       8844 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8087 HIT:       5333 MISS:       2754 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13834 HIT:      11161 MISS:       2673 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3027 HIT:       1611 MISS:       1416 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 140.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        636
  ROW_BUFFER_MISS:      12378
  AVG DBUS CONGESTED CYCLE: 15.88
Channel 0 WQ ROW_BUFFER_HIT:        318
  ROW_BUFFER_MISS:       2166
  FULL:          0
Channel 0 REFRESHES ISSUED:       3028
