

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5'
================================================================
* Date:           Thu May  9 14:22:49 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_42 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.975 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_5  |       10|       10|         1|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1801|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    40|       0|     676|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     117|    -|
|Register         |        -|     -|     647|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    40|     647|    2594|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U109  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U110  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U111  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U112  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U113  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U114  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U115  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U116  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U117  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U118  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_10_4_32_1_1_x_U119     |mux_10_4_32_1_1_x     |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_x_U120     |mux_10_4_32_1_1_x     |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_x_U127     |mux_10_4_32_1_1_x     |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_x_U128     |mux_10_4_32_1_1_x     |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_x_U129     |mux_10_4_32_1_1_x     |        0|   0|  0|  54|    0|
    |mux_4_2_32_1_1_U126        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_5_3_32_1_1_U125        |mux_5_3_32_1_1        |        0|   0|  0|  26|    0|
    |mux_6_3_32_1_1_U124        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_7_3_32_1_1_U123        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    |mux_8_3_32_1_1_U122        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    |mux_9_4_32_1_1_x_U121      |mux_9_4_32_1_1_x      |        0|   0|  0|  49|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|  40|  0| 676|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln68_1_fu_731_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln68_2_fu_788_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln68_3_fu_864_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln68_4_fu_919_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln68_5_fu_993_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln68_6_fu_1046_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln68_7_fu_1131_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln68_8_fu_1196_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln68_9_fu_1281_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln68_fu_655_p2           |         +|   0|  0|  71|          64|          64|
    |empty_23_fu_737_p2           |         +|   0|  0|  12|           4|           2|
    |empty_24_fu_794_p2           |         +|   0|  0|  12|           4|           2|
    |empty_25_fu_870_p2           |         +|   0|  0|  12|           4|           3|
    |empty_26_fu_925_p2           |         +|   0|  0|  12|           4|           3|
    |empty_27_fu_999_p2           |         +|   0|  0|  12|           4|           3|
    |empty_28_fu_1052_p2          |         +|   0|  0|  12|           5|           3|
    |empty_29_fu_1137_p2          |         +|   0|  0|  12|           5|           4|
    |empty_30_fu_1202_p2          |         +|   0|  0|  12|           5|           4|
    |indvars_iv_next79_fu_550_p2  |         +|   0|  0|  12|           4|           1|
    |tmp_10_fu_1226_p11           |         -|   0|  0|  12|           1|           4|
    |tmp_1_fu_683_p10             |         -|   0|  0|  12|           5|           4|
    |tmp_3_fu_818_p8              |         -|   0|  0|  10|           3|           3|
    |tmp_5_fu_882_p7              |         -|   0|  0|  10|           3|           3|
    |tmp_6_fu_949_p6              |         -|   0|  0|  12|           4|           3|
    |tmp_8_fu_1076_p11            |         -|   0|  0|  12|           2|           4|
    |tmp_9_fu_1149_p11            |         -|   0|  0|  12|           1|           4|
    |tmp_s_fu_634_p11             |         -|   0|  0|  12|           4|           4|
    |and_ln67_1_fu_806_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln67_2_fu_937_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln67_3_fu_1064_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln67_4_fu_1214_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln67_fu_671_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln68_1_fu_782_p2         |       and|   0|  0|  64|          64|          64|
    |and_ln68_2_fu_858_p2         |       and|   0|  0|  64|          64|          64|
    |and_ln68_3_fu_913_p2         |       and|   0|  0|  64|          64|          64|
    |and_ln68_4_fu_987_p2         |       and|   0|  0|  64|          64|          64|
    |and_ln68_5_fu_1040_p2        |       and|   0|  0|  64|          64|          64|
    |and_ln68_6_fu_1125_p2        |       and|   0|  0|  64|          64|          64|
    |and_ln68_7_fu_1190_p2        |       and|   0|  0|  64|          64|          64|
    |and_ln68_8_fu_1275_p2        |       and|   0|  0|  64|          64|          64|
    |and_ln68_fu_725_p2           |       and|   0|  0|  64|          64|          64|
    |icmp_ln67_1_fu_665_p2        |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln67_2_fu_800_p2        |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln67_3_fu_931_p2        |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln67_4_fu_1058_p2       |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln67_5_fu_1208_p2       |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln67_fu_544_p2          |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln68_1_fu_899_p2        |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln68_2_fu_1026_p2       |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln68_3_fu_1176_p2       |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_fu_768_p2          |      icmp|   0|  0|  12|           4|           4|
    |select_ln68_10_fu_1032_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln68_11_fu_1117_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln68_12_fu_1182_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln68_13_fu_1267_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln68_1_fu_837_p3      |    select|   0|  0|  32|           1|          32|
    |select_ln68_2_fu_966_p3      |    select|   0|  0|  32|           1|          32|
    |select_ln68_3_fu_1104_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln68_4_fu_1254_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln68_5_fu_717_p3      |    select|   0|  0|   2|           1|           2|
    |select_ln68_6_fu_774_p3      |    select|   0|  0|   2|           1|           2|
    |select_ln68_7_fu_850_p3      |    select|   0|  0|   2|           1|           2|
    |select_ln68_8_fu_905_p3      |    select|   0|  0|   2|           1|           2|
    |select_ln68_9_fu_979_p3      |    select|   0|  0|   2|           1|           2|
    |select_ln68_fu_704_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    |tmp_2_fu_749_p9              |       xor|   0|  0|   3|           3|           2|
    |tmp_7_fu_1011_p5             |       xor|   0|  0|   2|           2|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0|1801|        1346|        1499|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add12958_fu_158          |   9|          2|   64|        128|
    |add129_159_fu_162        |   9|          2|   64|        128|
    |add129_260_fu_166        |   9|          2|   64|        128|
    |add129_361_fu_170        |   9|          2|   64|        128|
    |add129_462_fu_174        |   9|          2|   64|        128|
    |add129_563_fu_178        |   9|          2|   64|        128|
    |add129_664_fu_182        |   9|          2|   64|        128|
    |add129_765_fu_186        |   9|          2|   64|        128|
    |add129_866_fu_190        |   9|          2|   64|        128|
    |add129_967_fu_194        |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i1_fu_198                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         26|  646|       1292|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add12958_fu_158          |  64|   0|   64|          0|
    |add129_159_fu_162        |  64|   0|   64|          0|
    |add129_260_fu_166        |  64|   0|   64|          0|
    |add129_361_fu_170        |  64|   0|   64|          0|
    |add129_462_fu_174        |  64|   0|   64|          0|
    |add129_563_fu_178        |  64|   0|   64|          0|
    |add129_664_fu_182        |  64|   0|   64|          0|
    |add129_765_fu_186        |  64|   0|   64|          0|
    |add129_866_fu_190        |  64|   0|   64|          0|
    |add129_967_fu_194        |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i1_fu_198                |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 647|   0|  647|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|add59_977_reload       |   in|   64|     ap_none|                               add59_977_reload|        scalar|
|add59_876_reload       |   in|   64|     ap_none|                               add59_876_reload|        scalar|
|add59_775_reload       |   in|   64|     ap_none|                               add59_775_reload|        scalar|
|add59_674_reload       |   in|   64|     ap_none|                               add59_674_reload|        scalar|
|add59_573_reload       |   in|   64|     ap_none|                               add59_573_reload|        scalar|
|add59_472_reload       |   in|   64|     ap_none|                               add59_472_reload|        scalar|
|add59_371_reload       |   in|   64|     ap_none|                               add59_371_reload|        scalar|
|add59_270_reload       |   in|   64|     ap_none|                               add59_270_reload|        scalar|
|add59_169_reload       |   in|   64|     ap_none|                               add59_169_reload|        scalar|
|arg1_r_reload          |   in|   32|     ap_none|                                  arg1_r_reload|        scalar|
|arg1_r_1_reload        |   in|   32|     ap_none|                                arg1_r_1_reload|        scalar|
|arg1_r_2_reload        |   in|   32|     ap_none|                                arg1_r_2_reload|        scalar|
|arg1_r_3_reload        |   in|   32|     ap_none|                                arg1_r_3_reload|        scalar|
|arg1_r_4_reload        |   in|   32|     ap_none|                                arg1_r_4_reload|        scalar|
|arg1_r_5_reload        |   in|   32|     ap_none|                                arg1_r_5_reload|        scalar|
|arg1_r_6_reload        |   in|   32|     ap_none|                                arg1_r_6_reload|        scalar|
|arg1_r_7_reload        |   in|   32|     ap_none|                                arg1_r_7_reload|        scalar|
|arg1_r_8_reload        |   in|   32|     ap_none|                                arg1_r_8_reload|        scalar|
|arg1_r_9_reload        |   in|   32|     ap_none|                                arg1_r_9_reload|        scalar|
|arg2_r_reload          |   in|   32|     ap_none|                                  arg2_r_reload|        scalar|
|arg2_r_1_reload        |   in|   32|     ap_none|                                arg2_r_1_reload|        scalar|
|arg2_r_2_reload        |   in|   32|     ap_none|                                arg2_r_2_reload|        scalar|
|arg2_r_3_reload        |   in|   32|     ap_none|                                arg2_r_3_reload|        scalar|
|arg2_r_4_reload        |   in|   32|     ap_none|                                arg2_r_4_reload|        scalar|
|arg2_r_5_reload        |   in|   32|     ap_none|                                arg2_r_5_reload|        scalar|
|arg2_r_6_reload        |   in|   32|     ap_none|                                arg2_r_6_reload|        scalar|
|arg2_r_7_reload        |   in|   32|     ap_none|                                arg2_r_7_reload|        scalar|
|arg2_r_8_reload        |   in|   32|     ap_none|                                arg2_r_8_reload|        scalar|
|arg2_r_9_reload        |   in|   32|     ap_none|                                arg2_r_9_reload|        scalar|
|add129_967_out         |  out|   64|      ap_vld|                                 add129_967_out|       pointer|
|add129_967_out_ap_vld  |  out|    1|      ap_vld|                                 add129_967_out|       pointer|
|add129_866_out         |  out|   64|      ap_vld|                                 add129_866_out|       pointer|
|add129_866_out_ap_vld  |  out|    1|      ap_vld|                                 add129_866_out|       pointer|
|add129_765_out         |  out|   64|      ap_vld|                                 add129_765_out|       pointer|
|add129_765_out_ap_vld  |  out|    1|      ap_vld|                                 add129_765_out|       pointer|
|add129_664_out         |  out|   64|      ap_vld|                                 add129_664_out|       pointer|
|add129_664_out_ap_vld  |  out|    1|      ap_vld|                                 add129_664_out|       pointer|
|add129_563_out         |  out|   64|      ap_vld|                                 add129_563_out|       pointer|
|add129_563_out_ap_vld  |  out|    1|      ap_vld|                                 add129_563_out|       pointer|
|add129_462_out         |  out|   64|      ap_vld|                                 add129_462_out|       pointer|
|add129_462_out_ap_vld  |  out|    1|      ap_vld|                                 add129_462_out|       pointer|
|add129_361_out         |  out|   64|      ap_vld|                                 add129_361_out|       pointer|
|add129_361_out_ap_vld  |  out|    1|      ap_vld|                                 add129_361_out|       pointer|
|add129_260_out         |  out|   64|      ap_vld|                                 add129_260_out|       pointer|
|add129_260_out_ap_vld  |  out|    1|      ap_vld|                                 add129_260_out|       pointer|
|add129_159_out         |  out|   64|      ap_vld|                                 add129_159_out|       pointer|
|add129_159_out_ap_vld  |  out|    1|      ap_vld|                                 add129_159_out|       pointer|
|add12958_out           |  out|   64|      ap_vld|                                   add12958_out|       pointer|
|add12958_out_ap_vld    |  out|    1|      ap_vld|                                   add12958_out|       pointer|
+-----------------------+-----+-----+------------+-----------------------------------------------+--------------+

