#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Oct 31 12:44:39 2016
# Process ID: 6376
# Current directory: C:/Users/flynng/Desktop/ECE491/5lab
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5720 C:\Users\flynng\Desktop\ECE491\5lab\5lab.xpr
# Log file: C:/Users/flynng/Desktop/ECE491/5lab/vivado.log
# Journal file: C:/Users/flynng/Desktop/ECE491/5lab\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/flynng/Desktop/ECE491/5lab/5lab.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/flynng/Desktop/ECE491/4lab'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/flynng/Desktop/ECE491/5lab'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/flynng/Desktop/ECE491/fifo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/flynng/Desktop/ECE491/lab1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/flynng/Desktop/ECE491/lab2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/flynng/Desktop/ECE491/lab 3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_test_tx_rx_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/flynng/Desktop/ECE491/5lab/5lab.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_test_tx_rx_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_psfd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_psfd
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_psfd.sv:75]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/one_bit_ff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_ff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/imports/sources_1/imports/lab2.srcs/sources_1/imports/lab1/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/new/f_error.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_error
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/FSMs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSMs
INFO: [VRFC 10-2458] undeclared symbol data_bit_last, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/FSMs.sv:37]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/data_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/sync_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol rxd_sync, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:53]
INFO: [VRFC 10-2458] undeclared symbol sample_slow, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:57]
INFO: [VRFC 10-2458] undeclared symbol sample, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:58]
INFO: [VRFC 10-2458] undeclared symbol store_bit, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:61]
INFO: [VRFC 10-2458] undeclared symbol slow_sample_reset, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:63]
INFO: [VRFC 10-2458] undeclared symbol sample_inc, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:65]
INFO: [VRFC 10-2458] undeclared symbol sample_dec, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/jitteryclock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitteryclock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/new/manchester_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_tx
INFO: [VRFC 10-2458] undeclared symbol txd_nrz, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/new/manchester_tx.sv:30]
INFO: [VRFC 10-2458] undeclared symbol txd_man, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/new/manchester_tx.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/new/transmitter_for_mx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_for_mx
INFO: [VRFC 10-2458] undeclared symbol enb, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/new/transmitter_for_mx.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/new/clkenb_baud.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb_baud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/lab1/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/lab1/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/lab1/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/lab1/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sim_1/new/mx_rcvr_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_test
WARNING: [VRFC 10-2167] variable byte_to_send must explicitly be declared as automatic or static [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sim_1/new/mx_rcvr_test.sv:297]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sim_1/new/tx_rx_test_jitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_rx_test_jitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sim_1/new/mx_test_tx_rx_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_test_tx_rx_test
WARNING: [VRFC 10-2167] variable i must explicitly be declared as automatic or static [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sim_1/new/mx_test_tx_rx_test.sv:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/flynng/Desktop/ECE491/5lab/5lab.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto dd429faf13654bdbaa58cc108d99a37b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_test_tx_rx_test_behav xil_defaultlib.mx_test_tx_rx_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=128,PATTERN=128'b11111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111,HTHRESH=111,LTHRESH=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=256,PATTERN=256'b1111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111100000000111111110000000011111111000000001111111100000000111111111111111100000000000000001111111111111111000000001111111100000000,HTHRESH=220,LTHRESH=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=64,PATTERN=64'b1111111111111111111111111111111100000000000000000000000000000000,HTHRESH=56,LTHRESH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=64,PATTERN=64'b1111111111111111111111111111111111111111111111111111111111111111,HTHRESH=56,LTHRESH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/mxtest_2.sv" Line 32. Module mxtest_2_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=128,PATTERN=128'b11111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111,HTHRESH=111,LTHRESH=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=256,PATTERN=256'b1111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111100000000111111110000000011111111000000001111111100000000111111111111111100000000000000001111111111111111000000001111111100000000,HTHRESH=220,LTHRESH=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=64,PATTERN=64'b1111111111111111111111111111111100000000000000000000000000000000,HTHRESH=56,LTHRESH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=64,PATTERN=64'b1111111111111111111111111111111111111111111111111111111111111111,HTHRESH=56,LTHRESH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/mxtest_2.sv" Line 32. Module mxtest_2_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_pll
Compiling module xil_defaultlib.fsm_psfd
Compiling module xil_defaultlib.fsm_data
Compiling module xil_defaultlib.one_bit_ff
Compiling module xil_defaultlib.sync_input
Compiling module xil_defaultlib.FSMs
Compiling module xil_defaultlib.data_buffer
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=3200000)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.counter(MAX=127)
Compiling module xil_defaultlib.counter(MAX=63)
Compiling module xil_defaultlib.f_error
Compiling module xil_defaultlib.correlator(LEN=128,PATTERN=128'b...
Compiling module xil_defaultlib.correlator(LEN=256,PATTERN=256'b...
Compiling module xil_defaultlib.correlator(LEN=64,PATTERN=64'b11...
Compiling module xil_defaultlib.correlator(LEN=64,PATTERN=64'b11...
Compiling module xil_defaultlib.mx_rcvr_default
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.reg_parm(W=8)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3,CARRY_VAL=4'b01...
Compiling module xil_defaultlib.counter_parm(W=2,CARRY_VAL=2)
Compiling module xil_defaultlib.clkenb_baud(DIVFREQ=100000)
Compiling module xil_defaultlib.transmitter_for_mx(EOF_WIDTH=2,B...
Compiling module xil_defaultlib.manchester_tx
Compiling module xil_defaultlib.mxtest_2_default
Compiling module xil_defaultlib.mx_test_tx_rx_test
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot mx_test_tx_rx_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/flynng/Desktop/ECE491/5lab/5lab.sim/sim_1/behav/xsim.dir/mx_test_tx_rx_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 31 12:45:07 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/flynng/Desktop/ECE491/5lab/5lab.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mx_test_tx_rx_test_behav -key {Behavioral:sim_1:Functional:mx_test_tx_rx_test} -tclbatch {mx_test_tx_rx_test.tcl} -view {C:/Users/flynng/Desktop/ECE491/5lab/mx_rcvr_test_behav.wcfg} -view {C:/Users/flynng/Desktop/ECE491/5lab/tx_rx_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/flynng/Desktop/ECE491/5lab/mx_rcvr_test_behav.wcfg
WARNING: Simulation object /mx_rcvr_test/clk was not found in the design.
WARNING: Simulation object /mx_rcvr_test/reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/rxd was not found in the design.
WARNING: Simulation object /mx_rcvr_test/cardet was not found in the design.
WARNING: Simulation object /mx_rcvr_test/write was not found in the design.
WARNING: Simulation object /mx_rcvr_test/error was not found in the design.
WARNING: Simulation object /mx_rcvr_test/data was not found in the design.
WARNING: Simulation object /mx_rcvr_test/state was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DATA/state was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DATA/sample_count was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/sample_inc was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/sample_dec was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_SAMPLE/reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DATA/look was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ONE_N_ZERO_CORR/csum was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_IDLE_N_ERROR_CORR/csum was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_IDLE_N_ERROR_CORR/h_out was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_IDLE_N_ERROR_CORR/l_out was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ONE_N_ZERO_CORR/l_out was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ONE_N_ZERO_CORR/h_out was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/clk was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/data_bit was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/enable_pll was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/sample_count was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/current_corr was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/sample_inc was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/sample_dec was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/state was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/next was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/min_corr was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/max_corr was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/min_time was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/max_time was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/final_time was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/look was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_SFD_CORR/csum was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_PREAMBLE_CORR/csum was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/clk was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/preamble_match was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/sfd_match was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/set_ferr was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/data_done was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/slow_sample_count was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/cardet was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/bit_count_reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/sample_count_reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/slow_sample_reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/clr_ferr was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/enable_pll was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/enable_data was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/state was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ERROR/clk was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ERROR/set_ferr was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ERROR/clr_ferr was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ERROR/reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ERROR/ferr was not found in the design.
open_wave_config C:/Users/flynng/Desktop/ECE491/5lab/tx_rx_test_behav.wcfg
WARNING: Simulation object /tx_rx_test/state was not found in the design.
WARNING: Simulation object /tx_rx_test/clk_1 was not found in the design.
WARNING: Simulation object /tx_rx_test/clk_2 was not found in the design.
WARNING: Simulation object /tx_rx_test/reset was not found in the design.
WARNING: Simulation object /tx_rx_test/send was not found in the design.
WARNING: Simulation object /tx_rx_test/rdy was not found in the design.
WARNING: Simulation object /tx_rx_test/rxd was not found in the design.
WARNING: Simulation object /tx_rx_test/txd was not found in the design.
WARNING: Simulation object /tx_rx_test/cardet was not found in the design.
WARNING: Simulation object /tx_rx_test/write was not found in the design.
WARNING: Simulation object /tx_rx_test/error was not found in the design.
WARNING: Simulation object /tx_rx_test/data_out was not found in the design.
WARNING: Simulation object /tx_rx_test/data_in was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_TX/U_TX/enb was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_TX/U_TX/send was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_TX/baud was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_TX/txd_nrz was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_TX/U_TX/saved_data was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_TX/U_TX/state was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DETECT/state was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DETECT/preamble_match was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DETECT/sfd_match was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_PREAMBLE_CORR/csum was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_SFD_CORR/csum was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/clk was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/reset was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/data_bit was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/enable_pll was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/sample_count was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/current_corr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/sample_inc was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/sample_dec was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/state was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/next was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/min_corr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/max_corr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/min_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/max_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/final_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/update_min_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/update_max_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/update_min_corr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/update_max_corr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/update_final_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/next_min_corr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/next_max_corr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/next_min_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/next_max_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/next_final_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/look was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/state was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/clk was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/reset was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/match_one was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/match_zero was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/match_idle was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/match_error was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/enable_data was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/sample_count was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/bit_count was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/data_bit was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/store_bit was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/store_byte was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/set_ferr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/write was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/data_done was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/sample_count_reset was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/look was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_DATA/reset was not found in the design.
source mx_test_tx_rx_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
START: Checking preamble at time 100.
OK: Checking preamble (1 tests passed)
START: mxTest send 1 byte at time 141365.
OK: mxTest send 1 byte (1 tests passed)
START: mxTest send 29 byte at time 669305.
OK: mxTest send 29 byte (29 tests passed)

Tesbench Complete.
No errors in 31 tests. :)
$finish called at time : 5808215 ns : File "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sim_1/new/mx_test_tx_rx_test.sv" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mx_test_tx_rx_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 881.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_test_tx_rx_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/flynng/Desktop/ECE491/5lab/5lab.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_test_tx_rx_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_psfd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_psfd
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/5lab/fsm_psfd.sv:75]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/one_bit_ff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_ff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/imports/sources_1/imports/lab2.srcs/sources_1/imports/lab1/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/new/f_error.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_error
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/FSMs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSMs
INFO: [VRFC 10-2458] undeclared symbol data_bit_last, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/FSMs.sv:37]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/data_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/sync_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol rxd_sync, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:53]
INFO: [VRFC 10-2458] undeclared symbol sample_slow, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:57]
INFO: [VRFC 10-2458] undeclared symbol sample, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:58]
INFO: [VRFC 10-2458] undeclared symbol store_bit, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:61]
INFO: [VRFC 10-2458] undeclared symbol slow_sample_reset, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:63]
INFO: [VRFC 10-2458] undeclared symbol sample_inc, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:65]
INFO: [VRFC 10-2458] undeclared symbol sample_dec, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/jitteryclock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitteryclock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/new/manchester_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_tx
INFO: [VRFC 10-2458] undeclared symbol txd_nrz, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/new/manchester_tx.sv:30]
INFO: [VRFC 10-2458] undeclared symbol txd_man, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/new/manchester_tx.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/new/transmitter_for_mx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_for_mx
INFO: [VRFC 10-2458] undeclared symbol enb, assumed default net type wire [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/new/transmitter_for_mx.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/new/clkenb_baud.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb_baud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/lab1/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/lab1/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/lab1/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/lab1/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sim_1/new/mx_rcvr_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_test
WARNING: [VRFC 10-2167] variable byte_to_send must explicitly be declared as automatic or static [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sim_1/new/mx_rcvr_test.sv:297]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sim_1/new/tx_rx_test_jitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_rx_test_jitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sim_1/new/mx_test_tx_rx_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_test_tx_rx_test
WARNING: [VRFC 10-2167] variable i must explicitly be declared as automatic or static [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sim_1/new/mx_test_tx_rx_test.sv:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flynng/Desktop/ECE491/5lab/5lab.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/flynng/Desktop/ECE491/5lab/5lab.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto dd429faf13654bdbaa58cc108d99a37b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_test_tx_rx_test_behav xil_defaultlib.mx_test_tx_rx_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=128,PATTERN=128'b11111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111,HTHRESH=111,LTHRESH=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=256,PATTERN=256'b1111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111100000000111111110000000011111111000000001111111100000000111111111111111100000000000000001111111111111111000000001111111100000000,HTHRESH=220,LTHRESH=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=64,PATTERN=64'b1111111111111111111111111111111100000000000000000000000000000000,HTHRESH=56,LTHRESH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=64,PATTERN=64'b1111111111111111111111111111111111111111111111111111111111111111,HTHRESH=56,LTHRESH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/mxtest_2.sv" Line 32. Module mxtest_2_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=128,PATTERN=128'b11111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111,HTHRESH=111,LTHRESH=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=256,PATTERN=256'b1111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111100000000111111110000000011111111000000001111111100000000111111111111111100000000000000001111111111111111000000001111111100000000,HTHRESH=220,LTHRESH=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=64,PATTERN=64'b1111111111111111111111111111111100000000000000000000000000000000,HTHRESH=56,LTHRESH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator(LEN=64,PATTERN=64'b1111111111111111111111111111111111111111111111111111111111111111,HTHRESH=56,LTHRESH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/mxtest_2.sv" Line 32. Module mxtest_2_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_pll
Compiling module xil_defaultlib.fsm_psfd
Compiling module xil_defaultlib.fsm_data
Compiling module xil_defaultlib.one_bit_ff
Compiling module xil_defaultlib.sync_input
Compiling module xil_defaultlib.FSMs
Compiling module xil_defaultlib.data_buffer
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=3200000)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.counter(MAX=127)
Compiling module xil_defaultlib.counter(MAX=63)
Compiling module xil_defaultlib.f_error
Compiling module xil_defaultlib.correlator(LEN=128,PATTERN=128'b...
Compiling module xil_defaultlib.correlator(LEN=256,PATTERN=256'b...
Compiling module xil_defaultlib.correlator(LEN=64,PATTERN=64'b11...
Compiling module xil_defaultlib.correlator(LEN=64,PATTERN=64'b11...
Compiling module xil_defaultlib.mx_rcvr_default
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.reg_parm(W=8)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3,CARRY_VAL=4'b01...
Compiling module xil_defaultlib.counter_parm(W=2,CARRY_VAL=2)
Compiling module xil_defaultlib.clkenb_baud(DIVFREQ=100000)
Compiling module xil_defaultlib.transmitter_for_mx(EOF_WIDTH=2,B...
Compiling module xil_defaultlib.manchester_tx
Compiling module xil_defaultlib.mxtest_2_default
Compiling module xil_defaultlib.mx_test_tx_rx_test
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot mx_test_tx_rx_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/flynng/Desktop/ECE491/5lab/5lab.sim/sim_1/behav/xsim.dir/mx_test_tx_rx_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 31 12:45:35 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/flynng/Desktop/ECE491/5lab/5lab.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mx_test_tx_rx_test_behav -key {Behavioral:sim_1:Functional:mx_test_tx_rx_test} -tclbatch {mx_test_tx_rx_test.tcl} -view {C:/Users/flynng/Desktop/ECE491/5lab/mx_rcvr_test_behav.wcfg} -view {C:/Users/flynng/Desktop/ECE491/5lab/tx_rx_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/flynng/Desktop/ECE491/5lab/mx_rcvr_test_behav.wcfg
WARNING: Simulation object /mx_rcvr_test/clk was not found in the design.
WARNING: Simulation object /mx_rcvr_test/reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/rxd was not found in the design.
WARNING: Simulation object /mx_rcvr_test/cardet was not found in the design.
WARNING: Simulation object /mx_rcvr_test/write was not found in the design.
WARNING: Simulation object /mx_rcvr_test/error was not found in the design.
WARNING: Simulation object /mx_rcvr_test/data was not found in the design.
WARNING: Simulation object /mx_rcvr_test/state was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DATA/state was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DATA/sample_count was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/sample_inc was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/sample_dec was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_SAMPLE/reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DATA/look was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ONE_N_ZERO_CORR/csum was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_IDLE_N_ERROR_CORR/csum was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_IDLE_N_ERROR_CORR/h_out was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_IDLE_N_ERROR_CORR/l_out was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ONE_N_ZERO_CORR/l_out was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ONE_N_ZERO_CORR/h_out was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/clk was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/data_bit was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/enable_pll was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/sample_count was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/current_corr was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/sample_inc was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/sample_dec was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/state was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/next was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/min_corr was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/max_corr was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/min_time was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/max_time was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/final_time was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_PLL/look was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_SFD_CORR/csum was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_PREAMBLE_CORR/csum was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/clk was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/preamble_match was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/sfd_match was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/set_ferr was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/data_done was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/slow_sample_count was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/cardet was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/bit_count_reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/sample_count_reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/slow_sample_reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/clr_ferr was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/enable_pll was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/enable_data was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_FSM/U_DETECT/state was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ERROR/clk was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ERROR/set_ferr was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ERROR/clr_ferr was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ERROR/reset was not found in the design.
WARNING: Simulation object /mx_rcvr_test/DUV/U_ERROR/ferr was not found in the design.
open_wave_config C:/Users/flynng/Desktop/ECE491/5lab/tx_rx_test_behav.wcfg
WARNING: Simulation object /tx_rx_test/state was not found in the design.
WARNING: Simulation object /tx_rx_test/clk_1 was not found in the design.
WARNING: Simulation object /tx_rx_test/clk_2 was not found in the design.
WARNING: Simulation object /tx_rx_test/reset was not found in the design.
WARNING: Simulation object /tx_rx_test/send was not found in the design.
WARNING: Simulation object /tx_rx_test/rdy was not found in the design.
WARNING: Simulation object /tx_rx_test/rxd was not found in the design.
WARNING: Simulation object /tx_rx_test/txd was not found in the design.
WARNING: Simulation object /tx_rx_test/cardet was not found in the design.
WARNING: Simulation object /tx_rx_test/write was not found in the design.
WARNING: Simulation object /tx_rx_test/error was not found in the design.
WARNING: Simulation object /tx_rx_test/data_out was not found in the design.
WARNING: Simulation object /tx_rx_test/data_in was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_TX/U_TX/enb was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_TX/U_TX/send was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_TX/baud was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_TX/txd_nrz was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_TX/U_TX/saved_data was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_TX/U_TX/state was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DETECT/state was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DETECT/preamble_match was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DETECT/sfd_match was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_PREAMBLE_CORR/csum was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_SFD_CORR/csum was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/clk was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/reset was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/data_bit was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/enable_pll was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/sample_count was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/current_corr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/sample_inc was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/sample_dec was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/state was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/next was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/min_corr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/max_corr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/min_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/max_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/final_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/update_min_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/update_max_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/update_min_corr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/update_max_corr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/update_final_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/next_min_corr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/next_max_corr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/next_min_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/next_max_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/next_final_time was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_PLL/look was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/state was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/clk was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/reset was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/match_one was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/match_zero was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/match_idle was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/match_error was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/enable_data was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/sample_count was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/bit_count was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/data_bit was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/store_bit was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/store_byte was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/set_ferr was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/write was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/data_done was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/sample_count_reset was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_FSM/U_DATA/look was not found in the design.
WARNING: Simulation object /tx_rx_test/DUV_RX/U_DATA/reset was not found in the design.
source mx_test_tx_rx_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
START: Checking preamble at time 100.
OK: Checking preamble (1 tests passed)
START: mxTest send 1 byte at time 141365.
OK: mxTest send 1 byte (1 tests passed)
START: mxTest send 29 byte at time 669305.
OK: mxTest send 29 byte (29 tests passed)

Tesbench Complete.
No errors in 31 tests. :)
$finish called at time : 5808215 ns : File "C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sim_1/new/mx_test_tx_rx_test.sv" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mx_test_tx_rx_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 889.738 ; gain = 6.223
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 889.738 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 12:46:03 2016...
