

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0'
================================================================
* Date:           Tue Oct 25 22:21:35 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.880|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.88>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3 'read' 'data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %data_V_read_1 to i44" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 4 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (3.88ns)   --->   "%mul_ln728 = mul i44 %sext_ln1118, 15754" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 5 'mul' 'mul_ln728' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (3.88ns)   --->   "%mul_ln728_1 = mul i44 %sext_ln1118, 16104" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 6 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (3.88ns)   --->   "%mul_ln728_2 = mul i44 %sext_ln1118, 13058" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 7 'mul' 'mul_ln728_2' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (3.88ns)   --->   "%mul_ln728_3 = mul i44 %sext_ln1118, -8529" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 8 'mul' 'mul_ln728_3' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str43)" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 9 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 10 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 4, [4 x i8]* @p_str25, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_mult.h:81->firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 11 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str43, i32 %tmp)" [firmware/nnet_utils/nnet_dense_latency.h:59]   --->   Operation 12 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str19) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:85]   --->   Operation 13 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = call i52 @_ssdm_op_BitConcatenate.i52.i44.i8(i44 %mul_ln728, i8 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i52 @_ssdm_op_BitConcatenate.i52.i44.i8(i44 %mul_ln728_1, i8 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 15 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i52 @_ssdm_op_BitConcatenate.i52.i44.i8(i44 %mul_ln728_2, i8 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 16 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i52 @_ssdm_op_BitConcatenate.i52.i44.i8(i44 %mul_ln728_3, i8 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 17 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str22) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:109]   --->   Operation 18 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.30ns)   --->   "%p_Val2_s = add i52 %shl_ln, -22677427322880" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 19 'add' 'p_Val2_s' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.30ns)   --->   "%acc_1_V = add i52 %shl_ln728_1, -19808389169152" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 20 'add' 'acc_1_V' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.30ns)   --->   "%acc_2_V = add i52 %shl_ln728_2, 21990232555520" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 21 'add' 'acc_2_V' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.30ns)   --->   "%acc_3_V = add i52 %shl_ln728_3, -16922171146240" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 22 'add' 'acc_3_V' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i23 @_ssdm_op_PartSelect.i23.i52.i32.i32(i52 %p_Val2_s, i32 29, i32 51)" [firmware/nnet_utils/nnet_mult.h:117->firmware/nnet_utils/nnet_dense_latency.h:125]   --->   Operation 23 'partselect' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i23 @_ssdm_op_PartSelect.i23.i52.i32.i32(i52 %acc_1_V, i32 29, i32 51)" [firmware/nnet_utils/nnet_mult.h:117->firmware/nnet_utils/nnet_dense_latency.h:125]   --->   Operation 24 'partselect' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i23 @_ssdm_op_PartSelect.i23.i52.i32.i32(i52 %acc_2_V, i32 29, i32 51)" [firmware/nnet_utils/nnet_mult.h:117->firmware/nnet_utils/nnet_dense_latency.h:125]   --->   Operation 25 'partselect' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i23 @_ssdm_op_PartSelect.i23.i52.i32.i32(i52 %acc_3_V, i32 29, i32 51)" [firmware/nnet_utils/nnet_mult.h:117->firmware/nnet_utils/nnet_dense_latency.h:125]   --->   Operation 26 'partselect' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i23, i23, i23, i23 } undef, i23 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_dense_latency.h:127]   --->   Operation 27 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i23, i23, i23, i23 } %mrv, i23 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_dense_latency.h:127]   --->   Operation 28 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i23, i23, i23, i23 } %mrv_1, i23 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_dense_latency.h:127]   --->   Operation 29 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i23, i23, i23, i23 } %mrv_2, i23 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_dense_latency.h:127]   --->   Operation 30 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret { i23, i23, i23, i23 } %mrv_3" [firmware/nnet_utils/nnet_dense_latency.h:127]   --->   Operation 31 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_1          (read             ) [ 000]
sext_ln1118            (sext             ) [ 000]
mul_ln728              (mul              ) [ 011]
mul_ln728_1            (mul              ) [ 011]
mul_ln728_2            (mul              ) [ 011]
mul_ln728_3            (mul              ) [ 011]
tmp                    (specregionbegin  ) [ 000]
specpipeline_ln49      (specpipeline     ) [ 000]
specresourcelimit_ln81 (specresourcelimit) [ 000]
empty                  (specregionend    ) [ 000]
specloopname_ln85      (specloopname     ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
shl_ln728_1            (bitconcatenate   ) [ 000]
shl_ln728_2            (bitconcatenate   ) [ 000]
shl_ln728_3            (bitconcatenate   ) [ 000]
specloopname_ln109     (specloopname     ) [ 000]
p_Val2_s               (add              ) [ 000]
acc_1_V                (add              ) [ 000]
acc_2_V                (add              ) [ 000]
acc_3_V                (add              ) [ 000]
res_0_V_write_assign   (partselect       ) [ 000]
res_1_V_write_assign   (partselect       ) [ 000]
res_2_V_write_assign   (partselect       ) [ 000]
res_3_V_write_assign   (partselect       ) [ 000]
mrv                    (insertvalue      ) [ 000]
mrv_1                  (insertvalue      ) [ 000]
mrv_2                  (insertvalue      ) [ 000]
mrv_3                  (insertvalue      ) [ 000]
ret_ln127              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i44.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="data_V_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="mul_ln728_2_fu_64">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="15" slack="0"/>
<pin id="142" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_2/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="mul_ln728_fu_65">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="15" slack="0"/>
<pin id="134" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mul_ln728_3_fu_66">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="15" slack="0"/>
<pin id="146" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_3/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="mul_ln728_1_fu_67">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="15" slack="0"/>
<pin id="138" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_1/1 "/>
</bind>
</comp>

<comp id="148" class="1005" name="mul_ln728_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="44" slack="1"/>
<pin id="150" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728 "/>
</bind>
</comp>

<comp id="152" class="1005" name="mul_ln728_1_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="44" slack="1"/>
<pin id="154" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728_1 "/>
</bind>
</comp>

<comp id="156" class="1005" name="mul_ln728_2_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="44" slack="1"/>
<pin id="158" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728_2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="mul_ln728_3_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="44" slack="1"/>
<pin id="162" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728_3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sext_ln1118_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="shl_ln_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="52" slack="0"/>
<pin id="175" dir="0" index="1" bw="44" slack="1"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="shl_ln728_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="52" slack="0"/>
<pin id="183" dir="0" index="1" bw="44" slack="1"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="shl_ln728_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="52" slack="0"/>
<pin id="191" dir="0" index="1" bw="44" slack="1"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="shl_ln728_3_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="52" slack="0"/>
<pin id="199" dir="0" index="1" bw="44" slack="1"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_3/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_Val2_s_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="52" slack="0"/>
<pin id="207" dir="0" index="1" bw="46" slack="0"/>
<pin id="208" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="acc_1_V_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="52" slack="0"/>
<pin id="213" dir="0" index="1" bw="46" slack="0"/>
<pin id="214" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_V/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="acc_2_V_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="52" slack="0"/>
<pin id="219" dir="0" index="1" bw="46" slack="0"/>
<pin id="220" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2_V/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="acc_3_V_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="52" slack="0"/>
<pin id="225" dir="0" index="1" bw="45" slack="0"/>
<pin id="226" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_3_V/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="res_0_V_write_assign_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="23" slack="0"/>
<pin id="231" dir="0" index="1" bw="52" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="0" index="3" bw="7" slack="0"/>
<pin id="234" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_0_V_write_assign/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="res_1_V_write_assign_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="23" slack="0"/>
<pin id="241" dir="0" index="1" bw="52" slack="0"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="0" index="3" bw="7" slack="0"/>
<pin id="244" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_1_V_write_assign/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="res_2_V_write_assign_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="23" slack="0"/>
<pin id="251" dir="0" index="1" bw="52" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="0" index="3" bw="7" slack="0"/>
<pin id="254" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_2_V_write_assign/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="res_3_V_write_assign_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="23" slack="0"/>
<pin id="261" dir="0" index="1" bw="52" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="0" index="3" bw="7" slack="0"/>
<pin id="264" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_3_V_write_assign/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="mrv_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="92" slack="0"/>
<pin id="271" dir="0" index="1" bw="23" slack="0"/>
<pin id="272" dir="1" index="2" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="mrv_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="92" slack="0"/>
<pin id="277" dir="0" index="1" bw="23" slack="0"/>
<pin id="278" dir="1" index="2" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="mrv_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="92" slack="0"/>
<pin id="283" dir="0" index="1" bw="23" slack="0"/>
<pin id="284" dir="1" index="2" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="mrv_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="92" slack="0"/>
<pin id="289" dir="0" index="1" bw="23" slack="0"/>
<pin id="290" dir="1" index="2" bw="92" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="151"><net_src comp="65" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="67" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="64" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="66" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="58" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="171"><net_src comp="165" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="148" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="152" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="156" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="160" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="173" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="181" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="189" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="197" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="205" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="211" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="217" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="223" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="52" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="229" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="239" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="249" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="259" pin="4"/><net_sink comp="287" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0 : data_V_read | {1 }
  - Chain level:
	State 1
		mul_ln728 : 1
		mul_ln728_1 : 1
		mul_ln728_2 : 1
		mul_ln728_3 : 1
	State 2
		empty : 1
		p_Val2_s : 1
		acc_1_V : 1
		acc_2_V : 1
		acc_3_V : 1
		res_0_V_write_assign : 2
		res_1_V_write_assign : 2
		res_2_V_write_assign : 2
		res_3_V_write_assign : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		ret_ln127 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_205       |    0    |    0    |    59   |
|    add   |        acc_1_V_fu_211       |    0    |    0    |    59   |
|          |        acc_2_V_fu_217       |    0    |    0    |    59   |
|          |        acc_3_V_fu_223       |    0    |    0    |    59   |
|----------|-----------------------------|---------|---------|---------|
|          |      mul_ln728_2_fu_64      |    2    |    0    |    20   |
|    mul   |       mul_ln728_fu_65       |    2    |    0    |    20   |
|          |      mul_ln728_3_fu_66      |    2    |    0    |    20   |
|          |      mul_ln728_1_fu_67      |    2    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|   read   |   data_V_read_1_read_fu_58  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |      sext_ln1118_fu_165     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        shl_ln_fu_173        |    0    |    0    |    0    |
|bitconcatenate|      shl_ln728_1_fu_181     |    0    |    0    |    0    |
|          |      shl_ln728_2_fu_189     |    0    |    0    |    0    |
|          |      shl_ln728_3_fu_197     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | res_0_V_write_assign_fu_229 |    0    |    0    |    0    |
|partselect| res_1_V_write_assign_fu_239 |    0    |    0    |    0    |
|          | res_2_V_write_assign_fu_249 |    0    |    0    |    0    |
|          | res_3_V_write_assign_fu_259 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          mrv_fu_269         |    0    |    0    |    0    |
|insertvalue|         mrv_1_fu_275        |    0    |    0    |    0    |
|          |         mrv_2_fu_281        |    0    |    0    |    0    |
|          |         mrv_3_fu_287        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    8    |    0    |   316   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|mul_ln728_1_reg_152|   44   |
|mul_ln728_2_reg_156|   44   |
|mul_ln728_3_reg_160|   44   |
| mul_ln728_reg_148 |   44   |
+-------------------+--------+
|       Total       |   176  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |    0   |   316  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   176  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   176  |   316  |
+-----------+--------+--------+--------+
