#--------------------------------------------------------------------------------
# Auto-generated by Migen (5585912) & LiteX (e637aa65) on 2019-08-04 04:01:07
#--------------------------------------------------------------------------------
csr_base,ctrl,0x82000000,,
csr_base,hdmi_in0,0x82007800,,
csr_base,hdmi_in1,0x82008800,,
csr_base,hdmi_out0,0x82006800,,
csr_base,hdmi_out1,0x82007000,,
csr_base,info,0x82006000,,
csr_base,sdram,0x82004000,,
csr_base,spiflash,0x82005000,,
csr_base,timer0,0x82002800,,
csr_base,uart,0x82001800,,
csr_base,uart_phy,0x82001000,,
csr_base,hdmi_in0_edid_mem,0x82008000,,
csr_base,hdmi_in1_edid_mem,0x82009000,,
csr_base,identifier_mem,0x82002000,,
csr_register,ctrl_reset,0x82000000,1,rw
csr_register,ctrl_scratch,0x82000004,4,rw
csr_register,ctrl_bus_errors,0x82000014,4,ro
csr_register,hdmi_in0_edid_hpd_notif,0x82007800,1,ro
csr_register,hdmi_in0_edid_hpd_en,0x82007804,1,rw
csr_register,hdmi_in0_clocking_pll_reset,0x82007808,1,rw
csr_register,hdmi_in0_clocking_locked,0x8200780c,1,ro
csr_register,hdmi_in0_clocking_pll_adr,0x82007810,1,rw
csr_register,hdmi_in0_clocking_pll_dat_r,0x82007814,2,ro
csr_register,hdmi_in0_clocking_pll_dat_w,0x8200781c,2,rw
csr_register,hdmi_in0_clocking_pll_read,0x82007824,1,rw
csr_register,hdmi_in0_clocking_pll_write,0x82007828,1,rw
csr_register,hdmi_in0_clocking_pll_drdy,0x8200782c,1,ro
csr_register,hdmi_in0_data0_cap_dly_ctl,0x82007830,1,rw
csr_register,hdmi_in0_data0_cap_dly_busy,0x82007834,1,ro
csr_register,hdmi_in0_data0_cap_phase,0x82007838,1,ro
csr_register,hdmi_in0_data0_cap_phase_reset,0x8200783c,1,rw
csr_register,hdmi_in0_data0_charsync_char_synced,0x82007840,1,ro
csr_register,hdmi_in0_data0_charsync_ctl_pos,0x82007844,1,ro
csr_register,hdmi_in0_data0_wer_update,0x82007848,1,rw
csr_register,hdmi_in0_data0_wer_value,0x8200784c,3,ro
csr_register,hdmi_in0_data1_cap_dly_ctl,0x82007858,1,rw
csr_register,hdmi_in0_data1_cap_dly_busy,0x8200785c,1,ro
csr_register,hdmi_in0_data1_cap_phase,0x82007860,1,ro
csr_register,hdmi_in0_data1_cap_phase_reset,0x82007864,1,rw
csr_register,hdmi_in0_data1_charsync_char_synced,0x82007868,1,ro
csr_register,hdmi_in0_data1_charsync_ctl_pos,0x8200786c,1,ro
csr_register,hdmi_in0_data1_wer_update,0x82007870,1,rw
csr_register,hdmi_in0_data1_wer_value,0x82007874,3,ro
csr_register,hdmi_in0_data2_cap_dly_ctl,0x82007880,1,rw
csr_register,hdmi_in0_data2_cap_dly_busy,0x82007884,1,ro
csr_register,hdmi_in0_data2_cap_phase,0x82007888,1,ro
csr_register,hdmi_in0_data2_cap_phase_reset,0x8200788c,1,rw
csr_register,hdmi_in0_data2_charsync_char_synced,0x82007890,1,ro
csr_register,hdmi_in0_data2_charsync_ctl_pos,0x82007894,1,ro
csr_register,hdmi_in0_data2_wer_update,0x82007898,1,rw
csr_register,hdmi_in0_data2_wer_value,0x8200789c,3,ro
csr_register,hdmi_in0_chansync_channels_synced,0x820078a8,1,ro
csr_register,hdmi_in0_resdetection_hres,0x820078ac,2,ro
csr_register,hdmi_in0_resdetection_vres,0x820078b4,2,ro
csr_register,hdmi_in0_frame_overflow,0x820078bc,1,rw
csr_register,hdmi_in0_dma_frame_size,0x820078c0,4,rw
csr_register,hdmi_in0_dma_slot0_status,0x820078d0,1,rw
csr_register,hdmi_in0_dma_slot0_address,0x820078d4,4,rw
csr_register,hdmi_in0_dma_slot1_status,0x820078e4,1,rw
csr_register,hdmi_in0_dma_slot1_address,0x820078e8,4,rw
csr_register,hdmi_in0_dma_ev_status,0x820078f8,1,rw
csr_register,hdmi_in0_dma_ev_pending,0x820078fc,1,rw
csr_register,hdmi_in0_dma_ev_enable,0x82007900,1,rw
csr_register,hdmi_in1_edid_hpd_notif,0x82008800,1,ro
csr_register,hdmi_in1_edid_hpd_en,0x82008804,1,rw
csr_register,hdmi_in1_clocking_pll_reset,0x82008808,1,rw
csr_register,hdmi_in1_clocking_locked,0x8200880c,1,ro
csr_register,hdmi_in1_clocking_pll_adr,0x82008810,1,rw
csr_register,hdmi_in1_clocking_pll_dat_r,0x82008814,2,ro
csr_register,hdmi_in1_clocking_pll_dat_w,0x8200881c,2,rw
csr_register,hdmi_in1_clocking_pll_read,0x82008824,1,rw
csr_register,hdmi_in1_clocking_pll_write,0x82008828,1,rw
csr_register,hdmi_in1_clocking_pll_drdy,0x8200882c,1,ro
csr_register,hdmi_in1_data0_cap_dly_ctl,0x82008830,1,rw
csr_register,hdmi_in1_data0_cap_dly_busy,0x82008834,1,ro
csr_register,hdmi_in1_data0_cap_phase,0x82008838,1,ro
csr_register,hdmi_in1_data0_cap_phase_reset,0x8200883c,1,rw
csr_register,hdmi_in1_data0_charsync_char_synced,0x82008840,1,ro
csr_register,hdmi_in1_data0_charsync_ctl_pos,0x82008844,1,ro
csr_register,hdmi_in1_data0_wer_update,0x82008848,1,rw
csr_register,hdmi_in1_data0_wer_value,0x8200884c,3,ro
csr_register,hdmi_in1_data1_cap_dly_ctl,0x82008858,1,rw
csr_register,hdmi_in1_data1_cap_dly_busy,0x8200885c,1,ro
csr_register,hdmi_in1_data1_cap_phase,0x82008860,1,ro
csr_register,hdmi_in1_data1_cap_phase_reset,0x82008864,1,rw
csr_register,hdmi_in1_data1_charsync_char_synced,0x82008868,1,ro
csr_register,hdmi_in1_data1_charsync_ctl_pos,0x8200886c,1,ro
csr_register,hdmi_in1_data1_wer_update,0x82008870,1,rw
csr_register,hdmi_in1_data1_wer_value,0x82008874,3,ro
csr_register,hdmi_in1_data2_cap_dly_ctl,0x82008880,1,rw
csr_register,hdmi_in1_data2_cap_dly_busy,0x82008884,1,ro
csr_register,hdmi_in1_data2_cap_phase,0x82008888,1,ro
csr_register,hdmi_in1_data2_cap_phase_reset,0x8200888c,1,rw
csr_register,hdmi_in1_data2_charsync_char_synced,0x82008890,1,ro
csr_register,hdmi_in1_data2_charsync_ctl_pos,0x82008894,1,ro
csr_register,hdmi_in1_data2_wer_update,0x82008898,1,rw
csr_register,hdmi_in1_data2_wer_value,0x8200889c,3,ro
csr_register,hdmi_in1_chansync_channels_synced,0x820088a8,1,ro
csr_register,hdmi_in1_resdetection_hres,0x820088ac,2,ro
csr_register,hdmi_in1_resdetection_vres,0x820088b4,2,ro
csr_register,hdmi_in1_frame_overflow,0x820088bc,1,rw
csr_register,hdmi_in1_dma_frame_size,0x820088c0,4,rw
csr_register,hdmi_in1_dma_slot0_status,0x820088d0,1,rw
csr_register,hdmi_in1_dma_slot0_address,0x820088d4,4,rw
csr_register,hdmi_in1_dma_slot1_status,0x820088e4,1,rw
csr_register,hdmi_in1_dma_slot1_address,0x820088e8,4,rw
csr_register,hdmi_in1_dma_ev_status,0x820088f8,1,rw
csr_register,hdmi_in1_dma_ev_pending,0x820088fc,1,rw
csr_register,hdmi_in1_dma_ev_enable,0x82008900,1,rw
csr_register,hdmi_out0_core_underflow_enable,0x82006800,1,rw
csr_register,hdmi_out0_core_underflow_update,0x82006804,1,rw
csr_register,hdmi_out0_core_underflow_counter,0x82006808,4,ro
csr_register,hdmi_out0_core_initiator_enable,0x82006818,1,rw
csr_register,hdmi_out0_core_initiator_hres,0x8200681c,2,rw
csr_register,hdmi_out0_core_initiator_hsync_start,0x82006824,2,rw
csr_register,hdmi_out0_core_initiator_hsync_end,0x8200682c,2,rw
csr_register,hdmi_out0_core_initiator_hscan,0x82006834,2,rw
csr_register,hdmi_out0_core_initiator_vres,0x8200683c,2,rw
csr_register,hdmi_out0_core_initiator_vsync_start,0x82006844,2,rw
csr_register,hdmi_out0_core_initiator_vsync_end,0x8200684c,2,rw
csr_register,hdmi_out0_core_initiator_vscan,0x82006854,2,rw
csr_register,hdmi_out0_core_initiator_base,0x8200685c,4,rw
csr_register,hdmi_out0_core_initiator_length,0x8200686c,4,rw
csr_register,hdmi_out0_core_dma_delay_base,0x8200687c,4,rw
csr_register,hdmi_out0_driver_clocking_cmd_data,0x8200688c,2,rw
csr_register,hdmi_out0_driver_clocking_send_cmd_data,0x82006894,1,rw
csr_register,hdmi_out0_driver_clocking_send_go,0x82006898,1,rw
csr_register,hdmi_out0_driver_clocking_status,0x8200689c,1,ro
csr_register,hdmi_out0_driver_clocking_pll_reset,0x820068a0,1,rw
csr_register,hdmi_out0_driver_clocking_pll_adr,0x820068a4,1,rw
csr_register,hdmi_out0_driver_clocking_pll_dat_r,0x820068a8,2,ro
csr_register,hdmi_out0_driver_clocking_pll_dat_w,0x820068b0,2,rw
csr_register,hdmi_out0_driver_clocking_pll_read,0x820068b8,1,rw
csr_register,hdmi_out0_driver_clocking_pll_write,0x820068bc,1,rw
csr_register,hdmi_out0_driver_clocking_pll_drdy,0x820068c0,1,ro
csr_register,hdmi_out1_core_underflow_enable,0x82007000,1,rw
csr_register,hdmi_out1_core_underflow_update,0x82007004,1,rw
csr_register,hdmi_out1_core_underflow_counter,0x82007008,4,ro
csr_register,hdmi_out1_core_initiator_enable,0x82007018,1,rw
csr_register,hdmi_out1_core_initiator_hres,0x8200701c,2,rw
csr_register,hdmi_out1_core_initiator_hsync_start,0x82007024,2,rw
csr_register,hdmi_out1_core_initiator_hsync_end,0x8200702c,2,rw
csr_register,hdmi_out1_core_initiator_hscan,0x82007034,2,rw
csr_register,hdmi_out1_core_initiator_vres,0x8200703c,2,rw
csr_register,hdmi_out1_core_initiator_vsync_start,0x82007044,2,rw
csr_register,hdmi_out1_core_initiator_vsync_end,0x8200704c,2,rw
csr_register,hdmi_out1_core_initiator_vscan,0x82007054,2,rw
csr_register,hdmi_out1_core_initiator_base,0x8200705c,4,rw
csr_register,hdmi_out1_core_initiator_length,0x8200706c,4,rw
csr_register,hdmi_out1_core_dma_delay_base,0x8200707c,4,rw
csr_register,info_dna_id,0x82006000,8,ro
csr_register,info_git_commit,0x82006020,20,ro
csr_register,info_platform_platform,0x82006070,8,ro
csr_register,info_platform_target,0x82006090,8,ro
csr_register,sdram_dfii_control,0x82004000,1,rw
csr_register,sdram_dfii_pi0_command,0x82004004,1,rw
csr_register,sdram_dfii_pi0_command_issue,0x82004008,1,rw
csr_register,sdram_dfii_pi0_address,0x8200400c,2,rw
csr_register,sdram_dfii_pi0_baddress,0x82004014,1,rw
csr_register,sdram_dfii_pi0_wrdata,0x82004018,4,rw
csr_register,sdram_dfii_pi0_rddata,0x82004028,4,ro
csr_register,sdram_dfii_pi1_command,0x82004038,1,rw
csr_register,sdram_dfii_pi1_command_issue,0x8200403c,1,rw
csr_register,sdram_dfii_pi1_address,0x82004040,2,rw
csr_register,sdram_dfii_pi1_baddress,0x82004048,1,rw
csr_register,sdram_dfii_pi1_wrdata,0x8200404c,4,rw
csr_register,sdram_dfii_pi1_rddata,0x8200405c,4,ro
csr_register,sdram_controller_bandwidth_update,0x8200406c,1,rw
csr_register,sdram_controller_bandwidth_nreads,0x82004070,3,ro
csr_register,sdram_controller_bandwidth_nwrites,0x8200407c,3,ro
csr_register,sdram_controller_bandwidth_data_width,0x82004088,1,ro
csr_register,spiflash_bitbang,0x82005000,1,rw
csr_register,spiflash_miso,0x82005004,1,ro
csr_register,spiflash_bitbang_en,0x82005008,1,rw
csr_register,timer0_load,0x82002800,4,rw
csr_register,timer0_reload,0x82002810,4,rw
csr_register,timer0_en,0x82002820,1,rw
csr_register,timer0_update_value,0x82002824,1,rw
csr_register,timer0_value,0x82002828,4,ro
csr_register,timer0_ev_status,0x82002838,1,rw
csr_register,timer0_ev_pending,0x8200283c,1,rw
csr_register,timer0_ev_enable,0x82002840,1,rw
csr_register,uart_rxtx,0x82001800,1,rw
csr_register,uart_txfull,0x82001804,1,ro
csr_register,uart_rxempty,0x82001808,1,ro
csr_register,uart_ev_status,0x8200180c,1,rw
csr_register,uart_ev_pending,0x82001810,1,rw
csr_register,uart_ev_enable,0x82001814,1,rw
csr_register,uart_phy_tuning_word,0x82001000,4,rw
constant,hdmi_in0_interrupt,2,,
constant,hdmi_in1_interrupt,3,,
constant,timer0_interrupt,1,,
constant,uart_interrupt,0,,
constant,spiflash_page_size,256,,
constant,spiflash_sector_size,65536,,
constant,hdmi_in0_description,  Type A connector, marked as J1, on side with USB connectors.\r\n  To use J1, make sure:\r\n   * JP4 has a jumper (it connects / disconnects 5V to HDMI pin 18).\r\n   * JP2 (marked only as SDA/SCL - not to be confused with JP6 and JP6)\r\n     has *two* jumpers (horizontally).\r\n   * JP5 has a jumper (it enables the HDMI input buffer).\r\n,,
constant,hdmi_in0_mnemonic,J1,,
constant,hdmi_in1_description,  Type A connector, marked as J3, between audio connectors and\r\n  Ethernet RJ45 connector.\r\n  To use J3, make sure:\r\n  * JP8 has a jumper (it connects / disconnects 5V to HDMI pin 18)\r\n  * JP6 and JP7 do *not* have any jumpers (it connect J3's and J2's\r\n    EDID lines together).\r\n,,
constant,hdmi_in1_mnemonic,J3,,
constant,hdmi_out0_description,  Type A connector, marked as J2, next to the power connector.\r\n  To use J2, make sure:\r\n  * JP8 has a jumper (it connects / disconnects 5V to HDMI pin 18)\r\n  * JP6 and JP7 do *not* have any jumpers (it connect J3's and J2's\r\n    EDID lines together).\r\n,,
constant,hdmi_out0_mnemonic,J2,,
constant,hdmi_out1_description,  Micro-D connector, marked as JB, on the same side as switches\r\n  + LEDs but on the underside of the board below MOD connector.\r\n  Works as either output or input because it isn't buffered.\r\n  Also often referred to as 'JA'.\r\n,,
constant,hdmi_out1_mnemonic,JB,,
constant,hdmi_out0_driver_clocking_max_pix_clk,100000000,,
constant,hdmi_out0_driver_clocking_clkfx_md_max_1000,2000,,
constant,config_clock_frequency,75000000,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_type,LM32,,
constant,config_cpu_type_lm32,1,,
constant,config_csr_alignment,32,,
constant,config_csr_data_width,8,,
constant,config_l2_size,8192,,
constant,shadow_base,2147483648,,
constant,flash_boot_address,539000832,,
memory_region,rom,0x00000000,32768,
memory_region,sram,0x01000000,32768,
memory_region,csr,0x02000000,16777216,
memory_region,spiflash,0x20000000,16777216,
memory_region,main_ram,0x40000000,134217728,
