AR clock_gen behavioral "C:/Users/Ben/Desktop/Folders/FPGA/Projects/Current Projects/Systems/TestCPU1/Clock_Gen.vhd" sub00/vhpl13 1255933419
EN testcpu1_cntl NULL "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/TestCPU1_Cntl.vhd" sub00/vhpl00 1259011128
AR testcpu1 structural "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/TestCPU1.vhd" sub00/vhpl15 1259011139
AR testcpu1_regfile behavioral "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/TestCPU1_RegFile.vhd" sub00/vhpl05 1259011133
AR testcpu1_irom behavioral "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/TestCPU1_iRAM.vhd" sub00/vhpl11 1259011137
EN testcpu1_synthbench NULL "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/TestCPU1_SynthBench.vhd" sub00/vhpl16 1259011142
EN testcpu1_alu NULL "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/TestCPU1_ALU.vhd" sub00/vhpl02 1259011130
EN testcpu1_irom NULL "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/TestCPU1_iRAM.vhd" sub00/vhpl10 1259011136
EN testcpu1 NULL "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/TestCPU1.vhd" sub00/vhpl14 1259011138
AR testcpu1_outpins behavioral "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/TestCPU1_OutPins.vhd" sub00/vhpl09 1259011135
AR testcpu1_alu behavioral "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/TestCPU1_ALU.vhd" sub00/vhpl03 1259011131
EN testcpu1_outpins NULL "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/TestCPU1_OutPins.vhd" sub00/vhpl08 1259011134
AR testcpu1_dram behavioral "C:/Users/Ben/Desktop/Folders/FPGA/Projects/Current Projects/Systems/TestCPU1/TestCPU1_dRAM.vhd" sub00/vhpl07 1256496816
AR testcpu1_synthbench behavioral "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/TestCPU1_SynthBench.vhd" sub00/vhpl17 1259011143
AR testcpu1_cntl behavioral "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/TestCPU1_Cntl.vhd" sub00/vhpl01 1259011129
AR mrom behavioral "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/mROM.vhd" sub00/vhpl19 1259011141
EN testcpu1_dram NULL "C:/Users/Ben/Desktop/Folders/FPGA/Projects/Current Projects/Systems/TestCPU1/TestCPU1_dRAM.vhd" sub00/vhpl06 1256496815
EN testcpu1_regfile NULL "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/TestCPU1_RegFile.vhd" sub00/vhpl04 1259011132
EN mrom NULL "E:/FPGA/Projects/Current Projects/Systems/LCD_Control/mROM.vhd" sub00/vhpl18 1259011140
EN clock_gen NULL "C:/Users/Ben/Desktop/Folders/FPGA/Projects/Current Projects/Systems/TestCPU1/Clock_Gen.vhd" sub00/vhpl12 1255933418
