Efinity Synthesis report for project test_project
Version: 2024.1.163
Generated at: Oct 13, 2024 20:24:27
Copyright (C) 2013 - 2024  All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : top_module

### ### File List (begin) ### ### ###
/home/trinity/Downloads/efinity/2024.1/project/test_project/top_module.v
### ### File List (end) ### ### ###


### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 0
Total number of FFs with enable signals: 0
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 0
Total number of FFs with set/reset signals: 0
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                          FFs        ADDs        LUTs      RAMs DSP/MULTs
-----------------------         ---        ----        ----      ---- ---------
top_module:top_module          1(1)        0(0)        1(1)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

 Clock     Flip-Flops   Memory Ports    Multipliers
 -----     ----------   ------------    -----------
   clk              1              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T120F324
project : test_project
project-xml : /home/trinity/Downloads/efinity/2024.1/project/test_project/test_project.xml
root : top_module
I,include : /home/trinity/Downloads/efinity/2024.1/project/test_project
output-dir : /home/trinity/Downloads/efinity/2024.1/project/test_project/outflow
work-dir : /home/trinity/Downloads/efinity/2024.1/project/test_project/work_syn
write-efx-verilog : /home/trinity/Downloads/efinity/2024.1/project/test_project/outflow/test_project.map.v
binary-db : /home/trinity/Downloads/efinity/2024.1/project/test_project/outflow/test_project.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	3
OUTPUT PORTS    : 	1

EFX_LUT4        : 	1
   1-2  Inputs  : 	1
   3    Inputs  : 	0
   4    Inputs  : 	0
EFX_FF          : 	1
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 0s
Elapsed synthesis time : 0s
