// Seed: 3571520974
module module_0 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2,
    output reg   id_3
);
  logic id_4;
  assign id_3 = 1;
  logic id_5;
  logic id_6;
  initial begin
    id_3 <= 1'b0;
  end
  assign id_3 = id_2 + 1;
endmodule
