

================================================================
== Vitis HLS Report for 'bf_mult_2'
================================================================
* Date:           Thu Dec 26 18:43:07 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.956 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      650|    55406|  6.500 us|  0.554 ms|  650|  55406|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |      649|    55405|   4 ~ 342|          -|          -|   162|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_01 = alloca i32 1"   --->   Operation 8 'alloca' 'i_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_V_1_in_in = alloca i32 1"   --->   Operation 9 'alloca' 'tmp_V_1_in_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_V_1 = alloca i32 1"   --->   Operation 10 'alloca' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%z_V_write_assign = alloca i32 1"   --->   Operation 11 'alloca' 'z_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_V_read_1 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %x_V_read"   --->   Operation 12 'read' 'x_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_6_loc = alloca i64 1"   --->   Operation 13 'alloca' 'p_Val2_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i166 %x_V_read_1" [gf2_arithmetic.cpp:46]   --->   Operation 14 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i166 %x_V_read_1" [gf2_arithmetic.cpp:46]   --->   Operation 15 'trunc' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.27ns)   --->   "%tmp_V = select i1 %trunc_ln46_1, i166 %x_V_read_1, i166 0" [gf2_arithmetic.cpp:50]   --->   Operation 16 'select' 'tmp_V' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln56 = store i166 %tmp_V, i166 %z_V_write_assign" [gf2_arithmetic.cpp:56]   --->   Operation 17 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln56 = store i166 %tmp_V, i166 %tmp_V_1" [gf2_arithmetic.cpp:56]   --->   Operation 18 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln56 = store i166 %x_V_read_1, i166 %tmp_V_1_in_in" [gf2_arithmetic.cpp:56]   --->   Operation 19 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln56 = store i8 1, i8 %i_01" [gf2_arithmetic.cpp:56]   --->   Operation 20 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln56 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit" [gf2_arithmetic.cpp:56]   --->   Operation 21 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_V_1_in_in_load = load i166 %tmp_V_1_in_in" [gf2_arithmetic.cpp:49]   --->   Operation 22 'load' 'tmp_V_1_in_in_load' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.13>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i = load i8 %i_01" [gf2_arithmetic.cpp:56]   --->   Operation 23 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.55ns)   --->   "%icmp_ln56 = icmp_eq  i8 %i, i8 163" [gf2_arithmetic.cpp:56]   --->   Operation 24 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 162, i64 162, i64 162"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.split, void" [gf2_arithmetic.cpp:56]   --->   Operation 26 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [gf2_arithmetic.cpp:49]   --->   Operation 27 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_V_3 = shl i166 %tmp_V_1_in_in_load, i166 1"   --->   Operation 28 'shl' 'tmp_V_3' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %tmp_V_1_in_in_load, i32 162"   --->   Operation 29 'bitselect' 'tmp' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp, void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.split._Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit_crit_edge, void %.preheader3.preheader" [gf2_arithmetic.cpp:58]   --->   Operation 30 'br' 'br_ln58' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln58 = store i166 %tmp_V_3, i166 %tmp_V_1_in_in" [gf2_arithmetic.cpp:58]   --->   Operation 31 'store' 'store_ln58' <Predicate = (!icmp_ln56 & !tmp)> <Delay = 1.58>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln58 = br void %_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit" [gf2_arithmetic.cpp:58]   --->   Operation 32 'br' 'br_ln58' <Predicate = (!icmp_ln56 & !tmp)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (1.58ns)   --->   "%call_ln1026 = call void @bf_mult.2_Pipeline_VITIS_LOOP_33_1, i166 %tmp_V_3, i166 %tmp_V_1_in_in"   --->   Operation 33 'call' 'call_ln1026' <Predicate = (!icmp_ln56 & tmp)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%z_V_write_assign_load = load i166 %z_V_write_assign" [gf2_arithmetic.cpp:66]   --->   Operation 34 'load' 'z_V_write_assign_load' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln66 = ret i166 %z_V_write_assign_load" [gf2_arithmetic.cpp:66]   --->   Operation 35 'ret' 'ret_ln66' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.79>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln1026 = call void @bf_mult.2_Pipeline_VITIS_LOOP_33_1, i166 %tmp_V_3, i166 %tmp_V_1_in_in"   --->   Operation 36 'call' 'call_ln1026' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit"   --->   Operation 37 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln820 = zext i8 %i"   --->   Operation 38 'zext' 'zext_ln820' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln820 = shl i163 1, i163 %zext_ln820"   --->   Operation 39 'shl' 'shl_ln820' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln820 = and i163 %shl_ln820, i163 %trunc_ln46"   --->   Operation 40 'and' 'and_ln820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (3.79ns) (out node of the LUT)   --->   "%p_Result_s = icmp_eq  i163 %and_ln820, i163 0"   --->   Operation 41 'icmp' 'p_Result_s' <Predicate = true> <Delay = 3.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %p_Result_s, void %.preheader.preheader, void %_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit13" [gf2_arithmetic.cpp:61]   --->   Operation 42 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_V_1_in_in_load_1 = load i166 %tmp_V_1_in_in"   --->   Operation 43 'load' 'tmp_V_1_in_in_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_V_1_load = load i166 %tmp_V_1"   --->   Operation 44 'load' 'tmp_V_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (1.58ns)   --->   "%call_ln0 = call void @bf_mult.2_Pipeline_VITIS_LOOP_33_15, i166 %tmp_V_1_load, i166 %tmp_V_1_in_in_load_1, i166 %p_Val2_6_loc"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.55>
ST_6 : Operation 46 [1/2] (1.55ns)   --->   "%call_ln0 = call void @bf_mult.2_Pipeline_VITIS_LOOP_33_15, i166 %tmp_V_1_load, i166 %tmp_V_1_in_in_load_1, i166 %p_Val2_6_loc"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.50>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%p_Val2_6_loc_load = load i166 %p_Val2_6_loc"   --->   Operation 47 'load' 'p_Val2_6_loc_load' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i166 %p_Val2_6_loc_load, i166 %z_V_write_assign"   --->   Operation 48 'store' 'store_ln0' <Predicate = (!p_Result_s)> <Delay = 1.58>
ST_7 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i166 %p_Val2_6_loc_load, i166 %tmp_V_1"   --->   Operation 49 'store' 'store_ln0' <Predicate = (!p_Result_s)> <Delay = 1.58>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit13"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.91ns)   --->   "%i_15 = add i8 %i, i8 1" [gf2_arithmetic.cpp:56]   --->   Operation 51 'add' 'i_15' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln56 = store i8 %i_15, i8 %i_01" [gf2_arithmetic.cpp:56]   --->   Operation 52 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.87ns
The critical path consists of the following:
	wire read operation ('x.V') on port 'x_V_read' [6]  (0 ns)
	'select' operation ('tmp.V', gf2_arithmetic.cpp:50) [10]  (1.28 ns)
	'store' operation ('store_ln56', gf2_arithmetic.cpp:56) of variable 'tmp.V', gf2_arithmetic.cpp:50 on local variable 'z.V' [11]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.14ns
The critical path consists of the following:
	'shl' operation ('tmp.V') [24]  (0 ns)
	'store' operation ('store_ln58', gf2_arithmetic.cpp:58) of variable 'tmp.V' on local variable 'x.V' [28]  (1.59 ns)
	blocking operation 1.55 ns on control path)

 <State 4>: 3.8ns
The critical path consists of the following:
	'shl' operation ('shl_ln820') [35]  (0 ns)
	'and' operation ('and_ln820') [36]  (0 ns)
	'icmp' operation ('__Result__') [37]  (3.8 ns)

 <State 5>: 1.59ns
The critical path consists of the following:
	'load' operation ('tmp_V_1_in_in_load_1') on local variable 'x.V' [40]  (0 ns)
	'call' operation ('call_ln0') to 'bf_mult.2_Pipeline_VITIS_LOOP_33_15' [42]  (1.59 ns)

 <State 6>: 1.55ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'bf_mult.2_Pipeline_VITIS_LOOP_33_15' [42]  (1.55 ns)

 <State 7>: 3.5ns
The critical path consists of the following:
	'add' operation ('i', gf2_arithmetic.cpp:56) [48]  (1.92 ns)
	'store' operation ('store_ln56', gf2_arithmetic.cpp:56) of variable 'i', gf2_arithmetic.cpp:56 on local variable 'i' [49]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
