Coverage Report by file with details

=================================================================================
=== File: ALSU.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           50        50         0     100.0

================================Statement Details================================

Statement Coverage for file ALSU.sv --

    1                                                module ALSU(ALSU_if if_t,shift_reg_if sr_t);
    2                                                
    3                                                reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
    4                                                reg signed [1:0] cin_reg;
    5                                                reg [2:0] opcode_reg; 
    6                                                reg signed [2:0] A_reg, B_reg; //change to signed 
    7                                                reg signed [5:0] out_next;
    8                                                wire invalid_red_op, invalid_opcode, invalid;
    9                                                
    10                                               reg signed [5:0]out_shift_reg;
    11                                               
    12                                               //Invalid handling
    13              1                      47956     assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
    14              1                      45799     assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
    15              1                      10150     assign invalid = invalid_red_op | invalid_opcode;
    16                                               // instantiate Shift reg dut
    17                                               /*shift_reg SR(sr_t.serial_in(if_t.serial_in),sr_t.direction(if_t.direction),sr_t.mode(if_t.opcode[0]),sr_t.datain(if_t.out)
    18                                                           ,sr_t.dataout(out_shift_reg));*/
    19                                               
    20                                               assign sr_t.serial_in=serial_in_reg;
    21                                               assign sr_t.direction=direction_reg;
    22                                               assign sr_t.mode=opcode_reg[0];
    23              1                      37572     assign sr_t.datain=if_t.out;
    24              1                      40503     assign out_shift_reg=sr_t.dataout;
    25                                               
    26                                               //Registering input signals
    27              1                      50942     always @(posedge if_t.clk or posedge if_t.rst) begin
    28                                                 if(if_t.rst) begin
    29              1                       1941          cin_reg <= 0;
    30              1                       1941          red_op_B_reg <= 0;
    31              1                       1941          red_op_A_reg <= 0;
    32              1                       1941          bypass_B_reg <= 0;
    33              1                       1941          bypass_A_reg <= 0;
    34              1                       1941          direction_reg <= 0;
    35              1                       1941          serial_in_reg <= 0;
    36              1                       1941          opcode_reg <= 0;
    37              1                       1941          A_reg <= 0;
    38              1                       1941          B_reg <= 0;
    39                                               
    40                                                 end else begin
    41              1                      49001          cin_reg <= if_t.cin;
    42              1                      49001          red_op_B_reg <= if_t.red_op_B;
    43              1                      49001          red_op_A_reg <= if_t.red_op_A;
    44              1                      49001          bypass_B_reg <= if_t.bypass_B;
    45              1                      49001          bypass_A_reg <= if_t.bypass_A;
    46              1                      49001          direction_reg <= if_t.direction;
    47              1                      49001          serial_in_reg <= if_t.serial_in;
    48              1                      49001          opcode_reg <= if_t.opcode;
    49              1                      49001          A_reg <= if_t.A;
    50              1                      49001          B_reg <= if_t.B;
    51                                                  
    52                                                 end
    53                                               end
    54                                               
    55                                               //leds output blinking 
    56              1                      50942     always @(posedge if_t.clk or posedge if_t.rst) begin
    57                                                 if(if_t.rst) begin
    58              1                       1941          if_t.leds <= 0;
    59                                                 end else begin
    60                                                     if (invalid)
    61              1                       9012             if_t.leds <= ~if_t.leds;
    62                                                     else
    63              1                      39989             if_t.leds <= 0;
    64                                                 end
    65                                               end
    66                                               
    67                                               //ALSU output processing
    68              1                      50942     always @(posedge if_t.clk or posedge if_t.rst) begin
    69                                                
    70                                                 if(if_t.rst) begin
    71              1                       1941         if_t.out <= 0;
    72                                                 end
    73                                                 else begin
    74                                                   if (bypass_A_reg && bypass_B_reg)
    75              1                        171           if_t.out <= (if_t.INPUT_PRIORITY == "A")?A_reg: B_reg;
    76                                                   else if (bypass_A_reg)
    77              1                       1542           if_t.out <= A_reg;
    78                                                   else if (bypass_B_reg)
    79              1                       1637           if_t.out <= B_reg;
    80                                                   else if (invalid) // cahnge the priority of invalid bits after bypass_reg 
    81              1                       7318             if_t.out <= 0;
    82                                                   else begin
    83                                                       case (opcode_reg)
    84                                                         3'h0: begin //change Opcode to OR not AND
    85                                                           if (red_op_A_reg && red_op_B_reg)
    86              1                        313                   if_t.out <= (if_t.INPUT_PRIORITY == "A")? |A_reg: |B_reg;
    87                                                           else if (red_op_A_reg) 
    88              1                        226                   if_t.out <= |A_reg;
    89                                                           else if (red_op_B_reg)
    90              1                        274                   if_t.out <= |B_reg;
    91                                                           else 
    92              1                       7565                   if_t.out <= A_reg | B_reg;
    93                                                         end
    94                                                         3'h1: begin // change opcode to XOR not OR
    95                                                           if (red_op_A_reg && red_op_B_reg)
    96              1                        328                   if_t.out <= (if_t.INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
    97                                                           else if (red_op_A_reg) 
    98              1                        246                   if_t.out <= ^A_reg;
    99                                                           else if (red_op_B_reg)
    100             1                        246                   if_t.out <= ^B_reg;
    101                                                          else 
    102             1                       6632                   if_t.out <= A_reg ^ B_reg;
    103                                                        end
    104                                                        3'h2: begin //here we add condition to check full adder if ON or OFF
    105                                                          if(if_t.FULL_ADDER == "ON") 
    106             1                       5652                   if_t.out <= A_reg + B_reg+cin_reg;
    107                                                          else if(if_t.FULL_ADDER == "OFF") 
    108             1                          E                   if_t.out <= A_reg + B_reg;
    109                                                          
    110                                              
    111                                                        end
    112             1                       5606               3'h3: if_t.out <= A_reg * B_reg;
    113                                                        3'h4: begin //100
    114             1                       5606                   if_t.out <= out_shift_reg;
    115                                                        end
    116                                                        3'h5: begin//101        
    117             1                       5638                   if_t.out <= out_shift_reg;
    118                                                        end
    119             1                          1             default: if_t.out<=if_t.out;
    120                                                      endcase
    121                                                  end 
    122                                                end
    123             1                      50942       out_next<=if_t.out;
    124                                              end
    125                                              
    126                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        30        29         1      96.6

================================Branch Details================================

Branch Coverage for file ALSU.sv --

------------------------------------IF Branch------------------------------------
    28                                     50942     Count coming in to IF
    28              1                       1941       if(if_t.rst) begin
    40              1                      49001       end else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    57                                     50942     Count coming in to IF
    57              1                       1941       if(if_t.rst) begin
    59              1                      49001       end else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    60                                     49001     Count coming in to IF
    60              1                       9012           if (invalid)
    62              1                      39989           else
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    70                                     50942     Count coming in to IF
    70              1                       1941       if(if_t.rst) begin
    73              1                      49001       else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    74                                     49001     Count coming in to IF
    74              1                        171         if (bypass_A_reg && bypass_B_reg)
    76              1                       1542         else if (bypass_A_reg)
    78              1                       1637         else if (bypass_B_reg)
    80              1                       7318         else if (invalid) // cahnge the priority of invalid bits after bypass_reg 
    82              1                      38333         else begin
Branch totals: 5 hits of 5 branches = 100.0%

------------------------------------IF Branch------------------------------------
    75                                       171     Count coming in to IF
    75              1                      E-hit           if_t.out <= (if_t.INPUT_PRIORITY == "A")?A_reg: B_reg;
    75              2                          E           if_t.out <= (if_t.INPUT_PRIORITY == "A")?A_reg: B_reg;
Branch totals: 0 hits of 0 branches = 100.0%

------------------------------------CASE Branch------------------------------------
    83                                     38333     Count coming in to CASE
    84              1                       8378               3'h0: begin //change Opcode to OR not AND
    94              1                       7452               3'h1: begin // change opcode to XOR not OR
    104             1                       5652               3'h2: begin //here we add condition to check full adder if ON or OFF
    112             1                       5606               3'h3: if_t.out <= A_reg * B_reg;
    113             1                       5606               3'h4: begin //100
    116             1                       5638               3'h5: begin//101        
    119             1                          1             default: if_t.out<=if_t.out;
Branch totals: 7 hits of 7 branches = 100.0%

------------------------------------IF Branch------------------------------------
    85                                      8378     Count coming in to IF
    85              1                        313                 if (red_op_A_reg && red_op_B_reg)
    87              1                        226                 else if (red_op_A_reg) 
    89              1                        274                 else if (red_op_B_reg)
    91              1                       7565                 else 
Branch totals: 4 hits of 4 branches = 100.0%

------------------------------------IF Branch------------------------------------
    86                                       313     Count coming in to IF
    86              1                      E-hit                   if_t.out <= (if_t.INPUT_PRIORITY == "A")? |A_reg: |B_reg;
    86              2                          E                   if_t.out <= (if_t.INPUT_PRIORITY == "A")? |A_reg: |B_reg;
Branch totals: 0 hits of 0 branches = 100.0%

------------------------------------IF Branch------------------------------------
    95                                      7452     Count coming in to IF
    95              1                        328                 if (red_op_A_reg && red_op_B_reg)
    97              1                        246                 else if (red_op_A_reg) 
    99              1                        246                 else if (red_op_B_reg)
    101             1                       6632                 else 
Branch totals: 4 hits of 4 branches = 100.0%

------------------------------------IF Branch------------------------------------
    96                                       328     Count coming in to IF
    96              1                      E-hit                   if_t.out <= (if_t.INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
    96              2                          E                   if_t.out <= (if_t.INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
Branch totals: 0 hits of 0 branches = 100.0%

------------------------------------IF Branch------------------------------------
    105                                     5652     Count coming in to IF
    105             1                       5652                 if(if_t.FULL_ADDER == "ON") 
    107             1                          E                 else if(if_t.FULL_ADDER == "OFF") 
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              6         6         0     100.0

================================Condition Details================================

Condition Coverage for file ALSU.sv --

----------------Focused Condition View-------------------
Line       74 Item    1  (bypass_A_reg && bypass_B_reg)
Condition totals: 2 of 2 input terms covered = 100.0%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  bypass_A_reg         Y
  bypass_B_reg         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  bypass_A_reg_0        -                             
  Row   2:          1  bypass_A_reg_1        bypass_B_reg                  
  Row   3:          1  bypass_B_reg_0        bypass_A_reg                  
  Row   4:          1  bypass_B_reg_1        bypass_A_reg                  

----------------Focused Condition View-------------------
Line       85 Item    1  (red_op_A_reg && red_op_B_reg)
Condition totals: 2 of 2 input terms covered = 100.0%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  red_op_A_reg         Y
  red_op_B_reg         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  red_op_A_reg_0        -                             
  Row   2:          1  red_op_A_reg_1        red_op_B_reg                  
  Row   3:          1  red_op_B_reg_0        red_op_A_reg                  
  Row   4:          1  red_op_B_reg_1        red_op_A_reg                  

----------------Focused Condition View-------------------
Line       95 Item    1  (red_op_A_reg && red_op_B_reg)
Condition totals: 2 of 2 input terms covered = 100.0%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  red_op_A_reg         Y
  red_op_B_reg         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  red_op_A_reg_0        -                             
  Row   2:          1  red_op_A_reg_1        red_op_B_reg                  
  Row   3:          1  red_op_B_reg_0        red_op_A_reg                  
  Row   4:          1  red_op_B_reg_1        red_op_A_reg                  


Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             8         8         0     100.0

================================Expression Details================================

Expression Coverage for file ALSU.sv --

----------------Focused Expression View-----------------
Line       13 Item    1  ((red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]))
Expression totals: 4 of 4 input terms covered = 100.0%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   red_op_A_reg         Y
   red_op_B_reg         Y
  opcode_reg[1]         Y
  opcode_reg[2]         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  red_op_A_reg_0        ((opcode_reg[1] | opcode_reg[2]) && ~red_op_B_reg)
  Row   2:          1  red_op_A_reg_1        ((opcode_reg[1] | opcode_reg[2]) && ~red_op_B_reg)
  Row   3:          1  red_op_B_reg_0        ((opcode_reg[1] | opcode_reg[2]) && ~red_op_A_reg)
  Row   4:          1  red_op_B_reg_1        ((opcode_reg[1] | opcode_reg[2]) && ~red_op_A_reg)
  Row   5:          1  opcode_reg[1]_0       ((red_op_A_reg | red_op_B_reg) && ~opcode_reg[2])
  Row   6:          1  opcode_reg[1]_1       ((red_op_A_reg | red_op_B_reg) && ~opcode_reg[2])
  Row   7:          1  opcode_reg[2]_0       ((red_op_A_reg | red_op_B_reg) && ~opcode_reg[1])
  Row   8:          1  opcode_reg[2]_1       ((red_op_A_reg | red_op_B_reg) && ~opcode_reg[1])

----------------Focused Expression View-----------------
Line       14 Item    1  (opcode_reg[1] & opcode_reg[2])
Expression totals: 2 of 2 input terms covered = 100.0%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  opcode_reg[1]         Y
  opcode_reg[2]         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  opcode_reg[1]_0       opcode_reg[2]                 
  Row   2:          1  opcode_reg[1]_1       opcode_reg[2]                 
  Row   3:          1  opcode_reg[2]_0       opcode_reg[1]                 
  Row   4:          1  opcode_reg[2]_1       opcode_reg[1]                 

----------------Focused Expression View-----------------
Line       15 Item    1  (invalid_red_op | invalid_opcode)
Expression totals: 2 of 2 input terms covered = 100.0%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  invalid_red_op         Y
  invalid_opcode         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  invalid_red_op_0      ~invalid_opcode               
  Row   2:          1  invalid_red_op_1      ~invalid_opcode               
  Row   3:          1  invalid_opcode_0      ~invalid_red_op               
  Row   4:          1  invalid_opcode_1      ~invalid_red_op               


FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                     64        64         0     100.0

================================Toggle Details================================

Toggle Coverage for File ALSU.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------
          3                          serial_in_reg           1           1      100.00 
          3                           red_op_B_reg           1           1      100.00 
          3                           red_op_A_reg           1           1      100.00 
          3                          direction_reg           1           1      100.00 
          3                           bypass_B_reg           1           1      100.00 
          3                           bypass_A_reg           1           1      100.00 
          4                             cin_reg[1]           1           1      100.00 
          4                             cin_reg[0]           1           1      100.00 
          5                          opcode_reg[2]           1           1      100.00 
          5                          opcode_reg[1]           1           1      100.00 
          5                          opcode_reg[0]           1           1      100.00 
          6                               B_reg[2]           1           1      100.00 
          6                               B_reg[1]           1           1      100.00 
          6                               B_reg[0]           1           1      100.00 
          6                               A_reg[2]           1           1      100.00 
          6                               A_reg[1]           1           1      100.00 
          6                               A_reg[0]           1           1      100.00 
          7                            out_next[5]           1           1      100.00 
          7                            out_next[4]           1           1      100.00 
          7                            out_next[3]           1           1      100.00 
          7                            out_next[2]           1           1      100.00 
          7                            out_next[1]           1           1      100.00 
          7                            out_next[0]           1           1      100.00 
          8                         invalid_red_op           1           1      100.00 
          8                         invalid_opcode           1           1      100.00 
          8                                invalid           1           1      100.00 
         10                       out_shift_reg[5]           1           1      100.00 
         10                       out_shift_reg[4]           1           1      100.00 
         10                       out_shift_reg[3]           1           1      100.00 
         10                       out_shift_reg[2]           1           1      100.00 
         10                       out_shift_reg[1]           1           1      100.00 
         10                       out_shift_reg[0]           1           1      100.00 

Total Node Count     =         32 
Toggled Node Count   =         32 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (64 of 64 bins)

=================================================================================
=== File: ALSU_agent.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           16        13         3      81.2

================================Statement Details================================

Statement Coverage for file ALSU_agent.sv --

    1                                                package ALSU_agent_pkg;
    2                                                    import uvm_pkg::*;
    3                                                        `include "uvm_macros.svh"
    4                                                    import ALSU_monitor_pkg::*;
    5                                                    import ALSU_sequencer_pkg::*;
    6                                                    import ALSU_driver_pkg::*;
    7                                                    import ALSU_seq_item_pkg::*;
    8                                                    import config_object_pkg::*;
    9                                                
    10                                                   class  ALSU_agent extends uvm_agent;
    11              1                    ***0***             `uvm_component_utils(ALSU_agent);
    11              2                    ***0***     
    11              3                          2     
    12                                                       ALSU_mointor mon;
    13                                                       ALSU_sequencer sqr;
    14                                                       ALSU_driver driver;
    15                                                       ALSU_config cfg;
    16                                                       uvm_analysis_port #(seq_item) agt_p;
    17                                                       uvm_active_passive_enum is_active;
    18                                               
    19                                               
    20                                                       function new(string name ="agent",uvm_component parent=null);
    21              1                          1                 super.new(name,parent);
    22                                                       endfunction 
    23                                               
    24                                                       function void build_phase(uvm_phase phase);
    25              1                          1                 super.build_phase(phase);
    26                                               
    27              1                          1                 mon=ALSU_mointor::type_id::create("monitor",this);
    28              1                          1                 agt_p=new("agent port",this);
    29                                                           if(!uvm_config_db #(ALSU_config)::get(this,"","ALSU_cfg",cfg))
    30              1                    ***0***                     `uvm_fatal("build_phase","cant get ALSU virtual interface");
    31              1                          1                 is_active=cfg.is_active;
    32                                                           if(is_active==UVM_ACTIVE)begin            
    33              1                          1                     sqr=ALSU_sequencer::type_id::create("sequencer",this);
    34              1                          1                     driver=ALSU_driver::type_id::create("driver",this);
    35                                                           end
    36                                                       endfunction
    37                                               
    38                                                       function void connect_phase(uvm_phase phase);
    39              1                          1                 super.connect_phase(phase);
    40                                                           if(is_active==UVM_ACTIVE)begin            
    41              1                          1                     driver.vif=cfg.vif;
    42              1                          1                     driver.seq_item_port.connect(sqr.seq_item_export);
    43                                                           end
    44              1                          1                 mon.vif=cfg.vif;
    45              1                          1                 mon.mon_p.connect(agt_p);
    46                                                       endfunction
    47                                               
    48                                               
    49                                                   endclass //ALSU_if
    50                                               
    51                                                   
    52                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         8         3         5      37.5

================================Branch Details================================

Branch Coverage for file ALSU_agent.sv --

------------------------------------IF Branch------------------------------------
    29                                         1     Count coming in to IF
    29              1                    ***0***                 if(!uvm_config_db #(ALSU_config)::get(this,"","ALSU_cfg",cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    30                                   ***0***     Count coming in to IF
    30              1                    ***0***                     `uvm_fatal("build_phase","cant get ALSU virtual interface");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    32                                         1     Count coming in to IF
    32              1                          1                 if(is_active==UVM_ACTIVE)begin            
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    40                                         1     Count coming in to IF
    40              1                          1                 if(is_active==UVM_ACTIVE)begin            
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File ALSU_agent.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: ALSU_coverage.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           14        12         2      85.7

================================Statement Details================================

Statement Coverage for file ALSU_coverage.sv --

    1                                                package ALSU_coverage_pkg;
    2                                                    import uvm_pkg::*;
    3                                                        `include "uvm_macros.svh"
    4                                                    import ALSU_seq_item_pkg::*;
    5                                                            import constant_enums::*;
    6                                                
    7                                                    class ALSU_coverage extends uvm_component;
    8               1                    ***0***             `uvm_component_utils(ALSU_coverage);
    8               2                    ***0***     
    8               3                          2     
    9                                                        
    10                                                       seq_item item;
    11                                                       uvm_analysis_export #(seq_item)cov_ep;
    12                                                       uvm_tlm_analysis_fifo #(seq_item) cov_fifo;
    13                                               
    14                                                       covergroup cvr_gp;
    15                                               
    16                                                       CIN:coverpoint item.cin{
    17                                                           bins CIN0={0};
    18                                                           bins CIN1={1};
    19                                                           option.weight=0;
    20                                                       }
    21                                               
    22                                                       red_op_A:coverpoint item.red_op_A{
    23                                                           bins red_op_A0={0};
    24                                                           bins red_op_A1={1};
    25                                                           option.weight=0;
    26                                                       }
    27                                                       red_op_B:coverpoint item.red_op_B{
    28                                                           bins red_op_B0={0};
    29                                                           bins red_op_B1={1};
    30                                                           option.weight=0;
    31                                                       }
    32                                                       bypass_A:coverpoint item.bypass_A{
    33                                                           bins bypass_A0={0};
    34                                                           bins bypass_A1={1};
    35                                                           option.weight=0;
    36                                                       }
    37                                                       bypass_B:coverpoint item.bypass_B{
    38                                                           bins bypass_B0={0};
    39                                                           bins bypass_B1={1};
    40                                                           option.weight=0;
    41                                                       }
    42                                                       direction:coverpoint item.direction{
    43                                                           bins direction0={0};
    44                                                           bins direction1={1};
    45                                                           option.weight=0;
    46                                                       }
    47                                                       serial_in:coverpoint item.serial_in{
    48                                                           bins serial_in0={0};
    49                                                           bins serial_in1={1};
    50                                                           option.weight=0;
    51                                                       }
    52                                               
    53                                               
    54                                                       special:coverpoint item.opcode{
    55                                                           option.weight=0;
    56                                                           bins operataions[]={[OR:ROTATE]};
    57                                                       }
    58                                                       CB1:coverpoint item.A{
    59                                                           bins A_data_0={0};
    60                                                           bins A_data_max={MAXPOS};
    61                                                           bins A_data_min={MAXNEG};
    62                                                           bins A_data_walkingones[] ={3'b001,3'b010,3'b100} iff (item.red_op_A);
    63                                                           bins A_data_default=default;
    64                                                       }
    65                                                       CB2:coverpoint item.B{
    66                                                           bins B_data_0={0};
    67                                                           bins B_data_max={MAXPOS};
    68                                                           bins B_data_min={MAXNEG};
    69                                                           bins B_data_walkingones[] ={3'b001,3'b010,3'b100} iff (item.red_op_B);
    70                                                           bins B_data_default=default;
    71                                                       }
    72                                                       A_M:coverpoint item.opcode{
    73                                                           bins Bins_arith[] ={ADD,MULT};
    74                                                       }
    75                                                       CB3:coverpoint item.opcode{
    76                                                           bins Bins_shift[]={SHIFT,ROTATE};
    77                                                           bins Bins_arith[] ={ADD,MULT};
    78                                                           bins Bins_bitwise[] ={OR,XOR};
    79                                                           illegal_bins Bins_invalid ={INVALID6,INVALID7};
    80                                                           bins Bins_trans=(OR=>XOR=>ADD=>MULT=>SHIFT=>ROTATE);
    81                                                       }
    82                                                       //1
    83                                                       corner_case:cross A_M,CB2,CB1{
    84                                                           ignore_bins walkingA=binsof(CB1.A_data_walkingones) ;
    85                                                           ignore_bins walkingB=binsof(CB2.B_data_walkingones) ;
    86                                                       }
    87                                                       //2
    88                                                       Addation:cross CIN,special{
    89                                                           option.cross_auto_bin_max=0;
    90                                                           bins Add_cin0=binsof(special) intersect {ADD} && binsof(CIN.CIN0) ;
    91                                                           bins Add_cin1=binsof(special) intersect {ADD} && binsof(CIN.CIN1) ;
    92                                                       }
    93                                                       //3
    94                                                       shift:cross special,serial_in{
    95                                                           option.cross_auto_bin_max=0;
    96                                                           bins shift_Si0=binsof(special) intersect {SHIFT} && binsof(serial_in.serial_in0) ;
    97                                                           bins shift_Si1=binsof(special) intersect {SHIFT} && binsof(serial_in.serial_in0) ;
    98                                                       }
    99                                                       //4
    100                                                      shift_rotate:cross CB3,direction{
    101                                                          option.cross_auto_bin_max=0;
    102                                                          bins shu_rot_d0=binsof(CB3.Bins_shift) && binsof(direction.direction0) ;
    103                                                          bins shu_rot_d1=binsof(CB3.Bins_shift) && binsof(direction.direction1) ;
    104                                                      }
    105                                                      //5
    106                                                      walkingones:cross CB3,CB2,CB1{
    107                                                          option.cross_auto_bin_max=0;
    108                                                          bins arithA=binsof(CB3.Bins_bitwise) && binsof(CB2.B_data_0) &&binsof(CB1.A_data_walkingones) ;
    109                                                          bins arithB=binsof(CB3.Bins_bitwise) && binsof(CB1.A_data_0) &&binsof(CB2.B_data_walkingones) ;
    110                                                      }
    111                                                      invalidation:cross red_op_A,red_op_B,special{
    112                                              	    option.cross_auto_bin_max=0;
    113                                                          bins ROpA_notXoR=binsof(special) intersect{[ADD:ROTATE]} && binsof(red_op_A.red_op_A1)  ;
    114                                                          bins ROpB_notXoR=binsof(special) intersect{[ADD:ROTATE]} && binsof(red_op_B.red_op_B1)  ;
    115                                                      }
    116                                                  endgroup
    117                                              
    118                                                      function new(string name ="coverage",uvm_component parent=null);
    119             1                          1                 super.new(name,parent);
    120             1                          1                 cvr_gp=new();
    121                                                      endfunction 
    122                                              
    123                                              
    124                                                      function void build_phase(uvm_phase phase);
    125             1                          1                 super.build_phase(phase);
    126             1                          1                 cov_fifo=new("fifo",this);
    127             1                          1                 cov_ep=new("cov_export",this);
    128                                                      endfunction
    129                                              
    130                                                      function void connect_phase(uvm_phase phase);  
    131             1                          1                 super.connect_phase(phase);
    132             1                          1                 cov_ep.connect(cov_fifo.analysis_export);
    133                                                      endfunction
    134                                              
    135                                                      task run_phase(uvm_phase phase);  
    136             1                          1                 super.run_phase(phase);
    137             1                          1                 forever begin
    138             1                      50001                     cov_fifo.get(item);
    139             1                      50000                     cvr_gp.sample();
    140                                                          end
    141                                              
    142                                                      endtask
    143                                              
    144                                              
    145                                                  endclass //ALSU_if
    146                                              
    147                                                  
    148                                              endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File ALSU_coverage.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: ALSU_driver.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           21        19         2      90.4

================================Statement Details================================

Statement Coverage for file ALSU_driver.sv --

    1                                                package ALSU_driver_pkg;
    2                                                    import uvm_pkg::*;
    3                                                        `include "uvm_macros.svh"
    4                                                    import ALSU_seq_item_pkg::*;
    5                                                
    6                                                
    7                                                    class ALSU_driver extends uvm_driver #(seq_item);
    8               1                    ***0***             `uvm_component_utils(ALSU_driver);
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                                       virtual ALSU_if vif;
    11                                                       seq_item item;
    12                                               
    13                                                       function new(string name ="driver",uvm_component parent=null);
    14              1                          1                 super.new(name,parent);
    15                                                       endfunction 
    16                                               
    17                                                       task run_phase(uvm_phase phase);
    18              1                          1                 super.run_phase(phase);
    19              1                          1                 forever begin
    20              1                      50001                     item=seq_item::type_id::create("seq item");
    21              1                      50001                     seq_item_port.get_next_item(item);
    22              1                      50000                     vif.rst=item.rst;
    23              1                      50000                     vif.A=item.A;
    24              1                      50000                     vif.B=item.B;
    25              1                      50000                     vif.cin=item.cin;
    26              1                      50000                     vif.red_op_A=item.red_op_A;
    27              1                      50000                     vif.red_op_B=item.red_op_B;
    28              1                      50000                     vif.bypass_A=item.bypass_A;
    29              1                      50000                     vif.bypass_B=item.bypass_B;
    30              1                      50000                     vif.direction=item.direction;
    31              1                      50000                     vif.serial_in=item.serial_in;
    32              1                      50000                     vif.opcode=item.opcode;
    33              1                      50000                     @(negedge vif.clk);
    34              1                      50000                     seq_item_port.item_done();
    35                                                           end
    36                                                       endtask
    37                                               
    38                                                   endclass //ALSU_if
    39                                               
    40                                                   
    41                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File ALSU_driver.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: ALSU_env.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            9         7         2      77.7

================================Statement Details================================

Statement Coverage for file ALSU_env.sv --

    1                                                package ALSU_env_pkg;
    2                                                    import uvm_pkg::*;
    3                                                        `include "uvm_macros.svh"
    4                                                    import ALSU_coverage_pkg::*;    
    5                                                    import ALSU_agent_pkg::*;
    6                                                
    7                                                    class ALSU_env extends uvm_env;
    8               1                    ***0***             `uvm_component_utils(ALSU_env);
    8               2                    ***0***     
    8               3                          2     
    9                                                        ALSU_coverage cov;
    10                                                       ALSU_agent agt;
    11                                               
    12                                                       function new(string name ="env",uvm_component parent=null);
    13              1                          1                 super.new(name,parent);
    14                                                       endfunction 
    15                                               
    16                                                       function void build_phase(uvm_phase phase);
    17              1                          1                 super.build_phase(phase);
    18              1                          1                 cov=ALSU_coverage::type_id::create("coverage",this);
    19              1                          1                 agt=ALSU_agent::type_id::create("agent",this);
    20                                                       endfunction
    21                                               
    22                                                       function void connect_phase(uvm_phase phase);
    23              1                          1                 super.connect_phase(phase);
    24              1                          1                 agt.agt_p.connect(cov.cov_ep);
    25                                                       endfunction
    26                                               
    27                                                   endclass //ALSU_if
    28                                               
    29                                                   
    30                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File ALSU_env.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: ALSU_if.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            0         0         0     100.0
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                     80        80         0     100.0

================================Toggle Details================================

Toggle Coverage for File ALSU_if.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------
          3                                    clk           1           1      100.00 
          7                              serial_in           1           1      100.00 
          7                                    rst           1           1      100.00 
          7                               red_op_B           1           1      100.00 
          7                               red_op_A           1           1      100.00 
          7                              direction           1           1      100.00 
          7                               bypass_B           1           1      100.00 
          7                               bypass_A           1           1      100.00 
          8                                    cin           1           1      100.00 
          9                              opcode[2]           1           1      100.00 
          9                              opcode[1]           1           1      100.00 
          9                              opcode[0]           1           1      100.00 
         10                                   B[2]           1           1      100.00 
         10                                   B[1]           1           1      100.00 
         10                                   B[0]           1           1      100.00 
         10                                   A[2]           1           1      100.00 
         10                                   A[1]           1           1      100.00 
         10                                   A[0]           1           1      100.00 
         11                                leds[9]           1           1      100.00 
         11                                leds[8]           1           1      100.00 
         11                                leds[7]           1           1      100.00 
         11                                leds[6]           1           1      100.00 
         11                                leds[5]           1           1      100.00 
         11                                leds[4]           1           1      100.00 
         11                                leds[3]           1           1      100.00 
         11                                leds[2]           1           1      100.00 
         11                                leds[1]           1           1      100.00 
         11                               leds[15]           1           1      100.00 
         11                               leds[14]           1           1      100.00 
         11                               leds[13]           1           1      100.00 
         11                               leds[12]           1           1      100.00 
         11                               leds[11]           1           1      100.00 
         11                               leds[10]           1           1      100.00 
         11                                leds[0]           1           1      100.00 
         12                                 out[5]           1           1      100.00 
         12                                 out[4]           1           1      100.00 
         12                                 out[3]           1           1      100.00 
         12                                 out[2]           1           1      100.00 
         12                                 out[1]           1           1      100.00 
         12                                 out[0]           1           1      100.00 

Total Node Count     =         40 
Toggled Node Count   =         40 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (80 of 80 bins)

=================================================================================
=== File: ALSU_monitor.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           23        20         3      86.9

================================Statement Details================================

Statement Coverage for file ALSU_monitor.sv --

    1                                                package ALSU_monitor_pkg;
    2                                                    import uvm_pkg::*;
    3                                                        `include "uvm_macros.svh"
    4                                                    import ALSU_seq_item_pkg::*;    
    5                                                
    6                                                    class ALSU_mointor extends uvm_monitor ;
    7               1                    ***0***             `uvm_component_utils(ALSU_mointor);
    7               2                    ***0***     
    7               3                          2     
    8                                                        virtual ALSU_if vif;
    9                                                        seq_item item;
    10                                                       uvm_analysis_port #(seq_item) mon_p;
    11                                               
    12                                                       function new(string name ="",uvm_component parent=null);
    13              1                          1                 super.new(name,parent);
    14                                                       endfunction 
    15                                               
    16                                                       function void build_phase(uvm_phase phase);
    17              1                          1                 super.build_phase(phase);
    18              1                          1                 mon_p=new("alsu monitor port",this);
    19                                                       endfunction
    20                                               
    21                                                       task run_phase(uvm_phase phase);
    22              1                          1                 super.run_phase(phase);
    23              1                          1                 forever begin
    24              1                      50001                     item=seq_item::type_id::create("items recived");
    25              1                      50001                     @(negedge vif.clk);
    26              1                      50000                     item.rst=vif.rst;
    27              1                      50000                     item.A=vif.A;
    28              1                      50000                     item.B=vif.B;
    29              1                      50000                     item.cin=vif.cin;
    30              1                      50000                     item.red_op_A=vif.red_op_A;
    31              1                      50000                     item.red_op_B=vif.red_op_B;
    32              1                      50000                     item.bypass_A=vif.bypass_A;
    33              1                      50000                     item.bypass_B=vif.bypass_B;
    34              1                      50000                     item.direction=vif.direction;
    35              1                      50000                     item.serial_in=vif.serial_in;
    36              1                      50000                     item.opcode=vif.opcode;
    37              1                      50000                     mon_p.write(item);
    38              1                    ***0***                      `uvm_info("run_phase",item.convert2string(),UVM_HIGH);
    39                                                           end
    40                                                       endtask
    41                                               
    42                                               
    43                                               
    44                                                   endclass //ALSU_if
    45                                               
    46                                                   
    47                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ALSU_monitor.sv --

------------------------------------IF Branch------------------------------------
    38                                     50000     Count coming in to IF
    38              1                    ***0***                      `uvm_info("run_phase",item.convert2string(),UVM_HIGH);
                                           50000     All False Count
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File ALSU_monitor.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: ALSU_seq_item.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           14         4        10      28.5

================================Statement Details================================

Statement Coverage for file ALSU_seq_item.sv --

    1                                                package ALSU_seq_item_pkg;
    2                                                    import uvm_pkg::*;
    3                                                        `include "uvm_macros.svh"
    4                                                        import constant_enums::*;
    5                                                
    6                                                    class seq_item extends uvm_sequence_item;
    7               1                    ***0***             `uvm_object_utils(seq_item);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                      50000     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                      50000     
    7              10                    ***0***     
    8                                                        rand bit  clk, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
    9                                                        rand logic cin;
    10                                                       rand logic  [2:0] opcode;
    11                                                       rand bit signed [2:0] A, B;
    12                                                       bit signed [5:0] out;
    13                                                       bit [15:0] leds;
    14                                               
    15              1                     125002             bit [2:0] ones_number={3'b001,3'b010,3'b100};
    16                                                       rand bit [2:0] found,notfound;
    17                                                       rand corner_state_e a_state;
    18                                                       rand bit [2:0] rem_numbers;
    19                                                       rand Opcode_e arr[6];
    20                                                       function new(string name ="seq_item");
    21              1                     125002                 super.new(name);
    22                                                       endfunction 
    23                                               
    24                                                       function string convert2string();
    25              1                    ***0***                 return $sformatf("%s  reset =%0b cin=%0b ,red_op_A=%0b ,red_op_B=%0b ,bypass_A=%0b ,bypass_B=%0b ,
    26                                                           direction=%0b ,serial_in=%0b ,opcode=%0b ,A=%0b,B=%0b ,out =%0b,leds=%0b ",
    27                                                           super.convert2string(),rst,cin,red_op_A,red_op_B,bypass_A,bypass_B,direction,serial_in,opcode,A,B,out,leds);            
    28                                                       endfunction
    29                                               
    30                                                       function string convert2string_stimulus();
    31              1                    ***0***                 return $sformatf("%s  reset =%0b cin=%0b ,red_op_A=%0b ,red_op_B=%0b ,bypass_A=%0b ,bypass_B=%0b ,
    32                                                           direction=%0b ,serial_in=%0b ,opcode=%0b ,A=%0b,B=%0b",
    33                                                           super.convert2string(),rst,cin,red_op_A,red_op_B,bypass_A,bypass_B,direction,serial_in,opcode,A,B);              
    34                                                       endfunction
    35                                               
    36                                                       constraint x {
    37                                                           rem_numbers!= MAXPOS||MAXNEG||ZERO;
    38                                                           rst dist {1:=5 , 0:=95};
    39                                               
    40                                                           found inside {ones_number};
    41                                                           !(notfound inside {ones_number});
    42                                               
    43                                                           if (opcode ==ADD || opcode== MULT){
    44                                                               A dist {a_state:=80,rem_numbers:=20};
    45                                                               B dist {a_state:=80,rem_numbers:=20};
    46                                                           }
    47                                                           if (opcode ==OR || opcode== XOR ){
    48                                                               if(red_op_A){
    49                                                                   A dist {found:=80,notfound:=20};
    50                                                                   B==3'b000;  
    51                                                               }
    52                                                               else if (red_op_B){
    53                                                                   B dist {found:=80,notfound:=20};
    54                                                                   A==3'b000;
    55                                                               }
    56                                                           }
    57                                               
    58                                               
    59                                                           opcode dist {[OR:ROTATE]:=80,[INVALID6:INVALID7]};
    60                                               
    61                                                           bypass_A dist {0:=90,1:=10};
    62                                                           bypass_B dist {0:=90,1:=10};
    63                                                       }
    64                                                       constraint y{
    65                                                           unique{arr};
    66                                                           foreach(arr[i])
    67                                                               arr[i] inside {[OR:ROTATE]};
    68                                                       }
    69                                                   endclass //ALSU_if
    70                                               
    71                                                   
    72                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         2         8      20.0

================================Branch Details================================

Branch Coverage for file ALSU_seq_item.sv --

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                      50000     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(seq_item);
                                           50000     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(seq_item);
    7               4                    ***0***             `uvm_object_utils(seq_item);
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                      50000     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(seq_item);
                                           50000     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File ALSU_seq_item.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: ALSU_sequence.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           62        32        30      51.6

================================Statement Details================================

Statement Coverage for file ALSU_sequence.sv --

    1                                                package ALSU_sequence_pkg;
    2                                                    import uvm_pkg::*;
    3                                                        `include "uvm_macros.svh"
    4                                                    import ALSU_seq_item_pkg::*;
    5                                                
    6                                                    class reset_sequence extends uvm_sequence #(seq_item);
    7               1                    ***0***             `uvm_object_utils(reset_sequence);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                    ***0***     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                        function new(string name ="reset_sequence");
    10              1                          1                 super.new(name);
    11                                                       endfunction 
    12                                               
    13                                                       task body();
    14                                                           seq_item item;
    15              1                    ***0***                 item=seq_item::type_id::create("sequence reset");
    16              1                    ***0***                 start_item(item);
    17              1                    ***0***                 item.rst=1;
    18              1                    ***0***                 finish_item(item);
    19                                                       endtask
    20                                                   endclass //ALSU_if
    21                                               
    22                                                   class main_sequence extends uvm_sequence #(seq_item);
    23              1                    ***0***             `uvm_object_utils(main_sequence);
    23              2                    ***0***     
    23              3                    ***0***     
    23              4                    ***0***     
    23              5                    ***0***     
    23              6                          1     
    23              7                    ***0***     
    23              8                    ***0***     
    23              9                          1     
    23             10                    ***0***     
    24                                               
    25                                                       function new(string name ="main_sequence",uvm_component parent=null);
    26              1                          1                 super.new(name);
    27                                                       endfunction 
    28                                               
    29                                                       task body();
    30                                                           
    31              1                      20000                 repeat(20000)begin
    32                                                               seq_item item;
    33              1                      20000                     item=seq_item::type_id::create("sequence");
    34              1                      20000                     item.constraint_mode(0);
    35              1                      20000                     item.x.constraint_mode(1);
    36              1                      20000                     start_item(item);
    37                                                               assert(item.randomize());
    38              1                      20000                     finish_item(item);
    39                                                               
    40                                                           end
    41                                                       endtask
    42                                                   endclass //ALSU_if
    43                                               
    44                                                       class second_sequence extends uvm_sequence #(seq_item);
    45              1                    ***0***             `uvm_object_utils(second_sequence);
    45              2                    ***0***     
    45              3                    ***0***     
    45              4                    ***0***     
    45              5                    ***0***     
    45              6                          1     
    45              7                    ***0***     
    45              8                    ***0***     
    45              9                          1     
    45             10                    ***0***     
    46                                               
    47                                                       function new(string name ="second_sequence",uvm_component parent=null);
    48              1                          1                 super.new(name);
    49                                                       endfunction 
    50                                               
    51                                                       task body();
    52                                               
    53              1                          1                 for(int i=0;i<5000;i++)begin
    53              2                       5000     
    54                                                           seq_item item;
    55              1                       5000                 item=seq_item::type_id::create("sequence");
    56              1                       5000                 item.constraint_mode(0);
    57              1                       5000                 item.y.constraint_mode(1);
    58                                                           //start_item(item);
    59              1                       5000                 item.rst=0;item.bypass_A=0;item.bypass_B=0;item.red_op_A=0;item.red_op_B=0;
    59              2                       5000     
    59              3                       5000     
    59              4                       5000     
    59              5                       5000     
    60              1                       5000                 item.rst.rand_mode(0);item.bypass_A.rand_mode(0);item.bypass_B.rand_mode(0);item.red_op_A.rand_mode(0);
    60              2                       5000     
    60              3                       5000     
    60              4                       5000     
    61              1                       5000                 item.red_op_B.rand_mode(0);          
    62                                                           assert(item.randomize());
    63                                                           //if('{OR,XOR,ADD,MULT,SHIFT,ROTATE} ==item.arr)$display("@%0t the wanted sequence is %p",$time,tr.arr);
    64              1                      35000                     foreach(item.arr[j])begin
    65              1                      30000                         start_item(item);
    66              1                      30000                         item.opcode=item.arr[j];
    67              1                      30000                         finish_item(item);
    68                                                               end
    69                                                           end
    70                                                           
    71                                                       endtask
    72                                                   endclass //ALSU_if
    73                                               
    74                                                   
    75                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        30         4        26      13.3

================================Branch Details================================

Branch Coverage for file ALSU_sequence.sv --

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(reset_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(reset_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(reset_sequence);
    7               4                    ***0***             `uvm_object_utils(reset_sequence);
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(reset_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(reset_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              1                    ***0***             `uvm_object_utils(main_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    23                                         1     Count coming in to IF
    23              2                    ***0***             `uvm_object_utils(main_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              3                    ***0***             `uvm_object_utils(main_sequence);
    23              4                    ***0***             `uvm_object_utils(main_sequence);
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    23                                         1     Count coming in to IF
    23              5                    ***0***             `uvm_object_utils(main_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              6                    ***0***             `uvm_object_utils(main_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***             `uvm_object_utils(second_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    45                                         1     Count coming in to IF
    45              2                    ***0***             `uvm_object_utils(second_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              3                    ***0***             `uvm_object_utils(second_sequence);
    45              4                    ***0***             `uvm_object_utils(second_sequence);
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    45                                         1     Count coming in to IF
    45              5                    ***0***             `uvm_object_utils(second_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              6                    ***0***             `uvm_object_utils(second_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File ALSU_sequence.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: ALSU_sequencer.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         2         2      50.0

================================Statement Details================================

Statement Coverage for file ALSU_sequencer.sv --

    1                                                package ALSU_sequencer_pkg;
    2                                                    import uvm_pkg::*;
    3                                                        `include "uvm_macros.svh"
    4                                                    import ALSU_seq_item_pkg::*;
    5                                                
    6                                                    class ALSU_sequencer extends uvm_sequencer #(seq_item);
    7               1                    ***0***             `uvm_component_utils(ALSU_sequencer);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        function new(string name ="sequencer",uvm_component parent=null);
    10              1                          1                 super.new(name,parent);
    11                                                       endfunction 
    12                                               
    13                                               
    14                                                   endclass //ALSU_if
    15                                               
    16                                                   
    17                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File ALSU_sequencer.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: Shift_env.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           11         9         2      81.8

================================Statement Details================================

Statement Coverage for file Shift_env.sv --

    1                                                
    2                                                
    3                                                package shift_env_pkg;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                    import shift_scoreboard_pkg::*;
    7                                                    import shift_coverage_pkg::*;
    8                                                    import shift_agent_pkg::*;
    9                                                
    10                                                   class shit_reg_env extends uvm_component ;
    11              1                    ***0***             `uvm_component_utils(shit_reg_env);
    11              2                    ***0***     
    11              3                          2     
    12                                                       shift_reg_sb sb;
    13                                                       shift_reg_cov cov;
    14                                                       shift_reg_agent agent;
    15                                               
    16                                                       function new(string name = "shift_reg_env", uvm_component parent =null);
    17              1                          1                 super.new(name,parent);
    18                                                       endfunction
    19                                               
    20                                                       function void build_phase(uvm_phase phase);        
    21              1                          1                 super.build_phase(phase);
    22              1                          1                 sb=shift_reg_sb::type_id::create("scoreboard",this);
    23              1                          1                 cov=shift_reg_cov::type_id::create("coverage collector",this);
    24              1                          1                 agent=shift_reg_agent::type_id::create("Agent",this);
    25                                                       endfunction
    26                                               
    27                                                       function void connect_phase(uvm_phase phase);
    28              1                          1                 super.connect_phase(phase);
    29              1                          1                 agent.agt_p.connect(sb.sb_export);
    30              1                          1                 agent.agt_p.connect(cov.cov_export);
    31                                                       endfunction
    32                                                   endclass
    33                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File Shift_env.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: _Assertions.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            2         2         0     100.0

================================Statement Details================================

Statement Coverage for file _Assertions.sv --

    1                                                module Asseritions(ALSU_if if_t);
    2                                                bit invalid;
    3                                                import constant_enums::*;
    4                                                
    5               1                      48089     assign invalid=(if_t.opcode==INVALID6 || if_t.opcode==INVALID7) || ((if_t.opcode>3'b001) && (if_t.red_op_A|if_t.red_op_B));
    6                                                
    7               1                      44663     always_comb begin 
    8                                                    if(if_t.rst)begin
    9                                                        rst_check:assert final(if_t.out==0 && if_t.leds==0);
    10                                                   end 
    11                                               end
    12                                               
    13                                               property leds;
    14                                               @(posedge if_t.clk) disable iff( if_t.rst ) (invalid) |=> ##1 if_t.leds == ~ $past(if_t.leds) ;
    15                                               endproperty
    16                                               
    17                                               property rst_n;
    18                                               @(posedge if_t.clk) disable iff( if_t.rst ) (invalid) |=> ##1 ( if_t.out ==0 );
    19                                               endproperty
    20                                               
    21                                               // BYPASS CHECK
    22                                               property bypass1;
    23                                                 @(posedge if_t.clk) disable iff(if_t.rst)
    24                                                   (if_t.bypass_A && if_t.bypass_B && if_t.INPUT_PRIORITY == "A") |=> ##1 if_t.out == $past(if_t.A, 2) ;
    25                                               endproperty
    26                                               
    27                                               property bypass2;
    28                                                 @(posedge if_t.clk) disable iff(if_t.rst)
    29                                                     (if_t.bypass_A && if_t.bypass_B && if_t.INPUT_PRIORITY == "B") |=> ##1 if_t.out == $past(if_t.B, 2) ;
    30                                               endproperty
    31                                               
    32                                               property bypass3;
    33                                                 @(posedge if_t.clk) disable iff(if_t.rst)
    34                                                   (if_t.bypass_A && !if_t.bypass_B) |=> ##1 if_t.out == $past(if_t.A, 2)  ;
    35                                               endproperty
    36                                               
    37                                               property bypass4;
    38                                                 @(posedge if_t.clk) disable iff(if_t.rst)
    39                                                   (!if_t.bypass_A && if_t.bypass_B) |=> ##1 if_t.out == $past(if_t.B, 2) ;
    40                                               endproperty
    41                                               
    42                                               //------------INVALID CHECK-----------------------//
    43                                               
    44                                               property INVALID_ch;
    45                                               @(posedge if_t.clk) disable iff(if_t.rst) 
    46                                                   (!if_t.bypass_A && !if_t.bypass_B && invalid  ) |=> ##1
    47                                                     (if_t.out == 0 ) ;
    48                                               endproperty
    49                                               
    50                                               //--------------------------------------------//
    51                                               
    52                                               //--------------------------------------------//
    53                                               
    54                                               
    55                                               //------------OR CHECK-----------------------//
    56                                               
    57                                               property OR_RedOp_1;
    58                                               @(posedge if_t.clk) disable iff(if_t.rst) 
    59                                                   (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==OR && if_t.red_op_A &&if_t. red_op_B && if_t.INPUT_PRIORITY == "A") |=> ##1
    60                                                     (if_t.out == |$past(if_t.A, 2)) ;
    61                                               endproperty
    62                                               
    63                                               property OR_RedOp_2;
    64                                               @(posedge if_t.clk) disable iff(if_t.rst) 
    65                                                   (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==OR && if_t.red_op_A && if_t.red_op_B && if_t.INPUT_PRIORITY == "B") |=> ##1
    66                                                     (if_t.out == |$past(if_t.B, 2)) ;
    67                                               endproperty
    68                                               
    69                                               property OR_RedOp_3;
    70                                               @(posedge if_t.clk) disable iff(if_t.rst) 
    71                                                   (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==OR && if_t.red_op_A && !if_t.red_op_B) |=> ##1
    72                                                     (if_t.out == |$past(if_t.A, 2)) ;
    73                                               endproperty
    74                                               
    75                                               property OR_RedOp_4;
    76                                               @(posedge if_t.clk) disable iff(if_t.rst) 
    77                                                   (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==OR && !if_t.red_op_A && if_t.red_op_B ) |=> ##1
    78                                                     (if_t.out == |$past(if_t.B, 2)) ;
    79                                               endproperty
    80                                               
    81                                               property OR_check;
    82                                               @(posedge if_t.clk) disable iff(if_t.rst) 
    83                                                   (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==OR && !if_t.red_op_A && !if_t.red_op_B ) |=> ##1
    84                                                     (if_t.out == $past(if_t.A, 2) | $past(if_t.B, 2)) ;
    85                                               endproperty
    86                                               
    87                                               //--------------------------------------------//
    88                                               
    89                                               
    90                                               //------------XOR CHECK-----------------------//
    91                                               
    92                                               property XOR_RedOp_1;
    93                                               @(posedge if_t.clk) disable iff(if_t.rst) 
    94                                                   (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==XOR && if_t.red_op_A &&if_t. red_op_B && if_t.INPUT_PRIORITY == "A") |=> ##1
    95                                                     (if_t.out == ^$past(if_t.A, 2)) ;
    96                                               endproperty
    97                                               
    98                                               property XOR_RedOp_2;
    99                                               @(posedge if_t.clk) disable iff(if_t.rst) 
    100                                                  (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==XOR && if_t.red_op_A && if_t.red_op_B && if_t.INPUT_PRIORITY == "B") |=> ##1
    101                                                    (if_t.out == ^$past(if_t.B, 2)) ;
    102                                              endproperty
    103                                              
    104                                              property XOR_RedOp_3;
    105                                              @(posedge if_t.clk) disable iff(if_t.rst) 
    106                                                  (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==XOR && if_t.red_op_A && !if_t.red_op_B) |=> ##1
    107                                                    (if_t.out == ^$past(if_t.A, 2)) ;
    108                                              endproperty
    109                                              
    110                                              property XOR_RedOp_4;
    111                                              @(posedge if_t.clk) disable iff(if_t.rst) 
    112                                                  (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==XOR && !if_t.red_op_A && if_t.red_op_B ) |=> ##1
    113                                                    (if_t.out == ^$past(if_t.B, 2)) ;
    114                                              endproperty
    115                                              
    116                                              property XOR_check;
    117                                              @(posedge if_t.clk) disable iff(if_t.rst) 
    118                                                  (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==XOR && !if_t.red_op_A && !if_t.red_op_B ) |=> ##1
    119                                                    (if_t.out == $past(if_t.A, 2) ^ $past(if_t.B, 2)) ;
    120                                              endproperty
    121                                              
    122                                              //--------------------------------------------//
    123                                              
    124                                              
    125                                              //------------ADD CHECK-----------------------//
    126                                              
    127                                              property fullAdd;
    128                                              @(posedge if_t.clk) disable iff(if_t.rst) 
    129                                                  (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==ADD && if_t.FULL_ADDER == "ON") |=> ##1
    130                                                    (if_t.out == $past(if_t.A, 2) + $past(if_t.B, 2) + $past(if_t.cin, 2)) ;
    131                                              endproperty
    132                                              
    133                                              property halfAdd;
    134                                              @(posedge if_t.clk) disable iff(if_t.rst) 
    135                                                  (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==ADD && if_t.FULL_ADDER == "OFF") |=> ##1
    136                                                    (if_t.out == $past(if_t.A, 2) + $past(if_t.B, 2) ) ;
    137                                              endproperty
    138                                              
    139                                              //--------------------------------------------//
    140                                              
    141                                              
    142                                              //------------multiply CHECK-----------------------//
    143                                              
    144                                              property multiply;
    145                                              @(posedge if_t.clk) disable iff(if_t.rst) 
    146                                                  (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==MULT ) |=> ##1
    147                                                    (if_t.out == $past(if_t.A, 2) * $past(if_t.B, 2) ) ;
    148                                              endproperty
    149                                              
    150                                              //--------------------------------------------//
    151                                              
    152                                              
    153                                              //------------shift CHECK-----------------------//
    154                                              
    155                                              property shift_right;
    156                                              @(posedge if_t.clk) disable iff(if_t.rst) 
    157                                                  (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==SHIFT && if_t.direction==0 ) |=> ##1
    158                                                      (if_t.out =={ $past(if_t.serial_in,2) , $past(if_t.out[5:1]) } ) ;
    159                                              endproperty
    160                                              
    161                                              property shift_left;
    162                                              @(posedge if_t.clk) disable iff(if_t.rst) 
    163                                                  (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==SHIFT && if_t.direction==1 ) |=> ##1
    164                                                      (if_t.out =={$past(if_t.out[4:0]) , $past(if_t.serial_in,2) } ) ;
    165                                              endproperty
    166                                              
    167                                              //--------------------------------------------//
    168                                              
    169                                              //------------Rotate CHECK-----------------------//
    170                                              
    171                                              property rotate_right;
    172                                              @(posedge if_t.clk) disable iff(if_t.rst) 
    173                                                  (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==ROTATE && if_t.direction==0 ) |=> ##1
    174                                                      (if_t.out =={$past(if_t.out[0]) , $past(if_t.out[5:1]) } ) ;
    175                                              endproperty
    176                                              
    177                                              property rotate_left;
    178                                              @(posedge if_t.clk) disable iff(if_t.rst) 
    179                                                  (!if_t.bypass_A && !if_t.bypass_B && !invalid && if_t.opcode==ROTATE && if_t.direction==1 ) |=> ##1
    180                                                      (if_t.out =={$past(if_t.out[4:0]) , $past(if_t.out[5])} ) ;
    181                                              endproperty
    182                                              
    183                                              //--------------------------------------------//
    184                                              
    185                                              leds_check:assert property(leds);
    186                                              // bypass assertions 
    187                                              bypass1_check:assert property(bypass1);
    188                                              bypass2_check:assert property(bypass2);
    189                                              bypass3_check:assert property(bypass3);
    190                                              bypass4_check:assert property(bypass4);
    191                                              
    192                                              // bypass assertions 
    193                                              INVALID_check:assert property(INVALID_ch);
    194                                              
    195                                              // Opcode assertions 
    196                                              
    197                                              //---------------------------------------//
    198                                              //OR CHECK
    199                                              OR1_check:assert property(OR_RedOp_1);
    200                                              OR2_check:assert property(OR_RedOp_2);
    201                                              OR3_check:assert property(OR_RedOp_3);
    202                                              OR4_check:assert property(OR_RedOp_4);
    203                                              OR5_check:assert property(OR_check);
    204                                              
    205                                              //---------------------------------------//
    206                                              //XOR CHECK
    207                                              XOR1_check:assert property(XOR_RedOp_1);
    208                                              XOR2_check:assert property(XOR_RedOp_2);
    209                                              XOR3_check:assert property(XOR_RedOp_3);
    210                                              XOR4_check:assert property(XOR_RedOp_4);
    211                                              XOR5_check:assert property(XOR_check);
    212                                              
    213                                              //---------------------------------------//
    214                                              //ADD CHECK
    215                                              FullADD_check:assert property(fullAdd)else $display("A=%0d B=%0d cin=%0d and out=%0d ",$past(if_t.A, 2) , $past(if_t.B, 2) , $past(if_t.cin, 2),($past(if_t.A, 2) + $past(if_t.B, 2)+$past(if_t.cin, 2)));;
    216                                              halfADD_check:assert property(halfAdd);
    217                                              
    218                                              //---------------------------------------//
    219                                              //Multiply CHECK
    220                                              MULT_check:assert property(multiply);
    221                                              
    222                                              //---------------------------------------//
    223                                              //shift CHECK
    224                                              shift_R_check:assert property(shift_right) ;
    225                                              shift_L_check:assert property(shift_left);
    226                                              
    227                                              //---------------------------------------//
    228                                              //shift CHECK
    229                                              rotate_R_check:assert property(rotate_right);
    230                                              rotate_L_check:assert property(rotate_left);
    231                                              
    232                                              
    233                                              
    234                                              //-----------------------------------cover----------------------------------------//
    235                                              leds_cover:cover property(leds);
    236                                              
    237                                              
    238                                              //bypass cover
    239                                              bypass1_cover:cover property(bypass1);
    240                                              bypass2_cover:cover property(bypass2);
    241                                              bypass3_cover:cover property(bypass3);
    242                                              bypass4_cover:cover property(bypass4);
    243                                              
    244                                              //INVALID cover
    245                                              INVALID_cover:cover property(INVALID_ch);
    246                                              
    247                                              //opcode cover OR
    248                                              OR1_cover:cover property(OR_RedOp_1);
    249                                              OR2_cover:cover property(OR_RedOp_2);
    250                                              OR3_cover:cover property(OR_RedOp_3);
    251                                              OR4_cover:cover property(OR_RedOp_4);
    252                                              OR5_cover:cover property(OR_check);
    253                                              
    254                                              //opcode cover XOR
    255                                              XOR1_cover:cover property(XOR_RedOp_1);
    256                                              XOR2_cover:cover property(XOR_RedOp_2);
    257                                              XOR3_cover:cover property(XOR_RedOp_3);
    258                                              XOR4_cover:cover property(XOR_RedOp_4);
    259                                              XOR5_cover:cover property(XOR_check);
    260                                              
    261                                              //opcode cover ADD
    262                                              FullADD_cover:cover property(fullAdd);
    263                                              halfADD_cover:cover property(halfAdd);
    264                                              
    265                                              //opcode cover mult
    266                                              Mult_cover:cover property(multiply);
    267                                              
    268                                              //opcode cover shift
    269                                              shiftL_cover:cover property(shift_left);
    270                                              shiftR_cover:cover property(shift_right);
    271                                              
    272                                              //opcode cover rotate
    273                                              rotateLeft_cover:cover property(rotate_left);
    274                                              rotateRight_cover:cover property(rotate_right);
    275                                              
    276                                              // -----------------------------------end cover-------------------------------------//
    277                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         2         0     100.0

================================Branch Details================================

Branch Coverage for file _Assertions.sv --

------------------------------------IF Branch------------------------------------
    8                                      44663     Count coming in to IF
    8               1                       1620         if(if_t.rst)begin
                                           43043     All False Count
Branch totals: 2 hits of 2 branches = 100.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             5         5         0     100.0

================================Expression Details================================

Expression Coverage for file _Assertions.sv --

----------------Focused Expression View-----------------
Line       5 Item    1  (((if_t.opcode == INVALID6) || (if_t.opcode == INVALID7)) || ((if_t.opcode > 1) && (if_t.red_op_A | if_t.red_op_B)))
Expression totals: 5 of 5 input terms covered = 100.0%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (if_t.opcode == INVALID6)         Y
  (if_t.opcode == INVALID7)         Y
          (if_t.opcode > 1)         Y
              if_t.red_op_A         Y
              if_t.red_op_B         Y

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  (if_t.opcode == INVALID6)_0  (~((if_t.opcode > 1) && (if_t.red_op_A | if_t.red_op_B)) && ~(if_t.opcode == INVALID7))
  Row   2:          1  (if_t.opcode == INVALID6)_1  -                             
  Row   3:          1  (if_t.opcode == INVALID7)_0  (~((if_t.opcode > 1) && (if_t.red_op_A | if_t.red_op_B)) && ~(if_t.opcode == INVALID6))
  Row   4:          1  (if_t.opcode == INVALID7)_1  ~(if_t.opcode == INVALID6)    
  Row   5:          1  (if_t.opcode > 1)_0          ~((if_t.opcode == INVALID6) || (if_t.opcode == INVALID7))
  Row   6:          1  (if_t.opcode > 1)_1          (~((if_t.opcode == INVALID6) || (if_t.opcode == INVALID7)) && (if_t.red_op_A | if_t.red_op_B))
  Row   7:          1  if_t.red_op_A_0              (~((if_t.opcode == INVALID6) || (if_t.opcode == INVALID7)) && (if_t.opcode > 1) && ~if_t.red_op_B)
  Row   8:          1  if_t.red_op_A_1              (~((if_t.opcode == INVALID6) || (if_t.opcode == INVALID7)) && (if_t.opcode > 1) && ~if_t.red_op_B)
  Row   9:          1  if_t.red_op_B_0              (~((if_t.opcode == INVALID6) || (if_t.opcode == INVALID7)) && (if_t.opcode > 1) && ~if_t.red_op_A)
 Row   10:          1  if_t.red_op_B_1              (~((if_t.opcode == INVALID6) || (if_t.opcode == INVALID7)) && (if_t.opcode > 1) && ~if_t.red_op_A)


FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      2         2         0     100.0

================================Toggle Details================================

Toggle Coverage for File _Assertions.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------
          2                                invalid           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (2 of 2 bins)

=================================================================================
=== File: config_object.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           11         1        10       9.0

================================Statement Details================================

Statement Coverage for file config_object.sv --

    1                                                package config_object_pkg;
    2                                                    import uvm_pkg::*;
    3                                                        `include "uvm_macros.svh"
    4                                                        
    5                                                
    6                                                    class ALSU_config extends uvm_object ;
    7               1                    ***0***             `uvm_object_utils(ALSU_config);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                    ***0***     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                        virtual shift_reg_if sif;
    9                                                        virtual ALSU_if vif;
    10                                                       uvm_active_passive_enum is_active;
    11                                                       
    12                                                       function new(string name ="configurtion object");
    13              1                          2                 super.new(name);
    14                                                       endfunction 
    15                                               
    16                                               
    17                                                   endclass //ALSU_if
    18                                               
    19                                                   
    20                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         0        10       0.0

================================Branch Details================================

Branch Coverage for file config_object.sv --

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(ALSU_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(ALSU_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(ALSU_config);
    7               4                    ***0***             `uvm_object_utils(ALSU_config);
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(ALSU_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(ALSU_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File config_object.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: shift_agent.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           16         9         7      56.2

================================Statement Details================================

Statement Coverage for file shift_agent.sv --

    1                                                package shift_agent_pkg;
    2                                                
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                import shift_monitor_pkg::*;
    6                                                import shift_driver_pkg::*;
    7                                                import shift_sequencer_pkg::*;
    8                                                import config_object_pkg::*;
    9                                                import shift_seq_item_pkg::*;
    10                                               
    11                                                   class shift_reg_agent extends uvm_agent;
    12              1                    ***0***             `uvm_component_utils(shift_reg_agent);
    12              2                    ***0***     
    12              3                          2     
    13                                                       shift_reg_monitor mon;
    14                                                       shift_reg_sequencer sqr;
    15                                                       shift_reg_driver drv;
    16                                                       uvm_analysis_port #(seq_item) agt_p;
    17                                                       ALSU_config cfg;
    18                                                       uvm_active_passive_enum is_active;
    19                                                       function new(string name = "shift_reg_agent", uvm_component parent =null);
    20              1                          1                 super.new(name,parent);
    21                                                       endfunction
    22                                               
    23                                                       function void build_phase(uvm_phase phase);
    24              1                          1                 super.build_phase(phase);
    25              1                          1                 mon=shift_reg_monitor::type_id::create("monitor",this);
    26              1                          1                 agt_p=new("agent_port",this);
    27                                                           if(!uvm_config_db #(ALSU_config)::get(this,"","shift_cfg",cfg))
    28              1                    ***0***                     `uvm_fatal("build_phase","cant get shift virtual interface");
    29              1                          1                 is_active=cfg.is_active;
    30                                                           if(is_active==UVM_ACTIVE)begin
    31              1                    ***0***                     sqr=shift_reg_sequencer::type_id::create("driver",this);
    32              1                    ***0***                     drv=shift_reg_driver::type_id::create("sequencer",this);                
    33                                                           end
    34                                                           
    35                                                       endfunction
    36                                               
    37                                                       function void connect_phase(uvm_phase phase);  
    38              1                          1                 super.connect_phase(phase);
    39              1                          1                 mon.mon_p.connect(agt_p);
    40              1                          1                 mon.vif=cfg.sif; 
    41                                                           if(is_active==UVM_ACTIVE)begin
    42              1                    ***0***                     drv.seq_item_port.connect(sqr.seq_item_export);
    43              1                    ***0***                     drv.vif=cfg.sif;           
    44                                                           end
    45                                                       endfunction
    46                                                       
    47                                               
    48                                                   endclass
    49                                               
    50                                               
    51                                               
    52                                               
    53                                               
    54                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         8         3         5      37.5

================================Branch Details================================

Branch Coverage for file shift_agent.sv --

------------------------------------IF Branch------------------------------------
    27                                         1     Count coming in to IF
    27              1                    ***0***                 if(!uvm_config_db #(ALSU_config)::get(this,"","shift_cfg",cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              1                    ***0***                     `uvm_fatal("build_phase","cant get shift virtual interface");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    30                                         1     Count coming in to IF
    30              1                    ***0***                 if(is_active==UVM_ACTIVE)begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    41                                         1     Count coming in to IF
    41              1                    ***0***                 if(is_active==UVM_ACTIVE)begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File shift_agent.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: shift_coverage.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           14        12         2      85.7

================================Statement Details================================

Statement Coverage for file shift_coverage.sv --

    1                                                package shift_coverage_pkg;
    2                                                
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                import shift_seq_item_pkg::*;
    6                                                
    7                                                    class shift_reg_cov extends uvm_component;
    8               1                    ***0***             `uvm_component_utils(shift_reg_cov);
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                                       seq_item itm;
    11                                                       uvm_analysis_export #(seq_item) cov_export;
    12                                                       uvm_tlm_analysis_fifo #(seq_item) cov_fifo;
    13                                               
    14                                                       //covergorup
    15                                                       covergroup covgup;
    16                                                           data_in:coverpoint itm.datain  ;
    17                                                           MODE:coverpoint itm.mode {
    18                                                               bins mode0={0};
    19                                                               bins mode1={1};
    20                                                           }
    21                                                           direction:coverpoint itm.direction{
    22                                                               bins direction0={0};
    23                                                               bins direction1={1};
    24                                                           }
    25                                                       endgroup
    26                                               
    27                                                       function new(string name = "shift_reg_cov", uvm_component parent =null);
    28              1                          1                 super.new(name,parent);
    29              1                          1                 covgup=new();
    30                                                       endfunction
    31                                               
    32                                                       function void build_phase(uvm_phase phase);
    33              1                          1                 super.build_phase(phase);
    34              1                          1                 cov_export=new("cov_export",this);
    35              1                          1                 cov_fifo=new("cov_fifo",this);
    36                                                       endfunction
    37                                               
    38                                                       function void connect_phase(uvm_phase phase);  
    39              1                          1                 super.connect_phase(phase);
    40              1                          1                 cov_export.connect(cov_fifo.analysis_export);
    41                                                       endfunction  
    42                                               
    43                                                       task run_phase(uvm_phase phase);  
    44              1                          1                 super.run_phase(phase);
    45              1                          1                 forever begin
    46              1                      83334                     cov_fifo.get(itm);
    47                                                               //`uvm_info("run_phase",itm.convert2string(),UVM_MEDIUM);
    48              1                      83333                     covgup.sample();
    49                                                           end
    50                                                       endtask      
    51                                                 
    52                                                   endclass
    53                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File shift_coverage.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: shift_driver.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           15         0        15       0.0

================================Statement Details================================

Statement Coverage for file shift_driver.sv --

    1                                                package shift_driver_pkg;
    2                                                
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                import shift_seq_item_pkg::*;
    6                                                
    7                                                    class shift_reg_driver extends uvm_driver #(seq_item);
    8               1                    ***0***             `uvm_component_utils(shift_reg_driver);
    8               2                    ***0***     
    8               3                    ***0***     
    9                                                        virtual shift_reg_if vif;
    10                                                       seq_item itm;
    11                                               
    12                                                       function new(string name = "shift_reg_driver", uvm_component parent =null);
    13              1                    ***0***                 super.new(name,parent);
    14                                                       endfunction
    15                                               
    16                                                       task run_phase(uvm_phase phase);
    17              1                    ***0***                 super.run_phase(phase);
    18                                               
    19              1                    ***0***                 forever begin
    20              1                    ***0***                     itm=seq_item::type_id::create("item_send");
    21              1                    ***0***                     seq_item_port.get_next_item(itm);
    22              1                    ***0***                     vif.serial_in=itm.serial_in;
    23              1                    ***0***                     vif.direction=itm.direction;
    24              1                    ***0***                     vif.mode=itm.mode;
    25              1                    ***0***                     vif.datain=itm.datain;
    26              1                    ***0***                     #2;
    27                                               
    28              1                    ***0***                     seq_item_port.item_done();
    29              1                    ***0***                     `uvm_info("run_phase",itm.convert2string(),UVM_HIGH);
    30                                               
    31                                                           end
    32                                                       endtask
    33                                                   endclass
    34                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         0         2       0.0

================================Branch Details================================

Branch Coverage for file shift_driver.sv --

------------------------------------IF Branch------------------------------------
    29                                   ***0***     Count coming in to IF
    29              1                    ***0***                     `uvm_info("run_phase",itm.convert2string(),UVM_HIGH);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File shift_driver.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: shift_monitor.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           16        13         3      81.2

================================Statement Details================================

Statement Coverage for file shift_monitor.sv --

    1                                                package shift_monitor_pkg;
    2                                                
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                import shift_seq_item_pkg::*;
    6                                                
    7                                                    class shift_reg_monitor extends uvm_monitor;
    8               1                    ***0***             `uvm_component_utils(shift_reg_monitor);
    8               2                    ***0***     
    8               3                          2     
    9                                                        virtual shift_reg_if vif;
    10                                                       seq_item itm;
    11                                                       uvm_analysis_port #(seq_item) mon_p;
    12                                                       
    13                                                       function new(string name = "shift_reg_monitor", uvm_component parent =null);
    14              1                          1                 super.new(name,parent);
    15                                                       endfunction
    16                                               
    17                                                       function void build_phase(uvm_phase phase);
    18              1                          1                 super.build_phase(phase);
    19              1                          1                 mon_p=new("shift monitor port",this);
    20                                                       endfunction
    21                                               
    22                                                       task run_phase(uvm_phase phase);
    23              1                          1                 super.run_phase(phase);
    24              1                          1                 forever begin
    25              1                      83334                     itm=seq_item::type_id::create("items recived");
    26              1                      83334                     #6;
    27              1                      83333                     itm.serial_in=vif.serial_in;
    28              1                      83333                     itm.direction=vif.direction;
    29              1                      83333                     itm.mode=vif.mode;
    30              1                      83333                     itm.datain=vif.datain;
    31              1                      83333                     mon_p.write(itm);
    32              1                    ***0***                      `uvm_info("run_phase",itm.convert2string(),UVM_HIGH);
    33                                                           end
    34                                                       endtask
    35                                                   endclass
    36                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file shift_monitor.sv --

------------------------------------IF Branch------------------------------------
    32                                     83333     Count coming in to IF
    32              1                    ***0***                      `uvm_info("run_phase",itm.convert2string(),UVM_HIGH);
                                           83333     All False Count
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File shift_monitor.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: shift_reg.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            5         5         0     100.0

================================Statement Details================================

Statement Coverage for file shift_reg.sv --

    1                                                ////////////////////////////////////////////////////////////////////////////////
    2                                                // Author: Kareem Waseem
    3                                                // Course: Digital Verification using SV & UVM
    4                                                //
    5                                                // Description: Shift register Design 
    6                                                // 
    7                                                ////////////////////////////////////////////////////////////////////////////////
    8                                                module shift_reg (shift_reg_if if_t);
    9                                                
    10                                               
    11              1                          1     always @(*) begin
    12                                               
    13                                                     if (if_t.mode) // rotate
    14                                                        if (if_t.direction) // left
    15              1                      11446                 if_t.dataout <= {if_t.datain[4:0], if_t.datain[5]};
    16                                                        else
    17              1                      11705                 if_t.dataout <= {if_t.datain[0], if_t.datain[5:1]};
    18                                                     else // shift
    19                                                        if (if_t.direction) // left
    20              1                      11492                 if_t.dataout <= {if_t.datain[4:0], if_t.serial_in};
    21                                                        else
    22              1                      12578                 if_t.dataout <= {if_t.serial_in, if_t.datain[5:1]};
    23                                               end
    24                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         5         5         0     100.0

================================Branch Details================================

Branch Coverage for file shift_reg.sv --

------------------------------------IF Branch------------------------------------
    13                                     47221     Count coming in to IF
    13              1                      23151           if (if_t.mode) // rotate
    19              1                      11492              if (if_t.direction) // left
    21              1                      12578              else
Branch totals: 3 hits of 3 branches = 100.0%

------------------------------------IF Branch------------------------------------
    14                                     23151     Count coming in to IF
    14              1                      11446              if (if_t.direction) // left
    16              1                      11705              else
Branch totals: 2 hits of 2 branches = 100.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File shift_reg.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: shift_reg_if.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            0         0         0     100.0
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                     30        30         0     100.0

================================Toggle Details================================

Toggle Coverage for File shift_reg_if.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------
          3                              serial_in           1           1      100.00 
          3                                   mode           1           1      100.00 
          3                              direction           1           1      100.00 
          4                             dataout[5]           1           1      100.00 
          4                             dataout[4]           1           1      100.00 
          4                             dataout[3]           1           1      100.00 
          4                             dataout[2]           1           1      100.00 
          4                             dataout[1]           1           1      100.00 
          4                             dataout[0]           1           1      100.00 
          4                              datain[5]           1           1      100.00 
          4                              datain[4]           1           1      100.00 
          4                              datain[3]           1           1      100.00 
          4                              datain[2]           1           1      100.00 
          4                              datain[1]           1           1      100.00 
          4                              datain[0]           1           1      100.00 

Total Node Count     =         15 
Toggled Node Count   =         15 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (30 of 30 bins)

=================================================================================
=== File: shift_scoreboard.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           22        18         4      81.8

================================Statement Details================================

Statement Coverage for file shift_scoreboard.sv --

    1                                                package shift_scoreboard_pkg;
    2                                                
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                import shift_seq_item_pkg::*;
    6                                                
    7                                                    class shift_reg_sb extends uvm_scoreboard;
    8               1                    ***0***             `uvm_component_utils(shift_reg_sb);
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                                       seq_item itm;
    11                                                       logic [5:0] dataout_ref;
    12                                                       int error,correct;
    13                                                       uvm_analysis_export #(seq_item) sb_export;
    14                                                       uvm_tlm_analysis_fifo #(seq_item) sb_fifo;
    15                                                       function new(string name = "shift_reg_sb", uvm_component parent =null);
    16              1                          1                 super.new(name,parent);
    17                                                       endfunction
    18                                               
    19                                                       function void build_phase(uvm_phase phase);
    20              1                          1                 super.build_phase(phase);
    21              1                          1                 sb_export=new("sb_export",this);
    22              1                          1                 sb_fifo=new("sb_fifo",this);
    23                                                       endfunction
    24                                               
    25                                                       function void connect_phase(uvm_phase phase);  
    26              1                          1                 super.connect_phase(phase);
    27              1                          1                 sb_export.connect(sb_fifo.analysis_export);
    28                                                       endfunction
    29                                               
    30                                                       task run_phase(uvm_phase phase);
    31              1                          1                 super.run_phase(phase);
    32              1                          1                 forever begin
    33              1                      83334                     sb_fifo.get(itm);
    34              1                      83333                     refrence_model(itm);
    35                                                               if(itm.dataout != dataout_ref)begin
    36              1                    ***0***                         `uvm_error("run_phase",$sformatf("Trascaion recieved is %s and data_out ref =%0d",itm.convert2string(),dataout_ref));
    37              1                    ***0***                         error++;
    38                                                               end
    39              1                      83333                     else correct++;
    40                                                           end
    41                                                       endtask
    42                                               
    43                                                       task refrence_model(seq_item itms);
    44                                                               if (itms.mode) // rotate
    45                                                                   if (itms.direction) // left
    46              1                      19966                             dataout_ref = {itms.datain[4:0], itms.datain[5]};
    47                                                                   else
    48              1                      20511                             dataout_ref = {itms.datain[0], itms.datain[5:1]};
    49                                                               else // shift
    50                                                                   if (itms.direction) // left
    51              1                      19963                             dataout_ref = {itms.datain[4:0], itms.serial_in};
    52                                                                   else
    53              1                      22893                             dataout_ref = {itms.serial_in, itms.datain[5:1]};
    54                                               
    55                                                       endtask
    56                                               
    57                                                       function void report_phase (uvm_phase phase);
    58              1                          1                 super.report_phase(phase);
    59              1                          1                 `uvm_info("report_phase",$sformatf("cases passed %0d,failed cases %0d",correct,error),UVM_MEDIUM);
    60                                                       endfunction 
    61                                               
    62                                               
    63                                                   endclass
    64                                               
    65                                               
    66                                               
    67                                               
    68                                               
    69                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        11         7         4      63.6

================================Branch Details================================

Branch Coverage for file shift_scoreboard.sv --

------------------------------------IF Branch------------------------------------
    35                                     83333     Count coming in to IF
    35              1                    ***0***                     if(itm.dataout != dataout_ref)begin
    39              1                      83333                     else correct++;
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    36                                   ***0***     Count coming in to IF
    36              1                    ***0***                         `uvm_error("run_phase",$sformatf("Trascaion recieved is %s and data_out ref =%0d",itm.convert2string(),dataout_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    44                                     83333     Count coming in to IF
    44              1                      40477                     if (itms.mode) // rotate
    50              1                      19963                         if (itms.direction) // left
    52              1                      22893                         else
Branch totals: 3 hits of 3 branches = 100.0%

------------------------------------IF Branch------------------------------------
    45                                     40477     Count coming in to IF
    45              1                      19966                         if (itms.direction) // left
    47              1                      20511                         else
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    59                                         1     Count coming in to IF
    59              1                          1                 `uvm_info("report_phase",$sformatf("cases passed %0d,failed cases %0d",correct,error),UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File shift_scoreboard.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: shift_seq_item.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           13         1        12       7.6

================================Statement Details================================

Statement Coverage for file shift_seq_item.sv --

    1                                                
    2                                                package shift_seq_item_pkg;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class seq_item extends uvm_sequence_item ;
    7               1                    ***0***             `uvm_object_utils(seq_item);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                    ***0***     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                        function new(string name = "shift_reg_sequence_item");
    10              1                      83334                 super.new(name);
    11                                                       endfunction
    12                                               
    13                                                       rand logic reset;
    14                                                       rand logic serial_in, direction, mode;
    15                                                       rand logic [5:0] datain ;
    16                                                       logic [5:0] dataout;
    17                                               
    18                                                        function string convert2string();
    19              1                    ***0***                 return $sformatf("%s  reset =%0b serial_in=%0b ,direction=%0b ,mode=%0b ,datain=%0b ,dataout=%0b ",
    20                                                           super.convert2string(),reset,serial_in,direction,mode,datain,dataout);            
    21                                                       endfunction
    22                                               
    23                                                       function string convert2string_stimulus();
    24              1                    ***0***                 return $sformatf("%s  reset =%0b serial_in=%0b ,direction=%0b ,mode=%0b ,datain=%0b  ", super.convert2string(),reset,serial_in,direction,mode,datain);            
    25                                                       endfunction
    26                                               
    27                                                       constraint x{
    28                                                           reset dist {1:=95 ,0 :=5};
    29                                                       }
    30                                                   
    31                                               
    32                                                   endclass
    33                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         0        10       0.0

================================Branch Details================================

Branch Coverage for file shift_seq_item.sv --

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(seq_item);
    7               4                    ***0***             `uvm_object_utils(seq_item);
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File shift_seq_item.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: shift_sequencer.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         0         4       0.0

================================Statement Details================================

Statement Coverage for file shift_sequencer.sv --

    1                                                package  shift_sequencer_pkg;
    2                                                
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                    import shift_seq_item_pkg::*;
    6                                                    class shift_reg_sequencer extends uvm_sequencer #(seq_item);
    7               1                    ***0***             `uvm_component_utils(shift_reg_sequencer);
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                        function new(string name="sequencer",uvm_component phase);
    10              1                    ***0***                 super.new(name,phase);
    11                                                       endfunction
    12                                                   endclass
    13                                               
    14                                               
    15                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File shift_sequencer.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: test.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           25        21         4      84.0

================================Statement Details================================

Statement Coverage for file test.sv --

    1                                                package test_pkg;
    2                                                    import uvm_pkg::*;
    3                                                        `include "uvm_macros.svh"
    4                                                    import ALSU_sequence_pkg::*;
    5                                                    import ALSU_env_pkg::*;
    6                                                    import shift_env_pkg::*;
    7                                                    import config_object_pkg::*;
    8                                                
    9                                                    class ALSU_test extends uvm_test;
    10              1                    ***0***             `uvm_component_utils(ALSU_test);
    10              2                    ***0***     
    10              3                          4     
    11                                               
    12                                                       reset_sequence reset_seq;
    13                                                       main_sequence main_seq;
    14                                                       second_sequence second;
    15                                               
    16                                                       ALSU_env A_env;
    17                                                       shit_reg_env S_env;
    18                                               
    19                                                       virtual ALSU_if vif;
    20                                                       ALSU_config ALSU_cfg;
    21                                                       ALSU_config SHIFT_cfg;
    22                                               
    23                                                       function new(string name ="test",uvm_component parent=null);
    24              1                          1                 super.new(name,parent);
    25                                                       endfunction 
    26                                               
    27                                                       function void build_phase(uvm_phase phase);
    28              1                          1                 super.build_phase(phase);
    29              1                          1                 reset_seq=reset_sequence::type_id::create("reset");
    30              1                          1                 main_seq =main_sequence::type_id::create("main");
    31              1                          1                 second=second_sequence::type_id::create("second");
    32                                               
    33              1                          1                 A_env=ALSU_env::type_id::create("ALSU env",this); 
    34              1                          1                 S_env=shit_reg_env::type_id::create("SHIFT env",this); 
    35                                               
    36              1                          1                 ALSU_cfg=ALSU_config::type_id::create("ALSU object");
    37              1                          1                 SHIFT_cfg=ALSU_config::type_id::create("SHIFT object");
    38                                               
    39                                                           if(!uvm_config_db #(virtual ALSU_if)::get(this,"","ALSU_K",ALSU_cfg.vif))
    40              1                    ***0***                     `uvm_fatal("build_phase","unable to get ALSU virtual if");
    41                                               
    42                                                           if(!uvm_config_db #(virtual shift_reg_if)::get(this,"","SHIFT_K",SHIFT_cfg.sif))
    43              1                    ***0***                     `uvm_fatal("build_phase","unable to get shift virtual if");
    44              1                          1                 ALSU_cfg.is_active =UVM_ACTIVE;
    45              1                          1                 SHIFT_cfg.is_active =UVM_PASSIVE;
    46                                               
    47              1                          1                 uvm_config_db #(ALSU_config)::set(this,"*","ALSU_cfg",ALSU_cfg);
    48              1                          1                 uvm_config_db #(ALSU_config)::set(this,"*","shift_cfg",SHIFT_cfg);
    49                                               
    50                                                       endfunction
    51                                               
    52                                                       task run_phase(uvm_phase phase);
    53              1                          1                 super.run_phase(phase);
    54              1                          1                 phase.raise_objection(this);
    55                                                           //start seq
    56                                                          /* `uvm_info("run_phase","reset sequence start",UVM_MEDIUM);
    57                                                           reset_seq.start(A_env.agt.sqr);*/
    58              1                          1                 `uvm_info("run_phase","main sequence start",UVM_MEDIUM);
    59              1                          1                 main_seq.start(A_env.agt.sqr); 
    60              1                          1                 `uvm_info("run_phase","second sequence start",UVM_MEDIUM);
    61              1                          1                 second.start(A_env.agt.sqr);     
    62              1                          1                 phase.drop_objection(this);
    63                                                       endtask      
    64                                               
    65                                                           endclass //ALSU_if
    66                                               
    67                                                   
    68                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        12         4         8      33.3

================================Branch Details================================

Branch Coverage for file test.sv --

------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              1                    ***0***                 if(!uvm_config_db #(virtual ALSU_if)::get(this,"","ALSU_K",ALSU_cfg.vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***                     `uvm_fatal("build_phase","unable to get ALSU virtual if");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    42                                         1     Count coming in to IF
    42              1                    ***0***                 if(!uvm_config_db #(virtual shift_reg_if)::get(this,"","SHIFT_K",SHIFT_cfg.sif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    43                                   ***0***     Count coming in to IF
    43              1                    ***0***                     `uvm_fatal("build_phase","unable to get shift virtual if");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%

------------------------------------IF Branch------------------------------------
    58                                         1     Count coming in to IF
    58              1                          1                 `uvm_info("run_phase","main sequence start",UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    60                                         1     Count coming in to IF
    60              1                          1                 `uvm_info("run_phase","second sequence start",UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File test.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: top.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            5         5         0     100.0

================================Statement Details================================

Statement Coverage for file top.sv --

    1                                                import uvm_pkg::*;
    2                                                    `include "uvm_macros.svh"
    3                                                import test_pkg::*;
    4                                                
    5                                                module top();
    6                                                bit clk=0;
    7               1                     100001     always #5 clk=!clk;
    7               2                     100000     
    8                                                
    9                                                ALSU_if if_t(clk);
    10                                               shift_reg_if sr_t();
    11                                               shift_reg SR(sr_t);
    12                                               ALSU DUT (if_t,sr_t);
    13                                               
    14                                               bind ALSU Asseritions AS(if_t);
    15                                               
    16                                               initial begin
    17              1                          1         uvm_config_db #(virtual ALSU_if)::set(null,"*","ALSU_K",if_t);
    18              1                          1         uvm_config_db #(virtual shift_reg_if)::set(null,"*","SHIFT_K",sr_t);
    19              1                          1         run_test("ALSU_test");
    20                                               end
    21                                               
    22                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      2         2         0     100.0

================================Toggle Details================================

Toggle Coverage for File top.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------
          6                                    clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (2 of 2 bins)

COVERGROUP COVERAGE:
-----------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal    Status               
                                                                                              
-----------------------------------------------------------------------------------------------
 TYPE /shift_coverage_pkg/shift_reg_cov/covgup         100.0%        100    Covered              
    covered/total bins:                                    68         68                      
    missing/total bins:                                     0         68                      
    % Hit:                                             100.0%        100                      
    Coverpoint covgup::data_in                         100.0%        100    Covered              
        covered/total bins:                                64         64                      
        missing/total bins:                                 0         64                      
        % Hit:                                         100.0%        100                      
        bin auto[0]                                     24722          1    Covered              
        bin auto[1]                                      6939          1    Covered              
        bin auto[2]                                      4161          1    Covered              
        bin auto[3]                                      5321          1    Covered              
        bin auto[4]                                      1303          1    Covered              
        bin auto[5]                                       522          1    Covered              
        bin auto[6]                                      1344          1    Covered              
        bin auto[7]                                       175          1    Covered              
        bin auto[8]                                       427          1    Covered              
        bin auto[9]                                       661          1    Covered              
        bin auto[10]                                       55          1    Covered              
        bin auto[11]                                        6          1    Covered              
        bin auto[12]                                      423          1    Covered              
        bin auto[13]                                       56          1    Covered              
        bin auto[14]                                       58          1    Covered              
        bin auto[15]                                      150          1    Covered              
        bin auto[16]                                      330          1    Covered              
        bin auto[17]                                       30          1    Covered              
        bin auto[18]                                       59          1    Covered              
        bin auto[19]                                       34          1    Covered              
        bin auto[20]                                        6          1    Covered              
        bin auto[21]                                        3          1    Covered              
        bin auto[22]                                        1          1    Covered              
        bin auto[23]                                        6          1    Covered              
        bin auto[24]                                       79          1    Covered              
        bin auto[25]                                       23          1    Covered              
        bin auto[26]                                       48          1    Covered              
        bin auto[27]                                       18          1    Covered              
        bin auto[28]                                       86          1    Covered              
        bin auto[29]                                      240          1    Covered              
        bin auto[30]                                      620          1    Covered              
        bin auto[31]                                     1074          1    Covered              
        bin auto[32]                                      964          1    Covered              
        bin auto[33]                                      723          1    Covered              
        bin auto[34]                                       73          1    Covered              
        bin auto[35]                                       53          1    Covered              
        bin auto[36]                                       67          1    Covered              
        bin auto[37]                                       13          1    Covered              
        bin auto[38]                                       26          1    Covered              
        bin auto[39]                                       27          1    Covered              
        bin auto[40]                                       25          1    Covered              
        bin auto[41]                                       50          1    Covered              
        bin auto[42]                                        8          1    Covered              
        bin auto[43]                                       16          1    Covered              
        bin auto[44]                                        4          1    Covered              
        bin auto[45]                                       25          1    Covered              
        bin auto[46]                                       75          1    Covered              
        bin auto[47]                                      269          1    Covered              
        bin auto[48]                                      160          1    Covered              
        bin auto[49]                                      108          1    Covered              
        bin auto[50]                                       49          1    Covered              
        bin auto[51]                                       99          1    Covered              
        bin auto[52]                                      352          1    Covered              
        bin auto[53]                                      197          1    Covered              
        bin auto[54]                                       80          1    Covered              
        bin auto[55]                                      521          1    Covered              
        bin auto[56]                                      637          1    Covered              
        bin auto[57]                                      737          1    Covered              
        bin auto[58]                                     1314          1    Covered              
        bin auto[59]                                     1262          1    Covered              
        bin auto[60]                                     4137          1    Covered              
        bin auto[61]                                     5664          1    Covered              
        bin auto[62]                                     6187          1    Covered              
        bin auto[63]                                    10429          1    Covered              
    Coverpoint covgup::MODE                            100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin mode0                                       42856          1    Covered              
        bin mode1                                       40477          1    Covered              
    Coverpoint covgup::direction                       100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin direction0                                  43404          1    Covered              
        bin direction1                                  39929          1    Covered              
 CLASS shift_reg_cov
 TYPE /ALSU_coverage_pkg/ALSU_coverage/cvr_gp          100.0%        100    Covered              
    covered/total bins:                                    63         67                      
    missing/total bins:                                     4         67                      
    % Hit:                                              94.0%        100                      
    Coverpoint cvr_gp::CIN                               0.0%        100    ZERO                 
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
    Coverpoint cvr_gp::red_op_A                          0.0%        100    ZERO                 
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
    Coverpoint cvr_gp::red_op_B                          0.0%        100    ZERO                 
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
    Coverpoint cvr_gp::bypass_A                          0.0%        100    ZERO                 
        covered/total bins:                                 0          0                      
        missing/total bins:                                 0          0                      
        % Hit:                                         100.0%        100                      
    Coverpoint cvr_gp::bypass_B                          0.0%        100    ZERO                 
        covered/total bins:                                 0          0                      
        missing/total bins:                                 0          0                      
        % Hit:                                         100.0%        100                      
    Coverpoint cvr_gp::direction                         0.0%        100    ZERO                 
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
    Coverpoint cvr_gp::serial_in                         0.0%        100    ZERO                 
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
    Coverpoint cvr_gp::special                           0.0%        100    ZERO                 
        covered/total bins:                                 6          6                      
        missing/total bins:                                 0          6                      
        % Hit:                                         100.0%        100                      
    Coverpoint cvr_gp::CB1                             100.0%        100    Covered              
        covered/total bins:                                 5          5                      
        missing/total bins:                                 0          5                      
        % Hit:                                         100.0%        100                      
    Coverpoint cvr_gp::CB2                             100.0%        100    Covered              
        covered/total bins:                                 5          5                      
        missing/total bins:                                 0          5                      
        % Hit:                                         100.0%        100                      
    Coverpoint cvr_gp::A_M                             100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
    Coverpoint cvr_gp::CB3                             100.0%        100    Covered              
        covered/total bins:                                 7          7                      
        missing/total bins:                                 0          7                      
        % Hit:                                         100.0%        100                      
    Cross cvr_gp::corner_case                          100.0%        100    Covered              
        covered/total bins:                                18         18                      
        missing/total bins:                                 0         18                      
        % Hit:                                         100.0%        100                      
    Cross cvr_gp::Addation                             100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
    Cross cvr_gp::shift                                100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
    Cross cvr_gp::shift_rotate                         100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
    Cross cvr_gp::walkingones                          100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
    Cross cvr_gp::invalidation                         100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
 CLASS ALSU_coverage
 Covergroup instance \/ALSU_coverage_pkg::ALSU_coverage::cvr_gp  
                                                       100.0%        100    Covered              
    covered/total bins:                                    63         67                      
    missing/total bins:                                     4         67                      
    % Hit:                                              94.0%        100                      
    Coverpoint CIN [1]                                 100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin CIN0                                        25143          1    Covered              
        bin CIN1                                        24857          1    Covered              
    Coverpoint red_op_A [1]                            100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin red_op_A0                                   41899          1    Covered              
        bin red_op_A1                                    8101          1    Covered              
    Coverpoint red_op_B [1]                            100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin red_op_B0                                   41700          1    Covered              
        bin red_op_B1                                    8300          1    Covered              
    Coverpoint bypass_A [1]                              0.0%        100    ZERO                 
        covered/total bins:                                 0          2                      
        missing/total bins:                                 2          2                      
        % Hit:                                           0.0%        100                      
        bin bypass_A0                                       0          1    ZERO                 
        bin bypass_A1                                       0          1    ZERO                 
    Coverpoint bypass_B [1]                              0.0%        100    ZERO                 
        covered/total bins:                                 0          2                      
        missing/total bins:                                 2          2                      
        % Hit:                                           0.0%        100                      
        bin bypass_B0                                       0          1    ZERO                 
        bin bypass_B1                                       0          1    ZERO                 
    Coverpoint direction [1]                           100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin direction0                                  25342          1    Covered              
        bin direction1                                  24658          1    Covered              
    Coverpoint serial_in [1]                           100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin serial_in0                                  24998          1    Covered              
        bin serial_in1                                  25002          1    Covered              
    Coverpoint special [1]                             100.0%        100    Covered              
        covered/total bins:                                 6          6                      
        missing/total bins:                                 0          6                      
        % Hit:                                         100.0%        100                      
        bin operataions[0]                               8309          1    Covered              
        bin operataions[1]                               8358          1    Covered              
        bin operataions[2]                               8352          1    Covered              
        bin operataions[3]                               8261          1    Covered              
        bin operataions[4]                               8305          1    Covered              
        bin operataions[5]                               8338          1    Covered              
    Coverpoint CB1                                     100.0%        100    Covered              
        covered/total bins:                                 5          5                      
        missing/total bins:                                 0          5                      
        % Hit:                                         100.0%        100                      
        bin A_data_0                                     8617          1    Covered              
        bin A_data_max                                   8093          1    Covered              
        bin A_data_min                                   6628          1    Covered              
        bin A_data_walkingones[1]                         508          1    Covered              
        bin A_data_walkingones[2]                         562          1    Covered              
        default bin A_data_default                      15957               Occurred             
    Coverpoint CB2                                     100.0%        100    Covered              
        covered/total bins:                                 5          5                      
        missing/total bins:                                 0          5                      
        % Hit:                                         100.0%        100                      
        bin B_data_0                                     9404          1    Covered              
        bin B_data_max                                   8012          1    Covered              
        bin B_data_min                                   5628          1    Covered              
        bin B_data_walkingones[1]                         531          1    Covered              
        bin B_data_walkingones[2]                         559          1    Covered              
        default bin B_data_default                      16229               Occurred             
    Coverpoint A_M                                     100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin Bins_arith[2]                                8352          1    Covered              
        bin Bins_arith[3]                                8261          1    Covered              
    Coverpoint CB3                                     100.0%        100    Covered              
        covered/total bins:                                 7          7                      
        missing/total bins:                                 0          7                      
        % Hit:                                         100.0%        100                      
        illegal_bin Bins_invalid                           77               Occurred             
        bin Bins_shift[4]                                8305          1    Covered              
        bin Bins_shift[5]                                8338          1    Covered              
        bin Bins_arith[2]                                8352          1    Covered              
        bin Bins_arith[3]                                8261          1    Covered              
        bin Bins_bitwise[0]                              8309          1    Covered              
        bin Bins_bitwise[1]                              8358          1    Covered              
        bin Bins_trans                                     11          1    Covered              
    Cross corner_case                                  100.0%        100    Covered              
        covered/total bins:                                18         18                      
        missing/total bins:                                 0         18                      
        % Hit:                                         100.0%        100                      
        bin <Bins_arith[2],B_data_0,A_data_0>            1225          1    Covered              
        bin <Bins_arith[2],B_data_max,A_data_0>           143          1    Covered              
        bin <Bins_arith[2],B_data_0,A_data_max>           138          1    Covered              
        bin <Bins_arith[2],B_data_max,A_data_max>        1219          1    Covered              
        bin <Bins_arith[3],B_data_0,A_data_0>            1173          1    Covered              
        bin <Bins_arith[3],B_data_max,A_data_0>           141          1    Covered              
        bin <Bins_arith[3],B_data_0,A_data_max>           120          1    Covered              
        bin <Bins_arith[3],B_data_max,A_data_max>        1204          1    Covered              
        bin <Bins_arith[2],B_data_0,A_data_min>           126          1    Covered              
        bin <Bins_arith[2],B_data_max,A_data_min>         113          1    Covered              
        bin <Bins_arith[3],B_data_0,A_data_min>           121          1    Covered              
        bin <Bins_arith[3],B_data_max,A_data_min>         125          1    Covered              
        bin <Bins_arith[2],B_data_min,A_data_0>           110          1    Covered              
        bin <Bins_arith[2],B_data_min,A_data_max>         119          1    Covered              
        bin <Bins_arith[3],B_data_min,A_data_0>           104          1    Covered              
        bin <Bins_arith[3],B_data_min,A_data_max>         129          1    Covered              
        bin <Bins_arith[2],B_data_min,A_data_min>          92          1    Covered              
        bin <Bins_arith[3],B_data_min,A_data_min>          87          1    Covered              
        ignore_bin walkingA                               143               Occurred             
        ignore_bin walkingB                               178               Occurred             
    Cross Addation                                     100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin Add_cin0                                     4203          1    Covered              
        bin Add_cin1                                     4149          1    Covered              
    Cross shift                                        100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin shift_Si0                                    4120          1    Covered              
        bin shift_Si1                                    4120          1    Covered              
    Cross shift_rotate                                 100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin shu_rot_d0                                   8486          1    Covered              
        bin shu_rot_d1                                   8157          1    Covered              
    Cross walkingones                                  100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin arithA                                         72          1    Covered              
        bin arithB                                         50          1    Covered              
    Cross invalidation                                 100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin ROpA_notXoR                                  6535          1    Covered              
        bin ROpB_notXoR                                  6666          1    Covered              

 [1] - Does not contribute coverage as weight is 0

TOTAL COVERGROUP COVERAGE: 100.0%  COVERGROUP TYPES: 2

DIRECTIVE COVERAGE:
---------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Count Status    
                                         Unit   UnitType                                      
---------------------------------------------------------------------------------------------
/top/DUT/AS/leds_cover                   Asseritions Verilog  SVA  _Assertions.sv(235)
                                                                               8569 Covered   
/top/DUT/AS/bypass1_cover                Asseritions Verilog  SVA  _Assertions.sv(239)
                                                                                162 Covered   
/top/DUT/AS/bypass3_cover                Asseritions Verilog  SVA  _Assertions.sv(241)
                                                                               1467 Covered   
/top/DUT/AS/bypass4_cover                Asseritions Verilog  SVA  _Assertions.sv(242)
                                                                               1554 Covered   
/top/DUT/AS/INVALID_cover                Asseritions Verilog  SVA  _Assertions.sv(245)
                                                                               6958 Covered   
/top/DUT/AS/OR1_cover                    Asseritions Verilog  SVA  _Assertions.sv(248)
                                                                                299 Covered   
/top/DUT/AS/OR3_cover                    Asseritions Verilog  SVA  _Assertions.sv(250)
                                                                                212 Covered   
/top/DUT/AS/OR4_cover                    Asseritions Verilog  SVA  _Assertions.sv(251)
                                                                                258 Covered   
/top/DUT/AS/OR5_cover                    Asseritions Verilog  SVA  _Assertions.sv(252)
                                                                               6540 Covered   
/top/DUT/AS/XOR1_cover                   Asseritions Verilog  SVA  _Assertions.sv(255)
                                                                                308 Covered   
/top/DUT/AS/XOR3_cover                   Asseritions Verilog  SVA  _Assertions.sv(257)
                                                                                236 Covered   
/top/DUT/AS/XOR4_cover                   Asseritions Verilog  SVA  _Assertions.sv(258)
                                                                                233 Covered   
/top/DUT/AS/XOR5_cover                   Asseritions Verilog  SVA  _Assertions.sv(259)
                                                                               6560 Covered   
/top/DUT/AS/FullADD_cover                Asseritions Verilog  SVA  _Assertions.sv(262)
                                                                               5614 Covered   
/top/DUT/AS/Mult_cover                   Asseritions Verilog  SVA  _Assertions.sv(266)
                                                                               5577 Covered   
/top/DUT/AS/shiftL_cover                 Asseritions Verilog  SVA  _Assertions.sv(269)
                                                                               2735 Covered   
/top/DUT/AS/shiftR_cover                 Asseritions Verilog  SVA  _Assertions.sv(270)
                                                                               2842 Covered   
/top/DUT/AS/rotateLeft_cover             Asseritions Verilog  SVA  _Assertions.sv(273)
                                                                               2756 Covered   
/top/DUT/AS/rotateRight_cover            Asseritions Verilog  SVA  _Assertions.sv(274)
                                                                               2854 Covered   

TOTAL DIRECTIVE COVERAGE: 100.0%  COVERS: 19

ASSERTION RESULTS:
-------------------------------------------------------
Name                 File(Line)           Failure Pass 
                                          Count   Count 
-------------------------------------------------------
/top/DUT/AS/rst_check
                     _Assertions.sv(9)          0     1
/top/DUT/AS/leds_check
                     _Assertions.sv(185)        0     1
/top/DUT/AS/bypass1_check
                     _Assertions.sv(187)        0     1
/top/DUT/AS/bypass2_check
                     _Assertions.sv(188)        0     0
/top/DUT/AS/bypass3_check
                     _Assertions.sv(189)        0     1
/top/DUT/AS/bypass4_check
                     _Assertions.sv(190)        0     1
/top/DUT/AS/INVALID_check
                     _Assertions.sv(193)        0     1
/top/DUT/AS/OR1_check
                     _Assertions.sv(199)        0     1
/top/DUT/AS/OR2_check
                     _Assertions.sv(200)        0     0
/top/DUT/AS/OR3_check
                     _Assertions.sv(201)        0     1
/top/DUT/AS/OR4_check
                     _Assertions.sv(202)        0     1
/top/DUT/AS/OR5_check
                     _Assertions.sv(203)        0     1
/top/DUT/AS/XOR1_check
                     _Assertions.sv(207)        0     1
/top/DUT/AS/XOR2_check
                     _Assertions.sv(208)        0     0
/top/DUT/AS/XOR3_check
                     _Assertions.sv(209)        0     1
/top/DUT/AS/XOR4_check
                     _Assertions.sv(210)        0     1
/top/DUT/AS/XOR5_check
                     _Assertions.sv(211)        0     1
/top/DUT/AS/FullADD_check
                     _Assertions.sv(215)        0     1
/top/DUT/AS/halfADD_check
                     _Assertions.sv(216)        0     0
/top/DUT/AS/MULT_check
                     _Assertions.sv(220)        0     1
/top/DUT/AS/shift_R_check
                     _Assertions.sv(224)        0     1
/top/DUT/AS/shift_L_check
                     _Assertions.sv(225)        0     1
/top/DUT/AS/rotate_R_check
                     _Assertions.sv(229)        0     1
/top/DUT/AS/rotate_L_check
                     _Assertions.sv(230)        0     1
/ALSU_sequence_pkg/main_sequence/body/#ublk#37877255#31/immed__37
                     ALSU_sequence.sv(37)       0     1
/ALSU_sequence_pkg/second_sequence/body/#anonblk#37877255#53#4#/#ublk#37877255#53/immed__62
                     ALSU_sequence.sv(62)       0     1

Total Coverage By File (code coverage only, filtered view): 82.3%

