// Seed: 108752746
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    input tri id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output tri0 id_7,
    input wand id_8,
    input tri id_9,
    input wor id_10,
    input uwire id_11,
    input wor id_12,
    input uwire id_13,
    input uwire id_14,
    output tri id_15,
    input supply1 id_16
);
  wire id_18;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1
    , id_6,
    output wand id_2,
    input  tri0 id_3,
    input  tri0 id_4
);
  integer id_7 = 1;
  module_0(
      id_1,
      id_1,
      id_4,
      id_2,
      id_3,
      id_0,
      id_4,
      id_1,
      id_0,
      id_4,
      id_3,
      id_4,
      id_4,
      id_0,
      id_3,
      id_1,
      id_3
  );
  wire id_8;
endmodule
