# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 3.10.0-1160.62.1.el7.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-12-23 22:37:28 IST
# hostname  : vlsi-ria85.vlsidomain
# pid       : 19524
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:35336' '-nowindow' '-style' 'windows' '-exitonerror' '-data' 'AAAAynicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSliAmItBl6GAoYghnyELyNNi0ANCfSA7HS6aypDMUMJQDBQ1ZIhnCGAIZ/AF0oZA1TxAvUkMiUDZZIYMIF8MTYUeWCYHbBcA3w8Vvw==' '-proj' '/users/rompel/jasper_executions/safety_liveness/jgprojects/1_PWM_1/sessionLogs/session_0' '-init' '-hidden' '/users/rompel/jasper_executions/safety_liveness/jgprojects/1_PWM_1/.tmp/.initCmds.tcl' '1_PWM_1.tcl' '-hidden' '/users/rompel/jasper_executions/safety_liveness/jgprojects/1_PWM_1/.tmp/.postCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/safety_liveness/jgprojects/1_PWM_1/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../1_PWM_1.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../1_PWM_1.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../1_PWM_1.sv(37): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../1_PWM_1.sv(1): compiling module 'PWM_TOP'
[WARN (VERI-1209)] ../1_PWM_1.sv(15): expression size 32 truncated to fit in target size 10
[INFO (VERI-8005)] ../1_PWM_1.sv(1): Unintentional sequential element inferred for pulse_red read before write using blocking assignment
[INFO (VERI-8005)] ../1_PWM_1.sv(1): Unintentional sequential element inferred for lb_pulse read before write using blocking assignment
[INFO (VERI-8005)] ../1_PWM_1.sv(1): Unintentional sequential element inferred for ub_pulse read before write using blocking assignment
INFO (ISW003): Top module name is "PWM_TOP".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (IOBS001): ../1_PWM_1.sv(33): Liveness property has safety component.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
PWM_TOP
[<embedded>] % reset -none
INFO (IPM031): Clearing proof results of all properties.
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 13 design flops, 0 of 0 design latches, 8 of 8 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Using multistage preprocessing
0: Starting reduce
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "PWM_TOP.p1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.06 s]
0.0.N: Proof Simplification Iteration 3	[0.06 s]
0.0.N: Proof Simplification Iteration 4	[0.06 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "PWM_TOP.p1:safety_in_liveness_assert1" was proven in 0.00 s.
0.0.PRE: Proof Simplification completed in 0.12 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 19592@vlsi-ria85(local) jg_19524_vlsi-ria85_1
0.0.N: Proofgrid shell started at 19591@vlsi-ria85(local) jg_19524_vlsi-ria85_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Bm: Proofgrid shell started at 19638@vlsi-ria85(local) jg_19524_vlsi-ria85_1
0.0.Oh: Proofgrid shell started at 19644@vlsi-ria85(local) jg_19524_vlsi-ria85_1
0.0.L: Proofgrid shell started at 19649@vlsi-ria85(local) jg_19524_vlsi-ria85_1
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Ignoring liveness properties
0.0.L: All properties either determined or skipped. [0.00 s]
0.0.Ht: Proofgrid shell started at 19634@vlsi-ria85(local) jg_19524_vlsi-ria85_1
0.0.AM: Proofgrid shell started at 19657@vlsi-ria85(local) jg_19524_vlsi-ria85_1
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Ignoring liveness properties
0.0.Bm: Last scan. Per property time limit: 0s
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Bm: Trace Attempt  5	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.B: Proofgrid shell started at 19651@vlsi-ria85(local) jg_19524_vlsi-ria85_1
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.Oh: Exited with Success (@ 0.07 s)
0.0.L: Exited with Success (@ 0.10 s)
0.0.L: Completed, Restart ignored.
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.Mpcustom4: Proofgrid shell started at 19640@vlsi-ria85(local) jg_19524_vlsi-ria85_1
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Ignoring liveness properties
0.0.Mpcustom4: All properties either determined or skipped. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.10 s)
0.0.Mpcustom4: Completed, Restart ignored.
0.0.AM: Trace Attempt  1	[0.07 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  4	[0.08 s]
0.0.AM: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.24 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.N: Trace Attempt  4	[0.24 s]
0.0.N: Trace Attempt  5	[0.25 s]
0.0.AM: Trace Attempt  1	[0.31 s]
0.0.AM: Trace Attempt  2	[0.31 s]
0.0.AM: Trace Attempt  3	[0.31 s]
0.0.AM: Trace Attempt  4	[0.32 s]
0.0.AM: Trace Attempt  5	[0.32 s]
0.0.N: Trace Attempt  1	[0.45 s]
0.0.N: Trace Attempt  2	[0.45 s]
0.0.N: Trace Attempt  3	[0.45 s]
0.0.N: Trace Attempt  4	[0.45 s]
0.0.N: Trace Attempt  5	[0.45 s]
0.0.N: Trace Attempt  1	[0.65 s]
0.0.N: Trace Attempt  2	[0.65 s]
0.0.N: Trace Attempt  3	[0.65 s]
0.0.N: Trace Attempt  4	[0.66 s]
0.0.N: Trace Attempt  5	[0.66 s]
0.0.N: Trace Attempt  1	[1.09 s]
0.0.N: Trace Attempt  2	[1.09 s]
0.0.N: Trace Attempt  3	[1.09 s]
0.0.N: Trace Attempt  4	[1.10 s]
0.0.N: Trace Attempt  5	[1.10 s]
0.0.AM: Trace Attempt  1	[2.19 s]
0.0.AM: Trace Attempt  2	[2.19 s]
0.0.AM: Trace Attempt  3	[2.19 s]
0.0.AM: Trace Attempt  4	[2.19 s]
0.0.AM: Trace Attempt  5	[2.20 s]
0.0.N: Trace Attempt  1	[2.95 s]
0.0.N: Trace Attempt  2	[2.95 s]
0.0.N: Trace Attempt  3	[2.95 s]
0.0.N: Trace Attempt  4	[2.96 s]
0.0.N: Trace Attempt  5	[2.96 s]
0.0.N: Trace Attempt  1	[3.97 s]
0.0.N: Trace Attempt  2	[3.97 s]
0.0.N: Trace Attempt  3	[3.97 s]
0.0.N: Trace Attempt  4	[3.97 s]
0.0.N: Trace Attempt  5	[3.98 s]
0.0.Hp: Trace Attempt 134	[4.07 s]
0.0.Bm: Trace Attempt 158	[4.04 s]
0.0.B: Trace Attempt 158	[4.06 s]
0.0.Ht: Trace Attempt 135	[4.07 s]
0.0.N: Trace Attempt  1	[5.92 s]
0.0.N: Trace Attempt  2	[5.92 s]
0.0.N: Trace Attempt  3	[5.92 s]
0.0.N: Trace Attempt  4	[5.93 s]
0.0.N: Trace Attempt  5	[5.93 s]
0.0.AM: Trace Attempt 92	[6.55 s]
0.0.N: Trace Attempt  1	[7.83 s]
0.0.N: Trace Attempt  2	[7.83 s]
0.0.N: Trace Attempt  3	[7.83 s]
0.0.N: Trace Attempt  4	[7.83 s]
0.0.N: Trace Attempt  5	[7.84 s]
0.0.B: Trace Attempt 197	[8.07 s]
0.0.Bm: Trace Attempt 198	[8.13 s]
0.0.Ht: Trace Attempt 166	[8.17 s]
0.0.Hp: Trace Attempt 163	[8.30 s]
0.0.N: Trace Attempt  1	[9.75 s]
0.0.N: Trace Attempt  2	[9.75 s]
0.0.N: Trace Attempt  3	[9.75 s]
0.0.N: Trace Attempt  4	[9.76 s]
0.0.N: Trace Attempt  5	[9.76 s]
0.0.AM: Trace Attempt 72	[10.65 s]
0.0.N: Trace Attempt  1	[11.74 s]
0.0.N: Trace Attempt  2	[11.74 s]
0.0.N: Trace Attempt  3	[11.74 s]
0.0.N: Trace Attempt  4	[11.75 s]
0.0.N: Trace Attempt  5	[11.75 s]
0.0.B: Trace Attempt 222	[12.21 s]
0.0.Hp: Trace Attempt 185	[12.35 s]
0.0.Bm: Trace Attempt 223	[12.32 s]
0.0.Ht: Trace Attempt 189	[12.44 s]
0.0.N: Trace Attempt  1	[13.76 s]
0.0.N: Trace Attempt  2	[13.76 s]
0.0.N: Trace Attempt  3	[13.76 s]
0.0.N: Trace Attempt  4	[13.76 s]
0.0.N: Trace Attempt  5	[13.77 s]
0.0.AM: Trace Attempt 122	[14.65 s]
0.0.N: Trace Attempt  1	[15.78 s]
0.0.N: Trace Attempt  2	[15.78 s]
0.0.N: Trace Attempt  3	[15.78 s]
0.0.N: Trace Attempt  4	[15.78 s]
0.0.N: Trace Attempt  5	[15.78 s]
0.0.B: Trace Attempt 244	[16.41 s]
0.0.Bm: Trace Attempt 245	[16.49 s]
0.0.Ht: Trace Attempt 210	[16.55 s]
0.0.Hp: Trace Attempt 206	[16.63 s]
0.0.AM: Trace Attempt  1	[16.60 s]
0.0.AM: Trace Attempt  2	[16.60 s]
0.0.AM: Trace Attempt  3	[16.60 s]
0.0.AM: Trace Attempt  4	[16.60 s]
0.0.AM: Trace Attempt  5	[16.62 s]
0.0.N: Trace Attempt  1	[18.08 s]
0.0.N: Trace Attempt  2	[18.08 s]
0.0.N: Trace Attempt  3	[18.08 s]
0.0.N: Trace Attempt  4	[18.08 s]
0.0.N: Trace Attempt  5	[18.09 s]
0.0.N: Trace Attempt  1	[20.20 s]
0.0.N: Trace Attempt  2	[20.20 s]
0.0.N: Trace Attempt  3	[20.20 s]
0.0.N: Trace Attempt  4	[20.21 s]
0.0.N: Trace Attempt  5	[20.21 s]
0.0.B: Trace Attempt 261	[20.52 s]
0.0.Ht: Trace Attempt 225	[20.61 s]
0.0.AM: Trace Attempt 49	[20.67 s]
0.0.Bm: Trace Attempt 262	[20.74 s]
0.0.Hp: Trace Attempt 222	[20.84 s]
0.0.N: Trace Attempt  1	[22.40 s]
0.0.N: Trace Attempt  2	[22.40 s]
0.0.N: Trace Attempt  3	[22.40 s]
0.0.N: Trace Attempt  4	[22.40 s]
0.0.N: Trace Attempt  5	[22.41 s]
0.0.N: Trace Attempt  1	[24.56 s]
0.0.N: Trace Attempt  2	[24.57 s]
0.0.N: Trace Attempt  3	[24.57 s]
0.0.N: Trace Attempt  4	[24.57 s]
0.0.N: Trace Attempt  5	[24.57 s]
0.0.AM: Trace Attempt 78	[24.71 s]
0.0.Ht: Trace Attempt 241	[24.80 s]
0.0.Hp: Trace Attempt 237	[24.86 s]
0.0.B: Trace Attempt 273	[24.81 s]
0.0.Bm: Trace Attempt 274	[24.97 s]
0.0.N: Trace Attempt 66	[28.60 s]
0.0.N: Trace Attempt  1	[28.76 s]
0.0.N: Trace Attempt  2	[28.76 s]
0.0.N: Trace Attempt  3	[28.76 s]
0.0.N: Trace Attempt  4	[28.77 s]
0.0.N: Trace Attempt  5	[28.77 s]
0.0.Ht: Trace Attempt 253	[28.84 s]
0.0.Hp: Trace Attempt 250	[28.89 s]
0.0.AM: Trace Attempt 101	[28.88 s]
0.0.B: Trace Attempt 285	[29.10 s]
0.0.Bm: Trace Attempt 286	[29.38 s]
0.0.Hp: Trace Attempt 259	[32.93 s]
0.0.Ht: Trace Attempt 262	[33.04 s]
0.0.N: Trace Attempt 72	[33.09 s]
0.0.B: Trace Attempt 296	[33.45 s]
0.0.AM: Trace Attempt 121	[33.64 s]
0.0.Bm: Trace Attempt 297	[33.73 s]
0.0.N: Trace Attempt 91	[37.16 s]
0.0.Ht: Trace Attempt 270	[37.22 s]
0.0.Hp: Trace Attempt 267	[37.32 s]
0.0.AM: Trace Attempt 145	[37.83 s]
0.0.Bm: Trace Attempt 307	[37.84 s]
0.0.B: Trace Attempt 307	[37.87 s]
0.0.Hp: Trace Attempt 273	[41.41 s]
0.0.AM: Trace Attempt 157	[41.91 s]
0.0.Bm: Trace Attempt 315	[41.96 s]
0.0.Ht: Trace Attempt 277	[42.15 s]
0.0.B: Trace Attempt 316	[42.17 s]
0.0.N: Trace Attempt 95	[43.37 s]
0.0.N: Trace Attempt  1	[43.66 s]
0.0.N: Trace Attempt  2	[43.66 s]
0.0.N: Trace Attempt  3	[43.66 s]
0.0.N: Trace Attempt  4	[43.66 s]
0.0.N: Trace Attempt  5	[43.67 s]
0.0.Hp: Trace Attempt 280	[46.01 s]
0.0.Bm: Trace Attempt 323	[46.17 s]
0.0.Ht: Trace Attempt 284	[46.38 s]
0.0.B: Trace Attempt 324	[46.42 s]
0.0.AM: Trace Attempt 162	[46.80 s]
0.0.N: Trace Attempt 74	[47.76 s]
0.0.Bm: Trace Attempt 330	[50.48 s]
0.0.Hp: Trace Attempt 288	[50.56 s]
0.0.B: Trace Attempt 331	[50.61 s]
0.0.Ht: Trace Attempt 292	[50.81 s]
0.0.N: Trace Attempt 94	[51.94 s]
0.0.AM: Trace Attempt 169	[51.95 s]
0.0.Bm: Trace Attempt 337	[54.54 s]
0.0.Hp: Trace Attempt 295	[54.69 s]
0.0.B: Trace Attempt 338	[54.66 s]
0.0.Ht: Trace Attempt 299	[55.66 s]
0.0.AM: Trace Attempt 173	[56.92 s]
0.0.Bm: Trace Attempt 344	[58.86 s]
0.0.B: Trace Attempt 345	[58.94 s]
0.0.Hp: Trace Attempt 301	[59.14 s]
0.0.Ht: Trace Attempt 305	[60.04 s]
0.0.AM: Trace Attempt 177	[61.78 s]
0.0.N: Trace Attempt 101	[62.40 s]
0.0.N: Trace Attempt  1	[62.75 s]
0.0.N: Trace Attempt  2	[62.75 s]
0.0.N: Trace Attempt  3	[62.75 s]
0.0.N: Trace Attempt  4	[62.75 s]
0.0.N: Trace Attempt  5	[62.76 s]
0.0.B: Trace Attempt 351	[63.03 s]
0.0.Bm: Trace Attempt 350	[63.20 s]
0.0.Hp: Trace Attempt 306	[63.33 s]
0.0.Ht: Trace Attempt 311	[64.09 s]
0.0.AM: Trace Attempt 180	[66.59 s]
0.0.N: Trace Attempt 59	[66.84 s]
0.0.B: Trace Attempt 358	[67.25 s]
0.0.Bm: Trace Attempt 357	[67.43 s]
0.0.Hp: Trace Attempt 313	[67.56 s]
0.0.Ht: Trace Attempt 318	[68.34 s]
0.0.N: Trace Attempt 90	[70.87 s]
0.0.AM: Trace Attempt 183	[71.38 s]
0.0.B: Trace Attempt 365	[71.67 s]
0.0.Hp: Trace Attempt 320	[72.19 s]
0.0.Bm: Trace Attempt 364	[72.23 s]
0.0.Ht: Trace Attempt 324	[72.38 s]
0.0.B: Trace Attempt 371	[75.72 s]
0.0.AM: Trace Attempt 187	[75.83 s]
0.0.Bm: Trace Attempt 370	[76.45 s]
0.0.Hp: Trace Attempt 325	[76.98 s]
0.0.Ht: Trace Attempt 329	[77.09 s]
0.0.N: Trace Attempt 102	[77.59 s]
0.0.N: Trace Attempt  1	[77.97 s]
0.0.N: Trace Attempt  2	[77.97 s]
0.0.N: Trace Attempt  3	[77.97 s]
0.0.N: Trace Attempt  4	[77.97 s]
0.0.N: Trace Attempt  5	[77.99 s]
0.0.B: Trace Attempt 378	[80.27 s]
0.0.Bm: Trace Attempt 377	[80.89 s]
0.0.AM: Trace Attempt 192	[81.18 s]
0.0.Ht: Trace Attempt 334	[81.38 s]
0.0.Hp: Trace Attempt 331	[81.58 s]
0.0.N: Trace Attempt 67	[82.26 s]
0.0.B: Trace Attempt 385	[84.69 s]
0.0.Bm: Trace Attempt 384	[85.34 s]
0.0.Hp: Trace Attempt 336	[85.70 s]
0.0.Ht: Trace Attempt 340	[85.84 s]
0.0.AM: Trace Attempt 195	[86.28 s]
0.0.N: Trace Attempt 90	[86.42 s]
0.0.B: Trace Attempt 390	[89.05 s]
0.0.Bm: Trace Attempt 389	[89.75 s]
0.0.Ht: Trace Attempt 345	[89.84 s]
0.0.AM: Trace Attempt 199	[90.39 s]
0.0.Hp: Trace Attempt 342	[90.49 s]
0.0.N: Trace Attempt 100	[91.24 s]
0.0.B: Trace Attempt 395	[93.47 s]
0.0.Ht: Trace Attempt 351	[94.08 s]
0.0.Bm: Trace Attempt 394	[94.34 s]
0.0.Hp: Trace Attempt 347	[94.54 s]
0.0.AM: Trace Attempt 202	[95.15 s]
0.0.N: Trace Attempt 103	[95.25 s]
0.0.B: Trace Attempt 400	[98.19 s]
0.0.Ht: Trace Attempt 355	[98.25 s]
0.0.Bm: Trace Attempt 399	[99.22 s]
0.0.AM: Trace Attempt 204	[100.03 s]
0.0.Hp: Trace Attempt 353	[100.45 s]
0.0.Ht: Trace Attempt 359	[102.68 s]
0.0.B: Trace Attempt 404	[102.69 s]
0.0.Bm: Trace Attempt 403	[103.97 s]
0.0.Hp: Trace Attempt 358	[105.55 s]
0.0.N: Trace Attempt 104	[105.61 s]
0.0.N: Trace Attempt  1	[105.97 s]
0.0.N: Trace Attempt  2	[105.97 s]
0.0.N: Trace Attempt  3	[105.97 s]
0.0.N: Trace Attempt  4	[105.98 s]
0.0.N: Trace Attempt  5	[105.99 s]
0.0.AM: Trace Attempt 207	[105.99 s]
0.0.B: Trace Attempt 408	[106.73 s]
0.0.Ht: Trace Attempt 364	[107.12 s]
0.0.Bm: Trace Attempt 407	[108.12 s]
0.0.N: Trace Attempt 59	[110.08 s]
0.0.Hp: Trace Attempt 363	[110.13 s]
0.0.B: Trace Attempt 412	[110.93 s]
0.0.AM: Trace Attempt 210	[111.49 s]
0.0.Ht: Trace Attempt 370	[111.87 s]
0.0.Bm: Trace Attempt 411	[112.26 s]
0.0.N: Trace Attempt 90	[114.11 s]
0.0.Hp: Trace Attempt 369	[115.06 s]
0.0.B: Trace Attempt 416	[115.69 s]
0.0.Ht: Trace Attempt 375	[116.38 s]
0.0.Bm: Trace Attempt 415	[117.24 s]
0.0.AM: Trace Attempt 133	[118.91 s]
0.0.Hp: Trace Attempt 374	[119.87 s]
0.0.B: Trace Attempt 420	[120.16 s]
0.0.Ht: Trace Attempt 380	[120.78 s]
0.0.Bm: Trace Attempt 419	[121.72 s]
0.0.AM: Trace Attempt 134	[123.79 s]
0.0.Hp: Trace Attempt 379	[124.37 s]
0.0.B: Trace Attempt 424	[124.66 s]
0.0.Ht: Trace Attempt 383	[125.14 s]
0.0.Bm: Trace Attempt 423	[126.47 s]
0.0.N: Trace Attempt 105	[126.81 s]
0.0.N: Trace Attempt  1	[127.17 s]
0.0.N: Trace Attempt  2	[127.17 s]
0.0.N: Trace Attempt  3	[127.17 s]
0.0.N: Trace Attempt  4	[127.17 s]
0.0.N: Trace Attempt  5	[127.18 s]
0.0.AM: Trace Attempt 135	[128.04 s]
0.0.Hp: Trace Attempt 382	[128.75 s]
0.0.B: Trace Attempt 428	[129.08 s]
0.0.Ht: Trace Attempt 387	[130.38 s]
0.0.Bm: Trace Attempt 427	[131.12 s]
0.0.N: Trace Attempt 89	[131.74 s]
0.0.AM: Trace Attempt 136	[132.92 s]
0.0.B: Trace Attempt 432	[133.73 s]
0.0.Hp: Trace Attempt 386	[133.97 s]
0.0.Ht: Trace Attempt 392	[135.23 s]
0.0.Bm: Trace Attempt 431	[135.95 s]
0.0.B: Trace Attempt 436	[138.26 s]
0.0.AM: Trace Attempt 137	[138.28 s]
0.0.Hp: Trace Attempt 390	[138.40 s]
0.0.Ht: Trace Attempt 396	[139.55 s]
0.0.Bm: Trace Attempt 435	[140.98 s]
0.0.Hp: Trace Attempt 394	[142.93 s]
0.0.AM: Trace Attempt 138	[142.94 s]
0.0.B: Trace Attempt 440	[143.05 s]
0.0.Ht: Trace Attempt 401	[144.73 s]
0.0.Bm: Trace Attempt 439	[145.70 s]
0.0.N: Trace Attempt 106	[146.35 s]
0.0.N: Trace Attempt  1	[146.72 s]
0.0.N: Trace Attempt  2	[146.72 s]
0.0.N: Trace Attempt  3	[146.72 s]
0.0.N: Trace Attempt  4	[146.72 s]
0.0.N: Trace Attempt  5	[146.73 s]
0.0.Hp: Trace Attempt 398	[146.98 s]
0.0.AM: Trace Attempt 139	[147.18 s]
0.0.B: Trace Attempt 444	[147.43 s]
0.0.Ht: Trace Attempt 405	[148.94 s]
0.0.Bm: Trace Attempt 443	[150.12 s]
0.0.N: Trace Attempt 89	[151.39 s]
0.0.Hp: Trace Attempt 402	[151.57 s]
0.0.B: Trace Attempt 448	[152.32 s]
0.0.AM: Trace Attempt 141	[152.76 s]
0.0.Ht: Trace Attempt 409	[155.08 s]
0.0.Bm: Trace Attempt 447	[155.38 s]
0.0.Hp: Trace Attempt 406	[156.16 s]
0.0.B: Trace Attempt 451	[156.71 s]
0.0.AM: Trace Attempt 151	[156.78 s]
0.0.Ht: Trace Attempt 412	[159.53 s]
0.0.Bm: Trace Attempt 450	[160.09 s]
0.0.B: Trace Attempt 454	[160.80 s]
0.0.AM: Trace Attempt 166	[160.98 s]
0.0.Hp: Trace Attempt 409	[161.70 s]
0.0.Bm: Trace Attempt 453	[164.19 s]
0.0.Ht: Trace Attempt 416	[164.91 s]
0.0.B: Trace Attempt 457	[165.01 s]
0.0.AM: Trace Attempt 181	[165.13 s]
0.0.Hp: Trace Attempt 412	[166.22 s]
0.0.N: Trace Attempt 107	[166.87 s]
0.0.N: Trace Attempt  1	[167.19 s]
0.0.N: Trace Attempt  2	[167.19 s]
0.0.N: Trace Attempt  3	[167.19 s]
0.0.N: Trace Attempt  4	[167.19 s]
0.0.N: Trace Attempt  5	[167.20 s]
0.0.Bm: Trace Attempt 456	[168.40 s]
0.0.B: Trace Attempt 460	[169.03 s]
0.0.Ht: Trace Attempt 420	[169.17 s]
0.0.AM: Trace Attempt 195	[169.50 s]
0.0.Hp: Trace Attempt 416	[171.49 s]
0.0.N: Trace Attempt 89	[171.69 s]
0.0.Bm: Trace Attempt 459	[172.43 s]
0.0.AM: Trace Attempt 208	[173.61 s]
0.0.Ht: Trace Attempt 424	[173.70 s]
0.0.B: Trace Attempt 464	[174.24 s]
0.0.Hp: Trace Attempt 420	[175.84 s]
0.0.Bm: Trace Attempt 462	[176.48 s]
0.0.AM: Trace Attempt 218	[177.80 s]
0.0.Ht: Trace Attempt 428	[178.39 s]
0.0.B: Trace Attempt 467	[179.34 s]
0.0.Hp: Trace Attempt 424	[180.70 s]
0.0.B: Stopped processing property "PWM_TOP.p1"	[180.67 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 107	[174.85 s]
0.0.N: Stopped processing property "PWM_TOP.p1"	[180.78 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Ncustom1: Trace Attempt 107	[0.00 s]
0.0.AM: Trace Attempt 224	[180.43 s]
0.0.AM: Stopped processing property "PWM_TOP.p1"	[180.81 s].
0.0.AM: Morphing to AMcustom3
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.02 s]
0.0.AMcustom3: Trace Attempt  2	[0.02 s]
0.0.AMcustom3: Trace Attempt  3	[0.02 s]
0.0.AMcustom3: Trace Attempt  4	[0.03 s]
0.0.AMcustom3: Trace Attempt  5	[0.03 s]
0.0.Tri: Proofgrid shell started at 20157@vlsi-ria85(local) jg_19524_vlsi-ria85_1
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Proofgrid shell started at 20158@vlsi-ria85(local) jg_19524_vlsi-ria85_1
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Last scan. Per property time limit: 0s
0.0.D: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.D: Trace Attempt  1	[0.02 s]
0.0.D: Trace Attempt  2	[0.02 s]
0.0.D: Trace Attempt  3	[0.02 s]
0.0.D: Trace Attempt  5	[0.02 s]
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.09 s]
0.0.AMcustom3: Trace Attempt  2	[0.09 s]
0.0.AMcustom3: Trace Attempt  3	[0.09 s]
0.0.AMcustom3: Trace Attempt  4	[0.09 s]
0.0.AMcustom3: Trace Attempt  5	[0.09 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.AMcustom3: Trace Attempt  1	[0.43 s]
0.0.AMcustom3: Trace Attempt  2	[0.43 s]
0.0.AMcustom3: Trace Attempt  3	[0.43 s]
0.0.AMcustom3: Trace Attempt  4	[0.43 s]
0.0.AMcustom3: Trace Attempt  5	[0.44 s]
0.0.Tri:    0.17" ---- Launching abstraction thread ----
0.0.Tri:    0.20" ---- Launching multi-phase simplification thread ----
0.0.Bm: Trace Attempt 465	[181.41 s]
0.0.Tri:    0.33" ---- Launching liveness simplification thread ----
0.0.Tri:    1.12" Simplification phase 1 complete
0.0.Ncustom1: Requesting engine job to terminate
0.0.Bcustom2: Requesting engine job to terminate
0.0.AMcustom3: Requesting engine job to terminate
0.0.Tri: Requesting engine job to terminate
0.0.D: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [182.38 s]
0.0.Tri: A proof was found: No trace exists. [1.43 s]
INFO (IPF057): 0.0.Tri: The property "PWM_TOP.p1" was proven in 1.43 s.
0.0.D: Trace Attempt 25	[0.65 s]
0.0.D: Stopped processing property "PWM_TOP.p1"	[1.45 s].
0.0.D: All properties determined. [1.45 s]
0.0.Ncustom1: Stopped processing property "PWM_TOP.p1"	[1.58 s].
0.0.Ncustom1: All properties determined. [1.57 s]
0.0.Bcustom2: Trace Attempt 109	[1.61 s]
0.0.Bcustom2: Stopped processing property "PWM_TOP.p1"	[1.63 s].
0.0.Bcustom2: All properties determined. [1.65 s]
0.0.AMcustom3: Trace Attempt 38	[1.34 s]
0.0.AMcustom3: Stopped processing property "PWM_TOP.p1"	[1.51 s].
0.0.AMcustom3: All properties determined. [1.51 s]
0.0.D: Exited with Success (@ 182.39 s)
0: ProofGrid usable level: 0
0.0.Ncustom1: Exited with Success (@ 182.39 s)
0.0.Bcustom2: Exited with Success (@ 182.39 s)
0.0.Hp: Trace Attempt 425	[181.96 s]
0.0.Hp: All properties determined. [182.38 s]
0.0.AMcustom3: Exited with Success (@ 182.40 s)
0.0.Bm: All properties determined. [182.34 s]
0.0.Bm: Exited with Success (@ 182.41 s)
0.0.Hp: Exited with Success (@ 182.43 s)
0.0.Ht: Trace Attempt 431	[182.09 s]
0.0.Ht: All properties determined. [182.38 s]
0.0.Ht: Exited with Success (@ 182.45 s)
0.0.Tri: Stopped processing property "PWM_TOP.p1"	[1.63 s].
0.0.Tri: All properties determined. [1.63 s]
0.0.Tri: Exited with Success (@ 182.58 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.88 %)
--------------------------------------------------------------
     engines started                               :    14
     engine jobs started                           :    11

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.31      182.36        0.00       99.83 %
     Ht        0.06      182.32        0.00       99.97 %
     Bm        0.04      182.32        0.00       99.98 %
    Mpcustom4        0.08        0.00        0.00        1.47 %
     Oh        0.04        0.01        0.00       15.25 %
      L        0.03        0.00        0.00        1.94 %
    Ncustom1        0.32      182.27        0.00       99.82 %
    Bcustom2        0.04      182.30        0.00       99.98 %
    AMcustom3        0.03      182.18        0.00       99.98 %
    Tri        0.18        1.47        0.00       89.33 %
      D        0.17        1.45        0.00       89.67 %
    all        0.12       99.70        0.00       99.88 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.30     1096.68        0.00

    Data read    : 1.65 MiB
    Data written : 13.75 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 3
                 assertions                   : 2
                  - proven                    : 2 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % exit -force
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.974 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
