

================================================================
== Vivado HLS Report for 'AXIS2GrayArray66'
================================================================
* Date:           Sat May 20 12:00:30 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyReal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.65|    10.648|        1.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  264193|  264193|  264193|  264193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  264192|  264192|       516|          -|          -|   512|    no    |
        | + Loop 1.1  |     513|     513|         3|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      -|       0|     86|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    159|    -|
|Register         |        -|      -|     140|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     140|    245|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |canny_edge_detectbkb_U5  |canny_edge_detectbkb  |    i0 * i1   |
    |canny_edge_detectcud_U6  |canny_edge_detectcud  | i0 + i1 * i2 |
    |canny_edge_detectdEe_U7  |canny_edge_detectdEe  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_213_p2                      |     +    |      0|  0|  14|          10|           1|
    |yi_fu_201_p2                      |     +    |      0|  0|  14|          10|           1|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |axis_src_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |axis_src_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |axis_src_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln86_fu_195_p2               |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln87_fu_207_p2               |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |phitmp318_i_i_i_fu_272_p3         |  select  |      0|  0|   8|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  86|          52|          36|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |axis_in_TDATA_blk_n         |   9|          2|    1|          2|
    |axis_src_data_V_0_data_out  |   9|          2|   24|         48|
    |axis_src_data_V_0_state     |  15|          3|    2|          6|
    |fifo1_blk_n                 |   9|          2|    1|          2|
    |hist_hthr_blk_n             |   9|          2|    1|          2|
    |hist_hthr_out_blk_n         |   9|          2|    1|          2|
    |hist_lthr_blk_n             |   9|          2|    1|          2|
    |hist_lthr_out_blk_n         |   9|          2|    1|          2|
    |real_start                  |   9|          2|    1|          2|
    |xi_0_i_i_i_reg_184          |   9|          2|   10|         20|
    |yi_0_i_i_i_reg_173          |   9|          2|   10|         20|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 159|         34|   57|        119|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |axis_src_data_V_0_payload_A      |  24|   0|   24|          0|
    |axis_src_data_V_0_payload_B      |  24|   0|   24|          0|
    |axis_src_data_V_0_sel_rd         |   1|   0|    1|          0|
    |axis_src_data_V_0_sel_wr         |   1|   0|    1|          0|
    |axis_src_data_V_0_state          |   2|   0|    2|          0|
    |icmp_ln87_reg_313                |   1|   0|    1|          0|
    |icmp_ln87_reg_313_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln544_reg_322                |  23|   0|   23|          0|
    |phitmp318_i_i_i_reg_337          |   8|   0|    8|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |tmp_8_i_reg_332                  |   8|   0|    8|          0|
    |trunc_ln_i_reg_327               |   8|   0|    8|          0|
    |xi_0_i_i_i_reg_184               |  10|   0|   10|          0|
    |yi_0_i_i_i_reg_173               |  10|   0|   10|          0|
    |yi_reg_308                       |  10|   0|   10|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 140|   0|  140|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | AXIS2GrayArray66 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | AXIS2GrayArray66 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | AXIS2GrayArray66 | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | AXIS2GrayArray66 | return value |
|ap_done               | out |    1| ap_ctrl_hs | AXIS2GrayArray66 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | AXIS2GrayArray66 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | AXIS2GrayArray66 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | AXIS2GrayArray66 | return value |
|start_out             | out |    1| ap_ctrl_hs | AXIS2GrayArray66 | return value |
|start_write           | out |    1| ap_ctrl_hs | AXIS2GrayArray66 | return value |
|axis_in_TDATA         |  in |   24|    axis    |  axis_src_data_V |    pointer   |
|axis_in_TVALID        |  in |    1|    axis    |  axis_src_data_V |    pointer   |
|axis_in_TREADY        | out |    1|    axis    |  axis_src_data_V |    pointer   |
|hist_hthr_dout        |  in |    8|   ap_fifo  |     hist_hthr    |    pointer   |
|hist_hthr_empty_n     |  in |    1|   ap_fifo  |     hist_hthr    |    pointer   |
|hist_hthr_read        | out |    1|   ap_fifo  |     hist_hthr    |    pointer   |
|hist_lthr_dout        |  in |    8|   ap_fifo  |     hist_lthr    |    pointer   |
|hist_lthr_empty_n     |  in |    1|   ap_fifo  |     hist_lthr    |    pointer   |
|hist_lthr_read        | out |    1|   ap_fifo  |     hist_lthr    |    pointer   |
|hist_hthr_out_din     | out |    8|   ap_fifo  |   hist_hthr_out  |    pointer   |
|hist_hthr_out_full_n  |  in |    1|   ap_fifo  |   hist_hthr_out  |    pointer   |
|hist_hthr_out_write   | out |    1|   ap_fifo  |   hist_hthr_out  |    pointer   |
|hist_lthr_out_din     | out |    8|   ap_fifo  |   hist_lthr_out  |    pointer   |
|hist_lthr_out_full_n  |  in |    1|   ap_fifo  |   hist_lthr_out  |    pointer   |
|hist_lthr_out_write   | out |    1|   ap_fifo  |   hist_lthr_out  |    pointer   |
|fifo1_din             | out |    8|   ap_fifo  |       fifo1      |    pointer   |
|fifo1_full_n          |  in |    1|   ap_fifo  |       fifo1      |    pointer   |
|fifo1_write           | out |    1|   ap_fifo  |       fifo1      |    pointer   |
+----------------------+-----+-----+------------+------------------+--------------+

