Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Aug 29 18:17:41 2024
| Host         : prince-ThinkPad-E14-Gen-5 running 64-bit Ubuntu 24.04 LTS
| Command      : report_design_analysis -file ./report/gesture_model_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
| Design State : Synthesized
-----------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                        Path #1                                                                       |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                               |
| Path Delay                | 4.552                                                                                                                                                |
| Logic Delay               | 1.248(28%)                                                                                                                                           |
| Net Delay                 | 3.304(72%)                                                                                                                                           |
| Clock Skew                | 0.013                                                                                                                                                |
| Slack                     | 5.366                                                                                                                                                |
| Clock Uncertainty         | 0.035                                                                                                                                                |
| Clock Relationship        | Safely Timed                                                                                                                                         |
| Clock Delay Group         | Same Clock                                                                                                                                           |
| Logic Levels              | 15                                                                                                                                                   |
| Routes                    | NA                                                                                                                                                   |
| Logical Path              | FDRE/C-(9)-LUT4-(1)-CARRY8-LUT4-(38)-LUT1-(1)-CARRY8-LUT2-(1)-CARRY8-LUT6-(1)-LUT6-(14)-LUT5-(2)-LUT4-(1)-CARRY8-LUT6-(9)-LUT4-(2)-LUT4-(1)-SRL16E/D |
| Start Point Clock         | ap_clk                                                                                                                                               |
| End Point Clock           | ap_clk                                                                                                                                               |
| DSP Block                 | None                                                                                                                                                 |
| RAM Registers             | None-None                                                                                                                                            |
| IO Crossings              | 0                                                                                                                                                    |
| SLR Crossings             | 0                                                                                                                                                    |
| PBlocks                   | 0                                                                                                                                                    |
| High Fanout               | 38                                                                                                                                                   |
| Dont Touch                | 0                                                                                                                                                    |
| Mark Debug                | 0                                                                                                                                                    |
| Start Point Pin Primitive | FDRE/C                                                                                                                                               |
| End Point Pin Primitive   | SRL16E/D                                                                                                                                             |
| Start Point Pin           | x_l_FH_V_25_reg_1405_reg[0]/C                                                                                                                        |
| End Point Pin             | divisor0_reg[4]_srl2/D                                                                                                                               |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2447, 372)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+-----+-----+----+----+-----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  3 |  4  |  5  |  6 |  7 |  8  |  9 | 10 | 11 | 12 | 13 | 14 | 15 |
+-----------------+-------------+-----+----+-----+-----+----+----+-----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 300 | 59 | 110 | 147 | 82 | 36 | 132 | 10 | 31 |  5 |  6 | 64 |  9 |  9 |
+-----------------+-------------+-----+----+-----+-----+----+----+-----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


