#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e652ceff70 .scope module, "icache_dm_tb" "icache_dm_tb" 2 4;
 .timescale -9 -12;
v000001e652d5c630_0 .var/i "accesses", 31 0;
v000001e652d5bb90_0 .var "clk", 0 0;
v000001e652d5c1d0_0 .net "fetchaddr", 31 0, v000001e652cff460_0;  1 drivers
v000001e652d5c310_0 .net "hit", 0 0, v000001e652cc2ea0_0;  1 drivers
v000001e652d5c770_0 .var/i "hitcount", 31 0;
v000001e652d5b9b0_0 .var/i "i", 31 0;
v000001e652d5ba50_0 .var "ifetch", 31 0;
v000001e652d5bf50_0 .var "instraddress", 31 0;
v000001e652d5c130_0 .net "instruction", 31 0, v000001e652d5beb0_0;  1 drivers
v000001e652d5c3b0_0 .var "iready", 0 0;
v000001e652d5baf0_0 .net "miss", 0 0, v000001e652d5c450_0;  1 drivers
v000001e652d5bc30_0 .var/i "misscount", 31 0;
v000001e652d5bff0_0 .var "reset", 0 0;
v000001e652d5c090 .array "testaddresses", 6 0, 31 0;
E_000001e652cedca0 .event posedge, v000001e652ced020_0;
S_000001e652cf13e0 .scope module, "i1" "icache_dm" 2 23, 3 4 0, S_000001e652ceff70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "ifetch";
    .port_info 3 /INPUT 32 "instraddress";
    .port_info 4 /INPUT 1 "iready";
    .port_info 5 /OUTPUT 32 "instruction";
    .port_info 6 /OUTPUT 1 "hit";
    .port_info 7 /OUTPUT 1 "miss";
    .port_info 8 /OUTPUT 32 "fetchaddr";
P_000001e652ce57e0 .param/l "CACHESIZE" 1 3 16, +C4<00000000000000000000010000000000>;
P_000001e652ce5818 .param/l "NUMOFSETS" 1 3 17, +C4<00000000000000000000000100000000>;
P_000001e652ce5850 .param/l "OFFSETBITS" 1 3 19, +C4<00000000000000000000000000000010>;
P_000001e652ce5888 .param/l "SETBITS" 1 3 18, +C4<00000000000000000000000000001000>;
P_000001e652ce58c0 .param/l "TAGBITS" 1 3 20, +C4<00000000000000000000000000010110>;
v000001e652ced020_0 .net "clk", 0 0, v000001e652d5bb90_0;  1 drivers
v000001e652ced0c0 .array "dataarray", 255 0, 31 0;
v000001e652cff460_0 .var "fetchaddr", 31 0;
v000001e652cc2ea0_0 .var "hit", 0 0;
v000001e652cf0100_0 .var/i "i", 31 0;
v000001e652cf01a0_0 .net "ifetch", 31 0, v000001e652d5ba50_0;  1 drivers
v000001e652d5bcd0_0 .net "index", 7 0, L_000001e652d5e7c0;  1 drivers
v000001e652d5c4f0_0 .net "instraddress", 31 0, v000001e652d5bf50_0;  1 drivers
v000001e652d5beb0_0 .var "instruction", 31 0;
v000001e652d5c810_0 .net "iready", 0 0, v000001e652d5c3b0_0;  1 drivers
v000001e652d5c450_0 .var "miss", 0 0;
v000001e652d5c6d0_0 .var "miss_address", 31 0;
v000001e652d5b910_0 .var "miss_pending", 0 0;
v000001e652d5c270_0 .net "reset", 0 0, v000001e652d5bff0_0;  1 drivers
v000001e652d5be10_0 .net "tag", 21 0, L_000001e652d5da00;  1 drivers
v000001e652d5bd70 .array "tagarray", 255 0, 21 0;
v000001e652d5c590 .array "valid", 255 0, 0 0;
E_000001e652cedd60 .event posedge, v000001e652d5c270_0, v000001e652ced020_0;
L_000001e652d5da00 .part v000001e652d5bf50_0, 10, 22;
L_000001e652d5e7c0 .part v000001e652d5bf50_0, 2, 8;
    .scope S_000001e652cf13e0;
T_0 ;
    %wait E_000001e652cedd60;
    %load/vec4 v000001e652d5c270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e652cf0100_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001e652cf0100_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v000001e652cf0100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e652d5bd70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e652cf0100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e652ced0c0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001e652cf0100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e652d5c590, 0, 4;
    %load/vec4 v000001e652cf0100_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e652cf0100_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e652d5beb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e652cc2ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e652d5c450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e652cff460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e652d5b910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e652d5c6d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e652d5b910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e652cc2ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e652d5c450_0, 0;
    %load/vec4 v000001e652d5c810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v000001e652cf01a0_0;
    %load/vec4 v000001e652d5bcd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e652ced0c0, 0, 4;
    %load/vec4 v000001e652d5be10_0;
    %load/vec4 v000001e652d5bcd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e652d5bd70, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001e652d5bcd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e652d5c590, 0, 4;
    %load/vec4 v000001e652cf01a0_0;
    %assign/vec4 v000001e652d5beb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e652cc2ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e652d5c450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e652d5b910_0, 0;
T_0.6 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001e652d5bcd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001e652d5c590, 4;
    %load/vec4 v000001e652d5bcd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001e652d5bd70, 4;
    %load/vec4 v000001e652d5be10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v000001e652d5bcd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001e652ced0c0, 4;
    %assign/vec4 v000001e652d5beb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e652cc2ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e652d5c450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e652cff460_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e652cc2ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e652d5c450_0, 0;
    %load/vec4 v000001e652d5c4f0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v000001e652cff460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e652d5b910_0, 0;
    %load/vec4 v000001e652d5c4f0_0;
    %assign/vec4 v000001e652d5c6d0_0, 0;
T_0.9 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e652ceff70;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e652d5c770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e652d5bc30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e652d5c630_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_000001e652ceff70;
T_2 ;
    %vpi_call 2 36 "$dumpfile", "icache_dm_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e652ceff70 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001e652ceff70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e652d5bb90_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v000001e652d5bb90_0;
    %inv;
    %store/vec4 v000001e652d5bb90_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001e652ceff70;
T_4 ;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e652d5c090, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e652d5c090, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e652d5c090, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e652d5c090, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e652d5c090, 4, 0;
    %pushi/vec4 14, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e652d5c090, 4, 0;
    %pushi/vec4 14, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e652d5c090, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e652d5bff0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e652d5ba50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e652d5c3b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e652d5bf50_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e652d5bff0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e652d5b9b0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001e652d5b9b0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_4.1, 5;
    %ix/getv/s 4, v000001e652d5b9b0_0;
    %load/vec4a v000001e652d5c090, 4;
    %store/vec4 v000001e652d5bf50_0, 0, 32;
    %pushi/vec4 268435456, 0, 32;
    %load/vec4 v000001e652d5b9b0_0;
    %add;
    %store/vec4 v000001e652d5ba50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e652d5c3b0_0, 0, 1;
    %load/vec4 v000001e652d5c630_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e652d5c630_0, 0, 32;
    %vpi_call 2 67 "$display", "Address: 0x%08X", v000001e652d5bf50_0 {0 0 0};
    %wait E_000001e652cedca0;
    %wait E_000001e652cedca0;
    %load/vec4 v000001e652d5c310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001e652d5c770_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e652d5c770_0, 0, 32;
    %vpi_call 2 74 "$display", "Hit" {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001e652d5bc30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e652d5bc30_0, 0, 32;
    %vpi_call 2 77 "$display", "Miss" {0 0 0};
    %vpi_call 2 78 "$display", "Fetched Address = 0x%08X", v000001e652d5c1d0_0 {0 0 0};
    %wait E_000001e652cedca0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e652d5c3b0_0, 0, 1;
    %wait E_000001e652cedca0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e652d5c3b0_0, 0, 1;
    %wait E_000001e652cedca0;
    %vpi_call 2 85 "$display", "Instruction added" {0 0 0};
T_4.3 ;
    %load/vec4 v000001e652d5b9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e652d5b9b0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 89 "$display", "Total Accesses :  %0d", v000001e652d5c630_0 {0 0 0};
    %vpi_call 2 90 "$display", "Total Hits     :  %0d", v000001e652d5c770_0 {0 0 0};
    %vpi_call 2 91 "$display", "Total Misses   :  %0d", v000001e652d5bc30_0 {0 0 0};
    %load/vec4 v000001e652d5c770_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v000001e652d5c630_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 92 "$display", "Hit Rate       :  %0.2f%%", W<0,r> {0 1 0};
    %load/vec4 v000001e652d5bc30_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v000001e652d5c630_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 93 "$display", "Miss Rate      :  %0.2f%%", W<0,r> {0 1 0};
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "icache_dm_tb.v";
    "icache_dm.v";
