Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 12:58:20
gem5 executing on mnemosyne.ecn.purdue.edu, pid 17381
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/canneal/kite_small_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec canneal -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/canneal --router_map_file ./topologies_and_routing/topo_maps/noci/kite_small_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b23028e48>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b2302ceb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b23038eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b23041eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b2304beb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22fd4eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22fddeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22fe6eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22fefeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22ff7eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b23001eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b23009eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f93eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f9beb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22fa5eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22faeeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22fb7eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22fc1eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22fc9eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f53eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f5beb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f65eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f6deb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f77eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f80eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f89eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f12eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f1aeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f25eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f2eeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f38eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f40eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f4aeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22ed2eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22edbeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22ee4eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22eeceb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22ef6eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22efeeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f08eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22f10eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22e9beb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22ea4eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22eadeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22eb6eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22ebfeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22ec8eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22ed1eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22e5ceb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22e64eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22e6eeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22e76eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22e7feb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22e89eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22e12eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22e1beb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22e25eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22e2eeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22e36eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22e3feb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22e47eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22e50eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22dd9eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2b22de2eb8>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22debba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22df4630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22dfe0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22dfeb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22e06588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22e06fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22e10a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d994e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d99f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22da29b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22daa438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22daae80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22db2908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22dbc390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22dbcdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22dc5860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22dce2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22dced30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d577b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d60240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d60c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d69710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d73198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d73be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d7b668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d850f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d85b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d8d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d16048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d16a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d20518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d20f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d289e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d32470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d32eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d3b940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d423c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d42e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d4c898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22cd6320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22cd6d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22cdf7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22ce9278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22ce9cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22cf1748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22cfa1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22cfac18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d026a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d0b128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22d0bb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22c955f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22c9c080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22c9cac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22ca5550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22ca5f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22cafa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22cb74a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22cb7ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22cc1978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22ccb400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22ccbe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22c538d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22c5c358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2b22c5cda0>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c64710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c64940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c64b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c64da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c64fd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c70240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c70470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c706a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c708d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c70b00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c70d30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c70f60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c7b1d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c7b400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c7b630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c7b860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c7ba90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c7bcc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c7bef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c85160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c85390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c855c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c857f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c85a20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c85c50>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c85e80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c120f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c12320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c12550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c12780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c129b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2b22c12be0>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f2b22bf75c0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f2b22bf7be0>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/kite_small_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_canneal
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/canneal/cpt.652833389849500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/canneal/cpt.652833389849500
Real time: 195.73s
Total real time: 195.73s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/canneal/kite_small_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 652833389849500.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 652833390474598.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 652833390474598 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  652.833390474598  simulated seconds
Real time: 0.56s
Total real time: 196.29s
Dumping and resetting stats...
Switched CPUS @ tick 652833390474598
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 652833390479595.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 652833397135862 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  652.833397135862  simulated seconds
Real time: 2.55s
Total real time: 205.08s
Dumping and resetting stats...
Done with simulation! Completely exiting...
