# do lab2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying /home/cliu/altera/15.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/cliu/altera/15.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/cliu/workspace/lab2/opc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:35:55 on Sep 21,2015
# vcom -reportprogress 300 -93 -work work /home/cliu/workspace/lab2/opc_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package opc_pkg
# -- Compiling package body opc_pkg
# -- Loading package opc_pkg
# End time: 11:35:55 on Sep 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/cliu/workspace/lab2/res_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:35:55 on Sep 21,2015
# vcom -reportprogress 300 -93 -work work /home/cliu/workspace/lab2/res_bus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package opc_pkg
# -- Compiling entity res_bus
# -- Compiling architecture test of res_bus
# End time: 11:35:55 on Sep 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/cliu/workspace/lab2/DReg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:35:55 on Sep 21,2015
# vcom -reportprogress 300 -93 -work work /home/cliu/workspace/lab2/DReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package opc_pkg
# -- Compiling entity DReg
# -- Compiling architecture behavioral of DReg
# End time: 11:35:55 on Sep 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/cliu/workspace/lab2/tb_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:35:55 on Sep 21,2015
# vcom -reportprogress 300 -93 -work work /home/cliu/workspace/lab2/tb_bus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package opc_pkg
# -- Compiling entity tb_bus
# -- Compiling architecture test of tb_bus
# End time: 11:35:55 on Sep 21,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  res_bus
# vsim -i -l msim_transcript -do "lab2_run_msim_rtl_vhdl.do" 
# Start time: 11:35:55 on Sep 21,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.opc_pkg(body)
# Loading work.res_bus(test)
# Loading work.dreg(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# stdin: <EOF>
vsim work.tb_bus
# vsim 
# Start time: 11:36:03 on Sep 21,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.opc_pkg(body)
# Loading work.tb_bus(test)
# Loading work.res_bus(test)
# Loading work.dreg(behavioral)
add wave -position end  sim:/tb_bus/clk1
add wave -position end  sim:/tb_bus/clk2
add wave -position end  sim:/tb_bus/clear
add wave -position end  sim:/tb_bus/a
add wave -position end  sim:/tb_bus/b
add wave -position end  sim:/tb_bus/c
run
# End time: 11:37:41 on Sep 21,2015, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
