git clone --depth 1 --no-tags https://github.com/Abilalarikan/Very-Simple-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455891658
git clone --depth 1 --no-tags https://github.com/phdfreitas/infrahw-2021-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460365920
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2011.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460340769
git clone --depth 1 --no-tags https://github.com/vishwateja12/Y86-64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460393135
git clone --depth 1 --no-tags https://github.com/sevjaeg/hwpe-aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462804841
git clone --depth 1 --no-tags https://github.com/patelr124/compenglabII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463666279
git clone --depth 1 --no-tags https://github.com/hanryxu/24game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463716731
git clone --depth 1 --no-tags https://github.com/S-E-N-S-O-H-A-M/2x1-Multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465552624
git clone --depth 1 --no-tags https://github.com/vgoshat30/SLOD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464146527
git clone --depth 1 --no-tags https://github.com/KW-NJU/Computer_Hardware_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466163674
git clone --depth 1 --no-tags https://github.com/taymcl/CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465980739
git clone --depth 1 --no-tags https://github.com/EssamWisam/Optimized-Home-Security-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456236976
git clone --depth 1 --no-tags https://github.com/Adil-Kh/ComputerArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457614730
git clone --depth 1 --no-tags https://github.com/JorgeMarinN/SDC_SKY130_MPW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457391111
git clone --depth 1 --no-tags https://github.com/pmkenned/rv_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456771003
git clone --depth 1 --no-tags https://github.com/achethan/microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456732759
git clone --depth 1 --no-tags https://github.com/wliu0219/APB_Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458678166
git clone --depth 1 --no-tags https://github.com/Daria135/RISC-5_I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458777852
git clone --depth 1 --no-tags https://github.com/ECrecords/sim-syn-of-state-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467727033
git clone --depth 1 --no-tags https://github.com/haowoo0112/MIPS_single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467338344
git clone --depth 1 --no-tags https://github.com/M-Kunkle/richie-jr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467785665
git clone --depth 1 --no-tags https://github.com/vherdt/riscv-simple-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467292628
git clone --depth 1 --no-tags https://github.com/ikbalavsar/4-bit-Ripple-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466825915
git clone --depth 1 --no-tags https://github.com/Aymontsh/Single-Cycle-MIPS-Processor-Verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467058638
git clone --depth 1 --no-tags https://github.com/merledu/caravel_azadi_soc_iii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468043930
git clone --depth 1 --no-tags https://github.com/AbdelrahmanHamdyy/Carry-Select-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460663236
git clone --depth 1 --no-tags https://github.com/916219053/tongping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459551610
git clone --depth 1 --no-tags https://github.com/lukamiloo/ELEC374-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462122681
git clone --depth 1 --no-tags https://github.com/AlaaElattar/ALU-N-bit-number.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461884931
git clone --depth 1 --no-tags https://github.com/larcenous-lobotomy/mealy-fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461667448
git clone --depth 1 --no-tags https://github.com/Pfalra/FFFilamentrecycling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460075910
git clone --depth 1 --no-tags https://github.com/Iris-ZJ-12/handshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459593717
git clone --depth 1 --no-tags https://github.com/Chengwu0203/ICDC_IDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459974667
git clone --depth 1 --no-tags https://github.com/srimanthtenneti/MIPS_32_BIT_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459901023
git clone --depth 1 --no-tags https://github.com/abhinandann/8-to-3-bit-Priority-Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465737480
git clone --depth 1 --no-tags https://github.com/p-ram/verilog_Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463865695
git clone --depth 1 --no-tags https://github.com/SamyukthaShrruthiKR-2907/3-bit-FLASH-ADC-using-eSim-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468369716
git clone --depth 1 --no-tags https://github.com/peterwu-1031/risc-v-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464527710
git clone --depth 1 --no-tags https://github.com/ajmager/CPU-Coding-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455947304
git clone --depth 1 --no-tags https://github.com/SmbatDavtyan/Mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468342501
git clone --depth 1 --no-tags https://github.com/nguyendao-uom/efpga_Openlane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456480300
git clone --depth 1 --no-tags https://github.com/Computer-Engineering-Department-Archive/CE202-LC-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455874613
git clone --depth 1 --no-tags https://github.com/ahmadkaleem123/ECE253Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456203749
git clone --depth 1 --no-tags https://github.com/EslamMohmed/-MIPS-processor-Operations-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457568215
git clone --depth 1 --no-tags https://github.com/Cole4563/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457569300
git clone --depth 1 --no-tags https://github.com/singhrohaP/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462423426
git clone --depth 1 --no-tags https://github.com/miteshvb/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465333748
git clone --depth 1 --no-tags https://github.com/handerich/xxx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464818717
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/7_seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464216124
git clone --depth 1 --no-tags https://github.com/jayhusemi/openc910.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465916535
git clone --depth 1 --no-tags https://github.com/537Cheese/HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459845971
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460340371
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460343359
git clone --depth 1 --no-tags https://github.com/Romanchukk/matrixkeydecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461014902
git clone --depth 1 --no-tags https://github.com/p-ram/Verilog_basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461478062
git clone --depth 1 --no-tags https://github.com/EPICcake808/COEN-122-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457869822
git clone --depth 1 --no-tags https://github.com/kwiltsey/Lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460630951
git clone --depth 1 --no-tags https://github.com/grifatron/Lab3CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460481594
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ipA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458996731
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/soc2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458996573
git clone --depth 1 --no-tags https://github.com/jayeffe/Circuiti-Elettronici-Programmabili.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458162962
git clone --depth 1 --no-tags https://github.com/journey75/4-bit-adder---Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459245743
git clone --depth 1 --no-tags https://github.com/CadenZheng/infinitymp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467778263
git clone --depth 1 --no-tags https://github.com/ioitami/ALU-1D-Checkoff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467914809
git clone --depth 1 --no-tags https://github.com/puthukkaden/chronos_tdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467959154
git clone --depth 1 --no-tags https://github.com/brandon9838/Verilog-Implementation-of-Decision-Tree-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466404891
git clone --depth 1 --no-tags https://github.com/alinurammar/ee180-lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467333222
git clone --depth 1 --no-tags https://github.com/Kutk/2018-NCTU-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468319006
git clone --depth 1 --no-tags https://github.com/Elavarasan0702/UNIVERSAL-TRIGERING-FLIP-FLOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468176095
git clone --depth 1 --no-tags https://github.com/cduong203/caravel_wireless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468474264
git clone --depth 1 --no-tags https://github.com/jlebental/Verilog_Mips_SC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468507598
git clone --depth 1 --no-tags https://github.com/artem-herashchenko/CompDevArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459688147
git clone --depth 1 --no-tags https://github.com/mahiru23/54-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462262454
git clone --depth 1 --no-tags https://github.com/yeyeyeadd/csc258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467759242
git clone --depth 1 --no-tags https://github.com/moghun/Telephone-Convo-Sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467098403
git clone --depth 1 --no-tags https://github.com/TengTjinYang/fpgaT4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466964405
git clone --depth 1 --no-tags https://github.com/jonnes-nascimento/SAP1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466583096
git clone --depth 1 --no-tags https://github.com/Umaru-Xi/Bully.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466749284
git clone --depth 1 --no-tags https://github.com/Shivanesh13/Booth-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466749025
git clone --depth 1 --no-tags https://github.com/ramachandra2002/Design-of-3bit-Flash-ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468055220
git clone --depth 1 --no-tags https://github.com/Ranji1226/Astable-Multivibrator-with-Decade-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468175383
git clone --depth 1 --no-tags https://github.com/Mohamed-Sharaf/SAP-II-Modified-Verilog-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465138730
git clone --depth 1 --no-tags https://github.com/rohinthram/esim_ms_staircase_wave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466217761
git clone --depth 1 --no-tags https://github.com/dunicadavid/MazeSolver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465227970
git clone --depth 1 --no-tags https://github.com/dingyw113/CS4341-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457471848
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/Lab2_Ivan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455915778
git clone --depth 1 --no-tags https://github.com/towhid135/VLSI-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456499427
git clone --depth 1 --no-tags https://github.com/Limmerse/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458022155
git clone --depth 1 --no-tags https://github.com/ozayerislam-dsi/single_slave_spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457185268
git clone --depth 1 --no-tags https://github.com/athulRAJmr/3D-CHIPPER-NOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457542036
git clone --depth 1 --no-tags https://github.com/Schmadam4444/CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456972113
git clone --depth 1 --no-tags https://github.com/LaurCump/Wall_Follower_Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461823586
git clone --depth 1 --no-tags https://github.com/AlaaElattar/Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461884941
git clone --depth 1 --no-tags https://github.com/NCKUMaxSnake/Course_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459007267
git clone --depth 1 --no-tags https://github.com/MoinakG2/n-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459277146
