$date
	Mon Oct 21 12:01:23 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module vco_model $end
$var reg 1 ! clk_vco $end
$var reg 12 " vco_dig_ctrl_voltage [11:0] $end
$var real 1 # vco_analog_ctrl_voltage $end
$var real 1 $ vco_freq $end
$var real 1 % vco_period $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
r0.5037783375314862 %
r1.985 $
r0 #
b0 "
1!
$end
#504
0!
#1008
1!
#1512
0!
#2016
1!
#2520
0!
#3024
1!
#3528
0!
#4032
1!
#4536
0!
#5040
1!
#5544
0!
#6048
1!
#6552
0!
#7056
1!
#7560
0!
#8064
1!
#8568
0!
#9072
1!
#9576
0!
#10000
r0.5036234446246077 %
r1.98561050061 $
r0.00122100122 #
b1 "
#10080
1!
#10584
0!
#11088
1!
#11592
0!
#12096
1!
#12600
0!
#13104
1!
#13608
0!
#14112
1!
#14616
0!
#15120
1!
#15624
0!
#16128
1!
#16632
0!
#17136
1!
#17640
0!
#18144
1!
#18648
0!
#19152
1!
#19656
0!
#20000
r0.2620200499157104 %
r3.81650183 $
r3.66300366 #
b101110111000 "
#20160
1!
#20422
0!
#20684
1!
#20946
0!
#21208
1!
#21470
0!
#21732
1!
#21994
0!
#22256
1!
#22518
0!
#22780
1!
#23042
0!
#23304
1!
#23566
0!
#23828
1!
#24090
0!
#24352
1!
#24614
0!
#24876
1!
#25138
0!
#25400
1!
#25662
0!
#25924
1!
#26186
0!
#26448
1!
#26710
0!
#26972
1!
#27234
0!
#27496
1!
#27758
0!
#28020
1!
#28282
0!
#28544
1!
#28806
0!
#29068
1!
#29330
0!
#29592
1!
#29854
0!
#30000
