# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program VSD

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)
![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)

</div>

Welcome to my personal documentation of the **VSD RISC-V SoC Tapeout Program** journey!

This repository uniquely captures my **week-by-week hands-on experiences**, challenges, and insights as I progress through the full silicon realization flow â€” from RTL to GDSII.

<div align="center">

> *"Embarking on a silicon adventure! As part of India's largest open-source RISC-V tapeout initiative, I am building real chips and learning to bridge RTL logic with physical silicon, alongside 3500+ passionate engineers. This is my blueprint for deep-dive learning and nation-building through collaborative semiconductors."*

</div>

<div align="center">

```
ğŸ”¬ RTL Design â†’ ğŸ” Synthesis â†’ ğŸ—ï¸ Physical Implementation â†’ ğŸ§© Tapeout Ready!
```

</div>

---

## ğŸ“… **WEEK 0 â€” Environment & Toolchain Setup**

<details>
<summary><b>ğŸ› ï¸ Foundation: Laying the Digital Groundwork</b></summary>

Zero week is all about shaping the digital workspace and ensuring every tool in the open-source arsenal is robustly installed and verified.

### ğŸ› ï¸ **Tasks & Achievements**

| Task | Description | Tools Involved | Status |
|------|-------------|---------------|--------|
| **Task 0** | ğŸš€ [EDA Tools Installation & Validation](https://github.com/PRIY4DH4RS4N-D/PRIYADHARSAN_RISC-V-Soc-Tapeout-Program_VSD/tree/main/Week0) | **Full EDA Stack** | âœ… Completed |

### ğŸ“¦ **What Did I Set Up This Week?**

#### **Core Digital Design & Verification**

| Tool | Purpose | My Validation |
|------|---------|--------------|
| ğŸ§  **Yosys** | RTL Synthesis, Logic Optimization | âœ… Synthesized test designs |
| ğŸ“Ÿ **Icarus Verilog** | Verilog Simulation, Testbenches | âœ… Ran and debugged simulations |
| ğŸ“Š **GTKWave** | Waveform Visualization | âœ… Inspected simulation results |
| âš¡ **Ngspice** | Analog/Mixed-Signal Simulation | âœ… Checked circuit behaviors |
| ğŸ¨ **Magic VLSI** | Layout, DRC/LVS | âœ… Opened layouts, ran checks |

#### **Next-Level Flow Automation**

| Tool | Purpose | My Validation |
|------|---------|--------------|
| ğŸ³ **Docker** | Isolated Containerized EDA | âœ… Pulled and launched images |
| ğŸŒŠ **OpenLane** | RTL â†’ GDSII Automated Flow | âœ… Ran sample flow successfully |

### ğŸŒŸ **Reflections & Takeaways**

- **All open-source EDA tools** up and running on my Linux VM!
- **Dockerized OpenLane** ensures reproducible and clean flows
- Optimized my virtual machine for **efficient simulation & layout**
- Confident to proceed with **RTL-to-GDSII tapeout flows**
- Ready to tackle real silicon challenges, one week at a time

</details>

---

## ğŸ¯ **Program Vision & My Learning Roadmap**

| Aspect | Details |
|--------|---------|
| ğŸ“ **Learning Focus** | Real SoC Design â€” RTL â†’ Synthesis â†’ Physical Layout â†’ Tapeout |
| ğŸ› ï¸ **Tools Mastered** | Yosys, OpenLane, Magic, Icarus Verilog, Docker, and more |
| ğŸ­ **Industry Alignment** | Practical, open-source chip design methodologies |
| ğŸ¤ **Community** | Proud contributor to India's biggest RISC-V tapeout collaboration |
| ğŸ“Š **Scale** | 3500+ co-learners, building silicon for the future |
| ğŸ‡®ğŸ‡³ **Nation Building** | Contributing to India's semiconductor self-reliance |

---

## ğŸ™ **Acknowledgements**

<div align="center">

### ğŸŒŸ **Guidance & Inspiration**

Special thanks to [**Kunal Ghosh**](https://github.com/kunalg123) and the **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** team for democratizing silicon design education and making this journey possible.

</div>

---

## ğŸ“ˆ **My Weekly Progress Tracker**

![Week 0](https://img.shields.io/badge/Week%200-Tools%20Setup-brightgreen?style=flat-square)
![Week 1](https://img.shields.io/badge/Week%201-Coming%20Soon-grey?style=flat-square)
![Week 2](https://img.shields.io/badge/Week%202-Upcoming-grey?style=flat-square)
![Finale](https://img.shields.io/badge/Journey-Ongoing-blue?style=flat-square)

### ğŸš€ **More Weeks, More Learning...**

Stay tuned as I document RTL design, synthesis, physical implementation, verification, and the final tapeout milestone!

---

**ğŸ”— Useful Links:**
[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)

---

**ğŸ‘¨â€ğŸ’» Participant:** [PRIY4DH4RS4N-D](https://github.com/PRIY4DH4RS4N-D)
