(edif system_reset_0_wrapper
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2013 5 20 11 39 58)
      (program "Xilinx ngc2edif" (version "P.49d"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure system_reset_0_wrapper.ngc system_reset_0_wrapper.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell SRL16
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell SRLC16E
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
            (port Q15
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library system_reset_0_wrapper_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell system_reset_0_wrapper
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port Slowest_sync_clk
              (direction INPUT)
            )
            (port Ext_Reset_In
              (direction INPUT)
            )
            (port Aux_Reset_In
              (direction INPUT)
            )
            (port MB_Debug_Sys_Rst
              (direction INPUT)
            )
            (port Core_Reset_Req_0
              (direction INPUT)
            )
            (port Chip_Reset_Req_0
              (direction INPUT)
            )
            (port System_Reset_Req_0
              (direction INPUT)
            )
            (port Core_Reset_Req_1
              (direction INPUT)
            )
            (port Chip_Reset_Req_1
              (direction INPUT)
            )
            (port System_Reset_Req_1
              (direction INPUT)
            )
            (port Dcm_locked
              (direction INPUT)
            )
            (port RstcPPCresetcore_0
              (direction OUTPUT)
            )
            (port RstcPPCresetchip_0
              (direction OUTPUT)
            )
            (port RstcPPCresetsys_0
              (direction OUTPUT)
            )
            (port RstcPPCresetcore_1
              (direction OUTPUT)
            )
            (port RstcPPCresetchip_1
              (direction OUTPUT)
            )
            (port RstcPPCresetsys_1
              (direction OUTPUT)
            )
            (port MB_Reset
              (direction OUTPUT)
            )
            (port (array (rename Bus_Struct_Reset "Bus_Struct_Reset<0:0>") 1)
              (direction OUTPUT))
            (port (array (rename Peripheral_Reset "Peripheral_Reset<0:0>") 1)
              (direction OUTPUT))
            (port (array (rename Interconnect_aresetn "Interconnect_aresetn<0:0>") 1)
              (direction OUTPUT))
            (port (array (rename Peripheral_aresetn "Peripheral_aresetn<0:0>") 1)
              (direction OUTPUT))
            (designator "xc7z020clg484-1")
            (property TYPE (string "system_reset_0_wrapper") (owner "Xilinx"))
            (property BUS_INFO (string "1:OUTPUT:Bus_Struct_Reset<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "1:OUTPUT:Peripheral_Reset<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "1:OUTPUT:Interconnect_aresetn<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "1:OUTPUT:Peripheral_aresetn<0:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "proc_sys_reset_v3_00_a") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "system_reset_0_wrapper_system_reset_0_wrapper") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_0_q_int_3 "reset_0/CORE_RESET_0/q_int_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_0_q_int_2 "reset_0/CORE_RESET_0/q_int_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_0_q_int_1 "reset_0/CORE_RESET_0/q_int_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_0_q_int_0 "reset_0/CORE_RESET_0/q_int_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_1_q_int_3 "reset_0/CORE_RESET_1/q_int_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_1_q_int_2 "reset_0/CORE_RESET_1/q_int_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_1_q_int_1 "reset_0/CORE_RESET_1/q_int_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_1_q_int_0 "reset_0/CORE_RESET_1/q_int_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_Peripheral_Reset_0_renamed_0 "reset_0/Peripheral_Reset_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_Core_Reset_Req_1_d3_renamed_1 "reset_0/Core_Reset_Req_1_d3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_Bus_Struct_Reset_0_renamed_2 "reset_0/Bus_Struct_Reset_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_Core_Reset_Req_0_d3_renamed_3 "reset_0/Core_Reset_Req_0_d3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_MB_Reset_renamed_4 "reset_0/MB_Reset")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_RstcPPCresetchip_0_renamed_5 "reset_0/RstcPPCresetchip_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_RstcPPCresetsys_0_renamed_6 "reset_0/RstcPPCresetsys_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_RstcPPCresetcore_0_renamed_7 "reset_0/RstcPPCresetcore_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_core_req_edge_1_renamed_8 "reset_0/core_req_edge_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_core_req_edge_0_renamed_9 "reset_0/core_req_edge_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_core_cnt_en_0_renamed_10 "reset_0/core_cnt_en_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_core_cnt_en_1_renamed_11 "reset_0/core_cnt_en_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_Interconnect_aresetn_0_renamed_12 "reset_0/Interconnect_aresetn_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_Peripheral_aresetn_0_renamed_13 "reset_0/Peripheral_aresetn_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_RstcPPCresetcore_1_renamed_14 "reset_0/RstcPPCresetcore_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_POR_SRL_I "reset_0/EXT_LPF/POR_SRL_I")
              (viewRef view_1 (cellRef SRL16 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_asr_lpf_3_renamed_15 "reset_0/EXT_LPF/asr_lpf_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_exr_lpf_3_renamed_16 "reset_0/EXT_LPF/exr_lpf_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_asr_lpf_2_renamed_17 "reset_0/EXT_LPF/asr_lpf_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_exr_lpf_2_renamed_18 "reset_0/EXT_LPF/exr_lpf_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_asr_lpf_1_renamed_19 "reset_0/EXT_LPF/asr_lpf_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_exr_lpf_1_renamed_20 "reset_0/EXT_LPF/exr_lpf_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_exr_lpf_0_renamed_21 "reset_0/EXT_LPF/exr_lpf_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_lpf_int_renamed_22 "reset_0/EXT_LPF/lpf_int")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_exr_d1_renamed_23 "reset_0/EXT_LPF/exr_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_SEQ_COUNTER_q_int_5 "reset_0/SEQ/SEQ_COUNTER/q_int_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_SEQ_COUNTER_q_int_4 "reset_0/SEQ/SEQ_COUNTER/q_int_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_SEQ_COUNTER_q_int_3 "reset_0/SEQ/SEQ_COUNTER/q_int_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_SEQ_COUNTER_q_int_2 "reset_0/SEQ/SEQ_COUNTER/q_int_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_SEQ_COUNTER_q_int_1 "reset_0/SEQ/SEQ_COUNTER/q_int_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_SEQ_COUNTER_q_int_0 "reset_0/SEQ/SEQ_COUNTER/q_int_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_system_Reset_Req_d3_renamed_24 "reset_0/SEQ/system_Reset_Req_d3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_chip_Reset_Req_d3_renamed_25 "reset_0/SEQ/chip_Reset_Req_d3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_system_Reset_Req_d2_renamed_26 "reset_0/SEQ/system_Reset_Req_d2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_chip_Reset_Req_d2_renamed_27 "reset_0/SEQ/chip_Reset_Req_d2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_seq_clr_renamed_28 "reset_0/SEQ/seq_clr")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_ris_edge_renamed_29 "reset_0/SEQ/ris_edge")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_sys_edge_renamed_30 "reset_0/SEQ/sys_edge")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_chip_dec_2 "reset_0/SEQ/chip_dec_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_chip_dec_1 "reset_0/SEQ/chip_dec_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_chip_dec_0 "reset_0/SEQ/chip_dec_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_pr_dec_2 "reset_0/SEQ/pr_dec_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_pr_dec_0 "reset_0/SEQ/pr_dec_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_bsr_dec_2 "reset_0/SEQ/bsr_dec_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_bsr_dec_0 "reset_0/SEQ/bsr_dec_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_core_dec_2 "reset_0/SEQ/core_dec_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_core_dec_1 "reset_0/SEQ/core_dec_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_core_dec_0 "reset_0/SEQ/core_dec_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_chip_Reset_Req_d1_renamed_31 "reset_0/SEQ/chip_Reset_Req_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_system_Reset_Req_d1_renamed_32 "reset_0/SEQ/system_Reset_Req_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_0_Mcount_q_int_xor_2_11 "reset_0/CORE_RESET_0/Mcount_q_int_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___reset_0/CORE_RESET_0/Mcount_q_int_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_1_Mcount_q_int_xor_2_11 "reset_0/CORE_RESET_1/Mcount_q_int_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___reset_0/CORE_RESET_1/Mcount_q_int_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_0_Mcount_q_int_xor_3_11 "reset_0/CORE_RESET_0/Mcount_q_int_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___reset_0/CORE_RESET_0/Mcount_q_int_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_1_Mcount_q_int_xor_3_11 "reset_0/CORE_RESET_1/Mcount_q_int_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___reset_0/CORE_RESET_1/Mcount_q_int_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename reset_0_core_cnt_1_3__core_req_edge_1_OR_4_o1 "reset_0/core_cnt_1[3]_core_req_edge_1_OR_4_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFF") (owner "Xilinx"))
            )
            (instance (rename reset_0_core_cnt_1_3__Core_out_OR_2_o1 "reset_0/core_cnt_1[3]_Core_out_OR_2_o1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F7FFFFFF") (owner "Xilinx"))
            )
            (instance (rename reset_0_core_cnt_0_3__core_req_edge_0_OR_3_o1 "reset_0/core_cnt_0[3]_core_req_edge_0_OR_3_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFF") (owner "Xilinx"))
            )
            (instance (rename reset_0_core_cnt_0_3__Core_out_OR_1_o1 "reset_0/core_cnt_0[3]_Core_out_OR_1_o1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F7FFFFFF") (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_0_Mcount_q_int_xor_1_11 "reset_0/CORE_RESET_0/Mcount_q_int_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_1_Mcount_q_int_xor_1_11 "reset_0/CORE_RESET_1/Mcount_q_int_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename reset_0_Core_Reset_Req_1_d2_INV_13_o1 "reset_0/Core_Reset_Req_1_d2_INV_13_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "B") (owner "Xilinx"))
            )
            (instance (rename reset_0_Core_Reset_Req_0_d2_INV_9_o1 "reset_0/Core_Reset_Req_0_d2_INV_9_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___reset_0/Chip_Reset_Req1") (owner "Xilinx"))
              (property INIT (string "B") (owner "Xilinx"))
            )
            (instance (rename reset_0_System_Reset_Req1 "reset_0/System_Reset_Req1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___reset_0/SEQ/core_dec[1]_core_dec[0]_AND_41_o1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename reset_0_Chip_Reset_Req1 "reset_0/Chip_Reset_Req1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___reset_0/Chip_Reset_Req1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_lpf_exr_Dcm_locked_OR_7_o1 "reset_0/EXT_LPF/lpf_exr_Dcm_locked_OR_7_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFD") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_External_System_Reset_MB_Debug_Sys_Rst_OR_8_o1 "reset_0/EXT_LPF/External_System_Reset_MB_Debug_Sys_Rst_OR_8_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___reset_0/SEQ/chip_dec[1]_chip_dec[0]_AND_42_o1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_Result_3_1 "reset_0/SEQ/Result<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___reset_0/SEQ/Result<3>1") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_Result_4_1 "reset_0/SEQ/Result<4>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___reset_0/SEQ/Result<3>1") (owner "Xilinx"))
              (property INIT (string "6CCCCCCC") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_Result_5_1 "reset_0/SEQ/Result<5>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "78F0F0F0F0F0F0F0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_GND_20_o_GND_20_o_OR_15_o21 "reset_0/SEQ/GND_20_o_GND_20_o_OR_15_o21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___reset_0/SEQ/GND_20_o_GND_20_o_OR_15_o21") (owner "Xilinx"))
              (property INIT (string "2002") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_PWR_13_o_PWR_13_o_OR_21_o11 "reset_0/SEQ/PWR_13_o_PWR_13_o_OR_21_o11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___reset_0/SEQ/PWR_13_o_PWR_13_o_OR_21_o11") (owner "Xilinx"))
              (property INIT (string "8008") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_SEQ_COUNTER_Mcount_q_int_xor_2_11 "reset_0/SEQ/SEQ_COUNTER/Mcount_q_int_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___reset_0/SEQ/SEQ_COUNTER/Mcount_q_int_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_GND_20_o_PWR_13_o_OR_18_o1 "reset_0/SEQ/GND_20_o_PWR_13_o_OR_18_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___reset_0/SEQ/GND_20_o_GND_20_o_OR_15_o21") (owner "Xilinx"))
              (property INIT (string "0820") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_PWR_13_o_GND_20_o_OR_16_o1 "reset_0/SEQ/PWR_13_o_GND_20_o_OR_16_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___reset_0/SEQ/PWR_13_o_GND_20_o_OR_16_o1") (owner "Xilinx"))
              (property INIT (string "0140") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_chip_Reset_Req_d3_system_Reset_Req_d3_OR_31_o1 "reset_0/SEQ/chip_Reset_Req_d3_system_Reset_Req_d3_OR_31_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___reset_0/SEQ/chip_Reset_Req_d3_system_Reset_Req_d3_OR_31_o1") (owner "Xilinx"))
              (property INIT (string "4F44") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_ris_edge_INV_42_o1 "reset_0/SEQ/ris_edge_INV_42_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___reset_0/SEQ/ris_edge_INV_42_o1") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_SEQ_COUNTER_Mcount_q_int_xor_1_11 "reset_0/SEQ/SEQ_COUNTER/Mcount_q_int_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___reset_0/SEQ/SEQ_COUNTER/Mcount_q_int_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_GND_20_o_seq_cnt_1__equal_17_o_1_1 "reset_0/SEQ/GND_20_o_seq_cnt[1]_equal_17_o<1>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___reset_0/SEQ/PWR_13_o_GND_20_o_OR_16_o1") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_chip_dec_1__chip_dec_0__AND_42_o1 "reset_0/SEQ/chip_dec[1]_chip_dec[0]_AND_42_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___reset_0/SEQ/chip_dec[1]_chip_dec[0]_AND_42_o1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_core_dec_1__core_dec_0__AND_41_o1 "reset_0/SEQ/core_dec[1]_core_dec[0]_AND_41_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___reset_0/SEQ/core_dec[1]_core_dec[0]_AND_41_o1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_pr_dec_1__pr_dec_0__AND_36_o1 "reset_0/SEQ/pr_dec[1]_pr_dec[0]_AND_36_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___reset_0/SEQ/pr_dec[1]_pr_dec[0]_AND_36_o1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_bsr_dec_1__bsr_dec_0__AND_31_o1 "reset_0/SEQ/bsr_dec[1]_bsr_dec[0]_AND_31_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___reset_0/SEQ/pr_dec[1]_pr_dec[0]_AND_36_o1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_GND_20_o_seq_cnt_5__equal_16_o_5_1 "reset_0/SEQ/GND_20_o_seq_cnt[5]_equal_16_o<5>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___reset_0/SEQ/PWR_13_o_PWR_13_o_OR_21_o11") (owner "Xilinx"))
              (property INIT (string "1000") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_Chip_out1 "reset_0/SEQ/Chip_out1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___reset_0/SEQ/Chip_out1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_system_Reset_Req_d3_system_Reset_Req_d2_AND_49_o1 "reset_0/SEQ/system_Reset_Req_d3_system_Reset_Req_d2_AND_49_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___reset_0/SEQ/chip_Reset_Req_d3_system_Reset_Req_d3_OR_31_o1") (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_lpf_exr_renamed_33 "reset_0/EXT_LPF/lpf_exr")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_lpf_asr_renamed_34 "reset_0/EXT_LPF/lpf_asr")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_from_sys_renamed_35 "reset_0/SEQ/from_sys")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_bsr_renamed_36 "reset_0/SEQ/bsr")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_Sys_renamed_37 "reset_0/SEQ/Sys")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_Chip_renamed_38 "reset_0/SEQ/Chip")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_seq_cnt_en_renamed_39 "reset_0/SEQ/seq_cnt_en")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_pr_renamed_40 "reset_0/SEQ/pr")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_Core_renamed_41 "reset_0/SEQ/Core")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_lpf_exr_rstpot_renamed_42 "reset_0/EXT_LPF/lpf_exr_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_lpf_asr_rstpot_renamed_43 "reset_0/EXT_LPF/lpf_asr_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_seq_cnt_en_rstpot_renamed_44 "reset_0/SEQ/seq_cnt_en_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFEFEFE") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_from_sys_rstpot_renamed_45 "reset_0/SEQ/from_sys_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFAEAA") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_Sys_rstpot_renamed_46 "reset_0/SEQ/Sys_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EFEE") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_bsr_rstpot_renamed_47 "reset_0/SEQ/bsr_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EFEE") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_Chip_rstpot_renamed_48 "reset_0/SEQ/Chip_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___reset_0/SEQ/Chip_out1") (owner "Xilinx"))
              (property INIT (string "EFEE") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_pr_rstpot_renamed_49 "reset_0/SEQ/pr_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EFEE") (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_Core_rstpot_renamed_50 "reset_0/SEQ/Core_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___reset_0/SEQ/ris_edge_INV_42_o1") (owner "Xilinx"))
              (property INIT (string "EFEE") (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_0_Mcount_q_int_xor_0_11_INV_0 "reset_0/CORE_RESET_0/Mcount_q_int_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_0_core_req_edge_0_inv1_INV_0 "reset_0/core_req_edge_0_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_0_CORE_RESET_1_Mcount_q_int_xor_0_11_INV_0 "reset_0/CORE_RESET_1/Mcount_q_int_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_0_core_req_edge_1_inv1_INV_0 "reset_0/core_req_edge_1_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_0_Pr_out_INV_4_o1_INV_0 "reset_0/Pr_out_INV_4_o1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_0_Bsr_out_INV_3_o1_INV_0 "reset_0/Bsr_out_INV_3_o1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_SEQ_COUNTER_Mcount_q_int_xor_0_11_INV_0 "reset_0/SEQ/SEQ_COUNTER/Mcount_q_int_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_0_SEQ_seq_clr_inv1_INV_0 "reset_0/SEQ/seq_clr_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_Mshreg_asr_lpf_0_renamed_51 "reset_0/EXT_LPF/Mshreg_asr_lpf_0")
              (viewRef view_1 (cellRef SRLC16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename reset_0_EXT_LPF_asr_lpf_0_renamed_52 "reset_0/EXT_LPF/asr_lpf_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_Mshreg_Core_Reset_Req_1_d2_renamed_53 "reset_0/Mshreg_Core_Reset_Req_1_d2")
              (viewRef view_1 (cellRef SRLC16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename reset_0_Core_Reset_Req_1_d2_renamed_54 "reset_0/Core_Reset_Req_1_d2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename reset_0_Mshreg_Core_Reset_Req_0_d2_renamed_55 "reset_0/Mshreg_Core_Reset_Req_0_d2")
              (viewRef view_1 (cellRef SRLC16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename reset_0_Core_Reset_Req_0_d2_renamed_56 "reset_0/Core_Reset_Req_0_d2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (net Slowest_sync_clk
              (joined
                (portRef Slowest_sync_clk)
                (portRef C (instanceRef reset_0_RstcPPCresetcore_1_renamed_14))
                (portRef C (instanceRef reset_0_Peripheral_aresetn_0_renamed_13))
                (portRef C (instanceRef reset_0_Interconnect_aresetn_0_renamed_12))
                (portRef C (instanceRef reset_0_core_cnt_en_1_renamed_11))
                (portRef C (instanceRef reset_0_core_cnt_en_0_renamed_10))
                (portRef C (instanceRef reset_0_core_req_edge_0_renamed_9))
                (portRef C (instanceRef reset_0_core_req_edge_1_renamed_8))
                (portRef C (instanceRef reset_0_RstcPPCresetcore_0_renamed_7))
                (portRef C (instanceRef reset_0_RstcPPCresetsys_0_renamed_6))
                (portRef C (instanceRef reset_0_RstcPPCresetchip_0_renamed_5))
                (portRef C (instanceRef reset_0_MB_Reset_renamed_4))
                (portRef C (instanceRef reset_0_Core_Reset_Req_0_d3_renamed_3))
                (portRef C (instanceRef reset_0_Bus_Struct_Reset_0_renamed_2))
                (portRef C (instanceRef reset_0_Core_Reset_Req_1_d3_renamed_1))
                (portRef C (instanceRef reset_0_Peripheral_Reset_0_renamed_0))
                (portRef C (instanceRef reset_0_CORE_RESET_1_q_int_0))
                (portRef C (instanceRef reset_0_CORE_RESET_1_q_int_1))
                (portRef C (instanceRef reset_0_CORE_RESET_1_q_int_2))
                (portRef C (instanceRef reset_0_CORE_RESET_1_q_int_3))
                (portRef C (instanceRef reset_0_CORE_RESET_0_q_int_0))
                (portRef C (instanceRef reset_0_CORE_RESET_0_q_int_1))
                (portRef C (instanceRef reset_0_CORE_RESET_0_q_int_2))
                (portRef C (instanceRef reset_0_CORE_RESET_0_q_int_3))
                (portRef C (instanceRef reset_0_EXT_LPF_exr_d1_renamed_23))
                (portRef C (instanceRef reset_0_EXT_LPF_lpf_int_renamed_22))
                (portRef C (instanceRef reset_0_EXT_LPF_exr_lpf_0_renamed_21))
                (portRef C (instanceRef reset_0_EXT_LPF_exr_lpf_1_renamed_20))
                (portRef C (instanceRef reset_0_EXT_LPF_asr_lpf_1_renamed_19))
                (portRef C (instanceRef reset_0_EXT_LPF_exr_lpf_2_renamed_18))
                (portRef C (instanceRef reset_0_EXT_LPF_asr_lpf_2_renamed_17))
                (portRef C (instanceRef reset_0_EXT_LPF_exr_lpf_3_renamed_16))
                (portRef C (instanceRef reset_0_EXT_LPF_asr_lpf_3_renamed_15))
                (portRef CLK (instanceRef reset_0_EXT_LPF_POR_SRL_I))
                (portRef C (instanceRef reset_0_SEQ_system_Reset_Req_d1_renamed_32))
                (portRef C (instanceRef reset_0_SEQ_chip_Reset_Req_d1_renamed_31))
                (portRef C (instanceRef reset_0_SEQ_core_dec_0))
                (portRef C (instanceRef reset_0_SEQ_core_dec_1))
                (portRef C (instanceRef reset_0_SEQ_core_dec_2))
                (portRef C (instanceRef reset_0_SEQ_bsr_dec_0))
                (portRef C (instanceRef reset_0_SEQ_bsr_dec_2))
                (portRef C (instanceRef reset_0_SEQ_pr_dec_0))
                (portRef C (instanceRef reset_0_SEQ_pr_dec_2))
                (portRef C (instanceRef reset_0_SEQ_chip_dec_0))
                (portRef C (instanceRef reset_0_SEQ_chip_dec_1))
                (portRef C (instanceRef reset_0_SEQ_chip_dec_2))
                (portRef C (instanceRef reset_0_SEQ_sys_edge_renamed_30))
                (portRef C (instanceRef reset_0_SEQ_ris_edge_renamed_29))
                (portRef C (instanceRef reset_0_SEQ_seq_clr_renamed_28))
                (portRef C (instanceRef reset_0_SEQ_chip_Reset_Req_d2_renamed_27))
                (portRef C (instanceRef reset_0_SEQ_system_Reset_Req_d2_renamed_26))
                (portRef C (instanceRef reset_0_SEQ_chip_Reset_Req_d3_renamed_25))
                (portRef C (instanceRef reset_0_SEQ_system_Reset_Req_d3_renamed_24))
                (portRef C (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_0))
                (portRef C (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_1))
                (portRef C (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_2))
                (portRef C (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_3))
                (portRef C (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_4))
                (portRef C (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_5))
                (portRef C (instanceRef reset_0_EXT_LPF_lpf_exr_renamed_33))
                (portRef C (instanceRef reset_0_EXT_LPF_lpf_asr_renamed_34))
                (portRef C (instanceRef reset_0_SEQ_from_sys_renamed_35))
                (portRef C (instanceRef reset_0_SEQ_bsr_renamed_36))
                (portRef C (instanceRef reset_0_SEQ_Sys_renamed_37))
                (portRef C (instanceRef reset_0_SEQ_Chip_renamed_38))
                (portRef C (instanceRef reset_0_SEQ_seq_cnt_en_renamed_39))
                (portRef C (instanceRef reset_0_SEQ_pr_renamed_40))
                (portRef C (instanceRef reset_0_SEQ_Core_renamed_41))
                (portRef CLK (instanceRef reset_0_EXT_LPF_Mshreg_asr_lpf_0_renamed_51))
                (portRef C (instanceRef reset_0_EXT_LPF_asr_lpf_0_renamed_52))
                (portRef CLK (instanceRef reset_0_Mshreg_Core_Reset_Req_1_d2_renamed_53))
                (portRef C (instanceRef reset_0_Core_Reset_Req_1_d2_renamed_54))
                (portRef CLK (instanceRef reset_0_Mshreg_Core_Reset_Req_0_d2_renamed_55))
                (portRef C (instanceRef reset_0_Core_Reset_Req_0_d2_renamed_56))
              )
            )
            (net Ext_Reset_In
              (joined
                (portRef Ext_Reset_In)
                (portRef I0 (instanceRef reset_0_EXT_LPF_External_System_Reset_MB_Debug_Sys_Rst_OR_8_o1))
              )
            )
            (net Aux_Reset_In
              (joined
                (portRef Aux_Reset_In)
                (portRef D (instanceRef reset_0_EXT_LPF_Mshreg_asr_lpf_0_renamed_51))
              )
            )
            (net MB_Debug_Sys_Rst
              (joined
                (portRef MB_Debug_Sys_Rst)
                (portRef I1 (instanceRef reset_0_EXT_LPF_External_System_Reset_MB_Debug_Sys_Rst_OR_8_o1))
              )
            )
            (net Core_Reset_Req_0
              (joined
                (portRef Core_Reset_Req_0)
                (portRef D (instanceRef reset_0_Mshreg_Core_Reset_Req_0_d2_renamed_55))
              )
            )
            (net Chip_Reset_Req_0
              (joined
                (portRef Chip_Reset_Req_0)
                (portRef I0 (instanceRef reset_0_Chip_Reset_Req1))
              )
            )
            (net System_Reset_Req_0
              (joined
                (portRef System_Reset_Req_0)
                (portRef I0 (instanceRef reset_0_System_Reset_Req1))
              )
            )
            (net Core_Reset_Req_1
              (joined
                (portRef Core_Reset_Req_1)
                (portRef D (instanceRef reset_0_Mshreg_Core_Reset_Req_1_d2_renamed_53))
              )
            )
            (net Chip_Reset_Req_1
              (joined
                (portRef Chip_Reset_Req_1)
                (portRef I1 (instanceRef reset_0_Chip_Reset_Req1))
              )
            )
            (net System_Reset_Req_1
              (joined
                (portRef System_Reset_Req_1)
                (portRef I1 (instanceRef reset_0_System_Reset_Req1))
              )
            )
            (net Dcm_locked
              (joined
                (portRef Dcm_locked)
                (portRef I0 (instanceRef reset_0_EXT_LPF_lpf_exr_Dcm_locked_OR_7_o1))
              )
            )
            (net (rename reset_0_Bus_Struct_Reset_0 "reset_0/Bus_Struct_Reset_0")
              (joined
                (portRef (member Bus_Struct_Reset 0))
                (portRef Q (instanceRef reset_0_Bus_Struct_Reset_0_renamed_2))
              )
            )
            (net (rename reset_0_Peripheral_Reset_0 "reset_0/Peripheral_Reset_0")
              (joined
                (portRef (member Peripheral_Reset 0))
                (portRef Q (instanceRef reset_0_Peripheral_Reset_0_renamed_0))
              )
            )
            (net (rename reset_0_Interconnect_aresetn_0 "reset_0/Interconnect_aresetn_0")
              (joined
                (portRef (member Interconnect_aresetn 0))
                (portRef Q (instanceRef reset_0_Interconnect_aresetn_0_renamed_12))
              )
            )
            (net (rename reset_0_Peripheral_aresetn_0 "reset_0/Peripheral_aresetn_0")
              (joined
                (portRef (member Peripheral_aresetn 0))
                (portRef Q (instanceRef reset_0_Peripheral_aresetn_0_renamed_13))
              )
            )
            (net (rename reset_0_RstcPPCresetcore_0 "reset_0/RstcPPCresetcore_0")
              (joined
                (portRef RstcPPCresetcore_0)
                (portRef Q (instanceRef reset_0_RstcPPCresetcore_0_renamed_7))
              )
            )
            (net (rename reset_0_RstcPPCresetchip_0 "reset_0/RstcPPCresetchip_0")
              (joined
                (portRef RstcPPCresetchip_0)
                (portRef RstcPPCresetchip_1)
                (portRef Q (instanceRef reset_0_RstcPPCresetchip_0_renamed_5))
              )
            )
            (net (rename reset_0_RstcPPCresetsys_0 "reset_0/RstcPPCresetsys_0")
              (joined
                (portRef RstcPPCresetsys_0)
                (portRef RstcPPCresetsys_1)
                (portRef Q (instanceRef reset_0_RstcPPCresetsys_0_renamed_6))
              )
            )
            (net (rename reset_0_RstcPPCresetcore_1 "reset_0/RstcPPCresetcore_1")
              (joined
                (portRef RstcPPCresetcore_1)
                (portRef Q (instanceRef reset_0_RstcPPCresetcore_1_renamed_14))
              )
            )
            (net (rename reset_0_MB_Reset "reset_0/MB_Reset")
              (joined
                (portRef MB_Reset)
                (portRef Q (instanceRef reset_0_MB_Reset_renamed_4))
              )
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef D (instanceRef reset_0_EXT_LPF_POR_SRL_I))
                (portRef A0 (instanceRef reset_0_EXT_LPF_Mshreg_asr_lpf_0_renamed_51))
                (portRef A1 (instanceRef reset_0_EXT_LPF_Mshreg_asr_lpf_0_renamed_51))
                (portRef A2 (instanceRef reset_0_EXT_LPF_Mshreg_asr_lpf_0_renamed_51))
                (portRef A3 (instanceRef reset_0_EXT_LPF_Mshreg_asr_lpf_0_renamed_51))
                (portRef A0 (instanceRef reset_0_Mshreg_Core_Reset_Req_1_d2_renamed_53))
                (portRef A1 (instanceRef reset_0_Mshreg_Core_Reset_Req_1_d2_renamed_53))
                (portRef A2 (instanceRef reset_0_Mshreg_Core_Reset_Req_1_d2_renamed_53))
                (portRef A3 (instanceRef reset_0_Mshreg_Core_Reset_Req_1_d2_renamed_53))
                (portRef A0 (instanceRef reset_0_Mshreg_Core_Reset_Req_0_d2_renamed_55))
                (portRef A1 (instanceRef reset_0_Mshreg_Core_Reset_Req_0_d2_renamed_55))
                (portRef A2 (instanceRef reset_0_Mshreg_Core_Reset_Req_0_d2_renamed_55))
                (portRef A3 (instanceRef reset_0_Mshreg_Core_Reset_Req_0_d2_renamed_55))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef A0 (instanceRef reset_0_EXT_LPF_POR_SRL_I))
                (portRef A1 (instanceRef reset_0_EXT_LPF_POR_SRL_I))
                (portRef A2 (instanceRef reset_0_EXT_LPF_POR_SRL_I))
                (portRef A3 (instanceRef reset_0_EXT_LPF_POR_SRL_I))
                (portRef CE (instanceRef reset_0_EXT_LPF_Mshreg_asr_lpf_0_renamed_51))
                (portRef CE (instanceRef reset_0_EXT_LPF_asr_lpf_0_renamed_52))
                (portRef CE (instanceRef reset_0_Mshreg_Core_Reset_Req_1_d2_renamed_53))
                (portRef CE (instanceRef reset_0_Core_Reset_Req_1_d2_renamed_54))
                (portRef CE (instanceRef reset_0_Mshreg_Core_Reset_Req_0_d2_renamed_55))
                (portRef CE (instanceRef reset_0_Core_Reset_Req_0_d2_renamed_56))
              )
            )
            (net (rename reset_0_CORE_RESET_0_q_int_3_ "reset_0/CORE_RESET_0/q_int<3>")
              (joined
                (portRef Q (instanceRef reset_0_CORE_RESET_0_q_int_3))
                (portRef I0 (instanceRef reset_0_CORE_RESET_0_Mcount_q_int_xor_3_11))
                (portRef I0 (instanceRef reset_0_core_cnt_0_3__core_req_edge_0_OR_3_o1))
                (portRef I1 (instanceRef reset_0_core_cnt_0_3__Core_out_OR_1_o1))
              )
            )
            (net (rename reset_0_CORE_RESET_0_Mcount_q_int3 "reset_0/CORE_RESET_0/Mcount_q_int3")
              (joined
                (portRef D (instanceRef reset_0_CORE_RESET_0_q_int_3))
                (portRef O (instanceRef reset_0_CORE_RESET_0_Mcount_q_int_xor_3_11))
              )
            )
            (net (rename reset_0_CORE_RESET_0_q_int_2_ "reset_0/CORE_RESET_0/q_int<2>")
              (joined
                (portRef Q (instanceRef reset_0_CORE_RESET_0_q_int_2))
                (portRef I0 (instanceRef reset_0_CORE_RESET_0_Mcount_q_int_xor_2_11))
                (portRef I3 (instanceRef reset_0_CORE_RESET_0_Mcount_q_int_xor_3_11))
                (portRef I3 (instanceRef reset_0_core_cnt_0_3__core_req_edge_0_OR_3_o1))
                (portRef I0 (instanceRef reset_0_core_cnt_0_3__Core_out_OR_1_o1))
              )
            )
            (net (rename reset_0_CORE_RESET_0_Mcount_q_int2 "reset_0/CORE_RESET_0/Mcount_q_int2")
              (joined
                (portRef D (instanceRef reset_0_CORE_RESET_0_q_int_2))
                (portRef O (instanceRef reset_0_CORE_RESET_0_Mcount_q_int_xor_2_11))
              )
            )
            (net (rename reset_0_CORE_RESET_0_q_int_1_ "reset_0/CORE_RESET_0/q_int<1>")
              (joined
                (portRef Q (instanceRef reset_0_CORE_RESET_0_q_int_1))
                (portRef I2 (instanceRef reset_0_CORE_RESET_0_Mcount_q_int_xor_2_11))
                (portRef I2 (instanceRef reset_0_CORE_RESET_0_Mcount_q_int_xor_3_11))
                (portRef I2 (instanceRef reset_0_core_cnt_0_3__core_req_edge_0_OR_3_o1))
                (portRef I4 (instanceRef reset_0_core_cnt_0_3__Core_out_OR_1_o1))
                (portRef I0 (instanceRef reset_0_CORE_RESET_0_Mcount_q_int_xor_1_11))
              )
            )
            (net (rename reset_0_CORE_RESET_0_Mcount_q_int1 "reset_0/CORE_RESET_0/Mcount_q_int1")
              (joined
                (portRef D (instanceRef reset_0_CORE_RESET_0_q_int_1))
                (portRef O (instanceRef reset_0_CORE_RESET_0_Mcount_q_int_xor_1_11))
              )
            )
            (net (rename reset_0_CORE_RESET_0_q_int_0_ "reset_0/CORE_RESET_0/q_int<0>")
              (joined
                (portRef Q (instanceRef reset_0_CORE_RESET_0_q_int_0))
                (portRef I1 (instanceRef reset_0_CORE_RESET_0_Mcount_q_int_xor_2_11))
                (portRef I1 (instanceRef reset_0_CORE_RESET_0_Mcount_q_int_xor_3_11))
                (portRef I3 (instanceRef reset_0_core_cnt_0_3__Core_out_OR_1_o1))
                (portRef I1 (instanceRef reset_0_CORE_RESET_0_Mcount_q_int_xor_1_11))
                (portRef I (instanceRef reset_0_CORE_RESET_0_Mcount_q_int_xor_0_11_INV_0))
              )
            )
            (net (rename reset_0_CORE_RESET_0_Mcount_q_int "reset_0/CORE_RESET_0/Mcount_q_int")
              (joined
                (portRef D (instanceRef reset_0_CORE_RESET_0_q_int_0))
                (portRef O (instanceRef reset_0_CORE_RESET_0_Mcount_q_int_xor_0_11_INV_0))
              )
            )
            (net (rename reset_0_core_req_edge_0_inv "reset_0/core_req_edge_0_inv")
              (joined
                (portRef R (instanceRef reset_0_CORE_RESET_0_q_int_0))
                (portRef R (instanceRef reset_0_CORE_RESET_0_q_int_1))
                (portRef R (instanceRef reset_0_CORE_RESET_0_q_int_2))
                (portRef R (instanceRef reset_0_CORE_RESET_0_q_int_3))
                (portRef O (instanceRef reset_0_core_req_edge_0_inv1_INV_0))
              )
            )
            (net (rename reset_0_core_cnt_en_0 "reset_0/core_cnt_en_0")
              (joined
                (portRef Q (instanceRef reset_0_core_cnt_en_0_renamed_10))
                (portRef CE (instanceRef reset_0_CORE_RESET_0_q_int_0))
                (portRef CE (instanceRef reset_0_CORE_RESET_0_q_int_1))
                (portRef CE (instanceRef reset_0_CORE_RESET_0_q_int_2))
                (portRef CE (instanceRef reset_0_CORE_RESET_0_q_int_3))
              )
            )
            (net (rename reset_0_CORE_RESET_1_q_int_3_ "reset_0/CORE_RESET_1/q_int<3>")
              (joined
                (portRef Q (instanceRef reset_0_CORE_RESET_1_q_int_3))
                (portRef I0 (instanceRef reset_0_CORE_RESET_1_Mcount_q_int_xor_3_11))
                (portRef I0 (instanceRef reset_0_core_cnt_1_3__core_req_edge_1_OR_4_o1))
                (portRef I1 (instanceRef reset_0_core_cnt_1_3__Core_out_OR_2_o1))
              )
            )
            (net (rename reset_0_CORE_RESET_1_Mcount_q_int3 "reset_0/CORE_RESET_1/Mcount_q_int3")
              (joined
                (portRef D (instanceRef reset_0_CORE_RESET_1_q_int_3))
                (portRef O (instanceRef reset_0_CORE_RESET_1_Mcount_q_int_xor_3_11))
              )
            )
            (net (rename reset_0_CORE_RESET_1_q_int_2_ "reset_0/CORE_RESET_1/q_int<2>")
              (joined
                (portRef Q (instanceRef reset_0_CORE_RESET_1_q_int_2))
                (portRef I0 (instanceRef reset_0_CORE_RESET_1_Mcount_q_int_xor_2_11))
                (portRef I3 (instanceRef reset_0_CORE_RESET_1_Mcount_q_int_xor_3_11))
                (portRef I3 (instanceRef reset_0_core_cnt_1_3__core_req_edge_1_OR_4_o1))
                (portRef I0 (instanceRef reset_0_core_cnt_1_3__Core_out_OR_2_o1))
              )
            )
            (net (rename reset_0_CORE_RESET_1_Mcount_q_int2 "reset_0/CORE_RESET_1/Mcount_q_int2")
              (joined
                (portRef D (instanceRef reset_0_CORE_RESET_1_q_int_2))
                (portRef O (instanceRef reset_0_CORE_RESET_1_Mcount_q_int_xor_2_11))
              )
            )
            (net (rename reset_0_CORE_RESET_1_q_int_1_ "reset_0/CORE_RESET_1/q_int<1>")
              (joined
                (portRef Q (instanceRef reset_0_CORE_RESET_1_q_int_1))
                (portRef I2 (instanceRef reset_0_CORE_RESET_1_Mcount_q_int_xor_2_11))
                (portRef I2 (instanceRef reset_0_CORE_RESET_1_Mcount_q_int_xor_3_11))
                (portRef I2 (instanceRef reset_0_core_cnt_1_3__core_req_edge_1_OR_4_o1))
                (portRef I4 (instanceRef reset_0_core_cnt_1_3__Core_out_OR_2_o1))
                (portRef I0 (instanceRef reset_0_CORE_RESET_1_Mcount_q_int_xor_1_11))
              )
            )
            (net (rename reset_0_CORE_RESET_1_Mcount_q_int1 "reset_0/CORE_RESET_1/Mcount_q_int1")
              (joined
                (portRef D (instanceRef reset_0_CORE_RESET_1_q_int_1))
                (portRef O (instanceRef reset_0_CORE_RESET_1_Mcount_q_int_xor_1_11))
              )
            )
            (net (rename reset_0_CORE_RESET_1_q_int_0_ "reset_0/CORE_RESET_1/q_int<0>")
              (joined
                (portRef Q (instanceRef reset_0_CORE_RESET_1_q_int_0))
                (portRef I1 (instanceRef reset_0_CORE_RESET_1_Mcount_q_int_xor_2_11))
                (portRef I1 (instanceRef reset_0_CORE_RESET_1_Mcount_q_int_xor_3_11))
                (portRef I3 (instanceRef reset_0_core_cnt_1_3__Core_out_OR_2_o1))
                (portRef I1 (instanceRef reset_0_CORE_RESET_1_Mcount_q_int_xor_1_11))
                (portRef I (instanceRef reset_0_CORE_RESET_1_Mcount_q_int_xor_0_11_INV_0))
              )
            )
            (net (rename reset_0_CORE_RESET_1_Mcount_q_int "reset_0/CORE_RESET_1/Mcount_q_int")
              (joined
                (portRef D (instanceRef reset_0_CORE_RESET_1_q_int_0))
                (portRef O (instanceRef reset_0_CORE_RESET_1_Mcount_q_int_xor_0_11_INV_0))
              )
            )
            (net (rename reset_0_core_req_edge_1_inv "reset_0/core_req_edge_1_inv")
              (joined
                (portRef R (instanceRef reset_0_CORE_RESET_1_q_int_0))
                (portRef R (instanceRef reset_0_CORE_RESET_1_q_int_1))
                (portRef R (instanceRef reset_0_CORE_RESET_1_q_int_2))
                (portRef R (instanceRef reset_0_CORE_RESET_1_q_int_3))
                (portRef O (instanceRef reset_0_core_req_edge_1_inv1_INV_0))
              )
            )
            (net (rename reset_0_core_cnt_en_1 "reset_0/core_cnt_en_1")
              (joined
                (portRef Q (instanceRef reset_0_core_cnt_en_1_renamed_11))
                (portRef CE (instanceRef reset_0_CORE_RESET_1_q_int_0))
                (portRef CE (instanceRef reset_0_CORE_RESET_1_q_int_1))
                (portRef CE (instanceRef reset_0_CORE_RESET_1_q_int_2))
                (portRef CE (instanceRef reset_0_CORE_RESET_1_q_int_3))
              )
            )
            (net (rename reset_0_core_cnt_1_3__core_req_edge_1_OR_4_o "reset_0/core_cnt_1[3]_core_req_edge_1_OR_4_o")
              (joined
                (portRef D (instanceRef reset_0_core_cnt_en_1_renamed_11))
                (portRef O (instanceRef reset_0_core_cnt_1_3__core_req_edge_1_OR_4_o1))
              )
            )
            (net (rename reset_0_core_cnt_0_3__core_req_edge_0_OR_3_o "reset_0/core_cnt_0[3]_core_req_edge_0_OR_3_o")
              (joined
                (portRef D (instanceRef reset_0_core_cnt_en_0_renamed_10))
                (portRef O (instanceRef reset_0_core_cnt_0_3__core_req_edge_0_OR_3_o1))
              )
            )
            (net (rename reset_0_Core_Reset_Req_1_d2_INV_13_o "reset_0/Core_Reset_Req_1_d2_INV_13_o")
              (joined
                (portRef D (instanceRef reset_0_core_req_edge_1_renamed_8))
                (portRef O (instanceRef reset_0_Core_Reset_Req_1_d2_INV_13_o1))
              )
            )
            (net (rename reset_0_Core_Reset_Req_0_d2_INV_9_o "reset_0/Core_Reset_Req_0_d2_INV_9_o")
              (joined
                (portRef D (instanceRef reset_0_core_req_edge_0_renamed_9))
                (portRef O (instanceRef reset_0_Core_Reset_Req_0_d2_INV_9_o1))
              )
            )
            (net (rename reset_0_core_cnt_1_3__Core_out_OR_2_o "reset_0/core_cnt_1[3]_Core_out_OR_2_o")
              (joined
                (portRef D (instanceRef reset_0_RstcPPCresetcore_1_renamed_14))
                (portRef O (instanceRef reset_0_core_cnt_1_3__Core_out_OR_2_o1))
              )
            )
            (net (rename reset_0_core_cnt_0_3__Core_out_OR_1_o "reset_0/core_cnt_0[3]_Core_out_OR_1_o")
              (joined
                (portRef D (instanceRef reset_0_RstcPPCresetcore_0_renamed_7))
                (portRef O (instanceRef reset_0_core_cnt_0_3__Core_out_OR_1_o1))
              )
            )
            (net (rename reset_0_Pr_out_INV_4_o "reset_0/Pr_out_INV_4_o")
              (joined
                (portRef D (instanceRef reset_0_Peripheral_aresetn_0_renamed_13))
                (portRef O (instanceRef reset_0_Pr_out_INV_4_o1_INV_0))
              )
            )
            (net (rename reset_0_Bsr_out_INV_3_o "reset_0/Bsr_out_INV_3_o")
              (joined
                (portRef D (instanceRef reset_0_Interconnect_aresetn_0_renamed_12))
                (portRef O (instanceRef reset_0_Bsr_out_INV_3_o1_INV_0))
              )
            )
            (net (rename reset_0_System_Reset_Req "reset_0/System_Reset_Req")
              (joined
                (portRef D (instanceRef reset_0_SEQ_system_Reset_Req_d1_renamed_32))
                (portRef O (instanceRef reset_0_System_Reset_Req1))
              )
            )
            (net (rename reset_0_Chip_Reset_Req "reset_0/Chip_Reset_Req")
              (joined
                (portRef D (instanceRef reset_0_SEQ_chip_Reset_Req_d1_renamed_31))
                (portRef O (instanceRef reset_0_Chip_Reset_Req1))
              )
            )
            (net (rename reset_0_core_req_edge_1 "reset_0/core_req_edge_1")
              (joined
                (portRef Q (instanceRef reset_0_core_req_edge_1_renamed_8))
                (portRef I1 (instanceRef reset_0_core_cnt_1_3__core_req_edge_1_OR_4_o1))
                (portRef I (instanceRef reset_0_core_req_edge_1_inv1_INV_0))
              )
            )
            (net (rename reset_0_core_req_edge_0 "reset_0/core_req_edge_0")
              (joined
                (portRef Q (instanceRef reset_0_core_req_edge_0_renamed_9))
                (portRef I1 (instanceRef reset_0_core_cnt_0_3__core_req_edge_0_OR_3_o1))
                (portRef I (instanceRef reset_0_core_req_edge_0_inv1_INV_0))
              )
            )
            (net (rename reset_0_Core_Reset_Req_1_d3 "reset_0/Core_Reset_Req_1_d3")
              (joined
                (portRef Q (instanceRef reset_0_Core_Reset_Req_1_d3_renamed_1))
                (portRef I0 (instanceRef reset_0_Core_Reset_Req_1_d2_INV_13_o1))
              )
            )
            (net (rename reset_0_Core_Reset_Req_1_d2 "reset_0/Core_Reset_Req_1_d2")
              (joined
                (portRef D (instanceRef reset_0_Core_Reset_Req_1_d3_renamed_1))
                (portRef I1 (instanceRef reset_0_Core_Reset_Req_1_d2_INV_13_o1))
                (portRef Q (instanceRef reset_0_Core_Reset_Req_1_d2_renamed_54))
              )
            )
            (net (rename reset_0_Core_Reset_Req_0_d3 "reset_0/Core_Reset_Req_0_d3")
              (joined
                (portRef Q (instanceRef reset_0_Core_Reset_Req_0_d3_renamed_3))
                (portRef I0 (instanceRef reset_0_Core_Reset_Req_0_d2_INV_9_o1))
              )
            )
            (net (rename reset_0_Core_Reset_Req_0_d2 "reset_0/Core_Reset_Req_0_d2")
              (joined
                (portRef D (instanceRef reset_0_Core_Reset_Req_0_d3_renamed_3))
                (portRef I1 (instanceRef reset_0_Core_Reset_Req_0_d2_INV_9_o1))
                (portRef Q (instanceRef reset_0_Core_Reset_Req_0_d2_renamed_56))
              )
            )
            (net (rename reset_0_SEQ_Sys "reset_0/SEQ/Sys")
              (joined
                (portRef D (instanceRef reset_0_RstcPPCresetsys_0_renamed_6))
                (portRef I1 (instanceRef reset_0_SEQ_Chip_out1))
                (portRef Q (instanceRef reset_0_SEQ_Sys_renamed_37))
                (portRef I3 (instanceRef reset_0_SEQ_Sys_rstpot_renamed_46))
              )
            )
            (net (rename reset_0_Chip_out "reset_0/Chip_out")
              (joined
                (portRef D (instanceRef reset_0_RstcPPCresetchip_0_renamed_5))
                (portRef O (instanceRef reset_0_SEQ_Chip_out1))
              )
            )
            (net (rename reset_0_SEQ_Core "reset_0/SEQ/Core")
              (joined
                (portRef D (instanceRef reset_0_MB_Reset_renamed_4))
                (portRef I2 (instanceRef reset_0_core_cnt_1_3__Core_out_OR_2_o1))
                (portRef I2 (instanceRef reset_0_core_cnt_0_3__Core_out_OR_1_o1))
                (portRef Q (instanceRef reset_0_SEQ_Core_renamed_41))
                (portRef I3 (instanceRef reset_0_SEQ_seq_cnt_en_rstpot_renamed_44))
                (portRef I1 (instanceRef reset_0_SEQ_from_sys_rstpot_renamed_45))
                (portRef I3 (instanceRef reset_0_SEQ_Core_rstpot_renamed_50))
              )
            )
            (net (rename reset_0_SEQ_pr "reset_0/SEQ/pr")
              (joined
                (portRef D (instanceRef reset_0_Peripheral_Reset_0_renamed_0))
                (portRef Q (instanceRef reset_0_SEQ_pr_renamed_40))
                (portRef I3 (instanceRef reset_0_SEQ_pr_rstpot_renamed_49))
                (portRef I (instanceRef reset_0_Pr_out_INV_4_o1_INV_0))
              )
            )
            (net (rename reset_0_SEQ_bsr "reset_0/SEQ/bsr")
              (joined
                (portRef D (instanceRef reset_0_Bus_Struct_Reset_0_renamed_2))
                (portRef Q (instanceRef reset_0_SEQ_bsr_renamed_36))
                (portRef I3 (instanceRef reset_0_SEQ_bsr_rstpot_renamed_47))
                (portRef I (instanceRef reset_0_Bsr_out_INV_3_o1_INV_0))
              )
            )
            (net (rename reset_0_EXT_LPF_lpf_int "reset_0/EXT_LPF/lpf_int")
              (joined
                (portRef Q (instanceRef reset_0_EXT_LPF_lpf_int_renamed_22))
                (portRef I1 (instanceRef reset_0_SEQ_ris_edge_INV_42_o1))
                (portRef I1 (instanceRef reset_0_SEQ_seq_cnt_en_rstpot_renamed_44))
                (portRef I4 (instanceRef reset_0_SEQ_from_sys_rstpot_renamed_45))
                (portRef I0 (instanceRef reset_0_SEQ_Sys_rstpot_renamed_46))
                (portRef I0 (instanceRef reset_0_SEQ_bsr_rstpot_renamed_47))
                (portRef I0 (instanceRef reset_0_SEQ_Chip_rstpot_renamed_48))
                (portRef I0 (instanceRef reset_0_SEQ_pr_rstpot_renamed_49))
                (portRef I0 (instanceRef reset_0_SEQ_Core_rstpot_renamed_50))
              )
            )
            (net (rename reset_0_EXT_LPF_lpf_exr_Dcm_locked_OR_7_o "reset_0/EXT_LPF/lpf_exr_Dcm_locked_OR_7_o")
              (joined
                (portRef D (instanceRef reset_0_EXT_LPF_lpf_int_renamed_22))
                (portRef O (instanceRef reset_0_EXT_LPF_lpf_exr_Dcm_locked_OR_7_o1))
              )
            )
            (net (rename reset_0_EXT_LPF_lpf_asr "reset_0/EXT_LPF/lpf_asr")
              (joined
                (portRef Q (instanceRef reset_0_EXT_LPF_lpf_asr_renamed_34))
                (portRef I0 (instanceRef reset_0_EXT_LPF_lpf_asr_rstpot_renamed_43))
                (portRef I2 (instanceRef reset_0_EXT_LPF_lpf_exr_Dcm_locked_OR_7_o1))
              )
            )
            (net (rename reset_0_EXT_LPF_lpf_exr "reset_0/EXT_LPF/lpf_exr")
              (joined
                (portRef Q (instanceRef reset_0_EXT_LPF_lpf_exr_renamed_33))
                (portRef I0 (instanceRef reset_0_EXT_LPF_lpf_exr_rstpot_renamed_42))
                (portRef I1 (instanceRef reset_0_EXT_LPF_lpf_exr_Dcm_locked_OR_7_o1))
              )
            )
            (net (rename reset_0_EXT_LPF_asr_lpf_3 "reset_0/EXT_LPF/asr_lpf_3")
              (joined
                (portRef Q (instanceRef reset_0_EXT_LPF_asr_lpf_3_renamed_15))
                (portRef I4 (instanceRef reset_0_EXT_LPF_lpf_asr_rstpot_renamed_43))
              )
            )
            (net (rename reset_0_EXT_LPF_asr_lpf_2 "reset_0/EXT_LPF/asr_lpf_2")
              (joined
                (portRef Q (instanceRef reset_0_EXT_LPF_asr_lpf_2_renamed_17))
                (portRef D (instanceRef reset_0_EXT_LPF_asr_lpf_3_renamed_15))
                (portRef I3 (instanceRef reset_0_EXT_LPF_lpf_asr_rstpot_renamed_43))
              )
            )
            (net (rename reset_0_EXT_LPF_asr_lpf_1 "reset_0/EXT_LPF/asr_lpf_1")
              (joined
                (portRef Q (instanceRef reset_0_EXT_LPF_asr_lpf_1_renamed_19))
                (portRef D (instanceRef reset_0_EXT_LPF_asr_lpf_2_renamed_17))
                (portRef I2 (instanceRef reset_0_EXT_LPF_lpf_asr_rstpot_renamed_43))
              )
            )
            (net (rename reset_0_EXT_LPF_exr_lpf_3 "reset_0/EXT_LPF/exr_lpf_3")
              (joined
                (portRef Q (instanceRef reset_0_EXT_LPF_exr_lpf_3_renamed_16))
                (portRef I4 (instanceRef reset_0_EXT_LPF_lpf_exr_rstpot_renamed_42))
              )
            )
            (net (rename reset_0_EXT_LPF_exr_lpf_2 "reset_0/EXT_LPF/exr_lpf_2")
              (joined
                (portRef Q (instanceRef reset_0_EXT_LPF_exr_lpf_2_renamed_18))
                (portRef D (instanceRef reset_0_EXT_LPF_exr_lpf_3_renamed_16))
                (portRef I3 (instanceRef reset_0_EXT_LPF_lpf_exr_rstpot_renamed_42))
              )
            )
            (net (rename reset_0_EXT_LPF_exr_lpf_1 "reset_0/EXT_LPF/exr_lpf_1")
              (joined
                (portRef Q (instanceRef reset_0_EXT_LPF_exr_lpf_1_renamed_20))
                (portRef D (instanceRef reset_0_EXT_LPF_exr_lpf_2_renamed_18))
                (portRef I2 (instanceRef reset_0_EXT_LPF_lpf_exr_rstpot_renamed_42))
              )
            )
            (net (rename reset_0_EXT_LPF_asr_lpf_0 "reset_0/EXT_LPF/asr_lpf_0")
              (joined
                (portRef D (instanceRef reset_0_EXT_LPF_asr_lpf_1_renamed_19))
                (portRef I1 (instanceRef reset_0_EXT_LPF_lpf_asr_rstpot_renamed_43))
                (portRef Q (instanceRef reset_0_EXT_LPF_asr_lpf_0_renamed_52))
              )
            )
            (net (rename reset_0_EXT_LPF_exr_lpf_0 "reset_0/EXT_LPF/exr_lpf_0")
              (joined
                (portRef Q (instanceRef reset_0_EXT_LPF_exr_lpf_0_renamed_21))
                (portRef D (instanceRef reset_0_EXT_LPF_exr_lpf_1_renamed_20))
                (portRef I1 (instanceRef reset_0_EXT_LPF_lpf_exr_rstpot_renamed_42))
              )
            )
            (net (rename reset_0_EXT_LPF_exr_d1 "reset_0/EXT_LPF/exr_d1")
              (joined
                (portRef Q (instanceRef reset_0_EXT_LPF_exr_d1_renamed_23))
                (portRef D (instanceRef reset_0_EXT_LPF_exr_lpf_0_renamed_21))
              )
            )
            (net (rename reset_0_EXT_LPF_srl_time_out "reset_0/EXT_LPF/srl_time_out")
              (joined
                (portRef Q (instanceRef reset_0_EXT_LPF_POR_SRL_I))
                (portRef I3 (instanceRef reset_0_EXT_LPF_lpf_exr_Dcm_locked_OR_7_o1))
              )
            )
            (net (rename reset_0_EXT_LPF_External_System_Reset_MB_Debug_Sys_Rst_OR_8_o "reset_0/EXT_LPF/External_System_Reset_MB_Debug_Sys_Rst_OR_8_o")
              (joined
                (portRef D (instanceRef reset_0_EXT_LPF_exr_d1_renamed_23))
                (portRef O (instanceRef reset_0_EXT_LPF_External_System_Reset_MB_Debug_Sys_Rst_OR_8_o1))
              )
            )
            (net (rename reset_0_SEQ_SEQ_COUNTER_q_int_5_ "reset_0/SEQ/SEQ_COUNTER/q_int<5>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_5))
                (portRef I2 (instanceRef reset_0_SEQ_Result_5_1))
                (portRef I1 (instanceRef reset_0_SEQ_GND_20_o_GND_20_o_OR_15_o21))
                (portRef I1 (instanceRef reset_0_SEQ_PWR_13_o_PWR_13_o_OR_21_o11))
                (portRef I3 (instanceRef reset_0_SEQ_GND_20_o_PWR_13_o_OR_18_o1))
                (portRef I0 (instanceRef reset_0_SEQ_GND_20_o_seq_cnt_5__equal_16_o_5_1))
              )
            )
            (net (rename reset_0_SEQ_SEQ_COUNTER_q_int_4_ "reset_0/SEQ/SEQ_COUNTER/q_int<4>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_4))
                (portRef I1 (instanceRef reset_0_SEQ_Result_4_1))
                (portRef I1 (instanceRef reset_0_SEQ_Result_5_1))
                (portRef I2 (instanceRef reset_0_SEQ_GND_20_o_GND_20_o_OR_15_o21))
                (portRef I2 (instanceRef reset_0_SEQ_PWR_13_o_PWR_13_o_OR_21_o11))
                (portRef I2 (instanceRef reset_0_SEQ_GND_20_o_PWR_13_o_OR_18_o1))
                (portRef I1 (instanceRef reset_0_SEQ_GND_20_o_seq_cnt_5__equal_16_o_5_1))
              )
            )
            (net (rename reset_0_SEQ_SEQ_COUNTER_q_int_3_ "reset_0/SEQ/SEQ_COUNTER/q_int<3>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_3))
                (portRef I0 (instanceRef reset_0_SEQ_Result_3_1))
                (portRef I0 (instanceRef reset_0_SEQ_Result_4_1))
                (portRef I0 (instanceRef reset_0_SEQ_Result_5_1))
                (portRef I0 (instanceRef reset_0_SEQ_GND_20_o_GND_20_o_OR_15_o21))
                (portRef I0 (instanceRef reset_0_SEQ_PWR_13_o_PWR_13_o_OR_21_o11))
                (portRef I0 (instanceRef reset_0_SEQ_GND_20_o_PWR_13_o_OR_18_o1))
                (portRef I2 (instanceRef reset_0_SEQ_GND_20_o_seq_cnt_5__equal_16_o_5_1))
              )
            )
            (net (rename reset_0_SEQ_SEQ_COUNTER_q_int_2_ "reset_0/SEQ/SEQ_COUNTER/q_int<2>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_2))
                (portRef I3 (instanceRef reset_0_SEQ_Result_3_1))
                (portRef I4 (instanceRef reset_0_SEQ_Result_4_1))
                (portRef I5 (instanceRef reset_0_SEQ_Result_5_1))
                (portRef I0 (instanceRef reset_0_SEQ_SEQ_COUNTER_Mcount_q_int_xor_2_11))
                (portRef I3 (instanceRef reset_0_SEQ_PWR_13_o_GND_20_o_OR_16_o1))
                (portRef I3 (instanceRef reset_0_SEQ_GND_20_o_seq_cnt_5__equal_16_o_5_1))
              )
            )
            (net (rename reset_0_SEQ_SEQ_COUNTER_q_int_1_ "reset_0/SEQ/SEQ_COUNTER/q_int<1>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_1))
                (portRef I2 (instanceRef reset_0_SEQ_Result_3_1))
                (portRef I3 (instanceRef reset_0_SEQ_Result_4_1))
                (portRef I4 (instanceRef reset_0_SEQ_Result_5_1))
                (portRef I2 (instanceRef reset_0_SEQ_SEQ_COUNTER_Mcount_q_int_xor_2_11))
                (portRef I0 (instanceRef reset_0_SEQ_PWR_13_o_GND_20_o_OR_16_o1))
                (portRef I0 (instanceRef reset_0_SEQ_SEQ_COUNTER_Mcount_q_int_xor_1_11))
                (portRef I0 (instanceRef reset_0_SEQ_GND_20_o_seq_cnt_1__equal_17_o_1_1))
              )
            )
            (net (rename reset_0_SEQ_SEQ_COUNTER_q_int_0_ "reset_0/SEQ/SEQ_COUNTER/q_int<0>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_0))
                (portRef I1 (instanceRef reset_0_SEQ_Result_3_1))
                (portRef I2 (instanceRef reset_0_SEQ_Result_4_1))
                (portRef I3 (instanceRef reset_0_SEQ_Result_5_1))
                (portRef I1 (instanceRef reset_0_SEQ_SEQ_COUNTER_Mcount_q_int_xor_2_11))
                (portRef I2 (instanceRef reset_0_SEQ_PWR_13_o_GND_20_o_OR_16_o1))
                (portRef I1 (instanceRef reset_0_SEQ_SEQ_COUNTER_Mcount_q_int_xor_1_11))
                (portRef I1 (instanceRef reset_0_SEQ_GND_20_o_seq_cnt_1__equal_17_o_1_1))
                (portRef I (instanceRef reset_0_SEQ_SEQ_COUNTER_Mcount_q_int_xor_0_11_INV_0))
              )
            )
            (net (rename reset_0_SEQ_Result_5_ "reset_0/SEQ/Result<5>")
              (joined
                (portRef D (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_5))
                (portRef O (instanceRef reset_0_SEQ_Result_5_1))
              )
            )
            (net (rename reset_0_SEQ_Result_4_ "reset_0/SEQ/Result<4>")
              (joined
                (portRef D (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_4))
                (portRef O (instanceRef reset_0_SEQ_Result_4_1))
              )
            )
            (net (rename reset_0_SEQ_Result_3_ "reset_0/SEQ/Result<3>")
              (joined
                (portRef D (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_3))
                (portRef O (instanceRef reset_0_SEQ_Result_3_1))
              )
            )
            (net (rename reset_0_SEQ_Result_2_ "reset_0/SEQ/Result<2>")
              (joined
                (portRef D (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_2))
                (portRef O (instanceRef reset_0_SEQ_SEQ_COUNTER_Mcount_q_int_xor_2_11))
              )
            )
            (net (rename reset_0_SEQ_Result_1_ "reset_0/SEQ/Result<1>")
              (joined
                (portRef D (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_1))
                (portRef O (instanceRef reset_0_SEQ_SEQ_COUNTER_Mcount_q_int_xor_1_11))
              )
            )
            (net (rename reset_0_SEQ_Result_0_ "reset_0/SEQ/Result<0>")
              (joined
                (portRef D (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_0))
                (portRef O (instanceRef reset_0_SEQ_SEQ_COUNTER_Mcount_q_int_xor_0_11_INV_0))
              )
            )
            (net (rename reset_0_SEQ_seq_clr_inv "reset_0/SEQ/seq_clr_inv")
              (joined
                (portRef R (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_0))
                (portRef R (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_1))
                (portRef R (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_2))
                (portRef R (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_3))
                (portRef R (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_4))
                (portRef R (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_5))
                (portRef O (instanceRef reset_0_SEQ_seq_clr_inv1_INV_0))
              )
            )
            (net (rename reset_0_SEQ_GND_20_o_seq_cnt_1__equal_17_o "reset_0/SEQ/GND_20_o_seq_cnt[1]_equal_17_o")
              (joined
                (portRef D (instanceRef reset_0_SEQ_chip_dec_1))
                (portRef O (instanceRef reset_0_SEQ_GND_20_o_seq_cnt_1__equal_17_o_1_1))
              )
            )
            (net (rename reset_0_SEQ_PWR_13_o_PWR_13_o_OR_21_o "reset_0/SEQ/PWR_13_o_PWR_13_o_OR_21_o")
              (joined
                (portRef D (instanceRef reset_0_SEQ_core_dec_0))
                (portRef O (instanceRef reset_0_SEQ_PWR_13_o_PWR_13_o_OR_21_o11))
              )
            )
            (net (rename reset_0_SEQ_GND_20_o_PWR_13_o_OR_18_o "reset_0/SEQ/GND_20_o_PWR_13_o_OR_18_o")
              (joined
                (portRef D (instanceRef reset_0_SEQ_pr_dec_0))
                (portRef O (instanceRef reset_0_SEQ_GND_20_o_PWR_13_o_OR_18_o1))
              )
            )
            (net (rename reset_0_SEQ_PWR_13_o_GND_20_o_OR_16_o "reset_0/SEQ/PWR_13_o_GND_20_o_OR_16_o")
              (joined
                (portRef D (instanceRef reset_0_SEQ_core_dec_1))
                (portRef O (instanceRef reset_0_SEQ_PWR_13_o_GND_20_o_OR_16_o1))
              )
            )
            (net (rename reset_0_SEQ_GND_20_o_GND_20_o_OR_15_o "reset_0/SEQ/GND_20_o_GND_20_o_OR_15_o")
              (joined
                (portRef D (instanceRef reset_0_SEQ_bsr_dec_0))
                (portRef O (instanceRef reset_0_SEQ_GND_20_o_GND_20_o_OR_15_o21))
              )
            )
            (net (rename reset_0_SEQ_chip_Reset_Req_d3_system_Reset_Req_d3_OR_31_o "reset_0/SEQ/chip_Reset_Req_d3_system_Reset_Req_d3_OR_31_o")
              (joined
                (portRef D (instanceRef reset_0_SEQ_ris_edge_renamed_29))
                (portRef O (instanceRef reset_0_SEQ_chip_Reset_Req_d3_system_Reset_Req_d3_OR_31_o1))
              )
            )
            (net (rename reset_0_SEQ_chip_dec_1__chip_dec_0__AND_42_o "reset_0/SEQ/chip_dec[1]_chip_dec[0]_AND_42_o")
              (joined
                (portRef D (instanceRef reset_0_SEQ_chip_dec_2))
                (portRef O (instanceRef reset_0_SEQ_chip_dec_1__chip_dec_0__AND_42_o1))
              )
            )
            (net (rename reset_0_SEQ_core_dec_1__core_dec_0__AND_41_o "reset_0/SEQ/core_dec[1]_core_dec[0]_AND_41_o")
              (joined
                (portRef D (instanceRef reset_0_SEQ_core_dec_2))
                (portRef O (instanceRef reset_0_SEQ_core_dec_1__core_dec_0__AND_41_o1))
              )
            )
            (net (rename reset_0_SEQ_pr_dec_1__pr_dec_0__AND_36_o "reset_0/SEQ/pr_dec[1]_pr_dec[0]_AND_36_o")
              (joined
                (portRef D (instanceRef reset_0_SEQ_pr_dec_2))
                (portRef O (instanceRef reset_0_SEQ_pr_dec_1__pr_dec_0__AND_36_o1))
              )
            )
            (net (rename reset_0_SEQ_bsr_dec_1__bsr_dec_0__AND_31_o "reset_0/SEQ/bsr_dec[1]_bsr_dec[0]_AND_31_o")
              (joined
                (portRef D (instanceRef reset_0_SEQ_bsr_dec_2))
                (portRef O (instanceRef reset_0_SEQ_bsr_dec_1__bsr_dec_0__AND_31_o1))
              )
            )
            (net (rename reset_0_SEQ_GND_20_o_seq_cnt_5__equal_16_o "reset_0/SEQ/GND_20_o_seq_cnt[5]_equal_16_o")
              (joined
                (portRef D (instanceRef reset_0_SEQ_chip_dec_0))
                (portRef O (instanceRef reset_0_SEQ_GND_20_o_seq_cnt_5__equal_16_o_5_1))
              )
            )
            (net (rename reset_0_SEQ_system_Reset_Req_d3_system_Reset_Req_d2_AND_49_o "reset_0/SEQ/system_Reset_Req_d3_system_Reset_Req_d2_AND_49_o")
              (joined
                (portRef D (instanceRef reset_0_SEQ_sys_edge_renamed_30))
                (portRef O (instanceRef reset_0_SEQ_system_Reset_Req_d3_system_Reset_Req_d2_AND_49_o1))
              )
            )
            (net (rename reset_0_SEQ_ris_edge_INV_42_o "reset_0/SEQ/ris_edge_INV_42_o")
              (joined
                (portRef D (instanceRef reset_0_SEQ_seq_clr_renamed_28))
                (portRef O (instanceRef reset_0_SEQ_ris_edge_INV_42_o1))
              )
            )
            (net (rename reset_0_SEQ_from_sys "reset_0/SEQ/from_sys")
              (joined
                (portRef I3 (instanceRef reset_0_SEQ_GND_20_o_GND_20_o_OR_15_o21))
                (portRef I3 (instanceRef reset_0_SEQ_PWR_13_o_PWR_13_o_OR_21_o11))
                (portRef I1 (instanceRef reset_0_SEQ_GND_20_o_PWR_13_o_OR_18_o1))
                (portRef I1 (instanceRef reset_0_SEQ_PWR_13_o_GND_20_o_OR_16_o1))
                (portRef Q (instanceRef reset_0_SEQ_from_sys_renamed_35))
                (portRef I3 (instanceRef reset_0_SEQ_from_sys_rstpot_renamed_45))
              )
            )
            (net (rename reset_0_SEQ_seq_cnt_en "reset_0/SEQ/seq_cnt_en")
              (joined
                (portRef CE (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_0))
                (portRef CE (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_1))
                (portRef CE (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_2))
                (portRef CE (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_3))
                (portRef CE (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_4))
                (portRef CE (instanceRef reset_0_SEQ_SEQ_COUNTER_q_int_5))
                (portRef Q (instanceRef reset_0_SEQ_seq_cnt_en_renamed_39))
                (portRef I4 (instanceRef reset_0_SEQ_seq_cnt_en_rstpot_renamed_44))
              )
            )
            (net (rename reset_0_SEQ_Chip "reset_0/SEQ/Chip")
              (joined
                (portRef I0 (instanceRef reset_0_SEQ_Chip_out1))
                (portRef Q (instanceRef reset_0_SEQ_Chip_renamed_38))
                (portRef I3 (instanceRef reset_0_SEQ_Chip_rstpot_renamed_48))
              )
            )
            (net (rename reset_0_SEQ_seq_clr "reset_0/SEQ/seq_clr")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_seq_clr_renamed_28))
                (portRef I (instanceRef reset_0_SEQ_seq_clr_inv1_INV_0))
              )
            )
            (net (rename reset_0_SEQ_sys_edge "reset_0/SEQ/sys_edge")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_sys_edge_renamed_30))
                (portRef I1 (instanceRef reset_0_SEQ_Sys_rstpot_renamed_46))
              )
            )
            (net (rename reset_0_SEQ_ris_edge "reset_0/SEQ/ris_edge")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_ris_edge_renamed_29))
                (portRef I0 (instanceRef reset_0_SEQ_ris_edge_INV_42_o1))
                (portRef I2 (instanceRef reset_0_SEQ_seq_cnt_en_rstpot_renamed_44))
                (portRef I1 (instanceRef reset_0_SEQ_bsr_rstpot_renamed_47))
                (portRef I1 (instanceRef reset_0_SEQ_Chip_rstpot_renamed_48))
                (portRef I1 (instanceRef reset_0_SEQ_pr_rstpot_renamed_49))
                (portRef I1 (instanceRef reset_0_SEQ_Core_rstpot_renamed_50))
              )
            )
            (net (rename reset_0_SEQ_system_Reset_Req_d3 "reset_0/SEQ/system_Reset_Req_d3")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_system_Reset_Req_d3_renamed_24))
                (portRef I0 (instanceRef reset_0_SEQ_chip_Reset_Req_d3_system_Reset_Req_d3_OR_31_o1))
                (portRef I0 (instanceRef reset_0_SEQ_system_Reset_Req_d3_system_Reset_Req_d2_AND_49_o1))
                (portRef I0 (instanceRef reset_0_SEQ_seq_cnt_en_rstpot_renamed_44))
                (portRef I0 (instanceRef reset_0_SEQ_from_sys_rstpot_renamed_45))
              )
            )
            (net (rename reset_0_SEQ_system_Reset_Req_d2 "reset_0/SEQ/system_Reset_Req_d2")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_system_Reset_Req_d2_renamed_26))
                (portRef D (instanceRef reset_0_SEQ_system_Reset_Req_d3_renamed_24))
                (portRef I1 (instanceRef reset_0_SEQ_chip_Reset_Req_d3_system_Reset_Req_d3_OR_31_o1))
                (portRef I1 (instanceRef reset_0_SEQ_system_Reset_Req_d3_system_Reset_Req_d2_AND_49_o1))
              )
            )
            (net (rename reset_0_SEQ_chip_Reset_Req_d3 "reset_0/SEQ/chip_Reset_Req_d3")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_chip_Reset_Req_d3_renamed_25))
                (portRef I2 (instanceRef reset_0_SEQ_chip_Reset_Req_d3_system_Reset_Req_d3_OR_31_o1))
                (portRef I5 (instanceRef reset_0_SEQ_seq_cnt_en_rstpot_renamed_44))
                (portRef I2 (instanceRef reset_0_SEQ_from_sys_rstpot_renamed_45))
              )
            )
            (net (rename reset_0_SEQ_chip_Reset_Req_d2 "reset_0/SEQ/chip_Reset_Req_d2")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_chip_Reset_Req_d2_renamed_27))
                (portRef D (instanceRef reset_0_SEQ_chip_Reset_Req_d3_renamed_25))
                (portRef I3 (instanceRef reset_0_SEQ_chip_Reset_Req_d3_system_Reset_Req_d3_OR_31_o1))
              )
            )
            (net (rename reset_0_SEQ_chip_dec_0_ "reset_0/SEQ/chip_dec<0>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_chip_dec_0))
                (portRef I1 (instanceRef reset_0_SEQ_chip_dec_1__chip_dec_0__AND_42_o1))
              )
            )
            (net (rename reset_0_SEQ_chip_dec_1_ "reset_0/SEQ/chip_dec<1>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_chip_dec_1))
                (portRef I0 (instanceRef reset_0_SEQ_chip_dec_1__chip_dec_0__AND_42_o1))
              )
            )
            (net (rename reset_0_SEQ_chip_dec_2_ "reset_0/SEQ/chip_dec<2>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_chip_dec_2))
                (portRef I2 (instanceRef reset_0_SEQ_Chip_rstpot_renamed_48))
              )
            )
            (net (rename reset_0_SEQ_core_dec_0_ "reset_0/SEQ/core_dec<0>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_core_dec_0))
                (portRef I1 (instanceRef reset_0_SEQ_core_dec_1__core_dec_0__AND_41_o1))
              )
            )
            (net (rename reset_0_SEQ_core_dec_2_ "reset_0/SEQ/core_dec<2>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_core_dec_2))
                (portRef I2 (instanceRef reset_0_SEQ_Core_rstpot_renamed_50))
              )
            )
            (net (rename reset_0_SEQ_pr_dec_0__ "reset_0/SEQ/pr_dec<0>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_pr_dec_0))
                (portRef I1 (instanceRef reset_0_SEQ_pr_dec_1__pr_dec_0__AND_36_o1))
              )
            )
            (net (rename reset_0_SEQ_pr_dec_2__ "reset_0/SEQ/pr_dec<2>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_pr_dec_2))
                (portRef I2 (instanceRef reset_0_SEQ_pr_rstpot_renamed_49))
              )
            )
            (net (rename reset_0_SEQ_bsr_dec_0__ "reset_0/SEQ/bsr_dec<0>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_bsr_dec_0))
                (portRef I1 (instanceRef reset_0_SEQ_bsr_dec_1__bsr_dec_0__AND_31_o1))
              )
            )
            (net (rename reset_0_SEQ_core_dec_1_ "reset_0/SEQ/core_dec<1>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_core_dec_1))
                (portRef I0 (instanceRef reset_0_SEQ_core_dec_1__core_dec_0__AND_41_o1))
                (portRef I0 (instanceRef reset_0_SEQ_pr_dec_1__pr_dec_0__AND_36_o1))
                (portRef I0 (instanceRef reset_0_SEQ_bsr_dec_1__bsr_dec_0__AND_31_o1))
              )
            )
            (net (rename reset_0_SEQ_bsr_dec_2__ "reset_0/SEQ/bsr_dec<2>")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_bsr_dec_2))
                (portRef I2 (instanceRef reset_0_SEQ_Sys_rstpot_renamed_46))
                (portRef I2 (instanceRef reset_0_SEQ_bsr_rstpot_renamed_47))
              )
            )
            (net (rename reset_0_SEQ_chip_Reset_Req_d1 "reset_0/SEQ/chip_Reset_Req_d1")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_chip_Reset_Req_d1_renamed_31))
                (portRef D (instanceRef reset_0_SEQ_chip_Reset_Req_d2_renamed_27))
              )
            )
            (net (rename reset_0_SEQ_system_Reset_Req_d1 "reset_0/SEQ/system_Reset_Req_d1")
              (joined
                (portRef Q (instanceRef reset_0_SEQ_system_Reset_Req_d1_renamed_32))
                (portRef D (instanceRef reset_0_SEQ_system_Reset_Req_d2_renamed_26))
              )
            )
            (net (rename reset_0_EXT_LPF_lpf_exr_rstpot "reset_0/EXT_LPF/lpf_exr_rstpot")
              (joined
                (portRef D (instanceRef reset_0_EXT_LPF_lpf_exr_renamed_33))
                (portRef O (instanceRef reset_0_EXT_LPF_lpf_exr_rstpot_renamed_42))
              )
            )
            (net (rename reset_0_EXT_LPF_lpf_asr_rstpot "reset_0/EXT_LPF/lpf_asr_rstpot")
              (joined
                (portRef D (instanceRef reset_0_EXT_LPF_lpf_asr_renamed_34))
                (portRef O (instanceRef reset_0_EXT_LPF_lpf_asr_rstpot_renamed_43))
              )
            )
            (net (rename reset_0_SEQ_from_sys_rstpot "reset_0/SEQ/from_sys_rstpot")
              (joined
                (portRef D (instanceRef reset_0_SEQ_from_sys_renamed_35))
                (portRef O (instanceRef reset_0_SEQ_from_sys_rstpot_renamed_45))
              )
            )
            (net (rename reset_0_SEQ_bsr_rstpot "reset_0/SEQ/bsr_rstpot")
              (joined
                (portRef D (instanceRef reset_0_SEQ_bsr_renamed_36))
                (portRef O (instanceRef reset_0_SEQ_bsr_rstpot_renamed_47))
              )
            )
            (net (rename reset_0_SEQ_Sys_rstpot "reset_0/SEQ/Sys_rstpot")
              (joined
                (portRef D (instanceRef reset_0_SEQ_Sys_renamed_37))
                (portRef O (instanceRef reset_0_SEQ_Sys_rstpot_renamed_46))
              )
            )
            (net (rename reset_0_SEQ_Chip_rstpot "reset_0/SEQ/Chip_rstpot")
              (joined
                (portRef D (instanceRef reset_0_SEQ_Chip_renamed_38))
                (portRef O (instanceRef reset_0_SEQ_Chip_rstpot_renamed_48))
              )
            )
            (net (rename reset_0_SEQ_seq_cnt_en_rstpot "reset_0/SEQ/seq_cnt_en_rstpot")
              (joined
                (portRef D (instanceRef reset_0_SEQ_seq_cnt_en_renamed_39))
                (portRef O (instanceRef reset_0_SEQ_seq_cnt_en_rstpot_renamed_44))
              )
            )
            (net (rename reset_0_SEQ_pr_rstpot "reset_0/SEQ/pr_rstpot")
              (joined
                (portRef D (instanceRef reset_0_SEQ_pr_renamed_40))
                (portRef O (instanceRef reset_0_SEQ_pr_rstpot_renamed_49))
              )
            )
            (net (rename reset_0_SEQ_Core_rstpot "reset_0/SEQ/Core_rstpot")
              (joined
                (portRef D (instanceRef reset_0_SEQ_Core_renamed_41))
                (portRef O (instanceRef reset_0_SEQ_Core_rstpot_renamed_50))
              )
            )
            (net (rename reset_0_EXT_LPF_Mshreg_asr_lpf_0 "reset_0/EXT_LPF/Mshreg_asr_lpf_0")
              (joined
                (portRef Q (instanceRef reset_0_EXT_LPF_Mshreg_asr_lpf_0_renamed_51))
                (portRef D (instanceRef reset_0_EXT_LPF_asr_lpf_0_renamed_52))
              )
            )
            (net (rename reset_0_Mshreg_Core_Reset_Req_1_d2 "reset_0/Mshreg_Core_Reset_Req_1_d2")
              (joined
                (portRef Q (instanceRef reset_0_Mshreg_Core_Reset_Req_1_d2_renamed_53))
                (portRef D (instanceRef reset_0_Core_Reset_Req_1_d2_renamed_54))
              )
            )
            (net (rename reset_0_Mshreg_Core_Reset_Req_0_d2 "reset_0/Mshreg_Core_Reset_Req_0_d2")
              (joined
                (portRef Q (instanceRef reset_0_Mshreg_Core_Reset_Req_0_d2_renamed_55))
                (portRef D (instanceRef reset_0_Core_Reset_Req_0_d2_renamed_56))
              )
            )
          )
      )
    )
  )

  (design system_reset_0_wrapper
    (cellRef system_reset_0_wrapper
      (libraryRef system_reset_0_wrapper_lib)
    )
    (property PART (string "xc7z020clg484-1") (owner "Xilinx"))
  )
)

