// Seed: 4179388990
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_4 :
  assert property (@(posedge 1) (1))
  else $clog2(6);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output logic [7:0] id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5[1] = id_2;
  wire [-1 'b0 : -1] id_7;
  logic id_8;
  ;
endmodule
