# circuit_generator.py (ì „ì²´ ìˆ˜ì •)
import os
import pandas as pd
import numpy as np
from detector.hole_detector import HoleDetector
from diagram import drawDiagram
from writeSPICE import toSPICE
from calcVoltageAndCurrent import calcCurrentAndVoltage
import networkx as nx
from networkx.readwrite import write_graphml
import matplotlib.pyplot as plt
from diagram import draw_connectivity_graph
import glob
from checker.Circuit_comparer import CircuitComparer
import cv2

def generate_circuit(
    all_comps: list,
    holes: list,
    wires: list,
    voltage: float,
    output_spice: str,
    output_img: str,
    hole_to_net: dict,
    power_pairs: list[tuple[int, float, int, float]] = None  # [(net_p, x_p, net_m, x_m), ...]
):
    # 1) wires ê¸°ë°˜ ë„· ë³‘í•© (Union-Find)
    parent = {net: net for net in set(hole_to_net.values())}

    def find(u):
        if parent[u] != u:
            parent[u] = find(parent[u])
        return parent[u]

    def union(u, v):
        pu, pv = find(u), find(v)
        if pu != pv:
            parent[pv] = pu

    print("=== Wire Connections (Net Unions) ===")
    for net1, net2 in wires:
        print(f"Union: {net1} <--> {net2}")
        union(net1, net2)

    # 2) ì „ì› net ë§¤í•‘
    mapped_powers = []
    for raw_np, x_np, raw_nm, x_nm in power_pairs or []:
        mapped_powers.append((find(raw_np), x_np, find(raw_nm), x_nm))
    power_pairs = mapped_powers

    # 3) ì»´í¬ë„ŒíŠ¸ í•„í„°ë§ ë° ë§¤í•‘
    comps = [c for c in all_comps if c['class'] != 'Line_area']
    mapped = []
    for idx, comp in enumerate(comps, start=1):
        # â‘  í•€ ì •ë³´ê°€ ì •í™•íˆ 2ê°œì¸ì§€ ì²´í¬
        pins = comp.get('pins', [])
        if len(pins) != 2:
            # ì˜ëª»ëœ í•€ ê°œìˆ˜ëŠ” ê±´ë„ˆë›°ê±°ë‚˜, ë¡œê·¸ë¥¼ ë‚¨ê¸°ê³  ë‹¤ìŒ ì»´í¬ë„ŒíŠ¸ë¡œ
            print(f"[ê²½ê³ ] ì»´í¬ë„ŒíŠ¸ #{idx}({comp['class']}) í•€ ê°œìˆ˜ ì˜¤ë¥˜: {pins}")
            continue
        pin_a, pin_b = pins

        def nearest_net(pt):
            x, y = pt
            closest = min(hole_to_net.keys(), key=lambda h: (h[0] - x) ** 2 + (h[1] - y) ** 2)
            return find(hole_to_net[closest])

        node1 = nearest_net(pin_a)
        node2 = nearest_net(pin_b)
        prefix = {'Resistor': 'R', 'Diode': 'D', 'LED': 'L', 'Capacitor': 'C', 'IC': 'U','VoltageSource': 'V', 'V+': 'V','V-': 'V'}.get(comp['class'], 'X')
        name = f"{prefix}{idx}"
        mapped.append({
            'name': name,
            'class': comp['class'],
            'value': comp['value'],
            'nodes': (node1, node2)
        })

    print("=== Component to Net Mapping ===")
    for comp in mapped:
        print(f"{comp['name']} ({comp['class']}): Net1={comp['nodes'][0]}, Net2={comp['nodes'][1]}")

     # ğŸ”§ 4) ì „ì› ì†ŒìŠ¤ ì¶”ê°€ (ì´ ë¶€ë¶„ì´ ëˆ„ë½ë˜ì–´ ìˆì—ˆìŒ!)
    print("=== Adding Power Sources ===")
    for i, (net_p, x_p, net_m, x_m) in enumerate(power_pairs, start=1):
        vs_name = f"V{i}"
        vs_comp = {
            'name': vs_name,
            'class': 'VoltageSource',
            'value': voltage,
            'nodes': (net_p, net_m)
        }
        mapped.append(vs_comp)
        print(f"{vs_name} (VoltageSource): Net1={net_p}, Net2={net_m}, Value={voltage}V")



    # 4) DataFrame êµ¬ì„±
    df = pd.DataFrame([{
        'name': m['name'],
        'class': m['class'],
        'value': m['value'],
        'node1_n': m['nodes'][0],
        'node2_n': m['nodes'][1],
    } for m in mapped])

    # 5) ê·¸ë˜í”„ ì €ì¥
    G = build_circuit_graph(mapped)
    save_circuit_graph(G, output_img.replace('.jpg', '.graphml'))
    write_graphml(G, output_img.replace('.jpg', '.graphml'))

    # 6) ë¹„êµ
    # ìƒì„¸ ì ìˆ˜ ì¶œë ¥
    # 6) ë¹„êµ - ê°œì„ ëœ ë²„ì „
    try:
        import glob
        graphml_dir = "checker"
        files = glob.glob(os.path.join(graphml_dir, "*.graphml"))
        if files:
            print(f"\n[íšŒë¡œ ë¹„êµ] {len(files)}ê°œì˜ ê¸°ì¤€ íšŒë¡œì™€ ë¹„êµ ì¤‘...")
            
            sims = []
            best_match_details = None
            best_match_score = -1
            
            for f in files:
                try:
                    G2 = nx.read_graphml(f)
                    
                    # ë””ë²„ê·¸ ëª¨ë“œë¡œ ìƒì„¸ ë¹„êµ ìˆ˜í–‰
                    comparer = CircuitComparer(G, G2, debug=False)  # ì „ì²´ì ìœ¼ë¡œëŠ” debug=False
                    similarity = comparer.compute_similarity()
                    details = comparer.detailed_comparison()
                    
                    sims.append((os.path.basename(f), similarity, details))
                    
                    # ê°€ì¥ ë†’ì€ ì ìˆ˜ì˜ íšŒë¡œì— ëŒ€í•´ì„œëŠ” ìƒì„¸ ì •ë³´ ì €ì¥
                    if similarity > best_match_score:
                        best_match_score = similarity
                        best_match_details = (os.path.basename(f), comparer, details)
                    
                except Exception as e:
                    print(f"[ë¹„êµ ì‹¤íŒ¨] {f}: {e}")
            
            # ìœ ì‚¬ë„ ìˆœìœ¼ë¡œ ì •ë ¬
            sims.sort(key=lambda x: -x[1])
            
            print("\n=== ìœ ì‚¬ë„ TOP 3 íšŒë¡œ ===")
            for i, (filename, score, details) in enumerate(sims[:3]):
                print(f"{i+1}. {filename}")
                print(f"   ğŸ’¯ ì „ì²´ ìœ ì‚¬ë„: {score:.3f}")
                print(f"   ğŸ”§ ì»´í¬ë„ŒíŠ¸ ë§¤ì¹­: {details['node_score']:.3f}")
                print(f"   ğŸ”— ì—°ê²° ë§¤ì¹­: {details['edge_score']:.3f}")
                print(f"   ğŸ“Š ë…¸ë“œ ìˆ˜: {details['graph1_nodes']} vs {details['graph2_nodes']}")
                print(f"   ğŸ“Š ì—£ì§€ ìˆ˜: {details['graph1_edges']} vs {details['graph2_edges']}")
                print()
            
            # ê°€ì¥ ìœ ì‚¬í•œ íšŒë¡œì— ëŒ€í•œ ìƒì„¸ ë¶„ì„
            if best_match_details and best_match_score > 0.7:
                filename, comparer, details = best_match_details
                print(f"\n=== ìµœê³  ìœ ì‚¬ë„ íšŒë¡œ ìƒì„¸ ë¶„ì„: {filename} ===")
                print(f"ğŸ¯ ìœ ì‚¬ë„: {best_match_score:.3f}")
                
                # ë””ë²„ê·¸ ëª¨ë“œë¡œ ë‹¤ì‹œ ë¹„êµí•˜ì—¬ ìƒì„¸ ì •ë³´ ì¶œë ¥
                comparer_debug = CircuitComparer(G, comparer.G2, debug=True)
                comparer_debug.compute_similarity()
                
                # ğŸ¨ ê·¸ë˜í”„ ì‹œê°í™” ì¶”ê°€
                try:
                    vis_path = output_img.replace('.jpg', '_comparison.png')
                    comparer_debug.visualize_comparison(save_path=vis_path, show=False)
                    print(f"ğŸ“Š íšŒë¡œ ë¹„êµ ì‹œê°í™” ì €ì¥ë¨: {vis_path}")
                except Exception as viz_e:
                    print(f"[ì‹œê°í™” ì˜¤ë¥˜] {viz_e}")
                    
            elif best_match_score > 0:
                filename, comparer, details = best_match_details
                print(f"\nğŸ’¡ ê°€ì¥ ìœ ì‚¬í•œ íšŒë¡œ: {filename} (ìœ ì‚¬ë„: {best_match_score:.3f})")
                print("   - ìœ ì‚¬ë„ê°€ ë‚®ìŠµë‹ˆë‹¤. ìƒˆë¡œìš´ í˜•íƒœì˜ íšŒë¡œì¼ ê°€ëŠ¥ì„±ì´ ë†’ìŠµë‹ˆë‹¤.")
                
                # ğŸ¨ ë‚®ì€ ìœ ì‚¬ë„ë¼ë„ ì‹œê°í™” ì œê³µ
                try:
                    vis_path = output_img.replace('.jpg', '_comparison.png')
                    comparer_debug = CircuitComparer(G, comparer.G2, debug=False)
                    comparer_debug.visualize_comparison(save_path=vis_path, show=False)
                    print(f"ğŸ“Š íšŒë¡œ ë¹„êµ ì‹œê°í™” ì €ì¥ë¨: {vis_path}")
                except Exception as viz_e:
                    print(f"[ì‹œê°í™” ì˜¤ë¥˜] {viz_e}")
            
            # ì „ì²´ í†µê³„
            if sims:
                avg_similarity = sum(sim[1] for sim in sims) / len(sims)
                print(f"\nğŸ“ˆ ì „ì²´ í†µê³„")
                print(f"   í‰ê·  ìœ ì‚¬ë„: {avg_similarity:.3f}")
                print(f"   ìµœê³  ìœ ì‚¬ë„: {max(sim[1] for sim in sims):.3f}")
                print(f"   ìµœì € ìœ ì‚¬ë„: {min(sim[1] for sim in sims):.3f}")
                
                # ìœ ì‚¬í•œ íšŒë¡œ ê°œìˆ˜
                similar_count = sum(1 for sim in sims if sim[1] > 0.8)
                print(f"   ë§¤ìš° ìœ ì‚¬í•œ íšŒë¡œ (0.8+): {similar_count}ê°œ")
                
        else:
            print("[ë¹„êµ] ë¹„êµ ëŒ€ìƒ .graphml íŒŒì¼ì´ checker í´ë”ì— ì—†ìŠµë‹ˆë‹¤.")
            print("       CircuitSaverë¡œ ê¸°ì¤€ íšŒë¡œë¥¼ ë¨¼ì € ìƒì„±í•´ì£¼ì„¸ìš”.")
            
    except ImportError:
        print("[ì˜¤ë¥˜] networkx ë˜ëŠ” glob ëª¨ë“ˆì„ ê°€ì ¸ì˜¬ ìˆ˜ ì—†ìŠµë‹ˆë‹¤.")
    except Exception as e:
        print(f"[ì˜¤ë¥˜] íšŒë¡œ ë¹„êµ ì‹¤íŒ¨: {e}")
        import traceback
        traceback.print_exc()


    #ê¸°ì¡´ ë¹„êµ (ìµœì¢… ì ìˆ˜ë§Œ ì¶œë ¥)
    '''try:
        import glob
        graphml_dir = "checker"
        files = glob.glob(os.path.join(graphml_dir, "*.graphml"))
        if files:
            
            sims = []
            for f in files:
                try:
                    G2 = nx.read_graphml(f)
                    sim = CircuitComparer(G, G2).compute_similarity()
                    sims.append((os.path.basename(f), sim))
                except Exception as e:
                    print(f"[ë¹„êµ ì‹¤íŒ¨] {f}: {e}")
            sims.sort(key=lambda x: -x[1])
            print("\n[ìœ ì‚¬ë„ TOP 3 íšŒë¡œ]")
            for i, (f, score) in enumerate(sims[:3]):
                print(f"{i+1}. {f} â†’ ìœ ì‚¬ë„: {score:.3f}")
        else:
            print("[ë¹„êµ] ë¹„êµ ëŒ€ìƒ .graphml ì—†ìŒ")
    except Exception as e:
        print(f"[ì˜¤ë¥˜] íšŒë¡œ ë¹„êµ ì‹¤íŒ¨: {e}")'''

    # 7) SPICE ì €ì¥
    toSPICE(df, voltage, output_spice)

    # 8) ì „ì›ë³„ íšŒë¡œë„ ë° ì—°ê²° ê·¸ë˜í”„ ì‹œê°í™”
    for i, (net_p, x_p, net_m, x_m) in enumerate(power_pairs, 1):
        path = output_img.replace('.jpg', f'_pwr{i}.jpg')
        
        # âœ… ì—°ê²° ê·¸ë˜í”„: ì´ë¯¸ ìƒì„±ëœ Graph Gë¥¼ ì§ì ‘ ì‹œê°í™”
        try:
            from diagram import draw_connectivity_graph_from_nx
            draw_connectivity_graph_from_nx(G, output_path=path.replace('.jpg', '_graph.png'))
        except Exception as e:
            print(f"Failed to generate connectivity graph: {e}")
        
        # âœ… íšŒë¡œë„: networkx Graphë¡œë¶€í„° ê¹”ë”í•œ schemdraw íšŒë¡œë„ ìƒì„±
        try:
            from diagram import drawDiagramFromGraph_fixed
            d = drawDiagramFromGraph_fixed(G, voltage)
            
            if d:
                # schemdraw ìì²´ ì €ì¥ ê¸°ëŠ¥ ì‚¬ìš©
                d.draw()
                d.save(path)
                print(f"Circuit diagram saved: {path}")
                
                # OpenCV ì´ë¯¸ì§€ë¡œë„ ì €ì¥ (ì„ íƒì )
                try:
                    from diagram import render_drawing_to_cv2
                    img_cv = render_drawing_to_cv2(d)
                    cv2.imwrite(path.replace('.jpg', '_cv.jpg'), img_cv)
                    print(f"OpenCV version saved: {path.replace('.jpg', '_cv.jpg')}")
                except Exception as cv_error:
                    print(f"Warning: Failed to save OpenCV version: {cv_error}")
            else:
                print(f"Failed to generate circuit diagram for power pair {i}")
                # ê¸°ì¡´ ë°©ì‹ìœ¼ë¡œ fallback
                d_fallback = drawDiagram(voltage, mapped, wires, power_plus=(net_p, x_p), power_minus=(net_m, x_m))
                d_fallback.draw()
                d_fallback.save(path)
                
        except Exception as diagram_error:
            print(f"Error generating diagram: {diagram_error}")
            # ìµœì¢… fallback - ê¸°ì¡´ ë°©ì‹ ì‚¬ìš©
            try:
                d_fallback = drawDiagram(voltage, mapped, wires, power_plus=(net_p, x_p), power_minus=(net_m, x_m))
                d_fallback.draw()
                d_fallback.save(path)
                print(f"Fallback diagram saved: {path}")
            except Exception as fallback_error:
                print(f"All diagram generation methods failed: {fallback_error}")

    # 9) ì „ë¥˜Â·ì „ì•• í•´ì„
    circuit_levels = []
    for lvl, grp in df.groupby('node1_n', sort=False):
        comps = []
        for _, row in grp.iterrows():
            comps.append({
                'name': row['name'],
                'value': int(row['value']),
                'class': row['class']
            })
        circuit_levels.append(comps)

    R_th, I_tot, node_currents = calcCurrentAndVoltage(voltage, circuit_levels)
    print(f"[Circuit] ë“±ê°€ì €í•­: {R_th}, ì „ì²´ì „ë¥˜: {I_tot}")
    print("=== Node Voltages/ Currents per Level ===")
    for i, c in enumerate(node_currents):
        print(f"Level {i+1}: currents = {c}")

    return mapped, hole_to_net


def build_circuit_graph(mapped_comps):

    G = nx.Graph()

    
    # 1) ë…¸ë“œ ì¶”ê°€ (nets íŠœí”Œ â†’ ë¬¸ìì—´)
    for comp in mapped_comps:
        n1, n2 = comp['nodes']
        nets_str = f"{n1},{n2}"

        # V+/V- ì´ë¦„ ë³€í™˜ ë¡œì§
        cls = comp['class']
        if cls == 'VoltageSource':
            if comp.get('value', 0) > 0:
                cls = 'V+'
            elif comp.get('value', 0) == 0:
                cls = 'V-'


        #nets_str = ','.join(map(str, comp['nodes']))
        G.add_node(comp['name'],
                   comp_class=comp['class'],
                   value=comp['value'],
                   nets=nets_str)   # tuple â†’ "1,2" ì‹ ë¬¸ìì—´

    # 2) net â†’ ì»´í¬ë„ŒíŠ¸ ì—­ìƒ‰ì¸
    net_to_comps = {}
    for comp in mapped_comps:
        for net in comp['nodes']:
            net_to_comps.setdefault(net, []).append(comp['name'])

    # 3) ê°™ì€ netì— ë¬¶ì¸ ì»´í¬ë„ŒíŠ¸ë“¤ë¼ë¦¬ ì—£ì§€ ì¶”ê°€ (nets set â†’ ë¬¸ìì—´)
    for net, clist in net_to_comps.items():
        for i in range(len(clist)):
            for j in range(i+1, len(clist)):
                u, v = clist[i], clist[j]
                if G.has_edge(u, v):
                    # ì´ë¯¸ ìˆìœ¼ë©´ ê¸°ì¡´ ë¬¸ìì—´ ë’¤ì— ì¶”ê°€
                    prev = G[u][v]['nets']
                    G[u][v]['nets'] = f"{prev},{net}"
                else:
                    G.add_edge(u, v, nets=str(net))

    return G

def save_circuit_graph(G, path_graphml):
    # GraphMLë¡œ ì €ì¥
    write_graphml(G, path_graphml)

def visualize_circuit_graph(G, out_path='circuit_graph.png'):
    pos = nx.spring_layout(G, seed=42)
    plt.figure(figsize=(6,6))
    nx.draw_networkx_nodes(G, pos, node_color='lightblue', node_size=800, edgecolors='black')
    nx.draw_networkx_edges(G, pos, width=2, edge_color='gray')
    nx.draw_networkx_labels(G, pos, font_size=10)
    edge_labels = {(u,v): ','.join(map(str,data['nets'])) for u,v,data in G.edges(data=True)}
    nx.draw_networkx_edge_labels(G, pos, edge_labels, font_color='red', font_size=8)

    plt.axis('off')
    plt.tight_layout()
    plt.savefig(out_path, dpi=200)
    plt.close()
    print(f"Circuit graph saved to {out_path}")


# ì˜ˆì‹œ ì‚¬ìš©ë²•:
if __name__ == "__main__":
    # mapped ë¦¬ìŠ¤íŠ¸ëŠ” generate_circuit ë‚´ë¶€ì—ì„œ ë§Œë“  ê²ƒê³¼ ë™ì¼í•œ í˜•íƒœ
    mapped = [
        {"name":"R1","class":"Resistor","value":100,"nodes":(1,2)},
        {"name":"C1","class":"Capacitor","value":0.001,"nodes":(2,3)},
        {"name":"LED1","class":"LED","value":0,"nodes":(3,0)}
    ]
    G = build_circuit_graph(mapped)
    visualize_circuit_graph(G)