<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>EMIF4F Data Structures</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">EMIF4F Data Structures<div class="ingroups"><a class="el" href="group___c_s_l___e_m_i_f4_f___a_p_i.html">EMIF4F</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g__s.html">EMIF4F_SDRAM_CONFIG_s</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Configuration.  <a href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g__s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g1___c_o_n_f_i_g__s.html">EMIF4F_TIMING1_CONFIG_s</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing1 Configuration.  <a href="struct_e_m_i_f4_f___t_i_m_i_n_g1___c_o_n_f_i_g__s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___p_w_r___m_g_m_t___c_o_n_f_i_g__s.html">EMIF4F_PWR_MGMT_CONFIG_s</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Management Configuration.  <a href="struct_e_m_i_f4_f___p_w_r___m_g_m_t___c_o_n_f_i_g__s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___v_b_u_s___c_o_n_f_i_g___v_a_l_u_e__s.html">EMIF4F_VBUS_CONFIG_VALUE_s</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">VBUS Configuration Values.  <a href="struct_e_m_i_f4_f___v_b_u_s___c_o_n_f_i_g___v_a_l_u_e__s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___i_o_d_f_t___c_o_n_t_r_o_l__s.html">EMIF4F_IODFT_CONTROL_s</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">IODFT Control Values.  <a href="struct_e_m_i_f4_f___i_o_d_f_t___c_o_n_t_r_o_l__s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___p_e_r_f___c_o_n_f_i_g__s.html">EMIF4F_PERF_CONFIG_s</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Configuration.  <a href="struct_e_m_i_f4_f___p_e_r_f___c_o_n_f_i_g__s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g__s.html">EMIF4F_OUTPUT_IMP_CONFIG_s</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM Output Impedance Calibration Configuation.  <a href="struct_e_m_i_f4_f___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g__s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4___p_r_i___c_o_s___m_a_p_p_i_n_g__s.html">EMIF4_PRI_COS_MAPPING_s</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority to COS Mapping.  <a href="struct_e_m_i_f4___p_r_i___c_o_s___m_a_p_p_i_n_g__s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g__s.html">EMIF4_MSTID_COS_MAPPING_s</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master ID to COS Mapping.  <a href="struct_e_m_i_f4___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g__s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4___e_c_c___c_o_n_t_r_o_l__s.html">EMIF4_ECC_CONTROL_s</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC Control.  <a href="struct_e_m_i_f4___e_c_c___c_o_n_t_r_o_l__s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structemif_ecc_err_info.html">emifEccErrInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure holding error information of EMIF.  <a href="structemif_ecc_err_info.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structemif_ecc_addr_range_cfg_prm.html">emifEccAddrRangeCfgPrm</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure holding ECC Protected Address range configuration parameters of EMIF.  <a href="structemif_ecc_addr_range_cfg_prm.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structemif_ecc_cfg_prm.html">emifEccCfgPrm</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure holding ECC configuration parameters of EMIF.  <a href="structemif_ecc_cfg_prm.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g.html">EMIF4F_SDRAM_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Configuration.  <a href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g1___c_o_n_f_i_g.html">EMIF4F_TIMING1_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing1 Configuration.  <a href="struct_e_m_i_f4_f___t_i_m_i_n_g1___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g2___c_o_n_f_i_g.html">EMIF4F_TIMING2_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing2 Configuration.  <a href="struct_e_m_i_f4_f___t_i_m_i_n_g2___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g3___c_o_n_f_i_g.html">EMIF4F_TIMING3_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing3 Configuration.  <a href="struct_e_m_i_f4_f___t_i_m_i_n_g3___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___l_p_d_d_r2_n_v_m___t_i_m_i_n_g___c_o_n_f_i_g.html">EMIF4F_LPDDR2NVM_TIMING_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPDDR2-NVM Timing Configuration.  <a href="struct_e_m_i_f4_f___l_p_d_d_r2_n_v_m___t_i_m_i_n_g___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___p_w_r___m_g_m_t___c_o_n_f_i_g.html">EMIF4F_PWR_MGMT_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Management Configuration.  <a href="struct_e_m_i_f4_f___p_w_r___m_g_m_t___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___v_b_u_s___c_o_n_f_i_g___v_a_l_u_e.html">EMIF4F_VBUS_CONFIG_VALUE</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">VBUS Configuration Values.  <a href="struct_e_m_i_f4_f___v_b_u_s___c_o_n_f_i_g___v_a_l_u_e.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___i_o_d_f_t___c_o_n_t_r_o_l.html">EMIF4F_IODFT_CONTROL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">IODFT Control Values.  <a href="struct_e_m_i_f4_f___i_o_d_f_t___c_o_n_t_r_o_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___p_e_r_f___c_o_n_f_i_g.html">EMIF4F_PERF_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Configuration.  <a href="struct_e_m_i_f4_f___p_e_r_f___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html">EMIF4F_OUTPUT_IMP_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM Output Impedance Calibration Configuation.  <a href="struct_e_m_i_f4_f___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___t_e_m_p___a_l_e_r_t___c_o_n_f_i_g.html">EMIF4F_TEMP_ALERT_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature Alert Configuration.  <a href="struct_e_m_i_f4_f___t_e_m_p___a_l_e_r_t___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4___p_r_i___c_o_s___m_a_p_p_i_n_g.html">EMIF4_PRI_COS_MAPPING</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority to COS Mapping.  <a href="struct_e_m_i_f4___p_r_i___c_o_s___m_a_p_p_i_n_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html">EMIF4_MSTID_COS_MAPPING</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master ID to COS Mapping.  <a href="struct_e_m_i_f4___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4___e_c_c___c_o_n_t_r_o_l.html">EMIF4_ECC_CONTROL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC Control.  <a href="struct_e_m_i_f4___e_c_c___c_o_n_t_r_o_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c1___c_o_n_f_i_g.html">EMIF4F_ASYNC1_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous1 Configuration.  <a href="struct_e_m_i_f4_f___a_s_y_n_c1___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c2___c_o_n_f_i_g.html">EMIF4F_ASYNC2_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous2 Configuration.  <a href="struct_e_m_i_f4_f___a_s_y_n_c2___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c3___c_o_n_f_i_g.html">EMIF4F_ASYNC3_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous3 Configuration.  <a href="struct_e_m_i_f4_f___a_s_y_n_c3___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c4___c_o_n_f_i_g.html">EMIF4F_ASYNC4_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous4 Configuration.  <a href="struct_e_m_i_f4_f___a_s_y_n_c4___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g___c_o_n_f_i_g.html">EMIF4F_TIMING_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing Configuration.  <a href="struct_e_m_i_f4_f___t_i_m_i_n_g___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f_c_r___c_o_n_f_i_g.html">EMIF4F_NANDFCR_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F NANDFCR Configuration.  <a href="struct_e_m_i_f4_f___n_a_n_d_f_c_r___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f_s_r___s_t_a_t.html">EMIF4F_NANDFSR_STAT</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash Status.  <a href="struct_e_m_i_f4_f___n_a_n_d_f_s_r___s_t_a_t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f1_e_c_c___r_e_g.html">EMIF4F_NANDF1ECC_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 1 ECC Register.  <a href="struct_e_m_i_f4_f___n_a_n_d_f1_e_c_c___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f2_e_c_c___r_e_g.html">EMIF4F_NANDF2ECC_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 2 ECC Register.  <a href="struct_e_m_i_f4_f___n_a_n_d_f2_e_c_c___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f3_e_c_c___r_e_g.html">EMIF4F_NANDF3ECC_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 3 ECC Register.  <a href="struct_e_m_i_f4_f___n_a_n_d_f3_e_c_c___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f4_e_c_c___r_e_g.html">EMIF4F_NANDF4ECC_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4 ECC Register.  <a href="struct_e_m_i_f4_f___n_a_n_d_f4_e_c_c___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c_l_o_a_d___r_e_g.html">EMIF4F_NAND4BITECCLOAD_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC LOAD Register.  <a href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c_l_o_a_d___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c1___r_e_g.html">EMIF4F_NAND4BITECC1_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 1.  <a href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c1___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c2___r_e_g.html">EMIF4F_NAND4BITECC2_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 2.  <a href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c2___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c3___r_e_g.html">EMIF4F_NAND4BITECC3_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 3.  <a href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c3___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c4___r_e_g.html">EMIF4F_NAND4BITECC4_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 4.  <a href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c4___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d1___r_e_g.html">EMIF4F_NANDERRADD1_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Address Register 1.  <a href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d1___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d2___r_e_g.html">EMIF4F_NANDERRADD2_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Address Register 2.  <a href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d2___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l1___v_a_l_u_e.html">EMIF4F_NANDERRVAL1_VALUE</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Value Register 1.  <a href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l1___v_a_l_u_e.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l2___v_a_l_u_e.html">EMIF4F_NANDERRVAL2_VALUE</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Value Register 2.  <a href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l2___v_a_l_u_e.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___s_d_r_a_m___c_o_n_f_i_g.html">EMIFB_SDRAM_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Configuration.  <a href="struct_e_m_i_f_b___s_d_r_a_m___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___s_d_r_f_c___c_o_n_f_i_g.html">EMIFB_SDRFC_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Refresh Control Register Configuration.  <a href="struct_e_m_i_f_b___s_d_r_f_c___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___t_i_m_i_n_g1___c_o_n_f_i_g.html">EMIFB_TIMING1_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing1 Configuration.  <a href="struct_e_m_i_f_b___t_i_m_i_n_g1___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___t_i_m_i_n_g2___c_o_n_f_i_g.html">EMIFB_TIMING2_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing2 Configuration.  <a href="struct_e_m_i_f_b___t_i_m_i_n_g2___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___s_d_c_f_g2___r_e_g.html">EMIFB_SDCFG2_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM configuration 2 register.  <a href="struct_e_m_i_f_b___s_d_c_f_g2___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___b_p_r_i_o___r_e_g.html">EMIFB_BPRIO_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Bus Burst Priority Register.  <a href="struct_e_m_i_f_b___b_p_r_i_o___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___p_c_c___c_o_n_f_i_g.html">EMIFB_PCC_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Configuration Register.  <a href="struct_e_m_i_f_b___p_c_c___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___p_c_m_r_s___r_e_g.html">EMIFB_PCMRS_REG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Master Region Select Register.  <a href="struct_e_m_i_f_b___p_c_m_r_s___r_e_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___i_o_d_f_t___c_o_n_t_r_o_l.html">EMIFB_IODFT_CONTROL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">IODFT Control Values.  <a href="struct_e_m_i_f_b___i_o_d_f_t___c_o_n_t_r_o_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___p_e_r_f___c_o_n_f_i_g.html">EMIFB_PERF_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Configuration.  <a href="struct_e_m_i_f_b___p_e_r_f___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html">EMIFB_OUTPUT_IMP_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM Output Impedance Calibration Configuation.  <a href="struct_e_m_i_f_b___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___t_e_m_p___a_l_e_r_t___c_o_n_f_i_g.html">EMIFB_TEMP_ALERT_CONFIG</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature Alert Configuration.  <a href="struct_e_m_i_f_b___t_e_m_p___a_l_e_r_t___c_o_n_f_i_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___p_r_i___c_o_s___m_a_p_p_i_n_g.html">EMIFB_PRI_COS_MAPPING</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority to COS Mapping.  <a href="struct_e_m_i_f_b___p_r_i___c_o_s___m_a_p_p_i_n_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html">EMIFB_MSTID_COS_MAPPING</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master ID to COS Mapping.  <a href="struct_e_m_i_f_b___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_i_f_b___e_c_c___c_o_n_t_r_o_l.html">EMIFB_ECC_CONTROL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC Control.  <a href="struct_e_m_i_f_b___e_c_c___c_o_n_t_r_o_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga1d95895aaa828470be27962d4abccbe7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d95895aaa828470be27962d4abccbe7"></a>
typedef volatile CSL_Emif4fvRegs *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga1d95895aaa828470be27962d4abccbe7">CSL_Emif4fHandle</a></td></tr>
<tr class="memdesc:ga1d95895aaa828470be27962d4abccbe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the handle to the MPU Register. <br /></td></tr>
<tr class="separator:ga1d95895aaa828470be27962d4abccbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2f3a36f30b6907012dc4d668cb1f72"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g__s.html">EMIF4F_SDRAM_CONFIG_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaaa2f3a36f30b6907012dc4d668cb1f72">EMIF4F_SDRAM_CONFIG</a></td></tr>
<tr class="memdesc:gaaa2f3a36f30b6907012dc4d668cb1f72"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Configuration.  <a href="#gaaa2f3a36f30b6907012dc4d668cb1f72">More...</a><br /></td></tr>
<tr class="separator:gaaa2f3a36f30b6907012dc4d668cb1f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dce8ec6b62af8cb230e2a0a8d1cb490"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g1___c_o_n_f_i_g__s.html">EMIF4F_TIMING1_CONFIG_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga0dce8ec6b62af8cb230e2a0a8d1cb490">EMIF4F_TIMING1_CONFIG</a></td></tr>
<tr class="memdesc:ga0dce8ec6b62af8cb230e2a0a8d1cb490"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing1 Configuration.  <a href="#ga0dce8ec6b62af8cb230e2a0a8d1cb490">More...</a><br /></td></tr>
<tr class="separator:ga0dce8ec6b62af8cb230e2a0a8d1cb490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad674f10cf27093c35a0aa8992eee0e0f"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___p_w_r___m_g_m_t___c_o_n_f_i_g__s.html">EMIF4F_PWR_MGMT_CONFIG_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gad674f10cf27093c35a0aa8992eee0e0f">EMIF4F_PWR_MGMT_CONFIG</a></td></tr>
<tr class="memdesc:gad674f10cf27093c35a0aa8992eee0e0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Management Configuration.  <a href="#gad674f10cf27093c35a0aa8992eee0e0f">More...</a><br /></td></tr>
<tr class="separator:gad674f10cf27093c35a0aa8992eee0e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761e76218195e41ae364c32eeaff875a"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___v_b_u_s___c_o_n_f_i_g___v_a_l_u_e__s.html">EMIF4F_VBUS_CONFIG_VALUE_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga761e76218195e41ae364c32eeaff875a">EMIF4F_VBUS_CONFIG_VALUE</a></td></tr>
<tr class="memdesc:ga761e76218195e41ae364c32eeaff875a"><td class="mdescLeft">&#160;</td><td class="mdescRight">VBUS Configuration Values.  <a href="#ga761e76218195e41ae364c32eeaff875a">More...</a><br /></td></tr>
<tr class="separator:ga761e76218195e41ae364c32eeaff875a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga365f2f46961d1533ecfeadff6f2800be"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___i_o_d_f_t___c_o_n_t_r_o_l__s.html">EMIF4F_IODFT_CONTROL_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga365f2f46961d1533ecfeadff6f2800be">EMIF4F_IODFT_CONTROL</a></td></tr>
<tr class="memdesc:ga365f2f46961d1533ecfeadff6f2800be"><td class="mdescLeft">&#160;</td><td class="mdescRight">IODFT Control Values.  <a href="#ga365f2f46961d1533ecfeadff6f2800be">More...</a><br /></td></tr>
<tr class="separator:ga365f2f46961d1533ecfeadff6f2800be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2222ac471c467226714706f42d3f1bdb"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___p_e_r_f___c_o_n_f_i_g__s.html">EMIF4F_PERF_CONFIG_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga2222ac471c467226714706f42d3f1bdb">EMIF4F_PERF_CONFIG</a></td></tr>
<tr class="memdesc:ga2222ac471c467226714706f42d3f1bdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Configuration.  <a href="#ga2222ac471c467226714706f42d3f1bdb">More...</a><br /></td></tr>
<tr class="separator:ga2222ac471c467226714706f42d3f1bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5f6de7fd9aaccbefaeea3139a75280"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g__s.html">EMIF4F_OUTPUT_IMP_CONFIG_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaed5f6de7fd9aaccbefaeea3139a75280">EMIF4F_OUTPUT_IMP_CONFIG</a></td></tr>
<tr class="memdesc:gaed5f6de7fd9aaccbefaeea3139a75280"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM Output Impedance Calibration Configuation.  <a href="#gaed5f6de7fd9aaccbefaeea3139a75280">More...</a><br /></td></tr>
<tr class="separator:gaed5f6de7fd9aaccbefaeea3139a75280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375863d69f55d6ce6eaff898536a4e79"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4___p_r_i___c_o_s___m_a_p_p_i_n_g__s.html">EMIF4_PRI_COS_MAPPING_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga375863d69f55d6ce6eaff898536a4e79">EMIF4_PRI_COS_MAPPING</a></td></tr>
<tr class="memdesc:ga375863d69f55d6ce6eaff898536a4e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority to COS Mapping.  <a href="#ga375863d69f55d6ce6eaff898536a4e79">More...</a><br /></td></tr>
<tr class="separator:ga375863d69f55d6ce6eaff898536a4e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511578958c77182c42487435279ac46d"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g__s.html">EMIF4_MSTID_COS_MAPPING_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga511578958c77182c42487435279ac46d">EMIF4_MSTID_COS_MAPPING</a></td></tr>
<tr class="memdesc:ga511578958c77182c42487435279ac46d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master ID to COS Mapping.  <a href="#ga511578958c77182c42487435279ac46d">More...</a><br /></td></tr>
<tr class="separator:ga511578958c77182c42487435279ac46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3fbfdac088757c0a2234319d2c5254"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4___e_c_c___c_o_n_t_r_o_l__s.html">EMIF4_ECC_CONTROL_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gacd3fbfdac088757c0a2234319d2c5254">EMIF4_ECC_CONTROL</a></td></tr>
<tr class="memdesc:gacd3fbfdac088757c0a2234319d2c5254"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC Control.  <a href="#gacd3fbfdac088757c0a2234319d2c5254">More...</a><br /></td></tr>
<tr class="separator:gacd3fbfdac088757c0a2234319d2c5254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d95895aaa828470be27962d4abccbe7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d95895aaa828470be27962d4abccbe7"></a>
typedef volatile CSL_Emif4fvRegs *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga1d95895aaa828470be27962d4abccbe7">CSL_Emif4fHandle</a></td></tr>
<tr class="memdesc:ga1d95895aaa828470be27962d4abccbe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the handle to the MPU Register. <br /></td></tr>
<tr class="separator:ga1d95895aaa828470be27962d4abccbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7a9b089cdd7ad34825b581800a5a50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f7a9b089cdd7ad34825b581800a5a50"></a>
typedef struct <a class="el" href="structemif_ecc_err_info.html">emifEccErrInfo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga7f7a9b089cdd7ad34825b581800a5a50">emifEccErrInfo_t</a></td></tr>
<tr class="memdesc:ga7f7a9b089cdd7ad34825b581800a5a50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure holding error information of EMIF. <br /></td></tr>
<tr class="separator:ga7f7a9b089cdd7ad34825b581800a5a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767d044122228db62bd9c42de484b45f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga767d044122228db62bd9c42de484b45f"></a>
typedef struct <a class="el" href="structemif_ecc_addr_range_cfg_prm.html">emifEccAddrRangeCfgPrm</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga767d044122228db62bd9c42de484b45f">emifEccAddrRangeCfgPrm_t</a></td></tr>
<tr class="memdesc:ga767d044122228db62bd9c42de484b45f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure holding ECC Protected Address range configuration parameters of EMIF. <br /></td></tr>
<tr class="separator:ga767d044122228db62bd9c42de484b45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf747345512db963f110ccf124bf5e6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf747345512db963f110ccf124bf5e6c"></a>
typedef struct <a class="el" href="structemif_ecc_cfg_prm.html">emifEccCfgPrm</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gacf747345512db963f110ccf124bf5e6c">emifEccCfgPrm_t</a></td></tr>
<tr class="memdesc:gacf747345512db963f110ccf124bf5e6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure holding ECC configuration parameters of EMIF. <br /></td></tr>
<tr class="separator:gacf747345512db963f110ccf124bf5e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2f3a36f30b6907012dc4d668cb1f72"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g__s.html">EMIF4F_SDRAM_CONFIG_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaaa2f3a36f30b6907012dc4d668cb1f72">EMIF4F_SDRAM_CONFIG</a></td></tr>
<tr class="memdesc:gaaa2f3a36f30b6907012dc4d668cb1f72"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Configuration.  <a href="#gaaa2f3a36f30b6907012dc4d668cb1f72">More...</a><br /></td></tr>
<tr class="separator:gaaa2f3a36f30b6907012dc4d668cb1f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dce8ec6b62af8cb230e2a0a8d1cb490"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g1___c_o_n_f_i_g__s.html">EMIF4F_TIMING1_CONFIG_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga0dce8ec6b62af8cb230e2a0a8d1cb490">EMIF4F_TIMING1_CONFIG</a></td></tr>
<tr class="memdesc:ga0dce8ec6b62af8cb230e2a0a8d1cb490"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing1 Configuration.  <a href="#ga0dce8ec6b62af8cb230e2a0a8d1cb490">More...</a><br /></td></tr>
<tr class="separator:ga0dce8ec6b62af8cb230e2a0a8d1cb490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad674f10cf27093c35a0aa8992eee0e0f"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___p_w_r___m_g_m_t___c_o_n_f_i_g__s.html">EMIF4F_PWR_MGMT_CONFIG_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gad674f10cf27093c35a0aa8992eee0e0f">EMIF4F_PWR_MGMT_CONFIG</a></td></tr>
<tr class="memdesc:gad674f10cf27093c35a0aa8992eee0e0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Management Configuration.  <a href="#gad674f10cf27093c35a0aa8992eee0e0f">More...</a><br /></td></tr>
<tr class="separator:gad674f10cf27093c35a0aa8992eee0e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761e76218195e41ae364c32eeaff875a"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___v_b_u_s___c_o_n_f_i_g___v_a_l_u_e__s.html">EMIF4F_VBUS_CONFIG_VALUE_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga761e76218195e41ae364c32eeaff875a">EMIF4F_VBUS_CONFIG_VALUE</a></td></tr>
<tr class="memdesc:ga761e76218195e41ae364c32eeaff875a"><td class="mdescLeft">&#160;</td><td class="mdescRight">VBUS Configuration Values.  <a href="#ga761e76218195e41ae364c32eeaff875a">More...</a><br /></td></tr>
<tr class="separator:ga761e76218195e41ae364c32eeaff875a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga365f2f46961d1533ecfeadff6f2800be"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___i_o_d_f_t___c_o_n_t_r_o_l__s.html">EMIF4F_IODFT_CONTROL_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga365f2f46961d1533ecfeadff6f2800be">EMIF4F_IODFT_CONTROL</a></td></tr>
<tr class="memdesc:ga365f2f46961d1533ecfeadff6f2800be"><td class="mdescLeft">&#160;</td><td class="mdescRight">IODFT Control Values.  <a href="#ga365f2f46961d1533ecfeadff6f2800be">More...</a><br /></td></tr>
<tr class="separator:ga365f2f46961d1533ecfeadff6f2800be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2222ac471c467226714706f42d3f1bdb"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___p_e_r_f___c_o_n_f_i_g__s.html">EMIF4F_PERF_CONFIG_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga2222ac471c467226714706f42d3f1bdb">EMIF4F_PERF_CONFIG</a></td></tr>
<tr class="memdesc:ga2222ac471c467226714706f42d3f1bdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Configuration.  <a href="#ga2222ac471c467226714706f42d3f1bdb">More...</a><br /></td></tr>
<tr class="separator:ga2222ac471c467226714706f42d3f1bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5f6de7fd9aaccbefaeea3139a75280"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g__s.html">EMIF4F_OUTPUT_IMP_CONFIG_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaed5f6de7fd9aaccbefaeea3139a75280">EMIF4F_OUTPUT_IMP_CONFIG</a></td></tr>
<tr class="memdesc:gaed5f6de7fd9aaccbefaeea3139a75280"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM Output Impedance Calibration Configuation.  <a href="#gaed5f6de7fd9aaccbefaeea3139a75280">More...</a><br /></td></tr>
<tr class="separator:gaed5f6de7fd9aaccbefaeea3139a75280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375863d69f55d6ce6eaff898536a4e79"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4___p_r_i___c_o_s___m_a_p_p_i_n_g__s.html">EMIF4_PRI_COS_MAPPING_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga375863d69f55d6ce6eaff898536a4e79">EMIF4_PRI_COS_MAPPING</a></td></tr>
<tr class="memdesc:ga375863d69f55d6ce6eaff898536a4e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority to COS Mapping.  <a href="#ga375863d69f55d6ce6eaff898536a4e79">More...</a><br /></td></tr>
<tr class="separator:ga375863d69f55d6ce6eaff898536a4e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511578958c77182c42487435279ac46d"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g__s.html">EMIF4_MSTID_COS_MAPPING_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga511578958c77182c42487435279ac46d">EMIF4_MSTID_COS_MAPPING</a></td></tr>
<tr class="memdesc:ga511578958c77182c42487435279ac46d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master ID to COS Mapping.  <a href="#ga511578958c77182c42487435279ac46d">More...</a><br /></td></tr>
<tr class="separator:ga511578958c77182c42487435279ac46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3fbfdac088757c0a2234319d2c5254"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4___e_c_c___c_o_n_t_r_o_l__s.html">EMIF4_ECC_CONTROL_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gacd3fbfdac088757c0a2234319d2c5254">EMIF4_ECC_CONTROL</a></td></tr>
<tr class="memdesc:gacd3fbfdac088757c0a2234319d2c5254"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC Control.  <a href="#gacd3fbfdac088757c0a2234319d2c5254">More...</a><br /></td></tr>
<tr class="separator:gacd3fbfdac088757c0a2234319d2c5254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20bd71034d6d5d90a7bbbf5012961093"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20bd71034d6d5d90a7bbbf5012961093"></a>
typedef volatile CSL_Emif4fRegs *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga20bd71034d6d5d90a7bbbf5012961093">CSL_Emif4fHandle</a></td></tr>
<tr class="memdesc:ga20bd71034d6d5d90a7bbbf5012961093"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the handle to the MPU Register. <br /></td></tr>
<tr class="separator:ga20bd71034d6d5d90a7bbbf5012961093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050c3d6b489a22750aa43490d38fb9d4"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g.html">EMIF4F_SDRAM_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga050c3d6b489a22750aa43490d38fb9d4">EMIF4F_SDRAM_CONFIG</a></td></tr>
<tr class="memdesc:ga050c3d6b489a22750aa43490d38fb9d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Configuration.  <a href="#ga050c3d6b489a22750aa43490d38fb9d4">More...</a><br /></td></tr>
<tr class="separator:ga050c3d6b489a22750aa43490d38fb9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c8faeb78be15adfef1412068406e63"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g1___c_o_n_f_i_g.html">EMIF4F_TIMING1_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gae7c8faeb78be15adfef1412068406e63">EMIF4F_TIMING1_CONFIG</a></td></tr>
<tr class="memdesc:gae7c8faeb78be15adfef1412068406e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing1 Configuration.  <a href="#gae7c8faeb78be15adfef1412068406e63">More...</a><br /></td></tr>
<tr class="separator:gae7c8faeb78be15adfef1412068406e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga307434721204a2d04edba81a938697dc"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g2___c_o_n_f_i_g.html">EMIF4F_TIMING2_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga307434721204a2d04edba81a938697dc">EMIF4F_TIMING2_CONFIG</a></td></tr>
<tr class="memdesc:ga307434721204a2d04edba81a938697dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing2 Configuration.  <a href="#ga307434721204a2d04edba81a938697dc">More...</a><br /></td></tr>
<tr class="separator:ga307434721204a2d04edba81a938697dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9815467b2fddf46d55b1d8d63f2f39ab"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g3___c_o_n_f_i_g.html">EMIF4F_TIMING3_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga9815467b2fddf46d55b1d8d63f2f39ab">EMIF4F_TIMING3_CONFIG</a></td></tr>
<tr class="memdesc:ga9815467b2fddf46d55b1d8d63f2f39ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing3 Configuration.  <a href="#ga9815467b2fddf46d55b1d8d63f2f39ab">More...</a><br /></td></tr>
<tr class="separator:ga9815467b2fddf46d55b1d8d63f2f39ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab031d870c7f8dc870ca98b9a1303d67f"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___l_p_d_d_r2_n_v_m___t_i_m_i_n_g___c_o_n_f_i_g.html">EMIF4F_LPDDR2NVM_TIMING_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gab031d870c7f8dc870ca98b9a1303d67f">EMIF4F_LPDDR2NVM_TIMING_CONFIG</a></td></tr>
<tr class="memdesc:gab031d870c7f8dc870ca98b9a1303d67f"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPDDR2-NVM Timing Configuration.  <a href="#gab031d870c7f8dc870ca98b9a1303d67f">More...</a><br /></td></tr>
<tr class="separator:gab031d870c7f8dc870ca98b9a1303d67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69cb9b189ba289a5e57e1338257b3eb9"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___p_w_r___m_g_m_t___c_o_n_f_i_g.html">EMIF4F_PWR_MGMT_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga69cb9b189ba289a5e57e1338257b3eb9">EMIF4F_PWR_MGMT_CONFIG</a></td></tr>
<tr class="memdesc:ga69cb9b189ba289a5e57e1338257b3eb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Management Configuration.  <a href="#ga69cb9b189ba289a5e57e1338257b3eb9">More...</a><br /></td></tr>
<tr class="separator:ga69cb9b189ba289a5e57e1338257b3eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac630085b6d22655bc3c1fb7b63a62748"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___v_b_u_s___c_o_n_f_i_g___v_a_l_u_e.html">EMIF4F_VBUS_CONFIG_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gac630085b6d22655bc3c1fb7b63a62748">EMIF4F_VBUS_CONFIG_VALUE</a></td></tr>
<tr class="memdesc:gac630085b6d22655bc3c1fb7b63a62748"><td class="mdescLeft">&#160;</td><td class="mdescRight">VBUS Configuration Values.  <a href="#gac630085b6d22655bc3c1fb7b63a62748">More...</a><br /></td></tr>
<tr class="separator:gac630085b6d22655bc3c1fb7b63a62748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4024b204a7aacec80bb889a8dca56643"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___i_o_d_f_t___c_o_n_t_r_o_l.html">EMIF4F_IODFT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga4024b204a7aacec80bb889a8dca56643">EMIF4F_IODFT_CONTROL</a></td></tr>
<tr class="memdesc:ga4024b204a7aacec80bb889a8dca56643"><td class="mdescLeft">&#160;</td><td class="mdescRight">IODFT Control Values.  <a href="#ga4024b204a7aacec80bb889a8dca56643">More...</a><br /></td></tr>
<tr class="separator:ga4024b204a7aacec80bb889a8dca56643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27220b99a91dbe577db6a68836891ab2"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___p_e_r_f___c_o_n_f_i_g.html">EMIF4F_PERF_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga27220b99a91dbe577db6a68836891ab2">EMIF4F_PERF_CONFIG</a></td></tr>
<tr class="memdesc:ga27220b99a91dbe577db6a68836891ab2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Configuration.  <a href="#ga27220b99a91dbe577db6a68836891ab2">More...</a><br /></td></tr>
<tr class="separator:ga27220b99a91dbe577db6a68836891ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a46024386696f44e83e726e7062ac69"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html">EMIF4F_OUTPUT_IMP_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga8a46024386696f44e83e726e7062ac69">EMIF4F_OUTPUT_IMP_CONFIG</a></td></tr>
<tr class="memdesc:ga8a46024386696f44e83e726e7062ac69"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM Output Impedance Calibration Configuation.  <a href="#ga8a46024386696f44e83e726e7062ac69">More...</a><br /></td></tr>
<tr class="separator:ga8a46024386696f44e83e726e7062ac69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eec0cb85e4c8d78d5f7ffd1495ad93c"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___t_e_m_p___a_l_e_r_t___c_o_n_f_i_g.html">EMIF4F_TEMP_ALERT_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga3eec0cb85e4c8d78d5f7ffd1495ad93c">EMIF4F_TEMP_ALERT_CONFIG</a></td></tr>
<tr class="memdesc:ga3eec0cb85e4c8d78d5f7ffd1495ad93c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature Alert Configuration.  <a href="#ga3eec0cb85e4c8d78d5f7ffd1495ad93c">More...</a><br /></td></tr>
<tr class="separator:ga3eec0cb85e4c8d78d5f7ffd1495ad93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460f1f43ec95746cfbf4c58d8ab30114"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4___p_r_i___c_o_s___m_a_p_p_i_n_g.html">EMIF4_PRI_COS_MAPPING</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga460f1f43ec95746cfbf4c58d8ab30114">EMIF4_PRI_COS_MAPPING</a></td></tr>
<tr class="memdesc:ga460f1f43ec95746cfbf4c58d8ab30114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority to COS Mapping.  <a href="#ga460f1f43ec95746cfbf4c58d8ab30114">More...</a><br /></td></tr>
<tr class="separator:ga460f1f43ec95746cfbf4c58d8ab30114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f95805207848d39a58289360af739cb"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html">EMIF4_MSTID_COS_MAPPING</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga4f95805207848d39a58289360af739cb">EMIF4_MSTID_COS_MAPPING</a></td></tr>
<tr class="memdesc:ga4f95805207848d39a58289360af739cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master ID to COS Mapping.  <a href="#ga4f95805207848d39a58289360af739cb">More...</a><br /></td></tr>
<tr class="separator:ga4f95805207848d39a58289360af739cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7189e71a989aaae2202472145f284e19"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4___e_c_c___c_o_n_t_r_o_l.html">EMIF4_ECC_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga7189e71a989aaae2202472145f284e19">EMIF4_ECC_CONTROL</a></td></tr>
<tr class="memdesc:ga7189e71a989aaae2202472145f284e19"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC Control.  <a href="#ga7189e71a989aaae2202472145f284e19">More...</a><br /></td></tr>
<tr class="separator:ga7189e71a989aaae2202472145f284e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga676ea5ce4500b125ec3b13992b6975a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga676ea5ce4500b125ec3b13992b6975a7"></a>
typedef volatile CSL_EmifaRegs *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga676ea5ce4500b125ec3b13992b6975a7">CSL_Emif4fHandle</a></td></tr>
<tr class="memdesc:ga676ea5ce4500b125ec3b13992b6975a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the handle to the MPU Register. <br /></td></tr>
<tr class="separator:ga676ea5ce4500b125ec3b13992b6975a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050c3d6b489a22750aa43490d38fb9d4"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g.html">EMIF4F_SDRAM_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga050c3d6b489a22750aa43490d38fb9d4">EMIF4F_SDRAM_CONFIG</a></td></tr>
<tr class="memdesc:ga050c3d6b489a22750aa43490d38fb9d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Configuration.  <a href="#ga050c3d6b489a22750aa43490d38fb9d4">More...</a><br /></td></tr>
<tr class="separator:ga050c3d6b489a22750aa43490d38fb9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806c000d906651afac31de5def56487d"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c1___c_o_n_f_i_g.html">EMIF4F_ASYNC1_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga806c000d906651afac31de5def56487d">EMIF4F_ASYNC1_CONFIG</a></td></tr>
<tr class="memdesc:ga806c000d906651afac31de5def56487d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous1 Configuration.  <a href="#ga806c000d906651afac31de5def56487d">More...</a><br /></td></tr>
<tr class="separator:ga806c000d906651afac31de5def56487d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8de9286612b795377a648ead62ef62"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c2___c_o_n_f_i_g.html">EMIF4F_ASYNC2_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gabb8de9286612b795377a648ead62ef62">EMIF4F_ASYNC2_CONFIG</a></td></tr>
<tr class="memdesc:gabb8de9286612b795377a648ead62ef62"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous2 Configuration.  <a href="#gabb8de9286612b795377a648ead62ef62">More...</a><br /></td></tr>
<tr class="separator:gabb8de9286612b795377a648ead62ef62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41d1e0589dd79b4ab27b3eb219223db5"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c3___c_o_n_f_i_g.html">EMIF4F_ASYNC3_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga41d1e0589dd79b4ab27b3eb219223db5">EMIF4F_ASYNC3_CONFIG</a></td></tr>
<tr class="memdesc:ga41d1e0589dd79b4ab27b3eb219223db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous3 Configuration.  <a href="#ga41d1e0589dd79b4ab27b3eb219223db5">More...</a><br /></td></tr>
<tr class="separator:ga41d1e0589dd79b4ab27b3eb219223db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc21d43a342cf63109cd746dff5f731"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c4___c_o_n_f_i_g.html">EMIF4F_ASYNC4_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gafbc21d43a342cf63109cd746dff5f731">EMIF4F_ASYNC4_CONFIG</a></td></tr>
<tr class="memdesc:gafbc21d43a342cf63109cd746dff5f731"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Asynchronous4 Configuration.  <a href="#gafbc21d43a342cf63109cd746dff5f731">More...</a><br /></td></tr>
<tr class="separator:gafbc21d43a342cf63109cd746dff5f731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fc8f6065bdf75f64b2d31729faa932"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g___c_o_n_f_i_g.html">EMIF4F_TIMING_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gae3fc8f6065bdf75f64b2d31729faa932">EMIF4F_TIMING_CONFIG</a></td></tr>
<tr class="memdesc:gae3fc8f6065bdf75f64b2d31729faa932"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing Configuration.  <a href="#gae3fc8f6065bdf75f64b2d31729faa932">More...</a><br /></td></tr>
<tr class="separator:gae3fc8f6065bdf75f64b2d31729faa932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2f102c4292c5cfde31b434ce25702f"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f_c_r___c_o_n_f_i_g.html">EMIF4F_NANDFCR_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga9c2f102c4292c5cfde31b434ce25702f">EMIF4F_NANDFCR_CONFIG</a></td></tr>
<tr class="memdesc:ga9c2f102c4292c5cfde31b434ce25702f"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F NANDFCR Configuration.  <a href="#ga9c2f102c4292c5cfde31b434ce25702f">More...</a><br /></td></tr>
<tr class="separator:ga9c2f102c4292c5cfde31b434ce25702f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22554ec83516747200e9634972632f3"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f_s_r___s_t_a_t.html">EMIF4F_NANDFSR_STAT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaf22554ec83516747200e9634972632f3">EMIF4F_NANDFSR_STAT</a></td></tr>
<tr class="memdesc:gaf22554ec83516747200e9634972632f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash Status.  <a href="#gaf22554ec83516747200e9634972632f3">More...</a><br /></td></tr>
<tr class="separator:gaf22554ec83516747200e9634972632f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2a4008735eaf8d5e227c2628aa0090"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f1_e_c_c___r_e_g.html">EMIF4F_NANDF1ECC_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gacc2a4008735eaf8d5e227c2628aa0090">EMIF4F_NANDF1ECC_REG</a></td></tr>
<tr class="memdesc:gacc2a4008735eaf8d5e227c2628aa0090"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 1 ECC Register.  <a href="#gacc2a4008735eaf8d5e227c2628aa0090">More...</a><br /></td></tr>
<tr class="separator:gacc2a4008735eaf8d5e227c2628aa0090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3c7005ad3e590ee74528a065aa60b2"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f2_e_c_c___r_e_g.html">EMIF4F_NANDF2ECC_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaad3c7005ad3e590ee74528a065aa60b2">EMIF4F_NANDF2ECC_REG</a></td></tr>
<tr class="memdesc:gaad3c7005ad3e590ee74528a065aa60b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 2 ECC Register.  <a href="#gaad3c7005ad3e590ee74528a065aa60b2">More...</a><br /></td></tr>
<tr class="separator:gaad3c7005ad3e590ee74528a065aa60b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee2ef768e402a9578c341c920180be5"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f3_e_c_c___r_e_g.html">EMIF4F_NANDF3ECC_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga7ee2ef768e402a9578c341c920180be5">EMIF4F_NANDF3ECC_REG</a></td></tr>
<tr class="memdesc:ga7ee2ef768e402a9578c341c920180be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 3 ECC Register.  <a href="#ga7ee2ef768e402a9578c341c920180be5">More...</a><br /></td></tr>
<tr class="separator:ga7ee2ef768e402a9578c341c920180be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6931fa50cb9664db827327903e47f8e2"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f4_e_c_c___r_e_g.html">EMIF4F_NANDF4ECC_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga6931fa50cb9664db827327903e47f8e2">EMIF4F_NANDF4ECC_REG</a></td></tr>
<tr class="memdesc:ga6931fa50cb9664db827327903e47f8e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4 ECC Register.  <a href="#ga6931fa50cb9664db827327903e47f8e2">More...</a><br /></td></tr>
<tr class="separator:ga6931fa50cb9664db827327903e47f8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1597d7000f09b1a0d399b380196aaab1"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c_l_o_a_d___r_e_g.html">EMIF4F_NAND4BITECCLOAD_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga1597d7000f09b1a0d399b380196aaab1">EMIF4F_NAND4BITECCLOAD_REG</a></td></tr>
<tr class="memdesc:ga1597d7000f09b1a0d399b380196aaab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC LOAD Register.  <a href="#ga1597d7000f09b1a0d399b380196aaab1">More...</a><br /></td></tr>
<tr class="separator:ga1597d7000f09b1a0d399b380196aaab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad520d5e9e9494a58c58923f35c9d086a"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c1___r_e_g.html">EMIF4F_NAND4BITECC1_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gad520d5e9e9494a58c58923f35c9d086a">EMIF4F_NAND4BITECC1_REG</a></td></tr>
<tr class="memdesc:gad520d5e9e9494a58c58923f35c9d086a"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 1.  <a href="#gad520d5e9e9494a58c58923f35c9d086a">More...</a><br /></td></tr>
<tr class="separator:gad520d5e9e9494a58c58923f35c9d086a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga852bf08b89e307de68eca4999c092728"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c2___r_e_g.html">EMIF4F_NAND4BITECC2_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga852bf08b89e307de68eca4999c092728">EMIF4F_NAND4BITECC2_REG</a></td></tr>
<tr class="memdesc:ga852bf08b89e307de68eca4999c092728"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 2.  <a href="#ga852bf08b89e307de68eca4999c092728">More...</a><br /></td></tr>
<tr class="separator:ga852bf08b89e307de68eca4999c092728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga132683adec954140632048fdf36a081f"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c3___r_e_g.html">EMIF4F_NAND4BITECC3_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga132683adec954140632048fdf36a081f">EMIF4F_NAND4BITECC3_REG</a></td></tr>
<tr class="memdesc:ga132683adec954140632048fdf36a081f"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 3.  <a href="#ga132683adec954140632048fdf36a081f">More...</a><br /></td></tr>
<tr class="separator:ga132683adec954140632048fdf36a081f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7794ece446a17866571f074cb41f0a"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c4___r_e_g.html">EMIF4F_NAND4BITECC4_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaef7794ece446a17866571f074cb41f0a">EMIF4F_NAND4BITECC4_REG</a></td></tr>
<tr class="memdesc:gaef7794ece446a17866571f074cb41f0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Register 4.  <a href="#gaef7794ece446a17866571f074cb41f0a">More...</a><br /></td></tr>
<tr class="separator:gaef7794ece446a17866571f074cb41f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4597dc3868a7c78bc1d7b606556a08"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d1___r_e_g.html">EMIF4F_NANDERRADD1_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga5e4597dc3868a7c78bc1d7b606556a08">EMIF4F_NANDERRADD1_REG</a></td></tr>
<tr class="memdesc:ga5e4597dc3868a7c78bc1d7b606556a08"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Address Register 1.  <a href="#ga5e4597dc3868a7c78bc1d7b606556a08">More...</a><br /></td></tr>
<tr class="separator:ga5e4597dc3868a7c78bc1d7b606556a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1a985d4d37bc0e0b0f4c0bebe8480a9"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d2___r_e_g.html">EMIF4F_NANDERRADD2_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaf1a985d4d37bc0e0b0f4c0bebe8480a9">EMIF4F_NANDERRADD2_REG</a></td></tr>
<tr class="memdesc:gaf1a985d4d37bc0e0b0f4c0bebe8480a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Address Register 2.  <a href="#gaf1a985d4d37bc0e0b0f4c0bebe8480a9">More...</a><br /></td></tr>
<tr class="separator:gaf1a985d4d37bc0e0b0f4c0bebe8480a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab587e0876decd861834a60ddbe0d1f43"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l1___v_a_l_u_e.html">EMIF4F_NANDERRVAL1_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gab587e0876decd861834a60ddbe0d1f43">EMIF4F_NANDERRADD1_VALUE</a></td></tr>
<tr class="memdesc:gab587e0876decd861834a60ddbe0d1f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Value Register 1.  <a href="#gab587e0876decd861834a60ddbe0d1f43">More...</a><br /></td></tr>
<tr class="separator:gab587e0876decd861834a60ddbe0d1f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b13a446c1ae61db1d8cfe17eaab5e0a"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l2___v_a_l_u_e.html">EMIF4F_NANDERRVAL2_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga0b13a446c1ae61db1d8cfe17eaab5e0a">EMIF4F_NANDERRADD2_VALUE</a></td></tr>
<tr class="memdesc:ga0b13a446c1ae61db1d8cfe17eaab5e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash 4-Bit ECC Error Value Register 2.  <a href="#ga0b13a446c1ae61db1d8cfe17eaab5e0a">More...</a><br /></td></tr>
<tr class="separator:ga0b13a446c1ae61db1d8cfe17eaab5e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad153e897c078e2c6328292f716956bbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad153e897c078e2c6328292f716956bbb"></a>
typedef volatile CSL_EmifbRegs *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gad153e897c078e2c6328292f716956bbb">CSL_EmifbHandle</a></td></tr>
<tr class="memdesc:gad153e897c078e2c6328292f716956bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the handle to the MPU Register. <br /></td></tr>
<tr class="separator:gad153e897c078e2c6328292f716956bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f2d87cf4a64737316409791fc3b09c"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___s_d_r_a_m___c_o_n_f_i_g.html">EMIFB_SDRAM_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gad4f2d87cf4a64737316409791fc3b09c">EMIFB_SDRAM_CONFIG</a></td></tr>
<tr class="memdesc:gad4f2d87cf4a64737316409791fc3b09c"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Configuration.  <a href="#gad4f2d87cf4a64737316409791fc3b09c">More...</a><br /></td></tr>
<tr class="separator:gad4f2d87cf4a64737316409791fc3b09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c56c8d69b78338fdfce5da57bf456e"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___s_d_r_f_c___c_o_n_f_i_g.html">EMIFB_SDRFC_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaa4c56c8d69b78338fdfce5da57bf456e">EMIFB_SDRFC_CONFIG</a></td></tr>
<tr class="memdesc:gaa4c56c8d69b78338fdfce5da57bf456e"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM Refresh Control Register Configuration.  <a href="#gaa4c56c8d69b78338fdfce5da57bf456e">More...</a><br /></td></tr>
<tr class="separator:gaa4c56c8d69b78338fdfce5da57bf456e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2d636062406119638dc3578e576fe2"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___t_i_m_i_n_g1___c_o_n_f_i_g.html">EMIFB_TIMING1_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaef2d636062406119638dc3578e576fe2">EMIFB_TIMING1_CONFIG</a></td></tr>
<tr class="memdesc:gaef2d636062406119638dc3578e576fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing1 Configuration.  <a href="#gaef2d636062406119638dc3578e576fe2">More...</a><br /></td></tr>
<tr class="separator:gaef2d636062406119638dc3578e576fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa12e55c03ee105c6fdeefee8a0804d"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___t_i_m_i_n_g2___c_o_n_f_i_g.html">EMIFB_TIMING2_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaefa12e55c03ee105c6fdeefee8a0804d">EMIFB_TIMING2_CONFIG</a></td></tr>
<tr class="memdesc:gaefa12e55c03ee105c6fdeefee8a0804d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F Timing2 Configuration.  <a href="#gaefa12e55c03ee105c6fdeefee8a0804d">More...</a><br /></td></tr>
<tr class="separator:gaefa12e55c03ee105c6fdeefee8a0804d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77aaedef9736e25a0f5154fafe50e631"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___s_d_c_f_g2___r_e_g.html">EMIFB_SDCFG2_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga77aaedef9736e25a0f5154fafe50e631">EMIFB_SDCFG2_REG</a></td></tr>
<tr class="memdesc:ga77aaedef9736e25a0f5154fafe50e631"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMIF4F SDRAM configuration 2 register.  <a href="#ga77aaedef9736e25a0f5154fafe50e631">More...</a><br /></td></tr>
<tr class="separator:ga77aaedef9736e25a0f5154fafe50e631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad814cf5d993e4c3a17a49cd8ac114f0b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___b_p_r_i_o___r_e_g.html">EMIFB_BPRIO_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gad814cf5d993e4c3a17a49cd8ac114f0b">EMIFB_BPRIO_REG</a></td></tr>
<tr class="memdesc:gad814cf5d993e4c3a17a49cd8ac114f0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Bus Burst Priority Register.  <a href="#gad814cf5d993e4c3a17a49cd8ac114f0b">More...</a><br /></td></tr>
<tr class="separator:gad814cf5d993e4c3a17a49cd8ac114f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf13f8034531efff4144cd1ac8a75d2e5"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___p_c_c___c_o_n_f_i_g.html">EMIFB_PCC_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaf13f8034531efff4144cd1ac8a75d2e5">EMIFB_PCC_CONFIG</a></td></tr>
<tr class="memdesc:gaf13f8034531efff4144cd1ac8a75d2e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Configuration Register.  <a href="#gaf13f8034531efff4144cd1ac8a75d2e5">More...</a><br /></td></tr>
<tr class="separator:gaf13f8034531efff4144cd1ac8a75d2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7478516874682c7514107d21b14575b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___p_c_m_r_s___r_e_g.html">EMIFB_PCMRS_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gab7478516874682c7514107d21b14575b">EMIFB_PCMRS_REG</a></td></tr>
<tr class="memdesc:gab7478516874682c7514107d21b14575b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Master Region Select Register.  <a href="#gab7478516874682c7514107d21b14575b">More...</a><br /></td></tr>
<tr class="separator:gab7478516874682c7514107d21b14575b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ef18a2f87dc76f99086968a9b460a6"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___i_o_d_f_t___c_o_n_t_r_o_l.html">EMIFB_IODFT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga68ef18a2f87dc76f99086968a9b460a6">EMIFB_IODFT_CONTROL</a></td></tr>
<tr class="memdesc:ga68ef18a2f87dc76f99086968a9b460a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">IODFT Control Values.  <a href="#ga68ef18a2f87dc76f99086968a9b460a6">More...</a><br /></td></tr>
<tr class="separator:ga68ef18a2f87dc76f99086968a9b460a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d613466fb5e2d3d545d15848bf3af5"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___p_e_r_f___c_o_n_f_i_g.html">EMIFB_PERF_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gaf7d613466fb5e2d3d545d15848bf3af5">EMIFB_PERF_CONFIG</a></td></tr>
<tr class="memdesc:gaf7d613466fb5e2d3d545d15848bf3af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance Counter Configuration.  <a href="#gaf7d613466fb5e2d3d545d15848bf3af5">More...</a><br /></td></tr>
<tr class="separator:gaf7d613466fb5e2d3d545d15848bf3af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960ef16e3a845449ead4faf3b089d694"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html">EMIFB_OUTPUT_IMP_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga960ef16e3a845449ead4faf3b089d694">EMIFB_OUTPUT_IMP_CONFIG</a></td></tr>
<tr class="memdesc:ga960ef16e3a845449ead4faf3b089d694"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM Output Impedance Calibration Configuation.  <a href="#ga960ef16e3a845449ead4faf3b089d694">More...</a><br /></td></tr>
<tr class="separator:ga960ef16e3a845449ead4faf3b089d694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dde243a4a241de937d0aba81835fa65"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___t_e_m_p___a_l_e_r_t___c_o_n_f_i_g.html">EMIFB_TEMP_ALERT_CONFIG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga3dde243a4a241de937d0aba81835fa65">EMIFB_TEMP_ALERT_CONFIG</a></td></tr>
<tr class="memdesc:ga3dde243a4a241de937d0aba81835fa65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature Alert Configuration.  <a href="#ga3dde243a4a241de937d0aba81835fa65">More...</a><br /></td></tr>
<tr class="separator:ga3dde243a4a241de937d0aba81835fa65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52dacc36fea798867f267271e6a5bcba"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___p_r_i___c_o_s___m_a_p_p_i_n_g.html">EMIFB_PRI_COS_MAPPING</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga52dacc36fea798867f267271e6a5bcba">EMIFB_PRI_COS_MAPPING</a></td></tr>
<tr class="memdesc:ga52dacc36fea798867f267271e6a5bcba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority to COS Mapping.  <a href="#ga52dacc36fea798867f267271e6a5bcba">More...</a><br /></td></tr>
<tr class="separator:ga52dacc36fea798867f267271e6a5bcba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833a22bae78e636538e072a515c58b74"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html">EMIFB_MSTID_COS_MAPPING</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga833a22bae78e636538e072a515c58b74">EMIFB_MSTID_COS_MAPPING</a></td></tr>
<tr class="memdesc:ga833a22bae78e636538e072a515c58b74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master ID to COS Mapping.  <a href="#ga833a22bae78e636538e072a515c58b74">More...</a><br /></td></tr>
<tr class="separator:ga833a22bae78e636538e072a515c58b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce74734391d94ea6815af51614c2a1a"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_e_m_i_f_b___e_c_c___c_o_n_t_r_o_l.html">EMIFB_ECC_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga2ce74734391d94ea6815af51614c2a1a">EMIFB_ECC_CONTROL</a></td></tr>
<tr class="memdesc:ga2ce74734391d94ea6815af51614c2a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC Control.  <a href="#ga2ce74734391d94ea6815af51614c2a1a">More...</a><br /></td></tr>
<tr class="separator:ga2ce74734391d94ea6815af51614c2a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gacd3fbfdac088757c0a2234319d2c5254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4___e_c_c___c_o_n_t_r_o_l__s.html">EMIF4_ECC_CONTROL_s</a> <a class="el" href="struct_e_m_i_f4___e_c_c___c_o_n_t_r_o_l.html">EMIF4_ECC_CONTROL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ECC Control. </p>
<p>This structure is used to define the ECC Control Configuration. </p>

</div>
</div>
<a class="anchor" id="ga7189e71a989aaae2202472145f284e19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4___e_c_c___c_o_n_t_r_o_l.html">EMIF4_ECC_CONTROL</a> <a class="el" href="struct_e_m_i_f4___e_c_c___c_o_n_t_r_o_l.html">EMIF4_ECC_CONTROL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ECC Control. </p>
<p>This structure is used to define the ECC Control Configuration. </p>

</div>
</div>
<a class="anchor" id="gacd3fbfdac088757c0a2234319d2c5254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4___e_c_c___c_o_n_t_r_o_l__s.html">EMIF4_ECC_CONTROL_s</a> <a class="el" href="struct_e_m_i_f4___e_c_c___c_o_n_t_r_o_l.html">EMIF4_ECC_CONTROL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ECC Control. </p>
<p>This structure is used to define the ECC Control Configuration. </p>

</div>
</div>
<a class="anchor" id="ga511578958c77182c42487435279ac46d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g__s.html">EMIF4_MSTID_COS_MAPPING_s</a> <a class="el" href="struct_e_m_i_f4___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html">EMIF4_MSTID_COS_MAPPING</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master ID to COS Mapping. </p>
<p>This structure is used to define the Master ID to COS Mapping. </p>

</div>
</div>
<a class="anchor" id="ga4f95805207848d39a58289360af739cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html">EMIF4_MSTID_COS_MAPPING</a> <a class="el" href="struct_e_m_i_f4___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html">EMIF4_MSTID_COS_MAPPING</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master ID to COS Mapping. </p>
<p>This structure is used to define the Master ID to COS Mapping. </p>

</div>
</div>
<a class="anchor" id="ga511578958c77182c42487435279ac46d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g__s.html">EMIF4_MSTID_COS_MAPPING_s</a> <a class="el" href="struct_e_m_i_f4___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html">EMIF4_MSTID_COS_MAPPING</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master ID to COS Mapping. </p>
<p>This structure is used to define the Master ID to COS Mapping. </p>

</div>
</div>
<a class="anchor" id="ga375863d69f55d6ce6eaff898536a4e79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4___p_r_i___c_o_s___m_a_p_p_i_n_g__s.html">EMIF4_PRI_COS_MAPPING_s</a> <a class="el" href="struct_e_m_i_f4___p_r_i___c_o_s___m_a_p_p_i_n_g.html">EMIF4_PRI_COS_MAPPING</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Priority to COS Mapping. </p>
<p>This structure is used to define the Priority to COS Mapping. </p>

</div>
</div>
<a class="anchor" id="ga460f1f43ec95746cfbf4c58d8ab30114"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4___p_r_i___c_o_s___m_a_p_p_i_n_g.html">EMIF4_PRI_COS_MAPPING</a> <a class="el" href="struct_e_m_i_f4___p_r_i___c_o_s___m_a_p_p_i_n_g.html">EMIF4_PRI_COS_MAPPING</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Priority to COS Mapping. </p>
<p>This structure is used to define the Priority to COS Mapping. </p>

</div>
</div>
<a class="anchor" id="ga375863d69f55d6ce6eaff898536a4e79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4___p_r_i___c_o_s___m_a_p_p_i_n_g__s.html">EMIF4_PRI_COS_MAPPING_s</a> <a class="el" href="struct_e_m_i_f4___p_r_i___c_o_s___m_a_p_p_i_n_g.html">EMIF4_PRI_COS_MAPPING</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Priority to COS Mapping. </p>
<p>This structure is used to define the Priority to COS Mapping. </p>

</div>
</div>
<a class="anchor" id="ga806c000d906651afac31de5def56487d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c1___c_o_n_f_i_g.html">EMIF4F_ASYNC1_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c1___c_o_n_f_i_g.html">EMIF4F_ASYNC1_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F Asynchronous1 Configuration. </p>
<p>This structure is used to define the EMIF4F Asynchronous1 Configuration </p>

</div>
</div>
<a class="anchor" id="gabb8de9286612b795377a648ead62ef62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c2___c_o_n_f_i_g.html">EMIF4F_ASYNC2_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c2___c_o_n_f_i_g.html">EMIF4F_ASYNC2_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F Asynchronous2 Configuration. </p>
<p>This structure is used to define the EMIF4F Asynchronous2 Configuration </p>

</div>
</div>
<a class="anchor" id="ga41d1e0589dd79b4ab27b3eb219223db5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c3___c_o_n_f_i_g.html">EMIF4F_ASYNC3_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c3___c_o_n_f_i_g.html">EMIF4F_ASYNC3_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F Asynchronous3 Configuration. </p>
<p>This structure is used to define the EMIF4F Asynchronous3 Configuration </p>

</div>
</div>
<a class="anchor" id="gafbc21d43a342cf63109cd746dff5f731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c4___c_o_n_f_i_g.html">EMIF4F_ASYNC4_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___a_s_y_n_c4___c_o_n_f_i_g.html">EMIF4F_ASYNC4_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F Asynchronous4 Configuration. </p>
<p>This structure is used to define the EMIF4F Asynchronous4 Configuration </p>

</div>
</div>
<a class="anchor" id="ga365f2f46961d1533ecfeadff6f2800be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___i_o_d_f_t___c_o_n_t_r_o_l__s.html">EMIF4F_IODFT_CONTROL_s</a> <a class="el" href="struct_e_m_i_f4_f___i_o_d_f_t___c_o_n_t_r_o_l.html">EMIF4F_IODFT_CONTROL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IODFT Control Values. </p>
<p>This structure is used to define the IODFT Test Logic Global Control Values. </p>

</div>
</div>
<a class="anchor" id="ga4024b204a7aacec80bb889a8dca56643"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___i_o_d_f_t___c_o_n_t_r_o_l.html">EMIF4F_IODFT_CONTROL</a> <a class="el" href="struct_e_m_i_f4_f___i_o_d_f_t___c_o_n_t_r_o_l.html">EMIF4F_IODFT_CONTROL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IODFT Control Values. </p>
<p>This structure is used to define the IODFT Test Logic Global Control Values. </p>

</div>
</div>
<a class="anchor" id="ga365f2f46961d1533ecfeadff6f2800be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___i_o_d_f_t___c_o_n_t_r_o_l__s.html">EMIF4F_IODFT_CONTROL_s</a> <a class="el" href="struct_e_m_i_f4_f___i_o_d_f_t___c_o_n_t_r_o_l.html">EMIF4F_IODFT_CONTROL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IODFT Control Values. </p>
<p>This structure is used to define the IODFT Test Logic Global Control Values. </p>

</div>
</div>
<a class="anchor" id="gab031d870c7f8dc870ca98b9a1303d67f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___l_p_d_d_r2_n_v_m___t_i_m_i_n_g___c_o_n_f_i_g.html">EMIF4F_LPDDR2NVM_TIMING_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___l_p_d_d_r2_n_v_m___t_i_m_i_n_g___c_o_n_f_i_g.html">EMIF4F_LPDDR2NVM_TIMING_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPDDR2-NVM Timing Configuration. </p>
<p>This structure is used to define the LPDDR2-NVM Timing Configuration </p>

</div>
</div>
<a class="anchor" id="gad520d5e9e9494a58c58923f35c9d086a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c1___r_e_g.html">EMIF4F_NAND4BITECC1_REG</a> <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c1___r_e_g.html">EMIF4F_NAND4BITECC1_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash 4-Bit ECC Register 1. </p>
<p>This structure is used to define the NAND Flash 4-Bit ECC Register 1 </p>

</div>
</div>
<a class="anchor" id="ga852bf08b89e307de68eca4999c092728"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c2___r_e_g.html">EMIF4F_NAND4BITECC2_REG</a> <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c2___r_e_g.html">EMIF4F_NAND4BITECC2_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash 4-Bit ECC Register 2. </p>
<p>This structure is used to define the NAND Flash 4-Bit ECC Register 2 </p>

</div>
</div>
<a class="anchor" id="ga132683adec954140632048fdf36a081f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c3___r_e_g.html">EMIF4F_NAND4BITECC3_REG</a> <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c3___r_e_g.html">EMIF4F_NAND4BITECC3_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash 4-Bit ECC Register 3. </p>
<p>This structure is used to define the NAND Flash 4-Bit ECC Register 3 </p>

</div>
</div>
<a class="anchor" id="gaef7794ece446a17866571f074cb41f0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c4___r_e_g.html">EMIF4F_NAND4BITECC4_REG</a> <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c4___r_e_g.html">EMIF4F_NAND4BITECC4_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash 4-Bit ECC Register 4. </p>
<p>This structure is used to define the NAND Flash 4-Bit ECC Register 4 </p>

</div>
</div>
<a class="anchor" id="ga1597d7000f09b1a0d399b380196aaab1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c_l_o_a_d___r_e_g.html">EMIF4F_NAND4BITECCLOAD_REG</a> <a class="el" href="struct_e_m_i_f4_f___n_a_n_d4_b_i_t_e_c_c_l_o_a_d___r_e_g.html">EMIF4F_NAND4BITECCLOAD_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash 4-Bit ECC LOAD Register. </p>
<p>This structure is used to define the NAND Flash 4-Bit ECC LOAD Register. </p>

</div>
</div>
<a class="anchor" id="ga5e4597dc3868a7c78bc1d7b606556a08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d1___r_e_g.html">EMIF4F_NANDERRADD1_REG</a> <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d1___r_e_g.html">EMIF4F_NANDERRADD1_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash 4-Bit ECC Error Address Register 1. </p>
<p>This structure is used to define the NAND Flash 4-Bit ECC Error Address Register 1 </p>

</div>
</div>
<a class="anchor" id="gab587e0876decd861834a60ddbe0d1f43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l1___v_a_l_u_e.html">EMIF4F_NANDERRVAL1_VALUE</a> <a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#gab587e0876decd861834a60ddbe0d1f43">EMIF4F_NANDERRADD1_VALUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash 4-Bit ECC Error Value Register 1. </p>
<p>This structure is used to define the NAND Flash 4-Bit ECC Error Value Register 1 </p>

</div>
</div>
<a class="anchor" id="gaf1a985d4d37bc0e0b0f4c0bebe8480a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d2___r_e_g.html">EMIF4F_NANDERRADD2_REG</a> <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_a_d_d2___r_e_g.html">EMIF4F_NANDERRADD2_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash 4-Bit ECC Error Address Register 2. </p>
<p>This structure is used to define the NAND Flash 4-Bit ECC Error Address Register 2 </p>

</div>
</div>
<a class="anchor" id="ga0b13a446c1ae61db1d8cfe17eaab5e0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_e_r_r_v_a_l2___v_a_l_u_e.html">EMIF4F_NANDERRVAL2_VALUE</a> <a class="el" href="group___c_s_l___e_m_i_f4_f___d_a_t_a_s_t_r_u_c_t.html#ga0b13a446c1ae61db1d8cfe17eaab5e0a">EMIF4F_NANDERRADD2_VALUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash 4-Bit ECC Error Value Register 2. </p>
<p>This structure is used to define the NAND Flash 4-Bit ECC Error Value Register 2 </p>

</div>
</div>
<a class="anchor" id="gacc2a4008735eaf8d5e227c2628aa0090"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f1_e_c_c___r_e_g.html">EMIF4F_NANDF1ECC_REG</a> <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f1_e_c_c___r_e_g.html">EMIF4F_NANDF1ECC_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash 1 ECC Register. </p>
<p>This structure is used to define the NAND Flash 1 ECC Register </p>

</div>
</div>
<a class="anchor" id="gaad3c7005ad3e590ee74528a065aa60b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f2_e_c_c___r_e_g.html">EMIF4F_NANDF2ECC_REG</a> <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f2_e_c_c___r_e_g.html">EMIF4F_NANDF2ECC_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash 2 ECC Register. </p>
<p>This structure is used to define the NAND Flash 2 ECC Register </p>

</div>
</div>
<a class="anchor" id="ga7ee2ef768e402a9578c341c920180be5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f3_e_c_c___r_e_g.html">EMIF4F_NANDF3ECC_REG</a> <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f3_e_c_c___r_e_g.html">EMIF4F_NANDF3ECC_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash 3 ECC Register. </p>
<p>This structure is used to define the NAND Flash 3 ECC Register </p>

</div>
</div>
<a class="anchor" id="ga6931fa50cb9664db827327903e47f8e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f4_e_c_c___r_e_g.html">EMIF4F_NANDF4ECC_REG</a> <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f4_e_c_c___r_e_g.html">EMIF4F_NANDF4ECC_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash 4 ECC Register. </p>
<p>This structure is used to define the NAND Flash 4 ECC Register </p>

</div>
</div>
<a class="anchor" id="ga9c2f102c4292c5cfde31b434ce25702f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f_c_r___c_o_n_f_i_g.html">EMIF4F_NANDFCR_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f_c_r___c_o_n_f_i_g.html">EMIF4F_NANDFCR_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F NANDFCR Configuration. </p>
<p>This structure is used to define the EMIF4F NANDFCR Configuration </p>

</div>
</div>
<a class="anchor" id="gaf22554ec83516747200e9634972632f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f_s_r___s_t_a_t.html">EMIF4F_NANDFSR_STAT</a> <a class="el" href="struct_e_m_i_f4_f___n_a_n_d_f_s_r___s_t_a_t.html">EMIF4F_NANDFSR_STAT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash Status. </p>
<p>This structure is used to define the NAND Flash Status </p>

</div>
</div>
<a class="anchor" id="gaed5f6de7fd9aaccbefaeea3139a75280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g__s.html">EMIF4F_OUTPUT_IMP_CONFIG_s</a> <a class="el" href="struct_e_m_i_f4_f___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html">EMIF4F_OUTPUT_IMP_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDRAM Output Impedance Calibration Configuation. </p>
<p>This structure is used to define the SDRAM Output Impedance Calibration Configuration. </p>

</div>
</div>
<a class="anchor" id="ga8a46024386696f44e83e726e7062ac69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html">EMIF4F_OUTPUT_IMP_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html">EMIF4F_OUTPUT_IMP_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDRAM Output Impedance Calibration Configuation. </p>
<p>This structure is used to define the SDRAM Output Impedance Calibration Configuration. </p>

</div>
</div>
<a class="anchor" id="gaed5f6de7fd9aaccbefaeea3139a75280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g__s.html">EMIF4F_OUTPUT_IMP_CONFIG_s</a> <a class="el" href="struct_e_m_i_f4_f___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html">EMIF4F_OUTPUT_IMP_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDRAM Output Impedance Calibration Configuation. </p>
<p>This structure is used to define the SDRAM Output Impedance Calibration Configuration. </p>

</div>
</div>
<a class="anchor" id="ga2222ac471c467226714706f42d3f1bdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___p_e_r_f___c_o_n_f_i_g__s.html">EMIF4F_PERF_CONFIG_s</a> <a class="el" href="struct_e_m_i_f4_f___p_e_r_f___c_o_n_f_i_g.html">EMIF4F_PERF_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performance Counter Configuration. </p>
<p>This structure is used to define the performance counter configuration </p>

</div>
</div>
<a class="anchor" id="ga27220b99a91dbe577db6a68836891ab2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___p_e_r_f___c_o_n_f_i_g.html">EMIF4F_PERF_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___p_e_r_f___c_o_n_f_i_g.html">EMIF4F_PERF_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performance Counter Configuration. </p>
<p>This structure is used to define the performance counter configuration </p>

</div>
</div>
<a class="anchor" id="ga2222ac471c467226714706f42d3f1bdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___p_e_r_f___c_o_n_f_i_g__s.html">EMIF4F_PERF_CONFIG_s</a> <a class="el" href="struct_e_m_i_f4_f___p_e_r_f___c_o_n_f_i_g.html">EMIF4F_PERF_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performance Counter Configuration. </p>
<p>This structure is used to define the performance counter configuration </p>

</div>
</div>
<a class="anchor" id="gad674f10cf27093c35a0aa8992eee0e0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___p_w_r___m_g_m_t___c_o_n_f_i_g__s.html">EMIF4F_PWR_MGMT_CONFIG_s</a> <a class="el" href="struct_e_m_i_f4_f___p_w_r___m_g_m_t___c_o_n_f_i_g.html">EMIF4F_PWR_MGMT_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Management Configuration. </p>
<p>This structure is used to define the Power Management Configuration </p>

</div>
</div>
<a class="anchor" id="ga69cb9b189ba289a5e57e1338257b3eb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___p_w_r___m_g_m_t___c_o_n_f_i_g.html">EMIF4F_PWR_MGMT_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___p_w_r___m_g_m_t___c_o_n_f_i_g.html">EMIF4F_PWR_MGMT_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Management Configuration. </p>
<p>This structure is used to define the Power Management Configuration </p>

</div>
</div>
<a class="anchor" id="gad674f10cf27093c35a0aa8992eee0e0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___p_w_r___m_g_m_t___c_o_n_f_i_g__s.html">EMIF4F_PWR_MGMT_CONFIG_s</a> <a class="el" href="struct_e_m_i_f4_f___p_w_r___m_g_m_t___c_o_n_f_i_g.html">EMIF4F_PWR_MGMT_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Management Configuration. </p>
<p>This structure is used to define the Power Management Configuration </p>

</div>
</div>
<a class="anchor" id="ga050c3d6b489a22750aa43490d38fb9d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g.html">EMIF4F_SDRAM_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g.html">EMIF4F_SDRAM_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F SDRAM Configuration. </p>
<p>This structure is used to define the EMIF4F SDRAM Configuration </p>

</div>
</div>
<a class="anchor" id="gaaa2f3a36f30b6907012dc4d668cb1f72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g__s.html">EMIF4F_SDRAM_CONFIG_s</a> <a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g.html">EMIF4F_SDRAM_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F SDRAM Configuration. </p>
<p>This structure is used to define the EMIF4F SDRAM Configuration </p>

</div>
</div>
<a class="anchor" id="ga050c3d6b489a22750aa43490d38fb9d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g.html">EMIF4F_SDRAM_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g.html">EMIF4F_SDRAM_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F SDRAM Configuration. </p>
<p>This structure is used to define the EMIF4F SDRAM Configuration </p>

</div>
</div>
<a class="anchor" id="gaaa2f3a36f30b6907012dc4d668cb1f72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g__s.html">EMIF4F_SDRAM_CONFIG_s</a> <a class="el" href="struct_e_m_i_f4_f___s_d_r_a_m___c_o_n_f_i_g.html">EMIF4F_SDRAM_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F SDRAM Configuration. </p>
<p>This structure is used to define the EMIF4F SDRAM Configuration </p>

</div>
</div>
<a class="anchor" id="ga3eec0cb85e4c8d78d5f7ffd1495ad93c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___t_e_m_p___a_l_e_r_t___c_o_n_f_i_g.html">EMIF4F_TEMP_ALERT_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___t_e_m_p___a_l_e_r_t___c_o_n_f_i_g.html">EMIF4F_TEMP_ALERT_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Temperature Alert Configuration. </p>
<p>This structure is used to define the Temperature Alert Configuration. </p>

</div>
</div>
<a class="anchor" id="ga0dce8ec6b62af8cb230e2a0a8d1cb490"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g1___c_o_n_f_i_g__s.html">EMIF4F_TIMING1_CONFIG_s</a> <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g1___c_o_n_f_i_g.html">EMIF4F_TIMING1_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F Timing1 Configuration. </p>
<p>This structure is used to define the EMIF4F Timing1 Configuration </p>

</div>
</div>
<a class="anchor" id="gae7c8faeb78be15adfef1412068406e63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g1___c_o_n_f_i_g.html">EMIF4F_TIMING1_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g1___c_o_n_f_i_g.html">EMIF4F_TIMING1_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F Timing1 Configuration. </p>
<p>This structure is used to define the EMIF4F Timing1 Configuration </p>

</div>
</div>
<a class="anchor" id="ga0dce8ec6b62af8cb230e2a0a8d1cb490"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g1___c_o_n_f_i_g__s.html">EMIF4F_TIMING1_CONFIG_s</a> <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g1___c_o_n_f_i_g.html">EMIF4F_TIMING1_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F Timing1 Configuration. </p>
<p>This structure is used to define the EMIF4F Timing1 Configuration </p>

</div>
</div>
<a class="anchor" id="ga307434721204a2d04edba81a938697dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g2___c_o_n_f_i_g.html">EMIF4F_TIMING2_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g2___c_o_n_f_i_g.html">EMIF4F_TIMING2_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F Timing2 Configuration. </p>
<p>This structure is used to define the EMIF4F Timing2 Configuration </p>

</div>
</div>
<a class="anchor" id="ga9815467b2fddf46d55b1d8d63f2f39ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g3___c_o_n_f_i_g.html">EMIF4F_TIMING3_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g3___c_o_n_f_i_g.html">EMIF4F_TIMING3_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F Timing3 Configuration. </p>
<p>This structure is used to define the EMIF4F Timing3 Configuration </p>

</div>
</div>
<a class="anchor" id="gae3fc8f6065bdf75f64b2d31729faa932"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g___c_o_n_f_i_g.html">EMIF4F_TIMING_CONFIG</a> <a class="el" href="struct_e_m_i_f4_f___t_i_m_i_n_g___c_o_n_f_i_g.html">EMIF4F_TIMING_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F Timing Configuration. </p>
<p>This structure is used to define the EMIF4F Timing Configuration </p>

</div>
</div>
<a class="anchor" id="ga761e76218195e41ae364c32eeaff875a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___v_b_u_s___c_o_n_f_i_g___v_a_l_u_e__s.html">EMIF4F_VBUS_CONFIG_VALUE_s</a> <a class="el" href="struct_e_m_i_f4_f___v_b_u_s___c_o_n_f_i_g___v_a_l_u_e.html">EMIF4F_VBUS_CONFIG_VALUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VBUS Configuration Values. </p>
<p>This structure is used to define the VBUS Configuration Values </p>

</div>
</div>
<a class="anchor" id="gac630085b6d22655bc3c1fb7b63a62748"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___v_b_u_s___c_o_n_f_i_g___v_a_l_u_e.html">EMIF4F_VBUS_CONFIG_VALUE</a> <a class="el" href="struct_e_m_i_f4_f___v_b_u_s___c_o_n_f_i_g___v_a_l_u_e.html">EMIF4F_VBUS_CONFIG_VALUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VBUS Configuration Values. </p>
<p>This structure is used to define the VBUS Configuration Values </p>

</div>
</div>
<a class="anchor" id="ga761e76218195e41ae364c32eeaff875a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f4_f___v_b_u_s___c_o_n_f_i_g___v_a_l_u_e__s.html">EMIF4F_VBUS_CONFIG_VALUE_s</a> <a class="el" href="struct_e_m_i_f4_f___v_b_u_s___c_o_n_f_i_g___v_a_l_u_e.html">EMIF4F_VBUS_CONFIG_VALUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VBUS Configuration Values. </p>
<p>This structure is used to define the VBUS Configuration Values </p>

</div>
</div>
<a class="anchor" id="gad814cf5d993e4c3a17a49cd8ac114f0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f_b___b_p_r_i_o___r_e_g.html">EMIFB_BPRIO_REG</a> <a class="el" href="struct_e_m_i_f_b___b_p_r_i_o___r_e_g.html">EMIFB_BPRIO_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Bus Burst Priority Register. </p>
<p>This structure is used to define the Peripheral Bus Burst Priority Register </p>

</div>
</div>
<a class="anchor" id="ga2ce74734391d94ea6815af51614c2a1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f_b___e_c_c___c_o_n_t_r_o_l.html">EMIFB_ECC_CONTROL</a> <a class="el" href="struct_e_m_i_f_b___e_c_c___c_o_n_t_r_o_l.html">EMIFB_ECC_CONTROL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ECC Control. </p>
<p>This structure is used to define the ECC Control Configuration. </p>

</div>
</div>
<a class="anchor" id="ga68ef18a2f87dc76f99086968a9b460a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f_b___i_o_d_f_t___c_o_n_t_r_o_l.html">EMIFB_IODFT_CONTROL</a> <a class="el" href="struct_e_m_i_f_b___i_o_d_f_t___c_o_n_t_r_o_l.html">EMIFB_IODFT_CONTROL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IODFT Control Values. </p>
<p>This structure is used to define the IODFT Test Logic Global Control Values. </p>

</div>
</div>
<a class="anchor" id="ga833a22bae78e636538e072a515c58b74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f_b___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html">EMIFB_MSTID_COS_MAPPING</a> <a class="el" href="struct_e_m_i_f_b___m_s_t_i_d___c_o_s___m_a_p_p_i_n_g.html">EMIFB_MSTID_COS_MAPPING</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master ID to COS Mapping. </p>
<p>This structure is used to define the Master ID to COS Mapping. </p>

</div>
</div>
<a class="anchor" id="ga960ef16e3a845449ead4faf3b089d694"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f_b___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html">EMIFB_OUTPUT_IMP_CONFIG</a> <a class="el" href="struct_e_m_i_f_b___o_u_t_p_u_t___i_m_p___c_o_n_f_i_g.html">EMIFB_OUTPUT_IMP_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDRAM Output Impedance Calibration Configuation. </p>
<p>This structure is used to define the SDRAM Output Impedance Calibration Configuration. </p>

</div>
</div>
<a class="anchor" id="gaf13f8034531efff4144cd1ac8a75d2e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f_b___p_c_c___c_o_n_f_i_g.html">EMIFB_PCC_CONFIG</a> <a class="el" href="struct_e_m_i_f_b___p_c_c___c_o_n_f_i_g.html">EMIFB_PCC_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performance Counter Configuration Register. </p>
<p>This structure is used to define the Performance Counter Configuration Register </p>

</div>
</div>
<a class="anchor" id="gab7478516874682c7514107d21b14575b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f_b___p_c_m_r_s___r_e_g.html">EMIFB_PCMRS_REG</a> <a class="el" href="struct_e_m_i_f_b___p_c_m_r_s___r_e_g.html">EMIFB_PCMRS_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performance Counter Master Region Select Register. </p>
<p>This structure is used to define the Performance Counter Master Region Select Register </p>

</div>
</div>
<a class="anchor" id="gaf7d613466fb5e2d3d545d15848bf3af5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f_b___p_e_r_f___c_o_n_f_i_g.html">EMIFB_PERF_CONFIG</a> <a class="el" href="struct_e_m_i_f_b___p_e_r_f___c_o_n_f_i_g.html">EMIFB_PERF_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performance Counter Configuration. </p>
<p>This structure is used to define the performance counter configuration </p>

</div>
</div>
<a class="anchor" id="ga52dacc36fea798867f267271e6a5bcba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f_b___p_r_i___c_o_s___m_a_p_p_i_n_g.html">EMIFB_PRI_COS_MAPPING</a> <a class="el" href="struct_e_m_i_f_b___p_r_i___c_o_s___m_a_p_p_i_n_g.html">EMIFB_PRI_COS_MAPPING</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Priority to COS Mapping. </p>
<p>This structure is used to define the Priority to COS Mapping. </p>

</div>
</div>
<a class="anchor" id="ga77aaedef9736e25a0f5154fafe50e631"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f_b___s_d_c_f_g2___r_e_g.html">EMIFB_SDCFG2_REG</a> <a class="el" href="struct_e_m_i_f_b___s_d_c_f_g2___r_e_g.html">EMIFB_SDCFG2_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F SDRAM configuration 2 register. </p>
<p>This structure is used to define the EMIF4F SDRAM configuration 2 register Configuration </p>

</div>
</div>
<a class="anchor" id="gad4f2d87cf4a64737316409791fc3b09c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f_b___s_d_r_a_m___c_o_n_f_i_g.html">EMIFB_SDRAM_CONFIG</a> <a class="el" href="struct_e_m_i_f_b___s_d_r_a_m___c_o_n_f_i_g.html">EMIFB_SDRAM_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F SDRAM Configuration. </p>
<p>This structure is used to define the EMIF4F SDRAM Configuration </p>

</div>
</div>
<a class="anchor" id="gaa4c56c8d69b78338fdfce5da57bf456e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f_b___s_d_r_f_c___c_o_n_f_i_g.html">EMIFB_SDRFC_CONFIG</a> <a class="el" href="struct_e_m_i_f_b___s_d_r_f_c___c_o_n_f_i_g.html">EMIFB_SDRFC_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F SDRAM Refresh Control Register Configuration. </p>
<p>This structure is used to define the EMIF4F SDRAM Refresh Control Register Configuration </p>

</div>
</div>
<a class="anchor" id="ga3dde243a4a241de937d0aba81835fa65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f_b___t_e_m_p___a_l_e_r_t___c_o_n_f_i_g.html">EMIFB_TEMP_ALERT_CONFIG</a> <a class="el" href="struct_e_m_i_f_b___t_e_m_p___a_l_e_r_t___c_o_n_f_i_g.html">EMIFB_TEMP_ALERT_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Temperature Alert Configuration. </p>
<p>This structure is used to define the Temperature Alert Configuration. </p>

</div>
</div>
<a class="anchor" id="gaef2d636062406119638dc3578e576fe2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f_b___t_i_m_i_n_g1___c_o_n_f_i_g.html">EMIFB_TIMING1_CONFIG</a> <a class="el" href="struct_e_m_i_f_b___t_i_m_i_n_g1___c_o_n_f_i_g.html">EMIFB_TIMING1_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F Timing1 Configuration. </p>
<p>This structure is used to define the EMIF4F Timing1 Configuration </p>

</div>
</div>
<a class="anchor" id="gaefa12e55c03ee105c6fdeefee8a0804d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_e_m_i_f_b___t_i_m_i_n_g2___c_o_n_f_i_g.html">EMIFB_TIMING2_CONFIG</a> <a class="el" href="struct_e_m_i_f_b___t_i_m_i_n_g2___c_o_n_f_i_g.html">EMIFB_TIMING2_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EMIF4F Timing2 Configuration. </p>
<p>This structure is used to define the EMIF4F Timing2 Configuration </p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
