-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/fpga_data_capture.vhd
-- Created: 2024-08-10 09:36:33
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: fpga_data_capture
-- Source Path: full_tx_ip_fir_reduced/fpga_data_capture
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY fpga_data_capture IS
  PORT( clk                               :   IN    std_logic;
        data_out                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        valid_out                         :   IN    std_logic;  -- ufix1
        clk_enable_1                      :   IN    std_logic  -- ufix1
        );
END fpga_data_capture;


ARCHITECTURE rtl OF fpga_data_capture IS

  -- Component Declarations
  COMPONENT FPGADataCapture
    PORT( clk                             :   IN    std_logic;
          data_out                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          valid_out                       :   IN    std_logic;  -- ufix1
          clk_enable                      :   IN    std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : FPGADataCapture
    USE ENTITY work.FPGADataCapture(rtl);

BEGIN
  u_data_capture : FPGADataCapture
    PORT MAP( clk => clk,
              data_out => data_out,  -- sfix16_En14
              valid_out => valid_out,  -- ufix1
              clk_enable => clk_enable_1  -- ufix1
              );

END rtl;

