package object Xilinx {
  val outputDir = "./verilog_output"
}
