picorv32.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/ec19/src/picorv32.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_picorv32_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_picorv32_0_1/sim/design_1_picorv32_0_1.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
delayed_reset.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c6da/src/delayed_reset.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_delayed_reset_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_delayed_reset_0_0/sim/design_1_delayed_reset_0_0.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
