# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lecture 4 flip flop task 1.srcs/sim_1/new/tb_SR_flipflop.vhd" \

# Do not sort compile order
nosort
