<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p976" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_976{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_976{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_976{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_976{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_976{left:96px;bottom:1038px;letter-spacing:0.16px;word-spacing:-0.48px;}
#t6_976{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t7_976{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t8_976{left:96px;bottom:974px;letter-spacing:0.18px;}
#t9_976{left:96px;bottom:934px;letter-spacing:0.14px;}
#ta_976{left:178px;bottom:934px;letter-spacing:0.16px;word-spacing:0.01px;}
#tb_976{left:96px;bottom:899px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tc_976{left:96px;bottom:878px;letter-spacing:0.13px;word-spacing:-0.47px;}
#td_976{left:96px;bottom:838px;letter-spacing:0.14px;}
#te_976{left:178px;bottom:838px;letter-spacing:0.17px;word-spacing:-0.06px;}
#tf_976{left:96px;bottom:803px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_976{left:96px;bottom:782px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_976{left:96px;bottom:742px;letter-spacing:0.14px;}
#ti_976{left:178px;bottom:742px;letter-spacing:0.14px;word-spacing:0.01px;}
#tj_976{left:96px;bottom:707px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tk_976{left:96px;bottom:685px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tl_976{left:96px;bottom:627px;letter-spacing:0.2px;}
#tm_976{left:192px;bottom:627px;letter-spacing:0.19px;}
#tn_976{left:96px;bottom:591px;letter-spacing:0.11px;word-spacing:-0.44px;}
#to_976{left:96px;bottom:569px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tp_976{left:96px;bottom:548px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tq_976{left:96px;bottom:526px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tr_976{left:96px;bottom:487px;letter-spacing:0.14px;}
#ts_976{left:168px;bottom:487px;letter-spacing:0.15px;word-spacing:0.05px;}
#tt_976{left:96px;bottom:452px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tu_976{left:96px;bottom:430px;letter-spacing:0.13px;word-spacing:-0.39px;}
#tv_976{left:96px;bottom:390px;letter-spacing:0.14px;}
#tw_976{left:168px;bottom:390px;letter-spacing:0.15px;word-spacing:0.05px;}
#tx_976{left:96px;bottom:355px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ty_976{left:96px;bottom:334px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_976{left:96px;bottom:294px;letter-spacing:0.14px;}
#t10_976{left:168px;bottom:294px;letter-spacing:0.15px;word-spacing:0.05px;}
#t11_976{left:96px;bottom:259px;letter-spacing:0.13px;word-spacing:-0.59px;}
#t12_976{left:96px;bottom:238px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t13_976{left:96px;bottom:203px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t14_976{left:96px;bottom:181px;letter-spacing:0.11px;word-spacing:-0.47px;}
#t15_976{left:96px;bottom:146px;letter-spacing:0.12px;word-spacing:-1.06px;}
#t16_976{left:96px;bottom:125px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t17_976{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_976{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_976{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_976{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_976{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_976{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_976{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts976" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg976Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg976" style="-webkit-user-select: none;"><object width="935" height="1210" data="976/976.svg" type="image/svg+xml" id="pdf976" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_976" class="t s1_976">521 </span><span id="t2_976" class="t s2_976">Secure Virtual Machine </span>
<span id="t3_976" class="t s1_976">AMD64 Technology </span><span id="t4_976" class="t s1_976">24593—Rev. 3.41—June 2023 </span>
<span id="t5_976" class="t s3_976">processors where CPUID Fn8000_000A_EDX[HOST_MCE_OVERRIDE] (bit 23) = 1 the VMM </span>
<span id="t6_976" class="t s3_976">may override this behavior by setting CR4.MCE=1 in the host. In this scenario, machine check errors </span>
<span id="t7_976" class="t s3_976">that occur in the guest and which can be contained by the processor will always result in a </span>
<span id="t8_976" class="t s3_976">#VMEXIT(MC). </span>
<span id="t9_976" class="t s4_976">15.12.19 </span><span id="ta_976" class="t s4_976">#XF (SIMD Floating Point) </span>
<span id="tb_976" class="t s3_976">This intercept is tested after the SIMD status word (MXCSR) has been written, as is the case for a </span>
<span id="tc_976" class="t s3_976">normal FP exception. The EXITINFO1 and EXITINFO2 fields are undefined. </span>
<span id="td_976" class="t s4_976">15.12.20 </span><span id="te_976" class="t s4_976">#SX (Security Exception) </span>
<span id="tf_976" class="t s3_976">The EXITINFO1 field contains the error code that would be pushed on the stack by a #SX exception. </span>
<span id="tg_976" class="t s3_976">The EXITINFO2 field is undefined. </span>
<span id="th_976" class="t s4_976">15.12.21 </span><span id="ti_976" class="t s4_976">#CP (Control Protection) </span>
<span id="tj_976" class="t s3_976">The EXITINFO1 field contains the error code that would be pushed on the stack by a #CP exception. </span>
<span id="tk_976" class="t s3_976">The EXITINFO2 field is undefined. </span>
<span id="tl_976" class="t s5_976">15.13 </span><span id="tm_976" class="t s5_976">Interrupt Intercepts </span>
<span id="tn_976" class="t s3_976">External interrupts, when intercepted, cause a #VMEXIT; the interrupt is held pending so that the </span>
<span id="to_976" class="t s3_976">interrupt can eventually be taken in the VMM. Exception intercepts do not apply to external or </span>
<span id="tp_976" class="t s3_976">software interrupts, so it is not possible to intercept an interrupt by means of the exception intercepts, </span>
<span id="tq_976" class="t s3_976">even if the interrupt should happen to use a vector in the range from 0 to 31. </span>
<span id="tr_976" class="t s4_976">15.13.1 </span><span id="ts_976" class="t s4_976">INTR Intercept </span>
<span id="tt_976" class="t s3_976">This intercept affects physical, as opposed to virtual, maskable interrupts. See “Virtual Interrupt </span>
<span id="tu_976" class="t s3_976">Intercept” on page 534 for virtualization of maskable interrupts. </span>
<span id="tv_976" class="t s4_976">15.13.2 </span><span id="tw_976" class="t s4_976">NMI Intercept </span>
<span id="tx_976" class="t s3_976">This intercept affects non-maskable interrupts. NMI interrupts (and SMIs) may be blocked for one </span>
<span id="ty_976" class="t s3_976">instruction following an STI. </span>
<span id="tz_976" class="t s4_976">15.13.3 </span><span id="t10_976" class="t s4_976">SMI Intercept </span>
<span id="t11_976" class="t s3_976">This intercept affects System Management Mode Interrupts (SMIs); see “SMM Support” on page 536 </span>
<span id="t12_976" class="t s3_976">for details on SMI handling. </span>
<span id="t13_976" class="t s3_976">When this intercept triggers, bit 0 of the EXITINFO1 field distinguishes whether the SMI was caused </span>
<span id="t14_976" class="t s3_976">internally by I/O Trapping (bit 0 = 0), or asserted externally (bit 0 = 1). </span>
<span id="t15_976" class="t s3_976">If the SMI was asserted while the guest was executing an I/O instruction, extra information (describing </span>
<span id="t16_976" class="t s3_976">the I/O instruction) is saved in the upper 32 bits of EXITINFO1, and the rIP of the I/O instruction is </span>
<span id="t17_976" class="t s6_976">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
