<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="generator" content="rustdoc">
    <meta name="description" content="API documentation for the Rust `msr` mod in crate `x86`.">
    <meta name="keywords" content="rust, rustlang, rust-lang, msr">

    <title>x86::msr - Rust</title>

    <link rel="stylesheet" type="text/css" href="../../rustdoc.css">
    <link rel="stylesheet" type="text/css" href="../../main.css">
    

    
    
</head>
<body class="rustdoc">
    <!--[if lte IE 8]>
    <div class="warning">
        This old browser is unsupported and will most likely display funky
        things.
    </div>
    <![endif]-->

    

    <nav class="sidebar">
        
        <p class='location'><a href='../index.html'>x86</a></p><script>window.sidebarCurrent = {name: 'msr', ty: 'mod', relpath: '../'};</script><script defer src="../sidebar-items.js"></script>
    </nav>

    <nav class="sub">
        <form class="search-form js-only">
            <div class="search-container">
                <input class="search-input" name="search"
                       autocomplete="off"
                       placeholder="Click or press ‘S’ to search, ‘?’ for more options…"
                       type="search">
            </div>
        </form>
    </nav>

    <section id='main' class="content mod">
<h1 class='fqn'><span class='in-band'>Module <a href='../index.html'>x86</a>::<wbr><a class='mod' href=''>msr</a></span><span class='out-of-band'><span id='render-detail'>
                   <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">
                       [<span class='inner'>&#x2212;</span>]
                   </a>
               </span><a id='src-48' class='srclink' href='../../src/x86/msr.rs.html#1-3152' title='goto source code'>[src]</a></span></h1>
<div class='docblock'><p>MSR value list and function to read and write them.</p>
</div><h2 id='constants' class='section-header'><a href="#constants">Constants</a></h2>
<table>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.APIC_BASE.html'
                                  title='x86::msr::APIC_BASE'>APIC_BASE</a></td>
                           <td class='docblock short'>
                                <p>Section 10.4.4, Local APIC Status and Location.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.BIOS_UPDT_TRIG.html'
                                  title='x86::msr::BIOS_UPDT_TRIG'>BIOS_UPDT_TRIG</a></td>
                           <td class='docblock short'>
                                <p>BIOS Update Trigger Register.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.DEBUGCTLMSR.html'
                                  title='x86::msr::DEBUGCTLMSR'>DEBUGCTLMSR</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.EBL_CR_POWERON.html'
                                  title='x86::msr::EBL_CR_POWERON'>EBL_CR_POWERON</a></td>
                           <td class='docblock short'>
                                <p>Processor Hard Power-On Configuration  (R/W) Enables and disables processor features;  (R) indicates current processor configuration.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_APERF.html'
                                  title='x86::msr::IA32_APERF'>IA32_APERF</a></td>
                           <td class='docblock short'>
                                <p>Actual Performance Frequency Clock Count (RW)  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_APIC_BASE.html'
                                  title='x86::msr::IA32_APIC_BASE'>IA32_APIC_BASE</a></td>
                           <td class='docblock short'>
                                <p>APIC Location and Status (R/W) See Table 35-2. See Section 10.4.4, Local APIC  Status and Location.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_A_PMC0.html'
                                  title='x86::msr::IA32_A_PMC0'>IA32_A_PMC0</a></td>
                           <td class='docblock short'>
                                <p>(If CPUID.0AH: EAX[15:8] &gt;  0) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_A_PMC1.html'
                                  title='x86::msr::IA32_A_PMC1'>IA32_A_PMC1</a></td>
                           <td class='docblock short'>
                                <p>(If CPUID.0AH: EAX[15:8] &gt;  1) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_A_PMC2.html'
                                  title='x86::msr::IA32_A_PMC2'>IA32_A_PMC2</a></td>
                           <td class='docblock short'>
                                <p>(If CPUID.0AH: EAX[15:8] &gt;  2) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_A_PMC3.html'
                                  title='x86::msr::IA32_A_PMC3'>IA32_A_PMC3</a></td>
                           <td class='docblock short'>
                                <p>(If CPUID.0AH: EAX[15:8] &gt;  3) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_A_PMC4.html'
                                  title='x86::msr::IA32_A_PMC4'>IA32_A_PMC4</a></td>
                           <td class='docblock short'>
                                <p>(If CPUID.0AH: EAX[15:8] &gt;  4) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_A_PMC5.html'
                                  title='x86::msr::IA32_A_PMC5'>IA32_A_PMC5</a></td>
                           <td class='docblock short'>
                                <p>(If CPUID.0AH: EAX[15:8] &gt;  5) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_A_PMC6.html'
                                  title='x86::msr::IA32_A_PMC6'>IA32_A_PMC6</a></td>
                           <td class='docblock short'>
                                <p>(If CPUID.0AH: EAX[15:8] &gt;  6) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_A_PMC7.html'
                                  title='x86::msr::IA32_A_PMC7'>IA32_A_PMC7</a></td>
                           <td class='docblock short'>
                                <p>(If CPUID.0AH: EAX[15:8] &gt;  7) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_BIOS_SIGN_ID.html'
                                  title='x86::msr::IA32_BIOS_SIGN_ID'>IA32_BIOS_SIGN_ID</a></td>
                           <td class='docblock short'>
                                <p>BIOS Update Signature ID (R/W) See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_BIOS_UPDT_TRIG.html'
                                  title='x86::msr::IA32_BIOS_UPDT_TRIG'>IA32_BIOS_UPDT_TRIG</a></td>
                           <td class='docblock short'>
                                <p>BIOS Update Trigger Register (W)  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_CLOCK_MODULATION.html'
                                  title='x86::msr::IA32_CLOCK_MODULATION'>IA32_CLOCK_MODULATION</a></td>
                           <td class='docblock short'>
                                <p>Clock Modulation (R/W)  See Table 35-2. IA32_CLOCK_MODULATION MSR was originally named  IA32_THERM_CONTROL MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_CPU_DCA_CAP.html'
                                  title='x86::msr::IA32_CPU_DCA_CAP'>IA32_CPU_DCA_CAP</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_DCA_0_CAP.html'
                                  title='x86::msr::IA32_DCA_0_CAP'>IA32_DCA_0_CAP</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_DEBUGCTL.html'
                                  title='x86::msr::IA32_DEBUGCTL'>IA32_DEBUGCTL</a></td>
                           <td class='docblock short'>
                                <p>Debug Control (R/W)  Controls how several debug features are used. Bit definitions are  discussed in the referenced section.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_DS_AREA.html'
                                  title='x86::msr::IA32_DS_AREA'>IA32_DS_AREA</a></td>
                           <td class='docblock short'>
                                <p>DS Save Area (R/W) See Table 35-2. Points to the DS buffer management area, which is used to manage the  BTS and PEBS buffers. See Section 18.12.4, Debug Store (DS)  Mechanism.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_EFER.html'
                                  title='x86::msr::IA32_EFER'>IA32_EFER</a></td>
                           <td class='docblock short'>
                                <p>If (  CPUID.80000001.EDX.[bit  20] or  CPUID.80000001.EDX.[bit 29])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_ENERGY_PERF_BIAS.html'
                                  title='x86::msr::IA32_ENERGY_PERF_BIAS'>IA32_ENERGY_PERF_BIAS</a></td>
                           <td class='docblock short'>
                                <p>if CPUID.6H:ECX[3] = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_FEATURE_CONTROL.html'
                                  title='x86::msr::IA32_FEATURE_CONTROL'>IA32_FEATURE_CONTROL</a></td>
                           <td class='docblock short'>
                                <p>Control Features in IA-32 Processor (R/W) See Table 35-2 (If CPUID.01H:ECX.[bit 5])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_FIXED_CTR0.html'
                                  title='x86::msr::IA32_FIXED_CTR0'>IA32_FIXED_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Fixed-Function Performance Counter Register 0 (R/W)  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_FIXED_CTR1.html'
                                  title='x86::msr::IA32_FIXED_CTR1'>IA32_FIXED_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Fixed-Function Performance Counter Register 1 (R/W)  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_FIXED_CTR2.html'
                                  title='x86::msr::IA32_FIXED_CTR2'>IA32_FIXED_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Fixed-Function Performance Counter Register 2 (R/W)  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_FIXED_CTR_CTRL.html'
                                  title='x86::msr::IA32_FIXED_CTR_CTRL'>IA32_FIXED_CTR_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Fixed-Function-Counter Control Register (R/W)  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_FMASK.html'
                                  title='x86::msr::IA32_FMASK'>IA32_FMASK</a></td>
                           <td class='docblock short'>
                                <p>System Call Flag Mask (R/W)  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_FS_BASE.html'
                                  title='x86::msr::IA32_FS_BASE'>IA32_FS_BASE</a></td>
                           <td class='docblock short'>
                                <p>Map of BASE Address of FS (R/W)  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_GS_BASE.html'
                                  title='x86::msr::IA32_GS_BASE'>IA32_GS_BASE</a></td>
                           <td class='docblock short'>
                                <p>Map of BASE Address of GS (R/W)  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_KERNEL_GSBASE.html'
                                  title='x86::msr::IA32_KERNEL_GSBASE'>IA32_KERNEL_GSBASE</a></td>
                           <td class='docblock short'>
                                <p>Swap Target of BASE Address of GS (R/W) See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_KERNEL_GS_BASE.html'
                                  title='x86::msr::IA32_KERNEL_GS_BASE'>IA32_KERNEL_GS_BASE</a></td>
                           <td class='docblock short'>
                                <p>If  CPUID.80000001.EDX.[bit  29] = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_LSTAR.html'
                                  title='x86::msr::IA32_LSTAR'>IA32_LSTAR</a></td>
                           <td class='docblock short'>
                                <p>IA-32e Mode System Call Target Address (R/W)  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC0_ADDR.html'
                                  title='x86::msr::IA32_MC0_ADDR'>IA32_MC0_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 14.3.2.3., IA32_MCi_ADDR MSRs .  The IA32_MC0_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC0_STATUS register is clear.  When not implemented in the processor, all reads and writes to this MSR  will cause a general-protection exception.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC0_ADDR1.html'
                                  title='x86::msr::IA32_MC0_ADDR1'>IA32_MC0_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>P6 Family Processors</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC0_CTL.html'
                                  title='x86::msr::IA32_MC0_CTL'>IA32_MC0_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC0_CTL2.html'
                                  title='x86::msr::IA32_MC0_CTL2'>IA32_MC0_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC0_MISC.html'
                                  title='x86::msr::IA32_MC0_MISC'>IA32_MC0_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC0_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC0_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC0_STATUS.html'
                                  title='x86::msr::IA32_MC0_STATUS'>IA32_MC0_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC10_ADDR1.html'
                                  title='x86::msr::IA32_MC10_ADDR1'>IA32_MC10_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC10_CTL.html'
                                  title='x86::msr::IA32_MC10_CTL'>IA32_MC10_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC10_CTL2.html'
                                  title='x86::msr::IA32_MC10_CTL2'>IA32_MC10_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC10_MISC.html'
                                  title='x86::msr::IA32_MC10_MISC'>IA32_MC10_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC10_STATUS.html'
                                  title='x86::msr::IA32_MC10_STATUS'>IA32_MC10_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC11_ADDR1.html'
                                  title='x86::msr::IA32_MC11_ADDR1'>IA32_MC11_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC11_CTL.html'
                                  title='x86::msr::IA32_MC11_CTL'>IA32_MC11_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC11_CTL2.html'
                                  title='x86::msr::IA32_MC11_CTL2'>IA32_MC11_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC11_MISC.html'
                                  title='x86::msr::IA32_MC11_MISC'>IA32_MC11_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC11_STATUS.html'
                                  title='x86::msr::IA32_MC11_STATUS'>IA32_MC11_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC12_ADDR1.html'
                                  title='x86::msr::IA32_MC12_ADDR1'>IA32_MC12_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC12_CTL.html'
                                  title='x86::msr::IA32_MC12_CTL'>IA32_MC12_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC12_CTL2.html'
                                  title='x86::msr::IA32_MC12_CTL2'>IA32_MC12_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC12_MISC.html'
                                  title='x86::msr::IA32_MC12_MISC'>IA32_MC12_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC12_STATUS.html'
                                  title='x86::msr::IA32_MC12_STATUS'>IA32_MC12_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC13_ADDR1.html'
                                  title='x86::msr::IA32_MC13_ADDR1'>IA32_MC13_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC13_CTL.html'
                                  title='x86::msr::IA32_MC13_CTL'>IA32_MC13_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC13_CTL2.html'
                                  title='x86::msr::IA32_MC13_CTL2'>IA32_MC13_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC13_MISC.html'
                                  title='x86::msr::IA32_MC13_MISC'>IA32_MC13_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC13_STATUS.html'
                                  title='x86::msr::IA32_MC13_STATUS'>IA32_MC13_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC14_ADDR1.html'
                                  title='x86::msr::IA32_MC14_ADDR1'>IA32_MC14_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC14_CTL.html'
                                  title='x86::msr::IA32_MC14_CTL'>IA32_MC14_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC14_CTL2.html'
                                  title='x86::msr::IA32_MC14_CTL2'>IA32_MC14_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC14_MISC.html'
                                  title='x86::msr::IA32_MC14_MISC'>IA32_MC14_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC14_STATUS.html'
                                  title='x86::msr::IA32_MC14_STATUS'>IA32_MC14_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC15_ADDR1.html'
                                  title='x86::msr::IA32_MC15_ADDR1'>IA32_MC15_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC15_CTL.html'
                                  title='x86::msr::IA32_MC15_CTL'>IA32_MC15_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC15_CTL2.html'
                                  title='x86::msr::IA32_MC15_CTL2'>IA32_MC15_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC15_MISC.html'
                                  title='x86::msr::IA32_MC15_MISC'>IA32_MC15_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC15_STATUS.html'
                                  title='x86::msr::IA32_MC15_STATUS'>IA32_MC15_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC16_ADDR1.html'
                                  title='x86::msr::IA32_MC16_ADDR1'>IA32_MC16_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC16_CTL.html'
                                  title='x86::msr::IA32_MC16_CTL'>IA32_MC16_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC16_CTL2.html'
                                  title='x86::msr::IA32_MC16_CTL2'>IA32_MC16_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC16_MISC.html'
                                  title='x86::msr::IA32_MC16_MISC'>IA32_MC16_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC16_STATUS.html'
                                  title='x86::msr::IA32_MC16_STATUS'>IA32_MC16_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC17_ADDR1.html'
                                  title='x86::msr::IA32_MC17_ADDR1'>IA32_MC17_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC17_CTL.html'
                                  title='x86::msr::IA32_MC17_CTL'>IA32_MC17_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC17_CTL2.html'
                                  title='x86::msr::IA32_MC17_CTL2'>IA32_MC17_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC17_MISC.html'
                                  title='x86::msr::IA32_MC17_MISC'>IA32_MC17_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC17_STATUS.html'
                                  title='x86::msr::IA32_MC17_STATUS'>IA32_MC17_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC18_ADDR1.html'
                                  title='x86::msr::IA32_MC18_ADDR1'>IA32_MC18_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC18_CTL.html'
                                  title='x86::msr::IA32_MC18_CTL'>IA32_MC18_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC18_CTL2.html'
                                  title='x86::msr::IA32_MC18_CTL2'>IA32_MC18_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC18_MISC.html'
                                  title='x86::msr::IA32_MC18_MISC'>IA32_MC18_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC18_STATUS.html'
                                  title='x86::msr::IA32_MC18_STATUS'>IA32_MC18_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC19_ADDR1.html'
                                  title='x86::msr::IA32_MC19_ADDR1'>IA32_MC19_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC19_CTL.html'
                                  title='x86::msr::IA32_MC19_CTL'>IA32_MC19_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC19_CTL2.html'
                                  title='x86::msr::IA32_MC19_CTL2'>IA32_MC19_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC19_MISC.html'
                                  title='x86::msr::IA32_MC19_MISC'>IA32_MC19_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC19_STATUS.html'
                                  title='x86::msr::IA32_MC19_STATUS'>IA32_MC19_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC1_ADDR.html'
                                  title='x86::msr::IA32_MC1_ADDR'>IA32_MC1_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC1_ADDR register is either not implemented or  contains no address if the ADDRV flag in the IA32_MC1_STATUS  register is clear.  When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC1_ADDR2.html'
                                  title='x86::msr::IA32_MC1_ADDR2'>IA32_MC1_ADDR2</a></td>
                           <td class='docblock short'>
                                <p>P6 Family Processors</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC1_CTL.html'
                                  title='x86::msr::IA32_MC1_CTL'>IA32_MC1_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC1_CTL2.html'
                                  title='x86::msr::IA32_MC1_CTL2'>IA32_MC1_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC1_MISC.html'
                                  title='x86::msr::IA32_MC1_MISC'>IA32_MC1_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC1_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC1_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC1_STATUS.html'
                                  title='x86::msr::IA32_MC1_STATUS'>IA32_MC1_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC20_ADDR1.html'
                                  title='x86::msr::IA32_MC20_ADDR1'>IA32_MC20_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC20_CTL.html'
                                  title='x86::msr::IA32_MC20_CTL'>IA32_MC20_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC20_CTL2.html'
                                  title='x86::msr::IA32_MC20_CTL2'>IA32_MC20_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC20_MISC.html'
                                  title='x86::msr::IA32_MC20_MISC'>IA32_MC20_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC20_STATUS.html'
                                  title='x86::msr::IA32_MC20_STATUS'>IA32_MC20_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC21_ADDR1.html'
                                  title='x86::msr::IA32_MC21_ADDR1'>IA32_MC21_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC21_CTL.html'
                                  title='x86::msr::IA32_MC21_CTL'>IA32_MC21_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC21_CTL2.html'
                                  title='x86::msr::IA32_MC21_CTL2'>IA32_MC21_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC21_MISC.html'
                                  title='x86::msr::IA32_MC21_MISC'>IA32_MC21_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC21_STATUS.html'
                                  title='x86::msr::IA32_MC21_STATUS'>IA32_MC21_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC2_ADDR.html'
                                  title='x86::msr::IA32_MC2_ADDR'>IA32_MC2_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC2_ADDR register is either not  implemented or contains no address if the ADDRV  flag in the IA32_MC2_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC2_ADDR1.html'
                                  title='x86::msr::IA32_MC2_ADDR1'>IA32_MC2_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>P6 Family Processors</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC2_CTL.html'
                                  title='x86::msr::IA32_MC2_CTL'>IA32_MC2_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC2_CTL2.html'
                                  title='x86::msr::IA32_MC2_CTL2'>IA32_MC2_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC2_MISC.html'
                                  title='x86::msr::IA32_MC2_MISC'>IA32_MC2_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC2_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the IA32_MC2_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC2_STATUS.html'
                                  title='x86::msr::IA32_MC2_STATUS'>IA32_MC2_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC3_ADDR.html'
                                  title='x86::msr::IA32_MC3_ADDR'>IA32_MC3_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC3_ADDR register is either not  implemented or contains no address if the ADDRV  flag in the IA32_MC3_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC3_ADDR1.html'
                                  title='x86::msr::IA32_MC3_ADDR1'>IA32_MC3_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>P6 Family Processors</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC3_CTL.html'
                                  title='x86::msr::IA32_MC3_CTL'>IA32_MC3_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC3_CTL2.html'
                                  title='x86::msr::IA32_MC3_CTL2'>IA32_MC3_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC3_MISC.html'
                                  title='x86::msr::IA32_MC3_MISC'>IA32_MC3_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC3_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC3_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC3_STATUS.html'
                                  title='x86::msr::IA32_MC3_STATUS'>IA32_MC3_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC4_ADDR.html'
                                  title='x86::msr::IA32_MC4_ADDR'>IA32_MC4_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC2_ADDR register is either not  implemented or contains no address if the ADDRV  flag in the IA32_MC4_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC4_ADDR1.html'
                                  title='x86::msr::IA32_MC4_ADDR1'>IA32_MC4_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>P6 Family Processors</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC4_CTL.html'
                                  title='x86::msr::IA32_MC4_CTL'>IA32_MC4_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC4_CTL2.html'
                                  title='x86::msr::IA32_MC4_CTL2'>IA32_MC4_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC4_MISC.html'
                                  title='x86::msr::IA32_MC4_MISC'>IA32_MC4_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.   The IA32_MC2_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC4_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC4_STATUS.html'
                                  title='x86::msr::IA32_MC4_STATUS'>IA32_MC4_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC5_ADDR1.html'
                                  title='x86::msr::IA32_MC5_ADDR1'>IA32_MC5_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_0FH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC5_CTL.html'
                                  title='x86::msr::IA32_MC5_CTL'>IA32_MC5_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_0FH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC5_CTL2.html'
                                  title='x86::msr::IA32_MC5_CTL2'>IA32_MC5_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC5_MISC.html'
                                  title='x86::msr::IA32_MC5_MISC'>IA32_MC5_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_0FH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC5_STATUS.html'
                                  title='x86::msr::IA32_MC5_STATUS'>IA32_MC5_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_0FH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC6_ADDR1.html'
                                  title='x86::msr::IA32_MC6_ADDR1'>IA32_MC6_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_1DH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC6_CTL.html'
                                  title='x86::msr::IA32_MC6_CTL'>IA32_MC6_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_1DH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC6_CTL2.html'
                                  title='x86::msr::IA32_MC6_CTL2'>IA32_MC6_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC6_MISC.html'
                                  title='x86::msr::IA32_MC6_MISC'>IA32_MC6_MISC</a></td>
                           <td class='docblock short'>
                                <p>Misc MAC information of Integrated I/O. (R/O) see Section 15.3.2.4</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC6_STATUS.html'
                                  title='x86::msr::IA32_MC6_STATUS'>IA32_MC6_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_1DH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC7_ADDR1.html'
                                  title='x86::msr::IA32_MC7_ADDR1'>IA32_MC7_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_1AH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC7_CTL.html'
                                  title='x86::msr::IA32_MC7_CTL'>IA32_MC7_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_1AH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC7_CTL2.html'
                                  title='x86::msr::IA32_MC7_CTL2'>IA32_MC7_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC7_MISC.html'
                                  title='x86::msr::IA32_MC7_MISC'>IA32_MC7_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_1AH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC7_STATUS.html'
                                  title='x86::msr::IA32_MC7_STATUS'>IA32_MC7_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_1AH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC8_ADDR1.html'
                                  title='x86::msr::IA32_MC8_ADDR1'>IA32_MC8_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_1AH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC8_CTL.html'
                                  title='x86::msr::IA32_MC8_CTL'>IA32_MC8_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_1AH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC8_CTL2.html'
                                  title='x86::msr::IA32_MC8_CTL2'>IA32_MC8_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC8_MISC.html'
                                  title='x86::msr::IA32_MC8_MISC'>IA32_MC8_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_1AH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC8_STATUS.html'
                                  title='x86::msr::IA32_MC8_STATUS'>IA32_MC8_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_1AH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC9_ADDR1.html'
                                  title='x86::msr::IA32_MC9_ADDR1'>IA32_MC9_ADDR1</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC9_CTL.html'
                                  title='x86::msr::IA32_MC9_CTL'>IA32_MC9_CTL</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC9_CTL2.html'
                                  title='x86::msr::IA32_MC9_CTL2'>IA32_MC9_CTL2</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC9_MISC.html'
                                  title='x86::msr::IA32_MC9_MISC'>IA32_MC9_MISC</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MC9_STATUS.html'
                                  title='x86::msr::IA32_MC9_STATUS'>IA32_MC9_STATUS</a></td>
                           <td class='docblock short'>
                                <p>06_2EH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MCG_CAP.html'
                                  title='x86::msr::IA32_MCG_CAP'>IA32_MCG_CAP</a></td>
                           <td class='docblock short'>
                                <p>Machine Check Capabilities (R) See Table 35-2. See Section 15.3.1.1,  IA32_MCG_CAP MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MCG_CTL.html'
                                  title='x86::msr::IA32_MCG_CTL'>IA32_MCG_CTL</a></td>
                           <td class='docblock short'>
                                <p>Machine Check Feature Enable (R/W) See Table 35-2. See Section 15.3.1.3, IA32_MCG_CTL MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MCG_STATUS.html'
                                  title='x86::msr::IA32_MCG_STATUS'>IA32_MCG_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Machine Check Status. (R) See Table 35-2. See Section 15.3.1.2,  IA32_MCG_STATUS MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MISC_ENABLE.html'
                                  title='x86::msr::IA32_MISC_ENABLE'>IA32_MISC_ENABLE</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MONITOR_FILTER_LINE_SIZE.html'
                                  title='x86::msr::IA32_MONITOR_FILTER_LINE_SIZE'>IA32_MONITOR_FILTER_LINE_SIZE</a></td>
                           <td class='docblock short'>
                                <p>See Section 8.10.5, Monitor/Mwait Address  Range Determination.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MONITOR_FILTER_SIZE.html'
                                  title='x86::msr::IA32_MONITOR_FILTER_SIZE'>IA32_MONITOR_FILTER_SIZE</a></td>
                           <td class='docblock short'>
                                <p>See Section 8.10.5, Monitor/Mwait Address Range Determination,   and see Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MPERF.html'
                                  title='x86::msr::IA32_MPERF'>IA32_MPERF</a></td>
                           <td class='docblock short'>
                                <p>Maximum Performance Frequency Clock Count (RW)  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRRCAP.html'
                                  title='x86::msr::IA32_MTRRCAP'>IA32_MTRRCAP</a></td>
                           <td class='docblock short'>
                                <p>MTRR Information See Section 11.11.1, MTRR Feature  Identification. .</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_DEF_TYPE.html'
                                  title='x86::msr::IA32_MTRR_DEF_TYPE'>IA32_MTRR_DEF_TYPE</a></td>
                           <td class='docblock short'>
                                <p>Default Memory Types (R/W)  Sets the memory type for the regions of physical memory that are not  mapped by the MTRRs.  See Section 11.11.2.1, IA32_MTRR_DEF_TYPE MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_FIX16K_80000.html'
                                  title='x86::msr::IA32_MTRR_FIX16K_80000'>IA32_MTRR_FIX16K_80000</a></td>
                           <td class='docblock short'>
                                <p>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_FIX16K_A0000.html'
                                  title='x86::msr::IA32_MTRR_FIX16K_A0000'>IA32_MTRR_FIX16K_A0000</a></td>
                           <td class='docblock short'>
                                <p>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_FIX4K_C0000.html'
                                  title='x86::msr::IA32_MTRR_FIX4K_C0000'>IA32_MTRR_FIX4K_C0000</a></td>
                           <td class='docblock short'>
                                <p>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_FIX4K_C8000.html'
                                  title='x86::msr::IA32_MTRR_FIX4K_C8000'>IA32_MTRR_FIX4K_C8000</a></td>
                           <td class='docblock short'>
                                <p>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs .</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_FIX4K_D0000.html'
                                  title='x86::msr::IA32_MTRR_FIX4K_D0000'>IA32_MTRR_FIX4K_D0000</a></td>
                           <td class='docblock short'>
                                <p>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs .</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_FIX4K_D8000.html'
                                  title='x86::msr::IA32_MTRR_FIX4K_D8000'>IA32_MTRR_FIX4K_D8000</a></td>
                           <td class='docblock short'>
                                <p>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_FIX4K_E0000.html'
                                  title='x86::msr::IA32_MTRR_FIX4K_E0000'>IA32_MTRR_FIX4K_E0000</a></td>
                           <td class='docblock short'>
                                <p>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_FIX4K_E8000.html'
                                  title='x86::msr::IA32_MTRR_FIX4K_E8000'>IA32_MTRR_FIX4K_E8000</a></td>
                           <td class='docblock short'>
                                <p>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_FIX4K_F0000.html'
                                  title='x86::msr::IA32_MTRR_FIX4K_F0000'>IA32_MTRR_FIX4K_F0000</a></td>
                           <td class='docblock short'>
                                <p>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_FIX4K_F8000.html'
                                  title='x86::msr::IA32_MTRR_FIX4K_F8000'>IA32_MTRR_FIX4K_F8000</a></td>
                           <td class='docblock short'>
                                <p>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_FIX64K_00000.html'
                                  title='x86::msr::IA32_MTRR_FIX64K_00000'>IA32_MTRR_FIX64K_00000</a></td>
                           <td class='docblock short'>
                                <p>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSBASE0.html'
                                  title='x86::msr::IA32_MTRR_PHYSBASE0'>IA32_MTRR_PHYSBASE0</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Base MTRR See Section 11.11.2.3, Variable Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSBASE1.html'
                                  title='x86::msr::IA32_MTRR_PHYSBASE1'>IA32_MTRR_PHYSBASE1</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSBASE2.html'
                                  title='x86::msr::IA32_MTRR_PHYSBASE2'>IA32_MTRR_PHYSBASE2</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSBASE3.html'
                                  title='x86::msr::IA32_MTRR_PHYSBASE3'>IA32_MTRR_PHYSBASE3</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSBASE4.html'
                                  title='x86::msr::IA32_MTRR_PHYSBASE4'>IA32_MTRR_PHYSBASE4</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSBASE5.html'
                                  title='x86::msr::IA32_MTRR_PHYSBASE5'>IA32_MTRR_PHYSBASE5</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSBASE6.html'
                                  title='x86::msr::IA32_MTRR_PHYSBASE6'>IA32_MTRR_PHYSBASE6</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSBASE7.html'
                                  title='x86::msr::IA32_MTRR_PHYSBASE7'>IA32_MTRR_PHYSBASE7</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSBASE8.html'
                                  title='x86::msr::IA32_MTRR_PHYSBASE8'>IA32_MTRR_PHYSBASE8</a></td>
                           <td class='docblock short'>
                                <p>if IA32_MTRR_CAP[7:0] &gt;  8</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSBASE9.html'
                                  title='x86::msr::IA32_MTRR_PHYSBASE9'>IA32_MTRR_PHYSBASE9</a></td>
                           <td class='docblock short'>
                                <p>if IA32_MTRR_CAP[7:0] &gt;  9</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSMASK0.html'
                                  title='x86::msr::IA32_MTRR_PHYSMASK0'>IA32_MTRR_PHYSMASK0</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSMASK1.html'
                                  title='x86::msr::IA32_MTRR_PHYSMASK1'>IA32_MTRR_PHYSMASK1</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSMASK2.html'
                                  title='x86::msr::IA32_MTRR_PHYSMASK2'>IA32_MTRR_PHYSMASK2</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs .</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSMASK3.html'
                                  title='x86::msr::IA32_MTRR_PHYSMASK3'>IA32_MTRR_PHYSMASK3</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSMASK4.html'
                                  title='x86::msr::IA32_MTRR_PHYSMASK4'>IA32_MTRR_PHYSMASK4</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSMASK5.html'
                                  title='x86::msr::IA32_MTRR_PHYSMASK5'>IA32_MTRR_PHYSMASK5</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSMASK6.html'
                                  title='x86::msr::IA32_MTRR_PHYSMASK6'>IA32_MTRR_PHYSMASK6</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSMASK7.html'
                                  title='x86::msr::IA32_MTRR_PHYSMASK7'>IA32_MTRR_PHYSMASK7</a></td>
                           <td class='docblock short'>
                                <p>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSMASK8.html'
                                  title='x86::msr::IA32_MTRR_PHYSMASK8'>IA32_MTRR_PHYSMASK8</a></td>
                           <td class='docblock short'>
                                <p>if IA32_MTRR_CAP[7:0] &gt;  8</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_MTRR_PHYSMASK9.html'
                                  title='x86::msr::IA32_MTRR_PHYSMASK9'>IA32_MTRR_PHYSMASK9</a></td>
                           <td class='docblock short'>
                                <p>if IA32_MTRR_CAP[7:0] &gt;  9</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_P5_MC_ADDR.html'
                                  title='x86::msr::IA32_P5_MC_ADDR'>IA32_P5_MC_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 35.16, MSRs in Pentium Processors.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_P5_MC_TYPE.html'
                                  title='x86::msr::IA32_P5_MC_TYPE'>IA32_P5_MC_TYPE</a></td>
                           <td class='docblock short'>
                                <p>See Section 35.16, MSRs in Pentium Processors.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PACKAGE_THERM_INTERRUPT.html'
                                  title='x86::msr::IA32_PACKAGE_THERM_INTERRUPT'>IA32_PACKAGE_THERM_INTERRUPT</a></td>
                           <td class='docblock short'>
                                <p>If CPUID.06H: EAX[6] = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PACKAGE_THERM_STATUS.html'
                                  title='x86::msr::IA32_PACKAGE_THERM_STATUS'>IA32_PACKAGE_THERM_STATUS</a></td>
                           <td class='docblock short'>
                                <p>If CPUID.06H: EAX[6] = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PAT.html'
                                  title='x86::msr::IA32_PAT'>IA32_PAT</a></td>
                           <td class='docblock short'>
                                <p>Page Attribute Table See Section 11.11.2.2, Fixed Range MTRRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PEBS_ENABLE.html'
                                  title='x86::msr::IA32_PEBS_ENABLE'>IA32_PEBS_ENABLE</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PERFEVTSEL0.html'
                                  title='x86::msr::IA32_PERFEVTSEL0'>IA32_PERFEVTSEL0</a></td>
                           <td class='docblock short'>
                                <p>Performance Event Select for Counter 0 (R/W) Supports all fields described inTable 35-2 and the fields below.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PERFEVTSEL1.html'
                                  title='x86::msr::IA32_PERFEVTSEL1'>IA32_PERFEVTSEL1</a></td>
                           <td class='docblock short'>
                                <p>Performance Event Select for Counter 1 (R/W) Supports all fields described inTable 35-2 and the fields below.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PERFEVTSEL2.html'
                                  title='x86::msr::IA32_PERFEVTSEL2'>IA32_PERFEVTSEL2</a></td>
                           <td class='docblock short'>
                                <p>Performance Event Select for Counter 2 (R/W) Supports all fields described inTable 35-2 and the fields below.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PERFEVTSEL3.html'
                                  title='x86::msr::IA32_PERFEVTSEL3'>IA32_PERFEVTSEL3</a></td>
                           <td class='docblock short'>
                                <p>Performance Event Select for Counter 3 (R/W) Supports all fields described inTable 35-2 and the fields below.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PERFEVTSEL4.html'
                                  title='x86::msr::IA32_PERFEVTSEL4'>IA32_PERFEVTSEL4</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PERFEVTSEL5.html'
                                  title='x86::msr::IA32_PERFEVTSEL5'>IA32_PERFEVTSEL5</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PERFEVTSEL6.html'
                                  title='x86::msr::IA32_PERFEVTSEL6'>IA32_PERFEVTSEL6</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PERFEVTSEL7.html'
                                  title='x86::msr::IA32_PERFEVTSEL7'>IA32_PERFEVTSEL7</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PERF_CAPABILITIES.html'
                                  title='x86::msr::IA32_PERF_CAPABILITIES'>IA32_PERF_CAPABILITIES</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2. See Section 17.4.1, IA32_DEBUGCTL MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PERF_CTL.html'
                                  title='x86::msr::IA32_PERF_CTL'>IA32_PERF_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2. See Section 14.1, Enhanced Intel  Speedstep® Technology.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PERF_GLOBAL_CTRL.html'
                                  title='x86::msr::IA32_PERF_GLOBAL_CTRL'>IA32_PERF_GLOBAL_CTRL</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2. See Section 18.4.2, Global Counter Control  Facilities.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PERF_GLOBAL_OVF_CTRL.html'
                                  title='x86::msr::IA32_PERF_GLOBAL_OVF_CTRL'>IA32_PERF_GLOBAL_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2. See Section 18.4.2, Global Counter Control  Facilities.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PERF_GLOBAL_STAUS.html'
                                  title='x86::msr::IA32_PERF_GLOBAL_STAUS'>IA32_PERF_GLOBAL_STAUS</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2. See Section 18.4.2, Global Counter Control  Facilities.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PERF_STATUS.html'
                                  title='x86::msr::IA32_PERF_STATUS'>IA32_PERF_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2. See Section 14.1, Enhanced Intel  Speedstep® Technology.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PLATFORM_DCA_CAP.html'
                                  title='x86::msr::IA32_PLATFORM_DCA_CAP'>IA32_PLATFORM_DCA_CAP</a></td>
                           <td class='docblock short'>
                                <p>06_0FH</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PLATFORM_ID.html'
                                  title='x86::msr::IA32_PLATFORM_ID'>IA32_PLATFORM_ID</a></td>
                           <td class='docblock short'>
                                <p>Platform ID (R)  See Table 35-2. The operating system can use this MSR to  determine slot  information for the processor and the proper microcode update to load.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PMC0.html'
                                  title='x86::msr::IA32_PMC0'>IA32_PMC0</a></td>
                           <td class='docblock short'>
                                <p>Performance Counter Register  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PMC1.html'
                                  title='x86::msr::IA32_PMC1'>IA32_PMC1</a></td>
                           <td class='docblock short'>
                                <p>Performance Counter Register  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PMC2.html'
                                  title='x86::msr::IA32_PMC2'>IA32_PMC2</a></td>
                           <td class='docblock short'>
                                <p>Performance Counter Register  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PMC3.html'
                                  title='x86::msr::IA32_PMC3'>IA32_PMC3</a></td>
                           <td class='docblock short'>
                                <p>Performance Counter Register  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PMC4.html'
                                  title='x86::msr::IA32_PMC4'>IA32_PMC4</a></td>
                           <td class='docblock short'>
                                <p>Performance Counter Register  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PMC5.html'
                                  title='x86::msr::IA32_PMC5'>IA32_PMC5</a></td>
                           <td class='docblock short'>
                                <p>Performance Counter Register  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PMC6.html'
                                  title='x86::msr::IA32_PMC6'>IA32_PMC6</a></td>
                           <td class='docblock short'>
                                <p>Performance Counter Register  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PMC7.html'
                                  title='x86::msr::IA32_PMC7'>IA32_PMC7</a></td>
                           <td class='docblock short'>
                                <p>Performance Counter Register  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_PQR_ASSOC.html'
                                  title='x86::msr::IA32_PQR_ASSOC'>IA32_PQR_ASSOC</a></td>
                           <td class='docblock short'>
                                <p>If ( CPUID.(EAX=07H,  ECX=0):EBX.[bit 12] = 1 )</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_QM_CTR.html'
                                  title='x86::msr::IA32_QM_CTR'>IA32_QM_CTR</a></td>
                           <td class='docblock short'>
                                <p>If ( CPUID.(EAX=07H,  ECX=0):EBX.[bit 12] = 1 )</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_QM_EVTSEL.html'
                                  title='x86::msr::IA32_QM_EVTSEL'>IA32_QM_EVTSEL</a></td>
                           <td class='docblock short'>
                                <p>If ( CPUID.(EAX=07H,  ECX=0):EBX.[bit 12] = 1 )</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_SMBASE.html'
                                  title='x86::msr::IA32_SMBASE'>IA32_SMBASE</a></td>
                           <td class='docblock short'>
                                <p>If IA32_VMX_MISC[bit 15])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_SMM_MONITOR_CTL.html'
                                  title='x86::msr::IA32_SMM_MONITOR_CTL'>IA32_SMM_MONITOR_CTL</a></td>
                           <td class='docblock short'>
                                <p>SMM Monitor Configuration (R/W) See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_SMRR_PHYSBASE.html'
                                  title='x86::msr::IA32_SMRR_PHYSBASE'>IA32_SMRR_PHYSBASE</a></td>
                           <td class='docblock short'>
                                <p>See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_SMRR_PHYSMASK.html'
                                  title='x86::msr::IA32_SMRR_PHYSMASK'>IA32_SMRR_PHYSMASK</a></td>
                           <td class='docblock short'>
                                <p>If IA32_MTRR_CAP[SMRR]  = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_STAR.html'
                                  title='x86::msr::IA32_STAR'>IA32_STAR</a></td>
                           <td class='docblock short'>
                                <p>System Call Target Address (R/W)  See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_SYSENTER_CS.html'
                                  title='x86::msr::IA32_SYSENTER_CS'>IA32_SYSENTER_CS</a></td>
                           <td class='docblock short'>
                                <p>CS register target for CPL 0 code (R/W) See Table 35-2. See Section 5.8.7, Performing Fast Calls to  System Procedures with the SYSENTER and  SYSEXIT Instructions.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_SYSENTER_EIP.html'
                                  title='x86::msr::IA32_SYSENTER_EIP'>IA32_SYSENTER_EIP</a></td>
                           <td class='docblock short'>
                                <p>CPL 0 code entry point (R/W) See Table 35-2. See Section 5.8.7, Performing  Fast Calls to System Procedures with the SYSENTER and SYSEXIT Instructions.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_SYSENTER_ESP.html'
                                  title='x86::msr::IA32_SYSENTER_ESP'>IA32_SYSENTER_ESP</a></td>
                           <td class='docblock short'>
                                <p>Stack pointer for CPL 0 stack (R/W) See Table 35-2. See Section 5.8.7, Performing Fast Calls to  System Procedures with the SYSENTER and  SYSEXIT Instructions.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_THERM_INTERRUPT.html'
                                  title='x86::msr::IA32_THERM_INTERRUPT'>IA32_THERM_INTERRUPT</a></td>
                           <td class='docblock short'>
                                <p>Thermal Interrupt Control (R/W) See Section 14.5.2, Thermal Monitor,  and see Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_THERM_STATUS.html'
                                  title='x86::msr::IA32_THERM_STATUS'>IA32_THERM_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Thermal Monitor Status (R/W) See Section 14.5.2, Thermal Monitor,  and see  Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_TIME_STAMP_COUNTER.html'
                                  title='x86::msr::IA32_TIME_STAMP_COUNTER'>IA32_TIME_STAMP_COUNTER</a></td>
                           <td class='docblock short'>
                                <p>See Section 17.13, Time-Stamp Counter,  and see Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_TSC_ADJUST.html'
                                  title='x86::msr::IA32_TSC_ADJUST'>IA32_TSC_ADJUST</a></td>
                           <td class='docblock short'>
                                <p>Per-Logical-Processor TSC ADJUST (R/W) See Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_TSC_AUX.html'
                                  title='x86::msr::IA32_TSC_AUX'>IA32_TSC_AUX</a></td>
                           <td class='docblock short'>
                                <p>AUXILIARY TSC Signature. (R/W) See Table 35-2 and Section  17.13.2, IA32_TSC_AUX Register and RDTSCP Support.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_TSC_DEADLINE.html'
                                  title='x86::msr::IA32_TSC_DEADLINE'>IA32_TSC_DEADLINE</a></td>
                           <td class='docblock short'>
                                <p>TSC Target of Local APIC s TSC Deadline Mode (R/W)  See Table 35-2</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_BASIC.html'
                                  title='x86::msr::IA32_VMX_BASIC'>IA32_VMX_BASIC</a></td>
                           <td class='docblock short'>
                                <p>Reporting Register of Basic VMX Capabilities (R/O) See Table 35-2. See Appendix A.1, Basic VMX Information (If CPUID.01H:ECX.[bit 9])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_CR0_FIXED0.html'
                                  title='x86::msr::IA32_VMX_CR0_FIXED0'>IA32_VMX_CR0_FIXED0</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of CR0 Bits Fixed to 0 (R/O) See Appendix A.7, VMX-Fixed Bits in CR0 (If CPUID.01H:ECX.[bit 9])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_CR0_FIXED1.html'
                                  title='x86::msr::IA32_VMX_CR0_FIXED1'>IA32_VMX_CR0_FIXED1</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of CR0 Bits Fixed to 1 (R/O) See Appendix A.7, VMX-Fixed Bits in CR0 (If CPUID.01H:ECX.[bit 9])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_CR4_FIXED0.html'
                                  title='x86::msr::IA32_VMX_CR4_FIXED0'>IA32_VMX_CR4_FIXED0</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of CR4 Bits Fixed to 0 (R/O) See Appendix A.8, VMX-Fixed Bits in CR4 (If CPUID.01H:ECX.[bit 9])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_CR4_FIXED1.html'
                                  title='x86::msr::IA32_VMX_CR4_FIXED1'>IA32_VMX_CR4_FIXED1</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of CR4 Bits Fixed to 1 (R/O) See Appendix A.8, VMX-Fixed Bits in CR4 (If CPUID.01H:ECX.[bit 9])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_CRO_FIXED0.html'
                                  title='x86::msr::IA32_VMX_CRO_FIXED0'>IA32_VMX_CRO_FIXED0</a></td>
                           <td class='docblock short'>
                                <p>If CPUID.01H:ECX.[bit 5] = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_CRO_FIXED1.html'
                                  title='x86::msr::IA32_VMX_CRO_FIXED1'>IA32_VMX_CRO_FIXED1</a></td>
                           <td class='docblock short'>
                                <p>If CPUID.01H:ECX.[bit 5] = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_ENTRY_CTLS.html'
                                  title='x86::msr::IA32_VMX_ENTRY_CTLS'>IA32_VMX_ENTRY_CTLS</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of VM-entry Controls (R/O) See Appendix A.5, VM-Entry Controls (If CPUID.01H:ECX.[bit 9])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_EPT_VPID_CAP.html'
                                  title='x86::msr::IA32_VMX_EPT_VPID_CAP'>IA32_VMX_EPT_VPID_CAP</a></td>
                           <td class='docblock short'>
                                <p>If ( CPUID.01H:ECX.[bit 5],  IA32_VMX_PROCBASED_C TLS[bit 63], and either  IA32_VMX_PROCBASED_C TLS2[bit 33] or  IA32_VMX_PROCBASED_C TLS2[bit 37])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_EPT_VPID_ENUM.html'
                                  title='x86::msr::IA32_VMX_EPT_VPID_ENUM'>IA32_VMX_EPT_VPID_ENUM</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of EPT and VPID (R/O)  See Table 35-2</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_EXIT_CTLS.html'
                                  title='x86::msr::IA32_VMX_EXIT_CTLS'>IA32_VMX_EXIT_CTLS</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of VM-exit Controls (R/O) See Appendix A.4, VM-Exit Controls (If CPUID.01H:ECX.[bit 9])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_FMFUNC.html'
                                  title='x86::msr::IA32_VMX_FMFUNC'>IA32_VMX_FMFUNC</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of VM-function Controls (R/O) See Table 35-2</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_MISC.html'
                                  title='x86::msr::IA32_VMX_MISC'>IA32_VMX_MISC</a></td>
                           <td class='docblock short'>
                                <p>Reporting Register of Miscellaneous VMX Capabilities (R/O) See Appendix A.6, Miscellaneous Data (If CPUID.01H:ECX.[bit 9])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_PINBASED_CTLS.html'
                                  title='x86::msr::IA32_VMX_PINBASED_CTLS'>IA32_VMX_PINBASED_CTLS</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of Pin-based VM-execution  Controls (R/O) See Appendix A.3, VM-Execution Controls (If CPUID.01H:ECX.[bit 9])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_PROCBASED_CTLS.html'
                                  title='x86::msr::IA32_VMX_PROCBASED_CTLS'>IA32_VMX_PROCBASED_CTLS</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of Primary Processor-based  VM-execution Controls (R/O) See Appendix A.3, VM-Execution Controls (If CPUID.01H:ECX.[bit 9])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_PROCBASED_CTLS2.html'
                                  title='x86::msr::IA32_VMX_PROCBASED_CTLS2'>IA32_VMX_PROCBASED_CTLS2</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of Secondary Processor-based  VM-execution Controls (R/O) See Appendix A.3, VM-Execution Controls (If CPUID.01H:ECX.[bit 9] and  IA32_VMX_PROCBASED_CTLS[bit 63])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_TRUE_ENTRY_CTLS.html'
                                  title='x86::msr::IA32_VMX_TRUE_ENTRY_CTLS'>IA32_VMX_TRUE_ENTRY_CTLS</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of VM-entry Flex Controls (R/O) See Table 35-2</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_TRUE_EXIT_CTLS.html'
                                  title='x86::msr::IA32_VMX_TRUE_EXIT_CTLS'>IA32_VMX_TRUE_EXIT_CTLS</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of VM-exit Flex Controls (R/O) See Table 35-2</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_TRUE_PINBASED_CTLS.html'
                                  title='x86::msr::IA32_VMX_TRUE_PINBASED_CTLS'>IA32_VMX_TRUE_PINBASED_CTLS</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of Pin-based VM-execution Flex  Controls (R/O) See Table 35-2</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_TRUE_PROCBASED_CTLS.html'
                                  title='x86::msr::IA32_VMX_TRUE_PROCBASED_CTLS'>IA32_VMX_TRUE_PROCBASED_CTLS</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of Primary Processor-based  VM-execution Flex Controls (R/O) See Table 35-2</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_VMCS_ENUM.html'
                                  title='x86::msr::IA32_VMX_VMCS_ENUM'>IA32_VMX_VMCS_ENUM</a></td>
                           <td class='docblock short'>
                                <p>Capability Reporting Register of VMCS Field Enumeration (R/O) See Appendix A.9, VMCS Enumeration (If CPUID.01H:ECX.[bit 9])</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_VMX_VMFUNC.html'
                                  title='x86::msr::IA32_VMX_VMFUNC'>IA32_VMX_VMFUNC</a></td>
                           <td class='docblock short'>
                                <p>If( CPUID.01H:ECX.[bit 5] =  1 and IA32_VMX_BASIC[bit 55] )</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_APICID.html'
                                  title='x86::msr::IA32_X2APIC_APICID'>IA32_X2APIC_APICID</a></td>
                           <td class='docblock short'>
                                <p>x2APIC ID register (R/O) See x2APIC Specification.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_CUR_COUNT.html'
                                  title='x86::msr::IA32_X2APIC_CUR_COUNT'>IA32_X2APIC_CUR_COUNT</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Current Count register (R/O)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_DIV_CONF.html'
                                  title='x86::msr::IA32_X2APIC_DIV_CONF'>IA32_X2APIC_DIV_CONF</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Divide Configuration register (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_EOI.html'
                                  title='x86::msr::IA32_X2APIC_EOI'>IA32_X2APIC_EOI</a></td>
                           <td class='docblock short'>
                                <p>If ( CPUID.01H:ECX.[bit 21]  = 1 )</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_ESR.html'
                                  title='x86::msr::IA32_X2APIC_ESR'>IA32_X2APIC_ESR</a></td>
                           <td class='docblock short'>
                                <p>If ( CPUID.01H:ECX.[bit 21]  = 1 )</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_ICR.html'
                                  title='x86::msr::IA32_X2APIC_ICR'>IA32_X2APIC_ICR</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Interrupt Command register (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_INIT_COUNT.html'
                                  title='x86::msr::IA32_X2APIC_INIT_COUNT'>IA32_X2APIC_INIT_COUNT</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Initial Count register (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_IRR0.html'
                                  title='x86::msr::IA32_X2APIC_IRR0'>IA32_X2APIC_IRR0</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Interrupt Request register bits <a href="R/O">31:0</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_IRR1.html'
                                  title='x86::msr::IA32_X2APIC_IRR1'>IA32_X2APIC_IRR1</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Interrupt Request register bits <a href="R/O">63:32</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_IRR2.html'
                                  title='x86::msr::IA32_X2APIC_IRR2'>IA32_X2APIC_IRR2</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Interrupt Request register bits <a href="R/O">95:64</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_IRR3.html'
                                  title='x86::msr::IA32_X2APIC_IRR3'>IA32_X2APIC_IRR3</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Interrupt Request register bits <a href="R/O">127:96</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_IRR4.html'
                                  title='x86::msr::IA32_X2APIC_IRR4'>IA32_X2APIC_IRR4</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Interrupt Request register bits <a href="R/O">159:128</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_IRR5.html'
                                  title='x86::msr::IA32_X2APIC_IRR5'>IA32_X2APIC_IRR5</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Interrupt Request register bits <a href="R/O">191:160</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_IRR6.html'
                                  title='x86::msr::IA32_X2APIC_IRR6'>IA32_X2APIC_IRR6</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Interrupt Request register bits <a href="R/O">223:192</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_IRR7.html'
                                  title='x86::msr::IA32_X2APIC_IRR7'>IA32_X2APIC_IRR7</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Interrupt Request register bits <a href="R/O">255:224</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_ISR0.html'
                                  title='x86::msr::IA32_X2APIC_ISR0'>IA32_X2APIC_ISR0</a></td>
                           <td class='docblock short'>
                                <p>x2APIC In-Service register bits <a href="R/O">31:0</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_ISR1.html'
                                  title='x86::msr::IA32_X2APIC_ISR1'>IA32_X2APIC_ISR1</a></td>
                           <td class='docblock short'>
                                <p>x2APIC In-Service register bits <a href="R/O">63:32</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_ISR2.html'
                                  title='x86::msr::IA32_X2APIC_ISR2'>IA32_X2APIC_ISR2</a></td>
                           <td class='docblock short'>
                                <p>x2APIC In-Service register bits <a href="R/O">95:64</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_ISR3.html'
                                  title='x86::msr::IA32_X2APIC_ISR3'>IA32_X2APIC_ISR3</a></td>
                           <td class='docblock short'>
                                <p>x2APIC In-Service register bits <a href="R/O">127:96</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_ISR4.html'
                                  title='x86::msr::IA32_X2APIC_ISR4'>IA32_X2APIC_ISR4</a></td>
                           <td class='docblock short'>
                                <p>x2APIC In-Service register bits <a href="R/O">159:128</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_ISR5.html'
                                  title='x86::msr::IA32_X2APIC_ISR5'>IA32_X2APIC_ISR5</a></td>
                           <td class='docblock short'>
                                <p>x2APIC In-Service register bits <a href="R/O">191:160</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_ISR6.html'
                                  title='x86::msr::IA32_X2APIC_ISR6'>IA32_X2APIC_ISR6</a></td>
                           <td class='docblock short'>
                                <p>x2APIC In-Service register bits <a href="R/O">223:192</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_ISR7.html'
                                  title='x86::msr::IA32_X2APIC_ISR7'>IA32_X2APIC_ISR7</a></td>
                           <td class='docblock short'>
                                <p>x2APIC In-Service register bits <a href="R/O">255:224</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_LDR.html'
                                  title='x86::msr::IA32_X2APIC_LDR'>IA32_X2APIC_LDR</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Logical Destination register (R/O)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_LVT_CMCI.html'
                                  title='x86::msr::IA32_X2APIC_LVT_CMCI'>IA32_X2APIC_LVT_CMCI</a></td>
                           <td class='docblock short'>
                                <p>x2APIC LVT Corrected Machine Check Interrupt register (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_LVT_ERROR.html'
                                  title='x86::msr::IA32_X2APIC_LVT_ERROR'>IA32_X2APIC_LVT_ERROR</a></td>
                           <td class='docblock short'>
                                <p>If ( CPUID.01H:ECX.[bit 21]  = 1 )</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_LVT_LINT0.html'
                                  title='x86::msr::IA32_X2APIC_LVT_LINT0'>IA32_X2APIC_LVT_LINT0</a></td>
                           <td class='docblock short'>
                                <p>If ( CPUID.01H:ECX.[bit 21]  = 1 )</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_LVT_LINT1.html'
                                  title='x86::msr::IA32_X2APIC_LVT_LINT1'>IA32_X2APIC_LVT_LINT1</a></td>
                           <td class='docblock short'>
                                <p>If ( CPUID.01H:ECX.[bit 21]  = 1 )</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_LVT_PMI.html'
                                  title='x86::msr::IA32_X2APIC_LVT_PMI'>IA32_X2APIC_LVT_PMI</a></td>
                           <td class='docblock short'>
                                <p>x2APIC LVT Performance Monitor register (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_LVT_THERMAL.html'
                                  title='x86::msr::IA32_X2APIC_LVT_THERMAL'>IA32_X2APIC_LVT_THERMAL</a></td>
                           <td class='docblock short'>
                                <p>x2APIC LVT Thermal Sensor Interrupt register (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_LVT_TIMER.html'
                                  title='x86::msr::IA32_X2APIC_LVT_TIMER'>IA32_X2APIC_LVT_TIMER</a></td>
                           <td class='docblock short'>
                                <p>x2APIC LVT Timer Interrupt register (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_PPR.html'
                                  title='x86::msr::IA32_X2APIC_PPR'>IA32_X2APIC_PPR</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Processor Priority register (R/O)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_SELF_IPI.html'
                                  title='x86::msr::IA32_X2APIC_SELF_IPI'>IA32_X2APIC_SELF_IPI</a></td>
                           <td class='docblock short'>
                                <p>If ( CPUID.01H:ECX.[bit 21]  = 1 )</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_SIVR.html'
                                  title='x86::msr::IA32_X2APIC_SIVR'>IA32_X2APIC_SIVR</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Spurious Interrupt Vector register (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_TMR0.html'
                                  title='x86::msr::IA32_X2APIC_TMR0'>IA32_X2APIC_TMR0</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Trigger Mode register bits <a href="R/O">31:0</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_TMR1.html'
                                  title='x86::msr::IA32_X2APIC_TMR1'>IA32_X2APIC_TMR1</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Trigger Mode register bits <a href="R/O">63:32</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_TMR2.html'
                                  title='x86::msr::IA32_X2APIC_TMR2'>IA32_X2APIC_TMR2</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Trigger Mode register bits <a href="R/O">95:64</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_TMR3.html'
                                  title='x86::msr::IA32_X2APIC_TMR3'>IA32_X2APIC_TMR3</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Trigger Mode register bits <a href="R/O">127:96</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_TMR4.html'
                                  title='x86::msr::IA32_X2APIC_TMR4'>IA32_X2APIC_TMR4</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Trigger Mode register bits <a href="R/O">159:128</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_TMR5.html'
                                  title='x86::msr::IA32_X2APIC_TMR5'>IA32_X2APIC_TMR5</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Trigger Mode register bits <a href="R/O">191:160</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_TMR6.html'
                                  title='x86::msr::IA32_X2APIC_TMR6'>IA32_X2APIC_TMR6</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Trigger Mode register bits <a href="R/O">223:192</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_TMR7.html'
                                  title='x86::msr::IA32_X2APIC_TMR7'>IA32_X2APIC_TMR7</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Trigger Mode register bits <a href="R/O">255:224</a></p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_TPR.html'
                                  title='x86::msr::IA32_X2APIC_TPR'>IA32_X2APIC_TPR</a></td>
                           <td class='docblock short'>
                                <p>x2APIC Task Priority register (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.IA32_X2APIC_VERSION.html'
                                  title='x86::msr::IA32_X2APIC_VERSION'>IA32_X2APIC_VERSION</a></td>
                           <td class='docblock short'>
                                <p>If ( CPUID.01H:ECX.[bit 21]  = 1 )</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.LASTBRANCHFROMIP.html'
                                  title='x86::msr::LASTBRANCHFROMIP'>LASTBRANCHFROMIP</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.LASTBRANCHTOIP.html'
                                  title='x86::msr::LASTBRANCHTOIP'>LASTBRANCHTOIP</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.LASTINTFROMIP.html'
                                  title='x86::msr::LASTINTFROMIP'>LASTINTFROMIP</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.LASTINTTOIP.html'
                                  title='x86::msr::LASTINTTOIP'>LASTINTTOIP</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC0_ADDR.html'
                                  title='x86::msr::MC0_ADDR'>MC0_ADDR</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC0_CTL.html'
                                  title='x86::msr::MC0_CTL'>MC0_CTL</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC0_MISC.html'
                                  title='x86::msr::MC0_MISC'>MC0_MISC</a></td>
                           <td class='docblock short'>
                                <p>Defined in MCA architecture but not implemented in the P6 family  processors.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC0_STATUS.html'
                                  title='x86::msr::MC0_STATUS'>MC0_STATUS</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC1_ADDR.html'
                                  title='x86::msr::MC1_ADDR'>MC1_ADDR</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC1_CTL.html'
                                  title='x86::msr::MC1_CTL'>MC1_CTL</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC1_MISC.html'
                                  title='x86::msr::MC1_MISC'>MC1_MISC</a></td>
                           <td class='docblock short'>
                                <p>Defined in MCA architecture but not implemented in the P6 family  processors.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC1_STATUS.html'
                                  title='x86::msr::MC1_STATUS'>MC1_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Bit definitions same as MC0_STATUS.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC2_ADDR.html'
                                  title='x86::msr::MC2_ADDR'>MC2_ADDR</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC2_CTL.html'
                                  title='x86::msr::MC2_CTL'>MC2_CTL</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC2_MISC.html'
                                  title='x86::msr::MC2_MISC'>MC2_MISC</a></td>
                           <td class='docblock short'>
                                <p>Defined in MCA architecture but not implemented in the P6 family  processors.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC2_STATUS.html'
                                  title='x86::msr::MC2_STATUS'>MC2_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Bit definitions same as MC0_STATUS.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC3_ADDR.html'
                                  title='x86::msr::MC3_ADDR'>MC3_ADDR</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC3_CTL.html'
                                  title='x86::msr::MC3_CTL'>MC3_CTL</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC3_MISC.html'
                                  title='x86::msr::MC3_MISC'>MC3_MISC</a></td>
                           <td class='docblock short'>
                                <p>Defined in MCA architecture but not implemented in the P6 family  processors.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC3_STATUS.html'
                                  title='x86::msr::MC3_STATUS'>MC3_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Bit definitions same as MC0_STATUS.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC4_ADDR.html'
                                  title='x86::msr::MC4_ADDR'>MC4_ADDR</a></td>
                           <td class='docblock short'>
                                <p>Defined in MCA architecture but not implemented in P6 Family processors.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC4_CTL.html'
                                  title='x86::msr::MC4_CTL'>MC4_CTL</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC4_MISC.html'
                                  title='x86::msr::MC4_MISC'>MC4_MISC</a></td>
                           <td class='docblock short'>
                                <p>Defined in MCA architecture but not implemented in the P6 family  processors.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MC4_STATUS.html'
                                  title='x86::msr::MC4_STATUS'>MC4_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Bit definitions same as MC0_STATUS, except bits 0, 4, 57, and 61 are  hardcoded to 1.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MCG_CAP.html'
                                  title='x86::msr::MCG_CAP'>MCG_CAP</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MCG_CTL.html'
                                  title='x86::msr::MCG_CTL'>MCG_CTL</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MCG_STATUS.html'
                                  title='x86::msr::MCG_STATUS'>MCG_STATUS</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_ALF_ESCR0.html'
                                  title='x86::msr::MSR_ALF_ESCR0'>MSR_ALF_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_ALF_ESCR1.html'
                                  title='x86::msr::MSR_ALF_ESCR1'>MSR_ALF_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B0_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_B0_PMON_BOX_CTRL'>MSR_B0_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 0 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B0_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_B0_PMON_BOX_OVF_CTRL'>MSR_B0_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 0 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B0_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_B0_PMON_BOX_STATUS'>MSR_B0_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 0 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B0_PMON_CTR0.html'
                                  title='x86::msr::MSR_B0_PMON_CTR0'>MSR_B0_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B0_PMON_CTR1.html'
                                  title='x86::msr::MSR_B0_PMON_CTR1'>MSR_B0_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B0_PMON_CTR2.html'
                                  title='x86::msr::MSR_B0_PMON_CTR2'>MSR_B0_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B0_PMON_CTR3.html'
                                  title='x86::msr::MSR_B0_PMON_CTR3'>MSR_B0_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B0_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_B0_PMON_EVNT_SEL0'>MSR_B0_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B0_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_B0_PMON_EVNT_SEL1'>MSR_B0_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B0_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_B0_PMON_EVNT_SEL2'>MSR_B0_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B0_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_B0_PMON_EVNT_SEL3'>MSR_B0_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B0_PMON_MASK.html'
                                  title='x86::msr::MSR_B0_PMON_MASK'>MSR_B0_PMON_MASK</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 0 perfmon local box mask MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B0_PMON_MATCH.html'
                                  title='x86::msr::MSR_B0_PMON_MATCH'>MSR_B0_PMON_MATCH</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 0 perfmon local box match MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B1_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_B1_PMON_BOX_CTRL'>MSR_B1_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 1 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B1_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_B1_PMON_BOX_OVF_CTRL'>MSR_B1_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 1 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B1_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_B1_PMON_BOX_STATUS'>MSR_B1_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 1 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B1_PMON_CTR0.html'
                                  title='x86::msr::MSR_B1_PMON_CTR0'>MSR_B1_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B1_PMON_CTR1.html'
                                  title='x86::msr::MSR_B1_PMON_CTR1'>MSR_B1_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B1_PMON_CTR2.html'
                                  title='x86::msr::MSR_B1_PMON_CTR2'>MSR_B1_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B1_PMON_CTR3.html'
                                  title='x86::msr::MSR_B1_PMON_CTR3'>MSR_B1_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B1_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_B1_PMON_EVNT_SEL0'>MSR_B1_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B1_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_B1_PMON_EVNT_SEL1'>MSR_B1_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B1_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_B1_PMON_EVNT_SEL2'>MSR_B1_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B1_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_B1_PMON_EVNT_SEL3'>MSR_B1_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 1vperfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B1_PMON_MASK.html'
                                  title='x86::msr::MSR_B1_PMON_MASK'>MSR_B1_PMON_MASK</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 1 perfmon local box mask MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_B1_PMON_MATCH.html'
                                  title='x86::msr::MSR_B1_PMON_MATCH'>MSR_B1_PMON_MATCH</a></td>
                           <td class='docblock short'>
                                <p>Uncore B-box 1 perfmon local box match MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_BBL_CR_CTL.html'
                                  title='x86::msr::MSR_BBL_CR_CTL'>MSR_BBL_CR_CTL</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_BBL_CR_CTL3.html'
                                  title='x86::msr::MSR_BBL_CR_CTL3'>MSR_BBL_CR_CTL3</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_BPU_CCCR0.html'
                                  title='x86::msr::MSR_BPU_CCCR0'>MSR_BPU_CCCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_BPU_CCCR1.html'
                                  title='x86::msr::MSR_BPU_CCCR1'>MSR_BPU_CCCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_BPU_CCCR2.html'
                                  title='x86::msr::MSR_BPU_CCCR2'>MSR_BPU_CCCR2</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_BPU_CCCR3.html'
                                  title='x86::msr::MSR_BPU_CCCR3'>MSR_BPU_CCCR3</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_BPU_COUNTER0.html'
                                  title='x86::msr::MSR_BPU_COUNTER0'>MSR_BPU_COUNTER0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.2, Performance Counters.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_BPU_COUNTER1.html'
                                  title='x86::msr::MSR_BPU_COUNTER1'>MSR_BPU_COUNTER1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.2, Performance Counters.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_BPU_COUNTER2.html'
                                  title='x86::msr::MSR_BPU_COUNTER2'>MSR_BPU_COUNTER2</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.2, Performance Counters.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_BPU_COUNTER3.html'
                                  title='x86::msr::MSR_BPU_COUNTER3'>MSR_BPU_COUNTER3</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.2, Performance Counters.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_BPU_ESCR0.html'
                                  title='x86::msr::MSR_BPU_ESCR0'>MSR_BPU_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_BPU_ESCR1.html'
                                  title='x86::msr::MSR_BPU_ESCR1'>MSR_BPU_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_BSU_ESCR0.html'
                                  title='x86::msr::MSR_BSU_ESCR0'>MSR_BSU_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_BSU_ESCR1.html'
                                  title='x86::msr::MSR_BSU_ESCR1'>MSR_BSU_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C0_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_C0_PMON_BOX_CTRL'>MSR_C0_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 0 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C0_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_C0_PMON_BOX_OVF_CTRL'>MSR_C0_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 0 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C0_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_C0_PMON_BOX_STATUS'>MSR_C0_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 0 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C0_PMON_CTR0.html'
                                  title='x86::msr::MSR_C0_PMON_CTR0'>MSR_C0_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C0_PMON_CTR1.html'
                                  title='x86::msr::MSR_C0_PMON_CTR1'>MSR_C0_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C0_PMON_CTR2.html'
                                  title='x86::msr::MSR_C0_PMON_CTR2'>MSR_C0_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C0_PMON_CTR3.html'
                                  title='x86::msr::MSR_C0_PMON_CTR3'>MSR_C0_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C0_PMON_CTR4.html'
                                  title='x86::msr::MSR_C0_PMON_CTR4'>MSR_C0_PMON_CTR4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C0_PMON_CTR5.html'
                                  title='x86::msr::MSR_C0_PMON_CTR5'>MSR_C0_PMON_CTR5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C0_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_C0_PMON_EVNT_SEL0'>MSR_C0_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C0_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_C0_PMON_EVNT_SEL1'>MSR_C0_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C0_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_C0_PMON_EVNT_SEL2'>MSR_C0_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C0_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_C0_PMON_EVNT_SEL3'>MSR_C0_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C0_PMON_EVNT_SEL4.html'
                                  title='x86::msr::MSR_C0_PMON_EVNT_SEL4'>MSR_C0_PMON_EVNT_SEL4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C0_PMON_EVNT_SEL5.html'
                                  title='x86::msr::MSR_C0_PMON_EVNT_SEL5'>MSR_C0_PMON_EVNT_SEL5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C1_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_C1_PMON_BOX_CTRL'>MSR_C1_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 1 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C1_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_C1_PMON_BOX_OVF_CTRL'>MSR_C1_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 1 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C1_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_C1_PMON_BOX_STATUS'>MSR_C1_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 1 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C1_PMON_CTR0.html'
                                  title='x86::msr::MSR_C1_PMON_CTR0'>MSR_C1_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C1_PMON_CTR1.html'
                                  title='x86::msr::MSR_C1_PMON_CTR1'>MSR_C1_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C1_PMON_CTR2.html'
                                  title='x86::msr::MSR_C1_PMON_CTR2'>MSR_C1_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C1_PMON_CTR3.html'
                                  title='x86::msr::MSR_C1_PMON_CTR3'>MSR_C1_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C1_PMON_CTR4.html'
                                  title='x86::msr::MSR_C1_PMON_CTR4'>MSR_C1_PMON_CTR4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C1_PMON_CTR5.html'
                                  title='x86::msr::MSR_C1_PMON_CTR5'>MSR_C1_PMON_CTR5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C1_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_C1_PMON_EVNT_SEL0'>MSR_C1_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C1_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_C1_PMON_EVNT_SEL1'>MSR_C1_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C1_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_C1_PMON_EVNT_SEL2'>MSR_C1_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C1_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_C1_PMON_EVNT_SEL3'>MSR_C1_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C1_PMON_EVNT_SEL4.html'
                                  title='x86::msr::MSR_C1_PMON_EVNT_SEL4'>MSR_C1_PMON_EVNT_SEL4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C1_PMON_EVNT_SEL5.html'
                                  title='x86::msr::MSR_C1_PMON_EVNT_SEL5'>MSR_C1_PMON_EVNT_SEL5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C2_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_C2_PMON_BOX_CTRL'>MSR_C2_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 2 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C2_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_C2_PMON_BOX_OVF_CTRL'>MSR_C2_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 2 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C2_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_C2_PMON_BOX_STATUS'>MSR_C2_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 2 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C2_PMON_CTR0.html'
                                  title='x86::msr::MSR_C2_PMON_CTR0'>MSR_C2_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 2 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C2_PMON_CTR1.html'
                                  title='x86::msr::MSR_C2_PMON_CTR1'>MSR_C2_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 2 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C2_PMON_CTR2.html'
                                  title='x86::msr::MSR_C2_PMON_CTR2'>MSR_C2_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 2 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C2_PMON_CTR3.html'
                                  title='x86::msr::MSR_C2_PMON_CTR3'>MSR_C2_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 2 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C2_PMON_CTR4.html'
                                  title='x86::msr::MSR_C2_PMON_CTR4'>MSR_C2_PMON_CTR4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 2 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C2_PMON_CTR5.html'
                                  title='x86::msr::MSR_C2_PMON_CTR5'>MSR_C2_PMON_CTR5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 2 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C2_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_C2_PMON_EVNT_SEL0'>MSR_C2_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 2 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C2_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_C2_PMON_EVNT_SEL1'>MSR_C2_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 2 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C2_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_C2_PMON_EVNT_SEL2'>MSR_C2_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 2 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C2_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_C2_PMON_EVNT_SEL3'>MSR_C2_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 2 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C2_PMON_EVNT_SEL4.html'
                                  title='x86::msr::MSR_C2_PMON_EVNT_SEL4'>MSR_C2_PMON_EVNT_SEL4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 2 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C2_PMON_EVNT_SEL5.html'
                                  title='x86::msr::MSR_C2_PMON_EVNT_SEL5'>MSR_C2_PMON_EVNT_SEL5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 2 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C3_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_C3_PMON_BOX_CTRL'>MSR_C3_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 3 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C3_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_C3_PMON_BOX_OVF_CTRL'>MSR_C3_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 3 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C3_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_C3_PMON_BOX_STATUS'>MSR_C3_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 3 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C3_PMON_CTR0.html'
                                  title='x86::msr::MSR_C3_PMON_CTR0'>MSR_C3_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 3 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C3_PMON_CTR1.html'
                                  title='x86::msr::MSR_C3_PMON_CTR1'>MSR_C3_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 3 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C3_PMON_CTR2.html'
                                  title='x86::msr::MSR_C3_PMON_CTR2'>MSR_C3_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 3 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C3_PMON_CTR3.html'
                                  title='x86::msr::MSR_C3_PMON_CTR3'>MSR_C3_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 3 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C3_PMON_CTR4.html'
                                  title='x86::msr::MSR_C3_PMON_CTR4'>MSR_C3_PMON_CTR4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 3 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C3_PMON_CTR5.html'
                                  title='x86::msr::MSR_C3_PMON_CTR5'>MSR_C3_PMON_CTR5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 3 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C3_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_C3_PMON_EVNT_SEL0'>MSR_C3_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 3 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C3_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_C3_PMON_EVNT_SEL1'>MSR_C3_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 3 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C3_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_C3_PMON_EVNT_SEL2'>MSR_C3_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 3 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C3_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_C3_PMON_EVNT_SEL3'>MSR_C3_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 3 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C3_PMON_EVNT_SEL4.html'
                                  title='x86::msr::MSR_C3_PMON_EVNT_SEL4'>MSR_C3_PMON_EVNT_SEL4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 3 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C3_PMON_EVNT_SEL5.html'
                                  title='x86::msr::MSR_C3_PMON_EVNT_SEL5'>MSR_C3_PMON_EVNT_SEL5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 3 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C4_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_C4_PMON_BOX_CTRL'>MSR_C4_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 4 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C4_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_C4_PMON_BOX_OVF_CTRL'>MSR_C4_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 4 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C4_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_C4_PMON_BOX_STATUS'>MSR_C4_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 4 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C4_PMON_CTR0.html'
                                  title='x86::msr::MSR_C4_PMON_CTR0'>MSR_C4_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 4 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C4_PMON_CTR1.html'
                                  title='x86::msr::MSR_C4_PMON_CTR1'>MSR_C4_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 4 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C4_PMON_CTR2.html'
                                  title='x86::msr::MSR_C4_PMON_CTR2'>MSR_C4_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 4 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C4_PMON_CTR3.html'
                                  title='x86::msr::MSR_C4_PMON_CTR3'>MSR_C4_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 4 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C4_PMON_CTR4.html'
                                  title='x86::msr::MSR_C4_PMON_CTR4'>MSR_C4_PMON_CTR4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 4 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C4_PMON_CTR5.html'
                                  title='x86::msr::MSR_C4_PMON_CTR5'>MSR_C4_PMON_CTR5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 4 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C4_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_C4_PMON_EVNT_SEL0'>MSR_C4_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 4 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C4_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_C4_PMON_EVNT_SEL1'>MSR_C4_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 4 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C4_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_C4_PMON_EVNT_SEL2'>MSR_C4_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 4 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C4_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_C4_PMON_EVNT_SEL3'>MSR_C4_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 4 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C4_PMON_EVNT_SEL4.html'
                                  title='x86::msr::MSR_C4_PMON_EVNT_SEL4'>MSR_C4_PMON_EVNT_SEL4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 4 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C4_PMON_EVNT_SEL5.html'
                                  title='x86::msr::MSR_C4_PMON_EVNT_SEL5'>MSR_C4_PMON_EVNT_SEL5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 4 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C5_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_C5_PMON_BOX_CTRL'>MSR_C5_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 5 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C5_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_C5_PMON_BOX_OVF_CTRL'>MSR_C5_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 5 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C5_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_C5_PMON_BOX_STATUS'>MSR_C5_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 5 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C5_PMON_CTR0.html'
                                  title='x86::msr::MSR_C5_PMON_CTR0'>MSR_C5_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 5 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C5_PMON_CTR1.html'
                                  title='x86::msr::MSR_C5_PMON_CTR1'>MSR_C5_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 5 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C5_PMON_CTR2.html'
                                  title='x86::msr::MSR_C5_PMON_CTR2'>MSR_C5_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 5 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C5_PMON_CTR3.html'
                                  title='x86::msr::MSR_C5_PMON_CTR3'>MSR_C5_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 5 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C5_PMON_CTR4.html'
                                  title='x86::msr::MSR_C5_PMON_CTR4'>MSR_C5_PMON_CTR4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 5 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C5_PMON_CTR5.html'
                                  title='x86::msr::MSR_C5_PMON_CTR5'>MSR_C5_PMON_CTR5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 5 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C5_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_C5_PMON_EVNT_SEL0'>MSR_C5_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 5 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C5_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_C5_PMON_EVNT_SEL1'>MSR_C5_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 5 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C5_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_C5_PMON_EVNT_SEL2'>MSR_C5_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 5 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C5_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_C5_PMON_EVNT_SEL3'>MSR_C5_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 5 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C5_PMON_EVNT_SEL4.html'
                                  title='x86::msr::MSR_C5_PMON_EVNT_SEL4'>MSR_C5_PMON_EVNT_SEL4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 5 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C5_PMON_EVNT_SEL5.html'
                                  title='x86::msr::MSR_C5_PMON_EVNT_SEL5'>MSR_C5_PMON_EVNT_SEL5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 5 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C6_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_C6_PMON_BOX_CTRL'>MSR_C6_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 6 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C6_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_C6_PMON_BOX_OVF_CTRL'>MSR_C6_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 6 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C6_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_C6_PMON_BOX_STATUS'>MSR_C6_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 6 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C6_PMON_CTR0.html'
                                  title='x86::msr::MSR_C6_PMON_CTR0'>MSR_C6_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 6 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C6_PMON_CTR1.html'
                                  title='x86::msr::MSR_C6_PMON_CTR1'>MSR_C6_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 6 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C6_PMON_CTR2.html'
                                  title='x86::msr::MSR_C6_PMON_CTR2'>MSR_C6_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 6 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C6_PMON_CTR3.html'
                                  title='x86::msr::MSR_C6_PMON_CTR3'>MSR_C6_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 6 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C6_PMON_CTR4.html'
                                  title='x86::msr::MSR_C6_PMON_CTR4'>MSR_C6_PMON_CTR4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 6 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C6_PMON_CTR5.html'
                                  title='x86::msr::MSR_C6_PMON_CTR5'>MSR_C6_PMON_CTR5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 6 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C6_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_C6_PMON_EVNT_SEL0'>MSR_C6_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 6 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C6_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_C6_PMON_EVNT_SEL1'>MSR_C6_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 6 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C6_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_C6_PMON_EVNT_SEL2'>MSR_C6_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 6 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C6_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_C6_PMON_EVNT_SEL3'>MSR_C6_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 6 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C6_PMON_EVNT_SEL4.html'
                                  title='x86::msr::MSR_C6_PMON_EVNT_SEL4'>MSR_C6_PMON_EVNT_SEL4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 6 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C6_PMON_EVNT_SEL5.html'
                                  title='x86::msr::MSR_C6_PMON_EVNT_SEL5'>MSR_C6_PMON_EVNT_SEL5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 6 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C7_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_C7_PMON_BOX_CTRL'>MSR_C7_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 7 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C7_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_C7_PMON_BOX_OVF_CTRL'>MSR_C7_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 7 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C7_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_C7_PMON_BOX_STATUS'>MSR_C7_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 7 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C7_PMON_CTR0.html'
                                  title='x86::msr::MSR_C7_PMON_CTR0'>MSR_C7_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 7 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C7_PMON_CTR1.html'
                                  title='x86::msr::MSR_C7_PMON_CTR1'>MSR_C7_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 7 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C7_PMON_CTR2.html'
                                  title='x86::msr::MSR_C7_PMON_CTR2'>MSR_C7_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 7 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C7_PMON_CTR3.html'
                                  title='x86::msr::MSR_C7_PMON_CTR3'>MSR_C7_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 7 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C7_PMON_CTR4.html'
                                  title='x86::msr::MSR_C7_PMON_CTR4'>MSR_C7_PMON_CTR4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 7 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C7_PMON_CTR5.html'
                                  title='x86::msr::MSR_C7_PMON_CTR5'>MSR_C7_PMON_CTR5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 7 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C7_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_C7_PMON_EVNT_SEL0'>MSR_C7_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 7 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C7_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_C7_PMON_EVNT_SEL1'>MSR_C7_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 7 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C7_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_C7_PMON_EVNT_SEL2'>MSR_C7_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 7 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C7_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_C7_PMON_EVNT_SEL3'>MSR_C7_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 7 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C7_PMON_EVNT_SEL4.html'
                                  title='x86::msr::MSR_C7_PMON_EVNT_SEL4'>MSR_C7_PMON_EVNT_SEL4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 7 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C7_PMON_EVNT_SEL5.html'
                                  title='x86::msr::MSR_C7_PMON_EVNT_SEL5'>MSR_C7_PMON_EVNT_SEL5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 7 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C8_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_C8_PMON_BOX_CTRL'>MSR_C8_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 8 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C8_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_C8_PMON_BOX_OVF_CTRL'>MSR_C8_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 8 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C8_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_C8_PMON_BOX_STATUS'>MSR_C8_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 8 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C8_PMON_CTR0.html'
                                  title='x86::msr::MSR_C8_PMON_CTR0'>MSR_C8_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 8 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C8_PMON_CTR1.html'
                                  title='x86::msr::MSR_C8_PMON_CTR1'>MSR_C8_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 8 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C8_PMON_CTR2.html'
                                  title='x86::msr::MSR_C8_PMON_CTR2'>MSR_C8_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 8 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C8_PMON_CTR3.html'
                                  title='x86::msr::MSR_C8_PMON_CTR3'>MSR_C8_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 8 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C8_PMON_CTR4.html'
                                  title='x86::msr::MSR_C8_PMON_CTR4'>MSR_C8_PMON_CTR4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 8 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C8_PMON_CTR5.html'
                                  title='x86::msr::MSR_C8_PMON_CTR5'>MSR_C8_PMON_CTR5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 8 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C8_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_C8_PMON_EVNT_SEL0'>MSR_C8_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 8 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C8_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_C8_PMON_EVNT_SEL1'>MSR_C8_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 8 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C8_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_C8_PMON_EVNT_SEL2'>MSR_C8_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 8 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C8_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_C8_PMON_EVNT_SEL3'>MSR_C8_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 8 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C8_PMON_EVNT_SEL4.html'
                                  title='x86::msr::MSR_C8_PMON_EVNT_SEL4'>MSR_C8_PMON_EVNT_SEL4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 8 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C8_PMON_EVNT_SEL5.html'
                                  title='x86::msr::MSR_C8_PMON_EVNT_SEL5'>MSR_C8_PMON_EVNT_SEL5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 8 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C9_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_C9_PMON_BOX_CTRL'>MSR_C9_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 9 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C9_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_C9_PMON_BOX_OVF_CTRL'>MSR_C9_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 9 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C9_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_C9_PMON_BOX_STATUS'>MSR_C9_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 9 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C9_PMON_CTR0.html'
                                  title='x86::msr::MSR_C9_PMON_CTR0'>MSR_C9_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 9 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C9_PMON_CTR1.html'
                                  title='x86::msr::MSR_C9_PMON_CTR1'>MSR_C9_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 9 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C9_PMON_CTR2.html'
                                  title='x86::msr::MSR_C9_PMON_CTR2'>MSR_C9_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 9 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C9_PMON_CTR3.html'
                                  title='x86::msr::MSR_C9_PMON_CTR3'>MSR_C9_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 9 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C9_PMON_CTR4.html'
                                  title='x86::msr::MSR_C9_PMON_CTR4'>MSR_C9_PMON_CTR4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 9 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C9_PMON_CTR5.html'
                                  title='x86::msr::MSR_C9_PMON_CTR5'>MSR_C9_PMON_CTR5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 9 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C9_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_C9_PMON_EVNT_SEL0'>MSR_C9_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 9 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C9_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_C9_PMON_EVNT_SEL1'>MSR_C9_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 9 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C9_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_C9_PMON_EVNT_SEL2'>MSR_C9_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 9 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C9_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_C9_PMON_EVNT_SEL3'>MSR_C9_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 9 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C9_PMON_EVNT_SEL4.html'
                                  title='x86::msr::MSR_C9_PMON_EVNT_SEL4'>MSR_C9_PMON_EVNT_SEL4</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 9 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_C9_PMON_EVNT_SEL5.html'
                                  title='x86::msr::MSR_C9_PMON_EVNT_SEL5'>MSR_C9_PMON_EVNT_SEL5</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-box 9 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_CONFIG_TDP_CONTROL.html'
                                  title='x86::msr::MSR_CONFIG_TDP_CONTROL'>MSR_CONFIG_TDP_CONTROL</a></td>
                           <td class='docblock short'>
                                <p>ConfigTDP Control (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_CONFIG_TDP_LEVEL1.html'
                                  title='x86::msr::MSR_CONFIG_TDP_LEVEL1'>MSR_CONFIG_TDP_LEVEL1</a></td>
                           <td class='docblock short'>
                                <p>ConfigTDP Level 1 ratio and power level (R/O)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_CONFIG_TDP_LEVEL2.html'
                                  title='x86::msr::MSR_CONFIG_TDP_LEVEL2'>MSR_CONFIG_TDP_LEVEL2</a></td>
                           <td class='docblock short'>
                                <p>ConfigTDP Level 2 ratio and power level (R/O)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_CONFIG_TDP_NOMINAL.html'
                                  title='x86::msr::MSR_CONFIG_TDP_NOMINAL'>MSR_CONFIG_TDP_NOMINAL</a></td>
                           <td class='docblock short'>
                                <p>Nominal TDP Ratio (R/O)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_CORE_C1_RESIDENCY.html'
                                  title='x86::msr::MSR_CORE_C1_RESIDENCY'>MSR_CORE_C1_RESIDENCY</a></td>
                           <td class='docblock short'>
                                <p>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_CORE_C3_RESIDENCY.html'
                                  title='x86::msr::MSR_CORE_C3_RESIDENCY'>MSR_CORE_C3_RESIDENCY</a></td>
                           <td class='docblock short'>
                                <p>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_CORE_C4_RESIDENCY.html'
                                  title='x86::msr::MSR_CORE_C4_RESIDENCY'>MSR_CORE_C4_RESIDENCY</a></td>
                           <td class='docblock short'>
                                <p>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_CORE_C6_RESIDENCY.html'
                                  title='x86::msr::MSR_CORE_C6_RESIDENCY'>MSR_CORE_C6_RESIDENCY</a></td>
                           <td class='docblock short'>
                                <p>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_CORE_C7_RESIDENCY.html'
                                  title='x86::msr::MSR_CORE_C7_RESIDENCY'>MSR_CORE_C7_RESIDENCY</a></td>
                           <td class='docblock short'>
                                <p>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_CRU_ESCR0.html'
                                  title='x86::msr::MSR_CRU_ESCR0'>MSR_CRU_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_CRU_ESCR1.html'
                                  title='x86::msr::MSR_CRU_ESCR1'>MSR_CRU_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_CRU_ESCR2.html'
                                  title='x86::msr::MSR_CRU_ESCR2'>MSR_CRU_ESCR2</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_CRU_ESCR3.html'
                                  title='x86::msr::MSR_CRU_ESCR3'>MSR_CRU_ESCR3</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_CRU_ESCR4.html'
                                  title='x86::msr::MSR_CRU_ESCR4'>MSR_CRU_ESCR4</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_CRU_ESCR5.html'
                                  title='x86::msr::MSR_CRU_ESCR5'>MSR_CRU_ESCR5</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_DAC_ESCR0.html'
                                  title='x86::msr::MSR_DAC_ESCR0'>MSR_DAC_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_DAC_ESCR1.html'
                                  title='x86::msr::MSR_DAC_ESCR1'>MSR_DAC_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_DEBUGCTLA.html'
                                  title='x86::msr::MSR_DEBUGCTLA'>MSR_DEBUGCTLA</a></td>
                           <td class='docblock short'>
                                <p>Debug Control (R/W)  Controls how several debug features are used. Bit  definitions are discussed in the referenced section. See Section 17.9.1, MSR_DEBUGCTLA MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_DEBUGCTLB.html'
                                  title='x86::msr::MSR_DEBUGCTLB'>MSR_DEBUGCTLB</a></td>
                           <td class='docblock short'>
                                <p>Debug Control (R/W)  Controls how several debug features are used. Bit definitions are discussed in the referenced section. See Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors).</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_DRAM_ENERGY_STATUS.html'
                                  title='x86::msr::MSR_DRAM_ENERGY_STATUS'>MSR_DRAM_ENERGY_STATUS</a></td>
                           <td class='docblock short'>
                                <p>DRAM Energy Status (R/O)  See Section 14.7.5, DRAM RAPL Domain.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_DRAM_PERF_STATUS.html'
                                  title='x86::msr::MSR_DRAM_PERF_STATUS'>MSR_DRAM_PERF_STATUS</a></td>
                           <td class='docblock short'>
                                <p>DRAM Performance Throttling Status (R/O) See Section 14.7.5,  DRAM RAPL Domain.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_DRAM_POWER_INFO.html'
                                  title='x86::msr::MSR_DRAM_POWER_INFO'>MSR_DRAM_POWER_INFO</a></td>
                           <td class='docblock short'>
                                <p>DRAM RAPL Parameters (R/W) See Section 14.7.5, DRAM RAPL Domain.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_DRAM_POWER_LIMIT.html'
                                  title='x86::msr::MSR_DRAM_POWER_LIMIT'>MSR_DRAM_POWER_LIMIT</a></td>
                           <td class='docblock short'>
                                <p>DRAM RAPL Power Limit Control (R/W)  See Section 14.7.5, DRAM RAPL Domain.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_EBC_FREQUENCY_ID.html'
                                  title='x86::msr::MSR_EBC_FREQUENCY_ID'>MSR_EBC_FREQUENCY_ID</a></td>
                           <td class='docblock short'>
                                <p>Processor Frequency Configuration The bit field layout of this MSR varies according to  the MODEL value in the CPUID version  information. The following bit field layout applies to Pentium 4 and Xeon Processors with MODEL  encoding equal or greater than 2.  (R) The field Indicates the current processor  frequency configuration.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_EBC_HARD_POWERON.html'
                                  title='x86::msr::MSR_EBC_HARD_POWERON'>MSR_EBC_HARD_POWERON</a></td>
                           <td class='docblock short'>
                                <p>Processor Hard Power-On Configuration (R/W) Enables and disables processor features;  (R) indicates current processor configuration.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_EBC_SOFT_POWERON.html'
                                  title='x86::msr::MSR_EBC_SOFT_POWERON'>MSR_EBC_SOFT_POWERON</a></td>
                           <td class='docblock short'>
                                <p>Processor Soft Power-On Configuration (R/W)  Enables and disables processor features.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_EBL_CR_POWERON.html'
                                  title='x86::msr::MSR_EBL_CR_POWERON'>MSR_EBL_CR_POWERON</a></td>
                           <td class='docblock short'>
                                <p>Processor Hard Power-On Configuration (R/W) Enables and  disables processor features;  (R) indicates current processor configuration.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_EFSB_DRDY0.html'
                                  title='x86::msr::MSR_EFSB_DRDY0'>MSR_EFSB_DRDY0</a></td>
                           <td class='docblock short'>
                                <p>EFSB DRDY Event Control and Counter Register (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache  for  details.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_EFSB_DRDY1.html'
                                  title='x86::msr::MSR_EFSB_DRDY1'>MSR_EFSB_DRDY1</a></td>
                           <td class='docblock short'>
                                <p>EFSB DRDY Event Control and Counter  Register (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_EMON_L3_CTR_CTL0.html'
                                  title='x86::msr::MSR_EMON_L3_CTR_CTL0'>MSR_EMON_L3_CTR_CTL0</a></td>
                           <td class='docblock short'>
                                <p>GBUSQ Event Control and Counter  Register (R/W) See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_EMON_L3_CTR_CTL1.html'
                                  title='x86::msr::MSR_EMON_L3_CTR_CTL1'>MSR_EMON_L3_CTR_CTL1</a></td>
                           <td class='docblock short'>
                                <p>GBUSQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_EMON_L3_CTR_CTL2.html'
                                  title='x86::msr::MSR_EMON_L3_CTR_CTL2'>MSR_EMON_L3_CTR_CTL2</a></td>
                           <td class='docblock short'>
                                <p>GSNPQ Event Control and Counter  Register (R/W)  See Section 18.17, Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_EMON_L3_CTR_CTL3.html'
                                  title='x86::msr::MSR_EMON_L3_CTR_CTL3'>MSR_EMON_L3_CTR_CTL3</a></td>
                           <td class='docblock short'>
                                <p>GSNPQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_EMON_L3_CTR_CTL4.html'
                                  title='x86::msr::MSR_EMON_L3_CTR_CTL4'>MSR_EMON_L3_CTR_CTL4</a></td>
                           <td class='docblock short'>
                                <p>FSB Event Control and Counter Register (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache  for  details.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_EMON_L3_CTR_CTL5.html'
                                  title='x86::msr::MSR_EMON_L3_CTR_CTL5'>MSR_EMON_L3_CTR_CTL5</a></td>
                           <td class='docblock short'>
                                <p>FSB Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_EMON_L3_CTR_CTL6.html'
                                  title='x86::msr::MSR_EMON_L3_CTR_CTL6'>MSR_EMON_L3_CTR_CTL6</a></td>
                           <td class='docblock short'>
                                <p>FSB Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_EMON_L3_CTR_CTL7.html'
                                  title='x86::msr::MSR_EMON_L3_CTR_CTL7'>MSR_EMON_L3_CTR_CTL7</a></td>
                           <td class='docblock short'>
                                <p>FSB Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_EMON_L3_GL_CTL.html'
                                  title='x86::msr::MSR_EMON_L3_GL_CTL'>MSR_EMON_L3_GL_CTL</a></td>
                           <td class='docblock short'>
                                <p>L3/FSB Common Control Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_ERROR_CONTROL.html'
                                  title='x86::msr::MSR_ERROR_CONTROL'>MSR_ERROR_CONTROL</a></td>
                           <td class='docblock short'>
                                <p>MC Bank Error Configuration (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_FIRM_ESCR0.html'
                                  title='x86::msr::MSR_FIRM_ESCR0'>MSR_FIRM_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_FIRM_ESCR1.html'
                                  title='x86::msr::MSR_FIRM_ESCR1'>MSR_FIRM_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_FLAME_CCCR0.html'
                                  title='x86::msr::MSR_FLAME_CCCR0'>MSR_FLAME_CCCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_FLAME_CCCR1.html'
                                  title='x86::msr::MSR_FLAME_CCCR1'>MSR_FLAME_CCCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_FLAME_CCCR2.html'
                                  title='x86::msr::MSR_FLAME_CCCR2'>MSR_FLAME_CCCR2</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_FLAME_CCCR3.html'
                                  title='x86::msr::MSR_FLAME_CCCR3'>MSR_FLAME_CCCR3</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_FLAME_COUNTER0.html'
                                  title='x86::msr::MSR_FLAME_COUNTER0'>MSR_FLAME_COUNTER0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.2, Performance Counters.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_FLAME_COUNTER1.html'
                                  title='x86::msr::MSR_FLAME_COUNTER1'>MSR_FLAME_COUNTER1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.2, Performance Counters.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_FLAME_COUNTER2.html'
                                  title='x86::msr::MSR_FLAME_COUNTER2'>MSR_FLAME_COUNTER2</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.2, Performance Counters.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_FLAME_COUNTER3.html'
                                  title='x86::msr::MSR_FLAME_COUNTER3'>MSR_FLAME_COUNTER3</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.2, Performance Counters.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_FLAME_ESCR0.html'
                                  title='x86::msr::MSR_FLAME_ESCR0'>MSR_FLAME_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_FLAME_ESCR1.html'
                                  title='x86::msr::MSR_FLAME_ESCR1'>MSR_FLAME_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_FSB_ESCR0.html'
                                  title='x86::msr::MSR_FSB_ESCR0'>MSR_FSB_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_FSB_ESCR1.html'
                                  title='x86::msr::MSR_FSB_ESCR1'>MSR_FSB_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_FSB_FREQ.html'
                                  title='x86::msr::MSR_FSB_FREQ'>MSR_FSB_FREQ</a></td>
                           <td class='docblock short'>
                                <p>Scaleable Bus Speed(RO) This field indicates the intended scaleable bus clock speed for  processors based on Intel Atom microarchitecture:</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_GQ_SNOOP_MESF.html'
                                  title='x86::msr::MSR_GQ_SNOOP_MESF'>MSR_GQ_SNOOP_MESF</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IFSB_BUSQ0.html'
                                  title='x86::msr::MSR_IFSB_BUSQ0'>MSR_IFSB_BUSQ0</a></td>
                           <td class='docblock short'>
                                <p>IFSB BUSQ Event Control and Counter  Register (R/W) See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor  MP with Up to 8-MByte L3 Cache.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IFSB_BUSQ1.html'
                                  title='x86::msr::MSR_IFSB_BUSQ1'>MSR_IFSB_BUSQ1</a></td>
                           <td class='docblock short'>
                                <p>IFSB BUSQ Event Control and Counter Register (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IFSB_CNTR7.html'
                                  title='x86::msr::MSR_IFSB_CNTR7'>MSR_IFSB_CNTR7</a></td>
                           <td class='docblock short'>
                                <p>IFSB Latency Event Counter Register  (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor  MP with Up to 8-MByte L3 Cache.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IFSB_CTL6.html'
                                  title='x86::msr::MSR_IFSB_CTL6'>MSR_IFSB_CTL6</a></td>
                           <td class='docblock short'>
                                <p>IFSB Latency Event Control Register  (R/W) See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache  for  details.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IFSB_SNPQ0.html'
                                  title='x86::msr::MSR_IFSB_SNPQ0'>MSR_IFSB_SNPQ0</a></td>
                           <td class='docblock short'>
                                <p>IFSB SNPQ Event Control and Counter  Register (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor  MP with Up to 8-MByte L3 Cache.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IFSB_SNPQ1.html'
                                  title='x86::msr::MSR_IFSB_SNPQ1'>MSR_IFSB_SNPQ1</a></td>
                           <td class='docblock short'>
                                <p>IFSB SNPQ Event Control and Counter  Register (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IQ_CCCR0.html'
                                  title='x86::msr::MSR_IQ_CCCR0'>MSR_IQ_CCCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IQ_CCCR1.html'
                                  title='x86::msr::MSR_IQ_CCCR1'>MSR_IQ_CCCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IQ_CCCR2.html'
                                  title='x86::msr::MSR_IQ_CCCR2'>MSR_IQ_CCCR2</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IQ_CCCR3.html'
                                  title='x86::msr::MSR_IQ_CCCR3'>MSR_IQ_CCCR3</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IQ_CCCR4.html'
                                  title='x86::msr::MSR_IQ_CCCR4'>MSR_IQ_CCCR4</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IQ_CCCR5.html'
                                  title='x86::msr::MSR_IQ_CCCR5'>MSR_IQ_CCCR5</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IQ_COUNTER4.html'
                                  title='x86::msr::MSR_IQ_COUNTER4'>MSR_IQ_COUNTER4</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.2, Performance Counters.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IQ_COUNTER5.html'
                                  title='x86::msr::MSR_IQ_COUNTER5'>MSR_IQ_COUNTER5</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.2, Performance Counters.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IQ_ESCR0.html'
                                  title='x86::msr::MSR_IQ_ESCR0'>MSR_IQ_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs. This MSR is not available on later processors. It is  only available on processor family 0FH, models  01H-02H.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IQ_ESCR1.html'
                                  title='x86::msr::MSR_IQ_ESCR1'>MSR_IQ_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs. This MSR is not available on later processors. It is  only available on processor family 0FH, models  01H-02H.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IS_ESCR0.html'
                                  title='x86::msr::MSR_IS_ESCR0'>MSR_IS_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IS_ESCR1.html'
                                  title='x86::msr::MSR_IS_ESCR1'>MSR_IS_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_ITLB_ESCR0.html'
                                  title='x86::msr::MSR_ITLB_ESCR0'>MSR_ITLB_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_ITLB_ESCR1.html'
                                  title='x86::msr::MSR_ITLB_ESCR1'>MSR_ITLB_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_IX_ESCR0.html'
                                  title='x86::msr::MSR_IX_ESCR0'>MSR_IX_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_0.html'
                                  title='x86::msr::MSR_LASTBRANCH_0'>MSR_LASTBRANCH_0</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 0 (R/W)  One of four last branch record registers on the last  branch record stack. It contains pointers to the  source and destination instruction for one of the  last four branches, exceptions, or interrupts that  the processor took. MSR_LASTBRANCH_0 through  MSR_LASTBRANCH_3 at 1DBH-1DEH are  available only on family 0FH, models 0H-02H.  They have been replaced by the MSRs at 680H- 68FH and 6C0H-6CFH.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_0_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_0_FROM_IP'>MSR_LASTBRANCH_0_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 0 From IP (R/W) One of eight pairs of last branch record registers on the last branch  record stack. This part of the stack contains pointers to the source  instruction for one of the last eight branches, exceptions, or  interrupts taken by the processor. See also: Last Branch Record Stack TOS at 1C9H Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors).</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_0_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_0_TO_IP'>MSR_LASTBRANCH_0_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 0 (R/W)  One of 16 pairs of last branch record registers on  the last branch record stack (6C0H-6CFH). This  part of the stack contains pointers to the  destination instruction for one of the last 16  branches, exceptions, or interrupts that the  processor took. See Section 17.9, Last Branch, Interrupt, and  Exception Recording (Processors based on Intel  NetBurst® Microarchitecture).</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_1.html'
                                  title='x86::msr::MSR_LASTBRANCH_1'>MSR_LASTBRANCH_1</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 1 (R/W) See description of MSR_LASTBRANCH_0.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_10_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_10_FROM_IP'>MSR_LASTBRANCH_10_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 10 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_10_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_10_TO_IP'>MSR_LASTBRANCH_10_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 10 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_11_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_11_FROM_IP'>MSR_LASTBRANCH_11_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 11 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_11_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_11_TO_IP'>MSR_LASTBRANCH_11_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 11 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_12_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_12_FROM_IP'>MSR_LASTBRANCH_12_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 12 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_12_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_12_TO_IP'>MSR_LASTBRANCH_12_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 12 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_13_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_13_FROM_IP'>MSR_LASTBRANCH_13_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 13 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_13_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_13_TO_IP'>MSR_LASTBRANCH_13_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 13 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_14_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_14_FROM_IP'>MSR_LASTBRANCH_14_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 14 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_14_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_14_TO_IP'>MSR_LASTBRANCH_14_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 14 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_15_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_15_FROM_IP'>MSR_LASTBRANCH_15_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 15 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_15_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_15_TO_IP'>MSR_LASTBRANCH_15_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 15 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_1_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_1_FROM_IP'>MSR_LASTBRANCH_1_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 1 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_1_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_1_TO_IP'>MSR_LASTBRANCH_1_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 1 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_2.html'
                                  title='x86::msr::MSR_LASTBRANCH_2'>MSR_LASTBRANCH_2</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 2 See description of the MSR_LASTBRANCH_0 MSR at 1DBH.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_2_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_2_FROM_IP'>MSR_LASTBRANCH_2_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 2 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_2_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_2_TO_IP'>MSR_LASTBRANCH_2_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 2 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_3.html'
                                  title='x86::msr::MSR_LASTBRANCH_3'>MSR_LASTBRANCH_3</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 3 See description of the MSR_LASTBRANCH_0 MSR  at 1DBH.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_3_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_3_FROM_IP'>MSR_LASTBRANCH_3_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 3 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_3_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_3_TO_IP'>MSR_LASTBRANCH_3_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 3 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_4.html'
                                  title='x86::msr::MSR_LASTBRANCH_4'>MSR_LASTBRANCH_4</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 4 (R/W) See description of MSR_LASTBRANCH_0.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_4_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_4_FROM_IP'>MSR_LASTBRANCH_4_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 4 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_4_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_4_TO_IP'>MSR_LASTBRANCH_4_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 4 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_5.html'
                                  title='x86::msr::MSR_LASTBRANCH_5'>MSR_LASTBRANCH_5</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 5 (R/W) See description of MSR_LASTBRANCH_0.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_5_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_5_FROM_IP'>MSR_LASTBRANCH_5_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 5 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_5_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_5_TO_IP'>MSR_LASTBRANCH_5_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 5 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_6.html'
                                  title='x86::msr::MSR_LASTBRANCH_6'>MSR_LASTBRANCH_6</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 6 (R/W) See description of MSR_LASTBRANCH_0.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_6_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_6_FROM_IP'>MSR_LASTBRANCH_6_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 6 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_6_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_6_TO_IP'>MSR_LASTBRANCH_6_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 6 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_7.html'
                                  title='x86::msr::MSR_LASTBRANCH_7'>MSR_LASTBRANCH_7</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 7 (R/W) See description of MSR_LASTBRANCH_0.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_7_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_7_FROM_IP'>MSR_LASTBRANCH_7_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 7 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_7_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_7_TO_IP'>MSR_LASTBRANCH_7_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 7 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_8_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_8_FROM_IP'>MSR_LASTBRANCH_8_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 8 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_8_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_8_TO_IP'>MSR_LASTBRANCH_8_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 8 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_9_FROM_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_9_FROM_IP'>MSR_LASTBRANCH_9_FROM_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 9 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_9_TO_IP.html'
                                  title='x86::msr::MSR_LASTBRANCH_9_TO_IP'>MSR_LASTBRANCH_9_TO_IP</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record 9 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LASTBRANCH_TOS.html'
                                  title='x86::msr::MSR_LASTBRANCH_TOS'>MSR_LASTBRANCH_TOS</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record Stack TOS (R/W)  Contains an index (0-3 or 0-15) that points to the  top of the last branch record stack (that is, that points the index of the MSR containing the most  recent branch record). See Section 17.9.2, LBR Stack for Processors Based on Intel NetBurst® Microarchitecture ; and  addresses 1DBH-1DEH and 680H-68FH.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LBR_SELECT.html'
                                  title='x86::msr::MSR_LBR_SELECT'>MSR_LBR_SELECT</a></td>
                           <td class='docblock short'>
                                <p>Last Branch Record Filtering Select Register (R/W)  See Section 17.6.2, Filtering of Last Branch Records.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LER_FROM_LIP.html'
                                  title='x86::msr::MSR_LER_FROM_LIP'>MSR_LER_FROM_LIP</a></td>
                           <td class='docblock short'>
                                <p>Last Exception Record From Linear IP (R)  Contains a pointer to the last branch instruction that the processor  executed prior to the last exception that was generated or the last  interrupt that was handled. See Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors)  and Section 17.12.2, Last Branch and Last  Exception MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_LER_TO_LIP.html'
                                  title='x86::msr::MSR_LER_TO_LIP'>MSR_LER_TO_LIP</a></td>
                           <td class='docblock short'>
                                <p>Last Exception Record To Linear IP (R)  This area contains a pointer to the target of the last branch instruction  that the processor executed prior to the last exception that was  generated or the last interrupt that was handled. See Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors)  and Section 17.12.2, Last Branch and Last  Exception MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_ADDR_MASK.html'
                                  title='x86::msr::MSR_M0_PMON_ADDR_MASK'>MSR_M0_PMON_ADDR_MASK</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon local box address mask MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_ADDR_MATCH.html'
                                  title='x86::msr::MSR_M0_PMON_ADDR_MATCH'>MSR_M0_PMON_ADDR_MATCH</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon local box address match MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_M0_PMON_BOX_CTRL'>MSR_M0_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_M0_PMON_BOX_OVF_CTRL'>MSR_M0_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_M0_PMON_BOX_STATUS'>MSR_M0_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_CTR0.html'
                                  title='x86::msr::MSR_M0_PMON_CTR0'>MSR_M0_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_CTR1.html'
                                  title='x86::msr::MSR_M0_PMON_CTR1'>MSR_M0_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_CTR2.html'
                                  title='x86::msr::MSR_M0_PMON_CTR2'>MSR_M0_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_CTR3.html'
                                  title='x86::msr::MSR_M0_PMON_CTR3'>MSR_M0_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_CTR4.html'
                                  title='x86::msr::MSR_M0_PMON_CTR4'>MSR_M0_PMON_CTR4</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_CTR5.html'
                                  title='x86::msr::MSR_M0_PMON_CTR5'>MSR_M0_PMON_CTR5</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_DSP.html'
                                  title='x86::msr::MSR_M0_PMON_DSP'>MSR_M0_PMON_DSP</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon DSP unit select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_M0_PMON_EVNT_SEL0'>MSR_M0_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_M0_PMON_EVNT_SEL1'>MSR_M0_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_M0_PMON_EVNT_SEL2'>MSR_M0_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_M0_PMON_EVNT_SEL3'>MSR_M0_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_EVNT_SEL4.html'
                                  title='x86::msr::MSR_M0_PMON_EVNT_SEL4'>MSR_M0_PMON_EVNT_SEL4</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_EVNT_SEL5.html'
                                  title='x86::msr::MSR_M0_PMON_EVNT_SEL5'>MSR_M0_PMON_EVNT_SEL5</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_ISS.html'
                                  title='x86::msr::MSR_M0_PMON_ISS'>MSR_M0_PMON_ISS</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon ISS unit select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_MAP.html'
                                  title='x86::msr::MSR_M0_PMON_MAP'>MSR_M0_PMON_MAP</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon MAP unit select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_MM_CONFIG.html'
                                  title='x86::msr::MSR_M0_PMON_MM_CONFIG'>MSR_M0_PMON_MM_CONFIG</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon local box address match/mask config MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_MSC_THR.html'
                                  title='x86::msr::MSR_M0_PMON_MSC_THR'>MSR_M0_PMON_MSC_THR</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon MIC THR select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_PGT.html'
                                  title='x86::msr::MSR_M0_PMON_PGT'>MSR_M0_PMON_PGT</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon PGT unit select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_PLD.html'
                                  title='x86::msr::MSR_M0_PMON_PLD'>MSR_M0_PMON_PLD</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon PLD unit select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_TIMESTAMP.html'
                                  title='x86::msr::MSR_M0_PMON_TIMESTAMP'>MSR_M0_PMON_TIMESTAMP</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon time stamp unit select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M0_PMON_ZDP.html'
                                  title='x86::msr::MSR_M0_PMON_ZDP'>MSR_M0_PMON_ZDP</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 0 perfmon ZDP unit select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_ADDR_MASK.html'
                                  title='x86::msr::MSR_M1_PMON_ADDR_MASK'>MSR_M1_PMON_ADDR_MASK</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon local box address mask MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_ADDR_MATCH.html'
                                  title='x86::msr::MSR_M1_PMON_ADDR_MATCH'>MSR_M1_PMON_ADDR_MATCH</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon local box address match MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_M1_PMON_BOX_CTRL'>MSR_M1_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_M1_PMON_BOX_OVF_CTRL'>MSR_M1_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_M1_PMON_BOX_STATUS'>MSR_M1_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_CTR0.html'
                                  title='x86::msr::MSR_M1_PMON_CTR0'>MSR_M1_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_CTR1.html'
                                  title='x86::msr::MSR_M1_PMON_CTR1'>MSR_M1_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_CTR2.html'
                                  title='x86::msr::MSR_M1_PMON_CTR2'>MSR_M1_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_CTR3.html'
                                  title='x86::msr::MSR_M1_PMON_CTR3'>MSR_M1_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_CTR4.html'
                                  title='x86::msr::MSR_M1_PMON_CTR4'>MSR_M1_PMON_CTR4</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_CTR5.html'
                                  title='x86::msr::MSR_M1_PMON_CTR5'>MSR_M1_PMON_CTR5</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_DSP.html'
                                  title='x86::msr::MSR_M1_PMON_DSP'>MSR_M1_PMON_DSP</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon DSP unit select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_M1_PMON_EVNT_SEL0'>MSR_M1_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_M1_PMON_EVNT_SEL1'>MSR_M1_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_M1_PMON_EVNT_SEL2'>MSR_M1_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_M1_PMON_EVNT_SEL3'>MSR_M1_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_EVNT_SEL4.html'
                                  title='x86::msr::MSR_M1_PMON_EVNT_SEL4'>MSR_M1_PMON_EVNT_SEL4</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_EVNT_SEL5.html'
                                  title='x86::msr::MSR_M1_PMON_EVNT_SEL5'>MSR_M1_PMON_EVNT_SEL5</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_ISS.html'
                                  title='x86::msr::MSR_M1_PMON_ISS'>MSR_M1_PMON_ISS</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon ISS unit select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_MAP.html'
                                  title='x86::msr::MSR_M1_PMON_MAP'>MSR_M1_PMON_MAP</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon MAP unit select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_MM_CONFIG.html'
                                  title='x86::msr::MSR_M1_PMON_MM_CONFIG'>MSR_M1_PMON_MM_CONFIG</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon local box address match/mask config MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_MSC_THR.html'
                                  title='x86::msr::MSR_M1_PMON_MSC_THR'>MSR_M1_PMON_MSC_THR</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon MIC THR select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_PGT.html'
                                  title='x86::msr::MSR_M1_PMON_PGT'>MSR_M1_PMON_PGT</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon PGT unit select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_PLD.html'
                                  title='x86::msr::MSR_M1_PMON_PLD'>MSR_M1_PMON_PLD</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon PLD unit select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_TIMESTAMP.html'
                                  title='x86::msr::MSR_M1_PMON_TIMESTAMP'>MSR_M1_PMON_TIMESTAMP</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon time stamp unit select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_M1_PMON_ZDP.html'
                                  title='x86::msr::MSR_M1_PMON_ZDP'>MSR_M1_PMON_ZDP</a></td>
                           <td class='docblock short'>
                                <p>Uncore M-box 1 perfmon ZDP unit select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC0_MISC.html'
                                  title='x86::msr::MSR_MC0_MISC'>MSR_MC0_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC10_ADDR.html'
                                  title='x86::msr::MSR_MC10_ADDR'>MSR_MC10_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC10_CTL.html'
                                  title='x86::msr::MSR_MC10_CTL'>MSR_MC10_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC10_MISC.html'
                                  title='x86::msr::MSR_MC10_MISC'>MSR_MC10_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC10_STATUS.html'
                                  title='x86::msr::MSR_MC10_STATUS'>MSR_MC10_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC11_ADDR.html'
                                  title='x86::msr::MSR_MC11_ADDR'>MSR_MC11_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC11_CTL.html'
                                  title='x86::msr::MSR_MC11_CTL'>MSR_MC11_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC11_MISC.html'
                                  title='x86::msr::MSR_MC11_MISC'>MSR_MC11_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC11_STATUS.html'
                                  title='x86::msr::MSR_MC11_STATUS'>MSR_MC11_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC12_ADDR.html'
                                  title='x86::msr::MSR_MC12_ADDR'>MSR_MC12_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC12_CTL.html'
                                  title='x86::msr::MSR_MC12_CTL'>MSR_MC12_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC12_MISC.html'
                                  title='x86::msr::MSR_MC12_MISC'>MSR_MC12_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC12_STATUS.html'
                                  title='x86::msr::MSR_MC12_STATUS'>MSR_MC12_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC13_ADDR.html'
                                  title='x86::msr::MSR_MC13_ADDR'>MSR_MC13_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC13_CTL.html'
                                  title='x86::msr::MSR_MC13_CTL'>MSR_MC13_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC13_MISC.html'
                                  title='x86::msr::MSR_MC13_MISC'>MSR_MC13_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC13_STATUS.html'
                                  title='x86::msr::MSR_MC13_STATUS'>MSR_MC13_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC14_ADDR.html'
                                  title='x86::msr::MSR_MC14_ADDR'>MSR_MC14_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC14_CTL.html'
                                  title='x86::msr::MSR_MC14_CTL'>MSR_MC14_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC14_MISC.html'
                                  title='x86::msr::MSR_MC14_MISC'>MSR_MC14_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC14_STATUS.html'
                                  title='x86::msr::MSR_MC14_STATUS'>MSR_MC14_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC15_ADDR.html'
                                  title='x86::msr::MSR_MC15_ADDR'>MSR_MC15_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC15_CTL.html'
                                  title='x86::msr::MSR_MC15_CTL'>MSR_MC15_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC15_MISC.html'
                                  title='x86::msr::MSR_MC15_MISC'>MSR_MC15_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC15_STATUS.html'
                                  title='x86::msr::MSR_MC15_STATUS'>MSR_MC15_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC16_ADDR.html'
                                  title='x86::msr::MSR_MC16_ADDR'>MSR_MC16_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC16_CTL.html'
                                  title='x86::msr::MSR_MC16_CTL'>MSR_MC16_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC16_MISC.html'
                                  title='x86::msr::MSR_MC16_MISC'>MSR_MC16_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC16_STATUS.html'
                                  title='x86::msr::MSR_MC16_STATUS'>MSR_MC16_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC17_ADDR.html'
                                  title='x86::msr::MSR_MC17_ADDR'>MSR_MC17_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC17_CTL.html'
                                  title='x86::msr::MSR_MC17_CTL'>MSR_MC17_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC17_MISC.html'
                                  title='x86::msr::MSR_MC17_MISC'>MSR_MC17_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC17_STATUS.html'
                                  title='x86::msr::MSR_MC17_STATUS'>MSR_MC17_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC18_ADDR.html'
                                  title='x86::msr::MSR_MC18_ADDR'>MSR_MC18_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC18_CTL.html'
                                  title='x86::msr::MSR_MC18_CTL'>MSR_MC18_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC18_MISC.html'
                                  title='x86::msr::MSR_MC18_MISC'>MSR_MC18_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC18_STATUS.html'
                                  title='x86::msr::MSR_MC18_STATUS'>MSR_MC18_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC19_ADDR.html'
                                  title='x86::msr::MSR_MC19_ADDR'>MSR_MC19_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC19_CTL.html'
                                  title='x86::msr::MSR_MC19_CTL'>MSR_MC19_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC19_MISC.html'
                                  title='x86::msr::MSR_MC19_MISC'>MSR_MC19_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC19_STATUS.html'
                                  title='x86::msr::MSR_MC19_STATUS'>MSR_MC19_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC1_MISC.html'
                                  title='x86::msr::MSR_MC1_MISC'>MSR_MC1_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC20_ADDR.html'
                                  title='x86::msr::MSR_MC20_ADDR'>MSR_MC20_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC20_CTL.html'
                                  title='x86::msr::MSR_MC20_CTL'>MSR_MC20_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC20_MISC.html'
                                  title='x86::msr::MSR_MC20_MISC'>MSR_MC20_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC20_STATUS.html'
                                  title='x86::msr::MSR_MC20_STATUS'>MSR_MC20_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC21_ADDR.html'
                                  title='x86::msr::MSR_MC21_ADDR'>MSR_MC21_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC21_CTL.html'
                                  title='x86::msr::MSR_MC21_CTL'>MSR_MC21_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC21_MISC.html'
                                  title='x86::msr::MSR_MC21_MISC'>MSR_MC21_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC21_STATUS.html'
                                  title='x86::msr::MSR_MC21_STATUS'>MSR_MC21_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC22_ADDR.html'
                                  title='x86::msr::MSR_MC22_ADDR'>MSR_MC22_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC22_CTL.html'
                                  title='x86::msr::MSR_MC22_CTL'>MSR_MC22_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC22_MISC.html'
                                  title='x86::msr::MSR_MC22_MISC'>MSR_MC22_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC22_STATUS.html'
                                  title='x86::msr::MSR_MC22_STATUS'>MSR_MC22_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC23_ADDR.html'
                                  title='x86::msr::MSR_MC23_ADDR'>MSR_MC23_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC23_CTL.html'
                                  title='x86::msr::MSR_MC23_CTL'>MSR_MC23_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC23_MISC.html'
                                  title='x86::msr::MSR_MC23_MISC'>MSR_MC23_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC23_STATUS.html'
                                  title='x86::msr::MSR_MC23_STATUS'>MSR_MC23_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC24_ADDR.html'
                                  title='x86::msr::MSR_MC24_ADDR'>MSR_MC24_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC24_CTL.html'
                                  title='x86::msr::MSR_MC24_CTL'>MSR_MC24_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC24_MISC.html'
                                  title='x86::msr::MSR_MC24_MISC'>MSR_MC24_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC24_STATUS.html'
                                  title='x86::msr::MSR_MC24_STATUS'>MSR_MC24_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC25_ADDR.html'
                                  title='x86::msr::MSR_MC25_ADDR'>MSR_MC25_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC25_CTL.html'
                                  title='x86::msr::MSR_MC25_CTL'>MSR_MC25_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC25_MISC.html'
                                  title='x86::msr::MSR_MC25_MISC'>MSR_MC25_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC25_STATUS.html'
                                  title='x86::msr::MSR_MC25_STATUS'>MSR_MC25_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC26_ADDR.html'
                                  title='x86::msr::MSR_MC26_ADDR'>MSR_MC26_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC26_CTL.html'
                                  title='x86::msr::MSR_MC26_CTL'>MSR_MC26_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC26_MISC.html'
                                  title='x86::msr::MSR_MC26_MISC'>MSR_MC26_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC26_STATUS.html'
                                  title='x86::msr::MSR_MC26_STATUS'>MSR_MC26_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC2_MISC.html'
                                  title='x86::msr::MSR_MC2_MISC'>MSR_MC2_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC3_ADDR.html'
                                  title='x86::msr::MSR_MC3_ADDR'>MSR_MC3_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The MSR_MC3_ADDR register is either not implemented or  contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear.  When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC3_CTL.html'
                                  title='x86::msr::MSR_MC3_CTL'>MSR_MC3_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC3_MISC.html'
                                  title='x86::msr::MSR_MC3_MISC'>MSR_MC3_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC3_STATUS.html'
                                  title='x86::msr::MSR_MC3_STATUS'>MSR_MC3_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC4_ADDR.html'
                                  title='x86::msr::MSR_MC4_ADDR'>MSR_MC4_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The MSR_MC4_ADDR register is either not implemented or  contains no address if the ADDRV flag in the MSR_MC4_STATUS  register is clear. When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC4_CTL.html'
                                  title='x86::msr::MSR_MC4_CTL'>MSR_MC4_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC4_CTL2.html'
                                  title='x86::msr::MSR_MC4_CTL2'>MSR_MC4_CTL2</a></td>
                           <td class='docblock short'>
                                <p>Always 0 (CMCI not supported).</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC4_MISC.html'
                                  title='x86::msr::MSR_MC4_MISC'>MSR_MC4_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC4_STATUS.html'
                                  title='x86::msr::MSR_MC4_STATUS'>MSR_MC4_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC5_ADDR.html'
                                  title='x86::msr::MSR_MC5_ADDR'>MSR_MC5_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The MSR_MC4_ADDR register is either not implemented or  contains no address if the ADDRV flag in the MSR_MC4_STATUS  register is clear. When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC5_CTL.html'
                                  title='x86::msr::MSR_MC5_CTL'>MSR_MC5_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC5_MISC.html'
                                  title='x86::msr::MSR_MC5_MISC'>MSR_MC5_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC5_STATUS.html'
                                  title='x86::msr::MSR_MC5_STATUS'>MSR_MC5_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC6_ADDR.html'
                                  title='x86::msr::MSR_MC6_ADDR'>MSR_MC6_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC6_CTL.html'
                                  title='x86::msr::MSR_MC6_CTL'>MSR_MC6_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC6_MISC.html'
                                  title='x86::msr::MSR_MC6_MISC'>MSR_MC6_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC6_STATUS.html'
                                  title='x86::msr::MSR_MC6_STATUS'>MSR_MC6_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 15.3.2.2, IA32_MCi_STATUS MSRS.  and  Chapter 23.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC7_ADDR.html'
                                  title='x86::msr::MSR_MC7_ADDR'>MSR_MC7_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC7_CTL.html'
                                  title='x86::msr::MSR_MC7_CTL'>MSR_MC7_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC7_MISC.html'
                                  title='x86::msr::MSR_MC7_MISC'>MSR_MC7_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC7_STATUS.html'
                                  title='x86::msr::MSR_MC7_STATUS'>MSR_MC7_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC8_ADDR.html'
                                  title='x86::msr::MSR_MC8_ADDR'>MSR_MC8_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC8_CTL.html'
                                  title='x86::msr::MSR_MC8_CTL'>MSR_MC8_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC8_MISC.html'
                                  title='x86::msr::MSR_MC8_MISC'>MSR_MC8_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC8_STATUS.html'
                                  title='x86::msr::MSR_MC8_STATUS'>MSR_MC8_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC9_ADDR.html'
                                  title='x86::msr::MSR_MC9_ADDR'>MSR_MC9_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC9_CTL.html'
                                  title='x86::msr::MSR_MC9_CTL'>MSR_MC9_CTL</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC9_MISC.html'
                                  title='x86::msr::MSR_MC9_MISC'>MSR_MC9_MISC</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MC9_STATUS.html'
                                  title='x86::msr::MSR_MC9_STATUS'>MSR_MC9_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_MISC.html'
                                  title='x86::msr::MSR_MCG_MISC'>MSR_MCG_MISC</a></td>
                           <td class='docblock short'>
                                <p>Machine Check Miscellaneous See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_R10.html'
                                  title='x86::msr::MSR_MCG_R10'>MSR_MCG_R10</a></td>
                           <td class='docblock short'>
                                <p>Machine Check R10 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_R11.html'
                                  title='x86::msr::MSR_MCG_R11'>MSR_MCG_R11</a></td>
                           <td class='docblock short'>
                                <p>Machine Check R11 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_R12.html'
                                  title='x86::msr::MSR_MCG_R12'>MSR_MCG_R12</a></td>
                           <td class='docblock short'>
                                <p>Machine Check R12 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_R13.html'
                                  title='x86::msr::MSR_MCG_R13'>MSR_MCG_R13</a></td>
                           <td class='docblock short'>
                                <p>Machine Check R13 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_R14.html'
                                  title='x86::msr::MSR_MCG_R14'>MSR_MCG_R14</a></td>
                           <td class='docblock short'>
                                <p>Machine Check R14 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_R8.html'
                                  title='x86::msr::MSR_MCG_R8'>MSR_MCG_R8</a></td>
                           <td class='docblock short'>
                                <p>Machine Check R8 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_R9.html'
                                  title='x86::msr::MSR_MCG_R9'>MSR_MCG_R9</a></td>
                           <td class='docblock short'>
                                <p>Machine Check R9D/R9 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_RAX.html'
                                  title='x86::msr::MSR_MCG_RAX'>MSR_MCG_RAX</a></td>
                           <td class='docblock short'>
                                <p>Machine Check EAX/RAX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_RBP.html'
                                  title='x86::msr::MSR_MCG_RBP'>MSR_MCG_RBP</a></td>
                           <td class='docblock short'>
                                <p>Machine Check EBP/RBP Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_RBX.html'
                                  title='x86::msr::MSR_MCG_RBX'>MSR_MCG_RBX</a></td>
                           <td class='docblock short'>
                                <p>Machine Check EBX/RBX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_RCX.html'
                                  title='x86::msr::MSR_MCG_RCX'>MSR_MCG_RCX</a></td>
                           <td class='docblock short'>
                                <p>Machine Check ECX/RCX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_RDI.html'
                                  title='x86::msr::MSR_MCG_RDI'>MSR_MCG_RDI</a></td>
                           <td class='docblock short'>
                                <p>Machine Check EDI/RDI Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_RDX.html'
                                  title='x86::msr::MSR_MCG_RDX'>MSR_MCG_RDX</a></td>
                           <td class='docblock short'>
                                <p>Machine Check EDX/RDX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_RFLAGS.html'
                                  title='x86::msr::MSR_MCG_RFLAGS'>MSR_MCG_RFLAGS</a></td>
                           <td class='docblock short'>
                                <p>Machine Check EFLAGS/RFLAG Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_RIP.html'
                                  title='x86::msr::MSR_MCG_RIP'>MSR_MCG_RIP</a></td>
                           <td class='docblock short'>
                                <p>Machine Check EIP/RIP Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MCG_RSI.html'
                                  title='x86::msr::MSR_MCG_RSI'>MSR_MCG_RSI</a></td>
                           <td class='docblock short'>
                                <p>Machine Check ESI/RSI Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MISC_PWR_MGMT.html'
                                  title='x86::msr::MSR_MISC_PWR_MGMT'>MSR_MISC_PWR_MGMT</a></td>
                           <td class='docblock short'>
                                <p>See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MOB_ESCR0.html'
                                  title='x86::msr::MSR_MOB_ESCR0'>MSR_MOB_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MOB_ESCR1.html'
                                  title='x86::msr::MSR_MOB_ESCR1'>MSR_MOB_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MS_CCCR0.html'
                                  title='x86::msr::MSR_MS_CCCR0'>MSR_MS_CCCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MS_CCCR1.html'
                                  title='x86::msr::MSR_MS_CCCR1'>MSR_MS_CCCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MS_CCCR2.html'
                                  title='x86::msr::MSR_MS_CCCR2'>MSR_MS_CCCR2</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MS_CCCR3.html'
                                  title='x86::msr::MSR_MS_CCCR3'>MSR_MS_CCCR3</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.3, CCCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MS_COUNTER0.html'
                                  title='x86::msr::MSR_MS_COUNTER0'>MSR_MS_COUNTER0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.2, Performance Counters.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MS_COUNTER1.html'
                                  title='x86::msr::MSR_MS_COUNTER1'>MSR_MS_COUNTER1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.2, Performance Counters.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MS_COUNTER2.html'
                                  title='x86::msr::MSR_MS_COUNTER2'>MSR_MS_COUNTER2</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.2, Performance Counters.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MS_COUNTER3.html'
                                  title='x86::msr::MSR_MS_COUNTER3'>MSR_MS_COUNTER3</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.2, Performance Counters.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MS_ESCR0.html'
                                  title='x86::msr::MSR_MS_ESCR0'>MSR_MS_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_MS_ESCR1.html'
                                  title='x86::msr::MSR_MS_ESCR1'>MSR_MS_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_OFFCORE_RSP_0.html'
                                  title='x86::msr::MSR_OFFCORE_RSP_0'>MSR_OFFCORE_RSP_0</a></td>
                           <td class='docblock short'>
                                <p>Offcore Response Event Select Register (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_OFFCORE_RSP_1.html'
                                  title='x86::msr::MSR_OFFCORE_RSP_1'>MSR_OFFCORE_RSP_1</a></td>
                           <td class='docblock short'>
                                <p>Offcore Response Event Select Register (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PEBS_ENABLE.html'
                                  title='x86::msr::MSR_PEBS_ENABLE'>MSR_PEBS_ENABLE</a></td>
                           <td class='docblock short'>
                                <p>Precise Event-Based Sampling (PEBS) (R/W)  Controls the enabling of precise event sampling  and replay tagging.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PEBS_LD_LAT.html'
                                  title='x86::msr::MSR_PEBS_LD_LAT'>MSR_PEBS_LD_LAT</a></td>
                           <td class='docblock short'>
                                <p>see See Section 18.7.1.2, Load Latency Performance Monitoring  Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PEBS_MATRIX_VERT.html'
                                  title='x86::msr::MSR_PEBS_MATRIX_VERT'>MSR_PEBS_MATRIX_VERT</a></td>
                           <td class='docblock short'>
                                <p>See Table 19-26.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PEBS_NUM_ALT.html'
                                  title='x86::msr::MSR_PEBS_NUM_ALT'>MSR_PEBS_NUM_ALT</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PERF_CAPABILITIES.html'
                                  title='x86::msr::MSR_PERF_CAPABILITIES'>MSR_PERF_CAPABILITIES</a></td>
                           <td class='docblock short'>
                                <p>RO. This applies to processors that do not support architectural  perfmon version 2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PERF_FIXED_CTR0.html'
                                  title='x86::msr::MSR_PERF_FIXED_CTR0'>MSR_PERF_FIXED_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Fixed-Function Performance Counter Register 0 (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PERF_FIXED_CTR1.html'
                                  title='x86::msr::MSR_PERF_FIXED_CTR1'>MSR_PERF_FIXED_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Fixed-Function Performance Counter Register 1 (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PERF_FIXED_CTR2.html'
                                  title='x86::msr::MSR_PERF_FIXED_CTR2'>MSR_PERF_FIXED_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Fixed-Function Performance Counter Register 2 (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PERF_FIXED_CTR_CTRL.html'
                                  title='x86::msr::MSR_PERF_FIXED_CTR_CTRL'>MSR_PERF_FIXED_CTR_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Fixed-Function-Counter Control Register (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PERF_GLOBAL_CTRL.html'
                                  title='x86::msr::MSR_PERF_GLOBAL_CTRL'>MSR_PERF_GLOBAL_CTRL</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.4.2, Global Counter Control Facilities.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PERF_GLOBAL_OVF_CTRL.html'
                                  title='x86::msr::MSR_PERF_GLOBAL_OVF_CTRL'>MSR_PERF_GLOBAL_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.4.2, Global Counter Control Facilities.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PERF_GLOBAL_STAUS.html'
                                  title='x86::msr::MSR_PERF_GLOBAL_STAUS'>MSR_PERF_GLOBAL_STAUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.4.2, Global Counter Control Facilities.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PERF_STATUS.html'
                                  title='x86::msr::MSR_PERF_STATUS'>MSR_PERF_STATUS</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKGC3_IRTL.html'
                                  title='x86::msr::MSR_PKGC3_IRTL'>MSR_PKGC3_IRTL</a></td>
                           <td class='docblock short'>
                                <p>Package C3 Interrupt Response Limit (R/W)  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKGC6_IRTL.html'
                                  title='x86::msr::MSR_PKGC6_IRTL'>MSR_PKGC6_IRTL</a></td>
                           <td class='docblock short'>
                                <p>Package C6 Interrupt Response Limit (R/W)  This MSR defines the budget allocated for the package to exit from  C6 to a C0 state, where interrupt request can be delivered to the  core and serviced. Additional core-exit latency amy be applicable  depending on the actual C-state the core is in.  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKGC7_IRTL.html'
                                  title='x86::msr::MSR_PKGC7_IRTL'>MSR_PKGC7_IRTL</a></td>
                           <td class='docblock short'>
                                <p>Package C7 Interrupt Response Limit (R/W)  This MSR defines the budget allocated for the package to exit from  C7 to a C0 state, where interrupt request can be delivered to the  core and serviced. Additional core-exit latency amy be applicable  depending on the actual C-state the core is in.  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKG_C10_RESIDENCY.html'
                                  title='x86::msr::MSR_PKG_C10_RESIDENCY'>MSR_PKG_C10_RESIDENCY</a></td>
                           <td class='docblock short'>
                                <p>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKG_C2_RESIDENCY.html'
                                  title='x86::msr::MSR_PKG_C2_RESIDENCY'>MSR_PKG_C2_RESIDENCY</a></td>
                           <td class='docblock short'>
                                <p>Package C2 Residency Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKG_C3_RESIDENCY.html'
                                  title='x86::msr::MSR_PKG_C3_RESIDENCY'>MSR_PKG_C3_RESIDENCY</a></td>
                           <td class='docblock short'>
                                <p>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKG_C4_RESIDENCY.html'
                                  title='x86::msr::MSR_PKG_C4_RESIDENCY'>MSR_PKG_C4_RESIDENCY</a></td>
                           <td class='docblock short'>
                                <p>Package C4 Residency Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKG_C6C_RESIDENCY.html'
                                  title='x86::msr::MSR_PKG_C6C_RESIDENCY'>MSR_PKG_C6C_RESIDENCY</a></td>
                           <td class='docblock short'>
                                <p>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKG_C6_RESIDENCY.html'
                                  title='x86::msr::MSR_PKG_C6_RESIDENCY'>MSR_PKG_C6_RESIDENCY</a></td>
                           <td class='docblock short'>
                                <p>Package C6 Residency Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKG_C7_RESIDENCY.html'
                                  title='x86::msr::MSR_PKG_C7_RESIDENCY'>MSR_PKG_C7_RESIDENCY</a></td>
                           <td class='docblock short'>
                                <p>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKG_C9_RESIDENCY.html'
                                  title='x86::msr::MSR_PKG_C9_RESIDENCY'>MSR_PKG_C9_RESIDENCY</a></td>
                           <td class='docblock short'>
                                <p>Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKG_CST_CONFIG_CONTROL.html'
                                  title='x86::msr::MSR_PKG_CST_CONFIG_CONTROL'>MSR_PKG_CST_CONFIG_CONTROL</a></td>
                           <td class='docblock short'>
                                <p>C-State Configuration Control (R/W)  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States. See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKG_ENERGY_STATUS.html'
                                  title='x86::msr::MSR_PKG_ENERGY_STATUS'>MSR_PKG_ENERGY_STATUS</a></td>
                           <td class='docblock short'>
                                <p>PKG Energy Status (R/O)  See Section 14.7.3, Package RAPL Domain.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKG_PERF_STATUS.html'
                                  title='x86::msr::MSR_PKG_PERF_STATUS'>MSR_PKG_PERF_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Package RAPL Perf Status (R/O)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKG_POWER_INFO.html'
                                  title='x86::msr::MSR_PKG_POWER_INFO'>MSR_PKG_POWER_INFO</a></td>
                           <td class='docblock short'>
                                <p>PKG RAPL Parameters (R/W) See Section 14.7.3,  Package RAPL  Domain.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PKG_POWER_LIMIT.html'
                                  title='x86::msr::MSR_PKG_POWER_LIMIT'>MSR_PKG_POWER_LIMIT</a></td>
                           <td class='docblock short'>
                                <p>PKG RAPL Power Limit Control (R/W)  See Section 14.7.3, Package RAPL Domain.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PLATFORM_BRV.html'
                                  title='x86::msr::MSR_PLATFORM_BRV'>MSR_PLATFORM_BRV</a></td>
                           <td class='docblock short'>
                                <p>Platform Feature Requirements (R)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PLATFORM_ID.html'
                                  title='x86::msr::MSR_PLATFORM_ID'>MSR_PLATFORM_ID</a></td>
                           <td class='docblock short'>
                                <p>Model Specific Platform ID (R)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PLATFORM_INFO.html'
                                  title='x86::msr::MSR_PLATFORM_INFO'>MSR_PLATFORM_INFO</a></td>
                           <td class='docblock short'>
                                <p>see <a href="http://biosbits.org">http://biosbits.org</a>.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PMG_IO_CAPTURE_BASE.html'
                                  title='x86::msr::MSR_PMG_IO_CAPTURE_BASE'>MSR_PMG_IO_CAPTURE_BASE</a></td>
                           <td class='docblock short'>
                                <p>Power Management IO Redirection in C-state (R/W)  See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PMH_ESCR0.html'
                                  title='x86::msr::MSR_PMH_ESCR0'>MSR_PMH_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PMH_ESCR1.html'
                                  title='x86::msr::MSR_PMH_ESCR1'>MSR_PMH_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_POWER_CTL.html'
                                  title='x86::msr::MSR_POWER_CTL'>MSR_POWER_CTL</a></td>
                           <td class='docblock short'>
                                <p>Power Control Register. See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PP0_ENERGY_STATUS.html'
                                  title='x86::msr::MSR_PP0_ENERGY_STATUS'>MSR_PP0_ENERGY_STATUS</a></td>
                           <td class='docblock short'>
                                <p>PP0 Energy Status (R/O)  See Section 14.7.4, PP0/PP1 RAPL Domains.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PP0_PERF_STATUS.html'
                                  title='x86::msr::MSR_PP0_PERF_STATUS'>MSR_PP0_PERF_STATUS</a></td>
                           <td class='docblock short'>
                                <p>PP0 Performance Throttling Status (R/O) See Section 14.7.4,  PP0/PP1 RAPL Domains.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PP0_POLICY.html'
                                  title='x86::msr::MSR_PP0_POLICY'>MSR_PP0_POLICY</a></td>
                           <td class='docblock short'>
                                <p>PP0 Balance Policy (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PP0_POWER_LIMIT.html'
                                  title='x86::msr::MSR_PP0_POWER_LIMIT'>MSR_PP0_POWER_LIMIT</a></td>
                           <td class='docblock short'>
                                <p>PP0 RAPL Power Limit Control (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PP1_ENERGY_STATUS.html'
                                  title='x86::msr::MSR_PP1_ENERGY_STATUS'>MSR_PP1_ENERGY_STATUS</a></td>
                           <td class='docblock short'>
                                <p>PP1 Energy Status (R/O)  See Section 14.7.4, PP0/PP1 RAPL Domains.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PP1_POLICY.html'
                                  title='x86::msr::MSR_PP1_POLICY'>MSR_PP1_POLICY</a></td>
                           <td class='docblock short'>
                                <p>PP1 Balance Policy (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_PP1_POWER_LIMIT.html'
                                  title='x86::msr::MSR_PP1_POWER_LIMIT'>MSR_PP1_POWER_LIMIT</a></td>
                           <td class='docblock short'>
                                <p>PP1 RAPL Power Limit Control (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_R0_PMON_BOX_CTRL'>MSR_R0_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_R0_PMON_BOX_OVF_CTRL'>MSR_R0_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_R0_PMON_BOX_STATUS'>MSR_R0_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_CTR0.html'
                                  title='x86::msr::MSR_R0_PMON_CTR0'>MSR_R0_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_CTR1.html'
                                  title='x86::msr::MSR_R0_PMON_CTR1'>MSR_R0_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_CTR2.html'
                                  title='x86::msr::MSR_R0_PMON_CTR2'>MSR_R0_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_CTR3.html'
                                  title='x86::msr::MSR_R0_PMON_CTR3'>MSR_R0_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_CTR4.html'
                                  title='x86::msr::MSR_R0_PMON_CTR4'>MSR_R0_PMON_CTR4</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_CTR5.html'
                                  title='x86::msr::MSR_R0_PMON_CTR5'>MSR_R0_PMON_CTR5</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_CTR6.html'
                                  title='x86::msr::MSR_R0_PMON_CTR6'>MSR_R0_PMON_CTR6</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_CTR7.html'
                                  title='x86::msr::MSR_R0_PMON_CTR7'>MSR_R0_PMON_CTR7</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_R0_PMON_EVNT_SEL0'>MSR_R0_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_R0_PMON_EVNT_SEL1'>MSR_R0_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_R0_PMON_EVNT_SEL2'>MSR_R0_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_R0_PMON_EVNT_SEL3'>MSR_R0_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_EVNT_SEL4.html'
                                  title='x86::msr::MSR_R0_PMON_EVNT_SEL4'>MSR_R0_PMON_EVNT_SEL4</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_EVNT_SEL5.html'
                                  title='x86::msr::MSR_R0_PMON_EVNT_SEL5'>MSR_R0_PMON_EVNT_SEL5</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_EVNT_SEL6.html'
                                  title='x86::msr::MSR_R0_PMON_EVNT_SEL6'>MSR_R0_PMON_EVNT_SEL6</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_EVNT_SEL7.html'
                                  title='x86::msr::MSR_R0_PMON_EVNT_SEL7'>MSR_R0_PMON_EVNT_SEL7</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_IPERF0_P0.html'
                                  title='x86::msr::MSR_R0_PMON_IPERF0_P0'>MSR_R0_PMON_IPERF0_P0</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon IPERF0 unit Port 0 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_IPERF0_P1.html'
                                  title='x86::msr::MSR_R0_PMON_IPERF0_P1'>MSR_R0_PMON_IPERF0_P1</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon IPERF0 unit Port 1 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_IPERF0_P2.html'
                                  title='x86::msr::MSR_R0_PMON_IPERF0_P2'>MSR_R0_PMON_IPERF0_P2</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon IPERF0 unit Port 2 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_IPERF0_P3.html'
                                  title='x86::msr::MSR_R0_PMON_IPERF0_P3'>MSR_R0_PMON_IPERF0_P3</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon IPERF0 unit Port 3 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_IPERF0_P4.html'
                                  title='x86::msr::MSR_R0_PMON_IPERF0_P4'>MSR_R0_PMON_IPERF0_P4</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon IPERF0 unit Port 4 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_IPERF0_P5.html'
                                  title='x86::msr::MSR_R0_PMON_IPERF0_P5'>MSR_R0_PMON_IPERF0_P5</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon IPERF0 unit Port 5 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_IPERF0_P6.html'
                                  title='x86::msr::MSR_R0_PMON_IPERF0_P6'>MSR_R0_PMON_IPERF0_P6</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon IPERF0 unit Port 6 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_IPERF0_P7.html'
                                  title='x86::msr::MSR_R0_PMON_IPERF0_P7'>MSR_R0_PMON_IPERF0_P7</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon IPERF0 unit Port 7 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_QLX_P0.html'
                                  title='x86::msr::MSR_R0_PMON_QLX_P0'>MSR_R0_PMON_QLX_P0</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon QLX unit Port 0 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_QLX_P1.html'
                                  title='x86::msr::MSR_R0_PMON_QLX_P1'>MSR_R0_PMON_QLX_P1</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon QLX unit Port 1 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_QLX_P2.html'
                                  title='x86::msr::MSR_R0_PMON_QLX_P2'>MSR_R0_PMON_QLX_P2</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon QLX unit Port 2 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R0_PMON_QLX_P3.html'
                                  title='x86::msr::MSR_R0_PMON_QLX_P3'>MSR_R0_PMON_QLX_P3</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 0 perfmon QLX unit Port 3 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_R1_PMON_BOX_CTRL'>MSR_R1_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_R1_PMON_BOX_OVF_CTRL'>MSR_R1_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_R1_PMON_BOX_STATUS'>MSR_R1_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_CTR10.html'
                                  title='x86::msr::MSR_R1_PMON_CTR10'>MSR_R1_PMON_CTR10</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_CTR11.html'
                                  title='x86::msr::MSR_R1_PMON_CTR11'>MSR_R1_PMON_CTR11</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_CTR12.html'
                                  title='x86::msr::MSR_R1_PMON_CTR12'>MSR_R1_PMON_CTR12</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_CTR13.html'
                                  title='x86::msr::MSR_R1_PMON_CTR13'>MSR_R1_PMON_CTR13</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_CTR14.html'
                                  title='x86::msr::MSR_R1_PMON_CTR14'>MSR_R1_PMON_CTR14</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_CTR15.html'
                                  title='x86::msr::MSR_R1_PMON_CTR15'>MSR_R1_PMON_CTR15</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_CTR8.html'
                                  title='x86::msr::MSR_R1_PMON_CTR8'>MSR_R1_PMON_CTR8</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_CTR9.html'
                                  title='x86::msr::MSR_R1_PMON_CTR9'>MSR_R1_PMON_CTR9</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_EVNT_SEL10.html'
                                  title='x86::msr::MSR_R1_PMON_EVNT_SEL10'>MSR_R1_PMON_EVNT_SEL10</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_EVNT_SEL11.html'
                                  title='x86::msr::MSR_R1_PMON_EVNT_SEL11'>MSR_R1_PMON_EVNT_SEL11</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_EVNT_SEL12.html'
                                  title='x86::msr::MSR_R1_PMON_EVNT_SEL12'>MSR_R1_PMON_EVNT_SEL12</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_EVNT_SEL13.html'
                                  title='x86::msr::MSR_R1_PMON_EVNT_SEL13'>MSR_R1_PMON_EVNT_SEL13</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_EVNT_SEL14.html'
                                  title='x86::msr::MSR_R1_PMON_EVNT_SEL14'>MSR_R1_PMON_EVNT_SEL14</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_EVNT_SEL15.html'
                                  title='x86::msr::MSR_R1_PMON_EVNT_SEL15'>MSR_R1_PMON_EVNT_SEL15</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_EVNT_SEL8.html'
                                  title='x86::msr::MSR_R1_PMON_EVNT_SEL8'>MSR_R1_PMON_EVNT_SEL8</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_EVNT_SEL9.html'
                                  title='x86::msr::MSR_R1_PMON_EVNT_SEL9'>MSR_R1_PMON_EVNT_SEL9</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_IPERF1_P10.html'
                                  title='x86::msr::MSR_R1_PMON_IPERF1_P10'>MSR_R1_PMON_IPERF1_P10</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon IPERF1 unit Port 10 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_IPERF1_P11.html'
                                  title='x86::msr::MSR_R1_PMON_IPERF1_P11'>MSR_R1_PMON_IPERF1_P11</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon IPERF1 unit Port 11 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_IPERF1_P12.html'
                                  title='x86::msr::MSR_R1_PMON_IPERF1_P12'>MSR_R1_PMON_IPERF1_P12</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon IPERF1 unit Port 12 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_IPERF1_P13.html'
                                  title='x86::msr::MSR_R1_PMON_IPERF1_P13'>MSR_R1_PMON_IPERF1_P13</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon IPERF1 unit Port 13 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_IPERF1_P14.html'
                                  title='x86::msr::MSR_R1_PMON_IPERF1_P14'>MSR_R1_PMON_IPERF1_P14</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon IPERF1 unit Port 14 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_IPERF1_P15.html'
                                  title='x86::msr::MSR_R1_PMON_IPERF1_P15'>MSR_R1_PMON_IPERF1_P15</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon IPERF1 unit Port 15 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_IPERF1_P8.html'
                                  title='x86::msr::MSR_R1_PMON_IPERF1_P8'>MSR_R1_PMON_IPERF1_P8</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon IPERF1 unit Port 8 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_IPERF1_P9.html'
                                  title='x86::msr::MSR_R1_PMON_IPERF1_P9'>MSR_R1_PMON_IPERF1_P9</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon IPERF1 unit Port 9 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_QLX_P4.html'
                                  title='x86::msr::MSR_R1_PMON_QLX_P4'>MSR_R1_PMON_QLX_P4</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon QLX unit Port 4 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_QLX_P5.html'
                                  title='x86::msr::MSR_R1_PMON_QLX_P5'>MSR_R1_PMON_QLX_P5</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon QLX unit Port 5 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_QLX_P6.html'
                                  title='x86::msr::MSR_R1_PMON_QLX_P6'>MSR_R1_PMON_QLX_P6</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon QLX unit Port 6 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_R1_PMON_QLX_P7.html'
                                  title='x86::msr::MSR_R1_PMON_QLX_P7'>MSR_R1_PMON_QLX_P7</a></td>
                           <td class='docblock short'>
                                <p>Uncore R-box 1 perfmon QLX unit Port 7 select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_RAPL_POWER_UNIT.html'
                                  title='x86::msr::MSR_RAPL_POWER_UNIT'>MSR_RAPL_POWER_UNIT</a></td>
                           <td class='docblock short'>
                                <p>Unit Multipliers used in RAPL Interfaces (R/O)  See Section 14.7.1, RAPL Interfaces.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_RAT_ESCR0.html'
                                  title='x86::msr::MSR_RAT_ESCR0'>MSR_RAT_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_RAT_ESCR1.html'
                                  title='x86::msr::MSR_RAT_ESCR1'>MSR_RAT_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S0_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_S0_PMON_BOX_CTRL'>MSR_S0_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 0 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S0_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_S0_PMON_BOX_OVF_CTRL'>MSR_S0_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 0 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S0_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_S0_PMON_BOX_STATUS'>MSR_S0_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 0 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S0_PMON_CTR0.html'
                                  title='x86::msr::MSR_S0_PMON_CTR0'>MSR_S0_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S0_PMON_CTR1.html'
                                  title='x86::msr::MSR_S0_PMON_CTR1'>MSR_S0_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S0_PMON_CTR2.html'
                                  title='x86::msr::MSR_S0_PMON_CTR2'>MSR_S0_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S0_PMON_CTR3.html'
                                  title='x86::msr::MSR_S0_PMON_CTR3'>MSR_S0_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 0 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S0_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_S0_PMON_EVNT_SEL0'>MSR_S0_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S0_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_S0_PMON_EVNT_SEL1'>MSR_S0_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S0_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_S0_PMON_EVNT_SEL2'>MSR_S0_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S0_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_S0_PMON_EVNT_SEL3'>MSR_S0_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 0 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S0_PMON_MASK.html'
                                  title='x86::msr::MSR_S0_PMON_MASK'>MSR_S0_PMON_MASK</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 0 perfmon local box mask MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S0_PMON_MATCH.html'
                                  title='x86::msr::MSR_S0_PMON_MATCH'>MSR_S0_PMON_MATCH</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 0 perfmon local box match MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S1_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_S1_PMON_BOX_CTRL'>MSR_S1_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 1 perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S1_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_S1_PMON_BOX_OVF_CTRL'>MSR_S1_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 1 perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S1_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_S1_PMON_BOX_STATUS'>MSR_S1_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 1 perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S1_PMON_CTR0.html'
                                  title='x86::msr::MSR_S1_PMON_CTR0'>MSR_S1_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S1_PMON_CTR1.html'
                                  title='x86::msr::MSR_S1_PMON_CTR1'>MSR_S1_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S1_PMON_CTR2.html'
                                  title='x86::msr::MSR_S1_PMON_CTR2'>MSR_S1_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S1_PMON_CTR3.html'
                                  title='x86::msr::MSR_S1_PMON_CTR3'>MSR_S1_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 1 perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S1_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_S1_PMON_EVNT_SEL0'>MSR_S1_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S1_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_S1_PMON_EVNT_SEL1'>MSR_S1_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S1_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_S1_PMON_EVNT_SEL2'>MSR_S1_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S1_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_S1_PMON_EVNT_SEL3'>MSR_S1_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 1 perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S1_PMON_MASK.html'
                                  title='x86::msr::MSR_S1_PMON_MASK'>MSR_S1_PMON_MASK</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 1 perfmon local box mask MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_S1_PMON_MATCH.html'
                                  title='x86::msr::MSR_S1_PMON_MATCH'>MSR_S1_PMON_MATCH</a></td>
                           <td class='docblock short'>
                                <p>Uncore S-box 1 perfmon local box match MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_SAAT_ESCR0.html'
                                  title='x86::msr::MSR_SAAT_ESCR0'>MSR_SAAT_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_SAAT_ESCR1.html'
                                  title='x86::msr::MSR_SAAT_ESCR1'>MSR_SAAT_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_SMI_COUNT.html'
                                  title='x86::msr::MSR_SMI_COUNT'>MSR_SMI_COUNT</a></td>
                           <td class='docblock short'>
                                <p>SMI Counter (R/O)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_SMM_BLOCKED.html'
                                  title='x86::msr::MSR_SMM_BLOCKED'>MSR_SMM_BLOCKED</a></td>
                           <td class='docblock short'>
                                <p>SMM Blocked (SMM-RO) Reports the blocked state of all logical processors in the package .  Available only while in SMM.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_SMM_DELAYED.html'
                                  title='x86::msr::MSR_SMM_DELAYED'>MSR_SMM_DELAYED</a></td>
                           <td class='docblock short'>
                                <p>SMM Delayed (SMM-RO) Reports the interruptible state of all logical processors in the  package . Available only while in SMM and  MSR_SMM_MCA_CAP[LONG_FLOW_INDICATION] == 1.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_SMM_FEATURE_CONTROL.html'
                                  title='x86::msr::MSR_SMM_FEATURE_CONTROL'>MSR_SMM_FEATURE_CONTROL</a></td>
                           <td class='docblock short'>
                                <p>Enhanced SMM Feature Control (SMM-RW) Reports SMM capability Enhancement. Accessible only while in  SMM.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_SMM_MCA_CAP.html'
                                  title='x86::msr::MSR_SMM_MCA_CAP'>MSR_SMM_MCA_CAP</a></td>
                           <td class='docblock short'>
                                <p>Enhanced SMM Capabilities (SMM-RO) Reports SMM capability Enhancement. Accessible only while in  SMM.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_SMRR_PHYSMASK.html'
                                  title='x86::msr::MSR_SMRR_PHYSMASK'>MSR_SMRR_PHYSMASK</a></td>
                           <td class='docblock short'>
                                <p>System Management Mode Physical Address Mask register  (WO in SMM) Model-specific implementation of SMRR-like interface, read visible  and write only in SMM..</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_SSU_ESCR0.html'
                                  title='x86::msr::MSR_SSU_ESCR0'>MSR_SSU_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_TBPU_ESCR0.html'
                                  title='x86::msr::MSR_TBPU_ESCR0'>MSR_TBPU_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_TBPU_ESCR1.html'
                                  title='x86::msr::MSR_TBPU_ESCR1'>MSR_TBPU_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_TC_ESCR0.html'
                                  title='x86::msr::MSR_TC_ESCR0'>MSR_TC_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_TC_ESCR1.html'
                                  title='x86::msr::MSR_TC_ESCR1'>MSR_TC_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_TEMPERATURE_TARGET.html'
                                  title='x86::msr::MSR_TEMPERATURE_TARGET'>MSR_TEMPERATURE_TARGET</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_THERM2_CTL.html'
                                  title='x86::msr::MSR_THERM2_CTL'>MSR_THERM2_CTL</a></td>
                           <td class='docblock short'>
                                <p>Thermal Monitor 2 Control.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_TURBO_ACTIVATION_RATIO.html'
                                  title='x86::msr::MSR_TURBO_ACTIVATION_RATIO'>MSR_TURBO_ACTIVATION_RATIO</a></td>
                           <td class='docblock short'>
                                <p>ConfigTDP Control (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_TURBO_POWER_CURRENT_LIMIT.html'
                                  title='x86::msr::MSR_TURBO_POWER_CURRENT_LIMIT'>MSR_TURBO_POWER_CURRENT_LIMIT</a></td>
                           <td class='docblock short'>
                                <p>See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_TURBO_RATIO_LIMIT.html'
                                  title='x86::msr::MSR_TURBO_RATIO_LIMIT'>MSR_TURBO_RATIO_LIMIT</a></td>
                           <td class='docblock short'>
                                <p>Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_U2L_ESCR0.html'
                                  title='x86::msr::MSR_U2L_ESCR0'>MSR_U2L_ESCR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_U2L_ESCR1.html'
                                  title='x86::msr::MSR_U2L_ESCR1'>MSR_U2L_ESCR1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.12.1, ESCR MSRs.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_ADDR_OPCODE_MATCH.html'
                                  title='x86::msr::MSR_UNCORE_ADDR_OPCODE_MATCH'>MSR_UNCORE_ADDR_OPCODE_MATCH</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.3, Uncore Address/Opcode Match MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_FIXED_CTR0.html'
                                  title='x86::msr::MSR_UNCORE_FIXED_CTR0'>MSR_UNCORE_FIXED_CTR0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_FIXED_CTR_CTRL.html'
                                  title='x86::msr::MSR_UNCORE_FIXED_CTR_CTRL'>MSR_UNCORE_FIXED_CTR_CTRL</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PERFEVTSEL0.html'
                                  title='x86::msr::MSR_UNCORE_PERFEVTSEL0'>MSR_UNCORE_PERFEVTSEL0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PERFEVTSEL1.html'
                                  title='x86::msr::MSR_UNCORE_PERFEVTSEL1'>MSR_UNCORE_PERFEVTSEL1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PERFEVTSEL2.html'
                                  title='x86::msr::MSR_UNCORE_PERFEVTSEL2'>MSR_UNCORE_PERFEVTSEL2</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PERFEVTSEL3.html'
                                  title='x86::msr::MSR_UNCORE_PERFEVTSEL3'>MSR_UNCORE_PERFEVTSEL3</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PERFEVTSEL4.html'
                                  title='x86::msr::MSR_UNCORE_PERFEVTSEL4'>MSR_UNCORE_PERFEVTSEL4</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PERFEVTSEL5.html'
                                  title='x86::msr::MSR_UNCORE_PERFEVTSEL5'>MSR_UNCORE_PERFEVTSEL5</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PERFEVTSEL6.html'
                                  title='x86::msr::MSR_UNCORE_PERFEVTSEL6'>MSR_UNCORE_PERFEVTSEL6</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PERFEVTSEL7.html'
                                  title='x86::msr::MSR_UNCORE_PERFEVTSEL7'>MSR_UNCORE_PERFEVTSEL7</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PERF_GLOBAL_CTRL.html'
                                  title='x86::msr::MSR_UNCORE_PERF_GLOBAL_CTRL'>MSR_UNCORE_PERF_GLOBAL_CTRL</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PERF_GLOBAL_OVF_CTRL.html'
                                  title='x86::msr::MSR_UNCORE_PERF_GLOBAL_OVF_CTRL'>MSR_UNCORE_PERF_GLOBAL_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PERF_GLOBAL_STATUS.html'
                                  title='x86::msr::MSR_UNCORE_PERF_GLOBAL_STATUS'>MSR_UNCORE_PERF_GLOBAL_STATUS</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PMC0.html'
                                  title='x86::msr::MSR_UNCORE_PMC0'>MSR_UNCORE_PMC0</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PMC1.html'
                                  title='x86::msr::MSR_UNCORE_PMC1'>MSR_UNCORE_PMC1</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PMC2.html'
                                  title='x86::msr::MSR_UNCORE_PMC2'>MSR_UNCORE_PMC2</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PMC3.html'
                                  title='x86::msr::MSR_UNCORE_PMC3'>MSR_UNCORE_PMC3</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PMC4.html'
                                  title='x86::msr::MSR_UNCORE_PMC4'>MSR_UNCORE_PMC4</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PMC5.html'
                                  title='x86::msr::MSR_UNCORE_PMC5'>MSR_UNCORE_PMC5</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PMC6.html'
                                  title='x86::msr::MSR_UNCORE_PMC6'>MSR_UNCORE_PMC6</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNCORE_PMC7.html'
                                  title='x86::msr::MSR_UNCORE_PMC7'>MSR_UNCORE_PMC7</a></td>
                           <td class='docblock short'>
                                <p>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_ARB_PERFEVTSEL0.html'
                                  title='x86::msr::MSR_UNC_ARB_PERFEVTSEL0'>MSR_UNC_ARB_PERFEVTSEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore Arb unit, counter 0 event select MSR</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_ARB_PERFEVTSEL1.html'
                                  title='x86::msr::MSR_UNC_ARB_PERFEVTSEL1'>MSR_UNC_ARB_PERFEVTSEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore Arb unit, counter 1 event select MSR</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_ARB_PER_CTR0.html'
                                  title='x86::msr::MSR_UNC_ARB_PER_CTR0'>MSR_UNC_ARB_PER_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore Arb unit, performance counter 0</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_ARB_PER_CTR1.html'
                                  title='x86::msr::MSR_UNC_ARB_PER_CTR1'>MSR_UNC_ARB_PER_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore Arb unit, performance counter 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_0_PERFEVTSEL0.html'
                                  title='x86::msr::MSR_UNC_CBO_0_PERFEVTSEL0'>MSR_UNC_CBO_0_PERFEVTSEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 0, counter 0 event select MSR</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_0_PERFEVTSEL1.html'
                                  title='x86::msr::MSR_UNC_CBO_0_PERFEVTSEL1'>MSR_UNC_CBO_0_PERFEVTSEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 0, counter 1 event select MSR</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_0_PER_CTR0.html'
                                  title='x86::msr::MSR_UNC_CBO_0_PER_CTR0'>MSR_UNC_CBO_0_PER_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 0, performance counter 0</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_0_PER_CTR1.html'
                                  title='x86::msr::MSR_UNC_CBO_0_PER_CTR1'>MSR_UNC_CBO_0_PER_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 0, performance counter 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_1_PERFEVTSEL0.html'
                                  title='x86::msr::MSR_UNC_CBO_1_PERFEVTSEL0'>MSR_UNC_CBO_1_PERFEVTSEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 1, counter 0 event select MSR</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_1_PERFEVTSEL1.html'
                                  title='x86::msr::MSR_UNC_CBO_1_PERFEVTSEL1'>MSR_UNC_CBO_1_PERFEVTSEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 1, counter 1 event select MSR</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_1_PER_CTR0.html'
                                  title='x86::msr::MSR_UNC_CBO_1_PER_CTR0'>MSR_UNC_CBO_1_PER_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 1, performance counter 0</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_1_PER_CTR1.html'
                                  title='x86::msr::MSR_UNC_CBO_1_PER_CTR1'>MSR_UNC_CBO_1_PER_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 1, performance counter 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_2_PERFEVTSEL0.html'
                                  title='x86::msr::MSR_UNC_CBO_2_PERFEVTSEL0'>MSR_UNC_CBO_2_PERFEVTSEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 2, counter 0 event select MSR</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_2_PERFEVTSEL1.html'
                                  title='x86::msr::MSR_UNC_CBO_2_PERFEVTSEL1'>MSR_UNC_CBO_2_PERFEVTSEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 2, counter 1 event select MSR</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_2_PER_CTR0.html'
                                  title='x86::msr::MSR_UNC_CBO_2_PER_CTR0'>MSR_UNC_CBO_2_PER_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 2, performance counter 0</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_2_PER_CTR1.html'
                                  title='x86::msr::MSR_UNC_CBO_2_PER_CTR1'>MSR_UNC_CBO_2_PER_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 2, performance counter 1</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_3_PERFEVTSEL0.html'
                                  title='x86::msr::MSR_UNC_CBO_3_PERFEVTSEL0'>MSR_UNC_CBO_3_PERFEVTSEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 3, counter 0 event select MSR</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_3_PERFEVTSEL1.html'
                                  title='x86::msr::MSR_UNC_CBO_3_PERFEVTSEL1'>MSR_UNC_CBO_3_PERFEVTSEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 3, counter 1 event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_3_PER_CTR0.html'
                                  title='x86::msr::MSR_UNC_CBO_3_PER_CTR0'>MSR_UNC_CBO_3_PER_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 3, performance counter 0.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_3_PER_CTR1.html'
                                  title='x86::msr::MSR_UNC_CBO_3_PER_CTR1'>MSR_UNC_CBO_3_PER_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box 3, performance counter 1.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_CBO_CONFIG.html'
                                  title='x86::msr::MSR_UNC_CBO_CONFIG'>MSR_UNC_CBO_CONFIG</a></td>
                           <td class='docblock short'>
                                <p>Uncore C-Box configuration information (R/O)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_PERF_FIXED_CTR.html'
                                  title='x86::msr::MSR_UNC_PERF_FIXED_CTR'>MSR_UNC_PERF_FIXED_CTR</a></td>
                           <td class='docblock short'>
                                <p>Uncore fixed counter</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_PERF_FIXED_CTRL.html'
                                  title='x86::msr::MSR_UNC_PERF_FIXED_CTRL'>MSR_UNC_PERF_FIXED_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore fixed counter control (R/W)</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_PERF_GLOBAL_CTRL.html'
                                  title='x86::msr::MSR_UNC_PERF_GLOBAL_CTRL'>MSR_UNC_PERF_GLOBAL_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore PMU global control</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_UNC_PERF_GLOBAL_STATUS.html'
                                  title='x86::msr::MSR_UNC_PERF_GLOBAL_STATUS'>MSR_UNC_PERF_GLOBAL_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore PMU main status</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_U_PMON_CTR.html'
                                  title='x86::msr::MSR_U_PMON_CTR'>MSR_U_PMON_CTR</a></td>
                           <td class='docblock short'>
                                <p>Uncore U-box perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_U_PMON_EVNT_SEL.html'
                                  title='x86::msr::MSR_U_PMON_EVNT_SEL'>MSR_U_PMON_EVNT_SEL</a></td>
                           <td class='docblock short'>
                                <p>Uncore U-box perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_U_PMON_GLOBAL_CTRL.html'
                                  title='x86::msr::MSR_U_PMON_GLOBAL_CTRL'>MSR_U_PMON_GLOBAL_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore U-box perfmon global control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_U_PMON_GLOBAL_OVF_CTRL.html'
                                  title='x86::msr::MSR_U_PMON_GLOBAL_OVF_CTRL'>MSR_U_PMON_GLOBAL_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore U-box perfmon global overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_U_PMON_GLOBAL_STATUS.html'
                                  title='x86::msr::MSR_U_PMON_GLOBAL_STATUS'>MSR_U_PMON_GLOBAL_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore U-box perfmon global status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_W_PMON_BOX_CTRL.html'
                                  title='x86::msr::MSR_W_PMON_BOX_CTRL'>MSR_W_PMON_BOX_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore W-box perfmon local box control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_W_PMON_BOX_OVF_CTRL.html'
                                  title='x86::msr::MSR_W_PMON_BOX_OVF_CTRL'>MSR_W_PMON_BOX_OVF_CTRL</a></td>
                           <td class='docblock short'>
                                <p>Uncore W-box perfmon local box overflow control MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_W_PMON_BOX_STATUS.html'
                                  title='x86::msr::MSR_W_PMON_BOX_STATUS'>MSR_W_PMON_BOX_STATUS</a></td>
                           <td class='docblock short'>
                                <p>Uncore W-box perfmon local box status MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_W_PMON_CTR0.html'
                                  title='x86::msr::MSR_W_PMON_CTR0'>MSR_W_PMON_CTR0</a></td>
                           <td class='docblock short'>
                                <p>Uncore W-box perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_W_PMON_CTR1.html'
                                  title='x86::msr::MSR_W_PMON_CTR1'>MSR_W_PMON_CTR1</a></td>
                           <td class='docblock short'>
                                <p>Uncore W-box perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_W_PMON_CTR2.html'
                                  title='x86::msr::MSR_W_PMON_CTR2'>MSR_W_PMON_CTR2</a></td>
                           <td class='docblock short'>
                                <p>Uncore W-box perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_W_PMON_CTR3.html'
                                  title='x86::msr::MSR_W_PMON_CTR3'>MSR_W_PMON_CTR3</a></td>
                           <td class='docblock short'>
                                <p>Uncore W-box perfmon counter MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_W_PMON_EVNT_SEL0.html'
                                  title='x86::msr::MSR_W_PMON_EVNT_SEL0'>MSR_W_PMON_EVNT_SEL0</a></td>
                           <td class='docblock short'>
                                <p>Uncore W-box perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_W_PMON_EVNT_SEL1.html'
                                  title='x86::msr::MSR_W_PMON_EVNT_SEL1'>MSR_W_PMON_EVNT_SEL1</a></td>
                           <td class='docblock short'>
                                <p>Uncore W-box perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_W_PMON_EVNT_SEL2.html'
                                  title='x86::msr::MSR_W_PMON_EVNT_SEL2'>MSR_W_PMON_EVNT_SEL2</a></td>
                           <td class='docblock short'>
                                <p>Uncore W-box perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_W_PMON_EVNT_SEL3.html'
                                  title='x86::msr::MSR_W_PMON_EVNT_SEL3'>MSR_W_PMON_EVNT_SEL3</a></td>
                           <td class='docblock short'>
                                <p>Uncore W-box perfmon event select MSR.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_W_PMON_FIXED_CTR.html'
                                  title='x86::msr::MSR_W_PMON_FIXED_CTR'>MSR_W_PMON_FIXED_CTR</a></td>
                           <td class='docblock short'>
                                <p>Uncore W-box perfmon fixed counter</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.MSR_W_PMON_FIXED_CTR_CTL.html'
                                  title='x86::msr::MSR_W_PMON_FIXED_CTR_CTL'>MSR_W_PMON_FIXED_CTR_CTL</a></td>
                           <td class='docblock short'>
                                <p>Uncore U-box perfmon fixed counter control MSR</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.P5_MC_ADDR.html'
                                  title='x86::msr::P5_MC_ADDR'>P5_MC_ADDR</a></td>
                           <td class='docblock short'>
                                <p>See Section 35.16, MSRs in Pentium Processors,  and see  Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.P5_MC_TYPE.html'
                                  title='x86::msr::P5_MC_TYPE'>P5_MC_TYPE</a></td>
                           <td class='docblock short'>
                                <p>See Section 35.16, MSRs in Pentium Processors,  and see  Table 35-2.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.ROB_CR_BKUPTMPDR6.html'
                                  title='x86::msr::ROB_CR_BKUPTMPDR6'>ROB_CR_BKUPTMPDR6</a></td>
                           <td class='docblock short'>
                                
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.SYSENTER_CS_MSR.html'
                                  title='x86::msr::SYSENTER_CS_MSR'>SYSENTER_CS_MSR</a></td>
                           <td class='docblock short'>
                                <p>CS register target for CPL 0 code</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.SYSENTER_EIP_MSR.html'
                                  title='x86::msr::SYSENTER_EIP_MSR'>SYSENTER_EIP_MSR</a></td>
                           <td class='docblock short'>
                                <p>CPL 0 code entry point</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.SYSENTER_ESP_MSR.html'
                                  title='x86::msr::SYSENTER_ESP_MSR'>SYSENTER_ESP_MSR</a></td>
                           <td class='docblock short'>
                                <p>Stack pointer for CPL 0 stack</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.TEST_CTL.html'
                                  title='x86::msr::TEST_CTL'>TEST_CTL</a></td>
                           <td class='docblock short'>
                                <p>Test Control Register</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='constant' href='constant.TSC.html'
                                  title='x86::msr::TSC'>TSC</a></td>
                           <td class='docblock short'>
                                <p>See Section 17.13, Time-Stamp Counter.</p>
                           </td>
                       </tr></table><h2 id='functions' class='section-header'><a href="#functions">Functions</a></h2>
<table>
                       <tr class=' module-item'>
                           <td><a class='fn' href='fn.rdmsr.html'
                                  title='x86::msr::rdmsr'>rdmsr</a></td>
                           <td class='docblock short'>
                                <p>Read 64 bits msr register.</p>
                           </td>
                       </tr>
                       <tr class=' module-item'>
                           <td><a class='fn' href='fn.wrmsr.html'
                                  title='x86::msr::wrmsr'>wrmsr</a></td>
                           <td class='docblock short'>
                                <p>Write 64 bits to msr register.</p>
                           </td>
                       </tr></table></section>
    <section id='search' class="content hidden"></section>

    <section class="footer"></section>

    <aside id="help" class="hidden">
        <div>
            <h1 class="hidden">Help</h1>

            <div class="shortcuts">
                <h2>Keyboard Shortcuts</h2>

                <dl>
                    <dt>?</dt>
                    <dd>Show this help dialog</dd>
                    <dt>S</dt>
                    <dd>Focus the search field</dd>
                    <dt>&larrb;</dt>
                    <dd>Move up in search results</dd>
                    <dt>&rarrb;</dt>
                    <dd>Move down in search results</dd>
                    <dt>&#9166;</dt>
                    <dd>Go to active search result</dd>
                </dl>
            </div>

            <div class="infos">
                <h2>Search Tricks</h2>

                <p>
                    Prefix searches with a type followed by a colon (e.g.
                    <code>fn:</code>) to restrict the search to a given type.
                </p>

                <p>
                    Accepted types are: <code>fn</code>, <code>mod</code>,
                    <code>struct</code>, <code>enum</code>,
                    <code>trait</code>, <code>type</code>, <code>macro</code>,
                    and <code>const</code>.
                </p>

                <p>
                    Search functions by type signature (e.g.
                    <code>vec -> usize</code> or <code>* -> vec</code>)
                </p>
            </div>
        </div>
    </aside>

    

    <script>
        window.rootPath = "../../";
        window.currentCrate = "x86";
        window.playgroundUrl = "";
    </script>
    <script src="../../jquery.js"></script>
    <script src="../../main.js"></script>
    
    <script defer src="../../search-index.js"></script>
</body>
</html>