-- VHDL for IBM SMS ALD group EChDataFlowControls
-- Title: EChDataFlowControls
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/26/2020 9:22:03 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity EChDataFlowControls is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_I_CYCLE_1: in STD_LOGIC;
		MS_E_CH_IN_PROCESS: in STD_LOGIC;
		MS_E1_REG_WORD_SEPARATOR: in STD_LOGIC;
		MS_E2_REG_WORD_SEPARATOR: in STD_LOGIC;
		PS_E2_REG_WORD_SEPARATOR: in STD_LOGIC;
		PS_E1_REG_NOT_WM_BIT: in STD_LOGIC;
		PS_E1_REG_WM_BIT: in STD_LOGIC;
		PS_E_CH_INPUT_MODE: in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE: in STD_LOGIC;
		PS_SET_E2_REG: in STD_LOGIC;
		PS_E1_REG_WORD_SEPARATOR: in STD_LOGIC;
		PS_I_CYCLE_DOT_NOT_CR_DISABLE: in STD_LOGIC;
		MS_CONTROL_REG_DISABLE: in STD_LOGIC;
		MS_E_CH_STACKER_SEL_OP_CODE: in STD_LOGIC;
		MS_1401_B_OP_CODE: in STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA: in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_F: in STD_LOGIC;
		PS_E_CH_SELECT_ANY_BUFFER: in STD_LOGIC;
		MS_STORAGE_SCAN_LOAD: in STD_LOGIC;
		MS_ALTER_ROUTINE: in STD_LOGIC;
		MS_ADDRESS_SET_ROUTINE: in STD_LOGIC;
		PS_COPY_E1_BCD_TO_E2_REG: out STD_LOGIC;
		MS_SET_E2_WORD_SEPARATOR: out STD_LOGIC;
		PS_COPY_E1_WM_DOT_C_BIT: out STD_LOGIC;
		PS_COPY_INV_E1_WM_DOT_C_BIT: out STD_LOGIC;
		PS_GATE_ASM_CH_TO_E1_INPUT: out STD_LOGIC;
		MS_GATE_TAPE_TO_E1_INPUT: out STD_LOGIC;
		MS_GATE_I_O_SYNC_TO_E1_IN: out STD_LOGIC;
		MS_GATE_E_CH_FILE_TO_E1_IN: out STD_LOGIC;
		MS_GATE_CONSOLE_TO_ASSEMBLY: out STD_LOGIC);
end EChDataFlowControls;


ARCHITECTURE structural of EChDataFlowControls is

	 signal XX_MS_GATE_CONSOLE_TO_ASSEMBLY: STD_LOGIC;

BEGIN

	MS_GATE_CONSOLE_TO_ASSEMBLY <= 
		XX_MS_GATE_CONSOLE_TO_ASSEMBLY;

Page_15_62_06_1: ENTITY ALD_15_62_06_1_E_CH_DATA_FLOW_CTRL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E2_REG_WORD_SEPARATOR =>
		MS_E2_REG_WORD_SEPARATOR,
	PS_SET_E2_REG =>
		PS_SET_E2_REG,
	MS_GATE_CONSOLE_TO_ASSEMBLY =>
		XX_MS_GATE_CONSOLE_TO_ASSEMBLY,
	PS_E1_REG_WORD_SEPARATOR =>
		PS_E1_REG_WORD_SEPARATOR,
	PS_E2_REG_WORD_SEPARATOR =>
		PS_E2_REG_WORD_SEPARATOR,
	PS_E_CH_INPUT_MODE =>
		PS_E_CH_INPUT_MODE,
	PS_E1_REG_WM_BIT =>
		PS_E1_REG_WM_BIT,
	MS_E1_REG_WORD_SEPARATOR =>
		MS_E1_REG_WORD_SEPARATOR,
	PS_E1_REG_NOT_WM_BIT =>
		PS_E1_REG_NOT_WM_BIT,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	PS_I_CYCLE_1 =>
		PS_I_CYCLE_1,
	PS_E_CH_OUTPUT_MODE =>
		PS_E_CH_OUTPUT_MODE,
	PS_COPY_E1_BCD_TO_E2_REG =>
		PS_COPY_E1_BCD_TO_E2_REG,
	MS_SET_E2_WORD_SEPARATOR =>
		MS_SET_E2_WORD_SEPARATOR,
	PS_COPY_INV_E1_WM_DOT_C_BIT =>
		PS_COPY_INV_E1_WM_DOT_C_BIT,
	PS_COPY_E1_WM_DOT_C_BIT =>
		PS_COPY_E1_WM_DOT_C_BIT
	);

Page_15_62_07_1: ENTITY ALD_15_62_07_1_E_CH_DATA_FLOW_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_SELECT_ANY_BUFFER =>
		PS_E_CH_SELECT_ANY_BUFFER,
	MS_E_CH_STACKER_SEL_OP_CODE =>
		MS_E_CH_STACKER_SEL_OP_CODE,
	PS_E_CH_SELECT_TAPE_DATA =>
		PS_E_CH_SELECT_TAPE_DATA,
	PS_E_CH_INPUT_MODE =>
		PS_E_CH_INPUT_MODE,
	PS_E_CH_SELECT_UNIT_F =>
		PS_E_CH_SELECT_UNIT_F,
	PS_I_CYCLE_DOT_NOT_CR_DISABLE =>
		PS_I_CYCLE_DOT_NOT_CR_DISABLE,
	MS_1401_B_OP_CODE =>
		MS_1401_B_OP_CODE,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	PS_E_CH_OUTPUT_MODE =>
		PS_E_CH_OUTPUT_MODE,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT
	);

Page_15_62_08_1: ENTITY ALD_15_62_08_1_GATE_CONSOLE_TO_ASSEMBLY
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ALTER_ROUTINE =>
		MS_ALTER_ROUTINE,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	MS_STORAGE_SCAN_LOAD =>
		MS_STORAGE_SCAN_LOAD,
	MS_GATE_CONSOLE_TO_ASSEMBLY =>
		XX_MS_GATE_CONSOLE_TO_ASSEMBLY
	);


END;
