// Seed: 3000609376
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  always @(1 or posedge {id_1{1}}) begin
    id_3 <= 1;
  end
endmodule
