Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 57507baec9a24f839c01c887118e1de5 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_rtc_tb_behav xil_defaultlib.seven_seg_rtc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port counter on this module [/home/fpga/FPGA/Vivado/seven_seg_rtc/seven_seg_rtc.srcs/seven_seg_rtc_tb.v:26]
ERROR: [VRFC 10-426] cannot find port state on this module [/home/fpga/FPGA/Vivado/seven_seg_rtc/seven_seg_rtc.srcs/seven_seg_rtc_tb.v:37]
ERROR: [VRFC 10-426] cannot find port counter on this module [/home/fpga/FPGA/Vivado/seven_seg_rtc/seven_seg_rtc.srcs/seven_seg_rtc_tb.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
