==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7z010clg225-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file 'Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 96.563 ; gain = 47.043
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 96.602 ; gain = 47.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 107.148 ; gain = 57.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 113.887 ; gain = 64.367
INFO: [XFORM 203-1101] Packing variable 'outval.V' (Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:12) into a 32-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 140.500 ; gain = 90.980
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 142.355 ; gain = 92.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'phasegen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'phasegen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.892 seconds; current allocated memory: 95.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 95.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'phasegen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'phasegen/outval_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'phasegen/params_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'phasegen' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'phasegen'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 95.555 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 142.355 ; gain = 92.836
INFO: [SYSC 207-301] Generating SystemC RTL for phasegen.
INFO: [VHDL 208-304] Generating VHDL RTL for phasegen.
INFO: [VLOG 209-307] Generating Verilog RTL for phasegen.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
INFO: [HLS 200-10] Creating and opening project 'Z:/Documents/workspace/zysh101/src/tcl/nco'.
INFO: [HLS 200-10] Adding design file 'Z:/Documents/workspace/zysh101/src/hls/typedef.h' to the project
INFO: [HLS 200-10] Adding design file 'Z:/Documents/workspace/zysh101/src/hls/define.h' to the project
INFO: [HLS 200-10] Adding design file 'Z:/Documents/workspace/zysh101/src/hls/nco.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'Z:/Documents/workspace/zysh101/src/tcl/nco/zybe'.
