<stg><name>gradient_weight_x</name>


<trans_list>

<trans id="172" from="1" to="2">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="2" to="3">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="5">
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="3" to="4">
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="4" to="2">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="32">
<![CDATA[
entry:0  %buf_val_0_x_V_1 = alloca i1

]]></Node>
<StgValue><ssdm name="buf_val_0_x_V_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="32">
<![CDATA[
entry:1  %buf_val_0_x_V_2 = alloca i1

]]></Node>
<StgValue><ssdm name="buf_val_0_x_V_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="32">
<![CDATA[
entry:2  %buf_val_0_x_V_3 = alloca i1

]]></Node>
<StgValue><ssdm name="buf_val_0_x_V_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32">
<![CDATA[
entry:3  %buf_val_0_x_V_4 = alloca i1

]]></Node>
<StgValue><ssdm name="buf_val_0_x_V_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32">
<![CDATA[
entry:4  %buf_val_0_x_V_5 = alloca i1

]]></Node>
<StgValue><ssdm name="buf_val_0_x_V_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32">
<![CDATA[
entry:5  %buf_val_0_y_V_1 = alloca i1

]]></Node>
<StgValue><ssdm name="buf_val_0_y_V_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32">
<![CDATA[
entry:6  %buf_val_0_y_V_2 = alloca i1

]]></Node>
<StgValue><ssdm name="buf_val_0_y_V_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32">
<![CDATA[
entry:7  %buf_val_0_y_V_3 = alloca i1

]]></Node>
<StgValue><ssdm name="buf_val_0_y_V_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32">
<![CDATA[
entry:8  %buf_val_0_y_V_4 = alloca i1

]]></Node>
<StgValue><ssdm name="buf_val_0_y_V_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32">
<![CDATA[
entry:9  %buf_val_0_y_V_5 = alloca i1

]]></Node>
<StgValue><ssdm name="buf_val_0_y_V_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32">
<![CDATA[
entry:10  %buf_val_0_z_V_1 = alloca i1

]]></Node>
<StgValue><ssdm name="buf_val_0_z_V_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32">
<![CDATA[
entry:11  %buf_val_0_z_V_2 = alloca i1

]]></Node>
<StgValue><ssdm name="buf_val_0_z_V_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32">
<![CDATA[
entry:12  %buf_val_0_z_V_3 = alloca i1

]]></Node>
<StgValue><ssdm name="buf_val_0_z_V_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32">
<![CDATA[
entry:13  %buf_val_0_z_V_4 = alloca i1

]]></Node>
<StgValue><ssdm name="buf_val_0_z_V_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32">
<![CDATA[
entry:14  %buf_val_0_z_V_5 = alloca i1

]]></Node>
<StgValue><ssdm name="buf_val_0_z_V_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(i1* @y_filtered_z_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecInterface(i1* @y_filtered_y_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(i1* @y_filtered_x_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecInterface(i32* @filtered_gradient_z_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecInterface(i32* @filtered_gradient_y_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecInterface(i32* @filtered_gradient_x_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
entry:21  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %entry ], [ %indvar_flatten_next, %ifBlock ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %c_i = phi i4 [ 0, %entry ], [ %c, %ifBlock ]

]]></Node>
<StgValue><ssdm name="c_i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:17  %exitcond_flatten = icmp eq i7 %indvar_flatten, -63

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:18  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:1  %exitcond2_i2 = icmp eq i4 %c_i, -3

]]></Node>
<StgValue><ssdm name="exitcond2_i2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset:2  %c_i_mid2 = select i1 %exitcond2_i2, i4 0, i4 %c_i

]]></Node>
<StgValue><ssdm name="c_i_mid2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:6  %tmp_53_i = icmp ult i4 %c_i_mid2, -6

]]></Node>
<StgValue><ssdm name="tmp_53_i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:7  br i1 %tmp_53_i, label %1, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %tmp = icmp eq i4 %c_i_mid2, -1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %tmp_66 = icmp eq i4 %c_i_mid2, -2

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_67 = or i1 %tmp_66, %tmp

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:12  %tmp_68 = icmp eq i4 %c_i_mid2, -4

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_69 = or i1 %tmp_68, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:14  %tmp_70 = icmp eq i4 %c_i_mid2, -5

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_71 = or i1 %tmp_70, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:16  %tmp_72 = icmp eq i4 %c_i_mid2, -6

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %tmp_73 = or i1 %tmp_72, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:18  %tmp_74 = icmp eq i4 %c_i_mid2, 5

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %tmp_75 = or i1 %tmp_74, %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:20  %tmp_76 = icmp eq i4 %c_i_mid2, 4

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_77 = or i1 %tmp_76, %tmp_75

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:22  %tmp_78 = icmp eq i4 %c_i_mid2, 3

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %tmp_79 = or i1 %tmp_78, %tmp_77

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %tmp_80 = icmp eq i4 %c_i_mid2, 2

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %tmp_81 = or i1 %tmp_80, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:26  %tmp_82 = icmp eq i4 %c_i_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %tmp_83 = or i1 %tmp_82, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %tmp_84 = icmp eq i4 %c_i_mid2, 0

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %tmp_85 = or i1 %tmp_84, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:30  br i1 %tmp_85, label %3, label %.preheader.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_57_i = icmp ugt i4 %c_i_mid2, 2

]]></Node>
<StgValue><ssdm name="tmp_57_i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_57_i, label %4, label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:0  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ifBlock:1  %c = add i4 %c_i_mid2, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1">
<![CDATA[
:2  %buf_val_0_x_V_1_lo = load i1* %buf_val_0_x_V_1

]]></Node>
<StgValue><ssdm name="buf_val_0_x_V_1_lo"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1">
<![CDATA[
:3  %buf_val_0_x_V_2_lo = load i1* %buf_val_0_x_V_2

]]></Node>
<StgValue><ssdm name="buf_val_0_x_V_2_lo"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1">
<![CDATA[
:4  %buf_val_0_x_V_3_lo = load i1* %buf_val_0_x_V_3

]]></Node>
<StgValue><ssdm name="buf_val_0_x_V_3_lo"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1">
<![CDATA[
:5  %buf_val_0_x_V_4_lo = load i1* %buf_val_0_x_V_4

]]></Node>
<StgValue><ssdm name="buf_val_0_x_V_4_lo"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1">
<![CDATA[
:6  %buf_val_0_x_V_5_lo = load i1* %buf_val_0_x_V_5

]]></Node>
<StgValue><ssdm name="buf_val_0_x_V_5_lo"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1">
<![CDATA[
:7  %buf_val_0_y_V_1_lo = load i1* %buf_val_0_y_V_1

]]></Node>
<StgValue><ssdm name="buf_val_0_y_V_1_lo"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1">
<![CDATA[
:8  %buf_val_0_y_V_2_lo = load i1* %buf_val_0_y_V_2

]]></Node>
<StgValue><ssdm name="buf_val_0_y_V_2_lo"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1">
<![CDATA[
:9  %buf_val_0_y_V_3_lo = load i1* %buf_val_0_y_V_3

]]></Node>
<StgValue><ssdm name="buf_val_0_y_V_3_lo"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1">
<![CDATA[
:10  %buf_val_0_y_V_4_lo = load i1* %buf_val_0_y_V_4

]]></Node>
<StgValue><ssdm name="buf_val_0_y_V_4_lo"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1">
<![CDATA[
:11  %buf_val_0_y_V_5_lo = load i1* %buf_val_0_y_V_5

]]></Node>
<StgValue><ssdm name="buf_val_0_y_V_5_lo"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1">
<![CDATA[
:12  %buf_val_0_z_V_1_lo = load i1* %buf_val_0_z_V_1

]]></Node>
<StgValue><ssdm name="buf_val_0_z_V_1_lo"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1">
<![CDATA[
:13  %buf_val_0_z_V_2_lo = load i1* %buf_val_0_z_V_2

]]></Node>
<StgValue><ssdm name="buf_val_0_z_V_2_lo"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1">
<![CDATA[
:14  %buf_val_0_z_V_3_lo = load i1* %buf_val_0_z_V_3

]]></Node>
<StgValue><ssdm name="buf_val_0_z_V_3_lo"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1">
<![CDATA[
:15  %buf_val_0_z_V_4_lo = load i1* %buf_val_0_z_V_4

]]></Node>
<StgValue><ssdm name="buf_val_0_z_V_4_lo"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1">
<![CDATA[
:16  %buf_val_0_z_V_5_lo = load i1* %buf_val_0_z_V_5

]]></Node>
<StgValue><ssdm name="buf_val_0_z_V_5_lo"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  store i1 %buf_val_0_z_V_5_lo, i1* %buf_val_0_z_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  store i1 %buf_val_0_z_V_4_lo, i1* %buf_val_0_z_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  store i1 %buf_val_0_z_V_3_lo, i1* %buf_val_0_z_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  store i1 %buf_val_0_z_V_2_lo, i1* %buf_val_0_z_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  store i1 %buf_val_0_y_V_5_lo, i1* %buf_val_0_y_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  store i1 %buf_val_0_y_V_4_lo, i1* %buf_val_0_y_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  store i1 %buf_val_0_y_V_3_lo, i1* %buf_val_0_y_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  store i1 %buf_val_0_y_V_2_lo, i1* %buf_val_0_y_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  store i1 %buf_val_0_x_V_5_lo, i1* %buf_val_0_x_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  store i1 %buf_val_0_x_V_4_lo, i1* %buf_val_0_x_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  store i1 %buf_val_0_x_V_3_lo, i1* %buf_val_0_x_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  store i1 %buf_val_0_x_V_2_lo, i1* %buf_val_0_x_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:31  br i1 %exitcond_flatten, label %gradient_weight_x.exit, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %y_filtered_x_V_read = call i1 @_ssdm_op_Read.ap_fifo.volatile.i1P(i1* @y_filtered_x_V)

]]></Node>
<StgValue><ssdm name="y_filtered_x_V_read"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %y_filtered_y_V_read = call i1 @_ssdm_op_Read.ap_fifo.volatile.i1P(i1* @y_filtered_y_V)

]]></Node>
<StgValue><ssdm name="y_filtered_y_V_read"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %y_filtered_z_V_read = call i1 @_ssdm_op_Read.ap_fifo.volatile.i1P(i1* @y_filtered_z_V)

]]></Node>
<StgValue><ssdm name="y_filtered_z_V_read"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %buf_val_0_y_V_6 = phi i1 [ %y_filtered_y_V_read, %1 ], [ false, %.reset ]

]]></Node>
<StgValue><ssdm name="buf_val_0_y_V_6"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:1  %buf_val_0_x_V_6 = phi i1 [ %y_filtered_x_V_read, %1 ], [ false, %.reset ]

]]></Node>
<StgValue><ssdm name="buf_val_0_x_V_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %tmp_z_V = phi i1 [ %y_filtered_z_V_read, %1 ], [ false, %.reset ]

]]></Node>
<StgValue><ssdm name="tmp_z_V"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1">
<![CDATA[
:3  %buf_val_0_x_V_5_lo_1 = load i1* %buf_val_0_x_V_5

]]></Node>
<StgValue><ssdm name="buf_val_0_x_V_5_lo_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1">
<![CDATA[
:4  %buf_val_0_y_V_5_lo_1 = load i1* %buf_val_0_y_V_5

]]></Node>
<StgValue><ssdm name="buf_val_0_y_V_5_lo_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1">
<![CDATA[
:5  %buf_val_0_z_V_5_lo_1 = load i1* %buf_val_0_z_V_5

]]></Node>
<StgValue><ssdm name="buf_val_0_z_V_5_lo_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  store i1 %tmp_z_V, i1* %buf_val_0_z_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  store i1 %buf_val_0_y_V_6, i1* %buf_val_0_y_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  store i1 %buf_val_0_x_V_6, i1* %buf_val_0_x_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader.0.i:0  %tmp_86 = select i1 %buf_val_0_x_V_1_lo, i31 0, i31 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="50" op_0_bw="50" op_1_bw="31" op_2_bw="19">
<![CDATA[
.preheader.0.i:1  %tmp_87 = call i50 @_ssdm_op_BitConcatenate.i50.i31.i19(i31 %tmp_86, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="51" op_0_bw="50">
<![CDATA[
.preheader.0.i:2  %tmp_200_2_i = sext i50 %tmp_87 to i51

]]></Node>
<StgValue><ssdm name="tmp_200_2_i"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="51" op_0_bw="1" op_1_bw="51" op_2_bw="51">
<![CDATA[
.preheader.0.i:3  %tmp_20123_2_cast_i = select i1 %buf_val_0_x_V_2_lo, i51 97989, i51 0

]]></Node>
<StgValue><ssdm name="tmp_20123_2_cast_i"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.preheader.0.i:4  %p_Val2_35_2_i = add i51 %tmp_200_2_i, %tmp_20123_2_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_35_2_i"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader.0.i:5  %tmp_88 = select i1 %buf_val_0_y_V_1_lo, i31 0, i31 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="50" op_0_bw="50" op_1_bw="31" op_2_bw="19">
<![CDATA[
.preheader.0.i:6  %tmp_89 = call i50 @_ssdm_op_BitConcatenate.i50.i31.i19(i31 %tmp_88, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="51" op_0_bw="50">
<![CDATA[
.preheader.0.i:7  %tmp_205_2_i = sext i50 %tmp_89 to i51

]]></Node>
<StgValue><ssdm name="tmp_205_2_i"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="51" op_0_bw="1" op_1_bw="51" op_2_bw="51">
<![CDATA[
.preheader.0.i:8  %tmp_20624_2_cast_i = select i1 %buf_val_0_y_V_2_lo, i51 97989, i51 0

]]></Node>
<StgValue><ssdm name="tmp_20624_2_cast_i"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.preheader.0.i:9  %p_Val2_38_2_i = add i51 %tmp_205_2_i, %tmp_20624_2_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_38_2_i"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader.0.i:10  %tmp_90 = select i1 %buf_val_0_z_V_1_lo, i31 0, i31 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="50" op_0_bw="50" op_1_bw="31" op_2_bw="19">
<![CDATA[
.preheader.0.i:11  %tmp_91 = call i50 @_ssdm_op_BitConcatenate.i50.i31.i19(i31 %tmp_90, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="51" op_0_bw="50">
<![CDATA[
.preheader.0.i:12  %tmp_210_2_i = sext i50 %tmp_91 to i51

]]></Node>
<StgValue><ssdm name="tmp_210_2_i"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="51" op_0_bw="1" op_1_bw="51" op_2_bw="51">
<![CDATA[
.preheader.0.i:13  %tmp_21125_2_cast_i = select i1 %buf_val_0_z_V_2_lo, i51 97989, i51 0

]]></Node>
<StgValue><ssdm name="tmp_21125_2_cast_i"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.preheader.0.i:14  %p_Val2_41_2_i = add i51 %tmp_210_2_i, %tmp_21125_2_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_41_2_i"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="51" op_0_bw="1" op_1_bw="51" op_2_bw="51">
<![CDATA[
.preheader.0.i:15  %tmp_92 = select i1 %buf_val_0_x_V_3_lo, i51 152200, i51 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:16  %tmp_s = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_35_2_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.preheader.0.i:17  %tmp_200_3_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_s, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_200_3_i"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.preheader.0.i:18  %p_Val2_35_3_i = add i51 %tmp_92, %tmp_200_3_i

]]></Node>
<StgValue><ssdm name="p_Val2_35_3_i"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="51" op_0_bw="1" op_1_bw="51" op_2_bw="51">
<![CDATA[
.preheader.0.i:19  %tmp_93 = select i1 %buf_val_0_y_V_3_lo, i51 152200, i51 0

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:20  %tmp_35 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_38_2_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.preheader.0.i:21  %tmp_205_3_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_35, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_205_3_i"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.preheader.0.i:22  %p_Val2_38_3_i = add i51 %tmp_93, %tmp_205_3_i

]]></Node>
<StgValue><ssdm name="p_Val2_38_3_i"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="51" op_0_bw="1" op_1_bw="51" op_2_bw="51">
<![CDATA[
.preheader.0.i:23  %tmp_94 = select i1 %buf_val_0_z_V_3_lo, i51 152200, i51 0

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:24  %tmp_36 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_41_2_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.preheader.0.i:25  %tmp_210_3_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_36, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_210_3_i"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.preheader.0.i:26  %p_Val2_41_3_i = add i51 %tmp_94, %tmp_210_3_i

]]></Node>
<StgValue><ssdm name="p_Val2_41_3_i"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:27  %tmp_37 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_35_3_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.preheader.0.i:28  %tmp_200_4_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_37, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_200_4_i"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="51" op_0_bw="1" op_1_bw="51" op_2_bw="51">
<![CDATA[
.preheader.0.i:29  %tmp_20123_4_cast_i = select i1 %buf_val_0_x_V_4_lo, i51 97989, i51 0

]]></Node>
<StgValue><ssdm name="tmp_20123_4_cast_i"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.preheader.0.i:30  %p_Val2_35_4_i = add i51 %tmp_200_4_i, %tmp_20123_4_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_35_4_i"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:31  %tmp_38 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_38_3_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.preheader.0.i:32  %tmp_205_4_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_38, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_205_4_i"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="51" op_0_bw="1" op_1_bw="51" op_2_bw="51">
<![CDATA[
.preheader.0.i:33  %tmp_20624_4_cast_i = select i1 %buf_val_0_y_V_4_lo, i51 97989, i51 0

]]></Node>
<StgValue><ssdm name="tmp_20624_4_cast_i"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.preheader.0.i:34  %p_Val2_38_4_i = add i51 %tmp_205_4_i, %tmp_20624_4_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_38_4_i"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:35  %tmp_39 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_41_3_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.preheader.0.i:36  %tmp_210_4_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_39, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_210_4_i"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="51" op_0_bw="1" op_1_bw="51" op_2_bw="51">
<![CDATA[
.preheader.0.i:37  %tmp_21125_4_cast_i = select i1 %buf_val_0_z_V_4_lo, i51 97989, i51 0

]]></Node>
<StgValue><ssdm name="tmp_21125_4_cast_i"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.preheader.0.i:38  %p_Val2_41_4_i = add i51 %tmp_210_4_i, %tmp_21125_4_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_41_4_i"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:39  %tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_35_4_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.preheader.0.i:40  %tmp_200_5_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_40, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_200_5_i"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="51" op_0_bw="1" op_1_bw="51" op_2_bw="51">
<![CDATA[
.preheader.0.i:41  %tmp_20123_5_cast_i = select i1 %buf_val_0_x_V_5_lo_1, i51 69730, i51 0

]]></Node>
<StgValue><ssdm name="tmp_20123_5_cast_i"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.preheader.0.i:42  %p_Val2_35_5_i = add i51 %tmp_200_5_i, %tmp_20123_5_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_35_5_i"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:43  %acc_x_V_5_i = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_35_5_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="acc_x_V_5_i"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:44  %tmp_41 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_38_4_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.preheader.0.i:45  %tmp_205_5_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_41, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_205_5_i"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="51" op_0_bw="1" op_1_bw="51" op_2_bw="51">
<![CDATA[
.preheader.0.i:46  %tmp_20624_5_cast_i = select i1 %buf_val_0_y_V_5_lo_1, i51 69730, i51 0

]]></Node>
<StgValue><ssdm name="tmp_20624_5_cast_i"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.preheader.0.i:47  %p_Val2_38_5_i = add i51 %tmp_205_5_i, %tmp_20624_5_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_38_5_i"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:48  %acc_y_V_5_i = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_38_5_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="acc_y_V_5_i"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:49  %tmp_42 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_41_4_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
.preheader.0.i:50  %tmp_210_5_i = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_42, i19 0)

]]></Node>
<StgValue><ssdm name="tmp_210_5_i"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="51" op_0_bw="1" op_1_bw="51" op_2_bw="51">
<![CDATA[
.preheader.0.i:51  %tmp_21125_5_cast_i = select i1 %buf_val_0_z_V_5_lo_1, i51 69730, i51 0

]]></Node>
<StgValue><ssdm name="tmp_21125_5_cast_i"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
.preheader.0.i:52  %p_Val2_41_5_i = add i51 %tmp_210_5_i, %tmp_21125_5_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_41_5_i"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:53  %acc_z_V_5_i = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %p_Val2_41_5_i, i32 19, i32 50)

]]></Node>
<StgValue><ssdm name="acc_z_V_5_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([40 x i8]* @GRAD_WEIGHT_X_OUTER_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:3  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:4  %tmp_59_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0.i:54  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @filtered_gradient_x_s, i32 %acc_x_V_5_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0.i:55  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @filtered_gradient_y_s, i32 %acc_y_V_5_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0.i:56  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @filtered_gradient_z_s, i32 %acc_z_V_5_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.i:57  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
<literal name="tmp_57_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @filtered_gradient_x_s, i32 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
<literal name="tmp_57_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @filtered_gradient_y_s, i32 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
<literal name="tmp_57_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @filtered_gradient_z_s, i32 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
<literal name="tmp_57_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ifBlock:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str12, i32 %tmp_59_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
ifBlock:2  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0">
<![CDATA[
gradient_weight_x.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
