GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v'
Undeclared symbol 'opreg_80_64_n', assumed default net type 'wire'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":424)
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\filter.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_clkdiv\gowin_clkdiv0.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_clkdiv\gowin_clkdiv1.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_clkdiv\gowin_clkdiv2.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_dcs\gowin_dcs0.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_dpb\blk_mem_gen_2.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_dpb\blk_mem_gen_4.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_prom\blk_mem_gen_3.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_rpll\gowin_rpll0.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_clock_regeneration_packet.sv'
WARN  (EX2478) : Non-net output port 'clk_audio_counter_wrap' cannot be initialized at declaration in SystemVerilog mode("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_clock_regeneration_packet.sv":13)
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_info_frame.sv'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_sample_packet.sv'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\auxiliary_video_information_info_frame.sv'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\hdmi.sv'
WARN  (EX2478) : Non-net output port 'cx' cannot be initialized at declaration in SystemVerilog mode("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\hdmi.sv":81)
WARN  (EX2478) : Non-net output port 'cy' cannot be initialized at declaration in SystemVerilog mode("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\hdmi.sv":82)
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_assembler.sv'
WARN  (EX2478) : Non-net output port 'counter' cannot be initialized at declaration in SystemVerilog mode("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_assembler.sv":11)
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_picker.sv'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\serializer.sv'
WARN  (EX3182) : Initial value of parameter 'VIDEO_RATE' is omitted("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\serializer.sv":7)
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\source_product_description_info_frame.sv'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\tmds_channel.sv'
WARN  (EX2478) : Non-net output port 'tmds' cannot be initialized at declaration in SystemVerilog mode("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\tmds_channel.sv":16)
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\trigger.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_dpb\blk_mem_gen_0.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_dpb\blk_mem_gen_1.v'
Analyzing VHDL file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_Pack.vhd'
Analyzing package 't80_pack'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_Pack.vhd":61)
Analyzing VHDL file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80.vhd'
Analyzing entity 't80'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80.vhd":85)
Analyzing architecture 'rtl'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80.vhd":131)
Analyzing VHDL file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_ALU.vhd'
Analyzing entity 't80_alu'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_ALU.vhd":74)
Analyzing architecture 'rtl'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_ALU.vhd":103)
Analyzing VHDL file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_MCode.vhd'
Analyzing entity 't80_mcode'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_MCode.vhd":80)
Analyzing architecture 'rtl'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_MCode.vhd":159)
Analyzing VHDL file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_Reg.vhd'
Analyzing entity 't80_reg'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_Reg.vhd":75)
Analyzing architecture 'rtl'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_Reg.vhd":98)
Analyzing VHDL file 'E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80a.vhd'
Analyzing entity 't80a'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80a.vhd":82)
Analyzing architecture 'rtl'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80a.vhd":108)
Compiling module 'TTRS80'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":17)
Switching to VHDL mode to elaborate design unit 'T80a'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":143)
Processing 'T80a(rtl)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80a.vhd":82)
Processing 'T80(iowait=1)(rtl)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80.vhd":85)
Processing 'T80_MCode(rtl)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_MCode.vhd":80)
Processing 'T80_ALU(rtl)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_ALU.vhd":74)
Processing 'T80_Reg(rtl)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_Reg.vhd":75)
Returning to Verilog mode to proceed with elaboration("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":143)
Compiling module 'blk_mem_gen_0'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_dpb\blk_mem_gen_0.v":9)
Compiling module 'blk_mem_gen_1'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_dpb\blk_mem_gen_1.v":9)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 11("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":278)
Compiling module 'blk_mem_gen_2'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_dpb\blk_mem_gen_2.v":9)
Compiling module 'blk_mem_gen_4'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_dpb\blk_mem_gen_4.v":9)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 4 for port 'dina'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":337)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 4 for port 'douta'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":338)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 4 for port 'dinb'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":346)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 4 for port 'doutb'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":347)
Compiling module 'blk_mem_gen_3'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_prom\blk_mem_gen_3.v":9)
Compiling module 'filter'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\filter.v":3)
Compiling module 'Gowin_CLKDIV0'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_clkdiv\gowin_clkdiv0.v":9)
Compiling module 'Gowin_CLKDIV1'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_clkdiv\gowin_clkdiv1.v":9)
Compiling module 'Gowin_CLKDIV2'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_clkdiv\gowin_clkdiv2.v":9)
Compiling module 'Gowin_DCS0'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_dcs\gowin_dcs0.v":9)
Compiling module 'Gowin_rPLL'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_rpll\gowin_rpll.v":9)
Compiling module 'Gowin_rPLL0'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_rpll\gowin_rpll0.v":9)
Compiling module 'audio_clock_regeneration_packet'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_clock_regeneration_packet.sv":5)
WARN  (EX3791) : Expression size 64 truncated to fit in target size 32("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_clock_regeneration_packet.sv":8)
Compiling module 'audio_info_frame'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_info_frame.sv":5)
Compiling module 'audio_sample_packet'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_sample_packet.sv":8)
WARN  (EX3780) : Using initial value of 'CHANNEL_LEFT' since it is never assigned("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_sample_packet.sv":63)
WARN  (EX3780) : Using initial value of 'CHANNEL_RIGHT' since it is never assigned("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_sample_packet.sv":64)
Compiling module 'auxiliary_video_information_info_frame'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\auxiliary_video_information_info_frame.sv":5)
Compiling module 'hdmi'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\hdmi.sv":4)
Compiling module 'packet_picker(VIDEO_ID_CODE=1,VIDEO_RATE=25174825.1748252,IT_CONTENT=1'b1,AUDIO_BIT_WIDTH=16,AUDIO_RATE=44100,VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_picker.sv":4)
Extracting RAM for identifier 'audio_sample_word_buffer'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_picker.sv":80)
Compiling module 'audio_clock_regeneration_packet(VIDEO_RATE=25174825.1748252,AUDIO_RATE=44100)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_clock_regeneration_packet.sv":5)
Compiling module 'audio_sample_packet(WORD_LENGTH=4'b0010)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_sample_packet.sv":8)
WARN  (EX3780) : Using initial value of 'CHANNEL_LEFT' since it is never assigned("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_sample_packet.sv":63)
WARN  (EX3780) : Using initial value of 'CHANNEL_RIGHT' since it is never assigned("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_sample_packet.sv":64)
Compiling module 'auxiliary_video_information_info_frame(IT_CONTENT=1'b1,VIDEO_ID_CODE=32'sb00000000000000000000000000000001)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\auxiliary_video_information_info_frame.sv":5)
Compiling module 'source_product_description_info_frame(VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\source_product_description_info_frame.sv":5)
WARN  (EX1998) : Net 'headers[255][23]' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_picker.sv":29)
WARN  (EX1998) : Net 'subs[255][3][55]' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_picker.sv":30)
Compiling module 'packet_assembler'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_assembler.sv":4)
Compiling module 'tmds_channel'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=1)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=2)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\tmds_channel.sv":4)
Compiling module 'serializer(VIDEO_RATE=25174825.1748252)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\serializer.sv":4)
Compiling module 'top'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":2)
WARN  (EX3780) : Using initial value of 'audio_sample_word' since it is never assigned("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":1136)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":319)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":572)
Compiling module 'trigger'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\trigger.v":3)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":685)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":693)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":739)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":866)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":885)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":1133)
Compiling module 'hdmi(VIDEO_REFRESH_RATE=60,AUDIO_RATE=48000)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\hdmi.sv":4)
Compiling module 'packet_picker(VIDEO_ID_CODE=1,VIDEO_RATE=25200000.0,IT_CONTENT=1'b1,AUDIO_BIT_WIDTH=16,AUDIO_RATE=48000,VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_picker.sv":4)
Extracting RAM for identifier 'audio_sample_word_buffer'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_picker.sv":80)
Compiling module 'audio_clock_regeneration_packet(AUDIO_RATE=48000)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_clock_regeneration_packet.sv":5)
Compiling module 'audio_sample_packet(SAMPLING_FREQUENCY=4'b0010,WORD_LENGTH=4'b0010)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_sample_packet.sv":8)
WARN  (EX3780) : Using initial value of 'CHANNEL_LEFT' since it is never assigned("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_sample_packet.sv":63)
WARN  (EX3780) : Using initial value of 'CHANNEL_RIGHT' since it is never assigned("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_sample_packet.sv":64)
WARN  (EX1998) : Net 'headers[255][23]' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_picker.sv":29)
WARN  (EX1998) : Net 'subs[255][3][55]' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_picker.sv":30)
Compiling module 'serializer(VIDEO_RATE=25200000.0)'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\serializer.sv":4)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 10 for port 'cx'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":1165)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 10 for port 'frame_width'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":1167)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 10 for port 'screen_width'("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":1169)
WARN  (EX1998) : Net 'start_msg' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":350)
WARN  (EX1998) : Net 'douta[7]' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":750)
WARN  (EX1998) : Net 'doutb[7]' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":757)
WARN  (EX1998) : Net 'xdouta[7]' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":850)
WARN  (EX1998) : Net 'le18_dout[7]' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":853)
WARN  (EX1998) : Net 'le18_dout_rdy' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":854)
WARN  (EX1998) : Net 'xdoutb[7]' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":915)
WARN  (EX1947) : Input port 'clk2' remains unconnected for this instance("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":1256)
WARN  (EX1947) : Input port 'clk3' remains unconnected for this instance("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":1256)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "LED_GREEN" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":41)
WARN  (EX0211) : The output port "LED_RED" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":42)
WARN  (EX0211) : The output port "LED_BLUE" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":43)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1140_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1158_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1166_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1190_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":532)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1214_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":533)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1238_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":534)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1262_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":535)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1286_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1287_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_7_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":524)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_7_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_7_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_7_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1140_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1141_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1157_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1165_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1189_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":532)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1213_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":533)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1237_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":534)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1261_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":535)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1285_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1288_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_6_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":524)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_6_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_6_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_6_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1141_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1142_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1156_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1164_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1188_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":532)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1212_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":533)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1236_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":534)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1260_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":535)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1284_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1289_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_5_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":524)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_5_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_5_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_5_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1142_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1143_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1155_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1163_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1187_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":532)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1211_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":533)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1235_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":534)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1259_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":535)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1283_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1290_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_4_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":524)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_4_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_4_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_4_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1143_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1144_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1154_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1162_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1186_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":532)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1210_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":533)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1234_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":534)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1258_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":535)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1282_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1291_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_3_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":524)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_3_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_3_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_3_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1144_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1145_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1153_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1161_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1185_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":532)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1209_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":533)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1233_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":534)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1257_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":535)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1281_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1292_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_2_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":524)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_2_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_2_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_2_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1145_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1146_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1152_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1160_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1184_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":532)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1208_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":533)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1232_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":534)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1256_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":535)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1280_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1293_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_1_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":524)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_1_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_1_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_1_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1146_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1147_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1151_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1159_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1183_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":532)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1207_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":533)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1231_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":534)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1255_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":535)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1279_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1294_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":536)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_0_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":524)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_0_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_0_s0"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/xio_data_0_s1"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":703)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1147_s"("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v":531)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[5%] Running netlist conversion ...
WARN  (CV0016) : Input VIDEOX is unused("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":35)
WARN  (CV0016) : Input VSYNCX is unused("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":36)
WARN  (CV0016) : Input HSYNCX is unused("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":37)
WARN  (CV0017) : Inout _RAS_N is unused("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":10)
WARN  (CV0017) : Inout _M1_N is unused("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":12)
WARN  (CV0017) : Inout _RESET_N is unused("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":13)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "trigger" instantiated to "bram_poke_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":927)
WARN  (NL0002) : The module "trigger" instantiated to "brama_read_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":806)
WARN  (NL0002) : The module "trigger" instantiated to "brama_write_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":814)
WARN  (NL0002) : The module "audio_info_frame" instantiated to "audio_info_frame" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_picker.sv":143)
WARN  (NL0002) : The module "audio_sample_packet" instantiated to "audio_sample_packet" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_picker.sv":131)
WARN  (NL0002) : The module "auxiliary_video_information_info_frame" instantiated to "auxiliary_video_information_info_frame" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_picker.sv":137)
WARN  (NL0002) : The module "source_product_description_info_frame" instantiated to "source_product_description_info_frame" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_picker.sv":140)
WARN  (NL0002) : The module "filter" instantiated to "mem" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":1206)
WARN  (NL0002) : The module "trigger" instantiated to "pre_ram_access_check_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":646)
WARN  (NL0002) : The module "trigger" instantiated to "xram_poke_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":1055)
WARN  (NL0002) : The module "trigger" instantiated to "xrama_read_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":1032)
WARN  (NL0002) : The module "trigger" instantiated to "xrama_write_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v":1040)
[95%] Generate netlist file "E:\Documents\FPGA\TRS-IO++PTRS-ap\impl\gwsynthesis\TRS-IO++.vg" completed
[100%] Generate report file "E:\Documents\FPGA\TRS-IO++PTRS-ap\impl\gwsynthesis\TRS-IO++_syn.rpt.html" completed
GowinSynthesis finish
