
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 3.00000000000000000000;
3.00000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  149594.9      1.35     342.7   26890.4                          
    0:00:26  149594.9      1.35     342.7   26890.4                          
    0:00:26  149639.6      1.35     342.7   26890.4                          
    0:00:26  149684.3      1.35     342.7   26890.4                          
    0:00:26  149729.0      1.35     342.7   26890.4                          
    0:00:26  149773.7      1.35     342.7   26890.4                          
    0:00:26  149810.7      1.35     342.7   26888.1                          
    0:00:27  150337.9      1.35     342.7   16931.3                          
    0:00:27  150847.0      1.35     342.7    6898.7                          
    0:00:45  154483.8      0.86     223.5     250.6                          
    0:00:45  154483.8      0.86     223.5     250.6                          
    0:00:45  154483.8      0.86     223.5     250.6                          
    0:00:45  154484.3      0.86     223.5     250.6                          
    0:00:46  154484.3      0.86     223.5     250.6                          
    0:00:56  138545.3      0.94     216.7     250.6                          
    0:00:57  138546.4      0.91     208.2     250.6                          
    0:01:00  138546.9      0.86     207.0     243.3                          
    0:01:00  138553.5      0.85     205.2     238.5                          
    0:01:01  138562.6      0.83     203.1     233.6                          
    0:01:02  138567.9      0.83     201.6     226.3                          
    0:01:02  138573.5      0.82     201.3     221.4                          
    0:01:03  138576.2      0.82     200.3     219.0                          
    0:01:04  138580.4      0.82     199.4     216.6                          
    0:01:04  138582.5      0.82     198.6     216.6                          
    0:01:05  138588.9      0.82     197.6     216.6                          
    0:01:05  138596.9      0.82     196.4     216.6                          
    0:01:05  138606.7      0.82     195.2     216.6                          
    0:01:06  138613.1      0.82     194.7     214.1                          
    0:01:06  138619.0      0.82     194.2     211.7                          
    0:01:07  138620.6      0.82     193.9     209.3                          
    0:01:07  138621.1      0.82     193.9     209.3                          
    0:01:07  138621.1      0.82     193.8     209.3                          
    0:01:08  138621.1      0.82     193.8     209.3                          
    0:01:08  138450.6      0.82     193.8     209.3                          
    0:01:08  138450.6      0.82     193.8     209.3                          
    0:01:09  138467.4      0.82     193.7     170.3                          
    0:01:09  138479.9      0.82     193.6     131.4                          
    0:01:10  138492.1      0.82     193.6      92.5                          
    0:01:10  138507.3      0.82     193.6      53.5                          
    0:01:11  138535.2      0.82     193.6      14.6                          
    0:01:11  138546.4      0.82     193.6       0.0                          
    0:01:11  138546.4      0.82     193.6       0.0                          
    0:01:11  138546.4      0.82     193.6       0.0                          
    0:01:11  138546.4      0.82     193.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:11  138546.4      0.82     193.6       0.0                          
    0:01:11  138574.0      0.79     192.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:12  138606.2      0.79     191.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:12  138621.4      0.78     190.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:12  138652.5      0.78     189.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:12  138671.1      0.77     188.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:12  138700.9      0.77     187.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:12  138728.6      0.76     186.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:12  138742.1      0.76     185.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:13  138760.5      0.75     185.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:13  138778.0      0.75     184.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13  138791.9      0.75     184.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:13  138799.1      0.74     183.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:13  138829.9      0.73     182.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:13  138875.9      0.73     180.9      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13  138939.8      0.73     178.5     145.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13  138987.4      0.72     177.3     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:13  139020.9      0.72     175.2     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13  139078.4      0.72     171.4     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13  139122.3      0.71     169.0     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13  139129.7      0.71     168.6     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:13  139143.8      0.71     168.4     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14  139151.8      0.70     168.1     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:14  139223.3      0.70     167.5     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:14  139245.7      0.70     166.9     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:14  139272.0      0.69     165.3     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14  139285.0      0.69     164.9     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:14  139300.7      0.69     164.5     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:14  139311.6      0.69     164.2     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:14  139324.1      0.69     163.8     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:14  139348.9      0.69     163.0     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:14  139381.1      0.68     160.7     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14  139413.3      0.68     158.5     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15  139445.4      0.68     156.2     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15  139482.2      0.68     154.4     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15  139512.7      0.68     152.3     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15  139547.9      0.68     150.6     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139568.1      0.68     150.0     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139571.0      0.67     149.8     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139591.2      0.67     149.3     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139614.4      0.67     148.6     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:15  139626.3      0.66     148.3     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139635.6      0.66     147.9     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15  139643.3      0.66     147.7     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139652.4      0.65     147.3     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139651.9      0.65     147.2     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139652.7      0.65     147.1     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139671.5      0.65     146.4     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139684.8      0.65     145.7     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16  139709.8      0.65     144.3     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16  139734.1      0.65     143.3     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139747.4      0.65     143.0     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139764.4      0.64     142.4     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139777.4      0.64     142.2     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:16  139784.9      0.64     142.1     387.5 path/path/path/genblk1.add_in_reg[38]/D
    0:01:16  139804.5      0.64     141.5     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:16  139812.0      0.64     141.2     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139819.7      0.63     140.9     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:17  139845.5      0.63     139.5     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  139859.1      0.63     138.5     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  139884.6      0.63     136.9     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  139898.7      0.63     136.0     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139906.2      0.63     135.8     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:17  139925.8      0.62     134.9     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:17  139925.8      0.62     134.9     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139926.1      0.62     134.9     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139931.7      0.62     134.6     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139932.0      0.62     134.5     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:17  139950.6      0.62     134.0     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139966.3      0.61     133.6     387.5 path/path/path/genblk1.add_in_reg[38]/D
    0:01:17  139981.4      0.61     133.3     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:18  139981.4      0.61     133.2     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:18  140008.0      0.61     131.9     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18  140014.4      0.61     131.7     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:18  140030.4      0.61     130.9     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:18  140068.7      0.61     128.9     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18  140083.6      0.60     128.1     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:18  140084.4      0.60     127.9     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:18  140086.2      0.60     127.8     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:18  140095.8      0.60     127.6     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:18  140108.6      0.60     126.3     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:18  140113.1      0.60     126.1     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:18  140140.0      0.59     124.3     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18  140145.0      0.59     124.0     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:18  140165.0      0.59     123.0     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18  140176.7      0.59     122.6     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:19  140181.2      0.59     122.4     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:19  140208.3      0.59     120.9     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  140223.0      0.59     120.3     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  140223.0      0.59     120.3     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:19  140234.1      0.58     119.9     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140247.4      0.58     119.4     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140255.7      0.58     119.3     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140284.7      0.58     117.8     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  140300.6      0.58     116.9     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  140302.8      0.57     116.8     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:19  140309.7      0.57     116.4     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:19  140319.8      0.57     116.0     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  140321.1      0.57     115.9     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140322.4      0.57     115.9     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140331.8      0.57     115.6     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140331.8      0.57     115.4     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140348.2      0.56     114.4     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140350.6      0.56     114.3     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140367.4      0.56     113.5     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20  140367.4      0.56     113.5     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140371.1      0.56     113.4     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140374.0      0.56     113.3     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140380.4      0.56     113.2     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140395.1      0.56     112.7     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20  140419.3      0.56     111.8     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:01:20  140421.7      0.55     111.7     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140430.4      0.55     111.4     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140430.4      0.55     111.4     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140441.1      0.55     111.1     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140440.0      0.55     111.1     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140441.6      0.55     111.0     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140452.0      0.55     110.5     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140463.4      0.54     110.1     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140470.6      0.54     109.8     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140489.2      0.54     109.3     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140499.9      0.53     108.8     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140508.6      0.53     108.2     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140523.8      0.53     107.7     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140531.8      0.53     107.4     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140544.8      0.53     106.9     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140554.1      0.53     106.5     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140566.6      0.53     106.0     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140580.2      0.52     105.4     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140593.5      0.52     105.1     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140605.7      0.52     104.5     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140618.2      0.52     104.1     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140632.3      0.52     103.4     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140639.8      0.52     103.1     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140649.4      0.51     102.7     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22  140658.7      0.51     102.2     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140673.0      0.51     101.7     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140687.9      0.51     101.2     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140693.2      0.51     100.8     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140702.8      0.51     100.4     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140715.3      0.51      99.9     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140727.6      0.50      99.6     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140731.8      0.50      99.3     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140738.5      0.50      99.2     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140747.5      0.50      98.9     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140758.7      0.50      98.5     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140771.7      0.50      98.1     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140783.2      0.50      97.7     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140795.1      0.50      97.2     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140808.4      0.49      96.7     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140821.2      0.49      96.2     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140826.5      0.49      96.2     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140835.3      0.49      95.8     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140835.3      0.49      95.8     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140842.7      0.49      95.6     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140854.4      0.49      95.1     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140862.4      0.49      94.7     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140868.8      0.49      94.4     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140884.0      0.48      94.1     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140895.9      0.48      93.8     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140906.0      0.48      93.5     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140918.8      0.48      92.9     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140938.5      0.48      92.5     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140948.3      0.48      92.0     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140969.6      0.48      91.6     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140978.4      0.47      91.3     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140987.2      0.47      91.1     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140997.8      0.47      90.9     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  141007.7      0.47      90.7     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141018.8      0.47      90.4     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141027.6      0.47      90.3     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141034.0      0.47      90.1     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141045.4      0.47      89.9     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141065.1      0.47      89.5     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141065.9      0.47      89.4     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141072.8      0.47      89.3     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141082.7      0.46      88.9     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141089.6      0.46      88.6     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:25  141097.6      0.46      88.2     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141118.8      0.46      87.8     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141125.2      0.46      87.6     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141130.6      0.46      87.4     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141137.5      0.46      87.2     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:25  141139.9      0.46      87.0     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:25  141148.1      0.46      86.8     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:26  141161.4      0.46      86.4     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:26  141170.2      0.45      86.2     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141176.6      0.45      86.0     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141182.4      0.45      85.8     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141188.0      0.45      85.7     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141192.3      0.45      85.6     411.7                          
    0:01:27  141187.5      0.45      85.6     411.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:27  141187.5      0.45      85.6     411.7                          
    0:01:27  141104.0      0.45      85.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141104.0      0.45      84.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141111.1      0.45      84.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141130.6      0.45      83.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141130.6      0.45      83.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141136.9      0.45      83.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141148.6      0.45      83.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141168.1      0.45      82.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141179.2      0.45      81.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141184.8      0.45      81.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141192.0      0.45      81.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141203.7      0.45      80.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141212.7      0.45      80.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141214.1      0.45      80.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141214.9      0.45      80.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141217.3      0.45      80.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141237.2      0.45      79.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141237.2      0.45      79.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141237.2      0.45      79.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141247.3      0.45      78.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141247.3      0.45      78.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:30  141246.8      0.45      78.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141249.2      0.45      78.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141251.1      0.45      78.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141259.3      0.45      78.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141260.4      0.45      78.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141268.1      0.45      77.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141268.1      0.44      77.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141268.3      0.44      77.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141268.9      0.44      77.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141270.5      0.44      77.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141271.5      0.44      77.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141277.1      0.44      77.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141288.6      0.44      77.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141289.4      0.44      77.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141302.4      0.44      76.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141322.1      0.44      76.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141339.4      0.44      75.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141339.4      0.44      75.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141346.3      0.44      75.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141354.0      0.44      74.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141364.9      0.44      74.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141366.5      0.43      74.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141366.5      0.43      74.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141373.9      0.43      74.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141381.1      0.43      74.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141391.8      0.43      73.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141410.7      0.42      73.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141418.6      0.42      73.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141424.5      0.42      73.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141424.7      0.42      73.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141437.3      0.42      72.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:32  141452.4      0.42      72.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  141453.2      0.42      72.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141455.1      0.42      72.3       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:33  141455.1      0.42      72.3       0.0                          
    0:01:33  141455.1      0.42      72.3       0.0                          
    0:01:36  141297.9      0.42      72.2       0.0                          
    0:01:37  141238.3      0.42      72.3       0.0                          
    0:01:38  141204.2      0.42      72.5       0.0                          
    0:01:38  141180.8      0.42      72.5       0.0                          
    0:01:39  141158.0      0.42      72.5       0.0                          
    0:01:39  141135.1      0.42      72.5       0.0                          
    0:01:40  141113.3      0.42      72.5       0.0                          
    0:01:40  141091.5      0.42      72.5       0.0                          
    0:01:41  141080.3      0.42      72.5       0.0                          
    0:01:42  141061.7      0.42      72.5       0.0                          
    0:01:42  141051.0      0.42      72.5       0.0                          
    0:01:42  141040.4      0.42      72.5       0.0                          
    0:01:43  141029.7      0.42      72.5       0.0                          
    0:01:43  141019.1      0.42      72.5       0.0                          
    0:01:43  141008.5      0.42      72.5       0.0                          
    0:01:44  140997.8      0.42      72.5       0.0                          
    0:01:44  140997.8      0.42      72.5       0.0                          
    0:01:44  140997.8      0.42      72.5       0.0                          
    0:01:45  140932.9      0.44      73.2       0.0                          
    0:01:45  140932.4      0.44      73.2       0.0                          
    0:01:45  140932.4      0.44      73.2       0.0                          
    0:01:45  140932.4      0.44      73.2       0.0                          
    0:01:45  140932.4      0.44      73.2       0.0                          
    0:01:45  140932.4      0.44      73.2       0.0                          
    0:01:45  140932.4      0.44      73.2       0.0                          
    0:01:45  140936.6      0.42      72.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  140957.1      0.42      72.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  140982.9      0.42      71.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  140993.3      0.42      70.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:46  140994.6      0.42      70.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:46  140994.9      0.42      70.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  141003.4      0.42      70.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141004.2      0.42      70.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141005.8      0.42      70.3       0.0                          
    0:01:47  140927.6      0.42      70.3       0.0                          
    0:01:49  140827.0      0.42      70.3       0.0                          
    0:01:49  140773.0      0.42      70.2       0.0                          
    0:01:49  140717.2      0.42      70.0       0.0                          
    0:01:49  140658.1      0.42      70.0       0.0                          
    0:01:50  140599.1      0.42      70.0       0.0                          
    0:01:50  140539.2      0.42      69.9       0.0                          
    0:01:50  140485.8      0.42      69.9       0.0                          
    0:01:50  140427.5      0.42      69.9       0.0                          
    0:01:51  140303.0      0.42      69.9       0.0                          
    0:01:51  140180.1      0.42      69.9       0.0                          
    0:01:52  140074.0      0.42      69.9       0.0                          
    0:01:52  139957.5      0.42      69.9       0.0                          
    0:01:53  139863.3      0.42      69.9       0.0                          
    0:01:53  139795.5      0.42      69.9       0.0                          
    0:01:53  139773.4      0.42      69.9       0.0                          
    0:01:54  139725.8      0.42      69.9       0.0                          
    0:01:54  139670.7      0.42      69.9       0.0                          
    0:01:55  139626.3      0.42      69.9       0.0                          
    0:01:56  139613.3      0.42      69.9       0.0                          
    0:01:56  139610.1      0.42      69.8       0.0                          
    0:01:56  139605.6      0.42      69.7       0.0                          
    0:01:57  139603.2      0.42      69.7       0.0                          
    0:01:57  139596.3      0.42      69.7       0.0                          
    0:01:59  139596.3      0.42      69.7       0.0                          
    0:01:59  139591.2      0.42      69.9       0.0                          
    0:01:59  139591.2      0.42      69.9       0.0                          
    0:01:59  139591.2      0.42      69.9       0.0                          
    0:01:59  139591.2      0.42      69.9       0.0                          
    0:01:59  139591.2      0.42      69.9       0.0                          
    0:01:59  139591.2      0.42      69.9       0.0                          
    0:01:59  139595.7      0.42      69.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:59  139596.5      0.42      69.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  139596.8      0.42      69.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  139603.2      0.42      69.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:59  139619.1      0.42      68.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  139639.4      0.42      67.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  139651.3      0.42      67.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00  139657.7      0.41      67.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  139668.9      0.41      66.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  139675.8      0.41      66.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  139691.0      0.41      65.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  139694.2      0.41      65.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:00  139695.5      0.41      65.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00  139703.5      0.41      65.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:00  139717.8      0.41      65.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:00  139730.3      0.41      64.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:00  139732.5      0.41      64.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:00  139738.6      0.41      64.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:00  139738.6      0.41      64.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:00  139740.2      0.40      64.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:01  139742.6      0.40      64.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:01  139750.3      0.40      64.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:01  139767.8      0.40      63.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  139771.8      0.40      63.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:01  139772.6      0.40      63.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:01  139792.6      0.40      63.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  139792.3      0.40      63.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:01  139802.1      0.40      63.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:01  139808.0      0.40      62.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:01  139808.3      0.40      62.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:01  139816.2      0.40      62.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:01  139817.3      0.39      62.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:01  139819.7      0.39      62.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  139820.5      0.39      62.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:02  139820.5      0.39      62.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:02  139821.0      0.39      62.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02  139820.5      0.39      62.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:02  139822.9      0.39      62.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  139828.7      0.39      62.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:02  139829.8      0.39      62.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02  139830.1      0.39      62.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:02  139830.3      0.39      61.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02  139832.7      0.39      61.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  139836.2      0.39      61.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  139838.9      0.39      61.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:03  139849.0      0.39      61.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:03  139849.0      0.39      61.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:03  139849.5      0.39      61.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:03  139850.6      0.38      61.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:03  139865.2      0.38      60.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  139867.6      0.38      60.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:03  139876.1      0.38      60.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:03  139876.4      0.38      60.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:03  139876.6      0.38      60.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:03  139876.6      0.38      60.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  139894.5      0.38      60.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  139902.2      0.38      60.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:04  139903.0      0.38      60.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:04  139921.8      0.38      59.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  139933.0      0.38      59.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04  139941.0      0.38      59.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:04  139945.0      0.38      59.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:04  139957.5      0.38      58.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  139957.5      0.38      58.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:04  139958.6      0.38      58.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:04  139975.3      0.38      58.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  139983.0      0.38      57.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:05  139983.3      0.38      57.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  139987.3      0.38      57.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  140003.5      0.38      57.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  140011.2      0.38      57.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  140018.4      0.38      56.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  140029.8      0.38      56.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:05  140030.1      0.37      56.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:05  140030.9      0.37      56.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:05  140034.9      0.37      56.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:05  140035.7      0.37      56.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:05  140056.4      0.37      55.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  140068.1      0.37      55.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  140083.0      0.37      55.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:06  140096.1      0.37      54.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  140096.1      0.37      54.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:06  140096.6      0.37      54.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:06  140097.1      0.37      54.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06  140097.1      0.37      54.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06  140097.1      0.37      54.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06  140107.8      0.37      54.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:06  140118.4      0.37      54.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:07  140127.2      0.37      54.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:07  140132.0      0.37      54.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:07  140149.3      0.37      53.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  140162.0      0.36      53.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:07  140174.3      0.36      52.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  140175.3      0.36      52.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:07  140182.5      0.36      52.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  140186.0      0.36      52.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:08  140187.8      0.36      52.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:08  140188.9      0.36      52.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  140188.9      0.36      52.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:08  140188.9      0.36      52.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:08  140191.0      0.35      52.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  140191.3      0.35      52.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:08  140195.6      0.35      52.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:08  140195.8      0.35      52.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:08  140202.5      0.35      52.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:08  140202.5      0.35      52.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:08  140216.8      0.35      51.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  140225.1      0.35      51.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:09  140227.5      0.35      51.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:09  140229.3      0.35      51.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:09  140230.1      0.35      51.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:09  140236.3      0.35      51.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:09  140238.7      0.35      51.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  140238.7      0.35      51.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:09  140248.0      0.35      51.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:09  140249.8      0.35      50.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:09  140267.9      0.35      50.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  140270.3      0.35      50.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:10  140271.1      0.34      50.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:10  140276.4      0.34      50.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:10  140279.1      0.34      50.1       0.0                          
    0:02:10  140283.9      0.34      50.0       0.0                          
    0:02:10  140285.5      0.34      49.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:10  140285.2      0.34      49.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:10  140285.2      0.34      49.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  140285.2      0.34      49.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:11  140289.7      0.34      49.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:11  140301.4      0.34      49.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:11  140301.4      0.34      49.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:11  140301.4      0.34      49.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:11  140308.1      0.34      49.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:11  140308.1      0.34      49.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  140307.3      0.34      49.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:12  140307.3      0.34      49.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:12  140326.7      0.34      48.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  140326.7      0.34      48.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  140331.2      0.34      48.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:12  140337.3      0.33      48.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:12  140337.3      0.33      48.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  140346.7      0.33      48.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  140346.1      0.33      48.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:12  140346.1      0.33      48.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:13  140346.1      0.33      48.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:13  140367.7      0.33      47.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  140382.0      0.33      47.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  140382.0      0.33      47.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:13  140382.0      0.33      47.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  140390.5      0.33      47.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:13  140395.3      0.33      47.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  140397.7      0.33      46.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:13  140397.7      0.33      46.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:13  140397.7      0.33      46.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:13  140400.9      0.33      46.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:14  140402.5      0.33      46.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:14  140402.5      0.33      46.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:14  140402.5      0.33      46.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:14  140402.5      0.33      46.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  140411.6      0.33      46.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  140413.9      0.33      46.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:14  140418.7      0.33      46.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  140420.9      0.33      46.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:14  140436.0      0.33      45.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  140448.0      0.33      45.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  140448.0      0.33      45.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:15  140452.3      0.33      45.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:15  140454.4      0.33      45.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:15  140455.2      0.33      45.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:15  140455.7      0.33      45.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:16  140458.6      0.33      45.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  140459.2      0.33      45.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:16  140468.2      0.32      45.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:16  140476.7      0.32      44.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:16  140486.0      0.32      44.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:16  140492.7      0.32      44.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:16  140503.3      0.32      44.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:16  140513.2      0.32      44.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:16  140522.2      0.31      43.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:16  140527.3      0.31      43.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:16  140538.4      0.31      43.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:16  140548.5      0.31      43.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  140550.9      0.31      43.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:17  140564.2      0.31      43.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:17  140573.3      0.31      42.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:17  140580.7      0.31      42.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:17  140589.2      0.30      42.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:17  140599.4      0.30      42.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  140606.3      0.30      42.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:17  140617.7      0.30      42.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  140627.5      0.30      41.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  140642.7      0.30      41.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:17  140651.0      0.30      41.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  140668.0      0.30      41.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  140681.5      0.29      40.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  140697.0      0.29      40.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  140704.7      0.29      40.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:18  140714.3      0.29      40.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:18  140724.9      0.29      40.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:18  140737.4      0.29      40.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:18  140754.4      0.29      39.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  140765.1      0.29      39.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:18  140769.3      0.29      39.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:18  140779.7      0.28      39.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:18  140791.1      0.28      39.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  140799.1      0.28      38.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:18  140813.2      0.28      38.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  140820.7      0.28      38.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:18  140831.8      0.28      38.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:18  140842.5      0.28      37.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  140850.5      0.28      37.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:19  140857.9      0.28      37.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:19  140869.6      0.28      37.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:19  140878.7      0.27      37.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:19  140885.8      0.27      37.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:19  140894.1      0.27      36.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:19  140905.0      0.27      36.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:19  140909.2      0.27      36.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  140920.9      0.27      36.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:19  140932.6      0.27      36.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  140940.6      0.27      35.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:19  140951.0      0.27      35.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  140958.5      0.27      35.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  140964.6      0.26      35.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:20  140974.1      0.26      35.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  140989.0      0.26      34.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  140997.6      0.26      34.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:20  140999.7      0.26      34.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  141009.5      0.26      34.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  141019.1      0.26      34.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:20  141027.6      0.26      34.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:20  141040.1      0.26      33.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:20  141052.6      0.26      33.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:20  141061.7      0.26      33.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:20  141068.8      0.25      33.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:20  141077.9      0.25      32.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:20  141084.0      0.25      32.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  141089.9      0.25      32.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:20  141099.4      0.25      32.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:20  141102.9      0.25      32.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:21  141111.4      0.25      32.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:21  141121.8      0.25      32.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:21  141126.0      0.25      32.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:21  141132.1      0.25      32.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:21  141138.8      0.25      31.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:21  141143.9      0.25      31.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:21  141151.6      0.25      31.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:21  141156.9      0.25      31.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  141165.7      0.24      31.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  141176.6      0.24      31.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:21  141183.8      0.24      31.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:21  141188.0      0.24      31.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:21  141194.1      0.24      31.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  141200.2      0.24      30.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  141204.0      0.24      30.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:22  141208.8      0.24      30.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:22  141211.2      0.24      30.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  141218.1      0.24      30.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:22  141222.9      0.24      30.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:22  141229.2      0.24      30.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:22  141232.7      0.24      30.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  141241.5      0.24      30.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:22  141245.5      0.24      30.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:22  141247.9      0.24      30.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:22  141253.2      0.24      30.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:22  141260.1      0.24      30.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:22  141267.0      0.24      29.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:22  141268.6      0.24      29.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  141271.5      0.23      29.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:22  141279.0      0.23      29.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:22  141285.6      0.23      29.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:23  141289.9      0.23      29.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:23  141291.5      0.23      29.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:23  141294.7      0.23      29.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:23  141298.9      0.23      29.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:23  141302.4      0.23      29.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:23  141304.0      0.23      29.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  141304.5      0.23      29.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:23  141304.0      0.23      29.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:23  141307.2      0.23      29.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:23  141313.0      0.23      29.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:23  141318.6      0.23      29.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  141320.5      0.23      28.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  141322.3      0.23      28.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  141324.7      0.23      28.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  141330.1      0.23      28.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:24  141331.4      0.23      28.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:24  141336.4      0.23      28.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:24  141342.8      0.23      28.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  141342.6      0.23      28.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:24  141347.3      0.23      28.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:24  141352.7      0.23      28.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  141357.5      0.23      28.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:24  141362.0      0.23      28.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:24  141366.8      0.22      28.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:24  141368.4      0.22      28.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:24  141370.0      0.22      28.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:24  141371.0      0.22      28.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  141372.6      0.22      28.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:24  141377.4      0.22      28.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  141378.5      0.22      28.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:24  141379.3      0.22      28.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  141384.1      0.22      27.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:25  141388.0      0.22      27.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:25  141394.7      0.22      27.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:25  141397.9      0.22      27.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:25  141400.8      0.22      27.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:25  141405.9      0.22      27.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:25  141408.3      0.22      27.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  141410.7      0.22      27.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:25  141411.4      0.22      27.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  141413.0      0.22      27.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:25  141413.0      0.22      27.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:25  141417.0      0.22      27.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:25  141418.6      0.22      27.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  141422.1      0.22      27.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:26  141426.9      0.22      27.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  141430.1      0.22      27.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  141435.1      0.22      27.3       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:34:00 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              70557.830287
Buf/Inv area:                     3343.087977
Noncombinational area:           70877.293563
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                141435.123849
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:34:06 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  25.5625 mW   (88%)
  Net Switching Power  =   3.5758 mW   (12%)
                         ---------
Total Dynamic Power    =  29.1383 mW  (100%)

Cell Leakage Power     =   2.8879 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.3668e+04          477.5475        1.1881e+06        2.5333e+04  (  79.10%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.8949e+03        3.0982e+03        1.6997e+06        6.6929e+03  (  20.90%)
--------------------------------------------------------------------------------------------------
Total          2.5562e+04 uW     3.5758e+03 uW     2.8879e+06 nW     3.2026e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:34:06 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[7].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out[1] (memory_b20_SIZE16_LOGSIZE4_18)
                                                          0.00       0.22 f
  path/genblk1[7].path/Mat_a_Mem/data_out[1] (seqMemory_b20_SIZE16_18)
                                                          0.00       0.22 f
  path/genblk1[7].path/path/in0[1] (mac_b20_g1_9)         0.00       0.22 f
  path/genblk1[7].path/path/mult_21/a[1] (mac_b20_g1_9_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[7].path/path/mult_21/U921/ZN (INV_X1)      0.04       0.25 r
  path/genblk1[7].path/path/mult_21/U1104/ZN (XNOR2_X1)
                                                          0.06       0.32 r
  path/genblk1[7].path/path/mult_21/U799/ZN (OR2_X1)      0.04       0.36 r
  path/genblk1[7].path/path/mult_21/U1232/ZN (OAI22_X1)
                                                          0.03       0.39 f
  path/genblk1[7].path/path/mult_21/U975/Z (XOR2_X1)      0.07       0.46 f
  path/genblk1[7].path/path/mult_21/U99/CO (FA_X1)        0.11       0.57 f
  path/genblk1[7].path/path/mult_21/U886/ZN (NAND2_X1)
                                                          0.04       0.61 r
  path/genblk1[7].path/path/mult_21/U877/ZN (NAND3_X1)
                                                          0.04       0.65 f
  path/genblk1[7].path/path/mult_21/U985/ZN (NAND2_X1)
                                                          0.04       0.69 r
  path/genblk1[7].path/path/mult_21/U967/ZN (NAND3_X1)
                                                          0.04       0.73 f
  path/genblk1[7].path/path/mult_21/U1047/ZN (NAND2_X1)
                                                          0.04       0.76 r
  path/genblk1[7].path/path/mult_21/U1050/ZN (NAND3_X1)
                                                          0.04       0.80 f
  path/genblk1[7].path/path/mult_21/U1143/ZN (NAND2_X1)
                                                          0.03       0.83 r
  path/genblk1[7].path/path/mult_21/U1146/ZN (NAND3_X1)
                                                          0.04       0.87 f
  path/genblk1[7].path/path/mult_21/U1164/ZN (NAND2_X1)
                                                          0.04       0.91 r
  path/genblk1[7].path/path/mult_21/U1166/ZN (NAND3_X1)
                                                          0.04       0.94 f
  path/genblk1[7].path/path/mult_21/U1170/ZN (NAND2_X1)
                                                          0.04       0.98 r
  path/genblk1[7].path/path/mult_21/U856/ZN (NAND3_X1)
                                                          0.04       1.02 f
  path/genblk1[7].path/path/mult_21/U873/ZN (NAND2_X1)
                                                          0.04       1.05 r
  path/genblk1[7].path/path/mult_21/U876/ZN (NAND3_X1)
                                                          0.04       1.09 f
  path/genblk1[7].path/path/mult_21/U903/ZN (NAND2_X1)
                                                          0.03       1.12 r
  path/genblk1[7].path/path/mult_21/U889/ZN (NAND3_X1)
                                                          0.04       1.16 f
  path/genblk1[7].path/path/mult_21/U1150/ZN (NAND2_X1)
                                                          0.04       1.20 r
  path/genblk1[7].path/path/mult_21/U1153/ZN (NAND3_X1)
                                                          0.04       1.23 f
  path/genblk1[7].path/path/mult_21/U1157/ZN (NAND2_X1)
                                                          0.03       1.26 r
  path/genblk1[7].path/path/mult_21/U1159/ZN (NAND3_X1)
                                                          0.03       1.30 f
  path/genblk1[7].path/path/mult_21/U88/CO (FA_X1)        0.10       1.39 f
  path/genblk1[7].path/path/mult_21/U957/ZN (NAND2_X1)
                                                          0.04       1.43 r
  path/genblk1[7].path/path/mult_21/U899/ZN (NAND3_X1)
                                                          0.04       1.47 f
  path/genblk1[7].path/path/mult_21/U979/ZN (NAND2_X1)
                                                          0.04       1.51 r
  path/genblk1[7].path/path/mult_21/U891/ZN (NAND3_X1)
                                                          0.04       1.54 f
  path/genblk1[7].path/path/mult_21/U894/ZN (NAND2_X1)
                                                          0.04       1.58 r
  path/genblk1[7].path/path/mult_21/U882/ZN (NAND3_X1)
                                                          0.04       1.62 f
  path/genblk1[7].path/path/mult_21/U995/ZN (NAND2_X1)
                                                          0.04       1.65 r
  path/genblk1[7].path/path/mult_21/U881/ZN (NAND3_X1)
                                                          0.04       1.69 f
  path/genblk1[7].path/path/mult_21/U963/ZN (NAND2_X1)
                                                          0.04       1.72 r
  path/genblk1[7].path/path/mult_21/U906/ZN (NAND3_X1)
                                                          0.04       1.77 f
  path/genblk1[7].path/path/mult_21/U807/ZN (NAND2_X1)
                                                          0.04       1.80 r
  path/genblk1[7].path/path/mult_21/U839/ZN (NAND3_X1)
                                                          0.03       1.84 f
  path/genblk1[7].path/path/mult_21/U866/ZN (NAND2_X1)
                                                          0.03       1.87 r
  path/genblk1[7].path/path/mult_21/U829/ZN (NAND3_X1)
                                                          0.04       1.91 f
  path/genblk1[7].path/path/mult_21/U951/ZN (NAND2_X1)
                                                          0.04       1.94 r
  path/genblk1[7].path/path/mult_21/U898/ZN (NAND3_X1)
                                                          0.04       1.98 f
  path/genblk1[7].path/path/mult_21/U1111/ZN (NAND2_X1)
                                                          0.04       2.01 r
  path/genblk1[7].path/path/mult_21/U854/ZN (NAND3_X1)
                                                          0.04       2.06 f
  path/genblk1[7].path/path/mult_21/U806/ZN (NAND2_X1)
                                                          0.04       2.09 r
  path/genblk1[7].path/path/mult_21/U844/ZN (NAND3_X1)
                                                          0.03       2.13 f
  path/genblk1[7].path/path/mult_21/U849/ZN (NAND2_X1)
                                                          0.03       2.16 r
  path/genblk1[7].path/path/mult_21/U828/ZN (NAND3_X1)
                                                          0.04       2.20 f
  path/genblk1[7].path/path/mult_21/U808/ZN (NAND2_X1)
                                                          0.04       2.24 r
  path/genblk1[7].path/path/mult_21/U1126/ZN (NAND3_X1)
                                                          0.03       2.27 f
  path/genblk1[7].path/path/mult_21/U1133/ZN (NAND2_X1)
                                                          0.04       2.31 r
  path/genblk1[7].path/path/mult_21/U1043/ZN (NAND3_X1)
                                                          0.04       2.34 f
  path/genblk1[7].path/path/mult_21/U1138/ZN (NAND2_X1)
                                                          0.04       2.38 r
  path/genblk1[7].path/path/mult_21/U1140/ZN (NAND3_X1)
                                                          0.04       2.42 f
  path/genblk1[7].path/path/mult_21/U1029/ZN (NAND2_X1)
                                                          0.03       2.45 r
  path/genblk1[7].path/path/mult_21/U971/ZN (NAND3_X1)
                                                          0.04       2.49 f
  path/genblk1[7].path/path/mult_21/U1035/ZN (NAND2_X1)
                                                          0.03       2.52 r
  path/genblk1[7].path/path/mult_21/U1036/ZN (NAND3_X1)
                                                          0.03       2.56 f
  path/genblk1[7].path/path/mult_21/U71/CO (FA_X1)        0.10       2.65 f
  path/genblk1[7].path/path/mult_21/U936/ZN (NAND2_X1)
                                                          0.04       2.69 r
  path/genblk1[7].path/path/mult_21/U938/ZN (NAND3_X1)
                                                          0.04       2.73 f
  path/genblk1[7].path/path/mult_21/U1014/ZN (NAND2_X1)
                                                          0.04       2.77 r
  path/genblk1[7].path/path/mult_21/U989/ZN (NAND3_X1)
                                                          0.04       2.80 f
  path/genblk1[7].path/path/mult_21/U1001/ZN (NAND2_X1)
                                                          0.04       2.84 r
  path/genblk1[7].path/path/mult_21/U943/ZN (NAND3_X1)
                                                          0.04       2.88 f
  path/genblk1[7].path/path/mult_21/U1180/ZN (NAND2_X1)
                                                          0.04       2.92 r
  path/genblk1[7].path/path/mult_21/U1182/ZN (NAND3_X1)
                                                          0.04       2.95 f
  path/genblk1[7].path/path/mult_21/U1186/ZN (NAND2_X1)
                                                          0.04       2.99 r
  path/genblk1[7].path/path/mult_21/U907/ZN (NAND3_X1)
                                                          0.04       3.03 f
  path/genblk1[7].path/path/mult_21/U1020/ZN (NAND2_X1)
                                                          0.04       3.07 r
  path/genblk1[7].path/path/mult_21/U1021/ZN (NAND3_X1)
                                                          0.04       3.10 f
  path/genblk1[7].path/path/mult_21/U1023/ZN (NAND2_X1)
                                                          0.03       3.13 r
  path/genblk1[7].path/path/mult_21/U1009/ZN (AND3_X1)
                                                          0.05       3.18 r
  path/genblk1[7].path/path/mult_21/product[39] (mac_b20_g1_9_DW_mult_tc_0)
                                                          0.00       3.18 r
  path/genblk1[7].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       3.19 r
  data arrival time                                                  3.19

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  path/genblk1[7].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       3.00 r
  library setup time                                     -0.03       2.97
  data required time                                                 2.97
  --------------------------------------------------------------------------
  data required time                                                 2.97
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
