#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep 28 20:06:50 2024
# Process ID: 29620
# Current directory: C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent472 C:\Users\user\Documents\GitHub\AIRCONOMY_Verilog_Project\Eletric_Fan_2\basys3_soc.xpr
# Log file: C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/vivado.log
# Journal file: C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/PC/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/user/Documents/Users/kcci/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store', nor could it be found using path 'C:/Users/PC/Documents/Users/kcci/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1031.652 ; gain = 315.289
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_module_of_electric_fan
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:691]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:835]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1517.320 ; gain = 200.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module_of_electric_fan' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:23]
	Parameter POWER_CONTROL bound to: 4'b0001 
	Parameter TIMER_CONTROL bound to: 4'b0010 
	Parameter LED_CONTROL bound to: 4'b0100 
	Parameter ECHO_CONTROL bound to: 4'b1000 
	Parameter ROTATION_CONTROL bound to: 4'b0001 
INFO: [Synth 8-6157] synthesizing module 'button_cntr' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:49]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:289]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (1#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:289]
WARNING: [Synth 8-7023] instance 'ed_clk' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:58]
INFO: [Synth 8-6155] done synthesizing module 'button_cntr' (2#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:49]
WARNING: [Synth 8-7023] instance 'btn_power_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:43]
WARNING: [Synth 8-7023] instance 'btn_timer_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:44]
WARNING: [Synth 8-7023] instance 'btn_led_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:45]
WARNING: [Synth 8-7023] instance 'btn_echo_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:46]
INFO: [Synth 8-6157] synthesizing module 'power_cntr' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:115]
	Parameter TURN_OFF bound to: 4'b0001 
	Parameter FIRST_SPEED bound to: 4'b0010 
	Parameter SECOND_SPEED bound to: 4'b0100 
	Parameter THIRD_SPEED bound to: 4'b1000 
	Parameter SETTING_0SEC bound to: 4'b0000 
	Parameter SETTING_5SEC bound to: 4'b0101 
	Parameter SETTING_10SEC bound to: 4'b1010 
	Parameter SETTING_15SEC bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_n' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:311]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_n' (3#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:311]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:40]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (4#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:23]
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:192]
INFO: [Synth 8-6157] synthesizing module 'clock_div_1000' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:47]
WARNING: [Synth 8-7023] instance 'ed_source' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:56]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:70]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_1000' (5#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:47]
WARNING: [Synth 8-7023] instance 'msec_clk' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:193]
WARNING: [Synth 8-7023] instance 'sec_clk' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:194]
INFO: [Synth 8-6155] done synthesizing module 'power_cntr' (6#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:115]
INFO: [Synth 8-6157] synthesizing module 'dht11_usonic_duty' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:405]
	Parameter ECHO_ON bound to: 2'b01 
	Parameter ECHO_OFF bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'dht11_cntrl' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:337]
	Parameter S_IDLE bound to: 6'b000001 
	Parameter S_LOW_18MS bound to: 6'b000010 
	Parameter S_HIGH_20US bound to: 6'b000100 
	Parameter S_LOW_80US bound to: 6'b001000 
	Parameter S_HIGH_80US bound to: 6'b010000 
	Parameter S_READ_DATA bound to: 6'b100000 
	Parameter S_WAIT_PEDGE bound to: 2'b01 
	Parameter S_WAIT_NEDGE bound to: 2'b10 
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:359]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:467]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:397]
WARNING: [Synth 8-5788] Register dht11_buffer_reg in module dht11_cntrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:378]
WARNING: [Synth 8-5788] Register humidity_reg in module dht11_cntrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:498]
WARNING: [Synth 8-5788] Register temperature_reg in module dht11_cntrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:499]
INFO: [Synth 8-6155] done synthesizing module 'dht11_cntrl' (7#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:337]
WARNING: [Synth 8-7023] instance 'dth11' of module 'dht11_cntrl' has 6 connections declared, but only 5 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:422]
INFO: [Synth 8-6157] synthesizing module 'HC_SR04_cntr' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:683]
	Parameter S_IDLE bound to: 4'b0001 
	Parameter S_10US_TTL bound to: 4'b0010 
	Parameter S_WAIT_PEDGE bound to: 4'b0100 
	Parameter S_CALC_DIST bound to: 4'b1000 
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:710]
INFO: [Synth 8-6157] synthesizing module 'sr04_div_58' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:320]
INFO: [Synth 8-6155] done synthesizing module 'sr04_div_58' (8#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/clock_library.v:320]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:744]
WARNING: [Synth 8-5788] Register hc_sr04_trig_reg in module HC_SR04_cntr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:748]
WARNING: [Synth 8-5788] Register distance_reg in module HC_SR04_cntr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:782]
INFO: [Synth 8-6155] done synthesizing module 'HC_SR04_cntr' (9#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:683]
WARNING: [Synth 8-7023] instance 'HC_SR04_cntr_0' of module 'HC_SR04_cntr' has 6 connections declared, but only 5 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:426]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:442]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:382]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (10#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:382]
WARNING: [Synth 8-689] width (12) of port connection 'bcd' does not match port width (16) of module 'bin_to_dec' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:461]
WARNING: [Synth 8-689] width (12) of port connection 'bcd' does not match port width (16) of module 'bin_to_dec' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:463]
WARNING: [Synth 8-3848] Net t_data_out in module/entity dht11_usonic_duty does not have driver. [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:412]
INFO: [Synth 8-6155] done synthesizing module 'dht11_usonic_duty' (11#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:405]
WARNING: [Synth 8-689] width (16) of port connection 't_data_out' does not match port width (1) of module 'dht11_usonic_duty' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:80]
WARNING: [Synth 8-689] width (1) of port connection 'led_debug' does not match port width (4) of module 'dht11_usonic_duty' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:81]
INFO: [Synth 8-6157] synthesizing module 'pwm_cntr' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:275]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 100 - type: integer 
	Parameter duty_step bound to: 4 - type: integer 
	Parameter temp bound to: 250000 - type: integer 
	Parameter temp_half bound to: 125000 - type: integer 
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:304]
INFO: [Synth 8-6155] done synthesizing module 'pwm_cntr' (12#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:275]
INFO: [Synth 8-6157] synthesizing module 'fan_led' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:364]
INFO: [Synth 8-6157] synthesizing module 'pwm_100step' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:916]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 10000 - type: integer 
	Parameter duty_step bound to: 100 - type: integer 
	Parameter temp bound to: 100 - type: integer 
	Parameter temp_half bound to: 50 - type: integer 
WARNING: [Synth 8-7023] instance 'edge_detector_0' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:944]
INFO: [Synth 8-6155] done synthesizing module 'pwm_100step' (13#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:916]
WARNING: [Synth 8-689] width (7) of port connection 'bcd' does not match port width (16) of module 'bin_to_dec' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:394]
INFO: [Synth 8-6157] synthesizing module 'fnd_cntr' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:22]
INFO: [Synth 8-6157] synthesizing module 'ring_counter_fnd' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:270]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:278]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter_fnd' (14#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:270]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:32]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:261]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (15#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:261]
INFO: [Synth 8-6155] done synthesizing module 'fnd_cntr' (16#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fan_led' (17#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:364]
WARNING: [Synth 8-7023] instance 'blue_led' of module 'fan_led' has 7 connections declared, but only 5 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:90]
INFO: [Synth 8-6157] synthesizing module 'rotation_cntr' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:322]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:333]
INFO: [Synth 8-6157] synthesizing module 'pwm_Nstep_freq' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:968]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 50 - type: integer 
	Parameter duty_step bound to: 600 - type: integer 
	Parameter temp bound to: 3333 - type: integer 
	Parameter temp_half bound to: 1666 - type: integer 
WARNING: [Synth 8-7023] instance 'edge_detector_0' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:995]
INFO: [Synth 8-6155] done synthesizing module 'pwm_Nstep_freq' (18#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/controler.v:968]
WARNING: [Synth 8-5788] Register down_up_reg in module rotation_cntr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:346]
INFO: [Synth 8-6155] done synthesizing module 'rotation_cntr' (19#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:322]
INFO: [Synth 8-6155] done synthesizing module 'top_module_of_electric_fan' (20#1) [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:23]
WARNING: [Synth 8-3331] design HC_SR04_cntr has unconnected port led_debug[7]
WARNING: [Synth 8-3331] design HC_SR04_cntr has unconnected port led_debug[6]
WARNING: [Synth 8-3331] design HC_SR04_cntr has unconnected port led_debug[5]
WARNING: [Synth 8-3331] design HC_SR04_cntr has unconnected port led_debug[4]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[15]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[14]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[13]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[12]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[11]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[10]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[9]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[8]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[7]
WARNING: [Synth 8-3331] design dht11_cntrl has unconnected port led_debug[6]
WARNING: [Synth 8-3331] design dht11_usonic_duty has unconnected port led_debug[9]
WARNING: [Synth 8-3331] design dht11_usonic_duty has unconnected port led_debug[10]
WARNING: [Synth 8-3331] design dht11_usonic_duty has unconnected port led_debug[11]
WARNING: [Synth 8-3331] design dht11_usonic_duty has unconnected port t_data_out
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1564.254 ; gain = 247.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1564.254 ; gain = 247.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1564.254 ; gain = 247.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1564.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1678.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1730.691 ; gain = 414.004
49 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1730.691 ; gain = 671.785
reset_run synth_1
launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'board_test_top' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/test_top.v:116]
WARNING: [HDL 9-3756] overwriting previous definition of module 'fnd_test_top' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/test_top.v:124]
WARNING: [HDL 9-3756] overwriting previous definition of module 'surbo_motor' [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/sources_1/new/test_top.v:708]
[Sat Sep 28 21:58:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1763.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/user/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_2/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

