
phywhisperer-SAM3U1C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ad54  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008ad54  0008ad54  0001ad54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000e00  20000000  0008ad5c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000600  20000e00  0008bb5c  00020e00  2**2
                  ALLOC
  4 .stack        00000400  20080000  20080000  00030000  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020e00  2**0
                  CONTENTS, READONLY
  6 .comment      0000007f  00000000  00000000  00020e29  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001f860  00000000  00000000  00020ea8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003dff  00000000  00000000  00040708  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000088ca  00000000  00000000  00044507  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ff8  00000000  00000000  0004cdd1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000e98  00000000  00000000  0004ddc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000183d8  00000000  00000000  0004ec61  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00011974  00000000  00000000  00067039  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000594b7  00000000  00000000  000789ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00004fc4  00000000  00000000  000d1e64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	00 04 08 20 b5 27 08 00 39 17 08 00 39 17 08 00     ... .'..9...9...
   80010:	39 17 08 00 39 17 08 00 39 17 08 00 00 00 00 00     9...9...9.......
   80020:	00 00 00 00 00 00 00 00 00 00 00 00 39 17 08 00     ............9...
   80030:	39 17 08 00 00 00 00 00 39 17 08 00 39 17 08 00     9.......9...9...
   80040:	39 17 08 00 39 17 08 00 39 17 08 00 39 17 08 00     9...9...9...9...
   80050:	39 17 08 00 39 17 08 00 39 17 08 00 39 17 08 00     9...9...9...9...
   80060:	39 17 08 00 39 17 08 00 39 1e 08 00 51 1e 08 00     9...9...9...Q...
   80070:	39 17 08 00 39 17 08 00 39 17 08 00 39 17 08 00     9...9...9...9...
   80080:	39 17 08 00 39 17 08 00 39 17 08 00 39 17 08 00     9...9...9...9...
   80090:	39 17 08 00 39 17 08 00 39 17 08 00 39 17 08 00     9...9...9...9...
   800a0:	39 17 08 00 39 17 08 00 39 17 08 00 39 17 08 00     9...9...9...9...
   800b0:	39 17 08 00 dd 3e 08 00 39 17 08 00                 9....>..9...

000800bc <__do_global_dtors_aux>:
   800bc:	b510      	push	{r4, lr}
   800be:	4c05      	ldr	r4, [pc, #20]	; (800d4 <__do_global_dtors_aux+0x18>)
   800c0:	7823      	ldrb	r3, [r4, #0]
   800c2:	b933      	cbnz	r3, 800d2 <__do_global_dtors_aux+0x16>
   800c4:	4b04      	ldr	r3, [pc, #16]	; (800d8 <__do_global_dtors_aux+0x1c>)
   800c6:	b113      	cbz	r3, 800ce <__do_global_dtors_aux+0x12>
   800c8:	4804      	ldr	r0, [pc, #16]	; (800dc <__do_global_dtors_aux+0x20>)
   800ca:	f3af 8000 	nop.w
   800ce:	2301      	movs	r3, #1
   800d0:	7023      	strb	r3, [r4, #0]
   800d2:	bd10      	pop	{r4, pc}
   800d4:	20000e00 	.word	0x20000e00
   800d8:	00000000 	.word	0x00000000
   800dc:	0008ad5c 	.word	0x0008ad5c

000800e0 <frame_dummy>:
   800e0:	b508      	push	{r3, lr}
   800e2:	4b03      	ldr	r3, [pc, #12]	; (800f0 <frame_dummy+0x10>)
   800e4:	b11b      	cbz	r3, 800ee <frame_dummy+0xe>
   800e6:	4903      	ldr	r1, [pc, #12]	; (800f4 <frame_dummy+0x14>)
   800e8:	4803      	ldr	r0, [pc, #12]	; (800f8 <frame_dummy+0x18>)
   800ea:	f3af 8000 	nop.w
   800ee:	bd08      	pop	{r3, pc}
   800f0:	00000000 	.word	0x00000000
   800f4:	20000e04 	.word	0x20000e04
   800f8:	0008ad5c 	.word	0x0008ad5c

000800fc <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
   800fc:	b580      	push	{r7, lr}
   800fe:	b082      	sub	sp, #8
   80100:	af00      	add	r7, sp, #0
   80102:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80104:	687b      	ldr	r3, [r7, #4]
   80106:	2b07      	cmp	r3, #7
   80108:	d82e      	bhi.n	80168 <osc_enable+0x6c>
   8010a:	a201      	add	r2, pc, #4	; (adr r2, 80110 <osc_enable+0x14>)
   8010c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80110:	00080167 	.word	0x00080167
   80114:	00080131 	.word	0x00080131
   80118:	00080139 	.word	0x00080139
   8011c:	00080141 	.word	0x00080141
   80120:	00080149 	.word	0x00080149
   80124:	00080151 	.word	0x00080151
   80128:	00080159 	.word	0x00080159
   8012c:	00080161 	.word	0x00080161
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   80130:	2000      	movs	r0, #0
   80132:	4b0f      	ldr	r3, [pc, #60]	; (80170 <osc_enable+0x74>)
   80134:	4798      	blx	r3
		break;
   80136:	e017      	b.n	80168 <osc_enable+0x6c>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   80138:	2001      	movs	r0, #1
   8013a:	4b0d      	ldr	r3, [pc, #52]	; (80170 <osc_enable+0x74>)
   8013c:	4798      	blx	r3
		break;
   8013e:	e013      	b.n	80168 <osc_enable+0x6c>


	case OSC_MAINCK_4M_RC:
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   80140:	2000      	movs	r0, #0
   80142:	4b0c      	ldr	r3, [pc, #48]	; (80174 <osc_enable+0x78>)
   80144:	4798      	blx	r3
		break;
   80146:	e00f      	b.n	80168 <osc_enable+0x6c>

	case OSC_MAINCK_8M_RC:
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   80148:	2010      	movs	r0, #16
   8014a:	4b0a      	ldr	r3, [pc, #40]	; (80174 <osc_enable+0x78>)
   8014c:	4798      	blx	r3
		break;
   8014e:	e00b      	b.n	80168 <osc_enable+0x6c>

	case OSC_MAINCK_12M_RC:
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   80150:	2020      	movs	r0, #32
   80152:	4b08      	ldr	r3, [pc, #32]	; (80174 <osc_enable+0x78>)
   80154:	4798      	blx	r3
		break;
   80156:	e007      	b.n	80168 <osc_enable+0x6c>


	case OSC_MAINCK_XTAL:
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   80158:	203e      	movs	r0, #62	; 0x3e
   8015a:	4b07      	ldr	r3, [pc, #28]	; (80178 <osc_enable+0x7c>)
   8015c:	4798      	blx	r3
				BOARD_OSC_STARTUP_US, OSC_SLCK_32K_RC_HZ));
		break;
   8015e:	e003      	b.n	80168 <osc_enable+0x6c>

	case OSC_MAINCK_BYPASS:
		pmc_osc_bypass_main_xtal();
   80160:	4b06      	ldr	r3, [pc, #24]	; (8017c <osc_enable+0x80>)
   80162:	4798      	blx	r3
		break;
   80164:	e000      	b.n	80168 <osc_enable+0x6c>
		break;
   80166:	bf00      	nop
	}
}
   80168:	bf00      	nop
   8016a:	3708      	adds	r7, #8
   8016c:	46bd      	mov	sp, r7
   8016e:	bd80      	pop	{r7, pc}
   80170:	00081f69 	.word	0x00081f69
   80174:	00081fd5 	.word	0x00081fd5
   80178:	00082049 	.word	0x00082049
   8017c:	00082095 	.word	0x00082095

00080180 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
   80180:	b580      	push	{r7, lr}
   80182:	b082      	sub	sp, #8
   80184:	af00      	add	r7, sp, #0
   80186:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80188:	687b      	ldr	r3, [r7, #4]
   8018a:	2b07      	cmp	r3, #7
   8018c:	d82f      	bhi.n	801ee <osc_is_ready+0x6e>
   8018e:	a201      	add	r2, pc, #4	; (adr r2, 80194 <osc_is_ready+0x14>)
   80190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80194:	000801b5 	.word	0x000801b5
   80198:	000801b9 	.word	0x000801b9
   8019c:	000801b9 	.word	0x000801b9
   801a0:	000801cb 	.word	0x000801cb
   801a4:	000801cb 	.word	0x000801cb
   801a8:	000801cb 	.word	0x000801cb
   801ac:	000801dd 	.word	0x000801dd
   801b0:	000801dd 	.word	0x000801dd
	case OSC_SLCK_32K_RC:
		return 1;
   801b4:	2301      	movs	r3, #1
   801b6:	e01b      	b.n	801f0 <osc_is_ready+0x70>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
   801b8:	4b0f      	ldr	r3, [pc, #60]	; (801f8 <osc_is_ready+0x78>)
   801ba:	4798      	blx	r3
   801bc:	4603      	mov	r3, r0
   801be:	2b00      	cmp	r3, #0
   801c0:	bf14      	ite	ne
   801c2:	2301      	movne	r3, #1
   801c4:	2300      	moveq	r3, #0
   801c6:	b2db      	uxtb	r3, r3
   801c8:	e012      	b.n	801f0 <osc_is_ready+0x70>

	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
		return pmc_osc_is_ready_fastrc();
   801ca:	4b0c      	ldr	r3, [pc, #48]	; (801fc <osc_is_ready+0x7c>)
   801cc:	4798      	blx	r3
   801ce:	4603      	mov	r3, r0
   801d0:	2b00      	cmp	r3, #0
   801d2:	bf14      	ite	ne
   801d4:	2301      	movne	r3, #1
   801d6:	2300      	moveq	r3, #0
   801d8:	b2db      	uxtb	r3, r3
   801da:	e009      	b.n	801f0 <osc_is_ready+0x70>

	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_main_xtal();
   801dc:	4b08      	ldr	r3, [pc, #32]	; (80200 <osc_is_ready+0x80>)
   801de:	4798      	blx	r3
   801e0:	4603      	mov	r3, r0
   801e2:	2b00      	cmp	r3, #0
   801e4:	bf14      	ite	ne
   801e6:	2301      	movne	r3, #1
   801e8:	2300      	moveq	r3, #0
   801ea:	b2db      	uxtb	r3, r3
   801ec:	e000      	b.n	801f0 <osc_is_ready+0x70>
	}

	return 0;
   801ee:	2300      	movs	r3, #0
}
   801f0:	4618      	mov	r0, r3
   801f2:	3708      	adds	r7, #8
   801f4:	46bd      	mov	sp, r7
   801f6:	bd80      	pop	{r7, pc}
   801f8:	00081fa1 	.word	0x00081fa1
   801fc:	00082031 	.word	0x00082031
   80200:	000820e1 	.word	0x000820e1

00080204 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   80204:	b480      	push	{r7}
   80206:	b083      	sub	sp, #12
   80208:	af00      	add	r7, sp, #0
   8020a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   8020c:	687b      	ldr	r3, [r7, #4]
   8020e:	2b07      	cmp	r3, #7
   80210:	d823      	bhi.n	8025a <osc_get_rate+0x56>
   80212:	a201      	add	r2, pc, #4	; (adr r2, 80218 <osc_get_rate+0x14>)
   80214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80218:	00080239 	.word	0x00080239
   8021c:	0008023f 	.word	0x0008023f
   80220:	00080243 	.word	0x00080243
   80224:	00080247 	.word	0x00080247
   80228:	0008024b 	.word	0x0008024b
   8022c:	0008024f 	.word	0x0008024f
   80230:	00080253 	.word	0x00080253
   80234:	00080257 	.word	0x00080257
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   80238:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   8023c:	e00e      	b.n	8025c <osc_get_rate+0x58>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   8023e:	2300      	movs	r3, #0
   80240:	e00c      	b.n	8025c <osc_get_rate+0x58>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   80242:	2300      	movs	r3, #0
   80244:	e00a      	b.n	8025c <osc_get_rate+0x58>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   80246:	4b08      	ldr	r3, [pc, #32]	; (80268 <osc_get_rate+0x64>)
   80248:	e008      	b.n	8025c <osc_get_rate+0x58>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   8024a:	4b08      	ldr	r3, [pc, #32]	; (8026c <osc_get_rate+0x68>)
   8024c:	e006      	b.n	8025c <osc_get_rate+0x58>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   8024e:	4b08      	ldr	r3, [pc, #32]	; (80270 <osc_get_rate+0x6c>)
   80250:	e004      	b.n	8025c <osc_get_rate+0x58>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   80252:	4b07      	ldr	r3, [pc, #28]	; (80270 <osc_get_rate+0x6c>)
   80254:	e002      	b.n	8025c <osc_get_rate+0x58>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   80256:	4b06      	ldr	r3, [pc, #24]	; (80270 <osc_get_rate+0x6c>)
   80258:	e000      	b.n	8025c <osc_get_rate+0x58>
	}

	return 0;
   8025a:	2300      	movs	r3, #0
}
   8025c:	4618      	mov	r0, r3
   8025e:	370c      	adds	r7, #12
   80260:	46bd      	mov	sp, r7
   80262:	bc80      	pop	{r7}
   80264:	4770      	bx	lr
   80266:	bf00      	nop
   80268:	003d0900 	.word	0x003d0900
   8026c:	007a1200 	.word	0x007a1200
   80270:	00b71b00 	.word	0x00b71b00

00080274 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   80274:	b580      	push	{r7, lr}
   80276:	b082      	sub	sp, #8
   80278:	af00      	add	r7, sp, #0
   8027a:	4603      	mov	r3, r0
   8027c:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   8027e:	bf00      	nop
   80280:	79fb      	ldrb	r3, [r7, #7]
   80282:	4618      	mov	r0, r3
   80284:	4b05      	ldr	r3, [pc, #20]	; (8029c <osc_wait_ready+0x28>)
   80286:	4798      	blx	r3
   80288:	4603      	mov	r3, r0
   8028a:	f083 0301 	eor.w	r3, r3, #1
   8028e:	b2db      	uxtb	r3, r3
   80290:	2b00      	cmp	r3, #0
   80292:	d1f5      	bne.n	80280 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   80294:	bf00      	nop
   80296:	3708      	adds	r7, #8
   80298:	46bd      	mov	sp, r7
   8029a:	bd80      	pop	{r7, pc}
   8029c:	00080181 	.word	0x00080181

000802a0 <pll_config_init>:
 *       hardware mul+1 is hidden in this implementation. Use mul as mul
 *       effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   802a0:	b580      	push	{r7, lr}
   802a2:	b086      	sub	sp, #24
   802a4:	af00      	add	r7, sp, #0
   802a6:	60f8      	str	r0, [r7, #12]
   802a8:	607a      	str	r2, [r7, #4]
   802aa:	603b      	str	r3, [r7, #0]
   802ac:	460b      	mov	r3, r1
   802ae:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   802b0:	687b      	ldr	r3, [r7, #4]
   802b2:	2b00      	cmp	r3, #0
   802b4:	d107      	bne.n	802c6 <pll_config_init+0x26>
   802b6:	683b      	ldr	r3, [r7, #0]
   802b8:	2b00      	cmp	r3, #0
   802ba:	d104      	bne.n	802c6 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   802bc:	68fb      	ldr	r3, [r7, #12]
   802be:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   802c2:	601a      	str	r2, [r3, #0]
   802c4:	e019      	b.n	802fa <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   802c6:	7afb      	ldrb	r3, [r7, #11]
   802c8:	4618      	mov	r0, r3
   802ca:	4b0e      	ldr	r3, [pc, #56]	; (80304 <pll_config_init+0x64>)
   802cc:	4798      	blx	r3
   802ce:	4602      	mov	r2, r0
   802d0:	687b      	ldr	r3, [r7, #4]
   802d2:	fbb2 f3f3 	udiv	r3, r2, r3
   802d6:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);

		vco_hz *= ul_mul;
   802d8:	697b      	ldr	r3, [r7, #20]
   802da:	683a      	ldr	r2, [r7, #0]
   802dc:	fb02 f303 	mul.w	r3, r2, r3
   802e0:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) |
   802e2:	683b      	ldr	r3, [r7, #0]
   802e4:	3b01      	subs	r3, #1
   802e6:	041a      	lsls	r2, r3, #16
   802e8:	4b07      	ldr	r3, [pc, #28]	; (80308 <pll_config_init+0x68>)
   802ea:	4013      	ands	r3, r2
			CKGR_PLLAR_DIVA(ul_div) |
   802ec:	687a      	ldr	r2, [r7, #4]
   802ee:	b2d2      	uxtb	r2, r2
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) |
   802f0:	4313      	orrs	r3, r2
			CKGR_PLLAR_DIVA(ul_div) |
   802f2:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) |
   802f6:	68fb      	ldr	r3, [r7, #12]
   802f8:	601a      	str	r2, [r3, #0]
			CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
   802fa:	bf00      	nop
   802fc:	3718      	adds	r7, #24
   802fe:	46bd      	mov	sp, r7
   80300:	bd80      	pop	{r7, pc}
   80302:	bf00      	nop
   80304:	00080205 	.word	0x00080205
   80308:	07ff0000 	.word	0x07ff0000

0008030c <pll_enable>:
	}
}

static inline void pll_enable(const struct pll_config *p_cfg,
		uint32_t ul_pll_id)
{
   8030c:	b580      	push	{r7, lr}
   8030e:	b082      	sub	sp, #8
   80310:	af00      	add	r7, sp, #0
   80312:	6078      	str	r0, [r7, #4]
   80314:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   80316:	683b      	ldr	r3, [r7, #0]
   80318:	2b00      	cmp	r3, #0
   8031a:	d108      	bne.n	8032e <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   8031c:	4b09      	ldr	r3, [pc, #36]	; (80344 <pll_enable+0x38>)
   8031e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80320:	687b      	ldr	r3, [r7, #4]
   80322:	681b      	ldr	r3, [r3, #0]
   80324:	4a08      	ldr	r2, [pc, #32]	; (80348 <pll_enable+0x3c>)
   80326:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   8032a:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
   8032c:	e005      	b.n	8033a <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   8032e:	687b      	ldr	r3, [r7, #4]
   80330:	681b      	ldr	r3, [r3, #0]
   80332:	4a05      	ldr	r2, [pc, #20]	; (80348 <pll_enable+0x3c>)
   80334:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80338:	61d3      	str	r3, [r2, #28]
}
   8033a:	bf00      	nop
   8033c:	3708      	adds	r7, #8
   8033e:	46bd      	mov	sp, r7
   80340:	bd80      	pop	{r7, pc}
   80342:	bf00      	nop
   80344:	00082151 	.word	0x00082151
   80348:	400e0400 	.word	0x400e0400

0008034c <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   8034c:	b580      	push	{r7, lr}
   8034e:	b082      	sub	sp, #8
   80350:	af00      	add	r7, sp, #0
   80352:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   80354:	687b      	ldr	r3, [r7, #4]
   80356:	2b00      	cmp	r3, #0
   80358:	d103      	bne.n	80362 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   8035a:	4b05      	ldr	r3, [pc, #20]	; (80370 <pll_is_locked+0x24>)
   8035c:	4798      	blx	r3
   8035e:	4603      	mov	r3, r0
   80360:	e002      	b.n	80368 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
   80362:	4b04      	ldr	r3, [pc, #16]	; (80374 <pll_is_locked+0x28>)
   80364:	4798      	blx	r3
   80366:	4603      	mov	r3, r0
	}
}
   80368:	4618      	mov	r0, r3
   8036a:	3708      	adds	r7, #8
   8036c:	46bd      	mov	sp, r7
   8036e:	bd80      	pop	{r7, pc}
   80370:	00082169 	.word	0x00082169
   80374:	0008219d 	.word	0x0008219d

00080378 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   80378:	b580      	push	{r7, lr}
   8037a:	b082      	sub	sp, #8
   8037c:	af00      	add	r7, sp, #0
   8037e:	4603      	mov	r3, r0
   80380:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   80382:	79fb      	ldrb	r3, [r7, #7]
   80384:	3b03      	subs	r3, #3
   80386:	2b04      	cmp	r3, #4
   80388:	d808      	bhi.n	8039c <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   8038a:	79fb      	ldrb	r3, [r7, #7]
   8038c:	4618      	mov	r0, r3
   8038e:	4b06      	ldr	r3, [pc, #24]	; (803a8 <pll_enable_source+0x30>)
   80390:	4798      	blx	r3
		osc_wait_ready(e_src);
   80392:	79fb      	ldrb	r3, [r7, #7]
   80394:	4618      	mov	r0, r3
   80396:	4b05      	ldr	r3, [pc, #20]	; (803ac <pll_enable_source+0x34>)
   80398:	4798      	blx	r3
		break;
   8039a:	e000      	b.n	8039e <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   8039c:	bf00      	nop
	}
}
   8039e:	bf00      	nop
   803a0:	3708      	adds	r7, #8
   803a2:	46bd      	mov	sp, r7
   803a4:	bd80      	pop	{r7, pc}
   803a6:	bf00      	nop
   803a8:	000800fd 	.word	0x000800fd
   803ac:	00080275 	.word	0x00080275

000803b0 <pll_enable_config_defaults>:

static inline void pll_enable_config_defaults(unsigned int ul_pll_id)
{
   803b0:	b590      	push	{r4, r7, lr}
   803b2:	b085      	sub	sp, #20
   803b4:	af00      	add	r7, sp, #0
   803b6:	6078      	str	r0, [r7, #4]
	struct pll_config pllcfg;

	if (pll_is_locked(ul_pll_id)) {
   803b8:	6878      	ldr	r0, [r7, #4]
   803ba:	4b21      	ldr	r3, [pc, #132]	; (80440 <pll_enable_config_defaults+0x90>)
   803bc:	4798      	blx	r3
   803be:	4603      	mov	r3, r0
   803c0:	2b00      	cmp	r3, #0
   803c2:	d138      	bne.n	80436 <pll_enable_config_defaults+0x86>
		return; // Pll already running
	}
	switch (ul_pll_id) {
   803c4:	687b      	ldr	r3, [r7, #4]
   803c6:	2b00      	cmp	r3, #0
   803c8:	d002      	beq.n	803d0 <pll_enable_config_defaults+0x20>
   803ca:	2b01      	cmp	r3, #1
   803cc:	d015      	beq.n	803fa <pll_enable_config_defaults+0x4a>
				CONFIG_PLL1_MUL);
		break;
#endif
	default:
		Assert(false);
		break;
   803ce:	e024      	b.n	8041a <pll_enable_config_defaults+0x6a>
		pll_enable_source(CONFIG_PLL0_SOURCE);
   803d0:	2006      	movs	r0, #6
   803d2:	4b1c      	ldr	r3, [pc, #112]	; (80444 <pll_enable_config_defaults+0x94>)
   803d4:	4798      	blx	r3
			pmc_mainck_osc_select(CKGR_MOR_MOSCSEL);
   803d6:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   803da:	4b1b      	ldr	r3, [pc, #108]	; (80448 <pll_enable_config_defaults+0x98>)
   803dc:	4798      	blx	r3
			while(!pmc_osc_is_ready_mainck());
   803de:	bf00      	nop
   803e0:	4b1a      	ldr	r3, [pc, #104]	; (8044c <pll_enable_config_defaults+0x9c>)
   803e2:	4798      	blx	r3
   803e4:	4603      	mov	r3, r0
   803e6:	2b00      	cmp	r3, #0
   803e8:	d0fa      	beq.n	803e0 <pll_enable_config_defaults+0x30>
		pll_config_init(&pllcfg,
   803ea:	f107 000c 	add.w	r0, r7, #12
   803ee:	2310      	movs	r3, #16
   803f0:	2201      	movs	r2, #1
   803f2:	2106      	movs	r1, #6
   803f4:	4c16      	ldr	r4, [pc, #88]	; (80450 <pll_enable_config_defaults+0xa0>)
   803f6:	47a0      	blx	r4
		break;
   803f8:	e00f      	b.n	8041a <pll_enable_config_defaults+0x6a>
		if (pmc_osc_is_bypassed_main_xtal()) {
   803fa:	4b16      	ldr	r3, [pc, #88]	; (80454 <pll_enable_config_defaults+0xa4>)
   803fc:	4798      	blx	r3
   803fe:	4603      	mov	r3, r0
   80400:	2b00      	cmp	r3, #0
   80402:	d102      	bne.n	8040a <pll_enable_config_defaults+0x5a>
			pll_enable_source(CONFIG_PLL1_SOURCE);
   80404:	2006      	movs	r0, #6
   80406:	4b0f      	ldr	r3, [pc, #60]	; (80444 <pll_enable_config_defaults+0x94>)
   80408:	4798      	blx	r3
		pll_config_init(&pllcfg,
   8040a:	f107 000c 	add.w	r0, r7, #12
   8040e:	2300      	movs	r3, #0
   80410:	2200      	movs	r2, #0
   80412:	2106      	movs	r1, #6
   80414:	4c0e      	ldr	r4, [pc, #56]	; (80450 <pll_enable_config_defaults+0xa0>)
   80416:	47a0      	blx	r4
		break;
   80418:	bf00      	nop
	}
	pll_enable(&pllcfg, ul_pll_id);
   8041a:	f107 030c 	add.w	r3, r7, #12
   8041e:	6879      	ldr	r1, [r7, #4]
   80420:	4618      	mov	r0, r3
   80422:	4b0d      	ldr	r3, [pc, #52]	; (80458 <pll_enable_config_defaults+0xa8>)
   80424:	4798      	blx	r3
	while (!pll_is_locked(ul_pll_id));
   80426:	bf00      	nop
   80428:	6878      	ldr	r0, [r7, #4]
   8042a:	4b05      	ldr	r3, [pc, #20]	; (80440 <pll_enable_config_defaults+0x90>)
   8042c:	4798      	blx	r3
   8042e:	4603      	mov	r3, r0
   80430:	2b00      	cmp	r3, #0
   80432:	d0f9      	beq.n	80428 <pll_enable_config_defaults+0x78>
   80434:	e000      	b.n	80438 <pll_enable_config_defaults+0x88>
		return; // Pll already running
   80436:	bf00      	nop
}
   80438:	3714      	adds	r7, #20
   8043a:	46bd      	mov	sp, r7
   8043c:	bd90      	pop	{r4, r7, pc}
   8043e:	bf00      	nop
   80440:	0008034d 	.word	0x0008034d
   80444:	00080379 	.word	0x00080379
   80448:	00082111 	.word	0x00082111
   8044c:	000820f9 	.word	0x000820f9
   80450:	000802a1 	.word	0x000802a1
   80454:	000820c9 	.word	0x000820c9
   80458:	0008030d 	.word	0x0008030d

0008045c <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
   8045c:	b480      	push	{r7}
   8045e:	b08d      	sub	sp, #52	; 0x34
   80460:	af00      	add	r7, sp, #0
   80462:	6078      	str	r0, [r7, #4]
   80464:	6039      	str	r1, [r7, #0]
   80466:	687b      	ldr	r3, [r7, #4]
   80468:	62fb      	str	r3, [r7, #44]	; 0x2c
   8046a:	683b      	ldr	r3, [r7, #0]
   8046c:	62bb      	str	r3, [r7, #40]	; 0x28
   8046e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   80470:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   80472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80474:	095a      	lsrs	r2, r3, #5
   80476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   80478:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   8047a:	6a3b      	ldr	r3, [r7, #32]
   8047c:	f003 031f 	and.w	r3, r3, #31
   80480:	2101      	movs	r1, #1
   80482:	fa01 f303 	lsl.w	r3, r1, r3
   80486:	61fa      	str	r2, [r7, #28]
   80488:	61bb      	str	r3, [r7, #24]
   8048a:	6abb      	ldr	r3, [r7, #40]	; 0x28
   8048c:	617b      	str	r3, [r7, #20]
   8048e:	69fb      	ldr	r3, [r7, #28]
   80490:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   80492:	693b      	ldr	r3, [r7, #16]
   80494:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80498:	f203 7306 	addw	r3, r3, #1798	; 0x706
   8049c:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
   8049e:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
   804a0:	697b      	ldr	r3, [r7, #20]
   804a2:	f003 0308 	and.w	r3, r3, #8
   804a6:	2b00      	cmp	r3, #0
   804a8:	d003      	beq.n	804b2 <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
   804aa:	68fb      	ldr	r3, [r7, #12]
   804ac:	69ba      	ldr	r2, [r7, #24]
   804ae:	665a      	str	r2, [r3, #100]	; 0x64
   804b0:	e002      	b.n	804b8 <ioport_set_pin_mode+0x5c>
	} else {
		base->PIO_PUDR = mask;
   804b2:	68fb      	ldr	r3, [r7, #12]
   804b4:	69ba      	ldr	r2, [r7, #24]
   804b6:	661a      	str	r2, [r3, #96]	; 0x60
	} else {
		base->PIO_PPDDR = mask;
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   804b8:	697b      	ldr	r3, [r7, #20]
   804ba:	f003 0320 	and.w	r3, r3, #32
   804be:	2b00      	cmp	r3, #0
   804c0:	d003      	beq.n	804ca <ioport_set_pin_mode+0x6e>
		base->PIO_MDER = mask;
   804c2:	68fb      	ldr	r3, [r7, #12]
   804c4:	69ba      	ldr	r2, [r7, #24]
   804c6:	651a      	str	r2, [r3, #80]	; 0x50
   804c8:	e002      	b.n	804d0 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_MDDR = mask;
   804ca:	68fb      	ldr	r3, [r7, #12]
   804cc:	69ba      	ldr	r2, [r7, #24]
   804ce:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   804d0:	697b      	ldr	r3, [r7, #20]
   804d2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   804d6:	2b00      	cmp	r3, #0
   804d8:	d003      	beq.n	804e2 <ioport_set_pin_mode+0x86>
		base->PIO_IFER = mask;
   804da:	68fb      	ldr	r3, [r7, #12]
   804dc:	69ba      	ldr	r2, [r7, #24]
   804de:	621a      	str	r2, [r3, #32]
   804e0:	e002      	b.n	804e8 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_IFDR = mask;
   804e2:	68fb      	ldr	r3, [r7, #12]
   804e4:	69ba      	ldr	r2, [r7, #24]
   804e6:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
   804e8:	697b      	ldr	r3, [r7, #20]
   804ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
   804ee:	2b00      	cmp	r3, #0
   804f0:	d004      	beq.n	804fc <ioport_set_pin_mode+0xa0>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   804f2:	68fb      	ldr	r3, [r7, #12]
   804f4:	69ba      	ldr	r2, [r7, #24]
   804f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   804fa:	e003      	b.n	80504 <ioport_set_pin_mode+0xa8>
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   804fc:	68fb      	ldr	r3, [r7, #12]
   804fe:	69ba      	ldr	r2, [r7, #24]
   80500:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_IFSCDR = mask;
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
   80504:	697b      	ldr	r3, [r7, #20]
   80506:	f003 0301 	and.w	r3, r3, #1
   8050a:	2b00      	cmp	r3, #0
   8050c:	d006      	beq.n	8051c <ioport_set_pin_mode+0xc0>
		base->PIO_ABSR |= mask;
   8050e:	68fb      	ldr	r3, [r7, #12]
   80510:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80512:	69bb      	ldr	r3, [r7, #24]
   80514:	431a      	orrs	r2, r3
   80516:	68fb      	ldr	r3, [r7, #12]
   80518:	671a      	str	r2, [r3, #112]	; 0x70
	arch_ioport_set_pin_mode(pin, mode);
}
   8051a:	e006      	b.n	8052a <ioport_set_pin_mode+0xce>
	} else {
		base->PIO_ABSR &= ~mask;
   8051c:	68fb      	ldr	r3, [r7, #12]
   8051e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80520:	69bb      	ldr	r3, [r7, #24]
   80522:	43db      	mvns	r3, r3
   80524:	401a      	ands	r2, r3
   80526:	68fb      	ldr	r3, [r7, #12]
   80528:	671a      	str	r2, [r3, #112]	; 0x70
   8052a:	bf00      	nop
   8052c:	3734      	adds	r7, #52	; 0x34
   8052e:	46bd      	mov	sp, r7
   80530:	bc80      	pop	{r7}
   80532:	4770      	bx	lr

00080534 <sleepmgr_sleep>:
#endif /* CONFIG_SLEEPMGR_ENABLE */
//! @}


static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
   80534:	b580      	push	{r7, lr}
   80536:	b082      	sub	sp, #8
   80538:	af00      	add	r7, sp, #0
   8053a:	4603      	mov	r3, r0
   8053c:	71fb      	strb	r3, [r7, #7]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   8053e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80540:	f3bf 8f5f 	dmb	sy
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	cpu_irq_disable();
   80544:	4b05      	ldr	r3, [pc, #20]	; (8055c <sleepmgr_sleep+0x28>)
   80546:	2200      	movs	r2, #0
   80548:	701a      	strb	r2, [r3, #0]

	// Atomically enable the global interrupts and enter the sleep mode.
	pmc_sleep(sleep_mode);
   8054a:	79fb      	ldrb	r3, [r7, #7]
   8054c:	4618      	mov	r0, r3
   8054e:	4b04      	ldr	r3, [pc, #16]	; (80560 <sleepmgr_sleep+0x2c>)
   80550:	4798      	blx	r3
#else
	UNUSED(sleep_mode);
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */

}
   80552:	bf00      	nop
   80554:	3708      	adds	r7, #8
   80556:	46bd      	mov	sp, r7
   80558:	bd80      	pop	{r7, pc}
   8055a:	bf00      	nop
   8055c:	20000294 	.word	0x20000294
   80560:	000822f5 	.word	0x000822f5

00080564 <sleepmgr_init>:
 * Sets all lock counts to 0, except the very last one, which is set to 1. This
 * is done to simplify the algorithm for finding the deepest allowable sleep
 * mode in \ref sleepmgr_enter_sleep.
 */
static inline void sleepmgr_init(void)
{
   80564:	b480      	push	{r7}
   80566:	b083      	sub	sp, #12
   80568:	af00      	add	r7, sp, #0
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   8056a:	2300      	movs	r3, #0
   8056c:	71fb      	strb	r3, [r7, #7]
   8056e:	e006      	b.n	8057e <sleepmgr_init+0x1a>
		sleepmgr_locks[i] = 0;
   80570:	79fb      	ldrb	r3, [r7, #7]
   80572:	4a08      	ldr	r2, [pc, #32]	; (80594 <sleepmgr_init+0x30>)
   80574:	2100      	movs	r1, #0
   80576:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   80578:	79fb      	ldrb	r3, [r7, #7]
   8057a:	3301      	adds	r3, #1
   8057c:	71fb      	strb	r3, [r7, #7]
   8057e:	79fb      	ldrb	r3, [r7, #7]
   80580:	2b04      	cmp	r3, #4
   80582:	d9f5      	bls.n	80570 <sleepmgr_init+0xc>
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
   80584:	4b03      	ldr	r3, [pc, #12]	; (80594 <sleepmgr_init+0x30>)
   80586:	2201      	movs	r2, #1
   80588:	715a      	strb	r2, [r3, #5]
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   8058a:	bf00      	nop
   8058c:	370c      	adds	r7, #12
   8058e:	46bd      	mov	sp, r7
   80590:	bc80      	pop	{r7}
   80592:	4770      	bx	lr
   80594:	200013b8 	.word	0x200013b8

00080598 <sleepmgr_get_sleep_mode>:
 * Searches through the sleep mode lock counts, starting at the shallowest sleep
 * mode, until the first non-zero lock count is found. The deepest allowable
 * sleep mode is then returned.
 */
static inline enum sleepmgr_mode sleepmgr_get_sleep_mode(void)
{
   80598:	b480      	push	{r7}
   8059a:	b083      	sub	sp, #12
   8059c:	af00      	add	r7, sp, #0
	enum sleepmgr_mode sleep_mode = SLEEPMGR_ACTIVE;
   8059e:	2300      	movs	r3, #0
   805a0:	71fb      	strb	r3, [r7, #7]

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;
   805a2:	4b09      	ldr	r3, [pc, #36]	; (805c8 <sleepmgr_get_sleep_mode+0x30>)
   805a4:	603b      	str	r3, [r7, #0]

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
   805a6:	e005      	b.n	805b4 <sleepmgr_get_sleep_mode+0x1c>
		lock_ptr++;
   805a8:	683b      	ldr	r3, [r7, #0]
   805aa:	3301      	adds	r3, #1
   805ac:	603b      	str	r3, [r7, #0]
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
   805ae:	79fb      	ldrb	r3, [r7, #7]
   805b0:	3301      	adds	r3, #1
   805b2:	71fb      	strb	r3, [r7, #7]
	while (!(*lock_ptr)) {
   805b4:	683b      	ldr	r3, [r7, #0]
   805b6:	781b      	ldrb	r3, [r3, #0]
   805b8:	2b00      	cmp	r3, #0
   805ba:	d0f5      	beq.n	805a8 <sleepmgr_get_sleep_mode+0x10>
	// performed on the deepest sleep mode.
	Assert((uintptr_t)(lock_ptr - sleepmgr_locks) < SLEEPMGR_NR_OF_MODES);

#endif /* CONFIG_SLEEPMGR_ENABLE */

	return sleep_mode;
   805bc:	79fb      	ldrb	r3, [r7, #7]
}
   805be:	4618      	mov	r0, r3
   805c0:	370c      	adds	r7, #12
   805c2:	46bd      	mov	sp, r7
   805c4:	bc80      	pop	{r7}
   805c6:	4770      	bx	lr
   805c8:	200013b8 	.word	0x200013b8

000805cc <sleepmgr_enter_sleep>:
 * them enabled upon return. This also applies if sleep is skipped due to ACTIVE
 * mode being locked.
 */

static inline void sleepmgr_enter_sleep(void)
{
   805cc:	b580      	push	{r7, lr}
   805ce:	b082      	sub	sp, #8
   805d0:	af00      	add	r7, sp, #0
	enum sleepmgr_mode sleep_mode;

	//cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
   805d2:	4b0a      	ldr	r3, [pc, #40]	; (805fc <sleepmgr_enter_sleep+0x30>)
   805d4:	4798      	blx	r3
   805d6:	4603      	mov	r3, r0
   805d8:	71fb      	strb	r3, [r7, #7]
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
   805da:	79fb      	ldrb	r3, [r7, #7]
   805dc:	2b00      	cmp	r3, #0
   805de:	d106      	bne.n	805ee <sleepmgr_enter_sleep+0x22>
		cpu_irq_enable();
   805e0:	4b07      	ldr	r3, [pc, #28]	; (80600 <sleepmgr_enter_sleep+0x34>)
   805e2:	2201      	movs	r2, #1
   805e4:	701a      	strb	r2, [r3, #0]
   805e6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   805ea:	b662      	cpsie	i
		return;
   805ec:	e003      	b.n	805f6 <sleepmgr_enter_sleep+0x2a>
	}
	// Enter the deepest allowable sleep mode with interrupts enabled
	sleepmgr_sleep(sleep_mode);
   805ee:	79fb      	ldrb	r3, [r7, #7]
   805f0:	4618      	mov	r0, r3
   805f2:	4b04      	ldr	r3, [pc, #16]	; (80604 <sleepmgr_enter_sleep+0x38>)
   805f4:	4798      	blx	r3
#else
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   805f6:	3708      	adds	r7, #8
   805f8:	46bd      	mov	sp, r7
   805fa:	bd80      	pop	{r7, pc}
   805fc:	00080599 	.word	0x00080599
   80600:	20000294 	.word	0x20000294
   80604:	00080535 	.word	0x00080535

00080608 <genclk_config_defaults>:
	uint32_t ctrl;
};

static inline void genclk_config_defaults(struct genclk_config *p_cfg,
		uint32_t ul_id)
{
   80608:	b480      	push	{r7}
   8060a:	b083      	sub	sp, #12
   8060c:	af00      	add	r7, sp, #0
   8060e:	6078      	str	r0, [r7, #4]
   80610:	6039      	str	r1, [r7, #0]
	ul_id = ul_id;
	p_cfg->ctrl = 0;
   80612:	687b      	ldr	r3, [r7, #4]
   80614:	2200      	movs	r2, #0
   80616:	601a      	str	r2, [r3, #0]
}
   80618:	bf00      	nop
   8061a:	370c      	adds	r7, #12
   8061c:	46bd      	mov	sp, r7
   8061e:	bc80      	pop	{r7}
   80620:	4770      	bx	lr
   80622:	0000      	movs	r0, r0

00080624 <genclk_config_set_source>:
//! \name Programmable Clock Source and Prescaler configuration
//@{

static inline void genclk_config_set_source(struct genclk_config *p_cfg,
		enum genclk_source e_src)
{
   80624:	b480      	push	{r7}
   80626:	b083      	sub	sp, #12
   80628:	af00      	add	r7, sp, #0
   8062a:	6078      	str	r0, [r7, #4]
   8062c:	460b      	mov	r3, r1
   8062e:	70fb      	strb	r3, [r7, #3]
	p_cfg->ctrl &= (~PMC_PCK_CSS_Msk);
   80630:	687b      	ldr	r3, [r7, #4]
   80632:	681b      	ldr	r3, [r3, #0]
   80634:	f023 0207 	bic.w	r2, r3, #7
   80638:	687b      	ldr	r3, [r7, #4]
   8063a:	601a      	str	r2, [r3, #0]

	switch (e_src) {
   8063c:	78fb      	ldrb	r3, [r7, #3]
   8063e:	2b0a      	cmp	r3, #10
   80640:	d839      	bhi.n	806b6 <genclk_config_set_source+0x92>
   80642:	a201      	add	r2, pc, #4	; (adr r2, 80648 <genclk_config_set_source+0x24>)
   80644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80648:	00080675 	.word	0x00080675
   8064c:	00080675 	.word	0x00080675
   80650:	00080675 	.word	0x00080675
   80654:	0008067f 	.word	0x0008067f
   80658:	0008067f 	.word	0x0008067f
   8065c:	0008067f 	.word	0x0008067f
   80660:	0008067f 	.word	0x0008067f
   80664:	0008067f 	.word	0x0008067f
   80668:	0008068d 	.word	0x0008068d
   8066c:	0008069b 	.word	0x0008069b
   80670:	000806a9 	.word	0x000806a9
	case GENCLK_PCK_SRC_SLCK_RC:
	case GENCLK_PCK_SRC_SLCK_XTAL:
	case GENCLK_PCK_SRC_SLCK_BYPASS:
		p_cfg->ctrl |= (PMC_PCK_CSS_SLOW_CLK);
   80674:	687b      	ldr	r3, [r7, #4]
   80676:	681a      	ldr	r2, [r3, #0]
   80678:	687b      	ldr	r3, [r7, #4]
   8067a:	601a      	str	r2, [r3, #0]
		break;
   8067c:	e01b      	b.n	806b6 <genclk_config_set_source+0x92>
	case GENCLK_PCK_SRC_MAINCK_4M_RC:
	case GENCLK_PCK_SRC_MAINCK_8M_RC:
	case GENCLK_PCK_SRC_MAINCK_12M_RC:
	case GENCLK_PCK_SRC_MAINCK_XTAL:
	case GENCLK_PCK_SRC_MAINCK_BYPASS:
		p_cfg->ctrl |= (PMC_PCK_CSS_MAIN_CLK);
   8067e:	687b      	ldr	r3, [r7, #4]
   80680:	681b      	ldr	r3, [r3, #0]
   80682:	f043 0201 	orr.w	r2, r3, #1
   80686:	687b      	ldr	r3, [r7, #4]
   80688:	601a      	str	r2, [r3, #0]
		break;
   8068a:	e014      	b.n	806b6 <genclk_config_set_source+0x92>

	case GENCLK_PCK_SRC_PLLACK:
		p_cfg->ctrl |= (PMC_PCK_CSS_PLLA_CLK);
   8068c:	687b      	ldr	r3, [r7, #4]
   8068e:	681b      	ldr	r3, [r3, #0]
   80690:	f043 0202 	orr.w	r2, r3, #2
   80694:	687b      	ldr	r3, [r7, #4]
   80696:	601a      	str	r2, [r3, #0]
		break;
   80698:	e00d      	b.n	806b6 <genclk_config_set_source+0x92>

	case GENCLK_PCK_SRC_PLLBCK:
		p_cfg->ctrl |= (PMC_PCK_CSS_UPLL_CLK);
   8069a:	687b      	ldr	r3, [r7, #4]
   8069c:	681b      	ldr	r3, [r3, #0]
   8069e:	f043 0203 	orr.w	r2, r3, #3
   806a2:	687b      	ldr	r3, [r7, #4]
   806a4:	601a      	str	r2, [r3, #0]
		break;
   806a6:	e006      	b.n	806b6 <genclk_config_set_source+0x92>

	case GENCLK_PCK_SRC_MCK:
		p_cfg->ctrl |= (PMC_PCK_CSS_MCK);
   806a8:	687b      	ldr	r3, [r7, #4]
   806aa:	681b      	ldr	r3, [r3, #0]
   806ac:	f043 0204 	orr.w	r2, r3, #4
   806b0:	687b      	ldr	r3, [r7, #4]
   806b2:	601a      	str	r2, [r3, #0]
		break;
   806b4:	bf00      	nop
	}
}
   806b6:	bf00      	nop
   806b8:	370c      	adds	r7, #12
   806ba:	46bd      	mov	sp, r7
   806bc:	bc80      	pop	{r7}
   806be:	4770      	bx	lr

000806c0 <genclk_config_set_divider>:

static inline void genclk_config_set_divider(struct genclk_config *p_cfg,
		uint32_t e_divider)
{
   806c0:	b480      	push	{r7}
   806c2:	b083      	sub	sp, #12
   806c4:	af00      	add	r7, sp, #0
   806c6:	6078      	str	r0, [r7, #4]
   806c8:	6039      	str	r1, [r7, #0]
	p_cfg->ctrl &= ~PMC_PCK_PRES_Msk;
   806ca:	687b      	ldr	r3, [r7, #4]
   806cc:	681b      	ldr	r3, [r3, #0]
   806ce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
   806d2:	687b      	ldr	r3, [r7, #4]
   806d4:	601a      	str	r2, [r3, #0]
	p_cfg->ctrl |= e_divider;
   806d6:	687b      	ldr	r3, [r7, #4]
   806d8:	681a      	ldr	r2, [r3, #0]
   806da:	683b      	ldr	r3, [r7, #0]
   806dc:	431a      	orrs	r2, r3
   806de:	687b      	ldr	r3, [r7, #4]
   806e0:	601a      	str	r2, [r3, #0]
}
   806e2:	bf00      	nop
   806e4:	370c      	adds	r7, #12
   806e6:	46bd      	mov	sp, r7
   806e8:	bc80      	pop	{r7}
   806ea:	4770      	bx	lr

000806ec <genclk_enable>:

//@}

static inline void genclk_enable(const struct genclk_config *p_cfg,
		uint32_t ul_id)
{
   806ec:	b580      	push	{r7, lr}
   806ee:	b082      	sub	sp, #8
   806f0:	af00      	add	r7, sp, #0
   806f2:	6078      	str	r0, [r7, #4]
   806f4:	6039      	str	r1, [r7, #0]
	PMC->PMC_PCK[ul_id] = p_cfg->ctrl;
   806f6:	4907      	ldr	r1, [pc, #28]	; (80714 <genclk_enable+0x28>)
   806f8:	687b      	ldr	r3, [r7, #4]
   806fa:	681a      	ldr	r2, [r3, #0]
   806fc:	683b      	ldr	r3, [r7, #0]
   806fe:	3310      	adds	r3, #16
   80700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	pmc_enable_pck(ul_id);
   80704:	6838      	ldr	r0, [r7, #0]
   80706:	4b04      	ldr	r3, [pc, #16]	; (80718 <genclk_enable+0x2c>)
   80708:	4798      	blx	r3
}
   8070a:	bf00      	nop
   8070c:	3708      	adds	r7, #8
   8070e:	46bd      	mov	sp, r7
   80710:	bd80      	pop	{r7, pc}
   80712:	bf00      	nop
   80714:	400e0400 	.word	0x400e0400
   80718:	0008224d 	.word	0x0008224d

0008071c <genclk_enable_source>:
{
	pmc_disable_pck(ul_id);
}

static inline void genclk_enable_source(enum genclk_source e_src)
{
   8071c:	b580      	push	{r7, lr}
   8071e:	b082      	sub	sp, #8
   80720:	af00      	add	r7, sp, #0
   80722:	4603      	mov	r3, r0
   80724:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   80726:	79fb      	ldrb	r3, [r7, #7]
   80728:	2b0a      	cmp	r3, #10
   8072a:	f200 80a2 	bhi.w	80872 <genclk_enable_source+0x156>
   8072e:	a201      	add	r2, pc, #4	; (adr r2, 80734 <genclk_enable_source+0x18>)
   80730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80734:	00080761 	.word	0x00080761
   80738:	00080783 	.word	0x00080783
   8073c:	000807a3 	.word	0x000807a3
   80740:	000807c3 	.word	0x000807c3
   80744:	000807e3 	.word	0x000807e3
   80748:	00080803 	.word	0x00080803
   8074c:	00080823 	.word	0x00080823
   80750:	00080843 	.word	0x00080843
   80754:	00080863 	.word	0x00080863
   80758:	0008086b 	.word	0x0008086b
   8075c:	00080873 	.word	0x00080873
	case GENCLK_PCK_SRC_SLCK_RC:
		if (!osc_is_ready(OSC_SLCK_32K_RC)) {
   80760:	2000      	movs	r0, #0
   80762:	4b4e      	ldr	r3, [pc, #312]	; (8089c <genclk_enable_source+0x180>)
   80764:	4798      	blx	r3
   80766:	4603      	mov	r3, r0
   80768:	f083 0301 	eor.w	r3, r3, #1
   8076c:	b2db      	uxtb	r3, r3
   8076e:	2b00      	cmp	r3, #0
   80770:	f000 8081 	beq.w	80876 <genclk_enable_source+0x15a>
			osc_enable(OSC_SLCK_32K_RC);
   80774:	2000      	movs	r0, #0
   80776:	4b4a      	ldr	r3, [pc, #296]	; (808a0 <genclk_enable_source+0x184>)
   80778:	4798      	blx	r3
			osc_wait_ready(OSC_SLCK_32K_RC);
   8077a:	2000      	movs	r0, #0
   8077c:	4b49      	ldr	r3, [pc, #292]	; (808a4 <genclk_enable_source+0x188>)
   8077e:	4798      	blx	r3
		}
		break;
   80780:	e079      	b.n	80876 <genclk_enable_source+0x15a>

	case GENCLK_PCK_SRC_SLCK_XTAL:
		if (!osc_is_ready(OSC_SLCK_32K_XTAL)) {
   80782:	2001      	movs	r0, #1
   80784:	4b45      	ldr	r3, [pc, #276]	; (8089c <genclk_enable_source+0x180>)
   80786:	4798      	blx	r3
   80788:	4603      	mov	r3, r0
   8078a:	f083 0301 	eor.w	r3, r3, #1
   8078e:	b2db      	uxtb	r3, r3
   80790:	2b00      	cmp	r3, #0
   80792:	d072      	beq.n	8087a <genclk_enable_source+0x15e>
			osc_enable(OSC_SLCK_32K_XTAL);
   80794:	2001      	movs	r0, #1
   80796:	4b42      	ldr	r3, [pc, #264]	; (808a0 <genclk_enable_source+0x184>)
   80798:	4798      	blx	r3
			osc_wait_ready(OSC_SLCK_32K_XTAL);
   8079a:	2001      	movs	r0, #1
   8079c:	4b41      	ldr	r3, [pc, #260]	; (808a4 <genclk_enable_source+0x188>)
   8079e:	4798      	blx	r3
		}
		break;
   807a0:	e06b      	b.n	8087a <genclk_enable_source+0x15e>

	case GENCLK_PCK_SRC_SLCK_BYPASS:
		if (!osc_is_ready(OSC_SLCK_32K_BYPASS)) {
   807a2:	2002      	movs	r0, #2
   807a4:	4b3d      	ldr	r3, [pc, #244]	; (8089c <genclk_enable_source+0x180>)
   807a6:	4798      	blx	r3
   807a8:	4603      	mov	r3, r0
   807aa:	f083 0301 	eor.w	r3, r3, #1
   807ae:	b2db      	uxtb	r3, r3
   807b0:	2b00      	cmp	r3, #0
   807b2:	d064      	beq.n	8087e <genclk_enable_source+0x162>
			osc_enable(OSC_SLCK_32K_BYPASS);
   807b4:	2002      	movs	r0, #2
   807b6:	4b3a      	ldr	r3, [pc, #232]	; (808a0 <genclk_enable_source+0x184>)
   807b8:	4798      	blx	r3
			osc_wait_ready(OSC_SLCK_32K_BYPASS);
   807ba:	2002      	movs	r0, #2
   807bc:	4b39      	ldr	r3, [pc, #228]	; (808a4 <genclk_enable_source+0x188>)
   807be:	4798      	blx	r3
		}
		break;
   807c0:	e05d      	b.n	8087e <genclk_enable_source+0x162>

	case GENCLK_PCK_SRC_MAINCK_4M_RC:
		if (!osc_is_ready(OSC_MAINCK_4M_RC)) {
   807c2:	2003      	movs	r0, #3
   807c4:	4b35      	ldr	r3, [pc, #212]	; (8089c <genclk_enable_source+0x180>)
   807c6:	4798      	blx	r3
   807c8:	4603      	mov	r3, r0
   807ca:	f083 0301 	eor.w	r3, r3, #1
   807ce:	b2db      	uxtb	r3, r3
   807d0:	2b00      	cmp	r3, #0
   807d2:	d056      	beq.n	80882 <genclk_enable_source+0x166>
			osc_enable(OSC_MAINCK_4M_RC);
   807d4:	2003      	movs	r0, #3
   807d6:	4b32      	ldr	r3, [pc, #200]	; (808a0 <genclk_enable_source+0x184>)
   807d8:	4798      	blx	r3
			osc_wait_ready(OSC_MAINCK_4M_RC);
   807da:	2003      	movs	r0, #3
   807dc:	4b31      	ldr	r3, [pc, #196]	; (808a4 <genclk_enable_source+0x188>)
   807de:	4798      	blx	r3
		}
		break;
   807e0:	e04f      	b.n	80882 <genclk_enable_source+0x166>

	case GENCLK_PCK_SRC_MAINCK_8M_RC:
		if (!osc_is_ready(OSC_MAINCK_8M_RC)) {
   807e2:	2004      	movs	r0, #4
   807e4:	4b2d      	ldr	r3, [pc, #180]	; (8089c <genclk_enable_source+0x180>)
   807e6:	4798      	blx	r3
   807e8:	4603      	mov	r3, r0
   807ea:	f083 0301 	eor.w	r3, r3, #1
   807ee:	b2db      	uxtb	r3, r3
   807f0:	2b00      	cmp	r3, #0
   807f2:	d048      	beq.n	80886 <genclk_enable_source+0x16a>
			osc_enable(OSC_MAINCK_8M_RC);
   807f4:	2004      	movs	r0, #4
   807f6:	4b2a      	ldr	r3, [pc, #168]	; (808a0 <genclk_enable_source+0x184>)
   807f8:	4798      	blx	r3
			osc_wait_ready(OSC_MAINCK_8M_RC);
   807fa:	2004      	movs	r0, #4
   807fc:	4b29      	ldr	r3, [pc, #164]	; (808a4 <genclk_enable_source+0x188>)
   807fe:	4798      	blx	r3
		}
		break;
   80800:	e041      	b.n	80886 <genclk_enable_source+0x16a>

	case GENCLK_PCK_SRC_MAINCK_12M_RC:
		if (!osc_is_ready(OSC_MAINCK_12M_RC)) {
   80802:	2005      	movs	r0, #5
   80804:	4b25      	ldr	r3, [pc, #148]	; (8089c <genclk_enable_source+0x180>)
   80806:	4798      	blx	r3
   80808:	4603      	mov	r3, r0
   8080a:	f083 0301 	eor.w	r3, r3, #1
   8080e:	b2db      	uxtb	r3, r3
   80810:	2b00      	cmp	r3, #0
   80812:	d03a      	beq.n	8088a <genclk_enable_source+0x16e>
			osc_enable(OSC_MAINCK_12M_RC);
   80814:	2005      	movs	r0, #5
   80816:	4b22      	ldr	r3, [pc, #136]	; (808a0 <genclk_enable_source+0x184>)
   80818:	4798      	blx	r3
			osc_wait_ready(OSC_MAINCK_12M_RC);
   8081a:	2005      	movs	r0, #5
   8081c:	4b21      	ldr	r3, [pc, #132]	; (808a4 <genclk_enable_source+0x188>)
   8081e:	4798      	blx	r3
		}
		break;
   80820:	e033      	b.n	8088a <genclk_enable_source+0x16e>

	case GENCLK_PCK_SRC_MAINCK_XTAL:
		if (!osc_is_ready(OSC_MAINCK_XTAL)) {
   80822:	2006      	movs	r0, #6
   80824:	4b1d      	ldr	r3, [pc, #116]	; (8089c <genclk_enable_source+0x180>)
   80826:	4798      	blx	r3
   80828:	4603      	mov	r3, r0
   8082a:	f083 0301 	eor.w	r3, r3, #1
   8082e:	b2db      	uxtb	r3, r3
   80830:	2b00      	cmp	r3, #0
   80832:	d02c      	beq.n	8088e <genclk_enable_source+0x172>
			osc_enable(OSC_MAINCK_XTAL);
   80834:	2006      	movs	r0, #6
   80836:	4b1a      	ldr	r3, [pc, #104]	; (808a0 <genclk_enable_source+0x184>)
   80838:	4798      	blx	r3
			osc_wait_ready(OSC_MAINCK_XTAL);
   8083a:	2006      	movs	r0, #6
   8083c:	4b19      	ldr	r3, [pc, #100]	; (808a4 <genclk_enable_source+0x188>)
   8083e:	4798      	blx	r3
		}
		break;
   80840:	e025      	b.n	8088e <genclk_enable_source+0x172>

	case GENCLK_PCK_SRC_MAINCK_BYPASS:
		if (!osc_is_ready(OSC_MAINCK_BYPASS)) {
   80842:	2007      	movs	r0, #7
   80844:	4b15      	ldr	r3, [pc, #84]	; (8089c <genclk_enable_source+0x180>)
   80846:	4798      	blx	r3
   80848:	4603      	mov	r3, r0
   8084a:	f083 0301 	eor.w	r3, r3, #1
   8084e:	b2db      	uxtb	r3, r3
   80850:	2b00      	cmp	r3, #0
   80852:	d01e      	beq.n	80892 <genclk_enable_source+0x176>
			osc_enable(OSC_MAINCK_BYPASS);
   80854:	2007      	movs	r0, #7
   80856:	4b12      	ldr	r3, [pc, #72]	; (808a0 <genclk_enable_source+0x184>)
   80858:	4798      	blx	r3
			osc_wait_ready(OSC_MAINCK_BYPASS);
   8085a:	2007      	movs	r0, #7
   8085c:	4b11      	ldr	r3, [pc, #68]	; (808a4 <genclk_enable_source+0x188>)
   8085e:	4798      	blx	r3
		}
		break;
   80860:	e017      	b.n	80892 <genclk_enable_source+0x176>

#ifdef CONFIG_PLL0_SOURCE
	case GENCLK_PCK_SRC_PLLACK:
		pll_enable_config_defaults(0);
   80862:	2000      	movs	r0, #0
   80864:	4b10      	ldr	r3, [pc, #64]	; (808a8 <genclk_enable_source+0x18c>)
   80866:	4798      	blx	r3
		break;
   80868:	e014      	b.n	80894 <genclk_enable_source+0x178>
#endif

#ifdef CONFIG_PLL1_SOURCE
	case GENCLK_PCK_SRC_PLLBCK:
		pll_enable_config_defaults(1);
   8086a:	2001      	movs	r0, #1
   8086c:	4b0e      	ldr	r3, [pc, #56]	; (808a8 <genclk_enable_source+0x18c>)
   8086e:	4798      	blx	r3
		break;
   80870:	e010      	b.n	80894 <genclk_enable_source+0x178>
	case GENCLK_PCK_SRC_MCK:
		break;

	default:
		Assert(false);
		break;
   80872:	bf00      	nop
   80874:	e00e      	b.n	80894 <genclk_enable_source+0x178>
		break;
   80876:	bf00      	nop
   80878:	e00c      	b.n	80894 <genclk_enable_source+0x178>
		break;
   8087a:	bf00      	nop
   8087c:	e00a      	b.n	80894 <genclk_enable_source+0x178>
		break;
   8087e:	bf00      	nop
   80880:	e008      	b.n	80894 <genclk_enable_source+0x178>
		break;
   80882:	bf00      	nop
   80884:	e006      	b.n	80894 <genclk_enable_source+0x178>
		break;
   80886:	bf00      	nop
   80888:	e004      	b.n	80894 <genclk_enable_source+0x178>
		break;
   8088a:	bf00      	nop
   8088c:	e002      	b.n	80894 <genclk_enable_source+0x178>
		break;
   8088e:	bf00      	nop
   80890:	e000      	b.n	80894 <genclk_enable_source+0x178>
		break;
   80892:	bf00      	nop
	}
}
   80894:	bf00      	nop
   80896:	3708      	adds	r7, #8
   80898:	46bd      	mov	sp, r7
   8089a:	bd80      	pop	{r7, pc}
   8089c:	00080181 	.word	0x00080181
   808a0:	000800fd 	.word	0x000800fd
   808a4:	00080275 	.word	0x00080275
   808a8:	000803b1 	.word	0x000803b1

000808ac <phywhisperer_no_pwr>:

//Serial Number - will be read by device ID
char usb_serial_number[33] = "000000000000DEADBEEF";

void phywhisperer_no_pwr(void)
{
   808ac:	b480      	push	{r7}
   808ae:	af00      	add	r7, sp, #0
    PIOA->PIO_CODR = (1 << F_VBHOST); //disable sniff power
   808b0:	4b05      	ldr	r3, [pc, #20]	; (808c8 <phywhisperer_no_pwr+0x1c>)
   808b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   808b6:	635a      	str	r2, [r3, #52]	; 0x34
    PIOA->PIO_CODR = (1 << F_VB5V); //disable host power
   808b8:	4b03      	ldr	r3, [pc, #12]	; (808c8 <phywhisperer_no_pwr+0x1c>)
   808ba:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   808be:	635a      	str	r2, [r3, #52]	; 0x34
}
   808c0:	bf00      	nop
   808c2:	46bd      	mov	sp, r7
   808c4:	bc80      	pop	{r7}
   808c6:	4770      	bx	lr
   808c8:	400e0c00 	.word	0x400e0c00

000808cc <phywhisperer_5V_pwr>:

void phywhisperer_5V_pwr(void)
{
   808cc:	b480      	push	{r7}
   808ce:	af00      	add	r7, sp, #0
    PIOA->PIO_CODR = (1 << F_VBHOST); //disable sniff power
   808d0:	4b05      	ldr	r3, [pc, #20]	; (808e8 <phywhisperer_5V_pwr+0x1c>)
   808d2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   808d6:	635a      	str	r2, [r3, #52]	; 0x34
    PIOA->PIO_SODR = (1 << F_VB5V); //enable host power
   808d8:	4b03      	ldr	r3, [pc, #12]	; (808e8 <phywhisperer_5V_pwr+0x1c>)
   808da:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   808de:	631a      	str	r2, [r3, #48]	; 0x30
}
   808e0:	bf00      	nop
   808e2:	46bd      	mov	sp, r7
   808e4:	bc80      	pop	{r7}
   808e6:	4770      	bx	lr
   808e8:	400e0c00 	.word	0x400e0c00

000808ec <phywhisperer_host_pwr>:

void phywhisperer_host_pwr(void)
{
   808ec:	b480      	push	{r7}
   808ee:	af00      	add	r7, sp, #0
    PIOA->PIO_CODR = (1 << F_VB5V); //disable host power
   808f0:	4b05      	ldr	r3, [pc, #20]	; (80908 <phywhisperer_host_pwr+0x1c>)
   808f2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   808f6:	635a      	str	r2, [r3, #52]	; 0x34
    PIOA->PIO_SODR = (1 << F_VBHOST); //enable sniff power
   808f8:	4b03      	ldr	r3, [pc, #12]	; (80908 <phywhisperer_host_pwr+0x1c>)
   808fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   808fe:	631a      	str	r2, [r3, #48]	; 0x30
}
   80900:	bf00      	nop
   80902:	46bd      	mov	sp, r7
   80904:	bc80      	pop	{r7}
   80906:	4770      	bx	lr
   80908:	400e0c00 	.word	0x400e0c00

0008090c <pwr_st_from_io>:
        phywhisperer_host_pwr();
    }
}

uint8_t pwr_st_from_io(void)
{
   8090c:	b480      	push	{r7}
   8090e:	af00      	add	r7, sp, #0
    if (!(PIOA->PIO_ODSR & (1 << F_VBHOST)) && !(PIOA->PIO_ODSR & (1 << F_VB5V))) {
   80910:	4b17      	ldr	r3, [pc, #92]	; (80970 <pwr_st_from_io+0x64>)
   80912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   80914:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
   80918:	2b00      	cmp	r3, #0
   8091a:	d107      	bne.n	8092c <pwr_st_from_io+0x20>
   8091c:	4b14      	ldr	r3, [pc, #80]	; (80970 <pwr_st_from_io+0x64>)
   8091e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   80920:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
   80924:	2b00      	cmp	r3, #0
   80926:	d101      	bne.n	8092c <pwr_st_from_io+0x20>
        //USB off
        return 0;
   80928:	2300      	movs	r3, #0
   8092a:	e01c      	b.n	80966 <pwr_st_from_io+0x5a>
    } else if (!(PIOA->PIO_ODSR & (1 << F_VBHOST)) && (PIOA->PIO_ODSR & (1 << F_VB5V))) {
   8092c:	4b10      	ldr	r3, [pc, #64]	; (80970 <pwr_st_from_io+0x64>)
   8092e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   80930:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
   80934:	2b00      	cmp	r3, #0
   80936:	d107      	bne.n	80948 <pwr_st_from_io+0x3c>
   80938:	4b0d      	ldr	r3, [pc, #52]	; (80970 <pwr_st_from_io+0x64>)
   8093a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   8093c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
   80940:	2b00      	cmp	r3, #0
   80942:	d001      	beq.n	80948 <pwr_st_from_io+0x3c>
        //Host power
        return 1;
   80944:	2301      	movs	r3, #1
   80946:	e00e      	b.n	80966 <pwr_st_from_io+0x5a>
    } else if ((PIOA->PIO_ODSR & (1 << F_VBHOST)) && !(PIOA->PIO_ODSR & (1 << F_VB5V))) {
   80948:	4b09      	ldr	r3, [pc, #36]	; (80970 <pwr_st_from_io+0x64>)
   8094a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   8094c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
   80950:	2b00      	cmp	r3, #0
   80952:	d007      	beq.n	80964 <pwr_st_from_io+0x58>
   80954:	4b06      	ldr	r3, [pc, #24]	; (80970 <pwr_st_from_io+0x64>)
   80956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   80958:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
   8095c:	2b00      	cmp	r3, #0
   8095e:	d101      	bne.n	80964 <pwr_st_from_io+0x58>
        //Sniffer power
        return 2;
   80960:	2302      	movs	r3, #2
   80962:	e000      	b.n	80966 <pwr_st_from_io+0x5a>
    } else {
        //Everything's on...
        return 0xFF;
   80964:	23ff      	movs	r3, #255	; 0xff
    }

}
   80966:	4618      	mov	r0, r3
   80968:	46bd      	mov	sp, r7
   8096a:	bc80      	pop	{r7}
   8096c:	4770      	bx	lr
   8096e:	bf00      	nop
   80970:	400e0c00 	.word	0x400e0c00

00080974 <phywhisperer_setup_pins>:

void phywhisperer_setup_pins(void)
{
   80974:	b580      	push	{r7, lr}
   80976:	af00      	add	r7, sp, #0
    board_init();
   80978:	4b3a      	ldr	r3, [pc, #232]	; (80a64 <phywhisperer_setup_pins+0xf0>)
   8097a:	4798      	blx	r3
    ioport_set_pin_mode(BUTTON_IN, IOPORT_MODE_PULLUP); //(1 << 2) = PULL UP
   8097c:	2108      	movs	r1, #8
   8097e:	2018      	movs	r0, #24
   80980:	4b39      	ldr	r3, [pc, #228]	; (80a68 <phywhisperer_setup_pins+0xf4>)
   80982:	4798      	blx	r3
    PIOA->PIO_ODR = (1 << BUTTON_IN);
   80984:	4b39      	ldr	r3, [pc, #228]	; (80a6c <phywhisperer_setup_pins+0xf8>)
   80986:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   8098a:	615a      	str	r2, [r3, #20]
    PIOA->PIO_PUER = (1 << BUTTON_IN); // enable pullup
   8098c:	4b37      	ldr	r3, [pc, #220]	; (80a6c <phywhisperer_setup_pins+0xf8>)
   8098e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   80992:	665a      	str	r2, [r3, #100]	; 0x64
    PIOA->PIO_DIFSR = (1 << BUTTON_IN); //enable debounce
   80994:	4b35      	ldr	r3, [pc, #212]	; (80a6c <phywhisperer_setup_pins+0xf8>)
   80996:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   8099a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    PIOA->PIO_OER = (1 << F_VB5V) | (1 << F_VBHOST); //enable output mode on VBHOST/VBSNIFF pins
   8099e:	4b33      	ldr	r3, [pc, #204]	; (80a6c <phywhisperer_setup_pins+0xf8>)
   809a0:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
   809a4:	611a      	str	r2, [r3, #16]

    phywhisperer_host_pwr();
   809a6:	4b32      	ldr	r3, [pc, #200]	; (80a70 <phywhisperer_setup_pins+0xfc>)
   809a8:	4798      	blx	r3
    
    //Configure FPGA to allow programming via USB
    fpga_program_init();
   809aa:	4b32      	ldr	r3, [pc, #200]	; (80a74 <phywhisperer_setup_pins+0x100>)
   809ac:	4798      	blx	r3

    /* Enable SMC */
    pmc_enable_periph_clk(ID_SMC);
   809ae:	2009      	movs	r0, #9
   809b0:	4b31      	ldr	r3, [pc, #196]	; (80a78 <phywhisperer_setup_pins+0x104>)
   809b2:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAG1);
   809b4:	4931      	ldr	r1, [pc, #196]	; (80a7c <phywhisperer_setup_pins+0x108>)
   809b6:	2029      	movs	r0, #41	; 0x29
   809b8:	4b31      	ldr	r3, [pc, #196]	; (80a80 <phywhisperer_setup_pins+0x10c>)
   809ba:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAG1);
   809bc:	492f      	ldr	r1, [pc, #188]	; (80a7c <phywhisperer_setup_pins+0x108>)
   809be:	202a      	movs	r0, #42	; 0x2a
   809c0:	4b2f      	ldr	r3, [pc, #188]	; (80a80 <phywhisperer_setup_pins+0x10c>)
   809c2:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAG1);
   809c4:	492d      	ldr	r1, [pc, #180]	; (80a7c <phywhisperer_setup_pins+0x108>)
   809c6:	202b      	movs	r0, #43	; 0x2b
   809c8:	4b2d      	ldr	r3, [pc, #180]	; (80a80 <phywhisperer_setup_pins+0x10c>)
   809ca:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAG1);
   809cc:	492b      	ldr	r1, [pc, #172]	; (80a7c <phywhisperer_setup_pins+0x108>)
   809ce:	202c      	movs	r0, #44	; 0x2c
   809d0:	4b2b      	ldr	r3, [pc, #172]	; (80a80 <phywhisperer_setup_pins+0x10c>)
   809d2:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAG1);
   809d4:	4929      	ldr	r1, [pc, #164]	; (80a7c <phywhisperer_setup_pins+0x108>)
   809d6:	202d      	movs	r0, #45	; 0x2d
   809d8:	4b29      	ldr	r3, [pc, #164]	; (80a80 <phywhisperer_setup_pins+0x10c>)
   809da:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAG1);
   809dc:	4927      	ldr	r1, [pc, #156]	; (80a7c <phywhisperer_setup_pins+0x108>)
   809de:	202e      	movs	r0, #46	; 0x2e
   809e0:	4b27      	ldr	r3, [pc, #156]	; (80a80 <phywhisperer_setup_pins+0x10c>)
   809e2:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAG1);
   809e4:	4925      	ldr	r1, [pc, #148]	; (80a7c <phywhisperer_setup_pins+0x108>)
   809e6:	202f      	movs	r0, #47	; 0x2f
   809e8:	4b25      	ldr	r3, [pc, #148]	; (80a80 <phywhisperer_setup_pins+0x10c>)
   809ea:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAG1);
   809ec:	4923      	ldr	r1, [pc, #140]	; (80a7c <phywhisperer_setup_pins+0x108>)
   809ee:	2030      	movs	r0, #48	; 0x30
   809f0:	4b23      	ldr	r3, [pc, #140]	; (80a80 <phywhisperer_setup_pins+0x10c>)
   809f2:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
   809f4:	4921      	ldr	r1, [pc, #132]	; (80a7c <phywhisperer_setup_pins+0x108>)
   809f6:	2033      	movs	r0, #51	; 0x33
   809f8:	4b21      	ldr	r3, [pc, #132]	; (80a80 <phywhisperer_setup_pins+0x10c>)
   809fa:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
   809fc:	491f      	ldr	r1, [pc, #124]	; (80a7c <phywhisperer_setup_pins+0x108>)
   809fe:	2037      	movs	r0, #55	; 0x37
   80a00:	4b1f      	ldr	r3, [pc, #124]	; (80a80 <phywhisperer_setup_pins+0x10c>)
   80a02:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_NCS0, PIN_EBI_NCS0_FLAGS);
   80a04:	491d      	ldr	r1, [pc, #116]	; (80a7c <phywhisperer_setup_pins+0x108>)
   80a06:	2034      	movs	r0, #52	; 0x34
   80a08:	4b1d      	ldr	r3, [pc, #116]	; (80a80 <phywhisperer_setup_pins+0x10c>)
   80a0a:	4798      	blx	r3

    gpio_configure_group(FPGA_ADDR_PORT, FPGA_ADDR_PINS, (PIO_TYPE_PIO_OUTPUT_0 | PIO_DEFAULT));
   80a0c:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
   80a10:	f240 11bf 	movw	r1, #447	; 0x1bf
   80a14:	481b      	ldr	r0, [pc, #108]	; (80a84 <phywhisperer_setup_pins+0x110>)
   80a16:	4b1c      	ldr	r3, [pc, #112]	; (80a88 <phywhisperer_setup_pins+0x114>)
   80a18:	4798      	blx	r3
    pio_enable_output_write(FPGA_ADDR_PORT, FPGA_ADDR_PINS);
   80a1a:	f240 11bf 	movw	r1, #447	; 0x1bf
   80a1e:	4819      	ldr	r0, [pc, #100]	; (80a84 <phywhisperer_setup_pins+0x110>)
   80a20:	4b1a      	ldr	r3, [pc, #104]	; (80a8c <phywhisperer_setup_pins+0x118>)
   80a22:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_ADDR_BUS_A5, PIN_EBI_ADDR_BUS_FLAG1);
    gpio_configure_pin(PIN_EBI_ADDR_BUS_A6, PIN_EBI_ADDR_BUS_FLAG1);
    gpio_configure_pin(PIN_EBI_ADDR_BUS_A7, PIN_EBI_ADDR_BUS_FLAG1);
    */

    gpio_configure_pin(PIN_EBI_USB_SPARE0, PIN_EBI_USB_SPARE0_FLAGS);
   80a24:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80a28:	2026      	movs	r0, #38	; 0x26
   80a2a:	4b15      	ldr	r3, [pc, #84]	; (80a80 <phywhisperer_setup_pins+0x10c>)
   80a2c:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_USB_SPARE1, PIN_EBI_USB_SPARE1_FLAGS);
   80a2e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80a32:	2031      	movs	r0, #49	; 0x31
   80a34:	4b12      	ldr	r3, [pc, #72]	; (80a80 <phywhisperer_setup_pins+0x10c>)
   80a36:	4798      	blx	r3

    smc_set_setup_timing(SMC, 0, SMC_SETUP_NWE_SETUP(0)
   80a38:	4a15      	ldr	r2, [pc, #84]	; (80a90 <phywhisperer_setup_pins+0x11c>)
   80a3a:	2100      	movs	r1, #0
   80a3c:	4815      	ldr	r0, [pc, #84]	; (80a94 <phywhisperer_setup_pins+0x120>)
   80a3e:	4b16      	ldr	r3, [pc, #88]	; (80a98 <phywhisperer_setup_pins+0x124>)
   80a40:	4798      	blx	r3
                         | SMC_SETUP_NCS_WR_SETUP(1)
                         | SMC_SETUP_NRD_SETUP(1)
                         | SMC_SETUP_NCS_RD_SETUP(1));
    smc_set_pulse_timing(SMC, 0, SMC_PULSE_NWE_PULSE(1)
   80a42:	4a16      	ldr	r2, [pc, #88]	; (80a9c <phywhisperer_setup_pins+0x128>)
   80a44:	2100      	movs	r1, #0
   80a46:	4813      	ldr	r0, [pc, #76]	; (80a94 <phywhisperer_setup_pins+0x120>)
   80a48:	4b15      	ldr	r3, [pc, #84]	; (80aa0 <phywhisperer_setup_pins+0x12c>)
   80a4a:	4798      	blx	r3
                         | SMC_PULSE_NCS_WR_PULSE(1)
                         | SMC_PULSE_NRD_PULSE(3)
                         | SMC_PULSE_NCS_RD_PULSE(1));
    smc_set_cycle_timing(SMC, 0, SMC_CYCLE_NWE_CYCLE(2)
   80a4c:	4a15      	ldr	r2, [pc, #84]	; (80aa4 <phywhisperer_setup_pins+0x130>)
   80a4e:	2100      	movs	r1, #0
   80a50:	4810      	ldr	r0, [pc, #64]	; (80a94 <phywhisperer_setup_pins+0x120>)
   80a52:	4b15      	ldr	r3, [pc, #84]	; (80aa8 <phywhisperer_setup_pins+0x134>)
   80a54:	4798      	blx	r3
                         | SMC_CYCLE_NRD_CYCLE(4));
    smc_set_mode(SMC, 0, SMC_MODE_READ_MODE | SMC_MODE_WRITE_MODE
   80a56:	2203      	movs	r2, #3
   80a58:	2100      	movs	r1, #0
   80a5a:	480e      	ldr	r0, [pc, #56]	; (80a94 <phywhisperer_setup_pins+0x120>)
   80a5c:	4b13      	ldr	r3, [pc, #76]	; (80aac <phywhisperer_setup_pins+0x138>)
   80a5e:	4798      	blx	r3
                 | SMC_MODE_DBW_BIT_8);
}
   80a60:	bf00      	nop
   80a62:	bd80      	pop	{r7, pc}
   80a64:	00081831 	.word	0x00081831
   80a68:	0008045d 	.word	0x0008045d
   80a6c:	400e0c00 	.word	0x400e0c00
   80a70:	000808ed 	.word	0x000808ed
   80a74:	00081579 	.word	0x00081579
   80a78:	000821b5 	.word	0x000821b5
   80a7c:	08000001 	.word	0x08000001
   80a80:	00081b69 	.word	0x00081b69
   80a84:	400e0e00 	.word	0x400e0e00
   80a88:	00081c8d 	.word	0x00081c8d
   80a8c:	00081a75 	.word	0x00081a75
   80a90:	01010100 	.word	0x01010100
   80a94:	400e0000 	.word	0x400e0000
   80a98:	0008270d 	.word	0x0008270d
   80a9c:	01030101 	.word	0x01030101
   80aa0:	00082737 	.word	0x00082737
   80aa4:	00040002 	.word	0x00040002
   80aa8:	00082761 	.word	0x00082761
   80aac:	0008278b 	.word	0x0008278b

00080ab0 <hacky_delay>:

void hacky_delay(void)
{
   80ab0:	b480      	push	{r7}
   80ab2:	b083      	sub	sp, #12
   80ab4:	af00      	add	r7, sp, #0
    for (volatile uint32_t i = 0; i < 250000; i++);
   80ab6:	2300      	movs	r3, #0
   80ab8:	607b      	str	r3, [r7, #4]
   80aba:	e002      	b.n	80ac2 <hacky_delay+0x12>
   80abc:	687b      	ldr	r3, [r7, #4]
   80abe:	3301      	adds	r3, #1
   80ac0:	607b      	str	r3, [r7, #4]
   80ac2:	687b      	ldr	r3, [r7, #4]
   80ac4:	4a03      	ldr	r2, [pc, #12]	; (80ad4 <hacky_delay+0x24>)
   80ac6:	4293      	cmp	r3, r2
   80ac8:	d9f8      	bls.n	80abc <hacky_delay+0xc>
}
   80aca:	bf00      	nop
   80acc:	370c      	adds	r7, #12
   80ace:	46bd      	mov	sp, r7
   80ad0:	bc80      	pop	{r7}
   80ad2:	4770      	bx	lr
   80ad4:	0003d08f 	.word	0x0003d08f

00080ad8 <genclk_enable_config>:

static inline void genclk_enable_config(unsigned int id, enum genclk_source src, unsigned int divider)
{
   80ad8:	b580      	push	{r7, lr}
   80ada:	b086      	sub	sp, #24
   80adc:	af00      	add	r7, sp, #0
   80ade:	60f8      	str	r0, [r7, #12]
   80ae0:	460b      	mov	r3, r1
   80ae2:	607a      	str	r2, [r7, #4]
   80ae4:	72fb      	strb	r3, [r7, #11]
    struct genclk_config gcfg;

    genclk_config_defaults(&gcfg, id);
   80ae6:	f107 0314 	add.w	r3, r7, #20
   80aea:	68f9      	ldr	r1, [r7, #12]
   80aec:	4618      	mov	r0, r3
   80aee:	4b0e      	ldr	r3, [pc, #56]	; (80b28 <genclk_enable_config+0x50>)
   80af0:	4798      	blx	r3
    genclk_enable_source(src);
   80af2:	7afb      	ldrb	r3, [r7, #11]
   80af4:	4618      	mov	r0, r3
   80af6:	4b0d      	ldr	r3, [pc, #52]	; (80b2c <genclk_enable_config+0x54>)
   80af8:	4798      	blx	r3
    genclk_config_set_source(&gcfg, src);
   80afa:	7afa      	ldrb	r2, [r7, #11]
   80afc:	f107 0314 	add.w	r3, r7, #20
   80b00:	4611      	mov	r1, r2
   80b02:	4618      	mov	r0, r3
   80b04:	4b0a      	ldr	r3, [pc, #40]	; (80b30 <genclk_enable_config+0x58>)
   80b06:	4798      	blx	r3
    genclk_config_set_divider(&gcfg, divider);
   80b08:	f107 0314 	add.w	r3, r7, #20
   80b0c:	6879      	ldr	r1, [r7, #4]
   80b0e:	4618      	mov	r0, r3
   80b10:	4b08      	ldr	r3, [pc, #32]	; (80b34 <genclk_enable_config+0x5c>)
   80b12:	4798      	blx	r3
    genclk_enable(&gcfg, id);
   80b14:	f107 0314 	add.w	r3, r7, #20
   80b18:	68f9      	ldr	r1, [r7, #12]
   80b1a:	4618      	mov	r0, r3
   80b1c:	4b06      	ldr	r3, [pc, #24]	; (80b38 <genclk_enable_config+0x60>)
   80b1e:	4798      	blx	r3
}
   80b20:	bf00      	nop
   80b22:	3718      	adds	r7, #24
   80b24:	46bd      	mov	sp, r7
   80b26:	bd80      	pop	{r7, pc}
   80b28:	00080609 	.word	0x00080609
   80b2c:	0008071d 	.word	0x0008071d
   80b30:	00080625 	.word	0x00080625
   80b34:	000806c1 	.word	0x000806c1
   80b38:	000806ed 	.word	0x000806ed

00080b3c <main>:

void (*pwr_list[])(void) = {phywhisperer_no_pwr, phywhisperer_5V_pwr, phywhisperer_host_pwr};

int main(void)
{
   80b3c:	b580      	push	{r7, lr}
   80b3e:	b086      	sub	sp, #24
   80b40:	af00      	add	r7, sp, #0
    uint32_t serial_number[4];

    // Read Device-ID from SAM3U. Do this before enabling interrupts etc.
    flash_read_unique_id(serial_number, sizeof(serial_number));
   80b42:	463b      	mov	r3, r7
   80b44:	2110      	movs	r1, #16
   80b46:	4618      	mov	r0, r3
   80b48:	4b37      	ldr	r3, [pc, #220]	; (80c28 <main+0xec>)
   80b4a:	4798      	blx	r3

    irq_initialize_vectors();
    cpu_irq_enable();
   80b4c:	4b37      	ldr	r3, [pc, #220]	; (80c2c <main+0xf0>)
   80b4e:	2201      	movs	r2, #1
   80b50:	701a      	strb	r2, [r3, #0]
   80b52:	f3bf 8f5f 	dmb	sy
   80b56:	b662      	cpsie	i

    // Initialize the sleep manager
    sleepmgr_init();
   80b58:	4b35      	ldr	r3, [pc, #212]	; (80c30 <main+0xf4>)
   80b5a:	4798      	blx	r3
#if !SAMD21 && !SAMR21
    sysclk_init();
   80b5c:	4b35      	ldr	r3, [pc, #212]	; (80c34 <main+0xf8>)
   80b5e:	4798      	blx	r3
    phywhisperer_setup_pins();
   80b60:	4b35      	ldr	r3, [pc, #212]	; (80c38 <main+0xfc>)
   80b62:	4798      	blx	r3
#else
    system_init();
#endif

	//Convert serial number to ASCII for USB Serial number
	for(unsigned int i = 0; i < 4; i++){
   80b64:	2300      	movs	r3, #0
   80b66:	617b      	str	r3, [r7, #20]
   80b68:	e011      	b.n	80b8e <main+0x52>
		sprintf(usb_serial_number+(i*8), "%08x", (unsigned int)serial_number[i]);	
   80b6a:	697b      	ldr	r3, [r7, #20]
   80b6c:	00db      	lsls	r3, r3, #3
   80b6e:	4a33      	ldr	r2, [pc, #204]	; (80c3c <main+0x100>)
   80b70:	1898      	adds	r0, r3, r2
   80b72:	697b      	ldr	r3, [r7, #20]
   80b74:	009b      	lsls	r3, r3, #2
   80b76:	f107 0218 	add.w	r2, r7, #24
   80b7a:	4413      	add	r3, r2
   80b7c:	f853 3c18 	ldr.w	r3, [r3, #-24]
   80b80:	461a      	mov	r2, r3
   80b82:	492f      	ldr	r1, [pc, #188]	; (80c40 <main+0x104>)
   80b84:	4b2f      	ldr	r3, [pc, #188]	; (80c44 <main+0x108>)
   80b86:	4798      	blx	r3
	for(unsigned int i = 0; i < 4; i++){
   80b88:	697b      	ldr	r3, [r7, #20]
   80b8a:	3301      	adds	r3, #1
   80b8c:	617b      	str	r3, [r7, #20]
   80b8e:	697b      	ldr	r3, [r7, #20]
   80b90:	2b03      	cmp	r3, #3
   80b92:	d9ea      	bls.n	80b6a <main+0x2e>
	}
	usb_serial_number[32] = 0;
   80b94:	4b29      	ldr	r3, [pc, #164]	; (80c3c <main+0x100>)
   80b96:	2200      	movs	r2, #0
   80b98:	f883 2020 	strb.w	r2, [r3, #32]

    genclk_enable_config(GENCLK_PCK_1, GENCLK_PCK_SRC_MCK, GENCLK_PCK_PRES_1);
   80b9c:	2200      	movs	r2, #0
   80b9e:	210a      	movs	r1, #10
   80ba0:	2001      	movs	r0, #1
   80ba2:	4b29      	ldr	r3, [pc, #164]	; (80c48 <main+0x10c>)
   80ba4:	4798      	blx	r3
    udc_start();
   80ba6:	4b29      	ldr	r3, [pc, #164]	; (80c4c <main+0x110>)
   80ba8:	4798      	blx	r3
    gpio_set_pin_high(LED0_GPIO);
   80baa:	201d      	movs	r0, #29
   80bac:	4b28      	ldr	r3, [pc, #160]	; (80c50 <main+0x114>)
   80bae:	4798      	blx	r3
    gpio_set_pin_low(LED1_GPIO);
   80bb0:	201f      	movs	r0, #31
   80bb2:	4b28      	ldr	r3, [pc, #160]	; (80c54 <main+0x118>)
   80bb4:	4798      	blx	r3

    phywhisperer_no_pwr();
   80bb6:	4b28      	ldr	r3, [pc, #160]	; (80c58 <main+0x11c>)
   80bb8:	4798      	blx	r3
    USB_PWR_STATE = 0;
   80bba:	4b28      	ldr	r3, [pc, #160]	; (80c5c <main+0x120>)
   80bbc:	2200      	movs	r2, #0
   80bbe:	701a      	strb	r2, [r3, #0]

    uint8_t curr_pwr_setting = 0;
   80bc0:	2300      	movs	r3, #0
   80bc2:	74fb      	strb	r3, [r7, #19]
    while(1) {
        sleepmgr_enter_sleep();
   80bc4:	4b26      	ldr	r3, [pc, #152]	; (80c60 <main+0x124>)
   80bc6:	4798      	blx	r3
        uint8_t button_status = !(PIOA->PIO_PDSR & (1 << BUTTON_IN));
   80bc8:	4b26      	ldr	r3, [pc, #152]	; (80c64 <main+0x128>)
   80bca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   80bcc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   80bd0:	2b00      	cmp	r3, #0
   80bd2:	bf0c      	ite	eq
   80bd4:	2301      	moveq	r3, #1
   80bd6:	2300      	movne	r3, #0
   80bd8:	b2db      	uxtb	r3, r3
   80bda:	74bb      	strb	r3, [r7, #18]
        if (button_status){
   80bdc:	7cbb      	ldrb	r3, [r7, #18]
   80bde:	2b00      	cmp	r3, #0
   80be0:	d0f0      	beq.n	80bc4 <main+0x88>
            hacky_delay(); //delay to try to debounce
   80be2:	4b21      	ldr	r3, [pc, #132]	; (80c68 <main+0x12c>)
   80be4:	4798      	blx	r3
            while (!(PIOA->PIO_PDSR & (1 << BUTTON_IN))); //wait for trigger to be unpressed
   80be6:	bf00      	nop
   80be8:	4b1e      	ldr	r3, [pc, #120]	; (80c64 <main+0x128>)
   80bea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   80bec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   80bf0:	2b00      	cmp	r3, #0
   80bf2:	d0f9      	beq.n	80be8 <main+0xac>

            if (USB_PWR_STATE && USB_PWR_STATE <= 2) {
   80bf4:	4b19      	ldr	r3, [pc, #100]	; (80c5c <main+0x120>)
   80bf6:	781b      	ldrb	r3, [r3, #0]
   80bf8:	2b00      	cmp	r3, #0
   80bfa:	d012      	beq.n	80c22 <main+0xe6>
   80bfc:	4b17      	ldr	r3, [pc, #92]	; (80c5c <main+0x120>)
   80bfe:	781b      	ldrb	r3, [r3, #0]
   80c00:	2b02      	cmp	r3, #2
   80c02:	d80e      	bhi.n	80c22 <main+0xe6>
                if (pwr_st_from_io()) { //currently on
   80c04:	4b19      	ldr	r3, [pc, #100]	; (80c6c <main+0x130>)
   80c06:	4798      	blx	r3
   80c08:	4603      	mov	r3, r0
   80c0a:	2b00      	cmp	r3, #0
   80c0c:	d002      	beq.n	80c14 <main+0xd8>
                    phywhisperer_no_pwr();
   80c0e:	4b12      	ldr	r3, [pc, #72]	; (80c58 <main+0x11c>)
   80c10:	4798      	blx	r3
   80c12:	e006      	b.n	80c22 <main+0xe6>
                } else {
                    pwr_list[USB_PWR_STATE]();
   80c14:	4b11      	ldr	r3, [pc, #68]	; (80c5c <main+0x120>)
   80c16:	781b      	ldrb	r3, [r3, #0]
   80c18:	461a      	mov	r2, r3
   80c1a:	4b15      	ldr	r3, [pc, #84]	; (80c70 <main+0x134>)
   80c1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   80c20:	4798      	blx	r3
                }
            }
            hacky_delay();
   80c22:	4b11      	ldr	r3, [pc, #68]	; (80c68 <main+0x12c>)
   80c24:	4798      	blx	r3
    while(1) {
   80c26:	e7cd      	b.n	80bc4 <main+0x88>
   80c28:	00081741 	.word	0x00081741
   80c2c:	20000294 	.word	0x20000294
   80c30:	00080565 	.word	0x00080565
   80c34:	00082bf9 	.word	0x00082bf9
   80c38:	00080975 	.word	0x00080975
   80c3c:	2000025c 	.word	0x2000025c
   80c40:	0008aa40 	.word	0x0008aa40
   80c44:	00085dad 	.word	0x00085dad
   80c48:	00080ad9 	.word	0x00080ad9
   80c4c:	00083081 	.word	0x00083081
   80c50:	00081b09 	.word	0x00081b09
   80c54:	00081b39 	.word	0x00081b39
   80c58:	000808ad 	.word	0x000808ad
   80c5c:	20000e1c 	.word	0x20000e1c
   80c60:	000805cd 	.word	0x000805cd
   80c64:	400e0c00 	.word	0x400e0c00
   80c68:	00080ab1 	.word	0x00080ab1
   80c6c:	0008090d 	.word	0x0008090d
   80c70:	20000280 	.word	0x20000280

00080c74 <osc_enable>:
{
   80c74:	b580      	push	{r7, lr}
   80c76:	b082      	sub	sp, #8
   80c78:	af00      	add	r7, sp, #0
   80c7a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80c7c:	687b      	ldr	r3, [r7, #4]
   80c7e:	2b07      	cmp	r3, #7
   80c80:	d82e      	bhi.n	80ce0 <osc_enable+0x6c>
   80c82:	a201      	add	r2, pc, #4	; (adr r2, 80c88 <osc_enable+0x14>)
   80c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80c88:	00080cdf 	.word	0x00080cdf
   80c8c:	00080ca9 	.word	0x00080ca9
   80c90:	00080cb1 	.word	0x00080cb1
   80c94:	00080cb9 	.word	0x00080cb9
   80c98:	00080cc1 	.word	0x00080cc1
   80c9c:	00080cc9 	.word	0x00080cc9
   80ca0:	00080cd1 	.word	0x00080cd1
   80ca4:	00080cd9 	.word	0x00080cd9
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   80ca8:	2000      	movs	r0, #0
   80caa:	4b0f      	ldr	r3, [pc, #60]	; (80ce8 <osc_enable+0x74>)
   80cac:	4798      	blx	r3
		break;
   80cae:	e017      	b.n	80ce0 <osc_enable+0x6c>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   80cb0:	2001      	movs	r0, #1
   80cb2:	4b0d      	ldr	r3, [pc, #52]	; (80ce8 <osc_enable+0x74>)
   80cb4:	4798      	blx	r3
		break;
   80cb6:	e013      	b.n	80ce0 <osc_enable+0x6c>
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   80cb8:	2000      	movs	r0, #0
   80cba:	4b0c      	ldr	r3, [pc, #48]	; (80cec <osc_enable+0x78>)
   80cbc:	4798      	blx	r3
		break;
   80cbe:	e00f      	b.n	80ce0 <osc_enable+0x6c>
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   80cc0:	2010      	movs	r0, #16
   80cc2:	4b0a      	ldr	r3, [pc, #40]	; (80cec <osc_enable+0x78>)
   80cc4:	4798      	blx	r3
		break;
   80cc6:	e00b      	b.n	80ce0 <osc_enable+0x6c>
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   80cc8:	2020      	movs	r0, #32
   80cca:	4b08      	ldr	r3, [pc, #32]	; (80cec <osc_enable+0x78>)
   80ccc:	4798      	blx	r3
		break;
   80cce:	e007      	b.n	80ce0 <osc_enable+0x6c>
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   80cd0:	203e      	movs	r0, #62	; 0x3e
   80cd2:	4b07      	ldr	r3, [pc, #28]	; (80cf0 <osc_enable+0x7c>)
   80cd4:	4798      	blx	r3
		break;
   80cd6:	e003      	b.n	80ce0 <osc_enable+0x6c>
		pmc_osc_bypass_main_xtal();
   80cd8:	4b06      	ldr	r3, [pc, #24]	; (80cf4 <osc_enable+0x80>)
   80cda:	4798      	blx	r3
		break;
   80cdc:	e000      	b.n	80ce0 <osc_enable+0x6c>
		break;
   80cde:	bf00      	nop
}
   80ce0:	bf00      	nop
   80ce2:	3708      	adds	r7, #8
   80ce4:	46bd      	mov	sp, r7
   80ce6:	bd80      	pop	{r7, pc}
   80ce8:	00081f69 	.word	0x00081f69
   80cec:	00081fd5 	.word	0x00081fd5
   80cf0:	00082049 	.word	0x00082049
   80cf4:	00082095 	.word	0x00082095

00080cf8 <osc_is_ready>:
{
   80cf8:	b580      	push	{r7, lr}
   80cfa:	b082      	sub	sp, #8
   80cfc:	af00      	add	r7, sp, #0
   80cfe:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80d00:	687b      	ldr	r3, [r7, #4]
   80d02:	2b07      	cmp	r3, #7
   80d04:	d82f      	bhi.n	80d66 <osc_is_ready+0x6e>
   80d06:	a201      	add	r2, pc, #4	; (adr r2, 80d0c <osc_is_ready+0x14>)
   80d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80d0c:	00080d2d 	.word	0x00080d2d
   80d10:	00080d31 	.word	0x00080d31
   80d14:	00080d31 	.word	0x00080d31
   80d18:	00080d43 	.word	0x00080d43
   80d1c:	00080d43 	.word	0x00080d43
   80d20:	00080d43 	.word	0x00080d43
   80d24:	00080d55 	.word	0x00080d55
   80d28:	00080d55 	.word	0x00080d55
		return 1;
   80d2c:	2301      	movs	r3, #1
   80d2e:	e01b      	b.n	80d68 <osc_is_ready+0x70>
		return pmc_osc_is_ready_32kxtal();
   80d30:	4b0f      	ldr	r3, [pc, #60]	; (80d70 <osc_is_ready+0x78>)
   80d32:	4798      	blx	r3
   80d34:	4603      	mov	r3, r0
   80d36:	2b00      	cmp	r3, #0
   80d38:	bf14      	ite	ne
   80d3a:	2301      	movne	r3, #1
   80d3c:	2300      	moveq	r3, #0
   80d3e:	b2db      	uxtb	r3, r3
   80d40:	e012      	b.n	80d68 <osc_is_ready+0x70>
		return pmc_osc_is_ready_fastrc();
   80d42:	4b0c      	ldr	r3, [pc, #48]	; (80d74 <osc_is_ready+0x7c>)
   80d44:	4798      	blx	r3
   80d46:	4603      	mov	r3, r0
   80d48:	2b00      	cmp	r3, #0
   80d4a:	bf14      	ite	ne
   80d4c:	2301      	movne	r3, #1
   80d4e:	2300      	moveq	r3, #0
   80d50:	b2db      	uxtb	r3, r3
   80d52:	e009      	b.n	80d68 <osc_is_ready+0x70>
		return pmc_osc_is_ready_main_xtal();
   80d54:	4b08      	ldr	r3, [pc, #32]	; (80d78 <osc_is_ready+0x80>)
   80d56:	4798      	blx	r3
   80d58:	4603      	mov	r3, r0
   80d5a:	2b00      	cmp	r3, #0
   80d5c:	bf14      	ite	ne
   80d5e:	2301      	movne	r3, #1
   80d60:	2300      	moveq	r3, #0
   80d62:	b2db      	uxtb	r3, r3
   80d64:	e000      	b.n	80d68 <osc_is_ready+0x70>
	return 0;
   80d66:	2300      	movs	r3, #0
}
   80d68:	4618      	mov	r0, r3
   80d6a:	3708      	adds	r7, #8
   80d6c:	46bd      	mov	sp, r7
   80d6e:	bd80      	pop	{r7, pc}
   80d70:	00081fa1 	.word	0x00081fa1
   80d74:	00082031 	.word	0x00082031
   80d78:	000820e1 	.word	0x000820e1

00080d7c <osc_wait_ready>:
{
   80d7c:	b580      	push	{r7, lr}
   80d7e:	b082      	sub	sp, #8
   80d80:	af00      	add	r7, sp, #0
   80d82:	4603      	mov	r3, r0
   80d84:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   80d86:	bf00      	nop
   80d88:	79fb      	ldrb	r3, [r7, #7]
   80d8a:	4618      	mov	r0, r3
   80d8c:	4b05      	ldr	r3, [pc, #20]	; (80da4 <osc_wait_ready+0x28>)
   80d8e:	4798      	blx	r3
   80d90:	4603      	mov	r3, r0
   80d92:	f083 0301 	eor.w	r3, r3, #1
   80d96:	b2db      	uxtb	r3, r3
   80d98:	2b00      	cmp	r3, #0
   80d9a:	d1f5      	bne.n	80d88 <osc_wait_ready+0xc>
}
   80d9c:	bf00      	nop
   80d9e:	3708      	adds	r7, #8
   80da0:	46bd      	mov	sp, r7
   80da2:	bd80      	pop	{r7, pc}
   80da4:	00080cf9 	.word	0x00080cf9

00080da8 <udc_detach>:
 * \brief Detaches the device from the bus
 *
 * The driver must remove pull-up on USB line D- or D+.
 */
static inline void udc_detach(void)
{
   80da8:	b580      	push	{r7, lr}
   80daa:	af00      	add	r7, sp, #0
	udd_detach();
   80dac:	4b01      	ldr	r3, [pc, #4]	; (80db4 <udc_detach+0xc>)
   80dae:	4798      	blx	r3
}
   80db0:	bf00      	nop
   80db2:	bd80      	pop	{r7, pc}
   80db4:	000841f5 	.word	0x000841f5

00080db8 <main_suspend_action>:
void main_vendor_bulk_out_received(udd_ep_status_t status,
                                   iram_size_t nb_transfered, udd_ep_id_t ep);

//this stuff just turns leds on and off
void main_suspend_action(void)
{
   80db8:	b480      	push	{r7}
   80dba:	af00      	add	r7, sp, #0
}
   80dbc:	bf00      	nop
   80dbe:	46bd      	mov	sp, r7
   80dc0:	bc80      	pop	{r7}
   80dc2:	4770      	bx	lr

00080dc4 <main_resume_action>:

void main_resume_action(void)
{
   80dc4:	b480      	push	{r7}
   80dc6:	af00      	add	r7, sp, #0
}
   80dc8:	bf00      	nop
   80dca:	46bd      	mov	sp, r7
   80dcc:	bc80      	pop	{r7}
   80dce:	4770      	bx	lr

00080dd0 <main_sof_action>:

void main_sof_action(void)
{
   80dd0:	b480      	push	{r7}
   80dd2:	af00      	add	r7, sp, #0
    if (!main_b_vendor_enable)
   80dd4:	4b04      	ldr	r3, [pc, #16]	; (80de8 <main_sof_action+0x18>)
   80dd6:	781b      	ldrb	r3, [r3, #0]
   80dd8:	b2db      	uxtb	r3, r3
   80dda:	f083 0301 	eor.w	r3, r3, #1
   80dde:	b2db      	uxtb	r3, r3
   80de0:	2b00      	cmp	r3, #0
        return;
}
   80de2:	46bd      	mov	sp, r7
   80de4:	bc80      	pop	{r7}
   80de6:	4770      	bx	lr
   80de8:	2000028c 	.word	0x2000028c

00080dec <main_vendor_enable>:

bool main_vendor_enable(void)
{
   80dec:	b580      	push	{r7, lr}
   80dee:	af00      	add	r7, sp, #0
    main_b_vendor_enable = true;
   80df0:	4b05      	ldr	r3, [pc, #20]	; (80e08 <main_vendor_enable+0x1c>)
   80df2:	2201      	movs	r2, #1
   80df4:	701a      	strb	r2, [r3, #0]
    // Start data reception on OUT endpoints
#if UDI_VENDOR_EPS_SIZE_BULK_FS
    //main_vendor_bulk_in_received(UDD_EP_TRANSFER_OK, 0, 0);
    udi_vendor_bulk_out_run(
   80df6:	4a05      	ldr	r2, [pc, #20]	; (80e0c <main_vendor_enable+0x20>)
   80df8:	f44f 6180 	mov.w	r1, #1024	; 0x400
   80dfc:	4804      	ldr	r0, [pc, #16]	; (80e10 <main_vendor_enable+0x24>)
   80dfe:	4b05      	ldr	r3, [pc, #20]	; (80e14 <main_vendor_enable+0x28>)
   80e00:	4798      	blx	r3
        main_buf_loopback,
        sizeof(main_buf_loopback),
        main_vendor_bulk_out_received);
#endif
    return true;
   80e02:	2301      	movs	r3, #1
}
   80e04:	4618      	mov	r0, r3
   80e06:	bd80      	pop	{r7, pc}
   80e08:	2000028c 	.word	0x2000028c
   80e0c:	00081349 	.word	0x00081349
   80e10:	20000e20 	.word	0x20000e20
   80e14:	00083cdd 	.word	0x00083cdd

00080e18 <main_vendor_disable>:

void main_vendor_disable(void)
{
   80e18:	b480      	push	{r7}
   80e1a:	af00      	add	r7, sp, #0
    main_b_vendor_enable = false;
   80e1c:	4b03      	ldr	r3, [pc, #12]	; (80e2c <main_vendor_disable+0x14>)
   80e1e:	2200      	movs	r2, #0
   80e20:	701a      	strb	r2, [r3, #0]
}
   80e22:	bf00      	nop
   80e24:	46bd      	mov	sp, r7
   80e26:	bc80      	pop	{r7}
   80e28:	4770      	bx	lr
   80e2a:	bf00      	nop
   80e2c:	2000028c 	.word	0x2000028c

00080e30 <ctrl_readmem_bulk>:
void ctrl_writemem_bulk(void);
void ctrl_writemem_ctrl(void);
void ctrl_progfpga_bulk(void);


void ctrl_readmem_bulk(void){
   80e30:	b580      	push	{r7, lr}
   80e32:	b082      	sub	sp, #8
   80e34:	af00      	add	r7, sp, #0
    uint32_t buflen = *(CTRLBUFFER_WORDPTR);
   80e36:	4b0f      	ldr	r3, [pc, #60]	; (80e74 <ctrl_readmem_bulk+0x44>)
   80e38:	681b      	ldr	r3, [r3, #0]
   80e3a:	607b      	str	r3, [r7, #4]
    uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   80e3c:	4b0d      	ldr	r3, [pc, #52]	; (80e74 <ctrl_readmem_bulk+0x44>)
   80e3e:	685b      	ldr	r3, [r3, #4]
   80e40:	603b      	str	r3, [r7, #0]

    FPGA_releaselock();
   80e42:	4b0d      	ldr	r3, [pc, #52]	; (80e78 <ctrl_readmem_bulk+0x48>)
   80e44:	4798      	blx	r3
    while(!FPGA_setlock(fpga_blockin));
   80e46:	bf00      	nop
   80e48:	2002      	movs	r0, #2
   80e4a:	4b0c      	ldr	r3, [pc, #48]	; (80e7c <ctrl_readmem_bulk+0x4c>)
   80e4c:	4798      	blx	r3
   80e4e:	4603      	mov	r3, r0
   80e50:	2b00      	cmp	r3, #0
   80e52:	d0f9      	beq.n	80e48 <ctrl_readmem_bulk+0x18>

    FPGA_setaddr(address);
   80e54:	6838      	ldr	r0, [r7, #0]
   80e56:	4b0a      	ldr	r3, [pc, #40]	; (80e80 <ctrl_readmem_bulk+0x50>)
   80e58:	4798      	blx	r3

    /* Do memory read */
    udi_vendor_bulk_in_run(
   80e5a:	4a0a      	ldr	r2, [pc, #40]	; (80e84 <ctrl_readmem_bulk+0x54>)
   80e5c:	6879      	ldr	r1, [r7, #4]
   80e5e:	f04f 40c0 	mov.w	r0, #1610612736	; 0x60000000
   80e62:	4b09      	ldr	r3, [pc, #36]	; (80e88 <ctrl_readmem_bulk+0x58>)
   80e64:	4798      	blx	r3
        (uint8_t *) PSRAM_BASE_ADDRESS,
        buflen,
        main_vendor_bulk_in_received
        );
    FPGA_releaselock();
   80e66:	4b04      	ldr	r3, [pc, #16]	; (80e78 <ctrl_readmem_bulk+0x48>)
   80e68:	4798      	blx	r3
}
   80e6a:	bf00      	nop
   80e6c:	3708      	adds	r7, #8
   80e6e:	46bd      	mov	sp, r7
   80e70:	bd80      	pop	{r7, pc}
   80e72:	bf00      	nop
   80e74:	20001220 	.word	0x20001220
   80e78:	00081449 	.word	0x00081449
   80e7c:	00081409 	.word	0x00081409
   80e80:	00081479 	.word	0x00081479
   80e84:	00081311 	.word	0x00081311
   80e88:	00083cb1 	.word	0x00083cb1

00080e8c <ctrl_readmem_ctrl>:

void ctrl_readmem_ctrl(void){
   80e8c:	b580      	push	{r7, lr}
   80e8e:	b082      	sub	sp, #8
   80e90:	af00      	add	r7, sp, #0
    uint32_t buflen = *(CTRLBUFFER_WORDPTR);
   80e92:	4b0f      	ldr	r3, [pc, #60]	; (80ed0 <ctrl_readmem_ctrl+0x44>)
   80e94:	681b      	ldr	r3, [r3, #0]
   80e96:	607b      	str	r3, [r7, #4]
    uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   80e98:	4b0d      	ldr	r3, [pc, #52]	; (80ed0 <ctrl_readmem_ctrl+0x44>)
   80e9a:	685b      	ldr	r3, [r3, #4]
   80e9c:	603b      	str	r3, [r7, #0]

    FPGA_releaselock();
   80e9e:	4b0d      	ldr	r3, [pc, #52]	; (80ed4 <ctrl_readmem_ctrl+0x48>)
   80ea0:	4798      	blx	r3
    while(!FPGA_setlock(fpga_ctrlmem));
   80ea2:	bf00      	nop
   80ea4:	2005      	movs	r0, #5
   80ea6:	4b0c      	ldr	r3, [pc, #48]	; (80ed8 <ctrl_readmem_ctrl+0x4c>)
   80ea8:	4798      	blx	r3
   80eaa:	4603      	mov	r3, r0
   80eac:	2b00      	cmp	r3, #0
   80eae:	d0f9      	beq.n	80ea4 <ctrl_readmem_ctrl+0x18>

    /* Set address */
    FPGA_setaddr(address);
   80eb0:	6838      	ldr	r0, [r7, #0]
   80eb2:	4b0a      	ldr	r3, [pc, #40]	; (80edc <ctrl_readmem_ctrl+0x50>)
   80eb4:	4798      	blx	r3

    /* Do memory read */
    ctrlmemread_buf = (uint8_t *) PSRAM_BASE_ADDRESS;
   80eb6:	4b0a      	ldr	r3, [pc, #40]	; (80ee0 <ctrl_readmem_ctrl+0x54>)
   80eb8:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
   80ebc:	601a      	str	r2, [r3, #0]

    /* Set size to read */
    ctrlmemread_size = buflen;
   80ebe:	4a09      	ldr	r2, [pc, #36]	; (80ee4 <ctrl_readmem_ctrl+0x58>)
   80ec0:	687b      	ldr	r3, [r7, #4]
   80ec2:	6013      	str	r3, [r2, #0]

    /* Start Transaction */
    FPGA_releaselock();
   80ec4:	4b03      	ldr	r3, [pc, #12]	; (80ed4 <ctrl_readmem_ctrl+0x48>)
   80ec6:	4798      	blx	r3
}
   80ec8:	bf00      	nop
   80eca:	3708      	adds	r7, #8
   80ecc:	46bd      	mov	sp, r7
   80ece:	bd80      	pop	{r7, pc}
   80ed0:	20001220 	.word	0x20001220
   80ed4:	00081449 	.word	0x00081449
   80ed8:	00081409 	.word	0x00081409
   80edc:	00081479 	.word	0x00081479
   80ee0:	20001264 	.word	0x20001264
   80ee4:	20001268 	.word	0x20001268

00080ee8 <ctrl_writemem_ctrl>:


void ctrl_writemem_ctrl(void){
   80ee8:	b580      	push	{r7, lr}
   80eea:	b084      	sub	sp, #16
   80eec:	af00      	add	r7, sp, #0
    uint32_t buflen = *(CTRLBUFFER_WORDPTR);
   80eee:	4b16      	ldr	r3, [pc, #88]	; (80f48 <ctrl_writemem_ctrl+0x60>)
   80ef0:	681b      	ldr	r3, [r3, #0]
   80ef2:	60bb      	str	r3, [r7, #8]
    uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   80ef4:	4b14      	ldr	r3, [pc, #80]	; (80f48 <ctrl_writemem_ctrl+0x60>)
   80ef6:	685b      	ldr	r3, [r3, #4]
   80ef8:	607b      	str	r3, [r7, #4]

    uint8_t * ctrlbuf_payload = (uint8_t *)(CTRLBUFFER_WORDPTR + 2);
   80efa:	4b14      	ldr	r3, [pc, #80]	; (80f4c <ctrl_writemem_ctrl+0x64>)
   80efc:	603b      	str	r3, [r7, #0]

    //printf("Writing to %x, %d\n", address, buflen);

    FPGA_releaselock();
   80efe:	4b14      	ldr	r3, [pc, #80]	; (80f50 <ctrl_writemem_ctrl+0x68>)
   80f00:	4798      	blx	r3
    while(!FPGA_setlock(fpga_generic));
   80f02:	bf00      	nop
   80f04:	2001      	movs	r0, #1
   80f06:	4b13      	ldr	r3, [pc, #76]	; (80f54 <ctrl_writemem_ctrl+0x6c>)
   80f08:	4798      	blx	r3
   80f0a:	4603      	mov	r3, r0
   80f0c:	2b00      	cmp	r3, #0
   80f0e:	d0f9      	beq.n	80f04 <ctrl_writemem_ctrl+0x1c>

    /* Set address */
    FPGA_setaddr(address);
   80f10:	6878      	ldr	r0, [r7, #4]
   80f12:	4b11      	ldr	r3, [pc, #68]	; (80f58 <ctrl_writemem_ctrl+0x70>)
   80f14:	4798      	blx	r3

    /* Start Transaction */

    /* Do memory write */
    for(unsigned int i = 0; i < buflen; i++){
   80f16:	2300      	movs	r3, #0
   80f18:	60fb      	str	r3, [r7, #12]
   80f1a:	e00b      	b.n	80f34 <ctrl_writemem_ctrl+0x4c>
        xram[i] = ctrlbuf_payload[i];
   80f1c:	683a      	ldr	r2, [r7, #0]
   80f1e:	68fb      	ldr	r3, [r7, #12]
   80f20:	441a      	add	r2, r3
   80f22:	4b0e      	ldr	r3, [pc, #56]	; (80f5c <ctrl_writemem_ctrl+0x74>)
   80f24:	6819      	ldr	r1, [r3, #0]
   80f26:	68fb      	ldr	r3, [r7, #12]
   80f28:	440b      	add	r3, r1
   80f2a:	7812      	ldrb	r2, [r2, #0]
   80f2c:	701a      	strb	r2, [r3, #0]
    for(unsigned int i = 0; i < buflen; i++){
   80f2e:	68fb      	ldr	r3, [r7, #12]
   80f30:	3301      	adds	r3, #1
   80f32:	60fb      	str	r3, [r7, #12]
   80f34:	68fa      	ldr	r2, [r7, #12]
   80f36:	68bb      	ldr	r3, [r7, #8]
   80f38:	429a      	cmp	r2, r3
   80f3a:	d3ef      	bcc.n	80f1c <ctrl_writemem_ctrl+0x34>
    }

    FPGA_releaselock();
   80f3c:	4b04      	ldr	r3, [pc, #16]	; (80f50 <ctrl_writemem_ctrl+0x68>)
   80f3e:	4798      	blx	r3
}
   80f40:	bf00      	nop
   80f42:	3710      	adds	r7, #16
   80f44:	46bd      	mov	sp, r7
   80f46:	bd80      	pop	{r7, pc}
   80f48:	20001220 	.word	0x20001220
   80f4c:	20001228 	.word	0x20001228
   80f50:	00081449 	.word	0x00081449
   80f54:	00081409 	.word	0x00081409
   80f58:	00081479 	.word	0x00081479
   80f5c:	20000290 	.word	0x20000290

00080f60 <ctrl_writemem_bulk>:

static uint32_t bulkread_address = 0;
static uint32_t bulkread_len = 0;

void ctrl_writemem_bulk(void){
   80f60:	b580      	push	{r7, lr}
   80f62:	b082      	sub	sp, #8
   80f64:	af00      	add	r7, sp, #0
//uint32_t buflen = *(CTRLBUFFER_WORDPTR);
    uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   80f66:	4b0a      	ldr	r3, [pc, #40]	; (80f90 <ctrl_writemem_bulk+0x30>)
   80f68:	685b      	ldr	r3, [r3, #4]
   80f6a:	607b      	str	r3, [r7, #4]

    // TODO: see block in
    FPGA_releaselock();
   80f6c:	4b09      	ldr	r3, [pc, #36]	; (80f94 <ctrl_writemem_bulk+0x34>)
   80f6e:	4798      	blx	r3
    while(!FPGA_setlock(fpga_blockout));
   80f70:	bf00      	nop
   80f72:	2004      	movs	r0, #4
   80f74:	4b08      	ldr	r3, [pc, #32]	; (80f98 <ctrl_writemem_bulk+0x38>)
   80f76:	4798      	blx	r3
   80f78:	4603      	mov	r3, r0
   80f7a:	2b00      	cmp	r3, #0
   80f7c:	d0f9      	beq.n	80f72 <ctrl_writemem_bulk+0x12>

    /* Set address */
    FPGA_setaddr(address);
   80f7e:	6878      	ldr	r0, [r7, #4]
   80f80:	4b06      	ldr	r3, [pc, #24]	; (80f9c <ctrl_writemem_bulk+0x3c>)
   80f82:	4798      	blx	r3

    /* Transaction done in generic callback */
    FPGA_releaselock();
   80f84:	4b03      	ldr	r3, [pc, #12]	; (80f94 <ctrl_writemem_bulk+0x34>)
   80f86:	4798      	blx	r3
}
   80f88:	bf00      	nop
   80f8a:	3708      	adds	r7, #8
   80f8c:	46bd      	mov	sp, r7
   80f8e:	bd80      	pop	{r7, pc}
   80f90:	20001220 	.word	0x20001220
   80f94:	00081449 	.word	0x00081449
   80f98:	00081409 	.word	0x00081409
   80f9c:	00081479 	.word	0x00081479

00080fa0 <ctrl_sam3ucfg_cb>:

static void ctrl_sam3ucfg_cb(void)
{
   80fa0:	b580      	push	{r7, lr}
   80fa2:	af00      	add	r7, sp, #0
    switch(udd_g_ctrlreq.req.wValue & 0xFF)
   80fa4:	4b18      	ldr	r3, [pc, #96]	; (81008 <ctrl_sam3ucfg_cb+0x68>)
   80fa6:	885b      	ldrh	r3, [r3, #2]
   80fa8:	b2db      	uxtb	r3, r3
   80faa:	2b02      	cmp	r3, #2
   80fac:	d00e      	beq.n	80fcc <ctrl_sam3ucfg_cb+0x2c>
   80fae:	2b03      	cmp	r3, #3
   80fb0:	d010      	beq.n	80fd4 <ctrl_sam3ucfg_cb+0x34>
   80fb2:	2b01      	cmp	r3, #1
   80fb4:	d000      	beq.n	80fb8 <ctrl_sam3ucfg_cb+0x18>
        /* Make the jump */
        break;

        /* Oh well, sucks to be you */
    default:
        break;
   80fb6:	e024      	b.n	81002 <ctrl_sam3ucfg_cb+0x62>
        osc_enable(OSC_MAINCK_XTAL);
   80fb8:	2006      	movs	r0, #6
   80fba:	4b14      	ldr	r3, [pc, #80]	; (8100c <ctrl_sam3ucfg_cb+0x6c>)
   80fbc:	4798      	blx	r3
        osc_wait_ready(OSC_MAINCK_XTAL);
   80fbe:	2006      	movs	r0, #6
   80fc0:	4b13      	ldr	r3, [pc, #76]	; (81010 <ctrl_sam3ucfg_cb+0x70>)
   80fc2:	4798      	blx	r3
        pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
   80fc4:	2010      	movs	r0, #16
   80fc6:	4b13      	ldr	r3, [pc, #76]	; (81014 <ctrl_sam3ucfg_cb+0x74>)
   80fc8:	4798      	blx	r3
        break;
   80fca:	e01a      	b.n	81002 <ctrl_sam3ucfg_cb+0x62>
        pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80fcc:	2010      	movs	r0, #16
   80fce:	4b12      	ldr	r3, [pc, #72]	; (81018 <ctrl_sam3ucfg_cb+0x78>)
   80fd0:	4798      	blx	r3
        break;
   80fd2:	e016      	b.n	81002 <ctrl_sam3ucfg_cb+0x62>
        efc_perform_command(EFC0, EFC_FCMD_CGPB, 1);
   80fd4:	2201      	movs	r2, #1
   80fd6:	210c      	movs	r1, #12
   80fd8:	4810      	ldr	r0, [pc, #64]	; (8101c <ctrl_sam3ucfg_cb+0x7c>)
   80fda:	4b11      	ldr	r3, [pc, #68]	; (81020 <ctrl_sam3ucfg_cb+0x80>)
   80fdc:	4798      	blx	r3
        udc_detach();
   80fde:	4b11      	ldr	r3, [pc, #68]	; (81024 <ctrl_sam3ucfg_cb+0x84>)
   80fe0:	4798      	blx	r3
        while (RSTC->RSTC_SR & RSTC_SR_SRCMP);
   80fe2:	bf00      	nop
   80fe4:	4b10      	ldr	r3, [pc, #64]	; (81028 <ctrl_sam3ucfg_cb+0x88>)
   80fe6:	685b      	ldr	r3, [r3, #4]
   80fe8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   80fec:	2b00      	cmp	r3, #0
   80fee:	d1f9      	bne.n	80fe4 <ctrl_sam3ucfg_cb+0x44>
        RSTC->RSTC_CR |= RSTC_CR_KEY(0xA5) | RSTC_CR_PERRST | RSTC_CR_PROCRST;
   80ff0:	4b0d      	ldr	r3, [pc, #52]	; (81028 <ctrl_sam3ucfg_cb+0x88>)
   80ff2:	681b      	ldr	r3, [r3, #0]
   80ff4:	4a0c      	ldr	r2, [pc, #48]	; (81028 <ctrl_sam3ucfg_cb+0x88>)
   80ff6:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   80ffa:	f043 0305 	orr.w	r3, r3, #5
   80ffe:	6013      	str	r3, [r2, #0]
        while(1);
   81000:	e7fe      	b.n	81000 <ctrl_sam3ucfg_cb+0x60>
    }
}
   81002:	bf00      	nop
   81004:	bd80      	pop	{r7, pc}
   81006:	bf00      	nop
   81008:	200013c0 	.word	0x200013c0
   8100c:	00080c75 	.word	0x00080c75
   81010:	00080d7d 	.word	0x00080d7d
   81014:	00081e69 	.word	0x00081e69
   81018:	00081ee9 	.word	0x00081ee9
   8101c:	400e0800 	.word	0x400e0800
   81020:	000816d9 	.word	0x000816d9
   81024:	00080da9 	.word	0x00080da9
   81028:	400e1200 	.word	0x400e1200

0008102c <ctrl_progfpga_bulk>:

void ctrl_progfpga_bulk(void){
   8102c:	b580      	push	{r7, lr}
   8102e:	af00      	add	r7, sp, #0

    switch(udd_g_ctrlreq.req.wValue){
   81030:	4b0b      	ldr	r3, [pc, #44]	; (81060 <ctrl_progfpga_bulk+0x34>)
   81032:	885b      	ldrh	r3, [r3, #2]
   81034:	2ba1      	cmp	r3, #161	; 0xa1
   81036:	d007      	beq.n	81048 <ctrl_progfpga_bulk+0x1c>
   81038:	2ba2      	cmp	r3, #162	; 0xa2
   8103a:	d00b      	beq.n	81054 <ctrl_progfpga_bulk+0x28>
   8103c:	2ba0      	cmp	r3, #160	; 0xa0
   8103e:	d000      	beq.n	81042 <ctrl_progfpga_bulk+0x16>
        /* Done */
        blockendpoint_usage = bep_emem;
        break;

    default:
        break;
   81040:	e00c      	b.n	8105c <ctrl_progfpga_bulk+0x30>
        fpga_program_setup1();
   81042:	4b08      	ldr	r3, [pc, #32]	; (81064 <ctrl_progfpga_bulk+0x38>)
   81044:	4798      	blx	r3
        break;
   81046:	e009      	b.n	8105c <ctrl_progfpga_bulk+0x30>
        fpga_program_setup2();
   81048:	4b07      	ldr	r3, [pc, #28]	; (81068 <ctrl_progfpga_bulk+0x3c>)
   8104a:	4798      	blx	r3
        blockendpoint_usage = bep_fpgabitstream;
   8104c:	4b07      	ldr	r3, [pc, #28]	; (8106c <ctrl_progfpga_bulk+0x40>)
   8104e:	220a      	movs	r2, #10
   81050:	701a      	strb	r2, [r3, #0]
        break;
   81052:	e003      	b.n	8105c <ctrl_progfpga_bulk+0x30>
        blockendpoint_usage = bep_emem;
   81054:	4b05      	ldr	r3, [pc, #20]	; (8106c <ctrl_progfpga_bulk+0x40>)
   81056:	2200      	movs	r2, #0
   81058:	701a      	strb	r2, [r3, #0]
        break;
   8105a:	bf00      	nop
    }
}
   8105c:	bf00      	nop
   8105e:	bd80      	pop	{r7, pc}
   81060:	200013c0 	.word	0x200013c0
   81064:	00081599 	.word	0x00081599
   81068:	00081619 	.word	0x00081619
   8106c:	20001260 	.word	0x20001260

00081070 <ctrl_change_pwr>:

void ctrl_change_pwr(void) {
   81070:	b480      	push	{r7}
   81072:	af00      	add	r7, sp, #0
    switch(udd_g_ctrlreq.req.wValue) {
   81074:	4b18      	ldr	r3, [pc, #96]	; (810d8 <ctrl_change_pwr+0x68>)
   81076:	885b      	ldrh	r3, [r3, #2]
   81078:	2b01      	cmp	r3, #1
   8107a:	d010      	beq.n	8109e <ctrl_change_pwr+0x2e>
   8107c:	2b02      	cmp	r3, #2
   8107e:	d01a      	beq.n	810b6 <ctrl_change_pwr+0x46>
   81080:	2b00      	cmp	r3, #0
   81082:	d000      	beq.n	81086 <ctrl_change_pwr+0x16>
        PIOA->PIO_CODR = (1 << F_VB5V); //disable host power
        PIOA->PIO_SODR = (1 << F_VBHOST); //enable sniff power
        USB_PWR_STATE = 2;
        break;
    }
}
   81084:	e023      	b.n	810ce <ctrl_change_pwr+0x5e>
        PIOA->PIO_CODR = (1 << F_VBHOST); //disable sniff power
   81086:	4b15      	ldr	r3, [pc, #84]	; (810dc <ctrl_change_pwr+0x6c>)
   81088:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   8108c:	635a      	str	r2, [r3, #52]	; 0x34
        PIOA->PIO_CODR = (1 << F_VB5V); //disable host power
   8108e:	4b13      	ldr	r3, [pc, #76]	; (810dc <ctrl_change_pwr+0x6c>)
   81090:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   81094:	635a      	str	r2, [r3, #52]	; 0x34
        USB_PWR_STATE = 0;
   81096:	4b12      	ldr	r3, [pc, #72]	; (810e0 <ctrl_change_pwr+0x70>)
   81098:	2200      	movs	r2, #0
   8109a:	701a      	strb	r2, [r3, #0]
        break;
   8109c:	e017      	b.n	810ce <ctrl_change_pwr+0x5e>
        PIOA->PIO_CODR = (1 << F_VBHOST); //disable sniff power
   8109e:	4b0f      	ldr	r3, [pc, #60]	; (810dc <ctrl_change_pwr+0x6c>)
   810a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   810a4:	635a      	str	r2, [r3, #52]	; 0x34
        PIOA->PIO_SODR = (1 << F_VB5V); //enable host power
   810a6:	4b0d      	ldr	r3, [pc, #52]	; (810dc <ctrl_change_pwr+0x6c>)
   810a8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   810ac:	631a      	str	r2, [r3, #48]	; 0x30
        USB_PWR_STATE = 1;
   810ae:	4b0c      	ldr	r3, [pc, #48]	; (810e0 <ctrl_change_pwr+0x70>)
   810b0:	2201      	movs	r2, #1
   810b2:	701a      	strb	r2, [r3, #0]
        break;
   810b4:	e00b      	b.n	810ce <ctrl_change_pwr+0x5e>
        PIOA->PIO_CODR = (1 << F_VB5V); //disable host power
   810b6:	4b09      	ldr	r3, [pc, #36]	; (810dc <ctrl_change_pwr+0x6c>)
   810b8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   810bc:	635a      	str	r2, [r3, #52]	; 0x34
        PIOA->PIO_SODR = (1 << F_VBHOST); //enable sniff power
   810be:	4b07      	ldr	r3, [pc, #28]	; (810dc <ctrl_change_pwr+0x6c>)
   810c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   810c4:	631a      	str	r2, [r3, #48]	; 0x30
        USB_PWR_STATE = 2;
   810c6:	4b06      	ldr	r3, [pc, #24]	; (810e0 <ctrl_change_pwr+0x70>)
   810c8:	2202      	movs	r2, #2
   810ca:	701a      	strb	r2, [r3, #0]
        break;
   810cc:	bf00      	nop
}
   810ce:	bf00      	nop
   810d0:	46bd      	mov	sp, r7
   810d2:	bc80      	pop	{r7}
   810d4:	4770      	bx	lr
   810d6:	bf00      	nop
   810d8:	200013c0 	.word	0x200013c0
   810dc:	400e0c00 	.word	0x400e0c00
   810e0:	20000e1c 	.word	0x20000e1c

000810e4 <ctrl_fpga_reset>:

void ctrl_fpga_reset(void) {
   810e4:	b580      	push	{r7, lr}
   810e6:	af00      	add	r7, sp, #0
  gpio_set_pin_high(PIN_EBI_USB_SPARE0);
   810e8:	2026      	movs	r0, #38	; 0x26
   810ea:	4b03      	ldr	r3, [pc, #12]	; (810f8 <ctrl_fpga_reset+0x14>)
   810ec:	4798      	blx	r3
  gpio_set_pin_low(PIN_EBI_USB_SPARE0);
   810ee:	2026      	movs	r0, #38	; 0x26
   810f0:	4b02      	ldr	r3, [pc, #8]	; (810fc <ctrl_fpga_reset+0x18>)
   810f2:	4798      	blx	r3
}
   810f4:	bf00      	nop
   810f6:	bd80      	pop	{r7, pc}
   810f8:	00081b09 	.word	0x00081b09
   810fc:	00081b39 	.word	0x00081b39

00081100 <main_setup_out_received>:


bool main_setup_out_received(void)
{
   81100:	b580      	push	{r7, lr}
   81102:	af00      	add	r7, sp, #0
    //Add buffer if used
    udd_g_ctrlreq.payload = ctrlbuffer;
   81104:	4b46      	ldr	r3, [pc, #280]	; (81220 <main_setup_out_received+0x120>)
   81106:	4a47      	ldr	r2, [pc, #284]	; (81224 <main_setup_out_received+0x124>)
   81108:	609a      	str	r2, [r3, #8]
    udd_g_ctrlreq.payload_size = min(udd_g_ctrlreq.req.wLength,	sizeof(ctrlbuffer));
   8110a:	4b45      	ldr	r3, [pc, #276]	; (81220 <main_setup_out_received+0x120>)
   8110c:	88db      	ldrh	r3, [r3, #6]
   8110e:	2b40      	cmp	r3, #64	; 0x40
   81110:	bf28      	it	cs
   81112:	2340      	movcs	r3, #64	; 0x40
   81114:	b29a      	uxth	r2, r3
   81116:	4b42      	ldr	r3, [pc, #264]	; (81220 <main_setup_out_received+0x120>)
   81118:	819a      	strh	r2, [r3, #12]

    blockendpoint_usage = bep_emem;
   8111a:	4b43      	ldr	r3, [pc, #268]	; (81228 <main_setup_out_received+0x128>)
   8111c:	2200      	movs	r2, #0
   8111e:	701a      	strb	r2, [r3, #0]
    static uint8_t  respbuf[128];
    switch(udd_g_ctrlreq.req.bRequest){
   81120:	4b3f      	ldr	r3, [pc, #252]	; (81220 <main_setup_out_received+0x120>)
   81122:	785b      	ldrb	r3, [r3, #1]
   81124:	3b10      	subs	r3, #16
   81126:	2b15      	cmp	r3, #21
   81128:	d86e      	bhi.n	81208 <main_setup_out_received+0x108>
   8112a:	a201      	add	r2, pc, #4	; (adr r2, 81130 <main_setup_out_received+0x30>)
   8112c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81130:	00081189 	.word	0x00081189
   81134:	000811b5 	.word	0x000811b5
   81138:	0008119f 	.word	0x0008119f
   8113c:	000811cb 	.word	0x000811cb
   81140:	00081209 	.word	0x00081209
   81144:	00081209 	.word	0x00081209
   81148:	000811e1 	.word	0x000811e1
   8114c:	00081209 	.word	0x00081209
   81150:	00081209 	.word	0x00081209
   81154:	00081209 	.word	0x00081209
   81158:	00081209 	.word	0x00081209
   8115c:	00081209 	.word	0x00081209
   81160:	00081209 	.word	0x00081209
   81164:	00081209 	.word	0x00081209
   81168:	00081209 	.word	0x00081209
   8116c:	00081209 	.word	0x00081209
   81170:	00081209 	.word	0x00081209
   81174:	00081209 	.word	0x00081209
   81178:	000811eb 	.word	0x000811eb
   8117c:	00081209 	.word	0x00081209
   81180:	000811f5 	.word	0x000811f5
   81184:	000811ff 	.word	0x000811ff
        /* Memory Read */
    case REQ_MEMREAD_BULK:
        if (FPGA_setlock(fpga_usblocked)){
   81188:	2006      	movs	r0, #6
   8118a:	4b28      	ldr	r3, [pc, #160]	; (8122c <main_setup_out_received+0x12c>)
   8118c:	4798      	blx	r3
   8118e:	4603      	mov	r3, r0
   81190:	2b00      	cmp	r3, #0
   81192:	d03b      	beq.n	8120c <main_setup_out_received+0x10c>
            udd_g_ctrlreq.callback = ctrl_readmem_bulk;
   81194:	4b22      	ldr	r3, [pc, #136]	; (81220 <main_setup_out_received+0x120>)
   81196:	4a26      	ldr	r2, [pc, #152]	; (81230 <main_setup_out_received+0x130>)
   81198:	611a      	str	r2, [r3, #16]
            return true;
   8119a:	2301      	movs	r3, #1
   8119c:	e03e      	b.n	8121c <main_setup_out_received+0x11c>
        }
        break;
    case REQ_MEMREAD_CTRL:
        if (FPGA_setlock(fpga_usblocked)){
   8119e:	2006      	movs	r0, #6
   811a0:	4b22      	ldr	r3, [pc, #136]	; (8122c <main_setup_out_received+0x12c>)
   811a2:	4798      	blx	r3
   811a4:	4603      	mov	r3, r0
   811a6:	2b00      	cmp	r3, #0
   811a8:	d032      	beq.n	81210 <main_setup_out_received+0x110>
            udd_g_ctrlreq.callback = ctrl_readmem_ctrl;
   811aa:	4b1d      	ldr	r3, [pc, #116]	; (81220 <main_setup_out_received+0x120>)
   811ac:	4a21      	ldr	r2, [pc, #132]	; (81234 <main_setup_out_received+0x134>)
   811ae:	611a      	str	r2, [r3, #16]
            return true;
   811b0:	2301      	movs	r3, #1
   811b2:	e033      	b.n	8121c <main_setup_out_received+0x11c>
        break;


        /* Memory Write */
    case REQ_MEMWRITE_BULK:
        if (FPGA_setlock(fpga_usblocked)){
   811b4:	2006      	movs	r0, #6
   811b6:	4b1d      	ldr	r3, [pc, #116]	; (8122c <main_setup_out_received+0x12c>)
   811b8:	4798      	blx	r3
   811ba:	4603      	mov	r3, r0
   811bc:	2b00      	cmp	r3, #0
   811be:	d029      	beq.n	81214 <main_setup_out_received+0x114>
            udd_g_ctrlreq.callback = ctrl_writemem_bulk;
   811c0:	4b17      	ldr	r3, [pc, #92]	; (81220 <main_setup_out_received+0x120>)
   811c2:	4a1d      	ldr	r2, [pc, #116]	; (81238 <main_setup_out_received+0x138>)
   811c4:	611a      	str	r2, [r3, #16]
            return true;
   811c6:	2301      	movs	r3, #1
   811c8:	e028      	b.n	8121c <main_setup_out_received+0x11c>
        }
        break;


    case REQ_MEMWRITE_CTRL:
        if (FPGA_setlock(fpga_usblocked)){
   811ca:	2006      	movs	r0, #6
   811cc:	4b17      	ldr	r3, [pc, #92]	; (8122c <main_setup_out_received+0x12c>)
   811ce:	4798      	blx	r3
   811d0:	4603      	mov	r3, r0
   811d2:	2b00      	cmp	r3, #0
   811d4:	d020      	beq.n	81218 <main_setup_out_received+0x118>
            udd_g_ctrlreq.callback = ctrl_writemem_ctrl;
   811d6:	4b12      	ldr	r3, [pc, #72]	; (81220 <main_setup_out_received+0x120>)
   811d8:	4a18      	ldr	r2, [pc, #96]	; (8123c <main_setup_out_received+0x13c>)
   811da:	611a      	str	r2, [r3, #16]
            return true;
   811dc:	2301      	movs	r3, #1
   811de:	e01d      	b.n	8121c <main_setup_out_received+0x11c>
        }
        break;

    case REQ_FPGA_PROGRAM:
        udd_g_ctrlreq.callback = ctrl_progfpga_bulk;
   811e0:	4b0f      	ldr	r3, [pc, #60]	; (81220 <main_setup_out_received+0x120>)
   811e2:	4a17      	ldr	r2, [pc, #92]	; (81240 <main_setup_out_received+0x140>)
   811e4:	611a      	str	r2, [r3, #16]
        return true;
   811e6:	2301      	movs	r3, #1
   811e8:	e018      	b.n	8121c <main_setup_out_received+0x11c>

    case REQ_SAM3U_CFG:
        udd_g_ctrlreq.callback = ctrl_sam3ucfg_cb;
   811ea:	4b0d      	ldr	r3, [pc, #52]	; (81220 <main_setup_out_received+0x120>)
   811ec:	4a15      	ldr	r2, [pc, #84]	; (81244 <main_setup_out_received+0x144>)
   811ee:	611a      	str	r2, [r3, #16]
        return true;
   811f0:	2301      	movs	r3, #1
   811f2:	e013      	b.n	8121c <main_setup_out_received+0x11c>

    case REQ_CHANGE_PWR:
        //TODO
        udd_g_ctrlreq.callback = ctrl_change_pwr;
   811f4:	4b0a      	ldr	r3, [pc, #40]	; (81220 <main_setup_out_received+0x120>)
   811f6:	4a14      	ldr	r2, [pc, #80]	; (81248 <main_setup_out_received+0x148>)
   811f8:	611a      	str	r2, [r3, #16]
        return true;
   811fa:	2301      	movs	r3, #1
   811fc:	e00e      	b.n	8121c <main_setup_out_received+0x11c>

    case REQ_FPGA_RESET:
        udd_g_ctrlreq.callback = ctrl_fpga_reset;
   811fe:	4b08      	ldr	r3, [pc, #32]	; (81220 <main_setup_out_received+0x120>)
   81200:	4a12      	ldr	r2, [pc, #72]	; (8124c <main_setup_out_received+0x14c>)
   81202:	611a      	str	r2, [r3, #16]
        return true;
   81204:	2301      	movs	r3, #1
   81206:	e009      	b.n	8121c <main_setup_out_received+0x11c>

    default:
        return false;
   81208:	2300      	movs	r3, #0
   8120a:	e007      	b.n	8121c <main_setup_out_received+0x11c>
        break;
   8120c:	bf00      	nop
   8120e:	e004      	b.n	8121a <main_setup_out_received+0x11a>
        break;
   81210:	bf00      	nop
   81212:	e002      	b.n	8121a <main_setup_out_received+0x11a>
        break;
   81214:	bf00      	nop
   81216:	e000      	b.n	8121a <main_setup_out_received+0x11a>
        break;
   81218:	bf00      	nop
    }

    return false;
   8121a:	2300      	movs	r3, #0
}
   8121c:	4618      	mov	r0, r3
   8121e:	bd80      	pop	{r7, pc}
   81220:	200013c0 	.word	0x200013c0
   81224:	20001220 	.word	0x20001220
   81228:	20001260 	.word	0x20001260
   8122c:	00081409 	.word	0x00081409
   81230:	00080e31 	.word	0x00080e31
   81234:	00080e8d 	.word	0x00080e8d
   81238:	00080f61 	.word	0x00080f61
   8123c:	00080ee9 	.word	0x00080ee9
   81240:	0008102d 	.word	0x0008102d
   81244:	00080fa1 	.word	0x00080fa1
   81248:	00081071 	.word	0x00081071
   8124c:	000810e5 	.word	0x000810e5

00081250 <main_setup_in_received>:
  && (udd_g_ctrlreq.req.bRequest == 0)
  && (0 != udd_g_ctrlreq.req.wLength)
*/

bool main_setup_in_received(void)
{
   81250:	b580      	push	{r7, lr}
   81252:	af00      	add	r7, sp, #0
    */

    static uint8_t  respbuf[64];
    unsigned int cnt;

    switch(udd_g_ctrlreq.req.bRequest){
   81254:	4b27      	ldr	r3, [pc, #156]	; (812f4 <main_setup_in_received+0xa4>)
   81256:	785b      	ldrb	r3, [r3, #1]
   81258:	2b15      	cmp	r3, #21
   8125a:	d02a      	beq.n	812b2 <main_setup_in_received+0x62>
   8125c:	2b17      	cmp	r3, #23
   8125e:	d017      	beq.n	81290 <main_setup_in_received+0x40>
   81260:	2b12      	cmp	r3, #18
   81262:	d143      	bne.n	812ec <main_setup_in_received+0x9c>
    case REQ_MEMREAD_CTRL:
        udd_g_ctrlreq.payload = ctrlmemread_buf;
   81264:	4b24      	ldr	r3, [pc, #144]	; (812f8 <main_setup_in_received+0xa8>)
   81266:	681b      	ldr	r3, [r3, #0]
   81268:	4a22      	ldr	r2, [pc, #136]	; (812f4 <main_setup_in_received+0xa4>)
   8126a:	6093      	str	r3, [r2, #8]
        udd_g_ctrlreq.payload_size = ctrlmemread_size;
   8126c:	4b23      	ldr	r3, [pc, #140]	; (812fc <main_setup_in_received+0xac>)
   8126e:	681b      	ldr	r3, [r3, #0]
   81270:	b29a      	uxth	r2, r3
   81272:	4b20      	ldr	r3, [pc, #128]	; (812f4 <main_setup_in_received+0xa4>)
   81274:	819a      	strh	r2, [r3, #12]
        ctrlmemread_size = 0;
   81276:	4b21      	ldr	r3, [pc, #132]	; (812fc <main_setup_in_received+0xac>)
   81278:	2200      	movs	r2, #0
   8127a:	601a      	str	r2, [r3, #0]

        if (FPGA_lockstatus() == fpga_ctrlmem){
   8127c:	4b20      	ldr	r3, [pc, #128]	; (81300 <main_setup_in_received+0xb0>)
   8127e:	4798      	blx	r3
   81280:	4603      	mov	r3, r0
   81282:	2b05      	cmp	r3, #5
   81284:	d102      	bne.n	8128c <main_setup_in_received+0x3c>
            FPGA_setlock(fpga_unlocked);
   81286:	2000      	movs	r0, #0
   81288:	4b1e      	ldr	r3, [pc, #120]	; (81304 <main_setup_in_received+0xb4>)
   8128a:	4798      	blx	r3
        }

        return true;
   8128c:	2301      	movs	r3, #1
   8128e:	e02e      	b.n	812ee <main_setup_in_received+0x9e>
        break;

    case REQ_FW_VERSION:
        respbuf[0] = FW_VER_MAJOR;
   81290:	4b1d      	ldr	r3, [pc, #116]	; (81308 <main_setup_in_received+0xb8>)
   81292:	2201      	movs	r2, #1
   81294:	701a      	strb	r2, [r3, #0]
        respbuf[1] = FW_VER_MINOR;
   81296:	4b1c      	ldr	r3, [pc, #112]	; (81308 <main_setup_in_received+0xb8>)
   81298:	2201      	movs	r2, #1
   8129a:	705a      	strb	r2, [r3, #1]
        respbuf[2] = FW_VER_DEBUG;
   8129c:	4b1a      	ldr	r3, [pc, #104]	; (81308 <main_setup_in_received+0xb8>)
   8129e:	2200      	movs	r2, #0
   812a0:	709a      	strb	r2, [r3, #2]
        udd_g_ctrlreq.payload = respbuf;
   812a2:	4b14      	ldr	r3, [pc, #80]	; (812f4 <main_setup_in_received+0xa4>)
   812a4:	4a18      	ldr	r2, [pc, #96]	; (81308 <main_setup_in_received+0xb8>)
   812a6:	609a      	str	r2, [r3, #8]
        udd_g_ctrlreq.payload_size = 3;
   812a8:	4b12      	ldr	r3, [pc, #72]	; (812f4 <main_setup_in_received+0xa4>)
   812aa:	2203      	movs	r2, #3
   812ac:	819a      	strh	r2, [r3, #12]
        return true;
   812ae:	2301      	movs	r3, #1
   812b0:	e01d      	b.n	812ee <main_setup_in_received+0x9e>
        break;

    case REQ_FPGA_STATUS:
        respbuf[0] = FPGA_ISDONE();
   812b2:	2013      	movs	r0, #19
   812b4:	4b15      	ldr	r3, [pc, #84]	; (8130c <main_setup_in_received+0xbc>)
   812b6:	4798      	blx	r3
   812b8:	4603      	mov	r3, r0
   812ba:	2b00      	cmp	r3, #0
   812bc:	bf14      	ite	ne
   812be:	2301      	movne	r3, #1
   812c0:	2300      	moveq	r3, #0
   812c2:	b2db      	uxtb	r3, r3
   812c4:	461a      	mov	r2, r3
   812c6:	4b10      	ldr	r3, [pc, #64]	; (81308 <main_setup_in_received+0xb8>)
   812c8:	701a      	strb	r2, [r3, #0]
        respbuf[1] = 0;
   812ca:	4b0f      	ldr	r3, [pc, #60]	; (81308 <main_setup_in_received+0xb8>)
   812cc:	2200      	movs	r2, #0
   812ce:	705a      	strb	r2, [r3, #1]
        respbuf[2] = 0;
   812d0:	4b0d      	ldr	r3, [pc, #52]	; (81308 <main_setup_in_received+0xb8>)
   812d2:	2200      	movs	r2, #0
   812d4:	709a      	strb	r2, [r3, #2]
        respbuf[3] = 0;
   812d6:	4b0c      	ldr	r3, [pc, #48]	; (81308 <main_setup_in_received+0xb8>)
   812d8:	2200      	movs	r2, #0
   812da:	70da      	strb	r2, [r3, #3]
        udd_g_ctrlreq.payload = respbuf;
   812dc:	4b05      	ldr	r3, [pc, #20]	; (812f4 <main_setup_in_received+0xa4>)
   812de:	4a0a      	ldr	r2, [pc, #40]	; (81308 <main_setup_in_received+0xb8>)
   812e0:	609a      	str	r2, [r3, #8]
        udd_g_ctrlreq.payload_size = 4;
   812e2:	4b04      	ldr	r3, [pc, #16]	; (812f4 <main_setup_in_received+0xa4>)
   812e4:	2204      	movs	r2, #4
   812e6:	819a      	strh	r2, [r3, #12]
        return true;
   812e8:	2301      	movs	r3, #1
   812ea:	e000      	b.n	812ee <main_setup_in_received+0x9e>
        break;
    default:
        return false;
   812ec:	2300      	movs	r3, #0
    }
    return false;
}
   812ee:	4618      	mov	r0, r3
   812f0:	bd80      	pop	{r7, pc}
   812f2:	bf00      	nop
   812f4:	200013c0 	.word	0x200013c0
   812f8:	20001264 	.word	0x20001264
   812fc:	20001268 	.word	0x20001268
   81300:	00081461 	.word	0x00081461
   81304:	00081409 	.word	0x00081409
   81308:	2000126c 	.word	0x2000126c
   8130c:	00081ad9 	.word	0x00081ad9

00081310 <main_vendor_bulk_in_received>:

void main_vendor_bulk_in_received(udd_ep_status_t status,
                                  iram_size_t nb_transfered, udd_ep_id_t ep)
{
   81310:	b580      	push	{r7, lr}
   81312:	b082      	sub	sp, #8
   81314:	af00      	add	r7, sp, #0
   81316:	4603      	mov	r3, r0
   81318:	6039      	str	r1, [r7, #0]
   8131a:	71fb      	strb	r3, [r7, #7]
   8131c:	4613      	mov	r3, r2
   8131e:	71bb      	strb	r3, [r7, #6]
    UNUSED(nb_transfered);
    UNUSED(ep);
    if (UDD_EP_TRANSFER_OK != status) {
   81320:	79fb      	ldrb	r3, [r7, #7]
   81322:	2b00      	cmp	r3, #0
   81324:	d108      	bne.n	81338 <main_vendor_bulk_in_received+0x28>
        return; // Transfer aborted/error
    }

    if (FPGA_lockstatus() == fpga_blockin){
   81326:	4b06      	ldr	r3, [pc, #24]	; (81340 <main_vendor_bulk_in_received+0x30>)
   81328:	4798      	blx	r3
   8132a:	4603      	mov	r3, r0
   8132c:	2b02      	cmp	r3, #2
   8132e:	d104      	bne.n	8133a <main_vendor_bulk_in_received+0x2a>
        FPGA_setlock(fpga_unlocked);
   81330:	2000      	movs	r0, #0
   81332:	4b04      	ldr	r3, [pc, #16]	; (81344 <main_vendor_bulk_in_received+0x34>)
   81334:	4798      	blx	r3
   81336:	e000      	b.n	8133a <main_vendor_bulk_in_received+0x2a>
        return; // Transfer aborted/error
   81338:	bf00      	nop
    }
}
   8133a:	3708      	adds	r7, #8
   8133c:	46bd      	mov	sp, r7
   8133e:	bd80      	pop	{r7, pc}
   81340:	00081461 	.word	0x00081461
   81344:	00081409 	.word	0x00081409

00081348 <main_vendor_bulk_out_received>:

void main_vendor_bulk_out_received(udd_ep_status_t status,
                                   iram_size_t nb_transfered, udd_ep_id_t ep)
{
   81348:	b580      	push	{r7, lr}
   8134a:	b084      	sub	sp, #16
   8134c:	af00      	add	r7, sp, #0
   8134e:	4603      	mov	r3, r0
   81350:	6039      	str	r1, [r7, #0]
   81352:	71fb      	strb	r3, [r7, #7]
   81354:	4613      	mov	r3, r2
   81356:	71bb      	strb	r3, [r7, #6]
    UNUSED(ep);
    if (UDD_EP_TRANSFER_OK != status) {
   81358:	79fb      	ldrb	r3, [r7, #7]
   8135a:	2b00      	cmp	r3, #0
   8135c:	d006      	beq.n	8136c <main_vendor_bulk_out_received+0x24>
        // Transfer aborted

        //restart
        udi_vendor_bulk_out_run(
   8135e:	4a22      	ldr	r2, [pc, #136]	; (813e8 <main_vendor_bulk_out_received+0xa0>)
   81360:	f44f 6180 	mov.w	r1, #1024	; 0x400
   81364:	4821      	ldr	r0, [pc, #132]	; (813ec <main_vendor_bulk_out_received+0xa4>)
   81366:	4b22      	ldr	r3, [pc, #136]	; (813f0 <main_vendor_bulk_out_received+0xa8>)
   81368:	4798      	blx	r3
            main_buf_loopback,
            sizeof(main_buf_loopback),
            main_vendor_bulk_out_received);

        return;
   8136a:	e039      	b.n	813e0 <main_vendor_bulk_out_received+0x98>
    }

    if (blockendpoint_usage == bep_emem){
   8136c:	4b21      	ldr	r3, [pc, #132]	; (813f4 <main_vendor_bulk_out_received+0xac>)
   8136e:	781b      	ldrb	r3, [r3, #0]
   81370:	2b00      	cmp	r3, #0
   81372:	d11a      	bne.n	813aa <main_vendor_bulk_out_received+0x62>
        for(unsigned int i = 0; i < nb_transfered; i++){
   81374:	2300      	movs	r3, #0
   81376:	60fb      	str	r3, [r7, #12]
   81378:	e00b      	b.n	81392 <main_vendor_bulk_out_received+0x4a>
            xram[i] = main_buf_loopback[i];
   8137a:	4b1f      	ldr	r3, [pc, #124]	; (813f8 <main_vendor_bulk_out_received+0xb0>)
   8137c:	681a      	ldr	r2, [r3, #0]
   8137e:	68fb      	ldr	r3, [r7, #12]
   81380:	4413      	add	r3, r2
   81382:	491a      	ldr	r1, [pc, #104]	; (813ec <main_vendor_bulk_out_received+0xa4>)
   81384:	68fa      	ldr	r2, [r7, #12]
   81386:	440a      	add	r2, r1
   81388:	7812      	ldrb	r2, [r2, #0]
   8138a:	701a      	strb	r2, [r3, #0]
        for(unsigned int i = 0; i < nb_transfered; i++){
   8138c:	68fb      	ldr	r3, [r7, #12]
   8138e:	3301      	adds	r3, #1
   81390:	60fb      	str	r3, [r7, #12]
   81392:	68fa      	ldr	r2, [r7, #12]
   81394:	683b      	ldr	r3, [r7, #0]
   81396:	429a      	cmp	r2, r3
   81398:	d3ef      	bcc.n	8137a <main_vendor_bulk_out_received+0x32>
        }

        if (FPGA_lockstatus() == fpga_blockout){
   8139a:	4b18      	ldr	r3, [pc, #96]	; (813fc <main_vendor_bulk_out_received+0xb4>)
   8139c:	4798      	blx	r3
   8139e:	4603      	mov	r3, r0
   813a0:	2b04      	cmp	r3, #4
   813a2:	d117      	bne.n	813d4 <main_vendor_bulk_out_received+0x8c>
            FPGA_releaselock();
   813a4:	4b16      	ldr	r3, [pc, #88]	; (81400 <main_vendor_bulk_out_received+0xb8>)
   813a6:	4798      	blx	r3
   813a8:	e014      	b.n	813d4 <main_vendor_bulk_out_received+0x8c>
        }
    } else if (blockendpoint_usage == bep_fpgabitstream){
   813aa:	4b12      	ldr	r3, [pc, #72]	; (813f4 <main_vendor_bulk_out_received+0xac>)
   813ac:	781b      	ldrb	r3, [r3, #0]
   813ae:	2b0a      	cmp	r3, #10
   813b0:	d110      	bne.n	813d4 <main_vendor_bulk_out_received+0x8c>

        /* Send byte to FPGA - this could eventually be done via SPI */
        // TODO: is this dangerous?
        for(unsigned int i = 0; i < nb_transfered; i++){
   813b2:	2300      	movs	r3, #0
   813b4:	60bb      	str	r3, [r7, #8]
   813b6:	e009      	b.n	813cc <main_vendor_bulk_out_received+0x84>
            fpga_program_sendbyte(main_buf_loopback[i]);
   813b8:	4a0c      	ldr	r2, [pc, #48]	; (813ec <main_vendor_bulk_out_received+0xa4>)
   813ba:	68bb      	ldr	r3, [r7, #8]
   813bc:	4413      	add	r3, r2
   813be:	781b      	ldrb	r3, [r3, #0]
   813c0:	4618      	mov	r0, r3
   813c2:	4b10      	ldr	r3, [pc, #64]	; (81404 <main_vendor_bulk_out_received+0xbc>)
   813c4:	4798      	blx	r3
        for(unsigned int i = 0; i < nb_transfered; i++){
   813c6:	68bb      	ldr	r3, [r7, #8]
   813c8:	3301      	adds	r3, #1
   813ca:	60bb      	str	r3, [r7, #8]
   813cc:	68ba      	ldr	r2, [r7, #8]
   813ce:	683b      	ldr	r3, [r7, #0]
   813d0:	429a      	cmp	r2, r3
   813d2:	d3f1      	bcc.n	813b8 <main_vendor_bulk_out_received+0x70>
#endif
    }

    //printf("BULKOUT: %d bytes\n", (int)nb_transfered);

    udi_vendor_bulk_out_run(
   813d4:	4a04      	ldr	r2, [pc, #16]	; (813e8 <main_vendor_bulk_out_received+0xa0>)
   813d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
   813da:	4804      	ldr	r0, [pc, #16]	; (813ec <main_vendor_bulk_out_received+0xa4>)
   813dc:	4b04      	ldr	r3, [pc, #16]	; (813f0 <main_vendor_bulk_out_received+0xa8>)
   813de:	4798      	blx	r3
        main_buf_loopback,
        sizeof(main_buf_loopback),
        main_vendor_bulk_out_received);
}
   813e0:	3710      	adds	r7, #16
   813e2:	46bd      	mov	sp, r7
   813e4:	bd80      	pop	{r7, pc}
   813e6:	bf00      	nop
   813e8:	00081349 	.word	0x00081349
   813ec:	20000e20 	.word	0x20000e20
   813f0:	00083cdd 	.word	0x00083cdd
   813f4:	20001260 	.word	0x20001260
   813f8:	20000290 	.word	0x20000290
   813fc:	00081461 	.word	0x00081461
   81400:	00081449 	.word	0x00081449
   81404:	0008162d 	.word	0x0008162d

00081408 <FPGA_setlock>:
uint8_t volatile *xram = (uint8_t *) PSRAM_BASE_ADDRESS;

static volatile fpga_lockstatus_t _fpga_locked = fpga_unlocked;

int FPGA_setlock(fpga_lockstatus_t lockstatus)
{
   81408:	b580      	push	{r7, lr}
   8140a:	b084      	sub	sp, #16
   8140c:	af00      	add	r7, sp, #0
   8140e:	4603      	mov	r3, r0
   81410:	71fb      	strb	r3, [r7, #7]
  int ret = 0;
   81412:	2300      	movs	r3, #0
   81414:	60fb      	str	r3, [r7, #12]
  cpu_irq_enter_critical();
   81416:	4b09      	ldr	r3, [pc, #36]	; (8143c <FPGA_setlock+0x34>)
   81418:	4798      	blx	r3
  if (_fpga_locked == fpga_unlocked)
   8141a:	4b09      	ldr	r3, [pc, #36]	; (81440 <FPGA_setlock+0x38>)
   8141c:	781b      	ldrb	r3, [r3, #0]
   8141e:	b2db      	uxtb	r3, r3
   81420:	2b00      	cmp	r3, #0
   81422:	d104      	bne.n	8142e <FPGA_setlock+0x26>
  {
    ret = 1;
   81424:	2301      	movs	r3, #1
   81426:	60fb      	str	r3, [r7, #12]
    _fpga_locked = lockstatus;
   81428:	4a05      	ldr	r2, [pc, #20]	; (81440 <FPGA_setlock+0x38>)
   8142a:	79fb      	ldrb	r3, [r7, #7]
   8142c:	7013      	strb	r3, [r2, #0]
  }
  cpu_irq_leave_critical();
   8142e:	4b05      	ldr	r3, [pc, #20]	; (81444 <FPGA_setlock+0x3c>)
   81430:	4798      	blx	r3
  return ret;
   81432:	68fb      	ldr	r3, [r7, #12]
}
   81434:	4618      	mov	r0, r3
   81436:	3710      	adds	r7, #16
   81438:	46bd      	mov	sp, r7
   8143a:	bd80      	pop	{r7, pc}
   8143c:	00081855 	.word	0x00081855
   81440:	200012ac 	.word	0x200012ac
   81444:	000818a9 	.word	0x000818a9

00081448 <FPGA_releaselock>:

void FPGA_releaselock(void)
{
   81448:	b480      	push	{r7}
   8144a:	af00      	add	r7, sp, #0
  _fpga_locked = fpga_unlocked;
   8144c:	4b03      	ldr	r3, [pc, #12]	; (8145c <FPGA_releaselock+0x14>)
   8144e:	2200      	movs	r2, #0
   81450:	701a      	strb	r2, [r3, #0]
}
   81452:	bf00      	nop
   81454:	46bd      	mov	sp, r7
   81456:	bc80      	pop	{r7}
   81458:	4770      	bx	lr
   8145a:	bf00      	nop
   8145c:	200012ac 	.word	0x200012ac

00081460 <FPGA_lockstatus>:

fpga_lockstatus_t FPGA_lockstatus(void)
{
   81460:	b480      	push	{r7}
   81462:	af00      	add	r7, sp, #0
  return _fpga_locked;
   81464:	4b03      	ldr	r3, [pc, #12]	; (81474 <FPGA_lockstatus+0x14>)
   81466:	781b      	ldrb	r3, [r3, #0]
   81468:	b2db      	uxtb	r3, r3
}
   8146a:	4618      	mov	r0, r3
   8146c:	46bd      	mov	sp, r7
   8146e:	bc80      	pop	{r7}
   81470:	4770      	bx	lr
   81472:	bf00      	nop
   81474:	200012ac 	.word	0x200012ac

00081478 <FPGA_setaddr>:
  FPGA_releaselock();
  cpu_irq_leave_critical();
}

void FPGA_setaddr(uint32_t addr)
{
   81478:	b580      	push	{r7, lr}
   8147a:	b082      	sub	sp, #8
   8147c:	af00      	add	r7, sp, #0
   8147e:	6078      	str	r0, [r7, #4]
  FPGA_ADDR_PORT->PIO_ODSR = (FPGA_ADDR_PORT->PIO_ODSR & 0x40) | (addr & 0x3F) | ((addr & 0xC0) << 1);
   81480:	4b0c      	ldr	r3, [pc, #48]	; (814b4 <FPGA_setaddr+0x3c>)
   81482:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   81484:	f003 0240 	and.w	r2, r3, #64	; 0x40
   81488:	687b      	ldr	r3, [r7, #4]
   8148a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   8148e:	431a      	orrs	r2, r3
   81490:	687b      	ldr	r3, [r7, #4]
   81492:	005b      	lsls	r3, r3, #1
   81494:	f403 73c0 	and.w	r3, r3, #384	; 0x180
   81498:	4906      	ldr	r1, [pc, #24]	; (814b4 <FPGA_setaddr+0x3c>)
   8149a:	4313      	orrs	r3, r2
   8149c:	638b      	str	r3, [r1, #56]	; 0x38
  gpio_set_pin_low(PIN_EBI_USB_SPARE1);
   8149e:	2031      	movs	r0, #49	; 0x31
   814a0:	4b05      	ldr	r3, [pc, #20]	; (814b8 <FPGA_setaddr+0x40>)
   814a2:	4798      	blx	r3
  gpio_set_pin_high(PIN_EBI_USB_SPARE1);
   814a4:	2031      	movs	r0, #49	; 0x31
   814a6:	4b05      	ldr	r3, [pc, #20]	; (814bc <FPGA_setaddr+0x44>)
   814a8:	4798      	blx	r3
}
   814aa:	bf00      	nop
   814ac:	3708      	adds	r7, #8
   814ae:	46bd      	mov	sp, r7
   814b0:	bd80      	pop	{r7, pc}
   814b2:	bf00      	nop
   814b4:	400e0e00 	.word	0x400e0e00
   814b8:	00081b39 	.word	0x00081b39
   814bc:	00081b09 	.word	0x00081b09

000814c0 <osc_get_rate>:
{
   814c0:	b480      	push	{r7}
   814c2:	b083      	sub	sp, #12
   814c4:	af00      	add	r7, sp, #0
   814c6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   814c8:	687b      	ldr	r3, [r7, #4]
   814ca:	2b07      	cmp	r3, #7
   814cc:	d823      	bhi.n	81516 <osc_get_rate+0x56>
   814ce:	a201      	add	r2, pc, #4	; (adr r2, 814d4 <osc_get_rate+0x14>)
   814d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   814d4:	000814f5 	.word	0x000814f5
   814d8:	000814fb 	.word	0x000814fb
   814dc:	000814ff 	.word	0x000814ff
   814e0:	00081503 	.word	0x00081503
   814e4:	00081507 	.word	0x00081507
   814e8:	0008150b 	.word	0x0008150b
   814ec:	0008150f 	.word	0x0008150f
   814f0:	00081513 	.word	0x00081513
		return OSC_SLCK_32K_RC_HZ;
   814f4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   814f8:	e00e      	b.n	81518 <osc_get_rate+0x58>
		return BOARD_FREQ_SLCK_XTAL;
   814fa:	2300      	movs	r3, #0
   814fc:	e00c      	b.n	81518 <osc_get_rate+0x58>
		return BOARD_FREQ_SLCK_BYPASS;
   814fe:	2300      	movs	r3, #0
   81500:	e00a      	b.n	81518 <osc_get_rate+0x58>
		return OSC_MAINCK_4M_RC_HZ;
   81502:	4b08      	ldr	r3, [pc, #32]	; (81524 <osc_get_rate+0x64>)
   81504:	e008      	b.n	81518 <osc_get_rate+0x58>
		return OSC_MAINCK_8M_RC_HZ;
   81506:	4b08      	ldr	r3, [pc, #32]	; (81528 <osc_get_rate+0x68>)
   81508:	e006      	b.n	81518 <osc_get_rate+0x58>
		return OSC_MAINCK_12M_RC_HZ;
   8150a:	4b08      	ldr	r3, [pc, #32]	; (8152c <osc_get_rate+0x6c>)
   8150c:	e004      	b.n	81518 <osc_get_rate+0x58>
		return BOARD_FREQ_MAINCK_XTAL;
   8150e:	4b07      	ldr	r3, [pc, #28]	; (8152c <osc_get_rate+0x6c>)
   81510:	e002      	b.n	81518 <osc_get_rate+0x58>
		return BOARD_FREQ_MAINCK_BYPASS;
   81512:	4b06      	ldr	r3, [pc, #24]	; (8152c <osc_get_rate+0x6c>)
   81514:	e000      	b.n	81518 <osc_get_rate+0x58>
	return 0;
   81516:	2300      	movs	r3, #0
}
   81518:	4618      	mov	r0, r3
   8151a:	370c      	adds	r7, #12
   8151c:	46bd      	mov	sp, r7
   8151e:	bc80      	pop	{r7}
   81520:	4770      	bx	lr
   81522:	bf00      	nop
   81524:	003d0900 	.word	0x003d0900
   81528:	007a1200 	.word	0x007a1200
   8152c:	00b71b00 	.word	0x00b71b00

00081530 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   81530:	b580      	push	{r7, lr}
   81532:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
   81534:	2006      	movs	r0, #6
   81536:	4b03      	ldr	r3, [pc, #12]	; (81544 <sysclk_get_main_hz+0x14>)
   81538:	4798      	blx	r3
   8153a:	4603      	mov	r3, r0
   8153c:	011b      	lsls	r3, r3, #4
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   8153e:	4618      	mov	r0, r3
   81540:	bd80      	pop	{r7, pc}
   81542:	bf00      	nop
   81544:	000814c1 	.word	0x000814c1

00081548 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   81548:	b580      	push	{r7, lr}
   8154a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
   8154c:	4b02      	ldr	r3, [pc, #8]	; (81558 <sysclk_get_cpu_hz+0x10>)
   8154e:	4798      	blx	r3
   81550:	4603      	mov	r3, r0
   81552:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
   81554:	4618      	mov	r0, r3
   81556:	bd80      	pop	{r7, pc}
   81558:	00081531 	.word	0x00081531

0008155c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
   8155c:	b580      	push	{r7, lr}
   8155e:	b082      	sub	sp, #8
   81560:	af00      	add	r7, sp, #0
   81562:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   81564:	6878      	ldr	r0, [r7, #4]
   81566:	4b03      	ldr	r3, [pc, #12]	; (81574 <sysclk_enable_peripheral_clock+0x18>)
   81568:	4798      	blx	r3
}
   8156a:	bf00      	nop
   8156c:	3708      	adds	r7, #8
   8156e:	46bd      	mov	sp, r7
   81570:	bd80      	pop	{r7, pc}
   81572:	bf00      	nop
   81574:	000821b5 	.word	0x000821b5

00081578 <fpga_program_init>:
#include "fpga_program.h"
#include "spi.h"

/* FPGA Programming: Init pins, set to standby state */
void fpga_program_init(void)
{
   81578:	b580      	push	{r7, lr}
   8157a:	af00      	add	r7, sp, #0
    FPGA_NPROG_SETUP();
   8157c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81580:	2014      	movs	r0, #20
   81582:	4b03      	ldr	r3, [pc, #12]	; (81590 <fpga_program_init+0x18>)
   81584:	4798      	blx	r3
    FPGA_NPROG_HIGH();
   81586:	2014      	movs	r0, #20
   81588:	4b02      	ldr	r3, [pc, #8]	; (81594 <fpga_program_init+0x1c>)
   8158a:	4798      	blx	r3
}
   8158c:	bf00      	nop
   8158e:	bd80      	pop	{r7, pc}
   81590:	00081b69 	.word	0x00081b69
   81594:	00081b09 	.word	0x00081b09

00081598 <fpga_program_setup1>:

/* FPGA Programming Step 1: Erase FPGA, setup SPI interface */
void fpga_program_setup1(void)
{
   81598:	b580      	push	{r7, lr}
   8159a:	b084      	sub	sp, #16
   8159c:	af00      	add	r7, sp, #0
    /* Init - set program low to erase FPGA */
    FPGA_NPROG_LOW();
   8159e:	2014      	movs	r0, #20
   815a0:	4b14      	ldr	r3, [pc, #80]	; (815f4 <fpga_program_setup1+0x5c>)
   815a2:	4798      	blx	r3

    usart_spi_opt_t spiopts;
    spiopts.baudrate = 10000000UL;
   815a4:	4b14      	ldr	r3, [pc, #80]	; (815f8 <fpga_program_setup1+0x60>)
   815a6:	603b      	str	r3, [r7, #0]
    spiopts.char_length = US_MR_CHRL_8_BIT;
   815a8:	23c0      	movs	r3, #192	; 0xc0
   815aa:	607b      	str	r3, [r7, #4]
    spiopts.channel_mode = US_MR_CHMODE_NORMAL;
   815ac:	2300      	movs	r3, #0
   815ae:	60fb      	str	r3, [r7, #12]
    spiopts.spi_mode = SPI_MODE_0;
   815b0:	2300      	movs	r3, #0
   815b2:	60bb      	str	r3, [r7, #8]

    sysclk_enable_peripheral_clock(FPGA_PROG_USART_ID);
   815b4:	200d      	movs	r0, #13
   815b6:	4b11      	ldr	r3, [pc, #68]	; (815fc <fpga_program_setup1+0x64>)
   815b8:	4798      	blx	r3
    usart_init_spi_master(FPGA_PROG_USART, &spiopts, sysclk_get_cpu_hz());
   815ba:	4b11      	ldr	r3, [pc, #68]	; (81600 <fpga_program_setup1+0x68>)
   815bc:	4798      	blx	r3
   815be:	4602      	mov	r2, r0
   815c0:	463b      	mov	r3, r7
   815c2:	4619      	mov	r1, r3
   815c4:	480f      	ldr	r0, [pc, #60]	; (81604 <fpga_program_setup1+0x6c>)
   815c6:	4b10      	ldr	r3, [pc, #64]	; (81608 <fpga_program_setup1+0x70>)
   815c8:	4798      	blx	r3
    FPGA_DO_SETUP();
   815ca:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   815ce:	2012      	movs	r0, #18
   815d0:	4b0e      	ldr	r3, [pc, #56]	; (8160c <fpga_program_setup1+0x74>)
   815d2:	4798      	blx	r3
    FPGA_CCLK_SETUP();
   815d4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   815d8:	2011      	movs	r0, #17
   815da:	4b0c      	ldr	r3, [pc, #48]	; (8160c <fpga_program_setup1+0x74>)
   815dc:	4798      	blx	r3

    //pin setup doesn't transfer control over to USART, so have to do it manually
    PIOA->PIO_PDR = (1 << PIN_FPGA_DO_GPIO) | (1 << PIN_FPGA_CCLK_GPIO);
   815de:	4b0c      	ldr	r3, [pc, #48]	; (81610 <fpga_program_setup1+0x78>)
   815e0:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
   815e4:	605a      	str	r2, [r3, #4]
    usart_enable_tx(FPGA_PROG_USART);
   815e6:	4807      	ldr	r0, [pc, #28]	; (81604 <fpga_program_setup1+0x6c>)
   815e8:	4b0a      	ldr	r3, [pc, #40]	; (81614 <fpga_program_setup1+0x7c>)
   815ea:	4798      	blx	r3
}
   815ec:	bf00      	nop
   815ee:	3710      	adds	r7, #16
   815f0:	46bd      	mov	sp, r7
   815f2:	bd80      	pop	{r7, pc}
   815f4:	00081b39 	.word	0x00081b39
   815f8:	00989680 	.word	0x00989680
   815fc:	0008155d 	.word	0x0008155d
   81600:	00081549 	.word	0x00081549
   81604:	40090000 	.word	0x40090000
   81608:	000859f1 	.word	0x000859f1
   8160c:	00081b69 	.word	0x00081b69
   81610:	400e0c00 	.word	0x400e0c00
   81614:	00085b01 	.word	0x00085b01

00081618 <fpga_program_setup2>:

/* FPGA Programming Step 2: Prepare FPGA for receiving programming data */
void fpga_program_setup2(void)
{
   81618:	b580      	push	{r7, lr}
   8161a:	af00      	add	r7, sp, #0
    FPGA_NPROG_HIGH();
   8161c:	2014      	movs	r0, #20
   8161e:	4b02      	ldr	r3, [pc, #8]	; (81628 <fpga_program_setup2+0x10>)
   81620:	4798      	blx	r3
}
   81622:	bf00      	nop
   81624:	bd80      	pop	{r7, pc}
   81626:	bf00      	nop
   81628:	00081b09 	.word	0x00081b09

0008162c <fpga_program_sendbyte>:
//For debug only
//uint32_t fpga_total_bs_len;

/* FPGA Programming Step 3: Send data until done */
void fpga_program_sendbyte(uint8_t databyte)
{
   8162c:	b580      	push	{r7, lr}
   8162e:	b082      	sub	sp, #8
   81630:	af00      	add	r7, sp, #0
   81632:	4603      	mov	r3, r0
   81634:	71fb      	strb	r3, [r7, #7]
    //For debug only
    //fpga_total_bs_len++;
    usart_putchar(FPGA_PROG_USART, databyte);
   81636:	79fb      	ldrb	r3, [r7, #7]
   81638:	4619      	mov	r1, r3
   8163a:	4803      	ldr	r0, [pc, #12]	; (81648 <fpga_program_sendbyte+0x1c>)
   8163c:	4b03      	ldr	r3, [pc, #12]	; (8164c <fpga_program_sendbyte+0x20>)
   8163e:	4798      	blx	r3
}
   81640:	bf00      	nop
   81642:	3708      	adds	r7, #8
   81644:	46bd      	mov	sp, r7
   81646:	bd80      	pop	{r7, pc}
   81648:	40090000 	.word	0x40090000
   8164c:	00085b97 	.word	0x00085b97

00081650 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
   81650:	b480      	push	{r7}
   81652:	b083      	sub	sp, #12
   81654:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   81656:	f3ef 8310 	mrs	r3, PRIMASK
   8165a:	603b      	str	r3, [r7, #0]
  return(result);
   8165c:	683b      	ldr	r3, [r7, #0]
	irqflags_t flags = cpu_irq_is_enabled();
   8165e:	2b00      	cmp	r3, #0
   81660:	bf0c      	ite	eq
   81662:	2301      	moveq	r3, #1
   81664:	2300      	movne	r3, #0
   81666:	b2db      	uxtb	r3, r3
   81668:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i");
   8166a:	b672      	cpsid	i
   8166c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   81670:	4b04      	ldr	r3, [pc, #16]	; (81684 <cpu_irq_save+0x34>)
   81672:	2200      	movs	r2, #0
   81674:	701a      	strb	r2, [r3, #0]
	return flags;
   81676:	687b      	ldr	r3, [r7, #4]
}
   81678:	4618      	mov	r0, r3
   8167a:	370c      	adds	r7, #12
   8167c:	46bd      	mov	sp, r7
   8167e:	bc80      	pop	{r7}
   81680:	4770      	bx	lr
   81682:	bf00      	nop
   81684:	20000294 	.word	0x20000294

00081688 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
   81688:	b480      	push	{r7}
   8168a:	b083      	sub	sp, #12
   8168c:	af00      	add	r7, sp, #0
   8168e:	6078      	str	r0, [r7, #4]
	return (flags);
   81690:	687b      	ldr	r3, [r7, #4]
   81692:	2b00      	cmp	r3, #0
   81694:	bf14      	ite	ne
   81696:	2301      	movne	r3, #1
   81698:	2300      	moveq	r3, #0
   8169a:	b2db      	uxtb	r3, r3
}
   8169c:	4618      	mov	r0, r3
   8169e:	370c      	adds	r7, #12
   816a0:	46bd      	mov	sp, r7
   816a2:	bc80      	pop	{r7}
   816a4:	4770      	bx	lr
   816a6:	0000      	movs	r0, r0

000816a8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   816a8:	b580      	push	{r7, lr}
   816aa:	b082      	sub	sp, #8
   816ac:	af00      	add	r7, sp, #0
   816ae:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
   816b0:	6878      	ldr	r0, [r7, #4]
   816b2:	4b07      	ldr	r3, [pc, #28]	; (816d0 <cpu_irq_restore+0x28>)
   816b4:	4798      	blx	r3
   816b6:	4603      	mov	r3, r0
   816b8:	2b00      	cmp	r3, #0
   816ba:	d005      	beq.n	816c8 <cpu_irq_restore+0x20>
		cpu_irq_enable();
   816bc:	4b05      	ldr	r3, [pc, #20]	; (816d4 <cpu_irq_restore+0x2c>)
   816be:	2201      	movs	r2, #1
   816c0:	701a      	strb	r2, [r3, #0]
   816c2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   816c6:	b662      	cpsie	i
}
   816c8:	bf00      	nop
   816ca:	3708      	adds	r7, #8
   816cc:	46bd      	mov	sp, r7
   816ce:	bd80      	pop	{r7, pc}
   816d0:	00081689 	.word	0x00081689
   816d4:	20000294 	.word	0x20000294

000816d8 <efc_perform_command>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t efc_perform_command(Efc *p_efc, uint32_t ul_command,
		uint32_t ul_argument)
{
   816d8:	b580      	push	{r7, lr}
   816da:	b086      	sub	sp, #24
   816dc:	af00      	add	r7, sp, #0
   816de:	60f8      	str	r0, [r7, #12]
   816e0:	60b9      	str	r1, [r7, #8]
   816e2:	607a      	str	r2, [r7, #4]
	uint32_t result;
	irqflags_t flags;

	/* Unique ID commands are not supported. */
	if (ul_command == EFC_FCMD_STUI || ul_command == EFC_FCMD_SPUI) {
   816e4:	68bb      	ldr	r3, [r7, #8]
   816e6:	2b0e      	cmp	r3, #14
   816e8:	d002      	beq.n	816f0 <efc_perform_command+0x18>
   816ea:	68bb      	ldr	r3, [r7, #8]
   816ec:	2b0f      	cmp	r3, #15
   816ee:	d102      	bne.n	816f6 <efc_perform_command+0x1e>
		return EFC_RC_NOT_SUPPORT;
   816f0:	f04f 33ff 	mov.w	r3, #4294967295
   816f4:	e016      	b.n	81724 <efc_perform_command+0x4c>
	}

	flags = cpu_irq_save();
   816f6:	4b0d      	ldr	r3, [pc, #52]	; (8172c <efc_perform_command+0x54>)
   816f8:	4798      	blx	r3
   816fa:	6178      	str	r0, [r7, #20]
	/* Use RAM Function. */
	result = efc_perform_fcr(p_efc,
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
   816fc:	687b      	ldr	r3, [r7, #4]
   816fe:	021b      	lsls	r3, r3, #8
   81700:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   81704:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
			EEFC_FCR_FCMD(ul_command));
   81708:	68ba      	ldr	r2, [r7, #8]
   8170a:	b2d2      	uxtb	r2, r2
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
   8170c:	4313      	orrs	r3, r2
	result = efc_perform_fcr(p_efc,
   8170e:	f043 43b4 	orr.w	r3, r3, #1509949440	; 0x5a000000
   81712:	4619      	mov	r1, r3
   81714:	68f8      	ldr	r0, [r7, #12]
   81716:	4b06      	ldr	r3, [pc, #24]	; (81730 <efc_perform_command+0x58>)
   81718:	4798      	blx	r3
   8171a:	6138      	str	r0, [r7, #16]
	cpu_irq_restore(flags);
   8171c:	6978      	ldr	r0, [r7, #20]
   8171e:	4b05      	ldr	r3, [pc, #20]	; (81734 <efc_perform_command+0x5c>)
   81720:	4798      	blx	r3
	return result;
   81722:	693b      	ldr	r3, [r7, #16]
}
   81724:	4618      	mov	r0, r3
   81726:	3718      	adds	r7, #24
   81728:	46bd      	mov	sp, r7
   8172a:	bd80      	pop	{r7, pc}
   8172c:	00081651 	.word	0x00081651
   81730:	200000bd 	.word	0x200000bd
   81734:	000816a9 	.word	0x000816a9

00081738 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81738:	b480      	push	{r7}
   8173a:	af00      	add	r7, sp, #0
	while (1) {
   8173c:	e7fe      	b.n	8173c <Dummy_Handler+0x4>
   8173e:	0000      	movs	r0, r0

00081740 <flash_read_unique_id>:
 * \param ul_size Data buffer size in DWORD.
 *
 * \return 0 if successful; otherwise returns an error code.
 */
uint32_t flash_read_unique_id(uint32_t *pul_data, uint32_t ul_size)
{
   81740:	b590      	push	{r4, r7, lr}
   81742:	b08b      	sub	sp, #44	; 0x2c
   81744:	af02      	add	r7, sp, #8
   81746:	6078      	str	r0, [r7, #4]
   81748:	6039      	str	r1, [r7, #0]
	uint32_t uid_buf[4];
	uint32_t ul_idx;

	if (FLASH_RC_OK != efc_perform_read_sequence(EFC, EFC_FCMD_STUI,
   8174a:	f107 020c 	add.w	r2, r7, #12
   8174e:	2304      	movs	r3, #4
   81750:	9300      	str	r3, [sp, #0]
   81752:	4613      	mov	r3, r2
   81754:	220f      	movs	r2, #15
   81756:	210e      	movs	r1, #14
   81758:	4813      	ldr	r0, [pc, #76]	; (817a8 <flash_read_unique_id+0x68>)
   8175a:	4c14      	ldr	r4, [pc, #80]	; (817ac <flash_read_unique_id+0x6c>)
   8175c:	47a0      	blx	r4
   8175e:	4603      	mov	r3, r0
   81760:	2b00      	cmp	r3, #0
   81762:	d001      	beq.n	81768 <flash_read_unique_id+0x28>
			EFC_FCMD_SPUI, uid_buf, 4)) {
		return FLASH_RC_ERROR;
   81764:	2310      	movs	r3, #16
   81766:	e01b      	b.n	817a0 <flash_read_unique_id+0x60>
	}

	if (ul_size > 4) {
   81768:	683b      	ldr	r3, [r7, #0]
   8176a:	2b04      	cmp	r3, #4
   8176c:	d901      	bls.n	81772 <flash_read_unique_id+0x32>
		/* Only 4 dword to store unique ID */
		ul_size = 4;
   8176e:	2304      	movs	r3, #4
   81770:	603b      	str	r3, [r7, #0]
	}

	for (ul_idx = 0; ul_idx < ul_size; ul_idx++) {
   81772:	2300      	movs	r3, #0
   81774:	61fb      	str	r3, [r7, #28]
   81776:	e00e      	b.n	81796 <flash_read_unique_id+0x56>
		pul_data[ul_idx] = uid_buf[ul_idx];
   81778:	69fb      	ldr	r3, [r7, #28]
   8177a:	009b      	lsls	r3, r3, #2
   8177c:	687a      	ldr	r2, [r7, #4]
   8177e:	441a      	add	r2, r3
   81780:	69fb      	ldr	r3, [r7, #28]
   81782:	009b      	lsls	r3, r3, #2
   81784:	f107 0120 	add.w	r1, r7, #32
   81788:	440b      	add	r3, r1
   8178a:	f853 3c14 	ldr.w	r3, [r3, #-20]
   8178e:	6013      	str	r3, [r2, #0]
	for (ul_idx = 0; ul_idx < ul_size; ul_idx++) {
   81790:	69fb      	ldr	r3, [r7, #28]
   81792:	3301      	adds	r3, #1
   81794:	61fb      	str	r3, [r7, #28]
   81796:	69fa      	ldr	r2, [r7, #28]
   81798:	683b      	ldr	r3, [r7, #0]
   8179a:	429a      	cmp	r2, r3
   8179c:	d3ec      	bcc.n	81778 <flash_read_unique_id+0x38>
	}

	return FLASH_RC_OK;
   8179e:	2300      	movs	r3, #0
}
   817a0:	4618      	mov	r0, r3
   817a2:	3724      	adds	r7, #36	; 0x24
   817a4:	46bd      	mov	sp, r7
   817a6:	bd90      	pop	{r4, r7, pc}
   817a8:	400e0800 	.word	0x400e0800
   817ac:	20000001 	.word	0x20000001

000817b0 <sysclk_enable_peripheral_clock>:
{
   817b0:	b580      	push	{r7, lr}
   817b2:	b082      	sub	sp, #8
   817b4:	af00      	add	r7, sp, #0
   817b6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   817b8:	6878      	ldr	r0, [r7, #4]
   817ba:	4b03      	ldr	r3, [pc, #12]	; (817c8 <sysclk_enable_peripheral_clock+0x18>)
   817bc:	4798      	blx	r3
}
   817be:	bf00      	nop
   817c0:	3708      	adds	r7, #8
   817c2:	46bd      	mov	sp, r7
   817c4:	bd80      	pop	{r7, pc}
   817c6:	bf00      	nop
   817c8:	000821b5 	.word	0x000821b5

000817cc <ioport_init>:
{
   817cc:	b580      	push	{r7, lr}
   817ce:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
   817d0:	200a      	movs	r0, #10
   817d2:	4b03      	ldr	r3, [pc, #12]	; (817e0 <ioport_init+0x14>)
   817d4:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
   817d6:	200b      	movs	r0, #11
   817d8:	4b01      	ldr	r3, [pc, #4]	; (817e0 <ioport_init+0x14>)
   817da:	4798      	blx	r3
}
   817dc:	bf00      	nop
   817de:	bd80      	pop	{r7, pc}
   817e0:	000817b1 	.word	0x000817b1

000817e4 <iopins_normal>:
	
	/* */
}

void iopins_normal(void)
{
   817e4:	b580      	push	{r7, lr}
   817e6:	af00      	add	r7, sp, #0
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   817e8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   817ec:	201d      	movs	r0, #29
   817ee:	4b0d      	ldr	r3, [pc, #52]	; (81824 <iopins_normal+0x40>)
   817f0:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   817f2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   817f6:	201f      	movs	r0, #31
   817f8:	4b0a      	ldr	r3, [pc, #40]	; (81824 <iopins_normal+0x40>)
   817fa:	4798      	blx	r3
	//gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
	
	/* Configure MOSFET for turning on-off system */
	gpio_configure_pin(PIN_PWRON_GPIO, PIN_PWRON_FLAGS);
   817fc:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   81800:	2018      	movs	r0, #24
   81802:	4b08      	ldr	r3, [pc, #32]	; (81824 <iopins_normal+0x40>)
   81804:	4798      	blx	r3
	//board_sram_pwron();

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   81806:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   8180a:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
   8180e:	4806      	ldr	r0, [pc, #24]	; (81828 <iopins_normal+0x44>)
   81810:	4b06      	ldr	r3, [pc, #24]	; (8182c <iopins_normal+0x48>)
   81812:	4798      	blx	r3
#ifdef CONF_BOARD_PCK0
	gpio_configure_pin(PIN_PCK0, PIN_PCK0_FLAGS);
#endif

#ifdef CONF_BOARD_PCK1
gpio_configure_pin(PIN_PCK1, PIN_PCK1_FLAGS);
   81814:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81818:	2038      	movs	r0, #56	; 0x38
   8181a:	4b02      	ldr	r3, [pc, #8]	; (81824 <iopins_normal+0x40>)
   8181c:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
#  if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
#  endif
#endif	
}
   8181e:	bf00      	nop
   81820:	bd80      	pop	{r7, pc}
   81822:	bf00      	nop
   81824:	00081b69 	.word	0x00081b69
   81828:	400e0c00 	.word	0x400e0c00
   8182c:	00081c8d 	.word	0x00081c8d

00081830 <board_init>:

void board_init(void)
{
   81830:	b580      	push	{r7, lr}
   81832:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   81834:	4b04      	ldr	r3, [pc, #16]	; (81848 <board_init+0x18>)
   81836:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8183a:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
   8183c:	4b03      	ldr	r3, [pc, #12]	; (8184c <board_init+0x1c>)
   8183e:	4798      	blx	r3

	iopins_normal();
   81840:	4b03      	ldr	r3, [pc, #12]	; (81850 <board_init+0x20>)
   81842:	4798      	blx	r3

}
   81844:	bf00      	nop
   81846:	bd80      	pop	{r7, pc}
   81848:	400e1250 	.word	0x400e1250
   8184c:	000817cd 	.word	0x000817cd
   81850:	000817e5 	.word	0x000817e5

00081854 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
   81854:	b480      	push	{r7}
   81856:	b083      	sub	sp, #12
   81858:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
   8185a:	4b10      	ldr	r3, [pc, #64]	; (8189c <cpu_irq_enter_critical+0x48>)
   8185c:	681b      	ldr	r3, [r3, #0]
   8185e:	2b00      	cmp	r3, #0
   81860:	d112      	bne.n	81888 <cpu_irq_enter_critical+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   81862:	f3ef 8310 	mrs	r3, PRIMASK
   81866:	607b      	str	r3, [r7, #4]
  return(result);
   81868:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
   8186a:	2b00      	cmp	r3, #0
   8186c:	d109      	bne.n	81882 <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i");
   8186e:	b672      	cpsid	i
   81870:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
   81874:	4b0a      	ldr	r3, [pc, #40]	; (818a0 <cpu_irq_enter_critical+0x4c>)
   81876:	2200      	movs	r2, #0
   81878:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
   8187a:	4b0a      	ldr	r3, [pc, #40]	; (818a4 <cpu_irq_enter_critical+0x50>)
   8187c:	2201      	movs	r2, #1
   8187e:	701a      	strb	r2, [r3, #0]
   81880:	e002      	b.n	81888 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
   81882:	4b08      	ldr	r3, [pc, #32]	; (818a4 <cpu_irq_enter_critical+0x50>)
   81884:	2200      	movs	r2, #0
   81886:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
   81888:	4b04      	ldr	r3, [pc, #16]	; (8189c <cpu_irq_enter_critical+0x48>)
   8188a:	681b      	ldr	r3, [r3, #0]
   8188c:	3301      	adds	r3, #1
   8188e:	4a03      	ldr	r2, [pc, #12]	; (8189c <cpu_irq_enter_critical+0x48>)
   81890:	6013      	str	r3, [r2, #0]
}
   81892:	bf00      	nop
   81894:	370c      	adds	r7, #12
   81896:	46bd      	mov	sp, r7
   81898:	bc80      	pop	{r7}
   8189a:	4770      	bx	lr
   8189c:	200012b0 	.word	0x200012b0
   818a0:	20000294 	.word	0x20000294
   818a4:	200012b4 	.word	0x200012b4

000818a8 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
   818a8:	b480      	push	{r7}
   818aa:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
   818ac:	4b0b      	ldr	r3, [pc, #44]	; (818dc <cpu_irq_leave_critical+0x34>)
   818ae:	681b      	ldr	r3, [r3, #0]
   818b0:	3b01      	subs	r3, #1
   818b2:	4a0a      	ldr	r2, [pc, #40]	; (818dc <cpu_irq_leave_critical+0x34>)
   818b4:	6013      	str	r3, [r2, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
   818b6:	4b09      	ldr	r3, [pc, #36]	; (818dc <cpu_irq_leave_critical+0x34>)
   818b8:	681b      	ldr	r3, [r3, #0]
   818ba:	2b00      	cmp	r3, #0
   818bc:	d10a      	bne.n	818d4 <cpu_irq_leave_critical+0x2c>
   818be:	4b08      	ldr	r3, [pc, #32]	; (818e0 <cpu_irq_leave_critical+0x38>)
   818c0:	781b      	ldrb	r3, [r3, #0]
   818c2:	b2db      	uxtb	r3, r3
   818c4:	2b00      	cmp	r3, #0
   818c6:	d005      	beq.n	818d4 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
   818c8:	4b06      	ldr	r3, [pc, #24]	; (818e4 <cpu_irq_leave_critical+0x3c>)
   818ca:	2201      	movs	r2, #1
   818cc:	701a      	strb	r2, [r3, #0]
   818ce:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   818d2:	b662      	cpsie	i
	}
}
   818d4:	bf00      	nop
   818d6:	46bd      	mov	sp, r7
   818d8:	bc80      	pop	{r7}
   818da:	4770      	bx	lr
   818dc:	200012b0 	.word	0x200012b0
   818e0:	200012b4 	.word	0x200012b4
   818e4:	20000294 	.word	0x20000294

000818e8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
   818e8:	b480      	push	{r7}
   818ea:	b085      	sub	sp, #20
   818ec:	af00      	add	r7, sp, #0
   818ee:	60f8      	str	r0, [r7, #12]
   818f0:	60b9      	str	r1, [r7, #8]
   818f2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   818f4:	687b      	ldr	r3, [r7, #4]
   818f6:	2b00      	cmp	r3, #0
   818f8:	d003      	beq.n	81902 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
   818fa:	68fb      	ldr	r3, [r7, #12]
   818fc:	68ba      	ldr	r2, [r7, #8]
   818fe:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
   81900:	e002      	b.n	81908 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
   81902:	68fb      	ldr	r3, [r7, #12]
   81904:	68ba      	ldr	r2, [r7, #8]
   81906:	661a      	str	r2, [r3, #96]	; 0x60
}
   81908:	bf00      	nop
   8190a:	3714      	adds	r7, #20
   8190c:	46bd      	mov	sp, r7
   8190e:	bc80      	pop	{r7}
   81910:	4770      	bx	lr

00081912 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
   81912:	b480      	push	{r7}
   81914:	b087      	sub	sp, #28
   81916:	af00      	add	r7, sp, #0
   81918:	60f8      	str	r0, [r7, #12]
   8191a:	60b9      	str	r1, [r7, #8]
   8191c:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   8191e:	68fb      	ldr	r3, [r7, #12]
   81920:	687a      	ldr	r2, [r7, #4]
   81922:	645a      	str	r2, [r3, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   81924:	68bb      	ldr	r3, [r7, #8]
   81926:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8192a:	d01f      	beq.n	8196c <pio_set_peripheral+0x5a>
   8192c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81930:	d805      	bhi.n	8193e <pio_set_peripheral+0x2c>
   81932:	2b00      	cmp	r3, #0
   81934:	d027      	beq.n	81986 <pio_set_peripheral+0x74>
   81936:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8193a:	d00a      	beq.n	81952 <pio_set_peripheral+0x40>
   8193c:	e01f      	b.n	8197e <pio_set_peripheral+0x6c>
   8193e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81942:	d020      	beq.n	81986 <pio_set_peripheral+0x74>
   81944:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81948:	d01d      	beq.n	81986 <pio_set_peripheral+0x74>
   8194a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8194e:	d01a      	beq.n	81986 <pio_set_peripheral+0x74>
   81950:	e015      	b.n	8197e <pio_set_peripheral+0x6c>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   81952:	68fb      	ldr	r3, [r7, #12]
   81954:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   81956:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   81958:	68fb      	ldr	r3, [r7, #12]
   8195a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   8195c:	687b      	ldr	r3, [r7, #4]
   8195e:	43d9      	mvns	r1, r3
   81960:	697b      	ldr	r3, [r7, #20]
   81962:	400b      	ands	r3, r1
   81964:	401a      	ands	r2, r3
   81966:	68fb      	ldr	r3, [r7, #12]
   81968:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   8196a:	e008      	b.n	8197e <pio_set_peripheral+0x6c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8196c:	68fb      	ldr	r3, [r7, #12]
   8196e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   81970:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   81972:	687a      	ldr	r2, [r7, #4]
   81974:	697b      	ldr	r3, [r7, #20]
   81976:	431a      	orrs	r2, r3
   81978:	68fb      	ldr	r3, [r7, #12]
   8197a:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   8197c:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   8197e:	68fb      	ldr	r3, [r7, #12]
   81980:	687a      	ldr	r2, [r7, #4]
   81982:	605a      	str	r2, [r3, #4]
   81984:	e000      	b.n	81988 <pio_set_peripheral+0x76>
		return;
   81986:	bf00      	nop
}
   81988:	371c      	adds	r7, #28
   8198a:	46bd      	mov	sp, r7
   8198c:	bc80      	pop	{r7}
   8198e:	4770      	bx	lr

00081990 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
   81990:	b580      	push	{r7, lr}
   81992:	b084      	sub	sp, #16
   81994:	af00      	add	r7, sp, #0
   81996:	60f8      	str	r0, [r7, #12]
   81998:	60b9      	str	r1, [r7, #8]
   8199a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
   8199c:	68b9      	ldr	r1, [r7, #8]
   8199e:	68f8      	ldr	r0, [r7, #12]
   819a0:	4b19      	ldr	r3, [pc, #100]	; (81a08 <pio_set_input+0x78>)
   819a2:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   819a4:	687b      	ldr	r3, [r7, #4]
   819a6:	f003 0301 	and.w	r3, r3, #1
   819aa:	461a      	mov	r2, r3
   819ac:	68b9      	ldr	r1, [r7, #8]
   819ae:	68f8      	ldr	r0, [r7, #12]
   819b0:	4b16      	ldr	r3, [pc, #88]	; (81a0c <pio_set_input+0x7c>)
   819b2:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   819b4:	687b      	ldr	r3, [r7, #4]
   819b6:	f003 030a 	and.w	r3, r3, #10
   819ba:	2b00      	cmp	r3, #0
   819bc:	d003      	beq.n	819c6 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
   819be:	68fb      	ldr	r3, [r7, #12]
   819c0:	68ba      	ldr	r2, [r7, #8]
   819c2:	621a      	str	r2, [r3, #32]
   819c4:	e002      	b.n	819cc <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
   819c6:	68fb      	ldr	r3, [r7, #12]
   819c8:	68ba      	ldr	r2, [r7, #8]
   819ca:	625a      	str	r2, [r3, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   819cc:	687b      	ldr	r3, [r7, #4]
   819ce:	f003 0302 	and.w	r3, r3, #2
   819d2:	2b00      	cmp	r3, #0
   819d4:	d004      	beq.n	819e0 <pio_set_input+0x50>
		p_pio->PIO_SCIFSR = ul_mask;
   819d6:	68fb      	ldr	r3, [r7, #12]
   819d8:	68ba      	ldr	r2, [r7, #8]
   819da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   819de:	e008      	b.n	819f2 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   819e0:	687b      	ldr	r3, [r7, #4]
   819e2:	f003 0308 	and.w	r3, r3, #8
   819e6:	2b00      	cmp	r3, #0
   819e8:	d003      	beq.n	819f2 <pio_set_input+0x62>
			p_pio->PIO_DIFSR = ul_mask;
   819ea:	68fb      	ldr	r3, [r7, #12]
   819ec:	68ba      	ldr	r2, [r7, #8]
   819ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   819f2:	68fb      	ldr	r3, [r7, #12]
   819f4:	68ba      	ldr	r2, [r7, #8]
   819f6:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
   819f8:	68fb      	ldr	r3, [r7, #12]
   819fa:	68ba      	ldr	r2, [r7, #8]
   819fc:	601a      	str	r2, [r3, #0]
}
   819fe:	bf00      	nop
   81a00:	3710      	adds	r7, #16
   81a02:	46bd      	mov	sp, r7
   81a04:	bd80      	pop	{r7, pc}
   81a06:	bf00      	nop
   81a08:	00081a91 	.word	0x00081a91
   81a0c:	000818e9 	.word	0x000818e9

00081a10 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   81a10:	b580      	push	{r7, lr}
   81a12:	b084      	sub	sp, #16
   81a14:	af00      	add	r7, sp, #0
   81a16:	60f8      	str	r0, [r7, #12]
   81a18:	60b9      	str	r1, [r7, #8]
   81a1a:	607a      	str	r2, [r7, #4]
   81a1c:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
   81a1e:	68b9      	ldr	r1, [r7, #8]
   81a20:	68f8      	ldr	r0, [r7, #12]
   81a22:	4b12      	ldr	r3, [pc, #72]	; (81a6c <pio_set_output+0x5c>)
   81a24:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   81a26:	69ba      	ldr	r2, [r7, #24]
   81a28:	68b9      	ldr	r1, [r7, #8]
   81a2a:	68f8      	ldr	r0, [r7, #12]
   81a2c:	4b10      	ldr	r3, [pc, #64]	; (81a70 <pio_set_output+0x60>)
   81a2e:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   81a30:	683b      	ldr	r3, [r7, #0]
   81a32:	2b00      	cmp	r3, #0
   81a34:	d003      	beq.n	81a3e <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
   81a36:	68fb      	ldr	r3, [r7, #12]
   81a38:	68ba      	ldr	r2, [r7, #8]
   81a3a:	651a      	str	r2, [r3, #80]	; 0x50
   81a3c:	e002      	b.n	81a44 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   81a3e:	68fb      	ldr	r3, [r7, #12]
   81a40:	68ba      	ldr	r2, [r7, #8]
   81a42:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   81a44:	687b      	ldr	r3, [r7, #4]
   81a46:	2b00      	cmp	r3, #0
   81a48:	d003      	beq.n	81a52 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
   81a4a:	68fb      	ldr	r3, [r7, #12]
   81a4c:	68ba      	ldr	r2, [r7, #8]
   81a4e:	631a      	str	r2, [r3, #48]	; 0x30
   81a50:	e002      	b.n	81a58 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
   81a52:	68fb      	ldr	r3, [r7, #12]
   81a54:	68ba      	ldr	r2, [r7, #8]
   81a56:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   81a58:	68fb      	ldr	r3, [r7, #12]
   81a5a:	68ba      	ldr	r2, [r7, #8]
   81a5c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
   81a5e:	68fb      	ldr	r3, [r7, #12]
   81a60:	68ba      	ldr	r2, [r7, #8]
   81a62:	601a      	str	r2, [r3, #0]
}
   81a64:	bf00      	nop
   81a66:	3710      	adds	r7, #16
   81a68:	46bd      	mov	sp, r7
   81a6a:	bd80      	pop	{r7, pc}
   81a6c:	00081a91 	.word	0x00081a91
   81a70:	000818e9 	.word	0x000818e9

00081a74 <pio_enable_output_write>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_enable_output_write(Pio *p_pio, const uint32_t ul_mask)
{
   81a74:	b480      	push	{r7}
   81a76:	b083      	sub	sp, #12
   81a78:	af00      	add	r7, sp, #0
   81a7a:	6078      	str	r0, [r7, #4]
   81a7c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_OWER = ul_mask;
   81a7e:	687b      	ldr	r3, [r7, #4]
   81a80:	683a      	ldr	r2, [r7, #0]
   81a82:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
   81a86:	bf00      	nop
   81a88:	370c      	adds	r7, #12
   81a8a:	46bd      	mov	sp, r7
   81a8c:	bc80      	pop	{r7}
   81a8e:	4770      	bx	lr

00081a90 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
   81a90:	b480      	push	{r7}
   81a92:	b083      	sub	sp, #12
   81a94:	af00      	add	r7, sp, #0
   81a96:	6078      	str	r0, [r7, #4]
   81a98:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
   81a9a:	687b      	ldr	r3, [r7, #4]
   81a9c:	683a      	ldr	r2, [r7, #0]
   81a9e:	645a      	str	r2, [r3, #68]	; 0x44
}
   81aa0:	bf00      	nop
   81aa2:	370c      	adds	r7, #12
   81aa4:	46bd      	mov	sp, r7
   81aa6:	bc80      	pop	{r7}
   81aa8:	4770      	bx	lr

00081aaa <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
   81aaa:	b480      	push	{r7}
   81aac:	b083      	sub	sp, #12
   81aae:	af00      	add	r7, sp, #0
   81ab0:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
   81ab2:	687b      	ldr	r3, [r7, #4]
   81ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
   81ab6:	4618      	mov	r0, r3
   81ab8:	370c      	adds	r7, #12
   81aba:	46bd      	mov	sp, r7
   81abc:	bc80      	pop	{r7}
   81abe:	4770      	bx	lr

00081ac0 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
   81ac0:	b480      	push	{r7}
   81ac2:	b083      	sub	sp, #12
   81ac4:	af00      	add	r7, sp, #0
   81ac6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
   81ac8:	687b      	ldr	r3, [r7, #4]
   81aca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
   81acc:	4618      	mov	r0, r3
   81ace:	370c      	adds	r7, #12
   81ad0:	46bd      	mov	sp, r7
   81ad2:	bc80      	pop	{r7}
   81ad4:	4770      	bx	lr
   81ad6:	0000      	movs	r0, r0

00081ad8 <pio_get_pin_value>:
 *       level.
 * \note If pin is input: PIOx must be clocked to sample the signal.
 *       See PMC driver.
 */
uint32_t pio_get_pin_value(uint32_t ul_pin)
{
   81ad8:	b580      	push	{r7, lr}
   81ada:	b084      	sub	sp, #16
   81adc:	af00      	add	r7, sp, #0
   81ade:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
   81ae0:	6878      	ldr	r0, [r7, #4]
   81ae2:	4b08      	ldr	r3, [pc, #32]	; (81b04 <pio_get_pin_value+0x2c>)
   81ae4:	4798      	blx	r3
   81ae6:	60f8      	str	r0, [r7, #12]

	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
   81ae8:	68fb      	ldr	r3, [r7, #12]
   81aea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   81aec:	687b      	ldr	r3, [r7, #4]
   81aee:	f003 031f 	and.w	r3, r3, #31
   81af2:	fa22 f303 	lsr.w	r3, r2, r3
   81af6:	f003 0301 	and.w	r3, r3, #1
}
   81afa:	4618      	mov	r0, r3
   81afc:	3710      	adds	r7, #16
   81afe:	46bd      	mov	sp, r7
   81b00:	bd80      	pop	{r7, pc}
   81b02:	bf00      	nop
   81b04:	00081d61 	.word	0x00081d61

00081b08 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
   81b08:	b580      	push	{r7, lr}
   81b0a:	b084      	sub	sp, #16
   81b0c:	af00      	add	r7, sp, #0
   81b0e:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
   81b10:	6878      	ldr	r0, [r7, #4]
   81b12:	4b08      	ldr	r3, [pc, #32]	; (81b34 <pio_set_pin_high+0x2c>)
   81b14:	4798      	blx	r3
   81b16:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   81b18:	687b      	ldr	r3, [r7, #4]
   81b1a:	f003 031f 	and.w	r3, r3, #31
   81b1e:	2201      	movs	r2, #1
   81b20:	fa02 f303 	lsl.w	r3, r2, r3
   81b24:	461a      	mov	r2, r3
   81b26:	68fb      	ldr	r3, [r7, #12]
   81b28:	631a      	str	r2, [r3, #48]	; 0x30
}
   81b2a:	bf00      	nop
   81b2c:	3710      	adds	r7, #16
   81b2e:	46bd      	mov	sp, r7
   81b30:	bd80      	pop	{r7, pc}
   81b32:	bf00      	nop
   81b34:	00081d61 	.word	0x00081d61

00081b38 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
   81b38:	b580      	push	{r7, lr}
   81b3a:	b084      	sub	sp, #16
   81b3c:	af00      	add	r7, sp, #0
   81b3e:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
   81b40:	6878      	ldr	r0, [r7, #4]
   81b42:	4b08      	ldr	r3, [pc, #32]	; (81b64 <pio_set_pin_low+0x2c>)
   81b44:	4798      	blx	r3
   81b46:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   81b48:	687b      	ldr	r3, [r7, #4]
   81b4a:	f003 031f 	and.w	r3, r3, #31
   81b4e:	2201      	movs	r2, #1
   81b50:	fa02 f303 	lsl.w	r3, r2, r3
   81b54:	461a      	mov	r2, r3
   81b56:	68fb      	ldr	r3, [r7, #12]
   81b58:	635a      	str	r2, [r3, #52]	; 0x34
}
   81b5a:	bf00      	nop
   81b5c:	3710      	adds	r7, #16
   81b5e:	46bd      	mov	sp, r7
   81b60:	bd80      	pop	{r7, pc}
   81b62:	bf00      	nop
   81b64:	00081d61 	.word	0x00081d61

00081b68 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   81b68:	b590      	push	{r4, r7, lr}
   81b6a:	b087      	sub	sp, #28
   81b6c:	af02      	add	r7, sp, #8
   81b6e:	6078      	str	r0, [r7, #4]
   81b70:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
   81b72:	6878      	ldr	r0, [r7, #4]
   81b74:	4b40      	ldr	r3, [pc, #256]	; (81c78 <pio_configure_pin+0x110>)
   81b76:	4798      	blx	r3
   81b78:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   81b7a:	683b      	ldr	r3, [r7, #0]
   81b7c:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   81b80:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81b84:	d046      	beq.n	81c14 <pio_configure_pin+0xac>
   81b86:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81b8a:	d806      	bhi.n	81b9a <pio_configure_pin+0x32>
   81b8c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81b90:	d00a      	beq.n	81ba8 <pio_configure_pin+0x40>
   81b92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81b96:	d022      	beq.n	81bde <pio_configure_pin+0x76>
   81b98:	e067      	b.n	81c6a <pio_configure_pin+0x102>
   81b9a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81b9e:	d045      	beq.n	81c2c <pio_configure_pin+0xc4>
   81ba0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81ba4:	d042      	beq.n	81c2c <pio_configure_pin+0xc4>
   81ba6:	e060      	b.n	81c6a <pio_configure_pin+0x102>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   81ba8:	687b      	ldr	r3, [r7, #4]
   81baa:	f003 031f 	and.w	r3, r3, #31
   81bae:	2201      	movs	r2, #1
   81bb0:	fa02 f303 	lsl.w	r3, r2, r3
   81bb4:	461a      	mov	r2, r3
   81bb6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81bba:	68f8      	ldr	r0, [r7, #12]
   81bbc:	4b2f      	ldr	r3, [pc, #188]	; (81c7c <pio_configure_pin+0x114>)
   81bbe:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   81bc0:	687b      	ldr	r3, [r7, #4]
   81bc2:	f003 031f 	and.w	r3, r3, #31
   81bc6:	2201      	movs	r2, #1
   81bc8:	fa02 f303 	lsl.w	r3, r2, r3
   81bcc:	4619      	mov	r1, r3
   81bce:	683b      	ldr	r3, [r7, #0]
   81bd0:	f003 0301 	and.w	r3, r3, #1
   81bd4:	461a      	mov	r2, r3
   81bd6:	68f8      	ldr	r0, [r7, #12]
   81bd8:	4b29      	ldr	r3, [pc, #164]	; (81c80 <pio_configure_pin+0x118>)
   81bda:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   81bdc:	e047      	b.n	81c6e <pio_configure_pin+0x106>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   81bde:	687b      	ldr	r3, [r7, #4]
   81be0:	f003 031f 	and.w	r3, r3, #31
   81be4:	2201      	movs	r2, #1
   81be6:	fa02 f303 	lsl.w	r3, r2, r3
   81bea:	461a      	mov	r2, r3
   81bec:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81bf0:	68f8      	ldr	r0, [r7, #12]
   81bf2:	4b22      	ldr	r3, [pc, #136]	; (81c7c <pio_configure_pin+0x114>)
   81bf4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   81bf6:	687b      	ldr	r3, [r7, #4]
   81bf8:	f003 031f 	and.w	r3, r3, #31
   81bfc:	2201      	movs	r2, #1
   81bfe:	fa02 f303 	lsl.w	r3, r2, r3
   81c02:	4619      	mov	r1, r3
   81c04:	683b      	ldr	r3, [r7, #0]
   81c06:	f003 0301 	and.w	r3, r3, #1
   81c0a:	461a      	mov	r2, r3
   81c0c:	68f8      	ldr	r0, [r7, #12]
   81c0e:	4b1c      	ldr	r3, [pc, #112]	; (81c80 <pio_configure_pin+0x118>)
   81c10:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   81c12:	e02c      	b.n	81c6e <pio_configure_pin+0x106>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   81c14:	687b      	ldr	r3, [r7, #4]
   81c16:	f003 031f 	and.w	r3, r3, #31
   81c1a:	2201      	movs	r2, #1
   81c1c:	fa02 f303 	lsl.w	r3, r2, r3
   81c20:	683a      	ldr	r2, [r7, #0]
   81c22:	4619      	mov	r1, r3
   81c24:	68f8      	ldr	r0, [r7, #12]
   81c26:	4b17      	ldr	r3, [pc, #92]	; (81c84 <pio_configure_pin+0x11c>)
   81c28:	4798      	blx	r3
		break;
   81c2a:	e020      	b.n	81c6e <pio_configure_pin+0x106>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81c2c:	687b      	ldr	r3, [r7, #4]
   81c2e:	f003 031f 	and.w	r3, r3, #31
   81c32:	2201      	movs	r2, #1
   81c34:	fa02 f303 	lsl.w	r3, r2, r3
   81c38:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81c3a:	683b      	ldr	r3, [r7, #0]
   81c3c:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81c40:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81c44:	bf0c      	ite	eq
   81c46:	2301      	moveq	r3, #1
   81c48:	2300      	movne	r3, #0
   81c4a:	b2db      	uxtb	r3, r3
   81c4c:	4618      	mov	r0, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   81c4e:	683b      	ldr	r3, [r7, #0]
   81c50:	089b      	lsrs	r3, r3, #2
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81c52:	f003 0201 	and.w	r2, r3, #1
   81c56:	683b      	ldr	r3, [r7, #0]
   81c58:	f003 0301 	and.w	r3, r3, #1
   81c5c:	9300      	str	r3, [sp, #0]
   81c5e:	4613      	mov	r3, r2
   81c60:	4602      	mov	r2, r0
   81c62:	68f8      	ldr	r0, [r7, #12]
   81c64:	4c08      	ldr	r4, [pc, #32]	; (81c88 <pio_configure_pin+0x120>)
   81c66:	47a0      	blx	r4
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81c68:	e001      	b.n	81c6e <pio_configure_pin+0x106>

	default:
		return 0;
   81c6a:	2300      	movs	r3, #0
   81c6c:	e000      	b.n	81c70 <pio_configure_pin+0x108>
	}

	return 1;
   81c6e:	2301      	movs	r3, #1
}
   81c70:	4618      	mov	r0, r3
   81c72:	3714      	adds	r7, #20
   81c74:	46bd      	mov	sp, r7
   81c76:	bd90      	pop	{r4, r7, pc}
   81c78:	00081d61 	.word	0x00081d61
   81c7c:	00081913 	.word	0x00081913
   81c80:	000818e9 	.word	0x000818e9
   81c84:	00081991 	.word	0x00081991
   81c88:	00081a11 	.word	0x00081a11

00081c8c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   81c8c:	b590      	push	{r4, r7, lr}
   81c8e:	b087      	sub	sp, #28
   81c90:	af02      	add	r7, sp, #8
   81c92:	60f8      	str	r0, [r7, #12]
   81c94:	60b9      	str	r1, [r7, #8]
   81c96:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   81c98:	687b      	ldr	r3, [r7, #4]
   81c9a:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   81c9e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81ca2:	d02e      	beq.n	81d02 <pio_configure_pin_group+0x76>
   81ca4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81ca8:	d806      	bhi.n	81cb8 <pio_configure_pin_group+0x2c>
   81caa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81cae:	d00a      	beq.n	81cc6 <pio_configure_pin_group+0x3a>
   81cb0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81cb4:	d016      	beq.n	81ce4 <pio_configure_pin_group+0x58>
   81cb6:	e043      	b.n	81d40 <pio_configure_pin_group+0xb4>
   81cb8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81cbc:	d027      	beq.n	81d0e <pio_configure_pin_group+0x82>
   81cbe:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81cc2:	d024      	beq.n	81d0e <pio_configure_pin_group+0x82>
   81cc4:	e03c      	b.n	81d40 <pio_configure_pin_group+0xb4>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   81cc6:	68ba      	ldr	r2, [r7, #8]
   81cc8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81ccc:	68f8      	ldr	r0, [r7, #12]
   81cce:	4b20      	ldr	r3, [pc, #128]	; (81d50 <pio_configure_pin_group+0xc4>)
   81cd0:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   81cd2:	687b      	ldr	r3, [r7, #4]
   81cd4:	f003 0301 	and.w	r3, r3, #1
   81cd8:	461a      	mov	r2, r3
   81cda:	68b9      	ldr	r1, [r7, #8]
   81cdc:	68f8      	ldr	r0, [r7, #12]
   81cde:	4b1d      	ldr	r3, [pc, #116]	; (81d54 <pio_configure_pin_group+0xc8>)
   81ce0:	4798      	blx	r3
		break;
   81ce2:	e02f      	b.n	81d44 <pio_configure_pin_group+0xb8>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   81ce4:	68ba      	ldr	r2, [r7, #8]
   81ce6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81cea:	68f8      	ldr	r0, [r7, #12]
   81cec:	4b18      	ldr	r3, [pc, #96]	; (81d50 <pio_configure_pin_group+0xc4>)
   81cee:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   81cf0:	687b      	ldr	r3, [r7, #4]
   81cf2:	f003 0301 	and.w	r3, r3, #1
   81cf6:	461a      	mov	r2, r3
   81cf8:	68b9      	ldr	r1, [r7, #8]
   81cfa:	68f8      	ldr	r0, [r7, #12]
   81cfc:	4b15      	ldr	r3, [pc, #84]	; (81d54 <pio_configure_pin_group+0xc8>)
   81cfe:	4798      	blx	r3
		break;
   81d00:	e020      	b.n	81d44 <pio_configure_pin_group+0xb8>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   81d02:	687a      	ldr	r2, [r7, #4]
   81d04:	68b9      	ldr	r1, [r7, #8]
   81d06:	68f8      	ldr	r0, [r7, #12]
   81d08:	4b13      	ldr	r3, [pc, #76]	; (81d58 <pio_configure_pin_group+0xcc>)
   81d0a:	4798      	blx	r3
		break;
   81d0c:	e01a      	b.n	81d44 <pio_configure_pin_group+0xb8>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81d0e:	687b      	ldr	r3, [r7, #4]
   81d10:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   81d14:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81d18:	bf0c      	ite	eq
   81d1a:	2301      	moveq	r3, #1
   81d1c:	2300      	movne	r3, #0
   81d1e:	b2db      	uxtb	r3, r3
   81d20:	4619      	mov	r1, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   81d22:	687b      	ldr	r3, [r7, #4]
   81d24:	089b      	lsrs	r3, r3, #2
		pio_set_output(p_pio, ul_mask,
   81d26:	f003 0201 	and.w	r2, r3, #1
   81d2a:	687b      	ldr	r3, [r7, #4]
   81d2c:	f003 0301 	and.w	r3, r3, #1
   81d30:	9300      	str	r3, [sp, #0]
   81d32:	4613      	mov	r3, r2
   81d34:	460a      	mov	r2, r1
   81d36:	68b9      	ldr	r1, [r7, #8]
   81d38:	68f8      	ldr	r0, [r7, #12]
   81d3a:	4c08      	ldr	r4, [pc, #32]	; (81d5c <pio_configure_pin_group+0xd0>)
   81d3c:	47a0      	blx	r4
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81d3e:	e001      	b.n	81d44 <pio_configure_pin_group+0xb8>

	default:
		return 0;
   81d40:	2300      	movs	r3, #0
   81d42:	e000      	b.n	81d46 <pio_configure_pin_group+0xba>
	}

	return 1;
   81d44:	2301      	movs	r3, #1
}
   81d46:	4618      	mov	r0, r3
   81d48:	3714      	adds	r7, #20
   81d4a:	46bd      	mov	sp, r7
   81d4c:	bd90      	pop	{r4, r7, pc}
   81d4e:	bf00      	nop
   81d50:	00081913 	.word	0x00081913
   81d54:	000818e9 	.word	0x000818e9
   81d58:	00081991 	.word	0x00081991
   81d5c:	00081a11 	.word	0x00081a11

00081d60 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
   81d60:	b480      	push	{r7}
   81d62:	b085      	sub	sp, #20
   81d64:	af00      	add	r7, sp, #0
   81d66:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81d68:	687b      	ldr	r3, [r7, #4]
   81d6a:	095b      	lsrs	r3, r3, #5
   81d6c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81d70:	f203 7306 	addw	r3, r3, #1798	; 0x706
   81d74:	025b      	lsls	r3, r3, #9
   81d76:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
   81d78:	68fb      	ldr	r3, [r7, #12]
}
   81d7a:	4618      	mov	r0, r3
   81d7c:	3714      	adds	r7, #20
   81d7e:	46bd      	mov	sp, r7
   81d80:	bc80      	pop	{r7}
   81d82:	4770      	bx	lr

00081d84 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   81d84:	b580      	push	{r7, lr}
   81d86:	b084      	sub	sp, #16
   81d88:	af00      	add	r7, sp, #0
   81d8a:	6078      	str	r0, [r7, #4]
   81d8c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   81d8e:	6878      	ldr	r0, [r7, #4]
   81d90:	4b26      	ldr	r3, [pc, #152]	; (81e2c <pio_handler_process+0xa8>)
   81d92:	4798      	blx	r3
   81d94:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
   81d96:	6878      	ldr	r0, [r7, #4]
   81d98:	4b25      	ldr	r3, [pc, #148]	; (81e30 <pio_handler_process+0xac>)
   81d9a:	4798      	blx	r3
   81d9c:	4602      	mov	r2, r0
   81d9e:	68fb      	ldr	r3, [r7, #12]
   81da0:	4013      	ands	r3, r2
   81da2:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
   81da4:	68fb      	ldr	r3, [r7, #12]
   81da6:	2b00      	cmp	r3, #0
   81da8:	d03c      	beq.n	81e24 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
   81daa:	2300      	movs	r3, #0
   81dac:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
   81dae:	e034      	b.n	81e1a <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   81db0:	4a20      	ldr	r2, [pc, #128]	; (81e34 <pio_handler_process+0xb0>)
   81db2:	68bb      	ldr	r3, [r7, #8]
   81db4:	011b      	lsls	r3, r3, #4
   81db6:	4413      	add	r3, r2
   81db8:	681b      	ldr	r3, [r3, #0]
   81dba:	683a      	ldr	r2, [r7, #0]
   81dbc:	429a      	cmp	r2, r3
   81dbe:	d126      	bne.n	81e0e <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   81dc0:	4a1c      	ldr	r2, [pc, #112]	; (81e34 <pio_handler_process+0xb0>)
   81dc2:	68bb      	ldr	r3, [r7, #8]
   81dc4:	011b      	lsls	r3, r3, #4
   81dc6:	4413      	add	r3, r2
   81dc8:	3304      	adds	r3, #4
   81dca:	681a      	ldr	r2, [r3, #0]
   81dcc:	68fb      	ldr	r3, [r7, #12]
   81dce:	4013      	ands	r3, r2
   81dd0:	2b00      	cmp	r3, #0
   81dd2:	d01c      	beq.n	81e0e <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   81dd4:	4a17      	ldr	r2, [pc, #92]	; (81e34 <pio_handler_process+0xb0>)
   81dd6:	68bb      	ldr	r3, [r7, #8]
   81dd8:	011b      	lsls	r3, r3, #4
   81dda:	4413      	add	r3, r2
   81ddc:	330c      	adds	r3, #12
   81dde:	681b      	ldr	r3, [r3, #0]
   81de0:	4914      	ldr	r1, [pc, #80]	; (81e34 <pio_handler_process+0xb0>)
   81de2:	68ba      	ldr	r2, [r7, #8]
   81de4:	0112      	lsls	r2, r2, #4
   81de6:	440a      	add	r2, r1
   81de8:	6810      	ldr	r0, [r2, #0]
   81dea:	4912      	ldr	r1, [pc, #72]	; (81e34 <pio_handler_process+0xb0>)
   81dec:	68ba      	ldr	r2, [r7, #8]
   81dee:	0112      	lsls	r2, r2, #4
   81df0:	440a      	add	r2, r1
   81df2:	3204      	adds	r2, #4
   81df4:	6812      	ldr	r2, [r2, #0]
   81df6:	4611      	mov	r1, r2
   81df8:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   81dfa:	4a0e      	ldr	r2, [pc, #56]	; (81e34 <pio_handler_process+0xb0>)
   81dfc:	68bb      	ldr	r3, [r7, #8]
   81dfe:	011b      	lsls	r3, r3, #4
   81e00:	4413      	add	r3, r2
   81e02:	3304      	adds	r3, #4
   81e04:	681b      	ldr	r3, [r3, #0]
   81e06:	43db      	mvns	r3, r3
   81e08:	68fa      	ldr	r2, [r7, #12]
   81e0a:	4013      	ands	r3, r2
   81e0c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
   81e0e:	68bb      	ldr	r3, [r7, #8]
   81e10:	3301      	adds	r3, #1
   81e12:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
   81e14:	68bb      	ldr	r3, [r7, #8]
   81e16:	2b06      	cmp	r3, #6
   81e18:	d803      	bhi.n	81e22 <pio_handler_process+0x9e>
		while (status != 0) {
   81e1a:	68fb      	ldr	r3, [r7, #12]
   81e1c:	2b00      	cmp	r3, #0
   81e1e:	d1c7      	bne.n	81db0 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
   81e20:	e000      	b.n	81e24 <pio_handler_process+0xa0>
				break;
   81e22:	bf00      	nop
}
   81e24:	bf00      	nop
   81e26:	3710      	adds	r7, #16
   81e28:	46bd      	mov	sp, r7
   81e2a:	bd80      	pop	{r7, pc}
   81e2c:	00081aab 	.word	0x00081aab
   81e30:	00081ac1 	.word	0x00081ac1
   81e34:	200012b8 	.word	0x200012b8

00081e38 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   81e38:	b580      	push	{r7, lr}
   81e3a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
   81e3c:	210a      	movs	r1, #10
   81e3e:	4802      	ldr	r0, [pc, #8]	; (81e48 <PIOA_Handler+0x10>)
   81e40:	4b02      	ldr	r3, [pc, #8]	; (81e4c <PIOA_Handler+0x14>)
   81e42:	4798      	blx	r3
}
   81e44:	bf00      	nop
   81e46:	bd80      	pop	{r7, pc}
   81e48:	400e0c00 	.word	0x400e0c00
   81e4c:	00081d85 	.word	0x00081d85

00081e50 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   81e50:	b580      	push	{r7, lr}
   81e52:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
   81e54:	210b      	movs	r1, #11
   81e56:	4802      	ldr	r0, [pc, #8]	; (81e60 <PIOB_Handler+0x10>)
   81e58:	4b02      	ldr	r3, [pc, #8]	; (81e64 <PIOB_Handler+0x14>)
   81e5a:	4798      	blx	r3
}
   81e5c:	bf00      	nop
   81e5e:	bd80      	pop	{r7, pc}
   81e60:	400e0e00 	.word	0x400e0e00
   81e64:	00081d85 	.word	0x00081d85

00081e68 <pmc_switch_mck_to_mainck>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_mainck(uint32_t ul_pres)
{
   81e68:	b480      	push	{r7}
   81e6a:	b085      	sub	sp, #20
   81e6c:	af00      	add	r7, sp, #0
   81e6e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81e70:	4b1c      	ldr	r3, [pc, #112]	; (81ee4 <pmc_switch_mck_to_mainck+0x7c>)
   81e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81e74:	f023 0303 	bic.w	r3, r3, #3
   81e78:	4a1a      	ldr	r2, [pc, #104]	; (81ee4 <pmc_switch_mck_to_mainck+0x7c>)
   81e7a:	f043 0301 	orr.w	r3, r3, #1
   81e7e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_MAIN_CLK;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81e80:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81e84:	60fb      	str	r3, [r7, #12]
   81e86:	e007      	b.n	81e98 <pmc_switch_mck_to_mainck+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81e88:	68fb      	ldr	r3, [r7, #12]
   81e8a:	2b00      	cmp	r3, #0
   81e8c:	d101      	bne.n	81e92 <pmc_switch_mck_to_mainck+0x2a>
			return 1;
   81e8e:	2301      	movs	r3, #1
   81e90:	e023      	b.n	81eda <pmc_switch_mck_to_mainck+0x72>
			--ul_timeout) {
   81e92:	68fb      	ldr	r3, [r7, #12]
   81e94:	3b01      	subs	r3, #1
   81e96:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81e98:	4b12      	ldr	r3, [pc, #72]	; (81ee4 <pmc_switch_mck_to_mainck+0x7c>)
   81e9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81e9c:	f003 0308 	and.w	r3, r3, #8
   81ea0:	2b00      	cmp	r3, #0
   81ea2:	d0f1      	beq.n	81e88 <pmc_switch_mck_to_mainck+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81ea4:	4b0f      	ldr	r3, [pc, #60]	; (81ee4 <pmc_switch_mck_to_mainck+0x7c>)
   81ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81ea8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
   81eac:	490d      	ldr	r1, [pc, #52]	; (81ee4 <pmc_switch_mck_to_mainck+0x7c>)
   81eae:	687b      	ldr	r3, [r7, #4]
   81eb0:	4313      	orrs	r3, r2
   81eb2:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81eb4:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81eb8:	60fb      	str	r3, [r7, #12]
   81eba:	e007      	b.n	81ecc <pmc_switch_mck_to_mainck+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81ebc:	68fb      	ldr	r3, [r7, #12]
   81ebe:	2b00      	cmp	r3, #0
   81ec0:	d101      	bne.n	81ec6 <pmc_switch_mck_to_mainck+0x5e>
			return 1;
   81ec2:	2301      	movs	r3, #1
   81ec4:	e009      	b.n	81eda <pmc_switch_mck_to_mainck+0x72>
			--ul_timeout) {
   81ec6:	68fb      	ldr	r3, [r7, #12]
   81ec8:	3b01      	subs	r3, #1
   81eca:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81ecc:	4b05      	ldr	r3, [pc, #20]	; (81ee4 <pmc_switch_mck_to_mainck+0x7c>)
   81ece:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81ed0:	f003 0308 	and.w	r3, r3, #8
   81ed4:	2b00      	cmp	r3, #0
   81ed6:	d0f1      	beq.n	81ebc <pmc_switch_mck_to_mainck+0x54>
		}
	}

	return 0;
   81ed8:	2300      	movs	r3, #0
}
   81eda:	4618      	mov	r0, r3
   81edc:	3714      	adds	r7, #20
   81ede:	46bd      	mov	sp, r7
   81ee0:	bc80      	pop	{r7}
   81ee2:	4770      	bx	lr
   81ee4:	400e0400 	.word	0x400e0400

00081ee8 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   81ee8:	b480      	push	{r7}
   81eea:	b085      	sub	sp, #20
   81eec:	af00      	add	r7, sp, #0
   81eee:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81ef0:	4b1c      	ldr	r3, [pc, #112]	; (81f64 <pmc_switch_mck_to_pllack+0x7c>)
   81ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81ef4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
   81ef8:	491a      	ldr	r1, [pc, #104]	; (81f64 <pmc_switch_mck_to_pllack+0x7c>)
   81efa:	687b      	ldr	r3, [r7, #4]
   81efc:	4313      	orrs	r3, r2
   81efe:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81f00:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81f04:	60fb      	str	r3, [r7, #12]
   81f06:	e007      	b.n	81f18 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81f08:	68fb      	ldr	r3, [r7, #12]
   81f0a:	2b00      	cmp	r3, #0
   81f0c:	d101      	bne.n	81f12 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   81f0e:	2301      	movs	r3, #1
   81f10:	e023      	b.n	81f5a <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   81f12:	68fb      	ldr	r3, [r7, #12]
   81f14:	3b01      	subs	r3, #1
   81f16:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81f18:	4b12      	ldr	r3, [pc, #72]	; (81f64 <pmc_switch_mck_to_pllack+0x7c>)
   81f1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81f1c:	f003 0308 	and.w	r3, r3, #8
   81f20:	2b00      	cmp	r3, #0
   81f22:	d0f1      	beq.n	81f08 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81f24:	4b0f      	ldr	r3, [pc, #60]	; (81f64 <pmc_switch_mck_to_pllack+0x7c>)
   81f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81f28:	f023 0303 	bic.w	r3, r3, #3
   81f2c:	4a0d      	ldr	r2, [pc, #52]	; (81f64 <pmc_switch_mck_to_pllack+0x7c>)
   81f2e:	f043 0302 	orr.w	r3, r3, #2
   81f32:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81f34:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81f38:	60fb      	str	r3, [r7, #12]
   81f3a:	e007      	b.n	81f4c <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81f3c:	68fb      	ldr	r3, [r7, #12]
   81f3e:	2b00      	cmp	r3, #0
   81f40:	d101      	bne.n	81f46 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   81f42:	2301      	movs	r3, #1
   81f44:	e009      	b.n	81f5a <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   81f46:	68fb      	ldr	r3, [r7, #12]
   81f48:	3b01      	subs	r3, #1
   81f4a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81f4c:	4b05      	ldr	r3, [pc, #20]	; (81f64 <pmc_switch_mck_to_pllack+0x7c>)
   81f4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81f50:	f003 0308 	and.w	r3, r3, #8
   81f54:	2b00      	cmp	r3, #0
   81f56:	d0f1      	beq.n	81f3c <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
   81f58:	2300      	movs	r3, #0
}
   81f5a:	4618      	mov	r0, r3
   81f5c:	3714      	adds	r7, #20
   81f5e:	46bd      	mov	sp, r7
   81f60:	bc80      	pop	{r7}
   81f62:	4770      	bx	lr
   81f64:	400e0400 	.word	0x400e0400

00081f68 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   81f68:	b480      	push	{r7}
   81f6a:	b083      	sub	sp, #12
   81f6c:	af00      	add	r7, sp, #0
   81f6e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   81f70:	687b      	ldr	r3, [r7, #4]
   81f72:	2b01      	cmp	r3, #1
   81f74:	d107      	bne.n	81f86 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
   81f76:	4b08      	ldr	r3, [pc, #32]	; (81f98 <pmc_switch_sclk_to_32kxtal+0x30>)
   81f78:	689b      	ldr	r3, [r3, #8]
   81f7a:	4a07      	ldr	r2, [pc, #28]	; (81f98 <pmc_switch_sclk_to_32kxtal+0x30>)
   81f7c:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   81f80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81f84:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
   81f86:	4b04      	ldr	r3, [pc, #16]	; (81f98 <pmc_switch_sclk_to_32kxtal+0x30>)
   81f88:	4a04      	ldr	r2, [pc, #16]	; (81f9c <pmc_switch_sclk_to_32kxtal+0x34>)
   81f8a:	601a      	str	r2, [r3, #0]
}
   81f8c:	bf00      	nop
   81f8e:	370c      	adds	r7, #12
   81f90:	46bd      	mov	sp, r7
   81f92:	bc80      	pop	{r7}
   81f94:	4770      	bx	lr
   81f96:	bf00      	nop
   81f98:	400e1210 	.word	0x400e1210
   81f9c:	a5000008 	.word	0xa5000008

00081fa0 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   81fa0:	b480      	push	{r7}
   81fa2:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   81fa4:	4b09      	ldr	r3, [pc, #36]	; (81fcc <pmc_osc_is_ready_32kxtal+0x2c>)
   81fa6:	695b      	ldr	r3, [r3, #20]
   81fa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   81fac:	2b00      	cmp	r3, #0
   81fae:	d007      	beq.n	81fc0 <pmc_osc_is_ready_32kxtal+0x20>
   81fb0:	4b07      	ldr	r3, [pc, #28]	; (81fd0 <pmc_osc_is_ready_32kxtal+0x30>)
   81fb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81fb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
   81fb8:	2b00      	cmp	r3, #0
   81fba:	d001      	beq.n	81fc0 <pmc_osc_is_ready_32kxtal+0x20>
   81fbc:	2301      	movs	r3, #1
   81fbe:	e000      	b.n	81fc2 <pmc_osc_is_ready_32kxtal+0x22>
   81fc0:	2300      	movs	r3, #0
}
   81fc2:	4618      	mov	r0, r3
   81fc4:	46bd      	mov	sp, r7
   81fc6:	bc80      	pop	{r7}
   81fc8:	4770      	bx	lr
   81fca:	bf00      	nop
   81fcc:	400e1210 	.word	0x400e1210
   81fd0:	400e0400 	.word	0x400e0400

00081fd4 <pmc_osc_enable_fastrc>:
 * \brief Enable fast RC oscillator.
 *
 * \param ul_rc Fast RC oscillator(4/8/12Mhz).
 */
void pmc_osc_enable_fastrc(uint32_t ul_rc)
{
   81fd4:	b480      	push	{r7}
   81fd6:	b083      	sub	sp, #12
   81fd8:	af00      	add	r7, sp, #0
   81fda:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
   81fdc:	4b13      	ldr	r3, [pc, #76]	; (8202c <pmc_osc_enable_fastrc+0x58>)
   81fde:	6a1b      	ldr	r3, [r3, #32]
   81fe0:	4a12      	ldr	r2, [pc, #72]	; (8202c <pmc_osc_enable_fastrc+0x58>)
   81fe2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81fe6:	f043 0308 	orr.w	r3, r3, #8
   81fea:	6213      	str	r3, [r2, #32]
	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   81fec:	bf00      	nop
   81fee:	4b0f      	ldr	r3, [pc, #60]	; (8202c <pmc_osc_enable_fastrc+0x58>)
   81ff0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   81ff6:	2b00      	cmp	r3, #0
   81ff8:	d0f9      	beq.n	81fee <pmc_osc_enable_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   81ffa:	4b0c      	ldr	r3, [pc, #48]	; (8202c <pmc_osc_enable_fastrc+0x58>)
   81ffc:	6a1b      	ldr	r3, [r3, #32]
   81ffe:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_rc;
   82006:	687a      	ldr	r2, [r7, #4]
   82008:	4313      	orrs	r3, r2
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   8200a:	4a08      	ldr	r2, [pc, #32]	; (8202c <pmc_osc_enable_fastrc+0x58>)
			CKGR_MOR_KEY_PASSWD | ul_rc;
   8200c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   82010:	6213      	str	r3, [r2, #32]
	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   82012:	bf00      	nop
   82014:	4b05      	ldr	r3, [pc, #20]	; (8202c <pmc_osc_enable_fastrc+0x58>)
   82016:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82018:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   8201c:	2b00      	cmp	r3, #0
   8201e:	d0f9      	beq.n	82014 <pmc_osc_enable_fastrc+0x40>
}
   82020:	bf00      	nop
   82022:	370c      	adds	r7, #12
   82024:	46bd      	mov	sp, r7
   82026:	bc80      	pop	{r7}
   82028:	4770      	bx	lr
   8202a:	bf00      	nop
   8202c:	400e0400 	.word	0x400e0400

00082030 <pmc_osc_is_ready_fastrc>:
 * \brief Check if the main fastrc is ready.
 *
 * \retval 0 Xtal is not ready, otherwise ready.
 */
uint32_t pmc_osc_is_ready_fastrc(void)
{
   82030:	b480      	push	{r7}
   82032:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_MOSCRCS);
   82034:	4b03      	ldr	r3, [pc, #12]	; (82044 <pmc_osc_is_ready_fastrc+0x14>)
   82036:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82038:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
}
   8203c:	4618      	mov	r0, r3
   8203e:	46bd      	mov	sp, r7
   82040:	bc80      	pop	{r7}
   82042:	4770      	bx	lr
   82044:	400e0400 	.word	0x400e0400

00082048 <pmc_osc_enable_main_xtal>:
 * \brief Enable main XTAL oscillator.
 *
 * \param ul_xtal_startup_time Xtal start-up time, in number of slow clocks.
 */
void pmc_osc_enable_main_xtal(uint32_t ul_xtal_startup_time)
{
   82048:	b480      	push	{r7}
   8204a:	b085      	sub	sp, #20
   8204c:	af00      	add	r7, sp, #0
   8204e:	6078      	str	r0, [r7, #4]
	uint32_t mor = PMC->CKGR_MOR;
   82050:	4b0f      	ldr	r3, [pc, #60]	; (82090 <pmc_osc_enable_main_xtal+0x48>)
   82052:	6a1b      	ldr	r3, [r3, #32]
   82054:	60fb      	str	r3, [r7, #12]
	mor &= ~(CKGR_MOR_MOSCXTBY|CKGR_MOR_MOSCXTEN);
   82056:	68fb      	ldr	r3, [r7, #12]
   82058:	f023 0303 	bic.w	r3, r3, #3
   8205c:	60fb      	str	r3, [r7, #12]
	mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
			CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   8205e:	687b      	ldr	r3, [r7, #4]
   82060:	021b      	lsls	r3, r3, #8
   82062:	b29a      	uxth	r2, r3
	mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82064:	68fb      	ldr	r3, [r7, #12]
   82066:	4313      	orrs	r3, r2
   82068:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8206c:	f043 0301 	orr.w	r3, r3, #1
   82070:	60fb      	str	r3, [r7, #12]
	PMC->CKGR_MOR = mor;
   82072:	4a07      	ldr	r2, [pc, #28]	; (82090 <pmc_osc_enable_main_xtal+0x48>)
   82074:	68fb      	ldr	r3, [r7, #12]
   82076:	6213      	str	r3, [r2, #32]
	/* Wait the main Xtal to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   82078:	bf00      	nop
   8207a:	4b05      	ldr	r3, [pc, #20]	; (82090 <pmc_osc_enable_main_xtal+0x48>)
   8207c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8207e:	f003 0301 	and.w	r3, r3, #1
   82082:	2b00      	cmp	r3, #0
   82084:	d0f9      	beq.n	8207a <pmc_osc_enable_main_xtal+0x32>
}
   82086:	bf00      	nop
   82088:	3714      	adds	r7, #20
   8208a:	46bd      	mov	sp, r7
   8208c:	bc80      	pop	{r7}
   8208e:	4770      	bx	lr
   82090:	400e0400 	.word	0x400e0400

00082094 <pmc_osc_bypass_main_xtal>:

/**
 * \brief Bypass main XTAL.
 */
void pmc_osc_bypass_main_xtal(void)
{
   82094:	b480      	push	{r7}
   82096:	b083      	sub	sp, #12
   82098:	af00      	add	r7, sp, #0
	uint32_t mor = PMC->CKGR_MOR;
   8209a:	4b0a      	ldr	r3, [pc, #40]	; (820c4 <pmc_osc_bypass_main_xtal+0x30>)
   8209c:	6a1b      	ldr	r3, [r3, #32]
   8209e:	607b      	str	r3, [r7, #4]
	mor &= ~(CKGR_MOR_MOSCXTBY|CKGR_MOR_MOSCXTEN);
   820a0:	687b      	ldr	r3, [r7, #4]
   820a2:	f023 0303 	bic.w	r3, r3, #3
   820a6:	607b      	str	r3, [r7, #4]
	mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY;
   820a8:	687b      	ldr	r3, [r7, #4]
   820aa:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   820ae:	f043 0302 	orr.w	r3, r3, #2
   820b2:	607b      	str	r3, [r7, #4]
	/* Enable Crystal oscillator but DO NOT switch now. Keep MOSCSEL to 0 */
	PMC->CKGR_MOR = mor;
   820b4:	4a03      	ldr	r2, [pc, #12]	; (820c4 <pmc_osc_bypass_main_xtal+0x30>)
   820b6:	687b      	ldr	r3, [r7, #4]
   820b8:	6213      	str	r3, [r2, #32]
	/* The MOSCXTS in PMC_SR is automatically set */
}
   820ba:	bf00      	nop
   820bc:	370c      	adds	r7, #12
   820be:	46bd      	mov	sp, r7
   820c0:	bc80      	pop	{r7}
   820c2:	4770      	bx	lr
   820c4:	400e0400 	.word	0x400e0400

000820c8 <pmc_osc_is_bypassed_main_xtal>:
 * \brief Check if the main crystal is bypassed.
 *
 * \retval 0 Xtal is bypassed, otherwise not.
 */
uint32_t pmc_osc_is_bypassed_main_xtal(void)
{
   820c8:	b480      	push	{r7}
   820ca:	af00      	add	r7, sp, #0
	return (PMC->CKGR_MOR & CKGR_MOR_MOSCXTBY);
   820cc:	4b03      	ldr	r3, [pc, #12]	; (820dc <pmc_osc_is_bypassed_main_xtal+0x14>)
   820ce:	6a1b      	ldr	r3, [r3, #32]
   820d0:	f003 0302 	and.w	r3, r3, #2
}
   820d4:	4618      	mov	r0, r3
   820d6:	46bd      	mov	sp, r7
   820d8:	bc80      	pop	{r7}
   820da:	4770      	bx	lr
   820dc:	400e0400 	.word	0x400e0400

000820e0 <pmc_osc_is_ready_main_xtal>:
 * \note If main crystal is bypassed, it's always ready.
 *
 * \retval 0 main crystal is not ready, otherwise ready.
 */
uint32_t pmc_osc_is_ready_main_xtal(void)
{
   820e0:	b480      	push	{r7}
   820e2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_MOSCXTS);
   820e4:	4b03      	ldr	r3, [pc, #12]	; (820f4 <pmc_osc_is_ready_main_xtal+0x14>)
   820e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   820e8:	f003 0301 	and.w	r3, r3, #1
}
   820ec:	4618      	mov	r0, r3
   820ee:	46bd      	mov	sp, r7
   820f0:	bc80      	pop	{r7}
   820f2:	4770      	bx	lr
   820f4:	400e0400 	.word	0x400e0400

000820f8 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   820f8:	b480      	push	{r7}
   820fa:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   820fc:	4b03      	ldr	r3, [pc, #12]	; (8210c <pmc_osc_is_ready_mainck+0x14>)
   820fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82100:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   82104:	4618      	mov	r0, r3
   82106:	46bd      	mov	sp, r7
   82108:	bc80      	pop	{r7}
   8210a:	4770      	bx	lr
   8210c:	400e0400 	.word	0x400e0400

00082110 <pmc_mainck_osc_select>:
 * \note This function will not enable/disable RC or Main Crystal.
 *
 * \param ul_xtal_rc 0 internal RC is selected, otherwise Main Crystal.
 */
void pmc_mainck_osc_select(uint32_t ul_xtal_rc)
{
   82110:	b480      	push	{r7}
   82112:	b085      	sub	sp, #20
   82114:	af00      	add	r7, sp, #0
   82116:	6078      	str	r0, [r7, #4]
	uint32_t mor = PMC->CKGR_MOR;
   82118:	4b0c      	ldr	r3, [pc, #48]	; (8214c <pmc_mainck_osc_select+0x3c>)
   8211a:	6a1b      	ldr	r3, [r3, #32]
   8211c:	60fb      	str	r3, [r7, #12]
	if (ul_xtal_rc) {
   8211e:	687b      	ldr	r3, [r7, #4]
   82120:	2b00      	cmp	r3, #0
   82122:	d004      	beq.n	8212e <pmc_mainck_osc_select+0x1e>
		mor |=  CKGR_MOR_MOSCSEL;
   82124:	68fb      	ldr	r3, [r7, #12]
   82126:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   8212a:	60fb      	str	r3, [r7, #12]
   8212c:	e003      	b.n	82136 <pmc_mainck_osc_select+0x26>
	} else {
		mor &= ~CKGR_MOR_MOSCSEL;
   8212e:	68fb      	ldr	r3, [r7, #12]
   82130:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
   82134:	60fb      	str	r3, [r7, #12]
	}
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor;
   82136:	4a05      	ldr	r2, [pc, #20]	; (8214c <pmc_mainck_osc_select+0x3c>)
   82138:	68fb      	ldr	r3, [r7, #12]
   8213a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8213e:	6213      	str	r3, [r2, #32]
}
   82140:	bf00      	nop
   82142:	3714      	adds	r7, #20
   82144:	46bd      	mov	sp, r7
   82146:	bc80      	pop	{r7}
   82148:	4770      	bx	lr
   8214a:	bf00      	nop
   8214c:	400e0400 	.word	0x400e0400

00082150 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   82150:	b480      	push	{r7}
   82152:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   82154:	4b03      	ldr	r3, [pc, #12]	; (82164 <pmc_disable_pllack+0x14>)
   82156:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   8215a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
   8215c:	bf00      	nop
   8215e:	46bd      	mov	sp, r7
   82160:	bc80      	pop	{r7}
   82162:	4770      	bx	lr
   82164:	400e0400 	.word	0x400e0400

00082168 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   82168:	b480      	push	{r7}
   8216a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   8216c:	4b03      	ldr	r3, [pc, #12]	; (8217c <pmc_is_locked_pllack+0x14>)
   8216e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82170:	f003 0302 	and.w	r3, r3, #2
}
   82174:	4618      	mov	r0, r3
   82176:	46bd      	mov	sp, r7
   82178:	bc80      	pop	{r7}
   8217a:	4770      	bx	lr
   8217c:	400e0400 	.word	0x400e0400

00082180 <pmc_disable_upll_clock>:

/**
 * \brief Disable UPLL clock.
 */
void pmc_disable_upll_clock(void)
{
   82180:	b480      	push	{r7}
   82182:	af00      	add	r7, sp, #0
	PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
   82184:	4b04      	ldr	r3, [pc, #16]	; (82198 <pmc_disable_upll_clock+0x18>)
   82186:	69db      	ldr	r3, [r3, #28]
   82188:	4a03      	ldr	r2, [pc, #12]	; (82198 <pmc_disable_upll_clock+0x18>)
   8218a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   8218e:	61d3      	str	r3, [r2, #28]
}
   82190:	bf00      	nop
   82192:	46bd      	mov	sp, r7
   82194:	bc80      	pop	{r7}
   82196:	4770      	bx	lr
   82198:	400e0400 	.word	0x400e0400

0008219c <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   8219c:	b480      	push	{r7}
   8219e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   821a0:	4b03      	ldr	r3, [pc, #12]	; (821b0 <pmc_is_locked_upll+0x14>)
   821a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   821a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   821a8:	4618      	mov	r0, r3
   821aa:	46bd      	mov	sp, r7
   821ac:	bc80      	pop	{r7}
   821ae:	4770      	bx	lr
   821b0:	400e0400 	.word	0x400e0400

000821b4 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
   821b4:	b480      	push	{r7}
   821b6:	b083      	sub	sp, #12
   821b8:	af00      	add	r7, sp, #0
   821ba:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   821bc:	687b      	ldr	r3, [r7, #4]
   821be:	2b1d      	cmp	r3, #29
   821c0:	d901      	bls.n	821c6 <pmc_enable_periph_clk+0x12>
		return 1;
   821c2:	2301      	movs	r3, #1
   821c4:	e015      	b.n	821f2 <pmc_enable_periph_clk+0x3e>
	}

	if (ul_id < 32) {
   821c6:	687b      	ldr	r3, [r7, #4]
   821c8:	2b1f      	cmp	r3, #31
   821ca:	d811      	bhi.n	821f0 <pmc_enable_periph_clk+0x3c>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   821cc:	4b0b      	ldr	r3, [pc, #44]	; (821fc <pmc_enable_periph_clk+0x48>)
   821ce:	699a      	ldr	r2, [r3, #24]
   821d0:	2101      	movs	r1, #1
   821d2:	687b      	ldr	r3, [r7, #4]
   821d4:	fa01 f303 	lsl.w	r3, r1, r3
   821d8:	401a      	ands	r2, r3
   821da:	2101      	movs	r1, #1
   821dc:	687b      	ldr	r3, [r7, #4]
   821de:	fa01 f303 	lsl.w	r3, r1, r3
   821e2:	429a      	cmp	r2, r3
   821e4:	d004      	beq.n	821f0 <pmc_enable_periph_clk+0x3c>
			PMC->PMC_PCER0 = 1 << ul_id;
   821e6:	2201      	movs	r2, #1
   821e8:	687b      	ldr	r3, [r7, #4]
   821ea:	409a      	lsls	r2, r3
   821ec:	4b03      	ldr	r3, [pc, #12]	; (821fc <pmc_enable_periph_clk+0x48>)
   821ee:	611a      	str	r2, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   821f0:	2300      	movs	r3, #0
}
   821f2:	4618      	mov	r0, r3
   821f4:	370c      	adds	r7, #12
   821f6:	46bd      	mov	sp, r7
   821f8:	bc80      	pop	{r7}
   821fa:	4770      	bx	lr
   821fc:	400e0400 	.word	0x400e0400

00082200 <pmc_disable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_disable_periph_clk(uint32_t ul_id)
{
   82200:	b480      	push	{r7}
   82202:	b083      	sub	sp, #12
   82204:	af00      	add	r7, sp, #0
   82206:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   82208:	687b      	ldr	r3, [r7, #4]
   8220a:	2b1d      	cmp	r3, #29
   8220c:	d901      	bls.n	82212 <pmc_disable_periph_clk+0x12>
		return 1;
   8220e:	2301      	movs	r3, #1
   82210:	e015      	b.n	8223e <pmc_disable_periph_clk+0x3e>
	}

	if (ul_id < 32) {
   82212:	687b      	ldr	r3, [r7, #4]
   82214:	2b1f      	cmp	r3, #31
   82216:	d811      	bhi.n	8223c <pmc_disable_periph_clk+0x3c>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) {
   82218:	4b0b      	ldr	r3, [pc, #44]	; (82248 <pmc_disable_periph_clk+0x48>)
   8221a:	699a      	ldr	r2, [r3, #24]
   8221c:	2101      	movs	r1, #1
   8221e:	687b      	ldr	r3, [r7, #4]
   82220:	fa01 f303 	lsl.w	r3, r1, r3
   82224:	401a      	ands	r2, r3
   82226:	2101      	movs	r1, #1
   82228:	687b      	ldr	r3, [r7, #4]
   8222a:	fa01 f303 	lsl.w	r3, r1, r3
   8222e:	429a      	cmp	r2, r3
   82230:	d104      	bne.n	8223c <pmc_disable_periph_clk+0x3c>
			PMC->PMC_PCDR0 = 1 << ul_id;
   82232:	2201      	movs	r2, #1
   82234:	687b      	ldr	r3, [r7, #4]
   82236:	409a      	lsls	r2, r3
   82238:	4b03      	ldr	r3, [pc, #12]	; (82248 <pmc_disable_periph_clk+0x48>)
   8223a:	615a      	str	r2, [r3, #20]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
			PMC->PMC_PCDR1 = 1 << ul_id;
		}
#endif
	}
	return 0;
   8223c:	2300      	movs	r3, #0
}
   8223e:	4618      	mov	r0, r3
   82240:	370c      	adds	r7, #12
   82242:	46bd      	mov	sp, r7
   82244:	bc80      	pop	{r7}
   82246:	4770      	bx	lr
   82248:	400e0400 	.word	0x400e0400

0008224c <pmc_enable_pck>:
 * \brief Enable the specified programmable clock.
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
   8224c:	b480      	push	{r7}
   8224e:	b083      	sub	sp, #12
   82250:	af00      	add	r7, sp, #0
   82252:	6078      	str	r0, [r7, #4]
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
   82254:	4a05      	ldr	r2, [pc, #20]	; (8226c <pmc_enable_pck+0x20>)
   82256:	f44f 7180 	mov.w	r1, #256	; 0x100
   8225a:	687b      	ldr	r3, [r7, #4]
   8225c:	fa01 f303 	lsl.w	r3, r1, r3
   82260:	6013      	str	r3, [r2, #0]
}
   82262:	bf00      	nop
   82264:	370c      	adds	r7, #12
   82266:	46bd      	mov	sp, r7
   82268:	bc80      	pop	{r7}
   8226a:	4770      	bx	lr
   8226c:	400e0400 	.word	0x400e0400

00082270 <pmc_set_fast_startup_input>:
 *        (event generation).
 *
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
   82270:	b480      	push	{r7}
   82272:	b083      	sub	sp, #12
   82274:	af00      	add	r7, sp, #0
   82276:	6078      	str	r0, [r7, #4]
	ul_inputs &= PMC_FAST_STARTUP_Msk;
   82278:	687b      	ldr	r3, [r7, #4]
   8227a:	f3c3 0312 	ubfx	r3, r3, #0, #19
   8227e:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR |= ul_inputs;
   82280:	4b05      	ldr	r3, [pc, #20]	; (82298 <pmc_set_fast_startup_input+0x28>)
   82282:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   82284:	4904      	ldr	r1, [pc, #16]	; (82298 <pmc_set_fast_startup_input+0x28>)
   82286:	687b      	ldr	r3, [r7, #4]
   82288:	4313      	orrs	r3, r2
   8228a:	670b      	str	r3, [r1, #112]	; 0x70
}
   8228c:	bf00      	nop
   8228e:	370c      	adds	r7, #12
   82290:	46bd      	mov	sp, r7
   82292:	bc80      	pop	{r7}
   82294:	4770      	bx	lr
   82296:	bf00      	nop
   82298:	400e0400 	.word	0x400e0400

0008229c <pmc_enable_waitmode>:
/**
 * \brief Enable Wait Mode. Enter condition: WFE + (SLEEPDEEP bit = 0) +
 * (LPM bit = 1)
 */
void pmc_enable_waitmode(void)
{
   8229c:	b480      	push	{r7}
   8229e:	b083      	sub	sp, #12
   822a0:	af00      	add	r7, sp, #0
	uint32_t i;

	PMC->PMC_FSMR |= PMC_FSMR_LPM; /* Enter Wait mode */
   822a2:	4b12      	ldr	r3, [pc, #72]	; (822ec <pmc_enable_waitmode+0x50>)
   822a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   822a6:	4a11      	ldr	r2, [pc, #68]	; (822ec <pmc_enable_waitmode+0x50>)
   822a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   822ac:	6713      	str	r3, [r2, #112]	; 0x70
	SCB->SCR &= (uint32_t) ~ SCB_SCR_SLEEPDEEP_Msk; /* Deep sleep */
   822ae:	4b10      	ldr	r3, [pc, #64]	; (822f0 <pmc_enable_waitmode+0x54>)
   822b0:	691b      	ldr	r3, [r3, #16]
   822b2:	4a0f      	ldr	r2, [pc, #60]	; (822f0 <pmc_enable_waitmode+0x54>)
   822b4:	f023 0304 	bic.w	r3, r3, #4
   822b8:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfe");
   822ba:	bf20      	wfe
	__WFE();

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
   822bc:	2300      	movs	r3, #0
   822be:	607b      	str	r3, [r7, #4]
   822c0:	e003      	b.n	822ca <pmc_enable_waitmode+0x2e>
  __ASM volatile ("nop");
   822c2:	bf00      	nop
   822c4:	687b      	ldr	r3, [r7, #4]
   822c6:	3301      	adds	r3, #1
   822c8:	607b      	str	r3, [r7, #4]
   822ca:	687b      	ldr	r3, [r7, #4]
   822cc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
   822d0:	d3f7      	bcc.n	822c2 <pmc_enable_waitmode+0x26>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
   822d2:	bf00      	nop
   822d4:	4b05      	ldr	r3, [pc, #20]	; (822ec <pmc_enable_waitmode+0x50>)
   822d6:	6a1b      	ldr	r3, [r3, #32]
   822d8:	f003 0308 	and.w	r3, r3, #8
   822dc:	2b00      	cmp	r3, #0
   822de:	d0f9      	beq.n	822d4 <pmc_enable_waitmode+0x38>

}
   822e0:	bf00      	nop
   822e2:	370c      	adds	r7, #12
   822e4:	46bd      	mov	sp, r7
   822e6:	bc80      	pop	{r7}
   822e8:	4770      	bx	lr
   822ea:	bf00      	nop
   822ec:	400e0400 	.word	0x400e0400
   822f0:	e000ed00 	.word	0xe000ed00

000822f4 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
   822f4:	b5b0      	push	{r4, r5, r7, lr}
   822f6:	b09c      	sub	sp, #112	; 0x70
   822f8:	af00      	add	r7, sp, #0
   822fa:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
   822fc:	687b      	ldr	r3, [r7, #4]
   822fe:	3b01      	subs	r3, #1
   82300:	2b04      	cmp	r3, #4
   82302:	f200 81d9 	bhi.w	826b8 <pmc_sleep+0x3c4>
   82306:	a201      	add	r2, pc, #4	; (adr r2, 8230c <pmc_sleep+0x18>)
   82308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8230c:	00082321 	.word	0x00082321
   82310:	00082321 	.word	0x00082321
   82314:	00082353 	.word	0x00082353
   82318:	00082353 	.word	0x00082353
   8231c:	0008269d 	.word	0x0008269d
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
		cpu_irq_enable();
		__WFI();
		break;
#else
		PMC->PMC_FSMR &= (uint32_t)~PMC_FSMR_LPM;
   82320:	4b80      	ldr	r3, [pc, #512]	; (82524 <pmc_sleep+0x230>)
   82322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   82324:	4a7f      	ldr	r2, [pc, #508]	; (82524 <pmc_sleep+0x230>)
   82326:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
   8232a:	6713      	str	r3, [r2, #112]	; 0x70
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
   8232c:	4b7e      	ldr	r3, [pc, #504]	; (82528 <pmc_sleep+0x234>)
   8232e:	691b      	ldr	r3, [r3, #16]
   82330:	4a7d      	ldr	r2, [pc, #500]	; (82528 <pmc_sleep+0x234>)
   82332:	f023 0304 	bic.w	r3, r3, #4
   82336:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
   82338:	4b7c      	ldr	r3, [pc, #496]	; (8252c <pmc_sleep+0x238>)
   8233a:	2201      	movs	r2, #1
   8233c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
   8233e:	f3bf 8f5f 	dmb	sy
   82342:	b662      	cpsie	i
		if (sleep_mode == SAM_PM_SMODE_SLEEP_WFI)
   82344:	687b      	ldr	r3, [r7, #4]
   82346:	2b02      	cmp	r3, #2
   82348:	d101      	bne.n	8234e <pmc_sleep+0x5a>
  __ASM volatile ("wfi");
   8234a:	bf30      	wfi
			__WFI();
		else
			__WFE();
		break;
   8234c:	e1b4      	b.n	826b8 <pmc_sleep+0x3c4>
  __ASM volatile ("wfe");
   8234e:	bf20      	wfe
   82350:	e1b2      	b.n	826b8 <pmc_sleep+0x3c4>
  __ASM volatile ("cpsid i");
   82352:	b672      	cpsid	i
  __ASM volatile ("dmb");
   82354:	f3bf 8f5f 	dmb	sy
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
#endif
		cpu_irq_disable();
   82358:	4b74      	ldr	r3, [pc, #464]	; (8252c <pmc_sleep+0x238>)
   8235a:	2200      	movs	r2, #0
   8235c:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
   8235e:	4b74      	ldr	r3, [pc, #464]	; (82530 <pmc_sleep+0x23c>)
   82360:	2201      	movs	r2, #1
   82362:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
   82364:	687b      	ldr	r3, [r7, #4]
   82366:	2b04      	cmp	r3, #4
   82368:	bf0c      	ite	eq
   8236a:	2301      	moveq	r3, #1
   8236c:	2300      	movne	r3, #0
   8236e:	b2da      	uxtb	r2, r3
   82370:	f107 0320 	add.w	r3, r7, #32
   82374:	64fb      	str	r3, [r7, #76]	; 0x4c
   82376:	f107 031c 	add.w	r3, r7, #28
   8237a:	64bb      	str	r3, [r7, #72]	; 0x48
   8237c:	f107 0318 	add.w	r3, r7, #24
   82380:	647b      	str	r3, [r7, #68]	; 0x44
   82382:	f107 0314 	add.w	r3, r7, #20
   82386:	643b      	str	r3, [r7, #64]	; 0x40
   82388:	f107 0310 	add.w	r3, r7, #16
   8238c:	63fb      	str	r3, [r7, #60]	; 0x3c
   8238e:	f107 030c 	add.w	r3, r7, #12
   82392:	63bb      	str	r3, [r7, #56]	; 0x38
   82394:	4613      	mov	r3, r2
   82396:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	uint32_t mor  = PMC->CKGR_MOR;
   8239a:	4b62      	ldr	r3, [pc, #392]	; (82524 <pmc_sleep+0x230>)
   8239c:	6a1b      	ldr	r3, [r3, #32]
   8239e:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t mckr = PMC->PMC_MCKR;
   823a0:	4b60      	ldr	r3, [pc, #384]	; (82524 <pmc_sleep+0x230>)
   823a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   823a4:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t fmr  = EFC0->EEFC_FMR;
   823a6:	4b63      	ldr	r3, [pc, #396]	; (82534 <pmc_sleep+0x240>)
   823a8:	681b      	ldr	r3, [r3, #0]
   823aa:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t fmr1 = EFC1->EEFC_FMR;
   823ac:	4b62      	ldr	r3, [pc, #392]	; (82538 <pmc_sleep+0x244>)
   823ae:	681b      	ldr	r3, [r3, #0]
   823b0:	627b      	str	r3, [r7, #36]	; 0x24
	if (p_osc_setting) {
   823b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   823b4:	2b00      	cmp	r3, #0
   823b6:	d002      	beq.n	823be <pmc_sleep+0xca>
		*p_osc_setting = mor;
   823b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   823ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   823bc:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
   823be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   823c0:	2b00      	cmp	r3, #0
   823c2:	d003      	beq.n	823cc <pmc_sleep+0xd8>
		*p_pll0_setting = PMC->CKGR_PLLAR;
   823c4:	4b57      	ldr	r3, [pc, #348]	; (82524 <pmc_sleep+0x230>)
   823c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   823c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   823ca:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
   823cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   823ce:	2b00      	cmp	r3, #0
   823d0:	d003      	beq.n	823da <pmc_sleep+0xe6>
		*p_pll1_setting = PMC->CKGR_UCKR;
   823d2:	4b54      	ldr	r3, [pc, #336]	; (82524 <pmc_sleep+0x230>)
   823d4:	69da      	ldr	r2, [r3, #28]
   823d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   823d8:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
   823da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   823dc:	2b00      	cmp	r3, #0
   823de:	d002      	beq.n	823e6 <pmc_sleep+0xf2>
		*p_mck_setting  = mckr;
   823e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   823e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   823e4:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
   823e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   823e8:	2b00      	cmp	r3, #0
   823ea:	d002      	beq.n	823f2 <pmc_sleep+0xfe>
		*p_fmr_setting  = fmr;
   823ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   823ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
   823f0:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting1) {
   823f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   823f4:	2b00      	cmp	r3, #0
   823f6:	d002      	beq.n	823fe <pmc_sleep+0x10a>
		*p_fmr_setting1 = fmr1;
   823f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   823fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   823fc:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
   823fe:	4a49      	ldr	r2, [pc, #292]	; (82524 <pmc_sleep+0x230>)
   82400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   82402:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82406:	f043 0308 	orr.w	r3, r3, #8
   8240a:	6213      	str	r3, [r2, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
   8240c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   8240e:	f003 0303 	and.w	r3, r3, #3
   82412:	2b01      	cmp	r3, #1
   82414:	d90e      	bls.n	82434 <pmc_sleep+0x140>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
   82416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82418:	f023 0303 	bic.w	r3, r3, #3
   8241c:	f043 0301 	orr.w	r3, r3, #1
   82420:	62fb      	str	r3, [r7, #44]	; 0x2c
		PMC->PMC_MCKR = mckr;
   82422:	4a40      	ldr	r2, [pc, #256]	; (82524 <pmc_sleep+0x230>)
   82424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82426:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
   82428:	4b3e      	ldr	r3, [pc, #248]	; (82524 <pmc_sleep+0x230>)
   8242a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8242c:	f003 0308 	and.w	r3, r3, #8
   82430:	2b00      	cmp	r3, #0
   82432:	d0f9      	beq.n	82428 <pmc_sleep+0x134>
	if (mckr & PMC_MCKR_PRES_Msk) {
   82434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82436:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8243a:	2b00      	cmp	r3, #0
   8243c:	d00c      	beq.n	82458 <pmc_sleep+0x164>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
   8243e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82440:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   82444:	62fb      	str	r3, [r7, #44]	; 0x2c
		PMC->PMC_MCKR = mckr;
   82446:	4a37      	ldr	r2, [pc, #220]	; (82524 <pmc_sleep+0x230>)
   82448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   8244a:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
   8244c:	4b35      	ldr	r3, [pc, #212]	; (82524 <pmc_sleep+0x230>)
   8244e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82450:	f003 0308 	and.w	r3, r3, #8
   82454:	2b00      	cmp	r3, #0
   82456:	d0f9      	beq.n	8244c <pmc_sleep+0x158>
	pmc_disable_pllack();
   82458:	4b38      	ldr	r3, [pc, #224]	; (8253c <pmc_sleep+0x248>)
   8245a:	4798      	blx	r3
	pmc_disable_upll_clock();
   8245c:	4b38      	ldr	r3, [pc, #224]	; (82540 <pmc_sleep+0x24c>)
   8245e:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   82460:	4b30      	ldr	r3, [pc, #192]	; (82524 <pmc_sleep+0x230>)
   82462:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   82468:	2b00      	cmp	r3, #0
   8246a:	d0f9      	beq.n	82460 <pmc_sleep+0x16c>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
   8246c:	4b2d      	ldr	r3, [pc, #180]	; (82524 <pmc_sleep+0x230>)
   8246e:	6a1b      	ldr	r3, [r3, #32]
   82470:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   82474:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   82478:	4a2a      	ldr	r2, [pc, #168]	; (82524 <pmc_sleep+0x230>)
   8247a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8247e:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
   82480:	4b28      	ldr	r3, [pc, #160]	; (82524 <pmc_sleep+0x230>)
   82482:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82484:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
   82488:	2b00      	cmp	r3, #0
   8248a:	d0f9      	beq.n	82480 <pmc_sleep+0x18c>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
   8248c:	4a29      	ldr	r2, [pc, #164]	; (82534 <pmc_sleep+0x240>)
   8248e:	6abb      	ldr	r3, [r7, #40]	; 0x28
   82490:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
   82494:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = fmr1 & (~EEFC_FMR_FWS_Msk);
   82496:	4a28      	ldr	r2, [pc, #160]	; (82538 <pmc_sleep+0x244>)
   82498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8249a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
   8249e:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
   824a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
   824a4:	2b00      	cmp	r3, #0
   824a6:	d009      	beq.n	824bc <pmc_sleep+0x1c8>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   824a8:	4b1e      	ldr	r3, [pc, #120]	; (82524 <pmc_sleep+0x230>)
   824aa:	6a1b      	ldr	r3, [r3, #32]
   824ac:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   824b0:	f023 0301 	bic.w	r3, r3, #1
   824b4:	4a1b      	ldr	r2, [pc, #108]	; (82524 <pmc_sleep+0x230>)
   824b6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   824ba:	6213      	str	r3, [r2, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
   824bc:	4b1b      	ldr	r3, [pc, #108]	; (8252c <pmc_sleep+0x238>)
   824be:	2201      	movs	r2, #1
   824c0:	701a      	strb	r2, [r3, #0]
   824c2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   824c6:	b662      	cpsie	i

		pmc_enable_waitmode();
   824c8:	4b1e      	ldr	r3, [pc, #120]	; (82544 <pmc_sleep+0x250>)
   824ca:	4798      	blx	r3
  __ASM volatile ("cpsid i");
   824cc:	b672      	cpsid	i
   824ce:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
   824d2:	4b16      	ldr	r3, [pc, #88]	; (8252c <pmc_sleep+0x238>)
   824d4:	2200      	movs	r2, #0
   824d6:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
   824d8:	6a3d      	ldr	r5, [r7, #32]
   824da:	69fc      	ldr	r4, [r7, #28]
   824dc:	69b8      	ldr	r0, [r7, #24]
   824de:	6979      	ldr	r1, [r7, #20]
   824e0:	693a      	ldr	r2, [r7, #16]
   824e2:	68fb      	ldr	r3, [r7, #12]
   824e4:	66fd      	str	r5, [r7, #108]	; 0x6c
   824e6:	66bc      	str	r4, [r7, #104]	; 0x68
   824e8:	6678      	str	r0, [r7, #100]	; 0x64
   824ea:	6639      	str	r1, [r7, #96]	; 0x60
   824ec:	65fa      	str	r2, [r7, #92]	; 0x5c
   824ee:	65bb      	str	r3, [r7, #88]	; 0x58
	uint32_t pll_sr = 0;
   824f0:	2300      	movs	r3, #0
   824f2:	657b      	str	r3, [r7, #84]	; 0x54
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
   824f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   824f6:	f003 0302 	and.w	r3, r3, #2
   824fa:	2b00      	cmp	r3, #0
   824fc:	d028      	beq.n	82550 <pmc_sleep+0x25c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   824fe:	4b09      	ldr	r3, [pc, #36]	; (82524 <pmc_sleep+0x230>)
   82500:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   82502:	4a11      	ldr	r2, [pc, #68]	; (82548 <pmc_sleep+0x254>)
   82504:	401a      	ands	r2, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82506:	4907      	ldr	r1, [pc, #28]	; (82524 <pmc_sleep+0x230>)
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   82508:	4b10      	ldr	r3, [pc, #64]	; (8254c <pmc_sleep+0x258>)
   8250a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8250c:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   8250e:	4b05      	ldr	r3, [pc, #20]	; (82524 <pmc_sleep+0x230>)
   82510:	6a1b      	ldr	r3, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
   82512:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82516:	f023 0378 	bic.w	r3, r3, #120	; 0x78
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   8251a:	4a02      	ldr	r2, [pc, #8]	; (82524 <pmc_sleep+0x230>)
				| CKGR_MOR_KEY_PASSWD;
   8251c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   82520:	6213      	str	r3, [r2, #32]
   82522:	e050      	b.n	825c6 <pmc_sleep+0x2d2>
   82524:	400e0400 	.word	0x400e0400
   82528:	e000ed00 	.word	0xe000ed00
   8252c:	20000294 	.word	0x20000294
   82530:	20001328 	.word	0x20001328
   82534:	400e0800 	.word	0x400e0800
   82538:	400e0a00 	.word	0x400e0a00
   8253c:	00082151 	.word	0x00082151
   82540:	00082181 	.word	0x00082181
   82544:	0008229d 	.word	0x0008229d
   82548:	fec8fffc 	.word	0xfec8fffc
   8254c:	01370002 	.word	0x01370002
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
   82550:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   82552:	f003 0301 	and.w	r3, r3, #1
   82556:	2b00      	cmp	r3, #0
   82558:	d035      	beq.n	825c6 <pmc_sleep+0x2d2>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
   8255a:	4b59      	ldr	r3, [pc, #356]	; (826c0 <pmc_sleep+0x3cc>)
   8255c:	6a1b      	ldr	r3, [r3, #32]
   8255e:	f003 0301 	and.w	r3, r3, #1
   82562:	2b00      	cmp	r3, #0
   82564:	d111      	bne.n	8258a <pmc_sleep+0x296>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82566:	4b56      	ldr	r3, [pc, #344]	; (826c0 <pmc_sleep+0x3cc>)
   82568:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
   8256a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8256e:	f023 0303 	bic.w	r3, r3, #3
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82572:	4a53      	ldr	r2, [pc, #332]	; (826c0 <pmc_sleep+0x3cc>)
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
   82574:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82578:	f043 0301 	orr.w	r3, r3, #1
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8257c:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8257e:	4b50      	ldr	r3, [pc, #320]	; (826c0 <pmc_sleep+0x3cc>)
   82580:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82582:	f003 0301 	and.w	r3, r3, #1
   82586:	2b00      	cmp	r3, #0
   82588:	d0f9      	beq.n	8257e <pmc_sleep+0x28a>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
   8258a:	4b4d      	ldr	r3, [pc, #308]	; (826c0 <pmc_sleep+0x3cc>)
   8258c:	6a1b      	ldr	r3, [r3, #32]
   8258e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   82592:	2b00      	cmp	r3, #0
   82594:	d10d      	bne.n	825b2 <pmc_sleep+0x2be>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   82596:	4b4a      	ldr	r3, [pc, #296]	; (826c0 <pmc_sleep+0x3cc>)
   82598:	6a1b      	ldr	r3, [r3, #32]
   8259a:	4a49      	ldr	r2, [pc, #292]	; (826c0 <pmc_sleep+0x3cc>)
   8259c:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   825a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   825a4:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
   825a6:	4b46      	ldr	r3, [pc, #280]	; (826c0 <pmc_sleep+0x3cc>)
   825a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   825aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
   825ae:	2b00      	cmp	r3, #0
   825b0:	d0f9      	beq.n	825a6 <pmc_sleep+0x2b2>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   825b2:	4b43      	ldr	r3, [pc, #268]	; (826c0 <pmc_sleep+0x3cc>)
   825b4:	6a1b      	ldr	r3, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
   825b6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   825ba:	f023 0378 	bic.w	r3, r3, #120	; 0x78
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   825be:	4a40      	ldr	r2, [pc, #256]	; (826c0 <pmc_sleep+0x3cc>)
					| CKGR_MOR_KEY_PASSWD;
   825c0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   825c4:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
   825c6:	6eba      	ldr	r2, [r7, #104]	; 0x68
   825c8:	4b3e      	ldr	r3, [pc, #248]	; (826c4 <pmc_sleep+0x3d0>)
   825ca:	4013      	ands	r3, r2
   825cc:	2b00      	cmp	r3, #0
   825ce:	d008      	beq.n	825e2 <pmc_sleep+0x2ee>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
   825d0:	4a3b      	ldr	r2, [pc, #236]	; (826c0 <pmc_sleep+0x3cc>)
   825d2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   825d4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   825d8:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
   825da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   825dc:	f043 0302 	orr.w	r3, r3, #2
   825e0:	657b      	str	r3, [r7, #84]	; 0x54
	if (pll1_setting & CKGR_UCKR_UPLLEN) {
   825e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   825e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
   825e8:	2b00      	cmp	r3, #0
   825ea:	d006      	beq.n	825fa <pmc_sleep+0x306>
		PMC->CKGR_UCKR = pll1_setting;
   825ec:	4a34      	ldr	r2, [pc, #208]	; (826c0 <pmc_sleep+0x3cc>)
   825ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   825f0:	61d3      	str	r3, [r2, #28]
		pll_sr |= PMC_SR_LOCKU;
   825f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   825f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   825f8:	657b      	str	r3, [r7, #84]	; 0x54
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
   825fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
   825fc:	f003 0303 	and.w	r3, r3, #3
   82600:	2b02      	cmp	r3, #2
   82602:	d002      	beq.n	8260a <pmc_sleep+0x316>
   82604:	2b03      	cmp	r3, #3
   82606:	d007      	beq.n	82618 <pmc_sleep+0x324>
   82608:	e00c      	b.n	82624 <pmc_sleep+0x330>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
   8260a:	4b2d      	ldr	r3, [pc, #180]	; (826c0 <pmc_sleep+0x3cc>)
   8260c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8260e:	f003 0302 	and.w	r3, r3, #2
   82612:	2b00      	cmp	r3, #0
   82614:	d0f9      	beq.n	8260a <pmc_sleep+0x316>
   82616:	e005      	b.n	82624 <pmc_sleep+0x330>
		while (!(PMC->PMC_SR & PMC_SR_LOCKU));
   82618:	4b29      	ldr	r3, [pc, #164]	; (826c0 <pmc_sleep+0x3cc>)
   8261a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8261c:	f003 0340 	and.w	r3, r3, #64	; 0x40
   82620:	2b00      	cmp	r3, #0
   82622:	d0f9      	beq.n	82618 <pmc_sleep+0x324>
	mckr = PMC->PMC_MCKR;
   82624:	4b26      	ldr	r3, [pc, #152]	; (826c0 <pmc_sleep+0x3cc>)
   82626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82628:	653b      	str	r3, [r7, #80]	; 0x50
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
   8262a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
   8262c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
   82630:	6e3b      	ldr	r3, [r7, #96]	; 0x60
   82632:	f003 0370 	and.w	r3, r3, #112	; 0x70
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
   82636:	4922      	ldr	r1, [pc, #136]	; (826c0 <pmc_sleep+0x3cc>)
		| (mck_setting & PMC_MCKR_PRES_Msk);
   82638:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
   8263a:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
   8263c:	4b20      	ldr	r3, [pc, #128]	; (826c0 <pmc_sleep+0x3cc>)
   8263e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82640:	f003 0308 	and.w	r3, r3, #8
   82644:	2b00      	cmp	r3, #0
   82646:	d0f9      	beq.n	8263c <pmc_sleep+0x348>
	EFC0->EEFC_FMR = fmr_setting;
   82648:	4a1f      	ldr	r2, [pc, #124]	; (826c8 <pmc_sleep+0x3d4>)
   8264a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   8264c:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = fmr_setting1;
   8264e:	4a1f      	ldr	r2, [pc, #124]	; (826cc <pmc_sleep+0x3d8>)
   82650:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   82652:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
   82654:	4a1a      	ldr	r2, [pc, #104]	; (826c0 <pmc_sleep+0x3cc>)
   82656:	6e3b      	ldr	r3, [r7, #96]	; 0x60
   82658:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
   8265a:	4b19      	ldr	r3, [pc, #100]	; (826c0 <pmc_sleep+0x3cc>)
   8265c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8265e:	f003 0308 	and.w	r3, r3, #8
   82662:	2b00      	cmp	r3, #0
   82664:	d0f9      	beq.n	8265a <pmc_sleep+0x366>
	while (!(PMC->PMC_SR & pll_sr));
   82666:	4b16      	ldr	r3, [pc, #88]	; (826c0 <pmc_sleep+0x3cc>)
   82668:	6e9a      	ldr	r2, [r3, #104]	; 0x68
   8266a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   8266c:	4013      	ands	r3, r2
   8266e:	2b00      	cmp	r3, #0
   82670:	d0f9      	beq.n	82666 <pmc_sleep+0x372>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
   82672:	4b17      	ldr	r3, [pc, #92]	; (826d0 <pmc_sleep+0x3dc>)
   82674:	2200      	movs	r2, #0
   82676:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
   82678:	4b16      	ldr	r3, [pc, #88]	; (826d4 <pmc_sleep+0x3e0>)
   8267a:	681b      	ldr	r3, [r3, #0]
   8267c:	2b00      	cmp	r3, #0
   8267e:	d005      	beq.n	8268c <pmc_sleep+0x398>
			callback_clocks_restored();
   82680:	4b14      	ldr	r3, [pc, #80]	; (826d4 <pmc_sleep+0x3e0>)
   82682:	681b      	ldr	r3, [r3, #0]
   82684:	4798      	blx	r3
			callback_clocks_restored = NULL;
   82686:	4b13      	ldr	r3, [pc, #76]	; (826d4 <pmc_sleep+0x3e0>)
   82688:	2200      	movs	r2, #0
   8268a:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
   8268c:	4b12      	ldr	r3, [pc, #72]	; (826d8 <pmc_sleep+0x3e4>)
   8268e:	2201      	movs	r2, #1
   82690:	701a      	strb	r2, [r3, #0]
   82692:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   82696:	b662      	cpsie	i

		break;
   82698:	bf00      	nop
   8269a:	e00d      	b.n	826b8 <pmc_sleep+0x3c4>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
   8269c:	4b0f      	ldr	r3, [pc, #60]	; (826dc <pmc_sleep+0x3e8>)
   8269e:	691b      	ldr	r3, [r3, #16]
   826a0:	4a0e      	ldr	r2, [pc, #56]	; (826dc <pmc_sleep+0x3e8>)
   826a2:	f043 0304 	orr.w	r3, r3, #4
   826a6:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
		cpu_irq_enable();
		__WFI() ;
#else
		cpu_irq_enable();
   826a8:	4b0b      	ldr	r3, [pc, #44]	; (826d8 <pmc_sleep+0x3e4>)
   826aa:	2201      	movs	r2, #1
   826ac:	701a      	strb	r2, [r3, #0]
   826ae:	f3bf 8f5f 	dmb	sy
   826b2:	b662      	cpsie	i
  __ASM volatile ("wfe");
   826b4:	bf20      	wfe
		__WFE() ;
#endif
		break;
   826b6:	bf00      	nop
#endif
	}
}
   826b8:	bf00      	nop
   826ba:	3770      	adds	r7, #112	; 0x70
   826bc:	46bd      	mov	sp, r7
   826be:	bdb0      	pop	{r4, r5, r7, pc}
   826c0:	400e0400 	.word	0x400e0400
   826c4:	07ff0000 	.word	0x07ff0000
   826c8:	400e0800 	.word	0x400e0800
   826cc:	400e0a00 	.word	0x400e0a00
   826d0:	20001328 	.word	0x20001328
   826d4:	2000132c 	.word	0x2000132c
   826d8:	20000294 	.word	0x20000294
   826dc:	e000ed00 	.word	0xe000ed00

000826e0 <pmc_is_wakeup_clocks_restored>:

bool pmc_is_wakeup_clocks_restored(void)
{
   826e0:	b480      	push	{r7}
   826e2:	af00      	add	r7, sp, #0
	return !b_is_sleep_clock_used;
   826e4:	4b08      	ldr	r3, [pc, #32]	; (82708 <pmc_is_wakeup_clocks_restored+0x28>)
   826e6:	781b      	ldrb	r3, [r3, #0]
   826e8:	b2db      	uxtb	r3, r3
   826ea:	2b00      	cmp	r3, #0
   826ec:	bf14      	ite	ne
   826ee:	2301      	movne	r3, #1
   826f0:	2300      	moveq	r3, #0
   826f2:	b2db      	uxtb	r3, r3
   826f4:	f083 0301 	eor.w	r3, r3, #1
   826f8:	b2db      	uxtb	r3, r3
   826fa:	f003 0301 	and.w	r3, r3, #1
   826fe:	b2db      	uxtb	r3, r3
}
   82700:	4618      	mov	r0, r3
   82702:	46bd      	mov	sp, r7
   82704:	bc80      	pop	{r7}
   82706:	4770      	bx	lr
   82708:	20001328 	.word	0x20001328

0008270c <smc_set_setup_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
   8270c:	b480      	push	{r7}
   8270e:	b085      	sub	sp, #20
   82710:	af00      	add	r7, sp, #0
   82712:	60f8      	str	r0, [r7, #12]
   82714:	60b9      	str	r1, [r7, #8]
   82716:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
   82718:	68f9      	ldr	r1, [r7, #12]
   8271a:	68ba      	ldr	r2, [r7, #8]
   8271c:	4613      	mov	r3, r2
   8271e:	009b      	lsls	r3, r3, #2
   82720:	4413      	add	r3, r2
   82722:	009b      	lsls	r3, r3, #2
   82724:	440b      	add	r3, r1
   82726:	3370      	adds	r3, #112	; 0x70
   82728:	687a      	ldr	r2, [r7, #4]
   8272a:	601a      	str	r2, [r3, #0]
}
   8272c:	bf00      	nop
   8272e:	3714      	adds	r7, #20
   82730:	46bd      	mov	sp, r7
   82732:	bc80      	pop	{r7}
   82734:	4770      	bx	lr

00082736 <smc_set_pulse_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
   82736:	b480      	push	{r7}
   82738:	b085      	sub	sp, #20
   8273a:	af00      	add	r7, sp, #0
   8273c:	60f8      	str	r0, [r7, #12]
   8273e:	60b9      	str	r1, [r7, #8]
   82740:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
   82742:	68f9      	ldr	r1, [r7, #12]
   82744:	68ba      	ldr	r2, [r7, #8]
   82746:	4613      	mov	r3, r2
   82748:	009b      	lsls	r3, r3, #2
   8274a:	4413      	add	r3, r2
   8274c:	009b      	lsls	r3, r3, #2
   8274e:	440b      	add	r3, r1
   82750:	3374      	adds	r3, #116	; 0x74
   82752:	687a      	ldr	r2, [r7, #4]
   82754:	601a      	str	r2, [r3, #0]
}
   82756:	bf00      	nop
   82758:	3714      	adds	r7, #20
   8275a:	46bd      	mov	sp, r7
   8275c:	bc80      	pop	{r7}
   8275e:	4770      	bx	lr

00082760 <smc_set_cycle_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
   82760:	b480      	push	{r7}
   82762:	b085      	sub	sp, #20
   82764:	af00      	add	r7, sp, #0
   82766:	60f8      	str	r0, [r7, #12]
   82768:	60b9      	str	r1, [r7, #8]
   8276a:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
   8276c:	68f9      	ldr	r1, [r7, #12]
   8276e:	68ba      	ldr	r2, [r7, #8]
   82770:	4613      	mov	r3, r2
   82772:	009b      	lsls	r3, r3, #2
   82774:	4413      	add	r3, r2
   82776:	009b      	lsls	r3, r3, #2
   82778:	440b      	add	r3, r1
   8277a:	3378      	adds	r3, #120	; 0x78
   8277c:	687a      	ldr	r2, [r7, #4]
   8277e:	601a      	str	r2, [r3, #0]
}
   82780:	bf00      	nop
   82782:	3714      	adds	r7, #20
   82784:	46bd      	mov	sp, r7
   82786:	bc80      	pop	{r7}
   82788:	4770      	bx	lr

0008278a <smc_set_mode>:
 * \param p_smc Pointer to an SMC instance.
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
   8278a:	b480      	push	{r7}
   8278c:	b085      	sub	sp, #20
   8278e:	af00      	add	r7, sp, #0
   82790:	60f8      	str	r0, [r7, #12]
   82792:	60b9      	str	r1, [r7, #8]
   82794:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
   82796:	68f9      	ldr	r1, [r7, #12]
   82798:	68ba      	ldr	r2, [r7, #8]
   8279a:	4613      	mov	r3, r2
   8279c:	009b      	lsls	r3, r3, #2
   8279e:	4413      	add	r3, r2
   827a0:	009b      	lsls	r3, r3, #2
   827a2:	440b      	add	r3, r1
   827a4:	3380      	adds	r3, #128	; 0x80
   827a6:	687a      	ldr	r2, [r7, #4]
   827a8:	601a      	str	r2, [r3, #0]
}
   827aa:	bf00      	nop
   827ac:	3714      	adds	r7, #20
   827ae:	46bd      	mov	sp, r7
   827b0:	bc80      	pop	{r7}
   827b2:	4770      	bx	lr

000827b4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   827b4:	b580      	push	{r7, lr}
   827b6:	b082      	sub	sp, #8
   827b8:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   827ba:	4b1e      	ldr	r3, [pc, #120]	; (82834 <Reset_Handler+0x80>)
   827bc:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   827be:	4b1e      	ldr	r3, [pc, #120]	; (82838 <Reset_Handler+0x84>)
   827c0:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   827c2:	687a      	ldr	r2, [r7, #4]
   827c4:	683b      	ldr	r3, [r7, #0]
   827c6:	429a      	cmp	r2, r3
   827c8:	d00c      	beq.n	827e4 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   827ca:	e007      	b.n	827dc <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   827cc:	687a      	ldr	r2, [r7, #4]
   827ce:	1d13      	adds	r3, r2, #4
   827d0:	607b      	str	r3, [r7, #4]
   827d2:	683b      	ldr	r3, [r7, #0]
   827d4:	1d19      	adds	r1, r3, #4
   827d6:	6039      	str	r1, [r7, #0]
   827d8:	6812      	ldr	r2, [r2, #0]
   827da:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
   827dc:	683b      	ldr	r3, [r7, #0]
   827de:	4a17      	ldr	r2, [pc, #92]	; (8283c <Reset_Handler+0x88>)
   827e0:	4293      	cmp	r3, r2
   827e2:	d3f3      	bcc.n	827cc <Reset_Handler+0x18>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   827e4:	4b16      	ldr	r3, [pc, #88]	; (82840 <Reset_Handler+0x8c>)
   827e6:	603b      	str	r3, [r7, #0]
   827e8:	e004      	b.n	827f4 <Reset_Handler+0x40>
		*pDest++ = 0;
   827ea:	683b      	ldr	r3, [r7, #0]
   827ec:	1d1a      	adds	r2, r3, #4
   827ee:	603a      	str	r2, [r7, #0]
   827f0:	2200      	movs	r2, #0
   827f2:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
   827f4:	683b      	ldr	r3, [r7, #0]
   827f6:	4a13      	ldr	r2, [pc, #76]	; (82844 <Reset_Handler+0x90>)
   827f8:	4293      	cmp	r3, r2
   827fa:	d3f6      	bcc.n	827ea <Reset_Handler+0x36>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   827fc:	4b12      	ldr	r3, [pc, #72]	; (82848 <Reset_Handler+0x94>)
   827fe:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82800:	687b      	ldr	r3, [r7, #4]
   82802:	4a12      	ldr	r2, [pc, #72]	; (8284c <Reset_Handler+0x98>)
   82804:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   82808:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8280c:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < IRAM0_ADDR + IRAM_SIZE)) {
   8280e:	687b      	ldr	r3, [r7, #4]
   82810:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   82814:	d309      	bcc.n	8282a <Reset_Handler+0x76>
   82816:	687b      	ldr	r3, [r7, #4]
   82818:	4a0d      	ldr	r2, [pc, #52]	; (82850 <Reset_Handler+0x9c>)
   8281a:	4293      	cmp	r3, r2
   8281c:	d805      	bhi.n	8282a <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8281e:	4b0b      	ldr	r3, [pc, #44]	; (8284c <Reset_Handler+0x98>)
   82820:	689b      	ldr	r3, [r3, #8]
   82822:	4a0a      	ldr	r2, [pc, #40]	; (8284c <Reset_Handler+0x98>)
   82824:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   82828:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8282a:	4b0a      	ldr	r3, [pc, #40]	; (82854 <Reset_Handler+0xa0>)
   8282c:	4798      	blx	r3

	/* Branch to main function */
	main();
   8282e:	4b0a      	ldr	r3, [pc, #40]	; (82858 <Reset_Handler+0xa4>)
   82830:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   82832:	e7fe      	b.n	82832 <Reset_Handler+0x7e>
   82834:	0008ad5c 	.word	0x0008ad5c
   82838:	20000000 	.word	0x20000000
   8283c:	20000e00 	.word	0x20000e00
   82840:	20000e00 	.word	0x20000e00
   82844:	20001400 	.word	0x20001400
   82848:	00080000 	.word	0x00080000
   8284c:	e000ed00 	.word	0xe000ed00
   82850:	20003fff 	.word	0x20003fff
   82854:	00085be5 	.word	0x00085be5
   82858:	00080b3d 	.word	0x00080b3d

0008285c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
   8285c:	b480      	push	{r7}
   8285e:	b085      	sub	sp, #20
   82860:	af00      	add	r7, sp, #0
   82862:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
   82864:	4b10      	ldr	r3, [pc, #64]	; (828a8 <_sbrk+0x4c>)
   82866:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
   82868:	4b10      	ldr	r3, [pc, #64]	; (828ac <_sbrk+0x50>)
   8286a:	681b      	ldr	r3, [r3, #0]
   8286c:	2b00      	cmp	r3, #0
   8286e:	d102      	bne.n	82876 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
   82870:	4b0e      	ldr	r3, [pc, #56]	; (828ac <_sbrk+0x50>)
   82872:	4a0f      	ldr	r2, [pc, #60]	; (828b0 <_sbrk+0x54>)
   82874:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82876:	4b0d      	ldr	r3, [pc, #52]	; (828ac <_sbrk+0x50>)
   82878:	681b      	ldr	r3, [r3, #0]
   8287a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
   8287c:	68ba      	ldr	r2, [r7, #8]
   8287e:	687b      	ldr	r3, [r7, #4]
   82880:	4413      	add	r3, r2
   82882:	68fa      	ldr	r2, [r7, #12]
   82884:	429a      	cmp	r2, r3
   82886:	da02      	bge.n	8288e <_sbrk+0x32>
		return (caddr_t) -1;	
   82888:	f04f 33ff 	mov.w	r3, #4294967295
   8288c:	e006      	b.n	8289c <_sbrk+0x40>
	}

	heap += incr;
   8288e:	4b07      	ldr	r3, [pc, #28]	; (828ac <_sbrk+0x50>)
   82890:	681a      	ldr	r2, [r3, #0]
   82892:	687b      	ldr	r3, [r7, #4]
   82894:	4413      	add	r3, r2
   82896:	4a05      	ldr	r2, [pc, #20]	; (828ac <_sbrk+0x50>)
   82898:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
   8289a:	68bb      	ldr	r3, [r7, #8]
}
   8289c:	4618      	mov	r0, r3
   8289e:	3714      	adds	r7, #20
   828a0:	46bd      	mov	sp, r7
   828a2:	bc80      	pop	{r7}
   828a4:	4770      	bx	lr
   828a6:	bf00      	nop
   828a8:	20081ffc 	.word	0x20081ffc
   828ac:	20001330 	.word	0x20001330
   828b0:	20080400 	.word	0x20080400

000828b4 <osc_enable>:
{
   828b4:	b580      	push	{r7, lr}
   828b6:	b082      	sub	sp, #8
   828b8:	af00      	add	r7, sp, #0
   828ba:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   828bc:	687b      	ldr	r3, [r7, #4]
   828be:	2b07      	cmp	r3, #7
   828c0:	d82e      	bhi.n	82920 <osc_enable+0x6c>
   828c2:	a201      	add	r2, pc, #4	; (adr r2, 828c8 <osc_enable+0x14>)
   828c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   828c8:	0008291f 	.word	0x0008291f
   828cc:	000828e9 	.word	0x000828e9
   828d0:	000828f1 	.word	0x000828f1
   828d4:	000828f9 	.word	0x000828f9
   828d8:	00082901 	.word	0x00082901
   828dc:	00082909 	.word	0x00082909
   828e0:	00082911 	.word	0x00082911
   828e4:	00082919 	.word	0x00082919
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   828e8:	2000      	movs	r0, #0
   828ea:	4b0f      	ldr	r3, [pc, #60]	; (82928 <osc_enable+0x74>)
   828ec:	4798      	blx	r3
		break;
   828ee:	e017      	b.n	82920 <osc_enable+0x6c>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   828f0:	2001      	movs	r0, #1
   828f2:	4b0d      	ldr	r3, [pc, #52]	; (82928 <osc_enable+0x74>)
   828f4:	4798      	blx	r3
		break;
   828f6:	e013      	b.n	82920 <osc_enable+0x6c>
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   828f8:	2000      	movs	r0, #0
   828fa:	4b0c      	ldr	r3, [pc, #48]	; (8292c <osc_enable+0x78>)
   828fc:	4798      	blx	r3
		break;
   828fe:	e00f      	b.n	82920 <osc_enable+0x6c>
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   82900:	2010      	movs	r0, #16
   82902:	4b0a      	ldr	r3, [pc, #40]	; (8292c <osc_enable+0x78>)
   82904:	4798      	blx	r3
		break;
   82906:	e00b      	b.n	82920 <osc_enable+0x6c>
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   82908:	2020      	movs	r0, #32
   8290a:	4b08      	ldr	r3, [pc, #32]	; (8292c <osc_enable+0x78>)
   8290c:	4798      	blx	r3
		break;
   8290e:	e007      	b.n	82920 <osc_enable+0x6c>
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   82910:	203e      	movs	r0, #62	; 0x3e
   82912:	4b07      	ldr	r3, [pc, #28]	; (82930 <osc_enable+0x7c>)
   82914:	4798      	blx	r3
		break;
   82916:	e003      	b.n	82920 <osc_enable+0x6c>
		pmc_osc_bypass_main_xtal();
   82918:	4b06      	ldr	r3, [pc, #24]	; (82934 <osc_enable+0x80>)
   8291a:	4798      	blx	r3
		break;
   8291c:	e000      	b.n	82920 <osc_enable+0x6c>
		break;
   8291e:	bf00      	nop
}
   82920:	bf00      	nop
   82922:	3708      	adds	r7, #8
   82924:	46bd      	mov	sp, r7
   82926:	bd80      	pop	{r7, pc}
   82928:	00081f69 	.word	0x00081f69
   8292c:	00081fd5 	.word	0x00081fd5
   82930:	00082049 	.word	0x00082049
   82934:	00082095 	.word	0x00082095

00082938 <osc_is_ready>:
{
   82938:	b580      	push	{r7, lr}
   8293a:	b082      	sub	sp, #8
   8293c:	af00      	add	r7, sp, #0
   8293e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   82940:	687b      	ldr	r3, [r7, #4]
   82942:	2b07      	cmp	r3, #7
   82944:	d82f      	bhi.n	829a6 <osc_is_ready+0x6e>
   82946:	a201      	add	r2, pc, #4	; (adr r2, 8294c <osc_is_ready+0x14>)
   82948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8294c:	0008296d 	.word	0x0008296d
   82950:	00082971 	.word	0x00082971
   82954:	00082971 	.word	0x00082971
   82958:	00082983 	.word	0x00082983
   8295c:	00082983 	.word	0x00082983
   82960:	00082983 	.word	0x00082983
   82964:	00082995 	.word	0x00082995
   82968:	00082995 	.word	0x00082995
		return 1;
   8296c:	2301      	movs	r3, #1
   8296e:	e01b      	b.n	829a8 <osc_is_ready+0x70>
		return pmc_osc_is_ready_32kxtal();
   82970:	4b0f      	ldr	r3, [pc, #60]	; (829b0 <osc_is_ready+0x78>)
   82972:	4798      	blx	r3
   82974:	4603      	mov	r3, r0
   82976:	2b00      	cmp	r3, #0
   82978:	bf14      	ite	ne
   8297a:	2301      	movne	r3, #1
   8297c:	2300      	moveq	r3, #0
   8297e:	b2db      	uxtb	r3, r3
   82980:	e012      	b.n	829a8 <osc_is_ready+0x70>
		return pmc_osc_is_ready_fastrc();
   82982:	4b0c      	ldr	r3, [pc, #48]	; (829b4 <osc_is_ready+0x7c>)
   82984:	4798      	blx	r3
   82986:	4603      	mov	r3, r0
   82988:	2b00      	cmp	r3, #0
   8298a:	bf14      	ite	ne
   8298c:	2301      	movne	r3, #1
   8298e:	2300      	moveq	r3, #0
   82990:	b2db      	uxtb	r3, r3
   82992:	e009      	b.n	829a8 <osc_is_ready+0x70>
		return pmc_osc_is_ready_main_xtal();
   82994:	4b08      	ldr	r3, [pc, #32]	; (829b8 <osc_is_ready+0x80>)
   82996:	4798      	blx	r3
   82998:	4603      	mov	r3, r0
   8299a:	2b00      	cmp	r3, #0
   8299c:	bf14      	ite	ne
   8299e:	2301      	movne	r3, #1
   829a0:	2300      	moveq	r3, #0
   829a2:	b2db      	uxtb	r3, r3
   829a4:	e000      	b.n	829a8 <osc_is_ready+0x70>
	return 0;
   829a6:	2300      	movs	r3, #0
}
   829a8:	4618      	mov	r0, r3
   829aa:	3708      	adds	r7, #8
   829ac:	46bd      	mov	sp, r7
   829ae:	bd80      	pop	{r7, pc}
   829b0:	00081fa1 	.word	0x00081fa1
   829b4:	00082031 	.word	0x00082031
   829b8:	000820e1 	.word	0x000820e1

000829bc <osc_get_rate>:
{
   829bc:	b480      	push	{r7}
   829be:	b083      	sub	sp, #12
   829c0:	af00      	add	r7, sp, #0
   829c2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   829c4:	687b      	ldr	r3, [r7, #4]
   829c6:	2b07      	cmp	r3, #7
   829c8:	d823      	bhi.n	82a12 <osc_get_rate+0x56>
   829ca:	a201      	add	r2, pc, #4	; (adr r2, 829d0 <osc_get_rate+0x14>)
   829cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   829d0:	000829f1 	.word	0x000829f1
   829d4:	000829f7 	.word	0x000829f7
   829d8:	000829fb 	.word	0x000829fb
   829dc:	000829ff 	.word	0x000829ff
   829e0:	00082a03 	.word	0x00082a03
   829e4:	00082a07 	.word	0x00082a07
   829e8:	00082a0b 	.word	0x00082a0b
   829ec:	00082a0f 	.word	0x00082a0f
		return OSC_SLCK_32K_RC_HZ;
   829f0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   829f4:	e00e      	b.n	82a14 <osc_get_rate+0x58>
		return BOARD_FREQ_SLCK_XTAL;
   829f6:	2300      	movs	r3, #0
   829f8:	e00c      	b.n	82a14 <osc_get_rate+0x58>
		return BOARD_FREQ_SLCK_BYPASS;
   829fa:	2300      	movs	r3, #0
   829fc:	e00a      	b.n	82a14 <osc_get_rate+0x58>
		return OSC_MAINCK_4M_RC_HZ;
   829fe:	4b08      	ldr	r3, [pc, #32]	; (82a20 <osc_get_rate+0x64>)
   82a00:	e008      	b.n	82a14 <osc_get_rate+0x58>
		return OSC_MAINCK_8M_RC_HZ;
   82a02:	4b08      	ldr	r3, [pc, #32]	; (82a24 <osc_get_rate+0x68>)
   82a04:	e006      	b.n	82a14 <osc_get_rate+0x58>
		return OSC_MAINCK_12M_RC_HZ;
   82a06:	4b08      	ldr	r3, [pc, #32]	; (82a28 <osc_get_rate+0x6c>)
   82a08:	e004      	b.n	82a14 <osc_get_rate+0x58>
		return BOARD_FREQ_MAINCK_XTAL;
   82a0a:	4b07      	ldr	r3, [pc, #28]	; (82a28 <osc_get_rate+0x6c>)
   82a0c:	e002      	b.n	82a14 <osc_get_rate+0x58>
		return BOARD_FREQ_MAINCK_BYPASS;
   82a0e:	4b06      	ldr	r3, [pc, #24]	; (82a28 <osc_get_rate+0x6c>)
   82a10:	e000      	b.n	82a14 <osc_get_rate+0x58>
	return 0;
   82a12:	2300      	movs	r3, #0
}
   82a14:	4618      	mov	r0, r3
   82a16:	370c      	adds	r7, #12
   82a18:	46bd      	mov	sp, r7
   82a1a:	bc80      	pop	{r7}
   82a1c:	4770      	bx	lr
   82a1e:	bf00      	nop
   82a20:	003d0900 	.word	0x003d0900
   82a24:	007a1200 	.word	0x007a1200
   82a28:	00b71b00 	.word	0x00b71b00

00082a2c <osc_wait_ready>:
{
   82a2c:	b580      	push	{r7, lr}
   82a2e:	b082      	sub	sp, #8
   82a30:	af00      	add	r7, sp, #0
   82a32:	4603      	mov	r3, r0
   82a34:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   82a36:	bf00      	nop
   82a38:	79fb      	ldrb	r3, [r7, #7]
   82a3a:	4618      	mov	r0, r3
   82a3c:	4b05      	ldr	r3, [pc, #20]	; (82a54 <osc_wait_ready+0x28>)
   82a3e:	4798      	blx	r3
   82a40:	4603      	mov	r3, r0
   82a42:	f083 0301 	eor.w	r3, r3, #1
   82a46:	b2db      	uxtb	r3, r3
   82a48:	2b00      	cmp	r3, #0
   82a4a:	d1f5      	bne.n	82a38 <osc_wait_ready+0xc>
}
   82a4c:	bf00      	nop
   82a4e:	3708      	adds	r7, #8
   82a50:	46bd      	mov	sp, r7
   82a52:	bd80      	pop	{r7, pc}
   82a54:	00082939 	.word	0x00082939

00082a58 <pll_config_init>:
{
   82a58:	b580      	push	{r7, lr}
   82a5a:	b086      	sub	sp, #24
   82a5c:	af00      	add	r7, sp, #0
   82a5e:	60f8      	str	r0, [r7, #12]
   82a60:	607a      	str	r2, [r7, #4]
   82a62:	603b      	str	r3, [r7, #0]
   82a64:	460b      	mov	r3, r1
   82a66:	72fb      	strb	r3, [r7, #11]
	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   82a68:	687b      	ldr	r3, [r7, #4]
   82a6a:	2b00      	cmp	r3, #0
   82a6c:	d107      	bne.n	82a7e <pll_config_init+0x26>
   82a6e:	683b      	ldr	r3, [r7, #0]
   82a70:	2b00      	cmp	r3, #0
   82a72:	d104      	bne.n	82a7e <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   82a74:	68fb      	ldr	r3, [r7, #12]
   82a76:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   82a7a:	601a      	str	r2, [r3, #0]
   82a7c:	e019      	b.n	82ab2 <pll_config_init+0x5a>
		vco_hz = osc_get_rate(e_src) / ul_div;
   82a7e:	7afb      	ldrb	r3, [r7, #11]
   82a80:	4618      	mov	r0, r3
   82a82:	4b0e      	ldr	r3, [pc, #56]	; (82abc <pll_config_init+0x64>)
   82a84:	4798      	blx	r3
   82a86:	4602      	mov	r2, r0
   82a88:	687b      	ldr	r3, [r7, #4]
   82a8a:	fbb2 f3f3 	udiv	r3, r2, r3
   82a8e:	617b      	str	r3, [r7, #20]
		vco_hz *= ul_mul;
   82a90:	697b      	ldr	r3, [r7, #20]
   82a92:	683a      	ldr	r2, [r7, #0]
   82a94:	fb02 f303 	mul.w	r3, r2, r3
   82a98:	617b      	str	r3, [r7, #20]
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) |
   82a9a:	683b      	ldr	r3, [r7, #0]
   82a9c:	3b01      	subs	r3, #1
   82a9e:	041a      	lsls	r2, r3, #16
   82aa0:	4b07      	ldr	r3, [pc, #28]	; (82ac0 <pll_config_init+0x68>)
   82aa2:	4013      	ands	r3, r2
			CKGR_PLLAR_DIVA(ul_div) |
   82aa4:	687a      	ldr	r2, [r7, #4]
   82aa6:	b2d2      	uxtb	r2, r2
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) |
   82aa8:	4313      	orrs	r3, r2
			CKGR_PLLAR_DIVA(ul_div) |
   82aaa:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) |
   82aae:	68fb      	ldr	r3, [r7, #12]
   82ab0:	601a      	str	r2, [r3, #0]
}
   82ab2:	bf00      	nop
   82ab4:	3718      	adds	r7, #24
   82ab6:	46bd      	mov	sp, r7
   82ab8:	bd80      	pop	{r7, pc}
   82aba:	bf00      	nop
   82abc:	000829bd 	.word	0x000829bd
   82ac0:	07ff0000 	.word	0x07ff0000

00082ac4 <pll_enable>:
{
   82ac4:	b580      	push	{r7, lr}
   82ac6:	b082      	sub	sp, #8
   82ac8:	af00      	add	r7, sp, #0
   82aca:	6078      	str	r0, [r7, #4]
   82acc:	6039      	str	r1, [r7, #0]
	if (ul_pll_id == PLLA_ID) {
   82ace:	683b      	ldr	r3, [r7, #0]
   82ad0:	2b00      	cmp	r3, #0
   82ad2:	d108      	bne.n	82ae6 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   82ad4:	4b09      	ldr	r3, [pc, #36]	; (82afc <pll_enable+0x38>)
   82ad6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   82ad8:	687b      	ldr	r3, [r7, #4]
   82ada:	681b      	ldr	r3, [r3, #0]
   82adc:	4a08      	ldr	r2, [pc, #32]	; (82b00 <pll_enable+0x3c>)
   82ade:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   82ae2:	6293      	str	r3, [r2, #40]	; 0x28
}
   82ae4:	e005      	b.n	82af2 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   82ae6:	687b      	ldr	r3, [r7, #4]
   82ae8:	681b      	ldr	r3, [r3, #0]
   82aea:	4a05      	ldr	r2, [pc, #20]	; (82b00 <pll_enable+0x3c>)
   82aec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   82af0:	61d3      	str	r3, [r2, #28]
}
   82af2:	bf00      	nop
   82af4:	3708      	adds	r7, #8
   82af6:	46bd      	mov	sp, r7
   82af8:	bd80      	pop	{r7, pc}
   82afa:	bf00      	nop
   82afc:	00082151 	.word	0x00082151
   82b00:	400e0400 	.word	0x400e0400

00082b04 <pll_is_locked>:
{
   82b04:	b580      	push	{r7, lr}
   82b06:	b082      	sub	sp, #8
   82b08:	af00      	add	r7, sp, #0
   82b0a:	6078      	str	r0, [r7, #4]
	if (ul_pll_id == PLLA_ID) {
   82b0c:	687b      	ldr	r3, [r7, #4]
   82b0e:	2b00      	cmp	r3, #0
   82b10:	d103      	bne.n	82b1a <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   82b12:	4b05      	ldr	r3, [pc, #20]	; (82b28 <pll_is_locked+0x24>)
   82b14:	4798      	blx	r3
   82b16:	4603      	mov	r3, r0
   82b18:	e002      	b.n	82b20 <pll_is_locked+0x1c>
		return pmc_is_locked_upll();
   82b1a:	4b04      	ldr	r3, [pc, #16]	; (82b2c <pll_is_locked+0x28>)
   82b1c:	4798      	blx	r3
   82b1e:	4603      	mov	r3, r0
}
   82b20:	4618      	mov	r0, r3
   82b22:	3708      	adds	r7, #8
   82b24:	46bd      	mov	sp, r7
   82b26:	bd80      	pop	{r7, pc}
   82b28:	00082169 	.word	0x00082169
   82b2c:	0008219d 	.word	0x0008219d

00082b30 <pll_enable_source>:
{
   82b30:	b580      	push	{r7, lr}
   82b32:	b082      	sub	sp, #8
   82b34:	af00      	add	r7, sp, #0
   82b36:	4603      	mov	r3, r0
   82b38:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   82b3a:	79fb      	ldrb	r3, [r7, #7]
   82b3c:	3b03      	subs	r3, #3
   82b3e:	2b04      	cmp	r3, #4
   82b40:	d808      	bhi.n	82b54 <pll_enable_source+0x24>
		osc_enable(e_src);
   82b42:	79fb      	ldrb	r3, [r7, #7]
   82b44:	4618      	mov	r0, r3
   82b46:	4b06      	ldr	r3, [pc, #24]	; (82b60 <pll_enable_source+0x30>)
   82b48:	4798      	blx	r3
		osc_wait_ready(e_src);
   82b4a:	79fb      	ldrb	r3, [r7, #7]
   82b4c:	4618      	mov	r0, r3
   82b4e:	4b05      	ldr	r3, [pc, #20]	; (82b64 <pll_enable_source+0x34>)
   82b50:	4798      	blx	r3
		break;
   82b52:	e000      	b.n	82b56 <pll_enable_source+0x26>
		break;
   82b54:	bf00      	nop
}
   82b56:	bf00      	nop
   82b58:	3708      	adds	r7, #8
   82b5a:	46bd      	mov	sp, r7
   82b5c:	bd80      	pop	{r7, pc}
   82b5e:	bf00      	nop
   82b60:	000828b5 	.word	0x000828b5
   82b64:	00082a2d 	.word	0x00082a2d

00082b68 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   82b68:	b580      	push	{r7, lr}
   82b6a:	b082      	sub	sp, #8
   82b6c:	af00      	add	r7, sp, #0
   82b6e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   82b70:	bf00      	nop
   82b72:	6878      	ldr	r0, [r7, #4]
   82b74:	4b04      	ldr	r3, [pc, #16]	; (82b88 <pll_wait_for_lock+0x20>)
   82b76:	4798      	blx	r3
   82b78:	4603      	mov	r3, r0
   82b7a:	2b00      	cmp	r3, #0
   82b7c:	d0f9      	beq.n	82b72 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   82b7e:	2300      	movs	r3, #0
}
   82b80:	4618      	mov	r0, r3
   82b82:	3708      	adds	r7, #8
   82b84:	46bd      	mov	sp, r7
   82b86:	bd80      	pop	{r7, pc}
   82b88:	00082b05 	.word	0x00082b05

00082b8c <sysclk_get_main_hz>:
{
   82b8c:	b580      	push	{r7, lr}
   82b8e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   82b90:	2006      	movs	r0, #6
   82b92:	4b03      	ldr	r3, [pc, #12]	; (82ba0 <sysclk_get_main_hz+0x14>)
   82b94:	4798      	blx	r3
   82b96:	4603      	mov	r3, r0
   82b98:	011b      	lsls	r3, r3, #4
}
   82b9a:	4618      	mov	r0, r3
   82b9c:	bd80      	pop	{r7, pc}
   82b9e:	bf00      	nop
   82ba0:	000829bd 	.word	0x000829bd

00082ba4 <sysclk_get_cpu_hz>:
{
   82ba4:	b580      	push	{r7, lr}
   82ba6:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   82ba8:	4b02      	ldr	r3, [pc, #8]	; (82bb4 <sysclk_get_cpu_hz+0x10>)
   82baa:	4798      	blx	r3
   82bac:	4603      	mov	r3, r0
   82bae:	085b      	lsrs	r3, r3, #1
}
   82bb0:	4618      	mov	r0, r3
   82bb2:	bd80      	pop	{r7, pc}
   82bb4:	00082b8d 	.word	0x00082b8d

00082bb8 <sysclk_enable_usb>:
 *
 * \param pll_id Source of the USB clock.
 * \param div Actual clock divisor. Must be superior to 0.
 */
void sysclk_enable_usb(void)
{
   82bb8:	b590      	push	{r4, r7, lr}
   82bba:	b083      	sub	sp, #12
   82bbc:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	pll_enable_source(CONFIG_PLL1_SOURCE);
   82bbe:	2006      	movs	r0, #6
   82bc0:	4b09      	ldr	r3, [pc, #36]	; (82be8 <sysclk_enable_usb+0x30>)
   82bc2:	4798      	blx	r3
	pll_config_defaults(&pllcfg, 1);
   82bc4:	1d38      	adds	r0, r7, #4
   82bc6:	2300      	movs	r3, #0
   82bc8:	2200      	movs	r2, #0
   82bca:	2106      	movs	r1, #6
   82bcc:	4c07      	ldr	r4, [pc, #28]	; (82bec <sysclk_enable_usb+0x34>)
   82bce:	47a0      	blx	r4
	pll_enable(&pllcfg, 1);
   82bd0:	1d3b      	adds	r3, r7, #4
   82bd2:	2101      	movs	r1, #1
   82bd4:	4618      	mov	r0, r3
   82bd6:	4b06      	ldr	r3, [pc, #24]	; (82bf0 <sysclk_enable_usb+0x38>)
   82bd8:	4798      	blx	r3
	pll_wait_for_lock(1);
   82bda:	2001      	movs	r0, #1
   82bdc:	4b05      	ldr	r3, [pc, #20]	; (82bf4 <sysclk_enable_usb+0x3c>)
   82bde:	4798      	blx	r3
}
   82be0:	bf00      	nop
   82be2:	370c      	adds	r7, #12
   82be4:	46bd      	mov	sp, r7
   82be6:	bd90      	pop	{r4, r7, pc}
   82be8:	00082b31 	.word	0x00082b31
   82bec:	00082a59 	.word	0x00082a59
   82bf0:	00082ac5 	.word	0x00082ac5
   82bf4:	00082b69 	.word	0x00082b69

00082bf8 <sysclk_init>:
		pll_disable(1);
	}
}

void sysclk_init(void)
{
   82bf8:	b590      	push	{r4, r7, lr}
   82bfa:	b083      	sub	sp, #12
   82bfc:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   82bfe:	4816      	ldr	r0, [pc, #88]	; (82c58 <sysclk_init+0x60>)
   82c00:	4b16      	ldr	r3, [pc, #88]	; (82c5c <sysclk_init+0x64>)
   82c02:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
   82c04:	2006      	movs	r0, #6
   82c06:	4b16      	ldr	r3, [pc, #88]	; (82c60 <sysclk_init+0x68>)
   82c08:	4798      	blx	r3
#  ifndef CONFIG_PLL1_SOURCE
			pmc_osc_disable_main_xtal();
#  endif
		} else if (CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_XTAL ||
				CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_BYPASS) {
			pmc_mainck_osc_select(CKGR_MOR_MOSCSEL);
   82c0a:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   82c0e:	4b15      	ldr	r3, [pc, #84]	; (82c64 <sysclk_init+0x6c>)
   82c10:	4798      	blx	r3
			while(!pmc_osc_is_ready_mainck());
   82c12:	bf00      	nop
   82c14:	4b14      	ldr	r3, [pc, #80]	; (82c68 <sysclk_init+0x70>)
   82c16:	4798      	blx	r3
   82c18:	4603      	mov	r3, r0
   82c1a:	2b00      	cmp	r3, #0
   82c1c:	d0fa      	beq.n	82c14 <sysclk_init+0x1c>
		}
		pll_config_defaults(&pllcfg, 0);
   82c1e:	1d38      	adds	r0, r7, #4
   82c20:	2310      	movs	r3, #16
   82c22:	2201      	movs	r2, #1
   82c24:	2106      	movs	r1, #6
   82c26:	4c11      	ldr	r4, [pc, #68]	; (82c6c <sysclk_init+0x74>)
   82c28:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   82c2a:	1d3b      	adds	r3, r7, #4
   82c2c:	2100      	movs	r1, #0
   82c2e:	4618      	mov	r0, r3
   82c30:	4b0f      	ldr	r3, [pc, #60]	; (82c70 <sysclk_init+0x78>)
   82c32:	4798      	blx	r3
		pll_wait_for_lock(0);
   82c34:	2000      	movs	r0, #0
   82c36:	4b0f      	ldr	r3, [pc, #60]	; (82c74 <sysclk_init+0x7c>)
   82c38:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   82c3a:	2010      	movs	r0, #16
   82c3c:	4b0e      	ldr	r3, [pc, #56]	; (82c78 <sysclk_init+0x80>)
   82c3e:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   82c40:	4b0e      	ldr	r3, [pc, #56]	; (82c7c <sysclk_init+0x84>)
   82c42:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   82c44:	4b0e      	ldr	r3, [pc, #56]	; (82c80 <sysclk_init+0x88>)
   82c46:	4798      	blx	r3
   82c48:	4603      	mov	r3, r0
   82c4a:	4618      	mov	r0, r3
   82c4c:	4b03      	ldr	r3, [pc, #12]	; (82c5c <sysclk_init+0x64>)
   82c4e:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   82c50:	bf00      	nop
   82c52:	370c      	adds	r7, #12
   82c54:	46bd      	mov	sp, r7
   82c56:	bd90      	pop	{r4, r7, pc}
   82c58:	05b8d800 	.word	0x05b8d800
   82c5c:	200001bd 	.word	0x200001bd
   82c60:	00082b31 	.word	0x00082b31
   82c64:	00082111 	.word	0x00082111
   82c68:	000820f9 	.word	0x000820f9
   82c6c:	00082a59 	.word	0x00082a59
   82c70:	00082ac5 	.word	0x00082ac5
   82c74:	00082b69 	.word	0x00082b69
   82c78:	00081ee9 	.word	0x00081ee9
   82c7c:	00082c85 	.word	0x00082c85
   82c80:	00082ba5 	.word	0x00082ba5

00082c84 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   82c84:	b480      	push	{r7}
   82c86:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82c88:	4b57      	ldr	r3, [pc, #348]	; (82de8 <SystemCoreClockUpdate+0x164>)
   82c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82c8c:	f003 0303 	and.w	r3, r3, #3
   82c90:	2b03      	cmp	r3, #3
   82c92:	f200 808a 	bhi.w	82daa <SystemCoreClockUpdate+0x126>
   82c96:	a201      	add	r2, pc, #4	; (adr r2, 82c9c <SystemCoreClockUpdate+0x18>)
   82c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   82c9c:	00082cad 	.word	0x00082cad
   82ca0:	00082ccd 	.word	0x00082ccd
   82ca4:	00082d1d 	.word	0x00082d1d
   82ca8:	00082d1d 	.word	0x00082d1d
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82cac:	4b4f      	ldr	r3, [pc, #316]	; (82dec <SystemCoreClockUpdate+0x168>)
   82cae:	695b      	ldr	r3, [r3, #20]
   82cb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
   82cb4:	2b00      	cmp	r3, #0
   82cb6:	d004      	beq.n	82cc2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82cb8:	4b4d      	ldr	r3, [pc, #308]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82cba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82cbe:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   82cc0:	e073      	b.n	82daa <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   82cc2:	4b4b      	ldr	r3, [pc, #300]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82cc4:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   82cc8:	601a      	str	r2, [r3, #0]
		break;
   82cca:	e06e      	b.n	82daa <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82ccc:	4b46      	ldr	r3, [pc, #280]	; (82de8 <SystemCoreClockUpdate+0x164>)
   82cce:	6a1b      	ldr	r3, [r3, #32]
   82cd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   82cd4:	2b00      	cmp	r3, #0
   82cd6:	d003      	beq.n	82ce0 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82cd8:	4b45      	ldr	r3, [pc, #276]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82cda:	4a46      	ldr	r2, [pc, #280]	; (82df4 <SystemCoreClockUpdate+0x170>)
   82cdc:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		break;
   82cde:	e064      	b.n	82daa <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82ce0:	4b43      	ldr	r3, [pc, #268]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82ce2:	4a45      	ldr	r2, [pc, #276]	; (82df8 <SystemCoreClockUpdate+0x174>)
   82ce4:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82ce6:	4b40      	ldr	r3, [pc, #256]	; (82de8 <SystemCoreClockUpdate+0x164>)
   82ce8:	6a1b      	ldr	r3, [r3, #32]
   82cea:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82cee:	2b10      	cmp	r3, #16
   82cf0:	d004      	beq.n	82cfc <SystemCoreClockUpdate+0x78>
   82cf2:	2b20      	cmp	r3, #32
   82cf4:	d008      	beq.n	82d08 <SystemCoreClockUpdate+0x84>
   82cf6:	2b00      	cmp	r3, #0
   82cf8:	d00e      	beq.n	82d18 <SystemCoreClockUpdate+0x94>
				break;
   82cfa:	e00e      	b.n	82d1a <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 2U;
   82cfc:	4b3c      	ldr	r3, [pc, #240]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82cfe:	681b      	ldr	r3, [r3, #0]
   82d00:	005b      	lsls	r3, r3, #1
   82d02:	4a3b      	ldr	r2, [pc, #236]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82d04:	6013      	str	r3, [r2, #0]
				break;
   82d06:	e008      	b.n	82d1a <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 3U;
   82d08:	4b39      	ldr	r3, [pc, #228]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82d0a:	681a      	ldr	r2, [r3, #0]
   82d0c:	4613      	mov	r3, r2
   82d0e:	005b      	lsls	r3, r3, #1
   82d10:	4413      	add	r3, r2
   82d12:	4a37      	ldr	r2, [pc, #220]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82d14:	6013      	str	r3, [r2, #0]
				break;
   82d16:	e000      	b.n	82d1a <SystemCoreClockUpdate+0x96>
				break;
   82d18:	bf00      	nop
		break;
   82d1a:	e046      	b.n	82daa <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82d1c:	4b32      	ldr	r3, [pc, #200]	; (82de8 <SystemCoreClockUpdate+0x164>)
   82d1e:	6a1b      	ldr	r3, [r3, #32]
   82d20:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   82d24:	2b00      	cmp	r3, #0
   82d26:	d003      	beq.n	82d30 <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82d28:	4b31      	ldr	r3, [pc, #196]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82d2a:	4a32      	ldr	r2, [pc, #200]	; (82df4 <SystemCoreClockUpdate+0x170>)
   82d2c:	601a      	str	r2, [r3, #0]
   82d2e:	e01c      	b.n	82d6a <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82d30:	4b2f      	ldr	r3, [pc, #188]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82d32:	4a31      	ldr	r2, [pc, #196]	; (82df8 <SystemCoreClockUpdate+0x174>)
   82d34:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82d36:	4b2c      	ldr	r3, [pc, #176]	; (82de8 <SystemCoreClockUpdate+0x164>)
   82d38:	6a1b      	ldr	r3, [r3, #32]
   82d3a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82d3e:	2b10      	cmp	r3, #16
   82d40:	d004      	beq.n	82d4c <SystemCoreClockUpdate+0xc8>
   82d42:	2b20      	cmp	r3, #32
   82d44:	d008      	beq.n	82d58 <SystemCoreClockUpdate+0xd4>
   82d46:	2b00      	cmp	r3, #0
   82d48:	d00e      	beq.n	82d68 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   82d4a:	e00e      	b.n	82d6a <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 2U;
   82d4c:	4b28      	ldr	r3, [pc, #160]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82d4e:	681b      	ldr	r3, [r3, #0]
   82d50:	005b      	lsls	r3, r3, #1
   82d52:	4a27      	ldr	r2, [pc, #156]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82d54:	6013      	str	r3, [r2, #0]
				break;
   82d56:	e008      	b.n	82d6a <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 3U;
   82d58:	4b25      	ldr	r3, [pc, #148]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82d5a:	681a      	ldr	r2, [r3, #0]
   82d5c:	4613      	mov	r3, r2
   82d5e:	005b      	lsls	r3, r3, #1
   82d60:	4413      	add	r3, r2
   82d62:	4a23      	ldr	r2, [pc, #140]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82d64:	6013      	str	r3, [r2, #0]
				break;
   82d66:	e000      	b.n	82d6a <SystemCoreClockUpdate+0xe6>
				break;
   82d68:	bf00      	nop
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   82d6a:	4b1f      	ldr	r3, [pc, #124]	; (82de8 <SystemCoreClockUpdate+0x164>)
   82d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82d6e:	f003 0303 	and.w	r3, r3, #3
   82d72:	2b02      	cmp	r3, #2
   82d74:	d115      	bne.n	82da2 <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82d76:	4b1c      	ldr	r3, [pc, #112]	; (82de8 <SystemCoreClockUpdate+0x164>)
   82d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   82d7a:	0c1b      	lsrs	r3, r3, #16
   82d7c:	f3c3 030a 	ubfx	r3, r3, #0, #11
				                          CKGR_PLLAR_MULA_Pos) + 1U);
   82d80:	3301      	adds	r3, #1
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82d82:	4a1b      	ldr	r2, [pc, #108]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82d84:	6812      	ldr	r2, [r2, #0]
   82d86:	fb02 f303 	mul.w	r3, r2, r3
   82d8a:	4a19      	ldr	r2, [pc, #100]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82d8c:	6013      	str	r3, [r2, #0]
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >>
   82d8e:	4b16      	ldr	r3, [pc, #88]	; (82de8 <SystemCoreClockUpdate+0x164>)
   82d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   82d92:	b2db      	uxtb	r3, r3
   82d94:	4a16      	ldr	r2, [pc, #88]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82d96:	6812      	ldr	r2, [r2, #0]
   82d98:	fbb2 f3f3 	udiv	r3, r2, r3
   82d9c:	4a14      	ldr	r2, [pc, #80]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82d9e:	6013      	str	r3, [r2, #0]
				                           CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   82da0:	e002      	b.n	82da8 <SystemCoreClockUpdate+0x124>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   82da2:	4b13      	ldr	r3, [pc, #76]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82da4:	4a15      	ldr	r2, [pc, #84]	; (82dfc <SystemCoreClockUpdate+0x178>)
   82da6:	601a      	str	r2, [r3, #0]
		break;
   82da8:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82daa:	4b0f      	ldr	r3, [pc, #60]	; (82de8 <SystemCoreClockUpdate+0x164>)
   82dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82dae:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82db2:	2b70      	cmp	r3, #112	; 0x70
   82db4:	d108      	bne.n	82dc8 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   82db6:	4b0e      	ldr	r3, [pc, #56]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82db8:	681b      	ldr	r3, [r3, #0]
   82dba:	4a11      	ldr	r2, [pc, #68]	; (82e00 <SystemCoreClockUpdate+0x17c>)
   82dbc:	fba2 2303 	umull	r2, r3, r2, r3
   82dc0:	085b      	lsrs	r3, r3, #1
   82dc2:	4a0b      	ldr	r2, [pc, #44]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82dc4:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
			                           PMC_MCKR_PRES_Pos);
	}
}
   82dc6:	e00a      	b.n	82dde <SystemCoreClockUpdate+0x15a>
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82dc8:	4b07      	ldr	r3, [pc, #28]	; (82de8 <SystemCoreClockUpdate+0x164>)
   82dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82dcc:	091b      	lsrs	r3, r3, #4
   82dce:	f003 0307 	and.w	r3, r3, #7
   82dd2:	4a07      	ldr	r2, [pc, #28]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82dd4:	6812      	ldr	r2, [r2, #0]
   82dd6:	fa22 f303 	lsr.w	r3, r2, r3
   82dda:	4a05      	ldr	r2, [pc, #20]	; (82df0 <SystemCoreClockUpdate+0x16c>)
   82ddc:	6013      	str	r3, [r2, #0]
}
   82dde:	bf00      	nop
   82de0:	46bd      	mov	sp, r7
   82de2:	bc80      	pop	{r7}
   82de4:	4770      	bx	lr
   82de6:	bf00      	nop
   82de8:	400e0400 	.word	0x400e0400
   82dec:	400e1210 	.word	0x400e1210
   82df0:	20000298 	.word	0x20000298
   82df4:	00b71b00 	.word	0x00b71b00
   82df8:	003d0900 	.word	0x003d0900
   82dfc:	0e4e1c00 	.word	0x0e4e1c00
   82e00:	aaaaaaab 	.word	0xaaaaaaab

00082e04 <udc_get_string_serial_name>:
 * to a suitable pointer. This will also require the serial number length
 * define USB_DEVICE_GET_SERIAL_NAME_LENGTH.
 */
#if defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	static const uint8_t *udc_get_string_serial_name(void)
	{
   82e04:	b480      	push	{r7}
   82e06:	af00      	add	r7, sp, #0
		return (const uint8_t *)USB_DEVICE_GET_SERIAL_NAME_POINTER;
   82e08:	4b02      	ldr	r3, [pc, #8]	; (82e14 <udc_get_string_serial_name+0x10>)
	}
   82e0a:	4618      	mov	r0, r3
   82e0c:	46bd      	mov	sp, r7
   82e0e:	bc80      	pop	{r7}
   82e10:	4770      	bx	lr
   82e12:	bf00      	nop
   82e14:	2000025c 	.word	0x2000025c

00082e18 <udc_get_interface_desc>:
	.header.bDescriptorType = USB_DT_STRING
};
//! @}

usb_iface_desc_t UDC_DESC_STORAGE *udc_get_interface_desc(void)
{
   82e18:	b480      	push	{r7}
   82e1a:	af00      	add	r7, sp, #0
	return udc_ptr_iface;
   82e1c:	4b02      	ldr	r3, [pc, #8]	; (82e28 <udc_get_interface_desc+0x10>)
   82e1e:	681b      	ldr	r3, [r3, #0]
}
   82e20:	4618      	mov	r0, r3
   82e22:	46bd      	mov	sp, r7
   82e24:	bc80      	pop	{r7}
   82e26:	4770      	bx	lr
   82e28:	2000133c 	.word	0x2000133c

00082e2c <udc_get_eof_conf>:
 * \brief Returns a value to check the end of USB Configuration descriptor
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
   82e2c:	b480      	push	{r7}
   82e2e:	af00      	add	r7, sp, #0
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
   82e30:	4b06      	ldr	r3, [pc, #24]	; (82e4c <udc_get_eof_conf+0x20>)
   82e32:	681b      	ldr	r3, [r3, #0]
   82e34:	681b      	ldr	r3, [r3, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
   82e36:	4a05      	ldr	r2, [pc, #20]	; (82e4c <udc_get_eof_conf+0x20>)
   82e38:	6812      	ldr	r2, [r2, #0]
   82e3a:	6812      	ldr	r2, [r2, #0]
   82e3c:	8852      	ldrh	r2, [r2, #2]
   82e3e:	b292      	uxth	r2, r2
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
   82e40:	4413      	add	r3, r2
}
   82e42:	4618      	mov	r0, r3
   82e44:	46bd      	mov	sp, r7
   82e46:	bc80      	pop	{r7}
   82e48:	4770      	bx	lr
   82e4a:	bf00      	nop
   82e4c:	20001338 	.word	0x20001338

00082e50 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
   82e50:	b580      	push	{r7, lr}
   82e52:	b084      	sub	sp, #16
   82e54:	af00      	add	r7, sp, #0
   82e56:	6078      	str	r0, [r7, #4]
   82e58:	460b      	mov	r3, r1
   82e5a:	70fb      	strb	r3, [r7, #3]
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
   82e5c:	4b12      	ldr	r3, [pc, #72]	; (82ea8 <udc_next_desc_in_iface+0x58>)
   82e5e:	4798      	blx	r3
   82e60:	60f8      	str	r0, [r7, #12]
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
   82e62:	687b      	ldr	r3, [r7, #4]
   82e64:	781b      	ldrb	r3, [r3, #0]
   82e66:	461a      	mov	r2, r3
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   82e68:	687b      	ldr	r3, [r7, #4]
   82e6a:	4413      	add	r3, r2
   82e6c:	607b      	str	r3, [r7, #4]
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   82e6e:	e010      	b.n	82e92 <udc_next_desc_in_iface+0x42>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   82e70:	687b      	ldr	r3, [r7, #4]
   82e72:	785b      	ldrb	r3, [r3, #1]
   82e74:	2b04      	cmp	r3, #4
   82e76:	d011      	beq.n	82e9c <udc_next_desc_in_iface+0x4c>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   82e78:	687b      	ldr	r3, [r7, #4]
   82e7a:	785b      	ldrb	r3, [r3, #1]
   82e7c:	78fa      	ldrb	r2, [r7, #3]
   82e7e:	429a      	cmp	r2, r3
   82e80:	d101      	bne.n	82e86 <udc_next_desc_in_iface+0x36>
			return desc; // Specific descriptor found
   82e82:	687b      	ldr	r3, [r7, #4]
   82e84:	e00c      	b.n	82ea0 <udc_next_desc_in_iface+0x50>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
   82e86:	687b      	ldr	r3, [r7, #4]
   82e88:	781b      	ldrb	r3, [r3, #0]
   82e8a:	461a      	mov	r2, r3
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   82e8c:	687b      	ldr	r3, [r7, #4]
   82e8e:	4413      	add	r3, r2
   82e90:	607b      	str	r3, [r7, #4]
	while (ptr_eof_desc > desc) {
   82e92:	68fa      	ldr	r2, [r7, #12]
   82e94:	687b      	ldr	r3, [r7, #4]
   82e96:	429a      	cmp	r2, r3
   82e98:	d8ea      	bhi.n	82e70 <udc_next_desc_in_iface+0x20>
   82e9a:	e000      	b.n	82e9e <udc_next_desc_in_iface+0x4e>
			break; // End of global interface descriptor
   82e9c:	bf00      	nop
	}
	return NULL; // No specific descriptor found
   82e9e:	2300      	movs	r3, #0
}
   82ea0:	4618      	mov	r0, r3
   82ea2:	3710      	adds	r7, #16
   82ea4:	46bd      	mov	sp, r7
   82ea6:	bd80      	pop	{r7, pc}
   82ea8:	00082e2d 	.word	0x00082e2d

00082eac <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
   82eac:	b580      	push	{r7, lr}
   82eae:	b084      	sub	sp, #16
   82eb0:	af00      	add	r7, sp, #0
   82eb2:	4603      	mov	r3, r0
   82eb4:	460a      	mov	r2, r1
   82eb6:	71fb      	strb	r3, [r7, #7]
   82eb8:	4613      	mov	r3, r2
   82eba:	71bb      	strb	r3, [r7, #6]
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
   82ebc:	4b1e      	ldr	r3, [pc, #120]	; (82f38 <udc_update_iface_desc+0x8c>)
   82ebe:	781b      	ldrb	r3, [r3, #0]
   82ec0:	2b00      	cmp	r3, #0
   82ec2:	d101      	bne.n	82ec8 <udc_update_iface_desc+0x1c>
		return false;
   82ec4:	2300      	movs	r3, #0
   82ec6:	e032      	b.n	82f2e <udc_update_iface_desc+0x82>
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   82ec8:	4b1c      	ldr	r3, [pc, #112]	; (82f3c <udc_update_iface_desc+0x90>)
   82eca:	681b      	ldr	r3, [r3, #0]
   82ecc:	681b      	ldr	r3, [r3, #0]
   82ece:	791b      	ldrb	r3, [r3, #4]
   82ed0:	79fa      	ldrb	r2, [r7, #7]
   82ed2:	429a      	cmp	r2, r3
   82ed4:	d301      	bcc.n	82eda <udc_update_iface_desc+0x2e>
		return false;
   82ed6:	2300      	movs	r3, #0
   82ed8:	e029      	b.n	82f2e <udc_update_iface_desc+0x82>
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;
   82eda:	4b18      	ldr	r3, [pc, #96]	; (82f3c <udc_update_iface_desc+0x90>)
   82edc:	681b      	ldr	r3, [r3, #0]
   82ede:	681b      	ldr	r3, [r3, #0]
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
   82ee0:	4a17      	ldr	r2, [pc, #92]	; (82f40 <udc_update_iface_desc+0x94>)
   82ee2:	6013      	str	r3, [r2, #0]

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
   82ee4:	4b17      	ldr	r3, [pc, #92]	; (82f44 <udc_update_iface_desc+0x98>)
   82ee6:	4798      	blx	r3
   82ee8:	60f8      	str	r0, [r7, #12]
	while (ptr_end_desc >
   82eea:	e01a      	b.n	82f22 <udc_update_iface_desc+0x76>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
   82eec:	4b14      	ldr	r3, [pc, #80]	; (82f40 <udc_update_iface_desc+0x94>)
   82eee:	681b      	ldr	r3, [r3, #0]
   82ef0:	785b      	ldrb	r3, [r3, #1]
   82ef2:	2b04      	cmp	r3, #4
   82ef4:	d10d      	bne.n	82f12 <udc_update_iface_desc+0x66>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   82ef6:	4b12      	ldr	r3, [pc, #72]	; (82f40 <udc_update_iface_desc+0x94>)
   82ef8:	681b      	ldr	r3, [r3, #0]
   82efa:	789b      	ldrb	r3, [r3, #2]
   82efc:	79fa      	ldrb	r2, [r7, #7]
   82efe:	429a      	cmp	r2, r3
   82f00:	d107      	bne.n	82f12 <udc_update_iface_desc+0x66>
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
   82f02:	4b0f      	ldr	r3, [pc, #60]	; (82f40 <udc_update_iface_desc+0x94>)
   82f04:	681b      	ldr	r3, [r3, #0]
   82f06:	78db      	ldrb	r3, [r3, #3]
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   82f08:	79ba      	ldrb	r2, [r7, #6]
   82f0a:	429a      	cmp	r2, r3
   82f0c:	d101      	bne.n	82f12 <udc_update_iface_desc+0x66>
				return true; // Interface found
   82f0e:	2301      	movs	r3, #1
   82f10:	e00d      	b.n	82f2e <udc_update_iface_desc+0x82>
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   82f12:	4b0b      	ldr	r3, [pc, #44]	; (82f40 <udc_update_iface_desc+0x94>)
   82f14:	681b      	ldr	r3, [r3, #0]
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
   82f16:	4a0a      	ldr	r2, [pc, #40]	; (82f40 <udc_update_iface_desc+0x94>)
   82f18:	6812      	ldr	r2, [r2, #0]
   82f1a:	7812      	ldrb	r2, [r2, #0]
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   82f1c:	4413      	add	r3, r2
   82f1e:	4a08      	ldr	r2, [pc, #32]	; (82f40 <udc_update_iface_desc+0x94>)
   82f20:	6013      	str	r3, [r2, #0]
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
   82f22:	4b07      	ldr	r3, [pc, #28]	; (82f40 <udc_update_iface_desc+0x94>)
   82f24:	681b      	ldr	r3, [r3, #0]
	while (ptr_end_desc >
   82f26:	68fa      	ldr	r2, [r7, #12]
   82f28:	429a      	cmp	r2, r3
   82f2a:	d8df      	bhi.n	82eec <udc_update_iface_desc+0x40>
	}
	return false; // Interface not found
   82f2c:	2300      	movs	r3, #0
}
   82f2e:	4618      	mov	r0, r3
   82f30:	3710      	adds	r7, #16
   82f32:	46bd      	mov	sp, r7
   82f34:	bd80      	pop	{r7, pc}
   82f36:	bf00      	nop
   82f38:	20001336 	.word	0x20001336
   82f3c:	20001338 	.word	0x20001338
   82f40:	2000133c 	.word	0x2000133c
   82f44:	00082e2d 	.word	0x00082e2d

00082f48 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
   82f48:	b580      	push	{r7, lr}
   82f4a:	b084      	sub	sp, #16
   82f4c:	af00      	add	r7, sp, #0
   82f4e:	4603      	mov	r3, r0
   82f50:	71fb      	strb	r3, [r7, #7]
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   82f52:	79fb      	ldrb	r3, [r7, #7]
   82f54:	2100      	movs	r1, #0
   82f56:	4618      	mov	r0, r3
   82f58:	4b1e      	ldr	r3, [pc, #120]	; (82fd4 <udc_iface_disable+0x8c>)
   82f5a:	4798      	blx	r3
   82f5c:	4603      	mov	r3, r0
   82f5e:	f083 0301 	eor.w	r3, r3, #1
   82f62:	b2db      	uxtb	r3, r3
   82f64:	2b00      	cmp	r3, #0
   82f66:	d001      	beq.n	82f6c <udc_iface_disable+0x24>
		return false;
   82f68:	2300      	movs	r3, #0
   82f6a:	e02f      	b.n	82fcc <udc_iface_disable+0x84>
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   82f6c:	4b1a      	ldr	r3, [pc, #104]	; (82fd8 <udc_iface_disable+0x90>)
   82f6e:	681b      	ldr	r3, [r3, #0]
   82f70:	685a      	ldr	r2, [r3, #4]
   82f72:	79fb      	ldrb	r3, [r7, #7]
   82f74:	009b      	lsls	r3, r3, #2
   82f76:	4413      	add	r3, r2
   82f78:	681b      	ldr	r3, [r3, #0]
   82f7a:	60bb      	str	r3, [r7, #8]

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   82f7c:	68bb      	ldr	r3, [r7, #8]
   82f7e:	68db      	ldr	r3, [r3, #12]
   82f80:	4798      	blx	r3
   82f82:	4603      	mov	r3, r0
   82f84:	461a      	mov	r2, r3
   82f86:	79fb      	ldrb	r3, [r7, #7]
   82f88:	4611      	mov	r1, r2
   82f8a:	4618      	mov	r0, r3
   82f8c:	4b11      	ldr	r3, [pc, #68]	; (82fd4 <udc_iface_disable+0x8c>)
   82f8e:	4798      	blx	r3
   82f90:	4603      	mov	r3, r0
   82f92:	f083 0301 	eor.w	r3, r3, #1
   82f96:	b2db      	uxtb	r3, r3
   82f98:	2b00      	cmp	r3, #0
   82f9a:	d001      	beq.n	82fa0 <udc_iface_disable+0x58>
		return false;
   82f9c:	2300      	movs	r3, #0
   82f9e:	e015      	b.n	82fcc <udc_iface_disable+0x84>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   82fa0:	4b0e      	ldr	r3, [pc, #56]	; (82fdc <udc_iface_disable+0x94>)
   82fa2:	681b      	ldr	r3, [r3, #0]
   82fa4:	60fb      	str	r3, [r7, #12]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   82fa6:	2105      	movs	r1, #5
   82fa8:	68f8      	ldr	r0, [r7, #12]
   82faa:	4b0d      	ldr	r3, [pc, #52]	; (82fe0 <udc_iface_disable+0x98>)
   82fac:	4798      	blx	r3
   82fae:	60f8      	str	r0, [r7, #12]
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
   82fb0:	68fb      	ldr	r3, [r7, #12]
   82fb2:	2b00      	cmp	r3, #0
   82fb4:	d005      	beq.n	82fc2 <udc_iface_disable+0x7a>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
   82fb6:	68fb      	ldr	r3, [r7, #12]
   82fb8:	789b      	ldrb	r3, [r3, #2]
   82fba:	4618      	mov	r0, r3
   82fbc:	4b09      	ldr	r3, [pc, #36]	; (82fe4 <udc_iface_disable+0x9c>)
   82fbe:	4798      	blx	r3
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   82fc0:	e7f1      	b.n	82fa6 <udc_iface_disable+0x5e>
				break;
   82fc2:	bf00      	nop
		}
	}
#endif

	// Disable interface
	udi_api->disable();
   82fc4:	68bb      	ldr	r3, [r7, #8]
   82fc6:	685b      	ldr	r3, [r3, #4]
   82fc8:	4798      	blx	r3
	return true;
   82fca:	2301      	movs	r3, #1
}
   82fcc:	4618      	mov	r0, r3
   82fce:	3710      	adds	r7, #16
   82fd0:	46bd      	mov	sp, r7
   82fd2:	bd80      	pop	{r7, pc}
   82fd4:	00082ead 	.word	0x00082ead
   82fd8:	20001338 	.word	0x20001338
   82fdc:	2000133c 	.word	0x2000133c
   82fe0:	00082e51 	.word	0x00082e51
   82fe4:	00084691 	.word	0x00084691

00082fe8 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
   82fe8:	b580      	push	{r7, lr}
   82fea:	b084      	sub	sp, #16
   82fec:	af00      	add	r7, sp, #0
   82fee:	4603      	mov	r3, r0
   82ff0:	460a      	mov	r2, r1
   82ff2:	71fb      	strb	r3, [r7, #7]
   82ff4:	4613      	mov	r3, r2
   82ff6:	71bb      	strb	r3, [r7, #6]
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
   82ff8:	79ba      	ldrb	r2, [r7, #6]
   82ffa:	79fb      	ldrb	r3, [r7, #7]
   82ffc:	4611      	mov	r1, r2
   82ffe:	4618      	mov	r0, r3
   83000:	4b1a      	ldr	r3, [pc, #104]	; (8306c <udc_iface_enable+0x84>)
   83002:	4798      	blx	r3
   83004:	4603      	mov	r3, r0
   83006:	f083 0301 	eor.w	r3, r3, #1
   8300a:	b2db      	uxtb	r3, r3
   8300c:	2b00      	cmp	r3, #0
   8300e:	d001      	beq.n	83014 <udc_iface_enable+0x2c>
		return false;
   83010:	2300      	movs	r3, #0
   83012:	e027      	b.n	83064 <udc_iface_enable+0x7c>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   83014:	4b16      	ldr	r3, [pc, #88]	; (83070 <udc_iface_enable+0x88>)
   83016:	681b      	ldr	r3, [r3, #0]
   83018:	60fb      	str	r3, [r7, #12]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   8301a:	2105      	movs	r1, #5
   8301c:	68f8      	ldr	r0, [r7, #12]
   8301e:	4b15      	ldr	r3, [pc, #84]	; (83074 <udc_iface_enable+0x8c>)
   83020:	4798      	blx	r3
   83022:	60f8      	str	r0, [r7, #12]
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
   83024:	68fb      	ldr	r3, [r7, #12]
   83026:	2b00      	cmp	r3, #0
   83028:	d011      	beq.n	8304e <udc_iface_enable+0x66>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   8302a:	68fb      	ldr	r3, [r7, #12]
   8302c:	7898      	ldrb	r0, [r3, #2]
   8302e:	68fb      	ldr	r3, [r7, #12]
   83030:	78d9      	ldrb	r1, [r3, #3]
   83032:	68fb      	ldr	r3, [r7, #12]
   83034:	889b      	ldrh	r3, [r3, #4]
   83036:	b29b      	uxth	r3, r3
   83038:	461a      	mov	r2, r3
   8303a:	4b0f      	ldr	r3, [pc, #60]	; (83078 <udc_iface_enable+0x90>)
   8303c:	4798      	blx	r3
   8303e:	4603      	mov	r3, r0
   83040:	f083 0301 	eor.w	r3, r3, #1
   83044:	b2db      	uxtb	r3, r3
   83046:	2b00      	cmp	r3, #0
   83048:	d0e7      	beq.n	8301a <udc_iface_enable+0x32>
				ep_desc->bmAttributes,
				le16_to_cpu
				(ep_desc->wMaxPacketSize))) {
			return false;
   8304a:	2300      	movs	r3, #0
   8304c:	e00a      	b.n	83064 <udc_iface_enable+0x7c>
			break;
   8304e:	bf00      	nop
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
   83050:	4b0a      	ldr	r3, [pc, #40]	; (8307c <udc_iface_enable+0x94>)
   83052:	681b      	ldr	r3, [r3, #0]
   83054:	685a      	ldr	r2, [r3, #4]
   83056:	79fb      	ldrb	r3, [r7, #7]
   83058:	009b      	lsls	r3, r3, #2
   8305a:	4413      	add	r3, r2
   8305c:	681b      	ldr	r3, [r3, #0]
   8305e:	681b      	ldr	r3, [r3, #0]
   83060:	4798      	blx	r3
   83062:	4603      	mov	r3, r0
}
   83064:	4618      	mov	r0, r3
   83066:	3710      	adds	r7, #16
   83068:	46bd      	mov	sp, r7
   8306a:	bd80      	pop	{r7, pc}
   8306c:	00082ead 	.word	0x00082ead
   83070:	2000133c 	.word	0x2000133c
   83074:	00082e51 	.word	0x00082e51
   83078:	000842e5 	.word	0x000842e5
   8307c:	20001338 	.word	0x20001338

00083080 <udc_start>:

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
   83080:	b580      	push	{r7, lr}
   83082:	af00      	add	r7, sp, #0
	udd_enable();
   83084:	4b01      	ldr	r3, [pc, #4]	; (8308c <udc_start+0xc>)
   83086:	4798      	blx	r3
}
   83088:	bf00      	nop
   8308a:	bd80      	pop	{r7, pc}
   8308c:	000840a1 	.word	0x000840a1

00083090 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
   83090:	b580      	push	{r7, lr}
   83092:	b082      	sub	sp, #8
   83094:	af00      	add	r7, sp, #0
	uint8_t iface_num;

	if (udc_num_configuration) {
   83096:	4b0f      	ldr	r3, [pc, #60]	; (830d4 <udc_reset+0x44>)
   83098:	781b      	ldrb	r3, [r3, #0]
   8309a:	2b00      	cmp	r3, #0
   8309c:	d010      	beq.n	830c0 <udc_reset+0x30>
		for (iface_num = 0;
   8309e:	2300      	movs	r3, #0
   830a0:	71fb      	strb	r3, [r7, #7]
   830a2:	e006      	b.n	830b2 <udc_reset+0x22>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
   830a4:	79fb      	ldrb	r3, [r7, #7]
   830a6:	4618      	mov	r0, r3
   830a8:	4b0b      	ldr	r3, [pc, #44]	; (830d8 <udc_reset+0x48>)
   830aa:	4798      	blx	r3
				iface_num++) {
   830ac:	79fb      	ldrb	r3, [r7, #7]
   830ae:	3301      	adds	r3, #1
   830b0:	71fb      	strb	r3, [r7, #7]
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   830b2:	4b0a      	ldr	r3, [pc, #40]	; (830dc <udc_reset+0x4c>)
   830b4:	681b      	ldr	r3, [r3, #0]
   830b6:	681b      	ldr	r3, [r3, #0]
   830b8:	791b      	ldrb	r3, [r3, #4]
		for (iface_num = 0;
   830ba:	79fa      	ldrb	r2, [r7, #7]
   830bc:	429a      	cmp	r2, r3
   830be:	d3f1      	bcc.n	830a4 <udc_reset+0x14>
		}
	}
	udc_num_configuration = 0;
   830c0:	4b04      	ldr	r3, [pc, #16]	; (830d4 <udc_reset+0x44>)
   830c2:	2200      	movs	r2, #0
   830c4:	701a      	strb	r2, [r3, #0]
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
   830c6:	4b06      	ldr	r3, [pc, #24]	; (830e0 <udc_reset+0x50>)
   830c8:	2200      	movs	r2, #0
   830ca:	801a      	strh	r2, [r3, #0]
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
   830cc:	bf00      	nop
   830ce:	3708      	adds	r7, #8
   830d0:	46bd      	mov	sp, r7
   830d2:	bd80      	pop	{r7, pc}
   830d4:	20001336 	.word	0x20001336
   830d8:	00082f49 	.word	0x00082f49
   830dc:	20001338 	.word	0x20001338
   830e0:	20001334 	.word	0x20001334

000830e4 <udc_sof_notify>:

void udc_sof_notify(void)
{
   830e4:	b580      	push	{r7, lr}
   830e6:	b082      	sub	sp, #8
   830e8:	af00      	add	r7, sp, #0
	uint8_t iface_num;

	if (udc_num_configuration) {
   830ea:	4b14      	ldr	r3, [pc, #80]	; (8313c <udc_sof_notify+0x58>)
   830ec:	781b      	ldrb	r3, [r3, #0]
   830ee:	2b00      	cmp	r3, #0
   830f0:	d01f      	beq.n	83132 <udc_sof_notify+0x4e>
		for (iface_num = 0;
   830f2:	2300      	movs	r3, #0
   830f4:	71fb      	strb	r3, [r7, #7]
   830f6:	e015      	b.n	83124 <udc_sof_notify+0x40>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
   830f8:	4b11      	ldr	r3, [pc, #68]	; (83140 <udc_sof_notify+0x5c>)
   830fa:	681b      	ldr	r3, [r3, #0]
   830fc:	685a      	ldr	r2, [r3, #4]
   830fe:	79fb      	ldrb	r3, [r7, #7]
   83100:	009b      	lsls	r3, r3, #2
   83102:	4413      	add	r3, r2
   83104:	681b      	ldr	r3, [r3, #0]
   83106:	691b      	ldr	r3, [r3, #16]
   83108:	2b00      	cmp	r3, #0
   8310a:	d008      	beq.n	8311e <udc_sof_notify+0x3a>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
   8310c:	4b0c      	ldr	r3, [pc, #48]	; (83140 <udc_sof_notify+0x5c>)
   8310e:	681b      	ldr	r3, [r3, #0]
   83110:	685a      	ldr	r2, [r3, #4]
   83112:	79fb      	ldrb	r3, [r7, #7]
   83114:	009b      	lsls	r3, r3, #2
   83116:	4413      	add	r3, r2
   83118:	681b      	ldr	r3, [r3, #0]
   8311a:	691b      	ldr	r3, [r3, #16]
   8311c:	4798      	blx	r3
				iface_num++) {
   8311e:	79fb      	ldrb	r3, [r7, #7]
   83120:	3301      	adds	r3, #1
   83122:	71fb      	strb	r3, [r7, #7]
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   83124:	4b06      	ldr	r3, [pc, #24]	; (83140 <udc_sof_notify+0x5c>)
   83126:	681b      	ldr	r3, [r3, #0]
   83128:	681b      	ldr	r3, [r3, #0]
   8312a:	791b      	ldrb	r3, [r3, #4]
		for (iface_num = 0;
   8312c:	79fa      	ldrb	r2, [r7, #7]
   8312e:	429a      	cmp	r2, r3
   83130:	d3e2      	bcc.n	830f8 <udc_sof_notify+0x14>
			}
		}
	}
}
   83132:	bf00      	nop
   83134:	3708      	adds	r7, #8
   83136:	46bd      	mov	sp, r7
   83138:	bd80      	pop	{r7, pc}
   8313a:	bf00      	nop
   8313c:	20001336 	.word	0x20001336
   83140:	20001338 	.word	0x20001338

00083144 <udc_req_std_dev_get_status>:
 * \brief Standard device request to get device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
   83144:	b580      	push	{r7, lr}
   83146:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
   83148:	4b06      	ldr	r3, [pc, #24]	; (83164 <udc_req_std_dev_get_status+0x20>)
   8314a:	88db      	ldrh	r3, [r3, #6]
   8314c:	2b02      	cmp	r3, #2
   8314e:	d001      	beq.n	83154 <udc_req_std_dev_get_status+0x10>
		return false;
   83150:	2300      	movs	r3, #0
   83152:	e004      	b.n	8315e <udc_req_std_dev_get_status+0x1a>
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
   83154:	2102      	movs	r1, #2
   83156:	4804      	ldr	r0, [pc, #16]	; (83168 <udc_req_std_dev_get_status+0x24>)
   83158:	4b04      	ldr	r3, [pc, #16]	; (8316c <udc_req_std_dev_get_status+0x28>)
   8315a:	4798      	blx	r3
			sizeof(udc_device_status));
	return true;
   8315c:	2301      	movs	r3, #1
}
   8315e:	4618      	mov	r0, r3
   83160:	bd80      	pop	{r7, pc}
   83162:	bf00      	nop
   83164:	200013c0 	.word	0x200013c0
   83168:	20001334 	.word	0x20001334
   8316c:	000842bd 	.word	0x000842bd

00083170 <udc_req_std_ep_get_status>:
 * \brief Standard endpoint request to get endpoint status
 *
 * \return true if success
 */
static bool udc_req_std_ep_get_status(void)
{
   83170:	b580      	push	{r7, lr}
   83172:	af00      	add	r7, sp, #0
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
   83174:	4b0b      	ldr	r3, [pc, #44]	; (831a4 <udc_req_std_ep_get_status+0x34>)
   83176:	88db      	ldrh	r3, [r3, #6]
   83178:	2b02      	cmp	r3, #2
   8317a:	d001      	beq.n	83180 <udc_req_std_ep_get_status+0x10>
		return false;
   8317c:	2300      	movs	r3, #0
   8317e:	e00e      	b.n	8319e <udc_req_std_ep_get_status+0x2e>
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   83180:	4b08      	ldr	r3, [pc, #32]	; (831a4 <udc_req_std_ep_get_status+0x34>)
   83182:	889b      	ldrh	r3, [r3, #4]
   83184:	b2db      	uxtb	r3, r3
   83186:	4618      	mov	r0, r3
   83188:	4b07      	ldr	r3, [pc, #28]	; (831a8 <udc_req_std_ep_get_status+0x38>)
   8318a:	4798      	blx	r3
   8318c:	4603      	mov	r3, r0
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;
   8318e:	b29a      	uxth	r2, r3
	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   83190:	4b06      	ldr	r3, [pc, #24]	; (831ac <udc_req_std_ep_get_status+0x3c>)
   83192:	801a      	strh	r2, [r3, #0]

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
   83194:	2102      	movs	r1, #2
   83196:	4805      	ldr	r0, [pc, #20]	; (831ac <udc_req_std_ep_get_status+0x3c>)
   83198:	4b05      	ldr	r3, [pc, #20]	; (831b0 <udc_req_std_ep_get_status+0x40>)
   8319a:	4798      	blx	r3
			sizeof(udc_ep_status));
	return true;
   8319c:	2301      	movs	r3, #1
}
   8319e:	4618      	mov	r0, r3
   831a0:	bd80      	pop	{r7, pc}
   831a2:	bf00      	nop
   831a4:	200013c0 	.word	0x200013c0
   831a8:	00084711 	.word	0x00084711
   831ac:	20001340 	.word	0x20001340
   831b0:	000842bd 	.word	0x000842bd

000831b4 <udc_req_std_dev_clear_feature>:
 * \brief Standard device request to change device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
   831b4:	b480      	push	{r7}
   831b6:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
   831b8:	4b0b      	ldr	r3, [pc, #44]	; (831e8 <udc_req_std_dev_clear_feature+0x34>)
   831ba:	88db      	ldrh	r3, [r3, #6]
   831bc:	2b00      	cmp	r3, #0
   831be:	d001      	beq.n	831c4 <udc_req_std_dev_clear_feature+0x10>
		return false;
   831c0:	2300      	movs	r3, #0
   831c2:	e00d      	b.n	831e0 <udc_req_std_dev_clear_feature+0x2c>
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
   831c4:	4b08      	ldr	r3, [pc, #32]	; (831e8 <udc_req_std_dev_clear_feature+0x34>)
   831c6:	885b      	ldrh	r3, [r3, #2]
   831c8:	2b01      	cmp	r3, #1
   831ca:	d108      	bne.n	831de <udc_req_std_dev_clear_feature+0x2a>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
   831cc:	4b07      	ldr	r3, [pc, #28]	; (831ec <udc_req_std_dev_clear_feature+0x38>)
   831ce:	881b      	ldrh	r3, [r3, #0]
   831d0:	f023 0302 	bic.w	r3, r3, #2
   831d4:	b29a      	uxth	r2, r3
   831d6:	4b05      	ldr	r3, [pc, #20]	; (831ec <udc_req_std_dev_clear_feature+0x38>)
   831d8:	801a      	strh	r2, [r3, #0]
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
   831da:	2301      	movs	r3, #1
   831dc:	e000      	b.n	831e0 <udc_req_std_dev_clear_feature+0x2c>
	}
	return false;
   831de:	2300      	movs	r3, #0
}
   831e0:	4618      	mov	r0, r3
   831e2:	46bd      	mov	sp, r7
   831e4:	bc80      	pop	{r7}
   831e6:	4770      	bx	lr
   831e8:	200013c0 	.word	0x200013c0
   831ec:	20001334 	.word	0x20001334

000831f0 <udc_req_std_ep_clear_feature>:
 * \brief Standard endpoint request to clear endpoint feature
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
   831f0:	b580      	push	{r7, lr}
   831f2:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
   831f4:	4b0a      	ldr	r3, [pc, #40]	; (83220 <udc_req_std_ep_clear_feature+0x30>)
   831f6:	88db      	ldrh	r3, [r3, #6]
   831f8:	2b00      	cmp	r3, #0
   831fa:	d001      	beq.n	83200 <udc_req_std_ep_clear_feature+0x10>
		return false;
   831fc:	2300      	movs	r3, #0
   831fe:	e00c      	b.n	8321a <udc_req_std_ep_clear_feature+0x2a>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   83200:	4b07      	ldr	r3, [pc, #28]	; (83220 <udc_req_std_ep_clear_feature+0x30>)
   83202:	885b      	ldrh	r3, [r3, #2]
   83204:	2b00      	cmp	r3, #0
   83206:	d107      	bne.n	83218 <udc_req_std_ep_clear_feature+0x28>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   83208:	4b05      	ldr	r3, [pc, #20]	; (83220 <udc_req_std_ep_clear_feature+0x30>)
   8320a:	889b      	ldrh	r3, [r3, #4]
   8320c:	b2db      	uxtb	r3, r3
   8320e:	4618      	mov	r0, r3
   83210:	4b04      	ldr	r3, [pc, #16]	; (83224 <udc_req_std_ep_clear_feature+0x34>)
   83212:	4798      	blx	r3
   83214:	4603      	mov	r3, r0
   83216:	e000      	b.n	8321a <udc_req_std_ep_clear_feature+0x2a>
	}
	return false;
   83218:	2300      	movs	r3, #0
}
   8321a:	4618      	mov	r0, r3
   8321c:	bd80      	pop	{r7, pc}
   8321e:	bf00      	nop
   83220:	200013c0 	.word	0x200013c0
   83224:	0008488d 	.word	0x0008488d

00083228 <udc_req_std_dev_set_feature>:
 * \brief Standard device request to set a feature
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
   83228:	b580      	push	{r7, lr}
   8322a:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
   8322c:	4b26      	ldr	r3, [pc, #152]	; (832c8 <udc_req_std_dev_set_feature+0xa0>)
   8322e:	88db      	ldrh	r3, [r3, #6]
   83230:	2b00      	cmp	r3, #0
   83232:	d001      	beq.n	83238 <udc_req_std_dev_set_feature+0x10>
		return false;
   83234:	2300      	movs	r3, #0
   83236:	e045      	b.n	832c4 <udc_req_std_dev_set_feature+0x9c>
	}

	switch (udd_g_ctrlreq.req.wValue) {
   83238:	4b23      	ldr	r3, [pc, #140]	; (832c8 <udc_req_std_dev_set_feature+0xa0>)
   8323a:	885b      	ldrh	r3, [r3, #2]
   8323c:	2b01      	cmp	r3, #1
   8323e:	d002      	beq.n	83246 <udc_req_std_dev_set_feature+0x1e>
   83240:	2b02      	cmp	r3, #2
   83242:	d002      	beq.n	8324a <udc_req_std_dev_set_feature+0x22>
			break;
		}
		break;
#endif
	default:
		break;
   83244:	e03d      	b.n	832c2 <udc_req_std_dev_set_feature+0x9a>
		return false;
   83246:	2300      	movs	r3, #0
   83248:	e03c      	b.n	832c4 <udc_req_std_dev_set_feature+0x9c>
		if (!udd_is_high_speed()) {
   8324a:	4b20      	ldr	r3, [pc, #128]	; (832cc <udc_req_std_dev_set_feature+0xa4>)
   8324c:	4798      	blx	r3
   8324e:	4603      	mov	r3, r0
   83250:	f083 0301 	eor.w	r3, r3, #1
   83254:	b2db      	uxtb	r3, r3
   83256:	2b00      	cmp	r3, #0
   83258:	d130      	bne.n	832bc <udc_req_std_dev_set_feature+0x94>
		if (udd_g_ctrlreq.req.wIndex & 0xff) {
   8325a:	4b1b      	ldr	r3, [pc, #108]	; (832c8 <udc_req_std_dev_set_feature+0xa0>)
   8325c:	889b      	ldrh	r3, [r3, #4]
   8325e:	b2db      	uxtb	r3, r3
   83260:	2b00      	cmp	r3, #0
   83262:	d12d      	bne.n	832c0 <udc_req_std_dev_set_feature+0x98>
		udc_reset();
   83264:	4b1a      	ldr	r3, [pc, #104]	; (832d0 <udc_req_std_dev_set_feature+0xa8>)
   83266:	4798      	blx	r3
		switch ((udd_g_ctrlreq.req.wIndex >> 8) & 0xFF) {
   83268:	4b17      	ldr	r3, [pc, #92]	; (832c8 <udc_req_std_dev_set_feature+0xa0>)
   8326a:	889b      	ldrh	r3, [r3, #4]
   8326c:	0a1b      	lsrs	r3, r3, #8
   8326e:	b29b      	uxth	r3, r3
   83270:	b2db      	uxtb	r3, r3
   83272:	3b01      	subs	r3, #1
   83274:	2b03      	cmp	r3, #3
   83276:	d81f      	bhi.n	832b8 <udc_req_std_dev_set_feature+0x90>
   83278:	a201      	add	r2, pc, #4	; (adr r2, 83280 <udc_req_std_dev_set_feature+0x58>)
   8327a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8327e:	bf00      	nop
   83280:	00083291 	.word	0x00083291
   83284:	0008329b 	.word	0x0008329b
   83288:	000832a5 	.word	0x000832a5
   8328c:	000832af 	.word	0x000832af
			udd_g_ctrlreq.callback = udd_test_mode_j;
   83290:	4b0d      	ldr	r3, [pc, #52]	; (832c8 <udc_req_std_dev_set_feature+0xa0>)
   83292:	4a10      	ldr	r2, [pc, #64]	; (832d4 <udc_req_std_dev_set_feature+0xac>)
   83294:	611a      	str	r2, [r3, #16]
			return true;
   83296:	2301      	movs	r3, #1
   83298:	e014      	b.n	832c4 <udc_req_std_dev_set_feature+0x9c>
			udd_g_ctrlreq.callback = udd_test_mode_k;
   8329a:	4b0b      	ldr	r3, [pc, #44]	; (832c8 <udc_req_std_dev_set_feature+0xa0>)
   8329c:	4a0e      	ldr	r2, [pc, #56]	; (832d8 <udc_req_std_dev_set_feature+0xb0>)
   8329e:	611a      	str	r2, [r3, #16]
			return true;
   832a0:	2301      	movs	r3, #1
   832a2:	e00f      	b.n	832c4 <udc_req_std_dev_set_feature+0x9c>
			udd_g_ctrlreq.callback = udd_test_mode_se0_nak;
   832a4:	4b08      	ldr	r3, [pc, #32]	; (832c8 <udc_req_std_dev_set_feature+0xa0>)
   832a6:	4a0d      	ldr	r2, [pc, #52]	; (832dc <udc_req_std_dev_set_feature+0xb4>)
   832a8:	611a      	str	r2, [r3, #16]
			return true;
   832aa:	2301      	movs	r3, #1
   832ac:	e00a      	b.n	832c4 <udc_req_std_dev_set_feature+0x9c>
			udd_g_ctrlreq.callback = udd_test_mode_packet;
   832ae:	4b06      	ldr	r3, [pc, #24]	; (832c8 <udc_req_std_dev_set_feature+0xa0>)
   832b0:	4a0b      	ldr	r2, [pc, #44]	; (832e0 <udc_req_std_dev_set_feature+0xb8>)
   832b2:	611a      	str	r2, [r3, #16]
			return true;
   832b4:	2301      	movs	r3, #1
   832b6:	e005      	b.n	832c4 <udc_req_std_dev_set_feature+0x9c>
			break;
   832b8:	bf00      	nop
		break;
   832ba:	e002      	b.n	832c2 <udc_req_std_dev_set_feature+0x9a>
			break;
   832bc:	bf00      	nop
   832be:	e000      	b.n	832c2 <udc_req_std_dev_set_feature+0x9a>
			break;
   832c0:	bf00      	nop
	}
	return false;
   832c2:	2300      	movs	r3, #0
}
   832c4:	4618      	mov	r0, r3
   832c6:	bd80      	pop	{r7, pc}
   832c8:	200013c0 	.word	0x200013c0
   832cc:	00084239 	.word	0x00084239
   832d0:	00083091 	.word	0x00083091
   832d4:	00084b4d 	.word	0x00084b4d
   832d8:	00084b81 	.word	0x00084b81
   832dc:	00084bb5 	.word	0x00084bb5
   832e0:	00084bd9 	.word	0x00084bd9

000832e4 <udc_req_std_ep_set_feature>:
 *
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
   832e4:	b580      	push	{r7, lr}
   832e6:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
   832e8:	4b0d      	ldr	r3, [pc, #52]	; (83320 <udc_req_std_ep_set_feature+0x3c>)
   832ea:	88db      	ldrh	r3, [r3, #6]
   832ec:	2b00      	cmp	r3, #0
   832ee:	d001      	beq.n	832f4 <udc_req_std_ep_set_feature+0x10>
		return false;
   832f0:	2300      	movs	r3, #0
   832f2:	e012      	b.n	8331a <udc_req_std_ep_set_feature+0x36>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   832f4:	4b0a      	ldr	r3, [pc, #40]	; (83320 <udc_req_std_ep_set_feature+0x3c>)
   832f6:	885b      	ldrh	r3, [r3, #2]
   832f8:	2b00      	cmp	r3, #0
   832fa:	d10d      	bne.n	83318 <udc_req_std_ep_set_feature+0x34>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
   832fc:	4b08      	ldr	r3, [pc, #32]	; (83320 <udc_req_std_ep_set_feature+0x3c>)
   832fe:	889b      	ldrh	r3, [r3, #4]
   83300:	b2db      	uxtb	r3, r3
   83302:	4618      	mov	r0, r3
   83304:	4b07      	ldr	r3, [pc, #28]	; (83324 <udc_req_std_ep_set_feature+0x40>)
   83306:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   83308:	4b05      	ldr	r3, [pc, #20]	; (83320 <udc_req_std_ep_set_feature+0x3c>)
   8330a:	889b      	ldrh	r3, [r3, #4]
   8330c:	b2db      	uxtb	r3, r3
   8330e:	4618      	mov	r0, r3
   83310:	4b05      	ldr	r3, [pc, #20]	; (83328 <udc_req_std_ep_set_feature+0x44>)
   83312:	4798      	blx	r3
   83314:	4603      	mov	r3, r0
   83316:	e000      	b.n	8331a <udc_req_std_ep_set_feature+0x36>
	}
	return false;
   83318:	2300      	movs	r3, #0
}
   8331a:	4618      	mov	r0, r3
   8331c:	bd80      	pop	{r7, pc}
   8331e:	bf00      	nop
   83320:	200013c0 	.word	0x200013c0
   83324:	00084ac5 	.word	0x00084ac5
   83328:	00084779 	.word	0x00084779

0008332c <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
   8332c:	b580      	push	{r7, lr}
   8332e:	af00      	add	r7, sp, #0
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
   83330:	4b05      	ldr	r3, [pc, #20]	; (83348 <udc_valid_address+0x1c>)
   83332:	885b      	ldrh	r3, [r3, #2]
   83334:	b2db      	uxtb	r3, r3
   83336:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   8333a:	b2db      	uxtb	r3, r3
   8333c:	4618      	mov	r0, r3
   8333e:	4b03      	ldr	r3, [pc, #12]	; (8334c <udc_valid_address+0x20>)
   83340:	4798      	blx	r3
}
   83342:	bf00      	nop
   83344:	bd80      	pop	{r7, pc}
   83346:	bf00      	nop
   83348:	200013c0 	.word	0x200013c0
   8334c:	0008425d 	.word	0x0008425d

00083350 <udc_req_std_dev_set_address>:
 * \brief Standard device request to set device address
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
   83350:	b480      	push	{r7}
   83352:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
   83354:	4b06      	ldr	r3, [pc, #24]	; (83370 <udc_req_std_dev_set_address+0x20>)
   83356:	88db      	ldrh	r3, [r3, #6]
   83358:	2b00      	cmp	r3, #0
   8335a:	d001      	beq.n	83360 <udc_req_std_dev_set_address+0x10>
		return false;
   8335c:	2300      	movs	r3, #0
   8335e:	e003      	b.n	83368 <udc_req_std_dev_set_address+0x18>
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
   83360:	4b03      	ldr	r3, [pc, #12]	; (83370 <udc_req_std_dev_set_address+0x20>)
   83362:	4a04      	ldr	r2, [pc, #16]	; (83374 <udc_req_std_dev_set_address+0x24>)
   83364:	611a      	str	r2, [r3, #16]
	return true;
   83366:	2301      	movs	r3, #1
}
   83368:	4618      	mov	r0, r3
   8336a:	46bd      	mov	sp, r7
   8336c:	bc80      	pop	{r7}
   8336e:	4770      	bx	lr
   83370:	200013c0 	.word	0x200013c0
   83374:	0008332d 	.word	0x0008332d

00083378 <udc_req_std_dev_get_str_desc>:
 * \brief Standard device request to get device string descriptor
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_str_desc(void)
{
   83378:	b580      	push	{r7, lr}
   8337a:	b084      	sub	sp, #16
   8337c:	af00      	add	r7, sp, #0
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;
   8337e:	2300      	movs	r3, #0
   83380:	71fb      	strb	r3, [r7, #7]

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   83382:	4b29      	ldr	r3, [pc, #164]	; (83428 <udc_req_std_dev_get_str_desc+0xb0>)
   83384:	885b      	ldrh	r3, [r3, #2]
   83386:	b2db      	uxtb	r3, r3
   83388:	2b03      	cmp	r3, #3
   8338a:	d820      	bhi.n	833ce <udc_req_std_dev_get_str_desc+0x56>
   8338c:	a201      	add	r2, pc, #4	; (adr r2, 83394 <udc_req_std_dev_get_str_desc+0x1c>)
   8338e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   83392:	bf00      	nop
   83394:	000833a5 	.word	0x000833a5
   83398:	000833af 	.word	0x000833af
   8339c:	000833b9 	.word	0x000833b9
   833a0:	000833c3 	.word	0x000833c3
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
   833a4:	2104      	movs	r1, #4
   833a6:	4821      	ldr	r0, [pc, #132]	; (8342c <udc_req_std_dev_get_str_desc+0xb4>)
   833a8:	4b21      	ldr	r3, [pc, #132]	; (83430 <udc_req_std_dev_get_str_desc+0xb8>)
   833aa:	4798      	blx	r3
				sizeof(udc_string_desc_languageid));
		break;
   833ac:	e011      	b.n	833d2 <udc_req_std_dev_get_str_desc+0x5a>

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
   833ae:	2315      	movs	r3, #21
   833b0:	71fb      	strb	r3, [r7, #7]
		str = udc_string_manufacturer_name;
   833b2:	4b20      	ldr	r3, [pc, #128]	; (83434 <udc_req_std_dev_get_str_desc+0xbc>)
   833b4:	60bb      	str	r3, [r7, #8]
		break;
   833b6:	e00c      	b.n	833d2 <udc_req_std_dev_get_str_desc+0x5a>
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
   833b8:	2310      	movs	r3, #16
   833ba:	71fb      	strb	r3, [r7, #7]
		str = udc_string_product_name;
   833bc:	4b1e      	ldr	r3, [pc, #120]	; (83438 <udc_req_std_dev_get_str_desc+0xc0>)
   833be:	60bb      	str	r3, [r7, #8]
		break;
   833c0:	e007      	b.n	833d2 <udc_req_std_dev_get_str_desc+0x5a>
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
   833c2:	2320      	movs	r3, #32
   833c4:	71fb      	strb	r3, [r7, #7]
		str = udc_get_string_serial_name();
   833c6:	4b1d      	ldr	r3, [pc, #116]	; (8343c <udc_req_std_dev_get_str_desc+0xc4>)
   833c8:	4798      	blx	r3
   833ca:	60b8      	str	r0, [r7, #8]
		break;
   833cc:	e001      	b.n	833d2 <udc_req_std_dev_get_str_desc+0x5a>
#ifdef UDC_GET_EXTRA_STRING
		if (UDC_GET_EXTRA_STRING()) {
			break;
		}
#endif
		return false;
   833ce:	2300      	movs	r3, #0
   833d0:	e026      	b.n	83420 <udc_req_std_dev_get_str_desc+0xa8>
	}

	if (str_length) {
   833d2:	79fb      	ldrb	r3, [r7, #7]
   833d4:	2b00      	cmp	r3, #0
   833d6:	d022      	beq.n	8341e <udc_req_std_dev_get_str_desc+0xa6>
		for(i = 0; i < str_length; i++) {
   833d8:	2300      	movs	r3, #0
   833da:	73fb      	strb	r3, [r7, #15]
   833dc:	e00d      	b.n	833fa <udc_req_std_dev_get_str_desc+0x82>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   833de:	7bfb      	ldrb	r3, [r7, #15]
   833e0:	68ba      	ldr	r2, [r7, #8]
   833e2:	4413      	add	r3, r2
   833e4:	781a      	ldrb	r2, [r3, #0]
   833e6:	7bfb      	ldrb	r3, [r7, #15]
   833e8:	b291      	uxth	r1, r2
   833ea:	4a15      	ldr	r2, [pc, #84]	; (83440 <udc_req_std_dev_get_str_desc+0xc8>)
   833ec:	005b      	lsls	r3, r3, #1
   833ee:	4413      	add	r3, r2
   833f0:	460a      	mov	r2, r1
   833f2:	805a      	strh	r2, [r3, #2]
		for(i = 0; i < str_length; i++) {
   833f4:	7bfb      	ldrb	r3, [r7, #15]
   833f6:	3301      	adds	r3, #1
   833f8:	73fb      	strb	r3, [r7, #15]
   833fa:	7bfa      	ldrb	r2, [r7, #15]
   833fc:	79fb      	ldrb	r3, [r7, #7]
   833fe:	429a      	cmp	r2, r3
   83400:	d3ed      	bcc.n	833de <udc_req_std_dev_get_str_desc+0x66>
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
   83402:	79fb      	ldrb	r3, [r7, #7]
   83404:	3301      	adds	r3, #1
   83406:	b2db      	uxtb	r3, r3
   83408:	005b      	lsls	r3, r3, #1
   8340a:	b2da      	uxtb	r2, r3
   8340c:	4b0c      	ldr	r3, [pc, #48]	; (83440 <udc_req_std_dev_get_str_desc+0xc8>)
   8340e:	701a      	strb	r2, [r3, #0]
		udd_set_setup_payload(
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
   83410:	4b0b      	ldr	r3, [pc, #44]	; (83440 <udc_req_std_dev_get_str_desc+0xc8>)
   83412:	781b      	ldrb	r3, [r3, #0]
		udd_set_setup_payload(
   83414:	b29b      	uxth	r3, r3
   83416:	4619      	mov	r1, r3
   83418:	4809      	ldr	r0, [pc, #36]	; (83440 <udc_req_std_dev_get_str_desc+0xc8>)
   8341a:	4b05      	ldr	r3, [pc, #20]	; (83430 <udc_req_std_dev_get_str_desc+0xb8>)
   8341c:	4798      	blx	r3
	}

	return true;
   8341e:	2301      	movs	r3, #1
}
   83420:	4618      	mov	r0, r3
   83422:	3710      	adds	r7, #16
   83424:	46bd      	mov	sp, r7
   83426:	bd80      	pop	{r7, pc}
   83428:	200013c0 	.word	0x200013c0
   8342c:	2000029c 	.word	0x2000029c
   83430:	000842bd 	.word	0x000842bd
   83434:	200002a0 	.word	0x200002a0
   83438:	200002b8 	.word	0x200002b8
   8343c:	00082e05 	.word	0x00082e05
   83440:	200002cc 	.word	0x200002cc

00083444 <udc_req_std_dev_get_descriptor>:
		WINUSB_PLATFORM_DESCRIPTOR_LENGTH, 0x00, //length of other descriptor
		0x01, // when asking for MS 2.0 descriptor, will do bmRequestType = 0xC0, bRequest = this (0x01)
		0x00  // if non 0, Windows will send this before asking for the next descriptor
		};
static bool udc_req_std_dev_get_descriptor(void)
{
   83444:	b580      	push	{r7, lr}
   83446:	b082      	sub	sp, #8
   83448:	af00      	add	r7, sp, #0
	uint8_t conf_num;


	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   8344a:	4b7f      	ldr	r3, [pc, #508]	; (83648 <udc_req_std_dev_get_descriptor+0x204>)
   8344c:	885b      	ldrh	r3, [r3, #2]
   8344e:	71fb      	strb	r3, [r7, #7]

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   83450:	4b7d      	ldr	r3, [pc, #500]	; (83648 <udc_req_std_dev_get_descriptor+0x204>)
   83452:	885b      	ldrh	r3, [r3, #2]
   83454:	0a1b      	lsrs	r3, r3, #8
   83456:	b29b      	uxth	r3, r3
   83458:	b2db      	uxtb	r3, r3
   8345a:	3b01      	subs	r3, #1
   8345c:	2b0e      	cmp	r3, #14
   8345e:	f200 80e0 	bhi.w	83622 <udc_req_std_dev_get_descriptor+0x1de>
   83462:	a201      	add	r2, pc, #4	; (adr r2, 83468 <udc_req_std_dev_get_descriptor+0x24>)
   83464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   83468:	000834a5 	.word	0x000834a5
   8346c:	000834f5 	.word	0x000834f5
   83470:	0008360f 	.word	0x0008360f
   83474:	00083623 	.word	0x00083623
   83478:	00083623 	.word	0x00083623
   8347c:	0008356f 	.word	0x0008356f
   83480:	00083585 	.word	0x00083585
   83484:	00083623 	.word	0x00083623
   83488:	00083623 	.word	0x00083623
   8348c:	00083623 	.word	0x00083623
   83490:	00083623 	.word	0x00083623
   83494:	00083623 	.word	0x00083623
   83498:	00083623 	.word	0x00083623
   8349c:	00083623 	.word	0x00083623
   834a0:	00083605 	.word	0x00083605
	case USB_DT_DEVICE:
		// Device descriptor requested
#ifdef USB_DEVICE_HS_SUPPORT
		if (!udd_is_high_speed()) {
   834a4:	4b69      	ldr	r3, [pc, #420]	; (8364c <udc_req_std_dev_get_descriptor+0x208>)
   834a6:	4798      	blx	r3
   834a8:	4603      	mov	r3, r0
   834aa:	f083 0301 	eor.w	r3, r3, #1
   834ae:	b2db      	uxtb	r3, r3
   834b0:	2b00      	cmp	r3, #0
   834b2:	d00a      	beq.n	834ca <udc_req_std_dev_get_descriptor+0x86>
			//(udc_config.confdev_hs)->bcdUSB = 0x0210;
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_hs,
   834b4:	4b66      	ldr	r3, [pc, #408]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   834b6:	689a      	ldr	r2, [r3, #8]
				udc_config.confdev_hs->bLength);
   834b8:	4b65      	ldr	r3, [pc, #404]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   834ba:	689b      	ldr	r3, [r3, #8]
   834bc:	781b      	ldrb	r3, [r3, #0]
			udd_set_setup_payload(
   834be:	b29b      	uxth	r3, r3
   834c0:	4619      	mov	r1, r3
   834c2:	4610      	mov	r0, r2
   834c4:	4b63      	ldr	r3, [pc, #396]	; (83654 <udc_req_std_dev_get_descriptor+0x210>)
   834c6:	4798      	blx	r3
			(udc_config.confdev_lsfs)->bcdUSB = 0x0210;
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
		}
		break;
   834c8:	e0ae      	b.n	83628 <udc_req_std_dev_get_descriptor+0x1e4>
			(udc_config.confdev_lsfs)->bcdUSB = 0x0210;
   834ca:	4b61      	ldr	r3, [pc, #388]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   834cc:	681b      	ldr	r3, [r3, #0]
   834ce:	2200      	movs	r2, #0
   834d0:	f042 0210 	orr.w	r2, r2, #16
   834d4:	709a      	strb	r2, [r3, #2]
   834d6:	2200      	movs	r2, #0
   834d8:	f042 0202 	orr.w	r2, r2, #2
   834dc:	70da      	strb	r2, [r3, #3]
				(uint8_t *) udc_config.confdev_lsfs,
   834de:	4b5c      	ldr	r3, [pc, #368]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   834e0:	681a      	ldr	r2, [r3, #0]
				udc_config.confdev_lsfs->bLength);
   834e2:	4b5b      	ldr	r3, [pc, #364]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   834e4:	681b      	ldr	r3, [r3, #0]
   834e6:	781b      	ldrb	r3, [r3, #0]
			udd_set_setup_payload(
   834e8:	b29b      	uxth	r3, r3
   834ea:	4619      	mov	r1, r3
   834ec:	4610      	mov	r0, r2
   834ee:	4b59      	ldr	r3, [pc, #356]	; (83654 <udc_req_std_dev_get_descriptor+0x210>)
   834f0:	4798      	blx	r3
		break;
   834f2:	e099      	b.n	83628 <udc_req_std_dev_get_descriptor+0x1e4>

	case USB_DT_CONFIGURATION:
		// Configuration descriptor requested
#ifdef USB_DEVICE_HS_SUPPORT
		if (udd_is_high_speed()) {
   834f4:	4b55      	ldr	r3, [pc, #340]	; (8364c <udc_req_std_dev_get_descriptor+0x208>)
   834f6:	4798      	blx	r3
   834f8:	4603      	mov	r3, r0
   834fa:	2b00      	cmp	r3, #0
   834fc:	d019      	beq.n	83532 <udc_req_std_dev_get_descriptor+0xee>
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
   834fe:	4b54      	ldr	r3, [pc, #336]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   83500:	689b      	ldr	r3, [r3, #8]
   83502:	7c5b      	ldrb	r3, [r3, #17]
   83504:	79fa      	ldrb	r2, [r7, #7]
   83506:	429a      	cmp	r2, r3
   83508:	d301      	bcc.n	8350e <udc_req_std_dev_get_descriptor+0xca>
					bNumConfigurations) {
				return false;
   8350a:	2300      	movs	r3, #0
   8350c:	e097      	b.n	8363e <udc_req_std_dev_get_descriptor+0x1fa>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_hs[conf_num].desc,
   8350e:	4b50      	ldr	r3, [pc, #320]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   83510:	691a      	ldr	r2, [r3, #16]
   83512:	79fb      	ldrb	r3, [r7, #7]
   83514:	00db      	lsls	r3, r3, #3
   83516:	4413      	add	r3, r2
   83518:	6818      	ldr	r0, [r3, #0]
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
   8351a:	4b4d      	ldr	r3, [pc, #308]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   8351c:	691a      	ldr	r2, [r3, #16]
   8351e:	79fb      	ldrb	r3, [r7, #7]
   83520:	00db      	lsls	r3, r3, #3
   83522:	4413      	add	r3, r2
   83524:	681b      	ldr	r3, [r3, #0]
			udd_set_setup_payload(
   83526:	885b      	ldrh	r3, [r3, #2]
   83528:	b29b      	uxth	r3, r3
   8352a:	4619      	mov	r1, r3
   8352c:	4b49      	ldr	r3, [pc, #292]	; (83654 <udc_req_std_dev_get_descriptor+0x210>)
   8352e:	4798      	blx	r3
   83530:	e018      	b.n	83564 <udc_req_std_dev_get_descriptor+0x120>
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
   83532:	4b47      	ldr	r3, [pc, #284]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   83534:	681b      	ldr	r3, [r3, #0]
   83536:	7c5b      	ldrb	r3, [r3, #17]
   83538:	79fa      	ldrb	r2, [r7, #7]
   8353a:	429a      	cmp	r2, r3
   8353c:	d301      	bcc.n	83542 <udc_req_std_dev_get_descriptor+0xfe>
					bNumConfigurations) {
				return false;
   8353e:	2300      	movs	r3, #0
   83540:	e07d      	b.n	8363e <udc_req_std_dev_get_descriptor+0x1fa>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
   83542:	4b43      	ldr	r3, [pc, #268]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   83544:	685a      	ldr	r2, [r3, #4]
   83546:	79fb      	ldrb	r3, [r7, #7]
   83548:	00db      	lsls	r3, r3, #3
   8354a:	4413      	add	r3, r2
   8354c:	6818      	ldr	r0, [r3, #0]
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
   8354e:	4b40      	ldr	r3, [pc, #256]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   83550:	685a      	ldr	r2, [r3, #4]
   83552:	79fb      	ldrb	r3, [r7, #7]
   83554:	00db      	lsls	r3, r3, #3
   83556:	4413      	add	r3, r2
   83558:	681b      	ldr	r3, [r3, #0]
			udd_set_setup_payload(
   8355a:	885b      	ldrh	r3, [r3, #2]
   8355c:	b29b      	uxth	r3, r3
   8355e:	4619      	mov	r1, r3
   83560:	4b3c      	ldr	r3, [pc, #240]	; (83654 <udc_req_std_dev_get_descriptor+0x210>)
   83562:	4798      	blx	r3
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   83564:	4b38      	ldr	r3, [pc, #224]	; (83648 <udc_req_std_dev_get_descriptor+0x204>)
   83566:	689b      	ldr	r3, [r3, #8]
   83568:	2202      	movs	r2, #2
   8356a:	705a      	strb	r2, [r3, #1]
				USB_DT_CONFIGURATION;
		break;
   8356c:	e05c      	b.n	83628 <udc_req_std_dev_get_descriptor+0x1e4>

#ifdef USB_DEVICE_HS_SUPPORT
	case USB_DT_DEVICE_QUALIFIER:
		// Device qualifier descriptor requested
		udd_set_setup_payload( (uint8_t *) udc_config.qualifier,
   8356e:	4b38      	ldr	r3, [pc, #224]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   83570:	68da      	ldr	r2, [r3, #12]
				udc_config.qualifier->bLength);
   83572:	4b37      	ldr	r3, [pc, #220]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   83574:	68db      	ldr	r3, [r3, #12]
   83576:	781b      	ldrb	r3, [r3, #0]
		udd_set_setup_payload( (uint8_t *) udc_config.qualifier,
   83578:	b29b      	uxth	r3, r3
   8357a:	4619      	mov	r1, r3
   8357c:	4610      	mov	r0, r2
   8357e:	4b35      	ldr	r3, [pc, #212]	; (83654 <udc_req_std_dev_get_descriptor+0x210>)
   83580:	4798      	blx	r3
		break;
   83582:	e051      	b.n	83628 <udc_req_std_dev_get_descriptor+0x1e4>

	case USB_DT_OTHER_SPEED_CONFIGURATION:
		// Other configuration descriptor requested
		if (!udd_is_high_speed()) {
   83584:	4b31      	ldr	r3, [pc, #196]	; (8364c <udc_req_std_dev_get_descriptor+0x208>)
   83586:	4798      	blx	r3
   83588:	4603      	mov	r3, r0
   8358a:	f083 0301 	eor.w	r3, r3, #1
   8358e:	b2db      	uxtb	r3, r3
   83590:	2b00      	cmp	r3, #0
   83592:	d019      	beq.n	835c8 <udc_req_std_dev_get_descriptor+0x184>
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
   83594:	4b2e      	ldr	r3, [pc, #184]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   83596:	689b      	ldr	r3, [r3, #8]
   83598:	7c5b      	ldrb	r3, [r3, #17]
   8359a:	79fa      	ldrb	r2, [r7, #7]
   8359c:	429a      	cmp	r2, r3
   8359e:	d301      	bcc.n	835a4 <udc_req_std_dev_get_descriptor+0x160>
					bNumConfigurations) {
				return false;
   835a0:	2300      	movs	r3, #0
   835a2:	e04c      	b.n	8363e <udc_req_std_dev_get_descriptor+0x1fa>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_hs[conf_num].desc,
   835a4:	4b2a      	ldr	r3, [pc, #168]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   835a6:	691a      	ldr	r2, [r3, #16]
   835a8:	79fb      	ldrb	r3, [r7, #7]
   835aa:	00db      	lsls	r3, r3, #3
   835ac:	4413      	add	r3, r2
   835ae:	6818      	ldr	r0, [r3, #0]
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
   835b0:	4b27      	ldr	r3, [pc, #156]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   835b2:	691a      	ldr	r2, [r3, #16]
   835b4:	79fb      	ldrb	r3, [r7, #7]
   835b6:	00db      	lsls	r3, r3, #3
   835b8:	4413      	add	r3, r2
   835ba:	681b      	ldr	r3, [r3, #0]
			udd_set_setup_payload(
   835bc:	885b      	ldrh	r3, [r3, #2]
   835be:	b29b      	uxth	r3, r3
   835c0:	4619      	mov	r1, r3
   835c2:	4b24      	ldr	r3, [pc, #144]	; (83654 <udc_req_std_dev_get_descriptor+0x210>)
   835c4:	4798      	blx	r3
   835c6:	e018      	b.n	835fa <udc_req_std_dev_get_descriptor+0x1b6>
		} else {
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
   835c8:	4b21      	ldr	r3, [pc, #132]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   835ca:	681b      	ldr	r3, [r3, #0]
   835cc:	7c5b      	ldrb	r3, [r3, #17]
   835ce:	79fa      	ldrb	r2, [r7, #7]
   835d0:	429a      	cmp	r2, r3
   835d2:	d301      	bcc.n	835d8 <udc_req_std_dev_get_descriptor+0x194>
					bNumConfigurations) {
				return false;
   835d4:	2300      	movs	r3, #0
   835d6:	e032      	b.n	8363e <udc_req_std_dev_get_descriptor+0x1fa>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
   835d8:	4b1d      	ldr	r3, [pc, #116]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   835da:	685a      	ldr	r2, [r3, #4]
   835dc:	79fb      	ldrb	r3, [r7, #7]
   835de:	00db      	lsls	r3, r3, #3
   835e0:	4413      	add	r3, r2
   835e2:	6818      	ldr	r0, [r3, #0]
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
   835e4:	4b1a      	ldr	r3, [pc, #104]	; (83650 <udc_req_std_dev_get_descriptor+0x20c>)
   835e6:	685a      	ldr	r2, [r3, #4]
   835e8:	79fb      	ldrb	r3, [r7, #7]
   835ea:	00db      	lsls	r3, r3, #3
   835ec:	4413      	add	r3, r2
   835ee:	681b      	ldr	r3, [r3, #0]
			udd_set_setup_payload(
   835f0:	885b      	ldrh	r3, [r3, #2]
   835f2:	b29b      	uxth	r3, r3
   835f4:	4619      	mov	r1, r3
   835f6:	4b17      	ldr	r3, [pc, #92]	; (83654 <udc_req_std_dev_get_descriptor+0x210>)
   835f8:	4798      	blx	r3
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   835fa:	4b13      	ldr	r3, [pc, #76]	; (83648 <udc_req_std_dev_get_descriptor+0x204>)
   835fc:	689b      	ldr	r3, [r3, #8]
   835fe:	2207      	movs	r2, #7
   83600:	705a      	strb	r2, [r3, #1]
				USB_DT_OTHER_SPEED_CONFIGURATION;
		break;
   83602:	e011      	b.n	83628 <udc_req_std_dev_get_descriptor+0x1e4>
#endif
	case USB_DT_BOS: //bos descriptor
		udd_set_setup_payload( (uint8_t *) BOS_DESC,
   83604:	2121      	movs	r1, #33	; 0x21
   83606:	4814      	ldr	r0, [pc, #80]	; (83658 <udc_req_std_dev_get_descriptor+0x214>)
   83608:	4b12      	ldr	r3, [pc, #72]	; (83654 <udc_req_std_dev_get_descriptor+0x210>)
   8360a:	4798      	blx	r3
			0x21);
		break;
   8360c:	e00c      	b.n	83628 <udc_req_std_dev_get_descriptor+0x1e4>

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
   8360e:	4b13      	ldr	r3, [pc, #76]	; (8365c <udc_req_std_dev_get_descriptor+0x218>)
   83610:	4798      	blx	r3
   83612:	4603      	mov	r3, r0
   83614:	f083 0301 	eor.w	r3, r3, #1
   83618:	b2db      	uxtb	r3, r3
   8361a:	2b00      	cmp	r3, #0
   8361c:	d003      	beq.n	83626 <udc_req_std_dev_get_descriptor+0x1e2>
			return false;
   8361e:	2300      	movs	r3, #0
   83620:	e00d      	b.n	8363e <udc_req_std_dev_get_descriptor+0x1fa>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
   83622:	2300      	movs	r3, #0
   83624:	e00b      	b.n	8363e <udc_req_std_dev_get_descriptor+0x1fa>
		break;
   83626:	bf00      	nop
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
   83628:	4b07      	ldr	r3, [pc, #28]	; (83648 <udc_req_std_dev_get_descriptor+0x204>)
   8362a:	88da      	ldrh	r2, [r3, #6]
   8362c:	4b06      	ldr	r3, [pc, #24]	; (83648 <udc_req_std_dev_get_descriptor+0x204>)
   8362e:	899b      	ldrh	r3, [r3, #12]
   83630:	429a      	cmp	r2, r3
   83632:	d203      	bcs.n	8363c <udc_req_std_dev_get_descriptor+0x1f8>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   83634:	4b04      	ldr	r3, [pc, #16]	; (83648 <udc_req_std_dev_get_descriptor+0x204>)
   83636:	88da      	ldrh	r2, [r3, #6]
   83638:	4b03      	ldr	r3, [pc, #12]	; (83648 <udc_req_std_dev_get_descriptor+0x204>)
   8363a:	819a      	strh	r2, [r3, #12]
	}
	return true;
   8363c:	2301      	movs	r3, #1
}
   8363e:	4618      	mov	r0, r3
   83640:	3708      	adds	r7, #8
   83642:	46bd      	mov	sp, r7
   83644:	bd80      	pop	{r7, pc}
   83646:	bf00      	nop
   83648:	200013c0 	.word	0x200013c0
   8364c:	00084239 	.word	0x00084239
   83650:	20000438 	.word	0x20000438
   83654:	000842bd 	.word	0x000842bd
   83658:	0008aa48 	.word	0x0008aa48
   8365c:	00083379 	.word	0x00083379

00083660 <udc_req_std_dev_get_configuration>:
 * \brief Standard device request to get configuration number
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
   83660:	b580      	push	{r7, lr}
   83662:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength != 1) {
   83664:	4b06      	ldr	r3, [pc, #24]	; (83680 <udc_req_std_dev_get_configuration+0x20>)
   83666:	88db      	ldrh	r3, [r3, #6]
   83668:	2b01      	cmp	r3, #1
   8366a:	d001      	beq.n	83670 <udc_req_std_dev_get_configuration+0x10>
		return false;
   8366c:	2300      	movs	r3, #0
   8366e:	e004      	b.n	8367a <udc_req_std_dev_get_configuration+0x1a>
	}

	udd_set_setup_payload(&udc_num_configuration,1);
   83670:	2101      	movs	r1, #1
   83672:	4804      	ldr	r0, [pc, #16]	; (83684 <udc_req_std_dev_get_configuration+0x24>)
   83674:	4b04      	ldr	r3, [pc, #16]	; (83688 <udc_req_std_dev_get_configuration+0x28>)
   83676:	4798      	blx	r3
	return true;
   83678:	2301      	movs	r3, #1
}
   8367a:	4618      	mov	r0, r3
   8367c:	bd80      	pop	{r7, pc}
   8367e:	bf00      	nop
   83680:	200013c0 	.word	0x200013c0
   83684:	20001336 	.word	0x20001336
   83688:	000842bd 	.word	0x000842bd

0008368c <udc_req_std_dev_set_configuration>:
 * \brief Standard device request to enable a configuration
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_configuration(void)
{
   8368c:	b580      	push	{r7, lr}
   8368e:	b082      	sub	sp, #8
   83690:	af00      	add	r7, sp, #0
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
   83692:	4b37      	ldr	r3, [pc, #220]	; (83770 <udc_req_std_dev_set_configuration+0xe4>)
   83694:	88db      	ldrh	r3, [r3, #6]
   83696:	2b00      	cmp	r3, #0
   83698:	d001      	beq.n	8369e <udc_req_std_dev_set_configuration+0x12>
		return false;
   8369a:	2300      	movs	r3, #0
   8369c:	e063      	b.n	83766 <udc_req_std_dev_set_configuration+0xda>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
   8369e:	4b35      	ldr	r3, [pc, #212]	; (83774 <udc_req_std_dev_set_configuration+0xe8>)
   836a0:	4798      	blx	r3
   836a2:	4603      	mov	r3, r0
   836a4:	2b00      	cmp	r3, #0
   836a6:	d101      	bne.n	836ac <udc_req_std_dev_set_configuration+0x20>
		return false;
   836a8:	2300      	movs	r3, #0
   836aa:	e05c      	b.n	83766 <udc_req_std_dev_set_configuration+0xda>
	}
	// Check the configuration number requested
#ifdef USB_DEVICE_HS_SUPPORT
	if (udd_is_high_speed()) {
   836ac:	4b32      	ldr	r3, [pc, #200]	; (83778 <udc_req_std_dev_set_configuration+0xec>)
   836ae:	4798      	blx	r3
   836b0:	4603      	mov	r3, r0
   836b2:	2b00      	cmp	r3, #0
   836b4:	d009      	beq.n	836ca <udc_req_std_dev_set_configuration+0x3e>
		// HS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   836b6:	4b2e      	ldr	r3, [pc, #184]	; (83770 <udc_req_std_dev_set_configuration+0xe4>)
   836b8:	885b      	ldrh	r3, [r3, #2]
   836ba:	b2db      	uxtb	r3, r3
				udc_config.confdev_hs->bNumConfigurations) {
   836bc:	4a2f      	ldr	r2, [pc, #188]	; (8377c <udc_req_std_dev_set_configuration+0xf0>)
   836be:	6892      	ldr	r2, [r2, #8]
   836c0:	7c52      	ldrb	r2, [r2, #17]
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   836c2:	4293      	cmp	r3, r2
   836c4:	dd0b      	ble.n	836de <udc_req_std_dev_set_configuration+0x52>
			return false;
   836c6:	2300      	movs	r3, #0
   836c8:	e04d      	b.n	83766 <udc_req_std_dev_set_configuration+0xda>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   836ca:	4b29      	ldr	r3, [pc, #164]	; (83770 <udc_req_std_dev_set_configuration+0xe4>)
   836cc:	885b      	ldrh	r3, [r3, #2]
   836ce:	b2db      	uxtb	r3, r3
				udc_config.confdev_lsfs->bNumConfigurations) {
   836d0:	4a2a      	ldr	r2, [pc, #168]	; (8377c <udc_req_std_dev_set_configuration+0xf0>)
   836d2:	6812      	ldr	r2, [r2, #0]
   836d4:	7c52      	ldrb	r2, [r2, #17]
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   836d6:	4293      	cmp	r3, r2
   836d8:	dd01      	ble.n	836de <udc_req_std_dev_set_configuration+0x52>
			return false;
   836da:	2300      	movs	r3, #0
   836dc:	e043      	b.n	83766 <udc_req_std_dev_set_configuration+0xda>
		}
	}

	// Reset current configuration
	udc_reset();
   836de:	4b28      	ldr	r3, [pc, #160]	; (83780 <udc_req_std_dev_set_configuration+0xf4>)
   836e0:	4798      	blx	r3

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
   836e2:	4b23      	ldr	r3, [pc, #140]	; (83770 <udc_req_std_dev_set_configuration+0xe4>)
   836e4:	885b      	ldrh	r3, [r3, #2]
   836e6:	b2da      	uxtb	r2, r3
   836e8:	4b26      	ldr	r3, [pc, #152]	; (83784 <udc_req_std_dev_set_configuration+0xf8>)
   836ea:	701a      	strb	r2, [r3, #0]
	if (udc_num_configuration == 0) {
   836ec:	4b25      	ldr	r3, [pc, #148]	; (83784 <udc_req_std_dev_set_configuration+0xf8>)
   836ee:	781b      	ldrb	r3, [r3, #0]
   836f0:	2b00      	cmp	r3, #0
   836f2:	d101      	bne.n	836f8 <udc_req_std_dev_set_configuration+0x6c>
		return true; // Default empty configuration requested
   836f4:	2301      	movs	r3, #1
   836f6:	e036      	b.n	83766 <udc_req_std_dev_set_configuration+0xda>
	}
	// Update pointer of the configuration descriptor
#ifdef USB_DEVICE_HS_SUPPORT
	if (udd_is_high_speed()) {
   836f8:	4b1f      	ldr	r3, [pc, #124]	; (83778 <udc_req_std_dev_set_configuration+0xec>)
   836fa:	4798      	blx	r3
   836fc:	4603      	mov	r3, r0
   836fe:	2b00      	cmp	r3, #0
   83700:	d00b      	beq.n	8371a <udc_req_std_dev_set_configuration+0x8e>
		// HS descriptor
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
   83702:	4b1e      	ldr	r3, [pc, #120]	; (8377c <udc_req_std_dev_set_configuration+0xf0>)
   83704:	691a      	ldr	r2, [r3, #16]
   83706:	4b1f      	ldr	r3, [pc, #124]	; (83784 <udc_req_std_dev_set_configuration+0xf8>)
   83708:	781b      	ldrb	r3, [r3, #0]
   8370a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   8370e:	3b01      	subs	r3, #1
   83710:	00db      	lsls	r3, r3, #3
   83712:	4413      	add	r3, r2
   83714:	4a1c      	ldr	r2, [pc, #112]	; (83788 <udc_req_std_dev_set_configuration+0xfc>)
   83716:	6013      	str	r3, [r2, #0]
   83718:	e00a      	b.n	83730 <udc_req_std_dev_set_configuration+0xa4>
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
   8371a:	4b18      	ldr	r3, [pc, #96]	; (8377c <udc_req_std_dev_set_configuration+0xf0>)
   8371c:	685a      	ldr	r2, [r3, #4]
   8371e:	4b19      	ldr	r3, [pc, #100]	; (83784 <udc_req_std_dev_set_configuration+0xf8>)
   83720:	781b      	ldrb	r3, [r3, #0]
   83722:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   83726:	3b01      	subs	r3, #1
   83728:	00db      	lsls	r3, r3, #3
   8372a:	4413      	add	r3, r2
   8372c:	4a16      	ldr	r2, [pc, #88]	; (83788 <udc_req_std_dev_set_configuration+0xfc>)
   8372e:	6013      	str	r3, [r2, #0]
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   83730:	2300      	movs	r3, #0
   83732:	71fb      	strb	r3, [r7, #7]
   83734:	e00f      	b.n	83756 <udc_req_std_dev_set_configuration+0xca>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
   83736:	79fb      	ldrb	r3, [r7, #7]
   83738:	2100      	movs	r1, #0
   8373a:	4618      	mov	r0, r3
   8373c:	4b13      	ldr	r3, [pc, #76]	; (8378c <udc_req_std_dev_set_configuration+0x100>)
   8373e:	4798      	blx	r3
   83740:	4603      	mov	r3, r0
   83742:	f083 0301 	eor.w	r3, r3, #1
   83746:	b2db      	uxtb	r3, r3
   83748:	2b00      	cmp	r3, #0
   8374a:	d001      	beq.n	83750 <udc_req_std_dev_set_configuration+0xc4>
			return false;
   8374c:	2300      	movs	r3, #0
   8374e:	e00a      	b.n	83766 <udc_req_std_dev_set_configuration+0xda>
			iface_num++) {
   83750:	79fb      	ldrb	r3, [r7, #7]
   83752:	3301      	adds	r3, #1
   83754:	71fb      	strb	r3, [r7, #7]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   83756:	4b0c      	ldr	r3, [pc, #48]	; (83788 <udc_req_std_dev_set_configuration+0xfc>)
   83758:	681b      	ldr	r3, [r3, #0]
   8375a:	681b      	ldr	r3, [r3, #0]
   8375c:	791b      	ldrb	r3, [r3, #4]
   8375e:	79fa      	ldrb	r2, [r7, #7]
   83760:	429a      	cmp	r2, r3
   83762:	d3e8      	bcc.n	83736 <udc_req_std_dev_set_configuration+0xaa>
		}
	}
	return true;
   83764:	2301      	movs	r3, #1
}
   83766:	4618      	mov	r0, r3
   83768:	3708      	adds	r7, #8
   8376a:	46bd      	mov	sp, r7
   8376c:	bd80      	pop	{r7, pc}
   8376e:	bf00      	nop
   83770:	200013c0 	.word	0x200013c0
   83774:	000842a1 	.word	0x000842a1
   83778:	00084239 	.word	0x00084239
   8377c:	20000438 	.word	0x20000438
   83780:	00083091 	.word	0x00083091
   83784:	20001336 	.word	0x20001336
   83788:	20001338 	.word	0x20001338
   8378c:	00082fe9 	.word	0x00082fe9

00083790 <udc_req_std_iface_get_setting>:
 * to get the alternate setting number of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_get_setting(void)
{
   83790:	b580      	push	{r7, lr}
   83792:	b082      	sub	sp, #8
   83794:	af00      	add	r7, sp, #0
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
   83796:	4b1e      	ldr	r3, [pc, #120]	; (83810 <udc_req_std_iface_get_setting+0x80>)
   83798:	88db      	ldrh	r3, [r3, #6]
   8379a:	2b01      	cmp	r3, #1
   8379c:	d001      	beq.n	837a2 <udc_req_std_iface_get_setting+0x12>
		return false; // Error in request
   8379e:	2300      	movs	r3, #0
   837a0:	e032      	b.n	83808 <udc_req_std_iface_get_setting+0x78>
	}
	if (!udc_num_configuration) {
   837a2:	4b1c      	ldr	r3, [pc, #112]	; (83814 <udc_req_std_iface_get_setting+0x84>)
   837a4:	781b      	ldrb	r3, [r3, #0]
   837a6:	2b00      	cmp	r3, #0
   837a8:	d101      	bne.n	837ae <udc_req_std_iface_get_setting+0x1e>
		return false; // The device is not is configured state yet
   837aa:	2300      	movs	r3, #0
   837ac:	e02c      	b.n	83808 <udc_req_std_iface_get_setting+0x78>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   837ae:	4b18      	ldr	r3, [pc, #96]	; (83810 <udc_req_std_iface_get_setting+0x80>)
   837b0:	889b      	ldrh	r3, [r3, #4]
   837b2:	71fb      	strb	r3, [r7, #7]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   837b4:	4b18      	ldr	r3, [pc, #96]	; (83818 <udc_req_std_iface_get_setting+0x88>)
   837b6:	681b      	ldr	r3, [r3, #0]
   837b8:	681b      	ldr	r3, [r3, #0]
   837ba:	791b      	ldrb	r3, [r3, #4]
   837bc:	79fa      	ldrb	r2, [r7, #7]
   837be:	429a      	cmp	r2, r3
   837c0:	d301      	bcc.n	837c6 <udc_req_std_iface_get_setting+0x36>
		return false;
   837c2:	2300      	movs	r3, #0
   837c4:	e020      	b.n	83808 <udc_req_std_iface_get_setting+0x78>
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   837c6:	79fb      	ldrb	r3, [r7, #7]
   837c8:	2100      	movs	r1, #0
   837ca:	4618      	mov	r0, r3
   837cc:	4b13      	ldr	r3, [pc, #76]	; (8381c <udc_req_std_iface_get_setting+0x8c>)
   837ce:	4798      	blx	r3
   837d0:	4603      	mov	r3, r0
   837d2:	f083 0301 	eor.w	r3, r3, #1
   837d6:	b2db      	uxtb	r3, r3
   837d8:	2b00      	cmp	r3, #0
   837da:	d001      	beq.n	837e0 <udc_req_std_iface_get_setting+0x50>
		return false;
   837dc:	2300      	movs	r3, #0
   837de:	e013      	b.n	83808 <udc_req_std_iface_get_setting+0x78>
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   837e0:	4b0d      	ldr	r3, [pc, #52]	; (83818 <udc_req_std_iface_get_setting+0x88>)
   837e2:	681b      	ldr	r3, [r3, #0]
   837e4:	685a      	ldr	r2, [r3, #4]
   837e6:	79fb      	ldrb	r3, [r7, #7]
   837e8:	009b      	lsls	r3, r3, #2
   837ea:	4413      	add	r3, r2
   837ec:	681b      	ldr	r3, [r3, #0]
   837ee:	603b      	str	r3, [r7, #0]
	udc_iface_setting = udi_api->getsetting();
   837f0:	683b      	ldr	r3, [r7, #0]
   837f2:	68db      	ldr	r3, [r3, #12]
   837f4:	4798      	blx	r3
   837f6:	4603      	mov	r3, r0
   837f8:	461a      	mov	r2, r3
   837fa:	4b09      	ldr	r3, [pc, #36]	; (83820 <udc_req_std_iface_get_setting+0x90>)
   837fc:	701a      	strb	r2, [r3, #0]

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
   837fe:	2101      	movs	r1, #1
   83800:	4807      	ldr	r0, [pc, #28]	; (83820 <udc_req_std_iface_get_setting+0x90>)
   83802:	4b08      	ldr	r3, [pc, #32]	; (83824 <udc_req_std_iface_get_setting+0x94>)
   83804:	4798      	blx	r3
	return true;
   83806:	2301      	movs	r3, #1
}
   83808:	4618      	mov	r0, r3
   8380a:	3708      	adds	r7, #8
   8380c:	46bd      	mov	sp, r7
   8380e:	bd80      	pop	{r7, pc}
   83810:	200013c0 	.word	0x200013c0
   83814:	20001336 	.word	0x20001336
   83818:	20001338 	.word	0x20001338
   8381c:	00082ead 	.word	0x00082ead
   83820:	20001342 	.word	0x20001342
   83824:	000842bd 	.word	0x000842bd

00083828 <udc_req_std_iface_set_setting>:
 * to set an alternate setting of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_set_setting(void)
{
   83828:	b580      	push	{r7, lr}
   8382a:	b082      	sub	sp, #8
   8382c:	af00      	add	r7, sp, #0
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
   8382e:	4b14      	ldr	r3, [pc, #80]	; (83880 <udc_req_std_iface_set_setting+0x58>)
   83830:	88db      	ldrh	r3, [r3, #6]
   83832:	2b00      	cmp	r3, #0
   83834:	d001      	beq.n	8383a <udc_req_std_iface_set_setting+0x12>
		return false; // Error in request
   83836:	2300      	movs	r3, #0
   83838:	e01e      	b.n	83878 <udc_req_std_iface_set_setting+0x50>
	}
	if (!udc_num_configuration) {
   8383a:	4b12      	ldr	r3, [pc, #72]	; (83884 <udc_req_std_iface_set_setting+0x5c>)
   8383c:	781b      	ldrb	r3, [r3, #0]
   8383e:	2b00      	cmp	r3, #0
   83840:	d101      	bne.n	83846 <udc_req_std_iface_set_setting+0x1e>
		return false; // The device is not is configured state yet
   83842:	2300      	movs	r3, #0
   83844:	e018      	b.n	83878 <udc_req_std_iface_set_setting+0x50>
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   83846:	4b0e      	ldr	r3, [pc, #56]	; (83880 <udc_req_std_iface_set_setting+0x58>)
   83848:	889b      	ldrh	r3, [r3, #4]
   8384a:	71fb      	strb	r3, [r7, #7]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
   8384c:	4b0c      	ldr	r3, [pc, #48]	; (83880 <udc_req_std_iface_set_setting+0x58>)
   8384e:	885b      	ldrh	r3, [r3, #2]
   83850:	71bb      	strb	r3, [r7, #6]

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
   83852:	79fb      	ldrb	r3, [r7, #7]
   83854:	4618      	mov	r0, r3
   83856:	4b0c      	ldr	r3, [pc, #48]	; (83888 <udc_req_std_iface_set_setting+0x60>)
   83858:	4798      	blx	r3
   8385a:	4603      	mov	r3, r0
   8385c:	f083 0301 	eor.w	r3, r3, #1
   83860:	b2db      	uxtb	r3, r3
   83862:	2b00      	cmp	r3, #0
   83864:	d001      	beq.n	8386a <udc_req_std_iface_set_setting+0x42>
		return false;
   83866:	2300      	movs	r3, #0
   83868:	e006      	b.n	83878 <udc_req_std_iface_set_setting+0x50>
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
   8386a:	79ba      	ldrb	r2, [r7, #6]
   8386c:	79fb      	ldrb	r3, [r7, #7]
   8386e:	4611      	mov	r1, r2
   83870:	4618      	mov	r0, r3
   83872:	4b06      	ldr	r3, [pc, #24]	; (8388c <udc_req_std_iface_set_setting+0x64>)
   83874:	4798      	blx	r3
   83876:	4603      	mov	r3, r0
}
   83878:	4618      	mov	r0, r3
   8387a:	3708      	adds	r7, #8
   8387c:	46bd      	mov	sp, r7
   8387e:	bd80      	pop	{r7, pc}
   83880:	200013c0 	.word	0x200013c0
   83884:	20001336 	.word	0x20001336
   83888:	00082f49 	.word	0x00082f49
   8388c:	00082fe9 	.word	0x00082fe9

00083890 <udc_reqstd>:
 * \brief Main routine to manage the standard USB SETUP request
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
   83890:	b580      	push	{r7, lr}
   83892:	af00      	add	r7, sp, #0
	if (Udd_setup_is_in()) {
   83894:	4b51      	ldr	r3, [pc, #324]	; (839dc <udc_reqstd+0x14c>)
   83896:	781b      	ldrb	r3, [r3, #0]
   83898:	b25b      	sxtb	r3, r3
   8389a:	2b00      	cmp	r3, #0
   8389c:	da40      	bge.n	83920 <udc_reqstd+0x90>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
   8389e:	4b4f      	ldr	r3, [pc, #316]	; (839dc <udc_reqstd+0x14c>)
   838a0:	88db      	ldrh	r3, [r3, #6]
   838a2:	2b00      	cmp	r3, #0
   838a4:	d101      	bne.n	838aa <udc_reqstd+0x1a>
			return false; // Error for USB host
   838a6:	2300      	movs	r3, #0
   838a8:	e096      	b.n	839d8 <udc_reqstd+0x148>
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   838aa:	4b4c      	ldr	r3, [pc, #304]	; (839dc <udc_reqstd+0x14c>)
   838ac:	781b      	ldrb	r3, [r3, #0]
   838ae:	f003 031f 	and.w	r3, r3, #31
   838b2:	2b00      	cmp	r3, #0
   838b4:	d114      	bne.n	838e0 <udc_reqstd+0x50>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   838b6:	4b49      	ldr	r3, [pc, #292]	; (839dc <udc_reqstd+0x14c>)
   838b8:	785b      	ldrb	r3, [r3, #1]
   838ba:	2b06      	cmp	r3, #6
   838bc:	d008      	beq.n	838d0 <udc_reqstd+0x40>
   838be:	2b08      	cmp	r3, #8
   838c0:	d00a      	beq.n	838d8 <udc_reqstd+0x48>
   838c2:	2b00      	cmp	r3, #0
   838c4:	d000      	beq.n	838c8 <udc_reqstd+0x38>
			case USB_REQ_GET_DESCRIPTOR:
				return udc_req_std_dev_get_descriptor();
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
			default:
				break;
   838c6:	e00c      	b.n	838e2 <udc_reqstd+0x52>
				return udc_req_std_dev_get_status();
   838c8:	4b45      	ldr	r3, [pc, #276]	; (839e0 <udc_reqstd+0x150>)
   838ca:	4798      	blx	r3
   838cc:	4603      	mov	r3, r0
   838ce:	e083      	b.n	839d8 <udc_reqstd+0x148>
				return udc_req_std_dev_get_descriptor();
   838d0:	4b44      	ldr	r3, [pc, #272]	; (839e4 <udc_reqstd+0x154>)
   838d2:	4798      	blx	r3
   838d4:	4603      	mov	r3, r0
   838d6:	e07f      	b.n	839d8 <udc_reqstd+0x148>
				return udc_req_std_dev_get_configuration();
   838d8:	4b43      	ldr	r3, [pc, #268]	; (839e8 <udc_reqstd+0x158>)
   838da:	4798      	blx	r3
   838dc:	4603      	mov	r3, r0
   838de:	e07b      	b.n	839d8 <udc_reqstd+0x148>
			}
		}
   838e0:	bf00      	nop

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   838e2:	4b3e      	ldr	r3, [pc, #248]	; (839dc <udc_reqstd+0x14c>)
   838e4:	781b      	ldrb	r3, [r3, #0]
   838e6:	f003 031f 	and.w	r3, r3, #31
   838ea:	2b01      	cmp	r3, #1
   838ec:	d108      	bne.n	83900 <udc_reqstd+0x70>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   838ee:	4b3b      	ldr	r3, [pc, #236]	; (839dc <udc_reqstd+0x14c>)
   838f0:	785b      	ldrb	r3, [r3, #1]
   838f2:	2b0a      	cmp	r3, #10
   838f4:	d000      	beq.n	838f8 <udc_reqstd+0x68>
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
			default:
				break;
   838f6:	e004      	b.n	83902 <udc_reqstd+0x72>
				return udc_req_std_iface_get_setting();
   838f8:	4b3c      	ldr	r3, [pc, #240]	; (839ec <udc_reqstd+0x15c>)
   838fa:	4798      	blx	r3
   838fc:	4603      	mov	r3, r0
   838fe:	e06b      	b.n	839d8 <udc_reqstd+0x148>
			}
		}
   83900:	bf00      	nop
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   83902:	4b36      	ldr	r3, [pc, #216]	; (839dc <udc_reqstd+0x14c>)
   83904:	781b      	ldrb	r3, [r3, #0]
   83906:	f003 031f 	and.w	r3, r3, #31
   8390a:	2b02      	cmp	r3, #2
   8390c:	d160      	bne.n	839d0 <udc_reqstd+0x140>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   8390e:	4b33      	ldr	r3, [pc, #204]	; (839dc <udc_reqstd+0x14c>)
   83910:	785b      	ldrb	r3, [r3, #1]
   83912:	2b00      	cmp	r3, #0
   83914:	d000      	beq.n	83918 <udc_reqstd+0x88>
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
			default:
				break;
   83916:	e05e      	b.n	839d6 <udc_reqstd+0x146>
				return udc_req_std_ep_get_status();
   83918:	4b35      	ldr	r3, [pc, #212]	; (839f0 <udc_reqstd+0x160>)
   8391a:	4798      	blx	r3
   8391c:	4603      	mov	r3, r0
   8391e:	e05b      	b.n	839d8 <udc_reqstd+0x148>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   83920:	4b2e      	ldr	r3, [pc, #184]	; (839dc <udc_reqstd+0x14c>)
   83922:	781b      	ldrb	r3, [r3, #0]
   83924:	f003 031f 	and.w	r3, r3, #31
   83928:	2b00      	cmp	r3, #0
   8392a:	d129      	bne.n	83980 <udc_reqstd+0xf0>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   8392c:	4b2b      	ldr	r3, [pc, #172]	; (839dc <udc_reqstd+0x14c>)
   8392e:	785b      	ldrb	r3, [r3, #1]
   83930:	3b01      	subs	r3, #1
   83932:	2b08      	cmp	r3, #8
   83934:	d826      	bhi.n	83984 <udc_reqstd+0xf4>
   83936:	a201      	add	r2, pc, #4	; (adr r2, 8393c <udc_reqstd+0xac>)
   83938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8393c:	00083969 	.word	0x00083969
   83940:	00083985 	.word	0x00083985
   83944:	00083971 	.word	0x00083971
   83948:	00083985 	.word	0x00083985
   8394c:	00083961 	.word	0x00083961
   83950:	00083985 	.word	0x00083985
   83954:	00083985 	.word	0x00083985
   83958:	00083985 	.word	0x00083985
   8395c:	00083979 	.word	0x00083979
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
   83960:	4b24      	ldr	r3, [pc, #144]	; (839f4 <udc_reqstd+0x164>)
   83962:	4798      	blx	r3
   83964:	4603      	mov	r3, r0
   83966:	e037      	b.n	839d8 <udc_reqstd+0x148>
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
   83968:	4b23      	ldr	r3, [pc, #140]	; (839f8 <udc_reqstd+0x168>)
   8396a:	4798      	blx	r3
   8396c:	4603      	mov	r3, r0
   8396e:	e033      	b.n	839d8 <udc_reqstd+0x148>
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
   83970:	4b22      	ldr	r3, [pc, #136]	; (839fc <udc_reqstd+0x16c>)
   83972:	4798      	blx	r3
   83974:	4603      	mov	r3, r0
   83976:	e02f      	b.n	839d8 <udc_reqstd+0x148>
			case USB_REQ_SET_CONFIGURATION:
				return udc_req_std_dev_set_configuration();
   83978:	4b21      	ldr	r3, [pc, #132]	; (83a00 <udc_reqstd+0x170>)
   8397a:	4798      	blx	r3
   8397c:	4603      	mov	r3, r0
   8397e:	e02b      	b.n	839d8 <udc_reqstd+0x148>
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
			default:
				break;
			}
		}
   83980:	bf00      	nop
   83982:	e000      	b.n	83986 <udc_reqstd+0xf6>
				break;
   83984:	bf00      	nop

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   83986:	4b15      	ldr	r3, [pc, #84]	; (839dc <udc_reqstd+0x14c>)
   83988:	781b      	ldrb	r3, [r3, #0]
   8398a:	f003 031f 	and.w	r3, r3, #31
   8398e:	2b01      	cmp	r3, #1
   83990:	d108      	bne.n	839a4 <udc_reqstd+0x114>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   83992:	4b12      	ldr	r3, [pc, #72]	; (839dc <udc_reqstd+0x14c>)
   83994:	785b      	ldrb	r3, [r3, #1]
   83996:	2b0b      	cmp	r3, #11
   83998:	d000      	beq.n	8399c <udc_reqstd+0x10c>
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
			default:
				break;
   8399a:	e004      	b.n	839a6 <udc_reqstd+0x116>
				return udc_req_std_iface_set_setting();
   8399c:	4b19      	ldr	r3, [pc, #100]	; (83a04 <udc_reqstd+0x174>)
   8399e:	4798      	blx	r3
   839a0:	4603      	mov	r3, r0
   839a2:	e019      	b.n	839d8 <udc_reqstd+0x148>
			}
		}
   839a4:	bf00      	nop
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   839a6:	4b0d      	ldr	r3, [pc, #52]	; (839dc <udc_reqstd+0x14c>)
   839a8:	781b      	ldrb	r3, [r3, #0]
   839aa:	f003 031f 	and.w	r3, r3, #31
   839ae:	2b02      	cmp	r3, #2
   839b0:	d110      	bne.n	839d4 <udc_reqstd+0x144>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   839b2:	4b0a      	ldr	r3, [pc, #40]	; (839dc <udc_reqstd+0x14c>)
   839b4:	785b      	ldrb	r3, [r3, #1]
   839b6:	2b01      	cmp	r3, #1
   839b8:	d002      	beq.n	839c0 <udc_reqstd+0x130>
   839ba:	2b03      	cmp	r3, #3
   839bc:	d004      	beq.n	839c8 <udc_reqstd+0x138>
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
			default:
				break;
   839be:	e00a      	b.n	839d6 <udc_reqstd+0x146>
				return udc_req_std_ep_clear_feature();
   839c0:	4b11      	ldr	r3, [pc, #68]	; (83a08 <udc_reqstd+0x178>)
   839c2:	4798      	blx	r3
   839c4:	4603      	mov	r3, r0
   839c6:	e007      	b.n	839d8 <udc_reqstd+0x148>
				return udc_req_std_ep_set_feature();
   839c8:	4b10      	ldr	r3, [pc, #64]	; (83a0c <udc_reqstd+0x17c>)
   839ca:	4798      	blx	r3
   839cc:	4603      	mov	r3, r0
   839ce:	e003      	b.n	839d8 <udc_reqstd+0x148>
		}
   839d0:	bf00      	nop
   839d2:	e000      	b.n	839d6 <udc_reqstd+0x146>
			}
		}
   839d4:	bf00      	nop
#endif
	}
	return false;
   839d6:	2300      	movs	r3, #0
}
   839d8:	4618      	mov	r0, r3
   839da:	bd80      	pop	{r7, pc}
   839dc:	200013c0 	.word	0x200013c0
   839e0:	00083145 	.word	0x00083145
   839e4:	00083445 	.word	0x00083445
   839e8:	00083661 	.word	0x00083661
   839ec:	00083791 	.word	0x00083791
   839f0:	00083171 	.word	0x00083171
   839f4:	00083351 	.word	0x00083351
   839f8:	000831b5 	.word	0x000831b5
   839fc:	00083229 	.word	0x00083229
   83a00:	0008368d 	.word	0x0008368d
   83a04:	00083829 	.word	0x00083829
   83a08:	000831f1 	.word	0x000831f1
   83a0c:	000832e5 	.word	0x000832e5

00083a10 <udc_req_iface>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_iface(void)
{
   83a10:	b580      	push	{r7, lr}
   83a12:	b082      	sub	sp, #8
   83a14:	af00      	add	r7, sp, #0
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   83a16:	4b20      	ldr	r3, [pc, #128]	; (83a98 <udc_req_iface+0x88>)
   83a18:	781b      	ldrb	r3, [r3, #0]
   83a1a:	2b00      	cmp	r3, #0
   83a1c:	d101      	bne.n	83a22 <udc_req_iface+0x12>
		return false; // The device is not is configured state yet
   83a1e:	2300      	movs	r3, #0
   83a20:	e036      	b.n	83a90 <udc_req_iface+0x80>
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   83a22:	4b1e      	ldr	r3, [pc, #120]	; (83a9c <udc_req_iface+0x8c>)
   83a24:	889b      	ldrh	r3, [r3, #4]
   83a26:	71fb      	strb	r3, [r7, #7]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   83a28:	4b1d      	ldr	r3, [pc, #116]	; (83aa0 <udc_req_iface+0x90>)
   83a2a:	681b      	ldr	r3, [r3, #0]
   83a2c:	681b      	ldr	r3, [r3, #0]
   83a2e:	791b      	ldrb	r3, [r3, #4]
   83a30:	79fa      	ldrb	r2, [r7, #7]
   83a32:	429a      	cmp	r2, r3
   83a34:	d301      	bcc.n	83a3a <udc_req_iface+0x2a>
		return false;
   83a36:	2300      	movs	r3, #0
   83a38:	e02a      	b.n	83a90 <udc_req_iface+0x80>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   83a3a:	79fb      	ldrb	r3, [r7, #7]
   83a3c:	2100      	movs	r1, #0
   83a3e:	4618      	mov	r0, r3
   83a40:	4b18      	ldr	r3, [pc, #96]	; (83aa4 <udc_req_iface+0x94>)
   83a42:	4798      	blx	r3
   83a44:	4603      	mov	r3, r0
   83a46:	f083 0301 	eor.w	r3, r3, #1
   83a4a:	b2db      	uxtb	r3, r3
   83a4c:	2b00      	cmp	r3, #0
   83a4e:	d001      	beq.n	83a54 <udc_req_iface+0x44>
		return false;
   83a50:	2300      	movs	r3, #0
   83a52:	e01d      	b.n	83a90 <udc_req_iface+0x80>
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   83a54:	4b12      	ldr	r3, [pc, #72]	; (83aa0 <udc_req_iface+0x90>)
   83a56:	681b      	ldr	r3, [r3, #0]
   83a58:	685a      	ldr	r2, [r3, #4]
   83a5a:	79fb      	ldrb	r3, [r7, #7]
   83a5c:	009b      	lsls	r3, r3, #2
   83a5e:	4413      	add	r3, r2
   83a60:	681b      	ldr	r3, [r3, #0]
   83a62:	603b      	str	r3, [r7, #0]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   83a64:	683b      	ldr	r3, [r7, #0]
   83a66:	68db      	ldr	r3, [r3, #12]
   83a68:	4798      	blx	r3
   83a6a:	4603      	mov	r3, r0
   83a6c:	461a      	mov	r2, r3
   83a6e:	79fb      	ldrb	r3, [r7, #7]
   83a70:	4611      	mov	r1, r2
   83a72:	4618      	mov	r0, r3
   83a74:	4b0b      	ldr	r3, [pc, #44]	; (83aa4 <udc_req_iface+0x94>)
   83a76:	4798      	blx	r3
   83a78:	4603      	mov	r3, r0
   83a7a:	f083 0301 	eor.w	r3, r3, #1
   83a7e:	b2db      	uxtb	r3, r3
   83a80:	2b00      	cmp	r3, #0
   83a82:	d001      	beq.n	83a88 <udc_req_iface+0x78>
		return false;
   83a84:	2300      	movs	r3, #0
   83a86:	e003      	b.n	83a90 <udc_req_iface+0x80>
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
   83a88:	683b      	ldr	r3, [r7, #0]
   83a8a:	689b      	ldr	r3, [r3, #8]
   83a8c:	4798      	blx	r3
   83a8e:	4603      	mov	r3, r0
}
   83a90:	4618      	mov	r0, r3
   83a92:	3708      	adds	r7, #8
   83a94:	46bd      	mov	sp, r7
   83a96:	bd80      	pop	{r7, pc}
   83a98:	20001336 	.word	0x20001336
   83a9c:	200013c0 	.word	0x200013c0
   83aa0:	20001338 	.word	0x20001338
   83aa4:	00082ead 	.word	0x00082ead

00083aa8 <udc_req_ep>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_ep(void)
{
   83aa8:	b580      	push	{r7, lr}
   83aaa:	b082      	sub	sp, #8
   83aac:	af00      	add	r7, sp, #0
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   83aae:	4b1e      	ldr	r3, [pc, #120]	; (83b28 <udc_req_ep+0x80>)
   83ab0:	781b      	ldrb	r3, [r3, #0]
   83ab2:	2b00      	cmp	r3, #0
   83ab4:	d101      	bne.n	83aba <udc_req_ep+0x12>
		return false; // The device is not is configured state yet
   83ab6:	2300      	movs	r3, #0
   83ab8:	e032      	b.n	83b20 <udc_req_ep+0x78>
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   83aba:	4b1c      	ldr	r3, [pc, #112]	; (83b2c <udc_req_ep+0x84>)
   83abc:	889b      	ldrh	r3, [r3, #4]
   83abe:	71fb      	strb	r3, [r7, #7]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   83ac0:	2300      	movs	r3, #0
   83ac2:	71fb      	strb	r3, [r7, #7]
   83ac4:	e024      	b.n	83b10 <udc_req_ep+0x68>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
   83ac6:	4b1a      	ldr	r3, [pc, #104]	; (83b30 <udc_req_ep+0x88>)
   83ac8:	681b      	ldr	r3, [r3, #0]
   83aca:	685a      	ldr	r2, [r3, #4]
   83acc:	79fb      	ldrb	r3, [r7, #7]
   83ace:	009b      	lsls	r3, r3, #2
   83ad0:	4413      	add	r3, r2
   83ad2:	681b      	ldr	r3, [r3, #0]
   83ad4:	603b      	str	r3, [r7, #0]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   83ad6:	683b      	ldr	r3, [r7, #0]
   83ad8:	68db      	ldr	r3, [r3, #12]
   83ada:	4798      	blx	r3
   83adc:	4603      	mov	r3, r0
   83ade:	461a      	mov	r2, r3
   83ae0:	79fb      	ldrb	r3, [r7, #7]
   83ae2:	4611      	mov	r1, r2
   83ae4:	4618      	mov	r0, r3
   83ae6:	4b13      	ldr	r3, [pc, #76]	; (83b34 <udc_req_ep+0x8c>)
   83ae8:	4798      	blx	r3
   83aea:	4603      	mov	r3, r0
   83aec:	f083 0301 	eor.w	r3, r3, #1
   83af0:	b2db      	uxtb	r3, r3
   83af2:	2b00      	cmp	r3, #0
   83af4:	d001      	beq.n	83afa <udc_req_ep+0x52>
			return false;
   83af6:	2300      	movs	r3, #0
   83af8:	e012      	b.n	83b20 <udc_req_ep+0x78>
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
   83afa:	683b      	ldr	r3, [r7, #0]
   83afc:	689b      	ldr	r3, [r3, #8]
   83afe:	4798      	blx	r3
   83b00:	4603      	mov	r3, r0
   83b02:	2b00      	cmp	r3, #0
   83b04:	d001      	beq.n	83b0a <udc_req_ep+0x62>
			return true;
   83b06:	2301      	movs	r3, #1
   83b08:	e00a      	b.n	83b20 <udc_req_ep+0x78>
			iface_num++) {
   83b0a:	79fb      	ldrb	r3, [r7, #7]
   83b0c:	3301      	adds	r3, #1
   83b0e:	71fb      	strb	r3, [r7, #7]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   83b10:	4b07      	ldr	r3, [pc, #28]	; (83b30 <udc_req_ep+0x88>)
   83b12:	681b      	ldr	r3, [r3, #0]
   83b14:	681b      	ldr	r3, [r3, #0]
   83b16:	791b      	ldrb	r3, [r3, #4]
   83b18:	79fa      	ldrb	r2, [r7, #7]
   83b1a:	429a      	cmp	r2, r3
   83b1c:	d3d3      	bcc.n	83ac6 <udc_req_ep+0x1e>
		}
	}
	return false;
   83b1e:	2300      	movs	r3, #0
}
   83b20:	4618      	mov	r0, r3
   83b22:	3708      	adds	r7, #8
   83b24:	46bd      	mov	sp, r7
   83b26:	bd80      	pop	{r7, pc}
   83b28:	20001336 	.word	0x20001336
   83b2c:	200013c0 	.word	0x200013c0
   83b30:	20001338 	.word	0x20001338
   83b34:	00082ead 	.word	0x00082ead

00083b38 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
   83b38:	b580      	push	{r7, lr}
   83b3a:	af00      	add	r7, sp, #0
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
   83b3c:	4b25      	ldr	r3, [pc, #148]	; (83bd4 <udc_process_setup+0x9c>)
   83b3e:	2200      	movs	r2, #0
   83b40:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
   83b42:	4b24      	ldr	r3, [pc, #144]	; (83bd4 <udc_process_setup+0x9c>)
   83b44:	2200      	movs	r2, #0
   83b46:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   83b48:	4b22      	ldr	r3, [pc, #136]	; (83bd4 <udc_process_setup+0x9c>)
   83b4a:	2200      	movs	r2, #0
   83b4c:	615a      	str	r2, [r3, #20]

	// MS requests this using request type 0xC0 and our user defined bRequest (0x01 in our case)
	if ((udd_g_ctrlreq.req.bmRequestType == 0xC0) && (udd_g_ctrlreq.req.bRequest == 0x01)) {
   83b4e:	4b21      	ldr	r3, [pc, #132]	; (83bd4 <udc_process_setup+0x9c>)
   83b50:	781b      	ldrb	r3, [r3, #0]
   83b52:	2bc0      	cmp	r3, #192	; 0xc0
   83b54:	d109      	bne.n	83b6a <udc_process_setup+0x32>
   83b56:	4b1f      	ldr	r3, [pc, #124]	; (83bd4 <udc_process_setup+0x9c>)
   83b58:	785b      	ldrb	r3, [r3, #1]
   83b5a:	2b01      	cmp	r3, #1
   83b5c:	d105      	bne.n	83b6a <udc_process_setup+0x32>
		udd_set_setup_payload(winusb_20_desc, WINUSB_PLATFORM_DESCRIPTOR_LENGTH);
   83b5e:	219e      	movs	r1, #158	; 0x9e
   83b60:	481d      	ldr	r0, [pc, #116]	; (83bd8 <udc_process_setup+0xa0>)
   83b62:	4b1e      	ldr	r3, [pc, #120]	; (83bdc <udc_process_setup+0xa4>)
   83b64:	4798      	blx	r3
		return true;
   83b66:	2301      	movs	r3, #1
   83b68:	e032      	b.n	83bd0 <udc_process_setup+0x98>
	}

	if (Udd_setup_is_in()) {
   83b6a:	4b1a      	ldr	r3, [pc, #104]	; (83bd4 <udc_process_setup+0x9c>)
   83b6c:	781b      	ldrb	r3, [r3, #0]
   83b6e:	b25b      	sxtb	r3, r3
   83b70:	2b00      	cmp	r3, #0
   83b72:	da05      	bge.n	83b80 <udc_process_setup+0x48>
		if (udd_g_ctrlreq.req.wLength == 0) {
   83b74:	4b17      	ldr	r3, [pc, #92]	; (83bd4 <udc_process_setup+0x9c>)
   83b76:	88db      	ldrh	r3, [r3, #6]
   83b78:	2b00      	cmp	r3, #0
   83b7a:	d101      	bne.n	83b80 <udc_process_setup+0x48>
			return false; // Error from USB host
   83b7c:	2300      	movs	r3, #0
   83b7e:	e027      	b.n	83bd0 <udc_process_setup+0x98>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   83b80:	4b14      	ldr	r3, [pc, #80]	; (83bd4 <udc_process_setup+0x9c>)
   83b82:	781b      	ldrb	r3, [r3, #0]
   83b84:	f003 0360 	and.w	r3, r3, #96	; 0x60
   83b88:	2b00      	cmp	r3, #0
   83b8a:	d106      	bne.n	83b9a <udc_process_setup+0x62>
		if (udc_reqstd()) {
   83b8c:	4b14      	ldr	r3, [pc, #80]	; (83be0 <udc_process_setup+0xa8>)
   83b8e:	4798      	blx	r3
   83b90:	4603      	mov	r3, r0
   83b92:	2b00      	cmp	r3, #0
   83b94:	d001      	beq.n	83b9a <udc_process_setup+0x62>
			return true;
   83b96:	2301      	movs	r3, #1
   83b98:	e01a      	b.n	83bd0 <udc_process_setup+0x98>
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
   83b9a:	4b0e      	ldr	r3, [pc, #56]	; (83bd4 <udc_process_setup+0x9c>)
   83b9c:	781b      	ldrb	r3, [r3, #0]
   83b9e:	f003 031f 	and.w	r3, r3, #31
   83ba2:	2b01      	cmp	r3, #1
   83ba4:	d106      	bne.n	83bb4 <udc_process_setup+0x7c>
		if (udc_req_iface()) {
   83ba6:	4b0f      	ldr	r3, [pc, #60]	; (83be4 <udc_process_setup+0xac>)
   83ba8:	4798      	blx	r3
   83baa:	4603      	mov	r3, r0
   83bac:	2b00      	cmp	r3, #0
   83bae:	d001      	beq.n	83bb4 <udc_process_setup+0x7c>
			return true;
   83bb0:	2301      	movs	r3, #1
   83bb2:	e00d      	b.n	83bd0 <udc_process_setup+0x98>
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
   83bb4:	4b07      	ldr	r3, [pc, #28]	; (83bd4 <udc_process_setup+0x9c>)
   83bb6:	781b      	ldrb	r3, [r3, #0]
   83bb8:	f003 031f 	and.w	r3, r3, #31
   83bbc:	2b02      	cmp	r3, #2
   83bbe:	d106      	bne.n	83bce <udc_process_setup+0x96>
		if (udc_req_ep()) {
   83bc0:	4b09      	ldr	r3, [pc, #36]	; (83be8 <udc_process_setup+0xb0>)
   83bc2:	4798      	blx	r3
   83bc4:	4603      	mov	r3, r0
   83bc6:	2b00      	cmp	r3, #0
   83bc8:	d001      	beq.n	83bce <udc_process_setup+0x96>
			return true;
   83bca:	2301      	movs	r3, #1
   83bcc:	e000      	b.n	83bd0 <udc_process_setup+0x98>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
   83bce:	2300      	movs	r3, #0
#endif
}
   83bd0:	4618      	mov	r0, r3
   83bd2:	bd80      	pop	{r7, pc}
   83bd4:	200013c0 	.word	0x200013c0
   83bd8:	20000310 	.word	0x20000310
   83bdc:	000842bd 	.word	0x000842bd
   83be0:	00083891 	.word	0x00083891
   83be4:	00083a11 	.word	0x00083a11
   83be8:	00083aa9 	.word	0x00083aa9

00083bec <udi_vendor_enable>:
/**
 * \name Internal routines
 */
//@{
bool udi_vendor_enable(void)
{
   83bec:	b580      	push	{r7, lr}
   83bee:	af00      	add	r7, sp, #0
	udi_vendor_alternate_setting = udc_get_interface_desc()->bAlternateSetting;
   83bf0:	4b0b      	ldr	r3, [pc, #44]	; (83c20 <udi_vendor_enable+0x34>)
   83bf2:	4798      	blx	r3
   83bf4:	4603      	mov	r3, r0
   83bf6:	78da      	ldrb	r2, [r3, #3]
   83bf8:	4b0a      	ldr	r3, [pc, #40]	; (83c24 <udi_vendor_enable+0x38>)
   83bfa:	701a      	strb	r2, [r3, #0]
	if (0 == udi_vendor_alternate_setting) {
   83bfc:	4b09      	ldr	r3, [pc, #36]	; (83c24 <udi_vendor_enable+0x38>)
   83bfe:	781b      	ldrb	r3, [r3, #0]
   83c00:	2b00      	cmp	r3, #0
   83c02:	d109      	bne.n	83c18 <udi_vendor_enable+0x2c>
		// Call application callback
		// to notify that interface is enabled
		if (!UDI_VENDOR_ENABLE_EXT()) {
   83c04:	4b08      	ldr	r3, [pc, #32]	; (83c28 <udi_vendor_enable+0x3c>)
   83c06:	4798      	blx	r3
   83c08:	4603      	mov	r3, r0
   83c0a:	f083 0301 	eor.w	r3, r3, #1
   83c0e:	b2db      	uxtb	r3, r3
   83c10:	2b00      	cmp	r3, #0
   83c12:	d001      	beq.n	83c18 <udi_vendor_enable+0x2c>
			return false;
   83c14:	2300      	movs	r3, #0
   83c16:	e000      	b.n	83c1a <udi_vendor_enable+0x2e>
		}
	}
	return true;
   83c18:	2301      	movs	r3, #1
}
   83c1a:	4618      	mov	r0, r3
   83c1c:	bd80      	pop	{r7, pc}
   83c1e:	bf00      	nop
   83c20:	00082e19 	.word	0x00082e19
   83c24:	20001343 	.word	0x20001343
   83c28:	00080ded 	.word	0x00080ded

00083c2c <udi_vendor_disable>:


void udi_vendor_disable(void)
{
   83c2c:	b580      	push	{r7, lr}
   83c2e:	af00      	add	r7, sp, #0
	if (0 == udi_vendor_alternate_setting) {
   83c30:	4b03      	ldr	r3, [pc, #12]	; (83c40 <udi_vendor_disable+0x14>)
   83c32:	781b      	ldrb	r3, [r3, #0]
   83c34:	2b00      	cmp	r3, #0
   83c36:	d101      	bne.n	83c3c <udi_vendor_disable+0x10>
		UDI_VENDOR_DISABLE_EXT();
   83c38:	4b02      	ldr	r3, [pc, #8]	; (83c44 <udi_vendor_disable+0x18>)
   83c3a:	4798      	blx	r3
	}
}
   83c3c:	bf00      	nop
   83c3e:	bd80      	pop	{r7, pc}
   83c40:	20001343 	.word	0x20001343
   83c44:	00080e19 	.word	0x00080e19

00083c48 <udi_vendor_setup>:

bool udi_vendor_setup(void)
{
   83c48:	b580      	push	{r7, lr}
   83c4a:	af00      	add	r7, sp, #0
	if (Udd_setup_is_in()) {
   83c4c:	4b10      	ldr	r3, [pc, #64]	; (83c90 <udi_vendor_setup+0x48>)
   83c4e:	781b      	ldrb	r3, [r3, #0]
   83c50:	b25b      	sxtb	r3, r3
   83c52:	2b00      	cmp	r3, #0
   83c54:	da09      	bge.n	83c6a <udi_vendor_setup+0x22>
		if (Udd_setup_type() == USB_REQ_TYPE_VENDOR) {
   83c56:	4b0e      	ldr	r3, [pc, #56]	; (83c90 <udi_vendor_setup+0x48>)
   83c58:	781b      	ldrb	r3, [r3, #0]
   83c5a:	f003 0360 	and.w	r3, r3, #96	; 0x60
   83c5e:	2b40      	cmp	r3, #64	; 0x40
   83c60:	d103      	bne.n	83c6a <udi_vendor_setup+0x22>
			return UDI_VENDOR_SETUP_IN_RECEIVED();
   83c62:	4b0c      	ldr	r3, [pc, #48]	; (83c94 <udi_vendor_setup+0x4c>)
   83c64:	4798      	blx	r3
   83c66:	4603      	mov	r3, r0
   83c68:	e00f      	b.n	83c8a <udi_vendor_setup+0x42>
		}
	}
	if (Udd_setup_is_out()) {
   83c6a:	4b09      	ldr	r3, [pc, #36]	; (83c90 <udi_vendor_setup+0x48>)
   83c6c:	781b      	ldrb	r3, [r3, #0]
   83c6e:	b25b      	sxtb	r3, r3
   83c70:	2b00      	cmp	r3, #0
   83c72:	db09      	blt.n	83c88 <udi_vendor_setup+0x40>
		if (Udd_setup_type() == USB_REQ_TYPE_VENDOR) {
   83c74:	4b06      	ldr	r3, [pc, #24]	; (83c90 <udi_vendor_setup+0x48>)
   83c76:	781b      	ldrb	r3, [r3, #0]
   83c78:	f003 0360 	and.w	r3, r3, #96	; 0x60
   83c7c:	2b40      	cmp	r3, #64	; 0x40
   83c7e:	d103      	bne.n	83c88 <udi_vendor_setup+0x40>
			return UDI_VENDOR_SETUP_OUT_RECEIVED();
   83c80:	4b05      	ldr	r3, [pc, #20]	; (83c98 <udi_vendor_setup+0x50>)
   83c82:	4798      	blx	r3
   83c84:	4603      	mov	r3, r0
   83c86:	e000      	b.n	83c8a <udi_vendor_setup+0x42>
		}
	}
	return false; // Not supported request
   83c88:	2300      	movs	r3, #0
}
   83c8a:	4618      	mov	r0, r3
   83c8c:	bd80      	pop	{r7, pc}
   83c8e:	bf00      	nop
   83c90:	200013c0 	.word	0x200013c0
   83c94:	00081251 	.word	0x00081251
   83c98:	00081101 	.word	0x00081101

00083c9c <udi_vendor_getsetting>:

uint8_t udi_vendor_getsetting(void)
{
   83c9c:	b480      	push	{r7}
   83c9e:	af00      	add	r7, sp, #0
	return udi_vendor_alternate_setting;
   83ca0:	4b02      	ldr	r3, [pc, #8]	; (83cac <udi_vendor_getsetting+0x10>)
   83ca2:	781b      	ldrb	r3, [r3, #0]
}
   83ca4:	4618      	mov	r0, r3
   83ca6:	46bd      	mov	sp, r7
   83ca8:	bc80      	pop	{r7}
   83caa:	4770      	bx	lr
   83cac:	20001343 	.word	0x20001343

00083cb0 <udi_vendor_bulk_in_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_bulk_in_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
   83cb0:	b590      	push	{r4, r7, lr}
   83cb2:	b087      	sub	sp, #28
   83cb4:	af02      	add	r7, sp, #8
   83cb6:	60f8      	str	r0, [r7, #12]
   83cb8:	60b9      	str	r1, [r7, #8]
   83cba:	607a      	str	r2, [r7, #4]
	return udd_ep_run(UDI_VENDOR_EP_BULK_IN,
   83cbc:	687b      	ldr	r3, [r7, #4]
   83cbe:	9300      	str	r3, [sp, #0]
   83cc0:	68bb      	ldr	r3, [r7, #8]
   83cc2:	68fa      	ldr	r2, [r7, #12]
   83cc4:	2100      	movs	r1, #0
   83cc6:	2081      	movs	r0, #129	; 0x81
   83cc8:	4c03      	ldr	r4, [pc, #12]	; (83cd8 <udi_vendor_bulk_in_run+0x28>)
   83cca:	47a0      	blx	r4
   83ccc:	4603      	mov	r3, r0
			false,
			buf,
			buf_size,
			callback);
}
   83cce:	4618      	mov	r0, r3
   83cd0:	3714      	adds	r7, #20
   83cd2:	46bd      	mov	sp, r7
   83cd4:	bd90      	pop	{r4, r7, pc}
   83cd6:	bf00      	nop
   83cd8:	000849bd 	.word	0x000849bd

00083cdc <udi_vendor_bulk_out_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_bulk_out_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
   83cdc:	b590      	push	{r4, r7, lr}
   83cde:	b087      	sub	sp, #28
   83ce0:	af02      	add	r7, sp, #8
   83ce2:	60f8      	str	r0, [r7, #12]
   83ce4:	60b9      	str	r1, [r7, #8]
   83ce6:	607a      	str	r2, [r7, #4]
	return udd_ep_run(UDI_VENDOR_EP_BULK_OUT,
   83ce8:	687b      	ldr	r3, [r7, #4]
   83cea:	9300      	str	r3, [sp, #0]
   83cec:	68bb      	ldr	r3, [r7, #8]
   83cee:	68fa      	ldr	r2, [r7, #12]
   83cf0:	2100      	movs	r1, #0
   83cf2:	2002      	movs	r0, #2
   83cf4:	4c03      	ldr	r4, [pc, #12]	; (83d04 <udi_vendor_bulk_out_run+0x28>)
   83cf6:	47a0      	blx	r4
   83cf8:	4603      	mov	r3, r0
			false,
			buf,
			buf_size,
			callback);
}
   83cfa:	4618      	mov	r0, r3
   83cfc:	3714      	adds	r7, #20
   83cfe:	46bd      	mov	sp, r7
   83d00:	bd90      	pop	{r4, r7, pc}
   83d02:	bf00      	nop
   83d04:	000849bd 	.word	0x000849bd

00083d08 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   83d08:	b480      	push	{r7}
   83d0a:	b083      	sub	sp, #12
   83d0c:	af00      	add	r7, sp, #0
   83d0e:	4603      	mov	r3, r0
   83d10:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   83d12:	79fb      	ldrb	r3, [r7, #7]
   83d14:	f003 031f 	and.w	r3, r3, #31
   83d18:	2201      	movs	r2, #1
   83d1a:	fa02 f103 	lsl.w	r1, r2, r3
   83d1e:	4a05      	ldr	r2, [pc, #20]	; (83d34 <NVIC_EnableIRQ+0x2c>)
   83d20:	f997 3007 	ldrsb.w	r3, [r7, #7]
   83d24:	095b      	lsrs	r3, r3, #5
   83d26:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
   83d2a:	bf00      	nop
   83d2c:	370c      	adds	r7, #12
   83d2e:	46bd      	mov	sp, r7
   83d30:	bc80      	pop	{r7}
   83d32:	4770      	bx	lr
   83d34:	e000e100 	.word	0xe000e100

00083d38 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
   83d38:	b480      	push	{r7}
   83d3a:	b083      	sub	sp, #12
   83d3c:	af00      	add	r7, sp, #0
   83d3e:	4603      	mov	r3, r0
   83d40:	6039      	str	r1, [r7, #0]
   83d42:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
   83d44:	f997 3007 	ldrsb.w	r3, [r7, #7]
   83d48:	2b00      	cmp	r3, #0
   83d4a:	da0b      	bge.n	83d64 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   83d4c:	683b      	ldr	r3, [r7, #0]
   83d4e:	b2da      	uxtb	r2, r3
   83d50:	490c      	ldr	r1, [pc, #48]	; (83d84 <NVIC_SetPriority+0x4c>)
   83d52:	79fb      	ldrb	r3, [r7, #7]
   83d54:	f003 030f 	and.w	r3, r3, #15
   83d58:	3b04      	subs	r3, #4
   83d5a:	0112      	lsls	r2, r2, #4
   83d5c:	b2d2      	uxtb	r2, r2
   83d5e:	440b      	add	r3, r1
   83d60:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
   83d62:	e009      	b.n	83d78 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   83d64:	683b      	ldr	r3, [r7, #0]
   83d66:	b2da      	uxtb	r2, r3
   83d68:	4907      	ldr	r1, [pc, #28]	; (83d88 <NVIC_SetPriority+0x50>)
   83d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
   83d6e:	0112      	lsls	r2, r2, #4
   83d70:	b2d2      	uxtb	r2, r2
   83d72:	440b      	add	r3, r1
   83d74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
   83d78:	bf00      	nop
   83d7a:	370c      	adds	r7, #12
   83d7c:	46bd      	mov	sp, r7
   83d7e:	bc80      	pop	{r7}
   83d80:	4770      	bx	lr
   83d82:	bf00      	nop
   83d84:	e000ed00 	.word	0xe000ed00
   83d88:	e000e100 	.word	0xe000e100

00083d8c <cpu_irq_save>:
{
   83d8c:	b480      	push	{r7}
   83d8e:	b083      	sub	sp, #12
   83d90:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   83d92:	f3ef 8310 	mrs	r3, PRIMASK
   83d96:	603b      	str	r3, [r7, #0]
  return(result);
   83d98:	683b      	ldr	r3, [r7, #0]
	irqflags_t flags = cpu_irq_is_enabled();
   83d9a:	2b00      	cmp	r3, #0
   83d9c:	bf0c      	ite	eq
   83d9e:	2301      	moveq	r3, #1
   83da0:	2300      	movne	r3, #0
   83da2:	b2db      	uxtb	r3, r3
   83da4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i");
   83da6:	b672      	cpsid	i
  __ASM volatile ("dmb");
   83da8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   83dac:	4b04      	ldr	r3, [pc, #16]	; (83dc0 <cpu_irq_save+0x34>)
   83dae:	2200      	movs	r2, #0
   83db0:	701a      	strb	r2, [r3, #0]
	return flags;
   83db2:	687b      	ldr	r3, [r7, #4]
}
   83db4:	4618      	mov	r0, r3
   83db6:	370c      	adds	r7, #12
   83db8:	46bd      	mov	sp, r7
   83dba:	bc80      	pop	{r7}
   83dbc:	4770      	bx	lr
   83dbe:	bf00      	nop
   83dc0:	20000294 	.word	0x20000294

00083dc4 <cpu_irq_is_enabled_flags>:
{
   83dc4:	b480      	push	{r7}
   83dc6:	b083      	sub	sp, #12
   83dc8:	af00      	add	r7, sp, #0
   83dca:	6078      	str	r0, [r7, #4]
	return (flags);
   83dcc:	687b      	ldr	r3, [r7, #4]
   83dce:	2b00      	cmp	r3, #0
   83dd0:	bf14      	ite	ne
   83dd2:	2301      	movne	r3, #1
   83dd4:	2300      	moveq	r3, #0
   83dd6:	b2db      	uxtb	r3, r3
}
   83dd8:	4618      	mov	r0, r3
   83dda:	370c      	adds	r7, #12
   83ddc:	46bd      	mov	sp, r7
   83dde:	bc80      	pop	{r7}
   83de0:	4770      	bx	lr
   83de2:	0000      	movs	r0, r0

00083de4 <cpu_irq_restore>:
{
   83de4:	b580      	push	{r7, lr}
   83de6:	b082      	sub	sp, #8
   83de8:	af00      	add	r7, sp, #0
   83dea:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
   83dec:	6878      	ldr	r0, [r7, #4]
   83dee:	4b07      	ldr	r3, [pc, #28]	; (83e0c <cpu_irq_restore+0x28>)
   83df0:	4798      	blx	r3
   83df2:	4603      	mov	r3, r0
   83df4:	2b00      	cmp	r3, #0
   83df6:	d005      	beq.n	83e04 <cpu_irq_restore+0x20>
		cpu_irq_enable();
   83df8:	4b05      	ldr	r3, [pc, #20]	; (83e10 <cpu_irq_restore+0x2c>)
   83dfa:	2201      	movs	r2, #1
   83dfc:	701a      	strb	r2, [r3, #0]
   83dfe:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   83e02:	b662      	cpsie	i
}
   83e04:	bf00      	nop
   83e06:	3708      	adds	r7, #8
   83e08:	46bd      	mov	sp, r7
   83e0a:	bd80      	pop	{r7, pc}
   83e0c:	00083dc5 	.word	0x00083dc5
   83e10:	20000294 	.word	0x20000294

00083e14 <sleepmgr_lock_mode>:
{
   83e14:	b580      	push	{r7, lr}
   83e16:	b084      	sub	sp, #16
   83e18:	af00      	add	r7, sp, #0
   83e1a:	4603      	mov	r3, r0
   83e1c:	71fb      	strb	r3, [r7, #7]
	flags = cpu_irq_save();
   83e1e:	4b08      	ldr	r3, [pc, #32]	; (83e40 <sleepmgr_lock_mode+0x2c>)
   83e20:	4798      	blx	r3
   83e22:	60f8      	str	r0, [r7, #12]
	++sleepmgr_locks[mode];
   83e24:	79fb      	ldrb	r3, [r7, #7]
   83e26:	4a07      	ldr	r2, [pc, #28]	; (83e44 <sleepmgr_lock_mode+0x30>)
   83e28:	5cd2      	ldrb	r2, [r2, r3]
   83e2a:	3201      	adds	r2, #1
   83e2c:	b2d1      	uxtb	r1, r2
   83e2e:	4a05      	ldr	r2, [pc, #20]	; (83e44 <sleepmgr_lock_mode+0x30>)
   83e30:	54d1      	strb	r1, [r2, r3]
	cpu_irq_restore(flags);
   83e32:	68f8      	ldr	r0, [r7, #12]
   83e34:	4b04      	ldr	r3, [pc, #16]	; (83e48 <sleepmgr_lock_mode+0x34>)
   83e36:	4798      	blx	r3
}
   83e38:	bf00      	nop
   83e3a:	3710      	adds	r7, #16
   83e3c:	46bd      	mov	sp, r7
   83e3e:	bd80      	pop	{r7, pc}
   83e40:	00083d8d 	.word	0x00083d8d
   83e44:	200013b8 	.word	0x200013b8
   83e48:	00083de5 	.word	0x00083de5

00083e4c <sleepmgr_unlock_mode>:
{
   83e4c:	b580      	push	{r7, lr}
   83e4e:	b084      	sub	sp, #16
   83e50:	af00      	add	r7, sp, #0
   83e52:	4603      	mov	r3, r0
   83e54:	71fb      	strb	r3, [r7, #7]
	flags = cpu_irq_save();
   83e56:	4b08      	ldr	r3, [pc, #32]	; (83e78 <sleepmgr_unlock_mode+0x2c>)
   83e58:	4798      	blx	r3
   83e5a:	60f8      	str	r0, [r7, #12]
	--sleepmgr_locks[mode];
   83e5c:	79fb      	ldrb	r3, [r7, #7]
   83e5e:	4a07      	ldr	r2, [pc, #28]	; (83e7c <sleepmgr_unlock_mode+0x30>)
   83e60:	5cd2      	ldrb	r2, [r2, r3]
   83e62:	3a01      	subs	r2, #1
   83e64:	b2d1      	uxtb	r1, r2
   83e66:	4a05      	ldr	r2, [pc, #20]	; (83e7c <sleepmgr_unlock_mode+0x30>)
   83e68:	54d1      	strb	r1, [r2, r3]
	cpu_irq_restore(flags);
   83e6a:	68f8      	ldr	r0, [r7, #12]
   83e6c:	4b04      	ldr	r3, [pc, #16]	; (83e80 <sleepmgr_unlock_mode+0x34>)
   83e6e:	4798      	blx	r3
}
   83e70:	bf00      	nop
   83e72:	3710      	adds	r7, #16
   83e74:	46bd      	mov	sp, r7
   83e76:	bd80      	pop	{r7, pc}
   83e78:	00083d8d 	.word	0x00083d8d
   83e7c:	200013b8 	.word	0x200013b8
   83e80:	00083de5 	.word	0x00083de5

00083e84 <udd_sleep_mode>:
/*! \brief Authorize or not the CPU powerdown mode
 *
 * \param b_enable   true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
   83e84:	b580      	push	{r7, lr}
   83e86:	b082      	sub	sp, #8
   83e88:	af00      	add	r7, sp, #0
   83e8a:	4603      	mov	r3, r0
   83e8c:	71fb      	strb	r3, [r7, #7]
	if (!b_idle && udd_b_idle) {
   83e8e:	79fb      	ldrb	r3, [r7, #7]
   83e90:	f083 0301 	eor.w	r3, r3, #1
   83e94:	b2db      	uxtb	r3, r3
   83e96:	2b00      	cmp	r3, #0
   83e98:	d006      	beq.n	83ea8 <udd_sleep_mode+0x24>
   83e9a:	4b0d      	ldr	r3, [pc, #52]	; (83ed0 <udd_sleep_mode+0x4c>)
   83e9c:	781b      	ldrb	r3, [r3, #0]
   83e9e:	2b00      	cmp	r3, #0
   83ea0:	d002      	beq.n	83ea8 <udd_sleep_mode+0x24>
		dbg_print("_S ");
		sleepmgr_unlock_mode(UDPHS_SLEEP_MODE_USB_IDLE);
   83ea2:	2002      	movs	r0, #2
   83ea4:	4b0b      	ldr	r3, [pc, #44]	; (83ed4 <udd_sleep_mode+0x50>)
   83ea6:	4798      	blx	r3
	}
	if (b_idle && !udd_b_idle) {
   83ea8:	79fb      	ldrb	r3, [r7, #7]
   83eaa:	2b00      	cmp	r3, #0
   83eac:	d009      	beq.n	83ec2 <udd_sleep_mode+0x3e>
   83eae:	4b08      	ldr	r3, [pc, #32]	; (83ed0 <udd_sleep_mode+0x4c>)
   83eb0:	781b      	ldrb	r3, [r3, #0]
   83eb2:	f083 0301 	eor.w	r3, r3, #1
   83eb6:	b2db      	uxtb	r3, r3
   83eb8:	2b00      	cmp	r3, #0
   83eba:	d002      	beq.n	83ec2 <udd_sleep_mode+0x3e>
		sleepmgr_lock_mode(UDPHS_SLEEP_MODE_USB_IDLE);
   83ebc:	2002      	movs	r0, #2
   83ebe:	4b06      	ldr	r3, [pc, #24]	; (83ed8 <udd_sleep_mode+0x54>)
   83ec0:	4798      	blx	r3
		dbg_print("_W ");
	}
	udd_b_idle = b_idle;
   83ec2:	4a03      	ldr	r2, [pc, #12]	; (83ed0 <udd_sleep_mode+0x4c>)
   83ec4:	79fb      	ldrb	r3, [r7, #7]
   83ec6:	7013      	strb	r3, [r2, #0]
}
   83ec8:	bf00      	nop
   83eca:	3708      	adds	r7, #8
   83ecc:	46bd      	mov	sp, r7
   83ece:	bd80      	pop	{r7, pc}
   83ed0:	20001344 	.word	0x20001344
   83ed4:	00083e4d 	.word	0x00083e4d
   83ed8:	00083e15 	.word	0x00083e15

00083edc <UDPHS_Handler>:
 * Here, the global interrupt mask is not clear when an USB interrupt is enabled
 * because this one can not be occurred during the USB ISR (=during INTX is masked).
 * See Technical reference $3.8.3 Masking interrupt requests in peripheral modules.
 */
ISR(UDD_USB_INT_FUN)
{
   83edc:	b580      	push	{r7, lr}
   83ede:	af00      	add	r7, sp, #0
	udd_enable_periph_ck();
   83ee0:	201d      	movs	r0, #29
   83ee2:	4b5f      	ldr	r3, [pc, #380]	; (84060 <UDPHS_Handler+0x184>)
   83ee4:	4798      	blx	r3
	/* For fast wakeup clocks restore
	 * In WAIT mode, clocks are switched to FASTRC.
	 * After wakeup clocks should be restored, before that ISR should not
	 * be served.
	 */
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
   83ee6:	4b5f      	ldr	r3, [pc, #380]	; (84064 <UDPHS_Handler+0x188>)
   83ee8:	4798      	blx	r3
   83eea:	4603      	mov	r3, r0
   83eec:	f083 0301 	eor.w	r3, r3, #1
   83ef0:	b2db      	uxtb	r3, r3
   83ef2:	2b00      	cmp	r3, #0
   83ef4:	d00c      	beq.n	83f10 <UDPHS_Handler+0x34>
   83ef6:	4b5c      	ldr	r3, [pc, #368]	; (84068 <UDPHS_Handler+0x18c>)
   83ef8:	695b      	ldr	r3, [r3, #20]
   83efa:	f003 0302 	and.w	r3, r3, #2
   83efe:	2b00      	cmp	r3, #0
   83f00:	d106      	bne.n	83f10 <UDPHS_Handler+0x34>
  __ASM volatile ("cpsid i");
   83f02:	b672      	cpsid	i
   83f04:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
   83f08:	4b58      	ldr	r3, [pc, #352]	; (8406c <UDPHS_Handler+0x190>)
   83f0a:	2200      	movs	r2, #0
   83f0c:	701a      	strb	r2, [r3, #0]
		return;
   83f0e:	e0a5      	b.n	8405c <UDPHS_Handler+0x180>
	}

	if (Is_udd_sof()) {
   83f10:	4b55      	ldr	r3, [pc, #340]	; (84068 <UDPHS_Handler+0x18c>)
   83f12:	695b      	ldr	r3, [r3, #20]
   83f14:	f003 0308 	and.w	r3, r3, #8
   83f18:	2b00      	cmp	r3, #0
   83f1a:	d00d      	beq.n	83f38 <UDPHS_Handler+0x5c>
		udd_ack_sof();
   83f1c:	4b52      	ldr	r3, [pc, #328]	; (84068 <UDPHS_Handler+0x18c>)
   83f1e:	2208      	movs	r2, #8
   83f20:	619a      	str	r2, [r3, #24]
		if (Is_udd_full_speed_mode()) {
   83f22:	4b51      	ldr	r3, [pc, #324]	; (84068 <UDPHS_Handler+0x18c>)
   83f24:	695b      	ldr	r3, [r3, #20]
   83f26:	f003 0301 	and.w	r3, r3, #1
   83f2a:	2b00      	cmp	r3, #0
   83f2c:	d101      	bne.n	83f32 <UDPHS_Handler+0x56>
			udc_sof_notify();
   83f2e:	4b50      	ldr	r3, [pc, #320]	; (84070 <UDPHS_Handler+0x194>)
   83f30:	4798      	blx	r3
		}
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
   83f32:	4b50      	ldr	r3, [pc, #320]	; (84074 <UDPHS_Handler+0x198>)
   83f34:	4798      	blx	r3
#endif
		goto udd_interrupt_sof_end;
   83f36:	e090      	b.n	8405a <UDPHS_Handler+0x17e>
	}

	if (Is_udd_msof()) {
   83f38:	4b4b      	ldr	r3, [pc, #300]	; (84068 <UDPHS_Handler+0x18c>)
   83f3a:	695b      	ldr	r3, [r3, #20]
   83f3c:	f003 0304 	and.w	r3, r3, #4
   83f40:	2b00      	cmp	r3, #0
   83f42:	d005      	beq.n	83f50 <UDPHS_Handler+0x74>
		udd_ack_msof();
   83f44:	4b48      	ldr	r3, [pc, #288]	; (84068 <UDPHS_Handler+0x18c>)
   83f46:	2204      	movs	r2, #4
   83f48:	619a      	str	r2, [r3, #24]
		udc_sof_notify();
   83f4a:	4b49      	ldr	r3, [pc, #292]	; (84070 <UDPHS_Handler+0x194>)
   83f4c:	4798      	blx	r3
		goto udd_interrupt_sof_end;
   83f4e:	e084      	b.n	8405a <UDPHS_Handler+0x17e>
	}
	dbg_print("%c ", udd_is_high_speed() ? 'H' : 'F');

	if (udd_ctrl_interrupt()) {
   83f50:	4b49      	ldr	r3, [pc, #292]	; (84078 <UDPHS_Handler+0x19c>)
   83f52:	4798      	blx	r3
   83f54:	4603      	mov	r3, r0
   83f56:	2b00      	cmp	r3, #0
   83f58:	d17a      	bne.n	84050 <UDPHS_Handler+0x174>
		goto udd_interrupt_end; // Interrupt acked by control endpoint managed
	}

#if (0 != USB_DEVICE_MAX_EP)
	if (udd_ep_interrupt()) {
   83f5a:	4b48      	ldr	r3, [pc, #288]	; (8407c <UDPHS_Handler+0x1a0>)
   83f5c:	4798      	blx	r3
   83f5e:	4603      	mov	r3, r0
   83f60:	2b00      	cmp	r3, #0
   83f62:	d177      	bne.n	84054 <UDPHS_Handler+0x178>
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
	}
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
   83f64:	4b40      	ldr	r3, [pc, #256]	; (84068 <UDPHS_Handler+0x18c>)
   83f66:	695b      	ldr	r3, [r3, #20]
   83f68:	f003 0310 	and.w	r3, r3, #16
   83f6c:	2b00      	cmp	r3, #0
   83f6e:	d01d      	beq.n	83fac <UDPHS_Handler+0xd0>
		dbg_print("EoR ");
		udd_ack_reset();
   83f70:	4b3d      	ldr	r3, [pc, #244]	; (84068 <UDPHS_Handler+0x18c>)
   83f72:	2210      	movs	r2, #16
   83f74:	619a      	str	r2, [r3, #24]
		// Abort all jobs on-going
#if (USB_DEVICE_MAX_EP != 0)
		udd_ep_job_table_kill();
   83f76:	4b42      	ldr	r3, [pc, #264]	; (84080 <UDPHS_Handler+0x1a4>)
   83f78:	4798      	blx	r3
#endif
		// Reset USB Device Stack Core
		udc_reset();
   83f7a:	4b42      	ldr	r3, [pc, #264]	; (84084 <UDPHS_Handler+0x1a8>)
   83f7c:	4798      	blx	r3
		// Reset endpoint control
		udd_reset_ep_ctrl();
   83f7e:	4b42      	ldr	r3, [pc, #264]	; (84088 <UDPHS_Handler+0x1ac>)
   83f80:	4798      	blx	r3
		// Reset endpoint control management
		udd_ctrl_init();
   83f82:	4b42      	ldr	r3, [pc, #264]	; (8408c <UDPHS_Handler+0x1b0>)
   83f84:	4798      	blx	r3
		// Enable SOF interrupts cleared by USB reset event
		udd_enable_sof_interrupt();
   83f86:	4b38      	ldr	r3, [pc, #224]	; (84068 <UDPHS_Handler+0x18c>)
   83f88:	691b      	ldr	r3, [r3, #16]
   83f8a:	4a37      	ldr	r2, [pc, #220]	; (84068 <UDPHS_Handler+0x18c>)
   83f8c:	f043 0308 	orr.w	r3, r3, #8
   83f90:	6113      	str	r3, [r2, #16]
		udd_enable_msof_interrupt();
   83f92:	4b35      	ldr	r3, [pc, #212]	; (84068 <UDPHS_Handler+0x18c>)
   83f94:	691b      	ldr	r3, [r3, #16]
   83f96:	4a34      	ldr	r2, [pc, #208]	; (84068 <UDPHS_Handler+0x18c>)
   83f98:	f043 0304 	orr.w	r3, r3, #4
   83f9c:	6113      	str	r3, [r2, #16]
		udd_enable_suspend_interrupt();
   83f9e:	4b32      	ldr	r3, [pc, #200]	; (84068 <UDPHS_Handler+0x18c>)
   83fa0:	691b      	ldr	r3, [r3, #16]
   83fa2:	4a31      	ldr	r2, [pc, #196]	; (84068 <UDPHS_Handler+0x18c>)
   83fa4:	f043 0302 	orr.w	r3, r3, #2
   83fa8:	6113      	str	r3, [r2, #16]
		goto udd_interrupt_end;
   83faa:	e056      	b.n	8405a <UDPHS_Handler+0x17e>
	}

	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
   83fac:	4b2e      	ldr	r3, [pc, #184]	; (84068 <UDPHS_Handler+0x18c>)
   83fae:	691b      	ldr	r3, [r3, #16]
   83fb0:	f003 0302 	and.w	r3, r3, #2
   83fb4:	2b00      	cmp	r3, #0
   83fb6:	d020      	beq.n	83ffa <UDPHS_Handler+0x11e>
   83fb8:	4b2b      	ldr	r3, [pc, #172]	; (84068 <UDPHS_Handler+0x18c>)
   83fba:	695b      	ldr	r3, [r3, #20]
   83fbc:	f003 0302 	and.w	r3, r3, #2
   83fc0:	2b00      	cmp	r3, #0
   83fc2:	d01a      	beq.n	83ffa <UDPHS_Handler+0x11e>
		dbg_print("Susp ");
		// Remove old wakeup status
		udd_ack_wake_up();
   83fc4:	4b28      	ldr	r3, [pc, #160]	; (84068 <UDPHS_Handler+0x18c>)
   83fc6:	2220      	movs	r2, #32
   83fc8:	619a      	str	r2, [r3, #24]
		// The suspend interrupt is automatic acked when a wakeup occur
		udd_disable_suspend_interrupt();
   83fca:	4b27      	ldr	r3, [pc, #156]	; (84068 <UDPHS_Handler+0x18c>)
   83fcc:	691b      	ldr	r3, [r3, #16]
   83fce:	4a26      	ldr	r2, [pc, #152]	; (84068 <UDPHS_Handler+0x18c>)
   83fd0:	f023 0302 	bic.w	r3, r3, #2
   83fd4:	6113      	str	r3, [r2, #16]
		udd_enable_wake_up_interrupt();
   83fd6:	4b24      	ldr	r3, [pc, #144]	; (84068 <UDPHS_Handler+0x18c>)
   83fd8:	691b      	ldr	r3, [r3, #16]
   83fda:	4a23      	ldr	r2, [pc, #140]	; (84068 <UDPHS_Handler+0x18c>)
   83fdc:	f043 0320 	orr.w	r3, r3, #32
   83fe0:	6113      	str	r3, [r2, #16]

		// The wakeup interrupt is generated even if the device controller clock is disabled.
		udd_ack_suspend();
   83fe2:	4b21      	ldr	r3, [pc, #132]	; (84068 <UDPHS_Handler+0x18c>)
   83fe4:	2202      	movs	r2, #2
   83fe6:	619a      	str	r2, [r3, #24]

		udd_disable_periph_ck();
   83fe8:	201d      	movs	r0, #29
   83fea:	4b29      	ldr	r3, [pc, #164]	; (84090 <UDPHS_Handler+0x1b4>)
   83fec:	4798      	blx	r3

#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
   83fee:	4b29      	ldr	r3, [pc, #164]	; (84094 <UDPHS_Handler+0x1b8>)
   83ff0:	4798      	blx	r3
#endif
		udd_sleep_mode(false); // Enter in SUSPEND mode
   83ff2:	2000      	movs	r0, #0
   83ff4:	4b28      	ldr	r3, [pc, #160]	; (84098 <UDPHS_Handler+0x1bc>)
   83ff6:	4798      	blx	r3
		goto udd_interrupt_end;
   83ff8:	e02f      	b.n	8405a <UDPHS_Handler+0x17e>
	}

	// On wakeup, _IEN is reseted only with EoR enabled
	if (Is_udd_wake_up()) {
   83ffa:	4b1b      	ldr	r3, [pc, #108]	; (84068 <UDPHS_Handler+0x18c>)
   83ffc:	695b      	ldr	r3, [r3, #20]
   83ffe:	f003 0320 	and.w	r3, r3, #32
   84002:	2b00      	cmp	r3, #0
   84004:	d028      	beq.n	84058 <UDPHS_Handler+0x17c>
		udd_sleep_mode(true); // Enter in IDLE mode
   84006:	2001      	movs	r0, #1
   84008:	4b23      	ldr	r3, [pc, #140]	; (84098 <UDPHS_Handler+0x1bc>)
   8400a:	4798      	blx	r3
		// Remove old suspend status
		udd_ack_suspend();
   8400c:	4b16      	ldr	r3, [pc, #88]	; (84068 <UDPHS_Handler+0x18c>)
   8400e:	2202      	movs	r2, #2
   84010:	619a      	str	r2, [r3, #24]
		// Ack wakeup interrupt and enable suspend interrupt
		udd_ack_wake_up();
   84012:	4b15      	ldr	r3, [pc, #84]	; (84068 <UDPHS_Handler+0x18c>)
   84014:	2220      	movs	r2, #32
   84016:	619a      	str	r2, [r3, #24]
		// Ack wakeup interrupt and enable suspend interrupt
		udd_disable_wake_up_interrupt();
   84018:	4b13      	ldr	r3, [pc, #76]	; (84068 <UDPHS_Handler+0x18c>)
   8401a:	691b      	ldr	r3, [r3, #16]
   8401c:	4a12      	ldr	r2, [pc, #72]	; (84068 <UDPHS_Handler+0x18c>)
   8401e:	f023 0320 	bic.w	r3, r3, #32
   84022:	6113      	str	r3, [r2, #16]
		udd_enable_suspend_interrupt();
   84024:	4b10      	ldr	r3, [pc, #64]	; (84068 <UDPHS_Handler+0x18c>)
   84026:	691b      	ldr	r3, [r3, #16]
   84028:	4a0f      	ldr	r2, [pc, #60]	; (84068 <UDPHS_Handler+0x18c>)
   8402a:	f043 0302 	orr.w	r3, r3, #2
   8402e:	6113      	str	r3, [r2, #16]
		udd_enable_sof_interrupt();
   84030:	4b0d      	ldr	r3, [pc, #52]	; (84068 <UDPHS_Handler+0x18c>)
   84032:	691b      	ldr	r3, [r3, #16]
   84034:	4a0c      	ldr	r2, [pc, #48]	; (84068 <UDPHS_Handler+0x18c>)
   84036:	f043 0308 	orr.w	r3, r3, #8
   8403a:	6113      	str	r3, [r2, #16]
		udd_enable_msof_interrupt();
   8403c:	4b0a      	ldr	r3, [pc, #40]	; (84068 <UDPHS_Handler+0x18c>)
   8403e:	691b      	ldr	r3, [r3, #16]
   84040:	4a09      	ldr	r2, [pc, #36]	; (84068 <UDPHS_Handler+0x18c>)
   84042:	f043 0304 	orr.w	r3, r3, #4
   84046:	6113      	str	r3, [r2, #16]

#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
   84048:	4b14      	ldr	r3, [pc, #80]	; (8409c <UDPHS_Handler+0x1c0>)
   8404a:	4798      	blx	r3
#endif
		dbg_print("Wkup ");
		goto udd_interrupt_end;
   8404c:	bf00      	nop
   8404e:	e004      	b.n	8405a <UDPHS_Handler+0x17e>
		goto udd_interrupt_end; // Interrupt acked by control endpoint managed
   84050:	bf00      	nop
   84052:	e002      	b.n	8405a <UDPHS_Handler+0x17e>
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
   84054:	bf00      	nop
   84056:	e000      	b.n	8405a <UDPHS_Handler+0x17e>
	}
	//dbg_print("i%08x ", UDPHS->UDPHS_INTSTA);

udd_interrupt_end:
   84058:	bf00      	nop
	//dbg_print("i%08x ", UDPHS->UDPHS_INTSTA);
	//dbg_print("m%08x", UDPHS->UDPHS_IEN);
	dbg_print("\n\r");
udd_interrupt_sof_end:
	return;
   8405a:	bf00      	nop
}
   8405c:	bd80      	pop	{r7, pc}
   8405e:	bf00      	nop
   84060:	000821b5 	.word	0x000821b5
   84064:	000826e1 	.word	0x000826e1
   84068:	400a4000 	.word	0x400a4000
   8406c:	20000294 	.word	0x20000294
   84070:	000830e5 	.word	0x000830e5
   84074:	00080dd1 	.word	0x00080dd1
   84078:	00085345 	.word	0x00085345
   8407c:	0008575d 	.word	0x0008575d
   84080:	00085485 	.word	0x00085485
   84084:	00083091 	.word	0x00083091
   84088:	00084ca5 	.word	0x00084ca5
   8408c:	00084d25 	.word	0x00084d25
   84090:	00082201 	.word	0x00082201
   84094:	00080db9 	.word	0x00080db9
   84098:	00083e85 	.word	0x00083e85
   8409c:	00080dc5 	.word	0x00080dc5

000840a0 <udd_enable>:
#endif
}


void udd_enable(void)
{
   840a0:	b580      	push	{r7, lr}
   840a2:	b082      	sub	sp, #8
   840a4:	af00      	add	r7, sp, #0
	irqflags_t flags;
	sysclk_enable_usb();
   840a6:	4b19      	ldr	r3, [pc, #100]	; (8410c <udd_enable+0x6c>)
   840a8:	4798      	blx	r3

	udd_enable_periph_ck();
   840aa:	201d      	movs	r0, #29
   840ac:	4b18      	ldr	r3, [pc, #96]	; (84110 <udd_enable+0x70>)
   840ae:	4798      	blx	r3

	flags = cpu_irq_save();
   840b0:	4b18      	ldr	r3, [pc, #96]	; (84114 <udd_enable+0x74>)
   840b2:	4798      	blx	r3
   840b4:	6078      	str	r0, [r7, #4]

	//** Enable USB hardware
	udd_enable_periph();
   840b6:	4b18      	ldr	r3, [pc, #96]	; (84118 <udd_enable+0x78>)
   840b8:	681b      	ldr	r3, [r3, #0]
   840ba:	4a17      	ldr	r2, [pc, #92]	; (84118 <udd_enable+0x78>)
   840bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   840c0:	6013      	str	r3, [r2, #0]

	// Cortex-M3, uses NVIC, no need to register IRQ handler
	// Here, only the Device mode is possible,
	// UDPHS interrupt is UDD interrupt
	NVIC_SetPriority((IRQn_Type) ID_UDPHS, UDD_USB_INT_LEVEL);
   840c2:	2105      	movs	r1, #5
   840c4:	201d      	movs	r0, #29
   840c6:	4b15      	ldr	r3, [pc, #84]	; (8411c <udd_enable+0x7c>)
   840c8:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type) ID_UDPHS);
   840ca:	201d      	movs	r0, #29
   840cc:	4b14      	ldr	r3, [pc, #80]	; (84120 <udd_enable+0x80>)
   840ce:	4798      	blx	r3

	// Reset internal variables
#if (0!=USB_DEVICE_MAX_EP)
	udd_ep_job_table_reset();
   840d0:	4b14      	ldr	r3, [pc, #80]	; (84124 <udd_enable+0x84>)
   840d2:	4798      	blx	r3
#endif

	// Set the USB speed requested by configuration file
#ifdef USB_DEVICE_HS_SUPPORT
	udd_high_speed_enable();
   840d4:	4b10      	ldr	r3, [pc, #64]	; (84118 <udd_enable+0x78>)
   840d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   840da:	4a0f      	ldr	r2, [pc, #60]	; (84118 <udd_enable+0x78>)
   840dc:	f023 0303 	bic.w	r3, r3, #3
   840e0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
#else
	udd_high_speed_disable();
#endif

	// Always authorize asynchronous USB interrupts to exit of sleep mode
	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
   840e4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   840e8:	4b0f      	ldr	r3, [pc, #60]	; (84128 <udd_enable+0x88>)
   840ea:	4798      	blx	r3

#ifndef UDD_NO_SLEEP_MGR
	// Initialize the sleep mode authorized for the USB suspend mode
	udd_b_idle = false;
   840ec:	4b0f      	ldr	r3, [pc, #60]	; (8412c <udd_enable+0x8c>)
   840ee:	2200      	movs	r2, #0
   840f0:	701a      	strb	r2, [r3, #0]
	sleepmgr_lock_mode(UDPHS_SLEEP_MODE_USB_SUSPEND);
   840f2:	2003      	movs	r0, #3
   840f4:	4b0e      	ldr	r3, [pc, #56]	; (84130 <udd_enable+0x90>)
   840f6:	4798      	blx	r3
	if (Is_udd_vbus_high()) {
		udd_vbus_handler(USB_VBUS_PIO_ID, USB_VBUS_PIO_MASK);
	}
#else
#  ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
	udd_attach();
   840f8:	4b0e      	ldr	r3, [pc, #56]	; (84134 <udd_enable+0x94>)
   840fa:	4798      	blx	r3
#  endif
#endif

	cpu_irq_restore(flags);
   840fc:	6878      	ldr	r0, [r7, #4]
   840fe:	4b0e      	ldr	r3, [pc, #56]	; (84138 <udd_enable+0x98>)
   84100:	4798      	blx	r3
}
   84102:	bf00      	nop
   84104:	3708      	adds	r7, #8
   84106:	46bd      	mov	sp, r7
   84108:	bd80      	pop	{r7, pc}
   8410a:	bf00      	nop
   8410c:	00082bb9 	.word	0x00082bb9
   84110:	000821b5 	.word	0x000821b5
   84114:	00083d8d 	.word	0x00083d8d
   84118:	400a4000 	.word	0x400a4000
   8411c:	00083d39 	.word	0x00083d39
   84120:	00083d09 	.word	0x00083d09
   84124:	00085429 	.word	0x00085429
   84128:	00082271 	.word	0x00082271
   8412c:	20001344 	.word	0x20001344
   84130:	00083e15 	.word	0x00083e15
   84134:	0008413d 	.word	0x0008413d
   84138:	00083de5 	.word	0x00083de5

0008413c <udd_attach>:
	cpu_irq_restore(flags);
}


void udd_attach(void)
{
   8413c:	b580      	push	{r7, lr}
   8413e:	b082      	sub	sp, #8
   84140:	af00      	add	r7, sp, #0
	irqflags_t flags;
	flags = cpu_irq_save();
   84142:	4b26      	ldr	r3, [pc, #152]	; (841dc <udd_attach+0xa0>)
   84144:	4798      	blx	r3
   84146:	6078      	str	r0, [r7, #4]

	// At startup the USB bus state is unknown,
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
   84148:	2001      	movs	r0, #1
   8414a:	4b25      	ldr	r3, [pc, #148]	; (841e0 <udd_attach+0xa4>)
   8414c:	4798      	blx	r3
	udd_enable_periph_ck();
   8414e:	201d      	movs	r0, #29
   84150:	4b24      	ldr	r3, [pc, #144]	; (841e4 <udd_attach+0xa8>)
   84152:	4798      	blx	r3

	// Authorize attach if Vbus is present
	udd_attach_device();
   84154:	4b24      	ldr	r3, [pc, #144]	; (841e8 <udd_attach+0xac>)
   84156:	681b      	ldr	r3, [r3, #0]
   84158:	4a23      	ldr	r2, [pc, #140]	; (841e8 <udd_attach+0xac>)
   8415a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8415e:	6013      	str	r3, [r2, #0]
   84160:	4b21      	ldr	r3, [pc, #132]	; (841e8 <udd_attach+0xac>)
   84162:	681b      	ldr	r3, [r3, #0]
   84164:	4a20      	ldr	r2, [pc, #128]	; (841e8 <udd_attach+0xac>)
   84166:	f423 7300 	bic.w	r3, r3, #512	; 0x200
   8416a:	6013      	str	r3, [r2, #0]

	// Enable USB line events
	udd_enable_reset_interrupt();
   8416c:	4b1e      	ldr	r3, [pc, #120]	; (841e8 <udd_attach+0xac>)
   8416e:	691b      	ldr	r3, [r3, #16]
   84170:	4a1d      	ldr	r2, [pc, #116]	; (841e8 <udd_attach+0xac>)
   84172:	f043 0310 	orr.w	r3, r3, #16
   84176:	6113      	str	r3, [r2, #16]
	udd_enable_suspend_interrupt();
   84178:	4b1b      	ldr	r3, [pc, #108]	; (841e8 <udd_attach+0xac>)
   8417a:	691b      	ldr	r3, [r3, #16]
   8417c:	4a1a      	ldr	r2, [pc, #104]	; (841e8 <udd_attach+0xac>)
   8417e:	f043 0302 	orr.w	r3, r3, #2
   84182:	6113      	str	r3, [r2, #16]
	udd_enable_wake_up_interrupt();
   84184:	4b18      	ldr	r3, [pc, #96]	; (841e8 <udd_attach+0xac>)
   84186:	691b      	ldr	r3, [r3, #16]
   84188:	4a17      	ldr	r2, [pc, #92]	; (841e8 <udd_attach+0xac>)
   8418a:	f043 0320 	orr.w	r3, r3, #32
   8418e:	6113      	str	r3, [r2, #16]
	udd_enable_sof_interrupt();
   84190:	4b15      	ldr	r3, [pc, #84]	; (841e8 <udd_attach+0xac>)
   84192:	691b      	ldr	r3, [r3, #16]
   84194:	4a14      	ldr	r2, [pc, #80]	; (841e8 <udd_attach+0xac>)
   84196:	f043 0308 	orr.w	r3, r3, #8
   8419a:	6113      	str	r3, [r2, #16]
#ifdef USB_DEVICE_HS_SUPPORT
	udd_enable_msof_interrupt();
   8419c:	4b12      	ldr	r3, [pc, #72]	; (841e8 <udd_attach+0xac>)
   8419e:	691b      	ldr	r3, [r3, #16]
   841a0:	4a11      	ldr	r2, [pc, #68]	; (841e8 <udd_attach+0xac>)
   841a2:	f043 0304 	orr.w	r3, r3, #4
   841a6:	6113      	str	r3, [r2, #16]
#endif
	// Reset following interrupts flag
	udd_ack_sof();
   841a8:	4b0f      	ldr	r3, [pc, #60]	; (841e8 <udd_attach+0xac>)
   841aa:	2208      	movs	r2, #8
   841ac:	619a      	str	r2, [r3, #24]
	udd_ack_msof();
   841ae:	4b0e      	ldr	r3, [pc, #56]	; (841e8 <udd_attach+0xac>)
   841b0:	2204      	movs	r2, #4
   841b2:	619a      	str	r2, [r3, #24]
	udd_ack_reset();
   841b4:	4b0c      	ldr	r3, [pc, #48]	; (841e8 <udd_attach+0xac>)
   841b6:	2210      	movs	r2, #16
   841b8:	619a      	str	r2, [r3, #24]
	udd_ack_suspend();
   841ba:	4b0b      	ldr	r3, [pc, #44]	; (841e8 <udd_attach+0xac>)
   841bc:	2202      	movs	r2, #2
   841be:	619a      	str	r2, [r3, #24]
	udd_ack_wake_up();
   841c0:	4b09      	ldr	r3, [pc, #36]	; (841e8 <udd_attach+0xac>)
   841c2:	2220      	movs	r2, #32
   841c4:	619a      	str	r2, [r3, #24]

	udd_disable_periph_ck();
   841c6:	201d      	movs	r0, #29
   841c8:	4b08      	ldr	r3, [pc, #32]	; (841ec <udd_attach+0xb0>)
   841ca:	4798      	blx	r3
	cpu_irq_restore(flags);
   841cc:	6878      	ldr	r0, [r7, #4]
   841ce:	4b08      	ldr	r3, [pc, #32]	; (841f0 <udd_attach+0xb4>)
   841d0:	4798      	blx	r3
}
   841d2:	bf00      	nop
   841d4:	3708      	adds	r7, #8
   841d6:	46bd      	mov	sp, r7
   841d8:	bd80      	pop	{r7, pc}
   841da:	bf00      	nop
   841dc:	00083d8d 	.word	0x00083d8d
   841e0:	00083e85 	.word	0x00083e85
   841e4:	000821b5 	.word	0x000821b5
   841e8:	400a4000 	.word	0x400a4000
   841ec:	00082201 	.word	0x00082201
   841f0:	00083de5 	.word	0x00083de5

000841f4 <udd_detach>:


void udd_detach(void)
{
   841f4:	b580      	push	{r7, lr}
   841f6:	af00      	add	r7, sp, #0
	udd_enable_periph_ck();
   841f8:	201d      	movs	r0, #29
   841fa:	4b0b      	ldr	r3, [pc, #44]	; (84228 <udd_detach+0x34>)
   841fc:	4798      	blx	r3
	// Detach device from the bus
	udd_detach_device();
   841fe:	4b0b      	ldr	r3, [pc, #44]	; (8422c <udd_detach+0x38>)
   84200:	681b      	ldr	r3, [r3, #0]
   84202:	4a0a      	ldr	r2, [pc, #40]	; (8422c <udd_detach+0x38>)
   84204:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   84208:	6013      	str	r3, [r2, #0]
   8420a:	4b08      	ldr	r3, [pc, #32]	; (8422c <udd_detach+0x38>)
   8420c:	681b      	ldr	r3, [r3, #0]
   8420e:	4a07      	ldr	r2, [pc, #28]	; (8422c <udd_detach+0x38>)
   84210:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   84214:	6013      	str	r3, [r2, #0]
	udd_disable_periph_ck();
   84216:	201d      	movs	r0, #29
   84218:	4b05      	ldr	r3, [pc, #20]	; (84230 <udd_detach+0x3c>)
   8421a:	4798      	blx	r3
	udd_sleep_mode(false);
   8421c:	2000      	movs	r0, #0
   8421e:	4b05      	ldr	r3, [pc, #20]	; (84234 <udd_detach+0x40>)
   84220:	4798      	blx	r3
}
   84222:	bf00      	nop
   84224:	bd80      	pop	{r7, pc}
   84226:	bf00      	nop
   84228:	000821b5 	.word	0x000821b5
   8422c:	400a4000 	.word	0x400a4000
   84230:	00082201 	.word	0x00082201
   84234:	00083e85 	.word	0x00083e85

00084238 <udd_is_high_speed>:


bool udd_is_high_speed(void)
{
   84238:	b480      	push	{r7}
   8423a:	af00      	add	r7, sp, #0
#ifdef USB_DEVICE_HS_SUPPORT
	return !Is_udd_full_speed_mode();
   8423c:	4b06      	ldr	r3, [pc, #24]	; (84258 <udd_is_high_speed+0x20>)
   8423e:	695b      	ldr	r3, [r3, #20]
   84240:	f003 0301 	and.w	r3, r3, #1
   84244:	2b00      	cmp	r3, #0
   84246:	bf14      	ite	ne
   84248:	2301      	movne	r3, #1
   8424a:	2300      	moveq	r3, #0
   8424c:	b2db      	uxtb	r3, r3
#else
	return false;
#endif
}
   8424e:	4618      	mov	r0, r3
   84250:	46bd      	mov	sp, r7
   84252:	bc80      	pop	{r7}
   84254:	4770      	bx	lr
   84256:	bf00      	nop
   84258:	400a4000 	.word	0x400a4000

0008425c <udd_set_address>:


void udd_set_address(uint8_t address)
{
   8425c:	b480      	push	{r7}
   8425e:	b083      	sub	sp, #12
   84260:	af00      	add	r7, sp, #0
   84262:	4603      	mov	r3, r0
   84264:	71fb      	strb	r3, [r7, #7]
	dbg_print("Addr%d ", address);
	udd_disable_address();
   84266:	4b0d      	ldr	r3, [pc, #52]	; (8429c <udd_set_address+0x40>)
   84268:	681b      	ldr	r3, [r3, #0]
   8426a:	4a0c      	ldr	r2, [pc, #48]	; (8429c <udd_set_address+0x40>)
   8426c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   84270:	6013      	str	r3, [r2, #0]
	udd_configure_address(address);
   84272:	4b0a      	ldr	r3, [pc, #40]	; (8429c <udd_set_address+0x40>)
   84274:	681b      	ldr	r3, [r3, #0]
   84276:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
   8427a:	79fb      	ldrb	r3, [r7, #7]
   8427c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   84280:	4906      	ldr	r1, [pc, #24]	; (8429c <udd_set_address+0x40>)
   84282:	4313      	orrs	r3, r2
   84284:	600b      	str	r3, [r1, #0]
	udd_enable_address();
   84286:	4b05      	ldr	r3, [pc, #20]	; (8429c <udd_set_address+0x40>)
   84288:	681b      	ldr	r3, [r3, #0]
   8428a:	4a04      	ldr	r2, [pc, #16]	; (8429c <udd_set_address+0x40>)
   8428c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   84290:	6013      	str	r3, [r2, #0]
}
   84292:	bf00      	nop
   84294:	370c      	adds	r7, #12
   84296:	46bd      	mov	sp, r7
   84298:	bc80      	pop	{r7}
   8429a:	4770      	bx	lr
   8429c:	400a4000 	.word	0x400a4000

000842a0 <udd_getaddress>:


uint8_t udd_getaddress(void)
{
   842a0:	b480      	push	{r7}
   842a2:	af00      	add	r7, sp, #0
	return udd_get_configured_address();
   842a4:	4b04      	ldr	r3, [pc, #16]	; (842b8 <udd_getaddress+0x18>)
   842a6:	681b      	ldr	r3, [r3, #0]
   842a8:	b2db      	uxtb	r3, r3
   842aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   842ae:	b2db      	uxtb	r3, r3
}
   842b0:	4618      	mov	r0, r3
   842b2:	46bd      	mov	sp, r7
   842b4:	bc80      	pop	{r7}
   842b6:	4770      	bx	lr
   842b8:	400a4000 	.word	0x400a4000

000842bc <udd_set_setup_payload>:
	}
}


void udd_set_setup_payload(uint8_t *payload, uint16_t payload_size)
{
   842bc:	b480      	push	{r7}
   842be:	b083      	sub	sp, #12
   842c0:	af00      	add	r7, sp, #0
   842c2:	6078      	str	r0, [r7, #4]
   842c4:	460b      	mov	r3, r1
   842c6:	807b      	strh	r3, [r7, #2]
	udd_g_ctrlreq.payload = payload;
   842c8:	4a05      	ldr	r2, [pc, #20]	; (842e0 <udd_set_setup_payload+0x24>)
   842ca:	687b      	ldr	r3, [r7, #4]
   842cc:	6093      	str	r3, [r2, #8]
	udd_g_ctrlreq.payload_size = payload_size;
   842ce:	4a04      	ldr	r2, [pc, #16]	; (842e0 <udd_set_setup_payload+0x24>)
   842d0:	887b      	ldrh	r3, [r7, #2]
   842d2:	8193      	strh	r3, [r2, #12]
}
   842d4:	bf00      	nop
   842d6:	370c      	adds	r7, #12
   842d8:	46bd      	mov	sp, r7
   842da:	bc80      	pop	{r7}
   842dc:	4770      	bx	lr
   842de:	bf00      	nop
   842e0:	200013c0 	.word	0x200013c0

000842e4 <udd_ep_alloc>:


#if (0!=USB_DEVICE_MAX_EP)
bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
		uint16_t MaxEndpointSize)
{
   842e4:	b590      	push	{r4, r7, lr}
   842e6:	b089      	sub	sp, #36	; 0x24
   842e8:	af02      	add	r7, sp, #8
   842ea:	4603      	mov	r3, r0
   842ec:	71fb      	strb	r3, [r7, #7]
   842ee:	460b      	mov	r3, r1
   842f0:	71bb      	strb	r3, [r7, #6]
   842f2:	4613      	mov	r3, r2
   842f4:	80bb      	strh	r3, [r7, #4]
	bool b_dir_in;
	uint16_t ep_allocated;
	uint8_t nb_bank, bank, nb_tran = 0, i;
   842f6:	2300      	movs	r3, #0
   842f8:	74fb      	strb	r3, [r7, #19]
	bool b_iso_hbw = false;
   842fa:	2300      	movs	r3, #0
   842fc:	747b      	strb	r3, [r7, #17]

	b_dir_in = ep & USB_EP_DIR_IN;
   842fe:	79fb      	ldrb	r3, [r7, #7]
   84300:	f003 0380 	and.w	r3, r3, #128	; 0x80
   84304:	2b00      	cmp	r3, #0
   84306:	bf14      	ite	ne
   84308:	2301      	movne	r3, #1
   8430a:	2300      	moveq	r3, #0
   8430c:	743b      	strb	r3, [r7, #16]
	ep = ep & USB_EP_ADDR_MASK;
   8430e:	79fb      	ldrb	r3, [r7, #7]
   84310:	f003 030f 	and.w	r3, r3, #15
   84314:	71fb      	strb	r3, [r7, #7]

	if (ep > USB_DEVICE_MAX_EP) {
   84316:	79fb      	ldrb	r3, [r7, #7]
   84318:	2b02      	cmp	r3, #2
   8431a:	d901      	bls.n	84320 <udd_ep_alloc+0x3c>
		return false;
   8431c:	2300      	movs	r3, #0
   8431e:	e1ae      	b.n	8467e <udd_ep_alloc+0x39a>
	}
	if (Is_udd_endpoint_enabled(ep)) {
   84320:	4ab0      	ldr	r2, [pc, #704]	; (845e4 <udd_ep_alloc+0x300>)
   84322:	79fb      	ldrb	r3, [r7, #7]
   84324:	015b      	lsls	r3, r3, #5
   84326:	4413      	add	r3, r2
   84328:	f503 7386 	add.w	r3, r3, #268	; 0x10c
   8432c:	681b      	ldr	r3, [r3, #0]
   8432e:	f003 0301 	and.w	r3, r3, #1
   84332:	2b00      	cmp	r3, #0
   84334:	d001      	beq.n	8433a <udd_ep_alloc+0x56>
		return false;
   84336:	2300      	movs	r3, #0
   84338:	e1a1      	b.n	8467e <udd_ep_alloc+0x39a>
	}

	// Bank choice
	switch (bmAttributes & USB_EP_TYPE_MASK) {
   8433a:	79bb      	ldrb	r3, [r7, #6]
   8433c:	f003 0303 	and.w	r3, r3, #3
   84340:	2b02      	cmp	r3, #2
   84342:	d01a      	beq.n	8437a <udd_ep_alloc+0x96>
   84344:	2b03      	cmp	r3, #3
   84346:	d015      	beq.n	84374 <udd_ep_alloc+0x90>
   84348:	2b01      	cmp	r3, #1
   8434a:	d119      	bne.n	84380 <udd_ep_alloc+0x9c>
	case USB_EP_TYPE_ISOCHRONOUS:
		b_iso_hbw = Is_udd_endpoint_high_bw_supported(ep);
   8434c:	79fb      	ldrb	r3, [r7, #7]
   8434e:	2b00      	cmp	r3, #0
   84350:	d007      	beq.n	84362 <udd_ep_alloc+0x7e>
   84352:	79fb      	ldrb	r3, [r7, #7]
   84354:	2b03      	cmp	r3, #3
   84356:	d004      	beq.n	84362 <udd_ep_alloc+0x7e>
   84358:	79fb      	ldrb	r3, [r7, #7]
   8435a:	2b04      	cmp	r3, #4
   8435c:	d001      	beq.n	84362 <udd_ep_alloc+0x7e>
   8435e:	2301      	movs	r3, #1
   84360:	e000      	b.n	84364 <udd_ep_alloc+0x80>
   84362:	2300      	movs	r3, #0
   84364:	747b      	strb	r3, [r7, #17]
   84366:	7c7b      	ldrb	r3, [r7, #17]
   84368:	f003 0301 	and.w	r3, r3, #1
   8436c:	747b      	strb	r3, [r7, #17]
		nb_bank = UDD_ISOCHRONOUS_NB_BANK(ep);
   8436e:	2301      	movs	r3, #1
   84370:	757b      	strb	r3, [r7, #21]
		break;
   84372:	e007      	b.n	84384 <udd_ep_alloc+0xa0>
	case USB_EP_TYPE_INTERRUPT:
		nb_bank = UDD_INTERRUPT_NB_BANK(ep);
   84374:	2301      	movs	r3, #1
   84376:	757b      	strb	r3, [r7, #21]
		break;
   84378:	e004      	b.n	84384 <udd_ep_alloc+0xa0>
	case USB_EP_TYPE_BULK:
		nb_bank = UDD_BULK_NB_BANK(ep);
   8437a:	2302      	movs	r3, #2
   8437c:	757b      	strb	r3, [r7, #21]
		break;
   8437e:	e001      	b.n	84384 <udd_ep_alloc+0xa0>
	default:
		Assert(false);
		return false;
   84380:	2300      	movs	r3, #0
   84382:	e17c      	b.n	8467e <udd_ep_alloc+0x39a>
	}
	switch (nb_bank) {
   84384:	7d7b      	ldrb	r3, [r7, #21]
   84386:	2b02      	cmp	r3, #2
   84388:	d006      	beq.n	84398 <udd_ep_alloc+0xb4>
   8438a:	2b03      	cmp	r3, #3
   8438c:	d007      	beq.n	8439e <udd_ep_alloc+0xba>
   8438e:	2b01      	cmp	r3, #1
   84390:	d108      	bne.n	843a4 <udd_ep_alloc+0xc0>
	case 1:
		bank = UDPHS_EPTCFG_BK_NUMBER_1 >> UDPHS_EPTCFG_BK_NUMBER_Pos;
   84392:	2301      	movs	r3, #1
   84394:	753b      	strb	r3, [r7, #20]
		break;
   84396:	e007      	b.n	843a8 <udd_ep_alloc+0xc4>
	case 2:
		bank = UDPHS_EPTCFG_BK_NUMBER_2 >> UDPHS_EPTCFG_BK_NUMBER_Pos;
   84398:	2302      	movs	r3, #2
   8439a:	753b      	strb	r3, [r7, #20]
		break;
   8439c:	e004      	b.n	843a8 <udd_ep_alloc+0xc4>
	case 3:
		bank = UDPHS_EPTCFG_BK_NUMBER_3 >> UDPHS_EPTCFG_BK_NUMBER_Pos;
   8439e:	2303      	movs	r3, #3
   843a0:	753b      	strb	r3, [r7, #20]
		break;
   843a2:	e001      	b.n	843a8 <udd_ep_alloc+0xc4>
	default:
		Assert(false);
		return false;
   843a4:	2300      	movs	r3, #0
   843a6:	e16a      	b.n	8467e <udd_ep_alloc+0x39a>
	}
	if (b_iso_hbw) {
   843a8:	7c7b      	ldrb	r3, [r7, #17]
   843aa:	2b00      	cmp	r3, #0
   843ac:	d017      	beq.n	843de <udd_ep_alloc+0xfa>
		switch(MaxEndpointSize & (0x3u << 11)) {
   843ae:	88bb      	ldrh	r3, [r7, #4]
   843b0:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
   843b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
   843b8:	d003      	beq.n	843c2 <udd_ep_alloc+0xde>
   843ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
   843be:	d003      	beq.n	843c8 <udd_ep_alloc+0xe4>
   843c0:	e005      	b.n	843ce <udd_ep_alloc+0xea>
		case (0x1u << 11):
			nb_tran = 2;
   843c2:	2302      	movs	r3, #2
   843c4:	74fb      	strb	r3, [r7, #19]
			break;
   843c6:	e005      	b.n	843d4 <udd_ep_alloc+0xf0>
		case (0x2u << 11):
			nb_tran = 3;
   843c8:	2303      	movs	r3, #3
   843ca:	74fb      	strb	r3, [r7, #19]
			break;
   843cc:	e002      	b.n	843d4 <udd_ep_alloc+0xf0>
		default:
			nb_tran = 1;
   843ce:	2301      	movs	r3, #1
   843d0:	74fb      	strb	r3, [r7, #19]
			break;
   843d2:	bf00      	nop
		}
		MaxEndpointSize &= ~(0x3u << 11);
   843d4:	88bb      	ldrh	r3, [r7, #4]
   843d6:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
   843da:	80bb      	strh	r3, [r7, #4]
   843dc:	e006      	b.n	843ec <udd_ep_alloc+0x108>
	} else if (MaxEndpointSize & (0x3u << 11)) {
   843de:	88bb      	ldrh	r3, [r7, #4]
   843e0:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
   843e4:	2b00      	cmp	r3, #0
   843e6:	d001      	beq.n	843ec <udd_ep_alloc+0x108>
		// High BW not supported
		return false;
   843e8:	2300      	movs	r3, #0
   843ea:	e148      	b.n	8467e <udd_ep_alloc+0x39a>
	Assert(MaxEndpointSize <= udd_get_endpoint_size_max(ep));
	Assert(nb_bank <= udd_get_endpoint_bank_max_nbr(ep));

	// Set configuration of new endpoint
	// Note: NB_TRANS is at maximum for isochronous endpoint, else 0 (ignored).
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
   843ec:	4a7d      	ldr	r2, [pc, #500]	; (845e4 <udd_ep_alloc+0x300>)
   843ee:	79fb      	ldrb	r3, [r7, #7]
   843f0:	3308      	adds	r3, #8
   843f2:	015b      	lsls	r3, r3, #5
   843f4:	4413      	add	r3, r2
   843f6:	681b      	ldr	r3, [r3, #0]
   843f8:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
   843fc:	f023 0303 	bic.w	r3, r3, #3
   84400:	79ba      	ldrb	r2, [r7, #6]
   84402:	0112      	lsls	r2, r2, #4
   84404:	f002 0230 	and.w	r2, r2, #48	; 0x30
   84408:	7c39      	ldrb	r1, [r7, #16]
   8440a:	2900      	cmp	r1, #0
   8440c:	d001      	beq.n	84412 <udd_ep_alloc+0x12e>
   8440e:	2108      	movs	r1, #8
   84410:	e000      	b.n	84414 <udd_ep_alloc+0x130>
   84412:	2100      	movs	r1, #0
   84414:	4311      	orrs	r1, r2
   84416:	88ba      	ldrh	r2, [r7, #4]
   84418:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
   8441c:	d207      	bcs.n	8442e <udd_ep_alloc+0x14a>
   8441e:	88ba      	ldrh	r2, [r7, #4]
   84420:	2a08      	cmp	r2, #8
   84422:	bf38      	it	cc
   84424:	2208      	movcc	r2, #8
   84426:	b292      	uxth	r2, r2
   84428:	0052      	lsls	r2, r2, #1
   8442a:	3a01      	subs	r2, #1
   8442c:	e001      	b.n	84432 <udd_ep_alloc+0x14e>
   8442e:	f240 72ff 	movw	r2, #2047	; 0x7ff
   84432:	fab2 f282 	clz	r2, r2
   84436:	f1c2 021c 	rsb	r2, r2, #28
   8443a:	4311      	orrs	r1, r2
   8443c:	7d3a      	ldrb	r2, [r7, #20]
   8443e:	0192      	lsls	r2, r2, #6
   84440:	b2d2      	uxtb	r2, r2
   84442:	4311      	orrs	r1, r2
   84444:	7c7a      	ldrb	r2, [r7, #17]
   84446:	2a00      	cmp	r2, #0
   84448:	d004      	beq.n	84454 <udd_ep_alloc+0x170>
   8444a:	7cfa      	ldrb	r2, [r7, #19]
   8444c:	0212      	lsls	r2, r2, #8
   8444e:	f402 7240 	and.w	r2, r2, #768	; 0x300
   84452:	e000      	b.n	84456 <udd_ep_alloc+0x172>
   84454:	2200      	movs	r2, #0
   84456:	430a      	orrs	r2, r1
   84458:	f3c2 0209 	ubfx	r2, r2, #0, #10
   8445c:	4861      	ldr	r0, [pc, #388]	; (845e4 <udd_ep_alloc+0x300>)
   8445e:	79f9      	ldrb	r1, [r7, #7]
   84460:	431a      	orrs	r2, r3
   84462:	f101 0308 	add.w	r3, r1, #8
   84466:	015b      	lsls	r3, r3, #5
   84468:	4403      	add	r3, r0
   8446a:	601a      	str	r2, [r3, #0]
			MaxEndpointSize, bank, (b_iso_hbw)?nb_tran:0);
	if (!Is_udd_endpoint_mapped(ep)) {
   8446c:	4a5d      	ldr	r2, [pc, #372]	; (845e4 <udd_ep_alloc+0x300>)
   8446e:	79fb      	ldrb	r3, [r7, #7]
   84470:	3308      	adds	r3, #8
   84472:	015b      	lsls	r3, r3, #5
   84474:	4413      	add	r3, r2
   84476:	681b      	ldr	r3, [r3, #0]
   84478:	2b00      	cmp	r3, #0
   8447a:	db01      	blt.n	84480 <udd_ep_alloc+0x19c>
		return false;
   8447c:	2300      	movs	r3, #0
   8447e:	e0fe      	b.n	8467e <udd_ep_alloc+0x39a>
	}
	udd_enable_endpoint(ep);
   84480:	4a58      	ldr	r2, [pc, #352]	; (845e4 <udd_ep_alloc+0x300>)
   84482:	79fb      	ldrb	r3, [r7, #7]
   84484:	3308      	adds	r3, #8
   84486:	015b      	lsls	r3, r3, #5
   84488:	4413      	add	r3, r2
   8448a:	3304      	adds	r3, #4
   8448c:	2201      	movs	r2, #1
   8448e:	601a      	str	r2, [r3, #0]

	// To avoid conflict during reorganization of the DPRAM
	// the superior endpoint must be unallocated and reallocated
	ep_allocated = 0;
   84490:	2300      	movs	r3, #0
   84492:	82fb      	strh	r3, [r7, #22]

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i >= ep; i--) {
   84494:	2302      	movs	r3, #2
   84496:	74bb      	strb	r3, [r7, #18]
   84498:	e039      	b.n	8450e <udd_ep_alloc+0x22a>
		if (Is_udd_endpoint_enabled(i)) {
   8449a:	4a52      	ldr	r2, [pc, #328]	; (845e4 <udd_ep_alloc+0x300>)
   8449c:	7cbb      	ldrb	r3, [r7, #18]
   8449e:	015b      	lsls	r3, r3, #5
   844a0:	4413      	add	r3, r2
   844a2:	f503 7386 	add.w	r3, r3, #268	; 0x10c
   844a6:	681b      	ldr	r3, [r3, #0]
   844a8:	f003 0301 	and.w	r3, r3, #1
   844ac:	2b00      	cmp	r3, #0
   844ae:	d02b      	beq.n	84508 <udd_ep_alloc+0x224>
			// Save number of bank value
			bank = udd_get_endpoint_bank(i);
   844b0:	4a4c      	ldr	r2, [pc, #304]	; (845e4 <udd_ep_alloc+0x300>)
   844b2:	7cbb      	ldrb	r3, [r7, #18]
   844b4:	3308      	adds	r3, #8
   844b6:	015b      	lsls	r3, r3, #5
   844b8:	4413      	add	r3, r2
   844ba:	681b      	ldr	r3, [r3, #0]
   844bc:	099b      	lsrs	r3, r3, #6
   844be:	b2db      	uxtb	r3, r3
   844c0:	f003 0303 	and.w	r3, r3, #3
   844c4:	753b      	strb	r3, [r7, #20]
			ep_allocated |=  bank << (i * 2);
   844c6:	7d3a      	ldrb	r2, [r7, #20]
   844c8:	7cbb      	ldrb	r3, [r7, #18]
   844ca:	005b      	lsls	r3, r3, #1
   844cc:	fa02 f303 	lsl.w	r3, r2, r3
   844d0:	b21a      	sxth	r2, r3
   844d2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
   844d6:	4313      	orrs	r3, r2
   844d8:	b21b      	sxth	r3, r3
   844da:	82fb      	strh	r3, [r7, #22]
			// Disable and unallocate endpoint
			udd_disable_endpoint(i);
   844dc:	4a41      	ldr	r2, [pc, #260]	; (845e4 <udd_ep_alloc+0x300>)
   844de:	7cbb      	ldrb	r3, [r7, #18]
   844e0:	015b      	lsls	r3, r3, #5
   844e2:	4413      	add	r3, r2
   844e4:	f503 7384 	add.w	r3, r3, #264	; 0x108
   844e8:	2201      	movs	r2, #1
   844ea:	601a      	str	r2, [r3, #0]
			udd_configure_endpoint_bank(i, 0);
   844ec:	4a3d      	ldr	r2, [pc, #244]	; (845e4 <udd_ep_alloc+0x300>)
   844ee:	7cbb      	ldrb	r3, [r7, #18]
   844f0:	3308      	adds	r3, #8
   844f2:	015b      	lsls	r3, r3, #5
   844f4:	4413      	add	r3, r2
   844f6:	681a      	ldr	r2, [r3, #0]
   844f8:	493a      	ldr	r1, [pc, #232]	; (845e4 <udd_ep_alloc+0x300>)
   844fa:	7cbb      	ldrb	r3, [r7, #18]
   844fc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   84500:	3308      	adds	r3, #8
   84502:	015b      	lsls	r3, r3, #5
   84504:	440b      	add	r3, r1
   84506:	601a      	str	r2, [r3, #0]
	for (i = USB_DEVICE_MAX_EP; i >= ep; i--) {
   84508:	7cbb      	ldrb	r3, [r7, #18]
   8450a:	3b01      	subs	r3, #1
   8450c:	74bb      	strb	r3, [r7, #18]
   8450e:	7cba      	ldrb	r2, [r7, #18]
   84510:	79fb      	ldrb	r3, [r7, #7]
   84512:	429a      	cmp	r2, r3
   84514:	d2c1      	bcs.n	8449a <udd_ep_alloc+0x1b6>

		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   84516:	79fb      	ldrb	r3, [r7, #7]
   84518:	74bb      	strb	r3, [r7, #18]
   8451a:	e0ab      	b.n	84674 <udd_ep_alloc+0x390>
		udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   8451c:	7cbb      	ldrb	r3, [r7, #18]
   8451e:	1e5a      	subs	r2, r3, #1
   84520:	4613      	mov	r3, r2
   84522:	005b      	lsls	r3, r3, #1
   84524:	4413      	add	r3, r2
   84526:	00db      	lsls	r3, r3, #3
   84528:	4a2f      	ldr	r2, [pc, #188]	; (845e8 <udd_ep_alloc+0x304>)
   8452a:	4413      	add	r3, r2
   8452c:	60fb      	str	r3, [r7, #12]
		bool b_restart = ptr_job->busy;
   8452e:	68fb      	ldr	r3, [r7, #12]
   84530:	7d1b      	ldrb	r3, [r3, #20]
   84532:	f3c3 0300 	ubfx	r3, r3, #0, #1
   84536:	b2db      	uxtb	r3, r3
   84538:	2b00      	cmp	r3, #0
   8453a:	bf14      	ite	ne
   8453c:	2301      	movne	r3, #1
   8453e:	2300      	moveq	r3, #0
   84540:	72fb      	strb	r3, [r7, #11]
		// Unallocated banks?
		bank = (ep_allocated >> (i * 2)) & 0x03;
   84542:	8afa      	ldrh	r2, [r7, #22]
   84544:	7cbb      	ldrb	r3, [r7, #18]
   84546:	005b      	lsls	r3, r3, #1
   84548:	fa42 f303 	asr.w	r3, r2, r3
   8454c:	b2db      	uxtb	r3, r3
   8454e:	f003 0303 	and.w	r3, r3, #3
   84552:	753b      	strb	r3, [r7, #20]
		if (bank == 0) {
   84554:	7d3b      	ldrb	r3, [r7, #20]
   84556:	2b00      	cmp	r3, #0
   84558:	f000 8088 	beq.w	8466c <udd_ep_alloc+0x388>
			continue;
		}
		// Restart running job because
		// memory window slides up and its data is lost
		ptr_job->busy = false;
   8455c:	68fa      	ldr	r2, [r7, #12]
   8455e:	7d13      	ldrb	r3, [r2, #20]
   84560:	f36f 0300 	bfc	r3, #0, #1
   84564:	7513      	strb	r3, [r2, #20]
		// Re-allocate memory
		udd_configure_endpoint_bank(i, bank);
   84566:	4a1f      	ldr	r2, [pc, #124]	; (845e4 <udd_ep_alloc+0x300>)
   84568:	7cbb      	ldrb	r3, [r7, #18]
   8456a:	3308      	adds	r3, #8
   8456c:	015b      	lsls	r3, r3, #5
   8456e:	4413      	add	r3, r2
   84570:	681b      	ldr	r3, [r3, #0]
   84572:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
   84576:	7d3b      	ldrb	r3, [r7, #20]
   84578:	019b      	lsls	r3, r3, #6
   8457a:	b2da      	uxtb	r2, r3
   8457c:	4819      	ldr	r0, [pc, #100]	; (845e4 <udd_ep_alloc+0x300>)
   8457e:	7cbb      	ldrb	r3, [r7, #18]
   84580:	430a      	orrs	r2, r1
   84582:	3308      	adds	r3, #8
   84584:	015b      	lsls	r3, r3, #5
   84586:	4403      	add	r3, r0
   84588:	601a      	str	r2, [r3, #0]
		udd_enable_endpoint(i);
   8458a:	4a16      	ldr	r2, [pc, #88]	; (845e4 <udd_ep_alloc+0x300>)
   8458c:	7cbb      	ldrb	r3, [r7, #18]
   8458e:	3308      	adds	r3, #8
   84590:	015b      	lsls	r3, r3, #5
   84592:	4413      	add	r3, r2
   84594:	3304      	adds	r3, #4
   84596:	2201      	movs	r2, #1
   84598:	601a      	str	r2, [r3, #0]
		if (!Is_udd_endpoint_mapped(i)) {
   8459a:	4a12      	ldr	r2, [pc, #72]	; (845e4 <udd_ep_alloc+0x300>)
   8459c:	7cbb      	ldrb	r3, [r7, #18]
   8459e:	3308      	adds	r3, #8
   845a0:	015b      	lsls	r3, r3, #5
   845a2:	4413      	add	r3, r2
   845a4:	681b      	ldr	r3, [r3, #0]
   845a6:	2b00      	cmp	r3, #0
   845a8:	db20      	blt.n	845ec <udd_ep_alloc+0x308>
			dbg_print("ErrRealloc%d-JobE ", i);
			if (NULL == ptr_job->call_trans) {
   845aa:	68fb      	ldr	r3, [r7, #12]
   845ac:	681b      	ldr	r3, [r3, #0]
   845ae:	2b00      	cmp	r3, #0
   845b0:	d101      	bne.n	845b6 <udd_ep_alloc+0x2d2>
				return false;
   845b2:	2300      	movs	r3, #0
   845b4:	e063      	b.n	8467e <udd_ep_alloc+0x39a>
			}
			if (Is_udd_endpoint_in(i)) {
   845b6:	4a0b      	ldr	r2, [pc, #44]	; (845e4 <udd_ep_alloc+0x300>)
   845b8:	7cbb      	ldrb	r3, [r7, #18]
   845ba:	3308      	adds	r3, #8
   845bc:	015b      	lsls	r3, r3, #5
   845be:	4413      	add	r3, r2
   845c0:	681b      	ldr	r3, [r3, #0]
   845c2:	f003 0308 	and.w	r3, r3, #8
   845c6:	2b00      	cmp	r3, #0
   845c8:	d003      	beq.n	845d2 <udd_ep_alloc+0x2ee>
				i |= USB_EP_DIR_IN;
   845ca:	7cbb      	ldrb	r3, [r7, #18]
   845cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
   845d0:	74bb      	strb	r3, [r7, #18]
			}
			ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
   845d2:	68fb      	ldr	r3, [r7, #12]
   845d4:	681b      	ldr	r3, [r3, #0]
   845d6:	68fa      	ldr	r2, [r7, #12]
   845d8:	68d1      	ldr	r1, [r2, #12]
   845da:	7cba      	ldrb	r2, [r7, #18]
   845dc:	2001      	movs	r0, #1
   845de:	4798      	blx	r3
					ptr_job->buf_cnt, i);
			return false;
   845e0:	2300      	movs	r3, #0
   845e2:	e04c      	b.n	8467e <udd_ep_alloc+0x39a>
   845e4:	400a4000 	.word	0x400a4000
   845e8:	2000134c 	.word	0x2000134c
		}
		udd_enable_endpoint_bank_autoswitch(i);
   845ec:	4a26      	ldr	r2, [pc, #152]	; (84688 <udd_ep_alloc+0x3a4>)
   845ee:	7cbb      	ldrb	r3, [r7, #18]
   845f0:	3308      	adds	r3, #8
   845f2:	015b      	lsls	r3, r3, #5
   845f4:	4413      	add	r3, r2
   845f6:	3304      	adds	r3, #4
   845f8:	681a      	ldr	r2, [r3, #0]
   845fa:	4923      	ldr	r1, [pc, #140]	; (84688 <udd_ep_alloc+0x3a4>)
   845fc:	7cbb      	ldrb	r3, [r7, #18]
   845fe:	f042 0202 	orr.w	r2, r2, #2
   84602:	3308      	adds	r3, #8
   84604:	015b      	lsls	r3, r3, #5
   84606:	440b      	add	r3, r1
   84608:	3304      	adds	r3, #4
   8460a:	601a      	str	r2, [r3, #0]
		if (b_restart) {
   8460c:	7afb      	ldrb	r3, [r7, #11]
   8460e:	2b00      	cmp	r3, #0
   84610:	d02d      	beq.n	8466e <udd_ep_alloc+0x38a>
			// Re-run the job remaining part
			ptr_job->buf_cnt -= ptr_job->buf_load;
   84612:	68fb      	ldr	r3, [r7, #12]
   84614:	68da      	ldr	r2, [r3, #12]
   84616:	68fb      	ldr	r3, [r7, #12]
   84618:	691b      	ldr	r3, [r3, #16]
   8461a:	1ad2      	subs	r2, r2, r3
   8461c:	68fb      	ldr	r3, [r7, #12]
   8461e:	60da      	str	r2, [r3, #12]
			b_restart = udd_ep_run(i,
					ptr_job->b_shortpacket,
   84620:	68fb      	ldr	r3, [r7, #12]
   84622:	7d1b      	ldrb	r3, [r3, #20]
   84624:	f3c3 0340 	ubfx	r3, r3, #1, #1
   84628:	b2db      	uxtb	r3, r3
			b_restart = udd_ep_run(i,
   8462a:	2b00      	cmp	r3, #0
   8462c:	bf14      	ite	ne
   8462e:	2301      	movne	r3, #1
   84630:	2300      	moveq	r3, #0
   84632:	b2d9      	uxtb	r1, r3
					&ptr_job->buf[ptr_job->buf_cnt],
   84634:	68fb      	ldr	r3, [r7, #12]
   84636:	685a      	ldr	r2, [r3, #4]
   84638:	68fb      	ldr	r3, [r7, #12]
   8463a:	68db      	ldr	r3, [r3, #12]
			b_restart = udd_ep_run(i,
   8463c:	18d4      	adds	r4, r2, r3
					ptr_job->buf_size
   8463e:	68fb      	ldr	r3, [r7, #12]
   84640:	689a      	ldr	r2, [r3, #8]
						- ptr_job->buf_cnt,
   84642:	68fb      	ldr	r3, [r7, #12]
   84644:	68db      	ldr	r3, [r3, #12]
			b_restart = udd_ep_run(i,
   84646:	1ad2      	subs	r2, r2, r3
   84648:	68fb      	ldr	r3, [r7, #12]
   8464a:	681b      	ldr	r3, [r3, #0]
   8464c:	7cb8      	ldrb	r0, [r7, #18]
   8464e:	9300      	str	r3, [sp, #0]
   84650:	4613      	mov	r3, r2
   84652:	4622      	mov	r2, r4
   84654:	4c0d      	ldr	r4, [pc, #52]	; (8468c <udd_ep_alloc+0x3a8>)
   84656:	47a0      	blx	r4
   84658:	4603      	mov	r3, r0
   8465a:	72fb      	strb	r3, [r7, #11]
					ptr_job->call_trans);
			if (!b_restart) {
   8465c:	7afb      	ldrb	r3, [r7, #11]
   8465e:	f083 0301 	eor.w	r3, r3, #1
   84662:	b2db      	uxtb	r3, r3
   84664:	2b00      	cmp	r3, #0
   84666:	d002      	beq.n	8466e <udd_ep_alloc+0x38a>
				dbg_print("ErrReRun%d ", i);
				return false;
   84668:	2300      	movs	r3, #0
   8466a:	e008      	b.n	8467e <udd_ep_alloc+0x39a>
			continue;
   8466c:	bf00      	nop
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   8466e:	7cbb      	ldrb	r3, [r7, #18]
   84670:	3301      	adds	r3, #1
   84672:	74bb      	strb	r3, [r7, #18]
   84674:	7cbb      	ldrb	r3, [r7, #18]
   84676:	2b02      	cmp	r3, #2
   84678:	f67f af50 	bls.w	8451c <udd_ep_alloc+0x238>
			}
		}
	}
	dbg_print("ep_alloc(%d:%08x) ", ep, UDPHS->UDPHS_EPT[ep].UDPHS_EPTCFG);
	return true;
   8467c:	2301      	movs	r3, #1
}
   8467e:	4618      	mov	r0, r3
   84680:	371c      	adds	r7, #28
   84682:	46bd      	mov	sp, r7
   84684:	bd90      	pop	{r4, r7, pc}
   84686:	bf00      	nop
   84688:	400a4000 	.word	0x400a4000
   8468c:	000849bd 	.word	0x000849bd

00084690 <udd_ep_free>:


void udd_ep_free(udd_ep_id_t ep)
{
   84690:	b580      	push	{r7, lr}
   84692:	b084      	sub	sp, #16
   84694:	af00      	add	r7, sp, #0
   84696:	4603      	mov	r3, r0
   84698:	71fb      	strb	r3, [r7, #7]
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   8469a:	79fb      	ldrb	r3, [r7, #7]
   8469c:	f003 030f 	and.w	r3, r3, #15
   846a0:	73fb      	strb	r3, [r7, #15]

	if (USB_DEVICE_MAX_EP < ep_index) {
   846a2:	7bfb      	ldrb	r3, [r7, #15]
   846a4:	2b02      	cmp	r3, #2
   846a6:	d828      	bhi.n	846fa <udd_ep_free+0x6a>
		return;
	}
	udd_disable_endpoint(ep_index);
   846a8:	4a16      	ldr	r2, [pc, #88]	; (84704 <udd_ep_free+0x74>)
   846aa:	7bfb      	ldrb	r3, [r7, #15]
   846ac:	015b      	lsls	r3, r3, #5
   846ae:	4413      	add	r3, r2
   846b0:	f503 7384 	add.w	r3, r3, #264	; 0x108
   846b4:	2201      	movs	r2, #1
   846b6:	601a      	str	r2, [r3, #0]
	udd_configure_endpoint_bank(ep_index, 0);
   846b8:	4a12      	ldr	r2, [pc, #72]	; (84704 <udd_ep_free+0x74>)
   846ba:	7bfb      	ldrb	r3, [r7, #15]
   846bc:	3308      	adds	r3, #8
   846be:	015b      	lsls	r3, r3, #5
   846c0:	4413      	add	r3, r2
   846c2:	681a      	ldr	r2, [r3, #0]
   846c4:	490f      	ldr	r1, [pc, #60]	; (84704 <udd_ep_free+0x74>)
   846c6:	7bfb      	ldrb	r3, [r7, #15]
   846c8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   846cc:	3308      	adds	r3, #8
   846ce:	015b      	lsls	r3, r3, #5
   846d0:	440b      	add	r3, r1
   846d2:	601a      	str	r2, [r3, #0]
	udd_ep_abort_job(ep);
   846d4:	79fb      	ldrb	r3, [r7, #7]
   846d6:	4618      	mov	r0, r3
   846d8:	4b0b      	ldr	r3, [pc, #44]	; (84708 <udd_ep_free+0x78>)
   846da:	4798      	blx	r3
	udd_ep_job[ep_index - 1].stall_requested = false;
   846dc:	7bfb      	ldrb	r3, [r7, #15]
   846de:	1e5a      	subs	r2, r3, #1
   846e0:	490a      	ldr	r1, [pc, #40]	; (8470c <udd_ep_free+0x7c>)
   846e2:	4613      	mov	r3, r2
   846e4:	005b      	lsls	r3, r3, #1
   846e6:	4413      	add	r3, r2
   846e8:	00db      	lsls	r3, r3, #3
   846ea:	440b      	add	r3, r1
   846ec:	f103 0210 	add.w	r2, r3, #16
   846f0:	7913      	ldrb	r3, [r2, #4]
   846f2:	f36f 0382 	bfc	r3, #2, #1
   846f6:	7113      	strb	r3, [r2, #4]
   846f8:	e000      	b.n	846fc <udd_ep_free+0x6c>
		return;
   846fa:	bf00      	nop
}
   846fc:	3710      	adds	r7, #16
   846fe:	46bd      	mov	sp, r7
   84700:	bd80      	pop	{r7, pc}
   84702:	bf00      	nop
   84704:	400a4000 	.word	0x400a4000
   84708:	000854c9 	.word	0x000854c9
   8470c:	2000134c 	.word	0x2000134c

00084710 <udd_ep_is_halted>:


bool udd_ep_is_halted(udd_ep_id_t ep)
{
   84710:	b480      	push	{r7}
   84712:	b085      	sub	sp, #20
   84714:	af00      	add	r7, sp, #0
   84716:	4603      	mov	r3, r0
   84718:	71fb      	strb	r3, [r7, #7]
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   8471a:	79fb      	ldrb	r3, [r7, #7]
   8471c:	f003 030f 	and.w	r3, r3, #15
   84720:	73fb      	strb	r3, [r7, #15]
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
   84722:	7bfb      	ldrb	r3, [r7, #15]
   84724:	1e5a      	subs	r2, r3, #1
   84726:	4613      	mov	r3, r2
   84728:	005b      	lsls	r3, r3, #1
   8472a:	4413      	add	r3, r2
   8472c:	00db      	lsls	r3, r3, #3
   8472e:	4a10      	ldr	r2, [pc, #64]	; (84770 <udd_ep_is_halted+0x60>)
   84730:	4413      	add	r3, r2
   84732:	60bb      	str	r3, [r7, #8]
	return (Is_udd_endpoint_stall_requested(ep_index)
   84734:	4a0f      	ldr	r2, [pc, #60]	; (84774 <udd_ep_is_halted+0x64>)
   84736:	7bfb      	ldrb	r3, [r7, #15]
   84738:	015b      	lsls	r3, r3, #5
   8473a:	4413      	add	r3, r2
   8473c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   84740:	681b      	ldr	r3, [r3, #0]
   84742:	f003 0320 	and.w	r3, r3, #32
			|| ptr_job->stall_requested);
   84746:	2b00      	cmp	r3, #0
   84748:	d106      	bne.n	84758 <udd_ep_is_halted+0x48>
   8474a:	68bb      	ldr	r3, [r7, #8]
   8474c:	7d1b      	ldrb	r3, [r3, #20]
   8474e:	f003 0304 	and.w	r3, r3, #4
   84752:	b2db      	uxtb	r3, r3
   84754:	2b00      	cmp	r3, #0
   84756:	d001      	beq.n	8475c <udd_ep_is_halted+0x4c>
   84758:	2301      	movs	r3, #1
   8475a:	e000      	b.n	8475e <udd_ep_is_halted+0x4e>
   8475c:	2300      	movs	r3, #0
   8475e:	f003 0301 	and.w	r3, r3, #1
   84762:	b2db      	uxtb	r3, r3
}
   84764:	4618      	mov	r0, r3
   84766:	3714      	adds	r7, #20
   84768:	46bd      	mov	sp, r7
   8476a:	bc80      	pop	{r7}
   8476c:	4770      	bx	lr
   8476e:	bf00      	nop
   84770:	2000134c 	.word	0x2000134c
   84774:	400a4000 	.word	0x400a4000

00084778 <udd_ep_set_halt>:


bool udd_ep_set_halt(udd_ep_id_t ep)
{
   84778:	b480      	push	{r7}
   8477a:	b085      	sub	sp, #20
   8477c:	af00      	add	r7, sp, #0
   8477e:	4603      	mov	r3, r0
   84780:	71fb      	strb	r3, [r7, #7]
	udd_ep_job_t *ptr_job;
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   84782:	79fb      	ldrb	r3, [r7, #7]
   84784:	f003 030f 	and.w	r3, r3, #15
   84788:	73fb      	strb	r3, [r7, #15]

	if (USB_DEVICE_MAX_EP < ep_index) {
   8478a:	7bfb      	ldrb	r3, [r7, #15]
   8478c:	2b02      	cmp	r3, #2
   8478e:	d901      	bls.n	84794 <udd_ep_set_halt+0x1c>
		return false;
   84790:	2300      	movs	r3, #0
   84792:	e071      	b.n	84878 <udd_ep_set_halt+0x100>
	}

	ptr_job = &udd_ep_job[ep_index - 1];
   84794:	7bfb      	ldrb	r3, [r7, #15]
   84796:	1e5a      	subs	r2, r3, #1
   84798:	4613      	mov	r3, r2
   8479a:	005b      	lsls	r3, r3, #1
   8479c:	4413      	add	r3, r2
   8479e:	00db      	lsls	r3, r3, #3
   847a0:	4a38      	ldr	r2, [pc, #224]	; (84884 <udd_ep_set_halt+0x10c>)
   847a2:	4413      	add	r3, r2
   847a4:	60bb      	str	r3, [r7, #8]

	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
   847a6:	4a38      	ldr	r2, [pc, #224]	; (84888 <udd_ep_set_halt+0x110>)
   847a8:	7bfb      	ldrb	r3, [r7, #15]
   847aa:	015b      	lsls	r3, r3, #5
   847ac:	4413      	add	r3, r2
   847ae:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   847b2:	681b      	ldr	r3, [r3, #0]
   847b4:	f003 0320 	and.w	r3, r3, #32
   847b8:	2b00      	cmp	r3, #0
   847ba:	d106      	bne.n	847ca <udd_ep_set_halt+0x52>
			|| ptr_job->stall_requested) { // Endpoint stall is requested
   847bc:	68bb      	ldr	r3, [r7, #8]
   847be:	7d1b      	ldrb	r3, [r3, #20]
   847c0:	f003 0304 	and.w	r3, r3, #4
   847c4:	b2db      	uxtb	r3, r3
   847c6:	2b00      	cmp	r3, #0
   847c8:	d001      	beq.n	847ce <udd_ep_set_halt+0x56>
		return true; // Already STALL
   847ca:	2301      	movs	r3, #1
   847cc:	e054      	b.n	84878 <udd_ep_set_halt+0x100>
	}

	if (ptr_job->busy == true) {
   847ce:	68bb      	ldr	r3, [r7, #8]
   847d0:	7d1b      	ldrb	r3, [r3, #20]
   847d2:	f003 0301 	and.w	r3, r3, #1
   847d6:	b2db      	uxtb	r3, r3
   847d8:	2b00      	cmp	r3, #0
   847da:	d001      	beq.n	847e0 <udd_ep_set_halt+0x68>
		return false; // Job on going, stall impossible
   847dc:	2300      	movs	r3, #0
   847de:	e04b      	b.n	84878 <udd_ep_set_halt+0x100>
	}

	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(ep_index))) {
   847e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
   847e4:	2b00      	cmp	r3, #0
   847e6:	da25      	bge.n	84834 <udd_ep_set_halt+0xbc>
   847e8:	4a27      	ldr	r2, [pc, #156]	; (84888 <udd_ep_set_halt+0x110>)
   847ea:	7bfb      	ldrb	r3, [r7, #15]
   847ec:	015b      	lsls	r3, r3, #5
   847ee:	4413      	add	r3, r2
   847f0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   847f4:	681b      	ldr	r3, [r3, #0]
   847f6:	0c9b      	lsrs	r3, r3, #18
   847f8:	f003 0303 	and.w	r3, r3, #3
   847fc:	2b00      	cmp	r3, #0
   847fe:	d019      	beq.n	84834 <udd_ep_set_halt+0xbc>
			// Delay the stall after the end of IN transfer on USB line
			ptr_job->stall_requested = true;
   84800:	68ba      	ldr	r2, [r7, #8]
   84802:	7d13      	ldrb	r3, [r2, #20]
   84804:	f043 0304 	orr.w	r3, r3, #4
   84808:	7513      	strb	r3, [r2, #20]
			udd_enable_bank_interrupt(ep_index);
   8480a:	4a1f      	ldr	r2, [pc, #124]	; (84888 <udd_ep_set_halt+0x110>)
   8480c:	7bfb      	ldrb	r3, [r7, #15]
   8480e:	3308      	adds	r3, #8
   84810:	015b      	lsls	r3, r3, #5
   84812:	4413      	add	r3, r2
   84814:	3304      	adds	r3, #4
   84816:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   8481a:	601a      	str	r2, [r3, #0]
			udd_enable_endpoint_interrupt(ep_index);
   8481c:	4b1a      	ldr	r3, [pc, #104]	; (84888 <udd_ep_set_halt+0x110>)
   8481e:	691a      	ldr	r2, [r3, #16]
   84820:	7bfb      	ldrb	r3, [r7, #15]
   84822:	f44f 7180 	mov.w	r1, #256	; 0x100
   84826:	fa01 f303 	lsl.w	r3, r1, r3
   8482a:	4917      	ldr	r1, [pc, #92]	; (84888 <udd_ep_set_halt+0x110>)
   8482c:	4313      	orrs	r3, r2
   8482e:	610b      	str	r3, [r1, #16]
			dbg_print("<reqHalt%x> ", ep);
			return true;
   84830:	2301      	movs	r3, #1
   84832:	e021      	b.n	84878 <udd_ep_set_halt+0x100>
	}

	// Stall endpoint immediately
	udd_disable_endpoint_bank_autoswitch(ep_index);
   84834:	4a14      	ldr	r2, [pc, #80]	; (84888 <udd_ep_set_halt+0x110>)
   84836:	7bfb      	ldrb	r3, [r7, #15]
   84838:	015b      	lsls	r3, r3, #5
   8483a:	4413      	add	r3, r2
   8483c:	f503 7384 	add.w	r3, r3, #264	; 0x108
   84840:	681a      	ldr	r2, [r3, #0]
   84842:	4911      	ldr	r1, [pc, #68]	; (84888 <udd_ep_set_halt+0x110>)
   84844:	7bfb      	ldrb	r3, [r7, #15]
   84846:	f022 0202 	bic.w	r2, r2, #2
   8484a:	015b      	lsls	r3, r3, #5
   8484c:	440b      	add	r3, r1
   8484e:	f503 7384 	add.w	r3, r3, #264	; 0x108
   84852:	601a      	str	r2, [r3, #0]
	udd_ack_stall(ep_index);
   84854:	4a0c      	ldr	r2, [pc, #48]	; (84888 <udd_ep_set_halt+0x110>)
   84856:	7bfb      	ldrb	r3, [r7, #15]
   84858:	015b      	lsls	r3, r3, #5
   8485a:	4413      	add	r3, r2
   8485c:	f503 738c 	add.w	r3, r3, #280	; 0x118
   84860:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   84864:	601a      	str	r2, [r3, #0]
	udd_enable_stall_handshake(ep_index);
   84866:	4a08      	ldr	r2, [pc, #32]	; (84888 <udd_ep_set_halt+0x110>)
   84868:	7bfb      	ldrb	r3, [r7, #15]
   8486a:	015b      	lsls	r3, r3, #5
   8486c:	4413      	add	r3, r2
   8486e:	f503 738a 	add.w	r3, r3, #276	; 0x114
   84872:	2220      	movs	r2, #32
   84874:	601a      	str	r2, [r3, #0]
	dbg_print("<Halt%x> ", ep);
	return true;
   84876:	2301      	movs	r3, #1
}
   84878:	4618      	mov	r0, r3
   8487a:	3714      	adds	r7, #20
   8487c:	46bd      	mov	sp, r7
   8487e:	bc80      	pop	{r7}
   84880:	4770      	bx	lr
   84882:	bf00      	nop
   84884:	2000134c 	.word	0x2000134c
   84888:	400a4000 	.word	0x400a4000

0008488c <udd_ep_clear_halt>:


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
   8488c:	b580      	push	{r7, lr}
   8488e:	b084      	sub	sp, #16
   84890:	af00      	add	r7, sp, #0
   84892:	4603      	mov	r3, r0
   84894:	71fb      	strb	r3, [r7, #7]
	bool b_stall_cleared = false;
   84896:	2300      	movs	r3, #0
   84898:	73fb      	strb	r3, [r7, #15]
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
   8489a:	79fb      	ldrb	r3, [r7, #7]
   8489c:	f003 030f 	and.w	r3, r3, #15
   848a0:	71fb      	strb	r3, [r7, #7]
	if (USB_DEVICE_MAX_EP < ep)
   848a2:	79fb      	ldrb	r3, [r7, #7]
   848a4:	2b02      	cmp	r3, #2
   848a6:	d901      	bls.n	848ac <udd_ep_clear_halt+0x20>
		return false;
   848a8:	2300      	movs	r3, #0
   848aa:	e07e      	b.n	849aa <udd_ep_clear_halt+0x11e>
	ptr_job = &udd_ep_job[ep - 1];
   848ac:	79fb      	ldrb	r3, [r7, #7]
   848ae:	1e5a      	subs	r2, r3, #1
   848b0:	4613      	mov	r3, r2
   848b2:	005b      	lsls	r3, r3, #1
   848b4:	4413      	add	r3, r2
   848b6:	00db      	lsls	r3, r3, #3
   848b8:	4a3e      	ldr	r2, [pc, #248]	; (849b4 <udd_ep_clear_halt+0x128>)
   848ba:	4413      	add	r3, r2
   848bc:	60bb      	str	r3, [r7, #8]

	if (ptr_job->stall_requested) {
   848be:	68bb      	ldr	r3, [r7, #8]
   848c0:	7d1b      	ldrb	r3, [r3, #20]
   848c2:	f003 0304 	and.w	r3, r3, #4
   848c6:	b2db      	uxtb	r3, r3
   848c8:	2b00      	cmp	r3, #0
   848ca:	d01a      	beq.n	84902 <udd_ep_clear_halt+0x76>
		// Endpoint stall has been requested but not done
		// Remove stall request
		dbg_print("<unWHalt%x> ", ep);
		ptr_job->stall_requested = false;
   848cc:	68ba      	ldr	r2, [r7, #8]
   848ce:	7d13      	ldrb	r3, [r2, #20]
   848d0:	f36f 0382 	bfc	r3, #2, #1
   848d4:	7513      	strb	r3, [r2, #20]
		udd_disable_bank_interrupt(ep);
   848d6:	4a38      	ldr	r2, [pc, #224]	; (849b8 <udd_ep_clear_halt+0x12c>)
   848d8:	79fb      	ldrb	r3, [r7, #7]
   848da:	015b      	lsls	r3, r3, #5
   848dc:	4413      	add	r3, r2
   848de:	f503 7384 	add.w	r3, r3, #264	; 0x108
   848e2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   848e6:	601a      	str	r2, [r3, #0]
		udd_disable_endpoint_interrupt(ep);
   848e8:	4b33      	ldr	r3, [pc, #204]	; (849b8 <udd_ep_clear_halt+0x12c>)
   848ea:	691a      	ldr	r2, [r3, #16]
   848ec:	79fb      	ldrb	r3, [r7, #7]
   848ee:	f44f 7180 	mov.w	r1, #256	; 0x100
   848f2:	fa01 f303 	lsl.w	r3, r1, r3
   848f6:	43db      	mvns	r3, r3
   848f8:	492f      	ldr	r1, [pc, #188]	; (849b8 <udd_ep_clear_halt+0x12c>)
   848fa:	4013      	ands	r3, r2
   848fc:	610b      	str	r3, [r1, #16]
		b_stall_cleared = true;
   848fe:	2301      	movs	r3, #1
   84900:	73fb      	strb	r3, [r7, #15]
	}
	if (Is_udd_endpoint_stall_requested(ep)) {
   84902:	4a2d      	ldr	r2, [pc, #180]	; (849b8 <udd_ep_clear_halt+0x12c>)
   84904:	79fb      	ldrb	r3, [r7, #7]
   84906:	015b      	lsls	r3, r3, #5
   84908:	4413      	add	r3, r2
   8490a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   8490e:	681b      	ldr	r3, [r3, #0]
   84910:	f003 0320 	and.w	r3, r3, #32
   84914:	2b00      	cmp	r3, #0
   84916:	d035      	beq.n	84984 <udd_ep_clear_halt+0xf8>
		dbg_print("<unHalt%x> ", ep);
		if (Is_udd_stall(ep)) {
   84918:	4a27      	ldr	r2, [pc, #156]	; (849b8 <udd_ep_clear_halt+0x12c>)
   8491a:	79fb      	ldrb	r3, [r7, #7]
   8491c:	015b      	lsls	r3, r3, #5
   8491e:	4413      	add	r3, r2
   84920:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   84924:	681b      	ldr	r3, [r3, #0]
   84926:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
   8492a:	2b00      	cmp	r3, #0
   8492c:	d010      	beq.n	84950 <udd_ep_clear_halt+0xc4>
			udd_ack_stall(ep);
   8492e:	4a22      	ldr	r2, [pc, #136]	; (849b8 <udd_ep_clear_halt+0x12c>)
   84930:	79fb      	ldrb	r3, [r7, #7]
   84932:	015b      	lsls	r3, r3, #5
   84934:	4413      	add	r3, r2
   84936:	f503 738c 	add.w	r3, r3, #280	; 0x118
   8493a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   8493e:	601a      	str	r2, [r3, #0]
			// A packet has been stalled
			// then reset datatoggle
			udd_reset_data_toggle(ep);
   84940:	4a1d      	ldr	r2, [pc, #116]	; (849b8 <udd_ep_clear_halt+0x12c>)
   84942:	79fb      	ldrb	r3, [r7, #7]
   84944:	015b      	lsls	r3, r3, #5
   84946:	4413      	add	r3, r2
   84948:	f503 738c 	add.w	r3, r3, #280	; 0x118
   8494c:	2240      	movs	r2, #64	; 0x40
   8494e:	601a      	str	r2, [r3, #0]
		}
		// Disable stall
		udd_disable_stall_handshake(ep);
   84950:	4a19      	ldr	r2, [pc, #100]	; (849b8 <udd_ep_clear_halt+0x12c>)
   84952:	79fb      	ldrb	r3, [r7, #7]
   84954:	015b      	lsls	r3, r3, #5
   84956:	4413      	add	r3, r2
   84958:	f503 738c 	add.w	r3, r3, #280	; 0x118
   8495c:	2220      	movs	r2, #32
   8495e:	601a      	str	r2, [r3, #0]
		udd_enable_endpoint_bank_autoswitch(ep);
   84960:	4a15      	ldr	r2, [pc, #84]	; (849b8 <udd_ep_clear_halt+0x12c>)
   84962:	79fb      	ldrb	r3, [r7, #7]
   84964:	3308      	adds	r3, #8
   84966:	015b      	lsls	r3, r3, #5
   84968:	4413      	add	r3, r2
   8496a:	3304      	adds	r3, #4
   8496c:	681a      	ldr	r2, [r3, #0]
   8496e:	4912      	ldr	r1, [pc, #72]	; (849b8 <udd_ep_clear_halt+0x12c>)
   84970:	79fb      	ldrb	r3, [r7, #7]
   84972:	f042 0202 	orr.w	r2, r2, #2
   84976:	3308      	adds	r3, #8
   84978:	015b      	lsls	r3, r3, #5
   8497a:	440b      	add	r3, r1
   8497c:	3304      	adds	r3, #4
   8497e:	601a      	str	r2, [r3, #0]
		b_stall_cleared = true;
   84980:	2301      	movs	r3, #1
   84982:	73fb      	strb	r3, [r7, #15]
	}
	if (b_stall_cleared) {
   84984:	7bfb      	ldrb	r3, [r7, #15]
   84986:	2b00      	cmp	r3, #0
   84988:	d00e      	beq.n	849a8 <udd_ep_clear_halt+0x11c>
		// If a job is register on clear halt action
		// then execute callback
		if (ptr_job->busy == true) {
   8498a:	68bb      	ldr	r3, [r7, #8]
   8498c:	7d1b      	ldrb	r3, [r3, #20]
   8498e:	f003 0301 	and.w	r3, r3, #1
   84992:	b2db      	uxtb	r3, r3
   84994:	2b00      	cmp	r3, #0
   84996:	d007      	beq.n	849a8 <udd_ep_clear_halt+0x11c>
			ptr_job->busy = false;
   84998:	68ba      	ldr	r2, [r7, #8]
   8499a:	7d13      	ldrb	r3, [r2, #20]
   8499c:	f36f 0300 	bfc	r3, #0, #1
   849a0:	7513      	strb	r3, [r2, #20]
			ptr_job->call_nohalt();
   849a2:	68bb      	ldr	r3, [r7, #8]
   849a4:	681b      	ldr	r3, [r3, #0]
   849a6:	4798      	blx	r3
		}
	}
	return true;
   849a8:	2301      	movs	r3, #1
}
   849aa:	4618      	mov	r0, r3
   849ac:	3710      	adds	r7, #16
   849ae:	46bd      	mov	sp, r7
   849b0:	bd80      	pop	{r7, pc}
   849b2:	bf00      	nop
   849b4:	2000134c 	.word	0x2000134c
   849b8:	400a4000 	.word	0x400a4000

000849bc <udd_ep_run>:


bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
		uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
   849bc:	b580      	push	{r7, lr}
   849be:	b086      	sub	sp, #24
   849c0:	af00      	add	r7, sp, #0
   849c2:	60ba      	str	r2, [r7, #8]
   849c4:	607b      	str	r3, [r7, #4]
   849c6:	4603      	mov	r3, r0
   849c8:	73fb      	strb	r3, [r7, #15]
   849ca:	460b      	mov	r3, r1
   849cc:	73bb      	strb	r3, [r7, #14]
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	ep &= USB_EP_ADDR_MASK;
   849ce:	7bfb      	ldrb	r3, [r7, #15]
   849d0:	f003 030f 	and.w	r3, r3, #15
   849d4:	73fb      	strb	r3, [r7, #15]
	if (USB_DEVICE_MAX_EP < ep) {
   849d6:	7bfb      	ldrb	r3, [r7, #15]
   849d8:	2b02      	cmp	r3, #2
   849da:	d901      	bls.n	849e0 <udd_ep_run+0x24>
		return false;
   849dc:	2300      	movs	r3, #0
   849de:	e063      	b.n	84aa8 <udd_ep_run+0xec>
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];
   849e0:	7bfb      	ldrb	r3, [r7, #15]
   849e2:	1e5a      	subs	r2, r3, #1
   849e4:	4613      	mov	r3, r2
   849e6:	005b      	lsls	r3, r3, #1
   849e8:	4413      	add	r3, r2
   849ea:	00db      	lsls	r3, r3, #3
   849ec:	4a30      	ldr	r2, [pc, #192]	; (84ab0 <udd_ep_run+0xf4>)
   849ee:	4413      	add	r3, r2
   849f0:	617b      	str	r3, [r7, #20]

	if ((!Is_udd_endpoint_enabled(ep))
   849f2:	4a30      	ldr	r2, [pc, #192]	; (84ab4 <udd_ep_run+0xf8>)
   849f4:	7bfb      	ldrb	r3, [r7, #15]
   849f6:	015b      	lsls	r3, r3, #5
   849f8:	4413      	add	r3, r2
   849fa:	f503 7386 	add.w	r3, r3, #268	; 0x10c
   849fe:	681b      	ldr	r3, [r3, #0]
   84a00:	f003 0301 	and.w	r3, r3, #1
   84a04:	2b00      	cmp	r3, #0
   84a06:	d011      	beq.n	84a2c <udd_ep_run+0x70>
			|| Is_udd_endpoint_stall_requested(ep)
   84a08:	4a2a      	ldr	r2, [pc, #168]	; (84ab4 <udd_ep_run+0xf8>)
   84a0a:	7bfb      	ldrb	r3, [r7, #15]
   84a0c:	015b      	lsls	r3, r3, #5
   84a0e:	4413      	add	r3, r2
   84a10:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   84a14:	681b      	ldr	r3, [r3, #0]
   84a16:	f003 0320 	and.w	r3, r3, #32
   84a1a:	2b00      	cmp	r3, #0
   84a1c:	d106      	bne.n	84a2c <udd_ep_run+0x70>
			|| ptr_job->stall_requested) {
   84a1e:	697b      	ldr	r3, [r7, #20]
   84a20:	7d1b      	ldrb	r3, [r3, #20]
   84a22:	f003 0304 	and.w	r3, r3, #4
   84a26:	b2db      	uxtb	r3, r3
   84a28:	2b00      	cmp	r3, #0
   84a2a:	d001      	beq.n	84a30 <udd_ep_run+0x74>
		return false; // Endpoint is halted
   84a2c:	2300      	movs	r3, #0
   84a2e:	e03b      	b.n	84aa8 <udd_ep_run+0xec>
	}

	flags = cpu_irq_save();
   84a30:	4b21      	ldr	r3, [pc, #132]	; (84ab8 <udd_ep_run+0xfc>)
   84a32:	4798      	blx	r3
   84a34:	6138      	str	r0, [r7, #16]
	if (ptr_job->busy == true) {
   84a36:	697b      	ldr	r3, [r7, #20]
   84a38:	7d1b      	ldrb	r3, [r3, #20]
   84a3a:	f003 0301 	and.w	r3, r3, #1
   84a3e:	b2db      	uxtb	r3, r3
   84a40:	2b00      	cmp	r3, #0
   84a42:	d004      	beq.n	84a4e <udd_ep_run+0x92>
		cpu_irq_restore(flags);
   84a44:	6938      	ldr	r0, [r7, #16]
   84a46:	4b1d      	ldr	r3, [pc, #116]	; (84abc <udd_ep_run+0x100>)
   84a48:	4798      	blx	r3
		return false; // Job already on going
   84a4a:	2300      	movs	r3, #0
   84a4c:	e02c      	b.n	84aa8 <udd_ep_run+0xec>
	}
	ptr_job->busy = true;
   84a4e:	697a      	ldr	r2, [r7, #20]
   84a50:	7d13      	ldrb	r3, [r2, #20]
   84a52:	f043 0301 	orr.w	r3, r3, #1
   84a56:	7513      	strb	r3, [r2, #20]
	cpu_irq_restore(flags);
   84a58:	6938      	ldr	r0, [r7, #16]
   84a5a:	4b18      	ldr	r3, [pc, #96]	; (84abc <udd_ep_run+0x100>)
   84a5c:	4798      	blx	r3

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
   84a5e:	697b      	ldr	r3, [r7, #20]
   84a60:	68ba      	ldr	r2, [r7, #8]
   84a62:	605a      	str	r2, [r3, #4]
	ptr_job->buf_size = buf_size;
   84a64:	697b      	ldr	r3, [r7, #20]
   84a66:	687a      	ldr	r2, [r7, #4]
   84a68:	609a      	str	r2, [r3, #8]
	ptr_job->buf_cnt = 0;
   84a6a:	697b      	ldr	r3, [r7, #20]
   84a6c:	2200      	movs	r2, #0
   84a6e:	60da      	str	r2, [r3, #12]
	ptr_job->buf_load = 0;
   84a70:	697b      	ldr	r3, [r7, #20]
   84a72:	2200      	movs	r2, #0
   84a74:	611a      	str	r2, [r3, #16]
	ptr_job->call_trans = callback;
   84a76:	697b      	ldr	r3, [r7, #20]
   84a78:	6a3a      	ldr	r2, [r7, #32]
   84a7a:	601a      	str	r2, [r3, #0]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
   84a7c:	7bbb      	ldrb	r3, [r7, #14]
   84a7e:	2b00      	cmp	r3, #0
   84a80:	d102      	bne.n	84a88 <udd_ep_run+0xcc>
   84a82:	687b      	ldr	r3, [r7, #4]
   84a84:	2b00      	cmp	r3, #0
   84a86:	d101      	bne.n	84a8c <udd_ep_run+0xd0>
   84a88:	2301      	movs	r3, #1
   84a8a:	e000      	b.n	84a8e <udd_ep_run+0xd2>
   84a8c:	2300      	movs	r3, #0
   84a8e:	f003 0301 	and.w	r3, r3, #1
   84a92:	b2d9      	uxtb	r1, r3
   84a94:	697a      	ldr	r2, [r7, #20]
   84a96:	7d13      	ldrb	r3, [r2, #20]
   84a98:	f361 0341 	bfi	r3, r1, #1, #1
   84a9c:	7513      	strb	r3, [r2, #20]

	// Request first DMA transfer
	//dbg_print("runDMA%d\n\r", ep);
	udd_ep_trans_done(ep);
   84a9e:	7bfb      	ldrb	r3, [r7, #15]
   84aa0:	4618      	mov	r0, r3
   84aa2:	4b07      	ldr	r3, [pc, #28]	; (84ac0 <udd_ep_run+0x104>)
   84aa4:	4798      	blx	r3
	return true;
   84aa6:	2301      	movs	r3, #1
}
   84aa8:	4618      	mov	r0, r3
   84aaa:	3718      	adds	r7, #24
   84aac:	46bd      	mov	sp, r7
   84aae:	bd80      	pop	{r7, pc}
   84ab0:	2000134c 	.word	0x2000134c
   84ab4:	400a4000 	.word	0x400a4000
   84ab8:	00083d8d 	.word	0x00083d8d
   84abc:	00083de5 	.word	0x00083de5
   84ac0:	00085575 	.word	0x00085575

00084ac4 <udd_ep_abort>:


void udd_ep_abort(udd_ep_id_t ep)
{
   84ac4:	b580      	push	{r7, lr}
   84ac6:	b084      	sub	sp, #16
   84ac8:	af00      	add	r7, sp, #0
   84aca:	4603      	mov	r3, r0
   84acc:	71fb      	strb	r3, [r7, #7]
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   84ace:	79fb      	ldrb	r3, [r7, #7]
   84ad0:	f003 030f 	and.w	r3, r3, #15
   84ad4:	73fb      	strb	r3, [r7, #15]
	// Stop DMA transfer
	udd_endpoint_dma_set_control(ep_index, 0);
   84ad6:	7bfb      	ldrb	r3, [r7, #15]
   84ad8:	011a      	lsls	r2, r3, #4
   84ada:	4b19      	ldr	r3, [pc, #100]	; (84b40 <udd_ep_abort+0x7c>)
   84adc:	4413      	add	r3, r2
   84ade:	2200      	movs	r2, #0
   84ae0:	609a      	str	r2, [r3, #8]
	// Kill banks for IN
	if (ep & USB_EP_DIR_IN) {
   84ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
   84ae6:	2b00      	cmp	r3, #0
   84ae8:	da21      	bge.n	84b2e <udd_ep_abort+0x6a>
		for(;udd_nb_busy_bank(ep_index);) {
   84aea:	e014      	b.n	84b16 <udd_ep_abort+0x52>
			udd_kill_last_in_bank(ep_index);
   84aec:	4a15      	ldr	r2, [pc, #84]	; (84b44 <udd_ep_abort+0x80>)
   84aee:	7bfb      	ldrb	r3, [r7, #15]
   84af0:	015b      	lsls	r3, r3, #5
   84af2:	4413      	add	r3, r2
   84af4:	f503 738a 	add.w	r3, r3, #276	; 0x114
   84af8:	f44f 7200 	mov.w	r2, #512	; 0x200
   84afc:	601a      	str	r2, [r3, #0]
			while(Is_udd_kill_last(ep_index));
   84afe:	bf00      	nop
   84b00:	4a10      	ldr	r2, [pc, #64]	; (84b44 <udd_ep_abort+0x80>)
   84b02:	7bfb      	ldrb	r3, [r7, #15]
   84b04:	015b      	lsls	r3, r3, #5
   84b06:	4413      	add	r3, r2
   84b08:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   84b0c:	681b      	ldr	r3, [r3, #0]
   84b0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
   84b12:	2b00      	cmp	r3, #0
   84b14:	d1f4      	bne.n	84b00 <udd_ep_abort+0x3c>
		for(;udd_nb_busy_bank(ep_index);) {
   84b16:	4a0b      	ldr	r2, [pc, #44]	; (84b44 <udd_ep_abort+0x80>)
   84b18:	7bfb      	ldrb	r3, [r7, #15]
   84b1a:	015b      	lsls	r3, r3, #5
   84b1c:	4413      	add	r3, r2
   84b1e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   84b22:	681b      	ldr	r3, [r3, #0]
   84b24:	0c9b      	lsrs	r3, r3, #18
   84b26:	f003 0303 	and.w	r3, r3, #3
   84b2a:	2b00      	cmp	r3, #0
   84b2c:	d1de      	bne.n	84aec <udd_ep_abort+0x28>
		}
	}
	udd_ep_abort_job(ep);
   84b2e:	79fb      	ldrb	r3, [r7, #7]
   84b30:	4618      	mov	r0, r3
   84b32:	4b05      	ldr	r3, [pc, #20]	; (84b48 <udd_ep_abort+0x84>)
   84b34:	4798      	blx	r3
}
   84b36:	bf00      	nop
   84b38:	3710      	adds	r7, #16
   84b3a:	46bd      	mov	sp, r7
   84b3c:	bd80      	pop	{r7, pc}
   84b3e:	bf00      	nop
   84b40:	400a4300 	.word	0x400a4300
   84b44:	400a4000 	.word	0x400a4000
   84b48:	000854c9 	.word	0x000854c9

00084b4c <udd_test_mode_j>:


#ifdef USB_DEVICE_HS_SUPPORT

void udd_test_mode_j(void)
{
   84b4c:	b480      	push	{r7}
   84b4e:	af00      	add	r7, sp, #0
	udd_enable_hs_test_mode();
   84b50:	4b0a      	ldr	r3, [pc, #40]	; (84b7c <udd_test_mode_j+0x30>)
   84b52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   84b56:	f023 0303 	bic.w	r3, r3, #3
   84b5a:	4a08      	ldr	r2, [pc, #32]	; (84b7c <udd_test_mode_j+0x30>)
   84b5c:	f043 0302 	orr.w	r3, r3, #2
   84b60:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	udd_enable_hs_test_mode_j();
   84b64:	4b05      	ldr	r3, [pc, #20]	; (84b7c <udd_test_mode_j+0x30>)
   84b66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   84b6a:	4a04      	ldr	r2, [pc, #16]	; (84b7c <udd_test_mode_j+0x30>)
   84b6c:	f043 0304 	orr.w	r3, r3, #4
   84b70:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
}
   84b74:	bf00      	nop
   84b76:	46bd      	mov	sp, r7
   84b78:	bc80      	pop	{r7}
   84b7a:	4770      	bx	lr
   84b7c:	400a4000 	.word	0x400a4000

00084b80 <udd_test_mode_k>:


void udd_test_mode_k(void)
{
   84b80:	b480      	push	{r7}
   84b82:	af00      	add	r7, sp, #0
	udd_enable_hs_test_mode();
   84b84:	4b0a      	ldr	r3, [pc, #40]	; (84bb0 <udd_test_mode_k+0x30>)
   84b86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   84b8a:	f023 0303 	bic.w	r3, r3, #3
   84b8e:	4a08      	ldr	r2, [pc, #32]	; (84bb0 <udd_test_mode_k+0x30>)
   84b90:	f043 0302 	orr.w	r3, r3, #2
   84b94:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	udd_enable_hs_test_mode_k();
   84b98:	4b05      	ldr	r3, [pc, #20]	; (84bb0 <udd_test_mode_k+0x30>)
   84b9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   84b9e:	4a04      	ldr	r2, [pc, #16]	; (84bb0 <udd_test_mode_k+0x30>)
   84ba0:	f043 0308 	orr.w	r3, r3, #8
   84ba4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
}
   84ba8:	bf00      	nop
   84baa:	46bd      	mov	sp, r7
   84bac:	bc80      	pop	{r7}
   84bae:	4770      	bx	lr
   84bb0:	400a4000 	.word	0x400a4000

00084bb4 <udd_test_mode_se0_nak>:


void udd_test_mode_se0_nak(void)
{
   84bb4:	b480      	push	{r7}
   84bb6:	af00      	add	r7, sp, #0
	udd_enable_hs_test_mode();
   84bb8:	4b06      	ldr	r3, [pc, #24]	; (84bd4 <udd_test_mode_se0_nak+0x20>)
   84bba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   84bbe:	f023 0303 	bic.w	r3, r3, #3
   84bc2:	4a04      	ldr	r2, [pc, #16]	; (84bd4 <udd_test_mode_se0_nak+0x20>)
   84bc4:	f043 0302 	orr.w	r3, r3, #2
   84bc8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
}
   84bcc:	bf00      	nop
   84bce:	46bd      	mov	sp, r7
   84bd0:	bc80      	pop	{r7}
   84bd2:	4770      	bx	lr
   84bd4:	400a4000 	.word	0x400a4000

00084bd8 <udd_test_mode_packet>:


void udd_test_mode_packet(void)
{
   84bd8:	b4b0      	push	{r4, r5, r7}
   84bda:	b093      	sub	sp, #76	; 0x4c
   84bdc:	af00      	add	r7, sp, #0
	uint8_t i;
	uint8_t *ptr_dest;
	const uint8_t *ptr_src;

	const uint8_t test_packet[] = {
   84bde:	4b2e      	ldr	r3, [pc, #184]	; (84c98 <udd_test_mode_packet+0xc0>)
   84be0:	1d3c      	adds	r4, r7, #4
   84be2:	461d      	mov	r5, r3
   84be4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   84be6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   84be8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   84bea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   84bec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   84bee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   84bf0:	e895 0003 	ldmia.w	r5, {r0, r1}
   84bf4:	6020      	str	r0, [r4, #0]
   84bf6:	3404      	adds	r4, #4
   84bf8:	7021      	strb	r1, [r4, #0]
		// 00111111, {S0111111 * 9}, S0
		0xFC, 0x7E, 0xBF, 0xDF, 0xEF, 0xF7, 0xFB, 0xFD, 0x7E
	};

	// Reconfigure control endpoint to bulk IN endpoint
	udd_disable_endpoint(0);
   84bfa:	4b28      	ldr	r3, [pc, #160]	; (84c9c <udd_test_mode_packet+0xc4>)
   84bfc:	2201      	movs	r2, #1
   84bfe:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	udd_configure_endpoint(0, // endpoint number: 0
   84c02:	4b26      	ldr	r3, [pc, #152]	; (84c9c <udd_test_mode_packet+0xc4>)
   84c04:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
   84c08:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
   84c0c:	f023 0303 	bic.w	r3, r3, #3
   84c10:	4a22      	ldr	r2, [pc, #136]	; (84c9c <udd_test_mode_packet+0xc4>)
   84c12:	f043 036b 	orr.w	r3, r3, #107	; 0x6b
   84c16:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
			USB_EP_TYPE_BULK, // Type: bulk
			1, // dir: IN
			64, //Size
			1, // Bank Number
			0); // NB Trans (not used for bulk ept)
	udd_enable_endpoint(0);
   84c1a:	4b20      	ldr	r3, [pc, #128]	; (84c9c <udd_test_mode_packet+0xc4>)
   84c1c:	2201      	movs	r2, #1
   84c1e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

	udd_enable_hs_test_mode();
   84c22:	4b1e      	ldr	r3, [pc, #120]	; (84c9c <udd_test_mode_packet+0xc4>)
   84c24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   84c28:	f023 0303 	bic.w	r3, r3, #3
   84c2c:	4a1b      	ldr	r2, [pc, #108]	; (84c9c <udd_test_mode_packet+0xc4>)
   84c2e:	f043 0302 	orr.w	r3, r3, #2
   84c32:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	udd_enable_hs_test_mode_packet();
   84c36:	4b19      	ldr	r3, [pc, #100]	; (84c9c <udd_test_mode_packet+0xc4>)
   84c38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   84c3c:	4a17      	ldr	r2, [pc, #92]	; (84c9c <udd_test_mode_packet+0xc4>)
   84c3e:	f043 0310 	orr.w	r3, r3, #16
   84c42:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0

	// Send packet on endpoint 0
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   84c46:	4b16      	ldr	r3, [pc, #88]	; (84ca0 <udd_test_mode_packet+0xc8>)
   84c48:	643b      	str	r3, [r7, #64]	; 0x40
	ptr_src = test_packet;
   84c4a:	1d3b      	adds	r3, r7, #4
   84c4c:	63fb      	str	r3, [r7, #60]	; 0x3c

	for (i = 0; i < sizeof(test_packet); i++) {
   84c4e:	2300      	movs	r3, #0
   84c50:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
   84c54:	e00c      	b.n	84c70 <udd_test_mode_packet+0x98>
		*ptr_dest++ = *ptr_src++;
   84c56:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
   84c58:	1c53      	adds	r3, r2, #1
   84c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   84c5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   84c5e:	1c59      	adds	r1, r3, #1
   84c60:	6439      	str	r1, [r7, #64]	; 0x40
   84c62:	7812      	ldrb	r2, [r2, #0]
   84c64:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < sizeof(test_packet); i++) {
   84c66:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
   84c6a:	3301      	adds	r3, #1
   84c6c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
   84c70:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
   84c74:	2b34      	cmp	r3, #52	; 0x34
   84c76:	d9ee      	bls.n	84c56 <udd_test_mode_packet+0x7e>
	}
	// Validate and send the data available in the control endpoint buffer
	udd_ack_in_send(0);
   84c78:	4b08      	ldr	r3, [pc, #32]	; (84c9c <udd_test_mode_packet+0xc4>)
   84c7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
   84c7e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   84c82:	4b06      	ldr	r3, [pc, #24]	; (84c9c <udd_test_mode_packet+0xc4>)
   84c84:	f44f 6200 	mov.w	r2, #2048	; 0x800
   84c88:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
}
   84c8c:	bf00      	nop
   84c8e:	374c      	adds	r7, #76	; 0x4c
   84c90:	46bd      	mov	sp, r7
   84c92:	bcb0      	pop	{r4, r5, r7}
   84c94:	4770      	bx	lr
   84c96:	bf00      	nop
   84c98:	0008aa6c 	.word	0x0008aa6c
   84c9c:	400a4000 	.word	0x400a4000
   84ca0:	20180000 	.word	0x20180000

00084ca4 <udd_reset_ep_ctrl>:

//--------------------------------------------------------
//--- INTERNAL ROUTINES TO MANAGED THE CONTROL ENDPOINT

static void udd_reset_ep_ctrl(void)
{
   84ca4:	b580      	push	{r7, lr}
   84ca6:	b082      	sub	sp, #8
   84ca8:	af00      	add	r7, sp, #0
	irqflags_t flags;

	// Reset USB address to 0
	udd_configure_address(0);
   84caa:	4b1b      	ldr	r3, [pc, #108]	; (84d18 <udd_reset_ep_ctrl+0x74>)
   84cac:	681b      	ldr	r3, [r3, #0]
   84cae:	4a1a      	ldr	r2, [pc, #104]	; (84d18 <udd_reset_ep_ctrl+0x74>)
   84cb0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   84cb4:	6013      	str	r3, [r2, #0]
	udd_enable_address();
   84cb6:	4b18      	ldr	r3, [pc, #96]	; (84d18 <udd_reset_ep_ctrl+0x74>)
   84cb8:	681b      	ldr	r3, [r3, #0]
   84cba:	4a17      	ldr	r2, [pc, #92]	; (84d18 <udd_reset_ep_ctrl+0x74>)
   84cbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   84cc0:	6013      	str	r3, [r2, #0]

	// Alloc and configure control endpoint
	udd_configure_endpoint(0,
   84cc2:	4b15      	ldr	r3, [pc, #84]	; (84d18 <udd_reset_ep_ctrl+0x74>)
   84cc4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
   84cc8:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
   84ccc:	f023 0303 	bic.w	r3, r3, #3
   84cd0:	4a11      	ldr	r2, [pc, #68]	; (84d18 <udd_reset_ep_ctrl+0x74>)
   84cd2:	f043 0343 	orr.w	r3, r3, #67	; 0x43
   84cd6:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
			USB_DEVICE_EP_CTRL_SIZE,
			UDPHS_EPTCFG_BK_NUMBER_1 >> UDPHS_EPTCFG_BK_NUMBER_Pos,
			0);

	dbg_print("rst(0:%08x) ", UDPHS->UDPHS_EPT[0].UDPHS_EPTCFG);
	udd_enable_endpoint(0);
   84cda:	4b0f      	ldr	r3, [pc, #60]	; (84d18 <udd_reset_ep_ctrl+0x74>)
   84cdc:	2201      	movs	r2, #1
   84cde:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	flags = cpu_irq_save();
   84ce2:	4b0e      	ldr	r3, [pc, #56]	; (84d1c <udd_reset_ep_ctrl+0x78>)
   84ce4:	4798      	blx	r3
   84ce6:	6078      	str	r0, [r7, #4]
	udd_enable_setup_received_interrupt(0);
   84ce8:	4b0b      	ldr	r3, [pc, #44]	; (84d18 <udd_reset_ep_ctrl+0x74>)
   84cea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   84cee:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	udd_enable_out_received_interrupt(0);
   84cf2:	4b09      	ldr	r3, [pc, #36]	; (84d18 <udd_reset_ep_ctrl+0x74>)
   84cf4:	f44f 7200 	mov.w	r2, #512	; 0x200
   84cf8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	udd_enable_endpoint_interrupt(0);
   84cfc:	4b06      	ldr	r3, [pc, #24]	; (84d18 <udd_reset_ep_ctrl+0x74>)
   84cfe:	691b      	ldr	r3, [r3, #16]
   84d00:	4a05      	ldr	r2, [pc, #20]	; (84d18 <udd_reset_ep_ctrl+0x74>)
   84d02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   84d06:	6113      	str	r3, [r2, #16]
	cpu_irq_restore(flags);
   84d08:	6878      	ldr	r0, [r7, #4]
   84d0a:	4b05      	ldr	r3, [pc, #20]	; (84d20 <udd_reset_ep_ctrl+0x7c>)
   84d0c:	4798      	blx	r3
}
   84d0e:	bf00      	nop
   84d10:	3708      	adds	r7, #8
   84d12:	46bd      	mov	sp, r7
   84d14:	bd80      	pop	{r7, pc}
   84d16:	bf00      	nop
   84d18:	400a4000 	.word	0x400a4000
   84d1c:	00083d8d 	.word	0x00083d8d
   84d20:	00083de5 	.word	0x00083de5

00084d24 <udd_ctrl_init>:

static void udd_ctrl_init(void)
{
   84d24:	b580      	push	{r7, lr}
   84d26:	b082      	sub	sp, #8
   84d28:	af00      	add	r7, sp, #0
	irqflags_t flags;

	dbg_print("ctlInit ");

	flags = cpu_irq_save();
   84d2a:	4b10      	ldr	r3, [pc, #64]	; (84d6c <udd_ctrl_init+0x48>)
   84d2c:	4798      	blx	r3
   84d2e:	6078      	str	r0, [r7, #4]
	// In case of abort of IN Data Phase:
	// No need to abort IN transfer (rise TXINI),
	// because it is automatically done by hardware when a Setup packet is received.
	// But the interrupt must be disabled to don't generate interrupt TXINI
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
   84d30:	4b0f      	ldr	r3, [pc, #60]	; (84d70 <udd_ctrl_init+0x4c>)
   84d32:	f44f 6280 	mov.w	r2, #1024	; 0x400
   84d36:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	cpu_irq_restore(flags);
   84d3a:	6878      	ldr	r0, [r7, #4]
   84d3c:	4b0d      	ldr	r3, [pc, #52]	; (84d74 <udd_ctrl_init+0x50>)
   84d3e:	4798      	blx	r3

	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);
   84d40:	4b0b      	ldr	r3, [pc, #44]	; (84d70 <udd_ctrl_init+0x4c>)
   84d42:	f44f 7200 	mov.w	r2, #512	; 0x200
   84d46:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

	udd_g_ctrlreq.callback = NULL;
   84d4a:	4b0b      	ldr	r3, [pc, #44]	; (84d78 <udd_ctrl_init+0x54>)
   84d4c:	2200      	movs	r2, #0
   84d4e:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   84d50:	4b09      	ldr	r3, [pc, #36]	; (84d78 <udd_ctrl_init+0x54>)
   84d52:	2200      	movs	r2, #0
   84d54:	615a      	str	r2, [r3, #20]
	udd_g_ctrlreq.payload_size = 0;
   84d56:	4b08      	ldr	r3, [pc, #32]	; (84d78 <udd_ctrl_init+0x54>)
   84d58:	2200      	movs	r2, #0
   84d5a:	819a      	strh	r2, [r3, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
   84d5c:	4b07      	ldr	r3, [pc, #28]	; (84d7c <udd_ctrl_init+0x58>)
   84d5e:	2200      	movs	r2, #0
   84d60:	701a      	strb	r2, [r3, #0]
}
   84d62:	bf00      	nop
   84d64:	3708      	adds	r7, #8
   84d66:	46bd      	mov	sp, r7
   84d68:	bd80      	pop	{r7, pc}
   84d6a:	bf00      	nop
   84d6c:	00083d8d 	.word	0x00083d8d
   84d70:	400a4000 	.word	0x400a4000
   84d74:	00083de5 	.word	0x00083de5
   84d78:	200013c0 	.word	0x200013c0
   84d7c:	20001345 	.word	0x20001345

00084d80 <udd_ctrl_setup_received>:


static void udd_ctrl_setup_received(void)
{
   84d80:	b580      	push	{r7, lr}
   84d82:	b084      	sub	sp, #16
   84d84:	af00      	add	r7, sp, #0
	irqflags_t flags;
	uint8_t i;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
   84d86:	4b40      	ldr	r3, [pc, #256]	; (84e88 <udd_ctrl_setup_received+0x108>)
   84d88:	781b      	ldrb	r3, [r3, #0]
   84d8a:	2b00      	cmp	r3, #0
   84d8c:	d003      	beq.n	84d96 <udd_ctrl_setup_received+0x16>
		dbg_print("sErr ");
		// May be a hidden DATA or ZLP phase
		// or protocol abort
		udd_ctrl_endofrequest();
   84d8e:	4b3f      	ldr	r3, [pc, #252]	; (84e8c <udd_ctrl_setup_received+0x10c>)
   84d90:	4798      	blx	r3

		// Reinitializes control endpoint management
		udd_ctrl_init();
   84d92:	4b3f      	ldr	r3, [pc, #252]	; (84e90 <udd_ctrl_setup_received+0x110>)
   84d94:	4798      	blx	r3
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
   84d96:	4b3f      	ldr	r3, [pc, #252]	; (84e94 <udd_ctrl_setup_received+0x114>)
   84d98:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   84d9c:	0d1b      	lsrs	r3, r3, #20
   84d9e:	f3c3 030a 	ubfx	r3, r3, #0, #11
   84da2:	2b08      	cmp	r3, #8
   84da4:	d007      	beq.n	84db6 <udd_ctrl_setup_received+0x36>
		dbg_print("cntErr ");
		udd_ctrl_stall_data();
   84da6:	4b3c      	ldr	r3, [pc, #240]	; (84e98 <udd_ctrl_setup_received+0x118>)
   84da8:	4798      	blx	r3
		udd_ack_setup_received(0);
   84daa:	4b3a      	ldr	r3, [pc, #232]	; (84e94 <udd_ctrl_setup_received+0x114>)
   84dac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   84db0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		return; // Error data number doesn't correspond to SETUP packet
   84db4:	e064      	b.n	84e80 <udd_ctrl_setup_received+0x100>
	}

	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   84db6:	4b39      	ldr	r3, [pc, #228]	; (84e9c <udd_ctrl_setup_received+0x11c>)
   84db8:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < 8; i++) {
   84dba:	2300      	movs	r3, #0
   84dbc:	73fb      	strb	r3, [r7, #15]
   84dbe:	e00a      	b.n	84dd6 <udd_ctrl_setup_received+0x56>
		((uint8_t *) & udd_g_ctrlreq.req)[i] = *ptr++;
   84dc0:	68bb      	ldr	r3, [r7, #8]
   84dc2:	1c5a      	adds	r2, r3, #1
   84dc4:	60ba      	str	r2, [r7, #8]
   84dc6:	7bfa      	ldrb	r2, [r7, #15]
   84dc8:	4935      	ldr	r1, [pc, #212]	; (84ea0 <udd_ctrl_setup_received+0x120>)
   84dca:	440a      	add	r2, r1
   84dcc:	781b      	ldrb	r3, [r3, #0]
   84dce:	7013      	strb	r3, [r2, #0]
	for (i = 0; i < 8; i++) {
   84dd0:	7bfb      	ldrb	r3, [r7, #15]
   84dd2:	3301      	adds	r3, #1
   84dd4:	73fb      	strb	r3, [r7, #15]
   84dd6:	7bfb      	ldrb	r3, [r7, #15]
   84dd8:	2b07      	cmp	r3, #7
   84dda:	d9f1      	bls.n	84dc0 <udd_ctrl_setup_received+0x40>
	}
	// Manage LSB/MSB to fit with CPU usage
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
   84ddc:	4b30      	ldr	r3, [pc, #192]	; (84ea0 <udd_ctrl_setup_received+0x120>)
   84dde:	885a      	ldrh	r2, [r3, #2]
   84de0:	4b2f      	ldr	r3, [pc, #188]	; (84ea0 <udd_ctrl_setup_received+0x120>)
   84de2:	805a      	strh	r2, [r3, #2]
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
   84de4:	4b2e      	ldr	r3, [pc, #184]	; (84ea0 <udd_ctrl_setup_received+0x120>)
   84de6:	889a      	ldrh	r2, [r3, #4]
   84de8:	4b2d      	ldr	r3, [pc, #180]	; (84ea0 <udd_ctrl_setup_received+0x120>)
   84dea:	809a      	strh	r2, [r3, #4]
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);
   84dec:	4b2c      	ldr	r3, [pc, #176]	; (84ea0 <udd_ctrl_setup_received+0x120>)
   84dee:	88da      	ldrh	r2, [r3, #6]
   84df0:	4b2b      	ldr	r3, [pc, #172]	; (84ea0 <udd_ctrl_setup_received+0x120>)
   84df2:	80da      	strh	r2, [r3, #6]
			udd_g_ctrlreq.req.bRequest, udd_g_ctrlreq.req.bmRequestType,
			udd_g_ctrlreq.req.wValue, udd_g_ctrlreq.req.wIndex,
			udd_g_ctrlreq.req.wLength);

	// Decode setup request
	if (udc_process_setup() == false) {
   84df4:	4b2b      	ldr	r3, [pc, #172]	; (84ea4 <udd_ctrl_setup_received+0x124>)
   84df6:	4798      	blx	r3
   84df8:	4603      	mov	r3, r0
   84dfa:	f083 0301 	eor.w	r3, r3, #1
   84dfe:	b2db      	uxtb	r3, r3
   84e00:	2b00      	cmp	r3, #0
   84e02:	d007      	beq.n	84e14 <udd_ctrl_setup_received+0x94>
		// Setup request unknown then stall it
		dbg_print("ProcErr ");
		udd_ctrl_stall_data();
   84e04:	4b24      	ldr	r3, [pc, #144]	; (84e98 <udd_ctrl_setup_received+0x118>)
   84e06:	4798      	blx	r3
		udd_ack_setup_received(0);
   84e08:	4b22      	ldr	r3, [pc, #136]	; (84e94 <udd_ctrl_setup_received+0x114>)
   84e0a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   84e0e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		return;
   84e12:	e035      	b.n	84e80 <udd_ctrl_setup_received+0x100>
	}
	udd_ack_setup_received(0);
   84e14:	4b1f      	ldr	r3, [pc, #124]	; (84e94 <udd_ctrl_setup_received+0x114>)
   84e16:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   84e1a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

	if (Udd_setup_is_in()) {
   84e1e:	4b20      	ldr	r3, [pc, #128]	; (84ea0 <udd_ctrl_setup_received+0x120>)
   84e20:	781b      	ldrb	r3, [r3, #0]
   84e22:	b25b      	sxtb	r3, r3
   84e24:	2b00      	cmp	r3, #0
   84e26:	da0b      	bge.n	84e40 <udd_ctrl_setup_received+0xc0>
		dbg_print("_I ");
		// IN data phase requested
		udd_ctrl_prev_payload_buf_cnt = 0;
   84e28:	4b1f      	ldr	r3, [pc, #124]	; (84ea8 <udd_ctrl_setup_received+0x128>)
   84e2a:	2200      	movs	r2, #0
   84e2c:	801a      	strh	r2, [r3, #0]
		udd_ctrl_payload_buf_cnt = 0;
   84e2e:	4b1f      	ldr	r3, [pc, #124]	; (84eac <udd_ctrl_setup_received+0x12c>)
   84e30:	2200      	movs	r2, #0
   84e32:	801a      	strh	r2, [r3, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
   84e34:	4b14      	ldr	r3, [pc, #80]	; (84e88 <udd_ctrl_setup_received+0x108>)
   84e36:	2202      	movs	r2, #2
   84e38:	701a      	strb	r2, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
   84e3a:	4b1d      	ldr	r3, [pc, #116]	; (84eb0 <udd_ctrl_setup_received+0x130>)
   84e3c:	4798      	blx	r3
   84e3e:	e01f      	b.n	84e80 <udd_ctrl_setup_received+0x100>
	} else {
		dbg_print("_O ");
		if (0 == udd_g_ctrlreq.req.wLength) {
   84e40:	4b17      	ldr	r3, [pc, #92]	; (84ea0 <udd_ctrl_setup_received+0x120>)
   84e42:	88db      	ldrh	r3, [r3, #6]
   84e44:	2b00      	cmp	r3, #0
   84e46:	d102      	bne.n	84e4e <udd_ctrl_setup_received+0xce>
			// No data phase requested
			dbg_print("Zl ");
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
   84e48:	4b1a      	ldr	r3, [pc, #104]	; (84eb4 <udd_ctrl_setup_received+0x134>)
   84e4a:	4798      	blx	r3
			return;
   84e4c:	e018      	b.n	84e80 <udd_ctrl_setup_received+0x100>
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_buf_cnt = 0;
   84e4e:	4b16      	ldr	r3, [pc, #88]	; (84ea8 <udd_ctrl_setup_received+0x128>)
   84e50:	2200      	movs	r2, #0
   84e52:	801a      	strh	r2, [r3, #0]
		udd_ctrl_payload_buf_cnt = 0;
   84e54:	4b15      	ldr	r3, [pc, #84]	; (84eac <udd_ctrl_setup_received+0x12c>)
   84e56:	2200      	movs	r2, #0
   84e58:	801a      	strh	r2, [r3, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
   84e5a:	4b0b      	ldr	r3, [pc, #44]	; (84e88 <udd_ctrl_setup_received+0x108>)
   84e5c:	2201      	movs	r2, #1
   84e5e:	701a      	strb	r2, [r3, #0]
		// To detect a protocol error, enable nak interrupt on data IN phase
		udd_ack_nak_in(0);
   84e60:	4b0c      	ldr	r3, [pc, #48]	; (84e94 <udd_ctrl_setup_received+0x114>)
   84e62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   84e66:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		flags = cpu_irq_save();
   84e6a:	4b13      	ldr	r3, [pc, #76]	; (84eb8 <udd_ctrl_setup_received+0x138>)
   84e6c:	4798      	blx	r3
   84e6e:	6078      	str	r0, [r7, #4]
		udd_enable_nak_in_interrupt(0);
   84e70:	4b08      	ldr	r3, [pc, #32]	; (84e94 <udd_ctrl_setup_received+0x114>)
   84e72:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   84e76:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
		cpu_irq_restore(flags);
   84e7a:	6878      	ldr	r0, [r7, #4]
   84e7c:	4b0f      	ldr	r3, [pc, #60]	; (84ebc <udd_ctrl_setup_received+0x13c>)
   84e7e:	4798      	blx	r3
	}
}
   84e80:	3710      	adds	r7, #16
   84e82:	46bd      	mov	sp, r7
   84e84:	bd80      	pop	{r7, pc}
   84e86:	bf00      	nop
   84e88:	20001345 	.word	0x20001345
   84e8c:	00085329 	.word	0x00085329
   84e90:	00084d25 	.word	0x00084d25
   84e94:	400a4000 	.word	0x400a4000
   84e98:	0008525d 	.word	0x0008525d
   84e9c:	20180000 	.word	0x20180000
   84ea0:	200013c0 	.word	0x200013c0
   84ea4:	00083b39 	.word	0x00083b39
   84ea8:	20001346 	.word	0x20001346
   84eac:	20001348 	.word	0x20001348
   84eb0:	00084ec1 	.word	0x00084ec1
   84eb4:	00085281 	.word	0x00085281
   84eb8:	00083d8d 	.word	0x00083d8d
   84ebc:	00083de5 	.word	0x00083de5

00084ec0 <udd_ctrl_in_sent>:


static void udd_ctrl_in_sent(void)
{
   84ec0:	b580      	push	{r7, lr}
   84ec2:	b084      	sub	sp, #16
   84ec4:	af00      	add	r7, sp, #0
	uint16_t nb_remain;
	uint8_t i;
	uint8_t *ptr_dest, *ptr_src;
	irqflags_t flags;

	flags = cpu_irq_save();
   84ec6:	4b4c      	ldr	r3, [pc, #304]	; (84ff8 <udd_ctrl_in_sent+0x138>)
   84ec8:	4798      	blx	r3
   84eca:	6038      	str	r0, [r7, #0]
	udd_disable_in_send_interrupt(0);
   84ecc:	4b4b      	ldr	r3, [pc, #300]	; (84ffc <udd_ctrl_in_sent+0x13c>)
   84ece:	f44f 6280 	mov.w	r2, #1024	; 0x400
   84ed2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	cpu_irq_restore(flags);
   84ed6:	6838      	ldr	r0, [r7, #0]
   84ed8:	4b49      	ldr	r3, [pc, #292]	; (85000 <udd_ctrl_in_sent+0x140>)
   84eda:	4798      	blx	r3

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   84edc:	4b49      	ldr	r3, [pc, #292]	; (85004 <udd_ctrl_in_sent+0x144>)
   84ede:	781b      	ldrb	r3, [r3, #0]
   84ee0:	2b03      	cmp	r3, #3
   84ee2:	d104      	bne.n	84eee <udd_ctrl_in_sent+0x2e>
		dbg_print("ZlpE\n\r");
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
   84ee4:	4b48      	ldr	r3, [pc, #288]	; (85008 <udd_ctrl_in_sent+0x148>)
   84ee6:	4798      	blx	r3
		// Reinitializes control endpoint management
		udd_ctrl_init();
   84ee8:	4b48      	ldr	r3, [pc, #288]	; (8500c <udd_ctrl_in_sent+0x14c>)
   84eea:	4798      	blx	r3
		return;
   84eec:	e081      	b.n	84ff2 <udd_ctrl_in_sent+0x132>
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   84eee:	4b48      	ldr	r3, [pc, #288]	; (85010 <udd_ctrl_in_sent+0x150>)
   84ef0:	899a      	ldrh	r2, [r3, #12]
   84ef2:	4b48      	ldr	r3, [pc, #288]	; (85014 <udd_ctrl_in_sent+0x154>)
   84ef4:	881b      	ldrh	r3, [r3, #0]
   84ef6:	1ad3      	subs	r3, r2, r3
   84ef8:	81fb      	strh	r3, [r7, #14]
	if (0 == nb_remain) {
   84efa:	89fb      	ldrh	r3, [r7, #14]
   84efc:	2b00      	cmp	r3, #0
   84efe:	d127      	bne.n	84f50 <udd_ctrl_in_sent+0x90>
		// All content of current buffer payload are sent
		// Update number of total data sending by previous payload buffer
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   84f00:	4b45      	ldr	r3, [pc, #276]	; (85018 <udd_ctrl_in_sent+0x158>)
   84f02:	881a      	ldrh	r2, [r3, #0]
   84f04:	4b43      	ldr	r3, [pc, #268]	; (85014 <udd_ctrl_in_sent+0x154>)
   84f06:	881b      	ldrh	r3, [r3, #0]
   84f08:	4413      	add	r3, r2
   84f0a:	b29a      	uxth	r2, r3
   84f0c:	4b42      	ldr	r3, [pc, #264]	; (85018 <udd_ctrl_in_sent+0x158>)
   84f0e:	801a      	strh	r2, [r3, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_buf_cnt)
   84f10:	4b3f      	ldr	r3, [pc, #252]	; (85010 <udd_ctrl_in_sent+0x150>)
   84f12:	88da      	ldrh	r2, [r3, #6]
   84f14:	4b40      	ldr	r3, [pc, #256]	; (85018 <udd_ctrl_in_sent+0x158>)
   84f16:	881b      	ldrh	r3, [r3, #0]
   84f18:	429a      	cmp	r2, r3
   84f1a:	d003      	beq.n	84f24 <udd_ctrl_in_sent+0x64>
				|| b_shortpacket) {
   84f1c:	4b3f      	ldr	r3, [pc, #252]	; (8501c <udd_ctrl_in_sent+0x15c>)
   84f1e:	781b      	ldrb	r3, [r3, #0]
   84f20:	2b00      	cmp	r3, #0
   84f22:	d002      	beq.n	84f2a <udd_ctrl_in_sent+0x6a>
			// All data requested are transfered or a short packet has been sent
			// then it is the end of data phase.
			// Generate an OUT ZLP for handshake phase.
			dbg_print("_zO ");
			udd_ctrl_send_zlp_out();
   84f24:	4b3e      	ldr	r3, [pc, #248]	; (85020 <udd_ctrl_in_sent+0x160>)
   84f26:	4798      	blx	r3
			return;
   84f28:	e063      	b.n	84ff2 <udd_ctrl_in_sent+0x132>
		}
		// Need of new buffer because the data phase is not complete
		if ((!udd_g_ctrlreq.over_under_run)
   84f2a:	4b39      	ldr	r3, [pc, #228]	; (85010 <udd_ctrl_in_sent+0x150>)
   84f2c:	695b      	ldr	r3, [r3, #20]
   84f2e:	2b00      	cmp	r3, #0
   84f30:	d00e      	beq.n	84f50 <udd_ctrl_in_sent+0x90>
				|| (!udd_g_ctrlreq.over_under_run())) {
   84f32:	4b37      	ldr	r3, [pc, #220]	; (85010 <udd_ctrl_in_sent+0x150>)
   84f34:	695b      	ldr	r3, [r3, #20]
   84f36:	4798      	blx	r3
   84f38:	4603      	mov	r3, r0
   84f3a:	f083 0301 	eor.w	r3, r3, #1
   84f3e:	b2db      	uxtb	r3, r3
   84f40:	2b00      	cmp	r3, #0
   84f42:	d105      	bne.n	84f50 <udd_ctrl_in_sent+0x90>
			// Underrun then send zlp on IN
			// Here nb_remain=0 and allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			udd_ctrl_payload_buf_cnt = 0;
   84f44:	4b33      	ldr	r3, [pc, #204]	; (85014 <udd_ctrl_in_sent+0x154>)
   84f46:	2200      	movs	r2, #0
   84f48:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
   84f4a:	4b31      	ldr	r3, [pc, #196]	; (85010 <udd_ctrl_in_sent+0x150>)
   84f4c:	899b      	ldrh	r3, [r3, #12]
   84f4e:	81fb      	strh	r3, [r7, #14]
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
   84f50:	89fb      	ldrh	r3, [r7, #14]
   84f52:	2b3f      	cmp	r3, #63	; 0x3f
   84f54:	d905      	bls.n	84f62 <udd_ctrl_in_sent+0xa2>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
   84f56:	2340      	movs	r3, #64	; 0x40
   84f58:	81fb      	strh	r3, [r7, #14]
		b_shortpacket = false;
   84f5a:	4b30      	ldr	r3, [pc, #192]	; (8501c <udd_ctrl_in_sent+0x15c>)
   84f5c:	2200      	movs	r2, #0
   84f5e:	701a      	strb	r2, [r3, #0]
   84f60:	e002      	b.n	84f68 <udd_ctrl_in_sent+0xa8>
	} else {
		b_shortpacket = true;
   84f62:	4b2e      	ldr	r3, [pc, #184]	; (8501c <udd_ctrl_in_sent+0x15c>)
   84f64:	2201      	movs	r2, #1
   84f66:	701a      	strb	r2, [r3, #0]
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   84f68:	4b2e      	ldr	r3, [pc, #184]	; (85024 <udd_ctrl_in_sent+0x164>)
   84f6a:	60bb      	str	r3, [r7, #8]
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   84f6c:	4b28      	ldr	r3, [pc, #160]	; (85010 <udd_ctrl_in_sent+0x150>)
   84f6e:	689b      	ldr	r3, [r3, #8]
   84f70:	4a28      	ldr	r2, [pc, #160]	; (85014 <udd_ctrl_in_sent+0x154>)
   84f72:	8812      	ldrh	r2, [r2, #0]
   84f74:	4413      	add	r3, r2
   84f76:	607b      	str	r3, [r7, #4]
	// The IN data don't must be written in endpoint 0 DPRAM during
	// a next setup reception in same endpoint 0 DPRAM.
	// Thereby, an OUT ZLP reception must check before IN data write
	// and if no OUT ZLP is received the data must be written quickly (800us)
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
   84f78:	4b1f      	ldr	r3, [pc, #124]	; (84ff8 <udd_ctrl_in_sent+0x138>)
   84f7a:	4798      	blx	r3
   84f7c:	6038      	str	r0, [r7, #0]
	if (Is_udd_out_received(0)) {
   84f7e:	4b1f      	ldr	r3, [pc, #124]	; (84ffc <udd_ctrl_in_sent+0x13c>)
   84f80:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   84f84:	f403 7300 	and.w	r3, r3, #512	; 0x200
   84f88:	2b00      	cmp	r3, #0
   84f8a:	d006      	beq.n	84f9a <udd_ctrl_in_sent+0xda>
		dbg_print("Abort ");
		// IN DATA phase aborted by OUT ZLP
		cpu_irq_restore(flags);
   84f8c:	6838      	ldr	r0, [r7, #0]
   84f8e:	4b1c      	ldr	r3, [pc, #112]	; (85000 <udd_ctrl_in_sent+0x140>)
   84f90:	4798      	blx	r3
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   84f92:	4b1c      	ldr	r3, [pc, #112]	; (85004 <udd_ctrl_in_sent+0x144>)
   84f94:	2204      	movs	r2, #4
   84f96:	701a      	strb	r2, [r3, #0]
		return; // Exit of IN DATA phase
   84f98:	e02b      	b.n	84ff2 <udd_ctrl_in_sent+0x132>
	}
	// dbg_print("t%d ", nb_remain);
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
   84f9a:	2300      	movs	r3, #0
   84f9c:	737b      	strb	r3, [r7, #13]
   84f9e:	e00a      	b.n	84fb6 <udd_ctrl_in_sent+0xf6>
		*ptr_dest++ = *ptr_src++;
   84fa0:	687a      	ldr	r2, [r7, #4]
   84fa2:	1c53      	adds	r3, r2, #1
   84fa4:	607b      	str	r3, [r7, #4]
   84fa6:	68bb      	ldr	r3, [r7, #8]
   84fa8:	1c59      	adds	r1, r3, #1
   84faa:	60b9      	str	r1, [r7, #8]
   84fac:	7812      	ldrb	r2, [r2, #0]
   84fae:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < nb_remain; i++) {
   84fb0:	7b7b      	ldrb	r3, [r7, #13]
   84fb2:	3301      	adds	r3, #1
   84fb4:	737b      	strb	r3, [r7, #13]
   84fb6:	7b7b      	ldrb	r3, [r7, #13]
   84fb8:	b29b      	uxth	r3, r3
   84fba:	89fa      	ldrh	r2, [r7, #14]
   84fbc:	429a      	cmp	r2, r3
   84fbe:	d8ef      	bhi.n	84fa0 <udd_ctrl_in_sent+0xe0>
	}
	udd_ctrl_payload_buf_cnt += nb_remain;
   84fc0:	4b14      	ldr	r3, [pc, #80]	; (85014 <udd_ctrl_in_sent+0x154>)
   84fc2:	881a      	ldrh	r2, [r3, #0]
   84fc4:	89fb      	ldrh	r3, [r7, #14]
   84fc6:	4413      	add	r3, r2
   84fc8:	b29a      	uxth	r2, r3
   84fca:	4b12      	ldr	r3, [pc, #72]	; (85014 <udd_ctrl_in_sent+0x154>)
   84fcc:	801a      	strh	r2, [r3, #0]

	// Validate and send the data available in the control endpoint buffer
	udd_ack_in_send(0);
   84fce:	4b0b      	ldr	r3, [pc, #44]	; (84ffc <udd_ctrl_in_sent+0x13c>)
   84fd0:	f44f 6280 	mov.w	r2, #1024	; 0x400
   84fd4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   84fd8:	4b08      	ldr	r3, [pc, #32]	; (84ffc <udd_ctrl_in_sent+0x13c>)
   84fda:	f44f 6200 	mov.w	r2, #2048	; 0x800
   84fde:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	udd_enable_in_send_interrupt(0);
   84fe2:	4b06      	ldr	r3, [pc, #24]	; (84ffc <udd_ctrl_in_sent+0x13c>)
   84fe4:	f44f 6280 	mov.w	r2, #1024	; 0x400
   84fe8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	// In case of abort of DATA IN phase, no need to enable nak OUT interrupt
	// because OUT endpoint is already free and ZLP OUT accepted.
	cpu_irq_restore(flags);
   84fec:	6838      	ldr	r0, [r7, #0]
   84fee:	4b04      	ldr	r3, [pc, #16]	; (85000 <udd_ctrl_in_sent+0x140>)
   84ff0:	4798      	blx	r3
}
   84ff2:	3710      	adds	r7, #16
   84ff4:	46bd      	mov	sp, r7
   84ff6:	bd80      	pop	{r7, pc}
   84ff8:	00083d8d 	.word	0x00083d8d
   84ffc:	400a4000 	.word	0x400a4000
   85000:	00083de5 	.word	0x00083de5
   85004:	20001345 	.word	0x20001345
   85008:	00085329 	.word	0x00085329
   8500c:	00084d25 	.word	0x00084d25
   85010:	200013c0 	.word	0x200013c0
   85014:	20001348 	.word	0x20001348
   85018:	20001346 	.word	0x20001346
   8501c:	2000137c 	.word	0x2000137c
   85020:	000852e5 	.word	0x000852e5
   85024:	20180000 	.word	0x20180000

00085028 <udd_ctrl_out_received>:


static void udd_ctrl_out_received(void)
{
   85028:	b580      	push	{r7, lr}
   8502a:	b084      	sub	sp, #16
   8502c:	af00      	add	r7, sp, #0
	irqflags_t flags;
	uint8_t i;
	uint16_t nb_data;

	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
   8502e:	4b61      	ldr	r3, [pc, #388]	; (851b4 <udd_ctrl_out_received+0x18c>)
   85030:	781b      	ldrb	r3, [r3, #0]
   85032:	2b01      	cmp	r3, #1
   85034:	d00f      	beq.n	85056 <udd_ctrl_out_received+0x2e>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
   85036:	4b5f      	ldr	r3, [pc, #380]	; (851b4 <udd_ctrl_out_received+0x18c>)
   85038:	781b      	ldrb	r3, [r3, #0]
   8503a:	2b02      	cmp	r3, #2
   8503c:	d003      	beq.n	85046 <udd_ctrl_out_received+0x1e>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
   8503e:	4b5d      	ldr	r3, [pc, #372]	; (851b4 <udd_ctrl_out_received+0x18c>)
   85040:	781b      	ldrb	r3, [r3, #0]
   85042:	2b04      	cmp	r3, #4
   85044:	d102      	bne.n	8504c <udd_ctrl_out_received+0x24>
			dbg_print("EoStp\n\r");
			// End of SETUP request:
			// - Data IN Phase aborted,
			// - or last Data IN Phase hidden by ZLP OUT sending quickly,
			// - or ZLP OUT received normally.
			udd_ctrl_endofrequest();
   85046:	4b5c      	ldr	r3, [pc, #368]	; (851b8 <udd_ctrl_out_received+0x190>)
   85048:	4798      	blx	r3
   8504a:	e001      	b.n	85050 <udd_ctrl_out_received+0x28>
		} else {
			dbg_print("ErrStp\n\r");
			// Protocol error during SETUP request
			udd_ctrl_stall_data();
   8504c:	4b5b      	ldr	r3, [pc, #364]	; (851bc <udd_ctrl_out_received+0x194>)
   8504e:	4798      	blx	r3
		}
		// Reinitializes control endpoint management
		udd_ctrl_init();
   85050:	4b5b      	ldr	r3, [pc, #364]	; (851c0 <udd_ctrl_out_received+0x198>)
   85052:	4798      	blx	r3
		return;
   85054:	e0ab      	b.n	851ae <udd_ctrl_out_received+0x186>
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
   85056:	4b5b      	ldr	r3, [pc, #364]	; (851c4 <udd_ctrl_out_received+0x19c>)
   85058:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   8505c:	0d1b      	lsrs	r3, r3, #20
   8505e:	b29b      	uxth	r3, r3
   85060:	f3c3 030a 	ubfx	r3, r3, #0, #11
   85064:	81bb      	strh	r3, [r7, #12]
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_buf_cnt + nb_data)) {
   85066:	4b58      	ldr	r3, [pc, #352]	; (851c8 <udd_ctrl_out_received+0x1a0>)
   85068:	899b      	ldrh	r3, [r3, #12]
   8506a:	461a      	mov	r2, r3
   8506c:	4b57      	ldr	r3, [pc, #348]	; (851cc <udd_ctrl_out_received+0x1a4>)
   8506e:	881b      	ldrh	r3, [r3, #0]
   85070:	4619      	mov	r1, r3
   85072:	89bb      	ldrh	r3, [r7, #12]
   85074:	440b      	add	r3, r1
   85076:	429a      	cmp	r2, r3
   85078:	da05      	bge.n	85086 <udd_ctrl_out_received+0x5e>
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   8507a:	4b53      	ldr	r3, [pc, #332]	; (851c8 <udd_ctrl_out_received+0x1a0>)
   8507c:	899a      	ldrh	r2, [r3, #12]
   8507e:	4b53      	ldr	r3, [pc, #332]	; (851cc <udd_ctrl_out_received+0x1a4>)
   85080:	881b      	ldrh	r3, [r3, #0]
   85082:	1ad3      	subs	r3, r2, r3
   85084:	81bb      	strh	r3, [r7, #12]
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   85086:	4b52      	ldr	r3, [pc, #328]	; (851d0 <udd_ctrl_out_received+0x1a8>)
   85088:	60bb      	str	r3, [r7, #8]
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   8508a:	4b4f      	ldr	r3, [pc, #316]	; (851c8 <udd_ctrl_out_received+0x1a0>)
   8508c:	689b      	ldr	r3, [r3, #8]
   8508e:	4a4f      	ldr	r2, [pc, #316]	; (851cc <udd_ctrl_out_received+0x1a4>)
   85090:	8812      	ldrh	r2, [r2, #0]
   85092:	4413      	add	r3, r2
   85094:	607b      	str	r3, [r7, #4]
	for (i = 0; i < nb_data; i++) {
   85096:	2300      	movs	r3, #0
   85098:	73fb      	strb	r3, [r7, #15]
   8509a:	e00a      	b.n	850b2 <udd_ctrl_out_received+0x8a>
		*ptr_dest++ = *ptr_src++;
   8509c:	68ba      	ldr	r2, [r7, #8]
   8509e:	1c53      	adds	r3, r2, #1
   850a0:	60bb      	str	r3, [r7, #8]
   850a2:	687b      	ldr	r3, [r7, #4]
   850a4:	1c59      	adds	r1, r3, #1
   850a6:	6079      	str	r1, [r7, #4]
   850a8:	7812      	ldrb	r2, [r2, #0]
   850aa:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < nb_data; i++) {
   850ac:	7bfb      	ldrb	r3, [r7, #15]
   850ae:	3301      	adds	r3, #1
   850b0:	73fb      	strb	r3, [r7, #15]
   850b2:	7bfb      	ldrb	r3, [r7, #15]
   850b4:	b29b      	uxth	r3, r3
   850b6:	89ba      	ldrh	r2, [r7, #12]
   850b8:	429a      	cmp	r2, r3
   850ba:	d8ef      	bhi.n	8509c <udd_ctrl_out_received+0x74>
	}
	udd_ctrl_payload_buf_cnt += nb_data;
   850bc:	4b43      	ldr	r3, [pc, #268]	; (851cc <udd_ctrl_out_received+0x1a4>)
   850be:	881a      	ldrh	r2, [r3, #0]
   850c0:	89bb      	ldrh	r3, [r7, #12]
   850c2:	4413      	add	r3, r2
   850c4:	b29a      	uxth	r2, r3
   850c6:	4b41      	ldr	r3, [pc, #260]	; (851cc <udd_ctrl_out_received+0x1a4>)
   850c8:	801a      	strh	r2, [r3, #0]

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
   850ca:	89bb      	ldrh	r3, [r7, #12]
   850cc:	2b40      	cmp	r3, #64	; 0x40
   850ce:	d10a      	bne.n	850e6 <udd_ctrl_out_received+0xbe>
			|| (udd_g_ctrlreq.req.wLength <=
   850d0:	4b3d      	ldr	r3, [pc, #244]	; (851c8 <udd_ctrl_out_received+0x1a0>)
   850d2:	88db      	ldrh	r3, [r3, #6]
   850d4:	461a      	mov	r2, r3
			(udd_ctrl_prev_payload_buf_cnt +
   850d6:	4b3f      	ldr	r3, [pc, #252]	; (851d4 <udd_ctrl_out_received+0x1ac>)
   850d8:	881b      	ldrh	r3, [r3, #0]
   850da:	4619      	mov	r1, r3
   850dc:	4b3b      	ldr	r3, [pc, #236]	; (851cc <udd_ctrl_out_received+0x1a4>)
   850de:	881b      	ldrh	r3, [r3, #0]
   850e0:	440b      	add	r3, r1
			|| (udd_g_ctrlreq.req.wLength <=
   850e2:	429a      	cmp	r2, r3
   850e4:	dc20      	bgt.n	85128 <udd_ctrl_out_received+0x100>
			udd_ctrl_payload_buf_cnt))) {
		// End of reception because it is a short packet
		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_buf_cnt;
   850e6:	4b39      	ldr	r3, [pc, #228]	; (851cc <udd_ctrl_out_received+0x1a4>)
   850e8:	881a      	ldrh	r2, [r3, #0]
   850ea:	4b37      	ldr	r3, [pc, #220]	; (851c8 <udd_ctrl_out_received+0x1a0>)
   850ec:	819a      	strh	r2, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
   850ee:	4b36      	ldr	r3, [pc, #216]	; (851c8 <udd_ctrl_out_received+0x1a0>)
   850f0:	695b      	ldr	r3, [r3, #20]
   850f2:	2b00      	cmp	r3, #0
   850f4:	d010      	beq.n	85118 <udd_ctrl_out_received+0xf0>
			if (!udd_g_ctrlreq.over_under_run()) {
   850f6:	4b34      	ldr	r3, [pc, #208]	; (851c8 <udd_ctrl_out_received+0x1a0>)
   850f8:	695b      	ldr	r3, [r3, #20]
   850fa:	4798      	blx	r3
   850fc:	4603      	mov	r3, r0
   850fe:	f083 0301 	eor.w	r3, r3, #1
   85102:	b2db      	uxtb	r3, r3
   85104:	2b00      	cmp	r3, #0
   85106:	d007      	beq.n	85118 <udd_ctrl_out_received+0xf0>
				// Stall ZLP
				udd_ctrl_stall_data();
   85108:	4b2c      	ldr	r3, [pc, #176]	; (851bc <udd_ctrl_out_received+0x194>)
   8510a:	4798      	blx	r3
				// Ack reception of OUT to replace NAK by a STALL
				udd_ack_out_received(0);
   8510c:	4b2d      	ldr	r3, [pc, #180]	; (851c4 <udd_ctrl_out_received+0x19c>)
   8510e:	f44f 7200 	mov.w	r2, #512	; 0x200
   85112:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
				return;
   85116:	e04a      	b.n	851ae <udd_ctrl_out_received+0x186>
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_out_received(0);
   85118:	4b2a      	ldr	r3, [pc, #168]	; (851c4 <udd_ctrl_out_received+0x19c>)
   8511a:	f44f 7200 	mov.w	r2, #512	; 0x200
   8511e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		udd_ctrl_send_zlp_in();
   85122:	4b2d      	ldr	r3, [pc, #180]	; (851d8 <udd_ctrl_out_received+0x1b0>)
   85124:	4798      	blx	r3
		return;
   85126:	e042      	b.n	851ae <udd_ctrl_out_received+0x186>
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_buf_cnt) {
   85128:	4b27      	ldr	r3, [pc, #156]	; (851c8 <udd_ctrl_out_received+0x1a0>)
   8512a:	899a      	ldrh	r2, [r3, #12]
   8512c:	4b27      	ldr	r3, [pc, #156]	; (851cc <udd_ctrl_out_received+0x1a4>)
   8512e:	881b      	ldrh	r3, [r3, #0]
   85130:	429a      	cmp	r2, r3
   85132:	d127      	bne.n	85184 <udd_ctrl_out_received+0x15c>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
   85134:	4b24      	ldr	r3, [pc, #144]	; (851c8 <udd_ctrl_out_received+0x1a0>)
   85136:	695b      	ldr	r3, [r3, #20]
   85138:	2b00      	cmp	r3, #0
   8513a:	d107      	bne.n	8514c <udd_ctrl_out_received+0x124>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
   8513c:	4b1f      	ldr	r3, [pc, #124]	; (851bc <udd_ctrl_out_received+0x194>)
   8513e:	4798      	blx	r3
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
   85140:	4b20      	ldr	r3, [pc, #128]	; (851c4 <udd_ctrl_out_received+0x19c>)
   85142:	f44f 7200 	mov.w	r2, #512	; 0x200
   85146:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			return;
   8514a:	e030      	b.n	851ae <udd_ctrl_out_received+0x186>
		}
		if (!udd_g_ctrlreq.over_under_run()) {
   8514c:	4b1e      	ldr	r3, [pc, #120]	; (851c8 <udd_ctrl_out_received+0x1a0>)
   8514e:	695b      	ldr	r3, [r3, #20]
   85150:	4798      	blx	r3
   85152:	4603      	mov	r3, r0
   85154:	f083 0301 	eor.w	r3, r3, #1
   85158:	b2db      	uxtb	r3, r3
   8515a:	2b00      	cmp	r3, #0
   8515c:	d007      	beq.n	8516e <udd_ctrl_out_received+0x146>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
   8515e:	4b17      	ldr	r3, [pc, #92]	; (851bc <udd_ctrl_out_received+0x194>)
   85160:	4798      	blx	r3
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
   85162:	4b18      	ldr	r3, [pc, #96]	; (851c4 <udd_ctrl_out_received+0x19c>)
   85164:	f44f 7200 	mov.w	r2, #512	; 0x200
   85168:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			return;
   8516c:	e01f      	b.n	851ae <udd_ctrl_out_received+0x186>
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   8516e:	4b19      	ldr	r3, [pc, #100]	; (851d4 <udd_ctrl_out_received+0x1ac>)
   85170:	881a      	ldrh	r2, [r3, #0]
   85172:	4b16      	ldr	r3, [pc, #88]	; (851cc <udd_ctrl_out_received+0x1a4>)
   85174:	881b      	ldrh	r3, [r3, #0]
   85176:	4413      	add	r3, r2
   85178:	b29a      	uxth	r2, r3
   8517a:	4b16      	ldr	r3, [pc, #88]	; (851d4 <udd_ctrl_out_received+0x1ac>)
   8517c:	801a      	strh	r2, [r3, #0]
		// Reinit reception on payload buffer
		udd_ctrl_payload_buf_cnt = 0;
   8517e:	4b13      	ldr	r3, [pc, #76]	; (851cc <udd_ctrl_out_received+0x1a4>)
   85180:	2200      	movs	r2, #0
   85182:	801a      	strh	r2, [r3, #0]
	}
	// Free buffer of control endpoint to authorize next reception
	udd_ack_out_received(0);
   85184:	4b0f      	ldr	r3, [pc, #60]	; (851c4 <udd_ctrl_out_received+0x19c>)
   85186:	f44f 7200 	mov.w	r2, #512	; 0x200
   8518a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	// To detect a protocol error, enable nak interrupt on data IN phase
	udd_ack_nak_in(0);
   8518e:	4b0d      	ldr	r3, [pc, #52]	; (851c4 <udd_ctrl_out_received+0x19c>)
   85190:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   85194:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	flags = cpu_irq_save();
   85198:	4b10      	ldr	r3, [pc, #64]	; (851dc <udd_ctrl_out_received+0x1b4>)
   8519a:	4798      	blx	r3
   8519c:	6038      	str	r0, [r7, #0]
	udd_enable_nak_in_interrupt(0);
   8519e:	4b09      	ldr	r3, [pc, #36]	; (851c4 <udd_ctrl_out_received+0x19c>)
   851a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   851a4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	cpu_irq_restore(flags);
   851a8:	6838      	ldr	r0, [r7, #0]
   851aa:	4b0d      	ldr	r3, [pc, #52]	; (851e0 <udd_ctrl_out_received+0x1b8>)
   851ac:	4798      	blx	r3
}
   851ae:	3710      	adds	r7, #16
   851b0:	46bd      	mov	sp, r7
   851b2:	bd80      	pop	{r7, pc}
   851b4:	20001345 	.word	0x20001345
   851b8:	00085329 	.word	0x00085329
   851bc:	0008525d 	.word	0x0008525d
   851c0:	00084d25 	.word	0x00084d25
   851c4:	400a4000 	.word	0x400a4000
   851c8:	200013c0 	.word	0x200013c0
   851cc:	20001348 	.word	0x20001348
   851d0:	20180000 	.word	0x20180000
   851d4:	20001346 	.word	0x20001346
   851d8:	00085281 	.word	0x00085281
   851dc:	00083d8d 	.word	0x00083d8d
   851e0:	00083de5 	.word	0x00083de5

000851e4 <udd_ctrl_underflow>:


static void udd_ctrl_underflow(void)
{
   851e4:	b580      	push	{r7, lr}
   851e6:	af00      	add	r7, sp, #0
	if (Is_udd_out_received(0))
   851e8:	4b0c      	ldr	r3, [pc, #48]	; (8521c <udd_ctrl_underflow+0x38>)
   851ea:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   851ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
   851f2:	2b00      	cmp	r3, #0
   851f4:	d10f      	bne.n	85216 <udd_ctrl_underflow+0x32>
		return; // underflow ignored if OUT data is received

	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
   851f6:	4b0a      	ldr	r3, [pc, #40]	; (85220 <udd_ctrl_underflow+0x3c>)
   851f8:	781b      	ldrb	r3, [r3, #0]
   851fa:	2b01      	cmp	r3, #1
   851fc:	d102      	bne.n	85204 <udd_ctrl_underflow+0x20>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
   851fe:	4b09      	ldr	r3, [pc, #36]	; (85224 <udd_ctrl_underflow+0x40>)
   85200:	4798      	blx	r3
   85202:	e009      	b.n	85218 <udd_ctrl_underflow+0x34>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
   85204:	4b06      	ldr	r3, [pc, #24]	; (85220 <udd_ctrl_underflow+0x3c>)
   85206:	781b      	ldrb	r3, [r3, #0]
   85208:	2b04      	cmp	r3, #4
   8520a:	d105      	bne.n	85218 <udd_ctrl_underflow+0x34>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data
		udd_enable_stall_handshake(0);
   8520c:	4b03      	ldr	r3, [pc, #12]	; (8521c <udd_ctrl_underflow+0x38>)
   8520e:	2220      	movs	r2, #32
   85210:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
   85214:	e000      	b.n	85218 <udd_ctrl_underflow+0x34>
		return; // underflow ignored if OUT data is received
   85216:	bf00      	nop
	}
}
   85218:	bd80      	pop	{r7, pc}
   8521a:	bf00      	nop
   8521c:	400a4000 	.word	0x400a4000
   85220:	20001345 	.word	0x20001345
   85224:	00085281 	.word	0x00085281

00085228 <udd_ctrl_overflow>:


static void udd_ctrl_overflow(void)
{
   85228:	b480      	push	{r7}
   8522a:	af00      	add	r7, sp, #0
	if (Is_udd_in_send(0))
   8522c:	4b09      	ldr	r3, [pc, #36]	; (85254 <udd_ctrl_overflow+0x2c>)
   8522e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   85232:	f403 6380 	and.w	r3, r3, #1024	; 0x400
   85236:	2b00      	cmp	r3, #0
   85238:	d108      	bne.n	8524c <udd_ctrl_overflow+0x24>
		return; // overflow ignored if IN data is received

	// The case of UDD_EPCTRL_DATA_IN is not managed
	// because the OUT endpoint is already free and OUT ZLP accepted

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   8523a:	4b07      	ldr	r3, [pc, #28]	; (85258 <udd_ctrl_overflow+0x30>)
   8523c:	781b      	ldrb	r3, [r3, #0]
   8523e:	2b03      	cmp	r3, #3
   85240:	d105      	bne.n	8524e <udd_ctrl_overflow+0x26>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data
		udd_enable_stall_handshake(0);
   85242:	4b04      	ldr	r3, [pc, #16]	; (85254 <udd_ctrl_overflow+0x2c>)
   85244:	2220      	movs	r2, #32
   85246:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
   8524a:	e000      	b.n	8524e <udd_ctrl_overflow+0x26>
		return; // overflow ignored if IN data is received
   8524c:	bf00      	nop
	}
}
   8524e:	46bd      	mov	sp, r7
   85250:	bc80      	pop	{r7}
   85252:	4770      	bx	lr
   85254:	400a4000 	.word	0x400a4000
   85258:	20001345 	.word	0x20001345

0008525c <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
   8525c:	b480      	push	{r7}
   8525e:	af00      	add	r7, sp, #0
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
   85260:	4b05      	ldr	r3, [pc, #20]	; (85278 <udd_ctrl_stall_data+0x1c>)
   85262:	2205      	movs	r2, #5
   85264:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
   85266:	4b05      	ldr	r3, [pc, #20]	; (8527c <udd_ctrl_stall_data+0x20>)
   85268:	2220      	movs	r2, #32
   8526a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
}
   8526e:	bf00      	nop
   85270:	46bd      	mov	sp, r7
   85272:	bc80      	pop	{r7}
   85274:	4770      	bx	lr
   85276:	bf00      	nop
   85278:	20001345 	.word	0x20001345
   8527c:	400a4000 	.word	0x400a4000

00085280 <udd_ctrl_send_zlp_in>:


static void udd_ctrl_send_zlp_in(void)
{
   85280:	b580      	push	{r7, lr}
   85282:	b082      	sub	sp, #8
   85284:	af00      	add	r7, sp, #0
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
   85286:	4b13      	ldr	r3, [pc, #76]	; (852d4 <udd_ctrl_send_zlp_in+0x54>)
   85288:	2203      	movs	r2, #3
   8528a:	701a      	strb	r2, [r3, #0]

	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
   8528c:	4b12      	ldr	r3, [pc, #72]	; (852d8 <udd_ctrl_send_zlp_in+0x58>)
   8528e:	4798      	blx	r3
   85290:	6078      	str	r0, [r7, #4]
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
   85292:	4b12      	ldr	r3, [pc, #72]	; (852dc <udd_ctrl_send_zlp_in+0x5c>)
   85294:	f44f 6280 	mov.w	r2, #1024	; 0x400
   85298:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   8529c:	4b0f      	ldr	r3, [pc, #60]	; (852dc <udd_ctrl_send_zlp_in+0x5c>)
   8529e:	f44f 6200 	mov.w	r2, #2048	; 0x800
   852a2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	udd_enable_in_send_interrupt(0);
   852a6:	4b0d      	ldr	r3, [pc, #52]	; (852dc <udd_ctrl_send_zlp_in+0x5c>)
   852a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
   852ac:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
   852b0:	4b0a      	ldr	r3, [pc, #40]	; (852dc <udd_ctrl_send_zlp_in+0x5c>)
   852b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   852b6:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_enable_nak_out_interrupt(0);
   852ba:	4b08      	ldr	r3, [pc, #32]	; (852dc <udd_ctrl_send_zlp_in+0x5c>)
   852bc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   852c0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	cpu_irq_restore(flags);
   852c4:	6878      	ldr	r0, [r7, #4]
   852c6:	4b06      	ldr	r3, [pc, #24]	; (852e0 <udd_ctrl_send_zlp_in+0x60>)
   852c8:	4798      	blx	r3
}
   852ca:	bf00      	nop
   852cc:	3708      	adds	r7, #8
   852ce:	46bd      	mov	sp, r7
   852d0:	bd80      	pop	{r7, pc}
   852d2:	bf00      	nop
   852d4:	20001345 	.word	0x20001345
   852d8:	00083d8d 	.word	0x00083d8d
   852dc:	400a4000 	.word	0x400a4000
   852e0:	00083de5 	.word	0x00083de5

000852e4 <udd_ctrl_send_zlp_out>:


static void udd_ctrl_send_zlp_out(void)
{
   852e4:	b580      	push	{r7, lr}
   852e6:	b082      	sub	sp, #8
   852e8:	af00      	add	r7, sp, #0
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   852ea:	4b0b      	ldr	r3, [pc, #44]	; (85318 <udd_ctrl_send_zlp_out+0x34>)
   852ec:	2204      	movs	r2, #4
   852ee:	701a      	strb	r2, [r3, #0]
	// No action is necessary to accept OUT ZLP
	// because the buffer of control endpoint is already free

	// To detect a protocol error, enable nak interrupt on data IN phase
	flags = cpu_irq_save();
   852f0:	4b0a      	ldr	r3, [pc, #40]	; (8531c <udd_ctrl_send_zlp_out+0x38>)
   852f2:	4798      	blx	r3
   852f4:	6078      	str	r0, [r7, #4]
	udd_ack_nak_in(0);
   852f6:	4b0a      	ldr	r3, [pc, #40]	; (85320 <udd_ctrl_send_zlp_out+0x3c>)
   852f8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   852fc:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_enable_nak_in_interrupt(0);
   85300:	4b07      	ldr	r3, [pc, #28]	; (85320 <udd_ctrl_send_zlp_out+0x3c>)
   85302:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   85306:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	cpu_irq_restore(flags);
   8530a:	6878      	ldr	r0, [r7, #4]
   8530c:	4b05      	ldr	r3, [pc, #20]	; (85324 <udd_ctrl_send_zlp_out+0x40>)
   8530e:	4798      	blx	r3
}
   85310:	bf00      	nop
   85312:	3708      	adds	r7, #8
   85314:	46bd      	mov	sp, r7
   85316:	bd80      	pop	{r7, pc}
   85318:	20001345 	.word	0x20001345
   8531c:	00083d8d 	.word	0x00083d8d
   85320:	400a4000 	.word	0x400a4000
   85324:	00083de5 	.word	0x00083de5

00085328 <udd_ctrl_endofrequest>:


static void udd_ctrl_endofrequest(void)
{
   85328:	b580      	push	{r7, lr}
   8532a:	af00      	add	r7, sp, #0
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
   8532c:	4b04      	ldr	r3, [pc, #16]	; (85340 <udd_ctrl_endofrequest+0x18>)
   8532e:	691b      	ldr	r3, [r3, #16]
   85330:	2b00      	cmp	r3, #0
   85332:	d002      	beq.n	8533a <udd_ctrl_endofrequest+0x12>
		udd_g_ctrlreq.callback();
   85334:	4b02      	ldr	r3, [pc, #8]	; (85340 <udd_ctrl_endofrequest+0x18>)
   85336:	691b      	ldr	r3, [r3, #16]
   85338:	4798      	blx	r3
	}
}
   8533a:	bf00      	nop
   8533c:	bd80      	pop	{r7, pc}
   8533e:	bf00      	nop
   85340:	200013c0 	.word	0x200013c0

00085344 <udd_ctrl_interrupt>:


static bool udd_ctrl_interrupt(void)
{
   85344:	b580      	push	{r7, lr}
   85346:	b082      	sub	sp, #8
   85348:	af00      	add	r7, sp, #0
	uint32_t status = udd_get_endpoint_status(0);
   8534a:	4b31      	ldr	r3, [pc, #196]	; (85410 <udd_ctrl_interrupt+0xcc>)
   8534c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   85350:	607b      	str	r3, [r7, #4]

	if (!Is_udd_endpoint_interrupt(0)) {
   85352:	4b2f      	ldr	r3, [pc, #188]	; (85410 <udd_ctrl_interrupt+0xcc>)
   85354:	695b      	ldr	r3, [r3, #20]
   85356:	f403 7380 	and.w	r3, r3, #256	; 0x100
   8535a:	2b00      	cmp	r3, #0
   8535c:	d101      	bne.n	85362 <udd_ctrl_interrupt+0x1e>
		return false; // No interrupt events on control endpoint
   8535e:	2300      	movs	r3, #0
   85360:	e052      	b.n	85408 <udd_ctrl_interrupt+0xc4>
	}
	dbg_print("0: ");

	// By default disable overflow and underflow interrupt
	udd_disable_nak_in_interrupt(0);
   85362:	4b2b      	ldr	r3, [pc, #172]	; (85410 <udd_ctrl_interrupt+0xcc>)
   85364:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   85368:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	udd_disable_nak_out_interrupt(0);
   8536c:	4b28      	ldr	r3, [pc, #160]	; (85410 <udd_ctrl_interrupt+0xcc>)
   8536e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   85372:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

	// Search event on control endpoint
	if (Is_udd_endpoint_status_setup_received(status)) {
   85376:	687b      	ldr	r3, [r7, #4]
   85378:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
   8537c:	2b00      	cmp	r3, #0
   8537e:	d003      	beq.n	85388 <udd_ctrl_interrupt+0x44>
		// SETUP packet received
		dbg_print("Stp ");
		udd_ctrl_setup_received();
   85380:	4b24      	ldr	r3, [pc, #144]	; (85414 <udd_ctrl_interrupt+0xd0>)
   85382:	4798      	blx	r3
		return true;
   85384:	2301      	movs	r3, #1
   85386:	e03f      	b.n	85408 <udd_ctrl_interrupt+0xc4>
	}
	if (Is_udd_endpoint_status_in_sent(status)
   85388:	687b      	ldr	r3, [r7, #4]
   8538a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
   8538e:	2b00      	cmp	r3, #0
   85390:	d00a      	beq.n	853a8 <udd_ctrl_interrupt+0x64>
			&& Is_udd_in_send_interrupt_enabled(0)) {
   85392:	4b1f      	ldr	r3, [pc, #124]	; (85410 <udd_ctrl_interrupt+0xcc>)
   85394:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
   85398:	f403 6380 	and.w	r3, r3, #1024	; 0x400
   8539c:	2b00      	cmp	r3, #0
   8539e:	d003      	beq.n	853a8 <udd_ctrl_interrupt+0x64>
		// IN packet sent
		dbg_print("In ");
		udd_ctrl_in_sent();
   853a0:	4b1d      	ldr	r3, [pc, #116]	; (85418 <udd_ctrl_interrupt+0xd4>)
   853a2:	4798      	blx	r3
		return true;
   853a4:	2301      	movs	r3, #1
   853a6:	e02f      	b.n	85408 <udd_ctrl_interrupt+0xc4>
	}
	if (Is_udd_endpoint_status_out_received(status)) {
   853a8:	687b      	ldr	r3, [r7, #4]
   853aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
   853ae:	2b00      	cmp	r3, #0
   853b0:	d003      	beq.n	853ba <udd_ctrl_interrupt+0x76>
		// OUT packet received
		dbg_print("Out ");
		udd_ctrl_out_received();
   853b2:	4b1a      	ldr	r3, [pc, #104]	; (8541c <udd_ctrl_interrupt+0xd8>)
   853b4:	4798      	blx	r3
		return true;
   853b6:	2301      	movs	r3, #1
   853b8:	e026      	b.n	85408 <udd_ctrl_interrupt+0xc4>
	}
	if (Is_udd_endpoint_status_stall(status)) {
   853ba:	687b      	ldr	r3, [r7, #4]
   853bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
   853c0:	2b00      	cmp	r3, #0
   853c2:	d004      	beq.n	853ce <udd_ctrl_interrupt+0x8a>
		dbg_print("Stall\n\r");
		// STALLed
		udd_ack_stall(0);
   853c4:	4b12      	ldr	r3, [pc, #72]	; (85410 <udd_ctrl_interrupt+0xcc>)
   853c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   853ca:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	}
	if (Is_udd_endpoint_status_nak_out(status)) {
   853ce:	687b      	ldr	r3, [r7, #4]
   853d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
   853d4:	2b00      	cmp	r3, #0
   853d6:	d008      	beq.n	853ea <udd_ctrl_interrupt+0xa6>
		// Overflow on OUT packet
		dbg_print("NakO ");
		udd_ack_nak_out(0);
   853d8:	4b0d      	ldr	r3, [pc, #52]	; (85410 <udd_ctrl_interrupt+0xcc>)
   853da:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   853de:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		udd_ctrl_overflow();
   853e2:	4b0f      	ldr	r3, [pc, #60]	; (85420 <udd_ctrl_interrupt+0xdc>)
   853e4:	4798      	blx	r3
		return true;
   853e6:	2301      	movs	r3, #1
   853e8:	e00e      	b.n	85408 <udd_ctrl_interrupt+0xc4>
	}
	if (Is_udd_endpoint_status_nak_in(status)) {
   853ea:	687b      	ldr	r3, [r7, #4]
   853ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
   853f0:	2b00      	cmp	r3, #0
   853f2:	d008      	beq.n	85406 <udd_ctrl_interrupt+0xc2>
		// Underflow on IN packet
		dbg_print("NakI ");
		udd_ack_nak_in(0);
   853f4:	4b06      	ldr	r3, [pc, #24]	; (85410 <udd_ctrl_interrupt+0xcc>)
   853f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   853fa:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		udd_ctrl_underflow();
   853fe:	4b09      	ldr	r3, [pc, #36]	; (85424 <udd_ctrl_interrupt+0xe0>)
   85400:	4798      	blx	r3
		return true;
   85402:	2301      	movs	r3, #1
   85404:	e000      	b.n	85408 <udd_ctrl_interrupt+0xc4>
	}
	dbg_print("UnH ");
	return false;
   85406:	2300      	movs	r3, #0
}
   85408:	4618      	mov	r0, r3
   8540a:	3708      	adds	r7, #8
   8540c:	46bd      	mov	sp, r7
   8540e:	bd80      	pop	{r7, pc}
   85410:	400a4000 	.word	0x400a4000
   85414:	00084d81 	.word	0x00084d81
   85418:	00084ec1 	.word	0x00084ec1
   8541c:	00085029 	.word	0x00085029
   85420:	00085229 	.word	0x00085229
   85424:	000851e5 	.word	0x000851e5

00085428 <udd_ep_job_table_reset>:
//--- INTERNAL ROUTINES TO MANAGED THE BULK/INTERRUPT/ISOCHRONOUS ENDPOINTS

#if (0!=USB_DEVICE_MAX_EP)

static void udd_ep_job_table_reset(void)
{
   85428:	b480      	push	{r7}
   8542a:	b083      	sub	sp, #12
   8542c:	af00      	add	r7, sp, #0
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   8542e:	2300      	movs	r3, #0
   85430:	71fb      	strb	r3, [r7, #7]
   85432:	e01c      	b.n	8546e <udd_ep_job_table_reset+0x46>
		udd_ep_job[i].busy = false;
   85434:	79fa      	ldrb	r2, [r7, #7]
   85436:	4912      	ldr	r1, [pc, #72]	; (85480 <udd_ep_job_table_reset+0x58>)
   85438:	4613      	mov	r3, r2
   8543a:	005b      	lsls	r3, r3, #1
   8543c:	4413      	add	r3, r2
   8543e:	00db      	lsls	r3, r3, #3
   85440:	440b      	add	r3, r1
   85442:	f103 0210 	add.w	r2, r3, #16
   85446:	7913      	ldrb	r3, [r2, #4]
   85448:	f36f 0300 	bfc	r3, #0, #1
   8544c:	7113      	strb	r3, [r2, #4]
		udd_ep_job[i].stall_requested = false;
   8544e:	79fa      	ldrb	r2, [r7, #7]
   85450:	490b      	ldr	r1, [pc, #44]	; (85480 <udd_ep_job_table_reset+0x58>)
   85452:	4613      	mov	r3, r2
   85454:	005b      	lsls	r3, r3, #1
   85456:	4413      	add	r3, r2
   85458:	00db      	lsls	r3, r3, #3
   8545a:	440b      	add	r3, r1
   8545c:	f103 0210 	add.w	r2, r3, #16
   85460:	7913      	ldrb	r3, [r2, #4]
   85462:	f36f 0382 	bfc	r3, #2, #1
   85466:	7113      	strb	r3, [r2, #4]
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   85468:	79fb      	ldrb	r3, [r7, #7]
   8546a:	3301      	adds	r3, #1
   8546c:	71fb      	strb	r3, [r7, #7]
   8546e:	79fb      	ldrb	r3, [r7, #7]
   85470:	2b01      	cmp	r3, #1
   85472:	d9df      	bls.n	85434 <udd_ep_job_table_reset+0xc>
	}
}
   85474:	bf00      	nop
   85476:	370c      	adds	r7, #12
   85478:	46bd      	mov	sp, r7
   8547a:	bc80      	pop	{r7}
   8547c:	4770      	bx	lr
   8547e:	bf00      	nop
   85480:	2000134c 	.word	0x2000134c

00085484 <udd_ep_job_table_kill>:


static void udd_ep_job_table_kill(void)
{
   85484:	b580      	push	{r7, lr}
   85486:	b082      	sub	sp, #8
   85488:	af00      	add	r7, sp, #0
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   8548a:	2300      	movs	r3, #0
   8548c:	71fb      	strb	r3, [r7, #7]
   8548e:	e010      	b.n	854b2 <udd_ep_job_table_kill+0x2e>
		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
   85490:	79fa      	ldrb	r2, [r7, #7]
   85492:	4613      	mov	r3, r2
   85494:	005b      	lsls	r3, r3, #1
   85496:	4413      	add	r3, r2
   85498:	00db      	lsls	r3, r3, #3
   8549a:	4a09      	ldr	r2, [pc, #36]	; (854c0 <udd_ep_job_table_kill+0x3c>)
   8549c:	1898      	adds	r0, r3, r2
   8549e:	79fb      	ldrb	r3, [r7, #7]
   854a0:	3301      	adds	r3, #1
   854a2:	b2db      	uxtb	r3, r3
   854a4:	461a      	mov	r2, r3
   854a6:	2101      	movs	r1, #1
   854a8:	4b06      	ldr	r3, [pc, #24]	; (854c4 <udd_ep_job_table_kill+0x40>)
   854aa:	4798      	blx	r3
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   854ac:	79fb      	ldrb	r3, [r7, #7]
   854ae:	3301      	adds	r3, #1
   854b0:	71fb      	strb	r3, [r7, #7]
   854b2:	79fb      	ldrb	r3, [r7, #7]
   854b4:	2b01      	cmp	r3, #1
   854b6:	d9eb      	bls.n	85490 <udd_ep_job_table_kill+0xc>
	}
}
   854b8:	bf00      	nop
   854ba:	3708      	adds	r7, #8
   854bc:	46bd      	mov	sp, r7
   854be:	bd80      	pop	{r7, pc}
   854c0:	2000134c 	.word	0x2000134c
   854c4:	00085505 	.word	0x00085505

000854c8 <udd_ep_abort_job>:


static void udd_ep_abort_job(udd_ep_id_t ep)
{
   854c8:	b580      	push	{r7, lr}
   854ca:	b082      	sub	sp, #8
   854cc:	af00      	add	r7, sp, #0
   854ce:	4603      	mov	r3, r0
   854d0:	71fb      	strb	r3, [r7, #7]
	ep &= USB_EP_ADDR_MASK;
   854d2:	79fb      	ldrb	r3, [r7, #7]
   854d4:	f003 030f 	and.w	r3, r3, #15
   854d8:	71fb      	strb	r3, [r7, #7]

	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
   854da:	79fb      	ldrb	r3, [r7, #7]
   854dc:	1e5a      	subs	r2, r3, #1
   854de:	4613      	mov	r3, r2
   854e0:	005b      	lsls	r3, r3, #1
   854e2:	4413      	add	r3, r2
   854e4:	00db      	lsls	r3, r3, #3
   854e6:	4a05      	ldr	r2, [pc, #20]	; (854fc <udd_ep_abort_job+0x34>)
   854e8:	4413      	add	r3, r2
   854ea:	79fa      	ldrb	r2, [r7, #7]
   854ec:	2101      	movs	r1, #1
   854ee:	4618      	mov	r0, r3
   854f0:	4b03      	ldr	r3, [pc, #12]	; (85500 <udd_ep_abort_job+0x38>)
   854f2:	4798      	blx	r3
}
   854f4:	bf00      	nop
   854f6:	3708      	adds	r7, #8
   854f8:	46bd      	mov	sp, r7
   854fa:	bd80      	pop	{r7, pc}
   854fc:	2000134c 	.word	0x2000134c
   85500:	00085505 	.word	0x00085505

00085504 <udd_ep_finish_job>:


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort, uint8_t ep_num)
{
   85504:	b580      	push	{r7, lr}
   85506:	b082      	sub	sp, #8
   85508:	af00      	add	r7, sp, #0
   8550a:	6078      	str	r0, [r7, #4]
   8550c:	460b      	mov	r3, r1
   8550e:	70fb      	strb	r3, [r7, #3]
   85510:	4613      	mov	r3, r2
   85512:	70bb      	strb	r3, [r7, #2]
	if (ptr_job->busy == false) {
   85514:	687b      	ldr	r3, [r7, #4]
   85516:	7d1b      	ldrb	r3, [r3, #20]
   85518:	f003 0301 	and.w	r3, r3, #1
   8551c:	b2db      	uxtb	r3, r3
   8551e:	2b00      	cmp	r3, #0
   85520:	d01f      	beq.n	85562 <udd_ep_finish_job+0x5e>
		return; // No on-going job
	}
	ptr_job->busy = false;
   85522:	687a      	ldr	r2, [r7, #4]
   85524:	7d13      	ldrb	r3, [r2, #20]
   85526:	f36f 0300 	bfc	r3, #0, #1
   8552a:	7513      	strb	r3, [r2, #20]
	dbg_print("JobE%d ", b_abort);
	if (NULL == ptr_job->call_trans) {
   8552c:	687b      	ldr	r3, [r7, #4]
   8552e:	681b      	ldr	r3, [r3, #0]
   85530:	2b00      	cmp	r3, #0
   85532:	d018      	beq.n	85566 <udd_ep_finish_job+0x62>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_in(ep_num)) {
   85534:	4a0e      	ldr	r2, [pc, #56]	; (85570 <udd_ep_finish_job+0x6c>)
   85536:	78bb      	ldrb	r3, [r7, #2]
   85538:	3308      	adds	r3, #8
   8553a:	015b      	lsls	r3, r3, #5
   8553c:	4413      	add	r3, r2
   8553e:	681b      	ldr	r3, [r3, #0]
   85540:	f003 0308 	and.w	r3, r3, #8
   85544:	2b00      	cmp	r3, #0
   85546:	d003      	beq.n	85550 <udd_ep_finish_job+0x4c>
		ep_num |= USB_EP_DIR_IN;
   85548:	78bb      	ldrb	r3, [r7, #2]
   8554a:	f063 037f 	orn	r3, r3, #127	; 0x7f
   8554e:	70bb      	strb	r3, [r7, #2]
	}
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
   85550:	687b      	ldr	r3, [r7, #4]
   85552:	681b      	ldr	r3, [r3, #0]
   85554:	78fa      	ldrb	r2, [r7, #3]
   85556:	4610      	mov	r0, r2
   85558:	687a      	ldr	r2, [r7, #4]
   8555a:	6891      	ldr	r1, [r2, #8]
   8555c:	78ba      	ldrb	r2, [r7, #2]
   8555e:	4798      	blx	r3
   85560:	e002      	b.n	85568 <udd_ep_finish_job+0x64>
		return; // No on-going job
   85562:	bf00      	nop
   85564:	e000      	b.n	85568 <udd_ep_finish_job+0x64>
		return; // No callback linked to job
   85566:	bf00      	nop
			UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}
   85568:	3708      	adds	r7, #8
   8556a:	46bd      	mov	sp, r7
   8556c:	bd80      	pop	{r7, pc}
   8556e:	bf00      	nop
   85570:	400a4000 	.word	0x400a4000

00085574 <udd_ep_trans_done>:

static void udd_ep_trans_done(udd_ep_id_t ep)
{
   85574:	b580      	push	{r7, lr}
   85576:	b086      	sub	sp, #24
   85578:	af00      	add	r7, sp, #0
   8557a:	4603      	mov	r3, r0
   8557c:	71fb      	strb	r3, [r7, #7]
	uint32_t udd_dma_ctrl = 0;
   8557e:	2300      	movs	r3, #0
   85580:	617b      	str	r3, [r7, #20]
	udd_ep_job_t *ptr_job;
	iram_size_t next_trans;
	irqflags_t flags;

	// Get job corresponding at endpoint
	ptr_job = &udd_ep_job[ep - 1];
   85582:	79fb      	ldrb	r3, [r7, #7]
   85584:	1e5a      	subs	r2, r3, #1
   85586:	4613      	mov	r3, r2
   85588:	005b      	lsls	r3, r3, #1
   8558a:	4413      	add	r3, r2
   8558c:	00db      	lsls	r3, r3, #3
   8558e:	4a6d      	ldr	r2, [pc, #436]	; (85744 <udd_ep_trans_done+0x1d0>)
   85590:	4413      	add	r3, r2
   85592:	60fb      	str	r3, [r7, #12]

	if (!ptr_job->busy) {
   85594:	68fb      	ldr	r3, [r7, #12]
   85596:	7d1b      	ldrb	r3, [r3, #20]
   85598:	f003 0301 	and.w	r3, r3, #1
   8559c:	b2db      	uxtb	r3, r3
   8559e:	2b00      	cmp	r3, #0
   855a0:	f000 80cc 	beq.w	8573c <udd_ep_trans_done+0x1c8>
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->buf_cnt != ptr_job->buf_size) {
   855a4:	68fb      	ldr	r3, [r7, #12]
   855a6:	68da      	ldr	r2, [r3, #12]
   855a8:	68fb      	ldr	r3, [r7, #12]
   855aa:	689b      	ldr	r3, [r3, #8]
   855ac:	429a      	cmp	r2, r3
   855ae:	f000 8099 	beq.w	856e4 <udd_ep_trans_done+0x170>
		// Need to send or receive other data
		next_trans = ptr_job->buf_size - ptr_job->buf_cnt;
   855b2:	68fb      	ldr	r3, [r7, #12]
   855b4:	689a      	ldr	r2, [r3, #8]
   855b6:	68fb      	ldr	r3, [r7, #12]
   855b8:	68db      	ldr	r3, [r3, #12]
   855ba:	1ad3      	subs	r3, r2, r3
   855bc:	613b      	str	r3, [r7, #16]

		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
   855be:	693b      	ldr	r3, [r7, #16]
   855c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   855c4:	d905      	bls.n	855d2 <udd_ep_trans_done+0x5e>
			// The USB hardware support a maximum
			// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
			next_trans = UDD_ENDPOINT_MAX_TRANS;
   855c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   855ca:	613b      	str	r3, [r7, #16]

			// Set 0 to transfer the maximum
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(0);
   855cc:	2300      	movs	r3, #0
   855ce:	617b      	str	r3, [r7, #20]
   855d0:	e002      	b.n	855d8 <udd_ep_trans_done+0x64>
		} else {
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(next_trans);
   855d2:	693b      	ldr	r3, [r7, #16]
   855d4:	041b      	lsls	r3, r3, #16
   855d6:	617b      	str	r3, [r7, #20]
		}
		if (Is_udd_endpoint_in(ep)) {
   855d8:	4a5b      	ldr	r2, [pc, #364]	; (85748 <udd_ep_trans_done+0x1d4>)
   855da:	79fb      	ldrb	r3, [r7, #7]
   855dc:	3308      	adds	r3, #8
   855de:	015b      	lsls	r3, r3, #5
   855e0:	4413      	add	r3, r2
   855e2:	681b      	ldr	r3, [r3, #0]
   855e4:	f003 0308 	and.w	r3, r3, #8
   855e8:	2b00      	cmp	r3, #0
   855ea:	d01d      	beq.n	85628 <udd_ep_trans_done+0xb4>
			if (0 != (next_trans % udd_get_endpoint_size(ep))) {
   855ec:	4a56      	ldr	r2, [pc, #344]	; (85748 <udd_ep_trans_done+0x1d4>)
   855ee:	79fb      	ldrb	r3, [r7, #7]
   855f0:	3308      	adds	r3, #8
   855f2:	015b      	lsls	r3, r3, #5
   855f4:	4413      	add	r3, r2
   855f6:	681b      	ldr	r3, [r3, #0]
   855f8:	f003 0307 	and.w	r3, r3, #7
   855fc:	2208      	movs	r2, #8
   855fe:	fa02 f303 	lsl.w	r3, r2, r3
   85602:	461a      	mov	r2, r3
   85604:	693b      	ldr	r3, [r7, #16]
   85606:	fbb3 f1f2 	udiv	r1, r3, r2
   8560a:	fb02 f201 	mul.w	r2, r2, r1
   8560e:	1a9b      	subs	r3, r3, r2
   85610:	2b00      	cmp	r3, #0
   85612:	d027      	beq.n	85664 <udd_ep_trans_done+0xf0>
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				udd_dma_ctrl |= UDPHS_DMACONTROL_END_B_EN;
   85614:	697b      	ldr	r3, [r7, #20]
   85616:	f043 0308 	orr.w	r3, r3, #8
   8561a:	617b      	str	r3, [r7, #20]
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
   8561c:	68fa      	ldr	r2, [r7, #12]
   8561e:	7d13      	ldrb	r3, [r2, #20]
   85620:	f36f 0341 	bfc	r3, #1, #1
   85624:	7513      	strb	r3, [r2, #20]
   85626:	e01d      	b.n	85664 <udd_ep_trans_done+0xf0>
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
   85628:	4a47      	ldr	r2, [pc, #284]	; (85748 <udd_ep_trans_done+0x1d4>)
   8562a:	79fb      	ldrb	r3, [r7, #7]
   8562c:	3308      	adds	r3, #8
   8562e:	015b      	lsls	r3, r3, #5
   85630:	4413      	add	r3, r2
   85632:	681b      	ldr	r3, [r3, #0]
   85634:	091b      	lsrs	r3, r3, #4
   85636:	f003 0303 	and.w	r3, r3, #3
   8563a:	2b01      	cmp	r3, #1
   8563c:	d10e      	bne.n	8565c <udd_ep_trans_done+0xe8>
					|| (next_trans <= (iram_size_t) udd_get_endpoint_size(ep))) {
   8563e:	4a42      	ldr	r2, [pc, #264]	; (85748 <udd_ep_trans_done+0x1d4>)
   85640:	79fb      	ldrb	r3, [r7, #7]
   85642:	3308      	adds	r3, #8
   85644:	015b      	lsls	r3, r3, #5
   85646:	4413      	add	r3, r2
   85648:	681b      	ldr	r3, [r3, #0]
   8564a:	f003 0307 	and.w	r3, r3, #7
   8564e:	2208      	movs	r2, #8
   85650:	fa02 f303 	lsl.w	r3, r2, r3
   85654:	461a      	mov	r2, r3
   85656:	693b      	ldr	r3, [r7, #16]
   85658:	4293      	cmp	r3, r2
   8565a:	d803      	bhi.n	85664 <udd_ep_trans_done+0xf0>

				// Enable short packet reception
				udd_dma_ctrl |= UDPHS_DMACONTROL_END_TR_IT
   8565c:	697b      	ldr	r3, [r7, #20]
   8565e:	f043 0314 	orr.w	r3, r3, #20
   85662:	617b      	str	r3, [r7, #20]
						| UDPHS_DMACONTROL_END_TR_EN;
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (uint32_t) & ptr_job->buf[ptr_job->buf_cnt]);
   85664:	68fb      	ldr	r3, [r7, #12]
   85666:	685a      	ldr	r2, [r3, #4]
   85668:	68fb      	ldr	r3, [r7, #12]
   8566a:	68db      	ldr	r3, [r3, #12]
   8566c:	18d1      	adds	r1, r2, r3
   8566e:	79fb      	ldrb	r3, [r7, #7]
   85670:	011a      	lsls	r2, r3, #4
   85672:	4b36      	ldr	r3, [pc, #216]	; (8574c <udd_ep_trans_done+0x1d8>)
   85674:	4413      	add	r3, r2
   85676:	460a      	mov	r2, r1
   85678:	605a      	str	r2, [r3, #4]
		udd_dma_ctrl |= UDPHS_DMACONTROL_END_BUFFIT | UDPHS_DMACONTROL_CHANN_ENB;
   8567a:	697b      	ldr	r3, [r7, #20]
   8567c:	f043 0321 	orr.w	r3, r3, #33	; 0x21
   85680:	617b      	str	r3, [r7, #20]

		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
   85682:	4b33      	ldr	r3, [pc, #204]	; (85750 <udd_ep_trans_done+0x1dc>)
   85684:	4798      	blx	r3
   85686:	60b8      	str	r0, [r7, #8]
		if (!(udd_endpoint_dma_get_status(ep)
   85688:	79fb      	ldrb	r3, [r7, #7]
   8568a:	011a      	lsls	r2, r3, #4
   8568c:	4b2f      	ldr	r3, [pc, #188]	; (8574c <udd_ep_trans_done+0x1d8>)
   8568e:	4413      	add	r3, r2
   85690:	68db      	ldr	r3, [r3, #12]
				& UDPHS_DMASTATUS_END_TR_ST)) {
   85692:	f003 0310 	and.w	r3, r3, #16
		if (!(udd_endpoint_dma_get_status(ep)
   85696:	2b00      	cmp	r3, #0
   85698:	d11d      	bne.n	856d6 <udd_ep_trans_done+0x162>
			udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
   8569a:	79fb      	ldrb	r3, [r7, #7]
   8569c:	011a      	lsls	r2, r3, #4
   8569e:	4b2b      	ldr	r3, [pc, #172]	; (8574c <udd_ep_trans_done+0x1d8>)
   856a0:	4413      	add	r3, r2
   856a2:	697a      	ldr	r2, [r7, #20]
   856a4:	609a      	str	r2, [r3, #8]
			ptr_job->buf_cnt += next_trans;
   856a6:	68fb      	ldr	r3, [r7, #12]
   856a8:	68da      	ldr	r2, [r3, #12]
   856aa:	693b      	ldr	r3, [r7, #16]
   856ac:	441a      	add	r2, r3
   856ae:	68fb      	ldr	r3, [r7, #12]
   856b0:	60da      	str	r2, [r3, #12]
			ptr_job->buf_load = next_trans;
   856b2:	68fb      	ldr	r3, [r7, #12]
   856b4:	693a      	ldr	r2, [r7, #16]
   856b6:	611a      	str	r2, [r3, #16]
			udd_enable_endpoint_dma_interrupt(ep);
   856b8:	4b23      	ldr	r3, [pc, #140]	; (85748 <udd_ep_trans_done+0x1d4>)
   856ba:	691a      	ldr	r2, [r3, #16]
   856bc:	79fb      	ldrb	r3, [r7, #7]
   856be:	3b01      	subs	r3, #1
   856c0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   856c4:	fa01 f303 	lsl.w	r3, r1, r3
   856c8:	491f      	ldr	r1, [pc, #124]	; (85748 <udd_ep_trans_done+0x1d4>)
   856ca:	4313      	orrs	r3, r2
   856cc:	610b      	str	r3, [r1, #16]
			cpu_irq_restore(flags);
   856ce:	68b8      	ldr	r0, [r7, #8]
   856d0:	4b20      	ldr	r3, [pc, #128]	; (85754 <udd_ep_trans_done+0x1e0>)
   856d2:	4798      	blx	r3
			return;
   856d4:	e033      	b.n	8573e <udd_ep_trans_done+0x1ca>
		}
		cpu_irq_restore(flags);
   856d6:	68b8      	ldr	r0, [r7, #8]
   856d8:	4b1e      	ldr	r3, [pc, #120]	; (85754 <udd_ep_trans_done+0x1e0>)
   856da:	4798      	blx	r3

		// Here a ZLP has been received
		// and the DMA transfer must be not started.
		// It is the end of transfer
		ptr_job->buf_size = ptr_job->buf_cnt;
   856dc:	68fb      	ldr	r3, [r7, #12]
   856de:	68da      	ldr	r2, [r3, #12]
   856e0:	68fb      	ldr	r3, [r7, #12]
   856e2:	609a      	str	r2, [r3, #8]
	}
	if (Is_udd_endpoint_in(ep)) {
   856e4:	4a18      	ldr	r2, [pc, #96]	; (85748 <udd_ep_trans_done+0x1d4>)
   856e6:	79fb      	ldrb	r3, [r7, #7]
   856e8:	3308      	adds	r3, #8
   856ea:	015b      	lsls	r3, r3, #5
   856ec:	4413      	add	r3, r2
   856ee:	681b      	ldr	r3, [r3, #0]
   856f0:	f003 0308 	and.w	r3, r3, #8
   856f4:	2b00      	cmp	r3, #0
   856f6:	d01a      	beq.n	8572e <udd_ep_trans_done+0x1ba>
		if (ptr_job->b_shortpacket) {
   856f8:	68fb      	ldr	r3, [r7, #12]
   856fa:	7d1b      	ldrb	r3, [r3, #20]
   856fc:	f003 0302 	and.w	r3, r3, #2
   85700:	b2db      	uxtb	r3, r3
   85702:	2b00      	cmp	r3, #0
   85704:	d013      	beq.n	8572e <udd_ep_trans_done+0x1ba>
			dbg_print("zlp ");
			// Need to send a ZLP (No possible with USB DMA)
			// enable interrupt to wait a free bank to sent ZLP
			udd_enable_tx_pkt_ready_interrupt(ep);
   85706:	4a10      	ldr	r2, [pc, #64]	; (85748 <udd_ep_trans_done+0x1d4>)
   85708:	79fb      	ldrb	r3, [r7, #7]
   8570a:	3308      	adds	r3, #8
   8570c:	015b      	lsls	r3, r3, #5
   8570e:	4413      	add	r3, r2
   85710:	3304      	adds	r3, #4
   85712:	f44f 6200 	mov.w	r2, #2048	; 0x800
   85716:	601a      	str	r2, [r3, #0]
			udd_enable_endpoint_interrupt(ep);
   85718:	4b0b      	ldr	r3, [pc, #44]	; (85748 <udd_ep_trans_done+0x1d4>)
   8571a:	691a      	ldr	r2, [r3, #16]
   8571c:	79fb      	ldrb	r3, [r7, #7]
   8571e:	f44f 7180 	mov.w	r1, #256	; 0x100
   85722:	fa01 f303 	lsl.w	r3, r1, r3
   85726:	4908      	ldr	r1, [pc, #32]	; (85748 <udd_ep_trans_done+0x1d4>)
   85728:	4313      	orrs	r3, r2
   8572a:	610b      	str	r3, [r1, #16]
			return;
   8572c:	e007      	b.n	8573e <udd_ep_trans_done+0x1ca>
		}
	}
	// Call callback to signal end of transfer
	udd_ep_finish_job(ptr_job, false, ep);
   8572e:	79fb      	ldrb	r3, [r7, #7]
   85730:	461a      	mov	r2, r3
   85732:	2100      	movs	r1, #0
   85734:	68f8      	ldr	r0, [r7, #12]
   85736:	4b08      	ldr	r3, [pc, #32]	; (85758 <udd_ep_trans_done+0x1e4>)
   85738:	4798      	blx	r3
   8573a:	e000      	b.n	8573e <udd_ep_trans_done+0x1ca>
		return; // No job is running, then ignore it (system error)
   8573c:	bf00      	nop
}
   8573e:	3718      	adds	r7, #24
   85740:	46bd      	mov	sp, r7
   85742:	bd80      	pop	{r7, pc}
   85744:	2000134c 	.word	0x2000134c
   85748:	400a4000 	.word	0x400a4000
   8574c:	400a4300 	.word	0x400a4300
   85750:	00083d8d 	.word	0x00083d8d
   85754:	00083de5 	.word	0x00083de5
   85758:	00085505 	.word	0x00085505

0008575c <udd_ep_interrupt>:


static bool udd_ep_interrupt(void)
{
   8575c:	b580      	push	{r7, lr}
   8575e:	b084      	sub	sp, #16
   85760:	af00      	add	r7, sp, #0
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   85762:	2301      	movs	r3, #1
   85764:	73fb      	strb	r3, [r7, #15]
   85766:	e0e0      	b.n	8592a <udd_ep_interrupt+0x1ce>
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   85768:	7bfb      	ldrb	r3, [r7, #15]
   8576a:	1e5a      	subs	r2, r3, #1
   8576c:	4613      	mov	r3, r2
   8576e:	005b      	lsls	r3, r3, #1
   85770:	4413      	add	r3, r2
   85772:	00db      	lsls	r3, r3, #3
   85774:	4a71      	ldr	r2, [pc, #452]	; (8593c <udd_ep_interrupt+0x1e0>)
   85776:	4413      	add	r3, r2
   85778:	60bb      	str	r3, [r7, #8]

		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   8577a:	4b71      	ldr	r3, [pc, #452]	; (85940 <udd_ep_interrupt+0x1e4>)
   8577c:	691a      	ldr	r2, [r3, #16]
   8577e:	7bfb      	ldrb	r3, [r7, #15]
   85780:	3b01      	subs	r3, #1
   85782:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   85786:	fa01 f303 	lsl.w	r3, r1, r3
   8578a:	4013      	ands	r3, r2
   8578c:	2b00      	cmp	r3, #0
   8578e:	d03c      	beq.n	8580a <udd_ep_interrupt+0xae>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   85790:	4b6b      	ldr	r3, [pc, #428]	; (85940 <udd_ep_interrupt+0x1e4>)
   85792:	695a      	ldr	r2, [r3, #20]
   85794:	7bfb      	ldrb	r3, [r7, #15]
   85796:	3b01      	subs	r3, #1
   85798:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   8579c:	fa01 f303 	lsl.w	r3, r1, r3
   857a0:	4013      	ands	r3, r2
   857a2:	2b00      	cmp	r3, #0
   857a4:	d031      	beq.n	8580a <udd_ep_interrupt+0xae>
			uint32_t nb_remaining;
			if (udd_endpoint_dma_get_status(ep)
   857a6:	7bfb      	ldrb	r3, [r7, #15]
   857a8:	011a      	lsls	r2, r3, #4
   857aa:	4b66      	ldr	r3, [pc, #408]	; (85944 <udd_ep_interrupt+0x1e8>)
   857ac:	4413      	add	r3, r2
   857ae:	68db      	ldr	r3, [r3, #12]
					& UDPHS_DMASTATUS_CHANN_ENB) {
   857b0:	f003 0301 	and.w	r3, r3, #1
			if (udd_endpoint_dma_get_status(ep)
   857b4:	2b00      	cmp	r3, #0
   857b6:	d001      	beq.n	857bc <udd_ep_interrupt+0x60>
				return true; // Ignore EOT_STA interrupt
   857b8:	2301      	movs	r3, #1
   857ba:	e0bb      	b.n	85934 <udd_ep_interrupt+0x1d8>
			}
			dbg_print("dma%d: ", ep);
			udd_disable_endpoint_dma_interrupt(ep);
   857bc:	4b60      	ldr	r3, [pc, #384]	; (85940 <udd_ep_interrupt+0x1e4>)
   857be:	691a      	ldr	r2, [r3, #16]
   857c0:	7bfb      	ldrb	r3, [r7, #15]
   857c2:	3b01      	subs	r3, #1
   857c4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   857c8:	fa01 f303 	lsl.w	r3, r1, r3
   857cc:	43db      	mvns	r3, r3
   857ce:	495c      	ldr	r1, [pc, #368]	; (85940 <udd_ep_interrupt+0x1e4>)
   857d0:	4013      	ands	r3, r2
   857d2:	610b      	str	r3, [r1, #16]
			// Save number of data no transfered
			nb_remaining = (udd_endpoint_dma_get_status(ep) &
   857d4:	7bfb      	ldrb	r3, [r7, #15]
   857d6:	011a      	lsls	r2, r3, #4
   857d8:	4b5a      	ldr	r3, [pc, #360]	; (85944 <udd_ep_interrupt+0x1e8>)
   857da:	4413      	add	r3, r2
   857dc:	68db      	ldr	r3, [r3, #12]
					UDPHS_DMASTATUS_BUFF_COUNT_Msk)
					>> UDPHS_DMASTATUS_BUFF_COUNT_Pos;
   857de:	0c1b      	lsrs	r3, r3, #16
			nb_remaining = (udd_endpoint_dma_get_status(ep) &
   857e0:	b29b      	uxth	r3, r3
   857e2:	607b      	str	r3, [r7, #4]
			if (nb_remaining) {
   857e4:	687b      	ldr	r3, [r7, #4]
   857e6:	2b00      	cmp	r3, #0
   857e8:	d009      	beq.n	857fe <udd_ep_interrupt+0xa2>
				// Transfer no complete (short packet or ZLP) then:
				// Update number of data transfered
				ptr_job->buf_cnt -= nb_remaining;
   857ea:	68bb      	ldr	r3, [r7, #8]
   857ec:	68da      	ldr	r2, [r3, #12]
   857ee:	687b      	ldr	r3, [r7, #4]
   857f0:	1ad2      	subs	r2, r2, r3
   857f2:	68bb      	ldr	r3, [r7, #8]
   857f4:	60da      	str	r2, [r3, #12]
				// Set transfer complete to stop the transfer
				ptr_job->buf_size = ptr_job->buf_cnt;
   857f6:	68bb      	ldr	r3, [r7, #8]
   857f8:	68da      	ldr	r2, [r3, #12]
   857fa:	68bb      	ldr	r3, [r7, #8]
   857fc:	609a      	str	r2, [r3, #8]
			}
			udd_ep_trans_done(ep);
   857fe:	7bfb      	ldrb	r3, [r7, #15]
   85800:	4618      	mov	r0, r3
   85802:	4b51      	ldr	r3, [pc, #324]	; (85948 <udd_ep_interrupt+0x1ec>)
   85804:	4798      	blx	r3
			return true;
   85806:	2301      	movs	r3, #1
   85808:	e094      	b.n	85934 <udd_ep_interrupt+0x1d8>
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   8580a:	4b4d      	ldr	r3, [pc, #308]	; (85940 <udd_ep_interrupt+0x1e4>)
   8580c:	691a      	ldr	r2, [r3, #16]
   8580e:	7bfb      	ldrb	r3, [r7, #15]
   85810:	f44f 7180 	mov.w	r1, #256	; 0x100
   85814:	fa01 f303 	lsl.w	r3, r1, r3
   85818:	4013      	ands	r3, r2
   8581a:	2b00      	cmp	r3, #0
   8581c:	f000 8082 	beq.w	85924 <udd_ep_interrupt+0x1c8>
			if (Is_udd_tx_pkt_ready_interrupt_enabled(ep)
   85820:	4a47      	ldr	r2, [pc, #284]	; (85940 <udd_ep_interrupt+0x1e4>)
   85822:	7bfb      	ldrb	r3, [r7, #15]
   85824:	015b      	lsls	r3, r3, #5
   85826:	4413      	add	r3, r2
   85828:	f503 7386 	add.w	r3, r3, #268	; 0x10c
   8582c:	681b      	ldr	r3, [r3, #0]
   8582e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
   85832:	2b00      	cmp	r3, #0
   85834:	d024      	beq.n	85880 <udd_ep_interrupt+0x124>
					&& !Is_udd_tx_pkt_ready(ep)) {
   85836:	4a42      	ldr	r2, [pc, #264]	; (85940 <udd_ep_interrupt+0x1e4>)
   85838:	7bfb      	ldrb	r3, [r7, #15]
   8583a:	015b      	lsls	r3, r3, #5
   8583c:	4413      	add	r3, r2
   8583e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   85842:	681b      	ldr	r3, [r3, #0]
   85844:	f403 6300 	and.w	r3, r3, #2048	; 0x800
   85848:	2b00      	cmp	r3, #0
   8584a:	d119      	bne.n	85880 <udd_ep_interrupt+0x124>
				udd_disable_tx_pkt_ready_interrupt(ep);
   8584c:	4a3c      	ldr	r2, [pc, #240]	; (85940 <udd_ep_interrupt+0x1e4>)
   8584e:	7bfb      	ldrb	r3, [r7, #15]
   85850:	015b      	lsls	r3, r3, #5
   85852:	4413      	add	r3, r2
   85854:	f503 7384 	add.w	r3, r3, #264	; 0x108
   85858:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8585c:	601a      	str	r2, [r3, #0]
				// One bank is free then send a ZLP
				udd_raise_tx_pkt_ready(ep);
   8585e:	4a38      	ldr	r2, [pc, #224]	; (85940 <udd_ep_interrupt+0x1e4>)
   85860:	7bfb      	ldrb	r3, [r7, #15]
   85862:	015b      	lsls	r3, r3, #5
   85864:	4413      	add	r3, r2
   85866:	f503 738a 	add.w	r3, r3, #276	; 0x114
   8586a:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8586e:	601a      	str	r2, [r3, #0]
				udd_ep_finish_job(ptr_job, false, ep);
   85870:	7bfb      	ldrb	r3, [r7, #15]
   85872:	461a      	mov	r2, r3
   85874:	2100      	movs	r1, #0
   85876:	68b8      	ldr	r0, [r7, #8]
   85878:	4b34      	ldr	r3, [pc, #208]	; (8594c <udd_ep_interrupt+0x1f0>)
   8587a:	4798      	blx	r3
				return true;
   8587c:	2301      	movs	r3, #1
   8587e:	e059      	b.n	85934 <udd_ep_interrupt+0x1d8>
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   85880:	4a2f      	ldr	r2, [pc, #188]	; (85940 <udd_ep_interrupt+0x1e4>)
   85882:	7bfb      	ldrb	r3, [r7, #15]
   85884:	015b      	lsls	r3, r3, #5
   85886:	4413      	add	r3, r2
   85888:	f503 7386 	add.w	r3, r3, #268	; 0x10c
   8588c:	681b      	ldr	r3, [r3, #0]
   8588e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
   85892:	2b00      	cmp	r3, #0
   85894:	d046      	beq.n	85924 <udd_ep_interrupt+0x1c8>
					&& (0 == udd_nb_busy_bank(ep))) {
   85896:	4a2a      	ldr	r2, [pc, #168]	; (85940 <udd_ep_interrupt+0x1e4>)
   85898:	7bfb      	ldrb	r3, [r7, #15]
   8589a:	015b      	lsls	r3, r3, #5
   8589c:	4413      	add	r3, r2
   8589e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   858a2:	681b      	ldr	r3, [r3, #0]
   858a4:	0c9b      	lsrs	r3, r3, #18
   858a6:	f003 0303 	and.w	r3, r3, #3
   858aa:	2b00      	cmp	r3, #0
   858ac:	d13a      	bne.n	85924 <udd_ep_interrupt+0x1c8>
				// End of background transfer on IN endpoint
				udd_disable_bank_interrupt(ep);
   858ae:	4a24      	ldr	r2, [pc, #144]	; (85940 <udd_ep_interrupt+0x1e4>)
   858b0:	7bfb      	ldrb	r3, [r7, #15]
   858b2:	015b      	lsls	r3, r3, #5
   858b4:	4413      	add	r3, r2
   858b6:	f503 7384 	add.w	r3, r3, #264	; 0x108
   858ba:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   858be:	601a      	str	r2, [r3, #0]
				udd_disable_endpoint_interrupt(ep);
   858c0:	4b1f      	ldr	r3, [pc, #124]	; (85940 <udd_ep_interrupt+0x1e4>)
   858c2:	691a      	ldr	r2, [r3, #16]
   858c4:	7bfb      	ldrb	r3, [r7, #15]
   858c6:	f44f 7180 	mov.w	r1, #256	; 0x100
   858ca:	fa01 f303 	lsl.w	r3, r1, r3
   858ce:	43db      	mvns	r3, r3
   858d0:	491b      	ldr	r1, [pc, #108]	; (85940 <udd_ep_interrupt+0x1e4>)
   858d2:	4013      	ands	r3, r2
   858d4:	610b      	str	r3, [r1, #16]

				Assert(ptr_job->stall_requested);
				// A stall has been requested during background transfer
				ptr_job->stall_requested = false;
   858d6:	68ba      	ldr	r2, [r7, #8]
   858d8:	7d13      	ldrb	r3, [r2, #20]
   858da:	f36f 0382 	bfc	r3, #2, #1
   858de:	7513      	strb	r3, [r2, #20]
				udd_disable_endpoint_bank_autoswitch(ep);
   858e0:	4a17      	ldr	r2, [pc, #92]	; (85940 <udd_ep_interrupt+0x1e4>)
   858e2:	7bfb      	ldrb	r3, [r7, #15]
   858e4:	015b      	lsls	r3, r3, #5
   858e6:	4413      	add	r3, r2
   858e8:	f503 7384 	add.w	r3, r3, #264	; 0x108
   858ec:	681a      	ldr	r2, [r3, #0]
   858ee:	4914      	ldr	r1, [pc, #80]	; (85940 <udd_ep_interrupt+0x1e4>)
   858f0:	7bfb      	ldrb	r3, [r7, #15]
   858f2:	f022 0202 	bic.w	r2, r2, #2
   858f6:	015b      	lsls	r3, r3, #5
   858f8:	440b      	add	r3, r1
   858fa:	f503 7384 	add.w	r3, r3, #264	; 0x108
   858fe:	601a      	str	r2, [r3, #0]
				udd_enable_stall_handshake(ep);
   85900:	4a0f      	ldr	r2, [pc, #60]	; (85940 <udd_ep_interrupt+0x1e4>)
   85902:	7bfb      	ldrb	r3, [r7, #15]
   85904:	015b      	lsls	r3, r3, #5
   85906:	4413      	add	r3, r2
   85908:	f503 738a 	add.w	r3, r3, #276	; 0x114
   8590c:	2220      	movs	r2, #32
   8590e:	601a      	str	r2, [r3, #0]
				udd_reset_data_toggle(ep);
   85910:	4a0b      	ldr	r2, [pc, #44]	; (85940 <udd_ep_interrupt+0x1e4>)
   85912:	7bfb      	ldrb	r3, [r7, #15]
   85914:	015b      	lsls	r3, r3, #5
   85916:	4413      	add	r3, r2
   85918:	f503 738c 	add.w	r3, r3, #280	; 0x118
   8591c:	2240      	movs	r2, #64	; 0x40
   8591e:	601a      	str	r2, [r3, #0]
				//dbg_print("exHalt%x ", ep);
				return true;
   85920:	2301      	movs	r3, #1
   85922:	e007      	b.n	85934 <udd_ep_interrupt+0x1d8>
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   85924:	7bfb      	ldrb	r3, [r7, #15]
   85926:	3301      	adds	r3, #1
   85928:	73fb      	strb	r3, [r7, #15]
   8592a:	7bfb      	ldrb	r3, [r7, #15]
   8592c:	2b02      	cmp	r3, #2
   8592e:	f67f af1b 	bls.w	85768 <udd_ep_interrupt+0xc>
			}
		}
	}
	return false;
   85932:	2300      	movs	r3, #0
}
   85934:	4618      	mov	r0, r3
   85936:	3710      	adds	r7, #16
   85938:	46bd      	mov	sp, r7
   8593a:	bd80      	pop	{r7, pc}
   8593c:	2000134c 	.word	0x2000134c
   85940:	400a4000 	.word	0x400a4000
   85944:	400a4300 	.word	0x400a4300
   85948:	00085575 	.word	0x00085575
   8594c:	00085505 	.word	0x00085505

00085950 <usart_set_spi_master_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
static uint32_t usart_set_spi_master_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   85950:	b480      	push	{r7}
   85952:	b087      	sub	sp, #28
   85954:	af00      	add	r7, sp, #0
   85956:	60f8      	str	r0, [r7, #12]
   85958:	60b9      	str	r1, [r7, #8]
   8595a:	607a      	str	r2, [r7, #4]
	uint32_t cd;

	/* Calculate the clock divider according to the formula in SPI mode. */
	cd = (ul_mck + baudrate / 2) / baudrate;
   8595c:	68bb      	ldr	r3, [r7, #8]
   8595e:	085a      	lsrs	r2, r3, #1
   85960:	687b      	ldr	r3, [r7, #4]
   85962:	441a      	add	r2, r3
   85964:	68bb      	ldr	r3, [r7, #8]
   85966:	fbb2 f3f3 	udiv	r3, r2, r3
   8596a:	617b      	str	r3, [r7, #20]

	if (cd < MIN_CD_VALUE_SPI || cd > MAX_CD_VALUE) {
   8596c:	697b      	ldr	r3, [r7, #20]
   8596e:	2b03      	cmp	r3, #3
   85970:	d903      	bls.n	8597a <usart_set_spi_master_baudrate+0x2a>
   85972:	697b      	ldr	r3, [r7, #20]
   85974:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   85978:	d301      	bcc.n	8597e <usart_set_spi_master_baudrate+0x2e>
		return 1;
   8597a:	2301      	movs	r3, #1
   8597c:	e003      	b.n	85986 <usart_set_spi_master_baudrate+0x36>
	}

	p_usart->US_BRGR = cd << US_BRGR_CD_Pos;
   8597e:	68fb      	ldr	r3, [r7, #12]
   85980:	697a      	ldr	r2, [r7, #20]
   85982:	621a      	str	r2, [r3, #32]

	return 0;
   85984:	2300      	movs	r3, #0
}
   85986:	4618      	mov	r0, r3
   85988:	371c      	adds	r7, #28
   8598a:	46bd      	mov	sp, r7
   8598c:	bc80      	pop	{r7}
   8598e:	4770      	bx	lr

00085990 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
   85990:	b580      	push	{r7, lr}
   85992:	b082      	sub	sp, #8
   85994:	af00      	add	r7, sp, #0
   85996:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
   85998:	6878      	ldr	r0, [r7, #4]
   8599a:	4b0f      	ldr	r3, [pc, #60]	; (859d8 <usart_reset+0x48>)
   8599c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   8599e:	687b      	ldr	r3, [r7, #4]
   859a0:	2200      	movs	r2, #0
   859a2:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
   859a4:	687b      	ldr	r3, [r7, #4]
   859a6:	2200      	movs	r2, #0
   859a8:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
   859aa:	687b      	ldr	r3, [r7, #4]
   859ac:	2200      	movs	r2, #0
   859ae:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
   859b0:	6878      	ldr	r0, [r7, #4]
   859b2:	4b0a      	ldr	r3, [pc, #40]	; (859dc <usart_reset+0x4c>)
   859b4:	4798      	blx	r3
	usart_reset_rx(p_usart);
   859b6:	6878      	ldr	r0, [r7, #4]
   859b8:	4b09      	ldr	r3, [pc, #36]	; (859e0 <usart_reset+0x50>)
   859ba:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
   859bc:	6878      	ldr	r0, [r7, #4]
   859be:	4b09      	ldr	r3, [pc, #36]	; (859e4 <usart_reset+0x54>)
   859c0:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
   859c2:	6878      	ldr	r0, [r7, #4]
   859c4:	4b08      	ldr	r3, [pc, #32]	; (859e8 <usart_reset+0x58>)
   859c6:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
   859c8:	6878      	ldr	r0, [r7, #4]
   859ca:	4b08      	ldr	r3, [pc, #32]	; (859ec <usart_reset+0x5c>)
   859cc:	4798      	blx	r3
#endif
}
   859ce:	bf00      	nop
   859d0:	3708      	adds	r7, #8
   859d2:	46bd      	mov	sp, r7
   859d4:	bd80      	pop	{r7, pc}
   859d6:	bf00      	nop
   859d8:	00085bc5 	.word	0x00085bc5
   859dc:	00085b19 	.word	0x00085b19
   859e0:	00085b31 	.word	0x00085b31
   859e4:	00085b49 	.word	0x00085b49
   859e8:	00085b7d 	.word	0x00085b7d
   859ec:	00085b63 	.word	0x00085b63

000859f0 <usart_init_spi_master>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_spi_master(Usart *p_usart,
		const usart_spi_opt_t *p_usart_opt, uint32_t ul_mck)
{
   859f0:	b580      	push	{r7, lr}
   859f2:	b084      	sub	sp, #16
   859f4:	af00      	add	r7, sp, #0
   859f6:	60f8      	str	r0, [r7, #12]
   859f8:	60b9      	str	r1, [r7, #8]
   859fa:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   859fc:	68f8      	ldr	r0, [r7, #12]
   859fe:	4b3d      	ldr	r3, [pc, #244]	; (85af4 <usart_init_spi_master+0x104>)
   85a00:	4798      	blx	r3

	ul_reg_val = 0;
   85a02:	4b3d      	ldr	r3, [pc, #244]	; (85af8 <usart_init_spi_master+0x108>)
   85a04:	2200      	movs	r2, #0
   85a06:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   85a08:	68bb      	ldr	r3, [r7, #8]
   85a0a:	2b00      	cmp	r3, #0
   85a0c:	d00d      	beq.n	85a2a <usart_init_spi_master+0x3a>
   85a0e:	68bb      	ldr	r3, [r7, #8]
   85a10:	689b      	ldr	r3, [r3, #8]
   85a12:	2b03      	cmp	r3, #3
   85a14:	d809      	bhi.n	85a2a <usart_init_spi_master+0x3a>
			usart_set_spi_master_baudrate(p_usart, p_usart_opt->baudrate,
   85a16:	68bb      	ldr	r3, [r7, #8]
   85a18:	681b      	ldr	r3, [r3, #0]
   85a1a:	687a      	ldr	r2, [r7, #4]
   85a1c:	4619      	mov	r1, r3
   85a1e:	68f8      	ldr	r0, [r7, #12]
   85a20:	4b36      	ldr	r3, [pc, #216]	; (85afc <usart_init_spi_master+0x10c>)
   85a22:	4798      	blx	r3
   85a24:	4603      	mov	r3, r0
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   85a26:	2b00      	cmp	r3, #0
   85a28:	d001      	beq.n	85a2e <usart_init_spi_master+0x3e>
			ul_mck)) {
		return 1;
   85a2a:	2301      	movs	r3, #1
   85a2c:	e05d      	b.n	85aea <usart_init_spi_master+0xfa>
	}

	/* Configure the character length bit in MR register. */
	ul_reg_val |= p_usart_opt->char_length;
   85a2e:	68bb      	ldr	r3, [r7, #8]
   85a30:	685a      	ldr	r2, [r3, #4]
   85a32:	4b31      	ldr	r3, [pc, #196]	; (85af8 <usart_init_spi_master+0x108>)
   85a34:	681b      	ldr	r3, [r3, #0]
   85a36:	4313      	orrs	r3, r2
   85a38:	4a2f      	ldr	r2, [pc, #188]	; (85af8 <usart_init_spi_master+0x108>)
   85a3a:	6013      	str	r3, [r2, #0]

	/* Set SPI master mode and channel mode. */
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
			p_usart_opt->channel_mode;
   85a3c:	68bb      	ldr	r3, [r7, #8]
   85a3e:	68da      	ldr	r2, [r3, #12]
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
   85a40:	4b2d      	ldr	r3, [pc, #180]	; (85af8 <usart_init_spi_master+0x108>)
   85a42:	681b      	ldr	r3, [r3, #0]
   85a44:	4313      	orrs	r3, r2
   85a46:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   85a4a:	f043 030e 	orr.w	r3, r3, #14
   85a4e:	4a2a      	ldr	r2, [pc, #168]	; (85af8 <usart_init_spi_master+0x108>)
   85a50:	6013      	str	r3, [r2, #0]

	switch (p_usart_opt->spi_mode) {
   85a52:	68bb      	ldr	r3, [r7, #8]
   85a54:	689b      	ldr	r3, [r3, #8]
   85a56:	2b03      	cmp	r3, #3
   85a58:	d83e      	bhi.n	85ad8 <usart_init_spi_master+0xe8>
   85a5a:	a201      	add	r2, pc, #4	; (adr r2, 85a60 <usart_init_spi_master+0x70>)
   85a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   85a60:	00085a71 	.word	0x00085a71
   85a64:	00085a8b 	.word	0x00085a8b
   85a68:	00085aa5 	.word	0x00085aa5
   85a6c:	00085abf 	.word	0x00085abf
	case SPI_MODE_0:
		ul_reg_val |= US_MR_CPHA;
   85a70:	4b21      	ldr	r3, [pc, #132]	; (85af8 <usart_init_spi_master+0x108>)
   85a72:	681b      	ldr	r3, [r3, #0]
   85a74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   85a78:	4a1f      	ldr	r2, [pc, #124]	; (85af8 <usart_init_spi_master+0x108>)
   85a7a:	6013      	str	r3, [r2, #0]
		ul_reg_val &= ~US_MR_CPOL;
   85a7c:	4b1e      	ldr	r3, [pc, #120]	; (85af8 <usart_init_spi_master+0x108>)
   85a7e:	681b      	ldr	r3, [r3, #0]
   85a80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   85a84:	4a1c      	ldr	r2, [pc, #112]	; (85af8 <usart_init_spi_master+0x108>)
   85a86:	6013      	str	r3, [r2, #0]
		break;
   85a88:	e027      	b.n	85ada <usart_init_spi_master+0xea>

	case SPI_MODE_1:
		ul_reg_val &= ~US_MR_CPHA;
   85a8a:	4b1b      	ldr	r3, [pc, #108]	; (85af8 <usart_init_spi_master+0x108>)
   85a8c:	681b      	ldr	r3, [r3, #0]
   85a8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   85a92:	4a19      	ldr	r2, [pc, #100]	; (85af8 <usart_init_spi_master+0x108>)
   85a94:	6013      	str	r3, [r2, #0]
		ul_reg_val &= ~US_MR_CPOL;
   85a96:	4b18      	ldr	r3, [pc, #96]	; (85af8 <usart_init_spi_master+0x108>)
   85a98:	681b      	ldr	r3, [r3, #0]
   85a9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   85a9e:	4a16      	ldr	r2, [pc, #88]	; (85af8 <usart_init_spi_master+0x108>)
   85aa0:	6013      	str	r3, [r2, #0]
		break;
   85aa2:	e01a      	b.n	85ada <usart_init_spi_master+0xea>

	case SPI_MODE_2:
		ul_reg_val |= US_MR_CPHA;
   85aa4:	4b14      	ldr	r3, [pc, #80]	; (85af8 <usart_init_spi_master+0x108>)
   85aa6:	681b      	ldr	r3, [r3, #0]
   85aa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   85aac:	4a12      	ldr	r2, [pc, #72]	; (85af8 <usart_init_spi_master+0x108>)
   85aae:	6013      	str	r3, [r2, #0]
		ul_reg_val |= US_MR_CPOL;
   85ab0:	4b11      	ldr	r3, [pc, #68]	; (85af8 <usart_init_spi_master+0x108>)
   85ab2:	681b      	ldr	r3, [r3, #0]
   85ab4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   85ab8:	4a0f      	ldr	r2, [pc, #60]	; (85af8 <usart_init_spi_master+0x108>)
   85aba:	6013      	str	r3, [r2, #0]
		break;
   85abc:	e00d      	b.n	85ada <usart_init_spi_master+0xea>

	case SPI_MODE_3:
		ul_reg_val &= ~US_MR_CPHA;
   85abe:	4b0e      	ldr	r3, [pc, #56]	; (85af8 <usart_init_spi_master+0x108>)
   85ac0:	681b      	ldr	r3, [r3, #0]
   85ac2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   85ac6:	4a0c      	ldr	r2, [pc, #48]	; (85af8 <usart_init_spi_master+0x108>)
   85ac8:	6013      	str	r3, [r2, #0]
		ul_reg_val |= US_MR_CPOL;
   85aca:	4b0b      	ldr	r3, [pc, #44]	; (85af8 <usart_init_spi_master+0x108>)
   85acc:	681b      	ldr	r3, [r3, #0]
   85ace:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   85ad2:	4a09      	ldr	r2, [pc, #36]	; (85af8 <usart_init_spi_master+0x108>)
   85ad4:	6013      	str	r3, [r2, #0]
		break;
   85ad6:	e000      	b.n	85ada <usart_init_spi_master+0xea>

	default:
		break;
   85ad8:	bf00      	nop
	}

	p_usart->US_MR |= ul_reg_val;
   85ada:	68fb      	ldr	r3, [r7, #12]
   85adc:	685a      	ldr	r2, [r3, #4]
   85ade:	4b06      	ldr	r3, [pc, #24]	; (85af8 <usart_init_spi_master+0x108>)
   85ae0:	681b      	ldr	r3, [r3, #0]
   85ae2:	431a      	orrs	r2, r3
   85ae4:	68fb      	ldr	r3, [r7, #12]
   85ae6:	605a      	str	r2, [r3, #4]

	return 0;
   85ae8:	2300      	movs	r3, #0
}
   85aea:	4618      	mov	r0, r3
   85aec:	3710      	adds	r7, #16
   85aee:	46bd      	mov	sp, r7
   85af0:	bd80      	pop	{r7, pc}
   85af2:	bf00      	nop
   85af4:	00085991 	.word	0x00085991
   85af8:	20001380 	.word	0x20001380
   85afc:	00085951 	.word	0x00085951

00085b00 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
   85b00:	b480      	push	{r7}
   85b02:	b083      	sub	sp, #12
   85b04:	af00      	add	r7, sp, #0
   85b06:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
   85b08:	687b      	ldr	r3, [r7, #4]
   85b0a:	2240      	movs	r2, #64	; 0x40
   85b0c:	601a      	str	r2, [r3, #0]
}
   85b0e:	bf00      	nop
   85b10:	370c      	adds	r7, #12
   85b12:	46bd      	mov	sp, r7
   85b14:	bc80      	pop	{r7}
   85b16:	4770      	bx	lr

00085b18 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
   85b18:	b480      	push	{r7}
   85b1a:	b083      	sub	sp, #12
   85b1c:	af00      	add	r7, sp, #0
   85b1e:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   85b20:	687b      	ldr	r3, [r7, #4]
   85b22:	2288      	movs	r2, #136	; 0x88
   85b24:	601a      	str	r2, [r3, #0]
}
   85b26:	bf00      	nop
   85b28:	370c      	adds	r7, #12
   85b2a:	46bd      	mov	sp, r7
   85b2c:	bc80      	pop	{r7}
   85b2e:	4770      	bx	lr

00085b30 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
   85b30:	b480      	push	{r7}
   85b32:	b083      	sub	sp, #12
   85b34:	af00      	add	r7, sp, #0
   85b36:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   85b38:	687b      	ldr	r3, [r7, #4]
   85b3a:	2224      	movs	r2, #36	; 0x24
   85b3c:	601a      	str	r2, [r3, #0]
}
   85b3e:	bf00      	nop
   85b40:	370c      	adds	r7, #12
   85b42:	46bd      	mov	sp, r7
   85b44:	bc80      	pop	{r7}
   85b46:	4770      	bx	lr

00085b48 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
   85b48:	b480      	push	{r7}
   85b4a:	b083      	sub	sp, #12
   85b4c:	af00      	add	r7, sp, #0
   85b4e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
   85b50:	687b      	ldr	r3, [r7, #4]
   85b52:	f44f 7280 	mov.w	r2, #256	; 0x100
   85b56:	601a      	str	r2, [r3, #0]
}
   85b58:	bf00      	nop
   85b5a:	370c      	adds	r7, #12
   85b5c:	46bd      	mov	sp, r7
   85b5e:	bc80      	pop	{r7}
   85b60:	4770      	bx	lr

00085b62 <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
   85b62:	b480      	push	{r7}
   85b64:	b083      	sub	sp, #12
   85b66:	af00      	add	r7, sp, #0
   85b68:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
   85b6a:	687b      	ldr	r3, [r7, #4]
   85b6c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   85b70:	601a      	str	r2, [r3, #0]
}
   85b72:	bf00      	nop
   85b74:	370c      	adds	r7, #12
   85b76:	46bd      	mov	sp, r7
   85b78:	bc80      	pop	{r7}
   85b7a:	4770      	bx	lr

00085b7c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
   85b7c:	b480      	push	{r7}
   85b7e:	b083      	sub	sp, #12
   85b80:	af00      	add	r7, sp, #0
   85b82:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
   85b84:	687b      	ldr	r3, [r7, #4]
   85b86:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   85b8a:	601a      	str	r2, [r3, #0]
}
   85b8c:	bf00      	nop
   85b8e:	370c      	adds	r7, #12
   85b90:	46bd      	mov	sp, r7
   85b92:	bc80      	pop	{r7}
   85b94:	4770      	bx	lr

00085b96 <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
   85b96:	b480      	push	{r7}
   85b98:	b083      	sub	sp, #12
   85b9a:	af00      	add	r7, sp, #0
   85b9c:	6078      	str	r0, [r7, #4]
   85b9e:	6039      	str	r1, [r7, #0]
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   85ba0:	bf00      	nop
   85ba2:	687b      	ldr	r3, [r7, #4]
   85ba4:	695b      	ldr	r3, [r3, #20]
   85ba6:	f003 0302 	and.w	r3, r3, #2
   85baa:	2b00      	cmp	r3, #0
   85bac:	d0f9      	beq.n	85ba2 <usart_putchar+0xc>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   85bae:	683b      	ldr	r3, [r7, #0]
   85bb0:	f3c3 0208 	ubfx	r2, r3, #0, #9
   85bb4:	687b      	ldr	r3, [r7, #4]
   85bb6:	61da      	str	r2, [r3, #28]

	return 0;
   85bb8:	2300      	movs	r3, #0
}
   85bba:	4618      	mov	r0, r3
   85bbc:	370c      	adds	r7, #12
   85bbe:	46bd      	mov	sp, r7
   85bc0:	bc80      	pop	{r7}
   85bc2:	4770      	bx	lr

00085bc4 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
   85bc4:	b480      	push	{r7}
   85bc6:	b083      	sub	sp, #12
   85bc8:	af00      	add	r7, sp, #0
   85bca:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   85bcc:	687b      	ldr	r3, [r7, #4]
   85bce:	4a04      	ldr	r2, [pc, #16]	; (85be0 <usart_disable_writeprotect+0x1c>)
   85bd0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
   85bd4:	bf00      	nop
   85bd6:	370c      	adds	r7, #12
   85bd8:	46bd      	mov	sp, r7
   85bda:	bc80      	pop	{r7}
   85bdc:	4770      	bx	lr
   85bde:	bf00      	nop
   85be0:	55534100 	.word	0x55534100

00085be4 <__libc_init_array>:
   85be4:	b570      	push	{r4, r5, r6, lr}
   85be6:	4e0d      	ldr	r6, [pc, #52]	; (85c1c <__libc_init_array+0x38>)
   85be8:	4d0d      	ldr	r5, [pc, #52]	; (85c20 <__libc_init_array+0x3c>)
   85bea:	1b76      	subs	r6, r6, r5
   85bec:	10b6      	asrs	r6, r6, #2
   85bee:	d006      	beq.n	85bfe <__libc_init_array+0x1a>
   85bf0:	2400      	movs	r4, #0
   85bf2:	3401      	adds	r4, #1
   85bf4:	f855 3b04 	ldr.w	r3, [r5], #4
   85bf8:	4798      	blx	r3
   85bfa:	42a6      	cmp	r6, r4
   85bfc:	d1f9      	bne.n	85bf2 <__libc_init_array+0xe>
   85bfe:	4e09      	ldr	r6, [pc, #36]	; (85c24 <__libc_init_array+0x40>)
   85c00:	4d09      	ldr	r5, [pc, #36]	; (85c28 <__libc_init_array+0x44>)
   85c02:	f005 f895 	bl	8ad30 <_init>
   85c06:	1b76      	subs	r6, r6, r5
   85c08:	10b6      	asrs	r6, r6, #2
   85c0a:	d006      	beq.n	85c1a <__libc_init_array+0x36>
   85c0c:	2400      	movs	r4, #0
   85c0e:	3401      	adds	r4, #1
   85c10:	f855 3b04 	ldr.w	r3, [r5], #4
   85c14:	4798      	blx	r3
   85c16:	42a6      	cmp	r6, r4
   85c18:	d1f9      	bne.n	85c0e <__libc_init_array+0x2a>
   85c1a:	bd70      	pop	{r4, r5, r6, pc}
   85c1c:	0008ad3c 	.word	0x0008ad3c
   85c20:	0008ad3c 	.word	0x0008ad3c
   85c24:	0008ad44 	.word	0x0008ad44
   85c28:	0008ad3c 	.word	0x0008ad3c

00085c2c <memcpy>:
   85c2c:	4684      	mov	ip, r0
   85c2e:	ea41 0300 	orr.w	r3, r1, r0
   85c32:	f013 0303 	ands.w	r3, r3, #3
   85c36:	d149      	bne.n	85ccc <memcpy+0xa0>
   85c38:	3a40      	subs	r2, #64	; 0x40
   85c3a:	d323      	bcc.n	85c84 <memcpy+0x58>
   85c3c:	680b      	ldr	r3, [r1, #0]
   85c3e:	6003      	str	r3, [r0, #0]
   85c40:	684b      	ldr	r3, [r1, #4]
   85c42:	6043      	str	r3, [r0, #4]
   85c44:	688b      	ldr	r3, [r1, #8]
   85c46:	6083      	str	r3, [r0, #8]
   85c48:	68cb      	ldr	r3, [r1, #12]
   85c4a:	60c3      	str	r3, [r0, #12]
   85c4c:	690b      	ldr	r3, [r1, #16]
   85c4e:	6103      	str	r3, [r0, #16]
   85c50:	694b      	ldr	r3, [r1, #20]
   85c52:	6143      	str	r3, [r0, #20]
   85c54:	698b      	ldr	r3, [r1, #24]
   85c56:	6183      	str	r3, [r0, #24]
   85c58:	69cb      	ldr	r3, [r1, #28]
   85c5a:	61c3      	str	r3, [r0, #28]
   85c5c:	6a0b      	ldr	r3, [r1, #32]
   85c5e:	6203      	str	r3, [r0, #32]
   85c60:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   85c62:	6243      	str	r3, [r0, #36]	; 0x24
   85c64:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   85c66:	6283      	str	r3, [r0, #40]	; 0x28
   85c68:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   85c6a:	62c3      	str	r3, [r0, #44]	; 0x2c
   85c6c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   85c6e:	6303      	str	r3, [r0, #48]	; 0x30
   85c70:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   85c72:	6343      	str	r3, [r0, #52]	; 0x34
   85c74:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   85c76:	6383      	str	r3, [r0, #56]	; 0x38
   85c78:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   85c7a:	63c3      	str	r3, [r0, #60]	; 0x3c
   85c7c:	3040      	adds	r0, #64	; 0x40
   85c7e:	3140      	adds	r1, #64	; 0x40
   85c80:	3a40      	subs	r2, #64	; 0x40
   85c82:	d2db      	bcs.n	85c3c <memcpy+0x10>
   85c84:	3230      	adds	r2, #48	; 0x30
   85c86:	d30b      	bcc.n	85ca0 <memcpy+0x74>
   85c88:	680b      	ldr	r3, [r1, #0]
   85c8a:	6003      	str	r3, [r0, #0]
   85c8c:	684b      	ldr	r3, [r1, #4]
   85c8e:	6043      	str	r3, [r0, #4]
   85c90:	688b      	ldr	r3, [r1, #8]
   85c92:	6083      	str	r3, [r0, #8]
   85c94:	68cb      	ldr	r3, [r1, #12]
   85c96:	60c3      	str	r3, [r0, #12]
   85c98:	3010      	adds	r0, #16
   85c9a:	3110      	adds	r1, #16
   85c9c:	3a10      	subs	r2, #16
   85c9e:	d2f3      	bcs.n	85c88 <memcpy+0x5c>
   85ca0:	320c      	adds	r2, #12
   85ca2:	d305      	bcc.n	85cb0 <memcpy+0x84>
   85ca4:	f851 3b04 	ldr.w	r3, [r1], #4
   85ca8:	f840 3b04 	str.w	r3, [r0], #4
   85cac:	3a04      	subs	r2, #4
   85cae:	d2f9      	bcs.n	85ca4 <memcpy+0x78>
   85cb0:	3204      	adds	r2, #4
   85cb2:	d008      	beq.n	85cc6 <memcpy+0x9a>
   85cb4:	07d2      	lsls	r2, r2, #31
   85cb6:	bf1c      	itt	ne
   85cb8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   85cbc:	f800 3b01 	strbne.w	r3, [r0], #1
   85cc0:	d301      	bcc.n	85cc6 <memcpy+0x9a>
   85cc2:	880b      	ldrh	r3, [r1, #0]
   85cc4:	8003      	strh	r3, [r0, #0]
   85cc6:	4660      	mov	r0, ip
   85cc8:	4770      	bx	lr
   85cca:	bf00      	nop
   85ccc:	2a08      	cmp	r2, #8
   85cce:	d313      	bcc.n	85cf8 <memcpy+0xcc>
   85cd0:	078b      	lsls	r3, r1, #30
   85cd2:	d0b1      	beq.n	85c38 <memcpy+0xc>
   85cd4:	f010 0303 	ands.w	r3, r0, #3
   85cd8:	d0ae      	beq.n	85c38 <memcpy+0xc>
   85cda:	f1c3 0304 	rsb	r3, r3, #4
   85cde:	1ad2      	subs	r2, r2, r3
   85ce0:	07db      	lsls	r3, r3, #31
   85ce2:	bf1c      	itt	ne
   85ce4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   85ce8:	f800 3b01 	strbne.w	r3, [r0], #1
   85cec:	d3a4      	bcc.n	85c38 <memcpy+0xc>
   85cee:	f831 3b02 	ldrh.w	r3, [r1], #2
   85cf2:	f820 3b02 	strh.w	r3, [r0], #2
   85cf6:	e79f      	b.n	85c38 <memcpy+0xc>
   85cf8:	3a04      	subs	r2, #4
   85cfa:	d3d9      	bcc.n	85cb0 <memcpy+0x84>
   85cfc:	3a01      	subs	r2, #1
   85cfe:	f811 3b01 	ldrb.w	r3, [r1], #1
   85d02:	f800 3b01 	strb.w	r3, [r0], #1
   85d06:	d2f9      	bcs.n	85cfc <memcpy+0xd0>
   85d08:	780b      	ldrb	r3, [r1, #0]
   85d0a:	7003      	strb	r3, [r0, #0]
   85d0c:	784b      	ldrb	r3, [r1, #1]
   85d0e:	7043      	strb	r3, [r0, #1]
   85d10:	788b      	ldrb	r3, [r1, #2]
   85d12:	7083      	strb	r3, [r0, #2]
   85d14:	4660      	mov	r0, ip
   85d16:	4770      	bx	lr

00085d18 <memset>:
   85d18:	b4f0      	push	{r4, r5, r6, r7}
   85d1a:	0786      	lsls	r6, r0, #30
   85d1c:	d043      	beq.n	85da6 <memset+0x8e>
   85d1e:	1e54      	subs	r4, r2, #1
   85d20:	2a00      	cmp	r2, #0
   85d22:	d03e      	beq.n	85da2 <memset+0x8a>
   85d24:	b2ca      	uxtb	r2, r1
   85d26:	4603      	mov	r3, r0
   85d28:	e002      	b.n	85d30 <memset+0x18>
   85d2a:	f114 34ff 	adds.w	r4, r4, #4294967295
   85d2e:	d338      	bcc.n	85da2 <memset+0x8a>
   85d30:	f803 2b01 	strb.w	r2, [r3], #1
   85d34:	079d      	lsls	r5, r3, #30
   85d36:	d1f8      	bne.n	85d2a <memset+0x12>
   85d38:	2c03      	cmp	r4, #3
   85d3a:	d92b      	bls.n	85d94 <memset+0x7c>
   85d3c:	b2cd      	uxtb	r5, r1
   85d3e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   85d42:	2c0f      	cmp	r4, #15
   85d44:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   85d48:	d916      	bls.n	85d78 <memset+0x60>
   85d4a:	f1a4 0710 	sub.w	r7, r4, #16
   85d4e:	093f      	lsrs	r7, r7, #4
   85d50:	f103 0620 	add.w	r6, r3, #32
   85d54:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   85d58:	f103 0210 	add.w	r2, r3, #16
   85d5c:	e942 5504 	strd	r5, r5, [r2, #-16]
   85d60:	e942 5502 	strd	r5, r5, [r2, #-8]
   85d64:	3210      	adds	r2, #16
   85d66:	42b2      	cmp	r2, r6
   85d68:	d1f8      	bne.n	85d5c <memset+0x44>
   85d6a:	f004 040f 	and.w	r4, r4, #15
   85d6e:	3701      	adds	r7, #1
   85d70:	2c03      	cmp	r4, #3
   85d72:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   85d76:	d90d      	bls.n	85d94 <memset+0x7c>
   85d78:	461e      	mov	r6, r3
   85d7a:	4622      	mov	r2, r4
   85d7c:	3a04      	subs	r2, #4
   85d7e:	2a03      	cmp	r2, #3
   85d80:	f846 5b04 	str.w	r5, [r6], #4
   85d84:	d8fa      	bhi.n	85d7c <memset+0x64>
   85d86:	1f22      	subs	r2, r4, #4
   85d88:	f022 0203 	bic.w	r2, r2, #3
   85d8c:	3204      	adds	r2, #4
   85d8e:	4413      	add	r3, r2
   85d90:	f004 0403 	and.w	r4, r4, #3
   85d94:	b12c      	cbz	r4, 85da2 <memset+0x8a>
   85d96:	b2c9      	uxtb	r1, r1
   85d98:	441c      	add	r4, r3
   85d9a:	f803 1b01 	strb.w	r1, [r3], #1
   85d9e:	429c      	cmp	r4, r3
   85da0:	d1fb      	bne.n	85d9a <memset+0x82>
   85da2:	bcf0      	pop	{r4, r5, r6, r7}
   85da4:	4770      	bx	lr
   85da6:	4614      	mov	r4, r2
   85da8:	4603      	mov	r3, r0
   85daa:	e7c5      	b.n	85d38 <memset+0x20>

00085dac <sprintf>:
   85dac:	b40e      	push	{r1, r2, r3}
   85dae:	4603      	mov	r3, r0
   85db0:	b530      	push	{r4, r5, lr}
   85db2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
   85db6:	b09c      	sub	sp, #112	; 0x70
   85db8:	a91f      	add	r1, sp, #124	; 0x7c
   85dba:	f851 2b04 	ldr.w	r2, [r1], #4
   85dbe:	480a      	ldr	r0, [pc, #40]	; (85de8 <sprintf+0x3c>)
   85dc0:	4d0a      	ldr	r5, [pc, #40]	; (85dec <sprintf+0x40>)
   85dc2:	9302      	str	r3, [sp, #8]
   85dc4:	9306      	str	r3, [sp, #24]
   85dc6:	9101      	str	r1, [sp, #4]
   85dc8:	460b      	mov	r3, r1
   85dca:	6800      	ldr	r0, [r0, #0]
   85dcc:	a902      	add	r1, sp, #8
   85dce:	9407      	str	r4, [sp, #28]
   85dd0:	e9cd 4504 	strd	r4, r5, [sp, #16]
   85dd4:	f000 f80c 	bl	85df0 <_svfprintf_r>
   85dd8:	2200      	movs	r2, #0
   85dda:	9b02      	ldr	r3, [sp, #8]
   85ddc:	701a      	strb	r2, [r3, #0]
   85dde:	b01c      	add	sp, #112	; 0x70
   85de0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   85de4:	b003      	add	sp, #12
   85de6:	4770      	bx	lr
   85de8:	20000450 	.word	0x20000450
   85dec:	ffff0208 	.word	0xffff0208

00085df0 <_svfprintf_r>:
   85df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85df4:	b0d9      	sub	sp, #356	; 0x164
   85df6:	460c      	mov	r4, r1
   85df8:	910a      	str	r1, [sp, #40]	; 0x28
   85dfa:	4693      	mov	fp, r2
   85dfc:	930d      	str	r3, [sp, #52]	; 0x34
   85dfe:	9007      	str	r0, [sp, #28]
   85e00:	f002 fe10 	bl	88a24 <_localeconv_r>
   85e04:	6803      	ldr	r3, [r0, #0]
   85e06:	4618      	mov	r0, r3
   85e08:	931d      	str	r3, [sp, #116]	; 0x74
   85e0a:	f003 fe87 	bl	89b1c <strlen>
   85e0e:	89a3      	ldrh	r3, [r4, #12]
   85e10:	901c      	str	r0, [sp, #112]	; 0x70
   85e12:	061f      	lsls	r7, r3, #24
   85e14:	d503      	bpl.n	85e1e <_svfprintf_r+0x2e>
   85e16:	6923      	ldr	r3, [r4, #16]
   85e18:	2b00      	cmp	r3, #0
   85e1a:	f000 8756 	beq.w	86cca <_svfprintf_r+0xeda>
   85e1e:	2300      	movs	r3, #0
   85e20:	465e      	mov	r6, fp
   85e22:	9318      	str	r3, [sp, #96]	; 0x60
   85e24:	9314      	str	r3, [sp, #80]	; 0x50
   85e26:	9317      	str	r3, [sp, #92]	; 0x5c
   85e28:	e9cd 332d 	strd	r3, r3, [sp, #180]	; 0xb4
   85e2c:	931b      	str	r3, [sp, #108]	; 0x6c
   85e2e:	e9cd 331f 	strd	r3, r3, [sp, #124]	; 0x7c
   85e32:	9321      	str	r3, [sp, #132]	; 0x84
   85e34:	931e      	str	r3, [sp, #120]	; 0x78
   85e36:	9309      	str	r3, [sp, #36]	; 0x24
   85e38:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
   85e3c:	ab2f      	add	r3, sp, #188	; 0xbc
   85e3e:	932c      	str	r3, [sp, #176]	; 0xb0
   85e40:	4699      	mov	r9, r3
   85e42:	7833      	ldrb	r3, [r6, #0]
   85e44:	2b00      	cmp	r3, #0
   85e46:	f000 8190 	beq.w	8616a <_svfprintf_r+0x37a>
   85e4a:	2b25      	cmp	r3, #37	; 0x25
   85e4c:	4634      	mov	r4, r6
   85e4e:	d102      	bne.n	85e56 <_svfprintf_r+0x66>
   85e50:	e01a      	b.n	85e88 <_svfprintf_r+0x98>
   85e52:	2b25      	cmp	r3, #37	; 0x25
   85e54:	d003      	beq.n	85e5e <_svfprintf_r+0x6e>
   85e56:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   85e5a:	2b00      	cmp	r3, #0
   85e5c:	d1f9      	bne.n	85e52 <_svfprintf_r+0x62>
   85e5e:	1ba5      	subs	r5, r4, r6
   85e60:	b175      	cbz	r5, 85e80 <_svfprintf_r+0x90>
   85e62:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
   85e66:	3301      	adds	r3, #1
   85e68:	442a      	add	r2, r5
   85e6a:	2b07      	cmp	r3, #7
   85e6c:	e9c9 6500 	strd	r6, r5, [r9]
   85e70:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
   85e74:	dc7c      	bgt.n	85f70 <_svfprintf_r+0x180>
   85e76:	f109 0908 	add.w	r9, r9, #8
   85e7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   85e7c:	442b      	add	r3, r5
   85e7e:	9309      	str	r3, [sp, #36]	; 0x24
   85e80:	7823      	ldrb	r3, [r4, #0]
   85e82:	2b00      	cmp	r3, #0
   85e84:	f000 8171 	beq.w	8616a <_svfprintf_r+0x37a>
   85e88:	2300      	movs	r3, #0
   85e8a:	f04f 3aff 	mov.w	sl, #4294967295
   85e8e:	4698      	mov	r8, r3
   85e90:	252b      	movs	r5, #43	; 0x2b
   85e92:	7867      	ldrb	r7, [r4, #1]
   85e94:	930b      	str	r3, [sp, #44]	; 0x2c
   85e96:	f88d 3093 	strb.w	r3, [sp, #147]	; 0x93
   85e9a:	f104 0b01 	add.w	fp, r4, #1
   85e9e:	f10b 0b01 	add.w	fp, fp, #1
   85ea2:	f1a7 0320 	sub.w	r3, r7, #32
   85ea6:	2b5a      	cmp	r3, #90	; 0x5a
   85ea8:	f200 83d0 	bhi.w	8664c <_svfprintf_r+0x85c>
   85eac:	e8df f013 	tbh	[pc, r3, lsl #1]
   85eb0:	03ce038c 	.word	0x03ce038c
   85eb4:	038703ce 	.word	0x038703ce
   85eb8:	03ce03ce 	.word	0x03ce03ce
   85ebc:	036803ce 	.word	0x036803ce
   85ec0:	03ce03ce 	.word	0x03ce03ce
   85ec4:	0356035b 	.word	0x0356035b
   85ec8:	035103ce 	.word	0x035103ce
   85ecc:	03ce0337 	.word	0x03ce0337
   85ed0:	00b50186 	.word	0x00b50186
   85ed4:	00b500b5 	.word	0x00b500b5
   85ed8:	00b500b5 	.word	0x00b500b5
   85edc:	00b500b5 	.word	0x00b500b5
   85ee0:	00b500b5 	.word	0x00b500b5
   85ee4:	03ce03ce 	.word	0x03ce03ce
   85ee8:	03ce03ce 	.word	0x03ce03ce
   85eec:	03ce03ce 	.word	0x03ce03ce
   85ef0:	02b003ce 	.word	0x02b003ce
   85ef4:	018b03ce 	.word	0x018b03ce
   85ef8:	02b00321 	.word	0x02b00321
   85efc:	02b002b0 	.word	0x02b002b0
   85f00:	03ce03ce 	.word	0x03ce03ce
   85f04:	03ce03ce 	.word	0x03ce03ce
   85f08:	03ce031c 	.word	0x03ce031c
   85f0c:	008403ce 	.word	0x008403ce
   85f10:	03ce03ce 	.word	0x03ce03ce
   85f14:	02f503ce 	.word	0x02f503ce
   85f18:	03ad03ce 	.word	0x03ad03ce
   85f1c:	03ce03ce 	.word	0x03ce03ce
   85f20:	03ce0397 	.word	0x03ce0397
   85f24:	03ce03ce 	.word	0x03ce03ce
   85f28:	03ce03ce 	.word	0x03ce03ce
   85f2c:	03ce03ce 	.word	0x03ce03ce
   85f30:	02b003ce 	.word	0x02b003ce
   85f34:	018b03ce 	.word	0x018b03ce
   85f38:	02b000c4 	.word	0x02b000c4
   85f3c:	02b002b0 	.word	0x02b002b0
   85f40:	00c403c1 	.word	0x00c403c1
   85f44:	03ce005b 	.word	0x03ce005b
   85f48:	03ce0169 	.word	0x03ce0169
   85f4c:	00860142 	.word	0x00860142
   85f50:	005b0176 	.word	0x005b0176
   85f54:	02f503ce 	.word	0x02f503ce
   85f58:	0113005d 	.word	0x0113005d
   85f5c:	03ce03ce 	.word	0x03ce03ce
   85f60:	03ce0122 	.word	0x03ce0122
   85f64:	005d      	.short	0x005d
   85f66:	f048 0820 	orr.w	r8, r8, #32
   85f6a:	f89b 7000 	ldrb.w	r7, [fp]
   85f6e:	e796      	b.n	85e9e <_svfprintf_r+0xae>
   85f70:	aa2c      	add	r2, sp, #176	; 0xb0
   85f72:	990a      	ldr	r1, [sp, #40]	; 0x28
   85f74:	9807      	ldr	r0, [sp, #28]
   85f76:	f003 fe31 	bl	89bdc <__ssprint_r>
   85f7a:	b980      	cbnz	r0, 85f9e <_svfprintf_r+0x1ae>
   85f7c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   85f80:	e77b      	b.n	85e7a <_svfprintf_r+0x8a>
   85f82:	aa2c      	add	r2, sp, #176	; 0xb0
   85f84:	4659      	mov	r1, fp
   85f86:	4650      	mov	r0, sl
   85f88:	f003 fe28 	bl	89bdc <__ssprint_r>
   85f8c:	2800      	cmp	r0, #0
   85f8e:	f001 80c3 	beq.w	87118 <_svfprintf_r+0x1328>
   85f92:	9b10      	ldr	r3, [sp, #64]	; 0x40
   85f94:	b11b      	cbz	r3, 85f9e <_svfprintf_r+0x1ae>
   85f96:	9910      	ldr	r1, [sp, #64]	; 0x40
   85f98:	9807      	ldr	r0, [sp, #28]
   85f9a:	f002 fc4f 	bl	8883c <_free_r>
   85f9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   85fa0:	899b      	ldrh	r3, [r3, #12]
   85fa2:	f013 0f40 	tst.w	r3, #64	; 0x40
   85fa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
   85fa8:	bf18      	it	ne
   85faa:	f04f 33ff 	movne.w	r3, #4294967295
   85fae:	9309      	str	r3, [sp, #36]	; 0x24
   85fb0:	9809      	ldr	r0, [sp, #36]	; 0x24
   85fb2:	b059      	add	sp, #356	; 0x164
   85fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85fb8:	f048 0810 	orr.w	r8, r8, #16
   85fbc:	f018 0f20 	tst.w	r8, #32
   85fc0:	f000 856e 	beq.w	86aa0 <_svfprintf_r+0xcb0>
   85fc4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
   85fc6:	3407      	adds	r4, #7
   85fc8:	f024 0307 	bic.w	r3, r4, #7
   85fcc:	f103 0208 	add.w	r2, r3, #8
   85fd0:	920d      	str	r2, [sp, #52]	; 0x34
   85fd2:	e9d3 4500 	ldrd	r4, r5, [r3]
   85fd6:	2200      	movs	r2, #0
   85fd8:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
   85fdc:	2100      	movs	r1, #0
   85fde:	f1ba 3fff 	cmp.w	sl, #4294967295
   85fe2:	f88d 1093 	strb.w	r1, [sp, #147]	; 0x93
   85fe6:	a958      	add	r1, sp, #352	; 0x160
   85fe8:	9108      	str	r1, [sp, #32]
   85fea:	f000 846f 	beq.w	868cc <_svfprintf_r+0xadc>
   85fee:	ea54 0105 	orrs.w	r1, r4, r5
   85ff2:	f023 0880 	bic.w	r8, r3, #128	; 0x80
   85ff6:	d145      	bne.n	86084 <_svfprintf_r+0x294>
   85ff8:	f1ba 0f00 	cmp.w	sl, #0
   85ffc:	f040 8792 	bne.w	86f24 <_svfprintf_r+0x1134>
   86000:	2a00      	cmp	r2, #0
   86002:	f040 851b 	bne.w	86a3c <_svfprintf_r+0xc4c>
   86006:	f013 0301 	ands.w	r3, r3, #1
   8600a:	930c      	str	r3, [sp, #48]	; 0x30
   8600c:	f000 857a 	beq.w	86b04 <_svfprintf_r+0xd14>
   86010:	2330      	movs	r3, #48	; 0x30
   86012:	ae58      	add	r6, sp, #352	; 0x160
   86014:	f806 3d01 	strb.w	r3, [r6, #-1]!
   86018:	e349      	b.n	866ae <_svfprintf_r+0x8be>
   8601a:	2200      	movs	r2, #0
   8601c:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
   86020:	f81b 7b01 	ldrb.w	r7, [fp], #1
   86024:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   86028:	eb03 0242 	add.w	r2, r3, r2, lsl #1
   8602c:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
   86030:	2b09      	cmp	r3, #9
   86032:	d9f5      	bls.n	86020 <_svfprintf_r+0x230>
   86034:	920b      	str	r2, [sp, #44]	; 0x2c
   86036:	e734      	b.n	85ea2 <_svfprintf_r+0xb2>
   86038:	4643      	mov	r3, r8
   8603a:	069e      	lsls	r6, r3, #26
   8603c:	f140 825e 	bpl.w	864fc <_svfprintf_r+0x70c>
   86040:	9c0d      	ldr	r4, [sp, #52]	; 0x34
   86042:	3407      	adds	r4, #7
   86044:	f024 0407 	bic.w	r4, r4, #7
   86048:	e9d4 0100 	ldrd	r0, r1, [r4]
   8604c:	f104 0208 	add.w	r2, r4, #8
   86050:	460d      	mov	r5, r1
   86052:	4604      	mov	r4, r0
   86054:	920d      	str	r2, [sp, #52]	; 0x34
   86056:	2800      	cmp	r0, #0
   86058:	f171 0200 	sbcs.w	r2, r1, #0
   8605c:	da05      	bge.n	8606a <_svfprintf_r+0x27a>
   8605e:	222d      	movs	r2, #45	; 0x2d
   86060:	4264      	negs	r4, r4
   86062:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   86066:	f88d 2093 	strb.w	r2, [sp, #147]	; 0x93
   8606a:	aa58      	add	r2, sp, #352	; 0x160
   8606c:	f1ba 3fff 	cmp.w	sl, #4294967295
   86070:	9208      	str	r2, [sp, #32]
   86072:	f000 86f4 	beq.w	86e5e <_svfprintf_r+0x106e>
   86076:	ea54 0105 	orrs.w	r1, r4, r5
   8607a:	f04f 0201 	mov.w	r2, #1
   8607e:	f023 0880 	bic.w	r8, r3, #128	; 0x80
   86082:	d0b9      	beq.n	85ff8 <_svfprintf_r+0x208>
   86084:	2a01      	cmp	r2, #1
   86086:	f000 8425 	beq.w	868d4 <_svfprintf_r+0xae4>
   8608a:	2a02      	cmp	r2, #2
   8608c:	f000 82fc 	beq.w	86688 <_svfprintf_r+0x898>
   86090:	a958      	add	r1, sp, #352	; 0x160
   86092:	e000      	b.n	86096 <_svfprintf_r+0x2a6>
   86094:	4631      	mov	r1, r6
   86096:	08e2      	lsrs	r2, r4, #3
   86098:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
   8609c:	08e8      	lsrs	r0, r5, #3
   8609e:	f004 0307 	and.w	r3, r4, #7
   860a2:	4605      	mov	r5, r0
   860a4:	4614      	mov	r4, r2
   860a6:	3330      	adds	r3, #48	; 0x30
   860a8:	ea54 0205 	orrs.w	r2, r4, r5
   860ac:	f801 3c01 	strb.w	r3, [r1, #-1]
   860b0:	f101 36ff 	add.w	r6, r1, #4294967295
   860b4:	d1ee      	bne.n	86094 <_svfprintf_r+0x2a4>
   860b6:	f018 0f01 	tst.w	r8, #1
   860ba:	f000 82f5 	beq.w	866a8 <_svfprintf_r+0x8b8>
   860be:	2b30      	cmp	r3, #48	; 0x30
   860c0:	f000 82f2 	beq.w	866a8 <_svfprintf_r+0x8b8>
   860c4:	2330      	movs	r3, #48	; 0x30
   860c6:	9a08      	ldr	r2, [sp, #32]
   860c8:	3902      	subs	r1, #2
   860ca:	1a52      	subs	r2, r2, r1
   860cc:	f806 3c01 	strb.w	r3, [r6, #-1]
   860d0:	920c      	str	r2, [sp, #48]	; 0x30
   860d2:	460e      	mov	r6, r1
   860d4:	e2eb      	b.n	866ae <_svfprintf_r+0x8be>
   860d6:	4643      	mov	r3, r8
   860d8:	069e      	lsls	r6, r3, #26
   860da:	f140 829b 	bpl.w	86614 <_svfprintf_r+0x824>
   860de:	9c0d      	ldr	r4, [sp, #52]	; 0x34
   860e0:	3407      	adds	r4, #7
   860e2:	f024 0207 	bic.w	r2, r4, #7
   860e6:	f102 0108 	add.w	r1, r2, #8
   860ea:	e9d2 4500 	ldrd	r4, r5, [r2]
   860ee:	910d      	str	r1, [sp, #52]	; 0x34
   860f0:	2201      	movs	r2, #1
   860f2:	e773      	b.n	85fdc <_svfprintf_r+0x1ec>
   860f4:	4ba4      	ldr	r3, [pc, #656]	; (86388 <_svfprintf_r+0x598>)
   860f6:	f018 0f20 	tst.w	r8, #32
   860fa:	931b      	str	r3, [sp, #108]	; 0x6c
   860fc:	f000 8275 	beq.w	865ea <_svfprintf_r+0x7fa>
   86100:	9c0d      	ldr	r4, [sp, #52]	; 0x34
   86102:	3407      	adds	r4, #7
   86104:	f024 0307 	bic.w	r3, r4, #7
   86108:	f103 0208 	add.w	r2, r3, #8
   8610c:	920d      	str	r2, [sp, #52]	; 0x34
   8610e:	e9d3 4500 	ldrd	r4, r5, [r3]
   86112:	f018 0f01 	tst.w	r8, #1
   86116:	d009      	beq.n	8612c <_svfprintf_r+0x33c>
   86118:	ea54 0305 	orrs.w	r3, r4, r5
   8611c:	d006      	beq.n	8612c <_svfprintf_r+0x33c>
   8611e:	2330      	movs	r3, #48	; 0x30
   86120:	f88d 7095 	strb.w	r7, [sp, #149]	; 0x95
   86124:	f048 0802 	orr.w	r8, r8, #2
   86128:	f88d 3094 	strb.w	r3, [sp, #148]	; 0x94
   8612c:	2202      	movs	r2, #2
   8612e:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
   86132:	e753      	b.n	85fdc <_svfprintf_r+0x1ec>
   86134:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   86136:	f018 0f20 	tst.w	r8, #32
   8613a:	f852 3b04 	ldr.w	r3, [r2], #4
   8613e:	920d      	str	r2, [sp, #52]	; 0x34
   86140:	f040 8507 	bne.w	86b52 <_svfprintf_r+0xd62>
   86144:	f018 0f10 	tst.w	r8, #16
   86148:	f040 8740 	bne.w	86fcc <_svfprintf_r+0x11dc>
   8614c:	f018 0f40 	tst.w	r8, #64	; 0x40
   86150:	f040 87f1 	bne.w	87136 <_svfprintf_r+0x1346>
   86154:	f418 7f00 	tst.w	r8, #512	; 0x200
   86158:	f000 8738 	beq.w	86fcc <_svfprintf_r+0x11dc>
   8615c:	465e      	mov	r6, fp
   8615e:	9a09      	ldr	r2, [sp, #36]	; 0x24
   86160:	701a      	strb	r2, [r3, #0]
   86162:	7833      	ldrb	r3, [r6, #0]
   86164:	2b00      	cmp	r3, #0
   86166:	f47f ae70 	bne.w	85e4a <_svfprintf_r+0x5a>
   8616a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
   8616c:	2b00      	cmp	r3, #0
   8616e:	f43f af16 	beq.w	85f9e <_svfprintf_r+0x1ae>
   86172:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   86174:	9807      	ldr	r0, [sp, #28]
   86176:	aa2c      	add	r2, sp, #176	; 0xb0
   86178:	4621      	mov	r1, r4
   8617a:	f003 fd2f 	bl	89bdc <__ssprint_r>
   8617e:	89a3      	ldrh	r3, [r4, #12]
   86180:	e70f      	b.n	85fa2 <_svfprintf_r+0x1b2>
   86182:	f89b 7000 	ldrb.w	r7, [fp]
   86186:	2f6c      	cmp	r7, #108	; 0x6c
   86188:	bf03      	ittte	eq
   8618a:	f89b 7001 	ldrbeq.w	r7, [fp, #1]
   8618e:	f048 0820 	orreq.w	r8, r8, #32
   86192:	f10b 0b01 	addeq.w	fp, fp, #1
   86196:	f048 0810 	orrne.w	r8, r8, #16
   8619a:	e680      	b.n	85e9e <_svfprintf_r+0xae>
   8619c:	f647 0230 	movw	r2, #30768	; 0x7830
   861a0:	990d      	ldr	r1, [sp, #52]	; 0x34
   861a2:	f8ad 2094 	strh.w	r2, [sp, #148]	; 0x94
   861a6:	1d0a      	adds	r2, r1, #4
   861a8:	920d      	str	r2, [sp, #52]	; 0x34
   861aa:	4a77      	ldr	r2, [pc, #476]	; (86388 <_svfprintf_r+0x598>)
   861ac:	680c      	ldr	r4, [r1, #0]
   861ae:	921b      	str	r2, [sp, #108]	; 0x6c
   861b0:	f048 0302 	orr.w	r3, r8, #2
   861b4:	2500      	movs	r5, #0
   861b6:	2202      	movs	r2, #2
   861b8:	2778      	movs	r7, #120	; 0x78
   861ba:	e70f      	b.n	85fdc <_svfprintf_r+0x1ec>
   861bc:	f048 0880 	orr.w	r8, r8, #128	; 0x80
   861c0:	f89b 7000 	ldrb.w	r7, [fp]
   861c4:	e66b      	b.n	85e9e <_svfprintf_r+0xae>
   861c6:	2300      	movs	r3, #0
   861c8:	2001      	movs	r0, #1
   861ca:	9c0d      	ldr	r4, [sp, #52]	; 0x34
   861cc:	461a      	mov	r2, r3
   861ce:	6821      	ldr	r1, [r4, #0]
   861d0:	f88d 3093 	strb.w	r3, [sp, #147]	; 0x93
   861d4:	9310      	str	r3, [sp, #64]	; 0x40
   861d6:	469a      	mov	sl, r3
   861d8:	9313      	str	r3, [sp, #76]	; 0x4c
   861da:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
   861de:	1d23      	adds	r3, r4, #4
   861e0:	9008      	str	r0, [sp, #32]
   861e2:	900c      	str	r0, [sp, #48]	; 0x30
   861e4:	f88d 10fc 	strb.w	r1, [sp, #252]	; 0xfc
   861e8:	930d      	str	r3, [sp, #52]	; 0x34
   861ea:	ae3f      	add	r6, sp, #252	; 0xfc
   861ec:	f018 0302 	ands.w	r3, r8, #2
   861f0:	930e      	str	r3, [sp, #56]	; 0x38
   861f2:	d002      	beq.n	861fa <_svfprintf_r+0x40a>
   861f4:	9b08      	ldr	r3, [sp, #32]
   861f6:	3302      	adds	r3, #2
   861f8:	9308      	str	r3, [sp, #32]
   861fa:	f018 0384 	ands.w	r3, r8, #132	; 0x84
   861fe:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   86200:	9311      	str	r3, [sp, #68]	; 0x44
   86202:	d13f      	bne.n	86284 <_svfprintf_r+0x494>
   86204:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   86206:	9908      	ldr	r1, [sp, #32]
   86208:	1a5d      	subs	r5, r3, r1
   8620a:	2d00      	cmp	r5, #0
   8620c:	dd3a      	ble.n	86284 <_svfprintf_r+0x494>
   8620e:	2d10      	cmp	r5, #16
   86210:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   86212:	dd29      	ble.n	86268 <_svfprintf_r+0x478>
   86214:	4649      	mov	r1, r9
   86216:	4620      	mov	r0, r4
   86218:	46b1      	mov	r9, r6
   8621a:	2310      	movs	r3, #16
   8621c:	9722      	str	r7, [sp, #136]	; 0x88
   8621e:	9c07      	ldr	r4, [sp, #28]
   86220:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   86222:	e004      	b.n	8622e <_svfprintf_r+0x43e>
   86224:	3d10      	subs	r5, #16
   86226:	2d10      	cmp	r5, #16
   86228:	f101 0108 	add.w	r1, r1, #8
   8622c:	dd18      	ble.n	86260 <_svfprintf_r+0x470>
   8622e:	3201      	adds	r2, #1
   86230:	4f56      	ldr	r7, [pc, #344]	; (8638c <_svfprintf_r+0x59c>)
   86232:	3010      	adds	r0, #16
   86234:	2a07      	cmp	r2, #7
   86236:	e9cd 202d 	strd	r2, r0, [sp, #180]	; 0xb4
   8623a:	e9c1 7300 	strd	r7, r3, [r1]
   8623e:	ddf1      	ble.n	86224 <_svfprintf_r+0x434>
   86240:	aa2c      	add	r2, sp, #176	; 0xb0
   86242:	4631      	mov	r1, r6
   86244:	4620      	mov	r0, r4
   86246:	9312      	str	r3, [sp, #72]	; 0x48
   86248:	f003 fcc8 	bl	89bdc <__ssprint_r>
   8624c:	2800      	cmp	r0, #0
   8624e:	f47f aea0 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86252:	e9dd 202d 	ldrd	r2, r0, [sp, #180]	; 0xb4
   86256:	3d10      	subs	r5, #16
   86258:	2d10      	cmp	r5, #16
   8625a:	a92f      	add	r1, sp, #188	; 0xbc
   8625c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8625e:	dce6      	bgt.n	8622e <_svfprintf_r+0x43e>
   86260:	464e      	mov	r6, r9
   86262:	4604      	mov	r4, r0
   86264:	4689      	mov	r9, r1
   86266:	9f22      	ldr	r7, [sp, #136]	; 0x88
   86268:	3201      	adds	r2, #1
   8626a:	4b48      	ldr	r3, [pc, #288]	; (8638c <_svfprintf_r+0x59c>)
   8626c:	442c      	add	r4, r5
   8626e:	2a07      	cmp	r2, #7
   86270:	e9cd 242d 	strd	r2, r4, [sp, #180]	; 0xb4
   86274:	e9c9 3500 	strd	r3, r5, [r9]
   86278:	f300 8567 	bgt.w	86d4a <_svfprintf_r+0xf5a>
   8627c:	f89d 2093 	ldrb.w	r2, [sp, #147]	; 0x93
   86280:	f109 0908 	add.w	r9, r9, #8
   86284:	b172      	cbz	r2, 862a4 <_svfprintf_r+0x4b4>
   86286:	2001      	movs	r0, #1
   86288:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   8628a:	4404      	add	r4, r0
   8628c:	4402      	add	r2, r0
   8628e:	f10d 0193 	add.w	r1, sp, #147	; 0x93
   86292:	2a07      	cmp	r2, #7
   86294:	e9cd 242d 	strd	r2, r4, [sp, #180]	; 0xb4
   86298:	e9c9 1000 	strd	r1, r0, [r9]
   8629c:	f300 8326 	bgt.w	868ec <_svfprintf_r+0xafc>
   862a0:	f109 0908 	add.w	r9, r9, #8
   862a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   862a6:	b16b      	cbz	r3, 862c4 <_svfprintf_r+0x4d4>
   862a8:	2102      	movs	r1, #2
   862aa:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
   862ac:	440c      	add	r4, r1
   862ae:	3301      	adds	r3, #1
   862b0:	aa25      	add	r2, sp, #148	; 0x94
   862b2:	2b07      	cmp	r3, #7
   862b4:	e9cd 342d 	strd	r3, r4, [sp, #180]	; 0xb4
   862b8:	e9c9 2100 	strd	r2, r1, [r9]
   862bc:	f300 8322 	bgt.w	86904 <_svfprintf_r+0xb14>
   862c0:	f109 0908 	add.w	r9, r9, #8
   862c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   862c6:	2b80      	cmp	r3, #128	; 0x80
   862c8:	f000 8259 	beq.w	8677e <_svfprintf_r+0x98e>
   862cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   862ce:	ebaa 0503 	sub.w	r5, sl, r3
   862d2:	2d00      	cmp	r5, #0
   862d4:	dd36      	ble.n	86344 <_svfprintf_r+0x554>
   862d6:	2d10      	cmp	r5, #16
   862d8:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   862da:	f340 865b 	ble.w	86f94 <_svfprintf_r+0x11a4>
   862de:	4b2c      	ldr	r3, [pc, #176]	; (86390 <_svfprintf_r+0x5a0>)
   862e0:	4649      	mov	r1, r9
   862e2:	4620      	mov	r0, r4
   862e4:	46b1      	mov	r9, r6
   862e6:	f04f 0a10 	mov.w	sl, #16
   862ea:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   862ec:	461c      	mov	r4, r3
   862ee:	e004      	b.n	862fa <_svfprintf_r+0x50a>
   862f0:	3d10      	subs	r5, #16
   862f2:	2d10      	cmp	r5, #16
   862f4:	f101 0108 	add.w	r1, r1, #8
   862f8:	dd15      	ble.n	86326 <_svfprintf_r+0x536>
   862fa:	3201      	adds	r2, #1
   862fc:	3010      	adds	r0, #16
   862fe:	2a07      	cmp	r2, #7
   86300:	e9cd 202d 	strd	r2, r0, [sp, #180]	; 0xb4
   86304:	e9c1 4a00 	strd	r4, sl, [r1]
   86308:	ddf2      	ble.n	862f0 <_svfprintf_r+0x500>
   8630a:	aa2c      	add	r2, sp, #176	; 0xb0
   8630c:	4631      	mov	r1, r6
   8630e:	9807      	ldr	r0, [sp, #28]
   86310:	f003 fc64 	bl	89bdc <__ssprint_r>
   86314:	2800      	cmp	r0, #0
   86316:	f47f ae3c 	bne.w	85f92 <_svfprintf_r+0x1a2>
   8631a:	e9dd 202d 	ldrd	r2, r0, [sp, #180]	; 0xb4
   8631e:	3d10      	subs	r5, #16
   86320:	2d10      	cmp	r5, #16
   86322:	a92f      	add	r1, sp, #188	; 0xbc
   86324:	dce9      	bgt.n	862fa <_svfprintf_r+0x50a>
   86326:	464e      	mov	r6, r9
   86328:	4623      	mov	r3, r4
   8632a:	4689      	mov	r9, r1
   8632c:	4604      	mov	r4, r0
   8632e:	3201      	adds	r2, #1
   86330:	442c      	add	r4, r5
   86332:	2a07      	cmp	r2, #7
   86334:	e9cd 242d 	strd	r2, r4, [sp, #180]	; 0xb4
   86338:	e9c9 3500 	strd	r3, r5, [r9]
   8633c:	f300 8326 	bgt.w	8698c <_svfprintf_r+0xb9c>
   86340:	f109 0908 	add.w	r9, r9, #8
   86344:	f418 7f80 	tst.w	r8, #256	; 0x100
   86348:	f040 81be 	bne.w	866c8 <_svfprintf_r+0x8d8>
   8634c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
   8634e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   86350:	3301      	adds	r3, #1
   86352:	4414      	add	r4, r2
   86354:	2b07      	cmp	r3, #7
   86356:	942e      	str	r4, [sp, #184]	; 0xb8
   86358:	e9c9 6200 	strd	r6, r2, [r9]
   8635c:	932d      	str	r3, [sp, #180]	; 0xb4
   8635e:	f300 8309 	bgt.w	86974 <_svfprintf_r+0xb84>
   86362:	f109 0908 	add.w	r9, r9, #8
   86366:	f018 0f04 	tst.w	r8, #4
   8636a:	d03a      	beq.n	863e2 <_svfprintf_r+0x5f2>
   8636c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8636e:	9a08      	ldr	r2, [sp, #32]
   86370:	1a9d      	subs	r5, r3, r2
   86372:	2d00      	cmp	r5, #0
   86374:	dd35      	ble.n	863e2 <_svfprintf_r+0x5f2>
   86376:	2d10      	cmp	r5, #16
   86378:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
   8637a:	dd28      	ble.n	863ce <_svfprintf_r+0x5de>
   8637c:	2610      	movs	r6, #16
   8637e:	9f07      	ldr	r7, [sp, #28]
   86380:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
   86384:	e00b      	b.n	8639e <_svfprintf_r+0x5ae>
   86386:	bf00      	nop
   86388:	0008aab8 	.word	0x0008aab8
   8638c:	0008aaec 	.word	0x0008aaec
   86390:	0008aafc 	.word	0x0008aafc
   86394:	3d10      	subs	r5, #16
   86396:	2d10      	cmp	r5, #16
   86398:	f109 0908 	add.w	r9, r9, #8
   8639c:	dd17      	ble.n	863ce <_svfprintf_r+0x5de>
   8639e:	3301      	adds	r3, #1
   863a0:	4ab4      	ldr	r2, [pc, #720]	; (86674 <_svfprintf_r+0x884>)
   863a2:	3410      	adds	r4, #16
   863a4:	2b07      	cmp	r3, #7
   863a6:	e9cd 342d 	strd	r3, r4, [sp, #180]	; 0xb4
   863aa:	e9c9 2600 	strd	r2, r6, [r9]
   863ae:	ddf1      	ble.n	86394 <_svfprintf_r+0x5a4>
   863b0:	aa2c      	add	r2, sp, #176	; 0xb0
   863b2:	4641      	mov	r1, r8
   863b4:	4638      	mov	r0, r7
   863b6:	f003 fc11 	bl	89bdc <__ssprint_r>
   863ba:	2800      	cmp	r0, #0
   863bc:	f47f ade9 	bne.w	85f92 <_svfprintf_r+0x1a2>
   863c0:	e9dd 342d 	ldrd	r3, r4, [sp, #180]	; 0xb4
   863c4:	3d10      	subs	r5, #16
   863c6:	2d10      	cmp	r5, #16
   863c8:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   863cc:	dce7      	bgt.n	8639e <_svfprintf_r+0x5ae>
   863ce:	3301      	adds	r3, #1
   863d0:	4aa8      	ldr	r2, [pc, #672]	; (86674 <_svfprintf_r+0x884>)
   863d2:	442c      	add	r4, r5
   863d4:	2b07      	cmp	r3, #7
   863d6:	e9cd 342d 	strd	r3, r4, [sp, #180]	; 0xb4
   863da:	e9c9 2500 	strd	r2, r5, [r9]
   863de:	f300 8387 	bgt.w	86af0 <_svfprintf_r+0xd00>
   863e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   863e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   863e6:	9908      	ldr	r1, [sp, #32]
   863e8:	428a      	cmp	r2, r1
   863ea:	bfac      	ite	ge
   863ec:	189b      	addge	r3, r3, r2
   863ee:	185b      	addlt	r3, r3, r1
   863f0:	9309      	str	r3, [sp, #36]	; 0x24
   863f2:	2c00      	cmp	r4, #0
   863f4:	f040 81ff 	bne.w	867f6 <_svfprintf_r+0xa06>
   863f8:	2300      	movs	r3, #0
   863fa:	932d      	str	r3, [sp, #180]	; 0xb4
   863fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
   863fe:	b11b      	cbz	r3, 86408 <_svfprintf_r+0x618>
   86400:	9910      	ldr	r1, [sp, #64]	; 0x40
   86402:	9807      	ldr	r0, [sp, #28]
   86404:	f002 fa1a 	bl	8883c <_free_r>
   86408:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   8640c:	465e      	mov	r6, fp
   8640e:	e6a8      	b.n	86162 <_svfprintf_r+0x372>
   86410:	9c0d      	ldr	r4, [sp, #52]	; 0x34
   86412:	3407      	adds	r4, #7
   86414:	f024 0c07 	bic.w	ip, r4, #7
   86418:	e9dc 2300 	ldrd	r2, r3, [ip]
   8641c:	9317      	str	r3, [sp, #92]	; 0x5c
   8641e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
   86422:	9218      	str	r2, [sp, #96]	; 0x60
   86424:	4615      	mov	r5, r2
   86426:	4610      	mov	r0, r2
   86428:	9308      	str	r3, [sp, #32]
   8642a:	4619      	mov	r1, r3
   8642c:	f10c 0408 	add.w	r4, ip, #8
   86430:	f04f 32ff 	mov.w	r2, #4294967295
   86434:	4b90      	ldr	r3, [pc, #576]	; (86678 <_svfprintf_r+0x888>)
   86436:	940d      	str	r4, [sp, #52]	; 0x34
   86438:	f004 f942 	bl	8a6c0 <__aeabi_dcmpun>
   8643c:	2800      	cmp	r0, #0
   8643e:	f040 8390 	bne.w	86b62 <_svfprintf_r+0xd72>
   86442:	4628      	mov	r0, r5
   86444:	9908      	ldr	r1, [sp, #32]
   86446:	f04f 32ff 	mov.w	r2, #4294967295
   8644a:	4b8b      	ldr	r3, [pc, #556]	; (86678 <_svfprintf_r+0x888>)
   8644c:	f004 f91a 	bl	8a684 <__aeabi_dcmple>
   86450:	2800      	cmp	r0, #0
   86452:	f040 8386 	bne.w	86b62 <_svfprintf_r+0xd72>
   86456:	e9dd 0218 	ldrd	r0, r2, [sp, #96]	; 0x60
   8645a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   8645c:	9917      	ldr	r1, [sp, #92]	; 0x5c
   8645e:	f004 f907 	bl	8a670 <__aeabi_dcmplt>
   86462:	2800      	cmp	r0, #0
   86464:	f040 876c 	bne.w	87340 <_svfprintf_r+0x1550>
   86468:	f89d 2093 	ldrb.w	r2, [sp, #147]	; 0x93
   8646c:	2003      	movs	r0, #3
   8646e:	2100      	movs	r1, #0
   86470:	4e82      	ldr	r6, [pc, #520]	; (8667c <_svfprintf_r+0x88c>)
   86472:	4b83      	ldr	r3, [pc, #524]	; (86680 <_svfprintf_r+0x890>)
   86474:	9008      	str	r0, [sp, #32]
   86476:	9110      	str	r1, [sp, #64]	; 0x40
   86478:	468a      	mov	sl, r1
   8647a:	2f47      	cmp	r7, #71	; 0x47
   8647c:	bfd8      	it	le
   8647e:	461e      	movle	r6, r3
   86480:	e9cd 1115 	strd	r1, r1, [sp, #84]	; 0x54
   86484:	f028 0880 	bic.w	r8, r8, #128	; 0x80
   86488:	900c      	str	r0, [sp, #48]	; 0x30
   8648a:	9113      	str	r1, [sp, #76]	; 0x4c
   8648c:	2a00      	cmp	r2, #0
   8648e:	f43f aead 	beq.w	861ec <_svfprintf_r+0x3fc>
   86492:	9b08      	ldr	r3, [sp, #32]
   86494:	3301      	adds	r3, #1
   86496:	9308      	str	r3, [sp, #32]
   86498:	e6a8      	b.n	861ec <_svfprintf_r+0x3fc>
   8649a:	2500      	movs	r5, #0
   8649c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8649e:	f88d 5093 	strb.w	r5, [sp, #147]	; 0x93
   864a2:	681e      	ldr	r6, [r3, #0]
   864a4:	1d1c      	adds	r4, r3, #4
   864a6:	2e00      	cmp	r6, #0
   864a8:	f000 843f 	beq.w	86d2a <_svfprintf_r+0xf3a>
   864ac:	f1ba 3fff 	cmp.w	sl, #4294967295
   864b0:	f000 862b 	beq.w	8710a <_svfprintf_r+0x131a>
   864b4:	4652      	mov	r2, sl
   864b6:	4629      	mov	r1, r5
   864b8:	4630      	mov	r0, r6
   864ba:	f002 fd6d 	bl	88f98 <memchr>
   864be:	9010      	str	r0, [sp, #64]	; 0x40
   864c0:	2800      	cmp	r0, #0
   864c2:	f000 8770 	beq.w	873a6 <_svfprintf_r+0x15b6>
   864c6:	46aa      	mov	sl, r5
   864c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
   864ca:	1b9b      	subs	r3, r3, r6
   864cc:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
   864d0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   864d4:	9308      	str	r3, [sp, #32]
   864d6:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
   864da:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
   864de:	e9cd aa15 	strd	sl, sl, [sp, #84]	; 0x54
   864e2:	f89d 2093 	ldrb.w	r2, [sp, #147]	; 0x93
   864e6:	e7d1      	b.n	8648c <_svfprintf_r+0x69c>
   864e8:	f048 0808 	orr.w	r8, r8, #8
   864ec:	f89b 7000 	ldrb.w	r7, [fp]
   864f0:	e4d5      	b.n	85e9e <_svfprintf_r+0xae>
   864f2:	f048 0310 	orr.w	r3, r8, #16
   864f6:	069e      	lsls	r6, r3, #26
   864f8:	f53f ada2 	bmi.w	86040 <_svfprintf_r+0x250>
   864fc:	990d      	ldr	r1, [sp, #52]	; 0x34
   864fe:	06dd      	lsls	r5, r3, #27
   86500:	f101 0204 	add.w	r2, r1, #4
   86504:	f100 830c 	bmi.w	86b20 <_svfprintf_r+0xd30>
   86508:	065c      	lsls	r4, r3, #25
   8650a:	990d      	ldr	r1, [sp, #52]	; 0x34
   8650c:	f140 8305 	bpl.w	86b1a <_svfprintf_r+0xd2a>
   86510:	f9b1 4000 	ldrsh.w	r4, [r1]
   86514:	920d      	str	r2, [sp, #52]	; 0x34
   86516:	17e5      	asrs	r5, r4, #31
   86518:	4620      	mov	r0, r4
   8651a:	4629      	mov	r1, r5
   8651c:	e59b      	b.n	86056 <_svfprintf_r+0x266>
   8651e:	f89b 7000 	ldrb.w	r7, [fp]
   86522:	f10b 0201 	add.w	r2, fp, #1
   86526:	2f2a      	cmp	r7, #42	; 0x2a
   86528:	f001 8127 	beq.w	8777a <_svfprintf_r+0x198a>
   8652c:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
   86530:	2b09      	cmp	r3, #9
   86532:	4693      	mov	fp, r2
   86534:	f04f 0a00 	mov.w	sl, #0
   86538:	f63f acb3 	bhi.w	85ea2 <_svfprintf_r+0xb2>
   8653c:	f81b 7b01 	ldrb.w	r7, [fp], #1
   86540:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
   86544:	eb03 0a4a 	add.w	sl, r3, sl, lsl #1
   86548:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
   8654c:	2b09      	cmp	r3, #9
   8654e:	d9f5      	bls.n	8653c <_svfprintf_r+0x74c>
   86550:	e4a7      	b.n	85ea2 <_svfprintf_r+0xb2>
   86552:	f89b 7000 	ldrb.w	r7, [fp]
   86556:	f048 0804 	orr.w	r8, r8, #4
   8655a:	e4a0      	b.n	85e9e <_svfprintf_r+0xae>
   8655c:	f88d 5093 	strb.w	r5, [sp, #147]	; 0x93
   86560:	f89b 7000 	ldrb.w	r7, [fp]
   86564:	e49b      	b.n	85e9e <_svfprintf_r+0xae>
   86566:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   86568:	f89b 7000 	ldrb.w	r7, [fp]
   8656c:	681a      	ldr	r2, [r3, #0]
   8656e:	3304      	adds	r3, #4
   86570:	2a00      	cmp	r2, #0
   86572:	920b      	str	r2, [sp, #44]	; 0x2c
   86574:	930d      	str	r3, [sp, #52]	; 0x34
   86576:	f6bf ac92 	bge.w	85e9e <_svfprintf_r+0xae>
   8657a:	4253      	negs	r3, r2
   8657c:	930b      	str	r3, [sp, #44]	; 0x2c
   8657e:	e7ea      	b.n	86556 <_svfprintf_r+0x766>
   86580:	9f07      	ldr	r7, [sp, #28]
   86582:	4638      	mov	r0, r7
   86584:	f002 fa4e 	bl	88a24 <_localeconv_r>
   86588:	6843      	ldr	r3, [r0, #4]
   8658a:	4618      	mov	r0, r3
   8658c:	931e      	str	r3, [sp, #120]	; 0x78
   8658e:	f003 fac5 	bl	89b1c <strlen>
   86592:	9021      	str	r0, [sp, #132]	; 0x84
   86594:	4604      	mov	r4, r0
   86596:	4638      	mov	r0, r7
   86598:	f002 fa44 	bl	88a24 <_localeconv_r>
   8659c:	6883      	ldr	r3, [r0, #8]
   8659e:	9320      	str	r3, [sp, #128]	; 0x80
   865a0:	2c00      	cmp	r4, #0
   865a2:	f43f ace2 	beq.w	85f6a <_svfprintf_r+0x17a>
   865a6:	f89b 7000 	ldrb.w	r7, [fp]
   865aa:	2b00      	cmp	r3, #0
   865ac:	f43f ac77 	beq.w	85e9e <_svfprintf_r+0xae>
   865b0:	781b      	ldrb	r3, [r3, #0]
   865b2:	2b00      	cmp	r3, #0
   865b4:	f43f ac73 	beq.w	85e9e <_svfprintf_r+0xae>
   865b8:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
   865bc:	e46f      	b.n	85e9e <_svfprintf_r+0xae>
   865be:	f048 0801 	orr.w	r8, r8, #1
   865c2:	f89b 7000 	ldrb.w	r7, [fp]
   865c6:	e46a      	b.n	85e9e <_svfprintf_r+0xae>
   865c8:	f89d 3093 	ldrb.w	r3, [sp, #147]	; 0x93
   865cc:	f89b 7000 	ldrb.w	r7, [fp]
   865d0:	2b00      	cmp	r3, #0
   865d2:	f47f ac64 	bne.w	85e9e <_svfprintf_r+0xae>
   865d6:	2320      	movs	r3, #32
   865d8:	f88d 3093 	strb.w	r3, [sp, #147]	; 0x93
   865dc:	e45f      	b.n	85e9e <_svfprintf_r+0xae>
   865de:	4b29      	ldr	r3, [pc, #164]	; (86684 <_svfprintf_r+0x894>)
   865e0:	f018 0f20 	tst.w	r8, #32
   865e4:	931b      	str	r3, [sp, #108]	; 0x6c
   865e6:	f47f ad8b 	bne.w	86100 <_svfprintf_r+0x310>
   865ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   865ec:	f018 0f10 	tst.w	r8, #16
   865f0:	f102 0304 	add.w	r3, r2, #4
   865f4:	f040 828c 	bne.w	86b10 <_svfprintf_r+0xd20>
   865f8:	f018 0f40 	tst.w	r8, #64	; 0x40
   865fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   865fe:	f000 8283 	beq.w	86b08 <_svfprintf_r+0xd18>
   86602:	8814      	ldrh	r4, [r2, #0]
   86604:	2500      	movs	r5, #0
   86606:	930d      	str	r3, [sp, #52]	; 0x34
   86608:	e583      	b.n	86112 <_svfprintf_r+0x322>
   8660a:	f048 0310 	orr.w	r3, r8, #16
   8660e:	069e      	lsls	r6, r3, #26
   86610:	f53f ad65 	bmi.w	860de <_svfprintf_r+0x2ee>
   86614:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   86616:	06dd      	lsls	r5, r3, #27
   86618:	f102 0104 	add.w	r1, r2, #4
   8661c:	f100 8293 	bmi.w	86b46 <_svfprintf_r+0xd56>
   86620:	065c      	lsls	r4, r3, #25
   86622:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   86624:	f140 828c 	bpl.w	86b40 <_svfprintf_r+0xd50>
   86628:	8814      	ldrh	r4, [r2, #0]
   8662a:	2500      	movs	r5, #0
   8662c:	2201      	movs	r2, #1
   8662e:	910d      	str	r1, [sp, #52]	; 0x34
   86630:	e4d4      	b.n	85fdc <_svfprintf_r+0x1ec>
   86632:	f89b 7000 	ldrb.w	r7, [fp]
   86636:	2f68      	cmp	r7, #104	; 0x68
   86638:	bf03      	ittte	eq
   8663a:	f89b 7001 	ldrbeq.w	r7, [fp, #1]
   8663e:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
   86642:	f10b 0b01 	addeq.w	fp, fp, #1
   86646:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
   8664a:	e428      	b.n	85e9e <_svfprintf_r+0xae>
   8664c:	2f00      	cmp	r7, #0
   8664e:	f43f ad8c 	beq.w	8616a <_svfprintf_r+0x37a>
   86652:	2300      	movs	r3, #0
   86654:	2101      	movs	r1, #1
   86656:	461a      	mov	r2, r3
   86658:	9108      	str	r1, [sp, #32]
   8665a:	f88d 70fc 	strb.w	r7, [sp, #252]	; 0xfc
   8665e:	f88d 3093 	strb.w	r3, [sp, #147]	; 0x93
   86662:	9310      	str	r3, [sp, #64]	; 0x40
   86664:	469a      	mov	sl, r3
   86666:	9313      	str	r3, [sp, #76]	; 0x4c
   86668:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
   8666c:	910c      	str	r1, [sp, #48]	; 0x30
   8666e:	ae3f      	add	r6, sp, #252	; 0xfc
   86670:	e5bc      	b.n	861ec <_svfprintf_r+0x3fc>
   86672:	bf00      	nop
   86674:	0008aaec 	.word	0x0008aaec
   86678:	7fefffff 	.word	0x7fefffff
   8667c:	0008aaac 	.word	0x0008aaac
   86680:	0008aaa8 	.word	0x0008aaa8
   86684:	0008aacc 	.word	0x0008aacc
   86688:	981b      	ldr	r0, [sp, #108]	; 0x6c
   8668a:	ae58      	add	r6, sp, #352	; 0x160
   8668c:	0923      	lsrs	r3, r4, #4
   8668e:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
   86692:	0929      	lsrs	r1, r5, #4
   86694:	f004 020f 	and.w	r2, r4, #15
   86698:	460d      	mov	r5, r1
   8669a:	461c      	mov	r4, r3
   8669c:	5c83      	ldrb	r3, [r0, r2]
   8669e:	f806 3d01 	strb.w	r3, [r6, #-1]!
   866a2:	ea54 0305 	orrs.w	r3, r4, r5
   866a6:	d1f1      	bne.n	8668c <_svfprintf_r+0x89c>
   866a8:	9b08      	ldr	r3, [sp, #32]
   866aa:	1b9b      	subs	r3, r3, r6
   866ac:	930c      	str	r3, [sp, #48]	; 0x30
   866ae:	2300      	movs	r3, #0
   866b0:	9310      	str	r3, [sp, #64]	; 0x40
   866b2:	9313      	str	r3, [sp, #76]	; 0x4c
   866b4:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
   866b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   866ba:	f89d 2093 	ldrb.w	r2, [sp, #147]	; 0x93
   866be:	4553      	cmp	r3, sl
   866c0:	bfb8      	it	lt
   866c2:	4653      	movlt	r3, sl
   866c4:	9308      	str	r3, [sp, #32]
   866c6:	e6e1      	b.n	8648c <_svfprintf_r+0x69c>
   866c8:	2f65      	cmp	r7, #101	; 0x65
   866ca:	f340 809e 	ble.w	8680a <_svfprintf_r+0xa1a>
   866ce:	e9dd 0218 	ldrd	r0, r2, [sp, #96]	; 0x60
   866d2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   866d4:	9917      	ldr	r1, [sp, #92]	; 0x5c
   866d6:	f003 ffc1 	bl	8a65c <__aeabi_dcmpeq>
   866da:	2800      	cmp	r0, #0
   866dc:	f000 8166 	beq.w	869ac <_svfprintf_r+0xbbc>
   866e0:	2101      	movs	r1, #1
   866e2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
   866e4:	4aaf      	ldr	r2, [pc, #700]	; (869a4 <_svfprintf_r+0xbb4>)
   866e6:	440b      	add	r3, r1
   866e8:	440c      	add	r4, r1
   866ea:	2b07      	cmp	r3, #7
   866ec:	942e      	str	r4, [sp, #184]	; 0xb8
   866ee:	932d      	str	r3, [sp, #180]	; 0xb4
   866f0:	e9c9 2100 	strd	r2, r1, [r9]
   866f4:	f300 8442 	bgt.w	86f7c <_svfprintf_r+0x118c>
   866f8:	f109 0908 	add.w	r9, r9, #8
   866fc:	9b26      	ldr	r3, [sp, #152]	; 0x98
   866fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
   86700:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   86702:	4293      	cmp	r3, r2
   86704:	f280 81ef 	bge.w	86ae6 <_svfprintf_r+0xcf6>
   86708:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
   8670a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
   8670c:	3301      	adds	r3, #1
   8670e:	991d      	ldr	r1, [sp, #116]	; 0x74
   86710:	4414      	add	r4, r2
   86712:	2b07      	cmp	r3, #7
   86714:	e9c9 1200 	strd	r1, r2, [r9]
   86718:	e9cd 342d 	strd	r3, r4, [sp, #180]	; 0xb4
   8671c:	f300 82f9 	bgt.w	86d12 <_svfprintf_r+0xf22>
   86720:	f109 0908 	add.w	r9, r9, #8
   86724:	9b14      	ldr	r3, [sp, #80]	; 0x50
   86726:	1e5d      	subs	r5, r3, #1
   86728:	2d00      	cmp	r5, #0
   8672a:	f77f ae1c 	ble.w	86366 <_svfprintf_r+0x576>
   8672e:	2d10      	cmp	r5, #16
   86730:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   86732:	f340 87c6 	ble.w	876c2 <_svfprintf_r+0x18d2>
   86736:	4b9c      	ldr	r3, [pc, #624]	; (869a8 <_svfprintf_r+0xbb8>)
   86738:	2610      	movs	r6, #16
   8673a:	4619      	mov	r1, r3
   8673c:	9f07      	ldr	r7, [sp, #28]
   8673e:	4623      	mov	r3, r4
   86740:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
   86744:	460c      	mov	r4, r1
   86746:	e005      	b.n	86754 <_svfprintf_r+0x964>
   86748:	f109 0908 	add.w	r9, r9, #8
   8674c:	3d10      	subs	r5, #16
   8674e:	2d10      	cmp	r5, #16
   86750:	f340 8407 	ble.w	86f62 <_svfprintf_r+0x1172>
   86754:	3201      	adds	r2, #1
   86756:	3310      	adds	r3, #16
   86758:	2a07      	cmp	r2, #7
   8675a:	e9cd 232d 	strd	r2, r3, [sp, #180]	; 0xb4
   8675e:	e9c9 4600 	strd	r4, r6, [r9]
   86762:	ddf1      	ble.n	86748 <_svfprintf_r+0x958>
   86764:	aa2c      	add	r2, sp, #176	; 0xb0
   86766:	4651      	mov	r1, sl
   86768:	4638      	mov	r0, r7
   8676a:	f003 fa37 	bl	89bdc <__ssprint_r>
   8676e:	2800      	cmp	r0, #0
   86770:	f47f ac0f 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86774:	e9dd 232d 	ldrd	r2, r3, [sp, #180]	; 0xb4
   86778:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   8677c:	e7e6      	b.n	8674c <_svfprintf_r+0x95c>
   8677e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   86780:	9a08      	ldr	r2, [sp, #32]
   86782:	1a9d      	subs	r5, r3, r2
   86784:	2d00      	cmp	r5, #0
   86786:	f77f ada1 	ble.w	862cc <_svfprintf_r+0x4dc>
   8678a:	2d10      	cmp	r5, #16
   8678c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   8678e:	4b86      	ldr	r3, [pc, #536]	; (869a8 <_svfprintf_r+0xbb8>)
   86790:	dd25      	ble.n	867de <_svfprintf_r+0x9ee>
   86792:	4649      	mov	r1, r9
   86794:	4620      	mov	r0, r4
   86796:	46b1      	mov	r9, r6
   86798:	461c      	mov	r4, r3
   8679a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   8679c:	e004      	b.n	867a8 <_svfprintf_r+0x9b8>
   8679e:	3d10      	subs	r5, #16
   867a0:	2d10      	cmp	r5, #16
   867a2:	f101 0108 	add.w	r1, r1, #8
   867a6:	dd16      	ble.n	867d6 <_svfprintf_r+0x9e6>
   867a8:	2310      	movs	r3, #16
   867aa:	3201      	adds	r2, #1
   867ac:	3010      	adds	r0, #16
   867ae:	2a07      	cmp	r2, #7
   867b0:	e9cd 202d 	strd	r2, r0, [sp, #180]	; 0xb4
   867b4:	600c      	str	r4, [r1, #0]
   867b6:	604b      	str	r3, [r1, #4]
   867b8:	ddf1      	ble.n	8679e <_svfprintf_r+0x9ae>
   867ba:	aa2c      	add	r2, sp, #176	; 0xb0
   867bc:	4631      	mov	r1, r6
   867be:	9807      	ldr	r0, [sp, #28]
   867c0:	f003 fa0c 	bl	89bdc <__ssprint_r>
   867c4:	2800      	cmp	r0, #0
   867c6:	f47f abe4 	bne.w	85f92 <_svfprintf_r+0x1a2>
   867ca:	e9dd 202d 	ldrd	r2, r0, [sp, #180]	; 0xb4
   867ce:	3d10      	subs	r5, #16
   867d0:	2d10      	cmp	r5, #16
   867d2:	a92f      	add	r1, sp, #188	; 0xbc
   867d4:	dce8      	bgt.n	867a8 <_svfprintf_r+0x9b8>
   867d6:	464e      	mov	r6, r9
   867d8:	4623      	mov	r3, r4
   867da:	4689      	mov	r9, r1
   867dc:	4604      	mov	r4, r0
   867de:	3201      	adds	r2, #1
   867e0:	442c      	add	r4, r5
   867e2:	2a07      	cmp	r2, #7
   867e4:	e9cd 242d 	strd	r2, r4, [sp, #180]	; 0xb4
   867e8:	e9c9 3500 	strd	r3, r5, [r9]
   867ec:	f300 83ac 	bgt.w	86f48 <_svfprintf_r+0x1158>
   867f0:	f109 0908 	add.w	r9, r9, #8
   867f4:	e56a      	b.n	862cc <_svfprintf_r+0x4dc>
   867f6:	aa2c      	add	r2, sp, #176	; 0xb0
   867f8:	990a      	ldr	r1, [sp, #40]	; 0x28
   867fa:	9807      	ldr	r0, [sp, #28]
   867fc:	f003 f9ee 	bl	89bdc <__ssprint_r>
   86800:	2800      	cmp	r0, #0
   86802:	f43f adf9 	beq.w	863f8 <_svfprintf_r+0x608>
   86806:	f7ff bbc4 	b.w	85f92 <_svfprintf_r+0x1a2>
   8680a:	1c62      	adds	r2, r4, #1
   8680c:	920c      	str	r2, [sp, #48]	; 0x30
   8680e:	9a14      	ldr	r2, [sp, #80]	; 0x50
   86810:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
   86812:	2a01      	cmp	r2, #1
   86814:	f103 0501 	add.w	r5, r3, #1
   86818:	f109 0708 	add.w	r7, r9, #8
   8681c:	f340 814f 	ble.w	86abe <_svfprintf_r+0xcce>
   86820:	2301      	movs	r3, #1
   86822:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   86824:	2d07      	cmp	r5, #7
   86826:	f8c9 6000 	str.w	r6, [r9]
   8682a:	e9cd 522d 	strd	r5, r2, [sp, #180]	; 0xb4
   8682e:	f8c9 3004 	str.w	r3, [r9, #4]
   86832:	f300 835d 	bgt.w	86ef0 <_svfprintf_r+0x1100>
   86836:	9b1c      	ldr	r3, [sp, #112]	; 0x70
   86838:	990c      	ldr	r1, [sp, #48]	; 0x30
   8683a:	3501      	adds	r5, #1
   8683c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
   8683e:	4419      	add	r1, r3
   86840:	2d07      	cmp	r5, #7
   86842:	910c      	str	r1, [sp, #48]	; 0x30
   86844:	e9cd 512d 	strd	r5, r1, [sp, #180]	; 0xb4
   86848:	e9c7 2300 	strd	r2, r3, [r7]
   8684c:	f300 835d 	bgt.w	86f0a <_svfprintf_r+0x111a>
   86850:	3708      	adds	r7, #8
   86852:	1c6c      	adds	r4, r5, #1
   86854:	9411      	str	r4, [sp, #68]	; 0x44
   86856:	940e      	str	r4, [sp, #56]	; 0x38
   86858:	9c14      	ldr	r4, [sp, #80]	; 0x50
   8685a:	e9dd 0218 	ldrd	r0, r2, [sp, #96]	; 0x60
   8685e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   86860:	9917      	ldr	r1, [sp, #92]	; 0x5c
   86862:	f104 3aff 	add.w	sl, r4, #4294967295
   86866:	f107 0908 	add.w	r9, r7, #8
   8686a:	f003 fef7 	bl	8a65c <__aeabi_dcmpeq>
   8686e:	2800      	cmp	r0, #0
   86870:	f040 80e8 	bne.w	86a44 <_svfprintf_r+0xc54>
   86874:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   86876:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   86878:	4453      	add	r3, sl
   8687a:	3601      	adds	r6, #1
   8687c:	2c07      	cmp	r4, #7
   8687e:	930c      	str	r3, [sp, #48]	; 0x30
   86880:	603e      	str	r6, [r7, #0]
   86882:	932e      	str	r3, [sp, #184]	; 0xb8
   86884:	f8c7 a004 	str.w	sl, [r7, #4]
   86888:	942d      	str	r4, [sp, #180]	; 0xb4
   8688a:	f300 8231 	bgt.w	86cf0 <_svfprintf_r+0xf00>
   8688e:	f107 0310 	add.w	r3, r7, #16
   86892:	464f      	mov	r7, r9
   86894:	4699      	mov	r9, r3
   86896:	1caa      	adds	r2, r5, #2
   86898:	920e      	str	r2, [sp, #56]	; 0x38
   8689a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   8689c:	990c      	ldr	r1, [sp, #48]	; 0x30
   8689e:	607a      	str	r2, [r7, #4]
   868a0:	4411      	add	r1, r2
   868a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   868a4:	ab28      	add	r3, sp, #160	; 0xa0
   868a6:	2a07      	cmp	r2, #7
   868a8:	460c      	mov	r4, r1
   868aa:	912e      	str	r1, [sp, #184]	; 0xb8
   868ac:	922d      	str	r2, [sp, #180]	; 0xb4
   868ae:	603b      	str	r3, [r7, #0]
   868b0:	f77f ad59 	ble.w	86366 <_svfprintf_r+0x576>
   868b4:	aa2c      	add	r2, sp, #176	; 0xb0
   868b6:	990a      	ldr	r1, [sp, #40]	; 0x28
   868b8:	9807      	ldr	r0, [sp, #28]
   868ba:	f003 f98f 	bl	89bdc <__ssprint_r>
   868be:	2800      	cmp	r0, #0
   868c0:	f47f ab67 	bne.w	85f92 <_svfprintf_r+0x1a2>
   868c4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   868c8:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   868ca:	e54c      	b.n	86366 <_svfprintf_r+0x576>
   868cc:	2a01      	cmp	r2, #1
   868ce:	4698      	mov	r8, r3
   868d0:	f47f abdb 	bne.w	8608a <_svfprintf_r+0x29a>
   868d4:	2d00      	cmp	r5, #0
   868d6:	bf08      	it	eq
   868d8:	2c0a      	cmpeq	r4, #10
   868da:	f080 82c6 	bcs.w	86e6a <_svfprintf_r+0x107a>
   868de:	2301      	movs	r3, #1
   868e0:	ae58      	add	r6, sp, #352	; 0x160
   868e2:	3430      	adds	r4, #48	; 0x30
   868e4:	f806 4d01 	strb.w	r4, [r6, #-1]!
   868e8:	930c      	str	r3, [sp, #48]	; 0x30
   868ea:	e6e0      	b.n	866ae <_svfprintf_r+0x8be>
   868ec:	aa2c      	add	r2, sp, #176	; 0xb0
   868ee:	990a      	ldr	r1, [sp, #40]	; 0x28
   868f0:	9807      	ldr	r0, [sp, #28]
   868f2:	f003 f973 	bl	89bdc <__ssprint_r>
   868f6:	2800      	cmp	r0, #0
   868f8:	f47f ab4b 	bne.w	85f92 <_svfprintf_r+0x1a2>
   868fc:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   86900:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   86902:	e4cf      	b.n	862a4 <_svfprintf_r+0x4b4>
   86904:	aa2c      	add	r2, sp, #176	; 0xb0
   86906:	990a      	ldr	r1, [sp, #40]	; 0x28
   86908:	9807      	ldr	r0, [sp, #28]
   8690a:	f003 f967 	bl	89bdc <__ssprint_r>
   8690e:	2800      	cmp	r0, #0
   86910:	f47f ab3f 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86914:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   86918:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   8691a:	e4d3      	b.n	862c4 <_svfprintf_r+0x4d4>
   8691c:	aa2c      	add	r2, sp, #176	; 0xb0
   8691e:	990a      	ldr	r1, [sp, #40]	; 0x28
   86920:	9807      	ldr	r0, [sp, #28]
   86922:	f003 f95b 	bl	89bdc <__ssprint_r>
   86926:	2800      	cmp	r0, #0
   86928:	f47f ab33 	bne.w	85f92 <_svfprintf_r+0x1a2>
   8692c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8692e:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   86930:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   86934:	b91b      	cbnz	r3, 8693e <_svfprintf_r+0xb4e>
   86936:	9a14      	ldr	r2, [sp, #80]	; 0x50
   86938:	2a00      	cmp	r2, #0
   8693a:	f000 8413 	beq.w	87164 <_svfprintf_r+0x1374>
   8693e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   86940:	991c      	ldr	r1, [sp, #112]	; 0x70
   86942:	3201      	adds	r2, #1
   86944:	981d      	ldr	r0, [sp, #116]	; 0x74
   86946:	440c      	add	r4, r1
   86948:	2a07      	cmp	r2, #7
   8694a:	942e      	str	r4, [sp, #184]	; 0xb8
   8694c:	e9c9 0100 	strd	r0, r1, [r9]
   86950:	922d      	str	r2, [sp, #180]	; 0xb4
   86952:	f300 8535 	bgt.w	873c0 <_svfprintf_r+0x15d0>
   86956:	f109 0908 	add.w	r9, r9, #8
   8695a:	2b00      	cmp	r3, #0
   8695c:	f2c0 85d3 	blt.w	87506 <_svfprintf_r+0x1716>
   86960:	9b14      	ldr	r3, [sp, #80]	; 0x50
   86962:	3201      	adds	r2, #1
   86964:	441c      	add	r4, r3
   86966:	2a07      	cmp	r2, #7
   86968:	e9cd 242d 	strd	r2, r4, [sp, #180]	; 0xb4
   8696c:	e9c9 6300 	strd	r6, r3, [r9]
   86970:	f77f acf7 	ble.w	86362 <_svfprintf_r+0x572>
   86974:	aa2c      	add	r2, sp, #176	; 0xb0
   86976:	990a      	ldr	r1, [sp, #40]	; 0x28
   86978:	9807      	ldr	r0, [sp, #28]
   8697a:	f003 f92f 	bl	89bdc <__ssprint_r>
   8697e:	2800      	cmp	r0, #0
   86980:	f47f ab07 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86984:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   86986:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   8698a:	e4ec      	b.n	86366 <_svfprintf_r+0x576>
   8698c:	aa2c      	add	r2, sp, #176	; 0xb0
   8698e:	990a      	ldr	r1, [sp, #40]	; 0x28
   86990:	9807      	ldr	r0, [sp, #28]
   86992:	f003 f923 	bl	89bdc <__ssprint_r>
   86996:	2800      	cmp	r0, #0
   86998:	f47f aafb 	bne.w	85f92 <_svfprintf_r+0x1a2>
   8699c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   869a0:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   869a2:	e4cf      	b.n	86344 <_svfprintf_r+0x554>
   869a4:	0008aae8 	.word	0x0008aae8
   869a8:	0008aafc 	.word	0x0008aafc
   869ac:	9b26      	ldr	r3, [sp, #152]	; 0x98
   869ae:	2b00      	cmp	r3, #0
   869b0:	f340 817c 	ble.w	86cac <_svfprintf_r+0xebc>
   869b4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
   869b8:	4293      	cmp	r3, r2
   869ba:	bfa8      	it	ge
   869bc:	4613      	movge	r3, r2
   869be:	2b00      	cmp	r3, #0
   869c0:	461d      	mov	r5, r3
   869c2:	dd0b      	ble.n	869dc <_svfprintf_r+0xbec>
   869c4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
   869c6:	442c      	add	r4, r5
   869c8:	3301      	adds	r3, #1
   869ca:	2b07      	cmp	r3, #7
   869cc:	942e      	str	r4, [sp, #184]	; 0xb8
   869ce:	e9c9 6500 	strd	r6, r5, [r9]
   869d2:	932d      	str	r3, [sp, #180]	; 0xb4
   869d4:	f300 84ba 	bgt.w	8734c <_svfprintf_r+0x155c>
   869d8:	f109 0908 	add.w	r9, r9, #8
   869dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
   869de:	2d00      	cmp	r5, #0
   869e0:	bfa8      	it	ge
   869e2:	1b5b      	subge	r3, r3, r5
   869e4:	2b00      	cmp	r3, #0
   869e6:	461d      	mov	r5, r3
   869e8:	f340 81d7 	ble.w	86d9a <_svfprintf_r+0xfaa>
   869ec:	2b10      	cmp	r3, #16
   869ee:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   869f0:	f340 869d 	ble.w	8772e <_svfprintf_r+0x193e>
   869f4:	4bbc      	ldr	r3, [pc, #752]	; (86ce8 <_svfprintf_r+0xef8>)
   869f6:	4621      	mov	r1, r4
   869f8:	4618      	mov	r0, r3
   869fa:	2710      	movs	r7, #16
   869fc:	464b      	mov	r3, r9
   869fe:	f8dd a01c 	ldr.w	sl, [sp, #28]
   86a02:	46b1      	mov	r9, r6
   86a04:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   86a06:	4606      	mov	r6, r0
   86a08:	e004      	b.n	86a14 <_svfprintf_r+0xc24>
   86a0a:	3308      	adds	r3, #8
   86a0c:	3d10      	subs	r5, #16
   86a0e:	2d10      	cmp	r5, #16
   86a10:	f340 81aa 	ble.w	86d68 <_svfprintf_r+0xf78>
   86a14:	3201      	adds	r2, #1
   86a16:	3110      	adds	r1, #16
   86a18:	2a07      	cmp	r2, #7
   86a1a:	e9cd 212d 	strd	r2, r1, [sp, #180]	; 0xb4
   86a1e:	e9c3 6700 	strd	r6, r7, [r3]
   86a22:	ddf2      	ble.n	86a0a <_svfprintf_r+0xc1a>
   86a24:	aa2c      	add	r2, sp, #176	; 0xb0
   86a26:	4621      	mov	r1, r4
   86a28:	4650      	mov	r0, sl
   86a2a:	f003 f8d7 	bl	89bdc <__ssprint_r>
   86a2e:	2800      	cmp	r0, #0
   86a30:	f47f aaaf 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86a34:	e9dd 212d 	ldrd	r2, r1, [sp, #180]	; 0xb4
   86a38:	ab2f      	add	r3, sp, #188	; 0xbc
   86a3a:	e7e7      	b.n	86a0c <_svfprintf_r+0xc1c>
   86a3c:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
   86a40:	ae58      	add	r6, sp, #352	; 0x160
   86a42:	e634      	b.n	866ae <_svfprintf_r+0x8be>
   86a44:	f1ba 0f00 	cmp.w	sl, #0
   86a48:	f77f af27 	ble.w	8689a <_svfprintf_r+0xaaa>
   86a4c:	f1ba 0f10 	cmp.w	sl, #16
   86a50:	f340 864c 	ble.w	876ec <_svfprintf_r+0x18fc>
   86a54:	4ba4      	ldr	r3, [pc, #656]	; (86ce8 <_svfprintf_r+0xef8>)
   86a56:	2610      	movs	r6, #16
   86a58:	4619      	mov	r1, r3
   86a5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   86a5c:	463b      	mov	r3, r7
   86a5e:	f8dd 901c 	ldr.w	r9, [sp, #28]
   86a62:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   86a64:	9d11      	ldr	r5, [sp, #68]	; 0x44
   86a66:	460f      	mov	r7, r1
   86a68:	e007      	b.n	86a7a <_svfprintf_r+0xc8a>
   86a6a:	3308      	adds	r3, #8
   86a6c:	f1aa 0a10 	sub.w	sl, sl, #16
   86a70:	f1ba 0f10 	cmp.w	sl, #16
   86a74:	f340 8291 	ble.w	86f9a <_svfprintf_r+0x11aa>
   86a78:	3501      	adds	r5, #1
   86a7a:	3210      	adds	r2, #16
   86a7c:	2d07      	cmp	r5, #7
   86a7e:	e9cd 522d 	strd	r5, r2, [sp, #180]	; 0xb4
   86a82:	e9c3 7600 	strd	r7, r6, [r3]
   86a86:	ddf0      	ble.n	86a6a <_svfprintf_r+0xc7a>
   86a88:	aa2c      	add	r2, sp, #176	; 0xb0
   86a8a:	4621      	mov	r1, r4
   86a8c:	4648      	mov	r0, r9
   86a8e:	f003 f8a5 	bl	89bdc <__ssprint_r>
   86a92:	2800      	cmp	r0, #0
   86a94:	f47f aa7d 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86a98:	e9dd 522d 	ldrd	r5, r2, [sp, #180]	; 0xb4
   86a9c:	ab2f      	add	r3, sp, #188	; 0xbc
   86a9e:	e7e5      	b.n	86a6c <_svfprintf_r+0xc7c>
   86aa0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   86aa2:	f018 0f10 	tst.w	r8, #16
   86aa6:	f102 0304 	add.w	r3, r2, #4
   86aaa:	d144      	bne.n	86b36 <_svfprintf_r+0xd46>
   86aac:	f018 0f40 	tst.w	r8, #64	; 0x40
   86ab0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   86ab2:	d03c      	beq.n	86b2e <_svfprintf_r+0xd3e>
   86ab4:	8814      	ldrh	r4, [r2, #0]
   86ab6:	2500      	movs	r5, #0
   86ab8:	930d      	str	r3, [sp, #52]	; 0x34
   86aba:	f7ff ba8c 	b.w	85fd6 <_svfprintf_r+0x1e6>
   86abe:	f018 0f01 	tst.w	r8, #1
   86ac2:	f47f aead 	bne.w	86820 <_svfprintf_r+0xa30>
   86ac6:	2201      	movs	r2, #1
   86ac8:	990c      	ldr	r1, [sp, #48]	; 0x30
   86aca:	2d07      	cmp	r5, #7
   86acc:	f8c9 6000 	str.w	r6, [r9]
   86ad0:	e9cd 512d 	strd	r5, r1, [sp, #180]	; 0xb4
   86ad4:	f8c9 2004 	str.w	r2, [r9, #4]
   86ad8:	f300 8453 	bgt.w	87382 <_svfprintf_r+0x1592>
   86adc:	3302      	adds	r3, #2
   86ade:	930e      	str	r3, [sp, #56]	; 0x38
   86ae0:	f109 0910 	add.w	r9, r9, #16
   86ae4:	e6d9      	b.n	8689a <_svfprintf_r+0xaaa>
   86ae6:	f018 0f01 	tst.w	r8, #1
   86aea:	f47f ae0d 	bne.w	86708 <_svfprintf_r+0x918>
   86aee:	e43a      	b.n	86366 <_svfprintf_r+0x576>
   86af0:	aa2c      	add	r2, sp, #176	; 0xb0
   86af2:	990a      	ldr	r1, [sp, #40]	; 0x28
   86af4:	9807      	ldr	r0, [sp, #28]
   86af6:	f003 f871 	bl	89bdc <__ssprint_r>
   86afa:	2800      	cmp	r0, #0
   86afc:	f47f aa49 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86b00:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   86b02:	e46e      	b.n	863e2 <_svfprintf_r+0x5f2>
   86b04:	ae58      	add	r6, sp, #352	; 0x160
   86b06:	e5d2      	b.n	866ae <_svfprintf_r+0x8be>
   86b08:	f418 7f00 	tst.w	r8, #512	; 0x200
   86b0c:	f040 8318 	bne.w	87140 <_svfprintf_r+0x1350>
   86b10:	6814      	ldr	r4, [r2, #0]
   86b12:	2500      	movs	r5, #0
   86b14:	930d      	str	r3, [sp, #52]	; 0x34
   86b16:	f7ff bafc 	b.w	86112 <_svfprintf_r+0x322>
   86b1a:	0598      	lsls	r0, r3, #22
   86b1c:	f100 831a 	bmi.w	87154 <_svfprintf_r+0x1364>
   86b20:	680c      	ldr	r4, [r1, #0]
   86b22:	920d      	str	r2, [sp, #52]	; 0x34
   86b24:	17e5      	asrs	r5, r4, #31
   86b26:	4620      	mov	r0, r4
   86b28:	4629      	mov	r1, r5
   86b2a:	f7ff ba94 	b.w	86056 <_svfprintf_r+0x266>
   86b2e:	f418 7f00 	tst.w	r8, #512	; 0x200
   86b32:	f040 830a 	bne.w	8714a <_svfprintf_r+0x135a>
   86b36:	6814      	ldr	r4, [r2, #0]
   86b38:	2500      	movs	r5, #0
   86b3a:	930d      	str	r3, [sp, #52]	; 0x34
   86b3c:	f7ff ba4b 	b.w	85fd6 <_svfprintf_r+0x1e6>
   86b40:	0598      	lsls	r0, r3, #22
   86b42:	f100 82f2 	bmi.w	8712a <_svfprintf_r+0x133a>
   86b46:	6814      	ldr	r4, [r2, #0]
   86b48:	2500      	movs	r5, #0
   86b4a:	2201      	movs	r2, #1
   86b4c:	910d      	str	r1, [sp, #52]	; 0x34
   86b4e:	f7ff ba45 	b.w	85fdc <_svfprintf_r+0x1ec>
   86b52:	9a09      	ldr	r2, [sp, #36]	; 0x24
   86b54:	465e      	mov	r6, fp
   86b56:	4610      	mov	r0, r2
   86b58:	17d1      	asrs	r1, r2, #31
   86b5a:	e9c3 0100 	strd	r0, r1, [r3]
   86b5e:	f7ff bb00 	b.w	86162 <_svfprintf_r+0x372>
   86b62:	9c18      	ldr	r4, [sp, #96]	; 0x60
   86b64:	4622      	mov	r2, r4
   86b66:	4620      	mov	r0, r4
   86b68:	9c17      	ldr	r4, [sp, #92]	; 0x5c
   86b6a:	4623      	mov	r3, r4
   86b6c:	4621      	mov	r1, r4
   86b6e:	f003 fda7 	bl	8a6c0 <__aeabi_dcmpun>
   86b72:	2800      	cmp	r0, #0
   86b74:	f040 85a7 	bne.w	876c6 <_svfprintf_r+0x18d6>
   86b78:	2f61      	cmp	r7, #97	; 0x61
   86b7a:	f000 83fd 	beq.w	87378 <_svfprintf_r+0x1588>
   86b7e:	2f41      	cmp	r7, #65	; 0x41
   86b80:	f000 82f6 	beq.w	87170 <_svfprintf_r+0x1380>
   86b84:	f027 0320 	bic.w	r3, r7, #32
   86b88:	f448 7280 	orr.w	r2, r8, #256	; 0x100
   86b8c:	f1ba 3fff 	cmp.w	sl, #4294967295
   86b90:	9308      	str	r3, [sp, #32]
   86b92:	9212      	str	r2, [sp, #72]	; 0x48
   86b94:	9d17      	ldr	r5, [sp, #92]	; 0x5c
   86b96:	f000 852c 	beq.w	875f2 <_svfprintf_r+0x1802>
   86b9a:	2b47      	cmp	r3, #71	; 0x47
   86b9c:	f000 8523 	beq.w	875e6 <_svfprintf_r+0x17f6>
   86ba0:	2d00      	cmp	r5, #0
   86ba2:	f2c0 83e0 	blt.w	87366 <_svfprintf_r+0x1576>
   86ba6:	9b18      	ldr	r3, [sp, #96]	; 0x60
   86ba8:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
   86bac:	930c      	str	r3, [sp, #48]	; 0x30
   86bae:	2f66      	cmp	r7, #102	; 0x66
   86bb0:	f000 84e3 	beq.w	8757a <_svfprintf_r+0x178a>
   86bb4:	2f46      	cmp	r7, #70	; 0x46
   86bb6:	f000 856c 	beq.w	87692 <_svfprintf_r+0x18a2>
   86bba:	2002      	movs	r0, #2
   86bbc:	9b08      	ldr	r3, [sp, #32]
   86bbe:	a92a      	add	r1, sp, #168	; 0xa8
   86bc0:	2b45      	cmp	r3, #69	; 0x45
   86bc2:	bf06      	itte	eq
   86bc4:	f10a 0301 	addeq.w	r3, sl, #1
   86bc8:	930e      	streq	r3, [sp, #56]	; 0x38
   86bca:	f8cd a038 	strne.w	sl, [sp, #56]	; 0x38
   86bce:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   86bd0:	9104      	str	r1, [sp, #16]
   86bd2:	e9cd 0400 	strd	r0, r4, [sp]
   86bd6:	a926      	add	r1, sp, #152	; 0x98
   86bd8:	a827      	add	r0, sp, #156	; 0x9c
   86bda:	e9cd 1002 	strd	r1, r0, [sp, #8]
   86bde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   86be0:	462b      	mov	r3, r5
   86be2:	9807      	ldr	r0, [sp, #28]
   86be4:	f000 fea8 	bl	87938 <_dtoa_r>
   86be8:	2f67      	cmp	r7, #103	; 0x67
   86bea:	4606      	mov	r6, r0
   86bec:	f040 85a2 	bne.w	87734 <_svfprintf_r+0x1944>
   86bf0:	f018 0f01 	tst.w	r8, #1
   86bf4:	f040 84f3 	bne.w	875de <_svfprintf_r+0x17ee>
   86bf8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
   86bfa:	4640      	mov	r0, r8
   86bfc:	1b9b      	subs	r3, r3, r6
   86bfe:	f8dd 8048 	ldr.w	r8, [sp, #72]	; 0x48
   86c02:	9314      	str	r3, [sp, #80]	; 0x50
   86c04:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86c06:	9315      	str	r3, [sp, #84]	; 0x54
   86c08:	9b08      	ldr	r3, [sp, #32]
   86c0a:	2b47      	cmp	r3, #71	; 0x47
   86c0c:	f000 8364 	beq.w	872d8 <_svfprintf_r+0x14e8>
   86c10:	9b08      	ldr	r3, [sp, #32]
   86c12:	2b46      	cmp	r3, #70	; 0x46
   86c14:	f000 840c 	beq.w	87430 <_svfprintf_r+0x1640>
   86c18:	9908      	ldr	r1, [sp, #32]
   86c1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
   86c1c:	b2fa      	uxtb	r2, r7
   86c1e:	2941      	cmp	r1, #65	; 0x41
   86c20:	bf08      	it	eq
   86c22:	320f      	addeq	r2, #15
   86c24:	f103 33ff 	add.w	r3, r3, #4294967295
   86c28:	bf06      	itte	eq
   86c2a:	b2d2      	uxtbeq	r2, r2
   86c2c:	2101      	moveq	r1, #1
   86c2e:	2100      	movne	r1, #0
   86c30:	2b00      	cmp	r3, #0
   86c32:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
   86c36:	bfb4      	ite	lt
   86c38:	222d      	movlt	r2, #45	; 0x2d
   86c3a:	222b      	movge	r2, #43	; 0x2b
   86c3c:	9326      	str	r3, [sp, #152]	; 0x98
   86c3e:	bfb8      	it	lt
   86c40:	9b15      	ldrlt	r3, [sp, #84]	; 0x54
   86c42:	f88d 20a1 	strb.w	r2, [sp, #161]	; 0xa1
   86c46:	bfb8      	it	lt
   86c48:	f1c3 0301 	rsblt	r3, r3, #1
   86c4c:	2b09      	cmp	r3, #9
   86c4e:	f300 84da 	bgt.w	87606 <_svfprintf_r+0x1816>
   86c52:	2900      	cmp	r1, #0
   86c54:	f040 8584 	bne.w	87760 <_svfprintf_r+0x1970>
   86c58:	2230      	movs	r2, #48	; 0x30
   86c5a:	f88d 20a2 	strb.w	r2, [sp, #162]	; 0xa2
   86c5e:	f10d 02a3 	add.w	r2, sp, #163	; 0xa3
   86c62:	3330      	adds	r3, #48	; 0x30
   86c64:	7013      	strb	r3, [r2, #0]
   86c66:	1c53      	adds	r3, r2, #1
   86c68:	aa28      	add	r2, sp, #160	; 0xa0
   86c6a:	1a9b      	subs	r3, r3, r2
   86c6c:	9a14      	ldr	r2, [sp, #80]	; 0x50
   86c6e:	931f      	str	r3, [sp, #124]	; 0x7c
   86c70:	2a01      	cmp	r2, #1
   86c72:	4413      	add	r3, r2
   86c74:	930c      	str	r3, [sp, #48]	; 0x30
   86c76:	f340 8546 	ble.w	87706 <_svfprintf_r+0x1916>
   86c7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   86c7c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
   86c7e:	4413      	add	r3, r2
   86c80:	930c      	str	r3, [sp, #48]	; 0x30
   86c82:	2300      	movs	r3, #0
   86c84:	9313      	str	r3, [sp, #76]	; 0x4c
   86c86:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
   86c8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   86c8c:	f420 6080 	bic.w	r0, r0, #1024	; 0x400
   86c90:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   86c94:	f440 7880 	orr.w	r8, r0, #256	; 0x100
   86c98:	9308      	str	r3, [sp, #32]
   86c9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   86c9c:	2b00      	cmp	r3, #0
   86c9e:	f040 8348 	bne.w	87332 <_svfprintf_r+0x1542>
   86ca2:	469a      	mov	sl, r3
   86ca4:	f89d 2093 	ldrb.w	r2, [sp, #147]	; 0x93
   86ca8:	f7ff bbf0 	b.w	8648c <_svfprintf_r+0x69c>
   86cac:	2001      	movs	r0, #1
   86cae:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   86cb0:	490e      	ldr	r1, [pc, #56]	; (86cec <_svfprintf_r+0xefc>)
   86cb2:	4402      	add	r2, r0
   86cb4:	4404      	add	r4, r0
   86cb6:	2a07      	cmp	r2, #7
   86cb8:	e9cd 242d 	strd	r2, r4, [sp, #180]	; 0xb4
   86cbc:	e9c9 1000 	strd	r1, r0, [r9]
   86cc0:	f73f ae2c 	bgt.w	8691c <_svfprintf_r+0xb2c>
   86cc4:	f109 0908 	add.w	r9, r9, #8
   86cc8:	e634      	b.n	86934 <_svfprintf_r+0xb44>
   86cca:	2140      	movs	r1, #64	; 0x40
   86ccc:	9807      	ldr	r0, [sp, #28]
   86cce:	f001 febb 	bl	88a48 <_malloc_r>
   86cd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   86cd4:	6018      	str	r0, [r3, #0]
   86cd6:	6118      	str	r0, [r3, #16]
   86cd8:	2800      	cmp	r0, #0
   86cda:	f000 856f 	beq.w	877bc <_svfprintf_r+0x19cc>
   86cde:	2340      	movs	r3, #64	; 0x40
   86ce0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   86ce2:	6153      	str	r3, [r2, #20]
   86ce4:	f7ff b89b 	b.w	85e1e <_svfprintf_r+0x2e>
   86ce8:	0008aafc 	.word	0x0008aafc
   86cec:	0008aae8 	.word	0x0008aae8
   86cf0:	aa2c      	add	r2, sp, #176	; 0xb0
   86cf2:	990a      	ldr	r1, [sp, #40]	; 0x28
   86cf4:	9807      	ldr	r0, [sp, #28]
   86cf6:	f002 ff71 	bl	89bdc <__ssprint_r>
   86cfa:	2800      	cmp	r0, #0
   86cfc:	f47f a949 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86d00:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
   86d04:	3301      	adds	r3, #1
   86d06:	920c      	str	r2, [sp, #48]	; 0x30
   86d08:	930e      	str	r3, [sp, #56]	; 0x38
   86d0a:	f10d 09c4 	add.w	r9, sp, #196	; 0xc4
   86d0e:	af2f      	add	r7, sp, #188	; 0xbc
   86d10:	e5c3      	b.n	8689a <_svfprintf_r+0xaaa>
   86d12:	aa2c      	add	r2, sp, #176	; 0xb0
   86d14:	990a      	ldr	r1, [sp, #40]	; 0x28
   86d16:	9807      	ldr	r0, [sp, #28]
   86d18:	f002 ff60 	bl	89bdc <__ssprint_r>
   86d1c:	2800      	cmp	r0, #0
   86d1e:	f47f a938 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86d22:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   86d26:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   86d28:	e4fc      	b.n	86724 <_svfprintf_r+0x934>
   86d2a:	4653      	mov	r3, sl
   86d2c:	2b06      	cmp	r3, #6
   86d2e:	bf28      	it	cs
   86d30:	2306      	movcs	r3, #6
   86d32:	46b2      	mov	sl, r6
   86d34:	9613      	str	r6, [sp, #76]	; 0x4c
   86d36:	e9cd 6615 	strd	r6, r6, [sp, #84]	; 0x54
   86d3a:	9610      	str	r6, [sp, #64]	; 0x40
   86d3c:	4632      	mov	r2, r6
   86d3e:	9308      	str	r3, [sp, #32]
   86d40:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
   86d44:	4ea4      	ldr	r6, [pc, #656]	; (86fd8 <_svfprintf_r+0x11e8>)
   86d46:	f7ff bba1 	b.w	8648c <_svfprintf_r+0x69c>
   86d4a:	aa2c      	add	r2, sp, #176	; 0xb0
   86d4c:	990a      	ldr	r1, [sp, #40]	; 0x28
   86d4e:	9807      	ldr	r0, [sp, #28]
   86d50:	f002 ff44 	bl	89bdc <__ssprint_r>
   86d54:	2800      	cmp	r0, #0
   86d56:	f47f a91c 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86d5a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   86d5e:	f89d 2093 	ldrb.w	r2, [sp, #147]	; 0x93
   86d62:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   86d64:	f7ff ba8e 	b.w	86284 <_svfprintf_r+0x494>
   86d68:	460c      	mov	r4, r1
   86d6a:	4631      	mov	r1, r6
   86d6c:	464e      	mov	r6, r9
   86d6e:	4699      	mov	r9, r3
   86d70:	460b      	mov	r3, r1
   86d72:	3201      	adds	r2, #1
   86d74:	442c      	add	r4, r5
   86d76:	2a07      	cmp	r2, #7
   86d78:	e9cd 242d 	strd	r2, r4, [sp, #180]	; 0xb4
   86d7c:	e9c9 3500 	strd	r3, r5, [r9]
   86d80:	f340 81d0 	ble.w	87124 <_svfprintf_r+0x1334>
   86d84:	aa2c      	add	r2, sp, #176	; 0xb0
   86d86:	990a      	ldr	r1, [sp, #40]	; 0x28
   86d88:	9807      	ldr	r0, [sp, #28]
   86d8a:	f002 ff27 	bl	89bdc <__ssprint_r>
   86d8e:	2800      	cmp	r0, #0
   86d90:	f47f a8ff 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86d94:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   86d96:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   86d9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
   86d9c:	f418 6f80 	tst.w	r8, #1024	; 0x400
   86da0:	4433      	add	r3, r6
   86da2:	469a      	mov	sl, r3
   86da4:	f040 811c 	bne.w	86fe0 <_svfprintf_r+0x11f0>
   86da8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86daa:	9a14      	ldr	r2, [sp, #80]	; 0x50
   86dac:	4293      	cmp	r3, r2
   86dae:	db47      	blt.n	86e40 <_svfprintf_r+0x1050>
   86db0:	f018 0f01 	tst.w	r8, #1
   86db4:	d144      	bne.n	86e40 <_svfprintf_r+0x1050>
   86db6:	9a14      	ldr	r2, [sp, #80]	; 0x50
   86db8:	18b5      	adds	r5, r6, r2
   86dba:	eba5 050a 	sub.w	r5, r5, sl
   86dbe:	1ad3      	subs	r3, r2, r3
   86dc0:	429d      	cmp	r5, r3
   86dc2:	bfa8      	it	ge
   86dc4:	461d      	movge	r5, r3
   86dc6:	2d00      	cmp	r5, #0
   86dc8:	dd0b      	ble.n	86de2 <_svfprintf_r+0xff2>
   86dca:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   86dcc:	442c      	add	r4, r5
   86dce:	3201      	adds	r2, #1
   86dd0:	2a07      	cmp	r2, #7
   86dd2:	942e      	str	r4, [sp, #184]	; 0xb8
   86dd4:	e9c9 a500 	strd	sl, r5, [r9]
   86dd8:	922d      	str	r2, [sp, #180]	; 0xb4
   86dda:	f300 8365 	bgt.w	874a8 <_svfprintf_r+0x16b8>
   86dde:	f109 0908 	add.w	r9, r9, #8
   86de2:	2d00      	cmp	r5, #0
   86de4:	bfb4      	ite	lt
   86de6:	461d      	movlt	r5, r3
   86de8:	1b5d      	subge	r5, r3, r5
   86dea:	2d00      	cmp	r5, #0
   86dec:	f77f aabb 	ble.w	86366 <_svfprintf_r+0x576>
   86df0:	2d10      	cmp	r5, #16
   86df2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   86df4:	f340 8465 	ble.w	876c2 <_svfprintf_r+0x18d2>
   86df8:	4b78      	ldr	r3, [pc, #480]	; (86fdc <_svfprintf_r+0x11ec>)
   86dfa:	2610      	movs	r6, #16
   86dfc:	4619      	mov	r1, r3
   86dfe:	9f07      	ldr	r7, [sp, #28]
   86e00:	4623      	mov	r3, r4
   86e02:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
   86e06:	460c      	mov	r4, r1
   86e08:	e005      	b.n	86e16 <_svfprintf_r+0x1026>
   86e0a:	f109 0908 	add.w	r9, r9, #8
   86e0e:	3d10      	subs	r5, #16
   86e10:	2d10      	cmp	r5, #16
   86e12:	f340 80a6 	ble.w	86f62 <_svfprintf_r+0x1172>
   86e16:	3201      	adds	r2, #1
   86e18:	3310      	adds	r3, #16
   86e1a:	2a07      	cmp	r2, #7
   86e1c:	e9cd 232d 	strd	r2, r3, [sp, #180]	; 0xb4
   86e20:	e9c9 4600 	strd	r4, r6, [r9]
   86e24:	ddf1      	ble.n	86e0a <_svfprintf_r+0x101a>
   86e26:	aa2c      	add	r2, sp, #176	; 0xb0
   86e28:	4651      	mov	r1, sl
   86e2a:	4638      	mov	r0, r7
   86e2c:	f002 fed6 	bl	89bdc <__ssprint_r>
   86e30:	2800      	cmp	r0, #0
   86e32:	f47f a8ae 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86e36:	e9dd 232d 	ldrd	r2, r3, [sp, #180]	; 0xb4
   86e3a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   86e3e:	e7e6      	b.n	86e0e <_svfprintf_r+0x101e>
   86e40:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   86e42:	991c      	ldr	r1, [sp, #112]	; 0x70
   86e44:	3201      	adds	r2, #1
   86e46:	981d      	ldr	r0, [sp, #116]	; 0x74
   86e48:	440c      	add	r4, r1
   86e4a:	2a07      	cmp	r2, #7
   86e4c:	942e      	str	r4, [sp, #184]	; 0xb8
   86e4e:	e9c9 0100 	strd	r0, r1, [r9]
   86e52:	922d      	str	r2, [sp, #180]	; 0xb4
   86e54:	f300 82df 	bgt.w	87416 <_svfprintf_r+0x1626>
   86e58:	f109 0908 	add.w	r9, r9, #8
   86e5c:	e7ab      	b.n	86db6 <_svfprintf_r+0xfc6>
   86e5e:	2d00      	cmp	r5, #0
   86e60:	bf08      	it	eq
   86e62:	2c0a      	cmpeq	r4, #10
   86e64:	4698      	mov	r8, r3
   86e66:	f4ff ad3a 	bcc.w	868de <_svfprintf_r+0xaee>
   86e6a:	2200      	movs	r2, #0
   86e6c:	f408 6380 	and.w	r3, r8, #1024	; 0x400
   86e70:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
   86e74:	9710      	str	r7, [sp, #64]	; 0x40
   86e76:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
   86e7a:	ae58      	add	r6, sp, #352	; 0x160
   86e7c:	4691      	mov	r9, r2
   86e7e:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
   86e82:	461f      	mov	r7, r3
   86e84:	e00a      	b.n	86e9c <_svfprintf_r+0x10ac>
   86e86:	4620      	mov	r0, r4
   86e88:	4629      	mov	r1, r5
   86e8a:	2300      	movs	r3, #0
   86e8c:	220a      	movs	r2, #10
   86e8e:	f003 fc55 	bl	8a73c <__aeabi_uldivmod>
   86e92:	4604      	mov	r4, r0
   86e94:	460d      	mov	r5, r1
   86e96:	ea54 0305 	orrs.w	r3, r4, r5
   86e9a:	d047      	beq.n	86f2c <_svfprintf_r+0x113c>
   86e9c:	220a      	movs	r2, #10
   86e9e:	2300      	movs	r3, #0
   86ea0:	4620      	mov	r0, r4
   86ea2:	4629      	mov	r1, r5
   86ea4:	f003 fc4a 	bl	8a73c <__aeabi_uldivmod>
   86ea8:	3230      	adds	r2, #48	; 0x30
   86eaa:	f806 2c01 	strb.w	r2, [r6, #-1]
   86eae:	f109 0901 	add.w	r9, r9, #1
   86eb2:	3e01      	subs	r6, #1
   86eb4:	2f00      	cmp	r7, #0
   86eb6:	d0e6      	beq.n	86e86 <_svfprintf_r+0x1096>
   86eb8:	f898 3000 	ldrb.w	r3, [r8]
   86ebc:	4599      	cmp	r9, r3
   86ebe:	d1e2      	bne.n	86e86 <_svfprintf_r+0x1096>
   86ec0:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
   86ec4:	d0df      	beq.n	86e86 <_svfprintf_r+0x1096>
   86ec6:	2d00      	cmp	r5, #0
   86ec8:	bf08      	it	eq
   86eca:	2c0a      	cmpeq	r4, #10
   86ecc:	d3db      	bcc.n	86e86 <_svfprintf_r+0x1096>
   86ece:	9b21      	ldr	r3, [sp, #132]	; 0x84
   86ed0:	991e      	ldr	r1, [sp, #120]	; 0x78
   86ed2:	1af6      	subs	r6, r6, r3
   86ed4:	461a      	mov	r2, r3
   86ed6:	4630      	mov	r0, r6
   86ed8:	f002 fe4e 	bl	89b78 <strncpy>
   86edc:	f898 3001 	ldrb.w	r3, [r8, #1]
   86ee0:	2b00      	cmp	r3, #0
   86ee2:	f000 837a 	beq.w	875da <_svfprintf_r+0x17ea>
   86ee6:	f108 0801 	add.w	r8, r8, #1
   86eea:	f04f 0900 	mov.w	r9, #0
   86eee:	e7ca      	b.n	86e86 <_svfprintf_r+0x1096>
   86ef0:	aa2c      	add	r2, sp, #176	; 0xb0
   86ef2:	990a      	ldr	r1, [sp, #40]	; 0x28
   86ef4:	9807      	ldr	r0, [sp, #28]
   86ef6:	f002 fe71 	bl	89bdc <__ssprint_r>
   86efa:	2800      	cmp	r0, #0
   86efc:	f47f a849 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86f00:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
   86f02:	af2f      	add	r7, sp, #188	; 0xbc
   86f04:	930c      	str	r3, [sp, #48]	; 0x30
   86f06:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
   86f08:	e495      	b.n	86836 <_svfprintf_r+0xa46>
   86f0a:	aa2c      	add	r2, sp, #176	; 0xb0
   86f0c:	990a      	ldr	r1, [sp, #40]	; 0x28
   86f0e:	9807      	ldr	r0, [sp, #28]
   86f10:	f002 fe64 	bl	89bdc <__ssprint_r>
   86f14:	2800      	cmp	r0, #0
   86f16:	f47f a83c 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86f1a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
   86f1c:	af2f      	add	r7, sp, #188	; 0xbc
   86f1e:	930c      	str	r3, [sp, #48]	; 0x30
   86f20:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
   86f22:	e496      	b.n	86852 <_svfprintf_r+0xa62>
   86f24:	2a01      	cmp	r2, #1
   86f26:	f47f a8b0 	bne.w	8608a <_svfprintf_r+0x29a>
   86f2a:	e4d8      	b.n	868de <_svfprintf_r+0xaee>
   86f2c:	9b08      	ldr	r3, [sp, #32]
   86f2e:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
   86f32:	1b9b      	subs	r3, r3, r6
   86f34:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
   86f38:	f8cd 8080 	str.w	r8, [sp, #128]	; 0x80
   86f3c:	9f10      	ldr	r7, [sp, #64]	; 0x40
   86f3e:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
   86f42:	930c      	str	r3, [sp, #48]	; 0x30
   86f44:	f7ff bbb3 	b.w	866ae <_svfprintf_r+0x8be>
   86f48:	aa2c      	add	r2, sp, #176	; 0xb0
   86f4a:	990a      	ldr	r1, [sp, #40]	; 0x28
   86f4c:	9807      	ldr	r0, [sp, #28]
   86f4e:	f002 fe45 	bl	89bdc <__ssprint_r>
   86f52:	2800      	cmp	r0, #0
   86f54:	f47f a81d 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86f58:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   86f5c:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   86f5e:	f7ff b9b5 	b.w	862cc <_svfprintf_r+0x4dc>
   86f62:	4621      	mov	r1, r4
   86f64:	461c      	mov	r4, r3
   86f66:	460b      	mov	r3, r1
   86f68:	3201      	adds	r2, #1
   86f6a:	442c      	add	r4, r5
   86f6c:	2a07      	cmp	r2, #7
   86f6e:	e9cd 242d 	strd	r2, r4, [sp, #180]	; 0xb4
   86f72:	e9c9 3500 	strd	r3, r5, [r9]
   86f76:	f77f a9f4 	ble.w	86362 <_svfprintf_r+0x572>
   86f7a:	e4fb      	b.n	86974 <_svfprintf_r+0xb84>
   86f7c:	aa2c      	add	r2, sp, #176	; 0xb0
   86f7e:	990a      	ldr	r1, [sp, #40]	; 0x28
   86f80:	9807      	ldr	r0, [sp, #28]
   86f82:	f002 fe2b 	bl	89bdc <__ssprint_r>
   86f86:	2800      	cmp	r0, #0
   86f88:	f47f a803 	bne.w	85f92 <_svfprintf_r+0x1a2>
   86f8c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   86f90:	f7ff bbb4 	b.w	866fc <_svfprintf_r+0x90c>
   86f94:	4b11      	ldr	r3, [pc, #68]	; (86fdc <_svfprintf_r+0x11ec>)
   86f96:	f7ff b9ca 	b.w	8632e <_svfprintf_r+0x53e>
   86f9a:	920c      	str	r2, [sp, #48]	; 0x30
   86f9c:	463a      	mov	r2, r7
   86f9e:	461f      	mov	r7, r3
   86fa0:	4613      	mov	r3, r2
   86fa2:	1c6a      	adds	r2, r5, #1
   86fa4:	920e      	str	r2, [sp, #56]	; 0x38
   86fa6:	f107 0208 	add.w	r2, r7, #8
   86faa:	990c      	ldr	r1, [sp, #48]	; 0x30
   86fac:	e9c7 3a00 	strd	r3, sl, [r7]
   86fb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   86fb2:	4451      	add	r1, sl
   86fb4:	2b07      	cmp	r3, #7
   86fb6:	910c      	str	r1, [sp, #48]	; 0x30
   86fb8:	912e      	str	r1, [sp, #184]	; 0xb8
   86fba:	932d      	str	r3, [sp, #180]	; 0xb4
   86fbc:	f73f ae98 	bgt.w	86cf0 <_svfprintf_r+0xf00>
   86fc0:	3301      	adds	r3, #1
   86fc2:	930e      	str	r3, [sp, #56]	; 0x38
   86fc4:	f102 0908 	add.w	r9, r2, #8
   86fc8:	4617      	mov	r7, r2
   86fca:	e466      	b.n	8689a <_svfprintf_r+0xaaa>
   86fcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
   86fce:	465e      	mov	r6, fp
   86fd0:	601a      	str	r2, [r3, #0]
   86fd2:	f7ff b8c6 	b.w	86162 <_svfprintf_r+0x372>
   86fd6:	bf00      	nop
   86fd8:	0008aae0 	.word	0x0008aae0
   86fdc:	0008aafc 	.word	0x0008aafc
   86fe0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   86fe2:	464a      	mov	r2, r9
   86fe4:	18f3      	adds	r3, r6, r3
   86fe6:	930c      	str	r3, [sp, #48]	; 0x30
   86fe8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   86fea:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
   86fee:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
   86ff2:	9612      	str	r6, [sp, #72]	; 0x48
   86ff4:	4fbd      	ldr	r7, [pc, #756]	; (872ec <_svfprintf_r+0x14fc>)
   86ff6:	4656      	mov	r6, sl
   86ff8:	f8dd 9084 	ldr.w	r9, [sp, #132]	; 0x84
   86ffc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
   87000:	4621      	mov	r1, r4
   87002:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   87006:	f8dd a01c 	ldr.w	sl, [sp, #28]
   8700a:	2b00      	cmp	r3, #0
   8700c:	d05d      	beq.n	870ca <_svfprintf_r+0x12da>
   8700e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   87010:	2b00      	cmp	r3, #0
   87012:	d15e      	bne.n	870d2 <_svfprintf_r+0x12e2>
   87014:	9b16      	ldr	r3, [sp, #88]	; 0x58
   87016:	f108 38ff 	add.w	r8, r8, #4294967295
   8701a:	3b01      	subs	r3, #1
   8701c:	9316      	str	r3, [sp, #88]	; 0x58
   8701e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
   87020:	981e      	ldr	r0, [sp, #120]	; 0x78
   87022:	3301      	adds	r3, #1
   87024:	4449      	add	r1, r9
   87026:	2b07      	cmp	r3, #7
   87028:	912e      	str	r1, [sp, #184]	; 0xb8
   8702a:	e9c2 0900 	strd	r0, r9, [r2]
   8702e:	932d      	str	r3, [sp, #180]	; 0xb4
   87030:	dc53      	bgt.n	870da <_svfprintf_r+0x12ea>
   87032:	3208      	adds	r2, #8
   87034:	980c      	ldr	r0, [sp, #48]	; 0x30
   87036:	f898 3000 	ldrb.w	r3, [r8]
   8703a:	1b85      	subs	r5, r0, r6
   8703c:	429d      	cmp	r5, r3
   8703e:	bfa8      	it	ge
   87040:	461d      	movge	r5, r3
   87042:	2d00      	cmp	r5, #0
   87044:	dd0b      	ble.n	8705e <_svfprintf_r+0x126e>
   87046:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
   87048:	4429      	add	r1, r5
   8704a:	3301      	adds	r3, #1
   8704c:	2b07      	cmp	r3, #7
   8704e:	912e      	str	r1, [sp, #184]	; 0xb8
   87050:	e9c2 6500 	strd	r6, r5, [r2]
   87054:	932d      	str	r3, [sp, #180]	; 0xb4
   87056:	dc4b      	bgt.n	870f0 <_svfprintf_r+0x1300>
   87058:	f898 3000 	ldrb.w	r3, [r8]
   8705c:	3208      	adds	r2, #8
   8705e:	2d00      	cmp	r5, #0
   87060:	bfb4      	ite	lt
   87062:	461d      	movlt	r5, r3
   87064:	1b5d      	subge	r5, r3, r5
   87066:	2d00      	cmp	r5, #0
   87068:	dd2b      	ble.n	870c2 <_svfprintf_r+0x12d2>
   8706a:	2d10      	cmp	r5, #16
   8706c:	982d      	ldr	r0, [sp, #180]	; 0xb4
   8706e:	dd1c      	ble.n	870aa <_svfprintf_r+0x12ba>
   87070:	2410      	movs	r4, #16
   87072:	e004      	b.n	8707e <_svfprintf_r+0x128e>
   87074:	3d10      	subs	r5, #16
   87076:	2d10      	cmp	r5, #16
   87078:	f102 0208 	add.w	r2, r2, #8
   8707c:	dd15      	ble.n	870aa <_svfprintf_r+0x12ba>
   8707e:	3001      	adds	r0, #1
   87080:	3110      	adds	r1, #16
   87082:	2807      	cmp	r0, #7
   87084:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
   87088:	e9c2 7400 	strd	r7, r4, [r2]
   8708c:	ddf2      	ble.n	87074 <_svfprintf_r+0x1284>
   8708e:	aa2c      	add	r2, sp, #176	; 0xb0
   87090:	4659      	mov	r1, fp
   87092:	4650      	mov	r0, sl
   87094:	f002 fda2 	bl	89bdc <__ssprint_r>
   87098:	2800      	cmp	r0, #0
   8709a:	f47e af7a 	bne.w	85f92 <_svfprintf_r+0x1a2>
   8709e:	e9dd 012d 	ldrd	r0, r1, [sp, #180]	; 0xb4
   870a2:	3d10      	subs	r5, #16
   870a4:	2d10      	cmp	r5, #16
   870a6:	aa2f      	add	r2, sp, #188	; 0xbc
   870a8:	dce9      	bgt.n	8707e <_svfprintf_r+0x128e>
   870aa:	3001      	adds	r0, #1
   870ac:	4429      	add	r1, r5
   870ae:	2807      	cmp	r0, #7
   870b0:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
   870b4:	e9c2 7500 	strd	r7, r5, [r2]
   870b8:	f73e af63 	bgt.w	85f82 <_svfprintf_r+0x192>
   870bc:	f898 3000 	ldrb.w	r3, [r8]
   870c0:	3208      	adds	r2, #8
   870c2:	441e      	add	r6, r3
   870c4:	9b16      	ldr	r3, [sp, #88]	; 0x58
   870c6:	2b00      	cmp	r3, #0
   870c8:	d1a1      	bne.n	8700e <_svfprintf_r+0x121e>
   870ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   870cc:	2b00      	cmp	r3, #0
   870ce:	f000 80f3 	beq.w	872b8 <_svfprintf_r+0x14c8>
   870d2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   870d4:	3b01      	subs	r3, #1
   870d6:	9313      	str	r3, [sp, #76]	; 0x4c
   870d8:	e7a1      	b.n	8701e <_svfprintf_r+0x122e>
   870da:	aa2c      	add	r2, sp, #176	; 0xb0
   870dc:	4659      	mov	r1, fp
   870de:	4650      	mov	r0, sl
   870e0:	f002 fd7c 	bl	89bdc <__ssprint_r>
   870e4:	2800      	cmp	r0, #0
   870e6:	f47e af54 	bne.w	85f92 <_svfprintf_r+0x1a2>
   870ea:	aa2f      	add	r2, sp, #188	; 0xbc
   870ec:	992e      	ldr	r1, [sp, #184]	; 0xb8
   870ee:	e7a1      	b.n	87034 <_svfprintf_r+0x1244>
   870f0:	aa2c      	add	r2, sp, #176	; 0xb0
   870f2:	4659      	mov	r1, fp
   870f4:	4650      	mov	r0, sl
   870f6:	f002 fd71 	bl	89bdc <__ssprint_r>
   870fa:	2800      	cmp	r0, #0
   870fc:	f47e af49 	bne.w	85f92 <_svfprintf_r+0x1a2>
   87100:	aa2f      	add	r2, sp, #188	; 0xbc
   87102:	f898 3000 	ldrb.w	r3, [r8]
   87106:	992e      	ldr	r1, [sp, #184]	; 0xb8
   87108:	e7a9      	b.n	8705e <_svfprintf_r+0x126e>
   8710a:	4630      	mov	r0, r6
   8710c:	f002 fd06 	bl	89b1c <strlen>
   87110:	46aa      	mov	sl, r5
   87112:	4603      	mov	r3, r0
   87114:	f7ff b9da 	b.w	864cc <_svfprintf_r+0x6dc>
   87118:	f898 3000 	ldrb.w	r3, [r8]
   8711c:	aa2f      	add	r2, sp, #188	; 0xbc
   8711e:	992e      	ldr	r1, [sp, #184]	; 0xb8
   87120:	441e      	add	r6, r3
   87122:	e7cf      	b.n	870c4 <_svfprintf_r+0x12d4>
   87124:	f109 0908 	add.w	r9, r9, #8
   87128:	e637      	b.n	86d9a <_svfprintf_r+0xfaa>
   8712a:	7814      	ldrb	r4, [r2, #0]
   8712c:	2500      	movs	r5, #0
   8712e:	2201      	movs	r2, #1
   87130:	910d      	str	r1, [sp, #52]	; 0x34
   87132:	f7fe bf53 	b.w	85fdc <_svfprintf_r+0x1ec>
   87136:	9a09      	ldr	r2, [sp, #36]	; 0x24
   87138:	465e      	mov	r6, fp
   8713a:	801a      	strh	r2, [r3, #0]
   8713c:	f7ff b811 	b.w	86162 <_svfprintf_r+0x372>
   87140:	7814      	ldrb	r4, [r2, #0]
   87142:	2500      	movs	r5, #0
   87144:	930d      	str	r3, [sp, #52]	; 0x34
   87146:	f7fe bfe4 	b.w	86112 <_svfprintf_r+0x322>
   8714a:	7814      	ldrb	r4, [r2, #0]
   8714c:	2500      	movs	r5, #0
   8714e:	930d      	str	r3, [sp, #52]	; 0x34
   87150:	f7fe bf41 	b.w	85fd6 <_svfprintf_r+0x1e6>
   87154:	f991 4000 	ldrsb.w	r4, [r1]
   87158:	920d      	str	r2, [sp, #52]	; 0x34
   8715a:	17e5      	asrs	r5, r4, #31
   8715c:	4620      	mov	r0, r4
   8715e:	4629      	mov	r1, r5
   87160:	f7fe bf79 	b.w	86056 <_svfprintf_r+0x266>
   87164:	f018 0f01 	tst.w	r8, #1
   87168:	f43f a8fd 	beq.w	86366 <_svfprintf_r+0x576>
   8716c:	f7ff bbe7 	b.w	8693e <_svfprintf_r+0xb4e>
   87170:	2230      	movs	r2, #48	; 0x30
   87172:	2358      	movs	r3, #88	; 0x58
   87174:	f88d 2094 	strb.w	r2, [sp, #148]	; 0x94
   87178:	f1ba 0f63 	cmp.w	sl, #99	; 0x63
   8717c:	f88d 3095 	strb.w	r3, [sp, #149]	; 0x95
   87180:	f048 0402 	orr.w	r4, r8, #2
   87184:	f300 81e6 	bgt.w	87554 <_svfprintf_r+0x1764>
   87188:	f448 7381 	orr.w	r3, r8, #258	; 0x102
   8718c:	9312      	str	r3, [sp, #72]	; 0x48
   8718e:	f027 0320 	bic.w	r3, r7, #32
   87192:	9308      	str	r3, [sp, #32]
   87194:	2300      	movs	r3, #0
   87196:	46a0      	mov	r8, r4
   87198:	9d17      	ldr	r5, [sp, #92]	; 0x5c
   8719a:	9310      	str	r3, [sp, #64]	; 0x40
   8719c:	ae3f      	add	r6, sp, #252	; 0xfc
   8719e:	2d00      	cmp	r5, #0
   871a0:	f2c0 80e2 	blt.w	87368 <_svfprintf_r+0x1578>
   871a4:	9b18      	ldr	r3, [sp, #96]	; 0x60
   871a6:	9d17      	ldr	r5, [sp, #92]	; 0x5c
   871a8:	930c      	str	r3, [sp, #48]	; 0x30
   871aa:	2300      	movs	r3, #0
   871ac:	9311      	str	r3, [sp, #68]	; 0x44
   871ae:	2f61      	cmp	r7, #97	; 0x61
   871b0:	f000 8193 	beq.w	874da <_svfprintf_r+0x16ea>
   871b4:	2f41      	cmp	r7, #65	; 0x41
   871b6:	f47f acfa 	bne.w	86bae <_svfprintf_r+0xdbe>
   871ba:	aa26      	add	r2, sp, #152	; 0x98
   871bc:	980c      	ldr	r0, [sp, #48]	; 0x30
   871be:	4629      	mov	r1, r5
   871c0:	f002 fc68 	bl	89a94 <frexp>
   871c4:	2200      	movs	r2, #0
   871c6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
   871ca:	f002 ffdf 	bl	8a18c <__aeabi_dmul>
   871ce:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	; 0x64
   871d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
   871d6:	f003 fa41 	bl	8a65c <__aeabi_dcmpeq>
   871da:	2800      	cmp	r0, #0
   871dc:	f040 8244 	bne.w	87668 <_svfprintf_r+0x1878>
   871e0:	4b43      	ldr	r3, [pc, #268]	; (872f0 <_svfprintf_r+0x1500>)
   871e2:	930c      	str	r3, [sp, #48]	; 0x30
   871e4:	e9cd 7a15 	strd	r7, sl, [sp, #84]	; 0x54
   871e8:	f10a 35ff 	add.w	r5, sl, #4294967295
   871ec:	e9cd 9b13 	strd	r9, fp, [sp, #76]	; 0x4c
   871f0:	9623      	str	r6, [sp, #140]	; 0x8c
   871f2:	46b1      	mov	r9, r6
   871f4:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
   871f8:	f8cd 8088 	str.w	r8, [sp, #136]	; 0x88
   871fc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   87200:	e005      	b.n	8720e <_svfprintf_r+0x141e>
   87202:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	; 0x64
   87206:	f003 fa29 	bl	8a65c <__aeabi_dcmpeq>
   8720a:	b9f8      	cbnz	r0, 8724c <_svfprintf_r+0x145c>
   8720c:	46a1      	mov	r9, r4
   8720e:	2200      	movs	r2, #0
   87210:	4b38      	ldr	r3, [pc, #224]	; (872f4 <_svfprintf_r+0x1504>)
   87212:	4630      	mov	r0, r6
   87214:	4639      	mov	r1, r7
   87216:	f002 ffb9 	bl	8a18c <__aeabi_dmul>
   8721a:	460f      	mov	r7, r1
   8721c:	4606      	mov	r6, r0
   8721e:	f003 fa65 	bl	8a6ec <__aeabi_d2iz>
   87222:	4680      	mov	r8, r0
   87224:	f002 ff48 	bl	8a0b8 <__aeabi_i2d>
   87228:	4602      	mov	r2, r0
   8722a:	460b      	mov	r3, r1
   8722c:	4630      	mov	r0, r6
   8722e:	4639      	mov	r1, r7
   87230:	f002 fdf4 	bl	89e1c <__aeabi_dsub>
   87234:	464c      	mov	r4, r9
   87236:	f81a c008 	ldrb.w	ip, [sl, r8]
   8723a:	1c6a      	adds	r2, r5, #1
   8723c:	46ab      	mov	fp, r5
   8723e:	4606      	mov	r6, r0
   87240:	460f      	mov	r7, r1
   87242:	f804 cb01 	strb.w	ip, [r4], #1
   87246:	f105 35ff 	add.w	r5, r5, #4294967295
   8724a:	d1da      	bne.n	87202 <_svfprintf_r+0x1412>
   8724c:	4630      	mov	r0, r6
   8724e:	4639      	mov	r1, r7
   87250:	2200      	movs	r2, #0
   87252:	4b29      	ldr	r3, [pc, #164]	; (872f8 <_svfprintf_r+0x1508>)
   87254:	9f15      	ldr	r7, [sp, #84]	; 0x54
   87256:	4645      	mov	r5, r8
   87258:	f8cd 9054 	str.w	r9, [sp, #84]	; 0x54
   8725c:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
   87260:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
   87264:	f8dd 8088 	ldr.w	r8, [sp, #136]	; 0x88
   87268:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
   8726c:	9e23      	ldr	r6, [sp, #140]	; 0x8c
   8726e:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
   87272:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
   87276:	f003 fa19 	bl	8a6ac <__aeabi_dcmpgt>
   8727a:	2800      	cmp	r0, #0
   8727c:	f040 80af 	bne.w	873de <_svfprintf_r+0x15ee>
   87280:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
   87284:	2200      	movs	r2, #0
   87286:	4b1c      	ldr	r3, [pc, #112]	; (872f8 <_svfprintf_r+0x1508>)
   87288:	f003 f9e8 	bl	8a65c <__aeabi_dcmpeq>
   8728c:	b118      	cbz	r0, 87296 <_svfprintf_r+0x14a6>
   8728e:	462b      	mov	r3, r5
   87290:	07db      	lsls	r3, r3, #31
   87292:	f100 80a4 	bmi.w	873de <_svfprintf_r+0x15ee>
   87296:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   87298:	2b00      	cmp	r3, #0
   8729a:	db07      	blt.n	872ac <_svfprintf_r+0x14bc>
   8729c:	2230      	movs	r2, #48	; 0x30
   8729e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   872a0:	3301      	adds	r3, #1
   872a2:	4423      	add	r3, r4
   872a4:	f804 2b01 	strb.w	r2, [r4], #1
   872a8:	42a3      	cmp	r3, r4
   872aa:	d1fb      	bne.n	872a4 <_svfprintf_r+0x14b4>
   872ac:	1ba3      	subs	r3, r4, r6
   872ae:	4640      	mov	r0, r8
   872b0:	9314      	str	r3, [sp, #80]	; 0x50
   872b2:	f8dd 8048 	ldr.w	r8, [sp, #72]	; 0x48
   872b6:	e4a5      	b.n	86c04 <_svfprintf_r+0xe14>
   872b8:	46b2      	mov	sl, r6
   872ba:	9b14      	ldr	r3, [sp, #80]	; 0x50
   872bc:	9e12      	ldr	r6, [sp, #72]	; 0x48
   872be:	f8cd 8080 	str.w	r8, [sp, #128]	; 0x80
   872c2:	18f3      	adds	r3, r6, r3
   872c4:	459a      	cmp	sl, r3
   872c6:	4691      	mov	r9, r2
   872c8:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
   872cc:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
   872d0:	460c      	mov	r4, r1
   872d2:	bf28      	it	cs
   872d4:	469a      	movcs	sl, r3
   872d6:	e567      	b.n	86da8 <_svfprintf_r+0xfb8>
   872d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
   872da:	1cda      	adds	r2, r3, #3
   872dc:	db01      	blt.n	872e2 <_svfprintf_r+0x14f2>
   872de:	4553      	cmp	r3, sl
   872e0:	dd0c      	ble.n	872fc <_svfprintf_r+0x150c>
   872e2:	3f02      	subs	r7, #2
   872e4:	f027 0320 	bic.w	r3, r7, #32
   872e8:	9308      	str	r3, [sp, #32]
   872ea:	e495      	b.n	86c18 <_svfprintf_r+0xe28>
   872ec:	0008aafc 	.word	0x0008aafc
   872f0:	0008aacc 	.word	0x0008aacc
   872f4:	40300000 	.word	0x40300000
   872f8:	3fe00000 	.word	0x3fe00000
   872fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
   872fe:	9914      	ldr	r1, [sp, #80]	; 0x50
   87300:	428b      	cmp	r3, r1
   87302:	f2c0 80e0 	blt.w	874c6 <_svfprintf_r+0x16d6>
   87306:	07c2      	lsls	r2, r0, #31
   87308:	f140 81ab 	bpl.w	87662 <_svfprintf_r+0x1872>
   8730c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
   8730e:	4413      	add	r3, r2
   87310:	930c      	str	r3, [sp, #48]	; 0x30
   87312:	0547      	lsls	r7, r0, #21
   87314:	f140 80c2 	bpl.w	8749c <_svfprintf_r+0x16ac>
   87318:	9b15      	ldr	r3, [sp, #84]	; 0x54
   8731a:	2b00      	cmp	r3, #0
   8731c:	f300 824c 	bgt.w	877b8 <_svfprintf_r+0x19c8>
   87320:	2767      	movs	r7, #103	; 0x67
   87322:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   87324:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   87328:	9308      	str	r3, [sp, #32]
   8732a:	2300      	movs	r3, #0
   8732c:	9313      	str	r3, [sp, #76]	; 0x4c
   8732e:	9316      	str	r3, [sp, #88]	; 0x58
   87330:	e4b3      	b.n	86c9a <_svfprintf_r+0xeaa>
   87332:	222d      	movs	r2, #45	; 0x2d
   87334:	f04f 0a00 	mov.w	sl, #0
   87338:	f88d 2093 	strb.w	r2, [sp, #147]	; 0x93
   8733c:	f7ff b8a9 	b.w	86492 <_svfprintf_r+0x6a2>
   87340:	232d      	movs	r3, #45	; 0x2d
   87342:	461a      	mov	r2, r3
   87344:	f88d 3093 	strb.w	r3, [sp, #147]	; 0x93
   87348:	f7ff b890 	b.w	8646c <_svfprintf_r+0x67c>
   8734c:	aa2c      	add	r2, sp, #176	; 0xb0
   8734e:	990a      	ldr	r1, [sp, #40]	; 0x28
   87350:	9807      	ldr	r0, [sp, #28]
   87352:	f002 fc43 	bl	89bdc <__ssprint_r>
   87356:	2800      	cmp	r0, #0
   87358:	f47e ae1b 	bne.w	85f92 <_svfprintf_r+0x1a2>
   8735c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   87360:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   87362:	f7ff bb3b 	b.w	869dc <_svfprintf_r+0xbec>
   87366:	9010      	str	r0, [sp, #64]	; 0x40
   87368:	9b18      	ldr	r3, [sp, #96]	; 0x60
   8736a:	930c      	str	r3, [sp, #48]	; 0x30
   8736c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   8736e:	f103 4500 	add.w	r5, r3, #2147483648	; 0x80000000
   87372:	232d      	movs	r3, #45	; 0x2d
   87374:	9311      	str	r3, [sp, #68]	; 0x44
   87376:	e71a      	b.n	871ae <_svfprintf_r+0x13be>
   87378:	2330      	movs	r3, #48	; 0x30
   8737a:	f88d 3094 	strb.w	r3, [sp, #148]	; 0x94
   8737e:	2378      	movs	r3, #120	; 0x78
   87380:	e6fa      	b.n	87178 <_svfprintf_r+0x1388>
   87382:	aa2c      	add	r2, sp, #176	; 0xb0
   87384:	990a      	ldr	r1, [sp, #40]	; 0x28
   87386:	9807      	ldr	r0, [sp, #28]
   87388:	f002 fc28 	bl	89bdc <__ssprint_r>
   8738c:	2800      	cmp	r0, #0
   8738e:	f47e ae00 	bne.w	85f92 <_svfprintf_r+0x1a2>
   87392:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
   87396:	3301      	adds	r3, #1
   87398:	af2f      	add	r7, sp, #188	; 0xbc
   8739a:	920c      	str	r2, [sp, #48]	; 0x30
   8739c:	930e      	str	r3, [sp, #56]	; 0x38
   8739e:	f10d 09c4 	add.w	r9, sp, #196	; 0xc4
   873a2:	f7ff ba7a 	b.w	8689a <_svfprintf_r+0xaaa>
   873a6:	f8cd a020 	str.w	sl, [sp, #32]
   873aa:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
   873ae:	940d      	str	r4, [sp, #52]	; 0x34
   873b0:	4682      	mov	sl, r0
   873b2:	9013      	str	r0, [sp, #76]	; 0x4c
   873b4:	e9cd 0015 	strd	r0, r0, [sp, #84]	; 0x54
   873b8:	f89d 2093 	ldrb.w	r2, [sp, #147]	; 0x93
   873bc:	f7ff b866 	b.w	8648c <_svfprintf_r+0x69c>
   873c0:	aa2c      	add	r2, sp, #176	; 0xb0
   873c2:	990a      	ldr	r1, [sp, #40]	; 0x28
   873c4:	9807      	ldr	r0, [sp, #28]
   873c6:	f002 fc09 	bl	89bdc <__ssprint_r>
   873ca:	2800      	cmp	r0, #0
   873cc:	f47e ade1 	bne.w	85f92 <_svfprintf_r+0x1a2>
   873d0:	e9dd 242d 	ldrd	r2, r4, [sp, #180]	; 0xb4
   873d4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   873d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   873da:	f7ff babe 	b.w	8695a <_svfprintf_r+0xb6a>
   873de:	9b15      	ldr	r3, [sp, #84]	; 0x54
   873e0:	932a      	str	r3, [sp, #168]	; 0xa8
   873e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   873e4:	f814 2c01 	ldrb.w	r2, [r4, #-1]
   873e8:	7bd9      	ldrb	r1, [r3, #15]
   873ea:	4623      	mov	r3, r4
   873ec:	4291      	cmp	r1, r2
   873ee:	d109      	bne.n	87404 <_svfprintf_r+0x1614>
   873f0:	2030      	movs	r0, #48	; 0x30
   873f2:	f803 0c01 	strb.w	r0, [r3, #-1]
   873f6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
   873f8:	1e5a      	subs	r2, r3, #1
   873fa:	922a      	str	r2, [sp, #168]	; 0xa8
   873fc:	f813 2c01 	ldrb.w	r2, [r3, #-1]
   87400:	4291      	cmp	r1, r2
   87402:	d0f6      	beq.n	873f2 <_svfprintf_r+0x1602>
   87404:	2a39      	cmp	r2, #57	; 0x39
   87406:	bf0b      	itete	eq
   87408:	9a0c      	ldreq	r2, [sp, #48]	; 0x30
   8740a:	3201      	addne	r2, #1
   8740c:	7a92      	ldrbeq	r2, [r2, #10]
   8740e:	b2d2      	uxtbne	r2, r2
   87410:	f803 2c01 	strb.w	r2, [r3, #-1]
   87414:	e74a      	b.n	872ac <_svfprintf_r+0x14bc>
   87416:	aa2c      	add	r2, sp, #176	; 0xb0
   87418:	990a      	ldr	r1, [sp, #40]	; 0x28
   8741a:	9807      	ldr	r0, [sp, #28]
   8741c:	f002 fbde 	bl	89bdc <__ssprint_r>
   87420:	2800      	cmp	r0, #0
   87422:	f47e adb6 	bne.w	85f92 <_svfprintf_r+0x1a2>
   87426:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   8742a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8742c:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   8742e:	e4c2      	b.n	86db6 <_svfprintf_r+0xfc6>
   87430:	9b15      	ldr	r3, [sp, #84]	; 0x54
   87432:	2b00      	cmp	r3, #0
   87434:	f340 816c 	ble.w	87710 <_svfprintf_r+0x1920>
   87438:	9b15      	ldr	r3, [sp, #84]	; 0x54
   8743a:	f1ba 0f00 	cmp.w	sl, #0
   8743e:	f040 80dc 	bne.w	875fa <_svfprintf_r+0x180a>
   87442:	07c4      	lsls	r4, r0, #31
   87444:	f100 80d9 	bmi.w	875fa <_svfprintf_r+0x180a>
   87448:	2766      	movs	r7, #102	; 0x66
   8744a:	930c      	str	r3, [sp, #48]	; 0x30
   8744c:	0543      	lsls	r3, r0, #21
   8744e:	d526      	bpl.n	8749e <_svfprintf_r+0x16ae>
   87450:	2300      	movs	r3, #0
   87452:	9820      	ldr	r0, [sp, #128]	; 0x80
   87454:	9313      	str	r3, [sp, #76]	; 0x4c
   87456:	9316      	str	r3, [sp, #88]	; 0x58
   87458:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8745a:	7803      	ldrb	r3, [r0, #0]
   8745c:	2bff      	cmp	r3, #255	; 0xff
   8745e:	d00b      	beq.n	87478 <_svfprintf_r+0x1688>
   87460:	4293      	cmp	r3, r2
   87462:	da09      	bge.n	87478 <_svfprintf_r+0x1688>
   87464:	7841      	ldrb	r1, [r0, #1]
   87466:	1ad2      	subs	r2, r2, r3
   87468:	b1a1      	cbz	r1, 87494 <_svfprintf_r+0x16a4>
   8746a:	9b16      	ldr	r3, [sp, #88]	; 0x58
   8746c:	3001      	adds	r0, #1
   8746e:	3301      	adds	r3, #1
   87470:	9316      	str	r3, [sp, #88]	; 0x58
   87472:	460b      	mov	r3, r1
   87474:	2bff      	cmp	r3, #255	; 0xff
   87476:	d1f3      	bne.n	87460 <_svfprintf_r+0x1670>
   87478:	9215      	str	r2, [sp, #84]	; 0x54
   8747a:	9b16      	ldr	r3, [sp, #88]	; 0x58
   8747c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   8747e:	990c      	ldr	r1, [sp, #48]	; 0x30
   87480:	4413      	add	r3, r2
   87482:	9a21      	ldr	r2, [sp, #132]	; 0x84
   87484:	9020      	str	r0, [sp, #128]	; 0x80
   87486:	fb02 1303 	mla	r3, r2, r3, r1
   8748a:	930c      	str	r3, [sp, #48]	; 0x30
   8748c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   87490:	9308      	str	r3, [sp, #32]
   87492:	e402      	b.n	86c9a <_svfprintf_r+0xeaa>
   87494:	9913      	ldr	r1, [sp, #76]	; 0x4c
   87496:	3101      	adds	r1, #1
   87498:	9113      	str	r1, [sp, #76]	; 0x4c
   8749a:	e7df      	b.n	8745c <_svfprintf_r+0x166c>
   8749c:	2767      	movs	r7, #103	; 0x67
   8749e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   874a0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   874a4:	9308      	str	r3, [sp, #32]
   874a6:	e740      	b.n	8732a <_svfprintf_r+0x153a>
   874a8:	aa2c      	add	r2, sp, #176	; 0xb0
   874aa:	990a      	ldr	r1, [sp, #40]	; 0x28
   874ac:	9807      	ldr	r0, [sp, #28]
   874ae:	f002 fb95 	bl	89bdc <__ssprint_r>
   874b2:	2800      	cmp	r0, #0
   874b4:	f47e ad6d 	bne.w	85f92 <_svfprintf_r+0x1a2>
   874b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   874ba:	9a14      	ldr	r2, [sp, #80]	; 0x50
   874bc:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   874c0:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
   874c2:	1ad3      	subs	r3, r2, r3
   874c4:	e48d      	b.n	86de2 <_svfprintf_r+0xff2>
   874c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   874c8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
   874ca:	4413      	add	r3, r2
   874cc:	930c      	str	r3, [sp, #48]	; 0x30
   874ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
   874d0:	2b00      	cmp	r3, #0
   874d2:	f340 810e 	ble.w	876f2 <_svfprintf_r+0x1902>
   874d6:	2767      	movs	r7, #103	; 0x67
   874d8:	e7b8      	b.n	8744c <_svfprintf_r+0x165c>
   874da:	aa26      	add	r2, sp, #152	; 0x98
   874dc:	980c      	ldr	r0, [sp, #48]	; 0x30
   874de:	4629      	mov	r1, r5
   874e0:	f002 fad8 	bl	89a94 <frexp>
   874e4:	2200      	movs	r2, #0
   874e6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
   874ea:	f002 fe4f 	bl	8a18c <__aeabi_dmul>
   874ee:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	; 0x64
   874f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
   874f6:	f003 f8b1 	bl	8a65c <__aeabi_dcmpeq>
   874fa:	b108      	cbz	r0, 87500 <_svfprintf_r+0x1710>
   874fc:	2301      	movs	r3, #1
   874fe:	9326      	str	r3, [sp, #152]	; 0x98
   87500:	4bb6      	ldr	r3, [pc, #728]	; (877dc <_svfprintf_r+0x19ec>)
   87502:	930c      	str	r3, [sp, #48]	; 0x30
   87504:	e66e      	b.n	871e4 <_svfprintf_r+0x13f4>
   87506:	425d      	negs	r5, r3
   87508:	3310      	adds	r3, #16
   8750a:	f280 814f 	bge.w	877ac <_svfprintf_r+0x19bc>
   8750e:	4bb4      	ldr	r3, [pc, #720]	; (877e0 <_svfprintf_r+0x19f0>)
   87510:	2710      	movs	r7, #16
   87512:	4619      	mov	r1, r3
   87514:	f8dd a01c 	ldr.w	sl, [sp, #28]
   87518:	4623      	mov	r3, r4
   8751a:	460c      	mov	r4, r1
   8751c:	e005      	b.n	8752a <_svfprintf_r+0x173a>
   8751e:	f109 0908 	add.w	r9, r9, #8
   87522:	3d10      	subs	r5, #16
   87524:	2d10      	cmp	r5, #16
   87526:	f340 80a4 	ble.w	87672 <_svfprintf_r+0x1882>
   8752a:	3201      	adds	r2, #1
   8752c:	3310      	adds	r3, #16
   8752e:	2a07      	cmp	r2, #7
   87530:	e9cd 232d 	strd	r2, r3, [sp, #180]	; 0xb4
   87534:	e9c9 4700 	strd	r4, r7, [r9]
   87538:	ddf1      	ble.n	8751e <_svfprintf_r+0x172e>
   8753a:	aa2c      	add	r2, sp, #176	; 0xb0
   8753c:	990a      	ldr	r1, [sp, #40]	; 0x28
   8753e:	4650      	mov	r0, sl
   87540:	f002 fb4c 	bl	89bdc <__ssprint_r>
   87544:	2800      	cmp	r0, #0
   87546:	f47e ad24 	bne.w	85f92 <_svfprintf_r+0x1a2>
   8754a:	e9dd 232d 	ldrd	r2, r3, [sp, #180]	; 0xb4
   8754e:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   87552:	e7e6      	b.n	87522 <_svfprintf_r+0x1732>
   87554:	f10a 0101 	add.w	r1, sl, #1
   87558:	9807      	ldr	r0, [sp, #28]
   8755a:	f001 fa75 	bl	88a48 <_malloc_r>
   8755e:	4606      	mov	r6, r0
   87560:	2800      	cmp	r0, #0
   87562:	f000 8133 	beq.w	877cc <_svfprintf_r+0x19dc>
   87566:	f448 7381 	orr.w	r3, r8, #258	; 0x102
   8756a:	9312      	str	r3, [sp, #72]	; 0x48
   8756c:	f027 0320 	bic.w	r3, r7, #32
   87570:	9308      	str	r3, [sp, #32]
   87572:	46a0      	mov	r8, r4
   87574:	9d17      	ldr	r5, [sp, #92]	; 0x5c
   87576:	9010      	str	r0, [sp, #64]	; 0x40
   87578:	e611      	b.n	8719e <_svfprintf_r+0x13ae>
   8757a:	2003      	movs	r0, #3
   8757c:	a92a      	add	r1, sp, #168	; 0xa8
   8757e:	e9cd 0a00 	strd	r0, sl, [sp]
   87582:	9104      	str	r1, [sp, #16]
   87584:	a827      	add	r0, sp, #156	; 0x9c
   87586:	a926      	add	r1, sp, #152	; 0x98
   87588:	e9cd 1002 	strd	r1, r0, [sp, #8]
   8758c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8758e:	462b      	mov	r3, r5
   87590:	9807      	ldr	r0, [sp, #28]
   87592:	f000 f9d1 	bl	87938 <_dtoa_r>
   87596:	4606      	mov	r6, r0
   87598:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
   8759c:	eb00 040a 	add.w	r4, r0, sl
   875a0:	7833      	ldrb	r3, [r6, #0]
   875a2:	2b30      	cmp	r3, #48	; 0x30
   875a4:	f000 80ce 	beq.w	87744 <_svfprintf_r+0x1954>
   875a8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   875aa:	441c      	add	r4, r3
   875ac:	9a19      	ldr	r2, [sp, #100]	; 0x64
   875ae:	980c      	ldr	r0, [sp, #48]	; 0x30
   875b0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   875b2:	4629      	mov	r1, r5
   875b4:	f003 f852 	bl	8a65c <__aeabi_dcmpeq>
   875b8:	b110      	cbz	r0, 875c0 <_svfprintf_r+0x17d0>
   875ba:	4623      	mov	r3, r4
   875bc:	f7ff bb1d 	b.w	86bfa <_svfprintf_r+0xe0a>
   875c0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
   875c2:	42a3      	cmp	r3, r4
   875c4:	f4bf ab19 	bcs.w	86bfa <_svfprintf_r+0xe0a>
   875c8:	2130      	movs	r1, #48	; 0x30
   875ca:	1c5a      	adds	r2, r3, #1
   875cc:	922a      	str	r2, [sp, #168]	; 0xa8
   875ce:	7019      	strb	r1, [r3, #0]
   875d0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
   875d2:	429c      	cmp	r4, r3
   875d4:	d8f9      	bhi.n	875ca <_svfprintf_r+0x17da>
   875d6:	f7ff bb10 	b.w	86bfa <_svfprintf_r+0xe0a>
   875da:	4699      	mov	r9, r3
   875dc:	e453      	b.n	86e86 <_svfprintf_r+0x1096>
   875de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   875e0:	4433      	add	r3, r6
   875e2:	461c      	mov	r4, r3
   875e4:	e7e2      	b.n	875ac <_svfprintf_r+0x17bc>
   875e6:	f1ba 0f00 	cmp.w	sl, #0
   875ea:	f000 809b 	beq.w	87724 <_svfprintf_r+0x1934>
   875ee:	9010      	str	r0, [sp, #64]	; 0x40
   875f0:	e5d5      	b.n	8719e <_svfprintf_r+0x13ae>
   875f2:	9010      	str	r0, [sp, #64]	; 0x40
   875f4:	f04f 0a06 	mov.w	sl, #6
   875f8:	e5d1      	b.n	8719e <_svfprintf_r+0x13ae>
   875fa:	9a1c      	ldr	r2, [sp, #112]	; 0x70
   875fc:	2766      	movs	r7, #102	; 0x66
   875fe:	4413      	add	r3, r2
   87600:	4453      	add	r3, sl
   87602:	930c      	str	r3, [sp, #48]	; 0x30
   87604:	e722      	b.n	8744c <_svfprintf_r+0x165c>
   87606:	f10d 0caf 	add.w	ip, sp, #175	; 0xaf
   8760a:	4664      	mov	r4, ip
   8760c:	4d75      	ldr	r5, [pc, #468]	; (877e4 <_svfprintf_r+0x19f4>)
   8760e:	e000      	b.n	87612 <_svfprintf_r+0x1822>
   87610:	4614      	mov	r4, r2
   87612:	fba5 2103 	umull	r2, r1, r5, r3
   87616:	08c9      	lsrs	r1, r1, #3
   87618:	eb01 0281 	add.w	r2, r1, r1, lsl #2
   8761c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
   87620:	3230      	adds	r2, #48	; 0x30
   87622:	2909      	cmp	r1, #9
   87624:	f804 2c01 	strb.w	r2, [r4, #-1]
   87628:	460b      	mov	r3, r1
   8762a:	f104 32ff 	add.w	r2, r4, #4294967295
   8762e:	dcef      	bgt.n	87610 <_svfprintf_r+0x1820>
   87630:	3330      	adds	r3, #48	; 0x30
   87632:	3c02      	subs	r4, #2
   87634:	b2db      	uxtb	r3, r3
   87636:	45a4      	cmp	ip, r4
   87638:	f802 3c01 	strb.w	r3, [r2, #-1]
   8763c:	f240 80b8 	bls.w	877b0 <_svfprintf_r+0x19c0>
   87640:	f10d 04a2 	add.w	r4, sp, #162	; 0xa2
   87644:	4611      	mov	r1, r2
   87646:	e001      	b.n	8764c <_svfprintf_r+0x185c>
   87648:	f811 3b01 	ldrb.w	r3, [r1], #1
   8764c:	458c      	cmp	ip, r1
   8764e:	f804 3b01 	strb.w	r3, [r4], #1
   87652:	d1f9      	bne.n	87648 <_svfprintf_r+0x1858>
   87654:	ab2c      	add	r3, sp, #176	; 0xb0
   87656:	1a9b      	subs	r3, r3, r2
   87658:	f10d 02a2 	add.w	r2, sp, #162	; 0xa2
   8765c:	4413      	add	r3, r2
   8765e:	f7ff bb03 	b.w	86c68 <_svfprintf_r+0xe78>
   87662:	9b15      	ldr	r3, [sp, #84]	; 0x54
   87664:	930c      	str	r3, [sp, #48]	; 0x30
   87666:	e654      	b.n	87312 <_svfprintf_r+0x1522>
   87668:	2301      	movs	r3, #1
   8766a:	9326      	str	r3, [sp, #152]	; 0x98
   8766c:	4b5e      	ldr	r3, [pc, #376]	; (877e8 <_svfprintf_r+0x19f8>)
   8766e:	930c      	str	r3, [sp, #48]	; 0x30
   87670:	e5b8      	b.n	871e4 <_svfprintf_r+0x13f4>
   87672:	4621      	mov	r1, r4
   87674:	461c      	mov	r4, r3
   87676:	460b      	mov	r3, r1
   87678:	3201      	adds	r2, #1
   8767a:	442c      	add	r4, r5
   8767c:	2a07      	cmp	r2, #7
   8767e:	e9cd 242d 	strd	r2, r4, [sp, #180]	; 0xb4
   87682:	e9c9 3500 	strd	r3, r5, [r9]
   87686:	f300 8083 	bgt.w	87790 <_svfprintf_r+0x19a0>
   8768a:	f109 0908 	add.w	r9, r9, #8
   8768e:	f7ff b967 	b.w	86960 <_svfprintf_r+0xb70>
   87692:	2003      	movs	r0, #3
   87694:	a92a      	add	r1, sp, #168	; 0xa8
   87696:	e9cd 0a00 	strd	r0, sl, [sp]
   8769a:	9104      	str	r1, [sp, #16]
   8769c:	a827      	add	r0, sp, #156	; 0x9c
   8769e:	a926      	add	r1, sp, #152	; 0x98
   876a0:	e9cd 1002 	strd	r1, r0, [sp, #8]
   876a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   876a6:	462b      	mov	r3, r5
   876a8:	9807      	ldr	r0, [sp, #28]
   876aa:	f000 f945 	bl	87938 <_dtoa_r>
   876ae:	4606      	mov	r6, r0
   876b0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
   876b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   876b6:	2f46      	cmp	r7, #70	; 0x46
   876b8:	eb06 0403 	add.w	r4, r6, r3
   876bc:	f43f af70 	beq.w	875a0 <_svfprintf_r+0x17b0>
   876c0:	e774      	b.n	875ac <_svfprintf_r+0x17bc>
   876c2:	4b47      	ldr	r3, [pc, #284]	; (877e0 <_svfprintf_r+0x19f0>)
   876c4:	e450      	b.n	86f68 <_svfprintf_r+0x1178>
   876c6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   876c8:	2003      	movs	r0, #3
   876ca:	2b00      	cmp	r3, #0
   876cc:	bfb8      	it	lt
   876ce:	232d      	movlt	r3, #45	; 0x2d
   876d0:	f04f 0100 	mov.w	r1, #0
   876d4:	bfba      	itte	lt
   876d6:	461a      	movlt	r2, r3
   876d8:	f88d 3093 	strblt.w	r3, [sp, #147]	; 0x93
   876dc:	f89d 2093 	ldrbge.w	r2, [sp, #147]	; 0x93
   876e0:	9008      	str	r0, [sp, #32]
   876e2:	9110      	str	r1, [sp, #64]	; 0x40
   876e4:	4e41      	ldr	r6, [pc, #260]	; (877ec <_svfprintf_r+0x19fc>)
   876e6:	4b42      	ldr	r3, [pc, #264]	; (877f0 <_svfprintf_r+0x1a00>)
   876e8:	f7fe bec6 	b.w	86478 <_svfprintf_r+0x688>
   876ec:	464a      	mov	r2, r9
   876ee:	4b3c      	ldr	r3, [pc, #240]	; (877e0 <_svfprintf_r+0x19f0>)
   876f0:	e45b      	b.n	86faa <_svfprintf_r+0x11ba>
   876f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   876f4:	f1c3 0301 	rsb	r3, r3, #1
   876f8:	441a      	add	r2, r3
   876fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   876fe:	920c      	str	r2, [sp, #48]	; 0x30
   87700:	9308      	str	r3, [sp, #32]
   87702:	2767      	movs	r7, #103	; 0x67
   87704:	e611      	b.n	8732a <_svfprintf_r+0x153a>
   87706:	07c5      	lsls	r5, r0, #31
   87708:	f57f aabb 	bpl.w	86c82 <_svfprintf_r+0xe92>
   8770c:	f7ff bab5 	b.w	86c7a <_svfprintf_r+0xe8a>
   87710:	f1ba 0f00 	cmp.w	sl, #0
   87714:	d128      	bne.n	87768 <_svfprintf_r+0x1978>
   87716:	07c1      	lsls	r1, r0, #31
   87718:	d426      	bmi.n	87768 <_svfprintf_r+0x1978>
   8771a:	2301      	movs	r3, #1
   8771c:	2766      	movs	r7, #102	; 0x66
   8771e:	9308      	str	r3, [sp, #32]
   87720:	930c      	str	r3, [sp, #48]	; 0x30
   87722:	e602      	b.n	8732a <_svfprintf_r+0x153a>
   87724:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
   87728:	f04f 0a01 	mov.w	sl, #1
   8772c:	e537      	b.n	8719e <_svfprintf_r+0x13ae>
   8772e:	4b2c      	ldr	r3, [pc, #176]	; (877e0 <_svfprintf_r+0x19f0>)
   87730:	f7ff bb1f 	b.w	86d72 <_svfprintf_r+0xf82>
   87734:	2f47      	cmp	r7, #71	; 0x47
   87736:	f47f af52 	bne.w	875de <_svfprintf_r+0x17ee>
   8773a:	f018 0f01 	tst.w	r8, #1
   8773e:	f43f aa5b 	beq.w	86bf8 <_svfprintf_r+0xe08>
   87742:	e7b7      	b.n	876b4 <_svfprintf_r+0x18c4>
   87744:	9a19      	ldr	r2, [sp, #100]	; 0x64
   87746:	980c      	ldr	r0, [sp, #48]	; 0x30
   87748:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   8774a:	4629      	mov	r1, r5
   8774c:	f002 ff86 	bl	8a65c <__aeabi_dcmpeq>
   87750:	2800      	cmp	r0, #0
   87752:	f47f af29 	bne.w	875a8 <_svfprintf_r+0x17b8>
   87756:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   87758:	f1c3 0301 	rsb	r3, r3, #1
   8775c:	9326      	str	r3, [sp, #152]	; 0x98
   8775e:	e724      	b.n	875aa <_svfprintf_r+0x17ba>
   87760:	f10d 02a2 	add.w	r2, sp, #162	; 0xa2
   87764:	f7ff ba7d 	b.w	86c62 <_svfprintf_r+0xe72>
   87768:	9b1c      	ldr	r3, [sp, #112]	; 0x70
   8776a:	2766      	movs	r7, #102	; 0x66
   8776c:	3301      	adds	r3, #1
   8776e:	4453      	add	r3, sl
   87770:	930c      	str	r3, [sp, #48]	; 0x30
   87772:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   87776:	9308      	str	r3, [sp, #32]
   87778:	e5d7      	b.n	8732a <_svfprintf_r+0x153a>
   8777a:	990d      	ldr	r1, [sp, #52]	; 0x34
   8777c:	f89b 7001 	ldrb.w	r7, [fp, #1]
   87780:	680b      	ldr	r3, [r1, #0]
   87782:	4693      	mov	fp, r2
   87784:	ea43 7ae3 	orr.w	sl, r3, r3, asr #31
   87788:	1d0b      	adds	r3, r1, #4
   8778a:	930d      	str	r3, [sp, #52]	; 0x34
   8778c:	f7fe bb87 	b.w	85e9e <_svfprintf_r+0xae>
   87790:	aa2c      	add	r2, sp, #176	; 0xb0
   87792:	990a      	ldr	r1, [sp, #40]	; 0x28
   87794:	9807      	ldr	r0, [sp, #28]
   87796:	f002 fa21 	bl	89bdc <__ssprint_r>
   8779a:	2800      	cmp	r0, #0
   8779c:	f47e abf9 	bne.w	85f92 <_svfprintf_r+0x1a2>
   877a0:	e9dd 242d 	ldrd	r2, r4, [sp, #180]	; 0xb4
   877a4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
   877a8:	f7ff b8da 	b.w	86960 <_svfprintf_r+0xb70>
   877ac:	4b0c      	ldr	r3, [pc, #48]	; (877e0 <_svfprintf_r+0x19f0>)
   877ae:	e763      	b.n	87678 <_svfprintf_r+0x1888>
   877b0:	f10d 03a2 	add.w	r3, sp, #162	; 0xa2
   877b4:	f7ff ba58 	b.w	86c68 <_svfprintf_r+0xe78>
   877b8:	2767      	movs	r7, #103	; 0x67
   877ba:	e649      	b.n	87450 <_svfprintf_r+0x1660>
   877bc:	f04f 32ff 	mov.w	r2, #4294967295
   877c0:	230c      	movs	r3, #12
   877c2:	9209      	str	r2, [sp, #36]	; 0x24
   877c4:	9a07      	ldr	r2, [sp, #28]
   877c6:	6013      	str	r3, [r2, #0]
   877c8:	f7fe bbf2 	b.w	85fb0 <_svfprintf_r+0x1c0>
   877cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   877ce:	8993      	ldrh	r3, [r2, #12]
   877d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   877d4:	8193      	strh	r3, [r2, #12]
   877d6:	f7fe bbe4 	b.w	85fa2 <_svfprintf_r+0x1b2>
   877da:	bf00      	nop
   877dc:	0008aab8 	.word	0x0008aab8
   877e0:	0008aafc 	.word	0x0008aafc
   877e4:	cccccccd 	.word	0xcccccccd
   877e8:	0008aacc 	.word	0x0008aacc
   877ec:	0008aab4 	.word	0x0008aab4
   877f0:	0008aab0 	.word	0x0008aab0

000877f4 <register_fini>:
   877f4:	4b02      	ldr	r3, [pc, #8]	; (87800 <register_fini+0xc>)
   877f6:	b113      	cbz	r3, 877fe <register_fini+0xa>
   877f8:	4802      	ldr	r0, [pc, #8]	; (87804 <register_fini+0x10>)
   877fa:	f000 b805 	b.w	87808 <atexit>
   877fe:	4770      	bx	lr
   87800:	00000000 	.word	0x00000000
   87804:	00088769 	.word	0x00088769

00087808 <atexit>:
   87808:	2300      	movs	r3, #0
   8780a:	4601      	mov	r1, r0
   8780c:	461a      	mov	r2, r3
   8780e:	4618      	mov	r0, r3
   87810:	f002 ba6a 	b.w	89ce8 <__register_exitproc>

00087814 <quorem>:
   87814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87818:	6903      	ldr	r3, [r0, #16]
   8781a:	690e      	ldr	r6, [r1, #16]
   8781c:	b083      	sub	sp, #12
   8781e:	42b3      	cmp	r3, r6
   87820:	f2c0 8086 	blt.w	87930 <quorem+0x11c>
   87824:	3e01      	subs	r6, #1
   87826:	f101 0814 	add.w	r8, r1, #20
   8782a:	f100 0914 	add.w	r9, r0, #20
   8782e:	f858 3026 	ldr.w	r3, [r8, r6, lsl #2]
   87832:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
   87836:	3301      	adds	r3, #1
   87838:	fbb7 f7f3 	udiv	r7, r7, r3
   8783c:	00b3      	lsls	r3, r6, #2
   8783e:	9300      	str	r3, [sp, #0]
   87840:	eb08 0a03 	add.w	sl, r8, r3
   87844:	444b      	add	r3, r9
   87846:	9301      	str	r3, [sp, #4]
   87848:	2f00      	cmp	r7, #0
   8784a:	d03b      	beq.n	878c4 <quorem+0xb0>
   8784c:	2300      	movs	r3, #0
   8784e:	46c6      	mov	lr, r8
   87850:	461c      	mov	r4, r3
   87852:	46cc      	mov	ip, r9
   87854:	f85e 2b04 	ldr.w	r2, [lr], #4
   87858:	f8dc 5000 	ldr.w	r5, [ip]
   8785c:	fa1f fb82 	uxth.w	fp, r2
   87860:	fb07 330b 	mla	r3, r7, fp, r3
   87864:	0c12      	lsrs	r2, r2, #16
   87866:	ea4f 4b13 	mov.w	fp, r3, lsr #16
   8786a:	fb07 bb02 	mla	fp, r7, r2, fp
   8786e:	b29a      	uxth	r2, r3
   87870:	1aa2      	subs	r2, r4, r2
   87872:	b2ab      	uxth	r3, r5
   87874:	fa1f f48b 	uxth.w	r4, fp
   87878:	441a      	add	r2, r3
   8787a:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
   8787e:	eb04 4422 	add.w	r4, r4, r2, asr #16
   87882:	b292      	uxth	r2, r2
   87884:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
   87888:	45f2      	cmp	sl, lr
   8788a:	f84c 2b04 	str.w	r2, [ip], #4
   8788e:	ea4f 4424 	mov.w	r4, r4, asr #16
   87892:	ea4f 431b 	mov.w	r3, fp, lsr #16
   87896:	d2dd      	bcs.n	87854 <quorem+0x40>
   87898:	9b00      	ldr	r3, [sp, #0]
   8789a:	f859 3003 	ldr.w	r3, [r9, r3]
   8789e:	b98b      	cbnz	r3, 878c4 <quorem+0xb0>
   878a0:	9a01      	ldr	r2, [sp, #4]
   878a2:	1f13      	subs	r3, r2, #4
   878a4:	4599      	cmp	r9, r3
   878a6:	d20c      	bcs.n	878c2 <quorem+0xae>
   878a8:	f852 3c04 	ldr.w	r3, [r2, #-4]
   878ac:	b94b      	cbnz	r3, 878c2 <quorem+0xae>
   878ae:	f1a2 0308 	sub.w	r3, r2, #8
   878b2:	e002      	b.n	878ba <quorem+0xa6>
   878b4:	681a      	ldr	r2, [r3, #0]
   878b6:	3b04      	subs	r3, #4
   878b8:	b91a      	cbnz	r2, 878c2 <quorem+0xae>
   878ba:	4599      	cmp	r9, r3
   878bc:	f106 36ff 	add.w	r6, r6, #4294967295
   878c0:	d3f8      	bcc.n	878b4 <quorem+0xa0>
   878c2:	6106      	str	r6, [r0, #16]
   878c4:	4604      	mov	r4, r0
   878c6:	f001 fe37 	bl	89538 <__mcmp>
   878ca:	2800      	cmp	r0, #0
   878cc:	db2c      	blt.n	87928 <quorem+0x114>
   878ce:	464d      	mov	r5, r9
   878d0:	2300      	movs	r3, #0
   878d2:	3701      	adds	r7, #1
   878d4:	f858 1b04 	ldr.w	r1, [r8], #4
   878d8:	6828      	ldr	r0, [r5, #0]
   878da:	b28a      	uxth	r2, r1
   878dc:	1a9a      	subs	r2, r3, r2
   878de:	0c0b      	lsrs	r3, r1, #16
   878e0:	b281      	uxth	r1, r0
   878e2:	440a      	add	r2, r1
   878e4:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
   878e8:	eb03 4322 	add.w	r3, r3, r2, asr #16
   878ec:	b292      	uxth	r2, r2
   878ee:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   878f2:	45c2      	cmp	sl, r8
   878f4:	f845 2b04 	str.w	r2, [r5], #4
   878f8:	ea4f 4323 	mov.w	r3, r3, asr #16
   878fc:	d2ea      	bcs.n	878d4 <quorem+0xc0>
   878fe:	f859 2026 	ldr.w	r2, [r9, r6, lsl #2]
   87902:	eb09 0386 	add.w	r3, r9, r6, lsl #2
   87906:	b97a      	cbnz	r2, 87928 <quorem+0x114>
   87908:	1f1a      	subs	r2, r3, #4
   8790a:	4591      	cmp	r9, r2
   8790c:	d20b      	bcs.n	87926 <quorem+0x112>
   8790e:	f853 2c04 	ldr.w	r2, [r3, #-4]
   87912:	b942      	cbnz	r2, 87926 <quorem+0x112>
   87914:	3b08      	subs	r3, #8
   87916:	e002      	b.n	8791e <quorem+0x10a>
   87918:	681a      	ldr	r2, [r3, #0]
   8791a:	3b04      	subs	r3, #4
   8791c:	b91a      	cbnz	r2, 87926 <quorem+0x112>
   8791e:	4599      	cmp	r9, r3
   87920:	f106 36ff 	add.w	r6, r6, #4294967295
   87924:	d3f8      	bcc.n	87918 <quorem+0x104>
   87926:	6126      	str	r6, [r4, #16]
   87928:	4638      	mov	r0, r7
   8792a:	b003      	add	sp, #12
   8792c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87930:	2000      	movs	r0, #0
   87932:	b003      	add	sp, #12
   87934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00087938 <_dtoa_r>:
   87938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8793c:	461f      	mov	r7, r3
   8793e:	4616      	mov	r6, r2
   87940:	6c03      	ldr	r3, [r0, #64]	; 0x40
   87942:	b099      	sub	sp, #100	; 0x64
   87944:	4604      	mov	r4, r0
   87946:	e9cd 6702 	strd	r6, r7, [sp, #8]
   8794a:	b14b      	cbz	r3, 87960 <_dtoa_r+0x28>
   8794c:	2201      	movs	r2, #1
   8794e:	6c45      	ldr	r5, [r0, #68]	; 0x44
   87950:	4619      	mov	r1, r3
   87952:	40aa      	lsls	r2, r5
   87954:	e9c3 5201 	strd	r5, r2, [r3, #4]
   87958:	f001 fbf8 	bl	8914c <_Bfree>
   8795c:	2300      	movs	r3, #0
   8795e:	6423      	str	r3, [r4, #64]	; 0x40
   87960:	1e3e      	subs	r6, r7, #0
   87962:	bfb4      	ite	lt
   87964:	2301      	movlt	r3, #1
   87966:	2300      	movge	r3, #0
   87968:	9a25      	ldr	r2, [sp, #148]	; 0x94
   8796a:	bfb8      	it	lt
   8796c:	f026 4600 	biclt.w	r6, r6, #2147483648	; 0x80000000
   87970:	6013      	str	r3, [r2, #0]
   87972:	4b75      	ldr	r3, [pc, #468]	; (87b48 <_dtoa_r+0x210>)
   87974:	bfb8      	it	lt
   87976:	9603      	strlt	r6, [sp, #12]
   87978:	43b3      	bics	r3, r6
   8797a:	f000 80a3 	beq.w	87ac4 <_dtoa_r+0x18c>
   8797e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
   87982:	2200      	movs	r2, #0
   87984:	2300      	movs	r3, #0
   87986:	4640      	mov	r0, r8
   87988:	4649      	mov	r1, r9
   8798a:	f002 fe67 	bl	8a65c <__aeabi_dcmpeq>
   8798e:	4607      	mov	r7, r0
   87990:	b178      	cbz	r0, 879b2 <_dtoa_r+0x7a>
   87992:	2301      	movs	r3, #1
   87994:	9a24      	ldr	r2, [sp, #144]	; 0x90
   87996:	6013      	str	r3, [r2, #0]
   87998:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8799a:	2b00      	cmp	r3, #0
   8799c:	f000 80bf 	beq.w	87b1e <_dtoa_r+0x1e6>
   879a0:	4b6a      	ldr	r3, [pc, #424]	; (87b4c <_dtoa_r+0x214>)
   879a2:	9a26      	ldr	r2, [sp, #152]	; 0x98
   879a4:	f103 39ff 	add.w	r9, r3, #4294967295
   879a8:	6013      	str	r3, [r2, #0]
   879aa:	4648      	mov	r0, r9
   879ac:	b019      	add	sp, #100	; 0x64
   879ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   879b2:	aa16      	add	r2, sp, #88	; 0x58
   879b4:	ab17      	add	r3, sp, #92	; 0x5c
   879b6:	e9cd 3200 	strd	r3, r2, [sp]
   879ba:	4620      	mov	r0, r4
   879bc:	4642      	mov	r2, r8
   879be:	464b      	mov	r3, r9
   879c0:	f001 fe56 	bl	89670 <__d2b>
   879c4:	0d35      	lsrs	r5, r6, #20
   879c6:	4683      	mov	fp, r0
   879c8:	f040 809c 	bne.w	87b04 <_dtoa_r+0x1cc>
   879cc:	e9dd 8516 	ldrd	r8, r5, [sp, #88]	; 0x58
   879d0:	4445      	add	r5, r8
   879d2:	f205 4332 	addw	r3, r5, #1074	; 0x432
   879d6:	2b20      	cmp	r3, #32
   879d8:	f340 8431 	ble.w	8823e <_dtoa_r+0x906>
   879dc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
   879e0:	409e      	lsls	r6, r3
   879e2:	9b02      	ldr	r3, [sp, #8]
   879e4:	f205 4012 	addw	r0, r5, #1042	; 0x412
   879e8:	fa23 f000 	lsr.w	r0, r3, r0
   879ec:	4330      	orrs	r0, r6
   879ee:	f002 fb53 	bl	8a098 <__aeabi_ui2d>
   879f2:	2201      	movs	r2, #1
   879f4:	3d01      	subs	r5, #1
   879f6:	920a      	str	r2, [sp, #40]	; 0x28
   879f8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   879fc:	2200      	movs	r2, #0
   879fe:	4b54      	ldr	r3, [pc, #336]	; (87b50 <_dtoa_r+0x218>)
   87a00:	f002 fa0c 	bl	89e1c <__aeabi_dsub>
   87a04:	a34a      	add	r3, pc, #296	; (adr r3, 87b30 <_dtoa_r+0x1f8>)
   87a06:	e9d3 2300 	ldrd	r2, r3, [r3]
   87a0a:	f002 fbbf 	bl	8a18c <__aeabi_dmul>
   87a0e:	a34a      	add	r3, pc, #296	; (adr r3, 87b38 <_dtoa_r+0x200>)
   87a10:	e9d3 2300 	ldrd	r2, r3, [r3]
   87a14:	f002 fa04 	bl	89e20 <__adddf3>
   87a18:	4606      	mov	r6, r0
   87a1a:	4628      	mov	r0, r5
   87a1c:	460f      	mov	r7, r1
   87a1e:	f002 fb4b 	bl	8a0b8 <__aeabi_i2d>
   87a22:	a347      	add	r3, pc, #284	; (adr r3, 87b40 <_dtoa_r+0x208>)
   87a24:	e9d3 2300 	ldrd	r2, r3, [r3]
   87a28:	f002 fbb0 	bl	8a18c <__aeabi_dmul>
   87a2c:	4602      	mov	r2, r0
   87a2e:	460b      	mov	r3, r1
   87a30:	4630      	mov	r0, r6
   87a32:	4639      	mov	r1, r7
   87a34:	f002 f9f4 	bl	89e20 <__adddf3>
   87a38:	4606      	mov	r6, r0
   87a3a:	460f      	mov	r7, r1
   87a3c:	f002 fe56 	bl	8a6ec <__aeabi_d2iz>
   87a40:	2200      	movs	r2, #0
   87a42:	9005      	str	r0, [sp, #20]
   87a44:	2300      	movs	r3, #0
   87a46:	4630      	mov	r0, r6
   87a48:	4639      	mov	r1, r7
   87a4a:	f002 fe11 	bl	8a670 <__aeabi_dcmplt>
   87a4e:	2800      	cmp	r0, #0
   87a50:	f040 8277 	bne.w	87f42 <_dtoa_r+0x60a>
   87a54:	9e05      	ldr	r6, [sp, #20]
   87a56:	2e16      	cmp	r6, #22
   87a58:	f200 8261 	bhi.w	87f1e <_dtoa_r+0x5e6>
   87a5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   87a60:	493c      	ldr	r1, [pc, #240]	; (87b54 <_dtoa_r+0x21c>)
   87a62:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
   87a66:	e9d1 0100 	ldrd	r0, r1, [r1]
   87a6a:	f002 fe1f 	bl	8a6ac <__aeabi_dcmpgt>
   87a6e:	2800      	cmp	r0, #0
   87a70:	f000 83e1 	beq.w	88236 <_dtoa_r+0x8fe>
   87a74:	1e73      	subs	r3, r6, #1
   87a76:	9305      	str	r3, [sp, #20]
   87a78:	2300      	movs	r3, #0
   87a7a:	930d      	str	r3, [sp, #52]	; 0x34
   87a7c:	eba8 0505 	sub.w	r5, r8, r5
   87a80:	f1b5 0a01 	subs.w	sl, r5, #1
   87a84:	f100 8257 	bmi.w	87f36 <_dtoa_r+0x5fe>
   87a88:	2300      	movs	r3, #0
   87a8a:	9306      	str	r3, [sp, #24]
   87a8c:	9b05      	ldr	r3, [sp, #20]
   87a8e:	2b00      	cmp	r3, #0
   87a90:	f2c0 8248 	blt.w	87f24 <_dtoa_r+0x5ec>
   87a94:	449a      	add	sl, r3
   87a96:	930c      	str	r3, [sp, #48]	; 0x30
   87a98:	2300      	movs	r3, #0
   87a9a:	930b      	str	r3, [sp, #44]	; 0x2c
   87a9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
   87a9e:	2b09      	cmp	r3, #9
   87aa0:	d860      	bhi.n	87b64 <_dtoa_r+0x22c>
   87aa2:	2b05      	cmp	r3, #5
   87aa4:	f340 83c9 	ble.w	8823a <_dtoa_r+0x902>
   87aa8:	2600      	movs	r6, #0
   87aaa:	3b04      	subs	r3, #4
   87aac:	9322      	str	r3, [sp, #136]	; 0x88
   87aae:	9b22      	ldr	r3, [sp, #136]	; 0x88
   87ab0:	3b02      	subs	r3, #2
   87ab2:	2b03      	cmp	r3, #3
   87ab4:	f200 84a1 	bhi.w	883fa <_dtoa_r+0xac2>
   87ab8:	e8df f013 	tbh	[pc, r3, lsl #1]
   87abc:	03c803e6 	.word	0x03c803e6
   87ac0:	04fc03f0 	.word	0x04fc03f0
   87ac4:	f242 730f 	movw	r3, #9999	; 0x270f
   87ac8:	9a24      	ldr	r2, [sp, #144]	; 0x90
   87aca:	6013      	str	r3, [r2, #0]
   87acc:	9b02      	ldr	r3, [sp, #8]
   87ace:	b983      	cbnz	r3, 87af2 <_dtoa_r+0x1ba>
   87ad0:	f3c6 0613 	ubfx	r6, r6, #0, #20
   87ad4:	b96e      	cbnz	r6, 87af2 <_dtoa_r+0x1ba>
   87ad6:	9b26      	ldr	r3, [sp, #152]	; 0x98
   87ad8:	f8df 907c 	ldr.w	r9, [pc, #124]	; 87b58 <_dtoa_r+0x220>
   87adc:	2b00      	cmp	r3, #0
   87ade:	f43f af64 	beq.w	879aa <_dtoa_r+0x72>
   87ae2:	f109 0308 	add.w	r3, r9, #8
   87ae6:	4648      	mov	r0, r9
   87ae8:	9a26      	ldr	r2, [sp, #152]	; 0x98
   87aea:	6013      	str	r3, [r2, #0]
   87aec:	b019      	add	sp, #100	; 0x64
   87aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87af2:	9b26      	ldr	r3, [sp, #152]	; 0x98
   87af4:	f8df 9064 	ldr.w	r9, [pc, #100]	; 87b5c <_dtoa_r+0x224>
   87af8:	2b00      	cmp	r3, #0
   87afa:	f43f af56 	beq.w	879aa <_dtoa_r+0x72>
   87afe:	f109 0303 	add.w	r3, r9, #3
   87b02:	e7f0      	b.n	87ae6 <_dtoa_r+0x1ae>
   87b04:	f3c9 0313 	ubfx	r3, r9, #0, #20
   87b08:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
   87b0c:	4640      	mov	r0, r8
   87b0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
   87b12:	970a      	str	r7, [sp, #40]	; 0x28
   87b14:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
   87b18:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
   87b1c:	e76e      	b.n	879fc <_dtoa_r+0xc4>
   87b1e:	f8df 9040 	ldr.w	r9, [pc, #64]	; 87b60 <_dtoa_r+0x228>
   87b22:	4648      	mov	r0, r9
   87b24:	b019      	add	sp, #100	; 0x64
   87b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87b2a:	bf00      	nop
   87b2c:	f3af 8000 	nop.w
   87b30:	636f4361 	.word	0x636f4361
   87b34:	3fd287a7 	.word	0x3fd287a7
   87b38:	8b60c8b3 	.word	0x8b60c8b3
   87b3c:	3fc68a28 	.word	0x3fc68a28
   87b40:	509f79fb 	.word	0x509f79fb
   87b44:	3fd34413 	.word	0x3fd34413
   87b48:	7ff00000 	.word	0x7ff00000
   87b4c:	0008aae9 	.word	0x0008aae9
   87b50:	3ff80000 	.word	0x3ff80000
   87b54:	0008ab58 	.word	0x0008ab58
   87b58:	0008ab0c 	.word	0x0008ab0c
   87b5c:	0008ab18 	.word	0x0008ab18
   87b60:	0008aae8 	.word	0x0008aae8
   87b64:	f04f 35ff 	mov.w	r5, #4294967295
   87b68:	2601      	movs	r6, #1
   87b6a:	2300      	movs	r3, #0
   87b6c:	e9cd 5608 	strd	r5, r6, [sp, #32]
   87b70:	9322      	str	r3, [sp, #136]	; 0x88
   87b72:	9323      	str	r3, [sp, #140]	; 0x8c
   87b74:	2100      	movs	r1, #0
   87b76:	9514      	str	r5, [sp, #80]	; 0x50
   87b78:	6461      	str	r1, [r4, #68]	; 0x44
   87b7a:	4620      	mov	r0, r4
   87b7c:	f001 fac0 	bl	89100 <_Balloc>
   87b80:	2d0e      	cmp	r5, #14
   87b82:	4681      	mov	r9, r0
   87b84:	6420      	str	r0, [r4, #64]	; 0x40
   87b86:	f200 80fe 	bhi.w	87d86 <_dtoa_r+0x44e>
   87b8a:	2e00      	cmp	r6, #0
   87b8c:	f000 80fb 	beq.w	87d86 <_dtoa_r+0x44e>
   87b90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   87b94:	4616      	mov	r6, r2
   87b96:	461f      	mov	r7, r3
   87b98:	9905      	ldr	r1, [sp, #20]
   87b9a:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
   87b9e:	2900      	cmp	r1, #0
   87ba0:	f340 83e9 	ble.w	88376 <_dtoa_r+0xa3e>
   87ba4:	4b9b      	ldr	r3, [pc, #620]	; (87e14 <_dtoa_r+0x4dc>)
   87ba6:	f001 020f 	and.w	r2, r1, #15
   87baa:	110d      	asrs	r5, r1, #4
   87bac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   87bb0:	e9d3 1200 	ldrd	r1, r2, [r3]
   87bb4:	e9cd 1202 	strd	r1, r2, [sp, #8]
   87bb8:	06ea      	lsls	r2, r5, #27
   87bba:	f140 84a0 	bpl.w	884fe <_dtoa_r+0xbc6>
   87bbe:	4b96      	ldr	r3, [pc, #600]	; (87e18 <_dtoa_r+0x4e0>)
   87bc0:	4639      	mov	r1, r7
   87bc2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   87bc6:	4630      	mov	r0, r6
   87bc8:	f002 fc0a 	bl	8a3e0 <__aeabi_ddiv>
   87bcc:	2703      	movs	r7, #3
   87bce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
   87bd2:	f005 050f 	and.w	r5, r5, #15
   87bd6:	b17d      	cbz	r5, 87bf8 <_dtoa_r+0x2c0>
   87bd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   87bdc:	4e8e      	ldr	r6, [pc, #568]	; (87e18 <_dtoa_r+0x4e0>)
   87bde:	07eb      	lsls	r3, r5, #31
   87be0:	d504      	bpl.n	87bec <_dtoa_r+0x2b4>
   87be2:	e9d6 2300 	ldrd	r2, r3, [r6]
   87be6:	f002 fad1 	bl	8a18c <__aeabi_dmul>
   87bea:	3701      	adds	r7, #1
   87bec:	106d      	asrs	r5, r5, #1
   87bee:	f106 0608 	add.w	r6, r6, #8
   87bf2:	d1f4      	bne.n	87bde <_dtoa_r+0x2a6>
   87bf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
   87bf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   87bfc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   87c00:	f002 fbee 	bl	8a3e0 <__aeabi_ddiv>
   87c04:	e9cd 0102 	strd	r0, r1, [sp, #8]
   87c08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   87c0a:	b143      	cbz	r3, 87c1e <_dtoa_r+0x2e6>
   87c0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   87c10:	2200      	movs	r2, #0
   87c12:	4b82      	ldr	r3, [pc, #520]	; (87e1c <_dtoa_r+0x4e4>)
   87c14:	f002 fd2c 	bl	8a670 <__aeabi_dcmplt>
   87c18:	2800      	cmp	r0, #0
   87c1a:	f040 8509 	bne.w	88630 <_dtoa_r+0xcf8>
   87c1e:	4638      	mov	r0, r7
   87c20:	f002 fa4a 	bl	8a0b8 <__aeabi_i2d>
   87c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   87c28:	f002 fab0 	bl	8a18c <__aeabi_dmul>
   87c2c:	4b7c      	ldr	r3, [pc, #496]	; (87e20 <_dtoa_r+0x4e8>)
   87c2e:	2200      	movs	r2, #0
   87c30:	f002 f8f6 	bl	89e20 <__adddf3>
   87c34:	9b08      	ldr	r3, [sp, #32]
   87c36:	4605      	mov	r5, r0
   87c38:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   87c3c:	2b00      	cmp	r3, #0
   87c3e:	f000 841e 	beq.w	8847e <_dtoa_r+0xb46>
   87c42:	9b05      	ldr	r3, [sp, #20]
   87c44:	9315      	str	r3, [sp, #84]	; 0x54
   87c46:	9b08      	ldr	r3, [sp, #32]
   87c48:	9310      	str	r3, [sp, #64]	; 0x40
   87c4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   87c4e:	f002 fd4d 	bl	8a6ec <__aeabi_d2iz>
   87c52:	9a10      	ldr	r2, [sp, #64]	; 0x40
   87c54:	4b6f      	ldr	r3, [pc, #444]	; (87e14 <_dtoa_r+0x4dc>)
   87c56:	f100 0830 	add.w	r8, r0, #48	; 0x30
   87c5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   87c5e:	e953 1202 	ldrd	r1, r2, [r3, #-8]
   87c62:	e9cd 1212 	strd	r1, r2, [sp, #72]	; 0x48
   87c66:	f002 fa27 	bl	8a0b8 <__aeabi_i2d>
   87c6a:	460b      	mov	r3, r1
   87c6c:	4602      	mov	r2, r0
   87c6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   87c72:	e9cd 5602 	strd	r5, r6, [sp, #8]
   87c76:	f002 f8d1 	bl	89e1c <__aeabi_dsub>
   87c7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   87c7c:	fa5f f888 	uxtb.w	r8, r8
   87c80:	4606      	mov	r6, r0
   87c82:	460f      	mov	r7, r1
   87c84:	f109 0501 	add.w	r5, r9, #1
   87c88:	2b00      	cmp	r3, #0
   87c8a:	f000 8463 	beq.w	88554 <_dtoa_r+0xc1c>
   87c8e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
   87c92:	2000      	movs	r0, #0
   87c94:	4963      	ldr	r1, [pc, #396]	; (87e24 <_dtoa_r+0x4ec>)
   87c96:	f002 fba3 	bl	8a3e0 <__aeabi_ddiv>
   87c9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   87c9e:	f002 f8bd 	bl	89e1c <__aeabi_dsub>
   87ca2:	f889 8000 	strb.w	r8, [r9]
   87ca6:	4632      	mov	r2, r6
   87ca8:	463b      	mov	r3, r7
   87caa:	e9cd 0102 	strd	r0, r1, [sp, #8]
   87cae:	f002 fcfd 	bl	8a6ac <__aeabi_dcmpgt>
   87cb2:	2800      	cmp	r0, #0
   87cb4:	f040 850e 	bne.w	886d4 <_dtoa_r+0xd9c>
   87cb8:	4632      	mov	r2, r6
   87cba:	463b      	mov	r3, r7
   87cbc:	2000      	movs	r0, #0
   87cbe:	4957      	ldr	r1, [pc, #348]	; (87e1c <_dtoa_r+0x4e4>)
   87cc0:	f002 f8ac 	bl	89e1c <__aeabi_dsub>
   87cc4:	4602      	mov	r2, r0
   87cc6:	460b      	mov	r3, r1
   87cc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   87ccc:	f002 fcee 	bl	8a6ac <__aeabi_dcmpgt>
   87cd0:	2800      	cmp	r0, #0
   87cd2:	f040 8509 	bne.w	886e8 <_dtoa_r+0xdb0>
   87cd6:	9a10      	ldr	r2, [sp, #64]	; 0x40
   87cd8:	2a01      	cmp	r2, #1
   87cda:	d050      	beq.n	87d7e <_dtoa_r+0x446>
   87cdc:	444a      	add	r2, r9
   87cde:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
   87ce2:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
   87ce6:	46a0      	mov	r8, r4
   87ce8:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   87cec:	f8cd 9008 	str.w	r9, [sp, #8]
   87cf0:	4691      	mov	r9, r2
   87cf2:	e00e      	b.n	87d12 <_dtoa_r+0x3da>
   87cf4:	4632      	mov	r2, r6
   87cf6:	463b      	mov	r3, r7
   87cf8:	2000      	movs	r0, #0
   87cfa:	4948      	ldr	r1, [pc, #288]	; (87e1c <_dtoa_r+0x4e4>)
   87cfc:	f002 f88e 	bl	89e1c <__aeabi_dsub>
   87d00:	4652      	mov	r2, sl
   87d02:	465b      	mov	r3, fp
   87d04:	f002 fcb4 	bl	8a670 <__aeabi_dcmplt>
   87d08:	2800      	cmp	r0, #0
   87d0a:	f040 84e6 	bne.w	886da <_dtoa_r+0xda2>
   87d0e:	454d      	cmp	r5, r9
   87d10:	d02e      	beq.n	87d70 <_dtoa_r+0x438>
   87d12:	4650      	mov	r0, sl
   87d14:	4659      	mov	r1, fp
   87d16:	2200      	movs	r2, #0
   87d18:	4b43      	ldr	r3, [pc, #268]	; (87e28 <_dtoa_r+0x4f0>)
   87d1a:	f002 fa37 	bl	8a18c <__aeabi_dmul>
   87d1e:	2200      	movs	r2, #0
   87d20:	4b41      	ldr	r3, [pc, #260]	; (87e28 <_dtoa_r+0x4f0>)
   87d22:	4682      	mov	sl, r0
   87d24:	468b      	mov	fp, r1
   87d26:	4630      	mov	r0, r6
   87d28:	4639      	mov	r1, r7
   87d2a:	f002 fa2f 	bl	8a18c <__aeabi_dmul>
   87d2e:	460f      	mov	r7, r1
   87d30:	4606      	mov	r6, r0
   87d32:	f002 fcdb 	bl	8a6ec <__aeabi_d2iz>
   87d36:	4604      	mov	r4, r0
   87d38:	f002 f9be 	bl	8a0b8 <__aeabi_i2d>
   87d3c:	4602      	mov	r2, r0
   87d3e:	460b      	mov	r3, r1
   87d40:	4630      	mov	r0, r6
   87d42:	4639      	mov	r1, r7
   87d44:	f002 f86a 	bl	89e1c <__aeabi_dsub>
   87d48:	3430      	adds	r4, #48	; 0x30
   87d4a:	b2e4      	uxtb	r4, r4
   87d4c:	f805 4b01 	strb.w	r4, [r5], #1
   87d50:	4652      	mov	r2, sl
   87d52:	465b      	mov	r3, fp
   87d54:	4606      	mov	r6, r0
   87d56:	460f      	mov	r7, r1
   87d58:	f002 fc8a 	bl	8a670 <__aeabi_dcmplt>
   87d5c:	2800      	cmp	r0, #0
   87d5e:	d0c9      	beq.n	87cf4 <_dtoa_r+0x3bc>
   87d60:	9b15      	ldr	r3, [sp, #84]	; 0x54
   87d62:	f8dd b040 	ldr.w	fp, [sp, #64]	; 0x40
   87d66:	f8dd 9008 	ldr.w	r9, [sp, #8]
   87d6a:	4644      	mov	r4, r8
   87d6c:	9305      	str	r3, [sp, #20]
   87d6e:	e239      	b.n	881e4 <_dtoa_r+0x8ac>
   87d70:	4644      	mov	r4, r8
   87d72:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
   87d76:	f8dd b040 	ldr.w	fp, [sp, #64]	; 0x40
   87d7a:	f8dd 9008 	ldr.w	r9, [sp, #8]
   87d7e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   87d82:	e9cd 2302 	strd	r2, r3, [sp, #8]
   87d86:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   87d88:	2b00      	cmp	r3, #0
   87d8a:	f2c0 80a9 	blt.w	87ee0 <_dtoa_r+0x5a8>
   87d8e:	9a05      	ldr	r2, [sp, #20]
   87d90:	2a0e      	cmp	r2, #14
   87d92:	f300 80a5 	bgt.w	87ee0 <_dtoa_r+0x5a8>
   87d96:	4b1f      	ldr	r3, [pc, #124]	; (87e14 <_dtoa_r+0x4dc>)
   87d98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   87d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
   87da0:	e9cd 2306 	strd	r2, r3, [sp, #24]
   87da4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   87da6:	2b00      	cmp	r3, #0
   87da8:	f2c0 82c1 	blt.w	8832e <_dtoa_r+0x9f6>
   87dac:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
   87db0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   87db4:	4630      	mov	r0, r6
   87db6:	4639      	mov	r1, r7
   87db8:	f002 fb12 	bl	8a3e0 <__aeabi_ddiv>
   87dbc:	f002 fc96 	bl	8a6ec <__aeabi_d2iz>
   87dc0:	4680      	mov	r8, r0
   87dc2:	f002 f979 	bl	8a0b8 <__aeabi_i2d>
   87dc6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   87dca:	f002 f9df 	bl	8a18c <__aeabi_dmul>
   87dce:	4602      	mov	r2, r0
   87dd0:	460b      	mov	r3, r1
   87dd2:	4630      	mov	r0, r6
   87dd4:	4639      	mov	r1, r7
   87dd6:	f002 f821 	bl	89e1c <__aeabi_dsub>
   87dda:	9e08      	ldr	r6, [sp, #32]
   87ddc:	f108 0530 	add.w	r5, r8, #48	; 0x30
   87de0:	2e01      	cmp	r6, #1
   87de2:	f889 5000 	strb.w	r5, [r9]
   87de6:	4602      	mov	r2, r0
   87de8:	460b      	mov	r3, r1
   87dea:	f109 0501 	add.w	r5, r9, #1
   87dee:	d04c      	beq.n	87e8a <_dtoa_r+0x552>
   87df0:	2200      	movs	r2, #0
   87df2:	4b0d      	ldr	r3, [pc, #52]	; (87e28 <_dtoa_r+0x4f0>)
   87df4:	f002 f9ca 	bl	8a18c <__aeabi_dmul>
   87df8:	2200      	movs	r2, #0
   87dfa:	2300      	movs	r3, #0
   87dfc:	4606      	mov	r6, r0
   87dfe:	460f      	mov	r7, r1
   87e00:	f002 fc2c 	bl	8a65c <__aeabi_dcmpeq>
   87e04:	2800      	cmp	r0, #0
   87e06:	f040 81ed 	bne.w	881e4 <_dtoa_r+0x8ac>
   87e0a:	f8cd b008 	str.w	fp, [sp, #8]
   87e0e:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
   87e12:	e018      	b.n	87e46 <_dtoa_r+0x50e>
   87e14:	0008ab58 	.word	0x0008ab58
   87e18:	0008ab30 	.word	0x0008ab30
   87e1c:	3ff00000 	.word	0x3ff00000
   87e20:	401c0000 	.word	0x401c0000
   87e24:	3fe00000 	.word	0x3fe00000
   87e28:	40240000 	.word	0x40240000
   87e2c:	2200      	movs	r2, #0
   87e2e:	4bc6      	ldr	r3, [pc, #792]	; (88148 <_dtoa_r+0x810>)
   87e30:	f002 f9ac 	bl	8a18c <__aeabi_dmul>
   87e34:	2200      	movs	r2, #0
   87e36:	2300      	movs	r3, #0
   87e38:	4606      	mov	r6, r0
   87e3a:	460f      	mov	r7, r1
   87e3c:	f002 fc0e 	bl	8a65c <__aeabi_dcmpeq>
   87e40:	2800      	cmp	r0, #0
   87e42:	f040 8341 	bne.w	884c8 <_dtoa_r+0xb90>
   87e46:	4652      	mov	r2, sl
   87e48:	465b      	mov	r3, fp
   87e4a:	4630      	mov	r0, r6
   87e4c:	4639      	mov	r1, r7
   87e4e:	f002 fac7 	bl	8a3e0 <__aeabi_ddiv>
   87e52:	f002 fc4b 	bl	8a6ec <__aeabi_d2iz>
   87e56:	4680      	mov	r8, r0
   87e58:	f002 f92e 	bl	8a0b8 <__aeabi_i2d>
   87e5c:	4652      	mov	r2, sl
   87e5e:	465b      	mov	r3, fp
   87e60:	f002 f994 	bl	8a18c <__aeabi_dmul>
   87e64:	4602      	mov	r2, r0
   87e66:	460b      	mov	r3, r1
   87e68:	4630      	mov	r0, r6
   87e6a:	4639      	mov	r1, r7
   87e6c:	f001 ffd6 	bl	89e1c <__aeabi_dsub>
   87e70:	f108 0630 	add.w	r6, r8, #48	; 0x30
   87e74:	f805 6b01 	strb.w	r6, [r5], #1
   87e78:	9f08      	ldr	r7, [sp, #32]
   87e7a:	eba5 0609 	sub.w	r6, r5, r9
   87e7e:	42b7      	cmp	r7, r6
   87e80:	4602      	mov	r2, r0
   87e82:	460b      	mov	r3, r1
   87e84:	d1d2      	bne.n	87e2c <_dtoa_r+0x4f4>
   87e86:	f8dd b008 	ldr.w	fp, [sp, #8]
   87e8a:	4610      	mov	r0, r2
   87e8c:	4619      	mov	r1, r3
   87e8e:	f001 ffc7 	bl	89e20 <__adddf3>
   87e92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   87e96:	4606      	mov	r6, r0
   87e98:	460f      	mov	r7, r1
   87e9a:	f002 fc07 	bl	8a6ac <__aeabi_dcmpgt>
   87e9e:	b960      	cbnz	r0, 87eba <_dtoa_r+0x582>
   87ea0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   87ea4:	4630      	mov	r0, r6
   87ea6:	4639      	mov	r1, r7
   87ea8:	f002 fbd8 	bl	8a65c <__aeabi_dcmpeq>
   87eac:	2800      	cmp	r0, #0
   87eae:	f000 8199 	beq.w	881e4 <_dtoa_r+0x8ac>
   87eb2:	f018 0f01 	tst.w	r8, #1
   87eb6:	f000 8195 	beq.w	881e4 <_dtoa_r+0x8ac>
   87eba:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   87ebe:	e005      	b.n	87ecc <_dtoa_r+0x594>
   87ec0:	4599      	cmp	r9, r3
   87ec2:	f000 833a 	beq.w	8853a <_dtoa_r+0xc02>
   87ec6:	461d      	mov	r5, r3
   87ec8:	f813 8c01 	ldrb.w	r8, [r3, #-1]
   87ecc:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
   87ed0:	f105 33ff 	add.w	r3, r5, #4294967295
   87ed4:	d0f4      	beq.n	87ec0 <_dtoa_r+0x588>
   87ed6:	f108 0801 	add.w	r8, r8, #1
   87eda:	f883 8000 	strb.w	r8, [r3]
   87ede:	e181      	b.n	881e4 <_dtoa_r+0x8ac>
   87ee0:	9a09      	ldr	r2, [sp, #36]	; 0x24
   87ee2:	2a00      	cmp	r2, #0
   87ee4:	d03d      	beq.n	87f62 <_dtoa_r+0x62a>
   87ee6:	9a22      	ldr	r2, [sp, #136]	; 0x88
   87ee8:	2a01      	cmp	r2, #1
   87eea:	f340 8212 	ble.w	88312 <_dtoa_r+0x9da>
   87eee:	9b08      	ldr	r3, [sp, #32]
   87ef0:	f103 38ff 	add.w	r8, r3, #4294967295
   87ef4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   87ef6:	4543      	cmp	r3, r8
   87ef8:	f2c0 82e9 	blt.w	884ce <_dtoa_r+0xb96>
   87efc:	eba3 0808 	sub.w	r8, r3, r8
   87f00:	9b08      	ldr	r3, [sp, #32]
   87f02:	2b00      	cmp	r3, #0
   87f04:	f2c0 830e 	blt.w	88524 <_dtoa_r+0xbec>
   87f08:	9a06      	ldr	r2, [sp, #24]
   87f0a:	449a      	add	sl, r3
   87f0c:	920a      	str	r2, [sp, #40]	; 0x28
   87f0e:	441a      	add	r2, r3
   87f10:	9206      	str	r2, [sp, #24]
   87f12:	2101      	movs	r1, #1
   87f14:	4620      	mov	r0, r4
   87f16:	f001 f9b5 	bl	89284 <__i2b>
   87f1a:	4606      	mov	r6, r0
   87f1c:	e026      	b.n	87f6c <_dtoa_r+0x634>
   87f1e:	2301      	movs	r3, #1
   87f20:	930d      	str	r3, [sp, #52]	; 0x34
   87f22:	e5ab      	b.n	87a7c <_dtoa_r+0x144>
   87f24:	2300      	movs	r3, #0
   87f26:	930c      	str	r3, [sp, #48]	; 0x30
   87f28:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
   87f2c:	1ad2      	subs	r2, r2, r3
   87f2e:	425b      	negs	r3, r3
   87f30:	9206      	str	r2, [sp, #24]
   87f32:	930b      	str	r3, [sp, #44]	; 0x2c
   87f34:	e5b2      	b.n	87a9c <_dtoa_r+0x164>
   87f36:	f1c5 0301 	rsb	r3, r5, #1
   87f3a:	9306      	str	r3, [sp, #24]
   87f3c:	f04f 0a00 	mov.w	sl, #0
   87f40:	e5a4      	b.n	87a8c <_dtoa_r+0x154>
   87f42:	f8dd 9014 	ldr.w	r9, [sp, #20]
   87f46:	4648      	mov	r0, r9
   87f48:	f002 f8b6 	bl	8a0b8 <__aeabi_i2d>
   87f4c:	4632      	mov	r2, r6
   87f4e:	463b      	mov	r3, r7
   87f50:	f002 fb84 	bl	8a65c <__aeabi_dcmpeq>
   87f54:	2800      	cmp	r0, #0
   87f56:	f47f ad7d 	bne.w	87a54 <_dtoa_r+0x11c>
   87f5a:	f109 33ff 	add.w	r3, r9, #4294967295
   87f5e:	9305      	str	r3, [sp, #20]
   87f60:	e578      	b.n	87a54 <_dtoa_r+0x11c>
   87f62:	9b06      	ldr	r3, [sp, #24]
   87f64:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   87f68:	9e09      	ldr	r6, [sp, #36]	; 0x24
   87f6a:	930a      	str	r3, [sp, #40]	; 0x28
   87f6c:	990a      	ldr	r1, [sp, #40]	; 0x28
   87f6e:	2900      	cmp	r1, #0
   87f70:	460b      	mov	r3, r1
   87f72:	dd0c      	ble.n	87f8e <_dtoa_r+0x656>
   87f74:	f1ba 0f00 	cmp.w	sl, #0
   87f78:	dd09      	ble.n	87f8e <_dtoa_r+0x656>
   87f7a:	4551      	cmp	r1, sl
   87f7c:	bfa8      	it	ge
   87f7e:	4653      	movge	r3, sl
   87f80:	9a06      	ldr	r2, [sp, #24]
   87f82:	ebaa 0a03 	sub.w	sl, sl, r3
   87f86:	1ad2      	subs	r2, r2, r3
   87f88:	9206      	str	r2, [sp, #24]
   87f8a:	1aca      	subs	r2, r1, r3
   87f8c:	920a      	str	r2, [sp, #40]	; 0x28
   87f8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   87f90:	b17b      	cbz	r3, 87fb2 <_dtoa_r+0x67a>
   87f92:	9a09      	ldr	r2, [sp, #36]	; 0x24
   87f94:	2a00      	cmp	r2, #0
   87f96:	f000 8290 	beq.w	884ba <_dtoa_r+0xb82>
   87f9a:	eba3 0708 	sub.w	r7, r3, r8
   87f9e:	f1b8 0f00 	cmp.w	r8, #0
   87fa2:	f040 819a 	bne.w	882da <_dtoa_r+0x9a2>
   87fa6:	4659      	mov	r1, fp
   87fa8:	463a      	mov	r2, r7
   87faa:	4620      	mov	r0, r4
   87fac:	f001 fa1a 	bl	893e4 <__pow5mult>
   87fb0:	4683      	mov	fp, r0
   87fb2:	2101      	movs	r1, #1
   87fb4:	4620      	mov	r0, r4
   87fb6:	f001 f965 	bl	89284 <__i2b>
   87fba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   87fbc:	4607      	mov	r7, r0
   87fbe:	2a00      	cmp	r2, #0
   87fc0:	f040 8125 	bne.w	8820e <_dtoa_r+0x8d6>
   87fc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
   87fc6:	2b01      	cmp	r3, #1
   87fc8:	f340 816b 	ble.w	882a2 <_dtoa_r+0x96a>
   87fcc:	2001      	movs	r0, #1
   87fce:	4450      	add	r0, sl
   87fd0:	f010 001f 	ands.w	r0, r0, #31
   87fd4:	f000 8119 	beq.w	8820a <_dtoa_r+0x8d2>
   87fd8:	f1c0 0320 	rsb	r3, r0, #32
   87fdc:	2b04      	cmp	r3, #4
   87fde:	f340 83b4 	ble.w	8874a <_dtoa_r+0xe12>
   87fe2:	f1c0 001c 	rsb	r0, r0, #28
   87fe6:	9b06      	ldr	r3, [sp, #24]
   87fe8:	4482      	add	sl, r0
   87fea:	4403      	add	r3, r0
   87fec:	9306      	str	r3, [sp, #24]
   87fee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   87ff0:	4403      	add	r3, r0
   87ff2:	930a      	str	r3, [sp, #40]	; 0x28
   87ff4:	9b06      	ldr	r3, [sp, #24]
   87ff6:	2b00      	cmp	r3, #0
   87ff8:	dd05      	ble.n	88006 <_dtoa_r+0x6ce>
   87ffa:	4659      	mov	r1, fp
   87ffc:	461a      	mov	r2, r3
   87ffe:	4620      	mov	r0, r4
   88000:	f001 fa40 	bl	89484 <__lshift>
   88004:	4683      	mov	fp, r0
   88006:	f1ba 0f00 	cmp.w	sl, #0
   8800a:	dd05      	ble.n	88018 <_dtoa_r+0x6e0>
   8800c:	4639      	mov	r1, r7
   8800e:	4652      	mov	r2, sl
   88010:	4620      	mov	r0, r4
   88012:	f001 fa37 	bl	89484 <__lshift>
   88016:	4607      	mov	r7, r0
   88018:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8801a:	2b00      	cmp	r3, #0
   8801c:	d177      	bne.n	8810e <_dtoa_r+0x7d6>
   8801e:	9b08      	ldr	r3, [sp, #32]
   88020:	2b00      	cmp	r3, #0
   88022:	f340 8205 	ble.w	88430 <_dtoa_r+0xaf8>
   88026:	9b09      	ldr	r3, [sp, #36]	; 0x24
   88028:	2b00      	cmp	r3, #0
   8802a:	f000 8089 	beq.w	88140 <_dtoa_r+0x808>
   8802e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   88030:	2b00      	cmp	r3, #0
   88032:	f300 8167 	bgt.w	88304 <_dtoa_r+0x9cc>
   88036:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   88038:	2b00      	cmp	r3, #0
   8803a:	f040 81ca 	bne.w	883d2 <_dtoa_r+0xa9a>
   8803e:	46b2      	mov	sl, r6
   88040:	46c8      	mov	r8, r9
   88042:	9b02      	ldr	r3, [sp, #8]
   88044:	9a08      	ldr	r2, [sp, #32]
   88046:	f003 0301 	and.w	r3, r3, #1
   8804a:	930a      	str	r3, [sp, #40]	; 0x28
   8804c:	f109 33ff 	add.w	r3, r9, #4294967295
   88050:	441a      	add	r2, r3
   88052:	9206      	str	r2, [sp, #24]
   88054:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
   88058:	4639      	mov	r1, r7
   8805a:	4658      	mov	r0, fp
   8805c:	f7ff fbda 	bl	87814 <quorem>
   88060:	4631      	mov	r1, r6
   88062:	4681      	mov	r9, r0
   88064:	9009      	str	r0, [sp, #36]	; 0x24
   88066:	4658      	mov	r0, fp
   88068:	f001 fa66 	bl	89538 <__mcmp>
   8806c:	4652      	mov	r2, sl
   8806e:	9002      	str	r0, [sp, #8]
   88070:	4639      	mov	r1, r7
   88072:	4620      	mov	r0, r4
   88074:	f001 fa7c 	bl	89570 <__mdiff>
   88078:	68c2      	ldr	r2, [r0, #12]
   8807a:	4605      	mov	r5, r0
   8807c:	f109 0930 	add.w	r9, r9, #48	; 0x30
   88080:	4601      	mov	r1, r0
   88082:	2a00      	cmp	r2, #0
   88084:	f040 81cf 	bne.w	88426 <_dtoa_r+0xaee>
   88088:	4658      	mov	r0, fp
   8808a:	f001 fa55 	bl	89538 <__mcmp>
   8808e:	4629      	mov	r1, r5
   88090:	9008      	str	r0, [sp, #32]
   88092:	4620      	mov	r0, r4
   88094:	f001 f85a 	bl	8914c <_Bfree>
   88098:	9a08      	ldr	r2, [sp, #32]
   8809a:	b932      	cbnz	r2, 880aa <_dtoa_r+0x772>
   8809c:	9b22      	ldr	r3, [sp, #136]	; 0x88
   8809e:	b923      	cbnz	r3, 880aa <_dtoa_r+0x772>
   880a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   880a2:	2b00      	cmp	r3, #0
   880a4:	f000 8324 	beq.w	886f0 <_dtoa_r+0xdb8>
   880a8:	9a22      	ldr	r2, [sp, #136]	; 0x88
   880aa:	9b02      	ldr	r3, [sp, #8]
   880ac:	2b00      	cmp	r3, #0
   880ae:	f2c0 8219 	blt.w	884e4 <_dtoa_r+0xbac>
   880b2:	d105      	bne.n	880c0 <_dtoa_r+0x788>
   880b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
   880b6:	b91b      	cbnz	r3, 880c0 <_dtoa_r+0x788>
   880b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   880ba:	2b00      	cmp	r3, #0
   880bc:	f000 8212 	beq.w	884e4 <_dtoa_r+0xbac>
   880c0:	2a00      	cmp	r2, #0
   880c2:	f108 0501 	add.w	r5, r8, #1
   880c6:	f300 8221 	bgt.w	8850c <_dtoa_r+0xbd4>
   880ca:	9b06      	ldr	r3, [sp, #24]
   880cc:	f888 9000 	strb.w	r9, [r8]
   880d0:	4543      	cmp	r3, r8
   880d2:	f000 822c 	beq.w	8852e <_dtoa_r+0xbf6>
   880d6:	4659      	mov	r1, fp
   880d8:	2300      	movs	r3, #0
   880da:	220a      	movs	r2, #10
   880dc:	4620      	mov	r0, r4
   880de:	f001 f83f 	bl	89160 <__multadd>
   880e2:	4556      	cmp	r6, sl
   880e4:	4683      	mov	fp, r0
   880e6:	4631      	mov	r1, r6
   880e8:	f04f 0300 	mov.w	r3, #0
   880ec:	f04f 020a 	mov.w	r2, #10
   880f0:	4620      	mov	r0, r4
   880f2:	f000 8192 	beq.w	8841a <_dtoa_r+0xae2>
   880f6:	f001 f833 	bl	89160 <__multadd>
   880fa:	4651      	mov	r1, sl
   880fc:	4606      	mov	r6, r0
   880fe:	2300      	movs	r3, #0
   88100:	220a      	movs	r2, #10
   88102:	4620      	mov	r0, r4
   88104:	f001 f82c 	bl	89160 <__multadd>
   88108:	46a8      	mov	r8, r5
   8810a:	4682      	mov	sl, r0
   8810c:	e7a4      	b.n	88058 <_dtoa_r+0x720>
   8810e:	4639      	mov	r1, r7
   88110:	4658      	mov	r0, fp
   88112:	f001 fa11 	bl	89538 <__mcmp>
   88116:	2800      	cmp	r0, #0
   88118:	da81      	bge.n	8801e <_dtoa_r+0x6e6>
   8811a:	9d05      	ldr	r5, [sp, #20]
   8811c:	4659      	mov	r1, fp
   8811e:	2300      	movs	r3, #0
   88120:	220a      	movs	r2, #10
   88122:	4620      	mov	r0, r4
   88124:	3d01      	subs	r5, #1
   88126:	9505      	str	r5, [sp, #20]
   88128:	f001 f81a 	bl	89160 <__multadd>
   8812c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8812e:	4683      	mov	fp, r0
   88130:	2b00      	cmp	r3, #0
   88132:	f040 82ee 	bne.w	88712 <_dtoa_r+0xdda>
   88136:	9b14      	ldr	r3, [sp, #80]	; 0x50
   88138:	2b00      	cmp	r3, #0
   8813a:	f340 82f9 	ble.w	88730 <_dtoa_r+0xdf8>
   8813e:	9308      	str	r3, [sp, #32]
   88140:	464d      	mov	r5, r9
   88142:	f8dd 8020 	ldr.w	r8, [sp, #32]
   88146:	e008      	b.n	8815a <_dtoa_r+0x822>
   88148:	40240000 	.word	0x40240000
   8814c:	4659      	mov	r1, fp
   8814e:	2300      	movs	r3, #0
   88150:	220a      	movs	r2, #10
   88152:	4620      	mov	r0, r4
   88154:	f001 f804 	bl	89160 <__multadd>
   88158:	4683      	mov	fp, r0
   8815a:	4639      	mov	r1, r7
   8815c:	4658      	mov	r0, fp
   8815e:	f7ff fb59 	bl	87814 <quorem>
   88162:	3030      	adds	r0, #48	; 0x30
   88164:	f805 0b01 	strb.w	r0, [r5], #1
   88168:	eba5 0209 	sub.w	r2, r5, r9
   8816c:	4590      	cmp	r8, r2
   8816e:	dced      	bgt.n	8814c <_dtoa_r+0x814>
   88170:	2200      	movs	r2, #0
   88172:	4603      	mov	r3, r0
   88174:	9202      	str	r2, [sp, #8]
   88176:	4659      	mov	r1, fp
   88178:	2201      	movs	r2, #1
   8817a:	4620      	mov	r0, r4
   8817c:	9308      	str	r3, [sp, #32]
   8817e:	f001 f981 	bl	89484 <__lshift>
   88182:	4639      	mov	r1, r7
   88184:	4683      	mov	fp, r0
   88186:	f001 f9d7 	bl	89538 <__mcmp>
   8818a:	2800      	cmp	r0, #0
   8818c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   88190:	9b08      	ldr	r3, [sp, #32]
   88192:	dc11      	bgt.n	881b8 <_dtoa_r+0x880>
   88194:	d105      	bne.n	881a2 <_dtoa_r+0x86a>
   88196:	07db      	lsls	r3, r3, #31
   88198:	d40e      	bmi.n	881b8 <_dtoa_r+0x880>
   8819a:	e002      	b.n	881a2 <_dtoa_r+0x86a>
   8819c:	f815 2c02 	ldrb.w	r2, [r5, #-2]
   881a0:	461d      	mov	r5, r3
   881a2:	2a30      	cmp	r2, #48	; 0x30
   881a4:	f105 33ff 	add.w	r3, r5, #4294967295
   881a8:	d0f8      	beq.n	8819c <_dtoa_r+0x864>
   881aa:	e00b      	b.n	881c4 <_dtoa_r+0x88c>
   881ac:	4599      	cmp	r9, r3
   881ae:	f000 814c 	beq.w	8844a <_dtoa_r+0xb12>
   881b2:	461d      	mov	r5, r3
   881b4:	f813 2c01 	ldrb.w	r2, [r3, #-1]
   881b8:	2a39      	cmp	r2, #57	; 0x39
   881ba:	f105 33ff 	add.w	r3, r5, #4294967295
   881be:	d0f5      	beq.n	881ac <_dtoa_r+0x874>
   881c0:	3201      	adds	r2, #1
   881c2:	701a      	strb	r2, [r3, #0]
   881c4:	4639      	mov	r1, r7
   881c6:	4620      	mov	r0, r4
   881c8:	f000 ffc0 	bl	8914c <_Bfree>
   881cc:	b156      	cbz	r6, 881e4 <_dtoa_r+0x8ac>
   881ce:	9902      	ldr	r1, [sp, #8]
   881d0:	b121      	cbz	r1, 881dc <_dtoa_r+0x8a4>
   881d2:	42b1      	cmp	r1, r6
   881d4:	d002      	beq.n	881dc <_dtoa_r+0x8a4>
   881d6:	4620      	mov	r0, r4
   881d8:	f000 ffb8 	bl	8914c <_Bfree>
   881dc:	4631      	mov	r1, r6
   881de:	4620      	mov	r0, r4
   881e0:	f000 ffb4 	bl	8914c <_Bfree>
   881e4:	4659      	mov	r1, fp
   881e6:	4620      	mov	r0, r4
   881e8:	f000 ffb0 	bl	8914c <_Bfree>
   881ec:	2200      	movs	r2, #0
   881ee:	9b05      	ldr	r3, [sp, #20]
   881f0:	702a      	strb	r2, [r5, #0]
   881f2:	9a24      	ldr	r2, [sp, #144]	; 0x90
   881f4:	3301      	adds	r3, #1
   881f6:	6013      	str	r3, [r2, #0]
   881f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   881fa:	2b00      	cmp	r3, #0
   881fc:	f43f abd5 	beq.w	879aa <_dtoa_r+0x72>
   88200:	4648      	mov	r0, r9
   88202:	601d      	str	r5, [r3, #0]
   88204:	b019      	add	sp, #100	; 0x64
   88206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8820a:	201c      	movs	r0, #28
   8820c:	e6eb      	b.n	87fe6 <_dtoa_r+0x6ae>
   8820e:	4601      	mov	r1, r0
   88210:	4620      	mov	r0, r4
   88212:	f001 f8e7 	bl	893e4 <__pow5mult>
   88216:	9b22      	ldr	r3, [sp, #136]	; 0x88
   88218:	4607      	mov	r7, r0
   8821a:	2b01      	cmp	r3, #1
   8821c:	f340 80d4 	ble.w	883c8 <_dtoa_r+0xa90>
   88220:	2300      	movs	r3, #0
   88222:	930c      	str	r3, [sp, #48]	; 0x30
   88224:	693b      	ldr	r3, [r7, #16]
   88226:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   8822a:	6918      	ldr	r0, [r3, #16]
   8822c:	f000 ffda 	bl	891e4 <__hi0bits>
   88230:	f1c0 0020 	rsb	r0, r0, #32
   88234:	e6cb      	b.n	87fce <_dtoa_r+0x696>
   88236:	900d      	str	r0, [sp, #52]	; 0x34
   88238:	e420      	b.n	87a7c <_dtoa_r+0x144>
   8823a:	2601      	movs	r6, #1
   8823c:	e437      	b.n	87aae <_dtoa_r+0x176>
   8823e:	f1c3 0620 	rsb	r6, r3, #32
   88242:	9b02      	ldr	r3, [sp, #8]
   88244:	fa03 f006 	lsl.w	r0, r3, r6
   88248:	f7ff bbd1 	b.w	879ee <_dtoa_r+0xb6>
   8824c:	2300      	movs	r3, #0
   8824e:	9309      	str	r3, [sp, #36]	; 0x24
   88250:	9b05      	ldr	r3, [sp, #20]
   88252:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   88254:	4413      	add	r3, r2
   88256:	9314      	str	r3, [sp, #80]	; 0x50
   88258:	3301      	adds	r3, #1
   8825a:	2b01      	cmp	r3, #1
   8825c:	461f      	mov	r7, r3
   8825e:	bfb8      	it	lt
   88260:	2701      	movlt	r7, #1
   88262:	9308      	str	r3, [sp, #32]
   88264:	2100      	movs	r1, #0
   88266:	2f17      	cmp	r7, #23
   88268:	9d08      	ldr	r5, [sp, #32]
   8826a:	6461      	str	r1, [r4, #68]	; 0x44
   8826c:	f77f ac85 	ble.w	87b7a <_dtoa_r+0x242>
   88270:	2201      	movs	r2, #1
   88272:	2304      	movs	r3, #4
   88274:	005b      	lsls	r3, r3, #1
   88276:	f103 0014 	add.w	r0, r3, #20
   8827a:	42b8      	cmp	r0, r7
   8827c:	4611      	mov	r1, r2
   8827e:	f102 0201 	add.w	r2, r2, #1
   88282:	d9f7      	bls.n	88274 <_dtoa_r+0x93c>
   88284:	6461      	str	r1, [r4, #68]	; 0x44
   88286:	e478      	b.n	87b7a <_dtoa_r+0x242>
   88288:	2300      	movs	r3, #0
   8828a:	9309      	str	r3, [sp, #36]	; 0x24
   8828c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   8828e:	2b00      	cmp	r3, #0
   88290:	f340 80e2 	ble.w	88458 <_dtoa_r+0xb20>
   88294:	9314      	str	r3, [sp, #80]	; 0x50
   88296:	9308      	str	r3, [sp, #32]
   88298:	461f      	mov	r7, r3
   8829a:	e7e3      	b.n	88264 <_dtoa_r+0x92c>
   8829c:	2301      	movs	r3, #1
   8829e:	9309      	str	r3, [sp, #36]	; 0x24
   882a0:	e7f4      	b.n	8828c <_dtoa_r+0x954>
   882a2:	9b02      	ldr	r3, [sp, #8]
   882a4:	2b00      	cmp	r3, #0
   882a6:	f47f ae91 	bne.w	87fcc <_dtoa_r+0x694>
   882aa:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
   882ae:	f3c2 0313 	ubfx	r3, r2, #0, #20
   882b2:	2b00      	cmp	r3, #0
   882b4:	f040 8199 	bne.w	885ea <_dtoa_r+0xcb2>
   882b8:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
   882bc:	0d1b      	lsrs	r3, r3, #20
   882be:	051b      	lsls	r3, r3, #20
   882c0:	b12b      	cbz	r3, 882ce <_dtoa_r+0x996>
   882c2:	9b06      	ldr	r3, [sp, #24]
   882c4:	f10a 0a01 	add.w	sl, sl, #1
   882c8:	3301      	adds	r3, #1
   882ca:	9306      	str	r3, [sp, #24]
   882cc:	2301      	movs	r3, #1
   882ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   882d0:	930c      	str	r3, [sp, #48]	; 0x30
   882d2:	2a00      	cmp	r2, #0
   882d4:	f43f ae7a 	beq.w	87fcc <_dtoa_r+0x694>
   882d8:	e7a4      	b.n	88224 <_dtoa_r+0x8ec>
   882da:	4642      	mov	r2, r8
   882dc:	4631      	mov	r1, r6
   882de:	4620      	mov	r0, r4
   882e0:	f001 f880 	bl	893e4 <__pow5mult>
   882e4:	465a      	mov	r2, fp
   882e6:	4601      	mov	r1, r0
   882e8:	4606      	mov	r6, r0
   882ea:	4620      	mov	r0, r4
   882ec:	f000 ffd4 	bl	89298 <__multiply>
   882f0:	4680      	mov	r8, r0
   882f2:	4659      	mov	r1, fp
   882f4:	4620      	mov	r0, r4
   882f6:	f000 ff29 	bl	8914c <_Bfree>
   882fa:	46c3      	mov	fp, r8
   882fc:	2f00      	cmp	r7, #0
   882fe:	f43f ae58 	beq.w	87fb2 <_dtoa_r+0x67a>
   88302:	e650      	b.n	87fa6 <_dtoa_r+0x66e>
   88304:	4631      	mov	r1, r6
   88306:	461a      	mov	r2, r3
   88308:	4620      	mov	r0, r4
   8830a:	f001 f8bb 	bl	89484 <__lshift>
   8830e:	4606      	mov	r6, r0
   88310:	e691      	b.n	88036 <_dtoa_r+0x6fe>
   88312:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   88314:	2a00      	cmp	r2, #0
   88316:	f000 815d 	beq.w	885d4 <_dtoa_r+0xc9c>
   8831a:	9a06      	ldr	r2, [sp, #24]
   8831c:	f203 4333 	addw	r3, r3, #1075	; 0x433
   88320:	920a      	str	r2, [sp, #40]	; 0x28
   88322:	441a      	add	r2, r3
   88324:	449a      	add	sl, r3
   88326:	9206      	str	r2, [sp, #24]
   88328:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   8832c:	e5f1      	b.n	87f12 <_dtoa_r+0x5da>
   8832e:	9b08      	ldr	r3, [sp, #32]
   88330:	2b00      	cmp	r3, #0
   88332:	f73f ad3b 	bgt.w	87dac <_dtoa_r+0x474>
   88336:	f040 81f8 	bne.w	8872a <_dtoa_r+0xdf2>
   8833a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   8833e:	2200      	movs	r2, #0
   88340:	4bb5      	ldr	r3, [pc, #724]	; (88618 <_dtoa_r+0xce0>)
   88342:	f001 ff23 	bl	8a18c <__aeabi_dmul>
   88346:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   8834a:	f002 f9a5 	bl	8a698 <__aeabi_dcmpge>
   8834e:	9f08      	ldr	r7, [sp, #32]
   88350:	463e      	mov	r6, r7
   88352:	2800      	cmp	r0, #0
   88354:	d174      	bne.n	88440 <_dtoa_r+0xb08>
   88356:	2331      	movs	r3, #49	; 0x31
   88358:	9a05      	ldr	r2, [sp, #20]
   8835a:	f889 3000 	strb.w	r3, [r9]
   8835e:	3201      	adds	r2, #1
   88360:	9205      	str	r2, [sp, #20]
   88362:	f109 0501 	add.w	r5, r9, #1
   88366:	4639      	mov	r1, r7
   88368:	4620      	mov	r0, r4
   8836a:	f000 feef 	bl	8914c <_Bfree>
   8836e:	2e00      	cmp	r6, #0
   88370:	f47f af34 	bne.w	881dc <_dtoa_r+0x8a4>
   88374:	e736      	b.n	881e4 <_dtoa_r+0x8ac>
   88376:	f000 8148 	beq.w	8860a <_dtoa_r+0xcd2>
   8837a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
   8837e:	9b05      	ldr	r3, [sp, #20]
   88380:	425d      	negs	r5, r3
   88382:	4ba6      	ldr	r3, [pc, #664]	; (8861c <_dtoa_r+0xce4>)
   88384:	f005 020f 	and.w	r2, r5, #15
   88388:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   8838c:	e9d3 2300 	ldrd	r2, r3, [r3]
   88390:	f001 fefc 	bl	8a18c <__aeabi_dmul>
   88394:	112d      	asrs	r5, r5, #4
   88396:	e9cd 0102 	strd	r0, r1, [sp, #8]
   8839a:	f000 81ce 	beq.w	8873a <_dtoa_r+0xe02>
   8839e:	2300      	movs	r3, #0
   883a0:	2702      	movs	r7, #2
   883a2:	4e9f      	ldr	r6, [pc, #636]	; (88620 <_dtoa_r+0xce8>)
   883a4:	07ea      	lsls	r2, r5, #31
   883a6:	d505      	bpl.n	883b4 <_dtoa_r+0xa7c>
   883a8:	e9d6 2300 	ldrd	r2, r3, [r6]
   883ac:	f001 feee 	bl	8a18c <__aeabi_dmul>
   883b0:	2301      	movs	r3, #1
   883b2:	441f      	add	r7, r3
   883b4:	106d      	asrs	r5, r5, #1
   883b6:	f106 0608 	add.w	r6, r6, #8
   883ba:	d1f3      	bne.n	883a4 <_dtoa_r+0xa6c>
   883bc:	2b00      	cmp	r3, #0
   883be:	f43f ac23 	beq.w	87c08 <_dtoa_r+0x2d0>
   883c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
   883c6:	e41f      	b.n	87c08 <_dtoa_r+0x2d0>
   883c8:	9b02      	ldr	r3, [sp, #8]
   883ca:	2b00      	cmp	r3, #0
   883cc:	f43f af6d 	beq.w	882aa <_dtoa_r+0x972>
   883d0:	e726      	b.n	88220 <_dtoa_r+0x8e8>
   883d2:	6871      	ldr	r1, [r6, #4]
   883d4:	4620      	mov	r0, r4
   883d6:	f000 fe93 	bl	89100 <_Balloc>
   883da:	4605      	mov	r5, r0
   883dc:	6933      	ldr	r3, [r6, #16]
   883de:	f106 010c 	add.w	r1, r6, #12
   883e2:	3302      	adds	r3, #2
   883e4:	009a      	lsls	r2, r3, #2
   883e6:	300c      	adds	r0, #12
   883e8:	f7fd fc20 	bl	85c2c <memcpy>
   883ec:	4629      	mov	r1, r5
   883ee:	2201      	movs	r2, #1
   883f0:	4620      	mov	r0, r4
   883f2:	f001 f847 	bl	89484 <__lshift>
   883f6:	4682      	mov	sl, r0
   883f8:	e622      	b.n	88040 <_dtoa_r+0x708>
   883fa:	2500      	movs	r5, #0
   883fc:	4620      	mov	r0, r4
   883fe:	6465      	str	r5, [r4, #68]	; 0x44
   88400:	4629      	mov	r1, r5
   88402:	f000 fe7d 	bl	89100 <_Balloc>
   88406:	f04f 33ff 	mov.w	r3, #4294967295
   8840a:	9314      	str	r3, [sp, #80]	; 0x50
   8840c:	9308      	str	r3, [sp, #32]
   8840e:	2301      	movs	r3, #1
   88410:	4681      	mov	r9, r0
   88412:	9523      	str	r5, [sp, #140]	; 0x8c
   88414:	6420      	str	r0, [r4, #64]	; 0x40
   88416:	9309      	str	r3, [sp, #36]	; 0x24
   88418:	e4b5      	b.n	87d86 <_dtoa_r+0x44e>
   8841a:	f000 fea1 	bl	89160 <__multadd>
   8841e:	46a8      	mov	r8, r5
   88420:	4606      	mov	r6, r0
   88422:	4682      	mov	sl, r0
   88424:	e618      	b.n	88058 <_dtoa_r+0x720>
   88426:	4620      	mov	r0, r4
   88428:	f000 fe90 	bl	8914c <_Bfree>
   8842c:	2201      	movs	r2, #1
   8842e:	e63c      	b.n	880aa <_dtoa_r+0x772>
   88430:	9b22      	ldr	r3, [sp, #136]	; 0x88
   88432:	2b02      	cmp	r3, #2
   88434:	f77f adf7 	ble.w	88026 <_dtoa_r+0x6ee>
   88438:	9b08      	ldr	r3, [sp, #32]
   8843a:	2b00      	cmp	r3, #0
   8843c:	f000 80d7 	beq.w	885ee <_dtoa_r+0xcb6>
   88440:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   88442:	464d      	mov	r5, r9
   88444:	43db      	mvns	r3, r3
   88446:	9305      	str	r3, [sp, #20]
   88448:	e78d      	b.n	88366 <_dtoa_r+0xa2e>
   8844a:	2331      	movs	r3, #49	; 0x31
   8844c:	9a05      	ldr	r2, [sp, #20]
   8844e:	f889 3000 	strb.w	r3, [r9]
   88452:	3201      	adds	r2, #1
   88454:	9205      	str	r2, [sp, #20]
   88456:	e6b5      	b.n	881c4 <_dtoa_r+0x88c>
   88458:	2501      	movs	r5, #1
   8845a:	9523      	str	r5, [sp, #140]	; 0x8c
   8845c:	9508      	str	r5, [sp, #32]
   8845e:	f7ff bb89 	b.w	87b74 <_dtoa_r+0x23c>
   88462:	4638      	mov	r0, r7
   88464:	f001 fe28 	bl	8a0b8 <__aeabi_i2d>
   88468:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   8846c:	f001 fe8e 	bl	8a18c <__aeabi_dmul>
   88470:	2200      	movs	r2, #0
   88472:	4b6c      	ldr	r3, [pc, #432]	; (88624 <_dtoa_r+0xcec>)
   88474:	f001 fcd4 	bl	89e20 <__adddf3>
   88478:	4605      	mov	r5, r0
   8847a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   8847e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   88482:	2200      	movs	r2, #0
   88484:	4b64      	ldr	r3, [pc, #400]	; (88618 <_dtoa_r+0xce0>)
   88486:	f001 fcc9 	bl	89e1c <__aeabi_dsub>
   8848a:	462a      	mov	r2, r5
   8848c:	4633      	mov	r3, r6
   8848e:	e9cd 0102 	strd	r0, r1, [sp, #8]
   88492:	f002 f90b 	bl	8a6ac <__aeabi_dcmpgt>
   88496:	4607      	mov	r7, r0
   88498:	2800      	cmp	r0, #0
   8849a:	d158      	bne.n	8854e <_dtoa_r+0xc16>
   8849c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   884a0:	462a      	mov	r2, r5
   884a2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
   884a6:	f002 f8e3 	bl	8a670 <__aeabi_dcmplt>
   884aa:	2800      	cmp	r0, #0
   884ac:	f43f ac67 	beq.w	87d7e <_dtoa_r+0x446>
   884b0:	463e      	mov	r6, r7
   884b2:	e7c5      	b.n	88440 <_dtoa_r+0xb08>
   884b4:	2301      	movs	r3, #1
   884b6:	9309      	str	r3, [sp, #36]	; 0x24
   884b8:	e6ca      	b.n	88250 <_dtoa_r+0x918>
   884ba:	4659      	mov	r1, fp
   884bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   884be:	4620      	mov	r0, r4
   884c0:	f000 ff90 	bl	893e4 <__pow5mult>
   884c4:	4683      	mov	fp, r0
   884c6:	e574      	b.n	87fb2 <_dtoa_r+0x67a>
   884c8:	f8dd b008 	ldr.w	fp, [sp, #8]
   884cc:	e68a      	b.n	881e4 <_dtoa_r+0x8ac>
   884ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   884d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   884d2:	eba8 0303 	sub.w	r3, r8, r3
   884d6:	441a      	add	r2, r3
   884d8:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   884dc:	920c      	str	r2, [sp, #48]	; 0x30
   884de:	f04f 0800 	mov.w	r8, #0
   884e2:	e50d      	b.n	87f00 <_dtoa_r+0x5c8>
   884e4:	2a00      	cmp	r2, #0
   884e6:	464b      	mov	r3, r9
   884e8:	f108 0501 	add.w	r5, r8, #1
   884ec:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
   884f0:	f300 80c5 	bgt.w	8867e <_dtoa_r+0xd46>
   884f4:	9602      	str	r6, [sp, #8]
   884f6:	f888 3000 	strb.w	r3, [r8]
   884fa:	4656      	mov	r6, sl
   884fc:	e662      	b.n	881c4 <_dtoa_r+0x88c>
   884fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   88502:	2702      	movs	r7, #2
   88504:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
   88508:	f7ff bb65 	b.w	87bd6 <_dtoa_r+0x29e>
   8850c:	464b      	mov	r3, r9
   8850e:	2b39      	cmp	r3, #57	; 0x39
   88510:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
   88514:	f000 80c5 	beq.w	886a2 <_dtoa_r+0xd6a>
   88518:	3301      	adds	r3, #1
   8851a:	9602      	str	r6, [sp, #8]
   8851c:	f888 3000 	strb.w	r3, [r8]
   88520:	4656      	mov	r6, sl
   88522:	e64f      	b.n	881c4 <_dtoa_r+0x88c>
   88524:	9b06      	ldr	r3, [sp, #24]
   88526:	9a08      	ldr	r2, [sp, #32]
   88528:	1a9b      	subs	r3, r3, r2
   8852a:	930a      	str	r3, [sp, #40]	; 0x28
   8852c:	e4f1      	b.n	87f12 <_dtoa_r+0x5da>
   8852e:	464b      	mov	r3, r9
   88530:	9602      	str	r6, [sp, #8]
   88532:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
   88536:	4656      	mov	r6, sl
   88538:	e61d      	b.n	88176 <_dtoa_r+0x83e>
   8853a:	2330      	movs	r3, #48	; 0x30
   8853c:	f889 3000 	strb.w	r3, [r9]
   88540:	9b05      	ldr	r3, [sp, #20]
   88542:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   88546:	3301      	adds	r3, #1
   88548:	9305      	str	r3, [sp, #20]
   8854a:	464b      	mov	r3, r9
   8854c:	e4c3      	b.n	87ed6 <_dtoa_r+0x59e>
   8854e:	2700      	movs	r7, #0
   88550:	463e      	mov	r6, r7
   88552:	e700      	b.n	88356 <_dtoa_r+0xa1e>
   88554:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
   88558:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   8855c:	f001 fe16 	bl	8a18c <__aeabi_dmul>
   88560:	9b10      	ldr	r3, [sp, #64]	; 0x40
   88562:	e9cd 0102 	strd	r0, r1, [sp, #8]
   88566:	2b01      	cmp	r3, #1
   88568:	f889 8000 	strb.w	r8, [r9]
   8856c:	d021      	beq.n	885b2 <_dtoa_r+0xc7a>
   8856e:	9b10      	ldr	r3, [sp, #64]	; 0x40
   88570:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
   88574:	444b      	add	r3, r9
   88576:	469a      	mov	sl, r3
   88578:	2200      	movs	r2, #0
   8857a:	4b2b      	ldr	r3, [pc, #172]	; (88628 <_dtoa_r+0xcf0>)
   8857c:	4630      	mov	r0, r6
   8857e:	4639      	mov	r1, r7
   88580:	f001 fe04 	bl	8a18c <__aeabi_dmul>
   88584:	460f      	mov	r7, r1
   88586:	4606      	mov	r6, r0
   88588:	f002 f8b0 	bl	8a6ec <__aeabi_d2iz>
   8858c:	4680      	mov	r8, r0
   8858e:	f001 fd93 	bl	8a0b8 <__aeabi_i2d>
   88592:	4602      	mov	r2, r0
   88594:	460b      	mov	r3, r1
   88596:	4630      	mov	r0, r6
   88598:	4639      	mov	r1, r7
   8859a:	f001 fc3f 	bl	89e1c <__aeabi_dsub>
   8859e:	f108 0830 	add.w	r8, r8, #48	; 0x30
   885a2:	f805 8b01 	strb.w	r8, [r5], #1
   885a6:	4555      	cmp	r5, sl
   885a8:	4606      	mov	r6, r0
   885aa:	460f      	mov	r7, r1
   885ac:	d1e4      	bne.n	88578 <_dtoa_r+0xc40>
   885ae:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
   885b2:	2200      	movs	r2, #0
   885b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   885b8:	4b1c      	ldr	r3, [pc, #112]	; (8862c <_dtoa_r+0xcf4>)
   885ba:	f001 fc31 	bl	89e20 <__adddf3>
   885be:	4632      	mov	r2, r6
   885c0:	463b      	mov	r3, r7
   885c2:	f002 f855 	bl	8a670 <__aeabi_dcmplt>
   885c6:	2800      	cmp	r0, #0
   885c8:	d071      	beq.n	886ae <_dtoa_r+0xd76>
   885ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
   885cc:	9305      	str	r3, [sp, #20]
   885ce:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   885d2:	e47b      	b.n	87ecc <_dtoa_r+0x594>
   885d4:	9b16      	ldr	r3, [sp, #88]	; 0x58
   885d6:	9a06      	ldr	r2, [sp, #24]
   885d8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   885dc:	920a      	str	r2, [sp, #40]	; 0x28
   885de:	441a      	add	r2, r3
   885e0:	449a      	add	sl, r3
   885e2:	9206      	str	r2, [sp, #24]
   885e4:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   885e8:	e493      	b.n	87f12 <_dtoa_r+0x5da>
   885ea:	2300      	movs	r3, #0
   885ec:	e66f      	b.n	882ce <_dtoa_r+0x996>
   885ee:	4639      	mov	r1, r7
   885f0:	2205      	movs	r2, #5
   885f2:	4620      	mov	r0, r4
   885f4:	f000 fdb4 	bl	89160 <__multadd>
   885f8:	4601      	mov	r1, r0
   885fa:	4607      	mov	r7, r0
   885fc:	4658      	mov	r0, fp
   885fe:	f000 ff9b 	bl	89538 <__mcmp>
   88602:	2800      	cmp	r0, #0
   88604:	f73f aea7 	bgt.w	88356 <_dtoa_r+0xa1e>
   88608:	e71a      	b.n	88440 <_dtoa_r+0xb08>
   8860a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   8860e:	2702      	movs	r7, #2
   88610:	e9cd 2302 	strd	r2, r3, [sp, #8]
   88614:	f7ff baf8 	b.w	87c08 <_dtoa_r+0x2d0>
   88618:	40140000 	.word	0x40140000
   8861c:	0008ab58 	.word	0x0008ab58
   88620:	0008ab30 	.word	0x0008ab30
   88624:	401c0000 	.word	0x401c0000
   88628:	40240000 	.word	0x40240000
   8862c:	3fe00000 	.word	0x3fe00000
   88630:	9b08      	ldr	r3, [sp, #32]
   88632:	2b00      	cmp	r3, #0
   88634:	f43f af15 	beq.w	88462 <_dtoa_r+0xb2a>
   88638:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8863a:	2b00      	cmp	r3, #0
   8863c:	f77f ab9f 	ble.w	87d7e <_dtoa_r+0x446>
   88640:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   88644:	2200      	movs	r2, #0
   88646:	4b45      	ldr	r3, [pc, #276]	; (8875c <_dtoa_r+0xe24>)
   88648:	f001 fda0 	bl	8a18c <__aeabi_dmul>
   8864c:	4605      	mov	r5, r0
   8864e:	460e      	mov	r6, r1
   88650:	1c78      	adds	r0, r7, #1
   88652:	e9cd 5602 	strd	r5, r6, [sp, #8]
   88656:	f001 fd2f 	bl	8a0b8 <__aeabi_i2d>
   8865a:	462a      	mov	r2, r5
   8865c:	4633      	mov	r3, r6
   8865e:	f001 fd95 	bl	8a18c <__aeabi_dmul>
   88662:	2200      	movs	r2, #0
   88664:	4b3e      	ldr	r3, [pc, #248]	; (88760 <_dtoa_r+0xe28>)
   88666:	f001 fbdb 	bl	89e20 <__adddf3>
   8866a:	9a05      	ldr	r2, [sp, #20]
   8866c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8866e:	3a01      	subs	r2, #1
   88670:	4605      	mov	r5, r0
   88672:	9215      	str	r2, [sp, #84]	; 0x54
   88674:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   88678:	9310      	str	r3, [sp, #64]	; 0x40
   8867a:	f7ff bae6 	b.w	87c4a <_dtoa_r+0x312>
   8867e:	4659      	mov	r1, fp
   88680:	2201      	movs	r2, #1
   88682:	4620      	mov	r0, r4
   88684:	9302      	str	r3, [sp, #8]
   88686:	f000 fefd 	bl	89484 <__lshift>
   8868a:	4639      	mov	r1, r7
   8868c:	4683      	mov	fp, r0
   8868e:	f000 ff53 	bl	89538 <__mcmp>
   88692:	2800      	cmp	r0, #0
   88694:	9b02      	ldr	r3, [sp, #8]
   88696:	dd36      	ble.n	88706 <_dtoa_r+0xdce>
   88698:	2b39      	cmp	r3, #57	; 0x39
   8869a:	d002      	beq.n	886a2 <_dtoa_r+0xd6a>
   8869c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8869e:	3331      	adds	r3, #49	; 0x31
   886a0:	e728      	b.n	884f4 <_dtoa_r+0xbbc>
   886a2:	2239      	movs	r2, #57	; 0x39
   886a4:	9602      	str	r6, [sp, #8]
   886a6:	f888 2000 	strb.w	r2, [r8]
   886aa:	4656      	mov	r6, sl
   886ac:	e584      	b.n	881b8 <_dtoa_r+0x880>
   886ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   886b2:	2000      	movs	r0, #0
   886b4:	492b      	ldr	r1, [pc, #172]	; (88764 <_dtoa_r+0xe2c>)
   886b6:	f001 fbb1 	bl	89e1c <__aeabi_dsub>
   886ba:	4632      	mov	r2, r6
   886bc:	463b      	mov	r3, r7
   886be:	f001 fff5 	bl	8a6ac <__aeabi_dcmpgt>
   886c2:	b910      	cbnz	r0, 886ca <_dtoa_r+0xd92>
   886c4:	f7ff bb5b 	b.w	87d7e <_dtoa_r+0x446>
   886c8:	4615      	mov	r5, r2
   886ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
   886ce:	1e6a      	subs	r2, r5, #1
   886d0:	2b30      	cmp	r3, #48	; 0x30
   886d2:	d0f9      	beq.n	886c8 <_dtoa_r+0xd90>
   886d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
   886d6:	9305      	str	r3, [sp, #20]
   886d8:	e584      	b.n	881e4 <_dtoa_r+0x8ac>
   886da:	4643      	mov	r3, r8
   886dc:	46a0      	mov	r8, r4
   886de:	461c      	mov	r4, r3
   886e0:	f8dd b040 	ldr.w	fp, [sp, #64]	; 0x40
   886e4:	f8dd 9008 	ldr.w	r9, [sp, #8]
   886e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
   886ea:	9305      	str	r3, [sp, #20]
   886ec:	f7ff bbee 	b.w	87ecc <_dtoa_r+0x594>
   886f0:	464b      	mov	r3, r9
   886f2:	2b39      	cmp	r3, #57	; 0x39
   886f4:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
   886f8:	f108 0501 	add.w	r5, r8, #1
   886fc:	d0d1      	beq.n	886a2 <_dtoa_r+0xd6a>
   886fe:	9a02      	ldr	r2, [sp, #8]
   88700:	2a00      	cmp	r2, #0
   88702:	dccb      	bgt.n	8869c <_dtoa_r+0xd64>
   88704:	e6f6      	b.n	884f4 <_dtoa_r+0xbbc>
   88706:	f47f aef5 	bne.w	884f4 <_dtoa_r+0xbbc>
   8870a:	07da      	lsls	r2, r3, #31
   8870c:	f57f aef2 	bpl.w	884f4 <_dtoa_r+0xbbc>
   88710:	e7c2      	b.n	88698 <_dtoa_r+0xd60>
   88712:	4631      	mov	r1, r6
   88714:	2300      	movs	r3, #0
   88716:	220a      	movs	r2, #10
   88718:	4620      	mov	r0, r4
   8871a:	f000 fd21 	bl	89160 <__multadd>
   8871e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   88720:	4606      	mov	r6, r0
   88722:	2b00      	cmp	r3, #0
   88724:	dd0c      	ble.n	88740 <_dtoa_r+0xe08>
   88726:	9308      	str	r3, [sp, #32]
   88728:	e481      	b.n	8802e <_dtoa_r+0x6f6>
   8872a:	2700      	movs	r7, #0
   8872c:	463e      	mov	r6, r7
   8872e:	e687      	b.n	88440 <_dtoa_r+0xb08>
   88730:	9b22      	ldr	r3, [sp, #136]	; 0x88
   88732:	2b02      	cmp	r3, #2
   88734:	dc0e      	bgt.n	88754 <_dtoa_r+0xe1c>
   88736:	9b14      	ldr	r3, [sp, #80]	; 0x50
   88738:	e501      	b.n	8813e <_dtoa_r+0x806>
   8873a:	2702      	movs	r7, #2
   8873c:	f7ff ba64 	b.w	87c08 <_dtoa_r+0x2d0>
   88740:	9b22      	ldr	r3, [sp, #136]	; 0x88
   88742:	2b02      	cmp	r3, #2
   88744:	dc06      	bgt.n	88754 <_dtoa_r+0xe1c>
   88746:	9b14      	ldr	r3, [sp, #80]	; 0x50
   88748:	e7ed      	b.n	88726 <_dtoa_r+0xdee>
   8874a:	f43f ac53 	beq.w	87ff4 <_dtoa_r+0x6bc>
   8874e:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
   88752:	e448      	b.n	87fe6 <_dtoa_r+0x6ae>
   88754:	9b14      	ldr	r3, [sp, #80]	; 0x50
   88756:	9308      	str	r3, [sp, #32]
   88758:	e66e      	b.n	88438 <_dtoa_r+0xb00>
   8875a:	bf00      	nop
   8875c:	40240000 	.word	0x40240000
   88760:	401c0000 	.word	0x401c0000
   88764:	3fe00000 	.word	0x3fe00000

00088768 <__libc_fini_array>:
   88768:	b538      	push	{r3, r4, r5, lr}
   8876a:	4c0a      	ldr	r4, [pc, #40]	; (88794 <__libc_fini_array+0x2c>)
   8876c:	4d0a      	ldr	r5, [pc, #40]	; (88798 <__libc_fini_array+0x30>)
   8876e:	1b64      	subs	r4, r4, r5
   88770:	10a4      	asrs	r4, r4, #2
   88772:	d00a      	beq.n	8878a <__libc_fini_array+0x22>
   88774:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   88778:	3b01      	subs	r3, #1
   8877a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   8877e:	3c01      	subs	r4, #1
   88780:	f855 3904 	ldr.w	r3, [r5], #-4
   88784:	4798      	blx	r3
   88786:	2c00      	cmp	r4, #0
   88788:	d1f9      	bne.n	8877e <__libc_fini_array+0x16>
   8878a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8878e:	f002 bad9 	b.w	8ad44 <_fini>
   88792:	bf00      	nop
   88794:	0008ad54 	.word	0x0008ad54
   88798:	0008ad50 	.word	0x0008ad50

0008879c <_malloc_trim_r>:
   8879c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8879e:	460c      	mov	r4, r1
   887a0:	4f23      	ldr	r7, [pc, #140]	; (88830 <_malloc_trim_r+0x94>)
   887a2:	4606      	mov	r6, r0
   887a4:	f000 fca0 	bl	890e8 <__malloc_lock>
   887a8:	68bb      	ldr	r3, [r7, #8]
   887aa:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   887ae:	685d      	ldr	r5, [r3, #4]
   887b0:	310f      	adds	r1, #15
   887b2:	f025 0503 	bic.w	r5, r5, #3
   887b6:	4429      	add	r1, r5
   887b8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   887bc:	f021 010f 	bic.w	r1, r1, #15
   887c0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   887c4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   887c8:	db07      	blt.n	887da <_malloc_trim_r+0x3e>
   887ca:	2100      	movs	r1, #0
   887cc:	4630      	mov	r0, r6
   887ce:	f001 f993 	bl	89af8 <_sbrk_r>
   887d2:	68bb      	ldr	r3, [r7, #8]
   887d4:	442b      	add	r3, r5
   887d6:	4298      	cmp	r0, r3
   887d8:	d004      	beq.n	887e4 <_malloc_trim_r+0x48>
   887da:	4630      	mov	r0, r6
   887dc:	f000 fc8a 	bl	890f4 <__malloc_unlock>
   887e0:	2000      	movs	r0, #0
   887e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   887e4:	4261      	negs	r1, r4
   887e6:	4630      	mov	r0, r6
   887e8:	f001 f986 	bl	89af8 <_sbrk_r>
   887ec:	3001      	adds	r0, #1
   887ee:	d00d      	beq.n	8880c <_malloc_trim_r+0x70>
   887f0:	4b10      	ldr	r3, [pc, #64]	; (88834 <_malloc_trim_r+0x98>)
   887f2:	68ba      	ldr	r2, [r7, #8]
   887f4:	6819      	ldr	r1, [r3, #0]
   887f6:	1b2d      	subs	r5, r5, r4
   887f8:	f045 0501 	orr.w	r5, r5, #1
   887fc:	4630      	mov	r0, r6
   887fe:	1b09      	subs	r1, r1, r4
   88800:	6055      	str	r5, [r2, #4]
   88802:	6019      	str	r1, [r3, #0]
   88804:	f000 fc76 	bl	890f4 <__malloc_unlock>
   88808:	2001      	movs	r0, #1
   8880a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8880c:	2100      	movs	r1, #0
   8880e:	4630      	mov	r0, r6
   88810:	f001 f972 	bl	89af8 <_sbrk_r>
   88814:	68ba      	ldr	r2, [r7, #8]
   88816:	1a83      	subs	r3, r0, r2
   88818:	2b0f      	cmp	r3, #15
   8881a:	ddde      	ble.n	887da <_malloc_trim_r+0x3e>
   8881c:	4906      	ldr	r1, [pc, #24]	; (88838 <_malloc_trim_r+0x9c>)
   8881e:	f043 0301 	orr.w	r3, r3, #1
   88822:	680c      	ldr	r4, [r1, #0]
   88824:	4903      	ldr	r1, [pc, #12]	; (88834 <_malloc_trim_r+0x98>)
   88826:	1b00      	subs	r0, r0, r4
   88828:	6053      	str	r3, [r2, #4]
   8882a:	6008      	str	r0, [r1, #0]
   8882c:	e7d5      	b.n	887da <_malloc_trim_r+0x3e>
   8882e:	bf00      	nop
   88830:	200009f0 	.word	0x200009f0
   88834:	20001384 	.word	0x20001384
   88838:	20000df8 	.word	0x20000df8

0008883c <_free_r>:
   8883c:	2900      	cmp	r1, #0
   8883e:	d053      	beq.n	888e8 <_free_r+0xac>
   88840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   88842:	460d      	mov	r5, r1
   88844:	4606      	mov	r6, r0
   88846:	f000 fc4f 	bl	890e8 <__malloc_lock>
   8884a:	f855 cc04 	ldr.w	ip, [r5, #-4]
   8884e:	4f71      	ldr	r7, [pc, #452]	; (88a14 <_free_r+0x1d8>)
   88850:	f1a5 0108 	sub.w	r1, r5, #8
   88854:	f02c 0301 	bic.w	r3, ip, #1
   88858:	18ca      	adds	r2, r1, r3
   8885a:	68b8      	ldr	r0, [r7, #8]
   8885c:	6854      	ldr	r4, [r2, #4]
   8885e:	4290      	cmp	r0, r2
   88860:	f024 0403 	bic.w	r4, r4, #3
   88864:	d053      	beq.n	8890e <_free_r+0xd2>
   88866:	f01c 0f01 	tst.w	ip, #1
   8886a:	6054      	str	r4, [r2, #4]
   8886c:	eb02 0004 	add.w	r0, r2, r4
   88870:	d13b      	bne.n	888ea <_free_r+0xae>
   88872:	f855 cc08 	ldr.w	ip, [r5, #-8]
   88876:	6840      	ldr	r0, [r0, #4]
   88878:	eba1 010c 	sub.w	r1, r1, ip
   8887c:	688d      	ldr	r5, [r1, #8]
   8887e:	f107 0e08 	add.w	lr, r7, #8
   88882:	4575      	cmp	r5, lr
   88884:	4463      	add	r3, ip
   88886:	f000 0001 	and.w	r0, r0, #1
   8888a:	d075      	beq.n	88978 <_free_r+0x13c>
   8888c:	f8d1 c00c 	ldr.w	ip, [r1, #12]
   88890:	f8c5 c00c 	str.w	ip, [r5, #12]
   88894:	f8cc 5008 	str.w	r5, [ip, #8]
   88898:	b360      	cbz	r0, 888f4 <_free_r+0xb8>
   8889a:	f043 0201 	orr.w	r2, r3, #1
   8889e:	604a      	str	r2, [r1, #4]
   888a0:	50cb      	str	r3, [r1, r3]
   888a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   888a6:	d350      	bcc.n	8894a <_free_r+0x10e>
   888a8:	0a5a      	lsrs	r2, r3, #9
   888aa:	2a04      	cmp	r2, #4
   888ac:	d870      	bhi.n	88990 <_free_r+0x154>
   888ae:	099a      	lsrs	r2, r3, #6
   888b0:	f102 0539 	add.w	r5, r2, #57	; 0x39
   888b4:	00ed      	lsls	r5, r5, #3
   888b6:	f102 0038 	add.w	r0, r2, #56	; 0x38
   888ba:	197c      	adds	r4, r7, r5
   888bc:	597a      	ldr	r2, [r7, r5]
   888be:	3c08      	subs	r4, #8
   888c0:	4294      	cmp	r4, r2
   888c2:	d078      	beq.n	889b6 <_free_r+0x17a>
   888c4:	6850      	ldr	r0, [r2, #4]
   888c6:	f020 0003 	bic.w	r0, r0, #3
   888ca:	4298      	cmp	r0, r3
   888cc:	d971      	bls.n	889b2 <_free_r+0x176>
   888ce:	6892      	ldr	r2, [r2, #8]
   888d0:	4294      	cmp	r4, r2
   888d2:	d1f7      	bne.n	888c4 <_free_r+0x88>
   888d4:	68e3      	ldr	r3, [r4, #12]
   888d6:	e9c1 4302 	strd	r4, r3, [r1, #8]
   888da:	4630      	mov	r0, r6
   888dc:	6099      	str	r1, [r3, #8]
   888de:	60e1      	str	r1, [r4, #12]
   888e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   888e4:	f000 bc06 	b.w	890f4 <__malloc_unlock>
   888e8:	4770      	bx	lr
   888ea:	6840      	ldr	r0, [r0, #4]
   888ec:	f000 0001 	and.w	r0, r0, #1
   888f0:	2800      	cmp	r0, #0
   888f2:	d1d2      	bne.n	8889a <_free_r+0x5e>
   888f4:	6890      	ldr	r0, [r2, #8]
   888f6:	4d48      	ldr	r5, [pc, #288]	; (88a18 <_free_r+0x1dc>)
   888f8:	4423      	add	r3, r4
   888fa:	42a8      	cmp	r0, r5
   888fc:	f043 0401 	orr.w	r4, r3, #1
   88900:	d062      	beq.n	889c8 <_free_r+0x18c>
   88902:	68d2      	ldr	r2, [r2, #12]
   88904:	60c2      	str	r2, [r0, #12]
   88906:	6090      	str	r0, [r2, #8]
   88908:	604c      	str	r4, [r1, #4]
   8890a:	50cb      	str	r3, [r1, r3]
   8890c:	e7c9      	b.n	888a2 <_free_r+0x66>
   8890e:	f01c 0f01 	tst.w	ip, #1
   88912:	4423      	add	r3, r4
   88914:	d107      	bne.n	88926 <_free_r+0xea>
   88916:	f855 4c08 	ldr.w	r4, [r5, #-8]
   8891a:	1b09      	subs	r1, r1, r4
   8891c:	e9d1 0202 	ldrd	r0, r2, [r1, #8]
   88920:	4423      	add	r3, r4
   88922:	60c2      	str	r2, [r0, #12]
   88924:	6090      	str	r0, [r2, #8]
   88926:	4a3d      	ldr	r2, [pc, #244]	; (88a1c <_free_r+0x1e0>)
   88928:	f043 0001 	orr.w	r0, r3, #1
   8892c:	6812      	ldr	r2, [r2, #0]
   8892e:	6048      	str	r0, [r1, #4]
   88930:	429a      	cmp	r2, r3
   88932:	60b9      	str	r1, [r7, #8]
   88934:	d804      	bhi.n	88940 <_free_r+0x104>
   88936:	4b3a      	ldr	r3, [pc, #232]	; (88a20 <_free_r+0x1e4>)
   88938:	4630      	mov	r0, r6
   8893a:	6819      	ldr	r1, [r3, #0]
   8893c:	f7ff ff2e 	bl	8879c <_malloc_trim_r>
   88940:	4630      	mov	r0, r6
   88942:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   88946:	f000 bbd5 	b.w	890f4 <__malloc_unlock>
   8894a:	2201      	movs	r2, #1
   8894c:	08db      	lsrs	r3, r3, #3
   8894e:	687c      	ldr	r4, [r7, #4]
   88950:	1098      	asrs	r0, r3, #2
   88952:	4413      	add	r3, r2
   88954:	4082      	lsls	r2, r0
   88956:	4322      	orrs	r2, r4
   88958:	eb07 00c3 	add.w	r0, r7, r3, lsl #3
   8895c:	f857 4033 	ldr.w	r4, [r7, r3, lsl #3]
   88960:	3808      	subs	r0, #8
   88962:	e9c1 4002 	strd	r4, r0, [r1, #8]
   88966:	607a      	str	r2, [r7, #4]
   88968:	4630      	mov	r0, r6
   8896a:	f847 1033 	str.w	r1, [r7, r3, lsl #3]
   8896e:	60e1      	str	r1, [r4, #12]
   88970:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   88974:	f000 bbbe 	b.w	890f4 <__malloc_unlock>
   88978:	2800      	cmp	r0, #0
   8897a:	d145      	bne.n	88a08 <_free_r+0x1cc>
   8897c:	e9d2 0202 	ldrd	r0, r2, [r2, #8]
   88980:	4423      	add	r3, r4
   88982:	f043 0401 	orr.w	r4, r3, #1
   88986:	60c2      	str	r2, [r0, #12]
   88988:	6090      	str	r0, [r2, #8]
   8898a:	604c      	str	r4, [r1, #4]
   8898c:	50cb      	str	r3, [r1, r3]
   8898e:	e7d7      	b.n	88940 <_free_r+0x104>
   88990:	2a14      	cmp	r2, #20
   88992:	d908      	bls.n	889a6 <_free_r+0x16a>
   88994:	2a54      	cmp	r2, #84	; 0x54
   88996:	d81e      	bhi.n	889d6 <_free_r+0x19a>
   88998:	0b1a      	lsrs	r2, r3, #12
   8899a:	f102 056f 	add.w	r5, r2, #111	; 0x6f
   8899e:	00ed      	lsls	r5, r5, #3
   889a0:	f102 006e 	add.w	r0, r2, #110	; 0x6e
   889a4:	e789      	b.n	888ba <_free_r+0x7e>
   889a6:	f102 055c 	add.w	r5, r2, #92	; 0x5c
   889aa:	00ed      	lsls	r5, r5, #3
   889ac:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   889b0:	e783      	b.n	888ba <_free_r+0x7e>
   889b2:	4614      	mov	r4, r2
   889b4:	e78e      	b.n	888d4 <_free_r+0x98>
   889b6:	2301      	movs	r3, #1
   889b8:	1082      	asrs	r2, r0, #2
   889ba:	6878      	ldr	r0, [r7, #4]
   889bc:	fa03 f202 	lsl.w	r2, r3, r2
   889c0:	4302      	orrs	r2, r0
   889c2:	607a      	str	r2, [r7, #4]
   889c4:	4623      	mov	r3, r4
   889c6:	e786      	b.n	888d6 <_free_r+0x9a>
   889c8:	e9c7 1104 	strd	r1, r1, [r7, #16]
   889cc:	e9c1 0002 	strd	r0, r0, [r1, #8]
   889d0:	604c      	str	r4, [r1, #4]
   889d2:	50cb      	str	r3, [r1, r3]
   889d4:	e7b4      	b.n	88940 <_free_r+0x104>
   889d6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   889da:	d806      	bhi.n	889ea <_free_r+0x1ae>
   889dc:	0bda      	lsrs	r2, r3, #15
   889de:	f102 0578 	add.w	r5, r2, #120	; 0x78
   889e2:	00ed      	lsls	r5, r5, #3
   889e4:	f102 0077 	add.w	r0, r2, #119	; 0x77
   889e8:	e767      	b.n	888ba <_free_r+0x7e>
   889ea:	f240 5054 	movw	r0, #1364	; 0x554
   889ee:	4282      	cmp	r2, r0
   889f0:	d806      	bhi.n	88a00 <_free_r+0x1c4>
   889f2:	0c9a      	lsrs	r2, r3, #18
   889f4:	f102 057d 	add.w	r5, r2, #125	; 0x7d
   889f8:	00ed      	lsls	r5, r5, #3
   889fa:	f102 007c 	add.w	r0, r2, #124	; 0x7c
   889fe:	e75c      	b.n	888ba <_free_r+0x7e>
   88a00:	f44f 757e 	mov.w	r5, #1016	; 0x3f8
   88a04:	207e      	movs	r0, #126	; 0x7e
   88a06:	e758      	b.n	888ba <_free_r+0x7e>
   88a08:	f043 0001 	orr.w	r0, r3, #1
   88a0c:	6048      	str	r0, [r1, #4]
   88a0e:	6013      	str	r3, [r2, #0]
   88a10:	e796      	b.n	88940 <_free_r+0x104>
   88a12:	bf00      	nop
   88a14:	200009f0 	.word	0x200009f0
   88a18:	200009f8 	.word	0x200009f8
   88a1c:	20000dfc 	.word	0x20000dfc
   88a20:	200013b4 	.word	0x200013b4

00088a24 <_localeconv_r>:
   88a24:	4a04      	ldr	r2, [pc, #16]	; (88a38 <_localeconv_r+0x14>)
   88a26:	4b05      	ldr	r3, [pc, #20]	; (88a3c <_localeconv_r+0x18>)
   88a28:	6812      	ldr	r2, [r2, #0]
   88a2a:	6b50      	ldr	r0, [r2, #52]	; 0x34
   88a2c:	2800      	cmp	r0, #0
   88a2e:	bf08      	it	eq
   88a30:	4618      	moveq	r0, r3
   88a32:	30f0      	adds	r0, #240	; 0xf0
   88a34:	4770      	bx	lr
   88a36:	bf00      	nop
   88a38:	20000450 	.word	0x20000450
   88a3c:	20000884 	.word	0x20000884

00088a40 <__retarget_lock_acquire_recursive>:
   88a40:	4770      	bx	lr
   88a42:	bf00      	nop

00088a44 <__retarget_lock_release_recursive>:
   88a44:	4770      	bx	lr
   88a46:	bf00      	nop

00088a48 <_malloc_r>:
   88a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88a4c:	f101 050b 	add.w	r5, r1, #11
   88a50:	2d16      	cmp	r5, #22
   88a52:	b083      	sub	sp, #12
   88a54:	4606      	mov	r6, r0
   88a56:	d823      	bhi.n	88aa0 <_malloc_r+0x58>
   88a58:	2910      	cmp	r1, #16
   88a5a:	f200 80b6 	bhi.w	88bca <_malloc_r+0x182>
   88a5e:	f000 fb43 	bl	890e8 <__malloc_lock>
   88a62:	2510      	movs	r5, #16
   88a64:	2318      	movs	r3, #24
   88a66:	2002      	movs	r0, #2
   88a68:	4fcc      	ldr	r7, [pc, #816]	; (88d9c <_malloc_r+0x354>)
   88a6a:	443b      	add	r3, r7
   88a6c:	685c      	ldr	r4, [r3, #4]
   88a6e:	f1a3 0208 	sub.w	r2, r3, #8
   88a72:	4294      	cmp	r4, r2
   88a74:	f000 8156 	beq.w	88d24 <_malloc_r+0x2dc>
   88a78:	6863      	ldr	r3, [r4, #4]
   88a7a:	68e1      	ldr	r1, [r4, #12]
   88a7c:	f023 0303 	bic.w	r3, r3, #3
   88a80:	4423      	add	r3, r4
   88a82:	685a      	ldr	r2, [r3, #4]
   88a84:	68a5      	ldr	r5, [r4, #8]
   88a86:	f042 0201 	orr.w	r2, r2, #1
   88a8a:	60e9      	str	r1, [r5, #12]
   88a8c:	4630      	mov	r0, r6
   88a8e:	608d      	str	r5, [r1, #8]
   88a90:	605a      	str	r2, [r3, #4]
   88a92:	f000 fb2f 	bl	890f4 <__malloc_unlock>
   88a96:	3408      	adds	r4, #8
   88a98:	4620      	mov	r0, r4
   88a9a:	b003      	add	sp, #12
   88a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88aa0:	f035 0507 	bics.w	r5, r5, #7
   88aa4:	f100 8091 	bmi.w	88bca <_malloc_r+0x182>
   88aa8:	42a9      	cmp	r1, r5
   88aaa:	f200 808e 	bhi.w	88bca <_malloc_r+0x182>
   88aae:	f000 fb1b 	bl	890e8 <__malloc_lock>
   88ab2:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   88ab6:	f0c0 8164 	bcc.w	88d82 <_malloc_r+0x33a>
   88aba:	0a6b      	lsrs	r3, r5, #9
   88abc:	f000 808c 	beq.w	88bd8 <_malloc_r+0x190>
   88ac0:	2b04      	cmp	r3, #4
   88ac2:	f200 8136 	bhi.w	88d32 <_malloc_r+0x2ea>
   88ac6:	09ab      	lsrs	r3, r5, #6
   88ac8:	f103 0039 	add.w	r0, r3, #57	; 0x39
   88acc:	f103 0c38 	add.w	ip, r3, #56	; 0x38
   88ad0:	00c1      	lsls	r1, r0, #3
   88ad2:	4fb2      	ldr	r7, [pc, #712]	; (88d9c <_malloc_r+0x354>)
   88ad4:	4439      	add	r1, r7
   88ad6:	684c      	ldr	r4, [r1, #4]
   88ad8:	3908      	subs	r1, #8
   88ada:	42a1      	cmp	r1, r4
   88adc:	d106      	bne.n	88aec <_malloc_r+0xa4>
   88ade:	e00c      	b.n	88afa <_malloc_r+0xb2>
   88ae0:	2a00      	cmp	r2, #0
   88ae2:	f280 811b 	bge.w	88d1c <_malloc_r+0x2d4>
   88ae6:	68e4      	ldr	r4, [r4, #12]
   88ae8:	42a1      	cmp	r1, r4
   88aea:	d006      	beq.n	88afa <_malloc_r+0xb2>
   88aec:	6863      	ldr	r3, [r4, #4]
   88aee:	f023 0303 	bic.w	r3, r3, #3
   88af2:	1b5a      	subs	r2, r3, r5
   88af4:	2a0f      	cmp	r2, #15
   88af6:	ddf3      	ble.n	88ae0 <_malloc_r+0x98>
   88af8:	4660      	mov	r0, ip
   88afa:	693c      	ldr	r4, [r7, #16]
   88afc:	f8df c2b0 	ldr.w	ip, [pc, #688]	; 88db0 <_malloc_r+0x368>
   88b00:	4564      	cmp	r4, ip
   88b02:	d06f      	beq.n	88be4 <_malloc_r+0x19c>
   88b04:	6863      	ldr	r3, [r4, #4]
   88b06:	f023 0303 	bic.w	r3, r3, #3
   88b0a:	1b5a      	subs	r2, r3, r5
   88b0c:	2a0f      	cmp	r2, #15
   88b0e:	f300 8126 	bgt.w	88d5e <_malloc_r+0x316>
   88b12:	2a00      	cmp	r2, #0
   88b14:	e9c7 cc04 	strd	ip, ip, [r7, #16]
   88b18:	f280 8117 	bge.w	88d4a <_malloc_r+0x302>
   88b1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   88b20:	f080 8159 	bcs.w	88dd6 <_malloc_r+0x38e>
   88b24:	2201      	movs	r2, #1
   88b26:	08db      	lsrs	r3, r3, #3
   88b28:	1099      	asrs	r1, r3, #2
   88b2a:	4413      	add	r3, r2
   88b2c:	408a      	lsls	r2, r1
   88b2e:	6879      	ldr	r1, [r7, #4]
   88b30:	f857 e033 	ldr.w	lr, [r7, r3, lsl #3]
   88b34:	eb07 08c3 	add.w	r8, r7, r3, lsl #3
   88b38:	430a      	orrs	r2, r1
   88b3a:	f1a8 0108 	sub.w	r1, r8, #8
   88b3e:	e9c4 e102 	strd	lr, r1, [r4, #8]
   88b42:	607a      	str	r2, [r7, #4]
   88b44:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   88b48:	f8ce 400c 	str.w	r4, [lr, #12]
   88b4c:	2401      	movs	r4, #1
   88b4e:	1083      	asrs	r3, r0, #2
   88b50:	409c      	lsls	r4, r3
   88b52:	4294      	cmp	r4, r2
   88b54:	d84c      	bhi.n	88bf0 <_malloc_r+0x1a8>
   88b56:	4214      	tst	r4, r2
   88b58:	d106      	bne.n	88b68 <_malloc_r+0x120>
   88b5a:	f020 0003 	bic.w	r0, r0, #3
   88b5e:	0064      	lsls	r4, r4, #1
   88b60:	4214      	tst	r4, r2
   88b62:	f100 0004 	add.w	r0, r0, #4
   88b66:	d0fa      	beq.n	88b5e <_malloc_r+0x116>
   88b68:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   88b6c:	46ce      	mov	lr, r9
   88b6e:	4680      	mov	r8, r0
   88b70:	f8de 300c 	ldr.w	r3, [lr, #12]
   88b74:	459e      	cmp	lr, r3
   88b76:	d107      	bne.n	88b88 <_malloc_r+0x140>
   88b78:	e107      	b.n	88d8a <_malloc_r+0x342>
   88b7a:	2a00      	cmp	r2, #0
   88b7c:	f280 811c 	bge.w	88db8 <_malloc_r+0x370>
   88b80:	68db      	ldr	r3, [r3, #12]
   88b82:	459e      	cmp	lr, r3
   88b84:	f000 8101 	beq.w	88d8a <_malloc_r+0x342>
   88b88:	6859      	ldr	r1, [r3, #4]
   88b8a:	f021 0103 	bic.w	r1, r1, #3
   88b8e:	1b4a      	subs	r2, r1, r5
   88b90:	2a0f      	cmp	r2, #15
   88b92:	ddf2      	ble.n	88b7a <_malloc_r+0x132>
   88b94:	f045 0801 	orr.w	r8, r5, #1
   88b98:	4630      	mov	r0, r6
   88b9a:	e9d3 e402 	ldrd	lr, r4, [r3, #8]
   88b9e:	441d      	add	r5, r3
   88ba0:	f042 0601 	orr.w	r6, r2, #1
   88ba4:	f8c3 8004 	str.w	r8, [r3, #4]
   88ba8:	f8ce 400c 	str.w	r4, [lr, #12]
   88bac:	f8c4 e008 	str.w	lr, [r4, #8]
   88bb0:	e9c7 5504 	strd	r5, r5, [r7, #16]
   88bb4:	e9c5 cc02 	strd	ip, ip, [r5, #8]
   88bb8:	606e      	str	r6, [r5, #4]
   88bba:	505a      	str	r2, [r3, r1]
   88bbc:	9301      	str	r3, [sp, #4]
   88bbe:	f000 fa99 	bl	890f4 <__malloc_unlock>
   88bc2:	9b01      	ldr	r3, [sp, #4]
   88bc4:	f103 0408 	add.w	r4, r3, #8
   88bc8:	e766      	b.n	88a98 <_malloc_r+0x50>
   88bca:	2400      	movs	r4, #0
   88bcc:	230c      	movs	r3, #12
   88bce:	4620      	mov	r0, r4
   88bd0:	6033      	str	r3, [r6, #0]
   88bd2:	b003      	add	sp, #12
   88bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88bd8:	f44f 7100 	mov.w	r1, #512	; 0x200
   88bdc:	2040      	movs	r0, #64	; 0x40
   88bde:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   88be2:	e776      	b.n	88ad2 <_malloc_r+0x8a>
   88be4:	2401      	movs	r4, #1
   88be6:	687a      	ldr	r2, [r7, #4]
   88be8:	1083      	asrs	r3, r0, #2
   88bea:	409c      	lsls	r4, r3
   88bec:	4294      	cmp	r4, r2
   88bee:	d9b2      	bls.n	88b56 <_malloc_r+0x10e>
   88bf0:	68bc      	ldr	r4, [r7, #8]
   88bf2:	6863      	ldr	r3, [r4, #4]
   88bf4:	f023 0903 	bic.w	r9, r3, #3
   88bf8:	45a9      	cmp	r9, r5
   88bfa:	d303      	bcc.n	88c04 <_malloc_r+0x1bc>
   88bfc:	eba9 0305 	sub.w	r3, r9, r5
   88c00:	2b0f      	cmp	r3, #15
   88c02:	dc7b      	bgt.n	88cfc <_malloc_r+0x2b4>
   88c04:	4b66      	ldr	r3, [pc, #408]	; (88da0 <_malloc_r+0x358>)
   88c06:	f8df a1ac 	ldr.w	sl, [pc, #428]	; 88db4 <_malloc_r+0x36c>
   88c0a:	681a      	ldr	r2, [r3, #0]
   88c0c:	f8da 3000 	ldr.w	r3, [sl]
   88c10:	eb05 0802 	add.w	r8, r5, r2
   88c14:	3301      	adds	r3, #1
   88c16:	f000 813a 	beq.w	88e8e <_malloc_r+0x446>
   88c1a:	f508 5880 	add.w	r8, r8, #4096	; 0x1000
   88c1e:	f108 080f 	add.w	r8, r8, #15
   88c22:	f428 687f 	bic.w	r8, r8, #4080	; 0xff0
   88c26:	f028 080f 	bic.w	r8, r8, #15
   88c2a:	4641      	mov	r1, r8
   88c2c:	4630      	mov	r0, r6
   88c2e:	f000 ff63 	bl	89af8 <_sbrk_r>
   88c32:	f1b0 3fff 	cmp.w	r0, #4294967295
   88c36:	4683      	mov	fp, r0
   88c38:	f000 80f6 	beq.w	88e28 <_malloc_r+0x3e0>
   88c3c:	eb04 0009 	add.w	r0, r4, r9
   88c40:	4558      	cmp	r0, fp
   88c42:	f200 80ef 	bhi.w	88e24 <_malloc_r+0x3dc>
   88c46:	4a57      	ldr	r2, [pc, #348]	; (88da4 <_malloc_r+0x35c>)
   88c48:	6813      	ldr	r3, [r2, #0]
   88c4a:	4443      	add	r3, r8
   88c4c:	6013      	str	r3, [r2, #0]
   88c4e:	f000 813f 	beq.w	88ed0 <_malloc_r+0x488>
   88c52:	f8da 1000 	ldr.w	r1, [sl]
   88c56:	3101      	adds	r1, #1
   88c58:	bf1b      	ittet	ne
   88c5a:	ebab 0000 	subne.w	r0, fp, r0
   88c5e:	181b      	addne	r3, r3, r0
   88c60:	f8ca b000 	streq.w	fp, [sl]
   88c64:	6013      	strne	r3, [r2, #0]
   88c66:	f01b 0307 	ands.w	r3, fp, #7
   88c6a:	f000 8126 	beq.w	88eba <_malloc_r+0x472>
   88c6e:	f1c3 0108 	rsb	r1, r3, #8
   88c72:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   88c76:	448b      	add	fp, r1
   88c78:	3308      	adds	r3, #8
   88c7a:	44d8      	add	r8, fp
   88c7c:	f3c8 080b 	ubfx	r8, r8, #0, #12
   88c80:	eba3 0808 	sub.w	r8, r3, r8
   88c84:	4641      	mov	r1, r8
   88c86:	4630      	mov	r0, r6
   88c88:	9201      	str	r2, [sp, #4]
   88c8a:	f000 ff35 	bl	89af8 <_sbrk_r>
   88c8e:	1c43      	adds	r3, r0, #1
   88c90:	9a01      	ldr	r2, [sp, #4]
   88c92:	f000 8138 	beq.w	88f06 <_malloc_r+0x4be>
   88c96:	eba0 010b 	sub.w	r1, r0, fp
   88c9a:	4441      	add	r1, r8
   88c9c:	f041 0101 	orr.w	r1, r1, #1
   88ca0:	6813      	ldr	r3, [r2, #0]
   88ca2:	42bc      	cmp	r4, r7
   88ca4:	4443      	add	r3, r8
   88ca6:	f8c7 b008 	str.w	fp, [r7, #8]
   88caa:	6013      	str	r3, [r2, #0]
   88cac:	f8cb 1004 	str.w	r1, [fp, #4]
   88cb0:	d015      	beq.n	88cde <_malloc_r+0x296>
   88cb2:	f1b9 0f0f 	cmp.w	r9, #15
   88cb6:	f240 8122 	bls.w	88efe <_malloc_r+0x4b6>
   88cba:	f04f 0e05 	mov.w	lr, #5
   88cbe:	6861      	ldr	r1, [r4, #4]
   88cc0:	f1a9 000c 	sub.w	r0, r9, #12
   88cc4:	f020 0007 	bic.w	r0, r0, #7
   88cc8:	f001 0101 	and.w	r1, r1, #1
   88ccc:	4301      	orrs	r1, r0
   88cce:	eb04 0c00 	add.w	ip, r4, r0
   88cd2:	280f      	cmp	r0, #15
   88cd4:	6061      	str	r1, [r4, #4]
   88cd6:	e9cc ee01 	strd	lr, lr, [ip, #4]
   88cda:	f200 812c 	bhi.w	88f36 <_malloc_r+0x4ee>
   88cde:	4a32      	ldr	r2, [pc, #200]	; (88da8 <_malloc_r+0x360>)
   88ce0:	4832      	ldr	r0, [pc, #200]	; (88dac <_malloc_r+0x364>)
   88ce2:	6811      	ldr	r1, [r2, #0]
   88ce4:	68bc      	ldr	r4, [r7, #8]
   88ce6:	428b      	cmp	r3, r1
   88ce8:	6801      	ldr	r1, [r0, #0]
   88cea:	bf88      	it	hi
   88cec:	6013      	strhi	r3, [r2, #0]
   88cee:	6862      	ldr	r2, [r4, #4]
   88cf0:	428b      	cmp	r3, r1
   88cf2:	f022 0203 	bic.w	r2, r2, #3
   88cf6:	bf88      	it	hi
   88cf8:	6003      	strhi	r3, [r0, #0]
   88cfa:	e099      	b.n	88e30 <_malloc_r+0x3e8>
   88cfc:	f045 0201 	orr.w	r2, r5, #1
   88d00:	f043 0301 	orr.w	r3, r3, #1
   88d04:	4425      	add	r5, r4
   88d06:	6062      	str	r2, [r4, #4]
   88d08:	4630      	mov	r0, r6
   88d0a:	60bd      	str	r5, [r7, #8]
   88d0c:	3408      	adds	r4, #8
   88d0e:	606b      	str	r3, [r5, #4]
   88d10:	f000 f9f0 	bl	890f4 <__malloc_unlock>
   88d14:	4620      	mov	r0, r4
   88d16:	b003      	add	sp, #12
   88d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88d1c:	4423      	add	r3, r4
   88d1e:	685a      	ldr	r2, [r3, #4]
   88d20:	68e1      	ldr	r1, [r4, #12]
   88d22:	e6af      	b.n	88a84 <_malloc_r+0x3c>
   88d24:	68dc      	ldr	r4, [r3, #12]
   88d26:	42a3      	cmp	r3, r4
   88d28:	bf08      	it	eq
   88d2a:	3002      	addeq	r0, #2
   88d2c:	f43f aee5 	beq.w	88afa <_malloc_r+0xb2>
   88d30:	e6a2      	b.n	88a78 <_malloc_r+0x30>
   88d32:	2b14      	cmp	r3, #20
   88d34:	d970      	bls.n	88e18 <_malloc_r+0x3d0>
   88d36:	2b54      	cmp	r3, #84	; 0x54
   88d38:	f200 80ac 	bhi.w	88e94 <_malloc_r+0x44c>
   88d3c:	0b2b      	lsrs	r3, r5, #12
   88d3e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   88d42:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
   88d46:	00c1      	lsls	r1, r0, #3
   88d48:	e6c3      	b.n	88ad2 <_malloc_r+0x8a>
   88d4a:	4423      	add	r3, r4
   88d4c:	685a      	ldr	r2, [r3, #4]
   88d4e:	4630      	mov	r0, r6
   88d50:	f042 0201 	orr.w	r2, r2, #1
   88d54:	605a      	str	r2, [r3, #4]
   88d56:	3408      	adds	r4, #8
   88d58:	f000 f9cc 	bl	890f4 <__malloc_unlock>
   88d5c:	e69c      	b.n	88a98 <_malloc_r+0x50>
   88d5e:	f045 0e01 	orr.w	lr, r5, #1
   88d62:	f042 0101 	orr.w	r1, r2, #1
   88d66:	4425      	add	r5, r4
   88d68:	f8c4 e004 	str.w	lr, [r4, #4]
   88d6c:	4630      	mov	r0, r6
   88d6e:	e9c7 5504 	strd	r5, r5, [r7, #16]
   88d72:	e9c5 cc02 	strd	ip, ip, [r5, #8]
   88d76:	6069      	str	r1, [r5, #4]
   88d78:	50e2      	str	r2, [r4, r3]
   88d7a:	f000 f9bb 	bl	890f4 <__malloc_unlock>
   88d7e:	3408      	adds	r4, #8
   88d80:	e68a      	b.n	88a98 <_malloc_r+0x50>
   88d82:	08e8      	lsrs	r0, r5, #3
   88d84:	f105 0308 	add.w	r3, r5, #8
   88d88:	e66e      	b.n	88a68 <_malloc_r+0x20>
   88d8a:	f108 0801 	add.w	r8, r8, #1
   88d8e:	f018 0f03 	tst.w	r8, #3
   88d92:	f10e 0e08 	add.w	lr, lr, #8
   88d96:	f47f aeeb 	bne.w	88b70 <_malloc_r+0x128>
   88d9a:	e060      	b.n	88e5e <_malloc_r+0x416>
   88d9c:	200009f0 	.word	0x200009f0
   88da0:	200013b4 	.word	0x200013b4
   88da4:	20001384 	.word	0x20001384
   88da8:	200013ac 	.word	0x200013ac
   88dac:	200013b0 	.word	0x200013b0
   88db0:	200009f8 	.word	0x200009f8
   88db4:	20000df8 	.word	0x20000df8
   88db8:	461c      	mov	r4, r3
   88dba:	4419      	add	r1, r3
   88dbc:	684a      	ldr	r2, [r1, #4]
   88dbe:	68db      	ldr	r3, [r3, #12]
   88dc0:	f854 5f08 	ldr.w	r5, [r4, #8]!
   88dc4:	f042 0201 	orr.w	r2, r2, #1
   88dc8:	604a      	str	r2, [r1, #4]
   88dca:	4630      	mov	r0, r6
   88dcc:	60eb      	str	r3, [r5, #12]
   88dce:	609d      	str	r5, [r3, #8]
   88dd0:	f000 f990 	bl	890f4 <__malloc_unlock>
   88dd4:	e660      	b.n	88a98 <_malloc_r+0x50>
   88dd6:	0a5a      	lsrs	r2, r3, #9
   88dd8:	2a04      	cmp	r2, #4
   88dda:	d935      	bls.n	88e48 <_malloc_r+0x400>
   88ddc:	2a14      	cmp	r2, #20
   88dde:	d86f      	bhi.n	88ec0 <_malloc_r+0x478>
   88de0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   88de4:	00c9      	lsls	r1, r1, #3
   88de6:	325b      	adds	r2, #91	; 0x5b
   88de8:	eb07 0e01 	add.w	lr, r7, r1
   88dec:	5879      	ldr	r1, [r7, r1]
   88dee:	f1ae 0e08 	sub.w	lr, lr, #8
   88df2:	458e      	cmp	lr, r1
   88df4:	d058      	beq.n	88ea8 <_malloc_r+0x460>
   88df6:	684a      	ldr	r2, [r1, #4]
   88df8:	f022 0203 	bic.w	r2, r2, #3
   88dfc:	429a      	cmp	r2, r3
   88dfe:	d902      	bls.n	88e06 <_malloc_r+0x3be>
   88e00:	6889      	ldr	r1, [r1, #8]
   88e02:	458e      	cmp	lr, r1
   88e04:	d1f7      	bne.n	88df6 <_malloc_r+0x3ae>
   88e06:	f8d1 e00c 	ldr.w	lr, [r1, #12]
   88e0a:	687a      	ldr	r2, [r7, #4]
   88e0c:	e9c4 1e02 	strd	r1, lr, [r4, #8]
   88e10:	f8ce 4008 	str.w	r4, [lr, #8]
   88e14:	60cc      	str	r4, [r1, #12]
   88e16:	e699      	b.n	88b4c <_malloc_r+0x104>
   88e18:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   88e1c:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
   88e20:	00c1      	lsls	r1, r0, #3
   88e22:	e656      	b.n	88ad2 <_malloc_r+0x8a>
   88e24:	42bc      	cmp	r4, r7
   88e26:	d072      	beq.n	88f0e <_malloc_r+0x4c6>
   88e28:	68bc      	ldr	r4, [r7, #8]
   88e2a:	6862      	ldr	r2, [r4, #4]
   88e2c:	f022 0203 	bic.w	r2, r2, #3
   88e30:	4295      	cmp	r5, r2
   88e32:	eba2 0305 	sub.w	r3, r2, r5
   88e36:	d802      	bhi.n	88e3e <_malloc_r+0x3f6>
   88e38:	2b0f      	cmp	r3, #15
   88e3a:	f73f af5f 	bgt.w	88cfc <_malloc_r+0x2b4>
   88e3e:	4630      	mov	r0, r6
   88e40:	f000 f958 	bl	890f4 <__malloc_unlock>
   88e44:	2400      	movs	r4, #0
   88e46:	e627      	b.n	88a98 <_malloc_r+0x50>
   88e48:	099a      	lsrs	r2, r3, #6
   88e4a:	f102 0139 	add.w	r1, r2, #57	; 0x39
   88e4e:	00c9      	lsls	r1, r1, #3
   88e50:	3238      	adds	r2, #56	; 0x38
   88e52:	e7c9      	b.n	88de8 <_malloc_r+0x3a0>
   88e54:	f8d9 9000 	ldr.w	r9, [r9]
   88e58:	4599      	cmp	r9, r3
   88e5a:	f040 8083 	bne.w	88f64 <_malloc_r+0x51c>
   88e5e:	f010 0f03 	tst.w	r0, #3
   88e62:	f1a9 0308 	sub.w	r3, r9, #8
   88e66:	f100 30ff 	add.w	r0, r0, #4294967295
   88e6a:	d1f3      	bne.n	88e54 <_malloc_r+0x40c>
   88e6c:	687b      	ldr	r3, [r7, #4]
   88e6e:	ea23 0304 	bic.w	r3, r3, r4
   88e72:	607b      	str	r3, [r7, #4]
   88e74:	0064      	lsls	r4, r4, #1
   88e76:	429c      	cmp	r4, r3
   88e78:	f63f aeba 	bhi.w	88bf0 <_malloc_r+0x1a8>
   88e7c:	b91c      	cbnz	r4, 88e86 <_malloc_r+0x43e>
   88e7e:	e6b7      	b.n	88bf0 <_malloc_r+0x1a8>
   88e80:	0064      	lsls	r4, r4, #1
   88e82:	f108 0804 	add.w	r8, r8, #4
   88e86:	421c      	tst	r4, r3
   88e88:	d0fa      	beq.n	88e80 <_malloc_r+0x438>
   88e8a:	4640      	mov	r0, r8
   88e8c:	e66c      	b.n	88b68 <_malloc_r+0x120>
   88e8e:	f108 0810 	add.w	r8, r8, #16
   88e92:	e6ca      	b.n	88c2a <_malloc_r+0x1e2>
   88e94:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   88e98:	d826      	bhi.n	88ee8 <_malloc_r+0x4a0>
   88e9a:	0beb      	lsrs	r3, r5, #15
   88e9c:	f103 0078 	add.w	r0, r3, #120	; 0x78
   88ea0:	f103 0c77 	add.w	ip, r3, #119	; 0x77
   88ea4:	00c1      	lsls	r1, r0, #3
   88ea6:	e614      	b.n	88ad2 <_malloc_r+0x8a>
   88ea8:	f04f 0801 	mov.w	r8, #1
   88eac:	687b      	ldr	r3, [r7, #4]
   88eae:	1092      	asrs	r2, r2, #2
   88eb0:	fa08 f202 	lsl.w	r2, r8, r2
   88eb4:	431a      	orrs	r2, r3
   88eb6:	607a      	str	r2, [r7, #4]
   88eb8:	e7a8      	b.n	88e0c <_malloc_r+0x3c4>
   88eba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   88ebe:	e6dc      	b.n	88c7a <_malloc_r+0x232>
   88ec0:	2a54      	cmp	r2, #84	; 0x54
   88ec2:	d829      	bhi.n	88f18 <_malloc_r+0x4d0>
   88ec4:	0b1a      	lsrs	r2, r3, #12
   88ec6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   88eca:	00c9      	lsls	r1, r1, #3
   88ecc:	326e      	adds	r2, #110	; 0x6e
   88ece:	e78b      	b.n	88de8 <_malloc_r+0x3a0>
   88ed0:	f3c0 010b 	ubfx	r1, r0, #0, #12
   88ed4:	2900      	cmp	r1, #0
   88ed6:	f47f aebc 	bne.w	88c52 <_malloc_r+0x20a>
   88eda:	eb09 0208 	add.w	r2, r9, r8
   88ede:	68b9      	ldr	r1, [r7, #8]
   88ee0:	f042 0201 	orr.w	r2, r2, #1
   88ee4:	604a      	str	r2, [r1, #4]
   88ee6:	e6fa      	b.n	88cde <_malloc_r+0x296>
   88ee8:	f240 5254 	movw	r2, #1364	; 0x554
   88eec:	4293      	cmp	r3, r2
   88eee:	d81c      	bhi.n	88f2a <_malloc_r+0x4e2>
   88ef0:	0cab      	lsrs	r3, r5, #18
   88ef2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   88ef6:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
   88efa:	00c1      	lsls	r1, r0, #3
   88efc:	e5e9      	b.n	88ad2 <_malloc_r+0x8a>
   88efe:	2301      	movs	r3, #1
   88f00:	f8cb 3004 	str.w	r3, [fp, #4]
   88f04:	e79b      	b.n	88e3e <_malloc_r+0x3f6>
   88f06:	2101      	movs	r1, #1
   88f08:	f04f 0800 	mov.w	r8, #0
   88f0c:	e6c8      	b.n	88ca0 <_malloc_r+0x258>
   88f0e:	4a16      	ldr	r2, [pc, #88]	; (88f68 <_malloc_r+0x520>)
   88f10:	6813      	ldr	r3, [r2, #0]
   88f12:	4443      	add	r3, r8
   88f14:	6013      	str	r3, [r2, #0]
   88f16:	e69c      	b.n	88c52 <_malloc_r+0x20a>
   88f18:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   88f1c:	d814      	bhi.n	88f48 <_malloc_r+0x500>
   88f1e:	0bda      	lsrs	r2, r3, #15
   88f20:	f102 0178 	add.w	r1, r2, #120	; 0x78
   88f24:	00c9      	lsls	r1, r1, #3
   88f26:	3277      	adds	r2, #119	; 0x77
   88f28:	e75e      	b.n	88de8 <_malloc_r+0x3a0>
   88f2a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   88f2e:	207f      	movs	r0, #127	; 0x7f
   88f30:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   88f34:	e5cd      	b.n	88ad2 <_malloc_r+0x8a>
   88f36:	f104 0108 	add.w	r1, r4, #8
   88f3a:	4630      	mov	r0, r6
   88f3c:	9201      	str	r2, [sp, #4]
   88f3e:	f7ff fc7d 	bl	8883c <_free_r>
   88f42:	9a01      	ldr	r2, [sp, #4]
   88f44:	6813      	ldr	r3, [r2, #0]
   88f46:	e6ca      	b.n	88cde <_malloc_r+0x296>
   88f48:	f240 5154 	movw	r1, #1364	; 0x554
   88f4c:	428a      	cmp	r2, r1
   88f4e:	d805      	bhi.n	88f5c <_malloc_r+0x514>
   88f50:	0c9a      	lsrs	r2, r3, #18
   88f52:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   88f56:	00c9      	lsls	r1, r1, #3
   88f58:	327c      	adds	r2, #124	; 0x7c
   88f5a:	e745      	b.n	88de8 <_malloc_r+0x3a0>
   88f5c:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   88f60:	227e      	movs	r2, #126	; 0x7e
   88f62:	e741      	b.n	88de8 <_malloc_r+0x3a0>
   88f64:	687b      	ldr	r3, [r7, #4]
   88f66:	e785      	b.n	88e74 <_malloc_r+0x42c>
   88f68:	20001384 	.word	0x20001384

00088f6c <__ascii_mbtowc>:
   88f6c:	b082      	sub	sp, #8
   88f6e:	b149      	cbz	r1, 88f84 <__ascii_mbtowc+0x18>
   88f70:	b15a      	cbz	r2, 88f8a <__ascii_mbtowc+0x1e>
   88f72:	b16b      	cbz	r3, 88f90 <__ascii_mbtowc+0x24>
   88f74:	7813      	ldrb	r3, [r2, #0]
   88f76:	600b      	str	r3, [r1, #0]
   88f78:	7812      	ldrb	r2, [r2, #0]
   88f7a:	1c10      	adds	r0, r2, #0
   88f7c:	bf18      	it	ne
   88f7e:	2001      	movne	r0, #1
   88f80:	b002      	add	sp, #8
   88f82:	4770      	bx	lr
   88f84:	a901      	add	r1, sp, #4
   88f86:	2a00      	cmp	r2, #0
   88f88:	d1f3      	bne.n	88f72 <__ascii_mbtowc+0x6>
   88f8a:	4610      	mov	r0, r2
   88f8c:	b002      	add	sp, #8
   88f8e:	4770      	bx	lr
   88f90:	f06f 0001 	mvn.w	r0, #1
   88f94:	e7f4      	b.n	88f80 <__ascii_mbtowc+0x14>
   88f96:	bf00      	nop

00088f98 <memchr>:
   88f98:	0783      	lsls	r3, r0, #30
   88f9a:	b470      	push	{r4, r5, r6}
   88f9c:	b2cd      	uxtb	r5, r1
   88f9e:	d03d      	beq.n	8901c <memchr+0x84>
   88fa0:	1e54      	subs	r4, r2, #1
   88fa2:	b30a      	cbz	r2, 88fe8 <memchr+0x50>
   88fa4:	7803      	ldrb	r3, [r0, #0]
   88fa6:	42ab      	cmp	r3, r5
   88fa8:	d01f      	beq.n	88fea <memchr+0x52>
   88faa:	1c43      	adds	r3, r0, #1
   88fac:	e005      	b.n	88fba <memchr+0x22>
   88fae:	f114 34ff 	adds.w	r4, r4, #4294967295
   88fb2:	d319      	bcc.n	88fe8 <memchr+0x50>
   88fb4:	7802      	ldrb	r2, [r0, #0]
   88fb6:	42aa      	cmp	r2, r5
   88fb8:	d017      	beq.n	88fea <memchr+0x52>
   88fba:	f013 0f03 	tst.w	r3, #3
   88fbe:	4618      	mov	r0, r3
   88fc0:	f103 0301 	add.w	r3, r3, #1
   88fc4:	d1f3      	bne.n	88fae <memchr+0x16>
   88fc6:	2c03      	cmp	r4, #3
   88fc8:	d811      	bhi.n	88fee <memchr+0x56>
   88fca:	b34c      	cbz	r4, 89020 <memchr+0x88>
   88fcc:	7803      	ldrb	r3, [r0, #0]
   88fce:	42ab      	cmp	r3, r5
   88fd0:	d00b      	beq.n	88fea <memchr+0x52>
   88fd2:	4404      	add	r4, r0
   88fd4:	1c43      	adds	r3, r0, #1
   88fd6:	e002      	b.n	88fde <memchr+0x46>
   88fd8:	7802      	ldrb	r2, [r0, #0]
   88fda:	42aa      	cmp	r2, r5
   88fdc:	d005      	beq.n	88fea <memchr+0x52>
   88fde:	429c      	cmp	r4, r3
   88fe0:	4618      	mov	r0, r3
   88fe2:	f103 0301 	add.w	r3, r3, #1
   88fe6:	d1f7      	bne.n	88fd8 <memchr+0x40>
   88fe8:	2000      	movs	r0, #0
   88fea:	bc70      	pop	{r4, r5, r6}
   88fec:	4770      	bx	lr
   88fee:	4606      	mov	r6, r0
   88ff0:	020a      	lsls	r2, r1, #8
   88ff2:	b292      	uxth	r2, r2
   88ff4:	432a      	orrs	r2, r5
   88ff6:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
   88ffa:	6833      	ldr	r3, [r6, #0]
   88ffc:	4630      	mov	r0, r6
   88ffe:	4053      	eors	r3, r2
   89000:	f1a3 3101 	sub.w	r1, r3, #16843009	; 0x1010101
   89004:	ea21 0303 	bic.w	r3, r1, r3
   89008:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   8900c:	f106 0604 	add.w	r6, r6, #4
   89010:	d1dc      	bne.n	88fcc <memchr+0x34>
   89012:	3c04      	subs	r4, #4
   89014:	2c03      	cmp	r4, #3
   89016:	4630      	mov	r0, r6
   89018:	d8ef      	bhi.n	88ffa <memchr+0x62>
   8901a:	e7d6      	b.n	88fca <memchr+0x32>
   8901c:	4614      	mov	r4, r2
   8901e:	e7d2      	b.n	88fc6 <memchr+0x2e>
   89020:	4620      	mov	r0, r4
   89022:	e7e2      	b.n	88fea <memchr+0x52>

00089024 <memmove>:
   89024:	4288      	cmp	r0, r1
   89026:	b4f0      	push	{r4, r5, r6, r7}
   89028:	d90d      	bls.n	89046 <memmove+0x22>
   8902a:	188b      	adds	r3, r1, r2
   8902c:	4283      	cmp	r3, r0
   8902e:	d90a      	bls.n	89046 <memmove+0x22>
   89030:	1884      	adds	r4, r0, r2
   89032:	b132      	cbz	r2, 89042 <memmove+0x1e>
   89034:	4622      	mov	r2, r4
   89036:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   8903a:	4299      	cmp	r1, r3
   8903c:	f802 4d01 	strb.w	r4, [r2, #-1]!
   89040:	d1f9      	bne.n	89036 <memmove+0x12>
   89042:	bcf0      	pop	{r4, r5, r6, r7}
   89044:	4770      	bx	lr
   89046:	2a0f      	cmp	r2, #15
   89048:	d948      	bls.n	890dc <memmove+0xb8>
   8904a:	ea40 0301 	orr.w	r3, r0, r1
   8904e:	079b      	lsls	r3, r3, #30
   89050:	d146      	bne.n	890e0 <memmove+0xbc>
   89052:	f1a2 0310 	sub.w	r3, r2, #16
   89056:	091b      	lsrs	r3, r3, #4
   89058:	f101 0720 	add.w	r7, r1, #32
   8905c:	eb07 1703 	add.w	r7, r7, r3, lsl #4
   89060:	f101 0410 	add.w	r4, r1, #16
   89064:	f100 0510 	add.w	r5, r0, #16
   89068:	f854 6c10 	ldr.w	r6, [r4, #-16]
   8906c:	3410      	adds	r4, #16
   8906e:	f845 6c10 	str.w	r6, [r5, #-16]
   89072:	f854 6c1c 	ldr.w	r6, [r4, #-28]
   89076:	3510      	adds	r5, #16
   89078:	f845 6c1c 	str.w	r6, [r5, #-28]
   8907c:	f854 6c18 	ldr.w	r6, [r4, #-24]
   89080:	f845 6c18 	str.w	r6, [r5, #-24]
   89084:	f854 6c14 	ldr.w	r6, [r4, #-20]
   89088:	42bc      	cmp	r4, r7
   8908a:	f845 6c14 	str.w	r6, [r5, #-20]
   8908e:	d1eb      	bne.n	89068 <memmove+0x44>
   89090:	3301      	adds	r3, #1
   89092:	f002 050f 	and.w	r5, r2, #15
   89096:	011b      	lsls	r3, r3, #4
   89098:	2d03      	cmp	r5, #3
   8909a:	4419      	add	r1, r3
   8909c:	4403      	add	r3, r0
   8909e:	d921      	bls.n	890e4 <memmove+0xc0>
   890a0:	460f      	mov	r7, r1
   890a2:	462c      	mov	r4, r5
   890a4:	1f1e      	subs	r6, r3, #4
   890a6:	f857 cb04 	ldr.w	ip, [r7], #4
   890aa:	3c04      	subs	r4, #4
   890ac:	2c03      	cmp	r4, #3
   890ae:	f846 cf04 	str.w	ip, [r6, #4]!
   890b2:	d8f8      	bhi.n	890a6 <memmove+0x82>
   890b4:	1f2c      	subs	r4, r5, #4
   890b6:	f024 0403 	bic.w	r4, r4, #3
   890ba:	3404      	adds	r4, #4
   890bc:	4423      	add	r3, r4
   890be:	4421      	add	r1, r4
   890c0:	f002 0203 	and.w	r2, r2, #3
   890c4:	2a00      	cmp	r2, #0
   890c6:	d0bc      	beq.n	89042 <memmove+0x1e>
   890c8:	3b01      	subs	r3, #1
   890ca:	440a      	add	r2, r1
   890cc:	f811 4b01 	ldrb.w	r4, [r1], #1
   890d0:	4291      	cmp	r1, r2
   890d2:	f803 4f01 	strb.w	r4, [r3, #1]!
   890d6:	d1f9      	bne.n	890cc <memmove+0xa8>
   890d8:	bcf0      	pop	{r4, r5, r6, r7}
   890da:	4770      	bx	lr
   890dc:	4603      	mov	r3, r0
   890de:	e7f1      	b.n	890c4 <memmove+0xa0>
   890e0:	4603      	mov	r3, r0
   890e2:	e7f1      	b.n	890c8 <memmove+0xa4>
   890e4:	462a      	mov	r2, r5
   890e6:	e7ed      	b.n	890c4 <memmove+0xa0>

000890e8 <__malloc_lock>:
   890e8:	4801      	ldr	r0, [pc, #4]	; (890f0 <__malloc_lock+0x8>)
   890ea:	f7ff bca9 	b.w	88a40 <__retarget_lock_acquire_recursive>
   890ee:	bf00      	nop
   890f0:	200013e8 	.word	0x200013e8

000890f4 <__malloc_unlock>:
   890f4:	4801      	ldr	r0, [pc, #4]	; (890fc <__malloc_unlock+0x8>)
   890f6:	f7ff bca5 	b.w	88a44 <__retarget_lock_release_recursive>
   890fa:	bf00      	nop
   890fc:	200013e8 	.word	0x200013e8

00089100 <_Balloc>:
   89100:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   89102:	b570      	push	{r4, r5, r6, lr}
   89104:	4605      	mov	r5, r0
   89106:	460c      	mov	r4, r1
   89108:	b14b      	cbz	r3, 8911e <_Balloc+0x1e>
   8910a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   8910e:	b180      	cbz	r0, 89132 <_Balloc+0x32>
   89110:	6802      	ldr	r2, [r0, #0]
   89112:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   89116:	2300      	movs	r3, #0
   89118:	e9c0 3303 	strd	r3, r3, [r0, #12]
   8911c:	bd70      	pop	{r4, r5, r6, pc}
   8911e:	2221      	movs	r2, #33	; 0x21
   89120:	2104      	movs	r1, #4
   89122:	f000 fe41 	bl	89da8 <_calloc_r>
   89126:	4603      	mov	r3, r0
   89128:	64e8      	str	r0, [r5, #76]	; 0x4c
   8912a:	2800      	cmp	r0, #0
   8912c:	d1ed      	bne.n	8910a <_Balloc+0xa>
   8912e:	2000      	movs	r0, #0
   89130:	bd70      	pop	{r4, r5, r6, pc}
   89132:	2101      	movs	r1, #1
   89134:	fa01 f604 	lsl.w	r6, r1, r4
   89138:	1d72      	adds	r2, r6, #5
   8913a:	4628      	mov	r0, r5
   8913c:	0092      	lsls	r2, r2, #2
   8913e:	f000 fe33 	bl	89da8 <_calloc_r>
   89142:	2800      	cmp	r0, #0
   89144:	d0f3      	beq.n	8912e <_Balloc+0x2e>
   89146:	e9c0 4601 	strd	r4, r6, [r0, #4]
   8914a:	e7e4      	b.n	89116 <_Balloc+0x16>

0008914c <_Bfree>:
   8914c:	b131      	cbz	r1, 8915c <_Bfree+0x10>
   8914e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   89150:	684a      	ldr	r2, [r1, #4]
   89152:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   89156:	6008      	str	r0, [r1, #0]
   89158:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   8915c:	4770      	bx	lr
   8915e:	bf00      	nop

00089160 <__multadd>:
   89160:	b5f0      	push	{r4, r5, r6, r7, lr}
   89162:	f04f 0c00 	mov.w	ip, #0
   89166:	460c      	mov	r4, r1
   89168:	4605      	mov	r5, r0
   8916a:	690e      	ldr	r6, [r1, #16]
   8916c:	b083      	sub	sp, #12
   8916e:	f101 0714 	add.w	r7, r1, #20
   89172:	6838      	ldr	r0, [r7, #0]
   89174:	f10c 0c01 	add.w	ip, ip, #1
   89178:	b281      	uxth	r1, r0
   8917a:	fb02 3301 	mla	r3, r2, r1, r3
   8917e:	0c01      	lsrs	r1, r0, #16
   89180:	0c18      	lsrs	r0, r3, #16
   89182:	fb02 0101 	mla	r1, r2, r1, r0
   89186:	b29b      	uxth	r3, r3
   89188:	eb03 4301 	add.w	r3, r3, r1, lsl #16
   8918c:	4566      	cmp	r6, ip
   8918e:	f847 3b04 	str.w	r3, [r7], #4
   89192:	ea4f 4311 	mov.w	r3, r1, lsr #16
   89196:	dcec      	bgt.n	89172 <__multadd+0x12>
   89198:	b13b      	cbz	r3, 891aa <__multadd+0x4a>
   8919a:	68a2      	ldr	r2, [r4, #8]
   8919c:	42b2      	cmp	r2, r6
   8919e:	dd07      	ble.n	891b0 <__multadd+0x50>
   891a0:	eb04 0286 	add.w	r2, r4, r6, lsl #2
   891a4:	3601      	adds	r6, #1
   891a6:	6153      	str	r3, [r2, #20]
   891a8:	6126      	str	r6, [r4, #16]
   891aa:	4620      	mov	r0, r4
   891ac:	b003      	add	sp, #12
   891ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
   891b0:	6861      	ldr	r1, [r4, #4]
   891b2:	4628      	mov	r0, r5
   891b4:	3101      	adds	r1, #1
   891b6:	9301      	str	r3, [sp, #4]
   891b8:	f7ff ffa2 	bl	89100 <_Balloc>
   891bc:	4607      	mov	r7, r0
   891be:	6922      	ldr	r2, [r4, #16]
   891c0:	f104 010c 	add.w	r1, r4, #12
   891c4:	3202      	adds	r2, #2
   891c6:	0092      	lsls	r2, r2, #2
   891c8:	300c      	adds	r0, #12
   891ca:	f7fc fd2f 	bl	85c2c <memcpy>
   891ce:	6cea      	ldr	r2, [r5, #76]	; 0x4c
   891d0:	6861      	ldr	r1, [r4, #4]
   891d2:	9b01      	ldr	r3, [sp, #4]
   891d4:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
   891d8:	6020      	str	r0, [r4, #0]
   891da:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
   891de:	463c      	mov	r4, r7
   891e0:	e7de      	b.n	891a0 <__multadd+0x40>
   891e2:	bf00      	nop

000891e4 <__hi0bits>:
   891e4:	0c02      	lsrs	r2, r0, #16
   891e6:	0412      	lsls	r2, r2, #16
   891e8:	4603      	mov	r3, r0
   891ea:	b9c2      	cbnz	r2, 8921e <__hi0bits+0x3a>
   891ec:	0403      	lsls	r3, r0, #16
   891ee:	2010      	movs	r0, #16
   891f0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   891f4:	bf04      	itt	eq
   891f6:	021b      	lsleq	r3, r3, #8
   891f8:	3008      	addeq	r0, #8
   891fa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   891fe:	bf04      	itt	eq
   89200:	011b      	lsleq	r3, r3, #4
   89202:	3004      	addeq	r0, #4
   89204:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   89208:	bf04      	itt	eq
   8920a:	009b      	lsleq	r3, r3, #2
   8920c:	3002      	addeq	r0, #2
   8920e:	2b00      	cmp	r3, #0
   89210:	db04      	blt.n	8921c <__hi0bits+0x38>
   89212:	005b      	lsls	r3, r3, #1
   89214:	d501      	bpl.n	8921a <__hi0bits+0x36>
   89216:	3001      	adds	r0, #1
   89218:	4770      	bx	lr
   8921a:	2020      	movs	r0, #32
   8921c:	4770      	bx	lr
   8921e:	2000      	movs	r0, #0
   89220:	e7e6      	b.n	891f0 <__hi0bits+0xc>
   89222:	bf00      	nop

00089224 <__lo0bits>:
   89224:	6803      	ldr	r3, [r0, #0]
   89226:	4601      	mov	r1, r0
   89228:	f013 0207 	ands.w	r2, r3, #7
   8922c:	d007      	beq.n	8923e <__lo0bits+0x1a>
   8922e:	07da      	lsls	r2, r3, #31
   89230:	d41f      	bmi.n	89272 <__lo0bits+0x4e>
   89232:	0798      	lsls	r0, r3, #30
   89234:	d51f      	bpl.n	89276 <__lo0bits+0x52>
   89236:	085b      	lsrs	r3, r3, #1
   89238:	600b      	str	r3, [r1, #0]
   8923a:	2001      	movs	r0, #1
   8923c:	4770      	bx	lr
   8923e:	b298      	uxth	r0, r3
   89240:	b1a0      	cbz	r0, 8926c <__lo0bits+0x48>
   89242:	4610      	mov	r0, r2
   89244:	f013 0fff 	tst.w	r3, #255	; 0xff
   89248:	bf04      	itt	eq
   8924a:	0a1b      	lsreq	r3, r3, #8
   8924c:	3008      	addeq	r0, #8
   8924e:	071a      	lsls	r2, r3, #28
   89250:	bf04      	itt	eq
   89252:	091b      	lsreq	r3, r3, #4
   89254:	3004      	addeq	r0, #4
   89256:	079a      	lsls	r2, r3, #30
   89258:	bf04      	itt	eq
   8925a:	089b      	lsreq	r3, r3, #2
   8925c:	3002      	addeq	r0, #2
   8925e:	07da      	lsls	r2, r3, #31
   89260:	d402      	bmi.n	89268 <__lo0bits+0x44>
   89262:	085b      	lsrs	r3, r3, #1
   89264:	d00b      	beq.n	8927e <__lo0bits+0x5a>
   89266:	3001      	adds	r0, #1
   89268:	600b      	str	r3, [r1, #0]
   8926a:	4770      	bx	lr
   8926c:	0c1b      	lsrs	r3, r3, #16
   8926e:	2010      	movs	r0, #16
   89270:	e7e8      	b.n	89244 <__lo0bits+0x20>
   89272:	2000      	movs	r0, #0
   89274:	4770      	bx	lr
   89276:	089b      	lsrs	r3, r3, #2
   89278:	600b      	str	r3, [r1, #0]
   8927a:	2002      	movs	r0, #2
   8927c:	4770      	bx	lr
   8927e:	2020      	movs	r0, #32
   89280:	4770      	bx	lr
   89282:	bf00      	nop

00089284 <__i2b>:
   89284:	b510      	push	{r4, lr}
   89286:	460c      	mov	r4, r1
   89288:	2101      	movs	r1, #1
   8928a:	f7ff ff39 	bl	89100 <_Balloc>
   8928e:	2201      	movs	r2, #1
   89290:	e9c0 2404 	strd	r2, r4, [r0, #16]
   89294:	bd10      	pop	{r4, pc}
   89296:	bf00      	nop

00089298 <__multiply>:
   89298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8929c:	690d      	ldr	r5, [r1, #16]
   8929e:	6914      	ldr	r4, [r2, #16]
   892a0:	b085      	sub	sp, #20
   892a2:	42a5      	cmp	r5, r4
   892a4:	460e      	mov	r6, r1
   892a6:	4691      	mov	r9, r2
   892a8:	da04      	bge.n	892b4 <__multiply+0x1c>
   892aa:	462a      	mov	r2, r5
   892ac:	464e      	mov	r6, r9
   892ae:	4625      	mov	r5, r4
   892b0:	4689      	mov	r9, r1
   892b2:	4614      	mov	r4, r2
   892b4:	68b3      	ldr	r3, [r6, #8]
   892b6:	eb05 0804 	add.w	r8, r5, r4
   892ba:	6871      	ldr	r1, [r6, #4]
   892bc:	4543      	cmp	r3, r8
   892be:	bfb8      	it	lt
   892c0:	3101      	addlt	r1, #1
   892c2:	f7ff ff1d 	bl	89100 <_Balloc>
   892c6:	f100 0b14 	add.w	fp, r0, #20
   892ca:	eb0b 0a88 	add.w	sl, fp, r8, lsl #2
   892ce:	45d3      	cmp	fp, sl
   892d0:	9001      	str	r0, [sp, #4]
   892d2:	d205      	bcs.n	892e0 <__multiply+0x48>
   892d4:	465b      	mov	r3, fp
   892d6:	2200      	movs	r2, #0
   892d8:	f843 2b04 	str.w	r2, [r3], #4
   892dc:	459a      	cmp	sl, r3
   892de:	d8fb      	bhi.n	892d8 <__multiply+0x40>
   892e0:	f109 0314 	add.w	r3, r9, #20
   892e4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
   892e8:	f106 0214 	add.w	r2, r6, #20
   892ec:	42a3      	cmp	r3, r4
   892ee:	eb02 0e85 	add.w	lr, r2, r5, lsl #2
   892f2:	d262      	bcs.n	893ba <__multiply+0x122>
   892f4:	eba4 0409 	sub.w	r4, r4, r9
   892f8:	3c15      	subs	r4, #21
   892fa:	f024 0403 	bic.w	r4, r4, #3
   892fe:	4423      	add	r3, r4
   89300:	e9cd a802 	strd	sl, r8, [sp, #8]
   89304:	f109 0910 	add.w	r9, r9, #16
   89308:	4690      	mov	r8, r2
   8930a:	469a      	mov	sl, r3
   8930c:	e005      	b.n	8931a <__multiply+0x82>
   8930e:	0c09      	lsrs	r1, r1, #16
   89310:	d12c      	bne.n	8936c <__multiply+0xd4>
   89312:	45ca      	cmp	sl, r9
   89314:	f10b 0b04 	add.w	fp, fp, #4
   89318:	d04d      	beq.n	893b6 <__multiply+0x11e>
   8931a:	f859 1f04 	ldr.w	r1, [r9, #4]!
   8931e:	fa1f fc81 	uxth.w	ip, r1
   89322:	f1bc 0f00 	cmp.w	ip, #0
   89326:	d0f2      	beq.n	8930e <__multiply+0x76>
   89328:	4647      	mov	r7, r8
   8932a:	465e      	mov	r6, fp
   8932c:	2100      	movs	r1, #0
   8932e:	e000      	b.n	89332 <__multiply+0x9a>
   89330:	4606      	mov	r6, r0
   89332:	4630      	mov	r0, r6
   89334:	f857 2b04 	ldr.w	r2, [r7], #4
   89338:	6834      	ldr	r4, [r6, #0]
   8933a:	b293      	uxth	r3, r2
   8933c:	b2a5      	uxth	r5, r4
   8933e:	0c12      	lsrs	r2, r2, #16
   89340:	fb0c 5303 	mla	r3, ip, r3, r5
   89344:	0c24      	lsrs	r4, r4, #16
   89346:	fb0c 4202 	mla	r2, ip, r2, r4
   8934a:	440b      	add	r3, r1
   8934c:	eb02 4113 	add.w	r1, r2, r3, lsr #16
   89350:	b29b      	uxth	r3, r3
   89352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   89356:	45be      	cmp	lr, r7
   89358:	ea4f 4111 	mov.w	r1, r1, lsr #16
   8935c:	f840 3b04 	str.w	r3, [r0], #4
   89360:	d8e6      	bhi.n	89330 <__multiply+0x98>
   89362:	6071      	str	r1, [r6, #4]
   89364:	f8d9 1000 	ldr.w	r1, [r9]
   89368:	0c09      	lsrs	r1, r1, #16
   8936a:	d0d2      	beq.n	89312 <__multiply+0x7a>
   8936c:	f8db 3000 	ldr.w	r3, [fp]
   89370:	4640      	mov	r0, r8
   89372:	461e      	mov	r6, r3
   89374:	465d      	mov	r5, fp
   89376:	2200      	movs	r2, #0
   89378:	e000      	b.n	8937c <__multiply+0xe4>
   8937a:	4625      	mov	r5, r4
   8937c:	462c      	mov	r4, r5
   8937e:	8807      	ldrh	r7, [r0, #0]
   89380:	0c36      	lsrs	r6, r6, #16
   89382:	fb01 6607 	mla	r6, r1, r7, r6
   89386:	b29b      	uxth	r3, r3
   89388:	4432      	add	r2, r6
   8938a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   8938e:	f844 3b04 	str.w	r3, [r4], #4
   89392:	f850 3b04 	ldr.w	r3, [r0], #4
   89396:	686e      	ldr	r6, [r5, #4]
   89398:	0c1b      	lsrs	r3, r3, #16
   8939a:	b2b7      	uxth	r7, r6
   8939c:	fb01 7303 	mla	r3, r1, r3, r7
   893a0:	4586      	cmp	lr, r0
   893a2:	eb03 4312 	add.w	r3, r3, r2, lsr #16
   893a6:	ea4f 4213 	mov.w	r2, r3, lsr #16
   893aa:	d8e6      	bhi.n	8937a <__multiply+0xe2>
   893ac:	45ca      	cmp	sl, r9
   893ae:	606b      	str	r3, [r5, #4]
   893b0:	f10b 0b04 	add.w	fp, fp, #4
   893b4:	d1b1      	bne.n	8931a <__multiply+0x82>
   893b6:	e9dd a802 	ldrd	sl, r8, [sp, #8]
   893ba:	f1b8 0f00 	cmp.w	r8, #0
   893be:	dd0b      	ble.n	893d8 <__multiply+0x140>
   893c0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
   893c4:	f1aa 0a04 	sub.w	sl, sl, #4
   893c8:	b11b      	cbz	r3, 893d2 <__multiply+0x13a>
   893ca:	e005      	b.n	893d8 <__multiply+0x140>
   893cc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
   893d0:	b913      	cbnz	r3, 893d8 <__multiply+0x140>
   893d2:	f1b8 0801 	subs.w	r8, r8, #1
   893d6:	d1f9      	bne.n	893cc <__multiply+0x134>
   893d8:	9801      	ldr	r0, [sp, #4]
   893da:	f8c0 8010 	str.w	r8, [r0, #16]
   893de:	b005      	add	sp, #20
   893e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000893e4 <__pow5mult>:
   893e4:	f012 0303 	ands.w	r3, r2, #3
   893e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   893ec:	4614      	mov	r4, r2
   893ee:	4607      	mov	r7, r0
   893f0:	d12e      	bne.n	89450 <__pow5mult+0x6c>
   893f2:	460d      	mov	r5, r1
   893f4:	10a4      	asrs	r4, r4, #2
   893f6:	d01c      	beq.n	89432 <__pow5mult+0x4e>
   893f8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
   893fa:	b396      	cbz	r6, 89462 <__pow5mult+0x7e>
   893fc:	07e3      	lsls	r3, r4, #31
   893fe:	f04f 0800 	mov.w	r8, #0
   89402:	d406      	bmi.n	89412 <__pow5mult+0x2e>
   89404:	1064      	asrs	r4, r4, #1
   89406:	d014      	beq.n	89432 <__pow5mult+0x4e>
   89408:	6830      	ldr	r0, [r6, #0]
   8940a:	b1a8      	cbz	r0, 89438 <__pow5mult+0x54>
   8940c:	4606      	mov	r6, r0
   8940e:	07e3      	lsls	r3, r4, #31
   89410:	d5f8      	bpl.n	89404 <__pow5mult+0x20>
   89412:	4632      	mov	r2, r6
   89414:	4629      	mov	r1, r5
   89416:	4638      	mov	r0, r7
   89418:	f7ff ff3e 	bl	89298 <__multiply>
   8941c:	b1b5      	cbz	r5, 8944c <__pow5mult+0x68>
   8941e:	686a      	ldr	r2, [r5, #4]
   89420:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   89422:	1064      	asrs	r4, r4, #1
   89424:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   89428:	6029      	str	r1, [r5, #0]
   8942a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
   8942e:	4605      	mov	r5, r0
   89430:	d1ea      	bne.n	89408 <__pow5mult+0x24>
   89432:	4628      	mov	r0, r5
   89434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   89438:	4632      	mov	r2, r6
   8943a:	4631      	mov	r1, r6
   8943c:	4638      	mov	r0, r7
   8943e:	f7ff ff2b 	bl	89298 <__multiply>
   89442:	6030      	str	r0, [r6, #0]
   89444:	f8c0 8000 	str.w	r8, [r0]
   89448:	4606      	mov	r6, r0
   8944a:	e7e0      	b.n	8940e <__pow5mult+0x2a>
   8944c:	4605      	mov	r5, r0
   8944e:	e7d9      	b.n	89404 <__pow5mult+0x20>
   89450:	4a0b      	ldr	r2, [pc, #44]	; (89480 <__pow5mult+0x9c>)
   89452:	3b01      	subs	r3, #1
   89454:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   89458:	2300      	movs	r3, #0
   8945a:	f7ff fe81 	bl	89160 <__multadd>
   8945e:	4605      	mov	r5, r0
   89460:	e7c8      	b.n	893f4 <__pow5mult+0x10>
   89462:	2101      	movs	r1, #1
   89464:	4638      	mov	r0, r7
   89466:	f7ff fe4b 	bl	89100 <_Balloc>
   8946a:	f240 2171 	movw	r1, #625	; 0x271
   8946e:	2201      	movs	r2, #1
   89470:	2300      	movs	r3, #0
   89472:	e9c0 2104 	strd	r2, r1, [r0, #16]
   89476:	4606      	mov	r6, r0
   89478:	64b8      	str	r0, [r7, #72]	; 0x48
   8947a:	6003      	str	r3, [r0, #0]
   8947c:	e7be      	b.n	893fc <__pow5mult+0x18>
   8947e:	bf00      	nop
   89480:	0008ac20 	.word	0x0008ac20

00089484 <__lshift>:
   89484:	690b      	ldr	r3, [r1, #16]
   89486:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8948a:	1154      	asrs	r4, r2, #5
   8948c:	eb04 0803 	add.w	r8, r4, r3
   89490:	688b      	ldr	r3, [r1, #8]
   89492:	f108 0501 	add.w	r5, r8, #1
   89496:	429d      	cmp	r5, r3
   89498:	460e      	mov	r6, r1
   8949a:	4691      	mov	r9, r2
   8949c:	4607      	mov	r7, r0
   8949e:	6849      	ldr	r1, [r1, #4]
   894a0:	dd04      	ble.n	894ac <__lshift+0x28>
   894a2:	005b      	lsls	r3, r3, #1
   894a4:	429d      	cmp	r5, r3
   894a6:	f101 0101 	add.w	r1, r1, #1
   894aa:	dcfa      	bgt.n	894a2 <__lshift+0x1e>
   894ac:	4638      	mov	r0, r7
   894ae:	f7ff fe27 	bl	89100 <_Balloc>
   894b2:	2c00      	cmp	r4, #0
   894b4:	f100 0314 	add.w	r3, r0, #20
   894b8:	dd3c      	ble.n	89534 <__lshift+0xb0>
   894ba:	2200      	movs	r2, #0
   894bc:	eb03 0184 	add.w	r1, r3, r4, lsl #2
   894c0:	f843 2b04 	str.w	r2, [r3], #4
   894c4:	428b      	cmp	r3, r1
   894c6:	d1fb      	bne.n	894c0 <__lshift+0x3c>
   894c8:	6934      	ldr	r4, [r6, #16]
   894ca:	f106 0314 	add.w	r3, r6, #20
   894ce:	f019 091f 	ands.w	r9, r9, #31
   894d2:	eb03 0c84 	add.w	ip, r3, r4, lsl #2
   894d6:	d025      	beq.n	89524 <__lshift+0xa0>
   894d8:	f1c9 0220 	rsb	r2, r9, #32
   894dc:	f04f 0a00 	mov.w	sl, #0
   894e0:	e000      	b.n	894e4 <__lshift+0x60>
   894e2:	4671      	mov	r1, lr
   894e4:	468e      	mov	lr, r1
   894e6:	681c      	ldr	r4, [r3, #0]
   894e8:	fa04 f409 	lsl.w	r4, r4, r9
   894ec:	ea44 040a 	orr.w	r4, r4, sl
   894f0:	f84e 4b04 	str.w	r4, [lr], #4
   894f4:	f853 4b04 	ldr.w	r4, [r3], #4
   894f8:	4563      	cmp	r3, ip
   894fa:	fa24 fa02 	lsr.w	sl, r4, r2
   894fe:	d3f0      	bcc.n	894e2 <__lshift+0x5e>
   89500:	f8c1 a004 	str.w	sl, [r1, #4]
   89504:	f1ba 0f00 	cmp.w	sl, #0
   89508:	d001      	beq.n	8950e <__lshift+0x8a>
   8950a:	f108 0502 	add.w	r5, r8, #2
   8950e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   89510:	6872      	ldr	r2, [r6, #4]
   89512:	3d01      	subs	r5, #1
   89514:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   89518:	6105      	str	r5, [r0, #16]
   8951a:	6031      	str	r1, [r6, #0]
   8951c:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
   89520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   89524:	3904      	subs	r1, #4
   89526:	f853 2b04 	ldr.w	r2, [r3], #4
   8952a:	459c      	cmp	ip, r3
   8952c:	f841 2f04 	str.w	r2, [r1, #4]!
   89530:	d8f9      	bhi.n	89526 <__lshift+0xa2>
   89532:	e7ec      	b.n	8950e <__lshift+0x8a>
   89534:	4619      	mov	r1, r3
   89536:	e7c7      	b.n	894c8 <__lshift+0x44>

00089538 <__mcmp>:
   89538:	b430      	push	{r4, r5}
   8953a:	690b      	ldr	r3, [r1, #16]
   8953c:	4605      	mov	r5, r0
   8953e:	6900      	ldr	r0, [r0, #16]
   89540:	1ac0      	subs	r0, r0, r3
   89542:	d10f      	bne.n	89564 <__mcmp+0x2c>
   89544:	009b      	lsls	r3, r3, #2
   89546:	3514      	adds	r5, #20
   89548:	3114      	adds	r1, #20
   8954a:	4419      	add	r1, r3
   8954c:	442b      	add	r3, r5
   8954e:	e001      	b.n	89554 <__mcmp+0x1c>
   89550:	429d      	cmp	r5, r3
   89552:	d207      	bcs.n	89564 <__mcmp+0x2c>
   89554:	f853 4d04 	ldr.w	r4, [r3, #-4]!
   89558:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   8955c:	4294      	cmp	r4, r2
   8955e:	d0f7      	beq.n	89550 <__mcmp+0x18>
   89560:	d302      	bcc.n	89568 <__mcmp+0x30>
   89562:	2001      	movs	r0, #1
   89564:	bc30      	pop	{r4, r5}
   89566:	4770      	bx	lr
   89568:	f04f 30ff 	mov.w	r0, #4294967295
   8956c:	e7fa      	b.n	89564 <__mcmp+0x2c>
   8956e:	bf00      	nop

00089570 <__mdiff>:
   89570:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89574:	690c      	ldr	r4, [r1, #16]
   89576:	6913      	ldr	r3, [r2, #16]
   89578:	4689      	mov	r9, r1
   8957a:	1ae4      	subs	r4, r4, r3
   8957c:	2c00      	cmp	r4, #0
   8957e:	4692      	mov	sl, r2
   89580:	f101 0714 	add.w	r7, r1, #20
   89584:	f102 0b14 	add.w	fp, r2, #20
   89588:	d114      	bne.n	895b4 <__mdiff+0x44>
   8958a:	009b      	lsls	r3, r3, #2
   8958c:	18fa      	adds	r2, r7, r3
   8958e:	445b      	add	r3, fp
   89590:	e001      	b.n	89596 <__mdiff+0x26>
   89592:	42ba      	cmp	r2, r7
   89594:	d962      	bls.n	8965c <__mdiff+0xec>
   89596:	f852 5d04 	ldr.w	r5, [r2, #-4]!
   8959a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   8959e:	428d      	cmp	r5, r1
   895a0:	d0f7      	beq.n	89592 <__mdiff+0x22>
   895a2:	d209      	bcs.n	895b8 <__mdiff+0x48>
   895a4:	463a      	mov	r2, r7
   895a6:	464b      	mov	r3, r9
   895a8:	465f      	mov	r7, fp
   895aa:	46d1      	mov	r9, sl
   895ac:	4693      	mov	fp, r2
   895ae:	469a      	mov	sl, r3
   895b0:	2401      	movs	r4, #1
   895b2:	e001      	b.n	895b8 <__mdiff+0x48>
   895b4:	dbf6      	blt.n	895a4 <__mdiff+0x34>
   895b6:	2400      	movs	r4, #0
   895b8:	f8d9 1004 	ldr.w	r1, [r9, #4]
   895bc:	f7ff fda0 	bl	89100 <_Balloc>
   895c0:	465e      	mov	r6, fp
   895c2:	f04f 0800 	mov.w	r8, #0
   895c6:	f8d9 c010 	ldr.w	ip, [r9, #16]
   895ca:	f8da 3010 	ldr.w	r3, [sl, #16]
   895ce:	463d      	mov	r5, r7
   895d0:	60c4      	str	r4, [r0, #12]
   895d2:	eb0b 0e83 	add.w	lr, fp, r3, lsl #2
   895d6:	eb07 078c 	add.w	r7, r7, ip, lsl #2
   895da:	f100 0414 	add.w	r4, r0, #20
   895de:	f855 9b04 	ldr.w	r9, [r5], #4
   895e2:	f856 2b04 	ldr.w	r2, [r6], #4
   895e6:	fa1f f389 	uxth.w	r3, r9
   895ea:	4443      	add	r3, r8
   895ec:	fa1f f882 	uxth.w	r8, r2
   895f0:	0c12      	lsrs	r2, r2, #16
   895f2:	eba3 0308 	sub.w	r3, r3, r8
   895f6:	ebc2 4219 	rsb	r2, r2, r9, lsr #16
   895fa:	eb02 4223 	add.w	r2, r2, r3, asr #16
   895fe:	b29b      	uxth	r3, r3
   89600:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   89604:	45b6      	cmp	lr, r6
   89606:	f844 3b04 	str.w	r3, [r4], #4
   8960a:	ea4f 4822 	mov.w	r8, r2, asr #16
   8960e:	d8e6      	bhi.n	895de <__mdiff+0x6e>
   89610:	42af      	cmp	r7, r5
   89612:	d917      	bls.n	89644 <__mdiff+0xd4>
   89614:	46a6      	mov	lr, r4
   89616:	462e      	mov	r6, r5
   89618:	f856 3b04 	ldr.w	r3, [r6], #4
   8961c:	b299      	uxth	r1, r3
   8961e:	4441      	add	r1, r8
   89620:	140a      	asrs	r2, r1, #16
   89622:	eb02 4213 	add.w	r2, r2, r3, lsr #16
   89626:	b289      	uxth	r1, r1
   89628:	ea41 4302 	orr.w	r3, r1, r2, lsl #16
   8962c:	42b7      	cmp	r7, r6
   8962e:	f84e 3b04 	str.w	r3, [lr], #4
   89632:	ea4f 4822 	mov.w	r8, r2, asr #16
   89636:	d8ef      	bhi.n	89618 <__mdiff+0xa8>
   89638:	43ed      	mvns	r5, r5
   8963a:	442f      	add	r7, r5
   8963c:	f027 0703 	bic.w	r7, r7, #3
   89640:	3704      	adds	r7, #4
   89642:	443c      	add	r4, r7
   89644:	3c04      	subs	r4, #4
   89646:	b92b      	cbnz	r3, 89654 <__mdiff+0xe4>
   89648:	f854 3d04 	ldr.w	r3, [r4, #-4]!
   8964c:	f10c 3cff 	add.w	ip, ip, #4294967295
   89650:	2b00      	cmp	r3, #0
   89652:	d0f9      	beq.n	89648 <__mdiff+0xd8>
   89654:	f8c0 c010 	str.w	ip, [r0, #16]
   89658:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8965c:	2100      	movs	r1, #0
   8965e:	f7ff fd4f 	bl	89100 <_Balloc>
   89662:	2201      	movs	r2, #1
   89664:	2300      	movs	r3, #0
   89666:	e9c0 2304 	strd	r2, r3, [r0, #16]
   8966a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8966e:	bf00      	nop

00089670 <__d2b>:
   89670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   89674:	461c      	mov	r4, r3
   89676:	b082      	sub	sp, #8
   89678:	2101      	movs	r1, #1
   8967a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
   8967e:	4690      	mov	r8, r2
   89680:	f7ff fd3e 	bl	89100 <_Balloc>
   89684:	4623      	mov	r3, r4
   89686:	f3c4 540a 	ubfx	r4, r4, #20, #11
   8968a:	4607      	mov	r7, r0
   8968c:	f3c3 0313 	ubfx	r3, r3, #0, #20
   89690:	b10c      	cbz	r4, 89696 <__d2b+0x26>
   89692:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   89696:	f1b8 0200 	subs.w	r2, r8, #0
   8969a:	9301      	str	r3, [sp, #4]
   8969c:	d01e      	beq.n	896dc <__d2b+0x6c>
   8969e:	a802      	add	r0, sp, #8
   896a0:	f840 2d08 	str.w	r2, [r0, #-8]!
   896a4:	f7ff fdbe 	bl	89224 <__lo0bits>
   896a8:	bb70      	cbnz	r0, 89708 <__d2b+0x98>
   896aa:	e9dd 2300 	ldrd	r2, r3, [sp]
   896ae:	617a      	str	r2, [r7, #20]
   896b0:	2b00      	cmp	r3, #0
   896b2:	bf0c      	ite	eq
   896b4:	2101      	moveq	r1, #1
   896b6:	2102      	movne	r1, #2
   896b8:	61bb      	str	r3, [r7, #24]
   896ba:	6139      	str	r1, [r7, #16]
   896bc:	b9cc      	cbnz	r4, 896f2 <__d2b+0x82>
   896be:	eb07 0381 	add.w	r3, r7, r1, lsl #2
   896c2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   896c6:	6030      	str	r0, [r6, #0]
   896c8:	6918      	ldr	r0, [r3, #16]
   896ca:	f7ff fd8b 	bl	891e4 <__hi0bits>
   896ce:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
   896d2:	6028      	str	r0, [r5, #0]
   896d4:	4638      	mov	r0, r7
   896d6:	b002      	add	sp, #8
   896d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   896dc:	a801      	add	r0, sp, #4
   896de:	f7ff fda1 	bl	89224 <__lo0bits>
   896e2:	2201      	movs	r2, #1
   896e4:	9b01      	ldr	r3, [sp, #4]
   896e6:	4611      	mov	r1, r2
   896e8:	3020      	adds	r0, #32
   896ea:	e9c7 2304 	strd	r2, r3, [r7, #16]
   896ee:	2c00      	cmp	r4, #0
   896f0:	d0e5      	beq.n	896be <__d2b+0x4e>
   896f2:	f2a4 4333 	subw	r3, r4, #1075	; 0x433
   896f6:	4403      	add	r3, r0
   896f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   896fc:	6033      	str	r3, [r6, #0]
   896fe:	6028      	str	r0, [r5, #0]
   89700:	4638      	mov	r0, r7
   89702:	b002      	add	sp, #8
   89704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   89708:	9b01      	ldr	r3, [sp, #4]
   8970a:	f1c0 0220 	rsb	r2, r0, #32
   8970e:	9900      	ldr	r1, [sp, #0]
   89710:	fa03 f202 	lsl.w	r2, r3, r2
   89714:	430a      	orrs	r2, r1
   89716:	40c3      	lsrs	r3, r0
   89718:	9301      	str	r3, [sp, #4]
   8971a:	617a      	str	r2, [r7, #20]
   8971c:	e7c8      	b.n	896b0 <__d2b+0x40>
   8971e:	bf00      	nop

00089720 <_realloc_r>:
   89720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89724:	4692      	mov	sl, r2
   89726:	b083      	sub	sp, #12
   89728:	2900      	cmp	r1, #0
   8972a:	f000 80a1 	beq.w	89870 <_realloc_r+0x150>
   8972e:	460d      	mov	r5, r1
   89730:	4680      	mov	r8, r0
   89732:	f10a 040b 	add.w	r4, sl, #11
   89736:	f7ff fcd7 	bl	890e8 <__malloc_lock>
   8973a:	f855 2c04 	ldr.w	r2, [r5, #-4]
   8973e:	2c16      	cmp	r4, #22
   89740:	f022 0603 	bic.w	r6, r2, #3
   89744:	f1a5 0708 	sub.w	r7, r5, #8
   89748:	d83e      	bhi.n	897c8 <_realloc_r+0xa8>
   8974a:	2410      	movs	r4, #16
   8974c:	4621      	mov	r1, r4
   8974e:	45a2      	cmp	sl, r4
   89750:	d83f      	bhi.n	897d2 <_realloc_r+0xb2>
   89752:	428e      	cmp	r6, r1
   89754:	eb07 0906 	add.w	r9, r7, r6
   89758:	da74      	bge.n	89844 <_realloc_r+0x124>
   8975a:	4bc8      	ldr	r3, [pc, #800]	; (89a7c <_realloc_r+0x35c>)
   8975c:	6898      	ldr	r0, [r3, #8]
   8975e:	4548      	cmp	r0, r9
   89760:	f000 80aa 	beq.w	898b8 <_realloc_r+0x198>
   89764:	f8d9 0004 	ldr.w	r0, [r9, #4]
   89768:	f020 0301 	bic.w	r3, r0, #1
   8976c:	444b      	add	r3, r9
   8976e:	685b      	ldr	r3, [r3, #4]
   89770:	07db      	lsls	r3, r3, #31
   89772:	f140 8083 	bpl.w	8987c <_realloc_r+0x15c>
   89776:	07d2      	lsls	r2, r2, #31
   89778:	d534      	bpl.n	897e4 <_realloc_r+0xc4>
   8977a:	4651      	mov	r1, sl
   8977c:	4640      	mov	r0, r8
   8977e:	f7ff f963 	bl	88a48 <_malloc_r>
   89782:	4682      	mov	sl, r0
   89784:	b1e0      	cbz	r0, 897c0 <_realloc_r+0xa0>
   89786:	f855 3c04 	ldr.w	r3, [r5, #-4]
   8978a:	f1a0 0208 	sub.w	r2, r0, #8
   8978e:	f023 0301 	bic.w	r3, r3, #1
   89792:	443b      	add	r3, r7
   89794:	4293      	cmp	r3, r2
   89796:	f000 810e 	beq.w	899b6 <_realloc_r+0x296>
   8979a:	1f32      	subs	r2, r6, #4
   8979c:	2a24      	cmp	r2, #36	; 0x24
   8979e:	f200 8114 	bhi.w	899ca <_realloc_r+0x2aa>
   897a2:	2a13      	cmp	r2, #19
   897a4:	6829      	ldr	r1, [r5, #0]
   897a6:	f200 80fb 	bhi.w	899a0 <_realloc_r+0x280>
   897aa:	4603      	mov	r3, r0
   897ac:	462a      	mov	r2, r5
   897ae:	6019      	str	r1, [r3, #0]
   897b0:	6851      	ldr	r1, [r2, #4]
   897b2:	6059      	str	r1, [r3, #4]
   897b4:	6892      	ldr	r2, [r2, #8]
   897b6:	609a      	str	r2, [r3, #8]
   897b8:	4629      	mov	r1, r5
   897ba:	4640      	mov	r0, r8
   897bc:	f7ff f83e 	bl	8883c <_free_r>
   897c0:	4640      	mov	r0, r8
   897c2:	f7ff fc97 	bl	890f4 <__malloc_unlock>
   897c6:	e04f      	b.n	89868 <_realloc_r+0x148>
   897c8:	f024 0407 	bic.w	r4, r4, #7
   897cc:	2c00      	cmp	r4, #0
   897ce:	4621      	mov	r1, r4
   897d0:	dabd      	bge.n	8974e <_realloc_r+0x2e>
   897d2:	f04f 0a00 	mov.w	sl, #0
   897d6:	230c      	movs	r3, #12
   897d8:	4650      	mov	r0, sl
   897da:	f8c8 3000 	str.w	r3, [r8]
   897de:	b003      	add	sp, #12
   897e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   897e4:	f855 3c08 	ldr.w	r3, [r5, #-8]
   897e8:	eba7 0b03 	sub.w	fp, r7, r3
   897ec:	f8db 2004 	ldr.w	r2, [fp, #4]
   897f0:	f022 0203 	bic.w	r2, r2, #3
   897f4:	18b3      	adds	r3, r6, r2
   897f6:	428b      	cmp	r3, r1
   897f8:	dbbf      	blt.n	8977a <_realloc_r+0x5a>
   897fa:	46da      	mov	sl, fp
   897fc:	f8db 100c 	ldr.w	r1, [fp, #12]
   89800:	f85a 0f08 	ldr.w	r0, [sl, #8]!
   89804:	1f32      	subs	r2, r6, #4
   89806:	2a24      	cmp	r2, #36	; 0x24
   89808:	60c1      	str	r1, [r0, #12]
   8980a:	eb0b 0903 	add.w	r9, fp, r3
   8980e:	6088      	str	r0, [r1, #8]
   89810:	f200 80be 	bhi.w	89990 <_realloc_r+0x270>
   89814:	2a13      	cmp	r2, #19
   89816:	6829      	ldr	r1, [r5, #0]
   89818:	f240 80d5 	bls.w	899c6 <_realloc_r+0x2a6>
   8981c:	f8cb 1008 	str.w	r1, [fp, #8]
   89820:	6869      	ldr	r1, [r5, #4]
   89822:	2a1b      	cmp	r2, #27
   89824:	f8cb 100c 	str.w	r1, [fp, #12]
   89828:	68a9      	ldr	r1, [r5, #8]
   8982a:	f200 80e5 	bhi.w	899f8 <_realloc_r+0x2d8>
   8982e:	f10b 0210 	add.w	r2, fp, #16
   89832:	3508      	adds	r5, #8
   89834:	6011      	str	r1, [r2, #0]
   89836:	6869      	ldr	r1, [r5, #4]
   89838:	461e      	mov	r6, r3
   8983a:	6051      	str	r1, [r2, #4]
   8983c:	68ab      	ldr	r3, [r5, #8]
   8983e:	465f      	mov	r7, fp
   89840:	4655      	mov	r5, sl
   89842:	6093      	str	r3, [r2, #8]
   89844:	687a      	ldr	r2, [r7, #4]
   89846:	1b33      	subs	r3, r6, r4
   89848:	2b0f      	cmp	r3, #15
   8984a:	f002 0201 	and.w	r2, r2, #1
   8984e:	d822      	bhi.n	89896 <_realloc_r+0x176>
   89850:	4332      	orrs	r2, r6
   89852:	607a      	str	r2, [r7, #4]
   89854:	f8d9 3004 	ldr.w	r3, [r9, #4]
   89858:	f043 0301 	orr.w	r3, r3, #1
   8985c:	f8c9 3004 	str.w	r3, [r9, #4]
   89860:	4640      	mov	r0, r8
   89862:	f7ff fc47 	bl	890f4 <__malloc_unlock>
   89866:	46aa      	mov	sl, r5
   89868:	4650      	mov	r0, sl
   8986a:	b003      	add	sp, #12
   8986c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89870:	4611      	mov	r1, r2
   89872:	b003      	add	sp, #12
   89874:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89878:	f7ff b8e6 	b.w	88a48 <_malloc_r>
   8987c:	f020 0003 	bic.w	r0, r0, #3
   89880:	1833      	adds	r3, r6, r0
   89882:	428b      	cmp	r3, r1
   89884:	db63      	blt.n	8994e <_realloc_r+0x22e>
   89886:	e9d9 1202 	ldrd	r1, r2, [r9, #8]
   8988a:	461e      	mov	r6, r3
   8988c:	60ca      	str	r2, [r1, #12]
   8988e:	eb07 0903 	add.w	r9, r7, r3
   89892:	6091      	str	r1, [r2, #8]
   89894:	e7d6      	b.n	89844 <_realloc_r+0x124>
   89896:	1939      	adds	r1, r7, r4
   89898:	4322      	orrs	r2, r4
   8989a:	f043 0301 	orr.w	r3, r3, #1
   8989e:	607a      	str	r2, [r7, #4]
   898a0:	604b      	str	r3, [r1, #4]
   898a2:	f8d9 3004 	ldr.w	r3, [r9, #4]
   898a6:	3108      	adds	r1, #8
   898a8:	f043 0301 	orr.w	r3, r3, #1
   898ac:	f8c9 3004 	str.w	r3, [r9, #4]
   898b0:	4640      	mov	r0, r8
   898b2:	f7fe ffc3 	bl	8883c <_free_r>
   898b6:	e7d3      	b.n	89860 <_realloc_r+0x140>
   898b8:	f8d0 9004 	ldr.w	r9, [r0, #4]
   898bc:	f104 0010 	add.w	r0, r4, #16
   898c0:	f029 0903 	bic.w	r9, r9, #3
   898c4:	44b1      	add	r9, r6
   898c6:	4581      	cmp	r9, r0
   898c8:	f280 8083 	bge.w	899d2 <_realloc_r+0x2b2>
   898cc:	07d2      	lsls	r2, r2, #31
   898ce:	f53f af54 	bmi.w	8977a <_realloc_r+0x5a>
   898d2:	f855 2c08 	ldr.w	r2, [r5, #-8]
   898d6:	eba7 0b02 	sub.w	fp, r7, r2
   898da:	f8db 2004 	ldr.w	r2, [fp, #4]
   898de:	f022 0203 	bic.w	r2, r2, #3
   898e2:	4491      	add	r9, r2
   898e4:	4548      	cmp	r0, r9
   898e6:	dc85      	bgt.n	897f4 <_realloc_r+0xd4>
   898e8:	46da      	mov	sl, fp
   898ea:	f8db 100c 	ldr.w	r1, [fp, #12]
   898ee:	f85a 0f08 	ldr.w	r0, [sl, #8]!
   898f2:	1f32      	subs	r2, r6, #4
   898f4:	2a24      	cmp	r2, #36	; 0x24
   898f6:	60c1      	str	r1, [r0, #12]
   898f8:	6088      	str	r0, [r1, #8]
   898fa:	f200 80ab 	bhi.w	89a54 <_realloc_r+0x334>
   898fe:	2a13      	cmp	r2, #19
   89900:	6829      	ldr	r1, [r5, #0]
   89902:	f240 80a5 	bls.w	89a50 <_realloc_r+0x330>
   89906:	f8cb 1008 	str.w	r1, [fp, #8]
   8990a:	6869      	ldr	r1, [r5, #4]
   8990c:	2a1b      	cmp	r2, #27
   8990e:	f8cb 100c 	str.w	r1, [fp, #12]
   89912:	68a9      	ldr	r1, [r5, #8]
   89914:	f200 80a5 	bhi.w	89a62 <_realloc_r+0x342>
   89918:	f10b 0210 	add.w	r2, fp, #16
   8991c:	3508      	adds	r5, #8
   8991e:	6011      	str	r1, [r2, #0]
   89920:	6869      	ldr	r1, [r5, #4]
   89922:	6051      	str	r1, [r2, #4]
   89924:	68a9      	ldr	r1, [r5, #8]
   89926:	6091      	str	r1, [r2, #8]
   89928:	eba9 0204 	sub.w	r2, r9, r4
   8992c:	eb0b 0104 	add.w	r1, fp, r4
   89930:	f042 0201 	orr.w	r2, r2, #1
   89934:	6099      	str	r1, [r3, #8]
   89936:	604a      	str	r2, [r1, #4]
   89938:	f8db 3004 	ldr.w	r3, [fp, #4]
   8993c:	4640      	mov	r0, r8
   8993e:	f003 0301 	and.w	r3, r3, #1
   89942:	431c      	orrs	r4, r3
   89944:	f8cb 4004 	str.w	r4, [fp, #4]
   89948:	f7ff fbd4 	bl	890f4 <__malloc_unlock>
   8994c:	e78c      	b.n	89868 <_realloc_r+0x148>
   8994e:	07d3      	lsls	r3, r2, #31
   89950:	f53f af13 	bmi.w	8977a <_realloc_r+0x5a>
   89954:	f855 3c08 	ldr.w	r3, [r5, #-8]
   89958:	eba7 0b03 	sub.w	fp, r7, r3
   8995c:	f8db 2004 	ldr.w	r2, [fp, #4]
   89960:	f022 0203 	bic.w	r2, r2, #3
   89964:	4410      	add	r0, r2
   89966:	1983      	adds	r3, r0, r6
   89968:	428b      	cmp	r3, r1
   8996a:	f6ff af43 	blt.w	897f4 <_realloc_r+0xd4>
   8996e:	e9d9 0102 	ldrd	r0, r1, [r9, #8]
   89972:	46da      	mov	sl, fp
   89974:	60c1      	str	r1, [r0, #12]
   89976:	6088      	str	r0, [r1, #8]
   89978:	f85a 0f08 	ldr.w	r0, [sl, #8]!
   8997c:	f8db 100c 	ldr.w	r1, [fp, #12]
   89980:	1f32      	subs	r2, r6, #4
   89982:	2a24      	cmp	r2, #36	; 0x24
   89984:	60c1      	str	r1, [r0, #12]
   89986:	eb0b 0903 	add.w	r9, fp, r3
   8998a:	6088      	str	r0, [r1, #8]
   8998c:	f67f af42 	bls.w	89814 <_realloc_r+0xf4>
   89990:	4629      	mov	r1, r5
   89992:	4650      	mov	r0, sl
   89994:	461e      	mov	r6, r3
   89996:	465f      	mov	r7, fp
   89998:	f7ff fb44 	bl	89024 <memmove>
   8999c:	4655      	mov	r5, sl
   8999e:	e751      	b.n	89844 <_realloc_r+0x124>
   899a0:	6001      	str	r1, [r0, #0]
   899a2:	686b      	ldr	r3, [r5, #4]
   899a4:	2a1b      	cmp	r2, #27
   899a6:	6043      	str	r3, [r0, #4]
   899a8:	d832      	bhi.n	89a10 <_realloc_r+0x2f0>
   899aa:	f105 0208 	add.w	r2, r5, #8
   899ae:	f100 0308 	add.w	r3, r0, #8
   899b2:	68a9      	ldr	r1, [r5, #8]
   899b4:	e6fb      	b.n	897ae <_realloc_r+0x8e>
   899b6:	f850 3c04 	ldr.w	r3, [r0, #-4]
   899ba:	f023 0303 	bic.w	r3, r3, #3
   899be:	441e      	add	r6, r3
   899c0:	eb07 0906 	add.w	r9, r7, r6
   899c4:	e73e      	b.n	89844 <_realloc_r+0x124>
   899c6:	4652      	mov	r2, sl
   899c8:	e734      	b.n	89834 <_realloc_r+0x114>
   899ca:	4629      	mov	r1, r5
   899cc:	f7ff fb2a 	bl	89024 <memmove>
   899d0:	e6f2      	b.n	897b8 <_realloc_r+0x98>
   899d2:	eba9 0904 	sub.w	r9, r9, r4
   899d6:	4427      	add	r7, r4
   899d8:	f049 0201 	orr.w	r2, r9, #1
   899dc:	609f      	str	r7, [r3, #8]
   899de:	607a      	str	r2, [r7, #4]
   899e0:	f855 3c04 	ldr.w	r3, [r5, #-4]
   899e4:	4640      	mov	r0, r8
   899e6:	f003 0301 	and.w	r3, r3, #1
   899ea:	431c      	orrs	r4, r3
   899ec:	f845 4c04 	str.w	r4, [r5, #-4]
   899f0:	f7ff fb80 	bl	890f4 <__malloc_unlock>
   899f4:	46aa      	mov	sl, r5
   899f6:	e737      	b.n	89868 <_realloc_r+0x148>
   899f8:	f8cb 1010 	str.w	r1, [fp, #16]
   899fc:	68e9      	ldr	r1, [r5, #12]
   899fe:	2a24      	cmp	r2, #36	; 0x24
   89a00:	f8cb 1014 	str.w	r1, [fp, #20]
   89a04:	6929      	ldr	r1, [r5, #16]
   89a06:	d00f      	beq.n	89a28 <_realloc_r+0x308>
   89a08:	f10b 0218 	add.w	r2, fp, #24
   89a0c:	3510      	adds	r5, #16
   89a0e:	e711      	b.n	89834 <_realloc_r+0x114>
   89a10:	68ab      	ldr	r3, [r5, #8]
   89a12:	2a24      	cmp	r2, #36	; 0x24
   89a14:	6083      	str	r3, [r0, #8]
   89a16:	68eb      	ldr	r3, [r5, #12]
   89a18:	60c3      	str	r3, [r0, #12]
   89a1a:	d00f      	beq.n	89a3c <_realloc_r+0x31c>
   89a1c:	f105 0210 	add.w	r2, r5, #16
   89a20:	f100 0310 	add.w	r3, r0, #16
   89a24:	6929      	ldr	r1, [r5, #16]
   89a26:	e6c2      	b.n	897ae <_realloc_r+0x8e>
   89a28:	f8cb 1018 	str.w	r1, [fp, #24]
   89a2c:	6969      	ldr	r1, [r5, #20]
   89a2e:	f10b 0220 	add.w	r2, fp, #32
   89a32:	f8cb 101c 	str.w	r1, [fp, #28]
   89a36:	69a9      	ldr	r1, [r5, #24]
   89a38:	3518      	adds	r5, #24
   89a3a:	e6fb      	b.n	89834 <_realloc_r+0x114>
   89a3c:	692b      	ldr	r3, [r5, #16]
   89a3e:	f105 0218 	add.w	r2, r5, #24
   89a42:	6103      	str	r3, [r0, #16]
   89a44:	6969      	ldr	r1, [r5, #20]
   89a46:	f100 0318 	add.w	r3, r0, #24
   89a4a:	6141      	str	r1, [r0, #20]
   89a4c:	69a9      	ldr	r1, [r5, #24]
   89a4e:	e6ae      	b.n	897ae <_realloc_r+0x8e>
   89a50:	4652      	mov	r2, sl
   89a52:	e764      	b.n	8991e <_realloc_r+0x1fe>
   89a54:	4629      	mov	r1, r5
   89a56:	4650      	mov	r0, sl
   89a58:	9301      	str	r3, [sp, #4]
   89a5a:	f7ff fae3 	bl	89024 <memmove>
   89a5e:	9b01      	ldr	r3, [sp, #4]
   89a60:	e762      	b.n	89928 <_realloc_r+0x208>
   89a62:	f8cb 1010 	str.w	r1, [fp, #16]
   89a66:	68e9      	ldr	r1, [r5, #12]
   89a68:	2a24      	cmp	r2, #36	; 0x24
   89a6a:	f8cb 1014 	str.w	r1, [fp, #20]
   89a6e:	6929      	ldr	r1, [r5, #16]
   89a70:	d006      	beq.n	89a80 <_realloc_r+0x360>
   89a72:	f10b 0218 	add.w	r2, fp, #24
   89a76:	3510      	adds	r5, #16
   89a78:	e751      	b.n	8991e <_realloc_r+0x1fe>
   89a7a:	bf00      	nop
   89a7c:	200009f0 	.word	0x200009f0
   89a80:	f8cb 1018 	str.w	r1, [fp, #24]
   89a84:	6969      	ldr	r1, [r5, #20]
   89a86:	f10b 0220 	add.w	r2, fp, #32
   89a8a:	f8cb 101c 	str.w	r1, [fp, #28]
   89a8e:	69a9      	ldr	r1, [r5, #24]
   89a90:	3518      	adds	r5, #24
   89a92:	e744      	b.n	8991e <_realloc_r+0x1fe>

00089a94 <frexp>:
   89a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   89a96:	4617      	mov	r7, r2
   89a98:	2200      	movs	r2, #0
   89a9a:	f8df c058 	ldr.w	ip, [pc, #88]	; 89af4 <frexp+0x60>
   89a9e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   89aa2:	4563      	cmp	r3, ip
   89aa4:	4604      	mov	r4, r0
   89aa6:	460d      	mov	r5, r1
   89aa8:	603a      	str	r2, [r7, #0]
   89aaa:	dc1e      	bgt.n	89aea <frexp+0x56>
   89aac:	4684      	mov	ip, r0
   89aae:	ea53 0c0c 	orrs.w	ip, r3, ip
   89ab2:	d01a      	beq.n	89aea <frexp+0x56>
   89ab4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   89ab8:	460e      	mov	r6, r1
   89aba:	da09      	bge.n	89ad0 <frexp+0x3c>
   89abc:	2200      	movs	r2, #0
   89abe:	4b0c      	ldr	r3, [pc, #48]	; (89af0 <frexp+0x5c>)
   89ac0:	f000 fb64 	bl	8a18c <__aeabi_dmul>
   89ac4:	f06f 0235 	mvn.w	r2, #53	; 0x35
   89ac8:	4604      	mov	r4, r0
   89aca:	460e      	mov	r6, r1
   89acc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   89ad0:	f026 46ff 	bic.w	r6, r6, #2139095040	; 0x7f800000
   89ad4:	151b      	asrs	r3, r3, #20
   89ad6:	f426 06e0 	bic.w	r6, r6, #7340032	; 0x700000
   89ada:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
   89ade:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
   89ae2:	4413      	add	r3, r2
   89ae4:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
   89ae8:	603b      	str	r3, [r7, #0]
   89aea:	4620      	mov	r0, r4
   89aec:	4629      	mov	r1, r5
   89aee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   89af0:	43500000 	.word	0x43500000
   89af4:	7fefffff 	.word	0x7fefffff

00089af8 <_sbrk_r>:
   89af8:	b538      	push	{r3, r4, r5, lr}
   89afa:	2300      	movs	r3, #0
   89afc:	4c06      	ldr	r4, [pc, #24]	; (89b18 <_sbrk_r+0x20>)
   89afe:	4605      	mov	r5, r0
   89b00:	4608      	mov	r0, r1
   89b02:	6023      	str	r3, [r4, #0]
   89b04:	f7f8 feaa 	bl	8285c <_sbrk>
   89b08:	1c43      	adds	r3, r0, #1
   89b0a:	d000      	beq.n	89b0e <_sbrk_r+0x16>
   89b0c:	bd38      	pop	{r3, r4, r5, pc}
   89b0e:	6823      	ldr	r3, [r4, #0]
   89b10:	2b00      	cmp	r3, #0
   89b12:	d0fb      	beq.n	89b0c <_sbrk_r+0x14>
   89b14:	602b      	str	r3, [r5, #0]
   89b16:	bd38      	pop	{r3, r4, r5, pc}
   89b18:	200013fc 	.word	0x200013fc

00089b1c <strlen>:
   89b1c:	f020 0103 	bic.w	r1, r0, #3
   89b20:	f010 0003 	ands.w	r0, r0, #3
   89b24:	f1c0 0000 	rsb	r0, r0, #0
   89b28:	f851 3b04 	ldr.w	r3, [r1], #4
   89b2c:	f100 0c04 	add.w	ip, r0, #4
   89b30:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   89b34:	f06f 0200 	mvn.w	r2, #0
   89b38:	bf1c      	itt	ne
   89b3a:	fa22 f20c 	lsrne.w	r2, r2, ip
   89b3e:	4313      	orrne	r3, r2
   89b40:	f04f 0c01 	mov.w	ip, #1
   89b44:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   89b48:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   89b4c:	eba3 020c 	sub.w	r2, r3, ip
   89b50:	ea22 0203 	bic.w	r2, r2, r3
   89b54:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   89b58:	bf04      	itt	eq
   89b5a:	f851 3b04 	ldreq.w	r3, [r1], #4
   89b5e:	3004      	addeq	r0, #4
   89b60:	d0f4      	beq.n	89b4c <strlen+0x30>
   89b62:	f1c2 0100 	rsb	r1, r2, #0
   89b66:	ea02 0201 	and.w	r2, r2, r1
   89b6a:	fab2 f282 	clz	r2, r2
   89b6e:	f1c2 021f 	rsb	r2, r2, #31
   89b72:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   89b76:	4770      	bx	lr

00089b78 <strncpy>:
   89b78:	ea40 0301 	orr.w	r3, r0, r1
   89b7c:	079b      	lsls	r3, r3, #30
   89b7e:	b470      	push	{r4, r5, r6}
   89b80:	d12a      	bne.n	89bd8 <strncpy+0x60>
   89b82:	2a03      	cmp	r2, #3
   89b84:	d928      	bls.n	89bd8 <strncpy+0x60>
   89b86:	460c      	mov	r4, r1
   89b88:	4603      	mov	r3, r0
   89b8a:	4621      	mov	r1, r4
   89b8c:	f854 6b04 	ldr.w	r6, [r4], #4
   89b90:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
   89b94:	ea25 0506 	bic.w	r5, r5, r6
   89b98:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
   89b9c:	d106      	bne.n	89bac <strncpy+0x34>
   89b9e:	3a04      	subs	r2, #4
   89ba0:	2a03      	cmp	r2, #3
   89ba2:	f843 6b04 	str.w	r6, [r3], #4
   89ba6:	4621      	mov	r1, r4
   89ba8:	d8ef      	bhi.n	89b8a <strncpy+0x12>
   89baa:	b19a      	cbz	r2, 89bd4 <strncpy+0x5c>
   89bac:	780c      	ldrb	r4, [r1, #0]
   89bae:	3a01      	subs	r2, #1
   89bb0:	701c      	strb	r4, [r3, #0]
   89bb2:	3301      	adds	r3, #1
   89bb4:	b13c      	cbz	r4, 89bc6 <strncpy+0x4e>
   89bb6:	b16a      	cbz	r2, 89bd4 <strncpy+0x5c>
   89bb8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   89bbc:	3a01      	subs	r2, #1
   89bbe:	f803 4b01 	strb.w	r4, [r3], #1
   89bc2:	2c00      	cmp	r4, #0
   89bc4:	d1f7      	bne.n	89bb6 <strncpy+0x3e>
   89bc6:	b12a      	cbz	r2, 89bd4 <strncpy+0x5c>
   89bc8:	2100      	movs	r1, #0
   89bca:	441a      	add	r2, r3
   89bcc:	f803 1b01 	strb.w	r1, [r3], #1
   89bd0:	4293      	cmp	r3, r2
   89bd2:	d1fb      	bne.n	89bcc <strncpy+0x54>
   89bd4:	bc70      	pop	{r4, r5, r6}
   89bd6:	4770      	bx	lr
   89bd8:	4603      	mov	r3, r0
   89bda:	e7e6      	b.n	89baa <strncpy+0x32>

00089bdc <__ssprint_r>:
   89bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89be0:	6893      	ldr	r3, [r2, #8]
   89be2:	b083      	sub	sp, #12
   89be4:	4690      	mov	r8, r2
   89be6:	2b00      	cmp	r3, #0
   89be8:	d06c      	beq.n	89cc4 <__ssprint_r+0xe8>
   89bea:	6817      	ldr	r7, [r2, #0]
   89bec:	4682      	mov	sl, r0
   89bee:	460c      	mov	r4, r1
   89bf0:	6808      	ldr	r0, [r1, #0]
   89bf2:	3708      	adds	r7, #8
   89bf4:	688d      	ldr	r5, [r1, #8]
   89bf6:	e042      	b.n	89c7e <__ssprint_r+0xa2>
   89bf8:	89a3      	ldrh	r3, [r4, #12]
   89bfa:	f413 6f90 	tst.w	r3, #1152	; 0x480
   89bfe:	d02d      	beq.n	89c5c <__ssprint_r+0x80>
   89c00:	e9d4 1504 	ldrd	r1, r5, [r4, #16]
   89c04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   89c08:	eba0 0b01 	sub.w	fp, r0, r1
   89c0c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
   89c10:	1c70      	adds	r0, r6, #1
   89c12:	106d      	asrs	r5, r5, #1
   89c14:	4458      	add	r0, fp
   89c16:	42a8      	cmp	r0, r5
   89c18:	462a      	mov	r2, r5
   89c1a:	bf84      	itt	hi
   89c1c:	4605      	movhi	r5, r0
   89c1e:	462a      	movhi	r2, r5
   89c20:	055b      	lsls	r3, r3, #21
   89c22:	d536      	bpl.n	89c92 <__ssprint_r+0xb6>
   89c24:	4611      	mov	r1, r2
   89c26:	4650      	mov	r0, sl
   89c28:	f7fe ff0e 	bl	88a48 <_malloc_r>
   89c2c:	2800      	cmp	r0, #0
   89c2e:	d03a      	beq.n	89ca6 <__ssprint_r+0xca>
   89c30:	465a      	mov	r2, fp
   89c32:	6921      	ldr	r1, [r4, #16]
   89c34:	9001      	str	r0, [sp, #4]
   89c36:	f7fb fff9 	bl	85c2c <memcpy>
   89c3a:	89a2      	ldrh	r2, [r4, #12]
   89c3c:	9b01      	ldr	r3, [sp, #4]
   89c3e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   89c42:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   89c46:	81a2      	strh	r2, [r4, #12]
   89c48:	eba5 020b 	sub.w	r2, r5, fp
   89c4c:	eb03 000b 	add.w	r0, r3, fp
   89c50:	6165      	str	r5, [r4, #20]
   89c52:	46b3      	mov	fp, r6
   89c54:	4635      	mov	r5, r6
   89c56:	6123      	str	r3, [r4, #16]
   89c58:	6020      	str	r0, [r4, #0]
   89c5a:	60a2      	str	r2, [r4, #8]
   89c5c:	465a      	mov	r2, fp
   89c5e:	4649      	mov	r1, r9
   89c60:	f7ff f9e0 	bl	89024 <memmove>
   89c64:	f8d8 3008 	ldr.w	r3, [r8, #8]
   89c68:	68a2      	ldr	r2, [r4, #8]
   89c6a:	6820      	ldr	r0, [r4, #0]
   89c6c:	1b55      	subs	r5, r2, r5
   89c6e:	4458      	add	r0, fp
   89c70:	1b9e      	subs	r6, r3, r6
   89c72:	60a5      	str	r5, [r4, #8]
   89c74:	6020      	str	r0, [r4, #0]
   89c76:	f8c8 6008 	str.w	r6, [r8, #8]
   89c7a:	b31e      	cbz	r6, 89cc4 <__ssprint_r+0xe8>
   89c7c:	3708      	adds	r7, #8
   89c7e:	e957 9602 	ldrd	r9, r6, [r7, #-8]
   89c82:	46ab      	mov	fp, r5
   89c84:	2e00      	cmp	r6, #0
   89c86:	d0f9      	beq.n	89c7c <__ssprint_r+0xa0>
   89c88:	42ae      	cmp	r6, r5
   89c8a:	d2b5      	bcs.n	89bf8 <__ssprint_r+0x1c>
   89c8c:	4635      	mov	r5, r6
   89c8e:	46b3      	mov	fp, r6
   89c90:	e7e4      	b.n	89c5c <__ssprint_r+0x80>
   89c92:	4650      	mov	r0, sl
   89c94:	f7ff fd44 	bl	89720 <_realloc_r>
   89c98:	4603      	mov	r3, r0
   89c9a:	2800      	cmp	r0, #0
   89c9c:	d1d4      	bne.n	89c48 <__ssprint_r+0x6c>
   89c9e:	6921      	ldr	r1, [r4, #16]
   89ca0:	4650      	mov	r0, sl
   89ca2:	f7fe fdcb 	bl	8883c <_free_r>
   89ca6:	230c      	movs	r3, #12
   89ca8:	2200      	movs	r2, #0
   89caa:	f04f 30ff 	mov.w	r0, #4294967295
   89cae:	f8ca 3000 	str.w	r3, [sl]
   89cb2:	89a3      	ldrh	r3, [r4, #12]
   89cb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   89cb8:	81a3      	strh	r3, [r4, #12]
   89cba:	e9c8 2201 	strd	r2, r2, [r8, #4]
   89cbe:	b003      	add	sp, #12
   89cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89cc4:	2000      	movs	r0, #0
   89cc6:	f8c8 0004 	str.w	r0, [r8, #4]
   89cca:	b003      	add	sp, #12
   89ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00089cd0 <__ascii_wctomb>:
   89cd0:	b119      	cbz	r1, 89cda <__ascii_wctomb+0xa>
   89cd2:	2aff      	cmp	r2, #255	; 0xff
   89cd4:	d803      	bhi.n	89cde <__ascii_wctomb+0xe>
   89cd6:	700a      	strb	r2, [r1, #0]
   89cd8:	2101      	movs	r1, #1
   89cda:	4608      	mov	r0, r1
   89cdc:	4770      	bx	lr
   89cde:	238a      	movs	r3, #138	; 0x8a
   89ce0:	f04f 31ff 	mov.w	r1, #4294967295
   89ce4:	6003      	str	r3, [r0, #0]
   89ce6:	e7f8      	b.n	89cda <__ascii_wctomb+0xa>

00089ce8 <__register_exitproc>:
   89ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   89cec:	4d2b      	ldr	r5, [pc, #172]	; (89d9c <__register_exitproc+0xb4>)
   89cee:	4606      	mov	r6, r0
   89cf0:	6828      	ldr	r0, [r5, #0]
   89cf2:	4698      	mov	r8, r3
   89cf4:	460f      	mov	r7, r1
   89cf6:	4691      	mov	r9, r2
   89cf8:	f7fe fea2 	bl	88a40 <__retarget_lock_acquire_recursive>
   89cfc:	4b28      	ldr	r3, [pc, #160]	; (89da0 <__register_exitproc+0xb8>)
   89cfe:	681c      	ldr	r4, [r3, #0]
   89d00:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   89d04:	2b00      	cmp	r3, #0
   89d06:	d03d      	beq.n	89d84 <__register_exitproc+0x9c>
   89d08:	685a      	ldr	r2, [r3, #4]
   89d0a:	2a1f      	cmp	r2, #31
   89d0c:	dc0d      	bgt.n	89d2a <__register_exitproc+0x42>
   89d0e:	f102 0c01 	add.w	ip, r2, #1
   89d12:	bb16      	cbnz	r6, 89d5a <__register_exitproc+0x72>
   89d14:	3202      	adds	r2, #2
   89d16:	f8c3 c004 	str.w	ip, [r3, #4]
   89d1a:	6828      	ldr	r0, [r5, #0]
   89d1c:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   89d20:	f7fe fe90 	bl	88a44 <__retarget_lock_release_recursive>
   89d24:	2000      	movs	r0, #0
   89d26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   89d2a:	4b1e      	ldr	r3, [pc, #120]	; (89da4 <__register_exitproc+0xbc>)
   89d2c:	b37b      	cbz	r3, 89d8e <__register_exitproc+0xa6>
   89d2e:	f44f 70c8 	mov.w	r0, #400	; 0x190
   89d32:	f3af 8000 	nop.w
   89d36:	4603      	mov	r3, r0
   89d38:	b348      	cbz	r0, 89d8e <__register_exitproc+0xa6>
   89d3a:	2000      	movs	r0, #0
   89d3c:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   89d40:	f04f 0c01 	mov.w	ip, #1
   89d44:	e9c3 1000 	strd	r1, r0, [r3]
   89d48:	4602      	mov	r2, r0
   89d4a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   89d4e:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   89d52:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   89d56:	2e00      	cmp	r6, #0
   89d58:	d0dc      	beq.n	89d14 <__register_exitproc+0x2c>
   89d5a:	2101      	movs	r1, #1
   89d5c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   89d60:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   89d64:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   89d68:	4091      	lsls	r1, r2
   89d6a:	4308      	orrs	r0, r1
   89d6c:	2e02      	cmp	r6, #2
   89d6e:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   89d72:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   89d76:	d1cd      	bne.n	89d14 <__register_exitproc+0x2c>
   89d78:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   89d7c:	4301      	orrs	r1, r0
   89d7e:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   89d82:	e7c7      	b.n	89d14 <__register_exitproc+0x2c>
   89d84:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   89d88:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   89d8c:	e7bc      	b.n	89d08 <__register_exitproc+0x20>
   89d8e:	6828      	ldr	r0, [r5, #0]
   89d90:	f7fe fe58 	bl	88a44 <__retarget_lock_release_recursive>
   89d94:	f04f 30ff 	mov.w	r0, #4294967295
   89d98:	e7c5      	b.n	89d26 <__register_exitproc+0x3e>
   89d9a:	bf00      	nop
   89d9c:	20000880 	.word	0x20000880
   89da0:	0008aaa4 	.word	0x0008aaa4
   89da4:	00000000 	.word	0x00000000

00089da8 <_calloc_r>:
   89da8:	b510      	push	{r4, lr}
   89daa:	fb02 f101 	mul.w	r1, r2, r1
   89dae:	f7fe fe4b 	bl	88a48 <_malloc_r>
   89db2:	4604      	mov	r4, r0
   89db4:	b1e8      	cbz	r0, 89df2 <_calloc_r+0x4a>
   89db6:	f850 2c04 	ldr.w	r2, [r0, #-4]
   89dba:	f022 0203 	bic.w	r2, r2, #3
   89dbe:	3a04      	subs	r2, #4
   89dc0:	2a24      	cmp	r2, #36	; 0x24
   89dc2:	d81f      	bhi.n	89e04 <_calloc_r+0x5c>
   89dc4:	2a13      	cmp	r2, #19
   89dc6:	d916      	bls.n	89df6 <_calloc_r+0x4e>
   89dc8:	2300      	movs	r3, #0
   89dca:	2a1b      	cmp	r2, #27
   89dcc:	e9c0 3300 	strd	r3, r3, [r0]
   89dd0:	d91d      	bls.n	89e0e <_calloc_r+0x66>
   89dd2:	2a24      	cmp	r2, #36	; 0x24
   89dd4:	e9c0 3302 	strd	r3, r3, [r0, #8]
   89dd8:	bf08      	it	eq
   89dda:	e9c0 3304 	strdeq	r3, r3, [r0, #16]
   89dde:	f04f 0300 	mov.w	r3, #0
   89de2:	bf14      	ite	ne
   89de4:	f100 0210 	addne.w	r2, r0, #16
   89de8:	f100 0218 	addeq.w	r2, r0, #24
   89dec:	e9c2 3300 	strd	r3, r3, [r2]
   89df0:	6093      	str	r3, [r2, #8]
   89df2:	4620      	mov	r0, r4
   89df4:	bd10      	pop	{r4, pc}
   89df6:	4602      	mov	r2, r0
   89df8:	2300      	movs	r3, #0
   89dfa:	4620      	mov	r0, r4
   89dfc:	e9c2 3300 	strd	r3, r3, [r2]
   89e00:	6093      	str	r3, [r2, #8]
   89e02:	bd10      	pop	{r4, pc}
   89e04:	2100      	movs	r1, #0
   89e06:	f7fb ff87 	bl	85d18 <memset>
   89e0a:	4620      	mov	r0, r4
   89e0c:	bd10      	pop	{r4, pc}
   89e0e:	f100 0208 	add.w	r2, r0, #8
   89e12:	e7f1      	b.n	89df8 <_calloc_r+0x50>

00089e14 <__aeabi_drsub>:
   89e14:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   89e18:	e002      	b.n	89e20 <__adddf3>
   89e1a:	bf00      	nop

00089e1c <__aeabi_dsub>:
   89e1c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00089e20 <__adddf3>:
   89e20:	b530      	push	{r4, r5, lr}
   89e22:	ea4f 0441 	mov.w	r4, r1, lsl #1
   89e26:	ea4f 0543 	mov.w	r5, r3, lsl #1
   89e2a:	ea94 0f05 	teq	r4, r5
   89e2e:	bf08      	it	eq
   89e30:	ea90 0f02 	teqeq	r0, r2
   89e34:	bf1f      	itttt	ne
   89e36:	ea54 0c00 	orrsne.w	ip, r4, r0
   89e3a:	ea55 0c02 	orrsne.w	ip, r5, r2
   89e3e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   89e42:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   89e46:	f000 80e2 	beq.w	8a00e <__adddf3+0x1ee>
   89e4a:	ea4f 5454 	mov.w	r4, r4, lsr #21
   89e4e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   89e52:	bfb8      	it	lt
   89e54:	426d      	neglt	r5, r5
   89e56:	dd0c      	ble.n	89e72 <__adddf3+0x52>
   89e58:	442c      	add	r4, r5
   89e5a:	ea80 0202 	eor.w	r2, r0, r2
   89e5e:	ea81 0303 	eor.w	r3, r1, r3
   89e62:	ea82 0000 	eor.w	r0, r2, r0
   89e66:	ea83 0101 	eor.w	r1, r3, r1
   89e6a:	ea80 0202 	eor.w	r2, r0, r2
   89e6e:	ea81 0303 	eor.w	r3, r1, r3
   89e72:	2d36      	cmp	r5, #54	; 0x36
   89e74:	bf88      	it	hi
   89e76:	bd30      	pophi	{r4, r5, pc}
   89e78:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   89e7c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   89e80:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   89e84:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   89e88:	d002      	beq.n	89e90 <__adddf3+0x70>
   89e8a:	4240      	negs	r0, r0
   89e8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   89e90:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   89e94:	ea4f 3303 	mov.w	r3, r3, lsl #12
   89e98:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   89e9c:	d002      	beq.n	89ea4 <__adddf3+0x84>
   89e9e:	4252      	negs	r2, r2
   89ea0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   89ea4:	ea94 0f05 	teq	r4, r5
   89ea8:	f000 80a7 	beq.w	89ffa <__adddf3+0x1da>
   89eac:	f1a4 0401 	sub.w	r4, r4, #1
   89eb0:	f1d5 0e20 	rsbs	lr, r5, #32
   89eb4:	db0d      	blt.n	89ed2 <__adddf3+0xb2>
   89eb6:	fa02 fc0e 	lsl.w	ip, r2, lr
   89eba:	fa22 f205 	lsr.w	r2, r2, r5
   89ebe:	1880      	adds	r0, r0, r2
   89ec0:	f141 0100 	adc.w	r1, r1, #0
   89ec4:	fa03 f20e 	lsl.w	r2, r3, lr
   89ec8:	1880      	adds	r0, r0, r2
   89eca:	fa43 f305 	asr.w	r3, r3, r5
   89ece:	4159      	adcs	r1, r3
   89ed0:	e00e      	b.n	89ef0 <__adddf3+0xd0>
   89ed2:	f1a5 0520 	sub.w	r5, r5, #32
   89ed6:	f10e 0e20 	add.w	lr, lr, #32
   89eda:	2a01      	cmp	r2, #1
   89edc:	fa03 fc0e 	lsl.w	ip, r3, lr
   89ee0:	bf28      	it	cs
   89ee2:	f04c 0c02 	orrcs.w	ip, ip, #2
   89ee6:	fa43 f305 	asr.w	r3, r3, r5
   89eea:	18c0      	adds	r0, r0, r3
   89eec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   89ef0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   89ef4:	d507      	bpl.n	89f06 <__adddf3+0xe6>
   89ef6:	f04f 0e00 	mov.w	lr, #0
   89efa:	f1dc 0c00 	rsbs	ip, ip, #0
   89efe:	eb7e 0000 	sbcs.w	r0, lr, r0
   89f02:	eb6e 0101 	sbc.w	r1, lr, r1
   89f06:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   89f0a:	d31b      	bcc.n	89f44 <__adddf3+0x124>
   89f0c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   89f10:	d30c      	bcc.n	89f2c <__adddf3+0x10c>
   89f12:	0849      	lsrs	r1, r1, #1
   89f14:	ea5f 0030 	movs.w	r0, r0, rrx
   89f18:	ea4f 0c3c 	mov.w	ip, ip, rrx
   89f1c:	f104 0401 	add.w	r4, r4, #1
   89f20:	ea4f 5244 	mov.w	r2, r4, lsl #21
   89f24:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   89f28:	f080 809a 	bcs.w	8a060 <__adddf3+0x240>
   89f2c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   89f30:	bf08      	it	eq
   89f32:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   89f36:	f150 0000 	adcs.w	r0, r0, #0
   89f3a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   89f3e:	ea41 0105 	orr.w	r1, r1, r5
   89f42:	bd30      	pop	{r4, r5, pc}
   89f44:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   89f48:	4140      	adcs	r0, r0
   89f4a:	eb41 0101 	adc.w	r1, r1, r1
   89f4e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   89f52:	f1a4 0401 	sub.w	r4, r4, #1
   89f56:	d1e9      	bne.n	89f2c <__adddf3+0x10c>
   89f58:	f091 0f00 	teq	r1, #0
   89f5c:	bf04      	itt	eq
   89f5e:	4601      	moveq	r1, r0
   89f60:	2000      	moveq	r0, #0
   89f62:	fab1 f381 	clz	r3, r1
   89f66:	bf08      	it	eq
   89f68:	3320      	addeq	r3, #32
   89f6a:	f1a3 030b 	sub.w	r3, r3, #11
   89f6e:	f1b3 0220 	subs.w	r2, r3, #32
   89f72:	da0c      	bge.n	89f8e <__adddf3+0x16e>
   89f74:	320c      	adds	r2, #12
   89f76:	dd08      	ble.n	89f8a <__adddf3+0x16a>
   89f78:	f102 0c14 	add.w	ip, r2, #20
   89f7c:	f1c2 020c 	rsb	r2, r2, #12
   89f80:	fa01 f00c 	lsl.w	r0, r1, ip
   89f84:	fa21 f102 	lsr.w	r1, r1, r2
   89f88:	e00c      	b.n	89fa4 <__adddf3+0x184>
   89f8a:	f102 0214 	add.w	r2, r2, #20
   89f8e:	bfd8      	it	le
   89f90:	f1c2 0c20 	rsble	ip, r2, #32
   89f94:	fa01 f102 	lsl.w	r1, r1, r2
   89f98:	fa20 fc0c 	lsr.w	ip, r0, ip
   89f9c:	bfdc      	itt	le
   89f9e:	ea41 010c 	orrle.w	r1, r1, ip
   89fa2:	4090      	lslle	r0, r2
   89fa4:	1ae4      	subs	r4, r4, r3
   89fa6:	bfa2      	ittt	ge
   89fa8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   89fac:	4329      	orrge	r1, r5
   89fae:	bd30      	popge	{r4, r5, pc}
   89fb0:	ea6f 0404 	mvn.w	r4, r4
   89fb4:	3c1f      	subs	r4, #31
   89fb6:	da1c      	bge.n	89ff2 <__adddf3+0x1d2>
   89fb8:	340c      	adds	r4, #12
   89fba:	dc0e      	bgt.n	89fda <__adddf3+0x1ba>
   89fbc:	f104 0414 	add.w	r4, r4, #20
   89fc0:	f1c4 0220 	rsb	r2, r4, #32
   89fc4:	fa20 f004 	lsr.w	r0, r0, r4
   89fc8:	fa01 f302 	lsl.w	r3, r1, r2
   89fcc:	ea40 0003 	orr.w	r0, r0, r3
   89fd0:	fa21 f304 	lsr.w	r3, r1, r4
   89fd4:	ea45 0103 	orr.w	r1, r5, r3
   89fd8:	bd30      	pop	{r4, r5, pc}
   89fda:	f1c4 040c 	rsb	r4, r4, #12
   89fde:	f1c4 0220 	rsb	r2, r4, #32
   89fe2:	fa20 f002 	lsr.w	r0, r0, r2
   89fe6:	fa01 f304 	lsl.w	r3, r1, r4
   89fea:	ea40 0003 	orr.w	r0, r0, r3
   89fee:	4629      	mov	r1, r5
   89ff0:	bd30      	pop	{r4, r5, pc}
   89ff2:	fa21 f004 	lsr.w	r0, r1, r4
   89ff6:	4629      	mov	r1, r5
   89ff8:	bd30      	pop	{r4, r5, pc}
   89ffa:	f094 0f00 	teq	r4, #0
   89ffe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8a002:	bf06      	itte	eq
   8a004:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   8a008:	3401      	addeq	r4, #1
   8a00a:	3d01      	subne	r5, #1
   8a00c:	e74e      	b.n	89eac <__adddf3+0x8c>
   8a00e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8a012:	bf18      	it	ne
   8a014:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8a018:	d029      	beq.n	8a06e <__adddf3+0x24e>
   8a01a:	ea94 0f05 	teq	r4, r5
   8a01e:	bf08      	it	eq
   8a020:	ea90 0f02 	teqeq	r0, r2
   8a024:	d005      	beq.n	8a032 <__adddf3+0x212>
   8a026:	ea54 0c00 	orrs.w	ip, r4, r0
   8a02a:	bf04      	itt	eq
   8a02c:	4619      	moveq	r1, r3
   8a02e:	4610      	moveq	r0, r2
   8a030:	bd30      	pop	{r4, r5, pc}
   8a032:	ea91 0f03 	teq	r1, r3
   8a036:	bf1e      	ittt	ne
   8a038:	2100      	movne	r1, #0
   8a03a:	2000      	movne	r0, #0
   8a03c:	bd30      	popne	{r4, r5, pc}
   8a03e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8a042:	d105      	bne.n	8a050 <__adddf3+0x230>
   8a044:	0040      	lsls	r0, r0, #1
   8a046:	4149      	adcs	r1, r1
   8a048:	bf28      	it	cs
   8a04a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8a04e:	bd30      	pop	{r4, r5, pc}
   8a050:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   8a054:	bf3c      	itt	cc
   8a056:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8a05a:	bd30      	popcc	{r4, r5, pc}
   8a05c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8a060:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   8a064:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8a068:	f04f 0000 	mov.w	r0, #0
   8a06c:	bd30      	pop	{r4, r5, pc}
   8a06e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8a072:	bf1a      	itte	ne
   8a074:	4619      	movne	r1, r3
   8a076:	4610      	movne	r0, r2
   8a078:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   8a07c:	bf1c      	itt	ne
   8a07e:	460b      	movne	r3, r1
   8a080:	4602      	movne	r2, r0
   8a082:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8a086:	bf06      	itte	eq
   8a088:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   8a08c:	ea91 0f03 	teqeq	r1, r3
   8a090:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   8a094:	bd30      	pop	{r4, r5, pc}
   8a096:	bf00      	nop

0008a098 <__aeabi_ui2d>:
   8a098:	f090 0f00 	teq	r0, #0
   8a09c:	bf04      	itt	eq
   8a09e:	2100      	moveq	r1, #0
   8a0a0:	4770      	bxeq	lr
   8a0a2:	b530      	push	{r4, r5, lr}
   8a0a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8a0a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8a0ac:	f04f 0500 	mov.w	r5, #0
   8a0b0:	f04f 0100 	mov.w	r1, #0
   8a0b4:	e750      	b.n	89f58 <__adddf3+0x138>
   8a0b6:	bf00      	nop

0008a0b8 <__aeabi_i2d>:
   8a0b8:	f090 0f00 	teq	r0, #0
   8a0bc:	bf04      	itt	eq
   8a0be:	2100      	moveq	r1, #0
   8a0c0:	4770      	bxeq	lr
   8a0c2:	b530      	push	{r4, r5, lr}
   8a0c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8a0c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8a0cc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   8a0d0:	bf48      	it	mi
   8a0d2:	4240      	negmi	r0, r0
   8a0d4:	f04f 0100 	mov.w	r1, #0
   8a0d8:	e73e      	b.n	89f58 <__adddf3+0x138>
   8a0da:	bf00      	nop

0008a0dc <__aeabi_f2d>:
   8a0dc:	0042      	lsls	r2, r0, #1
   8a0de:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8a0e2:	ea4f 0131 	mov.w	r1, r1, rrx
   8a0e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
   8a0ea:	bf1f      	itttt	ne
   8a0ec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   8a0f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   8a0f4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   8a0f8:	4770      	bxne	lr
   8a0fa:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
   8a0fe:	bf08      	it	eq
   8a100:	4770      	bxeq	lr
   8a102:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
   8a106:	bf04      	itt	eq
   8a108:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
   8a10c:	4770      	bxeq	lr
   8a10e:	b530      	push	{r4, r5, lr}
   8a110:	f44f 7460 	mov.w	r4, #896	; 0x380
   8a114:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8a118:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8a11c:	e71c      	b.n	89f58 <__adddf3+0x138>
   8a11e:	bf00      	nop

0008a120 <__aeabi_ul2d>:
   8a120:	ea50 0201 	orrs.w	r2, r0, r1
   8a124:	bf08      	it	eq
   8a126:	4770      	bxeq	lr
   8a128:	b530      	push	{r4, r5, lr}
   8a12a:	f04f 0500 	mov.w	r5, #0
   8a12e:	e00a      	b.n	8a146 <__aeabi_l2d+0x16>

0008a130 <__aeabi_l2d>:
   8a130:	ea50 0201 	orrs.w	r2, r0, r1
   8a134:	bf08      	it	eq
   8a136:	4770      	bxeq	lr
   8a138:	b530      	push	{r4, r5, lr}
   8a13a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   8a13e:	d502      	bpl.n	8a146 <__aeabi_l2d+0x16>
   8a140:	4240      	negs	r0, r0
   8a142:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8a146:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8a14a:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8a14e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   8a152:	f43f aed8 	beq.w	89f06 <__adddf3+0xe6>
   8a156:	f04f 0203 	mov.w	r2, #3
   8a15a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8a15e:	bf18      	it	ne
   8a160:	3203      	addne	r2, #3
   8a162:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8a166:	bf18      	it	ne
   8a168:	3203      	addne	r2, #3
   8a16a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   8a16e:	f1c2 0320 	rsb	r3, r2, #32
   8a172:	fa00 fc03 	lsl.w	ip, r0, r3
   8a176:	fa20 f002 	lsr.w	r0, r0, r2
   8a17a:	fa01 fe03 	lsl.w	lr, r1, r3
   8a17e:	ea40 000e 	orr.w	r0, r0, lr
   8a182:	fa21 f102 	lsr.w	r1, r1, r2
   8a186:	4414      	add	r4, r2
   8a188:	e6bd      	b.n	89f06 <__adddf3+0xe6>
   8a18a:	bf00      	nop

0008a18c <__aeabi_dmul>:
   8a18c:	b570      	push	{r4, r5, r6, lr}
   8a18e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8a192:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8a196:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8a19a:	bf1d      	ittte	ne
   8a19c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8a1a0:	ea94 0f0c 	teqne	r4, ip
   8a1a4:	ea95 0f0c 	teqne	r5, ip
   8a1a8:	f000 f8de 	bleq	8a368 <__aeabi_dmul+0x1dc>
   8a1ac:	442c      	add	r4, r5
   8a1ae:	ea81 0603 	eor.w	r6, r1, r3
   8a1b2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8a1b6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8a1ba:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8a1be:	bf18      	it	ne
   8a1c0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   8a1c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8a1c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   8a1cc:	d038      	beq.n	8a240 <__aeabi_dmul+0xb4>
   8a1ce:	fba0 ce02 	umull	ip, lr, r0, r2
   8a1d2:	f04f 0500 	mov.w	r5, #0
   8a1d6:	fbe1 e502 	umlal	lr, r5, r1, r2
   8a1da:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   8a1de:	fbe0 e503 	umlal	lr, r5, r0, r3
   8a1e2:	f04f 0600 	mov.w	r6, #0
   8a1e6:	fbe1 5603 	umlal	r5, r6, r1, r3
   8a1ea:	f09c 0f00 	teq	ip, #0
   8a1ee:	bf18      	it	ne
   8a1f0:	f04e 0e01 	orrne.w	lr, lr, #1
   8a1f4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   8a1f8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   8a1fc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   8a200:	d204      	bcs.n	8a20c <__aeabi_dmul+0x80>
   8a202:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8a206:	416d      	adcs	r5, r5
   8a208:	eb46 0606 	adc.w	r6, r6, r6
   8a20c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   8a210:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   8a214:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   8a218:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   8a21c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   8a220:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8a224:	bf88      	it	hi
   8a226:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8a22a:	d81e      	bhi.n	8a26a <__aeabi_dmul+0xde>
   8a22c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   8a230:	bf08      	it	eq
   8a232:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8a236:	f150 0000 	adcs.w	r0, r0, #0
   8a23a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8a23e:	bd70      	pop	{r4, r5, r6, pc}
   8a240:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   8a244:	ea46 0101 	orr.w	r1, r6, r1
   8a248:	ea40 0002 	orr.w	r0, r0, r2
   8a24c:	ea81 0103 	eor.w	r1, r1, r3
   8a250:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   8a254:	bfc2      	ittt	gt
   8a256:	ebd4 050c 	rsbsgt	r5, r4, ip
   8a25a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8a25e:	bd70      	popgt	{r4, r5, r6, pc}
   8a260:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8a264:	f04f 0e00 	mov.w	lr, #0
   8a268:	3c01      	subs	r4, #1
   8a26a:	f300 80ab 	bgt.w	8a3c4 <__aeabi_dmul+0x238>
   8a26e:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8a272:	bfde      	ittt	le
   8a274:	2000      	movle	r0, #0
   8a276:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8a27a:	bd70      	pople	{r4, r5, r6, pc}
   8a27c:	f1c4 0400 	rsb	r4, r4, #0
   8a280:	3c20      	subs	r4, #32
   8a282:	da35      	bge.n	8a2f0 <__aeabi_dmul+0x164>
   8a284:	340c      	adds	r4, #12
   8a286:	dc1b      	bgt.n	8a2c0 <__aeabi_dmul+0x134>
   8a288:	f104 0414 	add.w	r4, r4, #20
   8a28c:	f1c4 0520 	rsb	r5, r4, #32
   8a290:	fa00 f305 	lsl.w	r3, r0, r5
   8a294:	fa20 f004 	lsr.w	r0, r0, r4
   8a298:	fa01 f205 	lsl.w	r2, r1, r5
   8a29c:	ea40 0002 	orr.w	r0, r0, r2
   8a2a0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   8a2a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8a2a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8a2ac:	fa21 f604 	lsr.w	r6, r1, r4
   8a2b0:	eb42 0106 	adc.w	r1, r2, r6
   8a2b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8a2b8:	bf08      	it	eq
   8a2ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8a2be:	bd70      	pop	{r4, r5, r6, pc}
   8a2c0:	f1c4 040c 	rsb	r4, r4, #12
   8a2c4:	f1c4 0520 	rsb	r5, r4, #32
   8a2c8:	fa00 f304 	lsl.w	r3, r0, r4
   8a2cc:	fa20 f005 	lsr.w	r0, r0, r5
   8a2d0:	fa01 f204 	lsl.w	r2, r1, r4
   8a2d4:	ea40 0002 	orr.w	r0, r0, r2
   8a2d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8a2dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8a2e0:	f141 0100 	adc.w	r1, r1, #0
   8a2e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8a2e8:	bf08      	it	eq
   8a2ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8a2ee:	bd70      	pop	{r4, r5, r6, pc}
   8a2f0:	f1c4 0520 	rsb	r5, r4, #32
   8a2f4:	fa00 f205 	lsl.w	r2, r0, r5
   8a2f8:	ea4e 0e02 	orr.w	lr, lr, r2
   8a2fc:	fa20 f304 	lsr.w	r3, r0, r4
   8a300:	fa01 f205 	lsl.w	r2, r1, r5
   8a304:	ea43 0302 	orr.w	r3, r3, r2
   8a308:	fa21 f004 	lsr.w	r0, r1, r4
   8a30c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8a310:	fa21 f204 	lsr.w	r2, r1, r4
   8a314:	ea20 0002 	bic.w	r0, r0, r2
   8a318:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   8a31c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8a320:	bf08      	it	eq
   8a322:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8a326:	bd70      	pop	{r4, r5, r6, pc}
   8a328:	f094 0f00 	teq	r4, #0
   8a32c:	d10f      	bne.n	8a34e <__aeabi_dmul+0x1c2>
   8a32e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   8a332:	0040      	lsls	r0, r0, #1
   8a334:	eb41 0101 	adc.w	r1, r1, r1
   8a338:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8a33c:	bf08      	it	eq
   8a33e:	3c01      	subeq	r4, #1
   8a340:	d0f7      	beq.n	8a332 <__aeabi_dmul+0x1a6>
   8a342:	ea41 0106 	orr.w	r1, r1, r6
   8a346:	f095 0f00 	teq	r5, #0
   8a34a:	bf18      	it	ne
   8a34c:	4770      	bxne	lr
   8a34e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   8a352:	0052      	lsls	r2, r2, #1
   8a354:	eb43 0303 	adc.w	r3, r3, r3
   8a358:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   8a35c:	bf08      	it	eq
   8a35e:	3d01      	subeq	r5, #1
   8a360:	d0f7      	beq.n	8a352 <__aeabi_dmul+0x1c6>
   8a362:	ea43 0306 	orr.w	r3, r3, r6
   8a366:	4770      	bx	lr
   8a368:	ea94 0f0c 	teq	r4, ip
   8a36c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8a370:	bf18      	it	ne
   8a372:	ea95 0f0c 	teqne	r5, ip
   8a376:	d00c      	beq.n	8a392 <__aeabi_dmul+0x206>
   8a378:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8a37c:	bf18      	it	ne
   8a37e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8a382:	d1d1      	bne.n	8a328 <__aeabi_dmul+0x19c>
   8a384:	ea81 0103 	eor.w	r1, r1, r3
   8a388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8a38c:	f04f 0000 	mov.w	r0, #0
   8a390:	bd70      	pop	{r4, r5, r6, pc}
   8a392:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8a396:	bf06      	itte	eq
   8a398:	4610      	moveq	r0, r2
   8a39a:	4619      	moveq	r1, r3
   8a39c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8a3a0:	d019      	beq.n	8a3d6 <__aeabi_dmul+0x24a>
   8a3a2:	ea94 0f0c 	teq	r4, ip
   8a3a6:	d102      	bne.n	8a3ae <__aeabi_dmul+0x222>
   8a3a8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   8a3ac:	d113      	bne.n	8a3d6 <__aeabi_dmul+0x24a>
   8a3ae:	ea95 0f0c 	teq	r5, ip
   8a3b2:	d105      	bne.n	8a3c0 <__aeabi_dmul+0x234>
   8a3b4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   8a3b8:	bf1c      	itt	ne
   8a3ba:	4610      	movne	r0, r2
   8a3bc:	4619      	movne	r1, r3
   8a3be:	d10a      	bne.n	8a3d6 <__aeabi_dmul+0x24a>
   8a3c0:	ea81 0103 	eor.w	r1, r1, r3
   8a3c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8a3c8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8a3cc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8a3d0:	f04f 0000 	mov.w	r0, #0
   8a3d4:	bd70      	pop	{r4, r5, r6, pc}
   8a3d6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8a3da:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8a3de:	bd70      	pop	{r4, r5, r6, pc}

0008a3e0 <__aeabi_ddiv>:
   8a3e0:	b570      	push	{r4, r5, r6, lr}
   8a3e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8a3e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8a3ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8a3ee:	bf1d      	ittte	ne
   8a3f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8a3f4:	ea94 0f0c 	teqne	r4, ip
   8a3f8:	ea95 0f0c 	teqne	r5, ip
   8a3fc:	f000 f8a7 	bleq	8a54e <__aeabi_ddiv+0x16e>
   8a400:	eba4 0405 	sub.w	r4, r4, r5
   8a404:	ea81 0e03 	eor.w	lr, r1, r3
   8a408:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8a40c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8a410:	f000 8088 	beq.w	8a524 <__aeabi_ddiv+0x144>
   8a414:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8a418:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   8a41c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   8a420:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   8a424:	ea4f 2202 	mov.w	r2, r2, lsl #8
   8a428:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   8a42c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   8a430:	ea4f 2600 	mov.w	r6, r0, lsl #8
   8a434:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   8a438:	429d      	cmp	r5, r3
   8a43a:	bf08      	it	eq
   8a43c:	4296      	cmpeq	r6, r2
   8a43e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8a442:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8a446:	d202      	bcs.n	8a44e <__aeabi_ddiv+0x6e>
   8a448:	085b      	lsrs	r3, r3, #1
   8a44a:	ea4f 0232 	mov.w	r2, r2, rrx
   8a44e:	1ab6      	subs	r6, r6, r2
   8a450:	eb65 0503 	sbc.w	r5, r5, r3
   8a454:	085b      	lsrs	r3, r3, #1
   8a456:	ea4f 0232 	mov.w	r2, r2, rrx
   8a45a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8a45e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8a462:	ebb6 0e02 	subs.w	lr, r6, r2
   8a466:	eb75 0e03 	sbcs.w	lr, r5, r3
   8a46a:	bf22      	ittt	cs
   8a46c:	1ab6      	subcs	r6, r6, r2
   8a46e:	4675      	movcs	r5, lr
   8a470:	ea40 000c 	orrcs.w	r0, r0, ip
   8a474:	085b      	lsrs	r3, r3, #1
   8a476:	ea4f 0232 	mov.w	r2, r2, rrx
   8a47a:	ebb6 0e02 	subs.w	lr, r6, r2
   8a47e:	eb75 0e03 	sbcs.w	lr, r5, r3
   8a482:	bf22      	ittt	cs
   8a484:	1ab6      	subcs	r6, r6, r2
   8a486:	4675      	movcs	r5, lr
   8a488:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   8a48c:	085b      	lsrs	r3, r3, #1
   8a48e:	ea4f 0232 	mov.w	r2, r2, rrx
   8a492:	ebb6 0e02 	subs.w	lr, r6, r2
   8a496:	eb75 0e03 	sbcs.w	lr, r5, r3
   8a49a:	bf22      	ittt	cs
   8a49c:	1ab6      	subcs	r6, r6, r2
   8a49e:	4675      	movcs	r5, lr
   8a4a0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8a4a4:	085b      	lsrs	r3, r3, #1
   8a4a6:	ea4f 0232 	mov.w	r2, r2, rrx
   8a4aa:	ebb6 0e02 	subs.w	lr, r6, r2
   8a4ae:	eb75 0e03 	sbcs.w	lr, r5, r3
   8a4b2:	bf22      	ittt	cs
   8a4b4:	1ab6      	subcs	r6, r6, r2
   8a4b6:	4675      	movcs	r5, lr
   8a4b8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   8a4bc:	ea55 0e06 	orrs.w	lr, r5, r6
   8a4c0:	d018      	beq.n	8a4f4 <__aeabi_ddiv+0x114>
   8a4c2:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8a4c6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8a4ca:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8a4ce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8a4d2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8a4d6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8a4da:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8a4de:	d1c0      	bne.n	8a462 <__aeabi_ddiv+0x82>
   8a4e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8a4e4:	d10b      	bne.n	8a4fe <__aeabi_ddiv+0x11e>
   8a4e6:	ea41 0100 	orr.w	r1, r1, r0
   8a4ea:	f04f 0000 	mov.w	r0, #0
   8a4ee:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8a4f2:	e7b6      	b.n	8a462 <__aeabi_ddiv+0x82>
   8a4f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8a4f8:	bf04      	itt	eq
   8a4fa:	4301      	orreq	r1, r0
   8a4fc:	2000      	moveq	r0, #0
   8a4fe:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8a502:	bf88      	it	hi
   8a504:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8a508:	f63f aeaf 	bhi.w	8a26a <__aeabi_dmul+0xde>
   8a50c:	ebb5 0c03 	subs.w	ip, r5, r3
   8a510:	bf04      	itt	eq
   8a512:	ebb6 0c02 	subseq.w	ip, r6, r2
   8a516:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8a51a:	f150 0000 	adcs.w	r0, r0, #0
   8a51e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8a522:	bd70      	pop	{r4, r5, r6, pc}
   8a524:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   8a528:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   8a52c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   8a530:	bfc2      	ittt	gt
   8a532:	ebd4 050c 	rsbsgt	r5, r4, ip
   8a536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8a53a:	bd70      	popgt	{r4, r5, r6, pc}
   8a53c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8a540:	f04f 0e00 	mov.w	lr, #0
   8a544:	3c01      	subs	r4, #1
   8a546:	e690      	b.n	8a26a <__aeabi_dmul+0xde>
   8a548:	ea45 0e06 	orr.w	lr, r5, r6
   8a54c:	e68d      	b.n	8a26a <__aeabi_dmul+0xde>
   8a54e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8a552:	ea94 0f0c 	teq	r4, ip
   8a556:	bf08      	it	eq
   8a558:	ea95 0f0c 	teqeq	r5, ip
   8a55c:	f43f af3b 	beq.w	8a3d6 <__aeabi_dmul+0x24a>
   8a560:	ea94 0f0c 	teq	r4, ip
   8a564:	d10a      	bne.n	8a57c <__aeabi_ddiv+0x19c>
   8a566:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8a56a:	f47f af34 	bne.w	8a3d6 <__aeabi_dmul+0x24a>
   8a56e:	ea95 0f0c 	teq	r5, ip
   8a572:	f47f af25 	bne.w	8a3c0 <__aeabi_dmul+0x234>
   8a576:	4610      	mov	r0, r2
   8a578:	4619      	mov	r1, r3
   8a57a:	e72c      	b.n	8a3d6 <__aeabi_dmul+0x24a>
   8a57c:	ea95 0f0c 	teq	r5, ip
   8a580:	d106      	bne.n	8a590 <__aeabi_ddiv+0x1b0>
   8a582:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8a586:	f43f aefd 	beq.w	8a384 <__aeabi_dmul+0x1f8>
   8a58a:	4610      	mov	r0, r2
   8a58c:	4619      	mov	r1, r3
   8a58e:	e722      	b.n	8a3d6 <__aeabi_dmul+0x24a>
   8a590:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8a594:	bf18      	it	ne
   8a596:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8a59a:	f47f aec5 	bne.w	8a328 <__aeabi_dmul+0x19c>
   8a59e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8a5a2:	f47f af0d 	bne.w	8a3c0 <__aeabi_dmul+0x234>
   8a5a6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8a5aa:	f47f aeeb 	bne.w	8a384 <__aeabi_dmul+0x1f8>
   8a5ae:	e712      	b.n	8a3d6 <__aeabi_dmul+0x24a>

0008a5b0 <__gedf2>:
   8a5b0:	f04f 3cff 	mov.w	ip, #4294967295
   8a5b4:	e006      	b.n	8a5c4 <__cmpdf2+0x4>
   8a5b6:	bf00      	nop

0008a5b8 <__ledf2>:
   8a5b8:	f04f 0c01 	mov.w	ip, #1
   8a5bc:	e002      	b.n	8a5c4 <__cmpdf2+0x4>
   8a5be:	bf00      	nop

0008a5c0 <__cmpdf2>:
   8a5c0:	f04f 0c01 	mov.w	ip, #1
   8a5c4:	f84d cd04 	str.w	ip, [sp, #-4]!
   8a5c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8a5cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8a5d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8a5d4:	bf18      	it	ne
   8a5d6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   8a5da:	d01b      	beq.n	8a614 <__cmpdf2+0x54>
   8a5dc:	b001      	add	sp, #4
   8a5de:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   8a5e2:	bf0c      	ite	eq
   8a5e4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   8a5e8:	ea91 0f03 	teqne	r1, r3
   8a5ec:	bf02      	ittt	eq
   8a5ee:	ea90 0f02 	teqeq	r0, r2
   8a5f2:	2000      	moveq	r0, #0
   8a5f4:	4770      	bxeq	lr
   8a5f6:	f110 0f00 	cmn.w	r0, #0
   8a5fa:	ea91 0f03 	teq	r1, r3
   8a5fe:	bf58      	it	pl
   8a600:	4299      	cmppl	r1, r3
   8a602:	bf08      	it	eq
   8a604:	4290      	cmpeq	r0, r2
   8a606:	bf2c      	ite	cs
   8a608:	17d8      	asrcs	r0, r3, #31
   8a60a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   8a60e:	f040 0001 	orr.w	r0, r0, #1
   8a612:	4770      	bx	lr
   8a614:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8a618:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8a61c:	d102      	bne.n	8a624 <__cmpdf2+0x64>
   8a61e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8a622:	d107      	bne.n	8a634 <__cmpdf2+0x74>
   8a624:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8a628:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8a62c:	d1d6      	bne.n	8a5dc <__cmpdf2+0x1c>
   8a62e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   8a632:	d0d3      	beq.n	8a5dc <__cmpdf2+0x1c>
   8a634:	f85d 0b04 	ldr.w	r0, [sp], #4
   8a638:	4770      	bx	lr
   8a63a:	bf00      	nop

0008a63c <__aeabi_cdrcmple>:
   8a63c:	4684      	mov	ip, r0
   8a63e:	4610      	mov	r0, r2
   8a640:	4662      	mov	r2, ip
   8a642:	468c      	mov	ip, r1
   8a644:	4619      	mov	r1, r3
   8a646:	4663      	mov	r3, ip
   8a648:	e000      	b.n	8a64c <__aeabi_cdcmpeq>
   8a64a:	bf00      	nop

0008a64c <__aeabi_cdcmpeq>:
   8a64c:	b501      	push	{r0, lr}
   8a64e:	f7ff ffb7 	bl	8a5c0 <__cmpdf2>
   8a652:	2800      	cmp	r0, #0
   8a654:	bf48      	it	mi
   8a656:	f110 0f00 	cmnmi.w	r0, #0
   8a65a:	bd01      	pop	{r0, pc}

0008a65c <__aeabi_dcmpeq>:
   8a65c:	f84d ed08 	str.w	lr, [sp, #-8]!
   8a660:	f7ff fff4 	bl	8a64c <__aeabi_cdcmpeq>
   8a664:	bf0c      	ite	eq
   8a666:	2001      	moveq	r0, #1
   8a668:	2000      	movne	r0, #0
   8a66a:	f85d fb08 	ldr.w	pc, [sp], #8
   8a66e:	bf00      	nop

0008a670 <__aeabi_dcmplt>:
   8a670:	f84d ed08 	str.w	lr, [sp, #-8]!
   8a674:	f7ff ffea 	bl	8a64c <__aeabi_cdcmpeq>
   8a678:	bf34      	ite	cc
   8a67a:	2001      	movcc	r0, #1
   8a67c:	2000      	movcs	r0, #0
   8a67e:	f85d fb08 	ldr.w	pc, [sp], #8
   8a682:	bf00      	nop

0008a684 <__aeabi_dcmple>:
   8a684:	f84d ed08 	str.w	lr, [sp, #-8]!
   8a688:	f7ff ffe0 	bl	8a64c <__aeabi_cdcmpeq>
   8a68c:	bf94      	ite	ls
   8a68e:	2001      	movls	r0, #1
   8a690:	2000      	movhi	r0, #0
   8a692:	f85d fb08 	ldr.w	pc, [sp], #8
   8a696:	bf00      	nop

0008a698 <__aeabi_dcmpge>:
   8a698:	f84d ed08 	str.w	lr, [sp, #-8]!
   8a69c:	f7ff ffce 	bl	8a63c <__aeabi_cdrcmple>
   8a6a0:	bf94      	ite	ls
   8a6a2:	2001      	movls	r0, #1
   8a6a4:	2000      	movhi	r0, #0
   8a6a6:	f85d fb08 	ldr.w	pc, [sp], #8
   8a6aa:	bf00      	nop

0008a6ac <__aeabi_dcmpgt>:
   8a6ac:	f84d ed08 	str.w	lr, [sp, #-8]!
   8a6b0:	f7ff ffc4 	bl	8a63c <__aeabi_cdrcmple>
   8a6b4:	bf34      	ite	cc
   8a6b6:	2001      	movcc	r0, #1
   8a6b8:	2000      	movcs	r0, #0
   8a6ba:	f85d fb08 	ldr.w	pc, [sp], #8
   8a6be:	bf00      	nop

0008a6c0 <__aeabi_dcmpun>:
   8a6c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8a6c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8a6c8:	d102      	bne.n	8a6d0 <__aeabi_dcmpun+0x10>
   8a6ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8a6ce:	d10a      	bne.n	8a6e6 <__aeabi_dcmpun+0x26>
   8a6d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8a6d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8a6d8:	d102      	bne.n	8a6e0 <__aeabi_dcmpun+0x20>
   8a6da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   8a6de:	d102      	bne.n	8a6e6 <__aeabi_dcmpun+0x26>
   8a6e0:	f04f 0000 	mov.w	r0, #0
   8a6e4:	4770      	bx	lr
   8a6e6:	f04f 0001 	mov.w	r0, #1
   8a6ea:	4770      	bx	lr

0008a6ec <__aeabi_d2iz>:
   8a6ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
   8a6f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8a6f4:	d215      	bcs.n	8a722 <__aeabi_d2iz+0x36>
   8a6f6:	d511      	bpl.n	8a71c <__aeabi_d2iz+0x30>
   8a6f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8a6fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   8a700:	d912      	bls.n	8a728 <__aeabi_d2iz+0x3c>
   8a702:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8a706:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8a70a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8a70e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8a712:	fa23 f002 	lsr.w	r0, r3, r2
   8a716:	bf18      	it	ne
   8a718:	4240      	negne	r0, r0
   8a71a:	4770      	bx	lr
   8a71c:	f04f 0000 	mov.w	r0, #0
   8a720:	4770      	bx	lr
   8a722:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8a726:	d105      	bne.n	8a734 <__aeabi_d2iz+0x48>
   8a728:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   8a72c:	bf08      	it	eq
   8a72e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8a732:	4770      	bx	lr
   8a734:	f04f 0000 	mov.w	r0, #0
   8a738:	4770      	bx	lr
   8a73a:	bf00      	nop

0008a73c <__aeabi_uldivmod>:
   8a73c:	b953      	cbnz	r3, 8a754 <__aeabi_uldivmod+0x18>
   8a73e:	b94a      	cbnz	r2, 8a754 <__aeabi_uldivmod+0x18>
   8a740:	2900      	cmp	r1, #0
   8a742:	bf08      	it	eq
   8a744:	2800      	cmpeq	r0, #0
   8a746:	bf1c      	itt	ne
   8a748:	f04f 31ff 	movne.w	r1, #4294967295
   8a74c:	f04f 30ff 	movne.w	r0, #4294967295
   8a750:	f000 b974 	b.w	8aa3c <__aeabi_idiv0>
   8a754:	f1ad 0c08 	sub.w	ip, sp, #8
   8a758:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   8a75c:	f000 f806 	bl	8a76c <__udivmoddi4>
   8a760:	f8dd e004 	ldr.w	lr, [sp, #4]
   8a764:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   8a768:	b004      	add	sp, #16
   8a76a:	4770      	bx	lr

0008a76c <__udivmoddi4>:
   8a76c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8a770:	468c      	mov	ip, r1
   8a772:	4604      	mov	r4, r0
   8a774:	9e08      	ldr	r6, [sp, #32]
   8a776:	2b00      	cmp	r3, #0
   8a778:	d14b      	bne.n	8a812 <__udivmoddi4+0xa6>
   8a77a:	428a      	cmp	r2, r1
   8a77c:	4615      	mov	r5, r2
   8a77e:	d967      	bls.n	8a850 <__udivmoddi4+0xe4>
   8a780:	fab2 f282 	clz	r2, r2
   8a784:	b14a      	cbz	r2, 8a79a <__udivmoddi4+0x2e>
   8a786:	f1c2 0720 	rsb	r7, r2, #32
   8a78a:	fa01 f302 	lsl.w	r3, r1, r2
   8a78e:	fa20 f707 	lsr.w	r7, r0, r7
   8a792:	4095      	lsls	r5, r2
   8a794:	ea47 0c03 	orr.w	ip, r7, r3
   8a798:	4094      	lsls	r4, r2
   8a79a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
   8a79e:	fbbc f7fe 	udiv	r7, ip, lr
   8a7a2:	fa1f f885 	uxth.w	r8, r5
   8a7a6:	fb0e c317 	mls	r3, lr, r7, ip
   8a7aa:	fb07 f908 	mul.w	r9, r7, r8
   8a7ae:	0c21      	lsrs	r1, r4, #16
   8a7b0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
   8a7b4:	4599      	cmp	r9, r3
   8a7b6:	d909      	bls.n	8a7cc <__udivmoddi4+0x60>
   8a7b8:	18eb      	adds	r3, r5, r3
   8a7ba:	f107 31ff 	add.w	r1, r7, #4294967295
   8a7be:	f080 811c 	bcs.w	8a9fa <__udivmoddi4+0x28e>
   8a7c2:	4599      	cmp	r9, r3
   8a7c4:	f240 8119 	bls.w	8a9fa <__udivmoddi4+0x28e>
   8a7c8:	3f02      	subs	r7, #2
   8a7ca:	442b      	add	r3, r5
   8a7cc:	eba3 0309 	sub.w	r3, r3, r9
   8a7d0:	fbb3 f0fe 	udiv	r0, r3, lr
   8a7d4:	fb0e 3310 	mls	r3, lr, r0, r3
   8a7d8:	fb00 f108 	mul.w	r1, r0, r8
   8a7dc:	b2a4      	uxth	r4, r4
   8a7de:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
   8a7e2:	42a1      	cmp	r1, r4
   8a7e4:	d909      	bls.n	8a7fa <__udivmoddi4+0x8e>
   8a7e6:	192c      	adds	r4, r5, r4
   8a7e8:	f100 33ff 	add.w	r3, r0, #4294967295
   8a7ec:	f080 8107 	bcs.w	8a9fe <__udivmoddi4+0x292>
   8a7f0:	42a1      	cmp	r1, r4
   8a7f2:	f240 8104 	bls.w	8a9fe <__udivmoddi4+0x292>
   8a7f6:	3802      	subs	r0, #2
   8a7f8:	442c      	add	r4, r5
   8a7fa:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
   8a7fe:	2700      	movs	r7, #0
   8a800:	1a64      	subs	r4, r4, r1
   8a802:	b11e      	cbz	r6, 8a80c <__udivmoddi4+0xa0>
   8a804:	2300      	movs	r3, #0
   8a806:	40d4      	lsrs	r4, r2
   8a808:	e9c6 4300 	strd	r4, r3, [r6]
   8a80c:	4639      	mov	r1, r7
   8a80e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8a812:	428b      	cmp	r3, r1
   8a814:	d909      	bls.n	8a82a <__udivmoddi4+0xbe>
   8a816:	2e00      	cmp	r6, #0
   8a818:	f000 80ec 	beq.w	8a9f4 <__udivmoddi4+0x288>
   8a81c:	2700      	movs	r7, #0
   8a81e:	e9c6 0100 	strd	r0, r1, [r6]
   8a822:	4638      	mov	r0, r7
   8a824:	4639      	mov	r1, r7
   8a826:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8a82a:	fab3 f783 	clz	r7, r3
   8a82e:	2f00      	cmp	r7, #0
   8a830:	d148      	bne.n	8a8c4 <__udivmoddi4+0x158>
   8a832:	428b      	cmp	r3, r1
   8a834:	d302      	bcc.n	8a83c <__udivmoddi4+0xd0>
   8a836:	4282      	cmp	r2, r0
   8a838:	f200 80fb 	bhi.w	8aa32 <__udivmoddi4+0x2c6>
   8a83c:	1a84      	subs	r4, r0, r2
   8a83e:	eb61 0303 	sbc.w	r3, r1, r3
   8a842:	2001      	movs	r0, #1
   8a844:	469c      	mov	ip, r3
   8a846:	2e00      	cmp	r6, #0
   8a848:	d0e0      	beq.n	8a80c <__udivmoddi4+0xa0>
   8a84a:	e9c6 4c00 	strd	r4, ip, [r6]
   8a84e:	e7dd      	b.n	8a80c <__udivmoddi4+0xa0>
   8a850:	b902      	cbnz	r2, 8a854 <__udivmoddi4+0xe8>
   8a852:	deff      	udf	#255	; 0xff
   8a854:	fab2 f282 	clz	r2, r2
   8a858:	2a00      	cmp	r2, #0
   8a85a:	f040 808f 	bne.w	8a97c <__udivmoddi4+0x210>
   8a85e:	2701      	movs	r7, #1
   8a860:	1b49      	subs	r1, r1, r5
   8a862:	ea4f 4815 	mov.w	r8, r5, lsr #16
   8a866:	fa1f f985 	uxth.w	r9, r5
   8a86a:	fbb1 fef8 	udiv	lr, r1, r8
   8a86e:	fb08 111e 	mls	r1, r8, lr, r1
   8a872:	fb09 f00e 	mul.w	r0, r9, lr
   8a876:	ea4f 4c14 	mov.w	ip, r4, lsr #16
   8a87a:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
   8a87e:	4298      	cmp	r0, r3
   8a880:	d907      	bls.n	8a892 <__udivmoddi4+0x126>
   8a882:	18eb      	adds	r3, r5, r3
   8a884:	f10e 31ff 	add.w	r1, lr, #4294967295
   8a888:	d202      	bcs.n	8a890 <__udivmoddi4+0x124>
   8a88a:	4298      	cmp	r0, r3
   8a88c:	f200 80cd 	bhi.w	8aa2a <__udivmoddi4+0x2be>
   8a890:	468e      	mov	lr, r1
   8a892:	1a1b      	subs	r3, r3, r0
   8a894:	fbb3 f0f8 	udiv	r0, r3, r8
   8a898:	fb08 3310 	mls	r3, r8, r0, r3
   8a89c:	fb09 f900 	mul.w	r9, r9, r0
   8a8a0:	b2a4      	uxth	r4, r4
   8a8a2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
   8a8a6:	45a1      	cmp	r9, r4
   8a8a8:	d907      	bls.n	8a8ba <__udivmoddi4+0x14e>
   8a8aa:	192c      	adds	r4, r5, r4
   8a8ac:	f100 33ff 	add.w	r3, r0, #4294967295
   8a8b0:	d202      	bcs.n	8a8b8 <__udivmoddi4+0x14c>
   8a8b2:	45a1      	cmp	r9, r4
   8a8b4:	f200 80b6 	bhi.w	8aa24 <__udivmoddi4+0x2b8>
   8a8b8:	4618      	mov	r0, r3
   8a8ba:	eba4 0409 	sub.w	r4, r4, r9
   8a8be:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
   8a8c2:	e79e      	b.n	8a802 <__udivmoddi4+0x96>
   8a8c4:	f1c7 0520 	rsb	r5, r7, #32
   8a8c8:	40bb      	lsls	r3, r7
   8a8ca:	fa22 fc05 	lsr.w	ip, r2, r5
   8a8ce:	ea4c 0c03 	orr.w	ip, ip, r3
   8a8d2:	fa21 f405 	lsr.w	r4, r1, r5
   8a8d6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
   8a8da:	fbb4 f9fe 	udiv	r9, r4, lr
   8a8de:	fa1f f88c 	uxth.w	r8, ip
   8a8e2:	fb0e 4419 	mls	r4, lr, r9, r4
   8a8e6:	fa20 f305 	lsr.w	r3, r0, r5
   8a8ea:	40b9      	lsls	r1, r7
   8a8ec:	fb09 fa08 	mul.w	sl, r9, r8
   8a8f0:	4319      	orrs	r1, r3
   8a8f2:	0c0b      	lsrs	r3, r1, #16
   8a8f4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
   8a8f8:	45a2      	cmp	sl, r4
   8a8fa:	fa02 f207 	lsl.w	r2, r2, r7
   8a8fe:	fa00 f307 	lsl.w	r3, r0, r7
   8a902:	d90b      	bls.n	8a91c <__udivmoddi4+0x1b0>
   8a904:	eb1c 0404 	adds.w	r4, ip, r4
   8a908:	f109 30ff 	add.w	r0, r9, #4294967295
   8a90c:	f080 8088 	bcs.w	8aa20 <__udivmoddi4+0x2b4>
   8a910:	45a2      	cmp	sl, r4
   8a912:	f240 8085 	bls.w	8aa20 <__udivmoddi4+0x2b4>
   8a916:	f1a9 0902 	sub.w	r9, r9, #2
   8a91a:	4464      	add	r4, ip
   8a91c:	eba4 040a 	sub.w	r4, r4, sl
   8a920:	fbb4 f0fe 	udiv	r0, r4, lr
   8a924:	fb0e 4410 	mls	r4, lr, r0, r4
   8a928:	fb00 fa08 	mul.w	sl, r0, r8
   8a92c:	b289      	uxth	r1, r1
   8a92e:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
   8a932:	45a2      	cmp	sl, r4
   8a934:	d908      	bls.n	8a948 <__udivmoddi4+0x1dc>
   8a936:	eb1c 0404 	adds.w	r4, ip, r4
   8a93a:	f100 31ff 	add.w	r1, r0, #4294967295
   8a93e:	d26b      	bcs.n	8aa18 <__udivmoddi4+0x2ac>
   8a940:	45a2      	cmp	sl, r4
   8a942:	d969      	bls.n	8aa18 <__udivmoddi4+0x2ac>
   8a944:	3802      	subs	r0, #2
   8a946:	4464      	add	r4, ip
   8a948:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   8a94c:	fba0 8902 	umull	r8, r9, r0, r2
   8a950:	eba4 040a 	sub.w	r4, r4, sl
   8a954:	454c      	cmp	r4, r9
   8a956:	4641      	mov	r1, r8
   8a958:	46ce      	mov	lr, r9
   8a95a:	d354      	bcc.n	8aa06 <__udivmoddi4+0x29a>
   8a95c:	d051      	beq.n	8aa02 <__udivmoddi4+0x296>
   8a95e:	2e00      	cmp	r6, #0
   8a960:	d069      	beq.n	8aa36 <__udivmoddi4+0x2ca>
   8a962:	1a5a      	subs	r2, r3, r1
   8a964:	eb64 040e 	sbc.w	r4, r4, lr
   8a968:	fa04 f505 	lsl.w	r5, r4, r5
   8a96c:	fa22 f307 	lsr.w	r3, r2, r7
   8a970:	40fc      	lsrs	r4, r7
   8a972:	431d      	orrs	r5, r3
   8a974:	e9c6 5400 	strd	r5, r4, [r6]
   8a978:	2700      	movs	r7, #0
   8a97a:	e747      	b.n	8a80c <__udivmoddi4+0xa0>
   8a97c:	4095      	lsls	r5, r2
   8a97e:	f1c2 0320 	rsb	r3, r2, #32
   8a982:	fa21 f003 	lsr.w	r0, r1, r3
   8a986:	ea4f 4815 	mov.w	r8, r5, lsr #16
   8a98a:	fbb0 f7f8 	udiv	r7, r0, r8
   8a98e:	fa1f f985 	uxth.w	r9, r5
   8a992:	fb08 0017 	mls	r0, r8, r7, r0
   8a996:	fa24 f303 	lsr.w	r3, r4, r3
   8a99a:	4091      	lsls	r1, r2
   8a99c:	fb07 fc09 	mul.w	ip, r7, r9
   8a9a0:	430b      	orrs	r3, r1
   8a9a2:	0c19      	lsrs	r1, r3, #16
   8a9a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
   8a9a8:	458c      	cmp	ip, r1
   8a9aa:	fa04 f402 	lsl.w	r4, r4, r2
   8a9ae:	d907      	bls.n	8a9c0 <__udivmoddi4+0x254>
   8a9b0:	1869      	adds	r1, r5, r1
   8a9b2:	f107 30ff 	add.w	r0, r7, #4294967295
   8a9b6:	d231      	bcs.n	8aa1c <__udivmoddi4+0x2b0>
   8a9b8:	458c      	cmp	ip, r1
   8a9ba:	d92f      	bls.n	8aa1c <__udivmoddi4+0x2b0>
   8a9bc:	3f02      	subs	r7, #2
   8a9be:	4429      	add	r1, r5
   8a9c0:	eba1 010c 	sub.w	r1, r1, ip
   8a9c4:	fbb1 f0f8 	udiv	r0, r1, r8
   8a9c8:	fb08 1c10 	mls	ip, r8, r0, r1
   8a9cc:	fb00 fe09 	mul.w	lr, r0, r9
   8a9d0:	b299      	uxth	r1, r3
   8a9d2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
   8a9d6:	458e      	cmp	lr, r1
   8a9d8:	d907      	bls.n	8a9ea <__udivmoddi4+0x27e>
   8a9da:	1869      	adds	r1, r5, r1
   8a9dc:	f100 33ff 	add.w	r3, r0, #4294967295
   8a9e0:	d218      	bcs.n	8aa14 <__udivmoddi4+0x2a8>
   8a9e2:	458e      	cmp	lr, r1
   8a9e4:	d916      	bls.n	8aa14 <__udivmoddi4+0x2a8>
   8a9e6:	3802      	subs	r0, #2
   8a9e8:	4429      	add	r1, r5
   8a9ea:	eba1 010e 	sub.w	r1, r1, lr
   8a9ee:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
   8a9f2:	e73a      	b.n	8a86a <__udivmoddi4+0xfe>
   8a9f4:	4637      	mov	r7, r6
   8a9f6:	4630      	mov	r0, r6
   8a9f8:	e708      	b.n	8a80c <__udivmoddi4+0xa0>
   8a9fa:	460f      	mov	r7, r1
   8a9fc:	e6e6      	b.n	8a7cc <__udivmoddi4+0x60>
   8a9fe:	4618      	mov	r0, r3
   8aa00:	e6fb      	b.n	8a7fa <__udivmoddi4+0x8e>
   8aa02:	4543      	cmp	r3, r8
   8aa04:	d2ab      	bcs.n	8a95e <__udivmoddi4+0x1f2>
   8aa06:	ebb8 0102 	subs.w	r1, r8, r2
   8aa0a:	eb69 020c 	sbc.w	r2, r9, ip
   8aa0e:	3801      	subs	r0, #1
   8aa10:	4696      	mov	lr, r2
   8aa12:	e7a4      	b.n	8a95e <__udivmoddi4+0x1f2>
   8aa14:	4618      	mov	r0, r3
   8aa16:	e7e8      	b.n	8a9ea <__udivmoddi4+0x27e>
   8aa18:	4608      	mov	r0, r1
   8aa1a:	e795      	b.n	8a948 <__udivmoddi4+0x1dc>
   8aa1c:	4607      	mov	r7, r0
   8aa1e:	e7cf      	b.n	8a9c0 <__udivmoddi4+0x254>
   8aa20:	4681      	mov	r9, r0
   8aa22:	e77b      	b.n	8a91c <__udivmoddi4+0x1b0>
   8aa24:	3802      	subs	r0, #2
   8aa26:	442c      	add	r4, r5
   8aa28:	e747      	b.n	8a8ba <__udivmoddi4+0x14e>
   8aa2a:	f1ae 0e02 	sub.w	lr, lr, #2
   8aa2e:	442b      	add	r3, r5
   8aa30:	e72f      	b.n	8a892 <__udivmoddi4+0x126>
   8aa32:	4638      	mov	r0, r7
   8aa34:	e707      	b.n	8a846 <__udivmoddi4+0xda>
   8aa36:	4637      	mov	r7, r6
   8aa38:	e6e8      	b.n	8a80c <__udivmoddi4+0xa0>
   8aa3a:	bf00      	nop

0008aa3c <__aeabi_idiv0>:
   8aa3c:	4770      	bx	lr
   8aa3e:	bf00      	nop
   8aa40:	78383025 	.word	0x78383025
   8aa44:	00000000 	.word	0x00000000

0008aa48 <BOS_DESC>:
   8aa48:	00210f05 05101c01 dd60df00 c74589d8     ..!.......`...E.
   8aa58:	65d29c4c 8a649e9d 0300009f 01009e06     L..e..d.........
   8aa68:	00000000 00000000 00000000 aaaaaa00     ................
   8aa78:	aaaaaaaa eeeeeeaa eeeeeeee fffffeee     ................
   8aa88:	ffffffff ffffffff dfbf7fff fdfbf7ef     ................
   8aa98:	dfbf7efc fdfbf7ef 0000007e              .~......~...

0008aaa4 <_global_impure_ptr>:
   8aaa4:	20000458 00464e49 00666e69 004e414e     X.. INF.inf.NAN.
   8aab4:	006e616e 33323130 37363534 62613938     nan.0123456789ab
   8aac4:	66656463 00000000 33323130 37363534     cdef....01234567
   8aad4:	42413938 46454443 00000000 6c756e28     89ABCDEF....(nul
   8aae4:	0000296c 00000030                       l)..0...

0008aaec <blanks.7315>:
   8aaec:	20202020 20202020 20202020 20202020                     

0008aafc <zeroes.7316>:
   8aafc:	30303030 30303030 30303030 30303030     0000000000000000
   8ab0c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
   8ab1c:	00000043 49534f50 00000058 0000002e     C...POSIX.......
   8ab2c:	00000000                                ....

0008ab30 <__mprec_bigtens>:
   8ab30:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   8ab40:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   8ab50:	7f73bf3c 75154fdd                       <.s..O.u

0008ab58 <__mprec_tens>:
   8ab58:	00000000 3ff00000 00000000 40240000     .......?......$@
   8ab68:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   8ab78:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   8ab88:	00000000 412e8480 00000000 416312d0     .......A......cA
   8ab98:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   8aba8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   8abb8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   8abc8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   8abd8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   8abe8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   8abf8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   8ac08:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   8ac18:	79d99db4 44ea7843                       ...yCx.D

0008ac20 <p05.6092>:
   8ac20:	00000005 00000019 0000007d              ........}...

0008ac2c <_ctype_>:
   8ac2c:	20202000 20202020 28282020 20282828     .         ((((( 
   8ac3c:	20202020 20202020 20202020 20202020                     
   8ac4c:	10108820 10101010 10101010 10101010      ...............
   8ac5c:	04040410 04040404 10040404 10101010     ................
   8ac6c:	41411010 41414141 01010101 01010101     ..AAAAAA........
   8ac7c:	01010101 01010101 01010101 10101010     ................
   8ac8c:	42421010 42424242 02020202 02020202     ..BBBBBB........
   8ac9c:	02020202 02020202 02020202 10101010     ................
   8acac:	00000020 00000000 00000000 00000000      ...............
   8acbc:	00000000 00000000 00000000 00000000     ................
   8accc:	00000000 00000000 00000000 00000000     ................
   8acdc:	00000000 00000000 00000000 00000000     ................
   8acec:	00000000 00000000 00000000 00000000     ................
   8acfc:	00000000 00000000 00000000 00000000     ................
   8ad0c:	00000000 00000000 00000000 00000000     ................
   8ad1c:	00000000 00000000 00000000 00000000     ................
   8ad2c:	00000000                                ....

0008ad30 <_init>:
   8ad30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8ad32:	bf00      	nop
   8ad34:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8ad36:	bc08      	pop	{r3}
   8ad38:	469e      	mov	lr, r3
   8ad3a:	4770      	bx	lr

0008ad3c <__init_array_start>:
   8ad3c:	000877f5 	.word	0x000877f5

0008ad40 <__frame_dummy_init_array_entry>:
   8ad40:	000800e1                                ....

0008ad44 <_fini>:
   8ad44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8ad46:	bf00      	nop
   8ad48:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8ad4a:	bc08      	pop	{r3}
   8ad4c:	469e      	mov	lr, r3
   8ad4e:	4770      	bx	lr

0008ad50 <__fini_array_start>:
   8ad50:	000800bd 	.word	0x000800bd

Disassembly of section .relocate:

20000000 <efc_perform_read_sequence>:
__no_inline
RAMFUNC
uint32_t efc_perform_read_sequence(Efc *p_efc,
		uint32_t ul_cmd_st, uint32_t ul_cmd_sp,
		uint32_t *p_ul_buf, uint32_t ul_size)
{
20000000:	b480      	push	{r7}
20000002:	b089      	sub	sp, #36	; 0x24
20000004:	af00      	add	r7, sp, #0
20000006:	60f8      	str	r0, [r7, #12]
20000008:	60b9      	str	r1, [r7, #8]
2000000a:	607a      	str	r2, [r7, #4]
2000000c:	603b      	str	r3, [r7, #0]
#if (SAM3U4 || SAM3XA || SAM4SD16 || SAM4SD32 || SAM4C32)
	uint32_t *p_ul_data =
			(uint32_t *) ((p_efc == EFC0) ?
			READ_BUFF_ADDR0 : READ_BUFF_ADDR1);
#elif (SAM3S || SAM4S || SAM3N || SAM3U || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	uint32_t *p_ul_data = (uint32_t *) READ_BUFF_ADDR;
2000000e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
20000012:	61bb      	str	r3, [r7, #24]
#else
	return EFC_RC_NOT_SUPPORT;
#endif

	if (p_ul_buf == NULL) {
20000014:	683b      	ldr	r3, [r7, #0]
20000016:	2b00      	cmp	r3, #0
20000018:	d101      	bne.n	2000001e <efc_perform_read_sequence+0x1e>
		return EFC_RC_INVALID;
2000001a:	2302      	movs	r3, #2
2000001c:	e03c      	b.n	20000098 <efc_perform_read_sequence+0x98>
	}

	p_efc->EEFC_FMR |= (0x1u << 16);
2000001e:	68fb      	ldr	r3, [r7, #12]
20000020:	681b      	ldr	r3, [r3, #0]
20000022:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
20000026:	68fb      	ldr	r3, [r7, #12]
20000028:	601a      	str	r2, [r3, #0]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	p_efc->EEFC_FCR = EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0)
			| EEFC_FCR_FCMD(ul_cmd_st);
#else
	p_efc->EEFC_FCR = EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0)
			| EEFC_FCR_FCMD(ul_cmd_st);
2000002a:	68bb      	ldr	r3, [r7, #8]
2000002c:	b2db      	uxtb	r3, r3
2000002e:	f043 42b4 	orr.w	r2, r3, #1509949440	; 0x5a000000
	p_efc->EEFC_FCR = EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0)
20000032:	68fb      	ldr	r3, [r7, #12]
20000034:	605a      	str	r2, [r3, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register
	 * (EEFC_FSR) falls.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
20000036:	68fb      	ldr	r3, [r7, #12]
20000038:	689b      	ldr	r3, [r3, #8]
2000003a:	617b      	str	r3, [r7, #20]
	} while ((ul_status & EEFC_FSR_FRDY) == EEFC_FSR_FRDY);
2000003c:	697b      	ldr	r3, [r7, #20]
2000003e:	f003 0301 	and.w	r3, r3, #1
20000042:	2b01      	cmp	r3, #1
20000044:	d0f7      	beq.n	20000036 <efc_perform_read_sequence+0x36>

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000046:	2300      	movs	r3, #0
20000048:	61fb      	str	r3, [r7, #28]
2000004a:	e00c      	b.n	20000066 <efc_perform_read_sequence+0x66>
		p_ul_buf[ul_cnt] = p_ul_data[ul_cnt];
2000004c:	69fb      	ldr	r3, [r7, #28]
2000004e:	009b      	lsls	r3, r3, #2
20000050:	69ba      	ldr	r2, [r7, #24]
20000052:	441a      	add	r2, r3
20000054:	69fb      	ldr	r3, [r7, #28]
20000056:	009b      	lsls	r3, r3, #2
20000058:	6839      	ldr	r1, [r7, #0]
2000005a:	440b      	add	r3, r1
2000005c:	6812      	ldr	r2, [r2, #0]
2000005e:	601a      	str	r2, [r3, #0]
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000060:	69fb      	ldr	r3, [r7, #28]
20000062:	3301      	adds	r3, #1
20000064:	61fb      	str	r3, [r7, #28]
20000066:	69fa      	ldr	r2, [r7, #28]
20000068:	6abb      	ldr	r3, [r7, #40]	; 0x28
2000006a:	429a      	cmp	r2, r3
2000006c:	d3ee      	bcc.n	2000004c <efc_perform_read_sequence+0x4c>
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0) |
			EEFC_FCR_FCMD(ul_cmd_sp);
#else
			EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0) |
			EEFC_FCR_FCMD(ul_cmd_sp);
2000006e:	687b      	ldr	r3, [r7, #4]
20000070:	b2db      	uxtb	r3, r3
			EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0) |
20000072:	f043 42b4 	orr.w	r2, r3, #1509949440	; 0x5a000000
	p_efc->EEFC_FCR =
20000076:	68fb      	ldr	r3, [r7, #12]
20000078:	605a      	str	r2, [r3, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register (EEFC_FSR)
	 * rises.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
2000007a:	68fb      	ldr	r3, [r7, #12]
2000007c:	689b      	ldr	r3, [r3, #8]
2000007e:	617b      	str	r3, [r7, #20]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
20000080:	697b      	ldr	r3, [r7, #20]
20000082:	f003 0301 	and.w	r3, r3, #1
20000086:	2b01      	cmp	r3, #1
20000088:	d1f7      	bne.n	2000007a <efc_perform_read_sequence+0x7a>

	p_efc->EEFC_FMR &= ~(0x1u << 16);
2000008a:	68fb      	ldr	r3, [r7, #12]
2000008c:	681b      	ldr	r3, [r3, #0]
2000008e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
20000092:	68fb      	ldr	r3, [r7, #12]
20000094:	601a      	str	r2, [r3, #0]

	return EFC_RC_OK;
20000096:	2300      	movs	r3, #0
}
20000098:	4618      	mov	r0, r3
2000009a:	3724      	adds	r7, #36	; 0x24
2000009c:	46bd      	mov	sp, r7
2000009e:	bc80      	pop	{r7}
200000a0:	4770      	bx	lr

200000a2 <efc_write_fmr>:
 * \param ul_fmr Value of mode register
 */
__no_inline
RAMFUNC
void efc_write_fmr(Efc *p_efc, uint32_t ul_fmr)
{
200000a2:	b480      	push	{r7}
200000a4:	b083      	sub	sp, #12
200000a6:	af00      	add	r7, sp, #0
200000a8:	6078      	str	r0, [r7, #4]
200000aa:	6039      	str	r1, [r7, #0]
	p_efc->EEFC_FMR = ul_fmr;
200000ac:	687b      	ldr	r3, [r7, #4]
200000ae:	683a      	ldr	r2, [r7, #0]
200000b0:	601a      	str	r2, [r3, #0]
}
200000b2:	bf00      	nop
200000b4:	370c      	adds	r7, #12
200000b6:	46bd      	mov	sp, r7
200000b8:	bc80      	pop	{r7}
200000ba:	4770      	bx	lr

200000bc <efc_perform_fcr>:
 * \return The current status.
 */
__no_inline
RAMFUNC
uint32_t efc_perform_fcr(Efc *p_efc, uint32_t ul_fcr)
{
200000bc:	b480      	push	{r7}
200000be:	b085      	sub	sp, #20
200000c0:	af00      	add	r7, sp, #0
200000c2:	6078      	str	r0, [r7, #4]
200000c4:	6039      	str	r1, [r7, #0]
	volatile uint32_t ul_status;

	p_efc->EEFC_FCR = ul_fcr;
200000c6:	687b      	ldr	r3, [r7, #4]
200000c8:	683a      	ldr	r2, [r7, #0]
200000ca:	605a      	str	r2, [r3, #4]
	do {
		ul_status = p_efc->EEFC_FSR;
200000cc:	687b      	ldr	r3, [r7, #4]
200000ce:	689b      	ldr	r3, [r3, #8]
200000d0:	60fb      	str	r3, [r7, #12]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
200000d2:	68fb      	ldr	r3, [r7, #12]
200000d4:	f003 0301 	and.w	r3, r3, #1
200000d8:	2b01      	cmp	r3, #1
200000da:	d1f7      	bne.n	200000cc <efc_perform_fcr+0x10>

	return (ul_status & EEFC_ERROR_FLAGS);
200000dc:	68fb      	ldr	r3, [r7, #12]
200000de:	f003 0306 	and.w	r3, r3, #6
}
200000e2:	4618      	mov	r0, r3
200000e4:	3714      	adds	r7, #20
200000e6:	46bd      	mov	sp, r7
200000e8:	bc80      	pop	{r7}
200000ea:	4770      	bx	lr

200000ec <SystemInit>:
{
200000ec:	b480      	push	{r7}
200000ee:	af00      	add	r7, sp, #0
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200000f0:	4b2a      	ldr	r3, [pc, #168]	; (2000019c <SystemInit+0xb0>)
200000f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
200000f6:	601a      	str	r2, [r3, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
200000f8:	4b29      	ldr	r3, [pc, #164]	; (200001a0 <SystemInit+0xb4>)
200000fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
200000fe:	601a      	str	r2, [r3, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000100:	4b28      	ldr	r3, [pc, #160]	; (200001a4 <SystemInit+0xb8>)
20000102:	6a1b      	ldr	r3, [r3, #32]
20000104:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
20000108:	2b00      	cmp	r3, #0
2000010a:	d109      	bne.n	20000120 <SystemInit+0x34>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
2000010c:	4b25      	ldr	r3, [pc, #148]	; (200001a4 <SystemInit+0xb8>)
2000010e:	4a26      	ldr	r2, [pc, #152]	; (200001a8 <SystemInit+0xbc>)
20000110:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
20000112:	bf00      	nop
20000114:	4b23      	ldr	r3, [pc, #140]	; (200001a4 <SystemInit+0xb8>)
20000116:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000118:	f003 0301 	and.w	r3, r3, #1
2000011c:	2b00      	cmp	r3, #0
2000011e:	d0f9      	beq.n	20000114 <SystemInit+0x28>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000120:	4b20      	ldr	r3, [pc, #128]	; (200001a4 <SystemInit+0xb8>)
20000122:	4a22      	ldr	r2, [pc, #136]	; (200001ac <SystemInit+0xc0>)
20000124:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000126:	bf00      	nop
20000128:	4b1e      	ldr	r3, [pc, #120]	; (200001a4 <SystemInit+0xb8>)
2000012a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000012c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
20000130:	2b00      	cmp	r3, #0
20000132:	d0f9      	beq.n	20000128 <SystemInit+0x3c>
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000134:	4b1b      	ldr	r3, [pc, #108]	; (200001a4 <SystemInit+0xb8>)
20000136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20000138:	f023 0303 	bic.w	r3, r3, #3
2000013c:	4a19      	ldr	r2, [pc, #100]	; (200001a4 <SystemInit+0xb8>)
2000013e:	f043 0301 	orr.w	r3, r3, #1
20000142:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000144:	bf00      	nop
20000146:	4b17      	ldr	r3, [pc, #92]	; (200001a4 <SystemInit+0xb8>)
20000148:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000014a:	f003 0308 	and.w	r3, r3, #8
2000014e:	2b00      	cmp	r3, #0
20000150:	d0f9      	beq.n	20000146 <SystemInit+0x5a>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20000152:	4b14      	ldr	r3, [pc, #80]	; (200001a4 <SystemInit+0xb8>)
20000154:	4a16      	ldr	r2, [pc, #88]	; (200001b0 <SystemInit+0xc4>)
20000156:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000158:	bf00      	nop
2000015a:	4b12      	ldr	r3, [pc, #72]	; (200001a4 <SystemInit+0xb8>)
2000015c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000015e:	f003 0302 	and.w	r3, r3, #2
20000162:	2b00      	cmp	r3, #0
20000164:	d0f9      	beq.n	2000015a <SystemInit+0x6e>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20000166:	4b0f      	ldr	r3, [pc, #60]	; (200001a4 <SystemInit+0xb8>)
20000168:	2211      	movs	r2, #17
2000016a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000016c:	bf00      	nop
2000016e:	4b0d      	ldr	r3, [pc, #52]	; (200001a4 <SystemInit+0xb8>)
20000170:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000172:	f003 0308 	and.w	r3, r3, #8
20000176:	2b00      	cmp	r3, #0
20000178:	d0f9      	beq.n	2000016e <SystemInit+0x82>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000017a:	4b0a      	ldr	r3, [pc, #40]	; (200001a4 <SystemInit+0xb8>)
2000017c:	2212      	movs	r2, #18
2000017e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000180:	bf00      	nop
20000182:	4b08      	ldr	r3, [pc, #32]	; (200001a4 <SystemInit+0xb8>)
20000184:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000186:	f003 0308 	and.w	r3, r3, #8
2000018a:	2b00      	cmp	r3, #0
2000018c:	d0f9      	beq.n	20000182 <SystemInit+0x96>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000018e:	4b09      	ldr	r3, [pc, #36]	; (200001b4 <SystemInit+0xc8>)
20000190:	4a09      	ldr	r2, [pc, #36]	; (200001b8 <SystemInit+0xcc>)
20000192:	601a      	str	r2, [r3, #0]
}
20000194:	bf00      	nop
20000196:	46bd      	mov	sp, r7
20000198:	bc80      	pop	{r7}
2000019a:	4770      	bx	lr
2000019c:	400e0800 	.word	0x400e0800
200001a0:	400e0a00 	.word	0x400e0a00
200001a4:	400e0400 	.word	0x400e0400
200001a8:	00370809 	.word	0x00370809
200001ac:	01370809 	.word	0x01370809
200001b0:	200f3f01 	.word	0x200f3f01
200001b4:	20000298 	.word	0x20000298
200001b8:	05b8d800 	.word	0x05b8d800

200001bc <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200001bc:	b480      	push	{r7}
200001be:	b083      	sub	sp, #12
200001c0:	af00      	add	r7, sp, #0
200001c2:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200001c4:	687b      	ldr	r3, [r7, #4]
200001c6:	4a1f      	ldr	r2, [pc, #124]	; (20000244 <system_init_flash+0x88>)
200001c8:	4293      	cmp	r3, r2
200001ca:	d806      	bhi.n	200001da <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200001cc:	4b1e      	ldr	r3, [pc, #120]	; (20000248 <system_init_flash+0x8c>)
200001ce:	2200      	movs	r2, #0
200001d0:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200001d2:	4b1e      	ldr	r3, [pc, #120]	; (2000024c <system_init_flash+0x90>)
200001d4:	2200      	movs	r2, #0
200001d6:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
	}
}
200001d8:	e02e      	b.n	20000238 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200001da:	687b      	ldr	r3, [r7, #4]
200001dc:	4a1c      	ldr	r2, [pc, #112]	; (20000250 <system_init_flash+0x94>)
200001de:	4293      	cmp	r3, r2
200001e0:	d808      	bhi.n	200001f4 <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200001e2:	4b19      	ldr	r3, [pc, #100]	; (20000248 <system_init_flash+0x8c>)
200001e4:	f44f 7280 	mov.w	r2, #256	; 0x100
200001e8:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200001ea:	4b18      	ldr	r3, [pc, #96]	; (2000024c <system_init_flash+0x90>)
200001ec:	f44f 7280 	mov.w	r2, #256	; 0x100
200001f0:	601a      	str	r2, [r3, #0]
}
200001f2:	e021      	b.n	20000238 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200001f4:	687b      	ldr	r3, [r7, #4]
200001f6:	4a17      	ldr	r2, [pc, #92]	; (20000254 <system_init_flash+0x98>)
200001f8:	4293      	cmp	r3, r2
200001fa:	d808      	bhi.n	2000020e <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200001fc:	4b12      	ldr	r3, [pc, #72]	; (20000248 <system_init_flash+0x8c>)
200001fe:	f44f 7200 	mov.w	r2, #512	; 0x200
20000202:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20000204:	4b11      	ldr	r3, [pc, #68]	; (2000024c <system_init_flash+0x90>)
20000206:	f44f 7200 	mov.w	r2, #512	; 0x200
2000020a:	601a      	str	r2, [r3, #0]
}
2000020c:	e014      	b.n	20000238 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
2000020e:	687b      	ldr	r3, [r7, #4]
20000210:	4a11      	ldr	r2, [pc, #68]	; (20000258 <system_init_flash+0x9c>)
20000212:	4293      	cmp	r3, r2
20000214:	d808      	bhi.n	20000228 <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20000216:	4b0c      	ldr	r3, [pc, #48]	; (20000248 <system_init_flash+0x8c>)
20000218:	f44f 7240 	mov.w	r2, #768	; 0x300
2000021c:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
2000021e:	4b0b      	ldr	r3, [pc, #44]	; (2000024c <system_init_flash+0x90>)
20000220:	f44f 7240 	mov.w	r2, #768	; 0x300
20000224:	601a      	str	r2, [r3, #0]
}
20000226:	e007      	b.n	20000238 <system_init_flash+0x7c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20000228:	4b07      	ldr	r3, [pc, #28]	; (20000248 <system_init_flash+0x8c>)
2000022a:	f44f 6280 	mov.w	r2, #1024	; 0x400
2000022e:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20000230:	4b06      	ldr	r3, [pc, #24]	; (2000024c <system_init_flash+0x90>)
20000232:	f44f 6280 	mov.w	r2, #1024	; 0x400
20000236:	601a      	str	r2, [r3, #0]
}
20000238:	bf00      	nop
2000023a:	370c      	adds	r7, #12
2000023c:	46bd      	mov	sp, r7
2000023e:	bc80      	pop	{r7}
20000240:	4770      	bx	lr
20000242:	bf00      	nop
20000244:	016e35ff 	.word	0x016e35ff
20000248:	400e0800 	.word	0x400e0800
2000024c:	400e0a00 	.word	0x400e0a00
20000250:	026259ff 	.word	0x026259ff
20000254:	044aa1ff 	.word	0x044aa1ff
20000258:	0501bcff 	.word	0x0501bcff

2000025c <usb_serial_number>:
2000025c:	30303030 30303030 30303030 44414544     000000000000DEAD
2000026c:	46454542 00000000 00000000 00000000     BEEF............
2000027c:	00000000                                ....

20000280 <pwr_list>:
20000280:	000808ad 000808cd 000808ed              ............

2000028c <main_b_vendor_enable>:
2000028c:	00000001                                ....

20000290 <xram>:
20000290:	60000000                                ...`

20000294 <g_interrupt_enabled>:
20000294:	00000001                                ....

20000298 <SystemCoreClock>:
20000298:	003d0900                                ..=.

2000029c <udc_string_desc_languageid>:
2000029c:	04090304                                ....

200002a0 <udc_string_manufacturer_name>:
200002a0:	4177654e 65542045 6f6e6863 79676f6c     NewAE Technology
200002b0:	636e4920 0000002e                        Inc....

200002b8 <udc_string_product_name>:
200002b8:	57796850 70736968 72657265 4253552d     PhyWhisperer-USB
200002c8:	00000000                                ....

200002cc <udc_string_desc>:
200002cc:	00000300 00000000 00000000 00000000     ................
200002dc:	00000000 00000000 00000000 00000000     ................
200002ec:	00000000 00000000 00000000 00000000     ................
200002fc:	00000000 00000000 00000000 00000000     ................
2000030c:	00000000                                ....

20000310 <winusb_20_desc>:
20000310:	0000000a 06030000 0014009e 49570003     ..............WI
20000320:	4253554e 00000000 00000000 00800000     NUSB............
20000330:	00010004 00500028 00790068 00680057     ....(.P.h.y.W.h.
20000340:	00730069 00650070 00650072 00550072     i.s.p.e.r.e.r.U.
20000350:	00420053 00000000 00000000 004e0000     S.B...........N.
20000360:	0063007b 00650063 00320035 00310039     {.c.c.e.5.2.9.1.
20000370:	002d0063 00360061 00660039 0034002d     c.-.a.6.9.f.-.4.
20000380:	00390039 002d0035 00340061 00320063     9.9.5.-.a.4.c.2.
20000390:	0032002d 00650061 00370035 00350061     -.2.a.e.5.7.a.5.
200003a0:	00610031 00650064 007d0039 00000000     1.a.d.e.9.}.....

200003b0 <udi_api_vendor>:
200003b0:	00083bed 00083c2d 00083c49 00083c9d     .;..-<..I<...<..
200003c0:	00000000                                ....

200003c4 <udc_device_desc>:
200003c4:	02000112 40000000 c6102b3e 02010100     .......@>+......
200003d4:	00000103                                ....

200003d8 <udc_device_qual>:
200003d8:	0200060a 40000000 00000001              .......@....

200003e4 <udc_desc_fs>:
200003e4:	00200209 80000101 000409fa ffff0200     .. .............
200003f4:	050700ff 00400281 02050700 00004002     ......@......@..

20000404 <udc_desc_hs>:
20000404:	00200209 80000101 000409fa ffff0200     .. .............
20000414:	050700ff 02000281 02050700 00020002     ................

20000424 <udi_apis>:
20000424:	200003b0                                ... 

20000428 <udc_config_lsfs>:
20000428:	200003e4 20000424                       ... $.. 

20000430 <udc_config_hs>:
20000430:	20000404 20000424                       ... $.. 

20000438 <udc_config>:
20000438:	200003c4 20000428 200003c4 200003d8     ... (.. ... ... 
20000448:	20000430 00000000                       0.. ....

20000450 <_impure_ptr>:
20000450:	20000458 00000000                       X.. ....

20000458 <impure_data>:
20000458:	00000000 20000744 200007ac 20000814     ....D.. ... ... 
20000468:	00000000 00000000 00000000 00000000     ................
20000478:	00000000 00000000 00000000 00000000     ................
20000488:	00000000 00000000 00000000 00000000     ................
20000498:	00000000 00000000 00000000 00000000     ................
200004a8:	00000000 00000000 00000000 00000000     ................
200004b8:	00000000 00000000 00000000 00000000     ................
200004c8:	00000000 00000000 00000000 00000000     ................
200004d8:	00000000 00000000 00000000 00000000     ................
200004e8:	00000000 00000000 00000000 00000000     ................
200004f8:	00000000 00000000 00000001 00000000     ................
20000508:	abcd330e e66d1234 0005deec 0000000b     .3..4.m.........
20000518:	00000000 00000000 00000000 00000000     ................
20000528:	00000000 00000000 00000000 00000000     ................
20000538:	00000000 00000000 00000000 00000000     ................
20000548:	00000000 00000000 00000000 00000000     ................
20000558:	00000000 00000000 00000000 00000000     ................
20000568:	00000000 00000000 00000000 00000000     ................
20000578:	00000000 00000000 00000000 00000000     ................
20000588:	00000000 00000000 00000000 00000000     ................
20000598:	00000000 00000000 00000000 00000000     ................
200005a8:	00000000 00000000 00000000 00000000     ................
200005b8:	00000000 00000000 00000000 00000000     ................
200005c8:	00000000 00000000 00000000 00000000     ................
200005d8:	00000000 00000000 00000000 00000000     ................
200005e8:	00000000 00000000 00000000 00000000     ................
200005f8:	00000000 00000000 00000000 00000000     ................
20000608:	00000000 00000000 00000000 00000000     ................
20000618:	00000000 00000000 00000000 00000000     ................
20000628:	00000000 00000000 00000000 00000000     ................
20000638:	00000000 00000000 00000000 00000000     ................
20000648:	00000000 00000000 00000000 00000000     ................
20000658:	00000000 00000000 00000000 00000000     ................
20000668:	00000000 00000000 00000000 00000000     ................
20000678:	00000000 00000000 00000000 00000000     ................
20000688:	00000000 00000000 00000000 00000000     ................
20000698:	00000000 00000000 00000000 00000000     ................
200006a8:	00000000 00000000 00000000 00000000     ................
200006b8:	00000000 00000000 00000000 00000000     ................
200006c8:	00000000 00000000 00000000 00000000     ................
200006d8:	00000000 00000000 00000000 00000000     ................
200006e8:	00000000 00000000 00000000 00000000     ................
200006f8:	00000000 00000000 00000000 00000000     ................
20000708:	00000000 00000000 00000000 00000000     ................
20000718:	00000000 00000000 00000000 00000000     ................
20000728:	00000000 00000000 00000000 00000000     ................
20000738:	00000000 00000000 00000000 00000000     ................
20000748:	00000000 00000000 00000000 00000000     ................
20000758:	00000000 00000000 00000000 00000000     ................
20000768:	00000000 00000000 00000000 00000000     ................
20000778:	00000000 00000000 00000000 00000000     ................
20000788:	00000000 00000000 00000000 00000000     ................
20000798:	00000000 00000000 00000000 00000000     ................
200007a8:	00000000 00000000 00000000 00000000     ................
200007b8:	00000000 00000000 00000000 00000000     ................
200007c8:	00000000 00000000 00000000 00000000     ................
200007d8:	00000000 00000000 00000000 00000000     ................
200007e8:	00000000 00000000 00000000 00000000     ................
200007f8:	00000000 00000000 00000000 00000000     ................
20000808:	00000000 00000000 00000000 00000000     ................
20000818:	00000000 00000000 00000000 00000000     ................
20000828:	00000000 00000000 00000000 00000000     ................
20000838:	00000000 00000000 00000000 00000000     ................
20000848:	00000000 00000000 00000000 00000000     ................
20000858:	00000000 00000000 00000000 00000000     ................
20000868:	00000000 00000000 00000000 00000000     ................
20000878:	00000000 00000000                       ........

20000880 <__atexit_recursive_mutex>:
20000880:	200013d8                                ... 

20000884 <__global_locale>:
20000884:	00000043 00000000 00000000 00000000     C...............
20000894:	00000000 00000000 00000000 00000000     ................
200008a4:	00000043 00000000 00000000 00000000     C...............
200008b4:	00000000 00000000 00000000 00000000     ................
200008c4:	00000043 00000000 00000000 00000000     C...............
200008d4:	00000000 00000000 00000000 00000000     ................
200008e4:	00000043 00000000 00000000 00000000     C...............
200008f4:	00000000 00000000 00000000 00000000     ................
20000904:	00000043 00000000 00000000 00000000     C...............
20000914:	00000000 00000000 00000000 00000000     ................
20000924:	00000043 00000000 00000000 00000000     C...............
20000934:	00000000 00000000 00000000 00000000     ................
20000944:	00000043 00000000 00000000 00000000     C...............
20000954:	00000000 00000000 00000000 00000000     ................
20000964:	00089cd1 00088f6d 00000000 0008ac2c     ....m.......,...
20000974:	0008ab28 0008aadc 0008aadc 0008aadc     (...............
20000984:	0008aadc 0008aadc 0008aadc 0008aadc     ................
20000994:	0008aadc 0008aadc ffffffff ffffffff     ................
200009a4:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
200009b4:	00000000 00000000 00000000 00000000     ................
200009c4:	00000000 00000000 53410000 00494943     ..........ASCII.
200009d4:	00000000 00000000 00000000 00000000     ................
200009e4:	00000000 00000000 00000000              ............

200009f0 <__malloc_av_>:
200009f0:	00000000 00000000 200009f0 200009f0     ........... ... 
20000a00:	200009f8 200009f8 20000a00 20000a00     ... ... ... ... 
20000a10:	20000a08 20000a08 20000a10 20000a10     ... ... ... ... 
20000a20:	20000a18 20000a18 20000a20 20000a20     ... ...  ..  .. 
20000a30:	20000a28 20000a28 20000a30 20000a30     (.. (.. 0.. 0.. 
20000a40:	20000a38 20000a38 20000a40 20000a40     8.. 8.. @.. @.. 
20000a50:	20000a48 20000a48 20000a50 20000a50     H.. H.. P.. P.. 
20000a60:	20000a58 20000a58 20000a60 20000a60     X.. X.. `.. `.. 
20000a70:	20000a68 20000a68 20000a70 20000a70     h.. h.. p.. p.. 
20000a80:	20000a78 20000a78 20000a80 20000a80     x.. x.. ... ... 
20000a90:	20000a88 20000a88 20000a90 20000a90     ... ... ... ... 
20000aa0:	20000a98 20000a98 20000aa0 20000aa0     ... ... ... ... 
20000ab0:	20000aa8 20000aa8 20000ab0 20000ab0     ... ... ... ... 
20000ac0:	20000ab8 20000ab8 20000ac0 20000ac0     ... ... ... ... 
20000ad0:	20000ac8 20000ac8 20000ad0 20000ad0     ... ... ... ... 
20000ae0:	20000ad8 20000ad8 20000ae0 20000ae0     ... ... ... ... 
20000af0:	20000ae8 20000ae8 20000af0 20000af0     ... ... ... ... 
20000b00:	20000af8 20000af8 20000b00 20000b00     ... ... ... ... 
20000b10:	20000b08 20000b08 20000b10 20000b10     ... ... ... ... 
20000b20:	20000b18 20000b18 20000b20 20000b20     ... ...  ..  .. 
20000b30:	20000b28 20000b28 20000b30 20000b30     (.. (.. 0.. 0.. 
20000b40:	20000b38 20000b38 20000b40 20000b40     8.. 8.. @.. @.. 
20000b50:	20000b48 20000b48 20000b50 20000b50     H.. H.. P.. P.. 
20000b60:	20000b58 20000b58 20000b60 20000b60     X.. X.. `.. `.. 
20000b70:	20000b68 20000b68 20000b70 20000b70     h.. h.. p.. p.. 
20000b80:	20000b78 20000b78 20000b80 20000b80     x.. x.. ... ... 
20000b90:	20000b88 20000b88 20000b90 20000b90     ... ... ... ... 
20000ba0:	20000b98 20000b98 20000ba0 20000ba0     ... ... ... ... 
20000bb0:	20000ba8 20000ba8 20000bb0 20000bb0     ... ... ... ... 
20000bc0:	20000bb8 20000bb8 20000bc0 20000bc0     ... ... ... ... 
20000bd0:	20000bc8 20000bc8 20000bd0 20000bd0     ... ... ... ... 
20000be0:	20000bd8 20000bd8 20000be0 20000be0     ... ... ... ... 
20000bf0:	20000be8 20000be8 20000bf0 20000bf0     ... ... ... ... 
20000c00:	20000bf8 20000bf8 20000c00 20000c00     ... ... ... ... 
20000c10:	20000c08 20000c08 20000c10 20000c10     ... ... ... ... 
20000c20:	20000c18 20000c18 20000c20 20000c20     ... ...  ..  .. 
20000c30:	20000c28 20000c28 20000c30 20000c30     (.. (.. 0.. 0.. 
20000c40:	20000c38 20000c38 20000c40 20000c40     8.. 8.. @.. @.. 
20000c50:	20000c48 20000c48 20000c50 20000c50     H.. H.. P.. P.. 
20000c60:	20000c58 20000c58 20000c60 20000c60     X.. X.. `.. `.. 
20000c70:	20000c68 20000c68 20000c70 20000c70     h.. h.. p.. p.. 
20000c80:	20000c78 20000c78 20000c80 20000c80     x.. x.. ... ... 
20000c90:	20000c88 20000c88 20000c90 20000c90     ... ... ... ... 
20000ca0:	20000c98 20000c98 20000ca0 20000ca0     ... ... ... ... 
20000cb0:	20000ca8 20000ca8 20000cb0 20000cb0     ... ... ... ... 
20000cc0:	20000cb8 20000cb8 20000cc0 20000cc0     ... ... ... ... 
20000cd0:	20000cc8 20000cc8 20000cd0 20000cd0     ... ... ... ... 
20000ce0:	20000cd8 20000cd8 20000ce0 20000ce0     ... ... ... ... 
20000cf0:	20000ce8 20000ce8 20000cf0 20000cf0     ... ... ... ... 
20000d00:	20000cf8 20000cf8 20000d00 20000d00     ... ... ... ... 
20000d10:	20000d08 20000d08 20000d10 20000d10     ... ... ... ... 
20000d20:	20000d18 20000d18 20000d20 20000d20     ... ...  ..  .. 
20000d30:	20000d28 20000d28 20000d30 20000d30     (.. (.. 0.. 0.. 
20000d40:	20000d38 20000d38 20000d40 20000d40     8.. 8.. @.. @.. 
20000d50:	20000d48 20000d48 20000d50 20000d50     H.. H.. P.. P.. 
20000d60:	20000d58 20000d58 20000d60 20000d60     X.. X.. `.. `.. 
20000d70:	20000d68 20000d68 20000d70 20000d70     h.. h.. p.. p.. 
20000d80:	20000d78 20000d78 20000d80 20000d80     x.. x.. ... ... 
20000d90:	20000d88 20000d88 20000d90 20000d90     ... ... ... ... 
20000da0:	20000d98 20000d98 20000da0 20000da0     ... ... ... ... 
20000db0:	20000da8 20000da8 20000db0 20000db0     ... ... ... ... 
20000dc0:	20000db8 20000db8 20000dc0 20000dc0     ... ... ... ... 
20000dd0:	20000dc8 20000dc8 20000dd0 20000dd0     ... ... ... ... 
20000de0:	20000dd8 20000dd8 20000de0 20000de0     ... ... ... ... 
20000df0:	20000de8 20000de8                       ... ... 

20000df8 <__malloc_sbrk_base>:
20000df8:	ffffffff                                ....

20000dfc <__malloc_trim_threshold>:
20000dfc:	00020000                                ....
