============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Tue May 23 13:27:03 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db CortexM0_SOC_pr.db" in  7.829674s wall, 3.953125s user + 0.203125s system = 4.156250s CPU (53.1%)

RUN-1004 : used memory is 578 MB, reserved memory is 556 MB, peak memory is 578 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.587389s wall, 1.546875s user + 0.046875s system = 1.593750s CPU (100.4%)

RUN-1004 : used memory is 732 MB, reserved memory is 710 MB, peak memory is 732 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.932257s wall, 0.218750s user + 0.093750s system = 0.312500s CPU (4.5%)

RUN-1004 : used memory is 760 MB, reserved memory is 739 MB, peak memory is 760 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.005645s wall, 1.906250s user + 0.140625s system = 2.046875s CPU (22.7%)

RUN-1004 : used memory is 622 MB, reserved memory is 597 MB, peak memory is 761 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.494922s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (102.4%)

RUN-1004 : used memory is 732 MB, reserved memory is 711 MB, peak memory is 761 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.028845s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (2.9%)

RUN-1004 : used memory is 759 MB, reserved memory is 740 MB, peak memory is 761 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.006433s wall, 1.734375s user + 0.140625s system = 1.875000s CPU (20.8%)

RUN-1004 : used memory is 613 MB, reserved memory is 590 MB, peak memory is 761 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.535332s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (99.7%)

RUN-1004 : used memory is 736 MB, reserved memory is 716 MB, peak memory is 761 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.007494s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (3.3%)

RUN-1004 : used memory is 764 MB, reserved memory is 745 MB, peak memory is 764 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.032282s wall, 1.812500s user + 0.078125s system = 1.890625s CPU (20.9%)

RUN-1004 : used memory is 626 MB, reserved memory is 608 MB, peak memory is 764 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.494573s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (102.5%)

RUN-1004 : used memory is 512 MB, reserved memory is 717 MB, peak memory is 764 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.056442s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (3.5%)

RUN-1004 : used memory is 539 MB, reserved memory is 746 MB, peak memory is 764 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.029600s wall, 1.812500s user + 0.093750s system = 1.906250s CPU (21.1%)

RUN-1004 : used memory is 404 MB, reserved memory is 612 MB, peak memory is 764 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.475244s wall, 1.500000s user + 0.078125s system = 1.578125s CPU (107.0%)

RUN-1004 : used memory is 251 MB, reserved memory is 718 MB, peak memory is 764 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.003623s wall, 0.265625s user + 0.125000s system = 0.390625s CPU (5.6%)

RUN-1004 : used memory is 281 MB, reserved memory is 748 MB, peak memory is 764 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.975805s wall, 1.921875s user + 0.234375s system = 2.156250s CPU (24.0%)

RUN-1004 : used memory is 144 MB, reserved memory is 608 MB, peak memory is 764 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.470288s wall, 1.437500s user + 0.062500s system = 1.500000s CPU (102.0%)

RUN-1004 : used memory is 245 MB, reserved memory is 726 MB, peak memory is 764 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.079878s wall, 0.265625s user + 0.171875s system = 0.437500s CPU (6.2%)

RUN-1004 : used memory is 273 MB, reserved memory is 755 MB, peak memory is 764 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.052278s wall, 1.812500s user + 0.250000s system = 2.062500s CPU (22.8%)

RUN-1004 : used memory is 137 MB, reserved memory is 617 MB, peak memory is 764 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.446905s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (100.4%)

RUN-1004 : used memory is 248 MB, reserved memory is 726 MB, peak memory is 764 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.056890s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (8.0%)

RUN-1004 : used memory is 276 MB, reserved memory is 755 MB, peak memory is 764 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.988031s wall, 2.046875s user + 0.125000s system = 2.171875s CPU (24.2%)

RUN-1004 : used memory is 147 MB, reserved memory is 625 MB, peak memory is 764 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.502207s wall, 1.500000s user + 0.078125s system = 1.578125s CPU (105.1%)

RUN-1004 : used memory is 249 MB, reserved memory is 731 MB, peak memory is 764 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.977398s wall, 0.296875s user + 0.187500s system = 0.484375s CPU (6.9%)

RUN-1004 : used memory is 278 MB, reserved memory is 761 MB, peak memory is 764 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.992714s wall, 1.937500s user + 0.296875s system = 2.234375s CPU (24.8%)

RUN-1004 : used memory is 176 MB, reserved memory is 660 MB, peak memory is 764 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.584808s wall, 1.593750s user + 0.031250s system = 1.625000s CPU (102.5%)

RUN-1004 : used memory is 243 MB, reserved memory is 733 MB, peak memory is 764 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.075468s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (4.9%)

RUN-1004 : used memory is 272 MB, reserved memory is 763 MB, peak memory is 764 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.146652s wall, 2.015625s user + 0.171875s system = 2.187500s CPU (23.9%)

RUN-1004 : used memory is 171 MB, reserved memory is 661 MB, peak memory is 764 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.502266s wall, 1.531250s user + 0.046875s system = 1.578125s CPU (105.0%)

RUN-1004 : used memory is 249 MB, reserved memory is 739 MB, peak memory is 764 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.077865s wall, 0.328125s user + 0.109375s system = 0.437500s CPU (6.2%)

RUN-1004 : used memory is 278 MB, reserved memory is 769 MB, peak memory is 764 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.059655s wall, 2.015625s user + 0.156250s system = 2.171875s CPU (24.0%)

RUN-1004 : used memory is 175 MB, reserved memory is 668 MB, peak memory is 764 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(973)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(118)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(129)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(702)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(759)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(493)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(77)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.167905s wall, 3.078125s user + 0.140625s system = 3.218750s CPU (101.6%)

RUN-1004 : used memory is 305 MB, reserved memory is 354 MB, peak memory is 764 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "en" in ../rtl/CortexM0_SoC.v(77)
SYN-5014 WARNING: the net's pin: pin "i3" in ../rtl/out/bzmusic_ctrl.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24559/1942 useful/useless nets, 23174/751 useful/useless insts
SYN-1021 : Optimized 116 onehot mux instances.
SYN-1020 : Optimized 187 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 203 instances.
SYN-1015 : Optimize round 1, 3429 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24309/57 useful/useless nets, 22970/351 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 404 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 24305/1 useful/useless nets, 22966/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 454 instances.
SYN-1015 : Optimize round 1, 478 better
SYN-1014 : Optimize round 2
SYN-1032 : 368/44 useful/useless nets, 204/12 useful/useless insts
SYN-1015 : Optimize round 2, 147 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.541455s wall, 5.328125s user + 0.406250s system = 5.734375s CPU (103.5%)

RUN-1004 : used memory is 400 MB, reserved memory is 451 MB, peak memory is 764 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20806
  #and                   9883
  #nand                     0
  #or                    2115
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6517
  #bufif1                   3
  #MX21                   597
  #FADD                     0
  #DFF                   1618
  #LATCH                    0
#MACRO_ADD                 24
#MACRO_EQ                 142
#MACRO_MULT                 1
#MACRO_MUX                268

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19188  |1618   |182    |
|  Interconncet |AHBlite_Interconnect |170    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.522160s wall, 2.265625s user + 0.062500s system = 2.328125s CPU (92.3%)

RUN-1004 : used memory is 537 MB, reserved memory is 584 MB, peak memory is 764 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 67 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1092 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 24 instances.
SYN-1032 : 23108/34 useful/useless nets, 22184/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23567/176 useful/useless nets, 22643/156 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 73068, tnet num: 23584, tinst num: 22645, tnode num: 100618, tedge num: 111975.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.063373s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (99.9%)

RUN-1004 : used memory is 701 MB, reserved memory is 739 MB, peak memory is 764 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 579 (3.21), #lev = 13 (4.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 581 (3.25), #lev = 12 (3.98)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1435 instances into 593 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.02), #lev = 5 (3.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.12), #lev = 5 (3.18)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 28717.18 sec
SYN-3001 : Mapper mapped 302 instances into 93 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5227 (3.90), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.14 sec, map = 28717.40 sec
SYN-3001 : Mapper mapped 18818 instances into 5227 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6269
  #lut4                  4093
  #lut5                  1818
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                     6269   out of  19600   31.98%
#reg                     1606   out of  19600    8.19%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5911   |358    |1617   |37     |3      |
|  Interconncet |AHBlite_Interconnect |93     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5227   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8909/0 useful/useless nets, 7997/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.181749s wall, 18.968750s user + 0.343750s system = 19.312500s CPU (100.7%)

RUN-1004 : used memory is 640 MB, reserved memory is 714 MB, peak memory is 916 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.048217s wall, 2.765625s user + 0.125000s system = 2.890625s CPU (94.8%)

RUN-1004 : used memory is 631 MB, reserved memory is 673 MB, peak memory is 916 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7777 instances
RUN-1001 : 5908 luts, 1606 seqs, 92 mslices, 57 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8251 nets
RUN-1001 : 4219 nets have 2 pins
RUN-1001 : 2928 nets have [3 - 5] pins
RUN-1001 : 691 nets have [6 - 10] pins
RUN-1001 : 221 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7775 instances, 5908 luts, 1606 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37723, tnet num: 8205, tinst num: 7775, tnode num: 42963, tedge num: 61211.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.045114s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.86896e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7775.
PHY-3001 : End clustering;  0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.6016e+06, overlap = 90
PHY-3002 : Step(2): len = 1.43115e+06, overlap = 90.0625
PHY-3002 : Step(3): len = 1.33244e+06, overlap = 94
PHY-3002 : Step(4): len = 1.24096e+06, overlap = 89.75
PHY-3002 : Step(5): len = 1.22696e+06, overlap = 92.75
PHY-3002 : Step(6): len = 1.21207e+06, overlap = 94.0313
PHY-3002 : Step(7): len = 1.19811e+06, overlap = 99.1875
PHY-3002 : Step(8): len = 1.09881e+06, overlap = 122.938
PHY-3002 : Step(9): len = 986175, overlap = 148.156
PHY-3002 : Step(10): len = 958638, overlap = 152.313
PHY-3002 : Step(11): len = 939913, overlap = 155.75
PHY-3002 : Step(12): len = 924359, overlap = 159.688
PHY-3002 : Step(13): len = 908177, overlap = 162.625
PHY-3002 : Step(14): len = 898298, overlap = 165.188
PHY-3002 : Step(15): len = 888645, overlap = 167.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.36706e-05
PHY-3002 : Step(16): len = 904066, overlap = 157.75
PHY-3002 : Step(17): len = 899559, overlap = 157.594
PHY-3002 : Step(18): len = 897102, overlap = 144.125
PHY-3002 : Step(19): len = 892605, overlap = 132.719
PHY-3002 : Step(20): len = 885073, overlap = 138.625
PHY-3002 : Step(21): len = 875459, overlap = 133.5
PHY-3002 : Step(22): len = 869867, overlap = 133.375
PHY-3002 : Step(23): len = 864383, overlap = 128.438
PHY-3002 : Step(24): len = 858041, overlap = 135.656
PHY-3002 : Step(25): len = 852688, overlap = 140.344
PHY-3002 : Step(26): len = 846951, overlap = 143.219
PHY-3002 : Step(27): len = 840182, overlap = 140.656
PHY-3002 : Step(28): len = 834659, overlap = 141.5
PHY-3002 : Step(29): len = 829414, overlap = 141.125
PHY-3002 : Step(30): len = 821966, overlap = 140.844
PHY-3002 : Step(31): len = 815485, overlap = 135.031
PHY-3002 : Step(32): len = 811230, overlap = 132.969
PHY-3002 : Step(33): len = 805654, overlap = 130.563
PHY-3002 : Step(34): len = 792926, overlap = 128.219
PHY-3002 : Step(35): len = 786610, overlap = 130.188
PHY-3002 : Step(36): len = 784044, overlap = 129.406
PHY-3002 : Step(37): len = 770426, overlap = 123.219
PHY-3002 : Step(38): len = 751869, overlap = 120.906
PHY-3002 : Step(39): len = 747853, overlap = 120.469
PHY-3002 : Step(40): len = 744598, overlap = 120.344
PHY-3002 : Step(41): len = 707704, overlap = 141.031
PHY-3002 : Step(42): len = 699460, overlap = 143.969
PHY-3002 : Step(43): len = 696117, overlap = 137.594
PHY-3002 : Step(44): len = 690515, overlap = 126.656
PHY-3002 : Step(45): len = 686741, overlap = 128.031
PHY-3002 : Step(46): len = 683250, overlap = 132.375
PHY-3002 : Step(47): len = 677755, overlap = 133.625
PHY-3002 : Step(48): len = 674238, overlap = 136.969
PHY-3002 : Step(49): len = 668521, overlap = 136.125
PHY-3002 : Step(50): len = 663532, overlap = 130.531
PHY-3002 : Step(51): len = 660117, overlap = 132.781
PHY-3002 : Step(52): len = 657553, overlap = 135.219
PHY-3002 : Step(53): len = 649599, overlap = 136.281
PHY-3002 : Step(54): len = 643017, overlap = 134.563
PHY-3002 : Step(55): len = 640574, overlap = 130.594
PHY-3002 : Step(56): len = 636580, overlap = 133.094
PHY-3002 : Step(57): len = 629899, overlap = 135.281
PHY-3002 : Step(58): len = 626998, overlap = 137.625
PHY-3002 : Step(59): len = 624545, overlap = 139.219
PHY-3002 : Step(60): len = 621519, overlap = 142.281
PHY-3002 : Step(61): len = 617439, overlap = 139.625
PHY-3002 : Step(62): len = 614198, overlap = 134.656
PHY-3002 : Step(63): len = 610446, overlap = 130.281
PHY-3002 : Step(64): len = 604065, overlap = 131.844
PHY-3002 : Step(65): len = 600640, overlap = 130.344
PHY-3002 : Step(66): len = 598544, overlap = 131.125
PHY-3002 : Step(67): len = 592550, overlap = 134.969
PHY-3002 : Step(68): len = 587687, overlap = 142.625
PHY-3002 : Step(69): len = 584933, overlap = 143.063
PHY-3002 : Step(70): len = 582860, overlap = 139
PHY-3002 : Step(71): len = 578525, overlap = 144.75
PHY-3002 : Step(72): len = 576102, overlap = 143.156
PHY-3002 : Step(73): len = 571716, overlap = 148.844
PHY-3002 : Step(74): len = 568859, overlap = 152.688
PHY-3002 : Step(75): len = 565495, overlap = 156.625
PHY-3002 : Step(76): len = 561945, overlap = 153.344
PHY-3002 : Step(77): len = 557831, overlap = 153.531
PHY-3002 : Step(78): len = 555823, overlap = 151.469
PHY-3002 : Step(79): len = 548280, overlap = 153.969
PHY-3002 : Step(80): len = 545487, overlap = 149.656
PHY-3002 : Step(81): len = 543714, overlap = 150.5
PHY-3002 : Step(82): len = 542215, overlap = 153.125
PHY-3002 : Step(83): len = 540210, overlap = 150.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107341
PHY-3002 : Step(84): len = 541505, overlap = 158.781
PHY-3002 : Step(85): len = 544197, overlap = 154.375
PHY-3002 : Step(86): len = 552140, overlap = 138.625
PHY-3002 : Step(87): len = 554661, overlap = 134.469
PHY-3002 : Step(88): len = 555932, overlap = 137.75
PHY-3002 : Step(89): len = 557594, overlap = 135.688
PHY-3002 : Step(90): len = 563773, overlap = 132.875
PHY-3002 : Step(91): len = 564980, overlap = 130.156
PHY-3002 : Step(92): len = 565934, overlap = 122.563
PHY-3002 : Step(93): len = 568798, overlap = 114.719
PHY-3002 : Step(94): len = 571372, overlap = 113.875
PHY-3002 : Step(95): len = 570738, overlap = 111.781
PHY-3002 : Step(96): len = 570665, overlap = 107.406
PHY-3002 : Step(97): len = 571291, overlap = 107.406
PHY-3002 : Step(98): len = 572329, overlap = 103.656
PHY-3002 : Step(99): len = 572613, overlap = 99.4688
PHY-3002 : Step(100): len = 572492, overlap = 96.5
PHY-3002 : Step(101): len = 571722, overlap = 98.75
PHY-3002 : Step(102): len = 570843, overlap = 103.875
PHY-3002 : Step(103): len = 569821, overlap = 99.8438
PHY-3002 : Step(104): len = 568400, overlap = 104.469
PHY-3002 : Step(105): len = 567820, overlap = 104.094
PHY-3002 : Step(106): len = 566562, overlap = 108.656
PHY-3002 : Step(107): len = 565525, overlap = 103.813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000214683
PHY-3002 : Step(108): len = 566758, overlap = 105.75
PHY-3002 : Step(109): len = 571245, overlap = 94.9375
PHY-3002 : Step(110): len = 577404, overlap = 91.7188
PHY-3002 : Step(111): len = 579669, overlap = 88.1875
PHY-3002 : Step(112): len = 583073, overlap = 101.438
PHY-3002 : Step(113): len = 584751, overlap = 89.125
PHY-3002 : Step(114): len = 586987, overlap = 89.6875
PHY-3002 : Step(115): len = 588085, overlap = 84.1875
PHY-3002 : Step(116): len = 589874, overlap = 86.9688
PHY-3002 : Step(117): len = 591758, overlap = 92.3125
PHY-3002 : Step(118): len = 592848, overlap = 85.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018545s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (84.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.31898e+06, over cnt = 1842(5%), over = 2818, worst = 9
PHY-1002 : len = 1.32658e+06, over cnt = 1622(4%), over = 2257, worst = 9
PHY-1002 : len = 1.33834e+06, over cnt = 1191(3%), over = 1649, worst = 9
PHY-1002 : len = 1.36798e+06, over cnt = 711(2%), over = 971, worst = 9
PHY-1002 : len = 1.38978e+06, over cnt = 505(1%), over = 725, worst = 9
PHY-1001 : End global iterations;  1.355919s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (146.3%)

PHY-1001 : Congestion index: top1 = 90.63, top5 = 81.88, top10 = 74.38, top15 = 67.50.
PHY-3001 : End congestion estimation;  1.953244s wall, 2.578125s user + 0.000000s system = 2.578125s CPU (132.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.495964s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (94.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.65327e-05
PHY-3002 : Step(119): len = 562840, overlap = 66.3125
PHY-3002 : Step(120): len = 527849, overlap = 91.8438
PHY-3002 : Step(121): len = 506722, overlap = 105.25
PHY-3002 : Step(122): len = 487942, overlap = 119.906
PHY-3002 : Step(123): len = 471723, overlap = 133.25
PHY-3002 : Step(124): len = 457115, overlap = 150.688
PHY-3002 : Step(125): len = 438609, overlap = 172.375
PHY-3002 : Step(126): len = 418706, overlap = 194.063
PHY-3002 : Step(127): len = 406438, overlap = 208.719
PHY-3002 : Step(128): len = 390497, overlap = 225.219
PHY-3002 : Step(129): len = 375328, overlap = 239.125
PHY-3002 : Step(130): len = 367121, overlap = 244.344
PHY-3002 : Step(131): len = 357468, overlap = 251.688
PHY-3002 : Step(132): len = 353407, overlap = 257.031
PHY-3002 : Step(133): len = 350321, overlap = 247.219
PHY-3002 : Step(134): len = 348719, overlap = 243.438
PHY-3002 : Step(135): len = 349447, overlap = 229.781
PHY-3002 : Step(136): len = 348760, overlap = 223.281
PHY-3002 : Step(137): len = 348385, overlap = 219.406
PHY-3002 : Step(138): len = 349532, overlap = 208
PHY-3002 : Step(139): len = 349533, overlap = 204.188
PHY-3002 : Step(140): len = 348405, overlap = 202.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.30654e-05
PHY-3002 : Step(141): len = 358628, overlap = 186.438
PHY-3002 : Step(142): len = 375467, overlap = 162.469
PHY-3002 : Step(143): len = 384490, overlap = 150.094
PHY-3002 : Step(144): len = 394782, overlap = 138.75
PHY-3002 : Step(145): len = 397818, overlap = 133.594
PHY-3002 : Step(146): len = 400898, overlap = 126.875
PHY-3002 : Step(147): len = 402394, overlap = 120.438
PHY-3002 : Step(148): len = 403224, overlap = 120.125
PHY-3002 : Step(149): len = 402331, overlap = 116.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106131
PHY-3002 : Step(150): len = 417801, overlap = 89.8125
PHY-3002 : Step(151): len = 429212, overlap = 61.5625
PHY-3002 : Step(152): len = 436022, overlap = 48.7813
PHY-3002 : Step(153): len = 444139, overlap = 40.9375
PHY-3002 : Step(154): len = 444727, overlap = 39.4063
PHY-3002 : Step(155): len = 446017, overlap = 40.3438
PHY-3002 : Step(156): len = 445567, overlap = 43.5938
PHY-3002 : Step(157): len = 444693, overlap = 49.5625
PHY-3002 : Step(158): len = 444073, overlap = 51.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000206358
PHY-3002 : Step(159): len = 461230, overlap = 29.8438
PHY-3002 : Step(160): len = 470933, overlap = 22.5625
PHY-3002 : Step(161): len = 481109, overlap = 24.625
PHY-3002 : Step(162): len = 489818, overlap = 22.1875
PHY-3002 : Step(163): len = 497462, overlap = 18.375
PHY-3002 : Step(164): len = 501231, overlap = 14.5
PHY-3002 : Step(165): len = 503635, overlap = 12.4375
PHY-3002 : Step(166): len = 503109, overlap = 9.25
PHY-3002 : Step(167): len = 501828, overlap = 8.34375
PHY-3002 : Step(168): len = 499967, overlap = 9.78125
PHY-3002 : Step(169): len = 498604, overlap = 9.84375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000412715
PHY-3002 : Step(170): len = 512538, overlap = 3.84375
PHY-3002 : Step(171): len = 521529, overlap = 2.6875
PHY-3002 : Step(172): len = 529540, overlap = 3.84375
PHY-3002 : Step(173): len = 533654, overlap = 3.9375
PHY-3002 : Step(174): len = 539078, overlap = 6.21875
PHY-3002 : Step(175): len = 544650, overlap = 6.5625
PHY-3002 : Step(176): len = 544042, overlap = 7.3125
PHY-3002 : Step(177): len = 543587, overlap = 6.78125
PHY-3002 : Step(178): len = 542573, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000825431
PHY-3002 : Step(179): len = 552367, overlap = 6.03125
PHY-3002 : Step(180): len = 561489, overlap = 3.625
PHY-3002 : Step(181): len = 570595, overlap = 2.75
PHY-3002 : Step(182): len = 579788, overlap = 3.46875
PHY-3002 : Step(183): len = 583199, overlap = 2.34375
PHY-3002 : Step(184): len = 583291, overlap = 2.34375
PHY-3002 : Step(185): len = 582474, overlap = 1.40625
PHY-3002 : Step(186): len = 581526, overlap = 1.375
PHY-3002 : Step(187): len = 581009, overlap = 1.09375
PHY-3002 : Step(188): len = 582908, overlap = 1.125
PHY-3002 : Step(189): len = 583933, overlap = 0.46875
PHY-3002 : Step(190): len = 582625, overlap = 1.1875
PHY-3002 : Step(191): len = 580193, overlap = 1.90625
PHY-3002 : Step(192): len = 578426, overlap = 1.96875
PHY-3002 : Step(193): len = 577094, overlap = 1.46875
PHY-3002 : Step(194): len = 576269, overlap = 1
PHY-3002 : Step(195): len = 575450, overlap = 1.53125
PHY-3002 : Step(196): len = 573907, overlap = 1.8125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00165086
PHY-3002 : Step(197): len = 580609, overlap = 0.46875
PHY-3002 : Step(198): len = 585670, overlap = 0
PHY-3002 : Step(199): len = 588221, overlap = 0
PHY-3002 : Step(200): len = 589310, overlap = 0.5
PHY-3002 : Step(201): len = 590663, overlap = 0.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37168e+06, over cnt = 545(1%), over = 718, worst = 5
PHY-1002 : len = 1.3757e+06, over cnt = 303(0%), over = 383, worst = 4
PHY-1002 : len = 1.37688e+06, over cnt = 172(0%), over = 218, worst = 4
PHY-1002 : len = 1.37378e+06, over cnt = 107(0%), over = 137, worst = 4
PHY-1002 : len = 1.3708e+06, over cnt = 82(0%), over = 104, worst = 4
PHY-1001 : End global iterations;  1.210268s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (157.5%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 45.00, top15 = 41.88.
PHY-3001 : End congestion estimation;  1.861283s wall, 2.546875s user + 0.015625s system = 2.562500s CPU (137.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.489558s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00082365
PHY-3002 : Step(202): len = 589124, overlap = 9.1875
PHY-3002 : Step(203): len = 576561, overlap = 10.875
PHY-3002 : Step(204): len = 566188, overlap = 8.15625
PHY-3002 : Step(205): len = 555837, overlap = 9.8125
PHY-3002 : Step(206): len = 547824, overlap = 11.1563
PHY-3002 : Step(207): len = 539529, overlap = 9.4375
PHY-3002 : Step(208): len = 533806, overlap = 11.8438
PHY-3002 : Step(209): len = 530277, overlap = 8.78125
PHY-3002 : Step(210): len = 523729, overlap = 11.4688
PHY-3002 : Step(211): len = 518426, overlap = 11.4375
PHY-3002 : Step(212): len = 515667, overlap = 9.625
PHY-3002 : Step(213): len = 512128, overlap = 11.9063
PHY-3002 : Step(214): len = 509828, overlap = 11.2188
PHY-3002 : Step(215): len = 506536, overlap = 13.0938
PHY-3002 : Step(216): len = 503661, overlap = 11.1563
PHY-3002 : Step(217): len = 501678, overlap = 9.15625
PHY-3002 : Step(218): len = 499959, overlap = 12.8125
PHY-3002 : Step(219): len = 498499, overlap = 12.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0016473
PHY-3002 : Step(220): len = 505738, overlap = 11.5938
PHY-3002 : Step(221): len = 511175, overlap = 11.9063
PHY-3002 : Step(222): len = 516651, overlap = 10.8438
PHY-3002 : Step(223): len = 521857, overlap = 8.375
PHY-3002 : Step(224): len = 525821, overlap = 7.28125
PHY-3002 : Step(225): len = 527399, overlap = 7.875
PHY-3002 : Step(226): len = 528609, overlap = 7.96875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0032946
PHY-3002 : Step(227): len = 534310, overlap = 6.34375
PHY-3002 : Step(228): len = 539780, overlap = 5.1875
PHY-3002 : Step(229): len = 545577, overlap = 4.8125
PHY-3002 : Step(230): len = 547959, overlap = 3.59375
PHY-3002 : Step(231): len = 549421, overlap = 4.3125
PHY-3002 : Step(232): len = 550917, overlap = 4.375
PHY-3002 : Step(233): len = 551577, overlap = 3.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00613329
PHY-3002 : Step(234): len = 553742, overlap = 4.09375
PHY-3002 : Step(235): len = 555800, overlap = 3.5625
PHY-3002 : Step(236): len = 559038, overlap = 2.84375
PHY-3002 : Step(237): len = 562517, overlap = 1.78125
PHY-3002 : Step(238): len = 565031, overlap = 2.0625
PHY-3002 : Step(239): len = 568286, overlap = 0.78125
PHY-3002 : Step(240): len = 570981, overlap = 1.8125
PHY-3002 : Step(241): len = 571861, overlap = 1.28125
PHY-3002 : Step(242): len = 573857, overlap = 1.90625
PHY-3002 : Step(243): len = 574649, overlap = 2.46875
PHY-3002 : Step(244): len = 574927, overlap = 2.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0122666
PHY-3002 : Step(245): len = 576295, overlap = 2.59375
PHY-3002 : Step(246): len = 578182, overlap = 2.53125
PHY-3002 : Step(247): len = 579420, overlap = 1.75
PHY-3002 : Step(248): len = 581904, overlap = 2.53125
PHY-3002 : Step(249): len = 583124, overlap = 1.5
PHY-3002 : Step(250): len = 584308, overlap = 2.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0198797
PHY-3002 : Step(251): len = 584668, overlap = 2.1875
PHY-3002 : Step(252): len = 587384, overlap = 2.0625
PHY-3002 : Step(253): len = 589427, overlap = 1.21875
PHY-3002 : Step(254): len = 590065, overlap = 2
PHY-3002 : Step(255): len = 590637, overlap = 1.125
PHY-3002 : Step(256): len = 591661, overlap = 1.71875
PHY-3002 : Step(257): len = 592703, overlap = 1.71875
PHY-3002 : Step(258): len = 593603, overlap = 1.625
PHY-3002 : Step(259): len = 594319, overlap = 1.65625
PHY-3002 : Step(260): len = 595684, overlap = 2.09375
PHY-3002 : Step(261): len = 596689, overlap = 1.5
PHY-3002 : Step(262): len = 597130, overlap = 2.78125
PHY-3002 : Step(263): len = 597483, overlap = 2.40625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0325129
PHY-3002 : Step(264): len = 597827, overlap = 2.65625
PHY-3002 : Step(265): len = 599439, overlap = 1.4375
PHY-3002 : Step(266): len = 600707, overlap = 2.4375
PHY-3002 : Step(267): len = 600980, overlap = 1.375
PHY-3002 : Step(268): len = 601524, overlap = 2.65625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 81.66 peak overflow 1.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43718e+06, over cnt = 350(0%), over = 471, worst = 8
PHY-1002 : len = 1.43848e+06, over cnt = 230(0%), over = 326, worst = 8
PHY-1002 : len = 1.43749e+06, over cnt = 150(0%), over = 234, worst = 8
PHY-1002 : len = 1.43707e+06, over cnt = 123(0%), over = 204, worst = 8
PHY-1002 : len = 1.43514e+06, over cnt = 96(0%), over = 167, worst = 8
PHY-1001 : End global iterations;  1.005948s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (183.3%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 45.00, top15 = 41.25.
PHY-1001 : End incremental global routing;  1.621072s wall, 2.453125s user + 0.031250s system = 2.484375s CPU (153.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.488047s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (102.4%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7682 has valid locations, 164 needs to be replaced
PHY-3001 : design contains 7918 instances, 5928 luts, 1729 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 621148
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36778e+06, over cnt = 361(1%), over = 481, worst = 9
PHY-1002 : len = 1.36909e+06, over cnt = 234(0%), over = 329, worst = 8
PHY-1002 : len = 1.36904e+06, over cnt = 114(0%), over = 194, worst = 8
PHY-1002 : len = 1.36733e+06, over cnt = 69(0%), over = 144, worst = 8
PHY-1002 : len = 1.36557e+06, over cnt = 49(0%), over = 121, worst = 8
PHY-1001 : End global iterations;  1.039171s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (168.4%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.63, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.468128s wall, 3.171875s user + 0.000000s system = 3.171875s CPU (128.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.701388s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (98.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(269): len = 620374, overlap = 0
PHY-3002 : Step(270): len = 620374, overlap = 0
PHY-3002 : Step(271): len = 619895, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36587e+06, over cnt = 110(0%), over = 184, worst = 8
PHY-1002 : len = 1.36598e+06, over cnt = 81(0%), over = 154, worst = 8
PHY-1002 : len = 1.36575e+06, over cnt = 60(0%), over = 133, worst = 8
PHY-1002 : len = 1.36541e+06, over cnt = 45(0%), over = 117, worst = 8
PHY-1002 : len = 1.36542e+06, over cnt = 43(0%), over = 115, worst = 8
PHY-1001 : End global iterations;  0.632262s wall, 0.640625s user + 0.062500s system = 0.703125s CPU (111.2%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.63, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.172689s wall, 1.171875s user + 0.062500s system = 1.234375s CPU (105.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.493031s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (104.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0189273
PHY-3002 : Step(272): len = 619788, overlap = 2.65625
PHY-3002 : Step(273): len = 619788, overlap = 2.65625
PHY-3001 : Final: Len = 619788, Over = 2.65625
PHY-3001 : End incremental placement;  5.174253s wall, 5.906250s user + 0.156250s system = 6.062500s CPU (117.2%)

OPT-1001 : End high-fanout net optimization;  7.955984s wall, 9.531250s user + 0.203125s system = 9.734375s CPU (122.4%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36847e+06, over cnt = 377(1%), over = 517, worst = 9
PHY-1002 : len = 1.37018e+06, over cnt = 227(0%), over = 336, worst = 9
PHY-1002 : len = 1.36952e+06, over cnt = 126(0%), over = 221, worst = 9
PHY-1002 : len = 1.36781e+06, over cnt = 86(0%), over = 176, worst = 9
PHY-1002 : len = 1.36566e+06, over cnt = 66(0%), over = 149, worst = 9
PHY-1001 : End global iterations;  1.013261s wall, 1.906250s user + 0.031250s system = 1.937500s CPU (191.2%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.00, top10 = 45.63, top15 = 41.88.
OPT-1001 : End congestion update;  1.630563s wall, 2.546875s user + 0.031250s system = 2.578125s CPU (158.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.409753s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.1%)

OPT-1001 : Start: WNS 103 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1408 TNS 0 NUM_FEPS 0 with 12 cells processed and 6898 slack improved
OPT-1001 : Iter 2: improved WNS 1795 TNS 0 NUM_FEPS 0 with 20 cells processed and 9800 slack improved
OPT-1001 : Iter 3: improved WNS 2083 TNS 0 NUM_FEPS 0 with 15 cells processed and 7616 slack improved
OPT-1001 : Iter 4: improved WNS 2303 TNS 0 NUM_FEPS 0 with 21 cells processed and 7016 slack improved
OPT-1001 : Iter 5: improved WNS 2303 TNS 0 NUM_FEPS 0 with 14 cells processed and 4738 slack improved
OPT-1001 : Iter 6: improved WNS 2303 TNS 0 NUM_FEPS 0 with 7 cells processed and 2584 slack improved
OPT-1001 : End global optimization;  3.422896s wall, 4.343750s user + 0.031250s system = 4.375000s CPU (127.8%)

OPT-1001 : End physical optimization;  11.388259s wall, 13.875000s user + 0.234375s system = 14.109375s CPU (123.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5928 LUT to BLE ...
SYN-4008 : Packed 5928 LUT and 695 SEQ to BLE.
SYN-4003 : Packing 1034 remaining SEQ's ...
SYN-4005 : Packed 1008 SEQ with LUT/SLICE
SYN-4006 : 4229 single LUT's are left
SYN-4006 : 26 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5954/6218 primitive instances ...
PHY-3001 : End packing;  1.173962s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (101.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3731 instances
RUN-1001 : 1808 mslices, 1809 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7885 nets
RUN-1001 : 3178 nets have 2 pins
RUN-1001 : 3292 nets have [3 - 5] pins
RUN-1001 : 820 nets have [6 - 10] pins
RUN-1001 : 321 nets have [11 - 20] pins
RUN-1001 : 271 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 645053, Over = 26.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42278e+06, over cnt = 346(0%), over = 420, worst = 4
PHY-1002 : len = 1.42394e+06, over cnt = 229(0%), over = 276, worst = 4
PHY-1002 : len = 1.42343e+06, over cnt = 166(0%), over = 201, worst = 4
PHY-1002 : len = 1.41934e+06, over cnt = 102(0%), over = 129, worst = 4
PHY-1002 : len = 1.41586e+06, over cnt = 68(0%), over = 80, worst = 3
PHY-1001 : End global iterations;  1.054215s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (176.4%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 51.88, top10 = 46.88, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.937958s wall, 3.750000s user + 0.031250s system = 3.781250s CPU (128.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.517494s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000219717
PHY-3002 : Step(274): len = 624670, overlap = 30.25
PHY-3002 : Step(275): len = 612692, overlap = 29.5
PHY-3002 : Step(276): len = 603930, overlap = 32.25
PHY-3002 : Step(277): len = 595973, overlap = 38
PHY-3002 : Step(278): len = 589497, overlap = 42.75
PHY-3002 : Step(279): len = 582928, overlap = 44.5
PHY-3002 : Step(280): len = 576854, overlap = 50
PHY-3002 : Step(281): len = 572132, overlap = 52.75
PHY-3002 : Step(282): len = 564727, overlap = 65.25
PHY-3002 : Step(283): len = 560835, overlap = 66
PHY-3002 : Step(284): len = 556799, overlap = 71.25
PHY-3002 : Step(285): len = 552543, overlap = 71
PHY-3002 : Step(286): len = 548693, overlap = 74
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000439435
PHY-3002 : Step(287): len = 565911, overlap = 55.25
PHY-3002 : Step(288): len = 568275, overlap = 52.5
PHY-3002 : Step(289): len = 572549, overlap = 48.25
PHY-3002 : Step(290): len = 577759, overlap = 44
PHY-3002 : Step(291): len = 581380, overlap = 39.75
PHY-3002 : Step(292): len = 585198, overlap = 37.5
PHY-3002 : Step(293): len = 588202, overlap = 35.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000878869
PHY-3002 : Step(294): len = 598484, overlap = 30.25
PHY-3002 : Step(295): len = 602486, overlap = 28.75
PHY-3002 : Step(296): len = 606989, overlap = 26.25
PHY-3002 : Step(297): len = 612880, overlap = 21.5
PHY-3002 : Step(298): len = 616179, overlap = 19.5
PHY-3002 : Step(299): len = 618181, overlap = 17.25
PHY-3002 : Step(300): len = 623795, overlap = 14
PHY-3002 : Step(301): len = 624496, overlap = 15.25
PHY-3002 : Step(302): len = 625570, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0016757
PHY-3002 : Step(303): len = 632690, overlap = 13
PHY-3002 : Step(304): len = 635282, overlap = 11.5
PHY-3002 : Step(305): len = 638008, overlap = 12.25
PHY-3002 : Step(306): len = 641947, overlap = 12.5
PHY-3002 : Step(307): len = 645180, overlap = 11.75
PHY-3002 : Step(308): len = 646358, overlap = 10.5
PHY-3002 : Step(309): len = 647138, overlap = 9.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00305794
PHY-3002 : Step(310): len = 650784, overlap = 8.25
PHY-3002 : Step(311): len = 653519, overlap = 8.75
PHY-3002 : Step(312): len = 656340, overlap = 9
PHY-3002 : Step(313): len = 658490, overlap = 9
PHY-3002 : Step(314): len = 660308, overlap = 9
PHY-3002 : Step(315): len = 661876, overlap = 8.75
PHY-3002 : Step(316): len = 663268, overlap = 8.25
PHY-3002 : Step(317): len = 664528, overlap = 7.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00551821
PHY-3002 : Step(318): len = 667176, overlap = 8
PHY-3002 : Step(319): len = 669409, overlap = 8
PHY-3002 : Step(320): len = 671419, overlap = 8.75
PHY-3002 : Step(321): len = 672772, overlap = 8.5
PHY-3002 : Step(322): len = 674036, overlap = 8
PHY-3002 : Step(323): len = 675154, overlap = 8.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00892846
PHY-3002 : Step(324): len = 676804, overlap = 6.75
PHY-3002 : Step(325): len = 678654, overlap = 6.25
PHY-3002 : Step(326): len = 680114, overlap = 6.75
PHY-3002 : Step(327): len = 681235, overlap = 7.25
PHY-3002 : Step(328): len = 682335, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.651937s wall, 1.796875s user + 2.015625s system = 3.812500s CPU (230.8%)

PHY-3001 : Trial Legalized: Len = 694410
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.55248e+06, over cnt = 310(0%), over = 341, worst = 3
PHY-1002 : len = 1.55312e+06, over cnt = 223(0%), over = 240, worst = 3
PHY-1002 : len = 1.55243e+06, over cnt = 141(0%), over = 156, worst = 3
PHY-1002 : len = 1.54814e+06, over cnt = 91(0%), over = 94, worst = 2
PHY-1002 : len = 1.54488e+06, over cnt = 54(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  1.107320s wall, 1.843750s user + 0.031250s system = 1.875000s CPU (169.3%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.88, top10 = 50.63, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.811812s wall, 2.546875s user + 0.031250s system = 2.578125s CPU (142.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.510985s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000548438
PHY-3002 : Step(329): len = 664026, overlap = 7.25
PHY-3002 : Step(330): len = 653723, overlap = 8.5
PHY-3002 : Step(331): len = 642836, overlap = 9.5
PHY-3002 : Step(332): len = 636017, overlap = 11.25
PHY-3002 : Step(333): len = 630663, overlap = 13.75
PHY-3002 : Step(334): len = 626354, overlap = 18.75
PHY-3002 : Step(335): len = 621456, overlap = 25.25
PHY-3002 : Step(336): len = 617820, overlap = 29.5
PHY-3002 : Step(337): len = 614743, overlap = 30.75
PHY-3002 : Step(338): len = 612697, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049831s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.1%)

PHY-3001 : Legalized: Len = 620967, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020102s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.7%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 621039, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39301e+06, over cnt = 393(1%), over = 452, worst = 3
PHY-1002 : len = 1.39442e+06, over cnt = 275(0%), over = 307, worst = 3
PHY-1002 : len = 1.39259e+06, over cnt = 183(0%), over = 205, worst = 3
PHY-1002 : len = 1.38613e+06, over cnt = 113(0%), over = 123, worst = 2
PHY-1002 : len = 1.38154e+06, over cnt = 66(0%), over = 71, worst = 2
PHY-1001 : End global iterations;  1.036852s wall, 1.734375s user + 0.031250s system = 1.765625s CPU (170.3%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 56.88, top10 = 50.00, top15 = 46.25.
PHY-1001 : End incremental global routing;  1.686610s wall, 2.390625s user + 0.031250s system = 2.421875s CPU (143.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.495860s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (104.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.188418s wall, 3.906250s user + 0.046875s system = 3.953125s CPU (124.0%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39301e+06, over cnt = 393(1%), over = 452, worst = 3
PHY-1002 : len = 1.39442e+06, over cnt = 275(0%), over = 307, worst = 3
PHY-1002 : len = 1.39259e+06, over cnt = 183(0%), over = 205, worst = 3
PHY-1002 : len = 1.38613e+06, over cnt = 113(0%), over = 123, worst = 2
PHY-1002 : len = 1.38154e+06, over cnt = 66(0%), over = 71, worst = 2
PHY-1001 : End global iterations;  1.018927s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (170.2%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 56.88, top10 = 50.00, top15 = 46.25.
OPT-1001 : End congestion update;  1.648752s wall, 2.359375s user + 0.015625s system = 2.375000s CPU (144.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.421634s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.1%)

OPT-1001 : Start: WNS 1010 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 625601, Over = 0
PHY-3001 : End spreading;  0.017911s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.2%)

PHY-3001 : Final: Len = 625601, Over = 0
PHY-3001 : End incremental legalization;  0.192000s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (105.8%)

OPT-1001 : Iter 1: improved WNS 1963 TNS 0 NUM_FEPS 0 with 13 cells processed and 2779 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 633751, Over = 0
PHY-3001 : End spreading;  0.018518s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.4%)

PHY-3001 : Final: Len = 633751, Over = 0
PHY-3001 : End incremental legalization;  0.194204s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (112.6%)

OPT-1001 : Iter 2: improved WNS 2435 TNS 0 NUM_FEPS 0 with 24 cells processed and 7274 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 636951, Over = 0
PHY-3001 : End spreading;  0.019213s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (162.7%)

PHY-3001 : Final: Len = 636951, Over = 0
PHY-3001 : End incremental legalization;  0.184753s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (160.7%)

OPT-1001 : Iter 3: improved WNS 2782 TNS 0 NUM_FEPS 0 with 11 cells processed and 3436 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 641799, Over = 0
PHY-3001 : End spreading;  0.018938s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.5%)

PHY-3001 : Final: Len = 641799, Over = 0
PHY-3001 : End incremental legalization;  0.189421s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (123.7%)

OPT-1001 : Iter 4: improved WNS 3098 TNS 0 NUM_FEPS 0 with 15 cells processed and 2295 slack improved
OPT-1001 : End path based optimization;  8.490839s wall, 9.453125s user + 0.078125s system = 9.531250s CPU (112.3%)

OPT-1001 : End physical optimization;  11.684059s wall, 13.359375s user + 0.125000s system = 13.484375s CPU (115.4%)

RUN-1003 : finish command "place" in  57.817853s wall, 104.484375s user + 8.062500s system = 112.546875s CPU (194.7%)

RUN-1004 : used memory is 929 MB, reserved memory is 981 MB, peak memory is 934 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6876   out of  19600   35.08%
#reg                     1729   out of  19600    8.82%
#le                      6902
  #lut only              5173   out of   6902   74.95%
  #reg only                26   out of   6902    0.38%
  #lut&reg               1703   out of   6902   24.67%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6902  |6739   |137    |1740   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3731 instances
RUN-1001 : 1808 mslices, 1809 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7885 nets
RUN-1001 : 3178 nets have 2 pins
RUN-1001 : 3292 nets have [3 - 5] pins
RUN-1001 : 820 nets have [6 - 10] pins
RUN-1001 : 321 nets have [11 - 20] pins
RUN-1001 : 271 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4295e+06, over cnt = 407(1%), over = 462, worst = 3
PHY-1002 : len = 1.43051e+06, over cnt = 283(0%), over = 315, worst = 2
PHY-1002 : len = 1.42368e+06, over cnt = 139(0%), over = 148, worst = 2
PHY-1002 : len = 1.40596e+06, over cnt = 42(0%), over = 44, worst = 2
PHY-1002 : len = 1.39241e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.060861s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (160.5%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 57.50, top10 = 51.25, top15 = 46.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 45 out of 7885 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 741 to 14
PHY-1001 : End pin swap;  0.397665s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (102.2%)

PHY-1001 : End global routing;  4.635334s wall, 5.312500s user + 0.015625s system = 5.328125s CPU (114.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 102104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.168809s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 120792, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 1.073403s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (100.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 120624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.006417s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (243.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.19468e+06, over cnt = 906(0%), over = 915, worst = 2
PHY-1001 : End Routed; 31.724878s wall, 51.531250s user + 0.515625s system = 52.046875s CPU (164.1%)

PHY-1001 : Update timing.....
PHY-1001 : 2763/7653(36%) critical/total net(s), WNS -4.794ns, TNS -1437.619ns, False end point 669.
PHY-1001 : End update timing;  2.030654s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (99.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.20161e+06, over cnt = 402(0%), over = 406, worst = 2
PHY-1001 : End DR Iter 1; 2.043988s wall, 2.750000s user + 0.000000s system = 2.750000s CPU (134.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.20516e+06, over cnt = 57(0%), over = 57, worst = 1
PHY-1001 : End DR Iter 2; 1.530966s wall, 1.781250s user + 0.015625s system = 1.796875s CPU (117.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.20598e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 3; 0.235933s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (112.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.20626e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.178516s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.20626e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.126162s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.20626e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.224956s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.2%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.20625e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 1; 0.283510s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.2%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.20625e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.20625e+06
PHY-1001 : End LB Iter 2; 0.170976s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.5%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  49.277066s wall, 69.906250s user + 0.765625s system = 70.671875s CPU (143.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  54.342457s wall, 75.656250s user + 0.781250s system = 76.437500s CPU (140.7%)

RUN-1004 : used memory is 1122 MB, reserved memory is 1175 MB, peak memory is 1468 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6877   out of  19600   35.09%
#reg                     1729   out of  19600    8.82%
#le                      6903
  #lut only              5174   out of   6903   74.95%
  #reg only                26   out of   6903    0.38%
  #lut&reg               1703   out of   6903   24.67%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6903  |6740   |137    |1740   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3109  
    #2         2       2010  
    #3         3       797   
    #4         4       485   
    #5        5-10     879   
    #6       11-50     514   
    #7       51-100     15   
  Average     3.80           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.482347s wall, 3.296875s user + 0.046875s system = 3.343750s CPU (96.0%)

RUN-1004 : used memory is 1123 MB, reserved memory is 1175 MB, peak memory is 1468 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 39169, tnet num: 7839, tinst num: 3729, tnode num: 44234, tedge num: 66174.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.238497s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (102.2%)

RUN-1004 : used memory is 1120 MB, reserved memory is 1172 MB, peak memory is 1468 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.449695s wall, 2.453125s user + 0.046875s system = 2.500000s CPU (102.1%)

RUN-1004 : used memory is 1509 MB, reserved memory is 1564 MB, peak memory is 1509 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3731
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7885, pip num: 95517
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3036 valid insts, and 252676 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  15.246730s wall, 96.265625s user + 0.375000s system = 96.640625s CPU (633.8%)

RUN-1004 : used memory is 1620 MB, reserved memory is 1662 MB, peak memory is 1734 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.466448s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (100.2%)

RUN-1004 : used memory is 1696 MB, reserved memory is 1739 MB, peak memory is 1734 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.125114s wall, 0.171875s user + 0.093750s system = 0.265625s CPU (3.7%)

RUN-1004 : used memory is 1727 MB, reserved memory is 1772 MB, peak memory is 1734 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.077857s wall, 1.750000s user + 0.109375s system = 1.859375s CPU (20.5%)

RUN-1004 : used memory is 1685 MB, reserved memory is 1730 MB, peak memory is 1734 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(973)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(118)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(129)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(702)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(759)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 13 for port 'addra' in ../rtl/CortexM0_SoC.v(939)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 13 for port 'addrb' in ../rtl/CortexM0_SoC.v(940)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 13 for port 'addra' in ../rtl/CortexM0_SoC.v(948)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 13 for port 'addrb' in ../rtl/CortexM0_SoC.v(949)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(493)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(77)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  4.956839s wall, 4.953125s user + 0.203125s system = 5.156250s CPU (104.0%)

RUN-1004 : used memory is 931 MB, reserved memory is 985 MB, peak memory is 1734 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 8192 x 32	 write mode: NORMAL
	 port b size: 8192 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 8192 x 32	 write mode: NORMAL
	 port b size: 8192 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 8192 x 32	 write mode: NORMAL
	 port b size: 8192 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 8192 x 32	 write mode: NORMAL
	 port b size: 8192 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "en" in ../rtl/CortexM0_SoC.v(77)
SYN-5014 WARNING: the net's pin: pin "i3" in ../rtl/out/bzmusic_ctrl.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24559/1942 useful/useless nets, 23174/751 useful/useless insts
SYN-1021 : Optimized 116 onehot mux instances.
SYN-1020 : Optimized 187 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 203 instances.
SYN-1015 : Optimize round 1, 3429 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24309/57 useful/useless nets, 22970/351 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 404 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 24305/1 useful/useless nets, 22966/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 454 instances.
SYN-1015 : Optimize round 1, 478 better
SYN-1014 : Optimize round 2
SYN-1032 : 368/44 useful/useless nets, 204/12 useful/useless insts
SYN-1015 : Optimize round 2, 147 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.163162s wall, 5.031250s user + 0.359375s system = 5.390625s CPU (104.4%)

RUN-1004 : used memory is 936 MB, reserved memory is 989 MB, peak memory is 1734 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20806
  #and                   9883
  #nand                     0
  #or                    2115
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6517
  #bufif1                   3
  #MX21                   597
  #FADD                     0
  #DFF                   1618
  #LATCH                    0
#MACRO_ADD                 24
#MACRO_EQ                 142
#MACRO_MULT                 1
#MACRO_MUX                268

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19188  |1618   |182    |
|  Interconncet |AHBlite_Interconnect |170    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.843813s wall, 2.718750s user + 0.109375s system = 2.828125s CPU (99.4%)

RUN-1004 : used memory is 940 MB, reserved memory is 990 MB, peak memory is 1734 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 67 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2594 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-addr 12 due to const address
SYN-2594 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-addr 12 due to const address
SYN-2594 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-addr 12 due to const address
SYN-2594 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-addr 12 due to const address
SYN-2594 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-addr 12 due to const address
SYN-2594 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-addr 12 due to const address
SYN-2594 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-addr 12 due to const address
SYN-2594 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-addr 12 due to const address
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1092 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 24 instances.
SYN-1032 : 23108/34 useful/useless nets, 22184/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23567/176 useful/useless nets, 22643/156 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 73068, tnet num: 23584, tinst num: 22645, tnode num: 100618, tedge num: 111975.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.029003s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (103.3%)

RUN-1004 : used memory is 950 MB, reserved memory is 996 MB, peak memory is 1734 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 579 (3.21), #lev = 13 (4.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 581 (3.25), #lev = 12 (3.98)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1435 instances into 593 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.02), #lev = 5 (3.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.12), #lev = 5 (3.18)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 29900.10 sec
SYN-3001 : Mapper mapped 302 instances into 93 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5227 (3.90), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.16 sec, map = 29900.29 sec
SYN-3001 : Mapper mapped 18818 instances into 5227 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6269
  #lut4                  4093
  #lut5                  1818
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                     6269   out of  19600   31.98%
#reg                     1606   out of  19600    8.19%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5911   |358    |1617   |37     |3      |
|  Interconncet |AHBlite_Interconnect |93     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5227   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8909/0 useful/useless nets, 7997/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.403012s wall, 19.406250s user + 0.218750s system = 19.625000s CPU (101.1%)

RUN-1004 : used memory is 998 MB, reserved memory is 1039 MB, peak memory is 1734 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.452732s wall, 3.015625s user + 0.156250s system = 3.171875s CPU (91.9%)

RUN-1004 : used memory is 1008 MB, reserved memory is 1048 MB, peak memory is 1734 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7777 instances
RUN-1001 : 5908 luts, 1606 seqs, 92 mslices, 57 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8251 nets
RUN-1001 : 4219 nets have 2 pins
RUN-1001 : 2928 nets have [3 - 5] pins
RUN-1001 : 691 nets have [6 - 10] pins
RUN-1001 : 221 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7775 instances, 5908 luts, 1606 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37723, tnet num: 8205, tinst num: 7775, tnode num: 42963, tedge num: 61211.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.045940s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.86896e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7775.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(339): len = 1.6016e+06, overlap = 90
PHY-3002 : Step(340): len = 1.43115e+06, overlap = 90.0625
PHY-3002 : Step(341): len = 1.33244e+06, overlap = 94
PHY-3002 : Step(342): len = 1.24096e+06, overlap = 89.75
PHY-3002 : Step(343): len = 1.22696e+06, overlap = 92.75
PHY-3002 : Step(344): len = 1.21207e+06, overlap = 94.0313
PHY-3002 : Step(345): len = 1.19811e+06, overlap = 99.1875
PHY-3002 : Step(346): len = 1.09881e+06, overlap = 122.938
PHY-3002 : Step(347): len = 986175, overlap = 148.156
PHY-3002 : Step(348): len = 958638, overlap = 152.313
PHY-3002 : Step(349): len = 939913, overlap = 155.75
PHY-3002 : Step(350): len = 924359, overlap = 159.688
PHY-3002 : Step(351): len = 908177, overlap = 162.625
PHY-3002 : Step(352): len = 898298, overlap = 165.188
PHY-3002 : Step(353): len = 888645, overlap = 167.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.36706e-05
PHY-3002 : Step(354): len = 904066, overlap = 157.75
PHY-3002 : Step(355): len = 899559, overlap = 157.594
PHY-3002 : Step(356): len = 897102, overlap = 144.125
PHY-3002 : Step(357): len = 892605, overlap = 132.719
PHY-3002 : Step(358): len = 885073, overlap = 138.625
PHY-3002 : Step(359): len = 875459, overlap = 133.5
PHY-3002 : Step(360): len = 869867, overlap = 133.375
PHY-3002 : Step(361): len = 864383, overlap = 128.438
PHY-3002 : Step(362): len = 858041, overlap = 135.656
PHY-3002 : Step(363): len = 852688, overlap = 140.344
PHY-3002 : Step(364): len = 846951, overlap = 143.219
PHY-3002 : Step(365): len = 840182, overlap = 140.656
PHY-3002 : Step(366): len = 834659, overlap = 141.5
PHY-3002 : Step(367): len = 829414, overlap = 141.125
PHY-3002 : Step(368): len = 821966, overlap = 140.844
PHY-3002 : Step(369): len = 815485, overlap = 135.031
PHY-3002 : Step(370): len = 811230, overlap = 132.969
PHY-3002 : Step(371): len = 805654, overlap = 130.563
PHY-3002 : Step(372): len = 792926, overlap = 128.219
PHY-3002 : Step(373): len = 786610, overlap = 130.188
PHY-3002 : Step(374): len = 784044, overlap = 129.406
PHY-3002 : Step(375): len = 770426, overlap = 123.219
PHY-3002 : Step(376): len = 751869, overlap = 120.906
PHY-3002 : Step(377): len = 747853, overlap = 120.469
PHY-3002 : Step(378): len = 744598, overlap = 120.344
PHY-3002 : Step(379): len = 707704, overlap = 141.031
PHY-3002 : Step(380): len = 699460, overlap = 143.969
PHY-3002 : Step(381): len = 696117, overlap = 137.594
PHY-3002 : Step(382): len = 690515, overlap = 126.656
PHY-3002 : Step(383): len = 686741, overlap = 128.031
PHY-3002 : Step(384): len = 683250, overlap = 132.375
PHY-3002 : Step(385): len = 677755, overlap = 133.625
PHY-3002 : Step(386): len = 674238, overlap = 136.969
PHY-3002 : Step(387): len = 668521, overlap = 136.125
PHY-3002 : Step(388): len = 663532, overlap = 130.531
PHY-3002 : Step(389): len = 660117, overlap = 132.781
PHY-3002 : Step(390): len = 657553, overlap = 135.219
PHY-3002 : Step(391): len = 649599, overlap = 136.281
PHY-3002 : Step(392): len = 643017, overlap = 134.563
PHY-3002 : Step(393): len = 640574, overlap = 130.594
PHY-3002 : Step(394): len = 636580, overlap = 133.094
PHY-3002 : Step(395): len = 629899, overlap = 135.281
PHY-3002 : Step(396): len = 626998, overlap = 137.625
PHY-3002 : Step(397): len = 624545, overlap = 139.219
PHY-3002 : Step(398): len = 621519, overlap = 142.281
PHY-3002 : Step(399): len = 617439, overlap = 139.625
PHY-3002 : Step(400): len = 614198, overlap = 134.656
PHY-3002 : Step(401): len = 610446, overlap = 130.281
PHY-3002 : Step(402): len = 604065, overlap = 131.844
PHY-3002 : Step(403): len = 600640, overlap = 130.344
PHY-3002 : Step(404): len = 598544, overlap = 131.125
PHY-3002 : Step(405): len = 592550, overlap = 134.969
PHY-3002 : Step(406): len = 587687, overlap = 142.625
PHY-3002 : Step(407): len = 584933, overlap = 143.063
PHY-3002 : Step(408): len = 582860, overlap = 139
PHY-3002 : Step(409): len = 578525, overlap = 144.75
PHY-3002 : Step(410): len = 576102, overlap = 143.156
PHY-3002 : Step(411): len = 571716, overlap = 148.844
PHY-3002 : Step(412): len = 568859, overlap = 152.688
PHY-3002 : Step(413): len = 565495, overlap = 156.625
PHY-3002 : Step(414): len = 561945, overlap = 153.344
PHY-3002 : Step(415): len = 557831, overlap = 153.531
PHY-3002 : Step(416): len = 555823, overlap = 151.469
PHY-3002 : Step(417): len = 548280, overlap = 153.969
PHY-3002 : Step(418): len = 545487, overlap = 149.656
PHY-3002 : Step(419): len = 543714, overlap = 150.5
PHY-3002 : Step(420): len = 542215, overlap = 153.125
PHY-3002 : Step(421): len = 540210, overlap = 150.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107341
PHY-3002 : Step(422): len = 541505, overlap = 158.781
PHY-3002 : Step(423): len = 544197, overlap = 154.375
PHY-3002 : Step(424): len = 552140, overlap = 138.625
PHY-3002 : Step(425): len = 554661, overlap = 134.469
PHY-3002 : Step(426): len = 555932, overlap = 137.75
PHY-3002 : Step(427): len = 557594, overlap = 135.688
PHY-3002 : Step(428): len = 563773, overlap = 132.875
PHY-3002 : Step(429): len = 564980, overlap = 130.156
PHY-3002 : Step(430): len = 565934, overlap = 122.563
PHY-3002 : Step(431): len = 568798, overlap = 114.719
PHY-3002 : Step(432): len = 571372, overlap = 113.875
PHY-3002 : Step(433): len = 570738, overlap = 111.781
PHY-3002 : Step(434): len = 570665, overlap = 107.406
PHY-3002 : Step(435): len = 571291, overlap = 107.406
PHY-3002 : Step(436): len = 572329, overlap = 103.656
PHY-3002 : Step(437): len = 572613, overlap = 99.4688
PHY-3002 : Step(438): len = 572492, overlap = 96.5
PHY-3002 : Step(439): len = 571722, overlap = 98.75
PHY-3002 : Step(440): len = 570843, overlap = 103.875
PHY-3002 : Step(441): len = 569821, overlap = 99.8438
PHY-3002 : Step(442): len = 568400, overlap = 104.469
PHY-3002 : Step(443): len = 567820, overlap = 104.094
PHY-3002 : Step(444): len = 566562, overlap = 108.656
PHY-3002 : Step(445): len = 565525, overlap = 103.813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000214683
PHY-3002 : Step(446): len = 566758, overlap = 105.75
PHY-3002 : Step(447): len = 571245, overlap = 94.9375
PHY-3002 : Step(448): len = 577404, overlap = 91.7188
PHY-3002 : Step(449): len = 579669, overlap = 88.1875
PHY-3002 : Step(450): len = 583073, overlap = 101.438
PHY-3002 : Step(451): len = 584751, overlap = 89.125
PHY-3002 : Step(452): len = 586987, overlap = 89.6875
PHY-3002 : Step(453): len = 588085, overlap = 84.1875
PHY-3002 : Step(454): len = 589874, overlap = 86.9688
PHY-3002 : Step(455): len = 591758, overlap = 92.3125
PHY-3002 : Step(456): len = 592848, overlap = 85.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014987s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.31898e+06, over cnt = 1842(5%), over = 2818, worst = 9
PHY-1002 : len = 1.32658e+06, over cnt = 1622(4%), over = 2257, worst = 9
PHY-1002 : len = 1.33834e+06, over cnt = 1191(3%), over = 1649, worst = 9
PHY-1002 : len = 1.36798e+06, over cnt = 711(2%), over = 971, worst = 9
PHY-1002 : len = 1.38978e+06, over cnt = 505(1%), over = 725, worst = 9
PHY-1001 : End global iterations;  1.392152s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (140.3%)

PHY-1001 : Congestion index: top1 = 90.63, top5 = 81.88, top10 = 74.38, top15 = 67.50.
PHY-3001 : End congestion estimation;  2.015816s wall, 2.578125s user + 0.000000s system = 2.578125s CPU (127.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.494650s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (104.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.65327e-05
PHY-3002 : Step(457): len = 562840, overlap = 66.3125
PHY-3002 : Step(458): len = 527849, overlap = 91.8438
PHY-3002 : Step(459): len = 506722, overlap = 105.25
PHY-3002 : Step(460): len = 487942, overlap = 119.906
PHY-3002 : Step(461): len = 471723, overlap = 133.25
PHY-3002 : Step(462): len = 457115, overlap = 150.688
PHY-3002 : Step(463): len = 438609, overlap = 172.375
PHY-3002 : Step(464): len = 418706, overlap = 194.063
PHY-3002 : Step(465): len = 406438, overlap = 208.719
PHY-3002 : Step(466): len = 390497, overlap = 225.219
PHY-3002 : Step(467): len = 375328, overlap = 239.125
PHY-3002 : Step(468): len = 367121, overlap = 244.344
PHY-3002 : Step(469): len = 357468, overlap = 251.688
PHY-3002 : Step(470): len = 353407, overlap = 257.031
PHY-3002 : Step(471): len = 350321, overlap = 247.219
PHY-3002 : Step(472): len = 348719, overlap = 243.438
PHY-3002 : Step(473): len = 349447, overlap = 229.781
PHY-3002 : Step(474): len = 348760, overlap = 223.281
PHY-3002 : Step(475): len = 348385, overlap = 219.406
PHY-3002 : Step(476): len = 349532, overlap = 208
PHY-3002 : Step(477): len = 349533, overlap = 204.188
PHY-3002 : Step(478): len = 348405, overlap = 202.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.30654e-05
PHY-3002 : Step(479): len = 358628, overlap = 186.438
PHY-3002 : Step(480): len = 375467, overlap = 162.469
PHY-3002 : Step(481): len = 384490, overlap = 150.094
PHY-3002 : Step(482): len = 394782, overlap = 138.75
PHY-3002 : Step(483): len = 397818, overlap = 133.594
PHY-3002 : Step(484): len = 400898, overlap = 126.875
PHY-3002 : Step(485): len = 402394, overlap = 120.438
PHY-3002 : Step(486): len = 403224, overlap = 120.125
PHY-3002 : Step(487): len = 402331, overlap = 116.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106131
PHY-3002 : Step(488): len = 417801, overlap = 89.8125
PHY-3002 : Step(489): len = 429212, overlap = 61.5625
PHY-3002 : Step(490): len = 436022, overlap = 48.7813
PHY-3002 : Step(491): len = 444139, overlap = 40.9375
PHY-3002 : Step(492): len = 444727, overlap = 39.4063
PHY-3002 : Step(493): len = 446017, overlap = 40.3438
PHY-3002 : Step(494): len = 445567, overlap = 43.5938
PHY-3002 : Step(495): len = 444693, overlap = 49.5625
PHY-3002 : Step(496): len = 444073, overlap = 51.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000206358
PHY-3002 : Step(497): len = 461230, overlap = 29.8438
PHY-3002 : Step(498): len = 470933, overlap = 22.5625
PHY-3002 : Step(499): len = 481109, overlap = 24.625
PHY-3002 : Step(500): len = 489818, overlap = 22.1875
PHY-3002 : Step(501): len = 497462, overlap = 18.375
PHY-3002 : Step(502): len = 501231, overlap = 14.5
PHY-3002 : Step(503): len = 503635, overlap = 12.4375
PHY-3002 : Step(504): len = 503109, overlap = 9.25
PHY-3002 : Step(505): len = 501828, overlap = 8.34375
PHY-3002 : Step(506): len = 499967, overlap = 9.78125
PHY-3002 : Step(507): len = 498604, overlap = 9.84375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000412715
PHY-3002 : Step(508): len = 512538, overlap = 3.84375
PHY-3002 : Step(509): len = 521529, overlap = 2.6875
PHY-3002 : Step(510): len = 529540, overlap = 3.84375
PHY-3002 : Step(511): len = 533654, overlap = 3.9375
PHY-3002 : Step(512): len = 539078, overlap = 6.21875
PHY-3002 : Step(513): len = 544650, overlap = 6.5625
PHY-3002 : Step(514): len = 544042, overlap = 7.3125
PHY-3002 : Step(515): len = 543587, overlap = 6.78125
PHY-3002 : Step(516): len = 542573, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000825431
PHY-3002 : Step(517): len = 552367, overlap = 6.03125
PHY-3002 : Step(518): len = 561489, overlap = 3.625
PHY-3002 : Step(519): len = 570595, overlap = 2.75
PHY-3002 : Step(520): len = 579788, overlap = 3.46875
PHY-3002 : Step(521): len = 583199, overlap = 2.34375
PHY-3002 : Step(522): len = 583291, overlap = 2.34375
PHY-3002 : Step(523): len = 582474, overlap = 1.40625
PHY-3002 : Step(524): len = 581526, overlap = 1.375
PHY-3002 : Step(525): len = 581009, overlap = 1.09375
PHY-3002 : Step(526): len = 582908, overlap = 1.125
PHY-3002 : Step(527): len = 583933, overlap = 0.46875
PHY-3002 : Step(528): len = 582625, overlap = 1.1875
PHY-3002 : Step(529): len = 580193, overlap = 1.90625
PHY-3002 : Step(530): len = 578426, overlap = 1.96875
PHY-3002 : Step(531): len = 577094, overlap = 1.46875
PHY-3002 : Step(532): len = 576269, overlap = 1
PHY-3002 : Step(533): len = 575450, overlap = 1.53125
PHY-3002 : Step(534): len = 573907, overlap = 1.8125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00165086
PHY-3002 : Step(535): len = 580609, overlap = 0.46875
PHY-3002 : Step(536): len = 585670, overlap = 0
PHY-3002 : Step(537): len = 588221, overlap = 0
PHY-3002 : Step(538): len = 589310, overlap = 0.5
PHY-3002 : Step(539): len = 590663, overlap = 0.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37168e+06, over cnt = 545(1%), over = 718, worst = 5
PHY-1002 : len = 1.3757e+06, over cnt = 303(0%), over = 383, worst = 4
PHY-1002 : len = 1.37688e+06, over cnt = 172(0%), over = 218, worst = 4
PHY-1002 : len = 1.37378e+06, over cnt = 107(0%), over = 137, worst = 4
PHY-1002 : len = 1.3708e+06, over cnt = 82(0%), over = 104, worst = 4
PHY-1001 : End global iterations;  0.989494s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (173.7%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 45.00, top15 = 41.88.
PHY-3001 : End congestion estimation;  1.613327s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (145.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.470535s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00082365
PHY-3002 : Step(540): len = 589124, overlap = 9.1875
PHY-3002 : Step(541): len = 576561, overlap = 10.875
PHY-3002 : Step(542): len = 566188, overlap = 8.15625
PHY-3002 : Step(543): len = 555837, overlap = 9.8125
PHY-3002 : Step(544): len = 547824, overlap = 11.1563
PHY-3002 : Step(545): len = 539529, overlap = 9.4375
PHY-3002 : Step(546): len = 533806, overlap = 11.8438
PHY-3002 : Step(547): len = 530277, overlap = 8.78125
PHY-3002 : Step(548): len = 523729, overlap = 11.4688
PHY-3002 : Step(549): len = 518426, overlap = 11.4375
PHY-3002 : Step(550): len = 515667, overlap = 9.625
PHY-3002 : Step(551): len = 512128, overlap = 11.9063
PHY-3002 : Step(552): len = 509828, overlap = 11.2188
PHY-3002 : Step(553): len = 506536, overlap = 13.0938
PHY-3002 : Step(554): len = 503661, overlap = 11.1563
PHY-3002 : Step(555): len = 501678, overlap = 9.15625
PHY-3002 : Step(556): len = 499959, overlap = 12.8125
PHY-3002 : Step(557): len = 498499, overlap = 12.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0016473
PHY-3002 : Step(558): len = 505738, overlap = 11.5938
PHY-3002 : Step(559): len = 511175, overlap = 11.9063
PHY-3002 : Step(560): len = 516651, overlap = 10.8438
PHY-3002 : Step(561): len = 521857, overlap = 8.375
PHY-3002 : Step(562): len = 525821, overlap = 7.28125
PHY-3002 : Step(563): len = 527399, overlap = 7.875
PHY-3002 : Step(564): len = 528609, overlap = 7.96875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0032946
PHY-3002 : Step(565): len = 534310, overlap = 6.34375
PHY-3002 : Step(566): len = 539780, overlap = 5.1875
PHY-3002 : Step(567): len = 545577, overlap = 4.8125
PHY-3002 : Step(568): len = 547959, overlap = 3.59375
PHY-3002 : Step(569): len = 549421, overlap = 4.3125
PHY-3002 : Step(570): len = 550917, overlap = 4.375
PHY-3002 : Step(571): len = 551577, overlap = 3.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00613329
PHY-3002 : Step(572): len = 553742, overlap = 4.09375
PHY-3002 : Step(573): len = 555800, overlap = 3.5625
PHY-3002 : Step(574): len = 559038, overlap = 2.84375
PHY-3002 : Step(575): len = 562517, overlap = 1.78125
PHY-3002 : Step(576): len = 565031, overlap = 2.0625
PHY-3002 : Step(577): len = 568286, overlap = 0.78125
PHY-3002 : Step(578): len = 570981, overlap = 1.8125
PHY-3002 : Step(579): len = 571861, overlap = 1.28125
PHY-3002 : Step(580): len = 573857, overlap = 1.90625
PHY-3002 : Step(581): len = 574649, overlap = 2.46875
PHY-3002 : Step(582): len = 574927, overlap = 2.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0122666
PHY-3002 : Step(583): len = 576295, overlap = 2.59375
PHY-3002 : Step(584): len = 578182, overlap = 2.53125
PHY-3002 : Step(585): len = 579420, overlap = 1.75
PHY-3002 : Step(586): len = 581904, overlap = 2.53125
PHY-3002 : Step(587): len = 583124, overlap = 1.5
PHY-3002 : Step(588): len = 584308, overlap = 2.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0198797
PHY-3002 : Step(589): len = 584668, overlap = 2.1875
PHY-3002 : Step(590): len = 587384, overlap = 2.0625
PHY-3002 : Step(591): len = 589427, overlap = 1.21875
PHY-3002 : Step(592): len = 590065, overlap = 2
PHY-3002 : Step(593): len = 590637, overlap = 1.125
PHY-3002 : Step(594): len = 591661, overlap = 1.71875
PHY-3002 : Step(595): len = 592703, overlap = 1.71875
PHY-3002 : Step(596): len = 593603, overlap = 1.625
PHY-3002 : Step(597): len = 594319, overlap = 1.65625
PHY-3002 : Step(598): len = 595684, overlap = 2.09375
PHY-3002 : Step(599): len = 596689, overlap = 1.5
PHY-3002 : Step(600): len = 597130, overlap = 2.78125
PHY-3002 : Step(601): len = 597483, overlap = 2.40625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0325129
PHY-3002 : Step(602): len = 597827, overlap = 2.65625
PHY-3002 : Step(603): len = 599439, overlap = 1.4375
PHY-3002 : Step(604): len = 600707, overlap = 2.4375
PHY-3002 : Step(605): len = 600980, overlap = 1.375
PHY-3002 : Step(606): len = 601524, overlap = 2.65625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 81.66 peak overflow 1.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43718e+06, over cnt = 350(0%), over = 471, worst = 8
PHY-1002 : len = 1.43848e+06, over cnt = 230(0%), over = 326, worst = 8
PHY-1002 : len = 1.43749e+06, over cnt = 150(0%), over = 234, worst = 8
PHY-1002 : len = 1.43707e+06, over cnt = 123(0%), over = 204, worst = 8
PHY-1002 : len = 1.43514e+06, over cnt = 96(0%), over = 167, worst = 8
PHY-1001 : End global iterations;  0.988830s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (167.5%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 45.00, top15 = 41.25.
PHY-1001 : End incremental global routing;  1.577730s wall, 2.234375s user + 0.031250s system = 2.265625s CPU (143.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.514290s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (100.3%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7682 has valid locations, 164 needs to be replaced
PHY-3001 : design contains 7918 instances, 5928 luts, 1729 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 621148
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36778e+06, over cnt = 361(1%), over = 481, worst = 9
PHY-1002 : len = 1.36909e+06, over cnt = 234(0%), over = 329, worst = 8
PHY-1002 : len = 1.36904e+06, over cnt = 114(0%), over = 194, worst = 8
PHY-1002 : len = 1.36733e+06, over cnt = 69(0%), over = 144, worst = 8
PHY-1002 : len = 1.36557e+06, over cnt = 49(0%), over = 121, worst = 8
PHY-1001 : End global iterations;  1.025764s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (169.1%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.63, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.418400s wall, 3.125000s user + 0.000000s system = 3.125000s CPU (129.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.510832s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (97.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(607): len = 620374, overlap = 0
PHY-3002 : Step(608): len = 620374, overlap = 0
PHY-3002 : Step(609): len = 619895, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36587e+06, over cnt = 110(0%), over = 184, worst = 8
PHY-1002 : len = 1.36598e+06, over cnt = 81(0%), over = 154, worst = 8
PHY-1002 : len = 1.36575e+06, over cnt = 60(0%), over = 133, worst = 8
PHY-1002 : len = 1.36541e+06, over cnt = 45(0%), over = 117, worst = 8
PHY-1002 : len = 1.36542e+06, over cnt = 43(0%), over = 115, worst = 8
PHY-1001 : End global iterations;  0.656465s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (102.3%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.63, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.244695s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (102.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.505211s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0189273
PHY-3002 : Step(610): len = 619788, overlap = 2.65625
PHY-3002 : Step(611): len = 619788, overlap = 2.65625
PHY-3001 : Final: Len = 619788, Over = 2.65625
PHY-3001 : End incremental placement;  5.033835s wall, 6.031250s user + 0.156250s system = 6.187500s CPU (122.9%)

OPT-1001 : End high-fanout net optimization;  7.790358s wall, 9.531250s user + 0.187500s system = 9.718750s CPU (124.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36847e+06, over cnt = 377(1%), over = 517, worst = 9
PHY-1002 : len = 1.37018e+06, over cnt = 227(0%), over = 336, worst = 9
PHY-1002 : len = 1.36952e+06, over cnt = 126(0%), over = 221, worst = 9
PHY-1002 : len = 1.36781e+06, over cnt = 86(0%), over = 176, worst = 9
PHY-1002 : len = 1.36566e+06, over cnt = 66(0%), over = 149, worst = 9
PHY-1001 : End global iterations;  1.031623s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (165.1%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.00, top10 = 45.63, top15 = 41.88.
OPT-1001 : End congestion update;  1.672560s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (140.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.405302s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.2%)

OPT-1001 : Start: WNS 103 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1408 TNS 0 NUM_FEPS 0 with 12 cells processed and 6898 slack improved
OPT-1001 : Iter 2: improved WNS 1795 TNS 0 NUM_FEPS 0 with 20 cells processed and 9800 slack improved
OPT-1001 : Iter 3: improved WNS 2083 TNS 0 NUM_FEPS 0 with 15 cells processed and 7616 slack improved
OPT-1001 : Iter 4: improved WNS 2303 TNS 0 NUM_FEPS 0 with 21 cells processed and 7016 slack improved
OPT-1001 : Iter 5: improved WNS 2303 TNS 0 NUM_FEPS 0 with 14 cells processed and 4738 slack improved
OPT-1001 : Iter 6: improved WNS 2303 TNS 0 NUM_FEPS 0 with 7 cells processed and 2584 slack improved
OPT-1001 : End global optimization;  3.473843s wall, 4.140625s user + 0.000000s system = 4.140625s CPU (119.2%)

OPT-1001 : End physical optimization;  11.273744s wall, 13.671875s user + 0.187500s system = 13.859375s CPU (122.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5928 LUT to BLE ...
SYN-4008 : Packed 5928 LUT and 695 SEQ to BLE.
SYN-4003 : Packing 1034 remaining SEQ's ...
SYN-4005 : Packed 1008 SEQ with LUT/SLICE
SYN-4006 : 4229 single LUT's are left
SYN-4006 : 26 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5954/6218 primitive instances ...
PHY-3001 : End packing;  1.143178s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (99.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3731 instances
RUN-1001 : 1808 mslices, 1809 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7885 nets
RUN-1001 : 3178 nets have 2 pins
RUN-1001 : 3292 nets have [3 - 5] pins
RUN-1001 : 820 nets have [6 - 10] pins
RUN-1001 : 321 nets have [11 - 20] pins
RUN-1001 : 271 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 645053, Over = 26.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42278e+06, over cnt = 346(0%), over = 420, worst = 4
PHY-1002 : len = 1.42394e+06, over cnt = 229(0%), over = 276, worst = 4
PHY-1002 : len = 1.42343e+06, over cnt = 166(0%), over = 201, worst = 4
PHY-1002 : len = 1.41934e+06, over cnt = 102(0%), over = 129, worst = 4
PHY-1002 : len = 1.41586e+06, over cnt = 68(0%), over = 80, worst = 3
PHY-1001 : End global iterations;  1.036105s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (173.4%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 51.88, top10 = 46.88, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.884425s wall, 3.656250s user + 0.015625s system = 3.671875s CPU (127.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.507088s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (104.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000219717
PHY-3002 : Step(612): len = 624670, overlap = 30.25
PHY-3002 : Step(613): len = 612692, overlap = 29.5
PHY-3002 : Step(614): len = 603930, overlap = 32.25
PHY-3002 : Step(615): len = 595973, overlap = 38
PHY-3002 : Step(616): len = 589497, overlap = 42.75
PHY-3002 : Step(617): len = 582928, overlap = 44.5
PHY-3002 : Step(618): len = 576854, overlap = 50
PHY-3002 : Step(619): len = 572132, overlap = 52.75
PHY-3002 : Step(620): len = 564727, overlap = 65.25
PHY-3002 : Step(621): len = 560835, overlap = 66
PHY-3002 : Step(622): len = 556799, overlap = 71.25
PHY-3002 : Step(623): len = 552543, overlap = 71
PHY-3002 : Step(624): len = 548693, overlap = 74
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000439435
PHY-3002 : Step(625): len = 565911, overlap = 55.25
PHY-3002 : Step(626): len = 568275, overlap = 52.5
PHY-3002 : Step(627): len = 572549, overlap = 48.25
PHY-3002 : Step(628): len = 577759, overlap = 44
PHY-3002 : Step(629): len = 581380, overlap = 39.75
PHY-3002 : Step(630): len = 585198, overlap = 37.5
PHY-3002 : Step(631): len = 588202, overlap = 35.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000878869
PHY-3002 : Step(632): len = 598484, overlap = 30.25
PHY-3002 : Step(633): len = 602486, overlap = 28.75
PHY-3002 : Step(634): len = 606989, overlap = 26.25
PHY-3002 : Step(635): len = 612880, overlap = 21.5
PHY-3002 : Step(636): len = 616179, overlap = 19.5
PHY-3002 : Step(637): len = 618181, overlap = 17.25
PHY-3002 : Step(638): len = 623795, overlap = 14
PHY-3002 : Step(639): len = 624496, overlap = 15.25
PHY-3002 : Step(640): len = 625570, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0016757
PHY-3002 : Step(641): len = 632690, overlap = 13
PHY-3002 : Step(642): len = 635282, overlap = 11.5
PHY-3002 : Step(643): len = 638008, overlap = 12.25
PHY-3002 : Step(644): len = 641947, overlap = 12.5
PHY-3002 : Step(645): len = 645180, overlap = 11.75
PHY-3002 : Step(646): len = 646358, overlap = 10.5
PHY-3002 : Step(647): len = 647138, overlap = 9.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00305794
PHY-3002 : Step(648): len = 650784, overlap = 8.25
PHY-3002 : Step(649): len = 653519, overlap = 8.75
PHY-3002 : Step(650): len = 656340, overlap = 9
PHY-3002 : Step(651): len = 658490, overlap = 9
PHY-3002 : Step(652): len = 660308, overlap = 9
PHY-3002 : Step(653): len = 661876, overlap = 8.75
PHY-3002 : Step(654): len = 663268, overlap = 8.25
PHY-3002 : Step(655): len = 664528, overlap = 7.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00551821
PHY-3002 : Step(656): len = 667176, overlap = 8
PHY-3002 : Step(657): len = 669409, overlap = 8
PHY-3002 : Step(658): len = 671419, overlap = 8.75
PHY-3002 : Step(659): len = 672772, overlap = 8.5
PHY-3002 : Step(660): len = 674036, overlap = 8
PHY-3002 : Step(661): len = 675154, overlap = 8.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00892846
PHY-3002 : Step(662): len = 676804, overlap = 6.75
PHY-3002 : Step(663): len = 678654, overlap = 6.25
PHY-3002 : Step(664): len = 680114, overlap = 6.75
PHY-3002 : Step(665): len = 681235, overlap = 7.25
PHY-3002 : Step(666): len = 682335, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.458759s wall, 1.328125s user + 1.921875s system = 3.250000s CPU (222.8%)

PHY-3001 : Trial Legalized: Len = 694410
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.55248e+06, over cnt = 310(0%), over = 341, worst = 3
PHY-1002 : len = 1.55312e+06, over cnt = 223(0%), over = 240, worst = 3
PHY-1002 : len = 1.55243e+06, over cnt = 141(0%), over = 156, worst = 3
PHY-1002 : len = 1.54814e+06, over cnt = 91(0%), over = 94, worst = 2
PHY-1002 : len = 1.54488e+06, over cnt = 54(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  1.027493s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (164.2%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.88, top10 = 50.63, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.726103s wall, 2.343750s user + 0.031250s system = 2.375000s CPU (137.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.525309s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (107.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000548438
PHY-3002 : Step(667): len = 664026, overlap = 7.25
PHY-3002 : Step(668): len = 653723, overlap = 8.5
PHY-3002 : Step(669): len = 642836, overlap = 9.5
PHY-3002 : Step(670): len = 636017, overlap = 11.25
PHY-3002 : Step(671): len = 630663, overlap = 13.75
PHY-3002 : Step(672): len = 626354, overlap = 18.75
PHY-3002 : Step(673): len = 621456, overlap = 25.25
PHY-3002 : Step(674): len = 617820, overlap = 29.5
PHY-3002 : Step(675): len = 614743, overlap = 30.75
PHY-3002 : Step(676): len = 612697, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056127s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (83.5%)

PHY-3001 : Legalized: Len = 620967, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021956s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.2%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 621039, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39301e+06, over cnt = 393(1%), over = 452, worst = 3
PHY-1002 : len = 1.39442e+06, over cnt = 275(0%), over = 307, worst = 3
PHY-1002 : len = 1.39259e+06, over cnt = 183(0%), over = 205, worst = 3
PHY-1002 : len = 1.38613e+06, over cnt = 113(0%), over = 123, worst = 2
PHY-1002 : len = 1.38154e+06, over cnt = 66(0%), over = 71, worst = 2
PHY-1001 : End global iterations;  1.154915s wall, 1.890625s user + 0.062500s system = 1.953125s CPU (169.1%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 56.88, top10 = 50.00, top15 = 46.25.
PHY-1001 : End incremental global routing;  1.865598s wall, 2.593750s user + 0.062500s system = 2.656250s CPU (142.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.555787s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (101.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.492415s wall, 4.218750s user + 0.062500s system = 4.281250s CPU (122.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39301e+06, over cnt = 393(1%), over = 452, worst = 3
PHY-1002 : len = 1.39442e+06, over cnt = 275(0%), over = 307, worst = 3
PHY-1002 : len = 1.39259e+06, over cnt = 183(0%), over = 205, worst = 3
PHY-1002 : len = 1.38613e+06, over cnt = 113(0%), over = 123, worst = 2
PHY-1002 : len = 1.38154e+06, over cnt = 66(0%), over = 71, worst = 2
PHY-1001 : End global iterations;  1.020776s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (163.8%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 56.88, top10 = 50.00, top15 = 46.25.
OPT-1001 : End congestion update;  1.684036s wall, 2.359375s user + 0.000000s system = 2.359375s CPU (140.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.414551s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (101.8%)

OPT-1001 : Start: WNS 1010 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 625601, Over = 0
PHY-3001 : End spreading;  0.017769s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.9%)

PHY-3001 : Final: Len = 625601, Over = 0
PHY-3001 : End incremental legalization;  0.183840s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (144.5%)

OPT-1001 : Iter 1: improved WNS 1963 TNS 0 NUM_FEPS 0 with 13 cells processed and 2779 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 633751, Over = 0
PHY-3001 : End spreading;  0.018196s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.9%)

PHY-3001 : Final: Len = 633751, Over = 0
PHY-3001 : End incremental legalization;  0.181031s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (164.0%)

OPT-1001 : Iter 2: improved WNS 2435 TNS 0 NUM_FEPS 0 with 24 cells processed and 7274 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 636951, Over = 0
PHY-3001 : End spreading;  0.017557s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.0%)

PHY-3001 : Final: Len = 636951, Over = 0
PHY-3001 : End incremental legalization;  0.182470s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (119.9%)

OPT-1001 : Iter 3: improved WNS 2782 TNS 0 NUM_FEPS 0 with 11 cells processed and 3436 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 641799, Over = 0
PHY-3001 : End spreading;  0.017958s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.0%)

PHY-3001 : Final: Len = 641799, Over = 0
PHY-3001 : End incremental legalization;  0.181087s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (146.7%)

OPT-1001 : Iter 4: improved WNS 3098 TNS 0 NUM_FEPS 0 with 15 cells processed and 2295 slack improved
OPT-1001 : End path based optimization;  8.459701s wall, 9.562500s user + 0.046875s system = 9.609375s CPU (113.6%)

OPT-1001 : End physical optimization;  11.956162s wall, 13.781250s user + 0.109375s system = 13.890625s CPU (116.2%)

RUN-1003 : finish command "place" in  56.858317s wall, 102.687500s user + 8.437500s system = 111.125000s CPU (195.4%)

RUN-1004 : used memory is 1121 MB, reserved memory is 1178 MB, peak memory is 1734 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6876   out of  19600   35.08%
#reg                     1729   out of  19600    8.82%
#le                      6902
  #lut only              5173   out of   6902   74.95%
  #reg only                26   out of   6902    0.38%
  #lut&reg               1703   out of   6902   24.67%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6902  |6739   |137    |1740   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3731 instances
RUN-1001 : 1808 mslices, 1809 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7885 nets
RUN-1001 : 3178 nets have 2 pins
RUN-1001 : 3292 nets have [3 - 5] pins
RUN-1001 : 820 nets have [6 - 10] pins
RUN-1001 : 321 nets have [11 - 20] pins
RUN-1001 : 271 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4295e+06, over cnt = 407(1%), over = 462, worst = 3
PHY-1002 : len = 1.43051e+06, over cnt = 283(0%), over = 315, worst = 2
PHY-1002 : len = 1.42368e+06, over cnt = 139(0%), over = 148, worst = 2
PHY-1002 : len = 1.40596e+06, over cnt = 42(0%), over = 44, worst = 2
PHY-1002 : len = 1.39241e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.059288s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (174.1%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 57.50, top10 = 51.25, top15 = 46.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 45 out of 7885 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 741 to 14
PHY-1001 : End pin swap;  0.399220s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.8%)

PHY-1001 : End global routing;  4.583372s wall, 5.328125s user + 0.046875s system = 5.375000s CPU (117.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 102104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.165707s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 120792, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 1.057643s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (100.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 120624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.006064s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.19468e+06, over cnt = 906(0%), over = 915, worst = 2
PHY-1001 : End Routed; 31.951573s wall, 52.468750s user + 0.500000s system = 52.968750s CPU (165.8%)

PHY-1001 : Update timing.....
PHY-1001 : 2763/7653(36%) critical/total net(s), WNS -4.794ns, TNS -1437.619ns, False end point 669.
PHY-1001 : End update timing;  2.024850s wall, 2.031250s user + 0.000000s system = 2.031250s CPU (100.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.20161e+06, over cnt = 402(0%), over = 406, worst = 2
PHY-1001 : End DR Iter 1; 2.140056s wall, 2.859375s user + 0.000000s system = 2.859375s CPU (133.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.20516e+06, over cnt = 57(0%), over = 57, worst = 1
PHY-1001 : End DR Iter 2; 1.580880s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (117.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.20598e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 3; 0.230784s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (115.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.20626e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.184383s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (93.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.20626e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.129169s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (108.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.20626e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.184861s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (109.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.20625e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 1; 0.259487s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.4%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.20625e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.20625e+06
PHY-1001 : End LB Iter 2; 0.188544s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (107.7%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  44.871613s wall, 66.312500s user + 0.687500s system = 67.000000s CPU (149.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  49.867773s wall, 72.078125s user + 0.765625s system = 72.843750s CPU (146.1%)

RUN-1004 : used memory is 1212 MB, reserved memory is 1267 MB, peak memory is 1734 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6877   out of  19600   35.09%
#reg                     1729   out of  19600    8.82%
#le                      6903
  #lut only              5174   out of   6903   74.95%
  #reg only                26   out of   6903    0.38%
  #lut&reg               1703   out of   6903   24.67%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6903  |6740   |137    |1740   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3109  
    #2         2       2010  
    #3         3       797   
    #4         4       485   
    #5        5-10     879   
    #6       11-50     514   
    #7       51-100     15   
  Average     3.80           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  4.549870s wall, 4.187500s user + 0.187500s system = 4.375000s CPU (96.2%)

RUN-1004 : used memory is 1214 MB, reserved memory is 1267 MB, peak memory is 1734 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 39169, tnet num: 7839, tinst num: 3729, tnode num: 44234, tedge num: 66174.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.261343s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (101.6%)

RUN-1004 : used memory is 1212 MB, reserved memory is 1266 MB, peak memory is 1734 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.313611s wall, 2.265625s user + 0.078125s system = 2.343750s CPU (101.3%)

RUN-1004 : used memory is 1606 MB, reserved memory is 1663 MB, peak memory is 1734 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3731
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7885, pip num: 95517
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3036 valid insts, and 252676 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  14.866210s wall, 96.390625s user + 0.281250s system = 96.671875s CPU (650.3%)

RUN-1004 : used memory is 1711 MB, reserved memory is 1769 MB, peak memory is 1826 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.481566s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (101.2%)

RUN-1004 : used memory is 1784 MB, reserved memory is 1839 MB, peak memory is 1826 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.096747s wall, 0.109375s user + 0.125000s system = 0.234375s CPU (3.3%)

RUN-1004 : used memory is 1814 MB, reserved memory is 1871 MB, peak memory is 1826 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.062798s wall, 1.734375s user + 0.171875s system = 1.906250s CPU (21.0%)

RUN-1004 : used memory is 1772 MB, reserved memory is 1829 MB, peak memory is 1826 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.426912s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (104.0%)

RUN-1004 : used memory is 1806 MB, reserved memory is 1862 MB, peak memory is 1826 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.067992s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (2.7%)

RUN-1004 : used memory is 1817 MB, reserved memory is 1873 MB, peak memory is 1826 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.975408s wall, 1.765625s user + 0.046875s system = 1.812500s CPU (20.2%)

RUN-1004 : used memory is 1775 MB, reserved memory is 1831 MB, peak memory is 1826 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.446817s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (102.6%)

RUN-1004 : used memory is 1521 MB, reserved memory is 1865 MB, peak memory is 1826 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.221853s wall, 0.296875s user + 0.078125s system = 0.375000s CPU (5.2%)

RUN-1004 : used memory is 1529 MB, reserved memory is 1873 MB, peak memory is 1826 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.147549s wall, 1.906250s user + 0.156250s system = 2.062500s CPU (22.5%)

RUN-1004 : used memory is 1487 MB, reserved memory is 1831 MB, peak memory is 1826 MB
GUI-1001 : Download success!
