/dts-v1/;

/include/ "zynq-zc706.dtsi"
/include/ "zynq-zc706-adv7511.dtsi"


/ {
	clocks {
		adrv9002_clkin: clock@0 {
			compatible = "fixed-clock";

			clock-frequency = <40000000>;
			clock-output-names = "adrv9002_ext_refclk";
			#clock-cells = <0>;
		};
	};
};

&i2c_mux {
	fmc_i2c: i2c@6 {
		#size-cells = <0>;
		#address-cells = <1>;
		reg = <6>;

		ad7291@2f {
			compatible = "adi,ad7291";
			reg = <0x2f>;
		};

		eeprom@50 {
			compatible = "at24,24c02";
			reg = <0x50>;
		};
	};
};

&fpga_axi  {
	rx1_dma: dma@44a30000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x44A30000 0x10000>;
		#dma-cells = <1>;
		interrupts = <0 57 0>;
		clocks = <&clkc 16>;

		adi,channels {
			#size-cells = <0>;
			#address-cells = <1>;

			dma-channel@0 {
				reg = <0>;
				adi,source-bus-width = <64>;
				adi,source-bus-type = <2>;
				adi,destination-bus-width = <64>;
				adi,destination-bus-type = <0>;
			};
		};
	};

	rx2_dma: dma@44a40000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x44A40000 0x10000>;
		#dma-cells = <1>;
		interrupts = <0 56 0>;
		clocks = <&clkc 16>;

		adi,channels {
			#size-cells = <0>;
			#address-cells = <1>;

			dma-channel@0 {
				reg = <0>;
				adi,source-bus-width = <64>;
				adi,source-bus-type = <2>;
				adi,destination-bus-width = <64>;
				adi,destination-bus-type = <0>;
			};
		};
	};


	tx1_dma: dma@44a50000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x44A50000 0x10000>;
		#dma-cells = <1>;
		interrupts = <0 55 0>;
		clocks = <&clkc 16>;

		adi,channels {
			#size-cells = <0>;
			#address-cells = <1>;

			dma-channel@0 {
				reg = <0>;
				adi,source-bus-width = <64>;
				adi,source-bus-type = <0>;
				adi,destination-bus-width = <64>;
				adi,destination-bus-type = <2>;
			};
		};
	};

	tx2_dma: dma@44a60000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x44A60000 0x10000>;
		#dma-cells = <1>;
		interrupts = <0 54 0>;
		clocks = <&clkc 16>;

		adi,channels {
			#size-cells = <0>;
			#address-cells = <1>;

			dma-channel@0 {
				reg = <0>;
				adi,source-bus-width = <64>;
				adi,source-bus-type = <0>;
				adi,destination-bus-width = <64>;
				adi,destination-bus-type = <2>;
			};
		};
	};

	axi_adrv9002_core_rx1: axi-adrv9002-rx1-lpc@44a00000 {
		compatible = "adi,axi-ad9643-6.00.a";
		//compatible = "adi,axi-adrv9002-1.00.a";
		reg = <0x44A08000 0x8000>;
		clocks = <&adc0_adrv9002 0>;
		dmas = <&rx1_dma 0>;
		dma-names = "rx";

		spibus-connected = <&adc0_adrv9002>;
	};

	axi_adrv9002_core_rx2: axi-adrv9002-rx2-lpc@44a02000 {
		compatible = "adi,axi-adrv9009-obs-single-1.0";
		//compatible = "adi,axi-adrv9002-1.00.a";
		reg = <0x44A01000 0x1000>;
		clocks = <&adc0_adrv9002 1>;
		clock-names = "sampl_clk";
		dmas = <&rx2_dma 0>;
		dma-names = "rx";
	};

	axi_adrv9002_core_tx1: axi-adrv9002-tx1-lpc@44a04000 {
		compatible = "adi,axi-ad9364-dds-6.00.a";
		//compatible = "adi,axi-adrv9002-dds-1.00.a";
		reg = <0x44A02000 0x1000>;
		clocks = <&adc0_adrv9002 2>;
		clock-names = "sampl_clk";
		dmas = <&tx1_dma 0>;
		dma-names = "tx";
		adi,axi-dds-default-scale = <0x800>;
		adi,axi-dds-default-frequency = <2000000>;
	};

	axi_adrv9002_core_tx2: axi-adrv9002-tx2-lpc@44a08000 {
		compatible = "adi,axi-ad9364-dds-6.00.a";
		//compatible = "adi,axi-adrv9002-dds-1.00.a";
		reg = <0x44A04000 0x1000>;
		clocks = <&adc0_adrv9002 3>;
		clock-names = "sampl_clk";
		dmas = <&tx2_dma 0>;
		dma-names = "tx";
		adi,axi-dds-default-scale = <0x800>;
		adi,axi-dds-default-frequency = <2000000>;
	};

	mwipcore@43c00000 {
		compatible = "mathworks,mwipcore-axi4lite-v1.00";
		reg = <0x43C00000 0xffff>;
	};
};

&spi0 {
	status = "okay";

	adc0_adrv9002: adrv9002-phy@0 {
		compatible = "adi,adrv9002";
		reg = <0>;

		/* SPI Setup */
		//spi-cpha;
		//spi-cpol;
		spi-max-frequency = <20000000>;

		/* Clocks */
		clocks = <&adrv9002_clkin 0>;
		clock-names = "adrv9002_ext_refclk";
		clock-output-names = "rx1_sampl_clk", "rx2_sampl_clk", "tx1_sampl_clk", "tx2_sampl_clk";
		#clock-cells = <1>;

	};

};

&spi1 {
	status = "okay";
};

/*
Name		HDL	Linux
mcs		53	107
output_enable	52	106
tx2_enable	51	105
tx1_enable	50	104
rx2_enable	49	103
rx1_enable	48	102
sm_fan_tach	47	101
reset_trx	46	100
mode		45	99
gp_int		44	98
dgpio_11	43	97
dgpio_10	42	96
dgpio_9		41	95
dgpio_8		40	94
dgpio_7		39	93
dgpio_6		38	92
dgpio_5		37	91
dgpio_4		36	90
dgpio_3		35	89
dgpio_2		34	88
dgpio_1		33	87
dgpio_0		32	86
*/

&adc0_adrv9002 {
	reset-gpios = <&gpio0 100 0>;
	int-gpios = <&gpio0 98 0>;
};

&gpio0 {
	output_enable {
		gpio-hog;
		gpios = <106 0>;
		output-high;
		line-name = "output_enable";
	};
};

