---
layout: page
image_sliders:
	- trial
---

<hr style="height:3px">

## My Research Motivation

!!!UNDER MAINTENANCE!!! - 2

We are living in an age of innovation.
The [growth model](http://www.computer-architecture.org/textual/Moore-Cramming-More-Components-1965.pdf) predicted by Gordon E. Moore has lost its great stability.
Sustaining the steady pace for transistors to shrink now involves revolutionary new device structures,
But to me, the ultimate motivation behind this expansion is to sustain what integrated circuits technologies has empowered us, the ability to acquire, organize, and process an increasing amount of information.

Here I devote my research effort to the "more than Moore" way, bridging integrated circuit design with new applications.
Specifically, I design low power circuits, typically in the sub-nW range, that uses energy that is previously thought unusable, to acquire information that was otherwise undetectable.
I hope my work can inspire brand new applications of how integrated circuits can be used, and transform our specific ways of living.

<hr style="height:3px">

## Education Background

**Bachelor of Engineering**, Microelectronics, [Tsinghua University](https://www.tsinghua.edu.cn), 2009 - 2013
- A program offered by both the School of Science and the School of Information Technology, with the first two years in the Department of Physics
- Received undergraduate thesis excellency award

**Master of Science**, Mechanical Engineering, [Columbia University](https://www.columbia.edu), 2013 - 2014

**Doctor of Philosophy**, Electrical Engineering, [Columbia University](https://www.columbia.edu), 2014 - 2020
- Ph.D. advisor: [Kenneth L. Shepard](https://bioee.ee.columbia.edu/people/ken-shepard)
- Worked on various projects focusing on bioelectronics, including medical ultrasound, microbiology, pH monitoring, etc.
- Focusing on low power, miniaturized circuits and their applications in bioelectronics
- ... and be one of the few people who read my [Ph.D. thesis](https://academiccommons.columbia.edu/doi/10.7916/d8-dbt7-zc49/download)

<hr style="height:3px">

## Projects and Publications Highlights

---

<!-- Initialization of all variables -->

<!-- Actual texts starts from here -->

<div><strong>Augmented Ultrasonography with Implanted CMOS Electronic Motes</strong>,
in <a href="https://www.nature.com/articles/s41467-022-31166-x"><i>Nature Communications</i></a> and <a href="https://ieeexplore.ieee.org/abstract/document/8780205"><i>2019 Custom Integrated Circuit Conference</i></a></div>

<div style="text-align: right">— Extending B-mode ultrasonography's view with sub-nW electronic implants.</div><br>

![Augmented Ultrasonography, its concept](assets/aug_ultrasound.png)

**Project Highlights**
* The proposed concept is implemented with custom-designed extremely low power integrated circuits (sub-nW regime)
* Simultaneous, digital, bi-directional datalinks for multiple implants thanks to B-mode's spatial polling mechanism
* Multi-disciplinary engineering efforts including IC design, package design, image processing algorithm design, etc.
* _In vivo_ verification with mouse

<details markdown="1">
<summary><b>Ideas behind this project</b></summary>
... to come
</details>

<br>

---

<div><strong>Sub-nW Fully Integrated pH Sensor</strong>, in <a href="https://ieeexplore.ieee.org/abstract/document/9163023"><i>2020 IEEE Symposium on VLSI Circuits</i></a></div>

<div style="text-align: right">— From a chemical signal to digital interface, all in 0.72 nW.</div>


**Project Highlights**
- Full-stack engineering efforts from device fabrication to software design.
- 65.8 LSB/pH from on-chip pH sensing site to digital data interface.
- Easy to use with a total of 8 pins: VDD, VSS, and 6 digital signal pins.
- Designed with data acquisition software for easy, real-time pH monitoring.

<details markdown="1">
<summary>More on this project</summary>
... to come
</details>

<br>

---

<div><strong>Low-Leakage, High-Speed SRAM Design</strong>, in <a href="https://ieeexplore.ieee.org/document/9731573"><i>2022 IEEE International Solid-State Circuit Conference</i></a></div>

<div style="text-align: right">— Exploring how much we can remember in the sub-nW regime.</div><br>

<div id="slider_trial">
  <img src="assets/A.jpg" title="A!" alt="The first image of the sliders" />
  <img src="assets/B.jpg" title="B!" alt="The second image of the sliders" />
  <img src="assets/C.jpg" title="C!" alt="The third image of the sliders" />
  <img src="assets/D.jpg" title="D!" alt="The fourth image of the sliders" />
</div>


**Project Highlights**
- Placeholder, with more to change

<hr style="height:3px">

## Publications

Also available at [my Google Scholar page](https://scholar.google.com/citations?user=WfKytL8AAAAJ&hl=en).

In reverse chronological order (as of March 2023):

1. Y. You, K. Ma, R. Tian, Y. Zhang, Z. Chen, and **Y. Zhang**, "A 10-bit 15 V-Compliant Bi-Phasic Current-Mode Vagus Nerve Stimulation Circuit in 180 nm BCD Technology", to appear in _2023 International Symposium on Circuit and Systems (ISCAS)_, May. 22, 2023.

1. **Y. Zhang**, Y. You, W. Ren, X. Xu, L. Shen, J. Ru, R. Huang, and L. Ye, "A 0.954nW 32kHz Crystal Oscillator in 22nm CMOS with Gm-C-Based Current Injection Control," in _2023 IEEE International Solid-State Circuit Conference (ISSCC)_, pp. 68-69, Feb. 20, 2023

1. **Y. Zhang**, P. Muthuraman, V. Andino-Pavlovsky, I. Uguz, J. Elloian, and K. L. Shepard, "[Augmented Ultrasonography with Implanted CMOS Electronic Motes](https://www.nature.com/articles/s41467-022-31166-x)," in _Nature Communications_, **13**, 3521, 2022.

1. X. Xu, S. Ye, J. Gao, **Y. Zhang**, L. Shen, and L. Ye, "[A 32-ppm/˚C 0.9-nW/kHz Relaxation Oscillator with Event-Driven Architecture and Charge Reuse Technique](https://ieeexplore.ieee.org/document/9937717/)," in _2022 International Symposium on Circuit and Systems (ISCAS)_, Jun. 1, 2022.

1. C. Xue, **Y. Zhang**, P. Chen, M. Zhu, T. Wu, M. Wu, Y. He, and L. Ye, "[Reliability-Improved Read Circuit and Self-Terminating Write Circuit for STT-MRAM in 16 nm FinFET](https://ieeexplore.ieee.org/document/9937703)", in _2022 International Symposium on Circuit and Systems (ISCAS)_, May. 31, 2022.

1. H. Zhang, L. Shen, S. Zhang, H. Li, **Y. Zhang**, Z. Tan, R. Huang, and L. Ye, "[A 77μW 115dB-Dynamic-Range 586fA-Sensitivity Current-Domain Continuous-Time Zoom ADC with Pulse-Width-Modulated Resistor DAC and Background Offset Compensation Scheme](https://ieeexplore.ieee.org/document/9772794)," in _2022 IEEE Custom Integrated Circuits Conference (CICC)_, pp. 1-2, Apr. 24, 2022.

1. **Y. Zhang**, C. Xue, X. Wang, T. Liu, J. Gao, P. Chen, J. Liu, L. Sun, L. Shen, J. Ru, L. Ye, and R. Huang, "[Single-Mode 6T CMOS SRAM Macros with Keeper-Loading-Free Peripherals and Row-Separate Dynamic Body Bias Achieving 2.53fW/bit Leakage for AIoT Sensing Platforms](https://ieeexplore.ieee.org/document/9731573)," in _2022 IEEE International Solid-State Circuit Conference (ISSCC)_, pp. 184-186, Feb. 20, 2022

1. Y. Liu, Z. Wang, W. He, L. Shen, **Y. Zhang**, P. Chen, M. Wu, H. Zhang, P. Zhou, J. Liu, G. Sun, J. Ru, L. Ye, and R. Huang, "[An 82nW 0.53pJ/SOP Clock-Free Spiking Neural Network with 40µs Latency for AloT Wake-Up Functions Using Ultimate-Event-Driven Bionic Architecture and Computing-in-Memory Technique](https://ieeexplore.ieee.org/abstract/document/9731795)," in _2022 IEEE International Solid-State Circuits Conference (ISSCC)_, pp. 372-374, Feb. 20, 2022

1. L. Ye, Z. Wang, Y. Liu, P. Chen, H. Li, H. Zhang, M. Wu, W. He, L. Shen, **Y. Zhang**, Z. Tan, Y. Wang, and R. Huang, "[The Challenges and Emerging Technologies for Low-Power Artificial Intelligence IoT Systems](https://ieeexplore.ieee.org/abstract/document/9516591)," in _IEEE Transactions on Circuits and Systems I: Regular Papers_, vol. 68, no. 12, pp. 4821-4834, Dec. 2021

1. Z. Wang, Y. Liu, P. Zhou, Z. Tan, H. Fan, **Y. Zhang**, L. Shen, J. Ru, Y. Wang, L. Ye and R. Huang, "[A 148-nW Reconfigurable Event-Driven Intelligent Wake-Up System for AIoT Nodes Using an Asynchronous Pulse-Based Feature Extractor and a Convolutional Neural Network](https://ieeexplore.ieee.org/document/9552498)," in _IEEE Journal of Solid-State Circuits_, vol. 56, no. 11, pp. 3274-3288, Nov. 2021

1. H. Li, Z. Tan, Y. Bao, H. Xiao, H. Zhang, K. Du, L. Shen, J. Ru, **Y. Zhang**, L. Ye, and R. Huang, "[Energy-Efficient CMOS Humidity Sensors Using Adaptive Range-Shift Zoom CDC and Power-Aware Floating Inverter Amplifier Array](https://ieeexplore.ieee.org/document/9582620)," in _IEEE Journal of Solid-State Circuits_, vol. 56, no. 12, pp. 3560-3572, Dec. 2021

1. Z. Wang, H. Zhang, **Y. Zhang**, L. Shen, J. Ru, H. Fan, Z. Tan, Y. Wang, L. Ye, and R. Huang, "[A Software-Defined Always-On System With 57–75-nW Wake-Up Function Using Asynchronous Clock-Free Pipelined Event-Driven Architecture and Time-Shielding Level-Crossing ADC](https://ieeexplore.ieee.org/abstract/document/9438950)," in _IEEE Journal of Solid-State Circuits_, vol. 56, no. 9, pp. 2804-2816, Sept. 2021

1. Z. Wang, L. Ye, Y. Liu, P. Zhou, Z. Tan, H. Fan, **Y. Zhang**, J. Ru, Y. Wang, R. Huang, "[A 148nW general-purpose event-driven intelligent wake-up chip for AIoT devices using asynchronous spike-based feature extractor and convolutional neural network](https://ieeexplore.ieee.org/document/9365816)," in _2021 IEEE International Solid-State Circuits Conference (ISSCC)_, pp. 436-438, Feb. 13, 2021

1. H. Li, Z. Tan, Y. Bao, H. Xiao, H. Zhang, K. Du, **Y. Zhang**, L. Ye, R. Huang, "[A 1.5μW 0.135pJ·%RH^2^ CMOS Humidity Sensor Using Adaptive Range-Shift Zoom CDC and Power-Aware Floating Inverter Amplifier Array](https://ieeexplore.ieee.org/document/9365931)," in _2021 IEEE International Solid-State Circuits Conference (ISSCC)_, pp. 72-74, Feb. 13, 2021

1. **Y. Zhang**, F. A. Cardoso, and K. L. Shepard, "[A 0.72 nW, 1 Sample/s Fully Integrated pH Sensor with 65.8 LSB/pH Sensitivity](https://ieeexplore.ieee.org/document/9163023)," in _2020 IEEE Symposium on VLSI Circuits_, Jun. 15, 2020

1. <u>W-C. Cornell</u>, **<u>Y. Zhang</u>**, A. Bendebury, A. J. W. Hartel, K. L. Shepard, and L. E. P. Dietrich, "[Phenazine Oxidation by a Distal Electrode Modulates Biofilm Morphogenesis](https://www.sciencedirect.com/science/article/pii/S2590207520300071)," in _Biofilm_, vol. 2, May. 2020 (co-first author)

1. C. Shi, T. Costa, J. Elloian, **Y. Zhang**, K. L. Shepard, "[A 0.065-mm$^3$ monolithically-integrated ultrasonic wireless sensing mote for real-time physiological temperature monitoring](https://ieeexplore.ieee.org/document/8979270)," in _IEEE Transactions on Biomedical Circuits and Systems_, vol. 14, no. 3, pp. 412-424, Jun. 2020

1. **Y. Zhang** and K. L. Shepard, "[A 0.6-mm<sup>2</sup> Powering and Data Telemetry System Compatible with Ultrasound B-Mode Imaging for Freely Moving Biomedical Sensor Systems](https://ieeexplore.ieee.org/abstract/document/8780205/)," in _2019 Custom Integrated Circuit Conference_, Apr. 16, 2019

1. H. Sakhtah, L. Koyama, **Y. Zhang**, D. K. Moralesa, B. L. Fields, A. Price-Whelan, D. A. Hogan, K. L. Shepard, and L. E. P. Dietrich, "[The Pseudomonas aeruginosa efflux pump MexGHIOpmD transports a natural phenazine that controls gene expression and biofilm development](https://www.pnas.org/doi/suppl/10.1073/pnas.1600424113)," _Proceedings of the National Academy of Sciences (PNAS)_, vol. 113, no. 25, E3538-E3547, Jun. 6, 2016

1. D. L. Bellin, H. Sakhtah, **Y. Zhang**, A. Price-Whelan, L. E. P. Dietrich, and K. L. Shepard, "[Electrochemical camera chip for simultaneous imaging of multiple metabolites in biofilms](https://www.nature.com/articles/ncomms10535?platform\u003doscar\u0026draft\u003djournal)," in _Nature Communications_, **7**, 10535, 2016

1. H. Cai, Y. Yang, **Y. Zhang**, C. Zhou, C. Guo, J. Liu, and T. Ren, "[A High Sensitivity Mass-Loading Surface Acoustic Wave DNA Sensor](https://www.worldscientific.com/doi/abs/10.1142/S0217984914500560)," in _Modern Physics Letters B_, vol. 28, no. 7, Mar. 2014

1. H. Cai, C. Zhou, **Y. Zhang**, Y. Yang, T. Ren, C. Guo, and J. Liu, "[SAW Based Mass-Loading Biosensor for DNA Detection](https://ieeexplore.ieee.org/abstract/document/6628122)", in _2013 IEEE International Conference of Electron Devices and Solid-State Circuits_, Jun. 3, 2013

<hr style="height:3px">

## Skills

I call myself a full-stack engineer.
And the stack builds from device fabrication, through hardware design, all the way up to software design.

- **Computer-Aided Design Tools for Hardware**: Cadence Virtuoso, Cadence Innovus, Cadence Genus, Synopsys SiliconSmart, Synopsys Design Compiler, Synopsys Library Compiler, Mentor Graphics ModelSim, Xilinx Vivado (ISE), Verilator, Cadence Allegro, Altium Designer
- **Hardware Description Language**: Verilog, System Verilog
- **Device Fabrication**: Photolithography, electron beam deposition, thermal deposition, chemical etching
- **Semiconductor Packaging**: Dicing, flip-chip packaging, wirebonding
- **Selected Programming and Scripting Language**: C, C\#, C++, Python, Java, Rust, Swift, Lisp, SKILL, LaTeX, GLSL, Matlab, Lua, JSON, YAML, TOML, HTML, CSS, shell (bash, zsh, csh, etc.)
- **Software Frameworks**: OpenGL, OpenCV, Qt, XNA, Unity
- **Language**: Chinese (Mandarin) and English

<hr style="height:3px">

## About This Page


