// Seed: 4134802513
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    output tri id_3,
    input wand id_4,
    input supply1 id_5,
    input wand id_6,
    output wire id_7
);
  always @(posedge id_5 or posedge 1 == id_2) #1;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output logic id_4
);
  assign id_2 = 1;
  wand id_6 = 1;
  reg  id_7;
  always @(*) begin
    id_7 <= 1 < 1;
    if (1 ~^ id_3) begin
      $display(1, 1'b0, 1);
      if (id_1) id_4 <= id_7;
    end
  end
  module_0(
      id_3, id_2, id_0, id_2, id_3, id_0, id_1, id_2
  );
  assign id_7 = 1'b0 - 1'b0;
endmodule
