#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Dec 21 05:08:27 2020
# Process ID: 26838
# Current directory: /home/us1/github/MPSoC-SPRAM/synthesis/vivado/verilog
# Command line: vivado -nojournal -log system_wb.log -mode batch -source system_wb.tcl
# Log file: /home/us1/github/MPSoC-SPRAM/synthesis/vivado/verilog/system_wb.log
# Journal file: 
#-----------------------------------------------------------
source system_wb.tcl
# read_verilog -sv ../../../rtl/verilog/wb/core/mpsoc_wb_ram_generic.sv
# read_verilog -sv ../../../rtl/verilog/wb/core/mpsoc_wb_spram.sv
# read_xdc system_wb.xdc
# synth_design -part xc7z020-clg484-1 -top mpsoc_wb_spram
Command: synth_design -part xc7z020-clg484-1 -top mpsoc_wb_spram
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26847
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2292.938 ; gain = 0.000 ; free physical = 165 ; free virtual = 11963
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mpsoc_wb_spram' [/home/us1/github/MPSoC-SPRAM/rtl/verilog/wb/core/mpsoc_wb_spram.sv:44]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEMFILE bound to: (null) - type: string 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 8 - type: integer 
	Parameter CLASSIC_CYCLE bound to: 1'b0 
	Parameter BURST_CYCLE bound to: 1'b1 
	Parameter READ bound to: 1'b0 
	Parameter WRITE bound to: 1'b1 
	Parameter CTI_CLASSIC bound to: 3'b000 
	Parameter CTI_CONST_BURST bound to: 3'b001 
	Parameter CTI_INC_BURST bound to: 3'b010 
	Parameter CTI_END_OF_BURST bound to: 3'b111 
	Parameter BTE_LINEAR bound to: 2'b00 
	Parameter BTE_WRAP_4 bound to: 2'b01 
	Parameter BTE_WRAP_8 bound to: 2'b10 
	Parameter BTE_WRAP_16 bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/us1/github/MPSoC-SPRAM/rtl/verilog/wb/core/mpsoc_wb_spram.sv:105]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_wb_ram_generic' [/home/us1/github/MPSoC-SPRAM/rtl/verilog/wb/core/mpsoc_wb_ram_generic.sv:44]
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter MEMFILE bound to: (null) - type: string 
	Parameter AW bound to: 6 - type: integer 
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_wb_ram_generic' (1#1) [/home/us1/github/MPSoC-SPRAM/rtl/verilog/wb/core/mpsoc_wb_ram_generic.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_wb_spram' (2#1) [/home/us1/github/MPSoC-SPRAM/rtl/verilog/wb/core/mpsoc_wb_spram.sv:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2292.938 ; gain = 0.000 ; free physical = 951 ; free virtual = 12749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2292.938 ; gain = 0.000 ; free physical = 945 ; free virtual = 12743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2292.938 ; gain = 0.000 ; free physical = 945 ; free virtual = 12743
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.938 ; gain = 0.000 ; free physical = 938 ; free virtual = 12737
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/us1/github/MPSoC-SPRAM/synthesis/vivado/verilog/system_wb.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/us1/github/MPSoC-SPRAM/synthesis/vivado/verilog/system_wb.xdc:341]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/us1/github/MPSoC-SPRAM/synthesis/vivado/verilog/system_wb.xdc:346]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/us1/github/MPSoC-SPRAM/synthesis/vivado/verilog/system_wb.xdc:351]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/us1/github/MPSoC-SPRAM/synthesis/vivado/verilog/system_wb.xdc:354]
Finished Parsing XDC File [/home/us1/github/MPSoC-SPRAM/synthesis/vivado/verilog/system_wb.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/us1/github/MPSoC-SPRAM/synthesis/vivado/verilog/system_wb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mpsoc_wb_spram_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mpsoc_wb_spram_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2356.836 ; gain = 0.000 ; free physical = 861 ; free virtual = 12659
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2356.836 ; gain = 0.000 ; free physical = 861 ; free virtual = 12659
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 922 ; free virtual = 12721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 922 ; free virtual = 12721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 922 ; free virtual = 12721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 913 ; free virtual = 12712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	               2K Bit	(64 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 899 ; free virtual = 12701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mpsoc_wb_spram | ram0/mem_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 778 ; free virtual = 12581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 778 ; free virtual = 12581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mpsoc_wb_spram | ram0/mem_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ram0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 777 ; free virtual = 12579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 775 ; free virtual = 12578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 775 ; free virtual = 12578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 775 ; free virtual = 12578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 775 ; free virtual = 12578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 775 ; free virtual = 12578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 775 ; free virtual = 12578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT2     |     1|
|3     |LUT3     |     3|
|4     |LUT4     |     2|
|5     |LUT5     |     7|
|6     |LUT6     |     5|
|7     |RAMB18E1 |     1|
|8     |FDRE     |     9|
|9     |IBUF     |    52|
|10    |OBUF     |    34|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 775 ; free virtual = 12578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2356.836 ; gain = 0.000 ; free physical = 832 ; free virtual = 12635
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2356.836 ; gain = 63.898 ; free physical = 832 ; free virtual = 12635
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2356.836 ; gain = 0.000 ; free physical = 918 ; free virtual = 12721
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/us1/github/MPSoC-SPRAM/synthesis/vivado/verilog/system_wb.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/us1/github/MPSoC-SPRAM/synthesis/vivado/verilog/system_wb.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/us1/github/MPSoC-SPRAM/synthesis/vivado/verilog/system_wb.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/us1/github/MPSoC-SPRAM/synthesis/vivado/verilog/system_wb.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2356.836 ; gain = 0.000 ; free physical = 860 ; free virtual = 12663
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2356.836 ; gain = 64.031 ; free physical = 1006 ; free virtual = 12809
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2426.805 ; gain = 69.969 ; free physical = 1000 ; free virtual = 12803

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1393fff8b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2570.758 ; gain = 143.953 ; free physical = 708 ; free virtual = 12511

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1393fff8b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2714.758 ; gain = 0.000 ; free physical = 564 ; free virtual = 12367
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1393fff8b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2714.758 ; gain = 0.000 ; free physical = 564 ; free virtual = 12367
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1393fff8b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2714.758 ; gain = 0.000 ; free physical = 564 ; free virtual = 12367
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1393fff8b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2714.758 ; gain = 0.000 ; free physical = 564 ; free virtual = 12367
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1393fff8b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2714.758 ; gain = 0.000 ; free physical = 564 ; free virtual = 12367
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1393fff8b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2714.758 ; gain = 0.000 ; free physical = 564 ; free virtual = 12367
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.758 ; gain = 0.000 ; free physical = 564 ; free virtual = 12367
Ending Logic Optimization Task | Checksum: 1393fff8b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2714.758 ; gain = 0.000 ; free physical = 564 ; free virtual = 12367

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1393fff8b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 695 ; free virtual = 12499
Ending Power Optimization Task | Checksum: 1393fff8b

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2922.828 ; gain = 208.070 ; free physical = 701 ; free virtual = 12504

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1393fff8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 701 ; free virtual = 12504

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 701 ; free virtual = 12504
Ending Netlist Obfuscation Task | Checksum: 1393fff8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 701 ; free virtual = 12504
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2922.828 ; gain = 565.992 ; free physical = 701 ; free virtual = 12504
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 675 ; free virtual = 12478
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 42dc26fd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 675 ; free virtual = 12478
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 675 ; free virtual = 12478

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e91fcb41

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 686 ; free virtual = 12489

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 151fb2464

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 686 ; free virtual = 12490

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 151fb2464

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 686 ; free virtual = 12490
Phase 1 Placer Initialization | Checksum: 151fb2464

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 686 ; free virtual = 12490

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 151fb2464

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 685 ; free virtual = 12489

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 151fb2464

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 685 ; free virtual = 12489

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 1e1480ade

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 658 ; free virtual = 12461
Phase 2 Global Placement | Checksum: 1e1480ade

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 659 ; free virtual = 12462

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e1480ade

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 659 ; free virtual = 12463

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d0d63132

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 659 ; free virtual = 12463

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17998abc2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 659 ; free virtual = 12463

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17998abc2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 659 ; free virtual = 12463

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 26544cc4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 657 ; free virtual = 12461

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26544cc4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 657 ; free virtual = 12461

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 26544cc4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 657 ; free virtual = 12461
Phase 3 Detail Placement | Checksum: 26544cc4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 657 ; free virtual = 12461

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 26544cc4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 657 ; free virtual = 12461

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26544cc4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 657 ; free virtual = 12461

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26544cc4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 657 ; free virtual = 12461
Phase 4.3 Placer Reporting | Checksum: 26544cc4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 657 ; free virtual = 12461

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 657 ; free virtual = 12461

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 657 ; free virtual = 12461
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bab32ee9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 657 ; free virtual = 12461
Ending Placer Task | Checksum: 112b30d33

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 657 ; free virtual = 12461
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ecc23f45 ConstDB: 0 ShapeSum: 25f0cdee RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11a041aad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 539 ; free virtual = 12343
Post Restoration Checksum: NetGraph: 6a445ea9 NumContArr: afbfbc04 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11a041aad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 505 ; free virtual = 12310

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11a041aad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 505 ; free virtual = 12310
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 762eb1d0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 494 ; free virtual = 12299

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 107
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 107
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 762eb1d0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 493 ; free virtual = 12298
Phase 3 Initial Routing | Checksum: d6c32551

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 497 ; free virtual = 12302

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: e2814302

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 494 ; free virtual = 12299
Phase 4 Rip-up And Reroute | Checksum: e2814302

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 494 ; free virtual = 12299

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: e2814302

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 494 ; free virtual = 12299

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: e2814302

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 494 ; free virtual = 12299
Phase 6 Post Hold Fix | Checksum: e2814302

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 494 ; free virtual = 12299

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.150409 %
  Global Horizontal Routing Utilization  = 0.139875 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: e2814302

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 494 ; free virtual = 12298

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e2814302

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 493 ; free virtual = 12297

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f929025a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 495 ; free virtual = 12299
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 530 ; free virtual = 12335

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2922.828 ; gain = 0.000 ; free physical = 530 ; free virtual = 12335
# report_utilization
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Dec 21 05:09:40 2020
| Host         : eq1 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_utilization
| Design       : mpsoc_wb_spram
| Device       : 7z020clg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |   17 |     0 |     53200 |  0.03 |
|   LUT as Logic          |   17 |     0 |     53200 |  0.03 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |    9 |     0 |    106400 | <0.01 |
|   Register as Flip Flop |    9 |     0 |    106400 | <0.01 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 9     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |    8 |     0 |     13300 |  0.06 |
|   SLICEL                                   |    1 |     0 |           |       |
|   SLICEM                                   |    7 |     0 |           |       |
| LUT as Logic                               |   17 |     0 |     53200 |  0.03 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |   16 |       |           |       |
|   using O5 and O6                          |    1 |       |           |       |
| LUT as Memory                              |    0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |    9 |     0 |    106400 | <0.01 |
|   Register driven from within the Slice    |    3 |       |           |       |
|   Register driven from outside the Slice   |    6 |       |           |       |
|     LUT in front of the register is unused |    2 |       |           |       |
|     LUT in front of the register is used   |    4 |       |           |       |
| Unique Control Sets                        |    2 |       |     13300 |  0.02 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       140 |  0.36 |
|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
|   RAMB18          |    1 |     0 |       280 |  0.36 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   86 |    86 |       200 | 43.00 |
|   IOB Master Pads           |   43 |       |           |       |
|   IOB Slave Pads            |   43 |       |           |       |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| IBUF     |   52 |                  IO |
| OBUF     |   34 |                  IO |
| FDRE     |    9 |        Flop & Latch |
| LUT5     |    7 |                 LUT |
| LUT6     |    5 |                 LUT |
| LUT3     |    3 |                 LUT |
| LUT4     |    2 |                 LUT |
| RAMB18E1 |    1 |        Block Memory |
| LUT2     |    1 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Dec 21 05:09:40 2020
| Host         : eq1 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing
| Design       : mpsoc_wb_spram
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 wb_stb_i
                            (input port)
  Destination:            ram0/mem_reg/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.238ns  (logic 1.677ns (14.922%)  route 9.561ns (85.078%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  wb_stb_i (IN)
                         net (fo=0)                   0.000     0.000    wb_stb_i
    T6                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  wb_stb_i_IBUF_inst/O
                         net (fo=7, routed)           2.763     4.192    ram0/wb_stb_i_IBUF
    SLICE_X0Y45          LUT4 (Prop_lut4_I1_O)        0.124     4.316 r  ram0/mem_reg_i_11/O
                         net (fo=6, routed)           1.454     5.770    ram0/mem_reg_i_11_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.894 r  ram0/mem_reg_i_3/O
                         net (fo=2, routed)           5.344    11.238    ram0/D[3]
    RAMB18_X5Y34         RAMB18E1                                     r  ram0/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------




# write_verilog -force system_wb.v
# write_bitstream -force system_wb.bit
Command: write_bitstream -force system_wb.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wb.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/us1/github/MPSoC-SPRAM/synthesis/vivado/verilog/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Dec 21 05:09:59 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3155.332 ; gain = 232.504 ; free physical = 510 ; free virtual = 12300
INFO: [Common 17-206] Exiting Vivado at Mon Dec 21 05:09:59 2020...
