--
--	Conversion of Firmware_V0.1.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Sep 03 16:22:35 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__RFM69HW_DIO0_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__RFM69HW_DIO0_net_0 : bit;
SIGNAL tmpIO_0__RFM69HW_DIO0_net_0 : bit;
TERMINAL tmpSIOVREF__RFM69HW_DIO0_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__RFM69HW_DIO0_net_0 : bit;
SIGNAL tmpOE__P1_GPIO5_net_0 : bit;
SIGNAL tmpFB_0__P1_GPIO5_net_0 : bit;
SIGNAL tmpIO_0__P1_GPIO5_net_0 : bit;
TERMINAL tmpSIOVREF__P1_GPIO5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_GPIO5_net_0 : bit;
SIGNAL tmpOE__P1_TxD_net_0 : bit;
SIGNAL tmpFB_0__P1_TxD_net_0 : bit;
SIGNAL tmpIO_0__P1_TxD_net_0 : bit;
TERMINAL tmpSIOVREF__P1_TxD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_TxD_net_0 : bit;
SIGNAL Net_1341 : bit;
SIGNAL \TIMER1:Net_81\ : bit;
SIGNAL \TIMER1:Net_75\ : bit;
SIGNAL \TIMER1:Net_69\ : bit;
SIGNAL \TIMER1:Net_66\ : bit;
SIGNAL \TIMER1:Net_82\ : bit;
SIGNAL \TIMER1:Net_72\ : bit;
SIGNAL Net_653 : bit;
SIGNAL Net_652 : bit;
SIGNAL Net_654 : bit;
SIGNAL Net_655 : bit;
SIGNAL Net_656 : bit;
SIGNAL Net_651 : bit;
SIGNAL Net_1355 : bit;
SIGNAL \PRS:ctrl_api_clock\ : bit;
SIGNAL \PRS:enable_final\ : bit;
SIGNAL \PRS:clk\ : bit;
SIGNAL \PRS:clk_ctrl\ : bit;
SIGNAL \PRS:control_7\ : bit;
SIGNAL \PRS:control_6\ : bit;
SIGNAL \PRS:control_5\ : bit;
SIGNAL \PRS:control_4\ : bit;
SIGNAL \PRS:control_3\ : bit;
SIGNAL \PRS:control_2\ : bit;
SIGNAL \PRS:control_1\ : bit;
SIGNAL \PRS:control_0\ : bit;
SIGNAL \PRS:cs_addr_2\ : bit;
SIGNAL \PRS:cs_addr_1\ : bit;
SIGNAL \PRS:cs_addr_0\ : bit;
SIGNAL \PRS:sC16:PRSdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ce0_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:cl0_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:z0_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:z0_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ce1_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:cl1_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:z1_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PRS:nc1\ : bit;
SIGNAL \PRS:sC16:PRSdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:so_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:carry\ : bit;
SIGNAL \PRS:sC16:PRSdp:sh_right\ : bit;
SIGNAL \PRS:sC16:PRSdp:sh_left\ : bit;
SIGNAL \PRS:sC16:PRSdp:msb\ : bit;
SIGNAL \PRS:sC16:PRSdp:cmp_eq_1\ : bit;
SIGNAL \PRS:sC16:PRSdp:cmp_eq_0\ : bit;
SIGNAL \PRS:sC16:PRSdp:cmp_lt_1\ : bit;
SIGNAL \PRS:sC16:PRSdp:cmp_lt_0\ : bit;
SIGNAL \PRS:sC16:PRSdp:cmp_zero_1\ : bit;
SIGNAL \PRS:sC16:PRSdp:cmp_zero_0\ : bit;
SIGNAL \PRS:sC16:PRSdp:cmp_ff_1\ : bit;
SIGNAL \PRS:sC16:PRSdp:cmp_ff_0\ : bit;
SIGNAL \PRS:sC16:PRSdp:cap_1\ : bit;
SIGNAL \PRS:sC16:PRSdp:cap_0\ : bit;
SIGNAL \PRS:sC16:PRSdp:cfb\ : bit;
SIGNAL \PRS:sC16:PRSdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ce0_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:cl0_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:z0_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:z0_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ce1_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:cl1_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:z1_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PRS:cmsb\ : bit;
SIGNAL \PRS:sC16:PRSdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:so_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PRS:sC16:PRSdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PRS:sC16:PRSdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_625 : bit;
SIGNAL \PRS:ctrl_enable\ : bit;
SIGNAL \PRS:ctrl_reset_common\ : bit;
SIGNAL \PRS:ctrl_reset_ci\ : bit;
SIGNAL \PRS:ctrl_reset_si\ : bit;
SIGNAL \PRS:ctrl_reset_so\ : bit;
SIGNAL \PRS:ctrl_reset_state_1\ : bit;
SIGNAL \PRS:ctrl_reset_state_0\ : bit;
SIGNAL \PRS:status_2\ : bit;
SIGNAL \PRS:status_1\ : bit;
SIGNAL \PRS:status_0\ : bit;
SIGNAL \PRS:status_3\ : bit;
SIGNAL \PRS:ci_temp\ : bit;
SIGNAL \PRS:status_4\ : bit;
SIGNAL \PRS:sc_temp\ : bit;
SIGNAL \PRS:status_5\ : bit;
SIGNAL \PRS:so\ : bit;
SIGNAL \PRS:status_6\ : bit;
SIGNAL \PRS:state_0\ : bit;
SIGNAL \PRS:status_7\ : bit;
SIGNAL \PRS:state_1\ : bit;
SIGNAL \PRS:reset_final\ : bit;
SIGNAL tmpOE__P1_GPIO4_net_0 : bit;
SIGNAL tmpFB_0__P1_GPIO4_net_0 : bit;
SIGNAL tmpIO_0__P1_GPIO4_net_0 : bit;
TERMINAL tmpSIOVREF__P1_GPIO4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_GPIO4_net_0 : bit;
SIGNAL tmpOE__P1_GPIO3_net_0 : bit;
SIGNAL tmpFB_0__P1_GPIO3_net_0 : bit;
SIGNAL tmpIO_0__P1_GPIO3_net_0 : bit;
TERMINAL tmpSIOVREF__P1_GPIO3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_GPIO3_net_0 : bit;
SIGNAL tmpOE__P1_GPIO2_net_0 : bit;
SIGNAL tmpFB_0__P1_GPIO2_net_0 : bit;
SIGNAL tmpIO_0__P1_GPIO2_net_0 : bit;
TERMINAL tmpSIOVREF__P1_GPIO2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_GPIO2_net_0 : bit;
SIGNAL tmpOE__EEPROM_WC_net_0 : bit;
SIGNAL tmpFB_0__EEPROM_WC_net_0 : bit;
SIGNAL tmpIO_0__EEPROM_WC_net_0 : bit;
TERMINAL tmpSIOVREF__EEPROM_WC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EEPROM_WC_net_0 : bit;
SIGNAL tmpOE__P1_GPIO1_net_0 : bit;
SIGNAL tmpFB_0__P1_GPIO1_net_0 : bit;
SIGNAL tmpIO_0__P1_GPIO1_net_0 : bit;
TERMINAL tmpSIOVREF__P1_GPIO1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_GPIO1_net_0 : bit;
SIGNAL tmpOE__RAIN_SENSOR_net_0 : bit;
SIGNAL tmpFB_0__RAIN_SENSOR_net_0 : bit;
SIGNAL tmpIO_0__RAIN_SENSOR_net_0 : bit;
TERMINAL tmpSIOVREF__RAIN_SENSOR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RAIN_SENSOR_net_0 : bit;
SIGNAL \UART:Net_847\ : bit;
SIGNAL \UART:select_s_wire\ : bit;
SIGNAL \UART:rx_wire\ : bit;
SIGNAL \UART:Net_1268\ : bit;
SIGNAL \UART:Net_1257\ : bit;
SIGNAL \UART:uncfg_rx_irq\ : bit;
SIGNAL \UART:Net_1170\ : bit;
SIGNAL \UART:sclk_s_wire\ : bit;
SIGNAL \UART:mosi_s_wire\ : bit;
SIGNAL \UART:miso_m_wire\ : bit;
SIGNAL \UART:tmpOE__tx_net_0\ : bit;
SIGNAL \UART:tx_wire\ : bit;
SIGNAL \UART:tmpFB_0__tx_net_0\ : bit;
SIGNAL \UART:tmpIO_0__tx_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL \UART:tmpINTERRUPT_0__tx_net_0\ : bit;
SIGNAL \UART:Net_1099\ : bit;
SIGNAL \UART:Net_1258\ : bit;
SIGNAL \UART:tmpOE__rx_net_0\ : bit;
SIGNAL \UART:tmpIO_0__rx_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__rx_net_0\ : bit;
SIGNAL \UART:tmpINTERRUPT_0__rx_net_0\ : bit;
SIGNAL \UART:cts_wire\ : bit;
SIGNAL Net_630 : bit;
SIGNAL \UART:rts_wire\ : bit;
SIGNAL \UART:mosi_m_wire\ : bit;
SIGNAL \UART:select_m_wire_3\ : bit;
SIGNAL \UART:select_m_wire_2\ : bit;
SIGNAL \UART:select_m_wire_1\ : bit;
SIGNAL \UART:select_m_wire_0\ : bit;
SIGNAL \UART:sclk_m_wire\ : bit;
SIGNAL \UART:miso_s_wire\ : bit;
SIGNAL \UART:scl_wire\ : bit;
SIGNAL \UART:sda_wire\ : bit;
SIGNAL Net_633 : bit;
SIGNAL Net_632 : bit;
SIGNAL \UART:Net_1028\ : bit;
SIGNAL Net_628 : bit;
SIGNAL Net_629 : bit;
SIGNAL Net_638 : bit;
SIGNAL Net_639 : bit;
SIGNAL Net_640 : bit;
SIGNAL Net_641 : bit;
SIGNAL Net_642 : bit;
SIGNAL Net_643 : bit;
SIGNAL Net_644 : bit;
SIGNAL tmpOE__RFM69HW_RESET_net_0 : bit;
SIGNAL tmpFB_0__RFM69HW_RESET_net_0 : bit;
SIGNAL tmpIO_0__RFM69HW_RESET_net_0 : bit;
TERMINAL tmpSIOVREF__RFM69HW_RESET_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RFM69HW_RESET_net_0 : bit;
SIGNAL \SPI_RFM69HW:Net_847\ : bit;
SIGNAL \SPI_RFM69HW:select_s_wire\ : bit;
SIGNAL \SPI_RFM69HW:rx_wire\ : bit;
SIGNAL \SPI_RFM69HW:Net_1257\ : bit;
SIGNAL \SPI_RFM69HW:uncfg_rx_irq\ : bit;
SIGNAL \SPI_RFM69HW:Net_1170\ : bit;
SIGNAL \SPI_RFM69HW:sclk_s_wire\ : bit;
SIGNAL \SPI_RFM69HW:mosi_s_wire\ : bit;
SIGNAL \SPI_RFM69HW:miso_m_wire\ : bit;
SIGNAL \SPI_RFM69HW:Net_467\ : bit;
SIGNAL \SPI_RFM69HW:Net_1099\ : bit;
SIGNAL \SPI_RFM69HW:Net_1258\ : bit;
SIGNAL \SPI_RFM69HW:tmpOE__sclk_m_net_0\ : bit;
SIGNAL \SPI_RFM69HW:sclk_m_wire\ : bit;
SIGNAL \SPI_RFM69HW:tmpFB_0__sclk_m_net_0\ : bit;
SIGNAL \SPI_RFM69HW:tmpIO_0__sclk_m_net_0\ : bit;
TERMINAL \SPI_RFM69HW:tmpSIOVREF__sclk_m_net_0\ : bit;
SIGNAL \SPI_RFM69HW:tmpINTERRUPT_0__sclk_m_net_0\ : bit;
SIGNAL \SPI_RFM69HW:tmpOE__miso_m_net_0\ : bit;
SIGNAL \SPI_RFM69HW:tmpIO_0__miso_m_net_0\ : bit;
TERMINAL \SPI_RFM69HW:tmpSIOVREF__miso_m_net_0\ : bit;
SIGNAL \SPI_RFM69HW:tmpINTERRUPT_0__miso_m_net_0\ : bit;
SIGNAL \SPI_RFM69HW:tmpOE__mosi_m_net_0\ : bit;
SIGNAL \SPI_RFM69HW:mosi_m_wire\ : bit;
SIGNAL \SPI_RFM69HW:tmpFB_0__mosi_m_net_0\ : bit;
SIGNAL \SPI_RFM69HW:tmpIO_0__mosi_m_net_0\ : bit;
TERMINAL \SPI_RFM69HW:tmpSIOVREF__mosi_m_net_0\ : bit;
SIGNAL \SPI_RFM69HW:tmpINTERRUPT_0__mosi_m_net_0\ : bit;
SIGNAL \SPI_RFM69HW:tmpOE__ss0_m_net_0\ : bit;
SIGNAL \SPI_RFM69HW:select_m_wire_0\ : bit;
SIGNAL \SPI_RFM69HW:tmpFB_0__ss0_m_net_0\ : bit;
SIGNAL \SPI_RFM69HW:tmpIO_0__ss0_m_net_0\ : bit;
TERMINAL \SPI_RFM69HW:tmpSIOVREF__ss0_m_net_0\ : bit;
SIGNAL \SPI_RFM69HW:tmpINTERRUPT_0__ss0_m_net_0\ : bit;
SIGNAL \SPI_RFM69HW:cts_wire\ : bit;
SIGNAL Net_662 : bit;
SIGNAL \SPI_RFM69HW:tx_wire\ : bit;
SIGNAL \SPI_RFM69HW:rts_wire\ : bit;
SIGNAL \SPI_RFM69HW:select_m_wire_3\ : bit;
SIGNAL \SPI_RFM69HW:select_m_wire_2\ : bit;
SIGNAL \SPI_RFM69HW:select_m_wire_1\ : bit;
SIGNAL \SPI_RFM69HW:miso_s_wire\ : bit;
SIGNAL \SPI_RFM69HW:scl_wire\ : bit;
SIGNAL \SPI_RFM69HW:sda_wire\ : bit;
SIGNAL Net_665 : bit;
SIGNAL Net_664 : bit;
SIGNAL \SPI_RFM69HW:Net_1028\ : bit;
SIGNAL Net_660 : bit;
SIGNAL Net_661 : bit;
SIGNAL Net_670 : bit;
SIGNAL Net_671 : bit;
SIGNAL Net_672 : bit;
SIGNAL Net_673 : bit;
SIGNAL Net_674 : bit;
SIGNAL Net_675 : bit;
SIGNAL Net_676 : bit;
SIGNAL tmpOE__ANEMOMETER_net_0 : bit;
SIGNAL Net_135 : bit;
SIGNAL tmpIO_0__ANEMOMETER_net_0 : bit;
TERMINAL tmpSIOVREF__ANEMOMETER_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ANEMOMETER_net_0 : bit;
SIGNAL tmpOE__LED_3_net_0 : bit;
SIGNAL tmpFB_0__LED_3_net_0 : bit;
SIGNAL tmpIO_0__LED_3_net_0 : bit;
TERMINAL tmpSIOVREF__LED_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_3_net_0 : bit;
SIGNAL tmpOE__LED_2_net_0 : bit;
SIGNAL LEDS_1 : bit;
SIGNAL tmpFB_0__LED_2_net_0 : bit;
SIGNAL tmpIO_0__LED_2_net_0 : bit;
TERMINAL tmpSIOVREF__LED_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_2_net_0 : bit;
SIGNAL tmpOE__LED_1_net_0 : bit;
SIGNAL LEDS_0 : bit;
SIGNAL tmpFB_0__LED_1_net_0 : bit;
SIGNAL tmpIO_0__LED_1_net_0 : bit;
TERMINAL tmpSIOVREF__LED_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_1_net_0 : bit;
SIGNAL \I2C:Net_847\ : bit;
SIGNAL \I2C:select_s_wire\ : bit;
SIGNAL \I2C:rx_wire\ : bit;
SIGNAL \I2C:Net_1257\ : bit;
SIGNAL \I2C:uncfg_rx_irq\ : bit;
SIGNAL \I2C:Net_1170\ : bit;
SIGNAL \I2C:sclk_s_wire\ : bit;
SIGNAL \I2C:mosi_s_wire\ : bit;
SIGNAL \I2C:miso_m_wire\ : bit;
SIGNAL \I2C:tmpOE__sda_net_0\ : bit;
SIGNAL \I2C:tmpFB_0__sda_net_0\ : bit;
SIGNAL \I2C:sda_wire\ : bit;
TERMINAL \I2C:tmpSIOVREF__sda_net_0\ : bit;
SIGNAL \I2C:tmpINTERRUPT_0__sda_net_0\ : bit;
SIGNAL \I2C:tmpOE__scl_net_0\ : bit;
SIGNAL \I2C:tmpFB_0__scl_net_0\ : bit;
SIGNAL \I2C:scl_wire\ : bit;
TERMINAL \I2C:tmpSIOVREF__scl_net_0\ : bit;
SIGNAL \I2C:tmpINTERRUPT_0__scl_net_0\ : bit;
SIGNAL \I2C:Net_1099\ : bit;
SIGNAL \I2C:Net_1258\ : bit;
SIGNAL Net_700 : bit;
SIGNAL \I2C:cts_wire\ : bit;
SIGNAL \I2C:tx_wire\ : bit;
SIGNAL \I2C:rts_wire\ : bit;
SIGNAL \I2C:mosi_m_wire\ : bit;
SIGNAL \I2C:select_m_wire_3\ : bit;
SIGNAL \I2C:select_m_wire_2\ : bit;
SIGNAL \I2C:select_m_wire_1\ : bit;
SIGNAL \I2C:select_m_wire_0\ : bit;
SIGNAL \I2C:sclk_m_wire\ : bit;
SIGNAL \I2C:miso_s_wire\ : bit;
SIGNAL Net_703 : bit;
SIGNAL Net_702 : bit;
SIGNAL \I2C:Net_1028\ : bit;
SIGNAL Net_698 : bit;
SIGNAL Net_699 : bit;
SIGNAL Net_708 : bit;
SIGNAL Net_709 : bit;
SIGNAL Net_710 : bit;
SIGNAL Net_711 : bit;
SIGNAL Net_712 : bit;
SIGNAL Net_713 : bit;
SIGNAL Net_714 : bit;
SIGNAL Net_742 : bit;
SIGNAL tmpOE__BME_MISO_net_0 : bit;
SIGNAL Net_741 : bit;
SIGNAL tmpIO_0__BME_MISO_net_0 : bit;
TERMINAL tmpSIOVREF__BME_MISO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BME_MISO_net_0 : bit;
SIGNAL tmpOE__BME_SS_net_0 : bit;
SIGNAL Net_749 : bit;
SIGNAL tmpFB_0__BME_SS_net_0 : bit;
SIGNAL tmpIO_0__BME_SS_net_0 : bit;
TERMINAL tmpSIOVREF__BME_SS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BME_SS_net_0 : bit;
SIGNAL tmpOE__BME_SCLK_net_0 : bit;
SIGNAL Net_748 : bit;
SIGNAL tmpFB_0__BME_SCLK_net_0 : bit;
SIGNAL tmpIO_0__BME_SCLK_net_0 : bit;
TERMINAL tmpSIOVREF__BME_SCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BME_SCLK_net_0 : bit;
SIGNAL tmpOE__BME_MOSI_net_0 : bit;
SIGNAL Net_747 : bit;
SIGNAL tmpFB_0__BME_MOSI_net_0 : bit;
SIGNAL tmpIO_0__BME_MOSI_net_0 : bit;
TERMINAL tmpSIOVREF__BME_MOSI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BME_MOSI_net_0 : bit;
SIGNAL \SPIM:Net_276\ : bit;
SIGNAL Net_896 : bit;
SIGNAL \SPIM:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM:Net_244\ : bit;
SIGNAL \SPIM:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM:BSPIM:so_send\ : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM:BSPIM:state_2\ : bit;
SIGNAL \SPIM:BSPIM:state_1\ : bit;
SIGNAL \SPIM:BSPIM:state_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM:BSPIM:count_4\ : bit;
SIGNAL \SPIM:BSPIM:count_3\ : bit;
SIGNAL \SPIM:BSPIM:count_2\ : bit;
SIGNAL \SPIM:BSPIM:count_1\ : bit;
SIGNAL \SPIM:BSPIM:count_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:control_7\ : bit;
SIGNAL \SPIM:BSPIM:control_6\ : bit;
SIGNAL \SPIM:BSPIM:control_5\ : bit;
SIGNAL \SPIM:BSPIM:control_4\ : bit;
SIGNAL \SPIM:BSPIM:control_3\ : bit;
SIGNAL \SPIM:BSPIM:control_2\ : bit;
SIGNAL \SPIM:BSPIM:control_1\ : bit;
SIGNAL \SPIM:BSPIM:control_0\ : bit;
SIGNAL \SPIM:Net_294\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM:Net_273\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\ : bit;
SIGNAL \SPIM:BSPIM:count_6\ : bit;
SIGNAL \SPIM:BSPIM:count_5\ : bit;
SIGNAL \SPIM:BSPIM:cnt_tc\ : bit;
SIGNAL Net_898 : bit;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:Net_289\ : bit;
SIGNAL Net_907 : bit;
SIGNAL LEDS_2 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter_1:MODIN1_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter_1:MODIN1_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter_1:MODIN1_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__EEPROM_PULLUP_net_0 : bit;
SIGNAL tmpFB_0__EEPROM_PULLUP_net_0 : bit;
SIGNAL tmpIO_0__EEPROM_PULLUP_net_0 : bit;
TERMINAL tmpSIOVREF__EEPROM_PULLUP_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EEPROM_PULLUP_net_0 : bit;
SIGNAL \ADC_SAR:Net_3125\ : bit;
SIGNAL \ADC_SAR:Net_3126\ : bit;
SIGNAL \ADC_SAR:Net_1845\ : bit;
SIGNAL \ADC_SAR:Net_3112\ : bit;
TERMINAL \ADC_SAR:Net_3123\ : bit;
TERMINAL \ADC_SAR:Net_3121\ : bit;
TERMINAL \ADC_SAR:Net_3117\ : bit;
TERMINAL \ADC_SAR:Net_124\ : bit;
TERMINAL \ADC_SAR:muxout_minus\ : bit;
TERMINAL \ADC_SAR:Net_2020\ : bit;
TERMINAL \ADC_SAR:muxout_plus\ : bit;
TERMINAL \ADC_SAR:Net_3118\ : bit;
TERMINAL \ADC_SAR:Net_3119\ : bit;
TERMINAL \ADC_SAR:Net_3122\ : bit;
TERMINAL \ADC_SAR:Net_2794\ : bit;
TERMINAL \ADC_SAR:mux_bus_plus_1\ : bit;
TERMINAL \ADC_SAR:mux_bus_plus_0\ : bit;
TERMINAL \ADC_SAR:Net_1450_1\ : bit;
TERMINAL \ADC_SAR:Net_1450_0\ : bit;
TERMINAL \ADC_SAR:Net_2793\ : bit;
TERMINAL \ADC_SAR:Net_1851\ : bit;
TERMINAL \ADC_SAR:Net_3016\ : bit;
TERMINAL \ADC_SAR:mux_bus_plus_2\ : bit;
TERMINAL \ADC_SAR:Net_3147\ : bit;
TERMINAL \ADC_SAR:Net_3146\ : bit;
TERMINAL \ADC_SAR:Net_3145\ : bit;
TERMINAL \ADC_SAR:Net_3144\ : bit;
TERMINAL \ADC_SAR:Net_3143\ : bit;
TERMINAL \ADC_SAR:Net_3142\ : bit;
TERMINAL \ADC_SAR:Net_3141\ : bit;
TERMINAL \ADC_SAR:Net_3140\ : bit;
TERMINAL \ADC_SAR:Net_3139\ : bit;
TERMINAL \ADC_SAR:Net_3138\ : bit;
TERMINAL \ADC_SAR:Net_3137\ : bit;
TERMINAL \ADC_SAR:Net_3136\ : bit;
TERMINAL \ADC_SAR:Net_3135\ : bit;
TERMINAL \ADC_SAR:Net_3134\ : bit;
TERMINAL \ADC_SAR:Net_3133\ : bit;
TERMINAL \ADC_SAR:Net_3132\ : bit;
TERMINAL \ADC_SAR:Net_3046\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_2\ : bit;
TERMINAL \ADC_SAR:Net_3165\ : bit;
SIGNAL \ADC_SAR:Net_3107\ : bit;
SIGNAL \ADC_SAR:Net_3106\ : bit;
SIGNAL \ADC_SAR:Net_3105\ : bit;
SIGNAL \ADC_SAR:Net_3104\ : bit;
SIGNAL \ADC_SAR:Net_3103\ : bit;
TERMINAL \ADC_SAR:Net_3113\ : bit;
TERMINAL \ADC_SAR:Net_43\ : bit;
TERMINAL \ADC_SAR:Net_3225\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_1\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_0\ : bit;
TERMINAL \ADC_SAR:Net_2375_1\ : bit;
TERMINAL \ADC_SAR:Net_2375_0\ : bit;
TERMINAL \ADC_SAR:Net_3181\ : bit;
TERMINAL \ADC_SAR:Net_3180\ : bit;
TERMINAL \ADC_SAR:Net_3179\ : bit;
TERMINAL \ADC_SAR:Net_3178\ : bit;
TERMINAL \ADC_SAR:Net_3177\ : bit;
TERMINAL \ADC_SAR:Net_3176\ : bit;
TERMINAL \ADC_SAR:Net_3175\ : bit;
TERMINAL \ADC_SAR:Net_3174\ : bit;
TERMINAL \ADC_SAR:Net_3173\ : bit;
TERMINAL \ADC_SAR:Net_3172\ : bit;
TERMINAL \ADC_SAR:Net_3171\ : bit;
TERMINAL \ADC_SAR:Net_3170\ : bit;
TERMINAL \ADC_SAR:Net_3169\ : bit;
TERMINAL \ADC_SAR:Net_3168\ : bit;
TERMINAL \ADC_SAR:Net_3167\ : bit;
TERMINAL \ADC_SAR:Net_3166\ : bit;
TERMINAL \ADC_SAR:Net_8\ : bit;
SIGNAL \ADC_SAR:Net_17\ : bit;
SIGNAL Net_946 : bit;
SIGNAL \ADC_SAR:Net_3108\ : bit;
SIGNAL \ADC_SAR:Net_3109_3\ : bit;
SIGNAL \ADC_SAR:Net_3109_2\ : bit;
SIGNAL \ADC_SAR:Net_3109_1\ : bit;
SIGNAL \ADC_SAR:Net_3109_0\ : bit;
SIGNAL \ADC_SAR:Net_3110\ : bit;
SIGNAL \ADC_SAR:Net_3111_11\ : bit;
SIGNAL \ADC_SAR:Net_3111_10\ : bit;
SIGNAL \ADC_SAR:Net_3111_9\ : bit;
SIGNAL \ADC_SAR:Net_3111_8\ : bit;
SIGNAL \ADC_SAR:Net_3111_7\ : bit;
SIGNAL \ADC_SAR:Net_3111_6\ : bit;
SIGNAL \ADC_SAR:Net_3111_5\ : bit;
SIGNAL \ADC_SAR:Net_3111_4\ : bit;
SIGNAL \ADC_SAR:Net_3111_3\ : bit;
SIGNAL \ADC_SAR:Net_3111_2\ : bit;
SIGNAL \ADC_SAR:Net_3111_1\ : bit;
SIGNAL \ADC_SAR:Net_3111_0\ : bit;
SIGNAL Net_947 : bit;
SIGNAL \ADC_SAR:Net_3207_1\ : bit;
SIGNAL \ADC_SAR:Net_3207_0\ : bit;
SIGNAL \ADC_SAR:Net_3235\ : bit;
TERMINAL \ADC_SAR:Net_2580\ : bit;
TERMINAL Net_969 : bit;
TERMINAL Net_968 : bit;
TERMINAL \ADC_SAR:mux_bus_plus_3\ : bit;
TERMINAL \ADC_SAR:mux_bus_plus_4\ : bit;
TERMINAL \ADC_SAR:mux_bus_plus_5\ : bit;
TERMINAL \ADC_SAR:mux_bus_plus_6\ : bit;
TERMINAL \ADC_SAR:mux_bus_plus_7\ : bit;
TERMINAL \ADC_SAR:mux_bus_plus_8\ : bit;
TERMINAL \ADC_SAR:mux_bus_plus_9\ : bit;
TERMINAL \ADC_SAR:mux_bus_plus_10\ : bit;
TERMINAL \ADC_SAR:mux_bus_plus_11\ : bit;
TERMINAL \ADC_SAR:mux_bus_plus_12\ : bit;
TERMINAL \ADC_SAR:mux_bus_plus_13\ : bit;
TERMINAL \ADC_SAR:mux_bus_plus_14\ : bit;
TERMINAL \ADC_SAR:mux_bus_plus_15\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_3\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_4\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_5\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_6\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_7\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_8\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_9\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_10\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_11\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_12\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_13\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_14\ : bit;
TERMINAL \ADC_SAR:mux_bus_minus_15\ : bit;
TERMINAL \ADC_SAR:Net_3227\ : bit;
SIGNAL tmpOE__R_SENS_P_net_0 : bit;
SIGNAL tmpFB_0__R_SENS_P_net_0 : bit;
SIGNAL tmpIO_0__R_SENS_P_net_0 : bit;
TERMINAL tmpSIOVREF__R_SENS_P_net_0 : bit;
TERMINAL Net_1151 : bit;
SIGNAL tmpINTERRUPT_0__R_SENS_P_net_0 : bit;
TERMINAL Net_435 : bit;
TERMINAL Net_940 : bit;
SIGNAL tmpOE__BAT_SENS_P_net_0 : bit;
SIGNAL tmpFB_0__BAT_SENS_P_net_0 : bit;
SIGNAL tmpIO_0__BAT_SENS_P_net_0 : bit;
TERMINAL tmpSIOVREF__BAT_SENS_P_net_0 : bit;
TERMINAL Net_1258 : bit;
SIGNAL tmpINTERRUPT_0__BAT_SENS_P_net_0 : bit;
TERMINAL Net_583 : bit;
TERMINAL Net_1279 : bit;
TERMINAL Net_1267 : bit;
TERMINAL Net_1271 : bit;
TERMINAL Net_1265 : bit;
SIGNAL tmpOE__BAT_SENS_SW_net_0 : bit;
SIGNAL tmpFB_0__BAT_SENS_SW_net_0 : bit;
SIGNAL tmpIO_0__BAT_SENS_SW_net_0 : bit;
TERMINAL tmpSIOVREF__BAT_SENS_SW_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BAT_SENS_SW_net_0 : bit;
SIGNAL \Counter:Net_81\ : bit;
SIGNAL \Counter:Net_75\ : bit;
SIGNAL \Counter:Net_69\ : bit;
SIGNAL \Counter:Net_66\ : bit;
SIGNAL \Counter:Net_82\ : bit;
SIGNAL \Counter:Net_72\ : bit;
SIGNAL Net_976 : bit;
SIGNAL Net_975 : bit;
SIGNAL Net_977 : bit;
SIGNAL Net_978 : bit;
SIGNAL Net_979 : bit;
SIGNAL Net_129 : bit;
SIGNAL Net_114 : bit;
SIGNAL LEDS_1D : bit;
SIGNAL LEDS_0D : bit;
SIGNAL Net_749D : bit;
SIGNAL Net_748D : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_0\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\\D\ : bit;
SIGNAL LEDS_2D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__RFM69HW_DIO0_net_0 <=  ('1') ;

\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

\SPIM:BSPIM:load_cond\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (\SPIM:BSPIM:count_0\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_1\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_2\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_3\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_4\ and \SPIM:BSPIM:load_cond\));

\SPIM:BSPIM:tx_status_0\ <= ((not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:tx_status_4\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:rx_status_6\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:rx_status_4\));

\SPIM:BSPIM:state_2\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_0\));

\SPIM:BSPIM:state_1\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_1\ and not \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:state_1\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_4\));

\SPIM:BSPIM:state_0\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_4\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_1\ and not \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\));

Net_749D <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\)
	OR (Net_749 and \SPIM:BSPIM:state_1\)
	OR (Net_749 and \SPIM:BSPIM:state_2\));

\SPIM:BSPIM:cnt_enable\\D\ <= ((not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_4\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_3\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:mosi_reg\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and Net_747 and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and Net_747 and \SPIM:BSPIM:state_0\));

Net_748D <= (\SPIM:BSPIM:state_0\
	OR not \SPIM:BSPIM:state_1\
	OR \SPIM:BSPIM:state_2\);

\BasicCounter_1:MODULE_1:g2:a0:s_2\ <= ((not LEDS_2 and LEDS_1 and LEDS_0)
	OR (not LEDS_0 and LEDS_2)
	OR (not LEDS_1 and LEDS_2));

\BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not LEDS_0 and LEDS_1)
	OR (not LEDS_1 and LEDS_0));

\BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not LEDS_0);

RFM69HW_DIO0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2767ead9-2bf3-490b-a6b1-0a809273bc6c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RFM69HW_DIO0_net_0),
		analog=>(open),
		io=>(tmpIO_0__RFM69HW_DIO0_net_0),
		siovref=>(tmpSIOVREF__RFM69HW_DIO0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RFM69HW_DIO0_net_0);
P1_GPIO5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"97591021-bea7-4df7-bfa2-56dd8afb3181",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__P1_GPIO5_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_GPIO5_net_0),
		siovref=>(tmpSIOVREF__P1_GPIO5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_GPIO5_net_0);
P1_TxD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e1e95941-b58f-465d-b4b0-74d7bf2f2fd4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__P1_TxD_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_TxD_net_0),
		siovref=>(tmpSIOVREF__P1_TxD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_TxD_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c9731945-dd80-4e71-9bbe-d1b1fb426cda",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_1341,
		dig_domain_out=>open);
\TIMER1:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1341,
		capture=>zero,
		count=>tmpOE__RFM69HW_DIO0_net_0,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_653,
		overflow=>Net_652,
		compare_match=>Net_654,
		line_out=>Net_655,
		line_out_compl=>Net_656,
		interrupt=>Net_651);
\PRS:genblk2:Sync1\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\PRS:ctrl_api_clock\,
		enable=>\PRS:enable_final\,
		clock_out=>\PRS:clk\);
\PRS:genblk2:Sync2\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\PRS:ctrl_api_clock\,
		enable=>tmpOE__RFM69HW_DIO0_net_0,
		clock_out=>\PRS:clk_ctrl\);
\PRS:ClkSp:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\PRS:control_7\, \PRS:control_6\, \PRS:control_5\, \PRS:control_4\,
			\PRS:control_3\, \PRS:control_2\, \PRS:ctrl_api_clock\, \PRS:enable_final\));
\PRS:sC16:PRSdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PRS:clk\,
		cs_addr=>(zero, zero, \PRS:enable_final\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>\PRS:nc1\,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PRS:sC16:PRSdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PRS:sC16:PRSdp:sh_right\,
		sol=>\PRS:sC16:PRSdp:sh_left\,
		msbi=>\PRS:sC16:PRSdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PRS:sC16:PRSdp:cmp_eq_1\, \PRS:sC16:PRSdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PRS:sC16:PRSdp:cmp_lt_1\, \PRS:sC16:PRSdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PRS:sC16:PRSdp:cmp_zero_1\, \PRS:sC16:PRSdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PRS:sC16:PRSdp:cmp_ff_1\, \PRS:sC16:PRSdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PRS:sC16:PRSdp:cap_1\, \PRS:sC16:PRSdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PRS:sC16:PRSdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PRS:sC16:PRSdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PRS:clk\,
		cs_addr=>(zero, zero, \PRS:enable_final\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>\PRS:cmsb\,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PRS:sC16:PRSdp:carry\,
		co=>open,
		sir=>\PRS:sC16:PRSdp:sh_left\,
		sor=>\PRS:sC16:PRSdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PRS:sC16:PRSdp:msb\,
		cei=>(\PRS:sC16:PRSdp:cmp_eq_1\, \PRS:sC16:PRSdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PRS:sC16:PRSdp:cmp_lt_1\, \PRS:sC16:PRSdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PRS:sC16:PRSdp:cmp_zero_1\, \PRS:sC16:PRSdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PRS:sC16:PRSdp:cmp_ff_1\, \PRS:sC16:PRSdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PRS:sC16:PRSdp:cap_1\, \PRS:sC16:PRSdp:cap_0\),
		capo=>open,
		cfbi=>\PRS:sC16:PRSdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
P1_GPIO4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8189455c-97f4-45f6-b601-45fad2e56614",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__P1_GPIO4_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_GPIO4_net_0),
		siovref=>(tmpSIOVREF__P1_GPIO4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_GPIO4_net_0);
P1_GPIO3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"454fe2bc-5175-4ec0-b89f-07feb959db89",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__P1_GPIO3_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_GPIO3_net_0),
		siovref=>(tmpSIOVREF__P1_GPIO3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_GPIO3_net_0);
P1_GPIO2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c3e53b9e-c82f-465d-90a5-b660a83df275",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__P1_GPIO2_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_GPIO2_net_0),
		siovref=>(tmpSIOVREF__P1_GPIO2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_GPIO2_net_0);
EEPROM_WC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d45a2182-223c-407b-95cf-2e9d77a92a58",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__EEPROM_WC_net_0),
		analog=>(open),
		io=>(tmpIO_0__EEPROM_WC_net_0),
		siovref=>(tmpSIOVREF__EEPROM_WC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EEPROM_WC_net_0);
P1_GPIO1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__P1_GPIO1_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_GPIO1_net_0),
		siovref=>(tmpSIOVREF__P1_GPIO1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_GPIO1_net_0);
RAIN_SENSOR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8888921b-1896-4351-84af-fdafe50d6404",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RAIN_SENSOR_net_0),
		analog=>(open),
		io=>(tmpIO_0__RAIN_SENSOR_net_0),
		siovref=>(tmpSIOVREF__RAIN_SENSOR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RAIN_SENSOR_net_0);
\UART:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"723379629.62963",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\UART:Net_847\,
		dig_domain_out=>open);
\UART:tx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/23b8206d-1c77-4e61-be4a-b4037d5de5fc",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>\UART:tx_wire\,
		fb=>(\UART:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\UART:tmpIO_0__tx_net_0\),
		siovref=>(\UART:tmpSIOVREF__tx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>\UART:tmpINTERRUPT_0__tx_net_0\);
\UART:rx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/78e33e5d-45ea-4b75-88d5-73274e8a7ce4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>\UART:rx_wire\,
		analog=>(open),
		io=>(\UART:tmpIO_0__rx_net_0\),
		siovref=>(\UART:tmpSIOVREF__rx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>\UART:tmpINTERRUPT_0__rx_net_0\);
\UART:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>2)
	PORT MAP(clock=>\UART:Net_847\,
		interrupt=>Net_630,
		rx=>\UART:rx_wire\,
		tx=>\UART:tx_wire\,
		cts=>zero,
		rts=>\UART:rts_wire\,
		mosi_m=>\UART:mosi_m_wire\,
		miso_m=>zero,
		select_m=>(\UART:select_m_wire_3\, \UART:select_m_wire_2\, \UART:select_m_wire_1\, \UART:select_m_wire_0\),
		sclk_m=>\UART:sclk_m_wire\,
		mosi_s=>zero,
		miso_s=>\UART:miso_s_wire\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>\UART:scl_wire\,
		sda=>\UART:sda_wire\,
		tx_req=>Net_633,
		rx_req=>Net_632);
RFM69HW_RESET:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"650fd66d-caf3-4f56-8b5f-937779d052b3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RFM69HW_RESET_net_0),
		analog=>(open),
		io=>(tmpIO_0__RFM69HW_RESET_net_0),
		siovref=>(tmpSIOVREF__RFM69HW_RESET_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RFM69HW_RESET_net_0);
\SPI_RFM69HW:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8c8734ef-3644-4eed-bc55-360072b94fff/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"62500000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\SPI_RFM69HW:Net_847\,
		dig_domain_out=>open);
\SPI_RFM69HW:sclk_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/38438ec5-732c-47a6-9805-e2b697fb82a2",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>\SPI_RFM69HW:sclk_m_wire\,
		fb=>(\SPI_RFM69HW:tmpFB_0__sclk_m_net_0\),
		analog=>(open),
		io=>(\SPI_RFM69HW:tmpIO_0__sclk_m_net_0\),
		siovref=>(\SPI_RFM69HW:tmpSIOVREF__sclk_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>\SPI_RFM69HW:tmpINTERRUPT_0__sclk_m_net_0\);
\SPI_RFM69HW:miso_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>\SPI_RFM69HW:miso_m_wire\,
		analog=>(open),
		io=>(\SPI_RFM69HW:tmpIO_0__miso_m_net_0\),
		siovref=>(\SPI_RFM69HW:tmpSIOVREF__miso_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>\SPI_RFM69HW:tmpINTERRUPT_0__miso_m_net_0\);
\SPI_RFM69HW:mosi_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>\SPI_RFM69HW:mosi_m_wire\,
		fb=>(\SPI_RFM69HW:tmpFB_0__mosi_m_net_0\),
		analog=>(open),
		io=>(\SPI_RFM69HW:tmpIO_0__mosi_m_net_0\),
		siovref=>(\SPI_RFM69HW:tmpSIOVREF__mosi_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>\SPI_RFM69HW:tmpINTERRUPT_0__mosi_m_net_0\);
\SPI_RFM69HW:ss0_m\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/9613317f-9767-4872-a15a-e07325d93413",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>\SPI_RFM69HW:select_m_wire_0\,
		fb=>(\SPI_RFM69HW:tmpFB_0__ss0_m_net_0\),
		analog=>(open),
		io=>(\SPI_RFM69HW:tmpIO_0__ss0_m_net_0\),
		siovref=>(\SPI_RFM69HW:tmpSIOVREF__ss0_m_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>\SPI_RFM69HW:tmpINTERRUPT_0__ss0_m_net_0\);
\SPI_RFM69HW:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>1)
	PORT MAP(clock=>\SPI_RFM69HW:Net_847\,
		interrupt=>Net_662,
		rx=>zero,
		tx=>\SPI_RFM69HW:tx_wire\,
		cts=>zero,
		rts=>\SPI_RFM69HW:rts_wire\,
		mosi_m=>\SPI_RFM69HW:mosi_m_wire\,
		miso_m=>\SPI_RFM69HW:miso_m_wire\,
		select_m=>(\SPI_RFM69HW:select_m_wire_3\, \SPI_RFM69HW:select_m_wire_2\, \SPI_RFM69HW:select_m_wire_1\, \SPI_RFM69HW:select_m_wire_0\),
		sclk_m=>\SPI_RFM69HW:sclk_m_wire\,
		mosi_s=>zero,
		miso_s=>\SPI_RFM69HW:miso_s_wire\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>\SPI_RFM69HW:scl_wire\,
		sda=>\SPI_RFM69HW:sda_wire\,
		tx_req=>Net_665,
		rx_req=>Net_664);
ANEMOMETER:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a79a128d-0aff-4705-bbf8-1eb42b6d5ad7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>Net_135,
		analog=>(open),
		io=>(tmpIO_0__ANEMOMETER_net_0),
		siovref=>(tmpSIOVREF__ANEMOMETER_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ANEMOMETER_net_0);
LED_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5ad4fee0-9dff-4f60-8fdb-12deec88dd1f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>Net_135,
		fb=>(tmpFB_0__LED_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_3_net_0),
		siovref=>(tmpSIOVREF__LED_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_3_net_0);
LED_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4cbbed06-749d-4ff9-866b-494960263335",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>LEDS_1,
		fb=>(tmpFB_0__LED_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_2_net_0),
		siovref=>(tmpSIOVREF__LED_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_2_net_0);
LED_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3ce73015-cd11-4a05-a055-5e9902b4361e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>LEDS_0,
		fb=>(tmpFB_0__LED_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_1_net_0),
		siovref=>(tmpSIOVREF__LED_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_1_net_0);
\I2C:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3dbba19d-7851-4a83-b204-a0a386fe8d68/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"645161290.322581",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\I2C:Net_847\,
		dig_domain_out=>open);
\I2C:sda\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3dbba19d-7851-4a83-b204-a0a386fe8d68/5382e105-1382-4a2e-b9f4-3bb2feba71e0",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(\I2C:tmpFB_0__sda_net_0\),
		analog=>(open),
		io=>\I2C:sda_wire\,
		siovref=>(\I2C:tmpSIOVREF__sda_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>\I2C:tmpINTERRUPT_0__sda_net_0\);
\I2C:scl\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3dbba19d-7851-4a83-b204-a0a386fe8d68/22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(\I2C:tmpFB_0__scl_net_0\),
		analog=>(open),
		io=>\I2C:scl_wire\,
		siovref=>(\I2C:tmpSIOVREF__scl_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>\I2C:tmpINTERRUPT_0__scl_net_0\);
\I2C:SCB_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_700);
\I2C:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>0)
	PORT MAP(clock=>\I2C:Net_847\,
		interrupt=>Net_700,
		rx=>zero,
		tx=>\I2C:tx_wire\,
		cts=>zero,
		rts=>\I2C:rts_wire\,
		mosi_m=>\I2C:mosi_m_wire\,
		miso_m=>zero,
		select_m=>(\I2C:select_m_wire_3\, \I2C:select_m_wire_2\, \I2C:select_m_wire_1\, \I2C:select_m_wire_0\),
		sclk_m=>\I2C:sclk_m_wire\,
		mosi_s=>zero,
		miso_s=>\I2C:miso_s_wire\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>\I2C:scl_wire\,
		sda=>\I2C:sda_wire\,
		tx_req=>Net_703,
		rx_req=>Net_702);
Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c458a34c-fbdf-4c57-9be1-0cf607979299",
		source_clock_id=>"",
		divisor=>0,
		period=>"2500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_742,
		dig_domain_out=>open);
BME_MISO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6324d3e3-e0f4-4ff9-872b-d2c0876e8746",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>Net_741,
		analog=>(open),
		io=>(tmpIO_0__BME_MISO_net_0),
		siovref=>(tmpSIOVREF__BME_MISO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BME_MISO_net_0);
BME_SS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3273ce60-233d-4de2-84e5-9e8464e39520",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>Net_749,
		fb=>(tmpFB_0__BME_SS_net_0),
		analog=>(open),
		io=>(tmpIO_0__BME_SS_net_0),
		siovref=>(tmpSIOVREF__BME_SS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BME_SS_net_0);
BME_SCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"59b26afc-8156-4659-9cc1-39a1a5a97d54",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>Net_748,
		fb=>(tmpFB_0__BME_SCLK_net_0),
		analog=>(open),
		io=>(tmpIO_0__BME_SCLK_net_0),
		siovref=>(tmpSIOVREF__BME_SCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BME_SCLK_net_0);
BME_MOSI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"270982f8-c448-4eab-9928-82b2f49e3281",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>Net_747,
		fb=>(tmpFB_0__BME_MOSI_net_0),
		analog=>(open),
		io=>(tmpIO_0__BME_MOSI_net_0),
		siovref=>(tmpSIOVREF__BME_MOSI_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BME_MOSI_net_0);
\SPIM:RxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_896);
\SPIM:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_742,
		enable=>tmpOE__RFM69HW_DIO0_net_0,
		clock_out=>\SPIM:BSPIM:clk_fin\);
\SPIM:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM:BSPIM:cnt_enable\,
		count=>(\SPIM:BSPIM:count_6\, \SPIM:BSPIM:count_5\, \SPIM:BSPIM:count_4\, \SPIM:BSPIM:count_3\,
			\SPIM:BSPIM:count_2\, \SPIM:BSPIM:count_1\, \SPIM:BSPIM:count_0\),
		tc=>\SPIM:BSPIM:cnt_tc\);
\SPIM:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM:BSPIM:tx_status_4\, \SPIM:BSPIM:load_rx_data\,
			\SPIM:BSPIM:tx_status_2\, \SPIM:BSPIM:tx_status_1\, \SPIM:BSPIM:tx_status_0\),
		interrupt=>Net_898);
\SPIM:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(\SPIM:BSPIM:rx_status_6\, \SPIM:BSPIM:rx_status_5\, \SPIM:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_896);
\SPIM:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		cs_addr=>(\SPIM:BSPIM:state_2\, \SPIM:BSPIM:state_1\, \SPIM:BSPIM:state_0\),
		route_si=>Net_741,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIM:TxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_898);
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8e0afdc8-1e56-4f56-bc21-8bbc27cf2a5c",
		source_clock_id=>"0a42b2c7-f7a4-4117-9bf6-5d3efca5946c",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_907,
		dig_domain_out=>open);
EEPROM_PULLUP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5032d9b6-c3e2-481e-9ac5-e2d0f9ddbff3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__EEPROM_PULLUP_net_0),
		analog=>(open),
		io=>(tmpIO_0__EEPROM_PULLUP_net_0),
		siovref=>(tmpSIOVREF__EEPROM_PULLUP_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EEPROM_PULLUP_net_0);
\ADC_SAR:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\ADC_SAR:Net_3112\);
\ADC_SAR:cy_analog_noconnect_44\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3123\);
\ADC_SAR:cy_analog_noconnect_40\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3121\);
\ADC_SAR:cy_analog_noconnect_39\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3117\);
\ADC_SAR:cy_analog_virtualmux_43_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:Net_124\,
		signal2=>\ADC_SAR:muxout_minus\);
\ADC_SAR:cy_analog_virtualmux_42_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:Net_2020\,
		signal2=>\ADC_SAR:muxout_plus\);
\ADC_SAR:cy_analog_noconnect_38\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3118\);
\ADC_SAR:cy_analog_noconnect_41\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3119\);
\ADC_SAR:cy_analog_noconnect_43\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3122\);
\ADC_SAR:adc_plus_in_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:muxout_plus\,
		signal2=>\ADC_SAR:Net_2794\);
\ADC_SAR:Connect_1:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>2,
		is_net_join=>'0')
	PORT MAP(signal1=>(\ADC_SAR:mux_bus_plus_1\, \ADC_SAR:mux_bus_plus_0\),
		signal2=>(\ADC_SAR:Net_1450_1\, \ADC_SAR:Net_1450_0\));
\ADC_SAR:adc_minus_in_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:muxout_minus\,
		signal2=>\ADC_SAR:Net_2793\);
\ADC_SAR:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_1851\);
\ADC_SAR:cy_analog_virtualmux_37_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:Net_3016\,
		signal2=>\ADC_SAR:mux_bus_plus_2\);
\ADC_SAR:cy_analog_noconnect_21\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3147\);
\ADC_SAR:cy_analog_noconnect_20\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3146\);
\ADC_SAR:cy_analog_noconnect_19\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3145\);
\ADC_SAR:cy_analog_noconnect_18\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3144\);
\ADC_SAR:cy_analog_noconnect_17\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3143\);
\ADC_SAR:cy_analog_noconnect_16\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3142\);
\ADC_SAR:cy_analog_noconnect_15\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3141\);
\ADC_SAR:cy_analog_noconnect_14\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3140\);
\ADC_SAR:cy_analog_noconnect_13\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3139\);
\ADC_SAR:cy_analog_noconnect_12\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3138\);
\ADC_SAR:cy_analog_noconnect_11\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3137\);
\ADC_SAR:cy_analog_noconnect_10\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3136\);
\ADC_SAR:cy_analog_noconnect_9\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3135\);
\ADC_SAR:cy_analog_noconnect_8\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3134\);
\ADC_SAR:cy_analog_noconnect_7\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3133\);
\ADC_SAR:cy_analog_noconnect_6\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3132\);
\ADC_SAR:cy_analog_virtualmux_36_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:Net_3046\,
		signal2=>\ADC_SAR:mux_bus_minus_2\);
\ADC_SAR:cy_analog_noconnect_37\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3165\);
\ADC_SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3113\);
\ADC_SAR:ext_vref_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:Net_43\,
		signal2=>\ADC_SAR:Net_3225\);
\ADC_SAR:Connect_2:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>2,
		is_net_join=>'0')
	PORT MAP(signal1=>(\ADC_SAR:mux_bus_minus_1\, \ADC_SAR:mux_bus_minus_0\),
		signal2=>(\ADC_SAR:Net_2375_1\, \ADC_SAR:Net_2375_0\));
\ADC_SAR:cy_analog_noconnect_35\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3181\);
\ADC_SAR:cy_analog_noconnect_34\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3180\);
\ADC_SAR:cy_analog_noconnect_33\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3179\);
\ADC_SAR:cy_analog_noconnect_32\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3178\);
\ADC_SAR:cy_analog_noconnect_31\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3177\);
\ADC_SAR:cy_analog_noconnect_30\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3176\);
\ADC_SAR:cy_analog_noconnect_29\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3175\);
\ADC_SAR:cy_analog_noconnect_28\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3174\);
\ADC_SAR:cy_analog_noconnect_27\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3173\);
\ADC_SAR:cy_analog_noconnect_26\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3172\);
\ADC_SAR:cy_analog_noconnect_25\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3171\);
\ADC_SAR:cy_analog_noconnect_24\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3170\);
\ADC_SAR:cy_analog_noconnect_23\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3169\);
\ADC_SAR:cy_analog_noconnect_22\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3168\);
\ADC_SAR:cy_analog_noconnect_4\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3167\);
\ADC_SAR:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3166\);
\ADC_SAR:int_vref_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:Net_8\,
		signal2=>\ADC_SAR:Net_3113\);
\ADC_SAR:cy_psoc4_sar\:cy_psoc4_sar_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC_SAR:Net_2020\,
		vminus=>\ADC_SAR:Net_124\,
		vref=>\ADC_SAR:Net_8\,
		ext_vref=>\ADC_SAR:Net_43\,
		clock=>\ADC_SAR:Net_1845\,
		sample_done=>Net_946,
		chan_id_valid=>\ADC_SAR:Net_3108\,
		chan_id=>(\ADC_SAR:Net_3109_3\, \ADC_SAR:Net_3109_2\, \ADC_SAR:Net_3109_1\, \ADC_SAR:Net_3109_0\),
		data_valid=>\ADC_SAR:Net_3110\,
		data=>(\ADC_SAR:Net_3111_11\, \ADC_SAR:Net_3111_10\, \ADC_SAR:Net_3111_9\, \ADC_SAR:Net_3111_8\,
			\ADC_SAR:Net_3111_7\, \ADC_SAR:Net_3111_6\, \ADC_SAR:Net_3111_5\, \ADC_SAR:Net_3111_4\,
			\ADC_SAR:Net_3111_3\, \ADC_SAR:Net_3111_2\, \ADC_SAR:Net_3111_1\, \ADC_SAR:Net_3111_0\),
		eos_intr=>Net_947,
		irq=>\ADC_SAR:Net_3112\,
		sw_negvref=>zero,
		cfg_st_sel=>(zero, zero),
		cfg_average=>zero,
		cfg_resolution=>zero,
		cfg_differential=>zero,
		trigger=>zero,
		data_hilo_sel=>zero);
\ADC_SAR:ext_vneg_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:Net_2580\,
		signal2=>\ADC_SAR:Net_1851\);
\ADC_SAR:cy_psoc4_sarmux_8\:cy_psoc4_sarmux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		input_mode=>"00")
	PORT MAP(muxin_plus=>(\ADC_SAR:Net_1450_1\, \ADC_SAR:Net_1450_0\),
		muxin_minus=>(\ADC_SAR:Net_2375_1\, \ADC_SAR:Net_2375_0\),
		cmn_neg=>\ADC_SAR:Net_2580\,
		vout_plus=>\ADC_SAR:Net_2794\,
		vout_minus=>\ADC_SAR:Net_2793\);
\ADC_SAR:cy_analog_virtualmux_vplus0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_0\,
		signal2=>Net_969);
\ADC_SAR:cy_analog_virtualmux_vplus1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_1\,
		signal2=>Net_968);
\ADC_SAR:cy_analog_virtualmux_vplus2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_2\,
		signal2=>\ADC_SAR:Net_3133\);
\ADC_SAR:cy_analog_virtualmux_vplus3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_3\,
		signal2=>\ADC_SAR:Net_3134\);
\ADC_SAR:cy_analog_virtualmux_vplus4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_4\,
		signal2=>\ADC_SAR:Net_3135\);
\ADC_SAR:cy_analog_virtualmux_vplus5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_5\,
		signal2=>\ADC_SAR:Net_3136\);
\ADC_SAR:cy_analog_virtualmux_vplus6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_6\,
		signal2=>\ADC_SAR:Net_3137\);
\ADC_SAR:cy_analog_virtualmux_vplus7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_7\,
		signal2=>\ADC_SAR:Net_3138\);
\ADC_SAR:cy_analog_virtualmux_vplus8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_8\,
		signal2=>\ADC_SAR:Net_3139\);
\ADC_SAR:cy_analog_virtualmux_vplus9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_9\,
		signal2=>\ADC_SAR:Net_3140\);
\ADC_SAR:cy_analog_virtualmux_vplus10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_10\,
		signal2=>\ADC_SAR:Net_3141\);
\ADC_SAR:cy_analog_virtualmux_vplus11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_11\,
		signal2=>\ADC_SAR:Net_3142\);
\ADC_SAR:cy_analog_virtualmux_vplus12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_12\,
		signal2=>\ADC_SAR:Net_3143\);
\ADC_SAR:cy_analog_virtualmux_vplus13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_13\,
		signal2=>\ADC_SAR:Net_3144\);
\ADC_SAR:cy_analog_virtualmux_vplus14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_14\,
		signal2=>\ADC_SAR:Net_3145\);
\ADC_SAR:cy_analog_virtualmux_vplus15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_plus_15\,
		signal2=>\ADC_SAR:Net_3146\);
\ADC_SAR:cy_analog_virtualmux_vplus_inj_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:Net_3016\,
		signal2=>\ADC_SAR:Net_3147\);
\ADC_SAR:cy_analog_virtualmux_vminus0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_0\,
		signal2=>\ADC_SAR:Net_3166\);
\ADC_SAR:cy_analog_virtualmux_vminus1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_1\,
		signal2=>\ADC_SAR:Net_3167\);
\ADC_SAR:cy_analog_virtualmux_vminus2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_2\,
		signal2=>\ADC_SAR:Net_3168\);
\ADC_SAR:cy_analog_virtualmux_vminus3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_3\,
		signal2=>\ADC_SAR:Net_3169\);
\ADC_SAR:cy_analog_virtualmux_vminus4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_4\,
		signal2=>\ADC_SAR:Net_3170\);
\ADC_SAR:cy_analog_virtualmux_vminus5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_5\,
		signal2=>\ADC_SAR:Net_3171\);
\ADC_SAR:cy_analog_virtualmux_vminus6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_6\,
		signal2=>\ADC_SAR:Net_3172\);
\ADC_SAR:cy_analog_virtualmux_vminus7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_7\,
		signal2=>\ADC_SAR:Net_3173\);
\ADC_SAR:cy_analog_virtualmux_vminus8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_8\,
		signal2=>\ADC_SAR:Net_3174\);
\ADC_SAR:cy_analog_virtualmux_vminus9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_9\,
		signal2=>\ADC_SAR:Net_3175\);
\ADC_SAR:cy_analog_virtualmux_vminus10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_10\,
		signal2=>\ADC_SAR:Net_3176\);
\ADC_SAR:cy_analog_virtualmux_vminus11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_11\,
		signal2=>\ADC_SAR:Net_3177\);
\ADC_SAR:cy_analog_virtualmux_vminus12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_12\,
		signal2=>\ADC_SAR:Net_3178\);
\ADC_SAR:cy_analog_virtualmux_vminus13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_13\,
		signal2=>\ADC_SAR:Net_3179\);
\ADC_SAR:cy_analog_virtualmux_vminus14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_14\,
		signal2=>\ADC_SAR:Net_3180\);
\ADC_SAR:cy_analog_virtualmux_vminus15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:mux_bus_minus_15\,
		signal2=>\ADC_SAR:Net_3181\);
\ADC_SAR:cy_analog_virtualmux_vminus_inj_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:Net_3046\,
		signal2=>\ADC_SAR:Net_3165\);
\ADC_SAR:intClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"dc5f1d42-5e70-41cf-b060-425a665186a3/5c71752a-e182-47ca-942c-9cb20adbdf2f",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_SAR:Net_1845\,
		dig_domain_out=>open);
\ADC_SAR:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_3227\);
R_SENS_P:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7f9f0c49-cbc8-40c6-9a59-1348b81b5ca5",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__R_SENS_P_net_0),
		analog=>Net_969,
		io=>(tmpIO_0__R_SENS_P_net_0),
		siovref=>(tmpSIOVREF__R_SENS_P_net_0),
		annotation=>Net_1151,
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__R_SENS_P_net_0);
WIND_SENS:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_435, Net_1151));
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_435);
R1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_940, Net_1151));
VDD:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_940);
BAT_SENS_P:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"990bf238-eb6f-4491-ad8c-ccf2c2b3bebb",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__BAT_SENS_P_net_0),
		analog=>Net_968,
		io=>(tmpIO_0__BAT_SENS_P_net_0),
		siovref=>(tmpSIOVREF__BAT_SENS_P_net_0),
		annotation=>Net_1258,
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BAT_SENS_P_net_0);
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_583);
R2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_1279, Net_1258));
R3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_1258, Net_583));
Q_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"PFET_En_v1_0",
		port_names=>"D, G, S",
		width=>3)
	PORT MAP(connect=>(Net_1267, Net_1271, Net_1279));
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_1265, Net_1271));
BAT_SENS_SW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d17ca794-4eaf-43f5-9c46-707872e3f688",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RFM69HW_DIO0_net_0),
		y=>(zero),
		fb=>(tmpFB_0__BAT_SENS_SW_net_0),
		analog=>(open),
		io=>(tmpIO_0__BAT_SENS_SW_net_0),
		siovref=>(tmpSIOVREF__BAT_SENS_SW_net_0),
		annotation=>Net_1265,
		in_clock=>zero,
		in_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RFM69HW_DIO0_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BAT_SENS_SW_net_0);
Bat_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Battery_v1_0",
		port_names=>"Neg, Pos",
		width=>2)
	PORT MAP(connect=>(Net_583, Net_1267));
\Counter:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_114,
		capture=>Net_135,
		count=>tmpOE__RFM69HW_DIO0_net_0,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_976,
		overflow=>Net_975,
		compare_match=>Net_977,
		line_out=>Net_978,
		line_out_compl=>Net_979,
		interrupt=>Net_129);
Clock_C:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1885cc76-a489-40e5-98dd-ee6784bb1ba4",
		source_clock_id=>"413DE2EF-D9F2-4233-A808-DFAF137FD877",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_114,
		dig_domain_out=>open);
TIMER0_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_129);
LEDS_1:cy_dff
	PORT MAP(d=>\BasicCounter_1:MODULE_1:g2:a0:s_1\,
		clk=>Net_907,
		q=>LEDS_1);
LEDS_0:cy_dff
	PORT MAP(d=>\BasicCounter_1:MODULE_1:g2:a0:s_0\,
		clk=>Net_907,
		q=>LEDS_0);
Net_749:cy_dff
	PORT MAP(d=>Net_749D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_749);
Net_748:cy_dff
	PORT MAP(d=>Net_748D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_748);
\SPIM:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:so_send_reg\);
\SPIM:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_reg\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_747);
\SPIM:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_2\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_2\);
\SPIM:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_1\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_1\);
\SPIM:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_0\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_0\);
\SPIM:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_pre_reg\);
\SPIM:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_cond\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:load_cond\);
\SPIM:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_rx_data\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:dpcounter_one_reg\);
\SPIM:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_from_dp\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_from_dp_reg\);
\SPIM:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:ld_ident\);
\SPIM:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:cnt_enable\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:cnt_enable\);
LEDS_2:cy_dff
	PORT MAP(d=>\BasicCounter_1:MODULE_1:g2:a0:s_2\,
		clk=>Net_907,
		q=>LEDS_2);

END R_T_L;
