library ieee;
use ieee.std_logic_1164.all;

entity Mux2 is
	port (
			data0 : in std_logic;
			data1 : in std_logic;
			data2 : in std_logic;
			sel   : in std_logic_vector(1 downto 0);
			salida: out std_logic); 
end Mux1;
			
architecture behavioral of Mux1 is
begin

with sel select
salida<=data0 when "00",
		  data1 when "01",
		  data2 when "10",
		  'X' when others;
end behavioral;