Yue Qian , Zhonghai Lu , Wenhua Dou, Applying network calculus for performance analysis of self-similar traffic in on-chip networks, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France
Shu-Hsuan Chou , Chien-Chih Chen , Chi-Neng Wen , Tien-Fu Chen , Tay-Jyi Lin, Hierarchical circuit-switched NoC for multicore video processing, Microprocessors & Microsystems, v.35 n.2, p.182-199, March, 2011
Jae Young Hur , Todor Stefanov , Stephan Wong , Stamatis Vassiliadis, Systematic customization of on-chip crossbar interconnects, Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications, March 27-29, 2007, Mangaratiba, Brazil
Piotr Dziurzanski , Tomasz Maka, Stream Transfer Balancing Scheme Utilizing Multi-path Routing in Networks on Chip, Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications, March 26-28, 2008, London, UK
Dacheng Xu , Jianxi Fan , Xiaohua Jia , Shukui Zhang , Xi Wang, Hamiltonian properties of honeycomb meshes, Information Sciences: an International Journal, 240, p.184-190, August, 2013
Andreas Lankes , Thomas Wild , Andreas Herkersdorf , Soeren Sonntag , Helmut Reinig, Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.17-24, May 03-06, 2010
Piotr Dziurzanski , Tomasz Maka, Heuristics Core Mapping in On-Chip Networks for Parallel Stream-Based Applications, Proceedings of the 8th international conference on Computational Science, Part I, June 23-25, 2008, Krakow, Poland
Hongbing Fan , Yue-Ang Chen , Yu-Liang Wu, R-NoC: an efficient packet-switched reconfigurable networks-on-chip, Proceedings of the 8th international conference on Reconfigurable Computing: architectures, tools and applications, March 19-23, 2012, Hong Kong, China
Alexander Biewer , Jens Gladigau , Christian Haubelt, A novel model for system-level decision making with combined ASP and SMT solving, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Michel A. Kinsy , Myong Hyon Cho , Tina Wen , Edward Suh , Marten van Dijk , Srinivas Devadas, Application-aware deadlock-free oblivious routing, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009
Sergi Abadal , Albert Mestres , Mario Iannazzo , Josep Solé-Pareta , Eduard Alarcón , Albert Cabellos-Aparicio, Evaluating the Feasibility of Wireless Networks-on-Chip Enabled by Graphene, Proceedings of the 2014 International Workshop on Network on Chip Architectures, December 13-14, 2014, Cambridge, United Kingdom
Bartosz Chojnacki , Tomasz Maka , Piotr Dziurzanski, Virtual path implementation of multi-stream routing in network on chip, Proceedings of the 11th international conference on Parallel computing technologies, September 19-23, 2011, Kazan, Russia
Alexandre de Morais Amory , Cristiano Lazzari , Marcelo Soares Lubaszewski , Fernando Gehm Moraes, Early estimation of wire length for dedicated test access mechanisms in networks-on-chip based SoCs, Proceedings of the 24th symposium on Integrated circuits and systems design, August 30-September 02, 2011, João Pessoa, Brazil
Ashwini Raina , Venkatesan Muthukumar, A unified design space simulation environment for network-on-chip: fuse-N, International Journal of High Performance Systems Architecture, v.3 n.1, p.23-32, January 2011
David Fick , Andrew DeOrio , Gregory Chen , Valeria Bertacco , Dennis Sylvester , David Blaauw, A highly resilient routing algorithm for fault-tolerant NoCs, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Angeliki Kritikakou , Francky Catthoor , George S. Athanasiou , Vasilios Kelefouras , Costas Goutis, Near-Optimal Microprocessor and Accelerators Codesign with Latency and Throughput Constraints, ACM Transactions on Architecture and Code Optimization (TACO), v.10 n.2, p.1-25, May 2013
Mehdi Modarressi , Hamid Sarbazi-Azad , Arash Tavakkol, An efficient dynamically reconfigurable on-chip network architecture, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California
Licheng Xue , Feng Shi , Weixing Ji , Haroon-Ur-Rashid Khan, 3D floorplanning of low-power and area-efficient Network-on-Chip architecture, Microprocessors & Microsystems, v.35 n.5, p.484-495, July, 2011
J. Flich , A. Mejia , P. Lopez , J. Duato, Region-Based Routing: An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips, Proceedings of the First International Symposium on Networks-on-Chip, p.183-194, May 07-09, 2007
Jae Young Hur , Stephan Wong , Todor Stefanov, Design Trade-offs in Customized On-chip Crossbar Schedulers, Journal of Signal Processing Systems, v.58 n.1, p.69-85, January   2010
Yue Qian , Zhonghai Lu , Wenhua Dou, Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.44-53, May 10-13, 2009
Xianfang Tan , Lei Zhang , Shankar Neelkrishnan , Mei Yang , Yingtao Jiang , Yulu Yang, Scalable and fault-tolerant network-on-chip design usingthe quartered recursive diagonal torus topology, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA
Jae Young Hur , Stephan Wong , Stamatis Vassiliadis, Partially reconfigurable point-to-point interconnects in Virtex-II pro FPGAs, Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications, March 27-29, 2007, Mangaratiba, Brazil
Pierre-André Mudry , Julien Ruffin , Michel Ganguin , Gianluca Tempesti, A Hardware-Software Design Framework for Distributed Cellular Computing, Proceedings of the 8th international conference on Evolvable Systems: From Biology to Hardware, September 21-24, 2008, Prague, Czech Republic
Mohammad Arjomand , Hamid Sarbazi-Azad, A comprehensive power-performance model for NoCs with multi-flit channel buffers, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA
David Arditti Ilitzky , Jeffrey D. Hoffman , Anthony Chun , Brando Perez Esparza, Architecture of the Scalable Communications Core's Network on Chip, IEEE Micro, v.27 n.5, p.62-74, September 2007
Mingche Lai , Lei Gao , Nong Xiao , Zhiying Wang, An accurate and efficient performance analysis approach based on queuing model for Network on Chip, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California
Andreas Lankes , Thomas Wild , Stefan Wallentowitz , Andreas Herkersdorf, Benefits of selective packet discard in networks-on-chip, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.2, p.1-21, June 2012
Young Hoon Kang , Taek-Jun Kwon , Jeff Draper, Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.250-255, May 10-13, 2009
Naifeng Jing , Weifeng He , Yongxin Zhu , Zhigang Mao, Statistical estimation and evaluation for communication mapping in Network-on-Chip, Integration, the VLSI Journal, v.43 n.2, p.220-229, April, 2010
Everton Carara , Fernando Moraes , Ney Calazans, Router architecture for high-performance NoCs, Proceedings of the 20th annual conference on Integrated circuits and systems design, September 03-06, 2007, Copacabana, Rio de Janeiro
Yue Qian , Zhonghai Lu , Wenhua Dou, Analysis of communication delay bounds for network on chips, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Gul N. Khan , Victor Dumitriu, A modeling tool for simulating and design of on-chip network systems, Microprocessors & Microsystems, v.34 n.2-4, p.84-95, March, 2010
Gadi Oxman , Shlomo Weiss , Yitzhak (Tsahi) Birk, Streamlined network-on-chip for multicore embedded architectures, Proceedings of the 25th international conference on Architecture of Computing Systems, February 28-March 02, 2012, Munich, Germany
John Jose , J. Shiva Shankar , K. V. Mahathi , Damarla Kranthi Kumar , Madhu Mutyam, BOFAR: buffer occupancy factor based adaptive router for mesh NoCs, Proceedings of the 4th International Workshop on Network on Chip Architectures, December 04-04, 2011, Porto Alegre, Brazil
Sergi Abadal , Mario Iannazzo , Mario Nemirovsky , Albert Cabellos-Aparicio , Heekwan Lee , Eduard Alarcón, On the area and energy scalability of wireless network-on-chip: a model-based benchmarked design space exploration, IEEE/ACM Transactions on Networking (TON), v.23 n.5, p.1501-1513, October 2015
D. Mangano , A. Scandurra , C. Pistritto, Relieving physical issues in new NoC-based SoCs, Proceedings of the 2nd international conference on Nano-Networks, September 24-26, 2007, Catania, Italy
Antoine Scherrer , Antoine Fraboulet , Tanguy Risset, Long-range dependence and on-chip processor traffic, Microprocessors & Microsystems, v.33 n.1, p.72-80, February, 2009
Feng Yuan , Lin Huang , Qiang Xu, Re-examining the use of network-on-chip as test access mechanism, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
Grzegorz Ulacha , Piotr Dziurzanski, Lossless and Near-Lossless Image Compression Scheme Utilizing Blending-Prediction-Based Approach, Proceedings of the International Conference on Computer Vision and Graphics: Revised Papers, November 10-12, 2008, Warsaw, Poland
Soodeh Aghli Moghaddam , Siamak Mohammadi , Parviz Jabehdar Maralani, Modified bundled-data as a new protocol for NoC asynchronous links, Microelectronics Journal, v.42 n.5, p.638-647, May, 2011
Huaxi Gu , Jie Zhang , Kun Wang , Changshan Wang, rHALB: a new load-balanced routing algorithm for k-ary n-cube networks, Proceedings of the 7th international conference on Advanced parallel processing technologies, November 22-23, 2007, Guangzhou, China
Dominique Borrione , Amr Helmy , Laurence Pierre , Julien Schmaltz, A Generic Model for Formally Verifying NoC Communication Architectures: A Case Study, Proceedings of the First International Symposium on Networks-on-Chip, p.127-136, May 07-09, 2007
Qiaoyan Yu , Paul Ampadu, A flexible parallel simulator for networks-on-chip with error control, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.1, p.103-116, January 2010
Francesca Palumbo , Danilo Pani , Alessandro Pilia , Luigi Raffo, Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.249-256, May 03-06, 2010
Coşkun Çelik , Cüneyt F. Bazlamaçcı, Energy and buffer aware application mapping for networks-on-chip with self similar traffic, Journal of Systems Architecture: the EUROMICRO Journal, v.59 n.10, p.1364-1374, November, 2013
Amir-Mohammad Rahmani , Pasi Liljeberg , Juha Plosila , Hannu Tenhunen, Developing a power-efficient and low-cost 3D NoC using smart GALS-based vertical channels, Journal of Computer and System Sciences, v.79 n.4, p.440-456, June, 2013
Yiou Chen , Jianhao Hu , Xiang Ling , Tingting Huang, A novel 3D NoC architecture based on De Bruijn graph, Computers and Electrical Engineering, v.38 n.3, p.801-810, May, 2012
Bin Xie , Tianzhou Chen , Wei Hu , Xingsheng Tang , Dazhou Wang, An energy-aware online task mapping algorithm in NoC-based system, The Journal of Supercomputing, v.64 n.3, p.1021-1037, June      2013
Yulei Wu , Geyong Min , Dakai Zhu , Laurence T. Yang, An analytical model for on-chip interconnects in multimedia embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.1s, November 2013
Wolfgang Büter , Christof Osewold , Daniel Gregorek , Alberto García-Ortiz, DCM: an IP for the autonomous control of optical and electrical reconfigurable NoCs, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Yu Ren , Leibo Liu , Shouyi Yin , Jie Han , Qinghua Wu , Shaojun Wei, A fault tolerant NoC architecture using quad-spare mesh topology and dynamic reconfiguration, Journal of Systems Architecture: the EUROMICRO Journal, v.59 n.7, p.482-491, August, 2013
Swamy D. Ponpandi , Akhilesh Tyagi, User satisfaction aware routing decisions in NOC, Proceedings of the Sixth International Workshop on Network on Chip Architectures, December 08-08, 2013, Davis, California
Lazaros Papadopoulos , Dimitrios Soudris, System-level application-specific NoC design for network and multimedia applications, Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation, September 03-05, 2007, Gothenburg, Sweden
Naijun Zheng , Huaxi Gu , Xin Huang , Xiaokang Chen, CSquare, Microprocessors & Microsystems, v.39 n.4, p.313-320, June 2015
Sailaja Madduri , Ramakrishna Vadlamani , Wayne Burleson , Russell Tessier, A monitor interconnect and support subsystem for multicore processors, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Xiaowen Chen , Zhonghai Lu , Axel Jantsch , Shuming Chen, Supporting distributed shared memory on multi-core network-on-chips using a dual microcoded controller, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Wen-Chung Tsai , Kuo-Chih Chu , Yu-Hen Hu , Sao-Jie Chen, Non-minimal, turn-model based NoC routing, Microprocessors & Microsystems, v.37 n.8, p.899-914, November, 2013
Zheng Shi , Alan Burns, Schedulability analysis and task mapping for real-time on-chip communication, Real-Time Systems, v.46 n.3, p.360-385, December  2010
Su Hu , Wenzheng Xu , Jing Lin , Xiaola Lin, Probabilistic odd---even: an adaptive wormhole routing algorithm for 2D mesh network-on-chip, The Journal of Supercomputing, v.70 n.1, p.385-407, October   2014
Son Truong Nguyen , Shigeru Oyanagi, An improvement of router throughput for on-chip networks using on-the-fly virtual channel allocation, Proceedings of the 24th international conference on Architecture of computing systems, February 24-25, 2011, Como, Italy
Alexandre M. Amory , Cristiano Lazzari , Marcelo S. Lubaszewski , Fernando G. Moraes, A new test scheduling algorithm based on Networks-on-Chip as Test Access Mechanisms, Journal of Parallel and Distributed Computing, v.71 n.5, p.675-686, May, 2011
Terrence S. T. Mak , Pete Sedcole , Peter Y. K. Cheung , Wayne Luk , K. P. Lam, A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing, Proceedings of the First International Symposium on Networks-on-Chip, p.173-182, May 07-09, 2007
Michael Richter , Krishnendu Chakrabarty, Test pin count reduction for NoC-based test delivery in multicore SOCs, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Masud Al Aziz , Samee Ullah Khan , Thanasis Loukopoulos , Pascal Bouvry , Hongxiang Li , Juan Li, An overview of achieving energy efficiency in on-chip networks, International Journal of Communication Networks and Distributed Systems, v.5 n.4, p.444-458, September 2010
Chris Jackson , Simon J. Hollis, A deadlock-free routing algorithm for dynamically reconfigurable Networks-on-Chip, Microprocessors & Microsystems, v.35 n.2, p.139-151, March, 2011
Henrique Cota de Freitas , Philippe Olivier Alexandre Navaux, On the design of reconfigurable crossbar switch for adaptable on-chip topologies in programmable NoC routers, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA
George Nychis , Chris Fallin , Thomas Moscibroda , Onur Mutlu, Next generation on-chip networks: what kind of congestion control do we need?, Proceedings of the 9th ACM SIGCOMM Workshop on Hot Topics in Networks, p.1-6, October 20-21, 2010, Monterey, California
David Fick , Andrew DeOrio , Jin Hu , Valeria Bertacco , David Blaauw , Dennis Sylvester, Vicis: a reliable network for unreliable silicon, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California
Abu Asaduzzaman , Fadi N. Sibai , Manira Rani, Impact of level-2 cache sharing on the performance and power requirements of homogeneous multicore embedded systems, Microprocessors & Microsystems, v.33 n.5-6, p.388-397, August, 2009
Oreste Villa , Gianluca Palermo , Cristina Silvano, Efficiency and scalability of barrier synchronization on NoC based many-core architectures, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA
Ka-Ming Keung , Akhilesh Tyagi, Breaking adaptive multicast deadlock by virtual channel address/data FIFO decoupling, Proceedings of the 2nd International Workshop on Network on Chip Architectures, December 12-12, 2009, New York, New York
Vivek Kumar Sehgal , Durg Singh Chauhan, State observer controller design for packets flow control in networks-on-chip, The Journal of Supercomputing, v.54 n.3, p.298-329, December  2010
Yung-Chang Chang , Ching-Te Chiu , Shih-Yin Lin , Chung-Kai Liu, On the design and analysis of fault tolerant NoC architecture using spare routers, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.431-436, January 25-28, 2011, Yokohama, Japan
Snaider Carrillo , Jim Harkin , Liam Mcdaid , Sandeep Pande , Seamus Cawley , Brian Mcginley , Fearghal Morgan, Advancing interconnect density for spiking neural network hardware implementations using traffic-aware adaptive network-on-chip routers, Neural Networks, 33, p.42-57, September, 2012
Mehdi Alipour , Mohammad Haji Seyed Javadi , Ali Jahanian, Congestion and track usage improvement of large FPGAs using metro-on-FPGA methodology, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, May 02-04, 2011, Lausanne, Switzerland
Aditya Yanamandra , Mary Jane Irwin , Vijaykrishnan Narayanan , Mahmut Kandemir , Sri Hari Narayanan, In-Network Caching for Chip Multiprocessors, Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers, January 25-28, 2009, Paphos, Cyprus
Masoud Oveis-Gharan , Gul N. Khan, Power and chip-area aware network-on-chip modeling for system on chip simulation, Proceedings of the 7th International ICST Conference on Simulation Tools and Techniques, March 17-19, 2014, Lisbon, Portugal
Jean-Philippe Diguet, Self-Adaptive Network On Chips, Proceedings of the 27th Symposium on Integrated Circuits and Systems Design, p.1-6, September 01-05, 2014, Aracaju, Brazil
Xiaowen Chen , Zhonghai Lu , Axel Jantsch , Shuming Chen , Yang Guo , Shenggang Chen , Hu Chen, Performance analysis of homogeneous on-chip large-scale parallel computing architectures for data-parallel applications, Journal of Electrical and Computer Engineering, 2015, p.22-22, January 2015
A. Belghadr , A. Jahanian, Metro-on-FPGA: A feasible solution to improve the congestion and routing resource management in future FPGAs, Integration, the VLSI Journal, v.47 n.1, p.96-104, January, 2014
Suman Kalyan Mandal , Rabi Mahapatra, PowerAntz: Ant behavior inspired power budget distribution scheme for Network-on-Chip systems, Microelectronics Journal, v.41 n.8, p.523-531, August, 2010
Adán Kohler , Gert Schley , Martin Radetzki, Fault tolerant network on chip switching with graceful performance degradation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.6, p.883-896, June 2010
Zheng Shi , Alan Burns, Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.161-170, April 07-10, 2008
Suman Kalyan Mandal , Rabi N. Mahapatra, PowerAntz: distributed power sharing strategy for network on chip, Proceedings of the 13th international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India
Tobias Bjerregaard , Mikkel Bystrup Stensgaard , Jens Sparsø, A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Peng Liu , Bingjie Xia , Chunchang Xiang , Xiaohang Wang , Weidong Wang , Qingdong Yao, A networks-on-chip architecture design space exploration - The LIB, Computers and Electrical Engineering, v.35 n.6, p.817-836, November, 2009
Akbar Sharifi , Hamid Sarbazi-Azad, Power consumption and performance analysis of 3D NoCs, Proceedings of the 12th Asia-Pacific conference on Advances in Computer Systems Architecture, p.209-219, August 23-25, 2007, Seoul, Korea
Ritesh Parikh , Valeria Bertacco, uDIREC: unified diagnosis and reconfiguration for frugal bypass of NoC faults, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California
Arnab Kumar Biswas , S. K. Nandy , Ranjani Narayan, Router Attack toward NoC-enabled MPSoC and Monitoring Countermeasures against such Threat, Circuits, Systems, and Signal Processing, v.34 n.10, p.3241-3290, October   2015
Alexandros Bartzas , Lazaros Papadopoulos , Dimitrios Soudris, A system-level design methodology for application-specific networks-on-chip, Journal of Embedded Computing, v.3 n.3, p.167-177, August 2009
K. Somasundaram , Juha Plosila, Deadlock Free Routing Algorithm for Minimizing Data Packet Transmission in Network on Chip, International Journal of Embedded and Real-Time Communication Systems, v.3 n.1, p.70-81, January 2012
Johny Paul , Benjamin Oechslein , Christoph Erhardt , Jens Schedel , Manfred Kröhnert , Daniel Lohmann , Walter Stechele , Tamim Asfour , Wolfgang Schröder-Preikschat, Self-adaptive corner detection on MPSoC through resource-aware programming, Journal of Systems Architecture: the EUROMICRO Journal, v.61 n.10, p.520-530, November 2015
Xiang Wu , Tamer Ragheb , Adnan Aziz , Yehia Massoud, Implementing DSP Algorithms with On-Chip Networks, Proceedings of the First International Symposium on Networks-on-Chip, p.307-316, May 07-09, 2007
Yixuan Zhang , Randy Morris, Jr. , Avinash K. Kodi, Design of a performance enhanced and power reduced dual-crossbar Network-on-Chip (NoC) architecture, Microprocessors & Microsystems, v.35 n.2, p.110-118, March, 2011
Leonidas Tsiopoulos , Manoranjan Satpathy, Model Based Testing of a Network-on-Chip Component, Electronic Notes in Theoretical Computer Science (ENTCS), v.253 n.2, p.101-116, October, 2009
Luciano Ost , Fernando G. Moraes , Leandro Möller , Leandro Soares Indrusiak , Manfred Glesner , Sanna Määttä , Jari Nurmi, A simplified executable model to evaluate latency and throughput of networks-on-chip, Proceedings of the 21st annual symposium on Integrated circuits and system design, September 01-04, 2008, Gramado, Brazil
Shan Tang , Qiang Xu, A debug probe for concurrently debugging multiple embedded cores and inter-core transactions in NoC-based systems, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Christof Pitter , Martin Schoeberl, Towards a Java multiprocessor, Proceedings of the 5th international workshop on Java technologies for real-time and embedded systems, September 26-28, 2007, Vienna, Austria
Ying-Cherng Lan , Shih-Hsin Lo , Yueh-Chi Lin , Yu-Hen Hu , Sao-Jie Chen, BiNoC: A bidirectional NoC architecture with dynamic self-reconfigurable channel, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.266-275, May 10-13, 2009
Luis A. Plana , David Clark , Simon Davidson , Steve Furber , Jim Garside , Eustace Painkras , Jeffrey Pepper , Steve Temple , John Bainbridge, SpiNNaker: Design and Implementation of a GALS Multicore System-on-Chip, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.7 n.4, p.1-18, December 2011
Abdul Naeem , Xiaowen Chen , Zhonghai Lu , Axel Jantsch, Realization and performance comparison of sequential and weak memory consistency models in network-on-chip based multi-core systems, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.154-159, January 25-28, 2011, Yokohama, Japan
Chifeng Wang , Wen-Hsiang Hu , Seung Eun Lee , Nader Bagherzadeh, Area and power-efficient innovative congestion-aware Network-on-Chip architecture, Journal of Systems Architecture: the EUROMICRO Journal, v.57 n.1, p.24-38, January, 2011
Sourav Roy , Xiaomin Lu , Edmund Gieske , Peng Yang , Jim Holt, Asymmetric scaling on network packet processors in the dark silicon era, Proceedings of the ninth ACM/IEEE symposium on Architectures for networking and communications systems, October 21-22, 2013, San Jose, California, USA
Andreas Hansson , Kees Goossens, An on-chip interconnect and protocol stack for multiple communication paradigms and programming models, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France
Jaekyu Lee , Si Li , Hyesoon Kim , Sudhakar Yalamanchili, Adaptive virtual channel partitioning for network-on-chip in heterogeneous architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.4, October 2013
Shan Tang , Qiang Xu, A multi-core debug platform for NoC-based systems, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Ling Wang , Hui Song , Yingtao Jiang , Lihong Zhang, A routing-table-based adaptive and minimal routing scheme on network-on-chip architectures, Computers and Electrical Engineering, v.35 n.6, p.846-855, November, 2009
Loïc Siéler , Lionel Damez , Benoit Ballet , Alexis Landrault , Jean-Pierre Dérutin, A generic packet router IP for multi-processors network-on-chip, Proceedings of the 8th FPGAWorld Conference, p.1-6, September 12-15, 2011, Copenhagen and Stockholm and Munich, Denmark and Sweden and Germany
Tirath Ramdas , Gregory K. Egan , David Abramson , Kim Baldridge, Converting massive TLP to DLP: a special-purpose processor for molecular orbital computations, Proceedings of the 4th international conference on Computing frontiers, May 07-09, 2007, Ischia, Italy
Balaji Venu , Ashwani Singh, Formal verification methodology considerations for network on chips, Proceedings of the International Conference on Advances in Computing, Communications and Informatics, August 03-05, 2012, Chennai, India
Ning Ma , Zhonghai Lu , Lirong Zheng, System design of full HD MVC decoding on mesh-based multicore NoCs, Microprocessors & Microsystems, v.35 n.2, p.217-229, March, 2011
Andrew G. Schmidt , William V. Kritikos , Shanyuan Gao , Ron Sass, An evaluation of an integrated on-chip/off-chip network for high-performance reconfigurable computing, International Journal of Reconfigurable Computing, 2012, p.5-5, January 2012
Avinash Karanth Kodi , Ashwini Sarathy , Ahmed Louri, iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures, ACM SIGARCH Computer Architecture News, v.36 n.3, p.241-250, June 2008
Kai Feng , Yaoyao Ye , Jiang Xu, A formal study on topology and floorplan characteristics of mesh and torus-based optical networks-on-chip, Microprocessors & Microsystems, v.37 n.8, p.941-952, November, 2013
H. Blume , T. von Sydow , D. Becker , T. G. Noll, Application of deterministic and stochastic Petri-Nets for performance modeling of NoC architectures, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.8, p.466-476, August, 2007
Brian Towles , J. P. Grossman , Brian Greskamp , David E. Shaw, Unifying on-chip and inter-node switching within the Anton 2 network, Proceeding of the 41st annual international symposium on Computer architecuture, June 14-18, 2014, Minneapolis, Minnesota, USA
Hao Shu , Pei-Jun Ma , Jiang-Yi Shi , Zhao Xu , Lin-An Yang, SRNoC: A novel high performance Shared-Resource routing scheme for Network-on-Chip, Microelectronics Journal, v.45 n.8, p.1103-1117, August, 2014
Mehdi Modarressi , Nasibeh Teimouri , Hamid Sarbazi-azad, Improving the performance of packet-switched networks-on-chip by SDM-based adaptive shortcut paths, Integration, the VLSI Journal, v.50 n.C, p.193-204, June 2015
Mohammad Arjomand , S. Hamid Amiri , Hamid Sarbazi-Azad, Efficient genetic based topological mapping using analytical models for on-chip networks, Journal of Computer and System Sciences, v.79 n.4, p.492-513, June, 2013
Mohammad Arjomand , Hamid Sarbazi-Azad, Power-performance analysis of networks-on-chip with arbitrary buffer allocation schemes, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.10, p.1558-1571, October 2010
Mirza Beg , Peter van Beek, A constraint programming approach for integrated spatial and temporal scheduling for clustered architectures, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.1, p.1-23, August 2013
Minghua Tang , Xiaola Lin, Network-on-Chip routing algorithms by breaking cycles, Proceedings of the 10th international conference on Algorithms and Architectures for Parallel Processing, May 21-23, 2010, Busan, Korea
Shufan Yang , Steve B. Furber , Yebin Shi , Luis A. Plana, A Token-Managed Admission Control System for QoS Provision on a Best-Effort GALS Interconnect, Fundamenta Informaticae, v.95 n.1, p.53-72, January 2009
Yaoyao Ye , Jiang Xu , Xiaowen Wu , Wei Zhang , Weichen Liu , Mahdi Nikdast, A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.1, p.1-26, February 2012
Nitin , Durg Singh Chauhan, Stochastic communication for application-specific Networks-on-Chip, The Journal of Supercomputing, v.59 n.2, p.779-810, February  2012
Xiaofang (Maggie) Wang , Leeladhar Bandi, X-Network: An area-efficient and high-performance on-chip wormhole interconnect network, Microprocessors & Microsystems, v.37 n.8, p.1208-1218, November, 2013
Abderezak Touzene , Khaled Day, All-to-all broadcasting in torus Network on Chip, The Journal of Supercomputing, v.71 n.7, p.2585-2596, July      2015
Shufan Yang , Steve B. Furber , Yebin Shi , Luis A. Plana, A Token-Managed Admission Control System for QoS Provision on a Best-Effort GALS Interconnect, Fundamenta Informaticae, v.95 n.1, p.53-72, January 2009
Vahideh Akhlaghi , Mehdi Kamal , Ali Afzali-Kusha , Massoud Pedram, An efficient network on-chip architecture based on isolating local and non-local communications, Computers and Electrical Engineering, v.45 n.C, p.430-444, July 2015
Vitor de Paulo , Cristinel Ababei, 3D network-on-chip architectures using homogeneous meshes and heterogeneous floorplans, International Journal of Reconfigurable Computing, 2010, p.1-12, January 2010
K. Somasundaram , Juha Plosila , N. Viswanathan, Deadlock free routing algorithm for minimizing congestion in a Hamiltonian connected recursive 3D-NoCs, Microelectronics Journal, v.45 n.8, p.989-1000, August, 2014
Kai Sun , Meng Wang , Zili Shao , Hui Liu , Hongxing Wei , Tianmiao Wang, Design and Synthesis of a Multiprocessor System-on-Chip Architecture for Real-Time Biomedical Signal Processing in Gamma Cameras, Journal of Signal Processing Systems, v.59 n.1, p.71-83, April     2010
Juan A. Carrasco , Víctor Suñé, An ROBDD-based combinatorial method for the evaluation of yield of defect-tolerant systems-on-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.2, p.207-220, February 2009
Shoaib Akram , Scott Cromar , Gregory Lucas , Alexandros Papakonstantinou , Deming Chen, VEBoC: variation and error-aware design for billions of devices on a chip, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Young Hoon Kang , Jeff Sondeen , Jeff Draper, Multicast routing with dynamic packet fragmentation, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA
Ahmed Al-Dubai , Mohamed Ould-Khaoua , Imed Romdhani, Design and analysis of multicast communication in multidimensional mesh networks, Proceedings of the 5th international conference on Parallel and Distributed Processing and Applications, August 29-31, 2007, Niagara Falls, Canada
Daniel Sanchez , George Michelogiannakis , Christos Kozyrakis, An analysis of on-chip interconnection networks for large-scale chip multiprocessors, ACM Transactions on Architecture and Code Optimization (TACO), v.7 n.1, p.1-28, April 2010
Ian F. Akyildiz , Fernando Brunetti , Cristina Blázquez, Nanonetworks: A new communication paradigm, Computer Networks: The International Journal of Computer and Telecommunications Networking, v.52 n.12, p.2260-2279, August, 2008
Zain-ul-Abdin , Bertil Svensson, Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing, Microprocessors & Microsystems, v.33 n.3, p.161-178, May, 2009
Ali Jahanian , Morteza Saheb Zamani, Using metro-on-chip in physical design flow for congestion and routability improvement, Microelectronics Journal, v.39 n.2, p.261-274, February, 2008
Haytham Elmiligi , M. Watheq El-Kharashi , Fayez Gebali, Modeling and Implementation of an Output-Queuing Router for Networks-on-Chips, Proceedings of the 3rd international conference on Embedded Software and Systems, May 14-16, 2007, Daegu, Korea
Victor Dumitriu , Gul N. Khan, Throughput-oriented NoC topology generation and analysis for high performance SoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.10, p.1433-1446, October 2009
Jeff Hoffman , David Arditti Ilitzky , Anthony Chun , Aliaksei Chapyzhenka, Architecture of the Scalable Communications Core, Proceedings of the First International Symposium on Networks-on-Chip, p.40-52, May 07-09, 2007
Martin Radetzki , Chaochao Feng , Xueqian Zhao , Axel Jantsch, Methods for fault tolerance in networks-on-chip, ACM Computing Surveys (CSUR), v.46 n.1, p.1-38, October 2013
Tom English , Emanuel Popovici , Maurice Keller , W. P. Marnane, Network-on-Chip interconnect for pairing-based cryptographic IP cores, Journal of Systems Architecture: the EUROMICRO Journal, v.57 n.1, p.95-108, January, 2011
Mohammad Reza Kakoee , Valeria Bertacco , Luca Benini, A distributed and topology-agnostic approach for on-line NoC testing, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania
Soodeh Aghli Moghaddam , Siamak Mohammadi , Parviz Jabehdar Maralani, Modified bundled-data as a new protocol for NoC asynchronous links, Microelectronics Journal, v.42 n.5, p.638-647, May, 2011
Edgard de Faria Corrêa , Leonardo Alves de Paula e Silva , Flávio Rech Wagner , Luigi Carro, Fitting the router characteristics in NoCs to meet QoS requirements, Proceedings of the 20th annual conference on Integrated circuits and systems design, September 03-06, 2007, Copacabana, Rio de Janeiro
Gul Nawaz Khan , Usman Ahmed, CAD tool for hardware software co-synthesis of heterogeneous multiple processor embedded architectures, Design Automation for Embedded Systems, v.12 n.4, p.313-343, December  2008
Matthias Hölzl , Axel Rauschmayer , Martin Wirsing, Engineering of Software-Intensive Systems: State of the Art and Research Challenges, Software-Intensive Systems and New Computing Paradigms: Challenges and Visions, Springer-Verlag, Berlin, Heidelberg, 2008
Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009
Minghua Tang , Xiaola Lin, Quarter Load Threshold (QLT) flow control for wormhole switching in mesh-based Network-on-Chip, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.9, p.452-462, September, 2010
Ludovic Devaux , Sana Ben Sassi , Sebastien Pillement , Daniel Chillet , Didier Demigny, Flexible interconnection network for dynamically and partially reconfigurable architectures, International Journal of Reconfigurable Computing, 2010, p.4-4, January 2010
Jacob Engel , Taskin Kocak, Off-chip communication architectures for high throughput network processors, Computer Communications, v.32 n.5, p.867-879, March, 2009
Hasan Furhad , Mohammad A. Haque , Cheol-Hong Kim , Jong-Myon Kim, An Analysis of Reducing Communication Delay in Network-on-Chip Interconnect Architecture, Wireless Personal Communications: An International Journal, v.73 n.4, p.1403-1419, December  2013
Alessandro Cilardo , Edoardo Fusella, Design automation for application-specific on-chip interconnects, Integration, the VLSI Journal, v.52 n.C, p.102-121, January 2016
Giovanni De Micheli , Luca Benini, On-Chip Communication Architectures: System on Chip Interconnect, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008
