// Seed: 947567067
module module_0 (
    output id_0,
    input  id_1
    , id_3,
    input  id_2
);
  logic id_4;
  logic id_5, id_6, id_7;
  logic id_8;
  type_12(
      id_1, ~id_1, 1
  );
  assign id_5 = 1;
  always @(id_2 or posedge 1) id_4 = id_4;
endmodule
