Release 14.3 Map P.40xd (nt64)
Xilinx Mapping Report File for Design 'configure'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx75-fgg484-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o configure_map.ncd configure.ngd configure.pcf 
Target Device  : xc6slx75
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue Jan 15 13:47:58 2013

Design Summary
--------------
Number of errors:      0
Number of warnings:   29
Slice Logic Utilization:
  Number of Slice Registers:                 1,071 out of  93,296    1%
    Number used as Flip Flops:               1,045
    Number used as Latches:                     26
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        912 out of  46,648    1%
    Number used as logic:                      427 out of  46,648    1%
      Number using O6 output only:             257
      Number using O5 output only:              70
      Number using O5 and O6:                  100
      Number used as ROM:                        0
    Number used as Memory:                     289 out of  11,072    2%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           289
        Number using O6 output only:           288
        Number using O5 output only:             0
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:    196
      Number with same-slice register load:    181
      Number with same-slice carry load:        15
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   469 out of  11,662    4%
  Nummber of MUXCYs used:                      196 out of  23,324    1%
  Number of LUT Flip Flop pairs used:        1,213
    Number with an unused Flip Flop:           359 out of   1,213   29%
    Number with an unused LUT:                 301 out of   1,213   24%
    Number of fully used LUT-FF pairs:         553 out of   1,213   45%
    Number of unique control sets:             111
    Number of slice register sites lost
      to control set restrictions:             591 out of  93,296    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        26 out of     280    9%
    Number of LOCed IOBs:                       26 out of      26  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                       129 out of     172   75%
  Number of RAMB8BWERs:                          0 out of     344    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             2 out of      32    6%
    Number used as BUFIO2FBs:                    2
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        7
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     442    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     442    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     442    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     132    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       6   33%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                5.07

Peak Memory Usage:  697 MB
Total REAL time to MAP completion:  39 secs 
Total CPU time to MAP completion:   33 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   s_chipscope_icon_control0<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[60].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[59].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[51].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[53].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[45].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[127].UPDATE_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[63].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[57].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[40].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[55].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[52].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[46].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[48].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[47].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[49].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[39].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[38].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[62].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[61].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[58].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[54].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[41].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[44].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[42].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[43].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[50].SYNC_OUT_CELL/out_temp> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_vio_inst/U0/I_VIO/reset_f_edge/iDOUT<1>> is incomplete. The signal
   does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network pid_adc_data<13> has no load.
INFO:LIT:395 - The above info message is repeated 65 more times for the
   following (max. 5 shown):
   pid_adc_data<12>,
   pid_adc_data<11>,
   pid_adc_data<10>,
   pid_adc_data<9>,
   pid_adc_data<8>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 140 block(s) removed
 172 block(s) optimized away
 125 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block
"chipscope_icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block
"chipscope_icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block
"chipscope_icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block
"chipscope_icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block
"chipscope_icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block
"chipscope_icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block
"chipscope_icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block
"chipscope_icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block
"chipscope_icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block
"chipscope_icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block
"chipscope_icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block
"chipscope_icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block
"chipscope_icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block
"chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B" (ROM)
removed.
Loadless block "chipscope_vio_inst/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT" (SFF)
removed.
Loadless block "clock_adc_inst/clkout1_buf" (CKBUF) removed.
 The signal "clock_adc_inst/clkout0" is loadless and has been removed.
Loadless block "clock_adc_inst/clkout2_buf" (CKBUF) removed.
 The signal "clock_adc_inst/clkout1" is loadless and has been removed.
Loadless block "clock_mpll_inst/clkout1_buf" (CKBUF) removed.
 The signal "clock_mpll_inst/clkout0" is loadless and has been removed.
Loadless block "clock_mpll_inst/clkout4_buf" (CKBUF) removed.
 The signal "clock_mpll_inst/clkout3" is loadless and has been removed.
The signal "s_chipscope_icon_control0<35>" is sourceless and has been removed.
 Sourceless block
"chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113"
(ROM) removed.
  The signal
"chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112"
is sourceless and has been removed.
The signal "s_chipscope_icon_control0<34>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<33>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<32>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<31>" is sourceless and has been removed.
 Sourceless block
"chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112"
(ROM) removed.
  The signal
"chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111"
is sourceless and has been removed.
The signal "s_chipscope_icon_control0<30>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<29>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<28>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<27>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<26>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<25>" is sourceless and has been removed.
 Sourceless block
"chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19"
(ROM) removed.
  The signal
"chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18" is
sourceless and has been removed.
The signal "s_chipscope_icon_control0<24>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<23>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<22>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<21>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<19>" is sourceless and has been removed.
 Sourceless block
"chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18"
(ROM) removed.
  The signal
"chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17" is
sourceless and has been removed.
The signal "s_chipscope_icon_control0<18>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<17>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<16>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<15>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<11>" is sourceless and has been removed.
 Sourceless block
"chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111"
(ROM) removed.
  The signal
"chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110"
is sourceless and has been removed.
The signal "s_chipscope_icon_control0<10>" is sourceless and has been removed.
The signal "s_chipscope_icon_control0<7>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<35>" is sourceless and has been removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O28" (ROM)
removed.
  The signal
"chipscope_vio_inst/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O27" is
sourceless and has been removed.
The signal "s_chipscope_icon_control1<34>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<33>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<32>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<31>" is sourceless and has been removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O27" (ROM)
removed.
  The signal
"chipscope_vio_inst/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O26" is
sourceless and has been removed.
The signal "s_chipscope_icon_control1<30>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<29>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<28>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<27>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<26>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<25>" is sourceless and has been removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O24" (ROM)
removed.
  The signal
"chipscope_vio_inst/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O23" is
sourceless and has been removed.
The signal "s_chipscope_icon_control1<24>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<23>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<22>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<21>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<20>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<19>" is sourceless and has been removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O23" (ROM)
removed.
  The signal
"chipscope_vio_inst/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O22" is
sourceless and has been removed.
The signal "s_chipscope_icon_control1<18>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<17>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<16>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<15>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<14>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<13>" is sourceless and has been removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O26" (ROM)
removed.
  The signal
"chipscope_vio_inst/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O25" is
sourceless and has been removed.
The signal "s_chipscope_icon_control1<12>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<11>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<10>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<9>" is sourceless and has been removed.
The signal "s_chipscope_icon_control1<8>" is sourceless and has been removed.
The signal
"chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_
match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<63>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<62>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<61>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<60>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<59>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<58>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<57>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<56>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<55>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<54>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<53>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<52>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<51>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<50>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<49>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<48>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<47>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<46>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<45>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<44>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<43>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<42>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<41>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<40>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<39>" is sourceless and has been removed.
The signal "chipscope_vio_inst/SYNC_OUT<38>" is sourceless and has been removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<38>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[38].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<39>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[39].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<40>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[40].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<41>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[41].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<42>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[42].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<43>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[43].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<44>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[44].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<45>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[45].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<46>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[46].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<47>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[47].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<48>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[48].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<49>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[49].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<50>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[50].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<51>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[51].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<52>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[52].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<53>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[53].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<54>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[54].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<55>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[55].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<56>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<57>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[57].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<58>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[58].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<59>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[59].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<60>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[60].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<61>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[61].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<62>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[62].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_vio_inst/U0/I_VIO/UPDATE<63>" is sourceless and has been
removed.
 Sourceless block
"chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[63].SYNC_OUT_CELL/USER_REG" (FF)
removed.
The signal "chipscope_icon_inst/U0/U_ICON/iCOMMAND_SEL<15>" is sourceless and
has been removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[15].U_LCE" (ROM)
removed.
The signal "chipscope_icon_inst/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and
has been removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[14].U_LCE" (ROM)
removed.
The signal "chipscope_icon_inst/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and
has been removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[13].U_LCE" (ROM)
removed.
The signal "chipscope_icon_inst/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and
has been removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[12].U_LCE" (ROM)
removed.
The signal "chipscope_icon_inst/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and
has been removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[11].U_LCE" (ROM)
removed.
The signal "chipscope_icon_inst/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has
been removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[7].U_LCE" (ROM)
removed.
The signal "chipscope_icon_inst/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has
been removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block
"chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[6].U_LCE" (ROM)
removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[15].U_LUT"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_LCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[2].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[3].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[4].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[4].U_LCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_LCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[8].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[8].U_LCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE"
(ROM) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[102].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[103].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[104].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[105].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[106].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[107].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[108].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[109].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[110].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[111].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[112].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[113].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[114].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[115].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[116].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[117].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[118].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[119].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[120].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[121].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[122].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[123].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[124].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[125].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[126].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.
Unused block
"chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[127].UPDATE_CELL/GEN_CLK.USER_REG"
(SFF) removed.

Optimized Block(s):
TYPE 		BLOCK
VCC 		XST_VCC
GND 		chipscope_icon_inst/XST_GND
VCC 		chipscope_icon_inst/XST_VCC
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/
I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PAR
TIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/
I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PAR
TIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/
I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_V
CC
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP
/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PA
RTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP
/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PA
RTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP
/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_
VCC
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP
/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PA
RTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP
/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PA
RTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP
/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_
VCC
LUT4 		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
LUT6
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
   optimized to 1
LUT6
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
   optimized to 1
LUT3
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_SW
2
   optimized to 1
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/XST_GND
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/XST_GND
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/XST_GND
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/XST_GND
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/XST_GND
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/XST_GND
VCC
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/XST_VCC
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/XST_GND
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/XST_GND
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/XST_GND
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/XST_GND
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/XST_GND
GND
		chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U
_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_R
PM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/XST_GND
GND 		chipscope_ila_inst/XST_GND
VCC 		chipscope_ila_inst/XST_VCC
FDE 		chipscope_vio_inst/U0/I_VIO/U_DATA_OUT
   optimized to 0
LUT4 		chipscope_vio_inst/U0/I_VIO/U_STATUS/F_STAT[4].I_STAT.U_STAT
   optimized to 0
LUT4 		chipscope_vio_inst/U0/I_VIO/U_STATUS/F_STAT[5].I_STAT.U_STAT
   optimized to 0
LUT4 		chipscope_vio_inst/U0/I_VIO/U_STATUS/F_STAT[6].I_STAT.U_STAT
   optimized to 0
LUT6 		chipscope_vio_inst/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
   optimized to 1
LUT6 		chipscope_vio_inst/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O29
   optimized to 1
GND 		chipscope_vio_inst/XST_GND
VCC 		chipscope_vio_inst/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| pic_adc_clk                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| pic_clk_100m_n                     | IOB              | INPUT     | LVDS_33              | FALSE |          |      |              |          |          |
| pic_clk_100m_p                     | IOB              | INPUT     | LVDS_33              | FALSE |          |      |              |          |          |
| pic_rst                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| pid_eeprom_sda                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| poc_eeprom_scl                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| poc_eeprom_wp                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| poc_relay_1<0>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| poc_relay_1<1>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| poc_relay_2<0>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| poc_relay_2<1>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| poc_relay_actle                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| poc_wdi                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pod_adc_gain_control<0>            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pod_adc_gain_control<1>            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pod_adc_gain_control<2>            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pod_cpld_connect<0>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pod_cpld_connect<1>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pod_cpld_connect<2>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pod_cpld_connect<3>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pod_led<0>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pod_led<1>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pod_led<2>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pod_led<3>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pod_tdo_1                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pod_tdo_2                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_
CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I
_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I
_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_m
atch/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
