INFO-FLOW: Workspace C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls opened at Fri Jul 05 10:10:28 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/kwokt/Desktop/project0303/mm.cpp' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/kwokt/Desktop/project0303/mm.cpp' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/kwokt/Desktop/project0303/mm.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/kwokt/Desktop/project0303/mm.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/kwokt/Desktop/project0303/mm.hpp' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/kwokt/Desktop/project0303/mm.hpp' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/kwokt/Desktop/project0303/mm.hpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/kwokt/Desktop/project0303/mm.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/kwokt/Desktop/project0303/mmtb.cpp' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/kwokt/Desktop/project0303/mmtb.cpp' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(10)
Execute     add_files -tb C:/Users/kwokt/Desktop/project0303/mmtb.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/kwokt/Desktop/project0303/mmtb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=mmult_accel' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=mmult_accel' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(7)
Execute     set_top mmult_accel 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcvu9p-flga2104-2-i' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcvu9p-flga2104-2-i' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(1)
Execute     set_part xcvu9p-flga2104-2-i 
Execute       create_platform xcvu9p-flga2104-2-i -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
Command       create_platform done; 1.985 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.122 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.161 sec.
Execute   apply_ini C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.689 seconds; current allocated memory: 230.027 MB.
Execute       set_directive_top mmult_accel -name=mmult_accel 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../mm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../mm.cpp as C++
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../mm.cpp -foptimization-record-file=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i > C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.cpp.clang.out.log 2> C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i > C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/clang.out.log 2> C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i > C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp.clang.out.log 2> C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.527 seconds; current allocated memory: 232.949 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.g.bc -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.859 sec.
Execute       run_link_or_opt -opt -out C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mmult_accel -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mmult_accel -reflow-float-conversion -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.87 sec.
Execute       run_link_or_opt -out C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mmult_accel 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mmult_accel -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mmult_accel -mllvm -hls-db-dir -mllvm C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i 2> C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 53 Compile/Link C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 62 Unroll/Inline (step 1) C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 45 Unroll/Inline (step 2) C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 45 Unroll/Inline (step 3) C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 45 Unroll/Inline (step 4) C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 47 Array/Struct (step 1) C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 47 Array/Struct (step 2) C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 47 Array/Struct (step 3) C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 47 Array/Struct (step 4) C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 57 Array/Struct (step 5) C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 56 Performance (step 1) C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 56 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 55 Performance (step 2) C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 55 Performance (step 3) C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 55 Performance (step 4) C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 64 HW Transforms (step 1) C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 65 HW Transforms (step 2) C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 65 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 1.137 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_3' is marked as complete unroll implied by the pipeline pragma (../mm.cpp:26:30)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../mm.cpp:22:22)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_26_3'(../mm.cpp:26:30) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../mm.cpp:26:30)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_3' (../mm.cpp:26:30) in function 'mmult_accel' as it has a variable trip count (../mm.cpp:26:30)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.399 seconds; current allocated memory: 234.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 234.949 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mmult_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.0.bc -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 239.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.1.bc -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 240.621 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.g.1.bc to C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.o.1.bc -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 261.801 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.o.2.bc -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (../mm.cpp:22:22) in function 'mmult_accel'.
Execute           auto_get_db
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.o.3.bc -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 261.812 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.167 sec.
Command     elaborate done; 11.127 sec.
Execute     ap_eval exec zip -j C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mmult_accel' ...
Execute       ap_set_top_model mmult_accel 
Execute       get_model_list mmult_accel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mmult_accel 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list mmult_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: mmult_accel
INFO-FLOW: Configuring Module : mmult_accel ...
Execute       set_default_model mmult_accel 
Execute       apply_spec_resource_limit mmult_accel 
INFO-FLOW: Model list for preprocess: mmult_accel
INFO-FLOW: Preprocessing Module: mmult_accel ...
Execute       set_default_model mmult_accel 
Execute       cdfg_preprocess -model mmult_accel 
Execute       rtl_gen_preprocess mmult_accel 
INFO-FLOW: Model list for synthesis: mmult_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_accel 
Execute       schedule -model mmult_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_1) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 261.812 MB.
Execute       syn_report -verbosereport -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_accel.
Execute       set_default_model mmult_accel 
Execute       bind -model mmult_accel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 261.812 MB.
Execute       syn_report -verbosereport -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.bind.adb -f 
INFO-FLOW: Finish binding mmult_accel.
Execute       get_model_list mmult_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess mmult_accel 
INFO-FLOW: Model list for RTL generation: mmult_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mmult_accel -top_prefix  -sub_prefix mmult_accel_ -mg_file C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_accel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_accel/dim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'c', 'dim' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_accel'.
Command       create_rtl_model done; 1.464 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.531 seconds; current allocated memory: 264.500 MB.
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_accel -istop -style xilinx -f -lang vhdl -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/vhdl/mmult_accel 
Execute       gen_rtl mmult_accel -istop -style xilinx -f -lang vlog -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/verilog/mmult_accel 
Execute       syn_report -csynth -model mmult_accel -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/mmult_accel_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model mmult_accel -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/mmult_accel_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model mmult_accel -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model mmult_accel -f -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.adb 
Execute       db_write -model mmult_accel -bindview -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_accel -p C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel 
Execute       export_constraint_db -f -tool general -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.constraint.tcl 
Execute       syn_report -designview -model mmult_accel -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.design.xml 
Execute       syn_report -csynthDesign -model mmult_accel -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth.rpt -MHOut C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -wcfg -model mmult_accel -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mmult_accel -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.protoinst 
Execute       sc_get_clocks mmult_accel 
Execute       sc_get_portdomain mmult_accel 
INFO-FLOW: Model list for RTL component generation: mmult_accel
INFO-FLOW: Handling components in module [mmult_accel] ... 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.compgen.tcl 
INFO-FLOW: Found component mmult_accel_mul_31ns_32ns_63_1_1.
INFO-FLOW: Append model mmult_accel_mul_31ns_32ns_63_1_1
INFO-FLOW: Found component mmult_accel_mul_32ns_32ns_62_1_1.
INFO-FLOW: Append model mmult_accel_mul_32ns_32ns_62_1_1
INFO-FLOW: Found component mmult_accel_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model mmult_accel_mul_32ns_32ns_64_1_1
INFO-FLOW: Found component mmult_accel_mac_muladd_8ns_8ns_32ns_32_4_1.
INFO-FLOW: Append model mmult_accel_mac_muladd_8ns_8ns_32ns_32_4_1
INFO-FLOW: Found component mmult_accel_gmem0_m_axi.
INFO-FLOW: Append model mmult_accel_gmem0_m_axi
INFO-FLOW: Found component mmult_accel_gmem1_m_axi.
INFO-FLOW: Append model mmult_accel_gmem1_m_axi
INFO-FLOW: Found component mmult_accel_gmem2_m_axi.
INFO-FLOW: Append model mmult_accel_gmem2_m_axi
INFO-FLOW: Found component mmult_accel_control_s_axi.
INFO-FLOW: Append model mmult_accel_control_s_axi
INFO-FLOW: Append model mmult_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mmult_accel_mul_31ns_32ns_63_1_1 mmult_accel_mul_32ns_32ns_62_1_1 mmult_accel_mul_32ns_32ns_64_1_1 mmult_accel_mac_muladd_8ns_8ns_32ns_32_4_1 mmult_accel_gmem0_m_axi mmult_accel_gmem1_m_axi mmult_accel_gmem2_m_axi mmult_accel_control_s_axi mmult_accel
INFO-FLOW: Generating C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mmult_accel_mul_31ns_32ns_63_1_1
INFO-FLOW: To file: write model mmult_accel_mul_32ns_32ns_62_1_1
INFO-FLOW: To file: write model mmult_accel_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model mmult_accel_mac_muladd_8ns_8ns_32ns_32_4_1
INFO-FLOW: To file: write model mmult_accel_gmem0_m_axi
INFO-FLOW: To file: write model mmult_accel_gmem1_m_axi
INFO-FLOW: To file: write model mmult_accel_gmem2_m_axi
INFO-FLOW: To file: write model mmult_accel_control_s_axi
INFO-FLOW: To file: write model mmult_accel
INFO-FLOW: Generating C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/vlog' tclDir='C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db' modelList='mmult_accel_mul_31ns_32ns_63_1_1
mmult_accel_mul_32ns_32ns_62_1_1
mmult_accel_mul_32ns_32ns_64_1_1
mmult_accel_mac_muladd_8ns_8ns_32ns_32_4_1
mmult_accel_gmem0_m_axi
mmult_accel_gmem1_m_axi
mmult_accel_gmem2_m_axi
mmult_accel_control_s_axi
mmult_accel
' expOnly='0'
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 269.586 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='mmult_accel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mmult_accel_mul_31ns_32ns_63_1_1
mmult_accel_mul_32ns_32ns_62_1_1
mmult_accel_mul_32ns_32ns_64_1_1
mmult_accel_mac_muladd_8ns_8ns_32ns_32_4_1
mmult_accel_gmem0_m_axi
mmult_accel_gmem1_m_axi
mmult_accel_gmem2_m_axi
mmult_accel_control_s_axi
mmult_accel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.compgen.dataonly.tcl 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.compgen.dataonly.tcl 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.compgen.dataonly.tcl 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.constraint.tcl 
Execute       sc_get_clocks mmult_accel 
Execute       source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST mmult_accel MODULE2INSTS {mmult_accel mmult_accel} INST2MODULE {mmult_accel mmult_accel} INSTDATA {mmult_accel {DEPTH 1 CHILDREN {}}} MODULEDATA {mmult_accel {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln22_fu_229_p2 SOURCE ../mm.cpp:22 VARIABLE icmp_ln22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_62_1_1_U2 SOURCE ../mm.cpp:22 VARIABLE mul_ln22 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_fu_275_p3 SOURCE ../mm.cpp:22 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U3 SOURCE ../mm.cpp:3 VARIABLE mul_ln3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln22_1_fu_300_p2 SOURCE ../mm.cpp:22 VARIABLE icmp_ln22_1 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_305_p2 SOURCE ../mm.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_317_p2 SOURCE ../mm.cpp:23 VARIABLE icmp_ln23 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_fu_322_p3 SOURCE ../mm.cpp:22 VARIABLE select_ln22 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_2_fu_330_p2 SOURCE ../mm.cpp:22 VARIABLE add_ln22_2 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_1_fu_336_p3 SOURCE ../mm.cpp:22 VARIABLE select_ln22_1 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_63_1_1_U1 SOURCE ../mm.cpp:22 VARIABLE mul_ln22_1 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_1_fu_353_p2 SOURCE ../mm.cpp:22 VARIABLE add_ln22_1 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_367_p2 SOURCE ../mm.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_372_p2 SOURCE ../mm.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_2_fu_378_p2 SOURCE ../mm.cpp:27 VARIABLE add_ln27_2 LOOP VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_32ns_32_4_1_U4 SOURCE ../mm.cpp:27 VARIABLE mul_ln27 LOOP VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_8ns_32ns_32_4_1_U4 SOURCE ../mm.cpp:27 VARIABLE zext_ln27_3 LOOP VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_32ns_32_4_1_U4 SOURCE ../mm.cpp:27 VARIABLE sum_1 LOOP VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_403_p2 SOURCE ../mm.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 13 BRAM 3 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.475 seconds; current allocated memory: 275.445 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult_accel.
Execute       syn_report -model mmult_accel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 3.991 sec.
Command   csynth_design done; 15.332 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls opened at Fri Jul 05 10:10:59 -0400 2024
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xcvu9p-flga2104-2-i 
Execute       create_platform xcvu9p-flga2104-2-i -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
Command       create_platform done; 2.012 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.154 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.173 sec.
Execute   apply_ini C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/kwokt/Desktop/project0303/mm.cpp' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/kwokt/Desktop/project0303/mm.cpp' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/kwokt/Desktop/project0303/mm.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/kwokt/Desktop/project0303/mm.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/kwokt/Desktop/project0303/mm.hpp' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/kwokt/Desktop/project0303/mm.hpp' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/kwokt/Desktop/project0303/mm.hpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/kwokt/Desktop/project0303/mm.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/kwokt/Desktop/project0303/mmtb.cpp' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/kwokt/Desktop/project0303/mmtb.cpp' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(10)
Execute     add_files -tb C:/Users/kwokt/Desktop/project0303/mmtb.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/kwokt/Desktop/project0303/mmtb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=mmult_accel' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=mmult_accel' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(7)
Execute     set_top mmult_accel 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcvu9p-flga2104-2-i' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcvu9p-flga2104-2-i' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(1)
Execute     set_part xcvu9p-flga2104-2-i 
Execute       create_platform xcvu9p-flga2104-2-i -board  
Command       create_platform done; 0.191 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.338 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.376 sec.
Execute   apply_ini C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/config.cmdline 
Execute   cosim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis_HLS/2024.1/include -I include C:/Users/kwokt/Desktop/project0303/mmtb.cpp -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/./sim/autowrap/testbench/mmtb.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmtb.cpp.clang.autosim-tb.out.log 2> C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmtb.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/kwokt/Desktop/project0303/mmtb.cpp C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/./sim/autowrap/testbench/mmtb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/./sim/autowrap/testbench/mmtb.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/./sim/autowrap/testbench/mmtb.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.373 sec.
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis_HLS/2024.1/include -I include C:/Users/kwokt/Desktop/project0303/mm.cpp -o C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/./sim/autowrap/testbench/mm.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.cpp.clang.autosim-tb.out.log 2> C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mm.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/kwokt/Desktop/project0303/mm.cpp C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/./sim/autowrap/testbench/mm.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/./sim/autowrap/testbench/mm.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/./sim/autowrap/testbench/mm.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.212 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.DependenceCheck.tcl 
Execute     source C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/.autopilot/db/mmult_accel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
