# Day 2: Half Adder & Full Adder

On Day 2 of my **Verilog 50-Day Challenge**, I implemented two fundamental arithmetic blocks using **dataflow modeling**.

## âœ… Modules
- `half_adder_df.v` â€“ Dataflow Half Adder  
- `full_adder_df.v` â€“ Dataflow Full Adder  

## âœ… Testbenches
- `half_adder_df_tb.v` â€“ Exercises all 4 input combos, dumps `half_adder.vcd`  
- `full_adder_df_tb.v` â€“ Loops through all 8 combos, dumps `full_adder.vcd`  


## ğŸ”§ Tools
- Verilog HDL  
- Xilinx Vivado (Simulator & RTL Schematic)  
- VS Code & GitHub

This challenge helps strengthen my foundation in digital logic design and prepares me for more advanced topics in RTL development. Next up is **Day 3: Half Subtractor and Full Subtractor using dataflow modeling**. Follow along for daily updates and practical Verilog projects!

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)