#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x136e10df0 .scope module, "register_file_tb" "register_file_tb" 2 1;
 .timescale -9 -12;
v0x136e24800_0 .var "A1", 4 0;
v0x136e248d0_0 .var "A2", 4 0;
v0x136e24960_0 .var "A3", 4 0;
v0x136e24a10_0 .var "CLK", 0 0;
v0x136e24ac0_0 .net "RD1", 31 0, L_0x136e24fe0;  1 drivers
v0x136e24b90_0 .net "RD2", 31 0, L_0x136e252d0;  1 drivers
v0x136e24c20_0 .var "WD3", 31 0;
v0x136e24cd0_0 .var "WE3", 0 0;
S_0x136e11a30 .scope module, "uut" "register_file" 2 11, 3 3 0, S_0x136e10df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "WE3";
    .port_info 2 /INPUT 5 "A1";
    .port_info 3 /INPUT 5 "A2";
    .port_info 4 /INPUT 5 "A3";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
L_0x136e24fe0 .functor BUFZ 32, L_0x136e24d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x136e252d0 .functor BUFZ 32, L_0x136e250d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x136e23cc0_0 .net "A1", 4 0, v0x136e24800_0;  1 drivers
v0x136e23d80_0 .net "A2", 4 0, v0x136e248d0_0;  1 drivers
v0x136e23e20_0 .net "A3", 4 0, v0x136e24960_0;  1 drivers
v0x136e23ed0_0 .net "CLK", 0 0, v0x136e24a10_0;  1 drivers
v0x136e23f70_0 .net "RD1", 31 0, L_0x136e24fe0;  alias, 1 drivers
v0x136e24060_0 .net "RD2", 31 0, L_0x136e252d0;  alias, 1 drivers
v0x136e24110_0 .net "WD3", 31 0, v0x136e24c20_0;  1 drivers
v0x136e241c0_0 .net "WE3", 0 0, v0x136e24cd0_0;  1 drivers
v0x136e24260_0 .net *"_ivl_0", 31 0, L_0x136e24d80;  1 drivers
v0x136e24370_0 .net *"_ivl_10", 6 0, L_0x136e25170;  1 drivers
L_0x128068058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x136e24420_0 .net *"_ivl_13", 1 0, L_0x128068058;  1 drivers
v0x136e244d0_0 .net *"_ivl_2", 6 0, L_0x136e24e60;  1 drivers
L_0x128068010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x136e24580_0 .net *"_ivl_5", 1 0, L_0x128068010;  1 drivers
v0x136e24630_0 .net *"_ivl_8", 31 0, L_0x136e250d0;  1 drivers
v0x136e246e0 .array "registers", 0 31, 31 0;
E_0x136e0aa20 .event posedge, v0x136e23ed0_0;
L_0x136e24d80 .array/port v0x136e246e0, L_0x136e24e60;
L_0x136e24e60 .concat [ 5 2 0 0], v0x136e24800_0, L_0x128068010;
L_0x136e250d0 .array/port v0x136e246e0, L_0x136e25170;
L_0x136e25170 .concat [ 5 2 0 0], v0x136e248d0_0, L_0x128068058;
S_0x136e0a470 .scope begin, "init_regs" "init_regs" 3 13, 3 13 0, S_0x136e11a30;
 .timescale -9 -12;
v0x136e0a5e0_0 .var/i "i", 31 0;
    .scope S_0x136e11a30;
T_0 ;
    %fork t_1, S_0x136e0a470;
    %jmp t_0;
    .scope S_0x136e0a470;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136e0a5e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x136e0a5e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x136e0a5e0_0;
    %store/vec4a v0x136e246e0, 4, 0;
    %load/vec4 v0x136e0a5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x136e0a5e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x136e11a30;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x136e11a30;
T_1 ;
    %wait E_0x136e0aa20;
    %load/vec4 v0x136e241c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.2, 4;
    %load/vec4 v0x136e23e20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x136e24110_0;
    %load/vec4 v0x136e23e20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e246e0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x136e10df0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x136e24a10_0;
    %inv;
    %store/vec4 v0x136e24a10_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x136e10df0;
T_3 ;
    %vpi_call 2 27 "$dumpfile", "register_file_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x136e10df0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136e24a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136e24cd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136e24c20_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x136e24800_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x136e248d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x136e24960_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 180150000, 0, 32;
    %store/vec4 v0x136e24c20_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136e24cd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x136e24960_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x136e24800_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x136e24c20_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x136e24960_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x136e248d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136e24cd0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "register_file.v";
