xrun(64): 21.09-s007: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	21.09-s007: Started on Aug 11, 2024 at 15:49:19 UTC
xrun
	./design/proj_pkg.sv
	./design/proj_hasher.sv
	./design/proj_fm.sv
	./design/proj_extender.sv
	./design/proj_counter.sv
	./design/proj_sorter.sv
	./design/proj_kmer_buffer.sv
	-sv
	./verification/proj_fm_tb.sv
	-access +rw-c
	-INPUT ./simulation.tcl
SOFTINCLUDE $XPEDION/aa/cds.lib
|
xrun: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,10): cds.lib Invalid environment variable ''.
SOFTINCLUDE $EMXHOME/emxinterface/cds.lib
|
xrun: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,12): cds.lib Invalid environment variable ''.
SOFTINCLUDE $XPEDION/aa/cds.lib
|
xrun: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,10): cds.lib Invalid environment variable ''.
SOFTINCLUDE $EMXHOME/emxinterface/cds.lib
|
xrun: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,12): cds.lib Invalid environment variable ''.
SOFTINCLUDE $XPEDION/aa/cds.lib
|
xrun: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,10): cds.lib Invalid environment variable ''.
SOFTINCLUDE $EMXHOME/emxinterface/cds.lib
|
xrun: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,12): cds.lib Invalid environment variable ''.
SOFTINCLUDE $XPEDION/aa/cds.lib
|
xrun: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,10): cds.lib Invalid environment variable ''.
SOFTINCLUDE $EMXHOME/emxinterface/cds.lib
|
xrun: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,12): cds.lib Invalid environment variable ''.
Recompiling... reason: file './design/proj_fm.sv' is newer than expected.
	expected: Sun Aug 11 14:15:38 2024
	actual:   Sun Aug 11 15:49:17 2024
SOFTINCLUDE $XPEDION/aa/cds.lib
|
xrun: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,10): cds.lib Invalid environment variable ''.
SOFTINCLUDE $EMXHOME/emxinterface/cds.lib
|
xrun: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,12): cds.lib Invalid environment variable ''.
SOFTINCLUDE $XPEDION/aa/cds.lib
|
xmvlog: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,10): cds.lib Invalid environment variable ''.
SOFTINCLUDE $EMXHOME/emxinterface/cds.lib
|
xmvlog: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,12): cds.lib Invalid environment variable ''.
file: ./design/proj_fm.sv
	module worklib.proj_fm:sv
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
SOFTINCLUDE $XPEDION/aa/cds.lib
|
xrun: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,10): cds.lib Invalid environment variable ''.
SOFTINCLUDE $EMXHOME/emxinterface/cds.lib
|
xrun: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,12): cds.lib Invalid environment variable ''.
SOFTINCLUDE $XPEDION/aa/cds.lib
|
xrun: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,10): cds.lib Invalid environment variable ''.
SOFTINCLUDE $EMXHOME/emxinterface/cds.lib
|
xrun: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,12): cds.lib Invalid environment variable ''.
SOFTINCLUDE $XPEDION/aa/cds.lib
|
xmelab: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,10): cds.lib Invalid environment variable ''.
SOFTINCLUDE $EMXHOME/emxinterface/cds.lib
|
xmelab: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,12): cds.lib Invalid environment variable ''.
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
    ) dut (
        |
xmelab: *W,CUVWSP (./verification/proj_fm_tb.sv,38|8): 1 output port was not connected:
xmelab: (./design/proj_fm.sv,21): out_wait

	Top level design units:
		proj_pkg
		$unit_0x081782d2
		proj_hasher
		proj_extender
		proj_counter
		proj_sorter
		proj_kmer_buffer
		proj_fm_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
SOFTINCLUDE $XPEDION/aa/cds.lib
|
xmvlog_cg: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,10): cds.lib Invalid environment variable ''.
SOFTINCLUDE $EMXHOME/emxinterface/cds.lib
|
xmvlog_cg: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,12): cds.lib Invalid environment variable ''.
		worklib.proj_fm:sv <0x33bd4a45>
			streams:  11, words:  6554
		worklib.proj_fm_tb:sv <0x25dabe7a>
			streams:   8, words: 21898
		worklib.proj_counter:sv <0x6ef4864b>
			streams:   8, words:  2656
		worklib.proj_hasher:sv <0x53e4737b>
			streams:   1, words:  1757
		worklib.proj_extender:sv <0x291a7d90>
			streams:  12, words:  4002
		worklib.proj_sorter:sv <0x77784daf>
			streams:   8, words: 15226
		worklib.proj_kmer_buffer:sv <0x1b588ad1>
			streams:  11, words:  3227
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 7       7
		Verilog packages:        1       1
		Registers:              61      61
		Scalar wires:           31       -
		Vectored wires:         33       -
		Always blocks:          14      13
		Initial blocks:          1       1
		Cont. assignments:      30      30
		Pseudo assignments:      6       6
		Compilation units:       1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.proj_hasher:sv
SOFTINCLUDE $XPEDION/aa/cds.lib
|
xmsim: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,10): cds.lib Invalid environment variable ''.
SOFTINCLUDE $EMXHOME/emxinterface/cds.lib
|
xmsim: *W,DLCVAR (/apps/cadence/IC/6.18.350/tools/dfII/local/cds.lib,12): cds.lib Invalid environment variable ''.
Loading snapshot worklib.proj_hasher:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /apps/cadence/XCELIUM/21.09.007/tools/xcelium/files/xmsimrc
xcelium> # create database for post simulation waveform
xcelium> database -open -shm dump -compress -incsize 100M -into dump -default
Created default SHM database dump
xcelium> probe -database dump -create [scop -tops] -functions -tasks -emptyok -depth all -memories -all
xmsim: *W,PRFRTNEV: (-FUNCTION) Database must be opened in -EVENT mode to capture calling scope data.
Created probe 1
xcelium> 
xcelium> #run until $finish signal and exit
xcelium> run 10000
Starting test 0
Test 0, Buffer 0, frag_idx = 0, out_rdata = 1001010111010100
Test 0, Buffer 0, frag_idx = 16, out_rdata = 1010111011011001
Test 0, Buffer 0, frag_idx = -2, out_rdata = 0101110101000000
Test 0, Buffer 1, frag_idx = 0, out_rdata = 1001010111010100
Test 0, Buffer 1, frag_idx = 16, out_rdata = 1010111011011001
Test 0, Buffer 1, frag_idx = -2, out_rdata = 0101110101000000
Test 0, Buffer 0, frag_idx = 0, out_rdata = 0010101010101010
Test 0, Buffer 0, frag_idx = 16, out_rdata = 1010111101101001
Test 0, Buffer 0, frag_idx = -2, out_rdata = 1010101010100000
Test 0, Buffer 1, frag_idx = 0, out_rdata = 0010101010101010
Test 0, Buffer 1, frag_idx = 16, out_rdata = 1010111101101001
Test 0, Buffer 1, frag_idx = -2, out_rdata = 1010101010100000
Finished test 0
Starting test 1
Test 1, Buffer 0, frag_idx = 0, out_rdata = 0101010101010101
Test 1, Buffer 0, frag_idx = 16, out_rdata = 1100111100111100
Test 1, Buffer 0, frag_idx = -2, out_rdata = 0101010101010000
Test 1, Buffer 1, frag_idx = 0, out_rdata = 0101010101010101
Test 1, Buffer 1, frag_idx = 16, out_rdata = 1100111100111100
Test 1, Buffer 1, frag_idx = -2, out_rdata = 0101010101010000
Test 1, Buffer 0, frag_idx = 0, out_rdata = 1101010101010101
Test 1, Buffer 0, frag_idx = 16, out_rdata = 1111111010001010
Test 1, Buffer 0, frag_idx = -2, out_rdata = 0101010101010000
Test 1, Buffer 1, frag_idx = 0, out_rdata = 1101010101010101
Test 1, Buffer 1, frag_idx = 16, out_rdata = 1111111010001010
Test 1, Buffer 1, frag_idx = -2, out_rdata = 0101010101010000
Finished test 1
Starting test 2
Test 2, Buffer 0, frag_idx = 0, out_rdata = 0000000000000000
Test 2, Buffer 0, frag_idx = 16, out_rdata = 0000010010101110
Test 2, Buffer 0, frag_idx = -2, out_rdata = 0000000000000000
Test 2, Buffer 1, frag_idx = 0, out_rdata = 0000000000000000
Test 2, Buffer 1, frag_idx = 16, out_rdata = 0000010010101110
Test 2, Buffer 1, frag_idx = -2, out_rdata = 0000000000000000
Test 2, Buffer 0, frag_idx = 0, out_rdata = 0001010101010101
Test 2, Buffer 0, frag_idx = 16, out_rdata = 1100100110100001
Test 2, Buffer 0, frag_idx = -2, out_rdata = 0101010101010000
Test 2, Buffer 1, frag_idx = 0, out_rdata = 0001010101010101
Test 2, Buffer 1, frag_idx = 16, out_rdata = 1100100110100001
Test 2, Buffer 1, frag_idx = -2, out_rdata = 0101010101010000
Finished test 2
Starting test 3
Test 3, Buffer 0, frag_idx = 0, out_rdata = 1000000000000000
Test 3, Buffer 0, frag_idx = 16, out_rdata = 1100010101010100
Test 3, Buffer 0, frag_idx = -2, out_rdata = 0000000000000000
Test 3, Buffer 1, frag_idx = 0, out_rdata = 1000000000000000
Test 3, Buffer 1, frag_idx = 16, out_rdata = 1100010101010100
Test 3, Buffer 1, frag_idx = -2, out_rdata = 0000000000000000
Test 3, Buffer 0, frag_idx = 0, out_rdata = 0100000000000000
Test 3, Buffer 0, frag_idx = 16, out_rdata = 1010101011001001
Test 3, Buffer 0, frag_idx = -2, out_rdata = 0000000000000000
Test 3, Buffer 1, frag_idx = 0, out_rdata = 0100000000000000
Test 3, Buffer 1, frag_idx = 16, out_rdata = 1010101011001001
Test 3, Buffer 1, frag_idx = -2, out_rdata = 0000000000000000
Finished test 3
Starting test 4
Test 4, Buffer 0, frag_idx = 0, out_rdata = 0011111111111111
Test 4, Buffer 0, frag_idx = 16, out_rdata = 0011011001000001
Test 4, Buffer 0, frag_idx = -2, out_rdata = 1111111111110000
Test 4, Buffer 1, frag_idx = 0, out_rdata = 0011111111111111
Test 4, Buffer 1, frag_idx = 16, out_rdata = 0011011001000001
Test 4, Buffer 1, frag_idx = -2, out_rdata = 1111111111110000
Test 4, Buffer 0, frag_idx = 0, out_rdata = 1100000000000000
Test 4, Buffer 0, frag_idx = 16, out_rdata = 0011010111010101
Test 4, Buffer 0, frag_idx = -2, out_rdata = 0000000000000000
Test 4, Buffer 1, frag_idx = 0, out_rdata = 1100000000000000
Test 4, Buffer 1, frag_idx = 16, out_rdata = 0011010111010101
Test 4, Buffer 1, frag_idx = -2, out_rdata = 0000000000000000
Finished test 4
Starting test 5
Test 5, Buffer 0, frag_idx = 0, out_rdata = 0010101010101010
Test 5, Buffer 0, frag_idx = 16, out_rdata = 0110100000010000
Test 5, Buffer 0, frag_idx = -2, out_rdata = 1010101010100000
Test 5, Buffer 1, frag_idx = 0, out_rdata = 0010101010101010
Test 5, Buffer 1, frag_idx = 16, out_rdata = 0110100000010000
Test 5, Buffer 1, frag_idx = -2, out_rdata = 1010101010100000
Test 5, Buffer 0, frag_idx = 0, out_rdata = 1110101010101010
Test 5, Buffer 0, frag_idx = 16, out_rdata = 1111110110011101
Test 5, Buffer 0, frag_idx = -2, out_rdata = 1010101010100000
Test 5, Buffer 1, frag_idx = 0, out_rdata = 1110101010101010
Test 5, Buffer 1, frag_idx = 16, out_rdata = 1111110110011101
Test 5, Buffer 1, frag_idx = -2, out_rdata = 1010101010100000
Finished test 5
Starting test 6
Test 6, Buffer 0, frag_idx = 0, out_rdata = 1100000000000000
Test 6, Buffer 0, frag_idx = 16, out_rdata = 0011010001101001
Test 6, Buffer 0, frag_idx = -2, out_rdata = 0000000000000000
Test 6, Buffer 1, frag_idx = 0, out_rdata = 1100000000000000
Test 6, Buffer 1, frag_idx = 16, out_rdata = 0011010001101001
Test 6, Buffer 1, frag_idx = -2, out_rdata = 0000000000000000
Test 6, Buffer 0, frag_idx = 0, out_rdata = 0011111111111111
Test 6, Buffer 0, frag_idx = 16, out_rdata = 0010111100000101
Test 6, Buffer 0, frag_idx = -2, out_rdata = 1111111111110000
Test 6, Buffer 1, frag_idx = 0, out_rdata = 0011111111111111
Test 6, Buffer 1, frag_idx = 16, out_rdata = 0010111100000101
Test 6, Buffer 1, frag_idx = -2, out_rdata = 1111111111110000
Finished test 6
Starting test 7
Test 7, Buffer 0, frag_idx = 0, out_rdata = 1100000000000000
Test 7, Buffer 0, frag_idx = 16, out_rdata = 1011000011001011
Test 7, Buffer 0, frag_idx = -2, out_rdata = 0000000000000000
Test 7, Buffer 1, frag_idx = 0, out_rdata = 1100000000000000
Test 7, Buffer 1, frag_idx = 16, out_rdata = 1011000011001011
Test 7, Buffer 1, frag_idx = -2, out_rdata = 0000000000000000
Test 7, Buffer 0, frag_idx = 0, out_rdata = 1011111111111111
Test 7, Buffer 0, frag_idx = 16, out_rdata = 1011010100000100
Test 7, Buffer 0, frag_idx = -2, out_rdata = 1111111111110000
Test 7, Buffer 1, frag_idx = 0, out_rdata = 1011111111111111
Test 7, Buffer 1, frag_idx = 16, out_rdata = 1011010100000100
Test 7, Buffer 1, frag_idx = -2, out_rdata = 1111111111110000
Finished test 7
Starting test 8
Test 8, Buffer 0, frag_idx = 0, out_rdata = 1011111111111111
Test 8, Buffer 0, frag_idx = 16, out_rdata = 0101010110001001
Test 8, Buffer 0, frag_idx = -2, out_rdata = 1111111111110000
Test 8, Buffer 1, frag_idx = 0, out_rdata = 1011111111111111
Test 8, Buffer 1, frag_idx = 16, out_rdata = 0101010110001001
Test 8, Buffer 1, frag_idx = -2, out_rdata = 1111111111110000
Test 8, Buffer 0, frag_idx = 0, out_rdata = 1000000000000000
Test 8, Buffer 0, frag_idx = 16, out_rdata = 0001001101010010
Test 8, Buffer 0, frag_idx = -2, out_rdata = 0000000000000000
Test 8, Buffer 1, frag_idx = 0, out_rdata = 1000000000000000
Test 8, Buffer 1, frag_idx = 16, out_rdata = 0001001101010010
Test 8, Buffer 1, frag_idx = -2, out_rdata = 0000000000000000
Finished test 8
Starting test 9
Test 9, Buffer 0, frag_idx = 0, out_rdata = 0011111111111111
Test 9, Buffer 0, frag_idx = 16, out_rdata = 1000010101010100
Test 9, Buffer 0, frag_idx = -2, out_rdata = 1111111111110000
Test 9, Buffer 1, frag_idx = 0, out_rdata = 0011111111111111
Test 9, Buffer 1, frag_idx = 16, out_rdata = 1000010101010100
Test 9, Buffer 1, frag_idx = -2, out_rdata = 1111111111110000
Test 9, Buffer 0, frag_idx = 0, out_rdata = 0010101010101010
Test 9, Buffer 0, frag_idx = 16, out_rdata = 1001010000001101
Test 9, Buffer 0, frag_idx = -2, out_rdata = 1010101010100000
Test 9, Buffer 1, frag_idx = 0, out_rdata = 0010101010101010
Test 9, Buffer 1, frag_idx = 16, out_rdata = 1001010000001101
Test 9, Buffer 1, frag_idx = -2, out_rdata = 1010101010100000
Finished test 9
Simulation complete via $finish(1) at time 8620 NS + 0
./verification/proj_fm_tb.sv:126     #20 $finish;
xcelium> exit
TOOL:	xrun(64)	21.09-s007: Exiting on Aug 11, 2024 at 15:49:21 UTC  (total: 00:00:02)
