<profile>

<section name = "Vivado HLS Report for 'traceback'" level="0">
<item name = "Date">Wed Mar 11 10:47:30 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">sw_prj</item>
<item name = "Solution">naive_solution</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-fsgd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.941 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1103, 1105, 11.030 us, 11.050 us, 1103, 1105, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Traceback_Loop">800, 801, 4, -, -, 200, no</column>
<column name="- Loop 2">150, 150, 3, -, -, 50, no</column>
<column name="- Loop 3">150, 150, 3, -, -, 50, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 602, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 276, -</column>
<column name="Register">-, -, 661, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="SmithWaterman_mulbkb_U6">SmithWaterman_mulbkb, i0 * i1</column>
<column name="SmithWaterman_mulbkb_U7">SmithWaterman_mulbkb, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln130_fu_375_p2">+, 0, 0, 15, 15, 15</column>
<column name="add_ln133_2_fu_424_p2">+, 0, 0, 15, 15, 15</column>
<column name="add_ln140_fu_405_p2">+, 0, 0, 15, 15, 15</column>
<column name="add_ln141_fu_434_p2">+, 0, 0, 15, 15, 15</column>
<column name="add_ln146_fu_361_p2">+, 0, 0, 32, 32, 1</column>
<column name="diag_score_1_fu_466_p2">+, 0, 0, 32, 32, 32</column>
<column name="i_1_fu_554_p2">+, 0, 0, 32, 32, 1</column>
<column name="i_2_fu_582_p2">+, 0, 0, 32, 32, 1</column>
<column name="i_fu_410_p2">+, 0, 0, 32, 2, 32</column>
<column name="j_1_fu_391_p2">+, 0, 0, 32, 2, 32</column>
<column name="j_2_fu_570_p2">+, 0, 0, 32, 32, 2</column>
<column name="j_fu_542_p2">+, 0, 0, 32, 32, 2</column>
<column name="left_score_fu_483_p2">+, 0, 0, 32, 3, 32</column>
<column name="up_score_fu_489_p2">+, 0, 0, 32, 3, 32</column>
<column name="and_ln127_fu_355_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln142_fu_477_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln148_fu_506_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln153_fu_517_p2">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_313_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln127_1_fu_349_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln127_fu_343_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln130_fu_385_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln134_fu_452_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln142_1_fu_472_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln148_1_fu_501_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln148_fu_495_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln153_1_fu_512_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln66_1_fu_576_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln66_fu_548_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="select_ln134_fu_458_p3">select, 0, 0, 3, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="H_address0">21, 4, 14, 56</column>
<column name="aligned_seq1_address0">41, 8, 7, 56</column>
<column name="aligned_seq1_d0">27, 5, 8, 40</column>
<column name="aligned_seq2_address0">44, 9, 7, 63</column>
<column name="aligned_seq2_d0">27, 5, 8, 40</column>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="i_0_fu_58">9, 2, 32, 64</column>
<column name="i_0_i2_reg_292">9, 2, 32, 64</column>
<column name="i_0_i_reg_271">9, 2, 32, 64</column>
<column name="j_0_fu_54">9, 2, 32, 64</column>
<column name="j_0_in_i3_reg_303">9, 2, 32, 64</column>
<column name="j_0_in_i_reg_282">9, 2, 32, 64</column>
<column name="len_assign_reg_259">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="H_load_reg_661">32, 0, 32, 0</column>
<column name="add_ln140_reg_676">15, 0, 15, 0</column>
<column name="add_ln141_reg_691">15, 0, 15, 0</column>
<column name="add_ln146_reg_641">32, 0, 32, 0</column>
<column name="aligned_seq1_addr_4_reg_749">7, 0, 7, 0</column>
<column name="aligned_seq1_addr_5_reg_754">7, 0, 7, 0</column>
<column name="aligned_seq2_addr_5_reg_772">7, 0, 7, 0</column>
<column name="aligned_seq2_addr_6_reg_777">7, 0, 7, 0</column>
<column name="and_ln127_reg_637">1, 0, 1, 0</column>
<column name="and_ln142_reg_726">1, 0, 1, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="i_0_fu_58">32, 0, 32, 0</column>
<column name="i_0_i2_reg_292">32, 0, 32, 0</column>
<column name="i_0_i_reg_271">32, 0, 32, 0</column>
<column name="i_0_load_reg_632">32, 0, 32, 0</column>
<column name="i_1_reg_744">32, 0, 32, 0</column>
<column name="i_2_reg_767">32, 0, 32, 0</column>
<column name="i_reg_681">32, 0, 32, 0</column>
<column name="j_0_fu_54">32, 0, 32, 0</column>
<column name="j_0_in_i3_reg_303">32, 0, 32, 0</column>
<column name="j_0_in_i_reg_282">32, 0, 32, 0</column>
<column name="j_0_load_reg_627">32, 0, 32, 0</column>
<column name="j_1_reg_671">32, 0, 32, 0</column>
<column name="j_2_reg_759">32, 0, 32, 0</column>
<column name="j_reg_736">32, 0, 32, 0</column>
<column name="len_assign_reg_259">32, 0, 32, 0</column>
<column name="mul_ln130_reg_651">15, 0, 15, 0</column>
<column name="seq1_load_reg_716">8, 0, 8, 0</column>
<column name="seq2_load_reg_721">8, 0, 8, 0</column>
<column name="trunc_ln130_reg_646">15, 0, 15, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, traceback, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, traceback, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, traceback, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, traceback, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, traceback, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, traceback, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, traceback, return value</column>
<column name="seq1_address0">out, 7, ap_memory, seq1, array</column>
<column name="seq1_ce0">out, 1, ap_memory, seq1, array</column>
<column name="seq1_q0">in, 8, ap_memory, seq1, array</column>
<column name="seq2_address0">out, 7, ap_memory, seq2, array</column>
<column name="seq2_ce0">out, 1, ap_memory, seq2, array</column>
<column name="seq2_q0">in, 8, ap_memory, seq2, array</column>
<column name="H_address0">out, 14, ap_memory, H, array</column>
<column name="H_ce0">out, 1, ap_memory, H, array</column>
<column name="H_q0">in, 32, ap_memory, H, array</column>
<column name="H_address1">out, 14, ap_memory, H, array</column>
<column name="H_ce1">out, 1, ap_memory, H, array</column>
<column name="H_q1">in, 32, ap_memory, H, array</column>
<column name="pos_0_read">in, 32, ap_none, pos_0_read, scalar</column>
<column name="pos_1_read">in, 32, ap_none, pos_1_read, scalar</column>
<column name="aligned_seq1_address0">out, 7, ap_memory, aligned_seq1, array</column>
<column name="aligned_seq1_ce0">out, 1, ap_memory, aligned_seq1, array</column>
<column name="aligned_seq1_we0">out, 1, ap_memory, aligned_seq1, array</column>
<column name="aligned_seq1_d0">out, 8, ap_memory, aligned_seq1, array</column>
<column name="aligned_seq1_q0">in, 8, ap_memory, aligned_seq1, array</column>
<column name="aligned_seq2_address0">out, 7, ap_memory, aligned_seq2, array</column>
<column name="aligned_seq2_ce0">out, 1, ap_memory, aligned_seq2, array</column>
<column name="aligned_seq2_we0">out, 1, ap_memory, aligned_seq2, array</column>
<column name="aligned_seq2_d0">out, 8, ap_memory, aligned_seq2, array</column>
<column name="aligned_seq2_q0">in, 8, ap_memory, aligned_seq2, array</column>
</table>
</item>
</section>
</profile>
