<profile>

<section name = "Vivado HLS Report for 'conv_line_buffer_shi'" level="0">
<item name = "Date">Sun Dec  6 12:05:02 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">lab2_fpga_lql</item>
<item name = "Solution">solution2_pipeline</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a12ti-csg325-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 2.152, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">14, 14, 15, 15, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 389, -</column>
<column name="Register">-, -, 623, -, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 3, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="cal_conv_address0">44, 9, 4, 36</column>
<column name="cal_conv_address1">41, 8, 4, 32</column>
<column name="cal_conv_d0">27, 5, 32, 160</column>
<column name="cal_conv_d1">21, 4, 32, 128</column>
<column name="conv_line_buffer_address0">53, 12, 4, 48</column>
<column name="conv_line_buffer_address1">50, 11, 4, 44</column>
<column name="conv_line_buffer_d0">44, 9, 32, 288</column>
<column name="conv_line_buffer_d1">44, 9, 32, 288</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="ap_port_reg_data">32, 0, 32, 0</column>
<column name="cal_conv_load_11_reg_163">32, 0, 32, 0</column>
<column name="cal_conv_load_12_reg_168">32, 0, 32, 0</column>
<column name="cal_conv_load_1_reg_146">32, 0, 32, 0</column>
<column name="cal_conv_load_reg_141">32, 0, 32, 0</column>
<column name="conv_line_buffer_loa_10_reg_203">32, 0, 32, 0</column>
<column name="conv_line_buffer_loa_11_reg_208">32, 0, 32, 0</column>
<column name="conv_line_buffer_loa_1_reg_157">32, 0, 32, 0</column>
<column name="conv_line_buffer_loa_4_reg_173">32, 0, 32, 0</column>
<column name="conv_line_buffer_loa_5_reg_178">32, 0, 32, 0</column>
<column name="conv_line_buffer_loa_6_reg_183">32, 0, 32, 0</column>
<column name="conv_line_buffer_loa_7_reg_188">32, 0, 32, 0</column>
<column name="conv_line_buffer_loa_8_reg_193">32, 0, 32, 0</column>
<column name="conv_line_buffer_loa_9_reg_198">32, 0, 32, 0</column>
<column name="conv_line_buffer_loa_reg_151">32, 0, 32, 0</column>
<column name="reg_119">32, 0, 32, 0</column>
<column name="reg_124">32, 0, 32, 0</column>
<column name="reg_129">32, 0, 32, 0</column>
<column name="reg_135">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_line_buffer_shi, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_line_buffer_shi, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_line_buffer_shi, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_line_buffer_shi, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_line_buffer_shi, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_line_buffer_shi, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, conv_line_buffer_shi, return value</column>
<column name="data">in, 32, ap_none, data, scalar</column>
<column name="cal_conv_address0">out, 4, ap_memory, cal_conv, array</column>
<column name="cal_conv_ce0">out, 1, ap_memory, cal_conv, array</column>
<column name="cal_conv_we0">out, 1, ap_memory, cal_conv, array</column>
<column name="cal_conv_d0">out, 32, ap_memory, cal_conv, array</column>
<column name="cal_conv_q0">in, 32, ap_memory, cal_conv, array</column>
<column name="cal_conv_address1">out, 4, ap_memory, cal_conv, array</column>
<column name="cal_conv_ce1">out, 1, ap_memory, cal_conv, array</column>
<column name="cal_conv_we1">out, 1, ap_memory, cal_conv, array</column>
<column name="cal_conv_d1">out, 32, ap_memory, cal_conv, array</column>
<column name="cal_conv_q1">in, 32, ap_memory, cal_conv, array</column>
<column name="conv_line_buffer_address0">out, 4, ap_memory, conv_line_buffer, array</column>
<column name="conv_line_buffer_ce0">out, 1, ap_memory, conv_line_buffer, array</column>
<column name="conv_line_buffer_we0">out, 1, ap_memory, conv_line_buffer, array</column>
<column name="conv_line_buffer_d0">out, 32, ap_memory, conv_line_buffer, array</column>
<column name="conv_line_buffer_q0">in, 32, ap_memory, conv_line_buffer, array</column>
<column name="conv_line_buffer_address1">out, 4, ap_memory, conv_line_buffer, array</column>
<column name="conv_line_buffer_ce1">out, 1, ap_memory, conv_line_buffer, array</column>
<column name="conv_line_buffer_we1">out, 1, ap_memory, conv_line_buffer, array</column>
<column name="conv_line_buffer_d1">out, 32, ap_memory, conv_line_buffer, array</column>
<column name="conv_line_buffer_q1">in, 32, ap_memory, conv_line_buffer, array</column>
</table>
</item>
</section>
</profile>
