{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 12:43:29 2011 " "Info: Processing started: Fri Oct 07 12:43:29 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fast_adder -c fast_adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fast_adder -c fast_adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R6\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R8\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R6\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R8\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R6\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R6\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R8\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R6\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R8\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R6\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R8\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R6\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R8\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R6\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R8\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R6\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R8\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R6\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R8\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R8\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R8\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R6\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R8\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R6\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R6\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R6\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R6\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R3\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R3\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R7\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R7\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R1\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R1\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R5\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R5\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R2\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R2\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R4\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R4\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R7\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R7\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R3\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R3\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R1\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R1\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R5\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R5\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R2\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R2\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R4\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R4\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R7\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R7\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R3\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R3\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R5\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R5\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R2\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R2\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R4\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R4\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R7\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R7\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R3\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R3\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R5\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R5\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R1\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R1\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R2\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R2\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R4\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R4\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R7\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R7\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R3\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R3\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R5\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R5\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R1\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R1\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R2\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R2\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R4\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R4\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R7\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R7\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R3\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R3\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R1\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R1\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R5\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R5\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R2\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R2\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R4\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R4\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R3\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R3\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R7\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R7\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R1\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R1\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R5\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R5\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R2\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R2\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R4\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R4\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R3\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R3\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R3\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R7\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R7\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R7\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R5\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R5\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R5\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"reg:R2\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R2\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"reg:R2\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"reg:R4\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:R4\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"reg:R4\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "w_addr\[2\] " "Info: Assuming node \"w_addr\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 21 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "w_addr\[1\] " "Info: Assuming node \"w_addr\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 21 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "clock4 " "Info: Assuming node \"clock4\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "w_addr\[0\] " "Info: Assuming node \"w_addr\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 21 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "and_gate:AND8\|o " "Info: Detected gated clock \"and_gate:AND8\|o\" as buffer" {  } { { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "and_gate:AND8\|o" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "and_gate:AND6\|o~37 " "Info: Detected gated clock \"and_gate:AND6\|o~37\" as buffer" {  } { { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "and_gate:AND6\|o~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "w_addr\[2\] register register reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 450.05 MHz Internal " "Info: Clock \"w_addr\[2\]\" Internal fmax is restricted to 450.05 MHz between source register \"reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\" and destination register \"reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.415 ns + Longest register register " "Info: + Longest register to register delay is 0.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 1 REG LCCOMB_X33_Y34_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y34_N28; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 0.415 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 2 REG LCCOMB_X33_Y34_N0 1 " "Info: 2: + IC(0.265 ns) + CELL(0.150 ns) = 0.415 ns; Loc. = LCCOMB_X33_Y34_N0; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.14 % ) " "Info: Total cell delay = 0.150 ns ( 36.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.265 ns ( 63.86 % ) " "Info: Total interconnect delay = 0.265 ns ( 63.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.265ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.248 ns - Smallest " "Info: - Smallest clock skew is 0.248 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w_addr\[2\] destination 4.604 ns + Shortest register " "Info: + Shortest clock path from clock \"w_addr\[2\]\" to destination register is 4.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns w_addr\[2\] 1 CLK PIN_F14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F14; Fanout = 6; CLK Node = 'w_addr\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { w_addr[2] } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.150 ns) 1.957 ns and_gate:AND8\|o 2 COMB LCCOMB_X34_Y35_N22 1 " "Info: 2: + IC(0.977 ns) + CELL(0.150 ns) = 1.957 ns; Loc. = LCCOMB_X34_Y35_N22; Fanout = 1; COMB Node = 'and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { w_addr[2] and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 2.873 ns and_gate:AND8\|o~clkctrl 3 COMB CLKCTRL_G11 16 " "Info: 3: + IC(0.916 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'and_gate:AND8\|o~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { and_gate:AND8|o and_gate:AND8|o~clkctrl } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.393 ns) 4.604 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 4 REG LCCOMB_X33_Y34_N0 1 " "Info: 4: + IC(1.338 ns) + CELL(0.393 ns) = 4.604 ns; Loc. = LCCOMB_X33_Y34_N0; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 29.82 % ) " "Info: Total cell delay = 1.373 ns ( 29.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.231 ns ( 70.18 % ) " "Info: Total interconnect delay = 3.231 ns ( 70.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.604 ns" { w_addr[2] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.604 ns" { w_addr[2] {} w_addr[2]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 0.977ns 0.916ns 1.338ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w_addr\[2\] source 4.356 ns - Longest register " "Info: - Longest clock path from clock \"w_addr\[2\]\" to source register is 4.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns w_addr\[2\] 1 CLK PIN_F14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F14; Fanout = 6; CLK Node = 'w_addr\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { w_addr[2] } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.150 ns) 1.957 ns and_gate:AND8\|o 2 COMB LCCOMB_X34_Y35_N22 1 " "Info: 2: + IC(0.977 ns) + CELL(0.150 ns) = 1.957 ns; Loc. = LCCOMB_X34_Y35_N22; Fanout = 1; COMB Node = 'and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { w_addr[2] and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 2.873 ns and_gate:AND8\|o~clkctrl 3 COMB CLKCTRL_G11 16 " "Info: 3: + IC(0.916 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'and_gate:AND8\|o~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { and_gate:AND8|o and_gate:AND8|o~clkctrl } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.150 ns) 4.356 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 4 REG LCCOMB_X33_Y34_N28 1 " "Info: 4: + IC(1.333 ns) + CELL(0.150 ns) = 4.356 ns; Loc. = LCCOMB_X33_Y34_N28; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.130 ns ( 25.94 % ) " "Info: Total cell delay = 1.130 ns ( 25.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.226 ns ( 74.06 % ) " "Info: Total interconnect delay = 3.226 ns ( 74.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.356 ns" { w_addr[2] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.356 ns" { w_addr[2] {} w_addr[2]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 0.977ns 0.916ns 1.333ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.604 ns" { w_addr[2] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.604 ns" { w_addr[2] {} w_addr[2]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 0.977ns 0.916ns 1.338ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.393ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.356 ns" { w_addr[2] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.356 ns" { w_addr[2] {} w_addr[2]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 0.977ns 0.916ns 1.333ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.534 ns + " "Info: + Micro setup delay of destination is 1.534 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.265ns } { 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.604 ns" { w_addr[2] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.604 ns" { w_addr[2] {} w_addr[2]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 0.977ns 0.916ns 1.338ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.393ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.356 ns" { w_addr[2] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.356 ns" { w_addr[2] {} w_addr[2]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 0.977ns 0.916ns 1.333ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } {  } {  } "" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "w_addr\[1\] register register reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 450.05 MHz Internal " "Info: Clock \"w_addr\[1\]\" Internal fmax is restricted to 450.05 MHz between source register \"reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\" and destination register \"reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.415 ns + Longest register register " "Info: + Longest register to register delay is 0.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 1 REG LCCOMB_X33_Y34_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y34_N28; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 0.415 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 2 REG LCCOMB_X33_Y34_N0 1 " "Info: 2: + IC(0.265 ns) + CELL(0.150 ns) = 0.415 ns; Loc. = LCCOMB_X33_Y34_N0; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.14 % ) " "Info: Total cell delay = 0.150 ns ( 36.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.265 ns ( 63.86 % ) " "Info: Total interconnect delay = 0.265 ns ( 63.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.265ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.248 ns - Smallest " "Info: - Smallest clock skew is 0.248 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w_addr\[1\] destination 4.788 ns + Shortest register " "Info: + Shortest clock path from clock \"w_addr\[1\]\" to destination register is 4.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns w_addr\[1\] 1 CLK PIN_G14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G14; Fanout = 6; CLK Node = 'w_addr\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { w_addr[1] } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.275 ns) 2.141 ns and_gate:AND8\|o 2 COMB LCCOMB_X34_Y35_N22 1 " "Info: 2: + IC(1.036 ns) + CELL(0.275 ns) = 2.141 ns; Loc. = LCCOMB_X34_Y35_N22; Fanout = 1; COMB Node = 'and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { w_addr[1] and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 3.057 ns and_gate:AND8\|o~clkctrl 3 COMB CLKCTRL_G11 16 " "Info: 3: + IC(0.916 ns) + CELL(0.000 ns) = 3.057 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'and_gate:AND8\|o~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { and_gate:AND8|o and_gate:AND8|o~clkctrl } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.393 ns) 4.788 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 4 REG LCCOMB_X33_Y34_N0 1 " "Info: 4: + IC(1.338 ns) + CELL(0.393 ns) = 4.788 ns; Loc. = LCCOMB_X33_Y34_N0; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.498 ns ( 31.29 % ) " "Info: Total cell delay = 1.498 ns ( 31.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.290 ns ( 68.71 % ) " "Info: Total interconnect delay = 3.290 ns ( 68.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.788 ns" { w_addr[1] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.788 ns" { w_addr[1] {} w_addr[1]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.036ns 0.916ns 1.338ns } { 0.000ns 0.830ns 0.275ns 0.000ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w_addr\[1\] source 4.540 ns - Longest register " "Info: - Longest clock path from clock \"w_addr\[1\]\" to source register is 4.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns w_addr\[1\] 1 CLK PIN_G14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G14; Fanout = 6; CLK Node = 'w_addr\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { w_addr[1] } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.275 ns) 2.141 ns and_gate:AND8\|o 2 COMB LCCOMB_X34_Y35_N22 1 " "Info: 2: + IC(1.036 ns) + CELL(0.275 ns) = 2.141 ns; Loc. = LCCOMB_X34_Y35_N22; Fanout = 1; COMB Node = 'and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { w_addr[1] and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 3.057 ns and_gate:AND8\|o~clkctrl 3 COMB CLKCTRL_G11 16 " "Info: 3: + IC(0.916 ns) + CELL(0.000 ns) = 3.057 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'and_gate:AND8\|o~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { and_gate:AND8|o and_gate:AND8|o~clkctrl } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.150 ns) 4.540 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 4 REG LCCOMB_X33_Y34_N28 1 " "Info: 4: + IC(1.333 ns) + CELL(0.150 ns) = 4.540 ns; Loc. = LCCOMB_X33_Y34_N28; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.255 ns ( 27.64 % ) " "Info: Total cell delay = 1.255 ns ( 27.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.285 ns ( 72.36 % ) " "Info: Total interconnect delay = 3.285 ns ( 72.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.540 ns" { w_addr[1] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.540 ns" { w_addr[1] {} w_addr[1]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.036ns 0.916ns 1.333ns } { 0.000ns 0.830ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.788 ns" { w_addr[1] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.788 ns" { w_addr[1] {} w_addr[1]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.036ns 0.916ns 1.338ns } { 0.000ns 0.830ns 0.275ns 0.000ns 0.393ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.540 ns" { w_addr[1] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.540 ns" { w_addr[1] {} w_addr[1]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.036ns 0.916ns 1.333ns } { 0.000ns 0.830ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.534 ns + " "Info: + Micro setup delay of destination is 1.534 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.265ns } { 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.788 ns" { w_addr[1] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.788 ns" { w_addr[1] {} w_addr[1]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.036ns 0.916ns 1.338ns } { 0.000ns 0.830ns 0.275ns 0.000ns 0.393ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.540 ns" { w_addr[1] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.540 ns" { w_addr[1] {} w_addr[1]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.036ns 0.916ns 1.333ns } { 0.000ns 0.830ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } {  } {  } "" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock4 register register reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 450.05 MHz Internal " "Info: Clock \"clock4\" Internal fmax is restricted to 450.05 MHz between source register \"reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\" and destination register \"reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.415 ns + Longest register register " "Info: + Longest register to register delay is 0.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 1 REG LCCOMB_X33_Y34_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y34_N28; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 0.415 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 2 REG LCCOMB_X33_Y34_N0 1 " "Info: 2: + IC(0.265 ns) + CELL(0.150 ns) = 0.415 ns; Loc. = LCCOMB_X33_Y34_N0; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.14 % ) " "Info: Total cell delay = 0.150 ns ( 36.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.265 ns ( 63.86 % ) " "Info: Total interconnect delay = 0.265 ns ( 63.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.265ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.248 ns - Smallest " "Info: - Smallest clock skew is 0.248 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock4 destination 4.879 ns + Shortest register " "Info: + Shortest clock path from clock \"clock4\" to destination register is 4.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns clock4 1 CLK PIN_F13 37 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_F13; Fanout = 37; CLK Node = 'clock4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock4 } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.393 ns) 2.232 ns and_gate:AND8\|o 2 COMB LCCOMB_X34_Y35_N22 1 " "Info: 2: + IC(0.979 ns) + CELL(0.393 ns) = 2.232 ns; Loc. = LCCOMB_X34_Y35_N22; Fanout = 1; COMB Node = 'and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { clock4 and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 3.148 ns and_gate:AND8\|o~clkctrl 3 COMB CLKCTRL_G11 16 " "Info: 3: + IC(0.916 ns) + CELL(0.000 ns) = 3.148 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'and_gate:AND8\|o~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { and_gate:AND8|o and_gate:AND8|o~clkctrl } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.393 ns) 4.879 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 4 REG LCCOMB_X33_Y34_N0 1 " "Info: 4: + IC(1.338 ns) + CELL(0.393 ns) = 4.879 ns; Loc. = LCCOMB_X33_Y34_N0; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.646 ns ( 33.74 % ) " "Info: Total cell delay = 1.646 ns ( 33.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.233 ns ( 66.26 % ) " "Info: Total interconnect delay = 3.233 ns ( 66.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.879 ns" { clock4 and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.879 ns" { clock4 {} clock4~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 0.979ns 0.916ns 1.338ns } { 0.000ns 0.860ns 0.393ns 0.000ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock4 source 4.631 ns - Longest register " "Info: - Longest clock path from clock \"clock4\" to source register is 4.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns clock4 1 CLK PIN_F13 37 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_F13; Fanout = 37; CLK Node = 'clock4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock4 } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.393 ns) 2.232 ns and_gate:AND8\|o 2 COMB LCCOMB_X34_Y35_N22 1 " "Info: 2: + IC(0.979 ns) + CELL(0.393 ns) = 2.232 ns; Loc. = LCCOMB_X34_Y35_N22; Fanout = 1; COMB Node = 'and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { clock4 and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 3.148 ns and_gate:AND8\|o~clkctrl 3 COMB CLKCTRL_G11 16 " "Info: 3: + IC(0.916 ns) + CELL(0.000 ns) = 3.148 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'and_gate:AND8\|o~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { and_gate:AND8|o and_gate:AND8|o~clkctrl } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.150 ns) 4.631 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 4 REG LCCOMB_X33_Y34_N28 1 " "Info: 4: + IC(1.333 ns) + CELL(0.150 ns) = 4.631 ns; Loc. = LCCOMB_X33_Y34_N28; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.403 ns ( 30.30 % ) " "Info: Total cell delay = 1.403 ns ( 30.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.228 ns ( 69.70 % ) " "Info: Total interconnect delay = 3.228 ns ( 69.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.631 ns" { clock4 and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.631 ns" { clock4 {} clock4~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 0.979ns 0.916ns 1.333ns } { 0.000ns 0.860ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.879 ns" { clock4 and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.879 ns" { clock4 {} clock4~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 0.979ns 0.916ns 1.338ns } { 0.000ns 0.860ns 0.393ns 0.000ns 0.393ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.631 ns" { clock4 and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.631 ns" { clock4 {} clock4~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 0.979ns 0.916ns 1.333ns } { 0.000ns 0.860ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.534 ns + " "Info: + Micro setup delay of destination is 1.534 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.265ns } { 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.879 ns" { clock4 and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.879 ns" { clock4 {} clock4~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 0.979ns 0.916ns 1.338ns } { 0.000ns 0.860ns 0.393ns 0.000ns 0.393ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.631 ns" { clock4 and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.631 ns" { clock4 {} clock4~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 0.979ns 0.916ns 1.333ns } { 0.000ns 0.860ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } {  } {  } "" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "w_addr\[0\] register register reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 450.05 MHz Internal " "Info: Clock \"w_addr\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\" and destination register \"reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.415 ns + Longest register register " "Info: + Longest register to register delay is 0.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 1 REG LCCOMB_X33_Y34_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y34_N28; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 0.415 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 2 REG LCCOMB_X33_Y34_N0 1 " "Info: 2: + IC(0.265 ns) + CELL(0.150 ns) = 0.415 ns; Loc. = LCCOMB_X33_Y34_N0; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.14 % ) " "Info: Total cell delay = 0.150 ns ( 36.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.265 ns ( 63.86 % ) " "Info: Total interconnect delay = 0.265 ns ( 63.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.265ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.248 ns - Smallest " "Info: - Smallest clock skew is 0.248 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w_addr\[0\] destination 4.924 ns + Shortest register " "Info: + Shortest clock path from clock \"w_addr\[0\]\" to destination register is 4.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns w_addr\[0\] 1 CLK PIN_G13 132 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_G13; Fanout = 132; CLK Node = 'w_addr\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { w_addr[0] } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.410 ns) 2.277 ns and_gate:AND8\|o 2 COMB LCCOMB_X34_Y35_N22 1 " "Info: 2: + IC(1.007 ns) + CELL(0.410 ns) = 2.277 ns; Loc. = LCCOMB_X34_Y35_N22; Fanout = 1; COMB Node = 'and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { w_addr[0] and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 3.193 ns and_gate:AND8\|o~clkctrl 3 COMB CLKCTRL_G11 16 " "Info: 3: + IC(0.916 ns) + CELL(0.000 ns) = 3.193 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'and_gate:AND8\|o~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { and_gate:AND8|o and_gate:AND8|o~clkctrl } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.393 ns) 4.924 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 4 REG LCCOMB_X33_Y34_N0 1 " "Info: 4: + IC(1.338 ns) + CELL(0.393 ns) = 4.924 ns; Loc. = LCCOMB_X33_Y34_N0; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.663 ns ( 33.77 % ) " "Info: Total cell delay = 1.663 ns ( 33.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.261 ns ( 66.23 % ) " "Info: Total interconnect delay = 3.261 ns ( 66.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.924 ns" { w_addr[0] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.924 ns" { w_addr[0] {} w_addr[0]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.007ns 0.916ns 1.338ns } { 0.000ns 0.860ns 0.410ns 0.000ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w_addr\[0\] source 4.676 ns - Longest register " "Info: - Longest clock path from clock \"w_addr\[0\]\" to source register is 4.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns w_addr\[0\] 1 CLK PIN_G13 132 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_G13; Fanout = 132; CLK Node = 'w_addr\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { w_addr[0] } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.410 ns) 2.277 ns and_gate:AND8\|o 2 COMB LCCOMB_X34_Y35_N22 1 " "Info: 2: + IC(1.007 ns) + CELL(0.410 ns) = 2.277 ns; Loc. = LCCOMB_X34_Y35_N22; Fanout = 1; COMB Node = 'and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { w_addr[0] and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 3.193 ns and_gate:AND8\|o~clkctrl 3 COMB CLKCTRL_G11 16 " "Info: 3: + IC(0.916 ns) + CELL(0.000 ns) = 3.193 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'and_gate:AND8\|o~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { and_gate:AND8|o and_gate:AND8|o~clkctrl } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.150 ns) 4.676 ns reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 4 REG LCCOMB_X33_Y34_N28 1 " "Info: 4: + IC(1.333 ns) + CELL(0.150 ns) = 4.676 ns; Loc. = LCCOMB_X33_Y34_N28; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.420 ns ( 30.37 % ) " "Info: Total cell delay = 1.420 ns ( 30.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.256 ns ( 69.63 % ) " "Info: Total interconnect delay = 3.256 ns ( 69.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.676 ns" { w_addr[0] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.676 ns" { w_addr[0] {} w_addr[0]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.007ns 0.916ns 1.333ns } { 0.000ns 0.860ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.924 ns" { w_addr[0] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.924 ns" { w_addr[0] {} w_addr[0]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.007ns 0.916ns 1.338ns } { 0.000ns 0.860ns 0.410ns 0.000ns 0.393ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.676 ns" { w_addr[0] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.676 ns" { w_addr[0] {} w_addr[0]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.007ns 0.916ns 1.333ns } { 0.000ns 0.860ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.534 ns + " "Info: + Micro setup delay of destination is 1.534 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.415 ns" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.265ns } { 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.924 ns" { w_addr[0] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.924 ns" { w_addr[0] {} w_addr[0]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.007ns 0.916ns 1.338ns } { 0.000ns 0.860ns 0.410ns 0.000ns 0.393ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.676 ns" { w_addr[0] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.676 ns" { w_addr[0] {} w_addr[0]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.007ns 0.916ns 1.333ns } { 0.000ns 0.860ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } {  } {  } "" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "reg:R8\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65 datain\[3\] w_addr\[2\] 3.174 ns register " "Info: tsu for register \"reg:R8\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65\" (data pin = \"datain\[3\]\", clock pin = \"w_addr\[2\]\") is 3.174 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.378 ns + Longest pin register " "Info: + Longest pin to register delay is 6.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns datain\[3\] 1 PIN PIN_H15 14 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_H15; Fanout = 14; PIN Node = 'datain\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.110 ns) + CELL(0.438 ns) 6.378 ns reg:R8\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65 2 REG LCCOMB_X38_Y35_N28 1 " "Info: 2: + IC(5.110 ns) + CELL(0.438 ns) = 6.378 ns; Loc. = LCCOMB_X38_Y35_N28; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.548 ns" { datain[3] reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.268 ns ( 19.88 % ) " "Info: Total cell delay = 1.268 ns ( 19.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.110 ns ( 80.12 % ) " "Info: Total interconnect delay = 5.110 ns ( 80.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.378 ns" { datain[3] reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.378 ns" { datain[3] {} datain[3]~combout {} reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 5.110ns } { 0.000ns 0.830ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.165 ns + " "Info: + Micro setup delay of destination is 1.165 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w_addr\[2\] destination 4.369 ns - Shortest register " "Info: - Shortest clock path from clock \"w_addr\[2\]\" to destination register is 4.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns w_addr\[2\] 1 CLK PIN_F14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F14; Fanout = 6; CLK Node = 'w_addr\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { w_addr[2] } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.150 ns) 1.957 ns and_gate:AND8\|o 2 COMB LCCOMB_X34_Y35_N22 1 " "Info: 2: + IC(0.977 ns) + CELL(0.150 ns) = 1.957 ns; Loc. = LCCOMB_X34_Y35_N22; Fanout = 1; COMB Node = 'and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { w_addr[2] and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 2.873 ns and_gate:AND8\|o~clkctrl 3 COMB CLKCTRL_G11 16 " "Info: 3: + IC(0.916 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'and_gate:AND8\|o~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { and_gate:AND8|o and_gate:AND8|o~clkctrl } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 4.369 ns reg:R8\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65 4 REG LCCOMB_X38_Y35_N28 1 " "Info: 4: + IC(1.346 ns) + CELL(0.150 ns) = 4.369 ns; Loc. = LCCOMB_X38_Y35_N28; Fanout = 1; REG Node = 'reg:R8\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.130 ns ( 25.86 % ) " "Info: Total cell delay = 1.130 ns ( 25.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.239 ns ( 74.14 % ) " "Info: Total interconnect delay = 3.239 ns ( 74.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.369 ns" { w_addr[2] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.369 ns" { w_addr[2] {} w_addr[2]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 0.977ns 0.916ns 1.346ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.378 ns" { datain[3] reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.378 ns" { datain[3] {} datain[3]~combout {} reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 5.110ns } { 0.000ns 0.830ns 0.438ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.369 ns" { w_addr[2] and_gate:AND8|o and_gate:AND8|o~clkctrl reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.369 ns" { w_addr[2] {} w_addr[2]~combout {} and_gate:AND8|o {} and_gate:AND8|o~clkctrl {} reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 0.977ns 0.916ns 1.346ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "w_addr\[0\] dataout\[5\] reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64 11.053 ns register " "Info: tco from clock \"w_addr\[0\]\" to destination pin \"dataout\[5\]\" through register \"reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64\" is 11.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w_addr\[0\] source 4.853 ns + Longest register " "Info: + Longest clock path from clock \"w_addr\[0\]\" to source register is 4.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns w_addr\[0\] 1 CLK PIN_G13 132 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_G13; Fanout = 132; CLK Node = 'w_addr\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { w_addr[0] } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.406 ns) 2.273 ns and_gate:AND6\|o~37 2 COMB LCCOMB_X34_Y35_N24 1 " "Info: 2: + IC(1.007 ns) + CELL(0.406 ns) = 2.273 ns; Loc. = LCCOMB_X34_Y35_N24; Fanout = 1; COMB Node = 'and_gate:AND6\|o~37'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { w_addr[0] and_gate:AND6|o~37 } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.000 ns) 3.196 ns and_gate:AND6\|o~37clkctrl 3 COMB CLKCTRL_G8 16 " "Info: 3: + IC(0.923 ns) + CELL(0.000 ns) = 3.196 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'and_gate:AND6\|o~37clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { and_gate:AND6|o~37 and_gate:AND6|o~37clkctrl } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.271 ns) 4.853 ns reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64 4 REG LCCOMB_X37_Y34_N18 1 " "Info: 4: + IC(1.386 ns) + CELL(0.271 ns) = 4.853 ns; Loc. = LCCOMB_X37_Y34_N18; Fanout = 1; REG Node = 'reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { and_gate:AND6|o~37clkctrl reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.537 ns ( 31.67 % ) " "Info: Total cell delay = 1.537 ns ( 31.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.316 ns ( 68.33 % ) " "Info: Total interconnect delay = 3.316 ns ( 68.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.853 ns" { w_addr[0] and_gate:AND6|o~37 and_gate:AND6|o~37clkctrl reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.853 ns" { w_addr[0] {} w_addr[0]~combout {} and_gate:AND6|o~37 {} and_gate:AND6|o~37clkctrl {} reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.007ns 0.923ns 1.386ns } { 0.000ns 0.860ns 0.406ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.200 ns + Longest register pin " "Info: + Longest register to pin delay is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64 1 REG LCCOMB_X37_Y34_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y34_N18; Fanout = 1; REG Node = 'reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.420 ns) 0.689 ns multiplexer8:MUXA\|o\[5\]~359 2 COMB LCCOMB_X37_Y34_N26 1 " "Info: 2: + IC(0.269 ns) + CELL(0.420 ns) = 0.689 ns; Loc. = LCCOMB_X37_Y34_N26; Fanout = 1; COMB Node = 'multiplexer8:MUXA\|o\[5\]~359'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 multiplexer8:MUXA|o[5]~359 } "NODE_NAME" } } { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.420 ns) 1.367 ns multiplexer8:MUXA\|o\[5\]~362 3 COMB LCCOMB_X37_Y34_N0 1 " "Info: 3: + IC(0.258 ns) + CELL(0.420 ns) = 1.367 ns; Loc. = LCCOMB_X37_Y34_N0; Fanout = 1; COMB Node = 'multiplexer8:MUXA\|o\[5\]~362'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { multiplexer8:MUXA|o[5]~359 multiplexer8:MUXA|o[5]~362 } "NODE_NAME" } } { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.054 ns) + CELL(2.779 ns) 6.200 ns dataout\[5\] 4 PIN PIN_F20 0 " "Info: 4: + IC(2.054 ns) + CELL(2.779 ns) = 6.200 ns; Loc. = PIN_F20; Fanout = 0; PIN Node = 'dataout\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { multiplexer8:MUXA|o[5]~362 dataout[5] } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.619 ns ( 58.37 % ) " "Info: Total cell delay = 3.619 ns ( 58.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.581 ns ( 41.63 % ) " "Info: Total interconnect delay = 2.581 ns ( 41.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 multiplexer8:MUXA|o[5]~359 multiplexer8:MUXA|o[5]~362 dataout[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 {} multiplexer8:MUXA|o[5]~359 {} multiplexer8:MUXA|o[5]~362 {} dataout[5] {} } { 0.000ns 0.269ns 0.258ns 2.054ns } { 0.000ns 0.420ns 0.420ns 2.779ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.853 ns" { w_addr[0] and_gate:AND6|o~37 and_gate:AND6|o~37clkctrl reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.853 ns" { w_addr[0] {} w_addr[0]~combout {} and_gate:AND6|o~37 {} and_gate:AND6|o~37clkctrl {} reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.007ns 0.923ns 1.386ns } { 0.000ns 0.860ns 0.406ns 0.000ns 0.271ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 multiplexer8:MUXA|o[5]~359 multiplexer8:MUXA|o[5]~362 dataout[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 {} multiplexer8:MUXA|o[5]~359 {} multiplexer8:MUXA|o[5]~362 {} dataout[5] {} } { 0.000ns 0.269ns 0.258ns 2.054ns } { 0.000ns 0.420ns 0.420ns 2.779ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clock4 dataout\[5\] 16.110 ns Longest " "Info: Longest tpd from source pin \"clock4\" to destination pin \"dataout\[5\]\" is 16.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns clock4 1 CLK PIN_F13 37 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_F13; Fanout = 37; CLK Node = 'clock4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock4 } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.149 ns) + CELL(0.438 ns) 6.447 ns and_gate:AND2\|o~25 2 COMB LCCOMB_X34_Y35_N28 64 " "Info: 2: + IC(5.149 ns) + CELL(0.438 ns) = 6.447 ns; Loc. = LCCOMB_X34_Y35_N28; Fanout = 64; COMB Node = 'and_gate:AND2\|o~25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { clock4 and_gate:AND2|o~25 } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.261 ns) 7.708 ns reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~57 3 COMB LOOP LCCOMB_X34_Y34_N22 3 " "Info: 3: + IC(0.000 ns) + CELL(1.261 ns) = 7.708 ns; Loc. = LCCOMB_X34_Y34_N22; Fanout = 3; COMB LOOP Node = 'reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~57'" { { "Info" "ITDB_PART_OF_SCC" "reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~57 LCCOMB_X34_Y34_N22 " "Info: Loc. = LCCOMB_X34_Y34_N22; Node \"reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~57 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { and_gate:AND2|o~25 reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 8.798 ns reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~56 4 COMB LOOP LCCOMB_X37_Y34_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(1.090 ns) = 8.798 ns; Loc. = LCCOMB_X37_Y34_N4; Fanout = 2; COMB LOOP Node = 'reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~56'" { { "Info" "ITDB_PART_OF_SCC" "reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~56 LCCOMB_X37_Y34_N4 " "Info: Loc. = LCCOMB_X37_Y34_N4; Node \"reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~56 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~57 LCCOMB_X34_Y34_N22 " "Info: Loc. = LCCOMB_X34_Y34_N22; Node \"reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~56 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~57 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~57 reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~56 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.413 ns) 9.685 ns multiplexer8:MUXA\|o\[5\]~360 5 COMB LCCOMB_X37_Y34_N20 1 " "Info: 5: + IC(0.474 ns) + CELL(0.413 ns) = 9.685 ns; Loc. = LCCOMB_X37_Y34_N20; Fanout = 1; COMB Node = 'multiplexer8:MUXA\|o\[5\]~360'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~56 multiplexer8:MUXA|o[5]~360 } "NODE_NAME" } } { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.420 ns) 10.566 ns multiplexer8:MUXA\|o\[5\]~361 6 COMB LCCOMB_X37_Y34_N6 1 " "Info: 6: + IC(0.461 ns) + CELL(0.420 ns) = 10.566 ns; Loc. = LCCOMB_X37_Y34_N6; Fanout = 1; COMB Node = 'multiplexer8:MUXA\|o\[5\]~361'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { multiplexer8:MUXA|o[5]~360 multiplexer8:MUXA|o[5]~361 } "NODE_NAME" } } { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 11.277 ns multiplexer8:MUXA\|o\[5\]~362 7 COMB LCCOMB_X37_Y34_N0 1 " "Info: 7: + IC(0.273 ns) + CELL(0.438 ns) = 11.277 ns; Loc. = LCCOMB_X37_Y34_N0; Fanout = 1; COMB Node = 'multiplexer8:MUXA\|o\[5\]~362'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { multiplexer8:MUXA|o[5]~361 multiplexer8:MUXA|o[5]~362 } "NODE_NAME" } } { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.054 ns) + CELL(2.779 ns) 16.110 ns dataout\[5\] 8 PIN PIN_F20 0 " "Info: 8: + IC(2.054 ns) + CELL(2.779 ns) = 16.110 ns; Loc. = PIN_F20; Fanout = 0; PIN Node = 'dataout\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { multiplexer8:MUXA|o[5]~362 dataout[5] } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.699 ns ( 47.79 % ) " "Info: Total cell delay = 7.699 ns ( 47.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.411 ns ( 52.21 % ) " "Info: Total interconnect delay = 8.411 ns ( 52.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.110 ns" { clock4 and_gate:AND2|o~25 reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~57 reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~56 multiplexer8:MUXA|o[5]~360 multiplexer8:MUXA|o[5]~361 multiplexer8:MUXA|o[5]~362 dataout[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.110 ns" { clock4 {} clock4~combout {} and_gate:AND2|o~25 {} reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~57 {} reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~56 {} multiplexer8:MUXA|o[5]~360 {} multiplexer8:MUXA|o[5]~361 {} multiplexer8:MUXA|o[5]~362 {} dataout[5] {} } { 0.000ns 0.000ns 5.149ns 0.000ns 0.000ns 0.474ns 0.461ns 0.273ns 2.054ns } { 0.000ns 0.860ns 0.438ns 1.261ns 1.090ns 0.413ns 0.420ns 0.438ns 2.779ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65 datain\[5\] w_addr\[0\] -1.267 ns register " "Info: th for register \"reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65\" (data pin = \"datain\[5\]\", clock pin = \"w_addr\[0\]\") is -1.267 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w_addr\[0\] destination 4.855 ns + Longest register " "Info: + Longest clock path from clock \"w_addr\[0\]\" to destination register is 4.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns w_addr\[0\] 1 CLK PIN_G13 132 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_G13; Fanout = 132; CLK Node = 'w_addr\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { w_addr[0] } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.406 ns) 2.273 ns and_gate:AND6\|o~37 2 COMB LCCOMB_X34_Y35_N24 1 " "Info: 2: + IC(1.007 ns) + CELL(0.406 ns) = 2.273 ns; Loc. = LCCOMB_X34_Y35_N24; Fanout = 1; COMB Node = 'and_gate:AND6\|o~37'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { w_addr[0] and_gate:AND6|o~37 } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.000 ns) 3.196 ns and_gate:AND6\|o~37clkctrl 3 COMB CLKCTRL_G8 16 " "Info: 3: + IC(0.923 ns) + CELL(0.000 ns) = 3.196 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'and_gate:AND6\|o~37clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { and_gate:AND6|o~37 and_gate:AND6|o~37clkctrl } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.275 ns) 4.855 ns reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65 4 REG LCCOMB_X37_Y34_N30 1 " "Info: 4: + IC(1.384 ns) + CELL(0.275 ns) = 4.855 ns; Loc. = LCCOMB_X37_Y34_N30; Fanout = 1; REG Node = 'reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { and_gate:AND6|o~37clkctrl reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.541 ns ( 31.74 % ) " "Info: Total cell delay = 1.541 ns ( 31.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.314 ns ( 68.26 % ) " "Info: Total interconnect delay = 3.314 ns ( 68.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.855 ns" { w_addr[0] and_gate:AND6|o~37 and_gate:AND6|o~37clkctrl reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.855 ns" { w_addr[0] {} w_addr[0]~combout {} and_gate:AND6|o~37 {} and_gate:AND6|o~37clkctrl {} reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.007ns 0.923ns 1.384ns } { 0.000ns 0.860ns 0.406ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.122 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns datain\[5\] 1 PIN PIN_B15 14 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B15; Fanout = 14; PIN Node = 'datain\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[5] } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.884 ns) + CELL(0.388 ns) 6.122 ns reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65 2 REG LCCOMB_X37_Y34_N30 1 " "Info: 2: + IC(4.884 ns) + CELL(0.388 ns) = 6.122 ns; Loc. = LCCOMB_X37_Y34_N30; Fanout = 1; REG Node = 'reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.272 ns" { datain[5] reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 20.22 % ) " "Info: Total cell delay = 1.238 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.884 ns ( 79.78 % ) " "Info: Total interconnect delay = 4.884 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.122 ns" { datain[5] reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.122 ns" { datain[5] {} datain[5]~combout {} reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 4.884ns } { 0.000ns 0.850ns 0.388ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.855 ns" { w_addr[0] and_gate:AND6|o~37 and_gate:AND6|o~37clkctrl reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.855 ns" { w_addr[0] {} w_addr[0]~combout {} and_gate:AND6|o~37 {} and_gate:AND6|o~37clkctrl {} reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.007ns 0.923ns 1.384ns } { 0.000ns 0.860ns 0.406ns 0.000ns 0.275ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.122 ns" { datain[5] reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.122 ns" { datain[5] {} datain[5]~combout {} reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 4.884ns } { 0.000ns 0.850ns 0.388ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 227 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 227 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 12:43:29 2011 " "Info: Processing ended: Fri Oct 07 12:43:29 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
