Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Sat Aug 14 21:08:18 2021
| Host             : emerald running 64-bit Fedora release 33 (Thirty Three)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.672        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.528        |
| Device Static (W)        | 0.144        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.7         |
| Junction Temperature (C) | 44.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.014 |        9 |       --- |             --- |
| Slice Logic             |     0.003 |    19011 |       --- |             --- |
|   LUT as Logic          |     0.003 |    12078 |     53200 |           22.70 |
|   CARRY4                |    <0.001 |     1914 |     13300 |           14.39 |
|   Register              |    <0.001 |     2327 |    106400 |            2.19 |
|   F7/F8 Muxes           |    <0.001 |      326 |     53200 |            0.61 |
|   LUT as Shift Register |    <0.001 |       62 |     17400 |            0.36 |
|   Others                |     0.000 |      237 |       --- |             --- |
| Signals                 |     0.005 |    15856 |       --- |             --- |
| PLL                     |     0.216 |        2 |         4 |           50.00 |
| DSPs                    |     0.000 |       26 |       220 |           11.82 |
| I/O                     |     0.034 |        6 |       125 |            4.80 |
| PS7                     |     1.256 |        1 |       --- |             --- |
| Static Power            |     0.144 |          |           |                 |
| Total                   |     1.672 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.056 |       0.042 |      0.015 |
| Vccaux    |       1.800 |     0.126 |       0.110 |      0.015 |
| Vcco33    |       3.300 |     0.011 |       0.010 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.677 |       0.647 |      0.030 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                                    | Constraint (ns) |
+-------------------------------+---------------------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]               |            10.0 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0 |            20.0 |
| clk_out2_design_1_clk_wiz_0_0 | design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0 |            20.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_design_1_clk_wiz_0_0 |            20.0 |
| clkfbout_design_1_clk_wiz_0_1 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1                   |            10.0 |
| hs_clk_design_1_clk_wiz_0_1   | design_1_i/clk_wiz_0/inst/hs_clk_design_1_clk_wiz_0_1                     |             2.5 |
| pll_in                        | pll_in                                                                    |            20.0 |
+-------------------------------+---------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     1.528 |
|   design_1_i             |     1.516 |
|     acg                  |     0.004 |
|       inst               |     0.004 |
|     clk_wiz_0            |     0.120 |
|       inst               |     0.120 |
|     pll                  |     0.105 |
|       inst               |     0.105 |
|     processing_system7_0 |     1.258 |
|       inst               |     1.258 |
|     ps7_0_axi_periph     |     0.006 |
|       s00_couplers       |     0.005 |
|       xbar               |     0.001 |
|     selectio_wiz_0       |     0.024 |
|       inst               |     0.024 |
+--------------------------+-----------+


