# Verilog-Projects
1. Design and simulation of the Register File and ALU of RISC-V Processor
2. Design and simulation of the CPU Controller for RISC-V Processor
