---
title: 'Tools, Simulators & Benchmarks of Computer Architecture Research'
password: www
abstract: 'Welcome to my blog, enter password to read.'
message: 'Welcome to my blog, enter password to read.'
date: 2022-06-21 15:29:56
tags:
categories:
---

## Simulators

- SimpleScalar Simulator - [Wisconsin](http://www.cs.wisc.edu/~mscalar/simplescalar.html) and [LLC](http://www.simplescalar.com/)
- [GEMS](http://www.cs.wisc.edu/gems/) - General Execution-driven Multiprocessor Simulator (GEMS), based on Simics
- [SimOS](http://simos.stanford.edu/) - full system simulator
- [Simics](http://www.simics.com/) - full system simulator
- [Bochs](http://bochs.sourceforge.net/) - Open-source IA-32 Full System Emulator Project
- [ATL CSIM](http://www.atl.lmco.com/proj/csim/) - General purpose high level computer architecture simulator, C-based with graphics
- [ML-RSIM](http://www.cs.utah.edu/~lambert/mlrsim) - Detailed execution-driven simulator running a Unix-compatible operating system
- [Dinero IV](http://www.cs.wisc.edu/~markhill/DineroIV/) - trace-driven uniprocessor cache simulator
- [WARTS](http://www.cs.wisc.edu/~warts/) - Wisconsin Architectural Research Tool Set
  - [WWT2](http://www.cs.wisc.edu/~wwt/wwt2/) - Wisconsin Wind Tunnel II - multiprocessor simulator
  - [EEL](http://www.cs.wisc.edu/~warts/eel.html) - an Executable Editing Library
  - [QPT2](http://www.cs.wisc.edu/~warts/qpt.html) - a program profiling and tracing tool
- [RSIM](http://www-ece.rice.edu/~rsim/dist.html) - Rice Simulator for ILP Multiprocessors
- [SIMCA](http://www-mount.ee.umn.edu/~lilja/SIMCA/index.html) - the SImulator for Multithreaded Computer Architecture
- [SimplePower](http://www.cse.psu.edu/~mdl/SimplePower.html) - execution-driven datapath energy estimation tool based on SimpleScalar
- [AMD's x86-64 simulator](http://www.x86-64.org/)
- [LDA-Simulator](http://www.zib.de/schintke/ldasim/index.en.html)
- [ABSS](http://arithmetic.stanford.edu/~lemon/abss.html) - SPARC multiprocessor simulator
- [HASE](http://www.icsa.inf.ed.ac.uk/research/groups/hase/) - a Hierarchical computer Architecture design and Simulation Environment developed at the University of Edinburgh to support both research (e.g. performance evaluation of computing systems) and teaching (e.g the visualisation of activities taking place inside computers as they execute programs). Several simulation models are available to download for use in teaching.
- [Shade](http://www.cs.washington.edu/research/compiler/papers.d/shade.html) - instruction-set simulator and custom trace generator [new site](http://www.sun.com/microelectronics/shade/)
- [MINT](http://www.cs.rochester.edu/u/veenstra/) - (MIPS INTerpreter) is a fast program-driven simulator for multiprocessor systems
- [Augmint](http://iacoma.cs.uiuc.edu/augmint.html) - multiprocessor tracing-simulation tool, based on MINT
- [PRIMA cache simulator](http://www.dsi.unimo.it/staff/st36/imagelab/prima.html) - for studying prefetching and cache performance in multimedia and image-based applications
- [SMPCache - Simulator for Cache MemorySystems on Symmetric Multiprocessors](http://arco.unex.es/smpcache) - SMPCache provides an educational tool for examining cache design issues for symmetric multiprocessor. It is a portable software package that runs on PC systems with Windows. It is available at no cost for noncommercial use.
- [WinMIPS64 - a MIPS 64-bit pipeline simulator](http://www.computing.dcu.ie/~mike/winmips64.html) - A MIPS-64 simulator, replacement for WinDLX
- [TurboSMARTSim](http://www.ece.cmu.edu/~simflex) - Fast and accurate timing simulation through rigorous statistical sampling and live-points
- [Flexus 2.0 (simflex)](http://www.ece.cmu.edu/~simflex) - Component-based full-system multiprocessor in-order/out-of-order simulation infrastructure; extends Simics; 2.0 release enhances speed, adds directory-based coherence components
  - [Flexus-VFI](http://www.ece.cmu.edu/~enyac/software/index.html) - a version of the Flexus CMPFlex.OoO chip-multiprocesor simulator. It extends CMPFlex.OoO to model voltage/frequency island based systems in which cores and cache banks can all be run at varying frequencies. It also adds dynamic and static power modeling, thermal modeling, and dynamic voltage/frequency scaling.
- [SimCore](http://www.yuba.is.uec.ac.jp/~kis/SimCore/) - SimCore is a project name to provide computer architecture core tools including processorsimulators. (We have developed SimCore/Alpha Functional Simulator for research and education activities. Its design policy is to keep the source code readable (enjoyable and easy to read ) and simple. SimCore/Alpha Functional Simulator is an Alpha-AXP processor functional simulator written in C++.)
- [SID](http://sources.redhat.com/sid/) - Red Hat's SID framework for building computer system simulations
- [LSE](http://bardd.ee.byu.edu/Software/LSE) - A high-level processor modeling system supporting component reuse and a library of predefined flexible model components. Models are automatically compiled into executable simulators.
- [IATO (IA64 Toolkit)](http://www.irisa.fr/caps/projects/ArchiCompil/iato) - IATO, the IAOO Toolkit is a flexible environment that permits to analyze, emulate or simulate the IA64 Instruction Set Architecture (ISA) binary executables. IATO is a flexible and portable framework that is built around a set of C++ libraries and clients. The fundamental clients are the IA64 emulator+and simulators. Other clients provides supports for program analysis and statistical computation.
- [NePSim](http://www.cs.ucr.edu/~yluo/nepsim) - A Network Processor Simulator with Power Evaluation Framework. NePSim is the first open source integrated infrastructure for analyzing and optimizing NP design and power dissipation at architecture-level. NePSim contains a cycle-accurate simulator for a typical NP architecture (Intel's IXP1200), an automatic verification framework for testing and validation, and a power estimation model for measuring the power consumption of the simulated NP. NePSim achieves satisfactory accuracy in both performance and power modeling.
- 


## Tools

- ATC - Address trace compressor
- T&D-Bench - framework for design space exploration (DSE) of embedded processors
- Archer - A community cyberinfrastructure for computer architecture research and education
- PathScale/Open64/ORC Interactive Compilation Interface (ICI)
- GCC Interactive Compilation Interface (ICI)
- MARS - MIPS Assembler and Runtime Simulator
- CMP-SIM - A chip multiprocessor (CMP) simulation environment
- MSCSim - a memory hierarchy simulator
- BASS 1.0 - a Benchmarking suite for evaluating Architectural Security Systems
- Mercury - A Temperature Emulation Suite for Server Systems
- BitRaker Toolbox - ARM/Thumb Binary Instrumentation Tool (ATOM-like), and an ARM/Thumb Performance Analysis Tool and Memory Checking Tool (free for academic use as well as a free year license to industry use.)
- TCgen - Automatic generator of high-performance trace (de-)compressors for user-defined trace formats
- SHARPE - Symbolic Hierarchical Automated Reliability and Performance Evaluator
- EPIC Explorer - VLIW architecture exploration framework
- Pin Dynamic Instrumentation Tool 2.0 - An ATOM-like tool for Linux which performs dynamic instrumentation. Platforms suported include IA32, EM64T, Xscale, and Itanium.
- WaveScalar Development Toolkit - Alpha to WaveScalar binary translator, WaveCache architecture simulator, cross-compiler tools
- Quantify - Commercial performance tuning tool.
- Vampir - Vampir (Visualization and Analysis tool for MPI Resources) is a tool to analyze the runtime behaviour of MPI programs.
- pfmon - The pfmon tool is a simple monitoring tool which can be used to collect simple counts or samples from unmodified binaries or an entire system.
- RAVEN - Random assembly code generator for processor verification
- HotLeakage - simulatessub-threshold and gate leakage as a function of runtime temperature and operating voltage
- HotSpot thermal model - simulates temperature in conjunction with architecture power/performance simulators
- OProfile - System-wide performance monitoring tool for Linux
- SimPoint - Automatically determining which part(s) of a program to simulate for accurate and representative simulations
- MRRL - for use with sampled simulation; automatically and rigorously determines the minimum fast-forward portion that requires cache simulation to defeat cold-start bias
- RaVi - A educational tool for visualization of computer architecture
- MOB - A Memory Organization Benchmark, can be used to probe memory system properties
- ARCHTEST - a commercial multiprocessor verification tool, free for academic uses
- Valgrind - an open-source memory debugger and cache/memory profiler for x86-GNU/Linux
- ALTO - Link-time Code Optimization tool
- DAISY - IBM's software for dynamic binary translation research
- CACTI - Cache Access and Cycle Time Information
- Compaq (Digital) Continuous Profiling Infrastructure (DCPI)
- Intel's VTune Performance Analyzer
- LaTTe: A Fast, Open-Source Java Virtual Machine and Just-in-Time Compiler
- CGEN- Red Hat's Cpu tools GENerator
- NETCARE - NETwork-computer for Computer Architecture Research and Education (joint project: Purdue University, Northwestern University, and University of Wisconsin at Madison)
- SBC Traces: SPEC CPU2000 Address Traces - SBC Trace Compression and SPEC CPU2000 traces
- PinPoints - PinPoints toolkit combines PIN (dynamic+instrumentation) with SimPoint for an automatic generation of representative simulation points.
- ATMI - Microprocessor temperature model
- VariaSim - CAD tool for studying impact of process variability on circuits
- Sim-SODA - A Framework for Analyzing Microarchitecture Soft-error Vulnerability

## Compilers

- Open Research Compiler for the Itanium Processor Family
- IBM Research Jikes Java Compiler & Runtime Project
- SUIF Compiler
- MachSUIF compiler
- IMPACT - public release version of the compiler and simulator
- Trimaran - EPIC research compiler and simulator
- \- a COmpiler INfraStructure project
- \- machine learning based research compiler

## Benchmarks & Traces

- [SPEC](http://www.spec.org/) - Standard Performance Evaluation Corporation
- [TPC - Transaction Processing Performance Council](http://www.tpc.org/)
- [SPLASH - Stanford Parallel Applications for Shared Memory](http://www-flash.stanford.edu/apps/SPLASH/)
- [lmbench](http://bitmover.com/lmbench/)
- [STREAM benchmark: Sustainable Memory Bandwidth in High Performance Computers](STREAM benchmark: Sustainable Memory Bandwidth in High Performance Computers)
- [Mediabench](http://www.cs.ucla.edu/~leec/mediabench/)
- [Olden Benchmarks](http://www.cs.princeton.edu/~mcc/olden.html)
- [BYU Trace Archive](http://traces.byu.edu/)
- [CADRE: Traces and Tools for I/O Characterization and Optimization](http://www-pablo.cs.uiuc.edu/Project/CADRE/)
- [New Mexico State University Trace Database](http://tracebase.nmsu.edu/tracebase.html)
- [Benchmark Performance Database](http://www.netlib.org/performance/)
- [comp.benchmarks FAQ](http://www.cs.wisc.edu/~thomas/comp.benchmarks.FAQ.html)
- [Benchweb](http://www.netlib.org/benchweb/)
- [Microbenchmarks for Determining Branch Predictor Organization](http://www.ece.uah.edu/~lacasa/bp_mbs/bp_microbench.htm)
- [GraalBench](http://ce.et.tudelft.nl/tools/GraalBench/index.html) - 3D graphics low-power and mobile systems benchmark
- [NPCryptBench](http://qos.cs.tsinghua.edu.cn/~xtan/NPCryptBench.html) - A Cryptographic Benchmark Suite for Network Processors
- [ALPBench](http://www.cs.uiuc.edu/alp/alpbench) - Parallelized and SSE2-enhanced complex multimedia applications
- [BioBench/BioParallel](http://www.ece.umd.edu/biobench) - A Benchmark Suite of Single and Parallel Bioinformatics Workloads
- [MiDataSets for MiBench](http://ctuning.org/cbench) - Multiple datasets for MiBench benchmark (20 per program) to enable more realistic benchmarking and practical iterative compilation (iterative optimizations)
- [SPEC CPU2000/CPU2006 Memory Characterization](http://www.glue.umd.edu/~ajaleel/workload/) - Full run memory characterization of SPEC workloads
- [PhysicsBench](http://sourceforge.net/projects/physicsbench/) - A benchmark suite to represent game physics
- [San Diego Vision Benchmark Suite](http://parallel.ucsd.edu/vision)

## Reconfigurable Platforms

- [MOLEN Platform](http://ce.et.tudelft.nl/MOLEN/Prototype/) - allows software and reconfigurable hardware co-execution. User can implement functions in reconfigurable hardware, compile supporting application software, and experiment on silicon.

## Tool Summaries

- [Instruction-Level Simulation And Tracing](http://www.xsim.com/bib/)
- [A Processor Based Classification of the Instrumentation and Simulation Tools](http://www.cs.inf.ethz.ch/~chihaia/instr-sim.html) - a summary of the many tools available for simulation and instrumentation.

以上内容引用自[威斯康辛大学网站](http://www.cs.inf.ethz.ch/~chihaia/instr-sim.html)，但是内容已经太老，有时间需要进行内容更新。

## X86主流仿真器总结

### 根据仿真细节对仿真器进行分类

仿真器分类：

- 功能模拟器
  功能模拟器仅实现架构并专注于实现与建模架构相同的功能，可以理解为行为级模型。
  优点：速度快
  缺点：无法追踪微架构参数的细节
  实例：
  - SimpleScalar: 一个全面的工具集，具有多种模拟模型专注于不同架构功能的模拟，其中sim-safe, sim-fast等为时序模拟器
  - Simics: 支持前向/后向执行程序的功能模型
  - SimCore: Alpha处理器功能模拟器
  - EduMIPS64: java实现的MIPS可视化功能模拟器
  - HASE: 用于计算机体系结构的高级模拟和可视化的工具
  - Barra: GPGPU功能模拟器，支持CUDA
  - gem5中的AtomicSimple CPU模型
  
  创建功能模拟器的一种替代方法是使用代码检测程序的二进制文件，该代码负责在程序在真实硬件上执行时收集所需信息，如Pin tools。有许多模拟器（例如 CMP$im、Sniper），它们也依赖于仪器工具来执行功能模拟。

- 时序模拟器
  也称为性能模拟器，模拟处理器的微架构。 它们生成有关目标系统的时间/性能的详细统计信息。时序模拟器有不同的子类型，具体取决于模拟器中包含的详细程度：周期级模拟器、事件驱动模拟器和间隔模拟器。
  实例：
  - Cycle-level Simulators
    - SimpleScalar中的sim-outorder
    - MSim: Alpha架构的多线程微架构模拟器
  - Event-driven Simulators
    - SESC: 支持MIPS ISA的事件驱动模拟器，支持CMPs和PIM
    - RSim: 聚焦于ILP和shared memory multiprocessors
    - SMARTS(Sampling microarchitecture simulation) + Flexus(Simics) -> SimFlex: 支持多种存储模型，但是仅支持顺序CPU模型
  - Interval Simlulators
    随着研究重点转向多核和众核系统，研究人员一直在寻找新的模拟技术，以平衡模拟精度和速度，作为周期级和仅事件驱动的模拟器的替代方案。 例如，区间模拟是最近提出的技术之一。 这种技术利用了这样一个事实，即通过流水线的常规指令流可以根据未命中事件（缓存未命中、分支错误预测）分解为间隔集。 架构模拟器的特殊用途部分，如分支预测器和内存系统，可用于模拟未命中事件并找到它们的确切时间。 然后，这些时间与分析模型一起用于估计每个指令间隔的持续时间。

- 集成时序和功能模拟器
  - Timing-directed: 时序模型引导仿真并指导功能模型执行指令，可以模拟投机路径
  - Functional-first: 使用功能模型生成指令跟踪，这些指令跟踪被馈送到时序模型以得出详细的仿真，用这种模拟器很难对推测路径进行建模。
  - Timing-first: 执行指令并使用单独的功能模型来验证其执行。

### 根据目标范围对模拟器进行分类

- FULL-SYSTEM SIMULATOR
- APPLICATION LEVEL/USER MODE SIMULATOR
  系统调用通常被模拟器绕过，由底层主机操作系统提供服务

### 根据模拟器的输入对模拟器进行分类

- TRACE-DRIVEN SIMULATORS
- EXECUTION-DRIVEN SIMULATORS

### OTHER SIMULATOR CATEGORIES

- MULTIPROCESSOR/MULTICORE SIMULATORS
- ENERGY AND POWER SIMULATORS
- SPECIALIZED/ACCELERATOR SIMULATORS
- MODULAR SIMULATORS

**SUMMARY**

| Name                     	| Supported hosts (ISA/OS)                                                            	| Supported targets (ISA)                                    	| Category                                                	| Supported pipeline models                            	| MultiCore Support 	| Notes                                                                                                                	|
|--------------------------	|-------------------------------------------------------------------------------------	|------------------------------------------------------------	|---------------------------------------------------------	|------------------------------------------------------	|-------------------	|----------------------------------------------------------------------------------------------------------------------	|
| ASim                     	| x86                                                                                 	| Alpha, x86                                                 	| UM/MOD/TIM (decopled timing and functional models)      	| out-of-order                                         	| yes               	|                                                                                                                      	|
| Augmint                  	| x86/Unix<br>x86/Windows NT                                                          	| x86                                                        	| EDr/TD                                                  	| -                                                    	| yes               	| based on MINT and Tango Lite                                                                                         	|
| CMP$im                   	| x86                                                                                 	| x86                                                        	| parallel UM cache (decoupled)                           	| -                                                    	| yes               	| uses Pin for functional simulation                                                                                   	|
| COTSon                   	| x86                                                                                 	| x86                                                        	| FSys/FUNC                                               	| -                                                    	| yes               	|                                                                                                                      	|
| Dinero IV                	| x86/Linux,<br>Alpha/Linux,<br>x86/Solaris,<br>Alpha/OSF,<br>SPARC/Solaris           	| input trace files                                          	| TD cache                                                	| -                                                    	| no                	|                                                                                                                      	|
| DRAMSim                  	| x86/Linux                                                                           	| input trace files                                          	| TD cycle-level DRAM                                     	| -                                                    	| no                	| integrated with many other simulators like Sim-Alpha, GEMS, MASE, MARSSx86                                           	|
| ESESC                    	| x86-64/Linux<br>ARMv7                                                               	| ARMv7                                                      	| TIM/UM (cycle-level)                                    	| out-of-order,<br>in-order                            	| yes               	| has power and thermal models, supports CPU-GPU simulation                                                            	|
| Flexus                   	| x86/Linux                                                                           	| SPARC<br>x86                                               	| FSys/TIM/EDr (cycle-level)                              	| in-order,<br>out-of-order                            	| yes               	| uses Simics for full system simulation                                                                               	|
| gem5                     	| x86, ARM, SPARC, Alpha, PPC/<br>Linux, MacOSx, Solaris, OpenBSD                     	| x86, ARM, MIPS, Alpha, PPC, SPARC                          	| FSys/MOD/TIM (cycle-level)                              	| in-order,<br>out-of-order                            	| yes               	| based on M5 and GEMS simulators                                                                                      	|
| GEMS                     	| x86/Linux,<br>AMD64-linux,<br>SPARCV9 (Solaris 8)                                   	| SPARC, x86                                                 	| FSys/TIM (decoupled functional and timing models)       	| out-of-order                                         	| yes               	| uses Simics for functional simulation, not maintained now                                                            	|
| GPGPUSim                 	| Linux                                                                               	| PTX and SASS,<br>PTXPlus                                   	| UM cycle-level (decoupled timing and functional models) 	| in-order,<br>out-of-order                            	| yes               	| supports Nvidia's Fermi and GT200 like GPUs, integrates energy model(GpuWattch)                                      	|
| Graphite                 	| x86/Linux                                                                           	| x86                                                        	| parallel UM/TIM (decoupled)                             	| in-order within or<br>out-of order memory completion 	| yes               	| uses Pin for functional simulation, integrates power model                                                           	|
| HASE                     	| x86/Linux,<br>MAC,<br>Windows                                                       	| MIPS                                                       	| MOD/FSys                                                	| out-of-order                                         	| no                	| based on Sim++                                                                                                       	|
| HAsim                    	| FPGA                                                                                	| MIPS                                                       	| FPGA based TIM                                          	| out-of-order                                         	| yes               	|                                                                                                                      	|
| LSE                      	| x86/Unix                                                                            	| PowerPC, SPARC,IA64, DLX                                   	| MOD                                                     	| out-of-order                                         	| yes               	|                                                                                                                      	|
| LiveSim                  	| x86                                                                                 	| MIPS64                                                     	| TIM/UM (cycle-level)                                    	| out-of-order                                         	| no                	| based on QEMU and ESESC                                                                                              	|
| MARSSx86                 	| x86-64/Linux                                                                        	| x86-64                                                     	| FSys/TIM (decoupled functional and timing models)       	| in-order, out-of-order                               	| yes               	| based on QEMU and PTL-Sim                                                                                            	|
| McPAT                    	| x86/Linux                                                                           	| Alpha, ARM, x86, SPARC                                     	| power, area and TIM                                     	| -                                                    	| yes               	| flexible interface for easier integration with performance simulators                                                	|
| McSimA+                  	| x86                                                                                 	| x86                                                        	| UM/TIM (decoupled functional and timing models)         	| in-order, out-of-order                               	| yes (HMP)         	| uses Pin for functional simulation                                                                                   	|
| MicroLib                 	| x86                                                                                 	| Alpha, PowerPC, SHARC                                      	| MOD/FSys                                                	| out-of-order                                         	| no                	| modules are based on systemC                                                                                         	|
| Mint                     	| SGI, SPARC and DEC stations                                                         	| MIPS                                                       	| UM/EDr                                                  	| -                                                    	| yes               	| used by many other detailed simulators                                                                               	|
| MLRSim                   	| x86/Linux,<br>SGI IRIX, SPARC/Solaris                                               	| SPARC v8                                                   	| FSys/TIM (EvDr and MOD)                                 	| out-of-order                                         	| no                	| based on RSim                                                                                                        	|
| Multi2Sim                	| x86/Linux                                                                           	| MIPS32, x86, ARM, AMD Evergreen, NVIDIA Fermi              	| UM/MOD/TIM                                              	| out-of-order                                         	| yes (HMP)         	| major use case is CPU-GPU simulation                                                                                 	|
| MSim                     	| Linux/x86,<br>Win2000,<br>SPARc/Solaris                                             	| Alpha                                                      	| UM/TIM (cycle-level)                                    	| in-order,<br>out-of-order                            	| yes               	| based on SimpleScalar, integrates Wattch's power model                                                               	|
| OVPsim                   	| x86/Windows,<br>x86/Linux                                                           	| ARM, MIPS, x86                                             	| FSys/FUNC                                               	| -                                                    	| yes (HMP)         	| uses dynamic binary binary translation                                                                               	|
| PTLsim                   	| x86/Linux                                                                           	| x86                                                        	| FSys/TIM (cycle-level)                                  	| out-of-order                                         	| yes               	| processors like AMD K8, Intel P4 and Core 2 form the basis of core model, XEN integration for full system simulation 	|
| RSim                     	| SUN machines running Solaris 2.5,<br>SGI Power Challenge running IRIX 6.2           	| SPARC v8                                                   	| UM/EDr/EvDr/TIM                                         	| out-of-order                                         	| yes               	| based on MIPS R10000 architecture                                                                                    	|
| SESC                     	| Unix-based systems (e.g. Linux and Darwin/MacOSx)                                   	| MIPS                                                       	| UM/TIM/EvDr                                             	| out-of-order                                         	| yes               	| uses MINT emulator                                                                                                   	|
| Shade                    	| SPARC                                                                               	| SPARC (v8 and v9)                                          	| profiler                                                	| -                                                    	| no                	| supports dynamic profiling                                                                                           	|
| SIMCA                    	| SPARC/Solaris                                                                       	| Alpha, x86                                                 	| UM/EDr/TIM                                              	| out-of-order                                         	| yes               	| based on SimpleScalar, not in active development now                                                                 	|
| SimCore                  	| x86/Linux,<br>Alpha/Linux,<br>UltraSPARC/Solaris,<br>traSPARC/Solaris,<br>MIPS IRIX 	| Alpha                                                      	| UM FUNC                                                 	| -                                                    	| yes               	| multiprocessing support at functional level only                                                                     	|
| SIMFLEX                  	| x86/Linux                                                                           	| x86, SPARC                                                 	| FSys/MOD/TIM (decoupled functional and timing models)   	| out-of-order                                         	| yes               	| uses Simics for functional simulation and SMARTS for statistical sampling                                            	|
| SIMICS                   	| Alpha, PPC, UltraSPARC, x86/Linux, Windows                                          	| Alpha, ARM, MIPS, PPC, SPARC, x86, Linux, Solaris, Windows 	| FSys/FUNC                                               	| -                                                    	| yes               	| commercial simulator                                                                                                 	|
| SimOS                    	| x86/Linux,<br>MIPS IRIX                                                             	| SGI, IRIX MIPS                                             	| FSys/TIM                                                	| out-of-order                                         	| yes               	| based on MIPS R4000 & MIPS R10000, supports direct exection                                                          	|
| SimpleScalar             	| Linux/x86,<br>Win2000/x86,<br>SPARC/Solaris                                         	| Alpha, Pisa, ARM, x86                                      	| UM/EDr/TIM                                              	| out-of-order                                         	| no                	| models ranging from simple emulation to detailed simulation                                                          	|
| SiNUCA                   	| x86-64/Linux                                                                        	| x86-64                                                     	| TD/UM/TIM                                               	| out-of-order                                         	| yes               	| validated for Intel Conroe and Sandy-Bridge u-Arch                                                                   	|
| Sniper                   	| x86/Linux                                                                           	| x86, RISC-v                                                	| parallel UM/TIM                                         	| in-order,<br>out-of-order                            	| yes (HMP)         	| uses Pin for functional simulation, based on interval simulation                                                     	|
| SMTSIM                   	| Alpha/Unix,<br>x86/Linux                                                            	| Alpha                                                      	| TIM                                                     	| out-of-order                                         	| yes               	|                                                                                                                      	|
| SPim                     	| Windows, MacOSx, Linux                                                              	| MIPS32                                                     	| FUNC                                                    	| -                                                    	| no                	| used largely for teaching in academia                                                                                	|
| TEM2P2EST                	| x86/Linux                                                                           	| Alpha, Pisa, ARM, x86                                      	| power/TIM/ (cycle-level)                                	| out-of-order                                         	| no                	| based on SimpleScalar                                                                                                	|
| Turandot                 	| AIX, Linux                                                                          	| PowerPC                                                    	| UM/TIM                                                  	| in-order,<br>out-of-order                            	| yes               	|                                                                                                                      	|
| Wisconsin Wind Tunnel II 	| SPARC                                                                               	| SPARC                                                      	| parallel discrete EvDr/EDr                              	| in-order                                             	| yes               	| part of Wisconsin Wind Tunnel Project                                                                                	|
| Zesto                    	| x86                                                                                 	| x86                                                        	| UM/TIM cycle-level                                      	| out-of-order                                         	| yes               	| built on top of SimpleScalar                                                                                         	|
| ZSim                     	| x86/Linux                                                                           	| x86-64                                                     	| parallel TIM/UM simulator                               	| out-of-order,<br>in-order                            	| yes               	|                                                                                                                      	|

==Note: **FUNC**=functional, **TIM**=timing, **EvDr**=event-driven, **FSys**=full system, **UM**=user mode, **EDr**=execution-driven, **TD**=trace-driven, **MOD**=modular, **IS**=instruction set, **$\mu$Ar**=micro-architecture, **HMP**=heterogeneous multiprocessor==

## Reference

- 张乾龙, 侯锐, 杨思博, 赵博彦, 张立新. [体系结构模拟器在处理器设计过程中的作用](https://crad.ict.ac.cn/CN/10.7544/issn1000-1239.2019.20190044)[J]. 计算机研究与发展, 2019, 56(12): 2702-2719.
- https://pages.cs.wisc.edu/~arch/www/tools.html

[^1]: Akram, A., & Sawalha, L. (2019). A survey of computer architecture simulation techniques and tools. Ieee Access, 7, 78120-78145.