{"vcs1":{"timestamp_begin":1732513030.044719950, "rt":2.23, "ut":0.37, "st":0.26}}
{"vcselab":{"timestamp_begin":1732513032.350015891, "rt":1.01, "ut":0.33, "st":0.16}}
{"link":{"timestamp_begin":1732513033.445740927, "rt":0.33, "ut":0.11, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732513029.414356598}
{"VCS_COMP_START_TIME": 1732513029.414356598}
{"VCS_COMP_END_TIME": 1732513035.144538498}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 334588}}
{"stitch_vcselab": {"peak_mem": 231512}}
