// Seed: 2371325521
module module_0 ();
  logic id_1;
  ;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri1  id_1,
    output wire  id_2,
    input  uwire id_3
);
  parameter id_5 = -1;
  wire id_6, id_7, id_8, id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    input wire id_1,
    output supply1 id_2,
    input supply1 id_3,
    output wire id_4,
    input wire id_5,
    output tri id_6,
    input wire id_7,
    output wor id_8,
    output tri1 id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri1 id_12,
    output tri id_13,
    input uwire id_14
);
  assign id_13 = id_12 ^ id_5;
  module_0 modCall_1 ();
endmodule
