<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/oreo/Src/FPGA-Gowin/vgaminikbd/impl/gwsynthesis/vgaminikbd.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/oreo/Src/FPGA-Gowin/vgaminikbd/src/vgaminikbd.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/oreo/Src/FPGA-Gowin/vgaminikbd/src/vgaminikbd.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed May 14 18:22:34 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>895</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>442</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clkin</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clkin_ibuf/I </td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>24.000(MHz)</td>
<td>83.363(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>29.671</td>
<td>uvga/ucharROM/prom_inst_0/DO[2]</td>
<td>uvga/pixel_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.596</td>
</tr>
<tr>
<td>2</td>
<td>29.954</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/currentCursorCol_1_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.313</td>
</tr>
<tr>
<td>3</td>
<td>30.021</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/currentCursorCol_2_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.246</td>
</tr>
<tr>
<td>4</td>
<td>30.343</td>
<td>uvga/scrollRow_0_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.281</td>
</tr>
<tr>
<td>5</td>
<td>30.358</td>
<td>uvga/scrollRow_0_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>11.266</td>
</tr>
<tr>
<td>6</td>
<td>30.449</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/currentCursorRow_1_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.818</td>
</tr>
<tr>
<td>7</td>
<td>30.568</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/currentCursorCol_5_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.699</td>
</tr>
<tr>
<td>8</td>
<td>30.757</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/currentCursorRow_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.510</td>
</tr>
<tr>
<td>9</td>
<td>30.764</td>
<td>uvga/scrollRow_0_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.859</td>
</tr>
<tr>
<td>10</td>
<td>30.835</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/currentCursorCol_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.432</td>
</tr>
<tr>
<td>11</td>
<td>30.846</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/scrollRow_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.420</td>
</tr>
<tr>
<td>12</td>
<td>31.034</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/scrollRow_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.233</td>
</tr>
<tr>
<td>13</td>
<td>31.056</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/currentCursorRow_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.210</td>
</tr>
<tr>
<td>14</td>
<td>31.084</td>
<td>uvga/scrollRow_0_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.539</td>
</tr>
<tr>
<td>15</td>
<td>31.112</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/currentCursorRow_2_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.154</td>
</tr>
<tr>
<td>16</td>
<td>31.200</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/scrollRow_2_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.067</td>
</tr>
<tr>
<td>17</td>
<td>31.387</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/currentCursorCol_4_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.880</td>
</tr>
<tr>
<td>18</td>
<td>31.394</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/scrollRow_4_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.872</td>
</tr>
<tr>
<td>19</td>
<td>31.397</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/currentCursorCol_6_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.869</td>
</tr>
<tr>
<td>20</td>
<td>31.538</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/currentCursorCol_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.728</td>
</tr>
<tr>
<td>21</td>
<td>31.923</td>
<td>uvga/inputCmdMemWrData_5_s0/Q</td>
<td>uvga/scrollRow_1_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.344</td>
</tr>
<tr>
<td>22</td>
<td>31.950</td>
<td>uvga/uhvsync/counterY_7_s0/Q</td>
<td>uvga/charHeightCounter_2_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.674</td>
</tr>
<tr>
<td>23</td>
<td>31.950</td>
<td>uvga/uhvsync/counterY_7_s0/Q</td>
<td>uvga/charHeightCounter_3_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.674</td>
</tr>
<tr>
<td>24</td>
<td>31.961</td>
<td>uvga/uhvsync/counterY_7_s0/Q</td>
<td>uvga/currentScanCharRow_1_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.662</td>
</tr>
<tr>
<td>25</td>
<td>31.961</td>
<td>uvga/uhvsync/counterY_7_s0/Q</td>
<td>uvga/currentScanCharRow_2_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.662</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>uvga/uhvsync/counterY_0_s0/Q</td>
<td>uvga/uhvsync/counterY_0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/Q</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>uuart0/rxClockDividerReg_1_s2/Q</td>
<td>uuart0/rxClockDividerReg_1_s2/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>uuart0/rxClockDividerReg_12_s1/Q</td>
<td>uuart0/rxClockDividerReg_12_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>uuart0/txClockDividerReg_3_s1/Q</td>
<td>uuart0/txClockDividerReg_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>uuart0/txClockDividerReg_12_s1/Q</td>
<td>uuart0/txClockDividerReg_12_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>uvga/ucharbufinit/initData_0_s1/Q</td>
<td>uvga/ucharbufinit/initData_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>uvga/ucharbufinit/initCursorCol_5_s0/Q</td>
<td>uvga/ucharbufinit/initCursorCol_5_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uvga/uheartbeat/userResetn_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>uvga/charWidthCounter_0_s0/Q</td>
<td>uvga/charWidthCounter_0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>uuart0/rxClockDividerReg_16_s2/Q</td>
<td>uuart0/rxClockDividerReg_16_s2/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>uuart0/txClockDividerReg_11_s3/Q</td>
<td>uuart0/txClockDividerReg_11_s3/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>uuart0/rxClockDividerReg_2_s1/Q</td>
<td>uuart0/rxClockDividerReg_2_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>uuart0/rxClockDividerReg_15_s1/Q</td>
<td>uuart0/rxClockDividerReg_15_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>uuart0/txClockDividerReg_5_s1/Q</td>
<td>uuart0/txClockDividerReg_5_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>uuart0/txClockDividerReg_6_s1/Q</td>
<td>uuart0/txClockDividerReg_6_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>uuart0/txClockDividerReg_18_s1/Q</td>
<td>uuart0/txClockDividerReg_18_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>uuart0/txClockDividerReg_19_s1/Q</td>
<td>uuart0/txClockDividerReg_19_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>uuart0/rxClockDividerReg_5_s1/Q</td>
<td>uuart0/rxClockDividerReg_5_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>uuart0/rxBitCount_3_s0/Q</td>
<td>uuart0/rxBitCount_3_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>uvga/ucharbufinit/initCursorCol_1_s0/Q</td>
<td>uvga/ucharbufinit/initCursorCol_1_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>uvga/ucharbufinit/initCursorCol_4_s0/Q</td>
<td>uvga/ucharbufinit/initCursorCol_4_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>uvga/currentScanCharRow_0_s1/Q</td>
<td>uvga/currentScanCharRow_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>uvga/charHeightCounter_1_s1/Q</td>
<td>uvga/charHeightCounter_1_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>uvga/currentScanCharRow_1_s0/Q</td>
<td>uvga/currentScanCharRow_1_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukdA/keyOut_s0</td>
</tr>
<tr>
<td>2</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukdB/keyOut_s0</td>
</tr>
<tr>
<td>3</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/rxBitCount_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/rxDataReg_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
<tr>
<td>6</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/rxClockDividerReg_1_s2</td>
</tr>
<tr>
<td>7</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uvga/currentCursorRow_4_s1</td>
</tr>
<tr>
<td>8</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uvga/currentCursorCol_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/rxClockDividerReg_13_s2</td>
</tr>
<tr>
<td>10</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uvga/currentCursorCol_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/pixel_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>6.087</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharROM/prom_inst_0/DO[2]</td>
</tr>
<tr>
<td>7.539</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>uvga/n818_s4/I0</td>
</tr>
<tr>
<td>8.600</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/n818_s4/F</td>
</tr>
<tr>
<td>9.019</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[3][B]</td>
<td>uvga/n818_s2/I2</td>
</tr>
<tr>
<td>10.080</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C11[3][B]</td>
<td style=" background: #97FFFF;">uvga/n818_s2/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td>uvga/n818_s1/I0</td>
</tr>
<tr>
<td>11.560</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td style=" background: #97FFFF;">uvga/n818_s1/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>uvga/n818_s0/I2</td>
</tr>
<tr>
<td>12.605</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" background: #97FFFF;">uvga/n818_s0/F</td>
</tr>
<tr>
<td>14.223</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR8[B]</td>
<td style=" font-weight:bold;">uvga/pixel_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[B]</td>
<td>uvga/pixel_s0/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR8[B]</td>
<td>uvga/pixel_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.809, 32.848%; route: 4.327, 37.313%; tC2Q: 3.460, 29.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/n419_s2/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n419_s2/F</td>
</tr>
<tr>
<td>9.257</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uvga/n410_s3/I1</td>
</tr>
<tr>
<td>10.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n410_s3/F</td>
</tr>
<tr>
<td>11.736</td>
<td>1.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>uvga/n415_s3/I0</td>
</tr>
<tr>
<td>12.835</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n415_s3/F</td>
</tr>
<tr>
<td>12.840</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>uvga/n415_s1/I1</td>
</tr>
<tr>
<td>13.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n415_s1/F</td>
</tr>
<tr>
<td>13.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>uvga/currentCursorCol_1_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>uvga/currentCursorCol_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.941, 43.677%; route: 5.913, 52.272%; tC2Q: 0.458, 4.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/n419_s2/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n419_s2/F</td>
</tr>
<tr>
<td>9.257</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uvga/n410_s3/I1</td>
</tr>
<tr>
<td>10.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n410_s3/F</td>
</tr>
<tr>
<td>11.571</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/n414_s2/I3</td>
</tr>
<tr>
<td>12.632</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/n414_s2/F</td>
</tr>
<tr>
<td>13.051</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>uvga/n414_s1/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/n414_s1/F</td>
</tr>
<tr>
<td>13.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>uvga/currentCursorCol_2_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>uvga/currentCursorCol_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.626, 41.135%; route: 6.162, 54.790%; tC2Q: 0.458, 4.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>uvga/scrollRow_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s1/Q</td>
</tr>
<tr>
<td>4.410</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>5.455</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>5.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>6.018</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>6.029</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td>uvga/n564_s1/I0</td>
</tr>
<tr>
<td>6.655</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/n564_s1/F</td>
</tr>
<tr>
<td>7.459</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[3][B]</td>
<td>uvga/n564_s0/I0</td>
</tr>
<tr>
<td>8.085</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/n564_s0/F</td>
</tr>
<tr>
<td>13.907</td>
<td>5.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.860, 25.353%; route: 7.962, 70.584%; tC2Q: 0.458, 4.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>uvga/scrollRow_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s1/Q</td>
</tr>
<tr>
<td>4.410</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>5.455</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/COUT</td>
</tr>
<tr>
<td>5.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>uvga/currentScrolledRow_1_s/CIN</td>
</tr>
<tr>
<td>6.018</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_1_s/SUM</td>
</tr>
<tr>
<td>6.029</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td>uvga/n564_s1/I0</td>
</tr>
<tr>
<td>6.655</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/n564_s1/F</td>
</tr>
<tr>
<td>7.459</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[3][B]</td>
<td>uvga/n564_s0/I0</td>
</tr>
<tr>
<td>8.085</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/n564_s0/F</td>
</tr>
<tr>
<td>13.893</td>
<td>5.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.860, 25.387%; route: 7.947, 70.545%; tC2Q: 0.458, 4.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorRow_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/n419_s2/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n419_s2/F</td>
</tr>
<tr>
<td>9.257</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uvga/n410_s3/I1</td>
</tr>
<tr>
<td>10.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n410_s3/F</td>
</tr>
<tr>
<td>11.241</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>uvga/n420_s3/I1</td>
</tr>
<tr>
<td>12.340</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n420_s3/F</td>
</tr>
<tr>
<td>12.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>uvga/n420_s1/I1</td>
</tr>
<tr>
<td>13.445</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n420_s1/F</td>
</tr>
<tr>
<td>13.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorRow_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>uvga/currentCursorRow_1_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>uvga/currentCursorRow_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.941, 45.674%; route: 5.419, 50.089%; tC2Q: 0.458, 4.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/n419_s2/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n419_s2/F</td>
</tr>
<tr>
<td>9.257</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uvga/n410_s3/I1</td>
</tr>
<tr>
<td>10.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n410_s3/F</td>
</tr>
<tr>
<td>11.256</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>uvga/n411_s3/I3</td>
</tr>
<tr>
<td>12.288</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">uvga/n411_s3/F</td>
</tr>
<tr>
<td>12.293</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>uvga/n411_s1/I1</td>
</tr>
<tr>
<td>13.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n411_s1/F</td>
</tr>
<tr>
<td>13.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>uvga/currentCursorCol_5_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>uvga/currentCursorCol_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.807, 44.931%; route: 5.433, 50.785%; tC2Q: 0.458, 4.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorRow_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/n419_s2/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n419_s2/F</td>
</tr>
<tr>
<td>9.257</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uvga/n410_s3/I1</td>
</tr>
<tr>
<td>10.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n410_s3/F</td>
</tr>
<tr>
<td>10.933</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>uvga/n421_s2/I3</td>
</tr>
<tr>
<td>12.032</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td style=" background: #97FFFF;">uvga/n421_s2/F</td>
</tr>
<tr>
<td>12.038</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>uvga/n421_s1/I0</td>
</tr>
<tr>
<td>13.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/n421_s1/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorRow_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>uvga/currentCursorRow_0_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>uvga/currentCursorRow_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.941, 47.013%; route: 5.110, 48.626%; tC2Q: 0.458, 4.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>uvga/scrollRow_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s1/Q</td>
</tr>
<tr>
<td>4.410</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/SUM</td>
</tr>
<tr>
<td>5.608</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>uvga/n565_s1/I0</td>
</tr>
<tr>
<td>6.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">uvga/n565_s1/F</td>
</tr>
<tr>
<td>7.197</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>uvga/n565_s0/I0</td>
</tr>
<tr>
<td>7.823</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">uvga/n565_s0/F</td>
</tr>
<tr>
<td>13.486</td>
<td>5.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.428, 22.360%; route: 7.973, 73.420%; tC2Q: 0.458, 4.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/n419_s2/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n419_s2/F</td>
</tr>
<tr>
<td>9.257</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uvga/n410_s3/I1</td>
</tr>
<tr>
<td>10.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n410_s3/F</td>
</tr>
<tr>
<td>11.395</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>uvga/n416_s2/I0</td>
</tr>
<tr>
<td>12.427</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/n416_s2/F</td>
</tr>
<tr>
<td>12.433</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>uvga/n416_s5/I0</td>
</tr>
<tr>
<td>13.059</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">uvga/n416_s5/F</td>
</tr>
<tr>
<td>13.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>uvga/currentCursorCol_0_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>uvga/currentCursorCol_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.401, 42.189%; route: 5.572, 53.418%; tC2Q: 0.458, 4.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/n419_s2/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n419_s2/F</td>
</tr>
<tr>
<td>9.257</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uvga/n410_s3/I1</td>
</tr>
<tr>
<td>10.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n410_s3/F</td>
</tr>
<tr>
<td>10.911</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>uvga/n426_s3/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">uvga/n426_s3/F</td>
</tr>
<tr>
<td>11.948</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>uvga/n426_s1/I1</td>
</tr>
<tr>
<td>13.047</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">uvga/n426_s1/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>uvga/scrollRow_0_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>uvga/scrollRow_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 46.775%; route: 5.088, 48.827%; tC2Q: 0.458, 4.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/n419_s2/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n419_s2/F</td>
</tr>
<tr>
<td>9.257</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uvga/n410_s3/I1</td>
</tr>
<tr>
<td>10.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n410_s3/F</td>
</tr>
<tr>
<td>10.933</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>uvga/n423_s3/I3</td>
</tr>
<tr>
<td>12.032</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td style=" background: #97FFFF;">uvga/n423_s3/F</td>
</tr>
<tr>
<td>12.038</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>uvga/n423_s1/I1</td>
</tr>
<tr>
<td>12.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td style=" background: #97FFFF;">uvga/n423_s1/F</td>
</tr>
<tr>
<td>12.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>uvga/scrollRow_3_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>uvga/scrollRow_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.664, 45.579%; route: 5.110, 49.942%; tC2Q: 0.458, 4.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorRow_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/n419_s2/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n419_s2/F</td>
</tr>
<tr>
<td>9.257</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uvga/n410_s3/I1</td>
</tr>
<tr>
<td>10.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n410_s3/F</td>
</tr>
<tr>
<td>10.911</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>uvga/n418_s2/I3</td>
</tr>
<tr>
<td>12.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n418_s2/F</td>
</tr>
<tr>
<td>12.015</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>uvga/n418_s1/I0</td>
</tr>
<tr>
<td>12.837</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">uvga/n418_s1/F</td>
</tr>
<tr>
<td>12.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorRow_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>uvga/currentCursorRow_3_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>uvga/currentCursorRow_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.664, 45.680%; route: 5.088, 49.831%; tC2Q: 0.458, 4.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>uvga/scrollRow_0_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s1/Q</td>
</tr>
<tr>
<td>4.410</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>uvga/currentScrolledRow_0_s/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_0_s/SUM</td>
</tr>
<tr>
<td>5.608</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>uvga/n565_s1/I0</td>
</tr>
<tr>
<td>6.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">uvga/n565_s1/F</td>
</tr>
<tr>
<td>7.197</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>uvga/n565_s0/I0</td>
</tr>
<tr>
<td>7.823</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">uvga/n565_s0/F</td>
</tr>
<tr>
<td>13.166</td>
<td>5.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.428, 23.039%; route: 7.653, 72.612%; tC2Q: 0.458, 4.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorRow_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/n419_s2/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n419_s2/F</td>
</tr>
<tr>
<td>9.257</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uvga/n410_s3/I1</td>
</tr>
<tr>
<td>10.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n410_s3/F</td>
</tr>
<tr>
<td>10.922</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>uvga/n419_s3/I1</td>
</tr>
<tr>
<td>11.954</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">uvga/n419_s3/F</td>
</tr>
<tr>
<td>11.959</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>uvga/n419_s1/I2</td>
</tr>
<tr>
<td>12.781</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">uvga/n419_s1/F</td>
</tr>
<tr>
<td>12.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorRow_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>uvga/currentCursorRow_2_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>uvga/currentCursorRow_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.597, 45.271%; route: 5.099, 50.216%; tC2Q: 0.458, 4.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/n419_s2/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n419_s2/F</td>
</tr>
<tr>
<td>9.108</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>uvga/n424_s4/I0</td>
</tr>
<tr>
<td>10.134</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C4[1][A]</td>
<td style=" background: #97FFFF;">uvga/n424_s4/F</td>
</tr>
<tr>
<td>10.557</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>uvga/n424_s3/I2</td>
</tr>
<tr>
<td>11.656</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n424_s3/F</td>
</tr>
<tr>
<td>11.661</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>uvga/n424_s1/I2</td>
</tr>
<tr>
<td>12.693</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">uvga/n424_s1/F</td>
</tr>
<tr>
<td>12.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>uvga/scrollRow_2_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>uvga/scrollRow_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.078, 50.444%; route: 4.530, 45.003%; tC2Q: 0.458, 4.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>uvga/n410_s5/I3</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/n410_s5/F</td>
</tr>
<tr>
<td>8.608</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uvga/n414_s6/I1</td>
</tr>
<tr>
<td>9.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n414_s6/F</td>
</tr>
<tr>
<td>10.239</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>uvga/n412_s3/I2</td>
</tr>
<tr>
<td>11.265</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" background: #97FFFF;">uvga/n412_s3/F</td>
</tr>
<tr>
<td>11.684</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>uvga/n412_s1/I2</td>
</tr>
<tr>
<td>12.506</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n412_s1/F</td>
</tr>
<tr>
<td>12.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>uvga/currentCursorCol_4_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>uvga/currentCursorCol_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.591, 46.470%; route: 4.830, 48.891%; tC2Q: 0.458, 4.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/n419_s2/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n419_s2/F</td>
</tr>
<tr>
<td>8.624</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>uvga/n426_s6/I1</td>
</tr>
<tr>
<td>9.685</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/n426_s6/F</td>
</tr>
<tr>
<td>10.107</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[3][B]</td>
<td>uvga/n424_s2/I3</td>
</tr>
<tr>
<td>10.733</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C5[3][B]</td>
<td style=" background: #97FFFF;">uvga/n424_s2/F</td>
</tr>
<tr>
<td>11.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>uvga/n422_s1/I0</td>
</tr>
<tr>
<td>12.499</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n422_s1/F</td>
</tr>
<tr>
<td>12.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>uvga/scrollRow_4_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>uvga/scrollRow_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.234, 42.888%; route: 5.180, 52.469%; tC2Q: 0.458, 4.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/n419_s2/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n419_s2/F</td>
</tr>
<tr>
<td>8.782</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][A]</td>
<td>uvga/n414_s3/I3</td>
</tr>
<tr>
<td>9.808</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/n414_s3/F</td>
</tr>
<tr>
<td>10.229</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][B]</td>
<td>uvga/n410_s4/I3</td>
</tr>
<tr>
<td>11.255</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][B]</td>
<td style=" background: #97FFFF;">uvga/n410_s4/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>uvga/n410_s1/I2</td>
</tr>
<tr>
<td>12.496</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/n410_s1/F</td>
</tr>
<tr>
<td>12.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>uvga/currentCursorCol_6_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>uvga/currentCursorCol_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.795, 48.585%; route: 4.616, 46.771%; tC2Q: 0.458, 4.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/n419_s2/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n419_s2/F</td>
</tr>
<tr>
<td>9.257</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uvga/n410_s3/I1</td>
</tr>
<tr>
<td>10.079</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n410_s3/F</td>
</tr>
<tr>
<td>11.256</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>uvga/n413_s1/I1</td>
</tr>
<tr>
<td>12.355</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" background: #97FFFF;">uvga/n413_s1/F</td>
</tr>
<tr>
<td>12.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>uvga/currentCursorCol_3_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>uvga/currentCursorCol_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.842, 39.494%; route: 5.428, 55.795%; tC2Q: 0.458, 4.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/inputCmdMemWrData_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>uvga/inputCmdMemWrData_5_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">uvga/inputCmdMemWrData_5_s0/Q</td>
</tr>
<tr>
<td>5.035</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>uvga/n315_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n315_s2/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>uvga/n419_s2/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n419_s2/F</td>
</tr>
<tr>
<td>8.624</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>uvga/n426_s6/I1</td>
</tr>
<tr>
<td>9.685</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/n426_s6/F</td>
</tr>
<tr>
<td>10.111</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>uvga/n425_s3/I0</td>
</tr>
<tr>
<td>10.933</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n425_s3/F</td>
</tr>
<tr>
<td>10.939</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>uvga/n425_s1/I2</td>
</tr>
<tr>
<td>11.971</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">uvga/n425_s1/F</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>uvga/scrollRow_1_s1/CLK</td>
</tr>
<tr>
<td>43.893</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>uvga/scrollRow_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.836, 51.756%; route: 4.050, 43.339%; tC2Q: 0.458, 4.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uhvsync/counterY_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charHeightCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>uvga/uhvsync/counterY_7_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterY_7_s0/Q</td>
</tr>
<tr>
<td>3.904</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>uvga/n822_s2/I2</td>
</tr>
<tr>
<td>4.726</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">uvga/n822_s2/F</td>
</tr>
<tr>
<td>4.736</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>uvga/uhvsync/n116_s30/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">uvga/uhvsync/n116_s30/F</td>
</tr>
<tr>
<td>6.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>uvga/uhvsync/inDisplayArea_Z_s0/I3</td>
</tr>
<tr>
<td>7.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C12[2][B]</td>
<td style=" background: #97FFFF;">uvga/uhvsync/inDisplayArea_Z_s0/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>uvga/n971_s0/I3</td>
</tr>
<tr>
<td>9.381</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">uvga/n971_s0/F</td>
</tr>
<tr>
<td>10.551</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][A]</td>
<td>uvga/n658_s2/I0</td>
</tr>
<tr>
<td>11.176</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R3C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/n658_s2/F</td>
</tr>
<tr>
<td>12.301</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>uvga/charHeightCounter_2_s0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>uvga/charHeightCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.467, 46.176%; route: 4.748, 49.086%; tC2Q: 0.458, 4.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uhvsync/counterY_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charHeightCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>uvga/uhvsync/counterY_7_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterY_7_s0/Q</td>
</tr>
<tr>
<td>3.904</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>uvga/n822_s2/I2</td>
</tr>
<tr>
<td>4.726</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">uvga/n822_s2/F</td>
</tr>
<tr>
<td>4.736</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>uvga/uhvsync/n116_s30/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">uvga/uhvsync/n116_s30/F</td>
</tr>
<tr>
<td>6.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>uvga/uhvsync/inDisplayArea_Z_s0/I3</td>
</tr>
<tr>
<td>7.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C12[2][B]</td>
<td style=" background: #97FFFF;">uvga/uhvsync/inDisplayArea_Z_s0/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>uvga/n971_s0/I3</td>
</tr>
<tr>
<td>9.381</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">uvga/n971_s0/F</td>
</tr>
<tr>
<td>10.551</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][A]</td>
<td>uvga/n658_s2/I0</td>
</tr>
<tr>
<td>11.176</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R3C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/n658_s2/F</td>
</tr>
<tr>
<td>12.301</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>uvga/charHeightCounter_3_s0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>uvga/charHeightCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.467, 46.176%; route: 4.748, 49.086%; tC2Q: 0.458, 4.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uhvsync/counterY_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentScanCharRow_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>uvga/uhvsync/counterY_7_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterY_7_s0/Q</td>
</tr>
<tr>
<td>3.904</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>uvga/n822_s2/I2</td>
</tr>
<tr>
<td>4.726</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">uvga/n822_s2/F</td>
</tr>
<tr>
<td>4.736</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>uvga/uhvsync/n116_s30/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">uvga/uhvsync/n116_s30/F</td>
</tr>
<tr>
<td>6.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>uvga/uhvsync/inDisplayArea_Z_s0/I3</td>
</tr>
<tr>
<td>7.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C12[2][B]</td>
<td style=" background: #97FFFF;">uvga/uhvsync/inDisplayArea_Z_s0/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>uvga/n971_s0/I3</td>
</tr>
<tr>
<td>9.381</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">uvga/n971_s0/F</td>
</tr>
<tr>
<td>10.551</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][A]</td>
<td>uvga/n658_s2/I0</td>
</tr>
<tr>
<td>11.176</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R3C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/n658_s2/F</td>
</tr>
<tr>
<td>12.289</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">uvga/currentScanCharRow_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>uvga/currentScanCharRow_1_s0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>uvga/currentScanCharRow_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.467, 46.232%; route: 4.737, 49.025%; tC2Q: 0.458, 4.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uhvsync/counterY_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentScanCharRow_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>uvga/uhvsync/counterY_7_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterY_7_s0/Q</td>
</tr>
<tr>
<td>3.904</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>uvga/n822_s2/I2</td>
</tr>
<tr>
<td>4.726</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">uvga/n822_s2/F</td>
</tr>
<tr>
<td>4.736</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>uvga/uhvsync/n116_s30/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">uvga/uhvsync/n116_s30/F</td>
</tr>
<tr>
<td>6.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>uvga/uhvsync/inDisplayArea_Z_s0/I3</td>
</tr>
<tr>
<td>7.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C12[2][B]</td>
<td style=" background: #97FFFF;">uvga/uhvsync/inDisplayArea_Z_s0/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>uvga/n971_s0/I3</td>
</tr>
<tr>
<td>9.381</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">uvga/n971_s0/F</td>
</tr>
<tr>
<td>10.551</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][A]</td>
<td>uvga/n658_s2/I0</td>
</tr>
<tr>
<td>11.176</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R3C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/n658_s2/F</td>
</tr>
<tr>
<td>12.289</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" font-weight:bold;">uvga/currentScanCharRow_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>uvga/currentScanCharRow_2_s0/CLK</td>
</tr>
<tr>
<td>44.250</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>uvga/currentScanCharRow_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.467, 46.232%; route: 4.737, 49.025%; tC2Q: 0.458, 4.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uhvsync/counterY_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uhvsync/counterY_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>uvga/uhvsync/counterY_0_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterY_0_s0/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>uvga/uhvsync/n68_s2/I0</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">uvga/uhvsync/n68_s2/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterY_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>uvga/uhvsync/counterY_0_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>uvga/uhvsync/counterY_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_0_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>uvga/uheartbeat/n17_s3/I0</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" background: #97FFFF;">uvga/uheartbeat/n17_s3/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>uuart0/rxClockDividerReg_1_s2/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_1_s2/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>uuart0/n229_s4/I3</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n229_s4/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>uuart0/rxClockDividerReg_1_s2/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>uuart0/rxClockDividerReg_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>uuart0/rxClockDividerReg_12_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_12_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>uuart0/n218_s2/I2</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n218_s2/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>uuart0/rxClockDividerReg_12_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>uuart0/rxClockDividerReg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>uuart0/txClockDividerReg_3_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_3_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>uuart0/n481_s2/I3</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n481_s2/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>uuart0/txClockDividerReg_3_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>uuart0/txClockDividerReg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>uuart0/txClockDividerReg_12_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_12_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>uuart0/n472_s2/I3</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n472_s2/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>uuart0/txClockDividerReg_12_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>uuart0/txClockDividerReg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initData_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>uvga/ucharbufinit/initData_0_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_0_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>uvga/ucharbufinit/n82_s3/I0</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n82_s3/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>uvga/ucharbufinit/initData_0_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>uvga/ucharbufinit/initData_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initCursorCol_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorCol_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>uvga/ucharbufinit/initCursorCol_5_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorCol_5_s0/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>uvga/ucharbufinit/n96_s2/I2</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n96_s2/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorCol_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>uvga/ucharbufinit/initCursorCol_5_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>uvga/ucharbufinit/initCursorCol_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>uvga/uheartbeat/n25_s1/I0</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">uvga/uheartbeat/n25_s1/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/charWidthCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charWidthCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>uvga/charWidthCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">uvga/charWidthCounter_0_s0/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>uvga/nextCharWidthCounter_0_s2/I0</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">uvga/nextCharWidthCounter_0_s2/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">uvga/charWidthCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>uvga/charWidthCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>uvga/charWidthCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_16_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>uuart0/rxClockDividerReg_16_s2/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_16_s2/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>uuart0/n214_s7/I2</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n214_s7/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_16_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>uuart0/rxClockDividerReg_16_s2/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>uuart0/rxClockDividerReg_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_11_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>uuart0/txClockDividerReg_11_s3/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_11_s3/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>uuart0/n473_s7/I2</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n473_s7/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_11_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>uuart0/txClockDividerReg_11_s3/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>uuart0/txClockDividerReg_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>uuart0/rxClockDividerReg_2_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_2_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>uuart0/n228_s4/I1</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n228_s4/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>uuart0/rxClockDividerReg_2_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>uuart0/rxClockDividerReg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>uuart0/rxClockDividerReg_15_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_15_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>uuart0/n215_s2/I3</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n215_s2/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>uuart0/rxClockDividerReg_15_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>uuart0/rxClockDividerReg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>uuart0/txClockDividerReg_5_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_5_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>uuart0/n479_s4/I0</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n479_s4/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>uuart0/txClockDividerReg_5_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>uuart0/txClockDividerReg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>uuart0/txClockDividerReg_6_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C18[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_6_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>uuart0/n478_s2/I3</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n478_s2/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>uuart0/txClockDividerReg_6_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>uuart0/txClockDividerReg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>uuart0/txClockDividerReg_18_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_18_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>uuart0/n466_s2/I3</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n466_s2/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>uuart0/txClockDividerReg_18_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>uuart0/txClockDividerReg_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>uuart0/txClockDividerReg_19_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_19_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>uuart0/n465_s2/I3</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n465_s2/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>uuart0/txClockDividerReg_19_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>uuart0/txClockDividerReg_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uuart0/rxClockDividerReg_5_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_5_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uuart0/n159_s3/I1</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n159_s3/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uuart0/rxClockDividerReg_5_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uuart0/rxClockDividerReg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxBitCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxBitCount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>uuart0/rxBitCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxBitCount_3_s0/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>uuart0/n177_s5/I2</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n177_s5/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxBitCount_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>uuart0/rxBitCount_3_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>uuart0/rxBitCount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>uvga/ucharbufinit/initCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorCol_1_s0/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>uvga/ucharbufinit/n100_s2/I0</td>
</tr>
<tr>
<td>3.278</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n100_s2/F</td>
</tr>
<tr>
<td>3.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorCol_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>uvga/ucharbufinit/initCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>uvga/ucharbufinit/initCursorCol_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initCursorCol_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorCol_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>uvga/ucharbufinit/initCursorCol_4_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorCol_4_s0/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>uvga/ucharbufinit/n97_s2/I1</td>
</tr>
<tr>
<td>3.278</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n97_s2/F</td>
</tr>
<tr>
<td>3.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorCol_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>uvga/ucharbufinit/initCursorCol_4_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>uvga/ucharbufinit/initCursorCol_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentScanCharRow_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentScanCharRow_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>uvga/currentScanCharRow_0_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">uvga/currentScanCharRow_0_s1/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>uvga/nextCurrentScanCharRow_0_s3/I2</td>
</tr>
<tr>
<td>3.278</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">uvga/nextCurrentScanCharRow_0_s3/F</td>
</tr>
<tr>
<td>3.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">uvga/currentScanCharRow_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>uvga/currentScanCharRow_0_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>uvga/currentScanCharRow_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/charHeightCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charHeightCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>uvga/charHeightCounter_1_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_1_s1/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>uvga/nextCharHeightCounter_1_s2/I0</td>
</tr>
<tr>
<td>3.278</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">uvga/nextCharHeightCounter_1_s2/F</td>
</tr>
<tr>
<td>3.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>uvga/charHeightCounter_1_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>uvga/charHeightCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentScanCharRow_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentScanCharRow_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>uvga/currentScanCharRow_1_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">uvga/currentScanCharRow_1_s0/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>uvga/nextCurrentScanCharRow_1_s0/I1</td>
</tr>
<tr>
<td>3.278</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td style=" background: #97FFFF;">uvga/nextCurrentScanCharRow_1_s0/F</td>
</tr>
<tr>
<td>3.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">uvga/currentScanCharRow_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>199</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>uvga/currentScanCharRow_1_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>uvga/currentScanCharRow_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ukdA/keyOut_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ukdA/keyOut_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ukdA/keyOut_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ukdB/keyOut_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ukdB/keyOut_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ukdB/keyOut_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uuart0/rxBitCount_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/rxBitCount_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/rxBitCount_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uuart0/rxDataReg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/rxDataReg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/rxDataReg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/txClockDividerReg_13_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/txClockDividerReg_13_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uuart0/rxClockDividerReg_1_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/rxClockDividerReg_1_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/rxClockDividerReg_1_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uvga/currentCursorRow_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uvga/currentCursorRow_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uvga/currentCursorRow_4_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uvga/currentCursorCol_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uvga/currentCursorCol_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uvga/currentCursorCol_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uuart0/rxClockDividerReg_13_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/rxClockDividerReg_13_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/rxClockDividerReg_13_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uvga/currentCursorCol_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.216</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.479</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uvga/currentCursorCol_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.050</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.234</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uvga/currentCursorCol_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>199</td>
<td>clk</td>
<td>29.671</td>
<td>0.262</td>
</tr>
<tr>
<td>42</td>
<td>charBufferInitInProgress</td>
<td>31.559</td>
<td>2.031</td>
</tr>
<tr>
<td>21</td>
<td>n221_8</td>
<td>32.823</td>
<td>1.372</td>
</tr>
<tr>
<td>21</td>
<td>counterXMaxxed</td>
<td>35.492</td>
<td>1.165</td>
</tr>
<tr>
<td>20</td>
<td>inputCmdValid_r0</td>
<td>37.211</td>
<td>2.313</td>
</tr>
<tr>
<td>17</td>
<td>currentCursorRow[0]</td>
<td>31.004</td>
<td>1.807</td>
</tr>
<tr>
<td>17</td>
<td>currentCursorCol_5_8</td>
<td>36.019</td>
<td>3.277</td>
</tr>
<tr>
<td>16</td>
<td>debug2_d_3</td>
<td>33.015</td>
<td>0.882</td>
</tr>
<tr>
<td>16</td>
<td>n971_3</td>
<td>31.950</td>
<td>1.495</td>
</tr>
<tr>
<td>16</td>
<td>rxClockDividerReg_9_12</td>
<td>32.823</td>
<td>2.298</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C18</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
