// Seed: 3283182818
module module_0 (
    input wand id_0,
    output wor id_1,
    input supply0 id_2,
    input wor id_3,
    output wor id_4,
    input wire id_5,
    input tri1 id_6,
    output tri1 id_7,
    input tri1 id_8,
    output wand id_9,
    input tri0 id_10,
    input tri0 id_11
);
  assign id_7 = 1;
  wire id_13;
  ;
  logic id_14;
  wire  id_15;
  tranif0 (id_4, 1'b0, -1, 1, 1'd0 == -1);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input wor id_3,
    output tri id_4,
    output tri1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input supply1 id_8
);
  parameter id_10 = {1{1}};
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_8,
      id_4,
      id_7,
      id_6,
      id_4,
      id_1,
      id_5,
      id_1,
      id_2
  );
endmodule
