{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -O3)",
  "modules": {
    "bridge_1m_to_16m": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/utils/bridge.v:1.1-84.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "s_axis_tdata": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "s_axis_tvalid": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "s_axis_tready": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "m_axis_tdata": {
          "direction": "output",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ]
        },
        "m_axis_tvalid": {
          "direction": "output",
          "bits": [ 70 ]
        },
        "m_axis_tready": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "ce_1m": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "ce_16m": {
          "direction": "input",
          "bits": [ 73 ]
        }
      },
      "cells": {
        "$auto$proc_dff.cc:220:proc_dff$28": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 74 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$33": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 75 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$38": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 76 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$43": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 77 ]
          }
        },
        "$eq${workspace}/verilog/utils/bridge.v:78$11": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:78.17-78.31"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and${workspace}/verilog/utils/bridge.v:29$1": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:29.25-29.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36 ],
            "B": [ 37 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and${workspace}/verilog/utils/bridge.v:29$2": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:29.25-29.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 80 ],
            "B": [ 72 ],
            "Y": [ 81 ]
          }
        },
        "$logic_and${workspace}/verilog/utils/bridge.v:30$3": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:30.23-30.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70 ],
            "B": [ 71 ],
            "Y": [ 82 ]
          }
        },
        "$logic_and${workspace}/verilog/utils/bridge.v:30$4": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:30.23-30.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 82 ],
            "B": [ 73 ],
            "Y": [ 83 ]
          }
        },
        "$logic_and${workspace}/verilog/utils/bridge.v:78$12": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:78.17-78.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 81 ],
            "Y": [ 84 ]
          }
        },
        "$logic_not${workspace}/verilog/utils/bridge.v:34$6": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:34.13-34.19"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 85 ]
          }
        },
        "$logic_not${workspace}/verilog/utils/bridge.v:55$8": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:55.13-55.19"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 86 ]
          }
        },
        "$logic_not${workspace}/verilog/utils/bridge.v:75$10": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:75.13-75.19"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 87 ]
          }
        },
        "$procdff$32": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:74.5-82.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
            "Q": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ]
          }
        },
        "$procdff$37": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:54.5-71.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 120 ],
            "Q": [ 37 ]
          }
        },
        "$procdff$42": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:54.5-71.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 121 ],
            "Q": [ 70 ]
          }
        },
        "$procdff$47": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:33.5-51.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 122 ],
            "Q": [ 78 ]
          }
        },
        "$procmux$13": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:78.17-78.47|{workspace}/verilog/utils/bridge.v:78.13-80.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "S": [ 84 ],
            "Y": [ 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ]
          }
        },
        "$procmux$15": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/utils/bridge.v:0.0-0.0|{workspace}/verilog/utils/bridge.v:59.13-69.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", "1" ],
            "S": [ 78, 123 ],
            "Y": [ 120 ]
          }
        },
        "$procmux$17_CMP0": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/utils/bridge.v:0.0-0.0|{workspace}/verilog/utils/bridge.v:59.13-69.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "Y": [ 123 ]
          }
        },
        "$procmux$18": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/utils/bridge.v:0.0-0.0|{workspace}/verilog/utils/bridge.v:59.13-69.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1", "0" ],
            "S": [ 78, 124 ],
            "Y": [ 121 ]
          }
        },
        "$procmux$20_CMP0": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/utils/bridge.v:0.0-0.0|{workspace}/verilog/utils/bridge.v:59.13-69.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "Y": [ 124 ]
          }
        },
        "$procmux$21": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:45.25-45.35|{workspace}/verilog/utils/bridge.v:45.21-47.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "B": [ "0" ],
            "S": [ 83 ],
            "Y": [ 125 ]
          }
        },
        "$procmux$23": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/utils/bridge.v:0.0-0.0|{workspace}/verilog/utils/bridge.v:37.13-49.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "B": [ 125, 126 ],
            "S": [ 78, 127 ],
            "Y": [ 122 ]
          }
        },
        "$procmux$25": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:39.25-39.37|{workspace}/verilog/utils/bridge.v:39.21-41.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "B": [ "1" ],
            "S": [ 81 ],
            "Y": [ 126 ]
          }
        },
        "$procmux$27_CMP0": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/utils/bridge.v:0.0-0.0|{workspace}/verilog/utils/bridge.v:37.13-49.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "Y": [ 127 ]
          }
        }
      },
      "netnames": {
        "$0\\m_axis_tdata[31:0]": {
          "hide_name": 1,
          "bits": [ 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:74.5-82.8"
          }
        },
        "$0\\m_axis_tvalid[0:0]": {
          "hide_name": 1,
          "bits": [ 121 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:54.5-71.8"
          }
        },
        "$0\\s_axis_tready[0:0]": {
          "hide_name": 1,
          "bits": [ 120 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:54.5-71.8"
          }
        },
        "$0\\state[0:0]": {
          "hide_name": 1,
          "bits": [ 122 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:33.5-51.8"
          }
        },
        "$auto$rtlil.cc:2739:Not$29": {
          "hide_name": 1,
          "bits": [ 74 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$34": {
          "hide_name": 1,
          "bits": [ 75 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$39": {
          "hide_name": 1,
          "bits": [ 76 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$44": {
          "hide_name": 1,
          "bits": [ 77 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$31": {
          "hide_name": 1,
          "bits": [ 74 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$36": {
          "hide_name": 1,
          "bits": [ 75 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$41": {
          "hide_name": 1,
          "bits": [ 76 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$46": {
          "hide_name": 1,
          "bits": [ 77 ],
          "attributes": {
          }
        },
        "$eq${workspace}/verilog/utils/bridge.v:78$11_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:78.17-78.31"
          }
        },
        "$logic_and${workspace}/verilog/utils/bridge.v:29$1_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:29.25-29.55"
          }
        },
        "$logic_and${workspace}/verilog/utils/bridge.v:29$2_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:29.25-29.64"
          }
        },
        "$logic_and${workspace}/verilog/utils/bridge.v:30$3_Y": {
          "hide_name": 1,
          "bits": [ 82 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:30.23-30.53"
          }
        },
        "$logic_and${workspace}/verilog/utils/bridge.v:30$4_Y": {
          "hide_name": 1,
          "bits": [ 83 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:30.23-30.63"
          }
        },
        "$logic_and${workspace}/verilog/utils/bridge.v:78$12_Y": {
          "hide_name": 1,
          "bits": [ 84 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:78.17-78.47"
          }
        },
        "$logic_not${workspace}/verilog/utils/bridge.v:34$6_Y": {
          "hide_name": 1,
          "bits": [ 85 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:34.13-34.19"
          }
        },
        "$logic_not${workspace}/verilog/utils/bridge.v:55$8_Y": {
          "hide_name": 1,
          "bits": [ 86 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:55.13-55.19"
          }
        },
        "$logic_not${workspace}/verilog/utils/bridge.v:75$10_Y": {
          "hide_name": 1,
          "bits": [ 87 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:75.13-75.19"
          }
        },
        "$procmux$13_Y": {
          "hide_name": 1,
          "bits": [ 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
          "attributes": {
          }
        },
        "$procmux$14_CMP": {
          "hide_name": 1,
          "bits": [ 84 ],
          "attributes": {
          }
        },
        "$procmux$15_Y": {
          "hide_name": 1,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "$procmux$16_CMP": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
          }
        },
        "$procmux$17_CMP": {
          "hide_name": 1,
          "bits": [ 123 ],
          "attributes": {
          }
        },
        "$procmux$18_Y": {
          "hide_name": 1,
          "bits": [ 121 ],
          "attributes": {
          }
        },
        "$procmux$19_CMP": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
          }
        },
        "$procmux$20_CMP": {
          "hide_name": 1,
          "bits": [ 124 ],
          "attributes": {
          }
        },
        "$procmux$21_Y": {
          "hide_name": 1,
          "bits": [ 125 ],
          "attributes": {
          }
        },
        "$procmux$22_CMP": {
          "hide_name": 1,
          "bits": [ 83 ],
          "attributes": {
          }
        },
        "$procmux$23_Y": {
          "hide_name": 1,
          "bits": [ 122 ],
          "attributes": {
          }
        },
        "$procmux$24_CMP": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
          }
        },
        "$procmux$25_Y": {
          "hide_name": 1,
          "bits": [ 126 ],
          "attributes": {
          }
        },
        "$procmux$26_CMP": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
          }
        },
        "$procmux$27_CMP": {
          "hide_name": 1,
          "bits": [ 127 ],
          "attributes": {
          }
        },
        "ce_16m": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:19.16-19.22"
          }
        },
        "ce_1m": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:18.16-18.21"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:2.16-2.19"
          }
        },
        "m_axis_tdata": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:13.24-13.36"
          }
        },
        "m_axis_tready": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:15.24-15.37"
          }
        },
        "m_axis_tvalid": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:14.24-14.37"
          }
        },
        "master_write": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:29.10-29.22"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:3.16-3.21"
          }
        },
        "s_axis_tdata": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:7.24-7.36"
          }
        },
        "s_axis_tready": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:9.24-9.37"
          }
        },
        "s_axis_tvalid": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:8.24-8.37"
          }
        },
        "slave_read": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:30.10-30.20"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/bridge.v:26.10-26.15"
          }
        }
      }
    }
  }
}
