<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: Data Fields - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('functions_vars_p.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_p"></a>- p -</h3><ul>
<li>P
: <a class="el" href="structMMC__Type.html#a3067838f8913889038f08e4b0651922a">MMC_Type</a>
</li>
<li>P2Z2_CLAMP_HI
: <a class="el" href="structCLC__Type.html#af033bc33511368374e2e4e5ac57a2c15">CLC_Type</a>
</li>
<li>P2Z2_CLAMP_LO
: <a class="el" href="structCLC__Type.html#a07f3aa250e8988c7e475e69bb017d18f">CLC_Type</a>
</li>
<li>P2Z2_CURR
: <a class="el" href="structCLC__Type.html#a4a6e7d862949bfb08193d72374d2180d">CLC_Type</a>
</li>
<li>P2Z2_PRE0
: <a class="el" href="structCLC__Type.html#aa34b58e7a917cae24a4dd18bec53def0">CLC_Type</a>
</li>
<li>P3Z3_CLAMP_HI
: <a class="el" href="structCLC__Type.html#a718f68e074982494fa3ffd7efda5a3c4">CLC_Type</a>
</li>
<li>P3Z3_CLAMP_LO
: <a class="el" href="structCLC__Type.html#a9e774cbbbe753fcde1c8a35a7e279b0a">CLC_Type</a>
</li>
<li>P3Z3_CURR
: <a class="el" href="structCLC__Type.html#a056a88db05a7282dedc7a18674272eb5">CLC_Type</a>
</li>
<li>P3Z3_FORBID_HI
: <a class="el" href="structCLC__Type.html#ad20335297847c8954e1fe0eb24eff99f">CLC_Type</a>
</li>
<li>P3Z3_FORBID_LO
: <a class="el" href="structCLC__Type.html#a509fc4998f62c2b5131625e0482727c3">CLC_Type</a>
</li>
<li>P3Z3_FORBID_MD
: <a class="el" href="structCLC__Type.html#a7e483013932a8fb8250a1ab6d20fcddc">CLC_Type</a>
</li>
<li>P_EMBEDDED_CNTRL
: <a class="el" href="structSDXC__Type.html#ac94443a6aec05f6fa4e3ff694eaff81a">SDXC_Type</a>
</li>
<li>P_VENDOR2_SPECIFIC_AREA
: <a class="el" href="structSDXC__Type.html#a1279c5c8b4761374154f08ecfaf52781">SDXC_Type</a>
</li>
<li>P_VENDOR_SPECIFIC_AREA
: <a class="el" href="structSDXC__Type.html#a34c50b49e61221ce34f9cc9dc4968acf">SDXC_Type</a>
</li>
<li>PAD
: <a class="el" href="structIOC__Type.html#afd8f4ba0c8255e3b5f44525ee97f4911">IOC_Type</a>
</li>
<li>PAD_CFG
: <a class="el" href="structEUI__Type.html#a036d7cd06271f0262205821448cdd0a0">EUI_Type</a>
, <a class="el" href="structPPI__Type.html#ae49e88c0d90ae4c299acb9d62a6e9161">PPI_Type</a>
</li>
<li>PAD_CTL
: <a class="el" href="structIOC__Type.html#a5a9e70bd608c86d809acbc436dafd38c">IOC_Type</a>
</li>
<li>page_hit
: <a class="el" href="structfemc__axi__q__weight__t.html#ab32cbdfa5c207ffedc70b033b7100d99">femc_axi_q_weight_t</a>
</li>
<li>page_program_nonblocking
: <a class="el" href="structxpi__nor__driver__interface__t.html#ab733670f5f9ca0f91240fe396212b304">xpi_nor_driver_interface_t</a>
</li>
<li>page_size
: <a class="el" href="structxpi__device__info__t.html#a2c1b85b964bb8f8612a82b8d4df940e4">xpi_device_info_t</a>
</li>
<li>par
: <a class="el" href="structbldc__func__cal.html#a1f67b5bb1437b8e51ebb0bba9cada3ad">bldc_func_cal</a>
</li>
<li>param
: <a class="el" href="structdevice__mode__param__t.html#ad93b82c5747075e7e15eac64323884a4">device_mode_param_t</a>
</li>
<li>param0
: <a class="el" href="structqeiv2__adc__config__t.html#ab9c19be9b1815127f8457faefdbef0ce">qeiv2_adc_config_t</a>
</li>
<li>param1
: <a class="el" href="structqeiv2__adc__config__t.html#ad9c17740ded86416c16c8654b7b0ce0c">qeiv2_adc_config_t</a>
</li>
<li>param_size
: <a class="el" href="structdevice__config__t.html#a55784777f129b6c03bfbefa34f86e6d4">device_config_t</a>
, <a class="el" href="structdevice__mode__cfg__t.html#ade0e8d777d414bf1cb43c074c80bad1b">device_mode_cfg_t</a>
</li>
<li>parity
: <a class="el" href="structhpm__uart__config.html#a2486589a776b1fc44f084a6578177e60">hpm_uart_config</a>
, <a class="el" href="structsei__tranceiver__asynchronous__config__t.html#a02071dc43f0e0bfa09e3668ca082a46b">sei_tranceiver_asynchronous_config_t</a>
</li>
<li>parity_enable
: <a class="el" href="structsei__tranceiver__asynchronous__config__t.html#aa5acd60c08cc9ed901e06535be5be40a">sei_tranceiver_asynchronous_config_t</a>
</li>
<li>payload
: <a class="el" href="structmipi__dsi__packet.html#afdd13ad448cb65a89f980bb5e37d7769">mipi_dsi_packet</a>
</li>
<li>payload_length
: <a class="el" href="structmipi__dsi__packet.html#ad79b9d7ae6127a215cdfc802e2ecf06e">mipi_dsi_packet</a>
</li>
<li>PCCFG
: <a class="el" href="structDDRCTL__Type.html#a0eefed2b91f5337353f6bfdca88b4574">DDRCTL_Type</a>
</li>
<li>PCFG
: <a class="el" href="structDDRCTL__Type.html#a5dc2c2ca63837dfb45b6230d691f42ed">DDRCTL_Type</a>
</li>
<li>PCKHDL_CFG
: <a class="el" href="structMIPI__DSI__Type.html#af2b9d888e4cdc793d0e4bc3f34266615">MIPI_DSI_Type</a>
</li>
<li>PCS_RESERVED_PIN_PARA
: <a class="el" href="structMIPI__DSI__PHY__Type.html#abe37758fd93659fa8fe6e5a5beff0f8a">MIPI_DSI_PHY_Type</a>
</li>
<li>PD
: <a class="el" href="structGPIO__Type.html#aa8b36c52de8979b5c39be7bfc6fd1f91">GPIO_Type</a>
</li>
<li>PDI_AL_EVT_MSK
: <a class="el" href="structESC__Type.html#a0a952af0fe24fe1717d36beeb93502fd">ESC_Type</a>
</li>
<li>PDI_BUF_CET
: <a class="el" href="structESC__Type.html#a6536591056827faa4efffe697eed9173">ESC_Type</a>
</li>
<li>PDI_BUF_SET
: <a class="el" href="structESC__Type.html#a8a076bd4693dad2cf5b7550cca7dd8d4">ESC_Type</a>
</li>
<li>PDI_CFG
: <a class="el" href="structESC__Type.html#a9db42615db7169c4b7f5faafea5ed043">ESC_Type</a>
</li>
<li>PDI_CTRL
: <a class="el" href="structESC__Type.html#a134f0d53c4783f45c2616a0d7bd38c4b">ESC_Type</a>
</li>
<li>PDI_ERR_CNT
: <a class="el" href="structESC__Type.html#adb7319a706e3c0dcd6ab7e454f360008">ESC_Type</a>
</li>
<li>PDI_EXT_CFG
: <a class="el" href="structESC__Type.html#a6460e3f5556d820e1314f4eee2852d85">ESC_Type</a>
</li>
<li>PDI_INFO
: <a class="el" href="structESC__Type.html#ae43a448fca5e59b87b5e14dedbbda15c">ESC_Type</a>
</li>
<li>PDI_SL_CFG
: <a class="el" href="structESC__Type.html#a7866546f4a79301c9c2a53278adc5965">ESC_Type</a>
</li>
<li>pdm_clk_div
: <a class="el" href="structpdm__config.html#a9bc7c51aedefb8c656ccdbcd1fb28813">pdm_config</a>
</li>
<li>pdm_half_div
: <a class="el" href="structvad__config.html#a887b28b76a5e40a88e29aa52b4f29386">vad_config</a>
</li>
<li>PDRAM
: <a class="el" href="structESC__Type.html#a9f5c7858d296350571f484ea4bcb28fc">ESC_Type</a>
</li>
<li>PDRAM_ALS
: <a class="el" href="structESC__Type.html#ab4a0a5a8e7d45f00b8ac05474a7375b6">ESC_Type</a>
</li>
<li>PENDING
: <a class="el" href="structPLIC__SW__Type.html#a7731be0400db9bfed82e468c7d02ba5a">PLIC_SW_Type</a>
, <a class="el" href="structPLIC__Type.html#a6b9e60e99ac730d2b320fedb5137b72a">PLIC_Type</a>
</li>
<li>PERFHPR1
: <a class="el" href="structDDRCTL__Type.html#a9e1873a475bf82844bb0a7818926330b">DDRCTL_Type</a>
</li>
<li>PERFLPR1
: <a class="el" href="structDDRCTL__Type.html#a9e3381350196d30ffb36e2a44fbc23e5">DDRCTL_Type</a>
</li>
<li>PERFVPR1
: <a class="el" href="structDDRCTL__Type.html#a79ce20358c297277d3e7d9814dd94434">DDRCTL_Type</a>
</li>
<li>PERFVPW1
: <a class="el" href="structDDRCTL__Type.html#a2c8a6bce93463273eff37d6c83f9dbc5">DDRCTL_Type</a>
</li>
<li>PERFWR1
: <a class="el" href="structDDRCTL__Type.html#ab686f15e4e6f7aaaee24bfe798759a99">DDRCTL_Type</a>
</li>
<li>period
: <a class="el" href="structhpm__hfi__para.html#a283d6d8c56de8be04399a49b4ee540e7">hpm_hfi_para</a>
, <a class="el" href="structrtc__alarm__config__t.html#a51a9520b4415e3386c11c131f8b487be">rtc_alarm_config_t</a>
</li>
<li>period_count
: <a class="el" href="structadc12__prd__config__t.html#adb23bea3479233a1e983447b9425bc94">adc12_prd_config_t</a>
, <a class="el" href="structadc16__prd__config__t.html#ab230d65e33359247eb94a7890aa7a4bc">adc16_prd_config_t</a>
</li>
<li>period_time
: <a class="el" href="structmmc__pred__period__time__t.html#a078c4aed2e4423775478d0edaaad7e93">mmc_pred_period_time_t</a>
</li>
<li>PERIODICLISTBASE
: <a class="el" href="structUSB__Type.html#a61a890e0a7e49143122d82e4ccb61b69">USB_Type</a>
</li>
<li>peripheral
: <a class="el" href="unionapi__boot__arg__t.html#a526b75ff2d112118fc6dbade639eb80d">api_boot_arg_t</a>
</li>
<li>pfd_freq_hz
: <a class="el" href="structlvds__phy__clk__param.html#a05a963e5ee18c3c953d3c696acf9495a">lvds_phy_clk_param</a>
</li>
<li>PGCR0
: <a class="el" href="structDDRPHY__Type.html#a470157ee3a0fcaa15f84794d7769ddde">DDRPHY_Type</a>
</li>
<li>PGCR1
: <a class="el" href="structDDRPHY__Type.html#a711c14629e77c058a12b6be318f632a4">DDRPHY_Type</a>
</li>
<li>PGCR2
: <a class="el" href="structDDRPHY__Type.html#a5745bfcc6ad458dd6e5e466b2c841931">DDRPHY_Type</a>
</li>
<li>PGSR0
: <a class="el" href="structDDRPHY__Type.html#ab7118906bd34701c2a3d9fafd2e7e279">DDRPHY_Type</a>
</li>
<li>PGSR1
: <a class="el" href="structDDRPHY__Type.html#a980c2a2b4d682c4b193744c5c37a1d1a">DDRPHY_Type</a>
</li>
<li>PH
: <a class="el" href="structQEI__Type.html#a1ba2aebf04e72b12fc0d3a3d68b285de">QEI_Type</a>
, <a class="el" href="structQEIV2__Type.html#ad826820d41bcdfa0dda632724ece688f">QEIV2_Type</a>
</li>
<li>PHASE_CNT
: <a class="el" href="structQEIV2__Type.html#a326ace66e5715add7f0db478f2e8f25d">QEIV2_Type</a>
</li>
<li>phase_mode
: <a class="el" href="structvsc__config__t.html#a5ad8e05de2decce49ea27eeae76952b8">vsc_config_t</a>
</li>
<li>phase_num
: <a class="el" href="structqeo__pwm__mode__t.html#a293af492da7ead6ab29cc59b8da40b18">qeo_pwm_mode_t</a>
</li>
<li>PHASE_PARAM
: <a class="el" href="structQEIV2__Type.html#a337b5b931bd184ae405d3499595c765e">QEIV2_Type</a>
</li>
<li>phase_sel
: <a class="el" href="structlvb__lvds__phy__lane__config.html#aad7497df2f1f8e158d59cacb54e5a25e">lvb_lvds_phy_lane_config</a>
</li>
<li>PHASE_SHIFT
: <a class="el" href="structQEO__Type.html#ac2f162985bbefeee88a104b36e601065">QEO_Type</a>
, <a class="el" href="structQEOV2__Type.html#af8789e7e3ff1faa1758bdad96a7eb1e2">QEOV2_Type</a>
</li>
<li>PHASE_TABLE
: <a class="el" href="structQEO__Type.html#a7b09231477d8121455c94cb3dca84f96">QEO_Type</a>
, <a class="el" href="structQEOV2__Type.html#aa5155df3af9adb9226b11a7e9129dc90">QEOV2_Type</a>
</li>
<li>PHASE_UPDATE
: <a class="el" href="structQEIV2__Type.html#aa56634dd2b66d84eb6abcbcfe301c03a">QEIV2_Type</a>
</li>
<li>PHCFG
: <a class="el" href="structHALL__Type.html#a186692e4c7c1d54b923fd673c18a08ee">HALL_Type</a>
, <a class="el" href="structQEI__Type.html#a24c6adc4f053567dfad824d60ba52ade">QEI_Type</a>
, <a class="el" href="structQEIV2__Type.html#a030564a9fbc31165d928b1473627d69e">QEIV2_Type</a>
</li>
<li>PHCMP
: <a class="el" href="structQEI__Type.html#a5ed18b8ad21abc99375121c62328a97e">QEI_Type</a>
, <a class="el" href="structQEIV2__Type.html#a7d781a322b51edb1fff109ca1bb98804">QEIV2_Type</a>
</li>
<li>PHCMP2
: <a class="el" href="structQEIV2__Type.html#a836e7eb3ca7737f60dd22a9c551e16cf">QEIV2_Type</a>
</li>
<li>phcnt_cmp_value
: <a class="el" href="structqeiv2__phcnt__cmp__match__config__t.html#ac6ac1853851e385e8f211ed7135f34a8">qeiv2_phcnt_cmp_match_config_t</a>
</li>
<li>PHIDX
: <a class="el" href="structQEI__Type.html#ae54e9b864aafe99fb88a82a4c93ad972">QEI_Type</a>
, <a class="el" href="structQEIV2__Type.html#a30bcecadeaa0a59c97d1b1be14662bb6">QEIV2_Type</a>
</li>
<li>PHY_ADDR
: <a class="el" href="structESC__Type.html#a49922b8adaa062cf1fe7833797ffe3d9">ESC_Type</a>
</li>
<li>PHY_ADJ_CTRL
: <a class="el" href="structLCB__Type.html#a54745d3948e20d26c78422bb298f16a2">LCB_Type</a>
</li>
<li>PHY_CAL
: <a class="el" href="structMIPI__CSI__Type.html#a2cd1e72c524410128aa40cb54fd1dd14">MIPI_CSI_Type</a>
, <a class="el" href="structMIPI__DSI__Type.html#a2429410c55cd8dac2a49d3a32d921f9f">MIPI_DSI_Type</a>
</li>
<li>PHY_CFG0
: <a class="el" href="structESC__Type.html#a20c6ccfc2c2e6b18d44f8576c7960364">ESC_Type</a>
</li>
<li>PHY_CFG1
: <a class="el" href="structESC__Type.html#ab91f42f232c1e8625e431777bfba8f42">ESC_Type</a>
</li>
<li>PHY_CK_CTRL
: <a class="el" href="structLCB__Type.html#a88448846aeaeb603a070fd107b4190b5">LCB_Type</a>
</li>
<li>PHY_CTRL0
: <a class="el" href="structUSB__Type.html#a8d175f020d095a8ebd558a15cd8a0262">USB_Type</a>
</li>
<li>PHY_CTRL1
: <a class="el" href="structUSB__Type.html#a0aba54e9716848c1a5459a34439049bd">USB_Type</a>
</li>
<li>PHY_D_CTRL
: <a class="el" href="structLCB__Type.html#ac3412ededbf7ca50ca444a1b3a2d1957">LCB_Type</a>
</li>
<li>PHY_DATA
: <a class="el" href="structESC__Type.html#ab5ec3d935a6a4f3403d4b820edfb4c0c">ESC_Type</a>
</li>
<li>PHY_IF_CFG
: <a class="el" href="structMIPI__DSI__Type.html#aeabc71c791cedc1b11042d990579f361">MIPI_DSI_Type</a>
</li>
<li>PHY_MODE
: <a class="el" href="structMIPI__DSI__Type.html#a5f2f634d1e9f7fce61d70d1e1bde4a87">MIPI_DSI_Type</a>
</li>
<li>PHY_POW_CTRL
: <a class="el" href="structLCB__Type.html#a3a3eda9f58938d189e7fe5f92159d202">LCB_Type</a>
, <a class="el" href="structLVB__Type.html#adb134e600444a8e2fa734ba7367f362d">LVB_Type</a>
</li>
<li>PHY_RCAL
: <a class="el" href="structMIPI__CSI__PHY__Type.html#ad88856e338b9dc6a7cb7401bc6fcbd7d">MIPI_CSI_PHY_Type</a>
</li>
<li>phy_refclk_en
: <a class="el" href="structesc__eeprom__clock__config__t.html#a53a5f04ae634927992fa4432dcf97932">esc_eeprom_clock_config_t</a>
</li>
<li>PHY_REG_ADDR
: <a class="el" href="structESC__Type.html#a7e608f6b894ce0463d66d28f2e2bc548">ESC_Type</a>
</li>
<li>PHY_RSTZ
: <a class="el" href="structMIPI__DSI__Type.html#a96e1623ceb11a3ead99dd1b358b34fb4">MIPI_DSI_Type</a>
</li>
<li>PHY_RX
: <a class="el" href="structMIPI__CSI__Type.html#a6227ee086878c5988558835150685485">MIPI_CSI_Type</a>
</li>
<li>PHY_SHUTDOWNZ
: <a class="el" href="structMIPI__CSI__Type.html#aabc2ee33c5fb0bff4f3d9f39bfc8819c">MIPI_CSI_Type</a>
</li>
<li>PHY_STAT
: <a class="el" href="structESC__Type.html#a6f7a39651de3fd7684c3dccca6125d0e">ESC_Type</a>
, <a class="el" href="structLCB__Type.html#aef92f5af76d5d9c509b53e3a4f791950">LCB_Type</a>
, <a class="el" href="structLVB__Type.html#a68a537b3f72c77a007cb4a73b424a110">LVB_Type</a>
</li>
<li>PHY_STATUS
: <a class="el" href="structMIPI__DSI__Type.html#ae9b9d0a1f17d077dadf1d181009bf018">MIPI_DSI_Type</a>
, <a class="el" href="structUSB__Type.html#a3b3b46837651772d432cbc0845ab03f5">USB_Type</a>
</li>
<li>PHY_STOPSTATE
: <a class="el" href="structMIPI__CSI__Type.html#a49d664588512f82bdce7d712966dc0a8">MIPI_CSI_Type</a>
</li>
<li>PHY_SU_CTRL
: <a class="el" href="structLCB__Type.html#a186b7aabbbaaeee7cd6bfc7fc1f7359c">LCB_Type</a>
</li>
<li>PHY_TMR_CFG
: <a class="el" href="structMIPI__DSI__Type.html#a268dc663496631a6e5a78cb7b5c07001">MIPI_DSI_Type</a>
</li>
<li>PHY_TMR_LPCLK_CFG
: <a class="el" href="structMIPI__DSI__Type.html#aee0d878e01dcacba34409308e3b77c2e">MIPI_DSI_Type</a>
</li>
<li>PHY_TMR_RD
: <a class="el" href="structMIPI__DSI__Type.html#a0390112cb54988265c9a3949e2004f3a">MIPI_DSI_Type</a>
</li>
<li>PHY_TST_CTRL0
: <a class="el" href="structMIPI__DSI__Type.html#a8dea61d76bbd6bff2dfb2d328cace105">MIPI_DSI_Type</a>
</li>
<li>PHY_TST_CTRL1
: <a class="el" href="structMIPI__DSI__Type.html#af8c9399a8e55a7db5c5b91e7adacdc4f">MIPI_DSI_Type</a>
</li>
<li>PHY_TX_TRIGGERS
: <a class="el" href="structMIPI__DSI__Type.html#a049884c8e00ddfd11afdb6f6efcf0d33">MIPI_DSI_Type</a>
</li>
<li>PHY_ULPS_CTRL
: <a class="el" href="structMIPI__DSI__Type.html#a54272e0c9ae1b608b0b582c130e5a567">MIPI_DSI_Type</a>
</li>
<li>PHYSICAL_RW_OFFSET
: <a class="el" href="structESC__Type.html#a734e7ec4bf3d3246207c96bd95f5d437">ESC_Type</a>
</li>
<li>PHYSICAL_START_ADDR
: <a class="el" href="structESC__Type.html#a6cb386f84e1d43421b7426170fc76228">ESC_Type</a>
</li>
<li>PHYSICAL_START_BIT
: <a class="el" href="structESC__Type.html#a4dd2c1b1433f9c0902f833fe9dd83851">ESC_Type</a>
</li>
<li>PID
: <a class="el" href="structESC__Type.html#a09724923b7b2319bd43e79b22b62a331">ESC_Type</a>
</li>
<li>PIN
: <a class="el" href="structGPIOM__Type.html#a1e30d5236acb7428c24ffd53d2853850">GPIOM_Type</a>
, <a class="el" href="structSEI__Type.html#af1460f06bda841672cd1dbfec19059a7">SEI_Type</a>
</li>
<li>pin_group
: <a class="el" href="structxpi__ram__config__option__t.html#addd4669328fe0afaf3cfca35f26ba307">xpi_ram_config_option_t</a>
</li>
<li>pin_group_sel
: <a class="el" href="structxpi__nor__config__option__t.html#aba4f34ab01a7e950c0ba5f4ce3d034ea">xpi_nor_config_option_t</a>
, <a class="el" href="structxpi__ram__config__option__t.html#a6c8b8b90389dd4472ca00e822dc0b2b6">xpi_ram_config_option_t</a>
</li>
<li>PIR
: <a class="el" href="structDDRPHY__Type.html#ae1d66dc95d1982978449da836c24eabf">DDRPHY_Type</a>
</li>
<li>pitch
: <a class="el" href="structpdma__output__config.html#a08dd703f84148edf02ec8ed273572cd8">pdma_output_config</a>
, <a class="el" href="structpdma__plane__config.html#aaa069c8cbc34ab84a104e22291cff785">pdma_plane_config</a>
</li>
<li>PITCH
: <a class="el" href="structPDMA__Type.html#a378ef4a5470d460ef5cc17f1e75ed34e">PDMA_Type</a>
</li>
<li>pixclk_sampling_falling
: <a class="el" href="structcam__config__t.html#afe008bb553fa9a649edb8da36178dbc4">cam_config_t</a>
</li>
<li>pixel_clock_khz
: <a class="el" href="structmipi__video__para.html#a47f5ffa7445b0ed77cec331eeb8d6ebe">mipi_video_para</a>
</li>
<li>pixel_format
: <a class="el" href="structlcdc__layer__config.html#a758b74475251941b762d348bfa5db72d">lcdc_layer_config</a>
, <a class="el" href="structmipi__dsi__config.html#a1a16b36b4977be4da9ff3a03d4ad4114">mipi_dsi_config</a>
, <a class="el" href="structpdma__output__config.html#aa9263775e0061f9668ef283f655621da">pdma_output_config</a>
, <a class="el" href="structpdma__plane__config.html#a7b2bb7ce627119707dab0b3aea6157e3">pdma_plane_config</a>
</li>
<li>pixel_width
: <a class="el" href="structjpeg__pixel__t.html#ab85729da4b5373b1b01cf1f0803e9eda">jpeg_pixel_t</a>
</li>
<li>PIXMUX
: <a class="el" href="structPIXELMUX__Type.html#a151e7814dadd03e953d4b71fc3bc15ef">PIXELMUX_Type</a>
</li>
<li>PKTBUF
: <a class="el" href="structSDP__Type.html#a0f8cc34288a37d86cfc60e57591034b1">SDP_Type</a>
</li>
<li>PKTCNT
: <a class="el" href="structSDP__Type.html#a6b9345af897978fd967344bf034edbc3">SDP_Type</a>
</li>
<li>PKTCTL
: <a class="el" href="structSDP__Type.html#a70dd8a19967f08e7013cf6e6f9dcec7f">SDP_Type</a>
</li>
<li>PKTDST
: <a class="el" href="structSDP__Type.html#a95b6f94465a03b7347ae47d1352f5152">SDP_Type</a>
</li>
<li>PKTSRC
: <a class="el" href="structSDP__Type.html#af2b3eee414b6db93efd1043c58a12b7b">SDP_Type</a>
</li>
<li>PL
: <a class="el" href="structGPIO__Type.html#a7ca731198693eab2cfd7f8749fab775c">GPIO_Type</a>
</li>
<li>plane
: <a class="el" href="structpdma__output__config.html#adc36bd9bd1a4895dbb40a994d34e4e22">pdma_output_config</a>
</li>
<li>PLL
: <a class="el" href="structPLLCTL__Type.html#a724aea27e250fa424cc174e5825b5adb">PLLCTL_Type</a>
, <a class="el" href="structPLLCTLV2__Type.html#a08ac341ee2d3a0708ff02b30a6ebeb50">PLLCTLV2_Type</a>
</li>
<li>PLL_CTRL_PARA0
: <a class="el" href="structMIPI__DSI__PHY__Type.html#abf63483e8bfd700ddcb3f47e921e9f2f">MIPI_DSI_PHY_Type</a>
</li>
<li>pll_div
: <a class="el" href="structlvds__phy__clk__reg.html#a958a1effc4dbd369fac70c4ce16e0c62">lvds_phy_clk_reg</a>
, <a class="el" href="structmipi__phy__clk__reg.html#a3bcc21fb97e524f75809b6d19c5ddd4d">mipi_phy_clk_reg</a>
</li>
<li>PLLCR
: <a class="el" href="structDDRPHY__Type.html#a21c806b9453dc5f9062bfab0a4d38398">DDRPHY_Type</a>
</li>
<li>plus_input
: <a class="el" href="structacmp__channel__config.html#ac1dbe3d576e90614dc9bffa4cfd870c6">acmp_channel_config</a>
</li>
<li>pma_addr
: <a class="el" href="structpmp__entry__struct.html#a5a144498d1c03fe37846bf58a3409358">pmp_entry_struct</a>
</li>
<li>pma_cfg
: <a class="el" href="structpmp__entry__struct.html#a3ec672e9a5add88f4912701aca67cefb">pmp_entry_struct</a>
</li>
<li>PMA_LANE_SEL_PARA
: <a class="el" href="structMIPI__DSI__PHY__Type.html#aa22c4f134219abd4dd3986e8bfb78bef">MIPI_DSI_PHY_Type</a>
</li>
<li>PMIC_GPR00
: <a class="el" href="structPGPR__Type.html#aca7609cbda78a6fe668ae37e9daa398b">PGPR_Type</a>
</li>
<li>PMIC_GPR01
: <a class="el" href="structPGPR__Type.html#ace202a4cb6017930a24924e96a730a1c">PGPR_Type</a>
</li>
<li>PMIC_GPR02
: <a class="el" href="structPGPR__Type.html#a4cfc862edad06f6152ba08abd2265a4d">PGPR_Type</a>
</li>
<li>PMIC_GPR03
: <a class="el" href="structPGPR__Type.html#a06fd329f3225335248156d02b23fd340">PGPR_Type</a>
</li>
<li>PMIC_GPR04
: <a class="el" href="structPGPR__Type.html#ab41fbbc65f08e1db460733c67fc12598">PGPR_Type</a>
</li>
<li>PMIC_GPR05
: <a class="el" href="structPGPR__Type.html#a9ade12cd5b86e8553aaf258cc93d231e">PGPR_Type</a>
</li>
<li>PMIC_GPR06
: <a class="el" href="structPGPR__Type.html#a411be9785b532e1b87141d6456c5cc31">PGPR_Type</a>
</li>
<li>PMIC_GPR07
: <a class="el" href="structPGPR__Type.html#a0f9641c3df6d314c1352ebc42d1eeaed">PGPR_Type</a>
</li>
<li>PMIC_GPR08
: <a class="el" href="structPGPR__Type.html#add4ded73c33ce835f0d4332a873fd6bb">PGPR_Type</a>
</li>
<li>PMIC_GPR09
: <a class="el" href="structPGPR__Type.html#a9c48a8c05bfbf5be425fd23da9a97edf">PGPR_Type</a>
</li>
<li>PMIC_GPR10
: <a class="el" href="structPGPR__Type.html#a0adfc9e921c1fd29bb27000b57f132ec">PGPR_Type</a>
</li>
<li>PMIC_GPR11
: <a class="el" href="structPGPR__Type.html#a45afd6762154bb06665f7090c536180c">PGPR_Type</a>
</li>
<li>PMIC_GPR12
: <a class="el" href="structPGPR__Type.html#aa4604a38b81fcc004df9903ea7b8365d">PGPR_Type</a>
</li>
<li>PMIC_GPR13
: <a class="el" href="structPGPR__Type.html#a7b9c1c4adfe724e0ced3a8b2c6eb53fc">PGPR_Type</a>
</li>
<li>PMIC_GPR14
: <a class="el" href="structPGPR__Type.html#a824df75b54087f119d7ff0bb33ede3fe">PGPR_Type</a>
</li>
<li>PMIC_GPR15
: <a class="el" href="structPGPR__Type.html#a94d41d10862bf7af838d173f8a59c217">PGPR_Type</a>
</li>
<li>pmp_addr
: <a class="el" href="structpmp__entry__struct.html#a78d407b14511dc01ad693a5a0c01b95f">pmp_entry_struct</a>
</li>
<li>pmp_cfg
: <a class="el" href="structpmp__entry__struct.html#a0dd1267d507796160f58b66af88ca7f6">pmp_entry_struct</a>
</li>
<li>PMT_CSR
: <a class="el" href="structENET__Type.html#a9177cc406ce8c420ef72311c3e6e9820">ENET_Type</a>
</li>
<li>POINTER0
: <a class="el" href="structSEI__Type.html#a385de8f42edf3e865ef5d6755a21fe9c">SEI_Type</a>
</li>
<li>POINTER1
: <a class="el" href="structSEI__Type.html#afa8199a8f00581f96a67341f78412706">SEI_Type</a>
</li>
<li>POL_CFG
: <a class="el" href="structEUI__Type.html#a5ee473fe219b6c37aa327d357835bc56">EUI_Type</a>
</li>
<li>pole_num
: <a class="el" href="structhpm__mcl__over__zero__cfg.html#aad013290c44fcd49e2a7c7010bcff3a5">hpm_mcl_over_zero_cfg</a>
</li>
<li>pole_pairs
: <a class="el" href="structvsc__config__t.html#a3ea7534e61d80ea4cf5d0e91d680b5a2">vsc_config_t</a>
</li>
<li>poly
: <a class="el" href="structcrc__channel__config.html#aa1c53cd4b8d2ca4ccff5df5ea49bee58">crc_channel_config</a>
</li>
<li>POLY
: <a class="el" href="structCRC__Type.html#a96f128a87180306b96a3f11765758fc6">CRC_Type</a>
, <a class="el" href="structTAMP__Type.html#a549e2cfcb964a79ab088eb2febf53787">TAMP_Type</a>
</li>
<li>poly
: <a class="el" href="structtamper__ch__config__t.html#a03dafd451af244a320ea4cd01ae90615">tamper_ch_config_t</a>
</li>
<li>poly_width
: <a class="el" href="structcrc__channel__config.html#aa358f4eb4382eb73a28ec705bff44771">crc_channel_config</a>
</li>
<li>POR_CAUSE
: <a class="el" href="structBPOR__Type.html#a31bea0ec7aa4b9f2e02dd9f45a65e947">BPOR_Type</a>
</li>
<li>POR_CONFIG
: <a class="el" href="structBPOR__Type.html#aac86dcaecfb8cdf4ba7983cf50bcb5d7">BPOR_Type</a>
</li>
<li>POR_CONTROL
: <a class="el" href="structBPOR__Type.html#a837c5ea1651fd228aa87e56b71237d78">BPOR_Type</a>
</li>
<li>por_mode
: <a class="el" href="unionflash__run__context__t.html#a88c3fe1b8210feb7147980988a8286d0">flash_run_context_t</a>
</li>
<li>POR_SELECT
: <a class="el" href="structBPOR__Type.html#a8a3610f631d6a98235320529ca87698b">BPOR_Type</a>
</li>
<li>PORT1_QCH0_CFG
: <a class="el" href="structTSW__Type.html#aad30960bc92c31f6e5936fd6ed257be9">TSW_Type</a>
</li>
<li>PORT1_QCH1_CFG
: <a class="el" href="structTSW__Type.html#acd561d82ed84357dc7ef970b6d622013">TSW_Type</a>
</li>
<li>PORT1_QCH2_CFG
: <a class="el" href="structTSW__Type.html#ab2a75d6a51738c33e05d3b0becc41490">TSW_Type</a>
</li>
<li>PORT1_QCH3_CFG
: <a class="el" href="structTSW__Type.html#a797127caf9c80db91cced2ec81b6f5fe">TSW_Type</a>
</li>
<li>PORT1_QCH_ERR_CFG
: <a class="el" href="structTSW__Type.html#a34e8f617ada6aa8f038778243e58b42d">TSW_Type</a>
</li>
<li>port3_realtime
: <a class="el" href="structadc16__config__t.html#a7f332688ea81217a5738e6ec6a940560">adc16_config_t</a>
</li>
<li>PORT_DESC
: <a class="el" href="structESC__Type.html#a0c2df2b7d9986cd07a912a0658e206f2">ESC_Type</a>
</li>
<li>port_info
: <a class="el" href="structxpi__ram__config__t.html#addae3941e9b6725e031f4cd3afdc180a">xpi_ram_config_t</a>
</li>
<li>port_size
: <a class="el" href="structfemc__sdram__config__t.html#ae3bfe51b06f936fc2dc9d8cad7147653">femc_sdram_config_t</a>
, <a class="el" href="structfemc__sram__config__t.html#a81cc429f3164f1aea0ada1286d1dbad2">femc_sram_config_t</a>
, <a class="el" href="structppi__cs__pin__config__t.html#ac267d490efbd366c738087f070e4d262">ppi_cs_pin_config_t</a>
</li>
<li>PORTSC1
: <a class="el" href="structUSB__Type.html#a87c6a6c563ec67519e378e6162ab59c0">USB_Type</a>
</li>
<li>pos
: <a class="el" href="structmtg__result.html#a5b226d753f964cebe29adaf1cb46cb5f">mtg_result</a>
</li>
<li>POS
: <a class="el" href="structSEI__Type.html#a0bb330a5a72479415dd938253637bac8">SEI_Type</a>
</li>
<li>pos_16bit_type
: <a class="el" href="structmmc__track__mode__t.html#a7e9b5aa991cc3c0b779f1242b829e188">mmc_track_mode_t</a>
</li>
<li>pos_cap_mode
: <a class="el" href="structvsc__config__t.html#a8e817cd650225934d826b767750e14c1">vsc_config_t</a>
</li>
<li>pos_cfg
: <a class="el" href="structqeiv2__uvw__config__t.html#a34c0cc0b81467d3be3a7739c1b549180">qeiv2_uvw_config_t</a>
</li>
<li>pos_cmp_value
: <a class="el" href="structqeiv2__pos__cmp__match__config__t.html#a340785b31ca49017bc86eae9fd8a5dea">qeiv2_pos_cmp_match_config_t</a>
</li>
<li>pos_data_idx
: <a class="el" href="structsei__sample__config__t.html#afab111b5bb6c592f8db0002b784d7e3e">sei_sample_config_t</a>
, <a class="el" href="structsei__update__config__t.html#af22bd3140d2893dd13679ee8c743d224">sei_update_config_t</a>
</li>
<li>pos_data_use_rx
: <a class="el" href="structsei__sample__config__t.html#a5992b3a421fbb0c528370f1f75cc0314">sei_sample_config_t</a>
, <a class="el" href="structsei__update__config__t.html#a111390c7c198d5e1d7ff4a8848257f38">sei_update_config_t</a>
</li>
<li>pos_dir
: <a class="el" href="structqeiv2__pos__cmp__match__config__t.html#a3f91830f89e5d7237dab8d7986526884">qeiv2_pos_cmp_match_config_t</a>
</li>
<li>pos_estimator_par
: <a class="el" href="structbldc__contrl__foc__par.html#a2c872d506969991aac6c2af18459b451">bldc_contrl_foc_par</a>
</li>
<li>POS_IN
: <a class="el" href="structSEI__Type.html#ae5203da5dbec2783c311a26617800490">SEI_Type</a>
</li>
<li>pos_init_value
: <a class="el" href="structmtg__filter__param.html#a737b1d452a1ffa54c80e6b5767c0c3d5">mtg_filter_param</a>
</li>
<li>POS_MATRIX_SEL0
: <a class="el" href="structTRGM__Type.html#af39d43c4967f1bb5d7ec9e9daf1a05dc">TRGM_Type</a>
</li>
<li>POS_MATRIX_SEL1
: <a class="el" href="structTRGM__Type.html#a33bce242df17267064bf8a1efff77423">TRGM_Type</a>
</li>
<li>POS_MATRIX_SEL2
: <a class="el" href="structTRGM__Type.html#a538594ba1661c01d0d5f44489653e821">TRGM_Type</a>
</li>
<li>pos_mode
: <a class="el" href="structmmc__track__mode__t.html#a9a183e72b60b1020f602cdd1c3a967fe">mmc_track_mode_t</a>
</li>
<li>pos_opt
: <a class="el" href="structqeiv2__uvw__config__t.html#a06562ff006bc1e7750dd5a55bd4a6f63">qeiv2_uvw_config_t</a>
</li>
<li>POS_POLE
: <a class="el" href="structVSC__Type.html#aeb723a24b0f3b855ce052cb7da1126d3">VSC_Type</a>
</li>
<li>pos_preset
: <a class="el" href="structmtg__tra__cmd__cfg.html#a17ce89f8204358d54358f2621cef03ca">mtg_tra_cmd_cfg</a>
</li>
<li>POS_PRESET
: <a class="el" href="structMTG__Type.html#ab5655a88c708f3fa9246e9e042818949">MTG_Type</a>
</li>
<li>pos_step_limit_en
: <a class="el" href="structmtg__tra__limit__param.html#ac2cd5338a40bc4e54958a11d1b04582e">mtg_tra_limit_param</a>
</li>
<li>pos_step_max
: <a class="el" href="structmtg__tra__limit__param.html#aee425d6970b7cabe6aacc72510d52f5b">mtg_tra_limit_param</a>
</li>
<li>POS_STEP_MAX
: <a class="el" href="structMTG__Type.html#a2312107678678a2a4cb51bc1d4555650">MTG_Type</a>
</li>
<li>pos_step_min
: <a class="el" href="structmtg__tra__limit__param.html#a3c964b51fbd006e33a6386156aa73062">mtg_tra_limit_param</a>
</li>
<li>POS_STEP_MIN
: <a class="el" href="structMTG__Type.html#aba9ab883a1a99081525ee77db21dfdc2">MTG_Type</a>
</li>
<li>POS_THRESHOLD
: <a class="el" href="structQEIV2__Type.html#a569fa9c2f251cc52597a7c4deda0693d">QEIV2_Type</a>
</li>
<li>pos_time
: <a class="el" href="structmmc__pos__or__delta__pos__input__t.html#a8a794412a7b52d8d14c083aa9857c7e5">mmc_pos_or_delta_pos_input_t</a>
</li>
<li>POS_TIMEOUT
: <a class="el" href="structQEIV2__Type.html#ab65db94f66f06c00bcf48c9c694fd91c">QEIV2_Type</a>
</li>
<li>POS_TRG_CFG
: <a class="el" href="structMMC__Type.html#a3ccdf8134313e6716e805bba8b35e146">MMC_Type</a>
</li>
<li>POS_TRG_POS_THR
: <a class="el" href="structMMC__Type.html#a9cb189436adcee4b58add5268a628db3">MMC_Type</a>
</li>
<li>POS_TRG_REV_THR
: <a class="el" href="structMMC__Type.html#aba1ab0f862cf5a6f9702dfdbb7dcc5be">MMC_Type</a>
</li>
<li>pos_valid_trig_enable
: <a class="el" href="structqeo__wave__mode__t.html#a544e9ac43888d9bee1efb9dd4add44c9">qeo_wave_mode_t</a>
</li>
<li>POS_WAIT_CYCLE
: <a class="el" href="structVSC__Type.html#a2331b52b82a8382ee70d371acb135c40">VSC_Type</a>
</li>
<li>pose_edge_dect_en
: <a class="el" href="unionpla__filter__cfg.html#ac024bb3e5527e5dc44171d955977a047">pla_filter_cfg</a>
</li>
<li>position
: <a class="el" href="structmmc__pos__or__delta__pos__input__t.html#ad9894a636ea4b72000e851a8f5fcffe7">mmc_pos_or_delta_pos_input_t</a>
, <a class="el" href="structmmc__pos__out__t.html#a55514d213bd88a9ab27546f4b0cfcb93">mmc_pos_out_t</a>
</li>
<li>POSITION
: <a class="el" href="structQEIV2__Type.html#a88e953c77410248e35a48b2aaa3085fd">QEIV2_Type</a>
</li>
<li>POSITION_SW
: <a class="el" href="structVSC__Type.html#a129bf9aee2a82703279dfb94d1c437aa">VSC_Type</a>
</li>
<li>position_thr
: <a class="el" href="structmmc__pos__trig__t.html#ac29f57e46f956189d65d470d9331ec2e">mmc_pos_trig_t</a>
</li>
<li>position_trig_int
: <a class="el" href="structmmc__pred__mode__t.html#a4ce21459e7cf9382b7a3e191fbbe17f0">mmc_pred_mode_t</a>
</li>
<li>POSITION_UPDATE
: <a class="el" href="structQEIV2__Type.html#a419dbc66182c650b67c0e93b41188066">QEIV2_Type</a>
</li>
<li>position_x
: <a class="el" href="structlcdc__layer__config.html#a9d8deafaa31087f7cd47480ba6c2c136">lcdc_layer_config</a>
</li>
<li>position_y
: <a class="el" href="structlcdc__layer__config.html#ad2bb8679cd69b8aa7b4eed9f0a662d31">lcdc_layer_config</a>
</li>
<li>positive_input_pin
: <a class="el" href="structopamp__cfg.html#ae4e4ee966da7b4c58c4e7813dc602e31">opamp_cfg</a>
</li>
<li>post_scale
: <a class="el" href="structpdm__config.html#a8b8fd28942105668278983966464f1c4">pdm_config</a>
, <a class="el" href="structvad__config.html#a27ed24063ca151c7072a4a58426e9dbd">vad_config</a>
</li>
<li>POST_TIME
: <a class="el" href="structBACC__Type.html#a813ec0d1bcd927bcc58565e095e89efa">BACC_Type</a>
</li>
<li>POSTION_SEL
: <a class="el" href="structQEO__Type.html#a74cbd945c971c56d436989df42adf3fe">QEO_Type</a>
, <a class="el" href="structQEOV2__Type.html#a40efdcaf924214d9c13e4262c6ab3db3">QEOV2_Type</a>
</li>
<li>POSTION_SOFTWARE
: <a class="el" href="structQEO__Type.html#ae069e4e90104a716bff7bddcfadd532b">QEO_Type</a>
, <a class="el" href="structQEOV2__Type.html#a39da23f269a0682a15f2303aad005459">QEOV2_Type</a>
</li>
<li>POSTION_SYNC
: <a class="el" href="structQEO__Type.html#ae703007c07515187a23fa6fc93b24073">QEO_Type</a>
, <a class="el" href="structQEOV2__Type.html#a118cd73b724adcf95e7be50770f2c076">QEOV2_Type</a>
</li>
<li>POWER
: <a class="el" href="structSYSCTL__Type.html#a4ec9f35cc859470ec13a1d0540c1b88c">SYSCTL_Type</a>
</li>
<li>POWER_TRAP
: <a class="el" href="structPCFG__Type.html#a38df381abfad790b324a8ba9b77a45cd">PCFG_Type</a>
</li>
<li>PPS
: <a class="el" href="structENET__Type.html#ac3cee38ffb75aaa76d39c395dd78fc64">ENET_Type</a>
, <a class="el" href="structPLIC__Type.html#aa1a7731b48b534aa8e3ce69cd894718b">PLIC_Type</a>
</li>
<li>PPS0_INTERVAL
: <a class="el" href="structENET__Type.html#a6c048c504e07fba8cb7072fb228f0290">ENET_Type</a>
</li>
<li>PPS0_WIDTH
: <a class="el" href="structENET__Type.html#adcc07f01d78a5a5006688105ec635b23">ENET_Type</a>
</li>
<li>PPS_CTRL
: <a class="el" href="structENET__Type.html#a4c7f4dc7588ac848fb356a7a50133cd4">ENET_Type</a>
, <a class="el" href="structPTPC__Type.html#af21ffb407b888b561cf5012057399d20">PTPC_Type</a>
</li>
<li>pps_interval
: <a class="el" href="structenet__pps__cmd__config__t.html#aa20b13b219e330bb15bfe2e90fc54d0a">enet_pps_cmd_config_t</a>
</li>
<li>pps_width
: <a class="el" href="structenet__pps__cmd__config__t.html#a6627b43bb5ca16bd2d67a951ae122e85">enet_pps_cmd_config_t</a>
</li>
<li>PRD
: <a class="el" href="structSEI__Type.html#ad1463088aea6a15121d710e02a518ec2">SEI_Type</a>
</li>
<li>PRD_CFG
: <a class="el" href="structADC12__Type.html#a20491061ad7d72dc61e51d9bda7aef88">ADC12_Type</a>
, <a class="el" href="structADC16__Type.html#a2c4093e1b10d4e1c264ed0b22b7f969c">ADC16_Type</a>
, <a class="el" href="structSEI__Type.html#a743c6a7c4194d61488ef0f6574906a90">SEI_Type</a>
</li>
<li>PRD_CNT
: <a class="el" href="structSEI__Type.html#a019141ac751d5af3a99f9dd0ccbc121c">SEI_Type</a>
</li>
<li>PRD_RESULT
: <a class="el" href="structADC12__Type.html#a5468f1018a3d191643437a2303f7b703">ADC12_Type</a>
, <a class="el" href="structADC16__Type.html#a14729215d3ee617e91bd6296604da928">ADC16_Type</a>
</li>
<li>PRD_STS
: <a class="el" href="structSEI__Type.html#a623383b47725b59a5bf17eae27ca62c8">SEI_Type</a>
</li>
<li>PRD_THSHD_CFG
: <a class="el" href="structADC12__Type.html#a26a062d1f5ecf3dffc253a40d89375fb">ADC12_Type</a>
, <a class="el" href="structADC16__Type.html#adf5b00c6f5b2e4c7a6310af59d9450d1">ADC16_Type</a>
</li>
<li>PRE_SET
: <a class="el" href="structCRC__Type.html#ac294a44df5e36e3c0e9fbe52b8393f89">CRC_Type</a>
</li>
<li>PRE_TIME
: <a class="el" href="structBACC__Type.html#a1923e0248fe367f922362ee3a731d2e5">BACC_Type</a>
</li>
<li>precharge_to_act_in_ns
: <a class="el" href="structfemc__sdram__config__t.html#ac86ac9d084746910958656105c7e8cb0">femc_sdram_config_t</a>
</li>
<li>pred_mode
: <a class="el" href="structmmc__pred__mode__t.html#a2029cab0bac277be1fdbe67521b705a2">mmc_pred_mode_t</a>
</li>
<li>prescale
: <a class="el" href="structadc12__prd__config__t.html#a83495af5e0ea495a48ead8f9d4230b4e">adc12_prd_config_t</a>
, <a class="el" href="structadc16__prd__config__t.html#a0d324703155883053146e2dbfca9dc51">adc16_prd_config_t</a>
</li>
<li>prescaler
: <a class="el" href="structcan__bit__timing__param__t.html#a23f961a958d2e42a2f281219e208d09f">can_bit_timing_param_t</a>
, <a class="el" href="structfemc__sdram__config__t.html#ae3f61c49439e3d497d307d20311a2912">femc_sdram_config_t</a>
, <a class="el" href="structmcan__bit__timing__param__struct.html#aff56539f1e9438e4de26014aea6fa785">mcan_bit_timing_param_struct</a>
, <a class="el" href="structmcan__tsu__config__struct.html#af376a2bcf5ad78e9bfde210818852be8">mcan_tsu_config_struct</a>
</li>
<li>prescaler_max
: <a class="el" href="structmcan__bit__timing__table__struct.html#af0e47fdcd5ce604092dc68d2e2d1ebbe">mcan_bit_timing_table_struct</a>
</li>
<li>prescaler_min
: <a class="el" href="structmcan__bit__timing__table__struct.html#a78bc1c5e3252db6438ccaf0e051713b4">mcan_bit_timing_table_struct</a>
</li>
<li>preset
: <a class="el" href="structcrc__channel__config.html#a2e42387ce56b1d0d8cd2f12a4f627ce3">crc_channel_config</a>
, <a class="el" href="structmtg__event__param.html#a47b9a3e799cabd180c92a841838f4c8d">mtg_event_param</a>
</li>
<li>PRESET
: <a class="el" href="structSDXC__Type.html#a37bce12571bc9c7841d43c25d0971f74">SDXC_Type</a>
</li>
<li>PRESET_0
: <a class="el" href="structMTG__Type.html#ad324be42e3c67c5312426ac3173e2112">MTG_Type</a>
</li>
<li>PRESET_1
: <a class="el" href="structMTG__Type.html#a1ba00ba6625b9cd66856810de4b5966f">MTG_Type</a>
</li>
<li>PRESET_2
: <a class="el" href="structMTG__Type.html#aa6dbfd8bdc41ce5c39c1b2ca78806dee">MTG_Type</a>
</li>
<li>PRESET_3
: <a class="el" href="structMTG__Type.html#a55f5e36422afb03e03652e071707c58a">MTG_Type</a>
</li>
<li>priority
: <a class="el" href="structdma__channel__config.html#a8cf3deba183b106bec1b3d90f5143862">dma_channel_config</a>
</li>
<li>PRIORITY
: <a class="el" href="structPLIC__Type.html#a24172068f7cbd00cae50b69d65180a60">PLIC_Type</a>
</li>
<li>priority
: <a class="el" href="structsmix__dma__ch__config__t.html#ab3998cb0c2c6043406e50f6122201720">smix_dma_ch_config_t</a>
, <a class="el" href="structxpi__ahb__buffer__cfg__t.html#af88dcb83d964dfa831a35c585c8901a3">xpi_ahb_buffer_cfg_t</a>
</li>
<li>PRO_CTRL
: <a class="el" href="structCAM__Type.html#a7e49a2c2b6f9b11b0fb11d9e8b2759f4">CAM_Type</a>
</li>
<li>probe_type
: <a class="el" href="structxpi__nor__config__option__t.html#a34decda756d98d2b1bf7be084b30f69e">xpi_nor_config_option_t</a>
, <a class="el" href="structxpi__ram__config__option__t.html#a006d959870a809c0692e577a2b06488b">xpi_ram_config_option_t</a>
</li>
<li>program
: <a class="el" href="structotp__driver__interface__t.html#a0e1ea93a101946dc29cc34ecb6a92cba">otp_driver_interface_t</a>
, <a class="el" href="structxpi__nor__driver__interface__t.html#a6346539d39f9950a7a054a6fbad42cb4">xpi_nor_driver_interface_t</a>
</li>
<li>PROT_CTRL
: <a class="el" href="structSDXC__Type.html#ac739c20306645a11667b65638852ec4d">SDXC_Type</a>
</li>
<li>protocol
: <a class="el" href="structi2x__transfer__config.html#ab56fcb264681daa262a296bff8af7f5f">i2x_transfer_config</a>
</li>
<li>protocol_exception_evt_occurred
: <a class="el" href="structmcan__protocol__status.html#aa980667023922e90227ed74caf3824d0">mcan_protocol_status</a>
</li>
<li>PS
: <a class="el" href="structPDMA__Type.html#a15d8071d7f81cdc380b23824581ab520">PDMA_Type</a>
</li>
<li>PSR
: <a class="el" href="structMCAN__Type.html#a18159092e8ab4b6828109a55540884f6">MCAN_Type</a>
</li>
<li>PSTAT
: <a class="el" href="structDDRCTL__Type.html#a034a54b45afc4b21fcfd0c536f77b5d9">DDRCTL_Type</a>
</li>
<li>PSTATE
: <a class="el" href="structSDXC__Type.html#a1354e44f426891258cb86fde8b9a8483">SDXC_Type</a>
</li>
<li>PTA
: <a class="el" href="structSEI__Type.html#aed03e49d9f88adc8e6b244a328d11b52">SEI_Type</a>
</li>
<li>PTACTION
: <a class="el" href="structLOBS__Type.html#a6c3adada4f82530ea7f0e712b67ca19d">LOBS_Type</a>
</li>
<li>PTB
: <a class="el" href="structSEI__Type.html#a565722e64e86f1d78f2edf9abbdf255b">SEI_Type</a>
</li>
<li>PTC
: <a class="el" href="structSEI__Type.html#aef53dab1c8638a81ff735f6fc206c05d">SEI_Type</a>
</li>
<li>PTD
: <a class="el" href="structSEI__Type.html#a1bdbb209176ed892239db16aedba96b8">SEI_Type</a>
</li>
<li>PTP_EVT_ATSHI
: <a class="el" href="structTSW__Type.html#a9dc2046ae22d1ad7e92ccb2cbd87332f">TSW_Type</a>
</li>
<li>PTP_EVT_ATSLO
: <a class="el" href="structTSW__Type.html#ab4985fff83dae373b7ab7f51f59d3dce">TSW_Type</a>
</li>
<li>PTP_EVT_PPS0_INTERVAL
: <a class="el" href="structTSW__Type.html#a8184a8ce912849f5c336becffbb760c0">TSW_Type</a>
</li>
<li>PTP_EVT_PPS0_WIDTH
: <a class="el" href="structTSW__Type.html#a7ee46a278bbb1b2c2e9e146977f0976c">TSW_Type</a>
</li>
<li>PTP_EVT_PPS1_INTERVAL
: <a class="el" href="structTSW__Type.html#ad5f6569588d1b5e3a4fe53ea4d46536f">TSW_Type</a>
</li>
<li>PTP_EVT_PPS1_WIDTH
: <a class="el" href="structTSW__Type.html#a76a95d1fd549380e7994443905e05a60">TSW_Type</a>
</li>
<li>PTP_EVT_PPS2_INTERVAL
: <a class="el" href="structTSW__Type.html#ab5cdb654cefe05cc817d9c13c222c16a">TSW_Type</a>
</li>
<li>PTP_EVT_PPS2_WIDTH
: <a class="el" href="structTSW__Type.html#a9438f87b20de3cc889d25d1f81ecddfe">TSW_Type</a>
</li>
<li>PTP_EVT_PPS3_INTERVAL
: <a class="el" href="structTSW__Type.html#ab544c9905a84e7786f06ade58352ca91">TSW_Type</a>
</li>
<li>PTP_EVT_PPS3_WIDTH
: <a class="el" href="structTSW__Type.html#a454483b3259a6c796e68a757d9e7a990">TSW_Type</a>
</li>
<li>PTP_EVT_PPS_CMD
: <a class="el" href="structTSW__Type.html#ae70bc72a88ad85ac44ac574d0984023d">TSW_Type</a>
</li>
<li>PTP_EVT_PPS_CTRL0
: <a class="el" href="structTSW__Type.html#a36f9bacd506414689d0790d917553dd8">TSW_Type</a>
</li>
<li>PTP_EVT_PPS_SEL
: <a class="el" href="structTSW__Type.html#a59c2b9bac6b93b7f82c9bc8421cb6f4e">TSW_Type</a>
</li>
<li>PTP_EVT_PPS_TOD_NS
: <a class="el" href="structTSW__Type.html#ac4bc5f73d77eb3c2c5c167b49244c95f">TSW_Type</a>
</li>
<li>PTP_EVT_PPS_TOD_SEC
: <a class="el" href="structTSW__Type.html#ac46ef5fe5ab55155864249a1de93166c">TSW_Type</a>
</li>
<li>PTP_EVT_SCP_NS0
: <a class="el" href="structTSW__Type.html#a354a0d6c248cf6e0644ef03bfb78a5c5">TSW_Type</a>
</li>
<li>PTP_EVT_SCP_NS1
: <a class="el" href="structTSW__Type.html#abed65f0d17e82e6c9a2d5719309110d3">TSW_Type</a>
</li>
<li>PTP_EVT_SCP_NS2
: <a class="el" href="structTSW__Type.html#a853259be89bfd9d430fc3bec81367b36">TSW_Type</a>
</li>
<li>PTP_EVT_SCP_NS3
: <a class="el" href="structTSW__Type.html#a56ee3a59a09b6600b7c1aa3538196d8a">TSW_Type</a>
</li>
<li>PTP_EVT_SCP_SEC0
: <a class="el" href="structTSW__Type.html#aa829707fa405e68d2a2425b51f92e610">TSW_Type</a>
</li>
<li>PTP_EVT_SCP_SEC1
: <a class="el" href="structTSW__Type.html#a19132b27527d8fcb266ab3dd4cc101cc">TSW_Type</a>
</li>
<li>PTP_EVT_SCP_SEC2
: <a class="el" href="structTSW__Type.html#aab2bf5255e6a993d170f19e413ece537">TSW_Type</a>
</li>
<li>PTP_EVT_SCP_SEC3
: <a class="el" href="structTSW__Type.html#a44a2990ee3e1a1627243290a208ac188">TSW_Type</a>
</li>
<li>PTP_EVT_TMR_STS
: <a class="el" href="structTSW__Type.html#a6c903a7ddf01a7f99a7f0f9623589af6">TSW_Type</a>
</li>
<li>PTP_EVT_TS_CTL
: <a class="el" href="structTSW__Type.html#a91b77b7f3761faf4ca0b5b94e51cbcf8">TSW_Type</a>
</li>
<li>ptp_frame_type
: <a class="el" href="structenet__rx__desc__t.html#af1da186e72a926f26d0334f50ef976f7">enet_rx_desc_t</a>
</li>
<li>ptp_version
: <a class="el" href="structenet__rx__desc__t.html#ac9801cbd7232e2930ba59b419fd6421e">enet_rx_desc_t</a>
</li>
<li>PTPC
: <a class="el" href="structPTPC__Type.html#a6d6e63719b90ff2862f34bd1905410ca">PTPC_Type</a>
</li>
<li>PTPC_CAN_TS_SEL
: <a class="el" href="structPTPC__Type.html#a388fb40d413ea7dd48a3e25bf1e7a713">PTPC_Type</a>
</li>
<li>PTR0
: <a class="el" href="structDDRPHY__Type.html#a7169e95413a0bc825f5351ba2aaa7bc7">DDRPHY_Type</a>
</li>
<li>PTR1
: <a class="el" href="structDDRPHY__Type.html#aa3a5f4dbe022aba42726477883872a9f">DDRPHY_Type</a>
</li>
<li>PTR2
: <a class="el" href="structDDRPHY__Type.html#acb42eb14ed4e3342480bbed16c501929">DDRPHY_Type</a>
</li>
<li>PTR3
: <a class="el" href="structDDRPHY__Type.html#abc7cf2c7a0f609e61cd0f3e84a07a60c">DDRPHY_Type</a>
</li>
<li>PTR4
: <a class="el" href="structDDRPHY__Type.html#ab76ac8e8fd28bf4b2d2889e6326d197b">DDRPHY_Type</a>
</li>
<li>PTR_CFG
: <a class="el" href="structSEI__Type.html#a1535beb8fd788557aed37dd4de798ad4">SEI_Type</a>
</li>
<li>PULSE0_CNT
: <a class="el" href="structQEIV2__Type.html#a26f71dcab9c649f4e62d91744e5621f3">QEIV2_Type</a>
</li>
<li>PULSE0_NUM
: <a class="el" href="structQEIV2__Type.html#a2f49a752707932454365db1d4edfca76">QEIV2_Type</a>
</li>
<li>PULSE0_SNAP0
: <a class="el" href="structQEIV2__Type.html#a26de7bca8db7152875288618e151901f">QEIV2_Type</a>
</li>
<li>PULSE0_SNAP1
: <a class="el" href="structQEIV2__Type.html#ae85a3b2779b37d621244f8a63f72a986">QEIV2_Type</a>
</li>
<li>PULSE0CYCLE_CNT
: <a class="el" href="structQEIV2__Type.html#a8cc9a1a906c2113f856d4c22ac837a27">QEIV2_Type</a>
</li>
<li>PULSE0CYCLE_SNAP0
: <a class="el" href="structQEIV2__Type.html#a0e5b005d6d955f5f412303009007dbe2">QEIV2_Type</a>
</li>
<li>PULSE0CYCLE_SNAP1
: <a class="el" href="structQEIV2__Type.html#a56090c003eaaadce5a0e6cdd4c57416f">QEIV2_Type</a>
</li>
<li>PULSE1_CNT
: <a class="el" href="structQEIV2__Type.html#a7f60c04f77c1ab9346c001a87ebae065">QEIV2_Type</a>
</li>
<li>PULSE1_NUM
: <a class="el" href="structQEIV2__Type.html#a71d12667f053967e9d6f52d75278747d">QEIV2_Type</a>
</li>
<li>PULSE1_SNAP0
: <a class="el" href="structQEIV2__Type.html#a671daa988a696b41dc1d448f39442752">QEIV2_Type</a>
</li>
<li>PULSE1_SNAP1
: <a class="el" href="structQEIV2__Type.html#aeff7c379868a2302427069f79b5847f4">QEIV2_Type</a>
</li>
<li>PULSE1CYCLE_CNT
: <a class="el" href="structQEIV2__Type.html#a17186b15b3b8c6be2b2bbbc9f336cf93">QEIV2_Type</a>
</li>
<li>PULSE1CYCLE_SNAP0
: <a class="el" href="structQEIV2__Type.html#ab0c6279532db8964f4cc4dd2f8836c7c">QEIV2_Type</a>
</li>
<li>PULSE1CYCLE_SNAP1
: <a class="el" href="structQEIV2__Type.html#a982af08a40b3cd6cb65ca56ab4bc8d2f">QEIV2_Type</a>
</li>
<li>PULSE_LEN
: <a class="el" href="structESC__Type.html#a156fa916b77ce464d587a019aad2e47e">ESC_Type</a>
</li>
<li>pulse_width
: <a class="el" href="structlcdc__xsync__config.html#aa72afa3d3d108603a6fb11a3da17f4a5">lcdc_xsync_config</a>
</li>
<li>pwm
: <a class="el" href="structpwm__pair__config.html#a20c68bd12926b337d36d320a5edbb4b7">pwm_pair_config</a>
, <a class="el" href="structpwmv2__pair__config.html#a01c2d962f7ba9d104b3792f8b8ec5ae9">pwmv2_pair_config</a>
</li>
<li>PWM
: <a class="el" href="structPWMV2__Type.html#a4f4b005e8e906b5d46b36f7aab7072d2">PWMV2_Type</a>
, <a class="el" href="structQEO__Type.html#a2fd1a54cd031371ddd35d598f3bf4f21">QEO_Type</a>
, <a class="el" href="structQEOV2__Type.html#a98bb9899c7dde9c9dde299684bb95fa3">QEOV2_Type</a>
</li>
<li>pwm0_output
: <a class="el" href="structqeo__pwm__phase__output__table__t.html#aa3f84fdb42e8cc84181ed72615b496e3">qeo_pwm_phase_output_table_t</a>
, <a class="el" href="structqeo__pwm__safety__output__table__t.html#a7ba4989888f026946deaa3a54976339a">qeo_pwm_safety_output_table_t</a>
</li>
<li>pwm1_output
: <a class="el" href="structqeo__pwm__phase__output__table__t.html#a2c59019ad96fff3791a00289eb437583">qeo_pwm_phase_output_table_t</a>
, <a class="el" href="structqeo__pwm__safety__output__table__t.html#ae14208831bc20a0853c5276ad9e9466e">qeo_pwm_safety_output_table_t</a>
</li>
<li>pwm2_output
: <a class="el" href="structqeo__pwm__phase__output__table__t.html#a9f46ef9cc011b71f73f4a347a97e6dad">qeo_pwm_phase_output_table_t</a>
, <a class="el" href="structqeo__pwm__safety__output__table__t.html#a4373aff4595f31f6433b545fe19157ec">qeo_pwm_safety_output_table_t</a>
</li>
<li>pwm3_output
: <a class="el" href="structqeo__pwm__phase__output__table__t.html#aefd4186e836926a87844ae72acdafb09">qeo_pwm_phase_output_table_t</a>
, <a class="el" href="structqeo__pwm__safety__output__table__t.html#ae286c558585ed034cc347abc8a940835">qeo_pwm_safety_output_table_t</a>
</li>
<li>pwm4_output
: <a class="el" href="structqeo__pwm__phase__output__table__t.html#ab44c2123a33fde512dcc4ecf47b79445">qeo_pwm_phase_output_table_t</a>
, <a class="el" href="structqeo__pwm__safety__output__table__t.html#af61f6ddbaae1f58b847cfc0c0f757405">qeo_pwm_safety_output_table_t</a>
</li>
<li>pwm5_output
: <a class="el" href="structqeo__pwm__phase__output__table__t.html#acc8b5c540b86b8d3d6d0619fc6b0e454">qeo_pwm_phase_output_table_t</a>
, <a class="el" href="structqeo__pwm__safety__output__table__t.html#a395d0ac5e837167463755d6aa355d438">qeo_pwm_safety_output_table_t</a>
</li>
<li>pwm6_output
: <a class="el" href="structqeo__pwm__phase__output__table__t.html#ad9c71023ba1004c6096be6b8554a62f9">qeo_pwm_phase_output_table_t</a>
, <a class="el" href="structqeo__pwm__safety__output__table__t.html#a49584a8342b4eacc7a1a98c89db5adfe">qeo_pwm_safety_output_table_t</a>
</li>
<li>pwm7_output
: <a class="el" href="structqeo__pwm__phase__output__table__t.html#a26ea7254d4d81f199748769c66f09f50">qeo_pwm_phase_output_table_t</a>
, <a class="el" href="structqeo__pwm__safety__output__table__t.html#a0e13770165059dc90d18fc2f9eaf110f">qeo_pwm_safety_output_table_t</a>
</li>
<li>PWM_CALIB_CFG
: <a class="el" href="structTRGM__Type.html#a59602bd0231ba3a4f6c171b453765f65">TRGM_Type</a>
</li>
<li>PWM_CYCLE
: <a class="el" href="structQEOV2__Type.html#a2ee05cd913d993f57410568a6327aa25">QEOV2_Type</a>
</li>
<li>pwm_deadzone_n
: <a class="el" href="structrdc__output__cfg.html#a0eec103bad7df71f5e47aeccb1adc54d">rdc_output_cfg</a>
</li>
<li>pwm_deadzone_p
: <a class="el" href="structrdc__output__cfg.html#a98b835804280c8f8e0eed6a14479b552">rdc_output_cfg</a>
</li>
<li>PWM_DELAY_CFG
: <a class="el" href="structTRGM__Type.html#ab5dde65d866ffe9a3e4ea57ee1e78067">TRGM_Type</a>
</li>
<li>pwm_dither_enable
: <a class="el" href="structrdc__output__cfg.html#aec9c4f8de7f2c8fefeb57cb524f507b5">rdc_output_cfg</a>
</li>
<li>PWM_DZ
: <a class="el" href="structRDC__Type.html#a2661d4aec25d6c2119658524fbdde655">RDC_Type</a>
</li>
<li>pwm_exc_n_low_active
: <a class="el" href="structrdc__output__cfg.html#a723ef7ff8fae2a2d52d7cb3cb73fe927">rdc_output_cfg</a>
</li>
<li>pwm_exc_p_low_active
: <a class="el" href="structrdc__output__cfg.html#ab61c4ec4cb452cdc57d4ebfcfd42b656">rdc_output_cfg</a>
</li>
<li>PWM_OFFSET
: <a class="el" href="structRDC__Type.html#af2c51e885afa7f44a95fb47880695794">RDC_Type</a>
</li>
<li>PWM_PERIOD
: <a class="el" href="structCLC__Type.html#a68aec8bde58677accdf600b9561bcfee">CLC_Type</a>
</li>
<li>pwm_period
: <a class="el" href="structrdc__output__cfg.html#a541e80d14839f623e04033751582ff04">rdc_output_cfg</a>
</li>
<li>PWM_SCALING
: <a class="el" href="structRDC__Type.html#a6f6c83301bd96c2e221ad6feb063fbb9">RDC_Type</a>
</li>
<li>pwm_signal_sync
: <a class="el" href="structsdm__filter__config__t.html#ac0604dd74609474e54e699aa9dcb2119">sdm_filter_config_t</a>
</li>
<li>pwm_u
: <a class="el" href="structbldc__control__pwmout__par.html#a0def2216d1b979d91b18b1a5c43eaeb9">bldc_control_pwmout_par</a>
</li>
<li>pwm_v
: <a class="el" href="structbldc__control__pwmout__par.html#af4d7e389687a09763217d10e22906729">bldc_control_pwmout_par</a>
</li>
<li>pwm_w
: <a class="el" href="structbldc__control__pwmout__par.html#a0b076b71433403a1387b2ea3cb8ad28f">bldc_control_pwmout_par</a>
</li>
<li>PWMCFG
: <a class="el" href="structPWM__Type.html#ae06b7d7c0b6696d7a2d35b6ec18b975c">PWM_Type</a>
</li>
<li>pwmout
: <a class="el" href="structbldc__control__pwm__par.html#abe14eeb06caf312542bc4c68d1b3d191">bldc_control_pwm_par</a>
</li>
<li>pwmpar
: <a class="el" href="structbldc__contrl__foc__par.html#ad2d97b7dc6bf92f8d96b021b9c6da7b0">bldc_contrl_foc_par</a>
</li>
<li>PWR_UP
: <a class="el" href="structMIPI__DSI__Type.html#a07a582ca800a6ea8e22033d8fc2d0eca">MIPI_DSI_Type</a>
</li>
<li>PWRCTL
: <a class="el" href="structDDRCTL__Type.html#ab32df7587bf20dfb6b4b2c657144b685">DDRCTL_Type</a>
</li>
<li>PWRTMG
: <a class="el" href="structDDRCTL__Type.html#a436a0a3a42e3c2edcf658255b0367e50">DDRCTL_Type</a>
</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Jun 28 2024 08:11:31 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
