--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main_preroute.twx main_map.ncd -o main_preroute.twr
main.pcf -ucf xem6010.ucf

Design file:              main_map.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns 
   AFTER COMP "hi_in<0>" "RISING"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X30Y7.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.525   host/rst4
                                                       host/flop3
    SLICE_X30Y7.DX       net (fanout=2)     e  0.680   host/rst3
    SLICE_X30Y7.CLK      Tdick                 0.085   host/rst4
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (0.610ns logic, 0.680ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X30Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (2.638 - 2.565)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y4.AQ       Tcko                  0.525   host/rst2
                                                       host/flop2
    SLICE_X30Y7.AX       net (fanout=2)     e  0.704   host/rst2
    SLICE_X30Y7.CLK      Tdick                 0.085   host/rst4
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.610ns logic, 0.704ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X30Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.100ns (Levels of Logic = 0)
  Clock Path Skew:      0.183ns (2.565 - 2.382)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y3.AQ       Tcko                  0.525   host/rst1
                                                       host/flop1
    SLICE_X30Y4.AX       net (fanout=1)     e  0.490   host/rst1
    SLICE_X30Y4.CLK      Tdick                 0.085   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.100ns (0.610ns logic, 0.490ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X30Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.765ns (Levels of Logic = 0)
  Clock Path Skew:      0.183ns (2.565 - 2.382)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y3.AQ       Tcko                  0.234   host/rst1
                                                       host/flop1
    SLICE_X30Y4.AX       net (fanout=1)     e  0.490   host/rst1
    SLICE_X30Y4.CLK      Tckdi       (-Th)    -0.041   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.765ns (0.275ns logic, 0.490ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X30Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.906ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.979ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (2.638 - 2.565)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y4.AQ       Tcko                  0.234   host/rst2
                                                       host/flop2
    SLICE_X30Y7.AX       net (fanout=2)     e  0.704   host/rst2
    SLICE_X30Y7.CLK      Tckdi       (-Th)    -0.041   host/rst4
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.275ns logic, 0.704ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X30Y7.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.AQ       Tcko                  0.234   host/rst4
                                                       host/flop3
    SLICE_X30Y7.DX       net (fanout=2)     e  0.680   host/rst3
    SLICE_X30Y7.CLK      Tckdi       (-Th)    -0.041   host/rst4
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.275ns logic, 0.680ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43304 paths analyzed, 7885 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.848ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[15].fdreout0 (OLOGIC_X25Y1.D1), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      16.713ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y21.AQ      Tcko                  0.476   ok1<20>
                                                       host/core0/core0/ti_addr_1
    SLICE_X42Y18.D4      net (fanout=56)    e  1.638   ok1<17>
    SLICE_X42Y18.D       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>81
    SLICE_X42Y18.C1      net (fanout=1)     e  0.993   poa0/ok2<16>8
    SLICE_X42Y18.C       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>83
    SLICE_X13Y54.A5      net (fanout=17)    e  4.275   host/core0/core0/hi_busy_rstpot
    SLICE_X13Y54.A       Tilo                  0.259   wireOR/ok2<91>4
                                                       wireOR/ok2<100>7
    SLICE_X13Y54.C1      net (fanout=1)     e  0.899   ok2<15>
    SLICE_X13Y54.CMUX    Tilo                  0.337   wireOR/ok2<91>4
                                                       host/core0/core0/Mmux_hi_dataout171
    OLOGIC_X25Y1.D1      net (fanout=1)     e  6.188   host/okCH<18>
    OLOGIC_X25Y1.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     16.713ns (2.720ns logic, 13.993ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_6 (FF)
  Destination:          host/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      16.684ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_6 to host/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y20.BQ      Tcko                  0.525   ok1<23>
                                                       host/core0/core0/ti_addr_6
    SLICE_X42Y18.D5      net (fanout=52)    e  1.560   ok1<22>
    SLICE_X42Y18.D       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>81
    SLICE_X42Y18.C1      net (fanout=1)     e  0.993   poa0/ok2<16>8
    SLICE_X42Y18.C       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>83
    SLICE_X13Y54.A5      net (fanout=17)    e  4.275   host/core0/core0/hi_busy_rstpot
    SLICE_X13Y54.A       Tilo                  0.259   wireOR/ok2<91>4
                                                       wireOR/ok2<100>7
    SLICE_X13Y54.C1      net (fanout=1)     e  0.899   ok2<15>
    SLICE_X13Y54.CMUX    Tilo                  0.337   wireOR/ok2<91>4
                                                       host/core0/core0/Mmux_hi_dataout171
    OLOGIC_X25Y1.D1      net (fanout=1)     e  6.188   host/okCH<18>
    OLOGIC_X25Y1.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     16.684ns (2.769ns logic, 13.915ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_5 (FF)
  Destination:          host/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      16.571ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_5 to host/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y20.AQ      Tcko                  0.525   ok1<23>
                                                       host/core0/core0/ti_addr_5
    SLICE_X42Y18.D6      net (fanout=53)    e  1.447   ok1<21>
    SLICE_X42Y18.D       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>81
    SLICE_X42Y18.C1      net (fanout=1)     e  0.993   poa0/ok2<16>8
    SLICE_X42Y18.C       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>83
    SLICE_X13Y54.A5      net (fanout=17)    e  4.275   host/core0/core0/hi_busy_rstpot
    SLICE_X13Y54.A       Tilo                  0.259   wireOR/ok2<91>4
                                                       wireOR/ok2<100>7
    SLICE_X13Y54.C1      net (fanout=1)     e  0.899   ok2<15>
    SLICE_X13Y54.CMUX    Tilo                  0.337   wireOR/ok2<91>4
                                                       host/core0/core0/Mmux_hi_dataout171
    OLOGIC_X25Y1.D1      net (fanout=1)     e  6.188   host/okCH<18>
    OLOGIC_X25Y1.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     16.571ns (2.769ns logic, 13.802ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point host/delays[5].fdreout0 (OLOGIC_X20Y0.D1), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      16.178ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y21.AQ      Tcko                  0.476   ok1<20>
                                                       host/core0/core0/ti_addr_1
    SLICE_X42Y18.D4      net (fanout=56)    e  1.638   ok1<17>
    SLICE_X42Y18.D       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>81
    SLICE_X42Y18.C1      net (fanout=1)     e  0.993   poa0/ok2<16>8
    SLICE_X42Y18.C       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>83
    SLICE_X17Y59.A5      net (fanout=17)    e  4.416   host/core0/core0/hi_busy_rstpot
    SLICE_X17Y59.A       Tilo                  0.259   wireOR/ok2<90>4
                                                       wireOR/ok2<90>7
    SLICE_X17Y59.C1      net (fanout=1)     e  0.899   ok2<5>
    SLICE_X17Y59.CMUX    Tilo                  0.337   wireOR/ok2<90>4
                                                       host/core0/core0/Mmux_hi_dataout1111
    OLOGIC_X20Y0.D1      net (fanout=1)     e  5.512   host/okCH<8>
    OLOGIC_X20Y0.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     16.178ns (2.720ns logic, 13.458ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_6 (FF)
  Destination:          host/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      16.149ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_6 to host/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y20.BQ      Tcko                  0.525   ok1<23>
                                                       host/core0/core0/ti_addr_6
    SLICE_X42Y18.D5      net (fanout=52)    e  1.560   ok1<22>
    SLICE_X42Y18.D       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>81
    SLICE_X42Y18.C1      net (fanout=1)     e  0.993   poa0/ok2<16>8
    SLICE_X42Y18.C       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>83
    SLICE_X17Y59.A5      net (fanout=17)    e  4.416   host/core0/core0/hi_busy_rstpot
    SLICE_X17Y59.A       Tilo                  0.259   wireOR/ok2<90>4
                                                       wireOR/ok2<90>7
    SLICE_X17Y59.C1      net (fanout=1)     e  0.899   ok2<5>
    SLICE_X17Y59.CMUX    Tilo                  0.337   wireOR/ok2<90>4
                                                       host/core0/core0/Mmux_hi_dataout1111
    OLOGIC_X20Y0.D1      net (fanout=1)     e  5.512   host/okCH<8>
    OLOGIC_X20Y0.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     16.149ns (2.769ns logic, 13.380ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_5 (FF)
  Destination:          host/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      16.036ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_5 to host/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y20.AQ      Tcko                  0.525   ok1<23>
                                                       host/core0/core0/ti_addr_5
    SLICE_X42Y18.D6      net (fanout=53)    e  1.447   ok1<21>
    SLICE_X42Y18.D       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>81
    SLICE_X42Y18.C1      net (fanout=1)     e  0.993   poa0/ok2<16>8
    SLICE_X42Y18.C       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>83
    SLICE_X17Y59.A5      net (fanout=17)    e  4.416   host/core0/core0/hi_busy_rstpot
    SLICE_X17Y59.A       Tilo                  0.259   wireOR/ok2<90>4
                                                       wireOR/ok2<90>7
    SLICE_X17Y59.C1      net (fanout=1)     e  0.899   ok2<5>
    SLICE_X17Y59.CMUX    Tilo                  0.337   wireOR/ok2<90>4
                                                       host/core0/core0/Mmux_hi_dataout1111
    OLOGIC_X20Y0.D1      net (fanout=1)     e  5.512   host/okCH<8>
    OLOGIC_X20Y0.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     16.036ns (2.769ns logic, 13.267ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point host/delays[3].fdreout0 (OLOGIC_X20Y2.D1), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/delays[3].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.892ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y21.AQ      Tcko                  0.476   ok1<20>
                                                       host/core0/core0/ti_addr_1
    SLICE_X42Y18.D4      net (fanout=56)    e  1.638   ok1<17>
    SLICE_X42Y18.D       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>81
    SLICE_X42Y18.C1      net (fanout=1)     e  0.993   poa0/ok2<16>8
    SLICE_X42Y18.C       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>83
    SLICE_X17Y59.B5      net (fanout=17)    e  4.515   host/core0/core0/hi_busy_rstpot
    SLICE_X17Y59.B       Tilo                  0.259   wireOR/ok2<90>4
                                                       wireOR/ok2<88>7
    SLICE_X17Y59.C3      net (fanout=1)     e  0.629   ok2<3>
    SLICE_X17Y59.C       Tilo                  0.259   wireOR/ok2<90>4
                                                       host/core0/core0/Mmux_hi_dataout1311
    OLOGIC_X20Y2.D1      net (fanout=1)     e  5.475   host/okCH<6>
    OLOGIC_X20Y2.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     15.892ns (2.642ns logic, 13.250ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/delays[3].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.865ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y21.AQ      Tcko                  0.476   ok1<20>
                                                       host/core0/core0/ti_addr_1
    SLICE_X22Y61.A4      net (fanout=56)    e  3.347   ok1<17>
    SLICE_X22Y61.A       Tilo                  0.254   ok2x<51>
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X22Y61.C1      net (fanout=1)     e  0.540   wo23/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X22Y61.C       Tilo                  0.255   ok2x<51>
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X21Y69.D3      net (fanout=16)    e  1.326   wo23/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X21Y69.D       Tilo                  0.259   wireOR/ok2<88>5
                                                       wireOR/ok2<88>6
    SLICE_X17Y59.B3      net (fanout=1)     e  1.608   wireOR/ok2<88>5
    SLICE_X17Y59.B       Tilo                  0.259   wireOR/ok2<90>4
                                                       wireOR/ok2<88>7
    SLICE_X17Y59.C3      net (fanout=1)     e  0.629   ok2<3>
    SLICE_X17Y59.C       Tilo                  0.259   wireOR/ok2<90>4
                                                       host/core0/core0/Mmux_hi_dataout1311
    OLOGIC_X20Y2.D1      net (fanout=1)     e  5.475   host/okCH<6>
    OLOGIC_X20Y2.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     15.865ns (2.940ns logic, 12.925ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_6 (FF)
  Destination:          host/delays[3].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.863ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_6 to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y20.BQ      Tcko                  0.525   ok1<23>
                                                       host/core0/core0/ti_addr_6
    SLICE_X42Y18.D5      net (fanout=52)    e  1.560   ok1<22>
    SLICE_X42Y18.D       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>81
    SLICE_X42Y18.C1      net (fanout=1)     e  0.993   poa0/ok2<16>8
    SLICE_X42Y18.C       Tilo                  0.235   host/okCH<0>
                                                       poa0/ok2<16>83
    SLICE_X17Y59.B5      net (fanout=17)    e  4.515   host/core0/core0/hi_busy_rstpot
    SLICE_X17Y59.B       Tilo                  0.259   wireOR/ok2<90>4
                                                       wireOR/ok2<88>7
    SLICE_X17Y59.C3      net (fanout=1)     e  0.629   ok2<3>
    SLICE_X17Y59.C       Tilo                  0.259   wireOR/ok2<90>4
                                                       host/core0/core0/Mmux_hi_dataout1311
    OLOGIC_X20Y2.D1      net (fanout=1)     e  5.475   host/okCH<6>
    OLOGIC_X20Y2.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     15.863ns (2.691ns logic, 13.172ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg (SLICE_X0Y43.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.AQ       Tcko                  0.449   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X0Y43.CE       net (fanout=2)     e  0.331   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X0Y43.CLK      Tckce       (-Th)     0.299   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.150ns logic, 0.331ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X0Y54.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[10].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[10].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y108.CQ      Tcko                  0.234   host/core0/core0/a0/pc0/KCPSM6_PC2
                                                       host/core0/core0/a0/pc0/address_loop[10].pc_flop
    RAMB16_X0Y54.DIA0    net (fanout=3)     e  0.350   host/core0/core0/a0/pico_addr<10>
    RAMB16_X0Y54.CLKA    Trckd_DIA   (-Th)     0.053   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.181ns logic, 0.350ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_15 (SLICE_X13Y14.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/des0/R_2 (FF)
  Destination:          host/core0/core0/a0/edna_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/des0/R_2 to host/core0/core0/a0/edna_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.DQ      Tcko                  0.200   host/core0/core0/a0/des0/R<2>
                                                       host/core0/core0/a0/des0/R_2
    SLICE_X13Y14.C6      net (fanout=3)     e  0.147   host/core0/core0/a0/des0/R<2>
    SLICE_X13Y14.CLK     Tah         (-Th)    -0.215   host/core0/core0/a0/edna_16
                                                       host/core0/core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT71
                                                       host/core0/core0/a0/edna_15
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.415ns logic, 0.147ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.840ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD       
  TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_SYS_CLK3 / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13348 paths analyzed, 1285 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.859ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X26Y110.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      11.716ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y103.BMUX   Tshcko                0.518   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2
    SLICE_X22Y105.D4     net (fanout=13)    e  2.377   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<2>
    SLICE_X22Y105.D      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.C3     net (fanout=1)     e  0.788   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.CMUX   Tilo                  0.326   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23_SW0
    SLICE_X22Y105.A6     net (fanout=1)     e  0.736   N560
    SLICE_X22Y105.A      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23
    SLICE_X11Y100.C5     net (fanout=2)     e  2.361   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o
    SLICE_X11Y100.C      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D6     net (fanout=2)     e  0.414   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv1
    SLICE_X26Y110.CE     net (fanout=2)     e  2.857   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
    SLICE_X26Y110.CLK    Tceck                 0.313   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                     11.716ns (2.183ns logic, 9.533ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      11.646ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y103.CMUX   Tshcko                0.518   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4
    SLICE_X22Y105.D5     net (fanout=16)    e  2.307   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<4>
    SLICE_X22Y105.D      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.C3     net (fanout=1)     e  0.788   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.CMUX   Tilo                  0.326   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23_SW0
    SLICE_X22Y105.A6     net (fanout=1)     e  0.736   N560
    SLICE_X22Y105.A      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23
    SLICE_X11Y100.C5     net (fanout=2)     e  2.361   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o
    SLICE_X11Y100.C      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D6     net (fanout=2)     e  0.414   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv1
    SLICE_X26Y110.CE     net (fanout=2)     e  2.857   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
    SLICE_X26Y110.CLK    Tceck                 0.313   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                     11.646ns (2.183ns logic, 9.463ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      11.465ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y103.BQ     Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3
    SLICE_X22Y105.D6     net (fanout=17)    e  2.214   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<3>
    SLICE_X22Y105.D      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.C3     net (fanout=1)     e  0.788   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.CMUX   Tilo                  0.326   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23_SW0
    SLICE_X22Y105.A6     net (fanout=1)     e  0.736   N560
    SLICE_X22Y105.A      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23
    SLICE_X11Y100.C5     net (fanout=2)     e  2.361   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o
    SLICE_X11Y100.C      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D6     net (fanout=2)     e  0.414   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv1
    SLICE_X26Y110.CE     net (fanout=2)     e  2.857   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
    SLICE_X26Y110.CLK    Tceck                 0.313   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                     11.465ns (2.095ns logic, 9.370ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (SLICE_X26Y110.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          12.800ns
  Data Path Delay:      11.672ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y103.BMUX   Tshcko                0.518   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2
    SLICE_X22Y105.D4     net (fanout=13)    e  2.377   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<2>
    SLICE_X22Y105.D      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.C3     net (fanout=1)     e  0.788   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.CMUX   Tilo                  0.326   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23_SW0
    SLICE_X22Y105.A6     net (fanout=1)     e  0.736   N560
    SLICE_X22Y105.A      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23
    SLICE_X11Y100.C5     net (fanout=2)     e  2.361   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o
    SLICE_X11Y100.C      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D6     net (fanout=2)     e  0.414   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv1
    SLICE_X26Y110.CE     net (fanout=2)     e  2.857   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
    SLICE_X26Y110.CLK    Tceck                 0.269   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                     11.672ns (2.139ns logic, 9.533ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          12.800ns
  Data Path Delay:      11.602ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y103.CMUX   Tshcko                0.518   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4
    SLICE_X22Y105.D5     net (fanout=16)    e  2.307   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<4>
    SLICE_X22Y105.D      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.C3     net (fanout=1)     e  0.788   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.CMUX   Tilo                  0.326   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23_SW0
    SLICE_X22Y105.A6     net (fanout=1)     e  0.736   N560
    SLICE_X22Y105.A      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23
    SLICE_X11Y100.C5     net (fanout=2)     e  2.361   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o
    SLICE_X11Y100.C      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D6     net (fanout=2)     e  0.414   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv1
    SLICE_X26Y110.CE     net (fanout=2)     e  2.857   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
    SLICE_X26Y110.CLK    Tceck                 0.269   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                     11.602ns (2.139ns logic, 9.463ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          12.800ns
  Data Path Delay:      11.421ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y103.BQ     Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3
    SLICE_X22Y105.D6     net (fanout=17)    e  2.214   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<3>
    SLICE_X22Y105.D      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.C3     net (fanout=1)     e  0.788   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.CMUX   Tilo                  0.326   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23_SW0
    SLICE_X22Y105.A6     net (fanout=1)     e  0.736   N560
    SLICE_X22Y105.A      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23
    SLICE_X11Y100.C5     net (fanout=2)     e  2.361   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o
    SLICE_X11Y100.C      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D6     net (fanout=2)     e  0.414   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv1
    SLICE_X26Y110.CE     net (fanout=2)     e  2.857   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
    SLICE_X26Y110.CLK    Tceck                 0.269   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                     11.421ns (2.051ns logic, 9.370ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (SLICE_X26Y110.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      11.656ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y103.BMUX   Tshcko                0.518   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2
    SLICE_X22Y105.D4     net (fanout=13)    e  2.377   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<2>
    SLICE_X22Y105.D      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.C3     net (fanout=1)     e  0.788   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.CMUX   Tilo                  0.326   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23_SW0
    SLICE_X22Y105.A6     net (fanout=1)     e  0.736   N560
    SLICE_X22Y105.A      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23
    SLICE_X11Y100.C5     net (fanout=2)     e  2.361   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o
    SLICE_X11Y100.C      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D6     net (fanout=2)     e  0.414   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv1
    SLICE_X26Y110.CE     net (fanout=2)     e  2.857   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
    SLICE_X26Y110.CLK    Tceck                 0.253   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                     11.656ns (2.123ns logic, 9.533ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      11.586ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y103.CMUX   Tshcko                0.518   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4
    SLICE_X22Y105.D5     net (fanout=16)    e  2.307   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<4>
    SLICE_X22Y105.D      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.C3     net (fanout=1)     e  0.788   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.CMUX   Tilo                  0.326   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23_SW0
    SLICE_X22Y105.A6     net (fanout=1)     e  0.736   N560
    SLICE_X22Y105.A      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23
    SLICE_X11Y100.C5     net (fanout=2)     e  2.361   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o
    SLICE_X11Y100.C      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D6     net (fanout=2)     e  0.414   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv1
    SLICE_X26Y110.CE     net (fanout=2)     e  2.857   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
    SLICE_X26Y110.CLK    Tceck                 0.253   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                     11.586ns (2.123ns logic, 9.463ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      11.405ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y103.BQ     Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3
    SLICE_X22Y105.D6     net (fanout=17)    e  2.214   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<3>
    SLICE_X22Y105.D      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.C3     net (fanout=1)     e  0.788   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o1
    SLICE_X22Y105.CMUX   Tilo                  0.326   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23_SW0
    SLICE_X22Y105.A6     net (fanout=1)     e  0.736   N560
    SLICE_X22Y105.A      Tilo                  0.254   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o23
    SLICE_X11Y100.C5     net (fanout=2)     e  2.361   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_171_o
    SLICE_X11Y100.C      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D6     net (fanout=2)     e  0.414   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv312
    SLICE_X11Y100.D      Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv1
    SLICE_X26Y110.CE     net (fanout=2)     e  2.857   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1391_inv
    SLICE_X26Y110.CLK    Tceck                 0.253   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                     11.405ns (2.035ns logic, 9.370ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (SLICE_X25Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.BQ     Tcko                  0.234   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X25Y109.SR     net (fanout=59)    e  0.353   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X25Y109.CLK    Tcksr       (-Th)     0.132   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.102ns logic, 0.353ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (SLICE_X25Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.BQ     Tcko                  0.234   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X25Y109.SR     net (fanout=59)    e  0.353   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X25Y109.CLK    Tcksr       (-Th)     0.131   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.103ns logic, 0.353ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (SLICE_X25Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.BQ     Tcko                  0.234   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X25Y109.SR     net (fanout=59)    e  0.353   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X25Y109.CLK    Tcksr       (-Th)     0.128   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.106ns logic, 0.353ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X6Y91.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" 
TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" TS_SYS_CLK3 /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" 
TS_SYS_CLK3 /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" TS_SYS_CLK3 /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" 
TS_SYS_CLK3 /         1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4315 paths analyzed, 2048 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 3376.000ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (SLICE_X27Y103.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -10.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (FF)
  Requirement:          0.020ns
  Data Path Delay:      0.994ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -9.603ns (2.931 - 12.534)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y103.DQ     Tcko                  0.248   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10
    SLICE_X27Y103.AX     net (fanout=1)     e  0.676   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
    SLICE_X27Y103.CLK    Tdick                 0.070   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.994ns (0.318ns logic, 0.676ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X13Y98.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -10.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      0.957ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -9.603ns (2.931 - 12.534)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y99.AMUX    Tshcko                0.259   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2
    SLICE_X13Y98.AX      net (fanout=1)     e  0.628   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2>
    SLICE_X13Y98.CLK     Tdick                 0.070   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<4>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.329ns logic, 0.628ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6 (SLICE_X12Y100.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -10.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6 (FF)
  Requirement:          0.020ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -9.603ns (2.931 - 12.534)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y99.CMUX    Tshcko                0.259   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6
    SLICE_X12Y100.CX     net (fanout=1)     e  0.437   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6>
    SLICE_X12Y100.CLK    Tdick                 0.095   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.354ns logic, 0.437ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y30.DIA16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_25 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_25 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.DQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_25
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_25
    RAMB16_X0Y30.DIA16   net (fanout=2)     e  0.350   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_25
    RAMB16_X0Y30.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.145ns logic, 0.350ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y30.DIA19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_28 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_28 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y61.CQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_29
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_28
    RAMB16_X0Y30.DIA19   net (fanout=2)     e  0.350   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_28
    RAMB16_X0Y30.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.145ns logic, 0.350ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y30.DIA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_26 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_26 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y61.AQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_29
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_26
    RAMB16_X0Y30.DIA17   net (fanout=2)     e  0.381   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_26
    RAMB16_X0Y30.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.145ns logic, 0.381ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y30.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y36.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i" TS_SYS_CLK3 / 0.84 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10909557 paths analyzed, 7521 endpoints analyzed, 132 failing endpoints
 132 timing errors detected. (123 setup errors, 9 hold errors, 0 component switching limit errors)
 Minimum period is  14.948ns.
--------------------------------------------------------------------------------

Paths for end point DAC_output_8/DAC_DIN (SLICE_X28Y93.C3), 1104332 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_8_1 (FF)
  Destination:          DAC_output_8/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      14.913ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_8_1 to DAC_output_8/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y93.DQ      Tcko                  0.525   DAC_register_8<1>
                                                       DAC_register_8_1
    SLICE_X22Y92.D5      net (fanout=3)     e  0.632   DAC_register_8<1>
    SLICE_X22Y92.COUT    Topcyd                0.312   DAC_register_8<3>
                                                       DAC_output_8/Madd_n0214_Madd_Madd_lut<3>
                                                       DAC_output_8/Madd_n0214_Madd_Madd_cy<3>
    SLICE_X22Y93.CIN     net (fanout=1)     e  0.003   DAC_output_8/Madd_n0214_Madd_Madd_cy<3>
    SLICE_X22Y93.COUT    Tbyp                  0.093   DAC_register_8<1>
                                                       DAC_output_8/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X22Y94.CIN     net (fanout=1)     e  0.003   DAC_output_8/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X22Y94.COUT    Tbyp                  0.093   DAC_register_8<4>
                                                       DAC_output_8/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X22Y95.CIN     net (fanout=1)     e  0.003   DAC_output_8/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X22Y95.DMUX    Tcind                 0.320   DAC_register_8<9>
                                                       DAC_output_8/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X23Y96.B2      net (fanout=4)     e  0.938   DAC_output_8/n0214<15>
    SLICE_X23Y96.B       Tilo                  0.259   DAC_output_8/Mmux_HPF_output151
                                                       DAC_output_8/Mmux_HPF_output511
    SLICE_X28Y97.A6      net (fanout=1)     e  0.657   DAC_output_8/Mmux_HPF_output51
    SLICE_X28Y97.AMUX    Topaa                 0.449   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_21_o
                                                       DAC_output_8/Mmux_HPF_output51_rt
                                                       DAC_output_8/Madd_add_result_xor<13>
    SLICE_X25Y97.B1      net (fanout=2)     e  0.954   DAC_output_8/add_result<13>
    SLICE_X25Y97.B       Tilo                  0.259   DAC_output_8/DAC_input_suppressed<7>
                                                       DAC_output_8/Mmux_DAC_input_suppressed51
    SLICE_X25Y98.D5      net (fanout=14)    e  0.623   DAC_output_8/DAC_input_suppressed<13>
    SLICE_X25Y98.D       Tilo                  0.259   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X25Y98.C6      net (fanout=24)    e  0.143   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X25Y98.C       Tilo                  0.259   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X26Y97.A6      net (fanout=24)    e  0.531   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X26Y97.A       Tilo                  0.254   DAC_output_8/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73
    SLICE_X22Y99.B6      net (fanout=9)     e  0.582   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o
    SLICE_X22Y99.B       Tilo                  0.254   DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_651_o
                                                       DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_657_o161
    SLICE_X22Y99.C6      net (fanout=1)     e  0.327   DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_651_o
    SLICE_X22Y99.CMUX    Tilo                  0.430   DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_651_o
                                                       DAC_output_8/Mmux_DAC_input_scaled<13>_3
                                                       DAC_output_8/Mmux_DAC_input_scaled<13>_2_f7
    SLICE_X11Y95.B4      net (fanout=1)     e  1.312   DAC_output_8/DAC_input_scaled<13>
    SLICE_X11Y95.B       Tilo                  0.259   DAC_output_8/SF131
                                                       DAC_output_8/SF1312
    SLICE_X11Y95.C5      net (fanout=1)     e  0.406   DAC_output_8/SF1312
    SLICE_X11Y95.C       Tilo                  0.259   DAC_output_8/SF131
                                                       DAC_output_8/SF1313
    SLICE_X28Y93.D6      net (fanout=2)     e  1.466   DAC_output_8/SF131
    SLICE_X28Y93.D       Tilo                  0.235   DAC_output_8/main_state[31]_GND_66_o_Select_53_o15
                                                       DAC_output_8/main_state[31]_GND_66_o_Select_53_o15
    SLICE_X28Y93.A5      net (fanout=1)     e  0.401   DAC_output_8/main_state[31]_GND_66_o_Select_53_o15
    SLICE_X28Y93.A       Tilo                  0.235   DAC_output_8/main_state[31]_GND_66_o_Select_53_o15
                                                       DAC_output_8/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X28Y93.C3      net (fanout=1)     e  0.957   DAC_output_8/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X28Y93.CLK     Tas                   0.221   DAC_output_8/main_state[31]_GND_66_o_Select_53_o15
                                                       DAC_output_8/main_state[31]_GND_66_o_Select_53_o17
                                                       DAC_output_8/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     14.913ns (4.975ns logic, 9.938ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_8_6 (FF)
  Destination:          DAC_output_8/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      14.891ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_8_6 to DAC_output_8/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y93.CQ      Tcko                  0.525   DAC_register_8<1>
                                                       DAC_register_8_6
    SLICE_X22Y94.A5      net (fanout=5)     e  0.640   DAC_register_8<6>
    SLICE_X22Y94.COUT    Topcya                0.474   DAC_register_8<4>
                                                       DAC_output_8/Madd_n0214_Madd_Madd_lut<8>
                                                       DAC_output_8/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X22Y95.CIN     net (fanout=1)     e  0.003   DAC_output_8/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X22Y95.DMUX    Tcind                 0.320   DAC_register_8<9>
                                                       DAC_output_8/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X23Y96.B2      net (fanout=4)     e  0.938   DAC_output_8/n0214<15>
    SLICE_X23Y96.B       Tilo                  0.259   DAC_output_8/Mmux_HPF_output151
                                                       DAC_output_8/Mmux_HPF_output511
    SLICE_X28Y97.A6      net (fanout=1)     e  0.657   DAC_output_8/Mmux_HPF_output51
    SLICE_X28Y97.AMUX    Topaa                 0.449   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_21_o
                                                       DAC_output_8/Mmux_HPF_output51_rt
                                                       DAC_output_8/Madd_add_result_xor<13>
    SLICE_X25Y97.B1      net (fanout=2)     e  0.954   DAC_output_8/add_result<13>
    SLICE_X25Y97.B       Tilo                  0.259   DAC_output_8/DAC_input_suppressed<7>
                                                       DAC_output_8/Mmux_DAC_input_suppressed51
    SLICE_X25Y98.D5      net (fanout=14)    e  0.623   DAC_output_8/DAC_input_suppressed<13>
    SLICE_X25Y98.D       Tilo                  0.259   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X25Y98.C6      net (fanout=24)    e  0.143   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X25Y98.C       Tilo                  0.259   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X26Y97.A6      net (fanout=24)    e  0.531   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X26Y97.A       Tilo                  0.254   DAC_output_8/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73
    SLICE_X22Y99.B6      net (fanout=9)     e  0.582   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o
    SLICE_X22Y99.B       Tilo                  0.254   DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_651_o
                                                       DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_657_o161
    SLICE_X22Y99.C6      net (fanout=1)     e  0.327   DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_651_o
    SLICE_X22Y99.CMUX    Tilo                  0.430   DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_651_o
                                                       DAC_output_8/Mmux_DAC_input_scaled<13>_3
                                                       DAC_output_8/Mmux_DAC_input_scaled<13>_2_f7
    SLICE_X11Y95.B4      net (fanout=1)     e  1.312   DAC_output_8/DAC_input_scaled<13>
    SLICE_X11Y95.B       Tilo                  0.259   DAC_output_8/SF131
                                                       DAC_output_8/SF1312
    SLICE_X11Y95.C5      net (fanout=1)     e  0.406   DAC_output_8/SF1312
    SLICE_X11Y95.C       Tilo                  0.259   DAC_output_8/SF131
                                                       DAC_output_8/SF1313
    SLICE_X28Y93.D6      net (fanout=2)     e  1.466   DAC_output_8/SF131
    SLICE_X28Y93.D       Tilo                  0.235   DAC_output_8/main_state[31]_GND_66_o_Select_53_o15
                                                       DAC_output_8/main_state[31]_GND_66_o_Select_53_o15
    SLICE_X28Y93.A5      net (fanout=1)     e  0.401   DAC_output_8/main_state[31]_GND_66_o_Select_53_o15
    SLICE_X28Y93.A       Tilo                  0.235   DAC_output_8/main_state[31]_GND_66_o_Select_53_o15
                                                       DAC_output_8/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X28Y93.C3      net (fanout=1)     e  0.957   DAC_output_8/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X28Y93.CLK     Tas                   0.221   DAC_output_8/main_state[31]_GND_66_o_Select_53_o15
                                                       DAC_output_8/main_state[31]_GND_66_o_Select_53_o17
                                                       DAC_output_8/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     14.891ns (4.951ns logic, 9.940ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_8_1 (FF)
  Destination:          DAC_output_8/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      14.843ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_8_1 to DAC_output_8/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y93.DQ      Tcko                  0.525   DAC_register_8<1>
                                                       DAC_register_8_1
    SLICE_X22Y92.D5      net (fanout=3)     e  0.632   DAC_register_8<1>
    SLICE_X22Y92.COUT    Topcyd                0.312   DAC_register_8<3>
                                                       DAC_output_8/Madd_n0214_Madd_Madd_lut<3>
                                                       DAC_output_8/Madd_n0214_Madd_Madd_cy<3>
    SLICE_X22Y93.CIN     net (fanout=1)     e  0.003   DAC_output_8/Madd_n0214_Madd_Madd_cy<3>
    SLICE_X22Y93.COUT    Tbyp                  0.093   DAC_register_8<1>
                                                       DAC_output_8/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X22Y94.CIN     net (fanout=1)     e  0.003   DAC_output_8/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X22Y94.COUT    Tbyp                  0.093   DAC_register_8<4>
                                                       DAC_output_8/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X22Y95.CIN     net (fanout=1)     e  0.003   DAC_output_8/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X22Y95.DMUX    Tcind                 0.320   DAC_register_8<9>
                                                       DAC_output_8/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X23Y96.B2      net (fanout=4)     e  0.938   DAC_output_8/n0214<15>
    SLICE_X23Y96.B       Tilo                  0.259   DAC_output_8/Mmux_HPF_output151
                                                       DAC_output_8/Mmux_HPF_output511
    SLICE_X28Y97.A6      net (fanout=1)     e  0.657   DAC_output_8/Mmux_HPF_output51
    SLICE_X28Y97.AMUX    Topaa                 0.449   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_21_o
                                                       DAC_output_8/Mmux_HPF_output51_rt
                                                       DAC_output_8/Madd_add_result_xor<13>
    SLICE_X25Y97.B1      net (fanout=2)     e  0.954   DAC_output_8/add_result<13>
    SLICE_X25Y97.B       Tilo                  0.259   DAC_output_8/DAC_input_suppressed<7>
                                                       DAC_output_8/Mmux_DAC_input_suppressed51
    SLICE_X25Y98.D5      net (fanout=14)    e  0.623   DAC_output_8/DAC_input_suppressed<13>
    SLICE_X25Y98.D       Tilo                  0.259   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X25Y98.C6      net (fanout=24)    e  0.143   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X25Y98.C       Tilo                  0.259   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X26Y98.C3      net (fanout=24)    e  0.854   DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X26Y98.C       Tilo                  0.255   DAC_output_8/DAC_input_suppressed<8>
                                                       DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_629_o181
    SLICE_X22Y99.C4      net (fanout=1)     e  0.769   DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_621_o
    SLICE_X22Y99.CMUX    Tilo                  0.430   DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_651_o
                                                       DAC_output_8/Mmux_DAC_input_scaled<13>_3
                                                       DAC_output_8/Mmux_DAC_input_scaled<13>_2_f7
    SLICE_X11Y95.B4      net (fanout=1)     e  1.312   DAC_output_8/DAC_input_scaled<13>
    SLICE_X11Y95.B       Tilo                  0.259   DAC_output_8/SF131
                                                       DAC_output_8/SF1312
    SLICE_X11Y95.C5      net (fanout=1)     e  0.406   DAC_output_8/SF1312
    SLICE_X11Y95.C       Tilo                  0.259   DAC_output_8/SF131
                                                       DAC_output_8/SF1313
    SLICE_X28Y93.D6      net (fanout=2)     e  1.466   DAC_output_8/SF131
    SLICE_X28Y93.D       Tilo                  0.235   DAC_output_8/main_state[31]_GND_66_o_Select_53_o15
                                                       DAC_output_8/main_state[31]_GND_66_o_Select_53_o15
    SLICE_X28Y93.A5      net (fanout=1)     e  0.401   DAC_output_8/main_state[31]_GND_66_o_Select_53_o15
    SLICE_X28Y93.A       Tilo                  0.235   DAC_output_8/main_state[31]_GND_66_o_Select_53_o15
                                                       DAC_output_8/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X28Y93.C3      net (fanout=1)     e  0.957   DAC_output_8/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X28Y93.CLK     Tas                   0.221   DAC_output_8/main_state[31]_GND_66_o_Select_53_o15
                                                       DAC_output_8/main_state[31]_GND_66_o_Select_53_o17
                                                       DAC_output_8/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     14.843ns (4.722ns logic, 10.121ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_1/DAC_DIN (SLICE_X17Y84.A6), 1767147 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_1_2 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      14.688ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_1_2 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y81.CQ       Tcko                  0.430   DAC_register_1<2>
                                                       DAC_register_1_2
    SLICE_X8Y81.A5       net (fanout=3)     e  0.655   DAC_register_1<2>
    SLICE_X8Y81.COUT     Topcya                0.472   DAC_thresh_1<8>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_lut<4>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X8Y82.CIN      net (fanout=1)     e  0.003   DAC_output_1/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X8Y82.CMUX     Tcinc                 0.289   DAC_register_1<4>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X11Y83.A1      net (fanout=2)     e  0.951   DAC_output_1/n0214<10>
    SLICE_X11Y83.AMUX    Tilo                  0.337   DAC_output_1/HPF_output<6>
                                                       DAC_output_1/Mmux_multiplier_in21
    SLICE_X12Y84.A6      net (fanout=3)     e  0.530   DAC_output_1/multiplier_in<10>
    SLICE_X12Y84.COUT    Topcya                0.472   DAC_output_1/Madd_add_result_cy<11>
                                                       DAC_output_1/Madd_add_result_lut<8>
                                                       DAC_output_1/Madd_add_result_cy<11>
    SLICE_X12Y85.CIN     net (fanout=1)     e  0.003   DAC_output_1/Madd_add_result_cy<11>
    SLICE_X12Y85.BMUX    Tcinb                 0.277   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<12>
                                                       DAC_output_1/Madd_add_result_xor<15>
    SLICE_X11Y84.C4      net (fanout=1)     e  0.915   DAC_output_1/add_result<13>
    SLICE_X11Y84.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[11]_MUX_576_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed51
    SLICE_X11Y85.D4      net (fanout=6)     e  0.679   DAC_output_1/DAC_input_suppressed<13>
    SLICE_X11Y85.D       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X11Y85.C6      net (fanout=22)    e  0.143   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X11Y85.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X11Y86.B2      net (fanout=24)    e  0.932   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X11Y86.BMUX    Tilo                  0.337   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_592_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_629_o191
    SLICE_X8Y87.C4       net (fanout=1)     e  0.757   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_620_o
    SLICE_X8Y87.CMUX     Tilo                  0.403   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_650_o
                                                       DAC_output_1/Mmux_DAC_input_scaled<14>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<14>_2_f7
    SLICE_X14Y80.A5      net (fanout=1)     e  1.164   DAC_output_1/DAC_input_scaled<14>
    SLICE_X14Y80.A       Tilo                  0.254   host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       DAC_output_1/SF1312
    SLICE_X14Y80.C3      net (fanout=1)     e  0.947   DAC_output_1/SF1312
    SLICE_X14Y80.CMUX    Tilo                  0.326   host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       DAC_output_1/SF1313
    SLICE_X17Y86.C6      net (fanout=2)     e  0.820   DAC_output_1/SF131
    SLICE_X17Y86.C       Tilo                  0.259   DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
    SLICE_X17Y84.B6      net (fanout=1)     e  0.510   DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
    SLICE_X17Y84.B       Tilo                  0.259   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o13
    SLICE_X17Y84.A6      net (fanout=1)     e  0.414   DAC_output_1/main_state[31]_GND_66_o_Select_53_o13
    SLICE_X17Y84.CLK     Tas                   0.373   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o14
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     14.688ns (5.265ns logic, 9.423ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_1_2 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      14.683ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_1_2 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y81.CQ       Tcko                  0.430   DAC_register_1<2>
                                                       DAC_register_1_2
    SLICE_X8Y81.A5       net (fanout=3)     e  0.655   DAC_register_1<2>
    SLICE_X8Y81.DMUX     Topad                 0.667   DAC_thresh_1<8>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_lut<4>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X9Y83.A1       net (fanout=2)     e  0.778   DAC_output_1/n0214<7>
    SLICE_X9Y83.AMUX     Tilo                  0.337   DAC_output_1/multiplier_in<6>
                                                       DAC_output_1/Mmux_multiplier_in161
    SLICE_X10Y83.B6      net (fanout=3)     e  0.617   DAC_output_1/multiplier_in<7>
    SLICE_X10Y83.COUT    Topcyb                0.483   DAC_register_1<10>
                                                       DAC_output_1/Msub_subtract_result_lut<5>
                                                       DAC_output_1/Msub_subtract_result_cy<7>
    SLICE_X10Y84.CIN     net (fanout=1)     e  0.003   DAC_output_1/Msub_subtract_result_cy<7>
    SLICE_X10Y84.COUT    Tbyp                  0.093   DAC_output_1/Msub_subtract_result_cy<11>
                                                       DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X10Y85.CIN     net (fanout=1)     e  0.003   DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X10Y85.DMUX    Tcind                 0.320   DAC_output_1/subtract_result<15>
                                                       DAC_output_1/Msub_subtract_result_xor<15>
    SLICE_X11Y84.C2      net (fanout=30)    e  0.943   DAC_output_1/subtract_result<15>
    SLICE_X11Y84.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[11]_MUX_576_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed51
    SLICE_X11Y85.D4      net (fanout=6)     e  0.679   DAC_output_1/DAC_input_suppressed<13>
    SLICE_X11Y85.D       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X11Y85.C6      net (fanout=22)    e  0.143   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X11Y85.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X11Y86.B2      net (fanout=24)    e  0.932   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X11Y86.BMUX    Tilo                  0.337   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_592_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_629_o191
    SLICE_X8Y87.C4       net (fanout=1)     e  0.757   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_620_o
    SLICE_X8Y87.CMUX     Tilo                  0.403   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_650_o
                                                       DAC_output_1/Mmux_DAC_input_scaled<14>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<14>_2_f7
    SLICE_X14Y80.A5      net (fanout=1)     e  1.164   DAC_output_1/DAC_input_scaled<14>
    SLICE_X14Y80.A       Tilo                  0.254   host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       DAC_output_1/SF1312
    SLICE_X14Y80.C3      net (fanout=1)     e  0.947   DAC_output_1/SF1312
    SLICE_X14Y80.CMUX    Tilo                  0.326   host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       DAC_output_1/SF1313
    SLICE_X17Y86.C6      net (fanout=2)     e  0.820   DAC_output_1/SF131
    SLICE_X17Y86.C       Tilo                  0.259   DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
    SLICE_X17Y84.B6      net (fanout=1)     e  0.510   DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
    SLICE_X17Y84.B       Tilo                  0.259   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o13
    SLICE_X17Y84.A6      net (fanout=1)     e  0.414   DAC_output_1/main_state[31]_GND_66_o_Select_53_o13
    SLICE_X17Y84.CLK     Tas                   0.373   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o14
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     14.683ns (5.318ns logic, 9.365ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_1_2 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      14.670ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_1_2 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y81.CQ       Tcko                  0.430   DAC_register_1<2>
                                                       DAC_register_1_2
    SLICE_X8Y81.A5       net (fanout=3)     e  0.655   DAC_register_1<2>
    SLICE_X8Y81.COUT     Topcya                0.472   DAC_thresh_1<8>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_lut<4>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X8Y82.CIN      net (fanout=1)     e  0.003   DAC_output_1/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X8Y82.BMUX     Tcinb                 0.277   DAC_register_1<4>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X9Y84.D2       net (fanout=2)     e  0.919   DAC_output_1/n0214<9>
    SLICE_X9Y84.D        Tilo                  0.259   DAC_output_1/multiplier_in<9>
                                                       DAC_output_1/Mmux_multiplier_in181
    SLICE_X10Y83.D5      net (fanout=3)     e  0.627   DAC_output_1/multiplier_in<9>
    SLICE_X10Y83.COUT    Topcyd                0.312   DAC_register_1<10>
                                                       DAC_output_1/Msub_subtract_result_lut<7>
                                                       DAC_output_1/Msub_subtract_result_cy<7>
    SLICE_X10Y84.CIN     net (fanout=1)     e  0.003   DAC_output_1/Msub_subtract_result_cy<7>
    SLICE_X10Y84.COUT    Tbyp                  0.093   DAC_output_1/Msub_subtract_result_cy<11>
                                                       DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X10Y85.CIN     net (fanout=1)     e  0.003   DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X10Y85.DMUX    Tcind                 0.320   DAC_output_1/subtract_result<15>
                                                       DAC_output_1/Msub_subtract_result_xor<15>
    SLICE_X11Y84.C2      net (fanout=30)    e  0.943   DAC_output_1/subtract_result<15>
    SLICE_X11Y84.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[11]_MUX_576_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed51
    SLICE_X11Y85.D4      net (fanout=6)     e  0.679   DAC_output_1/DAC_input_suppressed<13>
    SLICE_X11Y85.D       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X11Y85.C6      net (fanout=22)    e  0.143   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X11Y85.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X11Y86.B2      net (fanout=24)    e  0.932   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X11Y86.BMUX    Tilo                  0.337   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_592_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_629_o191
    SLICE_X8Y87.C4       net (fanout=1)     e  0.757   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_620_o
    SLICE_X8Y87.CMUX     Tilo                  0.403   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_650_o
                                                       DAC_output_1/Mmux_DAC_input_scaled<14>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<14>_2_f7
    SLICE_X14Y80.A5      net (fanout=1)     e  1.164   DAC_output_1/DAC_input_scaled<14>
    SLICE_X14Y80.A       Tilo                  0.254   host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       DAC_output_1/SF1312
    SLICE_X14Y80.C3      net (fanout=1)     e  0.947   DAC_output_1/SF1312
    SLICE_X14Y80.CMUX    Tilo                  0.326   host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       DAC_output_1/SF1313
    SLICE_X17Y86.C6      net (fanout=2)     e  0.820   DAC_output_1/SF131
    SLICE_X17Y86.C       Tilo                  0.259   DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
    SLICE_X17Y84.B6      net (fanout=1)     e  0.510   DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
    SLICE_X17Y84.B       Tilo                  0.259   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o13
    SLICE_X17Y84.A6      net (fanout=1)     e  0.414   DAC_output_1/main_state[31]_GND_66_o_Select_53_o13
    SLICE_X17Y84.CLK     Tas                   0.373   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o14
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     14.670ns (5.151ns logic, 9.519ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_4/DAC_DIN (SLICE_X33Y108.A6), 1089819 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_4_0 (FF)
  Destination:          DAC_output_4/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      14.616ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_4_0 to DAC_output_4/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y106.AQ     Tcko                  0.525   DAC_register_4<0>
                                                       DAC_register_4_0
    SLICE_X32Y106.C5     net (fanout=3)     e  0.639   DAC_register_4<0>
    SLICE_X32Y106.COUT   Topcyc                0.325   DAC_register_4<2>
                                                       DAC_output_4/Madd_n0214_Madd_Madd_lut<2>
                                                       DAC_output_4/Madd_n0214_Madd_Madd_cy<3>
    SLICE_X32Y107.CIN    net (fanout=1)     e  0.003   DAC_output_4/Madd_n0214_Madd_Madd_cy<3>
    SLICE_X32Y107.COUT   Tbyp                  0.091   DAC_register_4<3>
                                                       DAC_output_4/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X32Y108.CIN    net (fanout=1)     e  0.003   DAC_output_4/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X32Y108.COUT   Tbyp                  0.091   wi03/ep_datahold<0>
                                                       DAC_output_4/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X32Y109.CIN    net (fanout=1)     e  0.003   DAC_output_4/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X32Y109.CMUX   Tcinc                 0.289   DAC_register_4<5>
                                                       DAC_output_4/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X48Y110.A2     net (fanout=4)     e  1.727   DAC_output_4/n0214<14>
    SLICE_X48Y110.AMUX   Topaa                 0.456   DAC_output_4/add_result<12>
                                                       DAC_output_4/Mmux_HPF_output411
                                                       DAC_output_4/Madd_add_result_xor<12>
    SLICE_X33Y109.B2     net (fanout=1)     e  1.652   DAC_output_4/add_result<12>
    SLICE_X33Y109.B      Tilo                  0.259   DAC_register_4<14>
                                                       DAC_output_4/Mmux_DAC_input_suppressed41
    SLICE_X35Y108.D5     net (fanout=7)     e  0.622   DAC_output_4/DAC_input_suppressed<12>
    SLICE_X35Y108.D      Tilo                  0.259   DAC_thresh_4<15>
                                                       DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X35Y108.C6     net (fanout=22)    e  0.143   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X35Y108.C      Tilo                  0.259   DAC_thresh_4<15>
                                                       DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X29Y107.C3     net (fanout=24)    e  1.245   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X29Y107.C      Tilo                  0.259   DAC_output_4/DAC_input_suppressed<7>
                                                       DAC_output_4/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_629_o171
    SLICE_X34Y104.C4     net (fanout=1)     e  1.129   DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_622_o
    SLICE_X34Y104.CMUX   Tilo                  0.430   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       DAC_output_4/Mmux_DAC_input_scaled<12>_3
                                                       DAC_output_4/Mmux_DAC_input_scaled<12>_2_f7
    SLICE_X37Y109.B6     net (fanout=1)     e  0.894   DAC_output_4/DAC_input_scaled<12>
    SLICE_X37Y109.B      Tilo                  0.259   DAC_output_3/main_state[31]_GND_66_o_Select_53_o13
                                                       DAC_output_4/SF1312
    SLICE_X37Y109.C5     net (fanout=1)     e  0.406   DAC_output_4/SF1312
    SLICE_X37Y109.C      Tilo                  0.259   DAC_output_3/main_state[31]_GND_66_o_Select_53_o13
                                                       DAC_output_4/SF1313
    SLICE_X37Y108.B6     net (fanout=2)     e  0.532   DAC_output_4/SF131
    SLICE_X37Y108.B      Tilo                  0.259   DAC_output_4/main_state[31]_GND_66_o_Select_53_o15
                                                       DAC_output_4/main_state[31]_GND_66_o_Select_53_o14
    SLICE_X33Y108.B6     net (fanout=1)     e  0.552   DAC_output_4/main_state[31]_GND_66_o_Select_53_o14
    SLICE_X33Y108.B      Tilo                  0.259   DAC_output_4/DAC_DIN
                                                       DAC_output_4/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X33Y108.A6     net (fanout=1)     e  0.414   DAC_output_4/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X33Y108.CLK    Tas                   0.373   DAC_output_4/DAC_DIN
                                                       DAC_output_4/main_state[31]_GND_66_o_Select_53_o17
                                                       DAC_output_4/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     14.616ns (4.652ns logic, 9.964ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_4_2 (FF)
  Destination:          DAC_output_4/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      14.583ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_4_2 to DAC_output_4/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y106.DQ     Tcko                  0.476   DAC_register_4<2>
                                                       DAC_register_4_2
    SLICE_X32Y107.A6     net (fanout=3)     e  0.602   DAC_register_4<2>
    SLICE_X32Y107.COUT   Topcya                0.472   DAC_register_4<3>
                                                       DAC_output_4/Madd_n0214_Madd_Madd_lut<4>
                                                       DAC_output_4/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X32Y108.CIN    net (fanout=1)     e  0.003   DAC_output_4/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X32Y108.COUT   Tbyp                  0.091   wi03/ep_datahold<0>
                                                       DAC_output_4/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X32Y109.CIN    net (fanout=1)     e  0.003   DAC_output_4/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X32Y109.CMUX   Tcinc                 0.289   DAC_register_4<5>
                                                       DAC_output_4/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X48Y110.A2     net (fanout=4)     e  1.727   DAC_output_4/n0214<14>
    SLICE_X48Y110.AMUX   Topaa                 0.456   DAC_output_4/add_result<12>
                                                       DAC_output_4/Mmux_HPF_output411
                                                       DAC_output_4/Madd_add_result_xor<12>
    SLICE_X33Y109.B2     net (fanout=1)     e  1.652   DAC_output_4/add_result<12>
    SLICE_X33Y109.B      Tilo                  0.259   DAC_register_4<14>
                                                       DAC_output_4/Mmux_DAC_input_suppressed41
    SLICE_X35Y108.D5     net (fanout=7)     e  0.622   DAC_output_4/DAC_input_suppressed<12>
    SLICE_X35Y108.D      Tilo                  0.259   DAC_thresh_4<15>
                                                       DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X35Y108.C6     net (fanout=22)    e  0.143   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X35Y108.C      Tilo                  0.259   DAC_thresh_4<15>
                                                       DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X29Y107.C3     net (fanout=24)    e  1.245   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X29Y107.C      Tilo                  0.259   DAC_output_4/DAC_input_suppressed<7>
                                                       DAC_output_4/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_629_o171
    SLICE_X34Y104.C4     net (fanout=1)     e  1.129   DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_622_o
    SLICE_X34Y104.CMUX   Tilo                  0.430   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       DAC_output_4/Mmux_DAC_input_scaled<12>_3
                                                       DAC_output_4/Mmux_DAC_input_scaled<12>_2_f7
    SLICE_X37Y109.B6     net (fanout=1)     e  0.894   DAC_output_4/DAC_input_scaled<12>
    SLICE_X37Y109.B      Tilo                  0.259   DAC_output_3/main_state[31]_GND_66_o_Select_53_o13
                                                       DAC_output_4/SF1312
    SLICE_X37Y109.C5     net (fanout=1)     e  0.406   DAC_output_4/SF1312
    SLICE_X37Y109.C      Tilo                  0.259   DAC_output_3/main_state[31]_GND_66_o_Select_53_o13
                                                       DAC_output_4/SF1313
    SLICE_X37Y108.B6     net (fanout=2)     e  0.532   DAC_output_4/SF131
    SLICE_X37Y108.B      Tilo                  0.259   DAC_output_4/main_state[31]_GND_66_o_Select_53_o15
                                                       DAC_output_4/main_state[31]_GND_66_o_Select_53_o14
    SLICE_X33Y108.B6     net (fanout=1)     e  0.552   DAC_output_4/main_state[31]_GND_66_o_Select_53_o14
    SLICE_X33Y108.B      Tilo                  0.259   DAC_output_4/DAC_DIN
                                                       DAC_output_4/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X33Y108.A6     net (fanout=1)     e  0.414   DAC_output_4/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X33Y108.CLK    Tas                   0.373   DAC_output_4/DAC_DIN
                                                       DAC_output_4/main_state[31]_GND_66_o_Select_53_o17
                                                       DAC_output_4/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     14.583ns (4.659ns logic, 9.924ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_4_0 (FF)
  Destination:          DAC_output_4/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      14.532ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_4_0 to DAC_output_4/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y106.AQ     Tcko                  0.525   DAC_register_4<0>
                                                       DAC_register_4_0
    SLICE_X32Y106.C5     net (fanout=3)     e  0.639   DAC_register_4<0>
    SLICE_X32Y106.COUT   Topcyc                0.325   DAC_register_4<2>
                                                       DAC_output_4/Madd_n0214_Madd_Madd_lut<2>
                                                       DAC_output_4/Madd_n0214_Madd_Madd_cy<3>
    SLICE_X32Y107.CIN    net (fanout=1)     e  0.003   DAC_output_4/Madd_n0214_Madd_Madd_cy<3>
    SLICE_X32Y107.COUT   Tbyp                  0.091   DAC_register_4<3>
                                                       DAC_output_4/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X32Y108.CIN    net (fanout=1)     e  0.003   DAC_output_4/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X32Y108.COUT   Tbyp                  0.091   wi03/ep_datahold<0>
                                                       DAC_output_4/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X32Y109.CIN    net (fanout=1)     e  0.003   DAC_output_4/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X32Y109.CMUX   Tcinc                 0.289   DAC_register_4<5>
                                                       DAC_output_4/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X48Y110.A2     net (fanout=4)     e  1.727   DAC_output_4/n0214<14>
    SLICE_X48Y110.AMUX   Topaa                 0.456   DAC_output_4/add_result<12>
                                                       DAC_output_4/Mmux_HPF_output411
                                                       DAC_output_4/Madd_add_result_xor<12>
    SLICE_X33Y109.B2     net (fanout=1)     e  1.652   DAC_output_4/add_result<12>
    SLICE_X33Y109.B      Tilo                  0.259   DAC_register_4<14>
                                                       DAC_output_4/Mmux_DAC_input_suppressed41
    SLICE_X35Y108.D5     net (fanout=7)     e  0.622   DAC_output_4/DAC_input_suppressed<12>
    SLICE_X35Y108.D      Tilo                  0.259   DAC_thresh_4<15>
                                                       DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X35Y108.C6     net (fanout=22)    e  0.143   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X35Y108.C      Tilo                  0.259   DAC_thresh_4<15>
                                                       DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X33Y109.D1     net (fanout=24)    e  0.766   DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X33Y109.D      Tilo                  0.259   DAC_register_4<14>
                                                       DAC_output_4/Mmux_DAC_input_scaled<1>_3_SW0
    SLICE_X32Y104.C4     net (fanout=1)     e  1.015   N570
    SLICE_X32Y104.C      Tilo                  0.235   DAC_output_4/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_4/Mmux_DAC_input_scaled<1>_3
    SLICE_X35Y105.D5     net (fanout=2)     e  0.469   DAC_output_4/Mmux_DAC_input_scaled<0>_3
    SLICE_X35Y105.D      Tilo                  0.259   DAC_register_3<6>
                                                       DAC_output_4/Mmux_DAC_input_scaled<1>_2_f71
    SLICE_X35Y105.B6     net (fanout=1)     e  0.598   DAC_output_4/DAC_input_scaled<1>
    SLICE_X35Y105.B      Tilo                  0.259   DAC_register_3<6>
                                                       DAC_output_4/SF1323
    SLICE_X37Y108.A5     net (fanout=1)     e  0.679   DAC_output_4/SF1323
    SLICE_X37Y108.A      Tilo                  0.259   DAC_output_4/main_state[31]_GND_66_o_Select_53_o15
                                                       DAC_output_4/SF1324
    SLICE_X37Y108.D5     net (fanout=2)     e  0.439   DAC_output_4/SF132
    SLICE_X37Y108.D      Tilo                  0.259   DAC_output_4/main_state[31]_GND_66_o_Select_53_o15
                                                       DAC_output_4/main_state[31]_GND_66_o_Select_53_o15
    SLICE_X33Y108.B5     net (fanout=1)     e  0.644   DAC_output_4/main_state[31]_GND_66_o_Select_53_o15
    SLICE_X33Y108.B      Tilo                  0.259   DAC_output_4/DAC_DIN
                                                       DAC_output_4/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X33Y108.A6     net (fanout=1)     e  0.414   DAC_output_4/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X33Y108.CLK    Tas                   0.373   DAC_output_4/DAC_DIN
                                                       DAC_output_4/main_state[31]_GND_66_o_Select_53_o17
                                                       DAC_output_4/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     14.532ns (4.716ns logic, 9.816ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8 (SLICE_X32Y100.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -2.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8 (FF)
  Requirement:          6.381ns
  Data Path Delay:      1.271ns (Levels of Logic = 0)
  Clock Path Skew:      9.603ns (12.534 - 2.931)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y99.AQ      Tcko                  0.198   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8
    SLICE_X32Y100.AX     net (fanout=1)     e  1.025   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>
    SLICE_X32Y100.CLK    Tckdi       (-Th)    -0.048   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<8>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.246ns logic, 1.025ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5 (SLICE_X31Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -2.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5 (FF)
  Requirement:          6.381ns
  Data Path Delay:      1.457ns (Levels of Logic = 0)
  Clock Path Skew:      9.603ns (12.534 - 2.931)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y92.CQ      Tcko                  0.200   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5
    SLICE_X31Y97.BX      net (fanout=1)     e  1.198   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5>
    SLICE_X31Y97.CLK     Tckdi       (-Th)    -0.059   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (0.259ns logic, 1.198ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X28Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -2.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0 (FF)
  Requirement:          6.381ns
  Data Path Delay:      1.469ns (Levels of Logic = 0)
  Clock Path Skew:      9.603ns (12.534 - 2.931)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y92.AMUX    Tshcko                0.238   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0
    SLICE_X28Y101.AX     net (fanout=1)     e  1.183   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>
    SLICE_X28Y101.CLK    Tckdi       (-Th)    -0.048   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.469ns (0.286ns logic, 1.183ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y10.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.769ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.161ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      6.943ns (Levels of Logic = 1)
  Clock Path Delay:     0.551ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.505   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X42Y18.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.551ns (-2.549ns logic, 3.100ns route)

  Maximum Data Path at Slow Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y18.CQ      Tcko                  0.476   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)     e  3.745   host/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.943ns (3.198ns logic, 3.745ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.644ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      5.341ns (Levels of Logic = 1)
  Clock Path Delay:     0.578ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.466   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X42Y18.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (-2.522ns logic, 3.100ns route)

  Minimum Data Path at Fast Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y18.CQ      Tcko                  0.200   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)     e  3.745   host/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.341ns (1.596ns logic, 3.745ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.348ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_3 (SLICE_X28Y21.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.982ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.351ns (Levels of Logic = 4)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp698.IMUX.18
    SLICE_X26Y19.C4      net (fanout=15)    e  4.667   hi_in_7_IBUF
    SLICE_X26Y19.C       Tilo                  0.255   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X28Y15.C3      net (fanout=6)     e  1.128   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X28Y15.C       Tilo                  0.235   ok1<16>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X28Y21.C1      net (fanout=8)     e  1.160   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X28Y21.CLK     Tas                   0.349   ok1<20>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<3>2
                                                       host/core0/core0/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.351ns (2.396ns logic, 6.955ns route)
                                                       (25.6% logic, 74.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y21.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_7 (SLICE_X22Y18.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.029ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.304ns (Levels of Logic = 5)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp698.IMUX.18
    SLICE_X26Y19.C4      net (fanout=15)    e  4.667   hi_in_7_IBUF
    SLICE_X26Y19.CMUX    Tilo                  0.326   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y19.B6      net (fanout=2)     e  0.167   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y19.B       Tilo                  0.254   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A6      net (fanout=1)     e  0.724   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X22Y18.B3      net (fanout=16)    e  1.011   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X22Y18.CLK     Tas                   0.339   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       host/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      9.304ns (2.735ns logic, 6.569ns route)
                                                       (29.4% logic, 70.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y18.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_6 (SLICE_X22Y18.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.059ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_dataout_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.274ns (Levels of Logic = 5)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp698.IMUX.18
    SLICE_X26Y19.C4      net (fanout=15)    e  4.667   hi_in_7_IBUF
    SLICE_X26Y19.CMUX    Tilo                  0.326   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y19.B6      net (fanout=2)     e  0.167   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y19.B       Tilo                  0.254   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A6      net (fanout=1)     e  0.724   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X22Y18.A3      net (fanout=16)    e  0.981   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X22Y18.CLK     Tas                   0.339   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<6>1
                                                       host/core0/core0/ti_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                      9.274ns (2.735ns logic, 6.539ns route)
                                                       (29.5% logic, 70.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y18.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X20Y12.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.664ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      5.048ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp698.IMUX.18
    SLICE_X20Y12.D2      net (fanout=15)    e  4.164   hi_in_7_IBUF
    SLICE_X20Y12.CLK     Tah         (-Th)    -0.121   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      5.048ns (0.884ns logic, 4.164ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y12.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X24Y11.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.669ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      5.053ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp698.IMUX.18
    SLICE_X24Y11.D5      net (fanout=15)    e  4.100   hi_in_7_IBUF
    SLICE_X24Y11.CLK     Tah         (-Th)    -0.190   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      5.053ns (0.953ns logic, 4.100ns route)
                                                       (18.9% logic, 81.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y11.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X26Y12.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.965ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      5.349ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp698.IMUX.18
    SLICE_X26Y12.A4      net (fanout=15)    e  4.389   hi_in_7_IBUF
    SLICE_X26Y12.CLK     Tah         (-Th)    -0.197   host/core0/core0/state_FSM_FFd2
                                                       host/core0/core0/state_FSM_FFd2_rstpot
                                                       host/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.349ns (0.960ns logic, 4.389ns route)
                                                       (17.9% logic, 82.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y12.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.244ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_3 (SLICE_X28Y21.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.086ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.247ns (Levels of Logic = 4)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp698.IMUX.17
    SLICE_X26Y19.C3      net (fanout=14)    e  4.563   hi_in_6_IBUF
    SLICE_X26Y19.C       Tilo                  0.255   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X28Y15.C3      net (fanout=6)     e  1.128   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X28Y15.C       Tilo                  0.235   ok1<16>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X28Y21.C1      net (fanout=8)     e  1.160   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X28Y21.CLK     Tas                   0.349   ok1<20>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<3>2
                                                       host/core0/core0/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.247ns (2.396ns logic, 6.851ns route)
                                                       (25.9% logic, 74.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y21.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_7 (SLICE_X22Y18.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.133ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.200ns (Levels of Logic = 5)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp698.IMUX.17
    SLICE_X26Y19.C3      net (fanout=14)    e  4.563   hi_in_6_IBUF
    SLICE_X26Y19.CMUX    Tilo                  0.326   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y19.B6      net (fanout=2)     e  0.167   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y19.B       Tilo                  0.254   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A6      net (fanout=1)     e  0.724   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X22Y18.B3      net (fanout=16)    e  1.011   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X22Y18.CLK     Tas                   0.339   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       host/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      9.200ns (2.735ns logic, 6.465ns route)
                                                       (29.7% logic, 70.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y18.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_6 (SLICE_X22Y18.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.163ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_dataout_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.170ns (Levels of Logic = 5)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp698.IMUX.17
    SLICE_X26Y19.C3      net (fanout=14)    e  4.563   hi_in_6_IBUF
    SLICE_X26Y19.CMUX    Tilo                  0.326   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y19.B6      net (fanout=2)     e  0.167   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y19.B       Tilo                  0.254   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A6      net (fanout=1)     e  0.724   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X22Y18.A3      net (fanout=16)    e  0.981   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X22Y18.CLK     Tas                   0.339   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<6>1
                                                       host/core0/core0/ti_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                      9.170ns (2.735ns logic, 6.435ns route)
                                                       (29.8% logic, 70.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y18.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X20Y12.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.387ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      4.771ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp698.IMUX.17
    SLICE_X20Y12.D5      net (fanout=14)    e  3.887   hi_in_6_IBUF
    SLICE_X20Y12.CLK     Tah         (-Th)    -0.121   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      4.771ns (0.884ns logic, 3.887ns route)
                                                       (18.5% logic, 81.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y12.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X24Y11.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.561ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      4.945ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp698.IMUX.17
    SLICE_X24Y11.D6      net (fanout=14)    e  3.992   hi_in_6_IBUF
    SLICE_X24Y11.CLK     Tah         (-Th)    -0.190   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      4.945ns (0.953ns logic, 3.992ns route)
                                                       (19.3% logic, 80.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y11.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_write (SLICE_X26Y18.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.978ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      5.362ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp698.IMUX.17
    SLICE_X26Y18.B5      net (fanout=14)    e  4.402   hi_in_6_IBUF
    SLICE_X26Y18.CLK     Tah         (-Th)    -0.197   ok1<27>
                                                       host/core0/core0/state_state[31]_GND_2_o_Select_92_o1
                                                       host/core0/core0/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (0.960ns logic, 4.402ns route)
                                                       (17.9% logic, 82.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y18.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.451ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_3 (SLICE_X28Y21.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.879ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.454ns (Levels of Logic = 4)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp698.IMUX.16
    SLICE_X26Y19.C5      net (fanout=14)    e  4.770   hi_in_5_IBUF
    SLICE_X26Y19.C       Tilo                  0.255   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X28Y15.C3      net (fanout=6)     e  1.128   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X28Y15.C       Tilo                  0.235   ok1<16>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X28Y21.C1      net (fanout=8)     e  1.160   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X28Y21.CLK     Tas                   0.349   ok1<20>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<3>2
                                                       host/core0/core0/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.454ns (2.396ns logic, 7.058ns route)
                                                       (25.3% logic, 74.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y21.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_7 (SLICE_X22Y18.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.926ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.407ns (Levels of Logic = 5)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp698.IMUX.16
    SLICE_X26Y19.C5      net (fanout=14)    e  4.770   hi_in_5_IBUF
    SLICE_X26Y19.CMUX    Tilo                  0.326   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y19.B6      net (fanout=2)     e  0.167   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y19.B       Tilo                  0.254   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A6      net (fanout=1)     e  0.724   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X22Y18.B3      net (fanout=16)    e  1.011   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X22Y18.CLK     Tas                   0.339   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       host/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      9.407ns (2.735ns logic, 6.672ns route)
                                                       (29.1% logic, 70.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y18.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_6 (SLICE_X22Y18.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.956ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_dataout_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.377ns (Levels of Logic = 5)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp698.IMUX.16
    SLICE_X26Y19.C5      net (fanout=14)    e  4.770   hi_in_5_IBUF
    SLICE_X26Y19.CMUX    Tilo                  0.326   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y19.B6      net (fanout=2)     e  0.167   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y19.B       Tilo                  0.254   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A6      net (fanout=1)     e  0.724   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X22Y18.A3      net (fanout=16)    e  0.981   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X22Y18.CLK     Tas                   0.339   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<6>1
                                                       host/core0/core0/ti_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                      9.377ns (2.735ns logic, 6.642ns route)
                                                       (29.2% logic, 70.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y18.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X20Y12.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.466ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      4.850ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp698.IMUX.16
    SLICE_X20Y12.D3      net (fanout=14)    e  3.966   hi_in_5_IBUF
    SLICE_X20Y12.CLK     Tah         (-Th)    -0.121   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (0.884ns logic, 3.966ns route)
                                                       (18.2% logic, 81.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y12.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X24Y11.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.800ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      5.184ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp698.IMUX.16
    SLICE_X24Y11.D3      net (fanout=14)    e  4.231   hi_in_5_IBUF
    SLICE_X24Y11.CLK     Tah         (-Th)    -0.190   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      5.184ns (0.953ns logic, 4.231ns route)
                                                       (18.4% logic, 81.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y11.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X26Y12.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.910ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      5.294ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp698.IMUX.16
    SLICE_X26Y12.A5      net (fanout=14)    e  4.334   hi_in_5_IBUF
    SLICE_X26Y12.CLK     Tah         (-Th)    -0.197   host/core0/core0/state_FSM_FFd2
                                                       host/core0/core0/state_FSM_FFd2_rstpot
                                                       host/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.294ns (0.960ns logic, 4.334ns route)
                                                       (18.1% logic, 81.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y12.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.749ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_3 (SLICE_X28Y21.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.581ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.752ns (Levels of Logic = 4)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp698.IMUX.15
    SLICE_X26Y19.C2      net (fanout=14)    e  5.068   hi_in_4_IBUF
    SLICE_X26Y19.C       Tilo                  0.255   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X28Y15.C3      net (fanout=6)     e  1.128   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X28Y15.C       Tilo                  0.235   ok1<16>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X28Y21.C1      net (fanout=8)     e  1.160   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X28Y21.CLK     Tas                   0.349   ok1<20>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<3>2
                                                       host/core0/core0/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.752ns (2.396ns logic, 7.356ns route)
                                                       (24.6% logic, 75.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y21.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_7 (SLICE_X22Y18.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.628ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.705ns (Levels of Logic = 5)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp698.IMUX.15
    SLICE_X26Y19.C2      net (fanout=14)    e  5.068   hi_in_4_IBUF
    SLICE_X26Y19.CMUX    Tilo                  0.326   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y19.B6      net (fanout=2)     e  0.167   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y19.B       Tilo                  0.254   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A6      net (fanout=1)     e  0.724   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X22Y18.B3      net (fanout=16)    e  1.011   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X22Y18.CLK     Tas                   0.339   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       host/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      9.705ns (2.735ns logic, 6.970ns route)
                                                       (28.2% logic, 71.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y18.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_6 (SLICE_X22Y18.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.658ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_dataout_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.675ns (Levels of Logic = 5)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp698.IMUX.15
    SLICE_X26Y19.C2      net (fanout=14)    e  5.068   hi_in_4_IBUF
    SLICE_X26Y19.CMUX    Tilo                  0.326   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y19.B6      net (fanout=2)     e  0.167   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y19.B       Tilo                  0.254   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A6      net (fanout=1)     e  0.724   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X27Y16.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X22Y18.A3      net (fanout=16)    e  0.981   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X22Y18.CLK     Tas                   0.339   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<6>1
                                                       host/core0/core0/ti_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                      9.675ns (2.735ns logic, 6.940ns route)
                                                       (28.3% logic, 71.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y18.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X20Y12.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.462ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      4.846ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp698.IMUX.15
    SLICE_X20Y12.D4      net (fanout=14)    e  3.962   hi_in_4_IBUF
    SLICE_X20Y12.CLK     Tah         (-Th)    -0.121   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      4.846ns (0.884ns logic, 3.962ns route)
                                                       (18.2% logic, 81.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y12.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X26Y12.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.683ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      5.067ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp698.IMUX.15
    SLICE_X26Y12.A6      net (fanout=14)    e  4.107   hi_in_4_IBUF
    SLICE_X26Y12.CLK     Tah         (-Th)    -0.197   host/core0/core0/state_FSM_FFd2
                                                       host/core0/core0/state_FSM_FFd2_rstpot
                                                       host/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (0.960ns logic, 4.107ns route)
                                                       (18.9% logic, 81.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y12.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X24Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.910ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      5.294ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp698.IMUX.15
    SLICE_X24Y11.D4      net (fanout=14)    e  4.341   hi_in_4_IBUF
    SLICE_X24Y11.CLK     Tah         (-Th)    -0.190   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      5.294ns (0.953ns logic, 4.341ns route)
                                                       (18.0% logic, 82.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y11.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.593ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X29Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.537ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.596ns (Levels of Logic = 2)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp698.IMUX.14
    SLICE_X27Y12.D5      net (fanout=1)     e  3.258   hi_in_3_IBUF
    SLICE_X27Y12.DMUX    Tilo                  0.337   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X29Y14.SR      net (fanout=2)     e  0.976   host/core0/core0/hi_cmd<2>_0
    SLICE_X29Y14.CLK     Tsrck                 0.468   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.596ns (2.362ns logic, 4.234ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y14.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X29Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.982ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.151ns (Levels of Logic = 2)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp698.IMUX.14
    SLICE_X27Y12.D5      net (fanout=1)     e  3.258   hi_in_3_IBUF
    SLICE_X27Y12.DMUX    Tilo                  0.337   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X29Y13.SR      net (fanout=2)     e  0.531   host/core0/core0/hi_cmd<2>_0
    SLICE_X29Y13.CLK     Tsrck                 0.468   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.151ns (2.362ns logic, 3.789ns route)
                                                       (38.4% logic, 61.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y13.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.014ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.119ns (Levels of Logic = 2)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp698.IMUX.14
    SLICE_X27Y12.D5      net (fanout=1)     e  3.258   hi_in_3_IBUF
    SLICE_X27Y12.D       Tilo                  0.259   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X29Y12.SR      net (fanout=2)     e  0.577   host/core0/core0/hi_cmd<2>_2
    SLICE_X29Y12.CLK     Tsrck                 0.468   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.119ns (2.284ns logic, 3.835ns route)
                                                       (37.3% logic, 62.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y12.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.443ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.627ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp698.IMUX.14
    SLICE_X27Y12.D5      net (fanout=1)     e  3.258   hi_in_3_IBUF
    SLICE_X27Y12.D       Tilo                  0.156   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X29Y12.SR      net (fanout=2)     e  0.577   host/core0/core0/hi_cmd<2>_2
    SLICE_X29Y12.CLK     Tcksr       (-Th)     0.127   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (0.792ns logic, 3.835ns route)
                                                       (17.1% logic, 82.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y12.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X29Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.444ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.628ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp698.IMUX.14
    SLICE_X27Y12.D5      net (fanout=1)     e  3.258   hi_in_3_IBUF
    SLICE_X27Y12.DMUX    Tilo                  0.203   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X29Y13.SR      net (fanout=2)     e  0.531   host/core0/core0/hi_cmd<2>_0
    SLICE_X29Y13.CLK     Tcksr       (-Th)     0.127   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (0.839ns logic, 3.789ns route)
                                                       (18.1% logic, 81.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y13.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X28Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.551ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.735ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp698.IMUX.14
    SLICE_X27Y12.D5      net (fanout=1)     e  3.258   hi_in_3_IBUF
    SLICE_X27Y12.D       Tilo                  0.156   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X28Y13.SR      net (fanout=2)     e  0.533   host/core0/core0/hi_cmd<2>_2
    SLICE_X28Y13.CLK     Tcksr       (-Th)    -0.025   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      4.735ns (0.944ns logic, 3.791ns route)
                                                       (19.9% logic, 80.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y13.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.677ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X25Y13.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.453ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.680ns (Levels of Logic = 4)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp698.IMUX.13
    SLICE_X29Y13.D5      net (fanout=2)     e  3.777   hi_in_2_IBUF
    SLICE_X29Y13.DMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X25Y13.B5      net (fanout=1)     e  0.501   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X25Y13.B       Tilo                  0.259   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X25Y13.C2      net (fanout=1)     e  0.985   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X25Y13.CLK     Tas                   0.264   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (2.417ns logic, 5.263ns route)
                                                       (31.5% logic, 68.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y13.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X28Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.922ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.211ns (Levels of Logic = 2)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp698.IMUX.13
    SLICE_X29Y14.D4      net (fanout=2)     e  3.822   hi_in_2_IBUF
    SLICE_X29Y14.D       Tilo                  0.259   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y13.AX      net (fanout=1)     e  0.459   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y13.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.211ns (1.930ns logic, 4.281ns route)
                                                       (31.1% logic, 68.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y13.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y12.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.980ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.153ns (Levels of Logic = 2)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp698.IMUX.13
    SLICE_X29Y13.D5      net (fanout=2)     e  3.777   hi_in_2_IBUF
    SLICE_X29Y13.D       Tilo                  0.259   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X29Y12.DX      net (fanout=1)     e  0.446   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X29Y12.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.153ns (1.930ns logic, 4.223ns route)
                                                       (31.4% logic, 68.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y12.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X29Y13.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.571ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.755ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp698.IMUX.13
    SLICE_X29Y13.D5      net (fanout=2)     e  3.777   hi_in_2_IBUF
    SLICE_X29Y13.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      4.755ns (0.978ns logic, 3.777ns route)
                                                       (20.6% logic, 79.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y13.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X29Y14.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.616ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.800ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp698.IMUX.13
    SLICE_X29Y14.D4      net (fanout=2)     e  3.822   hi_in_2_IBUF
    SLICE_X29Y14.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (0.978ns logic, 3.822ns route)
                                                       (20.4% logic, 79.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y14.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y12.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.017ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      5.201ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp698.IMUX.13
    SLICE_X29Y13.D5      net (fanout=2)     e  3.777   hi_in_2_IBUF
    SLICE_X29Y13.D       Tilo                  0.156   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X29Y12.DX      net (fanout=1)     e  0.446   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X29Y12.CLK     Tckdi       (-Th)    -0.059   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      5.201ns (0.978ns logic, 4.223ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y12.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.566ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X25Y13.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.564ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.569ns (Levels of Logic = 4)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp698.IMUX.12
    SLICE_X29Y13.D3      net (fanout=2)     e  4.666   hi_in_1_IBUF
    SLICE_X29Y13.DMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X25Y13.B5      net (fanout=1)     e  0.501   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X25Y13.B       Tilo                  0.259   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X25Y13.C2      net (fanout=1)     e  0.985   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X25Y13.CLK     Tas                   0.264   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.569ns (2.417ns logic, 6.152ns route)
                                                       (28.2% logic, 71.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y13.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y12.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.091ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.042ns (Levels of Logic = 2)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp698.IMUX.12
    SLICE_X29Y13.D3      net (fanout=2)     e  4.666   hi_in_1_IBUF
    SLICE_X29Y13.D       Tilo                  0.259   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X29Y12.DX      net (fanout=1)     e  0.446   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X29Y12.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      7.042ns (1.930ns logic, 5.112ns route)
                                                       (27.4% logic, 72.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y12.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X28Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.098ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.035ns (Levels of Logic = 2)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp698.IMUX.12
    SLICE_X29Y14.D5      net (fanout=2)     e  4.646   hi_in_1_IBUF
    SLICE_X29Y14.D       Tilo                  0.259   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y13.AX      net (fanout=1)     e  0.459   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y13.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      7.035ns (1.930ns logic, 5.105ns route)
                                                       (27.4% logic, 72.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y13.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X29Y14.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.440ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      5.624ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp698.IMUX.12
    SLICE_X29Y14.D5      net (fanout=2)     e  4.646   hi_in_1_IBUF
    SLICE_X29Y14.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (0.978ns logic, 4.646ns route)
                                                       (17.4% logic, 82.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y14.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X29Y13.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.460ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      5.644ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp698.IMUX.12
    SLICE_X29Y13.D3      net (fanout=2)     e  4.666   hi_in_1_IBUF
    SLICE_X29Y13.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      5.644ns (0.978ns logic, 4.666ns route)
                                                       (17.3% logic, 82.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y13.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X28Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.888ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      6.072ns (Levels of Logic = 2)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp698.IMUX.12
    SLICE_X29Y14.D5      net (fanout=2)     e  4.646   hi_in_1_IBUF
    SLICE_X29Y14.D       Tilo                  0.156   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y13.AX      net (fanout=1)     e  0.459   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y13.CLK     Tckdi       (-Th)    -0.048   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.072ns (0.967ns logic, 5.105ns route)
                                                       (15.9% logic, 84.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y13.CLK     net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.328ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[0].fdrein0 (ILOGIC_X13Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.502ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<0> (PAD)
  Destination:          host/delays[0].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<0> to host/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 1.557   hi_inout<0>
                                                       hi_inout<0>
                                                       host/delays[0].iobf0/IBUF
                                                       ProtoComp692.IMUX
    IODELAY_X13Y0.IDATAINnet (fanout=1)     e  0.153   host/iobf0_hi_datain<0>
    IODELAY_X13Y0.DATAOUTTioddo_IDATAIN        5.082   host/delays[0].iodelay_inst
                                                       host/delays[0].iodelay_inst
    ILOGIC_X13Y0.DDLY    net (fanout=1)     e  0.007   host/iodly0_datain<0>
    ILOGIC_X13Y0.CLK0    Tidockd               0.532   host/hi_datain<0>
                                                       ProtoComp753.D2OFFBYP_SRC
                                                       host/delays[0].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X13Y0.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[1].fdrein0 (ILOGIC_X13Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.502ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<1> (PAD)
  Destination:          host/delays[1].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<1> to host/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA12.I               Tiopi                 1.557   hi_inout<1>
                                                       hi_inout<1>
                                                       host/delays[1].iobf0/IBUF
                                                       ProtoComp692.IMUX.1
    IODELAY_X13Y1.IDATAINnet (fanout=1)     e  0.153   host/iobf0_hi_datain<1>
    IODELAY_X13Y1.DATAOUTTioddo_IDATAIN        5.082   host/delays[1].iodelay_inst
                                                       host/delays[1].iodelay_inst
    ILOGIC_X13Y1.DDLY    net (fanout=1)     e  0.007   host/iodly0_datain<1>
    ILOGIC_X13Y1.CLK0    Tidockd               0.532   host/hi_datain<1>
                                                       ProtoComp753.D2OFFBYP_SRC.1
                                                       host/delays[1].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X13Y1.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.502ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          host/delays[5].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     0.278ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       host/delays[5].iobf0/IBUF
                                                       ProtoComp692.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)     e  0.153   host/iobf0_hi_datain<5>
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   host/delays[5].iodelay_inst
                                                       host/delays[5].iodelay_inst
    ILOGIC_X20Y0.DDLY    net (fanout=1)     e  0.007   host/iodly0_datain<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   host/hi_datain<5>
                                                       ProtoComp753.D2OFFBYP_SRC.5
                                                       host/delays[5].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.542   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y0.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-2.822ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point host/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.293ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          host/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.177ns (Levels of Logic = 3)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       host/delays[3].iobf0/IBUF
                                                       ProtoComp692.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)     e  0.093   host/iobf0_hi_datain<3>
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   host/delays[3].iodelay_inst
                                                       host/delays[3].iodelay_inst
    ILOGIC_X20Y2.DDLY    net (fanout=1)     e  0.007   host/iodly0_datain<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<3>
                                                       ProtoComp753.D2OFFBYP_SRC.3
                                                       host/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (2.077ns logic, 0.100ns route)
                                                       (95.4% logic, 4.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y2.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[13].fdrein0 (ILOGIC_X21Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.293ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<13> (PAD)
  Destination:          host/delays[13].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.177ns (Levels of Logic = 3)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<13> to host/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 0.763   hi_inout<13>
                                                       hi_inout<13>
                                                       host/delays[13].iobf0/IBUF
                                                       ProtoComp692.IMUX.14
    IODELAY_X21Y2.IDATAINnet (fanout=1)     e  0.093   host/iobf0_hi_datain<13>
    IODELAY_X21Y2.DATAOUTTioddo_IDATAIN        1.178   host/delays[13].iodelay_inst
                                                       host/delays[13].iodelay_inst
    ILOGIC_X21Y2.DDLY    net (fanout=1)     e  0.007   host/iodly0_datain<13>
    ILOGIC_X21Y2.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<13>
                                                       ProtoComp753.D2OFFBYP_SRC.13
                                                       host/delays[13].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (2.077ns logic, 0.100ns route)
                                                       (95.4% logic, 4.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X21Y2.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.295ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          host/delays[2].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.179ns (Levels of Logic = 3)
  Clock Path Delay:     0.609ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       host/delays[2].iobf0/IBUF
                                                       ProtoComp692.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)     e  0.095   host/iobf0_hi_datain<2>
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   host/delays[2].iodelay_inst
                                                       host/delays[2].iodelay_inst
    ILOGIC_X14Y3.DDLY    net (fanout=1)     e  0.007   host/iodly0_datain<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<2>
                                                       ProtoComp753.D2OFFBYP_SRC.2
                                                       host/delays[2].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.179ns (2.077ns logic, 0.102ns route)
                                                       (95.3% logic, 4.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.571   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X14Y3.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (-2.491ns logic, 3.100ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.477ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (AB12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.153ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[0].fdreout0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      5.651ns (Levels of Logic = 1)
  Clock Path Delay:     0.551ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.505   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X13Y0.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.551ns (-2.549ns logic, 3.100ns route)

  Maximum Data Path at Slow Process Corner: host/delays[0].fdreout0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X13Y0.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<0>
                                                       host/delays[0].fdreout0
    AB12.O               net (fanout=1)     e  1.849   host/fdreout0_hi_dataout<0>
    AB12.PAD             Tioop                 2.722   hi_inout<0>
                                                       host/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (3.802ns logic, 1.849ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.865ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[0].fdreout1 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.939ns (Levels of Logic = 1)
  Clock Path Delay:     0.551ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[0].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.505   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X13Y0.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.551ns (-2.549ns logic, 3.100ns route)

  Maximum Data Path at Slow Process Corner: host/delays[0].fdreout1 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X13Y0.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<0>
                                                       host/delays[0].fdreout1
    AB12.T               net (fanout=1)     e  1.518   host/fdreout1_hi_drive<0>
    AB12.PAD             Tiotp                 2.722   hi_inout<0>
                                                       host/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (3.421ns logic, 1.518ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.153ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[1].fdreout0 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      5.651ns (Levels of Logic = 1)
  Clock Path Delay:     0.551ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[1].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.505   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X13Y1.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.551ns (-2.549ns logic, 3.100ns route)

  Maximum Data Path at Slow Process Corner: host/delays[1].fdreout0 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X13Y1.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<1>
                                                       host/delays[1].fdreout0
    AA12.O               net (fanout=1)     e  1.849   host/fdreout0_hi_dataout<1>
    AA12.PAD             Tioop                 2.722   hi_inout<1>
                                                       host/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (3.802ns logic, 1.849ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.865ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[1].fdreout1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.939ns (Levels of Logic = 1)
  Clock Path Delay:     0.551ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[1].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.505   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X13Y1.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.551ns (-2.549ns logic, 3.100ns route)

  Maximum Data Path at Slow Process Corner: host/delays[1].fdreout1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X13Y1.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<1>
                                                       host/delays[1].fdreout1
    AA12.T               net (fanout=1)     e  1.518   host/fdreout1_hi_drive<1>
    AA12.PAD             Tiotp                 2.722   hi_inout<1>
                                                       host/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (3.421ns logic, 1.518ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.153ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      5.651ns (Levels of Logic = 1)
  Clock Path Delay:     0.551ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.505   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.551ns (-2.549ns logic, 3.100ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    Y13.O                net (fanout=1)     e  1.849   host/fdreout0_hi_dataout<2>
    Y13.PAD              Tioop                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (3.802ns logic, 1.849ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.865ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.939ns (Levels of Logic = 1)
  Clock Path Delay:     0.551ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.505   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.551ns (-2.549ns logic, 3.100ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout1
    Y13.T                net (fanout=1)     e  1.518   host/fdreout1_hi_drive<2>
    Y13.PAD              Tiotp                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (3.421ns logic, 1.518ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (AB12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.884ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[0].fdreout0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 1)
  Clock Path Delay:     0.578ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.466   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X13Y0.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (-2.522ns logic, 3.100ns route)

  Minimum Data Path at Fast Process Corner: host/delays[0].fdreout0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X13Y0.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<0>
                                                       host/delays[0].fdreout0
    AB12.O               net (fanout=1)     e  1.849   host/fdreout0_hi_dataout<0>
    AB12.PAD             Tioop                 1.396   hi_inout<0>
                                                       host/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (1.732ns logic, 1.849ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.445ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[0].fdreout1 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Delay:     0.578ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[0].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.466   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X13Y0.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (-2.522ns logic, 3.100ns route)

  Minimum Data Path at Fast Process Corner: host/delays[0].fdreout1 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X13Y0.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<0>
                                                       host/delays[0].fdreout1
    AB12.T               net (fanout=1)     e  1.518   host/fdreout1_hi_drive<0>
    AB12.PAD             Tiotp                 1.396   hi_inout<0>
                                                       host/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.624ns logic, 1.518ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.884ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[1].fdreout0 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 1)
  Clock Path Delay:     0.578ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[1].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.466   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X13Y1.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (-2.522ns logic, 3.100ns route)

  Minimum Data Path at Fast Process Corner: host/delays[1].fdreout0 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X13Y1.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<1>
                                                       host/delays[1].fdreout0
    AA12.O               net (fanout=1)     e  1.849   host/fdreout0_hi_dataout<1>
    AA12.PAD             Tioop                 1.396   hi_inout<1>
                                                       host/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (1.732ns logic, 1.849ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.445ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[1].fdreout1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Delay:     0.578ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[1].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.466   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X13Y1.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (-2.522ns logic, 3.100ns route)

  Minimum Data Path at Fast Process Corner: host/delays[1].fdreout1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X13Y1.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<1>
                                                       host/delays[1].fdreout1
    AA12.T               net (fanout=1)     e  1.518   host/fdreout1_hi_drive<1>
    AA12.PAD             Tiotp                 1.396   hi_inout<1>
                                                       host/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.624ns logic, 1.518ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.884ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 1)
  Clock Path Delay:     0.578ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.466   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (-2.522ns logic, 3.100ns route)

  Minimum Data Path at Fast Process Corner: host/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    Y13.O                net (fanout=1)     e  1.849   host/fdreout0_hi_dataout<2>
    Y13.PAD              Tioop                 1.396   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (1.732ns logic, 1.849ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.445ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Delay:     0.578ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp698.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)     e  0.000   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.466   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=574)   e  1.893   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (-2.522ns logic, 3.100ns route)

  Minimum Data Path at Fast Process Corner: host/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout1
    Y13.T                net (fanout=1)     e  1.518   host/fdreout1_hi_drive<2>
    Y13.PAD              Tiotp                 1.396   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.624ns logic, 1.518ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     16.848ns|            0|            0|            3|        43304|
| TS_host_dcm_clk0              |     20.830ns|     16.848ns|          N/A|            0|            0|        43304|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK3                    |     10.000ns|      5.340ns|   5275.000ns|            0|          141|            0|     10927220|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|     11.859ns|          N/A|            0|            0|        13348|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0       |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|   3376.000ns|          N/A|            9|            0|         4315|            0|
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|     14.948ns|          N/A|          132|            0|     10909557|            0|
| _inst_clkout_i                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    8.566(R)|      SLOW  |   -4.740(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    7.677(R)|      SLOW  |   -3.871(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    6.593(R)|      SLOW  |   -3.743(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    9.749(R)|      SLOW  |   -3.962(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    9.451(R)|      SLOW  |   -3.966(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    9.244(R)|      SLOW  |   -3.887(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    9.348(R)|      SLOW  |   -4.164(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    7.270(R)|      SLOW  |   -1.295(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    7.268(R)|      SLOW  |   -1.293(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    7.270(R)|      SLOW  |   -1.295(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    7.270(R)|      SLOW  |   -1.295(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    7.268(R)|      SLOW  |   -1.293(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    7.270(R)|      SLOW  |   -1.295(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.477(R)|      SLOW  |         3.445(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         7.769(R)|      SLOW  |         5.644(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in        |   14.948|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   16.848|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.184; Ideal Clock Offset To Actual Clock 3.841; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    9.348(R)|      SLOW  |   -4.164(R)|      FAST  |    3.982|   11.664|       -3.841|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.348|         -  |      -4.164|         -  |    3.982|   11.664|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.357; Ideal Clock Offset To Actual Clock 3.651; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    9.244(R)|      SLOW  |   -3.887(R)|      FAST  |    4.086|   11.387|       -3.651|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.244|         -  |      -3.887|         -  |    4.086|   11.387|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.485; Ideal Clock Offset To Actual Clock 3.794; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    9.451(R)|      SLOW  |   -3.966(R)|      FAST  |    3.879|   11.466|       -3.794|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.451|         -  |      -3.966|         -  |    3.879|   11.466|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.787; Ideal Clock Offset To Actual Clock 3.941; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    9.749(R)|      SLOW  |   -3.962(R)|      FAST  |    3.581|   11.462|       -3.941|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.749|         -  |      -3.962|         -  |    3.581|   11.462|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 2.850; Ideal Clock Offset To Actual Clock 1.453; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    6.593(R)|      SLOW  |   -3.743(R)|      FAST  |    7.537|   10.443|       -1.453|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.593|         -  |      -3.743|         -  |    7.537|   10.443|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.806; Ideal Clock Offset To Actual Clock 2.059; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    7.677(R)|      SLOW  |   -3.871(R)|      FAST  |    6.453|   10.571|       -2.059|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.677|         -  |      -3.871|         -  |    6.453|   10.571|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.826; Ideal Clock Offset To Actual Clock 2.938; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    8.566(R)|      SLOW  |   -4.740(R)|      FAST  |    5.564|   11.440|       -2.938|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.566|         -  |      -4.740|         -  |    5.564|   11.440|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 6.035; Ideal Clock Offset To Actual Clock -0.604; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |    2.502|    1.353|        0.574|
hi_inout<1>       |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |    2.502|    1.353|        0.574|
hi_inout<2>       |    7.270(R)|      SLOW  |   -1.295(R)|      FAST  |    2.560|    1.295|        0.633|
hi_inout<3>       |    7.268(R)|      SLOW  |   -1.293(R)|      FAST  |    2.562|    1.293|        0.634|
hi_inout<4>       |    7.270(R)|      SLOW  |   -1.295(R)|      FAST  |    2.560|    1.295|        0.633|
hi_inout<5>       |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |    2.502|    1.353|        0.574|
hi_inout<6>       |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |    2.502|    1.353|        0.574|
hi_inout<7>       |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |    2.502|    1.353|        0.574|
hi_inout<8>       |    7.270(R)|      SLOW  |   -1.295(R)|      FAST  |    2.560|    1.295|        0.633|
hi_inout<9>       |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |    2.502|    1.353|        0.574|
hi_inout<10>      |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |    2.502|    1.353|        0.574|
hi_inout<11>      |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |    2.502|    1.353|        0.574|
hi_inout<12>      |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |    2.502|    1.353|        0.574|
hi_inout<13>      |    7.268(R)|      SLOW  |   -1.293(R)|      FAST  |    2.562|    1.293|        0.634|
hi_inout<14>      |    7.270(R)|      SLOW  |   -1.295(R)|      FAST  |    2.560|    1.295|        0.633|
hi_inout<15>      |    7.328(R)|      SLOW  |   -1.353(R)|      FAST  |    2.502|    1.353|        0.574|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.328|         -  |      -1.293|         -  |    2.502|    1.293|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        7.769|      SLOW  |        5.644|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
hi_inout<1>                                    |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
hi_inout<2>                                    |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
hi_inout<3>                                    |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
hi_inout<4>                                    |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
hi_inout<5>                                    |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
hi_inout<6>                                    |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
hi_inout<7>                                    |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
hi_inout<8>                                    |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
hi_inout<9>                                    |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
hi_inout<10>                                   |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
hi_inout<11>                                   |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
hi_inout<12>                                   |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
hi_inout<13>                                   |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
hi_inout<14>                                   |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
hi_inout<15>                                   |        6.477|      SLOW  |        3.445|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 141  Score: 213891  (Setup/Max: 194569, Hold: 19322)

Constraints cover 10971586 paths, 0 nets, and 38023 connections

Design statistics:
   Minimum period: 3376.000ns{1}   (Maximum frequency:   0.296MHz)
   Minimum input required time before clock:   9.749ns
   Minimum output required time after clock:   7.769ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 14 18:35:01 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 415 MB



