===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 3.2666 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.4336 ( 11.4%)    0.4336 ( 13.3%)  FIR Parser
    1.8479 ( 48.5%)    1.5331 ( 46.9%)  'firrtl.circuit' Pipeline
    0.9915 ( 26.0%)    0.9915 ( 30.4%)    LowerFIRRTLTypes
    0.6163 ( 16.2%)    0.3230 (  9.9%)    'firrtl.module' Pipeline
    0.1364 (  3.6%)    0.0707 (  2.2%)      CSE
    0.0088 (  0.2%)    0.0057 (  0.2%)        (A) DominanceInfo
    0.4798 ( 12.6%)    0.2522 (  7.7%)      SimpleCanonicalizer
    0.0640 (  1.7%)    0.0640 (  2.0%)    BlackBoxReader
    0.0483 (  1.3%)    0.0268 (  0.8%)    'firrtl.module' Pipeline
    0.0483 (  1.3%)    0.0268 (  0.8%)      CheckWidths
    0.2662 (  7.0%)    0.2662 (  8.1%)  LowerFIRRTLToHW
    0.0988 (  2.6%)    0.0988 (  3.0%)  HWMemSimImpl
    0.4890 ( 12.8%)    0.2821 (  8.6%)  'hw.module' Pipeline
    0.0815 (  2.1%)    0.0532 (  1.6%)    HWCleanup
    0.2245 (  5.9%)    0.1201 (  3.7%)    CSE
    0.0087 (  0.2%)    0.0056 (  0.2%)      (A) DominanceInfo
    0.1829 (  4.8%)    0.1088 (  3.3%)    SimpleCanonicalizer
    0.1243 (  3.3%)    0.1243 (  3.8%)  HWLegalizeNames
    0.0687 (  1.8%)    0.0431 (  1.3%)  'hw.module' Pipeline
    0.0687 (  1.8%)    0.0431 (  1.3%)    PrettifyVerilog
    0.2647 (  6.9%)    0.2647 (  8.1%)  Output
    0.0017 (  0.0%)    0.0017 (  0.1%)  Rest
    3.8139 (100.0%)    3.2666 (100.0%)  Total

{
  totalTime: 3.281,
  maxMemory: 93016064
}
