# system info QDRII_SLAVE_example on 2017.03.22.10:10:09
system_info:
name,value
DEVICE,
DEVICE_FAMILY,Stratix V
GENERATION_ID,
#
#
# Files generated for QDRII_SLAVE_example on 2017.03.22.10:10:09
files:
filepath,kind,attributes,module,is_top
QDRII_SLAVE_example/QDRII_SLAVE_example.v,VERILOG,,QDRII_SLAVE_example,true
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0.v,VERILOG,,QDRII_SLAVE_example_if0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1.v,VERILOG,,QDRII_SLAVE_example_if1,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_d0.v,VERILOG,,QDRII_SLAVE_example_d0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_mm_interconnect_0.v,VERILOG,,QDRII_SLAVE_example_mm_interconnect_0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_mm_interconnect_1.v,VERILOG,,QDRII_SLAVE_example_mm_interconnect_1,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_mm_interconnect_2.v,VERILOG,,QDRII_SLAVE_example_mm_interconnect_2,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_mm_interconnect_3.v,VERILOG,,QDRII_SLAVE_example_mm_interconnect_3,false
QDRII_SLAVE_example/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
QDRII_SLAVE_example/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
QDRII_SLAVE_example/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_clock_pair_generator.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_read_valid_selector.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_addr_cmd_datapath.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_reset.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_acv_ldc.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_memphy.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_reset_sync.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_new_io_pads.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_flop_mem.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_fr_cycle_shifter.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_read_datapath.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_write_datapath.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_simple_ddio_out.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_addr_cmd_ldc_pads.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_addr_cmd_ldc_pad.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_addr_cmd_non_ldc_pad.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_read_fifo_hard.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_altdqdqs.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/altdq_dqs2_stratixv.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_altdqdqs_in.v,VERILOG,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0.ppf,OTHER,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0.sdc,SDC,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_timing.tcl,OTHER,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_report_timing.tcl,OTHER,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_report_timing_core.tcl,OTHER,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_pin_map.tcl,OTHER,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_pin_assignments.tcl,OTHER,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_p0_parameters.tcl,OTHER,,QDRII_SLAVE_example_if0_p0,false
QDRII_SLAVE_example/submodules/afi_mux_qdrii.v,VERILOG,,afi_mux_qdrii,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_software/sequencer.c,OTHER,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_software/sequencer.h,OTHER,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_software/sequencer_defines.h,OTHER,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_make_qsys_seq.tcl,OTHER,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/altera_avalon_sc_fifo.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/altera_mem_if_sequencer_rst.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_irq_mapper.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_mm_interconnect_0.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_ac_ROM_reg.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_bitcheck.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_core.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_datamux.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_data_broadcast.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_data_decoder.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_di_buffer.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_di_buffer_wrap.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_dm_decoder.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_generic.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_inst_ROM_reg.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_jumplogic.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_lfsr12.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_lfsr36.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_lfsr72.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_pattern_fifo.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_qdrii.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_ram.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_ram_csr.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_read_datapath.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/rw_manager_write_decoder.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/sequencer_data_mgr.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/sequencer_phy_mgr.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/sequencer_reg_file.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_acv_phase_decode.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_acv_wrapper.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_mgr.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_reg_file.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_siii_phase_decode.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_siii_wrapper.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_sv_phase_decode.v,VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_sv_wrapper.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_AC_ROM.hex,HEX,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_inst_ROM.hex,HEX,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if0_s0_sequencer_mem.hex,HEX,,QDRII_SLAVE_example_if0_s0,false
QDRII_SLAVE_example/submodules/alt_qdr_controller_hr_bl4.sv,SYSTEM_VERILOG,,alt_qdr_controller_top_hr_bl4,false
QDRII_SLAVE_example/submodules/alt_qdr_controller_top_hr_bl4.sv,SYSTEM_VERILOG,,alt_qdr_controller_top_hr_bl4,false
QDRII_SLAVE_example/submodules/alt_qdr_afi_hr_bl4.sv,SYSTEM_VERILOG,,alt_qdr_controller_top_hr_bl4,false
QDRII_SLAVE_example/submodules/alt_qdr_fsm_no_ifdef_params.sv,SYSTEM_VERILOG,,alt_qdr_controller_top_hr_bl4,false
QDRII_SLAVE_example/submodules/memctl_parity.sv,SYSTEM_VERILOG,,alt_qdr_controller_top_hr_bl4,false
QDRII_SLAVE_example/submodules/memctl_reset_sync.v,VERILOG,,alt_qdr_controller_top_hr_bl4,false
QDRII_SLAVE_example/submodules/memctl_burst_latency_shifter_ctl_bl_is_one.sv,SYSTEM_VERILOG,,alt_qdr_controller_top_hr_bl4,false
QDRII_SLAVE_example/submodules/memctl_data_if_ctl_bl_is_one_qdrii.sv,SYSTEM_VERILOG,,alt_qdr_controller_top_hr_bl4,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_pll0.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_pll0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_clock_pair_generator.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_read_valid_selector.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_addr_cmd_datapath.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_reset.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_acv_ldc.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_memphy.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_reset_sync.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_new_io_pads.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_flop_mem.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_fr_cycle_shifter.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_read_datapath.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_write_datapath.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_simple_ddio_out.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_addr_cmd_ldc_pads.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_addr_cmd_ldc_pad.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_addr_cmd_non_ldc_pad.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_read_fifo_hard.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_altdqdqs.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/altdq_dqs2_stratixv.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_altdqdqs_in.v,VERILOG,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0.ppf,OTHER,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0.sdc,SDC,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_timing.tcl,OTHER,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_report_timing.tcl,OTHER,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_report_timing_core.tcl,OTHER,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_pin_map.tcl,OTHER,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_pin_assignments.tcl,OTHER,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_p0_parameters.tcl,OTHER,,QDRII_SLAVE_example_if1_p0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_software/sequencer.c,OTHER,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_software/sequencer.h,OTHER,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_software/sequencer_defines.h,OTHER,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_make_qsys_seq.tcl,OTHER,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/altera_avalon_sc_fifo.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/altera_mem_if_sequencer_rst.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_irq_mapper.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_mm_interconnect_0.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_ac_ROM_reg.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_bitcheck.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_core.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_datamux.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_data_broadcast.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_data_decoder.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_di_buffer.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_di_buffer_wrap.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_dm_decoder.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_generic.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_inst_ROM_reg.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_jumplogic.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_lfsr12.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_lfsr36.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_lfsr72.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_pattern_fifo.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_qdrii.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_ram.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_ram_csr.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_read_datapath.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/rw_manager_write_decoder.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/sequencer_data_mgr.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/sequencer_phy_mgr.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/sequencer_reg_file.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_acv_phase_decode.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_acv_wrapper.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_mgr.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_reg_file.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_siii_phase_decode.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_siii_wrapper.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_sv_phase_decode.v,VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/sequencer_scc_sv_wrapper.sv,SYSTEM_VERILOG,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_AC_ROM.hex,HEX,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_inst_ROM.hex,HEX,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/QDRII_SLAVE_example_if1_s0_sequencer_mem.hex,HEX,,QDRII_SLAVE_example_if1_s0,false
QDRII_SLAVE_example/submodules/altera_mem_if_oct_stratixv.sv,SYSTEM_VERILOG,,altera_mem_if_oct_stratixv,false
QDRII_SLAVE_example/submodules/altera_mem_if_dll_stratixv.sv,SYSTEM_VERILOG,,altera_mem_if_dll_stratixv,false
QDRII_SLAVE_example/submodules/driver_definitions.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/burst_boundary_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/lfsr.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/lfsr_wrapper.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/rand_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/rand_burstcount_gen.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/rand_num_gen.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/rand_seq_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/reset_sync.v,VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/scfifo_wrapper.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/seq_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/template_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/template_stage.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/driver_csr.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/avalon_traffic_gen_avl_use_burstbegin_qdrii.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/block_rw_stage_avl_use_burstbegin_qdrii.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/driver_avl_use_burstbegin_qdrii.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/driver_fsm_avl_use_burstbegin_qdrii.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/read_compare_avl_use_burstbegin_qdrii.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/single_rw_stage_avl_use_burstbegin_qdrii.sv,SYSTEM_VERILOG,,driver_avl_use_burstbegin_qdrii,false
QDRII_SLAVE_example/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
QDRII_SLAVE_example/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
QDRII_SLAVE_example.if0,QDRII_SLAVE_example_if0
QDRII_SLAVE_example.if0.p0,QDRII_SLAVE_example_if0_p0
QDRII_SLAVE_example.if0.m0,afi_mux_qdrii
QDRII_SLAVE_example.if0.s0,QDRII_SLAVE_example_if0_s0
QDRII_SLAVE_example.if0.c0,alt_qdr_controller_top_hr_bl4
QDRII_SLAVE_example.if1,QDRII_SLAVE_example_if1
QDRII_SLAVE_example.if1.pll0,QDRII_SLAVE_example_if1_pll0
QDRII_SLAVE_example.if1.p0,QDRII_SLAVE_example_if1_p0
QDRII_SLAVE_example.if1.m0,afi_mux_qdrii
QDRII_SLAVE_example.if1.s0,QDRII_SLAVE_example_if1_s0
QDRII_SLAVE_example.if1.c0,alt_qdr_controller_top_hr_bl4
QDRII_SLAVE_example.if1.oct0,altera_mem_if_oct_stratixv
QDRII_SLAVE_example.if1.dll0,altera_mem_if_dll_stratixv
QDRII_SLAVE_example.d0,QDRII_SLAVE_example_d0
QDRII_SLAVE_example.d0.traffic_generator_0,driver_avl_use_burstbegin_qdrii
QDRII_SLAVE_example.d1,QDRII_SLAVE_example_d0
QDRII_SLAVE_example.d1.traffic_generator_0,driver_avl_use_burstbegin_qdrii
QDRII_SLAVE_example.mm_interconnect_0,QDRII_SLAVE_example_mm_interconnect_0
QDRII_SLAVE_example.mm_interconnect_0.d0_avl_w_translator,altera_merlin_master_translator
QDRII_SLAVE_example.mm_interconnect_0.if0_avl_w_translator,altera_merlin_slave_translator
QDRII_SLAVE_example.mm_interconnect_1,QDRII_SLAVE_example_mm_interconnect_1
QDRII_SLAVE_example.mm_interconnect_1.d0_avl_r_translator,altera_merlin_master_translator
QDRII_SLAVE_example.mm_interconnect_1.if0_avl_r_translator,altera_merlin_slave_translator
QDRII_SLAVE_example.mm_interconnect_2,QDRII_SLAVE_example_mm_interconnect_2
QDRII_SLAVE_example.mm_interconnect_2.d1_avl_w_translator,altera_merlin_master_translator
QDRII_SLAVE_example.mm_interconnect_2.if1_avl_w_translator,altera_merlin_slave_translator
QDRII_SLAVE_example.mm_interconnect_3,QDRII_SLAVE_example_mm_interconnect_3
QDRII_SLAVE_example.mm_interconnect_3.d1_avl_r_translator,altera_merlin_master_translator
QDRII_SLAVE_example.mm_interconnect_3.if1_avl_r_translator,altera_merlin_slave_translator
QDRII_SLAVE_example.rst_controller,altera_reset_controller
QDRII_SLAVE_example.rst_controller_001,altera_reset_controller
QDRII_SLAVE_example.rst_controller_002,altera_reset_controller
