# Simple UART Project

This project implements a simple UART (Universal Asynchronous Receiver-Transmitter) module in Verilog. The UART is a common serial communication protocol used for transmitting data between devices.

## Project Structure

The project includes the following files:

- **RX.v:** Verilog code for the UART receiver.
- **TX.v:** Verilog code for the UART transmitter.
- **UART.v:** Verilog code for the UART module.
- **counter.v:** Verilog code for a counter module.
- **datacounter.v:** Verilog code for a data counter module.
- **mux.v:** Verilog code for a multiplexer module.
- **test.v:** Verilog code for the UART testbench.


## References

- [IEEE ASU SB Digital S4 Project](https://www.youtube.com/watch?v=guIlmA-7owk&ab_channel=YoussefGamal)

