
assistive_exso.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008afc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c4  08008c10  08008c10  00018c10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ed4  08008ed4  00021d4c  2**0
                  CONTENTS
  4 .ARM          00000008  08008ed4  08008ed4  00018ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008edc  08008edc  00021d4c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08008edc  08008edc  00018edc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ee4  08008ee4  00018ee4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001d4c  20000000  08008ee8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d8  20001d4c  0800ac34  00021d4c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002124  0800ac34  00022124  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00021d4c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014ba4  00000000  00000000  00021d75  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d39  00000000  00000000  00036919  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000df0  00000000  00000000  00039658  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c98  00000000  00000000  0003a448  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003be6  00000000  00000000  0003b0e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d783  00000000  00000000  0003ecc6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007d334  00000000  00000000  0004c449  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c977d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c2c  00000000  00000000  000c97f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stab         00000084  00000000  00000000  000ce424  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000117  00000000  00000000  000ce4a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20001d4c 	.word	0x20001d4c
 800012c:	00000000 	.word	0x00000000
 8000130:	08008bf4 	.word	0x08008bf4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20001d50 	.word	0x20001d50
 800014c:	08008bf4 	.word	0x08008bf4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000be4:	f1a2 0201 	sub.w	r2, r2, #1
 8000be8:	d1ed      	bne.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <__aeabi_uldivmod>:
 8001110:	b953      	cbnz	r3, 8001128 <__aeabi_uldivmod+0x18>
 8001112:	b94a      	cbnz	r2, 8001128 <__aeabi_uldivmod+0x18>
 8001114:	2900      	cmp	r1, #0
 8001116:	bf08      	it	eq
 8001118:	2800      	cmpeq	r0, #0
 800111a:	bf1c      	itt	ne
 800111c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8001120:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8001124:	f000 b974 	b.w	8001410 <__aeabi_idiv0>
 8001128:	f1ad 0c08 	sub.w	ip, sp, #8
 800112c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001130:	f000 f806 	bl	8001140 <__udivmoddi4>
 8001134:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001138:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800113c:	b004      	add	sp, #16
 800113e:	4770      	bx	lr

08001140 <__udivmoddi4>:
 8001140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001144:	468c      	mov	ip, r1
 8001146:	4604      	mov	r4, r0
 8001148:	9e08      	ldr	r6, [sp, #32]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d14b      	bne.n	80011e6 <__udivmoddi4+0xa6>
 800114e:	428a      	cmp	r2, r1
 8001150:	4615      	mov	r5, r2
 8001152:	d967      	bls.n	8001224 <__udivmoddi4+0xe4>
 8001154:	fab2 f282 	clz	r2, r2
 8001158:	b14a      	cbz	r2, 800116e <__udivmoddi4+0x2e>
 800115a:	f1c2 0720 	rsb	r7, r2, #32
 800115e:	fa01 f302 	lsl.w	r3, r1, r2
 8001162:	fa20 f707 	lsr.w	r7, r0, r7
 8001166:	4095      	lsls	r5, r2
 8001168:	ea47 0c03 	orr.w	ip, r7, r3
 800116c:	4094      	lsls	r4, r2
 800116e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8001172:	fbbc f7fe 	udiv	r7, ip, lr
 8001176:	fa1f f885 	uxth.w	r8, r5
 800117a:	fb0e c317 	mls	r3, lr, r7, ip
 800117e:	fb07 f908 	mul.w	r9, r7, r8
 8001182:	0c21      	lsrs	r1, r4, #16
 8001184:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8001188:	4599      	cmp	r9, r3
 800118a:	d909      	bls.n	80011a0 <__udivmoddi4+0x60>
 800118c:	18eb      	adds	r3, r5, r3
 800118e:	f107 31ff 	add.w	r1, r7, #4294967295	; 0xffffffff
 8001192:	f080 811c 	bcs.w	80013ce <__udivmoddi4+0x28e>
 8001196:	4599      	cmp	r9, r3
 8001198:	f240 8119 	bls.w	80013ce <__udivmoddi4+0x28e>
 800119c:	3f02      	subs	r7, #2
 800119e:	442b      	add	r3, r5
 80011a0:	eba3 0309 	sub.w	r3, r3, r9
 80011a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80011a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80011ac:	fb00 f108 	mul.w	r1, r0, r8
 80011b0:	b2a4      	uxth	r4, r4
 80011b2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80011b6:	42a1      	cmp	r1, r4
 80011b8:	d909      	bls.n	80011ce <__udivmoddi4+0x8e>
 80011ba:	192c      	adds	r4, r5, r4
 80011bc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80011c0:	f080 8107 	bcs.w	80013d2 <__udivmoddi4+0x292>
 80011c4:	42a1      	cmp	r1, r4
 80011c6:	f240 8104 	bls.w	80013d2 <__udivmoddi4+0x292>
 80011ca:	3802      	subs	r0, #2
 80011cc:	442c      	add	r4, r5
 80011ce:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80011d2:	2700      	movs	r7, #0
 80011d4:	1a64      	subs	r4, r4, r1
 80011d6:	b11e      	cbz	r6, 80011e0 <__udivmoddi4+0xa0>
 80011d8:	2300      	movs	r3, #0
 80011da:	40d4      	lsrs	r4, r2
 80011dc:	e9c6 4300 	strd	r4, r3, [r6]
 80011e0:	4639      	mov	r1, r7
 80011e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011e6:	428b      	cmp	r3, r1
 80011e8:	d909      	bls.n	80011fe <__udivmoddi4+0xbe>
 80011ea:	2e00      	cmp	r6, #0
 80011ec:	f000 80ec 	beq.w	80013c8 <__udivmoddi4+0x288>
 80011f0:	2700      	movs	r7, #0
 80011f2:	e9c6 0100 	strd	r0, r1, [r6]
 80011f6:	4638      	mov	r0, r7
 80011f8:	4639      	mov	r1, r7
 80011fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011fe:	fab3 f783 	clz	r7, r3
 8001202:	2f00      	cmp	r7, #0
 8001204:	d148      	bne.n	8001298 <__udivmoddi4+0x158>
 8001206:	428b      	cmp	r3, r1
 8001208:	d302      	bcc.n	8001210 <__udivmoddi4+0xd0>
 800120a:	4282      	cmp	r2, r0
 800120c:	f200 80fb 	bhi.w	8001406 <__udivmoddi4+0x2c6>
 8001210:	1a84      	subs	r4, r0, r2
 8001212:	eb61 0303 	sbc.w	r3, r1, r3
 8001216:	2001      	movs	r0, #1
 8001218:	469c      	mov	ip, r3
 800121a:	2e00      	cmp	r6, #0
 800121c:	d0e0      	beq.n	80011e0 <__udivmoddi4+0xa0>
 800121e:	e9c6 4c00 	strd	r4, ip, [r6]
 8001222:	e7dd      	b.n	80011e0 <__udivmoddi4+0xa0>
 8001224:	b902      	cbnz	r2, 8001228 <__udivmoddi4+0xe8>
 8001226:	deff      	udf	#255	; 0xff
 8001228:	fab2 f282 	clz	r2, r2
 800122c:	2a00      	cmp	r2, #0
 800122e:	f040 808f 	bne.w	8001350 <__udivmoddi4+0x210>
 8001232:	2701      	movs	r7, #1
 8001234:	1b49      	subs	r1, r1, r5
 8001236:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800123a:	fa1f f985 	uxth.w	r9, r5
 800123e:	fbb1 fef8 	udiv	lr, r1, r8
 8001242:	fb08 111e 	mls	r1, r8, lr, r1
 8001246:	fb09 f00e 	mul.w	r0, r9, lr
 800124a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800124e:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8001252:	4298      	cmp	r0, r3
 8001254:	d907      	bls.n	8001266 <__udivmoddi4+0x126>
 8001256:	18eb      	adds	r3, r5, r3
 8001258:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 800125c:	d202      	bcs.n	8001264 <__udivmoddi4+0x124>
 800125e:	4298      	cmp	r0, r3
 8001260:	f200 80cd 	bhi.w	80013fe <__udivmoddi4+0x2be>
 8001264:	468e      	mov	lr, r1
 8001266:	1a1b      	subs	r3, r3, r0
 8001268:	fbb3 f0f8 	udiv	r0, r3, r8
 800126c:	fb08 3310 	mls	r3, r8, r0, r3
 8001270:	fb09 f900 	mul.w	r9, r9, r0
 8001274:	b2a4      	uxth	r4, r4
 8001276:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800127a:	45a1      	cmp	r9, r4
 800127c:	d907      	bls.n	800128e <__udivmoddi4+0x14e>
 800127e:	192c      	adds	r4, r5, r4
 8001280:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8001284:	d202      	bcs.n	800128c <__udivmoddi4+0x14c>
 8001286:	45a1      	cmp	r9, r4
 8001288:	f200 80b6 	bhi.w	80013f8 <__udivmoddi4+0x2b8>
 800128c:	4618      	mov	r0, r3
 800128e:	eba4 0409 	sub.w	r4, r4, r9
 8001292:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8001296:	e79e      	b.n	80011d6 <__udivmoddi4+0x96>
 8001298:	f1c7 0520 	rsb	r5, r7, #32
 800129c:	40bb      	lsls	r3, r7
 800129e:	fa22 fc05 	lsr.w	ip, r2, r5
 80012a2:	ea4c 0c03 	orr.w	ip, ip, r3
 80012a6:	fa21 f405 	lsr.w	r4, r1, r5
 80012aa:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80012ae:	fbb4 f9fe 	udiv	r9, r4, lr
 80012b2:	fa1f f88c 	uxth.w	r8, ip
 80012b6:	fb0e 4419 	mls	r4, lr, r9, r4
 80012ba:	fa20 f305 	lsr.w	r3, r0, r5
 80012be:	40b9      	lsls	r1, r7
 80012c0:	fb09 fa08 	mul.w	sl, r9, r8
 80012c4:	4319      	orrs	r1, r3
 80012c6:	0c0b      	lsrs	r3, r1, #16
 80012c8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80012cc:	45a2      	cmp	sl, r4
 80012ce:	fa02 f207 	lsl.w	r2, r2, r7
 80012d2:	fa00 f307 	lsl.w	r3, r0, r7
 80012d6:	d90b      	bls.n	80012f0 <__udivmoddi4+0x1b0>
 80012d8:	eb1c 0404 	adds.w	r4, ip, r4
 80012dc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80012e0:	f080 8088 	bcs.w	80013f4 <__udivmoddi4+0x2b4>
 80012e4:	45a2      	cmp	sl, r4
 80012e6:	f240 8085 	bls.w	80013f4 <__udivmoddi4+0x2b4>
 80012ea:	f1a9 0902 	sub.w	r9, r9, #2
 80012ee:	4464      	add	r4, ip
 80012f0:	eba4 040a 	sub.w	r4, r4, sl
 80012f4:	fbb4 f0fe 	udiv	r0, r4, lr
 80012f8:	fb0e 4410 	mls	r4, lr, r0, r4
 80012fc:	fb00 fa08 	mul.w	sl, r0, r8
 8001300:	b289      	uxth	r1, r1
 8001302:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8001306:	45a2      	cmp	sl, r4
 8001308:	d908      	bls.n	800131c <__udivmoddi4+0x1dc>
 800130a:	eb1c 0404 	adds.w	r4, ip, r4
 800130e:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8001312:	d26b      	bcs.n	80013ec <__udivmoddi4+0x2ac>
 8001314:	45a2      	cmp	sl, r4
 8001316:	d969      	bls.n	80013ec <__udivmoddi4+0x2ac>
 8001318:	3802      	subs	r0, #2
 800131a:	4464      	add	r4, ip
 800131c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001320:	fba0 8902 	umull	r8, r9, r0, r2
 8001324:	eba4 040a 	sub.w	r4, r4, sl
 8001328:	454c      	cmp	r4, r9
 800132a:	4641      	mov	r1, r8
 800132c:	46ce      	mov	lr, r9
 800132e:	d354      	bcc.n	80013da <__udivmoddi4+0x29a>
 8001330:	d051      	beq.n	80013d6 <__udivmoddi4+0x296>
 8001332:	2e00      	cmp	r6, #0
 8001334:	d069      	beq.n	800140a <__udivmoddi4+0x2ca>
 8001336:	1a5a      	subs	r2, r3, r1
 8001338:	eb64 040e 	sbc.w	r4, r4, lr
 800133c:	fa04 f505 	lsl.w	r5, r4, r5
 8001340:	fa22 f307 	lsr.w	r3, r2, r7
 8001344:	40fc      	lsrs	r4, r7
 8001346:	431d      	orrs	r5, r3
 8001348:	e9c6 5400 	strd	r5, r4, [r6]
 800134c:	2700      	movs	r7, #0
 800134e:	e747      	b.n	80011e0 <__udivmoddi4+0xa0>
 8001350:	4095      	lsls	r5, r2
 8001352:	f1c2 0320 	rsb	r3, r2, #32
 8001356:	fa21 f003 	lsr.w	r0, r1, r3
 800135a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800135e:	fbb0 f7f8 	udiv	r7, r0, r8
 8001362:	fa1f f985 	uxth.w	r9, r5
 8001366:	fb08 0017 	mls	r0, r8, r7, r0
 800136a:	fa24 f303 	lsr.w	r3, r4, r3
 800136e:	4091      	lsls	r1, r2
 8001370:	fb07 fc09 	mul.w	ip, r7, r9
 8001374:	430b      	orrs	r3, r1
 8001376:	0c19      	lsrs	r1, r3, #16
 8001378:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800137c:	458c      	cmp	ip, r1
 800137e:	fa04 f402 	lsl.w	r4, r4, r2
 8001382:	d907      	bls.n	8001394 <__udivmoddi4+0x254>
 8001384:	1869      	adds	r1, r5, r1
 8001386:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 800138a:	d231      	bcs.n	80013f0 <__udivmoddi4+0x2b0>
 800138c:	458c      	cmp	ip, r1
 800138e:	d92f      	bls.n	80013f0 <__udivmoddi4+0x2b0>
 8001390:	3f02      	subs	r7, #2
 8001392:	4429      	add	r1, r5
 8001394:	eba1 010c 	sub.w	r1, r1, ip
 8001398:	fbb1 f0f8 	udiv	r0, r1, r8
 800139c:	fb08 1c10 	mls	ip, r8, r0, r1
 80013a0:	fb00 fe09 	mul.w	lr, r0, r9
 80013a4:	b299      	uxth	r1, r3
 80013a6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80013aa:	458e      	cmp	lr, r1
 80013ac:	d907      	bls.n	80013be <__udivmoddi4+0x27e>
 80013ae:	1869      	adds	r1, r5, r1
 80013b0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80013b4:	d218      	bcs.n	80013e8 <__udivmoddi4+0x2a8>
 80013b6:	458e      	cmp	lr, r1
 80013b8:	d916      	bls.n	80013e8 <__udivmoddi4+0x2a8>
 80013ba:	3802      	subs	r0, #2
 80013bc:	4429      	add	r1, r5
 80013be:	eba1 010e 	sub.w	r1, r1, lr
 80013c2:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80013c6:	e73a      	b.n	800123e <__udivmoddi4+0xfe>
 80013c8:	4637      	mov	r7, r6
 80013ca:	4630      	mov	r0, r6
 80013cc:	e708      	b.n	80011e0 <__udivmoddi4+0xa0>
 80013ce:	460f      	mov	r7, r1
 80013d0:	e6e6      	b.n	80011a0 <__udivmoddi4+0x60>
 80013d2:	4618      	mov	r0, r3
 80013d4:	e6fb      	b.n	80011ce <__udivmoddi4+0x8e>
 80013d6:	4543      	cmp	r3, r8
 80013d8:	d2ab      	bcs.n	8001332 <__udivmoddi4+0x1f2>
 80013da:	ebb8 0102 	subs.w	r1, r8, r2
 80013de:	eb69 020c 	sbc.w	r2, r9, ip
 80013e2:	3801      	subs	r0, #1
 80013e4:	4696      	mov	lr, r2
 80013e6:	e7a4      	b.n	8001332 <__udivmoddi4+0x1f2>
 80013e8:	4618      	mov	r0, r3
 80013ea:	e7e8      	b.n	80013be <__udivmoddi4+0x27e>
 80013ec:	4608      	mov	r0, r1
 80013ee:	e795      	b.n	800131c <__udivmoddi4+0x1dc>
 80013f0:	4607      	mov	r7, r0
 80013f2:	e7cf      	b.n	8001394 <__udivmoddi4+0x254>
 80013f4:	4681      	mov	r9, r0
 80013f6:	e77b      	b.n	80012f0 <__udivmoddi4+0x1b0>
 80013f8:	3802      	subs	r0, #2
 80013fa:	442c      	add	r4, r5
 80013fc:	e747      	b.n	800128e <__udivmoddi4+0x14e>
 80013fe:	f1ae 0e02 	sub.w	lr, lr, #2
 8001402:	442b      	add	r3, r5
 8001404:	e72f      	b.n	8001266 <__udivmoddi4+0x126>
 8001406:	4638      	mov	r0, r7
 8001408:	e707      	b.n	800121a <__udivmoddi4+0xda>
 800140a:	4637      	mov	r7, r6
 800140c:	e6e8      	b.n	80011e0 <__udivmoddi4+0xa0>
 800140e:	bf00      	nop

08001410 <__aeabi_idiv0>:
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop

08001414 <Jlink_Init>:
 */

#include "device_bsp.h"

void Jlink_Init(void)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
	  /** ENABLE: Full SWJ (JTAG-DP + SW-DP): Reset State
	  */
	  __HAL_AFIO_REMAP_SWJ_ENABLE();
 800141a:	4b07      	ldr	r3, [pc, #28]	; (8001438 <Jlink_Init+0x24>)
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	607b      	str	r3, [r7, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001426:	607b      	str	r3, [r7, #4]
 8001428:	4a03      	ldr	r2, [pc, #12]	; (8001438 <Jlink_Init+0x24>)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6053      	str	r3, [r2, #4]
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr
 8001438:	40010000 	.word	0x40010000

0800143c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b090      	sub	sp, #64	; 0x40
 8001440:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef ret = HAL_OK;
 8001442:	2300      	movs	r3, #0
 8001444:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    RCC_OscInitTypeDef RCC_OscInitStructure; 
    RCC_ClkInitTypeDef RCC_ClkInitStructure;
    
    RCC_OscInitStructure.OscillatorType=RCC_OSCILLATORTYPE_HSE;    	//HSE
 8001448:	2301      	movs	r3, #1
 800144a:	617b      	str	r3, [r7, #20]
    RCC_OscInitStructure.HSEState=RCC_HSE_ON;                      	//HSE
 800144c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001450:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStructure.HSEPredivValue=RCC_HSE_PREDIV_DIV1;		//HSE
 8001452:	2300      	movs	r3, #0
 8001454:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStructure.PLL.PLLState=RCC_PLL_ON;					//PLL
 8001456:	2302      	movs	r3, #2
 8001458:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStructure.PLL.PLLSource=RCC_PLLSOURCE_HSE;			//PLLHSE
 800145a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800145e:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStructure.PLL.PLLMUL=RCC_PLL_MUL9; 							//PLL
 8001460:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001464:	63bb      	str	r3, [r7, #56]	; 0x38
    ret=HAL_RCC_OscConfig(&RCC_OscInitStructure);//
 8001466:	f107 0314 	add.w	r3, r7, #20
 800146a:	4618      	mov	r0, r3
 800146c:	f001 fdbe 	bl	8002fec <HAL_RCC_OscConfig>
 8001470:	4603      	mov	r3, r0
 8001472:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	
    if(ret!=HAL_OK) while(1);
 8001476:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800147a:	2b00      	cmp	r3, #0
 800147c:	d000      	beq.n	8001480 <SystemClock_Config+0x44>
 800147e:	e7fe      	b.n	800147e <SystemClock_Config+0x42>
    
    //PLLHCLK,PCLK1PCLK2
    RCC_ClkInitStructure.ClockType=(RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2);
 8001480:	230f      	movs	r3, #15
 8001482:	603b      	str	r3, [r7, #0]
    RCC_ClkInitStructure.SYSCLKSource=RCC_SYSCLKSOURCE_PLLCLK;		//PLL
 8001484:	2302      	movs	r3, #2
 8001486:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStructure.AHBCLKDivider=RCC_SYSCLK_DIV1;				//AHB1
 8001488:	2300      	movs	r3, #0
 800148a:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStructure.APB1CLKDivider=RCC_HCLK_DIV2; 				//APB12
 800148c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001490:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStructure.APB2CLKDivider=RCC_HCLK_DIV1; 				//APB21
 8001492:	2300      	movs	r3, #0
 8001494:	613b      	str	r3, [r7, #16]
    ret=HAL_RCC_ClockConfig(&RCC_ClkInitStructure,FLASH_LATENCY_2);	//FLASH2WS3CPU
 8001496:	463b      	mov	r3, r7
 8001498:	2102      	movs	r1, #2
 800149a:	4618      	mov	r0, r3
 800149c:	f002 f826 	bl	80034ec <HAL_RCC_ClockConfig>
 80014a0:	4603      	mov	r3, r0
 80014a2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		
    if(ret!=HAL_OK) while(1);
 80014a6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d000      	beq.n	80014b0 <SystemClock_Config+0x74>
 80014ae:	e7fe      	b.n	80014ae <SystemClock_Config+0x72>
}
 80014b0:	bf00      	nop
 80014b2:	3740      	adds	r7, #64	; 0x40
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <tick_init>:

void tick_init(uint32_t period_us)//1miu_s
	{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	/**Configure the Systick interrupt time */
	HAL_SYSTICK_Config(SystemCoreClock/(1000000/period_us));//10e5=1x10^6
 80014c0:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <tick_init+0x38>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	490b      	ldr	r1, [pc, #44]	; (80014f4 <tick_init+0x3c>)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80014cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d0:	4618      	mov	r0, r3
 80014d2:	f001 fb7a 	bl	8002bca <HAL_SYSTICK_Config>

	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80014d6:	2004      	movs	r0, #4
 80014d8:	f001 fb84 	bl	8002be4 <HAL_SYSTICK_CLKSourceConfig>

	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80014dc:	2200      	movs	r2, #0
 80014de:	2100      	movs	r1, #0
 80014e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80014e4:	f001 fb47 	bl	8002b76 <HAL_NVIC_SetPriority>
}
 80014e8:	bf00      	nop
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	2000138c 	.word	0x2000138c
 80014f4:	000f4240 	.word	0x000f4240

080014f8 <NVIC_Init>:

/**
  * Initializes the Global MSP.
  */
void NVIC_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80014fc:	2005      	movs	r0, #5
 80014fe:	f001 fb2f 	bl	8002b60 <HAL_NVIC_SetPriorityGrouping>
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);

  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);

  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);*/
}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
	...

08001508 <Flash_prefetch>:

#ifndef  PREFETCH_ENABLE
#define  PREFETCH_ENABLE              1
#endif

void Flash_prefetch(void){
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800150c:	4b04      	ldr	r3, [pc, #16]	; (8001520 <Flash_prefetch+0x18>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a03      	ldr	r2, [pc, #12]	; (8001520 <Flash_prefetch+0x18>)
 8001512:	f043 0310 	orr.w	r3, r3, #16
 8001516:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr
 8001520:	40022000 	.word	0x40022000

08001524 <Core_Config>:



void Core_Config(void){
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0

	Flash_prefetch();
 800152a:	f7ff ffed 	bl	8001508 <Flash_prefetch>
	NVIC_Init();
 800152e:	f7ff ffe3 	bl	80014f8 <NVIC_Init>
	tick_init(1000);
 8001532:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001536:	f7ff ffbf 	bl	80014b8 <tick_init>
	
	__HAL_RCC_AFIO_CLK_ENABLE();
 800153a:	4b16      	ldr	r3, [pc, #88]	; (8001594 <Core_Config+0x70>)
 800153c:	699b      	ldr	r3, [r3, #24]
 800153e:	4a15      	ldr	r2, [pc, #84]	; (8001594 <Core_Config+0x70>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	6193      	str	r3, [r2, #24]
 8001546:	4b13      	ldr	r3, [pc, #76]	; (8001594 <Core_Config+0x70>)
 8001548:	699b      	ldr	r3, [r3, #24]
 800154a:	f003 0301 	and.w	r3, r3, #1
 800154e:	60bb      	str	r3, [r7, #8]
 8001550:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_PWR_CLK_ENABLE();
 8001552:	4b10      	ldr	r3, [pc, #64]	; (8001594 <Core_Config+0x70>)
 8001554:	69db      	ldr	r3, [r3, #28]
 8001556:	4a0f      	ldr	r2, [pc, #60]	; (8001594 <Core_Config+0x70>)
 8001558:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800155c:	61d3      	str	r3, [r2, #28]
 800155e:	4b0d      	ldr	r3, [pc, #52]	; (8001594 <Core_Config+0x70>)
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001566:	607b      	str	r3, [r7, #4]
 8001568:	687b      	ldr	r3, [r7, #4]
	__HAL_AFIO_REMAP_SWJ_DISABLE();
 800156a:	4b0b      	ldr	r3, [pc, #44]	; (8001598 <Core_Config+0x74>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	4a05      	ldr	r2, [pc, #20]	; (8001598 <Core_Config+0x74>)
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	6053      	str	r3, [r2, #4]

	SystemClock_Config();
 8001586:	f7ff ff59 	bl	800143c <SystemClock_Config>

}
 800158a:	bf00      	nop
 800158c:	3710      	adds	r7, #16
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40021000 	.word	0x40021000
 8001598:	40010000 	.word	0x40010000

0800159c <MX_GPIO_output_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_output_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a2:	f107 0308 	add.w	r3, r7, #8
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]
 80015ac:	609a      	str	r2, [r3, #8]
 80015ae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015b0:	4b15      	ldr	r3, [pc, #84]	; (8001608 <MX_GPIO_output_Init+0x6c>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	4a14      	ldr	r2, [pc, #80]	; (8001608 <MX_GPIO_output_Init+0x6c>)
 80015b6:	f043 0310 	orr.w	r3, r3, #16
 80015ba:	6193      	str	r3, [r2, #24]
 80015bc:	4b12      	ldr	r3, [pc, #72]	; (8001608 <MX_GPIO_output_Init+0x6c>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	f003 0310 	and.w	r3, r3, #16
 80015c4:	607b      	str	r3, [r7, #4]
 80015c6:	687b      	ldr	r3, [r7, #4]


  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80015c8:	2200      	movs	r2, #0
 80015ca:	f44f 414c 	mov.w	r1, #52224	; 0xcc00
 80015ce:	480f      	ldr	r0, [pc, #60]	; (800160c <MX_GPIO_output_Init+0x70>)
 80015d0:	f001 fcf4 	bl	8002fbc <HAL_GPIO_WritePin>
  
  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15;
 80015d4:	f44f 434c 	mov.w	r3, #52224	; 0xcc00
 80015d8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015da:	2301      	movs	r3, #1
 80015dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015de:	2301      	movs	r3, #1
 80015e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015e2:	2303      	movs	r3, #3
 80015e4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015e6:	f107 0308 	add.w	r3, r7, #8
 80015ea:	4619      	mov	r1, r3
 80015ec:	4807      	ldr	r0, [pc, #28]	; (800160c <MX_GPIO_output_Init+0x70>)
 80015ee:	f001 fb8b 	bl	8002d08 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80015f2:	2200      	movs	r2, #0
 80015f4:	f44f 414c 	mov.w	r1, #52224	; 0xcc00
 80015f8:	4804      	ldr	r0, [pc, #16]	; (800160c <MX_GPIO_output_Init+0x70>)
 80015fa:	f001 fcdf 	bl	8002fbc <HAL_GPIO_WritePin>

}
 80015fe:	bf00      	nop
 8001600:	3718      	adds	r7, #24
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	40021000 	.word	0x40021000
 800160c:	40011000 	.word	0x40011000

08001610 <MX_TIM_PWMOUT>:
 * @brief : PWM
 * Window > Preferences > C/C++ > Editor > Templates.
 */

void MX_TIM_PWMOUT(TIM_TypeDef * TIM, uint32_t Hz, uint32_t period)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
	TIM_PWMSet(TIM, Hz, period);
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	68b9      	ldr	r1, [r7, #8]
 8001620:	68f8      	ldr	r0, [r7, #12]
 8001622:	f000 f855 	bl	80016d0 <TIM_PWMSet>
}
 8001626:	bf00      	nop
 8001628:	3710      	adds	r7, #16
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <TIMx_CountSet>:
 * @brief : 
 * Window > Preferences > C/C++ > Editor > Templates.
 */

void TIMx_CountSet(TIM_TypeDef * TIM, uint32_t Hz, uint32_t period)	//TIM miu_s
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
	if(TIM == TIM2){
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001642:	d11b      	bne.n	800167c <TIMx_CountSet+0x4c>
		htim2.Instance = TIM2;
 8001644:	4b1f      	ldr	r3, [pc, #124]	; (80016c4 <TIMx_CountSet+0x94>)
 8001646:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800164a:	601a      	str	r2, [r3, #0]
		htim2.Init.Prescaler = HAL_RCC_GetPCLK2Freq()/Hz;//APB1 1MHz
 800164c:	f002 f8b8 	bl	80037c0 <HAL_RCC_GetPCLK2Freq>
 8001650:	4602      	mov	r2, r0
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	fbb2 f3f3 	udiv	r3, r2, r3
 8001658:	4a1a      	ldr	r2, [pc, #104]	; (80016c4 <TIMx_CountSet+0x94>)
 800165a:	6053      	str	r3, [r2, #4]
		htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800165c:	4b19      	ldr	r3, [pc, #100]	; (80016c4 <TIMx_CountSet+0x94>)
 800165e:	2200      	movs	r2, #0
 8001660:	609a      	str	r2, [r3, #8]
		htim2.Init.Period = period;
 8001662:	4a18      	ldr	r2, [pc, #96]	; (80016c4 <TIMx_CountSet+0x94>)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	60d3      	str	r3, [r2, #12]
		htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;/*!< TIMx_ARR register is not buffered */
 8001668:	4b16      	ldr	r3, [pc, #88]	; (80016c4 <TIMx_CountSet+0x94>)
 800166a:	2200      	movs	r2, #0
 800166c:	619a      	str	r2, [r3, #24]
		if (HAL_TIM_Base_Init(&htim2) != HAL_OK){
 800166e:	4815      	ldr	r0, [pc, #84]	; (80016c4 <TIMx_CountSet+0x94>)
 8001670:	f002 f8d8 	bl	8003824 <HAL_TIM_Base_Init>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d01f      	beq.n	80016ba <TIMx_CountSet+0x8a>
			Error_Handler();
 800167a:	e7fe      	b.n	800167a <TIMx_CountSet+0x4a>
		}
	}
	else if(TIM == TIM4){
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	4a12      	ldr	r2, [pc, #72]	; (80016c8 <TIMx_CountSet+0x98>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d11a      	bne.n	80016ba <TIMx_CountSet+0x8a>
		htim4.Instance = TIM4;
 8001684:	4b11      	ldr	r3, [pc, #68]	; (80016cc <TIMx_CountSet+0x9c>)
 8001686:	4a10      	ldr	r2, [pc, #64]	; (80016c8 <TIMx_CountSet+0x98>)
 8001688:	601a      	str	r2, [r3, #0]
		htim4.Init.Prescaler = HAL_RCC_GetPCLK2Freq()/Hz;//APB1 1MHz
 800168a:	f002 f899 	bl	80037c0 <HAL_RCC_GetPCLK2Freq>
 800168e:	4602      	mov	r2, r0
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	fbb2 f3f3 	udiv	r3, r2, r3
 8001696:	4a0d      	ldr	r2, [pc, #52]	; (80016cc <TIMx_CountSet+0x9c>)
 8001698:	6053      	str	r3, [r2, #4]
		htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800169a:	4b0c      	ldr	r3, [pc, #48]	; (80016cc <TIMx_CountSet+0x9c>)
 800169c:	2200      	movs	r2, #0
 800169e:	609a      	str	r2, [r3, #8]
		htim4.Init.Period = period;
 80016a0:	4a0a      	ldr	r2, [pc, #40]	; (80016cc <TIMx_CountSet+0x9c>)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	60d3      	str	r3, [r2, #12]
		htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;/*!< TIMx_ARR register is not buffered */
 80016a6:	4b09      	ldr	r3, [pc, #36]	; (80016cc <TIMx_CountSet+0x9c>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	619a      	str	r2, [r3, #24]
		if (HAL_TIM_Base_Init(&htim4) != HAL_OK){
 80016ac:	4807      	ldr	r0, [pc, #28]	; (80016cc <TIMx_CountSet+0x9c>)
 80016ae:	f002 f8b9 	bl	8003824 <HAL_TIM_Base_Init>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d000      	beq.n	80016ba <TIMx_CountSet+0x8a>
			Error_Handler();
 80016b8:	e7fe      	b.n	80016b8 <TIMx_CountSet+0x88>
		}
	}
}
 80016ba:	bf00      	nop
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	20001f28 	.word	0x20001f28
 80016c8:	40000800 	.word	0x40000800
 80016cc:	20001de8 	.word	0x20001de8

080016d0 <TIM_PWMSet>:
		  HAL_TIM_MspPostInit(&htim4);
	}
}

void TIM_PWMSet(TIM_TypeDef * TIM, uint32_t Hz, uint32_t period)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b08c      	sub	sp, #48	; 0x30
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	60b9      	str	r1, [r7, #8]
 80016da:	607a      	str	r2, [r7, #4]
	TIM_OC_InitTypeDef sConfigOC;
	TIMx_CountSet(TIM, Hz, period);	//counter set
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	68b9      	ldr	r1, [r7, #8]
 80016e0:	68f8      	ldr	r0, [r7, #12]
 80016e2:	f7ff ffa5 	bl	8001630 <TIMx_CountSet>
	if(TIM == TIM4){
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	4a17      	ldr	r2, [pc, #92]	; (8001748 <TIM_PWMSet+0x78>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d127      	bne.n	800173e <TIM_PWMSet+0x6e>
		if (HAL_TIM_PWM_Init(&htim4) != HAL_OK){
 80016ee:	4817      	ldr	r0, [pc, #92]	; (800174c <TIM_PWMSet+0x7c>)
 80016f0:	f002 f8e6 	bl	80038c0 <HAL_TIM_PWM_Init>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d000      	beq.n	80016fc <TIM_PWMSet+0x2c>
			Error_Handler();
 80016fa:	e7fe      	b.n	80016fa <TIM_PWMSet+0x2a>
		}

		sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016fc:	2360      	movs	r3, #96	; 0x60
 80016fe:	617b      	str	r3, [r7, #20]
		sConfigOC.Pulse = 5;						// OCPolarity duration   25/200*20ms=2.5ms
 8001700:	2305      	movs	r3, #5
 8001702:	61bb      	str	r3, [r7, #24]
		sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;	//,
 8001704:	2300      	movs	r3, #0
 8001706:	61fb      	str	r3, [r7, #28]
		sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001708:	2300      	movs	r3, #0
 800170a:	627b      	str	r3, [r7, #36]	; 0x24
		if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK){
 800170c:	f107 0314 	add.w	r3, r7, #20
 8001710:	2200      	movs	r2, #0
 8001712:	4619      	mov	r1, r3
 8001714:	480d      	ldr	r0, [pc, #52]	; (800174c <TIM_PWMSet+0x7c>)
 8001716:	f002 fa41 	bl	8003b9c <HAL_TIM_PWM_ConfigChannel>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d000      	beq.n	8001722 <TIM_PWMSet+0x52>
			Error_Handler();
 8001720:	e7fe      	b.n	8001720 <TIM_PWMSet+0x50>
		}
		if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK){
 8001722:	f107 0314 	add.w	r3, r7, #20
 8001726:	2204      	movs	r2, #4
 8001728:	4619      	mov	r1, r3
 800172a:	4808      	ldr	r0, [pc, #32]	; (800174c <TIM_PWMSet+0x7c>)
 800172c:	f002 fa36 	bl	8003b9c <HAL_TIM_PWM_ConfigChannel>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d000      	beq.n	8001738 <TIM_PWMSet+0x68>
			Error_Handler();
 8001736:	e7fe      	b.n	8001736 <TIM_PWMSet+0x66>
		}
		HAL_TIM_MspPostInit(&htim4);
 8001738:	4804      	ldr	r0, [pc, #16]	; (800174c <TIM_PWMSet+0x7c>)
 800173a:	f000 f8e3 	bl	8001904 <HAL_TIM_MspPostInit>
	}
}
 800173e:	bf00      	nop
 8001740:	3730      	adds	r7, #48	; 0x30
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	40000800 	.word	0x40000800
 800174c:	20001de8 	.word	0x20001de8

08001750 <HAL_TIM_Base_MspInit>:
 * @brief : TIM
 * Window > Preferences > C/C++ > Editor > Templates.
 */

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
	MX_TIM_CLK(tim_baseHandle);
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f000 f82d 	bl	80017b8 <MX_TIM_CLK>

	if(tim_baseHandle->Instance==TIM1){
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a12      	ldr	r2, [pc, #72]	; (80017ac <HAL_TIM_Base_MspInit+0x5c>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d103      	bne.n	8001770 <HAL_TIM_Base_MspInit+0x20>
 		MX_NVIC(tim_baseHandle);
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	f000 f87d 	bl	8001868 <MX_NVIC>
	else if(tim_baseHandle->Instance==TIM4)
	{
		MX_NVIC(tim_baseHandle);
	}

}
 800176e:	e019      	b.n	80017a4 <HAL_TIM_Base_MspInit+0x54>
	else if(tim_baseHandle->Instance==TIM2)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001778:	d103      	bne.n	8001782 <HAL_TIM_Base_MspInit+0x32>
		MX_NVIC(tim_baseHandle);
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f000 f874 	bl	8001868 <MX_NVIC>
}
 8001780:	e010      	b.n	80017a4 <HAL_TIM_Base_MspInit+0x54>
	else if(tim_baseHandle->Instance==TIM3)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a0a      	ldr	r2, [pc, #40]	; (80017b0 <HAL_TIM_Base_MspInit+0x60>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d103      	bne.n	8001794 <HAL_TIM_Base_MspInit+0x44>
		MX_NVIC(tim_baseHandle);
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f000 f86b 	bl	8001868 <MX_NVIC>
}
 8001792:	e007      	b.n	80017a4 <HAL_TIM_Base_MspInit+0x54>
	else if(tim_baseHandle->Instance==TIM4)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a06      	ldr	r2, [pc, #24]	; (80017b4 <HAL_TIM_Base_MspInit+0x64>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d102      	bne.n	80017a4 <HAL_TIM_Base_MspInit+0x54>
		MX_NVIC(tim_baseHandle);
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f000 f862 	bl	8001868 <MX_NVIC>
}
 80017a4:	bf00      	nop
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	40012c00 	.word	0x40012c00
 80017b0:	40000400 	.word	0x40000400
 80017b4:	40000800 	.word	0x40000800

080017b8 <MX_TIM_CLK>:

void MX_TIM_CLK(TIM_HandleTypeDef* tim_baseHandle)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b087      	sub	sp, #28
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  if(tim_baseHandle->Instance==TIM1)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a24      	ldr	r2, [pc, #144]	; (8001858 <MX_TIM_CLK+0xa0>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d10c      	bne.n	80017e4 <MX_TIM_CLK+0x2c>
  {
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017ca:	4b24      	ldr	r3, [pc, #144]	; (800185c <MX_TIM_CLK+0xa4>)
 80017cc:	699b      	ldr	r3, [r3, #24]
 80017ce:	4a23      	ldr	r2, [pc, #140]	; (800185c <MX_TIM_CLK+0xa4>)
 80017d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017d4:	6193      	str	r3, [r2, #24]
 80017d6:	4b21      	ldr	r3, [pc, #132]	; (800185c <MX_TIM_CLK+0xa4>)
 80017d8:	699b      	ldr	r3, [r3, #24]
 80017da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017de:	617b      	str	r3, [r7, #20]
 80017e0:	697b      	ldr	r3, [r7, #20]
  }
	else if(tim_baseHandle->Instance==TIM4)
  {
    __HAL_RCC_TIM4_CLK_ENABLE();
  }
}
 80017e2:	e034      	b.n	800184e <MX_TIM_CLK+0x96>
  else if(tim_baseHandle->Instance==TIM2)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017ec:	d10c      	bne.n	8001808 <MX_TIM_CLK+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017ee:	4b1b      	ldr	r3, [pc, #108]	; (800185c <MX_TIM_CLK+0xa4>)
 80017f0:	69db      	ldr	r3, [r3, #28]
 80017f2:	4a1a      	ldr	r2, [pc, #104]	; (800185c <MX_TIM_CLK+0xa4>)
 80017f4:	f043 0301 	orr.w	r3, r3, #1
 80017f8:	61d3      	str	r3, [r2, #28]
 80017fa:	4b18      	ldr	r3, [pc, #96]	; (800185c <MX_TIM_CLK+0xa4>)
 80017fc:	69db      	ldr	r3, [r3, #28]
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	613b      	str	r3, [r7, #16]
 8001804:	693b      	ldr	r3, [r7, #16]
}
 8001806:	e022      	b.n	800184e <MX_TIM_CLK+0x96>
  else if(tim_baseHandle->Instance==TIM3)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a14      	ldr	r2, [pc, #80]	; (8001860 <MX_TIM_CLK+0xa8>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d10c      	bne.n	800182c <MX_TIM_CLK+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001812:	4b12      	ldr	r3, [pc, #72]	; (800185c <MX_TIM_CLK+0xa4>)
 8001814:	69db      	ldr	r3, [r3, #28]
 8001816:	4a11      	ldr	r2, [pc, #68]	; (800185c <MX_TIM_CLK+0xa4>)
 8001818:	f043 0302 	orr.w	r3, r3, #2
 800181c:	61d3      	str	r3, [r2, #28]
 800181e:	4b0f      	ldr	r3, [pc, #60]	; (800185c <MX_TIM_CLK+0xa4>)
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]
}
 800182a:	e010      	b.n	800184e <MX_TIM_CLK+0x96>
	else if(tim_baseHandle->Instance==TIM4)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a0c      	ldr	r2, [pc, #48]	; (8001864 <MX_TIM_CLK+0xac>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d10b      	bne.n	800184e <MX_TIM_CLK+0x96>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001836:	4b09      	ldr	r3, [pc, #36]	; (800185c <MX_TIM_CLK+0xa4>)
 8001838:	69db      	ldr	r3, [r3, #28]
 800183a:	4a08      	ldr	r2, [pc, #32]	; (800185c <MX_TIM_CLK+0xa4>)
 800183c:	f043 0304 	orr.w	r3, r3, #4
 8001840:	61d3      	str	r3, [r2, #28]
 8001842:	4b06      	ldr	r3, [pc, #24]	; (800185c <MX_TIM_CLK+0xa4>)
 8001844:	69db      	ldr	r3, [r3, #28]
 8001846:	f003 0304 	and.w	r3, r3, #4
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
}
 800184e:	bf00      	nop
 8001850:	371c      	adds	r7, #28
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr
 8001858:	40012c00 	.word	0x40012c00
 800185c:	40021000 	.word	0x40021000
 8001860:	40000400 	.word	0x40000400
 8001864:	40000800 	.word	0x40000800

08001868 <MX_NVIC>:

void MX_NVIC(TIM_HandleTypeDef* tim_baseHandle)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
	if(tim_baseHandle->Instance==TIM1){
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a20      	ldr	r2, [pc, #128]	; (80018f8 <MX_NVIC+0x90>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d110      	bne.n	800189c <MX_NVIC+0x34>
		HAL_NVIC_SetPriority(TIM1_UP_IRQn, 1, 2);
 800187a:	2202      	movs	r2, #2
 800187c:	2101      	movs	r1, #1
 800187e:	2019      	movs	r0, #25
 8001880:	f001 f979 	bl	8002b76 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001884:	2019      	movs	r0, #25
 8001886:	f001 f992 	bl	8002bae <HAL_NVIC_EnableIRQ>
//	    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
//	    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
//	    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
//	    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
	    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800188a:	2200      	movs	r2, #0
 800188c:	2100      	movs	r1, #0
 800188e:	201b      	movs	r0, #27
 8001890:	f001 f971 	bl	8002b76 <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001894:	201b      	movs	r0, #27
 8001896:	f001 f98a 	bl	8002bae <HAL_NVIC_EnableIRQ>
	else if(tim_baseHandle->Instance==TIM4)
	{
		HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
	}
}
 800189a:	e028      	b.n	80018ee <MX_NVIC+0x86>
	else if(tim_baseHandle->Instance==TIM2)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018a4:	d108      	bne.n	80018b8 <MX_NVIC+0x50>
		HAL_NVIC_SetPriority(TIM2_IRQn, 1, 2);
 80018a6:	2202      	movs	r2, #2
 80018a8:	2101      	movs	r1, #1
 80018aa:	201c      	movs	r0, #28
 80018ac:	f001 f963 	bl	8002b76 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018b0:	201c      	movs	r0, #28
 80018b2:	f001 f97c 	bl	8002bae <HAL_NVIC_EnableIRQ>
}
 80018b6:	e01a      	b.n	80018ee <MX_NVIC+0x86>
	else if(tim_baseHandle->Instance==TIM3)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a0f      	ldr	r2, [pc, #60]	; (80018fc <MX_NVIC+0x94>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d108      	bne.n	80018d4 <MX_NVIC+0x6c>
		HAL_NVIC_SetPriority(TIM3_IRQn, 1, 2);
 80018c2:	2202      	movs	r2, #2
 80018c4:	2101      	movs	r1, #1
 80018c6:	201d      	movs	r0, #29
 80018c8:	f001 f955 	bl	8002b76 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80018cc:	201d      	movs	r0, #29
 80018ce:	f001 f96e 	bl	8002bae <HAL_NVIC_EnableIRQ>
}
 80018d2:	e00c      	b.n	80018ee <MX_NVIC+0x86>
	else if(tim_baseHandle->Instance==TIM4)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a09      	ldr	r2, [pc, #36]	; (8001900 <MX_NVIC+0x98>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d107      	bne.n	80018ee <MX_NVIC+0x86>
		HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80018de:	2200      	movs	r2, #0
 80018e0:	2100      	movs	r1, #0
 80018e2:	201e      	movs	r0, #30
 80018e4:	f001 f947 	bl	8002b76 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80018e8:	201e      	movs	r0, #30
 80018ea:	f001 f960 	bl	8002bae <HAL_NVIC_EnableIRQ>
}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40012c00 	.word	0x40012c00
 80018fc:	40000400 	.word	0x40000400
 8001900:	40000800 	.word	0x40000800

08001904 <HAL_TIM_MspPostInit>:
 * @brief : TIM
 * Window > Preferences > C/C++ > Editor > Templates.
 */

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b088      	sub	sp, #32
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1){
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a2c      	ldr	r2, [pc, #176]	; (80019c4 <HAL_TIM_MspPostInit+0xc0>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d118      	bne.n	8001948 <HAL_TIM_MspPostInit+0x44>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001916:	4b2c      	ldr	r3, [pc, #176]	; (80019c8 <HAL_TIM_MspPostInit+0xc4>)
 8001918:	699b      	ldr	r3, [r3, #24]
 800191a:	4a2b      	ldr	r2, [pc, #172]	; (80019c8 <HAL_TIM_MspPostInit+0xc4>)
 800191c:	f043 0304 	orr.w	r3, r3, #4
 8001920:	6193      	str	r3, [r2, #24]
 8001922:	4b29      	ldr	r3, [pc, #164]	; (80019c8 <HAL_TIM_MspPostInit+0xc4>)
 8001924:	699b      	ldr	r3, [r3, #24]
 8001926:	f003 0304 	and.w	r3, r3, #4
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	68fb      	ldr	r3, [r7, #12]
	/**TIM1 GPIO Configuration
	PA10     ------> TIM1_CH3
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 800192e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001932:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001938:	2301      	movs	r3, #1
 800193a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800193c:	f107 0310 	add.w	r3, r7, #16
 8001940:	4619      	mov	r1, r3
 8001942:	4822      	ldr	r0, [pc, #136]	; (80019cc <HAL_TIM_MspPostInit+0xc8>)
 8001944:	f001 f9e0 	bl	8002d08 <HAL_GPIO_Init>
  }
  if(timHandle->Instance==TIM2)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001950:	d033      	beq.n	80019ba <HAL_TIM_MspPostInit+0xb6>
    PA0/WKUP     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4 
    */
  }
  else if(timHandle->Instance==TIM3)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a1e      	ldr	r2, [pc, #120]	; (80019d0 <HAL_TIM_MspPostInit+0xcc>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d10e      	bne.n	800197a <HAL_TIM_MspPostInit+0x76>
  {
    /**TIM3 GPIO Configuration    
    PB4     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800195c:	2310      	movs	r3, #16
 800195e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001960:	2302      	movs	r3, #2
 8001962:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001968:	2303      	movs	r3, #3
 800196a:	61fb      	str	r3, [r7, #28]
    //GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800196c:	f107 0310 	add.w	r3, r7, #16
 8001970:	4619      	mov	r1, r3
 8001972:	4818      	ldr	r0, [pc, #96]	; (80019d4 <HAL_TIM_MspPostInit+0xd0>)
 8001974:	f001 f9c8 	bl	8002d08 <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    //GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  }
}
 8001978:	e01f      	b.n	80019ba <HAL_TIM_MspPostInit+0xb6>
  else if(timHandle->Instance==TIM4)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a16      	ldr	r2, [pc, #88]	; (80019d8 <HAL_TIM_MspPostInit+0xd4>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d11a      	bne.n	80019ba <HAL_TIM_MspPostInit+0xb6>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001984:	4b10      	ldr	r3, [pc, #64]	; (80019c8 <HAL_TIM_MspPostInit+0xc4>)
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	4a0f      	ldr	r2, [pc, #60]	; (80019c8 <HAL_TIM_MspPostInit+0xc4>)
 800198a:	f043 0308 	orr.w	r3, r3, #8
 800198e:	6193      	str	r3, [r2, #24]
 8001990:	4b0d      	ldr	r3, [pc, #52]	; (80019c8 <HAL_TIM_MspPostInit+0xc4>)
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	f003 0308 	and.w	r3, r3, #8
 8001998:	60bb      	str	r3, [r7, #8]
 800199a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6;
 800199c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80019a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a2:	2302      	movs	r3, #2
 80019a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a6:	2300      	movs	r3, #0
 80019a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019aa:	2303      	movs	r3, #3
 80019ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ae:	f107 0310 	add.w	r3, r7, #16
 80019b2:	4619      	mov	r1, r3
 80019b4:	4807      	ldr	r0, [pc, #28]	; (80019d4 <HAL_TIM_MspPostInit+0xd0>)
 80019b6:	f001 f9a7 	bl	8002d08 <HAL_GPIO_Init>
}
 80019ba:	bf00      	nop
 80019bc:	3720      	adds	r7, #32
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40012c00 	.word	0x40012c00
 80019c8:	40021000 	.word	0x40021000
 80019cc:	40010800 	.word	0x40010800
 80019d0:	40000400 	.word	0x40000400
 80019d4:	40010c00 	.word	0x40010c00
 80019d8:	40000800 	.word	0x40000800

080019dc <SetTIMCCR>:
{
	return TIMx->CNT;
}

void SetTIMCCR(TIM_TypeDef * TIMx, uint32_t Channel, uint32_t compare)
{
 80019dc:	b480      	push	{r7}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
	if(Channel == TIM_CHANNEL_1){
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d102      	bne.n	80019f4 <SetTIMCCR+0x18>
		TIMx->CCR1 = compare;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	635a      	str	r2, [r3, #52]	; 0x34
	}
	if(Channel == TIM_CHANNEL_2){
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	2b04      	cmp	r3, #4
 80019f8:	d102      	bne.n	8001a00 <SetTIMCCR+0x24>
		TIMx->CCR2 = compare;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	639a      	str	r2, [r3, #56]	; 0x38
	}
	if(Channel == TIM_CHANNEL_3){
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	2b08      	cmp	r3, #8
 8001a04:	d102      	bne.n	8001a0c <SetTIMCCR+0x30>
		TIMx->CCR3 = compare;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	63da      	str	r2, [r3, #60]	; 0x3c
	}
	if(Channel == TIM_CHANNEL_4){
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	2b0c      	cmp	r3, #12
 8001a10:	d102      	bne.n	8001a18 <SetTIMCCR+0x3c>
		TIMx->CCR4 = compare;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	641a      	str	r2, [r3, #64]	; 0x40
	}
}
 8001a18:	bf00      	nop
 8001a1a:	3714      	adds	r7, #20
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bc80      	pop	{r7}
 8001a20:	4770      	bx	lr
	...

08001a24 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8001a28:	4b10      	ldr	r3, [pc, #64]	; (8001a6c <MX_USART1_UART_Init+0x48>)
 8001a2a:	4a11      	ldr	r2, [pc, #68]	; (8001a70 <MX_USART1_UART_Init+0x4c>)
 8001a2c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a2e:	4b0f      	ldr	r3, [pc, #60]	; (8001a6c <MX_USART1_UART_Init+0x48>)
 8001a30:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a34:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a36:	4b0d      	ldr	r3, [pc, #52]	; (8001a6c <MX_USART1_UART_Init+0x48>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a3c:	4b0b      	ldr	r3, [pc, #44]	; (8001a6c <MX_USART1_UART_Init+0x48>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a42:	4b0a      	ldr	r3, [pc, #40]	; (8001a6c <MX_USART1_UART_Init+0x48>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a48:	4b08      	ldr	r3, [pc, #32]	; (8001a6c <MX_USART1_UART_Init+0x48>)
 8001a4a:	220c      	movs	r2, #12
 8001a4c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a4e:	4b07      	ldr	r3, [pc, #28]	; (8001a6c <MX_USART1_UART_Init+0x48>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a54:	4b05      	ldr	r3, [pc, #20]	; (8001a6c <MX_USART1_UART_Init+0x48>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	61da      	str	r2, [r3, #28]
	
  if (HAL_UART_Init(&huart1) != HAL_OK){
 8001a5a:	4804      	ldr	r0, [pc, #16]	; (8001a6c <MX_USART1_UART_Init+0x48>)
 8001a5c:	f002 fba8 	bl	80041b0 <HAL_UART_Init>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d000      	beq.n	8001a68 <MX_USART1_UART_Init+0x44>
    Error_Handler();
 8001a66:	e7fe      	b.n	8001a66 <MX_USART1_UART_Init+0x42>
  }
}
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	2000202c 	.word	0x2000202c
 8001a70:	40013800 	.word	0x40013800

08001a74 <USART_Hardware_Init>:
 * 			
 * Window > Preferences > C/C++ > Editor > Templates.
 */

void USART_Hardware_Init(UART_HandleTypeDef* uartHandle)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b088      	sub	sp, #32
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
    if(uartHandle->Instance==USART1)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a56      	ldr	r2, [pc, #344]	; (8001bdc <USART_Hardware_Init+0x168>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d134      	bne.n	8001af0 <USART_Hardware_Init+0x7c>
    {
		/*
		UART1 TX PA9
		UART1 RX PA10
		*/
		__HAL_RCC_USART1_CLK_ENABLE();
 8001a86:	4b56      	ldr	r3, [pc, #344]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001a88:	699b      	ldr	r3, [r3, #24]
 8001a8a:	4a55      	ldr	r2, [pc, #340]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001a8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a90:	6193      	str	r3, [r2, #24]
 8001a92:	4b53      	ldr	r3, [pc, #332]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001a94:	699b      	ldr	r3, [r3, #24]
 8001a96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a9a:	61fb      	str	r3, [r7, #28]
 8001a9c:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8001a9e:	4b50      	ldr	r3, [pc, #320]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001aa0:	699b      	ldr	r3, [r3, #24]
 8001aa2:	4a4f      	ldr	r2, [pc, #316]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001aa4:	f043 0304 	orr.w	r3, r3, #4
 8001aa8:	6193      	str	r3, [r2, #24]
 8001aaa:	4b4d      	ldr	r3, [pc, #308]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001aac:	699b      	ldr	r3, [r3, #24]
 8001aae:	f003 0304 	and.w	r3, r3, #4
 8001ab2:	61bb      	str	r3, [r7, #24]
 8001ab4:	69bb      	ldr	r3, [r7, #24]
		//    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		//    GPIO_InitStruct.Pull = GPIO_NOPULL;
		//    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
		//    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

		GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ab6:	4b4b      	ldr	r3, [pc, #300]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001ab8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001abc:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001abe:	4b49      	ldr	r3, [pc, #292]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	4b47      	ldr	r3, [pc, #284]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aca:	4946      	ldr	r1, [pc, #280]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001acc:	4846      	ldr	r0, [pc, #280]	; (8001be8 <USART_Hardware_Init+0x174>)
 8001ace:	f001 f91b 	bl	8002d08 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ad2:	4b44      	ldr	r3, [pc, #272]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001ad4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ad8:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ada:	4b42      	ldr	r3, [pc, #264]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001adc:	2202      	movs	r2, #2
 8001ade:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ae0:	4b40      	ldr	r3, [pc, #256]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001ae2:	2203      	movs	r2, #3
 8001ae4:	60da      	str	r2, [r3, #12]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae6:	493f      	ldr	r1, [pc, #252]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001ae8:	483f      	ldr	r0, [pc, #252]	; (8001be8 <USART_Hardware_Init+0x174>)
 8001aea:	f001 f90d 	bl	8002d08 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
    }
}
 8001aee:	e070      	b.n	8001bd2 <USART_Hardware_Init+0x15e>
    else if(uartHandle->Instance==USART2)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a3d      	ldr	r2, [pc, #244]	; (8001bec <USART_Hardware_Init+0x178>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d132      	bne.n	8001b60 <USART_Hardware_Init+0xec>
      __HAL_RCC_USART2_CLK_ENABLE();
 8001afa:	4b39      	ldr	r3, [pc, #228]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	4a38      	ldr	r2, [pc, #224]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001b00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b04:	61d3      	str	r3, [r2, #28]
 8001b06:	4b36      	ldr	r3, [pc, #216]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001b08:	69db      	ldr	r3, [r3, #28]
 8001b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b0e:	617b      	str	r3, [r7, #20]
 8001b10:	697b      	ldr	r3, [r7, #20]
      __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b12:	4b33      	ldr	r3, [pc, #204]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001b14:	699b      	ldr	r3, [r3, #24]
 8001b16:	4a32      	ldr	r2, [pc, #200]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001b18:	f043 0304 	orr.w	r3, r3, #4
 8001b1c:	6193      	str	r3, [r2, #24]
 8001b1e:	4b30      	ldr	r3, [pc, #192]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001b20:	699b      	ldr	r3, [r3, #24]
 8001b22:	f003 0304 	and.w	r3, r3, #4
 8001b26:	613b      	str	r3, [r7, #16]
 8001b28:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b2a:	4b2e      	ldr	r3, [pc, #184]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001b2c:	2204      	movs	r2, #4
 8001b2e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b30:	4b2c      	ldr	r3, [pc, #176]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001b32:	2202      	movs	r2, #2
 8001b34:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b36:	4b2b      	ldr	r3, [pc, #172]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001b38:	2203      	movs	r2, #3
 8001b3a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b3c:	4929      	ldr	r1, [pc, #164]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001b3e:	482a      	ldr	r0, [pc, #168]	; (8001be8 <USART_Hardware_Init+0x174>)
 8001b40:	f001 f8e2 	bl	8002d08 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b44:	4b27      	ldr	r3, [pc, #156]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001b46:	2208      	movs	r2, #8
 8001b48:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b4a:	4b26      	ldr	r3, [pc, #152]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	4b24      	ldr	r3, [pc, #144]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b56:	4923      	ldr	r1, [pc, #140]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001b58:	4823      	ldr	r0, [pc, #140]	; (8001be8 <USART_Hardware_Init+0x174>)
 8001b5a:	f001 f8d5 	bl	8002d08 <HAL_GPIO_Init>
}
 8001b5e:	e038      	b.n	8001bd2 <USART_Hardware_Init+0x15e>
    else if(uartHandle->Instance==USART3)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a22      	ldr	r2, [pc, #136]	; (8001bf0 <USART_Hardware_Init+0x17c>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d133      	bne.n	8001bd2 <USART_Hardware_Init+0x15e>
      __HAL_RCC_USART3_CLK_ENABLE();
 8001b6a:	4b1d      	ldr	r3, [pc, #116]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	4a1c      	ldr	r2, [pc, #112]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001b70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b74:	61d3      	str	r3, [r2, #28]
 8001b76:	4b1a      	ldr	r3, [pc, #104]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]
      __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b82:	4b17      	ldr	r3, [pc, #92]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001b84:	699b      	ldr	r3, [r3, #24]
 8001b86:	4a16      	ldr	r2, [pc, #88]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001b88:	f043 0308 	orr.w	r3, r3, #8
 8001b8c:	6193      	str	r3, [r2, #24]
 8001b8e:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <USART_Hardware_Init+0x16c>)
 8001b90:	699b      	ldr	r3, [r3, #24]
 8001b92:	f003 0308 	and.w	r3, r3, #8
 8001b96:	60bb      	str	r3, [r7, #8]
 8001b98:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b9a:	4b12      	ldr	r3, [pc, #72]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001b9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ba0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba2:	4b10      	ldr	r3, [pc, #64]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001ba4:	2202      	movs	r2, #2
 8001ba6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ba8:	4b0e      	ldr	r3, [pc, #56]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001baa:	2203      	movs	r2, #3
 8001bac:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bae:	490d      	ldr	r1, [pc, #52]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001bb0:	4810      	ldr	r0, [pc, #64]	; (8001bf4 <USART_Hardware_Init+0x180>)
 8001bb2:	f001 f8a9 	bl	8002d08 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001bb6:	4b0b      	ldr	r3, [pc, #44]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001bb8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bbc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bbe:	4b09      	ldr	r3, [pc, #36]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc4:	4b07      	ldr	r3, [pc, #28]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bca:	4906      	ldr	r1, [pc, #24]	; (8001be4 <USART_Hardware_Init+0x170>)
 8001bcc:	4809      	ldr	r0, [pc, #36]	; (8001bf4 <USART_Hardware_Init+0x180>)
 8001bce:	f001 f89b 	bl	8002d08 <HAL_GPIO_Init>
}
 8001bd2:	bf00      	nop
 8001bd4:	3720      	adds	r7, #32
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40013800 	.word	0x40013800
 8001be0:	40021000 	.word	0x40021000
 8001be4:	2000206c 	.word	0x2000206c
 8001be8:	40010800 	.word	0x40010800
 8001bec:	40004400 	.word	0x40004400
 8001bf0:	40004800 	.word	0x40004800
 8001bf4:	40010c00 	.word	0x40010c00

08001bf8 <USART_NVIC_Init>:
 *
 * @brief : 
 * Window > Preferences > C/C++ > Editor > Templates.
 */
void USART_NVIC_Init(UART_HandleTypeDef* uartHandle)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
    if(uartHandle->Instance==USART1)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a15      	ldr	r2, [pc, #84]	; (8001c5c <USART_NVIC_Init+0x64>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d108      	bne.n	8001c1c <USART_NVIC_Init+0x24>
    {
		HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	2025      	movs	r0, #37	; 0x25
 8001c10:	f000 ffb1 	bl	8002b76 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c14:	2025      	movs	r0, #37	; 0x25
 8001c16:	f000 ffca 	bl	8002bae <HAL_NVIC_EnableIRQ>
    {
		/* Peripheral interrupt init */
		HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
		HAL_NVIC_EnableIRQ(USART3_IRQn);
    }
}
 8001c1a:	e01a      	b.n	8001c52 <USART_NVIC_Init+0x5a>
    else if(uartHandle->Instance==USART2)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a0f      	ldr	r2, [pc, #60]	; (8001c60 <USART_NVIC_Init+0x68>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d108      	bne.n	8001c38 <USART_NVIC_Init+0x40>
		HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8001c26:	2200      	movs	r2, #0
 8001c28:	2101      	movs	r1, #1
 8001c2a:	2026      	movs	r0, #38	; 0x26
 8001c2c:	f000 ffa3 	bl	8002b76 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c30:	2026      	movs	r0, #38	; 0x26
 8001c32:	f000 ffbc 	bl	8002bae <HAL_NVIC_EnableIRQ>
}
 8001c36:	e00c      	b.n	8001c52 <USART_NVIC_Init+0x5a>
    else if(uartHandle->Instance==USART3)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a09      	ldr	r2, [pc, #36]	; (8001c64 <USART_NVIC_Init+0x6c>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d107      	bne.n	8001c52 <USART_NVIC_Init+0x5a>
		HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8001c42:	2200      	movs	r2, #0
 8001c44:	2101      	movs	r1, #1
 8001c46:	2027      	movs	r0, #39	; 0x27
 8001c48:	f000 ff95 	bl	8002b76 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001c4c:	2027      	movs	r0, #39	; 0x27
 8001c4e:	f000 ffae 	bl	8002bae <HAL_NVIC_EnableIRQ>
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40013800 	.word	0x40013800
 8001c60:	40004400 	.word	0x40004400
 8001c64:	40004800 	.word	0x40004800

08001c68 <MX_USART2_UART_Init>:


void MX_USART2_UART_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001c6c:	4b11      	ldr	r3, [pc, #68]	; (8001cb4 <MX_USART2_UART_Init+0x4c>)
 8001c6e:	4a12      	ldr	r2, [pc, #72]	; (8001cb8 <MX_USART2_UART_Init+0x50>)
 8001c70:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c72:	4b10      	ldr	r3, [pc, #64]	; (8001cb4 <MX_USART2_UART_Init+0x4c>)
 8001c74:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c78:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c7a:	4b0e      	ldr	r3, [pc, #56]	; (8001cb4 <MX_USART2_UART_Init+0x4c>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c80:	4b0c      	ldr	r3, [pc, #48]	; (8001cb4 <MX_USART2_UART_Init+0x4c>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c86:	4b0b      	ldr	r3, [pc, #44]	; (8001cb4 <MX_USART2_UART_Init+0x4c>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c8c:	4b09      	ldr	r3, [pc, #36]	; (8001cb4 <MX_USART2_UART_Init+0x4c>)
 8001c8e:	220c      	movs	r2, #12
 8001c90:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c92:	4b08      	ldr	r3, [pc, #32]	; (8001cb4 <MX_USART2_UART_Init+0x4c>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c98:	4b06      	ldr	r3, [pc, #24]	; (8001cb4 <MX_USART2_UART_Init+0x4c>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	61da      	str	r2, [r3, #28]
  if (HAL_MultiProcessor_Init(&huart2, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	4804      	ldr	r0, [pc, #16]	; (8001cb4 <MX_USART2_UART_Init+0x4c>)
 8001ca4:	f002 fad1 	bl	800424a <HAL_MultiProcessor_Init>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d000      	beq.n	8001cb0 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 8001cae:	e7fe      	b.n	8001cae <MX_USART2_UART_Init+0x46>
  }

}
 8001cb0:	bf00      	nop
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	2000207c 	.word	0x2000207c
 8001cb8:	40004400 	.word	0x40004400

08001cbc <MX_USART3_UART_Init>:


void MX_USART3_UART_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8001cc0:	4b11      	ldr	r3, [pc, #68]	; (8001d08 <MX_USART3_UART_Init+0x4c>)
 8001cc2:	4a12      	ldr	r2, [pc, #72]	; (8001d0c <MX_USART3_UART_Init+0x50>)
 8001cc4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001cc6:	4b10      	ldr	r3, [pc, #64]	; (8001d08 <MX_USART3_UART_Init+0x4c>)
 8001cc8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ccc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001cce:	4b0e      	ldr	r3, [pc, #56]	; (8001d08 <MX_USART3_UART_Init+0x4c>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001cd4:	4b0c      	ldr	r3, [pc, #48]	; (8001d08 <MX_USART3_UART_Init+0x4c>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001cda:	4b0b      	ldr	r3, [pc, #44]	; (8001d08 <MX_USART3_UART_Init+0x4c>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ce0:	4b09      	ldr	r3, [pc, #36]	; (8001d08 <MX_USART3_UART_Init+0x4c>)
 8001ce2:	220c      	movs	r2, #12
 8001ce4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ce6:	4b08      	ldr	r3, [pc, #32]	; (8001d08 <MX_USART3_UART_Init+0x4c>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cec:	4b06      	ldr	r3, [pc, #24]	; (8001d08 <MX_USART3_UART_Init+0x4c>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	61da      	str	r2, [r3, #28]
  if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	4804      	ldr	r0, [pc, #16]	; (8001d08 <MX_USART3_UART_Init+0x4c>)
 8001cf8:	f002 faa7 	bl	800424a <HAL_MultiProcessor_Init>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d000      	beq.n	8001d04 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
 8001d02:	e7fe      	b.n	8001d02 <MX_USART3_UART_Init+0x46>
  }

}
 8001d04:	bf00      	nop
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	20001fa8 	.word	0x20001fa8
 8001d0c:	40004800 	.word	0x40004800

08001d10 <HAL_UART_MspInit>:
 * @brief :  HAL_UART_Init
 * Window > Preferences > C/C++ > Editor > Templates.
 */

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
	USART_Hardware_Init(uartHandle);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f7ff feab 	bl	8001a74 <USART_Hardware_Init>
	USART_NVIC_Init(uartHandle);
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f7ff ff6a 	bl	8001bf8 <USART_NVIC_Init>
}
 8001d24:	bf00      	nop
 8001d26:	3708      	adds	r7, #8
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <ECON_action>:
#define controller_HTIM htim4



void ECON_action(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&controller_HTIM);
 8001d30:	4806      	ldr	r0, [pc, #24]	; (8001d4c <ECON_action+0x20>)
 8001d32:	f001 fda2 	bl	800387a <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&controller_HTIM, TIM_CHANNEL_1);
 8001d36:	2100      	movs	r1, #0
 8001d38:	4804      	ldr	r0, [pc, #16]	; (8001d4c <ECON_action+0x20>)
 8001d3a:	f001 fdf5 	bl	8003928 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&controller_HTIM, TIM_CHANNEL_2);
 8001d3e:	2104      	movs	r1, #4
 8001d40:	4802      	ldr	r0, [pc, #8]	; (8001d4c <ECON_action+0x20>)
 8001d42:	f001 fdf1 	bl	8003928 <HAL_TIM_PWM_Start>
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20001de8 	.word	0x20001de8

08001d50 <ECON_I_init>:

void ECON_I_init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
	MX_GPIO_output_Init();
 8001d54:	f7ff fc22 	bl	800159c <MX_GPIO_output_Init>

	MX_TIM_PWMOUT(controller_TIM, 50000, 100);
 8001d58:	2264      	movs	r2, #100	; 0x64
 8001d5a:	f24c 3150 	movw	r1, #50000	; 0xc350
 8001d5e:	4802      	ldr	r0, [pc, #8]	; (8001d68 <ECON_I_init+0x18>)
 8001d60:	f7ff fc56 	bl	8001610 <MX_TIM_PWMOUT>
}
 8001d64:	bf00      	nop
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	40000800 	.word	0x40000800

08001d6c <setPWM_1>:
 * @brief : 
 * Window > Preferences > C/C++ > Editor > Templates.
 */

void setPWM_1(float dutyfactor)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
	uint32_t pwm = dutyfactor*100;
 8001d74:	4909      	ldr	r1, [pc, #36]	; (8001d9c <setPWM_1+0x30>)
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f7fe ffe4 	bl	8000d44 <__aeabi_fmul>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff f9a6 	bl	80010d0 <__aeabi_f2uiz>
 8001d84:	4603      	mov	r3, r0
 8001d86:	60fb      	str	r3, [r7, #12]
	SetTIMCCR(controller_TIM, TIM_CHANNEL_1, pwm);
 8001d88:	68fa      	ldr	r2, [r7, #12]
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	4804      	ldr	r0, [pc, #16]	; (8001da0 <setPWM_1+0x34>)
 8001d8e:	f7ff fe25 	bl	80019dc <SetTIMCCR>
}
 8001d92:	bf00      	nop
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	42c80000 	.word	0x42c80000
 8001da0:	40000800 	.word	0x40000800

08001da4 <setPWM_2>:

void setPWM_2(float dutyfactor)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
	uint32_t pwm = dutyfactor*100;
 8001dac:	4909      	ldr	r1, [pc, #36]	; (8001dd4 <setPWM_2+0x30>)
 8001dae:	6878      	ldr	r0, [r7, #4]
 8001db0:	f7fe ffc8 	bl	8000d44 <__aeabi_fmul>
 8001db4:	4603      	mov	r3, r0
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff f98a 	bl	80010d0 <__aeabi_f2uiz>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	60fb      	str	r3, [r7, #12]
	SetTIMCCR(controller_TIM, TIM_CHANNEL_2, pwm);
 8001dc0:	68fa      	ldr	r2, [r7, #12]
 8001dc2:	2104      	movs	r1, #4
 8001dc4:	4804      	ldr	r0, [pc, #16]	; (8001dd8 <setPWM_2+0x34>)
 8001dc6:	f7ff fe09 	bl	80019dc <SetTIMCCR>
}
 8001dca:	bf00      	nop
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	42c80000 	.word	0x42c80000
 8001dd8:	40000800 	.word	0x40000800
 8001ddc:	00000000 	.word	0x00000000

08001de0 <set_I_direction>:


void set_I_direction(uint8_t node, float I)
{
 8001de0:	b590      	push	{r4, r7, lr}
 8001de2:	b087      	sub	sp, #28
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	6039      	str	r1, [r7, #0]
 8001dea:	71fb      	strb	r3, [r7, #7]
	float max_I = 3;
 8001dec:	4b6c      	ldr	r3, [pc, #432]	; (8001fa0 <set_I_direction+0x1c0>)
 8001dee:	613b      	str	r3, [r7, #16]
	float dutyfactor;
	uint8_t isclk;
	if(I > 0){
 8001df0:	f04f 0100 	mov.w	r1, #0
 8001df4:	6838      	ldr	r0, [r7, #0]
 8001df6:	f7ff f961 	bl	80010bc <__aeabi_fcmpgt>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d002      	beq.n	8001e06 <set_I_direction+0x26>
		isclk = 1;
 8001e00:	2301      	movs	r3, #1
 8001e02:	75fb      	strb	r3, [r7, #23]
 8001e04:	e005      	b.n	8001e12 <set_I_direction+0x32>
	}
	else{
		I = -I;
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001e0c:	603b      	str	r3, [r7, #0]
		isclk = 0;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	75fb      	strb	r3, [r7, #23]
	}
	if(I>max_I){
 8001e12:	6939      	ldr	r1, [r7, #16]
 8001e14:	6838      	ldr	r0, [r7, #0]
 8001e16:	f7ff f951 	bl	80010bc <__aeabi_fcmpgt>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <set_I_direction+0x44>
		I = max_I;
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	603b      	str	r3, [r7, #0]
	}
	
	if(node == 1){
 8001e24:	79fb      	ldrb	r3, [r7, #7]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d155      	bne.n	8001ed6 <set_I_direction+0xf6>
		dutyfactor = I/max_I*(0.9-0.1)+0.1;
 8001e2a:	6939      	ldr	r1, [r7, #16]
 8001e2c:	6838      	ldr	r0, [r7, #0]
 8001e2e:	f7ff f83d 	bl	8000eac <__aeabi_fdiv>
 8001e32:	4603      	mov	r3, r0
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7fe faf7 	bl	8000428 <__aeabi_f2d>
 8001e3a:	a355      	add	r3, pc, #340	; (adr r3, 8001f90 <set_I_direction+0x1b0>)
 8001e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e40:	f7fe fb4a 	bl	80004d8 <__aeabi_dmul>
 8001e44:	4603      	mov	r3, r0
 8001e46:	460c      	mov	r4, r1
 8001e48:	4618      	mov	r0, r3
 8001e4a:	4621      	mov	r1, r4
 8001e4c:	a352      	add	r3, pc, #328	; (adr r3, 8001f98 <set_I_direction+0x1b8>)
 8001e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e52:	f7fe f98b 	bl	800016c <__adddf3>
 8001e56:	4603      	mov	r3, r0
 8001e58:	460c      	mov	r4, r1
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	4621      	mov	r1, r4
 8001e5e:	f7fe fe13 	bl	8000a88 <__aeabi_d2f>
 8001e62:	4603      	mov	r3, r0
 8001e64:	60fb      	str	r3, [r7, #12]
		if(isclk){
 8001e66:	7dfb      	ldrb	r3, [r7, #23]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d018      	beq.n	8001e9e <set_I_direction+0xbe>
			RESET1; 
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e72:	484c      	ldr	r0, [pc, #304]	; (8001fa4 <set_I_direction+0x1c4>)
 8001e74:	f001 f8a2 	bl	8002fbc <HAL_GPIO_WritePin>
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e7e:	4849      	ldr	r0, [pc, #292]	; (8001fa4 <set_I_direction+0x1c4>)
 8001e80:	f001 f89c 	bl	8002fbc <HAL_GPIO_WritePin>
			CLK1
 8001e84:	2200      	movs	r2, #0
 8001e86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e8a:	4846      	ldr	r0, [pc, #280]	; (8001fa4 <set_I_direction+0x1c4>)
 8001e8c:	f001 f896 	bl	8002fbc <HAL_GPIO_WritePin>
 8001e90:	2201      	movs	r2, #1
 8001e92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e96:	4843      	ldr	r0, [pc, #268]	; (8001fa4 <set_I_direction+0x1c4>)
 8001e98:	f001 f890 	bl	8002fbc <HAL_GPIO_WritePin>
 8001e9c:	e017      	b.n	8001ece <set_I_direction+0xee>
		} 
		else {
			RESET1; 
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ea4:	483f      	ldr	r0, [pc, #252]	; (8001fa4 <set_I_direction+0x1c4>)
 8001ea6:	f001 f889 	bl	8002fbc <HAL_GPIO_WritePin>
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001eb0:	483c      	ldr	r0, [pc, #240]	; (8001fa4 <set_I_direction+0x1c4>)
 8001eb2:	f001 f883 	bl	8002fbc <HAL_GPIO_WritePin>
			UNCLK1
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ebc:	4839      	ldr	r0, [pc, #228]	; (8001fa4 <set_I_direction+0x1c4>)
 8001ebe:	f001 f87d 	bl	8002fbc <HAL_GPIO_WritePin>
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ec8:	4836      	ldr	r0, [pc, #216]	; (8001fa4 <set_I_direction+0x1c4>)
 8001eca:	f001 f877 	bl	8002fbc <HAL_GPIO_WritePin>
		}
		setPWM_1(dutyfactor);
 8001ece:	68f8      	ldr	r0, [r7, #12]
 8001ed0:	f7ff ff4c 	bl	8001d6c <setPWM_1>
			UNCLK2
		}
		setPWM_2(dutyfactor);
	}
	//printf("f2 - %.2f, %.2f \r\n\r\n",dutyfactor,I);
}
 8001ed4:	e057      	b.n	8001f86 <set_I_direction+0x1a6>
	else if(node == 2){
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d154      	bne.n	8001f86 <set_I_direction+0x1a6>
		dutyfactor = I/max_I*(0.9-0.1)+0.1;
 8001edc:	6939      	ldr	r1, [r7, #16]
 8001ede:	6838      	ldr	r0, [r7, #0]
 8001ee0:	f7fe ffe4 	bl	8000eac <__aeabi_fdiv>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe fa9e 	bl	8000428 <__aeabi_f2d>
 8001eec:	a328      	add	r3, pc, #160	; (adr r3, 8001f90 <set_I_direction+0x1b0>)
 8001eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef2:	f7fe faf1 	bl	80004d8 <__aeabi_dmul>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	460c      	mov	r4, r1
 8001efa:	4618      	mov	r0, r3
 8001efc:	4621      	mov	r1, r4
 8001efe:	a326      	add	r3, pc, #152	; (adr r3, 8001f98 <set_I_direction+0x1b8>)
 8001f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f04:	f7fe f932 	bl	800016c <__adddf3>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	460c      	mov	r4, r1
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	4621      	mov	r1, r4
 8001f10:	f7fe fdba 	bl	8000a88 <__aeabi_d2f>
 8001f14:	4603      	mov	r3, r0
 8001f16:	60fb      	str	r3, [r7, #12]
		if(isclk){
 8001f18:	7dfb      	ldrb	r3, [r7, #23]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d018      	beq.n	8001f50 <set_I_direction+0x170>
			RESET2; 
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f24:	481f      	ldr	r0, [pc, #124]	; (8001fa4 <set_I_direction+0x1c4>)
 8001f26:	f001 f849 	bl	8002fbc <HAL_GPIO_WritePin>
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f30:	481c      	ldr	r0, [pc, #112]	; (8001fa4 <set_I_direction+0x1c4>)
 8001f32:	f001 f843 	bl	8002fbc <HAL_GPIO_WritePin>
			CLK2
 8001f36:	2200      	movs	r2, #0
 8001f38:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f3c:	4819      	ldr	r0, [pc, #100]	; (8001fa4 <set_I_direction+0x1c4>)
 8001f3e:	f001 f83d 	bl	8002fbc <HAL_GPIO_WritePin>
 8001f42:	2201      	movs	r2, #1
 8001f44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f48:	4816      	ldr	r0, [pc, #88]	; (8001fa4 <set_I_direction+0x1c4>)
 8001f4a:	f001 f837 	bl	8002fbc <HAL_GPIO_WritePin>
 8001f4e:	e017      	b.n	8001f80 <set_I_direction+0x1a0>
			RESET2; 
 8001f50:	2200      	movs	r2, #0
 8001f52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f56:	4813      	ldr	r0, [pc, #76]	; (8001fa4 <set_I_direction+0x1c4>)
 8001f58:	f001 f830 	bl	8002fbc <HAL_GPIO_WritePin>
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f62:	4810      	ldr	r0, [pc, #64]	; (8001fa4 <set_I_direction+0x1c4>)
 8001f64:	f001 f82a 	bl	8002fbc <HAL_GPIO_WritePin>
			UNCLK2
 8001f68:	2201      	movs	r2, #1
 8001f6a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f6e:	480d      	ldr	r0, [pc, #52]	; (8001fa4 <set_I_direction+0x1c4>)
 8001f70:	f001 f824 	bl	8002fbc <HAL_GPIO_WritePin>
 8001f74:	2200      	movs	r2, #0
 8001f76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f7a:	480a      	ldr	r0, [pc, #40]	; (8001fa4 <set_I_direction+0x1c4>)
 8001f7c:	f001 f81e 	bl	8002fbc <HAL_GPIO_WritePin>
		setPWM_2(dutyfactor);
 8001f80:	68f8      	ldr	r0, [r7, #12]
 8001f82:	f7ff ff0f 	bl	8001da4 <setPWM_2>
}
 8001f86:	bf00      	nop
 8001f88:	371c      	adds	r7, #28
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd90      	pop	{r4, r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	9999999a 	.word	0x9999999a
 8001f94:	3fe99999 	.word	0x3fe99999
 8001f98:	9999999a 	.word	0x9999999a
 8001f9c:	3fb99999 	.word	0x3fb99999
 8001fa0:	40400000 	.word	0x40400000
 8001fa4:	40011000 	.word	0x40011000

08001fa8 <th_algori>:

#define D_area 8.0
#define W_area 8.0
//
void th_algori(float ang, float w, float * k)
{
 8001fa8:	b590      	push	{r4, r7, lr}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
	/**/
	if(abs(ang) < D_area || abs(w) < W_area){
 8001fb4:	68f8      	ldr	r0, [r7, #12]
 8001fb6:	f7fe fa37 	bl	8000428 <__aeabi_f2d>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	460c      	mov	r4, r1
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	4621      	mov	r1, r4
 8001fc2:	f002 fd34 	bl	8004a2e <abs>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7fe fa1b 	bl	8000404 <__aeabi_i2d>
 8001fce:	f04f 0200 	mov.w	r2, #0
 8001fd2:	4b14      	ldr	r3, [pc, #80]	; (8002024 <th_algori+0x7c>)
 8001fd4:	f7fe fcf2 	bl	80009bc <__aeabi_dcmplt>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d114      	bne.n	8002008 <th_algori+0x60>
 8001fde:	68b8      	ldr	r0, [r7, #8]
 8001fe0:	f7fe fa22 	bl	8000428 <__aeabi_f2d>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	460c      	mov	r4, r1
 8001fe8:	4618      	mov	r0, r3
 8001fea:	4621      	mov	r1, r4
 8001fec:	f002 fd1f 	bl	8004a2e <abs>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f7fe fa06 	bl	8000404 <__aeabi_i2d>
 8001ff8:	f04f 0200 	mov.w	r2, #0
 8001ffc:	4b09      	ldr	r3, [pc, #36]	; (8002024 <th_algori+0x7c>)
 8001ffe:	f7fe fcdd 	bl	80009bc <__aeabi_dcmplt>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d004      	beq.n	8002012 <th_algori+0x6a>
		*k = 0;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f04f 0200 	mov.w	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	e003      	b.n	800201a <th_algori+0x72>
	}
	else{
		*k = 1;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002018:	601a      	str	r2, [r3, #0]
	}
}
 800201a:	bf00      	nop
 800201c:	3714      	adds	r7, #20
 800201e:	46bd      	mov	sp, r7
 8002020:	bd90      	pop	{r4, r7, pc}
 8002022:	bf00      	nop
 8002024:	40200000 	.word	0x40200000

08002028 <PO>:


float PO(float d, float w,uint8_t node)
{
 8002028:	b5f0      	push	{r4, r5, r6, r7, lr}
 800202a:	b089      	sub	sp, #36	; 0x24
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	4613      	mov	r3, r2
 8002034:	71fb      	strb	r3, [r7, #7]
	float sin_fai = w/sqrt(d*d+w*w);
 8002036:	68b8      	ldr	r0, [r7, #8]
 8002038:	f7fe f9f6 	bl	8000428 <__aeabi_f2d>
 800203c:	4604      	mov	r4, r0
 800203e:	460d      	mov	r5, r1
 8002040:	68f9      	ldr	r1, [r7, #12]
 8002042:	68f8      	ldr	r0, [r7, #12]
 8002044:	f7fe fe7e 	bl	8000d44 <__aeabi_fmul>
 8002048:	4603      	mov	r3, r0
 800204a:	461e      	mov	r6, r3
 800204c:	68b9      	ldr	r1, [r7, #8]
 800204e:	68b8      	ldr	r0, [r7, #8]
 8002050:	f7fe fe78 	bl	8000d44 <__aeabi_fmul>
 8002054:	4603      	mov	r3, r0
 8002056:	4619      	mov	r1, r3
 8002058:	4630      	mov	r0, r6
 800205a:	f7fe fd6b 	bl	8000b34 <__addsf3>
 800205e:	4603      	mov	r3, r0
 8002060:	4618      	mov	r0, r3
 8002062:	f7fe f9e1 	bl	8000428 <__aeabi_f2d>
 8002066:	4602      	mov	r2, r0
 8002068:	460b      	mov	r3, r1
 800206a:	4610      	mov	r0, r2
 800206c:	4619      	mov	r1, r3
 800206e:	f006 fc89 	bl	8008984 <sqrt>
 8002072:	4602      	mov	r2, r0
 8002074:	460b      	mov	r3, r1
 8002076:	4620      	mov	r0, r4
 8002078:	4629      	mov	r1, r5
 800207a:	f7fe fb57 	bl	800072c <__aeabi_ddiv>
 800207e:	4603      	mov	r3, r0
 8002080:	460c      	mov	r4, r1
 8002082:	4618      	mov	r0, r3
 8002084:	4621      	mov	r1, r4
 8002086:	f7fe fcff 	bl	8000a88 <__aeabi_d2f>
 800208a:	4603      	mov	r3, r0
 800208c:	61fb      	str	r3, [r7, #28]
	float k;

	/**/
	th_algori(d,w,&k);
 800208e:	f107 0314 	add.w	r3, r7, #20
 8002092:	461a      	mov	r2, r3
 8002094:	68b9      	ldr	r1, [r7, #8]
 8002096:	68f8      	ldr	r0, [r7, #12]
 8002098:	f7ff ff86 	bl	8001fa8 <th_algori>

	float assistive_torque = sin_fai*k;
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	4619      	mov	r1, r3
 80020a0:	69f8      	ldr	r0, [r7, #28]
 80020a2:	f7fe fe4f 	bl	8000d44 <__aeabi_fmul>
 80020a6:	4603      	mov	r3, r0
 80020a8:	61bb      	str	r3, [r7, #24]
	return assistive_torque;
 80020aa:	69bb      	ldr	r3, [r7, #24]
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3724      	adds	r7, #36	; 0x24
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080020b4 <addDebugBuffer>:
 * @brief : buffbuffer0
 * Window > Preferences > C/C++ > Editor > Templates.
 */

uint8_t addDebugBuffer(char c)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4603      	mov	r3, r0
 80020bc:	71fb      	strb	r3, [r7, #7]
	if((debugBuffer.in+1)%BufferSize == debugBuffer.out)
 80020be:	4b20      	ldr	r3, [pc, #128]	; (8002140 <addDebugBuffer+0x8c>)
 80020c0:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80020c4:	3308      	adds	r3, #8
 80020c6:	881b      	ldrh	r3, [r3, #0]
 80020c8:	1c5a      	adds	r2, r3, #1
 80020ca:	4b1e      	ldr	r3, [pc, #120]	; (8002144 <addDebugBuffer+0x90>)
 80020cc:	fb83 1302 	smull	r1, r3, r3, r2
 80020d0:	12d9      	asrs	r1, r3, #11
 80020d2:	17d3      	asrs	r3, r2, #31
 80020d4:	1acb      	subs	r3, r1, r3
 80020d6:	f241 3188 	movw	r1, #5000	; 0x1388
 80020da:	fb01 f303 	mul.w	r3, r1, r3
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	4a17      	ldr	r2, [pc, #92]	; (8002140 <addDebugBuffer+0x8c>)
 80020e2:	f502 529c 	add.w	r2, r2, #4992	; 0x1380
 80020e6:	320a      	adds	r2, #10
 80020e8:	8812      	ldrh	r2, [r2, #0]
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d101      	bne.n	80020f2 <addDebugBuffer+0x3e>
		return 0;
 80020ee:	2300      	movs	r3, #0
 80020f0:	e020      	b.n	8002134 <addDebugBuffer+0x80>
	debugBuffer.data[debugBuffer.in] = c;
 80020f2:	4b13      	ldr	r3, [pc, #76]	; (8002140 <addDebugBuffer+0x8c>)
 80020f4:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80020f8:	3308      	adds	r3, #8
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	4619      	mov	r1, r3
 80020fe:	4a10      	ldr	r2, [pc, #64]	; (8002140 <addDebugBuffer+0x8c>)
 8002100:	79fb      	ldrb	r3, [r7, #7]
 8002102:	5453      	strb	r3, [r2, r1]
	debugBuffer.in = (debugBuffer.in + 1)%BufferSize;
 8002104:	4b0e      	ldr	r3, [pc, #56]	; (8002140 <addDebugBuffer+0x8c>)
 8002106:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800210a:	3308      	adds	r3, #8
 800210c:	881b      	ldrh	r3, [r3, #0]
 800210e:	3301      	adds	r3, #1
 8002110:	4a0c      	ldr	r2, [pc, #48]	; (8002144 <addDebugBuffer+0x90>)
 8002112:	fb82 1203 	smull	r1, r2, r2, r3
 8002116:	12d1      	asrs	r1, r2, #11
 8002118:	17da      	asrs	r2, r3, #31
 800211a:	1a8a      	subs	r2, r1, r2
 800211c:	f241 3188 	movw	r1, #5000	; 0x1388
 8002120:	fb01 f202 	mul.w	r2, r1, r2
 8002124:	1a9a      	subs	r2, r3, r2
 8002126:	b292      	uxth	r2, r2
 8002128:	4b05      	ldr	r3, [pc, #20]	; (8002140 <addDebugBuffer+0x8c>)
 800212a:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800212e:	3308      	adds	r3, #8
 8002130:	801a      	strh	r2, [r3, #0]
	return 1;
 8002132:	2301      	movs	r3, #1
}
 8002134:	4618      	mov	r0, r3
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	20000000 	.word	0x20000000
 8002144:	68db8bad 	.word	0x68db8bad

08002148 <_write>:
 * Window > Preferences > C/C++ > Editor > Templates.
 */
#ifdef __GNUC__
#ifndef ITM_dbg
int _write(int file, char *ptr, int len)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b086      	sub	sp, #24
 800214c:	af00      	add	r7, sp, #0
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	60b9      	str	r1, [r7, #8]
 8002152:	607a      	str	r2, [r7, #4]
	int DataIndex;

	for (DataIndex = 0; DataIndex < len; DataIndex++)
 8002154:	2300      	movs	r3, #0
 8002156:	617b      	str	r3, [r7, #20]
 8002158:	e009      	b.n	800216e <_write+0x26>
	{
		addDebugBuffer( *ptr++ );
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	1c5a      	adds	r2, r3, #1
 800215e:	60ba      	str	r2, [r7, #8]
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	4618      	mov	r0, r3
 8002164:	f7ff ffa6 	bl	80020b4 <addDebugBuffer>
	for (DataIndex = 0; DataIndex < len; DataIndex++)
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	3301      	adds	r3, #1
 800216c:	617b      	str	r3, [r7, #20]
 800216e:	697a      	ldr	r2, [r7, #20]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	429a      	cmp	r2, r3
 8002174:	dbf1      	blt.n	800215a <_write+0x12>
	}
	__HAL_UART_ENABLE_IT(&PORT, UART_IT_TXE);
 8002176:	4b06      	ldr	r3, [pc, #24]	; (8002190 <_write+0x48>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	68da      	ldr	r2, [r3, #12]
 800217c:	4b04      	ldr	r3, [pc, #16]	; (8002190 <_write+0x48>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002184:	60da      	str	r2, [r3, #12]
	return len;
 8002186:	687b      	ldr	r3, [r7, #4]
}
 8002188:	4618      	mov	r0, r3
 800218a:	3718      	adds	r7, #24
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	2000202c 	.word	0x2000202c

08002194 <HC05_Init>:
 *      Author: test
 */
#include "func_BLE_HC05.h"

void HC05_Init(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
	MX_USART1_UART_Init();
 8002198:	f7ff fc44 	bl	8001a24 <MX_USART1_UART_Init>
}
 800219c:	bf00      	nop
 800219e:	bd80      	pop	{r7, pc}

080021a0 <HAL_TIM_PeriodElapsedCallback>:
	HAL_UART_Transmit_IT(&HC05_huart, data, size);
}

uint32_t inc=0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM4){
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a06      	ldr	r2, [pc, #24]	; (80021c8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d104      	bne.n	80021bc <HAL_TIM_PeriodElapsedCallback+0x1c>
		inc++;
 80021b2:	4b06      	ldr	r3, [pc, #24]	; (80021cc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	3301      	adds	r3, #1
 80021b8:	4a04      	ldr	r2, [pc, #16]	; (80021cc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80021ba:	6013      	str	r3, [r2, #0]
	}
}
 80021bc:	bf00      	nop
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bc80      	pop	{r7}
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	40000800 	.word	0x40000800
 80021cc:	20001d68 	.word	0x20001d68

080021d0 <Acc1_Init>:

uint8_t acc1[11];


void Acc1_Init(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
	MX_USART3_UART_Init();
 80021d4:	f7ff fd72 	bl	8001cbc <MX_USART3_UART_Init>
}
 80021d8:	bf00      	nop
 80021da:	bd80      	pop	{r7, pc}

080021dc <Acc2_Init>:


void Acc2_Init(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
	MX_USART2_UART_Init();
 80021e0:	f7ff fd42 	bl	8001c68 <MX_USART2_UART_Init>
}
 80021e4:	bf00      	nop
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <Acc2_Start>:

uint8_t test_data[5] = {0x55,0x00,0x00,0x00,0x00};

void Acc2_Start(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
	//HAL_UART_Transmit_IT(&acc2_huart, test_data, 5);
	HAL_UART_Receive_IT(&acc2_huart, acc2, 11);
 80021ec:	220b      	movs	r2, #11
 80021ee:	4903      	ldr	r1, [pc, #12]	; (80021fc <Acc2_Start+0x14>)
 80021f0:	4803      	ldr	r0, [pc, #12]	; (8002200 <Acc2_Start+0x18>)
 80021f2:	f002 f89a 	bl	800432a <HAL_UART_Receive_IT>
}
 80021f6:	bf00      	nop
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	200020c8 	.word	0x200020c8
 8002200:	2000207c 	.word	0x2000207c

08002204 <Acc1_Start>:



void Acc1_Start(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
	//HAL_UART_Transmit_IT(&acc1_huart, test_data, 5);
	HAL_UART_Receive_IT(&acc1_huart, acc1, 1);
 8002208:	2201      	movs	r2, #1
 800220a:	4903      	ldr	r1, [pc, #12]	; (8002218 <Acc1_Start+0x14>)
 800220c:	4803      	ldr	r0, [pc, #12]	; (800221c <Acc1_Start+0x18>)
 800220e:	f002 f88c 	bl	800432a <HAL_UART_Receive_IT>
}
 8002212:	bf00      	nop
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	200020ec 	.word	0x200020ec
 800221c:	20001fa8 	.word	0x20001fa8

08002220 <HAL_UART_RxCpltCallback>:


uint8_t state1 = 0;
uint8_t state2 = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
		//HAL_UART_Receive_IT(&huart1, acc1, 6);
		//HAL_UART_Transmit_IT(&huart1, acc1, 6);
	}
	if(huart->Instance == acc1_uart){
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a94      	ldr	r2, [pc, #592]	; (8002480 <HAL_UART_RxCpltCallback+0x260>)
 800222e:	4293      	cmp	r3, r2
 8002230:	f040 80c8 	bne.w	80023c4 <HAL_UART_RxCpltCallback+0x1a4>
	    //imu_2_flag = 1;
		switch(state1){
 8002234:	4b93      	ldr	r3, [pc, #588]	; (8002484 <HAL_UART_RxCpltCallback+0x264>)
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d002      	beq.n	8002242 <HAL_UART_RxCpltCallback+0x22>
 800223c:	2b01      	cmp	r3, #1
 800223e:	d013      	beq.n	8002268 <HAL_UART_RxCpltCallback+0x48>
 8002240:	e0c0      	b.n	80023c4 <HAL_UART_RxCpltCallback+0x1a4>
			case 0:
				if(acc1[0]==0x55){state1 = 1;HAL_UART_Receive_IT(&acc1_huart, &acc1[1], 10);}
 8002242:	4b91      	ldr	r3, [pc, #580]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	2b55      	cmp	r3, #85	; 0x55
 8002248:	d108      	bne.n	800225c <HAL_UART_RxCpltCallback+0x3c>
 800224a:	4b8e      	ldr	r3, [pc, #568]	; (8002484 <HAL_UART_RxCpltCallback+0x264>)
 800224c:	2201      	movs	r2, #1
 800224e:	701a      	strb	r2, [r3, #0]
 8002250:	220a      	movs	r2, #10
 8002252:	498e      	ldr	r1, [pc, #568]	; (800248c <HAL_UART_RxCpltCallback+0x26c>)
 8002254:	488e      	ldr	r0, [pc, #568]	; (8002490 <HAL_UART_RxCpltCallback+0x270>)
 8002256:	f002 f868 	bl	800432a <HAL_UART_Receive_IT>
				else HAL_UART_Receive_IT(&acc1_huart, acc1, 1);
				break;
 800225a:	e0b3      	b.n	80023c4 <HAL_UART_RxCpltCallback+0x1a4>
				else HAL_UART_Receive_IT(&acc1_huart, acc1, 1);
 800225c:	2201      	movs	r2, #1
 800225e:	498a      	ldr	r1, [pc, #552]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 8002260:	488b      	ldr	r0, [pc, #556]	; (8002490 <HAL_UART_RxCpltCallback+0x270>)
 8002262:	f002 f862 	bl	800432a <HAL_UART_Receive_IT>
				break;
 8002266:	e0ad      	b.n	80023c4 <HAL_UART_RxCpltCallback+0x1a4>
			case 1:
				switch(acc1[1]){
 8002268:	4b87      	ldr	r3, [pc, #540]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 800226a:	785b      	ldrb	r3, [r3, #1]
 800226c:	2b52      	cmp	r3, #82	; 0x52
 800226e:	d038      	beq.n	80022e2 <HAL_UART_RxCpltCallback+0xc2>
 8002270:	2b53      	cmp	r3, #83	; 0x53
 8002272:	d06a      	beq.n	800234a <HAL_UART_RxCpltCallback+0x12a>
 8002274:	2b51      	cmp	r3, #81	; 0x51
 8002276:	f040 809c 	bne.w	80023b2 <HAL_UART_RxCpltCallback+0x192>
				  case 0x51:
					a1[0] = ((int16_t)(acc1[3]<<8| acc1[2]));
 800227a:	4b83      	ldr	r3, [pc, #524]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 800227c:	78db      	ldrb	r3, [r3, #3]
 800227e:	021b      	lsls	r3, r3, #8
 8002280:	b21a      	sxth	r2, r3
 8002282:	4b81      	ldr	r3, [pc, #516]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 8002284:	789b      	ldrb	r3, [r3, #2]
 8002286:	b21b      	sxth	r3, r3
 8002288:	4313      	orrs	r3, r2
 800228a:	b21a      	sxth	r2, r3
 800228c:	4b81      	ldr	r3, [pc, #516]	; (8002494 <HAL_UART_RxCpltCallback+0x274>)
 800228e:	801a      	strh	r2, [r3, #0]
					a1[1] = ((int16_t)(acc1[5]<<8| acc1[4]));
 8002290:	4b7d      	ldr	r3, [pc, #500]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 8002292:	795b      	ldrb	r3, [r3, #5]
 8002294:	021b      	lsls	r3, r3, #8
 8002296:	b21a      	sxth	r2, r3
 8002298:	4b7b      	ldr	r3, [pc, #492]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 800229a:	791b      	ldrb	r3, [r3, #4]
 800229c:	b21b      	sxth	r3, r3
 800229e:	4313      	orrs	r3, r2
 80022a0:	b21a      	sxth	r2, r3
 80022a2:	4b7c      	ldr	r3, [pc, #496]	; (8002494 <HAL_UART_RxCpltCallback+0x274>)
 80022a4:	805a      	strh	r2, [r3, #2]
					a1[2] = ((int16_t)(acc1[7]<<8| acc1[6]));
 80022a6:	4b78      	ldr	r3, [pc, #480]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 80022a8:	79db      	ldrb	r3, [r3, #7]
 80022aa:	021b      	lsls	r3, r3, #8
 80022ac:	b21a      	sxth	r2, r3
 80022ae:	4b76      	ldr	r3, [pc, #472]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 80022b0:	799b      	ldrb	r3, [r3, #6]
 80022b2:	b21b      	sxth	r3, r3
 80022b4:	4313      	orrs	r3, r2
 80022b6:	b21a      	sxth	r2, r3
 80022b8:	4b76      	ldr	r3, [pc, #472]	; (8002494 <HAL_UART_RxCpltCallback+0x274>)
 80022ba:	809a      	strh	r2, [r3, #4]
					T = ((int16_t)(acc1[9]<<8| acc1[8]));
 80022bc:	4b72      	ldr	r3, [pc, #456]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 80022be:	7a5b      	ldrb	r3, [r3, #9]
 80022c0:	021b      	lsls	r3, r3, #8
 80022c2:	b21a      	sxth	r2, r3
 80022c4:	4b70      	ldr	r3, [pc, #448]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 80022c6:	7a1b      	ldrb	r3, [r3, #8]
 80022c8:	b21b      	sxth	r3, r3
 80022ca:	4313      	orrs	r3, r2
 80022cc:	b21b      	sxth	r3, r3
 80022ce:	4618      	mov	r0, r3
 80022d0:	f7fe fce4 	bl	8000c9c <__aeabi_i2f>
 80022d4:	4602      	mov	r2, r0
 80022d6:	4b70      	ldr	r3, [pc, #448]	; (8002498 <HAL_UART_RxCpltCallback+0x278>)
 80022d8:	601a      	str	r2, [r3, #0]
					flag_1 = 1;
 80022da:	4b70      	ldr	r3, [pc, #448]	; (800249c <HAL_UART_RxCpltCallback+0x27c>)
 80022dc:	2201      	movs	r2, #1
 80022de:	701a      	strb	r2, [r3, #0]
					break;
 80022e0:	e067      	b.n	80023b2 <HAL_UART_RxCpltCallback+0x192>
				  case 0x52:
					w1[0] = ((int16_t)(acc1[3]<<8| acc1[2]));
 80022e2:	4b69      	ldr	r3, [pc, #420]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 80022e4:	78db      	ldrb	r3, [r3, #3]
 80022e6:	021b      	lsls	r3, r3, #8
 80022e8:	b21a      	sxth	r2, r3
 80022ea:	4b67      	ldr	r3, [pc, #412]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 80022ec:	789b      	ldrb	r3, [r3, #2]
 80022ee:	b21b      	sxth	r3, r3
 80022f0:	4313      	orrs	r3, r2
 80022f2:	b21a      	sxth	r2, r3
 80022f4:	4b6a      	ldr	r3, [pc, #424]	; (80024a0 <HAL_UART_RxCpltCallback+0x280>)
 80022f6:	801a      	strh	r2, [r3, #0]
					w1[1] = ((int16_t)(acc1[5]<<8| acc1[4]));//hip flex z
 80022f8:	4b63      	ldr	r3, [pc, #396]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 80022fa:	795b      	ldrb	r3, [r3, #5]
 80022fc:	021b      	lsls	r3, r3, #8
 80022fe:	b21a      	sxth	r2, r3
 8002300:	4b61      	ldr	r3, [pc, #388]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 8002302:	791b      	ldrb	r3, [r3, #4]
 8002304:	b21b      	sxth	r3, r3
 8002306:	4313      	orrs	r3, r2
 8002308:	b21a      	sxth	r2, r3
 800230a:	4b65      	ldr	r3, [pc, #404]	; (80024a0 <HAL_UART_RxCpltCallback+0x280>)
 800230c:	805a      	strh	r2, [r3, #2]
					w1[2] = ((int16_t)(acc1[7]<<8| acc1[6]));
 800230e:	4b5e      	ldr	r3, [pc, #376]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 8002310:	79db      	ldrb	r3, [r3, #7]
 8002312:	021b      	lsls	r3, r3, #8
 8002314:	b21a      	sxth	r2, r3
 8002316:	4b5c      	ldr	r3, [pc, #368]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 8002318:	799b      	ldrb	r3, [r3, #6]
 800231a:	b21b      	sxth	r3, r3
 800231c:	4313      	orrs	r3, r2
 800231e:	b21a      	sxth	r2, r3
 8002320:	4b5f      	ldr	r3, [pc, #380]	; (80024a0 <HAL_UART_RxCpltCallback+0x280>)
 8002322:	809a      	strh	r2, [r3, #4]
					T = ((int16_t)(acc1[9]<<8| acc1[8]));
 8002324:	4b58      	ldr	r3, [pc, #352]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 8002326:	7a5b      	ldrb	r3, [r3, #9]
 8002328:	021b      	lsls	r3, r3, #8
 800232a:	b21a      	sxth	r2, r3
 800232c:	4b56      	ldr	r3, [pc, #344]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 800232e:	7a1b      	ldrb	r3, [r3, #8]
 8002330:	b21b      	sxth	r3, r3
 8002332:	4313      	orrs	r3, r2
 8002334:	b21b      	sxth	r3, r3
 8002336:	4618      	mov	r0, r3
 8002338:	f7fe fcb0 	bl	8000c9c <__aeabi_i2f>
 800233c:	4602      	mov	r2, r0
 800233e:	4b56      	ldr	r3, [pc, #344]	; (8002498 <HAL_UART_RxCpltCallback+0x278>)
 8002340:	601a      	str	r2, [r3, #0]
					flag_2 = 1;
 8002342:	4b58      	ldr	r3, [pc, #352]	; (80024a4 <HAL_UART_RxCpltCallback+0x284>)
 8002344:	2201      	movs	r2, #1
 8002346:	701a      	strb	r2, [r3, #0]
					break;
 8002348:	e033      	b.n	80023b2 <HAL_UART_RxCpltCallback+0x192>
				  case 0x53:
					angle1[0] = ((int16_t)(acc1[3]<<8| acc1[2]));
 800234a:	4b4f      	ldr	r3, [pc, #316]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 800234c:	78db      	ldrb	r3, [r3, #3]
 800234e:	021b      	lsls	r3, r3, #8
 8002350:	b21a      	sxth	r2, r3
 8002352:	4b4d      	ldr	r3, [pc, #308]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 8002354:	789b      	ldrb	r3, [r3, #2]
 8002356:	b21b      	sxth	r3, r3
 8002358:	4313      	orrs	r3, r2
 800235a:	b21a      	sxth	r2, r3
 800235c:	4b52      	ldr	r3, [pc, #328]	; (80024a8 <HAL_UART_RxCpltCallback+0x288>)
 800235e:	801a      	strh	r2, [r3, #0]
					angle1[1] = ((int16_t)(acc1[5]<<8| acc1[4]));//hip felx
 8002360:	4b49      	ldr	r3, [pc, #292]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 8002362:	795b      	ldrb	r3, [r3, #5]
 8002364:	021b      	lsls	r3, r3, #8
 8002366:	b21a      	sxth	r2, r3
 8002368:	4b47      	ldr	r3, [pc, #284]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 800236a:	791b      	ldrb	r3, [r3, #4]
 800236c:	b21b      	sxth	r3, r3
 800236e:	4313      	orrs	r3, r2
 8002370:	b21a      	sxth	r2, r3
 8002372:	4b4d      	ldr	r3, [pc, #308]	; (80024a8 <HAL_UART_RxCpltCallback+0x288>)
 8002374:	805a      	strh	r2, [r3, #2]
					angle1[2] = ((int16_t)(acc1[7]<<8| acc1[6]));
 8002376:	4b44      	ldr	r3, [pc, #272]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 8002378:	79db      	ldrb	r3, [r3, #7]
 800237a:	021b      	lsls	r3, r3, #8
 800237c:	b21a      	sxth	r2, r3
 800237e:	4b42      	ldr	r3, [pc, #264]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 8002380:	799b      	ldrb	r3, [r3, #6]
 8002382:	b21b      	sxth	r3, r3
 8002384:	4313      	orrs	r3, r2
 8002386:	b21a      	sxth	r2, r3
 8002388:	4b47      	ldr	r3, [pc, #284]	; (80024a8 <HAL_UART_RxCpltCallback+0x288>)
 800238a:	809a      	strh	r2, [r3, #4]
					T = ((int16_t)(acc1[9]<<8| acc1[8]));
 800238c:	4b3e      	ldr	r3, [pc, #248]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 800238e:	7a5b      	ldrb	r3, [r3, #9]
 8002390:	021b      	lsls	r3, r3, #8
 8002392:	b21a      	sxth	r2, r3
 8002394:	4b3c      	ldr	r3, [pc, #240]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 8002396:	7a1b      	ldrb	r3, [r3, #8]
 8002398:	b21b      	sxth	r3, r3
 800239a:	4313      	orrs	r3, r2
 800239c:	b21b      	sxth	r3, r3
 800239e:	4618      	mov	r0, r3
 80023a0:	f7fe fc7c 	bl	8000c9c <__aeabi_i2f>
 80023a4:	4602      	mov	r2, r0
 80023a6:	4b3c      	ldr	r3, [pc, #240]	; (8002498 <HAL_UART_RxCpltCallback+0x278>)
 80023a8:	601a      	str	r2, [r3, #0]
					flag_3 = 1;
 80023aa:	4b40      	ldr	r3, [pc, #256]	; (80024ac <HAL_UART_RxCpltCallback+0x28c>)
 80023ac:	2201      	movs	r2, #1
 80023ae:	701a      	strb	r2, [r3, #0]
					break;
 80023b0:	bf00      	nop
				}
				state1 = 0;HAL_UART_Receive_IT(&acc1_huart, acc1, 1);
 80023b2:	4b34      	ldr	r3, [pc, #208]	; (8002484 <HAL_UART_RxCpltCallback+0x264>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	701a      	strb	r2, [r3, #0]
 80023b8:	2201      	movs	r2, #1
 80023ba:	4933      	ldr	r1, [pc, #204]	; (8002488 <HAL_UART_RxCpltCallback+0x268>)
 80023bc:	4834      	ldr	r0, [pc, #208]	; (8002490 <HAL_UART_RxCpltCallback+0x270>)
 80023be:	f001 ffb4 	bl	800432a <HAL_UART_Receive_IT>
				break;
 80023c2:	bf00      	nop
		}
	}
	if(huart->Instance == acc2_uart){
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a39      	ldr	r2, [pc, #228]	; (80024b0 <HAL_UART_RxCpltCallback+0x290>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	f040 80ef 	bne.w	80025ae <HAL_UART_RxCpltCallback+0x38e>
		switch(state2){
 80023d0:	4b38      	ldr	r3, [pc, #224]	; (80024b4 <HAL_UART_RxCpltCallback+0x294>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d002      	beq.n	80023de <HAL_UART_RxCpltCallback+0x1be>
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d013      	beq.n	8002404 <HAL_UART_RxCpltCallback+0x1e4>
				}
				state2 = 0;HAL_UART_Receive_IT(&acc2_huart, acc2, 1);
				break;
		}
	}
}
 80023dc:	e0e7      	b.n	80025ae <HAL_UART_RxCpltCallback+0x38e>
				if(acc2[0]==0x55){state2 = 1;HAL_UART_Receive_IT(&acc2_huart, &acc2[1], 10);}
 80023de:	4b36      	ldr	r3, [pc, #216]	; (80024b8 <HAL_UART_RxCpltCallback+0x298>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	2b55      	cmp	r3, #85	; 0x55
 80023e4:	d108      	bne.n	80023f8 <HAL_UART_RxCpltCallback+0x1d8>
 80023e6:	4b33      	ldr	r3, [pc, #204]	; (80024b4 <HAL_UART_RxCpltCallback+0x294>)
 80023e8:	2201      	movs	r2, #1
 80023ea:	701a      	strb	r2, [r3, #0]
 80023ec:	220a      	movs	r2, #10
 80023ee:	4933      	ldr	r1, [pc, #204]	; (80024bc <HAL_UART_RxCpltCallback+0x29c>)
 80023f0:	4833      	ldr	r0, [pc, #204]	; (80024c0 <HAL_UART_RxCpltCallback+0x2a0>)
 80023f2:	f001 ff9a 	bl	800432a <HAL_UART_Receive_IT>
				break;
 80023f6:	e0da      	b.n	80025ae <HAL_UART_RxCpltCallback+0x38e>
				else HAL_UART_Receive_IT(&acc2_huart, acc2, 1);
 80023f8:	2201      	movs	r2, #1
 80023fa:	492f      	ldr	r1, [pc, #188]	; (80024b8 <HAL_UART_RxCpltCallback+0x298>)
 80023fc:	4830      	ldr	r0, [pc, #192]	; (80024c0 <HAL_UART_RxCpltCallback+0x2a0>)
 80023fe:	f001 ff94 	bl	800432a <HAL_UART_Receive_IT>
				break;
 8002402:	e0d4      	b.n	80025ae <HAL_UART_RxCpltCallback+0x38e>
				switch(acc2[1]){
 8002404:	4b2c      	ldr	r3, [pc, #176]	; (80024b8 <HAL_UART_RxCpltCallback+0x298>)
 8002406:	785b      	ldrb	r3, [r3, #1]
 8002408:	2b52      	cmp	r3, #82	; 0x52
 800240a:	d05f      	beq.n	80024cc <HAL_UART_RxCpltCallback+0x2ac>
 800240c:	2b53      	cmp	r3, #83	; 0x53
 800240e:	f000 8091 	beq.w	8002534 <HAL_UART_RxCpltCallback+0x314>
 8002412:	2b51      	cmp	r3, #81	; 0x51
 8002414:	f040 80c2 	bne.w	800259c <HAL_UART_RxCpltCallback+0x37c>
					a2[0] = ((int16_t)(acc2[3]<<8| acc2[2]));
 8002418:	4b27      	ldr	r3, [pc, #156]	; (80024b8 <HAL_UART_RxCpltCallback+0x298>)
 800241a:	78db      	ldrb	r3, [r3, #3]
 800241c:	021b      	lsls	r3, r3, #8
 800241e:	b21a      	sxth	r2, r3
 8002420:	4b25      	ldr	r3, [pc, #148]	; (80024b8 <HAL_UART_RxCpltCallback+0x298>)
 8002422:	789b      	ldrb	r3, [r3, #2]
 8002424:	b21b      	sxth	r3, r3
 8002426:	4313      	orrs	r3, r2
 8002428:	b21a      	sxth	r2, r3
 800242a:	4b26      	ldr	r3, [pc, #152]	; (80024c4 <HAL_UART_RxCpltCallback+0x2a4>)
 800242c:	801a      	strh	r2, [r3, #0]
					a2[1] = ((int16_t)(acc2[5]<<8| acc2[4]));
 800242e:	4b22      	ldr	r3, [pc, #136]	; (80024b8 <HAL_UART_RxCpltCallback+0x298>)
 8002430:	795b      	ldrb	r3, [r3, #5]
 8002432:	021b      	lsls	r3, r3, #8
 8002434:	b21a      	sxth	r2, r3
 8002436:	4b20      	ldr	r3, [pc, #128]	; (80024b8 <HAL_UART_RxCpltCallback+0x298>)
 8002438:	791b      	ldrb	r3, [r3, #4]
 800243a:	b21b      	sxth	r3, r3
 800243c:	4313      	orrs	r3, r2
 800243e:	b21a      	sxth	r2, r3
 8002440:	4b20      	ldr	r3, [pc, #128]	; (80024c4 <HAL_UART_RxCpltCallback+0x2a4>)
 8002442:	805a      	strh	r2, [r3, #2]
					a2[2] = ((int16_t)(acc2[7]<<8| acc2[6]));
 8002444:	4b1c      	ldr	r3, [pc, #112]	; (80024b8 <HAL_UART_RxCpltCallback+0x298>)
 8002446:	79db      	ldrb	r3, [r3, #7]
 8002448:	021b      	lsls	r3, r3, #8
 800244a:	b21a      	sxth	r2, r3
 800244c:	4b1a      	ldr	r3, [pc, #104]	; (80024b8 <HAL_UART_RxCpltCallback+0x298>)
 800244e:	799b      	ldrb	r3, [r3, #6]
 8002450:	b21b      	sxth	r3, r3
 8002452:	4313      	orrs	r3, r2
 8002454:	b21a      	sxth	r2, r3
 8002456:	4b1b      	ldr	r3, [pc, #108]	; (80024c4 <HAL_UART_RxCpltCallback+0x2a4>)
 8002458:	809a      	strh	r2, [r3, #4]
					T = ((int16_t)(acc2[9]<<8| acc2[8]));
 800245a:	4b17      	ldr	r3, [pc, #92]	; (80024b8 <HAL_UART_RxCpltCallback+0x298>)
 800245c:	7a5b      	ldrb	r3, [r3, #9]
 800245e:	021b      	lsls	r3, r3, #8
 8002460:	b21a      	sxth	r2, r3
 8002462:	4b15      	ldr	r3, [pc, #84]	; (80024b8 <HAL_UART_RxCpltCallback+0x298>)
 8002464:	7a1b      	ldrb	r3, [r3, #8]
 8002466:	b21b      	sxth	r3, r3
 8002468:	4313      	orrs	r3, r2
 800246a:	b21b      	sxth	r3, r3
 800246c:	4618      	mov	r0, r3
 800246e:	f7fe fc15 	bl	8000c9c <__aeabi_i2f>
 8002472:	4602      	mov	r2, r0
 8002474:	4b08      	ldr	r3, [pc, #32]	; (8002498 <HAL_UART_RxCpltCallback+0x278>)
 8002476:	601a      	str	r2, [r3, #0]
					flag_11 = 1;
 8002478:	4b13      	ldr	r3, [pc, #76]	; (80024c8 <HAL_UART_RxCpltCallback+0x2a8>)
 800247a:	2201      	movs	r2, #1
 800247c:	701a      	strb	r2, [r3, #0]
					break;
 800247e:	e08d      	b.n	800259c <HAL_UART_RxCpltCallback+0x37c>
 8002480:	40004800 	.word	0x40004800
 8002484:	20001d6c 	.word	0x20001d6c
 8002488:	200020ec 	.word	0x200020ec
 800248c:	200020ed 	.word	0x200020ed
 8002490:	20001fa8 	.word	0x20001fa8
 8002494:	200020d4 	.word	0x200020d4
 8002498:	200020dc 	.word	0x200020dc
 800249c:	2000210e 	.word	0x2000210e
 80024a0:	200020c0 	.word	0x200020c0
 80024a4:	200020e0 	.word	0x200020e0
 80024a8:	200020e4 	.word	0x200020e4
 80024ac:	200020bc 	.word	0x200020bc
 80024b0:	40004400 	.word	0x40004400
 80024b4:	20001d6d 	.word	0x20001d6d
 80024b8:	200020c8 	.word	0x200020c8
 80024bc:	200020c9 	.word	0x200020c9
 80024c0:	2000207c 	.word	0x2000207c
 80024c4:	20002108 	.word	0x20002108
 80024c8:	200020ea 	.word	0x200020ea
					w2[0] = ((int16_t)(acc2[3]<<8| acc2[2]));
 80024cc:	4b3a      	ldr	r3, [pc, #232]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 80024ce:	78db      	ldrb	r3, [r3, #3]
 80024d0:	021b      	lsls	r3, r3, #8
 80024d2:	b21a      	sxth	r2, r3
 80024d4:	4b38      	ldr	r3, [pc, #224]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 80024d6:	789b      	ldrb	r3, [r3, #2]
 80024d8:	b21b      	sxth	r3, r3
 80024da:	4313      	orrs	r3, r2
 80024dc:	b21a      	sxth	r2, r3
 80024de:	4b37      	ldr	r3, [pc, #220]	; (80025bc <HAL_UART_RxCpltCallback+0x39c>)
 80024e0:	801a      	strh	r2, [r3, #0]
					w2[1] = ((int16_t)(acc2[5]<<8| acc2[4]));//hip flex z
 80024e2:	4b35      	ldr	r3, [pc, #212]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 80024e4:	795b      	ldrb	r3, [r3, #5]
 80024e6:	021b      	lsls	r3, r3, #8
 80024e8:	b21a      	sxth	r2, r3
 80024ea:	4b33      	ldr	r3, [pc, #204]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 80024ec:	791b      	ldrb	r3, [r3, #4]
 80024ee:	b21b      	sxth	r3, r3
 80024f0:	4313      	orrs	r3, r2
 80024f2:	b21a      	sxth	r2, r3
 80024f4:	4b31      	ldr	r3, [pc, #196]	; (80025bc <HAL_UART_RxCpltCallback+0x39c>)
 80024f6:	805a      	strh	r2, [r3, #2]
					w2[2] = ((int16_t)(acc2[7]<<8| acc2[6]));
 80024f8:	4b2f      	ldr	r3, [pc, #188]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 80024fa:	79db      	ldrb	r3, [r3, #7]
 80024fc:	021b      	lsls	r3, r3, #8
 80024fe:	b21a      	sxth	r2, r3
 8002500:	4b2d      	ldr	r3, [pc, #180]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 8002502:	799b      	ldrb	r3, [r3, #6]
 8002504:	b21b      	sxth	r3, r3
 8002506:	4313      	orrs	r3, r2
 8002508:	b21a      	sxth	r2, r3
 800250a:	4b2c      	ldr	r3, [pc, #176]	; (80025bc <HAL_UART_RxCpltCallback+0x39c>)
 800250c:	809a      	strh	r2, [r3, #4]
					T = ((int16_t)(acc2[9]<<8| acc2[8]));
 800250e:	4b2a      	ldr	r3, [pc, #168]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 8002510:	7a5b      	ldrb	r3, [r3, #9]
 8002512:	021b      	lsls	r3, r3, #8
 8002514:	b21a      	sxth	r2, r3
 8002516:	4b28      	ldr	r3, [pc, #160]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 8002518:	7a1b      	ldrb	r3, [r3, #8]
 800251a:	b21b      	sxth	r3, r3
 800251c:	4313      	orrs	r3, r2
 800251e:	b21b      	sxth	r3, r3
 8002520:	4618      	mov	r0, r3
 8002522:	f7fe fbbb 	bl	8000c9c <__aeabi_i2f>
 8002526:	4602      	mov	r2, r0
 8002528:	4b25      	ldr	r3, [pc, #148]	; (80025c0 <HAL_UART_RxCpltCallback+0x3a0>)
 800252a:	601a      	str	r2, [r3, #0]
					flag_22 = 1;
 800252c:	4b25      	ldr	r3, [pc, #148]	; (80025c4 <HAL_UART_RxCpltCallback+0x3a4>)
 800252e:	2201      	movs	r2, #1
 8002530:	701a      	strb	r2, [r3, #0]
					break;
 8002532:	e033      	b.n	800259c <HAL_UART_RxCpltCallback+0x37c>
					angle2[0] = ((int16_t)(acc2[3]<<8| acc2[2]));
 8002534:	4b20      	ldr	r3, [pc, #128]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 8002536:	78db      	ldrb	r3, [r3, #3]
 8002538:	021b      	lsls	r3, r3, #8
 800253a:	b21a      	sxth	r2, r3
 800253c:	4b1e      	ldr	r3, [pc, #120]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 800253e:	789b      	ldrb	r3, [r3, #2]
 8002540:	b21b      	sxth	r3, r3
 8002542:	4313      	orrs	r3, r2
 8002544:	b21a      	sxth	r2, r3
 8002546:	4b20      	ldr	r3, [pc, #128]	; (80025c8 <HAL_UART_RxCpltCallback+0x3a8>)
 8002548:	801a      	strh	r2, [r3, #0]
					angle2[1] = ((int16_t)(acc2[5]<<8| acc2[4]));//hip felx  -90~90
 800254a:	4b1b      	ldr	r3, [pc, #108]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 800254c:	795b      	ldrb	r3, [r3, #5]
 800254e:	021b      	lsls	r3, r3, #8
 8002550:	b21a      	sxth	r2, r3
 8002552:	4b19      	ldr	r3, [pc, #100]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 8002554:	791b      	ldrb	r3, [r3, #4]
 8002556:	b21b      	sxth	r3, r3
 8002558:	4313      	orrs	r3, r2
 800255a:	b21a      	sxth	r2, r3
 800255c:	4b1a      	ldr	r3, [pc, #104]	; (80025c8 <HAL_UART_RxCpltCallback+0x3a8>)
 800255e:	805a      	strh	r2, [r3, #2]
					angle2[2] = ((int16_t)(acc2[7]<<8| acc2[6]));
 8002560:	4b15      	ldr	r3, [pc, #84]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 8002562:	79db      	ldrb	r3, [r3, #7]
 8002564:	021b      	lsls	r3, r3, #8
 8002566:	b21a      	sxth	r2, r3
 8002568:	4b13      	ldr	r3, [pc, #76]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 800256a:	799b      	ldrb	r3, [r3, #6]
 800256c:	b21b      	sxth	r3, r3
 800256e:	4313      	orrs	r3, r2
 8002570:	b21a      	sxth	r2, r3
 8002572:	4b15      	ldr	r3, [pc, #84]	; (80025c8 <HAL_UART_RxCpltCallback+0x3a8>)
 8002574:	809a      	strh	r2, [r3, #4]
					T = ((int16_t)(acc2[9]<<8| acc2[8]));
 8002576:	4b10      	ldr	r3, [pc, #64]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 8002578:	7a5b      	ldrb	r3, [r3, #9]
 800257a:	021b      	lsls	r3, r3, #8
 800257c:	b21a      	sxth	r2, r3
 800257e:	4b0e      	ldr	r3, [pc, #56]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 8002580:	7a1b      	ldrb	r3, [r3, #8]
 8002582:	b21b      	sxth	r3, r3
 8002584:	4313      	orrs	r3, r2
 8002586:	b21b      	sxth	r3, r3
 8002588:	4618      	mov	r0, r3
 800258a:	f7fe fb87 	bl	8000c9c <__aeabi_i2f>
 800258e:	4602      	mov	r2, r0
 8002590:	4b0b      	ldr	r3, [pc, #44]	; (80025c0 <HAL_UART_RxCpltCallback+0x3a0>)
 8002592:	601a      	str	r2, [r3, #0]
					flag_33 = 1;
 8002594:	4b0d      	ldr	r3, [pc, #52]	; (80025cc <HAL_UART_RxCpltCallback+0x3ac>)
 8002596:	2201      	movs	r2, #1
 8002598:	701a      	strb	r2, [r3, #0]
					break;
 800259a:	bf00      	nop
				state2 = 0;HAL_UART_Receive_IT(&acc2_huart, acc2, 1);
 800259c:	4b0c      	ldr	r3, [pc, #48]	; (80025d0 <HAL_UART_RxCpltCallback+0x3b0>)
 800259e:	2200      	movs	r2, #0
 80025a0:	701a      	strb	r2, [r3, #0]
 80025a2:	2201      	movs	r2, #1
 80025a4:	4904      	ldr	r1, [pc, #16]	; (80025b8 <HAL_UART_RxCpltCallback+0x398>)
 80025a6:	480b      	ldr	r0, [pc, #44]	; (80025d4 <HAL_UART_RxCpltCallback+0x3b4>)
 80025a8:	f001 febf 	bl	800432a <HAL_UART_Receive_IT>
				break;
 80025ac:	bf00      	nop
}
 80025ae:	bf00      	nop
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	200020c8 	.word	0x200020c8
 80025bc:	20002100 	.word	0x20002100
 80025c0:	200020dc 	.word	0x200020dc
 80025c4:	2000210f 	.word	0x2000210f
 80025c8:	200020f8 	.word	0x200020f8
 80025cc:	200020fe 	.word	0x200020fe
 80025d0:	20001d6d 	.word	0x20001d6d
 80025d4:	2000207c 	.word	0x2000207c

080025d8 <main>:
#include "main.h"
#include "math.h"


int main(void)
{
 80025d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025dc:	b097      	sub	sp, #92	; 0x5c
 80025de:	af0a      	add	r7, sp, #40	; 0x28
	Core_Config();
 80025e0:	f7fe ffa0 	bl	8001524 <Core_Config>
	Jlink_Init();
 80025e4:	f7fe ff16 	bl	8001414 <Jlink_Init>

	/**/
	Acc1_Init();
 80025e8:	f7ff fdf2 	bl	80021d0 <Acc1_Init>
	Acc2_Init();
 80025ec:	f7ff fdf6 	bl	80021dc <Acc2_Init>
	HC05_Init();
 80025f0:	f7ff fdd0 	bl	8002194 <HC05_Init>
	ECON_I_init();
 80025f4:	f7ff fbac 	bl	8001d50 <ECON_I_init>

	/**/
	Acc1_Start();
 80025f8:	f7ff fe04 	bl	8002204 <Acc1_Start>
	Acc2_Start();
 80025fc:	f7ff fdf4 	bl	80021e8 <Acc2_Start>
	ECON_action();
 8002600:	f7ff fb94 	bl	8001d2c <ECON_action>


	while (1){

		/**/
		if(flag_1 ==1&&flag_2 == 1&&flag_3 == 1){
 8002604:	4b77      	ldr	r3, [pc, #476]	; (80027e4 <main+0x20c>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d152      	bne.n	80026b2 <main+0xda>
 800260c:	4b76      	ldr	r3, [pc, #472]	; (80027e8 <main+0x210>)
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d14e      	bne.n	80026b2 <main+0xda>
 8002614:	4b75      	ldr	r3, [pc, #468]	; (80027ec <main+0x214>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d14a      	bne.n	80026b2 <main+0xda>
			flag_1=0;flag_2=0;flag_3=0;
 800261c:	4b71      	ldr	r3, [pc, #452]	; (80027e4 <main+0x20c>)
 800261e:	2200      	movs	r2, #0
 8002620:	701a      	strb	r2, [r3, #0]
 8002622:	4b71      	ldr	r3, [pc, #452]	; (80027e8 <main+0x210>)
 8002624:	2200      	movs	r2, #0
 8002626:	701a      	strb	r2, [r3, #0]
 8002628:	4b70      	ldr	r3, [pc, #448]	; (80027ec <main+0x214>)
 800262a:	2200      	movs	r2, #0
 800262c:	701a      	strb	r2, [r3, #0]
			hip1_d = angle1[1]/32768.0*180;	hip1_w = w1[2]/32768.0*2000;
 800262e:	4b70      	ldr	r3, [pc, #448]	; (80027f0 <main+0x218>)
 8002630:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002634:	4618      	mov	r0, r3
 8002636:	f7fd fee5 	bl	8000404 <__aeabi_i2d>
 800263a:	f04f 0200 	mov.w	r2, #0
 800263e:	4b6d      	ldr	r3, [pc, #436]	; (80027f4 <main+0x21c>)
 8002640:	f7fe f874 	bl	800072c <__aeabi_ddiv>
 8002644:	4603      	mov	r3, r0
 8002646:	460c      	mov	r4, r1
 8002648:	4618      	mov	r0, r3
 800264a:	4621      	mov	r1, r4
 800264c:	f04f 0200 	mov.w	r2, #0
 8002650:	4b69      	ldr	r3, [pc, #420]	; (80027f8 <main+0x220>)
 8002652:	f7fd ff41 	bl	80004d8 <__aeabi_dmul>
 8002656:	4603      	mov	r3, r0
 8002658:	460c      	mov	r4, r1
 800265a:	4618      	mov	r0, r3
 800265c:	4621      	mov	r1, r4
 800265e:	f7fe fa13 	bl	8000a88 <__aeabi_d2f>
 8002662:	4603      	mov	r3, r0
 8002664:	62bb      	str	r3, [r7, #40]	; 0x28
 8002666:	4b65      	ldr	r3, [pc, #404]	; (80027fc <main+0x224>)
 8002668:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800266c:	4618      	mov	r0, r3
 800266e:	f7fd fec9 	bl	8000404 <__aeabi_i2d>
 8002672:	f04f 0200 	mov.w	r2, #0
 8002676:	4b5f      	ldr	r3, [pc, #380]	; (80027f4 <main+0x21c>)
 8002678:	f7fe f858 	bl	800072c <__aeabi_ddiv>
 800267c:	4603      	mov	r3, r0
 800267e:	460c      	mov	r4, r1
 8002680:	4618      	mov	r0, r3
 8002682:	4621      	mov	r1, r4
 8002684:	f04f 0200 	mov.w	r2, #0
 8002688:	4b5d      	ldr	r3, [pc, #372]	; (8002800 <main+0x228>)
 800268a:	f7fd ff25 	bl	80004d8 <__aeabi_dmul>
 800268e:	4603      	mov	r3, r0
 8002690:	460c      	mov	r4, r1
 8002692:	4618      	mov	r0, r3
 8002694:	4621      	mov	r1, r4
 8002696:	f7fe f9f7 	bl	8000a88 <__aeabi_d2f>
 800269a:	4603      	mov	r3, r0
 800269c:	62fb      	str	r3, [r7, #44]	; 0x2c
			I1 = PO(hip1_d,hip1_w, 1);
 800269e:	2201      	movs	r2, #1
 80026a0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80026a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026a4:	f7ff fcc0 	bl	8002028 <PO>
 80026a8:	6278      	str	r0, [r7, #36]	; 0x24
			set_I_direction(1,I1);
 80026aa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80026ac:	2001      	movs	r0, #1
 80026ae:	f7ff fb97 	bl	8001de0 <set_I_direction>
		}

		/**/
		if(flag_11 ==1&&flag_22 == 1&&flag_33 == 1){
 80026b2:	4b54      	ldr	r3, [pc, #336]	; (8002804 <main+0x22c>)
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d152      	bne.n	8002760 <main+0x188>
 80026ba:	4b53      	ldr	r3, [pc, #332]	; (8002808 <main+0x230>)
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d14e      	bne.n	8002760 <main+0x188>
 80026c2:	4b52      	ldr	r3, [pc, #328]	; (800280c <main+0x234>)
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d14a      	bne.n	8002760 <main+0x188>
			flag_11=0;flag_22=0;flag_33=0;
 80026ca:	4b4e      	ldr	r3, [pc, #312]	; (8002804 <main+0x22c>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	701a      	strb	r2, [r3, #0]
 80026d0:	4b4d      	ldr	r3, [pc, #308]	; (8002808 <main+0x230>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	701a      	strb	r2, [r3, #0]
 80026d6:	4b4d      	ldr	r3, [pc, #308]	; (800280c <main+0x234>)
 80026d8:	2200      	movs	r2, #0
 80026da:	701a      	strb	r2, [r3, #0]
			hip2_d = angle2[1]/32768.0*180;	hip2_w = w2[1]/32768.0*2000;
 80026dc:	4b4c      	ldr	r3, [pc, #304]	; (8002810 <main+0x238>)
 80026de:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7fd fe8e 	bl	8000404 <__aeabi_i2d>
 80026e8:	f04f 0200 	mov.w	r2, #0
 80026ec:	4b41      	ldr	r3, [pc, #260]	; (80027f4 <main+0x21c>)
 80026ee:	f7fe f81d 	bl	800072c <__aeabi_ddiv>
 80026f2:	4603      	mov	r3, r0
 80026f4:	460c      	mov	r4, r1
 80026f6:	4618      	mov	r0, r3
 80026f8:	4621      	mov	r1, r4
 80026fa:	f04f 0200 	mov.w	r2, #0
 80026fe:	4b3e      	ldr	r3, [pc, #248]	; (80027f8 <main+0x220>)
 8002700:	f7fd feea 	bl	80004d8 <__aeabi_dmul>
 8002704:	4603      	mov	r3, r0
 8002706:	460c      	mov	r4, r1
 8002708:	4618      	mov	r0, r3
 800270a:	4621      	mov	r1, r4
 800270c:	f7fe f9bc 	bl	8000a88 <__aeabi_d2f>
 8002710:	4603      	mov	r3, r0
 8002712:	61fb      	str	r3, [r7, #28]
 8002714:	4b3f      	ldr	r3, [pc, #252]	; (8002814 <main+0x23c>)
 8002716:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800271a:	4618      	mov	r0, r3
 800271c:	f7fd fe72 	bl	8000404 <__aeabi_i2d>
 8002720:	f04f 0200 	mov.w	r2, #0
 8002724:	4b33      	ldr	r3, [pc, #204]	; (80027f4 <main+0x21c>)
 8002726:	f7fe f801 	bl	800072c <__aeabi_ddiv>
 800272a:	4603      	mov	r3, r0
 800272c:	460c      	mov	r4, r1
 800272e:	4618      	mov	r0, r3
 8002730:	4621      	mov	r1, r4
 8002732:	f04f 0200 	mov.w	r2, #0
 8002736:	4b32      	ldr	r3, [pc, #200]	; (8002800 <main+0x228>)
 8002738:	f7fd fece 	bl	80004d8 <__aeabi_dmul>
 800273c:	4603      	mov	r3, r0
 800273e:	460c      	mov	r4, r1
 8002740:	4618      	mov	r0, r3
 8002742:	4621      	mov	r1, r4
 8002744:	f7fe f9a0 	bl	8000a88 <__aeabi_d2f>
 8002748:	4603      	mov	r3, r0
 800274a:	623b      	str	r3, [r7, #32]
			I2= PO(hip2_d,hip2_w, 2);
 800274c:	2202      	movs	r2, #2
 800274e:	6a39      	ldr	r1, [r7, #32]
 8002750:	69f8      	ldr	r0, [r7, #28]
 8002752:	f7ff fc69 	bl	8002028 <PO>
 8002756:	61b8      	str	r0, [r7, #24]
			set_I_direction(2,I2);
 8002758:	69b9      	ldr	r1, [r7, #24]
 800275a:	2002      	movs	r0, #2
 800275c:	f7ff fb40 	bl	8001de0 <set_I_direction>
		}
		
		/**/
		if(inc % 20 == 0){
 8002760:	4b2d      	ldr	r3, [pc, #180]	; (8002818 <main+0x240>)
 8002762:	6819      	ldr	r1, [r3, #0]
 8002764:	4b2d      	ldr	r3, [pc, #180]	; (800281c <main+0x244>)
 8002766:	fba3 2301 	umull	r2, r3, r3, r1
 800276a:	091a      	lsrs	r2, r3, #4
 800276c:	4613      	mov	r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	4413      	add	r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	1aca      	subs	r2, r1, r3
 8002776:	2a00      	cmp	r2, #0
 8002778:	f47f af44 	bne.w	8002604 <main+0x2c>
			printf("%d %.2f\t%.2f\t%.2f\t%.2f %.2f %.2f\r\n",inc, hip1_d,hip1_w,hip2_d,hip2_w,I1,I2);
 800277c:	4b26      	ldr	r3, [pc, #152]	; (8002818 <main+0x240>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	617b      	str	r3, [r7, #20]
 8002782:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002784:	f7fd fe50 	bl	8000428 <__aeabi_f2d>
 8002788:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800278c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800278e:	f7fd fe4b 	bl	8000428 <__aeabi_f2d>
 8002792:	4605      	mov	r5, r0
 8002794:	460e      	mov	r6, r1
 8002796:	69f8      	ldr	r0, [r7, #28]
 8002798:	f7fd fe46 	bl	8000428 <__aeabi_f2d>
 800279c:	4680      	mov	r8, r0
 800279e:	4689      	mov	r9, r1
 80027a0:	6a38      	ldr	r0, [r7, #32]
 80027a2:	f7fd fe41 	bl	8000428 <__aeabi_f2d>
 80027a6:	4682      	mov	sl, r0
 80027a8:	468b      	mov	fp, r1
 80027aa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80027ac:	f7fd fe3c 	bl	8000428 <__aeabi_f2d>
 80027b0:	e9c7 0100 	strd	r0, r1, [r7]
 80027b4:	69b8      	ldr	r0, [r7, #24]
 80027b6:	f7fd fe37 	bl	8000428 <__aeabi_f2d>
 80027ba:	4603      	mov	r3, r0
 80027bc:	460c      	mov	r4, r1
 80027be:	e9cd 3408 	strd	r3, r4, [sp, #32]
 80027c2:	e9d7 3400 	ldrd	r3, r4, [r7]
 80027c6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80027ca:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80027ce:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80027d2:	e9cd 5600 	strd	r5, r6, [sp]
 80027d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027da:	6979      	ldr	r1, [r7, #20]
 80027dc:	4810      	ldr	r0, [pc, #64]	; (8002820 <main+0x248>)
 80027de:	f002 f957 	bl	8004a90 <printf>
		if(flag_1 ==1&&flag_2 == 1&&flag_3 == 1){
 80027e2:	e70f      	b.n	8002604 <main+0x2c>
 80027e4:	2000210e 	.word	0x2000210e
 80027e8:	200020e0 	.word	0x200020e0
 80027ec:	200020bc 	.word	0x200020bc
 80027f0:	200020e4 	.word	0x200020e4
 80027f4:	40e00000 	.word	0x40e00000
 80027f8:	40668000 	.word	0x40668000
 80027fc:	200020c0 	.word	0x200020c0
 8002800:	409f4000 	.word	0x409f4000
 8002804:	200020ea 	.word	0x200020ea
 8002808:	2000210f 	.word	0x2000210f
 800280c:	200020fe 	.word	0x200020fe
 8002810:	200020f8 	.word	0x200020f8
 8002814:	20002100 	.word	0x20002100
 8002818:	20001d68 	.word	0x20001d68
 800281c:	cccccccd 	.word	0xcccccccd
 8002820:	08008c10 	.word	0x08008c10

08002824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
//  MSG("NMI_error\r\n");
}
 8002828:	bf00      	nop
 800282a:	46bd      	mov	sp, r7
 800282c:	bc80      	pop	{r7}
 800282e:	4770      	bx	lr

08002830 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
  //MSG("hardware error\r\n");
  while (1)
 8002834:	e7fe      	b.n	8002834 <HardFault_Handler+0x4>

08002836 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002836:	b480      	push	{r7}
 8002838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800283a:	e7fe      	b.n	800283a <MemManage_Handler+0x4>

0800283c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002840:	e7fe      	b.n	8002840 <BusFault_Handler+0x4>

08002842 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002842:	b480      	push	{r7}
 8002844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002846:	e7fe      	b.n	8002846 <UsageFault_Handler+0x4>

08002848 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800284c:	bf00      	nop
 800284e:	46bd      	mov	sp, r7
 8002850:	bc80      	pop	{r7}
 8002852:	4770      	bx	lr

08002854 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002858:	bf00      	nop
 800285a:	46bd      	mov	sp, r7
 800285c:	bc80      	pop	{r7}
 800285e:	4770      	bx	lr

08002860 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002864:	bf00      	nop
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr

0800286c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002870:	f000 f88e 	bl	8002990 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002874:	bf00      	nop
 8002876:	bd80      	pop	{r7, pc}

08002878 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart1);//HAL
 800287c:	4802      	ldr	r0, [pc, #8]	; (8002888 <USART1_IRQHandler+0x10>)
 800287e:	f001 fda9 	bl	80043d4 <HAL_UART_IRQHandler>
}
 8002882:	bf00      	nop
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	2000202c 	.word	0x2000202c

0800288c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart2);//HAL
 8002890:	4802      	ldr	r0, [pc, #8]	; (800289c <USART2_IRQHandler+0x10>)
 8002892:	f001 fd9f 	bl	80043d4 <HAL_UART_IRQHandler>
}
 8002896:	bf00      	nop
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	2000207c 	.word	0x2000207c

080028a0 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart3);//HAL
 80028a4:	4802      	ldr	r0, [pc, #8]	; (80028b0 <USART3_IRQHandler+0x10>)
 80028a6:	f001 fd95 	bl	80043d4 <HAL_UART_IRQHandler>
}
 80028aa:	bf00      	nop
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	20001fa8 	.word	0x20001fa8

080028b4 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim4);
 80028b8:	4802      	ldr	r0, [pc, #8]	; (80028c4 <TIM4_IRQHandler+0x10>)
 80028ba:	f001 f867 	bl	800398c <HAL_TIM_IRQHandler>
}
 80028be:	bf00      	nop
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	20001de8 	.word	0x20001de8

080028c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80028cc:	4b15      	ldr	r3, [pc, #84]	; (8002924 <SystemInit+0x5c>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a14      	ldr	r2, [pc, #80]	; (8002924 <SystemInit+0x5c>)
 80028d2:	f043 0301 	orr.w	r3, r3, #1
 80028d6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80028d8:	4b12      	ldr	r3, [pc, #72]	; (8002924 <SystemInit+0x5c>)
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	4911      	ldr	r1, [pc, #68]	; (8002924 <SystemInit+0x5c>)
 80028de:	4b12      	ldr	r3, [pc, #72]	; (8002928 <SystemInit+0x60>)
 80028e0:	4013      	ands	r3, r2
 80028e2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80028e4:	4b0f      	ldr	r3, [pc, #60]	; (8002924 <SystemInit+0x5c>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a0e      	ldr	r2, [pc, #56]	; (8002924 <SystemInit+0x5c>)
 80028ea:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80028ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028f2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80028f4:	4b0b      	ldr	r3, [pc, #44]	; (8002924 <SystemInit+0x5c>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a0a      	ldr	r2, [pc, #40]	; (8002924 <SystemInit+0x5c>)
 80028fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028fe:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002900:	4b08      	ldr	r3, [pc, #32]	; (8002924 <SystemInit+0x5c>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	4a07      	ldr	r2, [pc, #28]	; (8002924 <SystemInit+0x5c>)
 8002906:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800290a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800290c:	4b05      	ldr	r3, [pc, #20]	; (8002924 <SystemInit+0x5c>)
 800290e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002912:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002914:	4b05      	ldr	r3, [pc, #20]	; (800292c <SystemInit+0x64>)
 8002916:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800291a:	609a      	str	r2, [r3, #8]
#endif 
}
 800291c:	bf00      	nop
 800291e:	46bd      	mov	sp, r7
 8002920:	bc80      	pop	{r7}
 8002922:	4770      	bx	lr
 8002924:	40021000 	.word	0x40021000
 8002928:	f8ff0000 	.word	0xf8ff0000
 800292c:	e000ed00 	.word	0xe000ed00

08002930 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002938:	4b12      	ldr	r3, [pc, #72]	; (8002984 <HAL_InitTick+0x54>)
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	4b12      	ldr	r3, [pc, #72]	; (8002988 <HAL_InitTick+0x58>)
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	4619      	mov	r1, r3
 8002942:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002946:	fbb3 f3f1 	udiv	r3, r3, r1
 800294a:	fbb2 f3f3 	udiv	r3, r2, r3
 800294e:	4618      	mov	r0, r3
 8002950:	f000 f93b 	bl	8002bca <HAL_SYSTICK_Config>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e00e      	b.n	800297c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2b0f      	cmp	r3, #15
 8002962:	d80a      	bhi.n	800297a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002964:	2200      	movs	r2, #0
 8002966:	6879      	ldr	r1, [r7, #4]
 8002968:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800296c:	f000 f903 	bl	8002b76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002970:	4a06      	ldr	r2, [pc, #24]	; (800298c <HAL_InitTick+0x5c>)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002976:	2300      	movs	r3, #0
 8002978:	e000      	b.n	800297c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
}
 800297c:	4618      	mov	r0, r3
 800297e:	3708      	adds	r7, #8
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	2000138c 	.word	0x2000138c
 8002988:	20001394 	.word	0x20001394
 800298c:	20001390 	.word	0x20001390

08002990 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002994:	4b05      	ldr	r3, [pc, #20]	; (80029ac <HAL_IncTick+0x1c>)
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	461a      	mov	r2, r3
 800299a:	4b05      	ldr	r3, [pc, #20]	; (80029b0 <HAL_IncTick+0x20>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4413      	add	r3, r2
 80029a0:	4a03      	ldr	r2, [pc, #12]	; (80029b0 <HAL_IncTick+0x20>)
 80029a2:	6013      	str	r3, [r2, #0]
}
 80029a4:	bf00      	nop
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bc80      	pop	{r7}
 80029aa:	4770      	bx	lr
 80029ac:	20001394 	.word	0x20001394
 80029b0:	20002110 	.word	0x20002110

080029b4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return uwTick;
 80029b8:	4b02      	ldr	r3, [pc, #8]	; (80029c4 <HAL_GetTick+0x10>)
 80029ba:	681b      	ldr	r3, [r3, #0]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr
 80029c4:	20002110 	.word	0x20002110

080029c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029d8:	4b0c      	ldr	r3, [pc, #48]	; (8002a0c <__NVIC_SetPriorityGrouping+0x44>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029e4:	4013      	ands	r3, r2
 80029e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029fa:	4a04      	ldr	r2, [pc, #16]	; (8002a0c <__NVIC_SetPriorityGrouping+0x44>)
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	60d3      	str	r3, [r2, #12]
}
 8002a00:	bf00      	nop
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bc80      	pop	{r7}
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	e000ed00 	.word	0xe000ed00

08002a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a14:	4b04      	ldr	r3, [pc, #16]	; (8002a28 <__NVIC_GetPriorityGrouping+0x18>)
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	0a1b      	lsrs	r3, r3, #8
 8002a1a:	f003 0307 	and.w	r3, r3, #7
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bc80      	pop	{r7}
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	e000ed00 	.word	0xe000ed00

08002a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	db0b      	blt.n	8002a56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	f003 021f 	and.w	r2, r3, #31
 8002a44:	4906      	ldr	r1, [pc, #24]	; (8002a60 <__NVIC_EnableIRQ+0x34>)
 8002a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4a:	095b      	lsrs	r3, r3, #5
 8002a4c:	2001      	movs	r0, #1
 8002a4e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a56:	bf00      	nop
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr
 8002a60:	e000e100 	.word	0xe000e100

08002a64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	6039      	str	r1, [r7, #0]
 8002a6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	db0a      	blt.n	8002a8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	490c      	ldr	r1, [pc, #48]	; (8002ab0 <__NVIC_SetPriority+0x4c>)
 8002a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a82:	0112      	lsls	r2, r2, #4
 8002a84:	b2d2      	uxtb	r2, r2
 8002a86:	440b      	add	r3, r1
 8002a88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a8c:	e00a      	b.n	8002aa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	b2da      	uxtb	r2, r3
 8002a92:	4908      	ldr	r1, [pc, #32]	; (8002ab4 <__NVIC_SetPriority+0x50>)
 8002a94:	79fb      	ldrb	r3, [r7, #7]
 8002a96:	f003 030f 	and.w	r3, r3, #15
 8002a9a:	3b04      	subs	r3, #4
 8002a9c:	0112      	lsls	r2, r2, #4
 8002a9e:	b2d2      	uxtb	r2, r2
 8002aa0:	440b      	add	r3, r1
 8002aa2:	761a      	strb	r2, [r3, #24]
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bc80      	pop	{r7}
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	e000e100 	.word	0xe000e100
 8002ab4:	e000ed00 	.word	0xe000ed00

08002ab8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b089      	sub	sp, #36	; 0x24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	f1c3 0307 	rsb	r3, r3, #7
 8002ad2:	2b04      	cmp	r3, #4
 8002ad4:	bf28      	it	cs
 8002ad6:	2304      	movcs	r3, #4
 8002ad8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	3304      	adds	r3, #4
 8002ade:	2b06      	cmp	r3, #6
 8002ae0:	d902      	bls.n	8002ae8 <NVIC_EncodePriority+0x30>
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	3b03      	subs	r3, #3
 8002ae6:	e000      	b.n	8002aea <NVIC_EncodePriority+0x32>
 8002ae8:	2300      	movs	r3, #0
 8002aea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	43da      	mvns	r2, r3
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	401a      	ands	r2, r3
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b00:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	fa01 f303 	lsl.w	r3, r1, r3
 8002b0a:	43d9      	mvns	r1, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b10:	4313      	orrs	r3, r2
         );
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3724      	adds	r7, #36	; 0x24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr

08002b1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	3b01      	subs	r3, #1
 8002b28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b2c:	d301      	bcc.n	8002b32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e00f      	b.n	8002b52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b32:	4a0a      	ldr	r2, [pc, #40]	; (8002b5c <SysTick_Config+0x40>)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3b01      	subs	r3, #1
 8002b38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b3a:	210f      	movs	r1, #15
 8002b3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b40:	f7ff ff90 	bl	8002a64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b44:	4b05      	ldr	r3, [pc, #20]	; (8002b5c <SysTick_Config+0x40>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b4a:	4b04      	ldr	r3, [pc, #16]	; (8002b5c <SysTick_Config+0x40>)
 8002b4c:	2207      	movs	r2, #7
 8002b4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	e000e010 	.word	0xe000e010

08002b60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f7ff ff2d 	bl	80029c8 <__NVIC_SetPriorityGrouping>
}
 8002b6e:	bf00      	nop
 8002b70:	3708      	adds	r7, #8
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b086      	sub	sp, #24
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	60b9      	str	r1, [r7, #8]
 8002b80:	607a      	str	r2, [r7, #4]
 8002b82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b84:	2300      	movs	r3, #0
 8002b86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b88:	f7ff ff42 	bl	8002a10 <__NVIC_GetPriorityGrouping>
 8002b8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	68b9      	ldr	r1, [r7, #8]
 8002b92:	6978      	ldr	r0, [r7, #20]
 8002b94:	f7ff ff90 	bl	8002ab8 <NVIC_EncodePriority>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b9e:	4611      	mov	r1, r2
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff ff5f 	bl	8002a64 <__NVIC_SetPriority>
}
 8002ba6:	bf00      	nop
 8002ba8:	3718      	adds	r7, #24
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b082      	sub	sp, #8
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff ff35 	bl	8002a2c <__NVIC_EnableIRQ>
}
 8002bc2:	bf00      	nop
 8002bc4:	3708      	adds	r7, #8
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b082      	sub	sp, #8
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f7ff ffa2 	bl	8002b1c <SysTick_Config>
 8002bd8:	4603      	mov	r3, r0
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3708      	adds	r7, #8
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
	...

08002be4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2b04      	cmp	r3, #4
 8002bf0:	d106      	bne.n	8002c00 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002bf2:	4b09      	ldr	r3, [pc, #36]	; (8002c18 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a08      	ldr	r2, [pc, #32]	; (8002c18 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002bf8:	f043 0304 	orr.w	r3, r3, #4
 8002bfc:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8002bfe:	e005      	b.n	8002c0c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8002c00:	4b05      	ldr	r3, [pc, #20]	; (8002c18 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a04      	ldr	r2, [pc, #16]	; (8002c18 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002c06:	f023 0304 	bic.w	r3, r3, #4
 8002c0a:	6013      	str	r3, [r2, #0]
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bc80      	pop	{r7}
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	e000e010 	.word	0xe000e010

08002c1c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c24:	2300      	movs	r3, #0
 8002c26:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d005      	beq.n	8002c3e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2204      	movs	r2, #4
 8002c36:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	73fb      	strb	r3, [r7, #15]
 8002c3c:	e051      	b.n	8002ce2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 020e 	bic.w	r2, r2, #14
 8002c4c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f022 0201 	bic.w	r2, r2, #1
 8002c5c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a22      	ldr	r2, [pc, #136]	; (8002cec <HAL_DMA_Abort_IT+0xd0>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d029      	beq.n	8002cbc <HAL_DMA_Abort_IT+0xa0>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a20      	ldr	r2, [pc, #128]	; (8002cf0 <HAL_DMA_Abort_IT+0xd4>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d022      	beq.n	8002cb8 <HAL_DMA_Abort_IT+0x9c>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a1f      	ldr	r2, [pc, #124]	; (8002cf4 <HAL_DMA_Abort_IT+0xd8>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d01a      	beq.n	8002cb2 <HAL_DMA_Abort_IT+0x96>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a1d      	ldr	r2, [pc, #116]	; (8002cf8 <HAL_DMA_Abort_IT+0xdc>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d012      	beq.n	8002cac <HAL_DMA_Abort_IT+0x90>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a1c      	ldr	r2, [pc, #112]	; (8002cfc <HAL_DMA_Abort_IT+0xe0>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d00a      	beq.n	8002ca6 <HAL_DMA_Abort_IT+0x8a>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a1a      	ldr	r2, [pc, #104]	; (8002d00 <HAL_DMA_Abort_IT+0xe4>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d102      	bne.n	8002ca0 <HAL_DMA_Abort_IT+0x84>
 8002c9a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002c9e:	e00e      	b.n	8002cbe <HAL_DMA_Abort_IT+0xa2>
 8002ca0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ca4:	e00b      	b.n	8002cbe <HAL_DMA_Abort_IT+0xa2>
 8002ca6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002caa:	e008      	b.n	8002cbe <HAL_DMA_Abort_IT+0xa2>
 8002cac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cb0:	e005      	b.n	8002cbe <HAL_DMA_Abort_IT+0xa2>
 8002cb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cb6:	e002      	b.n	8002cbe <HAL_DMA_Abort_IT+0xa2>
 8002cb8:	2310      	movs	r3, #16
 8002cba:	e000      	b.n	8002cbe <HAL_DMA_Abort_IT+0xa2>
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	4a11      	ldr	r2, [pc, #68]	; (8002d04 <HAL_DMA_Abort_IT+0xe8>)
 8002cc0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d003      	beq.n	8002ce2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	4798      	blx	r3
    } 
  }
  return status;
 8002ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3710      	adds	r7, #16
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	40020008 	.word	0x40020008
 8002cf0:	4002001c 	.word	0x4002001c
 8002cf4:	40020030 	.word	0x40020030
 8002cf8:	40020044 	.word	0x40020044
 8002cfc:	40020058 	.word	0x40020058
 8002d00:	4002006c 	.word	0x4002006c
 8002d04:	40020000 	.word	0x40020000

08002d08 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b08b      	sub	sp, #44	; 0x2c
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d12:	2300      	movs	r3, #0
 8002d14:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d16:	2300      	movs	r3, #0
 8002d18:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d1a:	e127      	b.n	8002f6c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	69fa      	ldr	r2, [r7, #28]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	f040 8116 	bne.w	8002f66 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	2b12      	cmp	r3, #18
 8002d40:	d034      	beq.n	8002dac <HAL_GPIO_Init+0xa4>
 8002d42:	2b12      	cmp	r3, #18
 8002d44:	d80d      	bhi.n	8002d62 <HAL_GPIO_Init+0x5a>
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d02b      	beq.n	8002da2 <HAL_GPIO_Init+0x9a>
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d804      	bhi.n	8002d58 <HAL_GPIO_Init+0x50>
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d031      	beq.n	8002db6 <HAL_GPIO_Init+0xae>
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d01c      	beq.n	8002d90 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d56:	e048      	b.n	8002dea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002d58:	2b03      	cmp	r3, #3
 8002d5a:	d043      	beq.n	8002de4 <HAL_GPIO_Init+0xdc>
 8002d5c:	2b11      	cmp	r3, #17
 8002d5e:	d01b      	beq.n	8002d98 <HAL_GPIO_Init+0x90>
          break;
 8002d60:	e043      	b.n	8002dea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002d62:	4a89      	ldr	r2, [pc, #548]	; (8002f88 <HAL_GPIO_Init+0x280>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d026      	beq.n	8002db6 <HAL_GPIO_Init+0xae>
 8002d68:	4a87      	ldr	r2, [pc, #540]	; (8002f88 <HAL_GPIO_Init+0x280>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d806      	bhi.n	8002d7c <HAL_GPIO_Init+0x74>
 8002d6e:	4a87      	ldr	r2, [pc, #540]	; (8002f8c <HAL_GPIO_Init+0x284>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d020      	beq.n	8002db6 <HAL_GPIO_Init+0xae>
 8002d74:	4a86      	ldr	r2, [pc, #536]	; (8002f90 <HAL_GPIO_Init+0x288>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d01d      	beq.n	8002db6 <HAL_GPIO_Init+0xae>
          break;
 8002d7a:	e036      	b.n	8002dea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002d7c:	4a85      	ldr	r2, [pc, #532]	; (8002f94 <HAL_GPIO_Init+0x28c>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d019      	beq.n	8002db6 <HAL_GPIO_Init+0xae>
 8002d82:	4a85      	ldr	r2, [pc, #532]	; (8002f98 <HAL_GPIO_Init+0x290>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d016      	beq.n	8002db6 <HAL_GPIO_Init+0xae>
 8002d88:	4a84      	ldr	r2, [pc, #528]	; (8002f9c <HAL_GPIO_Init+0x294>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d013      	beq.n	8002db6 <HAL_GPIO_Init+0xae>
          break;
 8002d8e:	e02c      	b.n	8002dea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	623b      	str	r3, [r7, #32]
          break;
 8002d96:	e028      	b.n	8002dea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	3304      	adds	r3, #4
 8002d9e:	623b      	str	r3, [r7, #32]
          break;
 8002da0:	e023      	b.n	8002dea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	3308      	adds	r3, #8
 8002da8:	623b      	str	r3, [r7, #32]
          break;
 8002daa:	e01e      	b.n	8002dea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	330c      	adds	r3, #12
 8002db2:	623b      	str	r3, [r7, #32]
          break;
 8002db4:	e019      	b.n	8002dea <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d102      	bne.n	8002dc4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002dbe:	2304      	movs	r3, #4
 8002dc0:	623b      	str	r3, [r7, #32]
          break;
 8002dc2:	e012      	b.n	8002dea <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d105      	bne.n	8002dd8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002dcc:	2308      	movs	r3, #8
 8002dce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	69fa      	ldr	r2, [r7, #28]
 8002dd4:	611a      	str	r2, [r3, #16]
          break;
 8002dd6:	e008      	b.n	8002dea <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002dd8:	2308      	movs	r3, #8
 8002dda:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	69fa      	ldr	r2, [r7, #28]
 8002de0:	615a      	str	r2, [r3, #20]
          break;
 8002de2:	e002      	b.n	8002dea <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002de4:	2300      	movs	r3, #0
 8002de6:	623b      	str	r3, [r7, #32]
          break;
 8002de8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	2bff      	cmp	r3, #255	; 0xff
 8002dee:	d801      	bhi.n	8002df4 <HAL_GPIO_Init+0xec>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	e001      	b.n	8002df8 <HAL_GPIO_Init+0xf0>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	3304      	adds	r3, #4
 8002df8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002dfa:	69bb      	ldr	r3, [r7, #24]
 8002dfc:	2bff      	cmp	r3, #255	; 0xff
 8002dfe:	d802      	bhi.n	8002e06 <HAL_GPIO_Init+0xfe>
 8002e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	e002      	b.n	8002e0c <HAL_GPIO_Init+0x104>
 8002e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e08:	3b08      	subs	r3, #8
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	210f      	movs	r1, #15
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	fa01 f303 	lsl.w	r3, r1, r3
 8002e1a:	43db      	mvns	r3, r3
 8002e1c:	401a      	ands	r2, r3
 8002e1e:	6a39      	ldr	r1, [r7, #32]
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	fa01 f303 	lsl.w	r3, r1, r3
 8002e26:	431a      	orrs	r2, r3
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f000 8096 	beq.w	8002f66 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e3a:	4b59      	ldr	r3, [pc, #356]	; (8002fa0 <HAL_GPIO_Init+0x298>)
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	4a58      	ldr	r2, [pc, #352]	; (8002fa0 <HAL_GPIO_Init+0x298>)
 8002e40:	f043 0301 	orr.w	r3, r3, #1
 8002e44:	6193      	str	r3, [r2, #24]
 8002e46:	4b56      	ldr	r3, [pc, #344]	; (8002fa0 <HAL_GPIO_Init+0x298>)
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	60bb      	str	r3, [r7, #8]
 8002e50:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e52:	4a54      	ldr	r2, [pc, #336]	; (8002fa4 <HAL_GPIO_Init+0x29c>)
 8002e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e56:	089b      	lsrs	r3, r3, #2
 8002e58:	3302      	adds	r3, #2
 8002e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e5e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e62:	f003 0303 	and.w	r3, r3, #3
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	220f      	movs	r2, #15
 8002e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6e:	43db      	mvns	r3, r3
 8002e70:	68fa      	ldr	r2, [r7, #12]
 8002e72:	4013      	ands	r3, r2
 8002e74:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a4b      	ldr	r2, [pc, #300]	; (8002fa8 <HAL_GPIO_Init+0x2a0>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d013      	beq.n	8002ea6 <HAL_GPIO_Init+0x19e>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a4a      	ldr	r2, [pc, #296]	; (8002fac <HAL_GPIO_Init+0x2a4>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d00d      	beq.n	8002ea2 <HAL_GPIO_Init+0x19a>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a49      	ldr	r2, [pc, #292]	; (8002fb0 <HAL_GPIO_Init+0x2a8>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d007      	beq.n	8002e9e <HAL_GPIO_Init+0x196>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a48      	ldr	r2, [pc, #288]	; (8002fb4 <HAL_GPIO_Init+0x2ac>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d101      	bne.n	8002e9a <HAL_GPIO_Init+0x192>
 8002e96:	2303      	movs	r3, #3
 8002e98:	e006      	b.n	8002ea8 <HAL_GPIO_Init+0x1a0>
 8002e9a:	2304      	movs	r3, #4
 8002e9c:	e004      	b.n	8002ea8 <HAL_GPIO_Init+0x1a0>
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	e002      	b.n	8002ea8 <HAL_GPIO_Init+0x1a0>
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e000      	b.n	8002ea8 <HAL_GPIO_Init+0x1a0>
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eaa:	f002 0203 	and.w	r2, r2, #3
 8002eae:	0092      	lsls	r2, r2, #2
 8002eb0:	4093      	lsls	r3, r2
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002eb8:	493a      	ldr	r1, [pc, #232]	; (8002fa4 <HAL_GPIO_Init+0x29c>)
 8002eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ebc:	089b      	lsrs	r3, r3, #2
 8002ebe:	3302      	adds	r3, #2
 8002ec0:	68fa      	ldr	r2, [r7, #12]
 8002ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d006      	beq.n	8002ee0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ed2:	4b39      	ldr	r3, [pc, #228]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	4938      	ldr	r1, [pc, #224]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002ed8:	69bb      	ldr	r3, [r7, #24]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	600b      	str	r3, [r1, #0]
 8002ede:	e006      	b.n	8002eee <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002ee0:	4b35      	ldr	r3, [pc, #212]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	43db      	mvns	r3, r3
 8002ee8:	4933      	ldr	r1, [pc, #204]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002eea:	4013      	ands	r3, r2
 8002eec:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d006      	beq.n	8002f08 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002efa:	4b2f      	ldr	r3, [pc, #188]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002efc:	685a      	ldr	r2, [r3, #4]
 8002efe:	492e      	ldr	r1, [pc, #184]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	604b      	str	r3, [r1, #4]
 8002f06:	e006      	b.n	8002f16 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f08:	4b2b      	ldr	r3, [pc, #172]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002f0a:	685a      	ldr	r2, [r3, #4]
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	43db      	mvns	r3, r3
 8002f10:	4929      	ldr	r1, [pc, #164]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002f12:	4013      	ands	r3, r2
 8002f14:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d006      	beq.n	8002f30 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f22:	4b25      	ldr	r3, [pc, #148]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002f24:	689a      	ldr	r2, [r3, #8]
 8002f26:	4924      	ldr	r1, [pc, #144]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	608b      	str	r3, [r1, #8]
 8002f2e:	e006      	b.n	8002f3e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f30:	4b21      	ldr	r3, [pc, #132]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002f32:	689a      	ldr	r2, [r3, #8]
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	43db      	mvns	r3, r3
 8002f38:	491f      	ldr	r1, [pc, #124]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d006      	beq.n	8002f58 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f4a:	4b1b      	ldr	r3, [pc, #108]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002f4c:	68da      	ldr	r2, [r3, #12]
 8002f4e:	491a      	ldr	r1, [pc, #104]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	60cb      	str	r3, [r1, #12]
 8002f56:	e006      	b.n	8002f66 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f58:	4b17      	ldr	r3, [pc, #92]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002f5a:	68da      	ldr	r2, [r3, #12]
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	43db      	mvns	r3, r3
 8002f60:	4915      	ldr	r1, [pc, #84]	; (8002fb8 <HAL_GPIO_Init+0x2b0>)
 8002f62:	4013      	ands	r3, r2
 8002f64:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f68:	3301      	adds	r3, #1
 8002f6a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f72:	fa22 f303 	lsr.w	r3, r2, r3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	f47f aed0 	bne.w	8002d1c <HAL_GPIO_Init+0x14>
  }
}
 8002f7c:	bf00      	nop
 8002f7e:	372c      	adds	r7, #44	; 0x2c
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bc80      	pop	{r7}
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	10210000 	.word	0x10210000
 8002f8c:	10110000 	.word	0x10110000
 8002f90:	10120000 	.word	0x10120000
 8002f94:	10310000 	.word	0x10310000
 8002f98:	10320000 	.word	0x10320000
 8002f9c:	10220000 	.word	0x10220000
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	40010000 	.word	0x40010000
 8002fa8:	40010800 	.word	0x40010800
 8002fac:	40010c00 	.word	0x40010c00
 8002fb0:	40011000 	.word	0x40011000
 8002fb4:	40011400 	.word	0x40011400
 8002fb8:	40010400 	.word	0x40010400

08002fbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	807b      	strh	r3, [r7, #2]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002fcc:	787b      	ldrb	r3, [r7, #1]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d003      	beq.n	8002fda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fd2:	887a      	ldrh	r2, [r7, #2]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002fd8:	e003      	b.n	8002fe2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002fda:	887b      	ldrh	r3, [r7, #2]
 8002fdc:	041a      	lsls	r2, r3, #16
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	611a      	str	r2, [r3, #16]
}
 8002fe2:	bf00      	nop
 8002fe4:	370c      	adds	r7, #12
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bc80      	pop	{r7}
 8002fea:	4770      	bx	lr

08002fec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b086      	sub	sp, #24
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d101      	bne.n	8002ffe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e26c      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	2b00      	cmp	r3, #0
 8003008:	f000 8087 	beq.w	800311a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800300c:	4b92      	ldr	r3, [pc, #584]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f003 030c 	and.w	r3, r3, #12
 8003014:	2b04      	cmp	r3, #4
 8003016:	d00c      	beq.n	8003032 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003018:	4b8f      	ldr	r3, [pc, #572]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f003 030c 	and.w	r3, r3, #12
 8003020:	2b08      	cmp	r3, #8
 8003022:	d112      	bne.n	800304a <HAL_RCC_OscConfig+0x5e>
 8003024:	4b8c      	ldr	r3, [pc, #560]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800302c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003030:	d10b      	bne.n	800304a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003032:	4b89      	ldr	r3, [pc, #548]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d06c      	beq.n	8003118 <HAL_RCC_OscConfig+0x12c>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d168      	bne.n	8003118 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e246      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003052:	d106      	bne.n	8003062 <HAL_RCC_OscConfig+0x76>
 8003054:	4b80      	ldr	r3, [pc, #512]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a7f      	ldr	r2, [pc, #508]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 800305a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800305e:	6013      	str	r3, [r2, #0]
 8003060:	e02e      	b.n	80030c0 <HAL_RCC_OscConfig+0xd4>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d10c      	bne.n	8003084 <HAL_RCC_OscConfig+0x98>
 800306a:	4b7b      	ldr	r3, [pc, #492]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a7a      	ldr	r2, [pc, #488]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 8003070:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003074:	6013      	str	r3, [r2, #0]
 8003076:	4b78      	ldr	r3, [pc, #480]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a77      	ldr	r2, [pc, #476]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 800307c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003080:	6013      	str	r3, [r2, #0]
 8003082:	e01d      	b.n	80030c0 <HAL_RCC_OscConfig+0xd4>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800308c:	d10c      	bne.n	80030a8 <HAL_RCC_OscConfig+0xbc>
 800308e:	4b72      	ldr	r3, [pc, #456]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a71      	ldr	r2, [pc, #452]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 8003094:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003098:	6013      	str	r3, [r2, #0]
 800309a:	4b6f      	ldr	r3, [pc, #444]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a6e      	ldr	r2, [pc, #440]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 80030a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030a4:	6013      	str	r3, [r2, #0]
 80030a6:	e00b      	b.n	80030c0 <HAL_RCC_OscConfig+0xd4>
 80030a8:	4b6b      	ldr	r3, [pc, #428]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a6a      	ldr	r2, [pc, #424]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 80030ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030b2:	6013      	str	r3, [r2, #0]
 80030b4:	4b68      	ldr	r3, [pc, #416]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a67      	ldr	r2, [pc, #412]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 80030ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d013      	beq.n	80030f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030c8:	f7ff fc74 	bl	80029b4 <HAL_GetTick>
 80030cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ce:	e008      	b.n	80030e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030d0:	f7ff fc70 	bl	80029b4 <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	2b64      	cmp	r3, #100	; 0x64
 80030dc:	d901      	bls.n	80030e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e1fa      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030e2:	4b5d      	ldr	r3, [pc, #372]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d0f0      	beq.n	80030d0 <HAL_RCC_OscConfig+0xe4>
 80030ee:	e014      	b.n	800311a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f0:	f7ff fc60 	bl	80029b4 <HAL_GetTick>
 80030f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030f6:	e008      	b.n	800310a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030f8:	f7ff fc5c 	bl	80029b4 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	2b64      	cmp	r3, #100	; 0x64
 8003104:	d901      	bls.n	800310a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e1e6      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800310a:	4b53      	ldr	r3, [pc, #332]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1f0      	bne.n	80030f8 <HAL_RCC_OscConfig+0x10c>
 8003116:	e000      	b.n	800311a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003118:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d063      	beq.n	80031ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003126:	4b4c      	ldr	r3, [pc, #304]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f003 030c 	and.w	r3, r3, #12
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00b      	beq.n	800314a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003132:	4b49      	ldr	r3, [pc, #292]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f003 030c 	and.w	r3, r3, #12
 800313a:	2b08      	cmp	r3, #8
 800313c:	d11c      	bne.n	8003178 <HAL_RCC_OscConfig+0x18c>
 800313e:	4b46      	ldr	r3, [pc, #280]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d116      	bne.n	8003178 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800314a:	4b43      	ldr	r3, [pc, #268]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	2b00      	cmp	r3, #0
 8003154:	d005      	beq.n	8003162 <HAL_RCC_OscConfig+0x176>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	2b01      	cmp	r3, #1
 800315c:	d001      	beq.n	8003162 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e1ba      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003162:	4b3d      	ldr	r3, [pc, #244]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	695b      	ldr	r3, [r3, #20]
 800316e:	00db      	lsls	r3, r3, #3
 8003170:	4939      	ldr	r1, [pc, #228]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 8003172:	4313      	orrs	r3, r2
 8003174:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003176:	e03a      	b.n	80031ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d020      	beq.n	80031c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003180:	4b36      	ldr	r3, [pc, #216]	; (800325c <HAL_RCC_OscConfig+0x270>)
 8003182:	2201      	movs	r2, #1
 8003184:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003186:	f7ff fc15 	bl	80029b4 <HAL_GetTick>
 800318a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800318c:	e008      	b.n	80031a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800318e:	f7ff fc11 	bl	80029b4 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	2b02      	cmp	r3, #2
 800319a:	d901      	bls.n	80031a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e19b      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031a0:	4b2d      	ldr	r3, [pc, #180]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d0f0      	beq.n	800318e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031ac:	4b2a      	ldr	r3, [pc, #168]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	695b      	ldr	r3, [r3, #20]
 80031b8:	00db      	lsls	r3, r3, #3
 80031ba:	4927      	ldr	r1, [pc, #156]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	600b      	str	r3, [r1, #0]
 80031c0:	e015      	b.n	80031ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031c2:	4b26      	ldr	r3, [pc, #152]	; (800325c <HAL_RCC_OscConfig+0x270>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c8:	f7ff fbf4 	bl	80029b4 <HAL_GetTick>
 80031cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031ce:	e008      	b.n	80031e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031d0:	f7ff fbf0 	bl	80029b4 <HAL_GetTick>
 80031d4:	4602      	mov	r2, r0
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d901      	bls.n	80031e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80031de:	2303      	movs	r3, #3
 80031e0:	e17a      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031e2:	4b1d      	ldr	r3, [pc, #116]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0302 	and.w	r3, r3, #2
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d1f0      	bne.n	80031d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0308 	and.w	r3, r3, #8
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d03a      	beq.n	8003270 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d019      	beq.n	8003236 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003202:	4b17      	ldr	r3, [pc, #92]	; (8003260 <HAL_RCC_OscConfig+0x274>)
 8003204:	2201      	movs	r2, #1
 8003206:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003208:	f7ff fbd4 	bl	80029b4 <HAL_GetTick>
 800320c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800320e:	e008      	b.n	8003222 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003210:	f7ff fbd0 	bl	80029b4 <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	2b02      	cmp	r3, #2
 800321c:	d901      	bls.n	8003222 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e15a      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003222:	4b0d      	ldr	r3, [pc, #52]	; (8003258 <HAL_RCC_OscConfig+0x26c>)
 8003224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d0f0      	beq.n	8003210 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800322e:	2001      	movs	r0, #1
 8003230:	f000 fada 	bl	80037e8 <RCC_Delay>
 8003234:	e01c      	b.n	8003270 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003236:	4b0a      	ldr	r3, [pc, #40]	; (8003260 <HAL_RCC_OscConfig+0x274>)
 8003238:	2200      	movs	r2, #0
 800323a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800323c:	f7ff fbba 	bl	80029b4 <HAL_GetTick>
 8003240:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003242:	e00f      	b.n	8003264 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003244:	f7ff fbb6 	bl	80029b4 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b02      	cmp	r3, #2
 8003250:	d908      	bls.n	8003264 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e140      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
 8003256:	bf00      	nop
 8003258:	40021000 	.word	0x40021000
 800325c:	42420000 	.word	0x42420000
 8003260:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003264:	4b9e      	ldr	r3, [pc, #632]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003268:	f003 0302 	and.w	r3, r3, #2
 800326c:	2b00      	cmp	r3, #0
 800326e:	d1e9      	bne.n	8003244 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	2b00      	cmp	r3, #0
 800327a:	f000 80a6 	beq.w	80033ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800327e:	2300      	movs	r3, #0
 8003280:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003282:	4b97      	ldr	r3, [pc, #604]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003284:	69db      	ldr	r3, [r3, #28]
 8003286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d10d      	bne.n	80032aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800328e:	4b94      	ldr	r3, [pc, #592]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003290:	69db      	ldr	r3, [r3, #28]
 8003292:	4a93      	ldr	r2, [pc, #588]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003294:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003298:	61d3      	str	r3, [r2, #28]
 800329a:	4b91      	ldr	r3, [pc, #580]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 800329c:	69db      	ldr	r3, [r3, #28]
 800329e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032a2:	60bb      	str	r3, [r7, #8]
 80032a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032a6:	2301      	movs	r3, #1
 80032a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032aa:	4b8e      	ldr	r3, [pc, #568]	; (80034e4 <HAL_RCC_OscConfig+0x4f8>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d118      	bne.n	80032e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032b6:	4b8b      	ldr	r3, [pc, #556]	; (80034e4 <HAL_RCC_OscConfig+0x4f8>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a8a      	ldr	r2, [pc, #552]	; (80034e4 <HAL_RCC_OscConfig+0x4f8>)
 80032bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032c2:	f7ff fb77 	bl	80029b4 <HAL_GetTick>
 80032c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032c8:	e008      	b.n	80032dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032ca:	f7ff fb73 	bl	80029b4 <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	2b64      	cmp	r3, #100	; 0x64
 80032d6:	d901      	bls.n	80032dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e0fd      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032dc:	4b81      	ldr	r3, [pc, #516]	; (80034e4 <HAL_RCC_OscConfig+0x4f8>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d0f0      	beq.n	80032ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d106      	bne.n	80032fe <HAL_RCC_OscConfig+0x312>
 80032f0:	4b7b      	ldr	r3, [pc, #492]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 80032f2:	6a1b      	ldr	r3, [r3, #32]
 80032f4:	4a7a      	ldr	r2, [pc, #488]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 80032f6:	f043 0301 	orr.w	r3, r3, #1
 80032fa:	6213      	str	r3, [r2, #32]
 80032fc:	e02d      	b.n	800335a <HAL_RCC_OscConfig+0x36e>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d10c      	bne.n	8003320 <HAL_RCC_OscConfig+0x334>
 8003306:	4b76      	ldr	r3, [pc, #472]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	4a75      	ldr	r2, [pc, #468]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 800330c:	f023 0301 	bic.w	r3, r3, #1
 8003310:	6213      	str	r3, [r2, #32]
 8003312:	4b73      	ldr	r3, [pc, #460]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003314:	6a1b      	ldr	r3, [r3, #32]
 8003316:	4a72      	ldr	r2, [pc, #456]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003318:	f023 0304 	bic.w	r3, r3, #4
 800331c:	6213      	str	r3, [r2, #32]
 800331e:	e01c      	b.n	800335a <HAL_RCC_OscConfig+0x36e>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	2b05      	cmp	r3, #5
 8003326:	d10c      	bne.n	8003342 <HAL_RCC_OscConfig+0x356>
 8003328:	4b6d      	ldr	r3, [pc, #436]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 800332a:	6a1b      	ldr	r3, [r3, #32]
 800332c:	4a6c      	ldr	r2, [pc, #432]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 800332e:	f043 0304 	orr.w	r3, r3, #4
 8003332:	6213      	str	r3, [r2, #32]
 8003334:	4b6a      	ldr	r3, [pc, #424]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003336:	6a1b      	ldr	r3, [r3, #32]
 8003338:	4a69      	ldr	r2, [pc, #420]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 800333a:	f043 0301 	orr.w	r3, r3, #1
 800333e:	6213      	str	r3, [r2, #32]
 8003340:	e00b      	b.n	800335a <HAL_RCC_OscConfig+0x36e>
 8003342:	4b67      	ldr	r3, [pc, #412]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003344:	6a1b      	ldr	r3, [r3, #32]
 8003346:	4a66      	ldr	r2, [pc, #408]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003348:	f023 0301 	bic.w	r3, r3, #1
 800334c:	6213      	str	r3, [r2, #32]
 800334e:	4b64      	ldr	r3, [pc, #400]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003350:	6a1b      	ldr	r3, [r3, #32]
 8003352:	4a63      	ldr	r2, [pc, #396]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003354:	f023 0304 	bic.w	r3, r3, #4
 8003358:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d015      	beq.n	800338e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003362:	f7ff fb27 	bl	80029b4 <HAL_GetTick>
 8003366:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003368:	e00a      	b.n	8003380 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800336a:	f7ff fb23 	bl	80029b4 <HAL_GetTick>
 800336e:	4602      	mov	r2, r0
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	f241 3288 	movw	r2, #5000	; 0x1388
 8003378:	4293      	cmp	r3, r2
 800337a:	d901      	bls.n	8003380 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e0ab      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003380:	4b57      	ldr	r3, [pc, #348]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	f003 0302 	and.w	r3, r3, #2
 8003388:	2b00      	cmp	r3, #0
 800338a:	d0ee      	beq.n	800336a <HAL_RCC_OscConfig+0x37e>
 800338c:	e014      	b.n	80033b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800338e:	f7ff fb11 	bl	80029b4 <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003394:	e00a      	b.n	80033ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003396:	f7ff fb0d 	bl	80029b4 <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d901      	bls.n	80033ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e095      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033ac:	4b4c      	ldr	r3, [pc, #304]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 80033ae:	6a1b      	ldr	r3, [r3, #32]
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d1ee      	bne.n	8003396 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80033b8:	7dfb      	ldrb	r3, [r7, #23]
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d105      	bne.n	80033ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033be:	4b48      	ldr	r3, [pc, #288]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 80033c0:	69db      	ldr	r3, [r3, #28]
 80033c2:	4a47      	ldr	r2, [pc, #284]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 80033c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	69db      	ldr	r3, [r3, #28]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	f000 8081 	beq.w	80034d6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033d4:	4b42      	ldr	r3, [pc, #264]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f003 030c 	and.w	r3, r3, #12
 80033dc:	2b08      	cmp	r3, #8
 80033de:	d061      	beq.n	80034a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	69db      	ldr	r3, [r3, #28]
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d146      	bne.n	8003476 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033e8:	4b3f      	ldr	r3, [pc, #252]	; (80034e8 <HAL_RCC_OscConfig+0x4fc>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ee:	f7ff fae1 	bl	80029b4 <HAL_GetTick>
 80033f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033f4:	e008      	b.n	8003408 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033f6:	f7ff fadd 	bl	80029b4 <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	2b02      	cmp	r3, #2
 8003402:	d901      	bls.n	8003408 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	e067      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003408:	4b35      	ldr	r3, [pc, #212]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d1f0      	bne.n	80033f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a1b      	ldr	r3, [r3, #32]
 8003418:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800341c:	d108      	bne.n	8003430 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800341e:	4b30      	ldr	r3, [pc, #192]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	492d      	ldr	r1, [pc, #180]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 800342c:	4313      	orrs	r3, r2
 800342e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003430:	4b2b      	ldr	r3, [pc, #172]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a19      	ldr	r1, [r3, #32]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003440:	430b      	orrs	r3, r1
 8003442:	4927      	ldr	r1, [pc, #156]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003444:	4313      	orrs	r3, r2
 8003446:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003448:	4b27      	ldr	r3, [pc, #156]	; (80034e8 <HAL_RCC_OscConfig+0x4fc>)
 800344a:	2201      	movs	r2, #1
 800344c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800344e:	f7ff fab1 	bl	80029b4 <HAL_GetTick>
 8003452:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003454:	e008      	b.n	8003468 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003456:	f7ff faad 	bl	80029b4 <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	2b02      	cmp	r3, #2
 8003462:	d901      	bls.n	8003468 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e037      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003468:	4b1d      	ldr	r3, [pc, #116]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d0f0      	beq.n	8003456 <HAL_RCC_OscConfig+0x46a>
 8003474:	e02f      	b.n	80034d6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003476:	4b1c      	ldr	r3, [pc, #112]	; (80034e8 <HAL_RCC_OscConfig+0x4fc>)
 8003478:	2200      	movs	r2, #0
 800347a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800347c:	f7ff fa9a 	bl	80029b4 <HAL_GetTick>
 8003480:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003482:	e008      	b.n	8003496 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003484:	f7ff fa96 	bl	80029b4 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b02      	cmp	r3, #2
 8003490:	d901      	bls.n	8003496 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e020      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003496:	4b12      	ldr	r3, [pc, #72]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1f0      	bne.n	8003484 <HAL_RCC_OscConfig+0x498>
 80034a2:	e018      	b.n	80034d6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	69db      	ldr	r3, [r3, #28]
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d101      	bne.n	80034b0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e013      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80034b0:	4b0b      	ldr	r3, [pc, #44]	; (80034e0 <HAL_RCC_OscConfig+0x4f4>)
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a1b      	ldr	r3, [r3, #32]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d106      	bne.n	80034d2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d001      	beq.n	80034d6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e000      	b.n	80034d8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80034d6:	2300      	movs	r3, #0
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3718      	adds	r7, #24
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	40021000 	.word	0x40021000
 80034e4:	40007000 	.word	0x40007000
 80034e8:	42420060 	.word	0x42420060

080034ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d101      	bne.n	8003500 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e0d0      	b.n	80036a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003500:	4b6a      	ldr	r3, [pc, #424]	; (80036ac <HAL_RCC_ClockConfig+0x1c0>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0307 	and.w	r3, r3, #7
 8003508:	683a      	ldr	r2, [r7, #0]
 800350a:	429a      	cmp	r2, r3
 800350c:	d910      	bls.n	8003530 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800350e:	4b67      	ldr	r3, [pc, #412]	; (80036ac <HAL_RCC_ClockConfig+0x1c0>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f023 0207 	bic.w	r2, r3, #7
 8003516:	4965      	ldr	r1, [pc, #404]	; (80036ac <HAL_RCC_ClockConfig+0x1c0>)
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	4313      	orrs	r3, r2
 800351c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800351e:	4b63      	ldr	r3, [pc, #396]	; (80036ac <HAL_RCC_ClockConfig+0x1c0>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0307 	and.w	r3, r3, #7
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	429a      	cmp	r2, r3
 800352a:	d001      	beq.n	8003530 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e0b8      	b.n	80036a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0302 	and.w	r3, r3, #2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d020      	beq.n	800357e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0304 	and.w	r3, r3, #4
 8003544:	2b00      	cmp	r3, #0
 8003546:	d005      	beq.n	8003554 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003548:	4b59      	ldr	r3, [pc, #356]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	4a58      	ldr	r2, [pc, #352]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 800354e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003552:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0308 	and.w	r3, r3, #8
 800355c:	2b00      	cmp	r3, #0
 800355e:	d005      	beq.n	800356c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003560:	4b53      	ldr	r3, [pc, #332]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	4a52      	ldr	r2, [pc, #328]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003566:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800356a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800356c:	4b50      	ldr	r3, [pc, #320]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	494d      	ldr	r1, [pc, #308]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 800357a:	4313      	orrs	r3, r2
 800357c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0301 	and.w	r3, r3, #1
 8003586:	2b00      	cmp	r3, #0
 8003588:	d040      	beq.n	800360c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	2b01      	cmp	r3, #1
 8003590:	d107      	bne.n	80035a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003592:	4b47      	ldr	r3, [pc, #284]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d115      	bne.n	80035ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e07f      	b.n	80036a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d107      	bne.n	80035ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035aa:	4b41      	ldr	r3, [pc, #260]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d109      	bne.n	80035ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e073      	b.n	80036a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035ba:	4b3d      	ldr	r3, [pc, #244]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e06b      	b.n	80036a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035ca:	4b39      	ldr	r3, [pc, #228]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f023 0203 	bic.w	r2, r3, #3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	4936      	ldr	r1, [pc, #216]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 80035d8:	4313      	orrs	r3, r2
 80035da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035dc:	f7ff f9ea 	bl	80029b4 <HAL_GetTick>
 80035e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035e2:	e00a      	b.n	80035fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035e4:	f7ff f9e6 	bl	80029b4 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e053      	b.n	80036a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035fa:	4b2d      	ldr	r3, [pc, #180]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f003 020c 	and.w	r2, r3, #12
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	429a      	cmp	r2, r3
 800360a:	d1eb      	bne.n	80035e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800360c:	4b27      	ldr	r3, [pc, #156]	; (80036ac <HAL_RCC_ClockConfig+0x1c0>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0307 	and.w	r3, r3, #7
 8003614:	683a      	ldr	r2, [r7, #0]
 8003616:	429a      	cmp	r2, r3
 8003618:	d210      	bcs.n	800363c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800361a:	4b24      	ldr	r3, [pc, #144]	; (80036ac <HAL_RCC_ClockConfig+0x1c0>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f023 0207 	bic.w	r2, r3, #7
 8003622:	4922      	ldr	r1, [pc, #136]	; (80036ac <HAL_RCC_ClockConfig+0x1c0>)
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	4313      	orrs	r3, r2
 8003628:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800362a:	4b20      	ldr	r3, [pc, #128]	; (80036ac <HAL_RCC_ClockConfig+0x1c0>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0307 	and.w	r3, r3, #7
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	429a      	cmp	r2, r3
 8003636:	d001      	beq.n	800363c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e032      	b.n	80036a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0304 	and.w	r3, r3, #4
 8003644:	2b00      	cmp	r3, #0
 8003646:	d008      	beq.n	800365a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003648:	4b19      	ldr	r3, [pc, #100]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	4916      	ldr	r1, [pc, #88]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003656:	4313      	orrs	r3, r2
 8003658:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0308 	and.w	r3, r3, #8
 8003662:	2b00      	cmp	r3, #0
 8003664:	d009      	beq.n	800367a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003666:	4b12      	ldr	r3, [pc, #72]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	00db      	lsls	r3, r3, #3
 8003674:	490e      	ldr	r1, [pc, #56]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003676:	4313      	orrs	r3, r2
 8003678:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800367a:	f000 f821 	bl	80036c0 <HAL_RCC_GetSysClockFreq>
 800367e:	4601      	mov	r1, r0
 8003680:	4b0b      	ldr	r3, [pc, #44]	; (80036b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	091b      	lsrs	r3, r3, #4
 8003686:	f003 030f 	and.w	r3, r3, #15
 800368a:	4a0a      	ldr	r2, [pc, #40]	; (80036b4 <HAL_RCC_ClockConfig+0x1c8>)
 800368c:	5cd3      	ldrb	r3, [r2, r3]
 800368e:	fa21 f303 	lsr.w	r3, r1, r3
 8003692:	4a09      	ldr	r2, [pc, #36]	; (80036b8 <HAL_RCC_ClockConfig+0x1cc>)
 8003694:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003696:	4b09      	ldr	r3, [pc, #36]	; (80036bc <HAL_RCC_ClockConfig+0x1d0>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4618      	mov	r0, r3
 800369c:	f7ff f948 	bl	8002930 <HAL_InitTick>

  return HAL_OK;
 80036a0:	2300      	movs	r3, #0
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3710      	adds	r7, #16
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	40022000 	.word	0x40022000
 80036b0:	40021000 	.word	0x40021000
 80036b4:	08008c48 	.word	0x08008c48
 80036b8:	2000138c 	.word	0x2000138c
 80036bc:	20001390 	.word	0x20001390

080036c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036c0:	b490      	push	{r4, r7}
 80036c2:	b08a      	sub	sp, #40	; 0x28
 80036c4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80036c6:	4b2a      	ldr	r3, [pc, #168]	; (8003770 <HAL_RCC_GetSysClockFreq+0xb0>)
 80036c8:	1d3c      	adds	r4, r7, #4
 80036ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80036d0:	4b28      	ldr	r3, [pc, #160]	; (8003774 <HAL_RCC_GetSysClockFreq+0xb4>)
 80036d2:	881b      	ldrh	r3, [r3, #0]
 80036d4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80036d6:	2300      	movs	r3, #0
 80036d8:	61fb      	str	r3, [r7, #28]
 80036da:	2300      	movs	r3, #0
 80036dc:	61bb      	str	r3, [r7, #24]
 80036de:	2300      	movs	r3, #0
 80036e0:	627b      	str	r3, [r7, #36]	; 0x24
 80036e2:	2300      	movs	r3, #0
 80036e4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80036e6:	2300      	movs	r3, #0
 80036e8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80036ea:	4b23      	ldr	r3, [pc, #140]	; (8003778 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	f003 030c 	and.w	r3, r3, #12
 80036f6:	2b04      	cmp	r3, #4
 80036f8:	d002      	beq.n	8003700 <HAL_RCC_GetSysClockFreq+0x40>
 80036fa:	2b08      	cmp	r3, #8
 80036fc:	d003      	beq.n	8003706 <HAL_RCC_GetSysClockFreq+0x46>
 80036fe:	e02d      	b.n	800375c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003700:	4b1e      	ldr	r3, [pc, #120]	; (800377c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003702:	623b      	str	r3, [r7, #32]
      break;
 8003704:	e02d      	b.n	8003762 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	0c9b      	lsrs	r3, r3, #18
 800370a:	f003 030f 	and.w	r3, r3, #15
 800370e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003712:	4413      	add	r3, r2
 8003714:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003718:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d013      	beq.n	800374c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003724:	4b14      	ldr	r3, [pc, #80]	; (8003778 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	0c5b      	lsrs	r3, r3, #17
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003732:	4413      	add	r3, r2
 8003734:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003738:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	4a0f      	ldr	r2, [pc, #60]	; (800377c <HAL_RCC_GetSysClockFreq+0xbc>)
 800373e:	fb02 f203 	mul.w	r2, r2, r3
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	fbb2 f3f3 	udiv	r3, r2, r3
 8003748:	627b      	str	r3, [r7, #36]	; 0x24
 800374a:	e004      	b.n	8003756 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	4a0c      	ldr	r2, [pc, #48]	; (8003780 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003750:	fb02 f303 	mul.w	r3, r2, r3
 8003754:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003758:	623b      	str	r3, [r7, #32]
      break;
 800375a:	e002      	b.n	8003762 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800375c:	4b07      	ldr	r3, [pc, #28]	; (800377c <HAL_RCC_GetSysClockFreq+0xbc>)
 800375e:	623b      	str	r3, [r7, #32]
      break;
 8003760:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003762:	6a3b      	ldr	r3, [r7, #32]
}
 8003764:	4618      	mov	r0, r3
 8003766:	3728      	adds	r7, #40	; 0x28
 8003768:	46bd      	mov	sp, r7
 800376a:	bc90      	pop	{r4, r7}
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	08008c34 	.word	0x08008c34
 8003774:	08008c44 	.word	0x08008c44
 8003778:	40021000 	.word	0x40021000
 800377c:	007a1200 	.word	0x007a1200
 8003780:	003d0900 	.word	0x003d0900

08003784 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003784:	b480      	push	{r7}
 8003786:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003788:	4b02      	ldr	r3, [pc, #8]	; (8003794 <HAL_RCC_GetHCLKFreq+0x10>)
 800378a:	681b      	ldr	r3, [r3, #0]
}
 800378c:	4618      	mov	r0, r3
 800378e:	46bd      	mov	sp, r7
 8003790:	bc80      	pop	{r7}
 8003792:	4770      	bx	lr
 8003794:	2000138c 	.word	0x2000138c

08003798 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800379c:	f7ff fff2 	bl	8003784 <HAL_RCC_GetHCLKFreq>
 80037a0:	4601      	mov	r1, r0
 80037a2:	4b05      	ldr	r3, [pc, #20]	; (80037b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	0a1b      	lsrs	r3, r3, #8
 80037a8:	f003 0307 	and.w	r3, r3, #7
 80037ac:	4a03      	ldr	r2, [pc, #12]	; (80037bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80037ae:	5cd3      	ldrb	r3, [r2, r3]
 80037b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	40021000 	.word	0x40021000
 80037bc:	08008c58 	.word	0x08008c58

080037c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037c4:	f7ff ffde 	bl	8003784 <HAL_RCC_GetHCLKFreq>
 80037c8:	4601      	mov	r1, r0
 80037ca:	4b05      	ldr	r3, [pc, #20]	; (80037e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	0adb      	lsrs	r3, r3, #11
 80037d0:	f003 0307 	and.w	r3, r3, #7
 80037d4:	4a03      	ldr	r2, [pc, #12]	; (80037e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037d6:	5cd3      	ldrb	r3, [r2, r3]
 80037d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80037dc:	4618      	mov	r0, r3
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	40021000 	.word	0x40021000
 80037e4:	08008c58 	.word	0x08008c58

080037e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80037f0:	4b0a      	ldr	r3, [pc, #40]	; (800381c <RCC_Delay+0x34>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a0a      	ldr	r2, [pc, #40]	; (8003820 <RCC_Delay+0x38>)
 80037f6:	fba2 2303 	umull	r2, r3, r2, r3
 80037fa:	0a5b      	lsrs	r3, r3, #9
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	fb02 f303 	mul.w	r3, r2, r3
 8003802:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003804:	bf00      	nop
  }
  while (Delay --);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	1e5a      	subs	r2, r3, #1
 800380a:	60fa      	str	r2, [r7, #12]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d1f9      	bne.n	8003804 <RCC_Delay+0x1c>
}
 8003810:	bf00      	nop
 8003812:	3714      	adds	r7, #20
 8003814:	46bd      	mov	sp, r7
 8003816:	bc80      	pop	{r7}
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	2000138c 	.word	0x2000138c
 8003820:	10624dd3 	.word	0x10624dd3

08003824 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e01d      	b.n	8003872 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800383c:	b2db      	uxtb	r3, r3
 800383e:	2b00      	cmp	r3, #0
 8003840:	d106      	bne.n	8003850 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2200      	movs	r2, #0
 8003846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f7fd ff80 	bl	8001750 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2202      	movs	r2, #2
 8003854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	3304      	adds	r3, #4
 8003860:	4619      	mov	r1, r3
 8003862:	4610      	mov	r0, r2
 8003864:	f000 fa84 	bl	8003d70 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}

0800387a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800387a:	b480      	push	{r7}
 800387c:	b085      	sub	sp, #20
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	68da      	ldr	r2, [r3, #12]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f042 0201 	orr.w	r2, r2, #1
 8003890:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	f003 0307 	and.w	r3, r3, #7
 800389c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2b06      	cmp	r3, #6
 80038a2:	d007      	beq.n	80038b4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f042 0201 	orr.w	r2, r2, #1
 80038b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3714      	adds	r7, #20
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bc80      	pop	{r7}
 80038be:	4770      	bx	lr

080038c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e01d      	b.n	800390e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d106      	bne.n	80038ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f000 f815 	bl	8003916 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2202      	movs	r2, #2
 80038f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	3304      	adds	r3, #4
 80038fc:	4619      	mov	r1, r3
 80038fe:	4610      	mov	r0, r2
 8003900:	f000 fa36 	bl	8003d70 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2201      	movs	r2, #1
 8003908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}

08003916 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003916:	b480      	push	{r7}
 8003918:	b083      	sub	sp, #12
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800391e:	bf00      	nop
 8003920:	370c      	adds	r7, #12
 8003922:	46bd      	mov	sp, r7
 8003924:	bc80      	pop	{r7}
 8003926:	4770      	bx	lr

08003928 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2201      	movs	r2, #1
 8003938:	6839      	ldr	r1, [r7, #0]
 800393a:	4618      	mov	r0, r3
 800393c:	f000 fc02 	bl	8004144 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a10      	ldr	r2, [pc, #64]	; (8003988 <HAL_TIM_PWM_Start+0x60>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d107      	bne.n	800395a <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003958:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	f003 0307 	and.w	r3, r3, #7
 8003964:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2b06      	cmp	r3, #6
 800396a:	d007      	beq.n	800397c <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f042 0201 	orr.w	r2, r2, #1
 800397a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	40012c00 	.word	0x40012c00

0800398c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	2b02      	cmp	r3, #2
 80039a0:	d122      	bne.n	80039e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	f003 0302 	and.w	r3, r3, #2
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d11b      	bne.n	80039e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f06f 0202 	mvn.w	r2, #2
 80039b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2201      	movs	r2, #1
 80039be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	f003 0303 	and.w	r3, r3, #3
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 f9b3 	bl	8003d3a <HAL_TIM_IC_CaptureCallback>
 80039d4:	e005      	b.n	80039e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 f9a6 	bl	8003d28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 f9b5 	bl	8003d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	f003 0304 	and.w	r3, r3, #4
 80039f2:	2b04      	cmp	r3, #4
 80039f4:	d122      	bne.n	8003a3c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	f003 0304 	and.w	r3, r3, #4
 8003a00:	2b04      	cmp	r3, #4
 8003a02:	d11b      	bne.n	8003a3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f06f 0204 	mvn.w	r2, #4
 8003a0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2202      	movs	r2, #2
 8003a12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 f989 	bl	8003d3a <HAL_TIM_IC_CaptureCallback>
 8003a28:	e005      	b.n	8003a36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 f97c 	bl	8003d28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f000 f98b 	bl	8003d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	f003 0308 	and.w	r3, r3, #8
 8003a46:	2b08      	cmp	r3, #8
 8003a48:	d122      	bne.n	8003a90 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	f003 0308 	and.w	r3, r3, #8
 8003a54:	2b08      	cmp	r3, #8
 8003a56:	d11b      	bne.n	8003a90 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f06f 0208 	mvn.w	r2, #8
 8003a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2204      	movs	r2, #4
 8003a66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	f003 0303 	and.w	r3, r3, #3
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d003      	beq.n	8003a7e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 f95f 	bl	8003d3a <HAL_TIM_IC_CaptureCallback>
 8003a7c:	e005      	b.n	8003a8a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 f952 	bl	8003d28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f000 f961 	bl	8003d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	f003 0310 	and.w	r3, r3, #16
 8003a9a:	2b10      	cmp	r3, #16
 8003a9c:	d122      	bne.n	8003ae4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	f003 0310 	and.w	r3, r3, #16
 8003aa8:	2b10      	cmp	r3, #16
 8003aaa:	d11b      	bne.n	8003ae4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f06f 0210 	mvn.w	r2, #16
 8003ab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2208      	movs	r2, #8
 8003aba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	69db      	ldr	r3, [r3, #28]
 8003ac2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d003      	beq.n	8003ad2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 f935 	bl	8003d3a <HAL_TIM_IC_CaptureCallback>
 8003ad0:	e005      	b.n	8003ade <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 f928 	bl	8003d28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 f937 	bl	8003d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d10e      	bne.n	8003b10 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d107      	bne.n	8003b10 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f06f 0201 	mvn.w	r2, #1
 8003b08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f7fe fb48 	bl	80021a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	691b      	ldr	r3, [r3, #16]
 8003b16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b1a:	2b80      	cmp	r3, #128	; 0x80
 8003b1c:	d10e      	bne.n	8003b3c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b28:	2b80      	cmp	r3, #128	; 0x80
 8003b2a:	d107      	bne.n	8003b3c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f000 fb31 	bl	800419e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b46:	2b40      	cmp	r3, #64	; 0x40
 8003b48:	d10e      	bne.n	8003b68 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b54:	2b40      	cmp	r3, #64	; 0x40
 8003b56:	d107      	bne.n	8003b68 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f8fb 	bl	8003d5e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	f003 0320 	and.w	r3, r3, #32
 8003b72:	2b20      	cmp	r3, #32
 8003b74:	d10e      	bne.n	8003b94 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	f003 0320 	and.w	r3, r3, #32
 8003b80:	2b20      	cmp	r3, #32
 8003b82:	d107      	bne.n	8003b94 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f06f 0220 	mvn.w	r2, #32
 8003b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 fafc 	bl	800418c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b94:	bf00      	nop
 8003b96:	3708      	adds	r7, #8
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b084      	sub	sp, #16
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d101      	bne.n	8003bb6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	e0b4      	b.n	8003d20 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2202      	movs	r2, #2
 8003bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2b0c      	cmp	r3, #12
 8003bca:	f200 809f 	bhi.w	8003d0c <HAL_TIM_PWM_ConfigChannel+0x170>
 8003bce:	a201      	add	r2, pc, #4	; (adr r2, 8003bd4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd4:	08003c09 	.word	0x08003c09
 8003bd8:	08003d0d 	.word	0x08003d0d
 8003bdc:	08003d0d 	.word	0x08003d0d
 8003be0:	08003d0d 	.word	0x08003d0d
 8003be4:	08003c49 	.word	0x08003c49
 8003be8:	08003d0d 	.word	0x08003d0d
 8003bec:	08003d0d 	.word	0x08003d0d
 8003bf0:	08003d0d 	.word	0x08003d0d
 8003bf4:	08003c8b 	.word	0x08003c8b
 8003bf8:	08003d0d 	.word	0x08003d0d
 8003bfc:	08003d0d 	.word	0x08003d0d
 8003c00:	08003d0d 	.word	0x08003d0d
 8003c04:	08003ccb 	.word	0x08003ccb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	68b9      	ldr	r1, [r7, #8]
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f000 f910 	bl	8003e34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	699a      	ldr	r2, [r3, #24]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f042 0208 	orr.w	r2, r2, #8
 8003c22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	699a      	ldr	r2, [r3, #24]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f022 0204 	bic.w	r2, r2, #4
 8003c32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	6999      	ldr	r1, [r3, #24]
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	691a      	ldr	r2, [r3, #16]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	430a      	orrs	r2, r1
 8003c44:	619a      	str	r2, [r3, #24]
      break;
 8003c46:	e062      	b.n	8003d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	68b9      	ldr	r1, [r7, #8]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f000 f956 	bl	8003f00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	699a      	ldr	r2, [r3, #24]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	699a      	ldr	r2, [r3, #24]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	6999      	ldr	r1, [r3, #24]
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	691b      	ldr	r3, [r3, #16]
 8003c7e:	021a      	lsls	r2, r3, #8
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	430a      	orrs	r2, r1
 8003c86:	619a      	str	r2, [r3, #24]
      break;
 8003c88:	e041      	b.n	8003d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	68b9      	ldr	r1, [r7, #8]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f000 f99f 	bl	8003fd4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	69da      	ldr	r2, [r3, #28]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f042 0208 	orr.w	r2, r2, #8
 8003ca4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	69da      	ldr	r2, [r3, #28]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f022 0204 	bic.w	r2, r2, #4
 8003cb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	69d9      	ldr	r1, [r3, #28]
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	691a      	ldr	r2, [r3, #16]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	61da      	str	r2, [r3, #28]
      break;
 8003cc8:	e021      	b.n	8003d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	68b9      	ldr	r1, [r7, #8]
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f000 f9e9 	bl	80040a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	69da      	ldr	r2, [r3, #28]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ce4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	69da      	ldr	r2, [r3, #28]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	69d9      	ldr	r1, [r3, #28]
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	691b      	ldr	r3, [r3, #16]
 8003d00:	021a      	lsls	r2, r3, #8
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	430a      	orrs	r2, r1
 8003d08:	61da      	str	r2, [r3, #28]
      break;
 8003d0a:	e000      	b.n	8003d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003d0c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3710      	adds	r7, #16
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bc80      	pop	{r7}
 8003d38:	4770      	bx	lr

08003d3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d3a:	b480      	push	{r7}
 8003d3c:	b083      	sub	sp, #12
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d42:	bf00      	nop
 8003d44:	370c      	adds	r7, #12
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bc80      	pop	{r7}
 8003d4a:	4770      	bx	lr

08003d4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d54:	bf00      	nop
 8003d56:	370c      	adds	r7, #12
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bc80      	pop	{r7}
 8003d5c:	4770      	bx	lr

08003d5e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d5e:	b480      	push	{r7}
 8003d60:	b083      	sub	sp, #12
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d66:	bf00      	nop
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bc80      	pop	{r7}
 8003d6e:	4770      	bx	lr

08003d70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b085      	sub	sp, #20
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	4a29      	ldr	r2, [pc, #164]	; (8003e28 <TIM_Base_SetConfig+0xb8>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d00b      	beq.n	8003da0 <TIM_Base_SetConfig+0x30>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d8e:	d007      	beq.n	8003da0 <TIM_Base_SetConfig+0x30>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	4a26      	ldr	r2, [pc, #152]	; (8003e2c <TIM_Base_SetConfig+0xbc>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d003      	beq.n	8003da0 <TIM_Base_SetConfig+0x30>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	4a25      	ldr	r2, [pc, #148]	; (8003e30 <TIM_Base_SetConfig+0xc0>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d108      	bne.n	8003db2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003da6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4a1c      	ldr	r2, [pc, #112]	; (8003e28 <TIM_Base_SetConfig+0xb8>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d00b      	beq.n	8003dd2 <TIM_Base_SetConfig+0x62>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dc0:	d007      	beq.n	8003dd2 <TIM_Base_SetConfig+0x62>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a19      	ldr	r2, [pc, #100]	; (8003e2c <TIM_Base_SetConfig+0xbc>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d003      	beq.n	8003dd2 <TIM_Base_SetConfig+0x62>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a18      	ldr	r2, [pc, #96]	; (8003e30 <TIM_Base_SetConfig+0xc0>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d108      	bne.n	8003de4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	68fa      	ldr	r2, [r7, #12]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	695b      	ldr	r3, [r3, #20]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	689a      	ldr	r2, [r3, #8]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a07      	ldr	r2, [pc, #28]	; (8003e28 <TIM_Base_SetConfig+0xb8>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d103      	bne.n	8003e18 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	691a      	ldr	r2, [r3, #16]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	615a      	str	r2, [r3, #20]
}
 8003e1e:	bf00      	nop
 8003e20:	3714      	adds	r7, #20
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bc80      	pop	{r7}
 8003e26:	4770      	bx	lr
 8003e28:	40012c00 	.word	0x40012c00
 8003e2c:	40000400 	.word	0x40000400
 8003e30:	40000800 	.word	0x40000800

08003e34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b087      	sub	sp, #28
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a1b      	ldr	r3, [r3, #32]
 8003e42:	f023 0201 	bic.w	r2, r3, #1
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a1b      	ldr	r3, [r3, #32]
 8003e4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	699b      	ldr	r3, [r3, #24]
 8003e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f023 0303 	bic.w	r3, r3, #3
 8003e6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68fa      	ldr	r2, [r7, #12]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	f023 0302 	bic.w	r3, r3, #2
 8003e7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	697a      	ldr	r2, [r7, #20]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	4a1c      	ldr	r2, [pc, #112]	; (8003efc <TIM_OC1_SetConfig+0xc8>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d10c      	bne.n	8003eaa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	f023 0308 	bic.w	r3, r3, #8
 8003e96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	697a      	ldr	r2, [r7, #20]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	f023 0304 	bic.w	r3, r3, #4
 8003ea8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a13      	ldr	r2, [pc, #76]	; (8003efc <TIM_OC1_SetConfig+0xc8>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d111      	bne.n	8003ed6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003eb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ec0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	693a      	ldr	r2, [r7, #16]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	699b      	ldr	r3, [r3, #24]
 8003ed0:	693a      	ldr	r2, [r7, #16]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	685a      	ldr	r2, [r3, #4]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	697a      	ldr	r2, [r7, #20]
 8003eee:	621a      	str	r2, [r3, #32]
}
 8003ef0:	bf00      	nop
 8003ef2:	371c      	adds	r7, #28
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bc80      	pop	{r7}
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	40012c00 	.word	0x40012c00

08003f00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b087      	sub	sp, #28
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
 8003f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6a1b      	ldr	r3, [r3, #32]
 8003f0e:	f023 0210 	bic.w	r2, r3, #16
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6a1b      	ldr	r3, [r3, #32]
 8003f1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	699b      	ldr	r3, [r3, #24]
 8003f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	021b      	lsls	r3, r3, #8
 8003f3e:	68fa      	ldr	r2, [r7, #12]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	f023 0320 	bic.w	r3, r3, #32
 8003f4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	011b      	lsls	r3, r3, #4
 8003f52:	697a      	ldr	r2, [r7, #20]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a1d      	ldr	r2, [pc, #116]	; (8003fd0 <TIM_OC2_SetConfig+0xd0>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d10d      	bne.n	8003f7c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	011b      	lsls	r3, r3, #4
 8003f6e:	697a      	ldr	r2, [r7, #20]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f7a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a14      	ldr	r2, [pc, #80]	; (8003fd0 <TIM_OC2_SetConfig+0xd0>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d113      	bne.n	8003fac <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f8a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f92:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	695b      	ldr	r3, [r3, #20]
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	693a      	ldr	r2, [r7, #16]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	699b      	ldr	r3, [r3, #24]
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	693a      	ldr	r2, [r7, #16]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	693a      	ldr	r2, [r7, #16]
 8003fb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	68fa      	ldr	r2, [r7, #12]
 8003fb6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	685a      	ldr	r2, [r3, #4]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	697a      	ldr	r2, [r7, #20]
 8003fc4:	621a      	str	r2, [r3, #32]
}
 8003fc6:	bf00      	nop
 8003fc8:	371c      	adds	r7, #28
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bc80      	pop	{r7}
 8003fce:	4770      	bx	lr
 8003fd0:	40012c00 	.word	0x40012c00

08003fd4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b087      	sub	sp, #28
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a1b      	ldr	r3, [r3, #32]
 8003fe2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a1b      	ldr	r3, [r3, #32]
 8003fee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	69db      	ldr	r3, [r3, #28]
 8003ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004002:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f023 0303 	bic.w	r3, r3, #3
 800400a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	68fa      	ldr	r2, [r7, #12]
 8004012:	4313      	orrs	r3, r2
 8004014:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800401c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	021b      	lsls	r3, r3, #8
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	4313      	orrs	r3, r2
 8004028:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a1d      	ldr	r2, [pc, #116]	; (80040a4 <TIM_OC3_SetConfig+0xd0>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d10d      	bne.n	800404e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004038:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	021b      	lsls	r3, r3, #8
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	4313      	orrs	r3, r2
 8004044:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800404c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a14      	ldr	r2, [pc, #80]	; (80040a4 <TIM_OC3_SetConfig+0xd0>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d113      	bne.n	800407e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800405c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004064:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	011b      	lsls	r3, r3, #4
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	4313      	orrs	r3, r2
 8004070:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	699b      	ldr	r3, [r3, #24]
 8004076:	011b      	lsls	r3, r3, #4
 8004078:	693a      	ldr	r2, [r7, #16]
 800407a:	4313      	orrs	r3, r2
 800407c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	693a      	ldr	r2, [r7, #16]
 8004082:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	685a      	ldr	r2, [r3, #4]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	697a      	ldr	r2, [r7, #20]
 8004096:	621a      	str	r2, [r3, #32]
}
 8004098:	bf00      	nop
 800409a:	371c      	adds	r7, #28
 800409c:	46bd      	mov	sp, r7
 800409e:	bc80      	pop	{r7}
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	40012c00 	.word	0x40012c00

080040a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b087      	sub	sp, #28
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a1b      	ldr	r3, [r3, #32]
 80040b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	021b      	lsls	r3, r3, #8
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80040f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	031b      	lsls	r3, r3, #12
 80040fa:	693a      	ldr	r2, [r7, #16]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a0f      	ldr	r2, [pc, #60]	; (8004140 <TIM_OC4_SetConfig+0x98>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d109      	bne.n	800411c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800410e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	019b      	lsls	r3, r3, #6
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	4313      	orrs	r3, r2
 800411a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	697a      	ldr	r2, [r7, #20]
 8004120:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	68fa      	ldr	r2, [r7, #12]
 8004126:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	693a      	ldr	r2, [r7, #16]
 8004134:	621a      	str	r2, [r3, #32]
}
 8004136:	bf00      	nop
 8004138:	371c      	adds	r7, #28
 800413a:	46bd      	mov	sp, r7
 800413c:	bc80      	pop	{r7}
 800413e:	4770      	bx	lr
 8004140:	40012c00 	.word	0x40012c00

08004144 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004144:	b480      	push	{r7}
 8004146:	b087      	sub	sp, #28
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	f003 031f 	and.w	r3, r3, #31
 8004156:	2201      	movs	r2, #1
 8004158:	fa02 f303 	lsl.w	r3, r2, r3
 800415c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6a1a      	ldr	r2, [r3, #32]
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	43db      	mvns	r3, r3
 8004166:	401a      	ands	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6a1a      	ldr	r2, [r3, #32]
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	f003 031f 	and.w	r3, r3, #31
 8004176:	6879      	ldr	r1, [r7, #4]
 8004178:	fa01 f303 	lsl.w	r3, r1, r3
 800417c:	431a      	orrs	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	621a      	str	r2, [r3, #32]
}
 8004182:	bf00      	nop
 8004184:	371c      	adds	r7, #28
 8004186:	46bd      	mov	sp, r7
 8004188:	bc80      	pop	{r7}
 800418a:	4770      	bx	lr

0800418c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004194:	bf00      	nop
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	bc80      	pop	{r7}
 800419c:	4770      	bx	lr

0800419e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800419e:	b480      	push	{r7}
 80041a0:	b083      	sub	sp, #12
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80041a6:	bf00      	nop
 80041a8:	370c      	adds	r7, #12
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bc80      	pop	{r7}
 80041ae:	4770      	bx	lr

080041b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e03f      	b.n	8004242 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d106      	bne.n	80041dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f7fd fd9a 	bl	8001d10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2224      	movs	r2, #36	; 0x24
 80041e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	68da      	ldr	r2, [r3, #12]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80041f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 fb1b 	bl	8004830 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	691a      	ldr	r2, [r3, #16]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004208:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	695a      	ldr	r2, [r3, #20]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004218:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	68da      	ldr	r2, [r3, #12]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004228:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2220      	movs	r2, #32
 8004234:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2220      	movs	r2, #32
 800423c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004240:	2300      	movs	r3, #0
}
 8004242:	4618      	mov	r0, r3
 8004244:	3708      	adds	r7, #8
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}

0800424a <HAL_MultiProcessor_Init>:
  *            @arg UART_WAKEUPMETHOD_IDLELINE: Wake-up by an idle line detection
  *            @arg UART_WAKEUPMETHOD_ADDRESSMARK: Wake-up by an address mark
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 800424a:	b580      	push	{r7, lr}
 800424c:	b084      	sub	sp, #16
 800424e:	af00      	add	r7, sp, #0
 8004250:	60f8      	str	r0, [r7, #12]
 8004252:	460b      	mov	r3, r1
 8004254:	607a      	str	r2, [r7, #4]
 8004256:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d101      	bne.n	8004262 <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e05f      	b.n	8004322 <HAL_MultiProcessor_Init+0xd8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004268:	b2db      	uxtb	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	d106      	bne.n	800427c <HAL_MultiProcessor_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f7fd fd4a 	bl	8001d10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2224      	movs	r2, #36	; 0x24
 8004280:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	68da      	ldr	r2, [r3, #12]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004292:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004294:	68f8      	ldr	r0, [r7, #12]
 8004296:	f000 facb 	bl	8004830 <UART_SetConfig>

  /* In Multi-Processor mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	691a      	ldr	r2, [r3, #16]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80042a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	695a      	ldr	r2, [r3, #20]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80042b8:	615a      	str	r2, [r3, #20]

  /* Set the USART address node */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_ADD);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	691a      	ldr	r2, [r3, #16]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 020f 	bic.w	r2, r2, #15
 80042c8:	611a      	str	r2, [r3, #16]
  SET_BIT(huart->Instance->CR2, Address);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	6919      	ldr	r1, [r3, #16]
 80042d0:	7afa      	ldrb	r2, [r7, #11]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	430a      	orrs	r2, r1
 80042d8:	611a      	str	r2, [r3, #16]

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	68da      	ldr	r2, [r3, #12]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042e8:	60da      	str	r2, [r3, #12]
  SET_BIT(huart->Instance->CR1, WakeUpMethod);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68d9      	ldr	r1, [r3, #12]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	60da      	str	r2, [r3, #12]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	68da      	ldr	r2, [r3, #12]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004308:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2220      	movs	r2, #32
 8004314:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2220      	movs	r2, #32
 800431c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004320:	2300      	movs	r3, #0
}
 8004322:	4618      	mov	r0, r3
 8004324:	3710      	adds	r7, #16
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}

0800432a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800432a:	b480      	push	{r7}
 800432c:	b085      	sub	sp, #20
 800432e:	af00      	add	r7, sp, #0
 8004330:	60f8      	str	r0, [r7, #12]
 8004332:	60b9      	str	r1, [r7, #8]
 8004334:	4613      	mov	r3, r2
 8004336:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800433e:	b2db      	uxtb	r3, r3
 8004340:	2b20      	cmp	r3, #32
 8004342:	d140      	bne.n	80043c6 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d002      	beq.n	8004350 <HAL_UART_Receive_IT+0x26>
 800434a:	88fb      	ldrh	r3, [r7, #6]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d101      	bne.n	8004354 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e039      	b.n	80043c8 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800435a:	2b01      	cmp	r3, #1
 800435c:	d101      	bne.n	8004362 <HAL_UART_Receive_IT+0x38>
 800435e:	2302      	movs	r3, #2
 8004360:	e032      	b.n	80043c8 <HAL_UART_Receive_IT+0x9e>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2201      	movs	r2, #1
 8004366:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	68ba      	ldr	r2, [r7, #8]
 800436e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	88fa      	ldrh	r2, [r7, #6]
 8004374:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	88fa      	ldrh	r2, [r7, #6]
 800437a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2200      	movs	r2, #0
 8004380:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2222      	movs	r2, #34	; 0x22
 8004386:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68da      	ldr	r2, [r3, #12]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043a0:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	695a      	ldr	r2, [r3, #20]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f042 0201 	orr.w	r2, r2, #1
 80043b0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	68da      	ldr	r2, [r3, #12]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f042 0220 	orr.w	r2, r2, #32
 80043c0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80043c2:	2300      	movs	r3, #0
 80043c4:	e000      	b.n	80043c8 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80043c6:	2302      	movs	r3, #2
  }
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3714      	adds	r7, #20
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bc80      	pop	{r7}
 80043d0:	4770      	bx	lr
	...

080043d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b088      	sub	sp, #32
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	695b      	ldr	r3, [r3, #20]
 80043f2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80043f4:	2300      	movs	r3, #0
 80043f6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80043f8:	2300      	movs	r3, #0
 80043fa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80043fc:	69fb      	ldr	r3, [r7, #28]
 80043fe:	f003 030f 	and.w	r3, r3, #15
 8004402:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10d      	bne.n	8004426 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	f003 0320 	and.w	r3, r3, #32
 8004410:	2b00      	cmp	r3, #0
 8004412:	d008      	beq.n	8004426 <HAL_UART_IRQHandler+0x52>
 8004414:	69bb      	ldr	r3, [r7, #24]
 8004416:	f003 0320 	and.w	r3, r3, #32
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 f984 	bl	800472c <UART_Receive_IT>
      return;
 8004424:	e0cc      	b.n	80045c0 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	2b00      	cmp	r3, #0
 800442a:	f000 80ab 	beq.w	8004584 <HAL_UART_IRQHandler+0x1b0>
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	f003 0301 	and.w	r3, r3, #1
 8004434:	2b00      	cmp	r3, #0
 8004436:	d105      	bne.n	8004444 <HAL_UART_IRQHandler+0x70>
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800443e:	2b00      	cmp	r3, #0
 8004440:	f000 80a0 	beq.w	8004584 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	f003 0301 	and.w	r3, r3, #1
 800444a:	2b00      	cmp	r3, #0
 800444c:	d00a      	beq.n	8004464 <HAL_UART_IRQHandler+0x90>
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004454:	2b00      	cmp	r3, #0
 8004456:	d005      	beq.n	8004464 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800445c:	f043 0201 	orr.w	r2, r3, #1
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	f003 0304 	and.w	r3, r3, #4
 800446a:	2b00      	cmp	r3, #0
 800446c:	d00a      	beq.n	8004484 <HAL_UART_IRQHandler+0xb0>
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	f003 0301 	and.w	r3, r3, #1
 8004474:	2b00      	cmp	r3, #0
 8004476:	d005      	beq.n	8004484 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800447c:	f043 0202 	orr.w	r2, r3, #2
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	f003 0302 	and.w	r3, r3, #2
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00a      	beq.n	80044a4 <HAL_UART_IRQHandler+0xd0>
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	2b00      	cmp	r3, #0
 8004496:	d005      	beq.n	80044a4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800449c:	f043 0204 	orr.w	r2, r3, #4
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	f003 0308 	and.w	r3, r3, #8
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00a      	beq.n	80044c4 <HAL_UART_IRQHandler+0xf0>
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	f003 0301 	and.w	r3, r3, #1
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d005      	beq.n	80044c4 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044bc:	f043 0208 	orr.w	r2, r3, #8
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d078      	beq.n	80045be <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	f003 0320 	and.w	r3, r3, #32
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d007      	beq.n	80044e6 <HAL_UART_IRQHandler+0x112>
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	f003 0320 	and.w	r3, r3, #32
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d002      	beq.n	80044e6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 f923 	bl	800472c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	695b      	ldr	r3, [r3, #20]
 80044ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	bf14      	ite	ne
 80044f4:	2301      	movne	r3, #1
 80044f6:	2300      	moveq	r3, #0
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004500:	f003 0308 	and.w	r3, r3, #8
 8004504:	2b00      	cmp	r3, #0
 8004506:	d102      	bne.n	800450e <HAL_UART_IRQHandler+0x13a>
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d031      	beq.n	8004572 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 f86e 	bl	80045f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	695b      	ldr	r3, [r3, #20]
 800451a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800451e:	2b00      	cmp	r3, #0
 8004520:	d023      	beq.n	800456a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	695a      	ldr	r2, [r3, #20]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004530:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004536:	2b00      	cmp	r3, #0
 8004538:	d013      	beq.n	8004562 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800453e:	4a22      	ldr	r2, [pc, #136]	; (80045c8 <HAL_UART_IRQHandler+0x1f4>)
 8004540:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004546:	4618      	mov	r0, r3
 8004548:	f7fe fb68 	bl	8002c1c <HAL_DMA_Abort_IT>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d016      	beq.n	8004580 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800455c:	4610      	mov	r0, r2
 800455e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004560:	e00e      	b.n	8004580 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 f83b 	bl	80045de <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004568:	e00a      	b.n	8004580 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f000 f837 	bl	80045de <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004570:	e006      	b.n	8004580 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 f833 	bl	80045de <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800457e:	e01e      	b.n	80045be <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004580:	bf00      	nop
    return;
 8004582:	e01c      	b.n	80045be <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800458a:	2b00      	cmp	r3, #0
 800458c:	d008      	beq.n	80045a0 <HAL_UART_IRQHandler+0x1cc>
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004594:	2b00      	cmp	r3, #0
 8004596:	d003      	beq.n	80045a0 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f000 f85a 	bl	8004652 <UART_Transmit_IT>
    return;
 800459e:	e00f      	b.n	80045c0 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00a      	beq.n	80045c0 <HAL_UART_IRQHandler+0x1ec>
 80045aa:	69bb      	ldr	r3, [r7, #24]
 80045ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d005      	beq.n	80045c0 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f000 f8a1 	bl	80046fc <UART_EndTransmit_IT>
    return;
 80045ba:	bf00      	nop
 80045bc:	e000      	b.n	80045c0 <HAL_UART_IRQHandler+0x1ec>
    return;
 80045be:	bf00      	nop
  }
}
 80045c0:	3720      	adds	r7, #32
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	0800462b 	.word	0x0800462b

080045cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80045d4:	bf00      	nop
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	bc80      	pop	{r7}
 80045dc:	4770      	bx	lr

080045de <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045de:	b480      	push	{r7}
 80045e0:	b083      	sub	sp, #12
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80045e6:	bf00      	nop
 80045e8:	370c      	adds	r7, #12
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bc80      	pop	{r7}
 80045ee:	4770      	bx	lr

080045f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b083      	sub	sp, #12
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68da      	ldr	r2, [r3, #12]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004606:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	695a      	ldr	r2, [r3, #20]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f022 0201 	bic.w	r2, r2, #1
 8004616:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2220      	movs	r2, #32
 800461c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	bc80      	pop	{r7}
 8004628:	4770      	bx	lr

0800462a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800462a:	b580      	push	{r7, lr}
 800462c:	b084      	sub	sp, #16
 800462e:	af00      	add	r7, sp, #0
 8004630:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004636:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2200      	movs	r2, #0
 800463c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2200      	movs	r2, #0
 8004642:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f7ff ffca 	bl	80045de <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800464a:	bf00      	nop
 800464c:	3710      	adds	r7, #16
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}

08004652 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004652:	b480      	push	{r7}
 8004654:	b085      	sub	sp, #20
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b21      	cmp	r3, #33	; 0x21
 8004664:	d144      	bne.n	80046f0 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800466e:	d11a      	bne.n	80046a6 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	881b      	ldrh	r3, [r3, #0]
 800467a:	461a      	mov	r2, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004684:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d105      	bne.n	800469a <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a1b      	ldr	r3, [r3, #32]
 8004692:	1c9a      	adds	r2, r3, #2
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	621a      	str	r2, [r3, #32]
 8004698:	e00e      	b.n	80046b8 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a1b      	ldr	r3, [r3, #32]
 800469e:	1c5a      	adds	r2, r3, #1
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	621a      	str	r2, [r3, #32]
 80046a4:	e008      	b.n	80046b8 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	1c59      	adds	r1, r3, #1
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	6211      	str	r1, [r2, #32]
 80046b0:	781a      	ldrb	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046bc:	b29b      	uxth	r3, r3
 80046be:	3b01      	subs	r3, #1
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	4619      	mov	r1, r3
 80046c6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d10f      	bne.n	80046ec <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	68da      	ldr	r2, [r3, #12]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046da:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	68da      	ldr	r2, [r3, #12]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046ea:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80046ec:	2300      	movs	r3, #0
 80046ee:	e000      	b.n	80046f2 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80046f0:	2302      	movs	r3, #2
  }
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3714      	adds	r7, #20
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bc80      	pop	{r7}
 80046fa:	4770      	bx	lr

080046fc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68da      	ldr	r2, [r3, #12]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004712:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2220      	movs	r2, #32
 8004718:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f7ff ff55 	bl	80045cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	3708      	adds	r7, #8
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800473a:	b2db      	uxtb	r3, r3
 800473c:	2b22      	cmp	r3, #34	; 0x22
 800473e:	d171      	bne.n	8004824 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004748:	d123      	bne.n	8004792 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	691b      	ldr	r3, [r3, #16]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d10e      	bne.n	8004776 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	b29b      	uxth	r3, r3
 8004760:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004764:	b29a      	uxth	r2, r3
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800476e:	1c9a      	adds	r2, r3, #2
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	629a      	str	r2, [r3, #40]	; 0x28
 8004774:	e029      	b.n	80047ca <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	b29b      	uxth	r3, r3
 800477e:	b2db      	uxtb	r3, r3
 8004780:	b29a      	uxth	r2, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800478a:	1c5a      	adds	r2, r3, #1
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	629a      	str	r2, [r3, #40]	; 0x28
 8004790:	e01b      	b.n	80047ca <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	691b      	ldr	r3, [r3, #16]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10a      	bne.n	80047b0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	6858      	ldr	r0, [r3, #4]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047a4:	1c59      	adds	r1, r3, #1
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	6291      	str	r1, [r2, #40]	; 0x28
 80047aa:	b2c2      	uxtb	r2, r0
 80047ac:	701a      	strb	r2, [r3, #0]
 80047ae:	e00c      	b.n	80047ca <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	b2da      	uxtb	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047bc:	1c58      	adds	r0, r3, #1
 80047be:	6879      	ldr	r1, [r7, #4]
 80047c0:	6288      	str	r0, [r1, #40]	; 0x28
 80047c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80047c6:	b2d2      	uxtb	r2, r2
 80047c8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	3b01      	subs	r3, #1
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	4619      	mov	r1, r3
 80047d8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d120      	bne.n	8004820 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	68da      	ldr	r2, [r3, #12]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f022 0220 	bic.w	r2, r2, #32
 80047ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	68da      	ldr	r2, [r3, #12]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80047fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	695a      	ldr	r2, [r3, #20]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 0201 	bic.w	r2, r2, #1
 800480c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2220      	movs	r2, #32
 8004812:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f7fd fd02 	bl	8002220 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800481c:	2300      	movs	r3, #0
 800481e:	e002      	b.n	8004826 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004820:	2300      	movs	r3, #0
 8004822:	e000      	b.n	8004826 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004824:	2302      	movs	r3, #2
  }
}
 8004826:	4618      	mov	r0, r3
 8004828:	3710      	adds	r7, #16
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
	...

08004830 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	691b      	ldr	r3, [r3, #16]
 800483e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	68da      	ldr	r2, [r3, #12]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	430a      	orrs	r2, r1
 800484c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	689a      	ldr	r2, [r3, #8]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	431a      	orrs	r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	695b      	ldr	r3, [r3, #20]
 800485c:	4313      	orrs	r3, r2
 800485e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800486a:	f023 030c 	bic.w	r3, r3, #12
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	6812      	ldr	r2, [r2, #0]
 8004872:	68f9      	ldr	r1, [r7, #12]
 8004874:	430b      	orrs	r3, r1
 8004876:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	699a      	ldr	r2, [r3, #24]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	430a      	orrs	r2, r1
 800488c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a52      	ldr	r2, [pc, #328]	; (80049dc <UART_SetConfig+0x1ac>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d14e      	bne.n	8004936 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004898:	f7fe ff92 	bl	80037c0 <HAL_RCC_GetPCLK2Freq>
 800489c:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800489e:	68ba      	ldr	r2, [r7, #8]
 80048a0:	4613      	mov	r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	4413      	add	r3, r2
 80048a6:	009a      	lsls	r2, r3, #2
 80048a8:	441a      	add	r2, r3
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048b4:	4a4a      	ldr	r2, [pc, #296]	; (80049e0 <UART_SetConfig+0x1b0>)
 80048b6:	fba2 2303 	umull	r2, r3, r2, r3
 80048ba:	095b      	lsrs	r3, r3, #5
 80048bc:	0119      	lsls	r1, r3, #4
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	4613      	mov	r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	4413      	add	r3, r2
 80048c6:	009a      	lsls	r2, r3, #2
 80048c8:	441a      	add	r2, r3
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80048d4:	4b42      	ldr	r3, [pc, #264]	; (80049e0 <UART_SetConfig+0x1b0>)
 80048d6:	fba3 0302 	umull	r0, r3, r3, r2
 80048da:	095b      	lsrs	r3, r3, #5
 80048dc:	2064      	movs	r0, #100	; 0x64
 80048de:	fb00 f303 	mul.w	r3, r0, r3
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	011b      	lsls	r3, r3, #4
 80048e6:	3332      	adds	r3, #50	; 0x32
 80048e8:	4a3d      	ldr	r2, [pc, #244]	; (80049e0 <UART_SetConfig+0x1b0>)
 80048ea:	fba2 2303 	umull	r2, r3, r2, r3
 80048ee:	095b      	lsrs	r3, r3, #5
 80048f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048f4:	4419      	add	r1, r3
 80048f6:	68ba      	ldr	r2, [r7, #8]
 80048f8:	4613      	mov	r3, r2
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	4413      	add	r3, r2
 80048fe:	009a      	lsls	r2, r3, #2
 8004900:	441a      	add	r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	fbb2 f2f3 	udiv	r2, r2, r3
 800490c:	4b34      	ldr	r3, [pc, #208]	; (80049e0 <UART_SetConfig+0x1b0>)
 800490e:	fba3 0302 	umull	r0, r3, r3, r2
 8004912:	095b      	lsrs	r3, r3, #5
 8004914:	2064      	movs	r0, #100	; 0x64
 8004916:	fb00 f303 	mul.w	r3, r0, r3
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	011b      	lsls	r3, r3, #4
 800491e:	3332      	adds	r3, #50	; 0x32
 8004920:	4a2f      	ldr	r2, [pc, #188]	; (80049e0 <UART_SetConfig+0x1b0>)
 8004922:	fba2 2303 	umull	r2, r3, r2, r3
 8004926:	095b      	lsrs	r3, r3, #5
 8004928:	f003 020f 	and.w	r2, r3, #15
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	440a      	add	r2, r1
 8004932:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004934:	e04d      	b.n	80049d2 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8004936:	f7fe ff2f 	bl	8003798 <HAL_RCC_GetPCLK1Freq>
 800493a:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800493c:	68ba      	ldr	r2, [r7, #8]
 800493e:	4613      	mov	r3, r2
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	4413      	add	r3, r2
 8004944:	009a      	lsls	r2, r3, #2
 8004946:	441a      	add	r2, r3
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004952:	4a23      	ldr	r2, [pc, #140]	; (80049e0 <UART_SetConfig+0x1b0>)
 8004954:	fba2 2303 	umull	r2, r3, r2, r3
 8004958:	095b      	lsrs	r3, r3, #5
 800495a:	0119      	lsls	r1, r3, #4
 800495c:	68ba      	ldr	r2, [r7, #8]
 800495e:	4613      	mov	r3, r2
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	4413      	add	r3, r2
 8004964:	009a      	lsls	r2, r3, #2
 8004966:	441a      	add	r2, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004972:	4b1b      	ldr	r3, [pc, #108]	; (80049e0 <UART_SetConfig+0x1b0>)
 8004974:	fba3 0302 	umull	r0, r3, r3, r2
 8004978:	095b      	lsrs	r3, r3, #5
 800497a:	2064      	movs	r0, #100	; 0x64
 800497c:	fb00 f303 	mul.w	r3, r0, r3
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	011b      	lsls	r3, r3, #4
 8004984:	3332      	adds	r3, #50	; 0x32
 8004986:	4a16      	ldr	r2, [pc, #88]	; (80049e0 <UART_SetConfig+0x1b0>)
 8004988:	fba2 2303 	umull	r2, r3, r2, r3
 800498c:	095b      	lsrs	r3, r3, #5
 800498e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004992:	4419      	add	r1, r3
 8004994:	68ba      	ldr	r2, [r7, #8]
 8004996:	4613      	mov	r3, r2
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	4413      	add	r3, r2
 800499c:	009a      	lsls	r2, r3, #2
 800499e:	441a      	add	r2, r3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80049aa:	4b0d      	ldr	r3, [pc, #52]	; (80049e0 <UART_SetConfig+0x1b0>)
 80049ac:	fba3 0302 	umull	r0, r3, r3, r2
 80049b0:	095b      	lsrs	r3, r3, #5
 80049b2:	2064      	movs	r0, #100	; 0x64
 80049b4:	fb00 f303 	mul.w	r3, r0, r3
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	011b      	lsls	r3, r3, #4
 80049bc:	3332      	adds	r3, #50	; 0x32
 80049be:	4a08      	ldr	r2, [pc, #32]	; (80049e0 <UART_SetConfig+0x1b0>)
 80049c0:	fba2 2303 	umull	r2, r3, r2, r3
 80049c4:	095b      	lsrs	r3, r3, #5
 80049c6:	f003 020f 	and.w	r2, r3, #15
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	440a      	add	r2, r1
 80049d0:	609a      	str	r2, [r3, #8]
}
 80049d2:	bf00      	nop
 80049d4:	3710      	adds	r7, #16
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	40013800 	.word	0x40013800
 80049e0:	51eb851f 	.word	0x51eb851f

080049e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80049e4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80049e6:	e003      	b.n	80049f0 <LoopCopyDataInit>

080049e8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80049e8:	4b0b      	ldr	r3, [pc, #44]	; (8004a18 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80049ea:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80049ec:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80049ee:	3104      	adds	r1, #4

080049f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80049f0:	480a      	ldr	r0, [pc, #40]	; (8004a1c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80049f2:	4b0b      	ldr	r3, [pc, #44]	; (8004a20 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80049f4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80049f6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80049f8:	d3f6      	bcc.n	80049e8 <CopyDataInit>
  ldr r2, =_sbss
 80049fa:	4a0a      	ldr	r2, [pc, #40]	; (8004a24 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80049fc:	e002      	b.n	8004a04 <LoopFillZerobss>

080049fe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80049fe:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004a00:	f842 3b04 	str.w	r3, [r2], #4

08004a04 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004a04:	4b08      	ldr	r3, [pc, #32]	; (8004a28 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004a06:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004a08:	d3f9      	bcc.n	80049fe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004a0a:	f7fd ff5d 	bl	80028c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004a0e:	f000 f813 	bl	8004a38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004a12:	f7fd fde1 	bl	80025d8 <main>
  bx lr
 8004a16:	4770      	bx	lr
  ldr r3, =_sidata
 8004a18:	08008ee8 	.word	0x08008ee8
  ldr r0, =_sdata
 8004a1c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004a20:	20001d4c 	.word	0x20001d4c
  ldr r2, =_sbss
 8004a24:	20001d4c 	.word	0x20001d4c
  ldr r3, = _ebss
 8004a28:	20002124 	.word	0x20002124

08004a2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004a2c:	e7fe      	b.n	8004a2c <ADC1_2_IRQHandler>

08004a2e <abs>:
 8004a2e:	2800      	cmp	r0, #0
 8004a30:	bfb8      	it	lt
 8004a32:	4240      	neglt	r0, r0
 8004a34:	4770      	bx	lr
	...

08004a38 <__libc_init_array>:
 8004a38:	b570      	push	{r4, r5, r6, lr}
 8004a3a:	2500      	movs	r5, #0
 8004a3c:	4e0c      	ldr	r6, [pc, #48]	; (8004a70 <__libc_init_array+0x38>)
 8004a3e:	4c0d      	ldr	r4, [pc, #52]	; (8004a74 <__libc_init_array+0x3c>)
 8004a40:	1ba4      	subs	r4, r4, r6
 8004a42:	10a4      	asrs	r4, r4, #2
 8004a44:	42a5      	cmp	r5, r4
 8004a46:	d109      	bne.n	8004a5c <__libc_init_array+0x24>
 8004a48:	f004 f8d4 	bl	8008bf4 <_init>
 8004a4c:	2500      	movs	r5, #0
 8004a4e:	4e0a      	ldr	r6, [pc, #40]	; (8004a78 <__libc_init_array+0x40>)
 8004a50:	4c0a      	ldr	r4, [pc, #40]	; (8004a7c <__libc_init_array+0x44>)
 8004a52:	1ba4      	subs	r4, r4, r6
 8004a54:	10a4      	asrs	r4, r4, #2
 8004a56:	42a5      	cmp	r5, r4
 8004a58:	d105      	bne.n	8004a66 <__libc_init_array+0x2e>
 8004a5a:	bd70      	pop	{r4, r5, r6, pc}
 8004a5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a60:	4798      	blx	r3
 8004a62:	3501      	adds	r5, #1
 8004a64:	e7ee      	b.n	8004a44 <__libc_init_array+0xc>
 8004a66:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a6a:	4798      	blx	r3
 8004a6c:	3501      	adds	r5, #1
 8004a6e:	e7f2      	b.n	8004a56 <__libc_init_array+0x1e>
 8004a70:	08008edc 	.word	0x08008edc
 8004a74:	08008edc 	.word	0x08008edc
 8004a78:	08008edc 	.word	0x08008edc
 8004a7c:	08008ee4 	.word	0x08008ee4

08004a80 <memset>:
 8004a80:	4603      	mov	r3, r0
 8004a82:	4402      	add	r2, r0
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d100      	bne.n	8004a8a <memset+0xa>
 8004a88:	4770      	bx	lr
 8004a8a:	f803 1b01 	strb.w	r1, [r3], #1
 8004a8e:	e7f9      	b.n	8004a84 <memset+0x4>

08004a90 <printf>:
 8004a90:	b40f      	push	{r0, r1, r2, r3}
 8004a92:	b507      	push	{r0, r1, r2, lr}
 8004a94:	4906      	ldr	r1, [pc, #24]	; (8004ab0 <printf+0x20>)
 8004a96:	ab04      	add	r3, sp, #16
 8004a98:	6808      	ldr	r0, [r1, #0]
 8004a9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a9e:	6881      	ldr	r1, [r0, #8]
 8004aa0:	9301      	str	r3, [sp, #4]
 8004aa2:	f000 f807 	bl	8004ab4 <_vfprintf_r>
 8004aa6:	b003      	add	sp, #12
 8004aa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004aac:	b004      	add	sp, #16
 8004aae:	4770      	bx	lr
 8004ab0:	20001398 	.word	0x20001398

08004ab4 <_vfprintf_r>:
 8004ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ab8:	b0d5      	sub	sp, #340	; 0x154
 8004aba:	4689      	mov	r9, r1
 8004abc:	9207      	str	r2, [sp, #28]
 8004abe:	461c      	mov	r4, r3
 8004ac0:	461e      	mov	r6, r3
 8004ac2:	4683      	mov	fp, r0
 8004ac4:	f002 fce4 	bl	8007490 <_localeconv_r>
 8004ac8:	6803      	ldr	r3, [r0, #0]
 8004aca:	4618      	mov	r0, r3
 8004acc:	931a      	str	r3, [sp, #104]	; 0x68
 8004ace:	f7fb fb3f 	bl	8000150 <strlen>
 8004ad2:	900f      	str	r0, [sp, #60]	; 0x3c
 8004ad4:	f1bb 0f00 	cmp.w	fp, #0
 8004ad8:	d005      	beq.n	8004ae6 <_vfprintf_r+0x32>
 8004ada:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8004ade:	b913      	cbnz	r3, 8004ae6 <_vfprintf_r+0x32>
 8004ae0:	4658      	mov	r0, fp
 8004ae2:	f002 fa1d 	bl	8006f20 <__sinit>
 8004ae6:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8004aea:	07d8      	lsls	r0, r3, #31
 8004aec:	d407      	bmi.n	8004afe <_vfprintf_r+0x4a>
 8004aee:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004af2:	0599      	lsls	r1, r3, #22
 8004af4:	d403      	bmi.n	8004afe <_vfprintf_r+0x4a>
 8004af6:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8004afa:	f002 fcd9 	bl	80074b0 <__retarget_lock_acquire_recursive>
 8004afe:	f9b9 300c 	ldrsh.w	r3, [r9, #12]
 8004b02:	049a      	lsls	r2, r3, #18
 8004b04:	d409      	bmi.n	8004b1a <_vfprintf_r+0x66>
 8004b06:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004b0a:	f8a9 300c 	strh.w	r3, [r9, #12]
 8004b0e:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8004b12:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b16:	f8c9 3064 	str.w	r3, [r9, #100]	; 0x64
 8004b1a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004b1e:	071f      	lsls	r7, r3, #28
 8004b20:	d502      	bpl.n	8004b28 <_vfprintf_r+0x74>
 8004b22:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004b26:	b9a3      	cbnz	r3, 8004b52 <_vfprintf_r+0x9e>
 8004b28:	4649      	mov	r1, r9
 8004b2a:	4658      	mov	r0, fp
 8004b2c:	f001 fa66 	bl	8005ffc <__swsetup_r>
 8004b30:	b178      	cbz	r0, 8004b52 <_vfprintf_r+0x9e>
 8004b32:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8004b36:	07dd      	lsls	r5, r3, #31
 8004b38:	d407      	bmi.n	8004b4a <_vfprintf_r+0x96>
 8004b3a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004b3e:	059c      	lsls	r4, r3, #22
 8004b40:	d403      	bmi.n	8004b4a <_vfprintf_r+0x96>
 8004b42:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8004b46:	f002 fcb4 	bl	80074b2 <__retarget_lock_release_recursive>
 8004b4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004b4e:	9310      	str	r3, [sp, #64]	; 0x40
 8004b50:	e01a      	b.n	8004b88 <_vfprintf_r+0xd4>
 8004b52:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004b56:	f003 021a 	and.w	r2, r3, #26
 8004b5a:	2a0a      	cmp	r2, #10
 8004b5c:	d118      	bne.n	8004b90 <_vfprintf_r+0xdc>
 8004b5e:	f9b9 200e 	ldrsh.w	r2, [r9, #14]
 8004b62:	2a00      	cmp	r2, #0
 8004b64:	db14      	blt.n	8004b90 <_vfprintf_r+0xdc>
 8004b66:	f8d9 2064 	ldr.w	r2, [r9, #100]	; 0x64
 8004b6a:	07d0      	lsls	r0, r2, #31
 8004b6c:	d405      	bmi.n	8004b7a <_vfprintf_r+0xc6>
 8004b6e:	0599      	lsls	r1, r3, #22
 8004b70:	d403      	bmi.n	8004b7a <_vfprintf_r+0xc6>
 8004b72:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8004b76:	f002 fc9c 	bl	80074b2 <__retarget_lock_release_recursive>
 8004b7a:	4623      	mov	r3, r4
 8004b7c:	9a07      	ldr	r2, [sp, #28]
 8004b7e:	4649      	mov	r1, r9
 8004b80:	4658      	mov	r0, fp
 8004b82:	f001 f9fb 	bl	8005f7c <__sbprintf>
 8004b86:	9010      	str	r0, [sp, #64]	; 0x40
 8004b88:	9810      	ldr	r0, [sp, #64]	; 0x40
 8004b8a:	b055      	add	sp, #340	; 0x154
 8004b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b90:	2300      	movs	r3, #0
 8004b92:	e9cd 3329 	strd	r3, r3, [sp, #164]	; 0xa4
 8004b96:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
 8004b9a:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
 8004b9e:	e9cd 3317 	strd	r3, r3, [sp, #92]	; 0x5c
 8004ba2:	ac2b      	add	r4, sp, #172	; 0xac
 8004ba4:	9428      	str	r4, [sp, #160]	; 0xa0
 8004ba6:	9308      	str	r3, [sp, #32]
 8004ba8:	930c      	str	r3, [sp, #48]	; 0x30
 8004baa:	9316      	str	r3, [sp, #88]	; 0x58
 8004bac:	931d      	str	r3, [sp, #116]	; 0x74
 8004bae:	9310      	str	r3, [sp, #64]	; 0x40
 8004bb0:	9d07      	ldr	r5, [sp, #28]
 8004bb2:	462b      	mov	r3, r5
 8004bb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004bb8:	b112      	cbz	r2, 8004bc0 <_vfprintf_r+0x10c>
 8004bba:	2a25      	cmp	r2, #37	; 0x25
 8004bbc:	f040 80e4 	bne.w	8004d88 <_vfprintf_r+0x2d4>
 8004bc0:	9b07      	ldr	r3, [sp, #28]
 8004bc2:	1aef      	subs	r7, r5, r3
 8004bc4:	d00e      	beq.n	8004be4 <_vfprintf_r+0x130>
 8004bc6:	e9c4 3700 	strd	r3, r7, [r4]
 8004bca:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004bcc:	443b      	add	r3, r7
 8004bce:	932a      	str	r3, [sp, #168]	; 0xa8
 8004bd0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	2b07      	cmp	r3, #7
 8004bd6:	9329      	str	r3, [sp, #164]	; 0xa4
 8004bd8:	f300 80d8 	bgt.w	8004d8c <_vfprintf_r+0x2d8>
 8004bdc:	3408      	adds	r4, #8
 8004bde:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004be0:	443b      	add	r3, r7
 8004be2:	9310      	str	r3, [sp, #64]	; 0x40
 8004be4:	782b      	ldrb	r3, [r5, #0]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	f001 81b5 	beq.w	8005f56 <_vfprintf_r+0x14a2>
 8004bec:	1c6b      	adds	r3, r5, #1
 8004bee:	930e      	str	r3, [sp, #56]	; 0x38
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004bf6:	469a      	mov	sl, r3
 8004bf8:	270a      	movs	r7, #10
 8004bfa:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8004bfe:	9311      	str	r3, [sp, #68]	; 0x44
 8004c00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	930a      	str	r3, [sp, #40]	; 0x28
 8004c06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c08:	3301      	adds	r3, #1
 8004c0a:	930e      	str	r3, [sp, #56]	; 0x38
 8004c0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c0e:	3b20      	subs	r3, #32
 8004c10:	2b5a      	cmp	r3, #90	; 0x5a
 8004c12:	f200 8627 	bhi.w	8005864 <_vfprintf_r+0xdb0>
 8004c16:	a201      	add	r2, pc, #4	; (adr r2, 8004c1c <_vfprintf_r+0x168>)
 8004c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c1c:	08004e1f 	.word	0x08004e1f
 8004c20:	08005865 	.word	0x08005865
 8004c24:	08005865 	.word	0x08005865
 8004c28:	08004e31 	.word	0x08004e31
 8004c2c:	08005865 	.word	0x08005865
 8004c30:	08005865 	.word	0x08005865
 8004c34:	08005865 	.word	0x08005865
 8004c38:	08004de5 	.word	0x08004de5
 8004c3c:	08005865 	.word	0x08005865
 8004c40:	08005865 	.word	0x08005865
 8004c44:	08004e37 	.word	0x08004e37
 8004c48:	08004e4d 	.word	0x08004e4d
 8004c4c:	08005865 	.word	0x08005865
 8004c50:	08004e47 	.word	0x08004e47
 8004c54:	08004e51 	.word	0x08004e51
 8004c58:	08005865 	.word	0x08005865
 8004c5c:	08004e83 	.word	0x08004e83
 8004c60:	08004e89 	.word	0x08004e89
 8004c64:	08004e89 	.word	0x08004e89
 8004c68:	08004e89 	.word	0x08004e89
 8004c6c:	08004e89 	.word	0x08004e89
 8004c70:	08004e89 	.word	0x08004e89
 8004c74:	08004e89 	.word	0x08004e89
 8004c78:	08004e89 	.word	0x08004e89
 8004c7c:	08004e89 	.word	0x08004e89
 8004c80:	08004e89 	.word	0x08004e89
 8004c84:	08005865 	.word	0x08005865
 8004c88:	08005865 	.word	0x08005865
 8004c8c:	08005865 	.word	0x08005865
 8004c90:	08005865 	.word	0x08005865
 8004c94:	08005865 	.word	0x08005865
 8004c98:	08005865 	.word	0x08005865
 8004c9c:	08005865 	.word	0x08005865
 8004ca0:	08004f75 	.word	0x08004f75
 8004ca4:	08005865 	.word	0x08005865
 8004ca8:	08004ee3 	.word	0x08004ee3
 8004cac:	08004f05 	.word	0x08004f05
 8004cb0:	08004f75 	.word	0x08004f75
 8004cb4:	08004f75 	.word	0x08004f75
 8004cb8:	08004f75 	.word	0x08004f75
 8004cbc:	08005865 	.word	0x08005865
 8004cc0:	08005865 	.word	0x08005865
 8004cc4:	08005865 	.word	0x08005865
 8004cc8:	08005865 	.word	0x08005865
 8004ccc:	08004ea9 	.word	0x08004ea9
 8004cd0:	08005865 	.word	0x08005865
 8004cd4:	08005865 	.word	0x08005865
 8004cd8:	08005459 	.word	0x08005459
 8004cdc:	08005865 	.word	0x08005865
 8004ce0:	08005865 	.word	0x08005865
 8004ce4:	08005865 	.word	0x08005865
 8004ce8:	080054e5 	.word	0x080054e5
 8004cec:	08005865 	.word	0x08005865
 8004cf0:	080056c5 	.word	0x080056c5
 8004cf4:	08005865 	.word	0x08005865
 8004cf8:	08005865 	.word	0x08005865
 8004cfc:	08004da5 	.word	0x08004da5
 8004d00:	08005865 	.word	0x08005865
 8004d04:	08005865 	.word	0x08005865
 8004d08:	08005865 	.word	0x08005865
 8004d0c:	08005865 	.word	0x08005865
 8004d10:	08005865 	.word	0x08005865
 8004d14:	08005865 	.word	0x08005865
 8004d18:	08005865 	.word	0x08005865
 8004d1c:	08005865 	.word	0x08005865
 8004d20:	08004f75 	.word	0x08004f75
 8004d24:	08005865 	.word	0x08005865
 8004d28:	08004ee3 	.word	0x08004ee3
 8004d2c:	08004f09 	.word	0x08004f09
 8004d30:	08004f75 	.word	0x08004f75
 8004d34:	08004f75 	.word	0x08004f75
 8004d38:	08004f75 	.word	0x08004f75
 8004d3c:	08004eaf 	.word	0x08004eaf
 8004d40:	08004f09 	.word	0x08004f09
 8004d44:	08004ed7 	.word	0x08004ed7
 8004d48:	08005865 	.word	0x08005865
 8004d4c:	08004ec9 	.word	0x08004ec9
 8004d50:	08005865 	.word	0x08005865
 8004d54:	08005413 	.word	0x08005413
 8004d58:	0800545d 	.word	0x0800545d
 8004d5c:	080054c5 	.word	0x080054c5
 8004d60:	08004ed7 	.word	0x08004ed7
 8004d64:	08005865 	.word	0x08005865
 8004d68:	080054e5 	.word	0x080054e5
 8004d6c:	08004c01 	.word	0x08004c01
 8004d70:	080056c9 	.word	0x080056c9
 8004d74:	08005865 	.word	0x08005865
 8004d78:	08005865 	.word	0x08005865
 8004d7c:	08005707 	.word	0x08005707
 8004d80:	08005865 	.word	0x08005865
 8004d84:	08004c01 	.word	0x08004c01
 8004d88:	461d      	mov	r5, r3
 8004d8a:	e712      	b.n	8004bb2 <_vfprintf_r+0xfe>
 8004d8c:	aa28      	add	r2, sp, #160	; 0xa0
 8004d8e:	4649      	mov	r1, r9
 8004d90:	4658      	mov	r0, fp
 8004d92:	f003 fb74 	bl	800847e <__sprint_r>
 8004d96:	2800      	cmp	r0, #0
 8004d98:	f040 8157 	bne.w	800504a <_vfprintf_r+0x596>
 8004d9c:	ac2b      	add	r4, sp, #172	; 0xac
 8004d9e:	e71e      	b.n	8004bde <_vfprintf_r+0x12a>
 8004da0:	461e      	mov	r6, r3
 8004da2:	e72d      	b.n	8004c00 <_vfprintf_r+0x14c>
 8004da4:	4bb2      	ldr	r3, [pc, #712]	; (8005070 <_vfprintf_r+0x5bc>)
 8004da6:	f01a 0f20 	tst.w	sl, #32
 8004daa:	931c      	str	r3, [sp, #112]	; 0x70
 8004dac:	f000 84ae 	beq.w	800570c <_vfprintf_r+0xc58>
 8004db0:	3607      	adds	r6, #7
 8004db2:	f026 0607 	bic.w	r6, r6, #7
 8004db6:	f106 0308 	add.w	r3, r6, #8
 8004dba:	930d      	str	r3, [sp, #52]	; 0x34
 8004dbc:	e9d6 6700 	ldrd	r6, r7, [r6]
 8004dc0:	f01a 0f01 	tst.w	sl, #1
 8004dc4:	d00a      	beq.n	8004ddc <_vfprintf_r+0x328>
 8004dc6:	ea56 0307 	orrs.w	r3, r6, r7
 8004dca:	d007      	beq.n	8004ddc <_vfprintf_r+0x328>
 8004dcc:	2330      	movs	r3, #48	; 0x30
 8004dce:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8004dd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dd4:	f04a 0a02 	orr.w	sl, sl, #2
 8004dd8:	f88d 3085 	strb.w	r3, [sp, #133]	; 0x85
 8004ddc:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8004de0:	2302      	movs	r3, #2
 8004de2:	e349      	b.n	8005478 <_vfprintf_r+0x9c4>
 8004de4:	4658      	mov	r0, fp
 8004de6:	f002 fb53 	bl	8007490 <_localeconv_r>
 8004dea:	6843      	ldr	r3, [r0, #4]
 8004dec:	4618      	mov	r0, r3
 8004dee:	931d      	str	r3, [sp, #116]	; 0x74
 8004df0:	f7fb f9ae 	bl	8000150 <strlen>
 8004df4:	9016      	str	r0, [sp, #88]	; 0x58
 8004df6:	4658      	mov	r0, fp
 8004df8:	f002 fb4a 	bl	8007490 <_localeconv_r>
 8004dfc:	6883      	ldr	r3, [r0, #8]
 8004dfe:	930c      	str	r3, [sp, #48]	; 0x30
 8004e00:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	f43f aefc 	beq.w	8004c00 <_vfprintf_r+0x14c>
 8004e08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	f43f aef8 	beq.w	8004c00 <_vfprintf_r+0x14c>
 8004e10:	781b      	ldrb	r3, [r3, #0]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	f43f aef4 	beq.w	8004c00 <_vfprintf_r+0x14c>
 8004e18:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8004e1c:	e6f0      	b.n	8004c00 <_vfprintf_r+0x14c>
 8004e1e:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	f47f aeec 	bne.w	8004c00 <_vfprintf_r+0x14c>
 8004e28:	2320      	movs	r3, #32
 8004e2a:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8004e2e:	e6e7      	b.n	8004c00 <_vfprintf_r+0x14c>
 8004e30:	f04a 0a01 	orr.w	sl, sl, #1
 8004e34:	e6e4      	b.n	8004c00 <_vfprintf_r+0x14c>
 8004e36:	6832      	ldr	r2, [r6, #0]
 8004e38:	1d33      	adds	r3, r6, #4
 8004e3a:	2a00      	cmp	r2, #0
 8004e3c:	9211      	str	r2, [sp, #68]	; 0x44
 8004e3e:	daaf      	bge.n	8004da0 <_vfprintf_r+0x2ec>
 8004e40:	461e      	mov	r6, r3
 8004e42:	4252      	negs	r2, r2
 8004e44:	9211      	str	r2, [sp, #68]	; 0x44
 8004e46:	f04a 0a04 	orr.w	sl, sl, #4
 8004e4a:	e6d9      	b.n	8004c00 <_vfprintf_r+0x14c>
 8004e4c:	232b      	movs	r3, #43	; 0x2b
 8004e4e:	e7ec      	b.n	8004e2a <_vfprintf_r+0x376>
 8004e50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e54:	7812      	ldrb	r2, [r2, #0]
 8004e56:	3301      	adds	r3, #1
 8004e58:	2a2a      	cmp	r2, #42	; 0x2a
 8004e5a:	920a      	str	r2, [sp, #40]	; 0x28
 8004e5c:	d10f      	bne.n	8004e7e <_vfprintf_r+0x3ca>
 8004e5e:	6835      	ldr	r5, [r6, #0]
 8004e60:	930e      	str	r3, [sp, #56]	; 0x38
 8004e62:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8004e66:	3604      	adds	r6, #4
 8004e68:	e6ca      	b.n	8004c00 <_vfprintf_r+0x14c>
 8004e6a:	fb07 2505 	mla	r5, r7, r5, r2
 8004e6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e72:	920a      	str	r2, [sp, #40]	; 0x28
 8004e74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e76:	3a30      	subs	r2, #48	; 0x30
 8004e78:	2a09      	cmp	r2, #9
 8004e7a:	d9f6      	bls.n	8004e6a <_vfprintf_r+0x3b6>
 8004e7c:	e6c5      	b.n	8004c0a <_vfprintf_r+0x156>
 8004e7e:	2500      	movs	r5, #0
 8004e80:	e7f8      	b.n	8004e74 <_vfprintf_r+0x3c0>
 8004e82:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8004e86:	e6bb      	b.n	8004c00 <_vfprintf_r+0x14c>
 8004e88:	2200      	movs	r2, #0
 8004e8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e8c:	9211      	str	r2, [sp, #68]	; 0x44
 8004e8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e90:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004e92:	3a30      	subs	r2, #48	; 0x30
 8004e94:	fb07 2201 	mla	r2, r7, r1, r2
 8004e98:	9211      	str	r2, [sp, #68]	; 0x44
 8004e9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e9e:	920a      	str	r2, [sp, #40]	; 0x28
 8004ea0:	3a30      	subs	r2, #48	; 0x30
 8004ea2:	2a09      	cmp	r2, #9
 8004ea4:	d9f3      	bls.n	8004e8e <_vfprintf_r+0x3da>
 8004ea6:	e6b0      	b.n	8004c0a <_vfprintf_r+0x156>
 8004ea8:	f04a 0a08 	orr.w	sl, sl, #8
 8004eac:	e6a8      	b.n	8004c00 <_vfprintf_r+0x14c>
 8004eae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	2b68      	cmp	r3, #104	; 0x68
 8004eb4:	bf01      	itttt	eq
 8004eb6:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 8004eb8:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8004ebc:	3301      	addeq	r3, #1
 8004ebe:	930e      	streq	r3, [sp, #56]	; 0x38
 8004ec0:	bf18      	it	ne
 8004ec2:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8004ec6:	e69b      	b.n	8004c00 <_vfprintf_r+0x14c>
 8004ec8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004eca:	781b      	ldrb	r3, [r3, #0]
 8004ecc:	2b6c      	cmp	r3, #108	; 0x6c
 8004ece:	d105      	bne.n	8004edc <_vfprintf_r+0x428>
 8004ed0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ed2:	3301      	adds	r3, #1
 8004ed4:	930e      	str	r3, [sp, #56]	; 0x38
 8004ed6:	f04a 0a20 	orr.w	sl, sl, #32
 8004eda:	e691      	b.n	8004c00 <_vfprintf_r+0x14c>
 8004edc:	f04a 0a10 	orr.w	sl, sl, #16
 8004ee0:	e68e      	b.n	8004c00 <_vfprintf_r+0x14c>
 8004ee2:	2000      	movs	r0, #0
 8004ee4:	1d33      	adds	r3, r6, #4
 8004ee6:	930d      	str	r3, [sp, #52]	; 0x34
 8004ee8:	6833      	ldr	r3, [r6, #0]
 8004eea:	f88d 0083 	strb.w	r0, [sp, #131]	; 0x83
 8004eee:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 8004ef2:	ab3b      	add	r3, sp, #236	; 0xec
 8004ef4:	4680      	mov	r8, r0
 8004ef6:	2501      	movs	r5, #1
 8004ef8:	9012      	str	r0, [sp, #72]	; 0x48
 8004efa:	4607      	mov	r7, r0
 8004efc:	900b      	str	r0, [sp, #44]	; 0x2c
 8004efe:	4606      	mov	r6, r0
 8004f00:	9307      	str	r3, [sp, #28]
 8004f02:	e308      	b.n	8005516 <_vfprintf_r+0xa62>
 8004f04:	f04a 0a10 	orr.w	sl, sl, #16
 8004f08:	f01a 0f20 	tst.w	sl, #32
 8004f0c:	d01f      	beq.n	8004f4e <_vfprintf_r+0x49a>
 8004f0e:	3607      	adds	r6, #7
 8004f10:	f026 0607 	bic.w	r6, r6, #7
 8004f14:	f106 0308 	add.w	r3, r6, #8
 8004f18:	930d      	str	r3, [sp, #52]	; 0x34
 8004f1a:	e9d6 6700 	ldrd	r6, r7, [r6]
 8004f1e:	2e00      	cmp	r6, #0
 8004f20:	f177 0300 	sbcs.w	r3, r7, #0
 8004f24:	da05      	bge.n	8004f32 <_vfprintf_r+0x47e>
 8004f26:	232d      	movs	r3, #45	; 0x2d
 8004f28:	4276      	negs	r6, r6
 8004f2a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8004f2e:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8004f32:	1c6b      	adds	r3, r5, #1
 8004f34:	f040 83fd 	bne.w	8005732 <_vfprintf_r+0xc7e>
 8004f38:	2f00      	cmp	r7, #0
 8004f3a:	bf08      	it	eq
 8004f3c:	2e0a      	cmpeq	r6, #10
 8004f3e:	f080 8425 	bcs.w	800578c <_vfprintf_r+0xcd8>
 8004f42:	3630      	adds	r6, #48	; 0x30
 8004f44:	ab54      	add	r3, sp, #336	; 0x150
 8004f46:	f803 6d01 	strb.w	r6, [r3, #-1]!
 8004f4a:	f000 bc15 	b.w	8005778 <_vfprintf_r+0xcc4>
 8004f4e:	1d33      	adds	r3, r6, #4
 8004f50:	f01a 0f10 	tst.w	sl, #16
 8004f54:	930d      	str	r3, [sp, #52]	; 0x34
 8004f56:	d002      	beq.n	8004f5e <_vfprintf_r+0x4aa>
 8004f58:	6836      	ldr	r6, [r6, #0]
 8004f5a:	17f7      	asrs	r7, r6, #31
 8004f5c:	e7df      	b.n	8004f1e <_vfprintf_r+0x46a>
 8004f5e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004f62:	6836      	ldr	r6, [r6, #0]
 8004f64:	d001      	beq.n	8004f6a <_vfprintf_r+0x4b6>
 8004f66:	b236      	sxth	r6, r6
 8004f68:	e7f7      	b.n	8004f5a <_vfprintf_r+0x4a6>
 8004f6a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004f6e:	bf18      	it	ne
 8004f70:	b276      	sxtbne	r6, r6
 8004f72:	e7f2      	b.n	8004f5a <_vfprintf_r+0x4a6>
 8004f74:	3607      	adds	r6, #7
 8004f76:	f026 0607 	bic.w	r6, r6, #7
 8004f7a:	f106 0308 	add.w	r3, r6, #8
 8004f7e:	930d      	str	r3, [sp, #52]	; 0x34
 8004f80:	6833      	ldr	r3, [r6, #0]
 8004f82:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f86:	9314      	str	r3, [sp, #80]	; 0x50
 8004f88:	6873      	ldr	r3, [r6, #4]
 8004f8a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004f8c:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8004f90:	9313      	str	r3, [sp, #76]	; 0x4c
 8004f92:	4638      	mov	r0, r7
 8004f94:	4b37      	ldr	r3, [pc, #220]	; (8005074 <_vfprintf_r+0x5c0>)
 8004f96:	4631      	mov	r1, r6
 8004f98:	f7fb fd38 	bl	8000a0c <__aeabi_dcmpun>
 8004f9c:	bb08      	cbnz	r0, 8004fe2 <_vfprintf_r+0x52e>
 8004f9e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004fa2:	4b34      	ldr	r3, [pc, #208]	; (8005074 <_vfprintf_r+0x5c0>)
 8004fa4:	4638      	mov	r0, r7
 8004fa6:	4631      	mov	r1, r6
 8004fa8:	f7fb fd12 	bl	80009d0 <__aeabi_dcmple>
 8004fac:	b9c8      	cbnz	r0, 8004fe2 <_vfprintf_r+0x52e>
 8004fae:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8004fb2:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8004fb6:	f7fb fd01 	bl	80009bc <__aeabi_dcmplt>
 8004fba:	b110      	cbz	r0, 8004fc2 <_vfprintf_r+0x50e>
 8004fbc:	232d      	movs	r3, #45	; 0x2d
 8004fbe:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8004fc2:	4a2d      	ldr	r2, [pc, #180]	; (8005078 <_vfprintf_r+0x5c4>)
 8004fc4:	4b2d      	ldr	r3, [pc, #180]	; (800507c <_vfprintf_r+0x5c8>)
 8004fc6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004fc8:	f04f 0800 	mov.w	r8, #0
 8004fcc:	2947      	cmp	r1, #71	; 0x47
 8004fce:	bfd8      	it	le
 8004fd0:	461a      	movle	r2, r3
 8004fd2:	2503      	movs	r5, #3
 8004fd4:	9207      	str	r2, [sp, #28]
 8004fd6:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8004fda:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
 8004fde:	f000 bc19 	b.w	8005814 <_vfprintf_r+0xd60>
 8004fe2:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8004fe6:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8004fea:	f7fb fd0f 	bl	8000a0c <__aeabi_dcmpun>
 8004fee:	4680      	mov	r8, r0
 8004ff0:	b140      	cbz	r0, 8005004 <_vfprintf_r+0x550>
 8004ff2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004ff4:	4a22      	ldr	r2, [pc, #136]	; (8005080 <_vfprintf_r+0x5cc>)
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	bfbc      	itt	lt
 8004ffa:	232d      	movlt	r3, #45	; 0x2d
 8004ffc:	f88d 3083 	strblt.w	r3, [sp, #131]	; 0x83
 8005000:	4b20      	ldr	r3, [pc, #128]	; (8005084 <_vfprintf_r+0x5d0>)
 8005002:	e7e0      	b.n	8004fc6 <_vfprintf_r+0x512>
 8005004:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005006:	f023 0320 	bic.w	r3, r3, #32
 800500a:	2b41      	cmp	r3, #65	; 0x41
 800500c:	930b      	str	r3, [sp, #44]	; 0x2c
 800500e:	d13b      	bne.n	8005088 <_vfprintf_r+0x5d4>
 8005010:	2330      	movs	r3, #48	; 0x30
 8005012:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8005016:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005018:	f04a 0a02 	orr.w	sl, sl, #2
 800501c:	2b61      	cmp	r3, #97	; 0x61
 800501e:	bf14      	ite	ne
 8005020:	2358      	movne	r3, #88	; 0x58
 8005022:	2378      	moveq	r3, #120	; 0x78
 8005024:	2d63      	cmp	r5, #99	; 0x63
 8005026:	f88d 3085 	strb.w	r3, [sp, #133]	; 0x85
 800502a:	f340 811b 	ble.w	8005264 <_vfprintf_r+0x7b0>
 800502e:	1c69      	adds	r1, r5, #1
 8005030:	4658      	mov	r0, fp
 8005032:	f002 faab 	bl	800758c <_malloc_r>
 8005036:	9007      	str	r0, [sp, #28]
 8005038:	2800      	cmp	r0, #0
 800503a:	f040 8116 	bne.w	800526a <_vfprintf_r+0x7b6>
 800503e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8005042:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005046:	f8a9 300c 	strh.w	r3, [r9, #12]
 800504a:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 800504e:	07d8      	lsls	r0, r3, #31
 8005050:	d407      	bmi.n	8005062 <_vfprintf_r+0x5ae>
 8005052:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8005056:	0599      	lsls	r1, r3, #22
 8005058:	d403      	bmi.n	8005062 <_vfprintf_r+0x5ae>
 800505a:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 800505e:	f002 fa28 	bl	80074b2 <__retarget_lock_release_recursive>
 8005062:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8005066:	065a      	lsls	r2, r3, #25
 8005068:	f57f ad8e 	bpl.w	8004b88 <_vfprintf_r+0xd4>
 800506c:	e56d      	b.n	8004b4a <_vfprintf_r+0x96>
 800506e:	bf00      	nop
 8005070:	08008c85 	.word	0x08008c85
 8005074:	7fefffff 	.word	0x7fefffff
 8005078:	08008c68 	.word	0x08008c68
 800507c:	08008c64 	.word	0x08008c64
 8005080:	08008c70 	.word	0x08008c70
 8005084:	08008c6c 	.word	0x08008c6c
 8005088:	1c6a      	adds	r2, r5, #1
 800508a:	f000 80f1 	beq.w	8005270 <_vfprintf_r+0x7bc>
 800508e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005090:	2b47      	cmp	r3, #71	; 0x47
 8005092:	d102      	bne.n	800509a <_vfprintf_r+0x5e6>
 8005094:	2d00      	cmp	r5, #0
 8005096:	f000 80ed 	beq.w	8005274 <_vfprintf_r+0x7c0>
 800509a:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 800509e:	9315      	str	r3, [sp, #84]	; 0x54
 80050a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80050a2:	1e1e      	subs	r6, r3, #0
 80050a4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80050a6:	9308      	str	r3, [sp, #32]
 80050a8:	bfb7      	itett	lt
 80050aa:	4633      	movlt	r3, r6
 80050ac:	2300      	movge	r3, #0
 80050ae:	f103 4600 	addlt.w	r6, r3, #2147483648	; 0x80000000
 80050b2:	232d      	movlt	r3, #45	; 0x2d
 80050b4:	9319      	str	r3, [sp, #100]	; 0x64
 80050b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050b8:	2b41      	cmp	r3, #65	; 0x41
 80050ba:	f040 80ec 	bne.w	8005296 <_vfprintf_r+0x7e2>
 80050be:	aa22      	add	r2, sp, #136	; 0x88
 80050c0:	9808      	ldr	r0, [sp, #32]
 80050c2:	4631      	mov	r1, r6
 80050c4:	f003 f934 	bl	8008330 <frexp>
 80050c8:	2200      	movs	r2, #0
 80050ca:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80050ce:	f7fb fa03 	bl	80004d8 <__aeabi_dmul>
 80050d2:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 80050d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80050da:	f7fb fc65 	bl	80009a8 <__aeabi_dcmpeq>
 80050de:	b108      	cbz	r0, 80050e4 <_vfprintf_r+0x630>
 80050e0:	2301      	movs	r3, #1
 80050e2:	9322      	str	r3, [sp, #136]	; 0x88
 80050e4:	4fa7      	ldr	r7, [pc, #668]	; (8005384 <_vfprintf_r+0x8d0>)
 80050e6:	4ba8      	ldr	r3, [pc, #672]	; (8005388 <_vfprintf_r+0x8d4>)
 80050e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050ea:	9e07      	ldr	r6, [sp, #28]
 80050ec:	2a61      	cmp	r2, #97	; 0x61
 80050ee:	bf08      	it	eq
 80050f0:	461f      	moveq	r7, r3
 80050f2:	9712      	str	r7, [sp, #72]	; 0x48
 80050f4:	1e6f      	subs	r7, r5, #1
 80050f6:	2200      	movs	r2, #0
 80050f8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80050fc:	4ba3      	ldr	r3, [pc, #652]	; (800538c <_vfprintf_r+0x8d8>)
 80050fe:	f7fb f9eb 	bl	80004d8 <__aeabi_dmul>
 8005102:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005106:	f7fb fc97 	bl	8000a38 <__aeabi_d2iz>
 800510a:	901e      	str	r0, [sp, #120]	; 0x78
 800510c:	f7fb f97a 	bl	8000404 <__aeabi_i2d>
 8005110:	4602      	mov	r2, r0
 8005112:	460b      	mov	r3, r1
 8005114:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005118:	f7fb f826 	bl	8000168 <__aeabi_dsub>
 800511c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800511e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005120:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005124:	5c9b      	ldrb	r3, [r3, r2]
 8005126:	971f      	str	r7, [sp, #124]	; 0x7c
 8005128:	f806 3b01 	strb.w	r3, [r6], #1
 800512c:	1c7b      	adds	r3, r7, #1
 800512e:	d006      	beq.n	800513e <_vfprintf_r+0x68a>
 8005130:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8005134:	3f01      	subs	r7, #1
 8005136:	f7fb fc37 	bl	80009a8 <__aeabi_dcmpeq>
 800513a:	2800      	cmp	r0, #0
 800513c:	d0db      	beq.n	80050f6 <_vfprintf_r+0x642>
 800513e:	2200      	movs	r2, #0
 8005140:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005144:	4b92      	ldr	r3, [pc, #584]	; (8005390 <_vfprintf_r+0x8dc>)
 8005146:	f7fb fc57 	bl	80009f8 <__aeabi_dcmpgt>
 800514a:	b960      	cbnz	r0, 8005166 <_vfprintf_r+0x6b2>
 800514c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005150:	2200      	movs	r2, #0
 8005152:	4b8f      	ldr	r3, [pc, #572]	; (8005390 <_vfprintf_r+0x8dc>)
 8005154:	f7fb fc28 	bl	80009a8 <__aeabi_dcmpeq>
 8005158:	2800      	cmp	r0, #0
 800515a:	f000 8097 	beq.w	800528c <_vfprintf_r+0x7d8>
 800515e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005160:	07df      	lsls	r7, r3, #31
 8005162:	f140 8093 	bpl.w	800528c <_vfprintf_r+0x7d8>
 8005166:	2030      	movs	r0, #48	; 0x30
 8005168:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800516a:	9626      	str	r6, [sp, #152]	; 0x98
 800516c:	7bd9      	ldrb	r1, [r3, #15]
 800516e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005170:	1e53      	subs	r3, r2, #1
 8005172:	9326      	str	r3, [sp, #152]	; 0x98
 8005174:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8005178:	428b      	cmp	r3, r1
 800517a:	d07e      	beq.n	800527a <_vfprintf_r+0x7c6>
 800517c:	2b39      	cmp	r3, #57	; 0x39
 800517e:	bf0b      	itete	eq
 8005180:	9b12      	ldreq	r3, [sp, #72]	; 0x48
 8005182:	3301      	addne	r3, #1
 8005184:	7a9b      	ldrbeq	r3, [r3, #10]
 8005186:	b2db      	uxtbne	r3, r3
 8005188:	f802 3c01 	strb.w	r3, [r2, #-1]
 800518c:	4633      	mov	r3, r6
 800518e:	9a07      	ldr	r2, [sp, #28]
 8005190:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8005192:	1a9b      	subs	r3, r3, r2
 8005194:	9308      	str	r3, [sp, #32]
 8005196:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005198:	2b47      	cmp	r3, #71	; 0x47
 800519a:	f040 80c8 	bne.w	800532e <_vfprintf_r+0x87a>
 800519e:	1cf0      	adds	r0, r6, #3
 80051a0:	db02      	blt.n	80051a8 <_vfprintf_r+0x6f4>
 80051a2:	42b5      	cmp	r5, r6
 80051a4:	f280 80f6 	bge.w	8005394 <_vfprintf_r+0x8e0>
 80051a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051aa:	3b02      	subs	r3, #2
 80051ac:	930a      	str	r3, [sp, #40]	; 0x28
 80051ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80051b0:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 80051b4:	f021 0120 	bic.w	r1, r1, #32
 80051b8:	2941      	cmp	r1, #65	; 0x41
 80051ba:	bf08      	it	eq
 80051bc:	320f      	addeq	r2, #15
 80051be:	f106 33ff 	add.w	r3, r6, #4294967295	; 0xffffffff
 80051c2:	bf06      	itte	eq
 80051c4:	b2d2      	uxtbeq	r2, r2
 80051c6:	2101      	moveq	r1, #1
 80051c8:	2100      	movne	r1, #0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	f88d 2090 	strb.w	r2, [sp, #144]	; 0x90
 80051d0:	bfb4      	ite	lt
 80051d2:	222d      	movlt	r2, #45	; 0x2d
 80051d4:	222b      	movge	r2, #43	; 0x2b
 80051d6:	9322      	str	r3, [sp, #136]	; 0x88
 80051d8:	bfb8      	it	lt
 80051da:	f1c6 0301 	rsblt	r3, r6, #1
 80051de:	2b09      	cmp	r3, #9
 80051e0:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 80051e4:	f340 80ba 	ble.w	800535c <_vfprintf_r+0x8a8>
 80051e8:	250a      	movs	r5, #10
 80051ea:	f10d 029f 	add.w	r2, sp, #159	; 0x9f
 80051ee:	fb93 f0f5 	sdiv	r0, r3, r5
 80051f2:	fb05 3310 	mls	r3, r5, r0, r3
 80051f6:	2809      	cmp	r0, #9
 80051f8:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80051fc:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005200:	f102 31ff 	add.w	r1, r2, #4294967295	; 0xffffffff
 8005204:	4603      	mov	r3, r0
 8005206:	f300 80a2 	bgt.w	800534e <_vfprintf_r+0x89a>
 800520a:	3330      	adds	r3, #48	; 0x30
 800520c:	f801 3c01 	strb.w	r3, [r1, #-1]
 8005210:	3a02      	subs	r2, #2
 8005212:	f10d 0392 	add.w	r3, sp, #146	; 0x92
 8005216:	f10d 009f 	add.w	r0, sp, #159	; 0x9f
 800521a:	4282      	cmp	r2, r0
 800521c:	4619      	mov	r1, r3
 800521e:	f0c0 8098 	bcc.w	8005352 <_vfprintf_r+0x89e>
 8005222:	9a08      	ldr	r2, [sp, #32]
 8005224:	ab24      	add	r3, sp, #144	; 0x90
 8005226:	1acb      	subs	r3, r1, r3
 8005228:	2a01      	cmp	r2, #1
 800522a:	931b      	str	r3, [sp, #108]	; 0x6c
 800522c:	eb03 0502 	add.w	r5, r3, r2
 8005230:	dc02      	bgt.n	8005238 <_vfprintf_r+0x784>
 8005232:	f01a 0f01 	tst.w	sl, #1
 8005236:	d001      	beq.n	800523c <_vfprintf_r+0x788>
 8005238:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800523a:	441d      	add	r5, r3
 800523c:	2700      	movs	r7, #0
 800523e:	463e      	mov	r6, r7
 8005240:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8005244:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005248:	9315      	str	r3, [sp, #84]	; 0x54
 800524a:	970b      	str	r7, [sp, #44]	; 0x2c
 800524c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800524e:	2b00      	cmp	r3, #0
 8005250:	f000 8314 	beq.w	800587c <_vfprintf_r+0xdc8>
 8005254:	232d      	movs	r3, #45	; 0x2d
 8005256:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 800525a:	2300      	movs	r3, #0
 800525c:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8005260:	9312      	str	r3, [sp, #72]	; 0x48
 8005262:	e158      	b.n	8005516 <_vfprintf_r+0xa62>
 8005264:	ab3b      	add	r3, sp, #236	; 0xec
 8005266:	9307      	str	r3, [sp, #28]
 8005268:	e717      	b.n	800509a <_vfprintf_r+0x5e6>
 800526a:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800526e:	e714      	b.n	800509a <_vfprintf_r+0x5e6>
 8005270:	2506      	movs	r5, #6
 8005272:	e712      	b.n	800509a <_vfprintf_r+0x5e6>
 8005274:	46a8      	mov	r8, r5
 8005276:	2501      	movs	r5, #1
 8005278:	e70f      	b.n	800509a <_vfprintf_r+0x5e6>
 800527a:	f802 0c01 	strb.w	r0, [r2, #-1]
 800527e:	e776      	b.n	800516e <_vfprintf_r+0x6ba>
 8005280:	f803 1b01 	strb.w	r1, [r3], #1
 8005284:	1af2      	subs	r2, r6, r3
 8005286:	2a00      	cmp	r2, #0
 8005288:	dafa      	bge.n	8005280 <_vfprintf_r+0x7cc>
 800528a:	e780      	b.n	800518e <_vfprintf_r+0x6da>
 800528c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800528e:	4633      	mov	r3, r6
 8005290:	2130      	movs	r1, #48	; 0x30
 8005292:	4416      	add	r6, r2
 8005294:	e7f6      	b.n	8005284 <_vfprintf_r+0x7d0>
 8005296:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005298:	2b46      	cmp	r3, #70	; 0x46
 800529a:	d004      	beq.n	80052a6 <_vfprintf_r+0x7f2>
 800529c:	2b45      	cmp	r3, #69	; 0x45
 800529e:	d140      	bne.n	8005322 <_vfprintf_r+0x86e>
 80052a0:	1c6f      	adds	r7, r5, #1
 80052a2:	2302      	movs	r3, #2
 80052a4:	e001      	b.n	80052aa <_vfprintf_r+0x7f6>
 80052a6:	462f      	mov	r7, r5
 80052a8:	2303      	movs	r3, #3
 80052aa:	aa26      	add	r2, sp, #152	; 0x98
 80052ac:	9204      	str	r2, [sp, #16]
 80052ae:	aa23      	add	r2, sp, #140	; 0x8c
 80052b0:	9203      	str	r2, [sp, #12]
 80052b2:	aa22      	add	r2, sp, #136	; 0x88
 80052b4:	e9cd 7201 	strd	r7, r2, [sp, #4]
 80052b8:	9300      	str	r3, [sp, #0]
 80052ba:	9a08      	ldr	r2, [sp, #32]
 80052bc:	4633      	mov	r3, r6
 80052be:	4658      	mov	r0, fp
 80052c0:	f000 ff92 	bl	80061e8 <_dtoa_r>
 80052c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052c6:	9007      	str	r0, [sp, #28]
 80052c8:	2b47      	cmp	r3, #71	; 0x47
 80052ca:	d102      	bne.n	80052d2 <_vfprintf_r+0x81e>
 80052cc:	f01a 0f01 	tst.w	sl, #1
 80052d0:	d02b      	beq.n	800532a <_vfprintf_r+0x876>
 80052d2:	9b07      	ldr	r3, [sp, #28]
 80052d4:	443b      	add	r3, r7
 80052d6:	9312      	str	r3, [sp, #72]	; 0x48
 80052d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052da:	2b46      	cmp	r3, #70	; 0x46
 80052dc:	d111      	bne.n	8005302 <_vfprintf_r+0x84e>
 80052de:	9b07      	ldr	r3, [sp, #28]
 80052e0:	781b      	ldrb	r3, [r3, #0]
 80052e2:	2b30      	cmp	r3, #48	; 0x30
 80052e4:	d109      	bne.n	80052fa <_vfprintf_r+0x846>
 80052e6:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 80052ea:	9808      	ldr	r0, [sp, #32]
 80052ec:	4631      	mov	r1, r6
 80052ee:	f7fb fb5b 	bl	80009a8 <__aeabi_dcmpeq>
 80052f2:	b910      	cbnz	r0, 80052fa <_vfprintf_r+0x846>
 80052f4:	f1c7 0701 	rsb	r7, r7, #1
 80052f8:	9722      	str	r7, [sp, #136]	; 0x88
 80052fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80052fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052fe:	441a      	add	r2, r3
 8005300:	9212      	str	r2, [sp, #72]	; 0x48
 8005302:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8005306:	9808      	ldr	r0, [sp, #32]
 8005308:	4631      	mov	r1, r6
 800530a:	f7fb fb4d 	bl	80009a8 <__aeabi_dcmpeq>
 800530e:	b950      	cbnz	r0, 8005326 <_vfprintf_r+0x872>
 8005310:	2230      	movs	r2, #48	; 0x30
 8005312:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005314:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005316:	4299      	cmp	r1, r3
 8005318:	d907      	bls.n	800532a <_vfprintf_r+0x876>
 800531a:	1c59      	adds	r1, r3, #1
 800531c:	9126      	str	r1, [sp, #152]	; 0x98
 800531e:	701a      	strb	r2, [r3, #0]
 8005320:	e7f7      	b.n	8005312 <_vfprintf_r+0x85e>
 8005322:	462f      	mov	r7, r5
 8005324:	e7bd      	b.n	80052a2 <_vfprintf_r+0x7ee>
 8005326:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005328:	9326      	str	r3, [sp, #152]	; 0x98
 800532a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800532c:	e72f      	b.n	800518e <_vfprintf_r+0x6da>
 800532e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005330:	2b46      	cmp	r3, #70	; 0x46
 8005332:	f47f af3c 	bne.w	80051ae <_vfprintf_r+0x6fa>
 8005336:	2e00      	cmp	r6, #0
 8005338:	dd1d      	ble.n	8005376 <_vfprintf_r+0x8c2>
 800533a:	b915      	cbnz	r5, 8005342 <_vfprintf_r+0x88e>
 800533c:	f01a 0f01 	tst.w	sl, #1
 8005340:	d03c      	beq.n	80053bc <_vfprintf_r+0x908>
 8005342:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005344:	18f3      	adds	r3, r6, r3
 8005346:	441d      	add	r5, r3
 8005348:	2366      	movs	r3, #102	; 0x66
 800534a:	930a      	str	r3, [sp, #40]	; 0x28
 800534c:	e03b      	b.n	80053c6 <_vfprintf_r+0x912>
 800534e:	460a      	mov	r2, r1
 8005350:	e74d      	b.n	80051ee <_vfprintf_r+0x73a>
 8005352:	f812 1b01 	ldrb.w	r1, [r2], #1
 8005356:	f803 1b01 	strb.w	r1, [r3], #1
 800535a:	e75e      	b.n	800521a <_vfprintf_r+0x766>
 800535c:	b941      	cbnz	r1, 8005370 <_vfprintf_r+0x8bc>
 800535e:	2230      	movs	r2, #48	; 0x30
 8005360:	f88d 2092 	strb.w	r2, [sp, #146]	; 0x92
 8005364:	f10d 0293 	add.w	r2, sp, #147	; 0x93
 8005368:	3330      	adds	r3, #48	; 0x30
 800536a:	1c51      	adds	r1, r2, #1
 800536c:	7013      	strb	r3, [r2, #0]
 800536e:	e758      	b.n	8005222 <_vfprintf_r+0x76e>
 8005370:	f10d 0292 	add.w	r2, sp, #146	; 0x92
 8005374:	e7f8      	b.n	8005368 <_vfprintf_r+0x8b4>
 8005376:	b915      	cbnz	r5, 800537e <_vfprintf_r+0x8ca>
 8005378:	f01a 0f01 	tst.w	sl, #1
 800537c:	d020      	beq.n	80053c0 <_vfprintf_r+0x90c>
 800537e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005380:	3301      	adds	r3, #1
 8005382:	e7e0      	b.n	8005346 <_vfprintf_r+0x892>
 8005384:	08008c85 	.word	0x08008c85
 8005388:	08008c74 	.word	0x08008c74
 800538c:	40300000 	.word	0x40300000
 8005390:	3fe00000 	.word	0x3fe00000
 8005394:	9b08      	ldr	r3, [sp, #32]
 8005396:	42b3      	cmp	r3, r6
 8005398:	dc06      	bgt.n	80053a8 <_vfprintf_r+0x8f4>
 800539a:	f01a 0f01 	tst.w	sl, #1
 800539e:	d025      	beq.n	80053ec <_vfprintf_r+0x938>
 80053a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80053a2:	18f5      	adds	r5, r6, r3
 80053a4:	2367      	movs	r3, #103	; 0x67
 80053a6:	e7d0      	b.n	800534a <_vfprintf_r+0x896>
 80053a8:	9b08      	ldr	r3, [sp, #32]
 80053aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80053ac:	2e00      	cmp	r6, #0
 80053ae:	eb03 0502 	add.w	r5, r3, r2
 80053b2:	dcf7      	bgt.n	80053a4 <_vfprintf_r+0x8f0>
 80053b4:	f1c6 0301 	rsb	r3, r6, #1
 80053b8:	441d      	add	r5, r3
 80053ba:	e7f3      	b.n	80053a4 <_vfprintf_r+0x8f0>
 80053bc:	4635      	mov	r5, r6
 80053be:	e7c3      	b.n	8005348 <_vfprintf_r+0x894>
 80053c0:	2366      	movs	r3, #102	; 0x66
 80053c2:	2501      	movs	r5, #1
 80053c4:	930a      	str	r3, [sp, #40]	; 0x28
 80053c6:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80053ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80053cc:	d01f      	beq.n	800540e <_vfprintf_r+0x95a>
 80053ce:	2700      	movs	r7, #0
 80053d0:	2e00      	cmp	r6, #0
 80053d2:	970b      	str	r7, [sp, #44]	; 0x2c
 80053d4:	f77f af3a 	ble.w	800524c <_vfprintf_r+0x798>
 80053d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80053da:	781b      	ldrb	r3, [r3, #0]
 80053dc:	2bff      	cmp	r3, #255	; 0xff
 80053de:	d107      	bne.n	80053f0 <_vfprintf_r+0x93c>
 80053e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053e2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80053e4:	443b      	add	r3, r7
 80053e6:	fb02 5503 	mla	r5, r2, r3, r5
 80053ea:	e72f      	b.n	800524c <_vfprintf_r+0x798>
 80053ec:	4635      	mov	r5, r6
 80053ee:	e7d9      	b.n	80053a4 <_vfprintf_r+0x8f0>
 80053f0:	42b3      	cmp	r3, r6
 80053f2:	daf5      	bge.n	80053e0 <_vfprintf_r+0x92c>
 80053f4:	1af6      	subs	r6, r6, r3
 80053f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80053f8:	785b      	ldrb	r3, [r3, #1]
 80053fa:	b133      	cbz	r3, 800540a <_vfprintf_r+0x956>
 80053fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053fe:	3301      	adds	r3, #1
 8005400:	930b      	str	r3, [sp, #44]	; 0x2c
 8005402:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005404:	3301      	adds	r3, #1
 8005406:	930c      	str	r3, [sp, #48]	; 0x30
 8005408:	e7e6      	b.n	80053d8 <_vfprintf_r+0x924>
 800540a:	3701      	adds	r7, #1
 800540c:	e7e4      	b.n	80053d8 <_vfprintf_r+0x924>
 800540e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8005410:	e71c      	b.n	800524c <_vfprintf_r+0x798>
 8005412:	4632      	mov	r2, r6
 8005414:	f852 3b04 	ldr.w	r3, [r2], #4
 8005418:	f01a 0f20 	tst.w	sl, #32
 800541c:	920d      	str	r2, [sp, #52]	; 0x34
 800541e:	d009      	beq.n	8005434 <_vfprintf_r+0x980>
 8005420:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005422:	4610      	mov	r0, r2
 8005424:	17d1      	asrs	r1, r2, #31
 8005426:	e9c3 0100 	strd	r0, r1, [r3]
 800542a:	e9dd 630d 	ldrd	r6, r3, [sp, #52]	; 0x34
 800542e:	9307      	str	r3, [sp, #28]
 8005430:	f7ff bbbe 	b.w	8004bb0 <_vfprintf_r+0xfc>
 8005434:	f01a 0f10 	tst.w	sl, #16
 8005438:	d002      	beq.n	8005440 <_vfprintf_r+0x98c>
 800543a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800543c:	601a      	str	r2, [r3, #0]
 800543e:	e7f4      	b.n	800542a <_vfprintf_r+0x976>
 8005440:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005444:	d002      	beq.n	800544c <_vfprintf_r+0x998>
 8005446:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005448:	801a      	strh	r2, [r3, #0]
 800544a:	e7ee      	b.n	800542a <_vfprintf_r+0x976>
 800544c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005450:	d0f3      	beq.n	800543a <_vfprintf_r+0x986>
 8005452:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005454:	701a      	strb	r2, [r3, #0]
 8005456:	e7e8      	b.n	800542a <_vfprintf_r+0x976>
 8005458:	f04a 0a10 	orr.w	sl, sl, #16
 800545c:	f01a 0f20 	tst.w	sl, #32
 8005460:	d01e      	beq.n	80054a0 <_vfprintf_r+0x9ec>
 8005462:	3607      	adds	r6, #7
 8005464:	f026 0607 	bic.w	r6, r6, #7
 8005468:	f106 0308 	add.w	r3, r6, #8
 800546c:	930d      	str	r3, [sp, #52]	; 0x34
 800546e:	e9d6 6700 	ldrd	r6, r7, [r6]
 8005472:	2300      	movs	r3, #0
 8005474:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8005478:	2200      	movs	r2, #0
 800547a:	f88d 2083 	strb.w	r2, [sp, #131]	; 0x83
 800547e:	1c6a      	adds	r2, r5, #1
 8005480:	f000 815a 	beq.w	8005738 <_vfprintf_r+0xc84>
 8005484:	4652      	mov	r2, sl
 8005486:	ea56 0107 	orrs.w	r1, r6, r7
 800548a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 800548e:	f040 8153 	bne.w	8005738 <_vfprintf_r+0xc84>
 8005492:	2d00      	cmp	r5, #0
 8005494:	f000 81d9 	beq.w	800584a <_vfprintf_r+0xd96>
 8005498:	2b01      	cmp	r3, #1
 800549a:	f040 8150 	bne.w	800573e <_vfprintf_r+0xc8a>
 800549e:	e550      	b.n	8004f42 <_vfprintf_r+0x48e>
 80054a0:	1d33      	adds	r3, r6, #4
 80054a2:	f01a 0f10 	tst.w	sl, #16
 80054a6:	930d      	str	r3, [sp, #52]	; 0x34
 80054a8:	d001      	beq.n	80054ae <_vfprintf_r+0x9fa>
 80054aa:	6836      	ldr	r6, [r6, #0]
 80054ac:	e003      	b.n	80054b6 <_vfprintf_r+0xa02>
 80054ae:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80054b2:	d002      	beq.n	80054ba <_vfprintf_r+0xa06>
 80054b4:	8836      	ldrh	r6, [r6, #0]
 80054b6:	2700      	movs	r7, #0
 80054b8:	e7db      	b.n	8005472 <_vfprintf_r+0x9be>
 80054ba:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80054be:	d0f4      	beq.n	80054aa <_vfprintf_r+0x9f6>
 80054c0:	7836      	ldrb	r6, [r6, #0]
 80054c2:	e7f8      	b.n	80054b6 <_vfprintf_r+0xa02>
 80054c4:	1d33      	adds	r3, r6, #4
 80054c6:	930d      	str	r3, [sp, #52]	; 0x34
 80054c8:	f647 0330 	movw	r3, #30768	; 0x7830
 80054cc:	2278      	movs	r2, #120	; 0x78
 80054ce:	f8ad 3084 	strh.w	r3, [sp, #132]	; 0x84
 80054d2:	4bab      	ldr	r3, [pc, #684]	; (8005780 <_vfprintf_r+0xccc>)
 80054d4:	6836      	ldr	r6, [r6, #0]
 80054d6:	931c      	str	r3, [sp, #112]	; 0x70
 80054d8:	2700      	movs	r7, #0
 80054da:	f04a 0a02 	orr.w	sl, sl, #2
 80054de:	2302      	movs	r3, #2
 80054e0:	920a      	str	r2, [sp, #40]	; 0x28
 80054e2:	e7c9      	b.n	8005478 <_vfprintf_r+0x9c4>
 80054e4:	1d33      	adds	r3, r6, #4
 80054e6:	930d      	str	r3, [sp, #52]	; 0x34
 80054e8:	6833      	ldr	r3, [r6, #0]
 80054ea:	2600      	movs	r6, #0
 80054ec:	1c69      	adds	r1, r5, #1
 80054ee:	9307      	str	r3, [sp, #28]
 80054f0:	f88d 6083 	strb.w	r6, [sp, #131]	; 0x83
 80054f4:	f000 80e0 	beq.w	80056b8 <_vfprintf_r+0xc04>
 80054f8:	462a      	mov	r2, r5
 80054fa:	4631      	mov	r1, r6
 80054fc:	4618      	mov	r0, r3
 80054fe:	f002 fa7b 	bl	80079f8 <memchr>
 8005502:	4680      	mov	r8, r0
 8005504:	2800      	cmp	r0, #0
 8005506:	f43f ad68 	beq.w	8004fda <_vfprintf_r+0x526>
 800550a:	46b0      	mov	r8, r6
 800550c:	4637      	mov	r7, r6
 800550e:	9b07      	ldr	r3, [sp, #28]
 8005510:	9612      	str	r6, [sp, #72]	; 0x48
 8005512:	1ac5      	subs	r5, r0, r3
 8005514:	960b      	str	r6, [sp, #44]	; 0x2c
 8005516:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005518:	42ab      	cmp	r3, r5
 800551a:	bfb8      	it	lt
 800551c:	462b      	movlt	r3, r5
 800551e:	9315      	str	r3, [sp, #84]	; 0x54
 8005520:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 8005524:	b113      	cbz	r3, 800552c <_vfprintf_r+0xa78>
 8005526:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005528:	3301      	adds	r3, #1
 800552a:	9315      	str	r3, [sp, #84]	; 0x54
 800552c:	f01a 0302 	ands.w	r3, sl, #2
 8005530:	931e      	str	r3, [sp, #120]	; 0x78
 8005532:	bf1e      	ittt	ne
 8005534:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8005536:	3302      	addne	r3, #2
 8005538:	9315      	strne	r3, [sp, #84]	; 0x54
 800553a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800553e:	931f      	str	r3, [sp, #124]	; 0x7c
 8005540:	d121      	bne.n	8005586 <_vfprintf_r+0xad2>
 8005542:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005544:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005546:	1a9b      	subs	r3, r3, r2
 8005548:	2b00      	cmp	r3, #0
 800554a:	9319      	str	r3, [sp, #100]	; 0x64
 800554c:	dd1b      	ble.n	8005586 <_vfprintf_r+0xad2>
 800554e:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8005552:	9819      	ldr	r0, [sp, #100]	; 0x64
 8005554:	3201      	adds	r2, #1
 8005556:	2810      	cmp	r0, #16
 8005558:	488a      	ldr	r0, [pc, #552]	; (8005784 <_vfprintf_r+0xcd0>)
 800555a:	f104 0108 	add.w	r1, r4, #8
 800555e:	6020      	str	r0, [r4, #0]
 8005560:	f300 8190 	bgt.w	8005884 <_vfprintf_r+0xdd0>
 8005564:	9819      	ldr	r0, [sp, #100]	; 0x64
 8005566:	2a07      	cmp	r2, #7
 8005568:	4403      	add	r3, r0
 800556a:	6060      	str	r0, [r4, #4]
 800556c:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005570:	f340 819d 	ble.w	80058ae <_vfprintf_r+0xdfa>
 8005574:	aa28      	add	r2, sp, #160	; 0xa0
 8005576:	4649      	mov	r1, r9
 8005578:	4658      	mov	r0, fp
 800557a:	f002 ff80 	bl	800847e <__sprint_r>
 800557e:	2800      	cmp	r0, #0
 8005580:	f040 84c7 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005584:	ac2b      	add	r4, sp, #172	; 0xac
 8005586:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 800558a:	b173      	cbz	r3, 80055aa <_vfprintf_r+0xaf6>
 800558c:	f10d 0383 	add.w	r3, sp, #131	; 0x83
 8005590:	6023      	str	r3, [r4, #0]
 8005592:	2301      	movs	r3, #1
 8005594:	6063      	str	r3, [r4, #4]
 8005596:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005598:	3301      	adds	r3, #1
 800559a:	932a      	str	r3, [sp, #168]	; 0xa8
 800559c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800559e:	3301      	adds	r3, #1
 80055a0:	2b07      	cmp	r3, #7
 80055a2:	9329      	str	r3, [sp, #164]	; 0xa4
 80055a4:	f300 8185 	bgt.w	80058b2 <_vfprintf_r+0xdfe>
 80055a8:	3408      	adds	r4, #8
 80055aa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80055ac:	b16b      	cbz	r3, 80055ca <_vfprintf_r+0xb16>
 80055ae:	ab21      	add	r3, sp, #132	; 0x84
 80055b0:	6023      	str	r3, [r4, #0]
 80055b2:	2302      	movs	r3, #2
 80055b4:	6063      	str	r3, [r4, #4]
 80055b6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80055b8:	3302      	adds	r3, #2
 80055ba:	932a      	str	r3, [sp, #168]	; 0xa8
 80055bc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80055be:	3301      	adds	r3, #1
 80055c0:	2b07      	cmp	r3, #7
 80055c2:	9329      	str	r3, [sp, #164]	; 0xa4
 80055c4:	f300 817f 	bgt.w	80058c6 <_vfprintf_r+0xe12>
 80055c8:	3408      	adds	r4, #8
 80055ca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80055cc:	2b80      	cmp	r3, #128	; 0x80
 80055ce:	d121      	bne.n	8005614 <_vfprintf_r+0xb60>
 80055d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80055d2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80055d4:	1a9b      	subs	r3, r3, r2
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	9319      	str	r3, [sp, #100]	; 0x64
 80055da:	dd1b      	ble.n	8005614 <_vfprintf_r+0xb60>
 80055dc:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 80055e0:	9819      	ldr	r0, [sp, #100]	; 0x64
 80055e2:	3201      	adds	r2, #1
 80055e4:	2810      	cmp	r0, #16
 80055e6:	4868      	ldr	r0, [pc, #416]	; (8005788 <_vfprintf_r+0xcd4>)
 80055e8:	f104 0108 	add.w	r1, r4, #8
 80055ec:	6020      	str	r0, [r4, #0]
 80055ee:	f300 8174 	bgt.w	80058da <_vfprintf_r+0xe26>
 80055f2:	9819      	ldr	r0, [sp, #100]	; 0x64
 80055f4:	2a07      	cmp	r2, #7
 80055f6:	4403      	add	r3, r0
 80055f8:	6060      	str	r0, [r4, #4]
 80055fa:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 80055fe:	f340 8181 	ble.w	8005904 <_vfprintf_r+0xe50>
 8005602:	aa28      	add	r2, sp, #160	; 0xa0
 8005604:	4649      	mov	r1, r9
 8005606:	4658      	mov	r0, fp
 8005608:	f002 ff39 	bl	800847e <__sprint_r>
 800560c:	2800      	cmp	r0, #0
 800560e:	f040 8480 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005612:	ac2b      	add	r4, sp, #172	; 0xac
 8005614:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005616:	1b5b      	subs	r3, r3, r5
 8005618:	2b00      	cmp	r3, #0
 800561a:	9312      	str	r3, [sp, #72]	; 0x48
 800561c:	dd1b      	ble.n	8005656 <_vfprintf_r+0xba2>
 800561e:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8005622:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005624:	3201      	adds	r2, #1
 8005626:	2810      	cmp	r0, #16
 8005628:	4857      	ldr	r0, [pc, #348]	; (8005788 <_vfprintf_r+0xcd4>)
 800562a:	f104 0108 	add.w	r1, r4, #8
 800562e:	6020      	str	r0, [r4, #0]
 8005630:	f300 816a 	bgt.w	8005908 <_vfprintf_r+0xe54>
 8005634:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005636:	2a07      	cmp	r2, #7
 8005638:	4403      	add	r3, r0
 800563a:	6060      	str	r0, [r4, #4]
 800563c:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005640:	f340 8177 	ble.w	8005932 <_vfprintf_r+0xe7e>
 8005644:	aa28      	add	r2, sp, #160	; 0xa0
 8005646:	4649      	mov	r1, r9
 8005648:	4658      	mov	r0, fp
 800564a:	f002 ff18 	bl	800847e <__sprint_r>
 800564e:	2800      	cmp	r0, #0
 8005650:	f040 845f 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005654:	ac2b      	add	r4, sp, #172	; 0xac
 8005656:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005658:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800565c:	9312      	str	r3, [sp, #72]	; 0x48
 800565e:	f040 816a 	bne.w	8005936 <_vfprintf_r+0xe82>
 8005662:	9b07      	ldr	r3, [sp, #28]
 8005664:	e9c4 3500 	strd	r3, r5, [r4]
 8005668:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800566a:	441d      	add	r5, r3
 800566c:	952a      	str	r5, [sp, #168]	; 0xa8
 800566e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005670:	3301      	adds	r3, #1
 8005672:	2b07      	cmp	r3, #7
 8005674:	9329      	str	r3, [sp, #164]	; 0xa4
 8005676:	f300 81a4 	bgt.w	80059c2 <_vfprintf_r+0xf0e>
 800567a:	3408      	adds	r4, #8
 800567c:	f01a 0f04 	tst.w	sl, #4
 8005680:	f040 8429 	bne.w	8005ed6 <_vfprintf_r+0x1422>
 8005684:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8005688:	9915      	ldr	r1, [sp, #84]	; 0x54
 800568a:	428a      	cmp	r2, r1
 800568c:	bfac      	ite	ge
 800568e:	189b      	addge	r3, r3, r2
 8005690:	185b      	addlt	r3, r3, r1
 8005692:	9310      	str	r3, [sp, #64]	; 0x40
 8005694:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005696:	b13b      	cbz	r3, 80056a8 <_vfprintf_r+0xbf4>
 8005698:	aa28      	add	r2, sp, #160	; 0xa0
 800569a:	4649      	mov	r1, r9
 800569c:	4658      	mov	r0, fp
 800569e:	f002 feee 	bl	800847e <__sprint_r>
 80056a2:	2800      	cmp	r0, #0
 80056a4:	f040 8435 	bne.w	8005f12 <_vfprintf_r+0x145e>
 80056a8:	2300      	movs	r3, #0
 80056aa:	9329      	str	r3, [sp, #164]	; 0xa4
 80056ac:	f1b8 0f00 	cmp.w	r8, #0
 80056b0:	f040 844b 	bne.w	8005f4a <_vfprintf_r+0x1496>
 80056b4:	ac2b      	add	r4, sp, #172	; 0xac
 80056b6:	e6b8      	b.n	800542a <_vfprintf_r+0x976>
 80056b8:	9807      	ldr	r0, [sp, #28]
 80056ba:	f7fa fd49 	bl	8000150 <strlen>
 80056be:	46b0      	mov	r8, r6
 80056c0:	4605      	mov	r5, r0
 80056c2:	e48a      	b.n	8004fda <_vfprintf_r+0x526>
 80056c4:	f04a 0a10 	orr.w	sl, sl, #16
 80056c8:	f01a 0f20 	tst.w	sl, #32
 80056cc:	d009      	beq.n	80056e2 <_vfprintf_r+0xc2e>
 80056ce:	3607      	adds	r6, #7
 80056d0:	f026 0607 	bic.w	r6, r6, #7
 80056d4:	f106 0308 	add.w	r3, r6, #8
 80056d8:	930d      	str	r3, [sp, #52]	; 0x34
 80056da:	e9d6 6700 	ldrd	r6, r7, [r6]
 80056de:	2301      	movs	r3, #1
 80056e0:	e6ca      	b.n	8005478 <_vfprintf_r+0x9c4>
 80056e2:	1d33      	adds	r3, r6, #4
 80056e4:	f01a 0f10 	tst.w	sl, #16
 80056e8:	930d      	str	r3, [sp, #52]	; 0x34
 80056ea:	d001      	beq.n	80056f0 <_vfprintf_r+0xc3c>
 80056ec:	6836      	ldr	r6, [r6, #0]
 80056ee:	e003      	b.n	80056f8 <_vfprintf_r+0xc44>
 80056f0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80056f4:	d002      	beq.n	80056fc <_vfprintf_r+0xc48>
 80056f6:	8836      	ldrh	r6, [r6, #0]
 80056f8:	2700      	movs	r7, #0
 80056fa:	e7f0      	b.n	80056de <_vfprintf_r+0xc2a>
 80056fc:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005700:	d0f4      	beq.n	80056ec <_vfprintf_r+0xc38>
 8005702:	7836      	ldrb	r6, [r6, #0]
 8005704:	e7f8      	b.n	80056f8 <_vfprintf_r+0xc44>
 8005706:	4b1e      	ldr	r3, [pc, #120]	; (8005780 <_vfprintf_r+0xccc>)
 8005708:	f7ff bb4d 	b.w	8004da6 <_vfprintf_r+0x2f2>
 800570c:	1d33      	adds	r3, r6, #4
 800570e:	f01a 0f10 	tst.w	sl, #16
 8005712:	930d      	str	r3, [sp, #52]	; 0x34
 8005714:	d001      	beq.n	800571a <_vfprintf_r+0xc66>
 8005716:	6836      	ldr	r6, [r6, #0]
 8005718:	e003      	b.n	8005722 <_vfprintf_r+0xc6e>
 800571a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800571e:	d003      	beq.n	8005728 <_vfprintf_r+0xc74>
 8005720:	8836      	ldrh	r6, [r6, #0]
 8005722:	2700      	movs	r7, #0
 8005724:	f7ff bb4c 	b.w	8004dc0 <_vfprintf_r+0x30c>
 8005728:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800572c:	d0f3      	beq.n	8005716 <_vfprintf_r+0xc62>
 800572e:	7836      	ldrb	r6, [r6, #0]
 8005730:	e7f7      	b.n	8005722 <_vfprintf_r+0xc6e>
 8005732:	4652      	mov	r2, sl
 8005734:	2301      	movs	r3, #1
 8005736:	e6a6      	b.n	8005486 <_vfprintf_r+0x9d2>
 8005738:	2b01      	cmp	r3, #1
 800573a:	f43f abfd 	beq.w	8004f38 <_vfprintf_r+0x484>
 800573e:	2b02      	cmp	r3, #2
 8005740:	ab54      	add	r3, sp, #336	; 0x150
 8005742:	d06f      	beq.n	8005824 <_vfprintf_r+0xd70>
 8005744:	08f1      	lsrs	r1, r6, #3
 8005746:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800574a:	1e5a      	subs	r2, r3, #1
 800574c:	08f8      	lsrs	r0, r7, #3
 800574e:	9207      	str	r2, [sp, #28]
 8005750:	4607      	mov	r7, r0
 8005752:	f006 0207 	and.w	r2, r6, #7
 8005756:	460e      	mov	r6, r1
 8005758:	3230      	adds	r2, #48	; 0x30
 800575a:	ea56 0107 	orrs.w	r1, r6, r7
 800575e:	f803 2c01 	strb.w	r2, [r3, #-1]
 8005762:	d10b      	bne.n	800577c <_vfprintf_r+0xcc8>
 8005764:	f01a 0f01 	tst.w	sl, #1
 8005768:	d04e      	beq.n	8005808 <_vfprintf_r+0xd54>
 800576a:	2a30      	cmp	r2, #48	; 0x30
 800576c:	d04c      	beq.n	8005808 <_vfprintf_r+0xd54>
 800576e:	2230      	movs	r2, #48	; 0x30
 8005770:	9907      	ldr	r1, [sp, #28]
 8005772:	3b02      	subs	r3, #2
 8005774:	f801 2c01 	strb.w	r2, [r1, #-1]
 8005778:	9307      	str	r3, [sp, #28]
 800577a:	e045      	b.n	8005808 <_vfprintf_r+0xd54>
 800577c:	9b07      	ldr	r3, [sp, #28]
 800577e:	e7e1      	b.n	8005744 <_vfprintf_r+0xc90>
 8005780:	08008c74 	.word	0x08008c74
 8005784:	08008c98 	.word	0x08008c98
 8005788:	08008ca8 	.word	0x08008ca8
 800578c:	2300      	movs	r3, #0
 800578e:	9308      	str	r3, [sp, #32]
 8005790:	f40a 6380 	and.w	r3, sl, #1024	; 0x400
 8005794:	f50d 78a8 	add.w	r8, sp, #336	; 0x150
 8005798:	930b      	str	r3, [sp, #44]	; 0x2c
 800579a:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800579e:	9307      	str	r3, [sp, #28]
 80057a0:	220a      	movs	r2, #10
 80057a2:	2300      	movs	r3, #0
 80057a4:	4630      	mov	r0, r6
 80057a6:	4639      	mov	r1, r7
 80057a8:	f7fb fcb2 	bl	8001110 <__aeabi_uldivmod>
 80057ac:	9b08      	ldr	r3, [sp, #32]
 80057ae:	3230      	adds	r2, #48	; 0x30
 80057b0:	3301      	adds	r3, #1
 80057b2:	9308      	str	r3, [sp, #32]
 80057b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057b6:	f808 2c01 	strb.w	r2, [r8, #-1]
 80057ba:	b1d3      	cbz	r3, 80057f2 <_vfprintf_r+0xd3e>
 80057bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057be:	9a08      	ldr	r2, [sp, #32]
 80057c0:	781b      	ldrb	r3, [r3, #0]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d115      	bne.n	80057f2 <_vfprintf_r+0xd3e>
 80057c6:	2aff      	cmp	r2, #255	; 0xff
 80057c8:	d013      	beq.n	80057f2 <_vfprintf_r+0xd3e>
 80057ca:	2f00      	cmp	r7, #0
 80057cc:	bf08      	it	eq
 80057ce:	2e0a      	cmpeq	r6, #10
 80057d0:	d30f      	bcc.n	80057f2 <_vfprintf_r+0xd3e>
 80057d2:	9b07      	ldr	r3, [sp, #28]
 80057d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80057d6:	991d      	ldr	r1, [sp, #116]	; 0x74
 80057d8:	1a9b      	subs	r3, r3, r2
 80057da:	4618      	mov	r0, r3
 80057dc:	9307      	str	r3, [sp, #28]
 80057de:	f002 fe2c 	bl	800843a <strncpy>
 80057e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057e4:	785b      	ldrb	r3, [r3, #1]
 80057e6:	b11b      	cbz	r3, 80057f0 <_vfprintf_r+0xd3c>
 80057e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057ea:	3301      	adds	r3, #1
 80057ec:	930c      	str	r3, [sp, #48]	; 0x30
 80057ee:	2300      	movs	r3, #0
 80057f0:	9308      	str	r3, [sp, #32]
 80057f2:	2300      	movs	r3, #0
 80057f4:	4630      	mov	r0, r6
 80057f6:	4639      	mov	r1, r7
 80057f8:	220a      	movs	r2, #10
 80057fa:	f7fb fc89 	bl	8001110 <__aeabi_uldivmod>
 80057fe:	4606      	mov	r6, r0
 8005800:	460f      	mov	r7, r1
 8005802:	ea56 0307 	orrs.w	r3, r6, r7
 8005806:	d10a      	bne.n	800581e <_vfprintf_r+0xd6a>
 8005808:	f04f 0800 	mov.w	r8, #0
 800580c:	9a07      	ldr	r2, [sp, #28]
 800580e:	ab54      	add	r3, sp, #336	; 0x150
 8005810:	9512      	str	r5, [sp, #72]	; 0x48
 8005812:	1a9d      	subs	r5, r3, r2
 8005814:	4647      	mov	r7, r8
 8005816:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800581a:	4646      	mov	r6, r8
 800581c:	e67b      	b.n	8005516 <_vfprintf_r+0xa62>
 800581e:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005822:	e7ba      	b.n	800579a <_vfprintf_r+0xce6>
 8005824:	9307      	str	r3, [sp, #28]
 8005826:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005828:	f006 030f 	and.w	r3, r6, #15
 800582c:	5cd3      	ldrb	r3, [r2, r3]
 800582e:	9a07      	ldr	r2, [sp, #28]
 8005830:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8005834:	0933      	lsrs	r3, r6, #4
 8005836:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800583a:	9207      	str	r2, [sp, #28]
 800583c:	093a      	lsrs	r2, r7, #4
 800583e:	461e      	mov	r6, r3
 8005840:	4617      	mov	r7, r2
 8005842:	ea56 0307 	orrs.w	r3, r6, r7
 8005846:	d1ee      	bne.n	8005826 <_vfprintf_r+0xd72>
 8005848:	e7de      	b.n	8005808 <_vfprintf_r+0xd54>
 800584a:	b94b      	cbnz	r3, 8005860 <_vfprintf_r+0xdac>
 800584c:	ab54      	add	r3, sp, #336	; 0x150
 800584e:	07d6      	lsls	r6, r2, #31
 8005850:	9307      	str	r3, [sp, #28]
 8005852:	d5d9      	bpl.n	8005808 <_vfprintf_r+0xd54>
 8005854:	2330      	movs	r3, #48	; 0x30
 8005856:	9a07      	ldr	r2, [sp, #28]
 8005858:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800585c:	4613      	mov	r3, r2
 800585e:	e78b      	b.n	8005778 <_vfprintf_r+0xcc4>
 8005860:	ab54      	add	r3, sp, #336	; 0x150
 8005862:	e789      	b.n	8005778 <_vfprintf_r+0xcc4>
 8005864:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005866:	2b00      	cmp	r3, #0
 8005868:	f000 8375 	beq.w	8005f56 <_vfprintf_r+0x14a2>
 800586c:	2000      	movs	r0, #0
 800586e:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 8005872:	f88d 0083 	strb.w	r0, [sp, #131]	; 0x83
 8005876:	960d      	str	r6, [sp, #52]	; 0x34
 8005878:	f7ff bb3b 	b.w	8004ef2 <_vfprintf_r+0x43e>
 800587c:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8005880:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005882:	e4ed      	b.n	8005260 <_vfprintf_r+0x7ac>
 8005884:	2010      	movs	r0, #16
 8005886:	2a07      	cmp	r2, #7
 8005888:	4403      	add	r3, r0
 800588a:	6060      	str	r0, [r4, #4]
 800588c:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005890:	dd08      	ble.n	80058a4 <_vfprintf_r+0xdf0>
 8005892:	aa28      	add	r2, sp, #160	; 0xa0
 8005894:	4649      	mov	r1, r9
 8005896:	4658      	mov	r0, fp
 8005898:	f002 fdf1 	bl	800847e <__sprint_r>
 800589c:	2800      	cmp	r0, #0
 800589e:	f040 8338 	bne.w	8005f12 <_vfprintf_r+0x145e>
 80058a2:	a92b      	add	r1, sp, #172	; 0xac
 80058a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80058a6:	460c      	mov	r4, r1
 80058a8:	3b10      	subs	r3, #16
 80058aa:	9319      	str	r3, [sp, #100]	; 0x64
 80058ac:	e64f      	b.n	800554e <_vfprintf_r+0xa9a>
 80058ae:	460c      	mov	r4, r1
 80058b0:	e669      	b.n	8005586 <_vfprintf_r+0xad2>
 80058b2:	aa28      	add	r2, sp, #160	; 0xa0
 80058b4:	4649      	mov	r1, r9
 80058b6:	4658      	mov	r0, fp
 80058b8:	f002 fde1 	bl	800847e <__sprint_r>
 80058bc:	2800      	cmp	r0, #0
 80058be:	f040 8328 	bne.w	8005f12 <_vfprintf_r+0x145e>
 80058c2:	ac2b      	add	r4, sp, #172	; 0xac
 80058c4:	e671      	b.n	80055aa <_vfprintf_r+0xaf6>
 80058c6:	aa28      	add	r2, sp, #160	; 0xa0
 80058c8:	4649      	mov	r1, r9
 80058ca:	4658      	mov	r0, fp
 80058cc:	f002 fdd7 	bl	800847e <__sprint_r>
 80058d0:	2800      	cmp	r0, #0
 80058d2:	f040 831e 	bne.w	8005f12 <_vfprintf_r+0x145e>
 80058d6:	ac2b      	add	r4, sp, #172	; 0xac
 80058d8:	e677      	b.n	80055ca <_vfprintf_r+0xb16>
 80058da:	2010      	movs	r0, #16
 80058dc:	2a07      	cmp	r2, #7
 80058de:	4403      	add	r3, r0
 80058e0:	6060      	str	r0, [r4, #4]
 80058e2:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 80058e6:	dd08      	ble.n	80058fa <_vfprintf_r+0xe46>
 80058e8:	aa28      	add	r2, sp, #160	; 0xa0
 80058ea:	4649      	mov	r1, r9
 80058ec:	4658      	mov	r0, fp
 80058ee:	f002 fdc6 	bl	800847e <__sprint_r>
 80058f2:	2800      	cmp	r0, #0
 80058f4:	f040 830d 	bne.w	8005f12 <_vfprintf_r+0x145e>
 80058f8:	a92b      	add	r1, sp, #172	; 0xac
 80058fa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80058fc:	460c      	mov	r4, r1
 80058fe:	3b10      	subs	r3, #16
 8005900:	9319      	str	r3, [sp, #100]	; 0x64
 8005902:	e66b      	b.n	80055dc <_vfprintf_r+0xb28>
 8005904:	460c      	mov	r4, r1
 8005906:	e685      	b.n	8005614 <_vfprintf_r+0xb60>
 8005908:	2010      	movs	r0, #16
 800590a:	2a07      	cmp	r2, #7
 800590c:	4403      	add	r3, r0
 800590e:	6060      	str	r0, [r4, #4]
 8005910:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005914:	dd08      	ble.n	8005928 <_vfprintf_r+0xe74>
 8005916:	aa28      	add	r2, sp, #160	; 0xa0
 8005918:	4649      	mov	r1, r9
 800591a:	4658      	mov	r0, fp
 800591c:	f002 fdaf 	bl	800847e <__sprint_r>
 8005920:	2800      	cmp	r0, #0
 8005922:	f040 82f6 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005926:	a92b      	add	r1, sp, #172	; 0xac
 8005928:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800592a:	460c      	mov	r4, r1
 800592c:	3b10      	subs	r3, #16
 800592e:	9312      	str	r3, [sp, #72]	; 0x48
 8005930:	e675      	b.n	800561e <_vfprintf_r+0xb6a>
 8005932:	460c      	mov	r4, r1
 8005934:	e68f      	b.n	8005656 <_vfprintf_r+0xba2>
 8005936:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005938:	2b65      	cmp	r3, #101	; 0x65
 800593a:	f340 8237 	ble.w	8005dac <_vfprintf_r+0x12f8>
 800593e:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8005942:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8005946:	f7fb f82f 	bl	80009a8 <__aeabi_dcmpeq>
 800594a:	2800      	cmp	r0, #0
 800594c:	d069      	beq.n	8005a22 <_vfprintf_r+0xf6e>
 800594e:	4b6f      	ldr	r3, [pc, #444]	; (8005b0c <_vfprintf_r+0x1058>)
 8005950:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8005952:	6023      	str	r3, [r4, #0]
 8005954:	2301      	movs	r3, #1
 8005956:	441d      	add	r5, r3
 8005958:	6063      	str	r3, [r4, #4]
 800595a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800595c:	952a      	str	r5, [sp, #168]	; 0xa8
 800595e:	3301      	adds	r3, #1
 8005960:	2b07      	cmp	r3, #7
 8005962:	9329      	str	r3, [sp, #164]	; 0xa4
 8005964:	dc37      	bgt.n	80059d6 <_vfprintf_r+0xf22>
 8005966:	3408      	adds	r4, #8
 8005968:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800596a:	9a08      	ldr	r2, [sp, #32]
 800596c:	4293      	cmp	r3, r2
 800596e:	db03      	blt.n	8005978 <_vfprintf_r+0xec4>
 8005970:	f01a 0f01 	tst.w	sl, #1
 8005974:	f43f ae82 	beq.w	800567c <_vfprintf_r+0xbc8>
 8005978:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800597a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800597c:	6023      	str	r3, [r4, #0]
 800597e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005980:	6063      	str	r3, [r4, #4]
 8005982:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005984:	4413      	add	r3, r2
 8005986:	932a      	str	r3, [sp, #168]	; 0xa8
 8005988:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800598a:	3301      	adds	r3, #1
 800598c:	2b07      	cmp	r3, #7
 800598e:	9329      	str	r3, [sp, #164]	; 0xa4
 8005990:	dc2b      	bgt.n	80059ea <_vfprintf_r+0xf36>
 8005992:	3408      	adds	r4, #8
 8005994:	9b08      	ldr	r3, [sp, #32]
 8005996:	1e5d      	subs	r5, r3, #1
 8005998:	2d00      	cmp	r5, #0
 800599a:	f77f ae6f 	ble.w	800567c <_vfprintf_r+0xbc8>
 800599e:	2710      	movs	r7, #16
 80059a0:	4e5b      	ldr	r6, [pc, #364]	; (8005b10 <_vfprintf_r+0x105c>)
 80059a2:	2d10      	cmp	r5, #16
 80059a4:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 80059a8:	f104 0108 	add.w	r1, r4, #8
 80059ac:	f103 0301 	add.w	r3, r3, #1
 80059b0:	6026      	str	r6, [r4, #0]
 80059b2:	dc24      	bgt.n	80059fe <_vfprintf_r+0xf4a>
 80059b4:	6065      	str	r5, [r4, #4]
 80059b6:	2b07      	cmp	r3, #7
 80059b8:	4415      	add	r5, r2
 80059ba:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 80059be:	f340 8287 	ble.w	8005ed0 <_vfprintf_r+0x141c>
 80059c2:	aa28      	add	r2, sp, #160	; 0xa0
 80059c4:	4649      	mov	r1, r9
 80059c6:	4658      	mov	r0, fp
 80059c8:	f002 fd59 	bl	800847e <__sprint_r>
 80059cc:	2800      	cmp	r0, #0
 80059ce:	f040 82a0 	bne.w	8005f12 <_vfprintf_r+0x145e>
 80059d2:	ac2b      	add	r4, sp, #172	; 0xac
 80059d4:	e652      	b.n	800567c <_vfprintf_r+0xbc8>
 80059d6:	aa28      	add	r2, sp, #160	; 0xa0
 80059d8:	4649      	mov	r1, r9
 80059da:	4658      	mov	r0, fp
 80059dc:	f002 fd4f 	bl	800847e <__sprint_r>
 80059e0:	2800      	cmp	r0, #0
 80059e2:	f040 8296 	bne.w	8005f12 <_vfprintf_r+0x145e>
 80059e6:	ac2b      	add	r4, sp, #172	; 0xac
 80059e8:	e7be      	b.n	8005968 <_vfprintf_r+0xeb4>
 80059ea:	aa28      	add	r2, sp, #160	; 0xa0
 80059ec:	4649      	mov	r1, r9
 80059ee:	4658      	mov	r0, fp
 80059f0:	f002 fd45 	bl	800847e <__sprint_r>
 80059f4:	2800      	cmp	r0, #0
 80059f6:	f040 828c 	bne.w	8005f12 <_vfprintf_r+0x145e>
 80059fa:	ac2b      	add	r4, sp, #172	; 0xac
 80059fc:	e7ca      	b.n	8005994 <_vfprintf_r+0xee0>
 80059fe:	3210      	adds	r2, #16
 8005a00:	2b07      	cmp	r3, #7
 8005a02:	6067      	str	r7, [r4, #4]
 8005a04:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8005a08:	dd08      	ble.n	8005a1c <_vfprintf_r+0xf68>
 8005a0a:	aa28      	add	r2, sp, #160	; 0xa0
 8005a0c:	4649      	mov	r1, r9
 8005a0e:	4658      	mov	r0, fp
 8005a10:	f002 fd35 	bl	800847e <__sprint_r>
 8005a14:	2800      	cmp	r0, #0
 8005a16:	f040 827c 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005a1a:	a92b      	add	r1, sp, #172	; 0xac
 8005a1c:	3d10      	subs	r5, #16
 8005a1e:	460c      	mov	r4, r1
 8005a20:	e7bf      	b.n	80059a2 <_vfprintf_r+0xeee>
 8005a22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	dc75      	bgt.n	8005b14 <_vfprintf_r+0x1060>
 8005a28:	4b38      	ldr	r3, [pc, #224]	; (8005b0c <_vfprintf_r+0x1058>)
 8005a2a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8005a2c:	6023      	str	r3, [r4, #0]
 8005a2e:	2301      	movs	r3, #1
 8005a30:	441d      	add	r5, r3
 8005a32:	6063      	str	r3, [r4, #4]
 8005a34:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005a36:	952a      	str	r5, [sp, #168]	; 0xa8
 8005a38:	3301      	adds	r3, #1
 8005a3a:	2b07      	cmp	r3, #7
 8005a3c:	9329      	str	r3, [sp, #164]	; 0xa4
 8005a3e:	dc3e      	bgt.n	8005abe <_vfprintf_r+0x100a>
 8005a40:	3408      	adds	r4, #8
 8005a42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a44:	b92b      	cbnz	r3, 8005a52 <_vfprintf_r+0xf9e>
 8005a46:	9b08      	ldr	r3, [sp, #32]
 8005a48:	b91b      	cbnz	r3, 8005a52 <_vfprintf_r+0xf9e>
 8005a4a:	f01a 0f01 	tst.w	sl, #1
 8005a4e:	f43f ae15 	beq.w	800567c <_vfprintf_r+0xbc8>
 8005a52:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8005a54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005a56:	6023      	str	r3, [r4, #0]
 8005a58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a5a:	6063      	str	r3, [r4, #4]
 8005a5c:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005a5e:	4413      	add	r3, r2
 8005a60:	932a      	str	r3, [sp, #168]	; 0xa8
 8005a62:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005a64:	3301      	adds	r3, #1
 8005a66:	2b07      	cmp	r3, #7
 8005a68:	9329      	str	r3, [sp, #164]	; 0xa4
 8005a6a:	dc32      	bgt.n	8005ad2 <_vfprintf_r+0x101e>
 8005a6c:	3408      	adds	r4, #8
 8005a6e:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8005a70:	2d00      	cmp	r5, #0
 8005a72:	da1b      	bge.n	8005aac <_vfprintf_r+0xff8>
 8005a74:	4623      	mov	r3, r4
 8005a76:	2710      	movs	r7, #16
 8005a78:	4e25      	ldr	r6, [pc, #148]	; (8005b10 <_vfprintf_r+0x105c>)
 8005a7a:	426d      	negs	r5, r5
 8005a7c:	2d10      	cmp	r5, #16
 8005a7e:	e9dd 2129 	ldrd	r2, r1, [sp, #164]	; 0xa4
 8005a82:	f104 0408 	add.w	r4, r4, #8
 8005a86:	f102 0201 	add.w	r2, r2, #1
 8005a8a:	601e      	str	r6, [r3, #0]
 8005a8c:	dc2b      	bgt.n	8005ae6 <_vfprintf_r+0x1032>
 8005a8e:	605d      	str	r5, [r3, #4]
 8005a90:	2a07      	cmp	r2, #7
 8005a92:	440d      	add	r5, r1
 8005a94:	e9cd 2529 	strd	r2, r5, [sp, #164]	; 0xa4
 8005a98:	dd08      	ble.n	8005aac <_vfprintf_r+0xff8>
 8005a9a:	aa28      	add	r2, sp, #160	; 0xa0
 8005a9c:	4649      	mov	r1, r9
 8005a9e:	4658      	mov	r0, fp
 8005aa0:	f002 fced 	bl	800847e <__sprint_r>
 8005aa4:	2800      	cmp	r0, #0
 8005aa6:	f040 8234 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005aaa:	ac2b      	add	r4, sp, #172	; 0xac
 8005aac:	9b07      	ldr	r3, [sp, #28]
 8005aae:	9a08      	ldr	r2, [sp, #32]
 8005ab0:	6023      	str	r3, [r4, #0]
 8005ab2:	9b08      	ldr	r3, [sp, #32]
 8005ab4:	6063      	str	r3, [r4, #4]
 8005ab6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005ab8:	4413      	add	r3, r2
 8005aba:	932a      	str	r3, [sp, #168]	; 0xa8
 8005abc:	e5d7      	b.n	800566e <_vfprintf_r+0xbba>
 8005abe:	aa28      	add	r2, sp, #160	; 0xa0
 8005ac0:	4649      	mov	r1, r9
 8005ac2:	4658      	mov	r0, fp
 8005ac4:	f002 fcdb 	bl	800847e <__sprint_r>
 8005ac8:	2800      	cmp	r0, #0
 8005aca:	f040 8222 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005ace:	ac2b      	add	r4, sp, #172	; 0xac
 8005ad0:	e7b7      	b.n	8005a42 <_vfprintf_r+0xf8e>
 8005ad2:	aa28      	add	r2, sp, #160	; 0xa0
 8005ad4:	4649      	mov	r1, r9
 8005ad6:	4658      	mov	r0, fp
 8005ad8:	f002 fcd1 	bl	800847e <__sprint_r>
 8005adc:	2800      	cmp	r0, #0
 8005ade:	f040 8218 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005ae2:	ac2b      	add	r4, sp, #172	; 0xac
 8005ae4:	e7c3      	b.n	8005a6e <_vfprintf_r+0xfba>
 8005ae6:	3110      	adds	r1, #16
 8005ae8:	2a07      	cmp	r2, #7
 8005aea:	605f      	str	r7, [r3, #4]
 8005aec:	e9cd 2129 	strd	r2, r1, [sp, #164]	; 0xa4
 8005af0:	dd08      	ble.n	8005b04 <_vfprintf_r+0x1050>
 8005af2:	aa28      	add	r2, sp, #160	; 0xa0
 8005af4:	4649      	mov	r1, r9
 8005af6:	4658      	mov	r0, fp
 8005af8:	f002 fcc1 	bl	800847e <__sprint_r>
 8005afc:	2800      	cmp	r0, #0
 8005afe:	f040 8208 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005b02:	ac2b      	add	r4, sp, #172	; 0xac
 8005b04:	3d10      	subs	r5, #16
 8005b06:	4623      	mov	r3, r4
 8005b08:	e7b8      	b.n	8005a7c <_vfprintf_r+0xfc8>
 8005b0a:	bf00      	nop
 8005b0c:	08008c96 	.word	0x08008c96
 8005b10:	08008ca8 	.word	0x08008ca8
 8005b14:	9b08      	ldr	r3, [sp, #32]
 8005b16:	42b3      	cmp	r3, r6
 8005b18:	bfa8      	it	ge
 8005b1a:	4633      	movge	r3, r6
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	461d      	mov	r5, r3
 8005b20:	dd0c      	ble.n	8005b3c <_vfprintf_r+0x1088>
 8005b22:	9b07      	ldr	r3, [sp, #28]
 8005b24:	e9c4 3500 	strd	r3, r5, [r4]
 8005b28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b2a:	442b      	add	r3, r5
 8005b2c:	932a      	str	r3, [sp, #168]	; 0xa8
 8005b2e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005b30:	3301      	adds	r3, #1
 8005b32:	2b07      	cmp	r3, #7
 8005b34:	9329      	str	r3, [sp, #164]	; 0xa4
 8005b36:	f300 8087 	bgt.w	8005c48 <_vfprintf_r+0x1194>
 8005b3a:	3408      	adds	r4, #8
 8005b3c:	2d00      	cmp	r5, #0
 8005b3e:	bfb4      	ite	lt
 8005b40:	4635      	movlt	r5, r6
 8005b42:	1b75      	subge	r5, r6, r5
 8005b44:	2d00      	cmp	r5, #0
 8005b46:	dd19      	ble.n	8005b7c <_vfprintf_r+0x10c8>
 8005b48:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8005b4c:	4896      	ldr	r0, [pc, #600]	; (8005da8 <_vfprintf_r+0x12f4>)
 8005b4e:	2d10      	cmp	r5, #16
 8005b50:	f103 0301 	add.w	r3, r3, #1
 8005b54:	f104 0108 	add.w	r1, r4, #8
 8005b58:	6020      	str	r0, [r4, #0]
 8005b5a:	dc7f      	bgt.n	8005c5c <_vfprintf_r+0x11a8>
 8005b5c:	6065      	str	r5, [r4, #4]
 8005b5e:	2b07      	cmp	r3, #7
 8005b60:	4415      	add	r5, r2
 8005b62:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8005b66:	f340 808c 	ble.w	8005c82 <_vfprintf_r+0x11ce>
 8005b6a:	aa28      	add	r2, sp, #160	; 0xa0
 8005b6c:	4649      	mov	r1, r9
 8005b6e:	4658      	mov	r0, fp
 8005b70:	f002 fc85 	bl	800847e <__sprint_r>
 8005b74:	2800      	cmp	r0, #0
 8005b76:	f040 81cc 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005b7a:	ac2b      	add	r4, sp, #172	; 0xac
 8005b7c:	9b07      	ldr	r3, [sp, #28]
 8005b7e:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8005b82:	441e      	add	r6, r3
 8005b84:	d00a      	beq.n	8005b9c <_vfprintf_r+0x10e8>
 8005b86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d17c      	bne.n	8005c86 <_vfprintf_r+0x11d2>
 8005b8c:	2f00      	cmp	r7, #0
 8005b8e:	d17c      	bne.n	8005c8a <_vfprintf_r+0x11d6>
 8005b90:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8005b94:	4413      	add	r3, r2
 8005b96:	429e      	cmp	r6, r3
 8005b98:	bf28      	it	cs
 8005b9a:	461e      	movcs	r6, r3
 8005b9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b9e:	9a08      	ldr	r2, [sp, #32]
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	db02      	blt.n	8005baa <_vfprintf_r+0x10f6>
 8005ba4:	f01a 0f01 	tst.w	sl, #1
 8005ba8:	d00e      	beq.n	8005bc8 <_vfprintf_r+0x1114>
 8005baa:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8005bac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005bae:	6023      	str	r3, [r4, #0]
 8005bb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005bb2:	6063      	str	r3, [r4, #4]
 8005bb4:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005bb6:	4413      	add	r3, r2
 8005bb8:	932a      	str	r3, [sp, #168]	; 0xa8
 8005bba:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005bbc:	3301      	adds	r3, #1
 8005bbe:	2b07      	cmp	r3, #7
 8005bc0:	9329      	str	r3, [sp, #164]	; 0xa4
 8005bc2:	f300 80dd 	bgt.w	8005d80 <_vfprintf_r+0x12cc>
 8005bc6:	3408      	adds	r4, #8
 8005bc8:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8005bca:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8005bce:	4413      	add	r3, r2
 8005bd0:	1b55      	subs	r5, r2, r5
 8005bd2:	1b9b      	subs	r3, r3, r6
 8005bd4:	429d      	cmp	r5, r3
 8005bd6:	bfa8      	it	ge
 8005bd8:	461d      	movge	r5, r3
 8005bda:	2d00      	cmp	r5, #0
 8005bdc:	dd0b      	ble.n	8005bf6 <_vfprintf_r+0x1142>
 8005bde:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005be0:	e9c4 6500 	strd	r6, r5, [r4]
 8005be4:	442b      	add	r3, r5
 8005be6:	932a      	str	r3, [sp, #168]	; 0xa8
 8005be8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005bea:	3301      	adds	r3, #1
 8005bec:	2b07      	cmp	r3, #7
 8005bee:	9329      	str	r3, [sp, #164]	; 0xa4
 8005bf0:	f300 80d0 	bgt.w	8005d94 <_vfprintf_r+0x12e0>
 8005bf4:	3408      	adds	r4, #8
 8005bf6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005bf8:	9a08      	ldr	r2, [sp, #32]
 8005bfa:	2d00      	cmp	r5, #0
 8005bfc:	eba2 0303 	sub.w	r3, r2, r3
 8005c00:	bfb4      	ite	lt
 8005c02:	461d      	movlt	r5, r3
 8005c04:	1b5d      	subge	r5, r3, r5
 8005c06:	2d00      	cmp	r5, #0
 8005c08:	f77f ad38 	ble.w	800567c <_vfprintf_r+0xbc8>
 8005c0c:	2710      	movs	r7, #16
 8005c0e:	4e66      	ldr	r6, [pc, #408]	; (8005da8 <_vfprintf_r+0x12f4>)
 8005c10:	2d10      	cmp	r5, #16
 8005c12:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8005c16:	f104 0108 	add.w	r1, r4, #8
 8005c1a:	f103 0301 	add.w	r3, r3, #1
 8005c1e:	6026      	str	r6, [r4, #0]
 8005c20:	f77f aec8 	ble.w	80059b4 <_vfprintf_r+0xf00>
 8005c24:	3210      	adds	r2, #16
 8005c26:	2b07      	cmp	r3, #7
 8005c28:	6067      	str	r7, [r4, #4]
 8005c2a:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8005c2e:	dd08      	ble.n	8005c42 <_vfprintf_r+0x118e>
 8005c30:	aa28      	add	r2, sp, #160	; 0xa0
 8005c32:	4649      	mov	r1, r9
 8005c34:	4658      	mov	r0, fp
 8005c36:	f002 fc22 	bl	800847e <__sprint_r>
 8005c3a:	2800      	cmp	r0, #0
 8005c3c:	f040 8169 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005c40:	a92b      	add	r1, sp, #172	; 0xac
 8005c42:	3d10      	subs	r5, #16
 8005c44:	460c      	mov	r4, r1
 8005c46:	e7e3      	b.n	8005c10 <_vfprintf_r+0x115c>
 8005c48:	aa28      	add	r2, sp, #160	; 0xa0
 8005c4a:	4649      	mov	r1, r9
 8005c4c:	4658      	mov	r0, fp
 8005c4e:	f002 fc16 	bl	800847e <__sprint_r>
 8005c52:	2800      	cmp	r0, #0
 8005c54:	f040 815d 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005c58:	ac2b      	add	r4, sp, #172	; 0xac
 8005c5a:	e76f      	b.n	8005b3c <_vfprintf_r+0x1088>
 8005c5c:	2010      	movs	r0, #16
 8005c5e:	2b07      	cmp	r3, #7
 8005c60:	4402      	add	r2, r0
 8005c62:	6060      	str	r0, [r4, #4]
 8005c64:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8005c68:	dd08      	ble.n	8005c7c <_vfprintf_r+0x11c8>
 8005c6a:	aa28      	add	r2, sp, #160	; 0xa0
 8005c6c:	4649      	mov	r1, r9
 8005c6e:	4658      	mov	r0, fp
 8005c70:	f002 fc05 	bl	800847e <__sprint_r>
 8005c74:	2800      	cmp	r0, #0
 8005c76:	f040 814c 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005c7a:	a92b      	add	r1, sp, #172	; 0xac
 8005c7c:	3d10      	subs	r5, #16
 8005c7e:	460c      	mov	r4, r1
 8005c80:	e762      	b.n	8005b48 <_vfprintf_r+0x1094>
 8005c82:	460c      	mov	r4, r1
 8005c84:	e77a      	b.n	8005b7c <_vfprintf_r+0x10c8>
 8005c86:	2f00      	cmp	r7, #0
 8005c88:	d04a      	beq.n	8005d20 <_vfprintf_r+0x126c>
 8005c8a:	3f01      	subs	r7, #1
 8005c8c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005c8e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005c90:	6023      	str	r3, [r4, #0]
 8005c92:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005c94:	6063      	str	r3, [r4, #4]
 8005c96:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005c98:	4413      	add	r3, r2
 8005c9a:	932a      	str	r3, [sp, #168]	; 0xa8
 8005c9c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	2b07      	cmp	r3, #7
 8005ca2:	9329      	str	r3, [sp, #164]	; 0xa4
 8005ca4:	dc43      	bgt.n	8005d2e <_vfprintf_r+0x127a>
 8005ca6:	3408      	adds	r4, #8
 8005ca8:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8005cac:	4413      	add	r3, r2
 8005cae:	1b9a      	subs	r2, r3, r6
 8005cb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005cb2:	781b      	ldrb	r3, [r3, #0]
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	bfa8      	it	ge
 8005cb8:	4613      	movge	r3, r2
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	461d      	mov	r5, r3
 8005cbe:	dd0a      	ble.n	8005cd6 <_vfprintf_r+0x1222>
 8005cc0:	e9c4 6300 	strd	r6, r3, [r4]
 8005cc4:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005cc6:	442b      	add	r3, r5
 8005cc8:	932a      	str	r3, [sp, #168]	; 0xa8
 8005cca:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005ccc:	3301      	adds	r3, #1
 8005cce:	2b07      	cmp	r3, #7
 8005cd0:	9329      	str	r3, [sp, #164]	; 0xa4
 8005cd2:	dc36      	bgt.n	8005d42 <_vfprintf_r+0x128e>
 8005cd4:	3408      	adds	r4, #8
 8005cd6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005cd8:	2d00      	cmp	r5, #0
 8005cda:	781b      	ldrb	r3, [r3, #0]
 8005cdc:	bfb4      	ite	lt
 8005cde:	461d      	movlt	r5, r3
 8005ce0:	1b5d      	subge	r5, r3, r5
 8005ce2:	2d00      	cmp	r5, #0
 8005ce4:	dd18      	ble.n	8005d18 <_vfprintf_r+0x1264>
 8005ce6:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8005cea:	482f      	ldr	r0, [pc, #188]	; (8005da8 <_vfprintf_r+0x12f4>)
 8005cec:	2d10      	cmp	r5, #16
 8005cee:	f102 0201 	add.w	r2, r2, #1
 8005cf2:	f104 0108 	add.w	r1, r4, #8
 8005cf6:	6020      	str	r0, [r4, #0]
 8005cf8:	dc2d      	bgt.n	8005d56 <_vfprintf_r+0x12a2>
 8005cfa:	442b      	add	r3, r5
 8005cfc:	2a07      	cmp	r2, #7
 8005cfe:	6065      	str	r5, [r4, #4]
 8005d00:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005d04:	dd3a      	ble.n	8005d7c <_vfprintf_r+0x12c8>
 8005d06:	aa28      	add	r2, sp, #160	; 0xa0
 8005d08:	4649      	mov	r1, r9
 8005d0a:	4658      	mov	r0, fp
 8005d0c:	f002 fbb7 	bl	800847e <__sprint_r>
 8005d10:	2800      	cmp	r0, #0
 8005d12:	f040 80fe 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005d16:	ac2b      	add	r4, sp, #172	; 0xac
 8005d18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d1a:	781b      	ldrb	r3, [r3, #0]
 8005d1c:	441e      	add	r6, r3
 8005d1e:	e732      	b.n	8005b86 <_vfprintf_r+0x10d2>
 8005d20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d22:	3b01      	subs	r3, #1
 8005d24:	930c      	str	r3, [sp, #48]	; 0x30
 8005d26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d28:	3b01      	subs	r3, #1
 8005d2a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d2c:	e7ae      	b.n	8005c8c <_vfprintf_r+0x11d8>
 8005d2e:	aa28      	add	r2, sp, #160	; 0xa0
 8005d30:	4649      	mov	r1, r9
 8005d32:	4658      	mov	r0, fp
 8005d34:	f002 fba3 	bl	800847e <__sprint_r>
 8005d38:	2800      	cmp	r0, #0
 8005d3a:	f040 80ea 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005d3e:	ac2b      	add	r4, sp, #172	; 0xac
 8005d40:	e7b2      	b.n	8005ca8 <_vfprintf_r+0x11f4>
 8005d42:	aa28      	add	r2, sp, #160	; 0xa0
 8005d44:	4649      	mov	r1, r9
 8005d46:	4658      	mov	r0, fp
 8005d48:	f002 fb99 	bl	800847e <__sprint_r>
 8005d4c:	2800      	cmp	r0, #0
 8005d4e:	f040 80e0 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005d52:	ac2b      	add	r4, sp, #172	; 0xac
 8005d54:	e7bf      	b.n	8005cd6 <_vfprintf_r+0x1222>
 8005d56:	2010      	movs	r0, #16
 8005d58:	2a07      	cmp	r2, #7
 8005d5a:	4403      	add	r3, r0
 8005d5c:	6060      	str	r0, [r4, #4]
 8005d5e:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005d62:	dd08      	ble.n	8005d76 <_vfprintf_r+0x12c2>
 8005d64:	aa28      	add	r2, sp, #160	; 0xa0
 8005d66:	4649      	mov	r1, r9
 8005d68:	4658      	mov	r0, fp
 8005d6a:	f002 fb88 	bl	800847e <__sprint_r>
 8005d6e:	2800      	cmp	r0, #0
 8005d70:	f040 80cf 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005d74:	a92b      	add	r1, sp, #172	; 0xac
 8005d76:	3d10      	subs	r5, #16
 8005d78:	460c      	mov	r4, r1
 8005d7a:	e7b4      	b.n	8005ce6 <_vfprintf_r+0x1232>
 8005d7c:	460c      	mov	r4, r1
 8005d7e:	e7cb      	b.n	8005d18 <_vfprintf_r+0x1264>
 8005d80:	aa28      	add	r2, sp, #160	; 0xa0
 8005d82:	4649      	mov	r1, r9
 8005d84:	4658      	mov	r0, fp
 8005d86:	f002 fb7a 	bl	800847e <__sprint_r>
 8005d8a:	2800      	cmp	r0, #0
 8005d8c:	f040 80c1 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005d90:	ac2b      	add	r4, sp, #172	; 0xac
 8005d92:	e719      	b.n	8005bc8 <_vfprintf_r+0x1114>
 8005d94:	aa28      	add	r2, sp, #160	; 0xa0
 8005d96:	4649      	mov	r1, r9
 8005d98:	4658      	mov	r0, fp
 8005d9a:	f002 fb70 	bl	800847e <__sprint_r>
 8005d9e:	2800      	cmp	r0, #0
 8005da0:	f040 80b7 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005da4:	ac2b      	add	r4, sp, #172	; 0xac
 8005da6:	e726      	b.n	8005bf6 <_vfprintf_r+0x1142>
 8005da8:	08008ca8 	.word	0x08008ca8
 8005dac:	9a08      	ldr	r2, [sp, #32]
 8005dae:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005db0:	2a01      	cmp	r2, #1
 8005db2:	9a07      	ldr	r2, [sp, #28]
 8005db4:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8005db6:	6022      	str	r2, [r4, #0]
 8005db8:	f04f 0201 	mov.w	r2, #1
 8005dbc:	f105 0501 	add.w	r5, r5, #1
 8005dc0:	f103 0301 	add.w	r3, r3, #1
 8005dc4:	f104 0608 	add.w	r6, r4, #8
 8005dc8:	6062      	str	r2, [r4, #4]
 8005dca:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8005dce:	dc02      	bgt.n	8005dd6 <_vfprintf_r+0x1322>
 8005dd0:	f01a 0f01 	tst.w	sl, #1
 8005dd4:	d077      	beq.n	8005ec6 <_vfprintf_r+0x1412>
 8005dd6:	2b07      	cmp	r3, #7
 8005dd8:	dd08      	ble.n	8005dec <_vfprintf_r+0x1338>
 8005dda:	aa28      	add	r2, sp, #160	; 0xa0
 8005ddc:	4649      	mov	r1, r9
 8005dde:	4658      	mov	r0, fp
 8005de0:	f002 fb4d 	bl	800847e <__sprint_r>
 8005de4:	2800      	cmp	r0, #0
 8005de6:	f040 8094 	bne.w	8005f12 <_vfprintf_r+0x145e>
 8005dea:	ae2b      	add	r6, sp, #172	; 0xac
 8005dec:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8005dee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005df0:	6033      	str	r3, [r6, #0]
 8005df2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005df4:	6073      	str	r3, [r6, #4]
 8005df6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005df8:	4413      	add	r3, r2
 8005dfa:	932a      	str	r3, [sp, #168]	; 0xa8
 8005dfc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005dfe:	3301      	adds	r3, #1
 8005e00:	2b07      	cmp	r3, #7
 8005e02:	9329      	str	r3, [sp, #164]	; 0xa4
 8005e04:	dc31      	bgt.n	8005e6a <_vfprintf_r+0x13b6>
 8005e06:	3608      	adds	r6, #8
 8005e08:	9b08      	ldr	r3, [sp, #32]
 8005e0a:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8005e0e:	1e5c      	subs	r4, r3, #1
 8005e10:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8005e14:	f7fa fdc8 	bl	80009a8 <__aeabi_dcmpeq>
 8005e18:	2800      	cmp	r0, #0
 8005e1a:	d12f      	bne.n	8005e7c <_vfprintf_r+0x13c8>
 8005e1c:	9b07      	ldr	r3, [sp, #28]
 8005e1e:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8005e20:	3301      	adds	r3, #1
 8005e22:	e9c6 3400 	strd	r3, r4, [r6]
 8005e26:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005e28:	9908      	ldr	r1, [sp, #32]
 8005e2a:	3201      	adds	r2, #1
 8005e2c:	3b01      	subs	r3, #1
 8005e2e:	440b      	add	r3, r1
 8005e30:	2a07      	cmp	r2, #7
 8005e32:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005e36:	dd49      	ble.n	8005ecc <_vfprintf_r+0x1418>
 8005e38:	aa28      	add	r2, sp, #160	; 0xa0
 8005e3a:	4649      	mov	r1, r9
 8005e3c:	4658      	mov	r0, fp
 8005e3e:	f002 fb1e 	bl	800847e <__sprint_r>
 8005e42:	2800      	cmp	r0, #0
 8005e44:	d165      	bne.n	8005f12 <_vfprintf_r+0x145e>
 8005e46:	ae2b      	add	r6, sp, #172	; 0xac
 8005e48:	ab24      	add	r3, sp, #144	; 0x90
 8005e4a:	6033      	str	r3, [r6, #0]
 8005e4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005e4e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005e50:	6073      	str	r3, [r6, #4]
 8005e52:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005e54:	4413      	add	r3, r2
 8005e56:	932a      	str	r3, [sp, #168]	; 0xa8
 8005e58:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005e5a:	3301      	adds	r3, #1
 8005e5c:	2b07      	cmp	r3, #7
 8005e5e:	9329      	str	r3, [sp, #164]	; 0xa4
 8005e60:	f73f adaf 	bgt.w	80059c2 <_vfprintf_r+0xf0e>
 8005e64:	f106 0408 	add.w	r4, r6, #8
 8005e68:	e408      	b.n	800567c <_vfprintf_r+0xbc8>
 8005e6a:	aa28      	add	r2, sp, #160	; 0xa0
 8005e6c:	4649      	mov	r1, r9
 8005e6e:	4658      	mov	r0, fp
 8005e70:	f002 fb05 	bl	800847e <__sprint_r>
 8005e74:	2800      	cmp	r0, #0
 8005e76:	d14c      	bne.n	8005f12 <_vfprintf_r+0x145e>
 8005e78:	ae2b      	add	r6, sp, #172	; 0xac
 8005e7a:	e7c5      	b.n	8005e08 <_vfprintf_r+0x1354>
 8005e7c:	2c00      	cmp	r4, #0
 8005e7e:	dde3      	ble.n	8005e48 <_vfprintf_r+0x1394>
 8005e80:	2710      	movs	r7, #16
 8005e82:	4d3c      	ldr	r5, [pc, #240]	; (8005f74 <_vfprintf_r+0x14c0>)
 8005e84:	2c10      	cmp	r4, #16
 8005e86:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8005e8a:	f106 0108 	add.w	r1, r6, #8
 8005e8e:	f103 0301 	add.w	r3, r3, #1
 8005e92:	6035      	str	r5, [r6, #0]
 8005e94:	dc07      	bgt.n	8005ea6 <_vfprintf_r+0x13f2>
 8005e96:	6074      	str	r4, [r6, #4]
 8005e98:	2b07      	cmp	r3, #7
 8005e9a:	4414      	add	r4, r2
 8005e9c:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
 8005ea0:	dcca      	bgt.n	8005e38 <_vfprintf_r+0x1384>
 8005ea2:	460e      	mov	r6, r1
 8005ea4:	e7d0      	b.n	8005e48 <_vfprintf_r+0x1394>
 8005ea6:	3210      	adds	r2, #16
 8005ea8:	2b07      	cmp	r3, #7
 8005eaa:	6077      	str	r7, [r6, #4]
 8005eac:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8005eb0:	dd06      	ble.n	8005ec0 <_vfprintf_r+0x140c>
 8005eb2:	aa28      	add	r2, sp, #160	; 0xa0
 8005eb4:	4649      	mov	r1, r9
 8005eb6:	4658      	mov	r0, fp
 8005eb8:	f002 fae1 	bl	800847e <__sprint_r>
 8005ebc:	bb48      	cbnz	r0, 8005f12 <_vfprintf_r+0x145e>
 8005ebe:	a92b      	add	r1, sp, #172	; 0xac
 8005ec0:	3c10      	subs	r4, #16
 8005ec2:	460e      	mov	r6, r1
 8005ec4:	e7de      	b.n	8005e84 <_vfprintf_r+0x13d0>
 8005ec6:	2b07      	cmp	r3, #7
 8005ec8:	ddbe      	ble.n	8005e48 <_vfprintf_r+0x1394>
 8005eca:	e7b5      	b.n	8005e38 <_vfprintf_r+0x1384>
 8005ecc:	3608      	adds	r6, #8
 8005ece:	e7bb      	b.n	8005e48 <_vfprintf_r+0x1394>
 8005ed0:	460c      	mov	r4, r1
 8005ed2:	f7ff bbd3 	b.w	800567c <_vfprintf_r+0xbc8>
 8005ed6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ed8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005eda:	1a9d      	subs	r5, r3, r2
 8005edc:	2d00      	cmp	r5, #0
 8005ede:	f77f abd1 	ble.w	8005684 <_vfprintf_r+0xbd0>
 8005ee2:	2710      	movs	r7, #16
 8005ee4:	4e24      	ldr	r6, [pc, #144]	; (8005f78 <_vfprintf_r+0x14c4>)
 8005ee6:	2d10      	cmp	r5, #16
 8005ee8:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8005eec:	6026      	str	r6, [r4, #0]
 8005eee:	f103 0301 	add.w	r3, r3, #1
 8005ef2:	dc18      	bgt.n	8005f26 <_vfprintf_r+0x1472>
 8005ef4:	6065      	str	r5, [r4, #4]
 8005ef6:	2b07      	cmp	r3, #7
 8005ef8:	4415      	add	r5, r2
 8005efa:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8005efe:	f77f abc1 	ble.w	8005684 <_vfprintf_r+0xbd0>
 8005f02:	aa28      	add	r2, sp, #160	; 0xa0
 8005f04:	4649      	mov	r1, r9
 8005f06:	4658      	mov	r0, fp
 8005f08:	f002 fab9 	bl	800847e <__sprint_r>
 8005f0c:	2800      	cmp	r0, #0
 8005f0e:	f43f abb9 	beq.w	8005684 <_vfprintf_r+0xbd0>
 8005f12:	f1b8 0f00 	cmp.w	r8, #0
 8005f16:	f43f a898 	beq.w	800504a <_vfprintf_r+0x596>
 8005f1a:	4641      	mov	r1, r8
 8005f1c:	4658      	mov	r0, fp
 8005f1e:	f001 f88f 	bl	8007040 <_free_r>
 8005f22:	f7ff b892 	b.w	800504a <_vfprintf_r+0x596>
 8005f26:	3210      	adds	r2, #16
 8005f28:	2b07      	cmp	r3, #7
 8005f2a:	6067      	str	r7, [r4, #4]
 8005f2c:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8005f30:	dc02      	bgt.n	8005f38 <_vfprintf_r+0x1484>
 8005f32:	3408      	adds	r4, #8
 8005f34:	3d10      	subs	r5, #16
 8005f36:	e7d6      	b.n	8005ee6 <_vfprintf_r+0x1432>
 8005f38:	aa28      	add	r2, sp, #160	; 0xa0
 8005f3a:	4649      	mov	r1, r9
 8005f3c:	4658      	mov	r0, fp
 8005f3e:	f002 fa9e 	bl	800847e <__sprint_r>
 8005f42:	2800      	cmp	r0, #0
 8005f44:	d1e5      	bne.n	8005f12 <_vfprintf_r+0x145e>
 8005f46:	ac2b      	add	r4, sp, #172	; 0xac
 8005f48:	e7f4      	b.n	8005f34 <_vfprintf_r+0x1480>
 8005f4a:	4641      	mov	r1, r8
 8005f4c:	4658      	mov	r0, fp
 8005f4e:	f001 f877 	bl	8007040 <_free_r>
 8005f52:	f7ff bbaf 	b.w	80056b4 <_vfprintf_r+0xc00>
 8005f56:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005f58:	b91b      	cbnz	r3, 8005f62 <_vfprintf_r+0x14ae>
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	9329      	str	r3, [sp, #164]	; 0xa4
 8005f5e:	f7ff b874 	b.w	800504a <_vfprintf_r+0x596>
 8005f62:	aa28      	add	r2, sp, #160	; 0xa0
 8005f64:	4649      	mov	r1, r9
 8005f66:	4658      	mov	r0, fp
 8005f68:	f002 fa89 	bl	800847e <__sprint_r>
 8005f6c:	2800      	cmp	r0, #0
 8005f6e:	f47f a86c 	bne.w	800504a <_vfprintf_r+0x596>
 8005f72:	e7f2      	b.n	8005f5a <_vfprintf_r+0x14a6>
 8005f74:	08008ca8 	.word	0x08008ca8
 8005f78:	08008c98 	.word	0x08008c98

08005f7c <__sbprintf>:
 8005f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f7e:	460c      	mov	r4, r1
 8005f80:	461f      	mov	r7, r3
 8005f82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f84:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8005f88:	9319      	str	r3, [sp, #100]	; 0x64
 8005f8a:	89e3      	ldrh	r3, [r4, #14]
 8005f8c:	8989      	ldrh	r1, [r1, #12]
 8005f8e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005f92:	69e3      	ldr	r3, [r4, #28]
 8005f94:	f021 0102 	bic.w	r1, r1, #2
 8005f98:	9307      	str	r3, [sp, #28]
 8005f9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f9c:	f8ad 100c 	strh.w	r1, [sp, #12]
 8005fa0:	a91a      	add	r1, sp, #104	; 0x68
 8005fa2:	4615      	mov	r5, r2
 8005fa4:	4606      	mov	r6, r0
 8005fa6:	9309      	str	r3, [sp, #36]	; 0x24
 8005fa8:	9100      	str	r1, [sp, #0]
 8005faa:	2300      	movs	r3, #0
 8005fac:	9104      	str	r1, [sp, #16]
 8005fae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005fb2:	a816      	add	r0, sp, #88	; 0x58
 8005fb4:	9102      	str	r1, [sp, #8]
 8005fb6:	9105      	str	r1, [sp, #20]
 8005fb8:	9306      	str	r3, [sp, #24]
 8005fba:	f001 fa77 	bl	80074ac <__retarget_lock_init_recursive>
 8005fbe:	462a      	mov	r2, r5
 8005fc0:	463b      	mov	r3, r7
 8005fc2:	4669      	mov	r1, sp
 8005fc4:	4630      	mov	r0, r6
 8005fc6:	f7fe fd75 	bl	8004ab4 <_vfprintf_r>
 8005fca:	1e05      	subs	r5, r0, #0
 8005fcc:	db07      	blt.n	8005fde <__sbprintf+0x62>
 8005fce:	4669      	mov	r1, sp
 8005fd0:	4630      	mov	r0, r6
 8005fd2:	f000 ff39 	bl	8006e48 <_fflush_r>
 8005fd6:	2800      	cmp	r0, #0
 8005fd8:	bf18      	it	ne
 8005fda:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 8005fde:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8005fe2:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005fe4:	065b      	lsls	r3, r3, #25
 8005fe6:	bf42      	ittt	mi
 8005fe8:	89a3      	ldrhmi	r3, [r4, #12]
 8005fea:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8005fee:	81a3      	strhmi	r3, [r4, #12]
 8005ff0:	f001 fa5d 	bl	80074ae <__retarget_lock_close_recursive>
 8005ff4:	4628      	mov	r0, r5
 8005ff6:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8005ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005ffc <__swsetup_r>:
 8005ffc:	b538      	push	{r3, r4, r5, lr}
 8005ffe:	4b2a      	ldr	r3, [pc, #168]	; (80060a8 <__swsetup_r+0xac>)
 8006000:	4605      	mov	r5, r0
 8006002:	6818      	ldr	r0, [r3, #0]
 8006004:	460c      	mov	r4, r1
 8006006:	b118      	cbz	r0, 8006010 <__swsetup_r+0x14>
 8006008:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800600a:	b90b      	cbnz	r3, 8006010 <__swsetup_r+0x14>
 800600c:	f000 ff88 	bl	8006f20 <__sinit>
 8006010:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006014:	b29a      	uxth	r2, r3
 8006016:	0711      	lsls	r1, r2, #28
 8006018:	d422      	bmi.n	8006060 <__swsetup_r+0x64>
 800601a:	06d0      	lsls	r0, r2, #27
 800601c:	d407      	bmi.n	800602e <__swsetup_r+0x32>
 800601e:	2209      	movs	r2, #9
 8006020:	602a      	str	r2, [r5, #0]
 8006022:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006026:	81a3      	strh	r3, [r4, #12]
 8006028:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800602c:	e034      	b.n	8006098 <__swsetup_r+0x9c>
 800602e:	0751      	lsls	r1, r2, #29
 8006030:	d512      	bpl.n	8006058 <__swsetup_r+0x5c>
 8006032:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006034:	b141      	cbz	r1, 8006048 <__swsetup_r+0x4c>
 8006036:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800603a:	4299      	cmp	r1, r3
 800603c:	d002      	beq.n	8006044 <__swsetup_r+0x48>
 800603e:	4628      	mov	r0, r5
 8006040:	f000 fffe 	bl	8007040 <_free_r>
 8006044:	2300      	movs	r3, #0
 8006046:	6323      	str	r3, [r4, #48]	; 0x30
 8006048:	89a3      	ldrh	r3, [r4, #12]
 800604a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800604e:	81a3      	strh	r3, [r4, #12]
 8006050:	2300      	movs	r3, #0
 8006052:	6063      	str	r3, [r4, #4]
 8006054:	6923      	ldr	r3, [r4, #16]
 8006056:	6023      	str	r3, [r4, #0]
 8006058:	89a3      	ldrh	r3, [r4, #12]
 800605a:	f043 0308 	orr.w	r3, r3, #8
 800605e:	81a3      	strh	r3, [r4, #12]
 8006060:	6923      	ldr	r3, [r4, #16]
 8006062:	b94b      	cbnz	r3, 8006078 <__swsetup_r+0x7c>
 8006064:	89a3      	ldrh	r3, [r4, #12]
 8006066:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800606a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800606e:	d003      	beq.n	8006078 <__swsetup_r+0x7c>
 8006070:	4621      	mov	r1, r4
 8006072:	4628      	mov	r0, r5
 8006074:	f001 fa4a 	bl	800750c <__smakebuf_r>
 8006078:	89a2      	ldrh	r2, [r4, #12]
 800607a:	f012 0301 	ands.w	r3, r2, #1
 800607e:	d00c      	beq.n	800609a <__swsetup_r+0x9e>
 8006080:	2300      	movs	r3, #0
 8006082:	60a3      	str	r3, [r4, #8]
 8006084:	6963      	ldr	r3, [r4, #20]
 8006086:	425b      	negs	r3, r3
 8006088:	61a3      	str	r3, [r4, #24]
 800608a:	6923      	ldr	r3, [r4, #16]
 800608c:	b953      	cbnz	r3, 80060a4 <__swsetup_r+0xa8>
 800608e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006092:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006096:	d1c4      	bne.n	8006022 <__swsetup_r+0x26>
 8006098:	bd38      	pop	{r3, r4, r5, pc}
 800609a:	0792      	lsls	r2, r2, #30
 800609c:	bf58      	it	pl
 800609e:	6963      	ldrpl	r3, [r4, #20]
 80060a0:	60a3      	str	r3, [r4, #8]
 80060a2:	e7f2      	b.n	800608a <__swsetup_r+0x8e>
 80060a4:	2000      	movs	r0, #0
 80060a6:	e7f7      	b.n	8006098 <__swsetup_r+0x9c>
 80060a8:	20001398 	.word	0x20001398

080060ac <register_fini>:
 80060ac:	4b02      	ldr	r3, [pc, #8]	; (80060b8 <register_fini+0xc>)
 80060ae:	b113      	cbz	r3, 80060b6 <register_fini+0xa>
 80060b0:	4802      	ldr	r0, [pc, #8]	; (80060bc <register_fini+0x10>)
 80060b2:	f000 b805 	b.w	80060c0 <atexit>
 80060b6:	4770      	bx	lr
 80060b8:	00000000 	.word	0x00000000
 80060bc:	08006f71 	.word	0x08006f71

080060c0 <atexit>:
 80060c0:	2300      	movs	r3, #0
 80060c2:	4601      	mov	r1, r0
 80060c4:	461a      	mov	r2, r3
 80060c6:	4618      	mov	r0, r3
 80060c8:	f002 ba1e 	b.w	8008508 <__register_exitproc>

080060cc <quorem>:
 80060cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060d0:	6903      	ldr	r3, [r0, #16]
 80060d2:	690c      	ldr	r4, [r1, #16]
 80060d4:	4680      	mov	r8, r0
 80060d6:	42a3      	cmp	r3, r4
 80060d8:	f2c0 8084 	blt.w	80061e4 <quorem+0x118>
 80060dc:	3c01      	subs	r4, #1
 80060de:	f101 0714 	add.w	r7, r1, #20
 80060e2:	f100 0614 	add.w	r6, r0, #20
 80060e6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80060ea:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80060ee:	3501      	adds	r5, #1
 80060f0:	fbb0 f5f5 	udiv	r5, r0, r5
 80060f4:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80060f8:	eb06 030c 	add.w	r3, r6, ip
 80060fc:	eb07 090c 	add.w	r9, r7, ip
 8006100:	9301      	str	r3, [sp, #4]
 8006102:	b39d      	cbz	r5, 800616c <quorem+0xa0>
 8006104:	f04f 0a00 	mov.w	sl, #0
 8006108:	4638      	mov	r0, r7
 800610a:	46b6      	mov	lr, r6
 800610c:	46d3      	mov	fp, sl
 800610e:	f850 2b04 	ldr.w	r2, [r0], #4
 8006112:	b293      	uxth	r3, r2
 8006114:	fb05 a303 	mla	r3, r5, r3, sl
 8006118:	0c12      	lsrs	r2, r2, #16
 800611a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800611e:	fb05 a202 	mla	r2, r5, r2, sl
 8006122:	b29b      	uxth	r3, r3
 8006124:	ebab 0303 	sub.w	r3, fp, r3
 8006128:	f8de b000 	ldr.w	fp, [lr]
 800612c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006130:	fa1f fb8b 	uxth.w	fp, fp
 8006134:	445b      	add	r3, fp
 8006136:	fa1f fb82 	uxth.w	fp, r2
 800613a:	f8de 2000 	ldr.w	r2, [lr]
 800613e:	4581      	cmp	r9, r0
 8006140:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006144:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006148:	b29b      	uxth	r3, r3
 800614a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800614e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006152:	f84e 3b04 	str.w	r3, [lr], #4
 8006156:	d2da      	bcs.n	800610e <quorem+0x42>
 8006158:	f856 300c 	ldr.w	r3, [r6, ip]
 800615c:	b933      	cbnz	r3, 800616c <quorem+0xa0>
 800615e:	9b01      	ldr	r3, [sp, #4]
 8006160:	3b04      	subs	r3, #4
 8006162:	429e      	cmp	r6, r3
 8006164:	461a      	mov	r2, r3
 8006166:	d331      	bcc.n	80061cc <quorem+0x100>
 8006168:	f8c8 4010 	str.w	r4, [r8, #16]
 800616c:	4640      	mov	r0, r8
 800616e:	f001 fe6b 	bl	8007e48 <__mcmp>
 8006172:	2800      	cmp	r0, #0
 8006174:	db26      	blt.n	80061c4 <quorem+0xf8>
 8006176:	4630      	mov	r0, r6
 8006178:	f04f 0c00 	mov.w	ip, #0
 800617c:	3501      	adds	r5, #1
 800617e:	f857 1b04 	ldr.w	r1, [r7], #4
 8006182:	f8d0 e000 	ldr.w	lr, [r0]
 8006186:	b28b      	uxth	r3, r1
 8006188:	ebac 0303 	sub.w	r3, ip, r3
 800618c:	fa1f f28e 	uxth.w	r2, lr
 8006190:	4413      	add	r3, r2
 8006192:	0c0a      	lsrs	r2, r1, #16
 8006194:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006198:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800619c:	b29b      	uxth	r3, r3
 800619e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80061a2:	45b9      	cmp	r9, r7
 80061a4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80061a8:	f840 3b04 	str.w	r3, [r0], #4
 80061ac:	d2e7      	bcs.n	800617e <quorem+0xb2>
 80061ae:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80061b2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80061b6:	b92a      	cbnz	r2, 80061c4 <quorem+0xf8>
 80061b8:	3b04      	subs	r3, #4
 80061ba:	429e      	cmp	r6, r3
 80061bc:	461a      	mov	r2, r3
 80061be:	d30b      	bcc.n	80061d8 <quorem+0x10c>
 80061c0:	f8c8 4010 	str.w	r4, [r8, #16]
 80061c4:	4628      	mov	r0, r5
 80061c6:	b003      	add	sp, #12
 80061c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061cc:	6812      	ldr	r2, [r2, #0]
 80061ce:	3b04      	subs	r3, #4
 80061d0:	2a00      	cmp	r2, #0
 80061d2:	d1c9      	bne.n	8006168 <quorem+0x9c>
 80061d4:	3c01      	subs	r4, #1
 80061d6:	e7c4      	b.n	8006162 <quorem+0x96>
 80061d8:	6812      	ldr	r2, [r2, #0]
 80061da:	3b04      	subs	r3, #4
 80061dc:	2a00      	cmp	r2, #0
 80061de:	d1ef      	bne.n	80061c0 <quorem+0xf4>
 80061e0:	3c01      	subs	r4, #1
 80061e2:	e7ea      	b.n	80061ba <quorem+0xee>
 80061e4:	2000      	movs	r0, #0
 80061e6:	e7ee      	b.n	80061c6 <quorem+0xfa>

080061e8 <_dtoa_r>:
 80061e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061ec:	4616      	mov	r6, r2
 80061ee:	461f      	mov	r7, r3
 80061f0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80061f2:	b095      	sub	sp, #84	; 0x54
 80061f4:	4604      	mov	r4, r0
 80061f6:	9d21      	ldr	r5, [sp, #132]	; 0x84
 80061f8:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80061fc:	b141      	cbz	r1, 8006210 <_dtoa_r+0x28>
 80061fe:	2301      	movs	r3, #1
 8006200:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006202:	4093      	lsls	r3, r2
 8006204:	608b      	str	r3, [r1, #8]
 8006206:	604a      	str	r2, [r1, #4]
 8006208:	f001 fc59 	bl	8007abe <_Bfree>
 800620c:	2300      	movs	r3, #0
 800620e:	6423      	str	r3, [r4, #64]	; 0x40
 8006210:	1e3b      	subs	r3, r7, #0
 8006212:	bfaf      	iteee	ge
 8006214:	2300      	movge	r3, #0
 8006216:	2201      	movlt	r2, #1
 8006218:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800621c:	9303      	strlt	r3, [sp, #12]
 800621e:	bfa8      	it	ge
 8006220:	602b      	strge	r3, [r5, #0]
 8006222:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006226:	4bb0      	ldr	r3, [pc, #704]	; (80064e8 <_dtoa_r+0x300>)
 8006228:	bfb8      	it	lt
 800622a:	602a      	strlt	r2, [r5, #0]
 800622c:	ea33 0308 	bics.w	r3, r3, r8
 8006230:	d116      	bne.n	8006260 <_dtoa_r+0x78>
 8006232:	f242 730f 	movw	r3, #9999	; 0x270f
 8006236:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006238:	6013      	str	r3, [r2, #0]
 800623a:	9b02      	ldr	r3, [sp, #8]
 800623c:	b923      	cbnz	r3, 8006248 <_dtoa_r+0x60>
 800623e:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006242:	2800      	cmp	r0, #0
 8006244:	f000 853f 	beq.w	8006cc6 <_dtoa_r+0xade>
 8006248:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800624a:	f8df b2b0 	ldr.w	fp, [pc, #688]	; 80064fc <_dtoa_r+0x314>
 800624e:	b11b      	cbz	r3, 8006258 <_dtoa_r+0x70>
 8006250:	f10b 0303 	add.w	r3, fp, #3
 8006254:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006256:	6013      	str	r3, [r2, #0]
 8006258:	4658      	mov	r0, fp
 800625a:	b015      	add	sp, #84	; 0x54
 800625c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006260:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006264:	2200      	movs	r2, #0
 8006266:	2300      	movs	r3, #0
 8006268:	4630      	mov	r0, r6
 800626a:	4639      	mov	r1, r7
 800626c:	f7fa fb9c 	bl	80009a8 <__aeabi_dcmpeq>
 8006270:	4682      	mov	sl, r0
 8006272:	b160      	cbz	r0, 800628e <_dtoa_r+0xa6>
 8006274:	2301      	movs	r3, #1
 8006276:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006278:	6013      	str	r3, [r2, #0]
 800627a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800627c:	2b00      	cmp	r3, #0
 800627e:	f000 851e 	beq.w	8006cbe <_dtoa_r+0xad6>
 8006282:	4b9a      	ldr	r3, [pc, #616]	; (80064ec <_dtoa_r+0x304>)
 8006284:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006286:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800628a:	6013      	str	r3, [r2, #0]
 800628c:	e7e4      	b.n	8006258 <_dtoa_r+0x70>
 800628e:	ab12      	add	r3, sp, #72	; 0x48
 8006290:	9301      	str	r3, [sp, #4]
 8006292:	ab13      	add	r3, sp, #76	; 0x4c
 8006294:	9300      	str	r3, [sp, #0]
 8006296:	4632      	mov	r2, r6
 8006298:	463b      	mov	r3, r7
 800629a:	4620      	mov	r0, r4
 800629c:	f001 fe4c 	bl	8007f38 <__d2b>
 80062a0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80062a4:	9006      	str	r0, [sp, #24]
 80062a6:	2d00      	cmp	r5, #0
 80062a8:	d07d      	beq.n	80063a6 <_dtoa_r+0x1be>
 80062aa:	46b0      	mov	r8, r6
 80062ac:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80062b0:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 80062b4:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 80062b8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80062bc:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 80062c0:	2200      	movs	r2, #0
 80062c2:	4b8b      	ldr	r3, [pc, #556]	; (80064f0 <_dtoa_r+0x308>)
 80062c4:	4640      	mov	r0, r8
 80062c6:	4649      	mov	r1, r9
 80062c8:	f7f9 ff4e 	bl	8000168 <__aeabi_dsub>
 80062cc:	a380      	add	r3, pc, #512	; (adr r3, 80064d0 <_dtoa_r+0x2e8>)
 80062ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d2:	f7fa f901 	bl	80004d8 <__aeabi_dmul>
 80062d6:	a380      	add	r3, pc, #512	; (adr r3, 80064d8 <_dtoa_r+0x2f0>)
 80062d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062dc:	f7f9 ff46 	bl	800016c <__adddf3>
 80062e0:	4606      	mov	r6, r0
 80062e2:	4628      	mov	r0, r5
 80062e4:	460f      	mov	r7, r1
 80062e6:	f7fa f88d 	bl	8000404 <__aeabi_i2d>
 80062ea:	a37d      	add	r3, pc, #500	; (adr r3, 80064e0 <_dtoa_r+0x2f8>)
 80062ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f0:	f7fa f8f2 	bl	80004d8 <__aeabi_dmul>
 80062f4:	4602      	mov	r2, r0
 80062f6:	460b      	mov	r3, r1
 80062f8:	4630      	mov	r0, r6
 80062fa:	4639      	mov	r1, r7
 80062fc:	f7f9 ff36 	bl	800016c <__adddf3>
 8006300:	4606      	mov	r6, r0
 8006302:	460f      	mov	r7, r1
 8006304:	f7fa fb98 	bl	8000a38 <__aeabi_d2iz>
 8006308:	2200      	movs	r2, #0
 800630a:	4682      	mov	sl, r0
 800630c:	2300      	movs	r3, #0
 800630e:	4630      	mov	r0, r6
 8006310:	4639      	mov	r1, r7
 8006312:	f7fa fb53 	bl	80009bc <__aeabi_dcmplt>
 8006316:	b148      	cbz	r0, 800632c <_dtoa_r+0x144>
 8006318:	4650      	mov	r0, sl
 800631a:	f7fa f873 	bl	8000404 <__aeabi_i2d>
 800631e:	4632      	mov	r2, r6
 8006320:	463b      	mov	r3, r7
 8006322:	f7fa fb41 	bl	80009a8 <__aeabi_dcmpeq>
 8006326:	b908      	cbnz	r0, 800632c <_dtoa_r+0x144>
 8006328:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800632c:	f1ba 0f16 	cmp.w	sl, #22
 8006330:	d85a      	bhi.n	80063e8 <_dtoa_r+0x200>
 8006332:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006336:	496f      	ldr	r1, [pc, #444]	; (80064f4 <_dtoa_r+0x30c>)
 8006338:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800633c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006340:	f7fa fb5a 	bl	80009f8 <__aeabi_dcmpgt>
 8006344:	2800      	cmp	r0, #0
 8006346:	d051      	beq.n	80063ec <_dtoa_r+0x204>
 8006348:	2300      	movs	r3, #0
 800634a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800634e:	930d      	str	r3, [sp, #52]	; 0x34
 8006350:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006352:	1b5d      	subs	r5, r3, r5
 8006354:	1e6b      	subs	r3, r5, #1
 8006356:	9307      	str	r3, [sp, #28]
 8006358:	bf43      	ittte	mi
 800635a:	2300      	movmi	r3, #0
 800635c:	f1c5 0901 	rsbmi	r9, r5, #1
 8006360:	9307      	strmi	r3, [sp, #28]
 8006362:	f04f 0900 	movpl.w	r9, #0
 8006366:	f1ba 0f00 	cmp.w	sl, #0
 800636a:	db41      	blt.n	80063f0 <_dtoa_r+0x208>
 800636c:	9b07      	ldr	r3, [sp, #28]
 800636e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8006372:	4453      	add	r3, sl
 8006374:	9307      	str	r3, [sp, #28]
 8006376:	2300      	movs	r3, #0
 8006378:	9308      	str	r3, [sp, #32]
 800637a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800637c:	2b09      	cmp	r3, #9
 800637e:	f200 808c 	bhi.w	800649a <_dtoa_r+0x2b2>
 8006382:	2b05      	cmp	r3, #5
 8006384:	bfc4      	itt	gt
 8006386:	3b04      	subgt	r3, #4
 8006388:	931e      	strgt	r3, [sp, #120]	; 0x78
 800638a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800638c:	bfc8      	it	gt
 800638e:	2500      	movgt	r5, #0
 8006390:	f1a3 0302 	sub.w	r3, r3, #2
 8006394:	bfd8      	it	le
 8006396:	2501      	movle	r5, #1
 8006398:	2b03      	cmp	r3, #3
 800639a:	f200 808a 	bhi.w	80064b2 <_dtoa_r+0x2ca>
 800639e:	e8df f003 	tbb	[pc, r3]
 80063a2:	7a78      	.short	0x7a78
 80063a4:	6c2f      	.short	0x6c2f
 80063a6:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80063aa:	441d      	add	r5, r3
 80063ac:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80063b0:	2820      	cmp	r0, #32
 80063b2:	dd13      	ble.n	80063dc <_dtoa_r+0x1f4>
 80063b4:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80063b8:	9b02      	ldr	r3, [sp, #8]
 80063ba:	fa08 f800 	lsl.w	r8, r8, r0
 80063be:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80063c2:	fa23 f000 	lsr.w	r0, r3, r0
 80063c6:	ea48 0000 	orr.w	r0, r8, r0
 80063ca:	f7fa f80b 	bl	80003e4 <__aeabi_ui2d>
 80063ce:	2301      	movs	r3, #1
 80063d0:	4680      	mov	r8, r0
 80063d2:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 80063d6:	3d01      	subs	r5, #1
 80063d8:	9310      	str	r3, [sp, #64]	; 0x40
 80063da:	e771      	b.n	80062c0 <_dtoa_r+0xd8>
 80063dc:	9b02      	ldr	r3, [sp, #8]
 80063de:	f1c0 0020 	rsb	r0, r0, #32
 80063e2:	fa03 f000 	lsl.w	r0, r3, r0
 80063e6:	e7f0      	b.n	80063ca <_dtoa_r+0x1e2>
 80063e8:	2301      	movs	r3, #1
 80063ea:	e7b0      	b.n	800634e <_dtoa_r+0x166>
 80063ec:	900d      	str	r0, [sp, #52]	; 0x34
 80063ee:	e7af      	b.n	8006350 <_dtoa_r+0x168>
 80063f0:	f1ca 0300 	rsb	r3, sl, #0
 80063f4:	9308      	str	r3, [sp, #32]
 80063f6:	2300      	movs	r3, #0
 80063f8:	eba9 090a 	sub.w	r9, r9, sl
 80063fc:	930c      	str	r3, [sp, #48]	; 0x30
 80063fe:	e7bc      	b.n	800637a <_dtoa_r+0x192>
 8006400:	2301      	movs	r3, #1
 8006402:	9309      	str	r3, [sp, #36]	; 0x24
 8006404:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006406:	2b00      	cmp	r3, #0
 8006408:	dd56      	ble.n	80064b8 <_dtoa_r+0x2d0>
 800640a:	4698      	mov	r8, r3
 800640c:	9304      	str	r3, [sp, #16]
 800640e:	2200      	movs	r2, #0
 8006410:	6462      	str	r2, [r4, #68]	; 0x44
 8006412:	2204      	movs	r2, #4
 8006414:	f102 0014 	add.w	r0, r2, #20
 8006418:	4298      	cmp	r0, r3
 800641a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800641c:	d951      	bls.n	80064c2 <_dtoa_r+0x2da>
 800641e:	4620      	mov	r0, r4
 8006420:	f001 fb28 	bl	8007a74 <_Balloc>
 8006424:	f1b8 0f0e 	cmp.w	r8, #14
 8006428:	4683      	mov	fp, r0
 800642a:	6420      	str	r0, [r4, #64]	; 0x40
 800642c:	f200 80ed 	bhi.w	800660a <_dtoa_r+0x422>
 8006430:	2d00      	cmp	r5, #0
 8006432:	f000 80ea 	beq.w	800660a <_dtoa_r+0x422>
 8006436:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800643a:	f1ba 0f00 	cmp.w	sl, #0
 800643e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006442:	dd77      	ble.n	8006534 <_dtoa_r+0x34c>
 8006444:	4a2b      	ldr	r2, [pc, #172]	; (80064f4 <_dtoa_r+0x30c>)
 8006446:	f00a 030f 	and.w	r3, sl, #15
 800644a:	ea4f 162a 	mov.w	r6, sl, asr #4
 800644e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006452:	06f0      	lsls	r0, r6, #27
 8006454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006458:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800645c:	d568      	bpl.n	8006530 <_dtoa_r+0x348>
 800645e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006462:	4b25      	ldr	r3, [pc, #148]	; (80064f8 <_dtoa_r+0x310>)
 8006464:	2503      	movs	r5, #3
 8006466:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800646a:	f7fa f95f 	bl	800072c <__aeabi_ddiv>
 800646e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006472:	f006 060f 	and.w	r6, r6, #15
 8006476:	4f20      	ldr	r7, [pc, #128]	; (80064f8 <_dtoa_r+0x310>)
 8006478:	e04f      	b.n	800651a <_dtoa_r+0x332>
 800647a:	2301      	movs	r3, #1
 800647c:	9309      	str	r3, [sp, #36]	; 0x24
 800647e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006480:	4453      	add	r3, sl
 8006482:	f103 0801 	add.w	r8, r3, #1
 8006486:	9304      	str	r3, [sp, #16]
 8006488:	4643      	mov	r3, r8
 800648a:	2b01      	cmp	r3, #1
 800648c:	bfb8      	it	lt
 800648e:	2301      	movlt	r3, #1
 8006490:	e7bd      	b.n	800640e <_dtoa_r+0x226>
 8006492:	2300      	movs	r3, #0
 8006494:	e7b5      	b.n	8006402 <_dtoa_r+0x21a>
 8006496:	2300      	movs	r3, #0
 8006498:	e7f0      	b.n	800647c <_dtoa_r+0x294>
 800649a:	2501      	movs	r5, #1
 800649c:	2300      	movs	r3, #0
 800649e:	9509      	str	r5, [sp, #36]	; 0x24
 80064a0:	931e      	str	r3, [sp, #120]	; 0x78
 80064a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80064a6:	2200      	movs	r2, #0
 80064a8:	9304      	str	r3, [sp, #16]
 80064aa:	4698      	mov	r8, r3
 80064ac:	2312      	movs	r3, #18
 80064ae:	921f      	str	r2, [sp, #124]	; 0x7c
 80064b0:	e7ad      	b.n	800640e <_dtoa_r+0x226>
 80064b2:	2301      	movs	r3, #1
 80064b4:	9309      	str	r3, [sp, #36]	; 0x24
 80064b6:	e7f4      	b.n	80064a2 <_dtoa_r+0x2ba>
 80064b8:	2301      	movs	r3, #1
 80064ba:	9304      	str	r3, [sp, #16]
 80064bc:	4698      	mov	r8, r3
 80064be:	461a      	mov	r2, r3
 80064c0:	e7f5      	b.n	80064ae <_dtoa_r+0x2c6>
 80064c2:	3101      	adds	r1, #1
 80064c4:	6461      	str	r1, [r4, #68]	; 0x44
 80064c6:	0052      	lsls	r2, r2, #1
 80064c8:	e7a4      	b.n	8006414 <_dtoa_r+0x22c>
 80064ca:	bf00      	nop
 80064cc:	f3af 8000 	nop.w
 80064d0:	636f4361 	.word	0x636f4361
 80064d4:	3fd287a7 	.word	0x3fd287a7
 80064d8:	8b60c8b3 	.word	0x8b60c8b3
 80064dc:	3fc68a28 	.word	0x3fc68a28
 80064e0:	509f79fb 	.word	0x509f79fb
 80064e4:	3fd34413 	.word	0x3fd34413
 80064e8:	7ff00000 	.word	0x7ff00000
 80064ec:	08008c97 	.word	0x08008c97
 80064f0:	3ff80000 	.word	0x3ff80000
 80064f4:	08008cf0 	.word	0x08008cf0
 80064f8:	08008cc8 	.word	0x08008cc8
 80064fc:	08008cc1 	.word	0x08008cc1
 8006500:	07f1      	lsls	r1, r6, #31
 8006502:	d508      	bpl.n	8006516 <_dtoa_r+0x32e>
 8006504:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006508:	e9d7 2300 	ldrd	r2, r3, [r7]
 800650c:	f7f9 ffe4 	bl	80004d8 <__aeabi_dmul>
 8006510:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006514:	3501      	adds	r5, #1
 8006516:	1076      	asrs	r6, r6, #1
 8006518:	3708      	adds	r7, #8
 800651a:	2e00      	cmp	r6, #0
 800651c:	d1f0      	bne.n	8006500 <_dtoa_r+0x318>
 800651e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006522:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006526:	f7fa f901 	bl	800072c <__aeabi_ddiv>
 800652a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800652e:	e01b      	b.n	8006568 <_dtoa_r+0x380>
 8006530:	2502      	movs	r5, #2
 8006532:	e7a0      	b.n	8006476 <_dtoa_r+0x28e>
 8006534:	f000 80a4 	beq.w	8006680 <_dtoa_r+0x498>
 8006538:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800653c:	f1ca 0600 	rsb	r6, sl, #0
 8006540:	4ba0      	ldr	r3, [pc, #640]	; (80067c4 <_dtoa_r+0x5dc>)
 8006542:	f006 020f 	and.w	r2, r6, #15
 8006546:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800654a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800654e:	f7f9 ffc3 	bl	80004d8 <__aeabi_dmul>
 8006552:	2502      	movs	r5, #2
 8006554:	2300      	movs	r3, #0
 8006556:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800655a:	4f9b      	ldr	r7, [pc, #620]	; (80067c8 <_dtoa_r+0x5e0>)
 800655c:	1136      	asrs	r6, r6, #4
 800655e:	2e00      	cmp	r6, #0
 8006560:	f040 8083 	bne.w	800666a <_dtoa_r+0x482>
 8006564:	2b00      	cmp	r3, #0
 8006566:	d1e0      	bne.n	800652a <_dtoa_r+0x342>
 8006568:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800656a:	2b00      	cmp	r3, #0
 800656c:	f000 808a 	beq.w	8006684 <_dtoa_r+0x49c>
 8006570:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006574:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006578:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800657c:	2200      	movs	r2, #0
 800657e:	4b93      	ldr	r3, [pc, #588]	; (80067cc <_dtoa_r+0x5e4>)
 8006580:	f7fa fa1c 	bl	80009bc <__aeabi_dcmplt>
 8006584:	2800      	cmp	r0, #0
 8006586:	d07d      	beq.n	8006684 <_dtoa_r+0x49c>
 8006588:	f1b8 0f00 	cmp.w	r8, #0
 800658c:	d07a      	beq.n	8006684 <_dtoa_r+0x49c>
 800658e:	9b04      	ldr	r3, [sp, #16]
 8006590:	2b00      	cmp	r3, #0
 8006592:	dd36      	ble.n	8006602 <_dtoa_r+0x41a>
 8006594:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006598:	2200      	movs	r2, #0
 800659a:	4b8d      	ldr	r3, [pc, #564]	; (80067d0 <_dtoa_r+0x5e8>)
 800659c:	f7f9 ff9c 	bl	80004d8 <__aeabi_dmul>
 80065a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065a4:	9e04      	ldr	r6, [sp, #16]
 80065a6:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 80065aa:	3501      	adds	r5, #1
 80065ac:	4628      	mov	r0, r5
 80065ae:	f7f9 ff29 	bl	8000404 <__aeabi_i2d>
 80065b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80065b6:	f7f9 ff8f 	bl	80004d8 <__aeabi_dmul>
 80065ba:	2200      	movs	r2, #0
 80065bc:	4b85      	ldr	r3, [pc, #532]	; (80067d4 <_dtoa_r+0x5ec>)
 80065be:	f7f9 fdd5 	bl	800016c <__adddf3>
 80065c2:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80065c6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80065ca:	950b      	str	r5, [sp, #44]	; 0x2c
 80065cc:	2e00      	cmp	r6, #0
 80065ce:	d15c      	bne.n	800668a <_dtoa_r+0x4a2>
 80065d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065d4:	2200      	movs	r2, #0
 80065d6:	4b80      	ldr	r3, [pc, #512]	; (80067d8 <_dtoa_r+0x5f0>)
 80065d8:	f7f9 fdc6 	bl	8000168 <__aeabi_dsub>
 80065dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065de:	462b      	mov	r3, r5
 80065e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065e4:	f7fa fa08 	bl	80009f8 <__aeabi_dcmpgt>
 80065e8:	2800      	cmp	r0, #0
 80065ea:	f040 8282 	bne.w	8006af2 <_dtoa_r+0x90a>
 80065ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065f4:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80065f8:	f7fa f9e0 	bl	80009bc <__aeabi_dcmplt>
 80065fc:	2800      	cmp	r0, #0
 80065fe:	f040 8276 	bne.w	8006aee <_dtoa_r+0x906>
 8006602:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006606:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800660a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800660c:	2b00      	cmp	r3, #0
 800660e:	f2c0 814c 	blt.w	80068aa <_dtoa_r+0x6c2>
 8006612:	f1ba 0f0e 	cmp.w	sl, #14
 8006616:	f300 8148 	bgt.w	80068aa <_dtoa_r+0x6c2>
 800661a:	4b6a      	ldr	r3, [pc, #424]	; (80067c4 <_dtoa_r+0x5dc>)
 800661c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006624:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006628:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800662a:	2b00      	cmp	r3, #0
 800662c:	f280 80d8 	bge.w	80067e0 <_dtoa_r+0x5f8>
 8006630:	f1b8 0f00 	cmp.w	r8, #0
 8006634:	f300 80d4 	bgt.w	80067e0 <_dtoa_r+0x5f8>
 8006638:	f040 8258 	bne.w	8006aec <_dtoa_r+0x904>
 800663c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006640:	2200      	movs	r2, #0
 8006642:	4b65      	ldr	r3, [pc, #404]	; (80067d8 <_dtoa_r+0x5f0>)
 8006644:	f7f9 ff48 	bl	80004d8 <__aeabi_dmul>
 8006648:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800664c:	f7fa f9ca 	bl	80009e4 <__aeabi_dcmpge>
 8006650:	4646      	mov	r6, r8
 8006652:	4647      	mov	r7, r8
 8006654:	2800      	cmp	r0, #0
 8006656:	f040 822e 	bne.w	8006ab6 <_dtoa_r+0x8ce>
 800665a:	2331      	movs	r3, #49	; 0x31
 800665c:	f10b 0501 	add.w	r5, fp, #1
 8006660:	f88b 3000 	strb.w	r3, [fp]
 8006664:	f10a 0a01 	add.w	sl, sl, #1
 8006668:	e229      	b.n	8006abe <_dtoa_r+0x8d6>
 800666a:	07f2      	lsls	r2, r6, #31
 800666c:	d505      	bpl.n	800667a <_dtoa_r+0x492>
 800666e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006672:	f7f9 ff31 	bl	80004d8 <__aeabi_dmul>
 8006676:	2301      	movs	r3, #1
 8006678:	3501      	adds	r5, #1
 800667a:	1076      	asrs	r6, r6, #1
 800667c:	3708      	adds	r7, #8
 800667e:	e76e      	b.n	800655e <_dtoa_r+0x376>
 8006680:	2502      	movs	r5, #2
 8006682:	e771      	b.n	8006568 <_dtoa_r+0x380>
 8006684:	4657      	mov	r7, sl
 8006686:	4646      	mov	r6, r8
 8006688:	e790      	b.n	80065ac <_dtoa_r+0x3c4>
 800668a:	4b4e      	ldr	r3, [pc, #312]	; (80067c4 <_dtoa_r+0x5dc>)
 800668c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006690:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8006694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006696:	2b00      	cmp	r3, #0
 8006698:	d048      	beq.n	800672c <_dtoa_r+0x544>
 800669a:	4602      	mov	r2, r0
 800669c:	460b      	mov	r3, r1
 800669e:	2000      	movs	r0, #0
 80066a0:	494e      	ldr	r1, [pc, #312]	; (80067dc <_dtoa_r+0x5f4>)
 80066a2:	f7fa f843 	bl	800072c <__aeabi_ddiv>
 80066a6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80066aa:	f7f9 fd5d 	bl	8000168 <__aeabi_dsub>
 80066ae:	465d      	mov	r5, fp
 80066b0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80066b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066b8:	f7fa f9be 	bl	8000a38 <__aeabi_d2iz>
 80066bc:	9011      	str	r0, [sp, #68]	; 0x44
 80066be:	f7f9 fea1 	bl	8000404 <__aeabi_i2d>
 80066c2:	4602      	mov	r2, r0
 80066c4:	460b      	mov	r3, r1
 80066c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066ca:	f7f9 fd4d 	bl	8000168 <__aeabi_dsub>
 80066ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80066d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066d4:	3330      	adds	r3, #48	; 0x30
 80066d6:	f805 3b01 	strb.w	r3, [r5], #1
 80066da:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80066de:	f7fa f96d 	bl	80009bc <__aeabi_dcmplt>
 80066e2:	2800      	cmp	r0, #0
 80066e4:	d163      	bne.n	80067ae <_dtoa_r+0x5c6>
 80066e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80066ea:	2000      	movs	r0, #0
 80066ec:	4937      	ldr	r1, [pc, #220]	; (80067cc <_dtoa_r+0x5e4>)
 80066ee:	f7f9 fd3b 	bl	8000168 <__aeabi_dsub>
 80066f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80066f6:	f7fa f961 	bl	80009bc <__aeabi_dcmplt>
 80066fa:	2800      	cmp	r0, #0
 80066fc:	f040 80b6 	bne.w	800686c <_dtoa_r+0x684>
 8006700:	eba5 030b 	sub.w	r3, r5, fp
 8006704:	429e      	cmp	r6, r3
 8006706:	f77f af7c 	ble.w	8006602 <_dtoa_r+0x41a>
 800670a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800670e:	2200      	movs	r2, #0
 8006710:	4b2f      	ldr	r3, [pc, #188]	; (80067d0 <_dtoa_r+0x5e8>)
 8006712:	f7f9 fee1 	bl	80004d8 <__aeabi_dmul>
 8006716:	2200      	movs	r2, #0
 8006718:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800671c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006720:	4b2b      	ldr	r3, [pc, #172]	; (80067d0 <_dtoa_r+0x5e8>)
 8006722:	f7f9 fed9 	bl	80004d8 <__aeabi_dmul>
 8006726:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800672a:	e7c3      	b.n	80066b4 <_dtoa_r+0x4cc>
 800672c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006730:	f7f9 fed2 	bl	80004d8 <__aeabi_dmul>
 8006734:	eb0b 0506 	add.w	r5, fp, r6
 8006738:	465e      	mov	r6, fp
 800673a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800673e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006742:	f7fa f979 	bl	8000a38 <__aeabi_d2iz>
 8006746:	9011      	str	r0, [sp, #68]	; 0x44
 8006748:	f7f9 fe5c 	bl	8000404 <__aeabi_i2d>
 800674c:	4602      	mov	r2, r0
 800674e:	460b      	mov	r3, r1
 8006750:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006754:	f7f9 fd08 	bl	8000168 <__aeabi_dsub>
 8006758:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800675a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800675e:	3330      	adds	r3, #48	; 0x30
 8006760:	f806 3b01 	strb.w	r3, [r6], #1
 8006764:	42ae      	cmp	r6, r5
 8006766:	f04f 0200 	mov.w	r2, #0
 800676a:	d124      	bne.n	80067b6 <_dtoa_r+0x5ce>
 800676c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006770:	4b1a      	ldr	r3, [pc, #104]	; (80067dc <_dtoa_r+0x5f4>)
 8006772:	f7f9 fcfb 	bl	800016c <__adddf3>
 8006776:	4602      	mov	r2, r0
 8006778:	460b      	mov	r3, r1
 800677a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800677e:	f7fa f93b 	bl	80009f8 <__aeabi_dcmpgt>
 8006782:	2800      	cmp	r0, #0
 8006784:	d172      	bne.n	800686c <_dtoa_r+0x684>
 8006786:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800678a:	2000      	movs	r0, #0
 800678c:	4913      	ldr	r1, [pc, #76]	; (80067dc <_dtoa_r+0x5f4>)
 800678e:	f7f9 fceb 	bl	8000168 <__aeabi_dsub>
 8006792:	4602      	mov	r2, r0
 8006794:	460b      	mov	r3, r1
 8006796:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800679a:	f7fa f90f 	bl	80009bc <__aeabi_dcmplt>
 800679e:	2800      	cmp	r0, #0
 80067a0:	f43f af2f 	beq.w	8006602 <_dtoa_r+0x41a>
 80067a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80067a8:	1e6a      	subs	r2, r5, #1
 80067aa:	2b30      	cmp	r3, #48	; 0x30
 80067ac:	d001      	beq.n	80067b2 <_dtoa_r+0x5ca>
 80067ae:	46ba      	mov	sl, r7
 80067b0:	e04b      	b.n	800684a <_dtoa_r+0x662>
 80067b2:	4615      	mov	r5, r2
 80067b4:	e7f6      	b.n	80067a4 <_dtoa_r+0x5bc>
 80067b6:	4b06      	ldr	r3, [pc, #24]	; (80067d0 <_dtoa_r+0x5e8>)
 80067b8:	f7f9 fe8e 	bl	80004d8 <__aeabi_dmul>
 80067bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067c0:	e7bd      	b.n	800673e <_dtoa_r+0x556>
 80067c2:	bf00      	nop
 80067c4:	08008cf0 	.word	0x08008cf0
 80067c8:	08008cc8 	.word	0x08008cc8
 80067cc:	3ff00000 	.word	0x3ff00000
 80067d0:	40240000 	.word	0x40240000
 80067d4:	401c0000 	.word	0x401c0000
 80067d8:	40140000 	.word	0x40140000
 80067dc:	3fe00000 	.word	0x3fe00000
 80067e0:	465d      	mov	r5, fp
 80067e2:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80067e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067ea:	4630      	mov	r0, r6
 80067ec:	4639      	mov	r1, r7
 80067ee:	f7f9 ff9d 	bl	800072c <__aeabi_ddiv>
 80067f2:	f7fa f921 	bl	8000a38 <__aeabi_d2iz>
 80067f6:	4681      	mov	r9, r0
 80067f8:	f7f9 fe04 	bl	8000404 <__aeabi_i2d>
 80067fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006800:	f7f9 fe6a 	bl	80004d8 <__aeabi_dmul>
 8006804:	4602      	mov	r2, r0
 8006806:	460b      	mov	r3, r1
 8006808:	4630      	mov	r0, r6
 800680a:	4639      	mov	r1, r7
 800680c:	f7f9 fcac 	bl	8000168 <__aeabi_dsub>
 8006810:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8006814:	f805 6b01 	strb.w	r6, [r5], #1
 8006818:	eba5 060b 	sub.w	r6, r5, fp
 800681c:	45b0      	cmp	r8, r6
 800681e:	4602      	mov	r2, r0
 8006820:	460b      	mov	r3, r1
 8006822:	d135      	bne.n	8006890 <_dtoa_r+0x6a8>
 8006824:	f7f9 fca2 	bl	800016c <__adddf3>
 8006828:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800682c:	4606      	mov	r6, r0
 800682e:	460f      	mov	r7, r1
 8006830:	f7fa f8e2 	bl	80009f8 <__aeabi_dcmpgt>
 8006834:	b9c8      	cbnz	r0, 800686a <_dtoa_r+0x682>
 8006836:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800683a:	4630      	mov	r0, r6
 800683c:	4639      	mov	r1, r7
 800683e:	f7fa f8b3 	bl	80009a8 <__aeabi_dcmpeq>
 8006842:	b110      	cbz	r0, 800684a <_dtoa_r+0x662>
 8006844:	f019 0f01 	tst.w	r9, #1
 8006848:	d10f      	bne.n	800686a <_dtoa_r+0x682>
 800684a:	9906      	ldr	r1, [sp, #24]
 800684c:	4620      	mov	r0, r4
 800684e:	f001 f936 	bl	8007abe <_Bfree>
 8006852:	2300      	movs	r3, #0
 8006854:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006856:	702b      	strb	r3, [r5, #0]
 8006858:	f10a 0301 	add.w	r3, sl, #1
 800685c:	6013      	str	r3, [r2, #0]
 800685e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006860:	2b00      	cmp	r3, #0
 8006862:	f43f acf9 	beq.w	8006258 <_dtoa_r+0x70>
 8006866:	601d      	str	r5, [r3, #0]
 8006868:	e4f6      	b.n	8006258 <_dtoa_r+0x70>
 800686a:	4657      	mov	r7, sl
 800686c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006870:	1e6b      	subs	r3, r5, #1
 8006872:	2a39      	cmp	r2, #57	; 0x39
 8006874:	d106      	bne.n	8006884 <_dtoa_r+0x69c>
 8006876:	459b      	cmp	fp, r3
 8006878:	d108      	bne.n	800688c <_dtoa_r+0x6a4>
 800687a:	2330      	movs	r3, #48	; 0x30
 800687c:	f88b 3000 	strb.w	r3, [fp]
 8006880:	465b      	mov	r3, fp
 8006882:	3701      	adds	r7, #1
 8006884:	781a      	ldrb	r2, [r3, #0]
 8006886:	3201      	adds	r2, #1
 8006888:	701a      	strb	r2, [r3, #0]
 800688a:	e790      	b.n	80067ae <_dtoa_r+0x5c6>
 800688c:	461d      	mov	r5, r3
 800688e:	e7ed      	b.n	800686c <_dtoa_r+0x684>
 8006890:	2200      	movs	r2, #0
 8006892:	4b99      	ldr	r3, [pc, #612]	; (8006af8 <_dtoa_r+0x910>)
 8006894:	f7f9 fe20 	bl	80004d8 <__aeabi_dmul>
 8006898:	2200      	movs	r2, #0
 800689a:	2300      	movs	r3, #0
 800689c:	4606      	mov	r6, r0
 800689e:	460f      	mov	r7, r1
 80068a0:	f7fa f882 	bl	80009a8 <__aeabi_dcmpeq>
 80068a4:	2800      	cmp	r0, #0
 80068a6:	d09e      	beq.n	80067e6 <_dtoa_r+0x5fe>
 80068a8:	e7cf      	b.n	800684a <_dtoa_r+0x662>
 80068aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068ac:	2a00      	cmp	r2, #0
 80068ae:	f000 8088 	beq.w	80069c2 <_dtoa_r+0x7da>
 80068b2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80068b4:	2a01      	cmp	r2, #1
 80068b6:	dc6d      	bgt.n	8006994 <_dtoa_r+0x7ac>
 80068b8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80068ba:	2a00      	cmp	r2, #0
 80068bc:	d066      	beq.n	800698c <_dtoa_r+0x7a4>
 80068be:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80068c2:	464d      	mov	r5, r9
 80068c4:	9e08      	ldr	r6, [sp, #32]
 80068c6:	9a07      	ldr	r2, [sp, #28]
 80068c8:	2101      	movs	r1, #1
 80068ca:	441a      	add	r2, r3
 80068cc:	4620      	mov	r0, r4
 80068ce:	4499      	add	r9, r3
 80068d0:	9207      	str	r2, [sp, #28]
 80068d2:	f001 f986 	bl	8007be2 <__i2b>
 80068d6:	4607      	mov	r7, r0
 80068d8:	2d00      	cmp	r5, #0
 80068da:	dd0b      	ble.n	80068f4 <_dtoa_r+0x70c>
 80068dc:	9b07      	ldr	r3, [sp, #28]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	dd08      	ble.n	80068f4 <_dtoa_r+0x70c>
 80068e2:	42ab      	cmp	r3, r5
 80068e4:	bfa8      	it	ge
 80068e6:	462b      	movge	r3, r5
 80068e8:	9a07      	ldr	r2, [sp, #28]
 80068ea:	eba9 0903 	sub.w	r9, r9, r3
 80068ee:	1aed      	subs	r5, r5, r3
 80068f0:	1ad3      	subs	r3, r2, r3
 80068f2:	9307      	str	r3, [sp, #28]
 80068f4:	9b08      	ldr	r3, [sp, #32]
 80068f6:	b1eb      	cbz	r3, 8006934 <_dtoa_r+0x74c>
 80068f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d065      	beq.n	80069ca <_dtoa_r+0x7e2>
 80068fe:	b18e      	cbz	r6, 8006924 <_dtoa_r+0x73c>
 8006900:	4639      	mov	r1, r7
 8006902:	4632      	mov	r2, r6
 8006904:	4620      	mov	r0, r4
 8006906:	f001 fa0b 	bl	8007d20 <__pow5mult>
 800690a:	9a06      	ldr	r2, [sp, #24]
 800690c:	4601      	mov	r1, r0
 800690e:	4607      	mov	r7, r0
 8006910:	4620      	mov	r0, r4
 8006912:	f001 f96f 	bl	8007bf4 <__multiply>
 8006916:	9906      	ldr	r1, [sp, #24]
 8006918:	900a      	str	r0, [sp, #40]	; 0x28
 800691a:	4620      	mov	r0, r4
 800691c:	f001 f8cf 	bl	8007abe <_Bfree>
 8006920:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006922:	9306      	str	r3, [sp, #24]
 8006924:	9b08      	ldr	r3, [sp, #32]
 8006926:	1b9a      	subs	r2, r3, r6
 8006928:	d004      	beq.n	8006934 <_dtoa_r+0x74c>
 800692a:	9906      	ldr	r1, [sp, #24]
 800692c:	4620      	mov	r0, r4
 800692e:	f001 f9f7 	bl	8007d20 <__pow5mult>
 8006932:	9006      	str	r0, [sp, #24]
 8006934:	2101      	movs	r1, #1
 8006936:	4620      	mov	r0, r4
 8006938:	f001 f953 	bl	8007be2 <__i2b>
 800693c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800693e:	4606      	mov	r6, r0
 8006940:	2b00      	cmp	r3, #0
 8006942:	f000 81ca 	beq.w	8006cda <_dtoa_r+0xaf2>
 8006946:	461a      	mov	r2, r3
 8006948:	4601      	mov	r1, r0
 800694a:	4620      	mov	r0, r4
 800694c:	f001 f9e8 	bl	8007d20 <__pow5mult>
 8006950:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006952:	4606      	mov	r6, r0
 8006954:	2b01      	cmp	r3, #1
 8006956:	dc3e      	bgt.n	80069d6 <_dtoa_r+0x7ee>
 8006958:	9b02      	ldr	r3, [sp, #8]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d137      	bne.n	80069ce <_dtoa_r+0x7e6>
 800695e:	9b03      	ldr	r3, [sp, #12]
 8006960:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006964:	2b00      	cmp	r3, #0
 8006966:	d134      	bne.n	80069d2 <_dtoa_r+0x7ea>
 8006968:	9b03      	ldr	r3, [sp, #12]
 800696a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800696e:	0d1b      	lsrs	r3, r3, #20
 8006970:	051b      	lsls	r3, r3, #20
 8006972:	b12b      	cbz	r3, 8006980 <_dtoa_r+0x798>
 8006974:	9b07      	ldr	r3, [sp, #28]
 8006976:	f109 0901 	add.w	r9, r9, #1
 800697a:	3301      	adds	r3, #1
 800697c:	9307      	str	r3, [sp, #28]
 800697e:	2301      	movs	r3, #1
 8006980:	9308      	str	r3, [sp, #32]
 8006982:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006984:	2b00      	cmp	r3, #0
 8006986:	d128      	bne.n	80069da <_dtoa_r+0x7f2>
 8006988:	2001      	movs	r0, #1
 800698a:	e02e      	b.n	80069ea <_dtoa_r+0x802>
 800698c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800698e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006992:	e796      	b.n	80068c2 <_dtoa_r+0x6da>
 8006994:	9b08      	ldr	r3, [sp, #32]
 8006996:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 800699a:	42b3      	cmp	r3, r6
 800699c:	bfb7      	itett	lt
 800699e:	9b08      	ldrlt	r3, [sp, #32]
 80069a0:	1b9e      	subge	r6, r3, r6
 80069a2:	1af2      	sublt	r2, r6, r3
 80069a4:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80069a6:	bfbf      	itttt	lt
 80069a8:	9608      	strlt	r6, [sp, #32]
 80069aa:	189b      	addlt	r3, r3, r2
 80069ac:	930c      	strlt	r3, [sp, #48]	; 0x30
 80069ae:	2600      	movlt	r6, #0
 80069b0:	f1b8 0f00 	cmp.w	r8, #0
 80069b4:	bfb9      	ittee	lt
 80069b6:	eba9 0508 	sublt.w	r5, r9, r8
 80069ba:	2300      	movlt	r3, #0
 80069bc:	464d      	movge	r5, r9
 80069be:	4643      	movge	r3, r8
 80069c0:	e781      	b.n	80068c6 <_dtoa_r+0x6de>
 80069c2:	9e08      	ldr	r6, [sp, #32]
 80069c4:	464d      	mov	r5, r9
 80069c6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80069c8:	e786      	b.n	80068d8 <_dtoa_r+0x6f0>
 80069ca:	9a08      	ldr	r2, [sp, #32]
 80069cc:	e7ad      	b.n	800692a <_dtoa_r+0x742>
 80069ce:	2300      	movs	r3, #0
 80069d0:	e7d6      	b.n	8006980 <_dtoa_r+0x798>
 80069d2:	9b02      	ldr	r3, [sp, #8]
 80069d4:	e7d4      	b.n	8006980 <_dtoa_r+0x798>
 80069d6:	2300      	movs	r3, #0
 80069d8:	9308      	str	r3, [sp, #32]
 80069da:	6933      	ldr	r3, [r6, #16]
 80069dc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80069e0:	6918      	ldr	r0, [r3, #16]
 80069e2:	f001 f8b0 	bl	8007b46 <__hi0bits>
 80069e6:	f1c0 0020 	rsb	r0, r0, #32
 80069ea:	9b07      	ldr	r3, [sp, #28]
 80069ec:	4418      	add	r0, r3
 80069ee:	f010 001f 	ands.w	r0, r0, #31
 80069f2:	d047      	beq.n	8006a84 <_dtoa_r+0x89c>
 80069f4:	f1c0 0320 	rsb	r3, r0, #32
 80069f8:	2b04      	cmp	r3, #4
 80069fa:	dd3b      	ble.n	8006a74 <_dtoa_r+0x88c>
 80069fc:	9b07      	ldr	r3, [sp, #28]
 80069fe:	f1c0 001c 	rsb	r0, r0, #28
 8006a02:	4481      	add	r9, r0
 8006a04:	4405      	add	r5, r0
 8006a06:	4403      	add	r3, r0
 8006a08:	9307      	str	r3, [sp, #28]
 8006a0a:	f1b9 0f00 	cmp.w	r9, #0
 8006a0e:	dd05      	ble.n	8006a1c <_dtoa_r+0x834>
 8006a10:	464a      	mov	r2, r9
 8006a12:	9906      	ldr	r1, [sp, #24]
 8006a14:	4620      	mov	r0, r4
 8006a16:	f001 f9c3 	bl	8007da0 <__lshift>
 8006a1a:	9006      	str	r0, [sp, #24]
 8006a1c:	9b07      	ldr	r3, [sp, #28]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	dd05      	ble.n	8006a2e <_dtoa_r+0x846>
 8006a22:	4631      	mov	r1, r6
 8006a24:	461a      	mov	r2, r3
 8006a26:	4620      	mov	r0, r4
 8006a28:	f001 f9ba 	bl	8007da0 <__lshift>
 8006a2c:	4606      	mov	r6, r0
 8006a2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a30:	b353      	cbz	r3, 8006a88 <_dtoa_r+0x8a0>
 8006a32:	4631      	mov	r1, r6
 8006a34:	9806      	ldr	r0, [sp, #24]
 8006a36:	f001 fa07 	bl	8007e48 <__mcmp>
 8006a3a:	2800      	cmp	r0, #0
 8006a3c:	da24      	bge.n	8006a88 <_dtoa_r+0x8a0>
 8006a3e:	2300      	movs	r3, #0
 8006a40:	220a      	movs	r2, #10
 8006a42:	9906      	ldr	r1, [sp, #24]
 8006a44:	4620      	mov	r0, r4
 8006a46:	f001 f843 	bl	8007ad0 <__multadd>
 8006a4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a4c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006a50:	9006      	str	r0, [sp, #24]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	f000 8148 	beq.w	8006ce8 <_dtoa_r+0xb00>
 8006a58:	2300      	movs	r3, #0
 8006a5a:	4639      	mov	r1, r7
 8006a5c:	220a      	movs	r2, #10
 8006a5e:	4620      	mov	r0, r4
 8006a60:	f001 f836 	bl	8007ad0 <__multadd>
 8006a64:	9b04      	ldr	r3, [sp, #16]
 8006a66:	4607      	mov	r7, r0
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	dc4d      	bgt.n	8006b08 <_dtoa_r+0x920>
 8006a6c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	dd4a      	ble.n	8006b08 <_dtoa_r+0x920>
 8006a72:	e011      	b.n	8006a98 <_dtoa_r+0x8b0>
 8006a74:	d0c9      	beq.n	8006a0a <_dtoa_r+0x822>
 8006a76:	9a07      	ldr	r2, [sp, #28]
 8006a78:	331c      	adds	r3, #28
 8006a7a:	441a      	add	r2, r3
 8006a7c:	4499      	add	r9, r3
 8006a7e:	441d      	add	r5, r3
 8006a80:	4613      	mov	r3, r2
 8006a82:	e7c1      	b.n	8006a08 <_dtoa_r+0x820>
 8006a84:	4603      	mov	r3, r0
 8006a86:	e7f6      	b.n	8006a76 <_dtoa_r+0x88e>
 8006a88:	f1b8 0f00 	cmp.w	r8, #0
 8006a8c:	dc36      	bgt.n	8006afc <_dtoa_r+0x914>
 8006a8e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006a90:	2b02      	cmp	r3, #2
 8006a92:	dd33      	ble.n	8006afc <_dtoa_r+0x914>
 8006a94:	f8cd 8010 	str.w	r8, [sp, #16]
 8006a98:	9b04      	ldr	r3, [sp, #16]
 8006a9a:	b963      	cbnz	r3, 8006ab6 <_dtoa_r+0x8ce>
 8006a9c:	4631      	mov	r1, r6
 8006a9e:	2205      	movs	r2, #5
 8006aa0:	4620      	mov	r0, r4
 8006aa2:	f001 f815 	bl	8007ad0 <__multadd>
 8006aa6:	4601      	mov	r1, r0
 8006aa8:	4606      	mov	r6, r0
 8006aaa:	9806      	ldr	r0, [sp, #24]
 8006aac:	f001 f9cc 	bl	8007e48 <__mcmp>
 8006ab0:	2800      	cmp	r0, #0
 8006ab2:	f73f add2 	bgt.w	800665a <_dtoa_r+0x472>
 8006ab6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006ab8:	465d      	mov	r5, fp
 8006aba:	ea6f 0a03 	mvn.w	sl, r3
 8006abe:	f04f 0900 	mov.w	r9, #0
 8006ac2:	4631      	mov	r1, r6
 8006ac4:	4620      	mov	r0, r4
 8006ac6:	f000 fffa 	bl	8007abe <_Bfree>
 8006aca:	2f00      	cmp	r7, #0
 8006acc:	f43f aebd 	beq.w	800684a <_dtoa_r+0x662>
 8006ad0:	f1b9 0f00 	cmp.w	r9, #0
 8006ad4:	d005      	beq.n	8006ae2 <_dtoa_r+0x8fa>
 8006ad6:	45b9      	cmp	r9, r7
 8006ad8:	d003      	beq.n	8006ae2 <_dtoa_r+0x8fa>
 8006ada:	4649      	mov	r1, r9
 8006adc:	4620      	mov	r0, r4
 8006ade:	f000 ffee 	bl	8007abe <_Bfree>
 8006ae2:	4639      	mov	r1, r7
 8006ae4:	4620      	mov	r0, r4
 8006ae6:	f000 ffea 	bl	8007abe <_Bfree>
 8006aea:	e6ae      	b.n	800684a <_dtoa_r+0x662>
 8006aec:	2600      	movs	r6, #0
 8006aee:	4637      	mov	r7, r6
 8006af0:	e7e1      	b.n	8006ab6 <_dtoa_r+0x8ce>
 8006af2:	46ba      	mov	sl, r7
 8006af4:	4637      	mov	r7, r6
 8006af6:	e5b0      	b.n	800665a <_dtoa_r+0x472>
 8006af8:	40240000 	.word	0x40240000
 8006afc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006afe:	f8cd 8010 	str.w	r8, [sp, #16]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	f000 80f7 	beq.w	8006cf6 <_dtoa_r+0xb0e>
 8006b08:	2d00      	cmp	r5, #0
 8006b0a:	dd05      	ble.n	8006b18 <_dtoa_r+0x930>
 8006b0c:	4639      	mov	r1, r7
 8006b0e:	462a      	mov	r2, r5
 8006b10:	4620      	mov	r0, r4
 8006b12:	f001 f945 	bl	8007da0 <__lshift>
 8006b16:	4607      	mov	r7, r0
 8006b18:	9b08      	ldr	r3, [sp, #32]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d04c      	beq.n	8006bb8 <_dtoa_r+0x9d0>
 8006b1e:	6879      	ldr	r1, [r7, #4]
 8006b20:	4620      	mov	r0, r4
 8006b22:	f000 ffa7 	bl	8007a74 <_Balloc>
 8006b26:	4605      	mov	r5, r0
 8006b28:	693a      	ldr	r2, [r7, #16]
 8006b2a:	f107 010c 	add.w	r1, r7, #12
 8006b2e:	3202      	adds	r2, #2
 8006b30:	0092      	lsls	r2, r2, #2
 8006b32:	300c      	adds	r0, #12
 8006b34:	f000 ff6e 	bl	8007a14 <memcpy>
 8006b38:	2201      	movs	r2, #1
 8006b3a:	4629      	mov	r1, r5
 8006b3c:	4620      	mov	r0, r4
 8006b3e:	f001 f92f 	bl	8007da0 <__lshift>
 8006b42:	46b9      	mov	r9, r7
 8006b44:	4607      	mov	r7, r0
 8006b46:	9b02      	ldr	r3, [sp, #8]
 8006b48:	f8cd b01c 	str.w	fp, [sp, #28]
 8006b4c:	f003 0301 	and.w	r3, r3, #1
 8006b50:	9308      	str	r3, [sp, #32]
 8006b52:	4631      	mov	r1, r6
 8006b54:	9806      	ldr	r0, [sp, #24]
 8006b56:	f7ff fab9 	bl	80060cc <quorem>
 8006b5a:	4649      	mov	r1, r9
 8006b5c:	4605      	mov	r5, r0
 8006b5e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006b62:	9806      	ldr	r0, [sp, #24]
 8006b64:	f001 f970 	bl	8007e48 <__mcmp>
 8006b68:	463a      	mov	r2, r7
 8006b6a:	9002      	str	r0, [sp, #8]
 8006b6c:	4631      	mov	r1, r6
 8006b6e:	4620      	mov	r0, r4
 8006b70:	f001 f984 	bl	8007e7c <__mdiff>
 8006b74:	68c3      	ldr	r3, [r0, #12]
 8006b76:	4602      	mov	r2, r0
 8006b78:	bb03      	cbnz	r3, 8006bbc <_dtoa_r+0x9d4>
 8006b7a:	4601      	mov	r1, r0
 8006b7c:	9009      	str	r0, [sp, #36]	; 0x24
 8006b7e:	9806      	ldr	r0, [sp, #24]
 8006b80:	f001 f962 	bl	8007e48 <__mcmp>
 8006b84:	4603      	mov	r3, r0
 8006b86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b88:	4611      	mov	r1, r2
 8006b8a:	4620      	mov	r0, r4
 8006b8c:	9309      	str	r3, [sp, #36]	; 0x24
 8006b8e:	f000 ff96 	bl	8007abe <_Bfree>
 8006b92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b94:	b9a3      	cbnz	r3, 8006bc0 <_dtoa_r+0x9d8>
 8006b96:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006b98:	b992      	cbnz	r2, 8006bc0 <_dtoa_r+0x9d8>
 8006b9a:	9a08      	ldr	r2, [sp, #32]
 8006b9c:	b982      	cbnz	r2, 8006bc0 <_dtoa_r+0x9d8>
 8006b9e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006ba2:	d029      	beq.n	8006bf8 <_dtoa_r+0xa10>
 8006ba4:	9b02      	ldr	r3, [sp, #8]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	dd01      	ble.n	8006bae <_dtoa_r+0x9c6>
 8006baa:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006bae:	9b07      	ldr	r3, [sp, #28]
 8006bb0:	1c5d      	adds	r5, r3, #1
 8006bb2:	f883 8000 	strb.w	r8, [r3]
 8006bb6:	e784      	b.n	8006ac2 <_dtoa_r+0x8da>
 8006bb8:	4638      	mov	r0, r7
 8006bba:	e7c2      	b.n	8006b42 <_dtoa_r+0x95a>
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e7e3      	b.n	8006b88 <_dtoa_r+0x9a0>
 8006bc0:	9a02      	ldr	r2, [sp, #8]
 8006bc2:	2a00      	cmp	r2, #0
 8006bc4:	db04      	blt.n	8006bd0 <_dtoa_r+0x9e8>
 8006bc6:	d124      	bne.n	8006c12 <_dtoa_r+0xa2a>
 8006bc8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006bca:	bb12      	cbnz	r2, 8006c12 <_dtoa_r+0xa2a>
 8006bcc:	9a08      	ldr	r2, [sp, #32]
 8006bce:	bb02      	cbnz	r2, 8006c12 <_dtoa_r+0xa2a>
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	ddec      	ble.n	8006bae <_dtoa_r+0x9c6>
 8006bd4:	2201      	movs	r2, #1
 8006bd6:	9906      	ldr	r1, [sp, #24]
 8006bd8:	4620      	mov	r0, r4
 8006bda:	f001 f8e1 	bl	8007da0 <__lshift>
 8006bde:	4631      	mov	r1, r6
 8006be0:	9006      	str	r0, [sp, #24]
 8006be2:	f001 f931 	bl	8007e48 <__mcmp>
 8006be6:	2800      	cmp	r0, #0
 8006be8:	dc03      	bgt.n	8006bf2 <_dtoa_r+0xa0a>
 8006bea:	d1e0      	bne.n	8006bae <_dtoa_r+0x9c6>
 8006bec:	f018 0f01 	tst.w	r8, #1
 8006bf0:	d0dd      	beq.n	8006bae <_dtoa_r+0x9c6>
 8006bf2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006bf6:	d1d8      	bne.n	8006baa <_dtoa_r+0x9c2>
 8006bf8:	9b07      	ldr	r3, [sp, #28]
 8006bfa:	9a07      	ldr	r2, [sp, #28]
 8006bfc:	1c5d      	adds	r5, r3, #1
 8006bfe:	2339      	movs	r3, #57	; 0x39
 8006c00:	7013      	strb	r3, [r2, #0]
 8006c02:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006c06:	1e6a      	subs	r2, r5, #1
 8006c08:	2b39      	cmp	r3, #57	; 0x39
 8006c0a:	d04e      	beq.n	8006caa <_dtoa_r+0xac2>
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	7013      	strb	r3, [r2, #0]
 8006c10:	e757      	b.n	8006ac2 <_dtoa_r+0x8da>
 8006c12:	9a07      	ldr	r2, [sp, #28]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	f102 0501 	add.w	r5, r2, #1
 8006c1a:	dd06      	ble.n	8006c2a <_dtoa_r+0xa42>
 8006c1c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006c20:	d0ea      	beq.n	8006bf8 <_dtoa_r+0xa10>
 8006c22:	f108 0801 	add.w	r8, r8, #1
 8006c26:	9b07      	ldr	r3, [sp, #28]
 8006c28:	e7c3      	b.n	8006bb2 <_dtoa_r+0x9ca>
 8006c2a:	9a04      	ldr	r2, [sp, #16]
 8006c2c:	eba5 030b 	sub.w	r3, r5, fp
 8006c30:	4293      	cmp	r3, r2
 8006c32:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006c36:	d021      	beq.n	8006c7c <_dtoa_r+0xa94>
 8006c38:	2300      	movs	r3, #0
 8006c3a:	220a      	movs	r2, #10
 8006c3c:	9906      	ldr	r1, [sp, #24]
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f000 ff46 	bl	8007ad0 <__multadd>
 8006c44:	45b9      	cmp	r9, r7
 8006c46:	9006      	str	r0, [sp, #24]
 8006c48:	f04f 0300 	mov.w	r3, #0
 8006c4c:	f04f 020a 	mov.w	r2, #10
 8006c50:	4649      	mov	r1, r9
 8006c52:	4620      	mov	r0, r4
 8006c54:	d105      	bne.n	8006c62 <_dtoa_r+0xa7a>
 8006c56:	f000 ff3b 	bl	8007ad0 <__multadd>
 8006c5a:	4681      	mov	r9, r0
 8006c5c:	4607      	mov	r7, r0
 8006c5e:	9507      	str	r5, [sp, #28]
 8006c60:	e777      	b.n	8006b52 <_dtoa_r+0x96a>
 8006c62:	f000 ff35 	bl	8007ad0 <__multadd>
 8006c66:	4639      	mov	r1, r7
 8006c68:	4681      	mov	r9, r0
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	220a      	movs	r2, #10
 8006c6e:	4620      	mov	r0, r4
 8006c70:	f000 ff2e 	bl	8007ad0 <__multadd>
 8006c74:	4607      	mov	r7, r0
 8006c76:	e7f2      	b.n	8006c5e <_dtoa_r+0xa76>
 8006c78:	f04f 0900 	mov.w	r9, #0
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	9906      	ldr	r1, [sp, #24]
 8006c80:	4620      	mov	r0, r4
 8006c82:	f001 f88d 	bl	8007da0 <__lshift>
 8006c86:	4631      	mov	r1, r6
 8006c88:	9006      	str	r0, [sp, #24]
 8006c8a:	f001 f8dd 	bl	8007e48 <__mcmp>
 8006c8e:	2800      	cmp	r0, #0
 8006c90:	dcb7      	bgt.n	8006c02 <_dtoa_r+0xa1a>
 8006c92:	d102      	bne.n	8006c9a <_dtoa_r+0xab2>
 8006c94:	f018 0f01 	tst.w	r8, #1
 8006c98:	d1b3      	bne.n	8006c02 <_dtoa_r+0xa1a>
 8006c9a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006c9e:	1e6a      	subs	r2, r5, #1
 8006ca0:	2b30      	cmp	r3, #48	; 0x30
 8006ca2:	f47f af0e 	bne.w	8006ac2 <_dtoa_r+0x8da>
 8006ca6:	4615      	mov	r5, r2
 8006ca8:	e7f7      	b.n	8006c9a <_dtoa_r+0xab2>
 8006caa:	4593      	cmp	fp, r2
 8006cac:	d105      	bne.n	8006cba <_dtoa_r+0xad2>
 8006cae:	2331      	movs	r3, #49	; 0x31
 8006cb0:	f10a 0a01 	add.w	sl, sl, #1
 8006cb4:	f88b 3000 	strb.w	r3, [fp]
 8006cb8:	e703      	b.n	8006ac2 <_dtoa_r+0x8da>
 8006cba:	4615      	mov	r5, r2
 8006cbc:	e7a1      	b.n	8006c02 <_dtoa_r+0xa1a>
 8006cbe:	f8df b064 	ldr.w	fp, [pc, #100]	; 8006d24 <_dtoa_r+0xb3c>
 8006cc2:	f7ff bac9 	b.w	8006258 <_dtoa_r+0x70>
 8006cc6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006cc8:	f8df b05c 	ldr.w	fp, [pc, #92]	; 8006d28 <_dtoa_r+0xb40>
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	f43f aac3 	beq.w	8006258 <_dtoa_r+0x70>
 8006cd2:	f10b 0308 	add.w	r3, fp, #8
 8006cd6:	f7ff babd 	b.w	8006254 <_dtoa_r+0x6c>
 8006cda:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	f77f ae3b 	ble.w	8006958 <_dtoa_r+0x770>
 8006ce2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ce4:	9308      	str	r3, [sp, #32]
 8006ce6:	e64f      	b.n	8006988 <_dtoa_r+0x7a0>
 8006ce8:	9b04      	ldr	r3, [sp, #16]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	dc03      	bgt.n	8006cf6 <_dtoa_r+0xb0e>
 8006cee:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006cf0:	2b02      	cmp	r3, #2
 8006cf2:	f73f aed1 	bgt.w	8006a98 <_dtoa_r+0x8b0>
 8006cf6:	465d      	mov	r5, fp
 8006cf8:	4631      	mov	r1, r6
 8006cfa:	9806      	ldr	r0, [sp, #24]
 8006cfc:	f7ff f9e6 	bl	80060cc <quorem>
 8006d00:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006d04:	f805 8b01 	strb.w	r8, [r5], #1
 8006d08:	9a04      	ldr	r2, [sp, #16]
 8006d0a:	eba5 030b 	sub.w	r3, r5, fp
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	ddb2      	ble.n	8006c78 <_dtoa_r+0xa90>
 8006d12:	2300      	movs	r3, #0
 8006d14:	220a      	movs	r2, #10
 8006d16:	9906      	ldr	r1, [sp, #24]
 8006d18:	4620      	mov	r0, r4
 8006d1a:	f000 fed9 	bl	8007ad0 <__multadd>
 8006d1e:	9006      	str	r0, [sp, #24]
 8006d20:	e7ea      	b.n	8006cf8 <_dtoa_r+0xb10>
 8006d22:	bf00      	nop
 8006d24:	08008c96 	.word	0x08008c96
 8006d28:	08008cb8 	.word	0x08008cb8

08006d2c <__sflush_r>:
 8006d2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d34:	b293      	uxth	r3, r2
 8006d36:	4605      	mov	r5, r0
 8006d38:	0718      	lsls	r0, r3, #28
 8006d3a:	460c      	mov	r4, r1
 8006d3c:	d45f      	bmi.n	8006dfe <__sflush_r+0xd2>
 8006d3e:	684b      	ldr	r3, [r1, #4]
 8006d40:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	818a      	strh	r2, [r1, #12]
 8006d48:	dc05      	bgt.n	8006d56 <__sflush_r+0x2a>
 8006d4a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	dc02      	bgt.n	8006d56 <__sflush_r+0x2a>
 8006d50:	2000      	movs	r0, #0
 8006d52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d58:	2e00      	cmp	r6, #0
 8006d5a:	d0f9      	beq.n	8006d50 <__sflush_r+0x24>
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006d62:	682f      	ldr	r7, [r5, #0]
 8006d64:	69e1      	ldr	r1, [r4, #28]
 8006d66:	602b      	str	r3, [r5, #0]
 8006d68:	d036      	beq.n	8006dd8 <__sflush_r+0xac>
 8006d6a:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8006d6c:	89a3      	ldrh	r3, [r4, #12]
 8006d6e:	075a      	lsls	r2, r3, #29
 8006d70:	d505      	bpl.n	8006d7e <__sflush_r+0x52>
 8006d72:	6863      	ldr	r3, [r4, #4]
 8006d74:	1ac0      	subs	r0, r0, r3
 8006d76:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006d78:	b10b      	cbz	r3, 8006d7e <__sflush_r+0x52>
 8006d7a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006d7c:	1ac0      	subs	r0, r0, r3
 8006d7e:	2300      	movs	r3, #0
 8006d80:	4602      	mov	r2, r0
 8006d82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d84:	69e1      	ldr	r1, [r4, #28]
 8006d86:	4628      	mov	r0, r5
 8006d88:	47b0      	blx	r6
 8006d8a:	1c43      	adds	r3, r0, #1
 8006d8c:	89a3      	ldrh	r3, [r4, #12]
 8006d8e:	d106      	bne.n	8006d9e <__sflush_r+0x72>
 8006d90:	6829      	ldr	r1, [r5, #0]
 8006d92:	291d      	cmp	r1, #29
 8006d94:	d84c      	bhi.n	8006e30 <__sflush_r+0x104>
 8006d96:	4a2b      	ldr	r2, [pc, #172]	; (8006e44 <__sflush_r+0x118>)
 8006d98:	40ca      	lsrs	r2, r1
 8006d9a:	07d6      	lsls	r6, r2, #31
 8006d9c:	d548      	bpl.n	8006e30 <__sflush_r+0x104>
 8006d9e:	2200      	movs	r2, #0
 8006da0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006da4:	b21b      	sxth	r3, r3
 8006da6:	6062      	str	r2, [r4, #4]
 8006da8:	6922      	ldr	r2, [r4, #16]
 8006daa:	04d9      	lsls	r1, r3, #19
 8006dac:	81a3      	strh	r3, [r4, #12]
 8006dae:	6022      	str	r2, [r4, #0]
 8006db0:	d504      	bpl.n	8006dbc <__sflush_r+0x90>
 8006db2:	1c42      	adds	r2, r0, #1
 8006db4:	d101      	bne.n	8006dba <__sflush_r+0x8e>
 8006db6:	682b      	ldr	r3, [r5, #0]
 8006db8:	b903      	cbnz	r3, 8006dbc <__sflush_r+0x90>
 8006dba:	6520      	str	r0, [r4, #80]	; 0x50
 8006dbc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006dbe:	602f      	str	r7, [r5, #0]
 8006dc0:	2900      	cmp	r1, #0
 8006dc2:	d0c5      	beq.n	8006d50 <__sflush_r+0x24>
 8006dc4:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006dc8:	4299      	cmp	r1, r3
 8006dca:	d002      	beq.n	8006dd2 <__sflush_r+0xa6>
 8006dcc:	4628      	mov	r0, r5
 8006dce:	f000 f937 	bl	8007040 <_free_r>
 8006dd2:	2000      	movs	r0, #0
 8006dd4:	6320      	str	r0, [r4, #48]	; 0x30
 8006dd6:	e7bc      	b.n	8006d52 <__sflush_r+0x26>
 8006dd8:	2301      	movs	r3, #1
 8006dda:	4628      	mov	r0, r5
 8006ddc:	47b0      	blx	r6
 8006dde:	1c41      	adds	r1, r0, #1
 8006de0:	d1c4      	bne.n	8006d6c <__sflush_r+0x40>
 8006de2:	682b      	ldr	r3, [r5, #0]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d0c1      	beq.n	8006d6c <__sflush_r+0x40>
 8006de8:	2b1d      	cmp	r3, #29
 8006dea:	d001      	beq.n	8006df0 <__sflush_r+0xc4>
 8006dec:	2b16      	cmp	r3, #22
 8006dee:	d101      	bne.n	8006df4 <__sflush_r+0xc8>
 8006df0:	602f      	str	r7, [r5, #0]
 8006df2:	e7ad      	b.n	8006d50 <__sflush_r+0x24>
 8006df4:	89a3      	ldrh	r3, [r4, #12]
 8006df6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dfa:	81a3      	strh	r3, [r4, #12]
 8006dfc:	e7a9      	b.n	8006d52 <__sflush_r+0x26>
 8006dfe:	690f      	ldr	r7, [r1, #16]
 8006e00:	2f00      	cmp	r7, #0
 8006e02:	d0a5      	beq.n	8006d50 <__sflush_r+0x24>
 8006e04:	079b      	lsls	r3, r3, #30
 8006e06:	bf18      	it	ne
 8006e08:	2300      	movne	r3, #0
 8006e0a:	680e      	ldr	r6, [r1, #0]
 8006e0c:	bf08      	it	eq
 8006e0e:	694b      	ldreq	r3, [r1, #20]
 8006e10:	eba6 0807 	sub.w	r8, r6, r7
 8006e14:	600f      	str	r7, [r1, #0]
 8006e16:	608b      	str	r3, [r1, #8]
 8006e18:	f1b8 0f00 	cmp.w	r8, #0
 8006e1c:	dd98      	ble.n	8006d50 <__sflush_r+0x24>
 8006e1e:	4643      	mov	r3, r8
 8006e20:	463a      	mov	r2, r7
 8006e22:	69e1      	ldr	r1, [r4, #28]
 8006e24:	4628      	mov	r0, r5
 8006e26:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006e28:	47b0      	blx	r6
 8006e2a:	2800      	cmp	r0, #0
 8006e2c:	dc06      	bgt.n	8006e3c <__sflush_r+0x110>
 8006e2e:	89a3      	ldrh	r3, [r4, #12]
 8006e30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e34:	81a3      	strh	r3, [r4, #12]
 8006e36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e3a:	e78a      	b.n	8006d52 <__sflush_r+0x26>
 8006e3c:	4407      	add	r7, r0
 8006e3e:	eba8 0800 	sub.w	r8, r8, r0
 8006e42:	e7e9      	b.n	8006e18 <__sflush_r+0xec>
 8006e44:	20400001 	.word	0x20400001

08006e48 <_fflush_r>:
 8006e48:	b538      	push	{r3, r4, r5, lr}
 8006e4a:	460c      	mov	r4, r1
 8006e4c:	4605      	mov	r5, r0
 8006e4e:	b118      	cbz	r0, 8006e58 <_fflush_r+0x10>
 8006e50:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006e52:	b90b      	cbnz	r3, 8006e58 <_fflush_r+0x10>
 8006e54:	f000 f864 	bl	8006f20 <__sinit>
 8006e58:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8006e5c:	b1b8      	cbz	r0, 8006e8e <_fflush_r+0x46>
 8006e5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e60:	07db      	lsls	r3, r3, #31
 8006e62:	d404      	bmi.n	8006e6e <_fflush_r+0x26>
 8006e64:	0581      	lsls	r1, r0, #22
 8006e66:	d402      	bmi.n	8006e6e <_fflush_r+0x26>
 8006e68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e6a:	f000 fb21 	bl	80074b0 <__retarget_lock_acquire_recursive>
 8006e6e:	4628      	mov	r0, r5
 8006e70:	4621      	mov	r1, r4
 8006e72:	f7ff ff5b 	bl	8006d2c <__sflush_r>
 8006e76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e78:	4605      	mov	r5, r0
 8006e7a:	07da      	lsls	r2, r3, #31
 8006e7c:	d405      	bmi.n	8006e8a <_fflush_r+0x42>
 8006e7e:	89a3      	ldrh	r3, [r4, #12]
 8006e80:	059b      	lsls	r3, r3, #22
 8006e82:	d402      	bmi.n	8006e8a <_fflush_r+0x42>
 8006e84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e86:	f000 fb14 	bl	80074b2 <__retarget_lock_release_recursive>
 8006e8a:	4628      	mov	r0, r5
 8006e8c:	bd38      	pop	{r3, r4, r5, pc}
 8006e8e:	4605      	mov	r5, r0
 8006e90:	e7fb      	b.n	8006e8a <_fflush_r+0x42>
	...

08006e94 <std>:
 8006e94:	2300      	movs	r3, #0
 8006e96:	b510      	push	{r4, lr}
 8006e98:	4604      	mov	r4, r0
 8006e9a:	e9c0 3300 	strd	r3, r3, [r0]
 8006e9e:	6083      	str	r3, [r0, #8]
 8006ea0:	8181      	strh	r1, [r0, #12]
 8006ea2:	6643      	str	r3, [r0, #100]	; 0x64
 8006ea4:	81c2      	strh	r2, [r0, #14]
 8006ea6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006eaa:	6183      	str	r3, [r0, #24]
 8006eac:	4619      	mov	r1, r3
 8006eae:	2208      	movs	r2, #8
 8006eb0:	305c      	adds	r0, #92	; 0x5c
 8006eb2:	f7fd fde5 	bl	8004a80 <memset>
 8006eb6:	4b07      	ldr	r3, [pc, #28]	; (8006ed4 <std+0x40>)
 8006eb8:	61e4      	str	r4, [r4, #28]
 8006eba:	6223      	str	r3, [r4, #32]
 8006ebc:	4b06      	ldr	r3, [pc, #24]	; (8006ed8 <std+0x44>)
 8006ebe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006ec2:	6263      	str	r3, [r4, #36]	; 0x24
 8006ec4:	4b05      	ldr	r3, [pc, #20]	; (8006edc <std+0x48>)
 8006ec6:	62a3      	str	r3, [r4, #40]	; 0x28
 8006ec8:	4b05      	ldr	r3, [pc, #20]	; (8006ee0 <std+0x4c>)
 8006eca:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006ecc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ed0:	f000 baec 	b.w	80074ac <__retarget_lock_init_recursive>
 8006ed4:	080083b5 	.word	0x080083b5
 8006ed8:	080083d7 	.word	0x080083d7
 8006edc:	0800840f 	.word	0x0800840f
 8006ee0:	08008433 	.word	0x08008433

08006ee4 <_cleanup_r>:
 8006ee4:	4901      	ldr	r1, [pc, #4]	; (8006eec <_cleanup_r+0x8>)
 8006ee6:	f000 bab5 	b.w	8007454 <_fwalk_reent>
 8006eea:	bf00      	nop
 8006eec:	0800863d 	.word	0x0800863d

08006ef0 <__sfp_lock_acquire>:
 8006ef0:	4801      	ldr	r0, [pc, #4]	; (8006ef8 <__sfp_lock_acquire+0x8>)
 8006ef2:	f000 badd 	b.w	80074b0 <__retarget_lock_acquire_recursive>
 8006ef6:	bf00      	nop
 8006ef8:	2000211c 	.word	0x2000211c

08006efc <__sfp_lock_release>:
 8006efc:	4801      	ldr	r0, [pc, #4]	; (8006f04 <__sfp_lock_release+0x8>)
 8006efe:	f000 bad8 	b.w	80074b2 <__retarget_lock_release_recursive>
 8006f02:	bf00      	nop
 8006f04:	2000211c 	.word	0x2000211c

08006f08 <__sinit_lock_acquire>:
 8006f08:	4801      	ldr	r0, [pc, #4]	; (8006f10 <__sinit_lock_acquire+0x8>)
 8006f0a:	f000 bad1 	b.w	80074b0 <__retarget_lock_acquire_recursive>
 8006f0e:	bf00      	nop
 8006f10:	20002117 	.word	0x20002117

08006f14 <__sinit_lock_release>:
 8006f14:	4801      	ldr	r0, [pc, #4]	; (8006f1c <__sinit_lock_release+0x8>)
 8006f16:	f000 bacc 	b.w	80074b2 <__retarget_lock_release_recursive>
 8006f1a:	bf00      	nop
 8006f1c:	20002117 	.word	0x20002117

08006f20 <__sinit>:
 8006f20:	b510      	push	{r4, lr}
 8006f22:	4604      	mov	r4, r0
 8006f24:	f7ff fff0 	bl	8006f08 <__sinit_lock_acquire>
 8006f28:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006f2a:	b11a      	cbz	r2, 8006f34 <__sinit+0x14>
 8006f2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f30:	f7ff bff0 	b.w	8006f14 <__sinit_lock_release>
 8006f34:	4b0d      	ldr	r3, [pc, #52]	; (8006f6c <__sinit+0x4c>)
 8006f36:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8006f3a:	63e3      	str	r3, [r4, #60]	; 0x3c
 8006f3c:	2303      	movs	r3, #3
 8006f3e:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8006f42:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8006f46:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8006f4a:	2104      	movs	r1, #4
 8006f4c:	6860      	ldr	r0, [r4, #4]
 8006f4e:	f7ff ffa1 	bl	8006e94 <std>
 8006f52:	2201      	movs	r2, #1
 8006f54:	2109      	movs	r1, #9
 8006f56:	68a0      	ldr	r0, [r4, #8]
 8006f58:	f7ff ff9c 	bl	8006e94 <std>
 8006f5c:	2202      	movs	r2, #2
 8006f5e:	2112      	movs	r1, #18
 8006f60:	68e0      	ldr	r0, [r4, #12]
 8006f62:	f7ff ff97 	bl	8006e94 <std>
 8006f66:	2301      	movs	r3, #1
 8006f68:	63a3      	str	r3, [r4, #56]	; 0x38
 8006f6a:	e7df      	b.n	8006f2c <__sinit+0xc>
 8006f6c:	08006ee5 	.word	0x08006ee5

08006f70 <__libc_fini_array>:
 8006f70:	b538      	push	{r3, r4, r5, lr}
 8006f72:	4d07      	ldr	r5, [pc, #28]	; (8006f90 <__libc_fini_array+0x20>)
 8006f74:	4c07      	ldr	r4, [pc, #28]	; (8006f94 <__libc_fini_array+0x24>)
 8006f76:	1b64      	subs	r4, r4, r5
 8006f78:	10a4      	asrs	r4, r4, #2
 8006f7a:	b91c      	cbnz	r4, 8006f84 <__libc_fini_array+0x14>
 8006f7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f80:	f001 be3e 	b.w	8008c00 <_fini>
 8006f84:	3c01      	subs	r4, #1
 8006f86:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006f8a:	4798      	blx	r3
 8006f8c:	e7f5      	b.n	8006f7a <__libc_fini_array+0xa>
 8006f8e:	bf00      	nop
 8006f90:	08008ee4 	.word	0x08008ee4
 8006f94:	08008ee8 	.word	0x08008ee8

08006f98 <_malloc_trim_r>:
 8006f98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f9c:	4605      	mov	r5, r0
 8006f9e:	2008      	movs	r0, #8
 8006fa0:	460c      	mov	r4, r1
 8006fa2:	f001 fa5f 	bl	8008464 <sysconf>
 8006fa6:	4680      	mov	r8, r0
 8006fa8:	4f22      	ldr	r7, [pc, #136]	; (8007034 <_malloc_trim_r+0x9c>)
 8006faa:	4628      	mov	r0, r5
 8006fac:	f000 fd56 	bl	8007a5c <__malloc_lock>
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	685e      	ldr	r6, [r3, #4]
 8006fb4:	f026 0603 	bic.w	r6, r6, #3
 8006fb8:	1b34      	subs	r4, r6, r4
 8006fba:	3c11      	subs	r4, #17
 8006fbc:	4444      	add	r4, r8
 8006fbe:	fbb4 f4f8 	udiv	r4, r4, r8
 8006fc2:	3c01      	subs	r4, #1
 8006fc4:	fb08 f404 	mul.w	r4, r8, r4
 8006fc8:	45a0      	cmp	r8, r4
 8006fca:	dd05      	ble.n	8006fd8 <_malloc_trim_r+0x40>
 8006fcc:	4628      	mov	r0, r5
 8006fce:	f000 fd4b 	bl	8007a68 <__malloc_unlock>
 8006fd2:	2000      	movs	r0, #0
 8006fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fd8:	2100      	movs	r1, #0
 8006fda:	4628      	mov	r0, r5
 8006fdc:	f001 f9da 	bl	8008394 <_sbrk_r>
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	4433      	add	r3, r6
 8006fe4:	4298      	cmp	r0, r3
 8006fe6:	d1f1      	bne.n	8006fcc <_malloc_trim_r+0x34>
 8006fe8:	4261      	negs	r1, r4
 8006fea:	4628      	mov	r0, r5
 8006fec:	f001 f9d2 	bl	8008394 <_sbrk_r>
 8006ff0:	3001      	adds	r0, #1
 8006ff2:	d110      	bne.n	8007016 <_malloc_trim_r+0x7e>
 8006ff4:	2100      	movs	r1, #0
 8006ff6:	4628      	mov	r0, r5
 8006ff8:	f001 f9cc 	bl	8008394 <_sbrk_r>
 8006ffc:	68ba      	ldr	r2, [r7, #8]
 8006ffe:	1a83      	subs	r3, r0, r2
 8007000:	2b0f      	cmp	r3, #15
 8007002:	dde3      	ble.n	8006fcc <_malloc_trim_r+0x34>
 8007004:	490c      	ldr	r1, [pc, #48]	; (8007038 <_malloc_trim_r+0xa0>)
 8007006:	f043 0301 	orr.w	r3, r3, #1
 800700a:	6809      	ldr	r1, [r1, #0]
 800700c:	6053      	str	r3, [r2, #4]
 800700e:	1a40      	subs	r0, r0, r1
 8007010:	490a      	ldr	r1, [pc, #40]	; (800703c <_malloc_trim_r+0xa4>)
 8007012:	6008      	str	r0, [r1, #0]
 8007014:	e7da      	b.n	8006fcc <_malloc_trim_r+0x34>
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	4a08      	ldr	r2, [pc, #32]	; (800703c <_malloc_trim_r+0xa4>)
 800701a:	1b36      	subs	r6, r6, r4
 800701c:	f046 0601 	orr.w	r6, r6, #1
 8007020:	605e      	str	r6, [r3, #4]
 8007022:	6813      	ldr	r3, [r2, #0]
 8007024:	4628      	mov	r0, r5
 8007026:	1b1c      	subs	r4, r3, r4
 8007028:	6014      	str	r4, [r2, #0]
 800702a:	f000 fd1d 	bl	8007a68 <__malloc_unlock>
 800702e:	2001      	movs	r0, #1
 8007030:	e7d0      	b.n	8006fd4 <_malloc_trim_r+0x3c>
 8007032:	bf00      	nop
 8007034:	200017cc 	.word	0x200017cc
 8007038:	20001bd4 	.word	0x20001bd4
 800703c:	20001d70 	.word	0x20001d70

08007040 <_free_r>:
 8007040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007044:	4604      	mov	r4, r0
 8007046:	4688      	mov	r8, r1
 8007048:	2900      	cmp	r1, #0
 800704a:	f000 80ab 	beq.w	80071a4 <_free_r+0x164>
 800704e:	f000 fd05 	bl	8007a5c <__malloc_lock>
 8007052:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8007056:	4d54      	ldr	r5, [pc, #336]	; (80071a8 <_free_r+0x168>)
 8007058:	f022 0001 	bic.w	r0, r2, #1
 800705c:	f1a8 0308 	sub.w	r3, r8, #8
 8007060:	181f      	adds	r7, r3, r0
 8007062:	68a9      	ldr	r1, [r5, #8]
 8007064:	687e      	ldr	r6, [r7, #4]
 8007066:	42b9      	cmp	r1, r7
 8007068:	f026 0603 	bic.w	r6, r6, #3
 800706c:	f002 0201 	and.w	r2, r2, #1
 8007070:	d11b      	bne.n	80070aa <_free_r+0x6a>
 8007072:	4430      	add	r0, r6
 8007074:	b93a      	cbnz	r2, 8007086 <_free_r+0x46>
 8007076:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800707a:	1a9b      	subs	r3, r3, r2
 800707c:	4410      	add	r0, r2
 800707e:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8007082:	60ca      	str	r2, [r1, #12]
 8007084:	6091      	str	r1, [r2, #8]
 8007086:	f040 0201 	orr.w	r2, r0, #1
 800708a:	605a      	str	r2, [r3, #4]
 800708c:	60ab      	str	r3, [r5, #8]
 800708e:	4b47      	ldr	r3, [pc, #284]	; (80071ac <_free_r+0x16c>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4283      	cmp	r3, r0
 8007094:	d804      	bhi.n	80070a0 <_free_r+0x60>
 8007096:	4b46      	ldr	r3, [pc, #280]	; (80071b0 <_free_r+0x170>)
 8007098:	4620      	mov	r0, r4
 800709a:	6819      	ldr	r1, [r3, #0]
 800709c:	f7ff ff7c 	bl	8006f98 <_malloc_trim_r>
 80070a0:	4620      	mov	r0, r4
 80070a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070a6:	f000 bcdf 	b.w	8007a68 <__malloc_unlock>
 80070aa:	607e      	str	r6, [r7, #4]
 80070ac:	2a00      	cmp	r2, #0
 80070ae:	d139      	bne.n	8007124 <_free_r+0xe4>
 80070b0:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80070b4:	f105 0c08 	add.w	ip, r5, #8
 80070b8:	1a5b      	subs	r3, r3, r1
 80070ba:	4408      	add	r0, r1
 80070bc:	6899      	ldr	r1, [r3, #8]
 80070be:	4561      	cmp	r1, ip
 80070c0:	d032      	beq.n	8007128 <_free_r+0xe8>
 80070c2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 80070c6:	f8c1 c00c 	str.w	ip, [r1, #12]
 80070ca:	f8cc 1008 	str.w	r1, [ip, #8]
 80070ce:	19b9      	adds	r1, r7, r6
 80070d0:	6849      	ldr	r1, [r1, #4]
 80070d2:	07c9      	lsls	r1, r1, #31
 80070d4:	d40a      	bmi.n	80070ec <_free_r+0xac>
 80070d6:	4430      	add	r0, r6
 80070d8:	68b9      	ldr	r1, [r7, #8]
 80070da:	bb3a      	cbnz	r2, 800712c <_free_r+0xec>
 80070dc:	4e35      	ldr	r6, [pc, #212]	; (80071b4 <_free_r+0x174>)
 80070de:	42b1      	cmp	r1, r6
 80070e0:	d124      	bne.n	800712c <_free_r+0xec>
 80070e2:	2201      	movs	r2, #1
 80070e4:	e9c5 3304 	strd	r3, r3, [r5, #16]
 80070e8:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80070ec:	f040 0101 	orr.w	r1, r0, #1
 80070f0:	6059      	str	r1, [r3, #4]
 80070f2:	5018      	str	r0, [r3, r0]
 80070f4:	2a00      	cmp	r2, #0
 80070f6:	d1d3      	bne.n	80070a0 <_free_r+0x60>
 80070f8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80070fc:	d21a      	bcs.n	8007134 <_free_r+0xf4>
 80070fe:	2201      	movs	r2, #1
 8007100:	08c0      	lsrs	r0, r0, #3
 8007102:	1081      	asrs	r1, r0, #2
 8007104:	408a      	lsls	r2, r1
 8007106:	6869      	ldr	r1, [r5, #4]
 8007108:	3001      	adds	r0, #1
 800710a:	430a      	orrs	r2, r1
 800710c:	606a      	str	r2, [r5, #4]
 800710e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8007112:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8007116:	3a08      	subs	r2, #8
 8007118:	e9c3 1202 	strd	r1, r2, [r3, #8]
 800711c:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8007120:	60cb      	str	r3, [r1, #12]
 8007122:	e7bd      	b.n	80070a0 <_free_r+0x60>
 8007124:	2200      	movs	r2, #0
 8007126:	e7d2      	b.n	80070ce <_free_r+0x8e>
 8007128:	2201      	movs	r2, #1
 800712a:	e7d0      	b.n	80070ce <_free_r+0x8e>
 800712c:	68fe      	ldr	r6, [r7, #12]
 800712e:	60ce      	str	r6, [r1, #12]
 8007130:	60b1      	str	r1, [r6, #8]
 8007132:	e7db      	b.n	80070ec <_free_r+0xac>
 8007134:	0a42      	lsrs	r2, r0, #9
 8007136:	2a04      	cmp	r2, #4
 8007138:	d813      	bhi.n	8007162 <_free_r+0x122>
 800713a:	0982      	lsrs	r2, r0, #6
 800713c:	3238      	adds	r2, #56	; 0x38
 800713e:	1c51      	adds	r1, r2, #1
 8007140:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8007144:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8007148:	428e      	cmp	r6, r1
 800714a:	d124      	bne.n	8007196 <_free_r+0x156>
 800714c:	2001      	movs	r0, #1
 800714e:	1092      	asrs	r2, r2, #2
 8007150:	fa00 f202 	lsl.w	r2, r0, r2
 8007154:	6868      	ldr	r0, [r5, #4]
 8007156:	4302      	orrs	r2, r0
 8007158:	606a      	str	r2, [r5, #4]
 800715a:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800715e:	60b3      	str	r3, [r6, #8]
 8007160:	e7de      	b.n	8007120 <_free_r+0xe0>
 8007162:	2a14      	cmp	r2, #20
 8007164:	d801      	bhi.n	800716a <_free_r+0x12a>
 8007166:	325b      	adds	r2, #91	; 0x5b
 8007168:	e7e9      	b.n	800713e <_free_r+0xfe>
 800716a:	2a54      	cmp	r2, #84	; 0x54
 800716c:	d802      	bhi.n	8007174 <_free_r+0x134>
 800716e:	0b02      	lsrs	r2, r0, #12
 8007170:	326e      	adds	r2, #110	; 0x6e
 8007172:	e7e4      	b.n	800713e <_free_r+0xfe>
 8007174:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007178:	d802      	bhi.n	8007180 <_free_r+0x140>
 800717a:	0bc2      	lsrs	r2, r0, #15
 800717c:	3277      	adds	r2, #119	; 0x77
 800717e:	e7de      	b.n	800713e <_free_r+0xfe>
 8007180:	f240 5154 	movw	r1, #1364	; 0x554
 8007184:	428a      	cmp	r2, r1
 8007186:	bf9a      	itte	ls
 8007188:	0c82      	lsrls	r2, r0, #18
 800718a:	327c      	addls	r2, #124	; 0x7c
 800718c:	227e      	movhi	r2, #126	; 0x7e
 800718e:	e7d6      	b.n	800713e <_free_r+0xfe>
 8007190:	6889      	ldr	r1, [r1, #8]
 8007192:	428e      	cmp	r6, r1
 8007194:	d004      	beq.n	80071a0 <_free_r+0x160>
 8007196:	684a      	ldr	r2, [r1, #4]
 8007198:	f022 0203 	bic.w	r2, r2, #3
 800719c:	4282      	cmp	r2, r0
 800719e:	d8f7      	bhi.n	8007190 <_free_r+0x150>
 80071a0:	68ce      	ldr	r6, [r1, #12]
 80071a2:	e7da      	b.n	800715a <_free_r+0x11a>
 80071a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071a8:	200017cc 	.word	0x200017cc
 80071ac:	20001bd8 	.word	0x20001bd8
 80071b0:	20001da0 	.word	0x20001da0
 80071b4:	200017d4 	.word	0x200017d4

080071b8 <__sfvwrite_r>:
 80071b8:	6893      	ldr	r3, [r2, #8]
 80071ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071be:	4680      	mov	r8, r0
 80071c0:	460c      	mov	r4, r1
 80071c2:	4691      	mov	r9, r2
 80071c4:	b91b      	cbnz	r3, 80071ce <__sfvwrite_r+0x16>
 80071c6:	2000      	movs	r0, #0
 80071c8:	b003      	add	sp, #12
 80071ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ce:	898b      	ldrh	r3, [r1, #12]
 80071d0:	0718      	lsls	r0, r3, #28
 80071d2:	d54f      	bpl.n	8007274 <__sfvwrite_r+0xbc>
 80071d4:	690b      	ldr	r3, [r1, #16]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d04c      	beq.n	8007274 <__sfvwrite_r+0xbc>
 80071da:	89a5      	ldrh	r5, [r4, #12]
 80071dc:	f8d9 6000 	ldr.w	r6, [r9]
 80071e0:	f015 0702 	ands.w	r7, r5, #2
 80071e4:	d169      	bne.n	80072ba <__sfvwrite_r+0x102>
 80071e6:	f015 0501 	ands.w	r5, r5, #1
 80071ea:	f000 809a 	beq.w	8007322 <__sfvwrite_r+0x16a>
 80071ee:	4638      	mov	r0, r7
 80071f0:	46ba      	mov	sl, r7
 80071f2:	46bb      	mov	fp, r7
 80071f4:	f1bb 0f00 	cmp.w	fp, #0
 80071f8:	f000 8103 	beq.w	8007402 <__sfvwrite_r+0x24a>
 80071fc:	b950      	cbnz	r0, 8007214 <__sfvwrite_r+0x5c>
 80071fe:	465a      	mov	r2, fp
 8007200:	210a      	movs	r1, #10
 8007202:	4650      	mov	r0, sl
 8007204:	f000 fbf8 	bl	80079f8 <memchr>
 8007208:	2800      	cmp	r0, #0
 800720a:	f000 80ff 	beq.w	800740c <__sfvwrite_r+0x254>
 800720e:	3001      	adds	r0, #1
 8007210:	eba0 070a 	sub.w	r7, r0, sl
 8007214:	6820      	ldr	r0, [r4, #0]
 8007216:	6921      	ldr	r1, [r4, #16]
 8007218:	455f      	cmp	r7, fp
 800721a:	463b      	mov	r3, r7
 800721c:	bf28      	it	cs
 800721e:	465b      	movcs	r3, fp
 8007220:	4288      	cmp	r0, r1
 8007222:	6962      	ldr	r2, [r4, #20]
 8007224:	f240 80f5 	bls.w	8007412 <__sfvwrite_r+0x25a>
 8007228:	68a5      	ldr	r5, [r4, #8]
 800722a:	4415      	add	r5, r2
 800722c:	42ab      	cmp	r3, r5
 800722e:	f340 80f0 	ble.w	8007412 <__sfvwrite_r+0x25a>
 8007232:	4651      	mov	r1, sl
 8007234:	462a      	mov	r2, r5
 8007236:	f000 fbf8 	bl	8007a2a <memmove>
 800723a:	6823      	ldr	r3, [r4, #0]
 800723c:	4621      	mov	r1, r4
 800723e:	442b      	add	r3, r5
 8007240:	6023      	str	r3, [r4, #0]
 8007242:	4640      	mov	r0, r8
 8007244:	f7ff fe00 	bl	8006e48 <_fflush_r>
 8007248:	2800      	cmp	r0, #0
 800724a:	d165      	bne.n	8007318 <__sfvwrite_r+0x160>
 800724c:	1b7f      	subs	r7, r7, r5
 800724e:	f040 80fa 	bne.w	8007446 <__sfvwrite_r+0x28e>
 8007252:	4621      	mov	r1, r4
 8007254:	4640      	mov	r0, r8
 8007256:	f7ff fdf7 	bl	8006e48 <_fflush_r>
 800725a:	2800      	cmp	r0, #0
 800725c:	d15c      	bne.n	8007318 <__sfvwrite_r+0x160>
 800725e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007262:	44aa      	add	sl, r5
 8007264:	ebab 0b05 	sub.w	fp, fp, r5
 8007268:	1b5d      	subs	r5, r3, r5
 800726a:	f8c9 5008 	str.w	r5, [r9, #8]
 800726e:	2d00      	cmp	r5, #0
 8007270:	d1c0      	bne.n	80071f4 <__sfvwrite_r+0x3c>
 8007272:	e7a8      	b.n	80071c6 <__sfvwrite_r+0xe>
 8007274:	4621      	mov	r1, r4
 8007276:	4640      	mov	r0, r8
 8007278:	f7fe fec0 	bl	8005ffc <__swsetup_r>
 800727c:	2800      	cmp	r0, #0
 800727e:	d0ac      	beq.n	80071da <__sfvwrite_r+0x22>
 8007280:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007284:	e7a0      	b.n	80071c8 <__sfvwrite_r+0x10>
 8007286:	e9d6 a700 	ldrd	sl, r7, [r6]
 800728a:	3608      	adds	r6, #8
 800728c:	2f00      	cmp	r7, #0
 800728e:	d0fa      	beq.n	8007286 <__sfvwrite_r+0xce>
 8007290:	455f      	cmp	r7, fp
 8007292:	463b      	mov	r3, r7
 8007294:	4652      	mov	r2, sl
 8007296:	bf28      	it	cs
 8007298:	465b      	movcs	r3, fp
 800729a:	69e1      	ldr	r1, [r4, #28]
 800729c:	4640      	mov	r0, r8
 800729e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80072a0:	47a8      	blx	r5
 80072a2:	2800      	cmp	r0, #0
 80072a4:	dd38      	ble.n	8007318 <__sfvwrite_r+0x160>
 80072a6:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80072aa:	4482      	add	sl, r0
 80072ac:	1a3f      	subs	r7, r7, r0
 80072ae:	1a18      	subs	r0, r3, r0
 80072b0:	f8c9 0008 	str.w	r0, [r9, #8]
 80072b4:	2800      	cmp	r0, #0
 80072b6:	d1e9      	bne.n	800728c <__sfvwrite_r+0xd4>
 80072b8:	e785      	b.n	80071c6 <__sfvwrite_r+0xe>
 80072ba:	f04f 0a00 	mov.w	sl, #0
 80072be:	f8df b190 	ldr.w	fp, [pc, #400]	; 8007450 <__sfvwrite_r+0x298>
 80072c2:	4657      	mov	r7, sl
 80072c4:	e7e2      	b.n	800728c <__sfvwrite_r+0xd4>
 80072c6:	e9d6 5a00 	ldrd	r5, sl, [r6]
 80072ca:	3608      	adds	r6, #8
 80072cc:	f1ba 0f00 	cmp.w	sl, #0
 80072d0:	d0f9      	beq.n	80072c6 <__sfvwrite_r+0x10e>
 80072d2:	89a2      	ldrh	r2, [r4, #12]
 80072d4:	68a3      	ldr	r3, [r4, #8]
 80072d6:	0591      	lsls	r1, r2, #22
 80072d8:	6820      	ldr	r0, [r4, #0]
 80072da:	d564      	bpl.n	80073a6 <__sfvwrite_r+0x1ee>
 80072dc:	4553      	cmp	r3, sl
 80072de:	d836      	bhi.n	800734e <__sfvwrite_r+0x196>
 80072e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80072e4:	d033      	beq.n	800734e <__sfvwrite_r+0x196>
 80072e6:	2302      	movs	r3, #2
 80072e8:	6967      	ldr	r7, [r4, #20]
 80072ea:	6921      	ldr	r1, [r4, #16]
 80072ec:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 80072f0:	fb97 f7f3 	sdiv	r7, r7, r3
 80072f4:	eba0 0b01 	sub.w	fp, r0, r1
 80072f8:	f10b 0301 	add.w	r3, fp, #1
 80072fc:	4453      	add	r3, sl
 80072fe:	429f      	cmp	r7, r3
 8007300:	bf38      	it	cc
 8007302:	461f      	movcc	r7, r3
 8007304:	0553      	lsls	r3, r2, #21
 8007306:	d53e      	bpl.n	8007386 <__sfvwrite_r+0x1ce>
 8007308:	4639      	mov	r1, r7
 800730a:	4640      	mov	r0, r8
 800730c:	f000 f93e 	bl	800758c <_malloc_r>
 8007310:	b948      	cbnz	r0, 8007326 <__sfvwrite_r+0x16e>
 8007312:	230c      	movs	r3, #12
 8007314:	f8c8 3000 	str.w	r3, [r8]
 8007318:	89a3      	ldrh	r3, [r4, #12]
 800731a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800731e:	81a3      	strh	r3, [r4, #12]
 8007320:	e7ae      	b.n	8007280 <__sfvwrite_r+0xc8>
 8007322:	46aa      	mov	sl, r5
 8007324:	e7d2      	b.n	80072cc <__sfvwrite_r+0x114>
 8007326:	465a      	mov	r2, fp
 8007328:	6921      	ldr	r1, [r4, #16]
 800732a:	9001      	str	r0, [sp, #4]
 800732c:	f000 fb72 	bl	8007a14 <memcpy>
 8007330:	89a2      	ldrh	r2, [r4, #12]
 8007332:	9b01      	ldr	r3, [sp, #4]
 8007334:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8007338:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800733c:	81a2      	strh	r2, [r4, #12]
 800733e:	6123      	str	r3, [r4, #16]
 8007340:	445b      	add	r3, fp
 8007342:	6023      	str	r3, [r4, #0]
 8007344:	4653      	mov	r3, sl
 8007346:	6167      	str	r7, [r4, #20]
 8007348:	eba7 070b 	sub.w	r7, r7, fp
 800734c:	60a7      	str	r7, [r4, #8]
 800734e:	4553      	cmp	r3, sl
 8007350:	bf28      	it	cs
 8007352:	4653      	movcs	r3, sl
 8007354:	4657      	mov	r7, sl
 8007356:	461a      	mov	r2, r3
 8007358:	4629      	mov	r1, r5
 800735a:	6820      	ldr	r0, [r4, #0]
 800735c:	9301      	str	r3, [sp, #4]
 800735e:	f000 fb64 	bl	8007a2a <memmove>
 8007362:	68a2      	ldr	r2, [r4, #8]
 8007364:	9b01      	ldr	r3, [sp, #4]
 8007366:	1ad2      	subs	r2, r2, r3
 8007368:	60a2      	str	r2, [r4, #8]
 800736a:	6822      	ldr	r2, [r4, #0]
 800736c:	4413      	add	r3, r2
 800736e:	6023      	str	r3, [r4, #0]
 8007370:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007374:	443d      	add	r5, r7
 8007376:	ebaa 0a07 	sub.w	sl, sl, r7
 800737a:	1bdf      	subs	r7, r3, r7
 800737c:	f8c9 7008 	str.w	r7, [r9, #8]
 8007380:	2f00      	cmp	r7, #0
 8007382:	d1a3      	bne.n	80072cc <__sfvwrite_r+0x114>
 8007384:	e71f      	b.n	80071c6 <__sfvwrite_r+0xe>
 8007386:	463a      	mov	r2, r7
 8007388:	4640      	mov	r0, r8
 800738a:	f000 fe25 	bl	8007fd8 <_realloc_r>
 800738e:	4603      	mov	r3, r0
 8007390:	2800      	cmp	r0, #0
 8007392:	d1d4      	bne.n	800733e <__sfvwrite_r+0x186>
 8007394:	6921      	ldr	r1, [r4, #16]
 8007396:	4640      	mov	r0, r8
 8007398:	f7ff fe52 	bl	8007040 <_free_r>
 800739c:	89a3      	ldrh	r3, [r4, #12]
 800739e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80073a2:	81a3      	strh	r3, [r4, #12]
 80073a4:	e7b5      	b.n	8007312 <__sfvwrite_r+0x15a>
 80073a6:	6922      	ldr	r2, [r4, #16]
 80073a8:	4282      	cmp	r2, r0
 80073aa:	d302      	bcc.n	80073b2 <__sfvwrite_r+0x1fa>
 80073ac:	6962      	ldr	r2, [r4, #20]
 80073ae:	4552      	cmp	r2, sl
 80073b0:	d916      	bls.n	80073e0 <__sfvwrite_r+0x228>
 80073b2:	4553      	cmp	r3, sl
 80073b4:	bf28      	it	cs
 80073b6:	4653      	movcs	r3, sl
 80073b8:	461f      	mov	r7, r3
 80073ba:	461a      	mov	r2, r3
 80073bc:	4629      	mov	r1, r5
 80073be:	f000 fb34 	bl	8007a2a <memmove>
 80073c2:	68a3      	ldr	r3, [r4, #8]
 80073c4:	6822      	ldr	r2, [r4, #0]
 80073c6:	1bdb      	subs	r3, r3, r7
 80073c8:	443a      	add	r2, r7
 80073ca:	60a3      	str	r3, [r4, #8]
 80073cc:	6022      	str	r2, [r4, #0]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1ce      	bne.n	8007370 <__sfvwrite_r+0x1b8>
 80073d2:	4621      	mov	r1, r4
 80073d4:	4640      	mov	r0, r8
 80073d6:	f7ff fd37 	bl	8006e48 <_fflush_r>
 80073da:	2800      	cmp	r0, #0
 80073dc:	d0c8      	beq.n	8007370 <__sfvwrite_r+0x1b8>
 80073de:	e79b      	b.n	8007318 <__sfvwrite_r+0x160>
 80073e0:	4b1a      	ldr	r3, [pc, #104]	; (800744c <__sfvwrite_r+0x294>)
 80073e2:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80073e4:	459a      	cmp	sl, r3
 80073e6:	bf94      	ite	ls
 80073e8:	4653      	movls	r3, sl
 80073ea:	f06f 4300 	mvnhi.w	r3, #2147483648	; 0x80000000
 80073ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80073f2:	69e1      	ldr	r1, [r4, #28]
 80073f4:	4353      	muls	r3, r2
 80073f6:	4640      	mov	r0, r8
 80073f8:	462a      	mov	r2, r5
 80073fa:	47b8      	blx	r7
 80073fc:	1e07      	subs	r7, r0, #0
 80073fe:	dcb7      	bgt.n	8007370 <__sfvwrite_r+0x1b8>
 8007400:	e78a      	b.n	8007318 <__sfvwrite_r+0x160>
 8007402:	e9d6 ab00 	ldrd	sl, fp, [r6]
 8007406:	2000      	movs	r0, #0
 8007408:	3608      	adds	r6, #8
 800740a:	e6f3      	b.n	80071f4 <__sfvwrite_r+0x3c>
 800740c:	f10b 0701 	add.w	r7, fp, #1
 8007410:	e700      	b.n	8007214 <__sfvwrite_r+0x5c>
 8007412:	429a      	cmp	r2, r3
 8007414:	dc09      	bgt.n	800742a <__sfvwrite_r+0x272>
 8007416:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007418:	4613      	mov	r3, r2
 800741a:	69e1      	ldr	r1, [r4, #28]
 800741c:	4652      	mov	r2, sl
 800741e:	4640      	mov	r0, r8
 8007420:	47a8      	blx	r5
 8007422:	1e05      	subs	r5, r0, #0
 8007424:	f73f af12 	bgt.w	800724c <__sfvwrite_r+0x94>
 8007428:	e776      	b.n	8007318 <__sfvwrite_r+0x160>
 800742a:	461a      	mov	r2, r3
 800742c:	4651      	mov	r1, sl
 800742e:	9301      	str	r3, [sp, #4]
 8007430:	f000 fafb 	bl	8007a2a <memmove>
 8007434:	9b01      	ldr	r3, [sp, #4]
 8007436:	68a2      	ldr	r2, [r4, #8]
 8007438:	461d      	mov	r5, r3
 800743a:	1ad2      	subs	r2, r2, r3
 800743c:	60a2      	str	r2, [r4, #8]
 800743e:	6822      	ldr	r2, [r4, #0]
 8007440:	441a      	add	r2, r3
 8007442:	6022      	str	r2, [r4, #0]
 8007444:	e702      	b.n	800724c <__sfvwrite_r+0x94>
 8007446:	2001      	movs	r0, #1
 8007448:	e709      	b.n	800725e <__sfvwrite_r+0xa6>
 800744a:	bf00      	nop
 800744c:	7ffffffe 	.word	0x7ffffffe
 8007450:	7ffffc00 	.word	0x7ffffc00

08007454 <_fwalk_reent>:
 8007454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007458:	4680      	mov	r8, r0
 800745a:	4689      	mov	r9, r1
 800745c:	2600      	movs	r6, #0
 800745e:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8007462:	b914      	cbnz	r4, 800746a <_fwalk_reent+0x16>
 8007464:	4630      	mov	r0, r6
 8007466:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800746a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800746e:	3f01      	subs	r7, #1
 8007470:	d501      	bpl.n	8007476 <_fwalk_reent+0x22>
 8007472:	6824      	ldr	r4, [r4, #0]
 8007474:	e7f5      	b.n	8007462 <_fwalk_reent+0xe>
 8007476:	89ab      	ldrh	r3, [r5, #12]
 8007478:	2b01      	cmp	r3, #1
 800747a:	d907      	bls.n	800748c <_fwalk_reent+0x38>
 800747c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007480:	3301      	adds	r3, #1
 8007482:	d003      	beq.n	800748c <_fwalk_reent+0x38>
 8007484:	4629      	mov	r1, r5
 8007486:	4640      	mov	r0, r8
 8007488:	47c8      	blx	r9
 800748a:	4306      	orrs	r6, r0
 800748c:	3568      	adds	r5, #104	; 0x68
 800748e:	e7ee      	b.n	800746e <_fwalk_reent+0x1a>

08007490 <_localeconv_r>:
 8007490:	4b04      	ldr	r3, [pc, #16]	; (80074a4 <_localeconv_r+0x14>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007496:	4b04      	ldr	r3, [pc, #16]	; (80074a8 <_localeconv_r+0x18>)
 8007498:	2800      	cmp	r0, #0
 800749a:	bf08      	it	eq
 800749c:	4618      	moveq	r0, r3
 800749e:	30f0      	adds	r0, #240	; 0xf0
 80074a0:	4770      	bx	lr
 80074a2:	bf00      	nop
 80074a4:	20001398 	.word	0x20001398
 80074a8:	20001bdc 	.word	0x20001bdc

080074ac <__retarget_lock_init_recursive>:
 80074ac:	4770      	bx	lr

080074ae <__retarget_lock_close_recursive>:
 80074ae:	4770      	bx	lr

080074b0 <__retarget_lock_acquire_recursive>:
 80074b0:	4770      	bx	lr

080074b2 <__retarget_lock_release_recursive>:
 80074b2:	4770      	bx	lr

080074b4 <__swhatbuf_r>:
 80074b4:	b570      	push	{r4, r5, r6, lr}
 80074b6:	460e      	mov	r6, r1
 80074b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074bc:	b096      	sub	sp, #88	; 0x58
 80074be:	2900      	cmp	r1, #0
 80074c0:	4614      	mov	r4, r2
 80074c2:	461d      	mov	r5, r3
 80074c4:	da09      	bge.n	80074da <__swhatbuf_r+0x26>
 80074c6:	2200      	movs	r2, #0
 80074c8:	89b3      	ldrh	r3, [r6, #12]
 80074ca:	602a      	str	r2, [r5, #0]
 80074cc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80074d0:	d116      	bne.n	8007500 <__swhatbuf_r+0x4c>
 80074d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074d6:	6023      	str	r3, [r4, #0]
 80074d8:	e015      	b.n	8007506 <__swhatbuf_r+0x52>
 80074da:	466a      	mov	r2, sp
 80074dc:	f001 f970 	bl	80087c0 <_fstat_r>
 80074e0:	2800      	cmp	r0, #0
 80074e2:	dbf0      	blt.n	80074c6 <__swhatbuf_r+0x12>
 80074e4:	9a01      	ldr	r2, [sp, #4]
 80074e6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80074ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80074ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80074f2:	425a      	negs	r2, r3
 80074f4:	415a      	adcs	r2, r3
 80074f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074fa:	602a      	str	r2, [r5, #0]
 80074fc:	6023      	str	r3, [r4, #0]
 80074fe:	e002      	b.n	8007506 <__swhatbuf_r+0x52>
 8007500:	2340      	movs	r3, #64	; 0x40
 8007502:	4610      	mov	r0, r2
 8007504:	6023      	str	r3, [r4, #0]
 8007506:	b016      	add	sp, #88	; 0x58
 8007508:	bd70      	pop	{r4, r5, r6, pc}
	...

0800750c <__smakebuf_r>:
 800750c:	898b      	ldrh	r3, [r1, #12]
 800750e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007510:	079d      	lsls	r5, r3, #30
 8007512:	4606      	mov	r6, r0
 8007514:	460c      	mov	r4, r1
 8007516:	d507      	bpl.n	8007528 <__smakebuf_r+0x1c>
 8007518:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800751c:	6023      	str	r3, [r4, #0]
 800751e:	6123      	str	r3, [r4, #16]
 8007520:	2301      	movs	r3, #1
 8007522:	6163      	str	r3, [r4, #20]
 8007524:	b002      	add	sp, #8
 8007526:	bd70      	pop	{r4, r5, r6, pc}
 8007528:	ab01      	add	r3, sp, #4
 800752a:	466a      	mov	r2, sp
 800752c:	f7ff ffc2 	bl	80074b4 <__swhatbuf_r>
 8007530:	9900      	ldr	r1, [sp, #0]
 8007532:	4605      	mov	r5, r0
 8007534:	4630      	mov	r0, r6
 8007536:	f000 f829 	bl	800758c <_malloc_r>
 800753a:	b948      	cbnz	r0, 8007550 <__smakebuf_r+0x44>
 800753c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007540:	059a      	lsls	r2, r3, #22
 8007542:	d4ef      	bmi.n	8007524 <__smakebuf_r+0x18>
 8007544:	f023 0303 	bic.w	r3, r3, #3
 8007548:	f043 0302 	orr.w	r3, r3, #2
 800754c:	81a3      	strh	r3, [r4, #12]
 800754e:	e7e3      	b.n	8007518 <__smakebuf_r+0xc>
 8007550:	4b0d      	ldr	r3, [pc, #52]	; (8007588 <__smakebuf_r+0x7c>)
 8007552:	63f3      	str	r3, [r6, #60]	; 0x3c
 8007554:	89a3      	ldrh	r3, [r4, #12]
 8007556:	6020      	str	r0, [r4, #0]
 8007558:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800755c:	81a3      	strh	r3, [r4, #12]
 800755e:	9b00      	ldr	r3, [sp, #0]
 8007560:	6120      	str	r0, [r4, #16]
 8007562:	6163      	str	r3, [r4, #20]
 8007564:	9b01      	ldr	r3, [sp, #4]
 8007566:	b15b      	cbz	r3, 8007580 <__smakebuf_r+0x74>
 8007568:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800756c:	4630      	mov	r0, r6
 800756e:	f001 f939 	bl	80087e4 <_isatty_r>
 8007572:	b128      	cbz	r0, 8007580 <__smakebuf_r+0x74>
 8007574:	89a3      	ldrh	r3, [r4, #12]
 8007576:	f023 0303 	bic.w	r3, r3, #3
 800757a:	f043 0301 	orr.w	r3, r3, #1
 800757e:	81a3      	strh	r3, [r4, #12]
 8007580:	89a3      	ldrh	r3, [r4, #12]
 8007582:	431d      	orrs	r5, r3
 8007584:	81a5      	strh	r5, [r4, #12]
 8007586:	e7cd      	b.n	8007524 <__smakebuf_r+0x18>
 8007588:	08006ee5 	.word	0x08006ee5

0800758c <_malloc_r>:
 800758c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007590:	f101 050b 	add.w	r5, r1, #11
 8007594:	2d16      	cmp	r5, #22
 8007596:	4606      	mov	r6, r0
 8007598:	d906      	bls.n	80075a8 <_malloc_r+0x1c>
 800759a:	f035 0507 	bics.w	r5, r5, #7
 800759e:	d504      	bpl.n	80075aa <_malloc_r+0x1e>
 80075a0:	230c      	movs	r3, #12
 80075a2:	6033      	str	r3, [r6, #0]
 80075a4:	2400      	movs	r4, #0
 80075a6:	e1a8      	b.n	80078fa <_malloc_r+0x36e>
 80075a8:	2510      	movs	r5, #16
 80075aa:	428d      	cmp	r5, r1
 80075ac:	d3f8      	bcc.n	80075a0 <_malloc_r+0x14>
 80075ae:	4630      	mov	r0, r6
 80075b0:	f000 fa54 	bl	8007a5c <__malloc_lock>
 80075b4:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 80075b8:	4fc0      	ldr	r7, [pc, #768]	; (80078bc <_malloc_r+0x330>)
 80075ba:	d238      	bcs.n	800762e <_malloc_r+0xa2>
 80075bc:	f105 0208 	add.w	r2, r5, #8
 80075c0:	443a      	add	r2, r7
 80075c2:	6854      	ldr	r4, [r2, #4]
 80075c4:	f1a2 0108 	sub.w	r1, r2, #8
 80075c8:	428c      	cmp	r4, r1
 80075ca:	ea4f 03d5 	mov.w	r3, r5, lsr #3
 80075ce:	d102      	bne.n	80075d6 <_malloc_r+0x4a>
 80075d0:	68d4      	ldr	r4, [r2, #12]
 80075d2:	42a2      	cmp	r2, r4
 80075d4:	d010      	beq.n	80075f8 <_malloc_r+0x6c>
 80075d6:	6863      	ldr	r3, [r4, #4]
 80075d8:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80075dc:	f023 0303 	bic.w	r3, r3, #3
 80075e0:	60ca      	str	r2, [r1, #12]
 80075e2:	4423      	add	r3, r4
 80075e4:	6091      	str	r1, [r2, #8]
 80075e6:	685a      	ldr	r2, [r3, #4]
 80075e8:	f042 0201 	orr.w	r2, r2, #1
 80075ec:	605a      	str	r2, [r3, #4]
 80075ee:	4630      	mov	r0, r6
 80075f0:	f000 fa3a 	bl	8007a68 <__malloc_unlock>
 80075f4:	3408      	adds	r4, #8
 80075f6:	e180      	b.n	80078fa <_malloc_r+0x36e>
 80075f8:	3302      	adds	r3, #2
 80075fa:	4ab1      	ldr	r2, [pc, #708]	; (80078c0 <_malloc_r+0x334>)
 80075fc:	693c      	ldr	r4, [r7, #16]
 80075fe:	4611      	mov	r1, r2
 8007600:	4294      	cmp	r4, r2
 8007602:	d075      	beq.n	80076f0 <_malloc_r+0x164>
 8007604:	6860      	ldr	r0, [r4, #4]
 8007606:	f020 0c03 	bic.w	ip, r0, #3
 800760a:	ebac 0005 	sub.w	r0, ip, r5
 800760e:	280f      	cmp	r0, #15
 8007610:	dd48      	ble.n	80076a4 <_malloc_r+0x118>
 8007612:	1963      	adds	r3, r4, r5
 8007614:	f045 0501 	orr.w	r5, r5, #1
 8007618:	6065      	str	r5, [r4, #4]
 800761a:	e9c7 3304 	strd	r3, r3, [r7, #16]
 800761e:	e9c3 2202 	strd	r2, r2, [r3, #8]
 8007622:	f040 0201 	orr.w	r2, r0, #1
 8007626:	605a      	str	r2, [r3, #4]
 8007628:	f844 000c 	str.w	r0, [r4, ip]
 800762c:	e7df      	b.n	80075ee <_malloc_r+0x62>
 800762e:	0a6b      	lsrs	r3, r5, #9
 8007630:	d02a      	beq.n	8007688 <_malloc_r+0xfc>
 8007632:	2b04      	cmp	r3, #4
 8007634:	d812      	bhi.n	800765c <_malloc_r+0xd0>
 8007636:	09ab      	lsrs	r3, r5, #6
 8007638:	3338      	adds	r3, #56	; 0x38
 800763a:	1c5a      	adds	r2, r3, #1
 800763c:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8007640:	6854      	ldr	r4, [r2, #4]
 8007642:	f1a2 0c08 	sub.w	ip, r2, #8
 8007646:	4564      	cmp	r4, ip
 8007648:	d006      	beq.n	8007658 <_malloc_r+0xcc>
 800764a:	6862      	ldr	r2, [r4, #4]
 800764c:	f022 0203 	bic.w	r2, r2, #3
 8007650:	1b50      	subs	r0, r2, r5
 8007652:	280f      	cmp	r0, #15
 8007654:	dd1c      	ble.n	8007690 <_malloc_r+0x104>
 8007656:	3b01      	subs	r3, #1
 8007658:	3301      	adds	r3, #1
 800765a:	e7ce      	b.n	80075fa <_malloc_r+0x6e>
 800765c:	2b14      	cmp	r3, #20
 800765e:	d801      	bhi.n	8007664 <_malloc_r+0xd8>
 8007660:	335b      	adds	r3, #91	; 0x5b
 8007662:	e7ea      	b.n	800763a <_malloc_r+0xae>
 8007664:	2b54      	cmp	r3, #84	; 0x54
 8007666:	d802      	bhi.n	800766e <_malloc_r+0xe2>
 8007668:	0b2b      	lsrs	r3, r5, #12
 800766a:	336e      	adds	r3, #110	; 0x6e
 800766c:	e7e5      	b.n	800763a <_malloc_r+0xae>
 800766e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8007672:	d802      	bhi.n	800767a <_malloc_r+0xee>
 8007674:	0beb      	lsrs	r3, r5, #15
 8007676:	3377      	adds	r3, #119	; 0x77
 8007678:	e7df      	b.n	800763a <_malloc_r+0xae>
 800767a:	f240 5254 	movw	r2, #1364	; 0x554
 800767e:	4293      	cmp	r3, r2
 8007680:	d804      	bhi.n	800768c <_malloc_r+0x100>
 8007682:	0cab      	lsrs	r3, r5, #18
 8007684:	337c      	adds	r3, #124	; 0x7c
 8007686:	e7d8      	b.n	800763a <_malloc_r+0xae>
 8007688:	233f      	movs	r3, #63	; 0x3f
 800768a:	e7d6      	b.n	800763a <_malloc_r+0xae>
 800768c:	237e      	movs	r3, #126	; 0x7e
 800768e:	e7d4      	b.n	800763a <_malloc_r+0xae>
 8007690:	2800      	cmp	r0, #0
 8007692:	68e1      	ldr	r1, [r4, #12]
 8007694:	db04      	blt.n	80076a0 <_malloc_r+0x114>
 8007696:	68a3      	ldr	r3, [r4, #8]
 8007698:	60d9      	str	r1, [r3, #12]
 800769a:	608b      	str	r3, [r1, #8]
 800769c:	18a3      	adds	r3, r4, r2
 800769e:	e7a2      	b.n	80075e6 <_malloc_r+0x5a>
 80076a0:	460c      	mov	r4, r1
 80076a2:	e7d0      	b.n	8007646 <_malloc_r+0xba>
 80076a4:	2800      	cmp	r0, #0
 80076a6:	e9c7 2204 	strd	r2, r2, [r7, #16]
 80076aa:	db07      	blt.n	80076bc <_malloc_r+0x130>
 80076ac:	44a4      	add	ip, r4
 80076ae:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80076b2:	f043 0301 	orr.w	r3, r3, #1
 80076b6:	f8cc 3004 	str.w	r3, [ip, #4]
 80076ba:	e798      	b.n	80075ee <_malloc_r+0x62>
 80076bc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80076c0:	6878      	ldr	r0, [r7, #4]
 80076c2:	f080 8099 	bcs.w	80077f8 <_malloc_r+0x26c>
 80076c6:	2201      	movs	r2, #1
 80076c8:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 80076cc:	ea4f 0eac 	mov.w	lr, ip, asr #2
 80076d0:	fa02 f20e 	lsl.w	r2, r2, lr
 80076d4:	4310      	orrs	r0, r2
 80076d6:	f10c 0c01 	add.w	ip, ip, #1
 80076da:	6078      	str	r0, [r7, #4]
 80076dc:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 80076e0:	f857 003c 	ldr.w	r0, [r7, ip, lsl #3]
 80076e4:	3a08      	subs	r2, #8
 80076e6:	e9c4 0202 	strd	r0, r2, [r4, #8]
 80076ea:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
 80076ee:	60c4      	str	r4, [r0, #12]
 80076f0:	2001      	movs	r0, #1
 80076f2:	109a      	asrs	r2, r3, #2
 80076f4:	fa00 f202 	lsl.w	r2, r0, r2
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	4290      	cmp	r0, r2
 80076fc:	d326      	bcc.n	800774c <_malloc_r+0x1c0>
 80076fe:	4210      	tst	r0, r2
 8007700:	d106      	bne.n	8007710 <_malloc_r+0x184>
 8007702:	f023 0303 	bic.w	r3, r3, #3
 8007706:	0052      	lsls	r2, r2, #1
 8007708:	4210      	tst	r0, r2
 800770a:	f103 0304 	add.w	r3, r3, #4
 800770e:	d0fa      	beq.n	8007706 <_malloc_r+0x17a>
 8007710:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
 8007714:	46e1      	mov	r9, ip
 8007716:	4698      	mov	r8, r3
 8007718:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800771c:	454c      	cmp	r4, r9
 800771e:	f040 80af 	bne.w	8007880 <_malloc_r+0x2f4>
 8007722:	f108 0801 	add.w	r8, r8, #1
 8007726:	f018 0f03 	tst.w	r8, #3
 800772a:	f109 0908 	add.w	r9, r9, #8
 800772e:	d1f3      	bne.n	8007718 <_malloc_r+0x18c>
 8007730:	0798      	lsls	r0, r3, #30
 8007732:	f040 80e8 	bne.w	8007906 <_malloc_r+0x37a>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	ea23 0302 	bic.w	r3, r3, r2
 800773c:	607b      	str	r3, [r7, #4]
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	0052      	lsls	r2, r2, #1
 8007742:	4290      	cmp	r0, r2
 8007744:	d302      	bcc.n	800774c <_malloc_r+0x1c0>
 8007746:	2a00      	cmp	r2, #0
 8007748:	f040 80eb 	bne.w	8007922 <_malloc_r+0x396>
 800774c:	f8d7 a008 	ldr.w	sl, [r7, #8]
 8007750:	f8da 4004 	ldr.w	r4, [sl, #4]
 8007754:	f024 0203 	bic.w	r2, r4, #3
 8007758:	42aa      	cmp	r2, r5
 800775a:	d303      	bcc.n	8007764 <_malloc_r+0x1d8>
 800775c:	1b53      	subs	r3, r2, r5
 800775e:	2b0f      	cmp	r3, #15
 8007760:	f300 813f 	bgt.w	80079e2 <_malloc_r+0x456>
 8007764:	4b57      	ldr	r3, [pc, #348]	; (80078c4 <_malloc_r+0x338>)
 8007766:	2008      	movs	r0, #8
 8007768:	681c      	ldr	r4, [r3, #0]
 800776a:	9200      	str	r2, [sp, #0]
 800776c:	f000 fe7a 	bl	8008464 <sysconf>
 8007770:	4b55      	ldr	r3, [pc, #340]	; (80078c8 <_malloc_r+0x33c>)
 8007772:	3410      	adds	r4, #16
 8007774:	6819      	ldr	r1, [r3, #0]
 8007776:	442c      	add	r4, r5
 8007778:	3101      	adds	r1, #1
 800777a:	bf1f      	itttt	ne
 800777c:	f104 34ff 	addne.w	r4, r4, #4294967295	; 0xffffffff
 8007780:	1824      	addne	r4, r4, r0
 8007782:	4241      	negne	r1, r0
 8007784:	400c      	andne	r4, r1
 8007786:	9a00      	ldr	r2, [sp, #0]
 8007788:	4680      	mov	r8, r0
 800778a:	4621      	mov	r1, r4
 800778c:	4630      	mov	r0, r6
 800778e:	e9cd 2300 	strd	r2, r3, [sp]
 8007792:	f000 fdff 	bl	8008394 <_sbrk_r>
 8007796:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800779a:	4683      	mov	fp, r0
 800779c:	f000 80fa 	beq.w	8007994 <_malloc_r+0x408>
 80077a0:	9a00      	ldr	r2, [sp, #0]
 80077a2:	9b01      	ldr	r3, [sp, #4]
 80077a4:	eb0a 0102 	add.w	r1, sl, r2
 80077a8:	4281      	cmp	r1, r0
 80077aa:	d902      	bls.n	80077b2 <_malloc_r+0x226>
 80077ac:	45ba      	cmp	sl, r7
 80077ae:	f040 80f1 	bne.w	8007994 <_malloc_r+0x408>
 80077b2:	f8df 9120 	ldr.w	r9, [pc, #288]	; 80078d4 <_malloc_r+0x348>
 80077b6:	4559      	cmp	r1, fp
 80077b8:	f8d9 0000 	ldr.w	r0, [r9]
 80077bc:	f108 3cff 	add.w	ip, r8, #4294967295	; 0xffffffff
 80077c0:	eb00 0e04 	add.w	lr, r0, r4
 80077c4:	f8c9 e000 	str.w	lr, [r9]
 80077c8:	f040 80ad 	bne.w	8007926 <_malloc_r+0x39a>
 80077cc:	ea11 0f0c 	tst.w	r1, ip
 80077d0:	f040 80a9 	bne.w	8007926 <_malloc_r+0x39a>
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	4414      	add	r4, r2
 80077d8:	f044 0401 	orr.w	r4, r4, #1
 80077dc:	605c      	str	r4, [r3, #4]
 80077de:	4a3b      	ldr	r2, [pc, #236]	; (80078cc <_malloc_r+0x340>)
 80077e0:	f8d9 3000 	ldr.w	r3, [r9]
 80077e4:	6811      	ldr	r1, [r2, #0]
 80077e6:	428b      	cmp	r3, r1
 80077e8:	bf88      	it	hi
 80077ea:	6013      	strhi	r3, [r2, #0]
 80077ec:	4a38      	ldr	r2, [pc, #224]	; (80078d0 <_malloc_r+0x344>)
 80077ee:	6811      	ldr	r1, [r2, #0]
 80077f0:	428b      	cmp	r3, r1
 80077f2:	bf88      	it	hi
 80077f4:	6013      	strhi	r3, [r2, #0]
 80077f6:	e0cd      	b.n	8007994 <_malloc_r+0x408>
 80077f8:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80077fc:	2a04      	cmp	r2, #4
 80077fe:	d818      	bhi.n	8007832 <_malloc_r+0x2a6>
 8007800:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8007804:	3238      	adds	r2, #56	; 0x38
 8007806:	f102 0e01 	add.w	lr, r2, #1
 800780a:	f857 e03e 	ldr.w	lr, [r7, lr, lsl #3]
 800780e:	eb07 08c2 	add.w	r8, r7, r2, lsl #3
 8007812:	45f0      	cmp	r8, lr
 8007814:	d12b      	bne.n	800786e <_malloc_r+0x2e2>
 8007816:	f04f 0c01 	mov.w	ip, #1
 800781a:	1092      	asrs	r2, r2, #2
 800781c:	fa0c f202 	lsl.w	r2, ip, r2
 8007820:	4310      	orrs	r0, r2
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8007828:	f8c8 4008 	str.w	r4, [r8, #8]
 800782c:	f8ce 400c 	str.w	r4, [lr, #12]
 8007830:	e75e      	b.n	80076f0 <_malloc_r+0x164>
 8007832:	2a14      	cmp	r2, #20
 8007834:	d801      	bhi.n	800783a <_malloc_r+0x2ae>
 8007836:	325b      	adds	r2, #91	; 0x5b
 8007838:	e7e5      	b.n	8007806 <_malloc_r+0x27a>
 800783a:	2a54      	cmp	r2, #84	; 0x54
 800783c:	d803      	bhi.n	8007846 <_malloc_r+0x2ba>
 800783e:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8007842:	326e      	adds	r2, #110	; 0x6e
 8007844:	e7df      	b.n	8007806 <_malloc_r+0x27a>
 8007846:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800784a:	d803      	bhi.n	8007854 <_malloc_r+0x2c8>
 800784c:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8007850:	3277      	adds	r2, #119	; 0x77
 8007852:	e7d8      	b.n	8007806 <_malloc_r+0x27a>
 8007854:	f240 5e54 	movw	lr, #1364	; 0x554
 8007858:	4572      	cmp	r2, lr
 800785a:	bf9a      	itte	ls
 800785c:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8007860:	327c      	addls	r2, #124	; 0x7c
 8007862:	227e      	movhi	r2, #126	; 0x7e
 8007864:	e7cf      	b.n	8007806 <_malloc_r+0x27a>
 8007866:	f8de e008 	ldr.w	lr, [lr, #8]
 800786a:	45f0      	cmp	r8, lr
 800786c:	d005      	beq.n	800787a <_malloc_r+0x2ee>
 800786e:	f8de 2004 	ldr.w	r2, [lr, #4]
 8007872:	f022 0203 	bic.w	r2, r2, #3
 8007876:	4562      	cmp	r2, ip
 8007878:	d8f5      	bhi.n	8007866 <_malloc_r+0x2da>
 800787a:	f8de 800c 	ldr.w	r8, [lr, #12]
 800787e:	e7d1      	b.n	8007824 <_malloc_r+0x298>
 8007880:	6860      	ldr	r0, [r4, #4]
 8007882:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 8007886:	f020 0003 	bic.w	r0, r0, #3
 800788a:	eba0 0a05 	sub.w	sl, r0, r5
 800788e:	f1ba 0f0f 	cmp.w	sl, #15
 8007892:	dd21      	ble.n	80078d8 <_malloc_r+0x34c>
 8007894:	68a2      	ldr	r2, [r4, #8]
 8007896:	1963      	adds	r3, r4, r5
 8007898:	f045 0501 	orr.w	r5, r5, #1
 800789c:	6065      	str	r5, [r4, #4]
 800789e:	f8c2 e00c 	str.w	lr, [r2, #12]
 80078a2:	f8ce 2008 	str.w	r2, [lr, #8]
 80078a6:	f04a 0201 	orr.w	r2, sl, #1
 80078aa:	e9c7 3304 	strd	r3, r3, [r7, #16]
 80078ae:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80078b2:	605a      	str	r2, [r3, #4]
 80078b4:	f844 a000 	str.w	sl, [r4, r0]
 80078b8:	e699      	b.n	80075ee <_malloc_r+0x62>
 80078ba:	bf00      	nop
 80078bc:	200017cc 	.word	0x200017cc
 80078c0:	200017d4 	.word	0x200017d4
 80078c4:	20001da0 	.word	0x20001da0
 80078c8:	20001bd4 	.word	0x20001bd4
 80078cc:	20001d98 	.word	0x20001d98
 80078d0:	20001d9c 	.word	0x20001d9c
 80078d4:	20001d70 	.word	0x20001d70
 80078d8:	f1ba 0f00 	cmp.w	sl, #0
 80078dc:	db11      	blt.n	8007902 <_malloc_r+0x376>
 80078de:	4420      	add	r0, r4
 80078e0:	6843      	ldr	r3, [r0, #4]
 80078e2:	f043 0301 	orr.w	r3, r3, #1
 80078e6:	6043      	str	r3, [r0, #4]
 80078e8:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80078ec:	4630      	mov	r0, r6
 80078ee:	f8c3 e00c 	str.w	lr, [r3, #12]
 80078f2:	f8ce 3008 	str.w	r3, [lr, #8]
 80078f6:	f000 f8b7 	bl	8007a68 <__malloc_unlock>
 80078fa:	4620      	mov	r0, r4
 80078fc:	b003      	add	sp, #12
 80078fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007902:	4674      	mov	r4, lr
 8007904:	e70a      	b.n	800771c <_malloc_r+0x190>
 8007906:	f1ac 0008 	sub.w	r0, ip, #8
 800790a:	f8dc c000 	ldr.w	ip, [ip]
 800790e:	3b01      	subs	r3, #1
 8007910:	4584      	cmp	ip, r0
 8007912:	f43f af0d 	beq.w	8007730 <_malloc_r+0x1a4>
 8007916:	e712      	b.n	800773e <_malloc_r+0x1b2>
 8007918:	3304      	adds	r3, #4
 800791a:	0052      	lsls	r2, r2, #1
 800791c:	4210      	tst	r0, r2
 800791e:	d0fb      	beq.n	8007918 <_malloc_r+0x38c>
 8007920:	e6f6      	b.n	8007710 <_malloc_r+0x184>
 8007922:	4643      	mov	r3, r8
 8007924:	e7fa      	b.n	800791c <_malloc_r+0x390>
 8007926:	6818      	ldr	r0, [r3, #0]
 8007928:	9200      	str	r2, [sp, #0]
 800792a:	3001      	adds	r0, #1
 800792c:	bf1b      	ittet	ne
 800792e:	ebab 0101 	subne.w	r1, fp, r1
 8007932:	4471      	addne	r1, lr
 8007934:	f8c3 b000 	streq.w	fp, [r3]
 8007938:	f8c9 1000 	strne.w	r1, [r9]
 800793c:	f01b 0307 	ands.w	r3, fp, #7
 8007940:	bf1c      	itt	ne
 8007942:	f1c3 0308 	rsbne	r3, r3, #8
 8007946:	449b      	addne	fp, r3
 8007948:	445c      	add	r4, fp
 800794a:	4498      	add	r8, r3
 800794c:	ea04 030c 	and.w	r3, r4, ip
 8007950:	eba8 0803 	sub.w	r8, r8, r3
 8007954:	4641      	mov	r1, r8
 8007956:	4630      	mov	r0, r6
 8007958:	f000 fd1c 	bl	8008394 <_sbrk_r>
 800795c:	1c43      	adds	r3, r0, #1
 800795e:	bf04      	itt	eq
 8007960:	4658      	moveq	r0, fp
 8007962:	f04f 0800 	moveq.w	r8, #0
 8007966:	f8d9 3000 	ldr.w	r3, [r9]
 800796a:	eba0 000b 	sub.w	r0, r0, fp
 800796e:	4440      	add	r0, r8
 8007970:	4443      	add	r3, r8
 8007972:	f040 0001 	orr.w	r0, r0, #1
 8007976:	45ba      	cmp	sl, r7
 8007978:	f8c7 b008 	str.w	fp, [r7, #8]
 800797c:	9a00      	ldr	r2, [sp, #0]
 800797e:	f8c9 3000 	str.w	r3, [r9]
 8007982:	f8cb 0004 	str.w	r0, [fp, #4]
 8007986:	f43f af2a 	beq.w	80077de <_malloc_r+0x252>
 800798a:	2a0f      	cmp	r2, #15
 800798c:	d810      	bhi.n	80079b0 <_malloc_r+0x424>
 800798e:	2301      	movs	r3, #1
 8007990:	f8cb 3004 	str.w	r3, [fp, #4]
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	685a      	ldr	r2, [r3, #4]
 8007998:	f022 0203 	bic.w	r2, r2, #3
 800799c:	42aa      	cmp	r2, r5
 800799e:	eba2 0305 	sub.w	r3, r2, r5
 80079a2:	d301      	bcc.n	80079a8 <_malloc_r+0x41c>
 80079a4:	2b0f      	cmp	r3, #15
 80079a6:	dc1c      	bgt.n	80079e2 <_malloc_r+0x456>
 80079a8:	4630      	mov	r0, r6
 80079aa:	f000 f85d 	bl	8007a68 <__malloc_unlock>
 80079ae:	e5f9      	b.n	80075a4 <_malloc_r+0x18>
 80079b0:	f1a2 040c 	sub.w	r4, r2, #12
 80079b4:	2205      	movs	r2, #5
 80079b6:	f8da 3004 	ldr.w	r3, [sl, #4]
 80079ba:	f024 0407 	bic.w	r4, r4, #7
 80079be:	f003 0301 	and.w	r3, r3, #1
 80079c2:	4323      	orrs	r3, r4
 80079c4:	f8ca 3004 	str.w	r3, [sl, #4]
 80079c8:	2c0f      	cmp	r4, #15
 80079ca:	eb0a 0304 	add.w	r3, sl, r4
 80079ce:	e9c3 2201 	strd	r2, r2, [r3, #4]
 80079d2:	f67f af04 	bls.w	80077de <_malloc_r+0x252>
 80079d6:	f10a 0108 	add.w	r1, sl, #8
 80079da:	4630      	mov	r0, r6
 80079dc:	f7ff fb30 	bl	8007040 <_free_r>
 80079e0:	e6fd      	b.n	80077de <_malloc_r+0x252>
 80079e2:	68bc      	ldr	r4, [r7, #8]
 80079e4:	f045 0201 	orr.w	r2, r5, #1
 80079e8:	f043 0301 	orr.w	r3, r3, #1
 80079ec:	4425      	add	r5, r4
 80079ee:	6062      	str	r2, [r4, #4]
 80079f0:	60bd      	str	r5, [r7, #8]
 80079f2:	606b      	str	r3, [r5, #4]
 80079f4:	e5fb      	b.n	80075ee <_malloc_r+0x62>
 80079f6:	bf00      	nop

080079f8 <memchr>:
 80079f8:	b510      	push	{r4, lr}
 80079fa:	b2c9      	uxtb	r1, r1
 80079fc:	4402      	add	r2, r0
 80079fe:	4290      	cmp	r0, r2
 8007a00:	4603      	mov	r3, r0
 8007a02:	d101      	bne.n	8007a08 <memchr+0x10>
 8007a04:	2300      	movs	r3, #0
 8007a06:	e003      	b.n	8007a10 <memchr+0x18>
 8007a08:	781c      	ldrb	r4, [r3, #0]
 8007a0a:	3001      	adds	r0, #1
 8007a0c:	428c      	cmp	r4, r1
 8007a0e:	d1f6      	bne.n	80079fe <memchr+0x6>
 8007a10:	4618      	mov	r0, r3
 8007a12:	bd10      	pop	{r4, pc}

08007a14 <memcpy>:
 8007a14:	b510      	push	{r4, lr}
 8007a16:	1e43      	subs	r3, r0, #1
 8007a18:	440a      	add	r2, r1
 8007a1a:	4291      	cmp	r1, r2
 8007a1c:	d100      	bne.n	8007a20 <memcpy+0xc>
 8007a1e:	bd10      	pop	{r4, pc}
 8007a20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a28:	e7f7      	b.n	8007a1a <memcpy+0x6>

08007a2a <memmove>:
 8007a2a:	4288      	cmp	r0, r1
 8007a2c:	b510      	push	{r4, lr}
 8007a2e:	eb01 0302 	add.w	r3, r1, r2
 8007a32:	d807      	bhi.n	8007a44 <memmove+0x1a>
 8007a34:	1e42      	subs	r2, r0, #1
 8007a36:	4299      	cmp	r1, r3
 8007a38:	d00a      	beq.n	8007a50 <memmove+0x26>
 8007a3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a3e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007a42:	e7f8      	b.n	8007a36 <memmove+0xc>
 8007a44:	4283      	cmp	r3, r0
 8007a46:	d9f5      	bls.n	8007a34 <memmove+0xa>
 8007a48:	1881      	adds	r1, r0, r2
 8007a4a:	1ad2      	subs	r2, r2, r3
 8007a4c:	42d3      	cmn	r3, r2
 8007a4e:	d100      	bne.n	8007a52 <memmove+0x28>
 8007a50:	bd10      	pop	{r4, pc}
 8007a52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a56:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007a5a:	e7f7      	b.n	8007a4c <memmove+0x22>

08007a5c <__malloc_lock>:
 8007a5c:	4801      	ldr	r0, [pc, #4]	; (8007a64 <__malloc_lock+0x8>)
 8007a5e:	f7ff bd27 	b.w	80074b0 <__retarget_lock_acquire_recursive>
 8007a62:	bf00      	nop
 8007a64:	20002118 	.word	0x20002118

08007a68 <__malloc_unlock>:
 8007a68:	4801      	ldr	r0, [pc, #4]	; (8007a70 <__malloc_unlock+0x8>)
 8007a6a:	f7ff bd22 	b.w	80074b2 <__retarget_lock_release_recursive>
 8007a6e:	bf00      	nop
 8007a70:	20002118 	.word	0x20002118

08007a74 <_Balloc>:
 8007a74:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8007a76:	b570      	push	{r4, r5, r6, lr}
 8007a78:	4605      	mov	r5, r0
 8007a7a:	460c      	mov	r4, r1
 8007a7c:	b17b      	cbz	r3, 8007a9e <_Balloc+0x2a>
 8007a7e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8007a80:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8007a84:	b9a0      	cbnz	r0, 8007ab0 <_Balloc+0x3c>
 8007a86:	2101      	movs	r1, #1
 8007a88:	fa01 f604 	lsl.w	r6, r1, r4
 8007a8c:	1d72      	adds	r2, r6, #5
 8007a8e:	0092      	lsls	r2, r2, #2
 8007a90:	4628      	mov	r0, r5
 8007a92:	f000 fd8f 	bl	80085b4 <_calloc_r>
 8007a96:	b148      	cbz	r0, 8007aac <_Balloc+0x38>
 8007a98:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8007a9c:	e00b      	b.n	8007ab6 <_Balloc+0x42>
 8007a9e:	2221      	movs	r2, #33	; 0x21
 8007aa0:	2104      	movs	r1, #4
 8007aa2:	f000 fd87 	bl	80085b4 <_calloc_r>
 8007aa6:	64e8      	str	r0, [r5, #76]	; 0x4c
 8007aa8:	2800      	cmp	r0, #0
 8007aaa:	d1e8      	bne.n	8007a7e <_Balloc+0xa>
 8007aac:	2000      	movs	r0, #0
 8007aae:	bd70      	pop	{r4, r5, r6, pc}
 8007ab0:	6802      	ldr	r2, [r0, #0]
 8007ab2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007abc:	e7f7      	b.n	8007aae <_Balloc+0x3a>

08007abe <_Bfree>:
 8007abe:	b131      	cbz	r1, 8007ace <_Bfree+0x10>
 8007ac0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8007ac2:	684a      	ldr	r2, [r1, #4]
 8007ac4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007ac8:	6008      	str	r0, [r1, #0]
 8007aca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007ace:	4770      	bx	lr

08007ad0 <__multadd>:
 8007ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ad4:	461f      	mov	r7, r3
 8007ad6:	4606      	mov	r6, r0
 8007ad8:	460c      	mov	r4, r1
 8007ada:	2300      	movs	r3, #0
 8007adc:	690d      	ldr	r5, [r1, #16]
 8007ade:	f101 0c14 	add.w	ip, r1, #20
 8007ae2:	f8dc 0000 	ldr.w	r0, [ip]
 8007ae6:	3301      	adds	r3, #1
 8007ae8:	b281      	uxth	r1, r0
 8007aea:	fb02 7101 	mla	r1, r2, r1, r7
 8007aee:	0c00      	lsrs	r0, r0, #16
 8007af0:	0c0f      	lsrs	r7, r1, #16
 8007af2:	fb02 7000 	mla	r0, r2, r0, r7
 8007af6:	b289      	uxth	r1, r1
 8007af8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007afc:	429d      	cmp	r5, r3
 8007afe:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007b02:	f84c 1b04 	str.w	r1, [ip], #4
 8007b06:	dcec      	bgt.n	8007ae2 <__multadd+0x12>
 8007b08:	b1d7      	cbz	r7, 8007b40 <__multadd+0x70>
 8007b0a:	68a3      	ldr	r3, [r4, #8]
 8007b0c:	42ab      	cmp	r3, r5
 8007b0e:	dc12      	bgt.n	8007b36 <__multadd+0x66>
 8007b10:	6861      	ldr	r1, [r4, #4]
 8007b12:	4630      	mov	r0, r6
 8007b14:	3101      	adds	r1, #1
 8007b16:	f7ff ffad 	bl	8007a74 <_Balloc>
 8007b1a:	4680      	mov	r8, r0
 8007b1c:	6922      	ldr	r2, [r4, #16]
 8007b1e:	f104 010c 	add.w	r1, r4, #12
 8007b22:	3202      	adds	r2, #2
 8007b24:	0092      	lsls	r2, r2, #2
 8007b26:	300c      	adds	r0, #12
 8007b28:	f7ff ff74 	bl	8007a14 <memcpy>
 8007b2c:	4621      	mov	r1, r4
 8007b2e:	4630      	mov	r0, r6
 8007b30:	f7ff ffc5 	bl	8007abe <_Bfree>
 8007b34:	4644      	mov	r4, r8
 8007b36:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b3a:	3501      	adds	r5, #1
 8007b3c:	615f      	str	r7, [r3, #20]
 8007b3e:	6125      	str	r5, [r4, #16]
 8007b40:	4620      	mov	r0, r4
 8007b42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007b46 <__hi0bits>:
 8007b46:	0c02      	lsrs	r2, r0, #16
 8007b48:	0412      	lsls	r2, r2, #16
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	b9b2      	cbnz	r2, 8007b7c <__hi0bits+0x36>
 8007b4e:	0403      	lsls	r3, r0, #16
 8007b50:	2010      	movs	r0, #16
 8007b52:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007b56:	bf04      	itt	eq
 8007b58:	021b      	lsleq	r3, r3, #8
 8007b5a:	3008      	addeq	r0, #8
 8007b5c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007b60:	bf04      	itt	eq
 8007b62:	011b      	lsleq	r3, r3, #4
 8007b64:	3004      	addeq	r0, #4
 8007b66:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007b6a:	bf04      	itt	eq
 8007b6c:	009b      	lsleq	r3, r3, #2
 8007b6e:	3002      	addeq	r0, #2
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	db06      	blt.n	8007b82 <__hi0bits+0x3c>
 8007b74:	005b      	lsls	r3, r3, #1
 8007b76:	d503      	bpl.n	8007b80 <__hi0bits+0x3a>
 8007b78:	3001      	adds	r0, #1
 8007b7a:	4770      	bx	lr
 8007b7c:	2000      	movs	r0, #0
 8007b7e:	e7e8      	b.n	8007b52 <__hi0bits+0xc>
 8007b80:	2020      	movs	r0, #32
 8007b82:	4770      	bx	lr

08007b84 <__lo0bits>:
 8007b84:	6803      	ldr	r3, [r0, #0]
 8007b86:	4601      	mov	r1, r0
 8007b88:	f013 0207 	ands.w	r2, r3, #7
 8007b8c:	d00b      	beq.n	8007ba6 <__lo0bits+0x22>
 8007b8e:	07da      	lsls	r2, r3, #31
 8007b90:	d423      	bmi.n	8007bda <__lo0bits+0x56>
 8007b92:	0798      	lsls	r0, r3, #30
 8007b94:	bf49      	itett	mi
 8007b96:	085b      	lsrmi	r3, r3, #1
 8007b98:	089b      	lsrpl	r3, r3, #2
 8007b9a:	2001      	movmi	r0, #1
 8007b9c:	600b      	strmi	r3, [r1, #0]
 8007b9e:	bf5c      	itt	pl
 8007ba0:	600b      	strpl	r3, [r1, #0]
 8007ba2:	2002      	movpl	r0, #2
 8007ba4:	4770      	bx	lr
 8007ba6:	b298      	uxth	r0, r3
 8007ba8:	b9a8      	cbnz	r0, 8007bd6 <__lo0bits+0x52>
 8007baa:	2010      	movs	r0, #16
 8007bac:	0c1b      	lsrs	r3, r3, #16
 8007bae:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007bb2:	bf04      	itt	eq
 8007bb4:	0a1b      	lsreq	r3, r3, #8
 8007bb6:	3008      	addeq	r0, #8
 8007bb8:	071a      	lsls	r2, r3, #28
 8007bba:	bf04      	itt	eq
 8007bbc:	091b      	lsreq	r3, r3, #4
 8007bbe:	3004      	addeq	r0, #4
 8007bc0:	079a      	lsls	r2, r3, #30
 8007bc2:	bf04      	itt	eq
 8007bc4:	089b      	lsreq	r3, r3, #2
 8007bc6:	3002      	addeq	r0, #2
 8007bc8:	07da      	lsls	r2, r3, #31
 8007bca:	d402      	bmi.n	8007bd2 <__lo0bits+0x4e>
 8007bcc:	085b      	lsrs	r3, r3, #1
 8007bce:	d006      	beq.n	8007bde <__lo0bits+0x5a>
 8007bd0:	3001      	adds	r0, #1
 8007bd2:	600b      	str	r3, [r1, #0]
 8007bd4:	4770      	bx	lr
 8007bd6:	4610      	mov	r0, r2
 8007bd8:	e7e9      	b.n	8007bae <__lo0bits+0x2a>
 8007bda:	2000      	movs	r0, #0
 8007bdc:	4770      	bx	lr
 8007bde:	2020      	movs	r0, #32
 8007be0:	4770      	bx	lr

08007be2 <__i2b>:
 8007be2:	b510      	push	{r4, lr}
 8007be4:	460c      	mov	r4, r1
 8007be6:	2101      	movs	r1, #1
 8007be8:	f7ff ff44 	bl	8007a74 <_Balloc>
 8007bec:	2201      	movs	r2, #1
 8007bee:	6144      	str	r4, [r0, #20]
 8007bf0:	6102      	str	r2, [r0, #16]
 8007bf2:	bd10      	pop	{r4, pc}

08007bf4 <__multiply>:
 8007bf4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bf8:	4614      	mov	r4, r2
 8007bfa:	690a      	ldr	r2, [r1, #16]
 8007bfc:	6923      	ldr	r3, [r4, #16]
 8007bfe:	4688      	mov	r8, r1
 8007c00:	429a      	cmp	r2, r3
 8007c02:	bfbe      	ittt	lt
 8007c04:	460b      	movlt	r3, r1
 8007c06:	46a0      	movlt	r8, r4
 8007c08:	461c      	movlt	r4, r3
 8007c0a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007c0e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007c12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007c16:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007c1a:	eb07 0609 	add.w	r6, r7, r9
 8007c1e:	42b3      	cmp	r3, r6
 8007c20:	bfb8      	it	lt
 8007c22:	3101      	addlt	r1, #1
 8007c24:	f7ff ff26 	bl	8007a74 <_Balloc>
 8007c28:	f100 0514 	add.w	r5, r0, #20
 8007c2c:	462b      	mov	r3, r5
 8007c2e:	2200      	movs	r2, #0
 8007c30:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007c34:	4573      	cmp	r3, lr
 8007c36:	d316      	bcc.n	8007c66 <__multiply+0x72>
 8007c38:	f104 0214 	add.w	r2, r4, #20
 8007c3c:	f108 0114 	add.w	r1, r8, #20
 8007c40:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007c44:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007c48:	9300      	str	r3, [sp, #0]
 8007c4a:	9b00      	ldr	r3, [sp, #0]
 8007c4c:	9201      	str	r2, [sp, #4]
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d80c      	bhi.n	8007c6c <__multiply+0x78>
 8007c52:	2e00      	cmp	r6, #0
 8007c54:	dd03      	ble.n	8007c5e <__multiply+0x6a>
 8007c56:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d05d      	beq.n	8007d1a <__multiply+0x126>
 8007c5e:	6106      	str	r6, [r0, #16]
 8007c60:	b003      	add	sp, #12
 8007c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c66:	f843 2b04 	str.w	r2, [r3], #4
 8007c6a:	e7e3      	b.n	8007c34 <__multiply+0x40>
 8007c6c:	f8b2 b000 	ldrh.w	fp, [r2]
 8007c70:	f1bb 0f00 	cmp.w	fp, #0
 8007c74:	d023      	beq.n	8007cbe <__multiply+0xca>
 8007c76:	4689      	mov	r9, r1
 8007c78:	46ac      	mov	ip, r5
 8007c7a:	f04f 0800 	mov.w	r8, #0
 8007c7e:	f859 4b04 	ldr.w	r4, [r9], #4
 8007c82:	f8dc a000 	ldr.w	sl, [ip]
 8007c86:	b2a3      	uxth	r3, r4
 8007c88:	fa1f fa8a 	uxth.w	sl, sl
 8007c8c:	fb0b a303 	mla	r3, fp, r3, sl
 8007c90:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007c94:	f8dc 4000 	ldr.w	r4, [ip]
 8007c98:	4443      	add	r3, r8
 8007c9a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007c9e:	fb0b 840a 	mla	r4, fp, sl, r8
 8007ca2:	46e2      	mov	sl, ip
 8007ca4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007cae:	454f      	cmp	r7, r9
 8007cb0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007cb4:	f84a 3b04 	str.w	r3, [sl], #4
 8007cb8:	d82b      	bhi.n	8007d12 <__multiply+0x11e>
 8007cba:	f8cc 8004 	str.w	r8, [ip, #4]
 8007cbe:	9b01      	ldr	r3, [sp, #4]
 8007cc0:	3204      	adds	r2, #4
 8007cc2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007cc6:	f1ba 0f00 	cmp.w	sl, #0
 8007cca:	d020      	beq.n	8007d0e <__multiply+0x11a>
 8007ccc:	4689      	mov	r9, r1
 8007cce:	46a8      	mov	r8, r5
 8007cd0:	f04f 0b00 	mov.w	fp, #0
 8007cd4:	682b      	ldr	r3, [r5, #0]
 8007cd6:	f8b9 c000 	ldrh.w	ip, [r9]
 8007cda:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	fb0a 440c 	mla	r4, sl, ip, r4
 8007ce4:	46c4      	mov	ip, r8
 8007ce6:	445c      	add	r4, fp
 8007ce8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007cec:	f84c 3b04 	str.w	r3, [ip], #4
 8007cf0:	f859 3b04 	ldr.w	r3, [r9], #4
 8007cf4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007cf8:	0c1b      	lsrs	r3, r3, #16
 8007cfa:	fb0a b303 	mla	r3, sl, r3, fp
 8007cfe:	454f      	cmp	r7, r9
 8007d00:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007d04:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007d08:	d805      	bhi.n	8007d16 <__multiply+0x122>
 8007d0a:	f8c8 3004 	str.w	r3, [r8, #4]
 8007d0e:	3504      	adds	r5, #4
 8007d10:	e79b      	b.n	8007c4a <__multiply+0x56>
 8007d12:	46d4      	mov	ip, sl
 8007d14:	e7b3      	b.n	8007c7e <__multiply+0x8a>
 8007d16:	46e0      	mov	r8, ip
 8007d18:	e7dd      	b.n	8007cd6 <__multiply+0xe2>
 8007d1a:	3e01      	subs	r6, #1
 8007d1c:	e799      	b.n	8007c52 <__multiply+0x5e>
	...

08007d20 <__pow5mult>:
 8007d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d24:	4615      	mov	r5, r2
 8007d26:	f012 0203 	ands.w	r2, r2, #3
 8007d2a:	4606      	mov	r6, r0
 8007d2c:	460f      	mov	r7, r1
 8007d2e:	d007      	beq.n	8007d40 <__pow5mult+0x20>
 8007d30:	4c1a      	ldr	r4, [pc, #104]	; (8007d9c <__pow5mult+0x7c>)
 8007d32:	3a01      	subs	r2, #1
 8007d34:	2300      	movs	r3, #0
 8007d36:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d3a:	f7ff fec9 	bl	8007ad0 <__multadd>
 8007d3e:	4607      	mov	r7, r0
 8007d40:	10ad      	asrs	r5, r5, #2
 8007d42:	d027      	beq.n	8007d94 <__pow5mult+0x74>
 8007d44:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8007d46:	b944      	cbnz	r4, 8007d5a <__pow5mult+0x3a>
 8007d48:	f240 2171 	movw	r1, #625	; 0x271
 8007d4c:	4630      	mov	r0, r6
 8007d4e:	f7ff ff48 	bl	8007be2 <__i2b>
 8007d52:	2300      	movs	r3, #0
 8007d54:	4604      	mov	r4, r0
 8007d56:	64b0      	str	r0, [r6, #72]	; 0x48
 8007d58:	6003      	str	r3, [r0, #0]
 8007d5a:	f04f 0800 	mov.w	r8, #0
 8007d5e:	07eb      	lsls	r3, r5, #31
 8007d60:	d50a      	bpl.n	8007d78 <__pow5mult+0x58>
 8007d62:	4639      	mov	r1, r7
 8007d64:	4622      	mov	r2, r4
 8007d66:	4630      	mov	r0, r6
 8007d68:	f7ff ff44 	bl	8007bf4 <__multiply>
 8007d6c:	4681      	mov	r9, r0
 8007d6e:	4639      	mov	r1, r7
 8007d70:	4630      	mov	r0, r6
 8007d72:	f7ff fea4 	bl	8007abe <_Bfree>
 8007d76:	464f      	mov	r7, r9
 8007d78:	106d      	asrs	r5, r5, #1
 8007d7a:	d00b      	beq.n	8007d94 <__pow5mult+0x74>
 8007d7c:	6820      	ldr	r0, [r4, #0]
 8007d7e:	b938      	cbnz	r0, 8007d90 <__pow5mult+0x70>
 8007d80:	4622      	mov	r2, r4
 8007d82:	4621      	mov	r1, r4
 8007d84:	4630      	mov	r0, r6
 8007d86:	f7ff ff35 	bl	8007bf4 <__multiply>
 8007d8a:	6020      	str	r0, [r4, #0]
 8007d8c:	f8c0 8000 	str.w	r8, [r0]
 8007d90:	4604      	mov	r4, r0
 8007d92:	e7e4      	b.n	8007d5e <__pow5mult+0x3e>
 8007d94:	4638      	mov	r0, r7
 8007d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d9a:	bf00      	nop
 8007d9c:	08008db8 	.word	0x08008db8

08007da0 <__lshift>:
 8007da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007da4:	460c      	mov	r4, r1
 8007da6:	4607      	mov	r7, r0
 8007da8:	4616      	mov	r6, r2
 8007daa:	6923      	ldr	r3, [r4, #16]
 8007dac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007db0:	eb0a 0903 	add.w	r9, sl, r3
 8007db4:	6849      	ldr	r1, [r1, #4]
 8007db6:	68a3      	ldr	r3, [r4, #8]
 8007db8:	f109 0501 	add.w	r5, r9, #1
 8007dbc:	42ab      	cmp	r3, r5
 8007dbe:	db32      	blt.n	8007e26 <__lshift+0x86>
 8007dc0:	4638      	mov	r0, r7
 8007dc2:	f7ff fe57 	bl	8007a74 <_Balloc>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	4680      	mov	r8, r0
 8007dca:	461a      	mov	r2, r3
 8007dcc:	f100 0114 	add.w	r1, r0, #20
 8007dd0:	4553      	cmp	r3, sl
 8007dd2:	db2b      	blt.n	8007e2c <__lshift+0x8c>
 8007dd4:	6920      	ldr	r0, [r4, #16]
 8007dd6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007dda:	f104 0314 	add.w	r3, r4, #20
 8007dde:	f016 021f 	ands.w	r2, r6, #31
 8007de2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007de6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007dea:	d025      	beq.n	8007e38 <__lshift+0x98>
 8007dec:	2000      	movs	r0, #0
 8007dee:	f1c2 0e20 	rsb	lr, r2, #32
 8007df2:	468a      	mov	sl, r1
 8007df4:	681e      	ldr	r6, [r3, #0]
 8007df6:	4096      	lsls	r6, r2
 8007df8:	4330      	orrs	r0, r6
 8007dfa:	f84a 0b04 	str.w	r0, [sl], #4
 8007dfe:	f853 0b04 	ldr.w	r0, [r3], #4
 8007e02:	459c      	cmp	ip, r3
 8007e04:	fa20 f00e 	lsr.w	r0, r0, lr
 8007e08:	d814      	bhi.n	8007e34 <__lshift+0x94>
 8007e0a:	6048      	str	r0, [r1, #4]
 8007e0c:	b108      	cbz	r0, 8007e12 <__lshift+0x72>
 8007e0e:	f109 0502 	add.w	r5, r9, #2
 8007e12:	3d01      	subs	r5, #1
 8007e14:	4638      	mov	r0, r7
 8007e16:	f8c8 5010 	str.w	r5, [r8, #16]
 8007e1a:	4621      	mov	r1, r4
 8007e1c:	f7ff fe4f 	bl	8007abe <_Bfree>
 8007e20:	4640      	mov	r0, r8
 8007e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e26:	3101      	adds	r1, #1
 8007e28:	005b      	lsls	r3, r3, #1
 8007e2a:	e7c7      	b.n	8007dbc <__lshift+0x1c>
 8007e2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007e30:	3301      	adds	r3, #1
 8007e32:	e7cd      	b.n	8007dd0 <__lshift+0x30>
 8007e34:	4651      	mov	r1, sl
 8007e36:	e7dc      	b.n	8007df2 <__lshift+0x52>
 8007e38:	3904      	subs	r1, #4
 8007e3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e3e:	459c      	cmp	ip, r3
 8007e40:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e44:	d8f9      	bhi.n	8007e3a <__lshift+0x9a>
 8007e46:	e7e4      	b.n	8007e12 <__lshift+0x72>

08007e48 <__mcmp>:
 8007e48:	6903      	ldr	r3, [r0, #16]
 8007e4a:	690a      	ldr	r2, [r1, #16]
 8007e4c:	b530      	push	{r4, r5, lr}
 8007e4e:	1a9b      	subs	r3, r3, r2
 8007e50:	d10c      	bne.n	8007e6c <__mcmp+0x24>
 8007e52:	0092      	lsls	r2, r2, #2
 8007e54:	3014      	adds	r0, #20
 8007e56:	3114      	adds	r1, #20
 8007e58:	1884      	adds	r4, r0, r2
 8007e5a:	4411      	add	r1, r2
 8007e5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007e60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007e64:	4295      	cmp	r5, r2
 8007e66:	d003      	beq.n	8007e70 <__mcmp+0x28>
 8007e68:	d305      	bcc.n	8007e76 <__mcmp+0x2e>
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	bd30      	pop	{r4, r5, pc}
 8007e70:	42a0      	cmp	r0, r4
 8007e72:	d3f3      	bcc.n	8007e5c <__mcmp+0x14>
 8007e74:	e7fa      	b.n	8007e6c <__mcmp+0x24>
 8007e76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007e7a:	e7f7      	b.n	8007e6c <__mcmp+0x24>

08007e7c <__mdiff>:
 8007e7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e80:	460d      	mov	r5, r1
 8007e82:	4607      	mov	r7, r0
 8007e84:	4611      	mov	r1, r2
 8007e86:	4628      	mov	r0, r5
 8007e88:	4614      	mov	r4, r2
 8007e8a:	f7ff ffdd 	bl	8007e48 <__mcmp>
 8007e8e:	1e06      	subs	r6, r0, #0
 8007e90:	d108      	bne.n	8007ea4 <__mdiff+0x28>
 8007e92:	4631      	mov	r1, r6
 8007e94:	4638      	mov	r0, r7
 8007e96:	f7ff fded 	bl	8007a74 <_Balloc>
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ea4:	bfa4      	itt	ge
 8007ea6:	4623      	movge	r3, r4
 8007ea8:	462c      	movge	r4, r5
 8007eaa:	4638      	mov	r0, r7
 8007eac:	6861      	ldr	r1, [r4, #4]
 8007eae:	bfa6      	itte	ge
 8007eb0:	461d      	movge	r5, r3
 8007eb2:	2600      	movge	r6, #0
 8007eb4:	2601      	movlt	r6, #1
 8007eb6:	f7ff fddd 	bl	8007a74 <_Balloc>
 8007eba:	f04f 0e00 	mov.w	lr, #0
 8007ebe:	60c6      	str	r6, [r0, #12]
 8007ec0:	692b      	ldr	r3, [r5, #16]
 8007ec2:	6926      	ldr	r6, [r4, #16]
 8007ec4:	f104 0214 	add.w	r2, r4, #20
 8007ec8:	f105 0914 	add.w	r9, r5, #20
 8007ecc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007ed0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007ed4:	f100 0114 	add.w	r1, r0, #20
 8007ed8:	f852 ab04 	ldr.w	sl, [r2], #4
 8007edc:	f859 5b04 	ldr.w	r5, [r9], #4
 8007ee0:	fa1f f38a 	uxth.w	r3, sl
 8007ee4:	4473      	add	r3, lr
 8007ee6:	b2ac      	uxth	r4, r5
 8007ee8:	1b1b      	subs	r3, r3, r4
 8007eea:	0c2c      	lsrs	r4, r5, #16
 8007eec:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8007ef0:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8007ef4:	b29b      	uxth	r3, r3
 8007ef6:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8007efa:	45c8      	cmp	r8, r9
 8007efc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8007f00:	4694      	mov	ip, r2
 8007f02:	f841 4b04 	str.w	r4, [r1], #4
 8007f06:	d8e7      	bhi.n	8007ed8 <__mdiff+0x5c>
 8007f08:	45bc      	cmp	ip, r7
 8007f0a:	d304      	bcc.n	8007f16 <__mdiff+0x9a>
 8007f0c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007f10:	b183      	cbz	r3, 8007f34 <__mdiff+0xb8>
 8007f12:	6106      	str	r6, [r0, #16]
 8007f14:	e7c4      	b.n	8007ea0 <__mdiff+0x24>
 8007f16:	f85c 4b04 	ldr.w	r4, [ip], #4
 8007f1a:	b2a2      	uxth	r2, r4
 8007f1c:	4472      	add	r2, lr
 8007f1e:	1413      	asrs	r3, r2, #16
 8007f20:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007f24:	b292      	uxth	r2, r2
 8007f26:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007f2a:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007f2e:	f841 2b04 	str.w	r2, [r1], #4
 8007f32:	e7e9      	b.n	8007f08 <__mdiff+0x8c>
 8007f34:	3e01      	subs	r6, #1
 8007f36:	e7e9      	b.n	8007f0c <__mdiff+0x90>

08007f38 <__d2b>:
 8007f38:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007f3c:	461c      	mov	r4, r3
 8007f3e:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8007f42:	2101      	movs	r1, #1
 8007f44:	4690      	mov	r8, r2
 8007f46:	f7ff fd95 	bl	8007a74 <_Balloc>
 8007f4a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8007f4e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007f52:	4607      	mov	r7, r0
 8007f54:	bb34      	cbnz	r4, 8007fa4 <__d2b+0x6c>
 8007f56:	9201      	str	r2, [sp, #4]
 8007f58:	f1b8 0200 	subs.w	r2, r8, #0
 8007f5c:	d027      	beq.n	8007fae <__d2b+0x76>
 8007f5e:	a802      	add	r0, sp, #8
 8007f60:	f840 2d08 	str.w	r2, [r0, #-8]!
 8007f64:	f7ff fe0e 	bl	8007b84 <__lo0bits>
 8007f68:	9900      	ldr	r1, [sp, #0]
 8007f6a:	b1f0      	cbz	r0, 8007faa <__d2b+0x72>
 8007f6c:	9a01      	ldr	r2, [sp, #4]
 8007f6e:	f1c0 0320 	rsb	r3, r0, #32
 8007f72:	fa02 f303 	lsl.w	r3, r2, r3
 8007f76:	430b      	orrs	r3, r1
 8007f78:	40c2      	lsrs	r2, r0
 8007f7a:	617b      	str	r3, [r7, #20]
 8007f7c:	9201      	str	r2, [sp, #4]
 8007f7e:	9b01      	ldr	r3, [sp, #4]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	bf14      	ite	ne
 8007f84:	2102      	movne	r1, #2
 8007f86:	2101      	moveq	r1, #1
 8007f88:	61bb      	str	r3, [r7, #24]
 8007f8a:	6139      	str	r1, [r7, #16]
 8007f8c:	b1c4      	cbz	r4, 8007fc0 <__d2b+0x88>
 8007f8e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007f92:	4404      	add	r4, r0
 8007f94:	6034      	str	r4, [r6, #0]
 8007f96:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007f9a:	6028      	str	r0, [r5, #0]
 8007f9c:	4638      	mov	r0, r7
 8007f9e:	b002      	add	sp, #8
 8007fa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fa4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007fa8:	e7d5      	b.n	8007f56 <__d2b+0x1e>
 8007faa:	6179      	str	r1, [r7, #20]
 8007fac:	e7e7      	b.n	8007f7e <__d2b+0x46>
 8007fae:	a801      	add	r0, sp, #4
 8007fb0:	f7ff fde8 	bl	8007b84 <__lo0bits>
 8007fb4:	2101      	movs	r1, #1
 8007fb6:	9b01      	ldr	r3, [sp, #4]
 8007fb8:	6139      	str	r1, [r7, #16]
 8007fba:	617b      	str	r3, [r7, #20]
 8007fbc:	3020      	adds	r0, #32
 8007fbe:	e7e5      	b.n	8007f8c <__d2b+0x54>
 8007fc0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007fc4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007fc8:	6030      	str	r0, [r6, #0]
 8007fca:	6918      	ldr	r0, [r3, #16]
 8007fcc:	f7ff fdbb 	bl	8007b46 <__hi0bits>
 8007fd0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007fd4:	e7e1      	b.n	8007f9a <__d2b+0x62>
	...

08007fd8 <_realloc_r>:
 8007fd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fdc:	4682      	mov	sl, r0
 8007fde:	460c      	mov	r4, r1
 8007fe0:	b929      	cbnz	r1, 8007fee <_realloc_r+0x16>
 8007fe2:	4611      	mov	r1, r2
 8007fe4:	b003      	add	sp, #12
 8007fe6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fea:	f7ff bacf 	b.w	800758c <_malloc_r>
 8007fee:	9201      	str	r2, [sp, #4]
 8007ff0:	f7ff fd34 	bl	8007a5c <__malloc_lock>
 8007ff4:	9a01      	ldr	r2, [sp, #4]
 8007ff6:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8007ffa:	f102 080b 	add.w	r8, r2, #11
 8007ffe:	f1b8 0f16 	cmp.w	r8, #22
 8008002:	f1a4 0908 	sub.w	r9, r4, #8
 8008006:	f025 0603 	bic.w	r6, r5, #3
 800800a:	d90b      	bls.n	8008024 <_realloc_r+0x4c>
 800800c:	f038 0807 	bics.w	r8, r8, #7
 8008010:	d50a      	bpl.n	8008028 <_realloc_r+0x50>
 8008012:	230c      	movs	r3, #12
 8008014:	f04f 0b00 	mov.w	fp, #0
 8008018:	f8ca 3000 	str.w	r3, [sl]
 800801c:	4658      	mov	r0, fp
 800801e:	b003      	add	sp, #12
 8008020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008024:	f04f 0810 	mov.w	r8, #16
 8008028:	4590      	cmp	r8, r2
 800802a:	d3f2      	bcc.n	8008012 <_realloc_r+0x3a>
 800802c:	45b0      	cmp	r8, r6
 800802e:	f340 8175 	ble.w	800831c <_realloc_r+0x344>
 8008032:	49ab      	ldr	r1, [pc, #684]	; (80082e0 <_realloc_r+0x308>)
 8008034:	eb09 0306 	add.w	r3, r9, r6
 8008038:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800803c:	6858      	ldr	r0, [r3, #4]
 800803e:	459c      	cmp	ip, r3
 8008040:	9101      	str	r1, [sp, #4]
 8008042:	d005      	beq.n	8008050 <_realloc_r+0x78>
 8008044:	f020 0101 	bic.w	r1, r0, #1
 8008048:	4419      	add	r1, r3
 800804a:	6849      	ldr	r1, [r1, #4]
 800804c:	07cf      	lsls	r7, r1, #31
 800804e:	d447      	bmi.n	80080e0 <_realloc_r+0x108>
 8008050:	f020 0003 	bic.w	r0, r0, #3
 8008054:	459c      	cmp	ip, r3
 8008056:	eb06 0700 	add.w	r7, r6, r0
 800805a:	d119      	bne.n	8008090 <_realloc_r+0xb8>
 800805c:	f108 0110 	add.w	r1, r8, #16
 8008060:	42b9      	cmp	r1, r7
 8008062:	dc3f      	bgt.n	80080e4 <_realloc_r+0x10c>
 8008064:	9a01      	ldr	r2, [sp, #4]
 8008066:	eba7 0708 	sub.w	r7, r7, r8
 800806a:	eb09 0308 	add.w	r3, r9, r8
 800806e:	f047 0701 	orr.w	r7, r7, #1
 8008072:	6093      	str	r3, [r2, #8]
 8008074:	605f      	str	r7, [r3, #4]
 8008076:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800807a:	4650      	mov	r0, sl
 800807c:	f003 0301 	and.w	r3, r3, #1
 8008080:	ea43 0308 	orr.w	r3, r3, r8
 8008084:	f844 3c04 	str.w	r3, [r4, #-4]
 8008088:	f7ff fcee 	bl	8007a68 <__malloc_unlock>
 800808c:	46a3      	mov	fp, r4
 800808e:	e7c5      	b.n	800801c <_realloc_r+0x44>
 8008090:	45b8      	cmp	r8, r7
 8008092:	dc27      	bgt.n	80080e4 <_realloc_r+0x10c>
 8008094:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8008098:	60da      	str	r2, [r3, #12]
 800809a:	6093      	str	r3, [r2, #8]
 800809c:	eba7 0008 	sub.w	r0, r7, r8
 80080a0:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80080a4:	280f      	cmp	r0, #15
 80080a6:	f002 0201 	and.w	r2, r2, #1
 80080aa:	eb09 0307 	add.w	r3, r9, r7
 80080ae:	f240 8137 	bls.w	8008320 <_realloc_r+0x348>
 80080b2:	eb09 0108 	add.w	r1, r9, r8
 80080b6:	ea48 0202 	orr.w	r2, r8, r2
 80080ba:	f040 0001 	orr.w	r0, r0, #1
 80080be:	f8c9 2004 	str.w	r2, [r9, #4]
 80080c2:	6048      	str	r0, [r1, #4]
 80080c4:	685a      	ldr	r2, [r3, #4]
 80080c6:	3108      	adds	r1, #8
 80080c8:	f042 0201 	orr.w	r2, r2, #1
 80080cc:	605a      	str	r2, [r3, #4]
 80080ce:	4650      	mov	r0, sl
 80080d0:	f7fe ffb6 	bl	8007040 <_free_r>
 80080d4:	4650      	mov	r0, sl
 80080d6:	f7ff fcc7 	bl	8007a68 <__malloc_unlock>
 80080da:	f109 0b08 	add.w	fp, r9, #8
 80080de:	e79d      	b.n	800801c <_realloc_r+0x44>
 80080e0:	2000      	movs	r0, #0
 80080e2:	4603      	mov	r3, r0
 80080e4:	07e9      	lsls	r1, r5, #31
 80080e6:	f100 80c9 	bmi.w	800827c <_realloc_r+0x2a4>
 80080ea:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80080ee:	eba9 0505 	sub.w	r5, r9, r5
 80080f2:	6869      	ldr	r1, [r5, #4]
 80080f4:	f021 0103 	bic.w	r1, r1, #3
 80080f8:	eb01 0b06 	add.w	fp, r1, r6
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	f000 8088 	beq.w	8008212 <_realloc_r+0x23a>
 8008102:	459c      	cmp	ip, r3
 8008104:	eb00 070b 	add.w	r7, r0, fp
 8008108:	d14a      	bne.n	80081a0 <_realloc_r+0x1c8>
 800810a:	f108 0310 	add.w	r3, r8, #16
 800810e:	42bb      	cmp	r3, r7
 8008110:	dc7f      	bgt.n	8008212 <_realloc_r+0x23a>
 8008112:	46ab      	mov	fp, r5
 8008114:	68eb      	ldr	r3, [r5, #12]
 8008116:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800811a:	60d3      	str	r3, [r2, #12]
 800811c:	609a      	str	r2, [r3, #8]
 800811e:	1f32      	subs	r2, r6, #4
 8008120:	2a24      	cmp	r2, #36	; 0x24
 8008122:	d838      	bhi.n	8008196 <_realloc_r+0x1be>
 8008124:	2a13      	cmp	r2, #19
 8008126:	d934      	bls.n	8008192 <_realloc_r+0x1ba>
 8008128:	6823      	ldr	r3, [r4, #0]
 800812a:	2a1b      	cmp	r2, #27
 800812c:	60ab      	str	r3, [r5, #8]
 800812e:	6863      	ldr	r3, [r4, #4]
 8008130:	60eb      	str	r3, [r5, #12]
 8008132:	d81b      	bhi.n	800816c <_realloc_r+0x194>
 8008134:	3408      	adds	r4, #8
 8008136:	f105 0310 	add.w	r3, r5, #16
 800813a:	6822      	ldr	r2, [r4, #0]
 800813c:	601a      	str	r2, [r3, #0]
 800813e:	6862      	ldr	r2, [r4, #4]
 8008140:	605a      	str	r2, [r3, #4]
 8008142:	68a2      	ldr	r2, [r4, #8]
 8008144:	609a      	str	r2, [r3, #8]
 8008146:	9a01      	ldr	r2, [sp, #4]
 8008148:	eba7 0708 	sub.w	r7, r7, r8
 800814c:	eb05 0308 	add.w	r3, r5, r8
 8008150:	f047 0701 	orr.w	r7, r7, #1
 8008154:	6093      	str	r3, [r2, #8]
 8008156:	605f      	str	r7, [r3, #4]
 8008158:	686b      	ldr	r3, [r5, #4]
 800815a:	f003 0301 	and.w	r3, r3, #1
 800815e:	ea43 0308 	orr.w	r3, r3, r8
 8008162:	606b      	str	r3, [r5, #4]
 8008164:	4650      	mov	r0, sl
 8008166:	f7ff fc7f 	bl	8007a68 <__malloc_unlock>
 800816a:	e757      	b.n	800801c <_realloc_r+0x44>
 800816c:	68a3      	ldr	r3, [r4, #8]
 800816e:	2a24      	cmp	r2, #36	; 0x24
 8008170:	612b      	str	r3, [r5, #16]
 8008172:	68e3      	ldr	r3, [r4, #12]
 8008174:	bf18      	it	ne
 8008176:	3410      	addne	r4, #16
 8008178:	616b      	str	r3, [r5, #20]
 800817a:	bf09      	itett	eq
 800817c:	6923      	ldreq	r3, [r4, #16]
 800817e:	f105 0318 	addne.w	r3, r5, #24
 8008182:	61ab      	streq	r3, [r5, #24]
 8008184:	6962      	ldreq	r2, [r4, #20]
 8008186:	bf02      	ittt	eq
 8008188:	f105 0320 	addeq.w	r3, r5, #32
 800818c:	61ea      	streq	r2, [r5, #28]
 800818e:	3418      	addeq	r4, #24
 8008190:	e7d3      	b.n	800813a <_realloc_r+0x162>
 8008192:	465b      	mov	r3, fp
 8008194:	e7d1      	b.n	800813a <_realloc_r+0x162>
 8008196:	4621      	mov	r1, r4
 8008198:	4658      	mov	r0, fp
 800819a:	f7ff fc46 	bl	8007a2a <memmove>
 800819e:	e7d2      	b.n	8008146 <_realloc_r+0x16e>
 80081a0:	45b8      	cmp	r8, r7
 80081a2:	dc36      	bgt.n	8008212 <_realloc_r+0x23a>
 80081a4:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 80081a8:	4628      	mov	r0, r5
 80081aa:	60da      	str	r2, [r3, #12]
 80081ac:	6093      	str	r3, [r2, #8]
 80081ae:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80081b2:	68eb      	ldr	r3, [r5, #12]
 80081b4:	60d3      	str	r3, [r2, #12]
 80081b6:	609a      	str	r2, [r3, #8]
 80081b8:	1f32      	subs	r2, r6, #4
 80081ba:	2a24      	cmp	r2, #36	; 0x24
 80081bc:	d825      	bhi.n	800820a <_realloc_r+0x232>
 80081be:	2a13      	cmp	r2, #19
 80081c0:	d908      	bls.n	80081d4 <_realloc_r+0x1fc>
 80081c2:	6823      	ldr	r3, [r4, #0]
 80081c4:	2a1b      	cmp	r2, #27
 80081c6:	60ab      	str	r3, [r5, #8]
 80081c8:	6863      	ldr	r3, [r4, #4]
 80081ca:	60eb      	str	r3, [r5, #12]
 80081cc:	d80a      	bhi.n	80081e4 <_realloc_r+0x20c>
 80081ce:	3408      	adds	r4, #8
 80081d0:	f105 0010 	add.w	r0, r5, #16
 80081d4:	6823      	ldr	r3, [r4, #0]
 80081d6:	6003      	str	r3, [r0, #0]
 80081d8:	6863      	ldr	r3, [r4, #4]
 80081da:	6043      	str	r3, [r0, #4]
 80081dc:	68a3      	ldr	r3, [r4, #8]
 80081de:	6083      	str	r3, [r0, #8]
 80081e0:	46a9      	mov	r9, r5
 80081e2:	e75b      	b.n	800809c <_realloc_r+0xc4>
 80081e4:	68a3      	ldr	r3, [r4, #8]
 80081e6:	2a24      	cmp	r2, #36	; 0x24
 80081e8:	612b      	str	r3, [r5, #16]
 80081ea:	68e3      	ldr	r3, [r4, #12]
 80081ec:	bf18      	it	ne
 80081ee:	f105 0018 	addne.w	r0, r5, #24
 80081f2:	616b      	str	r3, [r5, #20]
 80081f4:	bf09      	itett	eq
 80081f6:	6923      	ldreq	r3, [r4, #16]
 80081f8:	3410      	addne	r4, #16
 80081fa:	61ab      	streq	r3, [r5, #24]
 80081fc:	6963      	ldreq	r3, [r4, #20]
 80081fe:	bf02      	ittt	eq
 8008200:	f105 0020 	addeq.w	r0, r5, #32
 8008204:	61eb      	streq	r3, [r5, #28]
 8008206:	3418      	addeq	r4, #24
 8008208:	e7e4      	b.n	80081d4 <_realloc_r+0x1fc>
 800820a:	4621      	mov	r1, r4
 800820c:	f7ff fc0d 	bl	8007a2a <memmove>
 8008210:	e7e6      	b.n	80081e0 <_realloc_r+0x208>
 8008212:	45d8      	cmp	r8, fp
 8008214:	dc32      	bgt.n	800827c <_realloc_r+0x2a4>
 8008216:	4628      	mov	r0, r5
 8008218:	68eb      	ldr	r3, [r5, #12]
 800821a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800821e:	60d3      	str	r3, [r2, #12]
 8008220:	609a      	str	r2, [r3, #8]
 8008222:	1f32      	subs	r2, r6, #4
 8008224:	2a24      	cmp	r2, #36	; 0x24
 8008226:	d825      	bhi.n	8008274 <_realloc_r+0x29c>
 8008228:	2a13      	cmp	r2, #19
 800822a:	d908      	bls.n	800823e <_realloc_r+0x266>
 800822c:	6823      	ldr	r3, [r4, #0]
 800822e:	2a1b      	cmp	r2, #27
 8008230:	60ab      	str	r3, [r5, #8]
 8008232:	6863      	ldr	r3, [r4, #4]
 8008234:	60eb      	str	r3, [r5, #12]
 8008236:	d80a      	bhi.n	800824e <_realloc_r+0x276>
 8008238:	3408      	adds	r4, #8
 800823a:	f105 0010 	add.w	r0, r5, #16
 800823e:	6823      	ldr	r3, [r4, #0]
 8008240:	6003      	str	r3, [r0, #0]
 8008242:	6863      	ldr	r3, [r4, #4]
 8008244:	6043      	str	r3, [r0, #4]
 8008246:	68a3      	ldr	r3, [r4, #8]
 8008248:	6083      	str	r3, [r0, #8]
 800824a:	465f      	mov	r7, fp
 800824c:	e7c8      	b.n	80081e0 <_realloc_r+0x208>
 800824e:	68a3      	ldr	r3, [r4, #8]
 8008250:	2a24      	cmp	r2, #36	; 0x24
 8008252:	612b      	str	r3, [r5, #16]
 8008254:	68e3      	ldr	r3, [r4, #12]
 8008256:	bf18      	it	ne
 8008258:	f105 0018 	addne.w	r0, r5, #24
 800825c:	616b      	str	r3, [r5, #20]
 800825e:	bf09      	itett	eq
 8008260:	6923      	ldreq	r3, [r4, #16]
 8008262:	3410      	addne	r4, #16
 8008264:	61ab      	streq	r3, [r5, #24]
 8008266:	6963      	ldreq	r3, [r4, #20]
 8008268:	bf02      	ittt	eq
 800826a:	f105 0020 	addeq.w	r0, r5, #32
 800826e:	61eb      	streq	r3, [r5, #28]
 8008270:	3418      	addeq	r4, #24
 8008272:	e7e4      	b.n	800823e <_realloc_r+0x266>
 8008274:	4621      	mov	r1, r4
 8008276:	f7ff fbd8 	bl	8007a2a <memmove>
 800827a:	e7e6      	b.n	800824a <_realloc_r+0x272>
 800827c:	4611      	mov	r1, r2
 800827e:	4650      	mov	r0, sl
 8008280:	f7ff f984 	bl	800758c <_malloc_r>
 8008284:	4683      	mov	fp, r0
 8008286:	2800      	cmp	r0, #0
 8008288:	f43f af6c 	beq.w	8008164 <_realloc_r+0x18c>
 800828c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008290:	f1a0 0208 	sub.w	r2, r0, #8
 8008294:	f023 0301 	bic.w	r3, r3, #1
 8008298:	444b      	add	r3, r9
 800829a:	4293      	cmp	r3, r2
 800829c:	d105      	bne.n	80082aa <_realloc_r+0x2d2>
 800829e:	f850 7c04 	ldr.w	r7, [r0, #-4]
 80082a2:	f027 0703 	bic.w	r7, r7, #3
 80082a6:	4437      	add	r7, r6
 80082a8:	e6f8      	b.n	800809c <_realloc_r+0xc4>
 80082aa:	1f32      	subs	r2, r6, #4
 80082ac:	2a24      	cmp	r2, #36	; 0x24
 80082ae:	d831      	bhi.n	8008314 <_realloc_r+0x33c>
 80082b0:	2a13      	cmp	r2, #19
 80082b2:	d92c      	bls.n	800830e <_realloc_r+0x336>
 80082b4:	6823      	ldr	r3, [r4, #0]
 80082b6:	2a1b      	cmp	r2, #27
 80082b8:	6003      	str	r3, [r0, #0]
 80082ba:	6863      	ldr	r3, [r4, #4]
 80082bc:	6043      	str	r3, [r0, #4]
 80082be:	d811      	bhi.n	80082e4 <_realloc_r+0x30c>
 80082c0:	f104 0208 	add.w	r2, r4, #8
 80082c4:	f100 0308 	add.w	r3, r0, #8
 80082c8:	6811      	ldr	r1, [r2, #0]
 80082ca:	6019      	str	r1, [r3, #0]
 80082cc:	6851      	ldr	r1, [r2, #4]
 80082ce:	6059      	str	r1, [r3, #4]
 80082d0:	6892      	ldr	r2, [r2, #8]
 80082d2:	609a      	str	r2, [r3, #8]
 80082d4:	4621      	mov	r1, r4
 80082d6:	4650      	mov	r0, sl
 80082d8:	f7fe feb2 	bl	8007040 <_free_r>
 80082dc:	e742      	b.n	8008164 <_realloc_r+0x18c>
 80082de:	bf00      	nop
 80082e0:	200017cc 	.word	0x200017cc
 80082e4:	68a3      	ldr	r3, [r4, #8]
 80082e6:	2a24      	cmp	r2, #36	; 0x24
 80082e8:	6083      	str	r3, [r0, #8]
 80082ea:	68e3      	ldr	r3, [r4, #12]
 80082ec:	bf18      	it	ne
 80082ee:	f104 0210 	addne.w	r2, r4, #16
 80082f2:	60c3      	str	r3, [r0, #12]
 80082f4:	bf09      	itett	eq
 80082f6:	6923      	ldreq	r3, [r4, #16]
 80082f8:	f100 0310 	addne.w	r3, r0, #16
 80082fc:	6103      	streq	r3, [r0, #16]
 80082fe:	6961      	ldreq	r1, [r4, #20]
 8008300:	bf02      	ittt	eq
 8008302:	f104 0218 	addeq.w	r2, r4, #24
 8008306:	f100 0318 	addeq.w	r3, r0, #24
 800830a:	6141      	streq	r1, [r0, #20]
 800830c:	e7dc      	b.n	80082c8 <_realloc_r+0x2f0>
 800830e:	4603      	mov	r3, r0
 8008310:	4622      	mov	r2, r4
 8008312:	e7d9      	b.n	80082c8 <_realloc_r+0x2f0>
 8008314:	4621      	mov	r1, r4
 8008316:	f7ff fb88 	bl	8007a2a <memmove>
 800831a:	e7db      	b.n	80082d4 <_realloc_r+0x2fc>
 800831c:	4637      	mov	r7, r6
 800831e:	e6bd      	b.n	800809c <_realloc_r+0xc4>
 8008320:	4317      	orrs	r7, r2
 8008322:	f8c9 7004 	str.w	r7, [r9, #4]
 8008326:	685a      	ldr	r2, [r3, #4]
 8008328:	f042 0201 	orr.w	r2, r2, #1
 800832c:	605a      	str	r2, [r3, #4]
 800832e:	e6d1      	b.n	80080d4 <_realloc_r+0xfc>

08008330 <frexp>:
 8008330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008332:	4616      	mov	r6, r2
 8008334:	2700      	movs	r7, #0
 8008336:	6037      	str	r7, [r6, #0]
 8008338:	4f14      	ldr	r7, [pc, #80]	; (800838c <frexp+0x5c>)
 800833a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800833e:	42bb      	cmp	r3, r7
 8008340:	4604      	mov	r4, r0
 8008342:	460d      	mov	r5, r1
 8008344:	460a      	mov	r2, r1
 8008346:	dc1e      	bgt.n	8008386 <frexp+0x56>
 8008348:	4607      	mov	r7, r0
 800834a:	431f      	orrs	r7, r3
 800834c:	d01b      	beq.n	8008386 <frexp+0x56>
 800834e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008352:	da0a      	bge.n	800836a <frexp+0x3a>
 8008354:	2200      	movs	r2, #0
 8008356:	4b0e      	ldr	r3, [pc, #56]	; (8008390 <frexp+0x60>)
 8008358:	f7f8 f8be 	bl	80004d8 <__aeabi_dmul>
 800835c:	460a      	mov	r2, r1
 800835e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008362:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8008366:	4604      	mov	r4, r0
 8008368:	6031      	str	r1, [r6, #0]
 800836a:	6831      	ldr	r1, [r6, #0]
 800836c:	151b      	asrs	r3, r3, #20
 800836e:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8008372:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8008376:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800837a:	440b      	add	r3, r1
 800837c:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8008380:	6033      	str	r3, [r6, #0]
 8008382:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8008386:	4620      	mov	r0, r4
 8008388:	4629      	mov	r1, r5
 800838a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800838c:	7fefffff 	.word	0x7fefffff
 8008390:	43500000 	.word	0x43500000

08008394 <_sbrk_r>:
 8008394:	b538      	push	{r3, r4, r5, lr}
 8008396:	2300      	movs	r3, #0
 8008398:	4c05      	ldr	r4, [pc, #20]	; (80083b0 <_sbrk_r+0x1c>)
 800839a:	4605      	mov	r5, r0
 800839c:	4608      	mov	r0, r1
 800839e:	6023      	str	r3, [r4, #0]
 80083a0:	f000 fc1a 	bl	8008bd8 <_sbrk>
 80083a4:	1c43      	adds	r3, r0, #1
 80083a6:	d102      	bne.n	80083ae <_sbrk_r+0x1a>
 80083a8:	6823      	ldr	r3, [r4, #0]
 80083aa:	b103      	cbz	r3, 80083ae <_sbrk_r+0x1a>
 80083ac:	602b      	str	r3, [r5, #0]
 80083ae:	bd38      	pop	{r3, r4, r5, pc}
 80083b0:	20002120 	.word	0x20002120

080083b4 <__sread>:
 80083b4:	b510      	push	{r4, lr}
 80083b6:	460c      	mov	r4, r1
 80083b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083bc:	f000 fa54 	bl	8008868 <_read_r>
 80083c0:	2800      	cmp	r0, #0
 80083c2:	bfab      	itete	ge
 80083c4:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 80083c6:	89a3      	ldrhlt	r3, [r4, #12]
 80083c8:	181b      	addge	r3, r3, r0
 80083ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80083ce:	bfac      	ite	ge
 80083d0:	6523      	strge	r3, [r4, #80]	; 0x50
 80083d2:	81a3      	strhlt	r3, [r4, #12]
 80083d4:	bd10      	pop	{r4, pc}

080083d6 <__swrite>:
 80083d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083da:	461f      	mov	r7, r3
 80083dc:	898b      	ldrh	r3, [r1, #12]
 80083de:	4605      	mov	r5, r0
 80083e0:	05db      	lsls	r3, r3, #23
 80083e2:	460c      	mov	r4, r1
 80083e4:	4616      	mov	r6, r2
 80083e6:	d505      	bpl.n	80083f4 <__swrite+0x1e>
 80083e8:	2302      	movs	r3, #2
 80083ea:	2200      	movs	r2, #0
 80083ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083f0:	f000 fa16 	bl	8008820 <_lseek_r>
 80083f4:	89a3      	ldrh	r3, [r4, #12]
 80083f6:	4632      	mov	r2, r6
 80083f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80083fc:	81a3      	strh	r3, [r4, #12]
 80083fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008402:	463b      	mov	r3, r7
 8008404:	4628      	mov	r0, r5
 8008406:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800840a:	f000 b86b 	b.w	80084e4 <_write_r>

0800840e <__sseek>:
 800840e:	b510      	push	{r4, lr}
 8008410:	460c      	mov	r4, r1
 8008412:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008416:	f000 fa03 	bl	8008820 <_lseek_r>
 800841a:	1c43      	adds	r3, r0, #1
 800841c:	89a3      	ldrh	r3, [r4, #12]
 800841e:	bf15      	itete	ne
 8008420:	6520      	strne	r0, [r4, #80]	; 0x50
 8008422:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008426:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800842a:	81a3      	strheq	r3, [r4, #12]
 800842c:	bf18      	it	ne
 800842e:	81a3      	strhne	r3, [r4, #12]
 8008430:	bd10      	pop	{r4, pc}

08008432 <__sclose>:
 8008432:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008436:	f000 b8eb 	b.w	8008610 <_close_r>

0800843a <strncpy>:
 800843a:	b570      	push	{r4, r5, r6, lr}
 800843c:	4604      	mov	r4, r0
 800843e:	3901      	subs	r1, #1
 8008440:	b902      	cbnz	r2, 8008444 <strncpy+0xa>
 8008442:	bd70      	pop	{r4, r5, r6, pc}
 8008444:	4623      	mov	r3, r4
 8008446:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 800844a:	1e56      	subs	r6, r2, #1
 800844c:	f803 5b01 	strb.w	r5, [r3], #1
 8008450:	b92d      	cbnz	r5, 800845e <strncpy+0x24>
 8008452:	4414      	add	r4, r2
 8008454:	42a3      	cmp	r3, r4
 8008456:	d0f4      	beq.n	8008442 <strncpy+0x8>
 8008458:	f803 5b01 	strb.w	r5, [r3], #1
 800845c:	e7fa      	b.n	8008454 <strncpy+0x1a>
 800845e:	461c      	mov	r4, r3
 8008460:	4632      	mov	r2, r6
 8008462:	e7ed      	b.n	8008440 <strncpy+0x6>

08008464 <sysconf>:
 8008464:	2808      	cmp	r0, #8
 8008466:	b508      	push	{r3, lr}
 8008468:	d006      	beq.n	8008478 <sysconf+0x14>
 800846a:	f000 f8e1 	bl	8008630 <__errno>
 800846e:	2316      	movs	r3, #22
 8008470:	6003      	str	r3, [r0, #0]
 8008472:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008476:	bd08      	pop	{r3, pc}
 8008478:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800847c:	e7fb      	b.n	8008476 <sysconf+0x12>

0800847e <__sprint_r>:
 800847e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008482:	6893      	ldr	r3, [r2, #8]
 8008484:	4680      	mov	r8, r0
 8008486:	460f      	mov	r7, r1
 8008488:	4614      	mov	r4, r2
 800848a:	b91b      	cbnz	r3, 8008494 <__sprint_r+0x16>
 800848c:	4618      	mov	r0, r3
 800848e:	6053      	str	r3, [r2, #4]
 8008490:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008494:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8008496:	049d      	lsls	r5, r3, #18
 8008498:	d520      	bpl.n	80084dc <__sprint_r+0x5e>
 800849a:	6815      	ldr	r5, [r2, #0]
 800849c:	68a0      	ldr	r0, [r4, #8]
 800849e:	3508      	adds	r5, #8
 80084a0:	b918      	cbnz	r0, 80084aa <__sprint_r+0x2c>
 80084a2:	2300      	movs	r3, #0
 80084a4:	e9c4 3301 	strd	r3, r3, [r4, #4]
 80084a8:	e7f2      	b.n	8008490 <__sprint_r+0x12>
 80084aa:	f04f 0900 	mov.w	r9, #0
 80084ae:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 80084b2:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 80084b6:	45ca      	cmp	sl, r9
 80084b8:	dc05      	bgt.n	80084c6 <__sprint_r+0x48>
 80084ba:	68a3      	ldr	r3, [r4, #8]
 80084bc:	f026 0603 	bic.w	r6, r6, #3
 80084c0:	1b9e      	subs	r6, r3, r6
 80084c2:	60a6      	str	r6, [r4, #8]
 80084c4:	e7ea      	b.n	800849c <__sprint_r+0x1e>
 80084c6:	463a      	mov	r2, r7
 80084c8:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80084cc:	4640      	mov	r0, r8
 80084ce:	f000 f94d 	bl	800876c <_fputwc_r>
 80084d2:	1c43      	adds	r3, r0, #1
 80084d4:	d0e5      	beq.n	80084a2 <__sprint_r+0x24>
 80084d6:	f109 0901 	add.w	r9, r9, #1
 80084da:	e7ec      	b.n	80084b6 <__sprint_r+0x38>
 80084dc:	f7fe fe6c 	bl	80071b8 <__sfvwrite_r>
 80084e0:	e7df      	b.n	80084a2 <__sprint_r+0x24>
	...

080084e4 <_write_r>:
 80084e4:	b538      	push	{r3, r4, r5, lr}
 80084e6:	4605      	mov	r5, r0
 80084e8:	4608      	mov	r0, r1
 80084ea:	4611      	mov	r1, r2
 80084ec:	2200      	movs	r2, #0
 80084ee:	4c05      	ldr	r4, [pc, #20]	; (8008504 <_write_r+0x20>)
 80084f0:	6022      	str	r2, [r4, #0]
 80084f2:	461a      	mov	r2, r3
 80084f4:	f7f9 fe28 	bl	8002148 <_write>
 80084f8:	1c43      	adds	r3, r0, #1
 80084fa:	d102      	bne.n	8008502 <_write_r+0x1e>
 80084fc:	6823      	ldr	r3, [r4, #0]
 80084fe:	b103      	cbz	r3, 8008502 <_write_r+0x1e>
 8008500:	602b      	str	r3, [r5, #0]
 8008502:	bd38      	pop	{r3, r4, r5, pc}
 8008504:	20002120 	.word	0x20002120

08008508 <__register_exitproc>:
 8008508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800850c:	4c26      	ldr	r4, [pc, #152]	; (80085a8 <__register_exitproc+0xa0>)
 800850e:	4606      	mov	r6, r0
 8008510:	6820      	ldr	r0, [r4, #0]
 8008512:	4698      	mov	r8, r3
 8008514:	460f      	mov	r7, r1
 8008516:	4691      	mov	r9, r2
 8008518:	f7fe ffca 	bl	80074b0 <__retarget_lock_acquire_recursive>
 800851c:	4b23      	ldr	r3, [pc, #140]	; (80085ac <__register_exitproc+0xa4>)
 800851e:	681d      	ldr	r5, [r3, #0]
 8008520:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 8008524:	b918      	cbnz	r0, 800852e <__register_exitproc+0x26>
 8008526:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 800852a:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 800852e:	6843      	ldr	r3, [r0, #4]
 8008530:	2b1f      	cmp	r3, #31
 8008532:	dd19      	ble.n	8008568 <__register_exitproc+0x60>
 8008534:	4b1e      	ldr	r3, [pc, #120]	; (80085b0 <__register_exitproc+0xa8>)
 8008536:	b933      	cbnz	r3, 8008546 <__register_exitproc+0x3e>
 8008538:	6820      	ldr	r0, [r4, #0]
 800853a:	f7fe ffba 	bl	80074b2 <__retarget_lock_release_recursive>
 800853e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008542:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008546:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800854a:	f3af 8000 	nop.w
 800854e:	2800      	cmp	r0, #0
 8008550:	d0f2      	beq.n	8008538 <__register_exitproc+0x30>
 8008552:	2200      	movs	r2, #0
 8008554:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8008558:	6042      	str	r2, [r0, #4]
 800855a:	6003      	str	r3, [r0, #0]
 800855c:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 8008560:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 8008564:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 8008568:	6843      	ldr	r3, [r0, #4]
 800856a:	b19e      	cbz	r6, 8008594 <__register_exitproc+0x8c>
 800856c:	2201      	movs	r2, #1
 800856e:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 8008572:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 8008576:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 800857a:	409a      	lsls	r2, r3
 800857c:	4311      	orrs	r1, r2
 800857e:	2e02      	cmp	r6, #2
 8008580:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 8008584:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 8008588:	bf02      	ittt	eq
 800858a:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 800858e:	430a      	orreq	r2, r1
 8008590:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 8008594:	1c5a      	adds	r2, r3, #1
 8008596:	3302      	adds	r3, #2
 8008598:	6042      	str	r2, [r0, #4]
 800859a:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 800859e:	6820      	ldr	r0, [r4, #0]
 80085a0:	f7fe ff87 	bl	80074b2 <__retarget_lock_release_recursive>
 80085a4:	2000      	movs	r0, #0
 80085a6:	e7cc      	b.n	8008542 <__register_exitproc+0x3a>
 80085a8:	200017c8 	.word	0x200017c8
 80085ac:	08008c60 	.word	0x08008c60
 80085b0:	00000000 	.word	0x00000000

080085b4 <_calloc_r>:
 80085b4:	b510      	push	{r4, lr}
 80085b6:	4351      	muls	r1, r2
 80085b8:	f7fe ffe8 	bl	800758c <_malloc_r>
 80085bc:	4604      	mov	r4, r0
 80085be:	b198      	cbz	r0, 80085e8 <_calloc_r+0x34>
 80085c0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80085c4:	f022 0203 	bic.w	r2, r2, #3
 80085c8:	3a04      	subs	r2, #4
 80085ca:	2a24      	cmp	r2, #36	; 0x24
 80085cc:	d81b      	bhi.n	8008606 <_calloc_r+0x52>
 80085ce:	2a13      	cmp	r2, #19
 80085d0:	d917      	bls.n	8008602 <_calloc_r+0x4e>
 80085d2:	2100      	movs	r1, #0
 80085d4:	2a1b      	cmp	r2, #27
 80085d6:	e9c0 1100 	strd	r1, r1, [r0]
 80085da:	d807      	bhi.n	80085ec <_calloc_r+0x38>
 80085dc:	f100 0308 	add.w	r3, r0, #8
 80085e0:	2200      	movs	r2, #0
 80085e2:	e9c3 2200 	strd	r2, r2, [r3]
 80085e6:	609a      	str	r2, [r3, #8]
 80085e8:	4620      	mov	r0, r4
 80085ea:	bd10      	pop	{r4, pc}
 80085ec:	2a24      	cmp	r2, #36	; 0x24
 80085ee:	e9c0 1102 	strd	r1, r1, [r0, #8]
 80085f2:	bf11      	iteee	ne
 80085f4:	f100 0310 	addne.w	r3, r0, #16
 80085f8:	6101      	streq	r1, [r0, #16]
 80085fa:	f100 0318 	addeq.w	r3, r0, #24
 80085fe:	6141      	streq	r1, [r0, #20]
 8008600:	e7ee      	b.n	80085e0 <_calloc_r+0x2c>
 8008602:	4603      	mov	r3, r0
 8008604:	e7ec      	b.n	80085e0 <_calloc_r+0x2c>
 8008606:	2100      	movs	r1, #0
 8008608:	f7fc fa3a 	bl	8004a80 <memset>
 800860c:	e7ec      	b.n	80085e8 <_calloc_r+0x34>
	...

08008610 <_close_r>:
 8008610:	b538      	push	{r3, r4, r5, lr}
 8008612:	2300      	movs	r3, #0
 8008614:	4c05      	ldr	r4, [pc, #20]	; (800862c <_close_r+0x1c>)
 8008616:	4605      	mov	r5, r0
 8008618:	4608      	mov	r0, r1
 800861a:	6023      	str	r3, [r4, #0]
 800861c:	f000 fab4 	bl	8008b88 <_close>
 8008620:	1c43      	adds	r3, r0, #1
 8008622:	d102      	bne.n	800862a <_close_r+0x1a>
 8008624:	6823      	ldr	r3, [r4, #0]
 8008626:	b103      	cbz	r3, 800862a <_close_r+0x1a>
 8008628:	602b      	str	r3, [r5, #0]
 800862a:	bd38      	pop	{r3, r4, r5, pc}
 800862c:	20002120 	.word	0x20002120

08008630 <__errno>:
 8008630:	4b01      	ldr	r3, [pc, #4]	; (8008638 <__errno+0x8>)
 8008632:	6818      	ldr	r0, [r3, #0]
 8008634:	4770      	bx	lr
 8008636:	bf00      	nop
 8008638:	20001398 	.word	0x20001398

0800863c <_fclose_r>:
 800863c:	b570      	push	{r4, r5, r6, lr}
 800863e:	4606      	mov	r6, r0
 8008640:	460c      	mov	r4, r1
 8008642:	b911      	cbnz	r1, 800864a <_fclose_r+0xe>
 8008644:	2500      	movs	r5, #0
 8008646:	4628      	mov	r0, r5
 8008648:	bd70      	pop	{r4, r5, r6, pc}
 800864a:	b118      	cbz	r0, 8008654 <_fclose_r+0x18>
 800864c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800864e:	b90b      	cbnz	r3, 8008654 <_fclose_r+0x18>
 8008650:	f7fe fc66 	bl	8006f20 <__sinit>
 8008654:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008656:	07d8      	lsls	r0, r3, #31
 8008658:	d405      	bmi.n	8008666 <_fclose_r+0x2a>
 800865a:	89a3      	ldrh	r3, [r4, #12]
 800865c:	0599      	lsls	r1, r3, #22
 800865e:	d402      	bmi.n	8008666 <_fclose_r+0x2a>
 8008660:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008662:	f7fe ff25 	bl	80074b0 <__retarget_lock_acquire_recursive>
 8008666:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800866a:	b93b      	cbnz	r3, 800867c <_fclose_r+0x40>
 800866c:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800866e:	f015 0501 	ands.w	r5, r5, #1
 8008672:	d1e7      	bne.n	8008644 <_fclose_r+0x8>
 8008674:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008676:	f7fe ff1c 	bl	80074b2 <__retarget_lock_release_recursive>
 800867a:	e7e4      	b.n	8008646 <_fclose_r+0xa>
 800867c:	4621      	mov	r1, r4
 800867e:	4630      	mov	r0, r6
 8008680:	f7fe fb54 	bl	8006d2c <__sflush_r>
 8008684:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008686:	4605      	mov	r5, r0
 8008688:	b133      	cbz	r3, 8008698 <_fclose_r+0x5c>
 800868a:	69e1      	ldr	r1, [r4, #28]
 800868c:	4630      	mov	r0, r6
 800868e:	4798      	blx	r3
 8008690:	2800      	cmp	r0, #0
 8008692:	bfb8      	it	lt
 8008694:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 8008698:	89a3      	ldrh	r3, [r4, #12]
 800869a:	061a      	lsls	r2, r3, #24
 800869c:	d503      	bpl.n	80086a6 <_fclose_r+0x6a>
 800869e:	6921      	ldr	r1, [r4, #16]
 80086a0:	4630      	mov	r0, r6
 80086a2:	f7fe fccd 	bl	8007040 <_free_r>
 80086a6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80086a8:	b141      	cbz	r1, 80086bc <_fclose_r+0x80>
 80086aa:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80086ae:	4299      	cmp	r1, r3
 80086b0:	d002      	beq.n	80086b8 <_fclose_r+0x7c>
 80086b2:	4630      	mov	r0, r6
 80086b4:	f7fe fcc4 	bl	8007040 <_free_r>
 80086b8:	2300      	movs	r3, #0
 80086ba:	6323      	str	r3, [r4, #48]	; 0x30
 80086bc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80086be:	b121      	cbz	r1, 80086ca <_fclose_r+0x8e>
 80086c0:	4630      	mov	r0, r6
 80086c2:	f7fe fcbd 	bl	8007040 <_free_r>
 80086c6:	2300      	movs	r3, #0
 80086c8:	6463      	str	r3, [r4, #68]	; 0x44
 80086ca:	f7fe fc11 	bl	8006ef0 <__sfp_lock_acquire>
 80086ce:	2300      	movs	r3, #0
 80086d0:	81a3      	strh	r3, [r4, #12]
 80086d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80086d4:	07db      	lsls	r3, r3, #31
 80086d6:	d402      	bmi.n	80086de <_fclose_r+0xa2>
 80086d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086da:	f7fe feea 	bl	80074b2 <__retarget_lock_release_recursive>
 80086de:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086e0:	f7fe fee5 	bl	80074ae <__retarget_lock_close_recursive>
 80086e4:	f7fe fc0a 	bl	8006efc <__sfp_lock_release>
 80086e8:	e7ad      	b.n	8008646 <_fclose_r+0xa>

080086ea <__fputwc>:
 80086ea:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80086ee:	4680      	mov	r8, r0
 80086f0:	460e      	mov	r6, r1
 80086f2:	4614      	mov	r4, r2
 80086f4:	f000 f886 	bl	8008804 <__locale_mb_cur_max>
 80086f8:	2801      	cmp	r0, #1
 80086fa:	d11c      	bne.n	8008736 <__fputwc+0x4c>
 80086fc:	1e73      	subs	r3, r6, #1
 80086fe:	2bfe      	cmp	r3, #254	; 0xfe
 8008700:	d819      	bhi.n	8008736 <__fputwc+0x4c>
 8008702:	4605      	mov	r5, r0
 8008704:	f88d 6004 	strb.w	r6, [sp, #4]
 8008708:	2700      	movs	r7, #0
 800870a:	f10d 0904 	add.w	r9, sp, #4
 800870e:	42af      	cmp	r7, r5
 8008710:	d020      	beq.n	8008754 <__fputwc+0x6a>
 8008712:	68a3      	ldr	r3, [r4, #8]
 8008714:	f817 1009 	ldrb.w	r1, [r7, r9]
 8008718:	3b01      	subs	r3, #1
 800871a:	2b00      	cmp	r3, #0
 800871c:	60a3      	str	r3, [r4, #8]
 800871e:	da04      	bge.n	800872a <__fputwc+0x40>
 8008720:	69a2      	ldr	r2, [r4, #24]
 8008722:	4293      	cmp	r3, r2
 8008724:	db1a      	blt.n	800875c <__fputwc+0x72>
 8008726:	290a      	cmp	r1, #10
 8008728:	d018      	beq.n	800875c <__fputwc+0x72>
 800872a:	6823      	ldr	r3, [r4, #0]
 800872c:	1c5a      	adds	r2, r3, #1
 800872e:	6022      	str	r2, [r4, #0]
 8008730:	7019      	strb	r1, [r3, #0]
 8008732:	3701      	adds	r7, #1
 8008734:	e7eb      	b.n	800870e <__fputwc+0x24>
 8008736:	4632      	mov	r2, r6
 8008738:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800873c:	a901      	add	r1, sp, #4
 800873e:	4640      	mov	r0, r8
 8008740:	f000 f8ee 	bl	8008920 <_wcrtomb_r>
 8008744:	1c42      	adds	r2, r0, #1
 8008746:	4605      	mov	r5, r0
 8008748:	d1de      	bne.n	8008708 <__fputwc+0x1e>
 800874a:	4606      	mov	r6, r0
 800874c:	89a3      	ldrh	r3, [r4, #12]
 800874e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008752:	81a3      	strh	r3, [r4, #12]
 8008754:	4630      	mov	r0, r6
 8008756:	b003      	add	sp, #12
 8008758:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800875c:	4622      	mov	r2, r4
 800875e:	4640      	mov	r0, r8
 8008760:	f000 f894 	bl	800888c <__swbuf_r>
 8008764:	1c43      	adds	r3, r0, #1
 8008766:	d1e4      	bne.n	8008732 <__fputwc+0x48>
 8008768:	4606      	mov	r6, r0
 800876a:	e7f3      	b.n	8008754 <__fputwc+0x6a>

0800876c <_fputwc_r>:
 800876c:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800876e:	b570      	push	{r4, r5, r6, lr}
 8008770:	07db      	lsls	r3, r3, #31
 8008772:	4605      	mov	r5, r0
 8008774:	460e      	mov	r6, r1
 8008776:	4614      	mov	r4, r2
 8008778:	d405      	bmi.n	8008786 <_fputwc_r+0x1a>
 800877a:	8993      	ldrh	r3, [r2, #12]
 800877c:	0598      	lsls	r0, r3, #22
 800877e:	d402      	bmi.n	8008786 <_fputwc_r+0x1a>
 8008780:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8008782:	f7fe fe95 	bl	80074b0 <__retarget_lock_acquire_recursive>
 8008786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800878a:	0499      	lsls	r1, r3, #18
 800878c:	d406      	bmi.n	800879c <_fputwc_r+0x30>
 800878e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008792:	81a3      	strh	r3, [r4, #12]
 8008794:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008796:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800879a:	6663      	str	r3, [r4, #100]	; 0x64
 800879c:	4622      	mov	r2, r4
 800879e:	4628      	mov	r0, r5
 80087a0:	4631      	mov	r1, r6
 80087a2:	f7ff ffa2 	bl	80086ea <__fputwc>
 80087a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80087a8:	4605      	mov	r5, r0
 80087aa:	07da      	lsls	r2, r3, #31
 80087ac:	d405      	bmi.n	80087ba <_fputwc_r+0x4e>
 80087ae:	89a3      	ldrh	r3, [r4, #12]
 80087b0:	059b      	lsls	r3, r3, #22
 80087b2:	d402      	bmi.n	80087ba <_fputwc_r+0x4e>
 80087b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087b6:	f7fe fe7c 	bl	80074b2 <__retarget_lock_release_recursive>
 80087ba:	4628      	mov	r0, r5
 80087bc:	bd70      	pop	{r4, r5, r6, pc}
	...

080087c0 <_fstat_r>:
 80087c0:	b538      	push	{r3, r4, r5, lr}
 80087c2:	2300      	movs	r3, #0
 80087c4:	4c06      	ldr	r4, [pc, #24]	; (80087e0 <_fstat_r+0x20>)
 80087c6:	4605      	mov	r5, r0
 80087c8:	4608      	mov	r0, r1
 80087ca:	4611      	mov	r1, r2
 80087cc:	6023      	str	r3, [r4, #0]
 80087ce:	f000 f9e3 	bl	8008b98 <_fstat>
 80087d2:	1c43      	adds	r3, r0, #1
 80087d4:	d102      	bne.n	80087dc <_fstat_r+0x1c>
 80087d6:	6823      	ldr	r3, [r4, #0]
 80087d8:	b103      	cbz	r3, 80087dc <_fstat_r+0x1c>
 80087da:	602b      	str	r3, [r5, #0]
 80087dc:	bd38      	pop	{r3, r4, r5, pc}
 80087de:	bf00      	nop
 80087e0:	20002120 	.word	0x20002120

080087e4 <_isatty_r>:
 80087e4:	b538      	push	{r3, r4, r5, lr}
 80087e6:	2300      	movs	r3, #0
 80087e8:	4c05      	ldr	r4, [pc, #20]	; (8008800 <_isatty_r+0x1c>)
 80087ea:	4605      	mov	r5, r0
 80087ec:	4608      	mov	r0, r1
 80087ee:	6023      	str	r3, [r4, #0]
 80087f0:	f000 f9da 	bl	8008ba8 <_isatty>
 80087f4:	1c43      	adds	r3, r0, #1
 80087f6:	d102      	bne.n	80087fe <_isatty_r+0x1a>
 80087f8:	6823      	ldr	r3, [r4, #0]
 80087fa:	b103      	cbz	r3, 80087fe <_isatty_r+0x1a>
 80087fc:	602b      	str	r3, [r5, #0]
 80087fe:	bd38      	pop	{r3, r4, r5, pc}
 8008800:	20002120 	.word	0x20002120

08008804 <__locale_mb_cur_max>:
 8008804:	4b04      	ldr	r3, [pc, #16]	; (8008818 <__locale_mb_cur_max+0x14>)
 8008806:	4a05      	ldr	r2, [pc, #20]	; (800881c <__locale_mb_cur_max+0x18>)
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800880c:	2b00      	cmp	r3, #0
 800880e:	bf08      	it	eq
 8008810:	4613      	moveq	r3, r2
 8008812:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8008816:	4770      	bx	lr
 8008818:	20001398 	.word	0x20001398
 800881c:	20001bdc 	.word	0x20001bdc

08008820 <_lseek_r>:
 8008820:	b538      	push	{r3, r4, r5, lr}
 8008822:	4605      	mov	r5, r0
 8008824:	4608      	mov	r0, r1
 8008826:	4611      	mov	r1, r2
 8008828:	2200      	movs	r2, #0
 800882a:	4c05      	ldr	r4, [pc, #20]	; (8008840 <_lseek_r+0x20>)
 800882c:	6022      	str	r2, [r4, #0]
 800882e:	461a      	mov	r2, r3
 8008830:	f000 f9c2 	bl	8008bb8 <_lseek>
 8008834:	1c43      	adds	r3, r0, #1
 8008836:	d102      	bne.n	800883e <_lseek_r+0x1e>
 8008838:	6823      	ldr	r3, [r4, #0]
 800883a:	b103      	cbz	r3, 800883e <_lseek_r+0x1e>
 800883c:	602b      	str	r3, [r5, #0]
 800883e:	bd38      	pop	{r3, r4, r5, pc}
 8008840:	20002120 	.word	0x20002120

08008844 <__ascii_mbtowc>:
 8008844:	b082      	sub	sp, #8
 8008846:	b901      	cbnz	r1, 800884a <__ascii_mbtowc+0x6>
 8008848:	a901      	add	r1, sp, #4
 800884a:	b142      	cbz	r2, 800885e <__ascii_mbtowc+0x1a>
 800884c:	b14b      	cbz	r3, 8008862 <__ascii_mbtowc+0x1e>
 800884e:	7813      	ldrb	r3, [r2, #0]
 8008850:	600b      	str	r3, [r1, #0]
 8008852:	7812      	ldrb	r2, [r2, #0]
 8008854:	1c10      	adds	r0, r2, #0
 8008856:	bf18      	it	ne
 8008858:	2001      	movne	r0, #1
 800885a:	b002      	add	sp, #8
 800885c:	4770      	bx	lr
 800885e:	4610      	mov	r0, r2
 8008860:	e7fb      	b.n	800885a <__ascii_mbtowc+0x16>
 8008862:	f06f 0001 	mvn.w	r0, #1
 8008866:	e7f8      	b.n	800885a <__ascii_mbtowc+0x16>

08008868 <_read_r>:
 8008868:	b538      	push	{r3, r4, r5, lr}
 800886a:	4605      	mov	r5, r0
 800886c:	4608      	mov	r0, r1
 800886e:	4611      	mov	r1, r2
 8008870:	2200      	movs	r2, #0
 8008872:	4c05      	ldr	r4, [pc, #20]	; (8008888 <_read_r+0x20>)
 8008874:	6022      	str	r2, [r4, #0]
 8008876:	461a      	mov	r2, r3
 8008878:	f000 f9a6 	bl	8008bc8 <_read>
 800887c:	1c43      	adds	r3, r0, #1
 800887e:	d102      	bne.n	8008886 <_read_r+0x1e>
 8008880:	6823      	ldr	r3, [r4, #0]
 8008882:	b103      	cbz	r3, 8008886 <_read_r+0x1e>
 8008884:	602b      	str	r3, [r5, #0]
 8008886:	bd38      	pop	{r3, r4, r5, pc}
 8008888:	20002120 	.word	0x20002120

0800888c <__swbuf_r>:
 800888c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800888e:	460d      	mov	r5, r1
 8008890:	4614      	mov	r4, r2
 8008892:	4606      	mov	r6, r0
 8008894:	b118      	cbz	r0, 800889e <__swbuf_r+0x12>
 8008896:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008898:	b90b      	cbnz	r3, 800889e <__swbuf_r+0x12>
 800889a:	f7fe fb41 	bl	8006f20 <__sinit>
 800889e:	69a3      	ldr	r3, [r4, #24]
 80088a0:	60a3      	str	r3, [r4, #8]
 80088a2:	89a3      	ldrh	r3, [r4, #12]
 80088a4:	0719      	lsls	r1, r3, #28
 80088a6:	d528      	bpl.n	80088fa <__swbuf_r+0x6e>
 80088a8:	6923      	ldr	r3, [r4, #16]
 80088aa:	b333      	cbz	r3, 80088fa <__swbuf_r+0x6e>
 80088ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088b0:	b2ed      	uxtb	r5, r5
 80088b2:	049a      	lsls	r2, r3, #18
 80088b4:	462f      	mov	r7, r5
 80088b6:	d52a      	bpl.n	800890e <__swbuf_r+0x82>
 80088b8:	6923      	ldr	r3, [r4, #16]
 80088ba:	6820      	ldr	r0, [r4, #0]
 80088bc:	1ac0      	subs	r0, r0, r3
 80088be:	6963      	ldr	r3, [r4, #20]
 80088c0:	4283      	cmp	r3, r0
 80088c2:	dc04      	bgt.n	80088ce <__swbuf_r+0x42>
 80088c4:	4621      	mov	r1, r4
 80088c6:	4630      	mov	r0, r6
 80088c8:	f7fe fabe 	bl	8006e48 <_fflush_r>
 80088cc:	b9d8      	cbnz	r0, 8008906 <__swbuf_r+0x7a>
 80088ce:	68a3      	ldr	r3, [r4, #8]
 80088d0:	3001      	adds	r0, #1
 80088d2:	3b01      	subs	r3, #1
 80088d4:	60a3      	str	r3, [r4, #8]
 80088d6:	6823      	ldr	r3, [r4, #0]
 80088d8:	1c5a      	adds	r2, r3, #1
 80088da:	6022      	str	r2, [r4, #0]
 80088dc:	701d      	strb	r5, [r3, #0]
 80088de:	6963      	ldr	r3, [r4, #20]
 80088e0:	4283      	cmp	r3, r0
 80088e2:	d004      	beq.n	80088ee <__swbuf_r+0x62>
 80088e4:	89a3      	ldrh	r3, [r4, #12]
 80088e6:	07db      	lsls	r3, r3, #31
 80088e8:	d50f      	bpl.n	800890a <__swbuf_r+0x7e>
 80088ea:	2d0a      	cmp	r5, #10
 80088ec:	d10d      	bne.n	800890a <__swbuf_r+0x7e>
 80088ee:	4621      	mov	r1, r4
 80088f0:	4630      	mov	r0, r6
 80088f2:	f7fe faa9 	bl	8006e48 <_fflush_r>
 80088f6:	b140      	cbz	r0, 800890a <__swbuf_r+0x7e>
 80088f8:	e005      	b.n	8008906 <__swbuf_r+0x7a>
 80088fa:	4621      	mov	r1, r4
 80088fc:	4630      	mov	r0, r6
 80088fe:	f7fd fb7d 	bl	8005ffc <__swsetup_r>
 8008902:	2800      	cmp	r0, #0
 8008904:	d0d2      	beq.n	80088ac <__swbuf_r+0x20>
 8008906:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800890a:	4638      	mov	r0, r7
 800890c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800890e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008912:	81a3      	strh	r3, [r4, #12]
 8008914:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008916:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800891a:	6663      	str	r3, [r4, #100]	; 0x64
 800891c:	e7cc      	b.n	80088b8 <__swbuf_r+0x2c>
	...

08008920 <_wcrtomb_r>:
 8008920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008922:	4c0f      	ldr	r4, [pc, #60]	; (8008960 <_wcrtomb_r+0x40>)
 8008924:	b085      	sub	sp, #20
 8008926:	6824      	ldr	r4, [r4, #0]
 8008928:	4605      	mov	r5, r0
 800892a:	461e      	mov	r6, r3
 800892c:	6b64      	ldr	r4, [r4, #52]	; 0x34
 800892e:	b981      	cbnz	r1, 8008952 <_wcrtomb_r+0x32>
 8008930:	4a0c      	ldr	r2, [pc, #48]	; (8008964 <_wcrtomb_r+0x44>)
 8008932:	2c00      	cmp	r4, #0
 8008934:	bf08      	it	eq
 8008936:	4614      	moveq	r4, r2
 8008938:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800893c:	460a      	mov	r2, r1
 800893e:	a901      	add	r1, sp, #4
 8008940:	47a0      	blx	r4
 8008942:	1c43      	adds	r3, r0, #1
 8008944:	bf01      	itttt	eq
 8008946:	2300      	moveq	r3, #0
 8008948:	6033      	streq	r3, [r6, #0]
 800894a:	238a      	moveq	r3, #138	; 0x8a
 800894c:	602b      	streq	r3, [r5, #0]
 800894e:	b005      	add	sp, #20
 8008950:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008952:	4f04      	ldr	r7, [pc, #16]	; (8008964 <_wcrtomb_r+0x44>)
 8008954:	2c00      	cmp	r4, #0
 8008956:	bf08      	it	eq
 8008958:	463c      	moveq	r4, r7
 800895a:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800895e:	e7ef      	b.n	8008940 <_wcrtomb_r+0x20>
 8008960:	20001398 	.word	0x20001398
 8008964:	20001bdc 	.word	0x20001bdc

08008968 <__ascii_wctomb>:
 8008968:	b149      	cbz	r1, 800897e <__ascii_wctomb+0x16>
 800896a:	2aff      	cmp	r2, #255	; 0xff
 800896c:	bf8b      	itete	hi
 800896e:	238a      	movhi	r3, #138	; 0x8a
 8008970:	700a      	strbls	r2, [r1, #0]
 8008972:	6003      	strhi	r3, [r0, #0]
 8008974:	2001      	movls	r0, #1
 8008976:	bf88      	it	hi
 8008978:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800897c:	4770      	bx	lr
 800897e:	4608      	mov	r0, r1
 8008980:	4770      	bx	lr
	...

08008984 <sqrt>:
 8008984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008988:	b08b      	sub	sp, #44	; 0x2c
 800898a:	4604      	mov	r4, r0
 800898c:	460d      	mov	r5, r1
 800898e:	f000 f84d 	bl	8008a2c <__ieee754_sqrt>
 8008992:	4b24      	ldr	r3, [pc, #144]	; (8008a24 <sqrt+0xa0>)
 8008994:	4680      	mov	r8, r0
 8008996:	f993 a000 	ldrsb.w	sl, [r3]
 800899a:	4689      	mov	r9, r1
 800899c:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 80089a0:	d02b      	beq.n	80089fa <sqrt+0x76>
 80089a2:	4622      	mov	r2, r4
 80089a4:	462b      	mov	r3, r5
 80089a6:	4620      	mov	r0, r4
 80089a8:	4629      	mov	r1, r5
 80089aa:	f7f8 f82f 	bl	8000a0c <__aeabi_dcmpun>
 80089ae:	4683      	mov	fp, r0
 80089b0:	bb18      	cbnz	r0, 80089fa <sqrt+0x76>
 80089b2:	2600      	movs	r6, #0
 80089b4:	2700      	movs	r7, #0
 80089b6:	4632      	mov	r2, r6
 80089b8:	463b      	mov	r3, r7
 80089ba:	4620      	mov	r0, r4
 80089bc:	4629      	mov	r1, r5
 80089be:	f7f7 fffd 	bl	80009bc <__aeabi_dcmplt>
 80089c2:	b1d0      	cbz	r0, 80089fa <sqrt+0x76>
 80089c4:	2301      	movs	r3, #1
 80089c6:	9300      	str	r3, [sp, #0]
 80089c8:	4b17      	ldr	r3, [pc, #92]	; (8008a28 <sqrt+0xa4>)
 80089ca:	f8cd b020 	str.w	fp, [sp, #32]
 80089ce:	9301      	str	r3, [sp, #4]
 80089d0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80089d4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80089d8:	f1ba 0f00 	cmp.w	sl, #0
 80089dc:	d112      	bne.n	8008a04 <sqrt+0x80>
 80089de:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80089e2:	4668      	mov	r0, sp
 80089e4:	f000 f8ce 	bl	8008b84 <matherr>
 80089e8:	b1b8      	cbz	r0, 8008a1a <sqrt+0x96>
 80089ea:	9b08      	ldr	r3, [sp, #32]
 80089ec:	b11b      	cbz	r3, 80089f6 <sqrt+0x72>
 80089ee:	f7ff fe1f 	bl	8008630 <__errno>
 80089f2:	9b08      	ldr	r3, [sp, #32]
 80089f4:	6003      	str	r3, [r0, #0]
 80089f6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 80089fa:	4640      	mov	r0, r8
 80089fc:	4649      	mov	r1, r9
 80089fe:	b00b      	add	sp, #44	; 0x2c
 8008a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a04:	4632      	mov	r2, r6
 8008a06:	463b      	mov	r3, r7
 8008a08:	4630      	mov	r0, r6
 8008a0a:	4639      	mov	r1, r7
 8008a0c:	f7f7 fe8e 	bl	800072c <__aeabi_ddiv>
 8008a10:	f1ba 0f02 	cmp.w	sl, #2
 8008a14:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008a18:	d1e3      	bne.n	80089e2 <sqrt+0x5e>
 8008a1a:	f7ff fe09 	bl	8008630 <__errno>
 8008a1e:	2321      	movs	r3, #33	; 0x21
 8008a20:	6003      	str	r3, [r0, #0]
 8008a22:	e7e2      	b.n	80089ea <sqrt+0x66>
 8008a24:	20001d48 	.word	0x20001d48
 8008a28:	08008ecf 	.word	0x08008ecf

08008a2c <__ieee754_sqrt>:
 8008a2c:	4b54      	ldr	r3, [pc, #336]	; (8008b80 <__ieee754_sqrt+0x154>)
 8008a2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a32:	438b      	bics	r3, r1
 8008a34:	4606      	mov	r6, r0
 8008a36:	460d      	mov	r5, r1
 8008a38:	460a      	mov	r2, r1
 8008a3a:	460c      	mov	r4, r1
 8008a3c:	d10f      	bne.n	8008a5e <__ieee754_sqrt+0x32>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	460b      	mov	r3, r1
 8008a42:	f7f7 fd49 	bl	80004d8 <__aeabi_dmul>
 8008a46:	4602      	mov	r2, r0
 8008a48:	460b      	mov	r3, r1
 8008a4a:	4630      	mov	r0, r6
 8008a4c:	4629      	mov	r1, r5
 8008a4e:	f7f7 fb8d 	bl	800016c <__adddf3>
 8008a52:	4606      	mov	r6, r0
 8008a54:	460d      	mov	r5, r1
 8008a56:	4630      	mov	r0, r6
 8008a58:	4629      	mov	r1, r5
 8008a5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a5e:	2900      	cmp	r1, #0
 8008a60:	4607      	mov	r7, r0
 8008a62:	4603      	mov	r3, r0
 8008a64:	dc0e      	bgt.n	8008a84 <__ieee754_sqrt+0x58>
 8008a66:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8008a6a:	ea5c 0707 	orrs.w	r7, ip, r7
 8008a6e:	d0f2      	beq.n	8008a56 <__ieee754_sqrt+0x2a>
 8008a70:	b141      	cbz	r1, 8008a84 <__ieee754_sqrt+0x58>
 8008a72:	4602      	mov	r2, r0
 8008a74:	460b      	mov	r3, r1
 8008a76:	f7f7 fb77 	bl	8000168 <__aeabi_dsub>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	460b      	mov	r3, r1
 8008a7e:	f7f7 fe55 	bl	800072c <__aeabi_ddiv>
 8008a82:	e7e6      	b.n	8008a52 <__ieee754_sqrt+0x26>
 8008a84:	1512      	asrs	r2, r2, #20
 8008a86:	d074      	beq.n	8008b72 <__ieee754_sqrt+0x146>
 8008a88:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8008a8c:	07d5      	lsls	r5, r2, #31
 8008a8e:	f04f 0500 	mov.w	r5, #0
 8008a92:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008a96:	bf48      	it	mi
 8008a98:	0fd9      	lsrmi	r1, r3, #31
 8008a9a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8008a9e:	bf44      	itt	mi
 8008aa0:	005b      	lslmi	r3, r3, #1
 8008aa2:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8008aa6:	1051      	asrs	r1, r2, #1
 8008aa8:	0fda      	lsrs	r2, r3, #31
 8008aaa:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8008aae:	4628      	mov	r0, r5
 8008ab0:	2216      	movs	r2, #22
 8008ab2:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8008ab6:	005b      	lsls	r3, r3, #1
 8008ab8:	1987      	adds	r7, r0, r6
 8008aba:	42a7      	cmp	r7, r4
 8008abc:	bfde      	ittt	le
 8008abe:	19b8      	addle	r0, r7, r6
 8008ac0:	1be4      	suble	r4, r4, r7
 8008ac2:	19ad      	addle	r5, r5, r6
 8008ac4:	0fdf      	lsrs	r7, r3, #31
 8008ac6:	3a01      	subs	r2, #1
 8008ac8:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8008acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ad0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008ad4:	d1f0      	bne.n	8008ab8 <__ieee754_sqrt+0x8c>
 8008ad6:	f04f 0c20 	mov.w	ip, #32
 8008ada:	4696      	mov	lr, r2
 8008adc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008ae0:	4284      	cmp	r4, r0
 8008ae2:	eb06 070e 	add.w	r7, r6, lr
 8008ae6:	dc02      	bgt.n	8008aee <__ieee754_sqrt+0xc2>
 8008ae8:	d112      	bne.n	8008b10 <__ieee754_sqrt+0xe4>
 8008aea:	429f      	cmp	r7, r3
 8008aec:	d810      	bhi.n	8008b10 <__ieee754_sqrt+0xe4>
 8008aee:	2f00      	cmp	r7, #0
 8008af0:	eb07 0e06 	add.w	lr, r7, r6
 8008af4:	da42      	bge.n	8008b7c <__ieee754_sqrt+0x150>
 8008af6:	f1be 0f00 	cmp.w	lr, #0
 8008afa:	db3f      	blt.n	8008b7c <__ieee754_sqrt+0x150>
 8008afc:	f100 0801 	add.w	r8, r0, #1
 8008b00:	1a24      	subs	r4, r4, r0
 8008b02:	4640      	mov	r0, r8
 8008b04:	429f      	cmp	r7, r3
 8008b06:	bf88      	it	hi
 8008b08:	f104 34ff 	addhi.w	r4, r4, #4294967295	; 0xffffffff
 8008b0c:	1bdb      	subs	r3, r3, r7
 8008b0e:	4432      	add	r2, r6
 8008b10:	0064      	lsls	r4, r4, #1
 8008b12:	f1bc 0c01 	subs.w	ip, ip, #1
 8008b16:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 8008b1a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008b1e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008b22:	d1dd      	bne.n	8008ae0 <__ieee754_sqrt+0xb4>
 8008b24:	4323      	orrs	r3, r4
 8008b26:	d006      	beq.n	8008b36 <__ieee754_sqrt+0x10a>
 8008b28:	1c54      	adds	r4, r2, #1
 8008b2a:	bf0b      	itete	eq
 8008b2c:	4662      	moveq	r2, ip
 8008b2e:	3201      	addne	r2, #1
 8008b30:	3501      	addeq	r5, #1
 8008b32:	f022 0201 	bicne.w	r2, r2, #1
 8008b36:	106b      	asrs	r3, r5, #1
 8008b38:	0852      	lsrs	r2, r2, #1
 8008b3a:	07e8      	lsls	r0, r5, #31
 8008b3c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008b40:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008b44:	bf48      	it	mi
 8008b46:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8008b4a:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 8008b4e:	4616      	mov	r6, r2
 8008b50:	e781      	b.n	8008a56 <__ieee754_sqrt+0x2a>
 8008b52:	0adc      	lsrs	r4, r3, #11
 8008b54:	3915      	subs	r1, #21
 8008b56:	055b      	lsls	r3, r3, #21
 8008b58:	2c00      	cmp	r4, #0
 8008b5a:	d0fa      	beq.n	8008b52 <__ieee754_sqrt+0x126>
 8008b5c:	02e6      	lsls	r6, r4, #11
 8008b5e:	d50a      	bpl.n	8008b76 <__ieee754_sqrt+0x14a>
 8008b60:	f1c2 0020 	rsb	r0, r2, #32
 8008b64:	fa23 f000 	lsr.w	r0, r3, r0
 8008b68:	1e55      	subs	r5, r2, #1
 8008b6a:	4093      	lsls	r3, r2
 8008b6c:	4304      	orrs	r4, r0
 8008b6e:	1b4a      	subs	r2, r1, r5
 8008b70:	e78a      	b.n	8008a88 <__ieee754_sqrt+0x5c>
 8008b72:	4611      	mov	r1, r2
 8008b74:	e7f0      	b.n	8008b58 <__ieee754_sqrt+0x12c>
 8008b76:	0064      	lsls	r4, r4, #1
 8008b78:	3201      	adds	r2, #1
 8008b7a:	e7ef      	b.n	8008b5c <__ieee754_sqrt+0x130>
 8008b7c:	4680      	mov	r8, r0
 8008b7e:	e7bf      	b.n	8008b00 <__ieee754_sqrt+0xd4>
 8008b80:	7ff00000 	.word	0x7ff00000

08008b84 <matherr>:
 8008b84:	2000      	movs	r0, #0
 8008b86:	4770      	bx	lr

08008b88 <_close>:
 8008b88:	2258      	movs	r2, #88	; 0x58
 8008b8a:	4b02      	ldr	r3, [pc, #8]	; (8008b94 <_close+0xc>)
 8008b8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b90:	601a      	str	r2, [r3, #0]
 8008b92:	4770      	bx	lr
 8008b94:	20002120 	.word	0x20002120

08008b98 <_fstat>:
 8008b98:	2258      	movs	r2, #88	; 0x58
 8008b9a:	4b02      	ldr	r3, [pc, #8]	; (8008ba4 <_fstat+0xc>)
 8008b9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ba0:	601a      	str	r2, [r3, #0]
 8008ba2:	4770      	bx	lr
 8008ba4:	20002120 	.word	0x20002120

08008ba8 <_isatty>:
 8008ba8:	2258      	movs	r2, #88	; 0x58
 8008baa:	4b02      	ldr	r3, [pc, #8]	; (8008bb4 <_isatty+0xc>)
 8008bac:	2000      	movs	r0, #0
 8008bae:	601a      	str	r2, [r3, #0]
 8008bb0:	4770      	bx	lr
 8008bb2:	bf00      	nop
 8008bb4:	20002120 	.word	0x20002120

08008bb8 <_lseek>:
 8008bb8:	2258      	movs	r2, #88	; 0x58
 8008bba:	4b02      	ldr	r3, [pc, #8]	; (8008bc4 <_lseek+0xc>)
 8008bbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008bc0:	601a      	str	r2, [r3, #0]
 8008bc2:	4770      	bx	lr
 8008bc4:	20002120 	.word	0x20002120

08008bc8 <_read>:
 8008bc8:	2258      	movs	r2, #88	; 0x58
 8008bca:	4b02      	ldr	r3, [pc, #8]	; (8008bd4 <_read+0xc>)
 8008bcc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008bd0:	601a      	str	r2, [r3, #0]
 8008bd2:	4770      	bx	lr
 8008bd4:	20002120 	.word	0x20002120

08008bd8 <_sbrk>:
 8008bd8:	4b04      	ldr	r3, [pc, #16]	; (8008bec <_sbrk+0x14>)
 8008bda:	4602      	mov	r2, r0
 8008bdc:	6819      	ldr	r1, [r3, #0]
 8008bde:	b909      	cbnz	r1, 8008be4 <_sbrk+0xc>
 8008be0:	4903      	ldr	r1, [pc, #12]	; (8008bf0 <_sbrk+0x18>)
 8008be2:	6019      	str	r1, [r3, #0]
 8008be4:	6818      	ldr	r0, [r3, #0]
 8008be6:	4402      	add	r2, r0
 8008be8:	601a      	str	r2, [r3, #0]
 8008bea:	4770      	bx	lr
 8008bec:	20001da4 	.word	0x20001da4
 8008bf0:	20002128 	.word	0x20002128

08008bf4 <_init>:
 8008bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bf6:	bf00      	nop
 8008bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bfa:	bc08      	pop	{r3}
 8008bfc:	469e      	mov	lr, r3
 8008bfe:	4770      	bx	lr

08008c00 <_fini>:
 8008c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c02:	bf00      	nop
 8008c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c06:	bc08      	pop	{r3}
 8008c08:	469e      	mov	lr, r3
 8008c0a:	4770      	bx	lr
