

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Thu Aug 15 16:08:24 2024

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.112 us|  0.112 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |       26|       26|         3|          1|          1|    25|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       49|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|     1044|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1044|      103|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_374_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln14_fu_652_p2                |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_368_p2               |      icmp|   0|  0|   9|           5|           4|
    |or_ln25_fu_634_p2                 |        or|   0|  0|   6|           6|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  49|          28|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar41_load  |   9|          2|    5|         10|
    |i0_fu_132                       |   9|          2|    9|         18|
    |indvar41_fu_136                 |   9|          2|    5|         10|
    |kernel_u1_blk_n_R               |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  54|         12|   22|         44|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i0_fu_132                         |   9|   0|    9|          0|
    |icmp_ln14_reg_682                 |   1|   0|    1|          0|
    |indvar41_fu_136                   |   5|   0|    5|          0|
    |trunc_ln16_10_reg_741             |  64|   0|   64|          0|
    |trunc_ln16_11_reg_746             |  64|   0|   64|          0|
    |trunc_ln16_12_reg_751             |  64|   0|   64|          0|
    |trunc_ln16_13_reg_756             |  64|   0|   64|          0|
    |trunc_ln16_14_reg_761             |  64|   0|   64|          0|
    |trunc_ln16_1_reg_691              |  64|   0|   64|          0|
    |trunc_ln16_2_reg_696              |  64|   0|   64|          0|
    |trunc_ln16_3_reg_701              |  64|   0|   64|          0|
    |trunc_ln16_4_reg_706              |  64|   0|   64|          0|
    |trunc_ln16_5_reg_711              |  64|   0|   64|          0|
    |trunc_ln16_6_reg_716              |  64|   0|   64|          0|
    |trunc_ln16_7_reg_721              |  64|   0|   64|          0|
    |trunc_ln16_8_reg_726              |  64|   0|   64|          0|
    |trunc_ln16_9_reg_731              |  64|   0|   64|          0|
    |trunc_ln16_reg_686                |  64|   0|   64|          0|
    |trunc_ln16_s_reg_736              |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1044|   0| 1044|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+------+------------+-------------------------------------+--------------+
|         RTL Ports        | Dir | Bits |  Protocol  |            Source Object            |    C Type    |
+--------------------------+-----+------+------------+-------------------------------------+--------------+
|ap_clk                    |   in|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_rst                    |   in|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_start                  |   in|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_done                   |  out|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_idle                   |  out|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_ready                  |  out|     1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_14_1|  return value|
|m_axi_kernel_u1_AWVALID   |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWREADY   |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWADDR    |  out|    64|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWID      |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWLEN     |  out|    32|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWSIZE    |  out|     3|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWBURST   |  out|     2|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWLOCK    |  out|     2|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWCACHE   |  out|     4|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWPROT    |  out|     3|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWQOS     |  out|     4|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWREGION  |  out|     4|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_AWUSER    |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_WVALID    |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_WREADY    |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_WDATA     |  out|  1024|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_WSTRB     |  out|   128|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_WLAST     |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_WID       |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_WUSER     |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARVALID   |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARREADY   |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARADDR    |  out|    64|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARID      |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARLEN     |  out|    32|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARSIZE    |  out|     3|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARBURST   |  out|     2|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARLOCK    |  out|     2|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARCACHE   |  out|     4|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARPROT    |  out|     3|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARQOS     |  out|     4|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARREGION  |  out|     4|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_ARUSER    |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_RVALID    |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_RREADY    |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_RDATA     |   in|  1024|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_RLAST     |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_RID       |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_RUSER     |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_RRESP     |   in|     2|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_BVALID    |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_BREADY    |  out|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_BRESP     |   in|     2|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_BID       |   in|     1|       m_axi|                            kernel_u1|       pointer|
|m_axi_kernel_u1_BUSER     |   in|     1|       m_axi|                            kernel_u1|       pointer|
|sext_ln14                 |   in|    57|     ap_none|                            sext_ln14|        scalar|
|u1_0_address0             |  out|     6|   ap_memory|                                 u1_0|         array|
|u1_0_ce0                  |  out|     1|   ap_memory|                                 u1_0|         array|
|u1_0_we0                  |  out|     1|   ap_memory|                                 u1_0|         array|
|u1_0_d0                   |  out|    64|   ap_memory|                                 u1_0|         array|
|u1_0_address1             |  out|     6|   ap_memory|                                 u1_0|         array|
|u1_0_ce1                  |  out|     1|   ap_memory|                                 u1_0|         array|
|u1_0_we1                  |  out|     1|   ap_memory|                                 u1_0|         array|
|u1_0_d1                   |  out|    64|   ap_memory|                                 u1_0|         array|
|u1_1_address0             |  out|     6|   ap_memory|                                 u1_1|         array|
|u1_1_ce0                  |  out|     1|   ap_memory|                                 u1_1|         array|
|u1_1_we0                  |  out|     1|   ap_memory|                                 u1_1|         array|
|u1_1_d0                   |  out|    64|   ap_memory|                                 u1_1|         array|
|u1_1_address1             |  out|     6|   ap_memory|                                 u1_1|         array|
|u1_1_ce1                  |  out|     1|   ap_memory|                                 u1_1|         array|
|u1_1_we1                  |  out|     1|   ap_memory|                                 u1_1|         array|
|u1_1_d1                   |  out|    64|   ap_memory|                                 u1_1|         array|
|u1_2_address0             |  out|     6|   ap_memory|                                 u1_2|         array|
|u1_2_ce0                  |  out|     1|   ap_memory|                                 u1_2|         array|
|u1_2_we0                  |  out|     1|   ap_memory|                                 u1_2|         array|
|u1_2_d0                   |  out|    64|   ap_memory|                                 u1_2|         array|
|u1_2_address1             |  out|     6|   ap_memory|                                 u1_2|         array|
|u1_2_ce1                  |  out|     1|   ap_memory|                                 u1_2|         array|
|u1_2_we1                  |  out|     1|   ap_memory|                                 u1_2|         array|
|u1_2_d1                   |  out|    64|   ap_memory|                                 u1_2|         array|
|u1_3_address0             |  out|     6|   ap_memory|                                 u1_3|         array|
|u1_3_ce0                  |  out|     1|   ap_memory|                                 u1_3|         array|
|u1_3_we0                  |  out|     1|   ap_memory|                                 u1_3|         array|
|u1_3_d0                   |  out|    64|   ap_memory|                                 u1_3|         array|
|u1_3_address1             |  out|     6|   ap_memory|                                 u1_3|         array|
|u1_3_ce1                  |  out|     1|   ap_memory|                                 u1_3|         array|
|u1_3_we1                  |  out|     1|   ap_memory|                                 u1_3|         array|
|u1_3_d1                   |  out|    64|   ap_memory|                                 u1_3|         array|
|u1_4_address0             |  out|     6|   ap_memory|                                 u1_4|         array|
|u1_4_ce0                  |  out|     1|   ap_memory|                                 u1_4|         array|
|u1_4_we0                  |  out|     1|   ap_memory|                                 u1_4|         array|
|u1_4_d0                   |  out|    64|   ap_memory|                                 u1_4|         array|
|u1_4_address1             |  out|     6|   ap_memory|                                 u1_4|         array|
|u1_4_ce1                  |  out|     1|   ap_memory|                                 u1_4|         array|
|u1_4_we1                  |  out|     1|   ap_memory|                                 u1_4|         array|
|u1_4_d1                   |  out|    64|   ap_memory|                                 u1_4|         array|
|u1_5_address0             |  out|     6|   ap_memory|                                 u1_5|         array|
|u1_5_ce0                  |  out|     1|   ap_memory|                                 u1_5|         array|
|u1_5_we0                  |  out|     1|   ap_memory|                                 u1_5|         array|
|u1_5_d0                   |  out|    64|   ap_memory|                                 u1_5|         array|
|u1_5_address1             |  out|     6|   ap_memory|                                 u1_5|         array|
|u1_5_ce1                  |  out|     1|   ap_memory|                                 u1_5|         array|
|u1_5_we1                  |  out|     1|   ap_memory|                                 u1_5|         array|
|u1_5_d1                   |  out|    64|   ap_memory|                                 u1_5|         array|
|u1_6_address0             |  out|     6|   ap_memory|                                 u1_6|         array|
|u1_6_ce0                  |  out|     1|   ap_memory|                                 u1_6|         array|
|u1_6_we0                  |  out|     1|   ap_memory|                                 u1_6|         array|
|u1_6_d0                   |  out|    64|   ap_memory|                                 u1_6|         array|
|u1_6_address1             |  out|     6|   ap_memory|                                 u1_6|         array|
|u1_6_ce1                  |  out|     1|   ap_memory|                                 u1_6|         array|
|u1_6_we1                  |  out|     1|   ap_memory|                                 u1_6|         array|
|u1_6_d1                   |  out|    64|   ap_memory|                                 u1_6|         array|
|u1_7_address0             |  out|     6|   ap_memory|                                 u1_7|         array|
|u1_7_ce0                  |  out|     1|   ap_memory|                                 u1_7|         array|
|u1_7_we0                  |  out|     1|   ap_memory|                                 u1_7|         array|
|u1_7_d0                   |  out|    64|   ap_memory|                                 u1_7|         array|
|u1_7_address1             |  out|     6|   ap_memory|                                 u1_7|         array|
|u1_7_ce1                  |  out|     1|   ap_memory|                                 u1_7|         array|
|u1_7_we1                  |  out|     1|   ap_memory|                                 u1_7|         array|
|u1_7_d1                   |  out|    64|   ap_memory|                                 u1_7|         array|
+--------------------------+-----+------+------------+-------------------------------------+--------------+

