# FPGA-PYNQ-Z2-Labs

A collection of FPGA lab projects developed on **Xilinx PYNQ-Z2** board using **Vivado**.

---

## ğŸ¯ Highlight Project: Smart Vending Machine FSM

> **6-state Moore FSM Controller** with Self-Checking Testbench

**Key Features:**
- 6-state Moore FSM: `IDLE â†’ ACCUMULATE â†’ SELECT â†’ DISPENSE â†’ CHANGE â†’ ERROR`
- Self-Checking Testbench with 8 corner case scenarios
- 100% logic verification via automated PASS/FAIL output

### Simulation Waveform (Vivado)
![Vending Machine Waveform](./04_Vending_Machine/docs/waveform_simulation.png)
*Testbench running all 8 scenarios: coin insertion, item selection, balance tracking, dispense, and change calculation*

### State Diagram (Moore FSM)

![Vending Machine State Diagram](./docs/fsm_diagram.svg)


**State Descriptions:**
| State | Function | Output |
|-------|----------|--------|
| `IDLE` | Wait for coin insertion | All outputs = 0 |
| `ACCUMULATE` | Add coins to balance | Update balance |
| `SELECT` | Check if balance >= price | - |
| `DISPENSE` | Activate motor, subtract price | dispense = item_code |
| `CHANGE` | Return remaining balance | change = balance |
| `ERROR` | Signal insufficient funds | error = 1 |

ğŸ“‚ [**View Vending Machine Code â†’**](./04_Vending_Machine)

---

## ğŸ“ All Projects

| # | Project | Description | Skills Demonstrated |
|---|---------|-------------|---------------------|
| 01 | [LED Blink](./01_LED_Blink) | Running LED pattern | Clock divider, Shift register |
| 02 | [7-Segment Counter](./02_7Segment_Counter) | 0000-9999 auto counter | FSM, Multiplexing, BCD |
| 03 | [Button Up/Down](./03_Button_UpDown_Counter) | Button-controlled counter | Debounce, Edge detection |
| 04 | [**Vending Machine**](./04_Vending_Machine) | **Moore FSM Controller** | **Complex FSM, ALU, Verification** |

---

## ğŸ“Š Testbench Results (Self-Checking)

```
========== VENDING MACHINE TESTBENCH ==========

[PASS] Test 1: Insufficient funds for Item A
[PASS] Test 2: Buy Item A with change
[PASS] Test 3: Buy Item C exact change
[PASS] Test 4: Cancel with zero balance
[PASS] Test 5: Cancel and get refund
[PASS] Test 6: Overflow protection (bal<=99)
[PASS] Test 7: No coin, select item -> error
[PASS] Test 8: Reset clears balance

========== TEST SUMMARY ==========
Total Tests: 8
Passed: 8
Failed: 0
*** ALL TESTS PASSED! ***
```

---

## ğŸ›  Hardware

- **Board**: PYNQ-Z2 (Xilinx Zynq-7000, xc7z020clg400-1)
- **Clock**: 100 MHz
- **Tools**: Vivado 2020.2+

---

## ğŸ“‚ Project Structure

```
FPGA-PYNQ-Z2-Labs/
â”œâ”€â”€ 01_LED_Blink/
â”‚   â”œâ”€â”€ clk_divider.v      # Clock divider module
â”‚   â”œâ”€â”€ led_blink.v        # Top module (shift register pattern)
â”‚   â”œâ”€â”€ tb_led_blink.v     # Testbench
â”‚   â””â”€â”€ constraints.xdc    # PYNQ-Z2 pin mapping
â”‚
â”œâ”€â”€ 02_7Segment_Counter/
â”‚   â”œâ”€â”€ top.v              # Top module
â”‚   â”œâ”€â”€ digits.v           # BCD counter (0-9999)
â”‚   â”œâ”€â”€ seg7_control.v     # 4-digit multiplexer FSM
â”‚   â””â”€â”€ tenHz_gen.v        # Clock generator
â”‚
â”œâ”€â”€ 03_Button_UpDown_Counter/
â”‚   â”œâ”€â”€ top.v              # Top module
â”‚   â”œâ”€â”€ btn_debounce.v     # Button debounce logic
â”‚   â”œâ”€â”€ counter_4bit.v     # 4-bit up/down counter
â”‚   â””â”€â”€ seg7_led.v         # Hex to 7-segment decoder
â”‚
â”œâ”€â”€ 04_Vending_Machine/     â˜… HIGHLIGHT
â”‚   â”œâ”€â”€ vending_machine.v  # 6-state Moore FSM
â”‚   â”œâ”€â”€ tb_vending_machine.v # Self-checking testbench
â”‚   â””â”€â”€ README.md          # State diagram & test scenarios
â”‚
â””â”€â”€ docs/
    â””â”€â”€ interview_prep.md  # Interview Q&A (Vietnamese)
```

---

## ğŸš€ How to Use

### Simulation (Vivado)
```
1. Create RTL Project in Vivado
2. Add vending_machine.v + tb_vending_machine.v
3. Run Behavioral Simulation
4. Check Console for PASS/FAIL results
```

### Hardware (PYNQ-Z2)
```
1. Add all .v files from project folder
2. Add .xdc constraints
3. Synthesis â†’ Implementation â†’ Generate Bitstream
4. Program Device
```

---

## ğŸ‘¤ Author

**BÃ¬ Duy TÃ¢n**  
FPT Jetking Academy - Chip Design Technology  
Semester 2 (2025-2027)

ğŸ“§ duytan2903@gmail.com  
ğŸ”— [LinkedIn](https://linkedin.com/in/bi-duy-tan) | [GitHub](https://github.com/duytan1412)

---

## ğŸ“„ License

MIT License - Free to use for educational purposes.
