{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727098322212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727098322213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 08:32:02 2024 " "Processing started: Mon Sep 23 08:32:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727098322213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727098322213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchitop " "Command: quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchitop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727098322213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727098322545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727098322545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727098332672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727098332672 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "procesador.v " "Can't analyze file -- file procesador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1727098332676 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "divisor_btn.v " "Can't analyze file -- file divisor_btn.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1727098332679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_module.v 1 1 " "Found 1 design units, including 1 entities, in source file test_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_module " "Found entity 1: test_module" {  } { { "test_module.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/test_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727098332680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727098332680 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "test_module test_module.v(11) " "Verilog HDL Parameter Declaration warning at test_module.v(11): Parameter Declaration in module \"test_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "test_module.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/test_module.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1727098332681 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tamagotchitop.v(89) " "Verilog HDL Module Instantiation warning at tamagotchitop.v(89): ignored dangling comma in List of Port Connections" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v" 89 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1727098332729 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tamagotchitop.v 1 1 " "Using design file tamagotchitop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tamagotchitop " "Found entity 1: tamagotchitop" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727098332729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727098332729 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led tamagotchitop.v(115) " "Verilog HDL Implicit Net warning at tamagotchitop.v(115): created implicit net for \"led\"" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727098332730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tamagotchitop " "Elaborating entity \"tamagotchitop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727098332730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_module test_module:test_top " "Elaborating entity \"test_module\" for hierarchy \"test_module:test_top\"" {  } { { "tamagotchitop.v" "test_top" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727098332731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 test_module.v(31) " "Verilog HDL assignment warning at test_module.v(31): truncated value with size 32 to match size of target (28)" {  } { { "test_module.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/test_module.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727098332731 "|tamagotchitop|test_module:test_top"}
{ "Warning" "WSGN_SEARCH_FILE" "sensores.v 1 1 " "Using design file sensores.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sensores " "Found entity 1: Sensores" {  } { { "sensores.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/sensores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727098332744 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727098332744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensores Sensores:sensores " "Elaborating entity \"Sensores\" for hierarchy \"Sensores:sensores\"" {  } { { "tamagotchitop.v" "sensores" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727098332744 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dht.v(67) " "Verilog HDL information at dht.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727098332755 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dht.v(87) " "Verilog HDL information at dht.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727098332755 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dht.v 1 1 " "Using design file dht.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dht " "Found entity 1: dht" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727098332755 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727098332755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 dht.v(63) " "Verilog HDL Implicit Net warning at dht.v(63): created implicit net for \"clk2\"" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727098332755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht Sensores:sensores\|dht:temp " "Elaborating entity \"dht\" for hierarchy \"Sensores:sensores\|dht:temp\"" {  } { { "sensores.v" "temp" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/sensores.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727098332757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temperature dht.v(19) " "Verilog HDL or VHDL warning at dht.v(19): object \"temperature\" assigned a value but never read" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727098332759 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "temperature dht.v(43) " "Verilog HDL warning at dht.v(43): initial value for variable temperature should be constant" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v" 43 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1727098332760 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 dht.v(73) " "Verilog HDL assignment warning at dht.v(73): truncated value with size 32 to match size of target (24)" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727098332760 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dht.v(163) " "Verilog HDL assignment warning at dht.v(163): truncated value with size 32 to match size of target (6)" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727098332760 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht.v(188) " "Verilog HDL assignment warning at dht.v(188): truncated value with size 32 to match size of target (4)" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727098332760 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht.v(189) " "Verilog HDL assignment warning at dht.v(189): truncated value with size 32 to match size of target (4)" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727098332760 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor Sensores:sensores\|dht:temp\|divisor:div_dht " "Elaborating entity \"divisor\" for hierarchy \"Sensores:sensores\|dht:temp\|divisor:div_dht\"" {  } { { "dht.v" "div_dht" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727098332760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 divisor.v(27) " "Verilog HDL assignment warning at divisor.v(27): truncated value with size 32 to match size of target (23)" {  } { { "divisor.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/divisor.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727098332761 "|tamagotchitop|Sensores:sensores|dht:temp|divisor:div_dht"}
{ "Warning" "WSGN_SEARCH_FILE" "infrarojo.v 1 1 " "Using design file infrarojo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Infrarojo " "Found entity 1: Infrarojo" {  } { { "infrarojo.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/infrarojo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727098332773 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727098332773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Infrarojo Sensores:sensores\|Infrarojo:prox " "Elaborating entity \"Infrarojo\" for hierarchy \"Sensores:sensores\|Infrarojo:prox\"" {  } { { "sensores.v" "prox" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/sensores.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727098332774 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fotoresistencia.v 1 1 " "Using design file fotoresistencia.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Fotoresistencia " "Found entity 1: Fotoresistencia" {  } { { "fotoresistencia.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/fotoresistencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727098332788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727098332788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fotoresistencia Sensores:sensores\|Fotoresistencia:luz " "Elaborating entity \"Fotoresistencia\" for hierarchy \"Sensores:sensores\|Fotoresistencia:luz\"" {  } { { "sensores.v" "luz" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/sensores.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727098332789 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"&&\";  expecting an operand bancoregistro.v(269) " "Verilog HDL syntax error at bancoregistro.v(269) near text: \"&&\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 269 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1727098332805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE bancoregistro.v(23) " "Verilog HDL Declaration information at bancoregistro.v(23): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727098332806 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BancoRegistro bancoregistro.v(1) " "Ignored design unit \"BancoRegistro\" at bancoregistro.v(1) due to previous errors" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1727098332806 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/output_files/tamagotchitop.map.smsg " "Generated suppressed messages file C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/output_files/tamagotchitop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727098332826 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727098332872 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 23 08:32:12 2024 " "Processing ended: Mon Sep 23 08:32:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727098332872 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727098332872 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727098332872 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727098332872 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727098333499 ""}
