Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  1 15:43:54 2019
| Host         : MINGJIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: key_detecter/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: key_detecter/uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.316        0.000                      0                  980        0.141        0.000                      0                  980        4.500        0.000                       0                   264  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.316        0.000                      0                  827        0.141        0.000                      0                  827        4.500        0.000                       0                   264  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.609        0.000                      0                  153        0.874        0.000                      0                  153  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_dispaly/show/decode_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 3.666ns (38.024%)  route 5.975ns (61.976%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.568     5.089    bird_unit/clk
    SLICE_X12Y7          FDPE                                         r  bird_unit/s_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDPE (Prop_fdpe_C_Q)         0.518     5.607 r  bird_unit/s_y_reg_reg[5]/Q
                         net (fo=41, routed)          0.639     6.247    score_dispaly/num2[5]
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.371 r  score_dispaly/show_i_25/O
                         net (fo=1, routed)           0.467     6.838    score_dispaly/show_i_25_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.223 r  score_dispaly/show_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.223    score_dispaly/show_i_7_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.445 r  score_dispaly/show_i_5/O[0]
                         net (fo=2, routed)           0.590     8.035    score_dispaly/show_i_5_n_7
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.299     8.334 r  score_dispaly/show_i_8/O
                         net (fo=1, routed)           0.000     8.334    score_dispaly/show_i_8_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.735 r  score_dispaly/show_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    score_dispaly/show_i_2_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.069 r  score_dispaly/show_i_1/O[1]
                         net (fo=11, routed)          1.019    10.087    score_dispaly/show/ddd/binary[11]
    SLICE_X11Y7          LUT5 (Prop_lut5_I1_O)        0.331    10.418 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.409    10.827    score_dispaly/show/ddd/thousands[3]_INST_0_i_18_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.326    11.153 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_11/O
                         net (fo=5, routed)           0.730    11.883    score_dispaly/show/ddd/thousands[3]_INST_0_i_11_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I4_O)        0.124    12.007 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.887    12.894    score_dispaly/show/ddd/thousands[3]_INST_0_i_1_n_0
    SLICE_X10Y8          LUT4 (Prop_lut4_I2_O)        0.150    13.044 r  score_dispaly/show/ddd/hundreds[0]_INST_0_i_4/O
                         net (fo=4, routed)           0.660    13.703    score_dispaly/show/ddd/hundreds[0]_INST_0_i_4_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.328    14.031 r  score_dispaly/show/ddd/tens[3]_INST_0/O
                         net (fo=1, routed)           0.575    14.606    score_dispaly/show/bcd1[3]
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.730 r  score_dispaly/show/decode_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.730    score_dispaly/show/decode_next[3]
    SLICE_X11Y7          FDRE                                         r  score_dispaly/show/decode_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.450    14.791    score_dispaly/show/clk
    SLICE_X11Y7          FDRE                                         r  score_dispaly/show/decode_reg_reg[3]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y7          FDRE (Setup_fdre_C_D)        0.031    15.047    score_dispaly/show/decode_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -14.730    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_dispaly/show/decode_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.560ns  (logic 3.402ns (35.585%)  route 6.158ns (64.415%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.568     5.089    bird_unit/clk
    SLICE_X12Y7          FDPE                                         r  bird_unit/s_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDPE (Prop_fdpe_C_Q)         0.518     5.607 r  bird_unit/s_y_reg_reg[5]/Q
                         net (fo=41, routed)          0.639     6.247    score_dispaly/num2[5]
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.371 r  score_dispaly/show_i_25/O
                         net (fo=1, routed)           0.467     6.838    score_dispaly/show_i_25_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.223 r  score_dispaly/show_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.223    score_dispaly/show_i_7_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.445 r  score_dispaly/show_i_5/O[0]
                         net (fo=2, routed)           0.590     8.035    score_dispaly/show_i_5_n_7
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.299     8.334 r  score_dispaly/show_i_8/O
                         net (fo=1, routed)           0.000     8.334    score_dispaly/show_i_8_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.735 r  score_dispaly/show_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    score_dispaly/show_i_2_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.069 r  score_dispaly/show_i_1/O[1]
                         net (fo=11, routed)          0.867     9.935    score_dispaly/show/ddd/binary[11]
    SLICE_X15Y8          LUT6 (Prop_lut6_I2_O)        0.303    10.238 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_16/O
                         net (fo=4, routed)           0.787    11.025    score_dispaly/show/ddd/thousands[3]_INST_0_i_16_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.149 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_7/O
                         net (fo=10, routed)          0.484    11.633    score_dispaly/show/ddd/thousands[3]_INST_0_i_7_n_0
    SLICE_X11Y8          LUT2 (Prop_lut2_I1_O)        0.118    11.751 r  score_dispaly/show/ddd/hundreds[0]_INST_0_i_9/O
                         net (fo=2, routed)           0.743    12.494    score_dispaly/show/ddd/hundreds[0]_INST_0_i_9_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I2_O)        0.326    12.820 r  score_dispaly/show/ddd/hundreds[0]_INST_0_i_6/O
                         net (fo=8, routed)           0.918    13.738    score_dispaly/show/ddd/hundreds[0]_INST_0_i_6_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    13.862 r  score_dispaly/show/ddd/tens[2]_INST_0/O
                         net (fo=1, routed)           0.663    14.525    score_dispaly/show/bcd1[2]
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.649 r  score_dispaly/show/decode_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.649    score_dispaly/show/decode_next[2]
    SLICE_X10Y7          FDRE                                         r  score_dispaly/show/decode_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.450    14.791    score_dispaly/show/clk
    SLICE_X10Y7          FDRE                                         r  score_dispaly/show/decode_reg_reg[2]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)        0.077    15.093    score_dispaly/show/decode_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -14.649    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_dispaly/show/decode_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 3.666ns (38.403%)  route 5.880ns (61.597%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.568     5.089    bird_unit/clk
    SLICE_X12Y7          FDPE                                         r  bird_unit/s_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDPE (Prop_fdpe_C_Q)         0.518     5.607 r  bird_unit/s_y_reg_reg[5]/Q
                         net (fo=41, routed)          0.639     6.247    score_dispaly/num2[5]
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.371 r  score_dispaly/show_i_25/O
                         net (fo=1, routed)           0.467     6.838    score_dispaly/show_i_25_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.223 r  score_dispaly/show_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.223    score_dispaly/show_i_7_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.445 r  score_dispaly/show_i_5/O[0]
                         net (fo=2, routed)           0.590     8.035    score_dispaly/show_i_5_n_7
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.299     8.334 r  score_dispaly/show_i_8/O
                         net (fo=1, routed)           0.000     8.334    score_dispaly/show_i_8_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.735 r  score_dispaly/show_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    score_dispaly/show_i_2_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.069 r  score_dispaly/show_i_1/O[1]
                         net (fo=11, routed)          1.019    10.087    score_dispaly/show/ddd/binary[11]
    SLICE_X11Y7          LUT5 (Prop_lut5_I1_O)        0.331    10.418 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.409    10.827    score_dispaly/show/ddd/thousands[3]_INST_0_i_18_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.326    11.153 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_11/O
                         net (fo=5, routed)           0.730    11.883    score_dispaly/show/ddd/thousands[3]_INST_0_i_11_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I4_O)        0.124    12.007 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.887    12.894    score_dispaly/show/ddd/thousands[3]_INST_0_i_1_n_0
    SLICE_X10Y8          LUT4 (Prop_lut4_I2_O)        0.150    13.044 r  score_dispaly/show/ddd/hundreds[0]_INST_0_i_4/O
                         net (fo=4, routed)           0.715    13.759    score_dispaly/show/ddd/hundreds[0]_INST_0_i_4_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I3_O)        0.328    14.087 r  score_dispaly/show/ddd/tens[1]_INST_0/O
                         net (fo=1, routed)           0.425    14.511    score_dispaly/show/bcd1[1]
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.124    14.635 r  score_dispaly/show/decode_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.635    score_dispaly/show/decode_next[1]
    SLICE_X8Y8           FDRE                                         r  score_dispaly/show/decode_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.449    14.790    score_dispaly/show/clk
    SLICE_X8Y8           FDRE                                         r  score_dispaly/show/decode_reg_reg[1]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)        0.077    15.092    score_dispaly/show/decode_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.635    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_dispaly/show/decode_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.513ns  (logic 3.666ns (38.536%)  route 5.847ns (61.464%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.568     5.089    bird_unit/clk
    SLICE_X12Y7          FDPE                                         r  bird_unit/s_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDPE (Prop_fdpe_C_Q)         0.518     5.607 r  bird_unit/s_y_reg_reg[5]/Q
                         net (fo=41, routed)          0.639     6.247    score_dispaly/num2[5]
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.371 r  score_dispaly/show_i_25/O
                         net (fo=1, routed)           0.467     6.838    score_dispaly/show_i_25_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.223 r  score_dispaly/show_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.223    score_dispaly/show_i_7_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.445 r  score_dispaly/show_i_5/O[0]
                         net (fo=2, routed)           0.590     8.035    score_dispaly/show_i_5_n_7
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.299     8.334 r  score_dispaly/show_i_8/O
                         net (fo=1, routed)           0.000     8.334    score_dispaly/show_i_8_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.735 r  score_dispaly/show_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    score_dispaly/show_i_2_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.069 r  score_dispaly/show_i_1/O[1]
                         net (fo=11, routed)          1.019    10.087    score_dispaly/show/ddd/binary[11]
    SLICE_X11Y7          LUT5 (Prop_lut5_I1_O)        0.331    10.418 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.409    10.827    score_dispaly/show/ddd/thousands[3]_INST_0_i_18_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.326    11.153 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_11/O
                         net (fo=5, routed)           0.730    11.883    score_dispaly/show/ddd/thousands[3]_INST_0_i_11_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I4_O)        0.124    12.007 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.887    12.894    score_dispaly/show/ddd/thousands[3]_INST_0_i_1_n_0
    SLICE_X10Y8          LUT4 (Prop_lut4_I2_O)        0.150    13.044 r  score_dispaly/show/ddd/hundreds[0]_INST_0_i_4/O
                         net (fo=4, routed)           0.499    13.543    score_dispaly/show/ddd/hundreds[0]_INST_0_i_4_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I3_O)        0.328    13.871 r  score_dispaly/show/ddd/hundreds[0]_INST_0/O
                         net (fo=1, routed)           0.607    14.478    score_dispaly/show/bcd2[0]
    SLICE_X10Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.602 r  score_dispaly/show/decode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.602    score_dispaly/show/decode_next[0]
    SLICE_X10Y10         FDRE                                         r  score_dispaly/show/decode_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.449    14.790    score_dispaly/show/clk
    SLICE_X10Y10         FDRE                                         r  score_dispaly/show/decode_reg_reg[0]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)        0.077    15.092    score_dispaly/show/decode_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.602    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/game_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 3.100ns (38.978%)  route 4.853ns (61.022%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.568     5.089    bird_unit/clk
    SLICE_X13Y7          FDCE                                         r  bird_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  bird_unit/s_y_reg_reg[0]/Q
                         net (fo=39, routed)          1.386     6.932    is_collide1/f_y[0]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.588 r  is_collide1/collision_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.588    is_collide1/collision_INST_0_i_82_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.901 f  is_collide1/collision_INST_0_i_81/O[3]
                         net (fo=6, routed)           0.648     8.549    is_collide1/collide33_out[7]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.306     8.855 r  is_collide1/collision_INST_0_i_115/O
                         net (fo=1, routed)           0.000     8.855    is_collide1/collision_INST_0_i_115_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.231 r  is_collide1/collision_INST_0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.231    is_collide1/collision_INST_0_i_68_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.485 r  is_collide1/collision_INST_0_i_23/CO[0]
                         net (fo=1, routed)           0.955    10.440    is_collide1/collide2
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.367    10.807 r  is_collide1/collision_INST_0_i_5/O
                         net (fo=1, routed)           0.433    11.240    is_collide1/collision_INST_0_i_5_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124    11.364 r  is_collide1/collision_INST_0/O
                         net (fo=1, routed)           0.989    12.353    collisions[1]
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.124    12.477 r  led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.442    12.919    game_FSM/collision
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.124    13.043 r  game_FSM/game_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.043    game_FSM/game_state_reg[2]_i_1_n_0
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.514    14.855    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.029    15.109    game_FSM/game_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -13.043    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/game_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 3.100ns (39.552%)  route 4.738ns (60.448%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.568     5.089    bird_unit/clk
    SLICE_X13Y7          FDCE                                         r  bird_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  bird_unit/s_y_reg_reg[0]/Q
                         net (fo=39, routed)          1.386     6.932    is_collide1/f_y[0]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.588 r  is_collide1/collision_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.588    is_collide1/collision_INST_0_i_82_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.901 f  is_collide1/collision_INST_0_i_81/O[3]
                         net (fo=6, routed)           0.648     8.549    is_collide1/collide33_out[7]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.306     8.855 r  is_collide1/collision_INST_0_i_115/O
                         net (fo=1, routed)           0.000     8.855    is_collide1/collision_INST_0_i_115_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.231 r  is_collide1/collision_INST_0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.231    is_collide1/collision_INST_0_i_68_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.485 f  is_collide1/collision_INST_0_i_23/CO[0]
                         net (fo=1, routed)           0.955    10.440    is_collide1/collide2
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.367    10.807 f  is_collide1/collision_INST_0_i_5/O
                         net (fo=1, routed)           0.433    11.240    is_collide1/collision_INST_0_i_5_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124    11.364 f  is_collide1/collision_INST_0/O
                         net (fo=1, routed)           0.989    12.353    collisions[1]
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.124    12.477 f  led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.326    12.803    game_FSM/collision
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.124    12.927 r  game_FSM/game_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.927    game_FSM/game_state_reg[1]_i_1_n_0
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.514    14.855    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.031    15.111    game_FSM/game_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 pipe_rom_unit1/color_data[11]_INST_0_i_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 3.793ns (50.539%)  route 3.712ns (49.461%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.603     5.124    pipe_rom_unit1/clk
    RAMB36_X2Y3          RAMB36E1                                     r  pipe_rom_unit1/color_data[11]_INST_0_i_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.996 r  pipe_rom_unit1/color_data[11]_INST_0_i_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.061    pipe_rom_unit1/color_data[11]_INST_0_i_1_n_0
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.486 r  pipe_rom_unit1/color_data[11]_INST_0/DOADO[0]
                         net (fo=2, routed)           2.450    10.936    pipe1_unit/color_data[11]
    SLICE_X9Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.060 r  pipe1_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.429    11.489    pipe1_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.613 r  pipe1_unit/object_out_on_INST_0_i_1/O
                         net (fo=1, routed)           0.162    11.775    pipe1_unit/object_out_on0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.899 r  pipe1_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.606    12.505    pipes_on_1
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.124    12.629 r  rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.629    rgb_reg[3]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)        0.029    14.962    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -12.629    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 pipe_rom_unit1/color_data[11]_INST_0_i_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 3.793ns (51.116%)  route 3.627ns (48.884%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.603     5.124    pipe_rom_unit1/clk
    RAMB36_X2Y3          RAMB36E1                                     r  pipe_rom_unit1/color_data[11]_INST_0_i_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.996 r  pipe_rom_unit1/color_data[11]_INST_0_i_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.061    pipe_rom_unit1/color_data[11]_INST_0_i_1_n_0
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.486 r  pipe_rom_unit1/color_data[11]_INST_0/DOADO[0]
                         net (fo=2, routed)           2.450    10.936    pipe1_unit/color_data[11]
    SLICE_X9Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.060 r  pipe1_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.429    11.489    pipe1_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.613 r  pipe1_unit/object_out_on_INST_0_i_1/O
                         net (fo=1, routed)           0.162    11.775    pipe1_unit/object_out_on0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.899 r  pipe1_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.521    12.420    pipes_on_1
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.124    12.544 r  rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    12.544    rgb_reg[10]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)        0.029    14.959    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 pipe_rom_unit1/color_data[11]_INST_0_i_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 3.793ns (51.136%)  route 3.624ns (48.864%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.603     5.124    pipe_rom_unit1/clk
    RAMB36_X2Y3          RAMB36E1                                     r  pipe_rom_unit1/color_data[11]_INST_0_i_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.996 r  pipe_rom_unit1/color_data[11]_INST_0_i_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.061    pipe_rom_unit1/color_data[11]_INST_0_i_1_n_0
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.486 r  pipe_rom_unit1/color_data[11]_INST_0/DOADO[0]
                         net (fo=2, routed)           2.450    10.936    pipe1_unit/color_data[11]
    SLICE_X9Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.060 r  pipe1_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.429    11.489    pipe1_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.613 r  pipe1_unit/object_out_on_INST_0_i_1/O
                         net (fo=1, routed)           0.162    11.775    pipe1_unit/object_out_on0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.899 r  pipe1_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.518    12.417    pipes_on_1
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.124    12.541 r  rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.541    rgb_reg[1]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)        0.031    14.961    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 pipe_rom_unit1/color_data[11]_INST_0_i_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 3.793ns (50.827%)  route 3.670ns (49.173%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.603     5.124    pipe_rom_unit1/clk
    RAMB36_X2Y3          RAMB36E1                                     r  pipe_rom_unit1/color_data[11]_INST_0_i_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.996 r  pipe_rom_unit1/color_data[11]_INST_0_i_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.061    pipe_rom_unit1/color_data[11]_INST_0_i_1_n_0
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.486 r  pipe_rom_unit1/color_data[11]_INST_0/DOADO[0]
                         net (fo=2, routed)           2.450    10.936    pipe1_unit/color_data[11]
    SLICE_X9Y21          LUT4 (Prop_lut4_I1_O)        0.124    11.060 r  pipe1_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.429    11.489    pipe1_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.613 r  pipe1_unit/object_out_on_INST_0_i_1/O
                         net (fo=1, routed)           0.162    11.775    pipe1_unit/object_out_on0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.899 r  pipe1_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.564    12.462    pipes_on_1
    SLICE_X10Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.586 r  rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.586    rgb_reg[2]_i_1_n_0
    SLICE_X10Y20         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)        0.077    15.011    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                  2.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.554%)  route 0.089ns (32.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.567     1.450    bird_unit/clk
    SLICE_X9Y1           FDCE                                         r  bird_unit/extra_up_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.141     1.591 r  bird_unit/extra_up_reg_reg[8]/Q
                         net (fo=5, routed)           0.089     1.680    bird_unit/extra_up_reg[8]
    SLICE_X8Y1           LUT6 (Prop_lut6_I3_O)        0.045     1.725 r  bird_unit/extra_up_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.725    bird_unit/extra_up_reg[9]_i_1_n_0
    SLICE_X8Y1           FDCE                                         r  bird_unit/extra_up_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.837     1.964    bird_unit/clk
    SLICE_X8Y1           FDCE                                         r  bird_unit/extra_up_reg_reg[9]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X8Y1           FDCE (Hold_fdce_C_D)         0.121     1.584    bird_unit/extra_up_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.479%)  route 0.075ns (26.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.566     1.449    bird_unit/clk
    SLICE_X8Y4           FDCE                                         r  bird_unit/extra_up_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  bird_unit/extra_up_reg_reg[19]/Q
                         net (fo=5, routed)           0.075     1.689    bird_unit/extra_up_reg[19]
    SLICE_X9Y4           LUT6 (Prop_lut6_I3_O)        0.045     1.734 r  bird_unit/extra_up_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.734    bird_unit/extra_up_reg[20]_i_1_n_0
    SLICE_X9Y4           FDCE                                         r  bird_unit/extra_up_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.836     1.963    bird_unit/clk
    SLICE_X9Y4           FDCE                                         r  bird_unit/extra_up_reg_reg[20]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X9Y4           FDCE (Hold_fdce_C_D)         0.091     1.553    bird_unit/extra_up_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.480%)  route 0.137ns (39.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.566     1.449    bird_unit/clk
    SLICE_X8Y3           FDCE                                         r  bird_unit/extra_up_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  bird_unit/extra_up_reg_reg[16]/Q
                         net (fo=5, routed)           0.137     1.750    bird_unit/extra_up_reg[16]
    SLICE_X8Y4           LUT6 (Prop_lut6_I2_O)        0.045     1.795 r  bird_unit/extra_up_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.795    bird_unit/extra_up_reg[17]_i_1_n_0
    SLICE_X8Y4           FDCE                                         r  bird_unit/extra_up_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.836     1.963    bird_unit/clk
    SLICE_X8Y4           FDCE                                         r  bird_unit/extra_up_reg_reg[17]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X8Y4           FDCE (Hold_fdce_C_D)         0.120     1.585    bird_unit/extra_up_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 bird_unit/btnU_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/btnU_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.675%)  route 0.153ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.596     1.479    bird_unit/clk
    SLICE_X2Y1           FDCE                                         r  bird_unit/btnU_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.164     1.643 r  bird_unit/btnU_reg_reg[1]/Q
                         net (fo=2, routed)           0.153     1.796    bird_unit/btnU_reg[1]
    SLICE_X2Y2           FDCE                                         r  bird_unit/btnU_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.867     1.994    bird_unit/clk
    SLICE_X2Y2           FDCE                                         r  bird_unit/btnU_reg_reg[2]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y2           FDCE (Hold_fdce_C_D)         0.085     1.580    bird_unit/btnU_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.567     1.450    bird_unit/clk
    SLICE_X8Y2           FDCE                                         r  bird_unit/extra_up_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.164     1.614 r  bird_unit/extra_up_reg_reg[10]/Q
                         net (fo=6, routed)           0.141     1.755    bird_unit/extra_up_reg[10]
    SLICE_X8Y2           LUT6 (Prop_lut6_I2_O)        0.045     1.800 r  bird_unit/extra_up_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.800    bird_unit/extra_up_reg[11]_i_1_n_0
    SLICE_X8Y2           FDCE                                         r  bird_unit/extra_up_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.837     1.964    bird_unit/clk
    SLICE_X8Y2           FDCE                                         r  bird_unit/extra_up_reg_reg[11]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X8Y2           FDCE (Hold_fdce_C_D)         0.120     1.570    bird_unit/extra_up_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/game_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.576%)  route 0.104ns (31.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.474    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  game_FSM/start_reg_reg/Q
                         net (fo=4, routed)           0.104     1.706    game_FSM/start_reg
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.099     1.805 r  game_FSM/game_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    game_FSM/game_state_reg[0]_i_1_n_0
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.861     1.988    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.092     1.566    game_FSM/game_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/game_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.370%)  route 0.105ns (31.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.474    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  game_FSM/start_reg_reg/Q
                         net (fo=4, routed)           0.105     1.707    game_FSM/start_reg
    SLICE_X0Y13          LUT6 (Prop_lut6_I2_O)        0.099     1.806 r  game_FSM/game_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    game_FSM/game_state_reg[2]_i_1_n_0
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.861     1.988    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.091     1.565    game_FSM/game_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.567     1.450    bird_unit/clk
    SLICE_X11Y2          FDCE                                         r  bird_unit/extra_up_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141     1.591 f  bird_unit/extra_up_reg_reg[0]/Q
                         net (fo=5, routed)           0.168     1.759    bird_unit/extra_up_reg[0]
    SLICE_X11Y2          LUT5 (Prop_lut5_I4_O)        0.042     1.801 r  bird_unit/extra_up_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    bird_unit/extra_up_reg[0]_i_1_n_0
    SLICE_X11Y2          FDCE                                         r  bird_unit/extra_up_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.837     1.964    bird_unit/clk
    SLICE_X11Y2          FDCE                                         r  bird_unit/extra_up_reg_reg[0]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X11Y2          FDCE (Hold_fdce_C_D)         0.105     1.555    bird_unit/extra_up_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 bird_unit/btnU_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/btnU_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.163%)  route 0.170ns (50.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.596     1.479    bird_unit/clk
    SLICE_X2Y2           FDCE                                         r  bird_unit/btnU_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.164     1.643 r  bird_unit/btnU_reg_reg[4]/Q
                         net (fo=2, routed)           0.170     1.813    bird_unit/btnU_reg[4]
    SLICE_X1Y2           FDCE                                         r  bird_unit/btnU_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.867     1.994    bird_unit/clk
    SLICE_X1Y2           FDCE                                         r  bird_unit/btnU_reg_reg[5]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.070     1.565    bird_unit/btnU_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vsync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.451%)  route 0.161ns (43.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.561     1.444    vsync_unit/clk
    SLICE_X14Y16         FDCE                                         r  vsync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  vsync_unit/v_count_reg_reg[0]/Q
                         net (fo=22, routed)          0.161     1.769    vsync_unit/y[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.814 r  vsync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    vsync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X14Y16         FDCE                                         r  vsync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.829     1.956    vsync_unit/clk
    SLICE_X14Y16         FDCE                                         r  vsync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X14Y16         FDCE (Hold_fdce_C_D)         0.121     1.565    vsync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   pipe_rom_unit1/color_data[10]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   pipe_rom_unit1/color_data[11]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   pipe_rom_unit1/color_data[1]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   pipe_rom_unit1/color_data[2]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   pipe_rom_unit1/color_data[3]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   pipe_rom_unit1/color_data[4]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  pipe_rom_unit1/color_data[5]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   pipe_rom_unit1/color_data[6]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   pipe_rom_unit1/color_data[7]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13  pipe_rom_unit1/color_data[8]_INST_0/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y11   bird_unit/y_dir_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y11  score_dispaly/show/m_count_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4   bird_unit/y_start_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y2   bird_unit/y_start_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y5   bird_unit/y_start_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y3   bird_unit/y_start_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y5   bird_unit/y_start_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y5   bird_unit/y_start_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y3   bird_unit/y_start_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y2   bird_unit/y_start_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y1    bird_unit/btnU_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y1    bird_unit/btnU_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y2    bird_unit/btnU_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y2    bird_unit/btnU_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y2    bird_unit/btnU_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2    bird_unit/btnU_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2    bird_unit/btnU_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2    bird_unit/btnU_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y20  pipe_rom_unit1/pipe_rom_unit1/color_data[0]_INST_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y18  pipe_rom_unit1/pipe_rom_unit1/color_data[0]_INST_0_cooolgate_en_gate_2_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.874ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.704ns (12.040%)  route 5.143ns (87.960%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.154    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  game_FSM/game_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.896     6.506    game_FSM/game_state_reg_reg_n_0_[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.124     6.630 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.641     7.271    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.395 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.606    11.002    bird_unit/reset
    SLICE_X15Y4          FDCE                                         f  bird_unit/y_start_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.450    14.791    bird_unit/clk
    SLICE_X15Y4          FDCE                                         r  bird_unit/y_start_reg_reg[13]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X15Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.611    bird_unit/y_start_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_time_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.704ns (12.040%)  route 5.143ns (87.960%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.154    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  game_FSM/game_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.896     6.506    game_FSM/game_state_reg_reg_n_0_[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.124     6.630 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.641     7.271    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.395 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.606    11.002    bird_unit/reset
    SLICE_X14Y4          FDCE                                         f  bird_unit/y_time_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.450    14.791    bird_unit/clk
    SLICE_X14Y4          FDCE                                         r  bird_unit/y_time_reg_reg[10]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X14Y4          FDCE (Recov_fdce_C_CLR)     -0.319    14.697    bird_unit/y_time_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 0.704ns (12.348%)  route 4.997ns (87.652%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.154    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  game_FSM/game_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.896     6.506    game_FSM/game_state_reg_reg_n_0_[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.124     6.630 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.641     7.271    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.395 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.461    10.856    bird_unit/reset
    SLICE_X15Y3          FDCE                                         f  bird_unit/y_start_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.450    14.791    bird_unit/clk
    SLICE_X15Y3          FDCE                                         r  bird_unit/y_start_reg_reg[12]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X15Y3          FDCE (Recov_fdce_C_CLR)     -0.405    14.611    bird_unit/y_start_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 0.704ns (13.008%)  route 4.708ns (86.992%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.154    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  game_FSM/game_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.896     6.506    game_FSM/game_state_reg_reg_n_0_[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.124     6.630 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.641     7.271    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.395 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.171    10.567    bird_unit/reset
    SLICE_X15Y1          FDCE                                         f  bird_unit/y_start_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.451    14.792    bird_unit/clk
    SLICE_X15Y1          FDCE                                         r  bird_unit/y_start_reg_reg[6]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.612    bird_unit/y_start_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 0.704ns (13.008%)  route 4.708ns (86.992%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.154    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  game_FSM/game_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.896     6.506    game_FSM/game_state_reg_reg_n_0_[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.124     6.630 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.641     7.271    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.395 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.171    10.567    bird_unit/reset
    SLICE_X15Y1          FDCE                                         f  bird_unit/y_start_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.451    14.792    bird_unit/clk
    SLICE_X15Y1          FDCE                                         r  bird_unit/y_start_reg_reg[8]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.405    14.612    bird_unit/y_start_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_time_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 0.704ns (13.008%)  route 4.708ns (86.992%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.154    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  game_FSM/game_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.896     6.506    game_FSM/game_state_reg_reg_n_0_[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.124     6.630 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.641     7.271    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.395 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.171    10.567    bird_unit/reset
    SLICE_X14Y1          FDCE                                         f  bird_unit/y_time_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.451    14.792    bird_unit/clk
    SLICE_X14Y1          FDCE                                         r  bird_unit/y_time_reg_reg[5]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y1          FDCE (Recov_fdce_C_CLR)     -0.319    14.698    bird_unit/y_time_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_time_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 0.704ns (13.252%)  route 4.609ns (86.748%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.154    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  game_FSM/game_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.896     6.506    game_FSM/game_state_reg_reg_n_0_[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.124     6.630 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.641     7.271    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.395 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.072    10.467    bird_unit/reset
    SLICE_X15Y0          FDCE                                         f  bird_unit/y_time_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.451    14.792    bird_unit/clk
    SLICE_X15Y0          FDCE                                         r  bird_unit/y_time_reg_reg[6]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X15Y0          FDCE (Recov_fdce_C_CLR)     -0.405    14.612    bird_unit/y_time_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_time_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 0.704ns (13.252%)  route 4.609ns (86.748%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.154    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  game_FSM/game_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.896     6.506    game_FSM/game_state_reg_reg_n_0_[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.124     6.630 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.641     7.271    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.395 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.072    10.467    bird_unit/reset
    SLICE_X14Y0          FDCE                                         f  bird_unit/y_time_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.451    14.792    bird_unit/clk
    SLICE_X14Y0          FDCE                                         r  bird_unit/y_time_reg_reg[4]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y0          FDCE (Recov_fdce_C_CLR)     -0.319    14.698    bird_unit/y_time_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_time_reg_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 0.704ns (13.384%)  route 4.556ns (86.616%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.154    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  game_FSM/game_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.896     6.506    game_FSM/game_state_reg_reg_n_0_[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.124     6.630 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.641     7.271    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.395 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.019    10.414    bird_unit/reset
    SLICE_X12Y5          FDCE                                         f  bird_unit/y_time_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.450    14.791    bird_unit/clk
    SLICE_X12Y5          FDCE                                         r  bird_unit/y_time_reg_reg[18]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y5          FDCE (Recov_fdce_C_CLR)     -0.319    14.697    bird_unit/y_time_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_start_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.704ns (13.484%)  route 4.517ns (86.516%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.633     5.154    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  game_FSM/game_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.896     6.506    game_FSM/game_state_reg_reg_n_0_[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.124     6.630 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.641     7.271    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.395 f  bird_unit_i_1/O
                         net (fo=153, routed)         2.980    10.375    bird_unit/reset
    SLICE_X3Y1           FDCE                                         f  bird_unit/x_start_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.520    14.861    bird_unit/clk
    SLICE_X3Y1           FDCE                                         r  bird_unit/x_start_reg_reg[7]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y1           FDCE (Recov_fdce_C_CLR)     -0.405    14.695    bird_unit/x_start_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_start_reg_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.231ns (28.811%)  route 0.571ns (71.189%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.474    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  game_FSM/game_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.157     1.772    game_FSM/game_state_reg_reg_n_0_[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.817 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.213     2.030    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.045     2.075 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.201     2.276    bird_unit/reset
    SLICE_X1Y6           FDCE                                         f  bird_unit/x_start_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.866     1.993    bird_unit/clk
    SLICE_X1Y6           FDCE                                         r  bird_unit/x_start_reg_reg[18]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.402    bird_unit/x_start_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/s_x_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.231ns (26.575%)  route 0.638ns (73.425%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.474    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  game_FSM/game_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.157     1.772    game_FSM/game_state_reg_reg_n_0_[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.817 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.213     2.030    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.045     2.075 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.269     2.343    bird_unit/reset
    SLICE_X6Y12          FDCE                                         f  bird_unit/s_x_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.860     1.987    bird_unit/clk
    SLICE_X6Y12          FDCE                                         r  bird_unit/s_x_reg_reg[0]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X6Y12          FDCE (Remov_fdce_C_CLR)     -0.067     1.442    bird_unit/s_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_dir_reg_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.231ns (26.875%)  route 0.629ns (73.125%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.474    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  game_FSM/game_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.157     1.772    game_FSM/game_state_reg_reg_n_0_[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.817 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.213     2.030    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.045     2.075 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.259     2.334    bird_unit/reset
    SLICE_X0Y7           FDPE                                         f  bird_unit/x_dir_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.865     1.992    bird_unit/clk
    SLICE_X0Y7           FDPE                                         r  bird_unit/x_dir_reg_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X0Y7           FDPE (Remov_fdpe_C_PRE)     -0.095     1.398    bird_unit/x_dir_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_start_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.855%)  route 0.662ns (74.145%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.474    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  game_FSM/game_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.157     1.772    game_FSM/game_state_reg_reg_n_0_[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.817 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.213     2.030    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.045     2.075 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.293     2.368    bird_unit/reset
    SLICE_X5Y6           FDCE                                         f  bird_unit/x_start_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.864     1.991    bird_unit/clk
    SLICE_X5Y6           FDCE                                         r  bird_unit/x_start_reg_reg[11]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X5Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.421    bird_unit/x_start_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_time_reg_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.730%)  route 0.667ns (74.270%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.474    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  game_FSM/game_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.157     1.772    game_FSM/game_state_reg_reg_n_0_[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.817 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.213     2.030    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.045     2.075 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.297     2.372    bird_unit/reset
    SLICE_X4Y6           FDCE                                         f  bird_unit/x_time_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.864     1.991    bird_unit/clk
    SLICE_X4Y6           FDCE                                         r  bird_unit/x_time_reg_reg[15]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X4Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.421    bird_unit/x_time_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_time_reg_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.730%)  route 0.667ns (74.270%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.474    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  game_FSM/game_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.157     1.772    game_FSM/game_state_reg_reg_n_0_[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.817 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.213     2.030    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.045     2.075 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.297     2.372    bird_unit/reset
    SLICE_X4Y6           FDCE                                         f  bird_unit/x_time_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.864     1.991    bird_unit/clk
    SLICE_X4Y6           FDCE                                         r  bird_unit/x_time_reg_reg[17]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X4Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.421    bird_unit/x_time_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_start_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.231ns (25.484%)  route 0.675ns (74.516%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.474    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  game_FSM/game_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.157     1.772    game_FSM/game_state_reg_reg_n_0_[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.817 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.213     2.030    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.045     2.075 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.306     2.381    bird_unit/reset
    SLICE_X1Y0           FDCE                                         f  bird_unit/x_start_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.867     1.994    bird_unit/clk
    SLICE_X1Y0           FDCE                                         r  bird_unit/x_start_reg_reg[6]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X1Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.403    bird_unit/x_start_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_start_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.231ns (25.363%)  route 0.680ns (74.637%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.474    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  game_FSM/game_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.157     1.772    game_FSM/game_state_reg_reg_n_0_[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.817 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.213     2.030    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.045     2.075 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.310     2.385    bird_unit/reset
    SLICE_X0Y0           FDCE                                         f  bird_unit/x_start_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.867     1.994    bird_unit/clk
    SLICE_X0Y0           FDCE                                         r  bird_unit/x_start_reg_reg[5]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X0Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.403    bird_unit/x_start_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_start_reg_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.231ns (24.553%)  route 0.710ns (75.447%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.474    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  game_FSM/game_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.157     1.772    game_FSM/game_state_reg_reg_n_0_[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.817 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.213     2.030    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.045     2.075 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.340     2.415    bird_unit/reset
    SLICE_X1Y5           FDCE                                         f  bird_unit/x_start_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.866     1.993    bird_unit/clk
    SLICE_X1Y5           FDCE                                         r  bird_unit/x_start_reg_reg[13]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y5           FDCE (Remov_fdce_C_CLR)     -0.092     1.402    bird_unit/x_start_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_start_reg_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.231ns (24.502%)  route 0.712ns (75.498%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.474    game_FSM/clk
    SLICE_X0Y13          FDCE                                         r  game_FSM/game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  game_FSM/game_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.157     1.772    game_FSM/game_state_reg_reg_n_0_[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.817 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.213     2.030    game_reset
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.045     2.075 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.342     2.417    bird_unit/reset
    SLICE_X0Y4           FDCE                                         f  bird_unit/x_start_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.866     1.993    bird_unit/clk
    SLICE_X0Y4           FDCE                                         r  bird_unit/x_start_reg_reg[12]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.402    bird_unit/x_start_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  1.015    





