[
	{
		"original_line": "electrical gnd, int;", 
		"bug_line": "electric gnd, int;",
		"error_description": "Misspelled 'electrical' as 'electric', which is an undefined data type in VerilogA."
	},
	{
		"original_line": "`define db10_real(x) pow(10, (x)/10)", 
		"bug_line": "`define db10_real(x) pow(10, (x)/10",
		"error_description": "Missing closing parenthesis for the 'pow' function call, creating unbalanced parentheses in the macro definition."
	},
	{
		"original_line": "    I(int) <+ white_noise(amp*amp*kw*kw, "osc");", 
		"bug_line": "    I(int) <+ white_noise(amp*amp*kw*kw, "osc);",
		"error_description": "Unterminated string literal: Missing closing double quote for the "osc" argument, causing a syntax error."
	},
	{
		"original_line": "parameter real f1 = 1000 ;", 
		"bug_line": "parameter real f1 = 1000",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error as VerilogA requires semicolons to terminate parameter statements."
	},
	{
		"original_line": "parameter real bottom = -60 ;", 
		"bug_line": "parameter real bottom = -60",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires each parameter statement to end with a semicolon."
	},
	{
		"original_line": "module osc(out);", 
		"bug_line": "module osc{out};",
		"error_description": "Used curly braces {} instead of parentheses () for port declaration"
	},
	{
		"original_line": "    if(fc == 0) begin // no flicker noise", 
		"bug_line": "    if(fc == 0 begin // no flicker noise",
		"error_description": "Missing closing parenthesis ')' for the condition in the if statement, causing a syntax error due to unbalanced parentheses."
	},
	{
		"original_line": "        amp = sqrt(2.0)*sqrt(4*`db10_real(power-30)/rout);", 
		"bug_line": "        amp = sqrt(2.0)*sqrt(4*`db10_real(power-30)/rout;",
		"error_description": "Missing closing parenthesis for the outer sqrt function call, creating mismatched parentheses."
	},
	{
		"original_line": "analog begin", 
		"bug_line": "analog beginn",
		"error_description": "Misspelled keyword 'begin' as 'beginn' with extra 'n', causing syntax error due to unrecognized block start keyword"
	},
	{
		"original_line": "  real y1;", 
		"bug_line": "  real y1",
		"error_description": "Missing semicolon at the end of the variable declaration statement. VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "parameter real bottom = -60 ;", 
		"bug_line": "parameter real bottom = -60",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires all statements to terminate with semicolons."
	},
	{
		"original_line": "I(int) <+ white_noise(amp*amp*kw*kw, "osc");", 
		"bug_line": "I(int) <+ white_noise(amp*amp*kw*kw, "osc);",
		"error_description": "Missing closing double quote in the noise identifier string, creating an unterminated string literal"
	},
	{
		"original_line": "electrical gnd, int;", 
		"bug_line": "electrical gnd, int",
		"error_description": "Missing semicolon at the end of the declaration statement"
	},
	{
		"original_line": "`define db20_real(x) pow(10, (x)/20)", 
		"bug_line": "`define db20_real(x) pow(10, (x)/20",
		"error_description": "Missing closing parenthesis for the pow() function call. The expression is left unterminated, causing a syntax error due to mismatched parentheses."
	},
	{
		"original_line": "kw = f1*sqrt(y1);", 
		"bug_line": "kw = f1*sqrt(y1;",
		"error_description": "Missing closing parenthesis for the sqrt function call. The expression is left syntactically incomplete with an unmatched opening parenthesis."
	},
	{
		"original_line": "amp = sqrt(2.0)*sqrt(4*`db10_real(power-30)/rout);", 
		"bug_line": "amp = sqrt(2.0)*sqrt(4*`db10_real(power-30)/rout;",
		"error_description": "Missing closing parenthesis for the inner sqrt function call. The expression ends without terminating the parentheses pair for the second sqrt function."
	},
	{
		"original_line": "    I(int) <+ flicker_noise(amp*amp*kf*kf, 1, "osc");", 
		"bug_line": "    I(int) <+ flicker_noise(amp*amp*kf*kf, 1, "osc);",
		"error_description": "Unterminated string literal (missing closing double quote for "osc)"
	},
	{
		"original_line": "`define db20_real(x) pow(10, (x)/20)", 
		"bug_line": "`define db20_real(x) pow(10, (x)/20",
		"error_description": "Missing closing parenthesis for the pow() function call, causing unbalanced parentheses in the macro definition."
	},
	{
		"original_line": "  real kw, kf;   // coefficients of white and flicker noise", 
		"bug_line": "  reel kw, kf;   // coefficients of white and flicker noise",
		"error_description": "Misspelled keyword 'real' as 'reel', which is not a valid data type in VerilogA"
	},
	{
		"original_line": "    I(out) <+ V(out)/rout;", 
		"bug_line": "    I(out) <+ V(out)/rout",
		"error_description": "Missing semicolon at end of statement"
	}
]