//
// Generated by LLVM NVPTX Back-End
//

.version 8.3
.target sm_86
.address_size 64

	// .globl	chunk_scaled_dot_kkt_fwd_kernel
.extern .shared .align 16 .b8 global_smem[];

.visible .entry chunk_scaled_dot_kkt_fwd_kernel(
	.param .u64 chunk_scaled_dot_kkt_fwd_kernel_param_0,
	.param .u64 chunk_scaled_dot_kkt_fwd_kernel_param_1,
	.param .u64 chunk_scaled_dot_kkt_fwd_kernel_param_2,
	.param .u64 chunk_scaled_dot_kkt_fwd_kernel_param_3,
	.param .u64 chunk_scaled_dot_kkt_fwd_kernel_param_4,
	.param .u32 chunk_scaled_dot_kkt_fwd_kernel_param_5
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<88>;
	.reg .b16 	%rs<13>;
	.reg .b32 	%r<340>;
	.reg .f32 	%f<319>;
	.reg .b64 	%rd<111>;
	.loc	1 30 0
$L__func_begin0:
	.loc	1 30 0

	ld.param.u64 	%rd9, [chunk_scaled_dot_kkt_fwd_kernel_param_2];
	ld.param.u64 	%rd24, [chunk_scaled_dot_kkt_fwd_kernel_param_0];
	ld.param.u64 	%rd25, [chunk_scaled_dot_kkt_fwd_kernel_param_1];
$L__tmp0:
	.loc	1 45 30
	// begin inline asm
	mov.u32 %r30, %ctaid.x;
	// end inline asm
	.loc	1 45 48
	// begin inline asm
	mov.u32 %r31, %ctaid.y;
	// end inline asm
	.loc	1 46 33
	shr.s32 	%r52, %r31, 31;
	shr.u32 	%r53, %r52, 28;
	add.s32 	%r54, %r31, %r53;
	and.b32  	%r55, %r54, -16;
	sub.s32 	%r56, %r31, %r55;
	ld.param.u64 	%rd26, [chunk_scaled_dot_kkt_fwd_kernel_param_3];
	.loc	1 48 49
	shl.b32 	%r57, %r30, 1;
	ld.param.u64 	%rd27, [chunk_scaled_dot_kkt_fwd_kernel_param_4];
	.loc	1 48 43
	mul.wide.s32 	%rd28, %r57, 4;
	add.s64 	%rd10, %rd27, %rd28;
	mov.pred 	%p3, -1;
	.loc	1 48 27
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p3 ld.global.b32 { %r32 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 48 100
	add.s64 	%rd11, %rd10, 4;
	.loc	1 48 74
	// begin inline asm
	mov.u32 %r33, 0x0;
	@%p3 ld.global.b32 { %r33 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 49 40
	mul.wide.s32 	%rd29, %r32, 4;
	add.s64 	%rd12, %rd26, %rd29;
	.loc	1 49 27
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p3 ld.global.b32 { %r34 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 49 86
	add.s64 	%rd13, %rd12, 4;
	.loc	1 49 67
	// begin inline asm
	mov.u32 %r35, 0x0;
	@%p3 ld.global.b32 { %r35 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 50 18
	sub.s32 	%r58, %r35, %r34;
	.loc	1 53 16
	shl.b32 	%r59, %r33, 6;
	.loc	1 53 34
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	shr.u32 	%r4, %r1, 2;
	bfe.u32 	%r60, %r1, 2, 3;
	and.b32  	%r5, %r4, 16;
	and.b32  	%r61, %r4, 24;
	bfe.u32 	%r62, %r1, 2, 5;
	or.b32  	%r63, %r60, 32;
	or.b32  	%r64, %r61, %r63;
	and.b32  	%r6, %r4, 23;
	or.b32  	%r7, %r6, 8;
	or.b32  	%r8, %r63, %r5;
	or.b32  	%r9, %r6, 40;
	.loc	1 56 39
	shl.b32 	%r65, %r34, 4;
	.loc	1 56 35
	mul.wide.s32 	%rd30, %r65, 2;
	add.s64 	%rd31, %rd25, %rd30;
	.loc	1 56 43
	mul.wide.s32 	%rd32, %r56, 2;
	add.s64 	%rd33, %rd31, %rd32;
	.loc	1 56 80
	cvt.s64.s32 	%rd1, %r58;
	cvt.s64.s32 	%rd2, %r59;
	cvt.u64.u32 	%rd34, %r62;
	cvt.u64.u32 	%rd35, %r64;
	cvt.u64.u32 	%rd36, %r6;
	cvt.u64.u32 	%rd37, %r7;
	cvt.u64.u32 	%rd38, %r8;
	cvt.u64.u32 	%rd39, %r9;
	.loc	1 57 18
	or.b64  	%rd40, %rd2, %rd34;
	or.b64  	%rd41, %rd2, %rd35;
	or.b64  	%rd42, %rd2, %rd36;
	or.b64  	%rd43, %rd2, %rd37;
	or.b64  	%rd44, %rd2, %rd38;
	or.b64  	%rd45, %rd2, %rd39;
	shl.b64 	%rd46, %rd42, 5;
	add.s64 	%rd14, %rd33, %rd46;
	shl.b64 	%rd47, %rd43, 5;
	add.s64 	%rd15, %rd33, %rd47;
	shl.b64 	%rd48, %rd44, 5;
	add.s64 	%rd16, %rd33, %rd48;
	shl.b64 	%rd49, %rd45, 5;
	add.s64 	%rd17, %rd33, %rd49;
	setp.gt.s64 	%p17, %rd42, -1;
	setp.gt.s64 	%p18, %rd43, -1;
	setp.gt.s64 	%p19, %rd44, -1;
	setp.gt.s64 	%p20, %rd45, -1;
	setp.lt.s64 	%p21, %rd42, %rd1;
	setp.lt.s64 	%p22, %rd43, %rd1;
	setp.lt.s64 	%p23, %rd44, %rd1;
	setp.lt.s64 	%p24, %rd45, %rd1;
	and.pred  	%p7, %p17, %p21;
	and.pred  	%p8, %p18, %p22;
	and.pred  	%p9, %p19, %p23;
	and.pred  	%p10, %p20, %p24;
	// begin inline asm
	mov.u16 %rs1, 0x0;
	@%p7 ld.global.b16 { %rs1 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs2, 0x0;
	@%p8 ld.global.b16 { %rs2 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs3, 0x0;
	@%p9 ld.global.b16 { %rs3 }, [ %rd16 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs4, 0x0;
	@%p10 ld.global.b16 { %rs4 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 61 45
	add.s32 	%r10, %r65, %r56;
	.loc	1 61 52
	shl.b32 	%r66, %r10, 7;
	.loc	1 61 36
	mul.wide.s32 	%rd50, %r66, 2;
	add.s64 	%rd51, %rd24, %rd50;
	.loc	1 62 22
	shl.b32 	%r67, %r1, 3;
	and.b32  	%r68, %r67, 24;
	setp.gt.s64 	%p25, %rd40, -1;
	setp.gt.s64 	%p26, %rd41, -1;
	setp.lt.s64 	%p27, %rd40, %rd1;
	setp.lt.s64 	%p28, %rd41, %rd1;
	and.pred  	%p1, %p25, %p27;
	and.pred  	%p2, %p26, %p28;
	mul.wide.u32 	%rd52, %r68, 2;
	shl.b64 	%rd53, %rd40, 12;
	or.b64  	%rd54, %rd53, %rd52;
	add.s64 	%rd18, %rd51, %rd54;
	shl.b64 	%rd55, %rd41, 12;
	or.b64  	%rd56, %rd55, %rd52;
	add.s64 	%rd19, %rd51, %rd56;
	shl.b32 	%r69, %r62, 5;
	xor.b32  	%r70, %r1, %r67;
	and.b32  	%r71, %r70, 24;
	or.b32  	%r11, %r69, %r71;
	shl.b32 	%r72, %r11, 1;
	mov.u32 	%r49, global_smem;
	add.s32 	%r36, %r49, %r72;
	shl.b32 	%r73, %r64, 5;
	or.b32  	%r12, %r73, %r71;
	shl.b32 	%r74, %r12, 1;
	add.s32 	%r38, %r49, %r74;
	selp.b32 	%r37, 16, 0, %p1;
	// begin inline asm
	@%p3 cp.async.cg.shared.global [ %r36 + 0 ], [ %rd18 + 0 ], 0x10, %r37;
	// end inline asm
	selp.b32 	%r39, 16, 0, %p2;
	// begin inline asm
	@%p3 cp.async.cg.shared.global [ %r38 + 0 ], [ %rd19 + 0 ], 0x10, %r39;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	add.s64 	%rd20, %rd18, 64;
	add.s64 	%rd21, %rd19, 64;
	bar.sync 	0;
	add.s32 	%r75, %r49, 4096;
	add.s32 	%r40, %r75, %r72;
	add.s32 	%r42, %r75, %r74;
	// begin inline asm
	@%p3 cp.async.cg.shared.global [ %r40 + 0 ], [ %rd20 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	@%p3 cp.async.cg.shared.global [ %r42 + 0 ], [ %rd21 + 0 ], 0x10, %r39;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	add.s64 	%rd22, %rd18, 128;
	add.s64 	%rd23, %rd19, 128;
	bar.sync 	0;
	add.s32 	%r76, %r49, 8192;
	add.s32 	%r44, %r76, %r72;
	add.s32 	%r46, %r76, %r74;
	// begin inline asm
	@%p3 cp.async.cg.shared.global [ %r44 + 0 ], [ %rd22 + 0 ], 0x10, %r37;
	// end inline asm
	// begin inline asm
	@%p3 cp.async.cg.shared.global [ %r46 + 0 ], [ %rd23 + 0 ], 0x10, %r39;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	// begin inline asm
	cp.async.wait_group 0x2;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r77, %r1, 7;
	bfe.u32 	%r78, %r1, 3, 1;
	bfe.u32 	%r13, %r1, 4, 1;
	and.b32  	%r79, %r3, 2;
	or.b32  	%r80, %r79, %r78;
	bfe.u32 	%r81, %r1, 1, 2;
	or.b32  	%r82, %r13, 2;
	and.b32  	%r14, %r4, 8;
	and.b32  	%r83, %r1, 23;
	or.b32  	%r84, %r83, %r14;
	or.b32  	%r85, %r78, 2;
	xor.b32  	%r86, %r13, %r81;
	shl.b32 	%r87, %r80, 8;
	shl.b32 	%r88, %r77, 5;
	or.b32  	%r89, %r87, %r88;
	shl.b32 	%r90, %r86, 3;
	or.b32  	%r15, %r90, %r89;
	xor.b32  	%r91, %r82, %r81;
	shl.b32 	%r92, %r91, 3;
	or.b32  	%r16, %r92, %r89;
	xor.b32  	%r93, %r78, %r81;
	shl.b32 	%r94, %r84, 5;
	shl.b32 	%r95, %r93, 3;
	or.b32  	%r17, %r95, %r94;
	xor.b32  	%r96, %r85, %r81;
	shl.b32 	%r97, %r96, 3;
	or.b32  	%r18, %r97, %r94;
	.loc	1 60 21
	and.b32  	%r98, %r1, 3;
	mul.wide.u32 	%rd57, %r98, 16;
	or.b64  	%rd58, %rd55, %rd57;
	add.s64 	%rd59, %rd58, %rd50;
	add.s64 	%rd60, %rd59, %rd24;
	add.s64 	%rd110, %rd60, 192;
	or.b64  	%rd61, %rd53, %rd57;
	add.s64 	%rd62, %rd61, %rd50;
	add.s64 	%rd63, %rd62, %rd24;
	add.s64 	%rd109, %rd63, 192;
	or.b32  	%r335, %r68, 96;
	mov.f32 	%f287, 0f00000000;
	mov.b32 	%r339, 2;
	mov.b32 	%r338, 0;
	mov.b32 	%r336, -1;
	shl.b32 	%r239, %r15, 1;
	shl.b32 	%r240, %r16, 1;
	shl.b32 	%r241, %r17, 1;
	shl.b32 	%r242, %r18, 1;
	mov.u32 	%r337, %r49;
	mov.f32 	%f288, %f287;
	mov.f32 	%f289, %f287;
	mov.f32 	%f290, %f287;
	mov.f32 	%f291, %f287;
	mov.f32 	%f292, %f287;
	mov.f32 	%f293, %f287;
	mov.f32 	%f294, %f287;
	mov.f32 	%f295, %f287;
	mov.f32 	%f296, %f287;
	mov.f32 	%f297, %f287;
	mov.f32 	%f298, %f287;
	mov.f32 	%f299, %f287;
	mov.f32 	%f300, %f287;
	mov.f32 	%f301, %f287;
	mov.f32 	%f302, %f287;
	mov.f32 	%f303, %f287;
	mov.f32 	%f304, %f287;
	mov.f32 	%f305, %f287;
	mov.f32 	%f306, %f287;
	mov.f32 	%f307, %f287;
	mov.f32 	%f308, %f287;
	mov.f32 	%f309, %f287;
	mov.f32 	%f310, %f287;
	mov.f32 	%f311, %f287;
	mov.f32 	%f312, %f287;
	mov.f32 	%f313, %f287;
	mov.f32 	%f314, %f287;
	mov.f32 	%f315, %f287;
	mov.f32 	%f316, %f287;
	mov.f32 	%f317, %f287;
	mov.f32 	%f318, %f287;
$L__BB0_1:
	add.s32 	%r336, %r336, 1;
	setp.eq.s32 	%p31, %r336, 0;
	.loc	1 62 22
	add.s32 	%r103, %r337, %r239;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r139, %r140, %r141, %r142 }, [ %r103 + 0 ];
	// end inline asm
	add.s32 	%r108, %r337, %r240;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r187, %r188, %r189, %r190 }, [ %r108 + 0 ];
	// end inline asm
	add.s32 	%r113, %r103, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r163, %r164, %r165, %r166 }, [ %r113 + 0 ];
	// end inline asm
	add.s32 	%r118, %r108, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r211, %r212, %r213, %r214 }, [ %r118 + 0 ];
	// end inline asm
	.loc	1 63 36
	add.s32 	%r123, %r337, %r241;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r143, %r144, %r149, %r150 }, [ %r123 + 0 ];
	// end inline asm
	add.s32 	%r128, %r337, %r242;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r191, %r192, %r197, %r198 }, [ %r128 + 0 ];
	// end inline asm
	add.s32 	%r133, %r123, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r155, %r156, %r161, %r162 }, [ %r133 + 0 ];
	// end inline asm
	add.s32 	%r138, %r128, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r203, %r204, %r209, %r210 }, [ %r138 + 0 ];
	// end inline asm
	.loc	1 63 27
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f287, %f288, %f289, %f290 }, { %r139, %r140, %r141, %r142 }, { %r143, %r144 }, { %f287, %f288, %f289, %f290 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f291, %f292, %f293, %f294 }, { %r139, %r140, %r141, %r142 }, { %r149, %r150 }, { %f291, %f292, %f293, %f294 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f295, %f296, %f297, %f298 }, { %r139, %r140, %r141, %r142 }, { %r155, %r156 }, { %f295, %f296, %f297, %f298 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f299, %f300, %f301, %f302 }, { %r139, %r140, %r141, %r142 }, { %r161, %r162 }, { %f299, %f300, %f301, %f302 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f303, %f304, %f305, %f306 }, { %r163, %r164, %r165, %r166 }, { %r143, %r144 }, { %f303, %f304, %f305, %f306 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f307, %f308, %f309, %f310 }, { %r163, %r164, %r165, %r166 }, { %r149, %r150 }, { %f307, %f308, %f309, %f310 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f311, %f312, %f313, %f314 }, { %r163, %r164, %r165, %r166 }, { %r155, %r156 }, { %f311, %f312, %f313, %f314 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f315, %f316, %f317, %f318 }, { %r163, %r164, %r165, %r166 }, { %r161, %r162 }, { %f315, %f316, %f317, %f318 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f287, %f288, %f289, %f290 }, { %r187, %r188, %r189, %r190 }, { %r191, %r192 }, { %f287, %f288, %f289, %f290 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f291, %f292, %f293, %f294 }, { %r187, %r188, %r189, %r190 }, { %r197, %r198 }, { %f291, %f292, %f293, %f294 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f295, %f296, %f297, %f298 }, { %r187, %r188, %r189, %r190 }, { %r203, %r204 }, { %f295, %f296, %f297, %f298 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f299, %f300, %f301, %f302 }, { %r187, %r188, %r189, %r190 }, { %r209, %r210 }, { %f299, %f300, %f301, %f302 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f303, %f304, %f305, %f306 }, { %r211, %r212, %r213, %r214 }, { %r191, %r192 }, { %f303, %f304, %f305, %f306 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f307, %f308, %f309, %f310 }, { %r211, %r212, %r213, %r214 }, { %r197, %r198 }, { %f307, %f308, %f309, %f310 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f311, %f312, %f313, %f314 }, { %r211, %r212, %r213, %r214 }, { %r203, %r204 }, { %f311, %f312, %f313, %f314 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f315, %f316, %f317, %f318 }, { %r211, %r212, %r213, %r214 }, { %r209, %r210 }, { %f315, %f316, %f317, %f318 };
	// end inline asm
	.loc	1 60 21
	add.s32 	%r243, %r339, 1;
	setp.lt.s32 	%p32, %r243, 3;
	selp.b32 	%r339, %r243, 0, %p32;
	.loc	1 62 22
	setp.lt.u32 	%p33, %r335, 128;
	shl.b32 	%r244, %r339, 12;
	add.s32 	%r246, %r49, %r244;
	bar.sync 	0;
	add.s32 	%r235, %r246, %r72;
	add.s32 	%r237, %r246, %r74;
	selp.b32 	%r249, 16, 0, %p33;
	selp.b32 	%r250, %r249, 0, %p1;
	selp.b32 	%r236, %r250, 0, %p31;
	// begin inline asm
	@%p3 cp.async.cg.shared.global [ %r235 + 0 ], [ %rd109 + 0 ], 0x10, %r236;
	// end inline asm
	selp.b32 	%r251, %r249, 0, %p2;
	selp.b32 	%r238, %r251, 0, %p31;
	// begin inline asm
	@%p3 cp.async.cg.shared.global [ %r237 + 0 ], [ %rd110 + 0 ], 0x10, %r238;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 60 21
	add.s32 	%r252, %r338, 1;
	setp.lt.s32 	%p34, %r252, 3;
	selp.b32 	%r338, %r252, 0, %p34;
	.loc	1 62 22
	// begin inline asm
	cp.async.wait_group 0x2;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r253, %r338, 12;
	add.s32 	%r337, %r49, %r253;
	.loc	1 60 21
	add.s64 	%rd110, %rd110, 64;
	add.s64 	%rd109, %rd109, 64;
	add.s32 	%r335, %r335, 32;
	setp.lt.u32 	%p35, %r336, 3;
	@%p35 bra 	$L__BB0_1;
	.loc	1 0 21
	cvt.u32.u64 	%r286, %rd2;
	cvt.u32.u64 	%r287, %rd1;
	.loc	1 53 34
	shl.b32 	%r289, %r1, 2;
	and.b32  	%r290, %r289, 60;
	shl.b32 	%r291, %r1, 1;
	and.b32  	%r292, %r291, 6;
	or.b32  	%r293, %r292, %r14;
	or.b32  	%r294, %r293, 49;
	.loc	1 53 21
	or.b32  	%r295, %r286, %r294;
	.loc	1 54 16
	setp.lt.s32 	%p44, %r295, %r287;
	.loc	1 53 34
	or.b32  	%r296, %r293, 48;
	.loc	1 53 21
	or.b32  	%r297, %r286, %r296;
	.loc	1 54 16
	setp.lt.s32 	%p45, %r297, %r287;
	.loc	1 53 34
	or.b32  	%r298, %r293, 33;
	.loc	1 53 21
	or.b32  	%r299, %r286, %r298;
	.loc	1 54 16
	setp.lt.s32 	%p46, %r299, %r287;
	.loc	1 53 34
	or.b32  	%r300, %r293, 32;
	.loc	1 53 21
	or.b32  	%r301, %r286, %r300;
	.loc	1 54 16
	setp.lt.s32 	%p47, %r301, %r287;
	.loc	1 53 34
	or.b32  	%r302, %r293, 17;
	or.b32  	%r303, %r293, 16;
	or.b32  	%r304, %r293, 1;
	.loc	1 53 21
	or.b32  	%r305, %r286, %r293;
	or.b32  	%r306, %r286, %r6;
	or.b32  	%r307, %r286, %r304;
	or.b32  	%r308, %r286, %r7;
	or.b32  	%r309, %r286, %r303;
	or.b32  	%r310, %r286, %r302;
	or.b32  	%r311, %r286, %r8;
	or.b32  	%r312, %r286, %r9;
	.loc	1 54 16
	setp.lt.s32 	%p48, %r312, %r287;
	setp.lt.s32 	%p49, %r311, %r287;
	setp.lt.s32 	%p50, %r310, %r287;
	setp.lt.s32 	%p51, %r309, %r287;
	setp.lt.s32 	%p52, %r308, %r287;
	setp.lt.s32 	%p53, %r307, %r287;
	setp.lt.s32 	%p54, %r306, %r287;
	setp.lt.s32 	%p55, %r305, %r287;
	.loc	1 60 21
	// begin inline asm
	cp.async.wait_group 0x0;
	// end inline asm
	bar.sync 	0;
	.loc	1 70 11
	cvt.f32.f16 	%f194, %rs1;
	cvt.f32.f16 	%f195, %rs2;
	cvt.f32.f16 	%f196, %rs3;
	cvt.f32.f16 	%f197, %rs4;
	mul.f32 	%f198, %f287, %f194;
	mul.f32 	%f199, %f288, %f194;
	mul.f32 	%f200, %f289, %f195;
	mul.f32 	%f201, %f290, %f195;
	mul.f32 	%f202, %f291, %f194;
	mul.f32 	%f203, %f292, %f194;
	mul.f32 	%f204, %f293, %f195;
	mul.f32 	%f205, %f294, %f195;
	mul.f32 	%f206, %f303, %f196;
	mul.f32 	%f207, %f304, %f196;
	mul.f32 	%f208, %f305, %f197;
	mul.f32 	%f209, %f306, %f197;
	mul.f32 	%f210, %f307, %f196;
	mul.f32 	%f211, %f308, %f196;
	mul.f32 	%f212, %f309, %f197;
	mul.f32 	%f213, %f310, %f197;
	mul.f32 	%f214, %f311, %f196;
	mul.f32 	%f215, %f312, %f196;
	mul.f32 	%f216, %f313, %f197;
	mul.f32 	%f217, %f314, %f197;
	mul.f32 	%f218, %f315, %f196;
	mul.f32 	%f219, %f316, %f196;
	mul.f32 	%f220, %f317, %f197;
	mul.f32 	%f221, %f318, %f197;
	.loc	1 72 26
	setp.gt.u32 	%p56, %r6, %r293;
	setp.gt.u32 	%p57, %r6, %r304;
	setp.gt.u32 	%p58, %r7, %r293;
	setp.gt.u32 	%p59, %r7, %r304;
	setp.gt.u32 	%p60, %r6, %r303;
	setp.gt.u32 	%p61, %r6, %r302;
	setp.gt.u32 	%p62, %r7, %r303;
	setp.gt.u32 	%p63, %r7, %r302;
	setp.gt.u32 	%p64, %r8, %r300;
	setp.gt.u32 	%p65, %r8, %r298;
	setp.gt.u32 	%p66, %r9, %r300;
	setp.gt.u32 	%p67, %r9, %r298;
	setp.gt.u32 	%p68, %r8, %r296;
	setp.gt.u32 	%p69, %r8, %r294;
	setp.gt.u32 	%p70, %r9, %r296;
	setp.gt.u32 	%p71, %r9, %r294;
	.loc	1 73 29
	selp.f32 	%f222, %f198, 0f00000000, %p55;
	selp.f32 	%f223, %f222, 0f00000000, %p56;
	selp.f32 	%f224, %f223, 0f00000000, %p54;
	selp.f32 	%f225, %f199, 0f00000000, %p53;
	selp.f32 	%f226, %f225, 0f00000000, %p57;
	selp.f32 	%f227, %f226, 0f00000000, %p54;
	selp.f32 	%f228, %f200, 0f00000000, %p55;
	selp.f32 	%f229, %f228, 0f00000000, %p58;
	selp.f32 	%f230, %f229, 0f00000000, %p52;
	selp.f32 	%f231, %f201, 0f00000000, %p53;
	selp.f32 	%f232, %f231, 0f00000000, %p59;
	selp.f32 	%f233, %f232, 0f00000000, %p52;
	selp.f32 	%f234, %f202, 0f00000000, %p51;
	selp.f32 	%f235, %f234, 0f00000000, %p60;
	selp.f32 	%f236, %f235, 0f00000000, %p54;
	selp.f32 	%f237, %f203, 0f00000000, %p50;
	selp.f32 	%f238, %f237, 0f00000000, %p61;
	selp.f32 	%f239, %f238, 0f00000000, %p54;
	selp.f32 	%f240, %f204, 0f00000000, %p51;
	selp.f32 	%f241, %f240, 0f00000000, %p62;
	selp.f32 	%f242, %f241, 0f00000000, %p52;
	selp.f32 	%f243, %f205, 0f00000000, %p50;
	selp.f32 	%f244, %f243, 0f00000000, %p63;
	selp.f32 	%f245, %f244, 0f00000000, %p52;
	selp.f32 	%f246, %f206, 0f00000000, %p55;
	selp.f32 	%f247, %f246, 0f00000000, %p49;
	selp.f32 	%f248, %f207, 0f00000000, %p53;
	selp.f32 	%f249, %f248, 0f00000000, %p49;
	selp.f32 	%f250, %f208, 0f00000000, %p55;
	selp.f32 	%f251, %f250, 0f00000000, %p48;
	selp.f32 	%f252, %f209, 0f00000000, %p53;
	selp.f32 	%f253, %f252, 0f00000000, %p48;
	selp.f32 	%f254, %f210, 0f00000000, %p51;
	selp.f32 	%f255, %f254, 0f00000000, %p49;
	selp.f32 	%f256, %f211, 0f00000000, %p50;
	selp.f32 	%f257, %f256, 0f00000000, %p49;
	selp.f32 	%f258, %f212, 0f00000000, %p51;
	selp.f32 	%f259, %f258, 0f00000000, %p48;
	selp.f32 	%f260, %f213, 0f00000000, %p50;
	selp.f32 	%f261, %f260, 0f00000000, %p48;
	selp.f32 	%f262, %f214, 0f00000000, %p47;
	selp.f32 	%f263, %f262, 0f00000000, %p64;
	selp.f32 	%f264, %f263, 0f00000000, %p49;
	selp.f32 	%f265, %f215, 0f00000000, %p46;
	selp.f32 	%f266, %f265, 0f00000000, %p65;
	selp.f32 	%f267, %f266, 0f00000000, %p49;
	selp.f32 	%f268, %f216, 0f00000000, %p47;
	selp.f32 	%f269, %f268, 0f00000000, %p66;
	selp.f32 	%f270, %f269, 0f00000000, %p48;
	selp.f32 	%f271, %f217, 0f00000000, %p46;
	selp.f32 	%f272, %f271, 0f00000000, %p67;
	selp.f32 	%f273, %f272, 0f00000000, %p48;
	selp.f32 	%f274, %f218, 0f00000000, %p45;
	selp.f32 	%f275, %f274, 0f00000000, %p68;
	selp.f32 	%f276, %f275, 0f00000000, %p49;
	selp.f32 	%f277, %f219, 0f00000000, %p44;
	selp.f32 	%f278, %f277, 0f00000000, %p69;
	selp.f32 	%f279, %f278, 0f00000000, %p49;
	selp.f32 	%f280, %f220, 0f00000000, %p45;
	selp.f32 	%f281, %f280, 0f00000000, %p70;
	selp.f32 	%f282, %f281, 0f00000000, %p48;
	selp.f32 	%f283, %f221, 0f00000000, %p44;
	selp.f32 	%f284, %f283, 0f00000000, %p71;
	selp.f32 	%f285, %f284, 0f00000000, %p48;
	.loc	1 74 48
	shl.b32 	%r313, %r10, 6;
	.loc	1 74 32
	mul.wide.s32 	%rd74, %r313, 4;
	add.s64 	%rd75, %rd9, %rd74;
	.loc	1 53 34
	bfe.u32 	%r314, %r1, 4, 3;
	or.b32  	%r315, %r314, 56;
	or.b32  	%r316, %r314, 48;
	or.b32  	%r317, %r314, 40;
	or.b32  	%r318, %r314, 32;
	or.b32  	%r319, %r314, 24;
	or.b32  	%r320, %r314, 16;
	or.b32  	%r321, %r314, 8;
	cvt.u64.u32 	%rd76, %r314;
	cvt.u64.u32 	%rd77, %r321;
	cvt.u64.u32 	%rd78, %r320;
	cvt.u64.u32 	%rd79, %r319;
	cvt.u64.u32 	%rd80, %r318;
	cvt.u64.u32 	%rd81, %r317;
	cvt.u64.u32 	%rd82, %r316;
	cvt.u64.u32 	%rd83, %r315;
	.loc	1 57 18
	or.b64  	%rd84, %rd2, %rd83;
	or.b64  	%rd85, %rd2, %rd82;
	or.b64  	%rd86, %rd2, %rd81;
	or.b64  	%rd87, %rd2, %rd80;
	or.b64  	%rd88, %rd2, %rd79;
	or.b64  	%rd89, %rd2, %rd78;
	or.b64  	%rd90, %rd2, %rd77;
	or.b64  	%rd91, %rd2, %rd76;
	.loc	1 75 18
	shl.b64 	%rd92, %rd91, 12;
	mul.wide.u32 	%rd93, %r290, 4;
	or.b64  	%rd94, %rd92, %rd93;
	add.s64 	%rd66, %rd75, %rd94;
	shl.b64 	%rd95, %rd90, 12;
	or.b64  	%rd96, %rd95, %rd93;
	add.s64 	%rd67, %rd75, %rd96;
	shl.b64 	%rd97, %rd89, 12;
	or.b64  	%rd98, %rd97, %rd93;
	add.s64 	%rd68, %rd75, %rd98;
	shl.b64 	%rd99, %rd88, 12;
	or.b64  	%rd100, %rd99, %rd93;
	add.s64 	%rd69, %rd75, %rd100;
	shl.b64 	%rd101, %rd87, 12;
	or.b64  	%rd102, %rd101, %rd93;
	add.s64 	%rd70, %rd75, %rd102;
	shl.b64 	%rd103, %rd86, 12;
	or.b64  	%rd104, %rd103, %rd93;
	add.s64 	%rd71, %rd75, %rd104;
	shl.b64 	%rd105, %rd85, 12;
	or.b64  	%rd106, %rd105, %rd93;
	add.s64 	%rd72, %rd75, %rd106;
	shl.b64 	%rd107, %rd84, 12;
	or.b64  	%rd108, %rd107, %rd93;
	add.s64 	%rd73, %rd75, %rd108;
	setp.gt.s64 	%p72, %rd84, -1;
	setp.gt.s64 	%p73, %rd85, -1;
	setp.gt.s64 	%p74, %rd86, -1;
	setp.gt.s64 	%p75, %rd87, -1;
	setp.gt.s64 	%p76, %rd88, -1;
	setp.gt.s64 	%p77, %rd89, -1;
	setp.gt.s64 	%p78, %rd90, -1;
	setp.gt.s64 	%p79, %rd91, -1;
	setp.lt.s64 	%p80, %rd91, %rd1;
	setp.lt.s64 	%p81, %rd90, %rd1;
	setp.lt.s64 	%p82, %rd89, %rd1;
	setp.lt.s64 	%p83, %rd88, %rd1;
	setp.lt.s64 	%p84, %rd87, %rd1;
	setp.lt.s64 	%p85, %rd86, %rd1;
	setp.lt.s64 	%p86, %rd85, %rd1;
	setp.lt.s64 	%p87, %rd84, %rd1;
	and.pred  	%p36, %p79, %p80;
	and.pred  	%p37, %p78, %p81;
	and.pred  	%p38, %p77, %p82;
	and.pred  	%p39, %p76, %p83;
	and.pred  	%p40, %p75, %p84;
	and.pred  	%p41, %p74, %p85;
	and.pred  	%p42, %p73, %p86;
	and.pred  	%p43, %p72, %p87;
	shr.u32 	%r322, %r2, 2;
	or.b32  	%r323, %r322, %r5;
	or.b32  	%r324, %r14, %r292;
	mad.lo.s32 	%r325, %r323, 68, %r324;
	shl.b32 	%r326, %r325, 2;
	mov.u32 	%r327, global_smem;
	add.s32 	%r328, %r327, %r326;
	st.shared.v2.f32 	[%r328], {%f224, %f227};
	st.shared.v2.f32 	[%r328+2176], {%f230, %f233};
	st.shared.v2.f32 	[%r328+64], {%f236, %f239};
	st.shared.v2.f32 	[%r328+2240], {%f242, %f245};
	mov.f32 	%f286, 0f00000000;
	st.shared.v2.f32 	[%r328+128], {%f286, %f286};
	st.shared.v2.f32 	[%r328+2304], {%f286, %f286};
	st.shared.v2.f32 	[%r328+192], {%f286, %f286};
	st.shared.v2.f32 	[%r328+2368], {%f286, %f286};
	bar.sync 	0;
	shl.b32 	%r329, %r3, 1;
	and.b32  	%r330, %r329, 6;
	or.b32  	%r331, %r330, %r13;
	mad.lo.s32 	%r332, %r331, 68, %r290;
	shl.b32 	%r333, %r332, 2;
	add.s32 	%r334, %r327, %r333;
	ld.shared.v4.u32 	{%r254, %r255, %r256, %r257}, [%r334];
	ld.shared.v4.u32 	{%r258, %r259, %r260, %r261}, [%r334+2176];
	ld.shared.v4.u32 	{%r262, %r263, %r264, %r265}, [%r334+4352];
	ld.shared.v4.u32 	{%r266, %r267, %r268, %r269}, [%r334+6528];
	bar.sync 	0;
	st.shared.v2.f32 	[%r328], {%f247, %f249};
	st.shared.v2.f32 	[%r328+2176], {%f251, %f253};
	st.shared.v2.f32 	[%r328+64], {%f255, %f257};
	st.shared.v2.f32 	[%r328+2240], {%f259, %f261};
	st.shared.v2.f32 	[%r328+128], {%f264, %f267};
	st.shared.v2.f32 	[%r328+2304], {%f270, %f273};
	st.shared.v2.f32 	[%r328+192], {%f276, %f279};
	st.shared.v2.f32 	[%r328+2368], {%f282, %f285};
	bar.sync 	0;
	ld.shared.v4.u32 	{%r270, %r271, %r272, %r273}, [%r334];
	ld.shared.v4.u32 	{%r274, %r275, %r276, %r277}, [%r334+2176];
	ld.shared.v4.u32 	{%r278, %r279, %r280, %r281}, [%r334+4352];
	ld.shared.v4.u32 	{%r282, %r283, %r284, %r285}, [%r334+6528];
	// begin inline asm
	@%p36 st.global.v4.b32 [ %rd66 + 0 ], { %r254, %r255, %r256, %r257 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.v4.b32 [ %rd67 + 0 ], { %r258, %r259, %r260, %r261 };
	// end inline asm
	// begin inline asm
	@%p38 st.global.v4.b32 [ %rd68 + 0 ], { %r262, %r263, %r264, %r265 };
	// end inline asm
	// begin inline asm
	@%p39 st.global.v4.b32 [ %rd69 + 0 ], { %r266, %r267, %r268, %r269 };
	// end inline asm
	// begin inline asm
	@%p40 st.global.v4.b32 [ %rd70 + 0 ], { %r270, %r271, %r272, %r273 };
	// end inline asm
	// begin inline asm
	@%p41 st.global.v4.b32 [ %rd71 + 0 ], { %r274, %r275, %r276, %r277 };
	// end inline asm
	// begin inline asm
	@%p42 st.global.v4.b32 [ %rd72 + 0 ], { %r278, %r279, %r280, %r281 };
	// end inline asm
	// begin inline asm
	@%p43 st.global.v4.b32 [ %rd73 + 0 ], { %r282, %r283, %r284, %r285 };
	// end inline asm
	.loc	1 75 4
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "D:\\Users\\Louis\\PycharmProjects\\Master_thesis\\Babilong_Benchmark\\.venv\\Lib\\site-packages\\fla\\ops\\common\\chunk_scaled_dot_kkt.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 0
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 164
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 104
.b8 117
.b8 110
.b8 107
.b8 95
.b8 115
.b8 99
.b8 97
.b8 108
.b8 101
.b8 100
.b8 95
.b8 100
.b8 111
.b8 116
.b8 95
.b8 107
.b8 107
.b8 116
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 68
.b8 58
.b8 92
.b8 85
.b8 115
.b8 101
.b8 114
.b8 115
.b8 92
.b8 76
.b8 111
.b8 117
.b8 105
.b8 115
.b8 92
.b8 80
.b8 121
.b8 99
.b8 104
.b8 97
.b8 114
.b8 109
.b8 80
.b8 114
.b8 111
.b8 106
.b8 101
.b8 99
.b8 116
.b8 115
.b8 92
.b8 77
.b8 97
.b8 115
.b8 116
.b8 101
.b8 114
.b8 95
.b8 116
.b8 104
.b8 101
.b8 115
.b8 105
.b8 115
.b8 92
.b8 66
.b8 97
.b8 98
.b8 105
.b8 108
.b8 111
.b8 110
.b8 103
.b8 95
.b8 66
.b8 101
.b8 110
.b8 99
.b8 104
.b8 109
.b8 97
.b8 114
.b8 107
.b8 92
.b8 46
.b8 118
.b8 101
.b8 110
.b8 118
.b8 92
.b8 76
.b8 105
.b8 98
.b8 92
.b8 115
.b8 105
.b8 116
.b8 101
.b8 45
.b8 112
.b8 97
.b8 99
.b8 107
.b8 97
.b8 103
.b8 101
.b8 115
.b8 92
.b8 102
.b8 108
.b8 97
.b8 92
.b8 111
.b8 112
.b8 115
.b8 92
.b8 99
.b8 111
.b8 109
.b8 109
.b8 111
.b8 110
.b8 0
.b64 $L__func_begin0
.b64 $L__func_end0
	}
	.section	.debug_loc	{	}
