  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 2 output ports were not connected:
xmelab: (./testcases/alwayslatch_misc_svi_modportDotnameModuleInst.sv,53): o_a
xmelab: (./testcases/alwayslatch_misc_svi_modportDotnameModuleInst.sv,54): o_b

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 2 input ports were not connected:
xmelab: (./testcases/alwayslatch_misc_svi_modportDotnameModuleInst.sv,52): i_en
xmelab: (./testcases/alwayslatch_misc_svi_modportDotnameModuleInst.sv,55): i_a

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
