FIFO Verification using SystemVerilog
Overview
This project verifies a FIFO memory module using SystemVerilog and UVM. The focus is on testing functionality, edge cases, and ensuring design reliability through robust simulation and coverage.

Prerequisites
Tool: QuestaSim/ModelSim
Knowledge: SystemVerilog, UVM basics
