|test2
RAM_ce_n <= <GND>
RAM_we_n <= sram:inst.WE
clk_25mhz => sram:inst.CLK
pba => inst1.IN0
pbb => inst1.IN1
RAM_D[0] <= sram:inst.D[0]
RAM_D[1] <= sram:inst.D[1]
RAM_D[2] <= sram:inst.D[2]
RAM_D[3] <= sram:inst.D[3]
RAM_D[4] <= sram:inst.D[4]
RAM_D[5] <= sram:inst.D[5]
RAM_D[6] <= sram:inst.D[6]
RAM_D[7] <= sram:inst.D[7]
RAM_D[8] <= sram:inst.D[8]
RAM_D[9] <= sram:inst.D[9]
RAM_D[10] <= sram:inst.D[10]
RAM_D[11] <= sram:inst.D[11]
RAM_D[12] <= sram:inst.D[12]
RAM_D[13] <= sram:inst.D[13]
RAM_D[14] <= sram:inst.D[14]
RAM_D[15] <= sram:inst.D[15]
RAM_oe_n <= sram:inst.OE
RAM_ble_n <= <GND>
RAM_bhe_n <= <GND>
led0 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
led1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
led2 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
led3 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
led4 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
led5 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
led6 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
led7 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
RAM_A[0] <= sram:inst.A[0]
RAM_A[1] <= sram:inst.A[1]
RAM_A[2] <= sram:inst.A[2]
RAM_A[3] <= sram:inst.A[3]
RAM_A[4] <= sram:inst.A[4]
RAM_A[5] <= sram:inst.A[5]
RAM_A[6] <= sram:inst.A[6]
RAM_A[7] <= sram:inst.A[7]
RAM_A[8] <= sram:inst.A[8]
RAM_A[9] <= sram:inst.A[9]
RAM_A[10] <= sram:inst.A[10]
RAM_A[11] <= sram:inst.A[11]
RAM_A[12] <= sram:inst.A[12]
RAM_A[13] <= sram:inst.A[13]
RAM_A[14] <= sram:inst.A[14]
RAM_A[15] <= sram:inst.A[15]
RAM_A[16] <= sram:inst.A[16]
RAM_A[17] <= sram:inst.A[17]


|test2|sram:inst
CLK => OEN.CLK
CLK => OK~reg0.CLK
CLK => cnt_cycle[5].CLK
CLK => cnt_cycle[4].CLK
CLK => cnt_cycle[3].CLK
CLK => cnt_cycle[2].CLK
CLK => cnt_cycle[1].CLK
CLK => cnt_cycle[0].CLK
CLK => WE~reg0.CLK
CLK => ADDR[17].CLK
CLK => ADDR[16].CLK
CLK => ADDR[15].CLK
CLK => ADDR[14].CLK
CLK => ADDR[13].CLK
CLK => ADDR[12].CLK
CLK => ADDR[11].CLK
CLK => ADDR[10].CLK
CLK => ADDR[9].CLK
CLK => ADDR[8].CLK
CLK => ADDR[7].CLK
CLK => ADDR[6].CLK
CLK => ADDR[5].CLK
CLK => ADDR[4].CLK
CLK => ADDR[3].CLK
CLK => ADDR[2].CLK
CLK => ADDR[1].CLK
CLK => ADDR[0].CLK
CLK => CHECK.CLK
CLK => end_test~reg0.CLK
CLK => STATE~2.IN1
reset => OEN.PRESET
reset => OK~reg0.ACLR
reset => cnt_cycle[5].ACLR
reset => cnt_cycle[4].ACLR
reset => cnt_cycle[3].ACLR
reset => cnt_cycle[2].ACLR
reset => cnt_cycle[1].ACLR
reset => cnt_cycle[0].ACLR
reset => WE~reg0.PRESET
reset => ADDR[17].ACLR
reset => ADDR[16].ACLR
reset => ADDR[15].ACLR
reset => ADDR[14].ACLR
reset => ADDR[13].ACLR
reset => ADDR[12].ACLR
reset => ADDR[11].ACLR
reset => ADDR[10].ACLR
reset => ADDR[9].ACLR
reset => ADDR[8].ACLR
reset => ADDR[7].ACLR
reset => ADDR[6].ACLR
reset => ADDR[5].ACLR
reset => ADDR[4].ACLR
reset => ADDR[3].ACLR
reset => ADDR[2].ACLR
reset => ADDR[1].ACLR
reset => ADDR[0].ACLR
reset => CHECK.PRESET
reset => end_test~reg0.ACLR
reset => STATE~3.IN1
A[0] <= ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= ADDR[13].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= ADDR[14].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= ADDR[15].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= ADDR[16].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= ADDR[17].DB_MAX_OUTPUT_PORT_TYPE
D[0] <= D[0]~0
D[1] <= D[1]~1
D[2] <= D[2]~2
D[3] <= D[3]~3
D[4] <= D[4]~4
D[5] <= D[5]~5
D[6] <= D[6]~6
D[7] <= D[7]~7
D[8] <= D[8]~8
D[9] <= D[9]~9
D[10] <= D[10]~10
D[11] <= D[11]~11
D[12] <= D[12]~12
D[13] <= D[13]~13
D[14] <= D[14]~14
D[15] <= D[15]~15
WE <= WE~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OEN.DB_MAX_OUTPUT_PORT_TYPE
end_test <= end_test~reg0.DB_MAX_OUTPUT_PORT_TYPE
OK <= OK~reg0.DB_MAX_OUTPUT_PORT_TYPE


