{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,2,17]],"date-time":"2019-02-17T04:18:11Z","timestamp":1550377091434},"reference-count":64,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"delay-in-days":0,"content-version":"vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["JETC","J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2017,5,1]]},"DOI":"10.1145\/2997649","type":"journal-article","created":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T14:55:23Z","timestamp":1493650523000},"page":"1-24","source":"Crossref","is-referenced-by-count":0,"title":["Memory-Centric Reconfigurable Accelerator for Classification and Machine Learning Applications"],"prefix":"10.1145","volume":"13","author":[{"given":"Robert","family":"Karam","sequence":"first","affiliation":[{"name":"University of Florida, Gainesville, FL"}]},{"given":"Somnath","family":"Paul","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, OR"}]},{"given":"Ruchir","family":"Puri","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Lab, Yorktown Heights, NY"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL"}]}],"member":"320","reference":[{"key":"key-10.1145\/2997649-1","unstructured":"Altera. 2016. Quartus II Subscription Edition. Retrieved March 2016, from http:\/\/www.altera.com."},{"key":"key-10.1145\/2997649-2","unstructured":"Mauricio Araya-Polo, Javier Cabezas, Mauricio Hanzich, Miquel Pericas, Felix Rubio, Isaac Gelado, Muhammad Shafiq, Enric Morancho, Nacho Navarro, Eduard Ayguade, and others. 2011. Assessing accelerator-based HPC reverse time migration. IEEE Transactions on Parallel and Distributed Systems 22, 1 (2011), 147--162.","DOI":"10.1109\/TPDS.2010.144","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-3","unstructured":"Kubilay Atasu, Raphael Polig, Christoph Hagleitner, and Frederick R. Reiss. 2013. Hardware-accelerated regular expression matching for high-throughput text analytics. In Proceedings of the 23rd International Conference on Field Programmable Logic and Applications (FPL&#8217;13). IEEE, 1--7.","DOI":"10.1109\/FPL.2013.6645534","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-4","unstructured":"Peter Bakkum and Kevin Skadron. 2010. Accelerating SQL database operations on a GPU with CUDA. In Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units. ACM, 94--103.","DOI":"10.1145\/1735688.1735706","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-5","unstructured":"S. R. Bandre and J. N. Nandimath. 2015. Design consideration of network intrusion detection system using hadoop and GPGPU. In Proceedings of the 2015 International Conference on Pervasive Computing (ICPC&#8217;15). 1--6. DOI:http:\/\/dx.doi.org\/10.1109\/PERVASIVE.2015.7087201","DOI":"10.1109\/PERVASIVE.2015.7087201","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-6","unstructured":"Keren Bergman, Shekhar Borkar, Dan Campbell, William Carlson, William Dally, Monty Denneau, Paul Franzon, William H. arrod, Kerry Hill, Jon Hiller, and others. 2008. Exascale computing study: Technology challenges in achieving exascale systems. Defense Advanced Research Projects Agency Information Processing Techniques Office (DARPA IPTO). Tech. Rep. 15 (2008)."},{"key":"key-10.1145\/2997649-7","unstructured":"James Bergstra, Olivier Breuleux, Fr&#233;d&#233;ric Bastien, Pascal Lamblin, Razvan Pascanu, Guillaume Desjardins, Joseph Turian, David Warde-Farley, and Yoshua Bengio. 2010. Theano: A CPU and GPU math expression compiler. In Proceedings of the Python for Scientific Computing Conference (SciPy&#8217;10). Oral Presentation."},{"key":"key-10.1145\/2997649-8","unstructured":"Bernhard E. Boser, Isabelle M. Guyon, and Vladimir N. Vapnik. 1992. A training algorithm for optimal margin classifiers. In Proceedings of the 5th Annual Workshop on Computational Learning Theory. ACM, 144--152.","DOI":"10.1145\/130385.130401","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-9","unstructured":"CACTI. Online. Retrieved from http:\/\/arch.cs.utah.edu\/cacti\/."},{"key":"key-10.1145\/2997649-10","unstructured":"Linchuan Chen, Xin Huo, and Gagan Agrawal. 2012. Accelerating mapreduce on a coupled CPU-GPU architecture. In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis. IEEE Computer Society Press, 25.","DOI":"10.1109\/SC.2012.16","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-11","unstructured":"clock-gettime(3) - Linux main page. Retrieved from. http:\/\/linux.die.net\/man\/3\/clock_gettime."},{"key":"key-10.1145\/2997649-12","unstructured":"Jason Cong and Songjie Xu. 1998. Technology mapping for FPGAs with embedded memory blocks. In Proceedings of the 1998 ACM\/SIGDA 6th International Symposium on Field Programmable Gate Arrays. ACM, 179--188.","DOI":"10.1145\/275107.275138","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-13","unstructured":"CUDA Profiling Tools Interface. Retrieved from https:\/\/developer.nvidia.com\/cuda-profiling-tools-interface."},{"key":"key-10.1145\/2997649-14","unstructured":"Jeffrey Dean and Sanjay Ghemawat. 2008. MapReduce: Simplified data processing on large clusters. Commun. ACM 51, 1 (2008), 107--113.","DOI":"10.1145\/1327452.1327492","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-15","unstructured":"Richard O. Duda, Peter E. Hart, and others. 1973. Pattern Classification and Scene Analysis. Vol. 3. Wiley New York."},{"key":"key-10.1145\/2997649-16","unstructured":"Carl Ebeling, Darren C. Cronquist, and Paul Franklin. 1996. RaPiDreconfigurable pipelined datapath. In Field-Programmable Logic Smart Applications, New Paradigms and Compilers. Springer, 126--135.","DOI":"10.1007\/3-540-61730-2_13","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-17","unstructured":"Hadi Esmaeilzadeh, Emily Blem, Ren&#233;e St. Amant, Karthikeyan Sankaralingam, and Doug Burger. 2013. Power challenges may end the multicore era. Communications of the ACM 56, 2 (2013), 93--102.","DOI":"10.1145\/2408776.2408797","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-18","unstructured":"Reza Farivar, Daniel Rebolledo, Ellick Chan, and Roy H. Campbell. 2008. A parallel implementation of k-means clustering on GPUs. 13, 2 (2008)."},{"key":"key-10.1145\/2997649-19","unstructured":"Nir Friedman, Dan Geiger, and Moises Goldszmidt. 1997. Bayesian network classifiers. Machine Learning 29, 2--3 (1997), 131--163."},{"key":"key-10.1145\/2997649-20","unstructured":"Zhisong Fu, Michael Personick, and Bryan Thompson. 2014. MapGraph: A high level API for fast development of high performance graph analytics on GPUs. In Proceedings of Workshop on GRAph Data Management Experiences and Systems. ACM, 1--6.","DOI":"10.1145\/2621934.2621936","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-21","unstructured":"Lee Garber. 2012. Using in-memory analytics to quickly crunch big data. Computer 45, 10 (2012), 16--18.","DOI":"10.1109\/MC.2012.358","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-22","unstructured":"Varghese George, Sanjeev Jahagirdar, Chao Tong, Ken Smits, Satish Damaraju, Scott Siers, Ves Naydenov, Tanveer Khondker, Sanjib Sarkar, and Puneet Singh. 2007. Penryn: 45-nm next generation intel&#174; core 2 processor. In Proceedings of the IEEE Asian Solid-State Circuits Conference (ASSCC&#8217;07). IEEE, 14--17.","DOI":"10.1109\/ASSCC.2007.4425784","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-23","unstructured":"Naga K. Govindaraju, Brandon Lloyd, Wei Wang, Ming Lin, and Dinesh Manocha. 2004. Fast computation of database operations using graphics processors. In Proceedings of the 2004 ACM SIGMOD International Conference on Management of Data. ACM, 215--226.","DOI":"10.1145\/1007568.1007594","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-24","unstructured":"Alexander Gray. 2013. Analyzing Massive Datasets. Retrieved from http:\/\/www.skytree.net\/resources\/."},{"key":"key-10.1145\/2997649-25","unstructured":"Qi Guo, Nikolaos Alachiotis, Berkin Akin, Fazle Sadi, Guanglin Xu, Tze Meng Low, Larry Pileggi, James C. Hoe, and Franz Franchetti. 2014. 3d-stacked memory-side acceleration: Accelerator and system design. In Proceedings of the Workshop on Near-Data Processing (WoNDP) (Held in Conjunction with MICRO-47.)."},{"key":"key-10.1145\/2997649-26","unstructured":"Robert J. Halstead, Bharat Sukhwani, Hong Min, Mathew Thoennes, Parijat Dube, Sameh Asaad, and Brijesh Iyer. 2013. Accelerating join operation for relational databases with FPGAs. In Proceedings of the IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM&#8217;13). IEEE, 17--20.","DOI":"10.1109\/FCCM.2013.17","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-27","unstructured":"Stephen C. Helmreich and Jim R. Cowie. 2006. Data-centric computing with the netezza architecture. (2006)."},{"key":"key-10.1145\/2997649-28","unstructured":"David A. Huffman. 1952. A method for the construction of minimum-redundancy codes. Proceedings of the IRE 40, 9 (1952), 1098--1101.","DOI":"10.1109\/JRPROC.1952.273898","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-29","unstructured":"Intel Core2 Quad Processor Q8200. Retrieved from http:\/\/ark.intel.com\/Products\/Spec\/SLG9S."},{"key":"key-10.1145\/2997649-30","unstructured":"Adam Jacobs. 2009. The pathologies of big data. Communications of the ACM 52, 8 (2009), 36--44.","DOI":"10.1145\/1536616.1536632","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-31","unstructured":"Robert Karam, Ruchir Puri, and Swarup Bhunia. 2016. Energy-efficient adaptive hardware accelerator for text mining application kernels. IEEE Transactions on Very Large Scale Integration 24, 12 (Dec. 2016).","DOI":"10.1109\/TVLSI.2016.2555984","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-32","unstructured":"Robert Karam, Ruchir Puri, Swaroop Ghosh, and Swarup Bhunia. 2015a. Emerging trends in design and applications of memory-based computing and content-addressable memories. Proceedings of the IEEE 103, 8 (2015), 1311--1330.","DOI":"10.1109\/JPROC.2015.2434888","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-33","unstructured":"Robert Karam, Kai Yang, and Swarup Bhunia. 2015b. Energy-efficient reconfigurable computing using spintronic memory. In Proceedings of the 58th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS&#8217;15). IEEE, 1--4.","DOI":"10.1109\/MWSCAS.2015.7282213","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-34","unstructured":"Piotr Kraj, Ashok Sharma, Nikhil Garge, Robert Podolsky, and Richard A. McIndoe. 2008. ParaKMeans: Implementation of a parallelized K-means algorithm suitable for general laboratory use. BMC Bioinformatics 9, 1 (2008), 200."},{"key":"key-10.1145\/2997649-35","unstructured":"Steve LaValle, Eric Lesser, Rebecca Shockley, Michael S. Hopkins, and Nina Kruschwitz. 2011. Big data, analytics and the path from insights to value. MIT Sloan Management Review 52, 2 (2011), 21--31."},{"key":"key-10.1145\/2997649-36","unstructured":"Yann Lecun and Corinna Cortes. 2016. The MNIST database of handwritten digits. Retrieved from http:\/\/yann.lecun.com\/exdb\/mnist\/."},{"key":"key-10.1145\/2997649-37","unstructured":"Christianto C. Liu, Ilya Ganusov, Martin Burtscher, and Sandip Tiwari. 2005. Bridging the processor-memory performance gap with 3D IC technology. IEEE Design &#x38; Test of Computers 22, 6 (2005), 556--564."},{"key":"key-10.1145\/2997649-38","unstructured":"James MacQueen and others. 1967. Some methods for classification and analysis of multivariate observations. In Proceedings of the 5th Berkeley Symposium on Mathematical Statistics and Probability, Vol. 1. Berkeley, CA, 14."},{"key":"key-10.1145\/2997649-39","unstructured":"Ethan Mirsky and Andre DeHon. 1996. MATRIX: A reconfigurable computing architecture with configurable instruction distribution and deployable resources. In Proceedings of the 1996 IEEE Symposium on FPGAs for Custom Computing Machines. IEEE, 157--166.","DOI":"10.1109\/FPGA.1996.564808","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-40","unstructured":"Kazuaki Murakami, Satoru Shirakawa, and Hiroshi Miyajima. 1997. Parallel processing RAM chip with 256 Mb DRAM and quad processors. In Digest of Technical Papers of the 43rd IEEE International Solid-State Circuits Conference (ISSCC&#8217;97). IEEE, 228--229."},{"key":"key-10.1145\/2997649-41","unstructured":"K. Neshatpour, M. Malik, M. A. Ghodrat, and H. Homayoun. 2015. Accelerating big data analytics using FPGAs. In Proceedings of the IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM&#8217;15). 164--164. DOI:http:\/\/dx.doi.org\/10.1109\/FCCM.2015.59","DOI":"10.1109\/FCCM.2015.59","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-42","unstructured":"John Nickolls, Ian Buck, Michael Garland, and Kevin Skadron. 2008. Scalable parallel programming with CUDA. Queue 6, 2 (2008), 40--53.","DOI":"10.1145\/1365490.1365500","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-43","unstructured":"Nios II Processor: The World&#8217;s Most Versatile Embedded Processor. Retrieved from http:\/\/www.altera.com\/devices\/processor\/nios2\/ni2-index.html."},{"key":"key-10.1145\/2997649-44","unstructured":"NVIDIA. 2016. CUDA Toolkit Documentation (7.5 ed.). NVIDIA. Retrieved from https:\/\/docs.nvidia.com\/cuda\/."},{"key":"key-10.1145\/2997649-45","unstructured":"Markos Papadonikolakis and C. Bouganis. 2012. Novel cascade FPGA accelerator for support vector machines classification. IEEE Transactions on Neural Networks and Learning Systems 23, 7 (2012), 1040--1052.","DOI":"10.1109\/TNNLS.2012.2196446","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-46","unstructured":"David Patterson, Thomas Anderson, Neal Cardwell, Richard Fromm, Kimberly Keeton, Christoforos Kozyrakis, Randi Thomas, and Katherine Yelick. 1997. A case for intelligent RAM. IEEE Micro 17, 2 (1997), 34--44.","DOI":"10.1109\/40.592312","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-47","unstructured":"S. Paul, S. Chatterjee, S. Mukhopadhyay, and S. Bhunia. 2009. Nanoscale reconfigurable computing using non-volatile 2-D STTRAM array. In Proceedings of the 9th IEEE Conference on Nanotechnology (IEEE-NANO 2009). 880--883."},{"key":"key-10.1145\/2997649-48","unstructured":"Somnath Paul, Robert Karam, Swarup Bhunia, and Ruchir Puri. 2014a. Energy-efficient hardware acceleration through computing in the memory. In Proceedings of the Conference on Design, Automation &#x38; Test in Europe. European Design and Automation Association, 266."},{"key":"key-10.1145\/2997649-49","unstructured":"Somnath Paul, Aswin Krishna, Wenchao Qian, Robert Karam, and Swarup Bhunia. 2014b. MAHA: An energy-efficient malleable hardware accelerator for data-intensive applications. IEEE Transactions on Very Large Scale Integration Systems. IEEE, 1005--1016."},{"key":"key-10.1145\/2997649-50","unstructured":"Andrew Putnam, Adrian M. Caulfield, Eric S. Chung, Derek Chiou, Kypros Constantinides, John Demme, Hadi Esmaeilzadeh, Jeremy Fowers, Gopi Prashanth Gopal, Jordan Gray, et al. 2014. A reconfigurable fabric for accelerating large-scale datacenter services. In Proceedings of the ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA&#8217;14). IEEE, 13--24.","DOI":"10.1109\/ISCA.2014.6853195","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-51","unstructured":"QUADRO FOR DESKTOP WORKSTATIONS. Retrieved from http:\/\/www.nvidia.com\/object\/quadro-desktop-gpus.html."},{"key":"key-10.1145\/2997649-52","unstructured":"Timothy G. Rogers, Mike O&#8217;Connor, and Tor M. Aamodt. 2013. Divergence-aware warp scheduling. In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture. ACM, 99--110.","DOI":"10.1145\/2540708.2540718","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-53","unstructured":"Yi Shan, Bo Wang, Jing Yan, Yu Wang, Ningyi Xu, and Huazhong Yang. 2010. FPMR: MapReduce framework on FPGA. In Proceedings of the 18th Annual ACM\/SIGDA International Symposium on Field Programmable Gate Arrays. ACM, 93--102.","DOI":"10.1145\/1723112.1723129","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-54","unstructured":"Hertej Singh, Ming-Hau Lee, Guangming Lu, Fadi J. Kurdahi, Nader Bagherzadeh, and M. Chaves Eliseu Filho. 2000. MorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers 49, 5 (2000), 465--481.","DOI":"10.1109\/12.859540","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-55","unstructured":"Kilian Stoffel and Abdelkader Belkoniene. 1999. Parallel k\/h-means clustering for large data sets. European Conference on Parallel Processing. Springer, 1451--1454.","DOI":"10.1007\/3-540-48311-X_205","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-56","unstructured":"Bharat Sukhwani, Hong Min, Mathew Thoennes, Parijat Dube, Balakrishna Iyer, Bernard Brezzo, Donna Dillenberger, and Sameh Asaad. 2012. Database analytics acceleration using FPGAs. In Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques. ACM, 411--420.","DOI":"10.1145\/2370816.2370874","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-57","unstructured":"Helen Sun and Peter Heller. 2012. Oracle information architecture: An architect&#8217;s guide to big data. Oracle, Redwood Shores (2012)."},{"key":"key-10.1145\/2997649-58","unstructured":"Yangzihao Wang, Andrew Davidson, Yuechao Pan, Yuduo Wu, Andy Riffel, and John D. Owens. 2015. Gunrock: A high-performance graph processing library on the GPU. In Proceedings of the 20th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming. ACM, 265--266.","DOI":"10.1145\/2688500.2688538","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-59","unstructured":"Yu Wang, Boxun Li, Rong Luo, Yiran Chen, Ningyi Xu, and Huazhong Yang. 2014. Energy efficient neural networks for big data analytics. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE&#8217;14). IEEE, 1--2."},{"key":"key-10.1145\/2997649-60","unstructured":"Louis Woods and Gustavo Alonso. 2011. Fast data analytics with FPGAs. In Proceedings of the IEEE 27th International Conference on Data Engineering Workshops (ICDEW&#8217;11). IEEE, 296--299.","DOI":"10.1109\/ICDEW.2011.5767669","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-61","unstructured":"Ren Wu, Bin Zhang, and Meichun Hsu. 2009. Clustering billions of data points using GPUs. In Proceedings of the Combined Workshops on UnConventional High Performance Computing Workshop Plus Memory Access Workshop. ACM, 1--6.","DOI":"10.1145\/1531666.1531668","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-62","unstructured":"Weizhong Zhao, Huifang Ma, and Qing He. 2009. Parallel k-means clustering based on mapreduce. IEEE International Conference on Cloud Computing. Springer, 674--679.","DOI":"10.1007\/978-3-642-10665-1_71","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-63","unstructured":"Jacob Ziv and Abraham Lempel. 1977. A universal algorithm for sequential data compression. IEEE Transactions on Information Theory 23, 3 (1977), 337--343.","DOI":"10.1109\/TIT.1977.1055714","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2997649-64","unstructured":"Jacob Ziv and Abraham Lempel. 1978. Compression of individual sequences via variable-rate coding. IEEE Transaction on Information Theory 24, 5 (1978), 530--536.","DOI":"10.1109\/TIT.1978.1055934","doi-asserted-by":"crossref"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=2997649&ftid=1869990&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T12:27:18Z","timestamp":1494851238000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,1]]},"references-count":64,"journal-issue":{"published-print":{"date-parts":[[2017,5,13]]},"issue":"3"},"URL":"http:\/\/dx.doi.org\/10.1145\/2997649","relation":{"cites":[]},"ISSN":["1550-4832"],"issn-type":[{"value":"1550-4832","type":"print"}]}}