# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" \
"../../../../Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" \
"../../../../Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" \
"../../../../Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" \
"../../../../Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" \
"../../../../Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" \
"../../../../Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" \
"../../../../Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" \
"../../../../Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" \
"../../../../Minisys_1A_CPU.srcs/sim_1/new/access_datamemory_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
