; BTOR description generated by Yosys 0.36+61 (git sha1 df65634e0, clang 10.0.0-4ubuntu1 -fPIC -Os) for module rvfi_testbench.
1 sort bitvec 1
2 input 1 check ; rvfi_testbench.sv:21.9-21.14
3 input 1 clock ; rvfi_testbench.sv:24.8-24.13
4 input 1 reset ; rvfi_testbench.sv:24.15-24.20
5 const 1 1
6 const 1 0
7 state 1
8 init 1 7 5
9 next 1 7 6
10 eq 1 4 7
11 not 1 5
12 or 1 10 11
13 constraint 12
14 not 1 3
15 not 1 5
16 or 1 14 15
17 constraint 16
18 state 1
19 not 1 18
20 and 1 6 19
21 state 1
22 state 1
23 sort bitvec 32
24 state 23 wrapper.uut.cpu.rvfi_rs1_rdata
25 redor 1 24
26 not 1 25
27 sort bitvec 5
28 state 27 wrapper.uut.cpu.rvfi_rs1_addr
29 redor 1 28
30 not 1 29
31 ite 1 30 26 22
32 sort bitvec 8
33 const 32 00000000
34 state 32 cycle_reg
35 init 32 34 33
36 ite 32 4 33 34
37 uext 32 5 7
38 ult 1 36 37
39 not 1 38
40 and 1 39 2
41 ite 1 40 31 21
42 ite 1 30 5 6
43 ite 1 40 42 6
44 not 1 41
45 and 1 43 44
46 state 1
47 state 1
48 state 23 wrapper.uut.cpu.rvfi_rs2_rdata
49 redor 1 48
50 not 1 49
51 state 27 wrapper.uut.cpu.rvfi_rs2_addr
52 redor 1 51
53 not 1 52
54 ite 1 53 50 47
55 ite 1 40 54 46
56 ite 1 53 5 6
57 ite 1 40 56 6
58 not 1 55
59 and 1 57 58
60 state 1
61 state 1
62 const 23 00000000000000000000000000000000
63 state 23 wrapper.uut.cpu.rvfi_insn
64 init 23 63 62
65 slice 27 63 19 15
66 eq 1 65 28
67 redor 1 65
68 ite 1 67 66 61
69 state 1
70 state 23 wrapper.uut.cpu.rvfi_pc_rdata
71 sort bitvec 3
72 const 71 100
73 uext 23 72 29
74 add 23 70 73
75 sort bitvec 4
76 slice 75 63 11 8
77 concat 27 76 6
78 sort bitvec 6
79 slice 78 63 30 25
80 sort bitvec 11
81 concat 80 79 77
82 slice 1 63 7 7
83 sort bitvec 12
84 concat 83 82 81
85 slice 1 63 31 31
86 sort bitvec 13
87 concat 86 85 84
88 slice 1 63 31 31
89 sort bitvec 14
90 concat 89 88 87
91 slice 1 63 31 31
92 sort bitvec 15
93 concat 92 91 90
94 slice 1 63 31 31
95 sort bitvec 16
96 concat 95 94 93
97 slice 1 63 31 31
98 sort bitvec 17
99 concat 98 97 96
100 slice 1 63 31 31
101 sort bitvec 18
102 concat 101 100 99
103 slice 1 63 31 31
104 sort bitvec 19
105 concat 104 103 102
106 slice 1 63 31 31
107 sort bitvec 20
108 concat 107 106 105
109 slice 1 63 31 31
110 sort bitvec 21
111 concat 110 109 108
112 slice 1 63 31 31
113 sort bitvec 22
114 concat 113 112 111
115 slice 1 63 31 31
116 sort bitvec 23
117 concat 116 115 114
118 slice 1 63 31 31
119 sort bitvec 24
120 concat 119 118 117
121 slice 1 63 31 31
122 sort bitvec 25
123 concat 122 121 120
124 slice 1 63 31 31
125 sort bitvec 26
126 concat 125 124 123
127 slice 1 63 31 31
128 sort bitvec 27
129 concat 128 127 126
130 slice 1 63 31 31
131 sort bitvec 28
132 concat 131 130 129
133 slice 1 63 31 31
134 sort bitvec 29
135 concat 134 133 132
136 slice 1 63 31 31
137 sort bitvec 30
138 concat 137 136 135
139 slice 1 63 31 31
140 sort bitvec 31
141 concat 140 139 138
142 slice 1 63 31 31
143 concat 23 142 141
144 add 23 70 143
145 ite 23 67 24 62
146 slice 27 63 24 20
147 redor 1 146
148 ite 23 147 48 62
149 ult 1 145 148
150 ite 23 149 144 74
151 sort bitvec 2
152 slice 151 150 1 0
153 redor 1 152
154 ite 1 153 69 68
155 ite 1 40 154 60
156 ite 1 67 5 6
157 ite 1 153 6 156
158 ite 1 40 157 6
159 not 1 155
160 and 1 158 159
161 state 1
162 state 1
163 eq 1 146 51
164 ite 1 147 163 162
165 state 1
166 ite 1 153 165 164
167 ite 1 40 166 161
168 ite 1 147 5 6
169 ite 1 153 6 168
170 ite 1 40 169 6
171 not 1 167
172 and 1 170 171
173 state 1
174 state 27 wrapper.uut.cpu.rvfi_rd_addr
175 redor 1 174
176 not 1 175
177 state 1
178 ite 1 153 177 176
179 ite 1 40 178 173
180 ite 1 153 6 5
181 ite 1 40 180 6
182 not 1 179
183 and 1 181 182
184 state 1
185 state 23 wrapper.uut.cpu.rvfi_rd_wdata
186 redor 1 185
187 not 1 186
188 state 1
189 ite 1 153 188 187
190 ite 1 40 189 184
191 not 1 190
192 and 1 181 191
193 state 1
194 state 23 wrapper.uut.cpu.ctrl.o_ibus_adr
195 eq 1 150 194
196 state 1
197 ite 1 153 196 195
198 ite 1 40 197 193
199 not 1 198
200 and 1 181 199
201 state 1
202 state 1
203 state 75 wrapper.uut.cpu.rvfi_mem_rmask
204 slice 1 203 0 0
205 state 75 wrapper.uut.cpu.rvfi_mem_wmask
206 slice 1 205 0 0
207 ite 1 206 204 202
208 state 1
209 ite 1 153 208 207
210 ite 1 40 209 201
211 ite 1 206 5 6
212 ite 1 153 6 211
213 ite 1 40 212 6
214 not 1 210
215 and 1 213 214
216 state 1
217 state 1
218 slice 1 203 1 1
219 slice 1 205 1 1
220 ite 1 219 218 217
221 state 1
222 ite 1 153 221 220
223 ite 1 40 222 216
224 ite 1 219 5 6
225 ite 1 153 6 224
226 ite 1 40 225 6
227 not 1 223
228 and 1 226 227
229 state 1
230 state 1
231 slice 1 203 2 2
232 slice 1 205 2 2
233 ite 1 232 231 230
234 state 1
235 ite 1 153 234 233
236 ite 1 40 235 229
237 ite 1 232 5 6
238 ite 1 153 6 237
239 ite 1 40 238 6
240 not 1 236
241 and 1 239 240
242 state 1
243 state 1
244 slice 1 203 3 3
245 slice 1 205 3 3
246 ite 1 245 244 243
247 state 1
248 ite 1 153 247 246
249 ite 1 40 248 242
250 ite 1 245 5 6
251 ite 1 153 6 250
252 ite 1 40 251 6
253 not 1 249
254 and 1 252 253
255 state 1
256 state 1
257 state 23 wrapper.uut.cpu.rvfi_mem_rdata
258 slice 32 257 7 0
259 state 23 wrapper.uut.cpu.rvfi_mem_wdata
260 slice 32 259 7 0
261 eq 1 258 260
262 ite 1 206 261 256
263 state 1
264 ite 1 153 263 262
265 ite 1 40 264 255
266 not 1 265
267 and 1 213 266
268 state 1
269 state 1
270 slice 32 257 15 8
271 slice 32 259 15 8
272 eq 1 270 271
273 ite 1 219 272 269
274 state 1
275 ite 1 153 274 273
276 ite 1 40 275 268
277 not 1 276
278 and 1 226 277
279 state 1
280 state 1
281 slice 32 257 23 16
282 slice 32 259 23 16
283 eq 1 281 282
284 ite 1 232 283 280
285 state 1
286 ite 1 153 285 284
287 ite 1 40 286 279
288 not 1 287
289 and 1 239 288
290 state 1
291 state 1
292 slice 32 257 31 24
293 slice 32 259 31 24
294 eq 1 292 293
295 ite 1 245 294 291
296 state 1
297 ite 1 153 296 295
298 ite 1 40 297 290
299 not 1 298
300 and 1 252 299
301 state 1
302 state 1 wrapper.uut.cpu.rvfi_trap
303 init 1 302 6
304 eq 1 153 302
305 ite 1 40 304 301
306 ite 1 40 5 6
307 not 1 305
308 and 1 306 307
309 state 1
310 state 1 wrapper.uut.cpu.rvfi_valid
311 init 1 310 6
312 and 1 39 310
313 slice 71 63 14 12
314 const 71 110
315 eq 1 313 314
316 and 1 312 315
317 sort bitvec 7
318 slice 317 63 6 0
319 const 317 1100011
320 eq 1 318 319
321 and 1 316 320
322 ite 1 40 321 309
323 not 1 306
324 or 1 322 323
325 constraint 324
326 state 1
327 state 1
328 not 1 327
329 ite 1 4 328 326
330 ite 1 4 5 6
331 not 1 330
332 or 1 329 331
333 constraint 332
334 state 1
335 state 1 wrapper.uut.cpu.state.ibus_cyc
336 not 1 4
337 and 1 335 336
338 ite 1 337 334 328
339 ite 1 337 6 5
340 not 1 339
341 or 1 338 340
342 constraint 341
343 state 1
344 state 1
345 not 1 344
346 ite 1 4 345 343
347 not 1 330
348 or 1 346 347
349 constraint 348
350 state 1
351 state 75 wrapper.uut.cpu.state.cnt_r
352 redor 1 351
353 not 1 352
354 state 1 wrapper.uut.cpu.state.init_done
355 and 1 353 354
356 state 27 wrapper.uut.cpu.decode.opcode
357 slice 1 356 2 2
358 not 1 357
359 slice 1 356 4 4
360 not 1 359
361 and 1 358 360
362 and 1 355 361
363 state 151 wrapper.uut.cpu.bufreg.lsb
364 slice 1 363 0 0
365 state 71 wrapper.uut.cpu.decode.funct3
366 slice 1 365 1 1
367 slice 1 365 0 0
368 or 1 366 367
369 and 1 364 368
370 slice 1 363 1 1
371 and 1 370 366
372 or 1 369 371
373 not 1 372
374 and 1 362 373
375 ite 1 374 350 345
376 ite 1 374 6 5
377 not 1 376
378 or 1 375 377
379 constraint 378
380 uext 1 18 0 _witness_.anyseq_auto_setundef_cc_533_execute_1913
381 uext 1 22 0 _witness_.anyseq_auto_setundef_cc_533_execute_1915
382 uext 1 21 0 _witness_.anyseq_auto_setundef_cc_533_execute_1917
383 uext 1 47 0 _witness_.anyseq_auto_setundef_cc_533_execute_1919
384 uext 1 46 0 _witness_.anyseq_auto_setundef_cc_533_execute_1921
385 uext 1 61 0 _witness_.anyseq_auto_setundef_cc_533_execute_1923
386 uext 1 69 0 _witness_.anyseq_auto_setundef_cc_533_execute_1925
387 uext 1 60 0 _witness_.anyseq_auto_setundef_cc_533_execute_1927
388 uext 1 162 0 _witness_.anyseq_auto_setundef_cc_533_execute_1929
389 uext 1 165 0 _witness_.anyseq_auto_setundef_cc_533_execute_1931
390 uext 1 161 0 _witness_.anyseq_auto_setundef_cc_533_execute_1933
391 uext 1 177 0 _witness_.anyseq_auto_setundef_cc_533_execute_1935
392 uext 1 173 0 _witness_.anyseq_auto_setundef_cc_533_execute_1937
393 uext 1 188 0 _witness_.anyseq_auto_setundef_cc_533_execute_1939
394 uext 1 184 0 _witness_.anyseq_auto_setundef_cc_533_execute_1941
395 uext 1 196 0 _witness_.anyseq_auto_setundef_cc_533_execute_1943
396 uext 1 193 0 _witness_.anyseq_auto_setundef_cc_533_execute_1945
397 uext 1 202 0 _witness_.anyseq_auto_setundef_cc_533_execute_1947
398 uext 1 208 0 _witness_.anyseq_auto_setundef_cc_533_execute_1949
399 uext 1 201 0 _witness_.anyseq_auto_setundef_cc_533_execute_1951
400 uext 1 256 0 _witness_.anyseq_auto_setundef_cc_533_execute_1953
401 uext 1 263 0 _witness_.anyseq_auto_setundef_cc_533_execute_1955
402 uext 1 255 0 _witness_.anyseq_auto_setundef_cc_533_execute_1957
403 uext 1 217 0 _witness_.anyseq_auto_setundef_cc_533_execute_1959
404 uext 1 221 0 _witness_.anyseq_auto_setundef_cc_533_execute_1961
405 uext 1 216 0 _witness_.anyseq_auto_setundef_cc_533_execute_1963
406 uext 1 269 0 _witness_.anyseq_auto_setundef_cc_533_execute_1965
407 uext 1 274 0 _witness_.anyseq_auto_setundef_cc_533_execute_1967
408 uext 1 268 0 _witness_.anyseq_auto_setundef_cc_533_execute_1969
409 uext 1 230 0 _witness_.anyseq_auto_setundef_cc_533_execute_1971
410 uext 1 234 0 _witness_.anyseq_auto_setundef_cc_533_execute_1973
411 uext 1 229 0 _witness_.anyseq_auto_setundef_cc_533_execute_1975
412 uext 1 280 0 _witness_.anyseq_auto_setundef_cc_533_execute_1977
413 uext 1 285 0 _witness_.anyseq_auto_setundef_cc_533_execute_1979
414 uext 1 279 0 _witness_.anyseq_auto_setundef_cc_533_execute_1981
415 uext 1 243 0 _witness_.anyseq_auto_setundef_cc_533_execute_1983
416 uext 1 247 0 _witness_.anyseq_auto_setundef_cc_533_execute_1985
417 uext 1 242 0 _witness_.anyseq_auto_setundef_cc_533_execute_1987
418 uext 1 291 0 _witness_.anyseq_auto_setundef_cc_533_execute_1989
419 uext 1 296 0 _witness_.anyseq_auto_setundef_cc_533_execute_1991
420 uext 1 290 0 _witness_.anyseq_auto_setundef_cc_533_execute_1993
421 uext 1 301 0 _witness_.anyseq_auto_setundef_cc_533_execute_1995
422 uext 1 309 0 _witness_.anyseq_auto_setundef_cc_533_execute_1997
423 uext 1 343 0 _witness_.anyseq_auto_setundef_cc_533_execute_1999
424 uext 1 350 0 _witness_.anyseq_auto_setundef_cc_533_execute_2001
425 uext 1 326 0 _witness_.anyseq_auto_setundef_cc_533_execute_2003
426 uext 1 334 0 _witness_.anyseq_auto_setundef_cc_533_execute_2005
427 state 1
428 uext 1 427 0 _witness_.anyseq_auto_setundef_cc_533_execute_2007
429 state 151
430 uext 151 429 0 _witness_.anyseq_auto_setundef_cc_533_execute_2009
431 sort bitvec 10
432 state 431
433 uext 431 432 0 _witness_.anyseq_auto_setundef_cc_533_execute_2011
434 state 151
435 uext 151 434 0 _witness_.anyseq_auto_setundef_cc_533_execute_2013
436 uext 1 2 0 checker_inst.check ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.22-16.27
437 uext 1 3 0 checker_inst.clock ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.8-16.13
438 uext 1 6 0 checker_inst.halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:28.50-28.54
439 uext 23 63 0 checker_inst.insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:26.34-26.38
440 uext 1 5 0 checker_inst.insn_pma_x ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.8-97.18
441 uext 1 149 0 checker_inst.insn_spec.cond ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:50.8-50.12|rvfi_insn_check.sv:71.18-95.4
442 uext 1 6 0 checker_inst.insn_spec.ialign16 ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:45.8-45.16|rvfi_insn_check.sv:71.18-95.4
443 uext 71 313 0 checker_inst.insn_spec.insn_funct3 ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:33.14-33.25|rvfi_insn_check.sv:71.18-95.4
444 uext 23 143 0 checker_inst.insn_spec.insn_imm ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:30.17-30.25|rvfi_insn_check.sv:71.18-95.4
445 uext 317 318 0 checker_inst.insn_spec.insn_opcode ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:34.14-34.25|rvfi_insn_check.sv:71.18-95.4
446 uext 23 62 0 checker_inst.insn_spec.insn_padding ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:29.17-29.29|rvfi_insn_check.sv:71.18-95.4
447 uext 27 65 0 checker_inst.insn_spec.insn_rs1 ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:32.14-32.22|rvfi_insn_check.sv:71.18-95.4
448 uext 27 146 0 checker_inst.insn_spec.insn_rs2 ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:31.14-31.22|rvfi_insn_check.sv:71.18-95.4
449 uext 1 5 0 checker_inst.insn_spec.misa_ok ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:41.8-41.15|rvfi_insn_check.sv:71.18-95.4
450 uext 23 150 0 checker_inst.insn_spec.next_pc ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:51.17-51.24|rvfi_insn_check.sv:71.18-95.4
451 uext 23 63 0 checker_inst.insn_spec.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:5.25-5.34|rvfi_insn_check.sv:71.18-95.4
452 uext 23 257 0 checker_inst.insn_spec.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:9.25-9.39|rvfi_insn_check.sv:71.18-95.4
453 uext 23 70 0 checker_inst.insn_spec.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:6.25-6.38|rvfi_insn_check.sv:71.18-95.4
454 uext 23 145 0 checker_inst.insn_spec.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:7.25-7.39|rvfi_insn_check.sv:71.18-95.4
455 uext 23 148 0 checker_inst.insn_spec.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:8.25-8.39|rvfi_insn_check.sv:71.18-95.4
456 uext 1 312 0 checker_inst.insn_spec.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:4.41-4.51|rvfi_insn_check.sv:71.18-95.4
457 uext 23 62 0 checker_inst.insn_spec.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:22.25-22.38|rvfi_insn_check.sv:71.18-95.4
458 const 75 0000
459 uext 75 458 0 checker_inst.insn_spec.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:23.25-23.39|rvfi_insn_check.sv:71.18-95.4
460 uext 23 62 0 checker_inst.insn_spec.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:25.25-25.39|rvfi_insn_check.sv:71.18-95.4
461 uext 75 458 0 checker_inst.insn_spec.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:24.25-24.39|rvfi_insn_check.sv:71.18-95.4
462 uext 23 150 0 checker_inst.insn_spec.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:21.25-21.38|rvfi_insn_check.sv:71.18-95.4
463 const 27 00000
464 uext 27 463 0 checker_inst.insn_spec.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:19.41-19.53|rvfi_insn_check.sv:71.18-95.4
465 uext 23 62 0 checker_inst.insn_spec.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:20.25-20.38|rvfi_insn_check.sv:71.18-95.4
466 uext 27 65 0 checker_inst.insn_spec.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:17.41-17.54|rvfi_insn_check.sv:71.18-95.4
467 uext 27 146 0 checker_inst.insn_spec.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:18.41-18.54|rvfi_insn_check.sv:71.18-95.4
468 uext 1 153 0 checker_inst.insn_spec.spec_trap ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:16.41-16.50|rvfi_insn_check.sv:71.18-95.4
469 uext 1 321 0 checker_inst.insn_spec.spec_valid ; rvfi_testbench.sv:40.18-59.3|insn_bltu.v:15.41-15.51|rvfi_insn_check.sv:71.18-95.4
470 uext 1 6 0 checker_inst.intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:29.50-29.54
471 uext 1 6 0 checker_inst.mem_access_fault ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:126.8-126.24
472 state 23 wrapper.uut.cpu.rvfi_mem_addr
473 uext 23 472 0 checker_inst.mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:39.34-39.42
474 const 151 00
475 uext 151 474 0 checker_inst.mem_log2len ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:99.14-99.25
476 uext 1 5 0 checker_inst.mem_pma_r ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.20-97.29
477 uext 1 5 0 checker_inst.mem_pma_w ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.31-97.40
478 uext 23 257 0 checker_inst.mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:42.34-42.43
479 uext 75 203 0 checker_inst.mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:40.34-40.43
480 uext 23 259 0 checker_inst.mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:43.34-43.43
481 uext 75 205 0 checker_inst.mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:41.34-41.43
482 uext 23 70 0 checker_inst.pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:36.34-36.42
483 uext 23 194 0 checker_inst.pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:37.34-37.42
484 uext 27 174 0 checker_inst.rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:34.50-34.57
485 uext 23 185 0 checker_inst.rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:35.34-35.42
486 uext 1 38 0 checker_inst.reset ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.15-16.20
487 uext 27 28 0 checker_inst.rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:30.50-30.58
488 uext 23 24 0 checker_inst.rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:32.34-32.43
489 uext 23 145 0 checker_inst.rs1_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:68.34-68.51
490 uext 27 51 0 checker_inst.rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:31.50-31.58
491 uext 23 48 0 checker_inst.rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:33.34-33.43
492 uext 23 148 0 checker_inst.rs2_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:69.34-69.51
493 uext 1 6 0 checker_inst.rvfi_halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.270-17.279
494 uext 23 63 0 checker_inst.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.150-17.159
495 uext 1 6 0 checker_inst.rvfi_intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.330-17.339
496 const 151 01
497 uext 151 496 0 checker_inst.rvfi_ixl ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.450-17.458
498 uext 23 472 0 checker_inst.rvfi_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.894-17.907
499 uext 23 257 0 checker_inst.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1026-17.1040
500 uext 75 203 0 checker_inst.rvfi_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.938-17.952
501 uext 23 259 0 checker_inst.rvfi_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1070-17.1084
502 uext 75 205 0 checker_inst.rvfi_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.982-17.996
503 const 151 11
504 uext 151 503 0 checker_inst.rvfi_mode ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.390-17.399
505 sort bitvec 64
506 const 505 0000000000000000000000000000000000000000000000000000000000000000
507 state 505 wrapper.uut.cpu.rvfi_order
508 init 505 507 506
509 uext 505 507 0 checker_inst.rvfi_order ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.106-17.116
510 uext 23 70 0 checker_inst.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.806-17.819
511 uext 23 194 0 checker_inst.rvfi_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.850-17.863
512 uext 27 174 0 checker_inst.rvfi_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.718-17.730
513 uext 23 185 0 checker_inst.rvfi_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.762-17.775
514 uext 27 28 0 checker_inst.rvfi_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.510-17.523
515 uext 23 24 0 checker_inst.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.614-17.628
516 uext 27 51 0 checker_inst.rvfi_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.570-17.583
517 uext 23 48 0 checker_inst.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.658-17.672
518 uext 1 302 0 checker_inst.rvfi_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.210-17.219
519 uext 1 310 0 checker_inst.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.46-17.56
520 uext 23 62 0 checker_inst.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:63.34-63.47
521 uext 75 458 0 checker_inst.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:64.34-64.48
522 uext 23 62 0 checker_inst.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:66.34-66.48
523 uext 75 458 0 checker_inst.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:65.34-65.48
524 uext 23 150 0 checker_inst.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:62.34-62.47
525 uext 27 463 0 checker_inst.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:60.50-60.62
526 uext 23 62 0 checker_inst.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:61.34-61.47
527 uext 27 65 0 checker_inst.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:58.50-58.63
528 uext 27 146 0 checker_inst.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:59.50-59.63
529 uext 1 153 0 checker_inst.spec_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:57.50-57.59
530 uext 1 321 0 checker_inst.spec_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:56.50-56.60
531 uext 1 302 0 checker_inst.trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:27.50-27.54
532 uext 1 312 0 checker_inst.valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:25.19-25.24
533 uext 32 36 0 cycle ; rvfi_testbench.sv:34.13-34.18
534 uext 1 6 0 rvfi_halt ; rvfi_testbench.sv:26.320-26.329
535 uext 23 63 0 rvfi_insn ; rvfi_testbench.sv:26.180-26.189
536 uext 1 6 0 rvfi_intr ; rvfi_testbench.sv:26.390-26.399
537 uext 151 496 0 rvfi_ixl ; rvfi_testbench.sv:26.530-26.538
538 uext 23 472 0 rvfi_mem_addr ; rvfi_testbench.sv:26.1064-26.1077
539 uext 23 257 0 rvfi_mem_rdata ; rvfi_testbench.sv:26.1226-26.1240
540 uext 75 203 0 rvfi_mem_rmask ; rvfi_testbench.sv:26.1118-26.1132
541 uext 23 259 0 rvfi_mem_wdata ; rvfi_testbench.sv:26.1280-26.1294
542 uext 75 205 0 rvfi_mem_wmask ; rvfi_testbench.sv:26.1172-26.1186
543 uext 151 503 0 rvfi_mode ; rvfi_testbench.sv:26.460-26.469
544 uext 505 507 0 rvfi_order ; rvfi_testbench.sv:26.126-26.136
545 uext 23 70 0 rvfi_pc_rdata ; rvfi_testbench.sv:26.956-26.969
546 uext 23 194 0 rvfi_pc_wdata ; rvfi_testbench.sv:26.1010-26.1023
547 uext 27 174 0 rvfi_rd_addr ; rvfi_testbench.sv:26.848-26.860
548 uext 23 185 0 rvfi_rd_wdata ; rvfi_testbench.sv:26.902-26.915
549 uext 27 28 0 rvfi_rs1_addr ; rvfi_testbench.sv:26.600-26.613
550 uext 23 24 0 rvfi_rs1_rdata ; rvfi_testbench.sv:26.724-26.738
551 uext 27 51 0 rvfi_rs2_addr ; rvfi_testbench.sv:26.670-26.683
552 uext 23 48 0 rvfi_rs2_rdata ; rvfi_testbench.sv:26.778-26.792
553 uext 1 302 0 rvfi_trap ; rvfi_testbench.sv:26.250-26.259
554 uext 1 310 0 rvfi_valid ; rvfi_testbench.sv:26.56-26.66
555 uext 1 3 0 wrapper.clock ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:2.8-2.13
556 uext 1 344 0 wrapper.dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:19.30-19.38
557 state 137 wrapper.uut.cpu.bufreg.data
558 concat 23 557 474
559 uext 23 558 0 wrapper.dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:13.30-13.38
560 uext 1 374 0 wrapper.dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:17.30-17.38
561 state 23 wrapper.uut.cpu.bufreg2.dat
562 uext 23 561 0 wrapper.dbus_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:14.30-14.38
563 state 23
564 uext 23 563 0 wrapper.dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:18.30-18.38
565 redor 1 363
566 not 1 565
567 uext 151 5 1
568 eq 1 363 567
569 or 1 568 366
570 not 1 370
571 and 1 367 570
572 or 1 569 571
573 const 151 10
574 eq 1 363 573
575 or 1 574 366
576 eq 1 363 503
577 or 1 576 366
578 and 1 367 370
579 or 1 577 578
580 concat 151 572 566
581 concat 71 575 580
582 concat 75 579 581
583 uext 75 582 0 wrapper.dbus_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:15.30-15.38
584 slice 1 356 3 3
585 uext 1 584 0 wrapper.dbus_we ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:16.30-16.37
586 uext 1 327 0 wrapper.ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:10.30-10.38
587 uext 23 194 0 wrapper.ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:7.30-7.38
588 uext 1 337 0 wrapper.ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:8.30-8.38
589 state 23
590 uext 23 589 0 wrapper.ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:9.30-9.38
591 uext 1 4 0 wrapper.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:3.8-3.13
592 uext 1 6 0 wrapper.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.275-4.284
593 uext 23 63 0 wrapper.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.153-4.162
594 uext 1 6 0 wrapper.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.336-4.345
595 uext 151 496 0 wrapper.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.458-4.466
596 uext 23 472 0 wrapper.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.911-4.924
597 uext 23 257 0 wrapper.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.1046-4.1060
598 uext 75 203 0 wrapper.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.956-4.970
599 uext 23 259 0 wrapper.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.1091-4.1105
600 uext 75 205 0 wrapper.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.1001-4.1015
601 uext 151 503 0 wrapper.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.397-4.406
602 uext 505 507 0 wrapper.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.108-4.118
603 uext 23 70 0 wrapper.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.821-4.834
604 uext 23 194 0 wrapper.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.866-4.879
605 uext 27 174 0 wrapper.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.731-4.743
606 uext 23 185 0 wrapper.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.776-4.789
607 uext 27 28 0 wrapper.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.519-4.532
608 uext 23 24 0 wrapper.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.625-4.639
609 uext 27 51 0 wrapper.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.580-4.593
610 uext 23 48 0 wrapper.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.670-4.684
611 uext 1 302 0 wrapper.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.214-4.223
612 uext 1 310 0 wrapper.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.47-4.57
613 uext 1 3 0 wrapper.uut.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:34.22-34.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
614 state 27 wrapper.uut.cpu.immdec.imm24_20
615 slice 1 614 0 0
616 state 27 wrapper.uut.cpu.immdec.imm11_7
617 slice 1 616 0 0
618 slice 75 356 3 0
619 const 75 1000
620 eq 1 618 619
621 ite 1 620 617 615
622 state 1 wrapper.uut.cpu.immdec.imm31
623 and 1 359 357
624 slice 1 365 2 2
625 and 1 623 624
626 not 1 625
627 and 1 622 626
628 state 71 wrapper.uut.cpu.state.o_cnt
629 const 71 111
630 eq 1 628 629
631 slice 1 351 3 3
632 and 1 630 631
633 ite 1 632 627 621
634 state 1 wrapper.uut.rf_ram_if.rdata1
635 state 151 wrapper.uut.rf_ram.rdata
636 state 1 wrapper.uut.rf_ram.regzero
637 concat 151 636 636
638 not 151 637
639 and 151 635 638
640 slice 1 639 0 0
641 state 1 wrapper.uut.rf_ram_if.rtrig1
642 ite 1 641 640 634
643 ite 1 584 642 633
644 state 1 wrapper.uut.cpu.decode.imm30
645 and 1 584 644
646 or 1 368 645
647 or 1 646 359
648 xor 1 643 647
649 uext 1 648 0 wrapper.uut.cpu.alu.add_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:37.15-37.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
650 state 151 wrapper.uut.rf_ram_if.rdata0
651 slice 1 650 0 0
652 uext 151 651 1
653 uext 151 648 1
654 add 151 652 653
655 state 1 wrapper.uut.cpu.alu.add_cy_r
656 uext 151 655 1
657 add 151 654 656
658 slice 1 657 1 1
659 uext 1 658 0 wrapper.uut.cpu.alu.add_cy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:30.16-30.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
660 uext 1 3 0 wrapper.uut.cpu.alu.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:8.20-8.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
661 state 1 wrapper.uut.cpu.alu.cmp_r
662 slice 151 365 1 0
663 uext 151 662 0 wrapper.uut.cpu.alu.i_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:15.21-15.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
664 not 1 366
665 and 1 367 664
666 slice 1 356 0 0
667 not 1 666
668 and 1 665 667
669 and 1 668 360
670 or 1 358 669
671 not 1 624
672 and 1 366 671
673 and 1 672 667
674 and 1 673 360
675 or 1 670 674
676 state 1 wrapper.uut.cpu.gen_csr.csr.o_new_irq
677 not 1 676
678 and 1 675 677
679 not 1 354
680 and 1 678 679
681 state 1 wrapper.uut.cpu.decode.op21
682 not 1 681
683 and 1 623 682
684 redor 1 365
685 not 1 684
686 and 1 683 685
687 or 1 676 686
688 state 1 wrapper.uut.cpu.state.gen_csr.misalign_trap_sync_r
689 or 1 687 688
690 or 1 689 359
691 and 1 690 675
692 or 1 680 691
693 and 1 352 692
694 and 1 357 664
695 state 1 wrapper.uut.cpu.state.stage_two_req
696 not 1 695
697 and 1 694 696
698 slice 1 561 5 5
699 or 1 624 698
700 and 1 697 699
701 and 1 700 354
702 or 1 693 701
703 and 1 364 702
704 uext 1 703 0 wrapper.uut.cpu.alu.i_buf ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:22.22-22.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
705 slice 151 365 2 1
706 redor 1 705
707 not 1 706
708 uext 1 707 0 wrapper.uut.cpu.alu.i_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:16.20-16.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
709 and 1 367 366
710 and 1 366 624
711 or 1 709 710
712 not 1 711
713 uext 1 712 0 wrapper.uut.cpu.alu.i_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:17.20-17.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
714 redor 1 628
715 not 1 714
716 slice 1 351 0 0
717 and 1 715 716
718 uext 1 717 0 wrapper.uut.cpu.alu.i_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:11.20-11.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
719 uext 1 352 0 wrapper.uut.cpu.alu.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:10.20-10.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
720 uext 1 643 0 wrapper.uut.cpu.alu.i_op_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:21.22-21.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
721 redor 1 365
722 not 1 721
723 uext 151 5 1
724 eq 1 705 723
725 concat 151 724 722
726 slice 1 365 2 2
727 concat 71 726 725
728 uext 71 727 0 wrapper.uut.cpu.alu.i_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:18.21-18.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
729 uext 1 651 0 wrapper.uut.cpu.alu.i_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:20.22-20.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
730 uext 1 647 0 wrapper.uut.cpu.alu.i_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:14.20-14.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
731 and 1 651 712
732 and 1 643 712
733 not 1 732
734 add 1 731 733
735 add 1 734 658
736 slice 1 657 0 0
737 not 1 736
738 or 1 661 717
739 and 1 737 738
740 ite 1 707 739 735
741 uext 1 740 0 wrapper.uut.cpu.alu.o_cmp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:12.21-12.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
742 and 1 722 736
743 or 1 703 742
744 and 1 661 717
745 and 1 724 744
746 or 1 743 745
747 xor 1 651 643
748 not 1 367
749 and 1 747 748
750 and 1 366 643
751 and 1 750 651
752 or 1 749 751
753 and 1 624 752
754 or 1 746 753
755 uext 1 754 0 wrapper.uut.cpu.alu.o_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:23.22-23.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
756 uext 1 732 0 wrapper.uut.cpu.alu.op_b_sx ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:35.9-35.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
757 uext 1 736 0 wrapper.uut.cpu.alu.result_add ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:25.16-25.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
758 uext 1 752 0 wrapper.uut.cpu.alu.result_bool ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:59.15-59.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
759 uext 1 739 0 wrapper.uut.cpu.alu.result_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:43.9-43.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
760 uext 1 735 0 wrapper.uut.cpu.alu.result_lt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:41.9-41.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
761 uext 1 744 0 wrapper.uut.cpu.alu.result_slt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:26.16-26.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
762 uext 1 731 0 wrapper.uut.cpu.alu.rs1_sx ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:34.9-34.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
763 uext 151 662 0 wrapper.uut.cpu.alu_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:134.17-134.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
764 uext 1 740 0 wrapper.uut.cpu.alu_cmp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:137.18-137.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
765 uext 1 707 0 wrapper.uut.cpu.alu_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:135.18-135.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
766 uext 1 712 0 wrapper.uut.cpu.alu_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:136.18-136.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
767 uext 1 754 0 wrapper.uut.cpu.alu_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:96.18-96.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
768 uext 71 727 0 wrapper.uut.cpu.alu_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:138.18-138.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
769 uext 1 647 0 wrapper.uut.cpu.alu_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:133.18-133.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
770 slice 71 356 2 0
771 redor 1 770
772 not 1 771
773 slice 151 356 1 0
774 eq 1 773 503
775 or 1 772 774
776 state 1 wrapper.uut.cpu.decode.op20
777 and 1 623 776
778 or 1 775 777
779 slice 151 356 4 3
780 redor 1 779
781 not 1 780
782 or 1 778 781
783 slice 1 194 0 0
784 and 1 782 783
785 uext 151 784 1
786 slice 1 628 2 2
787 slice 151 628 1 0
788 eq 1 787 503
789 or 1 786 788
790 and 1 633 789
791 not 1 359
792 and 1 791 357
793 and 1 792 666
794 ite 1 793 790 703
795 uext 151 794 1
796 add 151 785 795
797 state 1 wrapper.uut.cpu.ctrl.pc_plus_offset_cy_r
798 uext 151 797 1
799 add 151 796 798
800 slice 1 799 0 0
801 not 1 717
802 and 1 800 801
803 uext 1 802 0 wrapper.uut.cpu.bad_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:157.11-157.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
804 uext 1 367 0 wrapper.uut.cpu.bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:81.11-81.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
805 uext 1 359 0 wrapper.uut.cpu.branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:86.11-86.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
806 slice 1 356 1 1
807 not 1 806
808 and 1 807 666
809 or 1 791 808
810 and 1 651 809
811 uext 151 810 1
812 not 1 357
813 and 1 633 812
814 redor 1 773
815 not 1 814
816 or 1 815 774
817 and 1 359 816
818 and 1 717 817
819 not 1 818
820 and 1 813 819
821 uext 151 820 1
822 add 151 811 821
823 state 1 wrapper.uut.cpu.bufreg.c_r
824 uext 151 823 1
825 add 151 822 824
826 slice 1 825 1 1
827 uext 1 826 0 wrapper.uut.cpu.bufreg.c ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:26.16-26.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
828 uext 1 818 0 wrapper.uut.cpu.bufreg.clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:31.16-31.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
829 uext 1 3 0 wrapper.uut.cpu.bufreg.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:4.22-4.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
830 uext 1 817 0 wrapper.uut.cpu.bufreg.i_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:15.22-15.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
831 uext 1 717 0 wrapper.uut.cpu.bufreg.i_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:6.22-6.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
832 slice 1 351 1 1
833 and 1 715 832
834 uext 1 833 0 wrapper.uut.cpu.bufreg.i_cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:7.22-7.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
835 uext 1 702 0 wrapper.uut.cpu.bufreg.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:8.22-8.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
836 uext 1 633 0 wrapper.uut.cpu.bufreg.i_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:19.22-19.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
837 uext 1 812 0 wrapper.uut.cpu.bufreg.i_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:14.22-14.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
838 uext 1 680 0 wrapper.uut.cpu.bufreg.i_init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:9.22-9.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
839 uext 1 6 0 wrapper.uut.cpu.bufreg.i_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:10.25-10.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
840 uext 1 651 0 wrapper.uut.cpu.bufreg.i_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:18.22-18.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
841 uext 1 809 0 wrapper.uut.cpu.bufreg.i_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:13.22-13.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
842 uext 1 644 0 wrapper.uut.cpu.bufreg.i_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:16.22-16.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
843 uext 23 558 0 wrapper.uut.cpu.bufreg.o_dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:22.23-22.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
844 concat 23 557 363
845 uext 23 844 0 wrapper.uut.cpu.bufreg.o_ext_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:24.23-24.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
846 uext 151 363 0 wrapper.uut.cpu.bufreg.o_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:11.25-11.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
847 uext 1 703 0 wrapper.uut.cpu.bufreg.o_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:20.23-20.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
848 slice 1 825 0 0
849 uext 1 848 0 wrapper.uut.cpu.bufreg.q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:26.19-26.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
850 not 1 364
851 and 1 850 570
852 slice 1 628 1 1
853 not 1 852
854 not 1 786
855 and 1 853 854
856 or 1 851 855
857 and 1 854 570
858 or 1 856 857
859 and 1 854 850
860 or 1 858 859
861 and 1 853 570
862 or 1 860 861
863 and 1 352 862
864 or 1 694 863
865 uext 1 864 0 wrapper.uut.cpu.bufreg2.dat_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:29.11-29.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
866 slice 1 561 6 6
867 and 1 694 632
868 not 1 867
869 and 1 866 868
870 slice 27 561 5 1
871 concat 78 869 870
872 slice 78 561 5 0
873 uext 78 5 5
874 sub 78 872 873
875 not 1 680
876 and 1 694 875
877 ite 78 876 874 871
878 uext 78 877 0 wrapper.uut.cpu.bufreg2.dat_shamt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:43.15-43.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
879 uext 1 862 0 wrapper.uut.cpu.bufreg2.i_byte_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:9.22-9.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
880 uext 1 3 0 wrapper.uut.cpu.bufreg2.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:3.22-3.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
881 uext 1 632 0 wrapper.uut.cpu.bufreg2.i_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:7.22-7.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
882 uext 23 563 0 wrapper.uut.cpu.bufreg2.i_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:23.23-23.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
883 uext 1 352 0 wrapper.uut.cpu.bufreg2.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:5.22-5.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
884 uext 1 633 0 wrapper.uut.cpu.bufreg2.i_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:17.22-17.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
885 uext 1 680 0 wrapper.uut.cpu.bufreg2.i_init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:6.22-6.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
886 uext 1 344 0 wrapper.uut.cpu.bufreg2.i_load ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:22.22-22.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
887 uext 151 363 0 wrapper.uut.cpu.bufreg2.i_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:8.23-8.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
888 uext 1 584 0 wrapper.uut.cpu.bufreg2.i_op_b_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:13.22-13.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
889 uext 1 642 0 wrapper.uut.cpu.bufreg2.i_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:16.22-16.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
890 uext 1 694 0 wrapper.uut.cpu.bufreg2.i_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:14.22-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
891 uext 23 561 0 wrapper.uut.cpu.bufreg2.o_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:21.23-21.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
892 uext 1 643 0 wrapper.uut.cpu.bufreg2.o_op_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:18.23-18.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
893 slice 1 561 24 24
894 and 1 576 893
895 slice 1 561 16 16
896 and 1 574 895
897 or 1 894 896
898 slice 1 561 8 8
899 and 1 568 898
900 or 1 897 899
901 slice 1 561 0 0
902 and 1 566 901
903 or 1 900 902
904 uext 1 903 0 wrapper.uut.cpu.bufreg2.o_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:19.23-19.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
905 slice 1 877 5 5
906 uext 1 905 0 wrapper.uut.cpu.bufreg2.o_sh_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:10.23-10.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
907 uext 1 698 0 wrapper.uut.cpu.bufreg2.o_sh_done_r ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:11.23-11.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
908 uext 1 903 0 wrapper.uut.cpu.bufreg2_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:129.11-129.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
909 uext 1 817 0 wrapper.uut.cpu.bufreg_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:127.11-127.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
910 uext 1 702 0 wrapper.uut.cpu.bufreg_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:123.11-123.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
911 uext 1 812 0 wrapper.uut.cpu.bufreg_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:126.11-126.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
912 uext 1 703 0 wrapper.uut.cpu.bufreg_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:128.11-128.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
913 uext 1 809 0 wrapper.uut.cpu.bufreg_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:125.11-125.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
914 uext 1 644 0 wrapper.uut.cpu.bufreg_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:124.18-124.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
915 uext 1 862 0 wrapper.uut.cpu.byte_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:153.11-153.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
916 uext 1 3 0 wrapper.uut.cpu.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:12.23-12.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
917 uext 1 717 0 wrapper.uut.cpu.cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:115.18-115.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
918 uext 1 715 0 wrapper.uut.cpu.cnt0to3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:113.11-113.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
919 uext 1 833 0 wrapper.uut.cpu.cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:116.18-116.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
920 uext 1 789 0 wrapper.uut.cpu.cnt12to31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:114.11-114.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
921 slice 1 351 2 2
922 and 1 715 921
923 uext 1 922 0 wrapper.uut.cpu.cnt2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:117.18-117.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
924 and 1 715 631
925 uext 1 924 0 wrapper.uut.cpu.cnt3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:118.18-118.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
926 uext 1 632 0 wrapper.uut.cpu.cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:121.11-121.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
927 uext 1 352 0 wrapper.uut.cpu.cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:112.18-112.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
928 state 1 wrapper.uut.cpu.decode.op26
929 not 1 928
930 or 1 929 681
931 and 1 928 776
932 concat 151 931 930
933 uext 151 932 0 wrapper.uut.cpu.csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:166.17-166.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
934 uext 1 624 0 wrapper.uut.cpu.csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:164.11-164.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
935 and 1 623 684
936 and 1 928 682
937 or 1 776 936
938 and 1 935 937
939 uext 1 938 0 wrapper.uut.cpu.csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:165.11-165.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
940 sort bitvec 9
941 state 940 wrapper.uut.cpu.immdec.imm19_12_20
942 slice 1 941 4 4
943 uext 1 942 0 wrapper.uut.cpu.csr_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:163.11-163.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
944 uext 1 625 0 wrapper.uut.cpu.csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:168.11-168.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
945 and 1 935 929
946 state 1 wrapper.uut.cpu.decode.op22
947 not 1 946
948 and 1 945 947
949 state 1 wrapper.uut.cpu.gen_csr.csr.mstatus_mie
950 and 1 948 949
951 and 1 950 924
952 and 1 642 938
953 or 1 951 952
954 and 1 935 681
955 not 1 776
956 and 1 954 955
957 and 1 956 352
958 state 1 wrapper.uut.cpu.gen_csr.csr.mcause31
959 ite 1 632 958 6
960 state 75 wrapper.uut.cpu.gen_csr.csr.mcause3_0
961 slice 1 960 0 0
962 ite 1 715 961 959
963 and 1 957 962
964 or 1 953 963
965 redor 1 662
966 not 1 965
967 ite 1 966 964 427
968 ite 1 624 942 651
969 not 1 968
970 and 1 964 969
971 eq 1 662 503
972 ite 1 971 970 967
973 or 1 964 968
974 eq 1 662 573
975 ite 1 974 973 972
976 uext 151 5 1
977 eq 1 662 976
978 ite 1 977 968 975
979 uext 1 978 0 wrapper.uut.cpu.csr_in ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:169.11-169.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
980 uext 1 956 0 wrapper.uut.cpu.csr_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:161.11-161.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
981 uext 1 948 0 wrapper.uut.cpu.csr_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:159.11-159.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
982 uext 1 642 0 wrapper.uut.cpu.csr_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:167.11-167.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
983 uext 1 964 0 wrapper.uut.cpu.csr_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:98.18-98.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
984 uext 151 662 0 wrapper.uut.cpu.csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:162.16-162.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
985 uext 1 3 0 wrapper.uut.cpu.ctrl.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:7.21-7.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
986 uext 1 703 0 wrapper.uut.cpu.ctrl.i_buf ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:24.21-24.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
987 uext 1 717 0 wrapper.uut.cpu.ctrl.i_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:12.21-12.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
988 uext 1 833 0 wrapper.uut.cpu.ctrl.i_cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:13.22-13.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
989 uext 1 789 0 wrapper.uut.cpu.ctrl.i_cnt12to31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:11.21-11.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
990 uext 1 922 0 wrapper.uut.cpu.ctrl.i_cnt2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:14.21-14.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
991 uext 1 642 0 wrapper.uut.cpu.ctrl.i_csr_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:25.21-25.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
992 uext 1 633 0 wrapper.uut.cpu.ctrl.i_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:23.21-23.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
993 uext 1 6 0 wrapper.uut.cpu.ctrl.i_iscomp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:21.22-21.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
994 and 1 359 666
995 uext 1 994 0 wrapper.uut.cpu.ctrl.i_jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:17.21-17.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
996 state 1 wrapper.uut.cpu.state.o_ctrl_jump
997 uext 1 996 0 wrapper.uut.cpu.ctrl.i_jump ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:16.21-16.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
998 and 1 352 875
999 uext 1 998 0 wrapper.uut.cpu.ctrl.i_pc_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:10.21-10.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1000 uext 1 782 0 wrapper.uut.cpu.ctrl.i_pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:19.21-19.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1001 uext 1 4 0 wrapper.uut.cpu.ctrl.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:8.21-8.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1002 and 1 623 681
1003 and 1 1002 685
1004 or 1 689 1003
1005 uext 1 1004 0 wrapper.uut.cpu.ctrl.i_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:20.21-20.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1006 uext 1 793 0 wrapper.uut.cpu.ctrl.i_utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:18.21-18.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1007 uext 151 783 1
1008 uext 151 922 1
1009 add 151 1007 1008
1010 state 1 wrapper.uut.cpu.ctrl.pc_plus_4_cy_r
1011 uext 151 1010 1
1012 add 151 1009 1011
1013 slice 1 1012 0 0
1014 ite 1 996 802 1013
1015 and 1 642 801
1016 ite 1 1004 1015 1014
1017 uext 1 1016 0 wrapper.uut.cpu.ctrl.new_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:42.15-42.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1018 uext 1 802 0 wrapper.uut.cpu.ctrl.o_bad_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:27.22-27.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1019 and 1 793 802
1020 and 1 1013 994
1021 or 1 1019 1020
1022 uext 1 1021 0 wrapper.uut.cpu.ctrl.o_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:26.22-26.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1023 uext 1 784 0 wrapper.uut.cpu.ctrl.offset_a ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:44.15-44.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1024 uext 1 794 0 wrapper.uut.cpu.ctrl.offset_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:45.15-45.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1025 uext 1 783 0 wrapper.uut.cpu.ctrl.pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:40.15-40.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1026 uext 1 1013 0 wrapper.uut.cpu.ctrl.pc_plus_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:31.15-31.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1027 slice 1 1012 1 1
1028 uext 1 1027 0 wrapper.uut.cpu.ctrl.pc_plus_4_cy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:32.15-32.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1029 uext 1 800 0 wrapper.uut.cpu.ctrl.pc_plus_offset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:34.15-34.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1030 uext 1 802 0 wrapper.uut.cpu.ctrl.pc_plus_offset_aligned ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:37.15-37.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1031 slice 1 799 1 1
1032 uext 1 1031 0 wrapper.uut.cpu.ctrl.pc_plus_offset_cy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:35.15-35.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1033 uext 1 922 0 wrapper.uut.cpu.ctrl.plus_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:38.15-38.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1034 uext 1 998 0 wrapper.uut.cpu.ctrl_pc_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:101.18-101.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1035 uext 1 1021 0 wrapper.uut.cpu.ctrl_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:95.18-95.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1036 uext 1 344 0 wrapper.uut.cpu.dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:131.16-131.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1037 uext 1 361 0 wrapper.uut.cpu.dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:171.11-171.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1038 uext 23 563 0 wrapper.uut.cpu.dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:130.16-130.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1039 uext 1 3 0 wrapper.uut.cpu.decode.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:6.22-6.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1040 uext 151 662 0 wrapper.uut.cpu.decode.co_alu_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:208.15-208.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1041 uext 1 707 0 wrapper.uut.cpu.decode.co_alu_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:200.9-200.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1042 uext 1 712 0 wrapper.uut.cpu.decode.co_alu_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:202.9-202.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1043 uext 71 727 0 wrapper.uut.cpu.decode.co_alu_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:226.15-226.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1044 uext 1 647 0 wrapper.uut.cpu.decode.co_alu_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:161.9-161.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1045 uext 1 367 0 wrapper.uut.cpu.decode.co_bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:130.9-130.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1046 uext 1 359 0 wrapper.uut.cpu.decode.co_branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:83.9-83.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1047 uext 1 817 0 wrapper.uut.cpu.decode.co_bufreg_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:101.9-101.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1048 uext 1 812 0 wrapper.uut.cpu.decode.co_bufreg_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:96.9-96.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1049 uext 1 809 0 wrapper.uut.cpu.decode.co_bufreg_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:95.9-95.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1050 uext 1 644 0 wrapper.uut.cpu.decode.co_bufreg_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:149.9-149.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1051 uext 151 932 0 wrapper.uut.cpu.decode.co_csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:198.15-198.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1052 uext 1 624 0 wrapper.uut.cpu.decode.co_csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:196.9-196.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1053 uext 1 938 0 wrapper.uut.cpu.decode.co_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:190.9-190.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1054 uext 1 625 0 wrapper.uut.cpu.decode.co_csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:197.9-197.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1055 uext 1 956 0 wrapper.uut.cpu.decode.co_csr_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:193.9-193.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1056 uext 1 948 0 wrapper.uut.cpu.decode.co_csr_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:191.9-191.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1057 uext 151 662 0 wrapper.uut.cpu.decode.co_csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:195.15-195.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1058 uext 1 994 0 wrapper.uut.cpu.decode.co_ctrl_jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:109.9-109.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1059 uext 1 1003 0 wrapper.uut.cpu.decode.co_ctrl_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:142.9-142.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1060 uext 1 782 0 wrapper.uut.cpu.decode.co_ctrl_pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:114.9-114.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1061 uext 1 793 0 wrapper.uut.cpu.decode.co_ctrl_utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:108.9-108.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1062 uext 1 361 0 wrapper.uut.cpu.decode.co_dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:84.9-84.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1063 uext 1 686 0 wrapper.uut.cpu.decode.co_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:145.9-145.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1064 uext 1 776 0 wrapper.uut.cpu.decode.co_ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:137.9-137.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1065 uext 71 365 0 wrapper.uut.cpu.decode.co_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:89.15-89.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1066 slice 151 356 2 1
1067 redor 1 1066
1068 not 1 1067
1069 or 1 815 1068
1070 not 1 666
1071 and 1 359 1070
1072 concat 151 1069 620
1073 concat 71 1071 1072
1074 slice 1 356 4 4
1075 concat 75 1074 1073
1076 uext 75 1075 0 wrapper.uut.cpu.decode.co_immdec_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:210.15-210.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1077 and 1 812 359
1078 and 1 1077 666
1079 or 1 357 1078
1080 not 1 584
1081 and 1 812 1080
1082 and 1 1081 1070
1083 or 1 1079 1082
1084 not 1 1083
1085 uext 151 5 1
1086 eq 1 1066 1085
1087 and 1 357 666
1088 or 1 1086 1087
1089 or 1 1088 625
1090 or 1 623 1080
1091 or 1 1090 666
1092 or 1 359 584
1093 or 1 1092 357
1094 or 1 1093 1070
1095 concat 151 1089 1084
1096 concat 71 1091 1095
1097 concat 75 1094 1096
1098 uext 75 1097 0 wrapper.uut.cpu.decode.co_immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:220.15-220.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1099 uext 1 6 0 wrapper.uut.cpu.decode.co_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:76.9-76.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1100 uext 1 584 0 wrapper.uut.cpu.decode.co_mem_cmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:204.9-204.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1101 uext 1 367 0 wrapper.uut.cpu.decode.co_mem_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:206.9-206.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1102 uext 1 671 0 wrapper.uut.cpu.decode.co_mem_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:205.9-205.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1103 uext 1 366 0 wrapper.uut.cpu.decode.co_mem_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:86.9-86.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1104 uext 1 359 0 wrapper.uut.cpu.decode.co_mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:85.9-85.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1105 uext 1 584 0 wrapper.uut.cpu.decode.co_op_b_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:233.9-233.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1106 and 1 1070 357
1107 and 1 1106 791
1108 uext 1 1107 0 wrapper.uut.cpu.decode.co_rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:87.9-87.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1109 uext 1 935 0 wrapper.uut.cpu.decode.co_rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:188.9-188.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1110 and 1 812 1070
1111 uext 1 1110 0 wrapper.uut.cpu.decode.co_rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:88.9-88.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1112 uext 1 1083 0 wrapper.uut.cpu.decode.co_rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:121.9-121.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1113 uext 1 624 0 wrapper.uut.cpu.decode.co_sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:129.9-129.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1114 uext 1 694 0 wrapper.uut.cpu.decode.co_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:81.9-81.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1115 and 1 366 357
1116 or 1 359 1115
1117 and 1 644 357
1118 and 1 1117 584
1119 and 1 1118 671
1120 or 1 1116 1119
1121 uext 1 1120 0 wrapper.uut.cpu.decode.co_slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:82.9-82.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1122 uext 1 675 0 wrapper.uut.cpu.decode.co_two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:78.9-78.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1123 uext 1 935 0 wrapper.uut.cpu.decode.csr_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:133.9-133.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1124 uext 1 937 0 wrapper.uut.cpu.decode.csr_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:186.9-186.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1125 uext 1 327 0 wrapper.uut.cpu.decode.i_wb_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:9.22-9.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1126 slice 137 589 31 2
1127 uext 137 1126 0 wrapper.uut.cpu.decode.i_wb_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:8.22-8.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1128 uext 151 662 0 wrapper.uut.cpu.decode.o_alu_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:38.21-38.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1129 uext 1 707 0 wrapper.uut.cpu.decode.o_alu_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:39.21-39.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1130 uext 1 712 0 wrapper.uut.cpu.decode.o_alu_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:40.21-40.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1131 uext 71 727 0 wrapper.uut.cpu.decode.o_alu_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:41.21-41.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1132 uext 1 647 0 wrapper.uut.cpu.decode.o_alu_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:37.21-37.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1133 uext 1 367 0 wrapper.uut.cpu.decode.o_bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:12.21-12.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1134 uext 1 359 0 wrapper.uut.cpu.decode.o_branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:16.21-16.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1135 uext 1 817 0 wrapper.uut.cpu.decode.o_bufreg_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:29.21-29.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1136 uext 1 812 0 wrapper.uut.cpu.decode.o_bufreg_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:28.21-28.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1137 uext 1 809 0 wrapper.uut.cpu.decode.o_bufreg_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:27.21-27.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1138 uext 1 644 0 wrapper.uut.cpu.decode.o_bufreg_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:30.21-30.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1139 uext 151 932 0 wrapper.uut.cpu.decode.o_csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:49.21-49.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1140 uext 1 624 0 wrapper.uut.cpu.decode.o_csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:54.21-54.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1141 uext 1 938 0 wrapper.uut.cpu.decode.o_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:48.21-48.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1142 uext 1 625 0 wrapper.uut.cpu.decode.o_csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:55.21-55.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1143 uext 1 956 0 wrapper.uut.cpu.decode.o_csr_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:52.21-52.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1144 uext 1 948 0 wrapper.uut.cpu.decode.o_csr_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:50.21-50.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1145 uext 151 662 0 wrapper.uut.cpu.decode.o_csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:53.21-53.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1146 uext 1 994 0 wrapper.uut.cpu.decode.o_ctrl_jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:32.21-32.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1147 uext 1 1003 0 wrapper.uut.cpu.decode.o_ctrl_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:35.21-35.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1148 uext 1 782 0 wrapper.uut.cpu.decode.o_ctrl_pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:34.21-34.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1149 uext 1 793 0 wrapper.uut.cpu.decode.o_ctrl_utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:33.21-33.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1150 uext 1 361 0 wrapper.uut.cpu.decode.o_dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:21.21-21.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1151 uext 1 686 0 wrapper.uut.cpu.decode.o_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:14.21-14.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1152 uext 1 776 0 wrapper.uut.cpu.decode.o_ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:15.21-15.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1153 uext 71 365 0 wrapper.uut.cpu.decode.o_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:25.21-25.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1154 uext 75 1075 0 wrapper.uut.cpu.decode.o_immdec_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:58.21-58.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1155 uext 75 1097 0 wrapper.uut.cpu.decode.o_immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:59.21-59.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1156 uext 1 6 0 wrapper.uut.cpu.decode.o_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:23.21-23.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1157 uext 1 584 0 wrapper.uut.cpu.decode.o_mem_cmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:46.21-46.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1158 uext 1 367 0 wrapper.uut.cpu.decode.o_mem_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:45.21-45.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1159 uext 1 671 0 wrapper.uut.cpu.decode.o_mem_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:43.21-43.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1160 uext 1 366 0 wrapper.uut.cpu.decode.o_mem_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:44.21-44.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1161 uext 1 359 0 wrapper.uut.cpu.decode.o_mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:56.21-56.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1162 uext 1 584 0 wrapper.uut.cpu.decode.o_op_b_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:60.21-60.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1163 uext 1 1107 0 wrapper.uut.cpu.decode.o_rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:64.21-64.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1164 uext 1 935 0 wrapper.uut.cpu.decode.o_rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:63.21-63.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1165 uext 1 1110 0 wrapper.uut.cpu.decode.o_rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:62.21-62.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1166 uext 1 1083 0 wrapper.uut.cpu.decode.o_rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:19.21-19.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1167 uext 1 624 0 wrapper.uut.cpu.decode.o_sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:11.21-11.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1168 uext 1 694 0 wrapper.uut.cpu.decode.o_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:17.21-17.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1169 uext 1 1120 0 wrapper.uut.cpu.decode.o_slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:18.21-18.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1170 uext 1 675 0 wrapper.uut.cpu.decode.o_two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:20.21-20.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1171 uext 1 686 0 wrapper.uut.cpu.e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:84.11-84.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1172 uext 1 776 0 wrapper.uut.cpu.ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:85.11-85.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1173 uext 1 978 0 wrapper.uut.cpu.gen_csr.csr.csr_in ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:49.10-49.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1174 uext 1 964 0 wrapper.uut.cpu.gen_csr.csr.csr_out ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:50.10-50.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1175 uext 1 968 0 wrapper.uut.cpu.gen_csr.csr.d ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:54.10-54.11|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1176 uext 1 3 0 wrapper.uut.cpu.gen_csr.csr.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:5.20-5.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1177 uext 1 715 0 wrapper.uut.cpu.gen_csr.csr.i_cnt0to3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:10.20-10.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1178 uext 1 924 0 wrapper.uut.cpu.gen_csr.csr.i_cnt3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:11.20-11.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1179 uext 1 632 0 wrapper.uut.cpu.gen_csr.csr.i_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:13.20-13.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1180 uext 1 624 0 wrapper.uut.cpu.gen_csr.csr.i_csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:27.20-27.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1181 uext 1 942 0 wrapper.uut.cpu.gen_csr.csr.i_csr_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:31.20-31.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1182 uext 151 662 0 wrapper.uut.cpu.gen_csr.csr.i_csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:25.21-25.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1183 uext 1 686 0 wrapper.uut.cpu.gen_csr.csr.i_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:19.20-19.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1184 uext 1 776 0 wrapper.uut.cpu.gen_csr.csr.i_ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:20.20-20.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1185 uext 1 352 0 wrapper.uut.cpu.gen_csr.csr.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:9.20-9.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1186 uext 1 956 0 wrapper.uut.cpu.gen_csr.csr.i_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:24.20-24.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1187 uext 1 584 0 wrapper.uut.cpu.gen_csr.csr.i_mem_cmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:21.20-21.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1188 uext 1 791 0 wrapper.uut.cpu.gen_csr.csr.i_mem_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:14.20-14.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1189 uext 1 1003 0 wrapper.uut.cpu.gen_csr.csr.i_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:26.20-26.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1190 uext 1 948 0 wrapper.uut.cpu.gen_csr.csr.i_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:22.20-22.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1191 uext 1 6 0 wrapper.uut.cpu.gen_csr.csr.i_mtip ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:15.20-15.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1192 uext 1 952 0 wrapper.uut.cpu.gen_csr.csr.i_rf_csr_out ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:29.20-29.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1193 uext 1 651 0 wrapper.uut.cpu.gen_csr.csr.i_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:32.20-32.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1194 uext 1 4 0 wrapper.uut.cpu.gen_csr.csr.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:6.20-6.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1195 uext 1 689 0 wrapper.uut.cpu.gen_csr.csr.i_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:16.20-16.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1196 uext 1 327 0 wrapper.uut.cpu.gen_csr.csr.i_trig_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:8.20-8.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1197 uext 1 962 0 wrapper.uut.cpu.gen_csr.csr.mcause ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:47.10-47.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1198 state 1 wrapper.uut.cpu.gen_csr.csr.mstatus_mpie
1199 uext 1 978 0 wrapper.uut.cpu.gen_csr.csr.o_csr_in ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:30.21-30.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1200 uext 1 964 0 wrapper.uut.cpu.gen_csr.csr.o_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:33.21-33.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1201 uext 1 6 0 wrapper.uut.cpu.gen_csr.csr.timer_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:68.10-68.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1202 uext 1 344 0 wrapper.uut.cpu.i_dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:63.23-63.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1203 uext 23 563 0 wrapper.uut.cpu.i_dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:62.29-62.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1204 uext 1 327 0 wrapper.uut.cpu.i_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:56.23-56.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1205 uext 23 589 0 wrapper.uut.cpu.i_ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:55.29-55.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1206 uext 1 651 0 wrapper.uut.cpu.i_rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:50.23-50.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1207 uext 1 642 0 wrapper.uut.cpu.i_rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:51.23-51.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1208 state 1 wrapper.uut.rf_ram_if.rgnt
1209 not 1 688
1210 and 1 1209 353
1211 and 1 1210 354
1212 not 1 624
1213 or 1 905 1212
1214 and 1 694 1213
1215 or 1 1214 344
1216 or 1 1215 1120
1217 and 1 1211 1216
1218 or 1 1208 1217
1219 uext 1 1218 0 wrapper.uut.cpu.i_rf_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:41.23-41.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1220 uext 1 4 0 wrapper.uut.cpu.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:13.23-13.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1221 uext 1 6 0 wrapper.uut.cpu.i_timer_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:14.23-14.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1222 uext 23 589 0 wrapper.uut.cpu.i_wb_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:177.16-177.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1223 uext 1 633 0 wrapper.uut.cpu.imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:106.18-106.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1224 uext 1 3 0 wrapper.uut.cpu.immdec.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:5.21-5.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1225 uext 1 632 0 wrapper.uut.cpu.immdec.i_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:8.21-8.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1226 uext 1 352 0 wrapper.uut.cpu.immdec.i_cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:7.21-7.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1227 uext 1 625 0 wrapper.uut.cpu.immdec.i_csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:11.21-11.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1228 uext 75 1075 0 wrapper.uut.cpu.immdec.i_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:12.22-12.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1229 uext 75 1097 0 wrapper.uut.cpu.immdec.i_immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:10.22-10.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1230 uext 1 327 0 wrapper.uut.cpu.immdec.i_wb_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:20.21-20.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1231 slice 122 589 31 7
1232 uext 122 1231 0 wrapper.uut.cpu.immdec.i_wb_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:21.22-21.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1233 state 78 wrapper.uut.cpu.immdec.imm30_25
1234 state 1 wrapper.uut.cpu.immdec.imm7
1235 uext 1 942 0 wrapper.uut.cpu.immdec.o_csr_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:17.22-17.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1236 uext 1 633 0 wrapper.uut.cpu.immdec.o_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:18.22-18.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1237 uext 27 616 0 wrapper.uut.cpu.immdec.o_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:13.22-13.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1238 slice 27 941 8 4
1239 uext 27 1238 0 wrapper.uut.cpu.immdec.o_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:14.22-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1240 uext 27 614 0 wrapper.uut.cpu.immdec.o_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:15.22-15.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1241 uext 1 627 0 wrapper.uut.cpu.immdec.signbit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:33.15-33.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1242 uext 75 1075 0 wrapper.uut.cpu.immdec_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:77.17-77.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1243 uext 75 1097 0 wrapper.uut.cpu.immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:78.16-78.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1244 uext 1 680 0 wrapper.uut.cpu.init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:111.18-111.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1245 uext 1 6 0 wrapper.uut.cpu.iscomp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:109.18-109.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1246 uext 1 994 0 wrapper.uut.cpu.jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:103.18-103.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1247 uext 1 996 0 wrapper.uut.cpu.jump ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:102.18-102.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1248 uext 151 363 0 wrapper.uut.cpu.lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:175.17-175.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1249 uext 1 6 0 wrapper.uut.cpu.mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:90.11-90.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1250 slice 151 628 2 1
1251 uext 151 1250 0 wrapper.uut.cpu.mem_bytecnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:150.17-150.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1252 uext 1 367 0 wrapper.uut.cpu.mem_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:149.18-149.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1253 redor 1 1250
1254 not 1 1253
1255 or 1 366 1254
1256 and 1 367 854
1257 or 1 1255 1256
1258 uext 1 1257 0 wrapper.uut.cpu.mem_if.dat_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:44.9-44.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1259 uext 1 903 0 wrapper.uut.cpu.mem_if.i_bufreg2_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:22.21-22.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1260 uext 151 1250 0 wrapper.uut.cpu.mem_if.i_bytecnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:11.22-11.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1261 uext 1 3 0 wrapper.uut.cpu.mem_if.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:9.21-9.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1262 uext 1 367 0 wrapper.uut.cpu.mem_if.i_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:18.21-18.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1263 uext 151 363 0 wrapper.uut.cpu.mem_if.i_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:12.22-12.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1264 uext 1 6 0 wrapper.uut.cpu.mem_if.i_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:20.21-20.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1265 uext 1 671 0 wrapper.uut.cpu.mem_if.i_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:16.21-16.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1266 uext 1 366 0 wrapper.uut.cpu.mem_if.i_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:17.21-17.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1267 uext 1 862 0 wrapper.uut.cpu.mem_if.o_byte_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:13.22-13.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1268 uext 1 372 0 wrapper.uut.cpu.mem_if.o_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:14.22-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1269 state 1 wrapper.uut.cpu.mem_if.signbit
1270 and 1 671 1269
1271 ite 1 1257 903 1270
1272 uext 1 1271 0 wrapper.uut.cpu.mem_if.o_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:23.22-23.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1273 uext 75 582 0 wrapper.uut.cpu.mem_if.o_wb_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:25.22-25.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1274 uext 1 372 0 wrapper.uut.cpu.mem_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:155.11-155.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1275 uext 1 1271 0 wrapper.uut.cpu.mem_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:97.18-97.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1276 uext 1 671 0 wrapper.uut.cpu.mem_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:147.18-147.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1277 uext 1 366 0 wrapper.uut.cpu.mem_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:148.18-148.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1278 uext 1 1003 0 wrapper.uut.cpu.mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:105.11-105.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1279 uext 1 359 0 wrapper.uut.cpu.mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:99.11-99.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1280 uext 1 676 0 wrapper.uut.cpu.new_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:173.11-173.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1281 uext 23 558 0 wrapper.uut.cpu.o_dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:57.30-57.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1282 uext 1 374 0 wrapper.uut.cpu.o_dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:61.24-61.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1283 uext 23 561 0 wrapper.uut.cpu.o_dbus_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:58.30-58.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1284 uext 75 582 0 wrapper.uut.cpu.o_dbus_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:59.29-59.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1285 uext 1 584 0 wrapper.uut.cpu.o_dbus_we ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:60.24-60.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1286 uext 71 365 0 wrapper.uut.cpu.o_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:65.23-65.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1287 uext 23 844 0 wrapper.uut.cpu.o_ext_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:68.23-68.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1288 uext 23 561 0 wrapper.uut.cpu.o_ext_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:69.23-69.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1289 uext 23 194 0 wrapper.uut.cpu.o_ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:53.30-53.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1290 uext 1 337 0 wrapper.uut.cpu.o_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:54.24-54.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1291 uext 1 6 0 wrapper.uut.cpu.o_mdu_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:71.23-71.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1292 and 1 695 688
1293 or 1 327 1292
1294 uext 1 1293 0 wrapper.uut.cpu.o_rf_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:39.24-39.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1295 uext 1 1217 0 wrapper.uut.cpu.o_rf_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:40.24-40.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1296 slice 27 941 8 4
1297 concat 78 6 1296
1298 uext 78 1297 0 wrapper.uut.cpu.o_rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:48.31-48.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1299 uext 151 689 1
1300 concat 151 1003 6
1301 or 151 1299 1300
1302 concat 151 938 938
1303 and 151 1302 932
1304 or 151 1301 1303
1305 or 1 1004 938
1306 not 1 1305
1307 concat 151 1306 1306
1308 slice 151 614 1 0
1309 and 151 1307 1308
1310 or 151 1304 1309
1311 slice 71 614 4 2
1312 concat 151 1306 1306
1313 concat 71 1306 1312
1314 and 71 1311 1313
1315 concat 27 1314 1310
1316 concat 78 1305 1315
1317 uext 78 1316 0 wrapper.uut.cpu.o_rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:49.31-49.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1318 and 1 754 1107
1319 or 1 1021 1318
1320 and 1 964 935
1321 or 1 1319 1320
1322 and 1 1271 1110
1323 or 1 1321 1322
1324 ite 1 359 802 703
1325 ite 1 689 1324 1323
1326 uext 1 1325 0 wrapper.uut.cpu.o_wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:46.24-46.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1327 ite 1 689 783 978
1328 uext 1 1327 0 wrapper.uut.cpu.o_wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:47.24-47.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1329 and 1 1083 875
1330 redor 1 616
1331 and 1 1329 1330
1332 or 1 689 1331
1333 and 1 352 1332
1334 uext 1 1333 0 wrapper.uut.cpu.o_wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:44.24-44.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1335 or 1 689 938
1336 and 1 352 1335
1337 uext 1 1336 0 wrapper.uut.cpu.o_wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:45.24-45.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1338 concat 78 6 616
1339 const 78 100011
1340 ite 78 689 1339 1338
1341 uext 78 1340 0 wrapper.uut.cpu.o_wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:42.31-42.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1342 ite 151 689 573 932
1343 concat 78 619 1342
1344 uext 78 1343 0 wrapper.uut.cpu.o_wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:43.31-43.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1345 uext 1 643 0 wrapper.uut.cpu.op_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:144.18-144.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1346 uext 1 584 0 wrapper.uut.cpu.op_b_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:145.18-145.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1347 state 23 wrapper.uut.cpu.pc
1348 init 23 1347 62
1349 uext 1 782 0 wrapper.uut.cpu.pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:108.11-108.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1350 uext 27 616 0 wrapper.uut.cpu.rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:73.18-73.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1351 uext 1 1107 0 wrapper.uut.cpu.rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:92.11-92.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1352 uext 1 935 0 wrapper.uut.cpu.rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:93.11-93.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1353 uext 1 1329 0 wrapper.uut.cpu.rd_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:142.18-142.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1354 uext 1 1110 0 wrapper.uut.cpu.rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:94.11-94.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1355 uext 1 1083 0 wrapper.uut.cpu.rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:89.11-89.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1356 uext 1 952 0 wrapper.uut.cpu.rf_csr_out ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:170.11-170.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1357 uext 1 1324 0 wrapper.uut.cpu.rf_if.gen_csr.mtval ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:62.15-62.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1358 uext 1 1323 0 wrapper.uut.cpu.rf_if.gen_csr.rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:57.15-57.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1359 uext 1 1306 0 wrapper.uut.cpu.rf_if.gen_csr.sel_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:112.9-112.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1360 uext 1 754 0 wrapper.uut.cpu.rf_if.i_alu_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:34.23-34.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1361 uext 1 802 0 wrapper.uut.cpu.rf_if.i_bad_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:23.23-23.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1362 uext 1 703 0 wrapper.uut.cpu.rf_if.i_bufreg_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:22.23-22.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1363 uext 1 352 0 wrapper.uut.cpu.rf_if.i_cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:5.23-5.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1364 uext 1 978 0 wrapper.uut.cpu.rf_if.i_csr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:28.23-28.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1365 uext 151 932 0 wrapper.uut.cpu.rf_if.i_csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:27.28-27.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1366 uext 1 938 0 wrapper.uut.cpu.rf_if.i_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:26.23-26.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1367 uext 1 964 0 wrapper.uut.cpu.rf_if.i_csr_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:36.23-36.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1368 uext 1 1021 0 wrapper.uut.cpu.rf_if.i_ctrl_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:33.23-33.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1369 uext 1 1271 0 wrapper.uut.cpu.rf_if.i_mem_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:38.23-38.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1370 uext 1 783 0 wrapper.uut.cpu.rf_if.i_mepc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:20.23-20.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1371 uext 1 1003 0 wrapper.uut.cpu.rf_if.i_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:19.23-19.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1372 uext 1 359 0 wrapper.uut.cpu.rf_if.i_mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:21.23-21.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1373 uext 1 1107 0 wrapper.uut.cpu.rf_if.i_rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:35.23-35.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1374 uext 1 935 0 wrapper.uut.cpu.rf_if.i_rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:37.23-37.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1375 uext 1 1110 0 wrapper.uut.cpu.rf_if.i_rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:39.23-39.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1376 uext 27 616 0 wrapper.uut.cpu.rf_if.i_rd_waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:32.28-32.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1377 uext 1 1329 0 wrapper.uut.cpu.rf_if.i_rd_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:31.23-31.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1378 uext 1 651 0 wrapper.uut.cpu.rf_if.i_rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:14.23-14.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1379 uext 1 642 0 wrapper.uut.cpu.rf_if.i_rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:15.23-15.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1380 uext 27 1238 0 wrapper.uut.cpu.rf_if.i_rs1_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:42.28-42.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1381 uext 27 614 0 wrapper.uut.cpu.rf_if.i_rs2_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:45.28-45.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1382 uext 1 689 0 wrapper.uut.cpu.rf_if.i_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:18.23-18.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1383 uext 1 952 0 wrapper.uut.cpu.rf_if.o_csr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:29.24-29.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1384 uext 1 642 0 wrapper.uut.cpu.rf_if.o_csr_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:24.24-24.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1385 uext 78 1297 0 wrapper.uut.cpu.rf_if.o_rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:12.31-12.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1386 uext 78 1316 0 wrapper.uut.cpu.rf_if.o_rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:13.31-13.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1387 uext 1 651 0 wrapper.uut.cpu.rf_if.o_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:43.24-43.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1388 uext 1 642 0 wrapper.uut.cpu.rf_if.o_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:46.24-46.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1389 uext 1 1325 0 wrapper.uut.cpu.rf_if.o_wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:10.24-10.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1390 uext 1 1327 0 wrapper.uut.cpu.rf_if.o_wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:11.24-11.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1391 uext 1 1333 0 wrapper.uut.cpu.rf_if.o_wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:8.24-8.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1392 uext 1 1336 0 wrapper.uut.cpu.rf_if.o_wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:9.24-9.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1393 uext 78 1340 0 wrapper.uut.cpu.rf_if.o_wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:6.31-6.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1394 uext 78 1343 0 wrapper.uut.cpu.rf_if.o_wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:7.31-7.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1395 uext 1 1331 0 wrapper.uut.cpu.rf_if.rd_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:53.15-53.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1396 uext 1 651 0 wrapper.uut.cpu.rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:140.18-140.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1397 uext 27 1238 0 wrapper.uut.cpu.rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:74.18-74.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1398 uext 1 642 0 wrapper.uut.cpu.rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:141.18-141.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1399 uext 27 614 0 wrapper.uut.cpu.rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:75.18-75.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1400 ite 1 675 680 998
1401 uext 1 1400 0 wrapper.uut.cpu.rs_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:581.9-581.14|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1402 uext 1 6 0 wrapper.uut.cpu.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:20.23-20.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1403 uext 1 6 0 wrapper.uut.cpu.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:21.23-21.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1404 uext 151 496 0 wrapper.uut.cpu.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:23.28-23.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1405 uext 151 503 0 wrapper.uut.cpu.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:22.28-22.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1406 uext 23 194 0 wrapper.uut.cpu.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:31.29-31.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1407 uext 1 905 0 wrapper.uut.cpu.sh_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:151.11-151.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1408 uext 1 698 0 wrapper.uut.cpu.sh_done_r ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:152.11-152.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1409 uext 1 624 0 wrapper.uut.cpu.sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:80.18-80.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1410 uext 1 694 0 wrapper.uut.cpu.shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:87.11-87.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1411 uext 1 1120 0 wrapper.uut.cpu.slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:88.11-88.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1412 xor 1 740 367
1413 or 1 666 1412
1414 and 1 359 1413
1415 and 1 1414 370
1416 and 1 361 372
1417 or 1 1415 1416
1418 uext 1 1417 0 wrapper.uut.cpu.state.gen_csr.trap_pending ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:212.8-212.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1419 uext 1 740 0 wrapper.uut.cpu.state.i_alu_cmp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:13.21-13.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1420 uext 1 367 0 wrapper.uut.cpu.state.i_bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:34.21-34.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1421 uext 1 359 0 wrapper.uut.cpu.state.i_branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:38.21-38.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1422 uext 1 3 0 wrapper.uut.cpu.state.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:9.21-9.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1423 uext 1 370 0 wrapper.uut.cpu.state.i_ctrl_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:28.21-28.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1424 uext 1 344 0 wrapper.uut.cpu.state.i_dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:51.21-51.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1425 uext 1 361 0 wrapper.uut.cpu.state.i_dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:36.21-36.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1426 uext 1 686 0 wrapper.uut.cpu.state.i_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:42.21-42.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1427 uext 1 327 0 wrapper.uut.cpu.state.i_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:53.21-53.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1428 uext 1 6 0 wrapper.uut.cpu.state.i_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:45.21-45.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1429 uext 1 372 0 wrapper.uut.cpu.state.i_mem_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:32.21-32.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1430 uext 1 676 0 wrapper.uut.cpu.state.i_new_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:12.21-12.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1431 uext 1 1083 0 wrapper.uut.cpu.state.i_rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:43.21-43.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1432 uext 1 1218 0 wrapper.uut.cpu.state.i_rf_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:57.21-57.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1433 uext 1 4 0 wrapper.uut.cpu.state.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:10.21-10.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1434 uext 1 905 0 wrapper.uut.cpu.state.i_sh_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:29.21-29.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1435 uext 1 698 0 wrapper.uut.cpu.state.i_sh_done_r ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:30.21-30.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1436 uext 1 624 0 wrapper.uut.cpu.state.i_sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:40.21-40.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1437 uext 1 694 0 wrapper.uut.cpu.state.i_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:39.21-39.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1438 uext 1 1120 0 wrapper.uut.cpu.state.i_slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:41.21-41.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1439 uext 1 675 0 wrapper.uut.cpu.state.i_two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:37.21-37.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1440 uext 1 688 0 wrapper.uut.cpu.state.misalign_trap_sync ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:62.9-62.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1441 uext 1 702 0 wrapper.uut.cpu.state.o_bufreg_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:24.22-24.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1442 uext 1 717 0 wrapper.uut.cpu.state.o_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:18.22-18.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1443 uext 1 715 0 wrapper.uut.cpu.state.o_cnt0to3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:16.22-16.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1444 uext 1 833 0 wrapper.uut.cpu.state.o_cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:19.22-19.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1445 uext 1 789 0 wrapper.uut.cpu.state.o_cnt12to31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:17.22-17.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1446 uext 1 922 0 wrapper.uut.cpu.state.o_cnt2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:20.22-20.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1447 uext 1 924 0 wrapper.uut.cpu.state.o_cnt3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:21.22-21.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1448 uext 1 632 0 wrapper.uut.cpu.state.o_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:23.22-23.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1449 uext 1 352 0 wrapper.uut.cpu.state.o_cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:15.21-15.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1450 uext 1 998 0 wrapper.uut.cpu.state.o_ctrl_pc_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:25.22-25.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1451 uext 1 689 0 wrapper.uut.cpu.state.o_ctrl_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:27.22-27.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1452 uext 1 374 0 wrapper.uut.cpu.state.o_dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:50.22-50.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1453 uext 1 337 0 wrapper.uut.cpu.state.o_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:52.22-52.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1454 uext 1 680 0 wrapper.uut.cpu.state.o_init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:14.22-14.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1455 uext 1 6 0 wrapper.uut.cpu.state.o_mdu_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:46.22-46.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1456 uext 151 1250 0 wrapper.uut.cpu.state.o_mem_bytecnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:31.22-31.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1457 uext 1 1329 0 wrapper.uut.cpu.state.o_rf_rd_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:58.22-58.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1458 uext 1 1293 0 wrapper.uut.cpu.state.o_rf_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:55.22-55.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1459 uext 1 1217 0 wrapper.uut.cpu.state.o_rf_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:56.22-56.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1460 uext 1 1414 0 wrapper.uut.cpu.state.take_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:87.14-87.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1461 uext 1 689 0 wrapper.uut.cpu.trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:107.11-107.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1462 uext 1 675 0 wrapper.uut.cpu.two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:83.11-83.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1463 uext 1 793 0 wrapper.uut.cpu.utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:104.18-104.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1464 uext 1 327 0 wrapper.uut.cpu.wb_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:182.16-182.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1465 uext 23 194 0 wrapper.uut.cpu.wb_ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:179.16-179.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1466 uext 1 337 0 wrapper.uut.cpu.wb_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:180.16-180.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1467 uext 23 589 0 wrapper.uut.cpu.wb_ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:181.16-181.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1468 uext 1 344 0 wrapper.uut.i_dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:70.22-70.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1469 uext 23 563 0 wrapper.uut.i_dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:69.23-69.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1470 uext 1 327 0 wrapper.uut.i_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:63.22-63.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1471 uext 23 589 0 wrapper.uut.i_ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:62.23-62.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1472 uext 1 4 0 wrapper.uut.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:35.22-35.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1473 uext 1 6 0 wrapper.uut.i_timer_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:36.22-36.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1474 uext 23 558 0 wrapper.uut.o_dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:64.23-64.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1475 uext 1 374 0 wrapper.uut.o_dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:68.23-68.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1476 uext 23 561 0 wrapper.uut.o_dbus_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:65.23-65.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1477 uext 75 582 0 wrapper.uut.o_dbus_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:66.23-66.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1478 uext 1 584 0 wrapper.uut.o_dbus_we ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:67.23-67.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1479 uext 71 365 0 wrapper.uut.o_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:75.23-75.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1480 uext 23 844 0 wrapper.uut.o_ext_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:73.23-73.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1481 uext 23 561 0 wrapper.uut.o_ext_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:74.23-74.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1482 uext 23 194 0 wrapper.uut.o_ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:60.23-60.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1483 uext 1 337 0 wrapper.uut.o_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:61.23-61.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1484 uext 1 6 0 wrapper.uut.o_mdu_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:79.23-79.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1485 state 27 wrapper.uut.rf_ram_if.rcnt
1486 slice 1 1485 0 0
1487 ite 78 1486 1316 1297
1488 slice 75 1485 4 1
1489 concat 431 1487 1488
1490 uext 431 1489 0 wrapper.uut.raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:100.24-100.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1491 uext 151 639 0 wrapper.uut.rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:102.24-102.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1492 uext 1 651 0 wrapper.uut.rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:94.16-94.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1493 uext 1 642 0 wrapper.uut.rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:95.16-95.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1494 state 1 wrapper.uut.rf_ram_if.rgate
1495 uext 1 1494 0 wrapper.uut.ren ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:101.17-101.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1496 uext 1 3 0 wrapper.uut.rf_ram.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:5.16-5.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1497 uext 431 1489 0 wrapper.uut.rf_ram.i_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:9.36-9.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1498 uext 1 1494 0 wrapper.uut.rf_ram.i_ren ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:10.21-10.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1499 uext 27 72 2
1500 sub 27 1485 1499
1501 slice 1 1500 0 0
1502 ite 78 1501 1343 1340
1503 slice 75 1500 4 1
1504 concat 431 1502 1503
1505 uext 431 1504 0 wrapper.uut.rf_ram.i_waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:6.36-6.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1506 state 151 wrapper.uut.rf_ram_if.wdata0_r
1507 state 71 wrapper.uut.rf_ram_if.wdata1_r
1508 slice 151 1507 1 0
1509 ite 151 1501 1508 1506
1510 uext 151 1509 0 wrapper.uut.rf_ram.i_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:7.32-7.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1511 state 1 wrapper.uut.rf_ram_if.wen0_r
1512 and 1 641 1511
1513 state 1 wrapper.uut.rf_ram_if.wen1_r
1514 and 1 1501 1513
1515 or 1 1512 1514
1516 uext 1 1515 0 wrapper.uut.rf_ram.i_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:8.22-8.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1517 uext 151 639 0 wrapper.uut.rf_ram.o_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:11.33-11.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1518 uext 1 3 0 wrapper.uut.rf_ram_if.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:21.19-21.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1519 uext 151 639 0 wrapper.uut.rf_ram_if.i_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:42.28-42.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1520 uext 78 1297 0 wrapper.uut.rf_ram_if.i_rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:32.28-32.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1521 uext 78 1316 0 wrapper.uut.rf_ram_if.i_rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:33.28-33.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1522 uext 1 1293 0 wrapper.uut.rf_ram_if.i_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:24.19-24.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1523 uext 1 4 0 wrapper.uut.rf_ram_if.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:22.19-22.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1524 uext 1 1325 0 wrapper.uut.rf_ram_if.i_wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:30.19-30.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1525 uext 1 1327 0 wrapper.uut.rf_ram_if.i_wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:31.19-31.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1526 uext 1 1333 0 wrapper.uut.rf_ram_if.i_wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:28.19-28.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1527 uext 1 1336 0 wrapper.uut.rf_ram_if.i_wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:29.19-29.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1528 uext 78 1340 0 wrapper.uut.rf_ram_if.i_wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:26.28-26.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1529 uext 78 1343 0 wrapper.uut.rf_ram_if.i_wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:27.28-27.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1530 uext 1 1217 0 wrapper.uut.rf_ram_if.i_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:23.19-23.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1531 uext 431 1489 0 wrapper.uut.rf_ram_if.o_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:40.28-40.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1532 uext 1 651 0 wrapper.uut.rf_ram_if.o_rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:34.20-34.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1533 uext 1 642 0 wrapper.uut.rf_ram_if.o_rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:35.20-35.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1534 uext 1 1218 0 wrapper.uut.rf_ram_if.o_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:25.20-25.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1535 uext 1 1494 0 wrapper.uut.rf_ram_if.o_ren ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:41.20-41.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1536 uext 431 1504 0 wrapper.uut.rf_ram_if.o_waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:37.28-37.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1537 uext 151 1509 0 wrapper.uut.rf_ram_if.o_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:38.28-38.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1538 uext 1 1515 0 wrapper.uut.rf_ram_if.o_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:39.20-39.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1539 uext 78 1487 0 wrapper.uut.rf_ram_if.rreg ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:108.19-108.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1540 state 1 wrapper.uut.rf_ram_if.rreq_r
1541 uext 1 1486 0 wrapper.uut.rf_ram_if.rtrig0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:106.12-106.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1542 uext 27 1500 0 wrapper.uut.rf_ram_if.wcnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:53.21-53.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1543 uext 78 1502 0 wrapper.uut.rf_ram_if.wreg ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:78.19-78.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1544 uext 1 641 0 wrapper.uut.rf_ram_if.wtrig0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:60.15-60.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1545 uext 1 1501 0 wrapper.uut.rf_ram_if.wtrig1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:61.15-61.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1546 uext 1 1218 0 wrapper.uut.rf_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:93.16-93.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1547 uext 1 1293 0 wrapper.uut.rf_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:84.16-84.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1548 uext 1 1217 0 wrapper.uut.rf_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:83.16-83.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1549 uext 78 1297 0 wrapper.uut.rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:91.24-91.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1550 uext 78 1316 0 wrapper.uut.rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:92.24-92.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1551 uext 1 6 0 wrapper.uut.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:42.23-42.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1552 uext 23 63 0 wrapper.uut.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:40.23-40.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1553 uext 1 6 0 wrapper.uut.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:43.23-43.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1554 uext 151 496 0 wrapper.uut.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:45.23-45.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1555 uext 23 472 0 wrapper.uut.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:54.23-54.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1556 uext 23 257 0 wrapper.uut.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:57.23-57.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1557 uext 75 203 0 wrapper.uut.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:55.23-55.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1558 uext 23 259 0 wrapper.uut.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:58.23-58.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1559 uext 75 205 0 wrapper.uut.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:56.23-56.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1560 uext 151 503 0 wrapper.uut.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:44.23-44.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1561 uext 505 507 0 wrapper.uut.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:39.23-39.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1562 uext 23 70 0 wrapper.uut.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:52.23-52.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1563 uext 23 194 0 wrapper.uut.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:53.23-53.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1564 uext 27 174 0 wrapper.uut.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:50.23-50.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1565 uext 23 185 0 wrapper.uut.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:51.23-51.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1566 uext 27 28 0 wrapper.uut.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:46.23-46.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1567 uext 23 24 0 wrapper.uut.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:48.23-48.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1568 uext 27 51 0 wrapper.uut.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:47.23-47.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1569 uext 23 48 0 wrapper.uut.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:49.23-49.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1570 uext 1 302 0 wrapper.uut.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:41.23-41.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1571 uext 1 310 0 wrapper.uut.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:38.23-38.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1572 uext 431 1504 0 wrapper.uut.waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:97.24-97.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1573 uext 151 1509 0 wrapper.uut.wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:98.24-98.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1574 uext 1 1325 0 wrapper.uut.wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:89.16-89.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1575 uext 1 1327 0 wrapper.uut.wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:90.16-90.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1576 uext 1 1515 0 wrapper.uut.wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:99.17-99.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1577 uext 1 1333 0 wrapper.uut.wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:87.16-87.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1578 uext 1 1336 0 wrapper.uut.wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:88.16-88.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1579 uext 78 1340 0 wrapper.uut.wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:85.24-85.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1580 uext 78 1343 0 wrapper.uut.wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:86.24-86.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1581 not 1 1089
1582 and 1 1581 651
1583 slice 140 24 31 1
1584 concat 23 1582 1583
1585 ite 23 1400 1584 24
1586 next 23 24 1585
1587 ite 27 1089 463 1238
1588 ite 27 1218 1587 28
1589 next 27 28 1588
1590 const 32 11111111
1591 neq 1 34 1590
1592 uext 32 1591 7
1593 add 32 34 1592
1594 const 32 00000001
1595 ite 32 4 1594 1593
1596 next 32 34 1595
1597 not 1 1091
1598 and 1 1597 642
1599 slice 140 48 31 1
1600 concat 23 1598 1599
1601 ite 23 1400 1600 48
1602 next 23 48 1601
1603 ite 27 1091 463 614
1604 ite 27 1218 1603 51
1605 next 27 51 1604
1606 and 1 337 327
1607 ite 23 1606 589 63
1608 next 23 63 1607
1609 and 1 632 998
1610 ite 23 1609 1347 70
1611 next 23 70 1610
1612 ite 27 1331 174 463
1613 ite 27 1609 1612 174
1614 ite 27 1218 616 1613
1615 next 27 174 1614
1616 slice 140 185 31 1
1617 concat 23 1325 1616
1618 ite 23 1333 1617 185
1619 ite 23 1331 1618 62
1620 ite 23 1609 1619 1618
1621 next 23 185 1620
1622 slice 140 194 31 1
1623 concat 23 1016 1622
1624 ite 23 4 62 1623
1625 or 1 998 4
1626 ite 23 1625 1624 194
1627 next 23 194 1626
1628 ite 75 584 458 582
1629 ite 75 344 1628 203
1630 ite 75 327 458 1629
1631 next 75 203 1630
1632 ite 75 584 582 458
1633 ite 75 344 1632 205
1634 ite 75 327 458 1633
1635 next 75 205 1634
1636 ite 23 344 563 257
1637 next 23 257 1636
1638 ite 23 344 561 259
1639 next 23 259 1638
1640 ite 1 310 6 689
1641 next 1 302 1640
1642 and 1 1609 336
1643 next 1 310 1642
1644 or 1 327 632
1645 or 1 1644 4
1646 ite 1 1645 1625 335
1647 next 1 335 1646
1648 not 1 632
1649 and 1 631 1648
1650 and 1 1218 353
1651 or 1 1649 1650
1652 slice 71 351 2 0
1653 concat 75 1652 1651
1654 ite 75 4 458 1653
1655 next 75 351 1654
1656 and 1 680 679
1657 ite 1 632 1656 354
1658 ite 1 4 6 1657
1659 next 1 354 1658
1660 slice 27 589 6 2
1661 ite 27 327 1660 356
1662 next 27 356 1661
1663 slice 1 557 0 0
1664 ite 1 680 848 1663
1665 slice 1 363 1 1
1666 concat 151 1664 1665
1667 or 1 717 833
1668 ite 1 680 1667 702
1669 ite 151 1668 1666 363
1670 next 151 363 1669
1671 slice 71 589 14 12
1672 ite 71 327 1671 365
1673 next 71 365 1672
1674 ite 23 344 558 472
1675 next 23 472 1674
1676 uext 505 310 63
1677 add 505 507 1676
1678 next 505 507 1677
1679 slice 1 557 29 29
1680 and 1 1679 644
1681 ite 1 680 848 1680
1682 slice 134 557 29 1
1683 concat 137 1681 1682
1684 ite 137 702 1683 557
1685 next 137 557 1684
1686 slice 122 561 31 7
1687 concat 140 1686 877
1688 concat 23 643 1687
1689 ite 23 344 563 1688
1690 or 1 864 344
1691 ite 23 1690 1689 561
1692 next 23 561 1691
1693 slice 75 614 4 1
1694 slice 1 1233 0 0
1695 concat 27 1694 1693
1696 slice 27 589 24 20
1697 ite 27 327 1696 1695
1698 and 1 352 1091
1699 or 1 327 1698
1700 ite 27 1699 1697 614
1701 next 27 614 1700
1702 slice 75 616 4 1
1703 slice 1 1233 0 0
1704 concat 27 1703 1702
1705 slice 27 589 11 7
1706 ite 27 327 1705 1704
1707 and 1 352 1084
1708 or 1 327 1707
1709 ite 27 1708 1706 616
1710 next 27 616 1709
1711 slice 1 589 31 31
1712 ite 1 327 1711 622
1713 next 1 622 1712
1714 uext 71 631 2
1715 add 71 628 1714
1716 const 71 000
1717 ite 71 4 1716 1715
1718 next 71 628 1717
1719 slice 1 639 1 1
1720 ite 1 641 1719 634
1721 next 1 634 1720
1722 sort array 431 151
1723 state 1722 wrapper.uut.rf_ram.memory
1724 read 151 1723 1489
1725 ite 151 1494 1724 434
1726 next 151 635 1725
1727 redor 1 1487
1728 not 1 1727
1729 next 1 636 1728
1730 next 1 641 1486
1731 slice 1 589 30 30
1732 ite 1 327 1731 644
1733 next 1 644 1732
1734 slice 1 650 1 1
1735 concat 151 6 1734
1736 ite 151 1486 639 1735
1737 next 151 650 1736
1738 ite 1 352 658 647
1739 next 1 655 1738
1740 ite 1 352 740 661
1741 next 1 661 1740
1742 ite 1 327 6 676
1743 ite 1 4 6 1742
1744 next 1 676 1743
1745 slice 1 589 21 21
1746 ite 1 327 1745 681
1747 next 1 681 1746
1748 or 1 327 4
1749 not 1 1748
1750 and 1 1417 680
1751 or 1 1750 688
1752 and 1 1749 1751
1753 ite 1 1645 1752 688
1754 next 1 688 1753
1755 and 1 632 680
1756 ite 1 4 6 1755
1757 next 1 695 1756
1758 slice 1 589 20 20
1759 ite 1 327 1758 776
1760 next 1 776 1759
1761 and 1 998 1031
1762 next 1 797 1761
1763 and 1 826 702
1764 next 1 823 1763
1765 slice 1 589 26 26
1766 ite 1 327 1765 928
1767 next 1 928 1766
1768 ite 1 359 627 615
1769 slice 32 941 8 1
1770 concat 940 1768 1769
1771 slice 1 589 20 20
1772 slice 32 589 19 12
1773 concat 940 1772 1771
1774 ite 940 327 1773 1770
1775 and 1 352 1089
1776 or 1 327 1775
1777 ite 940 1776 1774 941
1778 next 940 941 1777
1779 slice 1 589 22 22
1780 ite 1 327 1779 946
1781 next 1 946 1780
1782 not 1 689
1783 ite 1 1003 1198 978
1784 and 1 1782 1783
1785 and 1 689 632
1786 and 1 948 924
1787 or 1 1785 1786
1788 or 1 1787 1003
1789 ite 1 1788 1784 949
1790 next 1 949 1789
1791 ite 1 689 676 978
1792 and 1 956 632
1793 or 1 1792 689
1794 ite 1 1793 1791 958
1795 next 1 958 1794
1796 slice 1 960 1 1
1797 and 1 1782 1796
1798 or 1 687 1797
1799 and 1 957 715
1800 or 1 1799 1785
1801 ite 1 1800 1798 961
1802 and 1 791 584
1803 or 1 687 1802
1804 slice 1 960 2 2
1805 and 1 1782 1804
1806 or 1 1803 1805
1807 ite 1 1800 1806 1796
1808 or 1 676 791
1809 slice 1 960 3 3
1810 and 1 1782 1809
1811 or 1 1808 1810
1812 ite 1 1800 1811 1804
1813 and 1 686 955
1814 and 1 1782 978
1815 or 1 1813 1814
1816 ite 1 1800 1815 1809
1817 concat 151 1807 1801
1818 concat 71 1812 1817
1819 concat 75 1816 1818
1820 next 75 960 1819
1821 and 1 680 1414
1822 ite 1 632 1821 996
1823 ite 1 4 6 1822
1824 next 1 996 1823
1825 and 1 998 1027
1826 next 1 1010 1825
1827 ite 1 1785 949 1198
1828 next 1 1198 1827
1829 ite 1 4 6 1540
1830 next 1 1208 1829
1831 slice 1 941 0 0
1832 ite 1 1069 627 1831
1833 ite 1 1071 1234 1832
1834 slice 27 1233 5 1
1835 concat 78 1833 1834
1836 slice 78 589 30 25
1837 ite 78 327 1836 1835
1838 and 1 352 1094
1839 or 1 327 1838
1840 ite 78 1839 1837 1233
1841 next 78 1233 1840
1842 slice 1 589 7 7
1843 ite 1 327 1842 627
1844 or 1 327 352
1845 ite 1 1844 1843 1234
1846 next 1 1234 1845
1847 ite 1 1257 903 1269
1848 next 1 1269 1847
1849 ite 23 310 194 1347
1850 next 23 1347 1849
1851 uext 27 5 4
1852 add 27 1485 1851
1853 concat 151 1217 6
1854 concat 27 1716 1853
1855 or 1 1293 1217
1856 ite 27 1855 1854 1852
1857 ite 27 4 463 1856
1858 next 27 1485 1857
1859 redand 1 1485
1860 or 1 1859 1293
1861 ite 1 1860 1293 1494
1862 ite 1 4 6 1861
1863 next 1 1494 1862
1864 slice 1 1506 1 1
1865 concat 151 1325 1864
1866 next 151 1506 1865
1867 slice 151 1507 2 1
1868 concat 71 1327 1867
1869 next 71 1507 1868
1870 ite 1 1501 1333 1511
1871 next 1 1511 1870
1872 ite 1 1501 1336 1513
1873 next 1 1513 1872
1874 ite 1 4 6 1293
1875 next 1 1540 1874
1876 ite 431 1515 1504 432
1877 ite 151 1515 1509 429
1878 ite 1 1515 5 6
1879 concat 151 1878 1878
1880 read 151 1723 1876
1881 not 151 1879
1882 and 151 1880 1881
1883 and 151 1877 1879
1884 or 151 1883 1882
1885 write 1722 1723 1876 1884
1886 redor 1 1879
1887 ite 1722 1886 1885 1723
1888 next 1722 1723 1887 wrapper.uut.rf_ram.memory ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:13.25-13.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1889 or 1 20 45
1890 or 1 59 160
1891 or 1 172 183
1892 or 1 192 200
1893 or 1 215 228
1894 or 1 241 254
1895 or 1 267 278
1896 or 1 289 300
1897 or 1 1889 1890
1898 or 1 1891 1892
1899 or 1 1893 1894
1900 or 1 1895 1896
1901 or 1 1897 1898
1902 or 1 1899 1900
1903 or 1 1901 1902
1904 or 1 1903 308
1905 bad 1904
; end of yosys output
