<block name="/home/ubuntu/RASP_Workspace/test_20161201_lowleveltool_paper/benchmark_1.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		net0_1 
	</inputs>

	<outputs>
		out:out_mite_adc 
	</outputs>

	<globals>
		
	</globals>

	<block name="out_mite_adc" instance="cab2[0]" mode="cab2">
		<inputs>
			<port name="I">net1_1 open open open open open open open open open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">meas_volt_mite[0].out[0]->crossbar  open open open open open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="clk">open </port>
		</globals>
		<block name="open" instance="ota_buffer[0]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="cap2[0]"/>
		<block name="open" instance="cap2[1]"/>
		<block name="open" instance="cap2[2]"/>
		<block name="open" instance="ota2[0]"/>
		<block name="out_mite_adc" instance="meas_volt_mite[0]">
			<inputs>
				<port name="in">cab2.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">out_mite_adc </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="meas_volt_mite[1]"/>
		<block name="open" instance="current_ref[0]"/>
		<block name="open" instance="tgate2[0]"/>
		<block name="open" instance="tgate2[1]"/>
		<block name="open" instance="tgate2[2]"/>
		<block name="open" instance="mite[0]"/>
		<block name="open" instance="mite[1]"/>
		<block name="open" instance="mite[2]"/>
		<block name="open" instance="mite2[0]"/>
		<block name="open" instance="mite2[1]"/>
		<block name="open" instance="mult[0]"/>
		<block name="open" instance="mult[1]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
	</block>
	<block name="net1_1" instance="cab[1]" mode="cab">
		<inputs>
			<port name="I">open open open open open open open open open open net1_1 net0_1 open open open open </port>
			<port name="si">open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open ota[0].out[0]->crossbar  open open open </port>
			<port name="so">open open open open open open open open open open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="net1_1" instance="ota[0]">
			<inputs>
				<port name="in">cab.I[11]->crossbar  cab.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net1_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="TIA_blk[0]"/>
		<block name="open" instance="Algo_ADC[0]"/>
		<block name="open" instance="Nagating_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ichar_nfet[0]"/>
		<block name="open" instance="hhneuron[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="mux4_1[0]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="mmap_local_swc[0]"/>
		<block name="open" instance="h_rect[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="open" instance="integrator_nmirror[0]"/>
		<block name="open" instance="inv_mcab[0]"/>
		<block name="open" instance="Hyst_diff[0]"/>
		<block name="open" instance="Max_detect[0]"/>
		<block name="open" instance="Min_detect[0]"/>
		<block name="open" instance="wta_w_bias[0]"/>
		<block name="open" instance="hhn[0]"/>
		<block name="open" instance="fgswitch[0]"/>
		<block name="open" instance="common_drain[0]"/>
		<block name="open" instance="common_drain_nfet[0]"/>
		<block name="open" instance="hhn_debug[0]"/>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="bias_gen[0]"/>
		<block name="open" instance="dendiff[0]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="open" instance="ota_vmm[0]"/>
		<block name="open" instance="Adaptive_receptor[0]"/>
		<block name="open" instance="nmirror_vmm[0]"/>
		<block name="open" instance="nmirror_vmm[1]"/>
		<block name="open" instance="INV_cs[0]"/>
		<block name="open" instance="dendrite_4x4[0]"/>
		<block name="open" instance="tgate_so[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="vmm8x4[0]"/>
		<block name="open" instance="vmm8inx8in[0]"/>
		<block name="open" instance="vmm8x4_in[0]"/>
		<block name="open" instance="vmm12x1[0]"/>
		<block name="open" instance="vmm12x1_wowta[0]"/>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="DAC_sftreg[0]"/>
		<block name="open" instance="sftreg2[0]"/>
		<block name="open" instance="sftreg3[0]"/>
		<block name="open" instance="sftreg4[0]"/>
		<block name="open" instance="vd_2ota[0]"/>
		<block name="open" instance="common_source[0]"/>
		<block name="open" instance="CS_pFET[0]"/>
	</block>
	<block name="out:out_mite_adc" instance="io[2]" mode="outpad">
		<inputs>
			<port name="outpad">out_mite_adc </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:out_mite_adc" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net0_1" instance="io[3]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net0_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net0_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
</block>

