# Day 17
Design and verify ready based memory interface slave. The interface should generate ready output after random delay.
Memory should be `16x32` bits wide.

## Interface Definition - 
- Valid/ready protocol must be honoured
- The module should have the following interface:

```verilog
```
