$date
	Sun Oct 23 08:24:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#823537
b1101 !
1"
#823538
b1101 &
b1101 %
1$
#823539
0"
#823542
b101000 &
b101000 %
#823546
b10100 &
b10100 %
#823550
b1010 &
b1010 %
#823554
b101 &
b101 %
#823558
b10000 &
b10000 %
#823562
b1000 &
b1000 %
#823566
b100 &
b100 %
#823570
b10 &
b10 %
#823574
b1 &
1#
b1 %
#823578
b0 &
b0 %
0#
0$
#1890722
b10011 &
b10011 %
1$
b10011 !
1"
#1890723
0"
#1890726
b111010 &
b111010 %
#1890730
b11101 &
b11101 %
#1890734
b1011000 &
b1011000 %
#1890738
b101100 &
b101100 %
#1890742
b10110 &
b10110 %
#1890746
b1011 &
b1011 %
#1890750
b100010 &
b100010 %
#1890754
b10001 &
b10001 %
#1890758
b110100 &
b110100 %
#1890762
b11010 &
b11010 %
#1890766
b1101 &
b1101 %
#1890770
b101000 &
b101000 %
#1890774
b10100 &
b10100 %
#1890778
b1010 &
b1010 %
#1890782
b101 &
b101 %
#1890786
b10000 &
b10000 %
#1890790
b1000 &
b1000 %
#1890794
b100 &
b100 %
#1890798
b10 &
b10 %
#1890802
b1 &
b1 %
1#
#1890806
b0 &
0#
b0 %
0$
#2879052
b100 !
1"
#2879054
b100 &
b100 %
1$
#2879055
0"
#2879058
b10 &
b10 %
#2879062
b1 &
1#
b1 %
#2879066
b0 &
b0 %
0#
0$
#4500012
