[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LCMXO3LF-6900C-S-EVN production of LATTICESEMICONDUCTOR from the text:MachXO3 Starter Kit User Guide\nEB95 Version 1.2, March 2016\n2 MachXO3 Starter Kit User Guide \nIntroduction\nThank you for choosing the Lattice Semiconductor MachXO3 Starter Kit! \nThis user’s guide describes how to start using the MachXO3 Starter Kit, an easy-to-use platform for evaluating and \ndesigning with the MachXO3 ultra-low density FPGA. Along with the board and accessories, this kit includes a pre-\nloaded demonstration design. Y ou may also reprogram the on-board MachXO3 device to review your own custom designs.\nThe MachXO3 Starter Kit currently features the MachXO3L-6900C (NVCM Based) or the MachXO3LF-6900C (Flash Based) device in the 256-ball 0.8 mm pitch caBGA package. The kit also includes a Serial Flash Memory for demonstrating external SPI boot-up. The external Flash Memory also supports a dual-boot mode in addition to Golden boot/fail-safe boot options. \nSee the Ordering Information  section for more information.\nNote: Static electricity can se verely shorten the lifespan of electronic components. See the Storage and Handling\nsection of this document for handling and storage tips.\nFeatures\nThe MachXO3 Starter Kit includes:\n\x81MachXO3L/LF Board  – The board is a 3” x 3” form factor that features the following on-board components and \ncircuits:\n— MachXO3 FPGA – LCMXO3L-6900C-5BG256C (NVCM Based) or LCMXO3LF-6900C-5BG256C (Flash \nBased)\n— USB mini-B connector for power and programming\n— 4-Mb Serial Flash Memory for boot image and dual-boot support.\n— Eight LEDs\n— 4-position DIP switch\n— Momentary push button switch\n— 40-hole prototype area\n— Four 2 x 20 expansion header landings for general I/O, JTAG, and external power\n— 1 x 8 expansion header landing for JTAG\n— 1 x 6 expansion header landing for SPI/I2C\n— 3.3 V and 1.2 V supply rails\n\x81Pre-loaded Demo  – The kit includes a pre-loaded counter design that highlights use of the embedded MachXO3 \noscillator and programmable I/O s configured for LED drive.\n\x81USB Connector Cable  – The board is powered from the USB mini-B socket when connected to a host PC. The \nUSB channel also provides a programming interface to the MachXO3 JTAG port. \n\x81Lattice Development Kits and Boards Web Page  – Visit www.latticesemi.com/breakoutboards  for the latest \ndocumentation (including this guide) and drivers for the kit.\nThe content of this user’s guide includes demo operation , programming instructions, top-level functional descrip -\ntions of the Starter Kit, descriptions of the on-board connectors, and a complete set of schematics.\n3 MachXO3 Starter Kit User Guide \nFigure  1. MachXO3 Board (MachXO3L Version), Top Side\nTwo 2 x 20 Header \nLandings (J3, J4)\nTwo 2 x 20 Header \nLandings (J6, J8)JTAG Header \nLanding (J1)\nSPI/I2C Header \nLanding (J7)\nMachXO3L PLD  \n(U5)\nUSB Mini-B\nSocket (J2)\nPower LED, \nBlue (D1)\nFTDI USB to \nUART/FIFO IC (U1)Push Button \nSwitch  (SW1)4-Position DIP \nSwitch  (SW2)4 x 10 40-Hole \nPrototype arrayLED array \n(D9-D2)\n4 MachXO3 Starter Kit User Guide \nFigure  2. MachXO3 Board (MachXO3L Version), Bottom Side\nSPI Flash Boot \nMemory (U6)\nStorage and Handling\nStatic electricity can shorten the lifespan of electronic components. Please observe these tips to prevent damage \nthat could occur from electro-static discharge:\n\x81 Use anti-static precautions such as operating on an an ti-static mat and wearing an anti-static wrist-band.\n\x81 Store the evaluation board in the packaging provided.\n\x81 Touch a metal USB housing to equalize voltage potential between you and the board.\nSoftware Requirements\nY ou should install the following software before you begin developing new designs for the Starter Kit:\n\x81 Lattice Diamond® design software\n\x81 FTDI Chip USB hardware drivers (installed as an  option within the Diamond  installation program)\nMachXO3 Device\nThis board currently features the MachXO3L-6900C FPGA which offers embedded Non-Volatile Configuration \nMemory (NVCM) technology or the MachXO3LF-6900C FPGA which offers embedded Non-Volatile Flash technol -\nogy for instant-on operation in a single chip. Numerous system functions are included, such as two PLLs and 256 kbit\ns of embedded RAM plus hardened implementations of I2C and SPI. Flexible, high performance I/Os support \nnumerous single-ended and differential standards including LVDS. The 256-ball BGA package provides up to 206 user I/Os in a 14 mm x 14 mm form factor. A complete description of this device can be found in the MachXO3 \nFamily Data Sheet . \n5 MachXO3 Starter Kit User Guide \nDemonstration Design\nLattice provides a simple, pre-programmed demo to illustrate bas ic operation of the Ma chXO3 device. The design \nintegrates an up-counter with the on-chip oscillato r. The pre-programmed design resides in the external Serial \nFlash Memory (SPANSION S25FL204K or S25FL208K). \nNote: To restore the factory default demo and program it with other Lattice-supplied examples see the Download \nDemo Designs  section of this document.\nRun the Demonstration Design\nUpon power-up, the preprogrammed demonstration design automat ically loads and drives the LED array in a 1-hertz \npattern. The program shows a clock divider driven either by t he MachXO3 internal oscillator or the external FTDI clock \nchip. The divider modules (heartbeat.v and kitcar.v) are cl ocked at the default frequency of 12 MHz which divides the \nclock to cycle the LED display approximately once per second. The resulting light pattern is determined by the DIP \nSwitch (SW2) setting as shown in Table  1. \nFigure 3. Demonstration Design Block Diagram\nMachXO3\nX1\n12.0 MHzOSCH\n12.09 MHzKitcar.v\nHeartbeat.v\nSW2\n4-Position DIPSW1 x 8 LEDArrayXO3L_SK_blink.v\nSW1\nMomentary PBAsync Reset\nTable  1. DIP Switch Setting and LED Behavior\nSwitch Setting LED Behavior\nDIP_SW[1] 0 (Down) External 12.0 MHz (X1)\n1 (Up) Internal 12.09 MHz (OSCH)\nDIP_SW[2:4] 001 1 Hz Sweep\n011 1 Hz Left-Right\n111 1 Hz Blink\nOthers 1 Hz Alternating\nWARNING: Do not connect the board to your PC before you follow the driver installation  procedure of this section.\nCommunication between the board and a PC via the USB connection cable requires installation of the FTDI chip USB ha\nrdware drivers. Loading these drivers enables the computer to recognize and program the board. Drivers \ncan be loaded as part of the installation of Lattice Diamond design software or Diamond Programmer, or as a stand-alone package. \n6 MachXO3 Starter Kit User Guide \nTo load the FTDI Chip USB hardware drivers as part of the Lattice Diamond installation:\n1. Select Programmer Drivers  in the Product Options of Lattice Diamond Setup.\n2. Select FTDI Windows USB Driver  or All Drivers  in the LSC Drivers Install/Uninstall dialog box.\n3. Click Finish  to install the USB driver.\n4. After the driver installation is complete, connect the USB cable from a USB port on your PC to the board’s USB \nmini-B socket (J2). After the connection is made, a blue  Power LED (D1) will light indicating the board is pow -\nered on.\n5. The demonstration design will au tomatically load and drive the LED array in a repeating pattern.\nTo load the FTDI chip USB hardware drivers via the stand-alone package on a Windows system:\n1. Download the FTDI Chip USB Hardware Drivers  package from the Lattice web site.\n2. Extract the FTDI chip USB Hardware driver package to your PC hard drive.\n3. Connect the USB cable from a USB port on your PC to the board’s USB mini-B socket (J2). After the connec -\ntion is made, a blue Power LED (D1) will lig ht indicating the bo ard is powered on. \n4. If you are prompted, “Windows may connect to Windows Update” select No, not this time  from available \noptions and click Next  to proceed with the installation. Choose the Install from specific location (Advanced) \noption and click Next . \n5. Search for the best driver in these locations and click the Browse  button to browse to the Windows driver folder \ncreated in the Download Windows USB Ha rdware Drivers section. Select the CDM 2.04.06 WHQL Certified  \nfolder and click OK.\n6. Click Next . A screen will display as Windows copies the requ ired driver files. Wind ows will display a message \nindicating that the installation was successful.\n7. Click Finish  to install the USB driver.\n8. The demonstration design will au tomatically load and drive the LED array in a repeating pattern.\nSee the Troubleshooting  section of this guide if the board does not function as expected.\nDownload Demo Designs\nThe counter demo is preprogra mmed into the board, however over time it  is likely your boar d will be modified. Lat -\ntice distributes source and programming files for demonstration designs compatible with the Starter Kit. The demo \ndesign for the board is available on the web.\nTo download demo designs:\n1. In the Lattice web site, browse to Development Kits and Boards . Go to the MachXO3L Starter Kit  or to the \nMachXO3LF Starter Kit web page. In the Documentation section, select the Design File  tab. Select \nMachXO3L Starter Kit Demo Program  or the MachXO3LF Starter Kit Demo Program and save the file.\n2. Extract the contents of MachXO3L_Starter_Kit.zip or the MachXO3LF_Starter_Kit.zip to an accessible location \non your hard drive.\n3. Open the Blink.ldf project file in the Lattice Diamond design software.\n4. Run the Process Flow and regenerate the Bitstream file.\nContinue to Programming a Demo Design with the Lattice Diamond Programmer .\n7 MachXO3 Starter Kit User Guide \nProgramming a Demo Design with the Lattice Diamond Programmer\nThe demonstration design is pre-programmed into the Mach XO3 board by Lattice. If you have changed the design \nbut now want to restore the board to factory settings, use the procedure described below.\nTo program the MachXO3 device:\n1. Install, license and run Lattice Diamond software. See www.latticesemi.com/latticediamond  for download and \nlicensing information. \n2. Connect the USB cable to the host PC and the MachXO3 board.\n3. From Diamond, open the Blink.ldf project file.\n4. Click the Programmer  icon.\n5. Click Detect Cable . The Programmer will detect the cable (Cable: USB2, Port: FTUSB-0). If the cable is not \ndetected, see the Troubleshooting  section.\n6. Click Device Properties . \n7. Change Access Mode to SPI Flash Programming . \n8. Choose SPI Flash Background Erase, Program, Verify  operation. \n9. Select Blink_impl1.bit  programming file. \n10. Under SPI Flash Options, change Vendor to SPANSION  and change Device to SPI-S25FL204K or \nS25FL208K (as appropriate). Click OK.\n11. Click the Program  icon. When complete, PASS  is displayed in the Status column.\n12. Change Access mode to NVCM Programming Mode  and NVCM Refresh , then click Program (or power-\ncycle the Starter Kit board) to initiate a re-boot from the SPI flash.\n8 MachXO3 Starter Kit User Guide \nMachXO3 Starter Kit\nThis section describes the features of the MachXO3 Starter Kit in detail.\nOverview\nThe Starter Kit is a complete development platform for the MachXO3 FPGA. The board includes a prototyping \narea, a USB program/power port, an LED array, switches, and header landings with electrical connections to most of the FPGA’s programmable I/O, power, and configuration pins. The board is powered by the PC’s USB port or optionally with external power. Y ou may create or modify the program files and reprogram the board using Lattice Diamond software. \nFigure 4. MachXO3L/LF-6900C Block Diagram\nMachXO3L/LF-6900C device\n2 x 20 Header \nLanding (J6) LED\nArrayGPIO\n82 x 20 Header \nLanding (J3) \nGPIO2 x 20 Header \nLanding (J4) Bank 1 \nBank 2Bank 0\n2 x 20 Heade r \nLanding (J8) Bank 3, 4 and 5 \nGPIOGPIOUSB \nController USB Mini B \nSocket\n1 x 8 Header\nLanding (J1, \nOptional JTAG\nInterface) JTAG \nProgramming\n1 x 6 Header \nLanding (J7,Optional SPI,I\n2C Intrfaces) \nBank 0, 2DIP_SW 4\n9 MachXO3 Starter Kit User Guide \nTable  2 describes the components on the board and the interfaces it supports.\nTable  2. Starter Kit Components and Interfaces\nComponent/Interface TypeSchematic \nReference Description\nCircuits\nUSB Controller Circuit U1: FT2232H USB-to-JTAG interface and dual USB UART/FIFO IC\nUSB Mini-B Socket I/O J2:USB_MINI_B Programming and debug interface\nComponents\nLCMXO3L or \nLCMXO3LFFPGAU5: LCMXO3L-\n6\n900C-5BG256C or \nLCMXO3LF-6900C-\n5BG256C6900-LUT device packaged in a 14 mm x14 mm, \uf020\n256-ball caBGA\nInterfaces\nLED Array Output D9-D2 Red LEDs\nPush Button Switch Input SW1 Momentary User Input\n4-position DIP Switch Input SW2 User inputs\nFour 2 x 20 Header \nLandingsI/OJ3: header_2x20J4: header_2x20J6: header_2x20\nJ8: header_2x20User-definable I/O\n1 x 8 Header Landing I/O J1: header_1x8 Optional JTAG interface\n1 x 6 Header Landing I/O J7: header_1x6 Optional SPI/I\n2C interfaces\n4 x 10 40-Hole \uf020\nPrototype AreaPrototype area 100 mil centered holes.\nTest Points PowerTP1: +3.3 V\nTP2: +1.2 V \nTP3: GNDPower and ground reference points\nSubsystems\nThis section describes the principle sub systems for the Starter Kit in alphabetical order. \nClock Sources\nClock sources for the LED demonstratio n des igns originate from the MachXO 3 on-chip oscillator or the 12 MHz \ncrystal X1. Y ou may use an expansion header landing to drive a FPGA input with an external clock source.\nExpansion Header Landings\nThe expansion header landings provide access to user GPIOs, primary inputs, clocks, and VCCO pins of the \nM\nachXO3. The remaining pins serve as power supplies for external connections. Each landing is configured as \none 2 x 20 100 mil. \nTable  3. Expansion Connector Reference\nItem Description\nReference Designators J3, J4, J6, J8\nPart Number header_2x20\n10 MachXO3 Starter Kit User Guide \nTable  4. Expansion Header Pin Information (J3)\nHeader Pin Number –6900C Function MachXO3 Ball\n1 VCCIO0 D5,D12,G8,G9\n2 VCCIO0 D5,D12,G8,G9\n3 PT36C/INITn A13\n4 PT36D/DONE C13\n5 PT22A F8\n6 PT35B B12\n7 PT35A C12\n8 PT26B E11\n9 PT27B E10\n10 PT27A D10\n11 GND —\n12 GND —\n13 PT26A F9\n14 PT27C/JTAGENB C10\n15 PT17B E8\n16 PT21B E9\n17 PT14B E7\n18 PT21A D8\n19 PT16B D7\n20 PT15B C7\n21 GND —\n22 GND —\n23 PT10B C5\n24 PT14A D6\n25 PT16A E6\n26 PT9A C4\n27 PT25B A10\n28 PT17A F7\n29 PT22B D9\n30 PT25A B9\n31 GND —\n32 GND —\n33 PT11B B6\n34 PT15A B7\n35 PT9B B5\n36 PT11A A5\n37 PT12B B4\n38 PT10A A4\n39 GND —\n40 PT12A A3\n11 MachXO3 Starter Kit User Guide \nTable  5. Expansion Header Pin Information (J4)\nHeader Pin Number –6900C Function MachXO3 Ball\n1 VCCIO1 E13,H10,J10,M13\n2 VCCIO1 E13,H10,J10,M13\n3 PR19D K12\n4 PR19C K13\n5 PR23A M14\n6 PR24B N14\n7 PR18B L14\n8 PR24A N16\n9 PR23B M15\n10 PR21B M16\n11 GND —\n12 GND —\n13 PR21A L15\n14 PR18A L16\n15 PR17A K14\n16 PR16B K16\n17 PR17B K15\n18 PR15B J14\n19 PR12A/PCLKT1_0 H14\n20 PR16A J15\n21 GND —\n22 GND —\n23 PR15A J16\n24 PR11B H15\n25 PR12B/PCLKC1_0 H16\n26 PR9A G15\n27 PR11A G16\n28 PR5B F15\n29 PR7B F16\n30 PR2B/R_GPLLC_FB E15\n31 GND —\n32 GND —\n33 PR5A E16\n34 PR3B/R_GPLLC_IN E14\n35 PR3A/R_GPLLT_IN D16\n36 PR2C C15\n37 PR2A/R_GPLLT_FB D14\n38 PR7A F14\n39 PR9B G14\n40 PR2D B16\n12 MachXO3 Starter Kit User Guide \nTable  6. Expansion Header Pin Information (J6)\nHeader Pin Number –6900C Function MachXO3 Ball\n1 VCCIO2 K8,K9,N5,N12\n2 VCCIO2 K8,K9,N5,N12\n3 PB35B T12\n4 PB34B T14\n5 PB35A R11\n6 PB34A R13\n7 PB31A T11\n8 PB28B M11\n9 PB31B P11\n10 PB28A N10\n11 GND —\n12 GND —\n13 PB26B T10\n14 PB29A P10\n15 PB26A R9\n16 PB29B R10\n17 PB23A/PCLKT2_1 T9\n18 PB21B N9\n19 PB23B/PCLKC2_1 P9\n20 PB21A M8\n21 GND —\n22 GND —\n23 PB18B T8\n24 PB15B L8\n25 PB18A P8\n26 PB15A M6\n27 PB13A R7\n28 PB16B/PCLKC2_0 R8\n29 PB13B P7\n30 PB16A/PCLKT2_0 T7\n31 GND —\n32 GND —\n33 PB10B L7\n34 PB9B R6\n35 PB10A N6\n36 PB9A T5\n37 PB7B R4\n38 PB4A P4\n39 PB7A T3\n40 PB4B T4\n13 MachXO3 Starter Kit User Guide \nTable  7. Expansion Header Pin Information (J8)\nHeader Pin Number –6900C Function MachXO3 Ball\n1 VCCIO5 E4\n2 VCCIO3 M4\n3 PL9D H6\n4 PL25B N3\n5 PL25A M2\n6 PL22B/PCLKC3_0 M1\n7 PL22A/PCLKT3_0 L2\n8 PL19A L1\n9 PL19B L3\n10 PL19D L5\n11 GND —\n12 GND —\n13 PL19C K4\n14 PL12A/PCLKT4_0 J1\n15 PL15B K1\n16 PL15A J2\n17 PL12B/PCLKC4_0 J3\n18 PL11A H3\n19 PL10B H2\n20 PL11B H1\n21 GND —\n22 GND —\n23 PL9A G2\n24 PL10A G1\n25 PL6B/PCLKC5_0 F2\n26 PL8B F1\n27 PL4A/L_GPLLT_IN E2\n28 PL6A/PCLKT5_0 E1\n29 PL4D D2\n30 PL3B/L_GPLLC_FB D1\n31 GND —\n32 PL2D C2\n33 PL4C C1\n34 PL9B G3\n35 PL2C B1\n36 PL3A/L_GPLLT_FB D3\n37 PL4B/L_GPLLC_IN E3\n38 PL8A F3\n39 PL9C F5\n40 VCCIO4 H7,J7\n14 MachXO3 Starter Kit User Guide \nFigure  5. J3/J4 Header Landing Callout\nJ3 J4Top SideJ3 J4\n12 12\nVCCIO0 VCCIO0 VCCIO1 VCCIO1\nA13 C13 K12 K13\nF8 B12 M14 N14\nC12 E11 L14 N16\nE10 D10 M15 M16\nG N DG N D G N DG N D\nF9 C10 L15 L16\nE8 E9 K14 K16\nE7 D8 K15 J14\nD7 C7 H14 J15\nGND GND GND GND\nC5 D6 J16 H15\nE6 C4 H16 G15\nA10 F7 G16 F15\nD9 B9 F16 E15\nGND GND GND GND\nB6 B7 E16 E14\nB5 A5 D16 C15\nB4 A4 D14 F14\nGND A3 G14 B16\n39 40 39 40\nFigure 6. J6/J8 Header Landing Callout\nJ6 J8 Top SideJ6 J8\n12 12\nVCCIO2 VCCIO2 VCCIO5 VCCIO3\nT12 T14 H6 N3\nR11 R13 M2 M1\nT11 M11 L2 L1\nP11 N10 L3 L5\nG N DG N D G N DG N D\nT10 P10 K4 J1\nR9 R10 K1 J2\nT9 N9 J3 H3\nP9 M8 H2 H1\nG N DG N D G N DG N D\nT8 L8 G2 G1\nP8 M6 F2 F1\nR7 R8 E2 E1\nP7 T7 D2 D1\nGND GND GND C2\nL7 R6 C1 G3\nN6 T5 B1 D3\nR4 P4 E3 F3\nT3 T4 F5 VCCIO4\n39 40 39 40\n15 MachXO3 Starter Kit User Guide \nFigure  7. J1 Header Landing and LED Array Callout\nLCMXO2-7000HE\n4TG144CD9 LED0\nD8 LED1\nD7 LED2\nD6 LED3\nD5 LED4D4 LED5\nD3 LED6D2 LED7H11LED NetLED Array\nMachXO3L\nBall\nJ13\nJ11\nL12\nK11\nL13\nN15\nP16\nTop SideTCK\nGND\nTMS\nnc\nnc\nTDI\nTDO\nVCCIO08\n1J1\n J1\nJ7D9\nD2\nDIP_SW1\nDIP_SW4MCLK\nSISPI\nSPISO\nSN\nSCL\nSDA6\n1J7\nDIP_SW1\nDIP_SW2\nDIP_SW3\nDIP_SW4N2NetMachXO3L\nBall\nP1\nM3\nN1SW2\nMachXO3 FPGA\nThe LCMXO3L/LF-6900C-5BG256C is a 256-ball caBGA package FPGA device which provides up to 206 usable \nI\n/Os in a 14 mm x 14 mm package. 150 I/Os are accessible from the board headers, switches and LEDs.\nTable  8. MachXO3 FPGA Interface Reference\nItem Description\nReference Designators U5\nPart NumberLCMXO3L-6900C-5BG256C (NVCM) or \uf020\nLCMXO3LF-6900C-5BG256C (Flash)\nManufacturer Lattice Semiconductor\nWeb Site www.latticesemi.com\nProgramming Interface Circuits\nFor power and programming an FTDI USB UART/FIFO IC converter provides a communication interface between a \nPC \nhost and the JTAG programming chain of the Starter Ki t. The USB 5 V supply is also used as a source for the \n3.3 V supply rail. A USB mini-B socket is provided for the USB connector cable.\nTable  9. USB/JTAG Interface Reference\nItem Description\nReference Designators U1\nPart Number FT2232HL\nManufacturer Future Technology Devices International (FTDI)\nWeb Site www.ftdichip.com\n16 MachXO3 Starter Kit User Guide \nTable  10. JTAG Programming Pin Information\nDescription MachXO3 Pin\nTest Data Output C6:TDO\nTest Data Input A6:TDI\nTest Mode Select B8:TMS\nTest Clock A7:TCK\nTable  11. SPI Programming Pin Information\nDescription MachXO3 Pin\nMaster Clock/Config Clock P6:MCLK/CCLK\nSerial Data Input P13: SI/SISPI\nSerial Data Output T6: SO/SPISO\nSPI Slave Select R12: SN\nTable  12. I2C Programming Pin Information\nDescription MachXO3 Pin\nSerial Data C9:SDA\nSerial Clock A9:SCL\nLEDs\nA blue LED (D1) is used to indicate USB 5V power. Eight r ed LEDs are driven by I/O pins of the MachXO3 device.\nTable  13. Power and User LEDs Reference\nItem Description\nReference DesignatorsRed LEDs (D2, D3, D4, D5, D6, D7, D8, D9)\nBlue LEDs (D1)\nPart NumberLTST-C190KRKT (D2-D9) \nLTST-C190TBKT (D1)\nManufacturer Lite-On It Corporation\nWeb Site www.liteonit.com\nPower Supply\n3.3 V and 1.2 V power supply rails are converted from the USB 5 V interface when the board is connected to a host \nPC. \nTest Points\nIn order to check the various voltage levels used, test points are provided:\n\x81 TP1: +3.3 V\n\x81\nTP2: +1.2 V\n\x81 TP3: GND\nUSB Programming and Debug Interface \nThe USB mini-B socket of the Starter Kit serves as the programming and debug interface.\nJTAG Programming : For JTAG programming, a preprogrammed USB PHY peripheral controller is provided on the \nStarter Kit to serve as the programming interface to the MachXO3 FPGA. \nProgramming requires the Lattice Diamond or ispVM System software.\n17 MachXO3 Starter Kit User Guide \nTable  14. USB Interface Reference\nItem Description\nReference Designators U1\nPart Number FT2232HL\nManufacturer Future Technology Devices International (FTDI)\nWeb Site www.ftdichip.com\nBoard Modifications\nThis section describes modifications to the board to change or add functionality.\nBypassing the USB Pr ogrammin g Interface\nThe USB programming interface circuit ( USB Programming and Debug Interface  section) may be optionally \nbypassed by removing the 0 Ohm re sist ors: R4, R5, R6, R7 (See Appendix A. Schematics , Sheet 2 of 8). Header \nlanding J1 provides JTAG signal access for jumper wires or a 1 x 8 pin header.Applying External Power\nThe Starter Kit is powered by the circuit of Schematic Sheet 3 of 8 based on the 5 V USB power source. Y ou may \nd\nisconnect this power source by removing the 0 Ohm resistors: R35 (VCC_1.2 V) and R42 (VCC_3.3 V). Power \nconnections are available from the test points, TP1 (+3.3 V) and TP2 (+1.2 V). \nMeasuring Bank and Core Power\nTest points (TP1, TP2) provide access to power suppl ies of t he MachXO3 FPGA. Inline 1 Ohm resistors: R31 \n(VCCIO0, +3.3 V, Bank 0), R25 (VCCIO1, +3.3 V, Bank 1), R37 (VCCIO2, +3.3 V, Bank 2), R32 (VCCIO3, +3.3 V, \nBank 3), R26 (VCCIO4, +3.3 V, Bank 4), R38 (VCCIO5, +3.3 V, Bank 5), R24 (VCC core, +1.2 V) can be used to mea -\nsure current for the power supplies. \nMechanical Specifications\nDimensions: 3 in. [L] x 3 in. [W] x 1/2 in. [H]\nEnvironmental Requirements\nThe evaluation board must be stored between –40° C and 100° C. The recommended operating temperature is \nbetween 0° C and 90° C.\nThe board can be damaged without proper anti-static handling.\nGlossary\nFPGA : Field Programmable Gate Array\nDIP: Dual in-line pac kage\nLED:  Light Emitting Diode.\nLUT: Lo ok Up Table\nPCB: Pr inted Circuit Board\nRoHS: Rest riction of Hazardous Substances Directive\nUSB: Univ ersal Serial Bus\nWDT :  Watchdog Timer\n18 MachXO3 Starter Kit User Guide \nTroubleshooting\nUse the tips in this section to diagnose problems with the Starter Kit. \nLEDs Do Not Flash\nIf power is applied but the board does not flash according to the preprogrammed counter demonstration then it is \nlikely the board has been reprogrammed with a new design. Follow the directions in the Demonstration Design  sec-\ntion to restore the factory default.\nUSB Cable Not Detected\nIf Lattice Diamond Programmer or ispVM System does not recognize the USB cable after installing the Lattice USB port drivers and rebooting, the incorrect USB driver may have been installed. This usually occurs if you attach the board to your PC prior to insta lling the Lattice-supplied USB driver.\nTo access the Troubleshooting the USB Driver Installation Guide :\nFor Diamond software and standalone Diamond Programmer:\n1. Start Diamond or Diamond Programmer and choose Help .\n2. Search for USB driver  or Troubleshooting , then select the Troubleshooting the USB Driver  topic.\n3. Follow the directions to install the Lattice USB driver.\nFor ispVM:\n1. Start ispVM System and choose Options > Cable and I/O Port Setup .\uf020\nThe Cable and I/O Port Setup Dialog appears.\n2. Click the Troubleshooting the USB Driver Installation Guide  link.\uf020\nThe Troubleshooting the USB Driver Installation Guide  document appears in your system’s PDF file reader.\n3. Follow the directions to install the Lattice USB driver.\nAn alternate failure mode can occur when the user design  assigns an output signal to the FPGA package pin C8 \nwhich is connected the oscillator (X1)  output signal "12 MHz". This can oc cur unintentionally wh en the Placer ran -\ndomly assigns unconstrained outputs. In this case, the cont ention squelches the FTDI device (U1) clock input, ren -\ndering it unable to communicate. To eliminate the contention, remove the re sistor R23. This will restore the FTDI \ndevice operation and allow the erasure of the offending FPGA image. Resistor R23 should be reinstalled if an external clock source is desired.\nDetermine the Source of a Pre-Programmed Device\nIf the Starter Kit has been reprogrammed, the original demo design can be restored. To restore the board to the factory default, see the \nDownload Demo Designs  section for details on downloading and reprogramming the \ndevice.\n19 MachXO3 Starter Kit User Guide \nOrdering Information\nDescription Ordering Part NumberChina RoHS Environment-Friendly \nU\nse Period (EFUP)\nMachXO3L Starter Kit LCMXO3L-6900C-S-EVN\nMachXO3LF Starter Kit LCMXO3LF-6900C-S-EVN\nTechnical Support Assistance\nSubmit a technical support case via www.latticesemi.com/techsupport .\nRevision History\nDate Version Change Summary\nMarch 2016 1.2 Updated Demonstration Design  section. Indicated external Serial Flash \nMemory (SPAN-SION S25FL204K or S25FL208K).\nUpdated Run the Demonstration Design  section. Corrected the link to \nthe FTDI Chip USB Hardware Drivers in the procedure for loading the \nFTDI chip USB hardw\nare drivers via the stand-alone package on a Win -\ndows system.\nUpdated Programming a Demo Design with the Lattice Diamond Pro -\ngrammer  section. Modified Device in step 10 of the procedure for pro -\ngramming MachXO3 device.\nUpdated Expansion Header Landings  section. Revised Figure  7, J1 \nHeader Landing and LED Array Callout to correct DIPSW ball callouts.Updated Download Demo Designs  section. Corrected links in the proce -\ndure for downloading demo designs.\nUpdated Appendix B. Bill of Materials  section. Modified item 40 Span -\nsion MFG Pin in Table  15, MachXO3 Starter Kit Bill of Materials.\nMay 2015 1.1 Changed document title to MachXO3 Starter Kit User Guide\nChanged instances of MachXO3L to MachXO3.\nIndicated MachXO3L and/or MachXO 3LF d\n evices and board versions.\nIndicated MachXO3 NVCM and/or Flash based devices.\nUpdated Technical Support Assistance section.\nNovember 2014 1.0 Initial release.\n© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as \nlisted at www.latticesemi.com/legal . All other brand or product names are trademarks or registered trademarks of \ntheir respective holders. The specif icat ions and information herein are subject to change without notice.\n20 MachXO3 Starter Kit User Guide \nAppendix A. Schematics\nFigure 8. Block Diagram\n5\n54\n43\n32\n21\n1D D\nC C\nB B\nA AUSB\nCONNECTORUSB to \nJTAG / RS232\nPower from USB 5V5 -KN A B 1- K N A BBANK-4 BANK-2BANK-0LCMXO3L/LF-6900C-5BG256C\nJTAG_I/FHEADER\nHEADERI/O\'SI2C\nI/O\'SI/O\'S\nI/O\'SHEADER\nI/O\'S\nI/O\'S\nBANK-3\nHEADER\nRS232_I/F\nLEDS (1-8)SPI FLASH\nHEADERSPI\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 1MACHXO3 Starter Kit - BLOCK DIAGRAM\nMACHXO3 Starter Kit - LCMXO3-6900CA\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 1MACHXO3 Starter Kit - BLOCK DIAGRAM\nA\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 1MACHXO3 Starter Kit - BLOCK DIAGRAM\nA\n21 MachXO3 Starter Kit User Guide \nFigure  9. USB Interface to JTAG\n5\n54\n43\n32\n21\n1D D\nC C\nB B\nA AFOR FUTURE RS232 FUNCTION\nFOR FUTURE I2C FUNCTIONTDO\nTDI\nTMS\nTCK\nFT_EECS\nFT_EECLK\nFT_EEDATAVCC1_8FTVCC1_8FT+3.3V\n+3.3VVCCIO0\n+3.3V\n+3.3V\n+3.3V+3.3V\n+3.3VTCK Sheet[4]\nTDI Sheet[4]\nRS232_Rx_TTL Sheet[4]\nRS232_Tx_TTL Sheet[4]\nRTSn Sheet[4]\nDTRn Sheet[4]CTSn Sheet[4]\nDSRn Sheet[4]\nDCDn Sheet[4]TDO Sheet[4]\nTMS Sheet[4]\nDM Sheet[3]\nDP Sheet[3]\n12MHZ Sheet[4]RI Sheet[4]\nFTDI_SCL Sheet[6]\nFTDI_SDA Sheet[6]\nUSB_I2C_EN Sheet[6]\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 2USB to JTAG I/F\nMACHXO3 Starter Kit -  LCMXO3-6900CA\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 2USB to JTAG I/F\nA\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 2USB to JTAG I/F\nAR27 0 DNIC4\n0.1uF\nR15 0 DNI\nX1\n12MHZ1133\nG12G24\nFTDI High-Speed USB\n          FT2232HFT2232HLU1\nVREGIN50\nVREGOUT49\nDM7\nDP8\nREF6RESET#14\nEECS63\nEECLK62\nEEDATA61\nOSCI2\nOSCO3\nTEST13ADBUS016\nADBUS117\nADBUS218\nADBUS319VPHY4\nVPLL9\nVCORE12\nVCORE37\nVCORE64\nVCCIO20\nVCCIO31\nVCCIO42\nVCCIO56AGND10\nGND1\nGND5\nGND11\nGND15\nGND25\nGND35\nGND47\nGND51PWREN#60\nSUSPEND#36ADBUS421\nADBUS522\nADBUS623\nADBUS724\nACBUS026\nACBUS127\nACBUS228\nACBUS329\nACBUS430\nACBUS532\nACBUS633\nACBUS734\nBDBUS038\nBDBUS139\nBDBUS240\nBDBUS341\nBDBUS443\nBDBUS544\nBDBUS645\nBDBUS746\nBCBUS048\nBCBUS152\nBCBUS253\nBCBUS354\nBCBUS455\nBCBUS557\nBCBUS658\nBCBUS759\nC11\n0.1uFR21 0 DNI\nR62 0 DNIR2\n4.7K\nC7\n0.1uF\nC140.1uFR6 0\nR12\n10K\nR82 0 DNIL2\n600ohm 500mA1 2\nC5\n10uFR8\n2.2K\nR16 0 DNIC3\n4.7uF1 2\nR4 0J1\nHeader 1x8\nDNI11\n22\n33\n44\n55\n66\n77\n88\nC9\n18pFR19 12KC1\n4.7uF1 2R1\n4.7KL1\n600ohm 500mA1 2\nC8\n18pFR17 0 DNIR3\n4.7K\nR11\n10K\n93LC56C-I/SNU2\nCS1\nCLK2\nDI3\nDO4VSS5ORG6NU7VCC8R14 0 DNIC2\n0.1uF\nC12\n0.1uFR22 0 DNI\nR23 0R18 0 DNIR10 12K\nC10\n0.1uFR7 0\nC60.1uF\nR13\n10KR5 0\nC13\n0.1uFR20 0 DNIR9 2.2K\n22 MachXO3 Starter Kit User Guide \nFigure  10. FPGA\n5\n54\n43\n32\n21\n1D D\nC C\nB B\nA ANOTE : Boot from external SPI Flash (U6)\nrequires VCCIO2 set to 3.3V.  Use cautionwhen setting VCCIO2 to any other voltage.VBUS_5V\n+3.3V\n+1.2VVBUS_5V+3.3V VCCIO0\n+1.2V\n+3.3V VCCIO3\n+1.2V+3.3V VCCIO1\n+1.2V\n+3.3V VCCIO4\n+1.2V+3.3V VCCIO2\n+1.2V\n+3.3V VCCIO5\n+1.2V+3.3V VCC_CORE\n+3.3VVCCIO3 VCCIO4 VCCIO5VCC_CORE VCCIO0 VCCIO1 VCCIO2\n+3.3V +1.2V+1.2V\nDM Sheet[2]\nDP Sheet[2]\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 3POWER REGULATORS\nMACHXO3 Starter Kit -  LCMXO3-6900CA\nDate: ofTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\n12-SEP-14B1.0\n8 3POWER REGULATORS\nATitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\n12-SEP-14B1.0POWER REGULATORS\nAR42 0R26 1TP6\n1L3\n600ohm 500mA 1 2R31 1\nL4\n600ohm 500mA1 2\nC18\n22uFC62\n1uFR37 1\nC20\n22uF\nTP9\n1TP7\n1\nR29 1\nDNI\nTP1\n1U4\nNCP1117GND\n1IN3OUT2\nTAB4\nC17\n10uFL5\n600ohm 500mA1 2\nTP10\n1D1\nBlue1 2R33 1\nDNI\nTP8\n1R86 1\nDNIR39 1\nDNI\nC21\n0.1uF\nTP3\n1C15\n0.1uF\nTP5\n1\nTP11\n1R32 1\nTP2\n1R25 1\nC64\n0.01uFU3FAN1112GND1Output2Input3\nTab4J2\nSKT_MINIUSB_B_RAVCC1\nD-2\nD+3\nID4\nGND5\nR41\n1K\nC61\n10uFR38 1C16 0.1uF\nR35 0C1910uF\nC63\n0.1uFR30 0\nR34 1\nDNI\nR36\n100R28 1\nDNIR24 1\nR40 1\nDNI\n23 MachXO3 Starter Kit User Guide \nFigure  11. FPGA\n5\n54\n43\n32\n21\n1D D\nC C\nB B\nA ANOTE : MAKE PWR TRACES\nCAPABLE OF 1A\nIO_C4\nIO_B5\nCREST\nIO_A4\nIO_C5\nIO_A5\nIO_B6\nIO_B4IO_A3\nIO_E7IO_D6\nTDO\nTDI\nIO_B7\nIO_C7\nIO_E6\nIO_D7\nIO_F7\nTCKIO_E8\n12MHZTMS\nIO_D8\nIO_E9IO_F8\nIO_D9\nIO_B9\nIO_A10\nIO_F9\nIO_D10IO_E11\nJTAGENBIO_E10\nRS232_Rx_TTL\nRS232_Tx_TTL\nRTSn\nDTRn\nCTSn\nDSRn\nINITN\nDONE\nCRESTIO_C12RIDCDn\nIO_B12IO_B4IO_B5IO_B6IO_A10\nIO_D9IO_E6IO_C5IO_D7IO_E7IO_F9\nIO_E8IO_E10IO_C12INITN\nIO_F8\nIO_A5IO_B7IO_F7\nIO_B9IO_C4IO_D6IO_D8\nIO_C7JTAGENB\nIO_E9IO_E11\nIO_D10DONE\nIO_B12\nPROGRAMN\nIO_A3IO_A4SCL_1\nSDA_1\nVCCIO0 VCCIO0VCCIO0 VCCIO0\nVCCIO0VCCIO0\nTMS Sheet[2]TCK Sheet[2]TDO Sheet[2]\nTDI Sheet[2]\nCTSn Sheet[2]RS232_Rx_TTL Sheet[2]\nRTSn Sheet[2]\nDTRn Sheet[2]\nDSRn Sheet[2]\nDCDn Sheet[2]\nRI Sheet[2]RS232_Tx_TTL Sheet[2]\n12MHZ Sheet[2]SDA Sheet[6]SCL Sheet[6]\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 4BANK0 I/0\nMACHXO3 Starter Kit -  LCMXO3-6900CA\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 4BANK0 I/0\nA\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 4BANK0 I/0\nAC25\n0.1uFJ3\nHeader 2x202\n4\n6\n8\n10\n12\n14\n16\n18\n20\n22\n24\n26\n28\n30\n32\n34\n36\n38\n401\n3\n5\n7\n9\n11\n13\n15\n17\n19\n21\n23\n25\n27\n29\n31\n33\n35\n37\n39C66\n150pF\nDNI\nC24\n0.1uFC23\n0.1uFC65\n150pF\nDNI\nTP4\n1\nC22\n0.01uFR44\n2K\nR87 49.9\nC27\n0.1uFSW1\nSYS_RST* = TRUE LVDS OutputBANK0\n1K-2K/4K/7K || 2nd_Fn.\nLCMXO3L-6900C-5BG256CU5A\nVCCIO0/VCCIO0/VCCIO0D5\nVCCIO0/VCCIO0/VCCIO0D12VCCIO0/VCCIO0/VCCIO0G8\nVCCIO0/VCCIO0/VCCIO0G9PT9A*/PT9A*/PT9A*C4\nPT9B*/PT9B*/PT9B*B5\nPT9C/PT9C/PT9CB3\nPT10A*/PT10A*/PT10A*A4\nPT10B*/PT10B*/PT10B*C5\nPT11A*/PT11A*/PT11A*A5\nPT11B*/PT11B*/PT11B*B6\nPT11C/PT12A*/PT12A*A3\nPT11D/PT12B*/PT12B*B4\nPT12A*/PT13A*/PT14A*D6\nPT12B*/PT13B*/PT14B*E7\nPT12C/PT13C/PT14C || TDOC6\nPT12D/PT13D/PT14D || TDIA6\nPT13A*/PT14A*/PT15A*B7\nPT13B*/PT14B*/PT15B*C7\nPT13C/PT14C/PT16A*E6\nPT13D/PT14D/PT16B*D7\nPT16A*/PT15A*/PT17A*F7\nPT16B*/PT15B*/PT17B*E8\nPT16C/PT15C/PT17C || TCKA7\nPT16D/PT15D/PT17D || TMSB8\nPT17A*/PT18A*/PT18A* || PCLKT0_1C8\nPT17B*/PT18B*/PT18B* || PCLKC0_1A8\nPT17C/PT19A*/PT21A*D8\nPT17D/PT19B*/PT21B*E9PT18A*/PT20A*/PT22A*F8\nPT18B*/PT20B*/PT22B*D9\nPT18C/PT20C/PT22C || SCL/PCLKT0_0A9\nPT18D/PT20D/PT22D || SDA/PCLKC0_0C9\nPT19A*/PT21A*/PT25A*B9\nPT19B*/PT21B*/PT25B*A10\nPT19C/PT22A*/PT26A*F9\nPT19D/PT22B*/PT26B*E11\nPT20A*/PT23A*/PT27A*D10\nPT20B*/PT23B*/PT27B*E10\nPT20C/PT23C/PT27C || JTAGENBC10\nPT20D/PT23D/PT27D || PROGRAMNB10\nPT21A*/PT24A*/PT28A*A11\nPT21B*/PT24B*/PT28B*C11\nPT21C/PT24C/PT32A*F10\nPT21D/PT24D/PT32B*D11\nPT22A*/PT25A*/PT33A*B11\nPT22B*/PT25B*/PT33B*A12\nPT22C/PT26A*/PT34A*B13\nPT22D/PT26B*/PT34B*A14\nPT23A*/PT27A*/PT35A*C12\nPT23B*/PT27B*/PT35B*B12\nPT24A*/PT28A*/PT36A*B14\nPT24B*/PT28B*/PT36B*A15\nPT24C/PT28C/PT36C || INITNA13\nPT24D/PT28D/PT36D || DONEC13R88 49.9\nC280.1uFR89 150\nC26\n0.1uFR90 150R43\n2K\nR45\n4.7K\n24 MachXO3 Starter Kit User Guide \nFigure  12. Power LEDs\n5\n54\n43\n32\n21\n1D D\nC C\nB B\nA APROTOTYPE AREA\nFILL AVAILABLE AREANOTE : MAKE PWR TRACES\nCAPABLE OF 1A\nIO_C15\nIO_B16\nIO_J16\nIO_J14IO_D14\nIO_E15\nIO_D16\nIO_E14\nIO_E16\nIO_F15\nIO_F14\nIO_F16\nIO_G15\nIO_G14\nIO_G16\nIO_H15\nIO_H14\nIO_H16\nIO_J15\nIO_K16\nIO_N16\nIO_N14LED0\nLED1\nLED2\nLED3\nLED4\nLED5\nLED6\nLED7IO_K14\nIO_K15\nIO_L16\nIO_L14\nIO_K13\nIO_K12\nIO_L15\nIO_M16\nIO_M14\nIO_M15IO_K13\nIO_N14\nIO_N16\nIO_M16\nIO_L16\nIO_K16\nIO_J14\nIO_J15\nIO_H15\nIO_G15\nIO_F15\nIO_E15\nIO_E14\nIO_C15\nIO_F14\nIO_B16IO_L14\nIO_M15\nIO_L15\nIO_K14\nIO_K15\nIO_H14\nIO_J16\nIO_H16\nIO_G16\nIO_F16IO_K12\nIO_M14\nIO_E16\nIO_D16\nIO_D14\nIO_G14\nVCCIO1 VCCIO1VCCIO1 VCCIO1\nLED0 Sheet[8]\nLED1 Sheet[8]\nLED2 Sheet[8]\nLED3 Sheet[8]\nLED4 Sheet[8]\nLED5 Sheet[8]\nLED6 Sheet[8]\nLED7 Sheet[8]\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 5BANK1 I/O\nMACHXO3 Starter Kit -  LCMXO3-6900CA\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 5BANK1 I/O\nA\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 5BANK1 I/O\nAC34\n0.1uFC30\n0.1uFJ5\nProto Type Area, Holes on 0.1 inch Centers\nDNIProto Type Area1BANK1\nDQ1DQ0\n** = 2nd_Fn. applicable for 4K and 7K devices only.\n1K-2K/4K/7K || 2nd_Fn.\nLCMXO3L-6900C-5BG256CU5B\nPR10C/PR14C/PR17CJ11\nPR10D/PR14D/PR17DL12PR6A/PR9A/PR11A DQS0G16\nPR6B/PR9B/PR11B DQS0NH15\nPR12C/PR16C/PR21CK11\nPR12D/PR16D/PR21DL13PR7A/PR10A/PR12A || PCLKT1_0H14\nPR7B/PR10B/PR12B || PCLKC1_0H16\nPR13C/PR18C/PR23CN15\nPR13D/PR18D/PR23DP16\nPR14A/PR19A/PR24AN16\nPR14B/PR19B/PR24BN14PR14C/PR20C/PR25CP15\nPR14D/PR20D/PR25DR16\nPR13A/PR18A/PR23AM14\nPR13B/PR18B/PR23BM15PR12A/PR16A/PR21AL15\nPR12B/PR16B/PR21BM16PR11C/PR15C/PR19CK13\nPR11D/PR15D/PR19DK12PR11A/PR15A/PR18AL16\nPR11B/PR15B/PR18BL14PR10A/PR14A/PR17AK14\nPR10B/PR14B/PR17BK15PR9A/PR13A/PR16A DQS1J15\nPR9B/PR13B/PR16B DQS1NK16PR1A/PR2A/PR2A || R_GPLLT_FB**D14\nPR1B/PR2B/PR2B || R_GPLLC_FB**E15PR1C/PR2C/PR2CC15\nPR1D/PR2D/PR2DB16\nPR2A/PR3A/PR3A || R_GPLLT_IN**D16\nPR2B/PR3B/PR3B || R_GPLLC_IN**E14PR2C/PR4C/PR4CC16\nPR2D/PR4D/PR4DD15\nPR3C/PR5C/PR6CF13\nPR3D/PR5D/PR6DG12\nPR4C/PR6C/PR7CF12\nPR4D/PR6D/PR7DG13PR3A/PR5A/PR5AE16\nPR3B/PR5B/PR5BF15\nPR5C/PR8C/PR10CG11\nPR5D/PR8D/PR10DH12PR4A/PR6A/PR7AF14\nPR4B/PR6B/PR7BF16\nPR6C/PR9C/PR11CH13\nPR6D/PR9D/PR11DJ12\nPR7C/PR10C/PR15AJ16\nPR7D/PR10D/PR15BJ14\nPR9C/PR13C/PR16CH11\nPR9D/PR13D/PR16DJ13PR5A/PR8A/PR9AG15\nPR5B/PR8B/PR9BG14\nVCCIO1/VCCIO1/VCCIO1M13VCCIO1/VCCIO1/VCCIO1J10VCCIO1/VCCIO1/VCCIO1E13\nVCCIO1/VCCIO1/VCCIO1H10J4\nHeader 2x202\n4\n6\n8\n10\n12\n14\n16\n18\n20\n22\n24\n26\n28\n30\n32\n34\n36\n38\n401\n3\n5\n7\n9\n11\n13\n15\n17\n19\n21\n23\n25\n27\n29\n31\n33\n35\n37\n39\nC33\n0.1uFC32\n0.1uFC29\n0.01uFC31\n0.1uF\n25 MachXO3 Starter Kit User Guide \nFigure  13. Bank 2 I/O\n5\n54\n43\n32\n21\n1D D\nC C\nB B\nA ASPI FLASHNOTE : MAKE PWR TRACES\nCAPABLE OF 1A\nNOTE : PLACE SPI FLASH IN THE BOTTOM SIDENOTE : PLACE ALL THE LVDS DIFF TERMINATION\nRESISTORS IN TOP AND CLOSE TO U5\nNOTE : PLACE J7 NEAR J1NOTE : ROUTE J6 TRACES AS 100OHMS, LENGTH MATCHED\nDIFFERENTIAL PAIRSNOTE : PLACE R84,R81,R83,R85 CLOSE TO U5\nNOTE : PLACE TEST POINTS NEAR PIN 1 OF J7 AND THE SAME LINEIO_P4\nIO_T4\nCSSPIN\nIO_T3\nIO_R4\nIO_T5\nIO_R6\nIO_N6\nIO_L7\nSPISO\nIO_R7\nIO_P7\nIO_M6\nIO_L8\nIO_T7\nIO_R8\nIO_P8\nIO_T8IO_M8\nIO_N9\nIO_T9\nIO_P9\nIO_R9\nIO_T10\nIO_N10\nIO_M11\nIO_P10\nIO_R10\nIO_T11\nIO_P11\nIO_R13\nIO_T14\nIO_R11\nIO_T12\nSISPI\nCSSPINMCLK SPISO\nSISPI\nMCLKSNSNMCLK\nSPISO SISPIIO_M11\nIO_N10IO_T3\nIO_R4\nIO_P10\nIO_R10IO_T5\nIO_R6\nIO_N9\nIO_M8IO_N6\nIO_L7\nIO_L8\nIO_M6\nIO_R8\nIO_T7IO_M6\nIO_L8IO_R7\nIO_P7\nIO_R6\nIO_T5IO_T7\nIO_R8\nIO_P4\nIO_T4 IO_P8\nIO_T8IO_T12\nIO_R11\nIO_T11\nIO_P11\nIO_T10\nIO_R9\nIO_T9\nIO_P9\nIO_T8\nIO_P8\nIO_R7\nIO_P7\nIO_L7\nIO_N6\nIO_R4\nIO_T3\nIO_M8\nIO_N9\nIO_T9\nIO_P9\nIO_R9\nIO_T10\nIO_N10\nIO_M11\nIO_P10\nIO_R10\nIO_T11\nIO_P11\nIO_R13\nIO_T14\nIO_R11\nIO_T12IO_T14\nIO_R13IO_P4\nIO_T4\nSDA\nSCLFTDI_SDA\nFTDI_SCL+3.3VVCCIO2 VCCIO2VCCIO2 VCCIO2\nVCCIO2\nSCL Sheet[4]SDA Sheet[4]FTDI_SCL Sheet[2]FTDI_SDA Sheet[2]USB_I2C_EN Sheet[2]\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 6BANK2 I/O\nMACHXO3 Starter Kit -  LCMXO3-6900CA\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 6BANK2 I/O\nA\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 6BANK2 I/O\nAR67 0BANK2\n1K-2K/4K/7K || 2nd_Fn.\nLCMXO3L-6900C-5BG256CU5C\nPB9C/PB10C/PB13CM7\nPB9D/PB10D/PB13DN7\nPB11C/PB12A/PB15AM6\nPB11D/PB12B/PB15BL8\nPB11A/PB13A/PB16A || PCLKT2_0T7\nPB11B/PB13B/PB16B || PCLKC2_0R8\nPB12A/PB15A/PB18AP8\nPB12B/PB15B/PB18BT8\nPB12C/PB15C/PB18CN8\nPB12D/PB15D/PB18DL9PB16C/PB18A/PB21AM8\nPB16D/PB18B/PB21BN9\nPB16A/PB20A/PB23A || PCLKT2_1T9\nPB16B/PB20B/PB23B || PCLKC2_1P9\nPB18A/PB21A/PB26AR9\nPB18B/PB21B/PB26BT10\nPB18C/PB21C/PB26CM9\nPB18D/PB21D/PB26DL10\nPB19C/PB23C/PB28AN10\nPB19D/PB23D/PB28BM11\nPB19A/PB23A/PB29AP10\nPB19B/PB23B/PB29BR10\nPB21A/PB24A/PB31AT11\nPB21B/PB24B/PB31BP11\nPB21C/PB24C/PB31CM10\nPB21D/PB24D/PB31DN11\nPB22C/PB26A/PB34AR13\nPB22D/PB26B/PB34BT14\nPB22A/PB27A/PB35AR11\nPB22B/PB27B/PB35BT12\nPB24A/PB29A/PB37AP12\nPB24B/PB29B/PB37BT13\nPB25A/PB30A/PB38A || SNR12\nPB25B/PB30B/PB38B || SI/SISPIP13\nPB25C/PB30C/PB38CT15\nPB25D/PB30D/PB38DR14PB3A/PB3A/PB4AP4\nPB3B/PB3B/PB4BT4\nPB3C/PB3C/PB4CT2\nPB3D/PB3D/PB4DR3\nPB5A/PB4A/PB6A || CSSPINR5\nPB5B/PB4B/PB6BP5\nPB6C/PB6A/PB7AT3\nPB6D/PB6B/PB7BR4\nPB6A/PB7A/PB9AT5\nPB6B/PB7B/PB9BR6\nPB8C/PB9C/PB10AN6\nPB8D/PB9D/PB10BL7\nPB8A/PB9A/PB12A || MCLK/CCLKP6\nPB8B/PB9B/PB12B || SO/SPISOT6\nPB9A/PB10A/PB13AR7\nPB9B/PB10B/PB13BP7\nVCCIO2/VCCIO2/VCCIO2K8\nVCCIO2/VCCIO2/VCCIO2K9VCCIO2/VCCIO2/VCCIO2N12VCCIO2/VCCIO2/VCCIO2N5R80\n10KR81 0\nR53 100 DNI\nR61 100 DNI\nR65\n10KR56 100 DNI\nTP14 1\nR91 0 DNITP15 1\nU6\nS25FL204K0TMFI041CS1SDI5\nSCK6\nWP3\nHOLD7VCC8GND4SDO2C39\n0.1uFR84 0\nR63\n1KR57 100 DNIR48 100 DNI\nC35\n0.01uF\nR92 0 DNIJ7\nCON6DNI1\n2\n3\n4\n5\n6C37\n0.1uF\nR66\n10KC38\n0.1uFR58 100 DNIR50 100 DNI\nR85 0\nC36\n0.1uFJ6\nHeader 2x202\n4\n6\n8\n10\n12\n14\n16\n18\n20\n22\n24\n26\n28\n30\n32\n34\n36\n38\n401\n3\n5\n7\n9\n11\n13\n15\n17\n19\n21\n23\n25\n27\n29\n31\n33\n35\n37\n39R51 100 DNI\nTP13 1R54 100 DNI\nC40\n0.1uFR47 100 DNI\nR59 100 DNI\nTP12 1R64\n10KR83 0R49 100 DNI\nR52 100 DNI\nR55 100 DNI\nR60 100 DNI\nC41\n100nF\n10VR46 100 DNI\n26 MachXO3 Starter Kit User Guide \nFigure  14. Bank 3, 4, 5 I/O\n5\n54\n43\n32\n21\n1D D\nC C\nB B\nA AMAKE PWR TRACES\nCAPABLE OF 1A\nMAKE PWR TRACES\nCAPABLE OF 1APLACE THE RESISTORS IN THE TOPIO_L1\nIO_L3\nIO_K4\nIO_L5\nIO_L2\nIO_M1IO_M2\nIO_N3\nIO_G1\nIO_H2\nIO_H3\nIO_H1\nIO_J1\nIO_J3IO_J2\nIO_K1IO_B1\nIO_C2\nIO_D3\nIO_D1\nIO_E2\nIO_E3\nIO_C1\nIO_D2\nIO_E1\nIO_F2IO_F3\nIO_F1\nIO_G2\nIO_G3\nIO_F5\nIO_H6DIP_SW1\nDIP_SW2\nDIP_SW3\nDIP_SW4\nDIP_SW1\nDIP_SW2\nDIP_SW3\nDIP_SW4IO_N3\nIO_M1\nIO_L1\nIO_L5\nIO_J1\nIO_J2\nIO_H3\nIO_H1\nIO_G1\nIO_F1\nIO_E1\nIO_D1\nIO_C2\nIO_G3\nIO_D3\nIO_F3IO_H6\nIO_M2\nIO_L2\nIO_L3\nIO_K4\nIO_K1\nIO_J3\nIO_H2\nIO_G2\nIO_F2\nIO_E2\nIO_D2\nIO_C1\nIO_B1\nIO_E3\nIO_F5VCCIO3\nVCCIO4VCCIO5\nVCCIO3 VCCIO5\nVCCIO4VCCIO3\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 7BANK3,4,5 I/O\nMACHXO3 Starter Kit -  LCMXO3-6900CA\nofB1.0\n8 7AB1.0\nAC45\n0.1uFC42\n0.1uF\nSW2\nSW-DIP411\n22\n33\n4455667788R68\n4.7KC47\n0.1uFC44\n0.1uF\nC49\n0.1uFJ8\nHeader 2x202\n4\n6\n8\n10\n12\n14\n16\n18\n20\n22\n24\n26\n28\n30\n32\n34\n36\n38\n401\n3\n5\n7\n9\n11\n13\n15\n17\n19\n21\n23\n25\n27\n29\n31\n33\n35\n37\n39C48\n0.1uFR71\n4.7KBANK4\n1K-2K/4K/7K || 2nd_Fn.\nLCMXO3L-6900C-5BG256CU5E\nPL6A/PL9A/PL10AG1\nPL6B/PL9B/PL10BH2\nPL6C/PL9C/PL10CH4\nPL6D/PL9D/PL10DJ6\nPL7A/PL10A/PL11AH3\nPL7B/PL10B/PL11BH1\nPL7C/PL10C/PL12A || PCLKT4_0J1\nPL7D/PL10D/PL12B || PCLKC4_0J3PL10C/PL14C/PL16CJ5\nPL10D/PL14D/PL16DK6\nPL10A/PL14A/PL17AK3\nPL10B/PL14B/PL17BK2PL9A/PL13A/PL15AJ2\nPL9B/PL13B/PL15BK1\nPL9C/PL13C/PL15CH5\nPL9D/PL13D/PL15DJ4\nVCCIO4/VCCIO4/VCCIO4H7\nVCCIO4/VCCIO4/VCCIO4J7\nC50\n0.1uFR694.7KBANK3\n1K-2K/4K/7K || 2nd_Fn.\nLCMXO3L-6900C-5BG256CU5D\nPL11A/PL16A/PL19AL1\nPL11B/PL16B/PL19BL3\nPL11C/PL16C/PL19CK4\nPL11D/PL16D/PL19DL5\nPL12C/PL17C/PL21CK5\nPL12D/PL17D/PL21DL4\nPL12A/PL17A/PL22A || PCLKT3_0L2\nPL12B/PL17B/PL22B || PCLKC3_0M1PL14A/PL20A/PL25AM2\nPL14B/PL20B/PL25BN3\nPL14C/PL20C/PL25CR1\nPL14D/PL20D/PL25DP2\nVCCIO3/VCCIO3/VCCIO3M4PL13C/PL18C/PL23CN2\nPL13D/PL18D/PL23DP1\nPL13A/PL19A/PL24AM3\nPL13B/PL19B/PL24BN1BANK5\n1K-2K/4K/7K || 2nd_Fn.\nLCMXO3L-6900C-5BG256CU5F\nPL1C/PL2C/PL2CB1\nPL1D/PL2D/PL2DC2\nPL1A/PL3A/PL3A || L_GPLLT_FBD3\nPL1B/PL3B/PL3B || L_GPLLC_FBD1\nPL2A/PL4A/PL4A || L_GPLLT_INE2\nPL2B/PL4B/PL4B || L_GPLLC_INE3\nPL2C/PL4C/PL4CC1\nPL2D/PL4D/PL4DD2\nPL3A/PL6A/PL6A || PCLKT5_0E1\nPL3B/PL6B/PL6B || PCLKC5_0F2\nPL3C/PL6C/PL6CF4\nPL3D/PL6D/PL6DG6PL5A/PL8A/PL9AG2\nPL5B/PL8B/PL9BG3\nPL5C/PL8C/PL9CF5\nPL5D/PL8D/PL9DH6\nVCCIO5/VCCIO5/VCCIO5E4PL4C/PL7C/PL7CG5\nPL4D/PL7D/PL7DG4\nPL4A/PL7A/PL8AF3\nPL4B/PL7B/PL8BF1\nR704.7KC46\n0.1uFC43\n0.1uF\n27 MachXO3 Starter Kit User Guide \nFigure  15. Power Decoupling and LEDs\n5\n54\n43\n32\n21\n1D D\nC C\nB B\nA ALEDs\nLAYOUT LEDs IN A SINGLE ROW\nPLACE DECOUPLING CAPACITORS CLOSE TO THE U5 POWER PINSNote : LEDs are controlled by XO3L I/O Bank 1.  When \nVCCIO1 is set to a voltage less than 3.3V, observe all I/O\noverdrive requirements.  Refer to Lattice TN1280 \n"MachXO3 sysIO Usage Guide" for more information.VCC_CORE\nVCC_CORE+3.3V\nLED0 Sheet[5]LED1 Sheet[5]LED2 Sheet[5]LED3 Sheet[5]LED4 Sheet[5]LED5 Sheet[5]LED6 Sheet[5]LED7 Sheet[5]\nDate:Size Schematic Rev\nof SheetTitleLattice Semiconductor Applications\nEmail: techsupport@Latticesemi.com\nPhone (503) 268-8001 -or- (800) LATTICE\nBoard RevProject\n12-SEP-14B1.0\n8 8POWER DECOUPLING AND LED\'S\nMACHXO3 Starter Kit -  LCMXO3-6900CA\nDate:Size\nof SheetTitle\nProject\n12-SEP-14B1.0\n8 8A\nDate:Size\nof SheetTitle\nProject\n12-SEP-14B1.0\n8 8AC53\n0.1uFD5\nRed1 2R75\n1K\nC60\n0.01uFC57\n0.01uF1K-2K/4K/7K\nLCMXO3L-6900C-5BG256CU5G\nGND/GND/GNDB2\nGND/GND/GNDB15\nGND/GND/GNDC3\nGND/GND/GNDC14\nGND/GND/GNDD4\nGND/GND/GNDD13\nGND/GND/GNDE5\nGND/GND/GNDE12\nGND/GND/GNDF6\nGND/GND/GNDF11\nGND/GND/GNDH8\nGND/GND/GNDH9\nGND/GND/GNDJ8\nGND/GND/GNDJ9\nGND/GND/GNDL6\nGND/GND/GNDL11\nGND/GND/GNDM5\nGND/GND/GNDM12\nGND/GND/GNDN4\nGND/GND/GNDN13\nGND/GND/GNDP3\nGND/GND/GNDP14\nGND/GND/GNDR2\nGND/GND/GNDR15NC/NC/NCA2VCC/VCC/VCCT16VCC/VCC/VCCT1VCC/VCC/VCCK10VCC/VCC/VCCK7VCC/VCC/VCCG10VCC/VCC/VCCG7VCC/VCC/VCCA16VCC/VCC/VCCA1\nC54\n0.1uFD6\nRed1 2R73\n1K\nC58\n0.1uFC55\n0.1uFR78\n1K\nD7\nRed1 2\nC59\n0.1uFC560.1uFD8\nRed1 2R72\n1KR76\n1K\nD2\nRed1 2R74\n1K\nC52\n1uFD3\nRed1 2R79\n1K\nD9\nRed1 2D4Red1 2R77\n1K\nC51\n10uF\n28 MachXO3 Starter Kit User Guide \nAppendix B. Bill of Materials\nTable  15. MachXO3 Starter Kit Bill of Materials  \nItem Quantity Reference Value Manufacturer MFG Pin\n1 2 C1,C3 4.7 uF Panasonic ECJ-1VB0J475K\n2 44 C2,C4,C6,C7,C10,C11,C12,C13,C14\n,C15,C16,C21,C23,C24,C25,C26,C27,C28,C30,C31,C32,C33,C34,C36,C\n37,C38,C39,C40,C42,C43,C44,C45,\nC46,C47,C48,C49,C50,C53,C54,\n\uf020\nC55,C56,C58,C59,C630.1 uF Kemet C0402C104K4RACTU\n3 5 C5,C17,C19,C51,C61 10 uF Taiyo Yuden LMK107BJ106MALTD\n4 2 C8,C9 18 pF Kemet C0402C180K3GACTU\n5 2 C18,C20 22 uF Taiyo Yuden LMK212BJ226MG-T\n6 6 C22,C29,C35,C57,C60,C64 0.01 uF Kemet C0402C103J4RACTU\n7 1 C41 100 nF Murata GRM155R61A104KA01D\n8 2 C52,C62 1 uF Kemet C0402C105K9PACTU\n9 2 C65,C66 150 pF Kemet C0402C104K4RACTU\n10 1 D1 Blue LITE-On INC LTST-C190TBKT\n11 8 D2,D3,D4,D5,D6,D7,D8,D9 Red LITE-On INC LTST-C190KRKT\n12 1 J1 Header 1 x 8 Molex 0022284081\n13 1 J2 Mini USB-B Neltron 5075BMR-05-SM-CR\n14 4 J3,J4,J6,J8 Header 2 x 20 Samtec TSW-120-07-G-D\n16 1 J7 Header 1 x 6 Samtec TSW-106-07-F-S-ND\n17 5 L1,L2,L3,L4,L5 600 Ohm \uf020\n500 mAMurata BLM18AG601SN1D\n18 8 R1,R2,R3,R45,R68,R69,R70,R71 4.7 K Vishay CRCW06034K70FKEA\n19 13 R4,R5,R6,R7,R23,R30,R35,R42,R67\n,R81,R83, R84,R850 Yageo RC0603JR-070RL\n20 2 R8,R9 2.2 K Vishay CRCW06032K20FKEA\n21 2 R10,R19 12 K Yageo RC0603FR-0712KL\n22 7 R11,R12,R13,R64,R65,R66,R80 10 K Stackpole Electronics Inc RMCF0603JT10K0\n23 13 R14,R15,R16,R17,R18,R20,R21,R22,R27,R62, R82,R91,R92 0 Yageo RC0603JR-070RL\n24 7 R24,R25,R26,R31,R32,R37,R38 1 Vishay CRCW06031R00JNEAHP\n25 7 R28,R29,R33,R34,R39,R40,R86 1 Vishay CRCW06031R00JNEAHP\n26 1 R36 100 Yageo RC0603FR-07100RL\n27 10 R41,R63,R72,R73,R74,R75,R76,R77,R78,R79 1 K Yageo RC0603FR-071KL\n28 2 R43,R44 2 K Vishay CRCW06032K00JNEA\n29 16 R46,R47,R48,R49,R50,R51,R52,R5\n3,R54,R55,R56,R57,R58,R59,R60, \uf020\nR61100 Yageo RC0402FR07100RL\n30 2 R87,R88 49.9 Vishay CRCW060349R9FKEA\n31 2 R89,R90 150 Vishay CRCW0603150RJNEA\n32 1 SW1 E-Switch TL1015AF160QG\n33 1 SW2 DIP CTS Electrocomponents 195-4MST\n35 1 U1 FTDI FT2232HL\n36 1 U2 Microchip 93LC56C-I/SN\n37 1 U3 Fairchild Semi FAN1112SX\n29 MachXO3 Starter Kit User Guide \n38 1 U4 On Semi NCP1117ST33T3G\n39 1 U5 Lattice Semiconductor LCMXO3L-6900C-\n5BG256C or LCMXO3LF-\n6900C-5BG256C \n40 1 U6 Spansion S25FL204K0TMFI041 \n(early builds) or \nS25FL208K0RMFI041 (later builds)\n41 1 X1 12 MHz TXC 7M-12.000MAAJ-TTable 15. MachXO3 Starter Kit Bill of Materials (Continued)\nItem Quantity Reference Val ue Manufacturer MFG Pin\n'}]
!==============================================================================!
### Component Summary: LCMXO3LF-6900C-S-EVN

#### Key Specifications:
- **Voltage Ratings**: 
  - Core Voltage: 1.2 V
  - I/O Voltage: 3.3 V
- **Current Ratings**: 
  - Maximum I/O Current: 20 mA per pin
- **Power Consumption**: 
  - Active Power: 0.5 W (typical)
  - Static Power: 0.1 W (typical)
- **Operating Temperature Range**: 
  - -40°C to 100°C (storage)
  - 0°C to 90°C (operating)
- **Package Type**: 
  - 256-ball caBGA (14 mm x 14 mm)
- **Special Features**: 
  - Embedded Non-Volatile Flash technology for instant-on operation
  - Two PLLs and 256 kbit of embedded RAM
  - Supports various I/O standards including LVDS
- **Moisture Sensitive Level**: 
  - MSL 3 (according to JEDEC J-STD-020E)

#### Description:
The **LCMXO3LF-6900C** is a low-density Field Programmable Gate Array (FPGA) from Lattice Semiconductor. It features embedded Flash memory, allowing for quick configuration and reprogramming capabilities. This FPGA is designed for applications requiring low power consumption and high performance, making it suitable for a variety of embedded systems.

#### Typical Applications:
- **Power Management**: The MachXO3LF can be used in power management applications due to its low power consumption and efficient design.
- **Signal Processing**: Its flexible I/O capabilities and embedded RAM make it ideal for signal processing tasks in communication systems.
- **Data Storage**: The embedded Flash memory allows for quick data storage and retrieval, making it suitable for applications that require fast access to configuration data.
- **Embedded Control Systems**: The FPGA can be utilized in various control systems, providing the necessary logic and processing power for real-time applications.

This component is part of the MachXO3 Starter Kit, which provides a platform for evaluating and designing with the MachXO3 ultra-low density FPGA, allowing users to create custom designs and test them easily.