\hypertarget{stm32f4xx__hal__spi_8h_source}{}\doxysection{stm32f4xx\+\_\+hal\+\_\+spi.\+h}
\label{stm32f4xx__hal__spi_8h_source}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_spi.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_spi.h}}
\mbox{\hyperlink{stm32f4xx__hal__spi_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{20 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#ifndef STM32F4xx\_HAL\_SPI\_H}}
\DoxyCodeLine{22 \textcolor{preprocessor}{\#define STM32F4xx\_HAL\_SPI\_H}}
\DoxyCodeLine{23 }
\DoxyCodeLine{24 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{25 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{26 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{27 }
\DoxyCodeLine{28 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{30 }
\DoxyCodeLine{39 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{47 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{48 \{}
\DoxyCodeLine{49   uint32\_t \mbox{\hyperlink{struct_s_p_i___init_type_def_a5247eb0463437c9980a9d4a5300b50a5}{Mode}};                }
\DoxyCodeLine{52   uint32\_t \mbox{\hyperlink{struct_s_p_i___init_type_def_ae5c132f597c806d7a1fe316023b36867}{Direction}};           }
\DoxyCodeLine{55   uint32\_t \mbox{\hyperlink{struct_s_p_i___init_type_def_a24b7835dd877e1c4e55236303fa3387f}{DataSize}};            }
\DoxyCodeLine{58   uint32\_t \mbox{\hyperlink{struct_s_p_i___init_type_def_a96922c7ff9e589ebd9611fc4ab730454}{CLKPolarity}};         }
\DoxyCodeLine{61   uint32\_t \mbox{\hyperlink{struct_s_p_i___init_type_def_ab21a458209f2588f49a2353c56f62625}{CLKPhase}};            }
\DoxyCodeLine{64   uint32\_t \mbox{\hyperlink{struct_s_p_i___init_type_def_aed541d17808213ac6f90ac7deb2bec5f}{NSS}};                 }
\DoxyCodeLine{68   uint32\_t \mbox{\hyperlink{struct_s_p_i___init_type_def_a1d553f90738cb633a9298d2b4d306fde}{BaudRatePrescaler}};   }
\DoxyCodeLine{74   uint32\_t \mbox{\hyperlink{struct_s_p_i___init_type_def_a8c541d8863cb62a3212b9381b5cba447}{FirstBit}};            }
\DoxyCodeLine{77   uint32\_t \mbox{\hyperlink{struct_s_p_i___init_type_def_a60db7e87bb66775df6213e4006dfd876}{TIMode}};              }
\DoxyCodeLine{80   uint32\_t \mbox{\hyperlink{struct_s_p_i___init_type_def_a3472de9bd9247c1d97312aff7e58e385}{CRCCalculation}};      }
\DoxyCodeLine{83   uint32\_t \mbox{\hyperlink{struct_s_p_i___init_type_def_abdaf3ccbfa4ef68cc81fd32f29baa678}{CRCPolynomial}};       }
\DoxyCodeLine{85 \} \mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\_InitTypeDef}};}
\DoxyCodeLine{86 }
\DoxyCodeLine{90 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{91 \{}
\DoxyCodeLine{92   \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d}{HAL\_SPI\_STATE\_RESET}}      = 0x00U,    }
\DoxyCodeLine{93   \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4abb3992c67a15c14bd1808ef6b63fa926}{HAL\_SPI\_STATE\_READY}}      = 0x01U,    }
\DoxyCodeLine{94   \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a0635e168bc0430253fe8e74cfe9768fd}{HAL\_SPI\_STATE\_BUSY}}       = 0x02U,    }
\DoxyCodeLine{95   \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a5d82b644c7ca656ab5fe8a8e3cbc29ab}{HAL\_SPI\_STATE\_BUSY\_TX}}    = 0x03U,    }
\DoxyCodeLine{96   \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4afd7e00128aca1feaa099c2595ffb9277}{HAL\_SPI\_STATE\_BUSY\_RX}}    = 0x04U,    }
\DoxyCodeLine{97   \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a9dae2883ae3e43ca28afc9453a14c938}{HAL\_SPI\_STATE\_BUSY\_TX\_RX}} = 0x05U,    }
\DoxyCodeLine{98   \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a3cba266d2346abe3b62fa0acccab4711}{HAL\_SPI\_STATE\_ERROR}}      = 0x06U,    }
\DoxyCodeLine{99   \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a34f9231d040d752a034db85e3eb7f782}{HAL\_SPI\_STATE\_ABORT}}      = 0x07U     }
\DoxyCodeLine{100 \} \mbox{\hyperlink{group___s_p_i___exported___types_ga8891cb64e76198a860172d94c638c9b4}{HAL\_SPI\_StateTypeDef}};}
\DoxyCodeLine{101 }
\DoxyCodeLine{105 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}}
\DoxyCodeLine{106 \{}
\DoxyCodeLine{107   \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}                *\mbox{\hyperlink{struct_____s_p_i___handle_type_def_a97e276bfd322a6028cbac7408cf8e610}{Instance}};      }
\DoxyCodeLine{109   \mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\_InitTypeDef}}            \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a4b43d4d72f571b7d2162a2d171bb1312}{Init}};           }
\DoxyCodeLine{111   uint8\_t                    *\mbox{\hyperlink{struct_____s_p_i___handle_type_def_adb2e52ab20ae5ae6b89532155fec99af}{pTxBuffPtr}};    }
\DoxyCodeLine{113   uint16\_t                   \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a5617a3a7983aedb0d214f318062ebc48}{TxXferSize}};     }
\DoxyCodeLine{115   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t              \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a186b770dda2e53c4e9a204cd50e17e74}{TxXferCount}};    }
\DoxyCodeLine{117   uint8\_t                    *\mbox{\hyperlink{struct_____s_p_i___handle_type_def_aa770b67ee3966c0aa7409f64b3b99bd8}{pRxBuffPtr}};    }
\DoxyCodeLine{119   uint16\_t                   \mbox{\hyperlink{struct_____s_p_i___handle_type_def_ab274a4c2de5e95145d45fe80a289f535}{RxXferSize}};     }
\DoxyCodeLine{121   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t              \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a67e721440b3449d544a27cfd7726c920}{RxXferCount}};    }
\DoxyCodeLine{123   void (*\mbox{\hyperlink{struct_____s_p_i___handle_type_def_a599045b20d284f94e5a367a85cad9f39}{RxISR}})(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}} *hspi);   }
\DoxyCodeLine{125   void (*\mbox{\hyperlink{struct_____s_p_i___handle_type_def_a4446bdc11698f861edf37b72cf437aeb}{TxISR}})(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}} *hspi);   }
\DoxyCodeLine{127   \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}          *\mbox{\hyperlink{struct_____s_p_i___handle_type_def_aa311e9419f520aee2d2fa30668ce485c}{hdmatx}};        }
\DoxyCodeLine{129   \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}          *\mbox{\hyperlink{struct_____s_p_i___handle_type_def_a0876a1b344524bbdbd984be1c3b07a10}{hdmarx}};        }
\DoxyCodeLine{131   \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}            \mbox{\hyperlink{struct_____s_p_i___handle_type_def_aa13d993a0b9b0ea6a07e5a77eeaf394e}{Lock}};           }
\DoxyCodeLine{133   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{group___s_p_i___exported___types_ga8891cb64e76198a860172d94c638c9b4}{HAL\_SPI\_StateTypeDef}}  \mbox{\hyperlink{struct_____s_p_i___handle_type_def_aa3e13040cc9ea19050d21818bccd49c9}{State}};          }
\DoxyCodeLine{135   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_____s_p_i___handle_type_def_ab2497f2e3cfae59376db75da3bda7ffe}{ErrorCode}};      }
\DoxyCodeLine{137 \textcolor{preprocessor}{\#if (USE\_HAL\_SPI\_REGISTER\_CALLBACKS == 1U)}}
\DoxyCodeLine{138   void (* TxCpltCallback)(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}} *hspi);             }
\DoxyCodeLine{139   void (* RxCpltCallback)(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}} *hspi);             }
\DoxyCodeLine{140   void (* TxRxCpltCallback)(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}} *hspi);           }
\DoxyCodeLine{141   void (* TxHalfCpltCallback)(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}} *hspi);         }
\DoxyCodeLine{142   void (* RxHalfCpltCallback)(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}} *hspi);         }
\DoxyCodeLine{143   void (* TxRxHalfCpltCallback)(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}} *hspi);       }
\DoxyCodeLine{144   void (* ErrorCallback)(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}} *hspi);              }
\DoxyCodeLine{145   void (* AbortCpltCallback)(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}} *hspi);          }
\DoxyCodeLine{146   void (* MspInitCallback)(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}} *hspi);            }
\DoxyCodeLine{147   void (* MspDeInitCallback)(\textcolor{keyword}{struct }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}} *hspi);          }
\DoxyCodeLine{149 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* USE\_HAL\_SPI\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{150 \} \mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\_HandleTypeDef}};}
\DoxyCodeLine{151 }
\DoxyCodeLine{152 \textcolor{preprocessor}{\#if (USE\_HAL\_SPI\_REGISTER\_CALLBACKS == 1U)}}
\DoxyCodeLine{156 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{157 \{}
\DoxyCodeLine{158   HAL\_SPI\_TX\_COMPLETE\_CB\_ID             = 0x00U,    }
\DoxyCodeLine{159   HAL\_SPI\_RX\_COMPLETE\_CB\_ID             = 0x01U,    }
\DoxyCodeLine{160   HAL\_SPI\_TX\_RX\_COMPLETE\_CB\_ID          = 0x02U,    }
\DoxyCodeLine{161   HAL\_SPI\_TX\_HALF\_COMPLETE\_CB\_ID        = 0x03U,    }
\DoxyCodeLine{162   HAL\_SPI\_RX\_HALF\_COMPLETE\_CB\_ID        = 0x04U,    }
\DoxyCodeLine{163   HAL\_SPI\_TX\_RX\_HALF\_COMPLETE\_CB\_ID     = 0x05U,    }
\DoxyCodeLine{164   HAL\_SPI\_ERROR\_CB\_ID                   = 0x06U,    }
\DoxyCodeLine{165   HAL\_SPI\_ABORT\_CB\_ID                   = 0x07U,    }
\DoxyCodeLine{166   HAL\_SPI\_MSPINIT\_CB\_ID                 = 0x08U,    }
\DoxyCodeLine{167   HAL\_SPI\_MSPDEINIT\_CB\_ID               = 0x09U     }
\DoxyCodeLine{169 \} HAL\_SPI\_CallbackIDTypeDef;}
\DoxyCodeLine{170 }
\DoxyCodeLine{174 \textcolor{keyword}{typedef}  void (*pSPI\_CallbackTypeDef)(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi); }
\DoxyCodeLine{176 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_SPI\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{181 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{189 \textcolor{preprocessor}{\#define HAL\_SPI\_ERROR\_NONE              (0x00000000U)   }}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#define HAL\_SPI\_ERROR\_MODF              (0x00000001U)   }}
\DoxyCodeLine{191 \textcolor{preprocessor}{\#define HAL\_SPI\_ERROR\_CRC               (0x00000002U)   }}
\DoxyCodeLine{192 \textcolor{preprocessor}{\#define HAL\_SPI\_ERROR\_OVR               (0x00000004U)   }}
\DoxyCodeLine{193 \textcolor{preprocessor}{\#define HAL\_SPI\_ERROR\_FRE               (0x00000008U)   }}
\DoxyCodeLine{194 \textcolor{preprocessor}{\#define HAL\_SPI\_ERROR\_DMA               (0x00000010U)   }}
\DoxyCodeLine{195 \textcolor{preprocessor}{\#define HAL\_SPI\_ERROR\_FLAG              (0x00000020U)   }}
\DoxyCodeLine{196 \textcolor{preprocessor}{\#define HAL\_SPI\_ERROR\_ABORT             (0x00000040U)   }}
\DoxyCodeLine{197 \textcolor{preprocessor}{\#if (USE\_HAL\_SPI\_REGISTER\_CALLBACKS == 1U)}}
\DoxyCodeLine{198 \textcolor{preprocessor}{\#define HAL\_SPI\_ERROR\_INVALID\_CALLBACK  (0x00000080U)   }}
\DoxyCodeLine{199 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_SPI\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{207 \textcolor{preprocessor}{\#define SPI\_MODE\_SLAVE                  (0x00000000U)}}
\DoxyCodeLine{208 \textcolor{preprocessor}{\#define SPI\_MODE\_MASTER                 (SPI\_CR1\_MSTR | SPI\_CR1\_SSI)}}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define SPI\_DIRECTION\_2LINES            (0x00000000U)}}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define SPI\_DIRECTION\_2LINES\_RXONLY     SPI\_CR1\_RXONLY}}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#define SPI\_DIRECTION\_1LINE             SPI\_CR1\_BIDIMODE}}
\DoxyCodeLine{226 \textcolor{preprocessor}{\#define SPI\_DATASIZE\_8BIT               (0x00000000U)}}
\DoxyCodeLine{227 \textcolor{preprocessor}{\#define SPI\_DATASIZE\_16BIT              SPI\_CR1\_DFF}}
\DoxyCodeLine{235 \textcolor{preprocessor}{\#define SPI\_POLARITY\_LOW                (0x00000000U)}}
\DoxyCodeLine{236 \textcolor{preprocessor}{\#define SPI\_POLARITY\_HIGH               SPI\_CR1\_CPOL}}
\DoxyCodeLine{244 \textcolor{preprocessor}{\#define SPI\_PHASE\_1EDGE                 (0x00000000U)}}
\DoxyCodeLine{245 \textcolor{preprocessor}{\#define SPI\_PHASE\_2EDGE                 SPI\_CR1\_CPHA}}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define SPI\_NSS\_SOFT                    SPI\_CR1\_SSM}}
\DoxyCodeLine{254 \textcolor{preprocessor}{\#define SPI\_NSS\_HARD\_INPUT              (0x00000000U)}}
\DoxyCodeLine{255 \textcolor{preprocessor}{\#define SPI\_NSS\_HARD\_OUTPUT             (SPI\_CR2\_SSOE << 16U)}}
\DoxyCodeLine{263 \textcolor{preprocessor}{\#define SPI\_BAUDRATEPRESCALER\_2         (0x00000000U)}}
\DoxyCodeLine{264 \textcolor{preprocessor}{\#define SPI\_BAUDRATEPRESCALER\_4         (SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#define SPI\_BAUDRATEPRESCALER\_8         (SPI\_CR1\_BR\_1)}}
\DoxyCodeLine{266 \textcolor{preprocessor}{\#define SPI\_BAUDRATEPRESCALER\_16        (SPI\_CR1\_BR\_1 | SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{267 \textcolor{preprocessor}{\#define SPI\_BAUDRATEPRESCALER\_32        (SPI\_CR1\_BR\_2)}}
\DoxyCodeLine{268 \textcolor{preprocessor}{\#define SPI\_BAUDRATEPRESCALER\_64        (SPI\_CR1\_BR\_2 | SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{269 \textcolor{preprocessor}{\#define SPI\_BAUDRATEPRESCALER\_128       (SPI\_CR1\_BR\_2 | SPI\_CR1\_BR\_1)}}
\DoxyCodeLine{270 \textcolor{preprocessor}{\#define SPI\_BAUDRATEPRESCALER\_256       (SPI\_CR1\_BR\_2 | SPI\_CR1\_BR\_1 | SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{278 \textcolor{preprocessor}{\#define SPI\_FIRSTBIT\_MSB                (0x00000000U)}}
\DoxyCodeLine{279 \textcolor{preprocessor}{\#define SPI\_FIRSTBIT\_LSB                SPI\_CR1\_LSBFIRST}}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define SPI\_TIMODE\_DISABLE              (0x00000000U)}}
\DoxyCodeLine{288 \textcolor{preprocessor}{\#define SPI\_TIMODE\_ENABLE               SPI\_CR2\_FRF}}
\DoxyCodeLine{296 \textcolor{preprocessor}{\#define SPI\_CRCCALCULATION\_DISABLE      (0x00000000U)}}
\DoxyCodeLine{297 \textcolor{preprocessor}{\#define SPI\_CRCCALCULATION\_ENABLE       SPI\_CR1\_CRCEN}}
\DoxyCodeLine{305 \textcolor{preprocessor}{\#define SPI\_IT\_TXE                      SPI\_CR2\_TXEIE}}
\DoxyCodeLine{306 \textcolor{preprocessor}{\#define SPI\_IT\_RXNE                     SPI\_CR2\_RXNEIE}}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define SPI\_IT\_ERR                      SPI\_CR2\_ERRIE}}
\DoxyCodeLine{315 \textcolor{preprocessor}{\#define SPI\_FLAG\_RXNE                   SPI\_SR\_RXNE   }\textcolor{comment}{/* SPI status flag: Rx buffer not empty flag       */}\textcolor{preprocessor}{}}
\DoxyCodeLine{316 \textcolor{preprocessor}{\#define SPI\_FLAG\_TXE                    SPI\_SR\_TXE    }\textcolor{comment}{/* SPI status flag: Tx buffer empty flag           */}\textcolor{preprocessor}{}}
\DoxyCodeLine{317 \textcolor{preprocessor}{\#define SPI\_FLAG\_BSY                    SPI\_SR\_BSY    }\textcolor{comment}{/* SPI status flag: Busy flag                      */}\textcolor{preprocessor}{}}
\DoxyCodeLine{318 \textcolor{preprocessor}{\#define SPI\_FLAG\_CRCERR                 SPI\_SR\_CRCERR }\textcolor{comment}{/* SPI Error flag: CRC error flag                  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{319 \textcolor{preprocessor}{\#define SPI\_FLAG\_MODF                   SPI\_SR\_MODF   }\textcolor{comment}{/* SPI Error flag: Mode fault flag                 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{320 \textcolor{preprocessor}{\#define SPI\_FLAG\_OVR                    SPI\_SR\_OVR    }\textcolor{comment}{/* SPI Error flag: Overrun flag                    */}\textcolor{preprocessor}{}}
\DoxyCodeLine{321 \textcolor{preprocessor}{\#define SPI\_FLAG\_FRE                    SPI\_SR\_FRE    }\textcolor{comment}{/* SPI Error flag: TI mode frame format error flag */}\textcolor{preprocessor}{}}
\DoxyCodeLine{322 \textcolor{preprocessor}{\#define SPI\_FLAG\_MASK                   (SPI\_SR\_RXNE | SPI\_SR\_TXE | SPI\_SR\_BSY | SPI\_SR\_CRCERR\(\backslash\)}}
\DoxyCodeLine{323 \textcolor{preprocessor}{                                         | SPI\_SR\_MODF | SPI\_SR\_OVR | SPI\_SR\_FRE)}}
\DoxyCodeLine{332 \textcolor{comment}{/* Exported macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{342 \textcolor{preprocessor}{\#if (USE\_HAL\_SPI\_REGISTER\_CALLBACKS == 1U)}}
\DoxyCodeLine{343 \textcolor{preprocessor}{\#define \_\_HAL\_SPI\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)                do\{                                                  \(\backslash\)}}
\DoxyCodeLine{344 \textcolor{preprocessor}{                                                                    (\_\_HANDLE\_\_)-\/>State = HAL\_SPI\_STATE\_RESET;       \(\backslash\)}}
\DoxyCodeLine{345 \textcolor{preprocessor}{                                                                    (\_\_HANDLE\_\_)-\/>MspInitCallback = NULL;            \(\backslash\)}}
\DoxyCodeLine{346 \textcolor{preprocessor}{                                                                    (\_\_HANDLE\_\_)-\/>MspDeInitCallback = NULL;          \(\backslash\)}}
\DoxyCodeLine{347 \textcolor{preprocessor}{                                                                  \} while(0)}}
\DoxyCodeLine{348 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{349 \textcolor{preprocessor}{\#define \_\_HAL\_SPI\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>State = HAL\_SPI\_STATE\_RESET)}}
\DoxyCodeLine{350 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_SPI\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{351 }
\DoxyCodeLine{362 \textcolor{preprocessor}{\#define \_\_HAL\_SPI\_ENABLE\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)   SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR2, (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{363 }
\DoxyCodeLine{374 \textcolor{preprocessor}{\#define \_\_HAL\_SPI\_DISABLE\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)  CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR2, (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{375 }
\DoxyCodeLine{386 \textcolor{preprocessor}{\#define \_\_HAL\_SPI\_GET\_IT\_SOURCE(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_) ((((\_\_HANDLE\_\_)-\/>Instance-\/>CR2\(\backslash\)}}
\DoxyCodeLine{387 \textcolor{preprocessor}{                                                              \& (\_\_INTERRUPT\_\_)) == (\_\_INTERRUPT\_\_)) ? SET : RESET)}}
\DoxyCodeLine{388 }
\DoxyCodeLine{403 \textcolor{preprocessor}{\#define \_\_HAL\_SPI\_GET\_FLAG(\_\_HANDLE\_\_, \_\_FLAG\_\_) ((((\_\_HANDLE\_\_)-\/>Instance-\/>SR) \& (\_\_FLAG\_\_)) == (\_\_FLAG\_\_))}}
\DoxyCodeLine{404 }
\DoxyCodeLine{410 \textcolor{preprocessor}{\#define \_\_HAL\_SPI\_CLEAR\_CRCERRFLAG(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>Instance-\/>SR = (uint16\_t)(\string~SPI\_FLAG\_CRCERR))}}
\DoxyCodeLine{411 }
\DoxyCodeLine{417 \textcolor{preprocessor}{\#define \_\_HAL\_SPI\_CLEAR\_MODFFLAG(\_\_HANDLE\_\_)             \(\backslash\)}}
\DoxyCodeLine{418 \textcolor{preprocessor}{  do\{                                                    \(\backslash\)}}
\DoxyCodeLine{419 \textcolor{preprocessor}{    \_\_IO uint32\_t tmpreg\_modf = 0x00U;                   \(\backslash\)}}
\DoxyCodeLine{420 \textcolor{preprocessor}{    tmpreg\_modf = (\_\_HANDLE\_\_)-\/>Instance-\/>SR;            \(\backslash\)}}
\DoxyCodeLine{421 \textcolor{preprocessor}{    CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1, SPI\_CR1\_SPE); \(\backslash\)}}
\DoxyCodeLine{422 \textcolor{preprocessor}{    UNUSED(tmpreg\_modf);                                 \(\backslash\)}}
\DoxyCodeLine{423 \textcolor{preprocessor}{  \} while(0U)}}
\DoxyCodeLine{424 }
\DoxyCodeLine{430 \textcolor{preprocessor}{\#define \_\_HAL\_SPI\_CLEAR\_OVRFLAG(\_\_HANDLE\_\_)        \(\backslash\)}}
\DoxyCodeLine{431 \textcolor{preprocessor}{  do\{                                              \(\backslash\)}}
\DoxyCodeLine{432 \textcolor{preprocessor}{    \_\_IO uint32\_t tmpreg\_ovr = 0x00U;              \(\backslash\)}}
\DoxyCodeLine{433 \textcolor{preprocessor}{    tmpreg\_ovr = (\_\_HANDLE\_\_)-\/>Instance-\/>DR;       \(\backslash\)}}
\DoxyCodeLine{434 \textcolor{preprocessor}{    tmpreg\_ovr = (\_\_HANDLE\_\_)-\/>Instance-\/>SR;       \(\backslash\)}}
\DoxyCodeLine{435 \textcolor{preprocessor}{    UNUSED(tmpreg\_ovr);                            \(\backslash\)}}
\DoxyCodeLine{436 \textcolor{preprocessor}{  \} while(0U)}}
\DoxyCodeLine{437 }
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define \_\_HAL\_SPI\_CLEAR\_FREFLAG(\_\_HANDLE\_\_)        \(\backslash\)}}
\DoxyCodeLine{444 \textcolor{preprocessor}{  do\{                                              \(\backslash\)}}
\DoxyCodeLine{445 \textcolor{preprocessor}{    \_\_IO uint32\_t tmpreg\_fre = 0x00U;              \(\backslash\)}}
\DoxyCodeLine{446 \textcolor{preprocessor}{    tmpreg\_fre = (\_\_HANDLE\_\_)-\/>Instance-\/>SR;       \(\backslash\)}}
\DoxyCodeLine{447 \textcolor{preprocessor}{    UNUSED(tmpreg\_fre);                            \(\backslash\)}}
\DoxyCodeLine{448 \textcolor{preprocessor}{  \}while(0U)}}
\DoxyCodeLine{449 }
\DoxyCodeLine{455 \textcolor{preprocessor}{\#define \_\_HAL\_SPI\_ENABLE(\_\_HANDLE\_\_)  SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1, SPI\_CR1\_SPE)}}
\DoxyCodeLine{456 }
\DoxyCodeLine{462 \textcolor{preprocessor}{\#define \_\_HAL\_SPI\_DISABLE(\_\_HANDLE\_\_) CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1, SPI\_CR1\_SPE)}}
\DoxyCodeLine{463 }
\DoxyCodeLine{468 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{478 \textcolor{preprocessor}{\#define SPI\_1LINE\_TX(\_\_HANDLE\_\_)  SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1, SPI\_CR1\_BIDIOE)}}
\DoxyCodeLine{479 }
\DoxyCodeLine{485 \textcolor{preprocessor}{\#define SPI\_1LINE\_RX(\_\_HANDLE\_\_)  CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1, SPI\_CR1\_BIDIOE)}}
\DoxyCodeLine{486 }
\DoxyCodeLine{492 \textcolor{preprocessor}{\#define SPI\_RESET\_CRC(\_\_HANDLE\_\_) do\{CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1, SPI\_CR1\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{493 \textcolor{preprocessor}{                                       SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1, SPI\_CR1\_CRCEN);\}while(0U)}}
\DoxyCodeLine{494 }
\DoxyCodeLine{508 \textcolor{preprocessor}{\#define SPI\_CHECK\_FLAG(\_\_SR\_\_, \_\_FLAG\_\_)         ((((\_\_SR\_\_) \& ((\_\_FLAG\_\_) \& SPI\_FLAG\_MASK)) == ((\_\_FLAG\_\_) \& SPI\_FLAG\_MASK)) ? SET : RESET)}}
\DoxyCodeLine{509 }
\DoxyCodeLine{519 \textcolor{preprocessor}{\#define SPI\_CHECK\_IT\_SOURCE(\_\_CR2\_\_, \_\_INTERRUPT\_\_)      ((((\_\_CR2\_\_) \& (\_\_INTERRUPT\_\_)) == (\_\_INTERRUPT\_\_)) ? SET : RESET)}}
\DoxyCodeLine{520 }
\DoxyCodeLine{526 \textcolor{preprocessor}{\#define IS\_SPI\_MODE(\_\_MODE\_\_) (((\_\_MODE\_\_) == SPI\_MODE\_SLAVE) || \(\backslash\)}}
\DoxyCodeLine{527 \textcolor{preprocessor}{                               ((\_\_MODE\_\_) == SPI\_MODE\_MASTER))}}
\DoxyCodeLine{528 }
\DoxyCodeLine{534 \textcolor{preprocessor}{\#define IS\_SPI\_DIRECTION(\_\_MODE\_\_) (((\_\_MODE\_\_) == SPI\_DIRECTION\_2LINES)        || \(\backslash\)}}
\DoxyCodeLine{535 \textcolor{preprocessor}{                                    ((\_\_MODE\_\_) == SPI\_DIRECTION\_2LINES\_RXONLY) || \(\backslash\)}}
\DoxyCodeLine{536 \textcolor{preprocessor}{                                    ((\_\_MODE\_\_) == SPI\_DIRECTION\_1LINE))}}
\DoxyCodeLine{537 }
\DoxyCodeLine{542 \textcolor{preprocessor}{\#define IS\_SPI\_DIRECTION\_2LINES(\_\_MODE\_\_) ((\_\_MODE\_\_) == SPI\_DIRECTION\_2LINES)}}
\DoxyCodeLine{543 }
\DoxyCodeLine{548 \textcolor{preprocessor}{\#define IS\_SPI\_DIRECTION\_2LINES\_OR\_1LINE(\_\_MODE\_\_) (((\_\_MODE\_\_) == SPI\_DIRECTION\_2LINES) || \(\backslash\)}}
\DoxyCodeLine{549 \textcolor{preprocessor}{                                                    ((\_\_MODE\_\_) == SPI\_DIRECTION\_1LINE))}}
\DoxyCodeLine{550 }
\DoxyCodeLine{556 \textcolor{preprocessor}{\#define IS\_SPI\_DATASIZE(\_\_DATASIZE\_\_) (((\_\_DATASIZE\_\_) == SPI\_DATASIZE\_16BIT) || \(\backslash\)}}
\DoxyCodeLine{557 \textcolor{preprocessor}{                                       ((\_\_DATASIZE\_\_) == SPI\_DATASIZE\_8BIT))}}
\DoxyCodeLine{558 }
\DoxyCodeLine{564 \textcolor{preprocessor}{\#define IS\_SPI\_CPOL(\_\_CPOL\_\_) (((\_\_CPOL\_\_) == SPI\_POLARITY\_LOW) || \(\backslash\)}}
\DoxyCodeLine{565 \textcolor{preprocessor}{                               ((\_\_CPOL\_\_) == SPI\_POLARITY\_HIGH))}}
\DoxyCodeLine{566 }
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define IS\_SPI\_CPHA(\_\_CPHA\_\_) (((\_\_CPHA\_\_) == SPI\_PHASE\_1EDGE) || \(\backslash\)}}
\DoxyCodeLine{573 \textcolor{preprocessor}{                               ((\_\_CPHA\_\_) == SPI\_PHASE\_2EDGE))}}
\DoxyCodeLine{574 }
\DoxyCodeLine{580 \textcolor{preprocessor}{\#define IS\_SPI\_NSS(\_\_NSS\_\_) (((\_\_NSS\_\_) == SPI\_NSS\_SOFT)       || \(\backslash\)}}
\DoxyCodeLine{581 \textcolor{preprocessor}{                             ((\_\_NSS\_\_) == SPI\_NSS\_HARD\_INPUT) || \(\backslash\)}}
\DoxyCodeLine{582 \textcolor{preprocessor}{                             ((\_\_NSS\_\_) == SPI\_NSS\_HARD\_OUTPUT))}}
\DoxyCodeLine{583 }
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define IS\_SPI\_BAUDRATE\_PRESCALER(\_\_PRESCALER\_\_) (((\_\_PRESCALER\_\_) == SPI\_BAUDRATEPRESCALER\_2)   || \(\backslash\)}}
\DoxyCodeLine{590 \textcolor{preprocessor}{                                                  ((\_\_PRESCALER\_\_) == SPI\_BAUDRATEPRESCALER\_4)   || \(\backslash\)}}
\DoxyCodeLine{591 \textcolor{preprocessor}{                                                  ((\_\_PRESCALER\_\_) == SPI\_BAUDRATEPRESCALER\_8)   || \(\backslash\)}}
\DoxyCodeLine{592 \textcolor{preprocessor}{                                                  ((\_\_PRESCALER\_\_) == SPI\_BAUDRATEPRESCALER\_16)  || \(\backslash\)}}
\DoxyCodeLine{593 \textcolor{preprocessor}{                                                  ((\_\_PRESCALER\_\_) == SPI\_BAUDRATEPRESCALER\_32)  || \(\backslash\)}}
\DoxyCodeLine{594 \textcolor{preprocessor}{                                                  ((\_\_PRESCALER\_\_) == SPI\_BAUDRATEPRESCALER\_64)  || \(\backslash\)}}
\DoxyCodeLine{595 \textcolor{preprocessor}{                                                  ((\_\_PRESCALER\_\_) == SPI\_BAUDRATEPRESCALER\_128) || \(\backslash\)}}
\DoxyCodeLine{596 \textcolor{preprocessor}{                                                  ((\_\_PRESCALER\_\_) == SPI\_BAUDRATEPRESCALER\_256))}}
\DoxyCodeLine{597 }
\DoxyCodeLine{603 \textcolor{preprocessor}{\#define IS\_SPI\_FIRST\_BIT(\_\_BIT\_\_) (((\_\_BIT\_\_) == SPI\_FIRSTBIT\_MSB) || \(\backslash\)}}
\DoxyCodeLine{604 \textcolor{preprocessor}{                                   ((\_\_BIT\_\_) == SPI\_FIRSTBIT\_LSB))}}
\DoxyCodeLine{605 }
\DoxyCodeLine{611 \textcolor{preprocessor}{\#define IS\_SPI\_TIMODE(\_\_MODE\_\_) (((\_\_MODE\_\_) == SPI\_TIMODE\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{612 \textcolor{preprocessor}{                                 ((\_\_MODE\_\_) == SPI\_TIMODE\_ENABLE))}}
\DoxyCodeLine{613 }
\DoxyCodeLine{619 \textcolor{preprocessor}{\#define IS\_SPI\_CRC\_CALCULATION(\_\_CALCULATION\_\_) (((\_\_CALCULATION\_\_) == SPI\_CRCCALCULATION\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{620 \textcolor{preprocessor}{                                                 ((\_\_CALCULATION\_\_) == SPI\_CRCCALCULATION\_ENABLE))}}
\DoxyCodeLine{621 }
\DoxyCodeLine{627 \textcolor{preprocessor}{\#define IS\_SPI\_CRC\_POLYNOMIAL(\_\_POLYNOMIAL\_\_) (((\_\_POLYNOMIAL\_\_) >= 0x1U) \&\& ((\_\_POLYNOMIAL\_\_) <= 0xFFFFU) \&\& (((\_\_POLYNOMIAL\_\_)\&0x1U) != 0U))}}
\DoxyCodeLine{628 }
\DoxyCodeLine{633 \textcolor{preprocessor}{\#define IS\_SPI\_DMA\_HANDLE(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_) != NULL)}}
\DoxyCodeLine{634 }
\DoxyCodeLine{639 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{647 \textcolor{comment}{/* Initialization/de-\/initialization functions  ********************************/}}
\DoxyCodeLine{648 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_Init(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{649 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_DeInit(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{650 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___s_p_i___exported___functions___group1_ga17f583be14b22caffa6c4e56dcd035ef}{HAL\_SPI\_MspInit}}(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{651 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___s_p_i___exported___functions___group1_gabadc4d4974af1afd943e8d13589068e1}{HAL\_SPI\_MspDeInit}}(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{652 }
\DoxyCodeLine{653 \textcolor{comment}{/* Callbacks Register/UnRegister functions  ***********************************/}}
\DoxyCodeLine{654 \textcolor{preprocessor}{\#if (USE\_HAL\_SPI\_REGISTER\_CALLBACKS == 1U)}}
\DoxyCodeLine{655 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_RegisterCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi, HAL\_SPI\_CallbackIDTypeDef CallbackID, pSPI\_CallbackTypeDef pCallback);}
\DoxyCodeLine{656 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_UnRegisterCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi, HAL\_SPI\_CallbackIDTypeDef CallbackID);}
\DoxyCodeLine{657 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_SPI\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{665 \textcolor{comment}{/* I/O operation functions  ***************************************************/}}
\DoxyCodeLine{666 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_Transmit(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi, uint8\_t *pData, uint16\_t Size, uint32\_t Timeout);}
\DoxyCodeLine{667 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_Receive(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi, uint8\_t *pData, uint16\_t Size, uint32\_t Timeout);}
\DoxyCodeLine{668 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_TransmitReceive(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi, uint8\_t *pTxData, uint8\_t *pRxData, uint16\_t Size,}
\DoxyCodeLine{669                                           uint32\_t Timeout);}
\DoxyCodeLine{670 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_Transmit\_IT(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi, uint8\_t *pData, uint16\_t Size);}
\DoxyCodeLine{671 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_Receive\_IT(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi, uint8\_t *pData, uint16\_t Size);}
\DoxyCodeLine{672 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_TransmitReceive\_IT(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi, uint8\_t *pTxData, uint8\_t *pRxData,}
\DoxyCodeLine{673                                              uint16\_t Size);}
\DoxyCodeLine{674 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_Transmit\_DMA(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi, uint8\_t *pData, uint16\_t Size);}
\DoxyCodeLine{675 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_Receive\_DMA(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi, uint8\_t *pData, uint16\_t Size);}
\DoxyCodeLine{676 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_TransmitReceive\_DMA(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi, uint8\_t *pTxData, uint8\_t *pRxData,}
\DoxyCodeLine{677                                               uint16\_t Size);}
\DoxyCodeLine{678 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_DMAPause(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{679 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_DMAResume(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{680 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_DMAStop(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{681 \textcolor{comment}{/* Transfer Abort functions */}}
\DoxyCodeLine{682 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_Abort(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{683 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_SPI\_Abort\_IT(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{684 }
\DoxyCodeLine{685 \textcolor{keywordtype}{void} HAL\_SPI\_IRQHandler(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{686 \textcolor{keywordtype}{void} HAL\_SPI\_TxCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{687 \textcolor{keywordtype}{void} HAL\_SPI\_RxCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{688 \textcolor{keywordtype}{void} HAL\_SPI\_TxRxCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{689 \textcolor{keywordtype}{void} HAL\_SPI\_TxHalfCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{690 \textcolor{keywordtype}{void} HAL\_SPI\_RxHalfCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{691 \textcolor{keywordtype}{void} HAL\_SPI\_TxRxHalfCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{692 \textcolor{keywordtype}{void} HAL\_SPI\_ErrorCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{693 \textcolor{keywordtype}{void} HAL\_SPI\_AbortCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{701 \textcolor{comment}{/* Peripheral State and Error functions ***************************************/}}
\DoxyCodeLine{702 \mbox{\hyperlink{group___s_p_i___exported___types_ga8891cb64e76198a860172d94c638c9b4}{HAL\_SPI\_StateTypeDef}} HAL\_SPI\_GetState(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{703 uint32\_t             HAL\_SPI\_GetError(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}} *hspi);}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{721 \}}
\DoxyCodeLine{722 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{723 }
\DoxyCodeLine{724 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F4xx\_HAL\_SPI\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{725 }
\DoxyCodeLine{726 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
