Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul  5 16:16:53 2024
| Host         : BBIN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_test_control_sets_placed.rpt
| Design       : main_test
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   181 |
| Unused register locations in slices containing registers |   357 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           12 |
|      2 |            9 |
|      3 |           10 |
|      4 |           10 |
|      6 |            3 |
|      7 |            4 |
|      8 |            5 |
|      9 |            1 |
|     10 |            3 |
|     12 |            2 |
|     13 |            4 |
|     15 |            1 |
|    16+ |          117 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             851 |          238 |
| No           | No                    | Yes                    |             185 |           62 |
| No           | Yes                   | No                     |             208 |           67 |
| Yes          | No                    | No                     |            2584 |         1168 |
| Yes          | No                    | Yes                    |             114 |           44 |
| Yes          | Yes                   | No                     |             293 |           76 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  mcu/arm/dp/pcreg/NoWrite0_out          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                     | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                           |                1 |              1 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                     | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                           |                1 |              1 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                       | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                           |                1 |              1 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                       |                1 |              2 |
|  clk_wiz_1_inst/inst/clk_out1           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  clk_wiz_1_inst/inst/clk_out1           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clk_wiz_1_inst/inst/clk_out1           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clk_wiz_1_inst/inst/clk_out1           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                           |                1 |              4 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                           |                1 |              4 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                |                1 |              4 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                            | ila_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  clk_wiz_1_inst/inst/clk_out1           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                             |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                  |                3 |              7 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                               | ila_inst/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                |                2 |              7 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                  | ila_inst/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clk_wiz_1_inst/inst/clk_out1           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                           | ila_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                          |                2 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                     |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  clk_wiz_1_inst/inst/clk_out1           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                         | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                      |                4 |             13 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             13 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                              | ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                       |                4 |             13 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             13 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             15 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                5 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[15]_i_1_n_0                                                                                                                                                                     |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                     |                6 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  clk_wiz_1_inst/inst/clk_out1           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_wiz_1_inst/inst/clk_out1           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_wiz_1_inst/inst/clk_out1           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_wiz_1_inst/inst/clk_out1           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  clk_wiz_1_inst/inst/clk_out1           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                9 |             31 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[56][31]_i_5[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               19 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[65][31]_i_6_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[64][31]_i_7_1[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[23][31]_i_4_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[53][31]_i_4_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[25][31]_i_3[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[10][31]_i_4_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[2][31]_i_4_0[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[42][31]_i_6[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[4][31]_i_3[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[21][31]_i_3[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[43][31]_i_5_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[65][31]_i_5_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[63][31]_i_4_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[24][31]_i_3[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[65][31]_i_5_1[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[65][31]_i_6_5[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[65][31]_i_6_6[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[65][31]_i_6_7[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[65][31]_i_6_8[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[55][31]_i_5_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[65][31]_i_7[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[6][31]_i_4_0[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               16 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[7][31]_i_4_0[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[60][31]_i_5_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[64][31]_i_7_2[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[65][31]_i_6_1[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[14][31]_i_5_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[57][31]_i_6_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[18][31]_i_5_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[28][31]_i_4_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[29][31]_i_6_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[37][31]_i_4[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[51][31]_i_5_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[52][31]_i_5_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[55][31]_i_6_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[61][31]_i_5_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               14 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[63][31]_i_6_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[65][31]_i_6_2[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[65][31]_i_6_3[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[0][31]_i_3[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               18 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[19][31]_i_4[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[39][31]_i_4[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[41][31]_i_3[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[51][31]_i_5_1[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[51][31]_i_5_2[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/ROMWrite_reg_1[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[58][31]_i_5_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[64][31]_i_7_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[65][31]_i_6_4[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[59][31]_i_3_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/ROMWrite_reg[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/ROMWrite_reg_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               21 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/RAM[27][31]_i_5_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/ROMWrite_reg_11[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/ROMWrite_reg_13[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/ROMWrite_reg_15[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/ROMWrite_reg_19[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               21 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/ROMWrite_reg_17[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               18 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/ROMWrite_reg_5[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/ROMWrite_reg_3[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/ROMWrite_reg_9[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/ROMWrite_reg_7[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/ROMWrite_reg_8[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/MemWrite_INST_0_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             32 |
|  clk_wiz_1_inst/inst/clk_out1           | en_mcu_reg_n_0                                                                                                                                                                                                                                           | rst_IBUF                                                                                                                                                                                                                                |               22 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                       |               12 |             34 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             37 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          | rst_IBUF                                                                                                                                                                                                                                |               20 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             63 |
|  clk_wiz_1_inst/inst/clk_out1           | ila_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               30 |            103 |
|  clk_wiz_1_inst/inst/clk_out1           | mcu/arm/dp/pcreg/p_0_in                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |            144 |
|  clk_wiz_1_inst/inst/clk_out1           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              209 |            883 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


