/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for AON_FCCU
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_AON_FCCU.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for AON_FCCU
 *
 * CMSIS Peripheral Access Layer for AON_FCCU
 */

#if !defined(PERI_AON_FCCU_H_)
#define PERI_AON_FCCU_H_                         /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- AON_FCCU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup AON_FCCU_Peripheral_Access_Layer AON_FCCU Peripheral Access Layer
 * @{
 */

/** AON_FCCU - Size of Registers Arrays */
#define AON_FCCU_GRKNTIMC_COUNT                   1u
#define AON_FCCU_GLB_EOUT_COUNT                   2u

/** AON_FCCU - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[768];
  __IO uint32_t GRKNTIMC[AON_FCCU_GRKNTIMC_COUNT]; /**< Global Reaction Timer Period, array offset: 0x300, array step: 0x4 */
       uint8_t RESERVED_1[316];
  __IO uint32_t GFLTRC_C0;                         /**< Global Fault Recovery, offset: 0x440 */
  __IO uint32_t GFLTRC_C1;                         /**< Global Fault Recovery, offset: 0x444 */
  __IO uint32_t GFLTRC_C2;                         /**< Global Fault Recovery, offset: 0x448 */
       uint8_t RESERVED_2[2228];
  __I  uint32_t GRKNTIMS;                          /**< Global Reaction Timer Status, offset: 0xD00 */
       uint8_t RESERVED_3[4];
  __I  uint32_t GINTOVFS;                          /**< Global DID FSM Status, offset: 0xD08 */
       uint8_t RESERVED_4[20];
  __IO uint32_t GMEOUTDC;                          /**< Global Minimum EOUT Duration, offset: 0xD20 */
  __IO uint32_t GEOUTTCT;                          /**< Global EOUT Timer Disable, offset: 0xD24 */
       uint8_t RESERVED_5[8];
  struct {                                         /* offset: 0xD30, array step: 0x14 */
    __IO uint32_t GEOUTPNC;                          /**< Global EOUT Pin, array offset: 0xD30, array step: 0x14 */
    __IO uint32_t GEOUTPMC;                          /**< Global EOUT Pin Map, array offset: 0xD34, array step: 0x14 */
    __IO uint32_t GEOUTMC;                           /**< Global EOUT Mode, array offset: 0xD38, array step: 0x14 */
    __I  uint32_t GEOUTTMS;                          /**< Global EOUT Timer Status, array offset: 0xD3C, array step: 0x14 */
    __IO uint32_t GEOUTDIC;                          /**< Global EOUT DID, array offset: 0xD40, array step: 0x14 */
  } GLB_EOUT[AON_FCCU_GLB_EOUT_COUNT];
       uint8_t RESERVED_6[600];
  __IO uint32_t GDBGCFG;                           /**< Global Debug, offset: 0xFB0 */
  __I  uint32_t GDBGSTAT;                          /**< Global Debug Status, offset: 0xFB4 */
  __I  uint32_t GDPFSTAT;                          /**< Global Debug Pending Fault Status, offset: 0xFB8 */
  __I  uint32_t GDALTRLD;                          /**< Global Debug Alternate Reload Status, offset: 0xFBC */
       uint8_t RESERVED_7[1306688];
  __IO uint32_t FHCFG0;                            /**< Fault Handler, offset: 0x140000 */
  __I  uint32_t FHSRVDS0;                          /**< Fault Handler Status, offset: 0x140004 */
       uint8_t RESERVED_8[8];
  __IO uint32_t FHFLTENC0_0;                       /**< Fault Enable, offset: 0x140010 */
  __IO uint32_t FHFLTENC0_1;                       /**< Fault Enable, offset: 0x140014 */
  __IO uint32_t FHFLTENC0_2;                       /**< Fault Enable, offset: 0x140018 */
       uint8_t RESERVED_9[52];
  __IO uint32_t FHFLTS0_0;                         /**< Fault Status, offset: 0x140050 */
  __IO uint32_t FHFLTS0_1;                         /**< Fault Status, offset: 0x140054 */
  __IO uint32_t FHFLTS0_2;                         /**< Fault Status, offset: 0x140058 */
       uint8_t RESERVED_10[52];
  __IO uint32_t FHFLTRKC0_0;                       /**< Fault Reaction Set Configuration, offset: 0x140090 */
  __IO uint32_t FHFLTRKC0_1;                       /**< Fault Reaction Set Configuration, offset: 0x140094 */
  __IO uint32_t FHFLTRKC0_2;                       /**< Fault Reaction Set Configuration, offset: 0x140098 */
  __IO uint32_t FHFLTRKC0_3;                       /**< Fault Reaction Set Configuration, offset: 0x14009C */
  __IO uint32_t FHFLTRKC0_4;                       /**< Fault Reaction Set Configuration, offset: 0x1400A0 */
  __IO uint32_t FHFLTRKC0_5;                       /**< Fault Reaction Set Configuration, offset: 0x1400A4 */
  __IO uint32_t FHFLTRKC0_6;                       /**< Fault Reaction Set Configuration, offset: 0x1400A8 */
  __IO uint32_t FHFLTRKC0_7;                       /**< Fault Reaction Set Configuration, offset: 0x1400AC */
  __IO uint32_t FHFLTRKC0_8;                       /**< Fault Reaction Set Configuration, offset: 0x1400B0 */
  __IO uint32_t FHFLTRKC0_9;                       /**< Fault Reaction Set Configuration, offset: 0x1400B4 */
  __IO uint32_t FHFLTRKC0_10;                      /**< Fault Reaction Set Configuration, offset: 0x1400B8 */
  __IO uint32_t FHFLTRKC0_11;                      /**< Fault Reaction Set Configuration, offset: 0x1400BC */
  __IO uint32_t FHFLTRKC0_12;                      /**< Fault Reaction Set Configuration, offset: 0x1400C0 */
  __IO uint32_t FHFLTRKC0_13;                      /**< Fault Reaction Set Configuration, offset: 0x1400C4 */
  __IO uint32_t FHFLTRKC0_14;                      /**< Fault Reaction Set Configuration, offset: 0x1400C8 */
  __IO uint32_t FHFLTRKC0_15;                      /**< Fault Reaction Set Configuration, offset: 0x1400CC */
  __IO uint32_t FHFLTRKC0_16;                      /**< Fault Reaction Set Configuration, offset: 0x1400D0 */
  __IO uint32_t FHFLTRKC0_17;                      /**< Fault Reaction Set Configuration, offset: 0x1400D4 */
  __IO uint32_t FHFLTRKC0_18;                      /**< Fault Reaction Set Configuration, offset: 0x1400D8 */
  __IO uint32_t FHFLTRKC0_19;                      /**< Fault Reaction Set Configuration, offset: 0x1400DC */
       uint8_t RESERVED_11[432];
  __IO uint32_t FHIMRKC0_00;                       /**< Immediate Reaction Configuration, offset: 0x140290 */
       uint8_t RESERVED_12[12];
  __IO uint32_t FHDLRKC0_00;                       /**< Delayed Reaction Configuration, offset: 0x1402A0 */
       uint8_t RESERVED_13[12];
  __IO uint32_t FHIMRKC0_10;                       /**< Immediate Reaction Configuration, offset: 0x1402B0 */
       uint8_t RESERVED_14[12];
  __IO uint32_t FHDLRKC0_10;                       /**< Delayed Reaction Configuration, offset: 0x1402C0 */
       uint8_t RESERVED_15[12];
  __IO uint32_t FHIMRKC0_20;                       /**< Immediate Reaction Configuration, offset: 0x1402D0 */
       uint8_t RESERVED_16[12];
  __IO uint32_t FHDLRKC0_20;                       /**< Delayed Reaction Configuration, offset: 0x1402E0 */
       uint8_t RESERVED_17[12];
  __IO uint32_t FHIMRKC0_30;                       /**< Immediate Reaction Configuration, offset: 0x1402F0 */
       uint8_t RESERVED_18[12];
  __IO uint32_t FHDLRKC0_30;                       /**< Delayed Reaction Configuration, offset: 0x140300 */
       uint8_t RESERVED_19[12];
  __IO uint32_t FHIMRKC0_40;                       /**< Immediate Reaction Configuration, offset: 0x140310 */
       uint8_t RESERVED_20[12];
  __IO uint32_t FHDLRKC0_40;                       /**< Delayed Reaction Configuration, offset: 0x140320 */
       uint8_t RESERVED_21[12];
  __IO uint32_t FHIMRKC0_50;                       /**< Immediate Reaction Configuration, offset: 0x140330 */
       uint8_t RESERVED_22[12];
  __IO uint32_t FHDLRKC0_50;                       /**< Delayed Reaction Configuration, offset: 0x140340 */
       uint8_t RESERVED_23[12];
  __IO uint32_t FHIMRKC0_60;                       /**< Immediate Reaction Configuration, offset: 0x140350 */
       uint8_t RESERVED_24[12];
  __IO uint32_t FHDLRKC0_60;                       /**< Delayed Reaction Configuration, offset: 0x140360 */
       uint8_t RESERVED_25[12];
  __IO uint32_t FHIMRKC0_70;                       /**< Immediate Reaction Configuration, offset: 0x140370 */
       uint8_t RESERVED_26[12];
  __IO uint32_t FHDLRKC0_70;                       /**< Delayed Reaction Configuration, offset: 0x140380 */
} AON_FCCU_Type;

/* ----------------------------------------------------------------------------
   -- AON_FCCU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup AON_FCCU_Register_Masks AON_FCCU Register Masks
 * @{
 */

/*! @name GRKNTIMC - Global Reaction Timer Period */
/*! @{ */

#define AON_FCCU_GRKNTIMC_RKTIMCFG_MASK          (0xFFFFFFFFU)
#define AON_FCCU_GRKNTIMC_RKTIMCFG_SHIFT         (0U)
/*! RKTIMCFG - Reaction Timer Period */
#define AON_FCCU_GRKNTIMC_RKTIMCFG(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GRKNTIMC_RKTIMCFG_SHIFT)) & AON_FCCU_GRKNTIMC_RKTIMCFG_MASK)
/*! @} */

/*! @name GFLTRC_C0 - Global Fault Recovery */
/*! @{ */

#define AON_FCCU_GFLTRC_C0_RHWSW0_MASK           (0x1U)
#define AON_FCCU_GFLTRC_C0_RHWSW0_SHIFT          (0U)
/*! RHWSW0 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW0(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW0_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW0_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW1_MASK           (0x2U)
#define AON_FCCU_GFLTRC_C0_RHWSW1_SHIFT          (1U)
/*! RHWSW1 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW1(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW1_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW1_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW2_MASK           (0x4U)
#define AON_FCCU_GFLTRC_C0_RHWSW2_SHIFT          (2U)
/*! RHWSW2 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW2(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW2_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW2_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW3_MASK           (0x8U)
#define AON_FCCU_GFLTRC_C0_RHWSW3_SHIFT          (3U)
/*! RHWSW3 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW3(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW3_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW3_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW4_MASK           (0x10U)
#define AON_FCCU_GFLTRC_C0_RHWSW4_SHIFT          (4U)
/*! RHWSW4 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW4(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW4_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW4_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW5_MASK           (0x20U)
#define AON_FCCU_GFLTRC_C0_RHWSW5_SHIFT          (5U)
/*! RHWSW5 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW5(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW5_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW5_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW6_MASK           (0x40U)
#define AON_FCCU_GFLTRC_C0_RHWSW6_SHIFT          (6U)
/*! RHWSW6 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW6(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW6_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW6_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW7_MASK           (0x80U)
#define AON_FCCU_GFLTRC_C0_RHWSW7_SHIFT          (7U)
/*! RHWSW7 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW7(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW7_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW7_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW8_MASK           (0x100U)
#define AON_FCCU_GFLTRC_C0_RHWSW8_SHIFT          (8U)
/*! RHWSW8 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW8(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW8_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW8_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW9_MASK           (0x200U)
#define AON_FCCU_GFLTRC_C0_RHWSW9_SHIFT          (9U)
/*! RHWSW9 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW9(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW9_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW9_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW10_MASK          (0x400U)
#define AON_FCCU_GFLTRC_C0_RHWSW10_SHIFT         (10U)
/*! RHWSW10 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW10(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW10_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW10_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW11_MASK          (0x800U)
#define AON_FCCU_GFLTRC_C0_RHWSW11_SHIFT         (11U)
/*! RHWSW11 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW11(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW11_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW11_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW12_MASK          (0x1000U)
#define AON_FCCU_GFLTRC_C0_RHWSW12_SHIFT         (12U)
/*! RHWSW12 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW12(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW12_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW12_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW13_MASK          (0x2000U)
#define AON_FCCU_GFLTRC_C0_RHWSW13_SHIFT         (13U)
/*! RHWSW13 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW13(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW13_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW13_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW14_MASK          (0x4000U)
#define AON_FCCU_GFLTRC_C0_RHWSW14_SHIFT         (14U)
/*! RHWSW14 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW14(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW14_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW14_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW15_MASK          (0x8000U)
#define AON_FCCU_GFLTRC_C0_RHWSW15_SHIFT         (15U)
/*! RHWSW15 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW15(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW15_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW15_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW16_MASK          (0x10000U)
#define AON_FCCU_GFLTRC_C0_RHWSW16_SHIFT         (16U)
/*! RHWSW16 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW16(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW16_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW16_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW17_MASK          (0x20000U)
#define AON_FCCU_GFLTRC_C0_RHWSW17_SHIFT         (17U)
/*! RHWSW17 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW17(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW17_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW17_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW18_MASK          (0x40000U)
#define AON_FCCU_GFLTRC_C0_RHWSW18_SHIFT         (18U)
/*! RHWSW18 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW18(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW18_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW18_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW19_MASK          (0x80000U)
#define AON_FCCU_GFLTRC_C0_RHWSW19_SHIFT         (19U)
/*! RHWSW19 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW19(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW19_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW19_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW20_MASK          (0x100000U)
#define AON_FCCU_GFLTRC_C0_RHWSW20_SHIFT         (20U)
/*! RHWSW20 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW20(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW20_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW20_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW21_MASK          (0x200000U)
#define AON_FCCU_GFLTRC_C0_RHWSW21_SHIFT         (21U)
/*! RHWSW21 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW21(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW21_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW21_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW22_MASK          (0x400000U)
#define AON_FCCU_GFLTRC_C0_RHWSW22_SHIFT         (22U)
/*! RHWSW22 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW22(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW22_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW22_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW23_MASK          (0x800000U)
#define AON_FCCU_GFLTRC_C0_RHWSW23_SHIFT         (23U)
/*! RHWSW23 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW23(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW23_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW23_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW24_MASK          (0x1000000U)
#define AON_FCCU_GFLTRC_C0_RHWSW24_SHIFT         (24U)
/*! RHWSW24 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW24(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW24_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW24_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW25_MASK          (0x2000000U)
#define AON_FCCU_GFLTRC_C0_RHWSW25_SHIFT         (25U)
/*! RHWSW25 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW25(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW25_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW25_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW26_MASK          (0x4000000U)
#define AON_FCCU_GFLTRC_C0_RHWSW26_SHIFT         (26U)
/*! RHWSW26 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW26(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW26_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW26_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW27_MASK          (0x8000000U)
#define AON_FCCU_GFLTRC_C0_RHWSW27_SHIFT         (27U)
/*! RHWSW27 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW27(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW27_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW27_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW28_MASK          (0x10000000U)
#define AON_FCCU_GFLTRC_C0_RHWSW28_SHIFT         (28U)
/*! RHWSW28 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW28(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW28_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW28_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW29_MASK          (0x20000000U)
#define AON_FCCU_GFLTRC_C0_RHWSW29_SHIFT         (29U)
/*! RHWSW29 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW29(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW29_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW29_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW30_MASK          (0x40000000U)
#define AON_FCCU_GFLTRC_C0_RHWSW30_SHIFT         (30U)
/*! RHWSW30 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW30(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW30_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW30_MASK)

#define AON_FCCU_GFLTRC_C0_RHWSW31_MASK          (0x80000000U)
#define AON_FCCU_GFLTRC_C0_RHWSW31_SHIFT         (31U)
/*! RHWSW31 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C0_RHWSW31(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C0_RHWSW31_SHIFT)) & AON_FCCU_GFLTRC_C0_RHWSW31_MASK)
/*! @} */

/*! @name GFLTRC_C1 - Global Fault Recovery */
/*! @{ */

#define AON_FCCU_GFLTRC_C1_RHWSW32_MASK          (0x1U)
#define AON_FCCU_GFLTRC_C1_RHWSW32_SHIFT         (0U)
/*! RHWSW32 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW32(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW32_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW32_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW33_MASK          (0x2U)
#define AON_FCCU_GFLTRC_C1_RHWSW33_SHIFT         (1U)
/*! RHWSW33 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW33(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW33_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW33_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW34_MASK          (0x4U)
#define AON_FCCU_GFLTRC_C1_RHWSW34_SHIFT         (2U)
/*! RHWSW34 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW34(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW34_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW34_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW35_MASK          (0x8U)
#define AON_FCCU_GFLTRC_C1_RHWSW35_SHIFT         (3U)
/*! RHWSW35 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW35(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW35_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW35_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW36_MASK          (0x10U)
#define AON_FCCU_GFLTRC_C1_RHWSW36_SHIFT         (4U)
/*! RHWSW36 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW36(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW36_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW36_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW37_MASK          (0x20U)
#define AON_FCCU_GFLTRC_C1_RHWSW37_SHIFT         (5U)
/*! RHWSW37 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW37(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW37_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW37_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW38_MASK          (0x40U)
#define AON_FCCU_GFLTRC_C1_RHWSW38_SHIFT         (6U)
/*! RHWSW38 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW38(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW38_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW38_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW39_MASK          (0x80U)
#define AON_FCCU_GFLTRC_C1_RHWSW39_SHIFT         (7U)
/*! RHWSW39 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW39(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW39_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW39_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW40_MASK          (0x100U)
#define AON_FCCU_GFLTRC_C1_RHWSW40_SHIFT         (8U)
/*! RHWSW40 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW40(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW40_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW40_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW41_MASK          (0x200U)
#define AON_FCCU_GFLTRC_C1_RHWSW41_SHIFT         (9U)
/*! RHWSW41 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW41(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW41_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW41_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW42_MASK          (0x400U)
#define AON_FCCU_GFLTRC_C1_RHWSW42_SHIFT         (10U)
/*! RHWSW42 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW42(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW42_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW42_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW43_MASK          (0x800U)
#define AON_FCCU_GFLTRC_C1_RHWSW43_SHIFT         (11U)
/*! RHWSW43 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW43(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW43_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW43_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW44_MASK          (0x1000U)
#define AON_FCCU_GFLTRC_C1_RHWSW44_SHIFT         (12U)
/*! RHWSW44 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW44(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW44_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW44_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW45_MASK          (0x2000U)
#define AON_FCCU_GFLTRC_C1_RHWSW45_SHIFT         (13U)
/*! RHWSW45 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW45(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW45_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW45_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW46_MASK          (0x4000U)
#define AON_FCCU_GFLTRC_C1_RHWSW46_SHIFT         (14U)
/*! RHWSW46 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW46(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW46_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW46_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW47_MASK          (0x8000U)
#define AON_FCCU_GFLTRC_C1_RHWSW47_SHIFT         (15U)
/*! RHWSW47 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW47(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW47_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW47_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW48_MASK          (0x10000U)
#define AON_FCCU_GFLTRC_C1_RHWSW48_SHIFT         (16U)
/*! RHWSW48 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW48(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW48_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW48_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW49_MASK          (0x20000U)
#define AON_FCCU_GFLTRC_C1_RHWSW49_SHIFT         (17U)
/*! RHWSW49 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW49(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW49_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW49_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW50_MASK          (0x40000U)
#define AON_FCCU_GFLTRC_C1_RHWSW50_SHIFT         (18U)
/*! RHWSW50 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW50(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW50_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW50_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW51_MASK          (0x80000U)
#define AON_FCCU_GFLTRC_C1_RHWSW51_SHIFT         (19U)
/*! RHWSW51 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW51(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW51_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW51_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW52_MASK          (0x100000U)
#define AON_FCCU_GFLTRC_C1_RHWSW52_SHIFT         (20U)
/*! RHWSW52 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW52(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW52_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW52_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW53_MASK          (0x200000U)
#define AON_FCCU_GFLTRC_C1_RHWSW53_SHIFT         (21U)
/*! RHWSW53 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW53(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW53_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW53_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW54_MASK          (0x400000U)
#define AON_FCCU_GFLTRC_C1_RHWSW54_SHIFT         (22U)
/*! RHWSW54 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW54(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW54_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW54_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW55_MASK          (0x800000U)
#define AON_FCCU_GFLTRC_C1_RHWSW55_SHIFT         (23U)
/*! RHWSW55 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW55(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW55_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW55_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW56_MASK          (0x1000000U)
#define AON_FCCU_GFLTRC_C1_RHWSW56_SHIFT         (24U)
/*! RHWSW56 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW56(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW56_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW56_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW57_MASK          (0x2000000U)
#define AON_FCCU_GFLTRC_C1_RHWSW57_SHIFT         (25U)
/*! RHWSW57 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW57(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW57_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW57_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW58_MASK          (0x4000000U)
#define AON_FCCU_GFLTRC_C1_RHWSW58_SHIFT         (26U)
/*! RHWSW58 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW58(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW58_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW58_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW59_MASK          (0x8000000U)
#define AON_FCCU_GFLTRC_C1_RHWSW59_SHIFT         (27U)
/*! RHWSW59 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW59(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW59_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW59_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW60_MASK          (0x10000000U)
#define AON_FCCU_GFLTRC_C1_RHWSW60_SHIFT         (28U)
/*! RHWSW60 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW60(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW60_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW60_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW61_MASK          (0x20000000U)
#define AON_FCCU_GFLTRC_C1_RHWSW61_SHIFT         (29U)
/*! RHWSW61 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW61(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW61_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW61_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW62_MASK          (0x40000000U)
#define AON_FCCU_GFLTRC_C1_RHWSW62_SHIFT         (30U)
/*! RHWSW62 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW62(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW62_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW62_MASK)

#define AON_FCCU_GFLTRC_C1_RHWSW63_MASK          (0x80000000U)
#define AON_FCCU_GFLTRC_C1_RHWSW63_SHIFT         (31U)
/*! RHWSW63 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C1_RHWSW63(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C1_RHWSW63_SHIFT)) & AON_FCCU_GFLTRC_C1_RHWSW63_MASK)
/*! @} */

/*! @name GFLTRC_C2 - Global Fault Recovery */
/*! @{ */

#define AON_FCCU_GFLTRC_C2_RHWSW64_MASK          (0x1U)
#define AON_FCCU_GFLTRC_C2_RHWSW64_SHIFT         (0U)
/*! RHWSW64 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW64(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW64_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW64_MASK)

#define AON_FCCU_GFLTRC_C2_RHWSW65_MASK          (0x2U)
#define AON_FCCU_GFLTRC_C2_RHWSW65_SHIFT         (1U)
/*! RHWSW65 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW65(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW65_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW65_MASK)

#define AON_FCCU_GFLTRC_C2_RHWSW66_MASK          (0x4U)
#define AON_FCCU_GFLTRC_C2_RHWSW66_SHIFT         (2U)
/*! RHWSW66 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW66(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW66_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW66_MASK)

#define AON_FCCU_GFLTRC_C2_RHWSW67_MASK          (0x8U)
#define AON_FCCU_GFLTRC_C2_RHWSW67_SHIFT         (3U)
/*! RHWSW67 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW67(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW67_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW67_MASK)

#define AON_FCCU_GFLTRC_C2_RHWSW68_MASK          (0x10U)
#define AON_FCCU_GFLTRC_C2_RHWSW68_SHIFT         (4U)
/*! RHWSW68 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW68(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW68_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW68_MASK)

#define AON_FCCU_GFLTRC_C2_RHWSW69_MASK          (0x20U)
#define AON_FCCU_GFLTRC_C2_RHWSW69_SHIFT         (5U)
/*! RHWSW69 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW69(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW69_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW69_MASK)

#define AON_FCCU_GFLTRC_C2_RHWSW70_MASK          (0x40U)
#define AON_FCCU_GFLTRC_C2_RHWSW70_SHIFT         (6U)
/*! RHWSW70 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW70(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW70_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW70_MASK)

#define AON_FCCU_GFLTRC_C2_RHWSW71_MASK          (0x80U)
#define AON_FCCU_GFLTRC_C2_RHWSW71_SHIFT         (7U)
/*! RHWSW71 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW71(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW71_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW71_MASK)

#define AON_FCCU_GFLTRC_C2_RHWSW72_MASK          (0x100U)
#define AON_FCCU_GFLTRC_C2_RHWSW72_SHIFT         (8U)
/*! RHWSW72 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW72(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW72_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW72_MASK)

#define AON_FCCU_GFLTRC_C2_RHWSW73_MASK          (0x200U)
#define AON_FCCU_GFLTRC_C2_RHWSW73_SHIFT         (9U)
/*! RHWSW73 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW73(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW73_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW73_MASK)

#define AON_FCCU_GFLTRC_C2_RHWSW74_MASK          (0x400U)
#define AON_FCCU_GFLTRC_C2_RHWSW74_SHIFT         (10U)
/*! RHWSW74 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW74(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW74_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW74_MASK)

#define AON_FCCU_GFLTRC_C2_RHWSW75_MASK          (0x800U)
#define AON_FCCU_GFLTRC_C2_RHWSW75_SHIFT         (11U)
/*! RHWSW75 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW75(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW75_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW75_MASK)

#define AON_FCCU_GFLTRC_C2_RHWSW76_MASK          (0x1000U)
#define AON_FCCU_GFLTRC_C2_RHWSW76_SHIFT         (12U)
/*! RHWSW76 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW76(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW76_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW76_MASK)

#define AON_FCCU_GFLTRC_C2_RHWSW77_MASK          (0x2000U)
#define AON_FCCU_GFLTRC_C2_RHWSW77_SHIFT         (13U)
/*! RHWSW77 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW77(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW77_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW77_MASK)

#define AON_FCCU_GFLTRC_C2_RHWSW78_MASK          (0x4000U)
#define AON_FCCU_GFLTRC_C2_RHWSW78_SHIFT         (14U)
/*! RHWSW78 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW78(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW78_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW78_MASK)

#define AON_FCCU_GFLTRC_C2_RHWSW79_MASK          (0x8000U)
#define AON_FCCU_GFLTRC_C2_RHWSW79_SHIFT         (15U)
/*! RHWSW79 - Recovery/Clearing Mechanism Hardware or Software
 *  0b0..Hardware clearable
 *  0b1..Software clearable
 */
#define AON_FCCU_GFLTRC_C2_RHWSW79(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GFLTRC_C2_RHWSW79_SHIFT)) & AON_FCCU_GFLTRC_C2_RHWSW79_MASK)
/*! @} */

/*! @name GRKNTIMS - Global Reaction Timer Status */
/*! @{ */

#define AON_FCCU_GRKNTIMS_RKTIMVAL_MASK          (0xFFFFFFFFU)
#define AON_FCCU_GRKNTIMS_RKTIMVAL_SHIFT         (0U)
/*! RKTIMVAL - Current Reaction Timer */
#define AON_FCCU_GRKNTIMS_RKTIMVAL(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GRKNTIMS_RKTIMVAL_SHIFT)) & AON_FCCU_GRKNTIMS_RKTIMVAL_MASK)
/*! @} */

/*! @name GINTOVFS - Global DID FSM Status */
/*! @{ */

#define AON_FCCU_GINTOVFS_FSMSTATE_MASK          (0x3U)
#define AON_FCCU_GINTOVFS_FSMSTATE_SHIFT         (0U)
/*! FSMSTATE - FSM State
 *  0b00..Idle
 *  0b01..Immediate reaction
 *  0b10..Delayed reaction
 *  0b11..Global reaction
 */
#define AON_FCCU_GINTOVFS_FSMSTATE(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GINTOVFS_FSMSTATE_SHIFT)) & AON_FCCU_GINTOVFS_FSMSTATE_MASK)

#define AON_FCCU_GINTOVFS_FLTSERV_MASK           (0x80U)
#define AON_FCCU_GINTOVFS_FLTSERV_SHIFT          (7U)
/*! FLTSERV - Fault Serve
 *  0b0..No fault asserted
 *  0b1..At least one fault asserted
 */
#define AON_FCCU_GINTOVFS_FLTSERV(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GINTOVFS_FLTSERV_SHIFT)) & AON_FCCU_GINTOVFS_FLTSERV_MASK)

#define AON_FCCU_GINTOVFS_SERV_DID_MASK          (0xF0000U)
#define AON_FCCU_GINTOVFS_SERV_DID_SHIFT         (16U)
/*! SERV_DID - Domain Being Serviced */
#define AON_FCCU_GINTOVFS_SERV_DID(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GINTOVFS_SERV_DID_SHIFT)) & AON_FCCU_GINTOVFS_SERV_DID_MASK)
/*! @} */

/*! @name GMEOUTDC - Global Minimum EOUT Duration */
/*! @{ */

#define AON_FCCU_GMEOUTDC_EOUTMIND_MASK          (0xFFFFFFFFU)
#define AON_FCCU_GMEOUTDC_EOUTMIND_SHIFT         (0U)
/*! EOUTMIND - EOUT Minimum Duration */
#define AON_FCCU_GMEOUTDC_EOUTMIND(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GMEOUTDC_EOUTMIND_SHIFT)) & AON_FCCU_GMEOUTDC_EOUTMIND_MASK)
/*! @} */

/*! @name GEOUTTCT - Global EOUT Timer Disable */
/*! @{ */

#define AON_FCCU_GEOUTTCT_TMRDIS0_MASK           (0x1U)
#define AON_FCCU_GEOUTTCT_TMRDIS0_SHIFT          (0U)
/*! TMRDIS0 - Timer Disable
 *  0b0..Enable
 *  0b1..Disable
 */
#define AON_FCCU_GEOUTTCT_TMRDIS0(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTTCT_TMRDIS0_SHIFT)) & AON_FCCU_GEOUTTCT_TMRDIS0_MASK)

#define AON_FCCU_GEOUTTCT_TMRDIS1_MASK           (0x2U)
#define AON_FCCU_GEOUTTCT_TMRDIS1_SHIFT          (1U)
/*! TMRDIS1 - Timer Disable
 *  0b0..Enable
 *  0b1..Disable
 */
#define AON_FCCU_GEOUTTCT_TMRDIS1(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTTCT_TMRDIS1_SHIFT)) & AON_FCCU_GEOUTTCT_TMRDIS1_MASK)
/*! @} */

/*! @name GEOUTPNC - Global EOUT Pin */
/*! @{ */

#define AON_FCCU_GEOUTPNC_OBE_VALID_MASK         (0x1U)
#define AON_FCCU_GEOUTPNC_OBE_VALID_SHIFT        (0U)
/*! OBE_VALID - Output Buffer Enable Valid
 *  0b0..Invalid (can be overridden)
 *  0b1..Valid (cannot be overridden)
 */
#define AON_FCCU_GEOUTPNC_OBE_VALID(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_OBE_VALID_SHIFT)) & AON_FCCU_GEOUTPNC_OBE_VALID_MASK)

#define AON_FCCU_GEOUTPNC_OBE_STAT_MASK          (0x2U)
#define AON_FCCU_GEOUTPNC_OBE_STAT_SHIFT         (1U)
/*! OBE_STAT - Output Buffer Enable Status
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define AON_FCCU_GEOUTPNC_OBE_STAT(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_OBE_STAT_SHIFT)) & AON_FCCU_GEOUTPNC_OBE_STAT_MASK)

#define AON_FCCU_GEOUTPNC_DO_STAT_MASK           (0x8U)
#define AON_FCCU_GEOUTPNC_DO_STAT_SHIFT          (3U)
/*! DO_STAT - Data Output Status
 *  0b0..Low
 *  0b1..High
 */
#define AON_FCCU_GEOUTPNC_DO_STAT(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_DO_STAT_SHIFT)) & AON_FCCU_GEOUTPNC_DO_STAT_MASK)

#define AON_FCCU_GEOUTPNC_VAL_CTRL_MASK          (0x30U)
#define AON_FCCU_GEOUTPNC_VAL_CTRL_SHIFT         (4U)
/*! VAL_CTRL - Invert Output
 *  0b00..FSM state; fault status for faults with EOUT enable and EOUT mode-dependent
 *  0b01..Always low
 *  0b10..FSM state; fault status for faults with EOUT enable and EOUT mode-dependent
 *  0b11..Always high
 */
#define AON_FCCU_GEOUTPNC_VAL_CTRL(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_VAL_CTRL_SHIFT)) & AON_FCCU_GEOUTPNC_VAL_CTRL_MASK)

#define AON_FCCU_GEOUTPNC_IBE_MASK               (0x100U)
#define AON_FCCU_GEOUTPNC_IBE_SHIFT              (8U)
/*! IBE - Input Buffer Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_GEOUTPNC_IBE(x)                 (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_IBE_SHIFT)) & AON_FCCU_GEOUTPNC_IBE_MASK)

#define AON_FCCU_GEOUTPNC_IND_STAT_MASK          (0x200U)
#define AON_FCCU_GEOUTPNC_IND_STAT_SHIFT         (9U)
/*! IND_STAT - Input Data From Pad
 *  0b0..0
 *  0b1..1
 */
#define AON_FCCU_GEOUTPNC_IND_STAT(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_IND_STAT_SHIFT)) & AON_FCCU_GEOUTPNC_IND_STAT_MASK)

#define AON_FCCU_GEOUTPNC_INV_IP_MASK            (0x400U)
#define AON_FCCU_GEOUTPNC_INV_IP_SHIFT           (10U)
/*! INV_IP - Invert Input
 *  0b0..No inversion
 *  0b1..Inverted
 */
#define AON_FCCU_GEOUTPNC_INV_IP(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_INV_IP_SHIFT)) & AON_FCCU_GEOUTPNC_INV_IP_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL0_MASK     (0x10000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL0_SHIFT    (16U)
/*! SOC_PAD_CTRL0 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL0(x)       (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL0_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL0_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL1_MASK     (0x20000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL1_SHIFT    (17U)
/*! SOC_PAD_CTRL1 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL1(x)       (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL1_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL1_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL2_MASK     (0x40000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL2_SHIFT    (18U)
/*! SOC_PAD_CTRL2 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL2(x)       (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL2_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL2_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL3_MASK     (0x80000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL3_SHIFT    (19U)
/*! SOC_PAD_CTRL3 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL3(x)       (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL3_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL3_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL4_MASK     (0x100000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL4_SHIFT    (20U)
/*! SOC_PAD_CTRL4 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL4(x)       (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL4_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL4_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL5_MASK     (0x200000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL5_SHIFT    (21U)
/*! SOC_PAD_CTRL5 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL5(x)       (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL5_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL5_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL6_MASK     (0x400000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL6_SHIFT    (22U)
/*! SOC_PAD_CTRL6 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL6(x)       (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL6_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL6_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL7_MASK     (0x800000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL7_SHIFT    (23U)
/*! SOC_PAD_CTRL7 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL7(x)       (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL7_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL7_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL8_MASK     (0x1000000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL8_SHIFT    (24U)
/*! SOC_PAD_CTRL8 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL8(x)       (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL8_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL8_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL9_MASK     (0x2000000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL9_SHIFT    (25U)
/*! SOC_PAD_CTRL9 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL9(x)       (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL9_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL9_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL10_MASK    (0x4000000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL10_SHIFT   (26U)
/*! SOC_PAD_CTRL10 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL10(x)      (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL10_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL10_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL11_MASK    (0x8000000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL11_SHIFT   (27U)
/*! SOC_PAD_CTRL11 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL11(x)      (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL11_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL11_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL12_MASK    (0x10000000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL12_SHIFT   (28U)
/*! SOC_PAD_CTRL12 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL12(x)      (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL12_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL12_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL13_MASK    (0x20000000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL13_SHIFT   (29U)
/*! SOC_PAD_CTRL13 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL13(x)      (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL13_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL13_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL14_MASK    (0x40000000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL14_SHIFT   (30U)
/*! SOC_PAD_CTRL14 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL14(x)      (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL14_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL14_MASK)

#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL15_MASK    (0x80000000U)
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL15_SHIFT   (31U)
/*! SOC_PAD_CTRL15 - Chip Pad Control */
#define AON_FCCU_GEOUTPNC_SOC_PAD_CTRL15(x)      (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPNC_SOC_PAD_CTRL15_SHIFT)) & AON_FCCU_GEOUTPNC_SOC_PAD_CTRL15_MASK)
/*! @} */

/* The count of AON_FCCU_GEOUTPNC */
#define AON_FCCU_GEOUTPNC_COUNT                  (2U)

/*! @name GEOUTPMC - Global EOUT Pin Map */
/*! @{ */

#define AON_FCCU_GEOUTPMC_SPLENB0_MASK           (0x1U)
#define AON_FCCU_GEOUTPMC_SPLENB0_SHIFT          (0U)
/*! SPLENB0 - Special Enable Pins */
#define AON_FCCU_GEOUTPMC_SPLENB0(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPMC_SPLENB0_SHIFT)) & AON_FCCU_GEOUTPMC_SPLENB0_MASK)

#define AON_FCCU_GEOUTPMC_SPLENB1_MASK           (0x2U)
#define AON_FCCU_GEOUTPMC_SPLENB1_SHIFT          (1U)
/*! SPLENB1 - Special Enable Pins */
#define AON_FCCU_GEOUTPMC_SPLENB1(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPMC_SPLENB1_SHIFT)) & AON_FCCU_GEOUTPMC_SPLENB1_MASK)

#define AON_FCCU_GEOUTPMC_SPLENB2_MASK           (0x4U)
#define AON_FCCU_GEOUTPMC_SPLENB2_SHIFT          (2U)
/*! SPLENB2 - Special Enable Pins */
#define AON_FCCU_GEOUTPMC_SPLENB2(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPMC_SPLENB2_SHIFT)) & AON_FCCU_GEOUTPMC_SPLENB2_MASK)

#define AON_FCCU_GEOUTPMC_SPLENB3_MASK           (0x8U)
#define AON_FCCU_GEOUTPMC_SPLENB3_SHIFT          (3U)
/*! SPLENB3 - Special Enable Pins */
#define AON_FCCU_GEOUTPMC_SPLENB3(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTPMC_SPLENB3_SHIFT)) & AON_FCCU_GEOUTPMC_SPLENB3_MASK)
/*! @} */

/* The count of AON_FCCU_GEOUTPMC */
#define AON_FCCU_GEOUTPMC_COUNT                  (2U)

/*! @name GEOUTMC - Global EOUT Mode */
/*! @{ */

#define AON_FCCU_GEOUTMC_EOUTM_MASK              (0x7U)
#define AON_FCCU_GEOUTMC_EOUTM_SHIFT             (0U)
/*! EOUTM - EOUT Pin Mode
 *  0b000..Input-only (high-Z, default, and safe-state)
 *  0b001..Push-pull (drive 1 for fault, 0 for normal)
 *  0b010..Open-drain (drive 0 for fault, high-Z for normal)
 *  0b011..Open-collector (drive 1 for fault, high-Z for normal)
 *  0b100..Bistable (configure only the even index pin in this case; do not configure the odd pin)
 *  0b101..Fault-toggle
 */
#define AON_FCCU_GEOUTMC_EOUTM(x)                (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTMC_EOUTM_SHIFT)) & AON_FCCU_GEOUTMC_EOUTM_MASK)

#define AON_FCCU_GEOUTMC_INV_MASK                (0x8U)
#define AON_FCCU_GEOUTMC_INV_SHIFT               (3U)
/*! INV - Invert EOUT
 *  0b0..Not inverted
 *  0b1..Inverted
 */
#define AON_FCCU_GEOUTMC_INV(x)                  (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTMC_INV_SHIFT)) & AON_FCCU_GEOUTMC_INV_MASK)
/*! @} */

/* The count of AON_FCCU_GEOUTMC */
#define AON_FCCU_GEOUTMC_COUNT                   (2U)

/*! @name GEOUTTMS - Global EOUT Timer Status */
/*! @{ */

#define AON_FCCU_GEOUTTMS_EOUTDVAL_MASK          (0xFFFFFFFFU)
#define AON_FCCU_GEOUTTMS_EOUTDVAL_SHIFT         (0U)
/*! EOUTDVAL - EOUT Timer Current Value */
#define AON_FCCU_GEOUTTMS_EOUTDVAL(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTTMS_EOUTDVAL_SHIFT)) & AON_FCCU_GEOUTTMS_EOUTDVAL_MASK)
/*! @} */

/* The count of AON_FCCU_GEOUTTMS */
#define AON_FCCU_GEOUTTMS_COUNT                  (2U)

/*! @name GEOUTDIC - Global EOUT DID */
/*! @{ */

#define AON_FCCU_GEOUTDIC_DID_EOUT_MASK          (0xFU)
#define AON_FCCU_GEOUTDIC_DID_EOUT_SHIFT         (0U)
/*! DID_EOUT - DID for Fault on EOUT */
#define AON_FCCU_GEOUTDIC_DID_EOUT(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GEOUTDIC_DID_EOUT_SHIFT)) & AON_FCCU_GEOUTDIC_DID_EOUT_MASK)
/*! @} */

/* The count of AON_FCCU_GEOUTDIC */
#define AON_FCCU_GEOUTDIC_COUNT                  (2U)

/*! @name GDBGCFG - Global Debug */
/*! @{ */

#define AON_FCCU_GDBGCFG_FRZ_MASK                (0x10000U)
#define AON_FCCU_GDBGCFG_FRZ_SHIFT               (16U)
/*! FRZ - Freeze On First Fault
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_GDBGCFG_FRZ(x)                  (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GDBGCFG_FRZ_SHIFT)) & AON_FCCU_GDBGCFG_FRZ_MASK)
/*! @} */

/*! @name GDBGSTAT - Global Debug Status */
/*! @{ */

#define AON_FCCU_GDBGSTAT_FLTIND_MASK            (0xFFU)
#define AON_FCCU_GDBGSTAT_FLTIND_SHIFT           (0U)
/*! FLTIND - Fault Index */
#define AON_FCCU_GDBGSTAT_FLTIND(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GDBGSTAT_FLTIND_SHIFT)) & AON_FCCU_GDBGSTAT_FLTIND_MASK)
/*! @} */

/*! @name GDPFSTAT - Global Debug Pending Fault Status */
/*! @{ */

#define AON_FCCU_GDPFSTAT_PENDFLT0_MASK          (0x1U)
#define AON_FCCU_GDPFSTAT_PENDFLT0_SHIFT         (0U)
/*! PENDFLT0 - Pending Fault Status */
#define AON_FCCU_GDPFSTAT_PENDFLT0(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GDPFSTAT_PENDFLT0_SHIFT)) & AON_FCCU_GDPFSTAT_PENDFLT0_MASK)

#define AON_FCCU_GDPFSTAT_PENDFLT1_MASK          (0x2U)
#define AON_FCCU_GDPFSTAT_PENDFLT1_SHIFT         (1U)
/*! PENDFLT1 - Pending Fault Status */
#define AON_FCCU_GDPFSTAT_PENDFLT1(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GDPFSTAT_PENDFLT1_SHIFT)) & AON_FCCU_GDPFSTAT_PENDFLT1_MASK)
/*! @} */

/*! @name GDALTRLD - Global Debug Alternate Reload Status */
/*! @{ */

#define AON_FCCU_GDALTRLD_ALTRLD0_MASK           (0x1U)
#define AON_FCCU_GDALTRLD_ALTRLD0_SHIFT          (0U)
/*! ALTRLD0 - Alternate Timer Reload Status */
#define AON_FCCU_GDALTRLD_ALTRLD0(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GDALTRLD_ALTRLD0_SHIFT)) & AON_FCCU_GDALTRLD_ALTRLD0_MASK)

#define AON_FCCU_GDALTRLD_ALTRLD1_MASK           (0x2U)
#define AON_FCCU_GDALTRLD_ALTRLD1_SHIFT          (1U)
/*! ALTRLD1 - Alternate Timer Reload Status */
#define AON_FCCU_GDALTRLD_ALTRLD1(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_GDALTRLD_ALTRLD1_SHIFT)) & AON_FCCU_GDALTRLD_ALTRLD1_MASK)
/*! @} */

/*! @name FHCFG0 - Fault Handler */
/*! @{ */

#define AON_FCCU_FHCFG0_FHIDEN_MASK              (0x1U)
#define AON_FCCU_FHCFG0_FHIDEN_SHIFT             (0U)
/*! FHIDEN - Fault Handler Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHCFG0_FHIDEN(x)                (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHCFG0_FHIDEN_SHIFT)) & AON_FCCU_FHCFG0_FHIDEN_MASK)
/*! @} */

/*! @name FHSRVDS0 - Fault Handler Status */
/*! @{ */

#define AON_FCCU_FHSRVDS0_SERV_DID_MASK          (0xFU)
#define AON_FCCU_FHSRVDS0_SERV_DID_SHIFT         (0U)
/*! SERV_DID - DID Being Serviced */
#define AON_FCCU_FHSRVDS0_SERV_DID(x)            (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHSRVDS0_SERV_DID_SHIFT)) & AON_FCCU_FHSRVDS0_SERV_DID_MASK)

#define AON_FCCU_FHSRVDS0_AGGFLTS_MASK           (0x100U)
#define AON_FCCU_FHSRVDS0_AGGFLTS_SHIFT          (8U)
/*! AGGFLTS - Aggregated Fault Status
 *  0b0..No faults
 *  0b1..At least one fault
 */
#define AON_FCCU_FHSRVDS0_AGGFLTS(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHSRVDS0_AGGFLTS_SHIFT)) & AON_FCCU_FHSRVDS0_AGGFLTS_MASK)
/*! @} */

/*! @name FHFLTENC0_0 - Fault Enable */
/*! @{ */

#define AON_FCCU_FHFLTENC0_0_EN0_MASK            (0x1U)
#define AON_FCCU_FHFLTENC0_0_EN0_SHIFT           (0U)
/*! EN0 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN0(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN0_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN0_MASK)

#define AON_FCCU_FHFLTENC0_0_EN1_MASK            (0x2U)
#define AON_FCCU_FHFLTENC0_0_EN1_SHIFT           (1U)
/*! EN1 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN1(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN1_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN1_MASK)

#define AON_FCCU_FHFLTENC0_0_EN2_MASK            (0x4U)
#define AON_FCCU_FHFLTENC0_0_EN2_SHIFT           (2U)
/*! EN2 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN2(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN2_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN2_MASK)

#define AON_FCCU_FHFLTENC0_0_EN3_MASK            (0x8U)
#define AON_FCCU_FHFLTENC0_0_EN3_SHIFT           (3U)
/*! EN3 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN3(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN3_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN3_MASK)

#define AON_FCCU_FHFLTENC0_0_EN4_MASK            (0x10U)
#define AON_FCCU_FHFLTENC0_0_EN4_SHIFT           (4U)
/*! EN4 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN4(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN4_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN4_MASK)

#define AON_FCCU_FHFLTENC0_0_EN5_MASK            (0x20U)
#define AON_FCCU_FHFLTENC0_0_EN5_SHIFT           (5U)
/*! EN5 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN5(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN5_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN5_MASK)

#define AON_FCCU_FHFLTENC0_0_EN6_MASK            (0x40U)
#define AON_FCCU_FHFLTENC0_0_EN6_SHIFT           (6U)
/*! EN6 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN6(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN6_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN6_MASK)

#define AON_FCCU_FHFLTENC0_0_EN7_MASK            (0x80U)
#define AON_FCCU_FHFLTENC0_0_EN7_SHIFT           (7U)
/*! EN7 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN7(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN7_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN7_MASK)

#define AON_FCCU_FHFLTENC0_0_EN8_MASK            (0x100U)
#define AON_FCCU_FHFLTENC0_0_EN8_SHIFT           (8U)
/*! EN8 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN8(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN8_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN8_MASK)

#define AON_FCCU_FHFLTENC0_0_EN9_MASK            (0x200U)
#define AON_FCCU_FHFLTENC0_0_EN9_SHIFT           (9U)
/*! EN9 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN9(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN9_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN9_MASK)

#define AON_FCCU_FHFLTENC0_0_EN10_MASK           (0x400U)
#define AON_FCCU_FHFLTENC0_0_EN10_SHIFT          (10U)
/*! EN10 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN10(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN10_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN10_MASK)

#define AON_FCCU_FHFLTENC0_0_EN11_MASK           (0x800U)
#define AON_FCCU_FHFLTENC0_0_EN11_SHIFT          (11U)
/*! EN11 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN11(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN11_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN11_MASK)

#define AON_FCCU_FHFLTENC0_0_EN12_MASK           (0x1000U)
#define AON_FCCU_FHFLTENC0_0_EN12_SHIFT          (12U)
/*! EN12 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN12(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN12_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN12_MASK)

#define AON_FCCU_FHFLTENC0_0_EN13_MASK           (0x2000U)
#define AON_FCCU_FHFLTENC0_0_EN13_SHIFT          (13U)
/*! EN13 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN13(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN13_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN13_MASK)

#define AON_FCCU_FHFLTENC0_0_EN14_MASK           (0x4000U)
#define AON_FCCU_FHFLTENC0_0_EN14_SHIFT          (14U)
/*! EN14 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN14(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN14_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN14_MASK)

#define AON_FCCU_FHFLTENC0_0_EN15_MASK           (0x8000U)
#define AON_FCCU_FHFLTENC0_0_EN15_SHIFT          (15U)
/*! EN15 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN15(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN15_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN15_MASK)

#define AON_FCCU_FHFLTENC0_0_EN16_MASK           (0x10000U)
#define AON_FCCU_FHFLTENC0_0_EN16_SHIFT          (16U)
/*! EN16 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN16(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN16_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN16_MASK)

#define AON_FCCU_FHFLTENC0_0_EN17_MASK           (0x20000U)
#define AON_FCCU_FHFLTENC0_0_EN17_SHIFT          (17U)
/*! EN17 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN17(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN17_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN17_MASK)

#define AON_FCCU_FHFLTENC0_0_EN18_MASK           (0x40000U)
#define AON_FCCU_FHFLTENC0_0_EN18_SHIFT          (18U)
/*! EN18 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN18(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN18_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN18_MASK)

#define AON_FCCU_FHFLTENC0_0_EN19_MASK           (0x80000U)
#define AON_FCCU_FHFLTENC0_0_EN19_SHIFT          (19U)
/*! EN19 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN19(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN19_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN19_MASK)

#define AON_FCCU_FHFLTENC0_0_EN20_MASK           (0x100000U)
#define AON_FCCU_FHFLTENC0_0_EN20_SHIFT          (20U)
/*! EN20 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN20(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN20_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN20_MASK)

#define AON_FCCU_FHFLTENC0_0_EN21_MASK           (0x200000U)
#define AON_FCCU_FHFLTENC0_0_EN21_SHIFT          (21U)
/*! EN21 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN21(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN21_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN21_MASK)

#define AON_FCCU_FHFLTENC0_0_EN22_MASK           (0x400000U)
#define AON_FCCU_FHFLTENC0_0_EN22_SHIFT          (22U)
/*! EN22 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN22(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN22_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN22_MASK)

#define AON_FCCU_FHFLTENC0_0_EN23_MASK           (0x800000U)
#define AON_FCCU_FHFLTENC0_0_EN23_SHIFT          (23U)
/*! EN23 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN23(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN23_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN23_MASK)

#define AON_FCCU_FHFLTENC0_0_EN24_MASK           (0x1000000U)
#define AON_FCCU_FHFLTENC0_0_EN24_SHIFT          (24U)
/*! EN24 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN24(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN24_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN24_MASK)

#define AON_FCCU_FHFLTENC0_0_EN25_MASK           (0x2000000U)
#define AON_FCCU_FHFLTENC0_0_EN25_SHIFT          (25U)
/*! EN25 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN25(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN25_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN25_MASK)

#define AON_FCCU_FHFLTENC0_0_EN26_MASK           (0x4000000U)
#define AON_FCCU_FHFLTENC0_0_EN26_SHIFT          (26U)
/*! EN26 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN26(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN26_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN26_MASK)

#define AON_FCCU_FHFLTENC0_0_EN27_MASK           (0x8000000U)
#define AON_FCCU_FHFLTENC0_0_EN27_SHIFT          (27U)
/*! EN27 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN27(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN27_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN27_MASK)

#define AON_FCCU_FHFLTENC0_0_EN28_MASK           (0x10000000U)
#define AON_FCCU_FHFLTENC0_0_EN28_SHIFT          (28U)
/*! EN28 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN28(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN28_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN28_MASK)

#define AON_FCCU_FHFLTENC0_0_EN29_MASK           (0x20000000U)
#define AON_FCCU_FHFLTENC0_0_EN29_SHIFT          (29U)
/*! EN29 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN29(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN29_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN29_MASK)

#define AON_FCCU_FHFLTENC0_0_EN30_MASK           (0x40000000U)
#define AON_FCCU_FHFLTENC0_0_EN30_SHIFT          (30U)
/*! EN30 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN30(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN30_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN30_MASK)

#define AON_FCCU_FHFLTENC0_0_EN31_MASK           (0x80000000U)
#define AON_FCCU_FHFLTENC0_0_EN31_SHIFT          (31U)
/*! EN31 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_0_EN31(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_0_EN31_SHIFT)) & AON_FCCU_FHFLTENC0_0_EN31_MASK)
/*! @} */

/*! @name FHFLTENC0_1 - Fault Enable */
/*! @{ */

#define AON_FCCU_FHFLTENC0_1_EN32_MASK           (0x1U)
#define AON_FCCU_FHFLTENC0_1_EN32_SHIFT          (0U)
/*! EN32 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN32(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN32_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN32_MASK)

#define AON_FCCU_FHFLTENC0_1_EN33_MASK           (0x2U)
#define AON_FCCU_FHFLTENC0_1_EN33_SHIFT          (1U)
/*! EN33 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN33(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN33_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN33_MASK)

#define AON_FCCU_FHFLTENC0_1_EN34_MASK           (0x4U)
#define AON_FCCU_FHFLTENC0_1_EN34_SHIFT          (2U)
/*! EN34 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN34(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN34_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN34_MASK)

#define AON_FCCU_FHFLTENC0_1_EN35_MASK           (0x8U)
#define AON_FCCU_FHFLTENC0_1_EN35_SHIFT          (3U)
/*! EN35 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN35(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN35_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN35_MASK)

#define AON_FCCU_FHFLTENC0_1_EN36_MASK           (0x10U)
#define AON_FCCU_FHFLTENC0_1_EN36_SHIFT          (4U)
/*! EN36 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN36(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN36_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN36_MASK)

#define AON_FCCU_FHFLTENC0_1_EN37_MASK           (0x20U)
#define AON_FCCU_FHFLTENC0_1_EN37_SHIFT          (5U)
/*! EN37 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN37(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN37_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN37_MASK)

#define AON_FCCU_FHFLTENC0_1_EN38_MASK           (0x40U)
#define AON_FCCU_FHFLTENC0_1_EN38_SHIFT          (6U)
/*! EN38 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN38(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN38_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN38_MASK)

#define AON_FCCU_FHFLTENC0_1_EN39_MASK           (0x80U)
#define AON_FCCU_FHFLTENC0_1_EN39_SHIFT          (7U)
/*! EN39 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN39(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN39_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN39_MASK)

#define AON_FCCU_FHFLTENC0_1_EN40_MASK           (0x100U)
#define AON_FCCU_FHFLTENC0_1_EN40_SHIFT          (8U)
/*! EN40 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN40(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN40_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN40_MASK)

#define AON_FCCU_FHFLTENC0_1_EN41_MASK           (0x200U)
#define AON_FCCU_FHFLTENC0_1_EN41_SHIFT          (9U)
/*! EN41 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN41(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN41_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN41_MASK)

#define AON_FCCU_FHFLTENC0_1_EN42_MASK           (0x400U)
#define AON_FCCU_FHFLTENC0_1_EN42_SHIFT          (10U)
/*! EN42 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN42(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN42_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN42_MASK)

#define AON_FCCU_FHFLTENC0_1_EN43_MASK           (0x800U)
#define AON_FCCU_FHFLTENC0_1_EN43_SHIFT          (11U)
/*! EN43 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN43(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN43_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN43_MASK)

#define AON_FCCU_FHFLTENC0_1_EN44_MASK           (0x1000U)
#define AON_FCCU_FHFLTENC0_1_EN44_SHIFT          (12U)
/*! EN44 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN44(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN44_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN44_MASK)

#define AON_FCCU_FHFLTENC0_1_EN45_MASK           (0x2000U)
#define AON_FCCU_FHFLTENC0_1_EN45_SHIFT          (13U)
/*! EN45 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN45(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN45_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN45_MASK)

#define AON_FCCU_FHFLTENC0_1_EN46_MASK           (0x4000U)
#define AON_FCCU_FHFLTENC0_1_EN46_SHIFT          (14U)
/*! EN46 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN46(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN46_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN46_MASK)

#define AON_FCCU_FHFLTENC0_1_EN47_MASK           (0x8000U)
#define AON_FCCU_FHFLTENC0_1_EN47_SHIFT          (15U)
/*! EN47 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN47(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN47_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN47_MASK)

#define AON_FCCU_FHFLTENC0_1_EN48_MASK           (0x10000U)
#define AON_FCCU_FHFLTENC0_1_EN48_SHIFT          (16U)
/*! EN48 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN48(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN48_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN48_MASK)

#define AON_FCCU_FHFLTENC0_1_EN49_MASK           (0x20000U)
#define AON_FCCU_FHFLTENC0_1_EN49_SHIFT          (17U)
/*! EN49 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN49(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN49_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN49_MASK)

#define AON_FCCU_FHFLTENC0_1_EN50_MASK           (0x40000U)
#define AON_FCCU_FHFLTENC0_1_EN50_SHIFT          (18U)
/*! EN50 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN50(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN50_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN50_MASK)

#define AON_FCCU_FHFLTENC0_1_EN51_MASK           (0x80000U)
#define AON_FCCU_FHFLTENC0_1_EN51_SHIFT          (19U)
/*! EN51 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN51(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN51_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN51_MASK)

#define AON_FCCU_FHFLTENC0_1_EN52_MASK           (0x100000U)
#define AON_FCCU_FHFLTENC0_1_EN52_SHIFT          (20U)
/*! EN52 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN52(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN52_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN52_MASK)

#define AON_FCCU_FHFLTENC0_1_EN53_MASK           (0x200000U)
#define AON_FCCU_FHFLTENC0_1_EN53_SHIFT          (21U)
/*! EN53 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN53(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN53_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN53_MASK)

#define AON_FCCU_FHFLTENC0_1_EN54_MASK           (0x400000U)
#define AON_FCCU_FHFLTENC0_1_EN54_SHIFT          (22U)
/*! EN54 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN54(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN54_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN54_MASK)

#define AON_FCCU_FHFLTENC0_1_EN55_MASK           (0x800000U)
#define AON_FCCU_FHFLTENC0_1_EN55_SHIFT          (23U)
/*! EN55 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN55(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN55_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN55_MASK)

#define AON_FCCU_FHFLTENC0_1_EN56_MASK           (0x1000000U)
#define AON_FCCU_FHFLTENC0_1_EN56_SHIFT          (24U)
/*! EN56 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN56(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN56_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN56_MASK)

#define AON_FCCU_FHFLTENC0_1_EN57_MASK           (0x2000000U)
#define AON_FCCU_FHFLTENC0_1_EN57_SHIFT          (25U)
/*! EN57 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN57(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN57_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN57_MASK)

#define AON_FCCU_FHFLTENC0_1_EN58_MASK           (0x4000000U)
#define AON_FCCU_FHFLTENC0_1_EN58_SHIFT          (26U)
/*! EN58 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN58(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN58_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN58_MASK)

#define AON_FCCU_FHFLTENC0_1_EN59_MASK           (0x8000000U)
#define AON_FCCU_FHFLTENC0_1_EN59_SHIFT          (27U)
/*! EN59 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN59(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN59_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN59_MASK)

#define AON_FCCU_FHFLTENC0_1_EN60_MASK           (0x10000000U)
#define AON_FCCU_FHFLTENC0_1_EN60_SHIFT          (28U)
/*! EN60 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN60(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN60_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN60_MASK)

#define AON_FCCU_FHFLTENC0_1_EN61_MASK           (0x20000000U)
#define AON_FCCU_FHFLTENC0_1_EN61_SHIFT          (29U)
/*! EN61 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN61(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN61_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN61_MASK)

#define AON_FCCU_FHFLTENC0_1_EN62_MASK           (0x40000000U)
#define AON_FCCU_FHFLTENC0_1_EN62_SHIFT          (30U)
/*! EN62 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN62(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN62_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN62_MASK)

#define AON_FCCU_FHFLTENC0_1_EN63_MASK           (0x80000000U)
#define AON_FCCU_FHFLTENC0_1_EN63_SHIFT          (31U)
/*! EN63 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_1_EN63(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_1_EN63_SHIFT)) & AON_FCCU_FHFLTENC0_1_EN63_MASK)
/*! @} */

/*! @name FHFLTENC0_2 - Fault Enable */
/*! @{ */

#define AON_FCCU_FHFLTENC0_2_EN64_MASK           (0x1U)
#define AON_FCCU_FHFLTENC0_2_EN64_SHIFT          (0U)
/*! EN64 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN64(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN64_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN64_MASK)

#define AON_FCCU_FHFLTENC0_2_EN65_MASK           (0x2U)
#define AON_FCCU_FHFLTENC0_2_EN65_SHIFT          (1U)
/*! EN65 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN65(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN65_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN65_MASK)

#define AON_FCCU_FHFLTENC0_2_EN66_MASK           (0x4U)
#define AON_FCCU_FHFLTENC0_2_EN66_SHIFT          (2U)
/*! EN66 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN66(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN66_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN66_MASK)

#define AON_FCCU_FHFLTENC0_2_EN67_MASK           (0x8U)
#define AON_FCCU_FHFLTENC0_2_EN67_SHIFT          (3U)
/*! EN67 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN67(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN67_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN67_MASK)

#define AON_FCCU_FHFLTENC0_2_EN68_MASK           (0x10U)
#define AON_FCCU_FHFLTENC0_2_EN68_SHIFT          (4U)
/*! EN68 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN68(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN68_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN68_MASK)

#define AON_FCCU_FHFLTENC0_2_EN69_MASK           (0x20U)
#define AON_FCCU_FHFLTENC0_2_EN69_SHIFT          (5U)
/*! EN69 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN69(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN69_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN69_MASK)

#define AON_FCCU_FHFLTENC0_2_EN70_MASK           (0x40U)
#define AON_FCCU_FHFLTENC0_2_EN70_SHIFT          (6U)
/*! EN70 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN70(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN70_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN70_MASK)

#define AON_FCCU_FHFLTENC0_2_EN71_MASK           (0x80U)
#define AON_FCCU_FHFLTENC0_2_EN71_SHIFT          (7U)
/*! EN71 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN71(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN71_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN71_MASK)

#define AON_FCCU_FHFLTENC0_2_EN72_MASK           (0x100U)
#define AON_FCCU_FHFLTENC0_2_EN72_SHIFT          (8U)
/*! EN72 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN72(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN72_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN72_MASK)

#define AON_FCCU_FHFLTENC0_2_EN73_MASK           (0x200U)
#define AON_FCCU_FHFLTENC0_2_EN73_SHIFT          (9U)
/*! EN73 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN73(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN73_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN73_MASK)

#define AON_FCCU_FHFLTENC0_2_EN74_MASK           (0x400U)
#define AON_FCCU_FHFLTENC0_2_EN74_SHIFT          (10U)
/*! EN74 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN74(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN74_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN74_MASK)

#define AON_FCCU_FHFLTENC0_2_EN75_MASK           (0x800U)
#define AON_FCCU_FHFLTENC0_2_EN75_SHIFT          (11U)
/*! EN75 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN75(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN75_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN75_MASK)

#define AON_FCCU_FHFLTENC0_2_EN76_MASK           (0x1000U)
#define AON_FCCU_FHFLTENC0_2_EN76_SHIFT          (12U)
/*! EN76 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN76(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN76_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN76_MASK)

#define AON_FCCU_FHFLTENC0_2_EN77_MASK           (0x2000U)
#define AON_FCCU_FHFLTENC0_2_EN77_SHIFT          (13U)
/*! EN77 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN77(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN77_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN77_MASK)

#define AON_FCCU_FHFLTENC0_2_EN78_MASK           (0x4000U)
#define AON_FCCU_FHFLTENC0_2_EN78_SHIFT          (14U)
/*! EN78 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN78(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN78_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN78_MASK)

#define AON_FCCU_FHFLTENC0_2_EN79_MASK           (0x8000U)
#define AON_FCCU_FHFLTENC0_2_EN79_SHIFT          (15U)
/*! EN79 - Fault Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHFLTENC0_2_EN79(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTENC0_2_EN79_SHIFT)) & AON_FCCU_FHFLTENC0_2_EN79_MASK)
/*! @} */

/*! @name FHFLTS0_0 - Fault Status */
/*! @{ */

#define AON_FCCU_FHFLTS0_0_STAT0_MASK            (0x1U)
#define AON_FCCU_FHFLTS0_0_STAT0_SHIFT           (0U)
/*! STAT0 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT0(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT0_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT0_MASK)

#define AON_FCCU_FHFLTS0_0_STAT1_MASK            (0x2U)
#define AON_FCCU_FHFLTS0_0_STAT1_SHIFT           (1U)
/*! STAT1 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT1(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT1_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT1_MASK)

#define AON_FCCU_FHFLTS0_0_STAT2_MASK            (0x4U)
#define AON_FCCU_FHFLTS0_0_STAT2_SHIFT           (2U)
/*! STAT2 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT2(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT2_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT2_MASK)

#define AON_FCCU_FHFLTS0_0_STAT3_MASK            (0x8U)
#define AON_FCCU_FHFLTS0_0_STAT3_SHIFT           (3U)
/*! STAT3 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT3(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT3_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT3_MASK)

#define AON_FCCU_FHFLTS0_0_STAT4_MASK            (0x10U)
#define AON_FCCU_FHFLTS0_0_STAT4_SHIFT           (4U)
/*! STAT4 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT4(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT4_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT4_MASK)

#define AON_FCCU_FHFLTS0_0_STAT5_MASK            (0x20U)
#define AON_FCCU_FHFLTS0_0_STAT5_SHIFT           (5U)
/*! STAT5 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT5(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT5_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT5_MASK)

#define AON_FCCU_FHFLTS0_0_STAT6_MASK            (0x40U)
#define AON_FCCU_FHFLTS0_0_STAT6_SHIFT           (6U)
/*! STAT6 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT6(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT6_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT6_MASK)

#define AON_FCCU_FHFLTS0_0_STAT7_MASK            (0x80U)
#define AON_FCCU_FHFLTS0_0_STAT7_SHIFT           (7U)
/*! STAT7 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT7(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT7_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT7_MASK)

#define AON_FCCU_FHFLTS0_0_STAT8_MASK            (0x100U)
#define AON_FCCU_FHFLTS0_0_STAT8_SHIFT           (8U)
/*! STAT8 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT8(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT8_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT8_MASK)

#define AON_FCCU_FHFLTS0_0_STAT9_MASK            (0x200U)
#define AON_FCCU_FHFLTS0_0_STAT9_SHIFT           (9U)
/*! STAT9 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT9(x)              (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT9_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT9_MASK)

#define AON_FCCU_FHFLTS0_0_STAT10_MASK           (0x400U)
#define AON_FCCU_FHFLTS0_0_STAT10_SHIFT          (10U)
/*! STAT10 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT10(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT10_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT10_MASK)

#define AON_FCCU_FHFLTS0_0_STAT11_MASK           (0x800U)
#define AON_FCCU_FHFLTS0_0_STAT11_SHIFT          (11U)
/*! STAT11 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT11(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT11_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT11_MASK)

#define AON_FCCU_FHFLTS0_0_STAT12_MASK           (0x1000U)
#define AON_FCCU_FHFLTS0_0_STAT12_SHIFT          (12U)
/*! STAT12 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT12(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT12_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT12_MASK)

#define AON_FCCU_FHFLTS0_0_STAT13_MASK           (0x2000U)
#define AON_FCCU_FHFLTS0_0_STAT13_SHIFT          (13U)
/*! STAT13 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT13(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT13_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT13_MASK)

#define AON_FCCU_FHFLTS0_0_STAT14_MASK           (0x4000U)
#define AON_FCCU_FHFLTS0_0_STAT14_SHIFT          (14U)
/*! STAT14 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT14(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT14_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT14_MASK)

#define AON_FCCU_FHFLTS0_0_STAT15_MASK           (0x8000U)
#define AON_FCCU_FHFLTS0_0_STAT15_SHIFT          (15U)
/*! STAT15 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT15(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT15_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT15_MASK)

#define AON_FCCU_FHFLTS0_0_STAT16_MASK           (0x10000U)
#define AON_FCCU_FHFLTS0_0_STAT16_SHIFT          (16U)
/*! STAT16 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT16(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT16_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT16_MASK)

#define AON_FCCU_FHFLTS0_0_STAT17_MASK           (0x20000U)
#define AON_FCCU_FHFLTS0_0_STAT17_SHIFT          (17U)
/*! STAT17 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT17(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT17_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT17_MASK)

#define AON_FCCU_FHFLTS0_0_STAT18_MASK           (0x40000U)
#define AON_FCCU_FHFLTS0_0_STAT18_SHIFT          (18U)
/*! STAT18 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT18(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT18_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT18_MASK)

#define AON_FCCU_FHFLTS0_0_STAT19_MASK           (0x80000U)
#define AON_FCCU_FHFLTS0_0_STAT19_SHIFT          (19U)
/*! STAT19 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT19(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT19_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT19_MASK)

#define AON_FCCU_FHFLTS0_0_STAT20_MASK           (0x100000U)
#define AON_FCCU_FHFLTS0_0_STAT20_SHIFT          (20U)
/*! STAT20 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT20(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT20_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT20_MASK)

#define AON_FCCU_FHFLTS0_0_STAT21_MASK           (0x200000U)
#define AON_FCCU_FHFLTS0_0_STAT21_SHIFT          (21U)
/*! STAT21 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT21(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT21_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT21_MASK)

#define AON_FCCU_FHFLTS0_0_STAT22_MASK           (0x400000U)
#define AON_FCCU_FHFLTS0_0_STAT22_SHIFT          (22U)
/*! STAT22 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT22(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT22_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT22_MASK)

#define AON_FCCU_FHFLTS0_0_STAT23_MASK           (0x800000U)
#define AON_FCCU_FHFLTS0_0_STAT23_SHIFT          (23U)
/*! STAT23 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT23(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT23_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT23_MASK)

#define AON_FCCU_FHFLTS0_0_STAT24_MASK           (0x1000000U)
#define AON_FCCU_FHFLTS0_0_STAT24_SHIFT          (24U)
/*! STAT24 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT24(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT24_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT24_MASK)

#define AON_FCCU_FHFLTS0_0_STAT25_MASK           (0x2000000U)
#define AON_FCCU_FHFLTS0_0_STAT25_SHIFT          (25U)
/*! STAT25 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT25(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT25_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT25_MASK)

#define AON_FCCU_FHFLTS0_0_STAT26_MASK           (0x4000000U)
#define AON_FCCU_FHFLTS0_0_STAT26_SHIFT          (26U)
/*! STAT26 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT26(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT26_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT26_MASK)

#define AON_FCCU_FHFLTS0_0_STAT27_MASK           (0x8000000U)
#define AON_FCCU_FHFLTS0_0_STAT27_SHIFT          (27U)
/*! STAT27 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT27(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT27_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT27_MASK)

#define AON_FCCU_FHFLTS0_0_STAT28_MASK           (0x10000000U)
#define AON_FCCU_FHFLTS0_0_STAT28_SHIFT          (28U)
/*! STAT28 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT28(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT28_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT28_MASK)

#define AON_FCCU_FHFLTS0_0_STAT29_MASK           (0x20000000U)
#define AON_FCCU_FHFLTS0_0_STAT29_SHIFT          (29U)
/*! STAT29 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT29(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT29_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT29_MASK)

#define AON_FCCU_FHFLTS0_0_STAT30_MASK           (0x40000000U)
#define AON_FCCU_FHFLTS0_0_STAT30_SHIFT          (30U)
/*! STAT30 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT30(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT30_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT30_MASK)

#define AON_FCCU_FHFLTS0_0_STAT31_MASK           (0x80000000U)
#define AON_FCCU_FHFLTS0_0_STAT31_SHIFT          (31U)
/*! STAT31 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_0_STAT31(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_0_STAT31_SHIFT)) & AON_FCCU_FHFLTS0_0_STAT31_MASK)
/*! @} */

/*! @name FHFLTS0_1 - Fault Status */
/*! @{ */

#define AON_FCCU_FHFLTS0_1_STAT32_MASK           (0x1U)
#define AON_FCCU_FHFLTS0_1_STAT32_SHIFT          (0U)
/*! STAT32 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT32(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT32_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT32_MASK)

#define AON_FCCU_FHFLTS0_1_STAT33_MASK           (0x2U)
#define AON_FCCU_FHFLTS0_1_STAT33_SHIFT          (1U)
/*! STAT33 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT33(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT33_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT33_MASK)

#define AON_FCCU_FHFLTS0_1_STAT34_MASK           (0x4U)
#define AON_FCCU_FHFLTS0_1_STAT34_SHIFT          (2U)
/*! STAT34 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT34(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT34_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT34_MASK)

#define AON_FCCU_FHFLTS0_1_STAT35_MASK           (0x8U)
#define AON_FCCU_FHFLTS0_1_STAT35_SHIFT          (3U)
/*! STAT35 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT35(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT35_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT35_MASK)

#define AON_FCCU_FHFLTS0_1_STAT36_MASK           (0x10U)
#define AON_FCCU_FHFLTS0_1_STAT36_SHIFT          (4U)
/*! STAT36 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT36(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT36_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT36_MASK)

#define AON_FCCU_FHFLTS0_1_STAT37_MASK           (0x20U)
#define AON_FCCU_FHFLTS0_1_STAT37_SHIFT          (5U)
/*! STAT37 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT37(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT37_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT37_MASK)

#define AON_FCCU_FHFLTS0_1_STAT38_MASK           (0x40U)
#define AON_FCCU_FHFLTS0_1_STAT38_SHIFT          (6U)
/*! STAT38 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT38(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT38_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT38_MASK)

#define AON_FCCU_FHFLTS0_1_STAT39_MASK           (0x80U)
#define AON_FCCU_FHFLTS0_1_STAT39_SHIFT          (7U)
/*! STAT39 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT39(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT39_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT39_MASK)

#define AON_FCCU_FHFLTS0_1_STAT40_MASK           (0x100U)
#define AON_FCCU_FHFLTS0_1_STAT40_SHIFT          (8U)
/*! STAT40 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT40(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT40_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT40_MASK)

#define AON_FCCU_FHFLTS0_1_STAT41_MASK           (0x200U)
#define AON_FCCU_FHFLTS0_1_STAT41_SHIFT          (9U)
/*! STAT41 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT41(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT41_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT41_MASK)

#define AON_FCCU_FHFLTS0_1_STAT42_MASK           (0x400U)
#define AON_FCCU_FHFLTS0_1_STAT42_SHIFT          (10U)
/*! STAT42 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT42(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT42_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT42_MASK)

#define AON_FCCU_FHFLTS0_1_STAT43_MASK           (0x800U)
#define AON_FCCU_FHFLTS0_1_STAT43_SHIFT          (11U)
/*! STAT43 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT43(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT43_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT43_MASK)

#define AON_FCCU_FHFLTS0_1_STAT44_MASK           (0x1000U)
#define AON_FCCU_FHFLTS0_1_STAT44_SHIFT          (12U)
/*! STAT44 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT44(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT44_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT44_MASK)

#define AON_FCCU_FHFLTS0_1_STAT45_MASK           (0x2000U)
#define AON_FCCU_FHFLTS0_1_STAT45_SHIFT          (13U)
/*! STAT45 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT45(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT45_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT45_MASK)

#define AON_FCCU_FHFLTS0_1_STAT46_MASK           (0x4000U)
#define AON_FCCU_FHFLTS0_1_STAT46_SHIFT          (14U)
/*! STAT46 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT46(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT46_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT46_MASK)

#define AON_FCCU_FHFLTS0_1_STAT47_MASK           (0x8000U)
#define AON_FCCU_FHFLTS0_1_STAT47_SHIFT          (15U)
/*! STAT47 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT47(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT47_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT47_MASK)

#define AON_FCCU_FHFLTS0_1_STAT48_MASK           (0x10000U)
#define AON_FCCU_FHFLTS0_1_STAT48_SHIFT          (16U)
/*! STAT48 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT48(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT48_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT48_MASK)

#define AON_FCCU_FHFLTS0_1_STAT49_MASK           (0x20000U)
#define AON_FCCU_FHFLTS0_1_STAT49_SHIFT          (17U)
/*! STAT49 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT49(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT49_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT49_MASK)

#define AON_FCCU_FHFLTS0_1_STAT50_MASK           (0x40000U)
#define AON_FCCU_FHFLTS0_1_STAT50_SHIFT          (18U)
/*! STAT50 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT50(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT50_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT50_MASK)

#define AON_FCCU_FHFLTS0_1_STAT51_MASK           (0x80000U)
#define AON_FCCU_FHFLTS0_1_STAT51_SHIFT          (19U)
/*! STAT51 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT51(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT51_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT51_MASK)

#define AON_FCCU_FHFLTS0_1_STAT52_MASK           (0x100000U)
#define AON_FCCU_FHFLTS0_1_STAT52_SHIFT          (20U)
/*! STAT52 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT52(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT52_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT52_MASK)

#define AON_FCCU_FHFLTS0_1_STAT53_MASK           (0x200000U)
#define AON_FCCU_FHFLTS0_1_STAT53_SHIFT          (21U)
/*! STAT53 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT53(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT53_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT53_MASK)

#define AON_FCCU_FHFLTS0_1_STAT54_MASK           (0x400000U)
#define AON_FCCU_FHFLTS0_1_STAT54_SHIFT          (22U)
/*! STAT54 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT54(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT54_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT54_MASK)

#define AON_FCCU_FHFLTS0_1_STAT55_MASK           (0x800000U)
#define AON_FCCU_FHFLTS0_1_STAT55_SHIFT          (23U)
/*! STAT55 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT55(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT55_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT55_MASK)

#define AON_FCCU_FHFLTS0_1_STAT56_MASK           (0x1000000U)
#define AON_FCCU_FHFLTS0_1_STAT56_SHIFT          (24U)
/*! STAT56 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT56(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT56_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT56_MASK)

#define AON_FCCU_FHFLTS0_1_STAT57_MASK           (0x2000000U)
#define AON_FCCU_FHFLTS0_1_STAT57_SHIFT          (25U)
/*! STAT57 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT57(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT57_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT57_MASK)

#define AON_FCCU_FHFLTS0_1_STAT58_MASK           (0x4000000U)
#define AON_FCCU_FHFLTS0_1_STAT58_SHIFT          (26U)
/*! STAT58 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT58(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT58_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT58_MASK)

#define AON_FCCU_FHFLTS0_1_STAT59_MASK           (0x8000000U)
#define AON_FCCU_FHFLTS0_1_STAT59_SHIFT          (27U)
/*! STAT59 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT59(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT59_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT59_MASK)

#define AON_FCCU_FHFLTS0_1_STAT60_MASK           (0x10000000U)
#define AON_FCCU_FHFLTS0_1_STAT60_SHIFT          (28U)
/*! STAT60 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT60(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT60_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT60_MASK)

#define AON_FCCU_FHFLTS0_1_STAT61_MASK           (0x20000000U)
#define AON_FCCU_FHFLTS0_1_STAT61_SHIFT          (29U)
/*! STAT61 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT61(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT61_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT61_MASK)

#define AON_FCCU_FHFLTS0_1_STAT62_MASK           (0x40000000U)
#define AON_FCCU_FHFLTS0_1_STAT62_SHIFT          (30U)
/*! STAT62 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT62(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT62_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT62_MASK)

#define AON_FCCU_FHFLTS0_1_STAT63_MASK           (0x80000000U)
#define AON_FCCU_FHFLTS0_1_STAT63_SHIFT          (31U)
/*! STAT63 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_1_STAT63(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_1_STAT63_SHIFT)) & AON_FCCU_FHFLTS0_1_STAT63_MASK)
/*! @} */

/*! @name FHFLTS0_2 - Fault Status */
/*! @{ */

#define AON_FCCU_FHFLTS0_2_STAT64_MASK           (0x1U)
#define AON_FCCU_FHFLTS0_2_STAT64_SHIFT          (0U)
/*! STAT64 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT64(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT64_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT64_MASK)

#define AON_FCCU_FHFLTS0_2_STAT65_MASK           (0x2U)
#define AON_FCCU_FHFLTS0_2_STAT65_SHIFT          (1U)
/*! STAT65 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT65(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT65_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT65_MASK)

#define AON_FCCU_FHFLTS0_2_STAT66_MASK           (0x4U)
#define AON_FCCU_FHFLTS0_2_STAT66_SHIFT          (2U)
/*! STAT66 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT66(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT66_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT66_MASK)

#define AON_FCCU_FHFLTS0_2_STAT67_MASK           (0x8U)
#define AON_FCCU_FHFLTS0_2_STAT67_SHIFT          (3U)
/*! STAT67 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT67(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT67_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT67_MASK)

#define AON_FCCU_FHFLTS0_2_STAT68_MASK           (0x10U)
#define AON_FCCU_FHFLTS0_2_STAT68_SHIFT          (4U)
/*! STAT68 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT68(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT68_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT68_MASK)

#define AON_FCCU_FHFLTS0_2_STAT69_MASK           (0x20U)
#define AON_FCCU_FHFLTS0_2_STAT69_SHIFT          (5U)
/*! STAT69 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT69(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT69_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT69_MASK)

#define AON_FCCU_FHFLTS0_2_STAT70_MASK           (0x40U)
#define AON_FCCU_FHFLTS0_2_STAT70_SHIFT          (6U)
/*! STAT70 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT70(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT70_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT70_MASK)

#define AON_FCCU_FHFLTS0_2_STAT71_MASK           (0x80U)
#define AON_FCCU_FHFLTS0_2_STAT71_SHIFT          (7U)
/*! STAT71 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT71(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT71_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT71_MASK)

#define AON_FCCU_FHFLTS0_2_STAT72_MASK           (0x100U)
#define AON_FCCU_FHFLTS0_2_STAT72_SHIFT          (8U)
/*! STAT72 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT72(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT72_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT72_MASK)

#define AON_FCCU_FHFLTS0_2_STAT73_MASK           (0x200U)
#define AON_FCCU_FHFLTS0_2_STAT73_SHIFT          (9U)
/*! STAT73 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT73(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT73_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT73_MASK)

#define AON_FCCU_FHFLTS0_2_STAT74_MASK           (0x400U)
#define AON_FCCU_FHFLTS0_2_STAT74_SHIFT          (10U)
/*! STAT74 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT74(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT74_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT74_MASK)

#define AON_FCCU_FHFLTS0_2_STAT75_MASK           (0x800U)
#define AON_FCCU_FHFLTS0_2_STAT75_SHIFT          (11U)
/*! STAT75 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT75(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT75_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT75_MASK)

#define AON_FCCU_FHFLTS0_2_STAT76_MASK           (0x1000U)
#define AON_FCCU_FHFLTS0_2_STAT76_SHIFT          (12U)
/*! STAT76 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT76(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT76_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT76_MASK)

#define AON_FCCU_FHFLTS0_2_STAT77_MASK           (0x2000U)
#define AON_FCCU_FHFLTS0_2_STAT77_SHIFT          (13U)
/*! STAT77 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT77(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT77_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT77_MASK)

#define AON_FCCU_FHFLTS0_2_STAT78_MASK           (0x4000U)
#define AON_FCCU_FHFLTS0_2_STAT78_SHIFT          (14U)
/*! STAT78 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT78(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT78_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT78_MASK)

#define AON_FCCU_FHFLTS0_2_STAT79_MASK           (0x8000U)
#define AON_FCCU_FHFLTS0_2_STAT79_SHIFT          (15U)
/*! STAT79 - Fault Status
 *  0b0..No effect
 *  0b0..Not latched
 *  0b1..Deasserts (clear)
 *  0b1..Latched
 */
#define AON_FCCU_FHFLTS0_2_STAT79(x)             (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTS0_2_STAT79_SHIFT)) & AON_FCCU_FHFLTS0_2_STAT79_MASK)
/*! @} */

/*! @name FHFLTRKC0_0 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_0_RKNSEL0_MASK        (0x7U)
#define AON_FCCU_FHFLTRKC0_0_RKNSEL0_SHIFT       (0U)
/*! RKNSEL0 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_0_RKNSEL0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_0_RKNSEL0_SHIFT)) & AON_FCCU_FHFLTRKC0_0_RKNSEL0_MASK)

#define AON_FCCU_FHFLTRKC0_0_RKNSEL1_MASK        (0x700U)
#define AON_FCCU_FHFLTRKC0_0_RKNSEL1_SHIFT       (8U)
/*! RKNSEL1 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_0_RKNSEL1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_0_RKNSEL1_SHIFT)) & AON_FCCU_FHFLTRKC0_0_RKNSEL1_MASK)

#define AON_FCCU_FHFLTRKC0_0_RKNSEL2_MASK        (0x70000U)
#define AON_FCCU_FHFLTRKC0_0_RKNSEL2_SHIFT       (16U)
/*! RKNSEL2 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_0_RKNSEL2(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_0_RKNSEL2_SHIFT)) & AON_FCCU_FHFLTRKC0_0_RKNSEL2_MASK)

#define AON_FCCU_FHFLTRKC0_0_RKNSEL3_MASK        (0x7000000U)
#define AON_FCCU_FHFLTRKC0_0_RKNSEL3_SHIFT       (24U)
/*! RKNSEL3 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_0_RKNSEL3(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_0_RKNSEL3_SHIFT)) & AON_FCCU_FHFLTRKC0_0_RKNSEL3_MASK)
/*! @} */

/*! @name FHFLTRKC0_1 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_1_RKNSEL4_MASK        (0x7U)
#define AON_FCCU_FHFLTRKC0_1_RKNSEL4_SHIFT       (0U)
/*! RKNSEL4 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_1_RKNSEL4(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_1_RKNSEL4_SHIFT)) & AON_FCCU_FHFLTRKC0_1_RKNSEL4_MASK)

#define AON_FCCU_FHFLTRKC0_1_RKNSEL5_MASK        (0x700U)
#define AON_FCCU_FHFLTRKC0_1_RKNSEL5_SHIFT       (8U)
/*! RKNSEL5 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_1_RKNSEL5(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_1_RKNSEL5_SHIFT)) & AON_FCCU_FHFLTRKC0_1_RKNSEL5_MASK)

#define AON_FCCU_FHFLTRKC0_1_RKNSEL6_MASK        (0x70000U)
#define AON_FCCU_FHFLTRKC0_1_RKNSEL6_SHIFT       (16U)
/*! RKNSEL6 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_1_RKNSEL6(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_1_RKNSEL6_SHIFT)) & AON_FCCU_FHFLTRKC0_1_RKNSEL6_MASK)

#define AON_FCCU_FHFLTRKC0_1_RKNSEL7_MASK        (0x7000000U)
#define AON_FCCU_FHFLTRKC0_1_RKNSEL7_SHIFT       (24U)
/*! RKNSEL7 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_1_RKNSEL7(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_1_RKNSEL7_SHIFT)) & AON_FCCU_FHFLTRKC0_1_RKNSEL7_MASK)
/*! @} */

/*! @name FHFLTRKC0_2 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_2_RKNSEL8_MASK        (0x7U)
#define AON_FCCU_FHFLTRKC0_2_RKNSEL8_SHIFT       (0U)
/*! RKNSEL8 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_2_RKNSEL8(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_2_RKNSEL8_SHIFT)) & AON_FCCU_FHFLTRKC0_2_RKNSEL8_MASK)

#define AON_FCCU_FHFLTRKC0_2_RKNSEL9_MASK        (0x700U)
#define AON_FCCU_FHFLTRKC0_2_RKNSEL9_SHIFT       (8U)
/*! RKNSEL9 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_2_RKNSEL9(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_2_RKNSEL9_SHIFT)) & AON_FCCU_FHFLTRKC0_2_RKNSEL9_MASK)

#define AON_FCCU_FHFLTRKC0_2_RKNSEL10_MASK       (0x70000U)
#define AON_FCCU_FHFLTRKC0_2_RKNSEL10_SHIFT      (16U)
/*! RKNSEL10 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_2_RKNSEL10(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_2_RKNSEL10_SHIFT)) & AON_FCCU_FHFLTRKC0_2_RKNSEL10_MASK)

#define AON_FCCU_FHFLTRKC0_2_RKNSEL11_MASK       (0x7000000U)
#define AON_FCCU_FHFLTRKC0_2_RKNSEL11_SHIFT      (24U)
/*! RKNSEL11 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_2_RKNSEL11(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_2_RKNSEL11_SHIFT)) & AON_FCCU_FHFLTRKC0_2_RKNSEL11_MASK)
/*! @} */

/*! @name FHFLTRKC0_3 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_3_RKNSEL12_MASK       (0x7U)
#define AON_FCCU_FHFLTRKC0_3_RKNSEL12_SHIFT      (0U)
/*! RKNSEL12 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_3_RKNSEL12(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_3_RKNSEL12_SHIFT)) & AON_FCCU_FHFLTRKC0_3_RKNSEL12_MASK)

#define AON_FCCU_FHFLTRKC0_3_RKNSEL13_MASK       (0x700U)
#define AON_FCCU_FHFLTRKC0_3_RKNSEL13_SHIFT      (8U)
/*! RKNSEL13 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_3_RKNSEL13(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_3_RKNSEL13_SHIFT)) & AON_FCCU_FHFLTRKC0_3_RKNSEL13_MASK)

#define AON_FCCU_FHFLTRKC0_3_RKNSEL14_MASK       (0x70000U)
#define AON_FCCU_FHFLTRKC0_3_RKNSEL14_SHIFT      (16U)
/*! RKNSEL14 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_3_RKNSEL14(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_3_RKNSEL14_SHIFT)) & AON_FCCU_FHFLTRKC0_3_RKNSEL14_MASK)

#define AON_FCCU_FHFLTRKC0_3_RKNSEL15_MASK       (0x7000000U)
#define AON_FCCU_FHFLTRKC0_3_RKNSEL15_SHIFT      (24U)
/*! RKNSEL15 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_3_RKNSEL15(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_3_RKNSEL15_SHIFT)) & AON_FCCU_FHFLTRKC0_3_RKNSEL15_MASK)
/*! @} */

/*! @name FHFLTRKC0_4 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_4_RKNSEL16_MASK       (0x7U)
#define AON_FCCU_FHFLTRKC0_4_RKNSEL16_SHIFT      (0U)
/*! RKNSEL16 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_4_RKNSEL16(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_4_RKNSEL16_SHIFT)) & AON_FCCU_FHFLTRKC0_4_RKNSEL16_MASK)

#define AON_FCCU_FHFLTRKC0_4_RKNSEL17_MASK       (0x700U)
#define AON_FCCU_FHFLTRKC0_4_RKNSEL17_SHIFT      (8U)
/*! RKNSEL17 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_4_RKNSEL17(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_4_RKNSEL17_SHIFT)) & AON_FCCU_FHFLTRKC0_4_RKNSEL17_MASK)

#define AON_FCCU_FHFLTRKC0_4_RKNSEL18_MASK       (0x70000U)
#define AON_FCCU_FHFLTRKC0_4_RKNSEL18_SHIFT      (16U)
/*! RKNSEL18 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_4_RKNSEL18(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_4_RKNSEL18_SHIFT)) & AON_FCCU_FHFLTRKC0_4_RKNSEL18_MASK)

#define AON_FCCU_FHFLTRKC0_4_RKNSEL19_MASK       (0x7000000U)
#define AON_FCCU_FHFLTRKC0_4_RKNSEL19_SHIFT      (24U)
/*! RKNSEL19 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_4_RKNSEL19(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_4_RKNSEL19_SHIFT)) & AON_FCCU_FHFLTRKC0_4_RKNSEL19_MASK)
/*! @} */

/*! @name FHFLTRKC0_5 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_5_RKNSEL20_MASK       (0x7U)
#define AON_FCCU_FHFLTRKC0_5_RKNSEL20_SHIFT      (0U)
/*! RKNSEL20 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_5_RKNSEL20(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_5_RKNSEL20_SHIFT)) & AON_FCCU_FHFLTRKC0_5_RKNSEL20_MASK)

#define AON_FCCU_FHFLTRKC0_5_RKNSEL21_MASK       (0x700U)
#define AON_FCCU_FHFLTRKC0_5_RKNSEL21_SHIFT      (8U)
/*! RKNSEL21 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_5_RKNSEL21(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_5_RKNSEL21_SHIFT)) & AON_FCCU_FHFLTRKC0_5_RKNSEL21_MASK)

#define AON_FCCU_FHFLTRKC0_5_RKNSEL22_MASK       (0x70000U)
#define AON_FCCU_FHFLTRKC0_5_RKNSEL22_SHIFT      (16U)
/*! RKNSEL22 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_5_RKNSEL22(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_5_RKNSEL22_SHIFT)) & AON_FCCU_FHFLTRKC0_5_RKNSEL22_MASK)

#define AON_FCCU_FHFLTRKC0_5_RKNSEL23_MASK       (0x7000000U)
#define AON_FCCU_FHFLTRKC0_5_RKNSEL23_SHIFT      (24U)
/*! RKNSEL23 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_5_RKNSEL23(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_5_RKNSEL23_SHIFT)) & AON_FCCU_FHFLTRKC0_5_RKNSEL23_MASK)
/*! @} */

/*! @name FHFLTRKC0_6 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_6_RKNSEL24_MASK       (0x7U)
#define AON_FCCU_FHFLTRKC0_6_RKNSEL24_SHIFT      (0U)
/*! RKNSEL24 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_6_RKNSEL24(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_6_RKNSEL24_SHIFT)) & AON_FCCU_FHFLTRKC0_6_RKNSEL24_MASK)

#define AON_FCCU_FHFLTRKC0_6_RKNSEL25_MASK       (0x700U)
#define AON_FCCU_FHFLTRKC0_6_RKNSEL25_SHIFT      (8U)
/*! RKNSEL25 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_6_RKNSEL25(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_6_RKNSEL25_SHIFT)) & AON_FCCU_FHFLTRKC0_6_RKNSEL25_MASK)

#define AON_FCCU_FHFLTRKC0_6_RKNSEL26_MASK       (0x70000U)
#define AON_FCCU_FHFLTRKC0_6_RKNSEL26_SHIFT      (16U)
/*! RKNSEL26 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_6_RKNSEL26(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_6_RKNSEL26_SHIFT)) & AON_FCCU_FHFLTRKC0_6_RKNSEL26_MASK)

#define AON_FCCU_FHFLTRKC0_6_RKNSEL27_MASK       (0x7000000U)
#define AON_FCCU_FHFLTRKC0_6_RKNSEL27_SHIFT      (24U)
/*! RKNSEL27 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_6_RKNSEL27(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_6_RKNSEL27_SHIFT)) & AON_FCCU_FHFLTRKC0_6_RKNSEL27_MASK)
/*! @} */

/*! @name FHFLTRKC0_7 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_7_RKNSEL28_MASK       (0x7U)
#define AON_FCCU_FHFLTRKC0_7_RKNSEL28_SHIFT      (0U)
/*! RKNSEL28 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_7_RKNSEL28(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_7_RKNSEL28_SHIFT)) & AON_FCCU_FHFLTRKC0_7_RKNSEL28_MASK)

#define AON_FCCU_FHFLTRKC0_7_RKNSEL29_MASK       (0x700U)
#define AON_FCCU_FHFLTRKC0_7_RKNSEL29_SHIFT      (8U)
/*! RKNSEL29 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_7_RKNSEL29(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_7_RKNSEL29_SHIFT)) & AON_FCCU_FHFLTRKC0_7_RKNSEL29_MASK)

#define AON_FCCU_FHFLTRKC0_7_RKNSEL30_MASK       (0x70000U)
#define AON_FCCU_FHFLTRKC0_7_RKNSEL30_SHIFT      (16U)
/*! RKNSEL30 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_7_RKNSEL30(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_7_RKNSEL30_SHIFT)) & AON_FCCU_FHFLTRKC0_7_RKNSEL30_MASK)

#define AON_FCCU_FHFLTRKC0_7_RKNSEL31_MASK       (0x7000000U)
#define AON_FCCU_FHFLTRKC0_7_RKNSEL31_SHIFT      (24U)
/*! RKNSEL31 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_7_RKNSEL31(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_7_RKNSEL31_SHIFT)) & AON_FCCU_FHFLTRKC0_7_RKNSEL31_MASK)
/*! @} */

/*! @name FHFLTRKC0_8 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_8_RKNSEL32_MASK       (0x7U)
#define AON_FCCU_FHFLTRKC0_8_RKNSEL32_SHIFT      (0U)
/*! RKNSEL32 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_8_RKNSEL32(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_8_RKNSEL32_SHIFT)) & AON_FCCU_FHFLTRKC0_8_RKNSEL32_MASK)

#define AON_FCCU_FHFLTRKC0_8_RKNSEL33_MASK       (0x700U)
#define AON_FCCU_FHFLTRKC0_8_RKNSEL33_SHIFT      (8U)
/*! RKNSEL33 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_8_RKNSEL33(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_8_RKNSEL33_SHIFT)) & AON_FCCU_FHFLTRKC0_8_RKNSEL33_MASK)

#define AON_FCCU_FHFLTRKC0_8_RKNSEL34_MASK       (0x70000U)
#define AON_FCCU_FHFLTRKC0_8_RKNSEL34_SHIFT      (16U)
/*! RKNSEL34 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_8_RKNSEL34(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_8_RKNSEL34_SHIFT)) & AON_FCCU_FHFLTRKC0_8_RKNSEL34_MASK)

#define AON_FCCU_FHFLTRKC0_8_RKNSEL35_MASK       (0x7000000U)
#define AON_FCCU_FHFLTRKC0_8_RKNSEL35_SHIFT      (24U)
/*! RKNSEL35 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_8_RKNSEL35(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_8_RKNSEL35_SHIFT)) & AON_FCCU_FHFLTRKC0_8_RKNSEL35_MASK)
/*! @} */

/*! @name FHFLTRKC0_9 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_9_RKNSEL36_MASK       (0x7U)
#define AON_FCCU_FHFLTRKC0_9_RKNSEL36_SHIFT      (0U)
/*! RKNSEL36 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_9_RKNSEL36(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_9_RKNSEL36_SHIFT)) & AON_FCCU_FHFLTRKC0_9_RKNSEL36_MASK)

#define AON_FCCU_FHFLTRKC0_9_RKNSEL37_MASK       (0x700U)
#define AON_FCCU_FHFLTRKC0_9_RKNSEL37_SHIFT      (8U)
/*! RKNSEL37 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_9_RKNSEL37(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_9_RKNSEL37_SHIFT)) & AON_FCCU_FHFLTRKC0_9_RKNSEL37_MASK)

#define AON_FCCU_FHFLTRKC0_9_RKNSEL38_MASK       (0x70000U)
#define AON_FCCU_FHFLTRKC0_9_RKNSEL38_SHIFT      (16U)
/*! RKNSEL38 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_9_RKNSEL38(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_9_RKNSEL38_SHIFT)) & AON_FCCU_FHFLTRKC0_9_RKNSEL38_MASK)

#define AON_FCCU_FHFLTRKC0_9_RKNSEL39_MASK       (0x7000000U)
#define AON_FCCU_FHFLTRKC0_9_RKNSEL39_SHIFT      (24U)
/*! RKNSEL39 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_9_RKNSEL39(x)         (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_9_RKNSEL39_SHIFT)) & AON_FCCU_FHFLTRKC0_9_RKNSEL39_MASK)
/*! @} */

/*! @name FHFLTRKC0_10 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_10_RKNSEL40_MASK      (0x7U)
#define AON_FCCU_FHFLTRKC0_10_RKNSEL40_SHIFT     (0U)
/*! RKNSEL40 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_10_RKNSEL40(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_10_RKNSEL40_SHIFT)) & AON_FCCU_FHFLTRKC0_10_RKNSEL40_MASK)

#define AON_FCCU_FHFLTRKC0_10_RKNSEL41_MASK      (0x700U)
#define AON_FCCU_FHFLTRKC0_10_RKNSEL41_SHIFT     (8U)
/*! RKNSEL41 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_10_RKNSEL41(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_10_RKNSEL41_SHIFT)) & AON_FCCU_FHFLTRKC0_10_RKNSEL41_MASK)

#define AON_FCCU_FHFLTRKC0_10_RKNSEL42_MASK      (0x70000U)
#define AON_FCCU_FHFLTRKC0_10_RKNSEL42_SHIFT     (16U)
/*! RKNSEL42 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_10_RKNSEL42(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_10_RKNSEL42_SHIFT)) & AON_FCCU_FHFLTRKC0_10_RKNSEL42_MASK)

#define AON_FCCU_FHFLTRKC0_10_RKNSEL43_MASK      (0x7000000U)
#define AON_FCCU_FHFLTRKC0_10_RKNSEL43_SHIFT     (24U)
/*! RKNSEL43 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_10_RKNSEL43(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_10_RKNSEL43_SHIFT)) & AON_FCCU_FHFLTRKC0_10_RKNSEL43_MASK)
/*! @} */

/*! @name FHFLTRKC0_11 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_11_RKNSEL44_MASK      (0x7U)
#define AON_FCCU_FHFLTRKC0_11_RKNSEL44_SHIFT     (0U)
/*! RKNSEL44 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_11_RKNSEL44(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_11_RKNSEL44_SHIFT)) & AON_FCCU_FHFLTRKC0_11_RKNSEL44_MASK)

#define AON_FCCU_FHFLTRKC0_11_RKNSEL45_MASK      (0x700U)
#define AON_FCCU_FHFLTRKC0_11_RKNSEL45_SHIFT     (8U)
/*! RKNSEL45 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_11_RKNSEL45(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_11_RKNSEL45_SHIFT)) & AON_FCCU_FHFLTRKC0_11_RKNSEL45_MASK)

#define AON_FCCU_FHFLTRKC0_11_RKNSEL46_MASK      (0x70000U)
#define AON_FCCU_FHFLTRKC0_11_RKNSEL46_SHIFT     (16U)
/*! RKNSEL46 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_11_RKNSEL46(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_11_RKNSEL46_SHIFT)) & AON_FCCU_FHFLTRKC0_11_RKNSEL46_MASK)

#define AON_FCCU_FHFLTRKC0_11_RKNSEL47_MASK      (0x7000000U)
#define AON_FCCU_FHFLTRKC0_11_RKNSEL47_SHIFT     (24U)
/*! RKNSEL47 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_11_RKNSEL47(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_11_RKNSEL47_SHIFT)) & AON_FCCU_FHFLTRKC0_11_RKNSEL47_MASK)
/*! @} */

/*! @name FHFLTRKC0_12 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_12_RKNSEL48_MASK      (0x7U)
#define AON_FCCU_FHFLTRKC0_12_RKNSEL48_SHIFT     (0U)
/*! RKNSEL48 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_12_RKNSEL48(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_12_RKNSEL48_SHIFT)) & AON_FCCU_FHFLTRKC0_12_RKNSEL48_MASK)

#define AON_FCCU_FHFLTRKC0_12_RKNSEL49_MASK      (0x700U)
#define AON_FCCU_FHFLTRKC0_12_RKNSEL49_SHIFT     (8U)
/*! RKNSEL49 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_12_RKNSEL49(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_12_RKNSEL49_SHIFT)) & AON_FCCU_FHFLTRKC0_12_RKNSEL49_MASK)

#define AON_FCCU_FHFLTRKC0_12_RKNSEL50_MASK      (0x70000U)
#define AON_FCCU_FHFLTRKC0_12_RKNSEL50_SHIFT     (16U)
/*! RKNSEL50 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_12_RKNSEL50(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_12_RKNSEL50_SHIFT)) & AON_FCCU_FHFLTRKC0_12_RKNSEL50_MASK)

#define AON_FCCU_FHFLTRKC0_12_RKNSEL51_MASK      (0x7000000U)
#define AON_FCCU_FHFLTRKC0_12_RKNSEL51_SHIFT     (24U)
/*! RKNSEL51 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_12_RKNSEL51(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_12_RKNSEL51_SHIFT)) & AON_FCCU_FHFLTRKC0_12_RKNSEL51_MASK)
/*! @} */

/*! @name FHFLTRKC0_13 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_13_RKNSEL52_MASK      (0x7U)
#define AON_FCCU_FHFLTRKC0_13_RKNSEL52_SHIFT     (0U)
/*! RKNSEL52 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_13_RKNSEL52(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_13_RKNSEL52_SHIFT)) & AON_FCCU_FHFLTRKC0_13_RKNSEL52_MASK)

#define AON_FCCU_FHFLTRKC0_13_RKNSEL53_MASK      (0x700U)
#define AON_FCCU_FHFLTRKC0_13_RKNSEL53_SHIFT     (8U)
/*! RKNSEL53 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_13_RKNSEL53(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_13_RKNSEL53_SHIFT)) & AON_FCCU_FHFLTRKC0_13_RKNSEL53_MASK)

#define AON_FCCU_FHFLTRKC0_13_RKNSEL54_MASK      (0x70000U)
#define AON_FCCU_FHFLTRKC0_13_RKNSEL54_SHIFT     (16U)
/*! RKNSEL54 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_13_RKNSEL54(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_13_RKNSEL54_SHIFT)) & AON_FCCU_FHFLTRKC0_13_RKNSEL54_MASK)

#define AON_FCCU_FHFLTRKC0_13_RKNSEL55_MASK      (0x7000000U)
#define AON_FCCU_FHFLTRKC0_13_RKNSEL55_SHIFT     (24U)
/*! RKNSEL55 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_13_RKNSEL55(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_13_RKNSEL55_SHIFT)) & AON_FCCU_FHFLTRKC0_13_RKNSEL55_MASK)
/*! @} */

/*! @name FHFLTRKC0_14 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_14_RKNSEL56_MASK      (0x7U)
#define AON_FCCU_FHFLTRKC0_14_RKNSEL56_SHIFT     (0U)
/*! RKNSEL56 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_14_RKNSEL56(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_14_RKNSEL56_SHIFT)) & AON_FCCU_FHFLTRKC0_14_RKNSEL56_MASK)

#define AON_FCCU_FHFLTRKC0_14_RKNSEL57_MASK      (0x700U)
#define AON_FCCU_FHFLTRKC0_14_RKNSEL57_SHIFT     (8U)
/*! RKNSEL57 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_14_RKNSEL57(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_14_RKNSEL57_SHIFT)) & AON_FCCU_FHFLTRKC0_14_RKNSEL57_MASK)

#define AON_FCCU_FHFLTRKC0_14_RKNSEL58_MASK      (0x70000U)
#define AON_FCCU_FHFLTRKC0_14_RKNSEL58_SHIFT     (16U)
/*! RKNSEL58 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_14_RKNSEL58(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_14_RKNSEL58_SHIFT)) & AON_FCCU_FHFLTRKC0_14_RKNSEL58_MASK)

#define AON_FCCU_FHFLTRKC0_14_RKNSEL59_MASK      (0x7000000U)
#define AON_FCCU_FHFLTRKC0_14_RKNSEL59_SHIFT     (24U)
/*! RKNSEL59 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_14_RKNSEL59(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_14_RKNSEL59_SHIFT)) & AON_FCCU_FHFLTRKC0_14_RKNSEL59_MASK)
/*! @} */

/*! @name FHFLTRKC0_15 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_15_RKNSEL60_MASK      (0x7U)
#define AON_FCCU_FHFLTRKC0_15_RKNSEL60_SHIFT     (0U)
/*! RKNSEL60 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_15_RKNSEL60(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_15_RKNSEL60_SHIFT)) & AON_FCCU_FHFLTRKC0_15_RKNSEL60_MASK)

#define AON_FCCU_FHFLTRKC0_15_RKNSEL61_MASK      (0x700U)
#define AON_FCCU_FHFLTRKC0_15_RKNSEL61_SHIFT     (8U)
/*! RKNSEL61 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_15_RKNSEL61(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_15_RKNSEL61_SHIFT)) & AON_FCCU_FHFLTRKC0_15_RKNSEL61_MASK)

#define AON_FCCU_FHFLTRKC0_15_RKNSEL62_MASK      (0x70000U)
#define AON_FCCU_FHFLTRKC0_15_RKNSEL62_SHIFT     (16U)
/*! RKNSEL62 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_15_RKNSEL62(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_15_RKNSEL62_SHIFT)) & AON_FCCU_FHFLTRKC0_15_RKNSEL62_MASK)

#define AON_FCCU_FHFLTRKC0_15_RKNSEL63_MASK      (0x7000000U)
#define AON_FCCU_FHFLTRKC0_15_RKNSEL63_SHIFT     (24U)
/*! RKNSEL63 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_15_RKNSEL63(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_15_RKNSEL63_SHIFT)) & AON_FCCU_FHFLTRKC0_15_RKNSEL63_MASK)
/*! @} */

/*! @name FHFLTRKC0_16 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_16_RKNSEL64_MASK      (0x7U)
#define AON_FCCU_FHFLTRKC0_16_RKNSEL64_SHIFT     (0U)
/*! RKNSEL64 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_16_RKNSEL64(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_16_RKNSEL64_SHIFT)) & AON_FCCU_FHFLTRKC0_16_RKNSEL64_MASK)

#define AON_FCCU_FHFLTRKC0_16_RKNSEL65_MASK      (0x700U)
#define AON_FCCU_FHFLTRKC0_16_RKNSEL65_SHIFT     (8U)
/*! RKNSEL65 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_16_RKNSEL65(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_16_RKNSEL65_SHIFT)) & AON_FCCU_FHFLTRKC0_16_RKNSEL65_MASK)

#define AON_FCCU_FHFLTRKC0_16_RKNSEL66_MASK      (0x70000U)
#define AON_FCCU_FHFLTRKC0_16_RKNSEL66_SHIFT     (16U)
/*! RKNSEL66 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_16_RKNSEL66(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_16_RKNSEL66_SHIFT)) & AON_FCCU_FHFLTRKC0_16_RKNSEL66_MASK)

#define AON_FCCU_FHFLTRKC0_16_RKNSEL67_MASK      (0x7000000U)
#define AON_FCCU_FHFLTRKC0_16_RKNSEL67_SHIFT     (24U)
/*! RKNSEL67 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_16_RKNSEL67(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_16_RKNSEL67_SHIFT)) & AON_FCCU_FHFLTRKC0_16_RKNSEL67_MASK)
/*! @} */

/*! @name FHFLTRKC0_17 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_17_RKNSEL68_MASK      (0x7U)
#define AON_FCCU_FHFLTRKC0_17_RKNSEL68_SHIFT     (0U)
/*! RKNSEL68 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_17_RKNSEL68(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_17_RKNSEL68_SHIFT)) & AON_FCCU_FHFLTRKC0_17_RKNSEL68_MASK)

#define AON_FCCU_FHFLTRKC0_17_RKNSEL69_MASK      (0x700U)
#define AON_FCCU_FHFLTRKC0_17_RKNSEL69_SHIFT     (8U)
/*! RKNSEL69 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_17_RKNSEL69(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_17_RKNSEL69_SHIFT)) & AON_FCCU_FHFLTRKC0_17_RKNSEL69_MASK)

#define AON_FCCU_FHFLTRKC0_17_RKNSEL70_MASK      (0x70000U)
#define AON_FCCU_FHFLTRKC0_17_RKNSEL70_SHIFT     (16U)
/*! RKNSEL70 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_17_RKNSEL70(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_17_RKNSEL70_SHIFT)) & AON_FCCU_FHFLTRKC0_17_RKNSEL70_MASK)

#define AON_FCCU_FHFLTRKC0_17_RKNSEL71_MASK      (0x7000000U)
#define AON_FCCU_FHFLTRKC0_17_RKNSEL71_SHIFT     (24U)
/*! RKNSEL71 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_17_RKNSEL71(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_17_RKNSEL71_SHIFT)) & AON_FCCU_FHFLTRKC0_17_RKNSEL71_MASK)
/*! @} */

/*! @name FHFLTRKC0_18 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_18_RKNSEL72_MASK      (0x7U)
#define AON_FCCU_FHFLTRKC0_18_RKNSEL72_SHIFT     (0U)
/*! RKNSEL72 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_18_RKNSEL72(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_18_RKNSEL72_SHIFT)) & AON_FCCU_FHFLTRKC0_18_RKNSEL72_MASK)

#define AON_FCCU_FHFLTRKC0_18_RKNSEL73_MASK      (0x700U)
#define AON_FCCU_FHFLTRKC0_18_RKNSEL73_SHIFT     (8U)
/*! RKNSEL73 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_18_RKNSEL73(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_18_RKNSEL73_SHIFT)) & AON_FCCU_FHFLTRKC0_18_RKNSEL73_MASK)

#define AON_FCCU_FHFLTRKC0_18_RKNSEL74_MASK      (0x70000U)
#define AON_FCCU_FHFLTRKC0_18_RKNSEL74_SHIFT     (16U)
/*! RKNSEL74 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_18_RKNSEL74(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_18_RKNSEL74_SHIFT)) & AON_FCCU_FHFLTRKC0_18_RKNSEL74_MASK)

#define AON_FCCU_FHFLTRKC0_18_RKNSEL75_MASK      (0x7000000U)
#define AON_FCCU_FHFLTRKC0_18_RKNSEL75_SHIFT     (24U)
/*! RKNSEL75 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_18_RKNSEL75(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_18_RKNSEL75_SHIFT)) & AON_FCCU_FHFLTRKC0_18_RKNSEL75_MASK)
/*! @} */

/*! @name FHFLTRKC0_19 - Fault Reaction Set Configuration */
/*! @{ */

#define AON_FCCU_FHFLTRKC0_19_RKNSEL76_MASK      (0x7U)
#define AON_FCCU_FHFLTRKC0_19_RKNSEL76_SHIFT     (0U)
/*! RKNSEL76 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_19_RKNSEL76(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_19_RKNSEL76_SHIFT)) & AON_FCCU_FHFLTRKC0_19_RKNSEL76_MASK)

#define AON_FCCU_FHFLTRKC0_19_RKNSEL77_MASK      (0x700U)
#define AON_FCCU_FHFLTRKC0_19_RKNSEL77_SHIFT     (8U)
/*! RKNSEL77 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_19_RKNSEL77(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_19_RKNSEL77_SHIFT)) & AON_FCCU_FHFLTRKC0_19_RKNSEL77_MASK)

#define AON_FCCU_FHFLTRKC0_19_RKNSEL78_MASK      (0x70000U)
#define AON_FCCU_FHFLTRKC0_19_RKNSEL78_SHIFT     (16U)
/*! RKNSEL78 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_19_RKNSEL78(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_19_RKNSEL78_SHIFT)) & AON_FCCU_FHFLTRKC0_19_RKNSEL78_MASK)

#define AON_FCCU_FHFLTRKC0_19_RKNSEL79_MASK      (0x7000000U)
#define AON_FCCU_FHFLTRKC0_19_RKNSEL79_SHIFT     (24U)
/*! RKNSEL79 - Reaction Selection */
#define AON_FCCU_FHFLTRKC0_19_RKNSEL79(x)        (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHFLTRKC0_19_RKNSEL79_SHIFT)) & AON_FCCU_FHFLTRKC0_19_RKNSEL79_MASK)
/*! @} */

/*! @name FHIMRKC0_00 - Immediate Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHIMRKC0_00_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHIMRKC0_00_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_00_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_00_EOUTEN0_SHIFT)) & AON_FCCU_FHIMRKC0_00_EOUTEN0_MASK)

#define AON_FCCU_FHIMRKC0_00_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHIMRKC0_00_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_00_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_00_EOUTEN1_SHIFT)) & AON_FCCU_FHIMRKC0_00_EOUTEN1_MASK)

#define AON_FCCU_FHIMRKC0_00_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHIMRKC0_00_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_00_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_00_RKNEN0_SHIFT)) & AON_FCCU_FHIMRKC0_00_RKNEN0_MASK)

#define AON_FCCU_FHIMRKC0_00_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHIMRKC0_00_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_00_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_00_RKNEN1_SHIFT)) & AON_FCCU_FHIMRKC0_00_RKNEN1_MASK)

#define AON_FCCU_FHIMRKC0_00_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHIMRKC0_00_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_00_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_00_RKNEN2_SHIFT)) & AON_FCCU_FHIMRKC0_00_RKNEN2_MASK)

#define AON_FCCU_FHIMRKC0_00_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHIMRKC0_00_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_00_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_00_RKNEN3_SHIFT)) & AON_FCCU_FHIMRKC0_00_RKNEN3_MASK)

#define AON_FCCU_FHIMRKC0_00_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHIMRKC0_00_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_00_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_00_RKNEN4_SHIFT)) & AON_FCCU_FHIMRKC0_00_RKNEN4_MASK)

#define AON_FCCU_FHIMRKC0_00_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHIMRKC0_00_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_00_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_00_RKNEN5_SHIFT)) & AON_FCCU_FHIMRKC0_00_RKNEN5_MASK)

#define AON_FCCU_FHIMRKC0_00_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHIMRKC0_00_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_00_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_00_RKNEN6_SHIFT)) & AON_FCCU_FHIMRKC0_00_RKNEN6_MASK)
/*! @} */

/*! @name FHDLRKC0_00 - Delayed Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHDLRKC0_00_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHDLRKC0_00_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_00_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_00_EOUTEN0_SHIFT)) & AON_FCCU_FHDLRKC0_00_EOUTEN0_MASK)

#define AON_FCCU_FHDLRKC0_00_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHDLRKC0_00_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_00_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_00_EOUTEN1_SHIFT)) & AON_FCCU_FHDLRKC0_00_EOUTEN1_MASK)

#define AON_FCCU_FHDLRKC0_00_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHDLRKC0_00_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_00_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_00_RKNEN0_SHIFT)) & AON_FCCU_FHDLRKC0_00_RKNEN0_MASK)

#define AON_FCCU_FHDLRKC0_00_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHDLRKC0_00_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_00_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_00_RKNEN1_SHIFT)) & AON_FCCU_FHDLRKC0_00_RKNEN1_MASK)

#define AON_FCCU_FHDLRKC0_00_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHDLRKC0_00_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_00_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_00_RKNEN2_SHIFT)) & AON_FCCU_FHDLRKC0_00_RKNEN2_MASK)

#define AON_FCCU_FHDLRKC0_00_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHDLRKC0_00_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_00_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_00_RKNEN3_SHIFT)) & AON_FCCU_FHDLRKC0_00_RKNEN3_MASK)

#define AON_FCCU_FHDLRKC0_00_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHDLRKC0_00_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_00_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_00_RKNEN4_SHIFT)) & AON_FCCU_FHDLRKC0_00_RKNEN4_MASK)

#define AON_FCCU_FHDLRKC0_00_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHDLRKC0_00_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_00_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_00_RKNEN5_SHIFT)) & AON_FCCU_FHDLRKC0_00_RKNEN5_MASK)

#define AON_FCCU_FHDLRKC0_00_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHDLRKC0_00_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_00_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_00_RKNEN6_SHIFT)) & AON_FCCU_FHDLRKC0_00_RKNEN6_MASK)
/*! @} */

/*! @name FHIMRKC0_10 - Immediate Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHIMRKC0_10_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHIMRKC0_10_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_10_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_10_EOUTEN0_SHIFT)) & AON_FCCU_FHIMRKC0_10_EOUTEN0_MASK)

#define AON_FCCU_FHIMRKC0_10_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHIMRKC0_10_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_10_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_10_EOUTEN1_SHIFT)) & AON_FCCU_FHIMRKC0_10_EOUTEN1_MASK)

#define AON_FCCU_FHIMRKC0_10_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHIMRKC0_10_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_10_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_10_RKNEN0_SHIFT)) & AON_FCCU_FHIMRKC0_10_RKNEN0_MASK)

#define AON_FCCU_FHIMRKC0_10_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHIMRKC0_10_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_10_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_10_RKNEN1_SHIFT)) & AON_FCCU_FHIMRKC0_10_RKNEN1_MASK)

#define AON_FCCU_FHIMRKC0_10_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHIMRKC0_10_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_10_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_10_RKNEN2_SHIFT)) & AON_FCCU_FHIMRKC0_10_RKNEN2_MASK)

#define AON_FCCU_FHIMRKC0_10_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHIMRKC0_10_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_10_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_10_RKNEN3_SHIFT)) & AON_FCCU_FHIMRKC0_10_RKNEN3_MASK)

#define AON_FCCU_FHIMRKC0_10_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHIMRKC0_10_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_10_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_10_RKNEN4_SHIFT)) & AON_FCCU_FHIMRKC0_10_RKNEN4_MASK)

#define AON_FCCU_FHIMRKC0_10_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHIMRKC0_10_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_10_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_10_RKNEN5_SHIFT)) & AON_FCCU_FHIMRKC0_10_RKNEN5_MASK)

#define AON_FCCU_FHIMRKC0_10_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHIMRKC0_10_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_10_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_10_RKNEN6_SHIFT)) & AON_FCCU_FHIMRKC0_10_RKNEN6_MASK)
/*! @} */

/*! @name FHDLRKC0_10 - Delayed Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHDLRKC0_10_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHDLRKC0_10_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_10_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_10_EOUTEN0_SHIFT)) & AON_FCCU_FHDLRKC0_10_EOUTEN0_MASK)

#define AON_FCCU_FHDLRKC0_10_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHDLRKC0_10_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_10_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_10_EOUTEN1_SHIFT)) & AON_FCCU_FHDLRKC0_10_EOUTEN1_MASK)

#define AON_FCCU_FHDLRKC0_10_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHDLRKC0_10_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_10_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_10_RKNEN0_SHIFT)) & AON_FCCU_FHDLRKC0_10_RKNEN0_MASK)

#define AON_FCCU_FHDLRKC0_10_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHDLRKC0_10_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_10_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_10_RKNEN1_SHIFT)) & AON_FCCU_FHDLRKC0_10_RKNEN1_MASK)

#define AON_FCCU_FHDLRKC0_10_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHDLRKC0_10_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_10_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_10_RKNEN2_SHIFT)) & AON_FCCU_FHDLRKC0_10_RKNEN2_MASK)

#define AON_FCCU_FHDLRKC0_10_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHDLRKC0_10_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_10_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_10_RKNEN3_SHIFT)) & AON_FCCU_FHDLRKC0_10_RKNEN3_MASK)

#define AON_FCCU_FHDLRKC0_10_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHDLRKC0_10_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_10_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_10_RKNEN4_SHIFT)) & AON_FCCU_FHDLRKC0_10_RKNEN4_MASK)

#define AON_FCCU_FHDLRKC0_10_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHDLRKC0_10_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_10_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_10_RKNEN5_SHIFT)) & AON_FCCU_FHDLRKC0_10_RKNEN5_MASK)

#define AON_FCCU_FHDLRKC0_10_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHDLRKC0_10_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_10_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_10_RKNEN6_SHIFT)) & AON_FCCU_FHDLRKC0_10_RKNEN6_MASK)
/*! @} */

/*! @name FHIMRKC0_20 - Immediate Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHIMRKC0_20_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHIMRKC0_20_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_20_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_20_EOUTEN0_SHIFT)) & AON_FCCU_FHIMRKC0_20_EOUTEN0_MASK)

#define AON_FCCU_FHIMRKC0_20_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHIMRKC0_20_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_20_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_20_EOUTEN1_SHIFT)) & AON_FCCU_FHIMRKC0_20_EOUTEN1_MASK)

#define AON_FCCU_FHIMRKC0_20_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHIMRKC0_20_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_20_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_20_RKNEN0_SHIFT)) & AON_FCCU_FHIMRKC0_20_RKNEN0_MASK)

#define AON_FCCU_FHIMRKC0_20_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHIMRKC0_20_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_20_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_20_RKNEN1_SHIFT)) & AON_FCCU_FHIMRKC0_20_RKNEN1_MASK)

#define AON_FCCU_FHIMRKC0_20_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHIMRKC0_20_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_20_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_20_RKNEN2_SHIFT)) & AON_FCCU_FHIMRKC0_20_RKNEN2_MASK)

#define AON_FCCU_FHIMRKC0_20_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHIMRKC0_20_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_20_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_20_RKNEN3_SHIFT)) & AON_FCCU_FHIMRKC0_20_RKNEN3_MASK)

#define AON_FCCU_FHIMRKC0_20_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHIMRKC0_20_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_20_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_20_RKNEN4_SHIFT)) & AON_FCCU_FHIMRKC0_20_RKNEN4_MASK)

#define AON_FCCU_FHIMRKC0_20_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHIMRKC0_20_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_20_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_20_RKNEN5_SHIFT)) & AON_FCCU_FHIMRKC0_20_RKNEN5_MASK)

#define AON_FCCU_FHIMRKC0_20_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHIMRKC0_20_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_20_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_20_RKNEN6_SHIFT)) & AON_FCCU_FHIMRKC0_20_RKNEN6_MASK)
/*! @} */

/*! @name FHDLRKC0_20 - Delayed Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHDLRKC0_20_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHDLRKC0_20_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_20_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_20_EOUTEN0_SHIFT)) & AON_FCCU_FHDLRKC0_20_EOUTEN0_MASK)

#define AON_FCCU_FHDLRKC0_20_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHDLRKC0_20_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_20_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_20_EOUTEN1_SHIFT)) & AON_FCCU_FHDLRKC0_20_EOUTEN1_MASK)

#define AON_FCCU_FHDLRKC0_20_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHDLRKC0_20_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_20_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_20_RKNEN0_SHIFT)) & AON_FCCU_FHDLRKC0_20_RKNEN0_MASK)

#define AON_FCCU_FHDLRKC0_20_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHDLRKC0_20_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_20_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_20_RKNEN1_SHIFT)) & AON_FCCU_FHDLRKC0_20_RKNEN1_MASK)

#define AON_FCCU_FHDLRKC0_20_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHDLRKC0_20_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_20_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_20_RKNEN2_SHIFT)) & AON_FCCU_FHDLRKC0_20_RKNEN2_MASK)

#define AON_FCCU_FHDLRKC0_20_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHDLRKC0_20_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_20_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_20_RKNEN3_SHIFT)) & AON_FCCU_FHDLRKC0_20_RKNEN3_MASK)

#define AON_FCCU_FHDLRKC0_20_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHDLRKC0_20_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_20_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_20_RKNEN4_SHIFT)) & AON_FCCU_FHDLRKC0_20_RKNEN4_MASK)

#define AON_FCCU_FHDLRKC0_20_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHDLRKC0_20_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_20_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_20_RKNEN5_SHIFT)) & AON_FCCU_FHDLRKC0_20_RKNEN5_MASK)

#define AON_FCCU_FHDLRKC0_20_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHDLRKC0_20_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_20_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_20_RKNEN6_SHIFT)) & AON_FCCU_FHDLRKC0_20_RKNEN6_MASK)
/*! @} */

/*! @name FHIMRKC0_30 - Immediate Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHIMRKC0_30_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHIMRKC0_30_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_30_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_30_EOUTEN0_SHIFT)) & AON_FCCU_FHIMRKC0_30_EOUTEN0_MASK)

#define AON_FCCU_FHIMRKC0_30_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHIMRKC0_30_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_30_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_30_EOUTEN1_SHIFT)) & AON_FCCU_FHIMRKC0_30_EOUTEN1_MASK)

#define AON_FCCU_FHIMRKC0_30_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHIMRKC0_30_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_30_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_30_RKNEN0_SHIFT)) & AON_FCCU_FHIMRKC0_30_RKNEN0_MASK)

#define AON_FCCU_FHIMRKC0_30_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHIMRKC0_30_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_30_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_30_RKNEN1_SHIFT)) & AON_FCCU_FHIMRKC0_30_RKNEN1_MASK)

#define AON_FCCU_FHIMRKC0_30_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHIMRKC0_30_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_30_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_30_RKNEN2_SHIFT)) & AON_FCCU_FHIMRKC0_30_RKNEN2_MASK)

#define AON_FCCU_FHIMRKC0_30_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHIMRKC0_30_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_30_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_30_RKNEN3_SHIFT)) & AON_FCCU_FHIMRKC0_30_RKNEN3_MASK)

#define AON_FCCU_FHIMRKC0_30_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHIMRKC0_30_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_30_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_30_RKNEN4_SHIFT)) & AON_FCCU_FHIMRKC0_30_RKNEN4_MASK)

#define AON_FCCU_FHIMRKC0_30_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHIMRKC0_30_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_30_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_30_RKNEN5_SHIFT)) & AON_FCCU_FHIMRKC0_30_RKNEN5_MASK)

#define AON_FCCU_FHIMRKC0_30_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHIMRKC0_30_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_30_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_30_RKNEN6_SHIFT)) & AON_FCCU_FHIMRKC0_30_RKNEN6_MASK)
/*! @} */

/*! @name FHDLRKC0_30 - Delayed Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHDLRKC0_30_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHDLRKC0_30_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_30_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_30_EOUTEN0_SHIFT)) & AON_FCCU_FHDLRKC0_30_EOUTEN0_MASK)

#define AON_FCCU_FHDLRKC0_30_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHDLRKC0_30_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_30_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_30_EOUTEN1_SHIFT)) & AON_FCCU_FHDLRKC0_30_EOUTEN1_MASK)

#define AON_FCCU_FHDLRKC0_30_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHDLRKC0_30_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_30_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_30_RKNEN0_SHIFT)) & AON_FCCU_FHDLRKC0_30_RKNEN0_MASK)

#define AON_FCCU_FHDLRKC0_30_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHDLRKC0_30_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_30_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_30_RKNEN1_SHIFT)) & AON_FCCU_FHDLRKC0_30_RKNEN1_MASK)

#define AON_FCCU_FHDLRKC0_30_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHDLRKC0_30_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_30_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_30_RKNEN2_SHIFT)) & AON_FCCU_FHDLRKC0_30_RKNEN2_MASK)

#define AON_FCCU_FHDLRKC0_30_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHDLRKC0_30_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_30_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_30_RKNEN3_SHIFT)) & AON_FCCU_FHDLRKC0_30_RKNEN3_MASK)

#define AON_FCCU_FHDLRKC0_30_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHDLRKC0_30_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_30_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_30_RKNEN4_SHIFT)) & AON_FCCU_FHDLRKC0_30_RKNEN4_MASK)

#define AON_FCCU_FHDLRKC0_30_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHDLRKC0_30_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_30_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_30_RKNEN5_SHIFT)) & AON_FCCU_FHDLRKC0_30_RKNEN5_MASK)

#define AON_FCCU_FHDLRKC0_30_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHDLRKC0_30_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_30_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_30_RKNEN6_SHIFT)) & AON_FCCU_FHDLRKC0_30_RKNEN6_MASK)
/*! @} */

/*! @name FHIMRKC0_40 - Immediate Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHIMRKC0_40_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHIMRKC0_40_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_40_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_40_EOUTEN0_SHIFT)) & AON_FCCU_FHIMRKC0_40_EOUTEN0_MASK)

#define AON_FCCU_FHIMRKC0_40_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHIMRKC0_40_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_40_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_40_EOUTEN1_SHIFT)) & AON_FCCU_FHIMRKC0_40_EOUTEN1_MASK)

#define AON_FCCU_FHIMRKC0_40_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHIMRKC0_40_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_40_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_40_RKNEN0_SHIFT)) & AON_FCCU_FHIMRKC0_40_RKNEN0_MASK)

#define AON_FCCU_FHIMRKC0_40_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHIMRKC0_40_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_40_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_40_RKNEN1_SHIFT)) & AON_FCCU_FHIMRKC0_40_RKNEN1_MASK)

#define AON_FCCU_FHIMRKC0_40_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHIMRKC0_40_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_40_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_40_RKNEN2_SHIFT)) & AON_FCCU_FHIMRKC0_40_RKNEN2_MASK)

#define AON_FCCU_FHIMRKC0_40_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHIMRKC0_40_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_40_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_40_RKNEN3_SHIFT)) & AON_FCCU_FHIMRKC0_40_RKNEN3_MASK)

#define AON_FCCU_FHIMRKC0_40_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHIMRKC0_40_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_40_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_40_RKNEN4_SHIFT)) & AON_FCCU_FHIMRKC0_40_RKNEN4_MASK)

#define AON_FCCU_FHIMRKC0_40_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHIMRKC0_40_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_40_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_40_RKNEN5_SHIFT)) & AON_FCCU_FHIMRKC0_40_RKNEN5_MASK)

#define AON_FCCU_FHIMRKC0_40_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHIMRKC0_40_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_40_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_40_RKNEN6_SHIFT)) & AON_FCCU_FHIMRKC0_40_RKNEN6_MASK)
/*! @} */

/*! @name FHDLRKC0_40 - Delayed Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHDLRKC0_40_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHDLRKC0_40_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_40_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_40_EOUTEN0_SHIFT)) & AON_FCCU_FHDLRKC0_40_EOUTEN0_MASK)

#define AON_FCCU_FHDLRKC0_40_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHDLRKC0_40_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_40_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_40_EOUTEN1_SHIFT)) & AON_FCCU_FHDLRKC0_40_EOUTEN1_MASK)

#define AON_FCCU_FHDLRKC0_40_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHDLRKC0_40_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_40_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_40_RKNEN0_SHIFT)) & AON_FCCU_FHDLRKC0_40_RKNEN0_MASK)

#define AON_FCCU_FHDLRKC0_40_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHDLRKC0_40_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_40_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_40_RKNEN1_SHIFT)) & AON_FCCU_FHDLRKC0_40_RKNEN1_MASK)

#define AON_FCCU_FHDLRKC0_40_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHDLRKC0_40_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_40_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_40_RKNEN2_SHIFT)) & AON_FCCU_FHDLRKC0_40_RKNEN2_MASK)

#define AON_FCCU_FHDLRKC0_40_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHDLRKC0_40_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_40_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_40_RKNEN3_SHIFT)) & AON_FCCU_FHDLRKC0_40_RKNEN3_MASK)

#define AON_FCCU_FHDLRKC0_40_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHDLRKC0_40_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_40_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_40_RKNEN4_SHIFT)) & AON_FCCU_FHDLRKC0_40_RKNEN4_MASK)

#define AON_FCCU_FHDLRKC0_40_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHDLRKC0_40_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_40_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_40_RKNEN5_SHIFT)) & AON_FCCU_FHDLRKC0_40_RKNEN5_MASK)

#define AON_FCCU_FHDLRKC0_40_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHDLRKC0_40_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_40_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_40_RKNEN6_SHIFT)) & AON_FCCU_FHDLRKC0_40_RKNEN6_MASK)
/*! @} */

/*! @name FHIMRKC0_50 - Immediate Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHIMRKC0_50_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHIMRKC0_50_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_50_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_50_EOUTEN0_SHIFT)) & AON_FCCU_FHIMRKC0_50_EOUTEN0_MASK)

#define AON_FCCU_FHIMRKC0_50_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHIMRKC0_50_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_50_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_50_EOUTEN1_SHIFT)) & AON_FCCU_FHIMRKC0_50_EOUTEN1_MASK)

#define AON_FCCU_FHIMRKC0_50_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHIMRKC0_50_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_50_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_50_RKNEN0_SHIFT)) & AON_FCCU_FHIMRKC0_50_RKNEN0_MASK)

#define AON_FCCU_FHIMRKC0_50_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHIMRKC0_50_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_50_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_50_RKNEN1_SHIFT)) & AON_FCCU_FHIMRKC0_50_RKNEN1_MASK)

#define AON_FCCU_FHIMRKC0_50_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHIMRKC0_50_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_50_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_50_RKNEN2_SHIFT)) & AON_FCCU_FHIMRKC0_50_RKNEN2_MASK)

#define AON_FCCU_FHIMRKC0_50_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHIMRKC0_50_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_50_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_50_RKNEN3_SHIFT)) & AON_FCCU_FHIMRKC0_50_RKNEN3_MASK)

#define AON_FCCU_FHIMRKC0_50_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHIMRKC0_50_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_50_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_50_RKNEN4_SHIFT)) & AON_FCCU_FHIMRKC0_50_RKNEN4_MASK)

#define AON_FCCU_FHIMRKC0_50_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHIMRKC0_50_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_50_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_50_RKNEN5_SHIFT)) & AON_FCCU_FHIMRKC0_50_RKNEN5_MASK)

#define AON_FCCU_FHIMRKC0_50_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHIMRKC0_50_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_50_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_50_RKNEN6_SHIFT)) & AON_FCCU_FHIMRKC0_50_RKNEN6_MASK)
/*! @} */

/*! @name FHDLRKC0_50 - Delayed Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHDLRKC0_50_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHDLRKC0_50_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_50_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_50_EOUTEN0_SHIFT)) & AON_FCCU_FHDLRKC0_50_EOUTEN0_MASK)

#define AON_FCCU_FHDLRKC0_50_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHDLRKC0_50_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_50_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_50_EOUTEN1_SHIFT)) & AON_FCCU_FHDLRKC0_50_EOUTEN1_MASK)

#define AON_FCCU_FHDLRKC0_50_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHDLRKC0_50_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_50_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_50_RKNEN0_SHIFT)) & AON_FCCU_FHDLRKC0_50_RKNEN0_MASK)

#define AON_FCCU_FHDLRKC0_50_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHDLRKC0_50_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_50_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_50_RKNEN1_SHIFT)) & AON_FCCU_FHDLRKC0_50_RKNEN1_MASK)

#define AON_FCCU_FHDLRKC0_50_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHDLRKC0_50_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_50_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_50_RKNEN2_SHIFT)) & AON_FCCU_FHDLRKC0_50_RKNEN2_MASK)

#define AON_FCCU_FHDLRKC0_50_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHDLRKC0_50_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_50_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_50_RKNEN3_SHIFT)) & AON_FCCU_FHDLRKC0_50_RKNEN3_MASK)

#define AON_FCCU_FHDLRKC0_50_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHDLRKC0_50_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_50_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_50_RKNEN4_SHIFT)) & AON_FCCU_FHDLRKC0_50_RKNEN4_MASK)

#define AON_FCCU_FHDLRKC0_50_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHDLRKC0_50_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_50_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_50_RKNEN5_SHIFT)) & AON_FCCU_FHDLRKC0_50_RKNEN5_MASK)

#define AON_FCCU_FHDLRKC0_50_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHDLRKC0_50_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_50_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_50_RKNEN6_SHIFT)) & AON_FCCU_FHDLRKC0_50_RKNEN6_MASK)
/*! @} */

/*! @name FHIMRKC0_60 - Immediate Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHIMRKC0_60_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHIMRKC0_60_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_60_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_60_EOUTEN0_SHIFT)) & AON_FCCU_FHIMRKC0_60_EOUTEN0_MASK)

#define AON_FCCU_FHIMRKC0_60_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHIMRKC0_60_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_60_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_60_EOUTEN1_SHIFT)) & AON_FCCU_FHIMRKC0_60_EOUTEN1_MASK)

#define AON_FCCU_FHIMRKC0_60_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHIMRKC0_60_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_60_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_60_RKNEN0_SHIFT)) & AON_FCCU_FHIMRKC0_60_RKNEN0_MASK)

#define AON_FCCU_FHIMRKC0_60_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHIMRKC0_60_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_60_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_60_RKNEN1_SHIFT)) & AON_FCCU_FHIMRKC0_60_RKNEN1_MASK)

#define AON_FCCU_FHIMRKC0_60_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHIMRKC0_60_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_60_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_60_RKNEN2_SHIFT)) & AON_FCCU_FHIMRKC0_60_RKNEN2_MASK)

#define AON_FCCU_FHIMRKC0_60_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHIMRKC0_60_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_60_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_60_RKNEN3_SHIFT)) & AON_FCCU_FHIMRKC0_60_RKNEN3_MASK)

#define AON_FCCU_FHIMRKC0_60_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHIMRKC0_60_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_60_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_60_RKNEN4_SHIFT)) & AON_FCCU_FHIMRKC0_60_RKNEN4_MASK)

#define AON_FCCU_FHIMRKC0_60_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHIMRKC0_60_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_60_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_60_RKNEN5_SHIFT)) & AON_FCCU_FHIMRKC0_60_RKNEN5_MASK)

#define AON_FCCU_FHIMRKC0_60_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHIMRKC0_60_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_60_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_60_RKNEN6_SHIFT)) & AON_FCCU_FHIMRKC0_60_RKNEN6_MASK)
/*! @} */

/*! @name FHDLRKC0_60 - Delayed Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHDLRKC0_60_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHDLRKC0_60_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_60_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_60_EOUTEN0_SHIFT)) & AON_FCCU_FHDLRKC0_60_EOUTEN0_MASK)

#define AON_FCCU_FHDLRKC0_60_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHDLRKC0_60_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_60_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_60_EOUTEN1_SHIFT)) & AON_FCCU_FHDLRKC0_60_EOUTEN1_MASK)

#define AON_FCCU_FHDLRKC0_60_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHDLRKC0_60_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_60_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_60_RKNEN0_SHIFT)) & AON_FCCU_FHDLRKC0_60_RKNEN0_MASK)

#define AON_FCCU_FHDLRKC0_60_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHDLRKC0_60_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_60_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_60_RKNEN1_SHIFT)) & AON_FCCU_FHDLRKC0_60_RKNEN1_MASK)

#define AON_FCCU_FHDLRKC0_60_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHDLRKC0_60_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_60_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_60_RKNEN2_SHIFT)) & AON_FCCU_FHDLRKC0_60_RKNEN2_MASK)

#define AON_FCCU_FHDLRKC0_60_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHDLRKC0_60_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_60_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_60_RKNEN3_SHIFT)) & AON_FCCU_FHDLRKC0_60_RKNEN3_MASK)

#define AON_FCCU_FHDLRKC0_60_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHDLRKC0_60_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_60_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_60_RKNEN4_SHIFT)) & AON_FCCU_FHDLRKC0_60_RKNEN4_MASK)

#define AON_FCCU_FHDLRKC0_60_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHDLRKC0_60_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_60_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_60_RKNEN5_SHIFT)) & AON_FCCU_FHDLRKC0_60_RKNEN5_MASK)

#define AON_FCCU_FHDLRKC0_60_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHDLRKC0_60_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_60_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_60_RKNEN6_SHIFT)) & AON_FCCU_FHDLRKC0_60_RKNEN6_MASK)
/*! @} */

/*! @name FHIMRKC0_70 - Immediate Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHIMRKC0_70_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHIMRKC0_70_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_70_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_70_EOUTEN0_SHIFT)) & AON_FCCU_FHIMRKC0_70_EOUTEN0_MASK)

#define AON_FCCU_FHIMRKC0_70_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHIMRKC0_70_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_70_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_70_EOUTEN1_SHIFT)) & AON_FCCU_FHIMRKC0_70_EOUTEN1_MASK)

#define AON_FCCU_FHIMRKC0_70_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHIMRKC0_70_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_70_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_70_RKNEN0_SHIFT)) & AON_FCCU_FHIMRKC0_70_RKNEN0_MASK)

#define AON_FCCU_FHIMRKC0_70_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHIMRKC0_70_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_70_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_70_RKNEN1_SHIFT)) & AON_FCCU_FHIMRKC0_70_RKNEN1_MASK)

#define AON_FCCU_FHIMRKC0_70_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHIMRKC0_70_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_70_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_70_RKNEN2_SHIFT)) & AON_FCCU_FHIMRKC0_70_RKNEN2_MASK)

#define AON_FCCU_FHIMRKC0_70_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHIMRKC0_70_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_70_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_70_RKNEN3_SHIFT)) & AON_FCCU_FHIMRKC0_70_RKNEN3_MASK)

#define AON_FCCU_FHIMRKC0_70_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHIMRKC0_70_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_70_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_70_RKNEN4_SHIFT)) & AON_FCCU_FHIMRKC0_70_RKNEN4_MASK)

#define AON_FCCU_FHIMRKC0_70_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHIMRKC0_70_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_70_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_70_RKNEN5_SHIFT)) & AON_FCCU_FHIMRKC0_70_RKNEN5_MASK)

#define AON_FCCU_FHIMRKC0_70_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHIMRKC0_70_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHIMRKC0_70_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHIMRKC0_70_RKNEN6_SHIFT)) & AON_FCCU_FHIMRKC0_70_RKNEN6_MASK)
/*! @} */

/*! @name FHDLRKC0_70 - Delayed Reaction Configuration */
/*! @{ */

#define AON_FCCU_FHDLRKC0_70_EOUTEN0_MASK        (0x1U)
#define AON_FCCU_FHDLRKC0_70_EOUTEN0_SHIFT       (0U)
/*! EOUTEN0 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_70_EOUTEN0(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_70_EOUTEN0_SHIFT)) & AON_FCCU_FHDLRKC0_70_EOUTEN0_MASK)

#define AON_FCCU_FHDLRKC0_70_EOUTEN1_MASK        (0x2U)
#define AON_FCCU_FHDLRKC0_70_EOUTEN1_SHIFT       (1U)
/*! EOUTEN1 - EOUT Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_70_EOUTEN1(x)          (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_70_EOUTEN1_SHIFT)) & AON_FCCU_FHDLRKC0_70_EOUTEN1_MASK)

#define AON_FCCU_FHDLRKC0_70_RKNEN0_MASK         (0x4U)
#define AON_FCCU_FHDLRKC0_70_RKNEN0_SHIFT        (2U)
/*! RKNEN0 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_70_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_70_RKNEN0_SHIFT)) & AON_FCCU_FHDLRKC0_70_RKNEN0_MASK)

#define AON_FCCU_FHDLRKC0_70_RKNEN1_MASK         (0x8U)
#define AON_FCCU_FHDLRKC0_70_RKNEN1_SHIFT        (3U)
/*! RKNEN1 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_70_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_70_RKNEN1_SHIFT)) & AON_FCCU_FHDLRKC0_70_RKNEN1_MASK)

#define AON_FCCU_FHDLRKC0_70_RKNEN2_MASK         (0x10U)
#define AON_FCCU_FHDLRKC0_70_RKNEN2_SHIFT        (4U)
/*! RKNEN2 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_70_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_70_RKNEN2_SHIFT)) & AON_FCCU_FHDLRKC0_70_RKNEN2_MASK)

#define AON_FCCU_FHDLRKC0_70_RKNEN3_MASK         (0x20U)
#define AON_FCCU_FHDLRKC0_70_RKNEN3_SHIFT        (5U)
/*! RKNEN3 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_70_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_70_RKNEN3_SHIFT)) & AON_FCCU_FHDLRKC0_70_RKNEN3_MASK)

#define AON_FCCU_FHDLRKC0_70_RKNEN4_MASK         (0x40U)
#define AON_FCCU_FHDLRKC0_70_RKNEN4_SHIFT        (6U)
/*! RKNEN4 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_70_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_70_RKNEN4_SHIFT)) & AON_FCCU_FHDLRKC0_70_RKNEN4_MASK)

#define AON_FCCU_FHDLRKC0_70_RKNEN5_MASK         (0x80U)
#define AON_FCCU_FHDLRKC0_70_RKNEN5_SHIFT        (7U)
/*! RKNEN5 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_70_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_70_RKNEN5_SHIFT)) & AON_FCCU_FHDLRKC0_70_RKNEN5_MASK)

#define AON_FCCU_FHDLRKC0_70_RKNEN6_MASK         (0x100U)
#define AON_FCCU_FHDLRKC0_70_RKNEN6_SHIFT        (8U)
/*! RKNEN6 - Reaction Line Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define AON_FCCU_FHDLRKC0_70_RKNEN6(x)           (((uint32_t)(((uint32_t)(x)) << AON_FCCU_FHDLRKC0_70_RKNEN6_SHIFT)) & AON_FCCU_FHDLRKC0_70_RKNEN6_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group AON_FCCU_Register_Masks */


/*!
 * @}
 */ /* end of group AON_FCCU_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_AON_FCCU_H_ */

