
Core/Inc/gpdma.h,27
#define __GPDMA_H__22,845

Core/Inc/gpio.h,26
#define __GPIO_H__22,842

Core/Inc/i2c.h,25
#define __I2C_H__22,839

Core/Inc/icache.h,28
#define __ICACHE_H__22,848

Core/Inc/main.h,90
#define __MAIN_H23,884
#define STLK_MCO_Pin 62,1916
#define STLK_MCO_GPIO_Port 63,1949

Core/Inc/memorymap.h,31
#define __MEMORYMAP_H__22,857

Core/Inc/sai.h,25
#define __SAI_H__22,839

Core/Inc/stm32h5xx_hal_conf.h,3194
#define STM32H5xx_HAL_CONF_H27,1014
#define HAL_MODULE_ENABLED42,1543
#define HAL_I2C_MODULE_ENABLED61,2253
#define HAL_SAI_MODULE_ENABLED73,2701
#define HAL_UART_MODULE_ENABLED83,3079
#define HAL_ICACHE_MODULE_ENABLED87,3227
#define HAL_GPIO_MODULE_ENABLED89,3299
#define HAL_EXTI_MODULE_ENABLED90,3332
#define HAL_DMA_MODULE_ENABLED91,3365
#define HAL_RCC_MODULE_ENABLED92,3397
#define HAL_FLASH_MODULE_ENABLED93,3429
#define HAL_PWR_MODULE_ENABLED94,3463
#define HAL_CORTEX_MODULE_ENABLED95,3495
  #define HSE_VALUE 105,3958
  #define HSE_STARTUP_TIMEOUT 109,4101
  #define CSI_VALUE 117,4388
  #define HSI_VALUE 126,4767
  #define HSI48_VALUE 137,5351
  #define LSI_VALUE 145,5718
  #define LSI_STARTUP_TIME 151,6096
  #define LSE_VALUE 159,6402
  #define LSE_STARTUP_TIMEOUT 163,6544
  #define EXTERNAL_CLOCK_VALUE 172,6943
#define  VDD_VALUE 184,7424
#define  TICK_INT_PRIORITY 185,7495
#define  USE_RTOS 186,7592
#define  PREFETCH_ENABLE 187,7632
#define  USE_HAL_ADC_REGISTER_CALLBACKS 209,8655
#define  USE_HAL_CEC_REGISTER_CALLBACKS 210,8751
#define  USE_HAL_COMP_REGISTER_CALLBACKS 211,8847
#define  USE_HAL_CORDIC_REGISTER_CALLBACKS 212,8943
#define  USE_HAL_CRYP_REGISTER_CALLBACKS 213,9039
#define  USE_HAL_DAC_REGISTER_CALLBACKS 214,9135
#define  USE_HAL_DCMI_REGISTER_CALLBACKS 215,9231
#define  USE_HAL_DTS_REGISTER_CALLBACKS 216,9327
#define  USE_HAL_ETH_REGISTER_CALLBACKS 217,9423
#define  USE_HAL_FDCAN_REGISTER_CALLBACKS 218,9519
#define  USE_HAL_FMAC_REGISTER_CALLBACKS 219,9615
#define  USE_HAL_NOR_REGISTER_CALLBACKS 220,9711
#define  USE_HAL_HASH_REGISTER_CALLBACKS 221,9807
#define  USE_HAL_HCD_REGISTER_CALLBACKS 222,9903
#define  USE_HAL_I2C_REGISTER_CALLBACKS 223,9999
#define  USE_HAL_I2S_REGISTER_CALLBACKS 224,10095
#define  USE_HAL_I3C_REGISTER_CALLBACKS 225,10191
#define  USE_HAL_IRDA_REGISTER_CALLBACKS 226,10287
#define  USE_HAL_IWDG_REGISTER_CALLBACKS 227,10383
#define  USE_HAL_LPTIM_REGISTER_CALLBACKS 228,10479
#define  USE_HAL_MMC_REGISTER_CALLBACKS 229,10575
#define  USE_HAL_NAND_REGISTER_CALLBACKS 230,10671
#define  USE_HAL_OPAMP_REGISTER_CALLBACKS 231,10767
#define  USE_HAL_OTFDEC_REGISTER_CALLBACKS 232,10863
#define  USE_HAL_PCD_REGISTER_CALLBACKS 233,10959
#define  USE_HAL_PKA_REGISTER_CALLBACKS 234,11055
#define  USE_HAL_RAMCFG_REGISTER_CALLBACKS 235,11151
#define  USE_HAL_RNG_REGISTER_CALLBACKS 236,11247
#define  USE_HAL_RTC_REGISTER_CALLBACKS 237,11343
#define  USE_HAL_SAI_REGISTER_CALLBACKS 238,11439
#define  USE_HAL_SD_REGISTER_CALLBACKS 239,11535
#define  USE_HAL_SDRAM_REGISTER_CALLBACKS 240,11631
#define  USE_HAL_SMARTCARD_REGISTER_CALLBACKS 241,11727
#define  USE_HAL_SMBUS_REGISTER_CALLBACKS 242,11823
#define  USE_HAL_SPI_REGISTER_CALLBACKS 243,11919
#define  USE_HAL_SRAM_REGISTER_CALLBACKS 244,12015
#define  USE_HAL_TIM_REGISTER_CALLBACKS 245,12111
#define  USE_HAL_UART_REGISTER_CALLBACKS 246,12207
#define  USE_HAL_USART_REGISTER_CALLBACKS 247,12303
#define  USE_HAL_WWDG_REGISTER_CALLBACKS 248,12399
#define  USE_HAL_XSPI_REGISTER_CALLBACKS 249,12495
#define USE_SPI_CRC 257,12884
  #define assert_param(488,19239
  #define assert_param(493,19520

Core/Inc/stm32h5xx_it.h,32
#define __STM32H5xx_IT_H22,835

Core/Inc/stm32h5xx_nucleo_conf.h,181
#define STM32H5XX_NUCLEO_CONF_H22,815
#define USE_NUCLEO_14447,1288
#define USE_COM_LOG 51,1361
#define USE_BSP_COM_FEATURE 52,1409
#define BSP_BUTTON_USER_IT_PRIORITY 55,1481

Core/Src/gpdma.c,28
void MX_GPDMA1_Init(28,928

Core/Src/gpio.c,27
void MX_GPIO_Init(43,1523

Core/Src/i2c.c,121
I2C_HandleTypeDef hi2c1;27,894
void MX_I2C1_Init(30,948
void HAL_I2C_MspInit(73,1959
void HAL_I2C_MspDeInit(113,3097

Core/Src/icache.c,28
void MX_ICACHE_Init(28,931

Core/Src/main.c,146
COM_InitTypeDef BspCOMInit;50,1560
int main(71,2019
void SystemClock_Config(139,3562
void Error_Handler(201,5681
void assert_failed(220,6222

Core/Src/sai.c,215
SAI_HandleTypeDef hsai_BlockA1;28,932
DMA_HandleTypeDef handle_GPDMA1_Channel0;29,965
void MX_SAI1_Init(32,1036
static uint32_t SAI1_client 79,2823
void HAL_SAI_MspInit(81,2858
void HAL_SAI_MspDeInit(160,5781

Core/Src/stm32h5xx_hal_msp.c,26
void HAL_MspInit(64,1908

Core/Src/stm32h5xx_it.c,351
void NMI_Handler(69,2285
void HardFault_Handler(84,2594
void MemManage_Handler(99,2901
void BusFault_Handler(114,3248
void UsageFault_Handler(129,3565
void SVC_Handler(144,3893
void DebugMon_Handler(157,4141
void PendSV_Handler(170,4440
void SysTick_Handler(183,4695
void EXTI13_IRQHandler(204,5471
void GPDMA1_Channel0_IRQHandler(218,5780

Core/Src/syscalls.c,557
extern int __io_putchar(35,1031
extern int __io_getchar(36,1086
char *__env[__env39,1141
char **environ environ40,1165
void initialise_monitor_handles(44,1207
int _getpid(48,1246
int _kill(53,1281
void _exit 61,1371
__attribute__((weak)) int _read(67,1468
__attribute__((weak)) int _write(80,1663
int _close(92,1855
int _fstat(99,1909
int _isatty(106,2003
int _lseek(112,2056
int _open(120,2152
int _wait(128,2273
int _unlink(135,2348
int _times(142,2422
int _stat(148,2481
int _link(155,2576
int _fork(163,2670
int _execve(169,2722

Core/Src/sysmem.c,83
static uint8_t *__sbrk_heap_end __sbrk_heap_end30,944
void *_sbrk(_sbrk53,1964

Core/Src/system_stm32h5xx.c,335
  #define HSE_VALUE 131,6560
  #define CSI_VALUE 135,6697
  #define HSI_VALUE 139,6833
#define VECT_TAB_OFFSET 146,7158
  uint32_t SystemCoreClock 173,8069
  const uint8_t  AHBPrescTable[AHBPrescTable175,8112
  const uint8_t  APBPrescTable[APBPrescTable176,8216
void SystemInit(199,8571
void SystemCoreClockUpdate(321,13543

Core/Startup/startup_stm32h563zitx.s,465
.global 31,1152
.global 32,1174
defined 35,1271
.word 36,1300
.word 38,1384
.word 40,1465
.word 42,1547
.word 44,1626
Reset_Handler:Reset_Handler58,2048
CopyDataInit:CopyDataInit71,2366
LoopCopyDataInit:LoopCopyDataInit76,2442
FillZerobss:FillZerobss87,2624
LoopFillZerobss:LoopFillZerobss91,2676
LoopForever:LoopForever100,2840
Default_Handler:Default_Handler114,3235
Infinite_Loop:Infinite_Loop115,3253
g_pfnVectors:g_pfnVectors129,3727

Drivers/BSP/STM32H5xx_Nucleo/stm32h5xx_nucleo.c,1573
typedef void (* BSP_EXTI_LineCallback)52,1550
EXTI_HandleTypeDef hpb_exti[hpb_exti60,1722
UART_HandleTypeDef hcom_uart[hcom_uart62,1795
USART_TypeDef *COM_USART[COM_USART63,1835
static GPIO_TypeDef* LED_PORT[LED_PORT71,2042
static const uint16_t LED_PIN[LED_PIN81,2448
static GPIO_TypeDef* BUTTON_PORT[BUTTON_PORT91,2836
static const uint16_t BUTTON_PIN[BUTTON_PIN92,2909
static const IRQn_Type BUTTON_IRQn[BUTTON_IRQn93,2976
static COM_TypeDef COM_ActiveLogPort 97,3107
static uint32_t IsComMspCbValid[IsComMspCbValid100,3223
#define PUTCHAR_PROTOTYPE 120,3836
#define PUTCHAR_PROTOTYPE 123,3964
#define PUTCHAR_PROTOTYPE 125,4043
int32_t BSP_GetVersion(140,4398
const uint8_t *BSP_GetBoardName(BSP_GetBoardName149,4590
const uint8_t *BSP_GetBoardID(BSP_GetBoardID158,4794
int32_t BSP_LED_Init(173,5133
int32_t BSP_LED_DeInit(227,6438
int32_t BSP_LED_On(261,7252
int32_t BSP_LED_Off(290,7855
int32_t BSP_LED_Toggle(319,8462
int32_t BSP_LED_GetState 348,9054
int32_t BSP_PB_Init(379,9963
int32_t BSP_PB_DeInit(424,11676
int32_t BSP_PB_GetState(442,12266
void BSP_PB_IRQHandler(452,12509
__weak void BSP_PB_Callback(462,12732
int32_t BSP_COM_Init(480,13368
int32_t BSP_COM_DeInit(518,14193
__weak HAL_StatusTypeDef MX_USART_Init(551,14973
int32_t BSP_COM_RegisterDefaultMspCallbacks(573,15892
int32_t BSP_COM_RegisterMspCallbacks(611,16853
int32_t BSP_COM_SelectLogPort(649,17818
size_t __write(659,17998
static void BUTTON_USER_EXTI_Callback(695,18706
static void COM1_MspInit(706,18924
static void COM1_MspDeInit(740,19969

Drivers/BSP/STM32H5xx_Nucleo/stm32h5xx_nucleo.h,4152
#define STM32H5XX_NUCLEO_H23,907
#define USE_STM32H5XX_NUCLEO53,1489
  LED1 67,1946
  LED_GREEN 68,1959
  LED2 69,1980
  LED_YELLOW 70,1993
  LED3 71,2015
  LED_RED 72,2028
  LED2 74,2054
  LED_GREEN 75,2067
  LED_NBR77,2127
} Led_TypeDef;78,2138
  BUTTON_USER 82,2173
  BUTTON_NBR83,2194
} Button_TypeDef;84,2208
  BUTTON_MODE_GPIO 88,2246
  BUTTON_MODE_EXTI 89,2271
} ButtonMode_TypeDef;90,2295
  COM1 95,2368
  COM_NBR96,2382
} COM_TypeDef;97,2393
  COM_STOPBITS_1 101,2428
  COM_STOPBITS_2 102,2471
} COM_StopBitsTypeDef;103,2514
  COM_PARITY_NONE 107,2557
  COM_PARITY_EVEN 108,2601
  COM_PARITY_ODD 109,2645
} COM_ParityTypeDef;110,2688
  COM_HWCONTROL_NONE 114,2729
  COM_HWCONTROL_RTS 115,2778
  COM_HWCONTROL_CTS 116,2826
  COM_HWCONTROL_RTS_CTS 117,2874
} COM_HwFlowCtlTypeDef;118,2926
  COM_WORDLENGTH_7B 122,2970
  COM_WORDLENGTH_8B 123,3013
  COM_WORDLENGTH_9B 124,3056
} COM_WordLengthTypeDef;125,3099
  uint32_t               BaudRate;129,3146
  COM_WordLengthTypeDef  WordLength;130,3182
  COM_StopBitsTypeDef    StopBits;131,3220
  COM_ParityTypeDef      Parity;132,3256
  COM_HwFlowCtlTypeDef   HwFlowCtl;133,3290
} COM_InitTypeDef;134,3327
  void (* pMspInitCb)139,3412
  void (* pMspDeInitCb)140,3458
} BSP_COM_Cb_t;141,3506
#define MX_UART_InitTypeDef 144,3578
#define STM32H5XX_NUCLEO_BSP_VERSION_MAIN 159,3861
#define STM32H5XX_NUCLEO_BSP_VERSION_SUB1 160,3943
#define STM32H5XX_NUCLEO_BSP_VERSION_SUB2 161,4025
#define STM32H5XX_NUCLEO_BSP_VERSION_RC 162,4107
#define STM32H5XX_NUCLEO_BSP_VERSION 163,4193
#define STM32H5XX_NUCLEO_BSP_BOARD_NAME 168,4571
#define STM32H5XX_NUCLEO_BSP_BOARD_ID 169,4633
#define STM32H5XX_NUCLEO_BSP_BOARD_NAME 172,4729
#define STM32H5XX_NUCLEO_BSP_BOARD_ID 173,4791
#define STM32H5XX_NUCLEO_BSP_BOARD_NAME 175,4854
#define STM32H5XX_NUCLEO_BSP_BOARD_ID 176,4916
#define LED1_PIN 184,5139
#define LED1_GPIO_PORT 185,5199
#define LED1_GPIO_CLK_ENABLE(186,5254
#define LED1_GPIO_CLK_DISABLE(187,5332
#define LED2_PIN 189,5413
#define LED2_GPIO_PORT 190,5473
#define LED2_GPIO_CLK_ENABLE(191,5528
#define LED2_GPIO_CLK_DISABLE(192,5606
#define LED3_PIN 194,5687
#define LED3_GPIO_PORT 195,5747
#define LED3_GPIO_CLK_ENABLE(196,5802
#define LED3_GPIO_CLK_DISABLE(197,5880
#define LED2_PIN 199,5996
#define LED2_GPIO_PORT 200,6056
#define LED2_GPIO_CLK_ENABLE(201,6111
#define LED2_GPIO_CLK_DISABLE(202,6189
#define BUTTON_RELEASED 212,6428
#define BUTTON_PRESSED 213,6475
#define BUTTON_USER_PIN 218,6561
#define BUTTON_USER_GPIO_PORT 219,6620
#define BUTTON_USER_GPIO_CLK_ENABLE(220,6673
#define BUTTON_USER_GPIO_CLK_DISABLE(221,6749
#define BUTTON_USER_EXTI_IRQn 222,6826
#define BUTTON_USER_EXTI_LINE 223,6885
#define COM1_UART 237,7170
#define COM1_CLK_ENABLE(238,7216
#define COM1_CLK_DISABLE(239,7285
#define COM1_TX_PIN 241,7357
#define COM1_TX_GPIO_PORT 242,7407
#define COM1_TX_GPIO_CLK_ENABLE(243,7452
#define COM1_TX_GPIO_CLK_DISABLE(244,7520
#define COM1_TX_AF 245,7589
#define COM1_RX_PIN 247,7646
#define COM1_RX_GPIO_PORT 248,7696
#define COM1_RX_GPIO_CLK_ENABLE(249,7741
#define COM1_RX_GPIO_CLK_DISABLE(250,7809
#define COM1_RX_AF 251,7878
#define COM1_UART 254,8003
#define COM1_CLK_ENABLE(255,8049
#define COM1_CLK_DISABLE(256,8118
#define COM1_TX_PIN 258,8190
#define COM1_TX_GPIO_PORT 259,8240
#define COM1_TX_GPIO_CLK_ENABLE(260,8285
#define COM1_TX_GPIO_CLK_DISABLE(261,8353
#define COM1_TX_AF 262,8422
#define COM1_RX_PIN 264,8479
#define COM1_RX_GPIO_PORT 265,8529
#define COM1_RX_GPIO_CLK_ENABLE(266,8574
#define COM1_RX_GPIO_CLK_DISABLE(267,8642
#define COM1_RX_AF 268,8711
#define COM1_UART 270,8773
#define COM1_CLK_ENABLE(271,8819
#define COM1_CLK_DISABLE(272,8888
#define COM1_TX_PIN 274,8960
#define COM1_TX_GPIO_PORT 275,9010
#define COM1_TX_GPIO_CLK_ENABLE(276,9055
#define COM1_TX_GPIO_CLK_DISABLE(277,9123
#define COM1_TX_AF 278,9192
#define COM1_RX_PIN 280,9250
#define COM1_RX_GPIO_PORT 281,9300
#define COM1_RX_GPIO_CLK_ENABLE(282,9345
#define COM1_RX_GPIO_CLK_DISABLE(283,9413
#define COM1_RX_AF 284,9482
#define COM_POLL_TIMEOUT 287,9618

Drivers/BSP/STM32H5xx_Nucleo/stm32h5xx_nucleo_errno.h,518
#define STM32H5XX_NUCLEO_ERRNO_H21,784
#define BSP_ERROR_NONE 28,890
#define BSP_ERROR_NO_INIT 29,935
#define BSP_ERROR_WRONG_PARAM 30,980
#define BSP_ERROR_BUSY 31,1025
#define BSP_ERROR_PERIPH_FAILURE 32,1070
#define BSP_ERROR_COMPONENT_FAILURE 33,1115
#define BSP_ERROR_UNKNOWN_FAILURE 34,1160
#define BSP_ERROR_UNKNOWN_COMPONENT 35,1205
#define BSP_ERROR_BUS_FAILURE 36,1250
#define BSP_ERROR_CLOCK_FAILURE 37,1295
#define BSP_ERROR_MSP_FAILURE 38,1340
#define BSP_ERROR_FEATURE_NOT_SUPPORTED 39,1386

Drivers/CMSIS/Device/ST/STM32H5xx/Include/stm32h563xx.h,835416
#define STM32H563xx_H26,990
  Reset_IRQn 54,1745
  NonMaskableInt_IRQn 55,1858
  HardFault_IRQn 56,1971
  MemoryManagement_IRQn 57,2084
  BusFault_IRQn 59,2305
  UsageFault_IRQn 61,2531
  SecureFault_IRQn 62,2644
  SVCall_IRQn 63,2757
  DebugMonitor_IRQn 64,2870
  PendSV_IRQn 65,2983
  SysTick_IRQn 66,3096
  WWDG_IRQn 69,3342
  PVD_AVD_IRQn 70,3455
  RTC_IRQn 71,3568
  RTC_S_IRQn 72,3681
  TAMP_IRQn 73,3794
  RAMCFG_IRQn 74,3907
  FLASH_IRQn 75,4020
  FLASH_S_IRQn 76,4133
  GTZC_IRQn 77,4246
  RCC_IRQn 78,4359
  RCC_S_IRQn 79,4472
  EXTI0_IRQn 80,4585
  EXTI1_IRQn 81,4698
  EXTI2_IRQn 82,4811
  EXTI3_IRQn 83,4924
  EXTI4_IRQn 84,5037
  EXTI5_IRQn 85,5150
  EXTI6_IRQn 86,5263
  EXTI7_IRQn 87,5376
  EXTI8_IRQn 88,5489
  EXTI9_IRQn 89,5602
  EXTI10_IRQn 90,5715
  EXTI11_IRQn 91,5828
  EXTI12_IRQn 92,5941
  EXTI13_IRQn 93,6054
  EXTI14_IRQn 94,6167
  EXTI15_IRQn 95,6280
  GPDMA1_Channel0_IRQn 96,6393
  GPDMA1_Channel1_IRQn 97,6506
  GPDMA1_Channel2_IRQn 98,6619
  GPDMA1_Channel3_IRQn 99,6732
  GPDMA1_Channel4_IRQn 100,6845
  GPDMA1_Channel5_IRQn 101,6958
  GPDMA1_Channel6_IRQn 102,7071
  GPDMA1_Channel7_IRQn 103,7184
  IWDG_IRQn 104,7297
  ADC1_IRQn 105,7410
  DAC1_IRQn 106,7523
  FDCAN1_IT0_IRQn 107,7636
  FDCAN1_IT1_IRQn 108,7749
  TIM1_BRK_IRQn 109,7862
  TIM1_UP_IRQn 110,7975
  TIM1_TRG_COM_IRQn 111,8088
  TIM1_CC_IRQn 112,8201
  TIM2_IRQn 113,8314
  TIM3_IRQn 114,8427
  TIM4_IRQn 115,8540
  TIM5_IRQn 116,8653
  TIM6_IRQn 117,8766
  TIM7_IRQn 118,8879
  I2C1_EV_IRQn 119,8992
  I2C1_ER_IRQn 120,9105
  I2C2_EV_IRQn 121,9218
  I2C2_ER_IRQn 122,9331
  SPI1_IRQn 123,9444
  SPI2_IRQn 124,9557
  SPI3_IRQn 125,9670
  USART1_IRQn 126,9783
  USART2_IRQn 127,9896
  USART3_IRQn 128,10009
  UART4_IRQn 129,10122
  UART5_IRQn 130,10235
  LPUART1_IRQn 131,10348
  LPTIM1_IRQn 132,10461
  TIM8_BRK_IRQn 133,10574
  TIM8_UP_IRQn 134,10687
  TIM8_TRG_COM_IRQn 135,10800
  TIM8_CC_IRQn 136,10913
  ADC2_IRQn 137,11026
  LPTIM2_IRQn 138,11139
  TIM15_IRQn 139,11252
  TIM16_IRQn 140,11365
  TIM17_IRQn 141,11478
  USB_DRD_FS_IRQn 142,11591
  CRS_IRQn 143,11704
  UCPD1_IRQn 144,11817
  FMC_IRQn 145,11930
  OCTOSPI1_IRQn 146,12043
  SDMMC1_IRQn 147,12156
  I2C3_EV_IRQn 148,12269
  I2C3_ER_IRQn 149,12382
  SPI4_IRQn 150,12495
  SPI5_IRQn 151,12608
  SPI6_IRQn 152,12721
  USART6_IRQn 153,12834
  USART10_IRQn 154,12947
  USART11_IRQn 155,13060
  SAI1_IRQn 156,13173
  SAI2_IRQn 157,13286
  GPDMA2_Channel0_IRQn 158,13399
  GPDMA2_Channel1_IRQn 159,13512
  GPDMA2_Channel2_IRQn 160,13625
  GPDMA2_Channel3_IRQn 161,13738
  GPDMA2_Channel4_IRQn 162,13851
  GPDMA2_Channel5_IRQn 163,13964
  GPDMA2_Channel6_IRQn 164,14077
  GPDMA2_Channel7_IRQn 165,14190
  UART7_IRQn 166,14303
  UART8_IRQn 167,14416
  UART9_IRQn 168,14529
  UART12_IRQn 169,14642
  SDMMC2_IRQn 170,14755
  FPU_IRQn 171,14868
  ICACHE_IRQn 172,14981
  DCACHE1_IRQn 173,15094
  ETH_IRQn 174,15207
  ETH_WKUP_IRQn 175,15320
  DCMI_PSSI_IRQn 176,15433
  FDCAN2_IT0_IRQn 177,15546
  FDCAN2_IT1_IRQn 178,15659
  CORDIC_IRQn 179,15772
  FMAC_IRQn 180,15885
  DTS_IRQn 181,15998
  RNG_IRQn 182,16111
  HASH_IRQn 183,16224
  PKA_IRQn 184,16337
  CEC_IRQn 185,16450
  TIM12_IRQn 186,16563
  TIM13_IRQn 187,16676
  TIM14_IRQn 188,16789
  I3C1_EV_IRQn 189,16902
  I3C1_ER_IRQn 190,17015
  I2C4_EV_IRQn 191,17128
  I2C4_ER_IRQn 192,17241
  LPTIM3_IRQn 193,17354
  LPTIM4_IRQn 194,17467
  LPTIM5_IRQn 195,17580
  LPTIM6_IRQn 196,17693
} IRQn_Type;197,17806
#define SMPS 227,18977
#define __CM33_REV 230,19130
#define __SAUREGION_PRESENT 231,19200
#define __MPU_PRESENT 232,19271
#define __VTOR_PRESENT 233,19334
#define __NVIC_PRIO_BITS 234,19398
#define __Vendor_SysTickConfig 235,19489
#define __FPU_PRESENT 236,19585
#define __DSP_PRESENT 237,19648
  __IO uint32_t DR;260,20470
  __IO uint32_t IDR;261,20577
  __IO uint32_t CR;262,20684
       uint32_t RESERVED2;263,20791
  __IO uint32_t INIT;264,20898
  __IO uint32_t POL;265,21005
       uint32_t RESERVED3[RESERVED3266,21112
  __IO uint32_t HWCFGR;267,21219
  __IO uint32_t VERR;268,21326
  __IO uint32_t PIDR;269,21433
  __IO uint32_t SIDR;270,21540
} CRC_TypeDef;271,21647
  __IO uint32_t CR1;278,21742
  __IO uint32_t CR2;279,21836
  __IO uint32_t OAR1;280,21930
  __IO uint32_t OAR2;281,22024
  __IO uint32_t TIMINGR;282,22118
  __IO uint32_t TIMEOUTR;283,22212
  __IO uint32_t ISR;284,22306
  __IO uint32_t ICR;285,22400
  __IO uint32_t PECR;286,22494
  __IO uint32_t RXDR;287,22588
  __IO uint32_t TXDR;288,22682
} I2C_TypeDef;289,22776
  __IO uint32_t CR;296,22880
  __IO uint32_t CFGR;297,22990
  uint32_t      RESERVED1[RESERVED1298,23100
  __IO uint32_t RDR;299,23210
  __IO uint32_t RDWR;300,23320
  __IO uint32_t TDR;301,23430
  __IO uint32_t TDWR;302,23540
  __IO uint32_t IBIDR;303,23650
  __IO uint32_t TGTTDR;304,23760
  uint32_t      RESERVED2[RESERVED2305,23870
  __IO uint32_t SR;306,23980
  __IO uint32_t SER;307,24090
  uint32_t      RESERVED3[RESERVED3308,24200
  __IO uint32_t RMR;309,24310
  uint32_t      RESERVED4[RESERVED4310,24420
  __IO uint32_t EVR;311,24530
  __IO uint32_t IER;312,24640
  __IO uint32_t CEVR;313,24750
  uint32_t RESERVED5;314,24860
  __IO uint32_t DEVR0;315,24970
  __IO uint32_t DEVRX[DEVRX316,25080
  uint32_t      RESERVED6[RESERVED6317,25190
  __IO uint32_t MAXRLR;318,25300
  __IO uint32_t MAXWLR;319,25410
  uint32_t      RESERVED7[RESERVED7320,25520
  __IO uint32_t TIMINGR0;321,25630
  __IO uint32_t TIMINGR1;322,25740
  __IO uint32_t TIMINGR2;323,25850
  uint32_t      RESERVED9[RESERVED9324,25960
  __IO uint32_t BCR;325,26070
  __IO uint32_t DCR;326,26180
  __IO uint32_t GETCAPR;327,26290
  __IO uint32_t CRCAPR;328,26400
  __IO uint32_t GETMXDSR;329,26510
  __IO uint32_t EPIDR;330,26620
} I3C_TypeDef;331,26730
  __IO uint32_t CR;338,26794
  __IO uint32_t SWTRIGR;339,26907
  __IO uint32_t DHR12R1;340,27020
  __IO uint32_t DHR12L1;341,27133
  __IO uint32_t DHR8R1;342,27246
  __IO uint32_t DHR12R2;343,27359
  __IO uint32_t DHR12L2;344,27472
  __IO uint32_t DHR8R2;345,27585
  __IO uint32_t DHR12RD;346,27698
  __IO uint32_t DHR12LD;347,27811
  __IO uint32_t DHR8RD;348,27924
  __IO uint32_t DOR1;349,28037
  __IO uint32_t DOR2;350,28150
  __IO uint32_t SR;351,28263
  __IO uint32_t CCR;352,28376
  __IO uint32_t MCR;353,28489
  __IO uint32_t SHSR1;354,28602
  __IO uint32_t SHSR2;355,28715
  __IO uint32_t SHHR;356,28828
  __IO uint32_t SHRR;357,28941
  __IO uint32_t RESERVED[RESERVED358,29054
  __IO uint32_t AUTOCR;359,29084
} DAC_TypeDef;360,29197
__IO uint32_t CR;367,29279
__IO uint32_t CFGR;368,29374
__IO uint32_t ISR;369,29469
__IO uint32_t ICR;370,29564
} CRS_TypeDef;371,29659
  __IO uint32_t CR;379,29726
  __IO uint32_t DIN;380,29829
  __IO uint32_t STR;381,29932
  __IO uint32_t HR[HR382,30035
  __IO uint32_t IMR;383,30138
  __IO uint32_t SR;384,30241
       uint32_t RESERVED[RESERVED385,30344
  __IO uint32_t CSR[CSR386,30447
} HASH_TypeDef;387,30550
  __IO uint32_t HR[HR394,30623
} HASH_DIGEST_TypeDef;395,30720
  __IO uint32_t CR;402,30792
  __IO uint32_t SR;403,30865
  __IO uint32_t DR;404,30938
  __IO uint32_t NSCR;405,31011
  __IO uint32_t HTCR;406,31104
} RNG_TypeDef;407,31197
  __IO uint32_t IDCODE;414,31267
  __IO uint32_t CR;415,31364
  __IO uint32_t APB1FZR1;416,31461
  __IO uint32_t APB1FZR2;417,31558
  __IO uint32_t APB2FZR;418,31655
  __IO uint32_t APB3FZR;419,31752
       uint32_t RESERVED1[RESERVED1420,31849
  __IO uint32_t AHB1FZR;421,31946
       uint32_t RESERVED2[RESERVED2422,32043
  __IO uint32_t SR;423,32140
  __IO uint32_t DBG_AUTH_HOST;424,32237
  __IO uint32_t DBG_AUTH_DEV;425,32334
  __IO uint32_t DBG_AUTH_ACK;426,32431
       uint32_t RESERVED3[RESERVED3427,32528
  __IO uint32_t PIDR4;428,32625
  __IO uint32_t PIDR5;429,32722
  __IO uint32_t PIDR6;430,32819
  __IO uint32_t PIDR7;431,32916
  __IO uint32_t PIDR0;432,33013
  __IO uint32_t PIDR1;433,33110
  __IO uint32_t PIDR2;434,33207
  __IO uint32_t PIDR3;435,33304
  __IO uint32_t CIDR0;436,33401
  __IO uint32_t CIDR1;437,33498
  __IO uint32_t CIDR2;438,33595
  __IO uint32_t CIDR3;439,33692
} DBGMCU_TypeDef;440,33789
  __IO uint32_t CR;447,33857
  __IO uint32_t SR;448,33960
  __IO uint32_t RISR;449,34063
  __IO uint32_t IER;450,34166
  __IO uint32_t MISR;451,34269
  __IO uint32_t ICR;452,34372
  __IO uint32_t ESCR;453,34475
  __IO uint32_t ESUR;454,34578
  __IO uint32_t CWSTRTR;455,34681
  __IO uint32_t CWSIZER;456,34784
  __IO uint32_t DR;457,34887
} DCMI_TypeDef;458,34990
  __IO uint32_t CR;465,35056
  __IO uint32_t SR;466,35158
  __IO uint32_t RIS;467,35260
  __IO uint32_t IER;468,35362
  __IO uint32_t MIS;469,35464
  __IO uint32_t ICR;470,35566
  __IO uint32_t RESERVED1[RESERVED1471,35668
  __IO uint32_t DR;472,35770
} PSSI_TypeDef;473,35872
  __IO uint32_t SECCFGR;480,35948
  __IO uint32_t PRIVCFGR;481,36057
  __IO uint32_t RCFGLOCKR;482,36166
  __IO uint32_t MISR;483,36275
  __IO uint32_t SMISR;484,36384
} DMA_TypeDef;485,36493
  __IO uint32_t CLBAR;489,36530
       uint32_t RESERVED1[RESERVED1490,36652
  __IO uint32_t CFCR;491,36774
  __IO uint32_t CSR;492,36896
  __IO uint32_t CCR;493,37018
       uint32_t RESERVED2[RESERVED2494,37140
  __IO uint32_t CTR1;495,37262
  __IO uint32_t CTR2;496,37384
  __IO uint32_t CBR1;497,37506
  __IO uint32_t CSAR;498,37628
  __IO uint32_t CDAR;499,37750
  __IO uint32_t CTR3;500,37872
  __IO uint32_t CBR2;501,37994
       uint32_t RESERVED3[RESERVED3502,38116
  __IO uint32_t CLLR;503,38238
} DMA_Channel_TypeDef;504,38360
  __IO uint32_t MACCR;511,38441
  __IO uint32_t MACECR;512,38465
  __IO uint32_t MACPFR;513,38490
  __IO uint32_t MACWTR;514,38515
  __IO uint32_t MACHT0R;515,38540
  __IO uint32_t MACHT1R;516,38566
  uint32_t      RESERVED1[RESERVED1517,38592
  __IO uint32_t MACVTR;518,38624
  uint32_t      RESERVED2;519,38649
  __IO uint32_t MACVHTR;520,38677
  uint32_t      RESERVED3;521,38703
  __IO uint32_t MACVIR;522,38731
  __IO uint32_t MACIVIR;523,38756
  uint32_t      RESERVED4[RESERVED4524,38782
  __IO uint32_t MACTFCR;525,38813
  uint32_t      RESERVED5[RESERVED5526,38839
  __IO uint32_t MACRFCR;527,38870
  uint32_t      RESERVED6[RESERVED6528,38896
  __IO uint32_t MACISR;529,38927
  __IO uint32_t MACIER;530,38952
  __IO uint32_t MACRXTXSR;531,38977
  uint32_t      RESERVED7;532,39005
  __IO uint32_t MACPCSR;533,39033
  __IO uint32_t MACRWKPFR;534,39059
  uint32_t      RESERVED8[RESERVED8535,39087
  __IO uint32_t MACLCSR;536,39118
  __IO uint32_t MACLTCR;537,39144
  __IO uint32_t MACLETR;538,39170
  __IO uint32_t MAC1USTCR;539,39196
  uint32_t      RESERVED9[RESERVED9540,39224
  __IO uint32_t MACVR;541,39256
  __IO uint32_t MACDR;542,39280
  uint32_t      RESERVED10;543,39304
  __IO uint32_t MACHWF0R;544,39333
  __IO uint32_t MACHWF1R;545,39360
  __IO uint32_t MACHWF2R;546,39387
  uint32_t      RESERVED11[RESERVED11547,39414
  __IO uint32_t MACMDIOAR;548,39447
  __IO uint32_t MACMDIODR;549,39475
  uint32_t      RESERVED12[RESERVED12550,39503
  __IO uint32_t MACARPAR;551,39535
  uint32_t      RESERVED13[RESERVED13552,39562
  __IO uint32_t MACA0HR;553,39595
  __IO uint32_t MACA0LR;554,39621
  __IO uint32_t MACA1HR;555,39647
  __IO uint32_t MACA1LR;556,39673
  __IO uint32_t MACA2HR;557,39699
  __IO uint32_t MACA2LR;558,39725
  __IO uint32_t MACA3HR;559,39751
  __IO uint32_t MACA3LR;560,39777
  uint32_t      RESERVED14[RESERVED14561,39803
  __IO uint32_t MMCCR;562,39837
  __IO uint32_t MMCRIR;563,39861
  __IO uint32_t MMCTIR;564,39886
  __IO uint32_t MMCRIMR;565,39911
  __IO uint32_t MMCTIMR;566,39937
  uint32_t      RESERVED15[RESERVED15567,39963
  __IO uint32_t MMCTSCGPR;568,39996
  __IO uint32_t MMCTMCGPR;569,40024
  uint32_t      RESERVED16[RESERVED16570,40052
  __IO uint32_t MMCTPCGR;571,40084
  uint32_t      RESERVED17[RESERVED17572,40111
  __IO uint32_t MMCRCRCEPR;573,40144
  __IO uint32_t MMCRAEPR;574,40173
  uint32_t      RESERVED18[RESERVED18575,40200
  __IO uint32_t MMCRUPGR;576,40233
  uint32_t      RESERVED19[RESERVED19577,40260
  __IO uint32_t MMCTLPIMSTR;578,40292
  __IO uint32_t MMCTLPITCR;579,40322
  __IO uint32_t MMCRLPIMSTR;580,40351
  __IO uint32_t MMCRLPITCR;581,40381
  uint32_t      RESERVED20[RESERVED20582,40410
  __IO uint32_t MACL3L4C0R;583,40443
  __IO uint32_t MACL4A0R;584,40472
  uint32_t      RESERVED21[RESERVED21585,40499
  __IO uint32_t MACL3A0R0R;586,40531
  __IO uint32_t MACL3A1R0R;587,40560
  __IO uint32_t MACL3A2R0R;588,40589
  __IO uint32_t MACL3A3R0R;589,40618
  uint32_t      RESERVED22[RESERVED22590,40647
  __IO uint32_t MACL3L4C1R;591,40679
  __IO uint32_t MACL4A1R;592,40708
  uint32_t      RESERVED23[RESERVED23593,40735
  __IO uint32_t MACL3A0R1R;594,40767
  __IO uint32_t MACL3A1R1R;595,40796
  __IO uint32_t MACL3A2R1R;596,40825
  __IO uint32_t MACL3A3R1R;597,40854
  uint32_t      RESERVED24[RESERVED24598,40883
  __IO uint32_t MACTSCR;599,40917
  __IO uint32_t MACSSIR;600,40943
  __IO uint32_t MACSTSR;601,40969
  __IO uint32_t MACSTNR;602,40995
  __IO uint32_t MACSTSUR;603,41021
  __IO uint32_t MACSTNUR;604,41048
  __IO uint32_t MACTSAR;605,41075
  uint32_t      RESERVED25;606,41101
  __IO uint32_t MACTSSR;607,41130
  uint32_t      RESERVED26[RESERVED26608,41156
  __IO uint32_t MACTTSSNR;609,41188
  __IO uint32_t MACTTSSSR;610,41216
  uint32_t      RESERVED27[RESERVED27611,41244
  __IO uint32_t MACACR;612,41276
  uint32_t      RESERVED28;613,41301
  __IO uint32_t MACATSNR;614,41330
  __IO uint32_t MACATSSR;615,41357
  __IO uint32_t MACTSIACR;616,41384
  __IO uint32_t MACTSEACR;617,41412
  __IO uint32_t MACTSICNR;618,41440
  __IO uint32_t MACTSECNR;619,41468
  uint32_t      RESERVED29[RESERVED29620,41496
  __IO uint32_t MACPPSCR;621,41528
  uint32_t      RESERVED30[RESERVED30622,41555
  __IO uint32_t MACPPSTTSR;623,41587
  __IO uint32_t MACPPSTTNR;624,41616
  __IO uint32_t MACPPSIR;625,41645
  __IO uint32_t MACPPSWR;626,41672
  uint32_t      RESERVED31[RESERVED31627,41699
  __IO uint32_t MACPOCR;628,41732
  __IO uint32_t MACSPI0R;629,41758
  __IO uint32_t MACSPI1R;630,41785
  __IO uint32_t MACSPI2R;631,41812
  __IO uint32_t MACLMIR;632,41839
  uint32_t      RESERVED32[RESERVED32633,41865
  __IO uint32_t MTLOMR;634,41898
  uint32_t      RESERVED33[RESERVED33635,41923
  __IO uint32_t MTLISR;636,41955
  uint32_t      RESERVED34[RESERVED34637,41980
  __IO uint32_t MTLTQOMR;638,42013
  __IO uint32_t MTLTQUR;639,42040
  __IO uint32_t MTLTQDR;640,42066
  uint32_t      RESERVED35[RESERVED35641,42092
  __IO uint32_t MTLQICSR;642,42124
  __IO uint32_t MTLRQOMR;643,42151
  __IO uint32_t MTLRQMPOCR;644,42178
  __IO uint32_t MTLRQDR;645,42207
  uint32_t      RESERVED36[RESERVED36646,42233
  __IO uint32_t DMAMR;647,42267
  __IO uint32_t DMASBMR;648,42291
  __IO uint32_t DMAISR;649,42317
  __IO uint32_t DMADSR;650,42342
  uint32_t      RESERVED37[RESERVED37651,42367
  __IO uint32_t DMACCR;652,42400
  __IO uint32_t DMACTCR;653,42425
  __IO uint32_t DMACRCR;654,42451
  uint32_t      RESERVED38[RESERVED38655,42477
  __IO uint32_t DMACTDLAR;656,42509
  uint32_t      RESERVED39;657,42537
  __IO uint32_t DMACRDLAR;658,42566
  __IO uint32_t DMACTDTPR;659,42594
  uint32_t      RESERVED40;660,42622
  __IO uint32_t DMACRDTPR;661,42651
  __IO uint32_t DMACTDRLR;662,42679
  __IO uint32_t DMACRDRLR;663,42707
  __IO uint32_t DMACIER;664,42735
  __IO uint32_t DMACRIWTR;665,42761
  __IO uint32_t DMACSFCSR;666,42789
  uint32_t      RESERVED41;667,42817
  __IO uint32_t DMACCATDR;668,42846
  uint32_t      RESERVED42;669,42874
  __IO uint32_t DMACCARDR;670,42903
  uint32_t      RESERVED43;671,42931
  __IO uint32_t DMACCATBR;672,42960
  uint32_t      RESERVED44;673,42988
  __IO uint32_t DMACCARBR;674,43017
  __IO uint32_t DMACSR;675,43045
  uint32_t      RESERVED45[RESERVED45676,43070
  __IO uint32_t DMACMFCR;677,43102
}ETH_TypeDef;ETH_TypeDef678,43129
  __IO uint32_t RTSR1;685,43229
  __IO uint32_t FTSR1;686,43342
  __IO uint32_t SWIER1;687,43455
  __IO uint32_t RPR1;688,43568
  __IO uint32_t FPR1;689,43681
  __IO uint32_t SECCFGR1;690,43794
  __IO uint32_t PRIVCFGR1;691,43907
       uint32_t RESERVED1;692,44020
  __IO uint32_t RTSR2;693,44133
  __IO uint32_t FTSR2;694,44246
  __IO uint32_t SWIER2;695,44359
  __IO uint32_t RPR2;696,44472
  __IO uint32_t FPR2;697,44585
  __IO uint32_t SECCFGR2;698,44698
  __IO uint32_t PRIVCFGR2;699,44811
       uint32_t RESERVED2[RESERVED2700,44924
  __IO uint32_t EXTICR[EXTICR701,45037
  __IO uint32_t LOCKR;702,45150
       uint32_t RESERVED3[RESERVED3703,45263
  __IO uint32_t IMR1;704,45376
  __IO uint32_t EMR1;705,45489
       uint32_t RESERVED4[RESERVED4706,45602
  __IO uint32_t IMR2;707,45715
  __IO uint32_t EMR2;708,45828
} EXTI_TypeDef;709,45941
  __IO uint32_t ACR;716,46018
  __IO uint32_t NSKEYR;717,46148
  __IO uint32_t SECKEYR;718,46278
  __IO uint32_t OPTKEYR;719,46408
  __IO uint32_t NSOBKKEYR;720,46538
  __IO uint32_t SECOBKKEYR;721,46668
  __IO uint32_t OPSR;722,46798
  __IO uint32_t OPTCR;723,46928
  __IO uint32_t NSSR;724,47058
  __IO uint32_t SECSR;725,47188
  __IO uint32_t NSCR;726,47318
  __IO uint32_t SECCR;727,47448
  __IO uint32_t NSCCR;728,47578
  __IO uint32_t SECCCR;729,47708
       uint32_t RESERVED1;730,47838
  __IO uint32_t PRIVCFGR;731,47968
  __IO uint32_t NSOBKCFGR;732,48098
  __IO uint32_t SECOBKCFGR;733,48228
  __IO uint32_t HDPEXTR;734,48358
       uint32_t RESERVED2;735,48488
  __IO uint32_t OPTSR_CUR;736,48618
  __IO uint32_t OPTSR_PRG;737,48748
       uint32_t RESERVED3[RESERVED3738,48878
  __IO uint32_t NSEPOCHR_CUR;739,49013
  __IO uint32_t NSEPOCHR_PRG;740,49143
  __IO uint32_t SECEPOCHR_CUR;741,49273
  __IO uint32_t SECEPOCHR_PRG;742,49403
  __IO uint32_t OPTSR2_CUR;743,49533
  __IO uint32_t OPTSR2_PRG;744,49663
       uint32_t RESERVED4[RESERVED4745,49793
  __IO uint32_t NSBOOTR_CUR;746,49928
  __IO uint32_t NSBOOTR_PRG;747,50058
  __IO uint32_t SECBOOTR_CUR;748,50188
  __IO uint32_t SECBOOTR_PRG;749,50318
  __IO uint32_t OTPBLR_CUR;750,50448
  __IO uint32_t OTPBLR_PRG;751,50578
       uint32_t RESERVED5[RESERVED5752,50708
  __IO uint32_t SECBB1R1;753,50843
  __IO uint32_t SECBB1R2;754,50973
  __IO uint32_t SECBB1R3;755,51103
  __IO uint32_t SECBB1R4;756,51233
       uint32_t RESERVED6[RESERVED6757,51363
  __IO uint32_t PRIVBB1R1;758,51498
  __IO uint32_t PRIVBB1R2;759,51628
  __IO uint32_t PRIVBB1R3;760,51758
  __IO uint32_t PRIVBB1R4;761,51888
       uint32_t RESERVED7[RESERVED7762,52018
  __IO uint32_t SECWM1R_CUR;763,52153
  __IO uint32_t SECWM1R_PRG;764,52283
  __IO uint32_t WRP1R_CUR;765,52413
  __IO uint32_t WRP1R_PRG;766,52543
  __IO uint32_t EDATA1R_CUR;767,52673
  __IO uint32_t EDATA1R_PRG;768,52803
  __IO uint32_t HDP1R_CUR;769,52933
  __IO uint32_t HDP1R_PRG;770,53063
  __IO uint32_t ECCCORR;771,53193
  __IO uint32_t ECCDETR;772,53324
  __IO uint32_t ECCDR;773,53455
       uint32_t RESERVED8[RESERVED8774,53586
  __IO uint32_t SECBB2R1;775,53723
  __IO uint32_t SECBB2R2;776,53854
  __IO uint32_t SECBB2R3;777,53985
  __IO uint32_t SECBB2R4;778,54116
       uint32_t RESERVED9[RESERVED9779,54247
  __IO uint32_t PRIVBB2R1;780,54384
  __IO uint32_t PRIVBB2R2;781,54515
  __IO uint32_t PRIVBB2R3;782,54646
  __IO uint32_t PRIVBB2R4;783,54777
       uint32_t RESERVED10[RESERVED10784,54908
  __IO uint32_t SECWM2R_CUR;785,55045
  __IO uint32_t SECWM2R_PRG;786,55176
  __IO uint32_t WRP2R_CUR;787,55307
  __IO uint32_t WRP2R_PRG;788,55438
  __IO uint32_t EDATA2R_CUR;789,55569
  __IO uint32_t EDATA2R_PRG;790,55700
  __IO uint32_t HDP2R_CUR;791,55831
  __IO uint32_t HDP2R_PRG;792,55962
} FLASH_TypeDef;793,56093
  __IO uint32_t X1BUFCFG;800,56160
  __IO uint32_t X2BUFCFG;801,56271
  __IO uint32_t YBUFCFG;802,56382
  __IO uint32_t PARAM;803,56493
  __IO uint32_t CR;804,56604
  __IO uint32_t SR;805,56715
  __IO uint32_t WDATA;806,56826
  __IO uint32_t RDATA;807,56937
} FMAC_TypeDef;808,57048
  __IO uint32_t MODER;815,57129
  __IO uint32_t OTYPER;816,57232
  __IO uint32_t OSPEEDR;817,57335
  __IO uint32_t PUPDR;818,57438
  __IO uint32_t IDR;819,57541
  __IO uint32_t ODR;820,57644
  __IO uint32_t BSRR;821,57747
  __IO uint32_t LCKR;822,57850
  __IO uint32_t AFR[AFR823,57953
  __IO uint32_t BRR;824,58056
  __IO uint32_t HSLVR;825,58159
  __IO uint32_t SECCFGR;826,58262
} GPIO_TypeDef;827,58365
  __IO uint32_t CR;834,58454
       uint32_t RESERVED1[RESERVED1835,58591
  __IO uint32_t SECCFGR1;836,58728
  __IO uint32_t SECCFGR2;837,58865
  __IO uint32_t SECCFGR3;838,59002
       uint32_t RESERVED2;839,59139
  __IO uint32_t PRIVCFGR1;840,59276
  __IO uint32_t PRIVCFGR2;841,59413
  __IO uint32_t PRIVCFGR3;842,59550
       uint32_t RESERVED3[RESERVED3843,59687
  __IO uint32_t MPCWM1ACFGR;844,59824
  __IO uint32_t MPCWM1AR;845,59961
  __IO uint32_t MPCWM1BCFGR;846,60098
  __IO uint32_t MPCWM1BR;847,60235
  __IO uint32_t MPCWM2ACFGR;848,60372
  __IO uint32_t MPCWM2AR;849,60509
  __IO uint32_t MPCWM2BCFGR;850,60646
  __IO uint32_t MPCWM2BR;851,60783
  __IO uint32_t MPCWM3ACFGR;852,60920
  __IO uint32_t MPCWM3AR;853,61057
  __IO uint32_t MPCWM3BCFGR;854,61194
  __IO uint32_t MPCWM3BR;855,61331
  __IO uint32_t MPCWM4ACFGR;856,61468
  __IO uint32_t MPCWM4AR;857,61605
  __IO uint32_t MPCWM4BCFGR;858,61742
  __IO uint32_t MPCWM4BR;859,61879
} GTZC_TZSC_TypeDef;860,62016
  __IO uint32_t CR;864,62059
  uint32_t RESERVED1[RESERVED1865,62170
  __IO uint32_t CFGLOCKR1;866,62281
  uint32_t RESERVED2[RESERVED2867,62392
  __IO uint32_t SECCFGR[SECCFGR868,62503
  uint32_t RESERVED3[RESERVED3869,62614
  __IO uint32_t PRIVCFGR[PRIVCFGR870,62725
} GTZC_MPCBB_TypeDef;871,62836
  __IO uint32_t IER1;875,62880
  __IO uint32_t IER2;876,62976
  __IO uint32_t IER3;877,63072
  __IO uint32_t IER4;878,63168
  __IO uint32_t SR1;879,63264
  __IO uint32_t SR2;880,63360
  __IO uint32_t SR3;881,63456
  __IO uint32_t SR4;882,63552
  __IO uint32_t FCR1;883,63648
  __IO uint32_t FCR2;884,63744
  __IO uint32_t FCR3;885,63840
  __IO uint32_t FCR4;886,63936
} GTZC_TZIC_TypeDef;887,64032
  __IO uint32_t CR;894,64116
  __IO uint32_t SR;895,64218
  __IO uint32_t IER;896,64320
  __IO uint32_t FCR;897,64422
  __IO uint32_t HMONR;898,64524
  __IO uint32_t MMONR;899,64626
       uint32_t RESERVED1[RESERVED1900,64728
  __IO uint32_t CRR0;901,64837
  __IO uint32_t CRR1;902,64939
  __IO uint32_t CRR2;903,65041
  __IO uint32_t CRR3;904,65143
} ICACHE_TypeDef;905,65245
  __IO uint32_t CR;912,65319
  __IO uint32_t SR;913,65420
  __IO uint32_t IER;914,65521
  __IO uint32_t FCR;915,65622
  __IO uint32_t RHMONR;916,65723
  __IO uint32_t RMMONR;917,65824
       uint32_t RESERVED1[RESERVED1918,65925
  __IO uint32_t WHMONR;919,66031
  __IO uint32_t WMMONR;920,66132
  __IO uint32_t CMDRSADDRR;921,66233
  __IO uint32_t CMDREADDRR;922,66334
} DCACHE_TypeDef;923,66435
  __IO uint32_t CR1;930,66502
  __IO uint32_t CR2;931,66603
  __IO uint32_t SMCR;932,66704
  __IO uint32_t DIER;933,66805
  __IO uint32_t SR;934,66906
  __IO uint32_t EGR;935,67007
  __IO uint32_t CCMR1;936,67108
  __IO uint32_t CCMR2;937,67209
  __IO uint32_t CCER;938,67310
  __IO uint32_t CNT;939,67411
  __IO uint32_t PSC;940,67512
  __IO uint32_t ARR;941,67613
  __IO uint32_t RCR;942,67714
  __IO uint32_t CCR1;943,67815
  __IO uint32_t CCR2;944,67916
  __IO uint32_t CCR3;945,68017
  __IO uint32_t CCR4;946,68118
  __IO uint32_t BDTR;947,68219
  __IO uint32_t CCR5;948,68320
  __IO uint32_t CCR6;949,68421
  __IO uint32_t CCMR3;950,68522
  __IO uint32_t DTR2;951,68623
  __IO uint32_t ECR;952,68724
  __IO uint32_t TISEL;953,68825
  __IO uint32_t AF1;954,68926
  __IO uint32_t AF2;955,69027
  __IO uint32_t OR1 956,69128
       uint32_t RESERVED0[RESERVED0957,69229
  __IO uint32_t DCR;958,69330
  __IO uint32_t DMAR;959,69432
} TIM_TypeDef;960,69534
  __IO uint32_t ISR;967,69602
  __IO uint32_t ICR;968,69704
  __IO uint32_t DIER;969,69806
  __IO uint32_t CFGR;970,69908
  __IO uint32_t CR;971,70010
  __IO uint32_t CCR1;972,70112
  __IO uint32_t ARR;973,70214
  __IO uint32_t CNT;974,70316
  __IO uint32_t RESERVED0;975,70418
  __IO uint32_t CFGR2;976,70520
  __IO uint32_t RCR;977,70622
  __IO uint32_t CCMR1;978,70724
  __IO uint32_t RESERVED1;979,70826
  __IO uint32_t CCR2;980,70928
} LPTIM_TypeDef;981,71030
  __IO uint32_t CR;989,71127
  uint32_t RESERVED;990,71240
  __IO uint32_t DCR1;991,71353
  __IO uint32_t DCR2;992,71466
  __IO uint32_t DCR3;993,71579
  __IO uint32_t DCR4;994,71692
  uint32_t RESERVED1[RESERVED1995,71805
  __IO uint32_t SR;996,71924
  __IO uint32_t FCR;997,72037
  uint32_t RESERVED2[RESERVED2998,72150
  __IO uint32_t DLR;999,72269
  uint32_t RESERVED3;1000,72382
  __IO uint32_t AR;1001,72495
  uint32_t RESERVED4;1002,72608
  __IO uint32_t DR;1003,72721
  uint32_t RESERVED5[RESERVED51004,72834
  __IO uint32_t PSMKR;1005,72953
  uint32_t RESERVED6;1006,73066
  __IO uint32_t PSMAR;1007,73179
  uint32_t RESERVED7;1008,73292
  __IO uint32_t PIR;1009,73405
  uint32_t RESERVED8[RESERVED81010,73518
  __IO uint32_t CCR;1011,73637
  uint32_t RESERVED9;1012,73750
  __IO uint32_t TCR;1013,73863
  uint32_t RESERVED10;1014,73976
  __IO uint32_t IR;1015,74089
  uint32_t RESERVED11[RESERVED111016,74202
  __IO uint32_t ABR;1017,74321
  uint32_t RESERVED12[RESERVED121018,74434
  __IO uint32_t LPTR;1019,74553
  uint32_t RESERVED13[RESERVED131020,74666
  __IO uint32_t WPCCR;1021,74785
  uint32_t RESERVED14;1022,74898
  __IO uint32_t WPTCR;1023,75011
  uint32_t RESERVED15;1024,75124
  __IO uint32_t WPIR;1025,75237
  uint32_t RESERVED16[RESERVED161026,75350
  __IO uint32_t WPABR;1027,75469
  uint32_t RESERVED17[RESERVED171028,75582
  __IO uint32_t WCCR;1029,75701
  uint32_t RESERVED18;1030,75814
  __IO uint32_t WTCR;1031,75927
  uint32_t RESERVED19;1032,76040
  __IO uint32_t WIR;1033,76153
  uint32_t RESERVED20[RESERVED201034,76266
  __IO uint32_t WABR;1035,76385
  uint32_t RESERVED21[RESERVED211036,76498
  __IO uint32_t HLCR;1037,76617
} XSPI_TypeDef;1038,76730
typedef  XSPI_TypeDef OCTOSPI_TypeDef;1040,76749
  __IO uint32_t PMCR;1047,76847
  __IO uint32_t PMSR;1048,76951
       uint32_t RESERVED1[RESERVED11049,77055
  __IO uint32_t VOSCR;1050,77159
  __IO uint32_t VOSSR;1051,77263
       uint32_t RESERVED2[RESERVED21052,77367
  __IO uint32_t BDCR;1053,77471
  __IO uint32_t DBPCR;1054,77575
  __IO uint32_t BDSR;1055,77679
  __IO uint32_t UCPDR;1056,77783
  __IO uint32_t SCCR;1057,77887
  __IO uint32_t VMCR;1058,77991
  __IO uint32_t USBSCR;1059,78095
  __IO uint32_t VMSR;1060,78199
  __IO uint32_t WUSCR;1061,78303
  __IO uint32_t WUSR;1062,78407
  __IO uint32_t WUCR;1063,78511
       uint32_t RESERVED3;1064,78615
  __IO uint32_t IORETR;1065,78719
       uint32_t RESERVED4[RESERVED41066,78823
  __IO uint32_t SECCFGR;1067,78927
  __IO uint32_t PRIVCFGR;1068,79031
}PWR_TypeDef;PWR_TypeDef1069,79135
  __IO uint32_t CR;1076,79225
  __IO uint32_t IER;1077,79316
  __IO uint32_t ISR;1078,79407
  __IO uint32_t SEAR;1079,79498
  __IO uint32_t DEAR;1080,79589
  __IO uint32_t ICR;1081,79680
  __IO uint32_t WPR1;1082,79771
  __IO uint32_t WPR2;1083,79862
  uint32_t      RESERVED;1084,79953
  __IO uint32_t ECCKEY;1085,80044
  __IO uint32_t ERKEYR;1086,80135
}RAMCFG_TypeDef;RAMCFG_TypeDef1087,80226
  __IO uint32_t CR;1094,80312
  uint32_t      RESERVED1[RESERVED11095,80446
  __IO uint32_t HSICFGR;1096,80580
  __IO uint32_t CRRCR;1097,80714
  __IO uint32_t CSICFGR;1098,80848
  __IO uint32_t CFGR1;1099,80982
  __IO uint32_t CFGR2;1100,81116
  uint32_t      RESERVED2;1101,81250
  __IO uint32_t PLL1CFGR;1102,81384
  __IO uint32_t PLL2CFGR;1103,81518
  __IO uint32_t PLL3CFGR;1104,81652
  __IO uint32_t PLL1DIVR;1105,81786
  __IO uint32_t PLL1FRACR;1106,81920
  __IO uint32_t PLL2DIVR;1107,82054
  __IO uint32_t PLL2FRACR;1108,82188
  __IO uint32_t PLL3DIVR;1109,82322
  __IO uint32_t PLL3FRACR;1110,82456
  uint32_t      RESERVED5;1111,82590
  __IO uint32_t CIER;1112,82724
  __IO uint32_t CIFR;1113,82858
  __IO uint32_t CICR;1114,82992
  uint32_t      RESERVED6;1115,83126
  __IO uint32_t AHB1RSTR;1116,83260
  __IO uint32_t AHB2RSTR;1117,83394
  uint32_t      RESERVED7;1118,83528
  __IO uint32_t AHB4RSTR;1119,83662
  uint32_t      RESERVED9;1120,83796
  __IO uint32_t APB1LRSTR;1121,83930
  __IO uint32_t APB1HRSTR;1122,84064
  __IO uint32_t APB2RSTR;1123,84198
  __IO uint32_t APB3RSTR;1124,84332
  uint32_t      RESERVED10;1125,84466
  __IO uint32_t AHB1ENR;1126,84600
  __IO uint32_t AHB2ENR;1127,84734
  uint32_t      RESERVED11;1128,84868
  __IO uint32_t AHB4ENR;1129,85002
  uint32_t      RESERVED13;1130,85136
  __IO uint32_t APB1LENR;1131,85270
  __IO uint32_t APB1HENR;1132,85404
  __IO uint32_t APB2ENR;1133,85538
  __IO uint32_t APB3ENR;1134,85672
  uint32_t      RESERVED14;1135,85806
  __IO uint32_t AHB1LPENR;1136,85940
  __IO uint32_t AHB2LPENR;1137,86074
  uint32_t      RESERVED15;1138,86208
  __IO uint32_t AHB4LPENR;1139,86342
  uint32_t      RESERVED17;1140,86476
  __IO uint32_t APB1LLPENR;1141,86610
  __IO uint32_t APB1HLPENR;1142,86744
  __IO uint32_t APB2LPENR;1143,86878
  __IO uint32_t APB3LPENR;1144,87012
  uint32_t      RESERVED18;1145,87146
  __IO uint32_t CCIPR1;1146,87280
  __IO uint32_t CCIPR2;1147,87414
  __IO uint32_t CCIPR3;1148,87548
  __IO uint32_t CCIPR4;1149,87682
  __IO uint32_t CCIPR5;1150,87816
  uint32_t      RESERVED19;1151,87950
  __IO uint32_t BDCR;1152,88084
  __IO uint32_t RSR;1153,88218
  uint32_t      RESERVED20[RESERVED201154,88352
  __IO uint32_t SECCFGR;1155,88486
  __IO uint32_t PRIVCFGR;1156,88621
} RCC_TypeDef;1157,88756
  __IO uint32_t CR;1164,88820
  __IO uint32_t SR;1165,88915
  __IO uint32_t CLRFR;1166,89010
  uint32_t Reserved[Reserved1167,89105
  __IO uint32_t RAM[RAM1168,89211
} PKA_TypeDef;1169,89317
#define RTC_BKP_NB 1174,89393
#define RTC_TAMP_NB 1175,89425
  __IO uint32_t TR;1182,89516
  __IO uint32_t DR;1183,89623
  __IO uint32_t SSR;1184,89730
  __IO uint32_t ICSR;1185,89837
  __IO uint32_t PRER;1186,89944
  __IO uint32_t WUTR;1187,90051
  __IO uint32_t CR;1188,90158
  __IO uint32_t PRIVCFGR;1189,90265
  __IO uint32_t SECCFGR;1190,90372
  __IO uint32_t WPR;1191,90479
  __IO uint32_t CALR;1192,90586
  __IO uint32_t SHIFTR;1193,90693
  __IO uint32_t TSTR;1194,90800
  __IO uint32_t TSDR;1195,90907
  __IO uint32_t TSSSR;1196,91014
       uint32_t RESERVED0;1197,91121
  __IO uint32_t ALRMAR;1198,91228
  __IO uint32_t ALRMASSR;1199,91335
  __IO uint32_t ALRMBR;1200,91442
  __IO uint32_t ALRMBSSR;1201,91549
  __IO uint32_t SR;1202,91656
  __IO uint32_t MISR;1203,91763
  __IO uint32_t SMISR;1204,91870
  __IO uint32_t SCR;1205,91977
  __IO uint32_t OR;1206,92084
       uint32_t RESERVED1[RESERVED11207,92191
  __IO uint32_t ALRABINR;1208,92298
  __IO uint32_t ALRBBINR;1209,92405
} RTC_TypeDef;1210,92512
  __IO uint32_t CR1;1217,92600
  __IO uint32_t CR2;1218,92701
  __IO uint32_t CR3;1219,92802
  __IO uint32_t FLTCR;1220,92903
  __IO uint32_t ATCR1;1221,93004
  __IO uint32_t ATSEEDR;1222,93105
  __IO uint32_t ATOR;1223,93206
  __IO uint32_t ATCR2;1224,93307
  __IO uint32_t SECCFGR;1225,93408
  __IO uint32_t PRIVCFGR;1226,93509
       uint32_t RESERVED0;1227,93610
  __IO uint32_t IER;1228,93711
  __IO uint32_t SR;1229,93812
  __IO uint32_t MISR;1230,93913
  __IO uint32_t SMISR;1231,94014
  __IO uint32_t SCR;1232,94119
  __IO uint32_t COUNT1R;1233,94220
       uint32_t RESERVED1[RESERVED11234,94321
  __IO uint32_t OR;1235,94430
  __IO uint32_t ERCFGR;1236,94531
       uint32_t RESERVED2[RESERVED21237,94632
  __IO uint32_t BKP0R;1238,94741
  __IO uint32_t BKP1R;1239,94843
  __IO uint32_t BKP2R;1240,94945
  __IO uint32_t BKP3R;1241,95047
  __IO uint32_t BKP4R;1242,95149
  __IO uint32_t BKP5R;1243,95251
  __IO uint32_t BKP6R;1244,95353
  __IO uint32_t BKP7R;1245,95455
  __IO uint32_t BKP8R;1246,95557
  __IO uint32_t BKP9R;1247,95659
  __IO uint32_t BKP10R;1248,95761
  __IO uint32_t BKP11R;1249,95863
  __IO uint32_t BKP12R;1250,95965
  __IO uint32_t BKP13R;1251,96067
  __IO uint32_t BKP14R;1252,96169
  __IO uint32_t BKP15R;1253,96271
  __IO uint32_t BKP16R;1254,96373
  __IO uint32_t BKP17R;1255,96475
  __IO uint32_t BKP18R;1256,96577
  __IO uint32_t BKP19R;1257,96679
  __IO uint32_t BKP20R;1258,96781
  __IO uint32_t BKP21R;1259,96883
  __IO uint32_t BKP22R;1260,96985
  __IO uint32_t BKP23R;1261,97087
  __IO uint32_t BKP24R;1262,97189
  __IO uint32_t BKP25R;1263,97291
  __IO uint32_t BKP26R;1264,97393
  __IO uint32_t BKP27R;1265,97495
  __IO uint32_t BKP28R;1266,97597
  __IO uint32_t BKP29R;1267,97699
  __IO uint32_t BKP30R;1268,97801
  __IO uint32_t BKP31R;1269,97903
} TAMP_TypeDef;1270,98005
  __IO uint32_t CR1;1277,98122
  __IO uint32_t CR2;1278,98224
  __IO uint32_t CR3;1279,98326
  __IO uint32_t BRR;1280,98428
  __IO uint32_t GTPR;1281,98530
  __IO uint32_t RTOR;1282,98632
  __IO uint32_t RQR;1283,98734
  __IO uint32_t ISR;1284,98836
  __IO uint32_t ICR;1285,98938
  __IO uint32_t RDR;1286,99040
  __IO uint32_t TDR;1287,99142
  __IO uint32_t PRESC;1288,99244
} USART_TypeDef;1289,99346
  __IO uint32_t GCR;1296,99431
  uint32_t      RESERVED[RESERVED1297,99533
  __IO uint32_t PDMCR;1298,99635
  __IO uint32_t PDMDLY;1299,99737
} SAI_TypeDef;1300,99839
  __IO uint32_t CR1;1304,99876
  __IO uint32_t CR2;1305,99977
  __IO uint32_t FRCR;1306,100078
  __IO uint32_t SLOTR;1307,100179
  __IO uint32_t IMR;1308,100280
  __IO uint32_t SR;1309,100381
  __IO uint32_t CLRFR;1310,100482
  __IO uint32_t DR;1311,100583
} SAI_Block_TypeDef;1312,100684
       uint32_t RESERVED1[RESERVED11318,100788
  __IO uint32_t HDPLCR;1319,100906
  __IO uint32_t HDPLSR;1320,101017
  __IO uint32_t NEXTHDPLCR;1321,101128
  __IO uint32_t RESERVED2;1322,101239
  __IO uint32_t DBGCR;1323,101350
  __IO uint32_t DBGLOCKR;1324,101461
       uint32_t RESERVED3[RESERVED31325,101572
  __IO uint32_t RSSCMDR;1326,101690
       uint32_t RESERVED4[RESERVED41327,101801
  __IO uint32_t EPOCHSELCR;1328,101919
       uint32_t RESERVED5[RESERVED51329,102030
  __IO uint32_t SECCFGR;1330,102148
       uint32_t RESERVED6[RESERVED61331,102259
  __IO uint32_t PMCR;1332,102377
  __IO uint32_t FPUIMR;1333,102489
  __IO uint32_t MESR;1334,102601
       uint32_t RESERVED7;1335,102713
  __IO uint32_t CCCSR;1336,102825
  __IO uint32_t CCVALR;1337,102937
  __IO uint32_t CCSWCR;1338,103049
  __IO uint32_t RESERVED8;1339,103161
  __IO uint32_t CFGR2;1340,103273
       uint32_t RESERVED9[RESERVED91341,103385
  __IO uint32_t CNSLCKR;1342,103505
  __IO uint32_t CSLCKR;1343,103617
  __IO uint32_t ECCNMIR;1344,103729
} SBS_TypeDef;1345,103841
  __IO uint32_t POWER;1352,103939
  __IO uint32_t CLKCR;1353,104044
  __IO uint32_t ARG;1354,104149
  __IO uint32_t CMD;1355,104254
  __I uint32_t  RESPCMD;1356,104359
  __I uint32_t  RESP1;1357,104464
  __I uint32_t  RESP2;1358,104569
  __I uint32_t  RESP3;1359,104674
  __I uint32_t  RESP4;1360,104779
  __IO uint32_t DTIMER;1361,104884
  __IO uint32_t DLEN;1362,104989
  __IO uint32_t DCTRL;1363,105094
  __I uint32_t  DCOUNT;1364,105199
  __I uint32_t  STA;1365,105304
  __IO uint32_t ICR;1366,105409
  __IO uint32_t MASK;1367,105514
  __IO uint32_t ACKTIME;1368,105619
  uint32_t      RESERVED0[RESERVED01369,105724
  __IO uint32_t IDMACTRL;1370,105829
  __IO uint32_t IDMABSIZE;1371,105934
  __IO uint32_t IDMABASER;1372,106039
  uint32_t      RESERVED1[RESERVED11373,106144
  __IO uint32_t IDMALAR;1374,106244
  __IO uint32_t IDMABAR;1375,106349
  uint32_t      RESERVED2[RESERVED21376,106454
  __IO uint32_t FIFO;1377,106559
} SDMMC_TypeDef;1378,106664
  __IO uint32_t CR;1388,106749
  __IO uint32_t CFGR;1389,106839
} DLYB_TypeDef;1390,106935
  __IO uint32_t CFG1;1397,107001
  __IO uint32_t CFG2;1398,107104
  __IO uint32_t CFG3;1399,107207
  __IO uint32_t CR;1400,107310
  __IO uint32_t IMR;1401,107413
  __IO uint32_t SR;1402,107516
  __IO uint32_t ICR;1403,107619
  __IO uint32_t TX_ORDSET;1404,107722
  __IO uint32_t TX_PAYSZ;1405,107825
  __IO uint32_t TXDR;1406,107928
  __IO uint32_t RX_ORDSET;1407,108031
  __IO uint32_t RX_PAYSZ;1408,108134
  __IO uint32_t RXDR;1409,108237
  __IO uint32_t RX_ORDEXT1;1410,108340
  __IO uint32_t RX_ORDEXT2;1411,108443
       uint32_t RESERVED[RESERVED1412,108546
  __IO uint32_t IPVER;1413,108658
  __IO uint32_t IPID;1414,108762
  __IO uint32_t MID;1415,108866
} UCPD_TypeDef;1416,108970
  __IO uint32_t CHEP0R;1423,109080
  __IO uint32_t CHEP1R;1424,109181
  __IO uint32_t CHEP2R;1425,109282
  __IO uint32_t CHEP3R;1426,109383
  __IO uint32_t CHEP4R;1427,109484
  __IO uint32_t CHEP5R;1428,109585
  __IO uint32_t CHEP6R;1429,109686
  __IO uint32_t CHEP7R;1430,109787
  __IO uint32_t RESERVED0[RESERVED01431,109888
  __IO uint32_t CNTR;1432,109989
  __IO uint32_t ISTR;1433,110090
  __IO uint32_t FNR;1434,110191
  __IO uint32_t DADDR;1435,110292
  __IO uint32_t RESERVED1;1436,110393
  __IO uint32_t LPMCSR;1437,110444
  __IO uint32_t BCDR;1438,110545
} USB_DRD_TypeDef;1439,110646
  __IO uint32_t TXBD;1446,110772
  __IO uint32_t RXBD;1447,110841
} USB_DRD_PMABuffDescTypeDef;1448,110908
  __IO uint32_t CREL;1455,111010
  __IO uint32_t ENDN;1456,111136
       uint32_t RESERVED1;1457,111262
  __IO uint32_t DBTP;1458,111388
  __IO uint32_t TEST;1459,111514
  __IO uint32_t RWD;1460,111640
  __IO uint32_t CCCR;1461,111766
  __IO uint32_t NBTP;1462,111892
  __IO uint32_t TSCC;1463,112018
  __IO uint32_t TSCV;1464,112144
  __IO uint32_t TOCC;1465,112270
  __IO uint32_t TOCV;1466,112396
       uint32_t RESERVED2[RESERVED21467,112522
  __IO uint32_t ECR;1468,112648
  __IO uint32_t PSR;1469,112774
  __IO uint32_t TDCR;1470,112900
       uint32_t RESERVED3;1471,113026
  __IO uint32_t IR;1472,113152
  __IO uint32_t IE;1473,113278
  __IO uint32_t ILS;1474,113404
  __IO uint32_t ILE;1475,113530
       uint32_t RESERVED4[RESERVED41476,113656
  __IO uint32_t RXGFC;1477,113782
  __IO uint32_t XIDAM;1478,113908
  __IO uint32_t HPMS;1479,114034
       uint32_t RESERVED5;1480,114160
  __IO uint32_t RXF0S;1481,114286
  __IO uint32_t RXF0A;1482,114412
  __IO uint32_t RXF1S;1483,114538
  __IO uint32_t RXF1A;1484,114664
       uint32_t RESERVED6[RESERVED61485,114790
  __IO uint32_t TXBC;1486,114916
  __IO uint32_t TXFQS;1487,115042
  __IO uint32_t TXBRP;1488,115168
  __IO uint32_t TXBAR;1489,115294
  __IO uint32_t TXBCR;1490,115420
  __IO uint32_t TXBTO;1491,115546
  __IO uint32_t TXBCF;1492,115672
  __IO uint32_t TXBTIE;1493,115798
  __IO uint32_t TXBCIE;1494,115924
  __IO uint32_t TXEFS;1495,116050
  __IO uint32_t TXEFA;1496,116176
} FDCAN_GlobalTypeDef;1497,116302
  __IO uint32_t CKDIV;1504,116411
       uint32_t RESERVED1[RESERVED11505,116537
  __IO uint32_t OPTR;1506,116663
       uint32_t RESERVED2[RESERVED21507,116789
  __IO uint32_t HWCFG;1508,116915
  __IO uint32_t VERR;1509,117041
  __IO uint32_t IPIDR;1510,117167
  __IO uint32_t SIDR;1511,117293
} FDCAN_Config_TypeDef;1512,117419
  __IO uint32_t CR;1519,117517
  __IO uint32_t CFGR;1520,117643
  __IO uint32_t TXDR;1521,117769
  __IO uint32_t RXDR;1522,117895
  __IO uint32_t ISR;1523,118021
  __IO uint32_t IER;1524,118147
}CEC_TypeDef;CEC_TypeDef1525,118273
  __IO uint32_t BTCR[BTCR1532,118359
  __IO uint32_t PCSCNTR;1533,118503
} FMC_Bank1_TypeDef;1534,118647
  __IO uint32_t BWTR[BWTR1541,118747
} FMC_Bank1E_TypeDef;1542,118847
  __IO uint32_t PCR;1549,118947
  __IO uint32_t SR;1550,119056
  __IO uint32_t PMEM;1551,119165
  __IO uint32_t PATT;1552,119274
  uint32_t      RESERVED0;1553,119383
  __IO uint32_t ECCR;1554,119492
} FMC_Bank3_TypeDef;1555,119601
  __IO uint32_t SDCR[SDCR1562,119706
  __IO uint32_t SDTR[SDTR1563,119805
  __IO uint32_t SDCMR;1564,119904
  __IO uint32_t SDRTR;1565,120003
  __IO uint32_t SDSR;1566,120102
} FMC_Bank5_6_TypeDef;1567,120201
  __IO uint32_t CSR;1574,120277
  __IO uint32_t CCR;1575,120381
} VREFBUF_TypeDef;1576,120485
  __IO uint32_t ISR;1583,120553
  __IO uint32_t IER;1584,120660
  __IO uint32_t CR;1585,120767
  __IO uint32_t CFGR;1586,120874
  __IO uint32_t CFGR2;1587,120981
  __IO uint32_t SMPR1;1588,121088
  __IO uint32_t SMPR2;1589,121195
       uint32_t RESERVED1;1590,121302
  __IO uint32_t TR1;1591,121409
  __IO uint32_t TR2;1592,121516
  __IO uint32_t TR3;1593,121623
       uint32_t RESERVED2;1594,121730
  __IO uint32_t SQR1;1595,121837
  __IO uint32_t SQR2;1596,121944
  __IO uint32_t SQR3;1597,122051
  __IO uint32_t SQR4;1598,122158
  __IO uint32_t DR;1599,122265
       uint32_t RESERVED3;1600,122372
       uint32_t RESERVED4;1601,122479
  __IO uint32_t JSQR;1602,122586
       uint32_t RESERVED5[RESERVED51603,122693
  __IO uint32_t OFR1;1604,122800
  __IO uint32_t OFR2;1605,122907
  __IO uint32_t OFR3;1606,123014
  __IO uint32_t OFR4;1607,123121
       uint32_t RESERVED6[RESERVED61608,123228
  __IO uint32_t JDR1;1609,123335
  __IO uint32_t JDR2;1610,123442
  __IO uint32_t JDR3;1611,123549
  __IO uint32_t JDR4;1612,123656
       uint32_t RESERVED7[RESERVED71613,123763
  __IO uint32_t AWD2CR;1614,123870
  __IO uint32_t AWD3CR;1615,123977
       uint32_t RESERVED8;1616,124084
       uint32_t RESERVED9;1617,124191
  __IO uint32_t DIFSEL;1618,124298
  __IO uint32_t CALFACT;1619,124405
       uint32_t RESERVED10[RESERVED101620,124512
  __IO uint32_t OR;1621,124619
} ADC_TypeDef;1622,124726
  __IO uint32_t CSR;1626,124763
  uint32_t      RESERVED1;1627,124870
  __IO uint32_t CCR;1628,124977
  __IO uint32_t CDR;1629,125084
} ADC_Common_TypeDef;1630,125191
  __IO uint32_t CSR;1637,125265
  __IO uint32_t WDATA;1638,125369
  __IO uint32_t RDATA;1639,125473
} CORDIC_TypeDef;1640,125577
  __IO uint32_t KR;1647,125645
  __IO uint32_t PR;1648,125734
  __IO uint32_t RLR;1649,125823
  __IO uint32_t SR;1650,125912
  __IO uint32_t WINR;1651,126001
  __IO uint32_t EWCR;1652,126090
} IWDG_TypeDef;1653,126179
  __IO uint32_t CR1;1660,126244
  __IO uint32_t CR2;1661,126354
  __IO uint32_t CFG1;1662,126464
  __IO uint32_t CFG2;1663,126574
  __IO uint32_t IER;1664,126684
  __IO uint32_t SR;1665,126794
  __IO uint32_t IFCR;1666,126904
  uint32_t      RESERVED0;1667,127014
  __IO uint32_t TXDR;1668,127124
  uint32_t      RESERVED1[RESERVED11669,127234
  __IO uint32_t RXDR;1670,127344
  uint32_t      RESERVED2[RESERVED21671,127454
  __IO uint32_t CRCPOLY;1672,127564
  __IO uint32_t TXCRC;1673,127674
  __IO uint32_t RXCRC;1674,127784
  __IO uint32_t UDRDR;1675,127894
  __IO uint32_t I2SCFGR;1676,128004
} SPI_TypeDef;1677,128114
  __IO uint32_t CFGR1;1684,128178
  uint32_t RESERVED0;1685,128282
  __IO uint32_t T0VALR1;1686,128386
  uint32_t RESERVED1;1687,128490
  __IO uint32_t RAMPVALR;1688,128594
  __IO uint32_t ITR1;1689,128698
  uint32_t RESERVED2;1690,128802
  __IO uint32_t DR;1691,128906
  __IO uint32_t SR;1692,129010
  __IO uint32_t ITENR;1693,129114
  __IO uint32_t ICIFR;1694,129218
  __IO uint32_t OR;1695,129322
DTS_TypeDef;1697,129429
  __IO uint32_t CR;1704,129492
  __IO uint32_t CFR;1705,129580
  __IO uint32_t SR;1706,129668
} WWDG_TypeDef;1707,129756
#define SRAM1_SIZE 1742,130958
#define SRAM2_SIZE 1743,131026
#define SRAM3_SIZE 1744,131094
#define BKPSRAM_SIZE 1745,131162
#define FLASH_BASE_NS 1748,131304
#define SRAM1_BASE_NS 1749,131412
#define SRAM2_BASE_NS 1750,131520
#define SRAM3_BASE_NS 1751,131628
#define PERIPH_BASE_NS 1752,131736
#define FMC_BASE 1755,131900
#define OCTOSPI1_BASE 1756,132008
#define FMC_BANK1 1758,132118
#define FMC_BANK1_1 1759,132161
#define FMC_BANK1_2 1760,132205
#define FMC_BANK1_3 1761,132316
#define FMC_BANK1_4 1762,132377
#define FMC_BANK3 1763,132438
#define FMC_SDRAM_BANK_1 1764,132534
#define FMC_SDRAM_BANK_2 1765,132627
#define APB1PERIPH_BASE_NS 1769,132766
#define APB2PERIPH_BASE_NS 1770,132815
#define AHB1PERIPH_BASE_NS 1771,132881
#define AHB2PERIPH_BASE_NS 1772,132947
#define APB3PERIPH_BASE_NS 1773,133013
#define AHB3PERIPH_BASE_NS 1774,133079
#define AHB4PERIPH_BASE_NS 1775,133145
#define TIM2_BASE_NS 1778,133250
#define TIM3_BASE_NS 1779,133316
#define TIM4_BASE_NS 1780,133382
#define TIM5_BASE_NS 1781,133448
#define TIM6_BASE_NS 1782,133514
#define TIM7_BASE_NS 1783,133580
#define TIM12_BASE_NS 1784,133646
#define TIM13_BASE_NS 1785,133712
#define TIM14_BASE_NS 1786,133778
#define WWDG_BASE_NS 1787,133844
#define IWDG_BASE_NS 1788,133910
#define SPI2_BASE_NS 1789,133976
#define SPI3_BASE_NS 1790,134042
#define USART2_BASE_NS 1791,134108
#define USART3_BASE_NS 1792,134174
#define UART4_BASE_NS 1793,134240
#define UART5_BASE_NS 1794,134306
#define I2C1_BASE_NS 1795,134372
#define I2C2_BASE_NS 1796,134438
#define I3C1_BASE_NS 1797,134504
#define CRS_BASE_NS 1798,134570
#define USART6_BASE_NS 1799,134636
#define USART10_BASE_NS 1800,134702
#define USART11_BASE_NS 1801,134768
#define CEC_BASE_NS 1802,134834
#define UART7_BASE_NS 1803,134900
#define UART8_BASE_NS 1804,134966
#define UART9_BASE_NS 1805,135032
#define UART12_BASE_NS 1806,135098
#define DTS_BASE_NS 1807,135164
#define LPTIM2_BASE_NS 1808,135230
#define FDCAN1_BASE_NS 1809,135296
#define FDCAN_CONFIG_BASE_NS 1810,135362
#define SRAMCAN_BASE_NS 1811,135428
#define FDCAN2_BASE_NS 1812,135494
#define UCPD1_BASE_NS 1813,135560
#define TIM1_BASE_NS 1816,135665
#define SPI1_BASE_NS 1817,135731
#define TIM8_BASE_NS 1818,135797
#define USART1_BASE_NS 1819,135863
#define TIM15_BASE_NS 1820,135929
#define TIM16_BASE_NS 1821,135995
#define TIM17_BASE_NS 1822,136061
#define SPI4_BASE_NS 1823,136127
#define SPI6_BASE_NS 1824,136193
#define SAI1_BASE_NS 1825,136259
#define SAI1_Block_A_BASE_NS 1826,136325
#define SAI1_Block_B_BASE_NS 1827,136384
#define SAI2_BASE_NS 1828,136443
#define SAI2_Block_A_BASE_NS 1829,136509
#define SAI2_Block_B_BASE_NS 1830,136568
#define USB_DRD_BASE_NS 1831,136627
#define USB_DRD_PMAADDR_NS 1832,136693
#define GPDMA1_BASE_NS 1835,136798
#define GPDMA2_BASE_NS 1836,136851
#define FLASH_R_BASE_NS 1837,136918
#define CRC_BASE_NS 1838,136985
#define CORDIC_BASE_NS 1839,137052
#define FMAC_BASE_NS 1840,137119
#define RAMCFG_BASE_NS 1841,137186
#define ETH_BASE_NS 1842,137253
#define ETH_MAC_BASE_NS 1843,137319
#define ICACHE_BASE_NS 1844,137364
#define DCACHE1_BASE_NS 1845,137431
#define GTZC_TZSC1_BASE_NS 1846,137498
#define GTZC_TZIC1_BASE_NS 1847,137565
#define GTZC_MPCBB1_BASE_NS 1848,137632
#define GTZC_MPCBB2_BASE_NS 1849,137699
#define GTZC_MPCBB3_BASE_NS 1850,137766
#define BKPSRAM_BASE_NS 1851,137833
#define GPDMA1_Channel0_BASE_NS 1853,137902
#define GPDMA1_Channel1_BASE_NS 1854,137965
#define GPDMA1_Channel2_BASE_NS 1855,138028
#define GPDMA1_Channel3_BASE_NS 1856,138091
#define GPDMA1_Channel4_BASE_NS 1857,138154
#define GPDMA1_Channel5_BASE_NS 1858,138217
#define GPDMA1_Channel6_BASE_NS 1859,138280
#define GPDMA1_Channel7_BASE_NS 1860,138343
#define GPDMA2_Channel0_BASE_NS 1861,138406
#define GPDMA2_Channel1_BASE_NS 1862,138469
#define GPDMA2_Channel2_BASE_NS 1863,138532
#define GPDMA2_Channel3_BASE_NS 1864,138595
#define GPDMA2_Channel4_BASE_NS 1865,138658
#define GPDMA2_Channel5_BASE_NS 1866,138721
#define GPDMA2_Channel6_BASE_NS 1867,138784
#define GPDMA2_Channel7_BASE_NS 1868,138847
#define RAMCFG_SRAM1_BASE_NS 1870,138912
#define RAMCFG_SRAM2_BASE_NS 1871,138963
#define RAMCFG_SRAM3_BASE_NS 1872,139025
#define RAMCFG_BKPRAM_BASE_NS 1873,139087
#define GPIOA_BASE_NS 1876,139188
#define GPIOB_BASE_NS 1877,139255
#define GPIOC_BASE_NS 1878,139322
#define GPIOD_BASE_NS 1879,139389
#define GPIOE_BASE_NS 1880,139456
#define GPIOF_BASE_NS 1881,139523
#define GPIOG_BASE_NS 1882,139590
#define GPIOH_BASE_NS 1883,139657
#define GPIOI_BASE_NS 1884,139724
#define ADC1_BASE_NS 1885,139791
#define ADC2_BASE_NS 1886,139858
#define ADC12_COMMON_BASE_NS 1887,139925
#define DAC1_BASE_NS 1888,139992
#define DCMI_BASE_NS 1889,140059
#define PSSI_BASE_NS 1890,140126
#define HASH_BASE_NS 1891,140193
#define HASH_DIGEST_BASE_NS 1892,140260
#define RNG_BASE_NS 1893,140327
#define PKA_BASE_NS 1894,140394
#define PKA_RAM_BASE_NS 1895,140461
#define SBS_BASE_NS 1898,140567
#define SPI5_BASE_NS 1899,140633
#define LPUART1_BASE_NS 1900,140699
#define I2C3_BASE_NS 1901,140765
#define I2C4_BASE_NS 1902,140831
#define LPTIM1_BASE_NS 1903,140897
#define LPTIM3_BASE_NS 1904,140963
#define LPTIM4_BASE_NS 1905,141029
#define LPTIM5_BASE_NS 1906,141095
#define LPTIM6_BASE_NS 1907,141161
#define VREFBUF_BASE_NS 1908,141227
#define RTC_BASE_NS 1909,141293
#define TAMP_BASE_NS 1910,141359
#define PWR_BASE_NS 1913,141464
#define RCC_BASE_NS 1914,141530
#define EXTI_BASE_NS 1915,141596
#define DEBUG_BASE_NS 1916,141662
#define SDMMC1_BASE_NS 1919,141767
#define DLYB_SDMMC1_BASE_NS 1920,141833
#define SDMMC2_BASE_NS 1921,141899
#define DLYB_SDMMC2_BASE_NS 1922,141965
#define FMC_R_BASE_NS 1923,142031
#define OCTOSPI1_R_BASE_NS 1924,142156
#define DLYB_OCTOSPI1_BASE_NS 1925,142281
#define FMC_Bank1_R_BASE_NS 1928,142403
#define FMC_Bank1E_R_BASE_NS 1929,142464
#define FMC_Bank3_R_BASE_NS 1930,142525
#define FMC_Bank5_6_R_BASE_NS 1931,142586
#define FLASH_BASE_S 1934,142717
#define SRAM1_BASE_S 1935,142812
#define SRAM2_BASE_S 1936,142907
#define SRAM3_BASE_S 1937,143002
#define PERIPH_BASE_S 1938,143097
#define APB1PERIPH_BASE_S 1941,143232
#define APB2PERIPH_BASE_S 1942,143279
#define AHB1PERIPH_BASE_S 1943,143343
#define AHB2PERIPH_BASE_S 1944,143407
#define APB3PERIPH_BASE_S 1945,143471
#define AHB3PERIPH_BASE_S 1946,143535
#define AHB4PERIPH_BASE_S 1947,143599
#define TIM2_BASE_S 1950,143698
#define TIM3_BASE_S 1951,143762
#define TIM4_BASE_S 1952,143826
#define TIM5_BASE_S 1953,143890
#define TIM6_BASE_S 1954,143954
#define TIM7_BASE_S 1955,144018
#define TIM12_BASE_S 1956,144082
#define TIM13_BASE_S 1957,144146
#define TIM14_BASE_S 1958,144210
#define WWDG_BASE_S 1959,144274
#define IWDG_BASE_S 1960,144338
#define SPI2_BASE_S 1961,144402
#define SPI3_BASE_S 1962,144466
#define USART2_BASE_S 1963,144530
#define USART3_BASE_S 1964,144594
#define UART4_BASE_S 1965,144658
#define UART5_BASE_S 1966,144722
#define I2C1_BASE_S 1967,144786
#define I2C2_BASE_S 1968,144850
#define I3C1_BASE_S 1969,144914
#define CRS_BASE_S 1970,144978
#define USART6_BASE_S 1971,145042
#define USART10_BASE_S 1972,145106
#define USART11_BASE_S 1973,145170
#define CEC_BASE_S 1974,145234
#define UART7_BASE_S 1975,145298
#define UART8_BASE_S 1976,145362
#define UART9_BASE_S 1977,145426
#define UART12_BASE_S 1978,145490
#define DTS_BASE_S 1979,145554
#define LPTIM2_BASE_S 1980,145618
#define FDCAN1_BASE_S 1981,145682
#define FDCAN_CONFIG_BASE_S 1982,145746
#define SRAMCAN_BASE_S 1983,145810
#define FDCAN2_BASE_S 1984,145874
#define UCPD1_BASE_S 1985,145938
#define TIM1_BASE_S 1988,146037
#define SPI1_BASE_S 1989,146101
#define TIM8_BASE_S 1990,146165
#define USART1_BASE_S 1991,146229
#define TIM15_BASE_S 1992,146293
#define TIM16_BASE_S 1993,146357
#define TIM17_BASE_S 1994,146421
#define SPI4_BASE_S 1995,146485
#define SPI6_BASE_S 1996,146549
#define SAI1_BASE_S 1997,146613
#define SAI1_Block_A_BASE_S 1998,146677
#define SAI1_Block_B_BASE_S 1999,146734
#define SAI2_BASE_S 2000,146791
#define SAI2_Block_A_BASE_S 2001,146855
#define SAI2_Block_B_BASE_S 2002,146912
#define USB_DRD_BASE_S 2003,146969
#define USB_DRD_PMAADDR_S 2004,147033
#define GPDMA1_BASE_S 2007,147132
#define GPDMA2_BASE_S 2008,147183
#define FLASH_R_BASE_S 2009,147248
#define CRC_BASE_S 2010,147313
#define CORDIC_BASE_S 2011,147378
#define FMAC_BASE_S 2012,147443
#define RAMCFG_BASE_S 2013,147508
#define ETH_BASE_S 2014,147573
#define ETH_MAC_BASE_S 2015,147637
#define ICACHE_BASE_S 2016,147683
#define DCACHE1_BASE_S 2017,147748
#define GTZC_TZSC1_BASE_S 2018,147813
#define GTZC_TZIC1_BASE_S 2019,147878
#define GTZC_MPCBB1_BASE_S 2020,147943
#define GTZC_MPCBB2_BASE_S 2021,148008
#define GTZC_MPCBB3_BASE_S 2022,148073
#define BKPSRAM_BASE_S 2023,148138
#define GPDMA1_Channel0_BASE_S 2024,148203
#define GPDMA1_Channel1_BASE_S 2025,148264
#define GPDMA1_Channel2_BASE_S 2026,148325
#define GPDMA1_Channel3_BASE_S 2027,148386
#define GPDMA1_Channel4_BASE_S 2028,148447
#define GPDMA1_Channel5_BASE_S 2029,148508
#define GPDMA1_Channel6_BASE_S 2030,148569
#define GPDMA1_Channel7_BASE_S 2031,148630
#define GPDMA2_Channel0_BASE_S 2032,148691
#define GPDMA2_Channel1_BASE_S 2033,148752
#define GPDMA2_Channel2_BASE_S 2034,148813
#define GPDMA2_Channel3_BASE_S 2035,148874
#define GPDMA2_Channel4_BASE_S 2036,148935
#define GPDMA2_Channel5_BASE_S 2037,148996
#define GPDMA2_Channel6_BASE_S 2038,149057
#define GPDMA2_Channel7_BASE_S 2039,149118
#define RAMCFG_SRAM1_BASE_S 2040,149179
#define RAMCFG_SRAM2_BASE_S 2041,149228
#define RAMCFG_SRAM3_BASE_S 2042,149288
#define RAMCFG_BKPRAM_BASE_S 2043,149348
#define GPIOA_BASE_S 2046,149443
#define GPIOB_BASE_S 2047,149508
#define GPIOC_BASE_S 2048,149573
#define GPIOD_BASE_S 2049,149638
#define GPIOE_BASE_S 2050,149703
#define GPIOF_BASE_S 2051,149768
#define GPIOG_BASE_S 2052,149833
#define GPIOH_BASE_S 2053,149898
#define GPIOI_BASE_S 2054,149963
#define ADC1_BASE_S 2055,150028
#define ADC2_BASE_S 2056,150093
#define ADC12_COMMON_BASE_S 2057,150158
#define DAC1_BASE_S 2058,150223
#define DCMI_BASE_S 2059,150288
#define PSSI_BASE_S 2060,150353
#define HASH_BASE_S 2061,150418
#define HASH_DIGEST_BASE_S 2062,150483
#define RNG_BASE_S 2063,150548
#define PKA_BASE_S 2064,150613
#define PKA_RAM_BASE_S 2065,150678
#define SBS_BASE_S 2068,150778
#define SPI5_BASE_S 2069,150842
#define LPUART1_BASE_S 2070,150906
#define I2C3_BASE_S 2071,150970
#define I2C4_BASE_S 2072,151034
#define LPTIM1_BASE_S 2073,151098
#define LPTIM3_BASE_S 2074,151162
#define LPTIM4_BASE_S 2075,151226
#define LPTIM5_BASE_S 2076,151290
#define LPTIM6_BASE_S 2077,151354
#define VREFBUF_BASE_S 2078,151418
#define RTC_BASE_S 2079,151482
#define TAMP_BASE_S 2080,151546
#define PWR_BASE_S 2083,151645
#define RCC_BASE_S 2084,151709
#define EXTI_BASE_S 2085,151773
#define DEBUG_BASE_S 2086,151837
#define SDMMC1_BASE_S 2089,151936
#define DLYB_SDMMC1_BASE_S 2090,152000
#define SDMMC2_BASE_S 2091,152064
#define DLYB_SDMMC2_BASE_S 2092,152128
#define FMC_R_BASE_S 2093,152192
#define OCTOSPI1_R_BASE_S 2094,152315
#define DLYB_OCTOSPI1_BASE_S 2095,152438
#define FMC_Bank1_R_BASE_S 2098,152558
#define FMC_Bank1E_R_BASE_S 2099,152617
#define FMC_Bank3_R_BASE_S 2100,152676
#define FMC_Bank5_6_R_BASE_S 2101,152735
#define DBGMCU_BASE 2104,152836
#define PACKAGE_BASE 2105,152884
#define UID_BASE 2106,152979
#define FLASHSIZE_BASE 2107,153074
#define FLASH_OTP_BASE 2110,153202
#define FLASH_OTP_SIZE 2111,153305
#define FLASH_SYSTEM_BASE_NS 2114,153435
#define FLASH_SYSTEM_BASE_S 2115,153529
#define FLASH_SYSTEM_SIZE 2116,153623
#define FLASH_EDATA_BASE_NS 2119,153737
#define FLASH_EDATA_BASE_S 2120,153839
#define FLASH_EDATA_SIZE 2121,153941
#define FLASH_OBK_BASE_NS 2124,154076
#define FLASH_OBK_BASE_S 2125,154186
#define FLASH_OBK_SIZE 2126,154296
#define FLASH_OBK_HDPL0_SIZE 2127,154406
#define FLASH_OBK_HDPL1_BASE_NS 2129,154518
#define FLASH_OBK_HDPL1_BASE_S 2130,154658
#define FLASH_OBK_HDPL1_SIZE 2131,154798
#define FLASH_OBK_HDPL2_BASE_NS 2133,154940
#define FLASH_OBK_HDPL2_BASE_S 2134,155080
#define FLASH_OBK_HDPL2_SIZE 2135,155220
#define FLASH_OBK_HDPL3_BASE_NS 2137,155362
#define FLASH_OBK_HDPL3_BASE_S 2138,155502
#define FLASH_OBK_HDPL3_SIZE 2139,155642
#define FLASH_OBK_HDPL3S_BASE_NS 2142,155834
#define FLASH_OBK_HDPL3S_BASE_S 2143,155975
#define FLASH_OBK_HDPL3S_SIZE 2144,156116
#define FLASH_OBK_HDPL3NS_BASE_NS 2146,156259
#define FLASH_OBK_HDPL3NS_BASE_S 2147,156400
#define FLASH_OBK_HDPL3NS_SIZE 2148,156541
#define RSSLIB_SYS_FLASH_NS_PFUNC_START 2153,156822
#define RSSLIB_SYS_FLASH_NS_PFUNC_END 2154,156879
#define RSSLIB_ERROR 2157,157020
#define RSSLIB_SUCCESS 2158,157059
#define RSSLIB_PFUNC_BASE 2161,157163
#define RSSLIB_PFUNC 2162,157204
typedef uint32_t (*RSSLIB_S_JumpHDPlvl2_TypeDef)RSSLIB_S_JumpHDPlvl2_TypeDef2178,158021
typedef uint32_t (*RSSLIB_S_JumpHDPlvl3_TypeDef)RSSLIB_S_JumpHDPlvl3_TypeDef2194,158863
typedef uint32_t (*RSSLIB_S_JumpHDPlvl3NS_TypeDef)RSSLIB_S_JumpHDPlvl3NS_TypeDef2205,159450
  uint32_t *pSource;pSource2212,159627
  uint32_t *pDestination;pDestination2213,159721
  uint32_t Size;2214,159809
  uint32_t DoEncryption;2215,159889
  uint32_t Crc;2216,159981
} RSSLIB_DataProvisioningConf_t;2217,160079
typedef uint32_t (*RSSLIB_NSC_DataProvisioning_TypeDef)RSSLIB_NSC_DataProvisioning_TypeDef2226,160461
  __IM RSSLIB_S_JumpHDPlvl2_TypeDef JumpHDPLvl2;2234,160655
  __IM RSSLIB_S_JumpHDPlvl3_TypeDef JumpHDPLvl3;2235,160705
  __IM RSSLIB_S_JumpHDPlvl3NS_TypeDef JumpHDPLvl3NS;2236,160755
} S_pFuncTypeDef;2237,160809
  __IM RSSLIB_NSC_DataProvisioning_TypeDef DataProvisioning;2244,160926
} NSC_pFuncTypeDef;2245,160988
  NSC_pFuncTypeDef NSC;2252,161087
  uint32_t RESERVED1[RESERVED12253,161112
  S_pFuncTypeDef S;2254,161138
}RSSLIB_pFunc_TypeDef;RSSLIB_pFunc_TypeDef2255,161159
#define NSSLIB_SYS_FLASH_NS_PFUNC_START 2259,161303
#define NSSLIB_SYS_FLASH_NS_PFUNC_END 2260,161360
#define NSSLIB_ERROR 2263,161501
#define NSSLIB_SUCCESS 2264,161540
#define NSSLIB_PFUNC_BASE 2267,161644
#define NSSLIB_PFUNC 2268,161685
typedef uint32_t (*NSSLIB_S_JumpHDPlvl2_TypeDef)NSSLIB_S_JumpHDPlvl2_TypeDef2284,162502
typedef uint32_t (*NSSLIB_S_JumpHDPlvl3_TypeDef)NSSLIB_S_JumpHDPlvl3_TypeDef2300,163344
  __IM NSSLIB_S_JumpHDPlvl2_TypeDef JumpHDPLvl2;2307,163534
  __IM NSSLIB_S_JumpHDPlvl3_TypeDef JumpHDPLvl3;2308,163584
} NSSLIB_pFunc_TypeDef;2309,163634
#define TIM2_NS 2325,164233
#define TIM3_NS 2326,164295
#define TIM4_NS 2327,164357
#define TIM5_NS 2328,164419
#define TIM6_NS 2329,164481
#define TIM7_NS 2330,164543
#define TIM12_NS 2331,164605
#define TIM13_NS 2332,164668
#define TIM14_NS 2333,164731
#define WWDG_NS 2334,164794
#define IWDG_NS 2335,164857
#define SPI2_NS 2336,164920
#define SPI3_NS 2337,164982
#define USART2_NS 2338,165044
#define USART3_NS 2339,165110
#define UART4_NS 2340,165176
#define UART5_NS 2341,165241
#define I2C1_NS 2342,165306
#define I2C2_NS 2343,165368
#define I3C1_NS 2344,165430
#define CRS_NS 2345,165492
#define USART6_NS 2346,165553
#define USART10_NS 2347,165619
#define USART11_NS 2348,165686
#define CEC_NS 2349,165753
#define UART7_NS 2350,165814
#define UART8_NS 2351,165879
#define UART9_NS 2352,165944
#define UART12_NS 2353,166009
#define DTS_NS 2354,166075
#define LPTIM2_NS 2355,166136
#define FDCAN1_NS 2356,166202
#define FDCAN_CONFIG_NS 2357,166274
#define FDCAN2_NS 2358,166353
#define UCPD1_NS 2359,166425
#define TIM1_NS 2362,166528
#define SPI1_NS 2363,166591
#define TIM8_NS 2364,166654
#define USART1_NS 2365,166717
#define TIM15_NS 2366,166784
#define TIM16_NS 2367,166848
#define TIM17_NS 2368,166912
#define SPI4_NS 2369,166976
#define SPI6_NS 2370,167039
#define SAI1_NS 2371,167102
#define SAI1_Block_A_NS 2372,167165
#define SAI1_Block_B_NS 2373,167241
#define SAI2_NS 2374,167317
#define SAI2_Block_A_NS 2375,167380
#define SAI2_Block_B_NS 2376,167456
#define USB_DRD_FS_NS 2377,167532
#define USB_DRD_PMA_BUFF_NS 2378,167602
#define GPDMA1_NS 2381,167725
#define GPDMA2_NS 2382,167790
#define FLASH_NS 2383,167855
#define CRC_NS 2384,167923
#define CORDIC_NS 2385,167985
#define FMAC_NS 2386,168053
#define RAMCFG_SRAM1_NS 2387,168117
#define RAMCFG_SRAM2_NS 2388,168191
#define RAMCFG_SRAM3_NS 2389,168265
#define RAMCFG_BKPRAM_NS 2390,168339
#define ETH_NS 2391,168414
#define ETH_MAC_NS 2392,168476
#define ICACHE_NS 2393,168542
#define DCACHE1_NS 2394,168610
#define GTZC_TZSC1_NS 2395,168679
#define GTZC_TZIC1_NS 2396,168754
#define GTZC_MPCBB1_NS 2397,168829
#define GTZC_MPCBB2_NS 2398,168906
#define GTZC_MPCBB3_NS 2399,168983
#define GPDMA1_Channel0_NS 2400,169060
#define GPDMA1_Channel1_NS 2401,169142
#define GPDMA1_Channel2_NS 2402,169224
#define GPDMA1_Channel3_NS 2403,169306
#define GPDMA1_Channel4_NS 2404,169388
#define GPDMA1_Channel5_NS 2405,169470
#define GPDMA1_Channel6_NS 2406,169552
#define GPDMA1_Channel7_NS 2407,169634
#define GPDMA2_Channel0_NS 2408,169716
#define GPDMA2_Channel1_NS 2409,169798
#define GPDMA2_Channel2_NS 2410,169880
#define GPDMA2_Channel3_NS 2411,169962
#define GPDMA2_Channel4_NS 2412,170044
#define GPDMA2_Channel5_NS 2413,170126
#define GPDMA2_Channel6_NS 2414,170208
#define GPDMA2_Channel7_NS 2415,170290
#define GPIOA_NS 2418,170411
#define GPIOB_NS 2419,170476
#define GPIOC_NS 2420,170541
#define GPIOD_NS 2421,170606
#define GPIOE_NS 2422,170671
#define GPIOF_NS 2423,170736
#define GPIOG_NS 2424,170801
#define GPIOH_NS 2425,170866
#define GPIOI_NS 2426,170931
#define ADC1_NS 2427,170996
#define ADC2_NS 2428,171059
#define ADC12_COMMON_NS 2429,171122
#define DAC1_NS 2430,171200
#define DCMI_NS 2431,171263
#define PSSI_NS 2432,171327
#define HASH_NS 2433,171391
#define HASH_DIGEST_NS 2434,171455
#define RNG_NS 2435,171533
#define PKA_NS 2436,171595
#define SBS_NS 2440,171698
#define SPI5_NS 2441,171760
#define LPUART1_NS 2442,171823
#define I2C3_NS 2443,171891
#define I2C4_NS 2444,171954
#define LPTIM1_NS 2445,172017
#define LPTIM3_NS 2446,172084
#define LPTIM4_NS 2447,172151
#define LPTIM5_NS 2448,172218
#define LPTIM6_NS 2449,172285
#define VREFBUF_NS 2450,172352
#define RTC_NS 2451,172422
#define TAMP_NS 2452,172484
#define PWR_NS 2455,172587
#define RCC_NS 2456,172649
#define EXTI_NS 2457,172711
#define SDMMC1_NS 2460,172814
#define DLYB_SDMMC1_NS 2461,172881
#define SDMMC2_NS 2462,172952
#define DLYB_SDMMC2_NS 2463,173019
#define OCTOSPI1_NS 2465,173092
#define DLYB_OCTOSPI1_NS 2466,173165
#define FMC_Bank1_R_NS 2469,173293
#define FMC_Bank1E_R_NS 2470,173369
#define FMC_Bank3_R_NS 2471,173447
#define FMC_Bank5_6_R_NS 2472,173523
#define TIM2_S 2475,173638
#define TIM3_S 2476,173699
#define TIM4_S 2477,173760
#define TIM5_S 2478,173821
#define TIM6_S 2479,173882
#define TIM7_S 2480,173943
#define TIM12_S 2481,174004
#define TIM13_S 2482,174066
#define TIM14_S 2483,174128
#define WWDG_S 2484,174190
#define IWDG_S 2485,174252
#define SPI2_S 2486,174314
#define SPI3_S 2487,174375
#define USART2_S 2488,174436
#define USART3_S 2489,174501
#define UART4_S 2490,174566
#define UART5_S 2491,174630
#define I2C1_S 2492,174694
#define I2C2_S 2493,174755
#define I3C1_S 2494,174816
#define CRS_S 2495,174877
#define USART6_S 2496,174937
#define USART10_S 2497,175002
#define USART11_S 2498,175068
#define CEC_S 2499,175134
#define UART7_S 2500,175194
#define UART8_S 2501,175258
#define UART9_S 2502,175322
#define UART12_S 2503,175386
#define DTS_S 2504,175451
#define LPTIM2_S 2505,175511
#define FDCAN1_S 2506,175576
#define FDCAN_CONFIG_S 2507,175647
#define FDCAN2_S 2508,175725
#define UCPD1_S 2509,175796
#define TIM1_S 2512,175894
#define SPI1_S 2513,175956
#define TIM8_S 2514,176018
#define USART1_S 2515,176080
#define TIM15_S 2516,176146
#define TIM16_S 2517,176209
#define TIM17_S 2518,176272
#define SPI4_S 2519,176335
#define SPI6_S 2520,176397
#define SAI1_S 2521,176459
#define SAI1_Block_A_S 2522,176521
#define SAI1_Block_B_S 2523,176596
#define SAI2_S 2524,176671
#define SAI2_Block_A_S 2525,176733
#define SAI2_Block_B_S 2526,176808
#define USB_DRD_FS_S 2527,176883
#define USB_DRD_PMA_BUFF_S 2528,176951
#define GPDMA1_S 2531,177069
#define GPDMA2_S 2532,177133
#define FLASH_S 2533,177197
#define CRC_S 2534,177264
#define CORDIC_S 2535,177325
#define FMAC_S 2536,177392
#define RAMCFG_SRAM1_S 2537,177455
#define RAMCFG_SRAM2_S 2538,177528
#define RAMCFG_SRAM3_S 2539,177601
#define RAMCFG_BKPRAM_S 2540,177674
#define ETH_S 2541,177748
#define ETH_MAC_S 2542,177809
#define ICACHE_S 2543,177874
#define DCACHE1_S 2544,177941
#define GTZC_TZSC1_S 2545,178009
#define GTZC_TZIC1_S 2546,178083
#define GTZC_MPCBB1_S 2547,178157
#define GTZC_MPCBB2_S 2548,178233
#define GTZC_MPCBB3_S 2549,178309
#define GPDMA1_Channel0_S 2550,178385
#define GPDMA1_Channel1_S 2551,178466
#define GPDMA1_Channel2_S 2552,178547
#define GPDMA1_Channel3_S 2553,178628
#define GPDMA1_Channel4_S 2554,178709
#define GPDMA1_Channel5_S 2555,178790
#define GPDMA1_Channel6_S 2556,178871
#define GPDMA1_Channel7_S 2557,178952
#define GPDMA2_Channel0_S 2558,179033
#define GPDMA2_Channel1_S 2559,179114
#define GPDMA2_Channel2_S 2560,179195
#define GPDMA2_Channel3_S 2561,179276
#define GPDMA2_Channel4_S 2562,179357
#define GPDMA2_Channel5_S 2563,179438
#define GPDMA2_Channel6_S 2564,179519
#define GPDMA2_Channel7_S 2565,179600
#define GPIOA_S 2569,179718
#define GPIOB_S 2570,179782
#define GPIOC_S 2571,179846
#define GPIOD_S 2572,179910
#define GPIOE_S 2573,179974
#define GPIOF_S 2574,180038
#define GPIOG_S 2575,180102
#define GPIOH_S 2576,180166
#define GPIOI_S 2577,180230
#define ADC1_S 2578,180294
#define ADC2_S 2579,180356
#define ADC12_COMMON_S 2580,180418
#define DAC1_S 2581,180495
#define DCMI_S 2582,180557
#define PSSI_S 2583,180620
#define HASH_S 2584,180683
#define HASH_DIGEST_S 2585,180746
#define RNG_S 2586,180823
#define PKA_S 2587,180884
#define SBS_S 2590,180980
#define SPI5_S 2591,181041
#define LPUART1_S 2592,181103
#define I2C3_S 2593,181170
#define I2C4_S 2594,181232
#define LPTIM1_S 2595,181294
#define LPTIM3_S 2596,181360
#define LPTIM4_S 2597,181426
#define LPTIM5_S 2598,181492
#define LPTIM6_S 2599,181558
#define VREFBUF_S 2600,181624
#define RTC_S 2601,181693
#define TAMP_S 2602,181754
#define PWR_S 2605,181852
#define RCC_S 2606,181913
#define EXTI_S 2607,181974
#define SDMMC1_S 2610,182072
#define DLYB_SDMMC1_S 2611,182138
#define SDMMC2_S 2612,182208
#define DLYB_SDMMC2_S 2613,182274
#define FMC_Bank1_R_S 2615,182346
#define FMC_Bank1E_R_S 2616,182421
#define FMC_Bank3_R_S 2617,182498
#define FMC_Bank5_6_R_S 2618,182573
#define OCTOSPI1_S 2620,182654
#define DLYB_OCTOSPI1_S 2621,182726
#define DBGMCU 2623,182800
#define FLASH_BASE 2630,183077
#define FLASH_OBK_BASE 2631,183130
#define FLASH_EDATA_BASE 2632,183187
#define FLASH_SYSTEM_BASE 2633,183246
#define SRAM1_BASE 2634,183306
#define SRAM2_BASE 2635,183359
#define SRAM3_BASE 2636,183412
#define BKPSRAM_BASE 2637,183465
#define PERIPH_BASE 2638,183520
#define APB1PERIPH_BASE 2639,183574
#define APB2PERIPH_BASE 2640,183632
#define APB3PERIPH_BASE 2641,183690
#define AHB1PERIPH_BASE 2642,183748
#define AHB2PERIPH_BASE 2643,183806
#define AHB3PERIPH_BASE 2644,183864
#define AHB4PERIPH_BASE 2645,183922
#define CORDIC 2648,184050
#define CORDIC_BASE 2649,184099
#define RCC 2651,184155
#define RCC_BASE 2652,184201
#define DCMI 2654,184254
#define DCMI_BASE 2655,184301
#define PSSI 2657,184355
#define PSSI_BASE 2658,184402
#define DTS 2660,184456
#define DTS_BASE 2661,184502
#define FLASH 2663,184555
#define FLASH_R_BASE 2664,184603
#define FMAC 2666,184660
#define FMAC_BASE 2667,184707
#define GPDMA1 2669,184761
#define GPDMA1_BASE 2670,184810
#define GPDMA1_Channel0 2672,184866
#define GPDMA1_Channel0_BASE 2673,184924
#define GPDMA1_Channel1 2675,184989
#define GPDMA1_Channel1_BASE 2676,185047
#define GPDMA1_Channel2 2678,185112
#define GPDMA1_Channel2_BASE 2679,185170
#define GPDMA1_Channel3 2681,185235
#define GPDMA1_Channel3_BASE 2682,185293
#define GPDMA1_Channel4 2684,185358
#define GPDMA1_Channel4_BASE 2685,185416
#define GPDMA1_Channel5 2687,185481
#define GPDMA1_Channel5_BASE 2688,185539
#define GPDMA1_Channel6 2690,185604
#define GPDMA1_Channel6_BASE 2691,185662
#define GPDMA1_Channel7 2693,185727
#define GPDMA1_Channel7_BASE 2694,185785
#define GPDMA2 2696,185850
#define GPDMA2_BASE 2697,185899
#define GPDMA2_Channel0 2699,185955
#define GPDMA2_Channel0_BASE 2700,186013
#define GPDMA2_Channel1 2702,186078
#define GPDMA2_Channel1_BASE 2703,186136
#define GPDMA2_Channel2 2705,186201
#define GPDMA2_Channel2_BASE 2706,186259
#define GPDMA2_Channel3 2708,186324
#define GPDMA2_Channel3_BASE 2709,186382
#define GPDMA2_Channel4 2711,186447
#define GPDMA2_Channel4_BASE 2712,186505
#define GPDMA2_Channel5 2714,186570
#define GPDMA2_Channel5_BASE 2715,186628
#define GPDMA2_Channel6 2717,186693
#define GPDMA2_Channel6_BASE 2718,186751
#define GPDMA2_Channel7 2720,186816
#define GPDMA2_Channel7_BASE 2721,186874
#define GPIOA 2723,186939
#define GPIOA_BASE 2724,186987
#define GPIOB 2726,187042
#define GPIOB_BASE 2727,187090
#define GPIOC 2729,187145
#define GPIOC_BASE 2730,187193
#define GPIOD 2732,187248
#define GPIOD_BASE 2733,187296
#define GPIOE 2735,187351
#define GPIOE_BASE 2736,187399
#define GPIOF 2738,187454
#define GPIOF_BASE 2739,187502
#define GPIOG 2741,187557
#define GPIOG_BASE 2742,187605
#define GPIOH 2744,187660
#define GPIOH_BASE 2745,187708
#define GPIOI 2747,187763
#define GPIOI_BASE 2748,187811
#define PWR 2750,187866
#define PWR_BASE 2751,187912
#define RAMCFG_SRAM1 2753,187965
#define RAMCFG_SRAM1_BASE 2754,188020
#define RAMCFG_SRAM2 2756,188082
#define RAMCFG_SRAM2_BASE 2757,188137
#define RAMCFG_SRAM3 2759,188199
#define RAMCFG_SRAM3_BASE 2760,188254
#define RAMCFG_BKPRAM 2762,188316
#define RAMCFG_BKPRAM_BASE 2763,188372
#define EXTI 2765,188435
#define EXTI_BASE 2766,188482
#define ICACHE 2768,188536
#define ICACHE_BASE 2769,188585
#define DCACHE1 2771,188641
#define DCACHE1_BASE 2772,188691
#define GTZC_TZSC1 2774,188748
#define GTZC_TZSC1_BASE 2775,188801
#define GTZC_TZIC1 2777,188861
#define GTZC_TZIC1_BASE 2778,188914
#define GTZC_MPCBB1 2780,188974
#define GTZC_MPCBB1_BASE 2781,189028
#define GTZC_MPCBB2 2783,189089
#define GTZC_MPCBB2_BASE 2784,189143
#define GTZC_MPCBB3 2786,189204
#define GTZC_MPCBB3_BASE 2787,189258
#define RTC 2789,189319
#define RTC_BASE 2790,189365
#define TAMP 2792,189418
#define TAMP_BASE 2793,189465
#define TIM1 2795,189519
#define TIM1_BASE 2796,189566
#define TIM2 2798,189620
#define TIM2_BASE 2799,189667
#define TIM3 2801,189721
#define TIM3_BASE 2802,189768
#define TIM4 2804,189822
#define TIM4_BASE 2805,189869
#define TIM5 2807,189923
#define TIM5_BASE 2808,189970
#define TIM6 2810,190024
#define TIM6_BASE 2811,190071
#define TIM7 2813,190125
#define TIM7_BASE 2814,190172
#define TIM8 2816,190226
#define TIM8_BASE 2817,190273
#define TIM15 2819,190327
#define TIM15_BASE 2820,190375
#define TIM12 2822,190430
#define TIM12_BASE 2823,190478
#define TIM13 2825,190533
#define TIM13_BASE 2826,190581
#define TIM14 2828,190636
#define TIM14_BASE 2829,190684
#define TIM16 2831,190739
#define TIM16_BASE 2832,190787
#define TIM17 2834,190842
#define TIM17_BASE 2835,190890
#define WWDG 2837,190945
#define WWDG_BASE 2838,190992
#define IWDG 2840,191046
#define IWDG_BASE 2841,191093
#define SPI1 2843,191147
#define SPI1_BASE 2844,191194
#define SPI2 2846,191248
#define SPI2_BASE 2847,191295
#define SPI3 2849,191349
#define SPI3_BASE 2850,191396
#define SPI4 2852,191450
#define SPI4_BASE 2853,191497
#define SPI5 2855,191551
#define SPI5_BASE 2856,191598
#define SPI6 2858,191652
#define SPI6_BASE 2859,191699
#define USART1 2861,191753
#define USART1_BASE 2862,191802
#define USART2 2864,191858
#define USART2_BASE 2865,191907
#define USART3 2867,191963
#define USART3_BASE 2868,192012
#define UART4 2870,192068
#define UART4_BASE 2871,192116
#define UART5 2873,192171
#define UART5_BASE 2874,192219
#define USART6 2876,192274
#define USART6_BASE 2877,192323
#define UART7 2879,192379
#define UART7_BASE 2880,192427
#define UART8 2882,192482
#define UART8_BASE 2883,192530
#define UART9 2885,192585
#define UART9_BASE 2886,192633
#define USART10 2888,192688
#define USART10_BASE 2889,192738
#define USART11 2891,192795
#define USART11_BASE 2892,192845
#define UART12 2894,192902
#define UART12_BASE 2895,192951
#define CEC 2897,193007
#define CEC_BASE 2898,193053
#define I2C1 2900,193106
#define I2C1_BASE 2901,193153
#define I2C2 2903,193207
#define I2C2_BASE 2904,193254
#define I2C3 2906,193308
#define I2C3_BASE 2907,193355
#define I2C4 2909,193409
#define I2C4_BASE 2910,193456
#define I3C1 2912,193510
#define I3C1_BASE 2913,193557
#define CRS 2915,193611
#define CRS_BASE 2916,193657
#define FDCAN1 2918,193710
#define FDCAN1_BASE 2919,193759
#define FDCAN_CONFIG 2921,193815
#define FDCAN_CONFIG_BASE 2922,193870
#define SRAMCAN_BASE 2923,193930
#define FDCAN2 2925,193987
#define FDCAN2_BASE 2926,194036
#define DAC1 2928,194092
#define DAC1_BASE 2929,194139
#define LPTIM1 2931,194193
#define LPTIM1_BASE 2932,194242
#define LPTIM2 2934,194298
#define LPTIM2_BASE 2935,194347
#define LPTIM3 2937,194403
#define LPTIM3_BASE 2938,194452
#define LPTIM4 2940,194508
#define LPTIM4_BASE 2941,194557
#define LPTIM5 2943,194613
#define LPTIM5_BASE 2944,194662
#define LPTIM6 2946,194718
#define LPTIM6_BASE 2947,194767
#define LPUART1 2949,194823
#define LPUART1_BASE 2950,194873
#define UCPD1 2952,194930
#define UCPD1_BASE 2953,194978
#define SBS 2955,195033
#define SBS_BASE 2956,195079
#define VREFBUF 2958,195132
#define VREFBUF_BASE 2959,195182
#define SAI1 2961,195239
#define SAI1_BASE 2962,195286
#define SAI1_Block_A 2964,195340
#define SAI1_Block_A_BASE 2965,195395
#define SAI1_Block_B 2967,195457
#define SAI1_Block_B_BASE 2968,195512
#define SAI2 2970,195574
#define SAI2_BASE 2971,195621
#define SAI2_Block_A 2973,195675
#define SAI2_Block_A_BASE 2974,195730
#define SAI2_Block_B 2976,195792
#define SAI2_Block_B_BASE 2977,195847
#define USB_DRD_FS 2979,195909
#define USB_DRD_BASE 2980,195962
#define USB_DRD_PMAADDR 2981,196017
#define USB_DRD_PMA_BUFF 2982,196075
#define CRC 2984,196136
#define CRC_BASE 2985,196182
#define ADC1 2987,196235
#define ADC1_BASE 2988,196282
#define ADC2 2990,196336
#define ADC2_BASE 2991,196383
#define ADC12_COMMON 2993,196437
#define ADC12_COMMON_BASE 2994,196492
#define HASH 2996,196554
#define HASH_BASE 2997,196601
#define HASH_DIGEST 2999,196655
#define HASH_DIGEST_BASE 3000,196709
#define RNG 3002,196770
#define RNG_BASE 3003,196816
#define PKA 3005,196869
#define PKA_BASE 3006,196915
#define PKA_RAM_BASE 3007,196966
#define ETH 3009,197023
#define ETH_BASE 3010,197069
#define ETH_MAC 3011,197120
#define ETH_MAC_BASE 3012,197170
#define SDMMC1 3014,197227
#define SDMMC1_BASE 3015,197276
#define SDMMC2 3017,197332
#define SDMMC2_BASE 3018,197381
#define FMC_Bank1_R 3020,197437
#define FMC_Bank1_R_BASE 3021,197491
#define FMC_Bank1E_R 3023,197552
#define FMC_Bank1E_R_BASE 3024,197607
#define FMC_Bank3_R 3026,197669
#define FMC_Bank3_R_BASE 3027,197723
#define FMC_Bank5_6_R 3029,197784
#define FMC_Bank5_6_R_BASE 3030,197840
#define OCTOSPI1 3032,197903
#define OCTOSPI1_R_BASE 3033,197954
#define DLYB_SDMMC1 3035,198014
#define DLYB_SDMMC1_BASE 3036,198068
#define DLYB_SDMMC2 3038,198129
#define DLYB_SDMMC2_BASE 3039,198183
#define DLYB_OCTOSPI1 3041,198244
#define DLYB_OCTOSPI1_BASE 3042,198300
#define FLASH_BASE 3047,198430
#define FLASH_OBK_BASE 3048,198484
#define FLASH_EDATA_BASE 3049,198542
#define FLASH_SYSTEM_BASE 3050,198602
#define SRAM1_BASE 3052,198665
#define SRAM2_BASE 3053,198719
#define SRAM3_BASE 3055,198775
#define BKPSRAM_BASE 3056,198829
#define PERIPH_BASE 3058,198887
#define APB1PERIPH_BASE 3059,198942
#define APB2PERIPH_BASE 3060,199001
#define APB3PERIPH_BASE 3061,199060
#define AHB1PERIPH_BASE 3062,199119
#define AHB2PERIPH_BASE 3063,199178
#define AHB3PERIPH_BASE 3064,199237
#define AHB4PERIPH_BASE 3065,199296
#define CORDIC 3068,199429
#define CORDIC_BASE 3069,199479
#define RCC 3071,199536
#define RCC_BASE 3072,199583
#define DCMI 3074,199637
#define DCMI_BASE 3075,199685
#define PSSI 3077,199740
#define PSSI_BASE 3078,199788
#define DTS 3080,199843
#define DTS_BASE 3081,199890
#define FLASH 3083,199944
#define FLASH_R_BASE 3084,199993
#define FMAC 3086,200051
#define FMAC_BASE 3087,200099
#define GPDMA1 3089,200154
#define GPDMA1_BASE 3090,200204
#define GPDMA1_Channel0 3092,200261
#define GPDMA1_Channel0_BASE 3093,200320
#define GPDMA1_Channel1 3095,200386
#define GPDMA1_Channel1_BASE 3096,200445
#define GPDMA1_Channel2 3098,200511
#define GPDMA1_Channel2_BASE 3099,200570
#define GPDMA1_Channel3 3101,200636
#define GPDMA1_Channel3_BASE 3102,200695
#define GPDMA1_Channel4 3104,200761
#define GPDMA1_Channel4_BASE 3105,200820
#define GPDMA1_Channel5 3107,200886
#define GPDMA1_Channel5_BASE 3108,200945
#define GPDMA1_Channel6 3110,201011
#define GPDMA1_Channel6_BASE 3111,201070
#define GPDMA1_Channel7 3113,201136
#define GPDMA1_Channel7_BASE 3114,201195
#define GPDMA2 3116,201261
#define GPDMA2_BASE 3117,201311
#define GPDMA2_Channel0 3119,201368
#define GPDMA2_Channel0_BASE 3120,201427
#define GPDMA2_Channel1 3122,201493
#define GPDMA2_Channel1_BASE 3123,201552
#define GPDMA2_Channel2 3125,201618
#define GPDMA2_Channel2_BASE 3126,201677
#define GPDMA2_Channel3 3128,201743
#define GPDMA2_Channel3_BASE 3129,201802
#define GPDMA2_Channel4 3131,201868
#define GPDMA2_Channel4_BASE 3132,201927
#define GPDMA2_Channel5 3134,201993
#define GPDMA2_Channel5_BASE 3135,202052
#define GPDMA2_Channel6 3137,202118
#define GPDMA2_Channel6_BASE 3138,202177
#define GPDMA2_Channel7 3140,202243
#define GPDMA2_Channel7_BASE 3141,202302
#define GPIOA 3143,202368
#define GPIOA_BASE 3144,202417
#define GPIOB 3146,202473
#define GPIOB_BASE 3147,202522
#define GPIOC 3149,202578
#define GPIOC_BASE 3150,202627
#define GPIOD 3152,202683
#define GPIOD_BASE 3153,202732
#define GPIOE 3155,202788
#define GPIOE_BASE 3156,202837
#define GPIOF 3158,202893
#define GPIOF_BASE 3159,202942
#define GPIOG 3161,202998
#define GPIOG_BASE 3162,203047
#define GPIOH 3164,203103
#define GPIOH_BASE 3165,203152
#define GPIOI 3167,203208
#define GPIOI_BASE 3168,203257
#define PWR 3170,203313
#define PWR_BASE 3171,203360
#define RAMCFG_SRAM1 3173,203414
#define RAMCFG_SRAM1_BASE 3174,203470
#define RAMCFG_SRAM2 3176,203533
#define RAMCFG_SRAM2_BASE 3177,203589
#define RAMCFG_SRAM3 3179,203652
#define RAMCFG_SRAM3_BASE 3180,203708
#define RAMCFG_BKPRAM 3182,203771
#define RAMCFG_BKPRAM_BASE 3183,203828
#define EXTI 3185,203892
#define EXTI_BASE 3186,203940
#define ICACHE 3188,203995
#define ICACHE_BASE 3189,204045
#define DCACHE1 3191,204102
#define DCACHE1_BASE 3192,204153
#define GTZC_TZSC1 3194,204211
#define GTZC_TZSC1_BASE 3195,204265
#define GTZC_TZIC1 3197,204326
#define GTZC_TZIC1_BASE 3198,204380
#define GTZC_MPCBB1 3200,204441
#define GTZC_MPCBB1_BASE 3201,204496
#define GTZC_MPCBB2 3203,204558
#define GTZC_MPCBB2_BASE 3204,204613
#define GTZC_MPCBB3 3206,204675
#define GTZC_MPCBB3_BASE 3207,204730
#define RTC 3209,204792
#define RTC_BASE 3210,204839
#define TAMP 3212,204893
#define TAMP_BASE 3213,204941
#define TIM1 3215,204996
#define TIM1_BASE 3216,205044
#define TIM2 3218,205099
#define TIM2_BASE 3219,205147
#define TIM3 3221,205202
#define TIM3_BASE 3222,205250
#define TIM4 3224,205305
#define TIM4_BASE 3225,205353
#define TIM5 3227,205408
#define TIM5_BASE 3228,205456
#define TIM6 3230,205511
#define TIM6_BASE 3231,205559
#define TIM7 3233,205614
#define TIM7_BASE 3234,205662
#define TIM8 3236,205717
#define TIM8_BASE 3237,205765
#define TIM12 3239,205820
#define TIM12_BASE 3240,205869
#define TIM13 3242,205925
#define TIM13_BASE 3243,205974
#define TIM14 3245,206030
#define TIM14_BASE 3246,206079
#define TIM15 3248,206135
#define TIM15_BASE 3249,206184
#define TIM16 3251,206240
#define TIM16_BASE 3252,206289
#define TIM17 3254,206345
#define TIM17_BASE 3255,206394
#define WWDG 3257,206450
#define WWDG_BASE 3258,206498
#define IWDG 3260,206553
#define IWDG_BASE 3261,206601
#define SPI1 3263,206656
#define SPI1_BASE 3264,206704
#define SPI2 3266,206759
#define SPI2_BASE 3267,206807
#define SPI3 3269,206862
#define SPI3_BASE 3270,206910
#define SPI4 3272,206965
#define SPI4_BASE 3273,207013
#define SPI5 3275,207068
#define SPI5_BASE 3276,207116
#define SPI6 3278,207171
#define SPI6_BASE 3279,207219
#define USART1 3281,207274
#define USART1_BASE 3282,207324
#define USART2 3284,207381
#define USART2_BASE 3285,207431
#define USART3 3287,207488
#define USART3_BASE 3288,207538
#define UART4 3290,207595
#define UART4_BASE 3291,207644
#define UART5 3293,207700
#define UART5_BASE 3294,207749
#define USART6 3296,207805
#define USART6_BASE 3297,207855
#define UART7 3299,207912
#define UART7_BASE 3300,207961
#define UART8 3302,208017
#define UART8_BASE 3303,208066
#define UART9 3305,208122
#define UART9_BASE 3306,208171
#define USART10 3308,208227
#define USART10_BASE 3309,208278
#define USART11 3311,208336
#define USART11_BASE 3312,208387
#define UART12 3314,208445
#define UART12_BASE 3315,208495
#define CEC 3317,208552
#define CEC_BASE 3318,208599
#define I2C1 3320,208653
#define I2C1_BASE 3321,208701
#define I2C2 3323,208756
#define I2C2_BASE 3324,208804
#define I2C3 3326,208859
#define I2C3_BASE 3327,208907
#define I2C4 3329,208962
#define I2C4_BASE 3330,209010
#define I3C1 3332,209065
#define I3C1_BASE 3333,209113
#define CRS 3335,209168
#define CRS_BASE 3336,209215
#define FDCAN1 3338,209269
#define FDCAN1_BASE 3339,209319
#define FDCAN_CONFIG 3341,209376
#define FDCAN_CONFIG_BASE 3342,209432
#define SRAMCAN_BASE 3343,209493
#define FDCAN2 3345,209551
#define FDCAN2_BASE 3346,209601
#define DAC1 3348,209658
#define DAC1_BASE 3349,209706
#define LPTIM1 3351,209761
#define LPTIM1_BASE 3352,209811
#define LPTIM2 3354,209868
#define LPTIM2_BASE 3355,209918
#define LPTIM3 3357,209975
#define LPTIM3_BASE 3358,210025
#define LPTIM4 3360,210082
#define LPTIM4_BASE 3361,210132
#define LPTIM5 3363,210189
#define LPTIM5_BASE 3364,210239
#define LPTIM6 3366,210296
#define LPTIM6_BASE 3367,210346
#define LPUART1 3369,210403
#define LPUART1_BASE 3370,210454
#define UCPD1 3372,210512
#define UCPD1_BASE 3373,210561
#define SBS 3375,210617
#define SBS_BASE 3376,210664
#define VREFBUF 3378,210718
#define VREFBUF_BASE 3379,210769
#define SAI1 3381,210827
#define SAI1_BASE 3382,210875
#define SAI1_Block_A 3384,210930
#define SAI1_Block_A_BASE 3385,210986
#define SAI1_Block_B 3387,211049
#define SAI1_Block_B_BASE 3388,211105
#define SAI2 3390,211168
#define SAI2_BASE 3391,211216
#define SAI2_Block_A 3393,211271
#define SAI2_Block_A_BASE 3394,211327
#define SAI2_Block_B 3396,211390
#define SAI2_Block_B_BASE 3397,211446
#define USB_DRD_FS 3399,211509
#define USB_DRD_BASE 3400,211563
#define USB_DRD_PMAADDR 3401,211619
#define USB_DRD_PMA_BUFF 3402,211678
#define CRC 3404,211740
#define CRC_BASE 3405,211787
#define ADC1 3407,211841
#define ADC1_BASE 3408,211889
#define ADC2 3410,211944
#define ADC2_BASE 3411,211992
#define ADC12_COMMON 3413,212047
#define ADC12_COMMON_BASE 3414,212103
#define HASH 3416,212166
#define HASH_BASE 3417,212214
#define HASH_DIGEST 3419,212269
#define HASH_DIGEST_BASE 3420,212324
#define RNG 3422,212386
#define RNG_BASE 3423,212433
#define PKA 3425,212487
#define PKA_BASE 3426,212534
#define PKA_RAM_BASE 3427,212586
#define ETH 3430,212646
#define ETH_BASE 3431,212693
#define ETH_MAC 3432,212745
#define ETH_MAC_BASE 3433,212796
#define SDMMC1 3435,212854
#define SDMMC1_BASE 3436,212904
#define SDMMC2 3438,212961
#define SDMMC2_BASE 3439,213011
#define FMC_Bank1_R 3441,213068
#define FMC_Bank1_R_BASE 3442,213123
#define FMC_Bank1E_R 3444,213185
#define FMC_Bank1E_R_BASE 3445,213241
#define FMC_Bank3_R 3447,213304
#define FMC_Bank3_R_BASE 3448,213359
#define FMC_Bank5_6_R 3450,213421
#define FMC_Bank5_6_R_BASE 3451,213478
#define OCTOSPI1 3453,213542
#define OCTOSPI1_R_BASE 3454,213594
#define DLYB_SDMMC1 3456,213655
#define DLYB_SDMMC1_BASE 3457,213710
#define DLYB_SDMMC2 3459,213772
#define DLYB_SDMMC2_BASE 3460,213827
#define DLYB_OCTOSPI1 3462,213889
#define DLYB_OCTOSPI1_BASE 3463,213946
#define ADC_MULTIMODE_SUPPORT 3473,214432
#define ADC_ISR_ADRDY_Pos 3475,214684
#define ADC_ISR_ADRDY_Msk 3476,214729
#define ADC_ISR_ADRDY 3477,214828
#define ADC_ISR_EOSMP_Pos 3478,214931
#define ADC_ISR_EOSMP_Msk 3479,214976
#define ADC_ISR_EOSMP 3480,215075
#define ADC_ISR_EOC_Pos 3481,215202
#define ADC_ISR_EOC_Msk 3482,215247
#define ADC_ISR_EOC 3483,215346
#define ADC_ISR_EOS_Pos 3484,215483
#define ADC_ISR_EOS_Msk 3485,215528
#define ADC_ISR_EOS 3486,215627
#define ADC_ISR_OVR_Pos 3487,215766
#define ADC_ISR_OVR_Msk 3488,215811
#define ADC_ISR_OVR 3489,215910
#define ADC_ISR_JEOC_Pos 3490,216029
#define ADC_ISR_JEOC_Msk 3491,216074
#define ADC_ISR_JEOC 3492,216173
#define ADC_ISR_JEOS_Pos 3493,216311
#define ADC_ISR_JEOS_Msk 3494,216356
#define ADC_ISR_JEOS 3495,216455
#define ADC_ISR_AWD1_Pos 3496,216595
#define ADC_ISR_AWD1_Msk 3497,216640
#define ADC_ISR_AWD1 3498,216739
#define ADC_ISR_AWD2_Pos 3499,216854
#define ADC_ISR_AWD2_Msk 3500,216899
#define ADC_ISR_AWD2 3501,216998
#define ADC_ISR_AWD3_Pos 3502,217113
#define ADC_ISR_AWD3_Msk 3503,217158
#define ADC_ISR_AWD3 3504,217257
#define ADC_ISR_JQOVF_Pos 3505,217372
#define ADC_ISR_JQOVF_Msk 3506,217418
#define ADC_ISR_JQOVF 3507,217517
#define ADC_IER_ADRDYIE_Pos 3510,217737
#define ADC_IER_ADRDYIE_Msk 3511,217782
#define ADC_IER_ADRDYIE 3512,217881
#define ADC_IER_EOSMPIE_Pos 3513,217989
#define ADC_IER_EOSMPIE_Msk 3514,218034
#define ADC_IER_EOSMPIE 3515,218133
#define ADC_IER_EOCIE_Pos 3516,218265
#define ADC_IER_EOCIE_Msk 3517,218310
#define ADC_IER_EOCIE 3518,218409
#define ADC_IER_EOSIE_Pos 3519,218551
#define ADC_IER_EOSIE_Msk 3520,218596
#define ADC_IER_EOSIE 3521,218695
#define ADC_IER_OVRIE_Pos 3522,218839
#define ADC_IER_OVRIE_Msk 3523,218884
#define ADC_IER_OVRIE 3524,218983
#define ADC_IER_JEOCIE_Pos 3525,219107
#define ADC_IER_JEOCIE_Msk 3526,219152
#define ADC_IER_JEOCIE 3527,219251
#define ADC_IER_JEOSIE_Pos 3528,219394
#define ADC_IER_JEOSIE_Msk 3529,219439
#define ADC_IER_JEOSIE 3530,219538
#define ADC_IER_AWD1IE_Pos 3531,219683
#define ADC_IER_AWD1IE_Msk 3532,219728
#define ADC_IER_AWD1IE 3533,219827
#define ADC_IER_AWD2IE_Pos 3534,219947
#define ADC_IER_AWD2IE_Msk 3535,219992
#define ADC_IER_AWD2IE 3536,220091
#define ADC_IER_AWD3IE_Pos 3537,220211
#define ADC_IER_AWD3IE_Msk 3538,220256
#define ADC_IER_AWD3IE 3539,220355
#define ADC_IER_JQOVFIE_Pos 3540,220475
#define ADC_IER_JQOVFIE_Msk 3541,220521
#define ADC_IER_JQOVFIE 3542,220620
#define ADC_CR_ADEN_Pos 3545,220845
#define ADC_CR_ADEN_Msk 3546,220890
#define ADC_CR_ADEN 3547,220989
#define ADC_CR_ADDIS_Pos 3548,221088
#define ADC_CR_ADDIS_Msk 3549,221133
#define ADC_CR_ADDIS 3550,221232
#define ADC_CR_ADSTART_Pos 3551,221332
#define ADC_CR_ADSTART_Msk 3552,221377
#define ADC_CR_ADSTART 3553,221476
#define ADC_CR_JADSTART_Pos 3554,221599
#define ADC_CR_JADSTART_Msk 3555,221644
#define ADC_CR_JADSTART 3556,221743
#define ADC_CR_ADSTP_Pos 3557,221867
#define ADC_CR_ADSTP_Msk 3558,221912
#define ADC_CR_ADSTP 3559,222011
#define ADC_CR_JADSTP_Pos 3560,222133
#define ADC_CR_JADSTP_Msk 3561,222178
#define ADC_CR_JADSTP 3562,222277
#define ADC_CR_ADVREGEN_Pos 3563,222400
#define ADC_CR_ADVREGEN_Msk 3564,222446
#define ADC_CR_ADVREGEN 3565,222545
#define ADC_CR_DEEPPWD_Pos 3566,222662
#define ADC_CR_DEEPPWD_Msk 3567,222708
#define ADC_CR_DEEPPWD 3568,222807
#define ADC_CR_ADCALDIF_Pos 3569,222922
#define ADC_CR_ADCALDIF_Msk 3570,222968
#define ADC_CR_ADCALDIF 3571,223067
#define ADC_CR_ADCAL_Pos 3572,223193
#define ADC_CR_ADCAL_Msk 3573,223239
#define ADC_CR_ADCAL 3574,223338
#define ADC_CFGR_DMAEN_Pos 3577,223526
#define ADC_CFGR_DMAEN_Msk 3578,223571
#define ADC_CFGR_DMAEN 3579,223670
#define ADC_CFGR_DMACFG_Pos 3580,223782
#define ADC_CFGR_DMACFG_Msk 3581,223827
#define ADC_CFGR_DMACFG 3582,223926
#define ADC_CFGR_RES_Pos 3584,224047
#define ADC_CFGR_RES_Msk 3585,224092
#define ADC_CFGR_RES 3586,224191
#define ADC_CFGR_RES_0 3587,224299
#define ADC_CFGR_RES_1 3588,224398
#define ADC_CFGR_EXTSEL_Pos 3590,224499
#define ADC_CFGR_EXTSEL_Msk 3591,224544
#define ADC_CFGR_EXTSEL 3592,224643
#define ADC_CFGR_EXTSEL_0 3593,224773
#define ADC_CFGR_EXTSEL_1 3594,224872
#define ADC_CFGR_EXTSEL_2 3595,224971
#define ADC_CFGR_EXTSEL_3 3596,225070
#define ADC_CFGR_EXTSEL_4 3597,225169
#define ADC_CFGR_EXTEN_Pos 3599,225270
#define ADC_CFGR_EXTEN_Msk 3600,225316
#define ADC_CFGR_EXTEN 3601,225415
#define ADC_CFGR_EXTEN_0 3602,225547
#define ADC_CFGR_EXTEN_1 3603,225646
#define ADC_CFGR_OVRMOD_Pos 3605,225747
#define ADC_CFGR_OVRMOD_Msk 3606,225793
#define ADC_CFGR_OVRMOD 3607,225892
#define ADC_CFGR_CONT_Pos 3608,226020
#define ADC_CFGR_CONT_Msk 3609,226066
#define ADC_CFGR_CONT 3610,226165
#define ADC_CFGR_AUTDLY_Pos 3611,226298
#define ADC_CFGR_AUTDLY_Msk 3612,226344
#define ADC_CFGR_AUTDLY 3613,226443
#define ADC_CFGR_ALIGN_Pos 3614,226555
#define ADC_CFGR_ALIGN_Msk 3615,226601
#define ADC_CFGR_ALIGN 3616,226700
#define ADC_CFGR_DISCEN_Pos 3617,226807
#define ADC_CFGR_DISCEN_Msk 3618,226853
#define ADC_CFGR_DISCEN 3619,226952
#define ADC_CFGR_DISCNUM_Pos 3621,227089
#define ADC_CFGR_DISCNUM_Msk 3622,227135
#define ADC_CFGR_DISCNUM 3623,227234
#define ADC_CFGR_DISCNUM_0 3624,227380
#define ADC_CFGR_DISCNUM_1 3625,227479
#define ADC_CFGR_DISCNUM_2 3626,227578
#define ADC_CFGR_JDISCEN_Pos 3628,227679
#define ADC_CFGR_JDISCEN_Msk 3629,227725
#define ADC_CFGR_JDISCEN 3630,227824
#define ADC_CFGR_JQM_Pos 3631,227960
#define ADC_CFGR_JQM_Msk 3632,228006
#define ADC_CFGR_JQM 3633,228105
#define ADC_CFGR_AWD1SGL_Pos 3634,228232
#define ADC_CFGR_AWD1SGL_Msk 3635,228278
#define ADC_CFGR_AWD1SGL 3636,228377
#define ADC_CFGR_AWD1EN_Pos 3637,228531
#define ADC_CFGR_AWD1EN_Msk 3638,228577
#define ADC_CFGR_AWD1EN 3639,228676
#define ADC_CFGR_JAWD1EN_Pos 3640,228820
#define ADC_CFGR_JAWD1EN_Msk 3641,228866
#define ADC_CFGR_JAWD1EN 3642,228965
#define ADC_CFGR_JAUTO_Pos 3643,229110
#define ADC_CFGR_JAUTO_Msk 3644,229156
#define ADC_CFGR_JAUTO 3645,229255
#define ADC_CFGR_AWD1CH_Pos 3647,229387
#define ADC_CFGR_AWD1CH_Msk 3648,229433
#define ADC_CFGR_AWD1CH 3649,229532
#define ADC_CFGR_AWD1CH_0 3650,229670
#define ADC_CFGR_AWD1CH_1 3651,229769
#define ADC_CFGR_AWD1CH_2 3652,229868
#define ADC_CFGR_AWD1CH_3 3653,229967
#define ADC_CFGR_AWD1CH_4 3654,230066
#define ADC_CFGR_JQDIS_Pos 3656,230167
#define ADC_CFGR_JQDIS_Msk 3657,230213
#define ADC_CFGR_JQDIS 3658,230312
#define ADC_CFGR2_ROVSE_Pos 3661,230526
#define ADC_CFGR2_ROVSE_Msk 3662,230571
#define ADC_CFGR2_ROVSE 3663,230670
#define ADC_CFGR2_JOVSE_Pos 3664,230808
#define ADC_CFGR2_JOVSE_Msk 3665,230853
#define ADC_CFGR2_JOVSE 3666,230952
#define ADC_CFGR2_OVSR_Pos 3668,231093
#define ADC_CFGR2_OVSR_Msk 3669,231138
#define ADC_CFGR2_OVSR 3670,231237
#define ADC_CFGR2_OVSR_0 3671,231348
#define ADC_CFGR2_OVSR_1 3672,231447
#define ADC_CFGR2_OVSR_2 3673,231546
#define ADC_CFGR2_OVSS_Pos 3675,231647
#define ADC_CFGR2_OVSS_Msk 3676,231692
#define ADC_CFGR2_OVSS 3677,231791
#define ADC_CFGR2_OVSS_0 3678,231902
#define ADC_CFGR2_OVSS_1 3679,232001
#define ADC_CFGR2_OVSS_2 3680,232100
#define ADC_CFGR2_OVSS_3 3681,232199
#define ADC_CFGR2_TROVS_Pos 3683,232300
#define ADC_CFGR2_TROVS_Msk 3684,232345
#define ADC_CFGR2_TROVS 3685,232444
#define ADC_CFGR2_ROVSM_Pos 3686,232607
#define ADC_CFGR2_ROVSM_Msk 3687,232653
#define ADC_CFGR2_ROVSM 3688,232752
#define ADC_CFGR2_GCOMP_Pos 3690,232936
#define ADC_CFGR2_GCOMP_Msk 3691,232982
#define ADC_CFGR2_GCOMP 3692,233081
#define ADC_CFGR2_SWTRIG_Pos 3694,233198
#define ADC_CFGR2_SWTRIG_Msk 3695,233244
#define ADC_CFGR2_SWTRIG 3696,233343
#define ADC_CFGR2_BULB_Pos 3697,233493
#define ADC_CFGR2_BULB_Msk 3698,233539
#define ADC_CFGR2_BULB 3699,233638
#define ADC_CFGR2_SMPTRIG_Pos 3700,233749
#define ADC_CFGR2_SMPTRIG_Msk 3701,233795
#define ADC_CFGR2_SMPTRIG 3702,233894
#define ADC_CFGR2_LFTRIG_Pos 3704,234021
#define ADC_CFGR2_LFTRIG_Msk 3705,234067
#define ADC_CFGR2_LFTRIG 3706,234166
#define ADC_SMPR1_SMP0_Pos 3709,234364
#define ADC_SMPR1_SMP0_Msk 3710,234409
#define ADC_SMPR1_SMP0 3711,234508
#define ADC_SMPR1_SMP0_0 3712,234635
#define ADC_SMPR1_SMP0_1 3713,234734
#define ADC_SMPR1_SMP0_2 3714,234833
#define ADC_SMPR1_SMP1_Pos 3716,234934
#define ADC_SMPR1_SMP1_Msk 3717,234979
#define ADC_SMPR1_SMP1 3718,235078
#define ADC_SMPR1_SMP1_0 3719,235205
#define ADC_SMPR1_SMP1_1 3720,235304
#define ADC_SMPR1_SMP1_2 3721,235403
#define ADC_SMPR1_SMP2_Pos 3723,235504
#define ADC_SMPR1_SMP2_Msk 3724,235549
#define ADC_SMPR1_SMP2 3725,235648
#define ADC_SMPR1_SMP2_0 3726,235775
#define ADC_SMPR1_SMP2_1 3727,235874
#define ADC_SMPR1_SMP2_2 3728,235973
#define ADC_SMPR1_SMP3_Pos 3730,236074
#define ADC_SMPR1_SMP3_Msk 3731,236119
#define ADC_SMPR1_SMP3 3732,236218
#define ADC_SMPR1_SMP3_0 3733,236345
#define ADC_SMPR1_SMP3_1 3734,236444
#define ADC_SMPR1_SMP3_2 3735,236543
#define ADC_SMPR1_SMP4_Pos 3737,236644
#define ADC_SMPR1_SMP4_Msk 3738,236690
#define ADC_SMPR1_SMP4 3739,236789
#define ADC_SMPR1_SMP4_0 3740,236916
#define ADC_SMPR1_SMP4_1 3741,237015
#define ADC_SMPR1_SMP4_2 3742,237114
#define ADC_SMPR1_SMP5_Pos 3744,237215
#define ADC_SMPR1_SMP5_Msk 3745,237261
#define ADC_SMPR1_SMP5 3746,237360
#define ADC_SMPR1_SMP5_0 3747,237487
#define ADC_SMPR1_SMP5_1 3748,237586
#define ADC_SMPR1_SMP5_2 3749,237685
#define ADC_SMPR1_SMP6_Pos 3751,237786
#define ADC_SMPR1_SMP6_Msk 3752,237832
#define ADC_SMPR1_SMP6 3753,237931
#define ADC_SMPR1_SMP6_0 3754,238058
#define ADC_SMPR1_SMP6_1 3755,238157
#define ADC_SMPR1_SMP6_2 3756,238256
#define ADC_SMPR1_SMP7_Pos 3758,238357
#define ADC_SMPR1_SMP7_Msk 3759,238403
#define ADC_SMPR1_SMP7 3760,238502
#define ADC_SMPR1_SMP7_0 3761,238629
#define ADC_SMPR1_SMP7_1 3762,238728
#define ADC_SMPR1_SMP7_2 3763,238827
#define ADC_SMPR1_SMP8_Pos 3765,238928
#define ADC_SMPR1_SMP8_Msk 3766,238974
#define ADC_SMPR1_SMP8 3767,239073
#define ADC_SMPR1_SMP8_0 3768,239200
#define ADC_SMPR1_SMP8_1 3769,239299
#define ADC_SMPR1_SMP8_2 3770,239398
#define ADC_SMPR1_SMP9_Pos 3772,239499
#define ADC_SMPR1_SMP9_Msk 3773,239545
#define ADC_SMPR1_SMP9 3774,239644
#define ADC_SMPR1_SMP9_0 3775,239771
#define ADC_SMPR1_SMP9_1 3776,239870
#define ADC_SMPR1_SMP9_2 3777,239969
#define ADC_SMPR1_SMPPLUS_Pos 3779,240070
#define ADC_SMPR1_SMPPLUS_Msk 3780,240116
#define ADC_SMPR1_SMPPLUS 3781,240215
#define ADC_SMPR2_SMP10_Pos 3784,240433
#define ADC_SMPR2_SMP10_Msk 3785,240478
#define ADC_SMPR2_SMP10 3786,240577
#define ADC_SMPR2_SMP10_0 3787,240705
#define ADC_SMPR2_SMP10_1 3788,240804
#define ADC_SMPR2_SMP10_2 3789,240903
#define ADC_SMPR2_SMP11_Pos 3791,241004
#define ADC_SMPR2_SMP11_Msk 3792,241049
#define ADC_SMPR2_SMP11 3793,241148
#define ADC_SMPR2_SMP11_0 3794,241276
#define ADC_SMPR2_SMP11_1 3795,241375
#define ADC_SMPR2_SMP11_2 3796,241474
#define ADC_SMPR2_SMP12_Pos 3798,241575
#define ADC_SMPR2_SMP12_Msk 3799,241620
#define ADC_SMPR2_SMP12 3800,241719
#define ADC_SMPR2_SMP12_0 3801,241847
#define ADC_SMPR2_SMP12_1 3802,241946
#define ADC_SMPR2_SMP12_2 3803,242045
#define ADC_SMPR2_SMP13_Pos 3805,242146
#define ADC_SMPR2_SMP13_Msk 3806,242191
#define ADC_SMPR2_SMP13 3807,242290
#define ADC_SMPR2_SMP13_0 3808,242418
#define ADC_SMPR2_SMP13_1 3809,242517
#define ADC_SMPR2_SMP13_2 3810,242616
#define ADC_SMPR2_SMP14_Pos 3812,242717
#define ADC_SMPR2_SMP14_Msk 3813,242763
#define ADC_SMPR2_SMP14 3814,242862
#define ADC_SMPR2_SMP14_0 3815,242990
#define ADC_SMPR2_SMP14_1 3816,243089
#define ADC_SMPR2_SMP14_2 3817,243188
#define ADC_SMPR2_SMP15_Pos 3819,243289
#define ADC_SMPR2_SMP15_Msk 3820,243335
#define ADC_SMPR2_SMP15 3821,243434
#define ADC_SMPR2_SMP15_0 3822,243562
#define ADC_SMPR2_SMP15_1 3823,243661
#define ADC_SMPR2_SMP15_2 3824,243760
#define ADC_SMPR2_SMP16_Pos 3826,243861
#define ADC_SMPR2_SMP16_Msk 3827,243907
#define ADC_SMPR2_SMP16 3828,244006
#define ADC_SMPR2_SMP16_0 3829,244134
#define ADC_SMPR2_SMP16_1 3830,244233
#define ADC_SMPR2_SMP16_2 3831,244332
#define ADC_SMPR2_SMP17_Pos 3833,244433
#define ADC_SMPR2_SMP17_Msk 3834,244479
#define ADC_SMPR2_SMP17 3835,244578
#define ADC_SMPR2_SMP17_0 3836,244706
#define ADC_SMPR2_SMP17_1 3837,244805
#define ADC_SMPR2_SMP17_2 3838,244904
#define ADC_SMPR2_SMP18_Pos 3840,245005
#define ADC_SMPR2_SMP18_Msk 3841,245051
#define ADC_SMPR2_SMP18 3842,245150
#define ADC_SMPR2_SMP18_0 3843,245278
#define ADC_SMPR2_SMP18_1 3844,245377
#define ADC_SMPR2_SMP18_2 3845,245476
#define ADC_TR1_LT1_Pos 3848,245659
#define ADC_TR1_LT1_Msk 3849,245704
#define ADC_TR1_LT1 3850,245803
#define ADC_TR1_AWDFILT_Pos 3852,245929
#define ADC_TR1_AWDFILT_Msk 3853,245975
#define ADC_TR1_AWDFILT 3854,246074
#define ADC_TR1_AWDFILT_0 3855,246203
#define ADC_TR1_AWDFILT_1 3856,246302
#define ADC_TR1_AWDFILT_2 3857,246401
#define ADC_TR1_HT1_Pos 3859,246502
#define ADC_TR1_HT1_Msk 3860,246548
#define ADC_TR1_HT1 3861,246647
#define ADC_TR2_LT2_Pos 3864,246856
#define ADC_TR2_LT2_Msk 3865,246901
#define ADC_TR2_LT2 3866,247000
#define ADC_TR2_HT2_Pos 3868,247126
#define ADC_TR2_HT2_Msk 3869,247172
#define ADC_TR2_HT2 3870,247271
#define ADC_TR3_LT3_Pos 3873,247480
#define ADC_TR3_LT3_Msk 3874,247525
#define ADC_TR3_LT3 3875,247624
#define ADC_TR3_HT3_Pos 3877,247750
#define ADC_TR3_HT3_Msk 3878,247796
#define ADC_TR3_HT3 3879,247895
#define ADC_SQR1_L_Pos 3882,248104
#define ADC_SQR1_L_Msk 3883,248149
#define ADC_SQR1_L 3884,248248
#define ADC_SQR1_L_0 3885,248376
#define ADC_SQR1_L_1 3886,248475
#define ADC_SQR1_L_2 3887,248574
#define ADC_SQR1_L_3 3888,248673
#define ADC_SQR1_SQ1_Pos 3890,248774
#define ADC_SQR1_SQ1_Msk 3891,248819
#define ADC_SQR1_SQ1 3892,248918
#define ADC_SQR1_SQ1_0 3893,249041
#define ADC_SQR1_SQ1_1 3894,249140
#define ADC_SQR1_SQ1_2 3895,249239
#define ADC_SQR1_SQ1_3 3896,249338
#define ADC_SQR1_SQ1_4 3897,249437
#define ADC_SQR1_SQ2_Pos 3899,249538
#define ADC_SQR1_SQ2_Msk 3900,249584
#define ADC_SQR1_SQ2 3901,249683
#define ADC_SQR1_SQ2_0 3902,249806
#define ADC_SQR1_SQ2_1 3903,249905
#define ADC_SQR1_SQ2_2 3904,250004
#define ADC_SQR1_SQ2_3 3905,250103
#define ADC_SQR1_SQ2_4 3906,250202
#define ADC_SQR1_SQ3_Pos 3908,250303
#define ADC_SQR1_SQ3_Msk 3909,250349
#define ADC_SQR1_SQ3 3910,250448
#define ADC_SQR1_SQ3_0 3911,250571
#define ADC_SQR1_SQ3_1 3912,250670
#define ADC_SQR1_SQ3_2 3913,250769
#define ADC_SQR1_SQ3_3 3914,250868
#define ADC_SQR1_SQ3_4 3915,250967
#define ADC_SQR1_SQ4_Pos 3917,251068
#define ADC_SQR1_SQ4_Msk 3918,251114
#define ADC_SQR1_SQ4 3919,251213
#define ADC_SQR1_SQ4_0 3920,251336
#define ADC_SQR1_SQ4_1 3921,251435
#define ADC_SQR1_SQ4_2 3922,251534
#define ADC_SQR1_SQ4_3 3923,251633
#define ADC_SQR1_SQ4_4 3924,251732
#define ADC_SQR2_SQ5_Pos 3927,251915
#define ADC_SQR2_SQ5_Msk 3928,251960
#define ADC_SQR2_SQ5 3929,252059
#define ADC_SQR2_SQ5_0 3930,252182
#define ADC_SQR2_SQ5_1 3931,252281
#define ADC_SQR2_SQ5_2 3932,252380
#define ADC_SQR2_SQ5_3 3933,252479
#define ADC_SQR2_SQ5_4 3934,252578
#define ADC_SQR2_SQ6_Pos 3936,252679
#define ADC_SQR2_SQ6_Msk 3937,252724
#define ADC_SQR2_SQ6 3938,252823
#define ADC_SQR2_SQ6_0 3939,252946
#define ADC_SQR2_SQ6_1 3940,253045
#define ADC_SQR2_SQ6_2 3941,253144
#define ADC_SQR2_SQ6_3 3942,253243
#define ADC_SQR2_SQ6_4 3943,253342
#define ADC_SQR2_SQ7_Pos 3945,253443
#define ADC_SQR2_SQ7_Msk 3946,253489
#define ADC_SQR2_SQ7 3947,253588
#define ADC_SQR2_SQ7_0 3948,253711
#define ADC_SQR2_SQ7_1 3949,253810
#define ADC_SQR2_SQ7_2 3950,253909
#define ADC_SQR2_SQ7_3 3951,254008
#define ADC_SQR2_SQ7_4 3952,254107
#define ADC_SQR2_SQ8_Pos 3954,254208
#define ADC_SQR2_SQ8_Msk 3955,254254
#define ADC_SQR2_SQ8 3956,254353
#define ADC_SQR2_SQ8_0 3957,254476
#define ADC_SQR2_SQ8_1 3958,254575
#define ADC_SQR2_SQ8_2 3959,254674
#define ADC_SQR2_SQ8_3 3960,254773
#define ADC_SQR2_SQ8_4 3961,254872
#define ADC_SQR2_SQ9_Pos 3963,254973
#define ADC_SQR2_SQ9_Msk 3964,255019
#define ADC_SQR2_SQ9 3965,255118
#define ADC_SQR2_SQ9_0 3966,255241
#define ADC_SQR2_SQ9_1 3967,255340
#define ADC_SQR2_SQ9_2 3968,255439
#define ADC_SQR2_SQ9_3 3969,255538
#define ADC_SQR2_SQ9_4 3970,255637
#define ADC_SQR3_SQ10_Pos 3973,255820
#define ADC_SQR3_SQ10_Msk 3974,255865
#define ADC_SQR3_SQ10 3975,255964
#define ADC_SQR3_SQ10_0 3976,256088
#define ADC_SQR3_SQ10_1 3977,256187
#define ADC_SQR3_SQ10_2 3978,256286
#define ADC_SQR3_SQ10_3 3979,256385
#define ADC_SQR3_SQ10_4 3980,256484
#define ADC_SQR3_SQ11_Pos 3982,256585
#define ADC_SQR3_SQ11_Msk 3983,256630
#define ADC_SQR3_SQ11 3984,256729
#define ADC_SQR3_SQ11_0 3985,256853
#define ADC_SQR3_SQ11_1 3986,256952
#define ADC_SQR3_SQ11_2 3987,257051
#define ADC_SQR3_SQ11_3 3988,257150
#define ADC_SQR3_SQ11_4 3989,257249
#define ADC_SQR3_SQ12_Pos 3991,257350
#define ADC_SQR3_SQ12_Msk 3992,257396
#define ADC_SQR3_SQ12 3993,257495
#define ADC_SQR3_SQ12_0 3994,257619
#define ADC_SQR3_SQ12_1 3995,257718
#define ADC_SQR3_SQ12_2 3996,257817
#define ADC_SQR3_SQ12_3 3997,257916
#define ADC_SQR3_SQ12_4 3998,258015
#define ADC_SQR3_SQ13_Pos 4000,258116
#define ADC_SQR3_SQ13_Msk 4001,258162
#define ADC_SQR3_SQ13 4002,258261
#define ADC_SQR3_SQ13_0 4003,258385
#define ADC_SQR3_SQ13_1 4004,258484
#define ADC_SQR3_SQ13_2 4005,258583
#define ADC_SQR3_SQ13_3 4006,258682
#define ADC_SQR3_SQ13_4 4007,258781
#define ADC_SQR3_SQ14_Pos 4009,258882
#define ADC_SQR3_SQ14_Msk 4010,258928
#define ADC_SQR3_SQ14 4011,259027
#define ADC_SQR3_SQ14_0 4012,259151
#define ADC_SQR3_SQ14_1 4013,259250
#define ADC_SQR3_SQ14_2 4014,259349
#define ADC_SQR3_SQ14_3 4015,259448
#define ADC_SQR3_SQ14_4 4016,259547
#define ADC_SQR4_SQ15_Pos 4019,259730
#define ADC_SQR4_SQ15_Msk 4020,259775
#define ADC_SQR4_SQ15 4021,259874
#define ADC_SQR4_SQ15_0 4022,259998
#define ADC_SQR4_SQ15_1 4023,260097
#define ADC_SQR4_SQ15_2 4024,260196
#define ADC_SQR4_SQ15_3 4025,260295
#define ADC_SQR4_SQ15_4 4026,260394
#define ADC_SQR4_SQ16_Pos 4028,260495
#define ADC_SQR4_SQ16_Msk 4029,260540
#define ADC_SQR4_SQ16 4030,260639
#define ADC_SQR4_SQ16_0 4031,260763
#define ADC_SQR4_SQ16_1 4032,260862
#define ADC_SQR4_SQ16_2 4033,260961
#define ADC_SQR4_SQ16_3 4034,261060
#define ADC_SQR4_SQ16_4 4035,261159
#define ADC_DR_RDATA_Pos 4038,261342
#define ADC_DR_RDATA_Msk 4039,261387
#define ADC_DR_RDATA 4040,261486
#define ADC_JSQR_JL_Pos 4043,261692
#define ADC_JSQR_JL_Msk 4044,261737
#define ADC_JSQR_JL 4045,261836
#define ADC_JSQR_JL_0 4046,261965
#define ADC_JSQR_JL_1 4047,262064
#define ADC_JSQR_JEXTSEL_Pos 4049,262165
#define ADC_JSQR_JEXTSEL_Msk 4050,262210
#define ADC_JSQR_JEXTSEL 4051,262309
#define ADC_JSQR_JEXTSEL_0 4052,262440
#define ADC_JSQR_JEXTSEL_1 4053,262539
#define ADC_JSQR_JEXTSEL_2 4054,262638
#define ADC_JSQR_JEXTSEL_3 4055,262737
#define ADC_JSQR_JEXTSEL_4 4056,262836
#define ADC_JSQR_JEXTEN_Pos 4058,262937
#define ADC_JSQR_JEXTEN_Msk 4059,262982
#define ADC_JSQR_JEXTEN 4060,263081
#define ADC_JSQR_JEXTEN_0 4061,263214
#define ADC_JSQR_JEXTEN_1 4062,263313
#define ADC_JSQR_JSQ1_Pos 4064,263414
#define ADC_JSQR_JSQ1_Msk 4065,263459
#define ADC_JSQR_JSQ1 4066,263558
#define ADC_JSQR_JSQ1_0 4067,263682
#define ADC_JSQR_JSQ1_1 4068,263781
#define ADC_JSQR_JSQ1_2 4069,263880
#define ADC_JSQR_JSQ1_3 4070,263979
#define ADC_JSQR_JSQ1_4 4071,264078
#define ADC_JSQR_JSQ2_Pos 4073,264179
#define ADC_JSQR_JSQ2_Msk 4074,264225
#define ADC_JSQR_JSQ2 4075,264324
#define ADC_JSQR_JSQ2_0 4076,264448
#define ADC_JSQR_JSQ2_1 4077,264547
#define ADC_JSQR_JSQ2_2 4078,264646
#define ADC_JSQR_JSQ2_3 4079,264745
#define ADC_JSQR_JSQ2_4 4080,264844
#define ADC_JSQR_JSQ3_Pos 4082,264945
#define ADC_JSQR_JSQ3_Msk 4083,264991
#define ADC_JSQR_JSQ3 4084,265090
#define ADC_JSQR_JSQ3_0 4085,265214
#define ADC_JSQR_JSQ3_1 4086,265313
#define ADC_JSQR_JSQ3_2 4087,265412
#define ADC_JSQR_JSQ3_3 4088,265511
#define ADC_JSQR_JSQ3_4 4089,265610
#define ADC_JSQR_JSQ4_Pos 4091,265711
#define ADC_JSQR_JSQ4_Msk 4092,265757
#define ADC_JSQR_JSQ4 4093,265856
#define ADC_JSQR_JSQ4_0 4094,265980
#define ADC_JSQR_JSQ4_1 4095,266079
#define ADC_JSQR_JSQ4_2 4096,266178
#define ADC_JSQR_JSQ4_3 4097,266277
#define ADC_JSQR_JSQ4_4 4098,266376
#define ADC_OFR1_OFFSET1_Pos 4101,266559
#define ADC_OFR1_OFFSET1_Msk 4102,266604
#define ADC_OFR1_OFFSET1 4103,266703
#define ADC_OFR1_OFFSETPOS_Pos 4105,266826
#define ADC_OFR1_OFFSETPOS_Msk 4106,266872
#define ADC_OFR1_OFFSETPOS 4107,266971
#define ADC_OFR1_SATEN_Pos 4108,267088
#define ADC_OFR1_SATEN_Msk 4109,267134
#define ADC_OFR1_SATEN 4110,267233
#define ADC_OFR1_OFFSET1_CH_Pos 4112,267361
#define ADC_OFR1_OFFSET1_CH_Msk 4113,267407
#define ADC_OFR1_OFFSET1_CH 4114,267506
#define ADC_OFR1_OFFSET1_CH_0 4115,267632
#define ADC_OFR1_OFFSET1_CH_1 4116,267731
#define ADC_OFR1_OFFSET1_CH_2 4117,267830
#define ADC_OFR1_OFFSET1_CH_3 4118,267929
#define ADC_OFR1_OFFSET1_CH_4 4119,268028
#define ADC_OFR1_OFFSET1_EN_Pos 4121,268129
#define ADC_OFR1_OFFSET1_EN_Msk 4122,268175
#define ADC_OFR1_OFFSET1_EN 4123,268274
#define ADC_OFR2_OFFSET2_Pos 4126,268473
#define ADC_OFR2_OFFSET2_Msk 4127,268518
#define ADC_OFR2_OFFSET2 4128,268617
#define ADC_OFR2_OFFSETPOS_Pos 4130,268740
#define ADC_OFR2_OFFSETPOS_Msk 4131,268786
#define ADC_OFR2_OFFSETPOS 4132,268885
#define ADC_OFR2_SATEN_Pos 4133,269002
#define ADC_OFR2_SATEN_Msk 4134,269048
#define ADC_OFR2_SATEN 4135,269147
#define ADC_OFR2_OFFSET2_CH_Pos 4137,269275
#define ADC_OFR2_OFFSET2_CH_Msk 4138,269321
#define ADC_OFR2_OFFSET2_CH 4139,269420
#define ADC_OFR2_OFFSET2_CH_0 4140,269546
#define ADC_OFR2_OFFSET2_CH_1 4141,269645
#define ADC_OFR2_OFFSET2_CH_2 4142,269744
#define ADC_OFR2_OFFSET2_CH_3 4143,269843
#define ADC_OFR2_OFFSET2_CH_4 4144,269942
#define ADC_OFR2_OFFSET2_EN_Pos 4146,270043
#define ADC_OFR2_OFFSET2_EN_Msk 4147,270089
#define ADC_OFR2_OFFSET2_EN 4148,270188
#define ADC_OFR3_OFFSET3_Pos 4151,270387
#define ADC_OFR3_OFFSET3_Msk 4152,270432
#define ADC_OFR3_OFFSET3 4153,270531
#define ADC_OFR3_OFFSETPOS_Pos 4155,270654
#define ADC_OFR3_OFFSETPOS_Msk 4156,270700
#define ADC_OFR3_OFFSETPOS 4157,270799
#define ADC_OFR3_SATEN_Pos 4158,270916
#define ADC_OFR3_SATEN_Msk 4159,270962
#define ADC_OFR3_SATEN 4160,271061
#define ADC_OFR3_OFFSET3_CH_Pos 4162,271189
#define ADC_OFR3_OFFSET3_CH_Msk 4163,271235
#define ADC_OFR3_OFFSET3_CH 4164,271334
#define ADC_OFR3_OFFSET3_CH_0 4165,271460
#define ADC_OFR3_OFFSET3_CH_1 4166,271559
#define ADC_OFR3_OFFSET3_CH_2 4167,271658
#define ADC_OFR3_OFFSET3_CH_3 4168,271757
#define ADC_OFR3_OFFSET3_CH_4 4169,271856
#define ADC_OFR3_OFFSET3_EN_Pos 4171,271957
#define ADC_OFR3_OFFSET3_EN_Msk 4172,272003
#define ADC_OFR3_OFFSET3_EN 4173,272102
#define ADC_OFR4_OFFSET4_Pos 4176,272301
#define ADC_OFR4_OFFSET4_Msk 4177,272346
#define ADC_OFR4_OFFSET4 4178,272445
#define ADC_OFR4_OFFSETPOS_Pos 4180,272568
#define ADC_OFR4_OFFSETPOS_Msk 4181,272614
#define ADC_OFR4_OFFSETPOS 4182,272713
#define ADC_OFR4_SATEN_Pos 4183,272830
#define ADC_OFR4_SATEN_Msk 4184,272876
#define ADC_OFR4_SATEN 4185,272975
#define ADC_OFR4_OFFSET4_CH_Pos 4187,273103
#define ADC_OFR4_OFFSET4_CH_Msk 4188,273149
#define ADC_OFR4_OFFSET4_CH 4189,273248
#define ADC_OFR4_OFFSET4_CH_0 4190,273374
#define ADC_OFR4_OFFSET4_CH_1 4191,273473
#define ADC_OFR4_OFFSET4_CH_2 4192,273572
#define ADC_OFR4_OFFSET4_CH_3 4193,273671
#define ADC_OFR4_OFFSET4_CH_4 4194,273770
#define ADC_OFR4_OFFSET4_EN_Pos 4196,273871
#define ADC_OFR4_OFFSET4_EN_Msk 4197,273917
#define ADC_OFR4_OFFSET4_EN 4198,274016
#define ADC_JDR1_JDATA_Pos 4201,274215
#define ADC_JDR1_JDATA_Msk 4202,274260
#define ADC_JDR1_JDATA 4203,274359
#define ADC_JDR2_JDATA_Pos 4206,274583
#define ADC_JDR2_JDATA_Msk 4207,274628
#define ADC_JDR2_JDATA 4208,274727
#define ADC_JDR3_JDATA_Pos 4211,274951
#define ADC_JDR3_JDATA_Msk 4212,274996
#define ADC_JDR3_JDATA 4213,275095
#define ADC_JDR4_JDATA_Pos 4216,275319
#define ADC_JDR4_JDATA_Msk 4217,275364
#define ADC_JDR4_JDATA 4218,275463
#define ADC_AWD2CR_AWD2CH_Pos 4221,275687
#define ADC_AWD2CR_AWD2CH_Msk 4222,275732
#define ADC_AWD2CR_AWD2CH 4223,275831
#define ADC_AWD2CR_AWD2CH_0 4224,275969
#define ADC_AWD2CR_AWD2CH_1 4225,276068
#define ADC_AWD2CR_AWD2CH_2 4226,276167
#define ADC_AWD2CR_AWD2CH_3 4227,276266
#define ADC_AWD2CR_AWD2CH_4 4228,276365
#define ADC_AWD2CR_AWD2CH_5 4229,276464
#define ADC_AWD2CR_AWD2CH_6 4230,276563
#define ADC_AWD2CR_AWD2CH_7 4231,276662
#define ADC_AWD2CR_AWD2CH_8 4232,276761
#define ADC_AWD2CR_AWD2CH_9 4233,276860
#define ADC_AWD2CR_AWD2CH_10 4234,276959
#define ADC_AWD2CR_AWD2CH_11 4235,277058
#define ADC_AWD2CR_AWD2CH_12 4236,277157
#define ADC_AWD2CR_AWD2CH_13 4237,277256
#define ADC_AWD2CR_AWD2CH_14 4238,277355
#define ADC_AWD2CR_AWD2CH_15 4239,277454
#define ADC_AWD2CR_AWD2CH_16 4240,277553
#define ADC_AWD2CR_AWD2CH_17 4241,277652
#define ADC_AWD2CR_AWD2CH_18 4242,277751
#define ADC_AWD2CR_AWD2CH_19 4243,277850
#define ADC_AWD3CR_AWD3CH_Pos 4246,278033
#define ADC_AWD3CR_AWD3CH_Msk 4247,278078
#define ADC_AWD3CR_AWD3CH 4248,278177
#define ADC_AWD3CR_AWD3CH_0 4249,278315
#define ADC_AWD3CR_AWD3CH_1 4250,278414
#define ADC_AWD3CR_AWD3CH_2 4251,278513
#define ADC_AWD3CR_AWD3CH_3 4252,278612
#define ADC_AWD3CR_AWD3CH_4 4253,278711
#define ADC_AWD3CR_AWD3CH_5 4254,278810
#define ADC_AWD3CR_AWD3CH_6 4255,278909
#define ADC_AWD3CR_AWD3CH_7 4256,279008
#define ADC_AWD3CR_AWD3CH_8 4257,279107
#define ADC_AWD3CR_AWD3CH_9 4258,279206
#define ADC_AWD3CR_AWD3CH_10 4259,279305
#define ADC_AWD3CR_AWD3CH_11 4260,279404
#define ADC_AWD3CR_AWD3CH_12 4261,279503
#define ADC_AWD3CR_AWD3CH_13 4262,279602
#define ADC_AWD3CR_AWD3CH_14 4263,279701
#define ADC_AWD3CR_AWD3CH_15 4264,279800
#define ADC_AWD3CR_AWD3CH_16 4265,279899
#define ADC_AWD3CR_AWD3CH_17 4266,279998
#define ADC_AWD3CR_AWD3CH_18 4267,280097
#define ADC_AWD3CR_AWD2CH_19 4268,280196
#define ADC_DIFSEL_DIFSEL_Pos 4271,280379
#define ADC_DIFSEL_DIFSEL_Msk 4272,280424
#define ADC_DIFSEL_DIFSEL 4273,280523
#define ADC_DIFSEL_DIFSEL_0 4274,280657
#define ADC_DIFSEL_DIFSEL_1 4275,280756
#define ADC_DIFSEL_DIFSEL_2 4276,280855
#define ADC_DIFSEL_DIFSEL_3 4277,280954
#define ADC_DIFSEL_DIFSEL_4 4278,281053
#define ADC_DIFSEL_DIFSEL_5 4279,281152
#define ADC_DIFSEL_DIFSEL_6 4280,281251
#define ADC_DIFSEL_DIFSEL_7 4281,281350
#define ADC_DIFSEL_DIFSEL_8 4282,281449
#define ADC_DIFSEL_DIFSEL_9 4283,281548
#define ADC_DIFSEL_DIFSEL_10 4284,281647
#define ADC_DIFSEL_DIFSEL_11 4285,281746
#define ADC_DIFSEL_DIFSEL_12 4286,281845
#define ADC_DIFSEL_DIFSEL_13 4287,281944
#define ADC_DIFSEL_DIFSEL_14 4288,282043
#define ADC_DIFSEL_DIFSEL_15 4289,282142
#define ADC_DIFSEL_DIFSEL_16 4290,282241
#define ADC_DIFSEL_DIFSEL_17 4291,282340
#define ADC_DIFSEL_DIFSEL_18 4292,282439
#define ADC_DIFSEL_DIFSEL_19 4293,282538
#define ADC_CALFACT_CALFACT_S_Pos 4296,282721
#define ADC_CALFACT_CALFACT_S_Msk 4297,282766
#define ADC_CALFACT_CALFACT_S 4298,282865
#define ADC_CALFACT_CALFACT_S_0 4299,282997
#define ADC_CALFACT_CALFACT_S_1 4300,283096
#define ADC_CALFACT_CALFACT_S_2 4301,283195
#define ADC_CALFACT_CALFACT_S_3 4302,283294
#define ADC_CALFACT_CALFACT_S_4 4303,283393
#define ADC_CALFACT_CALFACT_S_5 4304,283492
#define ADC_CALFACT_CALFACT_S_6 4305,283591
#define ADC_CALFACT_CALFACT_D_Pos 4307,283692
#define ADC_CALFACT_CALFACT_D_Msk 4308,283738
#define ADC_CALFACT_CALFACT_D 4309,283837
#define ADC_CALFACT_CALFACT_D_0 4310,283969
#define ADC_CALFACT_CALFACT_D_1 4311,284068
#define ADC_CALFACT_CALFACT_D_2 4312,284167
#define ADC_CALFACT_CALFACT_D_3 4313,284266
#define ADC_CALFACT_CALFACT_D_4 4314,284365
#define ADC_CALFACT_CALFACT_D_5 4315,284464
#define ADC_CALFACT_CALFACT_D_6 4316,284563
#define ADC_OR_OP0_Pos 4319,284743
#define ADC_OR_OP0_Msk 4320,284778
#define ADC_OR_OP0 4321,284877
#define ADC_OR_OP1_Pos 4322,284982
#define ADC_OR_OP1_Msk 4323,285017
#define ADC_OR_OP1 4324,285116
#define ADC_CSR_ADRDY_MST_Pos 4328,285387
#define ADC_CSR_ADRDY_MST_Msk 4329,285432
#define ADC_CSR_ADRDY_MST 4330,285531
#define ADC_CSR_EOSMP_MST_Pos 4331,285651
#define ADC_CSR_EOSMP_MST_Msk 4332,285696
#define ADC_CSR_EOSMP_MST 4333,285795
#define ADC_CSR_EOC_MST_Pos 4334,285939
#define ADC_CSR_EOC_MST_Msk 4335,285984
#define ADC_CSR_EOC_MST 4336,286083
#define ADC_CSR_EOS_MST_Pos 4337,286237
#define ADC_CSR_EOS_MST_Msk 4338,286282
#define ADC_CSR_EOS_MST 4339,286381
#define ADC_CSR_OVR_MST_Pos 4340,286537
#define ADC_CSR_OVR_MST_Msk 4341,286582
#define ADC_CSR_OVR_MST 4342,286681
#define ADC_CSR_JEOC_MST_Pos 4343,286817
#define ADC_CSR_JEOC_MST_Msk 4344,286862
#define ADC_CSR_JEOC_MST 4345,286961
#define ADC_CSR_JEOS_MST_Pos 4346,287116
#define ADC_CSR_JEOS_MST_Msk 4347,287161
#define ADC_CSR_JEOS_MST 4348,287260
#define ADC_CSR_AWD1_MST_Pos 4349,287417
#define ADC_CSR_AWD1_MST_Msk 4350,287462
#define ADC_CSR_AWD1_MST 4351,287561
#define ADC_CSR_AWD2_MST_Pos 4352,287693
#define ADC_CSR_AWD2_MST_Msk 4353,287738
#define ADC_CSR_AWD2_MST 4354,287837
#define ADC_CSR_AWD3_MST_Pos 4355,287969
#define ADC_CSR_AWD3_MST_Msk 4356,288014
#define ADC_CSR_AWD3_MST 4357,288113
#define ADC_CSR_JQOVF_MST_Pos 4358,288245
#define ADC_CSR_JQOVF_MST_Msk 4359,288291
#define ADC_CSR_JQOVF_MST 4360,288390
#define ADC_CSR_ADRDY_SLV_Pos 4362,288545
#define ADC_CSR_ADRDY_SLV_Msk 4363,288591
#define ADC_CSR_ADRDY_SLV 4364,288690
#define ADC_CSR_EOSMP_SLV_Pos 4365,288809
#define ADC_CSR_EOSMP_SLV_Msk 4366,288855
#define ADC_CSR_EOSMP_SLV 4367,288954
#define ADC_CSR_EOC_SLV_Pos 4368,289097
#define ADC_CSR_EOC_SLV_Msk 4369,289143
#define ADC_CSR_EOC_SLV 4370,289242
#define ADC_CSR_EOS_SLV_Pos 4371,289395
#define ADC_CSR_EOS_SLV_Msk 4372,289441
#define ADC_CSR_EOS_SLV 4373,289540
#define ADC_CSR_OVR_SLV_Pos 4374,289695
#define ADC_CSR_OVR_SLV_Msk 4375,289741
#define ADC_CSR_OVR_SLV 4376,289840
#define ADC_CSR_JEOC_SLV_Pos 4377,289975
#define ADC_CSR_JEOC_SLV_Msk 4378,290021
#define ADC_CSR_JEOC_SLV 4379,290120
#define ADC_CSR_JEOS_SLV_Pos 4380,290274
#define ADC_CSR_JEOS_SLV_Msk 4381,290320
#define ADC_CSR_JEOS_SLV 4382,290419
#define ADC_CSR_AWD1_SLV_Pos 4383,290575
#define ADC_CSR_AWD1_SLV_Msk 4384,290621
#define ADC_CSR_AWD1_SLV 4385,290720
#define ADC_CSR_AWD2_SLV_Pos 4386,290851
#define ADC_CSR_AWD2_SLV_Msk 4387,290897
#define ADC_CSR_AWD2_SLV 4388,290996
#define ADC_CSR_AWD3_SLV_Pos 4389,291127
#define ADC_CSR_AWD3_SLV_Msk 4390,291173
#define ADC_CSR_AWD3_SLV 4391,291272
#define ADC_CSR_JQOVF_SLV_Pos 4392,291403
#define ADC_CSR_JQOVF_SLV_Msk 4393,291449
#define ADC_CSR_JQOVF_SLV 4394,291548
#define ADC_CCR_DUAL_Pos 4397,291784
#define ADC_CCR_DUAL_Msk 4398,291829
#define ADC_CCR_DUAL 4399,291928
#define ADC_CCR_DUAL_0 4400,292045
#define ADC_CCR_DUAL_1 4401,292144
#define ADC_CCR_DUAL_2 4402,292243
#define ADC_CCR_DUAL_3 4403,292342
#define ADC_CCR_DUAL_4 4404,292441
#define ADC_CCR_DELAY_Pos 4406,292542
#define ADC_CCR_DELAY_Msk 4407,292587
#define ADC_CCR_DELAY 4408,292686
#define ADC_CCR_DELAY_0 4409,292820
#define ADC_CCR_DELAY_1 4410,292919
#define ADC_CCR_DELAY_2 4411,293018
#define ADC_CCR_DELAY_3 4412,293117
#define ADC_CCR_DMACFG_Pos 4414,293218
#define ADC_CCR_DMACFG_Msk 4415,293264
#define ADC_CCR_DMACFG 4416,293363
#define ADC_CCR_MDMA_Pos 4418,293494
#define ADC_CCR_MDMA_Msk 4419,293540
#define ADC_CCR_MDMA 4420,293639
#define ADC_CCR_MDMA_0 4421,293761
#define ADC_CCR_MDMA_1 4422,293860
#define ADC_CCR_CKMODE_Pos 4424,293961
#define ADC_CCR_CKMODE_Msk 4425,294007
#define ADC_CCR_CKMODE 4426,294106
#define ADC_CCR_CKMODE_0 4427,294278
#define ADC_CCR_CKMODE_1 4428,294377
#define ADC_CCR_PRESC_Pos 4430,294478
#define ADC_CCR_PRESC_Msk 4431,294524
#define ADC_CCR_PRESC 4432,294623
#define ADC_CCR_PRESC_0 4433,294774
#define ADC_CCR_PRESC_1 4434,294873
#define ADC_CCR_PRESC_2 4435,294972
#define ADC_CCR_PRESC_3 4436,295071
#define ADC_CCR_VREFEN_Pos 4438,295172
#define ADC_CCR_VREFEN_Msk 4439,295218
#define ADC_CCR_VREFEN 4440,295317
#define ADC_CCR_TSEN_Pos 4441,295441
#define ADC_CCR_TSEN_Msk 4442,295487
#define ADC_CCR_TSEN 4443,295586
#define ADC_CCR_VBATEN_Pos 4444,295721
#define ADC_CCR_VBATEN_Msk 4445,295767
#define ADC_CCR_VBATEN 4446,295866
#define ADC_CDR_RDATA_MST_Pos 4449,296082
#define ADC_CDR_RDATA_MST_Msk 4450,296127
#define ADC_CDR_RDATA_MST 4451,296226
#define ADC_CDR_RDATA_SLV_Pos 4453,296367
#define ADC_CDR_RDATA_SLV_Msk 4454,296413
#define ADC_CDR_RDATA_SLV 4455,296512
#define CORDIC_CSR_FUNC_Pos 4464,297146
#define CORDIC_CSR_FUNC_Msk 4465,297196
#define CORDIC_CSR_FUNC 4466,297300
#define CORDIC_CSR_FUNC_0 4467,297402
#define CORDIC_CSR_FUNC_1 4468,297506
#define CORDIC_CSR_FUNC_2 4469,297610
#define CORDIC_CSR_FUNC_3 4470,297714
#define CORDIC_CSR_PRECISION_Pos 4471,297818
#define CORDIC_CSR_PRECISION_Msk 4472,297868
#define CORDIC_CSR_PRECISION 4473,297972
#define CORDIC_CSR_PRECISION_0 4474,298075
#define CORDIC_CSR_PRECISION_1 4475,298179
#define CORDIC_CSR_PRECISION_2 4476,298283
#define CORDIC_CSR_PRECISION_3 4477,298387
#define CORDIC_CSR_SCALE_Pos 4478,298491
#define CORDIC_CSR_SCALE_Msk 4479,298541
#define CORDIC_CSR_SCALE 4480,298645
#define CORDIC_CSR_SCALE_0 4481,298753
#define CORDIC_CSR_SCALE_1 4482,298857
#define CORDIC_CSR_SCALE_2 4483,298961
#define CORDIC_CSR_IEN_Pos 4484,299065
#define CORDIC_CSR_IEN_Msk 4485,299116
#define CORDIC_CSR_IEN 4486,299220
#define CORDIC_CSR_DMAREN_Pos 4487,299330
#define CORDIC_CSR_DMAREN_Msk 4488,299381
#define CORDIC_CSR_DMAREN 4489,299485
#define CORDIC_CSR_DMAWEN_Pos 4490,299602
#define CORDIC_CSR_DMAWEN_Msk 4491,299653
#define CORDIC_CSR_DMAWEN 4492,299757
#define CORDIC_CSR_NRES_Pos 4493,299875
#define CORDIC_CSR_NRES_Msk 4494,299926
#define CORDIC_CSR_NRES 4495,300030
#define CORDIC_CSR_NARGS_Pos 4496,300159
#define CORDIC_CSR_NARGS_Msk 4497,300210
#define CORDIC_CSR_NARGS 4498,300314
#define CORDIC_CSR_RESSIZE_Pos 4499,300445
#define CORDIC_CSR_RESSIZE_Msk 4500,300496
#define CORDIC_CSR_RESSIZE 4501,300600
#define CORDIC_CSR_ARGSIZE_Pos 4502,300714
#define CORDIC_CSR_ARGSIZE_Msk 4503,300765
#define CORDIC_CSR_ARGSIZE 4504,300869
#define CORDIC_CSR_RRDY_Pos 4505,300982
#define CORDIC_CSR_RRDY_Msk 4506,301033
#define CORDIC_CSR_RRDY 4507,301137
#define CORDIC_WDATA_ARG_Pos 4510,301332
#define CORDIC_WDATA_ARG_Msk 4511,301382
#define CORDIC_WDATA_ARG 4512,301486
#define CORDIC_RDATA_RES_Pos 4515,301678
#define CORDIC_RDATA_RES_Msk 4516,301728
#define CORDIC_RDATA_RES 4517,301832
#define CRC_DR_DR_Pos 4525,302433
#define CRC_DR_DR_Msk 4526,302483
#define CRC_DR_DR 4527,302587
#define CRC_IDR_IDR_Pos 4530,302783
#define CRC_IDR_IDR_Msk 4531,302833
#define CRC_IDR_IDR 4532,302937
#define CRC_CR_RESET_Pos 4535,303157
#define CRC_CR_RESET_Msk 4536,303207
#define CRC_CR_RESET 4537,303311
#define CRC_CR_POLYSIZE_Pos 4538,303439
#define CRC_CR_POLYSIZE_Msk 4539,303489
#define CRC_CR_POLYSIZE 4540,303593
#define CRC_CR_POLYSIZE_0 4541,303707
#define CRC_CR_POLYSIZE_1 4542,303811
#define CRC_CR_REV_IN_Pos 4543,303915
#define CRC_CR_REV_IN_Msk 4544,303965
#define CRC_CR_REV_IN 4545,304069
#define CRC_CR_REV_IN_0 4546,304193
#define CRC_CR_REV_IN_1 4547,304297
#define CRC_CR_REV_OUT_Pos 4548,304401
#define CRC_CR_REV_OUT_Msk 4549,304451
#define CRC_CR_REV_OUT 4550,304555
#define CRC_INIT_INIT_Pos 4553,304765
#define CRC_INIT_INIT_Msk 4554,304815
#define CRC_INIT_INIT 4555,304919
#define CRC_POL_POL_Pos 4558,305119
#define CRC_POL_POL_Msk 4559,305169
#define CRC_POL_POL 4560,305273
#define CRS_CR_SYNCOKIE_Pos 4568,305811
#define CRS_CR_SYNCOKIE_Msk 4569,305861
#define CRS_CR_SYNCOKIE 4570,305965
#define CRS_CR_SYNCWARNIE_Pos 4571,306089
#define CRS_CR_SYNCWARNIE_Msk 4572,306139
#define CRS_CR_SYNCWARNIE 4573,306243
#define CRS_CR_ERRIE_Pos 4574,306366
#define CRS_CR_ERRIE_Msk 4575,306416
#define CRS_CR_ERRIE 4576,306520
#define CRS_CR_ESYNCIE_Pos 4577,306659
#define CRS_CR_ESYNCIE_Msk 4578,306709
#define CRS_CR_ESYNCIE 4579,306813
#define CRS_CR_CEN_Pos 4580,306937
#define CRS_CR_CEN_Msk 4581,306987
#define CRS_CR_CEN 4582,307091
#define CRS_CR_AUTOTRIMEN_Pos 4583,307215
#define CRS_CR_AUTOTRIMEN_Msk 4584,307265
#define CRS_CR_AUTOTRIMEN 4585,307369
#define CRS_CR_SWSYNC_Pos 4586,307488
#define CRS_CR_SWSYNC_Msk 4587,307538
#define CRS_CR_SWSYNC 4588,307642
#define CRS_CR_TRIM_Pos 4589,307764
#define CRS_CR_TRIM_Msk 4590,307814
#define CRS_CR_TRIM 4591,307918
#define CRS_CFGR_RELOAD_Pos 4594,308130
#define CRS_CFGR_RELOAD_Msk 4595,308180
#define CRS_CFGR_RELOAD 4596,308284
#define CRS_CFGR_FELIM_Pos 4597,308398
#define CRS_CFGR_FELIM_Msk 4598,308449
#define CRS_CFGR_FELIM 4599,308553
#define CRS_CFGR_SYNCDIV_Pos 4600,308668
#define CRS_CFGR_SYNCDIV_Msk 4601,308719
#define CRS_CFGR_SYNCDIV 4602,308823
#define CRS_CFGR_SYNCDIV_0 4603,308929
#define CRS_CFGR_SYNCDIV_1 4604,309033
#define CRS_CFGR_SYNCDIV_2 4605,309137
#define CRS_CFGR_SYNCSRC_Pos 4606,309241
#define CRS_CFGR_SYNCSRC_Msk 4607,309292
#define CRS_CFGR_SYNCSRC 4608,309396
#define CRS_CFGR_SYNCSRC_0 4609,309518
#define CRS_CFGR_SYNCSRC_1 4610,309622
#define CRS_CFGR_SYNCPOL_Pos 4611,309726
#define CRS_CFGR_SYNCPOL_Msk 4612,309777
#define CRS_CFGR_SYNCPOL 4613,309881
#define CRS_ISR_SYNCOKF_Pos 4616,310083
#define CRS_ISR_SYNCOKF_Msk 4617,310133
#define CRS_ISR_SYNCOKF 4618,310237
#define CRS_ISR_SYNCWARNF_Pos 4619,310349
#define CRS_ISR_SYNCWARNF_Msk 4620,310399
#define CRS_ISR_SYNCWARNF 4621,310503
#define CRS_ISR_ERRF_Pos 4622,310614
#define CRS_ISR_ERRF_Msk 4623,310664
#define CRS_ISR_ERRF 4624,310768
#define CRS_ISR_ESYNCF_Pos 4625,310872
#define CRS_ISR_ESYNCF_Msk 4626,310922
#define CRS_ISR_ESYNCF 4627,311026
#define CRS_ISR_SYNCERR_Pos 4628,311138
#define CRS_ISR_SYNCERR_Msk 4629,311188
#define CRS_ISR_SYNCERR 4630,311292
#define CRS_ISR_SYNCMISS_Pos 4631,311396
#define CRS_ISR_SYNCMISS_Msk 4632,311446
#define CRS_ISR_SYNCMISS 4633,311550
#define CRS_ISR_TRIMOVF_Pos 4634,311655
#define CRS_ISR_TRIMOVF_Msk 4635,311706
#define CRS_ISR_TRIMOVF 4636,311810
#define CRS_ISR_FEDIR_Pos 4637,311934
#define CRS_ISR_FEDIR_Msk 4638,311985
#define CRS_ISR_FEDIR 4639,312089
#define CRS_ISR_FECAP_Pos 4640,312208
#define CRS_ISR_FECAP_Msk 4641,312259
#define CRS_ISR_FECAP 4642,312363
#define CRS_ICR_SYNCOKC_Pos 4645,312565
#define CRS_ICR_SYNCOKC_Msk 4646,312615
#define CRS_ICR_SYNCOKC 4647,312719
#define CRS_ICR_SYNCWARNC_Pos 4648,312837
#define CRS_ICR_SYNCWARNC_Msk 4649,312887
#define CRS_ICR_SYNCWARNC 4650,312991
#define CRS_ICR_ERRC_Pos 4651,313108
#define CRS_ICR_ERRC_Msk 4652,313158
#define CRS_ICR_ERRC 4653,313262
#define CRS_ICR_ESYNCC_Pos 4654,313372
#define CRS_ICR_ESYNCC_Msk 4655,313422
#define CRS_ICR_ESYNCC 4656,313526
#define RNG_CR_RNGEN_Pos 4665,314140
#define RNG_CR_RNGEN_Msk 4666,314190
#define RNG_CR_RNGEN 4667,314294
#define RNG_CR_IE_Pos 4668,314356
#define RNG_CR_IE_Msk 4669,314406
#define RNG_CR_IE 4670,314510
#define RNG_CR_CED_Pos 4671,314569
#define RNG_CR_CED_Msk 4672,314619
#define RNG_CR_CED 4673,314723
#define RNG_CR_ARDIS_Pos 4674,314783
#define RNG_CR_ARDIS_Msk 4675,314833
#define RNG_CR_ARDIS 4676,314906
#define RNG_CR_RNG_CONFIG3_Pos 4677,314968
#define RNG_CR_RNG_CONFIG3_Msk 4678,315018
#define RNG_CR_RNG_CONFIG3 4679,315097
#define RNG_CR_NISTC_Pos 4680,315165
#define RNG_CR_NISTC_Msk 4681,315216
#define RNG_CR_NISTC 4682,315289
#define RNG_CR_RNG_CONFIG2_Pos 4683,315351
#define RNG_CR_RNG_CONFIG2_Msk 4684,315402
#define RNG_CR_RNG_CONFIG2 4685,315481
#define RNG_CR_CLKDIV_Pos 4686,315549
#define RNG_CR_CLKDIV_Msk 4687,315600
#define RNG_CR_CLKDIV 4688,315674
#define RNG_CR_CLKDIV_0 4689,315737
#define RNG_CR_CLKDIV_1 4690,315841
#define RNG_CR_CLKDIV_2 4691,315945
#define RNG_CR_CLKDIV_3 4692,316049
#define RNG_CR_RNG_CONFIG1_Pos 4693,316153
#define RNG_CR_RNG_CONFIG1_Msk 4694,316204
#define RNG_CR_RNG_CONFIG1 4695,316284
#define RNG_CR_CONDRST_Pos 4696,316352
#define RNG_CR_CONDRST_Msk 4697,316403
#define RNG_CR_CONDRST 4698,316478
#define RNG_CR_CONFIGLOCK_Pos 4699,316542
#define RNG_CR_CONFIGLOCK_Msk 4700,316593
#define RNG_CR_CONFIGLOCK 4701,316671
#define RNG_SR_DRDY_Pos 4704,316822
#define RNG_SR_DRDY_Msk 4705,316872
#define RNG_SR_DRDY 4706,316976
#define RNG_SR_CECS_Pos 4707,317037
#define RNG_SR_CECS_Msk 4708,317087
#define RNG_SR_CECS 4709,317191
#define RNG_SR_SECS_Pos 4710,317252
#define RNG_SR_SECS_Msk 4711,317302
#define RNG_SR_SECS 4712,317406
#define RNG_SR_CEIS_Pos 4713,317467
#define RNG_SR_CEIS_Msk 4714,317517
#define RNG_SR_CEIS 4715,317621
#define RNG_SR_SEIS_Pos 4716,317682
#define RNG_SR_SEIS_Msk 4717,317732
#define RNG_SR_SEIS 4718,317836
#define RNG_NSCR_EN_OSC1_Pos 4721,317983
#define RNG_NSCR_EN_OSC1_Msk 4722,318033
#define RNG_NSCR_EN_OSC1 4723,318137
#define RNG_NSCR_EN_OSC2_Pos 4724,318203
#define RNG_NSCR_EN_OSC2_Msk 4725,318253
#define RNG_NSCR_EN_OSC2 4726,318357
#define RNG_NSCR_EN_OSC3_Pos 4727,318423
#define RNG_NSCR_EN_OSC3_Msk 4728,318473
#define RNG_NSCR_EN_OSC3 4729,318577
#define RNG_NSCR_EN_OSC4_Pos 4730,318643
#define RNG_NSCR_EN_OSC4_Msk 4731,318693
#define RNG_NSCR_EN_OSC4 4732,318797
#define RNG_NSCR_EN_OSC5_Pos 4733,318863
#define RNG_NSCR_EN_OSC5_Msk 4734,318914
#define RNG_NSCR_EN_OSC5 4735,319018
#define RNG_NSCR_EN_OSC6_Pos 4736,319084
#define RNG_NSCR_EN_OSC6_Msk 4737,319135
#define RNG_NSCR_EN_OSC6 4738,319239
#define RNG_HTCR_HTCFG_Pos 4741,319391
#define RNG_HTCR_HTCFG_Msk 4742,319441
#define RNG_HTCR_HTCFG 4743,319545
#define RNG_CR_NIST_VALUE 4746,319695
#define RNG_HTCR_NIST_VALUE 4747,319754
#define RNG_NSCR_NIST_VALUE 4748,319809
#define DAC_CHANNEL2_SUPPORT 4755,320277
#define DAC_CR_EN1_Pos 4758,320526
#define DAC_CR_EN1_Msk 4759,320576
#define DAC_CR_EN1 4760,320680
#define DAC_CR_TEN1_Pos 4761,320792
#define DAC_CR_TEN1_Msk 4762,320842
#define DAC_CR_TEN1 4763,320946
#define DAC_CR_TSEL1_Pos 4764,321066
#define DAC_CR_TSEL1_Msk 4765,321116
#define DAC_CR_TSEL1 4766,321220
#define DAC_CR_TSEL1_0 4767,321356
#define DAC_CR_TSEL1_1 4768,321460
#define DAC_CR_TSEL1_2 4769,321564
#define DAC_CR_TSEL1_3 4770,321668
#define DAC_CR_WAVE1_Pos 4771,321772
#define DAC_CR_WAVE1_Msk 4772,321822
#define DAC_CR_WAVE1 4773,321926
#define DAC_CR_WAVE1_0 4774,322082
#define DAC_CR_WAVE1_1 4775,322186
#define DAC_CR_MAMP1_Pos 4776,322290
#define DAC_CR_MAMP1_Msk 4777,322340
#define DAC_CR_MAMP1 4778,322444
#define DAC_CR_MAMP1_0 4779,322586
#define DAC_CR_MAMP1_1 4780,322690
#define DAC_CR_MAMP1_2 4781,322794
#define DAC_CR_MAMP1_3 4782,322898
#define DAC_CR_DMAEN1_Pos 4783,323002
#define DAC_CR_DMAEN1_Msk 4784,323053
#define DAC_CR_DMAEN1 4785,323157
#define DAC_CR_DMAUDRIE1_Pos 4786,323273
#define DAC_CR_DMAUDRIE1_Msk 4787,323324
#define DAC_CR_DMAUDRIE1 4788,323428
#define DAC_CR_CEN1_Pos 4789,323566
#define DAC_CR_CEN1_Msk 4790,323617
#define DAC_CR_CEN1 4791,323721
#define DAC_CR_EN2_Pos 4792,323847
#define DAC_CR_EN2_Msk 4793,323898
#define DAC_CR_EN2 4794,324002
#define DAC_CR_TEN2_Pos 4795,324114
#define DAC_CR_TEN2_Msk 4796,324165
#define DAC_CR_TEN2 4797,324269
#define DAC_CR_TSEL2_Pos 4798,324389
#define DAC_CR_TSEL2_Msk 4799,324440
#define DAC_CR_TSEL2 4800,324544
#define DAC_CR_TSEL2_0 4801,324680
#define DAC_CR_TSEL2_1 4802,324784
#define DAC_CR_TSEL2_2 4803,324888
#define DAC_CR_TSEL2_3 4804,324992
#define DAC_CR_WAVE2_Pos 4805,325096
#define DAC_CR_WAVE2_Msk 4806,325147
#define DAC_CR_WAVE2 4807,325251
#define DAC_CR_WAVE2_0 4808,325407
#define DAC_CR_WAVE2_1 4809,325511
#define DAC_CR_MAMP2_Pos 4810,325615
#define DAC_CR_MAMP2_Msk 4811,325666
#define DAC_CR_MAMP2 4812,325770
#define DAC_CR_MAMP2_0 4813,325912
#define DAC_CR_MAMP2_1 4814,326016
#define DAC_CR_MAMP2_2 4815,326120
#define DAC_CR_MAMP2_3 4816,326224
#define DAC_CR_DMAEN2_Pos 4817,326328
#define DAC_CR_DMAEN2_Msk 4818,326379
#define DAC_CR_DMAEN2 4819,326483
#define DAC_CR_DMAUDRIE2_Pos 4820,326600
#define DAC_CR_DMAUDRIE2_Msk 4821,326651
#define DAC_CR_DMAUDRIE2 4822,326755
#define DAC_CR_CEN2_Pos 4823,326892
#define DAC_CR_CEN2_Msk 4824,326943
#define DAC_CR_CEN2 4825,327047
#define DAC_SWTRIGR_SWTRIG1_Pos 4828,327256
#define DAC_SWTRIGR_SWTRIG1_Msk 4829,327306
#define DAC_SWTRIGR_SWTRIG1 4830,327410
#define DAC_SWTRIGR_SWTRIG2_Pos 4831,327532
#define DAC_SWTRIGR_SWTRIG2_Msk 4832,327582
#define DAC_SWTRIGR_SWTRIG2 4833,327686
#define DAC_SWTRIGR_SWTRIGB1_Pos 4834,327808
#define DAC_SWTRIGR_SWTRIGB1_Msk 4835,327859
#define DAC_SWTRIGR_SWTRIGB1 4836,327963
#define DAC_SWTRIGR_SWTRIGB2_Pos 4837,328087
#define DAC_SWTRIGR_SWTRIGB2_Msk 4838,328138
#define DAC_SWTRIGR_SWTRIGB2 4839,328242
#define DAC_DHR12R1_DACC1DHR_Pos 4842,328450
#define DAC_DHR12R1_DACC1DHR_Msk 4843,328500
#define DAC_DHR12R1_DACC1DHR 4844,328604
#define DAC_DHR12R1_DACC1DHRB_Pos 4845,328735
#define DAC_DHR12R1_DACC1DHRB_Msk 4846,328786
#define DAC_DHR12R1_DACC1DHRB 4847,328890
#define DAC_DHR12L1_DACC1DHR_Pos 4850,329107
#define DAC_DHR12L1_DACC1DHR_Msk 4851,329157
#define DAC_DHR12L1_DACC1DHR 4852,329261
#define DAC_DHR12L1_DACC1DHRB_Pos 4853,329391
#define DAC_DHR12L1_DACC1DHRB_Msk 4854,329442
#define DAC_DHR12L1_DACC1DHRB 4855,329546
#define DAC_DHR8R1_DACC1DHR_Pos 4858,329762
#define DAC_DHR8R1_DACC1DHR_Msk 4859,329812
#define DAC_DHR8R1_DACC1DHR 4860,329916
#define DAC_DHR8R1_DACC1DHRB_Pos 4861,330046
#define DAC_DHR8R1_DACC1DHRB_Msk 4862,330096
#define DAC_DHR8R1_DACC1DHRB 4863,330200
#define DAC_DHR12R2_DACC2DHR_Pos 4866,330416
#define DAC_DHR12R2_DACC2DHR_Msk 4867,330466
#define DAC_DHR12R2_DACC2DHR 4868,330570
#define DAC_DHR12R2_DACC2DHRB_Pos 4869,330701
#define DAC_DHR12R2_DACC2DHRB_Msk 4870,330752
#define DAC_DHR12R2_DACC2DHRB 4871,330856
#define DAC_DHR12L2_DACC2DHR_Pos 4874,331073
#define DAC_DHR12L2_DACC2DHR_Msk 4875,331123
#define DAC_DHR12L2_DACC2DHR 4876,331227
#define DAC_DHR12L2_DACC2DHRB_Pos 4877,331357
#define DAC_DHR12L2_DACC2DHRB_Msk 4878,331408
#define DAC_DHR12L2_DACC2DHRB 4879,331512
#define DAC_DHR8R2_DACC2DHR_Pos 4882,331728
#define DAC_DHR8R2_DACC2DHR_Msk 4883,331778
#define DAC_DHR8R2_DACC2DHR 4884,331882
#define DAC_DHR8R2_DACC2DHRB_Pos 4885,332012
#define DAC_DHR8R2_DACC2DHRB_Msk 4886,332062
#define DAC_DHR8R2_DACC2DHRB 4887,332166
#define DAC_DHR12RD_DACC1DHR_Pos 4890,332382
#define DAC_DHR12RD_DACC1DHR_Msk 4891,332432
#define DAC_DHR12RD_DACC1DHR 4892,332536
#define DAC_DHR12RD_DACC2DHR_Pos 4893,332667
#define DAC_DHR12RD_DACC2DHR_Msk 4894,332718
#define DAC_DHR12RD_DACC2DHR 4895,332822
#define DAC_DHR12LD_DACC1DHR_Pos 4898,333037
#define DAC_DHR12LD_DACC1DHR_Msk 4899,333087
#define DAC_DHR12LD_DACC1DHR 4900,333191
#define DAC_DHR12LD_DACC2DHR_Pos 4901,333321
#define DAC_DHR12LD_DACC2DHR_Msk 4902,333372
#define DAC_DHR12LD_DACC2DHR 4903,333476
#define DAC_DHR8RD_DACC1DHR_Pos 4906,333690
#define DAC_DHR8RD_DACC1DHR_Msk 4907,333740
#define DAC_DHR8RD_DACC1DHR 4908,333844
#define DAC_DHR8RD_DACC2DHR_Pos 4909,333974
#define DAC_DHR8RD_DACC2DHR_Msk 4910,334024
#define DAC_DHR8RD_DACC2DHR 4911,334128
#define DAC_DOR1_DACC1DOR_Pos 4914,334342
#define DAC_DOR1_DACC1DOR_Msk 4915,334392
#define DAC_DOR1_DACC1DOR 4916,334496
#define DAC_DOR1_DACC1DORB_Pos 4917,334613
#define DAC_DOR1_DACC1DORB_Msk 4918,334664
#define DAC_DOR1_DACC1DORB 4919,334768
#define DAC_DOR2_DACC2DOR_Pos 4922,334971
#define DAC_DOR2_DACC2DOR_Msk 4923,335021
#define DAC_DOR2_DACC2DOR 4924,335125
#define DAC_DOR2_DACC2DORB_Pos 4925,335242
#define DAC_DOR2_DACC2DORB_Msk 4926,335293
#define DAC_DOR2_DACC2DORB 4927,335397
#define DAC_SR_DAC1RDY_Pos 4930,335600
#define DAC_SR_DAC1RDY_Msk 4931,335651
#define DAC_SR_DAC1RDY 4932,335755
#define DAC_SR_DORSTAT1_Pos 4933,335878
#define DAC_SR_DORSTAT1_Msk 4934,335929
#define DAC_SR_DORSTAT1 4935,336033
#define DAC_SR_DMAUDR1_Pos 4936,336166
#define DAC_SR_DMAUDR1_Msk 4937,336217
#define DAC_SR_DMAUDR1 4938,336321
#define DAC_SR_CAL_FLAG1_Pos 4939,336444
#define DAC_SR_CAL_FLAG1_Msk 4940,336495
#define DAC_SR_CAL_FLAG1 4941,336599
#define DAC_SR_BWST1_Pos 4942,336730
#define DAC_SR_BWST1_Msk 4943,336781
#define DAC_SR_BWST1 4944,336885
#define DAC_SR_DAC2RDY_Pos 4946,337022
#define DAC_SR_DAC2RDY_Msk 4947,337073
#define DAC_SR_DAC2RDY 4948,337177
#define DAC_SR_DORSTAT2_Pos 4949,337300
#define DAC_SR_DORSTAT2_Msk 4950,337351
#define DAC_SR_DORSTAT2 4951,337455
#define DAC_SR_DMAUDR2_Pos 4952,337588
#define DAC_SR_DMAUDR2_Msk 4953,337639
#define DAC_SR_DMAUDR2 4954,337743
#define DAC_SR_CAL_FLAG2_Pos 4955,337866
#define DAC_SR_CAL_FLAG2_Msk 4956,337917
#define DAC_SR_CAL_FLAG2 4957,338021
#define DAC_SR_BWST2_Pos 4958,338152
#define DAC_SR_BWST2_Msk 4959,338203
#define DAC_SR_BWST2 4960,338307
#define DAC_CCR_OTRIM1_Pos 4963,338526
#define DAC_CCR_OTRIM1_Msk 4964,338576
#define DAC_CCR_OTRIM1 4965,338680
#define DAC_CCR_OTRIM2_Pos 4966,338807
#define DAC_CCR_OTRIM2_Msk 4967,338858
#define DAC_CCR_OTRIM2 4968,338962
#define DAC_MCR_MODE1_Pos 4971,339172
#define DAC_MCR_MODE1_Msk 4972,339222
#define DAC_MCR_MODE1 4973,339326
#define DAC_MCR_MODE1_0 4974,339449
#define DAC_MCR_MODE1_1 4975,339553
#define DAC_MCR_MODE1_2 4976,339657
#define DAC_MCR_DMADOUBLE1_Pos 4977,339761
#define DAC_MCR_DMADOUBLE1_Msk 4978,339811
#define DAC_MCR_DMADOUBLE1 4979,339915
#define DAC_MCR_SINFORMAT1_Pos 4980,340042
#define DAC_MCR_SINFORMAT1_Msk 4981,340092
#define DAC_MCR_SINFORMAT1 4982,340196
#define DAC_MCR_HFSEL_Pos 4983,340323
#define DAC_MCR_HFSEL_Msk 4984,340374
#define DAC_MCR_HFSEL 4985,340478
#define DAC_MCR_HFSEL_0 4986,340623
#define DAC_MCR_HFSEL_1 4987,340727
#define DAC_MCR_MODE2_Pos 4988,340831
#define DAC_MCR_MODE2_Msk 4989,340882
#define DAC_MCR_MODE2 4990,340986
#define DAC_MCR_MODE2_0 4991,341109
#define DAC_MCR_MODE2_1 4992,341213
#define DAC_MCR_MODE2_2 4993,341317
#define DAC_MCR_DMADOUBLE2_Pos 4994,341421
#define DAC_MCR_DMADOUBLE2_Msk 4995,341472
#define DAC_MCR_DMADOUBLE2 4996,341576
#define DAC_MCR_SINFORMAT2_Pos 4997,341703
#define DAC_MCR_SINFORMAT2_Msk 4998,341754
#define DAC_MCR_SINFORMAT2 4999,341858
#define DAC_SHSR1_TSAMPLE1_Pos 5002,342068
#define DAC_SHSR1_TSAMPLE1_Msk 5003,342118
#define DAC_SHSR1_TSAMPLE1 5004,342222
#define DAC_SHSR2_TSAMPLE2_Pos 5007,342422
#define DAC_SHSR2_TSAMPLE2_Msk 5008,342472
#define DAC_SHSR2_TSAMPLE2 5009,342576
#define DAC_SHHR_THOLD1_Pos 5012,342775
#define DAC_SHHR_THOLD1_Msk 5013,342825
#define DAC_SHHR_THOLD1 5014,342929
#define DAC_SHHR_THOLD2_Pos 5015,343044
#define DAC_SHHR_THOLD2_Msk 5016,343095
#define DAC_SHHR_THOLD2 5017,343199
#define DAC_SHRR_TREFRESH1_Pos 5020,343396
#define DAC_SHRR_TREFRESH1_Msk 5021,343446
#define DAC_SHRR_TREFRESH1 5022,343550
#define DAC_SHRR_TREFRESH2_Pos 5023,343668
#define DAC_SHRR_TREFRESH2_Msk 5024,343719
#define DAC_SHRR_TREFRESH2 5025,343823
#define DAC_AUTOCR_AUTOMODE_Pos 5028,344025
#define DAC_AUTOCR_AUTOMODE_Msk 5029,344076
#define DAC_AUTOCR_AUTOMODE 5030,344180
#define HASH_CR_INIT_Pos 5039,344783
#define HASH_CR_INIT_Msk 5040,344833
#define HASH_CR_INIT 5041,344937
#define HASH_CR_DMAE_Pos 5042,344999
#define HASH_CR_DMAE_Msk 5043,345049
#define HASH_CR_DMAE 5044,345153
#define HASH_CR_DATATYPE_Pos 5045,345215
#define HASH_CR_DATATYPE_Msk 5046,345265
#define HASH_CR_DATATYPE 5047,345369
#define HASH_CR_DATATYPE_0 5048,345435
#define HASH_CR_DATATYPE_1 5049,345539
#define HASH_CR_MODE_Pos 5050,345643
#define HASH_CR_MODE_Msk 5051,345693
#define HASH_CR_MODE 5052,345797
#define HASH_CR_NBW_Pos 5053,345859
#define HASH_CR_NBW_Msk 5054,345909
#define HASH_CR_NBW 5055,346013
#define HASH_CR_NBW_0 5056,346074
#define HASH_CR_NBW_1 5057,346178
#define HASH_CR_NBW_2 5058,346282
#define HASH_CR_NBW_3 5059,346386
#define HASH_CR_DINNE_Pos 5060,346490
#define HASH_CR_DINNE_Msk 5061,346541
#define HASH_CR_DINNE 5062,346645
#define HASH_CR_MDMAT_Pos 5063,346708
#define HASH_CR_MDMAT_Msk 5064,346759
#define HASH_CR_MDMAT 5065,346863
#define HASH_CR_LKEY_Pos 5066,346926
#define HASH_CR_LKEY_Msk 5067,346977
#define HASH_CR_LKEY 5068,347081
#define HASH_CR_ALGO_Pos 5069,347143
#define HASH_CR_ALGO_Msk 5070,347194
#define HASH_CR_ALGO 5071,347298
#define HASH_CR_ALGO_0 5072,347360
#define HASH_CR_ALGO_1 5073,347464
#define HASH_CR_ALGO_2 5074,347568
#define HASH_CR_ALGO_3 5075,347672
#define HASH_STR_NBLW_Pos 5078,347860
#define HASH_STR_NBLW_Msk 5079,347910
#define HASH_STR_NBLW 5080,348014
#define HASH_STR_NBLW_0 5081,348077
#define HASH_STR_NBLW_1 5082,348181
#define HASH_STR_NBLW_2 5083,348285
#define HASH_STR_NBLW_3 5084,348389
#define HASH_STR_NBLW_4 5085,348493
#define HASH_STR_DCAL_Pos 5086,348597
#define HASH_STR_DCAL_Msk 5087,348647
#define HASH_STR_DCAL 5088,348751
#define HASH_IMR_DINIE_Pos 5091,348898
#define HASH_IMR_DINIE_Msk 5092,348948
#define HASH_IMR_DINIE 5093,349052
#define HASH_IMR_DCIE_Pos 5094,349116
#define HASH_IMR_DCIE_Msk 5095,349166
#define HASH_IMR_DCIE 5096,349270
#define HASH_SR_DINIS_Pos 5099,349417
#define HASH_SR_DINIS_Msk 5100,349467
#define HASH_SR_DINIS 5101,349571
#define HASH_SR_DCIS_Pos 5102,349634
#define HASH_SR_DCIS_Msk 5103,349684
#define HASH_SR_DCIS 5104,349788
#define HASH_SR_DMAS_Pos 5105,349850
#define HASH_SR_DMAS_Msk 5106,349900
#define HASH_SR_DMAS 5107,350004
#define HASH_SR_BUSY_Pos 5108,350066
#define HASH_SR_BUSY_Msk 5109,350116
#define HASH_SR_BUSY 5110,350220
#define HASH_SR_NBWE_Pos 5111,350282
#define HASH_SR_NBWE_Msk 5112,350333
#define HASH_SR_NBWE 5113,350437
#define HASH_SR_NBWE_0 5114,350499
#define HASH_SR_NBWE_1 5115,350603
#define HASH_SR_NBWE_2 5116,350707
#define HASH_SR_NBWE_3 5117,350811
#define HASH_SR_DINNE_Pos 5118,350915
#define HASH_SR_DINNE_Msk 5119,350966
#define HASH_SR_DINNE 5120,351070
#define HASH_SR_NBWP_Pos 5121,351133
#define HASH_SR_NBWP_Msk 5122,351183
#define HASH_SR_NBWP 5123,351287
#define HASH_SR_NBWP_0 5124,351349
#define HASH_SR_NBWP_1 5125,351453
#define HASH_SR_NBWP_2 5126,351557
#define HASH_SR_NBWP_3 5127,351661
#define DBGMCU_IDCODE_DEV_ID_Pos 5136,352261
#define DBGMCU_IDCODE_DEV_ID_Msk 5137,352311
#define DBGMCU_IDCODE_DEV_ID 5138,352415
#define DBGMCU_IDCODE_REV_ID_Pos 5139,352485
#define DBGMCU_IDCODE_REV_ID_Msk 5140,352536
#define DBGMCU_IDCODE_REV_ID 5141,352640
#define DBGMCU_CR_DBG_STOP_Pos 5144,352794
#define DBGMCU_CR_DBG_STOP_Msk 5145,352844
#define DBGMCU_CR_DBG_STOP 5146,352948
#define DBGMCU_CR_DBG_STANDBY_Pos 5147,353016
#define DBGMCU_CR_DBG_STANDBY_Msk 5148,353066
#define DBGMCU_CR_DBG_STANDBY 5149,353170
#define DBGMCU_CR_TRACE_IOEN_Pos 5150,353241
#define DBGMCU_CR_TRACE_IOEN_Msk 5151,353291
#define DBGMCU_CR_TRACE_IOEN 5152,353395
#define DBGMCU_CR_TRACE_CLKEN_Pos 5153,353465
#define DBGMCU_CR_TRACE_CLKEN_Msk 5154,353515
#define DBGMCU_CR_TRACE_CLKEN 5155,353619
#define DBGMCU_CR_TRACE_MODE_Pos 5156,353690
#define DBGMCU_CR_TRACE_MODE_Msk 5157,353740
#define DBGMCU_CR_TRACE_MODE 5158,353844
#define DBGMCU_CR_TRACE_MODE_0 5159,353914
#define DBGMCU_CR_TRACE_MODE_1 5160,354018
#define DBGMCU_CR_DCRT_Pos 5161,354122
#define DBGMCU_CR_DCRT_Msk 5162,354173
#define DBGMCU_CR_DCRT 5163,354277
#define DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos 5166,354425
#define DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk 5167,354475
#define DBGMCU_APB1FZR1_DBG_TIM2_STOP 5168,354565
#define DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos 5169,354644
#define DBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk 5170,354694
#define DBGMCU_APB1FZR1_DBG_TIM3_STOP 5171,354784
#define DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos 5172,354863
#define DBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk 5173,354913
#define DBGMCU_APB1FZR1_DBG_TIM4_STOP 5174,355003
#define DBGMCU_APB1FZR1_DBG_TIM5_STOP_Pos 5175,355082
#define DBGMCU_APB1FZR1_DBG_TIM5_STOP_Msk 5176,355132
#define DBGMCU_APB1FZR1_DBG_TIM5_STOP 5177,355222
#define DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos 5178,355301
#define DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk 5179,355351
#define DBGMCU_APB1FZR1_DBG_TIM6_STOP 5180,355441
#define DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos 5181,355520
#define DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk 5182,355570
#define DBGMCU_APB1FZR1_DBG_TIM7_STOP 5183,355660
#define DBGMCU_APB1FZR1_DBG_TIM12_STOP_Pos 5184,355739
#define DBGMCU_APB1FZR1_DBG_TIM12_STOP_Msk 5185,355789
#define DBGMCU_APB1FZR1_DBG_TIM12_STOP 5186,355880
#define DBGMCU_APB1FZR1_DBG_TIM13_STOP_Pos 5187,355960
#define DBGMCU_APB1FZR1_DBG_TIM13_STOP_Msk 5188,356010
#define DBGMCU_APB1FZR1_DBG_TIM13_STOP 5189,356101
#define DBGMCU_APB1FZR1_DBG_TIM14_STOP_Pos 5190,356181
#define DBGMCU_APB1FZR1_DBG_TIM14_STOP_Msk 5191,356231
#define DBGMCU_APB1FZR1_DBG_TIM14_STOP 5192,356322
#define DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos 5193,356402
#define DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk 5194,356453
#define DBGMCU_APB1FZR1_DBG_WWDG_STOP 5195,356543
#define DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos 5196,356622
#define DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk 5197,356673
#define DBGMCU_APB1FZR1_DBG_IWDG_STOP 5198,356763
#define DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos 5199,356842
#define DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk 5200,356893
#define DBGMCU_APB1FZR1_DBG_I2C1_STOP 5201,356983
#define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos 5202,357062
#define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk 5203,357113
#define DBGMCU_APB1FZR1_DBG_I2C2_STOP 5204,357203
#define DBGMCU_APB1FZR1_DBG_I3C1_STOP_Pos 5205,357282
#define DBGMCU_APB1FZR1_DBG_I3C1_STOP_Msk 5206,357333
#define DBGMCU_APB1FZR1_DBG_I3C1_STOP 5207,357423
#define DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Pos 5210,357586
#define DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Msk 5211,357636
#define DBGMCU_APB1FZR2_DBG_LPTIM2_STOP 5212,357728
#define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos 5215,357892
#define DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk 5216,357943
#define DBGMCU_APB2FZR_DBG_TIM1_STOP 5217,358032
#define DBGMCU_APB2FZR_DBG_TIM8_STOP_Pos 5218,358110
#define DBGMCU_APB2FZR_DBG_TIM8_STOP_Msk 5219,358161
#define DBGMCU_APB2FZR_DBG_TIM8_STOP 5220,358250
#define DBGMCU_APB2FZR_DBG_TIM15_STOP_Pos 5221,358328
#define DBGMCU_APB2FZR_DBG_TIM15_STOP_Msk 5222,358379
#define DBGMCU_APB2FZR_DBG_TIM15_STOP 5223,358469
#define DBGMCU_APB2FZR_DBG_TIM16_STOP_Pos 5224,358548
#define DBGMCU_APB2FZR_DBG_TIM16_STOP_Msk 5225,358599
#define DBGMCU_APB2FZR_DBG_TIM16_STOP 5226,358689
#define DBGMCU_APB2FZR_DBG_TIM17_STOP_Pos 5227,358768
#define DBGMCU_APB2FZR_DBG_TIM17_STOP_Msk 5228,358819
#define DBGMCU_APB2FZR_DBG_TIM17_STOP 5229,358909
#define DBGMCU_APB3FZR_DBG_I2C3_STOP_Pos 5232,359071
#define DBGMCU_APB3FZR_DBG_I2C3_STOP_Msk 5233,359122
#define DBGMCU_APB3FZR_DBG_I2C3_STOP 5234,359211
#define DBGMCU_APB3FZR_DBG_I2C4_STOP_Pos 5235,359289
#define DBGMCU_APB3FZR_DBG_I2C4_STOP_Msk 5236,359340
#define DBGMCU_APB3FZR_DBG_I2C4_STOP 5237,359429
#define DBGMCU_APB3FZR_DBG_LPTIM1_STOP_Pos 5238,359507
#define DBGMCU_APB3FZR_DBG_LPTIM1_STOP_Msk 5239,359558
#define DBGMCU_APB3FZR_DBG_LPTIM1_STOP 5240,359649
#define DBGMCU_APB3FZR_DBG_LPTIM3_STOP_Pos 5241,359729
#define DBGMCU_APB3FZR_DBG_LPTIM3_STOP_Msk 5242,359780
#define DBGMCU_APB3FZR_DBG_LPTIM3_STOP 5243,359871
#define DBGMCU_APB3FZR_DBG_LPTIM4_STOP_Pos 5244,359951
#define DBGMCU_APB3FZR_DBG_LPTIM4_STOP_Msk 5245,360002
#define DBGMCU_APB3FZR_DBG_LPTIM4_STOP 5246,360093
#define DBGMCU_APB3FZR_DBG_LPTIM5_STOP_Pos 5247,360173
#define DBGMCU_APB3FZR_DBG_LPTIM5_STOP_Msk 5248,360224
#define DBGMCU_APB3FZR_DBG_LPTIM5_STOP 5249,360315
#define DBGMCU_APB3FZR_DBG_LPTIM6_STOP_Pos 5250,360395
#define DBGMCU_APB3FZR_DBG_LPTIM6_STOP_Msk 5251,360446
#define DBGMCU_APB3FZR_DBG_LPTIM6_STOP 5252,360537
#define DBGMCU_APB3FZR_DBG_RTC_STOP_Pos 5253,360617
#define DBGMCU_APB3FZR_DBG_RTC_STOP_Msk 5254,360668
#define DBGMCU_APB3FZR_DBG_RTC_STOP 5255,360756
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH0_STOP_Pos 5258,360916
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH0_STOP_Msk 5259,360970
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH0_STOP 5260,361069
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH1_STOP_Pos 5261,361157
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH1_STOP_Msk 5262,361211
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH1_STOP 5263,361310
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH2_STOP_Pos 5264,361398
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH2_STOP_Msk 5265,361452
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH2_STOP 5266,361551
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH3_STOP_Pos 5267,361639
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH3_STOP_Msk 5268,361693
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH3_STOP 5269,361792
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH4_STOP_Pos 5270,361880
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH4_STOP_Msk 5271,361934
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH4_STOP 5272,362033
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH5_STOP_Pos 5273,362121
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH5_STOP_Msk 5274,362175
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH5_STOP 5275,362274
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH6_STOP_Pos 5276,362362
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH6_STOP_Msk 5277,362416
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH6_STOP 5278,362515
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH7_STOP_Pos 5279,362603
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH7_STOP_Msk 5280,362657
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH7_STOP 5281,362756
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH8_STOP_Pos 5282,362844
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH8_STOP_Msk 5283,362898
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH8_STOP 5284,362997
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH9_STOP_Pos 5285,363085
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH9_STOP_Msk 5286,363139
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH9_STOP 5287,363238
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH10_STOP_Pos 5288,363326
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH10_STOP_Msk 5289,363381
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH10_STOP 5290,363481
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH11_STOP_Pos 5291,363570
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH11_STOP_Msk 5292,363625
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH11_STOP 5293,363725
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH12_STOP_Pos 5294,363814
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH12_STOP_Msk 5295,363869
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH12_STOP 5296,363969
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH13_STOP_Pos 5297,364058
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH13_STOP_Msk 5298,364113
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH13_STOP 5299,364213
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH14_STOP_Pos 5300,364302
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH14_STOP_Msk 5301,364357
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH14_STOP 5302,364457
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH15_STOP_Pos 5303,364546
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH15_STOP_Msk 5304,364601
#define DBGMCU_AHB1FZR_DBG_GPDMA1_CH15_STOP 5305,364701
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH0_STOP_Pos 5306,364790
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH0_STOP_Msk 5307,364845
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH0_STOP 5308,364944
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH1_STOP_Pos 5309,365032
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH1_STOP_Msk 5310,365086
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH1_STOP 5311,365184
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH2_STOP_Pos 5312,365272
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH2_STOP_Msk 5313,365326
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH2_STOP 5314,365424
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH3_STOP_Pos 5315,365511
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH3_STOP_Msk 5316,365565
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH3_STOP 5317,365663
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH4_STOP_Pos 5318,365750
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH4_STOP_Msk 5319,365804
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH4_STOP 5320,365902
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH5_STOP_Pos 5321,365989
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH5_STOP_Msk 5322,366043
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH5_STOP 5323,366141
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH6_STOP_Pos 5324,366228
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH6_STOP_Msk 5325,366282
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH6_STOP 5326,366380
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH7_STOP_Pos 5327,366467
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH7_STOP_Msk 5328,366521
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH7_STOP 5329,366619
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH8_STOP_Pos 5330,366706
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH8_STOP_Msk 5331,366760
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH8_STOP 5332,366858
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH9_STOP_Pos 5333,366945
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH9_STOP_Msk 5334,366999
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH9_STOP 5335,367097
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH10_STOP_Pos 5336,367184
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH10_STOP_Msk 5337,367239
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH10_STOP 5338,367339
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH11_STOP_Pos 5339,367428
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH11_STOP_Msk 5340,367483
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH11_STOP 5341,367583
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH12_STOP_Pos 5342,367672
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH12_STOP_Msk 5343,367727
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH12_STOP 5344,367827
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH13_STOP_Pos 5345,367916
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH13_STOP_Msk 5346,367971
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH13_STOP 5347,368071
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH14_STOP_Pos 5348,368160
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH14_STOP_Msk 5349,368215
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH14_STOP 5350,368315
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH15_STOP_Pos 5351,368404
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH15_STOP_Msk 5352,368459
#define DBGMCU_AHB1FZR_DBG_GPDMA2_CH15_STOP 5353,368559
#define DBGMCU_SR_ACC_PORT_PRES_Pos 5356,368726
#define DBGMCU_SR_ACC_PORT_PRES_Msk 5357,368777
#define DBGMCU_SR_ACC_PORT_PRES 5358,368886
#define DBGMCU_SR_ACC_PORT_ENBL_Pos 5359,368960
#define DBGMCU_SR_ACC_PORT_ENBL_Msk 5360,369012
#define DBGMCU_SR_ACC_PORT_ENBL 5361,369121
#define DBGMCU_DBG_AUTH_HOST_Pos 5364,369284
#define DBGMCU_DBG_AUTH_HOST_Msk 5365,369335
#define DBGMCU_DBG_AUTH_HOST 5366,369444
#define DBGMCU_DBG_AUTH_DEV_Pos 5369,369603
#define DBGMCU_DBG_AUTH_DEV_Msk 5370,369654
#define DBGMCU_DBG_AUTH_DEV 5371,369763
#define DBGMCU_DBG_AUTH_ACK_HOST_Pos 5374,369921
#define DBGMCU_DBG_AUTH_ACK_HOST_Msk 5375,369972
#define DBGMCU_DBG_AUTH_ACK_HOST 5376,370081
#define DBGMCU_DBG_AUTH_ACK_DEV_Pos 5377,370156
#define DBGMCU_DBG_AUTH_ACK_DEV_Msk 5378,370207
#define DBGMCU_DBG_AUTH_ACK_DEV 5379,370316
#define DBGMCU_PIDR4_JEP106CON_Pos 5382,370472
#define DBGMCU_PIDR4_JEP106CON_Msk 5383,370523
#define DBGMCU_PIDR4_JEP106CON 5384,370629
#define DBGMCU_PIDR4_4KCOUNT_Pos 5385,370702
#define DBGMCU_PIDR4_4KCOUNT_Msk 5386,370753
#define DBGMCU_PIDR4_4KCOUNT 5387,370859
#define DBGMCU_PIDR0_PARTNUM_Pos 5390,371012
#define DBGMCU_PIDR0_PARTNUM_Msk 5391,371063
#define DBGMCU_PIDR0_PARTNUM 5392,371169
#define DBGMCU_PIDR1_PARTNUM_Pos 5395,371322
#define DBGMCU_PIDR1_PARTNUM_Msk 5396,371373
#define DBGMCU_PIDR1_PARTNUM 5397,371479
#define DBGMCU_PIDR1_JEP106ID_Pos 5398,371550
#define DBGMCU_PIDR1_JEP106ID_Msk 5399,371601
#define DBGMCU_PIDR1_JEP106ID 5400,371707
#define DBGMCU_PIDR2_JEP106ID_Pos 5403,371861
#define DBGMCU_PIDR2_JEP106ID_Msk 5404,371912
#define DBGMCU_PIDR2_JEP106ID 5405,372018
#define DBGMCU_PIDR2_JEDEC_Pos 5406,372090
#define DBGMCU_PIDR2_JEDEC_Msk 5407,372141
#define DBGMCU_PIDR2_JEDEC 5408,372247
#define DBGMCU_PIDR2_REVISION_Pos 5409,372316
#define DBGMCU_PIDR2_REVISION_Msk 5410,372367
#define DBGMCU_PIDR2_REVISION 5411,372473
#define DBGMCU_PIDR3_CMOD_Pos 5414,372627
#define DBGMCU_PIDR3_CMOD_Msk 5415,372678
#define DBGMCU_PIDR3_CMOD 5416,372784
#define DBGMCU_PIDR3_REVAND_Pos 5417,372852
#define DBGMCU_PIDR3_REVAND_Msk 5418,372903
#define DBGMCU_PIDR3_REVAND 5419,373009
#define DBGMCU_CIDR0_PREAMBLE_Pos 5422,373161
#define DBGMCU_CIDR0_PREAMBLE_Msk 5423,373212
#define DBGMCU_CIDR0_PREAMBLE 5424,373318
#define DBGMCU_CIDR1_PREAMBLE_Pos 5427,373472
#define DBGMCU_CIDR1_PREAMBLE_Msk 5428,373523
#define DBGMCU_CIDR1_PREAMBLE 5429,373629
#define DBGMCU_CIDR1_CLASS_Pos 5430,373701
#define DBGMCU_CIDR1_CLASS_Msk 5431,373752
#define DBGMCU_CIDR1_CLASS 5432,373858
#define DBGMCU_CIDR2_PREAMBLE_Pos 5435,374009
#define DBGMCU_CIDR2_PREAMBLE_Msk 5436,374060
#define DBGMCU_CIDR2_PREAMBLE 5437,374166
#define DBGMCU_CIDR3_PREAMBLE_Pos 5440,374320
#define DBGMCU_CIDR3_PREAMBLE_Msk 5441,374371
#define DBGMCU_CIDR3_PREAMBLE 5442,374477
#define DCMI_CR_CAPTURE_Pos 5449,375041
#define DCMI_CR_CAPTURE_Msk 5450,375091
#define DCMI_CR_CAPTURE 5451,375195
#define DCMI_CR_CM_Pos 5452,375260
#define DCMI_CR_CM_Msk 5453,375310
#define DCMI_CR_CM 5454,375414
#define DCMI_CR_CROP_Pos 5455,375474
#define DCMI_CR_CROP_Msk 5456,375524
#define DCMI_CR_CROP 5457,375628
#define DCMI_CR_JPEG_Pos 5458,375690
#define DCMI_CR_JPEG_Msk 5459,375740
#define DCMI_CR_JPEG 5460,375844
#define DCMI_CR_ESS_Pos 5461,375906
#define DCMI_CR_ESS_Msk 5462,375956
#define DCMI_CR_ESS 5463,376060
#define DCMI_CR_PCKPOL_Pos 5464,376121
#define DCMI_CR_PCKPOL_Msk 5465,376171
#define DCMI_CR_PCKPOL 5466,376275
#define DCMI_CR_HSPOL_Pos 5467,376339
#define DCMI_CR_HSPOL_Msk 5468,376389
#define DCMI_CR_HSPOL 5469,376493
#define DCMI_CR_VSPOL_Pos 5470,376556
#define DCMI_CR_VSPOL_Msk 5471,376606
#define DCMI_CR_VSPOL 5472,376710
#define DCMI_CR_FCRC_Pos 5473,376773
#define DCMI_CR_FCRC_Msk 5474,376823
#define DCMI_CR_FCRC 5475,376927
#define DCMI_CR_FCRC_0 5476,377062
#define DCMI_CR_FCRC_1 5477,377166
#define DCMI_CR_EDM_Pos 5478,377270
#define DCMI_CR_EDM_Msk 5479,377321
#define DCMI_CR_EDM 5480,377425
#define DCMI_CR_EDM_0 5481,377551
#define DCMI_CR_EDM_1 5482,377655
#define DCMI_CR_ENABLE_Pos 5483,377759
#define DCMI_CR_ENABLE_Msk 5484,377810
#define DCMI_CR_ENABLE 5485,377914
#define DCMI_CR_BSM_Pos 5486,377978
#define DCMI_CR_BSM_Msk 5487,378029
#define DCMI_CR_BSM 5488,378133
#define DCMI_CR_BSM_0 5489,378194
#define DCMI_CR_BSM_1 5490,378298
#define DCMI_CR_OEBS_Pos 5491,378402
#define DCMI_CR_OEBS_Msk 5492,378453
#define DCMI_CR_OEBS 5493,378557
#define DCMI_CR_LSM_Pos 5494,378619
#define DCMI_CR_LSM_Msk 5495,378670
#define DCMI_CR_LSM 5496,378774
#define DCMI_CR_OELS_Pos 5497,378835
#define DCMI_CR_OELS_Msk 5498,378886
#define DCMI_CR_OELS 5499,378990
#define DCMI_CR_PSDM_Pos 5500,379052
#define DCMI_CR_PSDM_Msk 5501,379103
#define DCMI_CR_PSDM 5502,379207
#define DCMI_SR_HSYNC_Pos 5505,379432
#define DCMI_SR_HSYNC_Msk 5506,379482
#define DCMI_SR_HSYNC 5507,379586
#define DCMI_SR_VSYNC_Pos 5508,379649
#define DCMI_SR_VSYNC_Msk 5509,379699
#define DCMI_SR_VSYNC 5510,379803
#define DCMI_SR_FNE_Pos 5511,379866
#define DCMI_SR_FNE_Msk 5512,379916
#define DCMI_SR_FNE 5513,380020
#define DCMI_RIS_FRAME_RIS_Pos 5516,380165
#define DCMI_RIS_FRAME_RIS_Msk 5517,380215
#define DCMI_RIS_FRAME_RIS 5518,380319
#define DCMI_RIS_OVR_RIS_Pos 5519,380387
#define DCMI_RIS_OVR_RIS_Msk 5520,380437
#define DCMI_RIS_OVR_RIS 5521,380541
#define DCMI_RIS_ERR_RIS_Pos 5522,380607
#define DCMI_RIS_ERR_RIS_Msk 5523,380657
#define DCMI_RIS_ERR_RIS 5524,380761
#define DCMI_RIS_VSYNC_RIS_Pos 5525,380827
#define DCMI_RIS_VSYNC_RIS_Msk 5526,380877
#define DCMI_RIS_VSYNC_RIS 5527,380981
#define DCMI_RIS_LINE_RIS_Pos 5528,381049
#define DCMI_RIS_LINE_RIS_Msk 5529,381099
#define DCMI_RIS_LINE_RIS 5530,381203
#define DCMI_IER_FRAME_IE_Pos 5533,381354
#define DCMI_IER_FRAME_IE_Msk 5534,381404
#define DCMI_IER_FRAME_IE 5535,381508
#define DCMI_IER_OVR_IE_Pos 5536,381575
#define DCMI_IER_OVR_IE_Msk 5537,381625
#define DCMI_IER_OVR_IE 5538,381729
#define DCMI_IER_ERR_IE_Pos 5539,381794
#define DCMI_IER_ERR_IE_Msk 5540,381844
#define DCMI_IER_ERR_IE 5541,381948
#define DCMI_IER_VSYNC_IE_Pos 5542,382013
#define DCMI_IER_VSYNC_IE_Msk 5543,382063
#define DCMI_IER_VSYNC_IE 5544,382167
#define DCMI_IER_LINE_IE_Pos 5545,382234
#define DCMI_IER_LINE_IE_Msk 5546,382284
#define DCMI_IER_LINE_IE 5547,382388
#define DCMI_MIS_FRAME_MIS_Pos 5551,382540
#define DCMI_MIS_FRAME_MIS_Msk 5552,382590
#define DCMI_MIS_FRAME_MIS 5553,382694
#define DCMI_MIS_OVR_MIS_Pos 5554,382762
#define DCMI_MIS_OVR_MIS_Msk 5555,382812
#define DCMI_MIS_OVR_MIS 5556,382916
#define DCMI_MIS_ERR_MIS_Pos 5557,382982
#define DCMI_MIS_ERR_MIS_Msk 5558,383032
#define DCMI_MIS_ERR_MIS 5559,383136
#define DCMI_MIS_VSYNC_MIS_Pos 5560,383202
#define DCMI_MIS_VSYNC_MIS_Msk 5561,383252
#define DCMI_MIS_VSYNC_MIS 5562,383356
#define DCMI_MIS_LINE_MIS_Pos 5563,383424
#define DCMI_MIS_LINE_MIS_Msk 5564,383474
#define DCMI_MIS_LINE_MIS 5565,383578
#define DCMI_ICR_FRAME_ISC_Pos 5569,383731
#define DCMI_ICR_FRAME_ISC_Msk 5570,383781
#define DCMI_ICR_FRAME_ISC 5571,383885
#define DCMI_ICR_OVR_ISC_Pos 5572,383953
#define DCMI_ICR_OVR_ISC_Msk 5573,384003
#define DCMI_ICR_OVR_ISC 5574,384107
#define DCMI_ICR_ERR_ISC_Pos 5575,384173
#define DCMI_ICR_ERR_ISC_Msk 5576,384223
#define DCMI_ICR_ERR_ISC 5577,384327
#define DCMI_ICR_VSYNC_ISC_Pos 5578,384393
#define DCMI_ICR_VSYNC_ISC_Msk 5579,384443
#define DCMI_ICR_VSYNC_ISC 5580,384547
#define DCMI_ICR_LINE_ISC_Pos 5581,384615
#define DCMI_ICR_LINE_ISC_Msk 5582,384665
#define DCMI_ICR_LINE_ISC 5583,384769
#define DCMI_ESCR_FSC_Pos 5587,384924
#define DCMI_ESCR_FSC_Msk 5588,384974
#define DCMI_ESCR_FSC 5589,385078
#define DCMI_ESCR_LSC_Pos 5590,385141
#define DCMI_ESCR_LSC_Msk 5591,385191
#define DCMI_ESCR_LSC 5592,385295
#define DCMI_ESCR_LEC_Pos 5593,385358
#define DCMI_ESCR_LEC_Msk 5594,385409
#define DCMI_ESCR_LEC 5595,385513
#define DCMI_ESCR_FEC_Pos 5596,385576
#define DCMI_ESCR_FEC_Msk 5597,385627
#define DCMI_ESCR_FEC 5598,385731
#define DCMI_ESUR_FSU_Pos 5601,385880
#define DCMI_ESUR_FSU_Msk 5602,385930
#define DCMI_ESUR_FSU 5603,386034
#define DCMI_ESUR_LSU_Pos 5604,386097
#define DCMI_ESUR_LSU_Msk 5605,386147
#define DCMI_ESUR_LSU 5606,386251
#define DCMI_ESUR_LEU_Pos 5607,386314
#define DCMI_ESUR_LEU_Msk 5608,386365
#define DCMI_ESUR_LEU 5609,386469
#define DCMI_ESUR_FEU_Pos 5610,386532
#define DCMI_ESUR_FEU_Msk 5611,386583
#define DCMI_ESUR_FEU 5612,386687
#define DCMI_CWSTRT_HOFFCNT_Pos 5615,386838
#define DCMI_CWSTRT_HOFFCNT_Msk 5616,386888
#define DCMI_CWSTRT_HOFFCNT 5617,386992
#define DCMI_CWSTRT_VST_Pos 5618,387061
#define DCMI_CWSTRT_VST_Msk 5619,387112
#define DCMI_CWSTRT_VST 5620,387216
#define DCMI_CWSIZE_CAPCNT_Pos 5623,387369
#define DCMI_CWSIZE_CAPCNT_Msk 5624,387419
#define DCMI_CWSIZE_CAPCNT 5625,387523
#define DCMI_CWSIZE_VLINE_Pos 5626,387591
#define DCMI_CWSIZE_VLINE_Msk 5627,387642
#define DCMI_CWSIZE_VLINE 5628,387746
#define DCMI_DR_BYTE0_Pos 5631,387897
#define DCMI_DR_BYTE0_Msk 5632,387947
#define DCMI_DR_BYTE0 5633,388051
#define DCMI_DR_BYTE1_Pos 5634,388114
#define DCMI_DR_BYTE1_Msk 5635,388164
#define DCMI_DR_BYTE1 5636,388268
#define DCMI_DR_BYTE2_Pos 5637,388331
#define DCMI_DR_BYTE2_Msk 5638,388382
#define DCMI_DR_BYTE2 5639,388486
#define DCMI_DR_BYTE3_Pos 5640,388549
#define DCMI_DR_BYTE3_Msk 5641,388600
#define DCMI_DR_BYTE3 5642,388704
#define ETH_MACCR_ARP_Pos 5649,389248
#define ETH_MACCR_ARP_Msk 5650,389309
#define ETH_MACCR_ARP 5651,389412
#define ETH_MACCR_SARC_Pos 5652,389517
#define ETH_MACCR_SARC_Msk 5653,389578
#define ETH_MACCR_SARC 5654,389682
#define ETH_MACCR_SARC_MTIATI 5655,389816
#define ETH_MACCR_SARC_INSADDR0_Pos 5656,389985
#define ETH_MACCR_SARC_INSADDR0_Msk 5657,390046
#define ETH_MACCR_SARC_INSADDR0 5658,390159
#define ETH_MACCR_SARC_INSADDR1_Pos 5659,390312
#define ETH_MACCR_SARC_INSADDR1_Msk 5660,390373
#define ETH_MACCR_SARC_INSADDR1 5661,390486
#define ETH_MACCR_SARC_REPADDR0_Pos 5662,390639
#define ETH_MACCR_SARC_REPADDR0_Msk 5663,390700
#define ETH_MACCR_SARC_REPADDR0 5664,390813
#define ETH_MACCR_SARC_REPADDR1_Pos 5665,390967
#define ETH_MACCR_SARC_REPADDR1_Msk 5666,391028
#define ETH_MACCR_SARC_REPADDR1 5667,391141
#define ETH_MACCR_IPC_Pos 5668,391295
#define ETH_MACCR_IPC_Msk 5669,391356
#define ETH_MACCR_IPC 5670,391459
#define ETH_MACCR_IPG_Pos 5671,391562
#define ETH_MACCR_IPG_Msk 5672,391623
#define ETH_MACCR_IPG 5673,391726
#define ETH_MACCR_IPG_96BIT 5674,391829
#define ETH_MACCR_IPG_88BIT 5675,391972
#define ETH_MACCR_IPG_80BIT 5676,392115
#define ETH_MACCR_IPG_72BIT 5677,392258
#define ETH_MACCR_IPG_64BIT 5678,392401
#define ETH_MACCR_IPG_56BIT 5679,392544
#define ETH_MACCR_IPG_48BIT 5680,392687
#define ETH_MACCR_IPG_40BIT 5681,392830
#define ETH_MACCR_GPSLCE_Pos 5682,392973
#define ETH_MACCR_GPSLCE_Msk 5683,393034
#define ETH_MACCR_GPSLCE 5684,393140
#define ETH_MACCR_S2KP_Pos 5685,393265
#define ETH_MACCR_S2KP_Msk 5686,393326
#define ETH_MACCR_S2KP 5687,393430
#define ETH_MACCR_CST_Pos 5688,393552
#define ETH_MACCR_CST_Msk 5689,393613
#define ETH_MACCR_CST 5690,393716
#define ETH_MACCR_ACS_Pos 5691,393833
#define ETH_MACCR_ACS_Msk 5692,393894
#define ETH_MACCR_ACS 5693,393997
#define ETH_MACCR_WD_Pos 5694,394114
#define ETH_MACCR_WD_Msk 5695,394175
#define ETH_MACCR_WD 5696,394277
#define ETH_MACCR_JD_Pos 5697,394380
#define ETH_MACCR_JD_Msk 5698,394441
#define ETH_MACCR_JD 5699,394543
#define ETH_MACCR_JE_Pos 5700,394644
#define ETH_MACCR_JE_Msk 5701,394705
#define ETH_MACCR_JE 5702,394807
#define ETH_MACCR_FES_Pos 5703,394913
#define ETH_MACCR_FES_Msk 5704,394974
#define ETH_MACCR_FES 5705,395077
#define ETH_MACCR_DM_Pos 5706,395183
#define ETH_MACCR_DM_Msk 5707,395244
#define ETH_MACCR_DM 5708,395346
#define ETH_MACCR_LM_Pos 5709,395444
#define ETH_MACCR_LM_Msk 5710,395505
#define ETH_MACCR_LM 5711,395607
#define ETH_MACCR_ECRSFD_Pos 5712,395707
#define ETH_MACCR_ECRSFD_Msk 5713,395768
#define ETH_MACCR_ECRSFD 5714,395874
#define ETH_MACCR_DO_Pos 5715,396021
#define ETH_MACCR_DO_Msk 5716,396082
#define ETH_MACCR_DO 5717,396184
#define ETH_MACCR_DCRS_Pos 5718,396291
#define ETH_MACCR_DCRS_Msk 5719,396351
#define ETH_MACCR_DCRS 5720,396455
#define ETH_MACCR_DR_Pos 5721,396583
#define ETH_MACCR_DR_Msk 5722,396643
#define ETH_MACCR_DR 5723,396745
#define ETH_MACCR_BL_Pos 5724,396845
#define ETH_MACCR_BL_Msk 5725,396905
#define ETH_MACCR_BL 5726,397007
#define ETH_MACCR_BL_10 5727,397113
#define ETH_MACCR_BL_8 5728,397215
#define ETH_MACCR_BL_4 5729,397317
#define ETH_MACCR_BL_1 5730,397419
#define ETH_MACCR_DC_Pos 5731,397521
#define ETH_MACCR_DC_Msk 5732,397581
#define ETH_MACCR_DC 5733,397683
#define ETH_MACCR_PRELEN_Pos 5734,397784
#define ETH_MACCR_PRELEN_Msk 5735,397844
#define ETH_MACCR_PRELEN 5736,397950
#define ETH_MACCR_PRELEN_7 5737,398073
#define ETH_MACCR_PRELEN_5 5738,398179
#define ETH_MACCR_PRELEN_3 5739,398285
#define ETH_MACCR_TE_Pos 5740,398391
#define ETH_MACCR_TE_Msk 5741,398451
#define ETH_MACCR_TE 5742,398553
#define ETH_MACCR_RE_Pos 5743,398658
#define ETH_MACCR_RE_Msk 5744,398718
#define ETH_MACCR_RE 5745,398820
#define ETH_MACECR_EIPG_Pos 5748,399004
#define ETH_MACECR_EIPG_Msk 5749,399065
#define ETH_MACECR_EIPG 5750,399171
#define ETH_MACECR_EIPGEN_Pos 5751,399283
#define ETH_MACECR_EIPGEN_Msk 5752,399344
#define ETH_MACECR_EIPGEN 5753,399451
#define ETH_MACECR_USP_Pos 5754,399570
#define ETH_MACECR_USP_Msk 5755,399631
#define ETH_MACECR_USP 5756,399735
#define ETH_MACECR_SPEN_Pos 5757,399857
#define ETH_MACECR_SPEN_Msk 5758,399918
#define ETH_MACECR_SPEN 5759,400023
#define ETH_MACECR_DCRCC_Pos 5760,400140
#define ETH_MACECR_DCRCC_Msk 5761,400201
#define ETH_MACECR_DCRCC 5762,400307
#define ETH_MACECR_GPSL_Pos 5763,400435
#define ETH_MACECR_GPSL_Msk 5764,400495
#define ETH_MACECR_GPSL 5765,400603
#define ETH_MACPFR_RA_Pos 5768,400777
#define ETH_MACPFR_RA_Msk 5769,400838
#define ETH_MACPFR_RA 5770,400941
#define ETH_MACPFR_DNTU_Pos 5771,401039
#define ETH_MACPFR_DNTU_Msk 5772,401100
#define ETH_MACPFR_DNTU 5773,401205
#define ETH_MACPFR_IPFE_Pos 5774,401324
#define ETH_MACPFR_IPFE_Msk 5775,401385
#define ETH_MACPFR_IPFE 5776,401490
#define ETH_MACPFR_VTFE_Pos 5777,401610
#define ETH_MACPFR_VTFE_Msk 5778,401671
#define ETH_MACPFR_VTFE 5779,401776
#define ETH_MACPFR_HPF_Pos 5780,401885
#define ETH_MACPFR_HPF_Msk 5781,401946
#define ETH_MACPFR_HPF 5782,402050
#define ETH_MACPFR_SAF_Pos 5783,402159
#define ETH_MACPFR_SAF_Msk 5784,402219
#define ETH_MACPFR_SAF 5785,402323
#define ETH_MACPFR_SAIF_Pos 5786,402438
#define ETH_MACPFR_SAIF_Msk 5787,402498
#define ETH_MACPFR_SAIF 5788,402603
#define ETH_MACPFR_PCF_Pos 5789,402710
#define ETH_MACPFR_PCF_Msk 5790,402770
#define ETH_MACPFR_PCF 5791,402874
#define ETH_MACPFR_PCF_BLOCKALL 5792,402989
#define ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Pos 5793,403136
#define ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Msk 5794,403196
#define ETH_MACPFR_PCF_FORWARDALLEXCEPTPA 5795,403319
#define ETH_MACPFR_PCF_FORWARDALL_Pos 5796,403523
#define ETH_MACPFR_PCF_FORWARDALL_Msk 5797,403583
#define ETH_MACPFR_PCF_FORWARDALL 5798,403698
#define ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Pos 5799,403873
#define ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Msk 5800,403933
#define ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER 5801,404061
#define ETH_MACPFR_DBF_Pos 5802,404223
#define ETH_MACPFR_DBF_Msk 5803,404283
#define ETH_MACPFR_DBF 5804,404387
#define ETH_MACPFR_PM_Pos 5805,404499
#define ETH_MACPFR_PM_Msk 5806,404559
#define ETH_MACPFR_PM 5807,404662
#define ETH_MACPFR_DAIF_Pos 5808,404767
#define ETH_MACPFR_DAIF_Msk 5809,404827
#define ETH_MACPFR_DAIF 5810,404932
#define ETH_MACPFR_HMC_Pos 5811,405039
#define ETH_MACPFR_HMC_Msk 5812,405099
#define ETH_MACPFR_HMC 5813,405203
#define ETH_MACPFR_HUC_Pos 5814,405304
#define ETH_MACPFR_HUC_Msk 5815,405364
#define ETH_MACPFR_HUC 5816,405468
#define ETH_MACPFR_PR_Pos 5817,405567
#define ETH_MACPFR_PR_Msk 5818,405627
#define ETH_MACPFR_PR 5819,405730
#define ETH_MACWTR_PWE_Pos 5822,405900
#define ETH_MACWTR_PWE_Msk 5823,405960
#define ETH_MACWTR_PWE 5824,406064
#define ETH_MACWTR_WTO_Pos 5825,406179
#define ETH_MACWTR_WTO_Msk 5826,406239
#define ETH_MACWTR_WTO 5827,406343
#define ETH_MACWTR_WTO_2KB 5828,406446
#define ETH_MACWTR_WTO_3KB 5829,406566
#define ETH_MACWTR_WTO_4KB 5830,406687
#define ETH_MACWTR_WTO_5KB 5831,406808
#define ETH_MACWTR_WTO_6KB 5832,406929
#define ETH_MACWTR_WTO_7KB 5833,407050
#define ETH_MACWTR_WTO_8KB 5834,407171
#define ETH_MACWTR_WTO_9KB 5835,407292
#define ETH_MACWTR_WTO_10KB 5836,407413
#define ETH_MACWTR_WTO_11KB 5837,407535
#define ETH_MACWTR_WTO_12KB 5838,407657
#define ETH_MACWTR_WTO_13KB 5839,407779
#define ETH_MACWTR_WTO_14KB 5840,407901
#define ETH_MACWTR_WTO_15KB 5841,408023
#define ETH_MACWTR_WTO_16KB 5842,408145
#define ETH_MACHTHR_HTH_Pos 5845,408333
#define ETH_MACHTHR_HTH_Msk 5846,408393
#define ETH_MACHTHR_HTH 5847,408505
#define ETH_MACHTLR_HTL_Pos 5850,408672
#define ETH_MACHTLR_HTL_Msk 5851,408732
#define ETH_MACHTLR_HTL 5852,408844
#define ETH_MACVTR_EIVLRXS_Pos 5855,409004
#define ETH_MACVTR_EIVLRXS_Msk 5856,409065
#define ETH_MACVTR_EIVLRXS 5857,409173
#define ETH_MACVTR_EIVLS_Pos 5858,409294
#define ETH_MACVTR_EIVLS_Msk 5859,409355
#define ETH_MACVTR_EIVLS 5860,409461
#define ETH_MACVTR_EIVLS_DONOTSTRIP 5861,409590
#define ETH_MACVTR_EIVLS_STRIPIFPASS_Pos 5862,409689
#define ETH_MACVTR_EIVLS_STRIPIFPASS_Msk 5863,409750
#define ETH_MACVTR_EIVLS_STRIPIFPASS 5864,409868
#define ETH_MACVTR_EIVLS_STRIPIFFAILS_Pos 5865,409990
#define ETH_MACVTR_EIVLS_STRIPIFFAILS_Msk 5866,410051
#define ETH_MACVTR_EIVLS_STRIPIFFAILS 5867,410170
#define ETH_MACVTR_EIVLS_ALWAYSSTRIP_Pos 5868,410292
#define ETH_MACVTR_EIVLS_ALWAYSSTRIP_Msk 5869,410353
#define ETH_MACVTR_EIVLS_ALWAYSSTRIP 5870,410471
#define ETH_MACVTR_ERIVLT_Pos 5871,410578
#define ETH_MACVTR_ERIVLT_Msk 5872,410639
#define ETH_MACVTR_ERIVLT 5873,410746
#define ETH_MACVTR_EDVLP_Pos 5874,410854
#define ETH_MACVTR_EDVLP_Msk 5875,410915
#define ETH_MACVTR_EDVLP 5876,411021
#define ETH_MACVTR_VTHM_Pos 5877,411137
#define ETH_MACVTR_VTHM_Msk 5878,411198
#define ETH_MACVTR_VTHM 5879,411303
#define ETH_MACVTR_EVLRXS_Pos 5880,411422
#define ETH_MACVTR_EVLRXS_Msk 5881,411483
#define ETH_MACVTR_EVLRXS 5882,411590
#define ETH_MACVTR_EVLS_Pos 5883,411705
#define ETH_MACVTR_EVLS_Msk 5884,411766
#define ETH_MACVTR_EVLS 5885,411871
#define ETH_MACVTR_EVLS_DONOTSTRIP 5886,411994
#define ETH_MACVTR_EVLS_STRIPIFPASS_Pos 5887,412093
#define ETH_MACVTR_EVLS_STRIPIFPASS_Msk 5888,412154
#define ETH_MACVTR_EVLS_STRIPIFPASS 5889,412271
#define ETH_MACVTR_EVLS_STRIPIFFAILS_Pos 5890,412392
#define ETH_MACVTR_EVLS_STRIPIFFAILS_Msk 5891,412453
#define ETH_MACVTR_EVLS_STRIPIFFAILS 5892,412571
#define ETH_MACVTR_EVLS_ALWAYSSTRIP_Pos 5893,412692
#define ETH_MACVTR_EVLS_ALWAYSSTRIP_Msk 5894,412753
#define ETH_MACVTR_EVLS_ALWAYSSTRIP 5895,412870
#define ETH_MACVTR_DOVLTC_Pos 5896,412976
#define ETH_MACVTR_DOVLTC_Msk 5897,413037
#define ETH_MACVTR_DOVLTC 5898,413144
#define ETH_MACVTR_ERSVLM_Pos 5899,413254
#define ETH_MACVTR_ERSVLM_Msk 5900,413315
#define ETH_MACVTR_ERSVLM 5901,413422
#define ETH_MACVTR_ESVL_Pos 5902,413536
#define ETH_MACVTR_ESVL_Msk 5903,413597
#define ETH_MACVTR_ESVL 5904,413702
#define ETH_MACVTR_VTIM_Pos 5905,413802
#define ETH_MACVTR_VTIM_Msk 5906,413863
#define ETH_MACVTR_VTIM 5907,413968
#define ETH_MACVTR_ETV_Pos 5908,414084
#define ETH_MACVTR_ETV_Msk 5909,414145
#define ETH_MACVTR_ETV 5910,414249
#define ETH_MACVTR_VL_Pos 5911,414369
#define ETH_MACVTR_VL_Msk 5912,414429
#define ETH_MACVTR_VL 5913,414535
#define ETH_MACVTR_VL_UP_Pos 5914,414661
#define ETH_MACVTR_VL_UP_Msk 5915,414722
#define ETH_MACVTR_VL_UP 5916,414828
#define ETH_MACVTR_VL_CFIDEI_Pos 5917,414928
#define ETH_MACVTR_VL_CFIDEI_Msk 5918,414989
#define ETH_MACVTR_VL_CFIDEI 5919,415099
#define ETH_MACVTR_VL_VID_Pos 5920,415239
#define ETH_MACVTR_VL_VID_Msk 5921,415299
#define ETH_MACVTR_VL_VID 5922,415408
#define ETH_MACVHTR_VLHT_Pos 5925,415594
#define ETH_MACVHTR_VLHT_Msk 5926,415654
#define ETH_MACVHTR_VLHT 5927,415763
#define ETH_MACVIR_VLTI_Pos 5930,415925
#define ETH_MACVIR_VLTI_Msk 5931,415986
#define ETH_MACVIR_VLTI 5932,416091
#define ETH_MACVIR_CSVL_Pos 5933,416192
#define ETH_MACVIR_CSVL_Msk 5934,416253
#define ETH_MACVIR_CSVL 5935,416358
#define ETH_MACVIR_VLP_Pos 5936,416461
#define ETH_MACVIR_VLP_Msk 5937,416522
#define ETH_MACVIR_VLP 5938,416626
#define ETH_MACVIR_VLC_Pos 5939,416734
#define ETH_MACVIR_VLC_Msk 5940,416795
#define ETH_MACVIR_VLC 5941,416899
#define ETH_MACVIR_VLC_NOVLANTAG 5942,417022
#define ETH_MACVIR_VLC_VLANTAGDELETE_Pos 5943,417156
#define ETH_MACVIR_VLC_VLANTAGDELETE_Msk 5944,417217
#define ETH_MACVIR_VLC_VLANTAGDELETE 5945,417335
#define ETH_MACVIR_VLC_VLANTAGINSERT_Pos 5946,417447
#define ETH_MACVIR_VLC_VLANTAGINSERT_Msk 5947,417508
#define ETH_MACVIR_VLC_VLANTAGINSERT 5948,417626
#define ETH_MACVIR_VLC_VLANTAGREPLACE_Pos 5949,417739
#define ETH_MACVIR_VLC_VLANTAGREPLACE_Msk 5950,417800
#define ETH_MACVIR_VLC_VLANTAGREPLACE 5951,417919
#define ETH_MACVIR_VLT_Pos 5952,418035
#define ETH_MACVIR_VLT_Msk 5953,418095
#define ETH_MACVIR_VLT 5954,418202
#define ETH_MACVIR_VLT_UP_Pos 5955,418318
#define ETH_MACVIR_VLT_UP_Msk 5956,418379
#define ETH_MACVIR_VLT_UP 5957,418486
#define ETH_MACVIR_VLT_CFIDEI_Pos 5958,418586
#define ETH_MACVIR_VLT_CFIDEI_Msk 5959,418647
#define ETH_MACVIR_VLT_CFIDEI 5960,418758
#define ETH_MACVIR_VLT_VID_Pos 5961,418899
#define ETH_MACVIR_VLT_VID_Msk 5962,418959
#define ETH_MACVIR_VLT_VID 5963,419069
#define ETH_MACIVIR_VLTI_Pos 5966,419255
#define ETH_MACIVIR_VLTI_Msk 5967,419316
#define ETH_MACIVIR_VLTI 5968,419422
#define ETH_MACIVIR_CSVL_Pos 5969,419523
#define ETH_MACIVIR_CSVL_Msk 5970,419584
#define ETH_MACIVIR_CSVL 5971,419690
#define ETH_MACIVIR_VLP_Pos 5972,419793
#define ETH_MACIVIR_VLP_Msk 5973,419854
#define ETH_MACIVIR_VLP 5974,419959
#define ETH_MACIVIR_VLC_Pos 5975,420067
#define ETH_MACIVIR_VLC_Msk 5976,420128
#define ETH_MACIVIR_VLC 5977,420233
#define ETH_MACIVIR_VLC_NOVLANTAG 5978,420356
#define ETH_MACIVIR_VLC_VLANTAGDELETE_Pos 5979,420490
#define ETH_MACIVIR_VLC_VLANTAGDELETE_Msk 5980,420551
#define ETH_MACIVIR_VLC_VLANTAGDELETE 5981,420670
#define ETH_MACIVIR_VLC_VLANTAGINSERT_Pos 5982,420783
#define ETH_MACIVIR_VLC_VLANTAGINSERT_Msk 5983,420844
#define ETH_MACIVIR_VLC_VLANTAGINSERT 5984,420963
#define ETH_MACIVIR_VLC_VLANTAGREPLACE_Pos 5985,421077
#define ETH_MACIVIR_VLC_VLANTAGREPLACE_Msk 5986,421138
#define ETH_MACIVIR_VLC_VLANTAGREPLACE 5987,421258
#define ETH_MACIVIR_VLT_Pos 5988,421375
#define ETH_MACIVIR_VLT_Msk 5989,421435
#define ETH_MACIVIR_VLT 5990,421543
#define ETH_MACIVIR_VLT_UP_Pos 5991,421659
#define ETH_MACIVIR_VLT_UP_Msk 5992,421720
#define ETH_MACIVIR_VLT_UP 5993,421828
#define ETH_MACIVIR_VLT_CFIDEI_Pos 5994,421928
#define ETH_MACIVIR_VLT_CFIDEI_Msk 5995,421989
#define ETH_MACIVIR_VLT_CFIDEI 5996,422101
#define ETH_MACIVIR_VLT_VID_Pos 5997,422243
#define ETH_MACIVIR_VLT_VID_Msk 5998,422303
#define ETH_MACIVIR_VLT_VID 5999,422414
#define ETH_MACTFCR_PT_Pos 6002,422597
#define ETH_MACTFCR_PT_Msk 6003,422658
#define ETH_MACTFCR_PT 6004,422765
#define ETH_MACTFCR_DZPQ_Pos 6005,422862
#define ETH_MACTFCR_DZPQ_Msk 6006,422922
#define ETH_MACTFCR_DZPQ 6007,423028
#define ETH_MACTFCR_PLT_Pos 6008,423140
#define ETH_MACTFCR_PLT_Msk 6009,423200
#define ETH_MACTFCR_PLT 6010,423305
#define ETH_MACTFCR_PLT_MINUS4 6011,423411
#define ETH_MACTFCR_PLT_MINUS28_Pos 6012,423527
#define ETH_MACTFCR_PLT_MINUS28_Msk 6013,423587
#define ETH_MACTFCR_PLT_MINUS28 6014,423700
#define ETH_MACTFCR_PLT_MINUS36_Pos 6015,423820
#define ETH_MACTFCR_PLT_MINUS36_Msk 6016,423880
#define ETH_MACTFCR_PLT_MINUS36 6017,423993
#define ETH_MACTFCR_PLT_MINUS144_Pos 6018,424113
#define ETH_MACTFCR_PLT_MINUS144_Msk 6019,424173
#define ETH_MACTFCR_PLT_MINUS144 6020,424287
#define ETH_MACTFCR_PLT_MINUS256_Pos 6021,424409
#define ETH_MACTFCR_PLT_MINUS256_Msk 6022,424469
#define ETH_MACTFCR_PLT_MINUS256 6023,424583
#define ETH_MACTFCR_PLT_MINUS512_Pos 6024,424705
#define ETH_MACTFCR_PLT_MINUS512_Msk 6025,424765
#define ETH_MACTFCR_PLT_MINUS512 6026,424879
#define ETH_MACTFCR_TFE_Pos 6027,425001
#define ETH_MACTFCR_TFE_Msk 6028,425061
#define ETH_MACTFCR_TFE 6029,425166
#define ETH_MACTFCR_FCB_Pos 6030,425281
#define ETH_MACTFCR_FCB_Msk 6031,425341
#define ETH_MACTFCR_FCB 6032,425446
#define ETH_MACRFCR_UP_Pos 6035,425638
#define ETH_MACRFCR_UP_Msk 6036,425698
#define ETH_MACRFCR_UP 6037,425802
#define ETH_MACRFCR_RFE_Pos 6038,425916
#define ETH_MACRFCR_RFE_Msk 6039,425976
#define ETH_MACRFCR_RFE 6040,426081
#define ETH_MACISR_RXSTSIS_Pos 6043,426262
#define ETH_MACISR_RXSTSIS_Msk 6044,426323
#define ETH_MACISR_RXSTSIS 6045,426431
#define ETH_MACISR_TXSTSIS_Pos 6046,426542
#define ETH_MACISR_TXSTSIS_Msk 6047,426603
#define ETH_MACISR_TXSTSIS 6048,426711
#define ETH_MACISR_TSIS_Pos 6049,426823
#define ETH_MACISR_TSIS_Msk 6050,426884
#define ETH_MACISR_TSIS 6051,426989
#define ETH_MACISR_MMCTXIS_Pos 6052,427102
#define ETH_MACISR_MMCTXIS_Msk 6053,427163
#define ETH_MACISR_MMCTXIS 6054,427271
#define ETH_MACISR_MMCRXIS_Pos 6055,427387
#define ETH_MACISR_MMCRXIS_Msk 6056,427447
#define ETH_MACISR_MMCRXIS 6057,427555
#define ETH_MACISR_MMCIS_Pos 6058,427670
#define ETH_MACISR_MMCIS_Msk 6059,427730
#define ETH_MACISR_MMCIS 6060,427836
#define ETH_MACISR_LPIIS_Pos 6061,427943
#define ETH_MACISR_LPIIS_Msk 6062,428003
#define ETH_MACISR_LPIIS 6063,428109
#define ETH_MACISR_PMTIS_Pos 6064,428216
#define ETH_MACISR_PMTIS_Msk 6065,428276
#define ETH_MACISR_PMTIS 6066,428382
#define ETH_MACISR_PHYIS_Pos 6067,428489
#define ETH_MACISR_PHYIS_Msk 6068,428549
#define ETH_MACISR_PHYIS 6069,428655
#define ETH_MACIER_RXSTSIE_Pos 6072,428822
#define ETH_MACIER_RXSTSIE_Msk 6073,428883
#define ETH_MACIER_RXSTSIE 6074,428991
#define ETH_MACIER_TXSTSIE_Pos 6075,429109
#define ETH_MACIER_TXSTSIE_Msk 6076,429170
#define ETH_MACIER_TXSTSIE 6077,429278
#define ETH_MACIER_TSIE_Pos 6078,429397
#define ETH_MACIER_TSIE_Msk 6079,429458
#define ETH_MACIER_TSIE 6080,429563
#define ETH_MACIER_LPIIE_Pos 6081,429676
#define ETH_MACIER_LPIIE_Msk 6082,429736
#define ETH_MACIER_LPIIE 6083,429842
#define ETH_MACIER_PMTIE_Pos 6084,429949
#define ETH_MACIER_PMTIE_Msk 6085,430009
#define ETH_MACIER_PMTIE 6086,430115
#define ETH_MACIER_PHYIE_Pos 6087,430222
#define ETH_MACIER_PHYIE_Msk 6088,430282
#define ETH_MACIER_PHYIE 6089,430388
#define ETH_MACRXTXSR_RWT_Pos 6092,430558
#define ETH_MACRXTXSR_RWT_Msk 6093,430618
#define ETH_MACRXTXSR_RWT 6094,430725
#define ETH_MACRXTXSR_EXCOL_Pos 6095,430836
#define ETH_MACRXTXSR_EXCOL_Msk 6096,430896
#define ETH_MACRXTXSR_EXCOL 6097,431005
#define ETH_MACRXTXSR_LCOL_Pos 6098,431112
#define ETH_MACRXTXSR_LCOL_Msk 6099,431172
#define ETH_MACRXTXSR_LCOL 6100,431280
#define ETH_MACRXTXSR_EXDEF_Pos 6101,431381
#define ETH_MACRXTXSR_EXDEF_Msk 6102,431441
#define ETH_MACRXTXSR_EXDEF 6103,431550
#define ETH_MACRXTXSR_LCARR_Pos 6104,431655
#define ETH_MACRXTXSR_LCARR_Msk 6105,431715
#define ETH_MACRXTXSR_LCARR 6106,431824
#define ETH_MACRXTXSR_NCARR_Pos 6107,431926
#define ETH_MACRXTXSR_NCARR_Msk 6108,431986
#define ETH_MACRXTXSR_NCARR 6109,432095
#define ETH_MACRXTXSR_TJT_Pos 6110,432192
#define ETH_MACRXTXSR_TJT_Msk 6111,432252
#define ETH_MACRXTXSR_TJT 6112,432359
#define ETH_MACPCSR_RWKFILTRST_Pos 6115,432538
#define ETH_MACPCSR_RWKFILTRST_Msk 6116,432599
#define ETH_MACPCSR_RWKFILTRST 6117,432711
#define ETH_MACPCSR_RWKPTR_Pos 6118,432851
#define ETH_MACPCSR_RWKPTR_Msk 6119,432912
#define ETH_MACPCSR_RWKPTR 6120,433021
#define ETH_MACPCSR_RWKPFE_Pos 6121,433135
#define ETH_MACPCSR_RWKPFE_Msk 6122,433196
#define ETH_MACPCSR_RWKPFE 6123,433304
#define ETH_MACPCSR_GLBLUCAST_Pos 6124,433430
#define ETH_MACPCSR_GLBLUCAST_Msk 6125,433490
#define ETH_MACPCSR_GLBLUCAST 6126,433601
#define ETH_MACPCSR_RWKPRCVD_Pos 6127,433703
#define ETH_MACPCSR_RWKPRCVD_Msk 6128,433763
#define ETH_MACPCSR_RWKPRCVD 6129,433873
#define ETH_MACPCSR_MGKPRCVD_Pos 6130,433990
#define ETH_MACPCSR_MGKPRCVD_Msk 6131,434050
#define ETH_MACPCSR_MGKPRCVD 6132,434160
#define ETH_MACPCSR_RWKPKTEN_Pos 6133,434268
#define ETH_MACPCSR_RWKPKTEN_Msk 6134,434328
#define ETH_MACPCSR_RWKPKTEN 6135,434438
#define ETH_MACPCSR_MGKPKTEN_Pos 6136,434553
#define ETH_MACPCSR_MGKPKTEN_Msk 6137,434613
#define ETH_MACPCSR_MGKPKTEN 6138,434723
#define ETH_MACPCSR_PWRDWN_Pos 6139,434829
#define ETH_MACPCSR_PWRDWN_Msk 6140,434889
#define ETH_MACPCSR_PWRDWN 6141,434997
#define ETH_MACRWUPFR_D_Pos 6144,435173
#define ETH_MACRWUPFR_D_Msk 6145,435233
#define ETH_MACRWUPFR_D 6146,435345
#define ETH_MACLCSR_LPITCSE_Pos 6149,435536
#define ETH_MACLCSR_LPITCSE_Msk 6150,435597
#define ETH_MACLCSR_LPITCSE 6151,435706
#define ETH_MACLCSR_LPITE_Pos 6152,435817
#define ETH_MACLCSR_LPITE_Msk 6153,435878
#define ETH_MACLCSR_LPITE 6154,435985
#define ETH_MACLCSR_LPITXA_Pos 6155,436088
#define ETH_MACLCSR_LPITXA_Msk 6156,436149
#define ETH_MACLCSR_LPITXA 6157,436257
#define ETH_MACLCSR_PLS_Pos 6158,436359
#define ETH_MACLCSR_PLS_Msk 6159,436420
#define ETH_MACLCSR_PLS 6160,436525
#define ETH_MACLCSR_LPIEN_Pos 6161,436627
#define ETH_MACLCSR_LPIEN_Msk 6162,436688
#define ETH_MACLCSR_LPIEN 6163,436795
#define ETH_MACLCSR_RLPIST_Pos 6164,436892
#define ETH_MACLCSR_RLPIST_Msk 6165,436952
#define ETH_MACLCSR_RLPIST 6166,437060
#define ETH_MACLCSR_TLPIST_Pos 6167,437164
#define ETH_MACLCSR_TLPIST_Msk 6168,437224
#define ETH_MACLCSR_TLPIST 6169,437332
#define ETH_MACLCSR_RLPIEX_Pos 6170,437437
#define ETH_MACLCSR_RLPIEX_Msk 6171,437497
#define ETH_MACLCSR_RLPIEX 6172,437605
#define ETH_MACLCSR_RLPIEN_Pos 6173,437708
#define ETH_MACLCSR_RLPIEN_Msk 6174,437768
#define ETH_MACLCSR_RLPIEN 6175,437876
#define ETH_MACLCSR_TLPIEX_Pos 6176,437980
#define ETH_MACLCSR_TLPIEX_Msk 6177,438040
#define ETH_MACLCSR_TLPIEX 6178,438148
#define ETH_MACLCSR_TLPIEN_Pos 6179,438252
#define ETH_MACLCSR_TLPIEN_Msk 6180,438312
#define ETH_MACLCSR_TLPIEN 6181,438420
#define ETH_MACLTCR_LST_Pos 6184,438594
#define ETH_MACLTCR_LST_Msk 6185,438655
#define ETH_MACLTCR_LST 6186,438762
#define ETH_MACLTCR_TWT_Pos 6187,438861
#define ETH_MACLTCR_TWT_Msk 6188,438921
#define ETH_MACLTCR_TWT 6189,439029
#define ETH_MACLETR_LPIET_Pos 6192,439194
#define ETH_MACLETR_LPIET_Msk 6193,439254
#define ETH_MACLETR_LPIET 6194,439365
#define ETH_MAC1USTCR_TIC1USCNTR_Pos 6197,439533
#define ETH_MAC1USTCR_TIC1USCNTR_Msk 6198,439593
#define ETH_MAC1USTCR_TIC1USCNTR 6199,439709
#define ETH_MACVR_USERVER_Pos 6202,439873
#define ETH_MACVR_USERVER_Msk 6203,439933
#define ETH_MACVR_USERVER 6204,440041
#define ETH_MACVR_SNPSVER_Pos 6205,440148
#define ETH_MACVR_SNPSVER_Msk 6206,440208
#define ETH_MACVR_SNPSVER 6207,440316
#define ETH_MACDR_TFCSTS_Pos 6210,440483
#define ETH_MACDR_TFCSTS_Msk 6211,440544
#define ETH_MACDR_TFCSTS 6212,440650
#define ETH_MACDR_TFCSTS_IDLE 6213,440774
#define ETH_MACDR_TFCSTS_WAIT_Pos 6214,440871
#define ETH_MACDR_TFCSTS_WAIT_Msk 6215,440932
#define ETH_MACDR_TFCSTS_WAIT 6216,441043
#define ETH_MACDR_TFCSTS_GENERATEPCP_Pos 6217,441206
#define ETH_MACDR_TFCSTS_GENERATEPCP_Msk 6218,441267
#define ETH_MACDR_TFCSTS_GENERATEPCP 6219,441385
#define ETH_MACDR_TFCSTS_TRASFERIP_Pos 6220,441530
#define ETH_MACDR_TFCSTS_TRASFERIP_Msk 6221,441591
#define ETH_MACDR_TFCSTS_TRASFERIP 6222,441707
#define ETH_MACDR_TPESTS_Pos 6223,441842
#define ETH_MACDR_TPESTS_Msk 6224,441903
#define ETH_MACDR_TPESTS 6225,442009
#define ETH_MACDR_RFCFCSTS_Pos 6226,442137
#define ETH_MACDR_RFCFCSTS_Msk 6227,442197
#define ETH_MACDR_RFCFCSTS 6228,442305
#define ETH_MACDR_RPESTS_Pos 6229,442431
#define ETH_MACDR_RPESTS_Msk 6230,442491
#define ETH_MACDR_RPESTS 6231,442597
#define ETH_MACHWF0R_ACTPHYSEL_Pos 6234,442784
#define ETH_MACHWF0R_ACTPHYSEL_Msk 6235,442845
#define ETH_MACHWF0R_ACTPHYSEL 6236,442957
#define ETH_MACHWF0R_ACTPHYSEL_MII 6237,443065
#define ETH_MACHWF0R_ACTPHYSEL_RMII_Pos 6238,443155
#define ETH_MACHWF0R_ACTPHYSEL_RMII_Msk 6239,443216
#define ETH_MACHWF0R_ACTPHYSEL_RMII 6240,443333
#define ETH_MACHWF0R_ACTPHYSEL_REVMII_Pos 6241,443431
#define ETH_MACHWF0R_ACTPHYSEL_REVMII_Msk 6242,443492
#define ETH_MACHWF0R_ACTPHYSEL_REVMII 6243,443611
#define ETH_MACHWF0R_SAVLANINS_Pos 6244,443713
#define ETH_MACHWF0R_SAVLANINS_Msk 6245,443774
#define ETH_MACHWF0R_SAVLANINS 6246,443886
#define ETH_MACHWF0R_TSSTSSEL_Pos 6247,444014
#define ETH_MACHWF0R_TSSTSSEL_Msk 6248,444075
#define ETH_MACHWF0R_TSSTSSEL 6249,444186
#define ETH_MACHWF0R_TSSTSSEL_INTERNAL_Pos 6250,444302
#define ETH_MACHWF0R_TSSTSSEL_INTERNAL_Msk 6251,444363
#define ETH_MACHWF0R_TSSTSSEL_INTERNAL 6252,444483
#define ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Pos 6253,444618
#define ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Msk 6254,444679
#define ETH_MACHWF0R_TSSTSSEL_EXTERNAL 6255,444799
#define ETH_MACHWF0R_TSSTSSEL_BOTH_Pos 6256,444934
#define ETH_MACHWF0R_TSSTSSEL_BOTH_Msk 6257,444995
#define ETH_MACHWF0R_TSSTSSEL_BOTH 6258,445111
#define ETH_MACHWF0R_MACADR64SEL_Pos 6259,445253
#define ETH_MACHWF0R_MACADR64SEL_Msk 6260,445314
#define ETH_MACHWF0R_MACADR64SEL 6261,445428
#define ETH_MACHWF0R_MACADR32SEL_Pos 6262,445548
#define ETH_MACHWF0R_MACADR32SEL_Msk 6263,445609
#define ETH_MACHWF0R_MACADR32SEL 6264,445723
#define ETH_MACHWF0R_ADDMACADRSEL_Pos 6265,445842
#define ETH_MACHWF0R_ADDMACADRSEL_Msk 6266,445903
#define ETH_MACHWF0R_ADDMACADRSEL 6267,446019
#define ETH_MACHWF0R_RXCOESEL_Pos 6268,446139
#define ETH_MACHWF0R_RXCOESEL_Msk 6269,446200
#define ETH_MACHWF0R_RXCOESEL 6270,446311
#define ETH_MACHWF0R_TXCOESEL_Pos 6271,446431
#define ETH_MACHWF0R_TXCOESEL_Msk 6272,446492
#define ETH_MACHWF0R_TXCOESEL 6273,446603
#define ETH_MACHWF0R_EEESEL_Pos 6274,446724
#define ETH_MACHWF0R_EEESEL_Msk 6275,446785
#define ETH_MACHWF0R_EEESEL 6276,446894
#define ETH_MACHWF0R_TSSEL_Pos 6277,447014
#define ETH_MACHWF0R_TSSEL_Msk 6278,447075
#define ETH_MACHWF0R_TSSEL 6279,447183
#define ETH_MACHWF0R_ARPOFFSEL_Pos 6280,447302
#define ETH_MACHWF0R_ARPOFFSEL_Msk 6281,447362
#define ETH_MACHWF0R_ARPOFFSEL 6282,447474
#define ETH_MACHWF0R_MMCSEL_Pos 6283,447582
#define ETH_MACHWF0R_MMCSEL_Msk 6284,447642
#define ETH_MACHWF0R_MMCSEL 6285,447751
#define ETH_MACHWF0R_MGKSEL_Pos 6286,447856
#define ETH_MACHWF0R_MGKSEL_Msk 6287,447916
#define ETH_MACHWF0R_MGKSEL 6288,448025
#define ETH_MACHWF0R_RWKSEL_Pos 6289,448135
#define ETH_MACHWF0R_RWKSEL_Msk 6290,448195
#define ETH_MACHWF0R_RWKSEL 6291,448304
#define ETH_MACHWF0R_SMASEL_Pos 6292,448423
#define ETH_MACHWF0R_SMASEL_Msk 6293,448483
#define ETH_MACHWF0R_SMASEL 6294,448592
#define ETH_MACHWF0R_VLHASH_Pos 6295,448699
#define ETH_MACHWF0R_VLHASH_Msk 6296,448759
#define ETH_MACHWF0R_VLHASH 6297,448868
#define ETH_MACHWF0R_PCSSEL_Pos 6298,448980
#define ETH_MACHWF0R_PCSSEL_Msk 6299,449040
#define ETH_MACHWF0R_PCSSEL 6300,449149
#define ETH_MACHWF0R_HDSEL_Pos 6301,449285
#define ETH_MACHWF0R_HDSEL_Msk 6302,449345
#define ETH_MACHWF0R_HDSEL 6303,449453
#define ETH_MACHWF0R_GMIISEL_Pos 6304,449559
#define ETH_MACHWF0R_GMIISEL_Msk 6305,449619
#define ETH_MACHWF0R_GMIISEL 6306,449729
#define ETH_MACHWF0R_MIISEL_Pos 6307,449833
#define ETH_MACHWF0R_MIISEL_Msk 6308,449893
#define ETH_MACHWF0R_MIISEL 6309,450002
#define ETH_MACHWF1R_L3L4FNUM_Pos 6312,450173
#define ETH_MACHWF1R_L3L4FNUM_Msk 6313,450234
#define ETH_MACHWF1R_L3L4FNUM 6314,450345
#define ETH_MACHWF1R_HASHTBLSZ_Pos 6315,450465
#define ETH_MACHWF1R_HASHTBLSZ_Msk 6316,450526
#define ETH_MACHWF1R_HASHTBLSZ 6317,450638
#define ETH_MACHWF1R_AVSEL_Pos 6318,450742
#define ETH_MACHWF1R_AVSEL_Msk 6319,450803
#define ETH_MACHWF1R_AVSEL 6320,450911
#define ETH_MACHWF1R_DBGMEMA_Pos 6321,451016
#define ETH_MACHWF1R_DBGMEMA_Msk 6322,451077
#define ETH_MACHWF1R_DBGMEMA 6323,451187
#define ETH_MACHWF1R_TSOEN_Pos 6324,451304
#define ETH_MACHWF1R_TSOEN_Msk 6325,451365
#define ETH_MACHWF1R_TSOEN 6326,451473
#define ETH_MACHWF1R_SPHEN_Pos 6327,451591
#define ETH_MACHWF1R_SPHEN_Msk 6328,451652
#define ETH_MACHWF1R_SPHEN 6329,451760
#define ETH_MACHWF1R_DCBEN_Pos 6330,451874
#define ETH_MACHWF1R_DCBEN_Msk 6331,451935
#define ETH_MACHWF1R_DCBEN 6332,452043
#define ETH_MACHWF1R_ADDR64_Pos 6333,452148
#define ETH_MACHWF1R_ADDR64_Msk 6334,452209
#define ETH_MACHWF1R_ADDR64 6335,452318
#define ETH_MACHWF1R_ADDR64_32 6336,452418
#define ETH_MACHWF1R_ADDR64_40 6337,452527
#define ETH_MACHWF1R_ADDR64_48 6338,452636
#define ETH_MACHWF1R_ADVTHWORD_Pos 6339,452745
#define ETH_MACHWF1R_ADVTHWORD_Msk 6340,452806
#define ETH_MACHWF1R_ADVTHWORD 6341,452918
#define ETH_MACHWF1R_PTOEN_Pos 6342,453042
#define ETH_MACHWF1R_PTOEN_Msk 6343,453103
#define ETH_MACHWF1R_PTOEN 6344,453211
#define ETH_MACHWF1R_OSTEN_Pos 6345,453316
#define ETH_MACHWF1R_OSTEN_Msk 6346,453377
#define ETH_MACHWF1R_OSTEN 6347,453485
#define ETH_MACHWF1R_TXFIFOSIZE_Pos 6348,453600
#define ETH_MACHWF1R_TXFIFOSIZE_Msk 6349,453660
#define ETH_MACHWF1R_TXFIFOSIZE 6350,453774
#define ETH_MACHWF1R_RXFIFOSIZE_Pos 6351,453886
#define ETH_MACHWF1R_RXFIFOSIZE_Msk 6352,453946
#define ETH_MACHWF1R_RXFIFOSIZE 6353,454060
#define ETH_MACHWF2R_AUXSNAPNUM_Pos 6356,454233
#define ETH_MACHWF2R_AUXSNAPNUM_Msk 6357,454294
#define ETH_MACHWF2R_AUXSNAPNUM 6358,454407
#define ETH_MACHWF2R_PPSOUTNUM_Pos 6359,454532
#define ETH_MACHWF2R_PPSOUTNUM_Msk 6360,454593
#define ETH_MACHWF2R_PPSOUTNUM 6361,454705
#define ETH_MACHWF2R_TXCHCNT_Pos 6362,454816
#define ETH_MACHWF2R_TXCHCNT_Msk 6363,454877
#define ETH_MACHWF2R_TXCHCNT 6364,454987
#define ETH_MACHWF2R_RXCHCNT_Pos 6365,455105
#define ETH_MACHWF2R_RXCHCNT_Msk 6366,455166
#define ETH_MACHWF2R_RXCHCNT 6367,455276
#define ETH_MACHWF2R_TXQCNT_Pos 6368,455393
#define ETH_MACHWF2R_TXQCNT_Msk 6369,455453
#define ETH_MACHWF2R_TXQCNT 6370,455562
#define ETH_MACHWF2R_RXQCNT_Pos 6371,455678
#define ETH_MACHWF2R_RXQCNT_Msk 6372,455738
#define ETH_MACHWF2R_RXQCNT 6373,455847
#define ETH_MACMDIOAR_PSE_Pos 6376,456025
#define ETH_MACMDIOAR_PSE_Msk 6377,456086
#define ETH_MACMDIOAR_PSE 6378,456193
#define ETH_MACMDIOAR_BTB_Pos 6379,456307
#define ETH_MACMDIOAR_BTB_Msk 6380,456368
#define ETH_MACMDIOAR_BTB 6381,456475
#define ETH_MACMDIOAR_PA_Pos 6382,456587
#define ETH_MACMDIOAR_PA_Msk 6383,456648
#define ETH_MACMDIOAR_PA 6384,456755
#define ETH_MACMDIOAR_RDA_Pos 6385,456864
#define ETH_MACMDIOAR_RDA_Msk 6386,456925
#define ETH_MACMDIOAR_RDA 6387,457033
#define ETH_MACMDIOAR_NTC_Pos 6388,457143
#define ETH_MACMDIOAR_NTC_Msk 6389,457204
#define ETH_MACMDIOAR_NTC 6390,457311
#define ETH_MACMDIOAR_CR_Pos 6391,457423
#define ETH_MACMDIOAR_CR_Msk 6392,457483
#define ETH_MACMDIOAR_CR 6393,457589
#define ETH_MACMDIOAR_CR_DIV42 6394,457691
#define ETH_MACMDIOAR_CR_DIV62_Pos 6395,457790
#define ETH_MACMDIOAR_CR_DIV62_Msk 6396,457850
#define ETH_MACMDIOAR_CR_DIV62 6397,457962
#define ETH_MACMDIOAR_CR_DIV16_Pos 6398,458063
#define ETH_MACMDIOAR_CR_DIV16_Msk 6399,458123
#define ETH_MACMDIOAR_CR_DIV16 6400,458235
#define ETH_MACMDIOAR_CR_DIV26_Pos 6401,458336
#define ETH_MACMDIOAR_CR_DIV26_Msk 6402,458396
#define ETH_MACMDIOAR_CR_DIV26 6403,458508
#define ETH_MACMDIOAR_CR_DIV102_Pos 6404,458609
#define ETH_MACMDIOAR_CR_DIV102_Msk 6405,458670
#define ETH_MACMDIOAR_CR_DIV102 6406,458783
#define ETH_MACMDIOAR_CR_DIV124_Pos 6407,458886
#define ETH_MACMDIOAR_CR_DIV124_Msk 6408,458946
#define ETH_MACMDIOAR_CR_DIV124 6409,459059
#define ETH_MACMDIOAR_CR_DIV4AR_Pos 6410,459162
#define ETH_MACMDIOAR_CR_DIV4AR_Msk 6411,459223
#define ETH_MACMDIOAR_CR_DIV4AR 6412,459336
#define ETH_MACMDIOAR_CR_DIV6AR_Pos 6413,459478
#define ETH_MACMDIOAR_CR_DIV6AR_Msk 6414,459538
#define ETH_MACMDIOAR_CR_DIV6AR 6415,459651
#define ETH_MACMDIOAR_CR_DIV8AR_Pos 6416,459793
#define ETH_MACMDIOAR_CR_DIV8AR_Msk 6417,459853
#define ETH_MACMDIOAR_CR_DIV8AR 6418,459966
#define ETH_MACMDIOAR_CR_DIV10AR_Pos 6419,460108
#define ETH_MACMDIOAR_CR_DIV10AR_Msk 6420,460168
#define ETH_MACMDIOAR_CR_DIV10AR 6421,460282
#define ETH_MACMDIOAR_CR_DIV12AR_Pos 6422,460426
#define ETH_MACMDIOAR_CR_DIV12AR_Msk 6423,460487
#define ETH_MACMDIOAR_CR_DIV12AR 6424,460601
#define ETH_MACMDIOAR_CR_DIV14AR_Pos 6425,460745
#define ETH_MACMDIOAR_CR_DIV14AR_Msk 6426,460805
#define ETH_MACMDIOAR_CR_DIV14AR 6427,460919
#define ETH_MACMDIOAR_CR_DIV16AR_Pos 6428,461063
#define ETH_MACMDIOAR_CR_DIV16AR_Msk 6429,461123
#define ETH_MACMDIOAR_CR_DIV16AR 6430,461237
#define ETH_MACMDIOAR_CR_DIV18AR_Pos 6431,461381
#define ETH_MACMDIOAR_CR_DIV18AR_Msk 6432,461441
#define ETH_MACMDIOAR_CR_DIV18AR 6433,461555
#define ETH_MACMDIOAR_SKAP_Pos 6434,461699
#define ETH_MACMDIOAR_SKAP_Msk 6435,461759
#define ETH_MACMDIOAR_SKAP 6436,461867
#define ETH_MACMDIOAR_MOC_Pos 6437,461973
#define ETH_MACMDIOAR_MOC_Msk 6438,462033
#define ETH_MACMDIOAR_MOC 6439,462140
#define ETH_MACMDIOAR_MOC_WR_Pos 6440,462248
#define ETH_MACMDIOAR_MOC_WR_Msk 6441,462308
#define ETH_MACMDIOAR_MOC_WR 6442,462418
#define ETH_MACMDIOAR_MOC_PRDIA_Pos 6443,462510
#define ETH_MACMDIOAR_MOC_PRDIA_Msk 6444,462570
#define ETH_MACMDIOAR_MOC_PRDIA 6445,462683
#define ETH_MACMDIOAR_MOC_RD_Pos 6446,462818
#define ETH_MACMDIOAR_MOC_RD_Msk 6447,462878
#define ETH_MACMDIOAR_MOC_RD 6448,462988
#define ETH_MACMDIOAR_C45E_Pos 6449,463079
#define ETH_MACMDIOAR_C45E_Msk 6450,463139
#define ETH_MACMDIOAR_C45E 6451,463247
#define ETH_MACMDIOAR_MB_Pos 6452,463354
#define ETH_MACMDIOAR_MB_Msk 6453,463414
#define ETH_MACMDIOAR_MB 6454,463520
#define ETH_MACMDIODR_RA_Pos 6457,463675
#define ETH_MACMDIODR_RA_Msk 6458,463736
#define ETH_MACMDIODR_RA 6459,463845
#define ETH_MACMDIODR_MD_Pos 6460,463948
#define ETH_MACMDIODR_MD_Msk 6461,464008
#define ETH_MACMDIODR_MD 6462,464117
#define ETH_MACARPAR_ARPPA_Pos 6465,464270
#define ETH_MACARPAR_ARPPA_Msk 6466,464331
#define ETH_MACARPAR_ARPPA 6467,464447
#define ETH_MACA0HR_AE_Pos 6470,464622
#define ETH_MACA0HR_AE_Msk 6471,464683
#define ETH_MACA0HR_AE 6472,464787
#define ETH_MACA0HR_ADDRHI_Pos 6473,464881
#define ETH_MACA0HR_ADDRHI_Msk 6474,464941
#define ETH_MACA0HR_ADDRHI 6475,465052
#define ETH_MACA0LR_ADDRLO_Pos 6478,465215
#define ETH_MACA0LR_ADDRLO_Msk 6479,465275
#define ETH_MACA0LR_ADDRLO 6480,465390
#define ETH_MACA1HR_AE_Pos 6483,465554
#define ETH_MACA1HR_AE_Msk 6484,465615
#define ETH_MACA1HR_AE 6485,465719
#define ETH_MACA1HR_SA_Pos 6486,465813
#define ETH_MACA1HR_SA_Msk 6487,465874
#define ETH_MACA1HR_SA 6488,465978
#define ETH_MACA1HR_MBC_Pos 6489,466073
#define ETH_MACA1HR_MBC_Msk 6490,466134
#define ETH_MACA1HR_MBC 6491,466240
#define ETH_MACA1HR_ADDRHI_Pos 6492,466339
#define ETH_MACA1HR_ADDRHI_Msk 6493,466399
#define ETH_MACA1HR_ADDRHI 6494,466510
#define ETH_MACA1LR_ADDRLO_Pos 6497,466673
#define ETH_MACA1LR_ADDRLO_Msk 6498,466733
#define ETH_MACA1LR_ADDRLO 6499,466848
#define ETH_MACA2HR_AE_Pos 6502,467012
#define ETH_MACA2HR_AE_Msk 6503,467073
#define ETH_MACA2HR_AE 6504,467177
#define ETH_MACA2HR_SA_Pos 6505,467271
#define ETH_MACA2HR_SA_Msk 6506,467332
#define ETH_MACA2HR_SA 6507,467436
#define ETH_MACA2HR_MBC_Pos 6508,467531
#define ETH_MACA2HR_MBC_Msk 6509,467592
#define ETH_MACA2HR_MBC 6510,467698
#define ETH_MACA2HR_ADDRHI_Pos 6511,467797
#define ETH_MACA2HR_ADDRHI_Msk 6512,467857
#define ETH_MACA2HR_ADDRHI 6513,467968
#define ETH_MACA2LR_ADDRLO_Pos 6516,468131
#define ETH_MACA2LR_ADDRLO_Msk 6517,468191
#define ETH_MACA2LR_ADDRLO 6518,468306
#define ETH_MACA3HR_AE_Pos 6521,468470
#define ETH_MACA3HR_AE_Msk 6522,468531
#define ETH_MACA3HR_AE 6523,468635
#define ETH_MACA3HR_SA_Pos 6524,468729
#define ETH_MACA3HR_SA_Msk 6525,468790
#define ETH_MACA3HR_SA 6526,468894
#define ETH_MACA3HR_MBC_Pos 6527,468989
#define ETH_MACA3HR_MBC_Msk 6528,469050
#define ETH_MACA3HR_MBC 6529,469156
#define ETH_MACA3HR_ADDRHI_Pos 6530,469255
#define ETH_MACA3HR_ADDRHI_Msk 6531,469315
#define ETH_MACA3HR_ADDRHI 6532,469426
#define ETH_MACA3LR_ADDRLO_Pos 6535,469589
#define ETH_MACA3LR_ADDRLO_Msk 6536,469649
#define ETH_MACA3LR_ADDRLO 6537,469764
#define ETH_MACAHR_AE_Pos 6540,469926
#define ETH_MACAHR_AE_Msk 6541,469987
#define ETH_MACAHR_AE 6542,470090
#define ETH_MACAHR_SA_Pos 6543,470191
#define ETH_MACAHR_SA_Msk 6544,470252
#define ETH_MACAHR_SA 6545,470355
#define ETH_MACAHR_MBC_Pos 6546,470456
#define ETH_MACAHR_MBC_Msk 6547,470517
#define ETH_MACAHR_MBC 6548,470622
#define ETH_MACAHR_MBC_HBITS15_8 6549,470780
#define ETH_MACAHR_MBC_HBITS7_0 6550,470904
#define ETH_MACAHR_MBC_LBITS31_24 6551,471027
#define ETH_MACAHR_MBC_LBITS23_16 6552,471151
#define ETH_MACAHR_MBC_LBITS15_8 6553,471275
#define ETH_MACAHR_MBC_LBITS7_0 6554,471398
#define ETH_MACAHR_MACAH_Pos 6555,471520
#define ETH_MACAHR_MACAH_Msk 6556,471580
#define ETH_MACAHR_MACAH 6557,471689
#define ETH_MACALR_MACAL_Pos 6560,471854
#define ETH_MACALR_MACAL_Msk 6561,471914
#define ETH_MACALR_MACAL 6562,472027
#define ETH_MMCCR_UCDBC_Pos 6565,472187
#define ETH_MMCCR_UCDBC_Msk 6566,472247
#define ETH_MMCCR_UCDBC 6567,472352
#define ETH_MMCCR_CNTPRSTLVL_Pos 6568,472484
#define ETH_MMCCR_CNTPRSTLVL_Msk 6569,472544
#define ETH_MMCCR_CNTPRSTLVL 6570,472654
#define ETH_MMCCR_CNTPRST_Pos 6571,472758
#define ETH_MMCCR_CNTPRST_Msk 6572,472818
#define ETH_MMCCR_CNTPRST 6573,472925
#define ETH_MMCCR_CNTFREEZ_Pos 6574,473024
#define ETH_MMCCR_CNTFREEZ_Msk 6575,473084
#define ETH_MMCCR_CNTFREEZ 6576,473192
#define ETH_MMCCR_RSTONRD_Pos 6577,473296
#define ETH_MMCCR_RSTONRD_Msk 6578,473356
#define ETH_MMCCR_RSTONRD 6579,473463
#define ETH_MMCCR_CNTSTOPRO_Pos 6580,473561
#define ETH_MMCCR_CNTSTOPRO_Msk 6581,473621
#define ETH_MMCCR_CNTSTOPRO 6582,473730
#define ETH_MMCCR_CNTRST_Pos 6583,473838
#define ETH_MMCCR_CNTRST_Msk 6584,473898
#define ETH_MMCCR_CNTRST 6585,474004
#define ETH_MMCRIR_RXLPITRCIS_Pos 6588,474165
#define ETH_MMCRIR_RXLPITRCIS_Msk 6589,474226
#define ETH_MMCRIR_RXLPITRCIS 6590,474337
#define ETH_MMCRIR_RXLPIUSCIS_Pos 6591,474477
#define ETH_MMCRIR_RXLPIUSCIS_Msk 6592,474538
#define ETH_MMCRIR_RXLPIUSCIS 6593,474649
#define ETH_MMCRIR_RXUCGPIS_Pos 6594,474790
#define ETH_MMCRIR_RXUCGPIS_Msk 6595,474851
#define ETH_MMCRIR_RXUCGPIS 6596,474960
#define ETH_MMCRIR_RXALGNERPIS_Pos 6597,475103
#define ETH_MMCRIR_RXALGNERPIS_Msk 6598,475163
#define ETH_MMCRIR_RXALGNERPIS 6599,475275
#define ETH_MMCRIR_RXCRCERPIS_Pos 6600,475424
#define ETH_MMCRIR_RXCRCERPIS_Msk 6601,475484
#define ETH_MMCRIR_RXCRCERPIS 6602,475595
#define ETH_MMCTIR_TXLPITRCIS_Pos 6605,475800
#define ETH_MMCTIR_TXLPITRCIS_Msk 6606,475861
#define ETH_MMCTIR_TXLPITRCIS 6607,475972
#define ETH_MMCTIR_TXLPIUSCIS_Pos 6608,476113
#define ETH_MMCTIR_TXLPIUSCIS_Msk 6609,476174
#define ETH_MMCTIR_TXLPIUSCIS 6610,476285
#define ETH_MMCTIR_TXGPKTIS_Pos 6611,476427
#define ETH_MMCTIR_TXGPKTIS_Msk 6612,476488
#define ETH_MMCTIR_TXGPKTIS 6613,476597
#define ETH_MMCTIR_TXMCOLGPIS_Pos 6614,476733
#define ETH_MMCTIR_TXMCOLGPIS_Msk 6615,476794
#define ETH_MMCTIR_TXMCOLGPIS 6616,476905
#define ETH_MMCTIR_TXSCOLGPIS_Pos 6617,477062
#define ETH_MMCTIR_TXSCOLGPIS_Msk 6618,477123
#define ETH_MMCTIR_TXSCOLGPIS 6619,477234
#define ETH_MMCRIMR_RXLPITRCIM_Pos 6622,477457
#define ETH_MMCRIMR_RXLPITRCIM_Msk 6623,477518
#define ETH_MMCRIMR_RXLPITRCIM 6624,477630
#define ETH_MMCRIMR_RXLPIUSCIM_Pos 6625,477769
#define ETH_MMCRIMR_RXLPIUSCIM_Msk 6626,477830
#define ETH_MMCRIMR_RXLPIUSCIM 6627,477942
#define ETH_MMCRIMR_RXUCGPIM_Pos 6628,478082
#define ETH_MMCRIMR_RXUCGPIM_Msk 6629,478143
#define ETH_MMCRIMR_RXUCGPIM 6630,478253
#define ETH_MMCRIMR_RXALGNERPIM_Pos 6631,478395
#define ETH_MMCRIMR_RXALGNERPIM_Msk 6632,478455
#define ETH_MMCRIMR_RXALGNERPIM 6633,478568
#define ETH_MMCRIMR_RXCRCERPIM_Pos 6634,478716
#define ETH_MMCRIMR_RXCRCERPIM_Msk 6635,478776
#define ETH_MMCRIMR_RXCRCERPIM 6636,478888
#define ETH_MMCTIMR_TXLPITRCIM_Pos 6639,479097
#define ETH_MMCTIMR_TXLPITRCIM_Msk 6640,479158
#define ETH_MMCTIMR_TXLPITRCIM 6641,479270
#define ETH_MMCTIMR_TXLPIUSCIM_Pos 6642,479409
#define ETH_MMCTIMR_TXLPIUSCIM_Msk 6643,479470
#define ETH_MMCTIMR_TXLPIUSCIM 6644,479582
#define ETH_MMCTIMR_TXGPKTIM_Pos 6645,479722
#define ETH_MMCTIMR_TXGPKTIM_Msk 6646,479783
#define ETH_MMCTIMR_TXGPKTIM 6647,479893
#define ETH_MMCTIMR_TXMCOLGPIM_Pos 6648,480027
#define ETH_MMCTIMR_TXMCOLGPIM_Msk 6649,480088
#define ETH_MMCTIMR_TXMCOLGPIM 6650,480200
#define ETH_MMCTIMR_TXSCOLGPIM_Pos 6651,480356
#define ETH_MMCTIMR_TXSCOLGPIM_Msk 6652,480417
#define ETH_MMCTIMR_TXSCOLGPIM 6653,480529
#define ETH_MMCTSCGPR_TXSNGLCOLG_Pos 6656,480766
#define ETH_MMCTSCGPR_TXSNGLCOLG_msk 6657,480826
#define ETH_MMCTSCGPR_TXSNGLCOLG 6658,480948
#define ETH_MMCTMCGPR_TXMULTCOLG_Pos 6661,481156
#define ETH_MMCTMCGPR_TXMULTCOLG_msk 6662,481216
#define ETH_MMCTMCGPR_TXMULTCOLG 6663,481338
#define ETH_MMCTPCGR_TXPKTG_Pos 6666,481534
#define ETH_MMCTPCGR_TXPKTG_msk 6667,481594
#define ETH_MMCTPCGR_TXPKTG 6668,481711
#define ETH_MMCRCRCEPR_RXCRCERR_Pos 6671,481888
#define ETH_MMCRCRCEPR_RXCRCERR_msk 6672,481948
#define ETH_MMCRCRCEPR_RXCRCERR 6673,482069
#define ETH_MMCRAEPR_RXALGNERR_Pos 6676,482256
#define ETH_MMCRAEPR_RXALGNERR_msk 6677,482316
#define ETH_MMCRAEPR_RXALGNERR 6678,482436
#define ETH_MMCRUPGR_RXUCASTG_Pos 6681,482625
#define ETH_MMCRUPGR_RXUCASTG_msk 6682,482685
#define ETH_MMCRUPGR_RXUCASTG 6683,482804
#define ETH_MMCTLPIMSTR_TXLPIUSC_Pos 6686,482990
#define ETH_MMCTLPIMSTR_TXLPIUSC_msk 6687,483050
#define ETH_MMCTLPIMSTR_TXLPIUSC 6688,483172
#define ETH_MMCTLPITCR_TXLPITRC_Pos 6691,483366
#define ETH_MMCTLPITCR_TXLPITRC_msk 6692,483426
#define ETH_MMCTLPITCR_TXLPITRC 6693,483547
#define ETH_MMCRLPIMSTR_RXLPIUSC_Pos 6696,483739
#define ETH_MMCRLPIMSTR_RXLPIUSC_msk 6697,483799
#define ETH_MMCRLPIMSTR_RXLPIUSC 6698,483921
#define ETH_MMCRLPITCR_RXLPITRC_Pos 6701,484115
#define ETH_MMCRLPITCR_RXLPITRC_msk 6702,484175
#define ETH_MMCRLPITCR_RXLPITRC 6703,484296
#define ETH_MACL3L4CR_L4DPIM_Pos 6706,484475
#define ETH_MACL3L4CR_L4DPIM_Msk 6707,484536
#define ETH_MACL3L4CR_L4DPIM 6708,484646
#define ETH_MACL3L4CR_L4DPM_Pos 6709,484778
#define ETH_MACL3L4CR_L4DPM_Msk 6710,484839
#define ETH_MACL3L4CR_L4DPM 6711,484948
#define ETH_MACL3L4CR_L4SPIM_Pos 6712,485072
#define ETH_MACL3L4CR_L4SPIM_Msk 6713,485133
#define ETH_MACL3L4CR_L4SPIM 6714,485243
#define ETH_MACL3L4CR_L4SPM_Pos 6715,485370
#define ETH_MACL3L4CR_L4SPM_Msk 6716,485431
#define ETH_MACL3L4CR_L4SPM 6717,485540
#define ETH_MACL3L4CR_L4PEN_Pos 6718,485659
#define ETH_MACL3L4CR_L4PEN_Msk 6719,485720
#define ETH_MACL3L4CR_L4PEN 6720,485829
#define ETH_MACL3L4CR_L3HDBM_Pos 6721,485939
#define ETH_MACL3L4CR_L3HDBM_Msk 6722,486000
#define ETH_MACL3L4CR_L3HDBM 6723,486111
#define ETH_MACL3L4CR_L3HSBM_Pos 6724,486229
#define ETH_MACL3L4CR_L3HSBM_Msk 6725,486289
#define ETH_MACL3L4CR_L3HSBM 6726,486400
#define ETH_MACL3L4CR_L3DAIM_Pos 6727,486518
#define ETH_MACL3L4CR_L3DAIM_Msk 6728,486578
#define ETH_MACL3L4CR_L3DAIM 6729,486688
#define ETH_MACL3L4CR_L3DAM_Pos 6730,486809
#define ETH_MACL3L4CR_L3DAM_Msk 6731,486869
#define ETH_MACL3L4CR_L3DAM 6732,486978
#define ETH_MACL3L4CR_L3SAIM_Pos 6733,487091
#define ETH_MACL3L4CR_L3SAIM_Msk 6734,487151
#define ETH_MACL3L4CR_L3SAIM 6735,487261
#define ETH_MACL3L4CR_L3SAM_Pos 6736,487382
#define ETH_MACL3L4CR_L3SAM_Msk 6737,487442
#define ETH_MACL3L4CR_L3SAM 6738,487551
#define ETH_MACL3L4CR_L3PEN_Pos 6739,487663
#define ETH_MACL3L4CR_L3PEN_Msk 6740,487723
#define ETH_MACL3L4CR_L3PEN 6741,487832
#define ETH_MACL4AR_L4DP_Pos 6744,488003
#define ETH_MACL4AR_L4DP_Msk 6745,488064
#define ETH_MACL4AR_L4DP 6746,488173
#define ETH_MACL4AR_L4SP_Pos 6747,488297
#define ETH_MACL4AR_L4SP_Msk 6748,488357
#define ETH_MACL4AR_L4SP 6749,488466
#define ETH_MACL3A0R_L3A0_Pos 6752,488647
#define ETH_MACL3A0R_L3A0_Msk 6753,488707
#define ETH_MACL3A0R_L3A0 6754,488821
#define ETH_MACL3A1R_L3A1_Pos 6757,488993
#define ETH_MACL3A1R_L3A1_Msk 6758,489053
#define ETH_MACL3A1R_L3A1 6759,489167
#define ETH_MACL3A2R_L3A2_Pos 6762,489339
#define ETH_MACL3A2R_L3A2_Msk 6763,489399
#define ETH_MACL3A2R_L3A2 6764,489513
#define ETH_MACL3A3R_L3A3_Pos 6767,489685
#define ETH_MACL3A3R_L3A3_Msk 6768,489745
#define ETH_MACL3A3R_L3A3 6769,489859
#define ETH_MACTSCR_TXTSSTSM_Pos 6772,490037
#define ETH_MACTSCR_TXTSSTSM_Msk 6773,490098
#define ETH_MACTSCR_TXTSSTSM 6774,490208
#define ETH_MACTSCR_CSC_Pos 6775,490326
#define ETH_MACTSCR_CSC_Msk 6776,490387
#define ETH_MACTSCR_CSC 6777,490492
#define ETH_MACTSCR_TSENMACADDR_Pos 6778,490642
#define ETH_MACTSCR_TSENMACADDR_Msk 6779,490703
#define ETH_MACTSCR_TSENMACADDR 6780,490816
#define ETH_MACTSCR_SNAPTYPSEL_Pos 6781,490950
#define ETH_MACTSCR_SNAPTYPSEL_Msk 6782,491011
#define ETH_MACTSCR_SNAPTYPSEL 6783,491123
#define ETH_MACTSCR_TSMSTRENA_Pos 6784,491252
#define ETH_MACTSCR_TSMSTRENA_Msk 6785,491313
#define ETH_MACTSCR_TSMSTRENA 6786,491424
#define ETH_MACTSCR_TSEVNTENA_Pos 6787,491560
#define ETH_MACTSCR_TSEVNTENA_Msk 6788,491621
#define ETH_MACTSCR_TSEVNTENA 6789,491732
#define ETH_MACTSCR_TSIPV4ENA_Pos 6790,491865
#define ETH_MACTSCR_TSIPV4ENA_Msk 6791,491926
#define ETH_MACTSCR_TSIPV4ENA 6792,492037
#define ETH_MACTSCR_TSIPV6ENA_Pos 6793,492177
#define ETH_MACTSCR_TSIPV6ENA_Msk 6794,492238
#define ETH_MACTSCR_TSIPV6ENA 6795,492349
#define ETH_MACTSCR_TSIPENA_Pos 6796,492489
#define ETH_MACTSCR_TSIPENA_Msk 6797,492550
#define ETH_MACTSCR_TSIPENA 6798,492659
#define ETH_MACTSCR_TSVER2ENA_Pos 6799,492792
#define ETH_MACTSCR_TSVER2ENA_Msk 6800,492853
#define ETH_MACTSCR_TSVER2ENA 6801,492964
#define ETH_MACTSCR_TSCTRLSSR_Pos 6802,493102
#define ETH_MACTSCR_TSCTRLSSR_Msk 6803,493162
#define ETH_MACTSCR_TSCTRLSSR 6804,493273
#define ETH_MACTSCR_TSENALL_Pos 6805,493406
#define ETH_MACTSCR_TSENALL_Msk 6806,493466
#define ETH_MACTSCR_TSENALL 6807,493575
#define ETH_MACTSCR_TSADDREG_Pos 6808,493694
#define ETH_MACTSCR_TSADDREG_Msk 6809,493754
#define ETH_MACTSCR_TSADDREG 6810,493864
#define ETH_MACTSCR_TSUPDT_Pos 6811,493974
#define ETH_MACTSCR_TSUPDT_Msk 6812,494034
#define ETH_MACTSCR_TSUPDT 6813,494142
#define ETH_MACTSCR_TSINIT_Pos 6814,494244
#define ETH_MACTSCR_TSINIT_Msk 6815,494304
#define ETH_MACTSCR_TSINIT 6816,494412
#define ETH_MACTSCR_TSCFUPDT_Pos 6817,494519
#define ETH_MACTSCR_TSCFUPDT_Msk 6818,494579
#define ETH_MACTSCR_TSCFUPDT 6819,494689
#define ETH_MACTSCR_TSENA_Pos 6820,494807
#define ETH_MACTSCR_TSENA_Msk 6821,494867
#define ETH_MACTSCR_TSENA 6822,494974
#define ETH_MACMACSSIR_SSINC_Pos 6825,495146
#define ETH_MACMACSSIR_SSINC_Msk 6826,495207
#define ETH_MACMACSSIR_SSINC 6827,495318
#define ETH_MACMACSSIR_SNSINC_Pos 6828,495432
#define ETH_MACMACSSIR_SNSINC_Msk 6829,495492
#define ETH_MACMACSSIR_SNSINC 6830,495604
#define ETH_MACSTSR_TSS_Pos 6833,495793
#define ETH_MACSTSR_TSS_Msk 6834,495853
#define ETH_MACSTSR_TSS 6835,495965
#define ETH_MACSTNR_TSSS_Pos 6838,496138
#define ETH_MACSTNR_TSSS_Msk 6839,496198
#define ETH_MACSTNR_TSSS 6840,496311
#define ETH_MACSTSUR_TSS_Pos 6843,496493
#define ETH_MACSTSUR_TSS_Msk 6844,496553
#define ETH_MACSTSUR_TSS 6845,496666
#define ETH_MACSTNUR_ADDSUB_Pos 6848,496848
#define ETH_MACSTNUR_ADDSUB_Msk 6849,496909
#define ETH_MACSTNUR_ADDSUB 6850,497018
#define ETH_MACSTNUR_TSSS_Pos 6851,497125
#define ETH_MACSTNUR_TSSS_Msk 6852,497185
#define ETH_MACSTNUR_TSSS 6853,497299
#define ETH_MACTSAR_TSAR_Pos 6856,497472
#define ETH_MACTSAR_TSAR_Msk 6857,497532
#define ETH_MACTSAR_TSAR 6858,497645
#define ETH_MACTSSR_ATSNS_Pos 6861,497821
#define ETH_MACTSSR_ATSNS_Msk 6862,497882
#define ETH_MACTSSR_ATSNS 6863,497990
#define ETH_MACTSSR_ATSSTM_Pos 6864,498114
#define ETH_MACTSSR_ATSSTM_Msk 6865,498175
#define ETH_MACTSSR_ATSSTM 6866,498283
#define ETH_MACTSSR_ATSSTN_Pos 6867,498412
#define ETH_MACTSSR_ATSSTN_Msk 6868,498473
#define ETH_MACTSSR_ATSSTN 6869,498581
#define ETH_MACTSSR_TXTSSIS_Pos 6870,498714
#define ETH_MACTSSR_TXTSSIS_Msk 6871,498775
#define ETH_MACTSSR_TXTSSIS 6872,498884
#define ETH_MACTSSR_TSTRGTERR0_Pos 6873,499007
#define ETH_MACTSSR_TSTRGTERR0_Msk 6874,499067
#define ETH_MACTSSR_TSTRGTERR0 6875,499179
#define ETH_MACTSSR_AUXTSTRIG_Pos 6876,499296
#define ETH_MACTSSR_AUXTSTRIG_Msk 6877,499356
#define ETH_MACTSSR_AUXTSTRIG 6878,499467
#define ETH_MACTSSR_TSTARGT0_Pos 6879,499591
#define ETH_MACTSSR_TSTARGT0_Msk 6880,499651
#define ETH_MACTSSR_TSTARGT0 6881,499761
#define ETH_MACTSSR_TSSOVF_Pos 6882,499878
#define ETH_MACTSSR_TSSOVF_Msk 6883,499938
#define ETH_MACTSSR_TSSOVF 6884,500046
#define ETH_MACTTSSNR_TXTSSMIS_Pos 6887,500240
#define ETH_MACTTSSNR_TXTSSMIS_Msk 6888,500301
#define ETH_MACTTSSNR_TXTSSMIS 6889,500413
#define ETH_MACTTSSNR_TXTSSLO_Pos 6890,500535
#define ETH_MACTTSSNR_TXTSSLO_Msk 6891,500595
#define ETH_MACTTSSNR_TXTSSLO 6892,500713
#define ETH_MACTTSSSR_TXTSSHI_Pos 6895,500909
#define ETH_MACTTSSSR_TXTSSHI_Msk 6896,500969
#define ETH_MACTTSSSR_TXTSSHI 6897,501087
#define ETH_MACACR_ATSEN3_Pos 6900,501273
#define ETH_MACACR_ATSEN3_Msk 6901,501333
#define ETH_MACACR_ATSEN3 6902,501440
#define ETH_MACACR_ATSEN2_Pos 6903,501552
#define ETH_MACACR_ATSEN2_Msk 6904,501612
#define ETH_MACACR_ATSEN2 6905,501719
#define ETH_MACACR_ATSEN1_Pos 6906,501831
#define ETH_MACACR_ATSEN1_Msk 6907,501891
#define ETH_MACACR_ATSEN1 6908,501998
#define ETH_MACACR_ATSEN0_Pos 6909,502110
#define ETH_MACACR_ATSEN0_Msk 6910,502170
#define ETH_MACACR_ATSEN0 6911,502277
#define ETH_MACACR_ATSFC_Pos 6912,502389
#define ETH_MACACR_ATSFC_Msk 6913,502449
#define ETH_MACACR_ATSFC 6914,502555
#define ETH_MACATSNR_AUXTSLO_Pos 6917,502750
#define ETH_MACATSNR_AUXTSLO_Msk 6918,502810
#define ETH_MACATSNR_AUXTSLO 6919,502927
#define ETH_MACATSSR_AUXTSHI_Pos 6922,503112
#define ETH_MACATSSR_AUXTSHI_Msk 6923,503172
#define ETH_MACATSSR_AUXTSHI 6924,503289
#define ETH_MACTSIACR_OSTIAC_Pos 6927,503486
#define ETH_MACTSIACR_OSTIAC_Msk 6928,503546
#define ETH_MACTSIACR_OSTIAC 6929,503663
#define ETH_MACTSEACR_OSTEAC_Pos 6932,503887
#define ETH_MACTSEACR_OSTEAC_Msk 6933,503947
#define ETH_MACTSEACR_OSTEAC 6934,504064
#define ETH_MACTSICNR_TSIC_Pos 6937,504288
#define ETH_MACTSICNR_TSIC_Msk 6938,504348
#define ETH_MACTSICNR_TSIC 6939,504463
#define ETH_MACTSECNR_TSEC_Pos 6942,504666
#define ETH_MACTSECNR_TSEC_Msk 6943,504726
#define ETH_MACTSECNR_TSEC 6944,504841
#define ETH_MACPPSCR_TRGTMODSEL0_Pos 6947,505016
#define ETH_MACPPSCR_TRGTMODSEL0_Msk 6948,505076
#define ETH_MACPPSCR_TRGTMODSEL0 6949,505190
#define ETH_MACPPSCR_PPSEN0_Pos 6950,505322
#define ETH_MACPPSCR_PPSEN0_Msk 6951,505382
#define ETH_MACPPSCR_PPSEN0 6952,505491
#define ETH_MACPPSCR_PPSCTRL_Pos 6953,505609
#define ETH_MACPPSCR_PPSCTRL_Msk 6954,505669
#define ETH_MACPPSCR_PPSCTRL 6955,505779
#define ETH_MACPPSTTSR_TSTRH0_Pos 6958,505969
#define ETH_MACPPSTTSR_TSTRH0_Msk 6959,506029
#define ETH_MACPPSTTSR_TSTRH0 6960,506147
#define ETH_MACPPSTTNR_TRGTBUSY0_Pos 6963,506346
#define ETH_MACPPSTTNR_TRGTBUSY0_Msk 6964,506407
#define ETH_MACPPSTTNR_TRGTBUSY0 6965,506521
#define ETH_MACPPSTTNR_TTSL0_Pos 6966,506642
#define ETH_MACPPSTTNR_TTSL0_Msk 6967,506702
#define ETH_MACPPSTTNR_TTSL0 6968,506819
#define ETH_MACPPSIR_PPSINT0_Pos 6971,507002
#define ETH_MACPPSIR_PPSINT0_Msk 6972,507062
#define ETH_MACPPSIR_PPSINT0 6973,507179
#define ETH_MACPPSWR_PPSWIDTH0_Pos 6976,507353
#define ETH_MACPPSWR_PPSWIDTH0_Msk 6977,507413
#define ETH_MACPPSWR_PPSWIDTH0 6978,507532
#define ETH_MACPOCR_DN_Pos 6981,507715
#define ETH_MACPOCR_DN_Msk 6982,507775
#define ETH_MACPOCR_DN 6983,507880
#define ETH_MACPOCR_DRRDIS_Pos 6984,507975
#define ETH_MACPOCR_DRRDIS_Msk 6985,508035
#define ETH_MACPOCR_DRRDIS 6986,508143
#define ETH_MACPOCR_APDREQTRIG_Pos 6987,508283
#define ETH_MACPOCR_APDREQTRIG_Msk 6988,508343
#define ETH_MACPOCR_APDREQTRIG 6989,508455
#define ETH_MACPOCR_ASYNCTRIG_Pos 6990,508585
#define ETH_MACPOCR_ASYNCTRIG_Msk 6991,508645
#define ETH_MACPOCR_ASYNCTRIG 6992,508756
#define ETH_MACPOCR_APDREQEN_Pos 6993,508879
#define ETH_MACPOCR_APDREQEN_Msk 6994,508939
#define ETH_MACPOCR_APDREQEN 6995,509049
#define ETH_MACPOCR_ASYNCEN_Pos 6996,509176
#define ETH_MACPOCR_ASYNCEN_Msk 6997,509236
#define ETH_MACPOCR_ASYNCEN 6998,509345
#define ETH_MACPOCR_PTOEN_Pos 6999,509465
#define ETH_MACPOCR_PTOEN_Msk 7000,509525
#define ETH_MACPOCR_PTOEN 7001,509632
#define ETH_MACSPI0R_SPI0_Pos 7004,509812
#define ETH_MACSPI0R_SPI0_Msk 7005,509872
#define ETH_MACSPI0R_SPI0 7006,509986
#define ETH_MACSPI1R_SPI1_Pos 7009,510170
#define ETH_MACSPI1R_SPI1_Msk 7010,510230
#define ETH_MACSPI1R_SPI1 7011,510344
#define ETH_MACSPI2R_SPI2_Pos 7014,510528
#define ETH_MACSPI2R_SPI2_Msk 7015,510588
#define ETH_MACSPI2R_SPI2 7016,510698
#define ETH_MACLMIR_LMPDRI_Pos 7019,510876
#define ETH_MACLMIR_LMPDRI_Msk 7020,510937
#define ETH_MACLMIR_LMPDRI 7021,511046
#define ETH_MACLMIR_DRSYNCR_Pos 7022,511160
#define ETH_MACLMIR_DRSYNCR_Msk 7023,511220
#define ETH_MACLMIR_DRSYNCR 7024,511329
#define ETH_MACLMIR_LSI_Pos 7025,511439
#define ETH_MACLMIR_LSI_Msk 7026,511499
#define ETH_MACLMIR_LSI 7027,511605
#define ETH_MTLOMR_CNTCLR_Pos 7030,511770
#define ETH_MTLOMR_CNTCLR_Msk 7031,511830
#define ETH_MTLOMR_CNTCLR 7032,511937
#define ETH_MTLOMR_CNTPRST_Pos 7033,512038
#define ETH_MTLOMR_CNTPRST_Msk 7034,512098
#define ETH_MTLOMR_CNTPRST 7035,512206
#define ETH_MTLOMR_DTXSTS_Pos 7036,512308
#define ETH_MTLOMR_DTXSTS_Msk 7037,512368
#define ETH_MTLOMR_DTXSTS 7038,512475
#define ETH_MTLISR_MACIS_Pos 7041,512647
#define ETH_MTLISR_MACIS_Msk 7042,512708
#define ETH_MTLISR_MACIS 7043,512814
#define ETH_MTLISR_QIS_Pos 7044,512921
#define ETH_MTLISR_QIS_Msk 7045,512981
#define ETH_MTLISR_QIS 7046,513085
#define ETH_MTLTQOMR_TTC_Pos 7049,513268
#define ETH_MTLTQOMR_TTC_Msk 7050,513328
#define ETH_MTLTQOMR_TTC 7051,513434
#define ETH_MTLTQOMR_TTC_32BITS 7052,513547
#define ETH_MTLTQOMR_TTC_64BITS 7053,513651
#define ETH_MTLTQOMR_TTC_96BITS 7054,513756
#define ETH_MTLTQOMR_TTC_128BITS 7055,513860
#define ETH_MTLTQOMR_TTC_192BITS 7056,513965
#define ETH_MTLTQOMR_TTC_256BITS 7057,514070
#define ETH_MTLTQOMR_TTC_384BITS 7058,514175
#define ETH_MTLTQOMR_TTC_512BITS 7059,514280
#define ETH_MTLTQOMR_TSF_Pos 7060,514385
#define ETH_MTLTQOMR_TSF_Msk 7061,514445
#define ETH_MTLTQOMR_TSF 7062,514551
#define ETH_MTLTQOMR_FTQ_Pos 7063,514664
#define ETH_MTLTQOMR_FTQ_Msk 7064,514724
#define ETH_MTLTQOMR_FTQ 7065,514830
#define ETH_MTLTQUR_UFCNTOVF_Pos 7068,515006
#define ETH_MTLTQUR_UFCNTOVF_Msk 7069,515067
#define ETH_MTLTQUR_UFCNTOVF 7070,515177
#define ETH_MTLTQUR_UFPKTCNT_Pos 7071,515305
#define ETH_MTLTQUR_UFPKTCNT_Msk 7072,515365
#define ETH_MTLTQUR_UFPKTCNT 7073,515477
#define ETH_MTLTQDR_STXSTSF_Pos 7076,515653
#define ETH_MTLTQDR_STXSTSF_Msk 7077,515714
#define ETH_MTLTQDR_STXSTSF 7078,515823
#define ETH_MTLTQDR_PTXQ_Pos 7079,515963
#define ETH_MTLTQDR_PTXQ_Msk 7080,516024
#define ETH_MTLTQDR_PTXQ 7081,516130
#define ETH_MTLTQDR_TXSTSFSTS_Pos 7082,516256
#define ETH_MTLTQDR_TXSTSFSTS_Msk 7083,516316
#define ETH_MTLTQDR_TXSTSFSTS 7084,516427
#define ETH_MTLTQDR_TXQSTS_Pos 7085,516545
#define ETH_MTLTQDR_TXQSTS_Msk 7086,516605
#define ETH_MTLTQDR_TXQSTS 7087,516713
#define ETH_MTLTQDR_TWCSTS_Pos 7088,516829
#define ETH_MTLTQDR_TWCSTS_Msk 7089,516889
#define ETH_MTLTQDR_TWCSTS 7090,516997
#define ETH_MTLTQDR_TRCSTS_Pos 7091,517120
#define ETH_MTLTQDR_TRCSTS_Msk 7092,517180
#define ETH_MTLTQDR_TRCSTS 7093,517288
#define ETH_MTLTQDR_TRCSTS_IDLE 7094,517409
#define ETH_MTLTQDR_TRCSTS_READ 7095,517505
#define ETH_MTLTQDR_TRCSTS_WAITING 7096,517644
#define ETH_MTLTQDR_TRCSTS_FLUSHING 7097,517784
#define ETH_MTLTQDR_TXQPAUSED_Pos 7098,517940
#define ETH_MTLTQDR_TXQPAUSED_Msk 7099,518000
#define ETH_MTLTQDR_TXQPAUSED 7100,518111
#define ETH_MTLQICSR_RXOIE_Pos 7103,518303
#define ETH_MTLQICSR_RXOIE_Msk 7104,518364
#define ETH_MTLQICSR_RXOIE 7105,518472
#define ETH_MTLQICSR_RXOVFIS_Pos 7106,518598
#define ETH_MTLQICSR_RXOVFIS_Msk 7107,518659
#define ETH_MTLQICSR_RXOVFIS 7108,518769
#define ETH_MTLQICSR_TXUIE_Pos 7109,518895
#define ETH_MTLQICSR_TXUIE_Msk 7110,518955
#define ETH_MTLQICSR_TXUIE 7111,519063
#define ETH_MTLQICSR_TXUNFIS_Pos 7112,519191
#define ETH_MTLQICSR_TXUNFIS_Msk 7113,519251
#define ETH_MTLQICSR_TXUNFIS 7114,519361
#define ETH_MTLRQOMR_RQS_Pos 7117,519563
#define ETH_MTLRQOMR_RQS_Msk 7118,519624
#define ETH_MTLRQOMR_RQS 7119,519730
#define ETH_MTLRQOMR_RFD_Pos 7120,519831
#define ETH_MTLRQOMR_RFD_Msk 7121,519892
#define ETH_MTLRQOMR_RFD 7122,519998
#define ETH_MTLRQOMR_RFA_Pos 7123,520159
#define ETH_MTLRQOMR_RFA_Msk 7124,520219
#define ETH_MTLRQOMR_RFA 7125,520325
#define ETH_MTLRQOMR_EHFC_Pos 7126,520477
#define ETH_MTLRQOMR_EHFC_Msk 7127,520537
#define ETH_MTLRQOMR_EHFC 7128,520644
#define ETH_MTLRQOMR_DISTCPEF_Pos 7129,520757
#define ETH_MTLRQOMR_DISTCPEF_Msk 7130,520817
#define ETH_MTLRQOMR_DISTCPEF 7131,520928
#define ETH_MTLRQOMR_RSF_Pos 7132,521065
#define ETH_MTLRQOMR_RSF_Msk 7133,521125
#define ETH_MTLRQOMR_RSF 7134,521231
#define ETH_MTLRQOMR_FEP_Pos 7135,521349
#define ETH_MTLRQOMR_FEP_Msk 7136,521409
#define ETH_MTLRQOMR_FEP 7137,521515
#define ETH_MTLRQOMR_FUP_Pos 7138,521623
#define ETH_MTLRQOMR_FUP_Msk 7139,521683
#define ETH_MTLRQOMR_FUP 7140,521789
#define ETH_MTLRQOMR_RTC_Pos 7141,521907
#define ETH_MTLRQOMR_RTC_Msk 7142,521967
#define ETH_MTLRQOMR_RTC 7143,522073
#define ETH_MTLRQOMR_RTC_64BITS 7144,522191
#define ETH_MTLRQOMR_RTC_32BITS 7145,522295
#define ETH_MTLRQOMR_RTC_96BITS 7146,522399
#define ETH_MTLRQOMR_RTC_128BITS 7147,522503
#define ETH_MTLRQMPOCR_MISCNTOVF_Pos 7150,522694
#define ETH_MTLRQMPOCR_MISCNTOVF_Msk 7151,522755
#define ETH_MTLRQMPOCR_MISCNTOVF 7152,522869
#define ETH_MTLRQMPOCR_MISPKTCNT_Pos 7153,522994
#define ETH_MTLRQMPOCR_MISPKTCNT_Msk 7154,523055
#define ETH_MTLRQMPOCR_MISPKTCNT 7155,523171
#define ETH_MTLRQMPOCR_OVFCNTOVF_Pos 7156,523283
#define ETH_MTLRQMPOCR_OVFCNTOVF_Msk 7157,523344
#define ETH_MTLRQMPOCR_OVFCNTOVF 7158,523458
#define ETH_MTLRQMPOCR_OVFPKTCNT_Pos 7159,523578
#define ETH_MTLRQMPOCR_OVFPKTCNT_Msk 7160,523638
#define ETH_MTLRQMPOCR_OVFPKTCNT 7161,523754
#define ETH_MTLRQDR_PRXQ_Pos 7164,523933
#define ETH_MTLRQDR_PRXQ_Msk 7165,523994
#define ETH_MTLRQDR_PRXQ 7166,524103
#define ETH_MTLRQDR_RXQSTS_Pos 7167,524224
#define ETH_MTLRQDR_RXQSTS_Msk 7168,524284
#define ETH_MTLRQDR_RXQSTS 7169,524392
#define ETH_MTLRQDR_RXQSTS_EMPTY 7170,524509
#define ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Pos 7171,524610
#define ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Msk 7172,524670
#define ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD 7173,524793
#define ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Pos 7174,524952
#define ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Msk 7175,525012
#define ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD 7176,525135
#define ETH_MTLRQDR_RXQSTS_FULL_Pos 7177,525292
#define ETH_MTLRQDR_RXQSTS_FULL_Msk 7178,525352
#define ETH_MTLRQDR_RXQSTS_FULL 7179,525465
#define ETH_MTLRQDR_RRCSTS_Pos 7180,525568
#define ETH_MTLRQDR_RRCSTS_Msk 7181,525628
#define ETH_MTLRQDR_RRCSTS 7182,525736
#define ETH_MTLRQDR_RRCSTS_IDLE 7183,525857
#define ETH_MTLRQDR_RRCSTS_READINGDATA_Pos 7184,525954
#define ETH_MTLRQDR_RRCSTS_READINGDATA_Msk 7185,526014
#define ETH_MTLRQDR_RRCSTS_READINGDATA 7186,526134
#define ETH_MTLRQDR_RRCSTS_READINGSTATUS_Pos 7187,526250
#define ETH_MTLRQDR_RRCSTS_READINGSTATUS_Msk 7188,526310
#define ETH_MTLRQDR_RRCSTS_READINGSTATUS 7189,526432
#define ETH_MTLRQDR_RRCSTS_FLUSHING_Pos 7190,526567
#define ETH_MTLRQDR_RRCSTS_FLUSHING_Msk 7191,526627
#define ETH_MTLRQDR_RRCSTS_FLUSHING 7192,526744
#define ETH_MTLRQDR_RWCSTS_Pos 7193,526873
#define ETH_MTLRQDR_RWCSTS_Msk 7194,526933
#define ETH_MTLRQDR_RWCSTS 7195,527041
#define ETH_MTLRQCR_RQPA_Pos 7198,527238
#define ETH_MTLRQCR_RQPA_Msk 7199,527298
#define ETH_MTLRQCR_RQPA 7200,527404
#define ETH_MTLRQCR_RQW_Pos 7201,527523
#define ETH_MTLRQCR_RQW_Msk 7202,527583
#define ETH_MTLRQCR_RQW 7203,527688
#define ETH_DMAMR_INTM_Pos 7206,527850
#define ETH_DMAMR_INTM_Msk 7207,527911
#define ETH_DMAMR_INTM 7208,528015
#define ETH_DMAMR_INTM_0 7209,528139
#define ETH_DMAMR_INTM_1 7210,528243
#define ETH_DMAMR_INTM_2 7211,528347
#define ETH_DMAMR_PR_Pos 7212,528451
#define ETH_DMAMR_PR_Msk 7213,528512
#define ETH_DMAMR_PR 7214,528614
#define ETH_DMAMR_PR_1_1 7215,528715
#define ETH_DMAMR_PR_2_1 7216,528827
#define ETH_DMAMR_PR_3_1 7217,528939
#define ETH_DMAMR_PR_4_1 7218,529051
#define ETH_DMAMR_PR_5_1 7219,529163
#define ETH_DMAMR_PR_6_1 7220,529275
#define ETH_DMAMR_PR_7_1 7221,529387
#define ETH_DMAMR_PR_8_1 7222,529499
#define ETH_DMAMR_TXPR_Pos 7223,529611
#define ETH_DMAMR_TXPR_Msk 7224,529672
#define ETH_DMAMR_TXPR 7225,529776
#define ETH_DMAMR_DA_Pos 7226,529880
#define ETH_DMAMR_DA_Msk 7227,529940
#define ETH_DMAMR_DA 7228,530042
#define ETH_DMAMR_SWR_Pos 7229,530160
#define ETH_DMAMR_SWR_Msk 7230,530220
#define ETH_DMAMR_SWR 7231,530323
#define ETH_DMASBMR_RB_Pos 7234,530486
#define ETH_DMASBMR_RB_Msk 7235,530547
#define ETH_DMASBMR_RB 7236,530651
#define ETH_DMASBMR_MB_Pos 7237,530757
#define ETH_DMASBMR_MB_Msk 7238,530818
#define ETH_DMASBMR_MB 7239,530922
#define ETH_DMASBMR_AAL_Pos 7240,531020
#define ETH_DMASBMR_AAL_Msk 7241,531081
#define ETH_DMASBMR_AAL 7242,531186
#define ETH_DMASBMR_FB_Pos 7243,531294
#define ETH_DMASBMR_FB_Msk 7244,531354
#define ETH_DMASBMR_FB 7245,531458
#define ETH_DMAISR_MACIS_Pos 7248,531630
#define ETH_DMAISR_MACIS_Msk 7249,531691
#define ETH_DMAISR_MACIS 7250,531797
#define ETH_DMAISR_MTLIS_Pos 7251,531904
#define ETH_DMAISR_MTLIS_Msk 7252,531965
#define ETH_DMAISR_MTLIS 7253,532071
#define ETH_DMAISR_DMACIS_Pos 7254,532178
#define ETH_DMAISR_DMACIS_Msk 7255,532238
#define ETH_DMAISR_DMACIS 7256,532345
#define ETH_DMADSR_TPS_Pos 7259,532523
#define ETH_DMADSR_TPS_Msk 7260,532584
#define ETH_DMADSR_TPS 7261,532688
#define ETH_DMADSR_TPS_STOPPED 7262,532809
#define ETH_DMADSR_TPS_FETCHING_Pos 7263,532943
#define ETH_DMADSR_TPS_FETCHING_Msk 7264,533004
#define ETH_DMADSR_TPS_FETCHING 7265,533117
#define ETH_DMADSR_TPS_WAITING_Pos 7266,533248
#define ETH_DMADSR_TPS_WAITING_Msk 7267,533309
#define ETH_DMADSR_TPS_WAITING 7268,533421
#define ETH_DMADSR_TPS_READING_Pos 7269,533538
#define ETH_DMADSR_TPS_READING_Msk 7270,533599
#define ETH_DMADSR_TPS_READING 7271,533711
#define ETH_DMADSR_TPS_TIMESTAMP_WR_Pos 7272,533890
#define ETH_DMADSR_TPS_TIMESTAMP_WR_Msk 7273,533951
#define ETH_DMADSR_TPS_TIMESTAMP_WR 7274,534068
#define ETH_DMADSR_TPS_SUSPENDED_Pos 7275,534183
#define ETH_DMADSR_TPS_SUSPENDED_Msk 7276,534244
#define ETH_DMADSR_TPS_SUSPENDED 7277,534358
#define ETH_DMADSR_TPS_CLOSING_Pos 7278,534509
#define ETH_DMADSR_TPS_CLOSING_Msk 7279,534570
#define ETH_DMADSR_TPS_CLOSING 7280,534682
#define ETH_DMADSR_RPS_Pos 7281,534802
#define ETH_DMADSR_RPS_Msk 7282,534862
#define ETH_DMADSR_RPS 7283,534966
#define ETH_DMADSR_RPS_STOPPED 7284,535086
#define ETH_DMADSR_RPS_FETCHING_Pos 7285,535219
#define ETH_DMADSR_RPS_FETCHING_Msk 7286,535280
#define ETH_DMADSR_RPS_FETCHING 7287,535393
#define ETH_DMADSR_RPS_WAITING_Pos 7288,535524
#define ETH_DMADSR_RPS_WAITING_Msk 7289,535585
#define ETH_DMADSR_RPS_WAITING 7290,535697
#define ETH_DMADSR_RPS_SUSPENDED_Pos 7291,535814
#define ETH_DMADSR_RPS_SUSPENDED_Msk 7292,535875
#define ETH_DMADSR_RPS_SUSPENDED 7293,535989
#define ETH_DMADSR_RPS_CLOSING_Pos 7294,536117
#define ETH_DMADSR_RPS_CLOSING_Msk 7295,536178
#define ETH_DMADSR_RPS_CLOSING 7296,536290
#define ETH_DMADSR_RPS_TIMESTAMP_WR_Pos 7297,536414
#define ETH_DMADSR_RPS_TIMESTAMP_WR_Msk 7298,536475
#define ETH_DMADSR_RPS_TIMESTAMP_WR 7299,536592
#define ETH_DMADSR_RPS_TRANSFERRING_Pos 7300,536707
#define ETH_DMADSR_RPS_TRANSFERRING_Msk 7301,536768
#define ETH_DMADSR_RPS_TRANSFERRING 7302,536885
#define ETH_DMACCR_DSL_Pos 7305,537132
#define ETH_DMACCR_DSL_Msk 7306,537193
#define ETH_DMACCR_DSL 7307,537297
#define ETH_DMACCR_DSL_0BIT 7308,537406
#define ETH_DMACCR_DSL_32BIT 7309,537484
#define ETH_DMACCR_DSL_64BIT 7310,537562
#define ETH_DMACCR_DSL_128BIT 7311,537640
#define ETH_DMACCR_8PBL 7312,537718
#define ETH_DMACCR_MSS_Pos 7313,537815
#define ETH_DMACCR_MSS_Msk 7314,537875
#define ETH_DMACCR_MSS 7315,537982
#define ETH_DMACTCR_TPBL_Pos 7318,538158
#define ETH_DMACTCR_TPBL_Msk 7319,538219
#define ETH_DMACTCR_TPBL 7320,538326
#define ETH_DMACTCR_TPBL_1PBL 7321,538447
#define ETH_DMACTCR_TPBL_2PBL 7322,538570
#define ETH_DMACTCR_TPBL_4PBL 7323,538693
#define ETH_DMACTCR_TPBL_8PBL 7324,538816
#define ETH_DMACTCR_TPBL_16PBL 7325,538939
#define ETH_DMACTCR_TPBL_32PBL 7326,539063
#define ETH_DMACTCR_TSE_Pos 7327,539187
#define ETH_DMACTCR_TSE_Msk 7328,539248
#define ETH_DMACTCR_TSE 7329,539353
#define ETH_DMACTCR_OSP_Pos 7330,539464
#define ETH_DMACTCR_OSP_Msk 7331,539524
#define ETH_DMACTCR_OSP 7332,539629
#define ETH_DMACTCR_ST_Pos 7333,539740
#define ETH_DMACTCR_ST_Msk 7334,539800
#define ETH_DMACTCR_ST 7335,539904
#define ETH_DMACRCR_RPF_Pos 7338,540094
#define ETH_DMACRCR_RPF_Msk 7339,540155
#define ETH_DMACRCR_RPF 7340,540260
#define ETH_DMACRCR_RPBL_Pos 7341,540362
#define ETH_DMACRCR_RPBL_Msk 7342,540423
#define ETH_DMACRCR_RPBL 7343,540530
#define ETH_DMACRCR_RPBL_1PBL 7344,540650
#define ETH_DMACRCR_RPBL_2PBL 7345,540772
#define ETH_DMACRCR_RPBL_4PBL 7346,540894
#define ETH_DMACRCR_RPBL_8PBL 7347,541016
#define ETH_DMACRCR_RPBL_16PBL 7348,541138
#define ETH_DMACRCR_RPBL_32PBL 7349,541261
#define ETH_DMACRCR_RBSZ_Pos 7350,541384
#define ETH_DMACRCR_RBSZ_Msk 7351,541444
#define ETH_DMACRCR_RBSZ 7352,541553
#define ETH_DMACRCR_SR_Pos 7353,541659
#define ETH_DMACRCR_SR_Msk 7354,541719
#define ETH_DMACRCR_SR 7355,541823
#define ETH_DMACTDLAR_TDESLA_Pos 7358,542005
#define ETH_DMACTDLAR_TDESLA_Msk 7359,542065
#define ETH_DMACTDLAR_TDESLA 7360,542182
#define ETH_DMACRDLAR_RDESLA_Pos 7363,542365
#define ETH_DMACRDLAR_RDESLA_Msk 7364,542425
#define ETH_DMACRDLAR_RDESLA 7365,542542
#define ETH_DMACTDTPR_TDT_Pos 7368,542724
#define ETH_DMACTDTPR_TDT_Msk 7369,542784
#define ETH_DMACTDTPR_TDT 7370,542898
#define ETH_DMACRDTPR_RDT_Pos 7373,543091
#define ETH_DMACRDTPR_RDT_Msk 7374,543151
#define ETH_DMACRDTPR_RDT 7375,543265
#define ETH_DMACTDRLR_TDRL_Pos 7378,543456
#define ETH_DMACTDRLR_TDRL_Msk 7379,543516
#define ETH_DMACTDRLR_TDRL 7380,543626
#define ETH_DMACRDRLR_RDRL_Pos 7383,543817
#define ETH_DMACRDRLR_RDRL_Msk 7384,543877
#define ETH_DMACRDRLR_RDRL 7385,543987
#define ETH_DMACIER_NIE_Pos 7388,544179
#define ETH_DMACIER_NIE_Msk 7389,544240
#define ETH_DMACIER_NIE 7390,544345
#define ETH_DMACIER_AIE_Pos 7391,544463
#define ETH_DMACIER_AIE_Msk 7392,544524
#define ETH_DMACIER_AIE 7393,544629
#define ETH_DMACIER_CDEE_Pos 7394,544749
#define ETH_DMACIER_CDEE_Msk 7395,544810
#define ETH_DMACIER_CDEE 7396,544916
#define ETH_DMACIER_FBEE_Pos 7397,545034
#define ETH_DMACIER_FBEE_Msk 7398,545095
#define ETH_DMACIER_FBEE 7399,545201
#define ETH_DMACIER_ERIE_Pos 7400,545310
#define ETH_DMACIER_ERIE_Msk 7401,545371
#define ETH_DMACIER_ERIE 7402,545477
#define ETH_DMACIER_ETIE_Pos 7403,545594
#define ETH_DMACIER_ETIE_Msk 7404,545655
#define ETH_DMACIER_ETIE 7405,545761
#define ETH_DMACIER_RWTE_Pos 7406,545879
#define ETH_DMACIER_RWTE_Msk 7407,545939
#define ETH_DMACIER_RWTE 7408,546045
#define ETH_DMACIER_RSE_Pos 7409,546163
#define ETH_DMACIER_RSE_Msk 7410,546223
#define ETH_DMACIER_RSE 7411,546328
#define ETH_DMACIER_RBUE_Pos 7412,546437
#define ETH_DMACIER_RBUE_Msk 7413,546497
#define ETH_DMACIER_RBUE 7414,546603
#define ETH_DMACIER_RIE_Pos 7415,546723
#define ETH_DMACIER_RIE_Msk 7416,546783
#define ETH_DMACIER_RIE 7417,546888
#define ETH_DMACIER_TBUE_Pos 7418,546999
#define ETH_DMACIER_TBUE_Msk 7419,547059
#define ETH_DMACIER_TBUE 7420,547165
#define ETH_DMACIER_TXSE_Pos 7421,547286
#define ETH_DMACIER_TXSE_Msk 7422,547346
#define ETH_DMACIER_TXSE 7423,547452
#define ETH_DMACIER_TIE_Pos 7424,547562
#define ETH_DMACIER_TIE_Msk 7425,547622
#define ETH_DMACIER_TIE 7426,547727
#define ETH_DMACRIWTR_RWT_Pos 7429,547925
#define ETH_DMACRIWTR_RWT_Msk 7430,547985
#define ETH_DMACRIWTR_RWT 7431,548093
#define ETH_DMACCATDR_CURTDESAPTR_Pos 7434,548296
#define ETH_DMACCATDR_CURTDESAPTR_Msk 7435,548356
#define ETH_DMACCATDR_CURTDESAPTR 7436,548478
#define ETH_DMACCARDR_CURRDESAPTR_Pos 7439,548695
#define ETH_DMACCARDR_CURRDESAPTR_Msk 7440,548755
#define ETH_DMACCARDR_CURRDESAPTR 7441,548877
#define ETH_DMACCATBR_CURTBUFAPTR_Pos 7444,549095
#define ETH_DMACCATBR_CURTBUFAPTR_Msk 7445,549155
#define ETH_DMACCATBR_CURTBUFAPTR 7446,549277
#define ETH_DMACCARBR_CURRBUFAPTR_Pos 7449,549492
#define ETH_DMACCARBR_CURRBUFAPTR_Msk 7450,549552
#define ETH_DMACCARBR_CURRBUFAPTR 7451,549674
#define ETH_DMACSR_REB_Pos 7454,549873
#define ETH_DMACSR_REB_Msk 7455,549934
#define ETH_DMACSR_REB 7456,550038
#define ETH_DMACSR_TEB_Pos 7457,550142
#define ETH_DMACSR_TEB_Msk 7458,550203
#define ETH_DMACSR_TEB 7459,550307
#define ETH_DMACSR_NIS_Pos 7460,550411
#define ETH_DMACSR_NIS_Msk 7461,550472
#define ETH_DMACSR_NIS 7462,550576
#define ETH_DMACSR_AIS_Pos 7463,550687
#define ETH_DMACSR_AIS_Msk 7464,550748
#define ETH_DMACSR_AIS 7465,550852
#define ETH_DMACSR_CDE_Pos 7466,550965
#define ETH_DMACSR_CDE_Msk 7467,551026
#define ETH_DMACSR_CDE 7468,551130
#define ETH_DMACSR_FBE_Pos 7469,551241
#define ETH_DMACSR_FBE_Msk 7470,551302
#define ETH_DMACSR_FBE 7471,551406
#define ETH_DMACSR_ERI_Pos 7472,551508
#define ETH_DMACSR_ERI_Msk 7473,551569
#define ETH_DMACSR_ERI 7474,551673
#define ETH_DMACSR_ETI_Pos 7475,551783
#define ETH_DMACSR_ETI_Msk 7476,551844
#define ETH_DMACSR_ETI 7477,551948
#define ETH_DMACSR_RWT_Pos 7478,552059
#define ETH_DMACSR_RWT_Msk 7479,552119
#define ETH_DMACSR_RWT 7480,552223
#define ETH_DMACSR_RPS_Pos 7481,552334
#define ETH_DMACSR_RPS_Msk 7482,552394
#define ETH_DMACSR_RPS 7483,552498
#define ETH_DMACSR_RBU_Pos 7484,552608
#define ETH_DMACSR_RBU_Msk 7485,552668
#define ETH_DMACSR_RBU 7486,552772
#define ETH_DMACSR_RI_Pos 7487,552885
#define ETH_DMACSR_RI_Msk 7488,552945
#define ETH_DMACSR_RI 7489,553048
#define ETH_DMACSR_TBU_Pos 7490,553152
#define ETH_DMACSR_TBU_Msk 7491,553212
#define ETH_DMACSR_TBU 7492,553316
#define ETH_DMACSR_TPS_Pos 7493,553430
#define ETH_DMACSR_TPS_Msk 7494,553490
#define ETH_DMACSR_TPS 7495,553594
#define ETH_DMACSR_TI_Pos 7496,553705
#define ETH_DMACSR_TI_Msk 7497,553765
#define ETH_DMACSR_TI 7498,553868
#define ETH_DMACMFCR_MFCO_Pos 7501,554050
#define ETH_DMACMFCR_MFCO_Msk 7502,554111
#define ETH_DMACMFCR_MFCO 7503,554218
#define ETH_DMACMFCR_MFC_Pos 7504,554339
#define ETH_DMACMFCR_MFC_Msk 7505,554399
#define ETH_DMACMFCR_MFC 7506,554507
#define DMA_SECCFGR_SEC0_Pos 7513,555134
#define DMA_SECCFGR_SEC0_Msk 7514,555184
#define DMA_SECCFGR_SEC0 7515,555288
#define DMA_SECCFGR_SEC1_Pos 7516,555408
#define DMA_SECCFGR_SEC1_Msk 7517,555458
#define DMA_SECCFGR_SEC1 7518,555562
#define DMA_SECCFGR_SEC2_Pos 7519,555682
#define DMA_SECCFGR_SEC2_Msk 7520,555732
#define DMA_SECCFGR_SEC2 7521,555836
#define DMA_SECCFGR_SEC3_Pos 7522,555956
#define DMA_SECCFGR_SEC3_Msk 7523,556006
#define DMA_SECCFGR_SEC3 7524,556110
#define DMA_SECCFGR_SEC4_Pos 7525,556230
#define DMA_SECCFGR_SEC4_Msk 7526,556280
#define DMA_SECCFGR_SEC4 7527,556384
#define DMA_SECCFGR_SEC5_Pos 7528,556504
#define DMA_SECCFGR_SEC5_Msk 7529,556554
#define DMA_SECCFGR_SEC5 7530,556658
#define DMA_SECCFGR_SEC6_Pos 7531,556778
#define DMA_SECCFGR_SEC6_Msk 7532,556828
#define DMA_SECCFGR_SEC6 7533,556932
#define DMA_SECCFGR_SEC7_Pos 7534,557052
#define DMA_SECCFGR_SEC7_Msk 7535,557102
#define DMA_SECCFGR_SEC7 7536,557206
#define DMA_PRIVCFGR_PRIV0_Pos 7539,557411
#define DMA_PRIVCFGR_PRIV0_Msk 7540,557461
#define DMA_PRIVCFGR_PRIV0 7541,557565
#define DMA_PRIVCFGR_PRIV1_Pos 7542,557689
#define DMA_PRIVCFGR_PRIV1_Msk 7543,557739
#define DMA_PRIVCFGR_PRIV1 7544,557843
#define DMA_PRIVCFGR_PRIV2_Pos 7545,557967
#define DMA_PRIVCFGR_PRIV2_Msk 7546,558017
#define DMA_PRIVCFGR_PRIV2 7547,558121
#define DMA_PRIVCFGR_PRIV3_Pos 7548,558245
#define DMA_PRIVCFGR_PRIV3_Msk 7549,558295
#define DMA_PRIVCFGR_PRIV3 7550,558399
#define DMA_PRIVCFGR_PRIV4_Pos 7551,558523
#define DMA_PRIVCFGR_PRIV4_Msk 7552,558573
#define DMA_PRIVCFGR_PRIV4 7553,558677
#define DMA_PRIVCFGR_PRIV5_Pos 7554,558801
#define DMA_PRIVCFGR_PRIV5_Msk 7555,558851
#define DMA_PRIVCFGR_PRIV5 7556,558955
#define DMA_PRIVCFGR_PRIV6_Pos 7557,559079
#define DMA_PRIVCFGR_PRIV6_Msk 7558,559129
#define DMA_PRIVCFGR_PRIV6 7559,559233
#define DMA_PRIVCFGR_PRIV7_Pos 7560,559357
#define DMA_PRIVCFGR_PRIV7_Msk 7561,559407
#define DMA_PRIVCFGR_PRIV7 7562,559511
#define DMA_RCFGLOCKR_LOCK0_Pos 7565,559721
#define DMA_RCFGLOCKR_LOCK0_Msk 7566,559772
#define DMA_RCFGLOCKR_LOCK0 7567,559878
#define DMA_RCFGLOCKR_LOCK1_Pos 7568,560010
#define DMA_RCFGLOCKR_LOCK1_Msk 7569,560061
#define DMA_RCFGLOCKR_LOCK1 7570,560167
#define DMA_RCFGLOCKR_LOCK2_Pos 7571,560299
#define DMA_RCFGLOCKR_LOCK2_Msk 7572,560350
#define DMA_RCFGLOCKR_LOCK2 7573,560456
#define DMA_RCFGLOCKR_LOCK3_Pos 7574,560588
#define DMA_RCFGLOCKR_LOCK3_Msk 7575,560639
#define DMA_RCFGLOCKR_LOCK3 7576,560745
#define DMA_RCFGLOCKR_LOCK4_Pos 7577,560877
#define DMA_RCFGLOCKR_LOCK4_Msk 7578,560928
#define DMA_RCFGLOCKR_LOCK4 7579,561034
#define DMA_RCFGLOCKR_LOCK5_Pos 7580,561166
#define DMA_RCFGLOCKR_LOCK5_Msk 7581,561217
#define DMA_RCFGLOCKR_LOCK5 7582,561323
#define DMA_RCFGLOCKR_LOCK6_Pos 7583,561455
#define DMA_RCFGLOCKR_LOCK6_Msk 7584,561506
#define DMA_RCFGLOCKR_LOCK6 7585,561612
#define DMA_RCFGLOCKR_LOCK7_Pos 7586,561744
#define DMA_RCFGLOCKR_LOCK7_Msk 7587,561795
#define DMA_RCFGLOCKR_LOCK7 7588,561901
#define DMA_MISR_MIS0_Pos 7591,562114
#define DMA_MISR_MIS0_Msk 7592,562164
#define DMA_MISR_MIS0 7593,562268
#define DMA_MISR_MIS1_Pos 7594,562409
#define DMA_MISR_MIS1_Msk 7595,562459
#define DMA_MISR_MIS1 7596,562563
#define DMA_MISR_MIS2_Pos 7597,562704
#define DMA_MISR_MIS2_Msk 7598,562754
#define DMA_MISR_MIS2 7599,562858
#define DMA_MISR_MIS3_Pos 7600,562999
#define DMA_MISR_MIS3_Msk 7601,563049
#define DMA_MISR_MIS3 7602,563153
#define DMA_MISR_MIS4_Pos 7603,563294
#define DMA_MISR_MIS4_Msk 7604,563344
#define DMA_MISR_MIS4 7605,563448
#define DMA_MISR_MIS5_Pos 7606,563589
#define DMA_MISR_MIS5_Msk 7607,563639
#define DMA_MISR_MIS5 7608,563743
#define DMA_MISR_MIS6_Pos 7609,563884
#define DMA_MISR_MIS6_Msk 7610,563934
#define DMA_MISR_MIS6 7611,564038
#define DMA_MISR_MIS7_Pos 7612,564179
#define DMA_MISR_MIS7_Msk 7613,564229
#define DMA_MISR_MIS7 7614,564333
#define DMA_SMISR_MIS0_Pos 7617,564556
#define DMA_SMISR_MIS0_Msk 7618,564606
#define DMA_SMISR_MIS0 7619,564710
#define DMA_SMISR_MIS1_Pos 7620,564847
#define DMA_SMISR_MIS1_Msk 7621,564897
#define DMA_SMISR_MIS1 7622,565001
#define DMA_SMISR_MIS2_Pos 7623,565138
#define DMA_SMISR_MIS2_Msk 7624,565188
#define DMA_SMISR_MIS2 7625,565292
#define DMA_SMISR_MIS3_Pos 7626,565429
#define DMA_SMISR_MIS3_Msk 7627,565479
#define DMA_SMISR_MIS3 7628,565583
#define DMA_SMISR_MIS4_Pos 7629,565720
#define DMA_SMISR_MIS4_Msk 7630,565770
#define DMA_SMISR_MIS4 7631,565874
#define DMA_SMISR_MIS5_Pos 7632,566011
#define DMA_SMISR_MIS5_Msk 7633,566061
#define DMA_SMISR_MIS5 7634,566165
#define DMA_SMISR_MIS6_Pos 7635,566302
#define DMA_SMISR_MIS6_Msk 7636,566352
#define DMA_SMISR_MIS6 7637,566456
#define DMA_SMISR_MIS7_Pos 7638,566593
#define DMA_SMISR_MIS7_Msk 7639,566643
#define DMA_SMISR_MIS7 7640,566747
#define DMA_CLBAR_LBA_Pos 7643,566966
#define DMA_CLBAR_LBA_Msk 7644,567017
#define DMA_CLBAR_LBA 7645,567121
#define DMA_CFCR_TCF_Pos 7648,567340
#define DMA_CFCR_TCF_Msk 7649,567390
#define DMA_CFCR_TCF 7650,567494
#define DMA_CFCR_HTF_Pos 7651,567628
#define DMA_CFCR_HTF_Msk 7652,567678
#define DMA_CFCR_HTF 7653,567782
#define DMA_CFCR_DTEF_Pos 7654,567916
#define DMA_CFCR_DTEF_Msk 7655,567967
#define DMA_CFCR_DTEF 7656,568071
#define DMA_CFCR_ULEF_Pos 7657,568205
#define DMA_CFCR_ULEF_Msk 7658,568256
#define DMA_CFCR_ULEF 7659,568360
#define DMA_CFCR_USEF_Pos 7660,568494
#define DMA_CFCR_USEF_Msk 7661,568545
#define DMA_CFCR_USEF 7662,568649
#define DMA_CFCR_SUSPF_Pos 7663,568783
#define DMA_CFCR_SUSPF_Msk 7664,568834
#define DMA_CFCR_SUSPF 7665,568938
#define DMA_CFCR_TOF_Pos 7666,569072
#define DMA_CFCR_TOF_Msk 7667,569123
#define DMA_CFCR_TOF 7668,569227
#define DMA_CSR_IDLEF_Pos 7671,569444
#define DMA_CSR_IDLEF_Msk 7672,569494
#define DMA_CSR_IDLEF 7673,569598
#define DMA_CSR_TCF_Pos 7674,569726
#define DMA_CSR_TCF_Msk 7675,569776
#define DMA_CSR_TCF 7676,569880
#define DMA_CSR_HTF_Pos 7677,570008
#define DMA_CSR_HTF_Msk 7678,570058
#define DMA_CSR_HTF 7679,570162
#define DMA_CSR_DTEF_Pos 7680,570290
#define DMA_CSR_DTEF_Msk 7681,570341
#define DMA_CSR_DTEF 7682,570445
#define DMA_CSR_ULEF_Pos 7683,570573
#define DMA_CSR_ULEF_Msk 7684,570624
#define DMA_CSR_ULEF 7685,570728
#define DMA_CSR_USEF_Pos 7686,570856
#define DMA_CSR_USEF_Msk 7687,570907
#define DMA_CSR_USEF 7688,571011
#define DMA_CSR_SUSPF_Pos 7689,571139
#define DMA_CSR_SUSPF_Msk 7690,571190
#define DMA_CSR_SUSPF 7691,571294
#define DMA_CSR_TOF_Pos 7692,571422
#define DMA_CSR_TOF_Msk 7693,571473
#define DMA_CSR_TOF 7694,571577
#define DMA_CSR_FIFOL_Pos 7695,571705
#define DMA_CSR_FIFOL_Msk 7696,571756
#define DMA_CSR_FIFOL 7697,571860
#define DMA_CCR_EN_Pos 7700,572072
#define DMA_CCR_EN_Msk 7701,572122
#define DMA_CCR_EN 7702,572226
#define DMA_CCR_RESET_Pos 7703,572366
#define DMA_CCR_RESET_Msk 7704,572416
#define DMA_CCR_RESET 7705,572520
#define DMA_CCR_SUSP_Pos 7706,572660
#define DMA_CCR_SUSP_Msk 7707,572710
#define DMA_CCR_SUSP 7708,572814
#define DMA_CCR_TCIE_Pos 7709,572954
#define DMA_CCR_TCIE_Msk 7710,573004
#define DMA_CCR_TCIE 7711,573108
#define DMA_CCR_HTIE_Pos 7712,573248
#define DMA_CCR_HTIE_Msk 7713,573298
#define DMA_CCR_HTIE 7714,573402
#define DMA_CCR_DTEIE_Pos 7715,573542
#define DMA_CCR_DTEIE_Msk 7716,573593
#define DMA_CCR_DTEIE 7717,573697
#define DMA_CCR_ULEIE_Pos 7718,573837
#define DMA_CCR_ULEIE_Msk 7719,573888
#define DMA_CCR_ULEIE 7720,573992
#define DMA_CCR_USEIE_Pos 7721,574132
#define DMA_CCR_USEIE_Msk 7722,574183
#define DMA_CCR_USEIE 7723,574287
#define DMA_CCR_SUSPIE_Pos 7724,574427
#define DMA_CCR_SUSPIE_Msk 7725,574478
#define DMA_CCR_SUSPIE 7726,574582
#define DMA_CCR_TOIE_Pos 7727,574722
#define DMA_CCR_TOIE_Msk 7728,574773
#define DMA_CCR_TOIE 7729,574877
#define DMA_CCR_LSM_Pos 7730,575017
#define DMA_CCR_LSM_Msk 7731,575068
#define DMA_CCR_LSM 7732,575172
#define DMA_CCR_LAP_Pos 7733,575312
#define DMA_CCR_LAP_Msk 7734,575363
#define DMA_CCR_LAP 7735,575467
#define DMA_CCR_PRIO_Pos 7736,575607
#define DMA_CCR_PRIO_Msk 7737,575658
#define DMA_CCR_PRIO 7738,575762
#define DMA_CCR_PRIO_0 7739,575902
#define DMA_CCR_PRIO_1 7740,576006
#define DMA_CTR1_SDW_LOG2_Pos 7743,576194
#define DMA_CTR1_SDW_LOG2_Msk 7744,576244
#define DMA_CTR1_SDW_LOG2 7745,576348
#define DMA_CTR1_SDW_LOG2_0 7746,576513
#define DMA_CTR1_SDW_LOG2_1 7747,576612
#define DMA_CTR1_SINC_Pos 7748,576711
#define DMA_CTR1_SINC_Msk 7749,576761
#define DMA_CTR1_SINC 7750,576865
#define DMA_CTR1_SBL_1_Pos 7751,577030
#define DMA_CTR1_SBL_1_Msk 7752,577080
#define DMA_CTR1_SBL_1 7753,577184
#define DMA_CTR1_PAM_Pos 7754,577349
#define DMA_CTR1_PAM_Msk 7755,577400
#define DMA_CTR1_PAM 7756,577503
#define DMA_CTR1_PAM_0 7757,577668
#define DMA_CTR1_PAM_1 7758,577767
#define DMA_CTR1_SBX_Pos 7759,577866
#define DMA_CTR1_SBX_Msk 7760,577917
#define DMA_CTR1_SBX 7761,578021
#define DMA_CTR1_SAP_Pos 7762,578186
#define DMA_CTR1_SAP_Msk 7763,578237
#define DMA_CTR1_SAP 7764,578341
#define DMA_CTR1_SSEC_Pos 7765,578506
#define DMA_CTR1_SSEC_Msk 7766,578557
#define DMA_CTR1_SSEC 7767,578661
#define DMA_CTR1_DDW_LOG2_Pos 7768,578826
#define DMA_CTR1_DDW_LOG2_Msk 7769,578877
#define DMA_CTR1_DDW_LOG2 7770,578981
#define DMA_CTR1_DDW_LOG2_0 7771,579146
#define DMA_CTR1_DDW_LOG2_1 7772,579245
#define DMA_CTR1_DINC_Pos 7773,579344
#define DMA_CTR1_DINC_Msk 7774,579395
#define DMA_CTR1_DINC 7775,579499
#define DMA_CTR1_DBL_1_Pos 7776,579664
#define DMA_CTR1_DBL_1_Msk 7777,579715
#define DMA_CTR1_DBL_1 7778,579819
#define DMA_CTR1_DBX_Pos 7779,579984
#define DMA_CTR1_DBX_Msk 7780,580035
#define DMA_CTR1_DBX 7781,580139
#define DMA_CTR1_DHX_Pos 7782,580304
#define DMA_CTR1_DHX_Msk 7783,580355
#define DMA_CTR1_DHX 7784,580459
#define DMA_CTR1_DAP_Pos 7785,580624
#define DMA_CTR1_DAP_Msk 7786,580675
#define DMA_CTR1_DAP 7787,580779
#define DMA_CTR1_DSEC_Pos 7788,580944
#define DMA_CTR1_DSEC_Msk 7789,580995
#define DMA_CTR1_DSEC 7790,581099
#define DMA_CTR2_REQSEL_Pos 7793,581347
#define DMA_CTR2_REQSEL_Msk 7794,581397
#define DMA_CTR2_REQSEL 7795,581501
#define DMA_CTR2_SWREQ_Pos 7796,581625
#define DMA_CTR2_SWREQ_Msk 7797,581675
#define DMA_CTR2_SWREQ 7798,581779
#define DMA_CTR2_DREQ_Pos 7799,581903
#define DMA_CTR2_DREQ_Msk 7800,581954
#define DMA_CTR2_DREQ 7801,582058
#define DMA_CTR2_BREQ_Pos 7802,582182
#define DMA_CTR2_BREQ_Msk 7803,582233
#define DMA_CTR2_BREQ 7804,582337
#define DMA_CTR2_PFREQ_Pos 7805,582461
#define DMA_CTR2_PFREQ_Msk 7806,582512
#define DMA_CTR2_PFREQ 7807,582616
#define DMA_CTR2_TRIGM_Pos 7808,582732
#define DMA_CTR2_TRIGM_Msk 7809,582783
#define DMA_CTR2_TRIGM 7810,582887
#define DMA_CTR2_TRIGM_0 7811,583011
#define DMA_CTR2_TRIGM_1 7812,583110
#define DMA_CTR2_TRIGSEL_Pos 7813,583209
#define DMA_CTR2_TRIGSEL_Msk 7814,583260
#define DMA_CTR2_TRIGSEL 7815,583364
#define DMA_CTR2_TRIGPOL_Pos 7816,583488
#define DMA_CTR2_TRIGPOL_Msk 7817,583539
#define DMA_CTR2_TRIGPOL 7818,583643
#define DMA_CTR2_TRIGPOL_0 7819,583767
#define DMA_CTR2_TRIGPOL_1 7820,583866
#define DMA_CTR2_TCEM_Pos 7821,583965
#define DMA_CTR2_TCEM_Msk 7822,584016
#define DMA_CTR2_TCEM 7823,584120
#define DMA_CTR2_TCEM_0 7824,584244
#define DMA_CTR2_TCEM_1 7825,584343
#define DMA_CBR1_BNDT_Pos 7828,584525
#define DMA_CBR1_BNDT_Msk 7829,584575
#define DMA_CBR1_BNDT 7830,584679
#define DMA_CBR1_BRC_Pos 7831,584827
#define DMA_CBR1_BRC_Msk 7832,584878
#define DMA_CBR1_BRC 7833,584982
#define DMA_CBR1_SDEC_Pos 7834,585130
#define DMA_CBR1_SDEC_Msk 7835,585181
#define DMA_CBR1_SDEC 7836,585285
#define DMA_CBR1_DDEC_Pos 7837,585433
#define DMA_CBR1_DDEC_Msk 7838,585484
#define DMA_CBR1_DDEC 7839,585588
#define DMA_CBR1_BRSDEC_Pos 7840,585736
#define DMA_CBR1_BRSDEC_Msk 7841,585787
#define DMA_CBR1_BRSDEC 7842,585891
#define DMA_CBR1_BRDDEC_Pos 7843,586039
#define DMA_CBR1_BRDDEC_Msk 7844,586090
#define DMA_CBR1_BRDDEC 7845,586194
#define DMA_CSAR_SA_Pos 7848,586426
#define DMA_CSAR_SA_Msk 7849,586476
#define DMA_CSAR_SA 7850,586580
#define DMA_CDAR_DA_Pos 7853,586771
#define DMA_CDAR_DA_Msk 7854,586821
#define DMA_CDAR_DA 7855,586925
#define DMA_CTR3_SAO_Pos 7858,587121
#define DMA_CTR3_SAO_Msk 7859,587171
#define DMA_CTR3_SAO 7860,587275
#define DMA_CTR3_DAO_Pos 7861,587405
#define DMA_CTR3_DAO_Msk 7862,587456
#define DMA_CTR3_DAO 7863,587560
#define DMA_CBR2_BRSAO_Pos 7866,587773
#define DMA_CBR2_BRSAO_Msk 7867,587823
#define DMA_CBR2_BRSAO 7868,587927
#define DMA_CBR2_BRDAO_Pos 7869,588062
#define DMA_CBR2_BRDAO_Msk 7870,588113
#define DMA_CBR2_BRDAO 7871,588217
#define DMA_CLLR_LA_Pos 7874,588435
#define DMA_CLLR_LA_Msk 7875,588485
#define DMA_CLLR_LA 7876,588589
#define DMA_CLLR_ULL_Pos 7877,588729
#define DMA_CLLR_ULL_Msk 7878,588780
#define DMA_CLLR_ULL 7879,588884
#define DMA_CLLR_UB2_Pos 7880,589024
#define DMA_CLLR_UB2_Msk 7881,589075
#define DMA_CLLR_UB2 7882,589179
#define DMA_CLLR_UT3_Pos 7883,589319
#define DMA_CLLR_UT3_Msk 7884,589370
#define DMA_CLLR_UT3 7885,589474
#define DMA_CLLR_UDA_Pos 7886,589614
#define DMA_CLLR_UDA_Msk 7887,589665
#define DMA_CLLR_UDA 7888,589769
#define DMA_CLLR_USA_Pos 7889,589909
#define DMA_CLLR_USA_Msk 7890,589960
#define DMA_CLLR_USA 7891,590064
#define DMA_CLLR_UB1_Pos 7892,590204
#define DMA_CLLR_UB1_Msk 7893,590255
#define DMA_CLLR_UB1 7894,590359
#define DMA_CLLR_UT2_Pos 7895,590499
#define DMA_CLLR_UT2_Msk 7896,590550
#define DMA_CLLR_UT2 7897,590654
#define DMA_CLLR_UT1_Pos 7898,590794
#define DMA_CLLR_UT1_Msk 7899,590845
#define DMA_CLLR_UT1 7900,590949
#define EXTI_RTSR1_RT0_Pos 7908,591583
#define EXTI_RTSR1_RT0_Msk 7909,591633
#define EXTI_RTSR1_RT0 7910,591737
#define EXTI_RTSR1_RT1_Pos 7911,591876
#define EXTI_RTSR1_RT1_Msk 7912,591926
#define EXTI_RTSR1_RT1 7913,592030
#define EXTI_RTSR1_RT2_Pos 7914,592169
#define EXTI_RTSR1_RT2_Msk 7915,592219
#define EXTI_RTSR1_RT2 7916,592323
#define EXTI_RTSR1_RT3_Pos 7917,592462
#define EXTI_RTSR1_RT3_Msk 7918,592512
#define EXTI_RTSR1_RT3 7919,592616
#define EXTI_RTSR1_RT4_Pos 7920,592755
#define EXTI_RTSR1_RT4_Msk 7921,592805
#define EXTI_RTSR1_RT4 7922,592909
#define EXTI_RTSR1_RT5_Pos 7923,593048
#define EXTI_RTSR1_RT5_Msk 7924,593098
#define EXTI_RTSR1_RT5 7925,593202
#define EXTI_RTSR1_RT6_Pos 7926,593341
#define EXTI_RTSR1_RT6_Msk 7927,593391
#define EXTI_RTSR1_RT6 7928,593495
#define EXTI_RTSR1_RT7_Pos 7929,593634
#define EXTI_RTSR1_RT7_Msk 7930,593684
#define EXTI_RTSR1_RT7 7931,593788
#define EXTI_RTSR1_RT8_Pos 7932,593927
#define EXTI_RTSR1_RT8_Msk 7933,593977
#define EXTI_RTSR1_RT8 7934,594081
#define EXTI_RTSR1_RT9_Pos 7935,594220
#define EXTI_RTSR1_RT9_Msk 7936,594270
#define EXTI_RTSR1_RT9 7937,594374
#define EXTI_RTSR1_RT10_Pos 7938,594513
#define EXTI_RTSR1_RT10_Msk 7939,594564
#define EXTI_RTSR1_RT10 7940,594668
#define EXTI_RTSR1_RT11_Pos 7941,594808
#define EXTI_RTSR1_RT11_Msk 7942,594859
#define EXTI_RTSR1_RT11 7943,594963
#define EXTI_RTSR1_RT12_Pos 7944,595103
#define EXTI_RTSR1_RT12_Msk 7945,595154
#define EXTI_RTSR1_RT12 7946,595258
#define EXTI_RTSR1_RT13_Pos 7947,595398
#define EXTI_RTSR1_RT13_Msk 7948,595449
#define EXTI_RTSR1_RT13 7949,595553
#define EXTI_RTSR1_RT14_Pos 7950,595693
#define EXTI_RTSR1_RT14_Msk 7951,595744
#define EXTI_RTSR1_RT14 7952,595848
#define EXTI_RTSR1_RT15_Pos 7953,595988
#define EXTI_RTSR1_RT15_Msk 7954,596039
#define EXTI_RTSR1_RT15 7955,596143
#define EXTI_RTSR1_RT16_Pos 7956,596283
#define EXTI_RTSR1_RT16_Msk 7957,596334
#define EXTI_RTSR1_RT16 7958,596438
#define EXTI_FTSR1_FT0_Pos 7961,596662
#define EXTI_FTSR1_FT0_Msk 7962,596712
#define EXTI_FTSR1_FT0 7963,596816
#define EXTI_FTSR1_FT1_Pos 7964,596956
#define EXTI_FTSR1_FT1_Msk 7965,597006
#define EXTI_FTSR1_FT1 7966,597110
#define EXTI_FTSR1_FT2_Pos 7967,597250
#define EXTI_FTSR1_FT2_Msk 7968,597300
#define EXTI_FTSR1_FT2 7969,597404
#define EXTI_FTSR1_FT3_Pos 7970,597544
#define EXTI_FTSR1_FT3_Msk 7971,597594
#define EXTI_FTSR1_FT3 7972,597698
#define EXTI_FTSR1_FT4_Pos 7973,597838
#define EXTI_FTSR1_FT4_Msk 7974,597888
#define EXTI_FTSR1_FT4 7975,597992
#define EXTI_FTSR1_FT5_Pos 7976,598132
#define EXTI_FTSR1_FT5_Msk 7977,598182
#define EXTI_FTSR1_FT5 7978,598286
#define EXTI_FTSR1_FT6_Pos 7979,598426
#define EXTI_FTSR1_FT6_Msk 7980,598476
#define EXTI_FTSR1_FT6 7981,598580
#define EXTI_FTSR1_FT7_Pos 7982,598720
#define EXTI_FTSR1_FT7_Msk 7983,598770
#define EXTI_FTSR1_FT7 7984,598874
#define EXTI_FTSR1_FT8_Pos 7985,599014
#define EXTI_FTSR1_FT8_Msk 7986,599064
#define EXTI_FTSR1_FT8 7987,599168
#define EXTI_FTSR1_FT9_Pos 7988,599308
#define EXTI_FTSR1_FT9_Msk 7989,599358
#define EXTI_FTSR1_FT9 7990,599462
#define EXTI_FTSR1_FT10_Pos 7991,599602
#define EXTI_FTSR1_FT10_Msk 7992,599653
#define EXTI_FTSR1_FT10 7993,599757
#define EXTI_FTSR1_FT11_Pos 7994,599898
#define EXTI_FTSR1_FT11_Msk 7995,599949
#define EXTI_FTSR1_FT11 7996,600053
#define EXTI_FTSR1_FT12_Pos 7997,600194
#define EXTI_FTSR1_FT12_Msk 7998,600245
#define EXTI_FTSR1_FT12 7999,600349
#define EXTI_FTSR1_FT13_Pos 8000,600490
#define EXTI_FTSR1_FT13_Msk 8001,600541
#define EXTI_FTSR1_FT13 8002,600645
#define EXTI_FTSR1_FT14_Pos 8003,600786
#define EXTI_FTSR1_FT14_Msk 8004,600837
#define EXTI_FTSR1_FT14 8005,600941
#define EXTI_FTSR1_FT15_Pos 8006,601082
#define EXTI_FTSR1_FT15_Msk 8007,601133
#define EXTI_FTSR1_FT15 8008,601237
#define EXTI_FTSR1_FT16_Pos 8009,601378
#define EXTI_FTSR1_FT16_Msk 8010,601429
#define EXTI_FTSR1_FT16 8011,601533
#define EXTI_SWIER1_SWI0_Pos 8014,601758
#define EXTI_SWIER1_SWI0_Msk 8015,601808
#define EXTI_SWIER1_SWI0 8016,601912
#define EXTI_SWIER1_SWI1_Pos 8017,602034
#define EXTI_SWIER1_SWI1_Msk 8018,602084
#define EXTI_SWIER1_SWI1 8019,602188
#define EXTI_SWIER1_SWI2_Pos 8020,602310
#define EXTI_SWIER1_SWI2_Msk 8021,602360
#define EXTI_SWIER1_SWI2 8022,602464
#define EXTI_SWIER1_SWI3_Pos 8023,602586
#define EXTI_SWIER1_SWI3_Msk 8024,602636
#define EXTI_SWIER1_SWI3 8025,602740
#define EXTI_SWIER1_SWI4_Pos 8026,602862
#define EXTI_SWIER1_SWI4_Msk 8027,602912
#define EXTI_SWIER1_SWI4 8028,603016
#define EXTI_SWIER1_SWI5_Pos 8029,603138
#define EXTI_SWIER1_SWI5_Msk 8030,603188
#define EXTI_SWIER1_SWI5 8031,603292
#define EXTI_SWIER1_SWI6_Pos 8032,603414
#define EXTI_SWIER1_SWI6_Msk 8033,603464
#define EXTI_SWIER1_SWI6 8034,603568
#define EXTI_SWIER1_SWI7_Pos 8035,603690
#define EXTI_SWIER1_SWI7_Msk 8036,603740
#define EXTI_SWIER1_SWI7 8037,603844
#define EXTI_SWIER1_SWI8_Pos 8038,603966
#define EXTI_SWIER1_SWI8_Msk 8039,604016
#define EXTI_SWIER1_SWI8 8040,604120
#define EXTI_SWIER1_SWI9_Pos 8041,604242
#define EXTI_SWIER1_SWI9_Msk 8042,604292
#define EXTI_SWIER1_SWI9 8043,604396
#define EXTI_SWIER1_SWI10_Pos 8044,604518
#define EXTI_SWIER1_SWI10_Msk 8045,604569
#define EXTI_SWIER1_SWI10 8046,604673
#define EXTI_SWIER1_SWI11_Pos 8047,604796
#define EXTI_SWIER1_SWI11_Msk 8048,604847
#define EXTI_SWIER1_SWI11 8049,604951
#define EXTI_SWIER1_SWI12_Pos 8050,605074
#define EXTI_SWIER1_SWI12_Msk 8051,605125
#define EXTI_SWIER1_SWI12 8052,605229
#define EXTI_SWIER1_SWI13_Pos 8053,605352
#define EXTI_SWIER1_SWI13_Msk 8054,605403
#define EXTI_SWIER1_SWI13 8055,605507
#define EXTI_SWIER1_SWI14_Pos 8056,605630
#define EXTI_SWIER1_SWI14_Msk 8057,605681
#define EXTI_SWIER1_SWI14 8058,605785
#define EXTI_SWIER1_SWI15_Pos 8059,605908
#define EXTI_SWIER1_SWI15_Msk 8060,605959
#define EXTI_SWIER1_SWI15 8061,606063
#define EXTI_SWIER1_SWI16_Pos 8062,606186
#define EXTI_SWIER1_SWI16_Msk 8063,606237
#define EXTI_SWIER1_SWI16 8064,606341
#define EXTI_RPR1_RPIF0_Pos 8068,606550
#define EXTI_RPR1_RPIF0_Msk 8069,606600
#define EXTI_RPR1_RPIF0 8070,606704
#define EXTI_RPR1_RPIF1_Pos 8071,606837
#define EXTI_RPR1_RPIF1_Msk 8072,606887
#define EXTI_RPR1_RPIF1 8073,606991
#define EXTI_RPR1_RPIF2_Pos 8074,607124
#define EXTI_RPR1_RPIF2_Msk 8075,607174
#define EXTI_RPR1_RPIF2 8076,607278
#define EXTI_RPR1_RPIF3_Pos 8077,607411
#define EXTI_RPR1_RPIF3_Msk 8078,607461
#define EXTI_RPR1_RPIF3 8079,607565
#define EXTI_RPR1_RPIF4_Pos 8080,607698
#define EXTI_RPR1_RPIF4_Msk 8081,607748
#define EXTI_RPR1_RPIF4 8082,607852
#define EXTI_RPR1_RPIF5_Pos 8083,607985
#define EXTI_RPR1_RPIF5_Msk 8084,608035
#define EXTI_RPR1_RPIF5 8085,608139
#define EXTI_RPR1_RPIF6_Pos 8086,608272
#define EXTI_RPR1_RPIF6_Msk 8087,608322
#define EXTI_RPR1_RPIF6 8088,608426
#define EXTI_RPR1_RPIF7_Pos 8089,608559
#define EXTI_RPR1_RPIF7_Msk 8090,608609
#define EXTI_RPR1_RPIF7 8091,608713
#define EXTI_RPR1_RPIF8_Pos 8092,608846
#define EXTI_RPR1_RPIF8_Msk 8093,608896
#define EXTI_RPR1_RPIF8 8094,609000
#define EXTI_RPR1_RPIF9_Pos 8095,609133
#define EXTI_RPR1_RPIF9_Msk 8096,609183
#define EXTI_RPR1_RPIF9 8097,609287
#define EXTI_RPR1_RPIF10_Pos 8098,609420
#define EXTI_RPR1_RPIF10_Msk 8099,609471
#define EXTI_RPR1_RPIF10 8100,609575
#define EXTI_RPR1_RPIF11_Pos 8101,609709
#define EXTI_RPR1_RPIF11_Msk 8102,609760
#define EXTI_RPR1_RPIF11 8103,609864
#define EXTI_RPR1_RPIF12_Pos 8104,609998
#define EXTI_RPR1_RPIF12_Msk 8105,610049
#define EXTI_RPR1_RPIF12 8106,610153
#define EXTI_RPR1_RPIF13_Pos 8107,610287
#define EXTI_RPR1_RPIF13_Msk 8108,610338
#define EXTI_RPR1_RPIF13 8109,610442
#define EXTI_RPR1_RPIF14_Pos 8110,610576
#define EXTI_RPR1_RPIF14_Msk 8111,610627
#define EXTI_RPR1_RPIF14 8112,610731
#define EXTI_RPR1_RPIF15_Pos 8113,610865
#define EXTI_RPR1_RPIF15_Msk 8114,610916
#define EXTI_RPR1_RPIF15 8115,611020
#define EXTI_RPR1_RPIF16_Pos 8116,611154
#define EXTI_RPR1_RPIF16_Msk 8117,611205
#define EXTI_RPR1_RPIF16 8118,611309
#define EXTI_FPR1_FPIF0_Pos 8121,611527
#define EXTI_FPR1_FPIF0_Msk 8122,611577
#define EXTI_FPR1_FPIF0 8123,611681
#define EXTI_FPR1_FPIF1_Pos 8124,611815
#define EXTI_FPR1_FPIF1_Msk 8125,611865
#define EXTI_FPR1_FPIF1 8126,611969
#define EXTI_FPR1_FPIF2_Pos 8127,612103
#define EXTI_FPR1_FPIF2_Msk 8128,612153
#define EXTI_FPR1_FPIF2 8129,612257
#define EXTI_FPR1_FPIF3_Pos 8130,612391
#define EXTI_FPR1_FPIF3_Msk 8131,612441
#define EXTI_FPR1_FPIF3 8132,612545
#define EXTI_FPR1_FPIF4_Pos 8133,612679
#define EXTI_FPR1_FPIF4_Msk 8134,612729
#define EXTI_FPR1_FPIF4 8135,612833
#define EXTI_FPR1_FPIF5_Pos 8136,612967
#define EXTI_FPR1_FPIF5_Msk 8137,613017
#define EXTI_FPR1_FPIF5 8138,613121
#define EXTI_FPR1_FPIF6_Pos 8139,613255
#define EXTI_FPR1_FPIF6_Msk 8140,613305
#define EXTI_FPR1_FPIF6 8141,613409
#define EXTI_FPR1_FPIF7_Pos 8142,613543
#define EXTI_FPR1_FPIF7_Msk 8143,613593
#define EXTI_FPR1_FPIF7 8144,613697
#define EXTI_FPR1_FPIF8_Pos 8145,613831
#define EXTI_FPR1_FPIF8_Msk 8146,613881
#define EXTI_FPR1_FPIF8 8147,613985
#define EXTI_FPR1_FPIF9_Pos 8148,614119
#define EXTI_FPR1_FPIF9_Msk 8149,614169
#define EXTI_FPR1_FPIF9 8150,614273
#define EXTI_FPR1_FPIF10_Pos 8151,614407
#define EXTI_FPR1_FPIF10_Msk 8152,614458
#define EXTI_FPR1_FPIF10 8153,614562
#define EXTI_FPR1_FPIF11_Pos 8154,614697
#define EXTI_FPR1_FPIF11_Msk 8155,614748
#define EXTI_FPR1_FPIF11 8156,614852
#define EXTI_FPR1_FPIF12_Pos 8157,614987
#define EXTI_FPR1_FPIF12_Msk 8158,615038
#define EXTI_FPR1_FPIF12 8159,615142
#define EXTI_FPR1_FPIF13_Pos 8160,615277
#define EXTI_FPR1_FPIF13_Msk 8161,615328
#define EXTI_FPR1_FPIF13 8162,615432
#define EXTI_FPR1_FPIF14_Pos 8163,615567
#define EXTI_FPR1_FPIF14_Msk 8164,615618
#define EXTI_FPR1_FPIF14 8165,615722
#define EXTI_FPR1_FPIF15_Pos 8166,615857
#define EXTI_FPR1_FPIF15_Msk 8167,615908
#define EXTI_FPR1_FPIF15 8168,616012
#define EXTI_FPR1_FPIF16_Pos 8169,616147
#define EXTI_FPR1_FPIF16_Msk 8170,616198
#define EXTI_FPR1_FPIF16 8171,616302
#define EXTI_SECENR1_SEC0_Pos 8174,616524
#define EXTI_SECENR1_SEC0_Msk 8175,616573
#define EXTI_SECENR1_SEC0 8176,616675
#define EXTI_SECENR1_SEC1_Pos 8177,616792
#define EXTI_SECENR1_SEC1_Msk 8178,616841
#define EXTI_SECENR1_SEC1 8179,616943
#define EXTI_SECENR1_SEC2_Pos 8180,617060
#define EXTI_SECENR1_SEC2_Msk 8181,617109
#define EXTI_SECENR1_SEC2 8182,617211
#define EXTI_SECENR1_SEC3_Pos 8183,617328
#define EXTI_SECENR1_SEC3_Msk 8184,617377
#define EXTI_SECENR1_SEC3 8185,617479
#define EXTI_SECENR1_SEC4_Pos 8186,617596
#define EXTI_SECENR1_SEC4_Msk 8187,617645
#define EXTI_SECENR1_SEC4 8188,617747
#define EXTI_SECENR1_SEC5_Pos 8189,617864
#define EXTI_SECENR1_SEC5_Msk 8190,617913
#define EXTI_SECENR1_SEC5 8191,618015
#define EXTI_SECENR1_SEC6_Pos 8192,618132
#define EXTI_SECENR1_SEC6_Msk 8193,618181
#define EXTI_SECENR1_SEC6 8194,618283
#define EXTI_SECENR1_SEC7_Pos 8195,618400
#define EXTI_SECENR1_SEC7_Msk 8196,618449
#define EXTI_SECENR1_SEC7 8197,618551
#define EXTI_SECENR1_SEC8_Pos 8198,618668
#define EXTI_SECENR1_SEC8_Msk 8199,618717
#define EXTI_SECENR1_SEC8 8200,618819
#define EXTI_SECENR1_SEC9_Pos 8201,618936
#define EXTI_SECENR1_SEC9_Msk 8202,618985
#define EXTI_SECENR1_SEC9 8203,619087
#define EXTI_SECENR1_SEC10_Pos 8204,619204
#define EXTI_SECENR1_SEC10_Msk 8205,619254
#define EXTI_SECENR1_SEC10 8206,619356
#define EXTI_SECENR1_SEC11_Pos 8207,619474
#define EXTI_SECENR1_SEC11_Msk 8208,619524
#define EXTI_SECENR1_SEC11 8209,619626
#define EXTI_SECENR1_SEC12_Pos 8210,619744
#define EXTI_SECENR1_SEC12_Msk 8211,619794
#define EXTI_SECENR1_SEC12 8212,619896
#define EXTI_SECENR1_SEC13_Pos 8213,620014
#define EXTI_SECENR1_SEC13_Msk 8214,620064
#define EXTI_SECENR1_SEC13 8215,620166
#define EXTI_SECENR1_SEC14_Pos 8216,620284
#define EXTI_SECENR1_SEC14_Msk 8217,620334
#define EXTI_SECENR1_SEC14 8218,620436
#define EXTI_SECENR1_SEC15_Pos 8219,620554
#define EXTI_SECENR1_SEC15_Msk 8220,620604
#define EXTI_SECENR1_SEC15 8221,620706
#define EXTI_SECENR1_SEC16_Pos 8222,620824
#define EXTI_SECENR1_SEC16_Msk 8223,620874
#define EXTI_SECENR1_SEC16 8224,620976
#define EXTI_SECENR1_SEC17_Pos 8225,621094
#define EXTI_SECENR1_SEC17_Msk 8226,621144
#define EXTI_SECENR1_SEC17 8227,621246
#define EXTI_SECENR1_SEC18_Pos 8228,621364
#define EXTI_SECENR1_SEC18_Msk 8229,621414
#define EXTI_SECENR1_SEC18 8230,621516
#define EXTI_SECENR1_SEC19_Pos 8231,621634
#define EXTI_SECENR1_SEC19_Msk 8232,621684
#define EXTI_SECENR1_SEC19 8233,621786
#define EXTI_SECENR1_SEC20_Pos 8234,621904
#define EXTI_SECENR1_SEC20_Msk 8235,621954
#define EXTI_SECENR1_SEC20 8236,622056
#define EXTI_SECENR1_SEC21_Pos 8237,622174
#define EXTI_SECENR1_SEC21_Msk 8238,622224
#define EXTI_SECENR1_SEC21 8239,622326
#define EXTI_SECENR1_SEC22_Pos 8240,622444
#define EXTI_SECENR1_SEC22_Msk 8241,622494
#define EXTI_SECENR1_SEC22 8242,622596
#define EXTI_SECENR1_SEC23_Pos 8243,622714
#define EXTI_SECENR1_SEC23_Msk 8244,622764
#define EXTI_SECENR1_SEC23 8245,622866
#define EXTI_SECENR1_SEC24_Pos 8246,622984
#define EXTI_SECENR1_SEC24_Msk 8247,623034
#define EXTI_SECENR1_SEC24 8248,623136
#define EXTI_SECENR1_SEC25_Pos 8249,623254
#define EXTI_SECENR1_SEC25_Msk 8250,623304
#define EXTI_SECENR1_SEC25 8251,623406
#define EXTI_SECENR1_SEC26_Pos 8252,623524
#define EXTI_SECENR1_SEC26_Msk 8253,623574
#define EXTI_SECENR1_SEC26 8254,623676
#define EXTI_SECENR1_SEC27_Pos 8255,623794
#define EXTI_SECENR1_SEC27_Msk 8256,623844
#define EXTI_SECENR1_SEC27 8257,623946
#define EXTI_SECENR1_SEC28_Pos 8258,624064
#define EXTI_SECENR1_SEC28_Msk 8259,624114
#define EXTI_SECENR1_SEC28 8260,624216
#define EXTI_SECENR1_SEC29_Pos 8261,624334
#define EXTI_SECENR1_SEC29_Msk 8262,624384
#define EXTI_SECENR1_SEC29 8263,624486
#define EXTI_SECENR1_SEC30_Pos 8264,624604
#define EXTI_SECENR1_SEC30_Msk 8265,624654
#define EXTI_SECENR1_SEC30 8266,624756
#define EXTI_SECENR1_SEC31_Pos 8267,624874
#define EXTI_SECENR1_SEC31_Msk 8268,624924
#define EXTI_SECENR1_SEC31 8269,625026
#define EXTI_PRIVENR1_PRIV0_Pos 8273,625234
#define EXTI_PRIVENR1_PRIV0_Msk 8274,625284
#define EXTI_PRIVENR1_PRIV0 8275,625388
#define EXTI_PRIVENR1_PRIV1_Pos 8276,625508
#define EXTI_PRIVENR1_PRIV1_Msk 8277,625558
#define EXTI_PRIVENR1_PRIV1 8278,625662
#define EXTI_PRIVENR1_PRIV2_Pos 8279,625782
#define EXTI_PRIVENR1_PRIV2_Msk 8280,625832
#define EXTI_PRIVENR1_PRIV2 8281,625936
#define EXTI_PRIVENR1_PRIV3_Pos 8282,626056
#define EXTI_PRIVENR1_PRIV3_Msk 8283,626106
#define EXTI_PRIVENR1_PRIV3 8284,626210
#define EXTI_PRIVENR1_PRIV4_Pos 8285,626330
#define EXTI_PRIVENR1_PRIV4_Msk 8286,626380
#define EXTI_PRIVENR1_PRIV4 8287,626484
#define EXTI_PRIVENR1_PRIV5_Pos 8288,626604
#define EXTI_PRIVENR1_PRIV5_Msk 8289,626654
#define EXTI_PRIVENR1_PRIV5 8290,626758
#define EXTI_PRIVENR1_PRIV6_Pos 8291,626878
#define EXTI_PRIVENR1_PRIV6_Msk 8292,626928
#define EXTI_PRIVENR1_PRIV6 8293,627032
#define EXTI_PRIVENR1_PRIV7_Pos 8294,627152
#define EXTI_PRIVENR1_PRIV7_Msk 8295,627202
#define EXTI_PRIVENR1_PRIV7 8296,627306
#define EXTI_PRIVENR1_PRIV8_Pos 8297,627426
#define EXTI_PRIVENR1_PRIV8_Msk 8298,627476
#define EXTI_PRIVENR1_PRIV8 8299,627580
#define EXTI_PRIVENR1_PRIV9_Pos 8300,627700
#define EXTI_PRIVENR1_PRIV9_Msk 8301,627750
#define EXTI_PRIVENR1_PRIV9 8302,627854
#define EXTI_PRIVENR1_PRIV10_Pos 8303,627974
#define EXTI_PRIVENR1_PRIV10_Msk 8304,628025
#define EXTI_PRIVENR1_PRIV10 8305,628129
#define EXTI_PRIVENR1_PRIV11_Pos 8306,628250
#define EXTI_PRIVENR1_PRIV11_Msk 8307,628301
#define EXTI_PRIVENR1_PRIV11 8308,628405
#define EXTI_PRIVENR1_PRIV12_Pos 8309,628526
#define EXTI_PRIVENR1_PRIV12_Msk 8310,628577
#define EXTI_PRIVENR1_PRIV12 8311,628681
#define EXTI_PRIVENR1_PRIV13_Pos 8312,628802
#define EXTI_PRIVENR1_PRIV13_Msk 8313,628853
#define EXTI_PRIVENR1_PRIV13 8314,628957
#define EXTI_PRIVENR1_PRIV14_Pos 8315,629078
#define EXTI_PRIVENR1_PRIV14_Msk 8316,629129
#define EXTI_PRIVENR1_PRIV14 8317,629233
#define EXTI_PRIVENR1_PRIV15_Pos 8318,629354
#define EXTI_PRIVENR1_PRIV15_Msk 8319,629405
#define EXTI_PRIVENR1_PRIV15 8320,629509
#define EXTI_PRIVENR1_PRIV16_Pos 8321,629630
#define EXTI_PRIVENR1_PRIV16_Msk 8322,629681
#define EXTI_PRIVENR1_PRIV16 8323,629785
#define EXTI_PRIVENR1_PRIV17_Pos 8324,629906
#define EXTI_PRIVENR1_PRIV17_Msk 8325,629957
#define EXTI_PRIVENR1_PRIV17 8326,630061
#define EXTI_PRIVENR1_PRIV18_Pos 8327,630182
#define EXTI_PRIVENR1_PRIV18_Msk 8328,630233
#define EXTI_PRIVENR1_PRIV18 8329,630337
#define EXTI_PRIVENR1_PRIV19_Pos 8330,630458
#define EXTI_PRIVENR1_PRIV19_Msk 8331,630509
#define EXTI_PRIVENR1_PRIV19 8332,630613
#define EXTI_PRIVENR1_PRIV20_Pos 8333,630734
#define EXTI_PRIVENR1_PRIV20_Msk 8334,630785
#define EXTI_PRIVENR1_PRIV20 8335,630889
#define EXTI_PRIVENR1_PRIV21_Pos 8336,631010
#define EXTI_PRIVENR1_PRIV21_Msk 8337,631061
#define EXTI_PRIVENR1_PRIV21 8338,631165
#define EXTI_PRIVENR1_PRIV22_Pos 8339,631286
#define EXTI_PRIVENR1_PRIV22_Msk 8340,631337
#define EXTI_PRIVENR1_PRIV22 8341,631441
#define EXTI_PRIVENR1_PRIV23_Pos 8342,631562
#define EXTI_PRIVENR1_PRIV23_Msk 8343,631613
#define EXTI_PRIVENR1_PRIV23 8344,631717
#define EXTI_PRIVENR1_PRIV24_Pos 8345,631838
#define EXTI_PRIVENR1_PRIV24_Msk 8346,631889
#define EXTI_PRIVENR1_PRIV24 8347,631993
#define EXTI_PRIVENR1_PRIV25_Pos 8348,632114
#define EXTI_PRIVENR1_PRIV25_Msk 8349,632165
#define EXTI_PRIVENR1_PRIV25 8350,632270
#define EXTI_PRIVENR1_PRIV26_Pos 8351,632392
#define EXTI_PRIVENR1_PRIV26_Msk 8352,632443
#define EXTI_PRIVENR1_PRIV26 8353,632548
#define EXTI_PRIVENR1_PRIV27_Pos 8354,632670
#define EXTI_PRIVENR1_PRIV27_Msk 8355,632721
#define EXTI_PRIVENR1_PRIV27 8356,632826
#define EXTI_PRIVENR1_PRIV28_Pos 8357,632948
#define EXTI_PRIVENR1_PRIV28_Msk 8358,632999
#define EXTI_PRIVENR1_PRIV28 8359,633104
#define EXTI_PRIVENR1_PRIV29_Pos 8360,633226
#define EXTI_PRIVENR1_PRIV29_Msk 8361,633277
#define EXTI_PRIVENR1_PRIV29 8362,633382
#define EXTI_PRIVENR1_PRIV30_Pos 8363,633504
#define EXTI_PRIVENR1_PRIV30_Msk 8364,633555
#define EXTI_PRIVENR1_PRIV30 8365,633660
#define EXTI_PRIVENR1_PRIV31_Pos 8366,633782
#define EXTI_PRIVENR1_PRIV31_Msk 8367,633833
#define EXTI_PRIVENR1_PRIV31 8368,633938
#define EXTI_RTSR2_RT_Pos 8371,634145
#define EXTI_RTSR2_RT_Msk 8372,634196
#define EXTI_RTSR2_RT 8373,634304
#define EXTI_RTSR2_RT46_Pos 8374,634440
#define EXTI_RTSR2_RT46_Msk 8375,634491
#define EXTI_RTSR2_RT46 8376,634599
#define EXTI_RTSR2_RT50_Pos 8377,634746
#define EXTI_RTSR2_RT50_Msk 8378,634797
#define EXTI_RTSR2_RT50 8379,634905
#define EXTI_RTSR2_RT53_Pos 8380,635052
#define EXTI_RTSR2_RT53_Msk 8381,635103
#define EXTI_RTSR2_RT53 8382,635211
#define EXTI_FTSR2_FT_Pos 8385,635443
#define EXTI_FTSR2_FT_Msk 8386,635494
#define EXTI_FTSR2_FT 8387,635602
#define EXTI_FTSR2_FT46_Pos 8388,635739
#define EXTI_FTSR2_FT46_Msk 8389,635790
#define EXTI_FTSR2_FT46 8390,635898
#define EXTI_FTSR2_FT50_Pos 8391,636046
#define EXTI_FTSR2_FT50_Msk 8392,636097
#define EXTI_FTSR2_FT50 8393,636205
#define EXTI_FTSR2_FT53_Pos 8394,636353
#define EXTI_FTSR2_FT53_Msk 8395,636404
#define EXTI_FTSR2_FT53 8396,636512
#define EXTI_SWIER2_SWIER46_Pos 8399,636745
#define EXTI_SWIER2_SWIER46_Msk 8400,636795
#define EXTI_SWIER2_SWIER46 8401,636902
#define EXTI_SWIER2_SWIER50_Pos 8402,637028
#define EXTI_SWIER2_SWIER50_Msk 8403,637078
#define EXTI_SWIER2_SWIER50 8404,637185
#define EXTI_SWIER2_SWIER53_Pos 8405,637311
#define EXTI_SWIER2_SWIER53_Msk 8406,637361
#define EXTI_SWIER2_SWIER53 8407,637468
#define EXTI_RPR2_RPIF_Pos 8410,637678
#define EXTI_RPR2_RPIF_Msk 8411,637730
#define EXTI_RPR2_RPIF 8412,637834
#define EXTI_RPR2_RPIF46_Pos 8413,637966
#define EXTI_RPR2_RPIF46_Msk 8414,638018
#define EXTI_RPR2_RPIF46 8415,638122
#define EXTI_RPR2_RPIF50_Pos 8416,638264
#define EXTI_RPR2_RPIF50_Msk 8417,638316
#define EXTI_RPR2_RPIF50 8418,638420
#define EXTI_RPR2_RPIF53_Pos 8419,638562
#define EXTI_RPR2_RPIF53_Msk 8420,638614
#define EXTI_RPR2_RPIF53 8421,638718
#define EXTI_FPR2_FPIF_Pos 8424,638944
#define EXTI_FPR2_FPIF_Msk 8425,638996
#define EXTI_FPR2_FPIF 8426,639100
#define EXTI_FPR2_FPIF46_Pos 8427,639232
#define EXTI_FPR2_FPIF46_Msk 8428,639284
#define EXTI_FPR2_FPIF46 8429,639388
#define EXTI_FPR2_FPIF50_Pos 8430,639530
#define EXTI_FPR2_FPIF50_Msk 8431,639582
#define EXTI_FPR2_FPIF50 8432,639686
#define EXTI_FPR2_FPIF53_Pos 8433,639828
#define EXTI_FPR2_FPIF53_Msk 8434,639880
#define EXTI_FPR2_FPIF53 8435,639984
#define EXTI_SECENR2_SEC32_Pos 8438,640213
#define EXTI_SECENR2_SEC32_Msk 8439,640263
#define EXTI_SECENR2_SEC32 8440,640367
#define EXTI_SECENR2_SEC33_Pos 8441,640487
#define EXTI_SECENR2_SEC33_Msk 8442,640537
#define EXTI_SECENR2_SEC33 8443,640641
#define EXTI_SECENR2_SEC34_Pos 8444,640761
#define EXTI_SECENR2_SEC34_Msk 8445,640811
#define EXTI_SECENR2_SEC34 8446,640915
#define EXTI_SECENR2_SEC35_Pos 8447,641034
#define EXTI_SECENR2_SEC35_Msk 8448,641084
#define EXTI_SECENR2_SEC35 8449,641188
#define EXTI_SECENR2_SEC36_Pos 8450,641307
#define EXTI_SECENR2_SEC36_Msk 8451,641357
#define EXTI_SECENR2_SEC36 8452,641461
#define EXTI_SECENR2_SEC37_Pos 8453,641580
#define EXTI_SECENR2_SEC37_Msk 8454,641630
#define EXTI_SECENR2_SEC37 8455,641734
#define EXTI_SECENR2_SEC38_Pos 8456,641853
#define EXTI_SECENR2_SEC38_Msk 8457,641903
#define EXTI_SECENR2_SEC38 8458,642007
#define EXTI_SECENR2_SEC39_Pos 8459,642126
#define EXTI_SECENR2_SEC39_Msk 8460,642176
#define EXTI_SECENR2_SEC39 8461,642280
#define EXTI_SECENR2_SEC40_Pos 8462,642399
#define EXTI_SECENR2_SEC40_Msk 8463,642449
#define EXTI_SECENR2_SEC40 8464,642553
#define EXTI_SECENR2_SEC41_Pos 8465,642672
#define EXTI_SECENR2_SEC41_Msk 8466,642722
#define EXTI_SECENR2_SEC41 8467,642826
#define EXTI_SECENR2_SEC42_Pos 8468,642945
#define EXTI_SECENR2_SEC42_Msk 8469,642995
#define EXTI_SECENR2_SEC42 8470,643099
#define EXTI_SECENR2_SEC43_Pos 8471,643219
#define EXTI_SECENR2_SEC43_Msk 8472,643269
#define EXTI_SECENR2_SEC43 8473,643373
#define EXTI_SECENR2_SEC44_Pos 8474,643493
#define EXTI_SECENR2_SEC44_Msk 8475,643543
#define EXTI_SECENR2_SEC44 8476,643647
#define EXTI_SECENR2_SEC45_Pos 8477,643767
#define EXTI_SECENR2_SEC45_Msk 8478,643817
#define EXTI_SECENR2_SEC45 8479,643921
#define EXTI_SECENR2_SEC46_Pos 8480,644041
#define EXTI_SECENR2_SEC46_Msk 8481,644091
#define EXTI_SECENR2_SEC46 8482,644195
#define EXTI_SECENR2_SEC47_Pos 8483,644315
#define EXTI_SECENR2_SEC47_Msk 8484,644365
#define EXTI_SECENR2_SEC47 8485,644469
#define EXTI_SECENR2_SEC48_Pos 8486,644589
#define EXTI_SECENR2_SEC48_Msk 8487,644639
#define EXTI_SECENR2_SEC48 8488,644743
#define EXTI_SECENR2_SEC49_Pos 8489,644863
#define EXTI_SECENR2_SEC49_Msk 8490,644913
#define EXTI_SECENR2_SEC49 8491,645017
#define EXTI_SECENR2_SEC50_Pos 8492,645137
#define EXTI_SECENR2_SEC50_Msk 8493,645187
#define EXTI_SECENR2_SEC50 8494,645291
#define EXTI_SECENR2_SEC51_Pos 8495,645411
#define EXTI_SECENR2_SEC51_Msk 8496,645461
#define EXTI_SECENR2_SEC51 8497,645565
#define EXTI_SECENR2_SEC52_Pos 8498,645685
#define EXTI_SECENR2_SEC52_Msk 8499,645735
#define EXTI_SECENR2_SEC52 8500,645839
#define EXTI_SECENR2_SEC53_Pos 8501,645959
#define EXTI_SECENR2_SEC53_Msk 8502,646009
#define EXTI_SECENR2_SEC53 8503,646113
#define EXTI_SECENR2_SEC54_Pos 8504,646233
#define EXTI_SECENR2_SEC54_Msk 8505,646283
#define EXTI_SECENR2_SEC54 8506,646387
#define EXTI_SECENR2_SEC55_Pos 8507,646507
#define EXTI_SECENR2_SEC55_Msk 8508,646557
#define EXTI_SECENR2_SEC55 8509,646661
#define EXTI_SECENR2_SEC56_Pos 8510,646781
#define EXTI_SECENR2_SEC56_Msk 8511,646831
#define EXTI_SECENR2_SEC56 8512,646935
#define EXTI_SECENR2_SEC57_Pos 8513,647055
#define EXTI_SECENR2_SEC57_Msk 8514,647105
#define EXTI_SECENR2_SEC57 8515,647209
#define EXTI_PRIVENR2_PRIV32_Pos 8518,647417
#define EXTI_PRIVENR2_PRIV32_Msk 8519,647469
#define EXTI_PRIVENR2_PRIV32 8520,647577
#define EXTI_PRIVENR2_PRIV33_Pos 8521,647701
#define EXTI_PRIVENR2_PRIV33_Msk 8522,647753
#define EXTI_PRIVENR2_PRIV33 8523,647861
#define EXTI_PRIVENR2_PRIV34_Pos 8524,647985
#define EXTI_PRIVENR2_PRIV34_Msk 8525,648037
#define EXTI_PRIVENR2_PRIV34 8526,648145
#define EXTI_PRIVENR2_PRIV35_Pos 8527,648268
#define EXTI_PRIVENR2_PRIV35_Msk 8528,648320
#define EXTI_PRIVENR2_PRIV35 8529,648428
#define EXTI_PRIVENR2_PRIV36_Pos 8530,648551
#define EXTI_PRIVENR2_PRIV36_Msk 8531,648603
#define EXTI_PRIVENR2_PRIV36 8532,648711
#define EXTI_PRIVENR2_PRIV37_Pos 8533,648834
#define EXTI_PRIVENR2_PRIV37_Msk 8534,648886
#define EXTI_PRIVENR2_PRIV37 8535,648994
#define EXTI_PRIVENR2_PRIV38_Pos 8536,649117
#define EXTI_PRIVENR2_PRIV38_Msk 8537,649169
#define EXTI_PRIVENR2_PRIV38 8538,649277
#define EXTI_PRIVENR2_PRIV39_Pos 8539,649400
#define EXTI_PRIVENR2_PRIV39_Msk 8540,649452
#define EXTI_PRIVENR2_PRIV39 8541,649560
#define EXTI_PRIVENR2_PRIV40_Pos 8542,649683
#define EXTI_PRIVENR2_PRIV40_Msk 8543,649735
#define EXTI_PRIVENR2_PRIV40 8544,649843
#define EXTI_PRIVENR2_PRIV41_Pos 8545,649966
#define EXTI_PRIVENR2_PRIV41_Msk 8546,650018
#define EXTI_PRIVENR2_PRIV41 8547,650126
#define EXTI_PRIVENR2_PRIV42_Pos 8548,650249
#define EXTI_PRIVENR2_PRIV42_Msk 8549,650301
#define EXTI_PRIVENR2_PRIV42 8550,650409
#define EXTI_PRIVENR2_PRIV43_Pos 8551,650533
#define EXTI_PRIVENR2_PRIV43_Msk 8552,650585
#define EXTI_PRIVENR2_PRIV43 8553,650693
#define EXTI_PRIVENR2_PRIV44_Pos 8554,650817
#define EXTI_PRIVENR2_PRIV44_Msk 8555,650869
#define EXTI_PRIVENR2_PRIV44 8556,650977
#define EXTI_PRIVENR2_PRIV45_Pos 8557,651101
#define EXTI_PRIVENR2_PRIV45_Msk 8558,651153
#define EXTI_PRIVENR2_PRIV45 8559,651261
#define EXTI_PRIVENR2_PRIV46_Pos 8560,651385
#define EXTI_PRIVENR2_PRIV46_Msk 8561,651437
#define EXTI_PRIVENR2_PRIV46 8562,651545
#define EXTI_PRIVENR2_PRIV47_Pos 8563,651669
#define EXTI_PRIVENR2_PRIV47_Msk 8564,651721
#define EXTI_PRIVENR2_PRIV47 8565,651829
#define EXTI_PRIVENR2_PRIV48_Pos 8566,651953
#define EXTI_PRIVENR2_PRIV48_Msk 8567,652005
#define EXTI_PRIVENR2_PRIV48 8568,652113
#define EXTI_PRIVENR2_PRIV49_Pos 8569,652237
#define EXTI_PRIVENR2_PRIV49_Msk 8570,652289
#define EXTI_PRIVENR2_PRIV49 8571,652397
#define EXTI_PRIVENR2_PRIV50_Pos 8572,652521
#define EXTI_PRIVENR2_PRIV50_Msk 8573,652573
#define EXTI_PRIVENR2_PRIV50 8574,652681
#define EXTI_PRIVENR2_PRIV51_Pos 8575,652805
#define EXTI_PRIVENR2_PRIV51_Msk 8576,652857
#define EXTI_PRIVENR2_PRIV51 8577,652965
#define EXTI_PRIVENR2_PRIV52_Pos 8578,653089
#define EXTI_PRIVENR2_PRIV52_Msk 8579,653141
#define EXTI_PRIVENR2_PRIV52 8580,653249
#define EXTI_PRIVENR2_PRIV53_Pos 8581,653373
#define EXTI_PRIVENR2_PRIV53_Msk 8582,653425
#define EXTI_PRIVENR2_PRIV53 8583,653533
#define EXTI_PRIVENR2_PRIV54_Pos 8584,653657
#define EXTI_PRIVENR2_PRIV54_Msk 8585,653709
#define EXTI_PRIVENR2_PRIV54 8586,653817
#define EXTI_PRIVENR2_PRIV55_Pos 8587,653941
#define EXTI_PRIVENR2_PRIV55_Msk 8588,653993
#define EXTI_PRIVENR2_PRIV55 8589,654101
#define EXTI_PRIVENR2_PRIV56_Pos 8590,654225
#define EXTI_PRIVENR2_PRIV56_Msk 8591,654277
#define EXTI_PRIVENR2_PRIV56 8592,654385
#define EXTI_PRIVENR2_PRIV57_Pos 8593,654509
#define EXTI_PRIVENR2_PRIV57_Msk 8594,654561
#define EXTI_PRIVENR2_PRIV57 8595,654669
#define EXTI_EXTICR1_EXTI0_Pos 8598,654874
#define EXTI_EXTICR1_EXTI0_Msk 8599,654924
#define EXTI_EXTICR1_EXTI0 8600,655028
#define EXTI_EXTICR1_EXTI0_0 8601,655142
#define EXTI_EXTICR1_EXTI0_1 8602,655246
#define EXTI_EXTICR1_EXTI0_2 8603,655350
#define EXTI_EXTICR1_EXTI0_3 8604,655454
#define EXTI_EXTICR1_EXTI1_Pos 8605,655558
#define EXTI_EXTICR1_EXTI1_Msk 8606,655608
#define EXTI_EXTICR1_EXTI1 8607,655712
#define EXTI_EXTICR1_EXTI1_0 8608,655826
#define EXTI_EXTICR1_EXTI1_1 8609,655930
#define EXTI_EXTICR1_EXTI1_2 8610,656034
#define EXTI_EXTICR1_EXTI1_3 8611,656138
#define EXTI_EXTICR1_EXTI2_Pos 8612,656242
#define EXTI_EXTICR1_EXTI2_Msk 8613,656293
#define EXTI_EXTICR1_EXTI2 8614,656397
#define EXTI_EXTICR1_EXTI2_0 8615,656511
#define EXTI_EXTICR1_EXTI2_1 8616,656615
#define EXTI_EXTICR1_EXTI2_2 8617,656719
#define EXTI_EXTICR1_EXTI2_3 8618,656823
#define EXTI_EXTICR1_EXTI3_Pos 8619,656927
#define EXTI_EXTICR1_EXTI3_Msk 8620,656978
#define EXTI_EXTICR1_EXTI3 8621,657082
#define EXTI_EXTICR1_EXTI3_0 8622,657196
#define EXTI_EXTICR1_EXTI3_1 8623,657300
#define EXTI_EXTICR1_EXTI3_2 8624,657404
#define EXTI_EXTICR1_EXTI3_3 8625,657508
#define EXTI_EXTICR2_EXTI4_Pos 8628,657693
#define EXTI_EXTICR2_EXTI4_Msk 8629,657743
#define EXTI_EXTICR2_EXTI4 8630,657847
#define EXTI_EXTICR2_EXTI4_0 8631,657961
#define EXTI_EXTICR2_EXTI4_1 8632,658065
#define EXTI_EXTICR2_EXTI4_2 8633,658169
#define EXTI_EXTICR2_EXTI4_3 8634,658273
#define EXTI_EXTICR2_EXTI5_Pos 8635,658377
#define EXTI_EXTICR2_EXTI5_Msk 8636,658427
#define EXTI_EXTICR2_EXTI5 8637,658531
#define EXTI_EXTICR2_EXTI5_0 8638,658645
#define EXTI_EXTICR2_EXTI5_1 8639,658749
#define EXTI_EXTICR2_EXTI5_2 8640,658853
#define EXTI_EXTICR2_EXTI5_3 8641,658957
#define EXTI_EXTICR2_EXTI6_Pos 8642,659061
#define EXTI_EXTICR2_EXTI6_Msk 8643,659112
#define EXTI_EXTICR2_EXTI6 8644,659216
#define EXTI_EXTICR2_EXTI6_0 8645,659330
#define EXTI_EXTICR2_EXTI6_1 8646,659434
#define EXTI_EXTICR2_EXTI6_2 8647,659538
#define EXTI_EXTICR2_EXTI6_3 8648,659642
#define EXTI_EXTICR2_EXTI7_Pos 8649,659746
#define EXTI_EXTICR2_EXTI7_Msk 8650,659797
#define EXTI_EXTICR2_EXTI7 8651,659901
#define EXTI_EXTICR2_EXTI7_0 8652,660015
#define EXTI_EXTICR2_EXTI7_1 8653,660119
#define EXTI_EXTICR2_EXTI7_2 8654,660223
#define EXTI_EXTICR2_EXTI7_3 8655,660327
#define EXTI_EXTICR3_EXTI8_Pos 8658,660512
#define EXTI_EXTICR3_EXTI8_Msk 8659,660562
#define EXTI_EXTICR3_EXTI8 8660,660666
#define EXTI_EXTICR3_EXTI8_0 8661,660780
#define EXTI_EXTICR3_EXTI8_1 8662,660884
#define EXTI_EXTICR3_EXTI8_2 8663,660988
#define EXTI_EXTICR3_EXTI8_3 8664,661092
#define EXTI_EXTICR3_EXTI9_Pos 8665,661196
#define EXTI_EXTICR3_EXTI9_Msk 8666,661246
#define EXTI_EXTICR3_EXTI9 8667,661350
#define EXTI_EXTICR3_EXTI9_0 8668,661464
#define EXTI_EXTICR3_EXTI9_1 8669,661568
#define EXTI_EXTICR3_EXTI9_2 8670,661672
#define EXTI_EXTICR3_EXTI9_3 8671,661776
#define EXTI_EXTICR3_EXTI10_Pos 8672,661880
#define EXTI_EXTICR3_EXTI10_Msk 8673,661931
#define EXTI_EXTICR3_EXTI10 8674,662035
#define EXTI_EXTICR3_EXTI10_0 8675,662150
#define EXTI_EXTICR3_EXTI10_1 8676,662254
#define EXTI_EXTICR3_EXTI10_2 8677,662358
#define EXTI_EXTICR3_EXTI10_3 8678,662462
#define EXTI_EXTICR3_EXTI11_Pos 8679,662566
#define EXTI_EXTICR3_EXTI11_Msk 8680,662617
#define EXTI_EXTICR3_EXTI11 8681,662721
#define EXTI_EXTICR3_EXTI11_0 8682,662836
#define EXTI_EXTICR3_EXTI11_1 8683,662940
#define EXTI_EXTICR3_EXTI11_2 8684,663044
#define EXTI_EXTICR3_EXTI11_3 8685,663148
#define EXTI_EXTICR4_EXTI12_Pos 8688,663333
#define EXTI_EXTICR4_EXTI12_Msk 8689,663383
#define EXTI_EXTICR4_EXTI12 8690,663487
#define EXTI_EXTICR4_EXTI12_0 8691,663602
#define EXTI_EXTICR4_EXTI12_1 8692,663706
#define EXTI_EXTICR4_EXTI12_2 8693,663810
#define EXTI_EXTICR4_EXTI12_3 8694,663914
#define EXTI_EXTICR4_EXTI13_Pos 8695,664018
#define EXTI_EXTICR4_EXTI13_Msk 8696,664068
#define EXTI_EXTICR4_EXTI13 8697,664172
#define EXTI_EXTICR4_EXTI13_0 8698,664287
#define EXTI_EXTICR4_EXTI13_1 8699,664391
#define EXTI_EXTICR4_EXTI13_2 8700,664495
#define EXTI_EXTICR4_EXTI13_3 8701,664599
#define EXTI_EXTICR4_EXTI14_Pos 8702,664703
#define EXTI_EXTICR4_EXTI14_Msk 8703,664754
#define EXTI_EXTICR4_EXTI14 8704,664858
#define EXTI_EXTICR4_EXTI14_0 8705,664973
#define EXTI_EXTICR4_EXTI14_1 8706,665077
#define EXTI_EXTICR4_EXTI14_2 8707,665181
#define EXTI_EXTICR4_EXTI14_3 8708,665285
#define EXTI_EXTICR4_EXTI15_Pos 8709,665389
#define EXTI_EXTICR4_EXTI15_Msk 8710,665440
#define EXTI_EXTICR4_EXTI15 8711,665544
#define EXTI_EXTICR4_EXTI15_0 8712,665659
#define EXTI_EXTICR4_EXTI15_1 8713,665763
#define EXTI_EXTICR4_EXTI15_2 8714,665867
#define EXTI_EXTICR4_EXTI15_3 8715,665971
#define EXTI_LOCKR_LOCK_Pos 8718,666160
#define EXTI_LOCKR_LOCK_Msk 8719,666210
#define EXTI_LOCKR_LOCK 8720,666314
#define EXTI_IMR1_IM_Pos 8723,666502
#define EXTI_IMR1_IM_Msk 8724,666552
#define EXTI_IMR1_IM 8725,666656
#define EXTI_IMR1_IM0_Pos 8726,666764
#define EXTI_IMR1_IM0_Msk 8727,666814
#define EXTI_IMR1_IM0 8728,666918
#define EXTI_IMR1_IM1_Pos 8729,667036
#define EXTI_IMR1_IM1_Msk 8730,667086
#define EXTI_IMR1_IM1 8731,667190
#define EXTI_IMR1_IM2_Pos 8732,667308
#define EXTI_IMR1_IM2_Msk 8733,667358
#define EXTI_IMR1_IM2 8734,667462
#define EXTI_IMR1_IM3_Pos 8735,667580
#define EXTI_IMR1_IM3_Msk 8736,667630
#define EXTI_IMR1_IM3 8737,667734
#define EXTI_IMR1_IM4_Pos 8738,667852
#define EXTI_IMR1_IM4_Msk 8739,667902
#define EXTI_IMR1_IM4 8740,668006
#define EXTI_IMR1_IM5_Pos 8741,668124
#define EXTI_IMR1_IM5_Msk 8742,668174
#define EXTI_IMR1_IM5 8743,668278
#define EXTI_IMR1_IM6_Pos 8744,668396
#define EXTI_IMR1_IM6_Msk 8745,668446
#define EXTI_IMR1_IM6 8746,668550
#define EXTI_IMR1_IM7_Pos 8747,668668
#define EXTI_IMR1_IM7_Msk 8748,668718
#define EXTI_IMR1_IM7 8749,668822
#define EXTI_IMR1_IM8_Pos 8750,668940
#define EXTI_IMR1_IM8_Msk 8751,668990
#define EXTI_IMR1_IM8 8752,669094
#define EXTI_IMR1_IM9_Pos 8753,669212
#define EXTI_IMR1_IM9_Msk 8754,669262
#define EXTI_IMR1_IM9 8755,669366
#define EXTI_IMR1_IM10_Pos 8756,669484
#define EXTI_IMR1_IM10_Msk 8757,669535
#define EXTI_IMR1_IM10 8758,669639
#define EXTI_IMR1_IM11_Pos 8759,669758
#define EXTI_IMR1_IM11_Msk 8760,669809
#define EXTI_IMR1_IM11 8761,669913
#define EXTI_IMR1_IM12_Pos 8762,670032
#define EXTI_IMR1_IM12_Msk 8763,670083
#define EXTI_IMR1_IM12 8764,670187
#define EXTI_IMR1_IM13_Pos 8765,670306
#define EXTI_IMR1_IM13_Msk 8766,670357
#define EXTI_IMR1_IM13 8767,670461
#define EXTI_IMR1_IM14_Pos 8768,670580
#define EXTI_IMR1_IM14_Msk 8769,670631
#define EXTI_IMR1_IM14 8770,670735
#define EXTI_IMR1_IM15_Pos 8771,670854
#define EXTI_IMR1_IM15_Msk 8772,670905
#define EXTI_IMR1_IM15 8773,671009
#define EXTI_IMR1_IM16_Pos 8774,671128
#define EXTI_IMR1_IM16_Msk 8775,671179
#define EXTI_IMR1_IM16 8776,671283
#define EXTI_IMR1_IM17_Pos 8777,671402
#define EXTI_IMR1_IM17_Msk 8778,671453
#define EXTI_IMR1_IM17 8779,671557
#define EXTI_IMR1_IM18_Pos 8780,671676
#define EXTI_IMR1_IM18_Msk 8781,671727
#define EXTI_IMR1_IM18 8782,671831
#define EXTI_IMR1_IM19_Pos 8783,671950
#define EXTI_IMR1_IM19_Msk 8784,672001
#define EXTI_IMR1_IM19 8785,672105
#define EXTI_IMR1_IM20_Pos 8786,672224
#define EXTI_IMR1_IM20_Msk 8787,672275
#define EXTI_IMR1_IM20 8788,672379
#define EXTI_IMR1_IM21_Pos 8789,672498
#define EXTI_IMR1_IM21_Msk 8790,672549
#define EXTI_IMR1_IM21 8791,672653
#define EXTI_IMR1_IM22_Pos 8792,672772
#define EXTI_IMR1_IM22_Msk 8793,672823
#define EXTI_IMR1_IM22 8794,672927
#define EXTI_IMR1_IM23_Pos 8795,673046
#define EXTI_IMR1_IM23_Msk 8796,673097
#define EXTI_IMR1_IM23 8797,673201
#define EXTI_IMR1_IM24_Pos 8798,673320
#define EXTI_IMR1_IM24_Msk 8799,673371
#define EXTI_IMR1_IM24 8800,673475
#define EXTI_IMR1_IM25_Pos 8801,673594
#define EXTI_IMR1_IM25_Msk 8802,673645
#define EXTI_IMR1_IM25 8803,673749
#define EXTI_IMR1_IM26_Pos 8804,673868
#define EXTI_IMR1_IM26_Msk 8805,673919
#define EXTI_IMR1_IM26 8806,674023
#define EXTI_IMR1_IM27_Pos 8807,674142
#define EXTI_IMR1_IM27_Msk 8808,674193
#define EXTI_IMR1_IM27 8809,674297
#define EXTI_IMR1_IM28_Pos 8810,674416
#define EXTI_IMR1_IM28_Msk 8811,674467
#define EXTI_IMR1_IM28 8812,674571
#define EXTI_IMR1_IM29_Pos 8813,674690
#define EXTI_IMR1_IM29_Msk 8814,674741
#define EXTI_IMR1_IM29 8815,674845
#define EXTI_IMR1_IM30_Pos 8816,674964
#define EXTI_IMR1_IM30_Msk 8817,675015
#define EXTI_IMR1_IM30 8818,675119
#define EXTI_IMR1_IM31_Pos 8819,675238
#define EXTI_IMR1_IM31_Msk 8820,675289
#define EXTI_IMR1_IM31 8821,675393
#define EXTI_EMR1_EM_Pos 8824,675596
#define EXTI_EMR1_EM_Msk 8825,675646
#define EXTI_EMR1_EM 8826,675750
#define EXTI_EMR1_EM0_Pos 8827,675854
#define EXTI_EMR1_EM0_Msk 8828,675904
#define EXTI_EMR1_EM0 8829,676008
#define EXTI_EMR1_EM1_Pos 8830,676122
#define EXTI_EMR1_EM1_Msk 8831,676172
#define EXTI_EMR1_EM1 8832,676276
#define EXTI_EMR1_EM2_Pos 8833,676390
#define EXTI_EMR1_EM2_Msk 8834,676440
#define EXTI_EMR1_EM2 8835,676544
#define EXTI_EMR1_EM3_Pos 8836,676658
#define EXTI_EMR1_EM3_Msk 8837,676708
#define EXTI_EMR1_EM3 8838,676812
#define EXTI_EMR1_EM4_Pos 8839,676926
#define EXTI_EMR1_EM4_Msk 8840,676976
#define EXTI_EMR1_EM4 8841,677080
#define EXTI_EMR1_EM5_Pos 8842,677194
#define EXTI_EMR1_EM5_Msk 8843,677244
#define EXTI_EMR1_EM5 8844,677348
#define EXTI_EMR1_EM6_Pos 8845,677462
#define EXTI_EMR1_EM6_Msk 8846,677512
#define EXTI_EMR1_EM6 8847,677616
#define EXTI_EMR1_EM7_Pos 8848,677730
#define EXTI_EMR1_EM7_Msk 8849,677780
#define EXTI_EMR1_EM7 8850,677884
#define EXTI_EMR1_EM8_Pos 8851,677998
#define EXTI_EMR1_EM8_Msk 8852,678048
#define EXTI_EMR1_EM8 8853,678152
#define EXTI_EMR1_EM9_Pos 8854,678266
#define EXTI_EMR1_EM9_Msk 8855,678316
#define EXTI_EMR1_EM9 8856,678420
#define EXTI_EMR1_EM10_Pos 8857,678534
#define EXTI_EMR1_EM10_Msk 8858,678585
#define EXTI_EMR1_EM10 8859,678689
#define EXTI_EMR1_EM11_Pos 8860,678804
#define EXTI_EMR1_EM11_Msk 8861,678855
#define EXTI_EMR1_EM11 8862,678959
#define EXTI_EMR1_EM12_Pos 8863,679074
#define EXTI_EMR1_EM12_Msk 8864,679125
#define EXTI_EMR1_EM12 8865,679229
#define EXTI_EMR1_EM13_Pos 8866,679344
#define EXTI_EMR1_EM13_Msk 8867,679395
#define EXTI_EMR1_EM13 8868,679499
#define EXTI_EMR1_EM14_Pos 8869,679614
#define EXTI_EMR1_EM14_Msk 8870,679665
#define EXTI_EMR1_EM14 8871,679769
#define EXTI_EMR1_EM15_Pos 8872,679884
#define EXTI_EMR1_EM15_Msk 8873,679935
#define EXTI_EMR1_EM15 8874,680039
#define EXTI_EMR1_EM16_Pos 8875,680154
#define EXTI_EMR1_EM16_Msk 8876,680205
#define EXTI_EMR1_EM16 8877,680309
#define EXTI_EMR1_EM17_Pos 8878,680424
#define EXTI_EMR1_EM17_Msk 8879,680475
#define EXTI_EMR1_EM17 8880,680579
#define EXTI_EMR1_EM18_Pos 8881,680694
#define EXTI_EMR1_EM18_Msk 8882,680745
#define EXTI_EMR1_EM18 8883,680849
#define EXTI_EMR1_EM19_Pos 8884,680964
#define EXTI_EMR1_EM19_Msk 8885,681015
#define EXTI_EMR1_EM19 8886,681119
#define EXTI_EMR1_EM20_Pos 8887,681234
#define EXTI_EMR1_EM20_Msk 8888,681285
#define EXTI_EMR1_EM20 8889,681389
#define EXTI_EMR1_EM21_Pos 8890,681504
#define EXTI_EMR1_EM21_Msk 8891,681555
#define EXTI_EMR1_EM21 8892,681659
#define EXTI_EMR1_EM22_Pos 8893,681774
#define EXTI_EMR1_EM22_Msk 8894,681825
#define EXTI_EMR1_EM22 8895,681929
#define EXTI_EMR1_EM23_Pos 8896,682044
#define EXTI_EMR1_EM23_Msk 8897,682095
#define EXTI_EMR1_EM23 8898,682199
#define EXTI_EMR1_EM24_Pos 8899,682314
#define EXTI_EMR1_EM24_Msk 8900,682365
#define EXTI_EMR1_EM24 8901,682469
#define EXTI_EMR1_EM25_Pos 8902,682584
#define EXTI_EMR1_EM25_Msk 8903,682635
#define EXTI_EMR1_EM25 8904,682739
#define EXTI_EMR1_EM26_Pos 8905,682854
#define EXTI_EMR1_EM26_Msk 8906,682905
#define EXTI_EMR1_EM26 8907,683009
#define EXTI_EMR1_EM27_Pos 8908,683124
#define EXTI_EMR1_EM27_Msk 8909,683175
#define EXTI_EMR1_EM27 8910,683279
#define EXTI_EMR1_EM28_Pos 8911,683394
#define EXTI_EMR1_EM28_Msk 8912,683445
#define EXTI_EMR1_EM28 8913,683549
#define EXTI_EMR1_EM29_Pos 8914,683664
#define EXTI_EMR1_EM29_Msk 8915,683715
#define EXTI_EMR1_EM29 8916,683819
#define EXTI_EMR1_EM30_Pos 8917,683934
#define EXTI_EMR1_EM30_Msk 8918,683985
#define EXTI_EMR1_EM30 8919,684089
#define EXTI_EMR1_EM31_Pos 8920,684204
#define EXTI_EMR1_EM31_Msk 8921,684255
#define EXTI_EMR1_EM31 8922,684359
#define EXTI_IMR2_IM_Pos 8925,684559
#define EXTI_IMR2_IM_Msk 8926,684609
#define EXTI_IMR2_IM 8927,684713
#define EXTI_IMR2_IM32_Pos 8928,684821
#define EXTI_IMR2_IM32_Msk 8929,684871
#define EXTI_IMR2_IM32 8930,684975
#define EXTI_IMR2_IM33_Pos 8931,685094
#define EXTI_IMR2_IM33_Msk 8932,685144
#define EXTI_IMR2_IM33 8933,685248
#define EXTI_IMR2_IM34_Pos 8934,685367
#define EXTI_IMR2_IM34_Msk 8935,685417
#define EXTI_IMR2_IM34 8936,685521
#define EXTI_IMR2_IM35_Pos 8937,685640
#define EXTI_IMR2_IM35_Msk 8938,685690
#define EXTI_IMR2_IM35 8939,685794
#define EXTI_IMR2_IM36_Pos 8940,685913
#define EXTI_IMR2_IM36_Msk 8941,685963
#define EXTI_IMR2_IM36 8942,686067
#define EXTI_IMR2_IM37_Pos 8943,686186
#define EXTI_IMR2_IM37_Msk 8944,686236
#define EXTI_IMR2_IM37 8945,686340
#define EXTI_IMR2_IM38_Pos 8946,686459
#define EXTI_IMR2_IM38_Msk 8947,686509
#define EXTI_IMR2_IM38 8948,686613
#define EXTI_IMR2_IM39_Pos 8949,686732
#define EXTI_IMR2_IM39_Msk 8950,686782
#define EXTI_IMR2_IM39 8951,686886
#define EXTI_IMR2_IM40_Pos 8952,687005
#define EXTI_IMR2_IM40_Msk 8953,687055
#define EXTI_IMR2_IM40 8954,687159
#define EXTI_IMR2_IM41_Pos 8955,687278
#define EXTI_IMR2_IM41_Msk 8956,687328
#define EXTI_IMR2_IM41 8957,687432
#define EXTI_IMR2_IM42_Pos 8958,687551
#define EXTI_IMR2_IM42_Msk 8959,687602
#define EXTI_IMR2_IM42 8960,687706
#define EXTI_IMR2_IM43_Pos 8961,687825
#define EXTI_IMR2_IM43_Msk 8962,687876
#define EXTI_IMR2_IM43 8963,687980
#define EXTI_IMR2_IM44_Pos 8964,688099
#define EXTI_IMR2_IM44_Msk 8965,688150
#define EXTI_IMR2_IM44 8966,688254
#define EXTI_IMR2_IM45_Pos 8967,688373
#define EXTI_IMR2_IM45_Msk 8968,688424
#define EXTI_IMR2_IM45 8969,688528
#define EXTI_IMR2_IM46_Pos 8970,688647
#define EXTI_IMR2_IM46_Msk 8971,688698
#define EXTI_IMR2_IM46 8972,688802
#define EXTI_IMR2_IM47_Pos 8973,688921
#define EXTI_IMR2_IM47_Msk 8974,688972
#define EXTI_IMR2_IM47 8975,689076
#define EXTI_IMR2_IM48_Pos 8976,689195
#define EXTI_IMR2_IM48_Msk 8977,689246
#define EXTI_IMR2_IM48 8978,689350
#define EXTI_IMR2_IM49_Pos 8979,689469
#define EXTI_IMR2_IM49_Msk 8980,689520
#define EXTI_IMR2_IM49 8981,689624
#define EXTI_IMR2_IM50_Pos 8982,689743
#define EXTI_IMR2_IM50_Msk 8983,689794
#define EXTI_IMR2_IM50 8984,689898
#define EXTI_IMR2_IM51_Pos 8985,690017
#define EXTI_IMR2_IM51_Msk 8986,690068
#define EXTI_IMR2_IM51 8987,690172
#define EXTI_IMR2_IM52_Pos 8988,690291
#define EXTI_IMR2_IM52_Msk 8989,690342
#define EXTI_IMR2_IM52 8990,690446
#define EXTI_IMR2_IM53_Pos 8991,690565
#define EXTI_IMR2_IM53_Msk 8992,690616
#define EXTI_IMR2_IM53 8993,690720
#define EXTI_IMR2_IM54_Pos 8994,690839
#define EXTI_IMR2_IM54_Msk 8995,690890
#define EXTI_IMR2_IM54 8996,690994
#define EXTI_IMR2_IM55_Pos 8997,691113
#define EXTI_IMR2_IM55_Msk 8998,691164
#define EXTI_IMR2_IM55 8999,691268
#define EXTI_IMR2_IM56_Pos 9000,691387
#define EXTI_IMR2_IM56_Msk 9001,691438
#define EXTI_IMR2_IM56 9002,691542
#define EXTI_IMR2_IM57_Pos 9003,691661
#define EXTI_IMR2_IM57_Msk 9004,691712
#define EXTI_IMR2_IM57 9005,691816
#define EXTI_EMR2_EM_Pos 9009,692022
#define EXTI_EMR2_EM_Msk 9010,692072
#define EXTI_EMR2_EM 9011,692176
#define EXTI_EMR2_EM32_Pos 9012,692280
#define EXTI_EMR2_EM32_Msk 9013,692330
#define EXTI_EMR2_EM32 9014,692434
#define EXTI_EMR2_EM33_Pos 9015,692548
#define EXTI_EMR2_EM33_Msk 9016,692598
#define EXTI_EMR2_EM33 9017,692702
#define EXTI_EMR2_EM34_Pos 9018,692816
#define EXTI_EMR2_EM34_Msk 9019,692866
#define EXTI_EMR2_EM34 9020,692970
#define EXTI_EMR2_EM35_Pos 9021,693084
#define EXTI_EMR2_EM35_Msk 9022,693134
#define EXTI_EMR2_EM35 9023,693238
#define EXTI_EMR2_EM36_Pos 9024,693352
#define EXTI_EMR2_EM36_Msk 9025,693402
#define EXTI_EMR2_EM36 9026,693506
#define EXTI_EMR2_EM37_Pos 9027,693620
#define EXTI_EMR2_EM37_Msk 9028,693670
#define EXTI_EMR2_EM37 9029,693774
#define EXTI_EMR2_EM38_Pos 9030,693888
#define EXTI_EMR2_EM38_Msk 9031,693938
#define EXTI_EMR2_EM38 9032,694042
#define EXTI_EMR2_EM39_Pos 9033,694156
#define EXTI_EMR2_EM39_Msk 9034,694206
#define EXTI_EMR2_EM39 9035,694310
#define EXTI_EMR2_EM40_Pos 9036,694424
#define EXTI_EMR2_EM40_Msk 9037,694474
#define EXTI_EMR2_EM40 9038,694578
#define EXTI_EMR2_EM41_Pos 9039,694692
#define EXTI_EMR2_EM41_Msk 9040,694742
#define EXTI_EMR2_EM41 9041,694846
#define EXTI_EMR2_EM42_Pos 9042,694960
#define EXTI_EMR2_EM42_Msk 9043,695011
#define EXTI_EMR2_EM42 9044,695115
#define EXTI_EMR2_EM43_Pos 9045,695230
#define EXTI_EMR2_EM43_Msk 9046,695281
#define EXTI_EMR2_EM43 9047,695385
#define EXTI_EMR2_EM44_Pos 9048,695500
#define EXTI_EMR2_EM44_Msk 9049,695551
#define EXTI_EMR2_EM44 9050,695655
#define EXTI_EMR2_EM45_Pos 9051,695770
#define EXTI_EMR2_EM45_Msk 9052,695821
#define EXTI_EMR2_EM45 9053,695925
#define EXTI_EMR2_EM46_Pos 9054,696040
#define EXTI_EMR2_EM46_Msk 9055,696091
#define EXTI_EMR2_EM46 9056,696195
#define EXTI_EMR2_EM47_Pos 9057,696310
#define EXTI_EMR2_EM47_Msk 9058,696361
#define EXTI_EMR2_EM47 9059,696465
#define EXTI_EMR2_EM48_Pos 9060,696580
#define EXTI_EMR2_EM48_Msk 9061,696631
#define EXTI_EMR2_EM48 9062,696735
#define EXTI_EMR2_EM49_Pos 9063,696850
#define EXTI_EMR2_EM49_Msk 9064,696901
#define EXTI_EMR2_EM49 9065,697005
#define EXTI_EMR2_EM50_Pos 9066,697120
#define EXTI_EMR2_EM50_Msk 9067,697171
#define EXTI_EMR2_EM50 9068,697275
#define EXTI_EMR2_EM51_Pos 9069,697390
#define EXTI_EMR2_EM51_Msk 9070,697441
#define EXTI_EMR2_EM51 9071,697545
#define EXTI_EMR2_EM52_Pos 9072,697660
#define EXTI_EMR2_EM52_Msk 9073,697711
#define EXTI_EMR2_EM52 9074,697815
#define EXTI_EMR2_EM53_Pos 9075,697930
#define EXTI_EMR2_EM53_Msk 9076,697981
#define EXTI_EMR2_EM53 9077,698085
#define EXTI_EMR2_EM54_Pos 9078,698200
#define EXTI_EMR2_EM54_Msk 9079,698251
#define EXTI_EMR2_EM54 9080,698355
#define EXTI_EMR2_EM55_Pos 9081,698470
#define EXTI_EMR2_EM55_Msk 9082,698521
#define EXTI_EMR2_EM55 9083,698625
#define EXTI_EMR2_EM56_Pos 9084,698740
#define EXTI_EMR2_EM56_Msk 9085,698791
#define EXTI_EMR2_EM56 9086,698895
#define EXTI_EMR2_EM57_Pos 9087,699010
#define EXTI_EMR2_EM57_Msk 9088,699061
#define EXTI_EMR2_EM57 9089,699165
#define FDCAN_CREL_DAY_Pos 9098,699817
#define FDCAN_CREL_DAY_Msk 9099,699867
#define FDCAN_CREL_DAY 9100,699971
#define FDCAN_CREL_MON_Pos 9101,700103
#define FDCAN_CREL_MON_Msk 9102,700153
#define FDCAN_CREL_MON 9103,700257
#define FDCAN_CREL_YEAR_Pos 9104,700389
#define FDCAN_CREL_YEAR_Msk 9105,700440
#define FDCAN_CREL_YEAR 9106,700544
#define FDCAN_CREL_SUBSTEP_Pos 9107,700676
#define FDCAN_CREL_SUBSTEP_Msk 9108,700727
#define FDCAN_CREL_SUBSTEP 9109,700831
#define FDCAN_CREL_STEP_Pos 9110,700963
#define FDCAN_CREL_STEP_Msk 9111,701014
#define FDCAN_CREL_STEP 9112,701118
#define FDCAN_CREL_REL_Pos 9113,701250
#define FDCAN_CREL_REL_Msk 9114,701301
#define FDCAN_CREL_REL 9115,701405
#define FDCAN_ENDN_ETV_Pos 9118,701621
#define FDCAN_ENDN_ETV_Msk 9119,701671
#define FDCAN_ENDN_ETV 9120,701775
#define FDCAN_DBTP_DSJW_Pos 9123,701991
#define FDCAN_DBTP_DSJW_Msk 9124,702041
#define FDCAN_DBTP_DSJW 9125,702145
#define FDCAN_DBTP_DTSEG2_Pos 9126,702277
#define FDCAN_DBTP_DTSEG2_Msk 9127,702327
#define FDCAN_DBTP_DTSEG2 9128,702431
#define FDCAN_DBTP_DTSEG1_Pos 9129,702563
#define FDCAN_DBTP_DTSEG1_Msk 9130,702613
#define FDCAN_DBTP_DTSEG1 9131,702717
#define FDCAN_DBTP_DBRP_Pos 9132,702849
#define FDCAN_DBTP_DBRP_Msk 9133,702900
#define FDCAN_DBTP_DBRP 9134,703004
#define FDCAN_DBTP_TDC_Pos 9135,703136
#define FDCAN_DBTP_TDC_Msk 9136,703187
#define FDCAN_DBTP_TDC 9137,703291
#define FDCAN_TEST_LBCK_Pos 9140,703507
#define FDCAN_TEST_LBCK_Msk 9141,703557
#define FDCAN_TEST_LBCK 9142,703661
#define FDCAN_TEST_TX_Pos 9143,703794
#define FDCAN_TEST_TX_Msk 9144,703844
#define FDCAN_TEST_TX 9145,703948
#define FDCAN_TEST_RX_Pos 9146,704081
#define FDCAN_TEST_RX_Msk 9147,704131
#define FDCAN_TEST_RX 9148,704235
#define FDCAN_RWD_WDC_Pos 9151,704452
#define FDCAN_RWD_WDC_Msk 9152,704502
#define FDCAN_RWD_WDC 9153,704606
#define FDCAN_RWD_WDV_Pos 9154,704739
#define FDCAN_RWD_WDV_Msk 9155,704789
#define FDCAN_RWD_WDV 9156,704893
#define FDCAN_CCCR_INIT_Pos 9159,705111
#define FDCAN_CCCR_INIT_Msk 9160,705161
#define FDCAN_CCCR_INIT 9161,705265
#define FDCAN_CCCR_CCE_Pos 9162,705398
#define FDCAN_CCCR_CCE_Msk 9163,705448
#define FDCAN_CCCR_CCE 9164,705552
#define FDCAN_CCCR_ASM_Pos 9165,705685
#define FDCAN_CCCR_ASM_Msk 9166,705735
#define FDCAN_CCCR_ASM 9167,705839
#define FDCAN_CCCR_CSA_Pos 9168,705972
#define FDCAN_CCCR_CSA_Msk 9169,706022
#define FDCAN_CCCR_CSA 9170,706126
#define FDCAN_CCCR_CSR_Pos 9171,706259
#define FDCAN_CCCR_CSR_Msk 9172,706309
#define FDCAN_CCCR_CSR 9173,706413
#define FDCAN_CCCR_MON_Pos 9174,706546
#define FDCAN_CCCR_MON_Msk 9175,706596
#define FDCAN_CCCR_MON 9176,706700
#define FDCAN_CCCR_DAR_Pos 9177,706833
#define FDCAN_CCCR_DAR_Msk 9178,706883
#define FDCAN_CCCR_DAR 9179,706987
#define FDCAN_CCCR_TEST_Pos 9180,707120
#define FDCAN_CCCR_TEST_Msk 9181,707170
#define FDCAN_CCCR_TEST 9182,707274
#define FDCAN_CCCR_FDOE_Pos 9183,707407
#define FDCAN_CCCR_FDOE_Msk 9184,707457
#define FDCAN_CCCR_FDOE 9185,707561
#define FDCAN_CCCR_BRSE_Pos 9186,707694
#define FDCAN_CCCR_BRSE_Msk 9187,707744
#define FDCAN_CCCR_BRSE 9188,707848
#define FDCAN_CCCR_PXHD_Pos 9189,707981
#define FDCAN_CCCR_PXHD_Msk 9190,708032
#define FDCAN_CCCR_PXHD 9191,708136
#define FDCAN_CCCR_EFBI_Pos 9192,708269
#define FDCAN_CCCR_EFBI_Msk 9193,708320
#define FDCAN_CCCR_EFBI 9194,708424
#define FDCAN_CCCR_TXP_Pos 9195,708557
#define FDCAN_CCCR_TXP_Msk 9196,708608
#define FDCAN_CCCR_TXP 9197,708712
#define FDCAN_CCCR_NISO_Pos 9198,708845
#define FDCAN_CCCR_NISO_Msk 9199,708896
#define FDCAN_CCCR_NISO 9200,709000
#define FDCAN_NBTP_NTSEG2_Pos 9203,709219
#define FDCAN_NBTP_NTSEG2_Msk 9204,709269
#define FDCAN_NBTP_NTSEG2 9205,709373
#define FDCAN_NBTP_NTSEG1_Pos 9206,709506
#define FDCAN_NBTP_NTSEG1_Msk 9207,709556
#define FDCAN_NBTP_NTSEG1 9208,709660
#define FDCAN_NBTP_NBRP_Pos 9209,709793
#define FDCAN_NBTP_NBRP_Msk 9210,709844
#define FDCAN_NBTP_NBRP 9211,709948
#define FDCAN_NBTP_NSJW_Pos 9212,710081
#define FDCAN_NBTP_NSJW_Msk 9213,710132
#define FDCAN_NBTP_NSJW 9214,710236
#define FDCAN_TSCC_TSS_Pos 9217,710454
#define FDCAN_TSCC_TSS_Msk 9218,710504
#define FDCAN_TSCC_TSS 9219,710608
#define FDCAN_TSCC_TCP_Pos 9220,710741
#define FDCAN_TSCC_TCP_Msk 9221,710792
#define FDCAN_TSCC_TCP 9222,710896
#define FDCAN_TSCV_TSC_Pos 9225,711114
#define FDCAN_TSCV_TSC_Msk 9226,711164
#define FDCAN_TSCV_TSC 9227,711268
#define FDCAN_TOCC_ETOC_Pos 9230,711486
#define FDCAN_TOCC_ETOC_Msk 9231,711536
#define FDCAN_TOCC_ETOC 9232,711640
#define FDCAN_TOCC_TOS_Pos 9233,711773
#define FDCAN_TOCC_TOS_Msk 9234,711823
#define FDCAN_TOCC_TOS 9235,711927
#define FDCAN_TOCC_TOP_Pos 9236,712060
#define FDCAN_TOCC_TOP_Msk 9237,712111
#define FDCAN_TOCC_TOP 9238,712215
#define FDCAN_TOCV_TOC_Pos 9241,712434
#define FDCAN_TOCV_TOC_Msk 9242,712484
#define FDCAN_TOCV_TOC 9243,712588
#define FDCAN_ECR_TEC_Pos 9246,712807
#define FDCAN_ECR_TEC_Msk 9247,712857
#define FDCAN_ECR_TEC 9248,712961
#define FDCAN_ECR_REC_Pos 9249,713094
#define FDCAN_ECR_REC_Msk 9250,713144
#define FDCAN_ECR_REC 9251,713248
#define FDCAN_ECR_RP_Pos 9252,713381
#define FDCAN_ECR_RP_Msk 9253,713432
#define FDCAN_ECR_RP 9254,713536
#define FDCAN_ECR_CEL_Pos 9255,713669
#define FDCAN_ECR_CEL_Msk 9256,713720
#define FDCAN_ECR_CEL 9257,713824
#define FDCAN_PSR_LEC_Pos 9260,714043
#define FDCAN_PSR_LEC_Msk 9261,714093
#define FDCAN_PSR_LEC 9262,714197
#define FDCAN_PSR_ACT_Pos 9263,714330
#define FDCAN_PSR_ACT_Msk 9264,714380
#define FDCAN_PSR_ACT 9265,714484
#define FDCAN_PSR_EP_Pos 9266,714617
#define FDCAN_PSR_EP_Msk 9267,714667
#define FDCAN_PSR_EP 9268,714771
#define FDCAN_PSR_EW_Pos 9269,714904
#define FDCAN_PSR_EW_Msk 9270,714954
#define FDCAN_PSR_EW 9271,715058
#define FDCAN_PSR_BO_Pos 9272,715191
#define FDCAN_PSR_BO_Msk 9273,715241
#define FDCAN_PSR_BO 9274,715345
#define FDCAN_PSR_DLEC_Pos 9275,715478
#define FDCAN_PSR_DLEC_Msk 9276,715528
#define FDCAN_PSR_DLEC 9277,715632
#define FDCAN_PSR_RESI_Pos 9278,715765
#define FDCAN_PSR_RESI_Msk 9279,715816
#define FDCAN_PSR_RESI 9280,715920
#define FDCAN_PSR_RBRS_Pos 9281,716053
#define FDCAN_PSR_RBRS_Msk 9282,716104
#define FDCAN_PSR_RBRS 9283,716208
#define FDCAN_PSR_REDL_Pos 9284,716341
#define FDCAN_PSR_REDL_Msk 9285,716392
#define FDCAN_PSR_REDL 9286,716496
#define FDCAN_PSR_PXE_Pos 9287,716629
#define FDCAN_PSR_PXE_Msk 9288,716680
#define FDCAN_PSR_PXE 9289,716784
#define FDCAN_PSR_TDCV_Pos 9290,716917
#define FDCAN_PSR_TDCV_Msk 9291,716968
#define FDCAN_PSR_TDCV 9292,717072
#define FDCAN_TDCR_TDCF_Pos 9295,717291
#define FDCAN_TDCR_TDCF_Msk 9296,717341
#define FDCAN_TDCR_TDCF 9297,717445
#define FDCAN_TDCR_TDCO_Pos 9298,717578
#define FDCAN_TDCR_TDCO_Msk 9299,717628
#define FDCAN_TDCR_TDCO 9300,717732
#define FDCAN_IR_RF0N_Pos 9303,717951
#define FDCAN_IR_RF0N_Msk 9304,718001
#define FDCAN_IR_RF0N 9305,718105
#define FDCAN_IR_RF0F_Pos 9306,718238
#define FDCAN_IR_RF0F_Msk 9307,718288
#define FDCAN_IR_RF0F 9308,718392
#define FDCAN_IR_RF0L_Pos 9309,718525
#define FDCAN_IR_RF0L_Msk 9310,718575
#define FDCAN_IR_RF0L 9311,718679
#define FDCAN_IR_RF1N_Pos 9312,718812
#define FDCAN_IR_RF1N_Msk 9313,718862
#define FDCAN_IR_RF1N 9314,718966
#define FDCAN_IR_RF1F_Pos 9315,719099
#define FDCAN_IR_RF1F_Msk 9316,719149
#define FDCAN_IR_RF1F 9317,719253
#define FDCAN_IR_RF1L_Pos 9318,719386
#define FDCAN_IR_RF1L_Msk 9319,719436
#define FDCAN_IR_RF1L 9320,719540
#define FDCAN_IR_HPM_Pos 9321,719673
#define FDCAN_IR_HPM_Msk 9322,719723
#define FDCAN_IR_HPM 9323,719827
#define FDCAN_IR_TC_Pos 9324,719960
#define FDCAN_IR_TC_Msk 9325,720010
#define FDCAN_IR_TC 9326,720114
#define FDCAN_IR_TCF_Pos 9327,720247
#define FDCAN_IR_TCF_Msk 9328,720297
#define FDCAN_IR_TCF 9329,720401
#define FDCAN_IR_TFE_Pos 9330,720534
#define FDCAN_IR_TFE_Msk 9331,720584
#define FDCAN_IR_TFE 9332,720688
#define FDCAN_IR_TEFN_Pos 9333,720821
#define FDCAN_IR_TEFN_Msk 9334,720872
#define FDCAN_IR_TEFN 9335,720976
#define FDCAN_IR_TEFF_Pos 9336,721109
#define FDCAN_IR_TEFF_Msk 9337,721160
#define FDCAN_IR_TEFF 9338,721264
#define FDCAN_IR_TEFL_Pos 9339,721397
#define FDCAN_IR_TEFL_Msk 9340,721448
#define FDCAN_IR_TEFL 9341,721552
#define FDCAN_IR_TSW_Pos 9342,721685
#define FDCAN_IR_TSW_Msk 9343,721736
#define FDCAN_IR_TSW 9344,721840
#define FDCAN_IR_MRAF_Pos 9345,721973
#define FDCAN_IR_MRAF_Msk 9346,722024
#define FDCAN_IR_MRAF 9347,722128
#define FDCAN_IR_TOO_Pos 9348,722261
#define FDCAN_IR_TOO_Msk 9349,722312
#define FDCAN_IR_TOO 9350,722416
#define FDCAN_IR_ELO_Pos 9351,722549
#define FDCAN_IR_ELO_Msk 9352,722600
#define FDCAN_IR_ELO 9353,722704
#define FDCAN_IR_EP_Pos 9354,722837
#define FDCAN_IR_EP_Msk 9355,722888
#define FDCAN_IR_EP 9356,722992
#define FDCAN_IR_EW_Pos 9357,723125
#define FDCAN_IR_EW_Msk 9358,723176
#define FDCAN_IR_EW 9359,723280
#define FDCAN_IR_BO_Pos 9360,723413
#define FDCAN_IR_BO_Msk 9361,723464
#define FDCAN_IR_BO 9362,723568
#define FDCAN_IR_WDI_Pos 9363,723701
#define FDCAN_IR_WDI_Msk 9364,723752
#define FDCAN_IR_WDI 9365,723856
#define FDCAN_IR_PEA_Pos 9366,723989
#define FDCAN_IR_PEA_Msk 9367,724040
#define FDCAN_IR_PEA 9368,724144
#define FDCAN_IR_PED_Pos 9369,724277
#define FDCAN_IR_PED_Msk 9370,724328
#define FDCAN_IR_PED 9371,724432
#define FDCAN_IR_ARA_Pos 9372,724565
#define FDCAN_IR_ARA_Msk 9373,724616
#define FDCAN_IR_ARA 9374,724720
#define FDCAN_IE_RF0NE_Pos 9377,724939
#define FDCAN_IE_RF0NE_Msk 9378,724989
#define FDCAN_IE_RF0NE 9379,725093
#define FDCAN_IE_RF0FE_Pos 9380,725226
#define FDCAN_IE_RF0FE_Msk 9381,725276
#define FDCAN_IE_RF0FE 9382,725380
#define FDCAN_IE_RF0LE_Pos 9383,725513
#define FDCAN_IE_RF0LE_Msk 9384,725563
#define FDCAN_IE_RF0LE 9385,725667
#define FDCAN_IE_RF1NE_Pos 9386,725800
#define FDCAN_IE_RF1NE_Msk 9387,725850
#define FDCAN_IE_RF1NE 9388,725954
#define FDCAN_IE_RF1FE_Pos 9389,726087
#define FDCAN_IE_RF1FE_Msk 9390,726137
#define FDCAN_IE_RF1FE 9391,726241
#define FDCAN_IE_RF1LE_Pos 9392,726374
#define FDCAN_IE_RF1LE_Msk 9393,726424
#define FDCAN_IE_RF1LE 9394,726528
#define FDCAN_IE_HPME_Pos 9395,726661
#define FDCAN_IE_HPME_Msk 9396,726711
#define FDCAN_IE_HPME 9397,726815
#define FDCAN_IE_TCE_Pos 9398,726948
#define FDCAN_IE_TCE_Msk 9399,726998
#define FDCAN_IE_TCE 9400,727102
#define FDCAN_IE_TCFE_Pos 9401,727235
#define FDCAN_IE_TCFE_Msk 9402,727285
#define FDCAN_IE_TCFE 9403,727389
#define FDCAN_IE_TFEE_Pos 9404,727522
#define FDCAN_IE_TFEE_Msk 9405,727572
#define FDCAN_IE_TFEE 9406,727676
#define FDCAN_IE_TEFNE_Pos 9407,727809
#define FDCAN_IE_TEFNE_Msk 9408,727860
#define FDCAN_IE_TEFNE 9409,727964
#define FDCAN_IE_TEFFE_Pos 9410,728097
#define FDCAN_IE_TEFFE_Msk 9411,728148
#define FDCAN_IE_TEFFE 9412,728252
#define FDCAN_IE_TEFLE_Pos 9413,728385
#define FDCAN_IE_TEFLE_Msk 9414,728436
#define FDCAN_IE_TEFLE 9415,728540
#define FDCAN_IE_TSWE_Pos 9416,728673
#define FDCAN_IE_TSWE_Msk 9417,728724
#define FDCAN_IE_TSWE 9418,728828
#define FDCAN_IE_MRAFE_Pos 9419,728961
#define FDCAN_IE_MRAFE_Msk 9420,729012
#define FDCAN_IE_MRAFE 9421,729116
#define FDCAN_IE_TOOE_Pos 9422,729249
#define FDCAN_IE_TOOE_Msk 9423,729300
#define FDCAN_IE_TOOE 9424,729404
#define FDCAN_IE_ELOE_Pos 9425,729537
#define FDCAN_IE_ELOE_Msk 9426,729588
#define FDCAN_IE_ELOE 9427,729692
#define FDCAN_IE_EPE_Pos 9428,729825
#define FDCAN_IE_EPE_Msk 9429,729876
#define FDCAN_IE_EPE 9430,729980
#define FDCAN_IE_EWE_Pos 9431,730113
#define FDCAN_IE_EWE_Msk 9432,730164
#define FDCAN_IE_EWE 9433,730268
#define FDCAN_IE_BOE_Pos 9434,730401
#define FDCAN_IE_BOE_Msk 9435,730452
#define FDCAN_IE_BOE 9436,730556
#define FDCAN_IE_WDIE_Pos 9437,730689
#define FDCAN_IE_WDIE_Msk 9438,730740
#define FDCAN_IE_WDIE 9439,730844
#define FDCAN_IE_PEAE_Pos 9440,730977
#define FDCAN_IE_PEAE_Msk 9441,731028
#define FDCAN_IE_PEAE 9442,731132
#define FDCAN_IE_PEDE_Pos 9443,731266
#define FDCAN_IE_PEDE_Msk 9444,731317
#define FDCAN_IE_PEDE 9445,731421
#define FDCAN_IE_ARAE_Pos 9446,731554
#define FDCAN_IE_ARAE_Msk 9447,731605
#define FDCAN_IE_ARAE 9448,731709
#define FDCAN_ILS_RXFIFO0_Pos 9451,731929
#define FDCAN_ILS_RXFIFO0_Msk 9452,731979
#define FDCAN_ILS_RXFIFO0 9453,732083
#define FDCAN_ILS_RXFIFO1_Pos 9456,732435
#define FDCAN_ILS_RXFIFO1_Msk 9457,732485
#define FDCAN_ILS_RXFIFO1 9458,732589
#define FDCAN_ILS_SMSG_Pos 9461,732941
#define FDCAN_ILS_SMSG_Msk 9462,732991
#define FDCAN_ILS_SMSG 9463,733095
#define FDCAN_ILS_TFERR_Pos 9466,733464
#define FDCAN_ILS_TFERR_Msk 9467,733514
#define FDCAN_ILS_TFERR 9468,733618
#define FDCAN_ILS_MISC_Pos 9472,734088
#define FDCAN_ILS_MISC_Msk 9473,734138
#define FDCAN_ILS_MISC 9474,734242
#define FDCAN_ILS_BERR_Pos 9477,734596
#define FDCAN_ILS_BERR_Msk 9478,734646
#define FDCAN_ILS_BERR 9479,734750
#define FDCAN_ILS_PERR_Pos 9481,734986
#define FDCAN_ILS_PERR_Msk 9482,735036
#define FDCAN_ILS_PERR 9483,735140
#define FDCAN_ILE_EINT0_Pos 9491,735951
#define FDCAN_ILE_EINT0_Msk 9492,736001
#define FDCAN_ILE_EINT0 9493,736105
#define FDCAN_ILE_EINT1_Pos 9494,736238
#define FDCAN_ILE_EINT1_Msk 9495,736288
#define FDCAN_ILE_EINT1 9496,736392
#define FDCAN_RXGFC_RRFE_Pos 9499,736612
#define FDCAN_RXGFC_RRFE_Msk 9500,736662
#define FDCAN_RXGFC_RRFE 9501,736766
#define FDCAN_RXGFC_RRFS_Pos 9502,736899
#define FDCAN_RXGFC_RRFS_Msk 9503,736949
#define FDCAN_RXGFC_RRFS 9504,737053
#define FDCAN_RXGFC_ANFE_Pos 9505,737186
#define FDCAN_RXGFC_ANFE_Msk 9506,737236
#define FDCAN_RXGFC_ANFE 9507,737340
#define FDCAN_RXGFC_ANFS_Pos 9508,737473
#define FDCAN_RXGFC_ANFS_Msk 9509,737523
#define FDCAN_RXGFC_ANFS 9510,737627
#define FDCAN_RXGFC_F1OM_Pos 9511,737760
#define FDCAN_RXGFC_F1OM_Msk 9512,737810
#define FDCAN_RXGFC_F1OM 9513,737914
#define FDCAN_RXGFC_F0OM_Pos 9514,738047
#define FDCAN_RXGFC_F0OM_Msk 9515,738097
#define FDCAN_RXGFC_F0OM 9516,738201
#define FDCAN_RXGFC_LSS_Pos 9517,738334
#define FDCAN_RXGFC_LSS_Msk 9518,738385
#define FDCAN_RXGFC_LSS 9519,738489
#define FDCAN_RXGFC_LSE_Pos 9520,738622
#define FDCAN_RXGFC_LSE_Msk 9521,738673
#define FDCAN_RXGFC_LSE 9522,738777
#define FDCAN_XIDAM_EIDM_Pos 9525,738997
#define FDCAN_XIDAM_EIDM_Msk 9526,739047
#define FDCAN_XIDAM_EIDM 9527,739151
#define FDCAN_HPMS_BIDX_Pos 9530,739371
#define FDCAN_HPMS_BIDX_Msk 9531,739421
#define FDCAN_HPMS_BIDX 9532,739525
#define FDCAN_HPMS_MSI_Pos 9533,739658
#define FDCAN_HPMS_MSI_Msk 9534,739708
#define FDCAN_HPMS_MSI 9535,739812
#define FDCAN_HPMS_FIDX_Pos 9536,739945
#define FDCAN_HPMS_FIDX_Msk 9537,739995
#define FDCAN_HPMS_FIDX 9538,740099
#define FDCAN_HPMS_FLST_Pos 9539,740232
#define FDCAN_HPMS_FLST_Msk 9540,740283
#define FDCAN_HPMS_FLST 9541,740387
#define FDCAN_RXF0S_F0FL_Pos 9544,740607
#define FDCAN_RXF0S_F0FL_Msk 9545,740657
#define FDCAN_RXF0S_F0FL 9546,740761
#define FDCAN_RXF0S_F0GI_Pos 9547,740894
#define FDCAN_RXF0S_F0GI_Msk 9548,740944
#define FDCAN_RXF0S_F0GI 9549,741048
#define FDCAN_RXF0S_F0PI_Pos 9550,741181
#define FDCAN_RXF0S_F0PI_Msk 9551,741232
#define FDCAN_RXF0S_F0PI 9552,741336
#define FDCAN_RXF0S_F0F_Pos 9553,741469
#define FDCAN_RXF0S_F0F_Msk 9554,741520
#define FDCAN_RXF0S_F0F 9555,741624
#define FDCAN_RXF0S_RF0L_Pos 9556,741757
#define FDCAN_RXF0S_RF0L_Msk 9557,741808
#define FDCAN_RXF0S_RF0L 9558,741912
#define FDCAN_RXF0A_F0AI_Pos 9561,742132
#define FDCAN_RXF0A_F0AI_Msk 9562,742182
#define FDCAN_RXF0A_F0AI 9563,742286
#define FDCAN_RXF1S_F1FL_Pos 9566,742506
#define FDCAN_RXF1S_F1FL_Msk 9567,742556
#define FDCAN_RXF1S_F1FL 9568,742660
#define FDCAN_RXF1S_F1GI_Pos 9569,742793
#define FDCAN_RXF1S_F1GI_Msk 9570,742843
#define FDCAN_RXF1S_F1GI 9571,742947
#define FDCAN_RXF1S_F1PI_Pos 9572,743080
#define FDCAN_RXF1S_F1PI_Msk 9573,743131
#define FDCAN_RXF1S_F1PI 9574,743235
#define FDCAN_RXF1S_F1F_Pos 9575,743368
#define FDCAN_RXF1S_F1F_Msk 9576,743419
#define FDCAN_RXF1S_F1F 9577,743523
#define FDCAN_RXF1S_RF1L_Pos 9578,743656
#define FDCAN_RXF1S_RF1L_Msk 9579,743707
#define FDCAN_RXF1S_RF1L 9580,743811
#define FDCAN_RXF1A_F1AI_Pos 9583,744031
#define FDCAN_RXF1A_F1AI_Msk 9584,744081
#define FDCAN_RXF1A_F1AI 9585,744185
#define FDCAN_TXBC_TFQM_Pos 9588,744405
#define FDCAN_TXBC_TFQM_Msk 9589,744456
#define FDCAN_TXBC_TFQM 9590,744560
#define FDCAN_TXFQS_TFFL_Pos 9593,744781
#define FDCAN_TXFQS_TFFL_Msk 9594,744831
#define FDCAN_TXFQS_TFFL 9595,744935
#define FDCAN_TXFQS_TFGI_Pos 9596,745068
#define FDCAN_TXFQS_TFGI_Msk 9597,745118
#define FDCAN_TXFQS_TFGI 9598,745222
#define FDCAN_TXFQS_TFQPI_Pos 9599,745355
#define FDCAN_TXFQS_TFQPI_Msk 9600,745406
#define FDCAN_TXFQS_TFQPI 9601,745510
#define FDCAN_TXFQS_TFQF_Pos 9602,745643
#define FDCAN_TXFQS_TFQF_Msk 9603,745694
#define FDCAN_TXFQS_TFQF 9604,745798
#define FDCAN_TXBRP_TRP_Pos 9607,746019
#define FDCAN_TXBRP_TRP_Msk 9608,746069
#define FDCAN_TXBRP_TRP 9609,746173
#define FDCAN_TXBAR_AR_Pos 9612,746394
#define FDCAN_TXBAR_AR_Msk 9613,746444
#define FDCAN_TXBAR_AR 9614,746548
#define FDCAN_TXBCR_CR_Pos 9617,746769
#define FDCAN_TXBCR_CR_Msk 9618,746819
#define FDCAN_TXBCR_CR 9619,746923
#define FDCAN_TXBTO_TO_Pos 9622,747144
#define FDCAN_TXBTO_TO_Msk 9623,747194
#define FDCAN_TXBTO_TO 9624,747298
#define FDCAN_TXBCF_CF_Pos 9627,747519
#define FDCAN_TXBCF_CF_Msk 9628,747569
#define FDCAN_TXBCF_CF 9629,747673
#define FDCAN_TXBTIE_TIE_Pos 9632,747894
#define FDCAN_TXBTIE_TIE_Msk 9633,747944
#define FDCAN_TXBTIE_TIE 9634,748048
#define FDCAN_TXBCIE_CFIE_Pos 9637,748269
#define FDCAN_TXBCIE_CFIE_Msk 9638,748319
#define FDCAN_TXBCIE_CFIE 9639,748423
#define FDCAN_TXEFS_EFFL_Pos 9642,748644
#define FDCAN_TXEFS_EFFL_Msk 9643,748694
#define FDCAN_TXEFS_EFFL 9644,748798
#define FDCAN_TXEFS_EFGI_Pos 9645,748931
#define FDCAN_TXEFS_EFGI_Msk 9646,748981
#define FDCAN_TXEFS_EFGI 9647,749085
#define FDCAN_TXEFS_EFPI_Pos 9648,749218
#define FDCAN_TXEFS_EFPI_Msk 9649,749269
#define FDCAN_TXEFS_EFPI 9650,749373
#define FDCAN_TXEFS_EFF_Pos 9651,749506
#define FDCAN_TXEFS_EFF_Msk 9652,749557
#define FDCAN_TXEFS_EFF 9653,749661
#define FDCAN_TXEFS_TEFL_Pos 9654,749794
#define FDCAN_TXEFS_TEFL_Msk 9655,749845
#define FDCAN_TXEFS_TEFL 9656,749949
#define FDCAN_TXEFA_EFAI_Pos 9659,750170
#define FDCAN_TXEFA_EFAI_Msk 9660,750220
#define FDCAN_TXEFA_EFAI 9661,750324
#define FDCAN_CKDIV_PDIV_Pos 9665,750576
#define FDCAN_CKDIV_PDIV_Msk 9666,750626
#define FDCAN_CKDIV_PDIV 9667,750730
#define CEC_CR_CECEN_Pos 9676,751359
#define CEC_CR_CECEN_Msk 9677,751398
#define CEC_CR_CECEN 9678,751497
#define CEC_CR_TXSOM_Pos 9679,751627
#define CEC_CR_TXSOM_Msk 9680,751666
#define CEC_CR_TXSOM 9681,751765
#define CEC_CR_TXEOM_Pos 9682,751895
#define CEC_CR_TXEOM_Msk 9683,751934
#define CEC_CR_TXEOM 9684,752033
#define CEC_CFGR_SFT_Pos 9687,752247
#define CEC_CFGR_SFT_Msk 9688,752286
#define CEC_CFGR_SFT 9689,752385
#define CEC_CFGR_RXTOL_Pos 9690,752515
#define CEC_CFGR_RXTOL_Msk 9691,752554
#define CEC_CFGR_RXTOL 9692,752653
#define CEC_CFGR_BRESTP_Pos 9693,752783
#define CEC_CFGR_BRESTP_Msk 9694,752822
#define CEC_CFGR_BRESTP 9695,752921
#define CEC_CFGR_BREGEN_Pos 9696,753051
#define CEC_CFGR_BREGEN_Msk 9697,753090
#define CEC_CFGR_BREGEN 9698,753189
#define CEC_CFGR_LBPEGEN_Pos 9699,753319
#define CEC_CFGR_LBPEGEN_Msk 9700,753358
#define CEC_CFGR_LBPEGEN 9701,753457
#define CEC_CFGR_SFTOPT_Pos 9702,753587
#define CEC_CFGR_SFTOPT_Msk 9703,753626
#define CEC_CFGR_SFTOPT 9704,753725
#define CEC_CFGR_BRDNOGEN_Pos 9705,753855
#define CEC_CFGR_BRDNOGEN_Msk 9706,753894
#define CEC_CFGR_BRDNOGEN 9707,753993
#define CEC_CFGR_OAR_Pos 9708,754123
#define CEC_CFGR_OAR_Msk 9709,754163
#define CEC_CFGR_OAR 9710,754262
#define CEC_CFGR_LSTN_Pos 9711,754392
#define CEC_CFGR_LSTN_Msk 9712,754432
#define CEC_CFGR_LSTN 9713,754531
#define CEC_TXDR_TXD_Pos 9716,754745
#define CEC_TXDR_TXD_Msk 9717,754784
#define CEC_TXDR_TXD 9718,754883
#define CEC_RXDR_RXD_Pos 9721,755097
#define CEC_RXDR_RXD_Msk 9722,755136
#define CEC_RXDR_RXD 9723,755235
#define CEC_ISR_RXBR_Pos 9726,755449
#define CEC_ISR_RXBR_Msk 9727,755488
#define CEC_ISR_RXBR 9728,755587
#define CEC_ISR_RXEND_Pos 9729,755717
#define CEC_ISR_RXEND_Msk 9730,755756
#define CEC_ISR_RXEND 9731,755855
#define CEC_ISR_RXOVR_Pos 9732,755985
#define CEC_ISR_RXOVR_Msk 9733,756024
#define CEC_ISR_RXOVR 9734,756123
#define CEC_ISR_BRE_Pos 9735,756253
#define CEC_ISR_BRE_Msk 9736,756292
#define CEC_ISR_BRE 9737,756391
#define CEC_ISR_SBPE_Pos 9738,756521
#define CEC_ISR_SBPE_Msk 9739,756560
#define CEC_ISR_SBPE 9740,756659
#define CEC_ISR_LBPE_Pos 9741,756789
#define CEC_ISR_LBPE_Msk 9742,756828
#define CEC_ISR_LBPE 9743,756927
#define CEC_ISR_RXACKE_Pos 9744,757057
#define CEC_ISR_RXACKE_Msk 9745,757096
#define CEC_ISR_RXACKE 9746,757195
#define CEC_ISR_ARBLST_Pos 9747,757325
#define CEC_ISR_ARBLST_Msk 9748,757364
#define CEC_ISR_ARBLST 9749,757463
#define CEC_ISR_TXBR_Pos 9750,757593
#define CEC_ISR_TXBR_Msk 9751,757632
#define CEC_ISR_TXBR 9752,757731
#define CEC_ISR_TXEND_Pos 9753,757861
#define CEC_ISR_TXEND_Msk 9754,757900
#define CEC_ISR_TXEND 9755,757999
#define CEC_ISR_TXUDR_Pos 9756,758129
#define CEC_ISR_TXUDR_Msk 9757,758169
#define CEC_ISR_TXUDR 9758,758268
#define CEC_ISR_TXERR_Pos 9759,758398
#define CEC_ISR_TXERR_Msk 9760,758438
#define CEC_ISR_TXERR 9761,758537
#define CEC_ISR_TXACKE_Pos 9762,758667
#define CEC_ISR_TXACKE_Msk 9763,758707
#define CEC_ISR_TXACKE 9764,758806
#define CEC_IER_RXBRIE_Pos 9767,759020
#define CEC_IER_RXBRIE_Msk 9768,759059
#define CEC_IER_RXBRIE 9769,759158
#define CEC_IER_RXENDIE_Pos 9770,759288
#define CEC_IER_RXENDIE_Msk 9771,759327
#define CEC_IER_RXENDIE 9772,759426
#define CEC_IER_RXOVRIE_Pos 9773,759556
#define CEC_IER_RXOVRIE_Msk 9774,759595
#define CEC_IER_RXOVRIE 9775,759694
#define CEC_IER_BREIE_Pos 9776,759824
#define CEC_IER_BREIE_Msk 9777,759863
#define CEC_IER_BREIE 9778,759962
#define CEC_IER_SBPEIE_Pos 9779,760092
#define CEC_IER_SBPEIE_Msk 9780,760131
#define CEC_IER_SBPEIE 9781,760230
#define CEC_IER_LBPEIE_Pos 9782,760360
#define CEC_IER_LBPEIE_Msk 9783,760399
#define CEC_IER_LBPEIE 9784,760498
#define CEC_IER_RXACKEIE_Pos 9785,760628
#define CEC_IER_RXACKEIE_Msk 9786,760667
#define CEC_IER_RXACKEIE 9787,760766
#define CEC_IER_ARBLSTIE_Pos 9788,760896
#define CEC_IER_ARBLSTIE_Msk 9789,760935
#define CEC_IER_ARBLSTIE 9790,761034
#define CEC_IER_TXBRIE_Pos 9791,761164
#define CEC_IER_TXBRIE_Msk 9792,761203
#define CEC_IER_TXBRIE 9793,761302
#define CEC_IER_TXENDIE_Pos 9794,761432
#define CEC_IER_TXENDIE_Msk 9795,761471
#define CEC_IER_TXENDIE 9796,761570
#define CEC_IER_TXUDRIE_Pos 9797,761700
#define CEC_IER_TXUDRIE_Msk 9798,761740
#define CEC_IER_TXUDRIE 9799,761839
#define CEC_IER_TXERRIE_Pos 9800,761969
#define CEC_IER_TXERRIE_Msk 9801,762009
#define CEC_IER_TXERRIE 9802,762108
#define CEC_IER_TXACKEIE_Pos 9803,762238
#define CEC_IER_TXACKEIE_Msk 9804,762278
#define CEC_IER_TXACKEIE 9805,762377
#define FLASH_LATENCY_DEFAULT 9812,762919
#define FLASH_BLOCKBASED_NB_REG 9813,763038
#define FLASH_SIZE_DEFAULT 9814,763175
#define FLASH_SECTOR_NB 9815,763279
#define FLASH_SIZE 9816,763392
#define FLASH_BANK_SIZE 9819,763740
#define FLASH_SECTOR_SIZE 9820,763849
#define FLASH_ACR_LATENCY_Pos 9823,764050
#define FLASH_ACR_LATENCY_Msk 9824,764100
#define FLASH_ACR_LATENCY 9825,764204
#define FLASH_ACR_LATENCY_0WS 9826,764308
#define FLASH_ACR_LATENCY_1WS 9827,764367
#define FLASH_ACR_LATENCY_2WS 9828,764426
#define FLASH_ACR_LATENCY_3WS 9829,764485
#define FLASH_ACR_LATENCY_4WS 9830,764544
#define FLASH_ACR_LATENCY_5WS 9831,764603
#define FLASH_ACR_LATENCY_6WS 9832,764662
#define FLASH_ACR_LATENCY_7WS 9833,764721
#define FLASH_ACR_LATENCY_8WS 9834,764780
#define FLASH_ACR_LATENCY_9WS 9835,764839
#define FLASH_ACR_LATENCY_10WS 9836,764898
#define FLASH_ACR_LATENCY_11WS 9837,764957
#define FLASH_ACR_LATENCY_12WS 9838,765016
#define FLASH_ACR_LATENCY_13WS 9839,765075
#define FLASH_ACR_LATENCY_14WS 9840,765134
#define FLASH_ACR_LATENCY_15WS 9841,765193
#define FLASH_ACR_WRHIGHFREQ_Pos 9842,765252
#define FLASH_ACR_WRHIGHFREQ_Msk 9843,765302
#define FLASH_ACR_WRHIGHFREQ 9844,765406
#define FLASH_ACR_WRHIGHFREQ_0 9845,765518
#define FLASH_ACR_WRHIGHFREQ_1 9846,765622
#define FLASH_ACR_PRFTEN_Pos 9847,765726
#define FLASH_ACR_PRFTEN_Msk 9848,765776
#define FLASH_ACR_PRFTEN 9849,765880
#define FLASH_OPSR_ADDR_OP_Pos 9852,766072
#define FLASH_OPSR_ADDR_OP_Msk 9853,766122
#define FLASH_OPSR_ADDR_OP 9854,766226
#define FLASH_OPSR_DATA_OP_Pos 9855,766349
#define FLASH_OPSR_DATA_OP_Msk 9856,766400
#define FLASH_OPSR_DATA_OP 9857,766504
#define FLASH_OPSR_BK_OP_Pos 9858,766649
#define FLASH_OPSR_BK_OP_Msk 9859,766700
#define FLASH_OPSR_BK_OP 9860,766804
#define FLASH_OPSR_SYSF_OP_Pos 9861,766924
#define FLASH_OPSR_SYSF_OP_Msk 9862,766975
#define FLASH_OPSR_SYSF_OP 9863,767079
#define FLASH_OPSR_OTP_OP_Pos 9864,767210
#define FLASH_OPSR_OTP_OP_Msk 9865,767261
#define FLASH_OPSR_OTP_OP 9866,767365
#define FLASH_OPSR_CODE_OP_Pos 9867,767492
#define FLASH_OPSR_CODE_OP_Msk 9868,767543
#define FLASH_OPSR_CODE_OP 9869,767647
#define FLASH_OPSR_CODE_OP_0 9870,767768
#define FLASH_OPSR_CODE_OP_1 9871,767872
#define FLASH_OPSR_CODE_OP_2 9872,767976
#define FLASH_OPTCR_OPTLOCK_Pos 9875,768168
#define FLASH_OPTCR_OPTLOCK_Msk 9876,768218
#define FLASH_OPTCR_OPTLOCK 9877,768322
#define FLASH_OPTCR_OPTSTART_Pos 9878,768457
#define FLASH_OPTCR_OPTSTART_Msk 9879,768507
#define FLASH_OPTCR_OPTSTART 9880,768611
#define FLASH_OPTCR_SWAP_BANK_Pos 9881,768754
#define FLASH_OPTCR_SWAP_BANK_Msk 9882,768805
#define FLASH_OPTCR_SWAP_BANK 9883,768909
#define FLASH_SR_BSY_Pos 9886,769130
#define FLASH_SR_BSY_Msk 9887,769180
#define FLASH_SR_BSY 9888,769284
#define FLASH_SR_WBNE_Pos 9889,769387
#define FLASH_SR_WBNE_Msk 9890,769437
#define FLASH_SR_WBNE 9891,769541
#define FLASH_SR_DBNE_Pos 9892,769662
#define FLASH_SR_DBNE_Msk 9893,769712
#define FLASH_SR_DBNE 9894,769816
#define FLASH_SR_EOP_Pos 9895,769936
#define FLASH_SR_EOP_Msk 9896,769987
#define FLASH_SR_EOP 9897,770091
#define FLASH_SR_WRPERR_Pos 9898,770204
#define FLASH_SR_WRPERR_Msk 9899,770255
#define FLASH_SR_WRPERR 9900,770359
#define FLASH_SR_PGSERR_Pos 9901,770480
#define FLASH_SR_PGSERR_Msk 9902,770531
#define FLASH_SR_PGSERR 9903,770635
#define FLASH_SR_STRBERR_Pos 9904,770760
#define FLASH_SR_STRBERR_Msk 9905,770811
#define FLASH_SR_STRBERR 9906,770915
#define FLASH_SR_INCERR_Pos 9907,771026
#define FLASH_SR_INCERR_Msk 9908,771077
#define FLASH_SR_INCERR 9909,771181
#define FLASH_SR_OBKERR_Pos 9910,771299
#define FLASH_SR_OBKERR_Msk 9911,771350
#define FLASH_SR_OBKERR 9912,771454
#define FLASH_SR_OBKWERR_Pos 9913,771570
#define FLASH_SR_OBKWERR_Msk 9914,771621
#define FLASH_SR_OBKWERR 9915,771725
#define FLASH_SR_OPTCHANGEERR_Pos 9916,771839
#define FLASH_SR_OPTCHANGEERR_Msk 9917,771890
#define FLASH_SR_OPTCHANGEERR 9918,771994
#define FLASH_CR_LOCK_Pos 9921,772206
#define FLASH_CR_LOCK_Msk 9922,772256
#define FLASH_CR_LOCK 9923,772360
#define FLASH_CR_PG_Pos 9924,772476
#define FLASH_CR_PG_Msk 9925,772526
#define FLASH_CR_PG 9926,772630
#define FLASH_CR_SER_Pos 9927,772747
#define FLASH_CR_SER_Msk 9928,772797
#define FLASH_CR_SER 9929,772901
#define FLASH_CR_BER_Pos 9930,773015
#define FLASH_CR_BER_Msk 9931,773065
#define FLASH_CR_BER 9932,773169
#define FLASH_CR_FW_Pos 9933,773281
#define FLASH_CR_FW_Msk 9934,773331
#define FLASH_CR_FW 9935,773435
#define FLASH_CR_START_Pos 9936,773554
#define FLASH_CR_START_Msk 9937,773604
#define FLASH_CR_START 9938,773708
#define FLASH_CR_SNB_Pos 9939,773825
#define FLASH_CR_SNB_Msk 9940,773875
#define FLASH_CR_SNB 9941,773979
#define FLASH_CR_SNB_0 9942,774102
#define FLASH_CR_SNB_1 9943,774206
#define FLASH_CR_SNB_2 9944,774310
#define FLASH_CR_SNB_3 9945,774414
#define FLASH_CR_SNB_4 9946,774518
#define FLASH_CR_SNB_5 9947,774622
#define FLASH_CR_SNB_6 9948,774726
#define FLASH_CR_MER_Pos 9949,774830
#define FLASH_CR_MER_Msk 9950,774881
#define FLASH_CR_MER 9951,774985
#define FLASH_CR_EOPIE_Pos 9952,775089
#define FLASH_CR_EOPIE_Msk 9953,775140
#define FLASH_CR_EOPIE 9954,775244
#define FLASH_CR_WRPERRIE_Pos 9955,775376
#define FLASH_CR_WRPERRIE_Msk 9956,775427
#define FLASH_CR_WRPERRIE 9957,775531
#define FLASH_CR_PGSERRIE_Pos 9958,775668
#define FLASH_CR_PGSERRIE_Msk 9959,775719
#define FLASH_CR_PGSERRIE 9960,775823
#define FLASH_CR_STRBERRIE_Pos 9961,775964
#define FLASH_CR_STRBERRIE_Msk 9962,776015
#define FLASH_CR_STRBERRIE 9963,776119
#define FLASH_CR_INCERRIE_Pos 9964,776246
#define FLASH_CR_INCERRIE_Msk 9965,776297
#define FLASH_CR_INCERRIE 9966,776401
#define FLASH_CR_OBKERRIE_Pos 9967,776535
#define FLASH_CR_OBKERRIE_Msk 9968,776586
#define FLASH_CR_OBKERRIE 9969,776690
#define FLASH_CR_OBKWERRIE_Pos 9970,776823
#define FLASH_CR_OBKWERRIE_Msk 9971,776874
#define FLASH_CR_OBKWERRIE 9972,776978
#define FLASH_CR_OPTCHANGEERRIE_Pos 9973,777108
#define FLASH_CR_OPTCHANGEERRIE_Msk 9974,777159
#define FLASH_CR_OPTCHANGEERRIE 9975,777263
#define FLASH_CR_INV_Pos 9976,777402
#define FLASH_CR_INV_Msk 9977,777453
#define FLASH_CR_INV 9978,777557
#define FLASH_CR_BKSEL_Pos 9979,777678
#define FLASH_CR_BKSEL_Msk 9980,777729
#define FLASH_CR_BKSEL 9981,777833
#define FLASH_CCR_CLR_EOP_Pos 9984,778026
#define FLASH_CCR_CLR_EOP_Msk 9985,778077
#define FLASH_CCR_CLR_EOP 9986,778181
#define FLASH_CCR_CLR_WRPERR_Pos 9987,778293
#define FLASH_CCR_CLR_WRPERR_Msk 9988,778344
#define FLASH_CCR_CLR_WRPERR 9989,778448
#define FLASH_CCR_CLR_PGSERR_Pos 9990,778563
#define FLASH_CCR_CLR_PGSERR_Msk 9991,778614
#define FLASH_CCR_CLR_PGSERR 9992,778718
#define FLASH_CCR_CLR_STRBERR_Pos 9993,778833
#define FLASH_CCR_CLR_STRBERR_Msk 9994,778884
#define FLASH_CCR_CLR_STRBERR 9995,778988
#define FLASH_CCR_CLR_INCERR_Pos 9996,779104
#define FLASH_CCR_CLR_INCERR_Msk 9997,779155
#define FLASH_CCR_CLR_INCERR 9998,779259
#define FLASH_CCR_CLR_OBKERR_Pos 9999,779374
#define FLASH_CCR_CLR_OBKERR_Msk 10000,779425
#define FLASH_CCR_CLR_OBKERR 10001,779529
#define FLASH_CCR_CLR_OBKWERR_Pos 10002,779644
#define FLASH_CCR_CLR_OBKWERR_Msk 10003,779695
#define FLASH_CCR_CLR_OBKWERR 10004,779799
#define FLASH_CCR_CLR_OPTCHANGEERR_Pos 10005,779915
#define FLASH_CCR_CLR_OPTCHANGEERR_Msk 10006,779966
#define FLASH_CCR_CLR_OPTCHANGEERR 10007,780072
#define FLASH_PRIVCFGR_SPRIV_Pos 10010,780284
#define FLASH_PRIVCFGR_SPRIV_Msk 10011,780334
#define FLASH_PRIVCFGR_SPRIV 10012,780438
#define FLASH_PRIVCFGR_NSPRIV_Pos 10013,780573
#define FLASH_PRIVCFGR_NSPRIV_Msk 10014,780623
#define FLASH_PRIVCFGR_NSPRIV 10015,780727
#define FLASH_OBKCFGR_LOCK_Pos 10018,780953
#define FLASH_OBKCFGR_LOCK_Msk 10019,781003
#define FLASH_OBKCFGR_LOCK 10020,781107
#define FLASH_OBKCFGR_SWAP_SECT_REQ_Pos 10021,781213
#define FLASH_OBKCFGR_SWAP_SECT_REQ_Msk 10022,781263
#define FLASH_OBKCFGR_SWAP_SECT_REQ 10023,781370
#define FLASH_OBKCFGR_ALT_SECT_Pos 10024,781490
#define FLASH_OBKCFGR_ALT_SECT_Msk 10025,781540
#define FLASH_OBKCFGR_ALT_SECT 10026,781644
#define FLASH_OBKCFGR_ALT_SECT_ERASE_Pos 10027,781754
#define FLASH_OBKCFGR_ALT_SECT_ERASE_Msk 10028,781804
#define FLASH_OBKCFGR_ALT_SECT_ERASE 10029,781912
#define FLASH_OBKCFGR_SWAP_OFFSET_Pos 10030,782032
#define FLASH_OBKCFGR_SWAP_OFFSET_Msk 10031,782083
#define FLASH_OBKCFGR_SWAP_OFFSET 10032,782190
#define FLASH_HDPEXTR_HDP1_EXT_Pos 10035,782385
#define FLASH_HDPEXTR_HDP1_EXT_Msk 10036,782435
#define FLASH_HDPEXTR_HDP1_EXT 10037,782539
#define FLASH_HDPEXTR_HDP2_EXT_Pos 10038,782676
#define FLASH_HDPEXTR_HDP2_EXT_Msk 10039,782727
#define FLASH_HDPEXTR_HDP2_EXT 10040,782831
#define FLASH_OPTSR_BOR_LEV_Pos 10043,783052
#define FLASH_OPTSR_BOR_LEV_Msk 10044,783102
#define FLASH_OPTSR_BOR_LEV 10045,783206
#define FLASH_OPTSR_BOR_LEV_0 10046,783325
#define FLASH_OPTSR_BOR_LEV_1 10047,783429
#define FLASH_OPTSR_BORH_EN_Pos 10048,783533
#define FLASH_OPTSR_BORH_EN_Msk 10049,783583
#define FLASH_OPTSR_BORH_EN 10050,783687
#define FLASH_OPTSR_IWDG_SW_Pos 10051,783819
#define FLASH_OPTSR_IWDG_SW_Msk 10052,783869
#define FLASH_OPTSR_IWDG_SW 10053,783973
#define FLASH_OPTSR_WWDG_SW_Pos 10054,784095
#define FLASH_OPTSR_WWDG_SW_Msk 10055,784145
#define FLASH_OPTSR_WWDG_SW 10056,784249
#define FLASH_OPTSR_NRST_STOP_Pos 10057,784371
#define FLASH_OPTSR_NRST_STOP_Msk 10058,784421
#define FLASH_OPTSR_NRST_STOP 10059,784525
#define FLASH_OPTSR_NRST_STDBY_Pos 10060,784651
#define FLASH_OPTSR_NRST_STDBY_Msk 10061,784701
#define FLASH_OPTSR_NRST_STDBY 10062,784805
#define FLASH_OPTSR_PRODUCT_STATE_Pos 10063,784934
#define FLASH_OPTSR_PRODUCT_STATE_Msk 10064,784984
#define FLASH_OPTSR_PRODUCT_STATE 10065,785090
#define FLASH_OPTSR_IO_VDD_HSLV_Pos 10066,785213
#define FLASH_OPTSR_IO_VDD_HSLV_Msk 10067,785264
#define FLASH_OPTSR_IO_VDD_HSLV 10068,785368
#define FLASH_OPTSR_IO_VDDIO2_HSLV_Pos 10069,785506
#define FLASH_OPTSR_IO_VDDIO2_HSLV_Msk 10070,785557
#define FLASH_OPTSR_IO_VDDIO2_HSLV 10071,785663
#define FLASH_OPTSR_IWDG_STOP_Pos 10072,785806
#define FLASH_OPTSR_IWDG_STOP_Msk 10073,785857
#define FLASH_OPTSR_IWDG_STOP 10074,785961
#define FLASH_OPTSR_IWDG_STDBY_Pos 10075,786103
#define FLASH_OPTSR_IWDG_STDBY_Msk 10076,786154
#define FLASH_OPTSR_IWDG_STDBY 10077,786258
#define FLASH_OPTSR_BOOT_UBE_Pos 10078,786403
#define FLASH_OPTSR_BOOT_UBE_Msk 10079,786454
#define FLASH_OPTSR_BOOT_UBE 10080,786558
#define FLASH_OPTSR_SWAP_BANK_Pos 10081,786681
#define FLASH_OPTSR_SWAP_BANK_Msk 10082,786732
#define FLASH_OPTSR_SWAP_BANK 10083,786836
#define FLASH_EPOCHR_EPOCH_Pos 10086,787039
#define FLASH_EPOCHR_EPOCH_Msk 10087,787089
#define FLASH_EPOCHR_EPOCH 10088,787193
#define FLASH_OPTSR2_SRAM1_3_RST_Pos 10091,787385
#define FLASH_OPTSR2_SRAM1_3_RST_Msk 10092,787435
#define FLASH_OPTSR2_SRAM1_3_RST 10093,787540
#define FLASH_OPTSR2_SRAM2_RST_Pos 10094,787684
#define FLASH_OPTSR2_SRAM2_RST_Msk 10095,787734
#define FLASH_OPTSR2_SRAM2_RST 10096,787838
#define FLASH_OPTSR2_BKPRAM_ECC_Pos 10097,787970
#define FLASH_OPTSR2_BKPRAM_ECC_Msk 10098,788020
#define FLASH_OPTSR2_BKPRAM_ECC 10099,788124
#define FLASH_OPTSR2_SRAM3_ECC_Pos 10100,788264
#define FLASH_OPTSR2_SRAM3_ECC_Msk 10101,788314
#define FLASH_OPTSR2_SRAM3_ECC 10102,788418
#define FLASH_OPTSR2_SRAM2_ECC_Pos 10103,788553
#define FLASH_OPTSR2_SRAM2_ECC_Msk 10104,788603
#define FLASH_OPTSR2_SRAM2_ECC 10105,788707
#define FLASH_OPTSR2_USBPD_DIS_Pos 10106,788843
#define FLASH_OPTSR2_USBPD_DIS_Msk 10107,788893
#define FLASH_OPTSR2_USBPD_DIS 10108,788997
#define FLASH_OPTSR2_TZEN_Pos 10109,789131
#define FLASH_OPTSR2_TZEN_Msk 10110,789182
#define FLASH_OPTSR2_TZEN 10111,789286
#define FLASH_BOOTR_BOOT_LOCK_Pos 10114,789484
#define FLASH_BOOTR_BOOT_LOCK_Msk 10115,789534
#define FLASH_BOOTR_BOOT_LOCK 10116,789638
#define FLASH_BOOTR_BOOTADD_Pos 10117,789741
#define FLASH_BOOTR_BOOTADD_Msk 10118,789791
#define FLASH_BOOTR_BOOTADD 10119,789895
#define FLASH_PRIVBBR_PRIVBB_Pos 10122,790088
#define FLASH_PRIVBBR_PRIVBB_Msk 10123,790138
#define FLASH_PRIVBBR_PRIVBB 10124,790245
#define FLASH_SECWMR_SECWM_STRT_Pos 10127,790484
#define FLASH_SECWMR_SECWM_STRT_Msk 10128,790534
#define FLASH_SECWMR_SECWM_STRT 10129,790638
#define FLASH_SECWMR_SECWM_END_Pos 10130,790759
#define FLASH_SECWMR_SECWM_END_Msk 10131,790810
#define FLASH_SECWMR_SECWM_END 10132,790914
#define FLASH_WRPR_WRPSG_Pos 10135,791120
#define FLASH_WRPR_WRPSG_Msk 10136,791170
#define FLASH_WRPR_WRPSG 10137,791273
#define FLASH_EDATAR_EDATA_STRT_Pos 10140,791473
#define FLASH_EDATAR_EDATA_STRT_Msk 10141,791523
#define FLASH_EDATAR_EDATA_STRT 10142,791627
#define FLASH_EDATAR_EDATA_EN_Pos 10143,791755
#define FLASH_EDATAR_EDATA_EN_Msk 10144,791806
#define FLASH_EDATAR_EDATA_EN 10145,791910
#define FLASH_HDPR_HDP_STRT_Pos 10148,792118
#define FLASH_HDPR_HDP_STRT_Msk 10149,792168
#define FLASH_HDPR_HDP_STRT 10150,792272
#define FLASH_HDPR_HDP_END_Pos 10151,792402
#define FLASH_HDPR_HDP_END_Msk 10152,792453
#define FLASH_HDPR_HDP_END 10153,792557
#define FLASH_ECCR_ADDR_ECC_Pos 10156,792768
#define FLASH_ECCR_ADDR_ECC_Msk 10157,792818
#define FLASH_ECCR_ADDR_ECC 10158,792922
#define FLASH_ECCR_OBK_ECC_Pos 10159,793032
#define FLASH_ECCR_OBK_ECC_Msk 10160,793083
#define FLASH_ECCR_OBK_ECC 10161,793187
#define FLASH_ECCR_DATA_ECC_Pos 10162,793316
#define FLASH_ECCR_DATA_ECC_Msk 10163,793367
#define FLASH_ECCR_DATA_ECC 10164,793471
#define FLASH_ECCR_BK_ECC_Pos 10165,793595
#define FLASH_ECCR_BK_ECC_Msk 10166,793646
#define FLASH_ECCR_BK_ECC 10167,793750
#define FLASH_ECCR_SYSF_ECC_Pos 10168,793857
#define FLASH_ECCR_SYSF_ECC_Msk 10169,793908
#define FLASH_ECCR_SYSF_ECC 10170,794012
#define FLASH_ECCR_OTP_ECC_Pos 10171,794127
#define FLASH_ECCR_OTP_ECC_Msk 10172,794178
#define FLASH_ECCR_OTP_ECC 10173,794282
#define FLASH_ECCR_ECCIE_Pos 10174,794394
#define FLASH_ECCR_ECCIE_Msk 10175,794445
#define FLASH_ECCR_ECCIE 10176,794549
#define FLASH_ECCR_ECCC_Pos 10177,794674
#define FLASH_ECCR_ECCC_Msk 10178,794725
#define FLASH_ECCR_ECCC 10179,794829
#define FLASH_ECCR_ECCD_Pos 10180,794937
#define FLASH_ECCR_ECCD_Msk 10181,794988
#define FLASH_ECCR_ECCD 10182,795092
#define FLASH_ECCDR_FAIL_DATA_Pos 10185,795283
#define FLASH_ECCDR_FAIL_DATA_Msk 10186,795333
#define FLASH_ECCDR_FAIL_DATA 10187,795437
#define FMAC_X1BUFCFG_X1_BASE_Pos 10195,796038
#define FMAC_X1BUFCFG_X1_BASE_Msk 10196,796088
#define FMAC_X1BUFCFG_X1_BASE 10197,796192
#define FMAC_X1BUFCFG_X1_BUF_SIZE_Pos 10198,796311
#define FMAC_X1BUFCFG_X1_BUF_SIZE_Msk 10199,796361
#define FMAC_X1BUFCFG_X1_BUF_SIZE 10200,796467
#define FMAC_X1BUFCFG_FULL_WM_Pos 10201,796604
#define FMAC_X1BUFCFG_FULL_WM_Msk 10202,796655
#define FMAC_X1BUFCFG_FULL_WM 10203,796759
#define FMAC_X2BUFCFG_X2_BASE_Pos 10206,796967
#define FMAC_X2BUFCFG_X2_BASE_Msk 10207,797017
#define FMAC_X2BUFCFG_X2_BASE 10208,797121
#define FMAC_X2BUFCFG_X2_BUF_SIZE_Pos 10209,797240
#define FMAC_X2BUFCFG_X2_BUF_SIZE_Msk 10210,797290
#define FMAC_X2BUFCFG_X2_BUF_SIZE 10211,797396
#define FMAC_YBUFCFG_Y_BASE_Pos 10214,797607
#define FMAC_YBUFCFG_Y_BASE_Msk 10215,797657
#define FMAC_YBUFCFG_Y_BASE 10216,797761
#define FMAC_YBUFCFG_Y_BUF_SIZE_Pos 10217,797879
#define FMAC_YBUFCFG_Y_BUF_SIZE_Msk 10218,797929
#define FMAC_YBUFCFG_Y_BUF_SIZE 10219,798033
#define FMAC_YBUFCFG_EMPTY_WM_Pos 10220,798159
#define FMAC_YBUFCFG_EMPTY_WM_Msk 10221,798210
#define FMAC_YBUFCFG_EMPTY_WM 10222,798314
#define FMAC_PARAM_P_Pos 10225,798523
#define FMAC_PARAM_P_Msk 10226,798573
#define FMAC_PARAM_P 10227,798677
#define FMAC_PARAM_Q_Pos 10228,798788
#define FMAC_PARAM_Q_Msk 10229,798838
#define FMAC_PARAM_Q 10230,798942
#define FMAC_PARAM_R_Pos 10231,799053
#define FMAC_PARAM_R_Msk 10232,799104
#define FMAC_PARAM_R 10233,799208
#define FMAC_PARAM_FUNC_Pos 10234,799319
#define FMAC_PARAM_FUNC_Msk 10235,799370
#define FMAC_PARAM_FUNC 10236,799474
#define FMAC_PARAM_FUNC_0 10237,799576
#define FMAC_PARAM_FUNC_1 10238,799680
#define FMAC_PARAM_FUNC_2 10239,799784
#define FMAC_PARAM_FUNC_3 10240,799888
#define FMAC_PARAM_FUNC_4 10241,799992
#define FMAC_PARAM_FUNC_5 10242,800096
#define FMAC_PARAM_FUNC_6 10243,800200
#define FMAC_PARAM_START_Pos 10244,800304
#define FMAC_PARAM_START_Msk 10245,800355
#define FMAC_PARAM_START 10246,800459
#define FMAC_CR_RIEN_Pos 10249,800653
#define FMAC_CR_RIEN_Msk 10250,800703
#define FMAC_CR_RIEN 10251,800807
#define FMAC_CR_WIEN_Pos 10252,800922
#define FMAC_CR_WIEN_Msk 10253,800972
#define FMAC_CR_WIEN 10254,801076
#define FMAC_CR_OVFLIEN_Pos 10255,801192
#define FMAC_CR_OVFLIEN_Msk 10256,801242
#define FMAC_CR_OVFLIEN 10257,801346
#define FMAC_CR_UNFLIEN_Pos 10258,801472
#define FMAC_CR_UNFLIEN_Msk 10259,801522
#define FMAC_CR_UNFLIEN 10260,801626
#define FMAC_CR_SATIEN_Pos 10261,801753
#define FMAC_CR_SATIEN_Msk 10262,801803
#define FMAC_CR_SATIEN 10263,801907
#define FMAC_CR_DMAREN_Pos 10264,802035
#define FMAC_CR_DMAREN_Msk 10265,802085
#define FMAC_CR_DMAREN 10266,802189
#define FMAC_CR_DMAWEN_Pos 10267,802315
#define FMAC_CR_DMAWEN_Msk 10268,802365
#define FMAC_CR_DMAWEN 10269,802469
#define FMAC_CR_CLIPEN_Pos 10270,802596
#define FMAC_CR_CLIPEN_Msk 10271,802647
#define FMAC_CR_CLIPEN 10272,802751
#define FMAC_CR_RESET_Pos 10273,802860
#define FMAC_CR_RESET_Msk 10274,802911
#define FMAC_CR_RESET 10275,803015
#define FMAC_SR_YEMPTY_Pos 10278,803235
#define FMAC_SR_YEMPTY_Msk 10279,803285
#define FMAC_SR_YEMPTY 10280,803389
#define FMAC_SR_X1FULL_Pos 10281,803502
#define FMAC_SR_X1FULL_Msk 10282,803552
#define FMAC_SR_X1FULL 10283,803656
#define FMAC_SR_OVFL_Pos 10284,803769
#define FMAC_SR_OVFL_Msk 10285,803819
#define FMAC_SR_OVFL 10286,803923
#define FMAC_SR_UNFL_Pos 10287,804036
#define FMAC_SR_UNFL_Msk 10288,804086
#define FMAC_SR_UNFL 10289,804190
#define FMAC_SR_SAT_Pos 10290,804304
#define FMAC_SR_SAT_Msk 10291,804355
#define FMAC_SR_SAT 10292,804459
#define FMAC_WDATA_WDATA_Pos 10295,804658
#define FMAC_WDATA_WDATA_Msk 10296,804708
#define FMAC_WDATA_WDATA 10297,804812
#define FMAC_RDATA_RDATA_Pos 10300,805000
#define FMAC_RDATA_RDATA_Msk 10301,805050
#define FMAC_RDATA_RDATA 10302,805154
#define FMC_BCR1_CCLKEN_Pos 10310,805750
#define FMC_BCR1_CCLKEN_Msk 10311,805801
#define FMC_BCR1_CCLKEN 10312,805905
#define FMC_BCR1_WFDIS_Pos 10313,806024
#define FMC_BCR1_WFDIS_Msk 10314,806075
#define FMC_BCR1_WFDIS 10315,806179
#define FMC_BCR1_FMCEN_Pos 10316,806298
#define FMC_BCR1_FMCEN_Msk 10317,806349
#define FMC_BCR1_FMCEN 10318,806453
#define FMC_BCRx_MBKEN_Pos 10321,806650
#define FMC_BCRx_MBKEN_Msk 10322,806700
#define FMC_BCRx_MBKEN 10323,806804
#define FMC_BCRx_MUXEN_Pos 10324,806935
#define FMC_BCRx_MUXEN_Msk 10325,806985
#define FMC_BCRx_MUXEN 10326,807089
#define FMC_BCRx_MTYP_Pos 10327,807220
#define FMC_BCRx_MTYP_Msk 10328,807270
#define FMC_BCRx_MTYP 10329,807374
#define FMC_BCRx_MTYP_0 10330,807505
#define FMC_BCRx_MTYP_1 10331,807609
#define FMC_BCRx_MWID_Pos 10332,807713
#define FMC_BCRx_MWID_Msk 10333,807763
#define FMC_BCRx_MWID 10334,807867
#define FMC_BCRx_MWID_0 10335,807998
#define FMC_BCRx_MWID_1 10336,808102
#define FMC_BCRx_FACCEN_Pos 10337,808206
#define FMC_BCRx_FACCEN_Msk 10338,808256
#define FMC_BCRx_FACCEN 10339,808360
#define FMC_BCRx_BURSTEN_Pos 10340,808479
#define FMC_BCRx_BURSTEN_Msk 10341,808529
#define FMC_BCRx_BURSTEN 10342,808633
#define FMC_BCRx_WAITPOL_Pos 10343,808752
#define FMC_BCRx_WAITPOL_Msk 10344,808802
#define FMC_BCRx_WAITPOL 10345,808906
#define FMC_BCRx_WAITCFG_Pos 10346,809025
#define FMC_BCRx_WAITCFG_Msk 10347,809076
#define FMC_BCRx_WAITCFG 10348,809180
#define FMC_BCRx_WREN_Pos 10349,809299
#define FMC_BCRx_WREN_Msk 10350,809350
#define FMC_BCRx_WREN 10351,809454
#define FMC_BCRx_WAITEN_Pos 10352,809573
#define FMC_BCRx_WAITEN_Msk 10353,809624
#define FMC_BCRx_WAITEN 10354,809728
#define FMC_BCRx_EXTMOD_Pos 10355,809847
#define FMC_BCRx_EXTMOD_Msk 10356,809898
#define FMC_BCRx_EXTMOD 10357,810002
#define FMC_BCRx_ASYNCWAIT_Pos 10358,810121
#define FMC_BCRx_ASYNCWAIT_Msk 10359,810172
#define FMC_BCRx_ASYNCWAIT 10360,810276
#define FMC_BCRx_CPSIZE_Pos 10361,810395
#define FMC_BCRx_CPSIZE_Msk 10362,810446
#define FMC_BCRx_CPSIZE 10363,810550
#define FMC_BCRx_CPSIZE_0 10364,810673
#define FMC_BCRx_CPSIZE_1 10365,810777
#define FMC_BCRx_CPSIZE_2 10366,810881
#define FMC_BCRx_CBURSTRW_Pos 10367,810985
#define FMC_BCRx_CBURSTRW_Msk 10368,811036
#define FMC_BCRx_CBURSTRW 10369,811140
#define FMC_BCRx_NBLSET_Pos 10370,811259
#define FMC_BCRx_NBLSET_Msk 10371,811310
#define FMC_BCRx_NBLSET 10372,811414
#define FMC_BCRx_NBLSET_0 10373,811533
#define FMC_BCRx_NBLSET_1 10374,811637
#define FMC_BTRx_ADDSET_Pos 10377,811824
#define FMC_BTRx_ADDSET_Msk 10378,811874
#define FMC_BTRx_ADDSET 10379,811978
#define FMC_BTRx_ADDSET_0 10380,812118
#define FMC_BTRx_ADDSET_1 10381,812222
#define FMC_BTRx_ADDSET_2 10382,812326
#define FMC_BTRx_ADDSET_3 10383,812430
#define FMC_BTRx_ADDHLD_Pos 10384,812534
#define FMC_BTRx_ADDHLD_Msk 10385,812584
#define FMC_BTRx_ADDHLD 10386,812688
#define FMC_BTRx_ADDHLD_0 10387,812828
#define FMC_BTRx_ADDHLD_1 10388,812932
#define FMC_BTRx_ADDHLD_2 10389,813036
#define FMC_BTRx_ADDHLD_3 10390,813140
#define FMC_BTRx_DATAST_Pos 10391,813244
#define FMC_BTRx_DATAST_Msk 10392,813294
#define FMC_BTRx_DATAST 10393,813398
#define FMC_BTRx_DATAST_0 10394,813530
#define FMC_BTRx_DATAST_1 10395,813634
#define FMC_BTRx_DATAST_2 10396,813738
#define FMC_BTRx_DATAST_3 10397,813842
#define FMC_BTRx_DATAST_4 10398,813946
#define FMC_BTRx_DATAST_5 10399,814050
#define FMC_BTRx_DATAST_6 10400,814154
#define FMC_BTRx_DATAST_7 10401,814258
#define FMC_BTRx_BUSTURN_Pos 10402,814362
#define FMC_BTRx_BUSTURN_Msk 10403,814413
#define FMC_BTRx_BUSTURN 10404,814517
#define FMC_BTRx_BUSTURN_0 10405,814659
#define FMC_BTRx_BUSTURN_1 10406,814763
#define FMC_BTRx_BUSTURN_2 10407,814867
#define FMC_BTRx_BUSTURN_3 10408,814971
#define FMC_BTRx_CLKDIV_Pos 10409,815075
#define FMC_BTRx_CLKDIV_Msk 10410,815126
#define FMC_BTRx_CLKDIV 10411,815230
#define FMC_BTRx_CLKDIV_0 10412,815360
#define FMC_BTRx_CLKDIV_1 10413,815464
#define FMC_BTRx_CLKDIV_2 10414,815568
#define FMC_BTRx_CLKDIV_3 10415,815672
#define FMC_BTRx_DATLAT_Pos 10416,815776
#define FMC_BTRx_DATLAT_Msk 10417,815827
#define FMC_BTRx_DATLAT 10418,815931
#define FMC_BTRx_DATLAT_0 10419,816054
#define FMC_BTRx_DATLAT_1 10420,816158
#define FMC_BTRx_DATLAT_2 10421,816262
#define FMC_BTRx_DATLAT_3 10422,816366
#define FMC_BTRx_ACCMOD_Pos 10423,816470
#define FMC_BTRx_ACCMOD_Msk 10424,816521
#define FMC_BTRx_ACCMOD 10425,816625
#define FMC_BTRx_ACCMOD_0 10426,816748
#define FMC_BTRx_ACCMOD_1 10427,816852
#define FMC_BTRx_DATAHLD_Pos 10428,816956
#define FMC_BTRx_DATAHLD_Msk 10429,817007
#define FMC_BTRx_DATAHLD 10430,817111
#define FMC_BTRx_DATAHLD_0 10431,817248
#define FMC_BTRx_DATAHLD_1 10432,817352
#define FMC_BWTRx_ADDSET_Pos 10435,817540
#define FMC_BWTRx_ADDSET_Msk 10436,817590
#define FMC_BWTRx_ADDSET 10437,817694
#define FMC_BWTRx_ADDSET_0 10438,817834
#define FMC_BWTRx_ADDSET_1 10439,817938
#define FMC_BWTRx_ADDSET_2 10440,818042
#define FMC_BWTRx_ADDSET_3 10441,818146
#define FMC_BWTRx_ADDHLD_Pos 10442,818250
#define FMC_BWTRx_ADDHLD_Msk 10443,818300
#define FMC_BWTRx_ADDHLD 10444,818404
#define FMC_BWTRx_ADDHLD_0 10445,818543
#define FMC_BWTRx_ADDHLD_1 10446,818647
#define FMC_BWTRx_ADDHLD_2 10447,818751
#define FMC_BWTRx_ADDHLD_3 10448,818855
#define FMC_BWTRx_DATAST_Pos 10449,818959
#define FMC_BWTRx_DATAST_Msk 10450,819009
#define FMC_BWTRx_DATAST 10451,819113
#define FMC_BWTRx_DATAST_0 10452,819245
#define FMC_BWTRx_DATAST_1 10453,819349
#define FMC_BWTRx_DATAST_2 10454,819453
#define FMC_BWTRx_DATAST_3 10455,819557
#define FMC_BWTRx_DATAST_4 10456,819661
#define FMC_BWTRx_DATAST_5 10457,819765
#define FMC_BWTRx_DATAST_6 10458,819869
#define FMC_BWTRx_DATAST_7 10459,819973
#define FMC_BWTRx_BUSTURN_Pos 10460,820077
#define FMC_BWTRx_BUSTURN_Msk 10461,820128
#define FMC_BWTRx_BUSTURN 10462,820232
#define FMC_BWTRx_BUSTURN_0 10463,820374
#define FMC_BWTRx_BUSTURN_1 10464,820478
#define FMC_BWTRx_BUSTURN_2 10465,820582
#define FMC_BWTRx_BUSTURN_3 10466,820686
#define FMC_BWTRx_ACCMOD_Pos 10467,820790
#define FMC_BWTRx_ACCMOD_Msk 10468,820841
#define FMC_BWTRx_ACCMOD 10469,820945
#define FMC_BWTRx_ACCMOD_0 10470,821068
#define FMC_BWTRx_ACCMOD_1 10471,821172
#define FMC_BWTRx_DATAHLD_Pos 10472,821276
#define FMC_BWTRx_DATAHLD_Msk 10473,821327
#define FMC_BWTRx_DATAHLD 10474,821431
#define FMC_BWTRx_DATAHLD_0 10475,821568
#define FMC_BWTRx_DATAHLD_1 10476,821672
#define FMC_PCSCNTR_CSCOUNT_Pos 10479,821860
#define FMC_PCSCNTR_CSCOUNT_Msk 10480,821910
#define FMC_PCSCNTR_CSCOUNT 10481,822014
#define FMC_PCSCNTR_CNTB1EN_Pos 10482,822147
#define FMC_PCSCNTR_CNTB1EN_Msk 10483,822198
#define FMC_PCSCNTR_CNTB1EN 10484,822302
#define FMC_PCSCNTR_CNTB2EN_Pos 10485,822427
#define FMC_PCSCNTR_CNTB2EN_Msk 10486,822478
#define FMC_PCSCNTR_CNTB2EN 10487,822582
#define FMC_PCSCNTR_CNTB3EN_Pos 10488,822707
#define FMC_PCSCNTR_CNTB3EN_Msk 10489,822758
#define FMC_PCSCNTR_CNTB3EN 10490,822862
#define FMC_PCSCNTR_CNTB4EN_Pos 10491,822987
#define FMC_PCSCNTR_CNTB4EN_Msk 10492,823038
#define FMC_PCSCNTR_CNTB4EN 10493,823142
#define FMC_PCR_PWAITEN_Pos 10496,823349
#define FMC_PCR_PWAITEN_Msk 10497,823399
#define FMC_PCR_PWAITEN 10498,823503
#define FMC_PCR_PBKEN_Pos 10499,823637
#define FMC_PCR_PBKEN_Msk 10500,823687
#define FMC_PCR_PBKEN 10501,823791
#define FMC_PCR_PTYP_Pos 10502,823917
#define FMC_PCR_PTYP_Msk 10503,823967
#define FMC_PCR_PTYP 10504,824071
#define FMC_PCR_PWID_Pos 10505,824205
#define FMC_PCR_PWID_Msk 10506,824255
#define FMC_PCR_PWID 10507,824359
#define FMC_PCR_PWID_0 10508,824493
#define FMC_PCR_PWID_1 10509,824597
#define FMC_PCR_ECCEN_Pos 10510,824701
#define FMC_PCR_ECCEN_Msk 10511,824751
#define FMC_PCR_ECCEN 10512,824855
#define FMC_PCR_TCLR_Pos 10513,824989
#define FMC_PCR_TCLR_Msk 10514,825039
#define FMC_PCR_TCLR 10515,825143
#define FMC_PCR_TCLR_0 10516,825277
#define FMC_PCR_TCLR_1 10517,825381
#define FMC_PCR_TCLR_2 10518,825485
#define FMC_PCR_TCLR_3 10519,825589
#define FMC_PCR_TAR_Pos 10520,825693
#define FMC_PCR_TAR_Msk 10521,825744
#define FMC_PCR_TAR 10522,825848
#define FMC_PCR_TAR_0 10523,825982
#define FMC_PCR_TAR_1 10524,826086
#define FMC_PCR_TAR_2 10525,826190
#define FMC_PCR_TAR_3 10526,826294
#define FMC_PCR_ECCPS_Pos 10527,826398
#define FMC_PCR_ECCPS_Msk 10528,826449
#define FMC_PCR_ECCPS 10529,826553
#define FMC_PCR_ECCPS_0 10530,826687
#define FMC_PCR_ECCPS_1 10531,826791
#define FMC_PCR_ECCPS_2 10532,826895
#define FMC_SR_IRS_Pos 10535,827081
#define FMC_SR_IRS_Msk 10536,827131
#define FMC_SR_IRS 10537,827235
#define FMC_SR_ILS_Pos 10538,827371
#define FMC_SR_ILS_Msk 10539,827421
#define FMC_SR_ILS 10540,827525
#define FMC_SR_IFS_Pos 10541,827661
#define FMC_SR_IFS_Msk 10542,827711
#define FMC_SR_IFS 10543,827815
#define FMC_SR_IREN_Pos 10544,827951
#define FMC_SR_IREN_Msk 10545,828001
#define FMC_SR_IREN 10546,828105
#define FMC_SR_ILEN_Pos 10547,828241
#define FMC_SR_ILEN_Msk 10548,828291
#define FMC_SR_ILEN 10549,828395
#define FMC_SR_IFEN_Pos 10550,828531
#define FMC_SR_IFEN_Msk 10551,828581
#define FMC_SR_IFEN 10552,828685
#define FMC_SR_FEMPT_Pos 10553,828821
#define FMC_SR_FEMPT_Msk 10554,828871
#define FMC_SR_FEMPT 10555,828975
#define FMC_PMEM_MEMSET_Pos 10558,829193
#define FMC_PMEM_MEMSET_Msk 10559,829243
#define FMC_PMEM_MEMSET 10560,829347
#define FMC_PMEM_MEMSET_0 10561,829483
#define FMC_PMEM_MEMSET_1 10562,829587
#define FMC_PMEM_MEMSET_2 10563,829691
#define FMC_PMEM_MEMSET_3 10564,829795
#define FMC_PMEM_MEMSET_4 10565,829899
#define FMC_PMEM_MEMSET_5 10566,830003
#define FMC_PMEM_MEMSET_6 10567,830107
#define FMC_PMEM_MEMSET_7 10568,830211
#define FMC_PMEM_MEMWAIT_Pos 10569,830315
#define FMC_PMEM_MEMWAIT_Msk 10570,830365
#define FMC_PMEM_MEMWAIT 10571,830469
#define FMC_PMEM_MEMWAIT_0 10572,830605
#define FMC_PMEM_MEMWAIT_1 10573,830709
#define FMC_PMEM_MEMWAIT_2 10574,830813
#define FMC_PMEM_MEMWAIT_3 10575,830917
#define FMC_PMEM_MEMWAIT_4 10576,831021
#define FMC_PMEM_MEMWAIT_5 10577,831125
#define FMC_PMEM_MEMWAIT_6 10578,831229
#define FMC_PMEM_MEMWAIT_7 10579,831333
#define FMC_PMEM_MEMHOLD_Pos 10580,831437
#define FMC_PMEM_MEMHOLD_Msk 10581,831488
#define FMC_PMEM_MEMHOLD 10582,831592
#define FMC_PMEM_MEMHOLD_0 10583,831728
#define FMC_PMEM_MEMHOLD_1 10584,831832
#define FMC_PMEM_MEMHOLD_2 10585,831936
#define FMC_PMEM_MEMHOLD_3 10586,832040
#define FMC_PMEM_MEMHOLD_4 10587,832144
#define FMC_PMEM_MEMHOLD_5 10588,832248
#define FMC_PMEM_MEMHOLD_6 10589,832352
#define FMC_PMEM_MEMHOLD_7 10590,832456
#define FMC_PMEM_MEMHIZ_Pos 10591,832560
#define FMC_PMEM_MEMHIZ_Msk 10592,832611
#define FMC_PMEM_MEMHIZ 10593,832715
#define FMC_PMEM_MEMHIZ_0 10594,832857
#define FMC_PMEM_MEMHIZ_1 10595,832961
#define FMC_PMEM_MEMHIZ_2 10596,833065
#define FMC_PMEM_MEMHIZ_3 10597,833169
#define FMC_PMEM_MEMHIZ_4 10598,833273
#define FMC_PMEM_MEMHIZ_5 10599,833377
#define FMC_PMEM_MEMHIZ_6 10600,833481
#define FMC_PMEM_MEMHIZ_7 10601,833585
#define FMC_PATT_ATTSET_Pos 10604,833771
#define FMC_PATT_ATTSET_Msk 10605,833821
#define FMC_PATT_ATTSET 10606,833925
#define FMC_PATT_ATTSET_0 10607,834064
#define FMC_PATT_ATTSET_1 10608,834168
#define FMC_PATT_ATTSET_2 10609,834272
#define FMC_PATT_ATTSET_3 10610,834376
#define FMC_PATT_ATTSET_4 10611,834480
#define FMC_PATT_ATTSET_5 10612,834584
#define FMC_PATT_ATTSET_6 10613,834688
#define FMC_PATT_ATTSET_7 10614,834792
#define FMC_PATT_ATTWAIT_Pos 10615,834896
#define FMC_PATT_ATTWAIT_Msk 10616,834946
#define FMC_PATT_ATTWAIT 10617,835050
#define FMC_PATT_ATTWAIT_0 10618,835189
#define FMC_PATT_ATTWAIT_1 10619,835293
#define FMC_PATT_ATTWAIT_2 10620,835397
#define FMC_PATT_ATTWAIT_3 10621,835501
#define FMC_PATT_ATTWAIT_4 10622,835605
#define FMC_PATT_ATTWAIT_5 10623,835709
#define FMC_PATT_ATTWAIT_6 10624,835813
#define FMC_PATT_ATTWAIT_7 10625,835917
#define FMC_PATT_ATTHOLD_Pos 10626,836021
#define FMC_PATT_ATTHOLD_Msk 10627,836072
#define FMC_PATT_ATTHOLD 10628,836176
#define FMC_PATT_ATTHOLD_0 10629,836315
#define FMC_PATT_ATTHOLD_1 10630,836419
#define FMC_PATT_ATTHOLD_2 10631,836523
#define FMC_PATT_ATTHOLD_3 10632,836627
#define FMC_PATT_ATTHOLD_4 10633,836731
#define FMC_PATT_ATTHOLD_5 10634,836835
#define FMC_PATT_ATTHOLD_6 10635,836939
#define FMC_PATT_ATTHOLD_7 10636,837043
#define FMC_PATT_ATTHIZ_Pos 10637,837147
#define FMC_PATT_ATTHIZ_Msk 10638,837198
#define FMC_PATT_ATTHIZ 10639,837302
#define FMC_PATT_ATTHIZ_0 10640,837447
#define FMC_PATT_ATTHIZ_1 10641,837551
#define FMC_PATT_ATTHIZ_2 10642,837655
#define FMC_PATT_ATTHIZ_3 10643,837759
#define FMC_PATT_ATTHIZ_4 10644,837863
#define FMC_PATT_ATTHIZ_5 10645,837967
#define FMC_PATT_ATTHIZ_6 10646,838071
#define FMC_PATT_ATTHIZ_7 10647,838175
#define FMC_ECCR3_ECC3_Pos 10650,838362
#define FMC_ECCR3_ECC3_Msk 10651,838412
#define FMC_ECCR3_ECC3 10652,838516
#define FMC_SDCRx_NC_Pos 10655,838703
#define FMC_SDCRx_NC_Msk 10656,838744
#define FMC_SDCRx_NC 10657,838843
#define FMC_SDCRx_NC_0 10658,838967
#define FMC_SDCRx_NC_1 10659,839067
#define FMC_SDCRx_NR_Pos 10661,839169
#define FMC_SDCRx_NR_Msk 10662,839210
#define FMC_SDCRx_NR 10663,839309
#define FMC_SDCRx_NR_0 10664,839430
#define FMC_SDCRx_NR_1 10665,839530
#define FMC_SDCRx_MWID_Pos 10667,839632
#define FMC_SDCRx_MWID_Msk 10668,839673
#define FMC_SDCRx_MWID 10669,839772
#define FMC_SDCRx_MWID_0 10670,839893
#define FMC_SDCRx_MWID_1 10671,839993
#define FMC_SDCRx_NB_Pos 10673,840095
#define FMC_SDCRx_NB_Msk 10674,840136
#define FMC_SDCRx_NB 10675,840235
#define FMC_SDCRx_CAS_Pos 10677,840348
#define FMC_SDCRx_CAS_Msk 10678,840389
#define FMC_SDCRx_CAS 10679,840488
#define FMC_SDCRx_CAS_0 10680,840603
#define FMC_SDCRx_CAS_1 10681,840703
#define FMC_SDCRx_WP_Pos 10683,840805
#define FMC_SDCRx_WP_Msk 10684,840846
#define FMC_SDCRx_WP 10685,840945
#define FMC_SDCRx_SDCLK_Pos 10687,841051
#define FMC_SDCRx_SDCLK_Msk 10688,841093
#define FMC_SDCRx_SDCLK 10689,841192
#define FMC_SDCRx_SDCLK_0 10690,841305
#define FMC_SDCRx_SDCLK_1 10691,841405
#define FMC_SDCRx_RBURST_Pos 10693,841507
#define FMC_SDCRx_RBURST_Msk 10694,841549
#define FMC_SDCRx_RBURST 10695,841648
#define FMC_SDCRx_RPIPE_Pos 10697,841748
#define FMC_SDCRx_RPIPE_Msk 10698,841790
#define FMC_SDCRx_RPIPE 10699,841889
#define FMC_SDCRx_RPIPE_0 10700,841993
#define FMC_SDCRx_RPIPE_1 10701,842093
#define FMC_SDTRx_TMRD_Pos 10704,842281
#define FMC_SDTRx_TMRD_Msk 10705,842322
#define FMC_SDTRx_TMRD 10706,842421
#define FMC_SDTRx_TMRD_0 10707,842554
#define FMC_SDTRx_TMRD_1 10708,842654
#define FMC_SDTRx_TMRD_2 10709,842754
#define FMC_SDTRx_TMRD_3 10710,842854
#define FMC_SDTRx_TXSR_Pos 10712,842956
#define FMC_SDTRx_TXSR_Msk 10713,842997
#define FMC_SDTRx_TXSR 10714,843096
#define FMC_SDTRx_TXSR_0 10715,843218
#define FMC_SDTRx_TXSR_1 10716,843318
#define FMC_SDTRx_TXSR_2 10717,843418
#define FMC_SDTRx_TXSR_3 10718,843518
#define FMC_SDTRx_TRAS_Pos 10720,843620
#define FMC_SDTRx_TRAS_Msk 10721,843661
#define FMC_SDTRx_TRAS 10722,843760
#define FMC_SDTRx_TRAS_0 10723,843882
#define FMC_SDTRx_TRAS_1 10724,843982
#define FMC_SDTRx_TRAS_2 10725,844082
#define FMC_SDTRx_TRAS_3 10726,844182
#define FMC_SDTRx_TRC_Pos 10728,844284
#define FMC_SDTRx_TRC_Msk 10729,844326
#define FMC_SDTRx_TRC 10730,844425
#define FMC_SDTRx_TRC_0 10731,844544
#define FMC_SDTRx_TRC_1 10732,844644
#define FMC_SDTRx_TRC_2 10733,844744
#define FMC_SDTRx_TWR_Pos 10735,844846
#define FMC_SDTRx_TWR_Msk 10736,844888
#define FMC_SDTRx_TWR 10737,844987
#define FMC_SDTRx_TWR_0 10738,845111
#define FMC_SDTRx_TWR_1 10739,845211
#define FMC_SDTRx_TWR_2 10740,845311
#define FMC_SDTRx_TRP_Pos 10742,845413
#define FMC_SDTRx_TRP_Msk 10743,845455
#define FMC_SDTRx_TRP 10744,845554
#define FMC_SDTRx_TRP_0 10745,845677
#define FMC_SDTRx_TRP_1 10746,845777
#define FMC_SDTRx_TRP_2 10747,845877
#define FMC_SDTRx_TRCD_Pos 10749,845979
#define FMC_SDTRx_TRCD_Msk 10750,846021
#define FMC_SDTRx_TRCD 10751,846120
#define FMC_SDTRx_TRCD_0 10752,846243
#define FMC_SDTRx_TRCD_1 10753,846343
#define FMC_SDTRx_TRCD_2 10754,846443
#define FMC_SDCMR_MODE_Pos 10757,846626
#define FMC_SDCMR_MODE_Msk 10758,846667
#define FMC_SDCMR_MODE 10759,846766
#define FMC_SDCMR_MODE_0 10760,846883
#define FMC_SDCMR_MODE_1 10761,846983
#define FMC_SDCMR_MODE_2 10762,847083
#define FMC_SDCMR_CTB2_Pos 10764,847185
#define FMC_SDCMR_CTB2_Msk 10765,847226
#define FMC_SDCMR_CTB2 10766,847325
#define FMC_SDCMR_CTB1_Pos 10768,847431
#define FMC_SDCMR_CTB1_Msk 10769,847472
#define FMC_SDCMR_CTB1 10770,847571
#define FMC_SDCMR_NRFS_Pos 10772,847677
#define FMC_SDCMR_NRFS_Msk 10773,847718
#define FMC_SDCMR_NRFS 10774,847817
#define FMC_SDCMR_NRFS_0 10775,847944
#define FMC_SDCMR_NRFS_1 10776,848044
#define FMC_SDCMR_NRFS_2 10777,848144
#define FMC_SDCMR_NRFS_3 10778,848244
#define FMC_SDCMR_MRD_Pos 10780,848346
#define FMC_SDCMR_MRD_Msk 10781,848387
#define FMC_SDCMR_MRD 10782,848486
#define FMC_SDRTR_CRE_Pos 10785,848698
#define FMC_SDRTR_CRE_Msk 10786,848739
#define FMC_SDRTR_CRE 10787,848838
#define FMC_SDRTR_COUNT_Pos 10789,848952
#define FMC_SDRTR_COUNT_Msk 10790,848993
#define FMC_SDRTR_COUNT 10791,849092
#define FMC_SDRTR_REIE_Pos 10793,849220
#define FMC_SDRTR_REIE_Msk 10794,849262
#define FMC_SDRTR_REIE 10795,849361
#define FMC_SDSR_RE_Pos 10798,849551
#define FMC_SDSR_RE_Msk 10799,849592
#define FMC_SDSR_RE 10800,849691
#define FMC_SDSR_MODES1_Pos 10802,849799
#define FMC_SDSR_MODES1_Msk 10803,849840
#define FMC_SDSR_MODES1 10804,849939
#define FMC_SDSR_MODES1_0 10805,850067
#define FMC_SDSR_MODES1_1 10806,850167
#define FMC_SDSR_MODES2_Pos 10808,850269
#define FMC_SDSR_MODES2_Msk 10809,850310
#define FMC_SDSR_MODES2 10810,850409
#define FMC_SDSR_MODES2_0 10811,850537
#define FMC_SDSR_MODES2_1 10812,850637
#define GPIO_MODER_MODE0_Pos 10820,851231
#define GPIO_MODER_MODE0_Msk 10821,851281
#define GPIO_MODER_MODE0 10822,851385
#define GPIO_MODER_MODE0_0 10823,851451
#define GPIO_MODER_MODE0_1 10824,851555
#define GPIO_MODER_MODE1_Pos 10825,851659
#define GPIO_MODER_MODE1_Msk 10826,851709
#define GPIO_MODER_MODE1 10827,851813
#define GPIO_MODER_MODE1_0 10828,851879
#define GPIO_MODER_MODE1_1 10829,851983
#define GPIO_MODER_MODE2_Pos 10830,852087
#define GPIO_MODER_MODE2_Msk 10831,852137
#define GPIO_MODER_MODE2 10832,852241
#define GPIO_MODER_MODE2_0 10833,852307
#define GPIO_MODER_MODE2_1 10834,852411
#define GPIO_MODER_MODE3_Pos 10835,852515
#define GPIO_MODER_MODE3_Msk 10836,852565
#define GPIO_MODER_MODE3 10837,852669
#define GPIO_MODER_MODE3_0 10838,852735
#define GPIO_MODER_MODE3_1 10839,852839
#define GPIO_MODER_MODE4_Pos 10840,852943
#define GPIO_MODER_MODE4_Msk 10841,852993
#define GPIO_MODER_MODE4 10842,853097
#define GPIO_MODER_MODE4_0 10843,853163
#define GPIO_MODER_MODE4_1 10844,853267
#define GPIO_MODER_MODE5_Pos 10845,853371
#define GPIO_MODER_MODE5_Msk 10846,853422
#define GPIO_MODER_MODE5 10847,853526
#define GPIO_MODER_MODE5_0 10848,853592
#define GPIO_MODER_MODE5_1 10849,853696
#define GPIO_MODER_MODE6_Pos 10850,853800
#define GPIO_MODER_MODE6_Msk 10851,853851
#define GPIO_MODER_MODE6 10852,853955
#define GPIO_MODER_MODE6_0 10853,854021
#define GPIO_MODER_MODE6_1 10854,854125
#define GPIO_MODER_MODE7_Pos 10855,854229
#define GPIO_MODER_MODE7_Msk 10856,854280
#define GPIO_MODER_MODE7 10857,854384
#define GPIO_MODER_MODE7_0 10858,854450
#define GPIO_MODER_MODE7_1 10859,854554
#define GPIO_MODER_MODE8_Pos 10860,854658
#define GPIO_MODER_MODE8_Msk 10861,854709
#define GPIO_MODER_MODE8 10862,854813
#define GPIO_MODER_MODE8_0 10863,854879
#define GPIO_MODER_MODE8_1 10864,854983
#define GPIO_MODER_MODE9_Pos 10865,855087
#define GPIO_MODER_MODE9_Msk 10866,855138
#define GPIO_MODER_MODE9 10867,855242
#define GPIO_MODER_MODE9_0 10868,855308
#define GPIO_MODER_MODE9_1 10869,855412
#define GPIO_MODER_MODE10_Pos 10870,855516
#define GPIO_MODER_MODE10_Msk 10871,855567
#define GPIO_MODER_MODE10 10872,855671
#define GPIO_MODER_MODE10_0 10873,855738
#define GPIO_MODER_MODE10_1 10874,855842
#define GPIO_MODER_MODE11_Pos 10875,855946
#define GPIO_MODER_MODE11_Msk 10876,855997
#define GPIO_MODER_MODE11 10877,856101
#define GPIO_MODER_MODE11_0 10878,856168
#define GPIO_MODER_MODE11_1 10879,856272
#define GPIO_MODER_MODE12_Pos 10880,856376
#define GPIO_MODER_MODE12_Msk 10881,856427
#define GPIO_MODER_MODE12 10882,856531
#define GPIO_MODER_MODE12_0 10883,856598
#define GPIO_MODER_MODE12_1 10884,856702
#define GPIO_MODER_MODE13_Pos 10885,856806
#define GPIO_MODER_MODE13_Msk 10886,856857
#define GPIO_MODER_MODE13 10887,856961
#define GPIO_MODER_MODE13_0 10888,857028
#define GPIO_MODER_MODE13_1 10889,857132
#define GPIO_MODER_MODE14_Pos 10890,857236
#define GPIO_MODER_MODE14_Msk 10891,857287
#define GPIO_MODER_MODE14 10892,857391
#define GPIO_MODER_MODE14_0 10893,857458
#define GPIO_MODER_MODE14_1 10894,857562
#define GPIO_MODER_MODE15_Pos 10895,857666
#define GPIO_MODER_MODE15_Msk 10896,857717
#define GPIO_MODER_MODE15 10897,857821
#define GPIO_MODER_MODE15_0 10898,857888
#define GPIO_MODER_MODE15_1 10899,857992
#define GPIO_OTYPER_OT0_Pos 10902,858180
#define GPIO_OTYPER_OT0_Msk 10903,858230
#define GPIO_OTYPER_OT0 10904,858334
#define GPIO_OTYPER_OT1_Pos 10905,858399
#define GPIO_OTYPER_OT1_Msk 10906,858449
#define GPIO_OTYPER_OT1 10907,858553
#define GPIO_OTYPER_OT2_Pos 10908,858618
#define GPIO_OTYPER_OT2_Msk 10909,858668
#define GPIO_OTYPER_OT2 10910,858772
#define GPIO_OTYPER_OT3_Pos 10911,858837
#define GPIO_OTYPER_OT3_Msk 10912,858887
#define GPIO_OTYPER_OT3 10913,858991
#define GPIO_OTYPER_OT4_Pos 10914,859056
#define GPIO_OTYPER_OT4_Msk 10915,859106
#define GPIO_OTYPER_OT4 10916,859210
#define GPIO_OTYPER_OT5_Pos 10917,859275
#define GPIO_OTYPER_OT5_Msk 10918,859325
#define GPIO_OTYPER_OT5 10919,859429
#define GPIO_OTYPER_OT6_Pos 10920,859494
#define GPIO_OTYPER_OT6_Msk 10921,859544
#define GPIO_OTYPER_OT6 10922,859648
#define GPIO_OTYPER_OT7_Pos 10923,859713
#define GPIO_OTYPER_OT7_Msk 10924,859763
#define GPIO_OTYPER_OT7 10925,859867
#define GPIO_OTYPER_OT8_Pos 10926,859932
#define GPIO_OTYPER_OT8_Msk 10927,859982
#define GPIO_OTYPER_OT8 10928,860086
#define GPIO_OTYPER_OT9_Pos 10929,860151
#define GPIO_OTYPER_OT9_Msk 10930,860201
#define GPIO_OTYPER_OT9 10931,860305
#define GPIO_OTYPER_OT10_Pos 10932,860370
#define GPIO_OTYPER_OT10_Msk 10933,860421
#define GPIO_OTYPER_OT10 10934,860525
#define GPIO_OTYPER_OT11_Pos 10935,860591
#define GPIO_OTYPER_OT11_Msk 10936,860642
#define GPIO_OTYPER_OT11 10937,860746
#define GPIO_OTYPER_OT12_Pos 10938,860812
#define GPIO_OTYPER_OT12_Msk 10939,860863
#define GPIO_OTYPER_OT12 10940,860967
#define GPIO_OTYPER_OT13_Pos 10941,861033
#define GPIO_OTYPER_OT13_Msk 10942,861084
#define GPIO_OTYPER_OT13 10943,861188
#define GPIO_OTYPER_OT14_Pos 10944,861254
#define GPIO_OTYPER_OT14_Msk 10945,861305
#define GPIO_OTYPER_OT14 10946,861409
#define GPIO_OTYPER_OT15_Pos 10947,861475
#define GPIO_OTYPER_OT15_Msk 10948,861526
#define GPIO_OTYPER_OT15 10949,861630
#define GPIO_OSPEEDR_OSPEED0_Pos 10952,861780
#define GPIO_OSPEEDR_OSPEED0_Msk 10953,861830
#define GPIO_OSPEEDR_OSPEED0 10954,861934
#define GPIO_OSPEEDR_OSPEED0_0 10955,862004
#define GPIO_OSPEEDR_OSPEED0_1 10956,862108
#define GPIO_OSPEEDR_OSPEED1_Pos 10957,862212
#define GPIO_OSPEEDR_OSPEED1_Msk 10958,862262
#define GPIO_OSPEEDR_OSPEED1 10959,862366
#define GPIO_OSPEEDR_OSPEED1_0 10960,862436
#define GPIO_OSPEEDR_OSPEED1_1 10961,862540
#define GPIO_OSPEEDR_OSPEED2_Pos 10962,862644
#define GPIO_OSPEEDR_OSPEED2_Msk 10963,862694
#define GPIO_OSPEEDR_OSPEED2 10964,862798
#define GPIO_OSPEEDR_OSPEED2_0 10965,862868
#define GPIO_OSPEEDR_OSPEED2_1 10966,862972
#define GPIO_OSPEEDR_OSPEED3_Pos 10967,863076
#define GPIO_OSPEEDR_OSPEED3_Msk 10968,863126
#define GPIO_OSPEEDR_OSPEED3 10969,863230
#define GPIO_OSPEEDR_OSPEED3_0 10970,863300
#define GPIO_OSPEEDR_OSPEED3_1 10971,863404
#define GPIO_OSPEEDR_OSPEED4_Pos 10972,863508
#define GPIO_OSPEEDR_OSPEED4_Msk 10973,863558
#define GPIO_OSPEEDR_OSPEED4 10974,863662
#define GPIO_OSPEEDR_OSPEED4_0 10975,863732
#define GPIO_OSPEEDR_OSPEED4_1 10976,863836
#define GPIO_OSPEEDR_OSPEED5_Pos 10977,863940
#define GPIO_OSPEEDR_OSPEED5_Msk 10978,863991
#define GPIO_OSPEEDR_OSPEED5 10979,864095
#define GPIO_OSPEEDR_OSPEED5_0 10980,864165
#define GPIO_OSPEEDR_OSPEED5_1 10981,864269
#define GPIO_OSPEEDR_OSPEED6_Pos 10982,864373
#define GPIO_OSPEEDR_OSPEED6_Msk 10983,864424
#define GPIO_OSPEEDR_OSPEED6 10984,864528
#define GPIO_OSPEEDR_OSPEED6_0 10985,864598
#define GPIO_OSPEEDR_OSPEED6_1 10986,864702
#define GPIO_OSPEEDR_OSPEED7_Pos 10987,864806
#define GPIO_OSPEEDR_OSPEED7_Msk 10988,864857
#define GPIO_OSPEEDR_OSPEED7 10989,864961
#define GPIO_OSPEEDR_OSPEED7_0 10990,865031
#define GPIO_OSPEEDR_OSPEED7_1 10991,865135
#define GPIO_OSPEEDR_OSPEED8_Pos 10992,865239
#define GPIO_OSPEEDR_OSPEED8_Msk 10993,865290
#define GPIO_OSPEEDR_OSPEED8 10994,865394
#define GPIO_OSPEEDR_OSPEED8_0 10995,865464
#define GPIO_OSPEEDR_OSPEED8_1 10996,865568
#define GPIO_OSPEEDR_OSPEED9_Pos 10997,865672
#define GPIO_OSPEEDR_OSPEED9_Msk 10998,865723
#define GPIO_OSPEEDR_OSPEED9 10999,865827
#define GPIO_OSPEEDR_OSPEED9_0 11000,865897
#define GPIO_OSPEEDR_OSPEED9_1 11001,866001
#define GPIO_OSPEEDR_OSPEED10_Pos 11002,866105
#define GPIO_OSPEEDR_OSPEED10_Msk 11003,866156
#define GPIO_OSPEEDR_OSPEED10 11004,866260
#define GPIO_OSPEEDR_OSPEED10_0 11005,866331
#define GPIO_OSPEEDR_OSPEED10_1 11006,866435
#define GPIO_OSPEEDR_OSPEED11_Pos 11007,866539
#define GPIO_OSPEEDR_OSPEED11_Msk 11008,866590
#define GPIO_OSPEEDR_OSPEED11 11009,866694
#define GPIO_OSPEEDR_OSPEED11_0 11010,866765
#define GPIO_OSPEEDR_OSPEED11_1 11011,866869
#define GPIO_OSPEEDR_OSPEED12_Pos 11012,866973
#define GPIO_OSPEEDR_OSPEED12_Msk 11013,867024
#define GPIO_OSPEEDR_OSPEED12 11014,867128
#define GPIO_OSPEEDR_OSPEED12_0 11015,867199
#define GPIO_OSPEEDR_OSPEED12_1 11016,867303
#define GPIO_OSPEEDR_OSPEED13_Pos 11017,867407
#define GPIO_OSPEEDR_OSPEED13_Msk 11018,867458
#define GPIO_OSPEEDR_OSPEED13 11019,867562
#define GPIO_OSPEEDR_OSPEED13_0 11020,867633
#define GPIO_OSPEEDR_OSPEED13_1 11021,867737
#define GPIO_OSPEEDR_OSPEED14_Pos 11022,867841
#define GPIO_OSPEEDR_OSPEED14_Msk 11023,867892
#define GPIO_OSPEEDR_OSPEED14 11024,867996
#define GPIO_OSPEEDR_OSPEED14_0 11025,868067
#define GPIO_OSPEEDR_OSPEED14_1 11026,868171
#define GPIO_OSPEEDR_OSPEED15_Pos 11027,868275
#define GPIO_OSPEEDR_OSPEED15_Msk 11028,868326
#define GPIO_OSPEEDR_OSPEED15 11029,868430
#define GPIO_OSPEEDR_OSPEED15_0 11030,868501
#define GPIO_OSPEEDR_OSPEED15_1 11031,868605
#define GPIO_PUPDR_PUPD0_Pos 11034,868793
#define GPIO_PUPDR_PUPD0_Msk 11035,868843
#define GPIO_PUPDR_PUPD0 11036,868947
#define GPIO_PUPDR_PUPD0_0 11037,869013
#define GPIO_PUPDR_PUPD0_1 11038,869117
#define GPIO_PUPDR_PUPD1_Pos 11039,869221
#define GPIO_PUPDR_PUPD1_Msk 11040,869271
#define GPIO_PUPDR_PUPD1 11041,869375
#define GPIO_PUPDR_PUPD1_0 11042,869441
#define GPIO_PUPDR_PUPD1_1 11043,869545
#define GPIO_PUPDR_PUPD2_Pos 11044,869649
#define GPIO_PUPDR_PUPD2_Msk 11045,869699
#define GPIO_PUPDR_PUPD2 11046,869803
#define GPIO_PUPDR_PUPD2_0 11047,869869
#define GPIO_PUPDR_PUPD2_1 11048,869973
#define GPIO_PUPDR_PUPD3_Pos 11049,870077
#define GPIO_PUPDR_PUPD3_Msk 11050,870127
#define GPIO_PUPDR_PUPD3 11051,870231
#define GPIO_PUPDR_PUPD3_0 11052,870297
#define GPIO_PUPDR_PUPD3_1 11053,870401
#define GPIO_PUPDR_PUPD4_Pos 11054,870505
#define GPIO_PUPDR_PUPD4_Msk 11055,870555
#define GPIO_PUPDR_PUPD4 11056,870659
#define GPIO_PUPDR_PUPD4_0 11057,870725
#define GPIO_PUPDR_PUPD4_1 11058,870829
#define GPIO_PUPDR_PUPD5_Pos 11059,870933
#define GPIO_PUPDR_PUPD5_Msk 11060,870984
#define GPIO_PUPDR_PUPD5 11061,871088
#define GPIO_PUPDR_PUPD5_0 11062,871154
#define GPIO_PUPDR_PUPD5_1 11063,871258
#define GPIO_PUPDR_PUPD6_Pos 11064,871362
#define GPIO_PUPDR_PUPD6_Msk 11065,871413
#define GPIO_PUPDR_PUPD6 11066,871517
#define GPIO_PUPDR_PUPD6_0 11067,871583
#define GPIO_PUPDR_PUPD6_1 11068,871687
#define GPIO_PUPDR_PUPD7_Pos 11069,871791
#define GPIO_PUPDR_PUPD7_Msk 11070,871842
#define GPIO_PUPDR_PUPD7 11071,871946
#define GPIO_PUPDR_PUPD7_0 11072,872012
#define GPIO_PUPDR_PUPD7_1 11073,872116
#define GPIO_PUPDR_PUPD8_Pos 11074,872220
#define GPIO_PUPDR_PUPD8_Msk 11075,872271
#define GPIO_PUPDR_PUPD8 11076,872375
#define GPIO_PUPDR_PUPD8_0 11077,872441
#define GPIO_PUPDR_PUPD8_1 11078,872545
#define GPIO_PUPDR_PUPD9_Pos 11079,872649
#define GPIO_PUPDR_PUPD9_Msk 11080,872700
#define GPIO_PUPDR_PUPD9 11081,872804
#define GPIO_PUPDR_PUPD9_0 11082,872870
#define GPIO_PUPDR_PUPD9_1 11083,872974
#define GPIO_PUPDR_PUPD10_Pos 11084,873078
#define GPIO_PUPDR_PUPD10_Msk 11085,873129
#define GPIO_PUPDR_PUPD10 11086,873233
#define GPIO_PUPDR_PUPD10_0 11087,873300
#define GPIO_PUPDR_PUPD10_1 11088,873404
#define GPIO_PUPDR_PUPD11_Pos 11089,873508
#define GPIO_PUPDR_PUPD11_Msk 11090,873559
#define GPIO_PUPDR_PUPD11 11091,873663
#define GPIO_PUPDR_PUPD11_0 11092,873730
#define GPIO_PUPDR_PUPD11_1 11093,873834
#define GPIO_PUPDR_PUPD12_Pos 11094,873938
#define GPIO_PUPDR_PUPD12_Msk 11095,873989
#define GPIO_PUPDR_PUPD12 11096,874093
#define GPIO_PUPDR_PUPD12_0 11097,874160
#define GPIO_PUPDR_PUPD12_1 11098,874264
#define GPIO_PUPDR_PUPD13_Pos 11099,874368
#define GPIO_PUPDR_PUPD13_Msk 11100,874419
#define GPIO_PUPDR_PUPD13 11101,874523
#define GPIO_PUPDR_PUPD13_0 11102,874590
#define GPIO_PUPDR_PUPD13_1 11103,874694
#define GPIO_PUPDR_PUPD14_Pos 11104,874798
#define GPIO_PUPDR_PUPD14_Msk 11105,874849
#define GPIO_PUPDR_PUPD14 11106,874953
#define GPIO_PUPDR_PUPD14_0 11107,875020
#define GPIO_PUPDR_PUPD14_1 11108,875124
#define GPIO_PUPDR_PUPD15_Pos 11109,875228
#define GPIO_PUPDR_PUPD15_Msk 11110,875279
#define GPIO_PUPDR_PUPD15 11111,875383
#define GPIO_PUPDR_PUPD15_0 11112,875450
#define GPIO_PUPDR_PUPD15_1 11113,875554
#define GPIO_IDR_ID0_Pos 11116,875742
#define GPIO_IDR_ID0_Msk 11117,875792
#define GPIO_IDR_ID0 11118,875896
#define GPIO_IDR_ID1_Pos 11119,875958
#define GPIO_IDR_ID1_Msk 11120,876008
#define GPIO_IDR_ID1 11121,876112
#define GPIO_IDR_ID2_Pos 11122,876174
#define GPIO_IDR_ID2_Msk 11123,876224
#define GPIO_IDR_ID2 11124,876328
#define GPIO_IDR_ID3_Pos 11125,876390
#define GPIO_IDR_ID3_Msk 11126,876440
#define GPIO_IDR_ID3 11127,876544
#define GPIO_IDR_ID4_Pos 11128,876606
#define GPIO_IDR_ID4_Msk 11129,876656
#define GPIO_IDR_ID4 11130,876760
#define GPIO_IDR_ID5_Pos 11131,876822
#define GPIO_IDR_ID5_Msk 11132,876872
#define GPIO_IDR_ID5 11133,876976
#define GPIO_IDR_ID6_Pos 11134,877038
#define GPIO_IDR_ID6_Msk 11135,877088
#define GPIO_IDR_ID6 11136,877192
#define GPIO_IDR_ID7_Pos 11137,877254
#define GPIO_IDR_ID7_Msk 11138,877304
#define GPIO_IDR_ID7 11139,877408
#define GPIO_IDR_ID8_Pos 11140,877470
#define GPIO_IDR_ID8_Msk 11141,877520
#define GPIO_IDR_ID8 11142,877624
#define GPIO_IDR_ID9_Pos 11143,877686
#define GPIO_IDR_ID9_Msk 11144,877736
#define GPIO_IDR_ID9 11145,877840
#define GPIO_IDR_ID10_Pos 11146,877902
#define GPIO_IDR_ID10_Msk 11147,877953
#define GPIO_IDR_ID10 11148,878057
#define GPIO_IDR_ID11_Pos 11149,878120
#define GPIO_IDR_ID11_Msk 11150,878171
#define GPIO_IDR_ID11 11151,878275
#define GPIO_IDR_ID12_Pos 11152,878338
#define GPIO_IDR_ID12_Msk 11153,878389
#define GPIO_IDR_ID12 11154,878493
#define GPIO_IDR_ID13_Pos 11155,878556
#define GPIO_IDR_ID13_Msk 11156,878607
#define GPIO_IDR_ID13 11157,878711
#define GPIO_IDR_ID14_Pos 11158,878774
#define GPIO_IDR_ID14_Msk 11159,878825
#define GPIO_IDR_ID14 11160,878929
#define GPIO_IDR_ID15_Pos 11161,878992
#define GPIO_IDR_ID15_Msk 11162,879043
#define GPIO_IDR_ID15 11163,879147
#define GPIO_ODR_OD0_Pos 11166,879294
#define GPIO_ODR_OD0_Msk 11167,879344
#define GPIO_ODR_OD0 11168,879448
#define GPIO_ODR_OD1_Pos 11169,879510
#define GPIO_ODR_OD1_Msk 11170,879560
#define GPIO_ODR_OD1 11171,879664
#define GPIO_ODR_OD2_Pos 11172,879726
#define GPIO_ODR_OD2_Msk 11173,879776
#define GPIO_ODR_OD2 11174,879880
#define GPIO_ODR_OD3_Pos 11175,879942
#define GPIO_ODR_OD3_Msk 11176,879992
#define GPIO_ODR_OD3 11177,880096
#define GPIO_ODR_OD4_Pos 11178,880158
#define GPIO_ODR_OD4_Msk 11179,880208
#define GPIO_ODR_OD4 11180,880312
#define GPIO_ODR_OD5_Pos 11181,880374
#define GPIO_ODR_OD5_Msk 11182,880424
#define GPIO_ODR_OD5 11183,880528
#define GPIO_ODR_OD6_Pos 11184,880590
#define GPIO_ODR_OD6_Msk 11185,880640
#define GPIO_ODR_OD6 11186,880744
#define GPIO_ODR_OD7_Pos 11187,880806
#define GPIO_ODR_OD7_Msk 11188,880856
#define GPIO_ODR_OD7 11189,880960
#define GPIO_ODR_OD8_Pos 11190,881022
#define GPIO_ODR_OD8_Msk 11191,881072
#define GPIO_ODR_OD8 11192,881176
#define GPIO_ODR_OD9_Pos 11193,881238
#define GPIO_ODR_OD9_Msk 11194,881288
#define GPIO_ODR_OD9 11195,881392
#define GPIO_ODR_OD10_Pos 11196,881454
#define GPIO_ODR_OD10_Msk 11197,881505
#define GPIO_ODR_OD10 11198,881609
#define GPIO_ODR_OD11_Pos 11199,881672
#define GPIO_ODR_OD11_Msk 11200,881723
#define GPIO_ODR_OD11 11201,881827
#define GPIO_ODR_OD12_Pos 11202,881890
#define GPIO_ODR_OD12_Msk 11203,881941
#define GPIO_ODR_OD12 11204,882045
#define GPIO_ODR_OD13_Pos 11205,882108
#define GPIO_ODR_OD13_Msk 11206,882159
#define GPIO_ODR_OD13 11207,882263
#define GPIO_ODR_OD14_Pos 11208,882326
#define GPIO_ODR_OD14_Msk 11209,882377
#define GPIO_ODR_OD14 11210,882481
#define GPIO_ODR_OD15_Pos 11211,882544
#define GPIO_ODR_OD15_Msk 11212,882595
#define GPIO_ODR_OD15 11213,882699
#define GPIO_BSRR_BS0_Pos 11216,882846
#define GPIO_BSRR_BS0_Msk 11217,882896
#define GPIO_BSRR_BS0 11218,883000
#define GPIO_BSRR_BS1_Pos 11219,883063
#define GPIO_BSRR_BS1_Msk 11220,883113
#define GPIO_BSRR_BS1 11221,883217
#define GPIO_BSRR_BS2_Pos 11222,883280
#define GPIO_BSRR_BS2_Msk 11223,883330
#define GPIO_BSRR_BS2 11224,883434
#define GPIO_BSRR_BS3_Pos 11225,883497
#define GPIO_BSRR_BS3_Msk 11226,883547
#define GPIO_BSRR_BS3 11227,883651
#define GPIO_BSRR_BS4_Pos 11228,883714
#define GPIO_BSRR_BS4_Msk 11229,883764
#define GPIO_BSRR_BS4 11230,883868
#define GPIO_BSRR_BS5_Pos 11231,883931
#define GPIO_BSRR_BS5_Msk 11232,883981
#define GPIO_BSRR_BS5 11233,884085
#define GPIO_BSRR_BS6_Pos 11234,884148
#define GPIO_BSRR_BS6_Msk 11235,884198
#define GPIO_BSRR_BS6 11236,884302
#define GPIO_BSRR_BS7_Pos 11237,884365
#define GPIO_BSRR_BS7_Msk 11238,884415
#define GPIO_BSRR_BS7 11239,884519
#define GPIO_BSRR_BS8_Pos 11240,884582
#define GPIO_BSRR_BS8_Msk 11241,884632
#define GPIO_BSRR_BS8 11242,884736
#define GPIO_BSRR_BS9_Pos 11243,884799
#define GPIO_BSRR_BS9_Msk 11244,884849
#define GPIO_BSRR_BS9 11245,884953
#define GPIO_BSRR_BS10_Pos 11246,885016
#define GPIO_BSRR_BS10_Msk 11247,885067
#define GPIO_BSRR_BS10 11248,885171
#define GPIO_BSRR_BS11_Pos 11249,885235
#define GPIO_BSRR_BS11_Msk 11250,885286
#define GPIO_BSRR_BS11 11251,885390
#define GPIO_BSRR_BS12_Pos 11252,885454
#define GPIO_BSRR_BS12_Msk 11253,885505
#define GPIO_BSRR_BS12 11254,885609
#define GPIO_BSRR_BS13_Pos 11255,885673
#define GPIO_BSRR_BS13_Msk 11256,885724
#define GPIO_BSRR_BS13 11257,885828
#define GPIO_BSRR_BS14_Pos 11258,885892
#define GPIO_BSRR_BS14_Msk 11259,885943
#define GPIO_BSRR_BS14 11260,886047
#define GPIO_BSRR_BS15_Pos 11261,886111
#define GPIO_BSRR_BS15_Msk 11262,886162
#define GPIO_BSRR_BS15 11263,886266
#define GPIO_BSRR_BR0_Pos 11264,886330
#define GPIO_BSRR_BR0_Msk 11265,886381
#define GPIO_BSRR_BR0 11266,886485
#define GPIO_BSRR_BR1_Pos 11267,886548
#define GPIO_BSRR_BR1_Msk 11268,886599
#define GPIO_BSRR_BR1 11269,886703
#define GPIO_BSRR_BR2_Pos 11270,886766
#define GPIO_BSRR_BR2_Msk 11271,886817
#define GPIO_BSRR_BR2 11272,886921
#define GPIO_BSRR_BR3_Pos 11273,886984
#define GPIO_BSRR_BR3_Msk 11274,887035
#define GPIO_BSRR_BR3 11275,887139
#define GPIO_BSRR_BR4_Pos 11276,887202
#define GPIO_BSRR_BR4_Msk 11277,887253
#define GPIO_BSRR_BR4 11278,887357
#define GPIO_BSRR_BR5_Pos 11279,887420
#define GPIO_BSRR_BR5_Msk 11280,887471
#define GPIO_BSRR_BR5 11281,887575
#define GPIO_BSRR_BR6_Pos 11282,887638
#define GPIO_BSRR_BR6_Msk 11283,887689
#define GPIO_BSRR_BR6 11284,887793
#define GPIO_BSRR_BR7_Pos 11285,887856
#define GPIO_BSRR_BR7_Msk 11286,887907
#define GPIO_BSRR_BR7 11287,888011
#define GPIO_BSRR_BR8_Pos 11288,888074
#define GPIO_BSRR_BR8_Msk 11289,888125
#define GPIO_BSRR_BR8 11290,888229
#define GPIO_BSRR_BR9_Pos 11291,888292
#define GPIO_BSRR_BR9_Msk 11292,888343
#define GPIO_BSRR_BR9 11293,888447
#define GPIO_BSRR_BR10_Pos 11294,888510
#define GPIO_BSRR_BR10_Msk 11295,888561
#define GPIO_BSRR_BR10 11296,888665
#define GPIO_BSRR_BR11_Pos 11297,888729
#define GPIO_BSRR_BR11_Msk 11298,888780
#define GPIO_BSRR_BR11 11299,888884
#define GPIO_BSRR_BR12_Pos 11300,888948
#define GPIO_BSRR_BR12_Msk 11301,888999
#define GPIO_BSRR_BR12 11302,889103
#define GPIO_BSRR_BR13_Pos 11303,889167
#define GPIO_BSRR_BR13_Msk 11304,889218
#define GPIO_BSRR_BR13 11305,889322
#define GPIO_BSRR_BR14_Pos 11306,889386
#define GPIO_BSRR_BR14_Msk 11307,889437
#define GPIO_BSRR_BR14 11308,889541
#define GPIO_BSRR_BR15_Pos 11309,889605
#define GPIO_BSRR_BR15_Msk 11310,889656
#define GPIO_BSRR_BR15 11311,889760
#define GPIO_LCKR_LCK0_Pos 11314,889908
#define GPIO_LCKR_LCK0_Msk 11315,889958
#define GPIO_LCKR_LCK0 11316,890062
#define GPIO_LCKR_LCK1_Pos 11317,890126
#define GPIO_LCKR_LCK1_Msk 11318,890176
#define GPIO_LCKR_LCK1 11319,890280
#define GPIO_LCKR_LCK2_Pos 11320,890344
#define GPIO_LCKR_LCK2_Msk 11321,890394
#define GPIO_LCKR_LCK2 11322,890498
#define GPIO_LCKR_LCK3_Pos 11323,890562
#define GPIO_LCKR_LCK3_Msk 11324,890612
#define GPIO_LCKR_LCK3 11325,890716
#define GPIO_LCKR_LCK4_Pos 11326,890780
#define GPIO_LCKR_LCK4_Msk 11327,890830
#define GPIO_LCKR_LCK4 11328,890934
#define GPIO_LCKR_LCK5_Pos 11329,890998
#define GPIO_LCKR_LCK5_Msk 11330,891048
#define GPIO_LCKR_LCK5 11331,891152
#define GPIO_LCKR_LCK6_Pos 11332,891216
#define GPIO_LCKR_LCK6_Msk 11333,891266
#define GPIO_LCKR_LCK6 11334,891370
#define GPIO_LCKR_LCK7_Pos 11335,891434
#define GPIO_LCKR_LCK7_Msk 11336,891484
#define GPIO_LCKR_LCK7 11337,891588
#define GPIO_LCKR_LCK8_Pos 11338,891652
#define GPIO_LCKR_LCK8_Msk 11339,891702
#define GPIO_LCKR_LCK8 11340,891806
#define GPIO_LCKR_LCK9_Pos 11341,891870
#define GPIO_LCKR_LCK9_Msk 11342,891920
#define GPIO_LCKR_LCK9 11343,892024
#define GPIO_LCKR_LCK10_Pos 11344,892088
#define GPIO_LCKR_LCK10_Msk 11345,892139
#define GPIO_LCKR_LCK10 11346,892243
#define GPIO_LCKR_LCK11_Pos 11347,892308
#define GPIO_LCKR_LCK11_Msk 11348,892359
#define GPIO_LCKR_LCK11 11349,892463
#define GPIO_LCKR_LCK12_Pos 11350,892528
#define GPIO_LCKR_LCK12_Msk 11351,892579
#define GPIO_LCKR_LCK12 11352,892683
#define GPIO_LCKR_LCK13_Pos 11353,892748
#define GPIO_LCKR_LCK13_Msk 11354,892799
#define GPIO_LCKR_LCK13 11355,892903
#define GPIO_LCKR_LCK14_Pos 11356,892968
#define GPIO_LCKR_LCK14_Msk 11357,893019
#define GPIO_LCKR_LCK14 11358,893123
#define GPIO_LCKR_LCK15_Pos 11359,893188
#define GPIO_LCKR_LCK15_Msk 11360,893239
#define GPIO_LCKR_LCK15 11361,893343
#define GPIO_LCKR_LCKK_Pos 11362,893408
#define GPIO_LCKR_LCKK_Msk 11363,893459
#define GPIO_LCKR_LCKK 11364,893563
#define GPIO_AFRL_AFSEL0_Pos 11367,893711
#define GPIO_AFRL_AFSEL0_Msk 11368,893761
#define GPIO_AFRL_AFSEL0 11369,893865
#define GPIO_AFRL_AFSEL0_0 11370,893931
#define GPIO_AFRL_AFSEL0_1 11371,894035
#define GPIO_AFRL_AFSEL0_2 11372,894139
#define GPIO_AFRL_AFSEL0_3 11373,894243
#define GPIO_AFRL_AFSEL1_Pos 11374,894347
#define GPIO_AFRL_AFSEL1_Msk 11375,894397
#define GPIO_AFRL_AFSEL1 11376,894501
#define GPIO_AFRL_AFSEL1_0 11377,894567
#define GPIO_AFRL_AFSEL1_1 11378,894671
#define GPIO_AFRL_AFSEL1_2 11379,894775
#define GPIO_AFRL_AFSEL1_3 11380,894879
#define GPIO_AFRL_AFSEL2_Pos 11381,894983
#define GPIO_AFRL_AFSEL2_Msk 11382,895033
#define GPIO_AFRL_AFSEL2 11383,895137
#define GPIO_AFRL_AFSEL2_0 11384,895203
#define GPIO_AFRL_AFSEL2_1 11385,895307
#define GPIO_AFRL_AFSEL2_2 11386,895411
#define GPIO_AFRL_AFSEL2_3 11387,895515
#define GPIO_AFRL_AFSEL3_Pos 11388,895619
#define GPIO_AFRL_AFSEL3_Msk 11389,895670
#define GPIO_AFRL_AFSEL3 11390,895774
#define GPIO_AFRL_AFSEL3_0 11391,895840
#define GPIO_AFRL_AFSEL3_1 11392,895944
#define GPIO_AFRL_AFSEL3_2 11393,896048
#define GPIO_AFRL_AFSEL3_3 11394,896152
#define GPIO_AFRL_AFSEL4_Pos 11395,896256
#define GPIO_AFRL_AFSEL4_Msk 11396,896307
#define GPIO_AFRL_AFSEL4 11397,896411
#define GPIO_AFRL_AFSEL4_0 11398,896477
#define GPIO_AFRL_AFSEL4_1 11399,896581
#define GPIO_AFRL_AFSEL4_2 11400,896685
#define GPIO_AFRL_AFSEL4_3 11401,896789
#define GPIO_AFRL_AFSEL5_Pos 11402,896893
#define GPIO_AFRL_AFSEL5_Msk 11403,896944
#define GPIO_AFRL_AFSEL5 11404,897048
#define GPIO_AFRL_AFSEL5_0 11405,897114
#define GPIO_AFRL_AFSEL5_1 11406,897218
#define GPIO_AFRL_AFSEL5_2 11407,897322
#define GPIO_AFRL_AFSEL5_3 11408,897426
#define GPIO_AFRL_AFSEL6_Pos 11409,897530
#define GPIO_AFRL_AFSEL6_Msk 11410,897581
#define GPIO_AFRL_AFSEL6 11411,897685
#define GPIO_AFRL_AFSEL6_0 11412,897751
#define GPIO_AFRL_AFSEL6_1 11413,897855
#define GPIO_AFRL_AFSEL6_2 11414,897959
#define GPIO_AFRL_AFSEL6_3 11415,898063
#define GPIO_AFRL_AFSEL7_Pos 11416,898167
#define GPIO_AFRL_AFSEL7_Msk 11417,898218
#define GPIO_AFRL_AFSEL7 11418,898322
#define GPIO_AFRL_AFSEL7_0 11419,898388
#define GPIO_AFRL_AFSEL7_1 11420,898492
#define GPIO_AFRL_AFSEL7_2 11421,898596
#define GPIO_AFRL_AFSEL7_3 11422,898700
#define GPIO_AFRH_AFSEL8_Pos 11425,898888
#define GPIO_AFRH_AFSEL8_Msk 11426,898938
#define GPIO_AFRH_AFSEL8 11427,899042
#define GPIO_AFRH_AFSEL8_0 11428,899108
#define GPIO_AFRH_AFSEL8_1 11429,899212
#define GPIO_AFRH_AFSEL8_2 11430,899316
#define GPIO_AFRH_AFSEL8_3 11431,899420
#define GPIO_AFRH_AFSEL9_Pos 11432,899524
#define GPIO_AFRH_AFSEL9_Msk 11433,899574
#define GPIO_AFRH_AFSEL9 11434,899678
#define GPIO_AFRH_AFSEL9_0 11435,899744
#define GPIO_AFRH_AFSEL9_1 11436,899848
#define GPIO_AFRH_AFSEL9_2 11437,899952
#define GPIO_AFRH_AFSEL9_3 11438,900056
#define GPIO_AFRH_AFSEL10_Pos 11439,900160
#define GPIO_AFRH_AFSEL10_Msk 11440,900210
#define GPIO_AFRH_AFSEL10 11441,900314
#define GPIO_AFRH_AFSEL10_0 11442,900381
#define GPIO_AFRH_AFSEL10_1 11443,900485
#define GPIO_AFRH_AFSEL10_2 11444,900589
#define GPIO_AFRH_AFSEL10_3 11445,900693
#define GPIO_AFRH_AFSEL11_Pos 11446,900797
#define GPIO_AFRH_AFSEL11_Msk 11447,900848
#define GPIO_AFRH_AFSEL11 11448,900952
#define GPIO_AFRH_AFSEL11_0 11449,901019
#define GPIO_AFRH_AFSEL11_1 11450,901123
#define GPIO_AFRH_AFSEL11_2 11451,901227
#define GPIO_AFRH_AFSEL11_3 11452,901331
#define GPIO_AFRH_AFSEL12_Pos 11453,901435
#define GPIO_AFRH_AFSEL12_Msk 11454,901486
#define GPIO_AFRH_AFSEL12 11455,901590
#define GPIO_AFRH_AFSEL12_0 11456,901657
#define GPIO_AFRH_AFSEL12_1 11457,901761
#define GPIO_AFRH_AFSEL12_2 11458,901865
#define GPIO_AFRH_AFSEL12_3 11459,901969
#define GPIO_AFRH_AFSEL13_Pos 11460,902073
#define GPIO_AFRH_AFSEL13_Msk 11461,902124
#define GPIO_AFRH_AFSEL13 11462,902228
#define GPIO_AFRH_AFSEL13_0 11463,902295
#define GPIO_AFRH_AFSEL13_1 11464,902399
#define GPIO_AFRH_AFSEL13_2 11465,902503
#define GPIO_AFRH_AFSEL13_3 11466,902607
#define GPIO_AFRH_AFSEL14_Pos 11467,902711
#define GPIO_AFRH_AFSEL14_Msk 11468,902762
#define GPIO_AFRH_AFSEL14 11469,902866
#define GPIO_AFRH_AFSEL14_0 11470,902933
#define GPIO_AFRH_AFSEL14_1 11471,903037
#define GPIO_AFRH_AFSEL14_2 11472,903141
#define GPIO_AFRH_AFSEL14_3 11473,903245
#define GPIO_AFRH_AFSEL15_Pos 11474,903349
#define GPIO_AFRH_AFSEL15_Msk 11475,903400
#define GPIO_AFRH_AFSEL15 11476,903504
#define GPIO_AFRH_AFSEL15_0 11477,903571
#define GPIO_AFRH_AFSEL15_1 11478,903675
#define GPIO_AFRH_AFSEL15_2 11479,903779
#define GPIO_AFRH_AFSEL15_3 11480,903883
#define GPIO_BRR_BR0_Pos 11483,904070
#define GPIO_BRR_BR0_Msk 11484,904120
#define GPIO_BRR_BR0 11485,904224
#define GPIO_BRR_BR1_Pos 11486,904286
#define GPIO_BRR_BR1_Msk 11487,904336
#define GPIO_BRR_BR1 11488,904440
#define GPIO_BRR_BR2_Pos 11489,904502
#define GPIO_BRR_BR2_Msk 11490,904552
#define GPIO_BRR_BR2 11491,904656
#define GPIO_BRR_BR3_Pos 11492,904718
#define GPIO_BRR_BR3_Msk 11493,904768
#define GPIO_BRR_BR3 11494,904872
#define GPIO_BRR_BR4_Pos 11495,904934
#define GPIO_BRR_BR4_Msk 11496,904984
#define GPIO_BRR_BR4 11497,905088
#define GPIO_BRR_BR5_Pos 11498,905150
#define GPIO_BRR_BR5_Msk 11499,905200
#define GPIO_BRR_BR5 11500,905304
#define GPIO_BRR_BR6_Pos 11501,905366
#define GPIO_BRR_BR6_Msk 11502,905416
#define GPIO_BRR_BR6 11503,905520
#define GPIO_BRR_BR7_Pos 11504,905582
#define GPIO_BRR_BR7_Msk 11505,905632
#define GPIO_BRR_BR7 11506,905736
#define GPIO_BRR_BR8_Pos 11507,905798
#define GPIO_BRR_BR8_Msk 11508,905848
#define GPIO_BRR_BR8 11509,905952
#define GPIO_BRR_BR9_Pos 11510,906014
#define GPIO_BRR_BR9_Msk 11511,906064
#define GPIO_BRR_BR9 11512,906168
#define GPIO_BRR_BR10_Pos 11513,906230
#define GPIO_BRR_BR10_Msk 11514,906281
#define GPIO_BRR_BR10 11515,906385
#define GPIO_BRR_BR11_Pos 11516,906448
#define GPIO_BRR_BR11_Msk 11517,906499
#define GPIO_BRR_BR11 11518,906603
#define GPIO_BRR_BR12_Pos 11519,906666
#define GPIO_BRR_BR12_Msk 11520,906717
#define GPIO_BRR_BR12 11521,906821
#define GPIO_BRR_BR13_Pos 11522,906884
#define GPIO_BRR_BR13_Msk 11523,906935
#define GPIO_BRR_BR13 11524,907039
#define GPIO_BRR_BR14_Pos 11525,907102
#define GPIO_BRR_BR14_Msk 11526,907153
#define GPIO_BRR_BR14 11527,907257
#define GPIO_BRR_BR15_Pos 11528,907320
#define GPIO_BRR_BR15_Msk 11529,907371
#define GPIO_BRR_BR15 11530,907475
#define GPIO_HSLVR_HSLV0_Pos 11533,907623
#define GPIO_HSLVR_HSLV0_Msk 11534,907673
#define GPIO_HSLVR_HSLV0 11535,907777
#define GPIO_HSLVR_HSLV1_Pos 11536,907843
#define GPIO_HSLVR_HSLV1_Msk 11537,907893
#define GPIO_HSLVR_HSLV1 11538,907997
#define GPIO_HSLVR_HSLV2_Pos 11539,908063
#define GPIO_HSLVR_HSLV2_Msk 11540,908113
#define GPIO_HSLVR_HSLV2 11541,908217
#define GPIO_HSLVR_HSLV3_Pos 11542,908283
#define GPIO_HSLVR_HSLV3_Msk 11543,908333
#define GPIO_HSLVR_HSLV3 11544,908437
#define GPIO_HSLVR_HSLV4_Pos 11545,908503
#define GPIO_HSLVR_HSLV4_Msk 11546,908553
#define GPIO_HSLVR_HSLV4 11547,908657
#define GPIO_HSLVR_HSLV5_Pos 11548,908723
#define GPIO_HSLVR_HSLV5_Msk 11549,908773
#define GPIO_HSLVR_HSLV5 11550,908877
#define GPIO_HSLVR_HSLV6_Pos 11551,908943
#define GPIO_HSLVR_HSLV6_Msk 11552,908993
#define GPIO_HSLVR_HSLV6 11553,909097
#define GPIO_HSLVR_HSLV7_Pos 11554,909163
#define GPIO_HSLVR_HSLV7_Msk 11555,909213
#define GPIO_HSLVR_HSLV7 11556,909317
#define GPIO_HSLVR_HSLV8_Pos 11557,909383
#define GPIO_HSLVR_HSLV8_Msk 11558,909433
#define GPIO_HSLVR_HSLV8 11559,909537
#define GPIO_HSLVR_HSLV9_Pos 11560,909603
#define GPIO_HSLVR_HSLV9_Msk 11561,909653
#define GPIO_HSLVR_HSLV9 11562,909757
#define GPIO_HSLVR_HSLV10_Pos 11563,909823
#define GPIO_HSLVR_HSLV10_Msk 11564,909874
#define GPIO_HSLVR_HSLV10 11565,909978
#define GPIO_HSLVR_HSLV11_Pos 11566,910045
#define GPIO_HSLVR_HSLV11_Msk 11567,910096
#define GPIO_HSLVR_HSLV11 11568,910200
#define GPIO_HSLVR_HSLV12_Pos 11569,910267
#define GPIO_HSLVR_HSLV12_Msk 11570,910318
#define GPIO_HSLVR_HSLV12 11571,910422
#define GPIO_HSLVR_HSLV13_Pos 11572,910489
#define GPIO_HSLVR_HSLV13_Msk 11573,910540
#define GPIO_HSLVR_HSLV13 11574,910644
#define GPIO_HSLVR_HSLV14_Pos 11575,910711
#define GPIO_HSLVR_HSLV14_Msk 11576,910762
#define GPIO_HSLVR_HSLV14 11577,910866
#define GPIO_HSLVR_HSLV15_Pos 11578,910933
#define GPIO_HSLVR_HSLV15_Msk 11579,910984
#define GPIO_HSLVR_HSLV15 11580,911088
#define GPIO_SECCFGR_SEC0_Pos 11583,911242
#define GPIO_SECCFGR_SEC0_Msk 11584,911292
#define GPIO_SECCFGR_SEC0 11585,911396
#define GPIO_SECCFGR_SEC1_Pos 11586,911463
#define GPIO_SECCFGR_SEC1_Msk 11587,911513
#define GPIO_SECCFGR_SEC1 11588,911617
#define GPIO_SECCFGR_SEC2_Pos 11589,911684
#define GPIO_SECCFGR_SEC2_Msk 11590,911734
#define GPIO_SECCFGR_SEC2 11591,911838
#define GPIO_SECCFGR_SEC3_Pos 11592,911905
#define GPIO_SECCFGR_SEC3_Msk 11593,911955
#define GPIO_SECCFGR_SEC3 11594,912059
#define GPIO_SECCFGR_SEC4_Pos 11595,912126
#define GPIO_SECCFGR_SEC4_Msk 11596,912176
#define GPIO_SECCFGR_SEC4 11597,912280
#define GPIO_SECCFGR_SEC5_Pos 11598,912347
#define GPIO_SECCFGR_SEC5_Msk 11599,912397
#define GPIO_SECCFGR_SEC5 11600,912501
#define GPIO_SECCFGR_SEC6_Pos 11601,912568
#define GPIO_SECCFGR_SEC6_Msk 11602,912618
#define GPIO_SECCFGR_SEC6 11603,912722
#define GPIO_SECCFGR_SEC7_Pos 11604,912789
#define GPIO_SECCFGR_SEC7_Msk 11605,912839
#define GPIO_SECCFGR_SEC7 11606,912943
#define GPIO_SECCFGR_SEC8_Pos 11607,913010
#define GPIO_SECCFGR_SEC8_Msk 11608,913060
#define GPIO_SECCFGR_SEC8 11609,913164
#define GPIO_SECCFGR_SEC9_Pos 11610,913231
#define GPIO_SECCFGR_SEC9_Msk 11611,913281
#define GPIO_SECCFGR_SEC9 11612,913385
#define GPIO_SECCFGR_SEC10_Pos 11613,913452
#define GPIO_SECCFGR_SEC10_Msk 11614,913503
#define GPIO_SECCFGR_SEC10 11615,913607
#define GPIO_SECCFGR_SEC11_Pos 11616,913675
#define GPIO_SECCFGR_SEC11_Msk 11617,913726
#define GPIO_SECCFGR_SEC11 11618,913830
#define GPIO_SECCFGR_SEC12_Pos 11619,913898
#define GPIO_SECCFGR_SEC12_Msk 11620,913949
#define GPIO_SECCFGR_SEC12 11621,914053
#define GPIO_SECCFGR_SEC13_Pos 11622,914121
#define GPIO_SECCFGR_SEC13_Msk 11623,914172
#define GPIO_SECCFGR_SEC13 11624,914276
#define GPIO_SECCFGR_SEC14_Pos 11625,914344
#define GPIO_SECCFGR_SEC14_Msk 11626,914395
#define GPIO_SECCFGR_SEC14 11627,914499
#define GPIO_SECCFGR_SEC15_Pos 11628,914567
#define GPIO_SECCFGR_SEC15_Msk 11629,914618
#define GPIO_SECCFGR_SEC15 11630,914722
#define ICACHE_CR_EN_Pos 11638,915284
#define ICACHE_CR_EN_Msk 11639,915334
#define ICACHE_CR_EN 11640,915438
#define ICACHE_CR_CACHEINV_Pos 11641,915538
#define ICACHE_CR_CACHEINV_Msk 11642,915588
#define ICACHE_CR_CACHEINV 11643,915692
#define ICACHE_CR_WAYSEL_Pos 11644,915804
#define ICACHE_CR_WAYSEL_Msk 11645,915854
#define ICACHE_CR_WAYSEL 11646,915958
#define ICACHE_CR_HITMEN_Pos 11647,916066
#define ICACHE_CR_HITMEN_Msk 11648,916117
#define ICACHE_CR_HITMEN 11649,916221
#define ICACHE_CR_MISSMEN_Pos 11650,916333
#define ICACHE_CR_MISSMEN_Msk 11651,916384
#define ICACHE_CR_MISSMEN 11652,916488
#define ICACHE_CR_HITMRST_Pos 11653,916601
#define ICACHE_CR_HITMRST_Msk 11654,916652
#define ICACHE_CR_HITMRST 11655,916756
#define ICACHE_CR_MISSMRST_Pos 11656,916867
#define ICACHE_CR_MISSMRST_Msk 11657,916918
#define ICACHE_CR_MISSMRST 11658,917022
#define ICACHE_SR_BUSYF_Pos 11661,917218
#define ICACHE_SR_BUSYF_Msk 11662,917268
#define ICACHE_SR_BUSYF 11663,917372
#define ICACHE_SR_BSYENDF_Pos 11664,917475
#define ICACHE_SR_BSYENDF_Msk 11665,917525
#define ICACHE_SR_BSYENDF 11666,917629
#define ICACHE_SR_ERRF_Pos 11667,917736
#define ICACHE_SR_ERRF_Msk 11668,917786
#define ICACHE_SR_ERRF 11669,917890
#define ICACHE_IER_BSYENDIE_Pos 11672,918084
#define ICACHE_IER_BSYENDIE_Msk 11673,918134
#define ICACHE_IER_BSYENDIE 11674,918238
#define ICACHE_IER_ERRIE_Pos 11675,918357
#define ICACHE_IER_ERRIE_Msk 11676,918407
#define ICACHE_IER_ERRIE 11677,918511
#define ICACHE_FCR_CBSYENDF_Pos 11680,918717
#define ICACHE_FCR_CBSYENDF_Msk 11681,918767
#define ICACHE_FCR_CBSYENDF 11682,918871
#define ICACHE_FCR_CERRF_Pos 11683,918984
#define ICACHE_FCR_CERRF_Msk 11684,919034
#define ICACHE_FCR_CERRF 11685,919138
#define ICACHE_HMONR_HITMON_Pos 11688,919338
#define ICACHE_HMONR_HITMON_Msk 11689,919388
#define ICACHE_HMONR_HITMON 11690,919494
#define ICACHE_MMONR_MISSMON_Pos 11693,919698
#define ICACHE_MMONR_MISSMON_Msk 11694,919748
#define ICACHE_MMONR_MISSMON 11695,919852
#define ICACHE_CRRx_BASEADDR_Pos 11698,920057
#define ICACHE_CRRx_BASEADDR_Msk 11699,920107
#define ICACHE_CRRx_BASEADDR 11700,920211
#define ICACHE_CRRx_RSIZE_Pos 11701,920338
#define ICACHE_CRRx_RSIZE_Msk 11702,920388
#define ICACHE_CRRx_RSIZE 11703,920492
#define ICACHE_CRRx_RSIZE_0 11704,920599
#define ICACHE_CRRx_RSIZE_1 11705,920703
#define ICACHE_CRRx_RSIZE_2 11706,920807
#define ICACHE_CRRx_REN_Pos 11707,920911
#define ICACHE_CRRx_REN_Msk 11708,920962
#define ICACHE_CRRx_REN 11709,921066
#define ICACHE_CRRx_REMAPADDR_Pos 11710,921175
#define ICACHE_CRRx_REMAPADDR_Msk 11711,921226
#define ICACHE_CRRx_REMAPADDR 11712,921330
#define ICACHE_CRRx_MSTSEL_Pos 11713,921464
#define ICACHE_CRRx_MSTSEL_Msk 11714,921515
#define ICACHE_CRRx_MSTSEL 11715,921619
#define ICACHE_CRRx_HBURST_Pos 11716,921748
#define ICACHE_CRRx_HBURST_Msk 11717,921799
#define ICACHE_CRRx_HBURST 11718,921903
#define DCACHE_CR_EN_Pos 11727,922519
#define DCACHE_CR_EN_Msk 11728,922569
#define DCACHE_CR_EN 11729,922673
#define DCACHE_CR_CACHEINV_Pos 11730,922773
#define DCACHE_CR_CACHEINV_Msk 11731,922823
#define DCACHE_CR_CACHEINV 11732,922927
#define DCACHE_CR_CACHECMD_Pos 11733,923039
#define DCACHE_CR_CACHECMD_Msk 11734,923089
#define DCACHE_CR_CACHECMD 11735,923193
#define DCACHE_CR_CACHECMD_0 11736,923300
#define DCACHE_CR_CACHECMD_1 11737,923404
#define DCACHE_CR_CACHECMD_2 11738,923508
#define DCACHE_CR_STARTCMD_Pos 11739,923612
#define DCACHE_CR_STARTCMD_Msk 11740,923663
#define DCACHE_CR_STARTCMD 11741,923767
#define DCACHE_CR_RHITMEN_Pos 11742,923874
#define DCACHE_CR_RHITMEN_Msk 11743,923925
#define DCACHE_CR_RHITMEN 11744,924029
#define DCACHE_CR_RMISSMEN_Pos 11745,924146
#define DCACHE_CR_RMISSMEN_Msk 11746,924197
#define DCACHE_CR_RMISSMEN 11747,924301
#define DCACHE_CR_RHITMRST_Pos 11748,924419
#define DCACHE_CR_RHITMRST_Msk 11749,924470
#define DCACHE_CR_RHITMRST 11750,924574
#define DCACHE_CR_RMISSMRST_Pos 11751,924690
#define DCACHE_CR_RMISSMRST_Msk 11752,924741
#define DCACHE_CR_RMISSMRST 11753,924845
#define DCACHE_CR_WHITMEN_Pos 11754,924962
#define DCACHE_CR_WHITMEN_Msk 11755,925013
#define DCACHE_CR_WHITMEN 11756,925117
#define DCACHE_CR_WMISSMEN_Pos 11757,925235
#define DCACHE_CR_WMISSMEN_Msk 11758,925286
#define DCACHE_CR_WMISSMEN 11759,925390
#define DCACHE_CR_WHITMRST_Pos 11760,925509
#define DCACHE_CR_WHITMRST_Msk 11761,925560
#define DCACHE_CR_WHITMRST 11762,925664
#define DCACHE_CR_WMISSMRST_Pos 11763,925781
#define DCACHE_CR_WMISSMRST_Msk 11764,925832
#define DCACHE_CR_WMISSMRST 11765,925936
#define DCACHE_CR_HBURST_Pos 11766,926054
#define DCACHE_CR_HBURST_Msk 11767,926105
#define DCACHE_CR_HBURST 11768,926209
#define DCACHE_SR_BUSYF_Pos 11771,926402
#define DCACHE_SR_BUSYF_Msk 11772,926452
#define DCACHE_SR_BUSYF 11773,926556
#define DCACHE_SR_BSYENDF_Pos 11774,926659
#define DCACHE_SR_BSYENDF_Msk 11775,926709
#define DCACHE_SR_BSYENDF 11776,926813
#define DCACHE_SR_ERRF_Pos 11777,926920
#define DCACHE_SR_ERRF_Msk 11778,926970
#define DCACHE_SR_ERRF 11779,927074
#define DCACHE_SR_BUSYCMDF_Pos 11780,927184
#define DCACHE_SR_BUSYCMDF_Msk 11781,927234
#define DCACHE_SR_BUSYCMDF 11782,927338
#define DCACHE_SR_CMDENDF_Pos 11783,927449
#define DCACHE_SR_CMDENDF_Msk 11784,927499
#define DCACHE_SR_CMDENDF 11785,927603
#define DCACHE_IER_BSYENDIE_Pos 11788,927797
#define DCACHE_IER_BSYENDIE_Msk 11789,927847
#define DCACHE_IER_BSYENDIE 11790,927951
#define DCACHE_IER_ERRIE_Pos 11791,928070
#define DCACHE_IER_ERRIE_Msk 11792,928120
#define DCACHE_IER_ERRIE 11793,928224
#define DCACHE_IER_CMDENDIE_Pos 11794,928346
#define DCACHE_IER_CMDENDIE_Msk 11795,928396
#define DCACHE_IER_CMDENDIE 11796,928500
#define DCACHE_FCR_CBSYENDF_Pos 11799,928706
#define DCACHE_FCR_CBSYENDF_Msk 11800,928756
#define DCACHE_FCR_CBSYENDF 11801,928861
#define DCACHE_FCR_CERRF_Pos 11802,928975
#define DCACHE_FCR_CERRF_Msk 11803,929025
#define DCACHE_FCR_CERRF 11804,929130
#define DCACHE_FCR_CCMDENDF_Pos 11805,929247
#define DCACHE_FCR_CCMDENDF_Msk 11806,929297
#define DCACHE_FCR_CCMDENDF 11807,929402
#define DCACHE_RHMONR_RHITMON_Pos 11810,929604
#define DCACHE_RHMONR_RHITMON_Msk 11811,929654
#define DCACHE_RHMONR_RHITMON 11812,929762
#define DCACHE_RMMONR_RMISSMON_Pos 11815,929972
#define DCACHE_RMMONR_RMISSMON_Msk 11816,930022
#define DCACHE_RMMONR_RMISSMON 11817,930127
#define DCACHE_WHMONR_WHITMON_Pos 11820,930338
#define DCACHE_WHMONR_WHITMON_Msk 11821,930388
#define DCACHE_WHMONR_WHITMON 11822,930496
#define DCACHE_WMMONR_WMISSMON_Pos 11825,930706
#define DCACHE_WMMONR_WMISSMON_Msk 11826,930756
#define DCACHE_WMMONR_WMISSMON 11827,930861
#define DCACHE_CMDRSADDRR_CMDSTARTADDR_Pos 11830,931076
#define DCACHE_CMDRSADDRR_CMDSTARTADDR_Msk 11831,931126
#define DCACHE_CMDRSADDRR_CMDSTARTADDR 11832,931243
#define DCACHE_CMDREADDRR_CMDENDADDR_Pos 11835,931447
#define DCACHE_CMDREADDRR_CMDENDADDR_Msk 11836,931497
#define DCACHE_CMDREADDRR_CMDENDADDR 11837,931612
#define DTS_CFGR1_TS1_EN_Pos 11846,932220
#define DTS_CFGR1_TS1_EN_Msk 11847,932269
#define DTS_CFGR1_TS1_EN 11848,932364
#define DTS_CFGR1_TS1_START_Pos 11849,932455
#define DTS_CFGR1_TS1_START_Msk 11850,932504
#define DTS_CFGR1_TS1_START 11851,932602
#define DTS_CFGR1_TS1_INTRIG_SEL_Pos 11852,932724
#define DTS_CFGR1_TS1_INTRIG_SEL_Msk 11853,932773
#define DTS_CFGR1_TS1_INTRIG_SEL 11854,932876
#define DTS_CFGR1_TS1_INTRIG_SEL_0 11855,933001
#define DTS_CFGR1_TS1_INTRIG_SEL_1 11856,933104
#define DTS_CFGR1_TS1_INTRIG_SEL_2 11857,933207
#define DTS_CFGR1_TS1_INTRIG_SEL_3 11858,933310
#define DTS_CFGR1_TS1_SMP_TIME_Pos 11859,933413
#define DTS_CFGR1_TS1_SMP_TIME_Msk 11860,933463
#define DTS_CFGR1_TS1_SMP_TIME 11861,933564
#define DTS_CFGR1_TS1_SMP_TIME_0 11862,933670
#define DTS_CFGR1_TS1_SMP_TIME_1 11863,933771
#define DTS_CFGR1_TS1_SMP_TIME_2 11864,933872
#define DTS_CFGR1_TS1_SMP_TIME_3 11865,933973
#define DTS_CFGR1_REFCLK_SEL_Pos 11866,934074
#define DTS_CFGR1_REFCLK_SEL_Msk 11867,934124
#define DTS_CFGR1_REFCLK_SEL 11868,934223
#define DTS_CFGR1_Q_MEAS_OPT_Pos 11869,934329
#define DTS_CFGR1_Q_MEAS_OPT_Msk 11870,934379
#define DTS_CFGR1_Q_MEAS_OPT 11871,934478
#define DTS_CFGR1_HSREF_CLK_DIV_Pos 11872,934584
#define DTS_CFGR1_HSREF_CLK_DIV_Msk 11873,934634
#define DTS_CFGR1_HSREF_CLK_DIV 11874,934737
#define DTS_T0VALR1_TS1_FMT0_Pos 11877,934938
#define DTS_T0VALR1_TS1_FMT0_Msk 11878,934987
#define DTS_T0VALR1_TS1_FMT0 11879,935089
#define DTS_T0VALR1_TS1_T0_Pos 11880,935227
#define DTS_T0VALR1_TS1_T0_Msk 11881,935277
#define DTS_T0VALR1_TS1_T0 11882,935374
#define DTS_RAMPVALR_TS1_RAMP_COEFF_Pos 11885,935587
#define DTS_RAMPVALR_TS1_RAMP_COEFF_Msk 11886,935636
#define DTS_RAMPVALR_TS1_RAMP_COEFF 11887,935745
#define DTS_ITR1_TS1_LITTHD_Pos 11890,935965
#define DTS_ITR1_TS1_LITTHD_Msk 11891,936014
#define DTS_ITR1_TS1_LITTHD 11892,936115
#define DTS_ITR1_TS1_HITTHD_Pos 11893,936233
#define DTS_ITR1_TS1_HITTHD_Msk 11894,936283
#define DTS_ITR1_TS1_HITTHD 11895,936384
#define DTS_DR_TS1_MFREQ_Pos 11898,936589
#define DTS_DR_TS1_MFREQ_Msk 11899,936638
#define DTS_DR_TS1_MFREQ 11900,936736
#define DTS_SR_TS1_ITEF_Pos 11903,936935
#define DTS_SR_TS1_ITEF_Msk 11904,936984
#define DTS_SR_TS1_ITEF 11905,937078
#define DTS_SR_TS1_ITLF_Pos 11906,937200
#define DTS_SR_TS1_ITLF_Msk 11907,937249
#define DTS_SR_TS1_ITLF 11908,937343
#define DTS_SR_TS1_ITHF_Pos 11909,937465
#define DTS_SR_TS1_ITHF_Msk 11910,937514
#define DTS_SR_TS1_ITHF 11911,937608
#define DTS_SR_TS1_AITEF_Pos 11912,937730
#define DTS_SR_TS1_AITEF_Msk 11913,937779
#define DTS_SR_TS1_AITEF 11914,937874
#define DTS_SR_TS1_AITLF_Pos 11915,938009
#define DTS_SR_TS1_AITLF_Msk 11916,938058
#define DTS_SR_TS1_AITLF 11917,938153
#define DTS_SR_TS1_AITHF_Pos 11918,938288
#define DTS_SR_TS1_AITHF_Msk 11919,938337
#define DTS_SR_TS1_AITHF 11920,938432
#define DTS_SR_TS1_RDY_Pos 11921,938567
#define DTS_SR_TS1_RDY_Msk 11922,938617
#define DTS_SR_TS1_RDY 11923,938710
#define DTS_ITENR_TS1_ITEEN_Pos 11926,938892
#define DTS_ITENR_TS1_ITEEN_Msk 11927,938941
#define DTS_ITENR_TS1_ITEEN 11928,939039
#define DTS_ITENR_TS1_ITLEN_Pos 11929,939168
#define DTS_ITENR_TS1_ITLEN_Msk 11930,939217
#define DTS_ITENR_TS1_ITLEN 11931,939315
#define DTS_ITENR_TS1_ITHEN_Pos 11932,939444
#define DTS_ITENR_TS1_ITHEN_Msk 11933,939493
#define DTS_ITENR_TS1_ITHEN 11934,939591
#define DTS_ITENR_TS1_AITEEN_Pos 11935,939720
#define DTS_ITENR_TS1_AITEEN_Msk 11936,939769
#define DTS_ITENR_TS1_AITEEN 11937,939868
#define DTS_ITENR_TS1_AITLEN_Pos 11938,940010
#define DTS_ITENR_TS1_AITLEN_Msk 11939,940059
#define DTS_ITENR_TS1_AITLEN 11940,940158
#define DTS_ITENR_TS1_AITHEN_Pos 11941,940300
#define DTS_ITENR_TS1_AITHEN_Msk 11942,940349
#define DTS_ITENR_TS1_AITHEN 11943,940448
#define DTS_ICIFR_TS1_CITEF_Pos 11946,940677
#define DTS_ICIFR_TS1_CITEF_Msk 11947,940726
#define DTS_ICIFR_TS1_CITEF 11948,940824
#define DTS_ICIFR_TS1_CITLF_Pos 11949,940949
#define DTS_ICIFR_TS1_CITLF_Msk 11950,940998
#define DTS_ICIFR_TS1_CITLF 11951,941096
#define DTS_ICIFR_TS1_CITHF_Pos 11952,941221
#define DTS_ICIFR_TS1_CITHF_Msk 11953,941270
#define DTS_ICIFR_TS1_CITHF 11954,941368
#define DTS_ICIFR_TS1_CAITEF_Pos 11955,941493
#define DTS_ICIFR_TS1_CAITEF_Msk 11956,941542
#define DTS_ICIFR_TS1_CAITEF 11957,941641
#define DTS_ICIFR_TS1_CAITLF_Pos 11958,941779
#define DTS_ICIFR_TS1_CAITLF_Msk 11959,941828
#define DTS_ICIFR_TS1_CAITLF 11960,941927
#define DTS_ICIFR_TS1_CAITHF_Pos 11961,942065
#define DTS_ICIFR_TS1_CAITHF_Msk 11962,942114
#define DTS_ICIFR_TS1_CAITHF 11963,942213
#define TIM_CR1_CEN_Pos 11971,942845
#define TIM_CR1_CEN_Msk 11972,942895
#define TIM_CR1_CEN 11973,942999
#define TIM_CR1_UDIS_Pos 11974,943106
#define TIM_CR1_UDIS_Msk 11975,943156
#define TIM_CR1_UDIS 11976,943260
#define TIM_CR1_URS_Pos 11977,943367
#define TIM_CR1_URS_Msk 11978,943417
#define TIM_CR1_URS 11979,943521
#define TIM_CR1_OPM_Pos 11980,943635
#define TIM_CR1_OPM_Msk 11981,943685
#define TIM_CR1_OPM 11982,943789
#define TIM_CR1_DIR_Pos 11983,943896
#define TIM_CR1_DIR_Msk 11984,943946
#define TIM_CR1_DIR 11985,944050
#define TIM_CR1_CMS_Pos 11986,944152
#define TIM_CR1_CMS_Msk 11987,944202
#define TIM_CR1_CMS 11988,944306
#define TIM_CR1_CMS_0 11989,944444
#define TIM_CR1_CMS_1 11990,944548
#define TIM_CR1_ARPE_Pos 11991,944652
#define TIM_CR1_ARPE_Msk 11992,944702
#define TIM_CR1_ARPE 11993,944806
#define TIM_CR1_CKD_Pos 11994,944925
#define TIM_CR1_CKD_Msk 11995,944975
#define TIM_CR1_CKD 11996,945079
#define TIM_CR1_CKD_0 11997,945202
#define TIM_CR1_CKD_1 11998,945306
#define TIM_CR1_UIFREMAP_Pos 11999,945410
#define TIM_CR1_UIFREMAP_Msk 12000,945461
#define TIM_CR1_UIFREMAP 12001,945565
#define TIM_CR1_DITHEN_Pos 12002,945685
#define TIM_CR1_DITHEN_Msk 12003,945736
#define TIM_CR1_DITHEN 12004,945840
#define TIM_CR2_CCPC_Pos 12007,946033
#define TIM_CR2_CCPC_Msk 12008,946083
#define TIM_CR2_CCPC 12009,946187
#define TIM_CR2_CCUS_Pos 12010,946313
#define TIM_CR2_CCUS_Msk 12011,946363
#define TIM_CR2_CCUS 12012,946467
#define TIM_CR2_CCDS_Pos 12013,946600
#define TIM_CR2_CCDS_Msk 12014,946650
#define TIM_CR2_CCDS 12015,946754
#define TIM_CR2_MMS_Pos 12016,946876
#define TIM_CR2_MMS_Msk 12017,946926
#define TIM_CR2_MMS 12018,947030
#define TIM_CR2_MMS_0 12019,947160
#define TIM_CR2_MMS_1 12020,947264
#define TIM_CR2_MMS_2 12021,947368
#define TIM_CR2_MMS_3 12022,947472
#define TIM_CR2_TI1S_Pos 12023,947576
#define TIM_CR2_TI1S_Msk 12024,947626
#define TIM_CR2_TI1S 12025,947730
#define TIM_CR2_OIS1_Pos 12026,947836
#define TIM_CR2_OIS1_Msk 12027,947886
#define TIM_CR2_OIS1 12028,947990
#define TIM_CR2_OIS1N_Pos 12029,948115
#define TIM_CR2_OIS1N_Msk 12030,948165
#define TIM_CR2_OIS1N 12031,948269
#define TIM_CR2_OIS2_Pos 12032,948395
#define TIM_CR2_OIS2_Msk 12033,948446
#define TIM_CR2_OIS2 12034,948550
#define TIM_CR2_OIS2N_Pos 12035,948675
#define TIM_CR2_OIS2N_Msk 12036,948726
#define TIM_CR2_OIS2N 12037,948830
#define TIM_CR2_OIS3_Pos 12038,948956
#define TIM_CR2_OIS3_Msk 12039,949007
#define TIM_CR2_OIS3 12040,949111
#define TIM_CR2_OIS3N_Pos 12041,949236
#define TIM_CR2_OIS3N_Msk 12042,949287
#define TIM_CR2_OIS3N 12043,949391
#define TIM_CR2_OIS4_Pos 12044,949517
#define TIM_CR2_OIS4_Msk 12045,949568
#define TIM_CR2_OIS4 12046,949672
#define TIM_CR2_OIS4N_Pos 12047,949797
#define TIM_CR2_OIS4N_Msk 12048,949848
#define TIM_CR2_OIS4N 12049,949952
#define TIM_CR2_OIS5_Pos 12050,950078
#define TIM_CR2_OIS5_Msk 12051,950129
#define TIM_CR2_OIS5 12052,950233
#define TIM_CR2_OIS6_Pos 12053,950358
#define TIM_CR2_OIS6_Msk 12054,950409
#define TIM_CR2_OIS6 12055,950513
#define TIM_CR2_MMS2_Pos 12056,950638
#define TIM_CR2_MMS2_Msk 12057,950689
#define TIM_CR2_MMS2 12058,950793
#define TIM_CR2_MMS2_0 12059,950923
#define TIM_CR2_MMS2_1 12060,951027
#define TIM_CR2_MMS2_2 12061,951131
#define TIM_CR2_MMS2_3 12062,951235
#define TIM_SMCR_SMS_Pos 12065,951423
#define TIM_SMCR_SMS_Msk 12066,951473
#define TIM_SMCR_SMS 12067,951577
#define TIM_SMCR_SMS_0 12068,951706
#define TIM_SMCR_SMS_1 12069,951810
#define TIM_SMCR_SMS_2 12070,951914
#define TIM_SMCR_SMS_3 12071,952018
#define TIM_SMCR_OCCS_Pos 12072,952122
#define TIM_SMCR_OCCS_Msk 12073,952172
#define TIM_SMCR_OCCS 12074,952276
#define TIM_SMCR_TS_Pos 12075,952391
#define TIM_SMCR_TS_Msk 12076,952441
#define TIM_SMCR_TS 12077,952545
#define TIM_SMCR_TS_0 12078,952670
#define TIM_SMCR_TS_1 12079,952774
#define TIM_SMCR_TS_2 12080,952878
#define TIM_SMCR_TS_3 12081,952982
#define TIM_SMCR_TS_4 12082,953086
#define TIM_SMCR_MSM_Pos 12083,953190
#define TIM_SMCR_MSM_Msk 12084,953240
#define TIM_SMCR_MSM 12085,953344
#define TIM_SMCR_ETF_Pos 12086,953454
#define TIM_SMCR_ETF_Msk 12087,953504
#define TIM_SMCR_ETF 12088,953608
#define TIM_SMCR_ETF_0 12089,953740
#define TIM_SMCR_ETF_1 12090,953844
#define TIM_SMCR_ETF_2 12091,953948
#define TIM_SMCR_ETF_3 12092,954052
#define TIM_SMCR_ETPS_Pos 12093,954156
#define TIM_SMCR_ETPS_Msk 12094,954207
#define TIM_SMCR_ETPS 12095,954311
#define TIM_SMCR_ETPS_0 12096,954447
#define TIM_SMCR_ETPS_1 12097,954551
#define TIM_SMCR_ECE_Pos 12098,954655
#define TIM_SMCR_ECE_Msk 12099,954706
#define TIM_SMCR_ECE 12100,954810
#define TIM_SMCR_ETP_Pos 12101,954924
#define TIM_SMCR_ETP_Msk 12102,954975
#define TIM_SMCR_ETP 12103,955079
#define TIM_SMCR_SMSPE_Pos 12104,955197
#define TIM_SMCR_SMSPE_Msk 12105,955248
#define TIM_SMCR_SMSPE 12106,955352
#define TIM_SMCR_SMSPS_Pos 12107,955463
#define TIM_SMCR_SMSPS_Msk 12108,955514
#define TIM_SMCR_SMSPS 12109,955618
#define TIM_DIER_UIE_Pos 12112,955813
#define TIM_DIER_UIE_Msk 12113,955863
#define TIM_DIER_UIE 12114,955967
#define TIM_DIER_CC1IE_Pos 12115,956083
#define TIM_DIER_CC1IE_Msk 12116,956133
#define TIM_DIER_CC1IE 12117,956237
#define TIM_DIER_CC2IE_Pos 12118,956364
#define TIM_DIER_CC2IE_Msk 12119,956414
#define TIM_DIER_CC2IE 12120,956518
#define TIM_DIER_CC3IE_Pos 12121,956645
#define TIM_DIER_CC3IE_Msk 12122,956695
#define TIM_DIER_CC3IE 12123,956799
#define TIM_DIER_CC4IE_Pos 12124,956926
#define TIM_DIER_CC4IE_Msk 12125,956976
#define TIM_DIER_CC4IE 12126,957080
#define TIM_DIER_COMIE_Pos 12127,957207
#define TIM_DIER_COMIE_Msk 12128,957257
#define TIM_DIER_COMIE 12129,957361
#define TIM_DIER_TIE_Pos 12130,957474
#define TIM_DIER_TIE_Msk 12131,957524
#define TIM_DIER_TIE 12132,957628
#define TIM_DIER_BIE_Pos 12133,957745
#define TIM_DIER_BIE_Msk 12134,957795
#define TIM_DIER_BIE 12135,957899
#define TIM_DIER_UDE_Pos 12136,958014
#define TIM_DIER_UDE_Msk 12137,958064
#define TIM_DIER_UDE 12138,958168
#define TIM_DIER_CC1DE_Pos 12139,958286
#define TIM_DIER_CC1DE_Msk 12140,958336
#define TIM_DIER_CC1DE 12141,958440
#define TIM_DIER_CC2DE_Pos 12142,958569
#define TIM_DIER_CC2DE_Msk 12143,958620
#define TIM_DIER_CC2DE 12144,958724
#define TIM_DIER_CC3DE_Pos 12145,958853
#define TIM_DIER_CC3DE_Msk 12146,958904
#define TIM_DIER_CC3DE 12147,959008
#define TIM_DIER_CC4DE_Pos 12148,959137
#define TIM_DIER_CC4DE_Msk 12149,959188
#define TIM_DIER_CC4DE 12150,959292
#define TIM_DIER_COMDE_Pos 12151,959421
#define TIM_DIER_COMDE_Msk 12152,959472
#define TIM_DIER_COMDE 12153,959576
#define TIM_DIER_TDE_Pos 12154,959691
#define TIM_DIER_TDE_Msk 12155,959742
#define TIM_DIER_TDE 12156,959846
#define TIM_DIER_IDXIE_Pos 12157,959965
#define TIM_DIER_IDXIE_Msk 12158,960016
#define TIM_DIER_IDXIE 12159,960120
#define TIM_DIER_DIRIE_Pos 12160,960243
#define TIM_DIER_DIRIE_Msk 12161,960294
#define TIM_DIER_DIRIE 12162,960398
#define TIM_DIER_IERRIE_Pos 12163,960532
#define TIM_DIER_IERRIE_Msk 12164,960583
#define TIM_DIER_IERRIE 12165,960687
#define TIM_DIER_TERRIE_Pos 12166,960806
#define TIM_DIER_TERRIE_Msk 12167,960857
#define TIM_DIER_TERRIE 12168,960961
#define TIM_SR_UIF_Pos 12171,961169
#define TIM_SR_UIF_Msk 12172,961219
#define TIM_SR_UIF 12173,961323
#define TIM_SR_CC1IF_Pos 12174,961437
#define TIM_SR_CC1IF_Msk 12175,961487
#define TIM_SR_CC1IF 12176,961591
#define TIM_SR_CC2IF_Pos 12177,961716
#define TIM_SR_CC2IF_Msk 12178,961766
#define TIM_SR_CC2IF 12179,961870
#define TIM_SR_CC3IF_Pos 12180,961995
#define TIM_SR_CC3IF_Msk 12181,962045
#define TIM_SR_CC3IF 12182,962149
#define TIM_SR_CC4IF_Pos 12183,962274
#define TIM_SR_CC4IF_Msk 12184,962324
#define TIM_SR_CC4IF 12185,962428
#define TIM_SR_COMIF_Pos 12186,962553
#define TIM_SR_COMIF_Msk 12187,962603
#define TIM_SR_COMIF 12188,962707
#define TIM_SR_TIF_Pos 12189,962818
#define TIM_SR_TIF_Msk 12190,962868
#define TIM_SR_TIF 12191,962972
#define TIM_SR_BIF_Pos 12192,963087
#define TIM_SR_BIF_Msk 12193,963137
#define TIM_SR_BIF 12194,963241
#define TIM_SR_B2IF_Pos 12195,963354
#define TIM_SR_B2IF_Msk 12196,963404
#define TIM_SR_B2IF 12197,963508
#define TIM_SR_CC1OF_Pos 12198,963623
#define TIM_SR_CC1OF_Msk 12199,963673
#define TIM_SR_CC1OF 12200,963777
#define TIM_SR_CC2OF_Pos 12201,963904
#define TIM_SR_CC2OF_Msk 12202,963955
#define TIM_SR_CC2OF 12203,964059
#define TIM_SR_CC3OF_Pos 12204,964186
#define TIM_SR_CC3OF_Msk 12205,964237
#define TIM_SR_CC3OF 12206,964341
#define TIM_SR_CC4OF_Pos 12207,964468
#define TIM_SR_CC4OF_Msk 12208,964519
#define TIM_SR_CC4OF 12209,964623
#define TIM_SR_SBIF_Pos 12210,964750
#define TIM_SR_SBIF_Msk 12211,964801
#define TIM_SR_SBIF 12212,964905
#define TIM_SR_CC5IF_Pos 12213,965025
#define TIM_SR_CC5IF_Msk 12214,965076
#define TIM_SR_CC5IF 12215,965180
#define TIM_SR_CC6IF_Pos 12216,965305
#define TIM_SR_CC6IF_Msk 12217,965356
#define TIM_SR_CC6IF 12218,965460
#define TIM_SR_IDXF_Pos 12219,965585
#define TIM_SR_IDXF_Msk 12220,965636
#define TIM_SR_IDXF 12221,965740
#define TIM_SR_DIRF_Pos 12222,965861
#define TIM_SR_DIRF_Msk 12223,965912
#define TIM_SR_DIRF 12224,966016
#define TIM_SR_IERRF_Pos 12225,966148
#define TIM_SR_IERRF_Msk 12226,966199
#define TIM_SR_IERRF 12227,966303
#define TIM_SR_TERRF_Pos 12228,966420
#define TIM_SR_TERRF_Msk 12229,966471
#define TIM_SR_TERRF 12230,966575
#define TIM_EGR_UG_Pos 12233,966781
#define TIM_EGR_UG_Msk 12234,966831
#define TIM_EGR_UG 12235,966935
#define TIM_EGR_CC1G_Pos 12236,967045
#define TIM_EGR_CC1G_Msk 12237,967095
#define TIM_EGR_CC1G 12238,967199
#define TIM_EGR_CC2G_Pos 12239,967320
#define TIM_EGR_CC2G_Msk 12240,967370
#define TIM_EGR_CC2G 12241,967474
#define TIM_EGR_CC3G_Pos 12242,967595
#define TIM_EGR_CC3G_Msk 12243,967645
#define TIM_EGR_CC3G 12244,967749
#define TIM_EGR_CC4G_Pos 12245,967870
#define TIM_EGR_CC4G_Msk 12246,967920
#define TIM_EGR_CC4G 12247,968024
#define TIM_EGR_COMG_Pos 12248,968145
#define TIM_EGR_COMG_Msk 12249,968195
#define TIM_EGR_COMG 12250,968299
#define TIM_EGR_TG_Pos 12251,968433
#define TIM_EGR_TG_Msk 12252,968483
#define TIM_EGR_TG 12253,968587
#define TIM_EGR_BG_Pos 12254,968698
#define TIM_EGR_BG_Msk 12255,968748
#define TIM_EGR_BG 12256,968852
#define TIM_EGR_B2G_Pos 12257,968961
#define TIM_EGR_B2G_Msk 12258,969011
#define TIM_EGR_B2G 12259,969115
#define TIM_CCMR1_CC1S_Pos 12263,969312
#define TIM_CCMR1_CC1S_Msk 12264,969362
#define TIM_CCMR1_CC1S 12265,969466
#define TIM_CCMR1_CC1S_0 12266,969603
#define TIM_CCMR1_CC1S_1 12267,969707
#define TIM_CCMR1_OC1FE_Pos 12268,969811
#define TIM_CCMR1_OC1FE_Msk 12269,969861
#define TIM_CCMR1_OC1FE 12270,969965
#define TIM_CCMR1_OC1PE_Pos 12271,970086
#define TIM_CCMR1_OC1PE_Msk 12272,970136
#define TIM_CCMR1_OC1PE 12273,970240
#define TIM_CCMR1_OC1M_Pos 12274,970364
#define TIM_CCMR1_OC1M_Msk 12275,970414
#define TIM_CCMR1_OC1M 12276,970518
#define TIM_CCMR1_OC1M_0 12277,970649
#define TIM_CCMR1_OC1M_1 12278,970753
#define TIM_CCMR1_OC1M_2 12279,970857
#define TIM_CCMR1_OC1M_3 12280,970961
#define TIM_CCMR1_OC1CE_Pos 12281,971065
#define TIM_CCMR1_OC1CE_Msk 12282,971115
#define TIM_CCMR1_OC1CE 12283,971219
#define TIM_CCMR1_CC2S_Pos 12284,971341
#define TIM_CCMR1_CC2S_Msk 12285,971391
#define TIM_CCMR1_CC2S 12286,971495
#define TIM_CCMR1_CC2S_0 12287,971632
#define TIM_CCMR1_CC2S_1 12288,971736
#define TIM_CCMR1_OC2FE_Pos 12289,971840
#define TIM_CCMR1_OC2FE_Msk 12290,971891
#define TIM_CCMR1_OC2FE 12291,971995
#define TIM_CCMR1_OC2PE_Pos 12292,972116
#define TIM_CCMR1_OC2PE_Msk 12293,972167
#define TIM_CCMR1_OC2PE 12294,972271
#define TIM_CCMR1_OC2M_Pos 12295,972395
#define TIM_CCMR1_OC2M_Msk 12296,972446
#define TIM_CCMR1_OC2M 12297,972550
#define TIM_CCMR1_OC2M_0 12298,972681
#define TIM_CCMR1_OC2M_1 12299,972785
#define TIM_CCMR1_OC2M_2 12300,972889
#define TIM_CCMR1_OC2M_3 12301,972993
#define TIM_CCMR1_OC2CE_Pos 12302,973097
#define TIM_CCMR1_OC2CE_Msk 12303,973148
#define TIM_CCMR1_OC2CE 12304,973252
#define TIM_CCMR1_IC1PSC_Pos 12307,973458
#define TIM_CCMR1_IC1PSC_Msk 12308,973508
#define TIM_CCMR1_IC1PSC 12309,973612
#define TIM_CCMR1_IC1PSC_0 12310,973749
#define TIM_CCMR1_IC1PSC_1 12311,973853
#define TIM_CCMR1_IC1F_Pos 12312,973957
#define TIM_CCMR1_IC1F_Msk 12313,974007
#define TIM_CCMR1_IC1F 12314,974111
#define TIM_CCMR1_IC1F_0 12315,974243
#define TIM_CCMR1_IC1F_1 12316,974347
#define TIM_CCMR1_IC1F_2 12317,974451
#define TIM_CCMR1_IC1F_3 12318,974555
#define TIM_CCMR1_IC2PSC_Pos 12319,974659
#define TIM_CCMR1_IC2PSC_Msk 12320,974710
#define TIM_CCMR1_IC2PSC 12321,974814
#define TIM_CCMR1_IC2PSC_0 12322,974951
#define TIM_CCMR1_IC2PSC_1 12323,975055
#define TIM_CCMR1_IC2F_Pos 12324,975159
#define TIM_CCMR1_IC2F_Msk 12325,975210
#define TIM_CCMR1_IC2F 12326,975314
#define TIM_CCMR1_IC2F_0 12327,975446
#define TIM_CCMR1_IC2F_1 12328,975550
#define TIM_CCMR1_IC2F_2 12329,975654
#define TIM_CCMR1_IC2F_3 12330,975758
#define TIM_CCMR2_CC3S_Pos 12333,975946
#define TIM_CCMR2_CC3S_Msk 12334,975996
#define TIM_CCMR2_CC3S 12335,976100
#define TIM_CCMR2_CC3S_0 12336,976237
#define TIM_CCMR2_CC3S_1 12337,976341
#define TIM_CCMR2_OC3FE_Pos 12338,976445
#define TIM_CCMR2_OC3FE_Msk 12339,976495
#define TIM_CCMR2_OC3FE 12340,976599
#define TIM_CCMR2_OC3PE_Pos 12341,976720
#define TIM_CCMR2_OC3PE_Msk 12342,976770
#define TIM_CCMR2_OC3PE 12343,976874
#define TIM_CCMR2_OC3M_Pos 12344,976998
#define TIM_CCMR2_OC3M_Msk 12345,977048
#define TIM_CCMR2_OC3M 12346,977152
#define TIM_CCMR2_OC3M_0 12347,977283
#define TIM_CCMR2_OC3M_1 12348,977387
#define TIM_CCMR2_OC3M_2 12349,977491
#define TIM_CCMR2_OC3M_3 12350,977595
#define TIM_CCMR2_OC3CE_Pos 12351,977699
#define TIM_CCMR2_OC3CE_Msk 12352,977749
#define TIM_CCMR2_OC3CE 12353,977853
#define TIM_CCMR2_CC4S_Pos 12354,977975
#define TIM_CCMR2_CC4S_Msk 12355,978025
#define TIM_CCMR2_CC4S 12356,978129
#define TIM_CCMR2_CC4S_0 12357,978266
#define TIM_CCMR2_CC4S_1 12358,978370
#define TIM_CCMR2_OC4FE_Pos 12359,978474
#define TIM_CCMR2_OC4FE_Msk 12360,978525
#define TIM_CCMR2_OC4FE 12361,978629
#define TIM_CCMR2_OC4PE_Pos 12362,978750
#define TIM_CCMR2_OC4PE_Msk 12363,978801
#define TIM_CCMR2_OC4PE 12364,978905
#define TIM_CCMR2_OC4M_Pos 12365,979029
#define TIM_CCMR2_OC4M_Msk 12366,979080
#define TIM_CCMR2_OC4M 12367,979184
#define TIM_CCMR2_OC4M_0 12368,979315
#define TIM_CCMR2_OC4M_1 12369,979419
#define TIM_CCMR2_OC4M_2 12370,979523
#define TIM_CCMR2_OC4M_3 12371,979627
#define TIM_CCMR2_OC4CE_Pos 12372,979731
#define TIM_CCMR2_OC4CE_Msk 12373,979782
#define TIM_CCMR2_OC4CE 12374,979886
#define TIM_CCMR2_IC3PSC_Pos 12377,980092
#define TIM_CCMR2_IC3PSC_Msk 12378,980142
#define TIM_CCMR2_IC3PSC 12379,980246
#define TIM_CCMR2_IC3PSC_0 12380,980383
#define TIM_CCMR2_IC3PSC_1 12381,980487
#define TIM_CCMR2_IC3F_Pos 12382,980591
#define TIM_CCMR2_IC3F_Msk 12383,980641
#define TIM_CCMR2_IC3F 12384,980745
#define TIM_CCMR2_IC3F_0 12385,980877
#define TIM_CCMR2_IC3F_1 12386,980981
#define TIM_CCMR2_IC3F_2 12387,981085
#define TIM_CCMR2_IC3F_3 12388,981189
#define TIM_CCMR2_IC4PSC_Pos 12389,981293
#define TIM_CCMR2_IC4PSC_Msk 12390,981344
#define TIM_CCMR2_IC4PSC 12391,981448
#define TIM_CCMR2_IC4PSC_0 12392,981585
#define TIM_CCMR2_IC4PSC_1 12393,981689
#define TIM_CCMR2_IC4F_Pos 12394,981793
#define TIM_CCMR2_IC4F_Msk 12395,981844
#define TIM_CCMR2_IC4F 12396,981948
#define TIM_CCMR2_IC4F_0 12397,982080
#define TIM_CCMR2_IC4F_1 12398,982184
#define TIM_CCMR2_IC4F_2 12399,982288
#define TIM_CCMR2_IC4F_3 12400,982392
#define TIM_CCMR3_OC5FE_Pos 12403,982580
#define TIM_CCMR3_OC5FE_Msk 12404,982630
#define TIM_CCMR3_OC5FE 12405,982734
#define TIM_CCMR3_OC5PE_Pos 12406,982855
#define TIM_CCMR3_OC5PE_Msk 12407,982905
#define TIM_CCMR3_OC5PE 12408,983009
#define TIM_CCMR3_OC5M_Pos 12409,983133
#define TIM_CCMR3_OC5M_Msk 12410,983183
#define TIM_CCMR3_OC5M 12411,983287
#define TIM_CCMR3_OC5M_0 12412,983418
#define TIM_CCMR3_OC5M_1 12413,983522
#define TIM_CCMR3_OC5M_2 12414,983626
#define TIM_CCMR3_OC5M_3 12415,983730
#define TIM_CCMR3_OC5CE_Pos 12416,983834
#define TIM_CCMR3_OC5CE_Msk 12417,983884
#define TIM_CCMR3_OC5CE 12418,983988
#define TIM_CCMR3_OC6FE_Pos 12419,984110
#define TIM_CCMR3_OC6FE_Msk 12420,984161
#define TIM_CCMR3_OC6FE 12421,984265
#define TIM_CCMR3_OC6PE_Pos 12422,984386
#define TIM_CCMR3_OC6PE_Msk 12423,984437
#define TIM_CCMR3_OC6PE 12424,984541
#define TIM_CCMR3_OC6M_Pos 12425,984665
#define TIM_CCMR3_OC6M_Msk 12426,984716
#define TIM_CCMR3_OC6M 12427,984820
#define TIM_CCMR3_OC6M_0 12428,984951
#define TIM_CCMR3_OC6M_1 12429,985055
#define TIM_CCMR3_OC6M_2 12430,985159
#define TIM_CCMR3_OC6M_3 12431,985263
#define TIM_CCMR3_OC6CE_Pos 12432,985367
#define TIM_CCMR3_OC6CE_Msk 12433,985418
#define TIM_CCMR3_OC6CE 12434,985522
#define TIM_CCER_CC1E_Pos 12437,985728
#define TIM_CCER_CC1E_Msk 12438,985778
#define TIM_CCER_CC1E 12439,985882
#define TIM_CCER_CC1P_Pos 12440,986006
#define TIM_CCER_CC1P_Msk 12441,986056
#define TIM_CCER_CC1P 12442,986160
#define TIM_CCER_CC1NE_Pos 12443,986286
#define TIM_CCER_CC1NE_Msk 12444,986336
#define TIM_CCER_CC1NE 12445,986440
#define TIM_CCER_CC1NP_Pos 12446,986578
#define TIM_CCER_CC1NP_Msk 12447,986628
#define TIM_CCER_CC1NP 12448,986732
#define TIM_CCER_CC2E_Pos 12449,986872
#define TIM_CCER_CC2E_Msk 12450,986922
#define TIM_CCER_CC2E 12451,987026
#define TIM_CCER_CC2P_Pos 12452,987150
#define TIM_CCER_CC2P_Msk 12453,987200
#define TIM_CCER_CC2P 12454,987304
#define TIM_CCER_CC2NE_Pos 12455,987430
#define TIM_CCER_CC2NE_Msk 12456,987480
#define TIM_CCER_CC2NE 12457,987584
#define TIM_CCER_CC2NP_Pos 12458,987722
#define TIM_CCER_CC2NP_Msk 12459,987772
#define TIM_CCER_CC2NP 12460,987876
#define TIM_CCER_CC3E_Pos 12461,988016
#define TIM_CCER_CC3E_Msk 12462,988066
#define TIM_CCER_CC3E 12463,988170
#define TIM_CCER_CC3P_Pos 12464,988294
#define TIM_CCER_CC3P_Msk 12465,988344
#define TIM_CCER_CC3P 12466,988448
#define TIM_CCER_CC3NE_Pos 12467,988574
#define TIM_CCER_CC3NE_Msk 12468,988625
#define TIM_CCER_CC3NE 12469,988729
#define TIM_CCER_CC3NP_Pos 12470,988867
#define TIM_CCER_CC3NP_Msk 12471,988918
#define TIM_CCER_CC3NP 12472,989022
#define TIM_CCER_CC4E_Pos 12473,989162
#define TIM_CCER_CC4E_Msk 12474,989213
#define TIM_CCER_CC4E 12475,989317
#define TIM_CCER_CC4P_Pos 12476,989441
#define TIM_CCER_CC4P_Msk 12477,989492
#define TIM_CCER_CC4P 12478,989596
#define TIM_CCER_CC4NE_Pos 12479,989722
#define TIM_CCER_CC4NE_Msk 12480,989773
#define TIM_CCER_CC4NE 12481,989877
#define TIM_CCER_CC4NP_Pos 12482,990015
#define TIM_CCER_CC4NP_Msk 12483,990066
#define TIM_CCER_CC4NP 12484,990170
#define TIM_CCER_CC5E_Pos 12485,990310
#define TIM_CCER_CC5E_Msk 12486,990361
#define TIM_CCER_CC5E 12487,990465
#define TIM_CCER_CC5P_Pos 12488,990589
#define TIM_CCER_CC5P_Msk 12489,990640
#define TIM_CCER_CC5P 12490,990744
#define TIM_CCER_CC6E_Pos 12491,990870
#define TIM_CCER_CC6E_Msk 12492,990921
#define TIM_CCER_CC6E 12493,991025
#define TIM_CCER_CC6P_Pos 12494,991149
#define TIM_CCER_CC6P_Msk 12495,991200
#define TIM_CCER_CC6P 12496,991304
#define TIM_CNT_CNT_Pos 12499,991514
#define TIM_CNT_CNT_Msk 12500,991564
#define TIM_CNT_CNT 12501,991668
#define TIM_CNT_UIFCPY_Pos 12502,991774
#define TIM_CNT_UIFCPY_Msk 12503,991825
#define TIM_CNT_UIFCPY 12504,991929
#define TIM_PSC_PSC_Pos 12507,992148
#define TIM_PSC_PSC_Msk 12508,992198
#define TIM_PSC_PSC 12509,992302
#define TIM_ARR_ARR_Pos 12512,992494
#define TIM_ARR_ARR_Msk 12513,992544
#define TIM_ARR_ARR 12514,992648
#define TIM_RCR_REP_Pos 12517,992849
#define TIM_RCR_REP_Msk 12518,992899
#define TIM_RCR_REP 12519,993003
#define TIM_CCR1_CCR1_Pos 12522,993204
#define TIM_CCR1_CCR1_Msk 12523,993254
#define TIM_CCR1_CCR1 12524,993358
#define TIM_CCR2_CCR2_Pos 12527,993558
#define TIM_CCR2_CCR2_Msk 12528,993608
#define TIM_CCR2_CCR2 12529,993712
#define TIM_CCR3_CCR3_Pos 12532,993912
#define TIM_CCR3_CCR3_Msk 12533,993962
#define TIM_CCR3_CCR3 12534,994066
#define TIM_CCR4_CCR4_Pos 12537,994266
#define TIM_CCR4_CCR4_Msk 12538,994316
#define TIM_CCR4_CCR4 12539,994420
#define TIM_CCR5_CCR5_Pos 12542,994620
#define TIM_CCR5_CCR5_Msk 12543,994670
#define TIM_CCR5_CCR5 12544,994774
#define TIM_CCR5_GC5C1_Pos 12545,994890
#define TIM_CCR5_GC5C1_Msk 12546,994941
#define TIM_CCR5_GC5C1 12547,995045
#define TIM_CCR5_GC5C2_Pos 12548,995167
#define TIM_CCR5_GC5C2_Msk 12549,995218
#define TIM_CCR5_GC5C2 12550,995322
#define TIM_CCR5_GC5C3_Pos 12551,995444
#define TIM_CCR5_GC5C3_Msk 12552,995495
#define TIM_CCR5_GC5C3 12553,995599
#define TIM_CCR6_CCR6_Pos 12556,995805
#define TIM_CCR6_CCR6_Msk 12557,995855
#define TIM_CCR6_CCR6 12558,995959
#define TIM_BDTR_DTG_Pos 12561,996159
#define TIM_BDTR_DTG_Msk 12562,996209
#define TIM_BDTR_DTG 12563,996313
#define TIM_BDTR_DTG_0 12564,996448
#define TIM_BDTR_DTG_1 12565,996552
#define TIM_BDTR_DTG_2 12566,996656
#define TIM_BDTR_DTG_3 12567,996760
#define TIM_BDTR_DTG_4 12568,996864
#define TIM_BDTR_DTG_5 12569,996968
#define TIM_BDTR_DTG_6 12570,997072
#define TIM_BDTR_DTG_7 12571,997176
#define TIM_BDTR_LOCK_Pos 12572,997280
#define TIM_BDTR_LOCK_Msk 12573,997330
#define TIM_BDTR_LOCK 12574,997434
#define TIM_BDTR_LOCK_0 12575,997562
#define TIM_BDTR_LOCK_1 12576,997666
#define TIM_BDTR_OSSI_Pos 12577,997770
#define TIM_BDTR_OSSI_Msk 12578,997821
#define TIM_BDTR_OSSI 12579,997925
#define TIM_BDTR_OSSR_Pos 12580,998051
#define TIM_BDTR_OSSR_Msk 12581,998102
#define TIM_BDTR_OSSR 12582,998206
#define TIM_BDTR_BKE_Pos 12583,998331
#define TIM_BDTR_BKE_Msk 12584,998382
#define TIM_BDTR_BKE 12585,998486
#define TIM_BDTR_BKP_Pos 12586,998603
#define TIM_BDTR_BKP_Msk 12587,998654
#define TIM_BDTR_BKP 12588,998758
#define TIM_BDTR_AOE_Pos 12589,998877
#define TIM_BDTR_AOE_Msk 12590,998928
#define TIM_BDTR_AOE 12591,999032
#define TIM_BDTR_MOE_Pos 12592,999148
#define TIM_BDTR_MOE_Msk 12593,999199
#define TIM_BDTR_MOE 12594,999303
#define TIM_BDTR_BKF_Pos 12595,999414
#define TIM_BDTR_BKF_Msk 12596,999465
#define TIM_BDTR_BKF 12597,999569
#define TIM_BDTR_BK2F_Pos 12598,999686
#define TIM_BDTR_BK2F_Msk 12599,999737
#define TIM_BDTR_BK2F 12600,999841
#define TIM_BDTR_BK2E_Pos 12601,999958
#define TIM_BDTR_BK2E_Msk 12602,1000009
#define TIM_BDTR_BK2E 12603,1000113
#define TIM_BDTR_BK2P_Pos 12604,1000230
#define TIM_BDTR_BK2P_Msk 12605,1000281
#define TIM_BDTR_BK2P 12606,1000385
#define TIM_BDTR_BKDSRM_Pos 12607,1000504
#define TIM_BDTR_BKDSRM_Msk 12608,1000555
#define TIM_BDTR_BKDSRM 12609,1000659
#define TIM_BDTR_BK2DSRM_Pos 12610,1000777
#define TIM_BDTR_BK2DSRM_Msk 12611,1000828
#define TIM_BDTR_BK2DSRM 12612,1000932
#define TIM_BDTR_BKBID_Pos 12613,1001051
#define TIM_BDTR_BKBID_Msk 12614,1001102
#define TIM_BDTR_BKBID 12615,1001206
#define TIM_BDTR_BK2BID_Pos 12616,1001318
#define TIM_BDTR_BK2BID_Msk 12617,1001369
#define TIM_BDTR_BK2BID 12618,1001473
#define TIM_DCR_DBA_Pos 12621,1001670
#define TIM_DCR_DBA_Msk 12622,1001720
#define TIM_DCR_DBA 12623,1001824
#define TIM_DCR_DBA_0 12624,1001949
#define TIM_DCR_DBA_1 12625,1002053
#define TIM_DCR_DBA_2 12626,1002157
#define TIM_DCR_DBA_3 12627,1002261
#define TIM_DCR_DBA_4 12628,1002365
#define TIM_DCR_DBL_Pos 12629,1002469
#define TIM_DCR_DBL_Msk 12630,1002519
#define TIM_DCR_DBL 12631,1002623
#define TIM_DCR_DBL_0 12632,1002748
#define TIM_DCR_DBL_1 12633,1002852
#define TIM_DCR_DBL_2 12634,1002956
#define TIM_DCR_DBL_3 12635,1003060
#define TIM_DCR_DBL_4 12636,1003164
#define TIM_DCR_DBSS_Pos 12637,1003268
#define TIM_DCR_DBSS_Msk 12638,1003319
#define TIM_DCR_DBSS 12639,1003423
#define TIM_DCR_DBSS_0 12640,1003561
#define TIM_DCR_DBSS_1 12641,1003665
#define TIM_DCR_DBSS_2 12642,1003769
#define TIM_DCR_DBSS_3 12643,1003873
#define TIM1_AF1_BKINE_Pos 12646,1004061
#define TIM1_AF1_BKINE_Msk 12647,1004111
#define TIM1_AF1_BKINE 12648,1004215
#define TIM1_AF1_BKCMP1E_Pos 12649,1004329
#define TIM1_AF1_BKCMP1E_Msk 12650,1004379
#define TIM1_AF1_BKCMP1E 12651,1004483
#define TIM1_AF1_BKCMP2E_Pos 12652,1004592
#define TIM1_AF1_BKCMP2E_Msk 12653,1004642
#define TIM1_AF1_BKCMP2E 12654,1004746
#define TIM1_AF1_BKDF1BK0E_Pos 12655,1004855
#define TIM1_AF1_BKDF1BK0E_Msk 12656,1004905
#define TIM1_AF1_BKDF1BK0E 12657,1005009
#define TIM1_AF1_BKINP_Pos 12658,1005155
#define TIM1_AF1_BKINP_Msk 12659,1005205
#define TIM1_AF1_BKINP 12660,1005309
#define TIM1_AF1_BKCMP1P_Pos 12661,1005425
#define TIM1_AF1_BKCMP1P_Msk 12662,1005476
#define TIM1_AF1_BKCMP1P 12663,1005580
#define TIM1_AF1_BKCMP2P_Pos 12664,1005697
#define TIM1_AF1_BKCMP2P_Msk 12665,1005748
#define TIM1_AF1_BKCMP2P 12666,1005852
#define TIM1_AF1_ETRSEL_Pos 12667,1005969
#define TIM1_AF1_ETRSEL_Msk 12668,1006020
#define TIM1_AF1_ETRSEL 12669,1006124
#define TIM1_AF1_ETRSEL_0 12670,1006261
#define TIM1_AF1_ETRSEL_1 12671,1006365
#define TIM1_AF1_ETRSEL_2 12672,1006469
#define TIM1_AF1_ETRSEL_3 12673,1006573
#define TIM1_AF2_BK2INE_Pos 12676,1006763
#define TIM1_AF2_BK2INE_Msk 12677,1006813
#define TIM1_AF2_BK2INE 12678,1006917
#define TIM1_AF2_BK2CMP1E_Pos 12679,1007032
#define TIM1_AF2_BK2CMP1E_Msk 12680,1007082
#define TIM1_AF2_BK2CMP1E 12681,1007186
#define TIM1_AF2_BK2CMP2E_Pos 12682,1007296
#define TIM1_AF2_BK2CMP2E_Msk 12683,1007346
#define TIM1_AF2_BK2CMP2E 12684,1007450
#define TIM1_AF2_BK2DF1BK1E_Pos 12685,1007560
#define TIM1_AF2_BK2DF1BK1E_Msk 12686,1007610
#define TIM1_AF2_BK2DF1BK1E 12687,1007714
#define TIM1_AF2_BK2INP_Pos 12688,1007861
#define TIM1_AF2_BK2INP_Msk 12689,1007911
#define TIM1_AF2_BK2INP 12690,1008015
#define TIM1_AF2_BK2CMP1P_Pos 12691,1008132
#define TIM1_AF2_BK2CMP1P_Msk 12692,1008183
#define TIM1_AF2_BK2CMP1P 12693,1008287
#define TIM1_AF2_BK2CMP2P_Pos 12694,1008405
#define TIM1_AF2_BK2CMP2P_Msk 12695,1008456
#define TIM1_AF2_BK2CMP2P 12696,1008560
#define TIM1_AF2_OCRSEL_Pos 12697,1008678
#define TIM1_AF2_OCRSEL_Msk 12698,1008729
#define TIM1_AF2_OCRSEL 12699,1008833
#define TIM1_AF2_OCRSEL_0 12700,1008952
#define TIM_OR1_RTCPREEN_Pos 12703,1009141
#define TIM_OR1_RTCPREEN_Msk 12704,1009192
#define TIM_OR1_RTCPREEN 12705,1009299
#define TIM_TISEL_TI1SEL_Pos 12708,1009508
#define TIM_TISEL_TI1SEL_Msk 12709,1009558
#define TIM_TISEL_TI1SEL 12710,1009662
#define TIM_TISEL_TI1SEL_0 12711,1009785
#define TIM_TISEL_TI1SEL_1 12712,1009889
#define TIM_TISEL_TI1SEL_2 12713,1009993
#define TIM_TISEL_TI1SEL_3 12714,1010097
#define TIM_TISEL_TI2SEL_Pos 12715,1010201
#define TIM_TISEL_TI2SEL_Msk 12716,1010251
#define TIM_TISEL_TI2SEL 12717,1010355
#define TIM_TISEL_TI2SEL_0 12718,1010478
#define TIM_TISEL_TI2SEL_1 12719,1010582
#define TIM_TISEL_TI2SEL_2 12720,1010686
#define TIM_TISEL_TI2SEL_3 12721,1010790
#define TIM_TISEL_TI3SEL_Pos 12722,1010894
#define TIM_TISEL_TI3SEL_Msk 12723,1010945
#define TIM_TISEL_TI3SEL 12724,1011049
#define TIM_TISEL_TI3SEL_0 12725,1011172
#define TIM_TISEL_TI3SEL_1 12726,1011276
#define TIM_TISEL_TI3SEL_2 12727,1011380
#define TIM_TISEL_TI3SEL_3 12728,1011484
#define TIM_TISEL_TI4SEL_Pos 12729,1011588
#define TIM_TISEL_TI4SEL_Msk 12730,1011639
#define TIM_TISEL_TI4SEL 12731,1011743
#define TIM_TISEL_TI4SEL_0 12732,1011866
#define TIM_TISEL_TI4SEL_1 12733,1011970
#define TIM_TISEL_TI4SEL_2 12734,1012074
#define TIM_TISEL_TI4SEL_3 12735,1012178
#define TIM_DTR2_DTGF_Pos 12738,1012368
#define TIM_DTR2_DTGF_Msk 12739,1012418
#define TIM_DTR2_DTGF 12740,1012522
#define TIM_DTR2_DTGF_0 12741,1012668
#define TIM_DTR2_DTGF_1 12742,1012772
#define TIM_DTR2_DTGF_2 12743,1012876
#define TIM_DTR2_DTGF_3 12744,1012980
#define TIM_DTR2_DTGF_4 12745,1013084
#define TIM_DTR2_DTGF_5 12746,1013188
#define TIM_DTR2_DTGF_6 12747,1013292
#define TIM_DTR2_DTGF_7 12748,1013396
#define TIM_DTR2_DTAE_Pos 12749,1013500
#define TIM_DTR2_DTAE_Msk 12750,1013551
#define TIM_DTR2_DTAE 12751,1013655
#define TIM_DTR2_DTPE_Pos 12752,1013774
#define TIM_DTR2_DTPE_Msk 12753,1013825
#define TIM_DTR2_DTPE 12754,1013929
#define TIM_ECR_IE_Pos 12757,1014130
#define TIM_ECR_IE_Msk 12758,1014180
#define TIM_ECR_IE 12759,1014284
#define TIM_ECR_IDIR_Pos 12760,1014389
#define TIM_ECR_IDIR_Msk 12761,1014439
#define TIM_ECR_IDIR 12762,1014543
#define TIM_ECR_IDIR_0 12763,1014667
#define TIM_ECR_IDIR_1 12764,1014771
#define TIM_ECR_IBLK_Pos 12765,1014875
#define TIM_ECR_IBLK_Msk 12766,1014925
#define TIM_ECR_IBLK 12767,1015029
#define TIM_ECR_IBLK_0 12768,1015152
#define TIM_ECR_IBLK_1 12769,1015256
#define TIM_ECR_FIDX_Pos 12770,1015360
#define TIM_ECR_FIDX_Msk 12771,1015410
#define TIM_ECR_FIDX 12772,1015514
#define TIM_ECR_IPOS_Pos 12773,1015625
#define TIM_ECR_IPOS_Msk 12774,1015675
#define TIM_ECR_IPOS 12775,1015780
#define TIM_ECR_IPOS_0 12776,1015906
#define TIM_ECR_IPOS_1 12777,1016010
#define TIM_ECR_PW_Pos 12778,1016114
#define TIM_ECR_PW_Msk 12779,1016165
#define TIM_ECR_PW 12780,1016269
#define TIM_ECR_PW_0 12781,1016387
#define TIM_ECR_PW_1 12782,1016491
#define TIM_ECR_PW_2 12783,1016595
#define TIM_ECR_PW_3 12784,1016699
#define TIM_ECR_PW_4 12785,1016803
#define TIM_ECR_PW_5 12786,1016907
#define TIM_ECR_PW_6 12787,1017011
#define TIM_ECR_PW_7 12788,1017115
#define TIM_ECR_PWPRSC_Pos 12789,1017219
#define TIM_ECR_PWPRSC_Msk 12790,1017270
#define TIM_ECR_PWPRSC 12791,1017374
#define TIM_ECR_PWPRSC_0 12792,1017506
#define TIM_ECR_PWPRSC_1 12793,1017610
#define TIM_ECR_PWPRSC_2 12794,1017714
#define TIM_DMAR_DMAB_Pos 12797,1017902
#define TIM_DMAR_DMAB_Msk 12798,1017952
#define TIM_DMAR_DMAB 12799,1018056
#define LPTIM_ISR_CC1IF_Pos 12808,1018676
#define LPTIM_ISR_CC1IF_Msk 12809,1018726
#define LPTIM_ISR_CC1IF 12810,1018830
#define LPTIM_ISR_ARRM_Pos 12811,1018956
#define LPTIM_ISR_ARRM_Msk 12812,1019006
#define LPTIM_ISR_ARRM 12813,1019110
#define LPTIM_ISR_EXTTRIG_Pos 12814,1019220
#define LPTIM_ISR_EXTTRIG_Msk 12815,1019270
#define LPTIM_ISR_EXTTRIG 12816,1019374
#define LPTIM_ISR_CMP1OK_Pos 12817,1019495
#define LPTIM_ISR_CMP1OK_Msk 12818,1019545
#define LPTIM_ISR_CMP1OK 12819,1019649
#define LPTIM_ISR_ARROK_Pos 12820,1019771
#define LPTIM_ISR_ARROK_Msk 12821,1019821
#define LPTIM_ISR_ARROK 12822,1019925
#define LPTIM_ISR_UP_Pos 12823,1020048
#define LPTIM_ISR_UP_Msk 12824,1020098
#define LPTIM_ISR_UP 12825,1020202
#define LPTIM_ISR_DOWN_Pos 12826,1020331
#define LPTIM_ISR_DOWN_Msk 12827,1020381
#define LPTIM_ISR_DOWN 12828,1020485
#define LPTIM_ISR_UE_Pos 12829,1020614
#define LPTIM_ISR_UE_Msk 12830,1020664
#define LPTIM_ISR_UE 12831,1020768
#define LPTIM_ISR_REPOK_Pos 12832,1020874
#define LPTIM_ISR_REPOK_Msk 12833,1020924
#define LPTIM_ISR_REPOK 12834,1021028
#define LPTIM_ISR_CC2IF_Pos 12835,1021151
#define LPTIM_ISR_CC2IF_Msk 12836,1021201
#define LPTIM_ISR_CC2IF 12837,1021305
#define LPTIM_ISR_CC1OF_Pos 12838,1021431
#define LPTIM_ISR_CC1OF_Msk 12839,1021482
#define LPTIM_ISR_CC1OF 12840,1021586
#define LPTIM_ISR_CC2OF_Pos 12841,1021715
#define LPTIM_ISR_CC2OF_Msk 12842,1021766
#define LPTIM_ISR_CC2OF 12843,1021870
#define LPTIM_ISR_CMP2OK_Pos 12844,1021999
#define LPTIM_ISR_CMP2OK_Msk 12845,1022050
#define LPTIM_ISR_CMP2OK 12846,1022154
#define LPTIM_ISR_DIEROK_Pos 12847,1022276
#define LPTIM_ISR_DIEROK_Msk 12848,1022327
#define LPTIM_ISR_DIEROK 12849,1022431
#define LPTIM_ICR_CC1CF_Pos 12852,1022641
#define LPTIM_ICR_CC1CF_Msk 12853,1022691
#define LPTIM_ICR_CC1CF 12854,1022795
#define LPTIM_ICR_ARRMCF_Pos 12855,1022918
#define LPTIM_ICR_ARRMCF_Msk 12856,1022968
#define LPTIM_ICR_ARRMCF 12857,1023072
#define LPTIM_ICR_EXTTRIGCF_Pos 12858,1023193
#define LPTIM_ICR_EXTTRIGCF_Msk 12859,1023243
#define LPTIM_ICR_EXTTRIGCF 12860,1023347
#define LPTIM_ICR_CMP1OKCF_Pos 12861,1023479
#define LPTIM_ICR_CMP1OKCF_Msk 12862,1023529
#define LPTIM_ICR_CMP1OKCF 12863,1023633
#define LPTIM_ICR_ARROKCF_Pos 12864,1023766
#define LPTIM_ICR_ARROKCF_Msk 12865,1023816
#define LPTIM_ICR_ARROKCF 12866,1023920
#define LPTIM_ICR_UPCF_Pos 12867,1024054
#define LPTIM_ICR_UPCF_Msk 12868,1024104
#define LPTIM_ICR_UPCF 12869,1024208
#define LPTIM_ICR_DOWNCF_Pos 12870,1024348
#define LPTIM_ICR_DOWNCF_Msk 12871,1024398
#define LPTIM_ICR_DOWNCF 12872,1024502
#define LPTIM_ICR_UECF_Pos 12873,1024642
#define LPTIM_ICR_UECF_Msk 12874,1024692
#define LPTIM_ICR_UECF 12875,1024796
#define LPTIM_ICR_REPOKCF_Pos 12876,1024913
#define LPTIM_ICR_REPOKCF_Msk 12877,1024963
#define LPTIM_ICR_REPOKCF 12878,1025067
#define LPTIM_ICR_CC2CF_Pos 12879,1025201
#define LPTIM_ICR_CC2CF_Msk 12880,1025251
#define LPTIM_ICR_CC2CF 12881,1025355
#define LPTIM_ICR_CC1OCF_Pos 12882,1025478
#define LPTIM_ICR_CC1OCF_Msk 12883,1025529
#define LPTIM_ICR_CC1OCF 12884,1025633
#define LPTIM_ICR_CC2OCF_Pos 12885,1025768
#define LPTIM_ICR_CC2OCF_Msk 12886,1025819
#define LPTIM_ICR_CC2OCF 12887,1025923
#define LPTIM_ICR_CMP2OKCF_Pos 12888,1026058
#define LPTIM_ICR_CMP2OKCF_Msk 12889,1026109
#define LPTIM_ICR_CMP2OKCF 12890,1026213
#define LPTIM_ICR_DIEROKCF_Pos 12891,1026346
#define LPTIM_ICR_DIEROKCF_Msk 12892,1026397
#define LPTIM_ICR_DIEROKCF 12893,1026501
#define LPTIM_DIER_CC1IE_Pos 12896,1026725
#define LPTIM_DIER_CC1IE_Msk 12897,1026775
#define LPTIM_DIER_CC1IE 12898,1026879
#define LPTIM_DIER_ARRMIE_Pos 12899,1027005
#define LPTIM_DIER_ARRMIE_Msk 12900,1027055
#define LPTIM_DIER_ARRMIE 12901,1027159
#define LPTIM_DIER_EXTTRIGIE_Pos 12902,1027286
#define LPTIM_DIER_EXTTRIGIE_Msk 12903,1027336
#define LPTIM_DIER_EXTTRIGIE 12904,1027440
#define LPTIM_DIER_CMP1OKIE_Pos 12905,1027578
#define LPTIM_DIER_CMP1OKIE_Msk 12906,1027628
#define LPTIM_DIER_CMP1OKIE 12907,1027732
#define LPTIM_DIER_ARROKIE_Pos 12908,1027871
#define LPTIM_DIER_ARROKIE_Msk 12909,1027921
#define LPTIM_DIER_ARROKIE 12910,1028025
#define LPTIM_DIER_UPIE_Pos 12911,1028165
#define LPTIM_DIER_UPIE_Msk 12912,1028215
#define LPTIM_DIER_UPIE 12913,1028319
#define LPTIM_DIER_DOWNIE_Pos 12914,1028465
#define LPTIM_DIER_DOWNIE_Msk 12915,1028515
#define LPTIM_DIER_DOWNIE 12916,1028619
#define LPTIM_DIER_UEIE_Pos 12917,1028765
#define LPTIM_DIER_UEIE_Msk 12918,1028815
#define LPTIM_DIER_UEIE 12919,1028919
#define LPTIM_DIER_REPOKIE_Pos 12920,1029042
#define LPTIM_DIER_REPOKIE_Msk 12921,1029092
#define LPTIM_DIER_REPOKIE 12922,1029196
#define LPTIM_DIER_CC2IE_Pos 12923,1029336
#define LPTIM_DIER_CC2IE_Msk 12924,1029386
#define LPTIM_DIER_CC2IE 12925,1029490
#define LPTIM_DIER_CC1OIE_Pos 12926,1029628
#define LPTIM_DIER_CC1OIE_Msk 12927,1029679
#define LPTIM_DIER_CC1OIE 12928,1029783
#define LPTIM_DIER_CC2OIE_Pos 12929,1029924
#define LPTIM_DIER_CC2OIE_Msk 12930,1029975
#define LPTIM_DIER_CC2OIE 12931,1030079
#define LPTIM_DIER_CC1DE_Pos 12932,1030220
#define LPTIM_DIER_CC1DE_Msk 12933,1030271
#define LPTIM_DIER_CC1DE 12934,1030375
#define LPTIM_DIER_CMP2OKIE_Pos 12935,1030505
#define LPTIM_DIER_CMP2OKIE_Msk 12936,1030556
#define LPTIM_DIER_CMP2OKIE 12937,1030660
#define LPTIM_DIER_UEDE_Pos 12938,1030799
#define LPTIM_DIER_UEDE_Msk 12939,1030850
#define LPTIM_DIER_UEDE 12940,1030954
#define LPTIM_DIER_CC2DE_Pos 12941,1031079
#define LPTIM_DIER_CC2DE_Msk 12942,1031130
#define LPTIM_DIER_CC2DE 12943,1031234
#define LPTIM_CFGR_CKSEL_Pos 12946,1031448
#define LPTIM_CFGR_CKSEL_Msk 12947,1031498
#define LPTIM_CFGR_CKSEL 12948,1031602
#define LPTIM_CFGR_CKPOL_Pos 12949,1031710
#define LPTIM_CFGR_CKPOL_Msk 12950,1031760
#define LPTIM_CFGR_CKPOL 12951,1031864
#define LPTIM_CFGR_CKPOL_0 12952,1031990
#define LPTIM_CFGR_CKPOL_1 12953,1032094
#define LPTIM_CFGR_CKFLT_Pos 12954,1032198
#define LPTIM_CFGR_CKFLT_Msk 12955,1032248
#define LPTIM_CFGR_CKFLT 12956,1032352
#define LPTIM_CFGR_CKFLT_0 12957,1032510
#define LPTIM_CFGR_CKFLT_1 12958,1032614
#define LPTIM_CFGR_TRGFLT_Pos 12959,1032718
#define LPTIM_CFGR_TRGFLT_Msk 12960,1032768
#define LPTIM_CFGR_TRGFLT 12961,1032872
#define LPTIM_CFGR_TRGFLT_0 12962,1033024
#define LPTIM_CFGR_TRGFLT_1 12963,1033128
#define LPTIM_CFGR_PRESC_Pos 12964,1033232
#define LPTIM_CFGR_PRESC_Msk 12965,1033282
#define LPTIM_CFGR_PRESC 12966,1033386
#define LPTIM_CFGR_PRESC_0 12967,1033513
#define LPTIM_CFGR_PRESC_1 12968,1033617
#define LPTIM_CFGR_PRESC_2 12969,1033721
#define LPTIM_CFGR_TRIGSEL_Pos 12970,1033825
#define LPTIM_CFGR_TRIGSEL_Msk 12971,1033876
#define LPTIM_CFGR_TRIGSEL 12972,1033980
#define LPTIM_CFGR_TRIGSEL_0 12973,1034111
#define LPTIM_CFGR_TRIGSEL_1 12974,1034215
#define LPTIM_CFGR_TRIGSEL_2 12975,1034319
#define LPTIM_CFGR_TRIGEN_Pos 12976,1034423
#define LPTIM_CFGR_TRIGEN_Msk 12977,1034474
#define LPTIM_CFGR_TRIGEN 12978,1034578
#define LPTIM_CFGR_TRIGEN_0 12979,1034718
#define LPTIM_CFGR_TRIGEN_1 12980,1034822
#define LPTIM_CFGR_TIMOUT_Pos 12981,1034926
#define LPTIM_CFGR_TIMOUT_Msk 12982,1034977
#define LPTIM_CFGR_TIMOUT 12983,1035081
#define LPTIM_CFGR_WAVE_Pos 12984,1035188
#define LPTIM_CFGR_WAVE_Msk 12985,1035239
#define LPTIM_CFGR_WAVE 12986,1035343
#define LPTIM_CFGR_WAVPOL_Pos 12987,1035451
#define LPTIM_CFGR_WAVPOL_Msk 12988,1035502
#define LPTIM_CFGR_WAVPOL 12989,1035606
#define LPTIM_CFGR_PRELOAD_Pos 12990,1035714
#define LPTIM_CFGR_PRELOAD_Msk 12991,1035765
#define LPTIM_CFGR_PRELOAD 12992,1035869
#define LPTIM_CFGR_COUNTMODE_Pos 12993,1035978
#define LPTIM_CFGR_COUNTMODE_Msk 12994,1036029
#define LPTIM_CFGR_COUNTMODE 12995,1036133
#define LPTIM_CFGR_ENC_Pos 12996,1036246
#define LPTIM_CFGR_ENC_Msk 12997,1036297
#define LPTIM_CFGR_ENC 12998,1036401
#define LPTIM_CR_ENABLE_Pos 13001,1036598
#define LPTIM_CR_ENABLE_Msk 13002,1036648
#define LPTIM_CR_ENABLE 13003,1036752
#define LPTIM_CR_SNGSTRT_Pos 13004,1036860
#define LPTIM_CR_SNGSTRT_Msk 13005,1036910
#define LPTIM_CR_SNGSTRT 13006,1037014
#define LPTIM_CR_CNTSTRT_Pos 13007,1037134
#define LPTIM_CR_CNTSTRT_Msk 13008,1037184
#define LPTIM_CR_CNTSTRT 13009,1037288
#define LPTIM_CR_COUNTRST_Pos 13010,1037412
#define LPTIM_CR_COUNTRST_Msk 13011,1037462
#define LPTIM_CR_COUNTRST 13012,1037566
#define LPTIM_CR_RSTARE_Pos 13013,1037698
#define LPTIM_CR_RSTARE_Msk 13014,1037748
#define LPTIM_CR_RSTARE 13015,1037852
#define LPTIM_CCR1_CCR1_Pos 13019,1038085
#define LPTIM_CCR1_CCR1_Msk 13020,1038135
#define LPTIM_CCR1_CCR1 13021,1038239
#define LPTIM_ARR_ARR_Pos 13024,1038435
#define LPTIM_ARR_ARR_Msk 13025,1038485
#define LPTIM_ARR_ARR 13026,1038589
#define LPTIM_CNT_CNT_Pos 13029,1038787
#define LPTIM_CNT_CNT_Msk 13030,1038837
#define LPTIM_CNT_CNT 13031,1038941
#define LPTIM_CFGR2_IN1SEL_Pos 13034,1039135
#define LPTIM_CFGR2_IN1SEL_Msk 13035,1039185
#define LPTIM_CFGR2_IN1SEL 13036,1039289
#define LPTIM_CFGR2_IN1SEL_0 13037,1039417
#define LPTIM_CFGR2_IN1SEL_1 13038,1039521
#define LPTIM_CFGR2_IN2SEL_Pos 13039,1039625
#define LPTIM_CFGR2_IN2SEL_Msk 13040,1039675
#define LPTIM_CFGR2_IN2SEL 13041,1039779
#define LPTIM_CFGR2_IN2SEL_0 13042,1039907
#define LPTIM_CFGR2_IN2SEL_1 13043,1040011
#define LPTIM_CFGR2_IC1SEL_Pos 13044,1040115
#define LPTIM_CFGR2_IC1SEL_Msk 13045,1040166
#define LPTIM_CFGR2_IC1SEL 13046,1040270
#define LPTIM_CFGR2_IC1SEL_0 13047,1040382
#define LPTIM_CFGR2_IC1SEL_1 13048,1040486
#define LPTIM_CFGR2_IC2SEL_Pos 13049,1040590
#define LPTIM_CFGR2_IC2SEL_Msk 13050,1040641
#define LPTIM_CFGR2_IC2SEL 13051,1040745
#define LPTIM_CFGR2_IC2SEL_0 13052,1040857
#define LPTIM_CFGR2_IC2SEL_1 13053,1040961
#define LPTIM_RCR_REP_Pos 13056,1041149
#define LPTIM_RCR_REP_Msk 13057,1041199
#define LPTIM_RCR_REP 13058,1041303
#define LPTIM_CCMR1_CC1SEL_Pos 13061,1041506
#define LPTIM_CCMR1_CC1SEL_Msk 13062,1041556
#define LPTIM_CCMR1_CC1SEL 13063,1041660
#define LPTIM_CCMR1_CC1E_Pos 13064,1041781
#define LPTIM_CCMR1_CC1E_Msk 13065,1041831
#define LPTIM_CCMR1_CC1E 13066,1041935
#define LPTIM_CCMR1_CC1P_Pos 13067,1042060
#define LPTIM_CCMR1_CC1P_Msk 13068,1042110
#define LPTIM_CCMR1_CC1P 13069,1042214
#define LPTIM_CCMR1_CC1P_0 13070,1042341
#define LPTIM_CCMR1_CC1P_1 13071,1042445
#define LPTIM_CCMR1_IC1PSC_Pos 13072,1042549
#define LPTIM_CCMR1_IC1PSC_Msk 13073,1042599
#define LPTIM_CCMR1_IC1PSC 13074,1042703
#define LPTIM_CCMR1_IC1PSC_0 13075,1042822
#define LPTIM_CCMR1_IC1PSC_1 13076,1042926
#define LPTIM_CCMR1_IC1F_Pos 13077,1043030
#define LPTIM_CCMR1_IC1F_Msk 13078,1043081
#define LPTIM_CCMR1_IC1F 13079,1043185
#define LPTIM_CCMR1_IC1F_0 13080,1043301
#define LPTIM_CCMR1_IC1F_1 13081,1043405
#define LPTIM_CCMR1_CC2SEL_Pos 13082,1043509
#define LPTIM_CCMR1_CC2SEL_Msk 13083,1043560
#define LPTIM_CCMR1_CC2SEL 13084,1043664
#define LPTIM_CCMR1_CC2E_Pos 13085,1043785
#define LPTIM_CCMR1_CC2E_Msk 13086,1043836
#define LPTIM_CCMR1_CC2E 13087,1043940
#define LPTIM_CCMR1_CC2P_Pos 13088,1044065
#define LPTIM_CCMR1_CC2P_Msk 13089,1044116
#define LPTIM_CCMR1_CC2P 13090,1044220
#define LPTIM_CCMR1_CC2P_0 13091,1044347
#define LPTIM_CCMR1_CC2P_1 13092,1044451
#define LPTIM_CCMR1_IC2PSC_Pos 13093,1044555
#define LPTIM_CCMR1_IC2PSC_Msk 13094,1044606
#define LPTIM_CCMR1_IC2PSC 13095,1044710
#define LPTIM_CCMR1_IC2PSC_0 13096,1044829
#define LPTIM_CCMR1_IC2PSC_1 13097,1044933
#define LPTIM_CCMR1_IC2F_Pos 13098,1045037
#define LPTIM_CCMR1_IC2F_Msk 13099,1045088
#define LPTIM_CCMR1_IC2F 13100,1045192
#define LPTIM_CCMR1_IC2F_0 13101,1045308
#define LPTIM_CCMR1_IC2F_1 13102,1045412
#define LPTIM_CCR2_CCR2_Pos 13105,1045600
#define LPTIM_CCR2_CCR2_Msk 13106,1045650
#define LPTIM_CCR2_CCR2 13107,1045754
#define PSSI_CR_CKPOL_Pos 13115,1046360
#define PSSI_CR_CKPOL_Msk 13116,1046410
#define PSSI_CR_CKPOL 13117,1046514
#define PSSI_CR_DEPOL_Pos 13118,1046636
#define PSSI_CR_DEPOL_Msk 13119,1046686
#define PSSI_CR_DEPOL 13120,1046790
#define PSSI_CR_RDYPOL_Pos 13121,1046905
#define PSSI_CR_RDYPOL_Msk 13122,1046955
#define PSSI_CR_RDYPOL 13123,1047059
#define PSSI_CR_EDM_Pos 13124,1047167
#define PSSI_CR_EDM_Msk 13125,1047218
#define PSSI_CR_EDM 13126,1047322
#define PSSI_CR_ENABLE_Pos 13127,1047434
#define PSSI_CR_ENABLE_Msk 13128,1047485
#define PSSI_CR_ENABLE 13129,1047589
#define PSSI_CR_DERDYCFG_Pos 13130,1047694
#define PSSI_CR_DERDYCFG_Msk 13131,1047745
#define PSSI_CR_DERDYCFG 13132,1047849
#define PSSI_CR_DMAEN_Pos 13133,1047978
#define PSSI_CR_DMAEN_Msk 13134,1048029
#define PSSI_CR_DMAEN 13135,1048133
#define PSSI_CR_OUTEN_Pos 13136,1048237
#define PSSI_CR_OUTEN_Msk 13137,1048288
#define PSSI_CR_OUTEN 13138,1048392
#define PSSI_SR_RTT4B_Pos 13141,1048594
#define PSSI_SR_RTT4B_Msk 13142,1048644
#define PSSI_SR_RTT4B 13143,1048748
#define PSSI_SR_RTT1B_Pos 13144,1048870
#define PSSI_SR_RTT1B_Msk 13145,1048920
#define PSSI_SR_RTT1B 13146,1049024
#define PSSI_RIS_OVR_RIS_Pos 13149,1049229
#define PSSI_RIS_OVR_RIS_Msk 13150,1049279
#define PSSI_RIS_OVR_RIS 13151,1049383
#define PSSI_IER_OVR_IE_Pos 13154,1049611
#define PSSI_IER_OVR_IE_Msk 13155,1049661
#define PSSI_IER_OVR_IE 13156,1049765
#define PSSI_MIS_OVR_MIS_Pos 13159,1049989
#define PSSI_MIS_OVR_MIS_Msk 13160,1050039
#define PSSI_MIS_OVR_MIS 13161,1050143
#define PSSI_ICR_OVR_ISC_Pos 13164,1050374
#define PSSI_ICR_OVR_ISC_Msk 13165,1050424
#define PSSI_ICR_OVR_ISC 13166,1050528
#define PSSI_DR_DR_Pos 13169,1050757
#define PSSI_DR_DR_Msk 13170,1050807
#define PSSI_DR_DR 13171,1050910
#define SDMMC_POWER_PWRCTRL_Pos 13180,1051515
#define SDMMC_POWER_PWRCTRL_Msk 13181,1051565
#define SDMMC_POWER_PWRCTRL 13182,1051669
#define SDMMC_POWER_PWRCTRL_0 13183,1051807
#define SDMMC_POWER_PWRCTRL_1 13184,1051911
#define SDMMC_POWER_VSWITCH_Pos 13185,1052015
#define SDMMC_POWER_VSWITCH_Msk 13186,1052065
#define SDMMC_POWER_VSWITCH 13187,1052169
#define SDMMC_POWER_VSWITCHEN_Pos 13188,1052291
#define SDMMC_POWER_VSWITCHEN_Msk 13189,1052341
#define SDMMC_POWER_VSWITCHEN 13190,1052445
#define SDMMC_POWER_DIRPOL_Pos 13191,1052569
#define SDMMC_POWER_DIRPOL_Msk 13192,1052619
#define SDMMC_POWER_DIRPOL 13193,1052723
#define SDMMC_CLKCR_CLKDIV_Pos 13196,1052954
#define SDMMC_CLKCR_CLKDIV_Msk 13197,1053004
#define SDMMC_CLKCR_CLKDIV 13198,1053108
#define SDMMC_CLKCR_PWRSAV_Pos 13199,1053232
#define SDMMC_CLKCR_PWRSAV_Msk 13200,1053283
#define SDMMC_CLKCR_PWRSAV 13201,1053387
#define SDMMC_CLKCR_WIDBUS_Pos 13202,1053511
#define SDMMC_CLKCR_WIDBUS_Msk 13203,1053562
#define SDMMC_CLKCR_WIDBUS 13204,1053666
#define SDMMC_CLKCR_WIDBUS_0 13205,1053802
#define SDMMC_CLKCR_WIDBUS_1 13206,1053906
#define SDMMC_CLKCR_NEGEDGE_Pos 13207,1054010
#define SDMMC_CLKCR_NEGEDGE_Msk 13208,1054061
#define SDMMC_CLKCR_NEGEDGE 13209,1054165
#define SDMMC_CLKCR_HWFC_EN_Pos 13210,1054290
#define SDMMC_CLKCR_HWFC_EN_Msk 13211,1054341
#define SDMMC_CLKCR_HWFC_EN 13212,1054445
#define SDMMC_CLKCR_DDR_Pos 13213,1054570
#define SDMMC_CLKCR_DDR_Msk 13214,1054621
#define SDMMC_CLKCR_DDR 13215,1054725
#define SDMMC_CLKCR_BUSSPEED_Pos 13216,1054850
#define SDMMC_CLKCR_BUSSPEED_Msk 13217,1054901
#define SDMMC_CLKCR_BUSSPEED 13218,1055005
#define SDMMC_CLKCR_SELCLKRX_Pos 13219,1055130
#define SDMMC_CLKCR_SELCLKRX_Msk 13220,1055181
#define SDMMC_CLKCR_SELCLKRX 13221,1055285
#define SDMMC_CLKCR_SELCLKRX_0 13222,1055422
#define SDMMC_CLKCR_SELCLKRX_1 13223,1055526
#define SDMMC_ARG_CMDARG_Pos 13226,1055715
#define SDMMC_ARG_CMDARG_Msk 13227,1055765
#define SDMMC_ARG_CMDARG 13228,1055869
#define SDMMC_CMD_CMDINDEX_Pos 13231,1056063
#define SDMMC_CMD_CMDINDEX_Msk 13232,1056113
#define SDMMC_CMD_CMDINDEX 13233,1056217
#define SDMMC_CMD_CMDTRANS_Pos 13234,1056353
#define SDMMC_CMD_CMDTRANS_Msk 13235,1056403
#define SDMMC_CMD_CMDTRANS 13236,1056507
#define SDMMC_CMD_CMDSTOP_Pos 13237,1056643
#define SDMMC_CMD_CMDSTOP_Msk 13238,1056693
#define SDMMC_CMD_CMDSTOP 13239,1056797
#define SDMMC_CMD_WAITRESP_Pos 13240,1056933
#define SDMMC_CMD_WAITRESP_Msk 13241,1056983
#define SDMMC_CMD_WAITRESP 13242,1057087
#define SDMMC_CMD_WAITRESP_0 13243,1057223
#define SDMMC_CMD_WAITRESP_1 13244,1057327
#define SDMMC_CMD_WAITINT_Pos 13245,1057431
#define SDMMC_CMD_WAITINT_Msk 13246,1057482
#define SDMMC_CMD_WAITINT 13247,1057586
#define SDMMC_CMD_WAITPEND_Pos 13248,1057741
#define SDMMC_CMD_WAITPEND_Msk 13249,1057792
#define SDMMC_CMD_WAITPEND 13250,1057896
#define SDMMC_CMD_CPSMEN_Pos 13251,1058051
#define SDMMC_CMD_CPSMEN_Msk 13252,1058102
#define SDMMC_CMD_CPSMEN 13253,1058206
#define SDMMC_CMD_DTHOLD_Pos 13254,1058361
#define SDMMC_CMD_DTHOLD_Msk 13255,1058412
#define SDMMC_CMD_DTHOLD 13256,1058516
#define SDMMC_CMD_BOOTMODE_Pos 13257,1058671
#define SDMMC_CMD_BOOTMODE_Msk 13258,1058722
#define SDMMC_CMD_BOOTMODE 13259,1058826
#define SDMMC_CMD_BOOTEN_Pos 13260,1058981
#define SDMMC_CMD_BOOTEN_Msk 13261,1059032
#define SDMMC_CMD_BOOTEN 13262,1059136
#define SDMMC_CMD_CMDSUSPEND_Pos 13263,1059291
#define SDMMC_CMD_CMDSUSPEND_Msk 13264,1059342
#define SDMMC_CMD_CMDSUSPEND 13265,1059446
#define SDMMC_RESPCMD_RESPCMD_Pos 13268,1059686
#define SDMMC_RESPCMD_RESPCMD_Msk 13269,1059736
#define SDMMC_RESPCMD_RESPCMD 13270,1059840
#define SDMMC_RESP1_CARDSTATUS1_Pos 13273,1060040
#define SDMMC_RESP1_CARDSTATUS1_Msk 13274,1060090
#define SDMMC_RESP1_CARDSTATUS1 13275,1060200
#define SDMMC_RESP2_CARDSTATUS2_Pos 13278,1060389
#define SDMMC_RESP2_CARDSTATUS2_Msk 13279,1060439
#define SDMMC_RESP2_CARDSTATUS2 13280,1060549
#define SDMMC_RESP3_CARDSTATUS3_Pos 13283,1060738
#define SDMMC_RESP3_CARDSTATUS3_Msk 13284,1060788
#define SDMMC_RESP3_CARDSTATUS3 13285,1060898
#define SDMMC_RESP4_CARDSTATUS4_Pos 13288,1061087
#define SDMMC_RESP4_CARDSTATUS4_Msk 13289,1061137
#define SDMMC_RESP4_CARDSTATUS4 13290,1061247
#define SDMMC_DTIMER_DATATIME_Pos 13293,1061436
#define SDMMC_DTIMER_DATATIME_Msk 13294,1061486
#define SDMMC_DTIMER_DATATIME 13295,1061594
#define SDMMC_DLEN_DATALENGTH_Pos 13298,1061792
#define SDMMC_DLEN_DATALENGTH_Msk 13299,1061842
#define SDMMC_DLEN_DATALENGTH 13300,1061949
#define SDMMC_DCTRL_DTEN_Pos 13303,1062147
#define SDMMC_DCTRL_DTEN_Msk 13304,1062197
#define SDMMC_DCTRL_DTEN 13305,1062301
#define SDMMC_DCTRL_DTDIR_Pos 13306,1062434
#define SDMMC_DCTRL_DTDIR_Msk 13307,1062484
#define SDMMC_DCTRL_DTDIR 13308,1062588
#define SDMMC_DCTRL_DTMODE_Pos 13309,1062721
#define SDMMC_DCTRL_DTMODE_Msk 13310,1062771
#define SDMMC_DCTRL_DTMODE 13311,1062875
#define SDMMC_DCTRL_DTMODE_0 13312,1063008
#define SDMMC_DCTRL_DTMODE_1 13313,1063112
#define SDMMC_DCTRL_DBLOCKSIZE_Pos 13314,1063216
#define SDMMC_DCTRL_DBLOCKSIZE_Msk 13315,1063266
#define SDMMC_DCTRL_DBLOCKSIZE 13316,1063370
#define SDMMC_DCTRL_DBLOCKSIZE_0 13317,1063501
#define SDMMC_DCTRL_DBLOCKSIZE_1 13318,1063605
#define SDMMC_DCTRL_DBLOCKSIZE_2 13319,1063709
#define SDMMC_DCTRL_DBLOCKSIZE_3 13320,1063813
#define SDMMC_DCTRL_RWSTART_Pos 13321,1063917
#define SDMMC_DCTRL_RWSTART_Msk 13322,1063967
#define SDMMC_DCTRL_RWSTART 13323,1064071
#define SDMMC_DCTRL_RWSTOP_Pos 13324,1064211
#define SDMMC_DCTRL_RWSTOP_Msk 13325,1064261
#define SDMMC_DCTRL_RWSTOP 13326,1064365
#define SDMMC_DCTRL_RWMOD_Pos 13327,1064505
#define SDMMC_DCTRL_RWMOD_Msk 13328,1064556
#define SDMMC_DCTRL_RWMOD 13329,1064660
#define SDMMC_DCTRL_SDIOEN_Pos 13330,1064800
#define SDMMC_DCTRL_SDIOEN_Msk 13331,1064851
#define SDMMC_DCTRL_SDIOEN 13332,1064955
#define SDMMC_DCTRL_BOOTACKEN_Pos 13333,1065095
#define SDMMC_DCTRL_BOOTACKEN_Msk 13334,1065146
#define SDMMC_DCTRL_BOOTACKEN 13335,1065250
#define SDMMC_DCTRL_FIFORST_Pos 13336,1065390
#define SDMMC_DCTRL_FIFORST_Msk 13337,1065441
#define SDMMC_DCTRL_FIFORST 13338,1065545
#define SDMMC_DCOUNT_DATACOUNT_Pos 13341,1065770
#define SDMMC_DCOUNT_DATACOUNT_Msk 13342,1065820
#define SDMMC_DCOUNT_DATACOUNT 13343,1065928
#define SDMMC_STA_CCRCFAIL_Pos 13346,1066122
#define SDMMC_STA_CCRCFAIL_Msk 13347,1066172
#define SDMMC_STA_CCRCFAIL 13348,1066276
#define SDMMC_STA_DCRCFAIL_Pos 13349,1066414
#define SDMMC_STA_DCRCFAIL_Msk 13350,1066464
#define SDMMC_STA_DCRCFAIL 13351,1066568
#define SDMMC_STA_CTIMEOUT_Pos 13352,1066706
#define SDMMC_STA_CTIMEOUT_Msk 13353,1066756
#define SDMMC_STA_CTIMEOUT 13354,1066860
#define SDMMC_STA_DTIMEOUT_Pos 13355,1066998
#define SDMMC_STA_DTIMEOUT_Msk 13356,1067048
#define SDMMC_STA_DTIMEOUT 13357,1067152
#define SDMMC_STA_TXUNDERR_Pos 13358,1067290
#define SDMMC_STA_TXUNDERR_Msk 13359,1067340
#define SDMMC_STA_TXUNDERR 13360,1067444
#define SDMMC_STA_RXOVERR_Pos 13361,1067582
#define SDMMC_STA_RXOVERR_Msk 13362,1067632
#define SDMMC_STA_RXOVERR 13363,1067736
#define SDMMC_STA_CMDREND_Pos 13364,1067874
#define SDMMC_STA_CMDREND_Msk 13365,1067924
#define SDMMC_STA_CMDREND 13366,1068028
#define SDMMC_STA_CMDSENT_Pos 13367,1068166
#define SDMMC_STA_CMDSENT_Msk 13368,1068216
#define SDMMC_STA_CMDSENT 13369,1068320
#define SDMMC_STA_DATAEND_Pos 13370,1068458
#define SDMMC_STA_DATAEND_Msk 13371,1068508
#define SDMMC_STA_DATAEND 13372,1068612
#define SDMMC_STA_DHOLD_Pos 13373,1068750
#define SDMMC_STA_DHOLD_Msk 13374,1068800
#define SDMMC_STA_DHOLD 13375,1068904
#define SDMMC_STA_DBCKEND_Pos 13376,1069068
#define SDMMC_STA_DBCKEND_Msk 13377,1069119
#define SDMMC_STA_DBCKEND 13378,1069223
#define SDMMC_STA_DABORT_Pos 13379,1069361
#define SDMMC_STA_DABORT_Msk 13380,1069412
#define SDMMC_STA_DABORT 13381,1069516
#define SDMMC_STA_DPSMACT_Pos 13382,1069680
#define SDMMC_STA_DPSMACT_Msk 13383,1069731
#define SDMMC_STA_DPSMACT 13384,1069835
#define SDMMC_STA_CPSMACT_Pos 13385,1069996
#define SDMMC_STA_CPSMACT_Msk 13386,1070047
#define SDMMC_STA_CPSMACT 13387,1070151
#define SDMMC_STA_TXFIFOHE_Pos 13388,1070318
#define SDMMC_STA_TXFIFOHE_Msk 13389,1070369
#define SDMMC_STA_TXFIFOHE 13390,1070473
#define SDMMC_STA_RXFIFOHF_Pos 13391,1070637
#define SDMMC_STA_RXFIFOHF_Msk 13392,1070688
#define SDMMC_STA_RXFIFOHF 13393,1070792
#define SDMMC_STA_TXFIFOF_Pos 13394,1070947
#define SDMMC_STA_TXFIFOF_Msk 13395,1070998
#define SDMMC_STA_TXFIFOF 13396,1071102
#define SDMMC_STA_RXFIFOF_Pos 13397,1071240
#define SDMMC_STA_RXFIFOF_Msk 13398,1071291
#define SDMMC_STA_RXFIFOF 13399,1071395
#define SDMMC_STA_TXFIFOE_Pos 13400,1071533
#define SDMMC_STA_TXFIFOE_Msk 13401,1071584
#define SDMMC_STA_TXFIFOE 13402,1071688
#define SDMMC_STA_RXFIFOE_Pos 13403,1071826
#define SDMMC_STA_RXFIFOE_Msk 13404,1071877
#define SDMMC_STA_RXFIFOE 13405,1071981
#define SDMMC_STA_BUSYD0_Pos 13406,1072119
#define SDMMC_STA_BUSYD0_Msk 13407,1072170
#define SDMMC_STA_BUSYD0 13408,1072274
#define SDMMC_STA_BUSYD0END_Pos 13409,1072438
#define SDMMC_STA_BUSYD0END_Msk 13410,1072489
#define SDMMC_STA_BUSYD0END 13411,1072593
#define SDMMC_STA_SDIOIT_Pos 13412,1072757
#define SDMMC_STA_SDIOIT_Msk 13413,1072808
#define SDMMC_STA_SDIOIT 13414,1072912
#define SDMMC_STA_ACKFAIL_Pos 13415,1073076
#define SDMMC_STA_ACKFAIL_Msk 13416,1073127
#define SDMMC_STA_ACKFAIL 13417,1073231
#define SDMMC_STA_ACKTIMEOUT_Pos 13418,1073395
#define SDMMC_STA_ACKTIMEOUT_Msk 13419,1073446
#define SDMMC_STA_ACKTIMEOUT 13420,1073550
#define SDMMC_STA_VSWEND_Pos 13421,1073714
#define SDMMC_STA_VSWEND_Msk 13422,1073765
#define SDMMC_STA_VSWEND 13423,1073869
#define SDMMC_STA_CKSTOP_Pos 13424,1074033
#define SDMMC_STA_CKSTOP_Msk 13425,1074084
#define SDMMC_STA_CKSTOP 13426,1074188
#define SDMMC_STA_IDMATE_Pos 13427,1074352
#define SDMMC_STA_IDMATE_Msk 13428,1074403
#define SDMMC_STA_IDMATE 13429,1074507
#define SDMMC_STA_IDMABTC_Pos 13430,1074671
#define SDMMC_STA_IDMABTC_Msk 13431,1074722
#define SDMMC_STA_IDMABTC 13432,1074826
#define SDMMC_ICR_CCRCFAILC_Pos 13435,1075075
#define SDMMC_ICR_CCRCFAILC_Msk 13436,1075125
#define SDMMC_ICR_CCRCFAILC 13437,1075229
#define SDMMC_ICR_DCRCFAILC_Pos 13438,1075345
#define SDMMC_ICR_DCRCFAILC_Msk 13439,1075395
#define SDMMC_ICR_DCRCFAILC 13440,1075499
#define SDMMC_ICR_CTIMEOUTC_Pos 13441,1075615
#define SDMMC_ICR_CTIMEOUTC_Msk 13442,1075665
#define SDMMC_ICR_CTIMEOUTC 13443,1075769
#define SDMMC_ICR_DTIMEOUTC_Pos 13444,1075885
#define SDMMC_ICR_DTIMEOUTC_Msk 13445,1075935
#define SDMMC_ICR_DTIMEOUTC 13446,1076039
#define SDMMC_ICR_TXUNDERRC_Pos 13447,1076155
#define SDMMC_ICR_TXUNDERRC_Msk 13448,1076205
#define SDMMC_ICR_TXUNDERRC 13449,1076309
#define SDMMC_ICR_RXOVERRC_Pos 13450,1076425
#define SDMMC_ICR_RXOVERRC_Msk 13451,1076475
#define SDMMC_ICR_RXOVERRC 13452,1076579
#define SDMMC_ICR_CMDRENDC_Pos 13453,1076695
#define SDMMC_ICR_CMDRENDC_Msk 13454,1076745
#define SDMMC_ICR_CMDRENDC 13455,1076849
#define SDMMC_ICR_CMDSENTC_Pos 13456,1076965
#define SDMMC_ICR_CMDSENTC_Msk 13457,1077015
#define SDMMC_ICR_CMDSENTC 13458,1077119
#define SDMMC_ICR_DATAENDC_Pos 13459,1077235
#define SDMMC_ICR_DATAENDC_Msk 13460,1077285
#define SDMMC_ICR_DATAENDC 13461,1077389
#define SDMMC_ICR_DHOLDC_Pos 13462,1077505
#define SDMMC_ICR_DHOLDC_Msk 13463,1077555
#define SDMMC_ICR_DHOLDC 13464,1077659
#define SDMMC_ICR_DBCKENDC_Pos 13465,1077778
#define SDMMC_ICR_DBCKENDC_Msk 13466,1077829
#define SDMMC_ICR_DBCKENDC 13467,1077933
#define SDMMC_ICR_DABORTC_Pos 13468,1078049
#define SDMMC_ICR_DABORTC_Msk 13469,1078100
#define SDMMC_ICR_DABORTC 13470,1078204
#define SDMMC_ICR_BUSYD0ENDC_Pos 13471,1078323
#define SDMMC_ICR_BUSYD0ENDC_Msk 13472,1078374
#define SDMMC_ICR_BUSYD0ENDC 13473,1078478
#define SDMMC_ICR_SDIOITC_Pos 13474,1078597
#define SDMMC_ICR_SDIOITC_Msk 13475,1078648
#define SDMMC_ICR_SDIOITC 13476,1078752
#define SDMMC_ICR_ACKFAILC_Pos 13477,1078871
#define SDMMC_ICR_ACKFAILC_Msk 13478,1078922
#define SDMMC_ICR_ACKFAILC 13479,1079026
#define SDMMC_ICR_ACKTIMEOUTC_Pos 13480,1079145
#define SDMMC_ICR_ACKTIMEOUTC_Msk 13481,1079196
#define SDMMC_ICR_ACKTIMEOUTC 13482,1079300
#define SDMMC_ICR_VSWENDC_Pos 13483,1079419
#define SDMMC_ICR_VSWENDC_Msk 13484,1079470
#define SDMMC_ICR_VSWENDC 13485,1079574
#define SDMMC_ICR_CKSTOPC_Pos 13486,1079693
#define SDMMC_ICR_CKSTOPC_Msk 13487,1079744
#define SDMMC_ICR_CKSTOPC 13488,1079848
#define SDMMC_ICR_IDMATEC_Pos 13489,1079967
#define SDMMC_ICR_IDMATEC_Msk 13490,1080018
#define SDMMC_ICR_IDMATEC 13491,1080122
#define SDMMC_ICR_IDMABTCC_Pos 13492,1080241
#define SDMMC_ICR_IDMABTCC_Msk 13493,1080292
#define SDMMC_ICR_IDMABTCC 13494,1080396
#define SDMMC_MASK_CCRCFAILIE_Pos 13497,1080600
#define SDMMC_MASK_CCRCFAILIE_Msk 13498,1080650
#define SDMMC_MASK_CCRCFAILIE 13499,1080754
#define SDMMC_MASK_DCRCFAILIE_Pos 13500,1080889
#define SDMMC_MASK_DCRCFAILIE_Msk 13501,1080939
#define SDMMC_MASK_DCRCFAILIE 13502,1081043
#define SDMMC_MASK_CTIMEOUTIE_Pos 13503,1081178
#define SDMMC_MASK_CTIMEOUTIE_Msk 13504,1081228
#define SDMMC_MASK_CTIMEOUTIE 13505,1081332
#define SDMMC_MASK_DTIMEOUTIE_Pos 13506,1081467
#define SDMMC_MASK_DTIMEOUTIE_Msk 13507,1081517
#define SDMMC_MASK_DTIMEOUTIE 13508,1081621
#define SDMMC_MASK_TXUNDERRIE_Pos 13509,1081756
#define SDMMC_MASK_TXUNDERRIE_Msk 13510,1081806
#define SDMMC_MASK_TXUNDERRIE 13511,1081910
#define SDMMC_MASK_RXOVERRIE_Pos 13512,1082045
#define SDMMC_MASK_RXOVERRIE_Msk 13513,1082095
#define SDMMC_MASK_RXOVERRIE 13514,1082199
#define SDMMC_MASK_CMDRENDIE_Pos 13515,1082334
#define SDMMC_MASK_CMDRENDIE_Msk 13516,1082384
#define SDMMC_MASK_CMDRENDIE 13517,1082488
#define SDMMC_MASK_CMDSENTIE_Pos 13518,1082623
#define SDMMC_MASK_CMDSENTIE_Msk 13519,1082673
#define SDMMC_MASK_CMDSENTIE 13520,1082777
#define SDMMC_MASK_DATAENDIE_Pos 13521,1082912
#define SDMMC_MASK_DATAENDIE_Msk 13522,1082962
#define SDMMC_MASK_DATAENDIE 13523,1083066
#define SDMMC_MASK_DHOLDIE_Pos 13524,1083201
#define SDMMC_MASK_DHOLDIE_Msk 13525,1083251
#define SDMMC_MASK_DHOLDIE 13526,1083355
#define SDMMC_MASK_DBCKENDIE_Pos 13527,1083490
#define SDMMC_MASK_DBCKENDIE_Msk 13528,1083541
#define SDMMC_MASK_DBCKENDIE 13529,1083645
#define SDMMC_MASK_DABORTIE_Pos 13530,1083780
#define SDMMC_MASK_DABORTIE_Msk 13531,1083831
#define SDMMC_MASK_DABORTIE 13532,1083935
#define SDMMC_MASK_TXFIFOHEIE_Pos 13533,1084070
#define SDMMC_MASK_TXFIFOHEIE_Msk 13534,1084121
#define SDMMC_MASK_TXFIFOHEIE 13535,1084225
#define SDMMC_MASK_RXFIFOHFIE_Pos 13536,1084360
#define SDMMC_MASK_RXFIFOHFIE_Msk 13537,1084411
#define SDMMC_MASK_RXFIFOHFIE 13538,1084515
#define SDMMC_MASK_RXFIFOFIE_Pos 13539,1084650
#define SDMMC_MASK_RXFIFOFIE_Msk 13540,1084701
#define SDMMC_MASK_RXFIFOFIE 13541,1084805
#define SDMMC_MASK_TXFIFOEIE_Pos 13542,1084940
#define SDMMC_MASK_TXFIFOEIE_Msk 13543,1084991
#define SDMMC_MASK_TXFIFOEIE 13544,1085095
#define SDMMC_MASK_BUSYD0ENDIE_Pos 13545,1085230
#define SDMMC_MASK_BUSYD0ENDIE_Msk 13546,1085281
#define SDMMC_MASK_BUSYD0ENDIE 13547,1085385
#define SDMMC_MASK_SDIOITIE_Pos 13548,1085506
#define SDMMC_MASK_SDIOITIE_Msk 13549,1085557
#define SDMMC_MASK_SDIOITIE 13550,1085661
#define SDMMC_MASK_ACKFAILIE_Pos 13551,1085800
#define SDMMC_MASK_ACKFAILIE_Msk 13552,1085851
#define SDMMC_MASK_ACKFAILIE 13553,1085955
#define SDMMC_MASK_ACKTIMEOUTIE_Pos 13554,1086084
#define SDMMC_MASK_ACKTIMEOUTIE_Msk 13555,1086135
#define SDMMC_MASK_ACKTIMEOUTIE 13556,1086239
#define SDMMC_MASK_VSWENDIE_Pos 13557,1086371
#define SDMMC_MASK_VSWENDIE_Msk 13558,1086422
#define SDMMC_MASK_VSWENDIE 13559,1086526
#define SDMMC_MASK_CKSTOPIE_Pos 13560,1086685
#define SDMMC_MASK_CKSTOPIE_Msk 13561,1086736
#define SDMMC_MASK_CKSTOPIE 13562,1086840
#define SDMMC_MASK_IDMABTCIE_Pos 13563,1086978
#define SDMMC_MASK_IDMABTCIE_Msk 13564,1087029
#define SDMMC_MASK_IDMABTCIE 13565,1087133
#define SDMMC_ACKTIME_ACKTIME_Pos 13568,1087357
#define SDMMC_ACKTIME_ACKTIME_Msk 13569,1087407
#define SDMMC_ACKTIME_ACKTIME 13570,1087514
#define SDMMC_FIFO_FIFODATA_Pos 13573,1087726
#define SDMMC_FIFO_FIFODATA_Msk 13574,1087776
#define SDMMC_FIFO_FIFODATA 13575,1087882
#define SDMMC_IDMA_IDMAEN_Pos 13578,1088090
#define SDMMC_IDMA_IDMAEN_Msk 13579,1088140
#define SDMMC_IDMA_IDMAEN 13580,1088244
#define SDMMC_IDMA_IDMABMODE_Pos 13581,1088385
#define SDMMC_IDMA_IDMABMODE_Msk 13582,1088435
#define SDMMC_IDMA_IDMABMODE 13583,1088539
#define SDMMC_IDMABSIZE_IDMABNDT_Pos 13586,1088750
#define SDMMC_IDMABSIZE_IDMABNDT_Msk 13587,1088800
#define SDMMC_IDMABSIZE_IDMABNDT 13588,1088906
#define SDMMC_IDMABASER_IDMABASER 13591,1089115
#define SDMMC_IDMALAR_IDMALA_Pos 13594,1089321
#define SDMMC_IDMALAR_IDMALA_Msk 13595,1089371
#define SDMMC_IDMALAR_IDMALA 13596,1089475
#define SDMMC_IDMALAR_ABR_Pos 13597,1089600
#define SDMMC_IDMALAR_ABR_Msk 13598,1089651
#define SDMMC_IDMALAR_ABR 13599,1089755
#define SDMMC_IDMALAR_ULS_Pos 13600,1089885
#define SDMMC_IDMALAR_ULS_Msk 13601,1089936
#define SDMMC_IDMALAR_ULS 13602,1090040
#define SDMMC_IDMALAR_ULA_Pos 13603,1090162
#define SDMMC_IDMALAR_ULA_Msk 13604,1090213
#define SDMMC_IDMALAR_ULA 13605,1090317
#define SDMMC_IDMABAR_IDMABAR 13609,1090528
#define XSPI_CR_EN_Pos 13617,1091145
#define XSPI_CR_EN_Msk 13618,1091195
#define XSPI_CR_EN 13619,1091304
#define XSPI_CR_ABORT_Pos 13620,1091409
#define XSPI_CR_ABORT_Msk 13621,1091459
#define XSPI_CR_ABORT 13622,1091568
#define XSPI_CR_DMAEN_Pos 13623,1091680
#define XSPI_CR_DMAEN_Msk 13624,1091730
#define XSPI_CR_DMAEN 13625,1091839
#define XSPI_CR_TCEN_Pos 13626,1091948
#define XSPI_CR_TCEN_Msk 13627,1091998
#define XSPI_CR_TCEN 13628,1092107
#define XSPI_CR_DMM_Pos 13629,1092228
#define XSPI_CR_DMM_Msk 13630,1092278
#define XSPI_CR_DMM 13631,1092387
#define XSPI_CR_MSEL_Pos 13632,1092511
#define XSPI_CR_MSEL_Msk 13633,1092561
#define XSPI_CR_MSEL 13634,1092670
#define XSPI_CR_FTHRES_Pos 13635,1092781
#define XSPI_CR_FTHRES_Msk 13636,1092831
#define XSPI_CR_FTHRES 13637,1092940
#define XSPI_CR_TEIE_Pos 13638,1093059
#define XSPI_CR_TEIE_Msk 13639,1093110
#define XSPI_CR_TEIE 13640,1093219
#define XSPI_CR_TCIE_Pos 13641,1093349
#define XSPI_CR_TCIE_Msk 13642,1093400
#define XSPI_CR_TCIE 13643,1093509
#define XSPI_CR_FTIE_Pos 13644,1093642
#define XSPI_CR_FTIE_Msk 13645,1093693
#define XSPI_CR_FTIE 13646,1093802
#define XSPI_CR_SMIE_Pos 13647,1093932
#define XSPI_CR_SMIE_Msk 13648,1093983
#define XSPI_CR_SMIE 13649,1094092
#define XSPI_CR_TOIE_Pos 13650,1094220
#define XSPI_CR_TOIE_Msk 13651,1094271
#define XSPI_CR_TOIE 13652,1094380
#define XSPI_CR_APMS_Pos 13653,1094503
#define XSPI_CR_APMS_Msk 13654,1094554
#define XSPI_CR_APMS 13655,1094663
#define XSPI_CR_PMM_Pos 13656,1094786
#define XSPI_CR_PMM_Msk 13657,1094837
#define XSPI_CR_PMM 13658,1094946
#define XSPI_CR_FMODE_Pos 13659,1095063
#define XSPI_CR_FMODE_Msk 13660,1095114
#define XSPI_CR_FMODE 13661,1095223
#define XSPI_CR_FMODE_0 13662,1095337
#define XSPI_CR_FMODE_1 13663,1095446
#define XSPI_DCR1_CKMODE_Pos 13666,1095636
#define XSPI_DCR1_CKMODE_Msk 13667,1095686
#define XSPI_DCR1_CKMODE 13668,1095795
#define XSPI_DCR1_FRCK_Pos 13669,1095909
#define XSPI_DCR1_FRCK_Msk 13670,1095959
#define XSPI_DCR1_FRCK 13671,1096068
#define XSPI_DCR1_DLYBYP_Pos 13672,1096185
#define XSPI_DCR1_DLYBYP_Msk 13673,1096235
#define XSPI_DCR1_DLYBYP 13674,1096344
#define XSPI_DCR1_CSHT_Pos 13675,1096410
#define XSPI_DCR1_CSHT_Msk 13676,1096460
#define XSPI_DCR1_CSHT 13677,1096569
#define XSPI_DCR1_DEVSIZE_Pos 13678,1096689
#define XSPI_DCR1_DEVSIZE_Msk 13679,1096740
#define XSPI_DCR1_DEVSIZE 13680,1096849
#define XSPI_DCR1_MTYP_Pos 13681,1096959
#define XSPI_DCR1_MTYP_Msk 13682,1097010
#define XSPI_DCR1_MTYP 13683,1097119
#define XSPI_DCR1_MTYP_0 13684,1097229
#define XSPI_DCR1_MTYP_1 13685,1097338
#define XSPI_DCR1_MTYP_2 13686,1097447
#define XSPI_DCR2_PRESCALER_Pos 13689,1097637
#define XSPI_DCR2_PRESCALER_Msk 13690,1097687
#define XSPI_DCR2_PRESCALER 13691,1097796
#define XSPI_DCR2_WRAPSIZE_Pos 13692,1097910
#define XSPI_DCR2_WRAPSIZE_Msk 13693,1097961
#define XSPI_DCR2_WRAPSIZE 13694,1098070
#define XSPI_DCR2_WRAPSIZE_0 13695,1098178
#define XSPI_DCR2_WRAPSIZE_1 13696,1098287
#define XSPI_DCR2_WRAPSIZE_2 13697,1098396
#define XSPI_DCR3_CSBOUND_Pos 13700,1098586
#define XSPI_DCR3_CSBOUND_Msk 13701,1098637
#define XSPI_DCR3_CSBOUND 13702,1098746
#define XSPI_DCR4_REFRESH_Pos 13705,1098942
#define XSPI_DCR4_REFRESH_Msk 13706,1098992
#define XSPI_DCR4_REFRESH 13707,1099101
#define XSPI_SR_TEF_Pos 13710,1099293
#define XSPI_SR_TEF_Msk 13711,1099343
#define XSPI_SR_TEF 13712,1099452
#define XSPI_SR_TCF_Pos 13713,1099570
#define XSPI_SR_TCF_Msk 13714,1099620
#define XSPI_SR_TCF 13715,1099729
#define XSPI_SR_FTF_Pos 13716,1099850
#define XSPI_SR_FTF_Msk 13717,1099900
#define XSPI_SR_FTF 13718,1100009
#define XSPI_SR_SMF_Pos 13719,1100127
#define XSPI_SR_SMF_Msk 13720,1100177
#define XSPI_SR_SMF 13721,1100286
#define XSPI_SR_TOF_Pos 13722,1100402
#define XSPI_SR_TOF_Msk 13723,1100452
#define XSPI_SR_TOF 13724,1100561
#define XSPI_SR_BUSY_Pos 13725,1100672
#define XSPI_SR_BUSY_Msk 13726,1100722
#define XSPI_SR_BUSY 13727,1100831
#define XSPI_SR_FLEVEL_Pos 13728,1100934
#define XSPI_SR_FLEVEL_Msk 13729,1100984
#define XSPI_SR_FLEVEL 13730,1101093
#define XSPI_FCR_CTEF_Pos 13733,1101283
#define XSPI_FCR_CTEF_Msk 13734,1101333
#define XSPI_FCR_CTEF 13735,1101442
#define XSPI_FCR_CTCF_Pos 13736,1101566
#define XSPI_FCR_CTCF_Msk 13737,1101616
#define XSPI_FCR_CTCF 13738,1101725
#define XSPI_FCR_CSMF_Pos 13739,1101852
#define XSPI_FCR_CSMF_Msk 13740,1101902
#define XSPI_FCR_CSMF 13741,1102011
#define XSPI_FCR_CTOF_Pos 13742,1102133
#define XSPI_FCR_CTOF_Msk 13743,1102183
#define XSPI_FCR_CTOF 13744,1102292
#define XSPI_DLR_DL_Pos 13747,1102490
#define XSPI_DLR_DL_Msk 13748,1102540
#define XSPI_DLR_DL 13749,1102649
#define XSPI_AR_ADDRESS_Pos 13752,1102840
#define XSPI_AR_ADDRESS_Msk 13753,1102890
#define XSPI_AR_ADDRESS 13754,1102999
#define XSPI_DR_DATA_Pos 13757,1103186
#define XSPI_DR_DATA_Msk 13758,1103236
#define XSPI_DR_DATA 13759,1103345
#define XSPI_PSMKR_MASK_Pos 13762,1103529
#define XSPI_PSMKR_MASK_Msk 13763,1103579
#define XSPI_PSMKR_MASK 13764,1103688
#define XSPI_PSMAR_MATCH_Pos 13767,1103879
#define XSPI_PSMAR_MATCH_Msk 13768,1103929
#define XSPI_PSMAR_MATCH 13769,1104038
#define XSPI_PIR_INTERVAL_Pos 13772,1104230
#define XSPI_PIR_INTERVAL_Msk 13773,1104280
#define XSPI_PIR_INTERVAL 13774,1104389
#define XSPI_CCR_IMODE_Pos 13777,1104585
#define XSPI_CCR_IMODE_Msk 13778,1104635
#define XSPI_CCR_IMODE 13779,1104744
#define XSPI_CCR_IMODE_0 13780,1104859
#define XSPI_CCR_IMODE_1 13781,1104968
#define XSPI_CCR_IMODE_2 13782,1105077
#define XSPI_CCR_IDTR_Pos 13783,1105186
#define XSPI_CCR_IDTR_Msk 13784,1105236
#define XSPI_CCR_IDTR 13785,1105345
#define XSPI_CCR_ISIZE_Pos 13786,1105476
#define XSPI_CCR_ISIZE_Msk 13787,1105526
#define XSPI_CCR_ISIZE 13788,1105635
#define XSPI_CCR_ISIZE_0 13789,1105750
#define XSPI_CCR_ISIZE_1 13790,1105859
#define XSPI_CCR_ADMODE_Pos 13791,1105968
#define XSPI_CCR_ADMODE_Msk 13792,1106018
#define XSPI_CCR_ADMODE 13793,1106127
#define XSPI_CCR_ADMODE_0 13794,1106238
#define XSPI_CCR_ADMODE_1 13795,1106347
#define XSPI_CCR_ADMODE_2 13796,1106456
#define XSPI_CCR_ADDTR_Pos 13797,1106565
#define XSPI_CCR_ADDTR_Msk 13798,1106616
#define XSPI_CCR_ADDTR 13799,1106725
#define XSPI_CCR_ADSIZE_Pos 13800,1106852
#define XSPI_CCR_ADSIZE_Msk 13801,1106903
#define XSPI_CCR_ADSIZE 13802,1107012
#define XSPI_CCR_ADSIZE_0 13803,1107123
#define XSPI_CCR_ADSIZE_1 13804,1107232
#define XSPI_CCR_ABMODE_Pos 13805,1107341
#define XSPI_CCR_ABMODE_Msk 13806,1107392
#define XSPI_CCR_ABMODE 13807,1107501
#define XSPI_CCR_ABMODE_0 13808,1107620
#define XSPI_CCR_ABMODE_1 13809,1107729
#define XSPI_CCR_ABMODE_2 13810,1107838
#define XSPI_CCR_ABDTR_Pos 13811,1107947
#define XSPI_CCR_ABDTR_Msk 13812,1107998
#define XSPI_CCR_ABDTR 13813,1108107
#define XSPI_CCR_ABSIZE_Pos 13814,1108242
#define XSPI_CCR_ABSIZE_Msk 13815,1108293
#define XSPI_CCR_ABSIZE 13816,1108402
#define XSPI_CCR_ABSIZE_0 13817,1108521
#define XSPI_CCR_ABSIZE_1 13818,1108630
#define XSPI_CCR_DMODE_Pos 13819,1108739
#define XSPI_CCR_DMODE_Msk 13820,1108790
#define XSPI_CCR_DMODE 13821,1108899
#define XSPI_CCR_DMODE_0 13822,1109007
#define XSPI_CCR_DMODE_1 13823,1109116
#define XSPI_CCR_DMODE_2 13824,1109225
#define XSPI_CCR_DDTR_Pos 13825,1109334
#define XSPI_CCR_DDTR_Msk 13826,1109385
#define XSPI_CCR_DDTR 13827,1109494
#define XSPI_CCR_DQSE_Pos 13828,1109618
#define XSPI_CCR_DQSE_Msk 13829,1109669
#define XSPI_CCR_DQSE 13830,1109778
#define XSPI_CCR_SIOO_Pos 13831,1109887
#define XSPI_CCR_SIOO_Msk 13832,1109938
#define XSPI_CCR_SIOO 13833,1110047
#define XSPI_TCR_DCYC_Pos 13836,1110258
#define XSPI_TCR_DCYC_Msk 13837,1110308
#define XSPI_TCR_DCYC 13838,1110417
#define XSPI_TCR_DHQC_Pos 13839,1110538
#define XSPI_TCR_DHQC_Msk 13840,1110589
#define XSPI_TCR_DHQC 13841,1110698
#define XSPI_TCR_SSHIFT_Pos 13842,1110821
#define XSPI_TCR_SSHIFT_Msk 13843,1110872
#define XSPI_TCR_SSHIFT 13844,1110981
#define XSPI_IR_INSTRUCTION_Pos 13847,1111173
#define XSPI_IR_INSTRUCTION_Msk 13848,1111223
#define XSPI_IR_INSTRUCTION 13849,1111332
#define XSPI_ABR_ALTERNATE_Pos 13852,1111523
#define XSPI_ABR_ALTERNATE_Msk 13853,1111573
#define XSPI_ABR_ALTERNATE 13854,1111682
#define XSPI_LPTR_TIMEOUT_Pos 13857,1111877
#define XSPI_LPTR_TIMEOUT_Msk 13858,1111927
#define XSPI_LPTR_TIMEOUT 13859,1112036
#define XSPI_WPCCR_IMODE_Pos 13862,1112232
#define XSPI_WPCCR_IMODE_Msk 13863,1112282
#define XSPI_WPCCR_IMODE 13864,1112391
#define XSPI_WPCCR_IMODE_0 13865,1112506
#define XSPI_WPCCR_IMODE_1 13866,1112615
#define XSPI_WPCCR_IMODE_2 13867,1112724
#define XSPI_WPCCR_IDTR_Pos 13868,1112833
#define XSPI_WPCCR_IDTR_Msk 13869,1112883
#define XSPI_WPCCR_IDTR 13870,1112992
#define XSPI_WPCCR_ISIZE_Pos 13871,1113123
#define XSPI_WPCCR_ISIZE_Msk 13872,1113173
#define XSPI_WPCCR_ISIZE 13873,1113282
#define XSPI_WPCCR_ISIZE_0 13874,1113397
#define XSPI_WPCCR_ISIZE_1 13875,1113506
#define XSPI_WPCCR_ADMODE_Pos 13876,1113615
#define XSPI_WPCCR_ADMODE_Msk 13877,1113665
#define XSPI_WPCCR_ADMODE 13878,1113774
#define XSPI_WPCCR_ADMODE_0 13879,1113885
#define XSPI_WPCCR_ADMODE_1 13880,1113994
#define XSPI_WPCCR_ADMODE_2 13881,1114103
#define XSPI_WPCCR_ADDTR_Pos 13882,1114212
#define XSPI_WPCCR_ADDTR_Msk 13883,1114263
#define XSPI_WPCCR_ADDTR 13884,1114372
#define XSPI_WPCCR_ADSIZE_Pos 13885,1114499
#define XSPI_WPCCR_ADSIZE_Msk 13886,1114550
#define XSPI_WPCCR_ADSIZE 13887,1114659
#define XSPI_WPCCR_ADSIZE_0 13888,1114770
#define XSPI_WPCCR_ADSIZE_1 13889,1114879
#define XSPI_WPCCR_ABMODE_Pos 13890,1114988
#define XSPI_WPCCR_ABMODE_Msk 13891,1115039
#define XSPI_WPCCR_ABMODE 13892,1115148
#define XSPI_WPCCR_ABMODE_0 13893,1115267
#define XSPI_WPCCR_ABMODE_1 13894,1115376
#define XSPI_WPCCR_ABMODE_2 13895,1115485
#define XSPI_WPCCR_ABDTR_Pos 13896,1115594
#define XSPI_WPCCR_ABDTR_Msk 13897,1115645
#define XSPI_WPCCR_ABDTR 13898,1115754
#define XSPI_WPCCR_ABSIZE_Pos 13899,1115889
#define XSPI_WPCCR_ABSIZE_Msk 13900,1115940
#define XSPI_WPCCR_ABSIZE 13901,1116049
#define XSPI_WPCCR_ABSIZE_0 13902,1116168
#define XSPI_WPCCR_ABSIZE_1 13903,1116277
#define XSPI_WPCCR_DMODE_Pos 13904,1116386
#define XSPI_WPCCR_DMODE_Msk 13905,1116437
#define XSPI_WPCCR_DMODE 13906,1116546
#define XSPI_WPCCR_DMODE_0 13907,1116654
#define XSPI_WPCCR_DMODE_1 13908,1116763
#define XSPI_WPCCR_DMODE_2 13909,1116872
#define XSPI_WPCCR_DDTR_Pos 13910,1116981
#define XSPI_WPCCR_DDTR_Msk 13911,1117032
#define XSPI_WPCCR_DDTR 13912,1117141
#define XSPI_WPCCR_DQSE_Pos 13913,1117265
#define XSPI_WPCCR_DQSE_Msk 13914,1117316
#define XSPI_WPCCR_DQSE 13915,1117425
#define XSPI_WPTCR_DCYC_Pos 13918,1117617
#define XSPI_WPTCR_DCYC_Msk 13919,1117667
#define XSPI_WPTCR_DCYC 13920,1117776
#define XSPI_WPTCR_DHQC_Pos 13921,1117897
#define XSPI_WPTCR_DHQC_Msk 13922,1117948
#define XSPI_WPTCR_DHQC 13923,1118057
#define XSPI_WPTCR_SSHIFT_Pos 13924,1118180
#define XSPI_WPTCR_SSHIFT_Msk 13925,1118231
#define XSPI_WPTCR_SSHIFT 13926,1118340
#define XSPI_WPIR_INSTRUCTION_Pos 13929,1118534
#define XSPI_WPIR_INSTRUCTION_Msk 13930,1118584
#define XSPI_WPIR_INSTRUCTION 13931,1118693
#define XSPI_WPABR_ALTERNATE_Pos 13934,1118886
#define XSPI_WPABR_ALTERNATE_Msk 13935,1118936
#define XSPI_WPABR_ALTERNATE 13936,1119045
#define XSPI_WCCR_IMODE_Pos 13939,1119240
#define XSPI_WCCR_IMODE_Msk 13940,1119290
#define XSPI_WCCR_IMODE 13941,1119399
#define XSPI_WCCR_IMODE_0 13942,1119514
#define XSPI_WCCR_IMODE_1 13943,1119623
#define XSPI_WCCR_IMODE_2 13944,1119732
#define XSPI_WCCR_IDTR_Pos 13945,1119841
#define XSPI_WCCR_IDTR_Msk 13946,1119891
#define XSPI_WCCR_IDTR 13947,1120000
#define XSPI_WCCR_ISIZE_Pos 13948,1120131
#define XSPI_WCCR_ISIZE_Msk 13949,1120181
#define XSPI_WCCR_ISIZE 13950,1120290
#define XSPI_WCCR_ISIZE_0 13951,1120405
#define XSPI_WCCR_ISIZE_1 13952,1120514
#define XSPI_WCCR_ADMODE_Pos 13953,1120623
#define XSPI_WCCR_ADMODE_Msk 13954,1120673
#define XSPI_WCCR_ADMODE 13955,1120782
#define XSPI_WCCR_ADMODE_0 13956,1120893
#define XSPI_WCCR_ADMODE_1 13957,1121002
#define XSPI_WCCR_ADMODE_2 13958,1121111
#define XSPI_WCCR_ADDTR_Pos 13959,1121220
#define XSPI_WCCR_ADDTR_Msk 13960,1121271
#define XSPI_WCCR_ADDTR 13961,1121380
#define XSPI_WCCR_ADSIZE_Pos 13962,1121507
#define XSPI_WCCR_ADSIZE_Msk 13963,1121558
#define XSPI_WCCR_ADSIZE 13964,1121667
#define XSPI_WCCR_ADSIZE_0 13965,1121778
#define XSPI_WCCR_ADSIZE_1 13966,1121887
#define XSPI_WCCR_ABMODE_Pos 13967,1121996
#define XSPI_WCCR_ABMODE_Msk 13968,1122047
#define XSPI_WCCR_ABMODE 13969,1122156
#define XSPI_WCCR_ABMODE_0 13970,1122275
#define XSPI_WCCR_ABMODE_1 13971,1122384
#define XSPI_WCCR_ABMODE_2 13972,1122493
#define XSPI_WCCR_ABDTR_Pos 13973,1122602
#define XSPI_WCCR_ABDTR_Msk 13974,1122653
#define XSPI_WCCR_ABDTR 13975,1122762
#define XSPI_WCCR_ABSIZE_Pos 13976,1122897
#define XSPI_WCCR_ABSIZE_Msk 13977,1122948
#define XSPI_WCCR_ABSIZE 13978,1123057
#define XSPI_WCCR_ABSIZE_0 13979,1123176
#define XSPI_WCCR_ABSIZE_1 13980,1123285
#define XSPI_WCCR_DMODE_Pos 13981,1123394
#define XSPI_WCCR_DMODE_Msk 13982,1123445
#define XSPI_WCCR_DMODE 13983,1123554
#define XSPI_WCCR_DMODE_0 13984,1123662
#define XSPI_WCCR_DMODE_1 13985,1123771
#define XSPI_WCCR_DMODE_2 13986,1123880
#define XSPI_WCCR_DDTR_Pos 13987,1123989
#define XSPI_WCCR_DDTR_Msk 13988,1124040
#define XSPI_WCCR_DDTR 13989,1124149
#define XSPI_WCCR_DQSE_Pos 13990,1124273
#define XSPI_WCCR_DQSE_Msk 13991,1124324
#define XSPI_WCCR_DQSE 13992,1124433
#define XSPI_WTCR_DCYC_Pos 13995,1124623
#define XSPI_WTCR_DCYC_Msk 13996,1124673
#define XSPI_WTCR_DCYC 13997,1124782
#define XSPI_WIR_INSTRUCTION_Pos 14000,1124984
#define XSPI_WIR_INSTRUCTION_Msk 14001,1125034
#define XSPI_WIR_INSTRUCTION 14002,1125143
#define XSPI_WABR_ALTERNATE_Pos 14005,1125334
#define XSPI_WABR_ALTERNATE_Msk 14006,1125384
#define XSPI_WABR_ALTERNATE 14007,1125493
#define XSPI_HLCR_LM_Pos 14010,1125688
#define XSPI_HLCR_LM_Msk 14011,1125738
#define XSPI_HLCR_LM 14012,1125847
#define XSPI_HLCR_WZL_Pos 14013,1125958
#define XSPI_HLCR_WZL_Msk 14014,1126008
#define XSPI_HLCR_WZL 14015,1126117
#define XSPI_HLCR_TACC_Pos 14016,1126234
#define XSPI_HLCR_TACC_Msk 14017,1126284
#define XSPI_HLCR_TACC 14018,1126393
#define XSPI_HLCR_TRWR_Pos 14019,1126503
#define XSPI_HLCR_TRWR_Msk 14020,1126554
#define XSPI_HLCR_TRWR 14021,1126663
#define OCTOSPI_CR_EN_Pos 14029,1127280
#define OCTOSPI_CR_EN_Msk 14030,1127340
#define OCTOSPI_CR_EN 14031,1127450
#define OCTOSPI_CR_ABORT_Pos 14032,1127556
#define OCTOSPI_CR_ABORT_Msk 14033,1127619
#define OCTOSPI_CR_ABORT 14034,1127729
#define OCTOSPI_CR_DMAEN_Pos 14035,1127842
#define OCTOSPI_CR_DMAEN_Msk 14036,1127905
#define OCTOSPI_CR_DMAEN 14037,1128015
#define OCTOSPI_CR_TCEN_Pos 14038,1128125
#define OCTOSPI_CR_TCEN_Msk 14039,1128187
#define OCTOSPI_CR_TCEN 14040,1128297
#define OCTOSPI_CR_DMM_Pos 14041,1128419
#define OCTOSPI_CR_DMM_Msk 14042,1128480
#define OCTOSPI_CR_DMM 14043,1128590
#define OCTOSPI_CR_MSEL_Pos 14044,1128706
#define OCTOSPI_CR_MSEL_Msk 14045,1128768
#define OCTOSPI_CR_MSEL 14046,1128878
#define OCTOSPI_CR_FTHRES_Pos 14047,1128990
#define OCTOSPI_CR_FTHRES_Msk 14048,1129054
#define OCTOSPI_CR_FTHRES 14049,1129164
#define OCTOSPI_CR_TEIE_Pos 14050,1129284
#define OCTOSPI_CR_TEIE_Msk 14051,1129346
#define OCTOSPI_CR_TEIE 14052,1129456
#define OCTOSPI_CR_TCIE_Pos 14053,1129587
#define OCTOSPI_CR_TCIE_Msk 14054,1129649
#define OCTOSPI_CR_TCIE 14055,1129759
#define OCTOSPI_CR_FTIE_Pos 14056,1129893
#define OCTOSPI_CR_FTIE_Msk 14057,1129955
#define OCTOSPI_CR_FTIE 14058,1130065
#define OCTOSPI_CR_SMIE_Pos 14059,1130196
#define OCTOSPI_CR_SMIE_Msk 14060,1130258
#define OCTOSPI_CR_SMIE 14061,1130368
#define OCTOSPI_CR_TOIE_Pos 14062,1130497
#define OCTOSPI_CR_TOIE_Msk 14063,1130559
#define OCTOSPI_CR_TOIE 14064,1130669
#define OCTOSPI_CR_APMS_Pos 14065,1130793
#define OCTOSPI_CR_APMS_Msk 14066,1130855
#define OCTOSPI_CR_APMS 14067,1130965
#define OCTOSPI_CR_PMM_Pos 14068,1131089
#define OCTOSPI_CR_PMM_Msk 14069,1131150
#define OCTOSPI_CR_PMM 14070,1131260
#define OCTOSPI_CR_FMODE_Pos 14071,1131378
#define OCTOSPI_CR_FMODE_Msk 14072,1131441
#define OCTOSPI_CR_FMODE 14073,1131551
#define OCTOSPI_CR_FMODE_0 14074,1131666
#define OCTOSPI_CR_FMODE_1 14075,1131776
#define OCTOSPI_DCR1_CKMODE_Pos 14078,1131970
#define OCTOSPI_DCR1_CKMODE_Msk 14079,1132036
#define OCTOSPI_DCR1_CKMODE 14080,1132146
#define OCTOSPI_DCR1_FRCK_Pos 14081,1132261
#define OCTOSPI_DCR1_FRCK_Msk 14082,1132325
#define OCTOSPI_DCR1_FRCK 14083,1132435
#define OCTOSPI_DCR1_DLYBYP_Pos 14084,1132553
#define OCTOSPI_DCR1_DLYBYP_Msk 14085,1132619
#define OCTOSPI_DCR1_DLYBYP 14086,1132729
#define OCTOSPI_DCR1_CSHT_Pos 14087,1132847
#define OCTOSPI_DCR1_CSHT_Msk 14088,1132911
#define OCTOSPI_DCR1_CSHT 14089,1133021
#define OCTOSPI_DCR1_DEVSIZE_Pos 14090,1133142
#define OCTOSPI_DCR1_DEVSIZE_Msk 14091,1133209
#define OCTOSPI_DCR1_DEVSIZE 14092,1133319
#define OCTOSPI_DCR1_MTYP_Pos 14093,1133430
#define OCTOSPI_DCR1_MTYP_Msk 14094,1133494
#define OCTOSPI_DCR1_MTYP 14095,1133604
#define OCTOSPI_DCR1_MTYP_0 14096,1133715
#define OCTOSPI_DCR1_MTYP_1 14097,1133825
#define OCTOSPI_DCR1_MTYP_2 14098,1133935
#define OCTOSPI_DCR2_PRESCALER_Pos 14101,1134129
#define OCTOSPI_DCR2_PRESCALER_Msk 14102,1134198
#define OCTOSPI_DCR2_PRESCALER 14103,1134308
#define OCTOSPI_DCR2_WRAPSIZE_Pos 14104,1134423
#define OCTOSPI_DCR2_WRAPSIZE_Msk 14105,1134491
#define OCTOSPI_DCR2_WRAPSIZE 14106,1134601
#define OCTOSPI_DCR2_WRAPSIZE_0 14107,1134710
#define OCTOSPI_DCR2_WRAPSIZE_1 14108,1134820
#define OCTOSPI_DCR2_WRAPSIZE_2 14109,1134930
#define OCTOSPI_DCR3_CSBOUND_Pos 14112,1135124
#define OCTOSPI_DCR3_CSBOUND_Msk 14113,1135191
#define OCTOSPI_DCR3_CSBOUND 14114,1135301
#define OCTOSPI_DCR4_REFRESH_Pos 14117,1135501
#define OCTOSPI_DCR4_REFRESH_Msk 14118,1135568
#define OCTOSPI_DCR4_REFRESH 14119,1135678
#define OCTOSPI_SR_TEF_Pos 14122,1135874
#define OCTOSPI_SR_TEF_Msk 14123,1135935
#define OCTOSPI_SR_TEF 14124,1136045
#define OCTOSPI_SR_TCF_Pos 14125,1136164
#define OCTOSPI_SR_TCF_Msk 14126,1136225
#define OCTOSPI_SR_TCF 14127,1136335
#define OCTOSPI_SR_FTF_Pos 14128,1136457
#define OCTOSPI_SR_FTF_Msk 14129,1136518
#define OCTOSPI_SR_FTF 14130,1136628
#define OCTOSPI_SR_SMF_Pos 14131,1136747
#define OCTOSPI_SR_SMF_Msk 14132,1136808
#define OCTOSPI_SR_SMF 14133,1136918
#define OCTOSPI_SR_TOF_Pos 14134,1137035
#define OCTOSPI_SR_TOF_Msk 14135,1137096
#define OCTOSPI_SR_TOF 14136,1137206
#define OCTOSPI_SR_BUSY_Pos 14137,1137318
#define OCTOSPI_SR_BUSY_Msk 14138,1137380
#define OCTOSPI_SR_BUSY 14139,1137490
#define OCTOSPI_SR_FLEVEL_Pos 14140,1137594
#define OCTOSPI_SR_FLEVEL_Msk 14141,1137658
#define OCTOSPI_SR_FLEVEL 14142,1137768
#define OCTOSPI_FCR_CTEF_Pos 14145,1137962
#define OCTOSPI_FCR_CTEF_Msk 14146,1138025
#define OCTOSPI_FCR_CTEF 14147,1138135
#define OCTOSPI_FCR_CTCF_Pos 14148,1138260
#define OCTOSPI_FCR_CTCF_Msk 14149,1138323
#define OCTOSPI_FCR_CTCF 14150,1138433
#define OCTOSPI_FCR_CSMF_Pos 14151,1138561
#define OCTOSPI_FCR_CSMF_Msk 14152,1138624
#define OCTOSPI_FCR_CSMF 14153,1138734
#define OCTOSPI_FCR_CTOF_Pos 14154,1138857
#define OCTOSPI_FCR_CTOF_Msk 14155,1138920
#define OCTOSPI_FCR_CTOF 14156,1139030
#define OCTOSPI_DLR_DL_Pos 14159,1139232
#define OCTOSPI_DLR_DL_Msk 14160,1139293
#define OCTOSPI_DLR_DL 14161,1139403
#define OCTOSPI_AR_ADDRESS_Pos 14164,1139598
#define OCTOSPI_AR_ADDRESS_Msk 14165,1139663
#define OCTOSPI_AR_ADDRESS 14166,1139773
#define OCTOSPI_DR_DATA_Pos 14169,1139964
#define OCTOSPI_DR_DATA_Msk 14170,1140026
#define OCTOSPI_DR_DATA 14171,1140136
#define OCTOSPI_PSMKR_MASK_Pos 14174,1140324
#define OCTOSPI_PSMKR_MASK_Msk 14175,1140389
#define OCTOSPI_PSMKR_MASK 14176,1140499
#define OCTOSPI_PSMAR_MATCH_Pos 14179,1140694
#define OCTOSPI_PSMAR_MATCH_Msk 14180,1140760
#define OCTOSPI_PSMAR_MATCH 14181,1140870
#define OCTOSPI_PIR_INTERVAL_Pos 14184,1141066
#define OCTOSPI_PIR_INTERVAL_Msk 14185,1141133
#define OCTOSPI_PIR_INTERVAL 14186,1141243
#define OCTOSPI_CCR_IMODE_Pos 14189,1141443
#define OCTOSPI_CCR_IMODE_Msk 14190,1141507
#define OCTOSPI_CCR_IMODE 14191,1141617
#define OCTOSPI_CCR_IMODE_0 14192,1141733
#define OCTOSPI_CCR_IMODE_1 14193,1141843
#define OCTOSPI_CCR_IMODE_2 14194,1141953
#define OCTOSPI_CCR_IDTR_Pos 14195,1142063
#define OCTOSPI_CCR_IDTR_Msk 14196,1142126
#define OCTOSPI_CCR_IDTR 14197,1142236
#define OCTOSPI_CCR_ISIZE_Pos 14198,1142368
#define OCTOSPI_CCR_ISIZE_Msk 14199,1142432
#define OCTOSPI_CCR_ISIZE 14200,1142542
#define OCTOSPI_CCR_ISIZE_0 14201,1142658
#define OCTOSPI_CCR_ISIZE_1 14202,1142768
#define OCTOSPI_CCR_ADMODE_Pos 14203,1142878
#define OCTOSPI_CCR_ADMODE_Msk 14204,1142943
#define OCTOSPI_CCR_ADMODE 14205,1143053
#define OCTOSPI_CCR_ADMODE_0 14206,1143165
#define OCTOSPI_CCR_ADMODE_1 14207,1143275
#define OCTOSPI_CCR_ADMODE_2 14208,1143385
#define OCTOSPI_CCR_ADDTR_Pos 14209,1143495
#define OCTOSPI_CCR_ADDTR_Msk 14210,1143559
#define OCTOSPI_CCR_ADDTR 14211,1143669
#define OCTOSPI_CCR_ADSIZE_Pos 14212,1143797
#define OCTOSPI_CCR_ADSIZE_Msk 14213,1143862
#define OCTOSPI_CCR_ADSIZE 14214,1143972
#define OCTOSPI_CCR_ADSIZE_0 14215,1144084
#define OCTOSPI_CCR_ADSIZE_1 14216,1144194
#define OCTOSPI_CCR_ABMODE_Pos 14217,1144304
#define OCTOSPI_CCR_ABMODE_Msk 14218,1144369
#define OCTOSPI_CCR_ABMODE 14219,1144479
#define OCTOSPI_CCR_ABMODE_0 14220,1144599
#define OCTOSPI_CCR_ABMODE_1 14221,1144709
#define OCTOSPI_CCR_ABMODE_2 14222,1144819
#define OCTOSPI_CCR_ABDTR_Pos 14223,1144929
#define OCTOSPI_CCR_ABDTR_Msk 14224,1144993
#define OCTOSPI_CCR_ABDTR 14225,1145103
#define OCTOSPI_CCR_ABSIZE_Pos 14226,1145239
#define OCTOSPI_CCR_ABSIZE_Msk 14227,1145304
#define OCTOSPI_CCR_ABSIZE 14228,1145414
#define OCTOSPI_CCR_ABSIZE_0 14229,1145534
#define OCTOSPI_CCR_ABSIZE_1 14230,1145644
#define OCTOSPI_CCR_DMODE_Pos 14231,1145754
#define OCTOSPI_CCR_DMODE_Msk 14232,1145818
#define OCTOSPI_CCR_DMODE 14233,1145928
#define OCTOSPI_CCR_DMODE_0 14234,1146037
#define OCTOSPI_CCR_DMODE_1 14235,1146147
#define OCTOSPI_CCR_DMODE_2 14236,1146257
#define OCTOSPI_CCR_DDTR_Pos 14237,1146367
#define OCTOSPI_CCR_DDTR_Msk 14238,1146430
#define OCTOSPI_CCR_DDTR 14239,1146540
#define OCTOSPI_CCR_DQSE_Pos 14240,1146665
#define OCTOSPI_CCR_DQSE_Msk 14241,1146728
#define OCTOSPI_CCR_DQSE 14242,1146838
#define OCTOSPI_CCR_SIOO_Pos 14243,1146948
#define OCTOSPI_CCR_SIOO_Msk 14244,1147011
#define OCTOSPI_CCR_SIOO 14245,1147121
#define OCTOSPI_TCR_DCYC_Pos 14248,1147336
#define OCTOSPI_TCR_DCYC_Msk 14249,1147399
#define OCTOSPI_TCR_DCYC 14250,1147509
#define OCTOSPI_TCR_DHQC_Pos 14251,1147631
#define OCTOSPI_TCR_DHQC_Msk 14252,1147694
#define OCTOSPI_TCR_DHQC 14253,1147804
#define OCTOSPI_TCR_SSHIFT_Pos 14254,1147928
#define OCTOSPI_TCR_SSHIFT_Msk 14255,1147993
#define OCTOSPI_TCR_SSHIFT 14256,1148103
#define OCTOSPI_IR_INSTRUCTION_Pos 14259,1148299
#define OCTOSPI_IR_INSTRUCTION_Msk 14260,1148368
#define OCTOSPI_IR_INSTRUCTION 14261,1148478
#define OCTOSPI_ABR_ALTERNATE_Pos 14264,1148673
#define OCTOSPI_ABR_ALTERNATE_Msk 14265,1148741
#define OCTOSPI_ABR_ALTERNATE 14266,1148851
#define OCTOSPI_LPTR_TIMEOUT_Pos 14269,1149050
#define OCTOSPI_LPTR_TIMEOUT_Msk 14270,1149117
#define OCTOSPI_LPTR_TIMEOUT 14271,1149227
#define OCTOSPI_WPCCR_IMODE_Pos 14274,1149427
#define OCTOSPI_WPCCR_IMODE_Msk 14275,1149493
#define OCTOSPI_WPCCR_IMODE 14276,1149603
#define OCTOSPI_WPCCR_IMODE_0 14277,1149719
#define OCTOSPI_WPCCR_IMODE_1 14278,1149829
#define OCTOSPI_WPCCR_IMODE_2 14279,1149939
#define OCTOSPI_WPCCR_IDTR_Pos 14280,1150049
#define OCTOSPI_WPCCR_IDTR_Msk 14281,1150114
#define OCTOSPI_WPCCR_IDTR 14282,1150224
#define OCTOSPI_WPCCR_ISIZE_Pos 14283,1150356
#define OCTOSPI_WPCCR_ISIZE_Msk 14284,1150422
#define OCTOSPI_WPCCR_ISIZE 14285,1150532
#define OCTOSPI_WPCCR_ISIZE_0 14286,1150648
#define OCTOSPI_WPCCR_ISIZE_1 14287,1150758
#define OCTOSPI_WPCCR_ADMODE_Pos 14288,1150868
#define OCTOSPI_WPCCR_ADMODE_Msk 14289,1150935
#define OCTOSPI_WPCCR_ADMODE 14290,1151045
#define OCTOSPI_WPCCR_ADMODE_0 14291,1151157
#define OCTOSPI_WPCCR_ADMODE_1 14292,1151267
#define OCTOSPI_WPCCR_ADMODE_2 14293,1151377
#define OCTOSPI_WPCCR_ADDTR_Pos 14294,1151487
#define OCTOSPI_WPCCR_ADDTR_Msk 14295,1151553
#define OCTOSPI_WPCCR_ADDTR 14296,1151663
#define OCTOSPI_WPCCR_ADSIZE_Pos 14297,1151791
#define OCTOSPI_WPCCR_ADSIZE_Msk 14298,1151858
#define OCTOSPI_WPCCR_ADSIZE 14299,1151968
#define OCTOSPI_WPCCR_ADSIZE_0 14300,1152080
#define OCTOSPI_WPCCR_ADSIZE_1 14301,1152190
#define OCTOSPI_WPCCR_ABMODE_Pos 14302,1152300
#define OCTOSPI_WPCCR_ABMODE_Msk 14303,1152367
#define OCTOSPI_WPCCR_ABMODE 14304,1152477
#define OCTOSPI_WPCCR_ABMODE_0 14305,1152597
#define OCTOSPI_WPCCR_ABMODE_1 14306,1152707
#define OCTOSPI_WPCCR_ABMODE_2 14307,1152817
#define OCTOSPI_WPCCR_ABDTR_Pos 14308,1152927
#define OCTOSPI_WPCCR_ABDTR_Msk 14309,1152993
#define OCTOSPI_WPCCR_ABDTR 14310,1153103
#define OCTOSPI_WPCCR_ABSIZE_Pos 14311,1153239
#define OCTOSPI_WPCCR_ABSIZE_Msk 14312,1153306
#define OCTOSPI_WPCCR_ABSIZE 14313,1153416
#define OCTOSPI_WPCCR_ABSIZE_0 14314,1153536
#define OCTOSPI_WPCCR_ABSIZE_1 14315,1153646
#define OCTOSPI_WPCCR_DMODE_Pos 14316,1153756
#define OCTOSPI_WPCCR_DMODE_Msk 14317,1153822
#define OCTOSPI_WPCCR_DMODE 14318,1153932
#define OCTOSPI_WPCCR_DMODE_0 14319,1154041
#define OCTOSPI_WPCCR_DMODE_1 14320,1154151
#define OCTOSPI_WPCCR_DMODE_2 14321,1154261
#define OCTOSPI_WPCCR_DDTR_Pos 14322,1154371
#define OCTOSPI_WPCCR_DDTR_Msk 14323,1154436
#define OCTOSPI_WPCCR_DDTR 14324,1154546
#define OCTOSPI_WPCCR_DQSE_Pos 14325,1154671
#define OCTOSPI_WPCCR_DQSE_Msk 14326,1154736
#define OCTOSPI_WPCCR_DQSE 14327,1154846
#define OCTOSPI_WPTCR_DCYC_Pos 14330,1155042
#define OCTOSPI_WPTCR_DCYC_Msk 14331,1155107
#define OCTOSPI_WPTCR_DCYC 14332,1155217
#define OCTOSPI_WPTCR_DHQC_Pos 14333,1155339
#define OCTOSPI_WPTCR_DHQC_Msk 14334,1155404
#define OCTOSPI_WPTCR_DHQC 14335,1155514
#define OCTOSPI_WPTCR_SSHIFT_Pos 14336,1155638
#define OCTOSPI_WPTCR_SSHIFT_Msk 14337,1155705
#define OCTOSPI_WPTCR_SSHIFT 14338,1155815
#define OCTOSPI_WPIR_INSTRUCTION_Pos 14341,1156013
#define OCTOSPI_WPIR_INSTRUCTION_Msk 14342,1156084
#define OCTOSPI_WPIR_INSTRUCTION 14343,1156194
#define OCTOSPI_WPABR_ALTERNATE_Pos 14346,1156391
#define OCTOSPI_WPABR_ALTERNATE_Msk 14347,1156461
#define OCTOSPI_WPABR_ALTERNATE 14348,1156571
#define OCTOSPI_WCCR_IMODE_Pos 14351,1156770
#define OCTOSPI_WCCR_IMODE_Msk 14352,1156835
#define OCTOSPI_WCCR_IMODE 14353,1156945
#define OCTOSPI_WCCR_IMODE_0 14354,1157061
#define OCTOSPI_WCCR_IMODE_1 14355,1157171
#define OCTOSPI_WCCR_IMODE_2 14356,1157281
#define OCTOSPI_WCCR_IDTR_Pos 14357,1157391
#define OCTOSPI_WCCR_IDTR_Msk 14358,1157455
#define OCTOSPI_WCCR_IDTR 14359,1157565
#define OCTOSPI_WCCR_ISIZE_Pos 14360,1157697
#define OCTOSPI_WCCR_ISIZE_Msk 14361,1157762
#define OCTOSPI_WCCR_ISIZE 14362,1157872
#define OCTOSPI_WCCR_ISIZE_0 14363,1157988
#define OCTOSPI_WCCR_ISIZE_1 14364,1158098
#define OCTOSPI_WCCR_ADMODE_Pos 14365,1158208
#define OCTOSPI_WCCR_ADMODE_Msk 14366,1158274
#define OCTOSPI_WCCR_ADMODE 14367,1158384
#define OCTOSPI_WCCR_ADMODE_0 14368,1158496
#define OCTOSPI_WCCR_ADMODE_1 14369,1158606
#define OCTOSPI_WCCR_ADMODE_2 14370,1158716
#define OCTOSPI_WCCR_ADDTR_Pos 14371,1158826
#define OCTOSPI_WCCR_ADDTR_Msk 14372,1158891
#define OCTOSPI_WCCR_ADDTR 14373,1159001
#define OCTOSPI_WCCR_ADSIZE_Pos 14374,1159129
#define OCTOSPI_WCCR_ADSIZE_Msk 14375,1159195
#define OCTOSPI_WCCR_ADSIZE 14376,1159305
#define OCTOSPI_WCCR_ADSIZE_0 14377,1159417
#define OCTOSPI_WCCR_ADSIZE_1 14378,1159527
#define OCTOSPI_WCCR_ABMODE_Pos 14379,1159637
#define OCTOSPI_WCCR_ABMODE_Msk 14380,1159703
#define OCTOSPI_WCCR_ABMODE 14381,1159813
#define OCTOSPI_WCCR_ABMODE_0 14382,1159933
#define OCTOSPI_WCCR_ABMODE_1 14383,1160043
#define OCTOSPI_WCCR_ABMODE_2 14384,1160153
#define OCTOSPI_WCCR_ABDTR_Pos 14385,1160263
#define OCTOSPI_WCCR_ABDTR_Msk 14386,1160328
#define OCTOSPI_WCCR_ABDTR 14387,1160438
#define OCTOSPI_WCCR_ABSIZE_Pos 14388,1160574
#define OCTOSPI_WCCR_ABSIZE_Msk 14389,1160640
#define OCTOSPI_WCCR_ABSIZE 14390,1160750
#define OCTOSPI_WCCR_ABSIZE_0 14391,1160870
#define OCTOSPI_WCCR_ABSIZE_1 14392,1160980
#define OCTOSPI_WCCR_DMODE_Pos 14393,1161090
#define OCTOSPI_WCCR_DMODE_Msk 14394,1161155
#define OCTOSPI_WCCR_DMODE 14395,1161265
#define OCTOSPI_WCCR_DMODE_0 14396,1161374
#define OCTOSPI_WCCR_DMODE_1 14397,1161484
#define OCTOSPI_WCCR_DMODE_2 14398,1161594
#define OCTOSPI_WCCR_DDTR_Pos 14399,1161704
#define OCTOSPI_WCCR_DDTR_Msk 14400,1161768
#define OCTOSPI_WCCR_DDTR 14401,1161878
#define OCTOSPI_WCCR_DQSE_Pos 14402,1162003
#define OCTOSPI_WCCR_DQSE_Msk 14403,1162067
#define OCTOSPI_WCCR_DQSE 14404,1162177
#define OCTOSPI_WTCR_DCYC_Pos 14407,1162371
#define OCTOSPI_WTCR_DCYC_Msk 14408,1162435
#define OCTOSPI_WTCR_DCYC 14409,1162545
#define OCTOSPI_WIR_INSTRUCTION_Pos 14412,1162751
#define OCTOSPI_WIR_INSTRUCTION_Msk 14413,1162821
#define OCTOSPI_WIR_INSTRUCTION 14414,1162931
#define OCTOSPI_WABR_ALTERNATE_Pos 14417,1163126
#define OCTOSPI_WABR_ALTERNATE_Msk 14418,1163195
#define OCTOSPI_WABR_ALTERNATE 14419,1163305
#define OCTOSPI_HLCR_LM_Pos 14422,1163504
#define OCTOSPI_HLCR_LM_Msk 14423,1163566
#define OCTOSPI_HLCR_LM 14424,1163676
#define OCTOSPI_HLCR_WZL_Pos 14425,1163788
#define OCTOSPI_HLCR_WZL_Msk 14426,1163851
#define OCTOSPI_HLCR_WZL 14427,1163961
#define OCTOSPI_HLCR_TACC_Pos 14428,1164079
#define OCTOSPI_HLCR_TACC_Msk 14429,1164143
#define OCTOSPI_HLCR_TACC 14430,1164253
#define OCTOSPI_HLCR_TRWR_Pos 14431,1164364
#define OCTOSPI_HLCR_TRWR_Msk 14432,1164428
#define OCTOSPI_HLCR_TRWR 14433,1164538
#define DLYB_CR_DEN_Pos 14441,1165156
#define DLYB_CR_DEN_Msk 14442,1165206
#define DLYB_CR_DEN 14443,1165310
#define DLYB_CR_SEN_Pos 14444,1165421
#define DLYB_CR_SEN_Msk 14445,1165471
#define DLYB_CR_SEN 14446,1165575
#define DLYB_CFGR_SEL_Pos 14449,1165775
#define DLYB_CFGR_SEL_Msk 14450,1165825
#define DLYB_CFGR_SEL 14451,1165929
#define DLYB_CFGR_SEL_0 14452,1166064
#define DLYB_CFGR_SEL_1 14453,1166168
#define DLYB_CFGR_SEL_2 14454,1166272
#define DLYB_CFGR_SEL_3 14455,1166376
#define DLYB_CFGR_UNIT_Pos 14457,1166482
#define DLYB_CFGR_UNIT_Msk 14458,1166532
#define DLYB_CFGR_UNIT 14459,1166636
#define DLYB_CFGR_UNIT_0 14460,1166778
#define DLYB_CFGR_UNIT_1 14461,1166882
#define DLYB_CFGR_UNIT_2 14462,1166986
#define DLYB_CFGR_UNIT_3 14463,1167090
#define DLYB_CFGR_UNIT_4 14464,1167194
#define DLYB_CFGR_UNIT_5 14465,1167298
#define DLYB_CFGR_UNIT_6 14466,1167402
#define DLYB_CFGR_LNG_Pos 14468,1167508
#define DLYB_CFGR_LNG_Msk 14469,1167559
#define DLYB_CFGR_LNG 14470,1167663
#define DLYB_CFGR_LNG_0 14471,1167785
#define DLYB_CFGR_LNG_1 14472,1167889
#define DLYB_CFGR_LNG_2 14473,1167993
#define DLYB_CFGR_LNG_3 14474,1168097
#define DLYB_CFGR_LNG_4 14475,1168201
#define DLYB_CFGR_LNG_5 14476,1168305
#define DLYB_CFGR_LNG_6 14477,1168409
#define DLYB_CFGR_LNG_7 14478,1168513
#define DLYB_CFGR_LNG_8 14479,1168617
#define DLYB_CFGR_LNG_9 14480,1168721
#define DLYB_CFGR_LNG_10 14481,1168825
#define DLYB_CFGR_LNG_11 14482,1168929
#define DLYB_CFGR_LNGF_Pos 14484,1169035
#define DLYB_CFGR_LNGF_Msk 14485,1169086
#define DLYB_CFGR_LNGF 14486,1169191
#define PWR_PMCR_LPMS_Pos 14494,1169796
#define PWR_PMCR_LPMS_Msk 14495,1169847
#define PWR_PMCR_LPMS 14496,1169922
#define PWR_PMCR_SVOS_Pos 14497,1169986
#define PWR_PMCR_SVOS_Msk 14498,1170037
#define PWR_PMCR_SVOS 14499,1170112
#define PWR_PMCR_SVOS_0 14500,1170176
#define PWR_PMCR_SVOS_1 14501,1170251
#define PWR_PMCR_CSSF_Pos 14502,1170326
#define PWR_PMCR_CSSF_Msk 14503,1170377
#define PWR_PMCR_CSSF 14504,1170452
#define PWR_PMCR_FLPS_Pos 14505,1170516
#define PWR_PMCR_FLPS_Msk 14506,1170567
#define PWR_PMCR_FLPS 14507,1170642
#define PWR_PMCR_BOOSTE_Pos 14508,1170706
#define PWR_PMCR_BOOSTE_Msk 14509,1170758
#define PWR_PMCR_BOOSTE 14510,1170835
#define PWR_PMCR_AVD_READY_Pos 14511,1170901
#define PWR_PMCR_AVD_READY_Msk 14512,1170953
#define PWR_PMCR_AVD_READY 14513,1171033
#define PWR_PMCR_ETHERNETSO_Pos 14514,1171102
#define PWR_PMCR_ETHERNETSO_Msk 14515,1171154
#define PWR_PMCR_ETHERNETSO 14516,1171235
#define PWR_PMCR_SRAM3SO_Pos 14517,1171305
#define PWR_PMCR_SRAM3SO_Msk 14518,1171357
#define PWR_PMCR_SRAM3SO 14519,1171435
#define PWR_PMCR_SRAM2_16SO_Pos 14520,1171502
#define PWR_PMCR_SRAM2_16SO_Msk 14521,1171554
#define PWR_PMCR_SRAM2_16SO 14522,1171635
#define PWR_PMCR_SRAM2_48SO_Pos 14523,1171705
#define PWR_PMCR_SRAM2_48SO_Msk 14524,1171757
#define PWR_PMCR_SRAM2_48SO 14525,1171838
#define PWR_PMCR_SRAM1SO_Pos 14526,1171908
#define PWR_PMCR_SRAM1SO_Msk 14527,1171960
#define PWR_PMCR_SRAM1SO 14528,1172038
#define PWR_PMSR_STOPF_Pos 14531,1172190
#define PWR_PMSR_STOPF_Msk 14532,1172241
#define PWR_PMSR_STOPF 14533,1172317
#define PWR_PMSR_SBF_Pos 14534,1172382
#define PWR_PMSR_SBF_Msk 14535,1172433
#define PWR_PMSR_SBF 14536,1172507
#define PWR_VOSCR_VOS_Pos 14539,1172655
#define PWR_VOSCR_VOS_Msk 14540,1172706
#define PWR_VOSCR_VOS 14541,1172781
#define PWR_VOSCR_VOS_0 14542,1172845
#define PWR_VOSCR_VOS_1 14543,1172920
#define PWR_VOSSR_VOSRDY_Pos 14546,1173079
#define PWR_VOSSR_VOSRDY_Msk 14547,1173130
#define PWR_VOSSR_VOSRDY 14548,1173208
#define PWR_VOSSR_ACTVOSRDY_Pos 14549,1173275
#define PWR_VOSSR_ACTVOSRDY_Msk 14550,1173327
#define PWR_VOSSR_ACTVOSRDY 14551,1173408
#define PWR_VOSSR_ACTVOS_Pos 14552,1173478
#define PWR_VOSSR_ACTVOS_Msk 14553,1173530
#define PWR_VOSSR_ACTVOS 14554,1173608
#define PWR_VOSSR_ACTVOS_0 14555,1173675
#define PWR_VOSSR_ACTVOS_1 14556,1173753
#define PWR_BDCR_BREN_Pos 14559,1173915
#define PWR_BDCR_BREN_Msk 14560,1173966
#define PWR_BDCR_BREN 14561,1174041
#define PWR_BDCR_MONEN_Pos 14562,1174105
#define PWR_BDCR_MONEN_Msk 14563,1174156
#define PWR_BDCR_MONEN 14564,1174232
#define PWR_BDCR_VBE_Pos 14565,1174297
#define PWR_BDCR_VBE_Msk 14566,1174348
#define PWR_BDCR_VBE 14567,1174422
#define PWR_BDCR_VBRS_Pos 14568,1174485
#define PWR_BDCR_VBRS_Msk 14569,1174536
#define PWR_BDCR_VBRS 14570,1174611
#define PWR_DBPCR_DBP_Pos 14573,1174759
#define PWR_DBPCR_DBP_Msk 14574,1174810
#define PWR_DBPCR_DBP 14575,1174885
#define PWR_BDSR_BRRDY_Pos 14578,1175033
#define PWR_BDSR_BRRDY_Msk 14579,1175085
#define PWR_BDSR_BRRDY 14580,1175161
#define PWR_BDSR_VBATL_Pos 14581,1175226
#define PWR_BDSR_VBATL_Msk 14582,1175278
#define PWR_BDSR_VBATL 14583,1175354
#define PWR_BDSR_VBATH_Pos 14584,1175419
#define PWR_BDSR_VBATH_Msk 14585,1175471
#define PWR_BDSR_VBATH 14586,1175547
#define PWR_BDSR_TEMPL_Pos 14587,1175612
#define PWR_BDSR_TEMPL_Msk 14588,1175664
#define PWR_BDSR_TEMPL 14589,1175740
#define PWR_BDSR_TEMPH_Pos 14590,1175805
#define PWR_BDSR_TEMPH_Msk 14591,1175857
#define PWR_BDSR_TEMPH 14592,1175933
#define PWR_UCPDR_UCPD_DBDIS_Pos 14595,1176082
#define PWR_UCPDR_UCPD_DBDIS_Msk 14596,1176133
#define PWR_UCPDR_UCPD_DBDIS 14597,1176215
#define PWR_UCPDR_UCPD_STBY_Pos 14598,1176286
#define PWR_UCPDR_UCPD_STBY_Msk 14599,1176337
#define PWR_UCPDR_UCPD_STBY 14600,1176418
#define PWR_SCCR_BYPASS_Pos 14603,1176572
#define PWR_SCCR_BYPASS_Msk 14604,1176623
#define PWR_SCCR_BYPASS 14605,1176700
#define PWR_SCCR_LDOEN_Pos 14606,1176766
#define PWR_SCCR_LDOEN_Msk 14607,1176817
#define PWR_SCCR_LDOEN 14608,1176893
#define PWR_SCCR_SMPSEN_Pos 14609,1176958
#define PWR_SCCR_SMPSEN_Msk 14610,1177009
#define PWR_SCCR_SMPSEN 14611,1177086
#define PWR_VMCR_PVDEN_Pos 14614,1177236
#define PWR_VMCR_PVDEN_Msk 14615,1177287
#define PWR_VMCR_PVDEN 14616,1177363
#define PWR_VMCR_PLS_Pos 14617,1177428
#define PWR_VMCR_PLS_Msk 14618,1177479
#define PWR_VMCR_PLS 14619,1177553
#define PWR_VMCR_PLS_0 14620,1177616
#define PWR_VMCR_PLS_1 14621,1177690
#define PWR_VMCR_PLS_2 14622,1177764
#define PWR_VMCR_AVDEN_Pos 14623,1177838
#define PWR_VMCR_AVDEN_Msk 14624,1177889
#define PWR_VMCR_AVDEN 14625,1177965
#define PWR_VMCR_ALS_Pos 14626,1178030
#define PWR_VMCR_ALS_Msk 14627,1178081
#define PWR_VMCR_ALS 14628,1178155
#define PWR_VMCR_ALS_0 14629,1178218
#define PWR_VMCR_ALS_1 14630,1178292
#define PWR_USBSCR_USB33DEN_Pos 14633,1178452
#define PWR_USBSCR_USB33DEN_Msk 14634,1178504
#define PWR_USBSCR_USB33DEN 14635,1178585
#define PWR_USBSCR_USB33SV_Pos 14636,1178655
#define PWR_USBSCR_USB33SV_Msk 14637,1178707
#define PWR_USBSCR_USB33SV 14638,1178787
#define PWR_VMSR_AVDO_Pos 14641,1178940
#define PWR_VMSR_AVDO_Msk 14642,1178992
#define PWR_VMSR_AVDO 14643,1179067
#define PWR_VMSR_VDDIO2RDY_Pos 14644,1179131
#define PWR_VMSR_VDDIO2RDY_Msk 14645,1179183
#define PWR_VMSR_VDDIO2RDY 14646,1179263
#define PWR_VMSR_PVDO_Pos 14647,1179332
#define PWR_VMSR_PVDO_Msk 14648,1179384
#define PWR_VMSR_PVDO 14649,1179459
#define PWR_VMSR_USB33RDY_Pos 14650,1179523
#define PWR_VMSR_USB33RDY_Msk 14651,1179575
#define PWR_VMSR_USB33RDY 14652,1179654
#define PWR_WUSCR_CWUF1_Pos 14655,1179805
#define PWR_WUSCR_CWUF1_Msk 14656,1179854
#define PWR_WUSCR_CWUF1 14657,1179929
#define PWR_WUSCR_CWUF2_Pos 14658,1179993
#define PWR_WUSCR_CWUF2_Msk 14659,1180042
#define PWR_WUSCR_CWUF2 14660,1180117
#define PWR_WUSCR_CWUF3_Pos 14661,1180181
#define PWR_WUSCR_CWUF3_Msk 14662,1180230
#define PWR_WUSCR_CWUF3 14663,1180305
#define PWR_WUSCR_CWUF4_Pos 14664,1180369
#define PWR_WUSCR_CWUF4_Msk 14665,1180418
#define PWR_WUSCR_CWUF4 14666,1180493
#define PWR_WUSCR_CWUF5_Pos 14667,1180557
#define PWR_WUSCR_CWUF5_Msk 14668,1180606
#define PWR_WUSCR_CWUF5 14669,1180681
#define PWR_WUSCR_CWUF6_Pos 14670,1180745
#define PWR_WUSCR_CWUF6_Msk 14671,1180794
#define PWR_WUSCR_CWUF6 14672,1180869
#define PWR_WUSCR_CWUF7_Pos 14673,1180933
#define PWR_WUSCR_CWUF7_Msk 14674,1180982
#define PWR_WUSCR_CWUF7 14675,1181057
#define PWR_WUSCR_CWUF8_Pos 14676,1181121
#define PWR_WUSCR_CWUF8_Msk 14677,1181170
#define PWR_WUSCR_CWUF8 14678,1181245
#define PWR_WUSCR_CWUF_Pos 14679,1181309
#define PWR_WUSCR_CWUF_Msk 14680,1181358
#define PWR_WUSCR_CWUF 14681,1181433
#define PWR_WUSR_WUF1_Pos 14684,1181578
#define PWR_WUSR_WUF1_Msk 14685,1181625
#define PWR_WUSR_WUF1 14686,1181696
#define PWR_WUSR_WUF2_Pos 14687,1181756
#define PWR_WUSR_WUF2_Msk 14688,1181803
#define PWR_WUSR_WUF2 14689,1181874
#define PWR_WUSR_WUF3_Pos 14690,1181934
#define PWR_WUSR_WUF3_Msk 14691,1181981
#define PWR_WUSR_WUF3 14692,1182052
#define PWR_WUSR_WUF4_Pos 14693,1182112
#define PWR_WUSR_WUF4_Msk 14694,1182159
#define PWR_WUSR_WUF4 14695,1182230
#define PWR_WUSR_WUF5_Pos 14696,1182290
#define PWR_WUSR_WUF5_Msk 14697,1182337
#define PWR_WUSR_WUF5 14698,1182408
#define PWR_WUSR_WUF6_Pos 14699,1182468
#define PWR_WUSR_WUF6_Msk 14700,1182515
#define PWR_WUSR_WUF6 14701,1182586
#define PWR_WUSR_WUF7_Pos 14702,1182646
#define PWR_WUSR_WUF7_Msk 14703,1182693
#define PWR_WUSR_WUF7 14704,1182764
#define PWR_WUSR_WUF8_Pos 14705,1182824
#define PWR_WUSR_WUF8_Msk 14706,1182871
#define PWR_WUSR_WUF8 14707,1182942
#define PWR_WUCR_WUPEN1_Pos 14710,1183083
#define PWR_WUCR_WUPEN1_Msk 14711,1183130
#define PWR_WUCR_WUPEN1 14712,1183203
#define PWR_WUCR_WUPEN2_Pos 14713,1183265
#define PWR_WUCR_WUPEN2_Msk 14714,1183312
#define PWR_WUCR_WUPEN2 14715,1183385
#define PWR_WUCR_WUPEN3_Pos 14716,1183447
#define PWR_WUCR_WUPEN3_Msk 14717,1183494
#define PWR_WUCR_WUPEN3 14718,1183567
#define PWR_WUCR_WUPEN4_Pos 14719,1183629
#define PWR_WUCR_WUPEN4_Msk 14720,1183676
#define PWR_WUCR_WUPEN4 14721,1183749
#define PWR_WUCR_WUPEN5_Pos 14722,1183811
#define PWR_WUCR_WUPEN5_Msk 14723,1183858
#define PWR_WUCR_WUPEN5 14724,1183931
#define PWR_WUCR_WUPEN6_Pos 14725,1183993
#define PWR_WUCR_WUPEN6_Msk 14726,1184040
#define PWR_WUCR_WUPEN6 14727,1184113
#define PWR_WUCR_WUPEN7_Pos 14728,1184175
#define PWR_WUCR_WUPEN7_Msk 14729,1184222
#define PWR_WUCR_WUPEN7 14730,1184295
#define PWR_WUCR_WUPEN8_Pos 14731,1184357
#define PWR_WUCR_WUPEN8_Msk 14732,1184404
#define PWR_WUCR_WUPEN8 14733,1184477
#define PWR_WUCR_WUPEN_Pos 14734,1184539
#define PWR_WUCR_WUPEN_Msk 14735,1184586
#define PWR_WUCR_WUPEN 14736,1184659
#define PWR_WUCR_WUPP1_Pos 14737,1184720
#define PWR_WUCR_WUPP1_Msk 14738,1184767
#define PWR_WUCR_WUPP1 14739,1184839
#define PWR_WUCR_WUPP2_Pos 14740,1184900
#define PWR_WUCR_WUPP2_Msk 14741,1184947
#define PWR_WUCR_WUPP2 14742,1185019
#define PWR_WUCR_WUPP3_Pos 14743,1185080
#define PWR_WUCR_WUPP3_Msk 14744,1185128
#define PWR_WUCR_WUPP3 14745,1185200
#define PWR_WUCR_WUPP4_Pos 14746,1185261
#define PWR_WUCR_WUPP4_Msk 14747,1185309
#define PWR_WUCR_WUPP4 14748,1185381
#define PWR_WUCR_WUPP5_Pos 14749,1185442
#define PWR_WUCR_WUPP5_Msk 14750,1185490
#define PWR_WUCR_WUPP5 14751,1185562
#define PWR_WUCR_WUPP6_Pos 14752,1185623
#define PWR_WUCR_WUPP6_Msk 14753,1185671
#define PWR_WUCR_WUPP6 14754,1185743
#define PWR_WUCR_WUPP7_Pos 14755,1185804
#define PWR_WUCR_WUPP7_Msk 14756,1185852
#define PWR_WUCR_WUPP7 14757,1185924
#define PWR_WUCR_WUPP8_Pos 14758,1185985
#define PWR_WUCR_WUPP8_Msk 14759,1186033
#define PWR_WUCR_WUPP8 14760,1186105
#define PWR_WUCR_WUPPUPD1_Pos 14761,1186166
#define PWR_WUCR_WUPPUPD1_Msk 14762,1186214
#define PWR_WUCR_WUPPUPD1 14763,1186289
#define PWR_WUCR_WUPPUPD1_0 14764,1186353
#define PWR_WUCR_WUPPUPD1_1 14765,1186428
#define PWR_WUCR_WUPPUPD2_Pos 14766,1186503
#define PWR_WUCR_WUPPUPD2_Msk 14767,1186551
#define PWR_WUCR_WUPPUPD2 14768,1186626
#define PWR_WUCR_WUPPUPD2_0 14769,1186690
#define PWR_WUCR_WUPPUPD2_1 14770,1186765
#define PWR_WUCR_WUPPUPD3_Pos 14771,1186840
#define PWR_WUCR_WUPPUPD3_Msk 14772,1186888
#define PWR_WUCR_WUPPUPD3 14773,1186963
#define PWR_WUCR_WUPPUPD3_0 14774,1187027
#define PWR_WUCR_WUPPUPD3_1 14775,1187102
#define PWR_WUCR_WUPPUPD4_Pos 14776,1187177
#define PWR_WUCR_WUPPUPD4_Msk 14777,1187225
#define PWR_WUCR_WUPPUPD4 14778,1187300
#define PWR_WUCR_WUPPUPD4_0 14779,1187364
#define PWR_WUCR_WUPPUPD4_1 14780,1187439
#define PWR_WUCR_WUPPUPD5_Pos 14781,1187514
#define PWR_WUCR_WUPPUPD5_Msk 14782,1187562
#define PWR_WUCR_WUPPUPD5 14783,1187637
#define PWR_WUCR_WUPPUPD5_0 14784,1187701
#define PWR_WUCR_WUPPUPD5_1 14785,1187776
#define PWR_WUCR_WUPPUPD6_Pos 14786,1187851
#define PWR_WUCR_WUPPUPD6_Msk 14787,1187899
#define PWR_WUCR_WUPPUPD6 14788,1187974
#define PWR_WUCR_WUPPUPD6_0 14789,1188038
#define PWR_WUCR_WUPPUPD6_1 14790,1188113
#define PWR_WUCR_WUPPUPD7_Pos 14791,1188188
#define PWR_WUCR_WUPPUPD7_Msk 14792,1188236
#define PWR_WUCR_WUPPUPD7 14793,1188311
#define PWR_WUCR_WUPPUPD7_0 14794,1188375
#define PWR_WUCR_WUPPUPD7_1 14795,1188450
#define PWR_WUCR_WUPPUPD8_Pos 14796,1188525
#define PWR_WUCR_WUPPUPD8_Msk 14797,1188573
#define PWR_WUCR_WUPPUPD8 14798,1188648
#define PWR_WUCR_WUPPUPD8_0 14799,1188712
#define PWR_WUCR_WUPPUPD8_1 14800,1188787
#define PWR_IORETR_IORETEN_Pos 14803,1188946
#define PWR_IORETR_IORETEN_Msk 14804,1188993
#define PWR_IORETR_IORETEN 14805,1189069
#define PWR_IORETR_JTAGIORETEN_Pos 14806,1189134
#define PWR_IORETR_JTAGIORETEN_Msk 14807,1189182
#define PWR_IORETR_JTAGIORETEN 14808,1189262
#define PWR_SECCFGR_WUP1SEC_Pos 14811,1189415
#define PWR_SECCFGR_WUP1SEC_Msk 14812,1189462
#define PWR_SECCFGR_WUP1SEC 14813,1189539
#define PWR_SECCFGR_WUP2SEC_Pos 14814,1189605
#define PWR_SECCFGR_WUP2SEC_Msk 14815,1189652
#define PWR_SECCFGR_WUP2SEC 14816,1189729
#define PWR_SECCFGR_WUP3SEC_Pos 14817,1189795
#define PWR_SECCFGR_WUP3SEC_Msk 14818,1189842
#define PWR_SECCFGR_WUP3SEC 14819,1189919
#define PWR_SECCFGR_WUP4SEC_Pos 14820,1189985
#define PWR_SECCFGR_WUP4SEC_Msk 14821,1190032
#define PWR_SECCFGR_WUP4SEC 14822,1190109
#define PWR_SECCFGR_WUP5SEC_Pos 14823,1190175
#define PWR_SECCFGR_WUP5SEC_Msk 14824,1190222
#define PWR_SECCFGR_WUP5SEC 14825,1190299
#define PWR_SECCFGR_WUP6SEC_Pos 14826,1190365
#define PWR_SECCFGR_WUP6SEC_Msk 14827,1190412
#define PWR_SECCFGR_WUP6SEC 14828,1190489
#define PWR_SECCFGR_WUP7SEC_Pos 14829,1190555
#define PWR_SECCFGR_WUP7SEC_Msk 14830,1190602
#define PWR_SECCFGR_WUP7SEC 14831,1190679
#define PWR_SECCFGR_WUP8SEC_Pos 14832,1190745
#define PWR_SECCFGR_WUP8SEC_Msk 14833,1190792
#define PWR_SECCFGR_WUP8SEC 14834,1190869
#define PWR_SECCFGR_RETSEC_Pos 14835,1190935
#define PWR_SECCFGR_RETSEC_Msk 14836,1190983
#define PWR_SECCFGR_RETSEC 14837,1191059
#define PWR_SECCFGR_LPMSEC_Pos 14838,1191124
#define PWR_SECCFGR_LPMSEC_Msk 14839,1191172
#define PWR_SECCFGR_LPMSEC 14840,1191248
#define PWR_SECCFGR_SCMSEC_Pos 14841,1191313
#define PWR_SECCFGR_SCMSEC_Msk 14842,1191361
#define PWR_SECCFGR_SCMSEC 14843,1191437
#define PWR_SECCFGR_VBSEC_Pos 14844,1191502
#define PWR_SECCFGR_VBSEC_Msk 14845,1191550
#define PWR_SECCFGR_VBSEC 14846,1191625
#define PWR_SECCFGR_VUSBSEC_Pos 14847,1191689
#define PWR_SECCFGR_VUSBSEC_Msk 14848,1191737
#define PWR_SECCFGR_VUSBSEC 14849,1191814
#define PWR_PRIVCFGR_SPRIV_Pos 14852,1191964
#define PWR_PRIVCFGR_SPRIV_Msk 14853,1192011
#define PWR_PRIVCFGR_SPRIV 14854,1192087
#define PWR_PRIVCFGR_NSPRIV_Pos 14855,1192152
#define PWR_PRIVCFGR_NSPRIV_Msk 14856,1192199
#define PWR_PRIVCFGR_NSPRIV 14857,1192276
#define RAMCFG_CR_ECCE_Pos 14865,1192836
#define RAMCFG_CR_ECCE_Msk 14866,1192886
#define RAMCFG_CR_ECCE 14867,1192990
#define RAMCFG_CR_ALE_Pos 14868,1193094
#define RAMCFG_CR_ALE_Msk 14869,1193144
#define RAMCFG_CR_ALE 14870,1193248
#define RAMCFG_CR_SRAMER_Pos 14871,1193365
#define RAMCFG_CR_SRAMER_Msk 14872,1193415
#define RAMCFG_CR_SRAMER 14873,1193519
#define RAMCFG_IER_SEIE_Pos 14876,1193708
#define RAMCFG_IER_SEIE_Msk 14877,1193758
#define RAMCFG_IER_SEIE 14878,1193862
#define RAMCFG_IER_DEIE_Pos 14879,1193985
#define RAMCFG_IER_DEIE_Msk 14880,1194035
#define RAMCFG_IER_DEIE 14881,1194139
#define RAMCFG_IER_ECCNMI_Pos 14882,1194262
#define RAMCFG_IER_ECCNMI_Msk 14883,1194312
#define RAMCFG_IER_ECCNMI 14884,1194416
#define RAMCFG_ISR_SEDC_Pos 14887,1194619
#define RAMCFG_ISR_SEDC_Msk 14888,1194669
#define RAMCFG_ISR_SEDC 14889,1194773
#define RAMCFG_ISR_DED_Pos 14890,1194907
#define RAMCFG_ISR_DED_Msk 14891,1194957
#define RAMCFG_ISR_DED 14892,1195061
#define RAMCFG_ISR_SRAMBUSY_Pos 14893,1195181
#define RAMCFG_ISR_SRAMBUSY_Msk 14894,1195231
#define RAMCFG_ISR_SRAMBUSY 14895,1195335
#define RAMCFG_SEAR_ESEA_Pos 14898,1195527
#define RAMCFG_SEAR_ESEA_Msk 14899,1195577
#define RAMCFG_SEAR_ESEA 14900,1195681
#define RAMCFG_DEAR_EDEA_Pos 14903,1195883
#define RAMCFG_DEAR_EDEA_Msk 14904,1195933
#define RAMCFG_DEAR_EDEA 14905,1196037
#define RAMCFG_ICR_CSEDC_Pos 14908,1196239
#define RAMCFG_ICR_CSEDC_Msk 14909,1196289
#define RAMCFG_ICR_CSEDC 14910,1196393
#define RAMCFG_ICR_CDED_Pos 14911,1196537
#define RAMCFG_ICR_CDED_Msk 14912,1196587
#define RAMCFG_ICR_CDED 14913,1196691
#define RAMCFG_WPR1_P0WP_Pos 14916,1196904
#define RAMCFG_WPR1_P0WP_Msk 14917,1196954
#define RAMCFG_WPR1_P0WP 14918,1197058
#define RAMCFG_WPR1_P1WP_Pos 14919,1197176
#define RAMCFG_WPR1_P1WP_Msk 14920,1197226
#define RAMCFG_WPR1_P1WP 14921,1197330
#define RAMCFG_WPR1_P2WP_Pos 14922,1197448
#define RAMCFG_WPR1_P2WP_Msk 14923,1197498
#define RAMCFG_WPR1_P2WP 14924,1197602
#define RAMCFG_WPR1_P3WP_Pos 14925,1197720
#define RAMCFG_WPR1_P3WP_Msk 14926,1197770
#define RAMCFG_WPR1_P3WP 14927,1197874
#define RAMCFG_WPR1_P4WP_Pos 14928,1197992
#define RAMCFG_WPR1_P4WP_Msk 14929,1198042
#define RAMCFG_WPR1_P4WP 14930,1198146
#define RAMCFG_WPR1_P5WP_Pos 14931,1198264
#define RAMCFG_WPR1_P5WP_Msk 14932,1198314
#define RAMCFG_WPR1_P5WP 14933,1198418
#define RAMCFG_WPR1_P6WP_Pos 14934,1198536
#define RAMCFG_WPR1_P6WP_Msk 14935,1198586
#define RAMCFG_WPR1_P6WP 14936,1198690
#define RAMCFG_WPR1_P7WP_Pos 14937,1198808
#define RAMCFG_WPR1_P7WP_Msk 14938,1198858
#define RAMCFG_WPR1_P7WP 14939,1198962
#define RAMCFG_WPR1_P8WP_Pos 14940,1199080
#define RAMCFG_WPR1_P8WP_Msk 14941,1199130
#define RAMCFG_WPR1_P8WP 14942,1199234
#define RAMCFG_WPR1_P9WP_Pos 14943,1199352
#define RAMCFG_WPR1_P9WP_Msk 14944,1199402
#define RAMCFG_WPR1_P9WP 14945,1199506
#define RAMCFG_WPR1_P10WP_Pos 14946,1199624
#define RAMCFG_WPR1_P10WP_Msk 14947,1199675
#define RAMCFG_WPR1_P10WP 14948,1199779
#define RAMCFG_WPR1_P11WP_Pos 14949,1199897
#define RAMCFG_WPR1_P11WP_Msk 14950,1199948
#define RAMCFG_WPR1_P11WP 14951,1200052
#define RAMCFG_WPR1_P12WP_Pos 14952,1200170
#define RAMCFG_WPR1_P12WP_Msk 14953,1200221
#define RAMCFG_WPR1_P12WP 14954,1200325
#define RAMCFG_WPR1_P13WP_Pos 14955,1200443
#define RAMCFG_WPR1_P13WP_Msk 14956,1200494
#define RAMCFG_WPR1_P13WP 14957,1200598
#define RAMCFG_WPR1_P14WP_Pos 14958,1200716
#define RAMCFG_WPR1_P14WP_Msk 14959,1200767
#define RAMCFG_WPR1_P14WP 14960,1200871
#define RAMCFG_WPR1_P15WP_Pos 14961,1200989
#define RAMCFG_WPR1_P15WP_Msk 14962,1201040
#define RAMCFG_WPR1_P15WP 14963,1201144
#define RAMCFG_WPR1_P16WP_Pos 14964,1201262
#define RAMCFG_WPR1_P16WP_Msk 14965,1201313
#define RAMCFG_WPR1_P16WP 14966,1201417
#define RAMCFG_WPR1_P17WP_Pos 14967,1201535
#define RAMCFG_WPR1_P17WP_Msk 14968,1201586
#define RAMCFG_WPR1_P17WP 14969,1201690
#define RAMCFG_WPR1_P18WP_Pos 14970,1201808
#define RAMCFG_WPR1_P18WP_Msk 14971,1201859
#define RAMCFG_WPR1_P18WP 14972,1201963
#define RAMCFG_WPR1_P19WP_Pos 14973,1202081
#define RAMCFG_WPR1_P19WP_Msk 14974,1202132
#define RAMCFG_WPR1_P19WP 14975,1202236
#define RAMCFG_WPR1_P20WP_Pos 14976,1202354
#define RAMCFG_WPR1_P20WP_Msk 14977,1202405
#define RAMCFG_WPR1_P20WP 14978,1202509
#define RAMCFG_WPR1_P21WP_Pos 14979,1202627
#define RAMCFG_WPR1_P21WP_Msk 14980,1202678
#define RAMCFG_WPR1_P21WP 14981,1202782
#define RAMCFG_WPR1_P22WP_Pos 14982,1202900
#define RAMCFG_WPR1_P22WP_Msk 14983,1202951
#define RAMCFG_WPR1_P22WP 14984,1203055
#define RAMCFG_WPR1_P23WP_Pos 14985,1203173
#define RAMCFG_WPR1_P23WP_Msk 14986,1203224
#define RAMCFG_WPR1_P23WP 14987,1203328
#define RAMCFG_WPR1_P24WP_Pos 14988,1203446
#define RAMCFG_WPR1_P24WP_Msk 14989,1203497
#define RAMCFG_WPR1_P24WP 14990,1203601
#define RAMCFG_WPR1_P25WP_Pos 14991,1203719
#define RAMCFG_WPR1_P25WP_Msk 14992,1203770
#define RAMCFG_WPR1_P25WP 14993,1203874
#define RAMCFG_WPR1_P26WP_Pos 14994,1203992
#define RAMCFG_WPR1_P26WP_Msk 14995,1204043
#define RAMCFG_WPR1_P26WP 14996,1204147
#define RAMCFG_WPR1_P27WP_Pos 14997,1204265
#define RAMCFG_WPR1_P27WP_Msk 14998,1204316
#define RAMCFG_WPR1_P27WP 14999,1204420
#define RAMCFG_WPR1_P28WP_Pos 15000,1204538
#define RAMCFG_WPR1_P28WP_Msk 15001,1204589
#define RAMCFG_WPR1_P28WP 15002,1204693
#define RAMCFG_WPR1_P29WP_Pos 15003,1204811
#define RAMCFG_WPR1_P29WP_Msk 15004,1204862
#define RAMCFG_WPR1_P29WP 15005,1204966
#define RAMCFG_WPR1_P30WP_Pos 15006,1205084
#define RAMCFG_WPR1_P30WP_Msk 15007,1205135
#define RAMCFG_WPR1_P30WP 15008,1205239
#define RAMCFG_WPR1_P31WP_Pos 15009,1205357
#define RAMCFG_WPR1_P31WP_Msk 15010,1205408
#define RAMCFG_WPR1_P31WP 15011,1205512
#define RAMCFG_WPR2_P32WP_Pos 15014,1205713
#define RAMCFG_WPR2_P32WP_Msk 15015,1205763
#define RAMCFG_WPR2_P32WP 15016,1205867
#define RAMCFG_WPR2_P33WP_Pos 15017,1205985
#define RAMCFG_WPR2_P33WP_Msk 15018,1206035
#define RAMCFG_WPR2_P33WP 15019,1206139
#define RAMCFG_WPR2_P34WP_Pos 15020,1206257
#define RAMCFG_WPR2_P34WP_Msk 15021,1206307
#define RAMCFG_WPR2_P34WP 15022,1206411
#define RAMCFG_WPR2_P35WP_Pos 15023,1206529
#define RAMCFG_WPR2_P35WP_Msk 15024,1206579
#define RAMCFG_WPR2_P35WP 15025,1206683
#define RAMCFG_WPR2_P36WP_Pos 15026,1206801
#define RAMCFG_WPR2_P36WP_Msk 15027,1206851
#define RAMCFG_WPR2_P36WP 15028,1206955
#define RAMCFG_WPR2_P37WP_Pos 15029,1207073
#define RAMCFG_WPR2_P37WP_Msk 15030,1207123
#define RAMCFG_WPR2_P37WP 15031,1207227
#define RAMCFG_WPR2_P38WP_Pos 15032,1207345
#define RAMCFG_WPR2_P38WP_Msk 15033,1207395
#define RAMCFG_WPR2_P38WP 15034,1207499
#define RAMCFG_WPR2_P39WP_Pos 15035,1207617
#define RAMCFG_WPR2_P39WP_Msk 15036,1207667
#define RAMCFG_WPR2_P39WP 15037,1207771
#define RAMCFG_WPR2_P40WP_Pos 15038,1207889
#define RAMCFG_WPR2_P40WP_Msk 15039,1207939
#define RAMCFG_WPR2_P40WP 15040,1208043
#define RAMCFG_WPR2_P41WP_Pos 15041,1208161
#define RAMCFG_WPR2_P41WP_Msk 15042,1208211
#define RAMCFG_WPR2_P41WP 15043,1208315
#define RAMCFG_WPR2_P42WP_Pos 15044,1208433
#define RAMCFG_WPR2_P42WP_Msk 15045,1208484
#define RAMCFG_WPR2_P42WP 15046,1208588
#define RAMCFG_WPR2_P43WP_Pos 15047,1208706
#define RAMCFG_WPR2_P43WP_Msk 15048,1208757
#define RAMCFG_WPR2_P43WP 15049,1208861
#define RAMCFG_WPR2_P44WP_Pos 15050,1208979
#define RAMCFG_WPR2_P44WP_Msk 15051,1209030
#define RAMCFG_WPR2_P44WP 15052,1209134
#define RAMCFG_WPR2_P45WP_Pos 15053,1209252
#define RAMCFG_WPR2_P45WP_Msk 15054,1209303
#define RAMCFG_WPR2_P45WP 15055,1209407
#define RAMCFG_WPR2_P46WP_Pos 15056,1209525
#define RAMCFG_WPR2_P46WP_Msk 15057,1209576
#define RAMCFG_WPR2_P46WP 15058,1209680
#define RAMCFG_WPR2_P47WP_Pos 15059,1209798
#define RAMCFG_WPR2_P47WP_Msk 15060,1209849
#define RAMCFG_WPR2_P47WP 15061,1209953
#define RAMCFG_WPR2_P48WP_Pos 15062,1210071
#define RAMCFG_WPR2_P48WP_Msk 15063,1210122
#define RAMCFG_WPR2_P48WP 15064,1210226
#define RAMCFG_WPR2_P49WP_Pos 15065,1210344
#define RAMCFG_WPR2_P49WP_Msk 15066,1210395
#define RAMCFG_WPR2_P49WP 15067,1210499
#define RAMCFG_WPR2_P50WP_Pos 15068,1210617
#define RAMCFG_WPR2_P50WP_Msk 15069,1210668
#define RAMCFG_WPR2_P50WP 15070,1210772
#define RAMCFG_WPR2_P51WP_Pos 15071,1210890
#define RAMCFG_WPR2_P51WP_Msk 15072,1210941
#define RAMCFG_WPR2_P51WP 15073,1211045
#define RAMCFG_WPR2_P52WP_Pos 15074,1211163
#define RAMCFG_WPR2_P52WP_Msk 15075,1211214
#define RAMCFG_WPR2_P52WP 15076,1211318
#define RAMCFG_WPR2_P53WP_Pos 15077,1211436
#define RAMCFG_WPR2_P53WP_Msk 15078,1211487
#define RAMCFG_WPR2_P53WP 15079,1211591
#define RAMCFG_WPR2_P54WP_Pos 15080,1211709
#define RAMCFG_WPR2_P54WP_Msk 15081,1211760
#define RAMCFG_WPR2_P54WP 15082,1211864
#define RAMCFG_WPR2_P55WP_Pos 15083,1211982
#define RAMCFG_WPR2_P55WP_Msk 15084,1212033
#define RAMCFG_WPR2_P55WP 15085,1212137
#define RAMCFG_WPR2_P56WP_Pos 15086,1212255
#define RAMCFG_WPR2_P56WP_Msk 15087,1212306
#define RAMCFG_WPR2_P56WP 15088,1212410
#define RAMCFG_WPR2_P57WP_Pos 15089,1212528
#define RAMCFG_WPR2_P57WP_Msk 15090,1212579
#define RAMCFG_WPR2_P57WP 15091,1212683
#define RAMCFG_WPR2_P58WP_Pos 15092,1212801
#define RAMCFG_WPR2_P58WP_Msk 15093,1212852
#define RAMCFG_WPR2_P58WP 15094,1212956
#define RAMCFG_WPR2_P59WP_Pos 15095,1213074
#define RAMCFG_WPR2_P59WP_Msk 15096,1213125
#define RAMCFG_WPR2_P59WP 15097,1213229
#define RAMCFG_WPR2_P60WP_Pos 15098,1213347
#define RAMCFG_WPR2_P60WP_Msk 15099,1213398
#define RAMCFG_WPR2_P60WP 15100,1213502
#define RAMCFG_WPR2_P61WP_Pos 15101,1213620
#define RAMCFG_WPR2_P61WP_Msk 15102,1213671
#define RAMCFG_WPR2_P61WP 15103,1213775
#define RAMCFG_WPR2_P62WP_Pos 15104,1213893
#define RAMCFG_WPR2_P62WP_Msk 15105,1213944
#define RAMCFG_WPR2_P62WP 15106,1214048
#define RAMCFG_WPR2_P63WP_Pos 15107,1214166
#define RAMCFG_WPR2_P63WP_Msk 15108,1214217
#define RAMCFG_WPR2_P63WP 15109,1214321
#define RAMCFG_ECCKEYR_ECCKEY_Pos 15112,1214523
#define RAMCFG_ECCKEYR_ECCKEY_Msk 15113,1214573
#define RAMCFG_ECCKEYR_ECCKEY 15114,1214677
#define RAMCFG_ERKEYR_ERASEKEY_Pos 15117,1214879
#define RAMCFG_ERKEYR_ERASEKEY_Msk 15118,1214929
#define RAMCFG_ERKEYR_ERASEKEY 15119,1215033
#define RCC_CR_HSION_Pos 15128,1215649
#define RCC_CR_HSION_Msk 15129,1215699
#define RCC_CR_HSION 15130,1215803
#define RCC_CR_HSIRDY_Pos 15131,1215946
#define RCC_CR_HSIRDY_Msk 15132,1215996
#define RCC_CR_HSIRDY 15133,1216100
#define RCC_CR_HSIKERON_Pos 15134,1216247
#define RCC_CR_HSIKERON_Msk 15135,1216297
#define RCC_CR_HSIKERON 15136,1216401
#define RCC_CR_HSIDIV_Pos 15137,1216564
#define RCC_CR_HSIDIV_Msk 15138,1216614
#define RCC_CR_HSIDIV 15139,1216718
#define RCC_CR_HSIDIV_0 15140,1216855
#define RCC_CR_HSIDIV_1 15141,1216959
#define RCC_CR_HSIDIVF_Pos 15142,1217063
#define RCC_CR_HSIDIVF_Msk 15143,1217113
#define RCC_CR_HSIDIVF 15144,1217217
#define RCC_CR_CSION_Pos 15145,1217327
#define RCC_CR_CSION_Msk 15146,1217377
#define RCC_CR_CSION 15147,1217481
#define RCC_CR_CSIRDY_Pos 15148,1217625
#define RCC_CR_CSIRDY_Msk 15149,1217675
#define RCC_CR_CSIRDY 15150,1217779
#define RCC_CR_CSIKERON_Pos 15151,1217922
#define RCC_CR_CSIKERON_Msk 15152,1217973
#define RCC_CR_CSIKERON 15153,1218077
#define RCC_CR_HSI48ON_Pos 15154,1218241
#define RCC_CR_HSI48ON_Msk 15155,1218292
#define RCC_CR_HSI48ON 15156,1218396
#define RCC_CR_HSI48RDY_Pos 15157,1218508
#define RCC_CR_HSI48RDY_Msk 15158,1218559
#define RCC_CR_HSI48RDY 15159,1218663
#define RCC_CR_HSEON_Pos 15160,1218774
#define RCC_CR_HSEON_Msk 15161,1218825
#define RCC_CR_HSEON 15162,1218929
#define RCC_CR_HSERDY_Pos 15163,1219072
#define RCC_CR_HSERDY_Msk 15164,1219123
#define RCC_CR_HSERDY 15165,1219227
#define RCC_CR_HSEBYP_Pos 15166,1219369
#define RCC_CR_HSEBYP_Msk 15167,1219420
#define RCC_CR_HSEBYP 15168,1219524
#define RCC_CR_HSECSSON_Pos 15169,1219667
#define RCC_CR_HSECSSON_Msk 15170,1219718
#define RCC_CR_HSECSSON 15171,1219822
#define RCC_CR_HSEEXT_Pos 15172,1219948
#define RCC_CR_HSEEXT_Msk 15173,1219999
#define RCC_CR_HSEEXT 15174,1220103
#define RCC_CR_PLL1ON_Pos 15175,1220242
#define RCC_CR_PLL1ON_Msk 15176,1220293
#define RCC_CR_PLL1ON 15177,1220397
#define RCC_CR_PLL1RDY_Pos 15178,1220514
#define RCC_CR_PLL1RDY_Msk 15179,1220565
#define RCC_CR_PLL1RDY 15180,1220669
#define RCC_CR_PLL2ON_Pos 15181,1220785
#define RCC_CR_PLL2ON_Msk 15182,1220836
#define RCC_CR_PLL2ON 15183,1220940
#define RCC_CR_PLL2RDY_Pos 15184,1221045
#define RCC_CR_PLL2RDY_Msk 15185,1221096
#define RCC_CR_PLL2RDY 15186,1221200
#define RCC_CR_PLL3ON_Pos 15187,1221304
#define RCC_CR_PLL3ON_Msk 15188,1221355
#define RCC_CR_PLL3ON 15189,1221459
#define RCC_CR_PLL3RDY_Pos 15190,1221564
#define RCC_CR_PLL3RDY_Msk 15191,1221615
#define RCC_CR_PLL3RDY 15192,1221719
#define RCC_HSICFGR_HSICAL_Pos 15196,1221937
#define RCC_HSICFGR_HSICAL_Msk 15197,1221988
#define RCC_HSICFGR_HSICAL 15198,1222094
#define RCC_HSICFGR_HSICAL_0 15199,1222207
#define RCC_HSICFGR_HSICAL_1 15200,1222313
#define RCC_HSICFGR_HSICAL_2 15201,1222419
#define RCC_HSICFGR_HSICAL_3 15202,1222525
#define RCC_HSICFGR_HSICAL_4 15203,1222631
#define RCC_HSICFGR_HSICAL_5 15204,1222737
#define RCC_HSICFGR_HSICAL_6 15205,1222843
#define RCC_HSICFGR_HSICAL_7 15206,1222949
#define RCC_HSICFGR_HSICAL_8 15207,1223055
#define RCC_HSICFGR_HSICAL_9 15208,1223161
#define RCC_HSICFGR_HSICAL_10 15209,1223267
#define RCC_HSICFGR_HSICAL_11 15210,1223373
#define RCC_HSICFGR_HSITRIM_Pos 15213,1223512
#define RCC_HSICFGR_HSITRIM_Msk 15214,1223564
#define RCC_HSICFGR_HSITRIM 15215,1223670
#define RCC_HSICFGR_HSITRIM_0 15216,1223783
#define RCC_HSICFGR_HSITRIM_1 15217,1223889
#define RCC_HSICFGR_HSITRIM_2 15218,1223995
#define RCC_HSICFGR_HSITRIM_3 15219,1224101
#define RCC_HSICFGR_HSITRIM_4 15220,1224207
#define RCC_HSICFGR_HSITRIM_5 15221,1224313
#define RCC_HSICFGR_HSITRIM_6 15222,1224419
#define RCC_CRRCR_HSI48CAL_Pos 15226,1224641
#define RCC_CRRCR_HSI48CAL_Msk 15227,1224691
#define RCC_CRRCR_HSI48CAL 15228,1224795
#define RCC_CRRCR_HSI48CAL_0 15229,1224907
#define RCC_CRRCR_HSI48CAL_1 15230,1225011
#define RCC_CRRCR_HSI48CAL_2 15231,1225115
#define RCC_CRRCR_HSI48CAL_3 15232,1225219
#define RCC_CRRCR_HSI48CAL_4 15233,1225323
#define RCC_CRRCR_HSI48CAL_5 15234,1225427
#define RCC_CRRCR_HSI48CAL_6 15235,1225531
#define RCC_CRRCR_HSI48CAL_7 15236,1225635
#define RCC_CRRCR_HSI48CAL_8 15237,1225739
#define RCC_CRRCR_HSI48CAL_9 15238,1225843
#define RCC_CSICFGR_CSICAL_Pos 15242,1226061
#define RCC_CSICFGR_CSICAL_Msk 15243,1226112
#define RCC_CSICFGR_CSICAL 15244,1226217
#define RCC_CSICFGR_CSICAL_0 15245,1226329
#define RCC_CSICFGR_CSICAL_1 15246,1226435
#define RCC_CSICFGR_CSICAL_2 15247,1226541
#define RCC_CSICFGR_CSICAL_3 15248,1226647
#define RCC_CSICFGR_CSICAL_4 15249,1226753
#define RCC_CSICFGR_CSICAL_5 15250,1226859
#define RCC_CSICFGR_CSICAL_6 15251,1226965
#define RCC_CSICFGR_CSICAL_7 15252,1227071
#define RCC_CSICFGR_CSITRIM_Pos 15255,1227210
#define RCC_CSICFGR_CSITRIM_Msk 15256,1227262
#define RCC_CSICFGR_CSITRIM 15257,1227368
#define RCC_CSICFGR_CSITRIM_0 15258,1227481
#define RCC_CSICFGR_CSITRIM_1 15259,1227587
#define RCC_CSICFGR_CSITRIM_2 15260,1227693
#define RCC_CSICFGR_CSITRIM_3 15261,1227799
#define RCC_CSICFGR_CSITRIM_4 15262,1227905
#define RCC_CSICFGR_CSITRIM_5 15263,1228011
#define RCC_CFGR1_SW_Pos 15267,1228228
#define RCC_CFGR1_SW_Msk 15268,1228278
#define RCC_CFGR1_SW 15269,1228382
#define RCC_CFGR1_SW_0 15270,1228510
#define RCC_CFGR1_SW_1 15271,1228614
#define RCC_CFGR1_SWS_Pos 15274,1228747
#define RCC_CFGR1_SWS_Msk 15275,1228797
#define RCC_CFGR1_SWS 15276,1228901
#define RCC_CFGR1_SWS_0 15277,1229037
#define RCC_CFGR1_SWS_1 15278,1229141
#define RCC_CFGR1_STOPWUCK_Pos 15280,1229247
#define RCC_CFGR1_STOPWUCK_Msk 15281,1229297
#define RCC_CFGR1_STOPWUCK 15282,1229401
#define RCC_CFGR1_STOPKERWUCK_Pos 15283,1229547
#define RCC_CFGR1_STOPKERWUCK_Msk 15284,1229597
#define RCC_CFGR1_STOPKERWUCK 15285,1229701
#define RCC_CFGR1_RTCPRE_Pos 15288,1229875
#define RCC_CFGR1_RTCPRE_Msk 15289,1229925
#define RCC_CFGR1_RTCPRE 15290,1230029
#define RCC_CFGR1_RTCPRE_0 15291,1230156
#define RCC_CFGR1_RTCPRE_1 15292,1230260
#define RCC_CFGR1_RTCPRE_2 15293,1230364
#define RCC_CFGR1_RTCPRE_3 15294,1230468
#define RCC_CFGR1_RTCPRE_4 15295,1230572
#define RCC_CFGR1_RTCPRE_5 15296,1230676
#define RCC_CFGR1_TIMPRE_Pos 15299,1230812
#define RCC_CFGR1_TIMPRE_Msk 15300,1230863
#define RCC_CFGR1_TIMPRE 15301,1230940
#define RCC_CFGR1_MCO1PRE_Pos 15304,1231074
#define RCC_CFGR1_MCO1PRE_Msk 15305,1231125
#define RCC_CFGR1_MCO1PRE 15306,1231203
#define RCC_CFGR1_MCO1PRE_0 15307,1231307
#define RCC_CFGR1_MCO1PRE_1 15308,1231411
#define RCC_CFGR1_MCO1PRE_2 15309,1231515
#define RCC_CFGR1_MCO1PRE_3 15310,1231619
#define RCC_CFGR1_MCO1SEL_Pos 15312,1231725
#define RCC_CFGR1_MCO1SEL_Msk 15313,1231776
#define RCC_CFGR1_MCO1SEL 15314,1231854
#define RCC_CFGR1_MCO1SEL_0 15315,1231958
#define RCC_CFGR1_MCO1SEL_1 15316,1232062
#define RCC_CFGR1_MCO1SEL_2 15317,1232166
#define RCC_CFGR1_MCO2PRE_Pos 15320,1232300
#define RCC_CFGR1_MCO2PRE_Msk 15321,1232351
#define RCC_CFGR1_MCO2PRE 15322,1232429
#define RCC_CFGR1_MCO2PRE_0 15323,1232533
#define RCC_CFGR1_MCO2PRE_1 15324,1232637
#define RCC_CFGR1_MCO2PRE_2 15325,1232741
#define RCC_CFGR1_MCO2PRE_3 15326,1232845
#define RCC_CFGR1_MCO2SEL_Pos 15328,1232951
#define RCC_CFGR1_MCO2SEL_Msk 15329,1233002
#define RCC_CFGR1_MCO2SEL 15330,1233080
#define RCC_CFGR1_MCO2SEL_0 15331,1233184
#define RCC_CFGR1_MCO2SEL_1 15332,1233288
#define RCC_CFGR1_MCO2SEL_2 15333,1233392
#define RCC_CFGR2_HPRE_Pos 15337,1233609
#define RCC_CFGR2_HPRE_Msk 15338,1233659
#define RCC_CFGR2_HPRE 15339,1233763
#define RCC_CFGR2_HPRE_0 15340,1233887
#define RCC_CFGR2_HPRE_1 15341,1233991
#define RCC_CFGR2_HPRE_2 15342,1234095
#define RCC_CFGR2_HPRE_3 15343,1234199
#define RCC_CFGR2_PPRE1_Pos 15346,1234334
#define RCC_CFGR2_PPRE1_Msk 15347,1234384
#define RCC_CFGR2_PPRE1 15348,1234488
#define RCC_CFGR2_PPRE1_0 15349,1234614
#define RCC_CFGR2_PPRE1_1 15350,1234718
#define RCC_CFGR2_PPRE1_2 15351,1234822
#define RCC_CFGR2_PPRE2_Pos 15354,1234957
#define RCC_CFGR2_PPRE2_Msk 15355,1235007
#define RCC_CFGR2_PPRE2 15356,1235111
#define RCC_CFGR2_PPRE2_0 15357,1235237
#define RCC_CFGR2_PPRE2_1 15358,1235341
#define RCC_CFGR2_PPRE2_2 15359,1235445
#define RCC_CFGR2_PPRE3_Pos 15362,1235580
#define RCC_CFGR2_PPRE3_Msk 15363,1235631
#define RCC_CFGR2_PPRE3 15364,1235735
#define RCC_CFGR2_PPRE3_0 15365,1235861
#define RCC_CFGR2_PPRE3_1 15366,1235965
#define RCC_CFGR2_PPRE3_2 15367,1236069
#define RCC_CFGR2_AHB1DIS_Pos 15369,1236175
#define RCC_CFGR2_AHB1DIS_Msk 15370,1236226
#define RCC_CFGR2_AHB1DIS 15371,1236330
#define RCC_CFGR2_AHB2DIS_Pos 15372,1236442
#define RCC_CFGR2_AHB2DIS_Msk 15373,1236493
#define RCC_CFGR2_AHB2DIS 15374,1236597
#define RCC_CFGR2_AHB4DIS_Pos 15375,1236709
#define RCC_CFGR2_AHB4DIS_Msk 15376,1236760
#define RCC_CFGR2_AHB4DIS 15377,1236864
#define RCC_CFGR2_APB1DIS_Pos 15378,1236976
#define RCC_CFGR2_APB1DIS_Msk 15379,1237027
#define RCC_CFGR2_APB1DIS 15380,1237131
#define RCC_CFGR2_APB2DIS_Pos 15381,1237243
#define RCC_CFGR2_APB2DIS_Msk 15382,1237294
#define RCC_CFGR2_APB2DIS 15383,1237398
#define RCC_CFGR2_APB3DIS_Pos 15384,1237510
#define RCC_CFGR2_APB3DIS_Msk 15385,1237561
#define RCC_CFGR2_APB3DIS 15386,1237665
#define RCC_PLL1CFGR_PLL1SRC_Pos 15389,1237862
#define RCC_PLL1CFGR_PLL1SRC_Msk 15390,1237912
#define RCC_PLL1CFGR_PLL1SRC 15391,1238016
#define RCC_PLL1CFGR_PLL1SRC_0 15392,1238086
#define RCC_PLL1CFGR_PLL1SRC_1 15393,1238190
#define RCC_PLL1CFGR_PLL1RGE_Pos 15394,1238294
#define RCC_PLL1CFGR_PLL1RGE_Msk 15395,1238344
#define RCC_PLL1CFGR_PLL1RGE 15396,1238448
#define RCC_PLL1CFGR_PLL1RGE_0 15397,1238518
#define RCC_PLL1CFGR_PLL1RGE_1 15398,1238622
#define RCC_PLL1CFGR_PLL1FRACEN_Pos 15399,1238726
#define RCC_PLL1CFGR_PLL1FRACEN_Msk 15400,1238776
#define RCC_PLL1CFGR_PLL1FRACEN 15401,1238880
#define RCC_PLL1CFGR_PLL1VCOSEL_Pos 15402,1238953
#define RCC_PLL1CFGR_PLL1VCOSEL_Msk 15403,1239003
#define RCC_PLL1CFGR_PLL1VCOSEL 15404,1239106
#define RCC_PLL1CFGR_PLL1M_Pos 15405,1239179
#define RCC_PLL1CFGR_PLL1M_Msk 15406,1239229
#define RCC_PLL1CFGR_PLL1M 15407,1239333
#define RCC_PLL1CFGR_PLL1M_0 15408,1239401
#define RCC_PLL1CFGR_PLL1M_1 15409,1239505
#define RCC_PLL1CFGR_PLL1M_2 15410,1239609
#define RCC_PLL1CFGR_PLL1M_3 15411,1239713
#define RCC_PLL1CFGR_PLL1M_4 15412,1239817
#define RCC_PLL1CFGR_PLL1M_5 15413,1239921
#define RCC_PLL1CFGR_PLL1PEN_Pos 15414,1240025
#define RCC_PLL1CFGR_PLL1PEN_Msk 15415,1240076
#define RCC_PLL1CFGR_PLL1PEN 15416,1240180
#define RCC_PLL1CFGR_PLL1QEN_Pos 15417,1240250
#define RCC_PLL1CFGR_PLL1QEN_Msk 15418,1240301
#define RCC_PLL1CFGR_PLL1QEN 15419,1240405
#define RCC_PLL1CFGR_PLL1REN_Pos 15420,1240475
#define RCC_PLL1CFGR_PLL1REN_Msk 15421,1240526
#define RCC_PLL1CFGR_PLL1REN 15422,1240630
#define RCC_PLL2CFGR_PLL2SRC_Pos 15425,1240785
#define RCC_PLL2CFGR_PLL2SRC_Msk 15426,1240835
#define RCC_PLL2CFGR_PLL2SRC 15427,1240939
#define RCC_PLL2CFGR_PLL2SRC_0 15428,1241009
#define RCC_PLL2CFGR_PLL2SRC_1 15429,1241113
#define RCC_PLL2CFGR_PLL2RGE_Pos 15430,1241217
#define RCC_PLL2CFGR_PLL2RGE_Msk 15431,1241267
#define RCC_PLL2CFGR_PLL2RGE 15432,1241371
#define RCC_PLL2CFGR_PLL2RGE_0 15433,1241441
#define RCC_PLL2CFGR_PLL2RGE_1 15434,1241545
#define RCC_PLL2CFGR_PLL2FRACEN_Pos 15435,1241649
#define RCC_PLL2CFGR_PLL2FRACEN_Msk 15436,1241699
#define RCC_PLL2CFGR_PLL2FRACEN 15437,1241803
#define RCC_PLL2CFGR_PLL2VCOSEL_Pos 15438,1241876
#define RCC_PLL2CFGR_PLL2VCOSEL_Msk 15439,1241926
#define RCC_PLL2CFGR_PLL2VCOSEL 15440,1242030
#define RCC_PLL2CFGR_PLL2M_Pos 15441,1242103
#define RCC_PLL2CFGR_PLL2M_Msk 15442,1242153
#define RCC_PLL2CFGR_PLL2M 15443,1242257
#define RCC_PLL2CFGR_PLL2M_0 15444,1242325
#define RCC_PLL2CFGR_PLL2M_1 15445,1242429
#define RCC_PLL2CFGR_PLL2M_2 15446,1242533
#define RCC_PLL2CFGR_PLL2M_3 15447,1242637
#define RCC_PLL2CFGR_PLL2M_4 15448,1242741
#define RCC_PLL2CFGR_PLL2M_5 15449,1242845
#define RCC_PLL2CFGR_PLL2PEN_Pos 15450,1242949
#define RCC_PLL2CFGR_PLL2PEN_Msk 15451,1243000
#define RCC_PLL2CFGR_PLL2PEN 15452,1243104
#define RCC_PLL2CFGR_PLL2QEN_Pos 15453,1243174
#define RCC_PLL2CFGR_PLL2QEN_Msk 15454,1243225
#define RCC_PLL2CFGR_PLL2QEN 15455,1243329
#define RCC_PLL2CFGR_PLL2REN_Pos 15456,1243399
#define RCC_PLL2CFGR_PLL2REN_Msk 15457,1243450
#define RCC_PLL2CFGR_PLL2REN 15458,1243554
#define RCC_PLL3CFGR_PLL3SRC_Pos 15461,1243709
#define RCC_PLL3CFGR_PLL3SRC_Msk 15462,1243759
#define RCC_PLL3CFGR_PLL3SRC 15463,1243863
#define RCC_PLL3CFGR_PLL3SRC_0 15464,1243933
#define RCC_PLL3CFGR_PLL3SRC_1 15465,1244037
#define RCC_PLL3CFGR_PLL3RGE_Pos 15466,1244141
#define RCC_PLL3CFGR_PLL3RGE_Msk 15467,1244191
#define RCC_PLL3CFGR_PLL3RGE 15468,1244295
#define RCC_PLL3CFGR_PLL3RGE_0 15469,1244365
#define RCC_PLL3CFGR_PLL3RGE_1 15470,1244469
#define RCC_PLL3CFGR_PLL3FRACEN_Pos 15471,1244573
#define RCC_PLL3CFGR_PLL3FRACEN_Msk 15472,1244623
#define RCC_PLL3CFGR_PLL3FRACEN 15473,1244727
#define RCC_PLL3CFGR_PLL3VCOSEL_Pos 15474,1244800
#define RCC_PLL3CFGR_PLL3VCOSEL_Msk 15475,1244850
#define RCC_PLL3CFGR_PLL3VCOSEL 15476,1244954
#define RCC_PLL3CFGR_PLL3M_Pos 15477,1245027
#define RCC_PLL3CFGR_PLL3M_Msk 15478,1245077
#define RCC_PLL3CFGR_PLL3M 15479,1245181
#define RCC_PLL3CFGR_PLL3M_0 15480,1245249
#define RCC_PLL3CFGR_PLL3M_1 15481,1245353
#define RCC_PLL3CFGR_PLL3M_2 15482,1245457
#define RCC_PLL3CFGR_PLL3M_3 15483,1245561
#define RCC_PLL3CFGR_PLL3M_4 15484,1245665
#define RCC_PLL3CFGR_PLL3M_5 15485,1245769
#define RCC_PLL3CFGR_PLL3PEN_Pos 15486,1245873
#define RCC_PLL3CFGR_PLL3PEN_Msk 15487,1245924
#define RCC_PLL3CFGR_PLL3PEN 15488,1246028
#define RCC_PLL3CFGR_PLL3QEN_Pos 15489,1246098
#define RCC_PLL3CFGR_PLL3QEN_Msk 15490,1246149
#define RCC_PLL3CFGR_PLL3QEN 15491,1246253
#define RCC_PLL3CFGR_PLL3REN_Pos 15492,1246323
#define RCC_PLL3CFGR_PLL3REN_Msk 15493,1246374
#define RCC_PLL3CFGR_PLL3REN 15494,1246478
#define RCC_PLL1DIVR_PLL1N_Pos 15497,1246633
#define RCC_PLL1DIVR_PLL1N_Msk 15498,1246683
#define RCC_PLL1DIVR_PLL1N 15499,1246787
#define RCC_PLL1DIVR_PLL1N_0 15500,1246855
#define RCC_PLL1DIVR_PLL1N_1 15501,1246959
#define RCC_PLL1DIVR_PLL1N_2 15502,1247063
#define RCC_PLL1DIVR_PLL1N_3 15503,1247167
#define RCC_PLL1DIVR_PLL1N_4 15504,1247271
#define RCC_PLL1DIVR_PLL1N_5 15505,1247375
#define RCC_PLL1DIVR_PLL1N_6 15506,1247479
#define RCC_PLL1DIVR_PLL1N_7 15507,1247583
#define RCC_PLL1DIVR_PLL1N_8 15508,1247687
#define RCC_PLL1DIVR_PLL1P_Pos 15509,1247791
#define RCC_PLL1DIVR_PLL1P_Msk 15510,1247841
#define RCC_PLL1DIVR_PLL1P 15511,1247945
#define RCC_PLL1DIVR_PLL1P_0 15512,1248013
#define RCC_PLL1DIVR_PLL1P_1 15513,1248117
#define RCC_PLL1DIVR_PLL1P_2 15514,1248221
#define RCC_PLL1DIVR_PLL1P_3 15515,1248325
#define RCC_PLL1DIVR_PLL1P_4 15516,1248429
#define RCC_PLL1DIVR_PLL1P_5 15517,1248533
#define RCC_PLL1DIVR_PLL1P_6 15518,1248637
#define RCC_PLL1DIVR_PLL1Q_Pos 15519,1248741
#define RCC_PLL1DIVR_PLL1Q_Msk 15520,1248792
#define RCC_PLL1DIVR_PLL1Q 15521,1248896
#define RCC_PLL1DIVR_PLL1Q_0 15522,1248964
#define RCC_PLL1DIVR_PLL1Q_1 15523,1249068
#define RCC_PLL1DIVR_PLL1Q_2 15524,1249172
#define RCC_PLL1DIVR_PLL1Q_3 15525,1249276
#define RCC_PLL1DIVR_PLL1Q_4 15526,1249380
#define RCC_PLL1DIVR_PLL1Q_5 15527,1249484
#define RCC_PLL1DIVR_PLL1Q_6 15528,1249588
#define RCC_PLL1DIVR_PLL1R_Pos 15529,1249692
#define RCC_PLL1DIVR_PLL1R_Msk 15530,1249743
#define RCC_PLL1DIVR_PLL1R 15531,1249847
#define RCC_PLL1DIVR_PLL1R_0 15532,1249915
#define RCC_PLL1DIVR_PLL1R_1 15533,1250019
#define RCC_PLL1DIVR_PLL1R_2 15534,1250123
#define RCC_PLL1DIVR_PLL1R_3 15535,1250227
#define RCC_PLL1DIVR_PLL1R_4 15536,1250331
#define RCC_PLL1DIVR_PLL1R_5 15537,1250435
#define RCC_PLL1DIVR_PLL1R_6 15538,1250539
#define RCC_PLL1FRACR_PLL1FRACN_Pos 15541,1250729
#define RCC_PLL1FRACR_PLL1FRACN_Msk 15542,1250779
#define RCC_PLL1FRACR_PLL1FRACN 15543,1250885
#define RCC_PLL1FRACR_PLL1FRACN_0 15544,1250958
#define RCC_PLL1FRACR_PLL1FRACN_1 15545,1251064
#define RCC_PLL1FRACR_PLL1FRACN_2 15546,1251170
#define RCC_PLL1FRACR_PLL1FRACN_3 15547,1251276
#define RCC_PLL1FRACR_PLL1FRACN_4 15548,1251382
#define RCC_PLL1FRACR_PLL1FRACN_5 15549,1251488
#define RCC_PLL1FRACR_PLL1FRACN_6 15550,1251594
#define RCC_PLL1FRACR_PLL1FRACN_7 15551,1251700
#define RCC_PLL1FRACR_PLL1FRACN_8 15552,1251806
#define RCC_PLL1FRACR_PLL1FRACN_9 15553,1251912
#define RCC_PLL1FRACR_PLL1FRACN_10 15554,1252018
#define RCC_PLL1FRACR_PLL1FRACN_11 15555,1252124
#define RCC_PLL1FRACR_PLL1FRACN_12 15556,1252230
#define RCC_PLL2DIVR_PLL2N_Pos 15559,1252421
#define RCC_PLL2DIVR_PLL2N_Msk 15560,1252471
#define RCC_PLL2DIVR_PLL2N 15561,1252575
#define RCC_PLL2DIVR_PLL2N_0 15562,1252643
#define RCC_PLL2DIVR_PLL2N_1 15563,1252747
#define RCC_PLL2DIVR_PLL2N_2 15564,1252851
#define RCC_PLL2DIVR_PLL2N_3 15565,1252955
#define RCC_PLL2DIVR_PLL2N_4 15566,1253059
#define RCC_PLL2DIVR_PLL2N_5 15567,1253163
#define RCC_PLL2DIVR_PLL2N_6 15568,1253267
#define RCC_PLL2DIVR_PLL2N_7 15569,1253371
#define RCC_PLL2DIVR_PLL2N_8 15570,1253475
#define RCC_PLL2DIVR_PLL2P_Pos 15571,1253579
#define RCC_PLL2DIVR_PLL2P_Msk 15572,1253629
#define RCC_PLL2DIVR_PLL2P 15573,1253733
#define RCC_PLL2DIVR_PLL2P_0 15574,1253801
#define RCC_PLL2DIVR_PLL2P_1 15575,1253905
#define RCC_PLL2DIVR_PLL2P_2 15576,1254009
#define RCC_PLL2DIVR_PLL2P_3 15577,1254113
#define RCC_PLL2DIVR_PLL2P_4 15578,1254217
#define RCC_PLL2DIVR_PLL2P_5 15579,1254321
#define RCC_PLL2DIVR_PLL2P_6 15580,1254425
#define RCC_PLL2DIVR_PLL2Q_Pos 15581,1254529
#define RCC_PLL2DIVR_PLL2Q_Msk 15582,1254580
#define RCC_PLL2DIVR_PLL2Q 15583,1254684
#define RCC_PLL2DIVR_PLL2Q_0 15584,1254752
#define RCC_PLL2DIVR_PLL2Q_1 15585,1254856
#define RCC_PLL2DIVR_PLL2Q_2 15586,1254960
#define RCC_PLL2DIVR_PLL2Q_3 15587,1255064
#define RCC_PLL2DIVR_PLL2Q_4 15588,1255168
#define RCC_PLL2DIVR_PLL2Q_5 15589,1255272
#define RCC_PLL2DIVR_PLL2Q_6 15590,1255376
#define RCC_PLL2DIVR_PLL2R_Pos 15591,1255480
#define RCC_PLL2DIVR_PLL2R_Msk 15592,1255531
#define RCC_PLL2DIVR_PLL2R 15593,1255635
#define RCC_PLL2DIVR_PLL2R_0 15594,1255703
#define RCC_PLL2DIVR_PLL2R_1 15595,1255807
#define RCC_PLL2DIVR_PLL2R_2 15596,1255911
#define RCC_PLL2DIVR_PLL2R_3 15597,1256015
#define RCC_PLL2DIVR_PLL2R_4 15598,1256119
#define RCC_PLL2DIVR_PLL2R_5 15599,1256223
#define RCC_PLL2DIVR_PLL2R_6 15600,1256327
#define RCC_PLL2FRACR_PLL2FRACN_Pos 15603,1256517
#define RCC_PLL2FRACR_PLL2FRACN_Msk 15604,1256567
#define RCC_PLL2FRACR_PLL2FRACN 15605,1256673
#define RCC_PLL2FRACR_PLL2FRACN_0 15606,1256746
#define RCC_PLL2FRACR_PLL2FRACN_1 15607,1256852
#define RCC_PLL2FRACR_PLL2FRACN_2 15608,1256958
#define RCC_PLL2FRACR_PLL2FRACN_3 15609,1257064
#define RCC_PLL2FRACR_PLL2FRACN_4 15610,1257170
#define RCC_PLL2FRACR_PLL2FRACN_5 15611,1257276
#define RCC_PLL2FRACR_PLL2FRACN_6 15612,1257382
#define RCC_PLL2FRACR_PLL2FRACN_7 15613,1257488
#define RCC_PLL2FRACR_PLL2FRACN_8 15614,1257594
#define RCC_PLL2FRACR_PLL2FRACN_9 15615,1257700
#define RCC_PLL2FRACR_PLL2FRACN_10 15616,1257806
#define RCC_PLL2FRACR_PLL2FRACN_11 15617,1257912
#define RCC_PLL2FRACR_PLL2FRACN_12 15618,1258018
#define RCC_PLL3DIVR_PLL3N_Pos 15621,1258209
#define RCC_PLL3DIVR_PLL3N_Msk 15622,1258259
#define RCC_PLL3DIVR_PLL3N 15623,1258363
#define RCC_PLL3DIVR_PLL3N_0 15624,1258431
#define RCC_PLL3DIVR_PLL3N_1 15625,1258535
#define RCC_PLL3DIVR_PLL3N_2 15626,1258639
#define RCC_PLL3DIVR_PLL3N_3 15627,1258743
#define RCC_PLL3DIVR_PLL3N_4 15628,1258847
#define RCC_PLL3DIVR_PLL3N_5 15629,1258951
#define RCC_PLL3DIVR_PLL3N_6 15630,1259055
#define RCC_PLL3DIVR_PLL3N_7 15631,1259159
#define RCC_PLL3DIVR_PLL3N_8 15632,1259263
#define RCC_PLL3DIVR_PLL3P_Pos 15633,1259367
#define RCC_PLL3DIVR_PLL3P_Msk 15634,1259417
#define RCC_PLL3DIVR_PLL3P 15635,1259521
#define RCC_PLL3DIVR_PLL3P_0 15636,1259589
#define RCC_PLL3DIVR_PLL3P_1 15637,1259693
#define RCC_PLL3DIVR_PLL3P_2 15638,1259797
#define RCC_PLL3DIVR_PLL3P_3 15639,1259901
#define RCC_PLL3DIVR_PLL3P_4 15640,1260005
#define RCC_PLL3DIVR_PLL3P_5 15641,1260109
#define RCC_PLL3DIVR_PLL3P_6 15642,1260213
#define RCC_PLL3DIVR_PLL3Q_Pos 15643,1260317
#define RCC_PLL3DIVR_PLL3Q_Msk 15644,1260368
#define RCC_PLL3DIVR_PLL3Q 15645,1260472
#define RCC_PLL3DIVR_PLL3Q_0 15646,1260540
#define RCC_PLL3DIVR_PLL3Q_1 15647,1260644
#define RCC_PLL3DIVR_PLL3Q_2 15648,1260748
#define RCC_PLL3DIVR_PLL3Q_3 15649,1260852
#define RCC_PLL3DIVR_PLL3Q_4 15650,1260956
#define RCC_PLL3DIVR_PLL3Q_5 15651,1261060
#define RCC_PLL3DIVR_PLL3Q_6 15652,1261164
#define RCC_PLL3DIVR_PLL3R_Pos 15653,1261268
#define RCC_PLL3DIVR_PLL3R_Msk 15654,1261319
#define RCC_PLL3DIVR_PLL3R 15655,1261423
#define RCC_PLL3DIVR_PLL3R_0 15656,1261491
#define RCC_PLL3DIVR_PLL3R_1 15657,1261595
#define RCC_PLL3DIVR_PLL3R_2 15658,1261699
#define RCC_PLL3DIVR_PLL3R_3 15659,1261803
#define RCC_PLL3DIVR_PLL3R_4 15660,1261907
#define RCC_PLL3DIVR_PLL3R_5 15661,1262011
#define RCC_PLL3DIVR_PLL3R_6 15662,1262115
#define RCC_PLL3FRACR_PLL3FRACN_Pos 15665,1262305
#define RCC_PLL3FRACR_PLL3FRACN_Msk 15666,1262355
#define RCC_PLL3FRACR_PLL3FRACN 15667,1262461
#define RCC_PLL3FRACR_PLL3FRACN_0 15668,1262534
#define RCC_PLL3FRACR_PLL3FRACN_1 15669,1262640
#define RCC_PLL3FRACR_PLL3FRACN_2 15670,1262746
#define RCC_PLL3FRACR_PLL3FRACN_3 15671,1262852
#define RCC_PLL3FRACR_PLL3FRACN_4 15672,1262958
#define RCC_PLL3FRACR_PLL3FRACN_5 15673,1263064
#define RCC_PLL3FRACR_PLL3FRACN_6 15674,1263170
#define RCC_PLL3FRACR_PLL3FRACN_7 15675,1263276
#define RCC_PLL3FRACR_PLL3FRACN_8 15676,1263382
#define RCC_PLL3FRACR_PLL3FRACN_9 15677,1263488
#define RCC_PLL3FRACR_PLL3FRACN_10 15678,1263594
#define RCC_PLL3FRACR_PLL3FRACN_11 15679,1263700
#define RCC_PLL3FRACR_PLL3FRACN_12 15680,1263806
#define RCC_CIER_LSIRDYIE_Pos 15683,1263996
#define RCC_CIER_LSIRDYIE_Msk 15684,1264046
#define RCC_CIER_LSIRDYIE 15685,1264150
#define RCC_CIER_LSERDYIE_Pos 15686,1264217
#define RCC_CIER_LSERDYIE_Msk 15687,1264267
#define RCC_CIER_LSERDYIE 15688,1264371
#define RCC_CIER_CSIRDYIE_Pos 15689,1264438
#define RCC_CIER_CSIRDYIE_Msk 15690,1264488
#define RCC_CIER_CSIRDYIE 15691,1264592
#define RCC_CIER_HSIRDYIE_Pos 15692,1264659
#define RCC_CIER_HSIRDYIE_Msk 15693,1264709
#define RCC_CIER_HSIRDYIE 15694,1264813
#define RCC_CIER_HSERDYIE_Pos 15695,1264880
#define RCC_CIER_HSERDYIE_Msk 15696,1264930
#define RCC_CIER_HSERDYIE 15697,1265034
#define RCC_CIER_HSI48RDYIE_Pos 15698,1265101
#define RCC_CIER_HSI48RDYIE_Msk 15699,1265151
#define RCC_CIER_HSI48RDYIE 15700,1265255
#define RCC_CIER_PLL1RDYIE_Pos 15701,1265324
#define RCC_CIER_PLL1RDYIE_Msk 15702,1265374
#define RCC_CIER_PLL1RDYIE 15703,1265478
#define RCC_CIER_PLL2RDYIE_Pos 15704,1265546
#define RCC_CIER_PLL2RDYIE_Msk 15705,1265596
#define RCC_CIER_PLL2RDYIE 15706,1265700
#define RCC_CIER_PLL3RDYIE_Pos 15707,1265768
#define RCC_CIER_PLL3RDYIE_Msk 15708,1265818
#define RCC_CIER_PLL3RDYIE 15709,1265922
#define RCC_CIFR_LSIRDYF_Pos 15712,1266072
#define RCC_CIFR_LSIRDYF_Msk 15713,1266122
#define RCC_CIFR_LSIRDYF 15714,1266226
#define RCC_CIFR_LSERDYF_Pos 15715,1266292
#define RCC_CIFR_LSERDYF_Msk 15716,1266342
#define RCC_CIFR_LSERDYF 15717,1266446
#define RCC_CIFR_CSIRDYF_Pos 15718,1266512
#define RCC_CIFR_CSIRDYF_Msk 15719,1266562
#define RCC_CIFR_CSIRDYF 15720,1266666
#define RCC_CIFR_HSIRDYF_Pos 15721,1266732
#define RCC_CIFR_HSIRDYF_Msk 15722,1266782
#define RCC_CIFR_HSIRDYF 15723,1266886
#define RCC_CIFR_HSERDYF_Pos 15724,1266952
#define RCC_CIFR_HSERDYF_Msk 15725,1267002
#define RCC_CIFR_HSERDYF 15726,1267106
#define RCC_CIFR_HSI48RDYF_Pos 15727,1267172
#define RCC_CIFR_HSI48RDYF_Msk 15728,1267222
#define RCC_CIFR_HSI48RDYF 15729,1267326
#define RCC_CIFR_PLL1RDYF_Pos 15730,1267394
#define RCC_CIFR_PLL1RDYF_Msk 15731,1267444
#define RCC_CIFR_PLL1RDYF 15732,1267548
#define RCC_CIFR_PLL2RDYF_Pos 15733,1267615
#define RCC_CIFR_PLL2RDYF_Msk 15734,1267665
#define RCC_CIFR_PLL2RDYF 15735,1267769
#define RCC_CIFR_PLL3RDYF_Pos 15736,1267836
#define RCC_CIFR_PLL3RDYF_Msk 15737,1267886
#define RCC_CIFR_PLL3RDYF 15738,1267990
#define RCC_CIFR_HSECSSF_Pos 15739,1268057
#define RCC_CIFR_HSECSSF_Msk 15740,1268108
#define RCC_CIFR_HSECSSF 15741,1268212
#define RCC_CICR_LSIRDYC_Pos 15744,1268360
#define RCC_CICR_LSIRDYC_Msk 15745,1268410
#define RCC_CICR_LSIRDYC 15746,1268514
#define RCC_CICR_LSERDYC_Pos 15747,1268580
#define RCC_CICR_LSERDYC_Msk 15748,1268630
#define RCC_CICR_LSERDYC 15749,1268734
#define RCC_CICR_CSIRDYC_Pos 15750,1268800
#define RCC_CICR_CSIRDYC_Msk 15751,1268850
#define RCC_CICR_CSIRDYC 15752,1268954
#define RCC_CICR_HSIRDYC_Pos 15753,1269020
#define RCC_CICR_HSIRDYC_Msk 15754,1269070
#define RCC_CICR_HSIRDYC 15755,1269174
#define RCC_CICR_HSERDYC_Pos 15756,1269240
#define RCC_CICR_HSERDYC_Msk 15757,1269290
#define RCC_CICR_HSERDYC 15758,1269394
#define RCC_CICR_HSI48RDYC_Pos 15759,1269460
#define RCC_CICR_HSI48RDYC_Msk 15760,1269510
#define RCC_CICR_HSI48RDYC 15761,1269614
#define RCC_CICR_PLL1RDYC_Pos 15762,1269682
#define RCC_CICR_PLL1RDYC_Msk 15763,1269732
#define RCC_CICR_PLL1RDYC 15764,1269836
#define RCC_CICR_PLL2RDYC_Pos 15765,1269903
#define RCC_CICR_PLL2RDYC_Msk 15766,1269953
#define RCC_CICR_PLL2RDYC 15767,1270057
#define RCC_CICR_PLL3RDYC_Pos 15768,1270124
#define RCC_CICR_PLL3RDYC_Msk 15769,1270174
#define RCC_CICR_PLL3RDYC 15770,1270278
#define RCC_CICR_HSECSSC_Pos 15771,1270345
#define RCC_CICR_HSECSSC_Msk 15772,1270396
#define RCC_CICR_HSECSSC 15773,1270500
#define RCC_AHB1RSTR_GPDMA1RST_Pos 15776,1270650
#define RCC_AHB1RSTR_GPDMA1RST_Msk 15777,1270700
#define RCC_AHB1RSTR_GPDMA1RST 15778,1270804
#define RCC_AHB1RSTR_GPDMA2RST_Pos 15779,1270876
#define RCC_AHB1RSTR_GPDMA2RST_Msk 15780,1270926
#define RCC_AHB1RSTR_GPDMA2RST 15781,1271030
#define RCC_AHB1RSTR_CRCRST_Pos 15782,1271102
#define RCC_AHB1RSTR_CRCRST_Msk 15783,1271153
#define RCC_AHB1RSTR_CRCRST 15784,1271257
#define RCC_AHB1RSTR_CORDICRST_Pos 15785,1271326
#define RCC_AHB1RSTR_CORDICRST_Msk 15786,1271377
#define RCC_AHB1RSTR_CORDICRST 15787,1271481
#define RCC_AHB1RSTR_FMACRST_Pos 15788,1271553
#define RCC_AHB1RSTR_FMACRST_Msk 15789,1271604
#define RCC_AHB1RSTR_FMACRST 15790,1271708
#define RCC_AHB1RSTR_RAMCFGRST_Pos 15791,1271778
#define RCC_AHB1RSTR_RAMCFGRST_Msk 15792,1271829
#define RCC_AHB1RSTR_RAMCFGRST 15793,1271933
#define RCC_AHB1RSTR_ETHRST_Pos 15794,1272005
#define RCC_AHB1RSTR_ETHRST_Msk 15795,1272056
#define RCC_AHB1RSTR_ETHRST 15796,1272160
#define RCC_AHB1RSTR_TZSC1RST_Pos 15797,1272229
#define RCC_AHB1RSTR_TZSC1RST_Msk 15798,1272280
#define RCC_AHB1RSTR_TZSC1RST 15799,1272384
#define RCC_AHB2RSTR_GPIOARST_Pos 15802,1272539
#define RCC_AHB2RSTR_GPIOARST_Msk 15803,1272589
#define RCC_AHB2RSTR_GPIOARST 15804,1272693
#define RCC_AHB2RSTR_GPIOBRST_Pos 15805,1272764
#define RCC_AHB2RSTR_GPIOBRST_Msk 15806,1272814
#define RCC_AHB2RSTR_GPIOBRST 15807,1272918
#define RCC_AHB2RSTR_GPIOCRST_Pos 15808,1272989
#define RCC_AHB2RSTR_GPIOCRST_Msk 15809,1273039
#define RCC_AHB2RSTR_GPIOCRST 15810,1273143
#define RCC_AHB2RSTR_GPIODRST_Pos 15811,1273214
#define RCC_AHB2RSTR_GPIODRST_Msk 15812,1273264
#define RCC_AHB2RSTR_GPIODRST 15813,1273368
#define RCC_AHB2RSTR_GPIOERST_Pos 15814,1273439
#define RCC_AHB2RSTR_GPIOERST_Msk 15815,1273489
#define RCC_AHB2RSTR_GPIOERST 15816,1273593
#define RCC_AHB2RSTR_GPIOFRST_Pos 15817,1273664
#define RCC_AHB2RSTR_GPIOFRST_Msk 15818,1273714
#define RCC_AHB2RSTR_GPIOFRST 15819,1273818
#define RCC_AHB2RSTR_GPIOGRST_Pos 15820,1273889
#define RCC_AHB2RSTR_GPIOGRST_Msk 15821,1273939
#define RCC_AHB2RSTR_GPIOGRST 15822,1274043
#define RCC_AHB2RSTR_GPIOHRST_Pos 15823,1274114
#define RCC_AHB2RSTR_GPIOHRST_Msk 15824,1274164
#define RCC_AHB2RSTR_GPIOHRST 15825,1274268
#define RCC_AHB2RSTR_GPIOIRST_Pos 15826,1274339
#define RCC_AHB2RSTR_GPIOIRST_Msk 15827,1274389
#define RCC_AHB2RSTR_GPIOIRST 15828,1274493
#define RCC_AHB2RSTR_ADCRST_Pos 15829,1274564
#define RCC_AHB2RSTR_ADCRST_Msk 15830,1274615
#define RCC_AHB2RSTR_ADCRST 15831,1274719
#define RCC_AHB2RSTR_DAC1RST_Pos 15832,1274788
#define RCC_AHB2RSTR_DAC1RST_Msk 15833,1274839
#define RCC_AHB2RSTR_DAC1RST 15834,1274943
#define RCC_AHB2RSTR_DCMI_PSSIRST_Pos 15835,1275013
#define RCC_AHB2RSTR_DCMI_PSSIRST_Msk 15836,1275064
#define RCC_AHB2RSTR_DCMI_PSSIRST 15837,1275169
#define RCC_AHB2RSTR_HASHRST_Pos 15838,1275244
#define RCC_AHB2RSTR_HASHRST_Msk 15839,1275295
#define RCC_AHB2RSTR_HASHRST 15840,1275399
#define RCC_AHB2RSTR_RNGRST_Pos 15841,1275469
#define RCC_AHB2RSTR_RNGRST_Msk 15842,1275520
#define RCC_AHB2RSTR_RNGRST 15843,1275624
#define RCC_AHB2RSTR_PKARST_Pos 15844,1275693
#define RCC_AHB2RSTR_PKARST_Msk 15845,1275744
#define RCC_AHB2RSTR_PKARST 15846,1275848
#define RCC_AHB4RSTR_SDMMC1RST_Pos 15849,1276001
#define RCC_AHB4RSTR_SDMMC1RST_Msk 15850,1276052
#define RCC_AHB4RSTR_SDMMC1RST 15851,1276156
#define RCC_AHB4RSTR_SDMMC2RST_Pos 15852,1276228
#define RCC_AHB4RSTR_SDMMC2RST_Msk 15853,1276279
#define RCC_AHB4RSTR_SDMMC2RST 15854,1276382
#define RCC_AHB4RSTR_FMCRST_Pos 15855,1276454
#define RCC_AHB4RSTR_FMCRST_Msk 15856,1276505
#define RCC_AHB4RSTR_FMCRST 15857,1276609
#define RCC_AHB4RSTR_OCTOSPI1RST_Pos 15858,1276678
#define RCC_AHB4RSTR_OCTOSPI1RST_Msk 15859,1276729
#define RCC_AHB4RSTR_OCTOSPI1RST 15860,1276833
#define RCC_APB1LRSTR_TIM2RST_Pos 15863,1276992
#define RCC_APB1LRSTR_TIM2RST_Msk 15864,1277042
#define RCC_APB1LRSTR_TIM2RST 15865,1277146
#define RCC_APB1LRSTR_TIM3RST_Pos 15866,1277217
#define RCC_APB1LRSTR_TIM3RST_Msk 15867,1277267
#define RCC_APB1LRSTR_TIM3RST 15868,1277371
#define RCC_APB1LRSTR_TIM4RST_Pos 15869,1277442
#define RCC_APB1LRSTR_TIM4RST_Msk 15870,1277492
#define RCC_APB1LRSTR_TIM4RST 15871,1277596
#define RCC_APB1LRSTR_TIM5RST_Pos 15872,1277667
#define RCC_APB1LRSTR_TIM5RST_Msk 15873,1277717
#define RCC_APB1LRSTR_TIM5RST 15874,1277821
#define RCC_APB1LRSTR_TIM6RST_Pos 15875,1277892
#define RCC_APB1LRSTR_TIM6RST_Msk 15876,1277942
#define RCC_APB1LRSTR_TIM6RST 15877,1278046
#define RCC_APB1LRSTR_TIM7RST_Pos 15878,1278117
#define RCC_APB1LRSTR_TIM7RST_Msk 15879,1278167
#define RCC_APB1LRSTR_TIM7RST 15880,1278271
#define RCC_APB1LRSTR_TIM12RST_Pos 15881,1278342
#define RCC_APB1LRSTR_TIM12RST_Msk 15882,1278392
#define RCC_APB1LRSTR_TIM12RST 15883,1278495
#define RCC_APB1LRSTR_TIM13RST_Pos 15884,1278567
#define RCC_APB1LRSTR_TIM13RST_Msk 15885,1278617
#define RCC_APB1LRSTR_TIM13RST 15886,1278720
#define RCC_APB1LRSTR_TIM14RST_Pos 15887,1278792
#define RCC_APB1LRSTR_TIM14RST_Msk 15888,1278842
#define RCC_APB1LRSTR_TIM14RST 15889,1278945
#define RCC_APB1LRSTR_SPI2RST_Pos 15890,1279017
#define RCC_APB1LRSTR_SPI2RST_Msk 15891,1279068
#define RCC_APB1LRSTR_SPI2RST 15892,1279172
#define RCC_APB1LRSTR_SPI3RST_Pos 15893,1279243
#define RCC_APB1LRSTR_SPI3RST_Msk 15894,1279294
#define RCC_APB1LRSTR_SPI3RST 15895,1279398
#define RCC_APB1LRSTR_USART2RST_Pos 15896,1279469
#define RCC_APB1LRSTR_USART2RST_Msk 15897,1279520
#define RCC_APB1LRSTR_USART2RST 15898,1279624
#define RCC_APB1LRSTR_USART3RST_Pos 15899,1279697
#define RCC_APB1LRSTR_USART3RST_Msk 15900,1279748
#define RCC_APB1LRSTR_USART3RST 15901,1279852
#define RCC_APB1LRSTR_UART4RST_Pos 15902,1279925
#define RCC_APB1LRSTR_UART4RST_Msk 15903,1279976
#define RCC_APB1LRSTR_UART4RST 15904,1280080
#define RCC_APB1LRSTR_UART5RST_Pos 15905,1280152
#define RCC_APB1LRSTR_UART5RST_Msk 15906,1280203
#define RCC_APB1LRSTR_UART5RST 15907,1280307
#define RCC_APB1LRSTR_I2C1RST_Pos 15908,1280379
#define RCC_APB1LRSTR_I2C1RST_Msk 15909,1280430
#define RCC_APB1LRSTR_I2C1RST 15910,1280534
#define RCC_APB1LRSTR_I2C2RST_Pos 15911,1280605
#define RCC_APB1LRSTR_I2C2RST_Msk 15912,1280656
#define RCC_APB1LRSTR_I2C2RST 15913,1280760
#define RCC_APB1LRSTR_I3C1RST_Pos 15914,1280831
#define RCC_APB1LRSTR_I3C1RST_Msk 15915,1280882
#define RCC_APB1LRSTR_I3C1RST 15916,1280986
#define RCC_APB1LRSTR_CRSRST_Pos 15917,1281057
#define RCC_APB1LRSTR_CRSRST_Msk 15918,1281108
#define RCC_APB1LRSTR_CRSRST 15919,1281212
#define RCC_APB1LRSTR_USART6RST_Pos 15920,1281282
#define RCC_APB1LRSTR_USART6RST_Msk 15921,1281333
#define RCC_APB1LRSTR_USART6RST 15922,1281437
#define RCC_APB1LRSTR_USART10RST_Pos 15923,1281510
#define RCC_APB1LRSTR_USART10RST_Msk 15924,1281561
#define RCC_APB1LRSTR_USART10RST 15925,1281665
#define RCC_APB1LRSTR_USART11RST_Pos 15926,1281739
#define RCC_APB1LRSTR_USART11RST_Msk 15927,1281790
#define RCC_APB1LRSTR_USART11RST 15928,1281894
#define RCC_APB1LRSTR_CECRST_Pos 15929,1281968
#define RCC_APB1LRSTR_CECRST_Msk 15930,1282019
#define RCC_APB1LRSTR_CECRST 15931,1282124
#define RCC_APB1LRSTR_UART7RST_Pos 15932,1282194
#define RCC_APB1LRSTR_UART7RST_Msk 15933,1282245
#define RCC_APB1LRSTR_UART7RST 15934,1282350
#define RCC_APB1LRSTR_UART8RST_Pos 15935,1282422
#define RCC_APB1LRSTR_UART8RST_Msk 15936,1282473
#define RCC_APB1LRSTR_UART8RST 15937,1282578
#define RCC_APB1HRSTR_UART9RST_Pos 15940,1282735
#define RCC_APB1HRSTR_UART9RST_Msk 15941,1282785
#define RCC_APB1HRSTR_UART9RST 15942,1282890
#define RCC_APB1HRSTR_UART12RST_Pos 15943,1282962
#define RCC_APB1HRSTR_UART12RST_Msk 15944,1283012
#define RCC_APB1HRSTR_UART12RST 15945,1283117
#define RCC_APB1HRSTR_DTSRST_Pos 15946,1283190
#define RCC_APB1HRSTR_DTSRST_Msk 15947,1283240
#define RCC_APB1HRSTR_DTSRST 15948,1283344
#define RCC_APB1HRSTR_LPTIM2RST_Pos 15949,1283414
#define RCC_APB1HRSTR_LPTIM2RST_Msk 15950,1283464
#define RCC_APB1HRSTR_LPTIM2RST 15951,1283568
#define RCC_APB1HRSTR_FDCANRST_Pos 15952,1283641
#define RCC_APB1HRSTR_FDCANRST_Msk 15953,1283691
#define RCC_APB1HRSTR_FDCANRST 15954,1283795
#define RCC_APB1HRSTR_UCPD1RST_Pos 15955,1283867
#define RCC_APB1HRSTR_UCPD1RST_Msk 15956,1283918
#define RCC_APB1HRSTR_UCPD1RST 15957,1284023
#define RCC_APB2RSTR_TIM1RST_Pos 15960,1284179
#define RCC_APB2RSTR_TIM1RST_Msk 15961,1284230
#define RCC_APB2RSTR_TIM1RST 15962,1284334
#define RCC_APB2RSTR_SPI1RST_Pos 15963,1284404
#define RCC_APB2RSTR_SPI1RST_Msk 15964,1284455
#define RCC_APB2RSTR_SPI1RST 15965,1284559
#define RCC_APB2RSTR_TIM8RST_Pos 15966,1284629
#define RCC_APB2RSTR_TIM8RST_Msk 15967,1284680
#define RCC_APB2RSTR_TIM8RST 15968,1284784
#define RCC_APB2RSTR_USART1RST_Pos 15969,1284854
#define RCC_APB2RSTR_USART1RST_Msk 15970,1284905
#define RCC_APB2RSTR_USART1RST 15971,1285009
#define RCC_APB2RSTR_TIM15RST_Pos 15972,1285081
#define RCC_APB2RSTR_TIM15RST_Msk 15973,1285132
#define RCC_APB2RSTR_TIM15RST 15974,1285236
#define RCC_APB2RSTR_TIM16RST_Pos 15975,1285307
#define RCC_APB2RSTR_TIM16RST_Msk 15976,1285358
#define RCC_APB2RSTR_TIM16RST 15977,1285462
#define RCC_APB2RSTR_TIM17RST_Pos 15978,1285533
#define RCC_APB2RSTR_TIM17RST_Msk 15979,1285584
#define RCC_APB2RSTR_TIM17RST 15980,1285688
#define RCC_APB2RSTR_SPI4RST_Pos 15981,1285759
#define RCC_APB2RSTR_SPI4RST_Msk 15982,1285810
#define RCC_APB2RSTR_SPI4RST 15983,1285914
#define RCC_APB2RSTR_SPI6RST_Pos 15984,1285984
#define RCC_APB2RSTR_SPI6RST_Msk 15985,1286035
#define RCC_APB2RSTR_SPI6RST 15986,1286139
#define RCC_APB2RSTR_SAI1RST_Pos 15987,1286209
#define RCC_APB2RSTR_SAI1RST_Msk 15988,1286260
#define RCC_APB2RSTR_SAI1RST 15989,1286364
#define RCC_APB2RSTR_SAI2RST_Pos 15990,1286434
#define RCC_APB2RSTR_SAI2RST_Msk 15991,1286485
#define RCC_APB2RSTR_SAI2RST 15992,1286589
#define RCC_APB2RSTR_USBRST_Pos 15993,1286659
#define RCC_APB2RSTR_USBRST_Msk 15994,1286710
#define RCC_APB2RSTR_USBRST 15995,1286814
#define RCC_APB3RSTR_SPI5RST_Pos 15998,1286967
#define RCC_APB3RSTR_SPI5RST_Msk 15999,1287017
#define RCC_APB3RSTR_SPI5RST 16000,1287121
#define RCC_APB3RSTR_LPUART1RST_Pos 16001,1287191
#define RCC_APB3RSTR_LPUART1RST_Msk 16002,1287241
#define RCC_APB3RSTR_LPUART1RST 16003,1287345
#define RCC_APB3RSTR_I2C3RST_Pos 16004,1287418
#define RCC_APB3RSTR_I2C3RST_Msk 16005,1287468
#define RCC_APB3RSTR_I2C3RST 16006,1287572
#define RCC_APB3RSTR_I2C4RST_Pos 16007,1287642
#define RCC_APB3RSTR_I2C4RST_Msk 16008,1287692
#define RCC_APB3RSTR_I2C4RST 16009,1287796
#define RCC_APB3RSTR_LPTIM1RST_Pos 16010,1287866
#define RCC_APB3RSTR_LPTIM1RST_Msk 16011,1287917
#define RCC_APB3RSTR_LPTIM1RST 16012,1288021
#define RCC_APB3RSTR_LPTIM3RST_Pos 16013,1288093
#define RCC_APB3RSTR_LPTIM3RST_Msk 16014,1288144
#define RCC_APB3RSTR_LPTIM3RST 16015,1288248
#define RCC_APB3RSTR_LPTIM4RST_Pos 16016,1288320
#define RCC_APB3RSTR_LPTIM4RST_Msk 16017,1288371
#define RCC_APB3RSTR_LPTIM4RST 16018,1288475
#define RCC_APB3RSTR_LPTIM5RST_Pos 16019,1288547
#define RCC_APB3RSTR_LPTIM5RST_Msk 16020,1288598
#define RCC_APB3RSTR_LPTIM5RST 16021,1288702
#define RCC_APB3RSTR_LPTIM6RST_Pos 16022,1288774
#define RCC_APB3RSTR_LPTIM6RST_Msk 16023,1288825
#define RCC_APB3RSTR_LPTIM6RST 16024,1288929
#define RCC_APB3RSTR_VREFRST_Pos 16025,1289001
#define RCC_APB3RSTR_VREFRST_Msk 16026,1289052
#define RCC_APB3RSTR_VREFRST 16027,1289156
#define RCC_AHB1ENR_GPDMA1EN_Pos 16030,1289309
#define RCC_AHB1ENR_GPDMA1EN_Msk 16031,1289359
#define RCC_AHB1ENR_GPDMA1EN 16032,1289463
#define RCC_AHB1ENR_GPDMA2EN_Pos 16033,1289533
#define RCC_AHB1ENR_GPDMA2EN_Msk 16034,1289583
#define RCC_AHB1ENR_GPDMA2EN 16035,1289687
#define RCC_AHB1ENR_FLITFEN_Pos 16036,1289757
#define RCC_AHB1ENR_FLITFEN_Msk 16037,1289807
#define RCC_AHB1ENR_FLITFEN 16038,1289911
#define RCC_AHB1ENR_CRCEN_Pos 16039,1289980
#define RCC_AHB1ENR_CRCEN_Msk 16040,1290031
#define RCC_AHB1ENR_CRCEN 16041,1290135
#define RCC_AHB1ENR_CORDICEN_Pos 16042,1290202
#define RCC_AHB1ENR_CORDICEN_Msk 16043,1290253
#define RCC_AHB1ENR_CORDICEN 16044,1290357
#define RCC_AHB1ENR_FMACEN_Pos 16045,1290427
#define RCC_AHB1ENR_FMACEN_Msk 16046,1290478
#define RCC_AHB1ENR_FMACEN 16047,1290582
#define RCC_AHB1ENR_RAMCFGEN_Pos 16048,1290650
#define RCC_AHB1ENR_RAMCFGEN_Msk 16049,1290701
#define RCC_AHB1ENR_RAMCFGEN 16050,1290805
#define RCC_AHB1ENR_ETHEN_Pos 16051,1290875
#define RCC_AHB1ENR_ETHEN_Msk 16052,1290926
#define RCC_AHB1ENR_ETHEN 16053,1291030
#define RCC_AHB1ENR_ETHTXEN_Pos 16054,1291097
#define RCC_AHB1ENR_ETHTXEN_Msk 16055,1291148
#define RCC_AHB1ENR_ETHTXEN 16056,1291252
#define RCC_AHB1ENR_ETHRXEN_Pos 16057,1291321
#define RCC_AHB1ENR_ETHRXEN_Msk 16058,1291372
#define RCC_AHB1ENR_ETHRXEN 16059,1291476
#define RCC_AHB1ENR_TZSC1EN_Pos 16060,1291545
#define RCC_AHB1ENR_TZSC1EN_Msk 16061,1291596
#define RCC_AHB1ENR_TZSC1EN 16062,1291700
#define RCC_AHB1ENR_BKPRAMEN_Pos 16063,1291769
#define RCC_AHB1ENR_BKPRAMEN_Msk 16064,1291820
#define RCC_AHB1ENR_BKPRAMEN 16065,1291924
#define RCC_AHB1ENR_DCACHE1EN_Pos 16066,1291994
#define RCC_AHB1ENR_DCACHE1EN_Msk 16067,1292045
#define RCC_AHB1ENR_DCACHE1EN 16068,1292150
#define RCC_AHB1ENR_SRAM1EN_Pos 16069,1292221
#define RCC_AHB1ENR_SRAM1EN_Msk 16070,1292272
#define RCC_AHB1ENR_SRAM1EN 16071,1292376
#define RCC_AHB2ENR_GPIOAEN_Pos 16074,1292528
#define RCC_AHB2ENR_GPIOAEN_Msk 16075,1292578
#define RCC_AHB2ENR_GPIOAEN 16076,1292682
#define RCC_AHB2ENR_GPIOBEN_Pos 16077,1292751
#define RCC_AHB2ENR_GPIOBEN_Msk 16078,1292801
#define RCC_AHB2ENR_GPIOBEN 16079,1292905
#define RCC_AHB2ENR_GPIOCEN_Pos 16080,1292974
#define RCC_AHB2ENR_GPIOCEN_Msk 16081,1293024
#define RCC_AHB2ENR_GPIOCEN 16082,1293128
#define RCC_AHB2ENR_GPIODEN_Pos 16083,1293197
#define RCC_AHB2ENR_GPIODEN_Msk 16084,1293247
#define RCC_AHB2ENR_GPIODEN 16085,1293351
#define RCC_AHB2ENR_GPIOEEN_Pos 16086,1293420
#define RCC_AHB2ENR_GPIOEEN_Msk 16087,1293470
#define RCC_AHB2ENR_GPIOEEN 16088,1293574
#define RCC_AHB2ENR_GPIOFEN_Pos 16089,1293643
#define RCC_AHB2ENR_GPIOFEN_Msk 16090,1293693
#define RCC_AHB2ENR_GPIOFEN 16091,1293797
#define RCC_AHB2ENR_GPIOGEN_Pos 16092,1293866
#define RCC_AHB2ENR_GPIOGEN_Msk 16093,1293916
#define RCC_AHB2ENR_GPIOGEN 16094,1294020
#define RCC_AHB2ENR_GPIOHEN_Pos 16095,1294089
#define RCC_AHB2ENR_GPIOHEN_Msk 16096,1294139
#define RCC_AHB2ENR_GPIOHEN 16097,1294243
#define RCC_AHB2ENR_GPIOIEN_Pos 16098,1294312
#define RCC_AHB2ENR_GPIOIEN_Msk 16099,1294362
#define RCC_AHB2ENR_GPIOIEN 16100,1294466
#define RCC_AHB2ENR_ADCEN_Pos 16101,1294535
#define RCC_AHB2ENR_ADCEN_Msk 16102,1294586
#define RCC_AHB2ENR_ADCEN 16103,1294690
#define RCC_AHB2ENR_DAC1EN_Pos 16104,1294757
#define RCC_AHB2ENR_DAC1EN_Msk 16105,1294808
#define RCC_AHB2ENR_DAC1EN 16106,1294912
#define RCC_AHB2ENR_DCMI_PSSIEN_Pos 16107,1294980
#define RCC_AHB2ENR_DCMI_PSSIEN_Msk 16108,1295031
#define RCC_AHB2ENR_DCMI_PSSIEN 16109,1295135
#define RCC_AHB2ENR_HASHEN_Pos 16110,1295208
#define RCC_AHB2ENR_HASHEN_Msk 16111,1295259
#define RCC_AHB2ENR_HASHEN 16112,1295363
#define RCC_AHB2ENR_RNGEN_Pos 16113,1295431
#define RCC_AHB2ENR_RNGEN_Msk 16114,1295482
#define RCC_AHB2ENR_RNGEN 16115,1295586
#define RCC_AHB2ENR_PKAEN_Pos 16116,1295653
#define RCC_AHB2ENR_PKAEN_Msk 16117,1295704
#define RCC_AHB2ENR_PKAEN 16118,1295808
#define RCC_AHB2ENR_SRAM2EN_Pos 16119,1295875
#define RCC_AHB2ENR_SRAM2EN_Msk 16120,1295926
#define RCC_AHB2ENR_SRAM2EN 16121,1296030
#define RCC_AHB2ENR_SRAM3EN_Pos 16122,1296099
#define RCC_AHB2ENR_SRAM3EN_Msk 16123,1296150
#define RCC_AHB2ENR_SRAM3EN 16124,1296254
#define RCC_AHB4ENR_SDMMC1EN_Pos 16127,1296406
#define RCC_AHB4ENR_SDMMC1EN_Msk 16128,1296457
#define RCC_AHB4ENR_SDMMC1EN 16129,1296561
#define RCC_AHB4ENR_SDMMC2EN_Pos 16130,1296631
#define RCC_AHB4ENR_SDMMC2EN_Msk 16131,1296682
#define RCC_AHB4ENR_SDMMC2EN 16132,1296786
#define RCC_AHB4ENR_FMCEN_Pos 16133,1296856
#define RCC_AHB4ENR_FMCEN_Msk 16134,1296907
#define RCC_AHB4ENR_FMCEN 16135,1297011
#define RCC_AHB4ENR_OCTOSPI1EN_Pos 16136,1297078
#define RCC_AHB4ENR_OCTOSPI1EN_Msk 16137,1297129
#define RCC_AHB4ENR_OCTOSPI1EN 16138,1297233
#define RCC_APB1LENR_TIM2EN_Pos 16141,1297389
#define RCC_APB1LENR_TIM2EN_Msk 16142,1297439
#define RCC_APB1LENR_TIM2EN 16143,1297543
#define RCC_APB1LENR_TIM3EN_Pos 16144,1297612
#define RCC_APB1LENR_TIM3EN_Msk 16145,1297662
#define RCC_APB1LENR_TIM3EN 16146,1297766
#define RCC_APB1LENR_TIM4EN_Pos 16147,1297835
#define RCC_APB1LENR_TIM4EN_Msk 16148,1297885
#define RCC_APB1LENR_TIM4EN 16149,1297989
#define RCC_APB1LENR_TIM5EN_Pos 16150,1298058
#define RCC_APB1LENR_TIM5EN_Msk 16151,1298108
#define RCC_APB1LENR_TIM5EN 16152,1298212
#define RCC_APB1LENR_TIM6EN_Pos 16153,1298281
#define RCC_APB1LENR_TIM6EN_Msk 16154,1298331
#define RCC_APB1LENR_TIM6EN 16155,1298435
#define RCC_APB1LENR_TIM7EN_Pos 16156,1298504
#define RCC_APB1LENR_TIM7EN_Msk 16157,1298554
#define RCC_APB1LENR_TIM7EN 16158,1298658
#define RCC_APB1LENR_TIM12EN_Pos 16159,1298727
#define RCC_APB1LENR_TIM12EN_Msk 16160,1298777
#define RCC_APB1LENR_TIM12EN 16161,1298881
#define RCC_APB1LENR_TIM13EN_Pos 16162,1298951
#define RCC_APB1LENR_TIM13EN_Msk 16163,1299001
#define RCC_APB1LENR_TIM13EN 16164,1299105
#define RCC_APB1LENR_TIM14EN_Pos 16165,1299175
#define RCC_APB1LENR_TIM14EN_Msk 16166,1299225
#define RCC_APB1LENR_TIM14EN 16167,1299329
#define RCC_APB1LENR_WWDGEN_Pos 16168,1299399
#define RCC_APB1LENR_WWDGEN_Msk 16169,1299450
#define RCC_APB1LENR_WWDGEN 16170,1299554
#define RCC_APB1LENR_SPI2EN_Pos 16171,1299623
#define RCC_APB1LENR_SPI2EN_Msk 16172,1299674
#define RCC_APB1LENR_SPI2EN 16173,1299778
#define RCC_APB1LENR_SPI3EN_Pos 16174,1299847
#define RCC_APB1LENR_SPI3EN_Msk 16175,1299898
#define RCC_APB1LENR_SPI3EN 16176,1300002
#define RCC_APB1LENR_USART2EN_Pos 16177,1300071
#define RCC_APB1LENR_USART2EN_Msk 16178,1300122
#define RCC_APB1LENR_USART2EN 16179,1300226
#define RCC_APB1LENR_USART3EN_Pos 16180,1300297
#define RCC_APB1LENR_USART3EN_Msk 16181,1300348
#define RCC_APB1LENR_USART3EN 16182,1300452
#define RCC_APB1LENR_UART4EN_Pos 16183,1300523
#define RCC_APB1LENR_UART4EN_Msk 16184,1300574
#define RCC_APB1LENR_UART4EN 16185,1300678
#define RCC_APB1LENR_UART5EN_Pos 16186,1300748
#define RCC_APB1LENR_UART5EN_Msk 16187,1300799
#define RCC_APB1LENR_UART5EN 16188,1300903
#define RCC_APB1LENR_I2C1EN_Pos 16189,1300973
#define RCC_APB1LENR_I2C1EN_Msk 16190,1301024
#define RCC_APB1LENR_I2C1EN 16191,1301128
#define RCC_APB1LENR_I2C2EN_Pos 16192,1301197
#define RCC_APB1LENR_I2C2EN_Msk 16193,1301248
#define RCC_APB1LENR_I2C2EN 16194,1301352
#define RCC_APB1LENR_I3C1EN_Pos 16195,1301421
#define RCC_APB1LENR_I3C1EN_Msk 16196,1301472
#define RCC_APB1LENR_I3C1EN 16197,1301576
#define RCC_APB1LENR_CRSEN_Pos 16198,1301645
#define RCC_APB1LENR_CRSEN_Msk 16199,1301696
#define RCC_APB1LENR_CRSEN 16200,1301800
#define RCC_APB1LENR_USART6EN_Pos 16201,1301869
#define RCC_APB1LENR_USART6EN_Msk 16202,1301920
#define RCC_APB1LENR_USART6EN 16203,1302024
#define RCC_APB1LENR_USART10EN_Pos 16204,1302095
#define RCC_APB1LENR_USART10EN_Msk 16205,1302146
#define RCC_APB1LENR_USART10EN 16206,1302250
#define RCC_APB1LENR_USART11EN_Pos 16207,1302322
#define RCC_APB1LENR_USART11EN_Msk 16208,1302373
#define RCC_APB1LENR_USART11EN 16209,1302477
#define RCC_APB1LENR_CECEN_Pos 16210,1302549
#define RCC_APB1LENR_CECEN_Msk 16211,1302600
#define RCC_APB1LENR_CECEN 16212,1302704
#define RCC_APB1LENR_UART7EN_Pos 16213,1302772
#define RCC_APB1LENR_UART7EN_Msk 16214,1302823
#define RCC_APB1LENR_UART7EN 16215,1302927
#define RCC_APB1LENR_UART8EN_Pos 16216,1302997
#define RCC_APB1LENR_UART8EN_Msk 16217,1303048
#define RCC_APB1LENR_UART8EN 16218,1303152
#define RCC_APB1HENR_UART9EN_Pos 16221,1303306
#define RCC_APB1HENR_UART9EN_Msk 16222,1303356
#define RCC_APB1HENR_UART9EN 16223,1303460
#define RCC_APB1HENR_UART12EN_Pos 16224,1303530
#define RCC_APB1HENR_UART12EN_Msk 16225,1303580
#define RCC_APB1HENR_UART12EN 16226,1303684
#define RCC_APB1HENR_DTSEN_Pos 16227,1303755
#define RCC_APB1HENR_DTSEN_Msk 16228,1303805
#define RCC_APB1HENR_DTSEN 16229,1303909
#define RCC_APB1HENR_LPTIM2EN_Pos 16230,1303977
#define RCC_APB1HENR_LPTIM2EN_Msk 16231,1304027
#define RCC_APB1HENR_LPTIM2EN 16232,1304131
#define RCC_APB1HENR_FDCANEN_Pos 16233,1304202
#define RCC_APB1HENR_FDCANEN_Msk 16234,1304252
#define RCC_APB1HENR_FDCANEN 16235,1304356
#define RCC_APB1HENR_UCPD1EN_Pos 16236,1304427
#define RCC_APB1HENR_UCPD1EN_Msk 16237,1304478
#define RCC_APB1HENR_UCPD1EN 16238,1304582
#define RCC_APB2ENR_TIM1EN_Pos 16241,1304735
#define RCC_APB2ENR_TIM1EN_Msk 16242,1304786
#define RCC_APB2ENR_TIM1EN 16243,1304890
#define RCC_APB2ENR_SPI1EN_Pos 16244,1304958
#define RCC_APB2ENR_SPI1EN_Msk 16245,1305009
#define RCC_APB2ENR_SPI1EN 16246,1305113
#define RCC_APB2ENR_TIM8EN_Pos 16247,1305181
#define RCC_APB2ENR_TIM8EN_Msk 16248,1305232
#define RCC_APB2ENR_TIM8EN 16249,1305336
#define RCC_APB2ENR_USART1EN_Pos 16250,1305404
#define RCC_APB2ENR_USART1EN_Msk 16251,1305455
#define RCC_APB2ENR_USART1EN 16252,1305559
#define RCC_APB2ENR_TIM15EN_Pos 16253,1305629
#define RCC_APB2ENR_TIM15EN_Msk 16254,1305680
#define RCC_APB2ENR_TIM15EN 16255,1305784
#define RCC_APB2ENR_TIM16EN_Pos 16256,1305853
#define RCC_APB2ENR_TIM16EN_Msk 16257,1305904
#define RCC_APB2ENR_TIM16EN 16258,1306008
#define RCC_APB2ENR_TIM17EN_Pos 16259,1306077
#define RCC_APB2ENR_TIM17EN_Msk 16260,1306128
#define RCC_APB2ENR_TIM17EN 16261,1306232
#define RCC_APB2ENR_SPI4EN_Pos 16262,1306301
#define RCC_APB2ENR_SPI4EN_Msk 16263,1306352
#define RCC_APB2ENR_SPI4EN 16264,1306456
#define RCC_APB2ENR_SPI6EN_Pos 16265,1306524
#define RCC_APB2ENR_SPI6EN_Msk 16266,1306575
#define RCC_APB2ENR_SPI6EN 16267,1306679
#define RCC_APB2ENR_SAI1EN_Pos 16268,1306747
#define RCC_APB2ENR_SAI1EN_Msk 16269,1306798
#define RCC_APB2ENR_SAI1EN 16270,1306902
#define RCC_APB2ENR_SAI2EN_Pos 16271,1306970
#define RCC_APB2ENR_SAI2EN_Msk 16272,1307021
#define RCC_APB2ENR_SAI2EN 16273,1307125
#define RCC_APB2ENR_USBEN_Pos 16274,1307193
#define RCC_APB2ENR_USBEN_Msk 16275,1307244
#define RCC_APB2ENR_USBEN 16276,1307348
#define RCC_APB3ENR_SBSEN_Pos 16279,1307498
#define RCC_APB3ENR_SBSEN_Msk 16280,1307548
#define RCC_APB3ENR_SBSEN 16281,1307652
#define RCC_APB3ENR_SPI5EN_Pos 16282,1307719
#define RCC_APB3ENR_SPI5EN_Msk 16283,1307769
#define RCC_APB3ENR_SPI5EN 16284,1307873
#define RCC_APB3ENR_LPUART1EN_Pos 16285,1307941
#define RCC_APB3ENR_LPUART1EN_Msk 16286,1307991
#define RCC_APB3ENR_LPUART1EN 16287,1308095
#define RCC_APB3ENR_I2C3EN_Pos 16288,1308166
#define RCC_APB3ENR_I2C3EN_Msk 16289,1308216
#define RCC_APB3ENR_I2C3EN 16290,1308320
#define RCC_APB3ENR_I2C4EN_Pos 16291,1308388
#define RCC_APB3ENR_I2C4EN_Msk 16292,1308438
#define RCC_APB3ENR_I2C4EN 16293,1308542
#define RCC_APB3ENR_LPTIM1EN_Pos 16294,1308610
#define RCC_APB3ENR_LPTIM1EN_Msk 16295,1308661
#define RCC_APB3ENR_LPTIM1EN 16296,1308765
#define RCC_APB3ENR_LPTIM3EN_Pos 16297,1308835
#define RCC_APB3ENR_LPTIM3EN_Msk 16298,1308886
#define RCC_APB3ENR_LPTIM3EN 16299,1308990
#define RCC_APB3ENR_LPTIM4EN_Pos 16300,1309060
#define RCC_APB3ENR_LPTIM4EN_Msk 16301,1309111
#define RCC_APB3ENR_LPTIM4EN 16302,1309215
#define RCC_APB3ENR_LPTIM5EN_Pos 16303,1309285
#define RCC_APB3ENR_LPTIM5EN_Msk 16304,1309336
#define RCC_APB3ENR_LPTIM5EN 16305,1309440
#define RCC_APB3ENR_LPTIM6EN_Pos 16306,1309510
#define RCC_APB3ENR_LPTIM6EN_Msk 16307,1309561
#define RCC_APB3ENR_LPTIM6EN 16308,1309665
#define RCC_APB3ENR_VREFEN_Pos 16309,1309735
#define RCC_APB3ENR_VREFEN_Msk 16310,1309786
#define RCC_APB3ENR_VREFEN 16311,1309890
#define RCC_APB3ENR_RTCAPBEN_Pos 16312,1309958
#define RCC_APB3ENR_RTCAPBEN_Msk 16313,1310009
#define RCC_APB3ENR_RTCAPBEN 16314,1310113
#define RCC_AHB1LPENR_GPDMA1LPEN_Pos 16317,1310268
#define RCC_AHB1LPENR_GPDMA1LPEN_Msk 16318,1310318
#define RCC_AHB1LPENR_GPDMA1LPEN 16319,1310421
#define RCC_AHB1LPENR_GPDMA2LPEN_Pos 16320,1310495
#define RCC_AHB1LPENR_GPDMA2LPEN_Msk 16321,1310545
#define RCC_AHB1LPENR_GPDMA2LPEN 16322,1310648
#define RCC_AHB1LPENR_FLITFLPEN_Pos 16323,1310722
#define RCC_AHB1LPENR_FLITFLPEN_Msk 16324,1310772
#define RCC_AHB1LPENR_FLITFLPEN 16325,1310876
#define RCC_AHB1LPENR_CRCLPEN_Pos 16326,1310949
#define RCC_AHB1LPENR_CRCLPEN_Msk 16327,1311000
#define RCC_AHB1LPENR_CRCLPEN 16328,1311104
#define RCC_AHB1LPENR_CORDICLPEN_Pos 16329,1311175
#define RCC_AHB1LPENR_CORDICLPEN_Msk 16330,1311226
#define RCC_AHB1LPENR_CORDICLPEN 16331,1311329
#define RCC_AHB1LPENR_FMACLPEN_Pos 16332,1311403
#define RCC_AHB1LPENR_FMACLPEN_Msk 16333,1311454
#define RCC_AHB1LPENR_FMACLPEN 16334,1311557
#define RCC_AHB1LPENR_RAMCFGLPEN_Pos 16335,1311629
#define RCC_AHB1LPENR_RAMCFGLPEN_Msk 16336,1311680
#define RCC_AHB1LPENR_RAMCFGLPEN 16337,1311784
#define RCC_AHB1LPENR_ETHLPEN_Pos 16338,1311858
#define RCC_AHB1LPENR_ETHLPEN_Msk 16339,1311909
#define RCC_AHB1LPENR_ETHLPEN 16340,1312013
#define RCC_AHB1LPENR_ETHTXLPEN_Pos 16341,1312084
#define RCC_AHB1LPENR_ETHTXLPEN_Msk 16342,1312135
#define RCC_AHB1LPENR_ETHTXLPEN 16343,1312239
#define RCC_AHB1LPENR_ETHRXLPEN_Pos 16344,1312312
#define RCC_AHB1LPENR_ETHRXLPEN_Msk 16345,1312363
#define RCC_AHB1LPENR_ETHRXLPEN 16346,1312467
#define RCC_AHB1LPENR_TZSC1LPEN_Pos 16347,1312540
#define RCC_AHB1LPENR_TZSC1LPEN_Msk 16348,1312591
#define RCC_AHB1LPENR_TZSC1LPEN 16349,1312695
#define RCC_AHB1LPENR_BKPRAMLPEN_Pos 16350,1312768
#define RCC_AHB1LPENR_BKPRAMLPEN_Msk 16351,1312819
#define RCC_AHB1LPENR_BKPRAMLPEN 16352,1312923
#define RCC_AHB1LPENR_ICACHELPEN_Pos 16353,1312997
#define RCC_AHB1LPENR_ICACHELPEN_Msk 16354,1313048
#define RCC_AHB1LPENR_ICACHELPEN 16355,1313152
#define RCC_AHB1LPENR_DCACHE1LPEN_Pos 16356,1313226
#define RCC_AHB1LPENR_DCACHE1LPEN_Msk 16357,1313277
#define RCC_AHB1LPENR_DCACHE1LPEN 16358,1313382
#define RCC_AHB1LPENR_SRAM1LPEN_Pos 16359,1313457
#define RCC_AHB1LPENR_SRAM1LPEN_Msk 16360,1313508
#define RCC_AHB1LPENR_SRAM1LPEN 16361,1313612
#define RCC_AHB2LPENR_GPIOALPEN_Pos 16364,1313770
#define RCC_AHB2LPENR_GPIOALPEN_Msk 16365,1313820
#define RCC_AHB2LPENR_GPIOALPEN 16366,1313924
#define RCC_AHB2LPENR_GPIOBLPEN_Pos 16367,1313997
#define RCC_AHB2LPENR_GPIOBLPEN_Msk 16368,1314047
#define RCC_AHB2LPENR_GPIOBLPEN 16369,1314151
#define RCC_AHB2LPENR_GPIOCLPEN_Pos 16370,1314224
#define RCC_AHB2LPENR_GPIOCLPEN_Msk 16371,1314274
#define RCC_AHB2LPENR_GPIOCLPEN 16372,1314378
#define RCC_AHB2LPENR_GPIODLPEN_Pos 16373,1314451
#define RCC_AHB2LPENR_GPIODLPEN_Msk 16374,1314501
#define RCC_AHB2LPENR_GPIODLPEN 16375,1314605
#define RCC_AHB2LPENR_GPIOELPEN_Pos 16376,1314678
#define RCC_AHB2LPENR_GPIOELPEN_Msk 16377,1314728
#define RCC_AHB2LPENR_GPIOELPEN 16378,1314832
#define RCC_AHB2LPENR_GPIOFLPEN_Pos 16379,1314905
#define RCC_AHB2LPENR_GPIOFLPEN_Msk 16380,1314955
#define RCC_AHB2LPENR_GPIOFLPEN 16381,1315059
#define RCC_AHB2LPENR_GPIOGLPEN_Pos 16382,1315132
#define RCC_AHB2LPENR_GPIOGLPEN_Msk 16383,1315182
#define RCC_AHB2LPENR_GPIOGLPEN 16384,1315286
#define RCC_AHB2LPENR_GPIOHLPEN_Pos 16385,1315359
#define RCC_AHB2LPENR_GPIOHLPEN_Msk 16386,1315409
#define RCC_AHB2LPENR_GPIOHLPEN 16387,1315513
#define RCC_AHB2LPENR_GPIOILPEN_Pos 16388,1315586
#define RCC_AHB2LPENR_GPIOILPEN_Msk 16389,1315636
#define RCC_AHB2LPENR_GPIOILPEN 16390,1315740
#define RCC_AHB2LPENR_ADCLPEN_Pos 16391,1315813
#define RCC_AHB2LPENR_ADCLPEN_Msk 16392,1315864
#define RCC_AHB2LPENR_ADCLPEN 16393,1315968
#define RCC_AHB2LPENR_DAC1LPEN_Pos 16394,1316039
#define RCC_AHB2LPENR_DAC1LPEN_Msk 16395,1316090
#define RCC_AHB2LPENR_DAC1LPEN 16396,1316194
#define RCC_AHB2LPENR_DCMI_PSSILPEN_Pos 16397,1316266
#define RCC_AHB2LPENR_DCMI_PSSILPEN_Msk 16398,1316317
#define RCC_AHB2LPENR_DCMI_PSSILPEN 16399,1316424
#define RCC_AHB2LPENR_HASHLPEN_Pos 16400,1316501
#define RCC_AHB2LPENR_HASHLPEN_Msk 16401,1316552
#define RCC_AHB2LPENR_HASHLPEN 16402,1316656
#define RCC_AHB2LPENR_RNGLPEN_Pos 16403,1316728
#define RCC_AHB2LPENR_RNGLPEN_Msk 16404,1316779
#define RCC_AHB2LPENR_RNGLPEN 16405,1316883
#define RCC_AHB2LPENR_SRAM2LPEN_Pos 16406,1316954
#define RCC_AHB2LPENR_SRAM2LPEN_Msk 16407,1317005
#define RCC_AHB2LPENR_SRAM2LPEN 16408,1317109
#define RCC_AHB2LPENR_SRAM3LPEN_Pos 16409,1317182
#define RCC_AHB2LPENR_SRAM3LPEN_Msk 16410,1317233
#define RCC_AHB2LPENR_SRAM3LPEN 16411,1317337
#define RCC_AHB4LPENR_SDMMC1LPEN_Pos 16414,1317495
#define RCC_AHB4LPENR_SDMMC1LPEN_Msk 16415,1317546
#define RCC_AHB4LPENR_SDMMC1LPEN 16416,1317651
#define RCC_AHB4LPENR_SDMMC2LPEN_Pos 16417,1317725
#define RCC_AHB4LPENR_SDMMC2LPEN_Msk 16418,1317776
#define RCC_AHB4LPENR_SDMMC2LPEN 16419,1317881
#define RCC_AHB4LPENR_FMCLPEN_Pos 16420,1317955
#define RCC_AHB4LPENR_FMCLPEN_Msk 16421,1318006
#define RCC_AHB4LPENR_FMCLPEN 16422,1318111
#define RCC_AHB4LPENR_OCTOSPI1LPEN_Pos 16423,1318182
#define RCC_AHB4LPENR_OCTOSPI1LPEN_Msk 16424,1318233
#define RCC_AHB4LPENR_OCTOSPI1LPEN 16425,1318340
#define RCC_APB1LLPENR_TIM2LPEN_Pos 16428,1318502
#define RCC_APB1LLPENR_TIM2LPEN_Msk 16429,1318552
#define RCC_APB1LLPENR_TIM2LPEN 16430,1318656
#define RCC_APB1LLPENR_TIM3LPEN_Pos 16431,1318729
#define RCC_APB1LLPENR_TIM3LPEN_Msk 16432,1318779
#define RCC_APB1LLPENR_TIM3LPEN 16433,1318883
#define RCC_APB1LLPENR_TIM4LPEN_Pos 16434,1318956
#define RCC_APB1LLPENR_TIM4LPEN_Msk 16435,1319006
#define RCC_APB1LLPENR_TIM4LPEN 16436,1319110
#define RCC_APB1LLPENR_TIM5LPEN_Pos 16437,1319183
#define RCC_APB1LLPENR_TIM5LPEN_Msk 16438,1319233
#define RCC_APB1LLPENR_TIM5LPEN 16439,1319337
#define RCC_APB1LLPENR_TIM6LPEN_Pos 16440,1319410
#define RCC_APB1LLPENR_TIM6LPEN_Msk 16441,1319460
#define RCC_APB1LLPENR_TIM6LPEN 16442,1319564
#define RCC_APB1LLPENR_TIM7LPEN_Pos 16443,1319637
#define RCC_APB1LLPENR_TIM7LPEN_Msk 16444,1319687
#define RCC_APB1LLPENR_TIM7LPEN 16445,1319791
#define RCC_APB1LLPENR_TIM12LPEN_Pos 16446,1319864
#define RCC_APB1LLPENR_TIM12LPEN_Msk 16447,1319914
#define RCC_APB1LLPENR_TIM12LPEN 16448,1320018
#define RCC_APB1LLPENR_TIM13LPEN_Pos 16449,1320092
#define RCC_APB1LLPENR_TIM13LPEN_Msk 16450,1320142
#define RCC_APB1LLPENR_TIM13LPEN 16451,1320246
#define RCC_APB1LLPENR_TIM14LPEN_Pos 16452,1320320
#define RCC_APB1LLPENR_TIM14LPEN_Msk 16453,1320370
#define RCC_APB1LLPENR_TIM14LPEN 16454,1320474
#define RCC_APB1LLPENR_WWDGLPEN_Pos 16455,1320548
#define RCC_APB1LLPENR_WWDGLPEN_Msk 16456,1320599
#define RCC_APB1LLPENR_WWDGLPEN 16457,1320703
#define RCC_APB1LLPENR_SPI2LPEN_Pos 16458,1320776
#define RCC_APB1LLPENR_SPI2LPEN_Msk 16459,1320827
#define RCC_APB1LLPENR_SPI2LPEN 16460,1320931
#define RCC_APB1LLPENR_SPI3LPEN_Pos 16461,1321004
#define RCC_APB1LLPENR_SPI3LPEN_Msk 16462,1321055
#define RCC_APB1LLPENR_SPI3LPEN 16463,1321159
#define RCC_APB1LLPENR_USART2LPEN_Pos 16464,1321232
#define RCC_APB1LLPENR_USART2LPEN_Msk 16465,1321283
#define RCC_APB1LLPENR_USART2LPEN 16466,1321388
#define RCC_APB1LLPENR_USART3LPEN_Pos 16467,1321463
#define RCC_APB1LLPENR_USART3LPEN_Msk 16468,1321514
#define RCC_APB1LLPENR_USART3LPEN 16469,1321619
#define RCC_APB1LLPENR_UART4LPEN_Pos 16470,1321694
#define RCC_APB1LLPENR_UART4LPEN_Msk 16471,1321745
#define RCC_APB1LLPENR_UART4LPEN 16472,1321849
#define RCC_APB1LLPENR_UART5LPEN_Pos 16473,1321923
#define RCC_APB1LLPENR_UART5LPEN_Msk 16474,1321974
#define RCC_APB1LLPENR_UART5LPEN 16475,1322078
#define RCC_APB1LLPENR_I2C1LPEN_Pos 16476,1322152
#define RCC_APB1LLPENR_I2C1LPEN_Msk 16477,1322203
#define RCC_APB1LLPENR_I2C1LPEN 16478,1322307
#define RCC_APB1LLPENR_I2C2LPEN_Pos 16479,1322380
#define RCC_APB1LLPENR_I2C2LPEN_Msk 16480,1322431
#define RCC_APB1LLPENR_I2C2LPEN 16481,1322535
#define RCC_APB1LLPENR_I3C1LPEN_Pos 16482,1322608
#define RCC_APB1LLPENR_I3C1LPEN_Msk 16483,1322659
#define RCC_APB1LLPENR_I3C1LPEN 16484,1322763
#define RCC_APB1LLPENR_CRSLPEN_Pos 16485,1322836
#define RCC_APB1LLPENR_CRSLPEN_Msk 16486,1322887
#define RCC_APB1LLPENR_CRSLPEN 16487,1322991
#define RCC_APB1LLPENR_USART6LPEN_Pos 16488,1323063
#define RCC_APB1LLPENR_USART6LPEN_Msk 16489,1323114
#define RCC_APB1LLPENR_USART6LPEN 16490,1323219
#define RCC_APB1LLPENR_USART10LPEN_Pos 16491,1323294
#define RCC_APB1LLPENR_USART10LPEN_Msk 16492,1323345
#define RCC_APB1LLPENR_USART10LPEN 16493,1323451
#define RCC_APB1LLPENR_USART11LPEN_Pos 16494,1323527
#define RCC_APB1LLPENR_USART11LPEN_Msk 16495,1323578
#define RCC_APB1LLPENR_USART11LPEN 16496,1323684
#define RCC_APB1LLPENR_CECLPEN_Pos 16497,1323760
#define RCC_APB1LLPENR_CECLPEN_Msk 16498,1323811
#define RCC_APB1LLPENR_CECLPEN 16499,1323916
#define RCC_APB1LLPENR_UART7LPEN_Pos 16500,1323988
#define RCC_APB1LLPENR_UART7LPEN_Msk 16501,1324039
#define RCC_APB1LLPENR_UART7LPEN 16502,1324144
#define RCC_APB1LLPENR_UART8LPEN_Pos 16503,1324218
#define RCC_APB1LLPENR_UART8LPEN_Msk 16504,1324269
#define RCC_APB1LLPENR_UART8LPEN 16505,1324374
#define RCC_APB1HLPENR_UART9LPEN_Pos 16508,1324534
#define RCC_APB1HLPENR_UART9LPEN_Msk 16509,1324584
#define RCC_APB1HLPENR_UART9LPEN 16510,1324689
#define RCC_APB1HLPENR_UART12LPEN_Pos 16511,1324763
#define RCC_APB1HLPENR_UART12LPEN_Msk 16512,1324813
#define RCC_APB1HLPENR_UART12LPEN 16513,1324918
#define RCC_APB1HLPENR_DTSLPEN_Pos 16514,1324993
#define RCC_APB1HLPENR_DTSLPEN_Msk 16515,1325043
#define RCC_APB1HLPENR_DTSLPEN 16516,1325148
#define RCC_APB1HLPENR_LPTIM2LPEN_Pos 16517,1325220
#define RCC_APB1HLPENR_LPTIM2LPEN_Msk 16518,1325270
#define RCC_APB1HLPENR_LPTIM2LPEN 16519,1325375
#define RCC_APB1HLPENR_FDCANLPEN_Pos 16520,1325450
#define RCC_APB1HLPENR_FDCANLPEN_Msk 16521,1325500
#define RCC_APB1HLPENR_FDCANLPEN 16522,1325605
#define RCC_APB1HLPENR_UCPD1LPEN_Pos 16523,1325679
#define RCC_APB1HLPENR_UCPD1LPEN_Msk 16524,1325730
#define RCC_APB1HLPENR_UCPD1LPEN 16525,1325836
#define RCC_APB2LPENR_TIM1LPEN_Pos 16528,1325995
#define RCC_APB2LPENR_TIM1LPEN_Msk 16529,1326046
#define RCC_APB2LPENR_TIM1LPEN 16530,1326150
#define RCC_APB2LPENR_SPI1LPEN_Pos 16531,1326222
#define RCC_APB2LPENR_SPI1LPEN_Msk 16532,1326273
#define RCC_APB2LPENR_SPI1LPEN 16533,1326377
#define RCC_APB2LPENR_TIM8LPEN_Pos 16534,1326449
#define RCC_APB2LPENR_TIM8LPEN_Msk 16535,1326500
#define RCC_APB2LPENR_TIM8LPEN 16536,1326604
#define RCC_APB2LPENR_USART1LPEN_Pos 16537,1326676
#define RCC_APB2LPENR_USART1LPEN_Msk 16538,1326727
#define RCC_APB2LPENR_USART1LPEN 16539,1326831
#define RCC_APB2LPENR_TIM15LPEN_Pos 16540,1326905
#define RCC_APB2LPENR_TIM15LPEN_Msk 16541,1326956
#define RCC_APB2LPENR_TIM15LPEN 16542,1327060
#define RCC_APB2LPENR_TIM16LPEN_Pos 16543,1327133
#define RCC_APB2LPENR_TIM16LPEN_Msk 16544,1327184
#define RCC_APB2LPENR_TIM16LPEN 16545,1327288
#define RCC_APB2LPENR_TIM17LPEN_Pos 16546,1327361
#define RCC_APB2LPENR_TIM17LPEN_Msk 16547,1327412
#define RCC_APB2LPENR_TIM17LPEN 16548,1327516
#define RCC_APB2LPENR_SPI4LPEN_Pos 16549,1327589
#define RCC_APB2LPENR_SPI4LPEN_Msk 16550,1327640
#define RCC_APB2LPENR_SPI4LPEN 16551,1327744
#define RCC_APB2LPENR_SPI6LPEN_Pos 16552,1327816
#define RCC_APB2LPENR_SPI6LPEN_Msk 16553,1327867
#define RCC_APB2LPENR_SPI6LPEN 16554,1327971
#define RCC_APB2LPENR_SAI1LPEN_Pos 16555,1328043
#define RCC_APB2LPENR_SAI1LPEN_Msk 16556,1328094
#define RCC_APB2LPENR_SAI1LPEN 16557,1328198
#define RCC_APB2LPENR_SAI2LPEN_Pos 16558,1328270
#define RCC_APB2LPENR_SAI2LPEN_Msk 16559,1328321
#define RCC_APB2LPENR_SAI2LPEN 16560,1328425
#define RCC_APB2LPENR_USBLPEN_Pos 16561,1328497
#define RCC_APB2LPENR_USBLPEN_Msk 16562,1328548
#define RCC_APB2LPENR_USBLPEN 16563,1328652
#define RCC_APB3LPENR_SBSLPEN_Pos 16566,1328808
#define RCC_APB3LPENR_SBSLPEN_Msk 16567,1328858
#define RCC_APB3LPENR_SBSLPEN 16568,1328962
#define RCC_APB3LPENR_SPI5LPEN_Pos 16569,1329033
#define RCC_APB3LPENR_SPI5LPEN_Msk 16570,1329083
#define RCC_APB3LPENR_SPI5LPEN 16571,1329187
#define RCC_APB3LPENR_LPUART1LPEN_Pos 16572,1329259
#define RCC_APB3LPENR_LPUART1LPEN_Msk 16573,1329309
#define RCC_APB3LPENR_LPUART1LPEN 16574,1329414
#define RCC_APB3LPENR_I2C3LPEN_Pos 16575,1329489
#define RCC_APB3LPENR_I2C3LPEN_Msk 16576,1329539
#define RCC_APB3LPENR_I2C3LPEN 16577,1329643
#define RCC_APB3LPENR_I2C4LPEN_Pos 16578,1329715
#define RCC_APB3LPENR_I2C4LPEN_Msk 16579,1329765
#define RCC_APB3LPENR_I2C4LPEN 16580,1329869
#define RCC_APB3LPENR_LPTIM1LPEN_Pos 16581,1329941
#define RCC_APB3LPENR_LPTIM1LPEN_Msk 16582,1329992
#define RCC_APB3LPENR_LPTIM1LPEN 16583,1330096
#define RCC_APB3LPENR_LPTIM3LPEN_Pos 16584,1330170
#define RCC_APB3LPENR_LPTIM3LPEN_Msk 16585,1330221
#define RCC_APB3LPENR_LPTIM3LPEN 16586,1330325
#define RCC_APB3LPENR_LPTIM4LPEN_Pos 16587,1330399
#define RCC_APB3LPENR_LPTIM4LPEN_Msk 16588,1330450
#define RCC_APB3LPENR_LPTIM4LPEN 16589,1330554
#define RCC_APB3LPENR_LPTIM5LPEN_Pos 16590,1330628
#define RCC_APB3LPENR_LPTIM5LPEN_Msk 16591,1330679
#define RCC_APB3LPENR_LPTIM5LPEN 16592,1330783
#define RCC_APB3LPENR_LPTIM6LPEN_Pos 16593,1330857
#define RCC_APB3LPENR_LPTIM6LPEN_Msk 16594,1330908
#define RCC_APB3LPENR_LPTIM6LPEN 16595,1331012
#define RCC_APB3LPENR_VREFLPEN_Pos 16596,1331086
#define RCC_APB3LPENR_VREFLPEN_Msk 16597,1331137
#define RCC_APB3LPENR_VREFLPEN 16598,1331241
#define RCC_APB3LPENR_RTCAPBLPEN_Pos 16599,1331313
#define RCC_APB3LPENR_RTCAPBLPEN_Msk 16600,1331364
#define RCC_APB3LPENR_RTCAPBLPEN 16601,1331468
#define RCC_CCIPR1_USART1SEL_Pos 16604,1331628
#define RCC_CCIPR1_USART1SEL_Msk 16605,1331678
#define RCC_CCIPR1_USART1SEL 16606,1331782
#define RCC_CCIPR1_USART1SEL_0 16607,1331852
#define RCC_CCIPR1_USART1SEL_1 16608,1331956
#define RCC_CCIPR1_USART1SEL_2 16609,1332060
#define RCC_CCIPR1_USART2SEL_Pos 16611,1332166
#define RCC_CCIPR1_USART2SEL_Msk 16612,1332216
#define RCC_CCIPR1_USART2SEL 16613,1332320
#define RCC_CCIPR1_USART2SEL_0 16614,1332390
#define RCC_CCIPR1_USART2SEL_1 16615,1332494
#define RCC_CCIPR1_USART2SEL_2 16616,1332598
#define RCC_CCIPR1_USART3SEL_Pos 16618,1332704
#define RCC_CCIPR1_USART3SEL_Msk 16619,1332754
#define RCC_CCIPR1_USART3SEL 16620,1332858
#define RCC_CCIPR1_USART3SEL_0 16621,1332928
#define RCC_CCIPR1_USART3SEL_1 16622,1333032
#define RCC_CCIPR1_USART3SEL_2 16623,1333136
#define RCC_CCIPR1_UART4SEL_Pos 16624,1333240
#define RCC_CCIPR1_UART4SEL_Msk 16625,1333290
#define RCC_CCIPR1_UART4SEL 16626,1333394
#define RCC_CCIPR1_UART4SEL_0 16627,1333463
#define RCC_CCIPR1_UART4SEL_1 16628,1333567
#define RCC_CCIPR1_UART4SEL_2 16629,1333671
#define RCC_CCIPR1_UART5SEL_Pos 16631,1333777
#define RCC_CCIPR1_UART5SEL_Msk 16632,1333828
#define RCC_CCIPR1_UART5SEL 16633,1333932
#define RCC_CCIPR1_UART5SEL_0 16634,1334001
#define RCC_CCIPR1_UART5SEL_1 16635,1334105
#define RCC_CCIPR1_UART5SEL_2 16636,1334209
#define RCC_CCIPR1_USART6SEL_Pos 16638,1334315
#define RCC_CCIPR1_USART6SEL_Msk 16639,1334366
#define RCC_CCIPR1_USART6SEL 16640,1334471
#define RCC_CCIPR1_USART6SEL_0 16641,1334541
#define RCC_CCIPR1_USART6SEL_1 16642,1334646
#define RCC_CCIPR1_USART6SEL_2 16643,1334751
#define RCC_CCIPR1_UART7SEL_Pos 16645,1334858
#define RCC_CCIPR1_UART7SEL_Msk 16646,1334909
#define RCC_CCIPR1_UART7SEL 16647,1335013
#define RCC_CCIPR1_UART7SEL_0 16648,1335082
#define RCC_CCIPR1_UART7SEL_1 16649,1335186
#define RCC_CCIPR1_UART7SEL_2 16650,1335290
#define RCC_CCIPR1_UART8SEL_Pos 16652,1335396
#define RCC_CCIPR1_UART8SEL_Msk 16653,1335447
#define RCC_CCIPR1_UART8SEL 16654,1335551
#define RCC_CCIPR1_UART8SEL_0 16655,1335620
#define RCC_CCIPR1_UART8SEL_1 16656,1335724
#define RCC_CCIPR1_UART8SEL_2 16657,1335828
#define RCC_CCIPR1_UART9SEL_Pos 16659,1335934
#define RCC_CCIPR1_UART9SEL_Msk 16660,1335985
#define RCC_CCIPR1_UART9SEL 16661,1336089
#define RCC_CCIPR1_UART9SEL_0 16662,1336158
#define RCC_CCIPR1_UART9SEL_1 16663,1336262
#define RCC_CCIPR1_UART9SEL_2 16664,1336366
#define RCC_CCIPR1_USART10SEL_Pos 16666,1336472
#define RCC_CCIPR1_USART10SEL_Msk 16667,1336523
#define RCC_CCIPR1_USART10SEL 16668,1336627
#define RCC_CCIPR1_USART10SEL_0 16669,1336698
#define RCC_CCIPR1_USART10SEL_1 16670,1336802
#define RCC_CCIPR1_USART10SEL_2 16671,1336906
#define RCC_CCIPR1_TIMICSEL_Pos 16673,1337012
#define RCC_CCIPR1_TIMICSEL_Msk 16674,1337063
#define RCC_CCIPR1_TIMICSEL 16675,1337167
#define RCC_CCIPR2_USART11SEL_Pos 16678,1337322
#define RCC_CCIPR2_USART11SEL_Msk 16679,1337372
#define RCC_CCIPR2_USART11SEL 16680,1337476
#define RCC_CCIPR2_USART11SEL_0 16681,1337547
#define RCC_CCIPR2_USART11SEL_1 16682,1337651
#define RCC_CCIPR2_USART11SEL_2 16683,1337755
#define RCC_CCIPR2_UART12SEL_Pos 16685,1337861
#define RCC_CCIPR2_UART12SEL_Msk 16686,1337911
#define RCC_CCIPR2_UART12SEL 16687,1338015
#define RCC_CCIPR2_UART12SEL_0 16688,1338085
#define RCC_CCIPR2_UART12SEL_1 16689,1338189
#define RCC_CCIPR2_UART12SEL_2 16690,1338293
#define RCC_CCIPR2_LPTIM1SEL_Pos 16692,1338399
#define RCC_CCIPR2_LPTIM1SEL_Msk 16693,1338449
#define RCC_CCIPR2_LPTIM1SEL 16694,1338553
#define RCC_CCIPR2_LPTIM1SEL_0 16695,1338623
#define RCC_CCIPR2_LPTIM1SEL_1 16696,1338727
#define RCC_CCIPR2_LPTIM1SEL_2 16697,1338831
#define RCC_CCIPR2_LPTIM2SEL_Pos 16699,1338937
#define RCC_CCIPR2_LPTIM2SEL_Msk 16700,1338988
#define RCC_CCIPR2_LPTIM2SEL 16701,1339092
#define RCC_CCIPR2_LPTIM2SEL_0 16702,1339162
#define RCC_CCIPR2_LPTIM2SEL_1 16703,1339266
#define RCC_CCIPR2_LPTIM2SEL_2 16704,1339370
#define RCC_CCIPR2_LPTIM3SEL_Pos 16706,1339476
#define RCC_CCIPR2_LPTIM3SEL_Msk 16707,1339527
#define RCC_CCIPR2_LPTIM3SEL 16708,1339631
#define RCC_CCIPR2_LPTIM3SEL_0 16709,1339701
#define RCC_CCIPR2_LPTIM3SEL_1 16710,1339805
#define RCC_CCIPR2_LPTIM3SEL_2 16711,1339909
#define RCC_CCIPR2_LPTIM4SEL_Pos 16713,1340015
#define RCC_CCIPR2_LPTIM4SEL_Msk 16714,1340066
#define RCC_CCIPR2_LPTIM4SEL 16715,1340170
#define RCC_CCIPR2_LPTIM4SEL_0 16716,1340240
#define RCC_CCIPR2_LPTIM4SEL_1 16717,1340344
#define RCC_CCIPR2_LPTIM4SEL_2 16718,1340448
#define RCC_CCIPR2_LPTIM5SEL_Pos 16720,1340554
#define RCC_CCIPR2_LPTIM5SEL_Msk 16721,1340605
#define RCC_CCIPR2_LPTIM5SEL 16722,1340709
#define RCC_CCIPR2_LPTIM5SEL_0 16723,1340779
#define RCC_CCIPR2_LPTIM5SEL_1 16724,1340883
#define RCC_CCIPR2_LPTIM5SEL_2 16725,1340987
#define RCC_CCIPR2_LPTIM6SEL_Pos 16727,1341093
#define RCC_CCIPR2_LPTIM6SEL_Msk 16728,1341144
#define RCC_CCIPR2_LPTIM6SEL 16729,1341248
#define RCC_CCIPR2_LPTIM6SEL_0 16730,1341318
#define RCC_CCIPR2_LPTIM6SEL_1 16731,1341422
#define RCC_CCIPR2_LPTIM6SEL_2 16732,1341526
#define RCC_CCIPR3_SPI1SEL_Pos 16735,1341713
#define RCC_CCIPR3_SPI1SEL_Msk 16736,1341763
#define RCC_CCIPR3_SPI1SEL 16737,1341867
#define RCC_CCIPR3_SPI1SEL_0 16738,1341935
#define RCC_CCIPR3_SPI1SEL_1 16739,1342039
#define RCC_CCIPR3_SPI1SEL_2 16740,1342143
#define RCC_CCIPR3_SPI2SEL_Pos 16742,1342249
#define RCC_CCIPR3_SPI2SEL_Msk 16743,1342299
#define RCC_CCIPR3_SPI2SEL 16744,1342403
#define RCC_CCIPR3_SPI2SEL_0 16745,1342471
#define RCC_CCIPR3_SPI2SEL_1 16746,1342575
#define RCC_CCIPR3_SPI2SEL_2 16747,1342679
#define RCC_CCIPR3_SPI3SEL_Pos 16749,1342785
#define RCC_CCIPR3_SPI3SEL_Msk 16750,1342835
#define RCC_CCIPR3_SPI3SEL 16751,1342939
#define RCC_CCIPR3_SPI3SEL_0 16752,1343007
#define RCC_CCIPR3_SPI3SEL_1 16753,1343111
#define RCC_CCIPR3_SPI3SEL_2 16754,1343215
#define RCC_CCIPR3_SPI4SEL_Pos 16756,1343321
#define RCC_CCIPR3_SPI4SEL_Msk 16757,1343371
#define RCC_CCIPR3_SPI4SEL 16758,1343475
#define RCC_CCIPR3_SPI4SEL_0 16759,1343543
#define RCC_CCIPR3_SPI4SEL_1 16760,1343647
#define RCC_CCIPR3_SPI4SEL_2 16761,1343751
#define RCC_CCIPR3_SPI5SEL_Pos 16763,1343857
#define RCC_CCIPR3_SPI5SEL_Msk 16764,1343908
#define RCC_CCIPR3_SPI5SEL 16765,1344012
#define RCC_CCIPR3_SPI5SEL_0 16766,1344080
#define RCC_CCIPR3_SPI5SEL_1 16767,1344184
#define RCC_CCIPR3_SPI5SEL_2 16768,1344288
#define RCC_CCIPR3_SPI6SEL_Pos 16770,1344394
#define RCC_CCIPR3_SPI6SEL_Msk 16771,1344445
#define RCC_CCIPR3_SPI6SEL 16772,1344549
#define RCC_CCIPR3_SPI6SEL_0 16773,1344617
#define RCC_CCIPR3_SPI6SEL_1 16774,1344721
#define RCC_CCIPR3_SPI6SEL_2 16775,1344825
#define RCC_CCIPR3_LPUART1SEL_Pos 16777,1344931
#define RCC_CCIPR3_LPUART1SEL_Msk 16778,1344982
#define RCC_CCIPR3_LPUART1SEL 16779,1345086
#define RCC_CCIPR3_LPUART1SEL_0 16780,1345157
#define RCC_CCIPR3_LPUART1SEL_1 16781,1345261
#define RCC_CCIPR3_LPUART1SEL_2 16782,1345365
#define RCC_CCIPR4_OCTOSPISEL_Pos 16786,1345554
#define RCC_CCIPR4_OCTOSPISEL_Msk 16787,1345604
#define RCC_CCIPR4_OCTOSPISEL 16788,1345708
#define RCC_CCIPR4_OCTOSPISEL_0 16789,1345779
#define RCC_CCIPR4_OCTOSPISEL_1 16790,1345883
#define RCC_CCIPR4_SYSTICKSEL_Pos 16792,1345989
#define RCC_CCIPR4_SYSTICKSEL_Msk 16793,1346039
#define RCC_CCIPR4_SYSTICKSEL 16794,1346143
#define RCC_CCIPR4_SYSTICKSEL_0 16795,1346214
#define RCC_CCIPR4_SYSTICKSEL_1 16796,1346318
#define RCC_CCIPR4_USBSEL_Pos 16798,1346424
#define RCC_CCIPR4_USBSEL_Msk 16799,1346474
#define RCC_CCIPR4_USBSEL 16800,1346578
#define RCC_CCIPR4_USBSEL_0 16801,1346645
#define RCC_CCIPR4_USBSEL_1 16802,1346749
#define RCC_CCIPR4_SDMMC1SEL_Pos 16804,1346855
#define RCC_CCIPR4_SDMMC1SEL_Msk 16805,1346905
#define RCC_CCIPR4_SDMMC1SEL 16806,1347009
#define RCC_CCIPR4_SDMMC2SEL_Pos 16808,1347081
#define RCC_CCIPR4_SDMMC2SEL_Msk 16809,1347131
#define RCC_CCIPR4_SDMMC2SEL 16810,1347235
#define RCC_CCIPR4_I2C1SEL_Pos 16812,1347307
#define RCC_CCIPR4_I2C1SEL_Msk 16813,1347357
#define RCC_CCIPR4_I2C1SEL 16814,1347459
#define RCC_CCIPR4_I2C1SEL_0 16815,1347526
#define RCC_CCIPR4_I2C1SEL_1 16816,1347628
#define RCC_CCIPR4_I2C2SEL_Pos 16818,1347732
#define RCC_CCIPR4_I2C2SEL_Msk 16819,1347782
#define RCC_CCIPR4_I2C2SEL 16820,1347884
#define RCC_CCIPR4_I2C2SEL_0 16821,1347951
#define RCC_CCIPR4_I2C2SEL_1 16822,1348053
#define RCC_CCIPR4_I2C3SEL_Pos 16824,1348157
#define RCC_CCIPR4_I2C3SEL_Msk 16825,1348207
#define RCC_CCIPR4_I2C3SEL 16826,1348309
#define RCC_CCIPR4_I2C3SEL_0 16827,1348376
#define RCC_CCIPR4_I2C3SEL_1 16828,1348478
#define RCC_CCIPR4_I2C4SEL_Pos 16830,1348582
#define RCC_CCIPR4_I2C4SEL_Msk 16831,1348632
#define RCC_CCIPR4_I2C4SEL 16832,1348734
#define RCC_CCIPR4_I2C4SEL_0 16833,1348801
#define RCC_CCIPR4_I2C4SEL_1 16834,1348903
#define RCC_CCIPR4_I3C1SEL_Pos 16836,1349007
#define RCC_CCIPR4_I3C1SEL_Msk 16837,1349057
#define RCC_CCIPR4_I3C1SEL 16838,1349159
#define RCC_CCIPR4_I3C1SEL_0 16839,1349226
#define RCC_CCIPR4_I3C1SEL_1 16840,1349328
#define RCC_CCIPR5_ADCDACSEL_Pos 16844,1349515
#define RCC_CCIPR5_ADCDACSEL_Msk 16845,1349564
#define RCC_CCIPR5_ADCDACSEL 16846,1349666
#define RCC_CCIPR5_ADCDACSEL_0 16847,1349735
#define RCC_CCIPR5_ADCDACSEL_1 16848,1349837
#define RCC_CCIPR5_ADCDACSEL_2 16849,1349939
#define RCC_CCIPR5_DACSEL_Pos 16851,1350043
#define RCC_CCIPR5_DACSEL_Msk 16852,1350092
#define RCC_CCIPR5_DACSEL 16853,1350194
#define RCC_CCIPR5_RNGSEL_Pos 16855,1350262
#define RCC_CCIPR5_RNGSEL_Msk 16856,1350311
#define RCC_CCIPR5_RNGSEL 16857,1350413
#define RCC_CCIPR5_RNGSEL_0 16858,1350479
#define RCC_CCIPR5_RNGSEL_1 16859,1350581
#define RCC_CCIPR5_CECSEL_Pos 16861,1350685
#define RCC_CCIPR5_CECSEL_Msk 16862,1350734
#define RCC_CCIPR5_CECSEL 16863,1350836
#define RCC_CCIPR5_CECSEL_0 16864,1350902
#define RCC_CCIPR5_CECSEL_1 16865,1351004
#define RCC_CCIPR5_FDCANSEL_Pos 16867,1351108
#define RCC_CCIPR5_FDCANSEL_Msk 16868,1351157
#define RCC_CCIPR5_FDCANSEL 16869,1351259
#define RCC_CCIPR5_FDCANSEL_0 16870,1351327
#define RCC_CCIPR5_FDCANSEL_1 16871,1351429
#define RCC_CCIPR5_SAI1SEL_Pos 16873,1351533
#define RCC_CCIPR5_SAI1SEL_Msk 16874,1351583
#define RCC_CCIPR5_SAI1SEL 16875,1351685
#define RCC_CCIPR5_SAI1SEL_0 16876,1351752
#define RCC_CCIPR5_SAI1SEL_1 16877,1351854
#define RCC_CCIPR5_SAI1SEL_2 16878,1351956
#define RCC_CCIPR5_SAI2SEL_Pos 16880,1352060
#define RCC_CCIPR5_SAI2SEL_Msk 16881,1352110
#define RCC_CCIPR5_SAI2SEL 16882,1352212
#define RCC_CCIPR5_SAI2SEL_0 16883,1352279
#define RCC_CCIPR5_SAI2SEL_1 16884,1352381
#define RCC_CCIPR5_SAI2SEL_2 16885,1352483
#define RCC_CCIPR5_CKERPSEL_Pos 16887,1352587
#define RCC_CCIPR5_CKERPSEL_Msk 16888,1352637
#define RCC_CCIPR5_CKERPSEL 16889,1352739
#define RCC_CCIPR5_CKERPSEL_0 16890,1352807
#define RCC_CCIPR5_CKERPSEL_1 16891,1352909
#define RCC_BDCR_LSEON_Pos 16894,1353095
#define RCC_BDCR_LSEON_Msk 16895,1353145
#define RCC_BDCR_LSEON 16896,1353249
#define RCC_BDCR_LSERDY_Pos 16897,1353313
#define RCC_BDCR_LSERDY_Msk 16898,1353363
#define RCC_BDCR_LSERDY 16899,1353467
#define RCC_BDCR_LSEBYP_Pos 16900,1353532
#define RCC_BDCR_LSEBYP_Msk 16901,1353582
#define RCC_BDCR_LSEBYP 16902,1353686
#define RCC_BDCR_LSEDRV_Pos 16903,1353751
#define RCC_BDCR_LSEDRV_Msk 16904,1353801
#define RCC_BDCR_LSEDRV 16905,1353905
#define RCC_BDCR_LSEDRV_0 16906,1353970
#define RCC_BDCR_LSEDRV_1 16907,1354074
#define RCC_BDCR_LSECSSON_Pos 16908,1354178
#define RCC_BDCR_LSECSSON_Msk 16909,1354228
#define RCC_BDCR_LSECSSON 16910,1354332
#define RCC_BDCR_LSECSSD_Pos 16911,1354399
#define RCC_BDCR_LSECSSD_Msk 16912,1354449
#define RCC_BDCR_LSECSSD 16913,1354553
#define RCC_BDCR_LSEEXT_Pos 16914,1354619
#define RCC_BDCR_LSEEXT_Msk 16915,1354669
#define RCC_BDCR_LSEEXT 16916,1354773
#define RCC_BDCR_RTCSEL_Pos 16917,1354838
#define RCC_BDCR_RTCSEL_Msk 16918,1354888
#define RCC_BDCR_RTCSEL 16919,1354992
#define RCC_BDCR_RTCSEL_0 16920,1355057
#define RCC_BDCR_RTCSEL_1 16921,1355161
#define RCC_BDCR_RTCEN_Pos 16922,1355265
#define RCC_BDCR_RTCEN_Msk 16923,1355316
#define RCC_BDCR_RTCEN 16924,1355420
#define RCC_BDCR_VSWRST_Pos 16925,1355484
#define RCC_BDCR_VSWRST_Msk 16926,1355535
#define RCC_BDCR_VSWRST 16927,1355639
#define RCC_BDCR_LSCOEN_Pos 16928,1355704
#define RCC_BDCR_LSCOEN_Msk 16929,1355755
#define RCC_BDCR_LSCOEN 16930,1355859
#define RCC_BDCR_LSCOSEL_Pos 16931,1355924
#define RCC_BDCR_LSCOSEL_Msk 16932,1355975
#define RCC_BDCR_LSCOSEL 16933,1356079
#define RCC_BDCR_LSION_Pos 16934,1356145
#define RCC_BDCR_LSION_Msk 16935,1356196
#define RCC_BDCR_LSION 16936,1356300
#define RCC_BDCR_LSIRDY_Pos 16937,1356364
#define RCC_BDCR_LSIRDY_Msk 16938,1356415
#define RCC_BDCR_LSIRDY 16939,1356519
#define RCC_RSR_RMVF_Pos 16942,1356668
#define RCC_RSR_RMVF_Msk 16943,1356719
#define RCC_RSR_RMVF 16944,1356823
#define RCC_RSR_PINRSTF_Pos 16945,1356885
#define RCC_RSR_PINRSTF_Msk 16946,1356936
#define RCC_RSR_PINRSTF 16947,1357040
#define RCC_RSR_BORRSTF_Pos 16948,1357105
#define RCC_RSR_BORRSTF_Msk 16949,1357156
#define RCC_RSR_BORRSTF 16950,1357260
#define RCC_RSR_SFTRSTF_Pos 16951,1357325
#define RCC_RSR_SFTRSTF_Msk 16952,1357376
#define RCC_RSR_SFTRSTF 16953,1357480
#define RCC_RSR_IWDGRSTF_Pos 16954,1357545
#define RCC_RSR_IWDGRSTF_Msk 16955,1357596
#define RCC_RSR_IWDGRSTF 16956,1357700
#define RCC_RSR_WWDGRSTF_Pos 16957,1357766
#define RCC_RSR_WWDGRSTF_Msk 16958,1357817
#define RCC_RSR_WWDGRSTF 16959,1357921
#define RCC_RSR_LPWRRSTF_Pos 16960,1357987
#define RCC_RSR_LPWRRSTF_Msk 16961,1358038
#define RCC_RSR_LPWRRSTF 16962,1358142
#define RCC_SECCFGR_HSISEC_Pos 16965,1358291
#define RCC_SECCFGR_HSISEC_Msk 16966,1358341
#define RCC_SECCFGR_HSISEC 16967,1358445
#define RCC_SECCFGR_HSESEC_Pos 16968,1358513
#define RCC_SECCFGR_HSESEC_Msk 16969,1358563
#define RCC_SECCFGR_HSESEC 16970,1358667
#define RCC_SECCFGR_CSISEC_Pos 16971,1358735
#define RCC_SECCFGR_CSISEC_Msk 16972,1358785
#define RCC_SECCFGR_CSISEC 16973,1358889
#define RCC_SECCFGR_LSISEC_Pos 16974,1358957
#define RCC_SECCFGR_LSISEC_Msk 16975,1359007
#define RCC_SECCFGR_LSISEC 16976,1359111
#define RCC_SECCFGR_LSESEC_Pos 16977,1359179
#define RCC_SECCFGR_LSESEC_Msk 16978,1359229
#define RCC_SECCFGR_LSESEC 16979,1359333
#define RCC_SECCFGR_SYSCLKSEC_Pos 16980,1359401
#define RCC_SECCFGR_SYSCLKSEC_Msk 16981,1359451
#define RCC_SECCFGR_SYSCLKSEC 16982,1359555
#define RCC_SECCFGR_PRESCSEC_Pos 16983,1359626
#define RCC_SECCFGR_PRESCSEC_Msk 16984,1359676
#define RCC_SECCFGR_PRESCSEC 16985,1359780
#define RCC_SECCFGR_PLL1SEC_Pos 16986,1359850
#define RCC_SECCFGR_PLL1SEC_Msk 16987,1359900
#define RCC_SECCFGR_PLL1SEC 16988,1360004
#define RCC_SECCFGR_PLL2SEC_Pos 16989,1360073
#define RCC_SECCFGR_PLL2SEC_Msk 16990,1360123
#define RCC_SECCFGR_PLL2SEC 16991,1360227
#define RCC_SECCFGR_PLL3SEC_Pos 16992,1360296
#define RCC_SECCFGR_PLL3SEC_Msk 16993,1360346
#define RCC_SECCFGR_PLL3SEC 16994,1360450
#define RCC_SECCFGR_HSI48SEC_Pos 16995,1360519
#define RCC_SECCFGR_HSI48SEC_Msk 16996,1360570
#define RCC_SECCFGR_HSI48SEC 16997,1360674
#define RCC_SECCFGR_RMVFSEC_Pos 16998,1360744
#define RCC_SECCFGR_RMVFSEC_Msk 16999,1360795
#define RCC_SECCFGR_RMVFSEC 17000,1360899
#define RCC_SECCFGR_CKPERSELSEC_Pos 17001,1360968
#define RCC_SECCFGR_CKPERSELSEC_Msk 17002,1361019
#define RCC_SECCFGR_CKPERSELSEC 17003,1361123
#define RCC_PRIVCFGR_SPRIV_Pos 17006,1361280
#define RCC_PRIVCFGR_SPRIV_Msk 17007,1361330
#define RCC_PRIVCFGR_SPRIV 17008,1361434
#define RCC_PRIVCFGR_NSPRIV_Pos 17009,1361502
#define RCC_PRIVCFGR_NSPRIV_Msk 17010,1361552
#define RCC_PRIVCFGR_NSPRIV 17011,1361656
#define RTC_TR_SU_Pos 17019,1362219
#define RTC_TR_SU_Msk 17020,1362269
#define RTC_TR_SU 17021,1362373
#define RTC_TR_SU_0 17022,1362432
#define RTC_TR_SU_1 17023,1362536
#define RTC_TR_SU_2 17024,1362640
#define RTC_TR_SU_3 17025,1362744
#define RTC_TR_ST_Pos 17026,1362848
#define RTC_TR_ST_Msk 17027,1362898
#define RTC_TR_ST 17028,1363002
#define RTC_TR_ST_0 17029,1363061
#define RTC_TR_ST_1 17030,1363165
#define RTC_TR_ST_2 17031,1363269
#define RTC_TR_MNU_Pos 17032,1363373
#define RTC_TR_MNU_Msk 17033,1363423
#define RTC_TR_MNU 17034,1363527
#define RTC_TR_MNU_0 17035,1363587
#define RTC_TR_MNU_1 17036,1363691
#define RTC_TR_MNU_2 17037,1363795
#define RTC_TR_MNU_3 17038,1363899
#define RTC_TR_MNT_Pos 17039,1364003
#define RTC_TR_MNT_Msk 17040,1364054
#define RTC_TR_MNT 17041,1364158
#define RTC_TR_MNT_0 17042,1364218
#define RTC_TR_MNT_1 17043,1364322
#define RTC_TR_MNT_2 17044,1364426
#define RTC_TR_HU_Pos 17045,1364530
#define RTC_TR_HU_Msk 17046,1364581
#define RTC_TR_HU 17047,1364685
#define RTC_TR_HU_0 17048,1364744
#define RTC_TR_HU_1 17049,1364848
#define RTC_TR_HU_2 17050,1364952
#define RTC_TR_HU_3 17051,1365056
#define RTC_TR_HT_Pos 17052,1365160
#define RTC_TR_HT_Msk 17053,1365211
#define RTC_TR_HT 17054,1365315
#define RTC_TR_HT_0 17055,1365374
#define RTC_TR_HT_1 17056,1365478
#define RTC_TR_PM_Pos 17057,1365582
#define RTC_TR_PM_Msk 17058,1365633
#define RTC_TR_PM 17059,1365737
#define RTC_DR_DU_Pos 17062,1365880
#define RTC_DR_DU_Msk 17063,1365930
#define RTC_DR_DU 17064,1366034
#define RTC_DR_DU_0 17065,1366093
#define RTC_DR_DU_1 17066,1366197
#define RTC_DR_DU_2 17067,1366301
#define RTC_DR_DU_3 17068,1366405
#define RTC_DR_DT_Pos 17069,1366509
#define RTC_DR_DT_Msk 17070,1366559
#define RTC_DR_DT 17071,1366663
#define RTC_DR_DT_0 17072,1366722
#define RTC_DR_DT_1 17073,1366826
#define RTC_DR_MU_Pos 17074,1366930
#define RTC_DR_MU_Msk 17075,1366980
#define RTC_DR_MU 17076,1367084
#define RTC_DR_MU_0 17077,1367143
#define RTC_DR_MU_1 17078,1367247
#define RTC_DR_MU_2 17079,1367351
#define RTC_DR_MU_3 17080,1367455
#define RTC_DR_MT_Pos 17081,1367559
#define RTC_DR_MT_Msk 17082,1367610
#define RTC_DR_MT 17083,1367714
#define RTC_DR_WDU_Pos 17084,1367773
#define RTC_DR_WDU_Msk 17085,1367824
#define RTC_DR_WDU 17086,1367928
#define RTC_DR_WDU_0 17087,1367988
#define RTC_DR_WDU_1 17088,1368092
#define RTC_DR_WDU_2 17089,1368196
#define RTC_DR_YU_Pos 17090,1368300
#define RTC_DR_YU_Msk 17091,1368351
#define RTC_DR_YU 17092,1368455
#define RTC_DR_YU_0 17093,1368514
#define RTC_DR_YU_1 17094,1368618
#define RTC_DR_YU_2 17095,1368722
#define RTC_DR_YU_3 17096,1368826
#define RTC_DR_YT_Pos 17097,1368930
#define RTC_DR_YT_Msk 17098,1368981
#define RTC_DR_YT 17099,1369085
#define RTC_DR_YT_0 17100,1369144
#define RTC_DR_YT_1 17101,1369248
#define RTC_DR_YT_2 17102,1369352
#define RTC_DR_YT_3 17103,1369456
#define RTC_SSR_SS_Pos 17106,1369644
#define RTC_SSR_SS_Msk 17107,1369694
#define RTC_SSR_SS 17108,1369798
#define RTC_ICSR_ALRAWF_Pos 17111,1369943
#define RTC_ICSR_ALRAWF_Msk 17112,1369993
#define RTC_ICSR_ALRAWF 17113,1370097
#define RTC_ICSR_ALRBWF_Pos 17114,1370162
#define RTC_ICSR_ALRBWF_Msk 17115,1370212
#define RTC_ICSR_ALRBWF 17116,1370316
#define RTC_ICSR_WUTWF_Pos 17117,1370381
#define RTC_ICSR_WUTWF_Msk 17118,1370431
#define RTC_ICSR_WUTWF 17119,1370535
#define RTC_ICSR_SHPF_Pos 17120,1370599
#define RTC_ICSR_SHPF_Msk 17121,1370649
#define RTC_ICSR_SHPF 17122,1370753
#define RTC_ICSR_INITS_Pos 17123,1370816
#define RTC_ICSR_INITS_Msk 17124,1370866
#define RTC_ICSR_INITS 17125,1370970
#define RTC_ICSR_RSF_Pos 17126,1371034
#define RTC_ICSR_RSF_Msk 17127,1371084
#define RTC_ICSR_RSF 17128,1371188
#define RTC_ICSR_INITF_Pos 17129,1371250
#define RTC_ICSR_INITF_Msk 17130,1371300
#define RTC_ICSR_INITF 17131,1371404
#define RTC_ICSR_INIT_Pos 17132,1371468
#define RTC_ICSR_INIT_Msk 17133,1371518
#define RTC_ICSR_INIT 17134,1371622
#define RTC_ICSR_BIN_Pos 17135,1371685
#define RTC_ICSR_BIN_Msk 17136,1371735
#define RTC_ICSR_BIN 17137,1371839
#define RTC_ICSR_BIN_0 17138,1371901
#define RTC_ICSR_BIN_1 17139,1372005
#define RTC_ICSR_BCDU_Pos 17140,1372109
#define RTC_ICSR_BCDU_Msk 17141,1372160
#define RTC_ICSR_BCDU 17142,1372264
#define RTC_ICSR_BCDU_0 17143,1372327
#define RTC_ICSR_BCDU_1 17144,1372431
#define RTC_ICSR_BCDU_2 17145,1372535
#define RTC_ICSR_RECALPF_Pos 17146,1372639
#define RTC_ICSR_RECALPF_Msk 17147,1372690
#define RTC_ICSR_RECALPF 17148,1372794
#define RTC_PRER_PREDIV_S_Pos 17151,1372944
#define RTC_PRER_PREDIV_S_Msk 17152,1372994
#define RTC_PRER_PREDIV_S 17153,1373098
#define RTC_PRER_PREDIV_A_Pos 17154,1373165
#define RTC_PRER_PREDIV_A_Msk 17155,1373216
#define RTC_PRER_PREDIV_A 17156,1373320
#define RTC_WUTR_WUT_Pos 17159,1373471
#define RTC_WUTR_WUT_Msk 17160,1373521
#define RTC_WUTR_WUT 17161,1373625
#define RTC_WUTR_WUTOCLR_Pos 17162,1373687
#define RTC_WUTR_WUTOCLR_Msk 17163,1373738
#define RTC_WUTR_WUTOCLR 17164,1373842
#define RTC_CR_WUCKSEL_Pos 17167,1373992
#define RTC_CR_WUCKSEL_Msk 17168,1374042
#define RTC_CR_WUCKSEL 17169,1374146
#define RTC_CR_WUCKSEL_0 17170,1374210
#define RTC_CR_WUCKSEL_1 17171,1374314
#define RTC_CR_WUCKSEL_2 17172,1374418
#define RTC_CR_TSEDGE_Pos 17173,1374522
#define RTC_CR_TSEDGE_Msk 17174,1374572
#define RTC_CR_TSEDGE 17175,1374676
#define RTC_CR_REFCKON_Pos 17176,1374739
#define RTC_CR_REFCKON_Msk 17177,1374789
#define RTC_CR_REFCKON 17178,1374893
#define RTC_CR_BYPSHAD_Pos 17179,1374957
#define RTC_CR_BYPSHAD_Msk 17180,1375007
#define RTC_CR_BYPSHAD 17181,1375111
#define RTC_CR_FMT_Pos 17182,1375175
#define RTC_CR_FMT_Msk 17183,1375225
#define RTC_CR_FMT 17184,1375329
#define RTC_CR_SSRUIE_Pos 17185,1375389
#define RTC_CR_SSRUIE_Msk 17186,1375439
#define RTC_CR_SSRUIE 17187,1375543
#define RTC_CR_ALRAE_Pos 17188,1375606
#define RTC_CR_ALRAE_Msk 17189,1375656
#define RTC_CR_ALRAE 17190,1375760
#define RTC_CR_ALRBE_Pos 17191,1375822
#define RTC_CR_ALRBE_Msk 17192,1375872
#define RTC_CR_ALRBE 17193,1375976
#define RTC_CR_WUTE_Pos 17194,1376038
#define RTC_CR_WUTE_Msk 17195,1376089
#define RTC_CR_WUTE 17196,1376193
#define RTC_CR_TSE_Pos 17197,1376254
#define RTC_CR_TSE_Msk 17198,1376305
#define RTC_CR_TSE 17199,1376409
#define RTC_CR_ALRAIE_Pos 17200,1376469
#define RTC_CR_ALRAIE_Msk 17201,1376520
#define RTC_CR_ALRAIE 17202,1376624
#define RTC_CR_ALRBIE_Pos 17203,1376687
#define RTC_CR_ALRBIE_Msk 17204,1376738
#define RTC_CR_ALRBIE 17205,1376842
#define RTC_CR_WUTIE_Pos 17206,1376905
#define RTC_CR_WUTIE_Msk 17207,1376956
#define RTC_CR_WUTIE 17208,1377060
#define RTC_CR_TSIE_Pos 17209,1377122
#define RTC_CR_TSIE_Msk 17210,1377173
#define RTC_CR_TSIE 17211,1377277
#define RTC_CR_ADD1H_Pos 17212,1377338
#define RTC_CR_ADD1H_Msk 17213,1377389
#define RTC_CR_ADD1H 17214,1377493
#define RTC_CR_SUB1H_Pos 17215,1377555
#define RTC_CR_SUB1H_Msk 17216,1377606
#define RTC_CR_SUB1H 17217,1377710
#define RTC_CR_BKP_Pos 17218,1377772
#define RTC_CR_BKP_Msk 17219,1377823
#define RTC_CR_BKP 17220,1377927
#define RTC_CR_COSEL_Pos 17221,1377987
#define RTC_CR_COSEL_Msk 17222,1378038
#define RTC_CR_COSEL 17223,1378142
#define RTC_CR_POL_Pos 17224,1378204
#define RTC_CR_POL_Msk 17225,1378255
#define RTC_CR_POL 17226,1378359
#define RTC_CR_OSEL_Pos 17227,1378419
#define RTC_CR_OSEL_Msk 17228,1378470
#define RTC_CR_OSEL 17229,1378574
#define RTC_CR_OSEL_0 17230,1378635
#define RTC_CR_OSEL_1 17231,1378739
#define RTC_CR_COE_Pos 17232,1378843
#define RTC_CR_COE_Msk 17233,1378894
#define RTC_CR_COE 17234,1378998
#define RTC_CR_ITSE_Pos 17235,1379058
#define RTC_CR_ITSE_Msk 17236,1379109
#define RTC_CR_ITSE 17237,1379213
#define RTC_CR_TAMPTS_Pos 17238,1379341
#define RTC_CR_TAMPTS_Msk 17239,1379392
#define RTC_CR_TAMPTS 17240,1379496
#define RTC_CR_TAMPOE_Pos 17241,1379634
#define RTC_CR_TAMPOE_Msk 17242,1379685
#define RTC_CR_TAMPOE 17243,1379789
#define RTC_CR_ALRAFCLR_Pos 17244,1379926
#define RTC_CR_ALRAFCLR_Msk 17245,1379977
#define RTC_CR_ALRAFCLR 17246,1380080
#define RTC_CR_ALRBFCLR_Pos 17247,1380185
#define RTC_CR_ALRBFCLR_Msk 17248,1380236
#define RTC_CR_ALRBFCLR 17249,1380340
#define RTC_CR_TAMPALRM_PU_Pos 17250,1380445
#define RTC_CR_TAMPALRM_PU_Msk 17251,1380496
#define RTC_CR_TAMPALRM_PU 17252,1380600
#define RTC_CR_TAMPALRM_TYPE_Pos 17253,1380724
#define RTC_CR_TAMPALRM_TYPE_Msk 17254,1380775
#define RTC_CR_TAMPALRM_TYPE 17255,1380879
#define RTC_CR_OUT2EN_Pos 17256,1380994
#define RTC_CR_OUT2EN_Msk 17257,1381045
#define RTC_CR_OUT2EN 17258,1381149
#define RTC_PRIVCFGR_ALRAPRIV_Pos 17261,1381352
#define RTC_PRIVCFGR_ALRAPRIV_Msk 17262,1381402
#define RTC_PRIVCFGR_ALRAPRIV 17263,1381506
#define RTC_PRIVCFGR_ALRBPRIV_Pos 17264,1381577
#define RTC_PRIVCFGR_ALRBPRIV_Msk 17265,1381627
#define RTC_PRIVCFGR_ALRBPRIV 17266,1381731
#define RTC_PRIVCFGR_WUTPRIV_Pos 17267,1381802
#define RTC_PRIVCFGR_WUTPRIV_Msk 17268,1381852
#define RTC_PRIVCFGR_WUTPRIV 17269,1381956
#define RTC_PRIVCFGR_TSPRIV_Pos 17270,1382026
#define RTC_PRIVCFGR_TSPRIV_Msk 17271,1382076
#define RTC_PRIVCFGR_TSPRIV 17272,1382180
#define RTC_PRIVCFGR_CALPRIV_Pos 17273,1382249
#define RTC_PRIVCFGR_CALPRIV_Msk 17274,1382300
#define RTC_PRIVCFGR_CALPRIV 17275,1382404
#define RTC_PRIVCFGR_INITPRIV_Pos 17276,1382474
#define RTC_PRIVCFGR_INITPRIV_Msk 17277,1382525
#define RTC_PRIVCFGR_INITPRIV 17278,1382629
#define RTC_PRIVCFGR_PRIV_Pos 17279,1382700
#define RTC_PRIVCFGR_PRIV_Msk 17280,1382751
#define RTC_PRIVCFGR_PRIV 17281,1382855
#define RTC_SECCFGR_ALRASEC_Pos 17284,1383010
#define RTC_SECCFGR_ALRASEC_Msk 17285,1383060
#define RTC_SECCFGR_ALRASEC 17286,1383164
#define RTC_SECCFGR_ALRBSEC_Pos 17287,1383233
#define RTC_SECCFGR_ALRBSEC_Msk 17288,1383283
#define RTC_SECCFGR_ALRBSEC 17289,1383387
#define RTC_SECCFGR_WUTSEC_Pos 17290,1383456
#define RTC_SECCFGR_WUTSEC_Msk 17291,1383506
#define RTC_SECCFGR_WUTSEC 17292,1383610
#define RTC_SECCFGR_TSSEC_Pos 17293,1383678
#define RTC_SECCFGR_TSSEC_Msk 17294,1383728
#define RTC_SECCFGR_TSSEC 17295,1383832
#define RTC_SECCFGR_CALSEC_Pos 17296,1383899
#define RTC_SECCFGR_CALSEC_Msk 17297,1383950
#define RTC_SECCFGR_CALSEC 17298,1384054
#define RTC_SECCFGR_INITSEC_Pos 17299,1384122
#define RTC_SECCFGR_INITSEC_Msk 17300,1384173
#define RTC_SECCFGR_INITSEC 17301,1384277
#define RTC_SECCFGR_SEC_Pos 17302,1384346
#define RTC_SECCFGR_SEC_Msk 17303,1384397
#define RTC_SECCFGR_SEC 17304,1384501
#define RTC_WPR_KEY_Pos 17307,1384650
#define RTC_WPR_KEY_Msk 17308,1384700
#define RTC_WPR_KEY 17309,1384804
#define RTC_CALR_CALM_Pos 17312,1384949
#define RTC_CALR_CALM_Msk 17313,1384999
#define RTC_CALR_CALM 17314,1385103
#define RTC_CALR_CALM_0 17315,1385166
#define RTC_CALR_CALM_1 17316,1385270
#define RTC_CALR_CALM_2 17317,1385374
#define RTC_CALR_CALM_3 17318,1385478
#define RTC_CALR_CALM_4 17319,1385582
#define RTC_CALR_CALM_5 17320,1385686
#define RTC_CALR_CALM_6 17321,1385790
#define RTC_CALR_CALM_7 17322,1385894
#define RTC_CALR_CALM_8 17323,1385998
#define RTC_CALR_LPCAL_Pos 17324,1386102
#define RTC_CALR_LPCAL_Msk 17325,1386153
#define RTC_CALR_CALW16 17326,1386257
#define RTC_CALR_CALW16_Pos 17327,1386322
#define RTC_CALR_CALW16_Msk 17328,1386373
#define RTC_CALR_LPCAL 17329,1386477
#define RTC_CALR_CALW8_Pos 17330,1386541
#define RTC_CALR_CALW8_Msk 17331,1386592
#define RTC_CALR_CALW8 17332,1386696
#define RTC_CALR_CALP_Pos 17333,1386760
#define RTC_CALR_CALP_Msk 17334,1386811
#define RTC_CALR_CALP 17335,1386915
#define RTC_SHIFTR_SUBFS_Pos 17338,1387062
#define RTC_SHIFTR_SUBFS_Msk 17339,1387112
#define RTC_SHIFTR_SUBFS 17340,1387216
#define RTC_SHIFTR_ADD1S_Pos 17341,1387282
#define RTC_SHIFTR_ADD1S_Msk 17342,1387333
#define RTC_SHIFTR_ADD1S 17343,1387437
#define RTC_TSTR_SU_Pos 17346,1387587
#define RTC_TSTR_SU_Msk 17347,1387637
#define RTC_TSTR_SU 17348,1387741
#define RTC_TSTR_SU_0 17349,1387802
#define RTC_TSTR_SU_1 17350,1387906
#define RTC_TSTR_SU_2 17351,1388010
#define RTC_TSTR_SU_3 17352,1388114
#define RTC_TSTR_ST_Pos 17353,1388218
#define RTC_TSTR_ST_Msk 17354,1388268
#define RTC_TSTR_ST 17355,1388372
#define RTC_TSTR_ST_0 17356,1388433
#define RTC_TSTR_ST_1 17357,1388537
#define RTC_TSTR_ST_2 17358,1388641
#define RTC_TSTR_MNU_Pos 17359,1388745
#define RTC_TSTR_MNU_Msk 17360,1388795
#define RTC_TSTR_MNU 17361,1388899
#define RTC_TSTR_MNU_0 17362,1388961
#define RTC_TSTR_MNU_1 17363,1389065
#define RTC_TSTR_MNU_2 17364,1389169
#define RTC_TSTR_MNU_3 17365,1389273
#define RTC_TSTR_MNT_Pos 17366,1389377
#define RTC_TSTR_MNT_Msk 17367,1389428
#define RTC_TSTR_MNT 17368,1389532
#define RTC_TSTR_MNT_0 17369,1389594
#define RTC_TSTR_MNT_1 17370,1389698
#define RTC_TSTR_MNT_2 17371,1389802
#define RTC_TSTR_HU_Pos 17372,1389906
#define RTC_TSTR_HU_Msk 17373,1389957
#define RTC_TSTR_HU 17374,1390061
#define RTC_TSTR_HU_0 17375,1390122
#define RTC_TSTR_HU_1 17376,1390226
#define RTC_TSTR_HU_2 17377,1390330
#define RTC_TSTR_HU_3 17378,1390434
#define RTC_TSTR_HT_Pos 17379,1390538
#define RTC_TSTR_HT_Msk 17380,1390589
#define RTC_TSTR_HT 17381,1390693
#define RTC_TSTR_HT_0 17382,1390754
#define RTC_TSTR_HT_1 17383,1390858
#define RTC_TSTR_PM_Pos 17384,1390962
#define RTC_TSTR_PM_Msk 17385,1391013
#define RTC_TSTR_PM 17386,1391117
#define RTC_TSDR_DU_Pos 17389,1391262
#define RTC_TSDR_DU_Msk 17390,1391312
#define RTC_TSDR_DU 17391,1391416
#define RTC_TSDR_DU_0 17392,1391477
#define RTC_TSDR_DU_1 17393,1391581
#define RTC_TSDR_DU_2 17394,1391685
#define RTC_TSDR_DU_3 17395,1391789
#define RTC_TSDR_DT_Pos 17396,1391893
#define RTC_TSDR_DT_Msk 17397,1391943
#define RTC_TSDR_DT 17398,1392047
#define RTC_TSDR_DT_0 17399,1392108
#define RTC_TSDR_DT_1 17400,1392212
#define RTC_TSDR_MU_Pos 17401,1392316
#define RTC_TSDR_MU_Msk 17402,1392366
#define RTC_TSDR_MU 17403,1392470
#define RTC_TSDR_MU_0 17404,1392531
#define RTC_TSDR_MU_1 17405,1392635
#define RTC_TSDR_MU_2 17406,1392739
#define RTC_TSDR_MU_3 17407,1392843
#define RTC_TSDR_MT_Pos 17408,1392947
#define RTC_TSDR_MT_Msk 17409,1392998
#define RTC_TSDR_MT 17410,1393102
#define RTC_TSDR_WDU_Pos 17411,1393163
#define RTC_TSDR_WDU_Msk 17412,1393214
#define RTC_TSDR_WDU 17413,1393318
#define RTC_TSDR_WDU_0 17414,1393380
#define RTC_TSDR_WDU_1 17415,1393484
#define RTC_TSDR_WDU_2 17416,1393588
#define RTC_TSSSR_SS_Pos 17419,1393776
#define RTC_TSSSR_SS_Msk 17420,1393826
#define RTC_TSSSR_SS 17421,1393930
#define RTC_ALRMAR_SU_Pos 17424,1394134
#define RTC_ALRMAR_SU_Msk 17425,1394184
#define RTC_ALRMAR_SU 17426,1394288
#define RTC_ALRMAR_SU_0 17427,1394351
#define RTC_ALRMAR_SU_1 17428,1394455
#define RTC_ALRMAR_SU_2 17429,1394559
#define RTC_ALRMAR_SU_3 17430,1394663
#define RTC_ALRMAR_ST_Pos 17431,1394767
#define RTC_ALRMAR_ST_Msk 17432,1394817
#define RTC_ALRMAR_ST 17433,1394921
#define RTC_ALRMAR_ST_0 17434,1394984
#define RTC_ALRMAR_ST_1 17435,1395088
#define RTC_ALRMAR_ST_2 17436,1395192
#define RTC_ALRMAR_MSK1_Pos 17437,1395296
#define RTC_ALRMAR_MSK1_Msk 17438,1395346
#define RTC_ALRMAR_MSK1 17439,1395450
#define RTC_ALRMAR_MNU_Pos 17440,1395515
#define RTC_ALRMAR_MNU_Msk 17441,1395565
#define RTC_ALRMAR_MNU 17442,1395669
#define RTC_ALRMAR_MNU_0 17443,1395733
#define RTC_ALRMAR_MNU_1 17444,1395837
#define RTC_ALRMAR_MNU_2 17445,1395941
#define RTC_ALRMAR_MNU_3 17446,1396045
#define RTC_ALRMAR_MNT_Pos 17447,1396149
#define RTC_ALRMAR_MNT_Msk 17448,1396200
#define RTC_ALRMAR_MNT 17449,1396304
#define RTC_ALRMAR_MNT_0 17450,1396368
#define RTC_ALRMAR_MNT_1 17451,1396472
#define RTC_ALRMAR_MNT_2 17452,1396576
#define RTC_ALRMAR_MSK2_Pos 17453,1396680
#define RTC_ALRMAR_MSK2_Msk 17454,1396731
#define RTC_ALRMAR_MSK2 17455,1396835
#define RTC_ALRMAR_HU_Pos 17456,1396900
#define RTC_ALRMAR_HU_Msk 17457,1396951
#define RTC_ALRMAR_HU 17458,1397055
#define RTC_ALRMAR_HU_0 17459,1397118
#define RTC_ALRMAR_HU_1 17460,1397222
#define RTC_ALRMAR_HU_2 17461,1397326
#define RTC_ALRMAR_HU_3 17462,1397430
#define RTC_ALRMAR_HT_Pos 17463,1397534
#define RTC_ALRMAR_HT_Msk 17464,1397585
#define RTC_ALRMAR_HT 17465,1397689
#define RTC_ALRMAR_HT_0 17466,1397752
#define RTC_ALRMAR_HT_1 17467,1397856
#define RTC_ALRMAR_PM_Pos 17468,1397960
#define RTC_ALRMAR_PM_Msk 17469,1398011
#define RTC_ALRMAR_PM 17470,1398115
#define RTC_ALRMAR_MSK3_Pos 17471,1398178
#define RTC_ALRMAR_MSK3_Msk 17472,1398229
#define RTC_ALRMAR_MSK3 17473,1398333
#define RTC_ALRMAR_DU_Pos 17474,1398398
#define RTC_ALRMAR_DU_Msk 17475,1398449
#define RTC_ALRMAR_DU 17476,1398553
#define RTC_ALRMAR_DU_0 17477,1398616
#define RTC_ALRMAR_DU_1 17478,1398720
#define RTC_ALRMAR_DU_2 17479,1398824
#define RTC_ALRMAR_DU_3 17480,1398928
#define RTC_ALRMAR_DT_Pos 17481,1399032
#define RTC_ALRMAR_DT_Msk 17482,1399083
#define RTC_ALRMAR_DT 17483,1399187
#define RTC_ALRMAR_DT_0 17484,1399250
#define RTC_ALRMAR_DT_1 17485,1399354
#define RTC_ALRMAR_WDSEL_Pos 17486,1399458
#define RTC_ALRMAR_WDSEL_Msk 17487,1399509
#define RTC_ALRMAR_WDSEL 17488,1399613
#define RTC_ALRMAR_MSK4_Pos 17489,1399679
#define RTC_ALRMAR_MSK4_Msk 17490,1399730
#define RTC_ALRMAR_MSK4 17491,1399834
#define RTC_ALRMASSR_SS_Pos 17494,1399983
#define RTC_ALRMASSR_SS_Msk 17495,1400033
#define RTC_ALRMASSR_SS 17496,1400137
#define RTC_ALRMASSR_MASKSS_Pos 17497,1400202
#define RTC_ALRMASSR_MASKSS_Msk 17498,1400253
#define RTC_ALRMASSR_MASKSS 17499,1400357
#define RTC_ALRMASSR_MASKSS_0 17500,1400426
#define RTC_ALRMASSR_MASKSS_1 17501,1400530
#define RTC_ALRMASSR_MASKSS_2 17502,1400634
#define RTC_ALRMASSR_MASKSS_3 17503,1400738
#define RTC_ALRMASSR_MASKSS_4 17504,1400842
#define RTC_ALRMASSR_MASKSS_5 17505,1400946
#define RTC_ALRMASSR_SSCLR_Pos 17506,1401050
#define RTC_ALRMASSR_SSCLR_Msk 17507,1401101
#define RTC_ALRMASSR_SSCLR 17508,1401205
#define RTC_ALRMBR_SU_Pos 17511,1401357
#define RTC_ALRMBR_SU_Msk 17512,1401407
#define RTC_ALRMBR_SU 17513,1401511
#define RTC_ALRMBR_SU_0 17514,1401574
#define RTC_ALRMBR_SU_1 17515,1401678
#define RTC_ALRMBR_SU_2 17516,1401782
#define RTC_ALRMBR_SU_3 17517,1401886
#define RTC_ALRMBR_ST_Pos 17518,1401990
#define RTC_ALRMBR_ST_Msk 17519,1402040
#define RTC_ALRMBR_ST 17520,1402144
#define RTC_ALRMBR_ST_0 17521,1402207
#define RTC_ALRMBR_ST_1 17522,1402311
#define RTC_ALRMBR_ST_2 17523,1402415
#define RTC_ALRMBR_MSK1_Pos 17524,1402519
#define RTC_ALRMBR_MSK1_Msk 17525,1402569
#define RTC_ALRMBR_MSK1 17526,1402673
#define RTC_ALRMBR_MNU_Pos 17527,1402738
#define RTC_ALRMBR_MNU_Msk 17528,1402788
#define RTC_ALRMBR_MNU 17529,1402892
#define RTC_ALRMBR_MNU_0 17530,1402956
#define RTC_ALRMBR_MNU_1 17531,1403060
#define RTC_ALRMBR_MNU_2 17532,1403164
#define RTC_ALRMBR_MNU_3 17533,1403268
#define RTC_ALRMBR_MNT_Pos 17534,1403372
#define RTC_ALRMBR_MNT_Msk 17535,1403423
#define RTC_ALRMBR_MNT 17536,1403527
#define RTC_ALRMBR_MNT_0 17537,1403591
#define RTC_ALRMBR_MNT_1 17538,1403695
#define RTC_ALRMBR_MNT_2 17539,1403799
#define RTC_ALRMBR_MSK2_Pos 17540,1403903
#define RTC_ALRMBR_MSK2_Msk 17541,1403954
#define RTC_ALRMBR_MSK2 17542,1404058
#define RTC_ALRMBR_HU_Pos 17543,1404123
#define RTC_ALRMBR_HU_Msk 17544,1404174
#define RTC_ALRMBR_HU 17545,1404278
#define RTC_ALRMBR_HU_0 17546,1404341
#define RTC_ALRMBR_HU_1 17547,1404445
#define RTC_ALRMBR_HU_2 17548,1404549
#define RTC_ALRMBR_HU_3 17549,1404653
#define RTC_ALRMBR_HT_Pos 17550,1404757
#define RTC_ALRMBR_HT_Msk 17551,1404808
#define RTC_ALRMBR_HT 17552,1404912
#define RTC_ALRMBR_HT_0 17553,1404975
#define RTC_ALRMBR_HT_1 17554,1405079
#define RTC_ALRMBR_PM_Pos 17555,1405183
#define RTC_ALRMBR_PM_Msk 17556,1405234
#define RTC_ALRMBR_PM 17557,1405338
#define RTC_ALRMBR_MSK3_Pos 17558,1405401
#define RTC_ALRMBR_MSK3_Msk 17559,1405452
#define RTC_ALRMBR_MSK3 17560,1405556
#define RTC_ALRMBR_DU_Pos 17561,1405621
#define RTC_ALRMBR_DU_Msk 17562,1405672
#define RTC_ALRMBR_DU 17563,1405776
#define RTC_ALRMBR_DU_0 17564,1405839
#define RTC_ALRMBR_DU_1 17565,1405943
#define RTC_ALRMBR_DU_2 17566,1406047
#define RTC_ALRMBR_DU_3 17567,1406151
#define RTC_ALRMBR_DT_Pos 17568,1406255
#define RTC_ALRMBR_DT_Msk 17569,1406306
#define RTC_ALRMBR_DT 17570,1406410
#define RTC_ALRMBR_DT_0 17571,1406473
#define RTC_ALRMBR_DT_1 17572,1406577
#define RTC_ALRMBR_WDSEL_Pos 17573,1406681
#define RTC_ALRMBR_WDSEL_Msk 17574,1406732
#define RTC_ALRMBR_WDSEL 17575,1406836
#define RTC_ALRMBR_MSK4_Pos 17576,1406902
#define RTC_ALRMBR_MSK4_Msk 17577,1406953
#define RTC_ALRMBR_MSK4 17578,1407057
#define RTC_ALRMBSSR_SS_Pos 17581,1407206
#define RTC_ALRMBSSR_SS_Msk 17582,1407256
#define RTC_ALRMBSSR_SS 17583,1407360
#define RTC_ALRMBSSR_MASKSS_Pos 17584,1407425
#define RTC_ALRMBSSR_MASKSS_Msk 17585,1407476
#define RTC_ALRMBSSR_MASKSS 17586,1407580
#define RTC_ALRMBSSR_MASKSS_0 17587,1407649
#define RTC_ALRMBSSR_MASKSS_1 17588,1407753
#define RTC_ALRMBSSR_MASKSS_2 17589,1407857
#define RTC_ALRMBSSR_MASKSS_3 17590,1407961
#define RTC_ALRMBSSR_MASKSS_4 17591,1408065
#define RTC_ALRMBSSR_MASKSS_5 17592,1408169
#define RTC_ALRMBSSR_SSCLR_Pos 17593,1408273
#define RTC_ALRMBSSR_SSCLR_Msk 17594,1408324
#define RTC_ALRMBSSR_SSCLR 17595,1408428
#define RTC_SR_ALRAF_Pos 17598,1408580
#define RTC_SR_ALRAF_Msk 17599,1408630
#define RTC_SR_ALRAF 17600,1408734
#define RTC_SR_ALRBF_Pos 17601,1408796
#define RTC_SR_ALRBF_Msk 17602,1408846
#define RTC_SR_ALRBF 17603,1408950
#define RTC_SR_WUTF_Pos 17604,1409012
#define RTC_SR_WUTF_Msk 17605,1409062
#define RTC_SR_WUTF 17606,1409166
#define RTC_SR_TSF_Pos 17607,1409227
#define RTC_SR_TSF_Msk 17608,1409277
#define RTC_SR_TSF 17609,1409381
#define RTC_SR_TSOVF_Pos 17610,1409441
#define RTC_SR_TSOVF_Msk 17611,1409491
#define RTC_SR_TSOVF 17612,1409595
#define RTC_SR_ITSF_Pos 17613,1409657
#define RTC_SR_ITSF_Msk 17614,1409707
#define RTC_SR_ITSF 17615,1409811
#define RTC_SR_SSRUF_Pos 17616,1409872
#define RTC_SR_SSRUF_Msk 17617,1409922
#define RTC_SR_SSRUF 17618,1410026
#define RTC_MISR_ALRAMF_Pos 17621,1410172
#define RTC_MISR_ALRAMF_Msk 17622,1410222
#define RTC_MISR_ALRAMF 17623,1410326
#define RTC_MISR_ALRBMF_Pos 17624,1410391
#define RTC_MISR_ALRBMF_Msk 17625,1410441
#define RTC_MISR_ALRBMF 17626,1410545
#define RTC_MISR_WUTMF_Pos 17627,1410610
#define RTC_MISR_WUTMF_Msk 17628,1410660
#define RTC_MISR_WUTMF 17629,1410764
#define RTC_MISR_TSMF_Pos 17630,1410828
#define RTC_MISR_TSMF_Msk 17631,1410878
#define RTC_MISR_TSMF 17632,1410982
#define RTC_MISR_TSOVMF_Pos 17633,1411045
#define RTC_MISR_TSOVMF_Msk 17634,1411095
#define RTC_MISR_TSOVMF 17635,1411199
#define RTC_MISR_ITSMF_Pos 17636,1411264
#define RTC_MISR_ITSMF_Msk 17637,1411314
#define RTC_MISR_ITSMF 17638,1411418
#define RTC_MISR_SSRUMF_Pos 17639,1411482
#define RTC_MISR_SSRUMF_Msk 17640,1411532
#define RTC_MISR_SSRUMF 17641,1411636
#define RTC_SMISR_ALRAMF_Pos 17644,1411786
#define RTC_SMISR_ALRAMF_Msk 17645,1411836
#define RTC_SMISR_ALRAMF 17646,1411940
#define RTC_SMISR_ALRBMF_Pos 17647,1412006
#define RTC_SMISR_ALRBMF_Msk 17648,1412056
#define RTC_SMISR_ALRBMF 17649,1412160
#define RTC_SMISR_WUTMF_Pos 17650,1412226
#define RTC_SMISR_WUTMF_Msk 17651,1412276
#define RTC_SMISR_WUTMF 17652,1412380
#define RTC_SMISR_TSMF_Pos 17653,1412445
#define RTC_SMISR_TSMF_Msk 17654,1412495
#define RTC_SMISR_TSMF 17655,1412599
#define RTC_SMISR_TSOVMF_Pos 17656,1412663
#define RTC_SMISR_TSOVMF_Msk 17657,1412713
#define RTC_SMISR_TSOVMF 17658,1412817
#define RTC_SMISR_ITSMF_Pos 17659,1412883
#define RTC_SMISR_ITSMF_Msk 17660,1412933
#define RTC_SMISR_ITSMF 17661,1413037
#define RTC_SMISR_SSRUMF_Pos 17662,1413102
#define RTC_SMISR_SSRUMF_Msk 17663,1413152
#define RTC_SMISR_SSRUMF 17664,1413256
#define RTC_SCR_CALRAF_Pos 17667,1413406
#define RTC_SCR_CALRAF_Msk 17668,1413456
#define RTC_SCR_CALRAF 17669,1413560
#define RTC_SCR_CALRBF_Pos 17670,1413624
#define RTC_SCR_CALRBF_Msk 17671,1413674
#define RTC_SCR_CALRBF 17672,1413778
#define RTC_SCR_CWUTF_Pos 17673,1413842
#define RTC_SCR_CWUTF_Msk 17674,1413892
#define RTC_SCR_CWUTF 17675,1413996
#define RTC_SCR_CTSF_Pos 17676,1414059
#define RTC_SCR_CTSF_Msk 17677,1414109
#define RTC_SCR_CTSF 17678,1414213
#define RTC_SCR_CTSOVF_Pos 17679,1414275
#define RTC_SCR_CTSOVF_Msk 17680,1414325
#define RTC_SCR_CTSOVF 17681,1414429
#define RTC_SCR_CITSF_Pos 17682,1414493
#define RTC_SCR_CITSF_Msk 17683,1414543
#define RTC_SCR_CITSF 17684,1414647
#define RTC_SCR_CSSRUF_Pos 17685,1414710
#define RTC_SCR_CSSRUF_Msk 17686,1414760
#define RTC_SCR_CSSRUF 17687,1414864
#define RTC_OR_OUT2_RMP_Pos 17690,1415011
#define RTC_OR_OUT2_RMP_Msk 17691,1415061
#define RTC_OR_OUT2_RMP 17692,1415164
#define RTC_ALRABINR_SS_Pos 17695,1415318
#define RTC_ALRABINR_SS_Msk 17696,1415368
#define RTC_ALRABINR_SS 17697,1415472
#define RTC_ALRBBINR_SS_Pos 17700,1415626
#define RTC_ALRBBINR_SS_Msk 17701,1415676
#define RTC_ALRBBINR_SS 17702,1415780
#define TAMP_CR1_TAMP1E_Pos 17710,1416339
#define TAMP_CR1_TAMP1E_Msk 17711,1416389
#define TAMP_CR1_TAMP1E 17712,1416493
#define TAMP_CR1_TAMP2E_Pos 17713,1416558
#define TAMP_CR1_TAMP2E_Msk 17714,1416608
#define TAMP_CR1_TAMP2E 17715,1416712
#define TAMP_CR1_TAMP3E_Pos 17716,1416777
#define TAMP_CR1_TAMP3E_Msk 17717,1416827
#define TAMP_CR1_TAMP3E 17718,1416931
#define TAMP_CR1_TAMP4E_Pos 17719,1416996
#define TAMP_CR1_TAMP4E_Msk 17720,1417046
#define TAMP_CR1_TAMP4E 17721,1417150
#define TAMP_CR1_TAMP5E_Pos 17722,1417215
#define TAMP_CR1_TAMP5E_Msk 17723,1417265
#define TAMP_CR1_TAMP5E 17724,1417369
#define TAMP_CR1_TAMP6E_Pos 17725,1417434
#define TAMP_CR1_TAMP6E_Msk 17726,1417484
#define TAMP_CR1_TAMP6E 17727,1417588
#define TAMP_CR1_TAMP7E_Pos 17728,1417653
#define TAMP_CR1_TAMP7E_Msk 17729,1417703
#define TAMP_CR1_TAMP7E 17730,1417807
#define TAMP_CR1_TAMP8E_Pos 17731,1417872
#define TAMP_CR1_TAMP8E_Msk 17732,1417922
#define TAMP_CR1_TAMP8E 17733,1418026
#define TAMP_CR1_ITAMP1E_Pos 17734,1418091
#define TAMP_CR1_ITAMP1E_Msk 17735,1418142
#define TAMP_CR1_ITAMP1E 17736,1418246
#define TAMP_CR1_ITAMP2E_Pos 17737,1418312
#define TAMP_CR1_ITAMP2E_Msk 17738,1418363
#define TAMP_CR1_ITAMP2E 17739,1418467
#define TAMP_CR1_ITAMP3E_Pos 17740,1418533
#define TAMP_CR1_ITAMP3E_Msk 17741,1418584
#define TAMP_CR1_ITAMP3E 17742,1418688
#define TAMP_CR1_ITAMP4E_Pos 17743,1418754
#define TAMP_CR1_ITAMP4E_Msk 17744,1418805
#define TAMP_CR1_ITAMP4E 17745,1418909
#define TAMP_CR1_ITAMP5E_Pos 17746,1418975
#define TAMP_CR1_ITAMP5E_Msk 17747,1419026
#define TAMP_CR1_ITAMP5E 17748,1419130
#define TAMP_CR1_ITAMP6E_Pos 17749,1419196
#define TAMP_CR1_ITAMP6E_Msk 17750,1419247
#define TAMP_CR1_ITAMP6E 17751,1419351
#define TAMP_CR1_ITAMP7E_Pos 17752,1419417
#define TAMP_CR1_ITAMP7E_Msk 17753,1419468
#define TAMP_CR1_ITAMP7E 17754,1419572
#define TAMP_CR1_ITAMP8E_Pos 17755,1419638
#define TAMP_CR1_ITAMP8E_Msk 17756,1419689
#define TAMP_CR1_ITAMP8E 17757,1419793
#define TAMP_CR1_ITAMP9E_Pos 17758,1419859
#define TAMP_CR1_ITAMP9E_Msk 17759,1419910
#define TAMP_CR1_ITAMP9E 17760,1420014
#define TAMP_CR1_ITAMP11E_Pos 17761,1420080
#define TAMP_CR1_ITAMP11E_Msk 17762,1420131
#define TAMP_CR1_ITAMP11E 17763,1420235
#define TAMP_CR1_ITAMP12E_Pos 17764,1420302
#define TAMP_CR1_ITAMP12E_Msk 17765,1420353
#define TAMP_CR1_ITAMP12E 17766,1420457
#define TAMP_CR1_ITAMP13E_Pos 17767,1420524
#define TAMP_CR1_ITAMP13E_Msk 17768,1420575
#define TAMP_CR1_ITAMP13E 17769,1420679
#define TAMP_CR1_ITAMP15E_Pos 17770,1420746
#define TAMP_CR1_ITAMP15E_Msk 17771,1420797
#define TAMP_CR1_ITAMP15E 17772,1420901
#define TAMP_CR2_TAMP1NOERASE_Pos 17775,1421052
#define TAMP_CR2_TAMP1NOERASE_Msk 17776,1421102
#define TAMP_CR2_TAMP1NOERASE 17777,1421206
#define TAMP_CR2_TAMP2NOERASE_Pos 17778,1421277
#define TAMP_CR2_TAMP2NOERASE_Msk 17779,1421327
#define TAMP_CR2_TAMP2NOERASE 17780,1421431
#define TAMP_CR2_TAMP3NOERASE_Pos 17781,1421502
#define TAMP_CR2_TAMP3NOERASE_Msk 17782,1421552
#define TAMP_CR2_TAMP3NOERASE 17783,1421656
#define TAMP_CR2_TAMP4NOERASE_Pos 17784,1421727
#define TAMP_CR2_TAMP4NOERASE_Msk 17785,1421777
#define TAMP_CR2_TAMP4NOERASE 17786,1421881
#define TAMP_CR2_TAMP5NOERASE_Pos 17787,1421952
#define TAMP_CR2_TAMP5NOERASE_Msk 17788,1422002
#define TAMP_CR2_TAMP5NOERASE 17789,1422106
#define TAMP_CR2_TAMP6NOERASE_Pos 17790,1422177
#define TAMP_CR2_TAMP6NOERASE_Msk 17791,1422227
#define TAMP_CR2_TAMP6NOERASE 17792,1422331
#define TAMP_CR2_TAMP7NOERASE_Pos 17793,1422402
#define TAMP_CR2_TAMP7NOERASE_Msk 17794,1422452
#define TAMP_CR2_TAMP7NOERASE 17795,1422556
#define TAMP_CR2_TAMP8NOERASE_Pos 17796,1422627
#define TAMP_CR2_TAMP8NOERASE_Msk 17797,1422677
#define TAMP_CR2_TAMP8NOERASE 17798,1422781
#define TAMP_CR2_TAMP1MSK_Pos 17799,1422852
#define TAMP_CR2_TAMP1MSK_Msk 17800,1422903
#define TAMP_CR2_TAMP1MSK 17801,1423007
#define TAMP_CR2_TAMP2MSK_Pos 17802,1423074
#define TAMP_CR2_TAMP2MSK_Msk 17803,1423125
#define TAMP_CR2_TAMP2MSK 17804,1423229
#define TAMP_CR2_TAMP3MSK_Pos 17805,1423296
#define TAMP_CR2_TAMP3MSK_Msk 17806,1423347
#define TAMP_CR2_TAMP3MSK 17807,1423451
#define TAMP_CR2_BKBLOCK_Pos 17808,1423518
#define TAMP_CR2_BKBLOCK_Msk 17809,1423569
#define TAMP_CR2_BKBLOCK 17810,1423673
#define TAMP_CR2_BKERASE_Pos 17811,1423739
#define TAMP_CR2_BKERASE_Msk 17812,1423790
#define TAMP_CR2_BKERASE 17813,1423894
#define TAMP_CR2_TAMP1TRG_Pos 17814,1423960
#define TAMP_CR2_TAMP1TRG_Msk 17815,1424011
#define TAMP_CR2_TAMP1TRG 17816,1424115
#define TAMP_CR2_TAMP2TRG_Pos 17817,1424182
#define TAMP_CR2_TAMP2TRG_Msk 17818,1424233
#define TAMP_CR2_TAMP2TRG 17819,1424337
#define TAMP_CR2_TAMP3TRG_Pos 17820,1424404
#define TAMP_CR2_TAMP3TRG_Msk 17821,1424455
#define TAMP_CR2_TAMP3TRG 17822,1424559
#define TAMP_CR2_TAMP4TRG_Pos 17823,1424626
#define TAMP_CR2_TAMP4TRG_Msk 17824,1424677
#define TAMP_CR2_TAMP4TRG 17825,1424781
#define TAMP_CR2_TAMP5TRG_Pos 17826,1424848
#define TAMP_CR2_TAMP5TRG_Msk 17827,1424899
#define TAMP_CR2_TAMP5TRG 17828,1425003
#define TAMP_CR2_TAMP6TRG_Pos 17829,1425070
#define TAMP_CR2_TAMP6TRG_Msk 17830,1425121
#define TAMP_CR2_TAMP6TRG 17831,1425225
#define TAMP_CR2_TAMP7TRG_Pos 17832,1425292
#define TAMP_CR2_TAMP7TRG_Msk 17833,1425343
#define TAMP_CR2_TAMP7TRG 17834,1425447
#define TAMP_CR2_TAMP8TRG_Pos 17835,1425514
#define TAMP_CR2_TAMP8TRG_Msk 17836,1425565
#define TAMP_CR2_TAMP8TRG 17837,1425669
#define TAMP_CR3_ITAMP1NOER_Pos 17840,1425820
#define TAMP_CR3_ITAMP1NOER_Msk 17841,1425870
#define TAMP_CR3_ITAMP1NOER 17842,1425974
#define TAMP_CR3_ITAMP2NOER_Pos 17843,1426043
#define TAMP_CR3_ITAMP2NOER_Msk 17844,1426093
#define TAMP_CR3_ITAMP2NOER 17845,1426197
#define TAMP_CR3_ITAMP3NOER_Pos 17846,1426266
#define TAMP_CR3_ITAMP3NOER_Msk 17847,1426316
#define TAMP_CR3_ITAMP3NOER 17848,1426420
#define TAMP_CR3_ITAMP4NOER_Pos 17849,1426489
#define TAMP_CR3_ITAMP4NOER_Msk 17850,1426539
#define TAMP_CR3_ITAMP4NOER 17851,1426643
#define TAMP_CR3_ITAMP5NOER_Pos 17852,1426712
#define TAMP_CR3_ITAMP5NOER_Msk 17853,1426762
#define TAMP_CR3_ITAMP5NOER 17854,1426866
#define TAMP_CR3_ITAMP6NOER_Pos 17855,1426935
#define TAMP_CR3_ITAMP6NOER_Msk 17856,1426985
#define TAMP_CR3_ITAMP6NOER 17857,1427089
#define TAMP_CR3_ITAMP7NOER_Pos 17858,1427158
#define TAMP_CR3_ITAMP7NOER_Msk 17859,1427208
#define TAMP_CR3_ITAMP7NOER 17860,1427312
#define TAMP_CR3_ITAMP8NOER_Pos 17861,1427381
#define TAMP_CR3_ITAMP8NOER_Msk 17862,1427431
#define TAMP_CR3_ITAMP8NOER 17863,1427535
#define TAMP_CR3_ITAMP9NOER_Pos 17864,1427604
#define TAMP_CR3_ITAMP9NOER_Msk 17865,1427654
#define TAMP_CR3_ITAMP9NOER 17866,1427758
#define TAMP_CR3_ITAMP11NOER_Pos 17867,1427827
#define TAMP_CR3_ITAMP11NOER_Msk 17868,1427878
#define TAMP_CR3_ITAMP11NOER 17869,1427982
#define TAMP_CR3_ITAMP12NOER_Pos 17870,1428052
#define TAMP_CR3_ITAMP12NOER_Msk 17871,1428103
#define TAMP_CR3_ITAMP12NOER 17872,1428207
#define TAMP_CR3_ITAMP13NOER_Pos 17873,1428277
#define TAMP_CR3_ITAMP13NOER_Msk 17874,1428328
#define TAMP_CR3_ITAMP13NOER 17875,1428432
#define TAMP_CR3_ITAMP15NOER_Pos 17876,1428502
#define TAMP_CR3_ITAMP15NOER_Msk 17877,1428553
#define TAMP_CR3_ITAMP15NOER 17878,1428657
#define TAMP_FLTCR_TAMPFREQ_Pos 17881,1428811
#define TAMP_FLTCR_TAMPFREQ_Msk 17882,1428861
#define TAMP_FLTCR_TAMPFREQ 17883,1428965
#define TAMP_FLTCR_TAMPFREQ_0 17884,1429034
#define TAMP_FLTCR_TAMPFREQ_1 17885,1429138
#define TAMP_FLTCR_TAMPFREQ_2 17886,1429242
#define TAMP_FLTCR_TAMPFLT_Pos 17887,1429346
#define TAMP_FLTCR_TAMPFLT_Msk 17888,1429396
#define TAMP_FLTCR_TAMPFLT 17889,1429500
#define TAMP_FLTCR_TAMPFLT_0 17890,1429568
#define TAMP_FLTCR_TAMPFLT_1 17891,1429672
#define TAMP_FLTCR_TAMPPRCH_Pos 17892,1429776
#define TAMP_FLTCR_TAMPPRCH_Msk 17893,1429826
#define TAMP_FLTCR_TAMPPRCH 17894,1429930
#define TAMP_FLTCR_TAMPPRCH_0 17895,1429999
#define TAMP_FLTCR_TAMPPRCH_1 17896,1430103
#define TAMP_FLTCR_TAMPPUDIS_Pos 17897,1430207
#define TAMP_FLTCR_TAMPPUDIS_Msk 17898,1430257
#define TAMP_FLTCR_TAMPPUDIS 17899,1430361
#define TAMP_ATCR1_TAMP1AM_Pos 17902,1430515
#define TAMP_ATCR1_TAMP1AM_Msk 17903,1430565
#define TAMP_ATCR1_TAMP1AM 17904,1430669
#define TAMP_ATCR1_TAMP2AM_Pos 17905,1430737
#define TAMP_ATCR1_TAMP2AM_Msk 17906,1430787
#define TAMP_ATCR1_TAMP2AM 17907,1430891
#define TAMP_ATCR1_TAMP3AM_Pos 17908,1430959
#define TAMP_ATCR1_TAMP3AM_Msk 17909,1431009
#define TAMP_ATCR1_TAMP3AM 17910,1431113
#define TAMP_ATCR1_TAMP4AM_Pos 17911,1431181
#define TAMP_ATCR1_TAMP4AM_Msk 17912,1431231
#define TAMP_ATCR1_TAMP4AM 17913,1431335
#define TAMP_ATCR1_TAMP5AM_Pos 17914,1431403
#define TAMP_ATCR1_TAMP5AM_Msk 17915,1431453
#define TAMP_ATCR1_TAMP5AM 17916,1431557
#define TAMP_ATCR1_TAMP6AM_Pos 17917,1431625
#define TAMP_ATCR1_TAMP6AM_Msk 17918,1431675
#define TAMP_ATCR1_TAMP6AM 17919,1431779
#define TAMP_ATCR1_TAMP7AM_Pos 17920,1431847
#define TAMP_ATCR1_TAMP7AM_Msk 17921,1431897
#define TAMP_ATCR1_TAMP7AM 17922,1432001
#define TAMP_ATCR1_TAMP8AM_Pos 17923,1432069
#define TAMP_ATCR1_TAMP8AM_Msk 17924,1432119
#define TAMP_ATCR1_TAMP8AM 17925,1432223
#define TAMP_ATCR1_ATOSEL1_Pos 17926,1432291
#define TAMP_ATCR1_ATOSEL1_Msk 17927,1432341
#define TAMP_ATCR1_ATOSEL1 17928,1432445
#define TAMP_ATCR1_ATOSEL1_0 17929,1432513
#define TAMP_ATCR1_ATOSEL1_1 17930,1432617
#define TAMP_ATCR1_ATOSEL2_Pos 17931,1432721
#define TAMP_ATCR1_ATOSEL2_Msk 17932,1432772
#define TAMP_ATCR1_ATOSEL2 17933,1432876
#define TAMP_ATCR1_ATOSEL2_0 17934,1432944
#define TAMP_ATCR1_ATOSEL2_1 17935,1433048
#define TAMP_ATCR1_ATOSEL3_Pos 17936,1433152
#define TAMP_ATCR1_ATOSEL3_Msk 17937,1433203
#define TAMP_ATCR1_ATOSEL3 17938,1433307
#define TAMP_ATCR1_ATOSEL3_0 17939,1433375
#define TAMP_ATCR1_ATOSEL3_1 17940,1433479
#define TAMP_ATCR1_ATOSEL4_Pos 17941,1433583
#define TAMP_ATCR1_ATOSEL4_Msk 17942,1433634
#define TAMP_ATCR1_ATOSEL4 17943,1433738
#define TAMP_ATCR1_ATOSEL4_0 17944,1433806
#define TAMP_ATCR1_ATOSEL4_1 17945,1433910
#define TAMP_ATCR1_ATCKSEL_Pos 17946,1434014
#define TAMP_ATCR1_ATCKSEL_Msk 17947,1434065
#define TAMP_ATCR1_ATCKSEL 17948,1434169
#define TAMP_ATCR1_ATCKSEL_0 17949,1434237
#define TAMP_ATCR1_ATCKSEL_1 17950,1434341
#define TAMP_ATCR1_ATCKSEL_2 17951,1434445
#define TAMP_ATCR1_ATCKSEL_3 17952,1434549
#define TAMP_ATCR1_ATPER_Pos 17953,1434653
#define TAMP_ATCR1_ATPER_Msk 17954,1434704
#define TAMP_ATCR1_ATPER 17955,1434808
#define TAMP_ATCR1_ATPER_0 17956,1434874
#define TAMP_ATCR1_ATPER_1 17957,1434978
#define TAMP_ATCR1_ATPER_2 17958,1435082
#define TAMP_ATCR1_ATOSHARE_Pos 17959,1435186
#define TAMP_ATCR1_ATOSHARE_Msk 17960,1435237
#define TAMP_ATCR1_ATOSHARE 17961,1435341
#define TAMP_ATCR1_FLTEN_Pos 17962,1435410
#define TAMP_ATCR1_FLTEN_Msk 17963,1435461
#define TAMP_ATCR1_FLTEN 17964,1435565
#define TAMP_ATSEEDR_SEED_Pos 17967,1435720
#define TAMP_ATSEEDR_SEED_Msk 17968,1435770
#define TAMP_ATSEEDR_SEED 17969,1435874
#define TAMP_ATOR_PRNG_Pos 17972,1436027
#define TAMP_ATOR_PRNG_Msk 17973,1436077
#define TAMP_ATOR_PRNG 17974,1436183
#define TAMP_ATOR_PRNG_0 17975,1436247
#define TAMP_ATOR_PRNG_1 17976,1436351
#define TAMP_ATOR_PRNG_2 17977,1436455
#define TAMP_ATOR_PRNG_3 17978,1436559
#define TAMP_ATOR_PRNG_4 17979,1436663
#define TAMP_ATOR_PRNG_5 17980,1436767
#define TAMP_ATOR_PRNG_6 17981,1436871
#define TAMP_ATOR_PRNG_7 17982,1436975
#define TAMP_ATOR_SEEDF_Pos 17983,1437079
#define TAMP_ATOR_SEEDF_Msk 17984,1437130
#define TAMP_ATOR_SEEDF 17985,1437234
#define TAMP_ATOR_INITS_Pos 17986,1437299
#define TAMP_ATOR_INITS_Msk 17987,1437350
#define TAMP_ATOR_INITS 17988,1437454
#define TAMP_ATCR2_ATOSEL1_Pos 17991,1437603
#define TAMP_ATCR2_ATOSEL1_Msk 17992,1437653
#define TAMP_ATCR2_ATOSEL1 17993,1437757
#define TAMP_ATCR2_ATOSEL1_0 17994,1437825
#define TAMP_ATCR2_ATOSEL1_1 17995,1437929
#define TAMP_ATCR2_ATOSEL1_2 17996,1438033
#define TAMP_ATCR2_ATOSEL2_Pos 17997,1438137
#define TAMP_ATCR2_ATOSEL2_Msk 17998,1438188
#define TAMP_ATCR2_ATOSEL2 17999,1438292
#define TAMP_ATCR2_ATOSEL2_0 18000,1438360
#define TAMP_ATCR2_ATOSEL2_1 18001,1438464
#define TAMP_ATCR2_ATOSEL2_2 18002,1438568
#define TAMP_ATCR2_ATOSEL3_Pos 18003,1438672
#define TAMP_ATCR2_ATOSEL3_Msk 18004,1438723
#define TAMP_ATCR2_ATOSEL3 18005,1438827
#define TAMP_ATCR2_ATOSEL3_0 18006,1438895
#define TAMP_ATCR2_ATOSEL3_1 18007,1438999
#define TAMP_ATCR2_ATOSEL3_2 18008,1439103
#define TAMP_ATCR2_ATOSEL4_Pos 18009,1439207
#define TAMP_ATCR2_ATOSEL4_Msk 18010,1439258
#define TAMP_ATCR2_ATOSEL4 18011,1439362
#define TAMP_ATCR2_ATOSEL4_0 18012,1439430
#define TAMP_ATCR2_ATOSEL4_1 18013,1439534
#define TAMP_ATCR2_ATOSEL4_2 18014,1439638
#define TAMP_ATCR2_ATOSEL5_Pos 18015,1439742
#define TAMP_ATCR2_ATOSEL5_Msk 18016,1439793
#define TAMP_ATCR2_ATOSEL5 18017,1439897
#define TAMP_ATCR2_ATOSEL5_0 18018,1439965
#define TAMP_ATCR2_ATOSEL5_1 18019,1440069
#define TAMP_ATCR2_ATOSEL5_2 18020,1440173
#define TAMP_ATCR2_ATOSEL6_Pos 18021,1440277
#define TAMP_ATCR2_ATOSEL6_Msk 18022,1440328
#define TAMP_ATCR2_ATOSEL6 18023,1440432
#define TAMP_ATCR2_ATOSEL6_0 18024,1440500
#define TAMP_ATCR2_ATOSEL6_1 18025,1440604
#define TAMP_ATCR2_ATOSEL6_2 18026,1440708
#define TAMP_ATCR2_ATOSEL7_Pos 18027,1440812
#define TAMP_ATCR2_ATOSEL7_Msk 18028,1440863
#define TAMP_ATCR2_ATOSEL7 18029,1440967
#define TAMP_ATCR2_ATOSEL7_0 18030,1441035
#define TAMP_ATCR2_ATOSEL7_1 18031,1441139
#define TAMP_ATCR2_ATOSEL7_2 18032,1441243
#define TAMP_ATCR2_ATOSEL8_Pos 18033,1441347
#define TAMP_ATCR2_ATOSEL8_Msk 18034,1441398
#define TAMP_ATCR2_ATOSEL8 18035,1441502
#define TAMP_ATCR2_ATOSEL8_0 18036,1441570
#define TAMP_ATCR2_ATOSEL8_1 18037,1441674
#define TAMP_ATCR2_ATOSEL8_2 18038,1441778
#define TAMP_SECCFGR_BKPRWSEC_Pos 18041,1441966
#define TAMP_SECCFGR_BKPRWSEC_Msk 18042,1442016
#define TAMP_SECCFGR_BKPRWSEC 18043,1442120
#define TAMP_SECCFGR_BKPRWSEC_0 18044,1442191
#define TAMP_SECCFGR_BKPRWSEC_1 18045,1442295
#define TAMP_SECCFGR_BKPRWSEC_2 18046,1442399
#define TAMP_SECCFGR_BKPRWSEC_3 18047,1442503
#define TAMP_SECCFGR_BKPRWSEC_4 18048,1442607
#define TAMP_SECCFGR_BKPRWSEC_5 18049,1442711
#define TAMP_SECCFGR_BKPRWSEC_6 18050,1442815
#define TAMP_SECCFGR_BKPRWSEC_7 18051,1442919
#define TAMP_SECCFGR_CNT1SEC_Pos 18052,1443023
#define TAMP_SECCFGR_CNT1SEC_Msk 18053,1443074
#define TAMP_SECCFGR_CNT1SEC 18054,1443178
#define TAMP_SECCFGR_BKPWSEC_Pos 18055,1443248
#define TAMP_SECCFGR_BKPWSEC_Msk 18056,1443299
#define TAMP_SECCFGR_BKPWSEC 18057,1443403
#define TAMP_SECCFGR_BKPWSEC_0 18058,1443473
#define TAMP_SECCFGR_BKPWSEC_1 18059,1443577
#define TAMP_SECCFGR_BKPWSEC_2 18060,1443681
#define TAMP_SECCFGR_BKPWSEC_3 18061,1443785
#define TAMP_SECCFGR_BKPWSEC_4 18062,1443889
#define TAMP_SECCFGR_BKPWSEC_5 18063,1443993
#define TAMP_SECCFGR_BKPWSEC_6 18064,1444097
#define TAMP_SECCFGR_BKPWSEC_7 18065,1444201
#define TAMP_SECCFGR_BHKLOCK_Pos 18066,1444305
#define TAMP_SECCFGR_BHKLOCK_Msk 18067,1444356
#define TAMP_SECCFGR_BHKLOCK 18068,1444460
#define TAMP_SECCFGR_TAMPSEC_Pos 18069,1444530
#define TAMP_SECCFGR_TAMPSEC_Msk 18070,1444581
#define TAMP_SECCFGR_TAMPSEC 18071,1444685
#define TAMP_PRIVCFGR_CNT1PRIV_Pos 18074,1444839
#define TAMP_PRIVCFGR_CNT1PRIV_Msk 18075,1444890
#define TAMP_PRIVCFGR_CNT1PRIV 18076,1444996
#define TAMP_PRIVCFGR_BKPRWPRIV_Pos 18077,1445068
#define TAMP_PRIVCFGR_BKPRWPRIV_Msk 18078,1445119
#define TAMP_PRIVCFGR_BKPRWPRIV 18079,1445225
#define TAMP_PRIVCFGR_BKPWPRIV_Pos 18080,1445298
#define TAMP_PRIVCFGR_BKPWPRIV_Msk 18081,1445349
#define TAMP_PRIVCFGR_BKPWPRIV 18082,1445455
#define TAMP_PRIVCFGR_TAMPPRIV_Pos 18083,1445527
#define TAMP_PRIVCFGR_TAMPPRIV_Msk 18084,1445578
#define TAMP_PRIVCFGR_TAMPPRIV 18085,1445682
#define TAMP_IER_TAMP1IE_Pos 18088,1445838
#define TAMP_IER_TAMP1IE_Msk 18089,1445888
#define TAMP_IER_TAMP1IE 18090,1445992
#define TAMP_IER_TAMP2IE_Pos 18091,1446058
#define TAMP_IER_TAMP2IE_Msk 18092,1446108
#define TAMP_IER_TAMP2IE 18093,1446212
#define TAMP_IER_TAMP3IE_Pos 18094,1446278
#define TAMP_IER_TAMP3IE_Msk 18095,1446328
#define TAMP_IER_TAMP3IE 18096,1446432
#define TAMP_IER_TAMP4IE_Pos 18097,1446498
#define TAMP_IER_TAMP4IE_Msk 18098,1446548
#define TAMP_IER_TAMP4IE 18099,1446652
#define TAMP_IER_TAMP5IE_Pos 18100,1446718
#define TAMP_IER_TAMP5IE_Msk 18101,1446768
#define TAMP_IER_TAMP5IE 18102,1446872
#define TAMP_IER_TAMP6IE_Pos 18103,1446938
#define TAMP_IER_TAMP6IE_Msk 18104,1446988
#define TAMP_IER_TAMP6IE 18105,1447092
#define TAMP_IER_TAMP7IE_Pos 18106,1447158
#define TAMP_IER_TAMP7IE_Msk 18107,1447208
#define TAMP_IER_TAMP7IE 18108,1447312
#define TAMP_IER_TAMP8IE_Pos 18109,1447378
#define TAMP_IER_TAMP8IE_Msk 18110,1447428
#define TAMP_IER_TAMP8IE 18111,1447532
#define TAMP_IER_ITAMP1IE_Pos 18112,1447598
#define TAMP_IER_ITAMP1IE_Msk 18113,1447649
#define TAMP_IER_ITAMP1IE 18114,1447753
#define TAMP_IER_ITAMP2IE_Pos 18115,1447820
#define TAMP_IER_ITAMP2IE_Msk 18116,1447871
#define TAMP_IER_ITAMP2IE 18117,1447975
#define TAMP_IER_ITAMP3IE_Pos 18118,1448042
#define TAMP_IER_ITAMP3IE_Msk 18119,1448093
#define TAMP_IER_ITAMP3IE 18120,1448197
#define TAMP_IER_ITAMP4IE_Pos 18121,1448264
#define TAMP_IER_ITAMP4IE_Msk 18122,1448315
#define TAMP_IER_ITAMP4IE 18123,1448419
#define TAMP_IER_ITAMP5IE_Pos 18124,1448486
#define TAMP_IER_ITAMP5IE_Msk 18125,1448537
#define TAMP_IER_ITAMP5IE 18126,1448641
#define TAMP_IER_ITAMP6IE_Pos 18127,1448708
#define TAMP_IER_ITAMP6IE_Msk 18128,1448759
#define TAMP_IER_ITAMP6IE 18129,1448863
#define TAMP_IER_ITAMP7IE_Pos 18130,1448930
#define TAMP_IER_ITAMP7IE_Msk 18131,1448981
#define TAMP_IER_ITAMP7IE 18132,1449085
#define TAMP_IER_ITAMP8IE_Pos 18133,1449152
#define TAMP_IER_ITAMP8IE_Msk 18134,1449203
#define TAMP_IER_ITAMP8IE 18135,1449307
#define TAMP_IER_ITAMP9IE_Pos 18136,1449374
#define TAMP_IER_ITAMP9IE_Msk 18137,1449425
#define TAMP_IER_ITAMP9IE 18138,1449529
#define TAMP_IER_ITAMP11IE_Pos 18139,1449596
#define TAMP_IER_ITAMP11IE_Msk 18140,1449647
#define TAMP_IER_ITAMP11IE 18141,1449751
#define TAMP_IER_ITAMP12IE_Pos 18142,1449819
#define TAMP_IER_ITAMP12IE_Msk 18143,1449870
#define TAMP_IER_ITAMP12IE 18144,1449974
#define TAMP_IER_ITAMP13IE_Pos 18145,1450042
#define TAMP_IER_ITAMP13IE_Msk 18146,1450093
#define TAMP_IER_ITAMP13IE 18147,1450197
#define TAMP_IER_ITAMP15IE_Pos 18148,1450265
#define TAMP_IER_ITAMP15IE_Msk 18149,1450316
#define TAMP_IER_ITAMP15IE 18150,1450420
#define TAMP_SR_TAMP1F_Pos 18153,1450571
#define TAMP_SR_TAMP1F_Msk 18154,1450621
#define TAMP_SR_TAMP1F 18155,1450725
#define TAMP_SR_TAMP2F_Pos 18156,1450789
#define TAMP_SR_TAMP2F_Msk 18157,1450839
#define TAMP_SR_TAMP2F 18158,1450943
#define TAMP_SR_TAMP3F_Pos 18159,1451007
#define TAMP_SR_TAMP3F_Msk 18160,1451057
#define TAMP_SR_TAMP3F 18161,1451161
#define TAMP_SR_TAMP4F_Pos 18162,1451225
#define TAMP_SR_TAMP4F_Msk 18163,1451275
#define TAMP_SR_TAMP4F 18164,1451379
#define TAMP_SR_TAMP5F_Pos 18165,1451443
#define TAMP_SR_TAMP5F_Msk 18166,1451493
#define TAMP_SR_TAMP5F 18167,1451597
#define TAMP_SR_TAMP6F_Pos 18168,1451661
#define TAMP_SR_TAMP6F_Msk 18169,1451711
#define TAMP_SR_TAMP6F 18170,1451815
#define TAMP_SR_TAMP7F_Pos 18171,1451879
#define TAMP_SR_TAMP7F_Msk 18172,1451929
#define TAMP_SR_TAMP7F 18173,1452033
#define TAMP_SR_TAMP8F_Pos 18174,1452097
#define TAMP_SR_TAMP8F_Msk 18175,1452147
#define TAMP_SR_TAMP8F 18176,1452251
#define TAMP_SR_ITAMP1F_Pos 18177,1452315
#define TAMP_SR_ITAMP1F_Msk 18178,1452366
#define TAMP_SR_ITAMP1F 18179,1452470
#define TAMP_SR_ITAMP2F_Pos 18180,1452535
#define TAMP_SR_ITAMP2F_Msk 18181,1452586
#define TAMP_SR_ITAMP2F 18182,1452690
#define TAMP_SR_ITAMP3F_Pos 18183,1452755
#define TAMP_SR_ITAMP3F_Msk 18184,1452806
#define TAMP_SR_ITAMP3F 18185,1452910
#define TAMP_SR_ITAMP4F_Pos 18186,1452975
#define TAMP_SR_ITAMP4F_Msk 18187,1453026
#define TAMP_SR_ITAMP4F 18188,1453130
#define TAMP_SR_ITAMP5F_Pos 18189,1453195
#define TAMP_SR_ITAMP5F_Msk 18190,1453246
#define TAMP_SR_ITAMP5F 18191,1453350
#define TAMP_SR_ITAMP6F_Pos 18192,1453415
#define TAMP_SR_ITAMP6F_Msk 18193,1453466
#define TAMP_SR_ITAMP6F 18194,1453570
#define TAMP_SR_ITAMP7F_Pos 18195,1453635
#define TAMP_SR_ITAMP7F_Msk 18196,1453686
#define TAMP_SR_ITAMP7F 18197,1453790
#define TAMP_SR_ITAMP8F_Pos 18198,1453855
#define TAMP_SR_ITAMP8F_Msk 18199,1453906
#define TAMP_SR_ITAMP8F 18200,1454010
#define TAMP_SR_ITAMP9F_Pos 18201,1454075
#define TAMP_SR_ITAMP9F_Msk 18202,1454126
#define TAMP_SR_ITAMP9F 18203,1454230
#define TAMP_SR_ITAMP11F_Pos 18204,1454295
#define TAMP_SR_ITAMP11F_Msk 18205,1454346
#define TAMP_SR_ITAMP11F 18206,1454450
#define TAMP_SR_ITAMP12F_Pos 18207,1454516
#define TAMP_SR_ITAMP12F_Msk 18208,1454567
#define TAMP_SR_ITAMP12F 18209,1454671
#define TAMP_SR_ITAMP13F_Pos 18210,1454737
#define TAMP_SR_ITAMP13F_Msk 18211,1454788
#define TAMP_SR_ITAMP13F 18212,1454892
#define TAMP_SR_ITAMP15F_Pos 18213,1454958
#define TAMP_SR_ITAMP15F_Msk 18214,1455009
#define TAMP_SR_ITAMP15F 18215,1455113
#define TAMP_MISR_TAMP1MF_Pos 18218,1455263
#define TAMP_MISR_TAMP1MF_Msk 18219,1455313
#define TAMP_MISR_TAMP1MF 18220,1455417
#define TAMP_MISR_TAMP2MF_Pos 18221,1455484
#define TAMP_MISR_TAMP2MF_Msk 18222,1455534
#define TAMP_MISR_TAMP2MF 18223,1455638
#define TAMP_MISR_TAMP3MF_Pos 18224,1455705
#define TAMP_MISR_TAMP3MF_Msk 18225,1455755
#define TAMP_MISR_TAMP3MF 18226,1455859
#define TAMP_MISR_TAMP4MF_Pos 18227,1455926
#define TAMP_MISR_TAMP4MF_Msk 18228,1455976
#define TAMP_MISR_TAMP4MF 18229,1456080
#define TAMP_MISR_TAMP5MF_Pos 18230,1456147
#define TAMP_MISR_TAMP5MF_Msk 18231,1456197
#define TAMP_MISR_TAMP5MF 18232,1456301
#define TAMP_MISR_TAMP6MF_Pos 18233,1456368
#define TAMP_MISR_TAMP6MF_Msk 18234,1456418
#define TAMP_MISR_TAMP6MF 18235,1456522
#define TAMP_MISR_TAMP7MF_Pos 18236,1456589
#define TAMP_MISR_TAMP7MF_Msk 18237,1456639
#define TAMP_MISR_TAMP7MF 18238,1456743
#define TAMP_MISR_TAMP8MF_Pos 18239,1456810
#define TAMP_MISR_TAMP8MF_Msk 18240,1456860
#define TAMP_MISR_TAMP8MF 18241,1456964
#define TAMP_MISR_ITAMP1MF_Pos 18242,1457031
#define TAMP_MISR_ITAMP1MF_Msk 18243,1457082
#define TAMP_MISR_ITAMP1MF 18244,1457186
#define TAMP_MISR_ITAMP2MF_Pos 18245,1457254
#define TAMP_MISR_ITAMP2MF_Msk 18246,1457305
#define TAMP_MISR_ITAMP2MF 18247,1457409
#define TAMP_MISR_ITAMP3MF_Pos 18248,1457477
#define TAMP_MISR_ITAMP3MF_Msk 18249,1457528
#define TAMP_MISR_ITAMP3MF 18250,1457632
#define TAMP_MISR_ITAMP4MF_Pos 18251,1457700
#define TAMP_MISR_ITAMP4MF_Msk 18252,1457751
#define TAMP_MISR_ITAMP4MF 18253,1457855
#define TAMP_MISR_ITAMP5MF_Pos 18254,1457923
#define TAMP_MISR_ITAMP5MF_Msk 18255,1457974
#define TAMP_MISR_ITAMP5MF 18256,1458078
#define TAMP_MISR_ITAMP6MF_Pos 18257,1458146
#define TAMP_MISR_ITAMP6MF_Msk 18258,1458197
#define TAMP_MISR_ITAMP6MF 18259,1458301
#define TAMP_MISR_ITAMP7MF_Pos 18260,1458369
#define TAMP_MISR_ITAMP7MF_Msk 18261,1458420
#define TAMP_MISR_ITAMP7MF 18262,1458524
#define TAMP_MISR_ITAMP8MF_Pos 18263,1458592
#define TAMP_MISR_ITAMP8MF_Msk 18264,1458643
#define TAMP_MISR_ITAMP8MF 18265,1458747
#define TAMP_MISR_ITAMP9MF_Pos 18266,1458815
#define TAMP_MISR_ITAMP9MF_Msk 18267,1458866
#define TAMP_MISR_ITAMP9MF 18268,1458970
#define TAMP_MISR_ITAMP11MF_Pos 18269,1459038
#define TAMP_MISR_ITAMP11MF_Msk 18270,1459089
#define TAMP_MISR_ITAMP11MF 18271,1459193
#define TAMP_MISR_ITAMP12MF_Pos 18272,1459262
#define TAMP_MISR_ITAMP12MF_Msk 18273,1459313
#define TAMP_MISR_ITAMP12MF 18274,1459418
#define TAMP_MISR_ITAMP13MF_Pos 18275,1459487
#define TAMP_MISR_ITAMP13MF_Msk 18276,1459538
#define TAMP_MISR_ITAMP13MF 18277,1459643
#define TAMP_MISR_ITAMP15MF_Pos 18278,1459712
#define TAMP_MISR_ITAMP15MF_Msk 18279,1459763
#define TAMP_MISR_ITAMP15MF 18280,1459867
#define TAMP_SMISR_TAMP1MF_Pos 18283,1460023
#define TAMP_SMISR_TAMP1MF_Msk 18284,1460073
#define TAMP_SMISR_TAMP1MF 18285,1460177
#define TAMP_SMISR_TAMP2MF_Pos 18286,1460245
#define TAMP_SMISR_TAMP2MF_Msk 18287,1460295
#define TAMP_SMISR_TAMP2MF 18288,1460399
#define TAMP_SMISR_TAMP3MF_Pos 18289,1460467
#define TAMP_SMISR_TAMP3MF_Msk 18290,1460517
#define TAMP_SMISR_TAMP3MF 18291,1460621
#define TAMP_SMISR_TAMP4MF_Pos 18292,1460689
#define TAMP_SMISR_TAMP4MF_Msk 18293,1460739
#define TAMP_SMISR_TAMP4MF 18294,1460843
#define TAMP_SMISR_TAMP5MF_Pos 18295,1460911
#define TAMP_SMISR_TAMP5MF_Msk 18296,1460961
#define TAMP_SMISR_TAMP5MF 18297,1461065
#define TAMP_SMISR_TAMP6MF_Pos 18298,1461133
#define TAMP_SMISR_TAMP6MF_Msk 18299,1461183
#define TAMP_SMISR_TAMP6MF 18300,1461287
#define TAMP_SMISR_TAMP7MF_Pos 18301,1461355
#define TAMP_SMISR_TAMP7MF_Msk 18302,1461405
#define TAMP_SMISR_TAMP7MF 18303,1461509
#define TAMP_SMISR_TAMP8MF_Pos 18304,1461577
#define TAMP_SMISR_TAMP8MF_Msk 18305,1461627
#define TAMP_SMISR_TAMP8MF 18306,1461731
#define TAMP_SMISR_ITAMP1MF_Pos 18307,1461799
#define TAMP_SMISR_ITAMP1MF_Msk 18308,1461850
#define TAMP_SMISR_ITAMP1MF 18309,1461954
#define TAMP_SMISR_ITAMP2MF_Pos 18310,1462023
#define TAMP_SMISR_ITAMP2MF_Msk 18311,1462074
#define TAMP_SMISR_ITAMP2MF 18312,1462178
#define TAMP_SMISR_ITAMP3MF_Pos 18313,1462247
#define TAMP_SMISR_ITAMP3MF_Msk 18314,1462298
#define TAMP_SMISR_ITAMP3MF 18315,1462402
#define TAMP_SMISR_ITAMP4MF_Pos 18316,1462471
#define TAMP_SMISR_ITAMP4MF_Msk 18317,1462522
#define TAMP_SMISR_ITAMP4MF 18318,1462626
#define TAMP_SMISR_ITAMP5MF_Pos 18319,1462695
#define TAMP_SMISR_ITAMP5MF_Msk 18320,1462746
#define TAMP_SMISR_ITAMP5MF 18321,1462850
#define TAMP_SMISR_ITAMP6MF_Pos 18322,1462919
#define TAMP_SMISR_ITAMP6MF_Msk 18323,1462970
#define TAMP_SMISR_ITAMP6MF 18324,1463074
#define TAMP_SMISR_ITAMP7MF_Pos 18325,1463143
#define TAMP_SMISR_ITAMP7MF_Msk 18326,1463194
#define TAMP_SMISR_ITAMP7MF 18327,1463298
#define TAMP_SMISR_ITAMP8MF_Pos 18328,1463367
#define TAMP_SMISR_ITAMP8MF_Msk 18329,1463418
#define TAMP_SMISR_ITAMP8MF 18330,1463522
#define TAMP_SMISR_ITAMP9MF_Pos 18331,1463591
#define TAMP_SMISR_ITAMP9MF_Msk 18332,1463642
#define TAMP_SMISR_ITAMP9MF 18333,1463746
#define TAMP_SMISR_ITAMP11MF_Pos 18334,1463815
#define TAMP_SMISR_ITAMP11MF_Msk 18335,1463866
#define TAMP_SMISR_ITAMP11MF 18336,1463971
#define TAMP_SMISR_ITAMP12MF_Pos 18337,1464041
#define TAMP_SMISR_ITAMP12MF_Msk 18338,1464092
#define TAMP_SMISR_ITAMP12MF 18339,1464197
#define TAMP_SMISR_ITAMP13MF_Pos 18340,1464267
#define TAMP_SMISR_ITAMP13MF_Msk 18341,1464318
#define TAMP_SMISR_ITAMP13MF 18342,1464423
#define TAMP_SMISR_ITAMP15MF_Pos 18343,1464493
#define TAMP_SMISR_ITAMP15MF_Msk 18344,1464544
#define TAMP_SMISR_ITAMP15MF 18345,1464649
#define TAMP_SCR_CTAMP1F_Pos 18348,1464803
#define TAMP_SCR_CTAMP1F_Msk 18349,1464853
#define TAMP_SCR_CTAMP1F 18350,1464957
#define TAMP_SCR_CTAMP2F_Pos 18351,1465023
#define TAMP_SCR_CTAMP2F_Msk 18352,1465073
#define TAMP_SCR_CTAMP2F 18353,1465177
#define TAMP_SCR_CTAMP3F_Pos 18354,1465243
#define TAMP_SCR_CTAMP3F_Msk 18355,1465293
#define TAMP_SCR_CTAMP3F 18356,1465397
#define TAMP_SCR_CTAMP4F_Pos 18357,1465463
#define TAMP_SCR_CTAMP4F_Msk 18358,1465513
#define TAMP_SCR_CTAMP4F 18359,1465617
#define TAMP_SCR_CTAMP5F_Pos 18360,1465683
#define TAMP_SCR_CTAMP5F_Msk 18361,1465733
#define TAMP_SCR_CTAMP5F 18362,1465837
#define TAMP_SCR_CTAMP6F_Pos 18363,1465903
#define TAMP_SCR_CTAMP6F_Msk 18364,1465953
#define TAMP_SCR_CTAMP6F 18365,1466057
#define TAMP_SCR_CTAMP7F_Pos 18366,1466123
#define TAMP_SCR_CTAMP7F_Msk 18367,1466173
#define TAMP_SCR_CTAMP7F 18368,1466277
#define TAMP_SCR_CTAMP8F_Pos 18369,1466343
#define TAMP_SCR_CTAMP8F_Msk 18370,1466393
#define TAMP_SCR_CTAMP8F 18371,1466497
#define TAMP_SCR_CITAMP1F_Pos 18372,1466563
#define TAMP_SCR_CITAMP1F_Msk 18373,1466614
#define TAMP_SCR_CITAMP1F 18374,1466718
#define TAMP_SCR_CITAMP2F_Pos 18375,1466785
#define TAMP_SCR_CITAMP2F_Msk 18376,1466836
#define TAMP_SCR_CITAMP2F 18377,1466940
#define TAMP_SCR_CITAMP3F_Pos 18378,1467007
#define TAMP_SCR_CITAMP3F_Msk 18379,1467058
#define TAMP_SCR_CITAMP3F 18380,1467162
#define TAMP_SCR_CITAMP4F_Pos 18381,1467229
#define TAMP_SCR_CITAMP4F_Msk 18382,1467280
#define TAMP_SCR_CITAMP4F 18383,1467384
#define TAMP_SCR_CITAMP5F_Pos 18384,1467451
#define TAMP_SCR_CITAMP5F_Msk 18385,1467502
#define TAMP_SCR_CITAMP5F 18386,1467606
#define TAMP_SCR_CITAMP6F_Pos 18387,1467673
#define TAMP_SCR_CITAMP6F_Msk 18388,1467724
#define TAMP_SCR_CITAMP6F 18389,1467828
#define TAMP_SCR_CITAMP7F_Pos 18390,1467895
#define TAMP_SCR_CITAMP7F_Msk 18391,1467946
#define TAMP_SCR_CITAMP7F 18392,1468050
#define TAMP_SCR_CITAMP8F_Pos 18393,1468117
#define TAMP_SCR_CITAMP8F_Msk 18394,1468168
#define TAMP_SCR_CITAMP8F 18395,1468272
#define TAMP_SCR_CITAMP9F_Pos 18396,1468339
#define TAMP_SCR_CITAMP9F_Msk 18397,1468390
#define TAMP_SCR_CITAMP9F 18398,1468494
#define TAMP_SCR_CITAMP11F_Pos 18399,1468561
#define TAMP_SCR_CITAMP11F_Msk 18400,1468612
#define TAMP_SCR_CITAMP11F 18401,1468716
#define TAMP_SCR_CITAMP12F_Pos 18402,1468784
#define TAMP_SCR_CITAMP12F_Msk 18403,1468835
#define TAMP_SCR_CITAMP12F 18404,1468939
#define TAMP_SCR_CITAMP13F_Pos 18405,1469007
#define TAMP_SCR_CITAMP13F_Msk 18406,1469058
#define TAMP_SCR_CITAMP13F 18407,1469162
#define TAMP_SCR_CITAMP15F_Pos 18408,1469230
#define TAMP_SCR_CITAMP15F_Msk 18409,1469281
#define TAMP_SCR_CITAMP15F 18410,1469385
#define TAMP_COUNT1R_COUNT_Pos 18412,1469537
#define TAMP_COUNT1R_COUNT_Msk 18413,1469587
#define TAMP_COUNT1R_COUNT 18414,1469691
#define TAMP_OR_OUT3_RMP_Pos 18417,1469840
#define TAMP_OR_OUT3_RMP_Msk 18418,1469889
#define TAMP_OR_OUT3_RMP 18419,1469992
#define TAMP_OR_OUT3_RMP_0 18420,1470057
#define TAMP_OR_OUT3_RMP_1 18421,1470160
#define TAMP_OR_OUT5_RMP_Pos 18422,1470263
#define TAMP_OR_OUT5_RMP_Msk 18423,1470312
#define TAMP_OR_OUT5_RMP 18424,1470415
#define TAMP_OR_IN2_RMP_Pos 18425,1470480
#define TAMP_OR_IN2_RMP_Msk 18426,1470529
#define TAMP_OR_IN2_RMP 18427,1470632
#define TAMP_OR_IN3_RMP_Pos 18428,1470696
#define TAMP_OR_IN3_RMP_Msk 18429,1470745
#define TAMP_OR_IN3_RMP 18430,1470848
#define TAMP_OR_IN4_RMP_Pos 18431,1470912
#define TAMP_OR_IN4_RMP_Msk 18432,1470962
#define TAMP_OR_IN4_RMP 18433,1471065
#define TAMP_ERCFGR_ERCFG0_Pos 18436,1471213
#define TAMP_ERCFGR_ERCFG0_Msk 18437,1471263
#define TAMP_ERCFGR_ERCFG0 18438,1471369
#define TAMP_BKP0R_Pos 18441,1471521
#define TAMP_BKP0R_Msk 18442,1471571
#define TAMP_BKP0R 18443,1471675
#define TAMP_BKP1R_Pos 18446,1471820
#define TAMP_BKP1R_Msk 18447,1471870
#define TAMP_BKP1R 18448,1471974
#define TAMP_BKP2R_Pos 18451,1472119
#define TAMP_BKP2R_Msk 18452,1472169
#define TAMP_BKP2R 18453,1472273
#define TAMP_BKP3R_Pos 18456,1472418
#define TAMP_BKP3R_Msk 18457,1472468
#define TAMP_BKP3R 18458,1472572
#define TAMP_BKP4R_Pos 18461,1472717
#define TAMP_BKP4R_Msk 18462,1472767
#define TAMP_BKP4R 18463,1472871
#define TAMP_BKP5R_Pos 18466,1473016
#define TAMP_BKP5R_Msk 18467,1473066
#define TAMP_BKP5R 18468,1473170
#define TAMP_BKP6R_Pos 18471,1473315
#define TAMP_BKP6R_Msk 18472,1473365
#define TAMP_BKP6R 18473,1473469
#define TAMP_BKP7R_Pos 18476,1473614
#define TAMP_BKP7R_Msk 18477,1473664
#define TAMP_BKP7R 18478,1473768
#define TAMP_BKP8R_Pos 18481,1473913
#define TAMP_BKP8R_Msk 18482,1473963
#define TAMP_BKP8R 18483,1474067
#define TAMP_BKP9R_Pos 18486,1474212
#define TAMP_BKP9R_Msk 18487,1474262
#define TAMP_BKP9R 18488,1474366
#define TAMP_BKP10R_Pos 18491,1474511
#define TAMP_BKP10R_Msk 18492,1474561
#define TAMP_BKP10R 18493,1474665
#define TAMP_BKP11R_Pos 18496,1474811
#define TAMP_BKP11R_Msk 18497,1474861
#define TAMP_BKP11R 18498,1474965
#define TAMP_BKP12R_Pos 18501,1475111
#define TAMP_BKP12R_Msk 18502,1475161
#define TAMP_BKP12R 18503,1475265
#define TAMP_BKP13R_Pos 18506,1475411
#define TAMP_BKP13R_Msk 18507,1475461
#define TAMP_BKP13R 18508,1475565
#define TAMP_BKP14R_Pos 18511,1475711
#define TAMP_BKP14R_Msk 18512,1475761
#define TAMP_BKP14R 18513,1475865
#define TAMP_BKP15R_Pos 18516,1476011
#define TAMP_BKP15R_Msk 18517,1476061
#define TAMP_BKP15R 18518,1476165
#define TAMP_BKP16R_Pos 18521,1476311
#define TAMP_BKP16R_Msk 18522,1476361
#define TAMP_BKP16R 18523,1476465
#define TAMP_BKP17R_Pos 18526,1476611
#define TAMP_BKP17R_Msk 18527,1476661
#define TAMP_BKP17R 18528,1476765
#define TAMP_BKP18R_Pos 18531,1476911
#define TAMP_BKP18R_Msk 18532,1476961
#define TAMP_BKP18R 18533,1477065
#define TAMP_BKP19R_Pos 18536,1477211
#define TAMP_BKP19R_Msk 18537,1477261
#define TAMP_BKP19R 18538,1477365
#define TAMP_BKP20R_Pos 18541,1477511
#define TAMP_BKP20R_Msk 18542,1477561
#define TAMP_BKP20R 18543,1477665
#define TAMP_BKP21R_Pos 18546,1477811
#define TAMP_BKP21R_Msk 18547,1477861
#define TAMP_BKP21R 18548,1477965
#define TAMP_BKP22R_Pos 18551,1478111
#define TAMP_BKP22R_Msk 18552,1478161
#define TAMP_BKP22R 18553,1478265
#define TAMP_BKP23R_Pos 18556,1478411
#define TAMP_BKP23R_Msk 18557,1478461
#define TAMP_BKP23R 18558,1478565
#define TAMP_BKP24R_Pos 18561,1478711
#define TAMP_BKP24R_Msk 18562,1478761
#define TAMP_BKP24R 18563,1478865
#define TAMP_BKP25R_Pos 18566,1479011
#define TAMP_BKP25R_Msk 18567,1479061
#define TAMP_BKP25R 18568,1479165
#define TAMP_BKP26R_Pos 18571,1479311
#define TAMP_BKP26R_Msk 18572,1479361
#define TAMP_BKP26R 18573,1479465
#define TAMP_BKP27R_Pos 18576,1479611
#define TAMP_BKP27R_Msk 18577,1479661
#define TAMP_BKP27R 18578,1479765
#define TAMP_BKP28R_Pos 18581,1479911
#define TAMP_BKP28R_Msk 18582,1479961
#define TAMP_BKP28R 18583,1480065
#define TAMP_BKP29R_Pos 18586,1480211
#define TAMP_BKP29R_Msk 18587,1480261
#define TAMP_BKP29R 18588,1480365
#define TAMP_BKP30R_Pos 18591,1480511
#define TAMP_BKP30R_Msk 18592,1480561
#define TAMP_BKP30R 18593,1480665
#define TAMP_BKP31R_Pos 18596,1480811
#define TAMP_BKP31R_Msk 18597,1480861
#define TAMP_BKP31R 18598,1480965
#define SAI_GCR_SYNCIN_Pos 18606,1481520
#define SAI_GCR_SYNCIN_Msk 18607,1481570
#define SAI_GCR_SYNCIN 18608,1481674
#define SAI_GCR_SYNCIN_0 18609,1481810
#define SAI_GCR_SYNCIN_1 18610,1481914
#define SAI_GCR_SYNCOUT_Pos 18611,1482018
#define SAI_GCR_SYNCOUT_Msk 18612,1482068
#define SAI_GCR_SYNCOUT 18613,1482172
#define SAI_GCR_SYNCOUT_0 18614,1482308
#define SAI_GCR_SYNCOUT_1 18615,1482412
#define SAI_xCR1_MODE_Pos 18618,1482600
#define SAI_xCR1_MODE_Msk 18619,1482650
#define SAI_xCR1_MODE 18620,1482754
#define SAI_xCR1_MODE_0 18621,1482890
#define SAI_xCR1_MODE_1 18622,1482994
#define SAI_xCR1_PRTCFG_Pos 18623,1483098
#define SAI_xCR1_PRTCFG_Msk 18624,1483148
#define SAI_xCR1_PRTCFG 18625,1483252
#define SAI_xCR1_PRTCFG_0 18626,1483388
#define SAI_xCR1_PRTCFG_1 18627,1483492
#define SAI_xCR1_DS_Pos 18628,1483596
#define SAI_xCR1_DS_Msk 18629,1483646
#define SAI_xCR1_DS 18630,1483750
#define SAI_xCR1_DS_0 18631,1483867
#define SAI_xCR1_DS_1 18632,1483971
#define SAI_xCR1_DS_2 18633,1484075
#define SAI_xCR1_LSBFIRST_Pos 18634,1484179
#define SAI_xCR1_LSBFIRST_Msk 18635,1484229
#define SAI_xCR1_LSBFIRST 18636,1484333
#define SAI_xCR1_CKSTR_Pos 18637,1484450
#define SAI_xCR1_CKSTR_Msk 18638,1484500
#define SAI_xCR1_CKSTR 18639,1484604
#define SAI_xCR1_SYNCEN_Pos 18640,1484721
#define SAI_xCR1_SYNCEN_Msk 18641,1484772
#define SAI_xCR1_SYNCEN 18642,1484876
#define SAI_xCR1_SYNCEN_0 18643,1485004
#define SAI_xCR1_SYNCEN_1 18644,1485108
#define SAI_xCR1_MONO_Pos 18645,1485212
#define SAI_xCR1_MONO_Msk 18646,1485263
#define SAI_xCR1_MONO 18647,1485367
#define SAI_xCR1_OUTDRIV_Pos 18648,1485486
#define SAI_xCR1_OUTDRIV_Msk 18649,1485537
#define SAI_xCR1_OUTDRIV 18650,1485641
#define SAI_xCR1_SAIEN_Pos 18651,1485760
#define SAI_xCR1_SAIEN_Msk 18652,1485811
#define SAI_xCR1_SAIEN 18653,1485915
#define SAI_xCR1_DMAEN_Pos 18654,1486034
#define SAI_xCR1_DMAEN_Msk 18655,1486085
#define SAI_xCR1_DMAEN 18656,1486189
#define SAI_xCR1_NODIV_Pos 18657,1486308
#define SAI_xCR1_NODIV_Msk 18658,1486359
#define SAI_xCR1_NODIV 18659,1486463
#define SAI_xCR1_MCKDIV_Pos 18660,1486582
#define SAI_xCR1_MCKDIV_Msk 18661,1486633
#define SAI_xCR1_MCKDIV 18662,1486737
#define SAI_xCR1_MCKDIV_0 18663,1486865
#define SAI_xCR1_MCKDIV_1 18664,1486964
#define SAI_xCR1_MCKDIV_2 18665,1487063
#define SAI_xCR1_MCKDIV_3 18666,1487162
#define SAI_xCR1_MCKDIV_4 18667,1487261
#define SAI_xCR1_MCKDIV_5 18668,1487360
#define SAI_xCR1_OSR_Pos 18669,1487459
#define SAI_xCR1_OSR_Msk 18670,1487510
#define SAI_xCR1_OSR 18671,1487614
#define SAI_xCR1_MCKEN_Pos 18672,1487742
#define SAI_xCR1_MCKEN_Msk 18673,1487793
#define SAI_xCR1_MCKEN 18674,1487897
#define SAI_xCR2_FTH_Pos 18677,1488104
#define SAI_xCR2_FTH_Msk 18678,1488154
#define SAI_xCR2_FTH 18679,1488258
#define SAI_xCR2_FTH_0 18680,1488376
#define SAI_xCR2_FTH_1 18681,1488480
#define SAI_xCR2_FTH_2 18682,1488584
#define SAI_xCR2_FFLUSH_Pos 18683,1488688
#define SAI_xCR2_FFLUSH_Msk 18684,1488738
#define SAI_xCR2_FFLUSH 18685,1488842
#define SAI_xCR2_TRIS_Pos 18686,1488967
#define SAI_xCR2_TRIS_Msk 18687,1489017
#define SAI_xCR2_TRIS 18688,1489121
#define SAI_xCR2_MUTE_Pos 18689,1489246
#define SAI_xCR2_MUTE_Msk 18690,1489296
#define SAI_xCR2_MUTE 18691,1489400
#define SAI_xCR2_MUTEVAL_Pos 18692,1489525
#define SAI_xCR2_MUTEVAL_Msk 18693,1489575
#define SAI_xCR2_MUTEVAL 18694,1489679
#define SAI_xCR2_MUTECNT_Pos 18695,1489804
#define SAI_xCR2_MUTECNT_Msk 18696,1489854
#define SAI_xCR2_MUTECNT 18697,1489958
#define SAI_xCR2_MUTECNT_0 18698,1490078
#define SAI_xCR2_MUTECNT_1 18699,1490182
#define SAI_xCR2_MUTECNT_2 18700,1490286
#define SAI_xCR2_MUTECNT_3 18701,1490390
#define SAI_xCR2_MUTECNT_4 18702,1490494
#define SAI_xCR2_MUTECNT_5 18703,1490598
#define SAI_xCR2_CPL_Pos 18704,1490702
#define SAI_xCR2_CPL_Msk 18705,1490753
#define SAI_xCR2_CPL 18706,1490857
#define SAI_xCR2_COMP_Pos 18707,1490977
#define SAI_xCR2_COMP_Msk 18708,1491028
#define SAI_xCR2_COMP 18709,1491132
#define SAI_xCR2_COMP_0 18710,1491252
#define SAI_xCR2_COMP_1 18711,1491356
#define SAI_xFRCR_FRL_Pos 18714,1491544
#define SAI_xFRCR_FRL_Msk 18715,1491594
#define SAI_xFRCR_FRL 18716,1491698
#define SAI_xFRCR_FRL_0 18717,1491814
#define SAI_xFRCR_FRL_1 18718,1491918
#define SAI_xFRCR_FRL_2 18719,1492022
#define SAI_xFRCR_FRL_3 18720,1492126
#define SAI_xFRCR_FRL_4 18721,1492230
#define SAI_xFRCR_FRL_5 18722,1492334
#define SAI_xFRCR_FRL_6 18723,1492438
#define SAI_xFRCR_FRL_7 18724,1492542
#define SAI_xFRCR_FSALL_Pos 18725,1492646
#define SAI_xFRCR_FSALL_Msk 18726,1492696
#define SAI_xFRCR_FSALL 18727,1492800
#define SAI_xFRCR_FSALL_0 18728,1492946
#define SAI_xFRCR_FSALL_1 18729,1493050
#define SAI_xFRCR_FSALL_2 18730,1493154
#define SAI_xFRCR_FSALL_3 18731,1493258
#define SAI_xFRCR_FSALL_4 18732,1493362
#define SAI_xFRCR_FSALL_5 18733,1493466
#define SAI_xFRCR_FSALL_6 18734,1493570
#define SAI_xFRCR_FSDEF_Pos 18735,1493674
#define SAI_xFRCR_FSDEF_Msk 18736,1493725
#define SAI_xFRCR_FSDEF 18737,1493829
#define SAI_xFRCR_FSPOL_Pos 18738,1493955
#define SAI_xFRCR_FSPOL_Msk 18739,1494006
#define SAI_xFRCR_FSPOL 18740,1494110
#define SAI_xFRCR_FSOFF_Pos 18741,1494236
#define SAI_xFRCR_FSOFF_Msk 18742,1494287
#define SAI_xFRCR_FSOFF 18743,1494391
#define SAI_xSLOTR_FBOFF_Pos 18746,1494602
#define SAI_xSLOTR_FBOFF_Msk 18747,1494652
#define SAI_xSLOTR_FBOFF 18748,1494756
#define SAI_xSLOTR_FBOFF_0 18749,1494876
#define SAI_xSLOTR_FBOFF_1 18750,1494980
#define SAI_xSLOTR_FBOFF_2 18751,1495084
#define SAI_xSLOTR_FBOFF_3 18752,1495188
#define SAI_xSLOTR_FBOFF_4 18753,1495292
#define SAI_xSLOTR_SLOTSZ_Pos 18754,1495396
#define SAI_xSLOTR_SLOTSZ_Msk 18755,1495446
#define SAI_xSLOTR_SLOTSZ 18756,1495550
#define SAI_xSLOTR_SLOTSZ_0 18757,1495667
#define SAI_xSLOTR_SLOTSZ_1 18758,1495771
#define SAI_xSLOTR_NBSLOT_Pos 18759,1495875
#define SAI_xSLOTR_NBSLOT_Msk 18760,1495925
#define SAI_xSLOTR_NBSLOT 18761,1496029
#define SAI_xSLOTR_NBSLOT_0 18762,1496166
#define SAI_xSLOTR_NBSLOT_1 18763,1496270
#define SAI_xSLOTR_NBSLOT_2 18764,1496374
#define SAI_xSLOTR_NBSLOT_3 18765,1496478
#define SAI_xSLOTR_SLOTEN_Pos 18766,1496582
#define SAI_xSLOTR_SLOTEN_Msk 18767,1496633
#define SAI_xSLOTR_SLOTEN 18768,1496737
#define SAI_xIMR_OVRUDRIE_Pos 18771,1496941
#define SAI_xIMR_OVRUDRIE_Msk 18772,1496991
#define SAI_xIMR_OVRUDRIE 18773,1497095
#define SAI_xIMR_MUTEDETIE_Pos 18774,1497250
#define SAI_xIMR_MUTEDETIE_Msk 18775,1497300
#define SAI_xIMR_MUTEDETIE 18776,1497404
#define SAI_xIMR_WCKCFGIE_Pos 18777,1497559
#define SAI_xIMR_WCKCFGIE_Msk 18778,1497609
#define SAI_xIMR_WCKCFGIE 18779,1497713
#define SAI_xIMR_FREQIE_Pos 18780,1497868
#define SAI_xIMR_FREQIE_Msk 18781,1497918
#define SAI_xIMR_FREQIE 18782,1498022
#define SAI_xIMR_CNRDYIE_Pos 18783,1498177
#define SAI_xIMR_CNRDYIE_Msk 18784,1498227
#define SAI_xIMR_CNRDYIE 18785,1498331
#define SAI_xIMR_AFSDETIE_Pos 18786,1498486
#define SAI_xIMR_AFSDETIE_Msk 18787,1498536
#define SAI_xIMR_AFSDETIE 18788,1498640
#define SAI_xIMR_LFSDETIE_Pos 18789,1498795
#define SAI_xIMR_LFSDETIE_Msk 18790,1498845
#define SAI_xIMR_LFSDETIE 18791,1498949
#define SAI_xSR_OVRUDR_Pos 18794,1499188
#define SAI_xSR_OVRUDR_Msk 18795,1499238
#define SAI_xSR_OVRUDR 18796,1499342
#define SAI_xSR_MUTEDET_Pos 18797,1499481
#define SAI_xSR_MUTEDET_Msk 18798,1499531
#define SAI_xSR_MUTEDET 18799,1499635
#define SAI_xSR_WCKCFG_Pos 18800,1499774
#define SAI_xSR_WCKCFG_Msk 18801,1499824
#define SAI_xSR_WCKCFG 18802,1499928
#define SAI_xSR_FREQ_Pos 18803,1500067
#define SAI_xSR_FREQ_Msk 18804,1500117
#define SAI_xSR_FREQ 18805,1500221
#define SAI_xSR_CNRDY_Pos 18806,1500360
#define SAI_xSR_CNRDY_Msk 18807,1500410
#define SAI_xSR_CNRDY 18808,1500514
#define SAI_xSR_AFSDET_Pos 18809,1500653
#define SAI_xSR_AFSDET_Msk 18810,1500703
#define SAI_xSR_AFSDET 18811,1500807
#define SAI_xSR_LFSDET_Pos 18812,1500946
#define SAI_xSR_LFSDET_Msk 18813,1500996
#define SAI_xSR_LFSDET 18814,1501100
#define SAI_xSR_FLVL_Pos 18815,1501239
#define SAI_xSR_FLVL_Msk 18816,1501290
#define SAI_xSR_FLVL 18817,1501394
#define SAI_xSR_FLVL_0 18818,1501533
#define SAI_xSR_FLVL_1 18819,1501637
#define SAI_xSR_FLVL_2 18820,1501741
#define SAI_xCLRFR_COVRUDR_Pos 18823,1501929
#define SAI_xCLRFR_COVRUDR_Msk 18824,1501979
#define SAI_xCLRFR_COVRUDR 18825,1502083
#define SAI_xCLRFR_CMUTEDET_Pos 18826,1502228
#define SAI_xCLRFR_CMUTEDET_Msk 18827,1502278
#define SAI_xCLRFR_CMUTEDET 18828,1502382
#define SAI_xCLRFR_CWCKCFG_Pos 18829,1502527
#define SAI_xCLRFR_CWCKCFG_Msk 18830,1502577
#define SAI_xCLRFR_CWCKCFG 18831,1502681
#define SAI_xCLRFR_CFREQ_Pos 18832,1502826
#define SAI_xCLRFR_CFREQ_Msk 18833,1502876
#define SAI_xCLRFR_CFREQ 18834,1502980
#define SAI_xCLRFR_CCNRDY_Pos 18835,1503125
#define SAI_xCLRFR_CCNRDY_Msk 18836,1503175
#define SAI_xCLRFR_CCNRDY 18837,1503279
#define SAI_xCLRFR_CAFSDET_Pos 18838,1503424
#define SAI_xCLRFR_CAFSDET_Msk 18839,1503474
#define SAI_xCLRFR_CAFSDET 18840,1503578
#define SAI_xCLRFR_CLFSDET_Pos 18841,1503723
#define SAI_xCLRFR_CLFSDET_Msk 18842,1503773
#define SAI_xCLRFR_CLFSDET 18843,1503877
#define SAI_xDR_DATA_Pos 18846,1504103
#define SAI_xDR_DATA_Msk 18847,1504153
#define SAI_xDR_DATA 18848,1504257
#define SAI_PDMCR_PDMEN_Pos 18851,1504403
#define SAI_PDMCR_PDMEN_Msk 18852,1504453
#define SAI_PDMCR_PDMEN 18853,1504557
#define SAI_PDMCR_MICNBR_Pos 18854,1504660
#define SAI_PDMCR_MICNBR_Msk 18855,1504710
#define SAI_PDMCR_MICNBR 18856,1504814
#define SAI_PDMCR_MICNBR_0 18857,1504942
#define SAI_PDMCR_MICNBR_1 18858,1505046
#define SAI_PDMCR_CKEN1_Pos 18859,1505150
#define SAI_PDMCR_CKEN1_Msk 18860,1505200
#define SAI_PDMCR_CKEN1 18861,1505304
#define SAI_PDMCR_CKEN2_Pos 18862,1505411
#define SAI_PDMCR_CKEN2_Msk 18863,1505461
#define SAI_PDMCR_CKEN2 18864,1505565
#define SAI_PDMCR_CKEN3_Pos 18865,1505672
#define SAI_PDMCR_CKEN3_Msk 18866,1505723
#define SAI_PDMCR_CKEN3 18867,1505827
#define SAI_PDMCR_CKEN4_Pos 18868,1505934
#define SAI_PDMCR_CKEN4_Msk 18869,1505985
#define SAI_PDMCR_CKEN4 18870,1506089
#define SAI_PDMDLY_DLYM1L_Pos 18873,1506280
#define SAI_PDMDLY_DLYM1L_Msk 18874,1506330
#define SAI_PDMDLY_DLYM1L 18875,1506434
#define SAI_PDMDLY_DLYM1L_0 18876,1506588
#define SAI_PDMDLY_DLYM1L_1 18877,1506692
#define SAI_PDMDLY_DLYM1L_2 18878,1506796
#define SAI_PDMDLY_DLYM1R_Pos 18879,1506900
#define SAI_PDMDLY_DLYM1R_Msk 18880,1506950
#define SAI_PDMDLY_DLYM1R 18881,1507054
#define SAI_PDMDLY_DLYM1R_0 18882,1507209
#define SAI_PDMDLY_DLYM1R_1 18883,1507313
#define SAI_PDMDLY_DLYM1R_2 18884,1507417
#define SAI_PDMDLY_DLYM2L_Pos 18885,1507521
#define SAI_PDMDLY_DLYM2L_Msk 18886,1507571
#define SAI_PDMDLY_DLYM2L 18887,1507675
#define SAI_PDMDLY_DLYM2L_0 18888,1507829
#define SAI_PDMDLY_DLYM2L_1 18889,1507933
#define SAI_PDMDLY_DLYM2L_2 18890,1508037
#define SAI_PDMDLY_DLYM2R_Pos 18891,1508141
#define SAI_PDMDLY_DLYM2R_Msk 18892,1508192
#define SAI_PDMDLY_DLYM2R 18893,1508296
#define SAI_PDMDLY_DLYM2R_0 18894,1508451
#define SAI_PDMDLY_DLYM2R_1 18895,1508555
#define SAI_PDMDLY_DLYM2R_2 18896,1508659
#define SAI_PDMDLY_DLYM3L_Pos 18897,1508763
#define SAI_PDMDLY_DLYM3L_Msk 18898,1508814
#define SAI_PDMDLY_DLYM3L 18899,1508918
#define SAI_PDMDLY_DLYM3L_0 18900,1509072
#define SAI_PDMDLY_DLYM3L_1 18901,1509176
#define SAI_PDMDLY_DLYM3L_2 18902,1509280
#define SAI_PDMDLY_DLYM3R_Pos 18903,1509384
#define SAI_PDMDLY_DLYM3R_Msk 18904,1509435
#define SAI_PDMDLY_DLYM3R 18905,1509539
#define SAI_PDMDLY_DLYM3R_0 18906,1509694
#define SAI_PDMDLY_DLYM3R_1 18907,1509798
#define SAI_PDMDLY_DLYM3R_2 18908,1509902
#define SAI_PDMDLY_DLYM4L_Pos 18909,1510006
#define SAI_PDMDLY_DLYM4L_Msk 18910,1510057
#define SAI_PDMDLY_DLYM4L 18911,1510161
#define SAI_PDMDLY_DLYM4L_0 18912,1510315
#define SAI_PDMDLY_DLYM4L_1 18913,1510419
#define SAI_PDMDLY_DLYM4L_2 18914,1510523
#define SAI_PDMDLY_DLYM4R_Pos 18915,1510627
#define SAI_PDMDLY_DLYM4R_Msk 18916,1510678
#define SAI_PDMDLY_DLYM4R 18917,1510782
#define SAI_PDMDLY_DLYM4R_0 18918,1510937
#define SAI_PDMDLY_DLYM4R_1 18919,1511041
#define SAI_PDMDLY_DLYM4R_2 18920,1511145
#define SBS_HDPLCR_INCR_HDPL_Pos 18928,1511744
#define SBS_HDPLCR_INCR_HDPL_Msk 18929,1511794
#define SBS_HDPLCR_INCR_HDPL 18930,1511899
#define SBS_HDPLSR_HDPL_Pos 18933,1512100
#define SBS_HDPLSR_HDPL_Msk 18934,1512150
#define SBS_HDPLSR_HDPL 18935,1512255
#define SBS_NEXTHDPLCR_NEXTHDPL_Pos 18938,1512450
#define SBS_NEXTHDPLCR_NEXTHDPL_Msk 18939,1512500
#define SBS_NEXTHDPLCR_NEXTHDPL 18940,1512605
#define SBS_NEXTHDPLCR_NEXTHDPL_0 18941,1512715
#define SBS_NEXTHDPLCR_NEXTHDPL_1 18942,1512820
#define SBS_DBGCR_AP_UNLOCK_Pos 18945,1513009
#define SBS_DBGCR_AP_UNLOCK_Msk 18946,1513057
#define SBS_DBGCR_AP_UNLOCK 18947,1513158
#define SBS_DBGCR_DBG_UNLOCK_Pos 18949,1513272
#define SBS_DBGCR_DBG_UNLOCK_Msk 18950,1513320
#define SBS_DBGCR_DBG_UNLOCK 18951,1513421
#define SBS_DBGCR_DBG_AUTH_HDPL_Pos 18953,1513559
#define SBS_DBGCR_DBG_AUTH_HDPL_Msk 18954,1513608
#define SBS_DBGCR_DBG_AUTH_HDPL 18955,1513710
#define SBS_DBGCR_DBG_AUTH_SEC_Pos 18957,1513859
#define SBS_DBGCR_DBG_AUTH_SEC_Msk 18958,1513908
#define SBS_DBGCR_DBG_AUTH_SEC 18959,1514009
#define SBS_DBGLOCKR_DBGCFG_LOCK_Pos 18962,1514226
#define SBS_DBGLOCKR_DBGCFG_LOCK_Msk 18963,1514274
#define SBS_DBGLOCKR_DBGCFG_LOCK 18964,1514377
#define SBS_RSSCMDR_RSSCMD_Pos 18967,1514585
#define SBS_RSSCMDR_RSSCMD_Msk 18968,1514633
#define SBS_RSSCMDR_RSSCMD 18969,1514735
#define SBS_EPOCHSELCR_EPOCH_SEL_Pos 18972,1514944
#define SBS_EPOCHSELCR_EPOCH_SEL_Msk 18973,1514992
#define SBS_EPOCHSELCR_EPOCH_SEL 18974,1515097
#define SBS_EPOCHSELCR_EPOCH_SEL_0 18975,1515245
#define SBS_EPOCHSELCR_EPOCH_SEL_1 18976,1515350
#define SBS_PMCR_PB6_FMP_Pos 18979,1515535
#define SBS_PMCR_PB6_FMP_Msk 18980,1515584
#define SBS_PMCR_PB6_FMP 18981,1515689
#define SBS_PMCR_PB7_FMP_Pos 18982,1515815
#define SBS_PMCR_PB7_FMP_Msk 18983,1515864
#define SBS_PMCR_PB7_FMP 18984,1515969
#define SBS_PMCR_PB8_FMP_Pos 18985,1516095
#define SBS_PMCR_PB8_FMP_Msk 18986,1516144
#define SBS_PMCR_PB8_FMP 18987,1516249
#define SBS_PMCR_PB9_FMP_Pos 18988,1516375
#define SBS_PMCR_PB9_FMP_Msk 18989,1516424
#define SBS_PMCR_PB9_FMP 18990,1516529
#define SBS_PMCR_ETH_SEL_PHY_Pos 18991,1516655
#define SBS_PMCR_ETH_SEL_PHY_Msk 18992,1516704
#define SBS_PMCR_ETH_SEL_PHY 18993,1516809
#define SBS_PMCR_ETH_SEL_PHY_0 18994,1516936
#define SBS_PMCR_ETH_SEL_PHY_1 18995,1517041
#define SBS_PMCR_ETH_SEL_PHY_2 18996,1517146
#define SBS_FPUIMR_FPU_IE_Pos 18999,1517332
#define SBS_FPUIMR_FPU_IE_Msk 19000,1517379
#define SBS_FPUIMR_FPU_IE 19001,1517486
#define SBS_FPUIMR_FPU_IE_0 19002,1517607
#define SBS_FPUIMR_FPU_IE_1 19003,1517749
#define SBS_FPUIMR_FPU_IE_2 19004,1517888
#define SBS_FPUIMR_FPU_IE_3 19005,1518022
#define SBS_FPUIMR_FPU_IE_4 19006,1518155
#define SBS_FPUIMR_FPU_IE_5 19007,1518294
#define SBS_MESR_MCLR_Pos 19010,1518536
#define SBS_MESR_MCLR_Msk 19011,1518583
#define SBS_MESR_MCLR 19012,1518681
#define SBS_MESR_IPMEE_Pos 19013,1518796
#define SBS_MESR_IPMEE_Msk 19014,1518844
#define SBS_MESR_IPMEE 19015,1518942
#define SBS_CCCSR_EN1_Pos 19018,1519157
#define SBS_CCCSR_EN1_Msk 19019,1519204
#define SBS_CCCSR_EN1 19020,1519302
#define SBS_CCCSR_CS1_Pos 19021,1519433
#define SBS_CCCSR_CS1_Msk 19022,1519480
#define SBS_CCCSR_CS1 19023,1519578
#define SBS_CCCSR_EN2_Pos 19024,1519699
#define SBS_CCCSR_EN2_Msk 19025,1519746
#define SBS_CCCSR_EN2 19026,1519844
#define SBS_CCCSR_CS2_Pos 19027,1519977
#define SBS_CCCSR_CS2_Msk 19028,1520024
#define SBS_CCCSR_CS2 19029,1520122
#define SBS_CCCSR_RDY1_Pos 19030,1520245
#define SBS_CCCSR_RDY1_Msk 19031,1520292
#define SBS_CCCSR_RDY1 19032,1520390
#define SBS_CCCSR_RDY2_Pos 19033,1520510
#define SBS_CCCSR_RDY2_Msk 19034,1520557
#define SBS_CCCSR_RDY2 19035,1520655
#define SBS_CCVALR_ANSRC1_Pos 19038,1520859
#define SBS_CCVALR_ANSRC1_Msk 19039,1520906
#define SBS_CCVALR_ANSRC1 19040,1521004
#define SBS_CCVALR_APSRC1_Pos 19041,1521115
#define SBS_CCVALR_APSRC1_Msk 19042,1521162
#define SBS_CCVALR_APSRC1 19043,1521260
#define SBS_CCVALR_ANSRC2_Pos 19044,1521371
#define SBS_CCVALR_ANSRC2_Msk 19045,1521418
#define SBS_CCVALR_ANSRC2 19046,1521516
#define SBS_CCVALR_APSRC2_Pos 19047,1521627
#define SBS_CCVALR_APSRC2_Msk 19048,1521675
#define SBS_CCVALR_APSRC2 19049,1521773
#define SBS_CCSWCR_SW_ANSRC1_Pos 19052,1521966
#define SBS_CCSWCR_SW_ANSRC1_Msk 19053,1522013
#define SBS_CCSWCR_SW_ANSRC1 19054,1522111
#define SBS_CCSWCR_SW_APSRC1_Pos 19055,1522240
#define SBS_CCSWCR_SW_APSRC1_Msk 19056,1522287
#define SBS_CCSWCR_SW_APSRC1 19057,1522385
#define SBS_CCSWCR_SW_ANSRC2_Pos 19058,1522514
#define SBS_CCSWCR_SW_ANSRC2_Msk 19059,1522561
#define SBS_CCSWCR_SW_ANSRC2 19060,1522659
#define SBS_CCSWCR_SW_APSRC2_Pos 19061,1522790
#define SBS_CCSWCR_SW_APSRC2_Msk 19062,1522838
#define SBS_CCSWCR_SW_APSRC2 19063,1522936
#define SBS_CFGR2_CLL_Pos 19066,1523148
#define SBS_CFGR2_CLL_Msk 19067,1523195
#define SBS_CFGR2_CLL 19068,1523287
#define SBS_CFGR2_SEL_Pos 19069,1523385
#define SBS_CFGR2_SEL_Msk 19070,1523432
#define SBS_CFGR2_SEL 19071,1523524
#define SBS_CFGR2_PVDL_Pos 19072,1523619
#define SBS_CFGR2_PVDL_Msk 19073,1523666
#define SBS_CFGR2_PVDL 19074,1523758
#define SBS_CFGR2_ECCL_Pos 19075,1523849
#define SBS_CFGR2_ECCL_Msk 19076,1523896
#define SBS_CFGR2_ECCL 19077,1523988
#define SBS_SECCFGR_SBSSEC_Pos 19080,1524167
#define SBS_SECCFGR_SBSSEC_Msk 19081,1524214
#define SBS_SECCFGR_SBSSEC 19082,1524312
#define SBS_SECCFGR_CLASSBSEC_Pos 19083,1524433
#define SBS_SECCFGR_CLASSBSEC_Msk 19084,1524480
#define SBS_SECCFGR_CLASSBSEC 19085,1524578
#define SBS_SECCFGR_FPUSEC_Pos 19086,1524692
#define SBS_SECCFGR_FPUSEC_Msk 19087,1524739
#define SBS_SECCFGR_FPUSEC 19088,1524837
#define SBS_CNSLCKR_LOCKNSVTOR_Pos 19091,1525029
#define SBS_CNSLCKR_LOCKNSVTOR_Msk 19092,1525076
#define SBS_CNSLCKR_LOCKNSVTOR 19093,1525175
#define SBS_CNSLCKR_LOCKNSMPU_Pos 19094,1525316
#define SBS_CNSLCKR_LOCKNSMPU_Msk 19095,1525363
#define SBS_CNSLCKR_LOCKNSMPU 19096,1525462
#define SBS_CSLCKR_LOCKSVTAIRCR_Pos 19099,1525692
#define SBS_CSLCKR_LOCKSVTAIRCR_Msk 19100,1525739
#define SBS_CSLCKR_LOCKSVTAIRCR 19101,1525839
#define SBS_CSLCKR_LOCKSMPU_Pos 19102,1526004
#define SBS_CSLCKR_LOCKSMPU_Msk 19103,1526051
#define SBS_CSLCKR_LOCKSMPU 19104,1526149
#define SBS_CSLCKR_LOCKSAU_Pos 19105,1526308
#define SBS_CSLCKR_LOCKSAU_Msk 19106,1526355
#define SBS_CSLCKR_LOCKSAU 19107,1526453
#define SBS_ECCNMIR_ECCNMI_MASK_EN_Pos 19110,1526655
#define SBS_ECCNMIR_ECCNMI_MASK_EN_Msk 19111,1526702
#define SBS_ECCNMIR_ECCNMI_MASK_EN 19112,1526807
#define GTZC_TZSC_CR_LCK_Pos 19120,1527453
#define GTZC_TZSC_CR_LCK_Msk 19121,1527503
#define GTZC_TZSC_MPCWM_CFGR_SREN_Pos 19124,1527695
#define GTZC_TZSC_MPCWM_CFGR_SREN_Msk 19125,1527745
#define GTZC_TZSC_MPCWM_CFGR_SREN 19126,1527831
#define GTZC_TZSC_MPCWM_CFGR_SRLOCK_Pos 19127,1527906
#define GTZC_TZSC_MPCWM_CFGR_SRLOCK_Msk 19128,1527956
#define GTZC_TZSC_MPCWM_CFGR_SRLOCK 19129,1528044
#define GTZC_TZSC_MPCWM_CFGR_SEC_Pos 19130,1528121
#define GTZC_TZSC_MPCWM_CFGR_SEC_Msk 19131,1528171
#define GTZC_TZSC_MPCWM_CFGR_SEC 19132,1528256
#define GTZC_TZSC_MPCWM_CFGR_PRIV_Pos 19133,1528330
#define GTZC_TZSC_MPCWM_CFGR_PRIV_Msk 19134,1528380
#define GTZC_TZSC_MPCWM_CFGR_PRIV 19135,1528466
#define GTZC_TZSC_MPCWMR_SUBZ_START_Pos 19138,1528629
#define GTZC_TZSC_MPCWMR_SUBZ_START_Msk 19139,1528679
#define GTZC_TZSC_MPCWMR_SUBZ_START 19140,1528769
#define GTZC_TZSC_MPCWMR_SUBZ_LENGTH_Pos 19141,1528846
#define GTZC_TZSC_MPCWMR_SUBZ_LENGTH_Msk 19142,1528897
#define GTZC_TZSC_MPCWMR_SUBZ_LENGTH 19143,1528988
#define GTZC_CFGR1_TIM2_Pos 19149,1529295
#define GTZC_CFGR1_TIM2_Msk 19150,1529345
#define GTZC_CFGR1_TIM3_Pos 19151,1529422
#define GTZC_CFGR1_TIM3_Msk 19152,1529472
#define GTZC_CFGR1_TIM4_Pos 19153,1529549
#define GTZC_CFGR1_TIM4_Msk 19154,1529599
#define GTZC_CFGR1_TIM5_Pos 19155,1529676
#define GTZC_CFGR1_TIM5_Msk 19156,1529726
#define GTZC_CFGR1_TIM6_Pos 19157,1529803
#define GTZC_CFGR1_TIM6_Msk 19158,1529853
#define GTZC_CFGR1_TIM7_Pos 19159,1529930
#define GTZC_CFGR1_TIM7_Msk 19160,1529980
#define GTZC_CFGR1_TIM12_Pos 19161,1530057
#define GTZC_CFGR1_TIM12_Msk 19162,1530107
#define GTZC_CFGR1_TIM13_Pos 19163,1530185
#define GTZC_CFGR1_TIM13_Msk 19164,1530235
#define GTZC_CFGR1_TIM14_Pos 19165,1530313
#define GTZC_CFGR1_TIM14_Msk 19166,1530363
#define GTZC_CFGR1_WWDG_Pos 19167,1530441
#define GTZC_CFGR1_WWDG_Msk 19168,1530491
#define GTZC_CFGR1_IWDG_Pos 19169,1530568
#define GTZC_CFGR1_IWDG_Msk 19170,1530619
#define GTZC_CFGR1_SPI2_Pos 19171,1530696
#define GTZC_CFGR1_SPI2_Msk 19172,1530747
#define GTZC_CFGR1_SPI3_Pos 19173,1530824
#define GTZC_CFGR1_SPI3_Msk 19174,1530875
#define GTZC_CFGR1_USART2_Pos 19175,1530952
#define GTZC_CFGR1_USART2_Msk 19176,1531003
#define GTZC_CFGR1_USART3_Pos 19177,1531082
#define GTZC_CFGR1_USART3_Msk 19178,1531133
#define GTZC_CFGR1_UART4_Pos 19179,1531212
#define GTZC_CFGR1_UART4_Msk 19180,1531263
#define GTZC_CFGR1_UART5_Pos 19181,1531341
#define GTZC_CFGR1_UART5_Msk 19182,1531392
#define GTZC_CFGR1_I2C1_Pos 19183,1531470
#define GTZC_CFGR1_I2C1_Msk 19184,1531521
#define GTZC_CFGR1_I2C2_Pos 19185,1531598
#define GTZC_CFGR1_I2C2_Msk 19186,1531649
#define GTZC_CFGR1_I3C1_Pos 19187,1531726
#define GTZC_CFGR1_I3C1_Msk 19188,1531777
#define GTZC_CFGR1_CRS_Pos 19189,1531854
#define GTZC_CFGR1_CRS_Msk 19190,1531905
#define GTZC_CFGR1_USART6_Pos 19191,1531981
#define GTZC_CFGR1_USART6_Msk 19192,1532032
#define GTZC_CFGR1_USART10_Pos 19193,1532111
#define GTZC_CFGR1_USART10_Msk 19194,1532162
#define GTZC_CFGR1_USART11_Pos 19195,1532242
#define GTZC_CFGR1_USART11_Msk 19196,1532293
#define GTZC_CFGR1_HDMICEC_Pos 19197,1532373
#define GTZC_CFGR1_HDMICEC_Msk 19198,1532424
#define GTZC_CFGR1_DAC1_Pos 19199,1532504
#define GTZC_CFGR1_DAC1_Msk 19200,1532555
#define GTZC_CFGR1_UART7_Pos 19201,1532632
#define GTZC_CFGR1_UART7_Msk 19202,1532683
#define GTZC_CFGR1_UART8_Pos 19203,1532761
#define GTZC_CFGR1_UART8_Msk 19204,1532812
#define GTZC_CFGR1_UART9_Pos 19205,1532890
#define GTZC_CFGR1_UART9_Msk 19206,1532941
#define GTZC_CFGR1_UART12_Pos 19207,1533019
#define GTZC_CFGR1_UART12_Msk 19208,1533070
#define GTZC_CFGR1_DTS_Pos 19209,1533149
#define GTZC_CFGR1_DTS_Msk 19210,1533200
#define GTZC_CFGR1_LPTIM2_Pos 19211,1533276
#define GTZC_CFGR1_LPTIM2_Msk 19212,1533327
#define GTZC_CFGR2_FDCAN1_Pos 19215,1533483
#define GTZC_CFGR2_FDCAN1_Msk 19216,1533533
#define GTZC_CFGR2_FDCAN2_Pos 19217,1533612
#define GTZC_CFGR2_FDCAN2_Msk 19218,1533662
#define GTZC_CFGR2_UCPD1_Pos 19219,1533741
#define GTZC_CFGR2_UCPD1_Msk 19220,1533791
#define GTZC_CFGR2_TIM1_Pos 19221,1533869
#define GTZC_CFGR2_TIM1_Msk 19222,1533919
#define GTZC_CFGR2_SPI1_Pos 19223,1533996
#define GTZC_CFGR2_SPI1_Msk 19224,1534046
#define GTZC_CFGR2_TIM8_Pos 19225,1534123
#define GTZC_CFGR2_TIM8_Msk 19226,1534174
#define GTZC_CFGR2_USART1_Pos 19227,1534251
#define GTZC_CFGR2_USART1_Msk 19228,1534302
#define GTZC_CFGR2_TIM15_Pos 19229,1534381
#define GTZC_CFGR2_TIM15_Msk 19230,1534432
#define GTZC_CFGR2_TIM16_Pos 19231,1534510
#define GTZC_CFGR2_TIM16_Msk 19232,1534561
#define GTZC_CFGR2_TIM17_Pos 19233,1534639
#define GTZC_CFGR2_TIM17_Msk 19234,1534690
#define GTZC_CFGR2_SPI4_Pos 19235,1534768
#define GTZC_CFGR2_SPI4_Msk 19236,1534819
#define GTZC_CFGR2_SPI6_Pos 19237,1534896
#define GTZC_CFGR2_SPI6_Msk 19238,1534947
#define GTZC_CFGR2_SAI1_Pos 19239,1535024
#define GTZC_CFGR2_SAI1_Msk 19240,1535075
#define GTZC_CFGR2_SAI2_Pos 19241,1535152
#define GTZC_CFGR2_SAI2_Msk 19242,1535203
#define GTZC_CFGR2_USB_Pos 19243,1535280
#define GTZC_CFGR2_USB_Msk 19244,1535331
#define GTZC_CFGR2_SPI5_Pos 19245,1535407
#define GTZC_CFGR2_SPI5_Msk 19246,1535458
#define GTZC_CFGR2_LPUART1_Pos 19247,1535535
#define GTZC_CFGR2_LPUART1_Msk 19248,1535586
#define GTZC_CFGR2_I2C3_Pos 19249,1535666
#define GTZC_CFGR2_I2C3_Msk 19250,1535717
#define GTZC_CFGR2_I2C4_Pos 19251,1535794
#define GTZC_CFGR2_I2C4_Msk 19252,1535845
#define GTZC_CFGR2_LPTIM1_Pos 19253,1535922
#define GTZC_CFGR2_LPTIM1_Msk 19254,1535973
#define GTZC_CFGR2_LPTIM3_Pos 19255,1536052
#define GTZC_CFGR2_LPTIM3_Msk 19256,1536103
#define GTZC_CFGR2_LPTIM4_Pos 19257,1536182
#define GTZC_CFGR2_LPTIM4_Msk 19258,1536233
#define GTZC_CFGR2_LPTIM5_Pos 19259,1536312
#define GTZC_CFGR2_LPTIM5_Msk 19260,1536363
#define GTZC_CFGR3_LPTIM6_Pos 19263,1536519
#define GTZC_CFGR3_LPTIM6_Msk 19264,1536569
#define GTZC_CFGR3_VREFBUF_Pos 19265,1536648
#define GTZC_CFGR3_VREFBUF_Msk 19266,1536698
#define GTZC_CFGR3_CRC_Pos 19267,1536778
#define GTZC_CFGR3_CRC_Msk 19268,1536828
#define GTZC_CFGR3_CORDIC_Pos 19269,1536904
#define GTZC_CFGR3_CORDIC_Msk 19270,1536954
#define GTZC_CFGR3_FMAC_Pos 19271,1537033
#define GTZC_CFGR3_FMAC_Msk 19272,1537084
#define GTZC_CFGR3_ETHERNET_Pos 19273,1537161
#define GTZC_CFGR3_ETHERNET_Msk 19274,1537212
#define GTZC_CFGR3_ICACHE_REG_Pos 19275,1537293
#define GTZC_CFGR3_ICACHE_REG_Msk 19276,1537344
#define GTZC_CFGR3_DCACHE1_REG_Pos 19277,1537427
#define GTZC_CFGR3_DCACHE1_REG_Msk 19278,1537478
#define GTZC_CFGR3_ADC_Pos 19279,1537562
#define GTZC_CFGR3_ADC_Msk 19280,1537613
#define GTZC_CFGR3_DCMI_PSSI_Pos 19281,1537689
#define GTZC_CFGR3_DCMI_PSSI_Msk 19282,1537740
#define GTZC_CFGR3_HASH_Pos 19283,1537822
#define GTZC_CFGR3_HASH_Msk 19284,1537873
#define GTZC_CFGR3_RNG_Pos 19285,1537950
#define GTZC_CFGR3_RNG_Msk 19286,1538001
#define GTZC_CFGR3_SDMMC1_Pos 19287,1538077
#define GTZC_CFGR3_SDMMC1_Msk 19288,1538128
#define GTZC_CFGR3_SDMMC2_Pos 19289,1538207
#define GTZC_CFGR3_SDMMC2_Msk 19290,1538258
#define GTZC_CFGR3_FMC_REG_Pos 19291,1538337
#define GTZC_CFGR3_FMC_REG_Msk 19292,1538388
#define GTZC_CFGR3_OCTOSPI1_Pos 19293,1538468
#define GTZC_CFGR3_OCTOSPI1_Msk 19294,1538519
#define GTZC_CFGR3_RAMCFG_Pos 19295,1538600
#define GTZC_CFGR3_RAMCFG_Msk 19296,1538651
#define GTZC_CFGR4_GPDMA1_Pos 19299,1538807
#define GTZC_CFGR4_GPDMA1_Msk 19300,1538857
#define GTZC_CFGR4_GPDMA2_Pos 19301,1538936
#define GTZC_CFGR4_GPDMA2_Msk 19302,1538986
#define GTZC_CFGR4_FLASH_Pos 19303,1539065
#define GTZC_CFGR4_FLASH_Msk 19304,1539115
#define GTZC_CFGR4_FLASH_REG_Pos 19305,1539193
#define GTZC_CFGR4_FLASH_REG_Msk 19306,1539243
#define GTZC_CFGR4_SBS_Pos 19308,1539327
#define GTZC_CFGR4_SBS_Msk 19309,1539377
#define GTZC_CFGR4_RTC_Pos 19310,1539453
#define GTZC_CFGR4_RTC_Msk 19311,1539503
#define GTZC_CFGR4_TAMP_Pos 19312,1539579
#define GTZC_CFGR4_TAMP_Msk 19313,1539629
#define GTZC_CFGR4_PWR_Pos 19314,1539706
#define GTZC_CFGR4_PWR_Msk 19315,1539756
#define GTZC_CFGR4_RCC_Pos 19316,1539832
#define GTZC_CFGR4_RCC_Msk 19317,1539883
#define GTZC_CFGR4_EXTI_Pos 19318,1539959
#define GTZC_CFGR4_EXTI_Msk 19319,1540010
#define GTZC_CFGR4_TZSC_Pos 19320,1540087
#define GTZC_CFGR4_TZSC_Msk 19321,1540138
#define GTZC_CFGR4_TZIC_Pos 19322,1540215
#define GTZC_CFGR4_TZIC_Msk 19323,1540266
#define GTZC_CFGR4_OCTOSPI1_MEM_Pos 19324,1540343
#define GTZC_CFGR4_OCTOSPI1_MEM_Msk 19325,1540394
#define GTZC_CFGR4_FMC_MEM_Pos 19326,1540479
#define GTZC_CFGR4_FMC_MEM_Msk 19327,1540530
#define GTZC_CFGR4_BKPSRAM_Pos 19328,1540610
#define GTZC_CFGR4_BKPSRAM_Msk 19329,1540661
#define GTZC_CFGR4_SRAM1_Pos 19330,1540741
#define GTZC_CFGR4_SRAM1_Msk 19331,1540792
#define GTZC_CFGR4_MPCBB1_REG_Pos 19332,1540870
#define GTZC_CFGR4_MPCBB1_REG_Msk 19333,1540921
#define GTZC_CFGR4_SRAM2_Pos 19334,1541004
#define GTZC_CFGR4_SRAM2_Msk 19335,1541055
#define GTZC_CFGR4_MPCBB2_REG_Pos 19336,1541133
#define GTZC_CFGR4_MPCBB2_REG_Msk 19337,1541184
#define GTZC_CFGR4_SRAM3_Pos 19338,1541267
#define GTZC_CFGR4_SRAM3_Msk 19339,1541318
#define GTZC_CFGR4_MPCBB3_REG_Pos 19340,1541396
#define GTZC_CFGR4_MPCBB3_REG_Msk 19341,1541447
#define GTZC_TZSC1_SECCFGR1_TIM2_Pos 19344,1541622
#define GTZC_TZSC1_SECCFGR1_TIM2_Msk 19345,1541691
#define GTZC_TZSC1_SECCFGR1_TIM3_Pos 19346,1541760
#define GTZC_TZSC1_SECCFGR1_TIM3_Msk 19347,1541829
#define GTZC_TZSC1_SECCFGR1_TIM4_Pos 19348,1541898
#define GTZC_TZSC1_SECCFGR1_TIM4_Msk 19349,1541967
#define GTZC_TZSC1_SECCFGR1_TIM5_Pos 19350,1542036
#define GTZC_TZSC1_SECCFGR1_TIM5_Msk 19351,1542105
#define GTZC_TZSC1_SECCFGR1_TIM6_Pos 19352,1542174
#define GTZC_TZSC1_SECCFGR1_TIM6_Msk 19353,1542243
#define GTZC_TZSC1_SECCFGR1_TIM7_Pos 19354,1542312
#define GTZC_TZSC1_SECCFGR1_TIM7_Msk 19355,1542381
#define GTZC_TZSC1_SECCFGR1_TIM12_Pos 19356,1542450
#define GTZC_TZSC1_SECCFGR1_TIM12_Msk 19357,1542520
#define GTZC_TZSC1_SECCFGR1_TIM13_Pos 19358,1542590
#define GTZC_TZSC1_SECCFGR1_TIM13_Msk 19359,1542660
#define GTZC_TZSC1_SECCFGR1_TIM14_Pos 19360,1542730
#define GTZC_TZSC1_SECCFGR1_TIM14_Msk 19361,1542800
#define GTZC_TZSC1_SECCFGR1_WWDG_Pos 19362,1542870
#define GTZC_TZSC1_SECCFGR1_WWDG_Msk 19363,1542939
#define GTZC_TZSC1_SECCFGR1_IWDG_Pos 19364,1543008
#define GTZC_TZSC1_SECCFGR1_IWDG_Msk 19365,1543077
#define GTZC_TZSC1_SECCFGR1_SPI2_Pos 19366,1543146
#define GTZC_TZSC1_SECCFGR1_SPI2_Msk 19367,1543215
#define GTZC_TZSC1_SECCFGR1_SPI3_Pos 19368,1543284
#define GTZC_TZSC1_SECCFGR1_SPI3_Msk 19369,1543353
#define GTZC_TZSC1_SECCFGR1_USART2_Pos 19370,1543422
#define GTZC_TZSC1_SECCFGR1_USART2_Msk 19371,1543493
#define GTZC_TZSC1_SECCFGR1_USART3_Pos 19372,1543564
#define GTZC_TZSC1_SECCFGR1_USART3_Msk 19373,1543635
#define GTZC_TZSC1_SECCFGR1_UART4_Pos 19374,1543706
#define GTZC_TZSC1_SECCFGR1_UART4_Msk 19375,1543776
#define GTZC_TZSC1_SECCFGR1_UART5_Pos 19376,1543846
#define GTZC_TZSC1_SECCFGR1_UART5_Msk 19377,1543916
#define GTZC_TZSC1_SECCFGR1_I2C1_Pos 19378,1543986
#define GTZC_TZSC1_SECCFGR1_I2C1_Msk 19379,1544055
#define GTZC_TZSC1_SECCFGR1_I2C2_Pos 19380,1544124
#define GTZC_TZSC1_SECCFGR1_I2C2_Msk 19381,1544193
#define GTZC_TZSC1_SECCFGR1_I3C1_Pos 19382,1544262
#define GTZC_TZSC1_SECCFGR1_I3C1_Msk 19383,1544331
#define GTZC_TZSC1_SECCFGR1_CRS_Pos 19384,1544400
#define GTZC_TZSC1_SECCFGR1_CRS_Msk 19385,1544468
#define GTZC_TZSC1_SECCFGR1_USART6_Pos 19386,1544536
#define GTZC_TZSC1_SECCFGR1_USART6_Msk 19387,1544607
#define GTZC_TZSC1_SECCFGR1_USART10_Pos 19388,1544678
#define GTZC_TZSC1_SECCFGR1_USART10_Msk 19389,1544750
#define GTZC_TZSC1_SECCFGR1_USART11_Pos 19390,1544822
#define GTZC_TZSC1_SECCFGR1_USART11_Msk 19391,1544894
#define GTZC_TZSC1_SECCFGR1_HDMICEC_Pos 19392,1544966
#define GTZC_TZSC1_SECCFGR1_HDMICEC_Msk 19393,1545038
#define GTZC_TZSC1_SECCFGR1_DAC1_Pos 19394,1545110
#define GTZC_TZSC1_SECCFGR1_DAC1_Msk 19395,1545179
#define GTZC_TZSC1_SECCFGR1_UART7_Pos 19396,1545248
#define GTZC_TZSC1_SECCFGR1_UART7_Msk 19397,1545318
#define GTZC_TZSC1_SECCFGR1_UART8_Pos 19398,1545388
#define GTZC_TZSC1_SECCFGR1_UART8_Msk 19399,1545458
#define GTZC_TZSC1_SECCFGR1_UART9_Pos 19400,1545528
#define GTZC_TZSC1_SECCFGR1_UART9_Msk 19401,1545598
#define GTZC_TZSC1_SECCFGR1_UART12_Pos 19402,1545668
#define GTZC_TZSC1_SECCFGR1_UART12_Msk 19403,1545739
#define GTZC_TZSC1_SECCFGR1_DTS_Pos 19404,1545810
#define GTZC_TZSC1_SECCFGR1_DTS_Msk 19405,1545878
#define GTZC_TZSC1_SECCFGR1_LPTIM2_Pos 19406,1545946
#define GTZC_TZSC1_SECCFGR1_LPTIM2_Msk 19407,1546017
#define GTZC_TZSC1_SECCFGR2_FDCAN1_Pos 19410,1546179
#define GTZC_TZSC1_SECCFGR2_FDCAN1_Msk 19411,1546250
#define GTZC_TZSC1_SECCFGR2_FDCAN2_Pos 19412,1546321
#define GTZC_TZSC1_SECCFGR2_FDCAN2_Msk 19413,1546392
#define GTZC_TZSC1_SECCFGR2_UCPD1_Pos 19414,1546463
#define GTZC_TZSC1_SECCFGR2_UCPD1_Msk 19415,1546533
#define GTZC_TZSC1_SECCFGR2_TIM1_Pos 19416,1546603
#define GTZC_TZSC1_SECCFGR2_TIM1_Msk 19417,1546672
#define GTZC_TZSC1_SECCFGR2_SPI1_Pos 19418,1546741
#define GTZC_TZSC1_SECCFGR2_SPI1_Msk 19419,1546810
#define GTZC_TZSC1_SECCFGR2_TIM8_Pos 19420,1546879
#define GTZC_TZSC1_SECCFGR2_TIM8_Msk 19421,1546948
#define GTZC_TZSC1_SECCFGR2_USART1_Pos 19422,1547017
#define GTZC_TZSC1_SECCFGR2_USART1_Msk 19423,1547088
#define GTZC_TZSC1_SECCFGR2_TIM15_Pos 19424,1547159
#define GTZC_TZSC1_SECCFGR2_TIM15_Msk 19425,1547229
#define GTZC_TZSC1_SECCFGR2_TIM16_Pos 19426,1547299
#define GTZC_TZSC1_SECCFGR2_TIM16_Msk 19427,1547369
#define GTZC_TZSC1_SECCFGR2_TIM17_Pos 19428,1547439
#define GTZC_TZSC1_SECCFGR2_TIM17_Msk 19429,1547509
#define GTZC_TZSC1_SECCFGR2_SPI4_Pos 19430,1547579
#define GTZC_TZSC1_SECCFGR2_SPI4_Msk 19431,1547648
#define GTZC_TZSC1_SECCFGR2_SPI6_Pos 19432,1547717
#define GTZC_TZSC1_SECCFGR2_SPI6_Msk 19433,1547786
#define GTZC_TZSC1_SECCFGR2_SAI1_Pos 19434,1547855
#define GTZC_TZSC1_SECCFGR2_SAI1_Msk 19435,1547924
#define GTZC_TZSC1_SECCFGR2_SAI2_Pos 19436,1547993
#define GTZC_TZSC1_SECCFGR2_SAI2_Msk 19437,1548062
#define GTZC_TZSC1_SECCFGR2_USB_Pos 19438,1548131
#define GTZC_TZSC1_SECCFGR2_USB_Msk 19439,1548199
#define GTZC_TZSC1_SECCFGR2_SPI5_Pos 19440,1548267
#define GTZC_TZSC1_SECCFGR2_SPI5_Msk 19441,1548336
#define GTZC_TZSC1_SECCFGR2_LPUART1_Pos 19442,1548405
#define GTZC_TZSC1_SECCFGR2_LPUART1_Msk 19443,1548477
#define GTZC_TZSC1_SECCFGR2_I2C3_Pos 19444,1548549
#define GTZC_TZSC1_SECCFGR2_I2C3_Msk 19445,1548618
#define GTZC_TZSC1_SECCFGR2_I2C4_Pos 19446,1548687
#define GTZC_TZSC1_SECCFGR2_I2C4_Msk 19447,1548756
#define GTZC_TZSC1_SECCFGR2_LPTIM1_Pos 19448,1548825
#define GTZC_TZSC1_SECCFGR2_LPTIM1_Msk 19449,1548896
#define GTZC_TZSC1_SECCFGR2_LPTIM3_Pos 19450,1548967
#define GTZC_TZSC1_SECCFGR2_LPTIM3_Msk 19451,1549038
#define GTZC_TZSC1_SECCFGR2_LPTIM4_Pos 19452,1549109
#define GTZC_TZSC1_SECCFGR2_LPTIM4_Msk 19453,1549180
#define GTZC_TZSC1_SECCFGR2_LPTIM5_Pos 19454,1549251
#define GTZC_TZSC1_SECCFGR2_LPTIM5_Msk 19455,1549322
#define GTZC_TZSC1_SECCFGR3_LPTIM6_Pos 19458,1549484
#define GTZC_TZSC1_SECCFGR3_LPTIM6_Msk 19459,1549555
#define GTZC_TZSC1_SECCFGR3_VREFBUF_Pos 19460,1549626
#define GTZC_TZSC1_SECCFGR3_VREFBUF_Msk 19461,1549698
#define GTZC_TZSC1_SECCFGR3_CRC_Pos 19462,1549770
#define GTZC_TZSC1_SECCFGR3_CRC_Msk 19463,1549838
#define GTZC_TZSC1_SECCFGR3_CORDIC_Pos 19464,1549906
#define GTZC_TZSC1_SECCFGR3_CORDIC_Msk 19465,1549977
#define GTZC_TZSC1_SECCFGR3_FMAC_Pos 19466,1550048
#define GTZC_TZSC1_SECCFGR3_FMAC_Msk 19467,1550117
#define GTZC_TZSC1_SECCFGR3_ETHERNET_Pos 19468,1550186
#define GTZC_TZSC1_SECCFGR3_ETHERNET_Msk 19469,1550259
#define GTZC_TZSC1_SECCFGR3_ICACHE_REG_Pos 19470,1550332
#define GTZC_TZSC1_SECCFGR3_ICACHE_REG_Msk 19471,1550407
#define GTZC_TZSC1_SECCFGR3_DCACHE1_REG_Pos 19472,1550482
#define GTZC_TZSC1_SECCFGR3_DCACHE1_REG_Msk 19473,1550558
#define GTZC_TZSC1_SECCFGR3_ADC_Pos 19474,1550634
#define GTZC_TZSC1_SECCFGR3_ADC_Msk 19475,1550702
#define GTZC_TZSC1_SECCFGR3_DCMI_PSSI_Pos 19476,1550770
#define GTZC_TZSC1_SECCFGR3_DCMI_PSSI_Msk 19477,1550844
#define GTZC_TZSC1_SECCFGR3_HASH_Pos 19478,1550918
#define GTZC_TZSC1_SECCFGR3_HASH_Msk 19479,1550987
#define GTZC_TZSC1_SECCFGR3_RNG_Pos 19480,1551056
#define GTZC_TZSC1_SECCFGR3_RNG_Msk 19481,1551124
#define GTZC_TZSC1_SECCFGR3_SDMMC1_Pos 19482,1551192
#define GTZC_TZSC1_SECCFGR3_SDMMC1_Msk 19483,1551263
#define GTZC_TZSC1_SECCFGR3_SDMMC2_Pos 19484,1551334
#define GTZC_TZSC1_SECCFGR3_SDMMC2_Msk 19485,1551405
#define GTZC_TZSC1_SECCFGR3_FMC_REG_Pos 19486,1551476
#define GTZC_TZSC1_SECCFGR3_FMC_REG_Msk 19487,1551548
#define GTZC_TZSC1_SECCFGR3_OCTOSPI1_Pos 19488,1551620
#define GTZC_TZSC1_SECCFGR3_OCTOSPI1_Msk 19489,1551693
#define GTZC_TZSC1_SECCFGR3_RAMCFG_Pos 19490,1551766
#define GTZC_TZSC1_SECCFGR3_RAMCFG_Msk 19491,1551837
#define GTZC_TZSC1_PRIVCFGR1_TIM2_Pos 19495,1552002
#define GTZC_TZSC1_PRIVCFGR1_TIM2_Msk 19496,1552071
#define GTZC_TZSC1_PRIVCFGR1_TIM3_Pos 19497,1552140
#define GTZC_TZSC1_PRIVCFGR1_TIM3_Msk 19498,1552209
#define GTZC_TZSC1_PRIVCFGR1_TIM4_Pos 19499,1552278
#define GTZC_TZSC1_PRIVCFGR1_TIM4_Msk 19500,1552347
#define GTZC_TZSC1_PRIVCFGR1_TIM5_Pos 19501,1552416
#define GTZC_TZSC1_PRIVCFGR1_TIM5_Msk 19502,1552485
#define GTZC_TZSC1_PRIVCFGR1_TIM6_Pos 19503,1552554
#define GTZC_TZSC1_PRIVCFGR1_TIM6_Msk 19504,1552623
#define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos 19505,1552692
#define GTZC_TZSC1_PRIVCFGR1_TIM7_Msk 19506,1552761
#define GTZC_TZSC1_PRIVCFGR1_TIM12_Pos 19507,1552830
#define GTZC_TZSC1_PRIVCFGR1_TIM12_Msk 19508,1552900
#define GTZC_TZSC1_PRIVCFGR1_TIM13_Pos 19509,1552970
#define GTZC_TZSC1_PRIVCFGR1_TIM13_Msk 19510,1553040
#define GTZC_TZSC1_PRIVCFGR1_TIM14_Pos 19511,1553110
#define GTZC_TZSC1_PRIVCFGR1_TIM14_Msk 19512,1553180
#define GTZC_TZSC1_PRIVCFGR1_WWDG_Pos 19513,1553250
#define GTZC_TZSC1_PRIVCFGR1_WWDG_Msk 19514,1553319
#define GTZC_TZSC1_PRIVCFGR1_IWDG_Pos 19515,1553388
#define GTZC_TZSC1_PRIVCFGR1_IWDG_Msk 19516,1553457
#define GTZC_TZSC1_PRIVCFGR1_SPI2_Pos 19517,1553526
#define GTZC_TZSC1_PRIVCFGR1_SPI2_Msk 19518,1553595
#define GTZC_TZSC1_PRIVCFGR1_SPI3_Pos 19519,1553664
#define GTZC_TZSC1_PRIVCFGR1_SPI3_Msk 19520,1553733
#define GTZC_TZSC1_PRIVCFGR1_USART2_Pos 19521,1553802
#define GTZC_TZSC1_PRIVCFGR1_USART2_Msk 19522,1553873
#define GTZC_TZSC1_PRIVCFGR1_USART3_Pos 19523,1553944
#define GTZC_TZSC1_PRIVCFGR1_USART3_Msk 19524,1554015
#define GTZC_TZSC1_PRIVCFGR1_UART4_Pos 19525,1554086
#define GTZC_TZSC1_PRIVCFGR1_UART4_Msk 19526,1554156
#define GTZC_TZSC1_PRIVCFGR1_UART5_Pos 19527,1554226
#define GTZC_TZSC1_PRIVCFGR1_UART5_Msk 19528,1554296
#define GTZC_TZSC1_PRIVCFGR1_I2C1_Pos 19529,1554366
#define GTZC_TZSC1_PRIVCFGR1_I2C1_Msk 19530,1554435
#define GTZC_TZSC1_PRIVCFGR1_I2C2_Pos 19531,1554504
#define GTZC_TZSC1_PRIVCFGR1_I2C2_Msk 19532,1554573
#define GTZC_TZSC1_PRIVCFGR1_I3C1_Pos 19533,1554642
#define GTZC_TZSC1_PRIVCFGR1_I3C1_Msk 19534,1554711
#define GTZC_TZSC1_PRIVCFGR1_CRS_Pos 19535,1554780
#define GTZC_TZSC1_PRIVCFGR1_CRS_Msk 19536,1554848
#define GTZC_TZSC1_PRIVCFGR1_USART6_Pos 19537,1554916
#define GTZC_TZSC1_PRIVCFGR1_USART6_Msk 19538,1554987
#define GTZC_TZSC1_PRIVCFGR1_USART10_Pos 19539,1555058
#define GTZC_TZSC1_PRIVCFGR1_USART10_Msk 19540,1555130
#define GTZC_TZSC1_PRIVCFGR1_USART11_Pos 19541,1555202
#define GTZC_TZSC1_PRIVCFGR1_USART11_Msk 19542,1555274
#define GTZC_TZSC1_PRIVCFGR1_HDMICEC_Pos 19543,1555346
#define GTZC_TZSC1_PRIVCFGR1_HDMICEC_Msk 19544,1555418
#define GTZC_TZSC1_PRIVCFGR1_DAC1_Pos 19545,1555490
#define GTZC_TZSC1_PRIVCFGR1_DAC1_Msk 19546,1555559
#define GTZC_TZSC1_PRIVCFGR1_UART7_Pos 19547,1555628
#define GTZC_TZSC1_PRIVCFGR1_UART7_Msk 19548,1555698
#define GTZC_TZSC1_PRIVCFGR1_UART8_Pos 19549,1555768
#define GTZC_TZSC1_PRIVCFGR1_UART8_Msk 19550,1555838
#define GTZC_TZSC1_PRIVCFGR1_UART9_Pos 19551,1555908
#define GTZC_TZSC1_PRIVCFGR1_UART9_Msk 19552,1555978
#define GTZC_TZSC1_PRIVCFGR1_UART12_Pos 19553,1556048
#define GTZC_TZSC1_PRIVCFGR1_UART12Msk 19554,1556119
#define GTZC_TZSC1_PRIVCFGR1_DTS_Pos 19555,1556190
#define GTZC_TZSC1_PRIVCFGR1_DTS_Msk 19556,1556258
#define GTZC_TZSC1_PRIVCFGR1_LPTIM2_Pos 19557,1556326
#define GTZC_TZSC1_PRIVCFGR1_LPTIM2_Msk 19558,1556397
#define GTZC_TZSC1_PRIVCFGR2_FDCAN1_Pos 19561,1556560
#define GTZC_TZSC1_PRIVCFGR2_FDCAN1_Msk 19562,1556631
#define GTZC_TZSC1_PRIVCFGR2_FDCAN2_Pos 19563,1556702
#define GTZC_TZSC1_PRIVCFGR2_FDCAN2_Msk 19564,1556773
#define GTZC_TZSC1_PRIVCFGR2_UCPD1_Pos 19565,1556844
#define GTZC_TZSC1_PRIVCFGR2_UCPD1_Msk 19566,1556914
#define GTZC_TZSC1_PRIVCFGR2_TIM1_Pos 19567,1556984
#define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk 19568,1557053
#define GTZC_TZSC1_PRIVCFGR2_SPI1_Pos 19569,1557122
#define GTZC_TZSC1_PRIVCFGR2_SPI1_Msk 19570,1557191
#define GTZC_TZSC1_PRIVCFGR2_TIM8_Pos 19571,1557260
#define GTZC_TZSC1_PRIVCFGR2_TIM8_Msk 19572,1557329
#define GTZC_TZSC1_PRIVCFGR2_USART1_Pos 19573,1557398
#define GTZC_TZSC1_PRIVCFGR2_USART1_Msk 19574,1557469
#define GTZC_TZSC1_PRIVCFGR2_TIM15_Pos 19575,1557540
#define GTZC_TZSC1_PRIVCFGR2_TIM15_Msk 19576,1557610
#define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos 19577,1557680
#define GTZC_TZSC1_PRIVCFGR2_TIM16_Msk 19578,1557750
#define GTZC_TZSC1_PRIVCFGR2_TIM17_Pos 19579,1557820
#define GTZC_TZSC1_PRIVCFGR2_TIM17_Msk 19580,1557890
#define GTZC_TZSC1_PRIVCFGR2_SPI4_Pos 19581,1557960
#define GTZC_TZSC1_PRIVCFGR2_SPI4_Msk 19582,1558029
#define GTZC_TZSC1_PRIVCFGR2_SPI6_Pos 19583,1558098
#define GTZC_TZSC1_PRIVCFGR2_SPI6_Msk 19584,1558167
#define GTZC_TZSC1_PRIVCFGR2_SAI1_Pos 19585,1558236
#define GTZC_TZSC1_PRIVCFGR2_SAI1_Msk 19586,1558305
#define GTZC_TZSC1_PRIVCFGR2_SAI2_Pos 19587,1558374
#define GTZC_TZSC1_PRIVCFGR2_SAI2_Msk 19588,1558443
#define GTZC_TZSC1_PRIVCFGR2_USB_Pos 19589,1558512
#define GTZC_TZSC1_PRIVCFGR2_USB_Msk 19590,1558580
#define GTZC_TZSC1_PRIVCFGR2_SPI5_Pos 19591,1558648
#define GTZC_TZSC1_PRIVCFGR2_SPI5_Msk 19592,1558717
#define GTZC_TZSC1_PRIVCFGR2_LPUART1_Pos 19593,1558786
#define GTZC_TZSC1_PRIVCFGR2_LPUART1_Msk 19594,1558858
#define GTZC_TZSC1_PRIVCFGR2_I2C3_Pos 19595,1558930
#define GTZC_TZSC1_PRIVCFGR2_I2C3_Msk 19596,1558999
#define GTZC_TZSC1_PRIVCFGR2_I2C4_Pos 19597,1559068
#define GTZC_TZSC1_PRIVCFGR2_I2C4_Msk 19598,1559137
#define GTZC_TZSC1_PRIVCFGR2_LPTIM1_Pos 19599,1559206
#define GTZC_TZSC1_PRIVCFGR2_LPTIM1_Msk 19600,1559277
#define GTZC_TZSC1_PRIVCFGR2_LPTIM3_Pos 19601,1559348
#define GTZC_TZSC1_PRIVCFGR2_LPTIM3_Msk 19602,1559419
#define GTZC_TZSC1_PRIVCFGR2_LPTIM4_Pos 19603,1559490
#define GTZC_TZSC1_PRIVCFGR2_LPTIM4_Msk 19604,1559561
#define GTZC_TZSC1_PRIVCFGR2_LPTIM5_Pos 19605,1559632
#define GTZC_TZSC1_PRIVCFGR2_LPTIM5_Msk 19606,1559703
#define GTZC_TZSC1_PRIVCFGR3_LPTIM6_Pos 19609,1559866
#define GTZC_TZSC1_PRIVCFGR3_LPTIM6_Msk 19610,1559937
#define GTZC_TZSC1_PRIVCFGR3_VREFBUF_Pos 19611,1560008
#define GTZC_TZSC1_PRIVCFGR3_VREFBUF_Msk 19612,1560080
#define GTZC_TZSC1_PRIVCFGR3_CRC_Pos 19613,1560152
#define GTZC_TZSC1_PRIVCFGR3_CRC_Msk 19614,1560220
#define GTZC_TZSC1_PRIVCFGR3_CORDIC_Pos 19615,1560288
#define GTZC_TZSC1_PRIVCFGR3_CORDIC_Msk 19616,1560359
#define GTZC_TZSC1_PRIVCFGR3_FMAC_Pos 19617,1560430
#define GTZC_TZSC1_PRIVCFGR3_FMAC_Msk 19618,1560499
#define GTZC_TZSC1_PRIVCFGR3_ETHERNET_Pos 19619,1560568
#define GTZC_TZSC1_PRIVCFGR3_ETHERNET_Msk 19620,1560641
#define GTZC_TZSC1_PRIVCFGR3_ICACHE_REG_Pos 19621,1560714
#define GTZC_TZSC1_PRIVCFGR3_ICACHE_REG_Msk 19622,1560789
#define GTZC_TZSC1_PRIVCFGR3_DCACHE1_REG_Pos 19623,1560864
#define GTZC_TZSC1_PRIVCFGR3_DCACHE1_REG_Msk 19624,1560940
#define GTZC_TZSC1_PRIVCFGR3_ADC_Pos 19625,1561016
#define GTZC_TZSC1_PRIVCFGR3_ADC_Msk 19626,1561084
#define GTZC_TZSC1_PRIVCFGR3_DCMI_PSSI_Pos 19627,1561152
#define GTZC_TZSC1_PRIVCFGR3_DCMI_PSSI_Msk 19628,1561226
#define GTZC_TZSC1_PRIVCFGR3_HASH_Pos 19629,1561300
#define GTZC_TZSC1_PRIVCFGR3_HASH_Msk 19630,1561369
#define GTZC_TZSC1_PRIVCFGR3_RNG_Pos 19631,1561438
#define GTZC_TZSC1_PRIVCFGR3_RNG_Msk 19632,1561506
#define GTZC_TZSC1_PRIVCFGR3_SDMMC1_Pos 19633,1561574
#define GTZC_TZSC1_PRIVCFGR3_SDMMC1_Msk 19634,1561645
#define GTZC_TZSC1_PRIVCFGR3_SDMMC2_Pos 19635,1561716
#define GTZC_TZSC1_PRIVCFGR3_SDMMC2_Msk 19636,1561787
#define GTZC_TZSC1_PRIVCFGR3_FMC_REG_Pos 19637,1561858
#define GTZC_TZSC1_PRIVCFGR3_FMC_REG_Msk 19638,1561930
#define GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_Pos 19639,1562002
#define GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_Msk 19640,1562075
#define GTZC_TZSC1_PRIVCFGR3_RAMCFG_Pos 19641,1562148
#define GTZC_TZSC1_PRIVCFGR3_RAMCFG_Msk 19642,1562219
#define GTZC_TZIC1_IER1_TIM2_Pos 19645,1562377
#define GTZC_TZIC1_IER1_TIM2_Msk 19646,1562442
#define GTZC_TZIC1_IER1_TIM3_Pos 19647,1562507
#define GTZC_TZIC1_IER1_TIM3_Msk 19648,1562572
#define GTZC_TZIC1_IER1_TIM4_Pos 19649,1562637
#define GTZC_TZIC1_IER1_TIM4_Msk 19650,1562702
#define GTZC_TZIC1_IER1_TIM5_Pos 19651,1562767
#define GTZC_TZIC1_IER1_TIM5_Msk 19652,1562832
#define GTZC_TZIC1_IER1_TIM6_Pos 19653,1562897
#define GTZC_TZIC1_IER1_TIM6_Msk 19654,1562962
#define GTZC_TZIC1_IER1_TIM7_Pos 19655,1563027
#define GTZC_TZIC1_IER1_TIM7_Msk 19656,1563092
#define GTZC_TZIC1_IER1_TIM12_Pos 19657,1563157
#define GTZC_TZIC1_IER1_TIM12_Msk 19658,1563223
#define GTZC_TZIC1_IER1_TIM13_Pos 19659,1563289
#define GTZC_TZIC1_IER1_TIM13_Msk 19660,1563355
#define GTZC_TZIC1_IER1_TIM14_Pos 19661,1563421
#define GTZC_TZIC1_IER1_TIM14_Msk 19662,1563487
#define GTZC_TZIC1_IER1_WWDG_Pos 19663,1563553
#define GTZC_TZIC1_IER1_WWDG_Msk 19664,1563618
#define GTZC_TZIC1_IER1_IWDG_Pos 19665,1563683
#define GTZC_TZIC1_IER1_IWDG_Msk 19666,1563748
#define GTZC_TZIC1_IER1_SPI2_Pos 19667,1563813
#define GTZC_TZIC1_IER1_SPI2_Msk 19668,1563878
#define GTZC_TZIC1_IER1_SPI3_Pos 19669,1563943
#define GTZC_TZIC1_IER1_SPI3_Msk 19670,1564008
#define GTZC_TZIC1_IER1_USART2_Pos 19671,1564073
#define GTZC_TZIC1_IER1_USART2_Msk 19672,1564140
#define GTZC_TZIC1_IER1_USART3_Pos 19673,1564207
#define GTZC_TZIC1_IER1_USART3_Msk 19674,1564274
#define GTZC_TZIC1_IER1_UART4_Pos 19675,1564341
#define GTZC_TZIC1_IER1_UART4_Msk 19676,1564407
#define GTZC_TZIC1_IER1_UART5_Pos 19677,1564473
#define GTZC_TZIC1_IER1_UART5_Msk 19678,1564539
#define GTZC_TZIC1_IER1_I2C1_Pos 19679,1564605
#define GTZC_TZIC1_IER1_I2C1_Msk 19680,1564670
#define GTZC_TZIC1_IER1_I2C2_Pos 19681,1564735
#define GTZC_TZIC1_IER1_I2C2_Msk 19682,1564800
#define GTZC_TZIC1_IER1_I3C1_Pos 19683,1564865
#define GTZC_TZIC1_IER1_I3C1_Msk 19684,1564930
#define GTZC_TZIC1_IER1_CRS_Pos 19685,1564995
#define GTZC_TZIC1_IER1_CRS_Msk 19686,1565059
#define GTZC_TZIC1_IER1_USART6_Pos 19687,1565123
#define GTZC_TZIC1_IER1_USART6_Msk 19688,1565190
#define GTZC_TZIC1_IER1_USART10_Pos 19689,1565257
#define GTZC_TZIC1_IER1_USART10_Msk 19690,1565325
#define GTZC_TZIC1_IER1_USART11_Pos 19691,1565393
#define GTZC_TZIC1_IER1_USART11_Msk 19692,1565461
#define GTZC_TZIC1_IER1_HDMICEC_Pos 19693,1565529
#define GTZC_TZIC1_IER1_HDMICEC_Msk 19694,1565597
#define GTZC_TZIC1_IER1_DAC1_Pos 19695,1565665
#define GTZC_TZIC1_IER1_DAC1_Msk 19696,1565730
#define GTZC_TZIC1_IER1_UART7_Pos 19697,1565795
#define GTZC_TZIC1_IER1_UART7_Msk 19698,1565861
#define GTZC_TZIC1_IER1_UART8_Pos 19699,1565927
#define GTZC_TZIC1_IER1_UART8_Msk 19700,1565993
#define GTZC_TZIC1_IER1_UART9_Pos 19701,1566059
#define GTZC_TZIC1_IER1_UART9_Msk 19702,1566125
#define GTZC_TZIC1_IER1_UART12_Pos 19703,1566191
#define GTZC_TZIC1_IER1_UART12_Msk 19704,1566258
#define GTZC_TZIC1_IER1_DTS_Pos 19705,1566325
#define GTZC_TZIC1_IER1_DTS_Msk 19706,1566389
#define GTZC_TZIC1_IER1_LPTIM2_Pos 19707,1566453
#define GTZC_TZIC1_IER1_LPTIM2_Msk 19708,1566520
#define GTZC_TZIC1_IER2_FDCAN1_Pos 19711,1566674
#define GTZC_TZIC1_IER2_FDCAN1_Msk 19712,1566741
#define GTZC_TZIC1_IER2_FDCAN2_Pos 19713,1566808
#define GTZC_TZIC1_IER2_FDCAN2_Msk 19714,1566875
#define GTZC_TZIC1_IER2_UCPD1_Pos 19715,1566942
#define GTZC_TZIC1_IER2_UCPD1_Msk 19716,1567008
#define GTZC_TZIC1_IER2_TIM1_Pos 19717,1567074
#define GTZC_TZIC1_IER2_TIM1_Msk 19718,1567139
#define GTZC_TZIC1_IER2_SPI1_Pos 19719,1567204
#define GTZC_TZIC1_IER2_SPI1_Msk 19720,1567269
#define GTZC_TZIC1_IER2_TIM8_Pos 19721,1567334
#define GTZC_TZIC1_IER2_TIM8_Msk 19722,1567399
#define GTZC_TZIC1_IER2_USART1_Pos 19723,1567464
#define GTZC_TZIC1_IER2_USART1_Msk 19724,1567531
#define GTZC_TZIC1_IER2_TIM15_Pos 19725,1567598
#define GTZC_TZIC1_IER2_TIM15_Msk 19726,1567664
#define GTZC_TZIC1_IER2_TIM16_Pos 19727,1567730
#define GTZC_TZIC1_IER2_TIM16_Msk 19728,1567796
#define GTZC_TZIC1_IER2_TIM17_Pos 19729,1567862
#define GTZC_TZIC1_IER2_TIM17_Msk 19730,1567928
#define GTZC_TZIC1_IER2_SPI4_Pos 19731,1567994
#define GTZC_TZIC1_IER2_SPI4_Msk 19732,1568059
#define GTZC_TZIC1_IER2_SPI6_Pos 19733,1568124
#define GTZC_TZIC1_IER2_SPI6_Msk 19734,1568189
#define GTZC_TZIC1_IER2_SAI1_Pos 19735,1568254
#define GTZC_TZIC1_IER2_SAI1_Msk 19736,1568319
#define GTZC_TZIC1_IER2_SAI2_Pos 19737,1568384
#define GTZC_TZIC1_IER2_SAI2_Msk 19738,1568449
#define GTZC_TZIC1_IER2_USB_Pos 19739,1568514
#define GTZC_TZIC1_IER2_USB_Msk 19740,1568578
#define GTZC_TZIC1_IER2_SPI5_Pos 19741,1568642
#define GTZC_TZIC1_IER2_SPI5_Msk 19742,1568707
#define GTZC_TZIC1_IER2_LPUART1_Pos 19743,1568772
#define GTZC_TZIC1_IER2_LPUART1_Msk 19744,1568840
#define GTZC_TZIC1_IER2_I2C3_Pos 19745,1568908
#define GTZC_TZIC1_IER2_I2C3_Msk 19746,1568973
#define GTZC_TZIC1_IER2_I2C4_Pos 19747,1569038
#define GTZC_TZIC1_IER2_I2C4_Msk 19748,1569103
#define GTZC_TZIC1_IER2_LPTIM1_Pos 19749,1569168
#define GTZC_TZIC1_IER2_LPTIM1_Msk 19750,1569235
#define GTZC_TZIC1_IER2_LPTIM3_Pos 19751,1569302
#define GTZC_TZIC1_IER2_LPTIM3_Msk 19752,1569369
#define GTZC_TZIC1_IER2_LPTIM4_Pos 19753,1569436
#define GTZC_TZIC1_IER2_LPTIM4_Msk 19754,1569503
#define GTZC_TZIC1_IER2_LPTIM5_Pos 19755,1569570
#define GTZC_TZIC1_IER2_LPTIM5_Msk 19756,1569637
#define GTZC_TZIC1_IER3_LPTIM6_Pos 19759,1569791
#define GTZC_TZIC1_IER3_LPTIM6_Msk 19760,1569858
#define GTZC_TZIC1_IER3_VREFBUF_Pos 19761,1569925
#define GTZC_TZIC1_IER3_VREFBUF_Msk 19762,1569993
#define GTZC_TZIC1_IER3_CRC_Pos 19763,1570061
#define GTZC_TZIC1_IER3_CRC_Msk 19764,1570125
#define GTZC_TZIC1_IER3_CORDIC_Pos 19765,1570189
#define GTZC_TZIC1_IER3_CORDIC_Msk 19766,1570256
#define GTZC_TZIC1_IER3_FMAC_Pos 19767,1570323
#define GTZC_TZIC1_IER3_FMAC_Msk 19768,1570388
#define GTZC_TZIC1_IER3_ETHERNET_Pos 19769,1570453
#define GTZC_TZIC1_IER3_ETHERNET_Msk 19770,1570522
#define GTZC_TZIC1_IER3_ICACHE_REG_Pos 19771,1570591
#define GTZC_TZIC1_IER3_ICACHE_REG_Msk 19772,1570662
#define GTZC_TZIC1_IER3_DCACHE1_REG_Pos 19773,1570733
#define GTZC_TZIC1_IER3_DCACHE1_REG_Msk 19774,1570805
#define GTZC_TZIC1_IER3_ADC_Pos 19775,1570877
#define GTZC_TZIC1_IER3_ADC_Msk 19776,1570941
#define GTZC_TZIC1_IER3_DCMI_PSSI_Pos 19777,1571005
#define GTZC_TZIC1_IER3_DCMI_PSSI_Msk 19778,1571075
#define GTZC_TZIC1_IER3_HASH_Pos 19779,1571145
#define GTZC_TZIC1_IER3_HASH_Msk 19780,1571210
#define GTZC_TZIC1_IER3_RNG_Pos 19781,1571275
#define GTZC_TZIC1_IER3_RNG_Msk 19782,1571339
#define GTZC_TZIC1_IER3_SDMMC1_Pos 19783,1571403
#define GTZC_TZIC1_IER3_SDMMC1_Msk 19784,1571470
#define GTZC_TZIC1_IER3_SDMMC2_Pos 19785,1571537
#define GTZC_TZIC1_IER3_SDMMC2_Msk 19786,1571604
#define GTZC_TZIC1_IER3_FMC_REG_Pos 19787,1571671
#define GTZC_TZIC1_IER3_FMC_REG_Msk 19788,1571739
#define GTZC_TZIC1_IER3_OCTOSPI1_Pos 19789,1571807
#define GTZC_TZIC1_IER3_OCTOSPI1_Msk 19790,1571876
#define GTZC_TZIC1_IER3_RAMCFG_Pos 19791,1571945
#define GTZC_TZIC1_IER3_RAMCFG_Msk 19792,1572012
#define GTZC_TZIC1_IER4_GPDMA1_Pos 19795,1572166
#define GTZC_TZIC1_IER4_GPDMA1_Msk 19796,1572233
#define GTZC_TZIC1_IER4_GPDMA2_Pos 19797,1572300
#define GTZC_TZIC1_IER4_GPDMA2_Msk 19798,1572367
#define GTZC_TZIC1_IER4_FLASH_Pos 19799,1572434
#define GTZC_TZIC1_IER4_FLASH_Msk 19800,1572500
#define GTZC_TZIC1_IER4_FLASH_REG_Pos 19801,1572566
#define GTZC_TZIC1_IER4_FLASH_REG_Msk 19802,1572636
#define GTZC_TZIC1_IER4_SBS_Pos 19803,1572706
#define GTZC_TZIC1_IER4_SBS_Msk 19804,1572770
#define GTZC_TZIC1_IER4_RTC_Pos 19805,1572834
#define GTZC_TZIC1_IER4_RTC_Msk 19806,1572898
#define GTZC_TZIC1_IER4_TAMP_Pos 19807,1572962
#define GTZC_TZIC1_IER4_TAMP_Msk 19808,1573027
#define GTZC_TZIC1_IER4_PWR_Pos 19809,1573092
#define GTZC_TZIC1_IER4_PWR_Msk 19810,1573156
#define GTZC_TZIC1_IER4_RCC_Pos 19811,1573220
#define GTZC_TZIC1_IER4_RCC_Msk 19812,1573284
#define GTZC_TZIC1_IER4_EXTI_Pos 19813,1573348
#define GTZC_TZIC1_IER4_EXTI_Msk 19814,1573413
#define GTZC_TZIC1_IER4_TZSC_Pos 19815,1573478
#define GTZC_TZIC1_IER4_TZSC_Msk 19816,1573543
#define GTZC_TZIC1_IER4_TZIC_Pos 19817,1573608
#define GTZC_TZIC1_IER4_TZIC_Msk 19818,1573673
#define GTZC_TZIC1_IER4_OCTOSPI1_MEM_Pos 19819,1573738
#define GTZC_TZIC1_IER4_OCTOSPI1_MEM_Msk 19820,1573811
#define GTZC_TZIC1_IER4_FMC_MEM_Pos 19821,1573884
#define GTZC_TZIC1_IER4_FMC_MEM_Msk 19822,1573952
#define GTZC_TZIC1_IER4_BKPSRAM_Pos 19823,1574020
#define GTZC_TZIC1_IER4_BKPSRAM_Msk 19824,1574088
#define GTZC_TZIC1_IER4_SRAM1_Pos 19825,1574156
#define GTZC_TZIC1_IER4_SRAM1_Msk 19826,1574222
#define GTZC_TZIC1_IER4_MPCBB1_REG_Pos 19827,1574288
#define GTZC_TZIC1_IER4_MPCBB1_REG_Msk 19828,1574359
#define GTZC_TZIC1_IER4_SRAM2_Pos 19829,1574430
#define GTZC_TZIC1_IER4_SRAM2_Msk 19830,1574496
#define GTZC_TZIC1_IER4_MPCBB2_REG_Pos 19831,1574562
#define GTZC_TZIC1_IER4_MPCBB2_REG_Msk 19832,1574633
#define GTZC_TZIC1_IER4_SRAM3_Pos 19833,1574704
#define GTZC_TZIC1_IER4_SRAM3_Msk 19834,1574770
#define GTZC_TZIC1_IER4_MPCBB3_REG_Pos 19835,1574836
#define GTZC_TZIC1_IER4_MPCBB3_REG_Msk 19836,1574907
#define GTZC_TZIC1_SR1_TIM2_Pos 19839,1575063
#define GTZC_TZIC1_SR1_TIM2_Msk 19840,1575128
#define GTZC_TZIC1_SR1_TIM3_Pos 19841,1575193
#define GTZC_TZIC1_SR1_TIM3_Msk 19842,1575258
#define GTZC_TZIC1_SR1_TIM4_Pos 19843,1575323
#define GTZC_TZIC1_SR1_TIM4_Msk 19844,1575388
#define GTZC_TZIC1_SR1_TIM5_Pos 19845,1575453
#define GTZC_TZIC1_SR1_TIM5_Msk 19846,1575518
#define GTZC_TZIC1_SR1_TIM6_Pos 19847,1575583
#define GTZC_TZIC1_SR1_TIM6_Msk 19848,1575648
#define GTZC_TZIC1_SR1_TIM7_Pos 19849,1575713
#define GTZC_TZIC1_SR1_TIM7_Msk 19850,1575778
#define GTZC_TZIC1_SR1_TIM12_Pos 19851,1575843
#define GTZC_TZIC1_SR1_TIM12_Msk 19852,1575909
#define GTZC_TZIC1_SR1_TIM13_Pos 19853,1575975
#define GTZC_TZIC1_SR1_TIM13_Msk 19854,1576041
#define GTZC_TZIC1_SR1_TIM14_Pos 19855,1576107
#define GTZC_TZIC1_SR1_TIM14_Msk 19856,1576173
#define GTZC_TZIC1_SR1_WWDG_Pos 19857,1576239
#define GTZC_TZIC1_SR1_WWDG_Msk 19858,1576304
#define GTZC_TZIC1_SR1_IWDG_Pos 19859,1576369
#define GTZC_TZIC1_SR1_IWDG_Msk 19860,1576434
#define GTZC_TZIC1_SR1_SPI2_Pos 19861,1576499
#define GTZC_TZIC1_SR1_SPI2_Msk 19862,1576564
#define GTZC_TZIC1_SR1_SPI3_Pos 19863,1576629
#define GTZC_TZIC1_SR1_SPI3_Msk 19864,1576694
#define GTZC_TZIC1_SR1_USART2_Pos 19865,1576759
#define GTZC_TZIC1_SR1_USART2_Msk 19866,1576826
#define GTZC_TZIC1_SR1_USART3_Pos 19867,1576893
#define GTZC_TZIC1_SR1_USART3_Msk 19868,1576960
#define GTZC_TZIC1_SR1_UART4_Pos 19869,1577027
#define GTZC_TZIC1_SR1_UART4_Msk 19870,1577093
#define GTZC_TZIC1_SR1_UART5_Pos 19871,1577159
#define GTZC_TZIC1_SR1_UART5_Msk 19872,1577225
#define GTZC_TZIC1_SR1_I2C1_Pos 19873,1577291
#define GTZC_TZIC1_SR1_I2C1_Msk 19874,1577356
#define GTZC_TZIC1_SR1_I2C2_Pos 19875,1577421
#define GTZC_TZIC1_SR1_I2C2_Msk 19876,1577486
#define GTZC_TZIC1_SR1_I3C1_Pos 19877,1577551
#define GTZC_TZIC1_SR1_I3C1_Msk 19878,1577616
#define GTZC_TZIC1_SR1_CRS_Pos 19879,1577681
#define GTZC_TZIC1_SR1_CRS_Msk 19880,1577745
#define GTZC_TZIC1_SR1_USART6_Pos 19881,1577809
#define GTZC_TZIC1_SR1_USART6_Msk 19882,1577876
#define GTZC_TZIC1_SR1_USART10_Pos 19883,1577943
#define GTZC_TZIC1_SR1_USART10_Msk 19884,1578011
#define GTZC_TZIC1_SR1_USART11_Pos 19885,1578079
#define GTZC_TZIC1_SR1_USART11_Msk 19886,1578147
#define GTZC_TZIC1_SR1_HDMICEC_Pos 19887,1578215
#define GTZC_TZIC1_SR1_HDMICEC_Msk 19888,1578283
#define GTZC_TZIC1_SR1_DAC1_Pos 19889,1578351
#define GTZC_TZIC1_SR1_DAC1_Msk 19890,1578416
#define GTZC_TZIC1_SR1_UART7_Pos 19891,1578481
#define GTZC_TZIC1_SR1_UART7_Msk 19892,1578547
#define GTZC_TZIC1_SR1_UART8_Pos 19893,1578613
#define GTZC_TZIC1_SR1_UART8_Msk 19894,1578679
#define GTZC_TZIC1_SR1_UART9_Pos 19895,1578745
#define GTZC_TZIC1_SR1_UART9_Msk 19896,1578811
#define GTZC_TZIC1_SR1_UART12_Pos 19897,1578877
#define GTZC_TZIC1_SR1_UART12_Msk 19898,1578944
#define GTZC_TZIC1_SR1_DTS_Pos 19899,1579011
#define GTZC_TZIC1_SR1_DTS_Msk 19900,1579075
#define GTZC_TZIC1_SR1_LPTIM2_Pos 19901,1579139
#define GTZC_TZIC1_SR1_LPTIM2_Msk 19902,1579206
#define GTZC_TZIC1_SR2_FDCAN1_Pos 19905,1579358
#define GTZC_TZIC1_SR2_FDCAN1_Msk 19906,1579425
#define GTZC_TZIC1_SR2_FDCAN2_Pos 19907,1579492
#define GTZC_TZIC1_SR2_FDCAN2_Msk 19908,1579559
#define GTZC_TZIC1_SR2_UCPD1_Pos 19909,1579626
#define GTZC_TZIC1_SR2_UCPD1_Msk 19910,1579692
#define GTZC_TZIC1_SR2_TIM1_Pos 19911,1579758
#define GTZC_TZIC1_SR2_TIM1_Msk 19912,1579823
#define GTZC_TZIC1_SR2_SPI1_Pos 19913,1579888
#define GTZC_TZIC1_SR2_SPI1_Msk 19914,1579953
#define GTZC_TZIC1_SR2_TIM8_Pos 19915,1580018
#define GTZC_TZIC1_SR2_TIM8_Msk 19916,1580083
#define GTZC_TZIC1_SR2_USART1_Pos 19917,1580148
#define GTZC_TZIC1_SR2_USART1_Msk 19918,1580215
#define GTZC_TZIC1_SR2_TIM15_Pos 19919,1580282
#define GTZC_TZIC1_SR2_TIM15_Msk 19920,1580348
#define GTZC_TZIC1_SR2_TIM16_Pos 19921,1580414
#define GTZC_TZIC1_SR2_TIM16_Msk 19922,1580480
#define GTZC_TZIC1_SR2_TIM17_Pos 19923,1580546
#define GTZC_TZIC1_SR2_TIM17_Msk 19924,1580612
#define GTZC_TZIC1_SR2_SPI4_Pos 19925,1580678
#define GTZC_TZIC1_SR2_SPI4_Msk 19926,1580743
#define GTZC_TZIC1_SR2_SPI6_Pos 19927,1580808
#define GTZC_TZIC1_SR2_SPI6_Msk 19928,1580873
#define GTZC_TZIC1_SR2_SAI1_Pos 19929,1580938
#define GTZC_TZIC1_SR2_SAI1_Msk 19930,1581003
#define GTZC_TZIC1_SR2_SAI2_Pos 19931,1581068
#define GTZC_TZIC1_SR2_SAI2_Msk 19932,1581133
#define GTZC_TZIC1_SR2_USB_Pos 19933,1581198
#define GTZC_TZIC1_SR2_USB_Msk 19934,1581262
#define GTZC_TZIC1_SR2_SPI5_Pos 19935,1581326
#define GTZC_TZIC1_SR2_SPI5_Msk 19936,1581391
#define GTZC_TZIC1_SR2_LPUART1_Pos 19937,1581456
#define GTZC_TZIC1_SR2_LPUART1_Msk 19938,1581524
#define GTZC_TZIC1_SR2_I2C3_Pos 19939,1581592
#define GTZC_TZIC1_SR2_I2C3_Msk 19940,1581657
#define GTZC_TZIC1_SR2_I2C4_Pos 19941,1581722
#define GTZC_TZIC1_SR2_I2C4_Msk 19942,1581787
#define GTZC_TZIC1_SR2_LPTIM1_Pos 19943,1581852
#define GTZC_TZIC1_SR2_LPTIM1_Msk 19944,1581919
#define GTZC_TZIC1_SR2_LPTIM3_Pos 19945,1581986
#define GTZC_TZIC1_SR2_LPTIM3_Msk 19946,1582053
#define GTZC_TZIC1_SR2_LPTIM4_Pos 19947,1582120
#define GTZC_TZIC1_SR2_LPTIM4_Msk 19948,1582187
#define GTZC_TZIC1_SR2_LPTIM5_Pos 19949,1582254
#define GTZC_TZIC1_SR2_LPTIM5_Msk 19950,1582321
#define GTZC_TZIC1_SR3_LPTIM6_Pos 19953,1582473
#define GTZC_TZIC1_SR3_LPTIM6_Msk 19954,1582540
#define GTZC_TZIC1_SR3_VREFBUF_Pos 19955,1582607
#define GTZC_TZIC1_SR3_VREFBUF_Msk 19956,1582675
#define GTZC_TZIC1_SR3_CRC_Pos 19957,1582743
#define GTZC_TZIC1_SR3_CRC_Msk 19958,1582807
#define GTZC_TZIC1_SR3_CORDIC_Pos 19959,1582871
#define GTZC_TZIC1_SR3_CORDIC_Msk 19960,1582938
#define GTZC_TZIC1_SR3_FMAC_Pos 19961,1583005
#define GTZC_TZIC1_SR3_FMAC_Msk 19962,1583070
#define GTZC_TZIC1_SR3_ETHERNET_Pos 19963,1583135
#define GTZC_TZIC1_SR3_ETHERNET_Msk 19964,1583204
#define GTZC_TZIC1_SR3_ICACHE_REG_Pos 19965,1583273
#define GTZC_TZIC1_SR3_ICACHE_REG_Msk 19966,1583344
#define GTZC_TZIC1_SR3_DCACHE1_REG_Pos 19967,1583415
#define GTZC_TZIC1_SR3_DCACHE1_REG_Msk 19968,1583487
#define GTZC_TZIC1_SR3_ADC_Pos 19969,1583559
#define GTZC_TZIC1_SR3_ADC_Msk 19970,1583623
#define GTZC_TZIC1_SR3_DCMI_PSSI_Pos 19971,1583687
#define GTZC_TZIC1_SR3_DCMI_PSSI_Msk 19972,1583757
#define GTZC_TZIC1_SR3_HASH_Pos 19973,1583827
#define GTZC_TZIC1_SR3_HASH_Msk 19974,1583892
#define GTZC_TZIC1_SR3_RNG_Pos 19975,1583957
#define GTZC_TZIC1_SR3_RNG_Msk 19976,1584021
#define GTZC_TZIC1_SR3_SDMMC1_Pos 19977,1584085
#define GTZC_TZIC1_SR3_SDMMC1_Msk 19978,1584152
#define GTZC_TZIC1_SR3_SDMMC2_Pos 19979,1584219
#define GTZC_TZIC1_SR3_SDMMC2_Msk 19980,1584286
#define GTZC_TZIC1_SR3_FMC_REG_Pos 19981,1584353
#define GTZC_TZIC1_SR3_FMC_REG_Msk 19982,1584421
#define GTZC_TZIC1_SR3_OCTOSPI1_Pos 19983,1584489
#define GTZC_TZIC1_SR3_OCTOSPI1_Msk 19984,1584558
#define GTZC_TZIC1_SR3_RAMCFG_Pos 19985,1584627
#define GTZC_TZIC1_SR3_RAMCFG_Msk 19986,1584694
#define GTZC_TZIC1_SR4_GPDMA1_Pos 19989,1584847
#define GTZC_TZIC1_SR4_GPDMA1_Msk 19990,1584914
#define GTZC_TZIC1_SR4_GPDMA2_Pos 19991,1584981
#define GTZC_TZIC1_SR4_GPDMA2_Msk 19992,1585048
#define GTZC_TZIC1_SR4_FLASH_Pos 19993,1585115
#define GTZC_TZIC1_SR4_FLASH_Msk 19994,1585181
#define GTZC_TZIC1_SR4_FLASH_REG_Pos 19995,1585247
#define GTZC_TZIC1_SR4_FLASH_REG_Msk 19996,1585317
#define GTZC_TZIC1_SR4_SBS_Pos 19997,1585387
#define GTZC_TZIC1_SR4_SBS_Msk 19998,1585451
#define GTZC_TZIC1_SR4_RTC_Pos 19999,1585515
#define GTZC_TZIC1_SR4_RTC_Msk 20000,1585579
#define GTZC_TZIC1_SR4_TAMP_Pos 20001,1585643
#define GTZC_TZIC1_SR4_TAMP_Msk 20002,1585708
#define GTZC_TZIC1_SR4_PWR_Pos 20003,1585773
#define GTZC_TZIC1_SR4_PWR_Msk 20004,1585837
#define GTZC_TZIC1_SR4_RCC_Pos 20005,1585901
#define GTZC_TZIC1_SR4_RCC_Msk 20006,1585965
#define GTZC_TZIC1_SR4_EXTI_Pos 20007,1586029
#define GTZC_TZIC1_SR4_EXTI_Msk 20008,1586094
#define GTZC_TZIC1_SR4_TZSC_Pos 20009,1586159
#define GTZC_TZIC1_SR4_TZSC_Msk 20010,1586224
#define GTZC_TZIC1_SR4_TZIC_Pos 20011,1586289
#define GTZC_TZIC1_SR4_TZIC_Msk 20012,1586354
#define GTZC_TZIC1_SR4_OCTOSPI1_MEM_Pos 20013,1586419
#define GTZC_TZIC1_SR4_OCTOSPI1_MEM_Msk 20014,1586492
#define GTZC_TZIC1_SR4_FMC_MEM_Pos 20015,1586565
#define GTZC_TZIC1_SR4_FMC_MEM_Msk 20016,1586633
#define GTZC_TZIC1_SR4_BKPSRAM_Pos 20017,1586701
#define GTZC_TZIC1_SR4_BKPSRAM_Msk 20018,1586769
#define GTZC_TZIC1_SR4_SRAM1_Pos 20019,1586837
#define GTZC_TZIC1_SR4_SRAM1_Msk 20020,1586903
#define GTZC_TZIC1_SR4_MPCBB1_REG_Pos 20021,1586969
#define GTZC_TZIC1_SR4_MPCBB1_REG_Msk 20022,1587040
#define GTZC_TZIC1_SR4_SRAM2_Pos 20023,1587111
#define GTZC_TZIC1_SR4_SRAM2_Msk 20024,1587177
#define GTZC_TZIC1_SR4_MPCBB2_REG_Pos 20025,1587243
#define GTZC_TZIC1_SR4_MPCBB2_REG_Msk 20026,1587314
#define GTZC_TZIC1_SR4_SRAM3_Pos 20027,1587385
#define GTZC_TZIC1_SR4_SRAM3_Msk 20028,1587451
#define GTZC_TZIC1_SR4_MPCBB3_REG_Pos 20029,1587517
#define GTZC_TZIC1_SR4_MPCBB3_REG_Msk 20030,1587588
#define GTZC_TZIC1_FCR1_TIM2_Pos 20033,1587746
#define GTZC_TZIC1_FCR1_TIM2_Msk 20034,1587811
#define GTZC_TZIC1_FCR1_TIM3_Pos 20035,1587876
#define GTZC_TZIC1_FCR1_TIM3_Msk 20036,1587941
#define GTZC_TZIC1_FCR1_TIM4_Pos 20037,1588006
#define GTZC_TZIC1_FCR1_TIM4_Msk 20038,1588071
#define GTZC_TZIC1_FCR1_TIM5_Pos 20039,1588136
#define GTZC_TZIC1_FCR1_TIM5_Msk 20040,1588201
#define GTZC_TZIC1_FCR1_TIM6_Pos 20041,1588266
#define GTZC_TZIC1_FCR1_TIM6_Msk 20042,1588331
#define GTZC_TZIC1_FCR1_TIM7_Pos 20043,1588396
#define GTZC_TZIC1_FCR1_TIM7_Msk 20044,1588461
#define GTZC_TZIC1_FCR1_TIM12_Pos 20045,1588526
#define GTZC_TZIC1_FCR1_TIM12_Msk 20046,1588592
#define GTZC_TZIC1_FCR1_TIM13_Pos 20047,1588658
#define GTZC_TZIC1_FCR1_TIM13_Msk 20048,1588724
#define GTZC_TZIC1_FCR1_TIM14_Pos 20049,1588790
#define GTZC_TZIC1_FCR1_TIM14_Msk 20050,1588856
#define GTZC_TZIC1_FCR1_WWDG_Pos 20051,1588922
#define GTZC_TZIC1_FCR1_WWDG_Msk 20052,1588987
#define GTZC_TZIC1_FCR1_IWDG_Pos 20053,1589052
#define GTZC_TZIC1_FCR1_IWDG_Msk 20054,1589117
#define GTZC_TZIC1_FCR1_SPI2_Pos 20055,1589182
#define GTZC_TZIC1_FCR1_SPI2_Msk 20056,1589247
#define GTZC_TZIC1_FCR1_SPI3_Pos 20057,1589312
#define GTZC_TZIC1_FCR1_SPI3_Msk 20058,1589377
#define GTZC_TZIC1_FCR1_USART2_Pos 20059,1589442
#define GTZC_TZIC1_FCR1_USART2_Msk 20060,1589509
#define GTZC_TZIC1_FCR1_USART3_Pos 20061,1589576
#define GTZC_TZIC1_FCR1_USART3_Msk 20062,1589643
#define GTZC_TZIC1_FCR1_UART4_Pos 20063,1589710
#define GTZC_TZIC1_FCR1_UART4_Msk 20064,1589776
#define GTZC_TZIC1_FCR1_UART5_Pos 20065,1589842
#define GTZC_TZIC1_FCR1_UART5_Msk 20066,1589908
#define GTZC_TZIC1_FCR1_I2C1_Pos 20067,1589974
#define GTZC_TZIC1_FCR1_I2C1_Msk 20068,1590039
#define GTZC_TZIC1_FCR1_I2C2_Pos 20069,1590104
#define GTZC_TZIC1_FCR1_I2C2_Msk 20070,1590169
#define GTZC_TZIC1_FCR1_I3C1_Pos 20071,1590234
#define GTZC_TZIC1_FCR1_I3C1_Msk 20072,1590299
#define GTZC_TZIC1_FCR1_CRS_Pos 20073,1590364
#define GTZC_TZIC1_FCR1_CRS_Msk 20074,1590428
#define GTZC_TZIC1_FCR1_USART6_Pos 20075,1590492
#define GTZC_TZIC1_FCR1_USART6_Msk 20076,1590559
#define GTZC_TZIC1_FCR1_USART10_Pos 20077,1590626
#define GTZC_TZIC1_FCR1_USART10_Msk 20078,1590694
#define GTZC_TZIC1_FCR1_USART11_Pos 20079,1590762
#define GTZC_TZIC1_FCR1_USART11_Msk 20080,1590830
#define GTZC_TZIC1_FCR1_HDMICEC_Pos 20081,1590898
#define GTZC_TZIC1_FCR1_HDMICEC_Msk 20082,1590966
#define GTZC_TZIC1_FCR1_DAC1_Pos 20083,1591034
#define GTZC_TZIC1_FCR1_DAC1_Msk 20084,1591099
#define GTZC_TZIC1_FCR1_UART7_Pos 20085,1591164
#define GTZC_TZIC1_FCR1_UART7_Msk 20086,1591230
#define GTZC_TZIC1_FCR1_UART8_Pos 20087,1591296
#define GTZC_TZIC1_FCR1_UART8_Msk 20088,1591362
#define GTZC_TZIC1_FCR1_UART9_Pos 20089,1591428
#define GTZC_TZIC1_FCR1_UART9_Msk 20090,1591494
#define GTZC_TZIC1_FCR1_UART12_Pos 20091,1591560
#define GTZC_TZIC1_FCR1_UART12_Msk 20092,1591627
#define GTZC_TZIC1_FCR1_DTS_Pos 20093,1591694
#define GTZC_TZIC1_FCR1_DTS_Msk 20094,1591758
#define GTZC_TZIC1_FCR1_LPTIM2_Pos 20095,1591822
#define GTZC_TZIC1_FCR1_LPTIM2_Msk 20096,1591889
#define GTZC_TZIC1_FCR2_FDCAN1_Pos 20099,1592042
#define GTZC_TZIC1_FCR2_FDCAN1_Msk 20100,1592109
#define GTZC_TZIC1_FCR2_FDCAN2_Pos 20101,1592176
#define GTZC_TZIC1_FCR2_FDCAN2_Msk 20102,1592243
#define GTZC_TZIC1_FCR2_UCPD1_Pos 20103,1592310
#define GTZC_TZIC1_FCR2_UCPD1_Msk 20104,1592376
#define GTZC_TZIC1_FCR2_TIM1_Pos 20105,1592442
#define GTZC_TZIC1_FCR2_TIM1_Msk 20106,1592507
#define GTZC_TZIC1_FCR2_SPI1_Pos 20107,1592572
#define GTZC_TZIC1_FCR2_SPI1_Msk 20108,1592637
#define GTZC_TZIC1_FCR2_TIM8_Pos 20109,1592702
#define GTZC_TZIC1_FCR2_TIM8_Msk 20110,1592767
#define GTZC_TZIC1_FCR2_USART1_Pos 20111,1592832
#define GTZC_TZIC1_FCR2_USART1_Msk 20112,1592899
#define GTZC_TZIC1_FCR2_TIM15_Pos 20113,1592966
#define GTZC_TZIC1_FCR2_TIM15_Msk 20114,1593032
#define GTZC_TZIC1_FCR2_TIM16_Pos 20115,1593098
#define GTZC_TZIC1_FCR2_TIM16_Msk 20116,1593164
#define GTZC_TZIC1_FCR2_TIM17_Pos 20117,1593230
#define GTZC_TZIC1_FCR2_TIM17_Msk 20118,1593296
#define GTZC_TZIC1_FCR2_SPI4_Pos 20119,1593362
#define GTZC_TZIC1_FCR2_SPI4_Msk 20120,1593427
#define GTZC_TZIC1_FCR2_SPI6_Pos 20121,1593492
#define GTZC_TZIC1_FCR2_SPI6_Msk 20122,1593557
#define GTZC_TZIC1_FCR2_SAI1_Pos 20123,1593622
#define GTZC_TZIC1_FCR2_SAI1_Msk 20124,1593687
#define GTZC_TZIC1_FCR2_SAI2_Pos 20125,1593752
#define GTZC_TZIC1_FCR2_SAI2_Msk 20126,1593817
#define GTZC_TZIC1_FCR2_USB_Pos 20127,1593882
#define GTZC_TZIC1_FCR2_USB_Msk 20128,1593946
#define GTZC_TZIC1_FCR2_SPI5_Pos 20129,1594010
#define GTZC_TZIC1_FCR2_SPI5_Msk 20130,1594075
#define GTZC_TZIC1_FCR2_LPUART1_Pos 20131,1594140
#define GTZC_TZIC1_FCR2_LPUART1_Msk 20132,1594208
#define GTZC_TZIC1_FCR2_I2C3_Pos 20133,1594276
#define GTZC_TZIC1_FCR2_I2C3_Msk 20134,1594341
#define GTZC_TZIC1_FCR2_I2C4_Pos 20135,1594406
#define GTZC_TZIC1_FCR2_I2C4_Msk 20136,1594471
#define GTZC_TZIC1_FCR2_LPTIM1_Pos 20137,1594536
#define GTZC_TZIC1_FCR2_LPTIM1_Msk 20138,1594603
#define GTZC_TZIC1_FCR2_LPTIM3_Pos 20139,1594670
#define GTZC_TZIC1_FCR2_LPTIM3_Msk 20140,1594737
#define GTZC_TZIC1_FCR2_LPTIM4_Pos 20141,1594804
#define GTZC_TZIC1_FCR2_LPTIM4_Msk 20142,1594871
#define GTZC_TZIC1_FCR2_LPTIM5_Pos 20143,1594938
#define GTZC_TZIC1_FCR2_LPTIM5_Msk 20144,1595005
#define GTZC_TZIC1_FCR3_LPTIM6_Pos 20147,1595159
#define GTZC_TZIC1_FCR3_LPTIM6_Msk 20148,1595226
#define GTZC_TZIC1_FCR3_VREFBUF_Pos 20149,1595293
#define GTZC_TZIC1_FCR3_VREFBUF_Msk 20150,1595361
#define GTZC_TZIC1_FCR3_CRC_Pos 20151,1595429
#define GTZC_TZIC1_FCR3_CRC_Msk 20152,1595493
#define GTZC_TZIC1_FCR3_CORDIC_Pos 20153,1595557
#define GTZC_TZIC1_FCR3_CORDIC_Msk 20154,1595624
#define GTZC_TZIC1_FCR3_FMAC_Pos 20155,1595691
#define GTZC_TZIC1_FCR3_FMAC_Msk 20156,1595756
#define GTZC_TZIC1_FCR3_ETHERNET_Pos 20157,1595821
#define GTZC_TZIC1_FCR3_ETHERNET_Msk 20158,1595890
#define GTZC_TZIC1_FCR3_ICACHE_REG_Pos 20159,1595959
#define GTZC_TZIC1_FCR3_ICACHE_REG_Msk 20160,1596030
#define GTZC_TZIC1_FCR3_DCACHE1_REG_Pos 20161,1596101
#define GTZC_TZIC1_FCR3_DCACHE1_REG_Msk 20162,1596173
#define GTZC_TZIC1_FCR3_ADC_Pos 20163,1596245
#define GTZC_TZIC1_FCR3_ADC_Msk 20164,1596309
#define GTZC_TZIC1_FCR3_DCMI_PSSI_Pos 20165,1596373
#define GTZC_TZIC1_FCR3_DCMI_PSSI_Msk 20166,1596443
#define GTZC_TZIC1_FCR3_HASH_Pos 20167,1596513
#define GTZC_TZIC1_FCR3_HASH_Msk 20168,1596578
#define GTZC_TZIC1_FCR3_RNG_Pos 20169,1596643
#define GTZC_TZIC1_FCR3_RNG_Msk 20170,1596707
#define GTZC_TZIC1_FCR3_SDMMC1_Pos 20171,1596771
#define GTZC_TZIC1_FCR3_SDMMC1_Msk 20172,1596838
#define GTZC_TZIC1_FCR3_SDMMC2_Pos 20173,1596905
#define GTZC_TZIC1_FCR3_SDMMC2_Msk 20174,1596972
#define GTZC_TZIC1_FCR3_FMC_REG_Pos 20175,1597039
#define GTZC_TZIC1_FCR3_FMC_REG_Msk 20176,1597107
#define GTZC_TZIC1_FCR3_OCTOSPI1_Pos 20177,1597175
#define GTZC_TZIC1_FCR3_OCTOSPI1_Msk 20178,1597244
#define GTZC_TZIC1_FCR3_RAMCFG_Pos 20179,1597313
#define GTZC_TZIC1_FCR3_RAMCFG_Msk 20180,1597380
#define GTZC_TZIC1_FCR4_GPDMA1_Pos 20183,1597534
#define GTZC_TZIC1_FCR4_GPDMA1_Msk 20184,1597601
#define GTZC_TZIC1_FCR4_GPDMA2_Pos 20185,1597668
#define GTZC_TZIC1_FCR4_GPDMA2_Msk 20186,1597735
#define GTZC_TZIC1_FCR4_FLASH_Pos 20187,1597802
#define GTZC_TZIC1_FCR4_FLASH_Msk 20188,1597868
#define GTZC_TZIC1_FCR4_FLASH_REG_Pos 20189,1597934
#define GTZC_TZIC1_FCR4_FLASH_REG_Msk 20190,1598004
#define GTZC_TZIC1_FCR4_SBS_Pos 20191,1598074
#define GTZC_TZIC1_FCR4_SBS_Msk 20192,1598138
#define GTZC_TZIC1_FCR4_RTC_Pos 20193,1598202
#define GTZC_TZIC1_FCR4_RTC_Msk 20194,1598266
#define GTZC_TZIC1_FCR4_TAMP_Pos 20195,1598330
#define GTZC_TZIC1_FCR4_TAMP_Msk 20196,1598395
#define GTZC_TZIC1_FCR4_PWR_Pos 20197,1598460
#define GTZC_TZIC1_FCR4_PWR_Msk 20198,1598524
#define GTZC_TZIC1_FCR4_RCC_Pos 20199,1598588
#define GTZC_TZIC1_FCR4_RCC_Msk 20200,1598652
#define GTZC_TZIC1_FCR4_EXTI_Pos 20201,1598716
#define GTZC_TZIC1_FCR4_EXTI_Msk 20202,1598781
#define GTZC_TZIC1_FCR4_TZSC_Pos 20203,1598846
#define GTZC_TZIC1_FCR4_TZSC_Msk 20204,1598911
#define GTZC_TZIC1_FCR4_TZIC_Pos 20205,1598976
#define GTZC_TZIC1_FCR4_TZIC_Msk 20206,1599041
#define GTZC_TZIC1_FCR4_OCTOSPI1_MEM_Pos 20207,1599106
#define GTZC_TZIC1_FCR4_OCTOSPI1_MEM_Msk 20208,1599179
#define GTZC_TZIC1_FCR4_FMC_MEM_Pos 20209,1599252
#define GTZC_TZIC1_FCR4_FMC_MEM_Msk 20210,1599320
#define GTZC_TZIC1_FCR4_BKPSRAM_Pos 20211,1599388
#define GTZC_TZIC1_FCR4_BKPSRAM_Msk 20212,1599456
#define GTZC_TZIC1_FCR4_SRAM1_Pos 20213,1599524
#define GTZC_TZIC1_FCR4_SRAM1_Msk 20214,1599590
#define GTZC_TZIC1_FCR4_MPCBB1_REG_Pos 20215,1599656
#define GTZC_TZIC1_FCR4_MPCBB1_REG_Msk 20216,1599727
#define GTZC_TZIC1_FCR4_SRAM2_Pos 20217,1599798
#define GTZC_TZIC1_FCR4_SRAM2_Msk 20218,1599864
#define GTZC_TZIC1_FCR4_MPCBB2_REG_Pos 20219,1599930
#define GTZC_TZIC1_FCR4_MPCBB2_REG_Msk 20220,1600001
#define GTZC_TZIC1_FCR4_SRAM3_Pos 20221,1600072
#define GTZC_TZIC1_FCR4_SRAM3_Msk 20222,1600138
#define GTZC_TZIC1_FCR4_MPCBB3_REG_Pos 20223,1600204
#define GTZC_TZIC1_FCR4_MPCBB3_REG_Msk 20224,1600275
#define GTZC_MPCBB_CR_GLOCK_Pos 20227,1600434
#define GTZC_MPCBB_CR_GLOCK_Msk 20228,1600484
#define GTZC_MPCBB_CR_INVSECSTATE_Pos 20229,1600590
#define GTZC_MPCBB_CR_INVSECSTATE_Msk 20230,1600641
#define GTZC_MPCBB_CR_SRWILADIS_Pos 20231,1600747
#define GTZC_MPCBB_CR_SRWILADIS_Msk 20232,1600798
#define GTZC_MPCBB_CFGLOCKR1_SPLCK0_Pos 20235,1600994
#define GTZC_MPCBB_CFGLOCKR1_SPLCK0_Msk 20236,1601045
#define GTZC_MPCBB_CFGLOCKR1_SPLCK1_Pos 20237,1601154
#define GTZC_MPCBB_CFGLOCKR1_SPLCK1_Msk 20238,1601205
#define GTZC_MPCBB_CFGLOCKR1_SPLCK2_Pos 20239,1601314
#define GTZC_MPCBB_CFGLOCKR1_SPLCK2_Msk 20240,1601365
#define GTZC_MPCBB_CFGLOCKR1_SPLCK3_Pos 20241,1601474
#define GTZC_MPCBB_CFGLOCKR1_SPLCK3_Msk 20242,1601525
#define GTZC_MPCBB_CFGLOCKR1_SPLCK4_Pos 20243,1601634
#define GTZC_MPCBB_CFGLOCKR1_SPLCK4_Msk 20244,1601685
#define GTZC_MPCBB_CFGLOCKR1_SPLCK5_Pos 20245,1601794
#define GTZC_MPCBB_CFGLOCKR1_SPLCK5_Msk 20246,1601845
#define GTZC_MPCBB_CFGLOCKR1_SPLCK6_Pos 20247,1601954
#define GTZC_MPCBB_CFGLOCKR1_SPLCK6_Msk 20248,1602005
#define GTZC_MPCBB_CFGLOCKR1_SPLCK7_Pos 20249,1602114
#define GTZC_MPCBB_CFGLOCKR1_SPLCK7_Msk 20250,1602165
#define GTZC_MPCBB_CFGLOCKR1_SPLCK8_Pos 20251,1602274
#define GTZC_MPCBB_CFGLOCKR1_SPLCK8_Msk 20252,1602325
#define GTZC_MPCBB_CFGLOCKR1_SPLCK9_Pos 20253,1602434
#define GTZC_MPCBB_CFGLOCKR1_SPLCK9_Msk 20254,1602485
#define GTZC_MPCBB_CFGLOCKR1_SPLCK10_Pos 20255,1602594
#define GTZC_MPCBB_CFGLOCKR1_SPLCK10_Msk 20256,1602646
#define GTZC_MPCBB_CFGLOCKR1_SPLCK11_Pos 20257,1602756
#define GTZC_MPCBB_CFGLOCKR1_SPLCK11_Msk 20258,1602808
#define GTZC_MPCBB_CFGLOCKR1_SPLCK12_Pos 20259,1602918
#define GTZC_MPCBB_CFGLOCKR1_SPLCK12_Msk 20260,1602970
#define GTZC_MPCBB_CFGLOCKR1_SPLCK13_Pos 20261,1603080
#define GTZC_MPCBB_CFGLOCKR1_SPLCK13_Msk 20262,1603132
#define GTZC_MPCBB_CFGLOCKR1_SPLCK14_Pos 20263,1603242
#define GTZC_MPCBB_CFGLOCKR1_SPLCK14_Msk 20264,1603294
#define GTZC_MPCBB_CFGLOCKR1_SPLCK15_Pos 20265,1603404
#define GTZC_MPCBB_CFGLOCKR1_SPLCK15_Msk 20266,1603456
#define GTZC_MPCBB_CFGLOCKR1_SPLCK16_Pos 20267,1603566
#define GTZC_MPCBB_CFGLOCKR1_SPLCK16_Msk 20268,1603618
#define GTZC_MPCBB_CFGLOCKR1_SPLCK17_Pos 20269,1603728
#define GTZC_MPCBB_CFGLOCKR1_SPLCK17_Msk 20270,1603780
#define GTZC_MPCBB_CFGLOCKR1_SPLCK18_Pos 20271,1603890
#define GTZC_MPCBB_CFGLOCKR1_SPLCK18_Msk 20272,1603942
#define GTZC_MPCBB_CFGLOCKR1_SPLCK19_Pos 20273,1604052
#define GTZC_MPCBB_CFGLOCKR1_SPLCK19_Msk 20274,1604104
#define GTZC_MPCBB_CFGLOCKR1_SPLCK20_Pos 20275,1604214
#define GTZC_MPCBB_CFGLOCKR1_SPLCK20_Msk 20276,1604266
#define GTZC_MPCBB_CFGLOCKR1_SPLCK21_Pos 20277,1604376
#define GTZC_MPCBB_CFGLOCKR1_SPLCK21_Msk 20278,1604428
#define GTZC_MPCBB_CFGLOCKR1_SPLCK22_Pos 20279,1604538
#define GTZC_MPCBB_CFGLOCKR1_SPLCK22_Msk 20280,1604590
#define GTZC_MPCBB_CFGLOCKR1_SPLCK23_Pos 20281,1604700
#define GTZC_MPCBB_CFGLOCKR1_SPLCK23_Msk 20282,1604752
#define GTZC_MPCBB_CFGLOCKR1_SPLCK24_Pos 20283,1604862
#define GTZC_MPCBB_CFGLOCKR1_SPLCK24_Msk 20284,1604914
#define GTZC_MPCBB_CFGLOCKR1_SPLCK25_Pos 20285,1605024
#define GTZC_MPCBB_CFGLOCKR1_SPLCK25_Msk 20286,1605076
#define GTZC_MPCBB_CFGLOCKR1_SPLCK26_Pos 20287,1605186
#define GTZC_MPCBB_CFGLOCKR1_SPLCK26_Msk 20288,1605238
#define GTZC_MPCBB_CFGLOCKR1_SPLCK27_Pos 20289,1605348
#define GTZC_MPCBB_CFGLOCKR1_SPLCK27_Msk 20290,1605400
#define GTZC_MPCBB_CFGLOCKR1_SPLCK28_Pos 20291,1605510
#define GTZC_MPCBB_CFGLOCKR1_SPLCK28_Msk 20292,1605562
#define GTZC_MPCBB_CFGLOCKR1_SPLCK29_Pos 20293,1605672
#define GTZC_MPCBB_CFGLOCKR1_SPLCK29_Msk 20294,1605724
#define GTZC_MPCBB_CFGLOCKR1_SPLCK30_Pos 20295,1605834
#define GTZC_MPCBB_CFGLOCKR1_SPLCK30_Msk 20296,1605886
#define GTZC_MPCBB_CFGLOCKR1_SPLCK31_Pos 20297,1605996
#define GTZC_MPCBB_CFGLOCKR1_SPLCK31_Msk 20298,1606048
#define UCPD_CFG1_HBITCLKDIV_Pos 20307,1606657
#define UCPD_CFG1_HBITCLKDIV_Msk 20308,1606707
#define UCPD_CFG1_HBITCLKDIV 20309,1606811
#define UCPD_CFG1_HBITCLKDIV_0 20310,1606952
#define UCPD_CFG1_HBITCLKDIV_1 20311,1607056
#define UCPD_CFG1_HBITCLKDIV_2 20312,1607160
#define UCPD_CFG1_HBITCLKDIV_3 20313,1607264
#define UCPD_CFG1_HBITCLKDIV_4 20314,1607368
#define UCPD_CFG1_HBITCLKDIV_5 20315,1607472
#define UCPD_CFG1_IFRGAP_Pos 20316,1607576
#define UCPD_CFG1_IFRGAP_Msk 20317,1607626
#define UCPD_CFG1_IFRGAP 20318,1607730
#define UCPD_CFG1_IFRGAP_0 20319,1607871
#define UCPD_CFG1_IFRGAP_1 20320,1607975
#define UCPD_CFG1_IFRGAP_2 20321,1608079
#define UCPD_CFG1_IFRGAP_3 20322,1608183
#define UCPD_CFG1_IFRGAP_4 20323,1608287
#define UCPD_CFG1_TRANSWIN_Pos 20324,1608391
#define UCPD_CFG1_TRANSWIN_Msk 20325,1608442
#define UCPD_CFG1_TRANSWIN 20326,1608546
#define UCPD_CFG1_TRANSWIN_0 20327,1608688
#define UCPD_CFG1_TRANSWIN_1 20328,1608792
#define UCPD_CFG1_TRANSWIN_2 20329,1608896
#define UCPD_CFG1_TRANSWIN_3 20330,1609000
#define UCPD_CFG1_TRANSWIN_4 20331,1609104
#define UCPD_CFG1_PSC_UCPDCLK_Pos 20332,1609208
#define UCPD_CFG1_PSC_UCPDCLK_Msk 20333,1609259
#define UCPD_CFG1_PSC_UCPDCLK 20334,1609363
#define UCPD_CFG1_PSC_UCPDCLK_0 20335,1609478
#define UCPD_CFG1_PSC_UCPDCLK_1 20336,1609582
#define UCPD_CFG1_PSC_UCPDCLK_2 20337,1609686
#define UCPD_CFG1_RXORDSETEN_Pos 20338,1609790
#define UCPD_CFG1_RXORDSETEN_Msk 20339,1609841
#define UCPD_CFG1_RXORDSETEN 20340,1609945
#define UCPD_CFG1_RXORDSETEN_0 20341,1610076
#define UCPD_CFG1_RXORDSETEN_1 20342,1610180
#define UCPD_CFG1_RXORDSETEN_2 20343,1610284
#define UCPD_CFG1_RXORDSETEN_3 20344,1610388
#define UCPD_CFG1_RXORDSETEN_4 20345,1610492
#define UCPD_CFG1_RXORDSETEN_5 20346,1610596
#define UCPD_CFG1_RXORDSETEN_6 20347,1610700
#define UCPD_CFG1_RXORDSETEN_7 20348,1610804
#define UCPD_CFG1_RXORDSETEN_8 20349,1610908
#define UCPD_CFG1_TXDMAEN_Pos 20350,1611012
#define UCPD_CFG1_TXDMAEN_Msk 20351,1611063
#define UCPD_CFG1_TXDMAEN 20352,1611167
#define UCPD_CFG1_RXDMAEN_Pos 20353,1611295
#define UCPD_CFG1_RXDMAEN_Msk 20354,1611346
#define UCPD_CFG1_RXDMAEN 20355,1611450
#define UCPD_CFG1_UCPDEN_Pos 20356,1611575
#define UCPD_CFG1_UCPDEN_Msk 20357,1611626
#define UCPD_CFG1_UCPDEN 20358,1611730
#define UCPD_CFG2_RXFILTDIS_Pos 20361,1611942
#define UCPD_CFG2_RXFILTDIS_Msk 20362,1611992
#define UCPD_CFG2_RXFILTDIS 20363,1612096
#define UCPD_CFG2_RXFILT2N3_Pos 20364,1612234
#define UCPD_CFG2_RXFILT2N3_Msk 20365,1612284
#define UCPD_CFG2_RXFILT2N3 20366,1612388
#define UCPD_CFG2_FORCECLK_Pos 20367,1612550
#define UCPD_CFG2_FORCECLK_Msk 20368,1612600
#define UCPD_CFG2_FORCECLK 20369,1612704
#define UCPD_CFG2_WUPEN_Pos 20370,1612847
#define UCPD_CFG2_WUPEN_Msk 20371,1612897
#define UCPD_CFG2_WUPEN 20372,1613001
#define UCPD_CFG2_RXAFILTEN_Pos 20373,1613118
#define UCPD_CFG2_RXAFILTEN_Msk 20374,1613168
#define UCPD_CFG2_RXAFILTEN 20375,1613272
#define UCPD_CFG3_TRIM_CC1_RD_Pos 20378,1613476
#define UCPD_CFG3_TRIM_CC1_RD_Msk 20379,1613526
#define UCPD_CFG3_TRIM_CC1_RD 20380,1613629
#define UCPD_CFG3_TRIM_CC1_RP_Pos 20381,1613757
#define UCPD_CFG3_TRIM_CC1_RP_Msk 20382,1613807
#define UCPD_CFG3_TRIM_CC1_RP 20383,1613910
#define UCPD_CFG3_TRIM_CC2_RD_Pos 20384,1614045
#define UCPD_CFG3_TRIM_CC2_RD_Msk 20385,1614096
#define UCPD_CFG3_TRIM_CC2_RD 20386,1614199
#define UCPD_CFG3_TRIM_CC2_RP_Pos 20387,1614327
#define UCPD_CFG3_TRIM_CC2_RP_Msk 20388,1614378
#define UCPD_CFG3_TRIM_CC2_RP 20389,1614481
#define UCPD_CR_TXMODE_Pos 20392,1614702
#define UCPD_CR_TXMODE_Msk 20393,1614752
#define UCPD_CR_TXMODE 20394,1614856
#define UCPD_CR_TXMODE_0 20395,1614968
#define UCPD_CR_TXMODE_1 20396,1615072
#define UCPD_CR_TXSEND_Pos 20397,1615176
#define UCPD_CR_TXSEND_Msk 20398,1615226
#define UCPD_CR_TXSEND 20399,1615330
#define UCPD_CR_TXHRST_Pos 20400,1615442
#define UCPD_CR_TXHRST_Msk 20401,1615492
#define UCPD_CR_TXHRST 20402,1615596
#define UCPD_CR_RXMODE_Pos 20403,1615722
#define UCPD_CR_RXMODE_Msk 20404,1615772
#define UCPD_CR_RXMODE 20405,1615876
#define UCPD_CR_PHYRXEN_Pos 20406,1615984
#define UCPD_CR_PHYRXEN_Msk 20407,1616034
#define UCPD_CR_PHYRXEN 20408,1616138
#define UCPD_CR_PHYCCSEL_Pos 20409,1616279
#define UCPD_CR_PHYCCSEL_Msk 20410,1616329
#define UCPD_CR_PHYCCSEL 20411,1616433
#define UCPD_CR_ANASUBMODE_Pos 20412,1616527
#define UCPD_CR_ANASUBMODE_Msk 20413,1616577
#define UCPD_CR_ANASUBMODE 20414,1616681
#define UCPD_CR_ANASUBMODE_0 20415,1616796
#define UCPD_CR_ANASUBMODE_1 20416,1616900
#define UCPD_CR_ANAMODE_Pos 20417,1617004
#define UCPD_CR_ANAMODE_Msk 20418,1617054
#define UCPD_CR_ANAMODE 20419,1617158
#define UCPD_CR_CCENABLE_Pos 20420,1617277
#define UCPD_CR_CCENABLE_Msk 20421,1617328
#define UCPD_CR_CCENABLE 20422,1617432
#define UCPD_CR_CCENABLE_0 20423,1617526
#define UCPD_CR_CCENABLE_1 20424,1617630
#define UCPD_CR_USEEXTPHY_Pos 20425,1617734
#define UCPD_CR_USEEXTPHY_Msk 20426,1617785
#define UCPD_CR_USEEXTPHY 20427,1617889
#define UCPD_CR_CC2VCONNEN_Pos 20428,1618032
#define UCPD_CR_CC2VCONNEN_Msk 20429,1618083
#define UCPD_CR_CC2VCONNEN 20430,1618187
#define UCPD_CR_CC1VCONNEN_Pos 20431,1618301
#define UCPD_CR_CC1VCONNEN_Msk 20432,1618352
#define UCPD_CR_CC1VCONNEN 20433,1618456
#define UCPD_CR_DBATEN_Pos 20434,1618570
#define UCPD_CR_DBATEN_Msk 20435,1618621
#define UCPD_CR_DBATEN 20436,1618725
#define UCPD_CR_FRSRXEN_Pos 20437,1618861
#define UCPD_CR_FRSRXEN_Msk 20438,1618912
#define UCPD_CR_FRSRXEN 20439,1619016
#define UCPD_CR_FRSTX_Pos 20440,1619147
#define UCPD_CR_FRSTX_Msk 20441,1619198
#define UCPD_CR_FRSTX 20442,1619302
#define UCPD_CR_RDCH_Pos 20443,1619425
#define UCPD_CR_RDCH_Msk 20444,1619476
#define UCPD_CR_RDCH 20445,1619580
#define UCPD_CR_RPUSBABSENT_Pos 20446,1619674
#define UCPD_CR_RPUSBABSENT_Msk 20447,1619725
#define UCPD_CR_RPUSBABSENT 20448,1619829
#define UCPD_CR_CC1TCDIS_Pos 20449,1619923
#define UCPD_CR_CC1TCDIS_Msk 20450,1619974
#define UCPD_CR_CC1TCDIS 20451,1620078
#define UCPD_CR_CC2TCDIS_Pos 20452,1620230
#define UCPD_CR_CC2TCDIS_Msk 20453,1620281
#define UCPD_CR_CC2TCDIS 20454,1620385
#define UCPD_IMR_TXISIE_Pos 20457,1620623
#define UCPD_IMR_TXISIE_Msk 20458,1620673
#define UCPD_IMR_TXISIE 20459,1620777
#define UCPD_IMR_TXMSGDISCIE_Pos 20460,1620893
#define UCPD_IMR_TXMSGDISCIE_Msk 20461,1620943
#define UCPD_IMR_TXMSGDISCIE 20462,1621047
#define UCPD_IMR_TXMSGSENTIE_Pos 20463,1621168
#define UCPD_IMR_TXMSGSENTIE_Msk 20464,1621218
#define UCPD_IMR_TXMSGSENTIE 20465,1621322
#define UCPD_IMR_TXMSGABTIE_Pos 20466,1621443
#define UCPD_IMR_TXMSGABTIE_Msk 20467,1621493
#define UCPD_IMR_TXMSGABTIE 20468,1621597
#define UCPD_IMR_HRSTDISCIE_Pos 20469,1621717
#define UCPD_IMR_HRSTDISCIE_Msk 20470,1621767
#define UCPD_IMR_HRSTDISCIE 20471,1621871
#define UCPD_IMR_HRSTSENTIE_Pos 20472,1621991
#define UCPD_IMR_HRSTSENTIE_Msk 20473,1622041
#define UCPD_IMR_HRSTSENTIE 20474,1622145
#define UCPD_IMR_TXUNDIE_Pos 20475,1622265
#define UCPD_IMR_TXUNDIE_Msk 20476,1622315
#define UCPD_IMR_TXUNDIE 20477,1622419
#define UCPD_IMR_RXNEIE_Pos 20478,1622536
#define UCPD_IMR_RXNEIE_Msk 20479,1622586
#define UCPD_IMR_RXNEIE 20480,1622690
#define UCPD_IMR_RXORDDETIE_Pos 20481,1622806
#define UCPD_IMR_RXORDDETIE_Msk 20482,1622856
#define UCPD_IMR_RXORDDETIE 20483,1622960
#define UCPD_IMR_RXHRSTDETIE_Pos 20484,1623080
#define UCPD_IMR_RXHRSTDETIE_Msk 20485,1623131
#define UCPD_IMR_RXHRSTDETIE 20486,1623235
#define UCPD_IMR_RXOVRIE_Pos 20487,1623356
#define UCPD_IMR_RXOVRIE_Msk 20488,1623407
#define UCPD_IMR_RXOVRIE 20489,1623511
#define UCPD_IMR_RXMSGENDIE_Pos 20490,1623628
#define UCPD_IMR_RXMSGENDIE_Msk 20491,1623679
#define UCPD_IMR_RXMSGENDIE 20492,1623783
#define UCPD_IMR_TYPECEVT1IE_Pos 20493,1623903
#define UCPD_IMR_TYPECEVT1IE_Msk 20494,1623954
#define UCPD_IMR_TYPECEVT1IE 20495,1624058
#define UCPD_IMR_TYPECEVT2IE_Pos 20496,1624181
#define UCPD_IMR_TYPECEVT2IE_Msk 20497,1624232
#define UCPD_IMR_TYPECEVT2IE 20498,1624336
#define UCPD_IMR_FRSEVTIE_Pos 20499,1624459
#define UCPD_IMR_FRSEVTIE_Msk 20500,1624510
#define UCPD_IMR_FRSEVTIE 20501,1624614
#define UCPD_SR_TXIS_Pos 20504,1624819
#define UCPD_SR_TXIS_Msk 20505,1624869
#define UCPD_SR_TXIS 20506,1624973
#define UCPD_SR_TXMSGDISC_Pos 20507,1625093
#define UCPD_SR_TXMSGDISC_Msk 20508,1625143
#define UCPD_SR_TXMSGDISC 20509,1625247
#define UCPD_SR_TXMSGSENT_Pos 20510,1625378
#define UCPD_SR_TXMSGSENT_Msk 20511,1625428
#define UCPD_SR_TXMSGSENT 20512,1625532
#define UCPD_SR_TXMSGABT_Pos 20513,1625658
#define UCPD_SR_TXMSGABT_Msk 20514,1625708
#define UCPD_SR_TXMSGABT 20515,1625812
#define UCPD_SR_HRSTDISC_Pos 20516,1625939
#define UCPD_SR_HRSTDISC_Msk 20517,1625989
#define UCPD_SR_HRSTDISC 20518,1626093
#define UCPD_SR_HRSTSENT_Pos 20519,1626212
#define UCPD_SR_HRSTSENT_Msk 20520,1626262
#define UCPD_SR_HRSTSENT 20521,1626366
#define UCPD_SR_TXUND_Pos 20522,1626480
#define UCPD_SR_TXUND_Msk 20523,1626530
#define UCPD_SR_TXUND 20524,1626634
#define UCPD_SR_RXNE_Pos 20525,1626765
#define UCPD_SR_RXNE_Msk 20526,1626815
#define UCPD_SR_RXNE 20527,1626919
#define UCPD_SR_RXORDDET_Pos 20528,1627055
#define UCPD_SR_RXORDDET_Msk 20529,1627105
#define UCPD_SR_RXORDDET 20530,1627209
#define UCPD_SR_RXHRSTDET_Pos 20531,1627349
#define UCPD_SR_RXHRSTDET_Msk 20532,1627400
#define UCPD_SR_RXHRSTDET 20533,1627504
#define UCPD_SR_RXOVR_Pos 20534,1627629
#define UCPD_SR_RXOVR_Msk 20535,1627680
#define UCPD_SR_RXOVR 20536,1627784
#define UCPD_SR_RXMSGEND_Pos 20537,1627905
#define UCPD_SR_RXMSGEND_Msk 20538,1627956
#define UCPD_SR_RXMSGEND 20539,1628060
#define UCPD_SR_RXERR_Pos 20540,1628174
#define UCPD_SR_RXERR_Msk 20541,1628225
#define UCPD_SR_RXERR 20542,1628329
#define UCPD_SR_TYPECEVT1_Pos 20543,1628431
#define UCPD_SR_TYPECEVT1_Msk 20544,1628482
#define UCPD_SR_TYPECEVT1 20545,1628586
#define UCPD_SR_TYPECEVT2_Pos 20546,1628714
#define UCPD_SR_TYPECEVT2_Msk 20547,1628765
#define UCPD_SR_TYPECEVT2 20548,1628869
#define UCPD_SR_TYPEC_VSTATE_CC1_Pos 20549,1628997
#define UCPD_SR_TYPEC_VSTATE_CC1_Msk 20550,1629048
#define UCPD_SR_TYPEC_VSTATE_CC1 20551,1629152
#define UCPD_SR_TYPEC_VSTATE_CC1_0 20552,1629276
#define UCPD_SR_TYPEC_VSTATE_CC1_1 20553,1629380
#define UCPD_SR_TYPEC_VSTATE_CC2_Pos 20554,1629484
#define UCPD_SR_TYPEC_VSTATE_CC2_Msk 20555,1629535
#define UCPD_SR_TYPEC_VSTATE_CC2 20556,1629639
#define UCPD_SR_TYPEC_VSTATE_CC2_0 20557,1629762
#define UCPD_SR_TYPEC_VSTATE_CC2_1 20558,1629866
#define UCPD_SR_FRSEVT_Pos 20559,1629970
#define UCPD_SR_FRSEVT_Msk 20560,1630021
#define UCPD_SR_FRSEVT 20561,1630125
#define UCPD_ICR_TXMSGDISCCF_Pos 20564,1630336
#define UCPD_ICR_TXMSGDISCCF_Msk 20565,1630386
#define UCPD_ICR_TXMSGDISCCF 20566,1630490
#define UCPD_ICR_TXMSGSENTCF_Pos 20567,1630628
#define UCPD_ICR_TXMSGSENTCF_Msk 20568,1630678
#define UCPD_ICR_TXMSGSENTCF 20569,1630782
#define UCPD_ICR_TXMSGABTCF_Pos 20570,1630915
#define UCPD_ICR_TXMSGABTCF_Msk 20571,1630965
#define UCPD_ICR_TXMSGABTCF 20572,1631069
#define UCPD_ICR_HRSTDISCCF_Pos 20573,1631202
#define UCPD_ICR_HRSTDISCCF_Msk 20574,1631252
#define UCPD_ICR_HRSTDISCCF 20575,1631356
#define UCPD_ICR_HRSTSENTCF_Pos 20576,1631493
#define UCPD_ICR_HRSTSENTCF_Msk 20577,1631543
#define UCPD_ICR_HRSTSENTCF 20578,1631647
#define UCPD_ICR_TXUNDCF_Pos 20579,1631779
#define UCPD_ICR_TXUNDCF_Msk 20580,1631829
#define UCPD_ICR_TXUNDCF 20581,1631933
#define UCPD_ICR_RXORDDETCF_Pos 20582,1632059
#define UCPD_ICR_RXORDDETCF_Msk 20583,1632109
#define UCPD_ICR_RXORDDETCF 20584,1632213
#define UCPD_ICR_RXHRSTDETCF_Pos 20585,1632351
#define UCPD_ICR_RXHRSTDETCF_Msk 20586,1632402
#define UCPD_ICR_RXHRSTDETCF 20587,1632506
#define UCPD_ICR_RXOVRCF_Pos 20588,1632646
#define UCPD_ICR_RXOVRCF_Msk 20589,1632697
#define UCPD_ICR_RXOVRCF 20590,1632801
#define UCPD_ICR_RXMSGENDCF_Pos 20591,1632926
#define UCPD_ICR_RXMSGENDCF_Msk 20592,1632977
#define UCPD_ICR_RXMSGENDCF 20593,1633081
#define UCPD_ICR_TYPECEVT1CF_Pos 20594,1633217
#define UCPD_ICR_TYPECEVT1CF_Msk 20595,1633268
#define UCPD_ICR_TYPECEVT1CF 20596,1633372
#define UCPD_ICR_TYPECEVT2CF_Pos 20597,1633507
#define UCPD_ICR_TYPECEVT2CF_Msk 20598,1633558
#define UCPD_ICR_TYPECEVT2CF 20599,1633662
#define UCPD_ICR_FRSEVTCF_Pos 20600,1633797
#define UCPD_ICR_FRSEVTCF_Msk 20601,1633848
#define UCPD_ICR_FRSEVTCF 20602,1633952
#define UCPD_TX_ORDSET_TXORDSET_Pos 20605,1634164
#define UCPD_TX_ORDSET_TXORDSET_Msk 20606,1634214
#define UCPD_TX_ORDSET_TXORDSET 20607,1634321
#define UCPD_TX_PAYSZ_TXPAYSZ_Pos 20610,1634516
#define UCPD_TX_PAYSZ_TXPAYSZ_Msk 20611,1634566
#define UCPD_TX_PAYSZ_TXPAYSZ 20612,1634670
#define UCPD_TXDR_TXDATA_Pos 20615,1634876
#define UCPD_TXDR_TXDATA_Msk 20616,1634926
#define UCPD_TXDR_TXDATA 20617,1635030
#define UCPD_RX_ORDSET_RXORDSET_Pos 20620,1635226
#define UCPD_RX_ORDSET_RXORDSET_Msk 20621,1635276
#define UCPD_RX_ORDSET_RXORDSET 20622,1635380
#define UCPD_RX_ORDSET_RXORDSET_0 20623,1635503
#define UCPD_RX_ORDSET_RXORDSET_1 20624,1635607
#define UCPD_RX_ORDSET_RXORDSET_2 20625,1635711
#define UCPD_RX_ORDSET_RXSOP3OF4_Pos 20626,1635815
#define UCPD_RX_ORDSET_RXSOP3OF4_Msk 20627,1635865
#define UCPD_RX_ORDSET_RXSOP3OF4 20628,1635969
#define UCPD_RX_ORDSET_RXSOPKINVALID_Pos 20629,1636094
#define UCPD_RX_ORDSET_RXSOPKINVALID_Msk 20630,1636144
#define UCPD_RX_ORDSET_RXSOPKINVALID 20631,1636252
#define UCPD_RX_PAYSZ_RXPAYSZ_Pos 20634,1636473
#define UCPD_RX_PAYSZ_RXPAYSZ_Msk 20635,1636523
#define UCPD_RX_PAYSZ_RXPAYSZ 20636,1636627
#define UCPD_RXDR_RXDATA_Pos 20639,1636833
#define UCPD_RXDR_RXDATA_Msk 20640,1636883
#define UCPD_RXDR_RXDATA 20641,1636987
#define UCPD_RX_ORDEXT1_RXSOPX1_Pos 20644,1637187
#define UCPD_RX_ORDEXT1_RXSOPX1_Msk 20645,1637237
#define UCPD_RX_ORDEXT1_RXSOPX1 20646,1637344
#define UCPD_RX_ORDEXT2_RXSOPX2_Pos 20649,1637560
#define UCPD_RX_ORDEXT2_RXSOPX2_Msk 20650,1637610
#define UCPD_RX_ORDEXT2_RXSOPX2 20651,1637717
#define UCPD_IPVER_Pos 20654,1637929
#define UCPD_IPVER_Msk 20655,1637979
#define UCPD_IPVER 20656,1638083
#define UCPD_IPID_Pos 20659,1638270
#define UCPD_IPID_Msk 20660,1638320
#define UCPD_IPID 20661,1638424
#define UCPD_MID_Pos 20664,1638614
#define UCPD_MID_Msk 20665,1638664
#define UCPD_MID 20666,1638768
#define USART_DMAREQUESTS_SW_WA20674,1639297
#define USART_CR1_UE_Pos 20676,1639412
#define USART_CR1_UE_Msk 20677,1639462
#define USART_CR1_UE 20678,1639566
#define USART_CR1_UESM_Pos 20679,1639672
#define USART_CR1_UESM_Msk 20680,1639722
#define USART_CR1_UESM 20681,1639826
#define USART_CR1_RE_Pos 20682,1639945
#define USART_CR1_RE_Msk 20683,1639995
#define USART_CR1_RE 20684,1640099
#define USART_CR1_TE_Pos 20685,1640208
#define USART_CR1_TE_Msk 20686,1640258
#define USART_CR1_TE 20687,1640362
#define USART_CR1_IDLEIE_Pos 20688,1640474
#define USART_CR1_IDLEIE_Msk 20689,1640524
#define USART_CR1_IDLEIE 20690,1640628
#define USART_CR1_RXNEIE_Pos 20691,1640743
#define USART_CR1_RXNEIE_Msk 20692,1640793
#define USART_CR1_RXNEIE 20693,1640897
#define USART_CR1_RXNEIE_RXFNEIE_Pos 20694,1641012
#define USART_CR1_RXNEIE_RXFNEIE_Msk 20695,1641078
#define USART_CR1_RXNEIE_RXFNEIE 20696,1641182
#define USART_CR1_TCIE_Pos 20697,1641319
#define USART_CR1_TCIE_Msk 20698,1641369
#define USART_CR1_TCIE 20699,1641473
#define USART_CR1_TXEIE_Pos 20700,1641605
#define USART_CR1_TXEIE_Msk 20701,1641655
#define USART_CR1_TXEIE 20702,1641759
#define USART_CR1_TXEIE_TXFNFIE_Pos 20703,1641873
#define USART_CR1_TXEIE_TXFNFIE_Msk 20704,1641923
#define USART_CR1_TXEIE_TXFNFIE 20705,1642027
#define USART_CR1_PEIE_Pos 20706,1642162
#define USART_CR1_PEIE_Msk 20707,1642212
#define USART_CR1_PEIE 20708,1642316
#define USART_CR1_PS_Pos 20709,1642429
#define USART_CR1_PS_Msk 20710,1642479
#define USART_CR1_PS 20711,1642583
#define USART_CR1_PCE_Pos 20712,1642693
#define USART_CR1_PCE_Msk 20713,1642744
#define USART_CR1_PCE 20714,1642848
#define USART_CR1_WAKE_Pos 20715,1642963
#define USART_CR1_WAKE_Msk 20716,1643014
#define USART_CR1_WAKE 20717,1643118
#define USART_CR1_M_Pos 20718,1643234
#define USART_CR1_M_Msk 20719,1643285
#define USART_CR1_M 20720,1643389
#define USART_CR1_M0_Pos 20721,1643494
#define USART_CR1_M0_Msk 20722,1643545
#define USART_CR1_M0 20723,1643649
#define USART_CR1_MME_Pos 20724,1643762
#define USART_CR1_MME_Msk 20725,1643813
#define USART_CR1_MME 20726,1643917
#define USART_CR1_CMIE_Pos 20727,1644027
#define USART_CR1_CMIE_Msk 20728,1644078
#define USART_CR1_CMIE 20729,1644182
#define USART_CR1_OVER8_Pos 20730,1644308
#define USART_CR1_OVER8_Msk 20731,1644359
#define USART_CR1_OVER8 20732,1644463
#define USART_CR1_DEDT_Pos 20733,1644593
#define USART_CR1_DEDT_Msk 20734,1644644
#define USART_CR1_DEDT 20735,1644748
#define USART_CR1_DEDT_0 20736,1644889
#define USART_CR1_DEDT_1 20737,1644993
#define USART_CR1_DEDT_2 20738,1645097
#define USART_CR1_DEDT_3 20739,1645201
#define USART_CR1_DEDT_4 20740,1645305
#define USART_CR1_DEAT_Pos 20741,1645409
#define USART_CR1_DEAT_Msk 20742,1645460
#define USART_CR1_DEAT 20743,1645564
#define USART_CR1_DEAT_0 20744,1645703
#define USART_CR1_DEAT_1 20745,1645807
#define USART_CR1_DEAT_2 20746,1645911
#define USART_CR1_DEAT_3 20747,1646015
#define USART_CR1_DEAT_4 20748,1646119
#define USART_CR1_RTOIE_Pos 20749,1646223
#define USART_CR1_RTOIE_Msk 20750,1646274
#define USART_CR1_RTOIE 20751,1646378
#define USART_CR1_EOBIE_Pos 20752,1646505
#define USART_CR1_EOBIE_Msk 20753,1646556
#define USART_CR1_EOBIE 20754,1646660
#define USART_CR1_M1_Pos 20755,1646783
#define USART_CR1_M1_Msk 20756,1646834
#define USART_CR1_M1 20757,1646938
#define USART_CR1_FIFOEN_Pos 20758,1647051
#define USART_CR1_FIFOEN_Msk 20759,1647102
#define USART_CR1_FIFOEN 20760,1647206
#define USART_CR1_TXFEIE_Pos 20761,1647316
#define USART_CR1_TXFEIE_Msk 20762,1647367
#define USART_CR1_TXFEIE 20763,1647471
#define USART_CR1_RXFFIE_Pos 20764,1647594
#define USART_CR1_RXFFIE_Msk 20765,1647645
#define USART_CR1_RXFFIE 20766,1647749
#define USART_CR2_SLVEN_Pos 20769,1647955
#define USART_CR2_SLVEN_Msk 20770,1648005
#define USART_CR2_SLVEN 20771,1648109
#define USART_CR2_DIS_NSS_Pos 20772,1648232
#define USART_CR2_DIS_NSS_Msk 20773,1648282
#define USART_CR2_DIS_NSS 20774,1648386
#define USART_CR2_ADDM7_Pos 20775,1648513
#define USART_CR2_ADDM7_Msk 20776,1648563
#define USART_CR2_ADDM7 20777,1648667
#define USART_CR2_LBDL_Pos 20778,1648793
#define USART_CR2_LBDL_Msk 20779,1648843
#define USART_CR2_LBDL 20780,1648947
#define USART_CR2_LBDIE_Pos 20781,1649067
#define USART_CR2_LBDIE_Msk 20782,1649117
#define USART_CR2_LBDIE 20783,1649221
#define USART_CR2_LBCL_Pos 20784,1649351
#define USART_CR2_LBCL_Msk 20785,1649401
#define USART_CR2_LBCL 20786,1649505
#define USART_CR2_CPHA_Pos 20787,1649619
#define USART_CR2_CPHA_Msk 20788,1649669
#define USART_CR2_CPHA 20789,1649773
#define USART_CR2_CPOL_Pos 20790,1649878
#define USART_CR2_CPOL_Msk 20791,1649929
#define USART_CR2_CPOL 20792,1650033
#define USART_CR2_CLKEN_Pos 20793,1650141
#define USART_CR2_CLKEN_Msk 20794,1650192
#define USART_CR2_CLKEN 20795,1650296
#define USART_CR2_STOP_Pos 20796,1650402
#define USART_CR2_STOP_Msk 20797,1650453
#define USART_CR2_STOP 20798,1650557
#define USART_CR2_STOP_0 20799,1650677
#define USART_CR2_STOP_1 20800,1650781
#define USART_CR2_LINEN_Pos 20801,1650885
#define USART_CR2_LINEN_Msk 20802,1650936
#define USART_CR2_LINEN 20803,1651040
#define USART_CR2_SWAP_Pos 20804,1651149
#define USART_CR2_SWAP_Msk 20805,1651200
#define USART_CR2_SWAP 20806,1651304
#define USART_CR2_RXINV_Pos 20807,1651413
#define USART_CR2_RXINV_Msk 20808,1651464
#define USART_CR2_RXINV 20809,1651568
#define USART_CR2_TXINV_Pos 20810,1651691
#define USART_CR2_TXINV_Msk 20811,1651742
#define USART_CR2_TXINV 20812,1651846
#define USART_CR2_DATAINV_Pos 20813,1651969
#define USART_CR2_DATAINV_Msk 20814,1652020
#define USART_CR2_DATAINV 20815,1652124
#define USART_CR2_MSBFIRST_Pos 20816,1652239
#define USART_CR2_MSBFIRST_Msk 20817,1652290
#define USART_CR2_MSBFIRST 20818,1652394
#define USART_CR2_ABREN_Pos 20819,1652514
#define USART_CR2_ABREN_Msk 20820,1652565
#define USART_CR2_ABREN 20821,1652669
#define USART_CR2_ABRMODE_Pos 20822,1652783
#define USART_CR2_ABRMODE_Msk 20823,1652834
#define USART_CR2_ABRMODE 20824,1652938
#define USART_CR2_ABRMODE_0 20825,1653070
#define USART_CR2_ABRMODE_1 20826,1653174
#define USART_CR2_RTOEN_Pos 20827,1653278
#define USART_CR2_RTOEN_Msk 20828,1653329
#define USART_CR2_RTOEN 20829,1653433
#define USART_CR2_ADD_Pos 20830,1653551
#define USART_CR2_ADD_Msk 20831,1653602
#define USART_CR2_ADD 20832,1653706
#define USART_CR3_EIE_Pos 20835,1653909
#define USART_CR3_EIE_Msk 20836,1653959
#define USART_CR3_EIE 20837,1654063
#define USART_CR3_IREN_Pos 20838,1654179
#define USART_CR3_IREN_Msk 20839,1654229
#define USART_CR3_IREN 20840,1654333
#define USART_CR3_IRLP_Pos 20841,1654443
#define USART_CR3_IRLP_Msk 20842,1654493
#define USART_CR3_IRLP 20843,1654597
#define USART_CR3_HDSEL_Pos 20844,1654705
#define USART_CR3_HDSEL_Msk 20845,1654755
#define USART_CR3_HDSEL 20846,1654859
#define USART_CR3_NACK_Pos 20847,1654974
#define USART_CR3_NACK_Msk 20848,1655024
#define USART_CR3_NACK 20849,1655128
#define USART_CR3_SCEN_Pos 20850,1655243
#define USART_CR3_SCEN_Msk 20851,1655293
#define USART_CR3_SCEN 20852,1655397
#define USART_CR3_DMAR_Pos 20853,1655512
#define USART_CR3_DMAR_Msk 20854,1655562
#define USART_CR3_DMAR 20855,1655666
#define USART_CR3_DMAT_Pos 20856,1655779
#define USART_CR3_DMAT_Msk 20857,1655829
#define USART_CR3_DMAT 20858,1655933
#define USART_CR3_RTSE_Pos 20859,1656049
#define USART_CR3_RTSE_Msk 20860,1656099
#define USART_CR3_RTSE 20861,1656203
#define USART_CR3_CTSE_Pos 20862,1656307
#define USART_CR3_CTSE_Msk 20863,1656357
#define USART_CR3_CTSE 20864,1656461
#define USART_CR3_CTSIE_Pos 20865,1656565
#define USART_CR3_CTSIE_Msk 20866,1656616
#define USART_CR3_CTSIE 20867,1656720
#define USART_CR3_ONEBIT_Pos 20868,1656834
#define USART_CR3_ONEBIT_Msk 20869,1656885
#define USART_CR3_ONEBIT 20870,1656989
#define USART_CR3_OVRDIS_Pos 20871,1657111
#define USART_CR3_OVRDIS_Msk 20872,1657162
#define USART_CR3_OVRDIS 20873,1657266
#define USART_CR3_DDRE_Pos 20874,1657375
#define USART_CR3_DDRE_Msk 20875,1657426
#define USART_CR3_DDRE 20876,1657530
#define USART_CR3_DEM_Pos 20877,1657654
#define USART_CR3_DEM_Msk 20878,1657705
#define USART_CR3_DEM 20879,1657809
#define USART_CR3_DEP_Pos 20880,1657921
#define USART_CR3_DEP_Msk 20881,1657972
#define USART_CR3_DEP 20882,1658076
#define USART_CR3_SCARCNT_Pos 20883,1658202
#define USART_CR3_SCARCNT_Msk 20884,1658253
#define USART_CR3_SCARCNT 20885,1658357
#define USART_CR3_SCARCNT_0 20886,1658497
#define USART_CR3_SCARCNT_1 20887,1658601
#define USART_CR3_SCARCNT_2 20888,1658705
#define USART_CR3_WUS_Pos 20889,1658809
#define USART_CR3_WUS_Msk 20890,1658860
#define USART_CR3_WUS 20891,1658964
#define USART_CR3_WUS_0 20892,1659106
#define USART_CR3_WUS_1 20893,1659210
#define USART_CR3_WUFIE_Pos 20894,1659314
#define USART_CR3_WUFIE_Msk 20895,1659365
#define USART_CR3_WUFIE 20896,1659469
#define USART_CR3_TXFTIE_Pos 20897,1659587
#define USART_CR3_TXFTIE_Msk 20898,1659638
#define USART_CR3_TXFTIE 20899,1659742
#define USART_CR3_TCBGTIE_Pos 20900,1659869
#define USART_CR3_TCBGTIE_Msk 20901,1659920
#define USART_CR3_TCBGTIE 20902,1660024
#define USART_CR3_RXFTCFG_Pos 20903,1660174
#define USART_CR3_RXFTCFG_Msk 20904,1660225
#define USART_CR3_RXFTCFG 20905,1660329
#define USART_CR3_RXFTCFG_0 20906,1660458
#define USART_CR3_RXFTCFG_1 20907,1660562
#define USART_CR3_RXFTCFG_2 20908,1660666
#define USART_CR3_RXFTIE_Pos 20909,1660770
#define USART_CR3_RXFTIE_Msk 20910,1660821
#define USART_CR3_RXFTIE 20911,1660925
#define USART_CR3_TXFTCFG_Pos 20912,1661052
#define USART_CR3_TXFTCFG_Msk 20913,1661103
#define USART_CR3_TXFTCFG 20914,1661207
#define USART_CR3_TXFTCFG_0 20915,1661331
#define USART_CR3_TXFTCFG_1 20916,1661435
#define USART_CR3_TXFTCFG_2 20917,1661539
#define USART_BRR_LPUART_Pos 20920,1661727
#define USART_BRR_LPUART_Msk 20921,1661777
#define USART_BRR_LPUART 20922,1661881
#define USART_BRR_BRR 20923,1662007
#define USART_GTPR_PSC_Pos 20926,1662217
#define USART_GTPR_PSC_Msk 20927,1662267
#define USART_GTPR_PSC 20928,1662371
#define USART_GTPR_GT_Pos 20929,1662496
#define USART_GTPR_GT_Msk 20930,1662546
#define USART_GTPR_GT 20931,1662650
#define USART_RTOR_RTO_Pos 20934,1662859
#define USART_RTOR_RTO_Msk 20935,1662909
#define USART_RTOR_RTO 20936,1663013
#define USART_RTOR_BLEN_Pos 20937,1663130
#define USART_RTOR_BLEN_Msk 20938,1663181
#define USART_RTOR_BLEN 20939,1663285
#define USART_RQR_ABRRQ 20942,1663475
#define USART_RQR_SBKRQ 20943,1663591
#define USART_RQR_MMRQ 20944,1663703
#define USART_RQR_RXFRQ 20945,1663814
#define USART_RQR_TXFRQ 20946,1663934
#define USART_ISR_PE_Pos 20949,1664139
#define USART_ISR_PE_Msk 20950,1664189
#define USART_ISR_PE 20951,1664293
#define USART_ISR_FE_Pos 20952,1664399
#define USART_ISR_FE_Msk 20953,1664449
#define USART_ISR_FE 20954,1664553
#define USART_ISR_NE_Pos 20955,1664660
#define USART_ISR_NE_Msk 20956,1664710
#define USART_ISR_NE 20957,1664814
#define USART_ISR_ORE_Pos 20958,1664927
#define USART_ISR_ORE_Msk 20959,1664977
#define USART_ISR_ORE 20960,1665081
#define USART_ISR_IDLE_Pos 20961,1665188
#define USART_ISR_IDLE_Msk 20962,1665238
#define USART_ISR_IDLE 20963,1665342
#define USART_ISR_RXNE_Pos 20964,1665454
#define USART_ISR_RXNE_Msk 20965,1665504
#define USART_ISR_RXNE 20966,1665608
#define USART_ISR_RXNE_RXFNE_Pos 20967,1665730
#define USART_ISR_RXNE_RXFNE_Msk 20968,1665794
#define USART_ISR_RXNE_RXFNE 20969,1665898
#define USART_ISR_TC_Pos 20970,1666031
#define USART_ISR_TC_Msk 20971,1666081
#define USART_ISR_TC 20972,1666185
#define USART_ISR_TXE_Pos 20973,1666300
#define USART_ISR_TXE_Msk 20974,1666350
#define USART_ISR_TXE 20975,1666454
#define USART_ISR_TXE_TXFNF_Pos 20976,1666576
#define USART_ISR_TXE_TXFNF_Msk 20977,1666639
#define USART_ISR_TXE_TXFNF 20978,1666743
#define USART_ISR_LBDF_Pos 20979,1666890
#define USART_ISR_LBDF_Msk 20980,1666940
#define USART_ISR_LBDF 20981,1667044
#define USART_ISR_CTSIF_Pos 20982,1667162
#define USART_ISR_CTSIF_Msk 20983,1667212
#define USART_ISR_CTSIF 20984,1667316
#define USART_ISR_CTS_Pos 20985,1667428
#define USART_ISR_CTS_Msk 20986,1667479
#define USART_ISR_CTS 20987,1667583
#define USART_ISR_RTOF_Pos 20988,1667685
#define USART_ISR_RTOF_Msk 20989,1667736
#define USART_ISR_RTOF 20990,1667840
#define USART_ISR_EOBF_Pos 20991,1667951
#define USART_ISR_EOBF_Msk 20992,1668002
#define USART_ISR_EOBF 20993,1668106
#define USART_ISR_UDR_Pos 20994,1668217
#define USART_ISR_UDR_Msk 20995,1668268
#define USART_ISR_UDR 20996,1668372
#define USART_ISR_ABRE_Pos 20997,1668495
#define USART_ISR_ABRE_Msk 20998,1668546
#define USART_ISR_ABRE 20999,1668650
#define USART_ISR_ABRF_Pos 21000,1668764
#define USART_ISR_ABRF_Msk 21001,1668815
#define USART_ISR_ABRF 21002,1668919
#define USART_ISR_BUSY_Pos 21003,1669032
#define USART_ISR_BUSY_Msk 21004,1669083
#define USART_ISR_BUSY 21005,1669187
#define USART_ISR_CMF_Pos 21006,1669290
#define USART_ISR_CMF_Msk 21007,1669341
#define USART_ISR_CMF 21008,1669445
#define USART_ISR_SBKF_Pos 21009,1669559
#define USART_ISR_SBKF_Msk 21010,1669610
#define USART_ISR_SBKF 21011,1669714
#define USART_ISR_RWU_Pos 21012,1669823
#define USART_ISR_RWU_Msk 21013,1669874
#define USART_ISR_RWU 21014,1669978
#define USART_ISR_WUF_Pos 21015,1670107
#define USART_ISR_WUF_Msk 21016,1670158
#define USART_ISR_WUF 21017,1670262
#define USART_ISR_TEACK_Pos 21018,1670388
#define USART_ISR_TEACK_Msk 21019,1670439
#define USART_ISR_TEACK 21020,1670543
#define USART_ISR_REACK_Pos 21021,1670669
#define USART_ISR_REACK_Msk 21022,1670720
#define USART_ISR_REACK 21023,1670824
#define USART_ISR_TXFE_Pos 21024,1670949
#define USART_ISR_TXFE_Msk 21025,1671000
#define USART_ISR_TXFE 21026,1671104
#define USART_ISR_RXFF_Pos 21027,1671210
#define USART_ISR_RXFF_Msk 21028,1671261
#define USART_ISR_RXFF 21029,1671365
#define USART_ISR_TCBGT_Pos 21030,1671470
#define USART_ISR_TCBGT_Msk 21031,1671521
#define USART_ISR_TCBGT 21032,1671625
#define USART_ISR_RXFT_Pos 21033,1671769
#define USART_ISR_RXFT_Msk 21034,1671820
#define USART_ISR_RXFT 21035,1671924
#define USART_ISR_TXFT_Pos 21036,1672039
#define USART_ISR_TXFT_Msk 21037,1672090
#define USART_ISR_TXFT 21038,1672194
#define USART_ICR_PECF_Pos 21041,1672393
#define USART_ICR_PECF_Msk 21042,1672443
#define USART_ICR_PECF 21043,1672547
#define USART_ICR_FECF_Pos 21044,1672664
#define USART_ICR_FECF_Msk 21045,1672714
#define USART_ICR_FECF 21046,1672818
#define USART_ICR_NECF_Pos 21047,1672936
#define USART_ICR_NECF_Msk 21048,1672986
#define USART_ICR_NECF 21049,1673090
#define USART_ICR_ORECF_Pos 21050,1673209
#define USART_ICR_ORECF_Msk 21051,1673259
#define USART_ICR_ORECF 21052,1673363
#define USART_ICR_IDLECF_Pos 21053,1673481
#define USART_ICR_IDLECF_Msk 21054,1673531
#define USART_ICR_IDLECF 21055,1673635
#define USART_ICR_TXFECF_Pos 21056,1673758
#define USART_ICR_TXFECF_Msk 21057,1673808
#define USART_ICR_TXFECF 21058,1673912
#define USART_ICR_TCCF_Pos 21059,1674029
#define USART_ICR_TCCF_Msk 21060,1674079
#define USART_ICR_TCCF 21061,1674183
#define USART_ICR_TCBGTCF_Pos 21062,1674309
#define USART_ICR_TCBGTCF_Msk 21063,1674359
#define USART_ICR_TCBGTCF 21064,1674463
#define USART_ICR_LBDCF_Pos 21065,1674607
#define USART_ICR_LBDCF_Msk 21066,1674657
#define USART_ICR_LBDCF 21067,1674761
#define USART_ICR_CTSCF_Pos 21068,1674885
#define USART_ICR_CTSCF_Msk 21069,1674935
#define USART_ICR_CTSCF 21070,1675039
#define USART_ICR_RTOCF_Pos 21071,1675157
#define USART_ICR_RTOCF_Msk 21072,1675208
#define USART_ICR_RTOCF 21073,1675312
#define USART_ICR_EOBCF_Pos 21074,1675434
#define USART_ICR_EOBCF_Msk 21075,1675485
#define USART_ICR_EOBCF 21076,1675589
#define USART_ICR_UDRCF_Pos 21077,1675706
#define USART_ICR_UDRCF_Msk 21078,1675757
#define USART_ICR_UDRCF 21079,1675861
#define USART_ICR_CMCF_Pos 21080,1675984
#define USART_ICR_CMCF_Msk 21081,1676035
#define USART_ICR_CMCF 21082,1676139
#define USART_ICR_WUCF_Pos 21083,1676259
#define USART_ICR_WUCF_Msk 21084,1676310
#define USART_ICR_WUCF 21085,1676414
#define USART_RDR_RDR 21088,1676625
#define USART_TDR_TDR 21091,1676837
#define USART_PRESC_PRESCALER_Pos 21094,1677050
#define USART_PRESC_PRESCALER_Msk 21095,1677100
#define USART_PRESC_PRESCALER 21096,1677204
#define USART_PRESC_PRESCALER_0 21097,1677335
#define USART_PRESC_PRESCALER_1 21098,1677439
#define USART_PRESC_PRESCALER_2 21099,1677543
#define USART_PRESC_PRESCALER_3 21100,1677647
#define USART_HWCFGR2_CFG1_Pos 21103,1677835
#define USART_HWCFGR2_CFG1_Msk 21104,1677885
#define USART_HWCFGR2_CFG1 21105,1677989
#define USART_HWCFGR2_CFG2_Pos 21106,1678130
#define USART_HWCFGR2_CFG2_Msk 21107,1678180
#define USART_HWCFGR2_CFG2 21108,1678284
#define USART_HWCFGR1_CFG1_Pos 21111,1678509
#define USART_HWCFGR1_CFG1_Msk 21112,1678559
#define USART_HWCFGR1_CFG1 21113,1678663
#define USART_HWCFGR1_CFG2_Pos 21114,1678804
#define USART_HWCFGR1_CFG2_Msk 21115,1678854
#define USART_HWCFGR1_CFG2 21116,1678958
#define USART_HWCFGR1_CFG3_Pos 21117,1679099
#define USART_HWCFGR1_CFG3_Msk 21118,1679149
#define USART_HWCFGR1_CFG3 21119,1679253
#define USART_HWCFGR1_CFG4_Pos 21120,1679395
#define USART_HWCFGR1_CFG4_Msk 21121,1679446
#define USART_HWCFGR1_CFG4 21122,1679550
#define USART_HWCFGR1_CFG5_Pos 21123,1679693
#define USART_HWCFGR1_CFG5_Msk 21124,1679744
#define USART_HWCFGR1_CFG5 21125,1679848
#define USART_HWCFGR1_CFG6_Pos 21126,1679991
#define USART_HWCFGR1_CFG6_Msk 21127,1680042
#define USART_HWCFGR1_CFG6 21128,1680146
#define USART_HWCFGR1_CFG7_Pos 21129,1680289
#define USART_HWCFGR1_CFG7_Msk 21130,1680340
#define USART_HWCFGR1_CFG7 21131,1680444
#define USART_HWCFGR1_CFG8_Pos 21132,1680587
#define USART_HWCFGR1_CFG8_Msk 21133,1680638
#define USART_HWCFGR1_CFG8 21134,1680742
#define USART_VERR_MINREV_Pos 21137,1680969
#define USART_VERR_MINREV_Msk 21138,1681019
#define USART_VERR_MINREV 21139,1681123
#define USART_VERR_MAJREV_Pos 21140,1681250
#define USART_VERR_MAJREV_Msk 21141,1681300
#define USART_VERR_MAJREV 21142,1681404
#define USART_IPIDR_ID_Pos 21145,1681615
#define USART_IPIDR_ID_Msk 21146,1681665
#define USART_IPIDR_ID 21147,1681769
#define USART_SIDR_ID_Pos 21150,1681983
#define USART_SIDR_ID_Msk 21151,1682033
#define USART_SIDR_ID 21152,1682137
#define I2C_CR1_PE_Pos 21161,1682762
#define I2C_CR1_PE_Msk 21162,1682812
#define I2C_CR1_PE 21163,1682916
#define I2C_CR1_TXIE_Pos 21164,1683027
#define I2C_CR1_TXIE_Msk 21165,1683077
#define I2C_CR1_TXIE 21166,1683181
#define I2C_CR1_RXIE_Pos 21167,1683294
#define I2C_CR1_RXIE_Msk 21168,1683344
#define I2C_CR1_RXIE 21169,1683448
#define I2C_CR1_ADDRIE_Pos 21170,1683561
#define I2C_CR1_ADDRIE_Msk 21171,1683611
#define I2C_CR1_ADDRIE 21172,1683715
#define I2C_CR1_NACKIE_Pos 21173,1683839
#define I2C_CR1_NACKIE_Msk 21174,1683889
#define I2C_CR1_NACKIE 21175,1683993
#define I2C_CR1_STOPIE_Pos 21176,1684117
#define I2C_CR1_STOPIE_Msk 21177,1684167
#define I2C_CR1_STOPIE 21178,1684271
#define I2C_CR1_TCIE_Pos 21179,1684396
#define I2C_CR1_TCIE_Msk 21180,1684446
#define I2C_CR1_TCIE 21181,1684550
#define I2C_CR1_ERRIE_Pos 21182,1684678
#define I2C_CR1_ERRIE_Msk 21183,1684728
#define I2C_CR1_ERRIE 21184,1684832
#define I2C_CR1_DNF_Pos 21185,1684949
#define I2C_CR1_DNF_Msk 21186,1684999
#define I2C_CR1_DNF 21187,1685103
#define I2C_CR1_ANFOFF_Pos 21188,1685217
#define I2C_CR1_ANFOFF_Msk 21189,1685268
#define I2C_CR1_ANFOFF 21190,1685372
#define I2C_CR1_SWRST_Pos 21191,1685489
#define I2C_CR1_SWRST_Msk 21192,1685540
#define I2C_CR1_SWRST 21193,1685644
#define I2C_CR1_TXDMAEN_Pos 21194,1685752
#define I2C_CR1_TXDMAEN_Msk 21195,1685803
#define I2C_CR1_TXDMAEN 21196,1685907
#define I2C_CR1_RXDMAEN_Pos 21197,1686033
#define I2C_CR1_RXDMAEN_Msk 21198,1686084
#define I2C_CR1_RXDMAEN 21199,1686188
#define I2C_CR1_SBC_Pos 21200,1686311
#define I2C_CR1_SBC_Msk 21201,1686362
#define I2C_CR1_SBC 21202,1686466
#define I2C_CR1_NOSTRETCH_Pos 21203,1686578
#define I2C_CR1_NOSTRETCH_Msk 21204,1686629
#define I2C_CR1_NOSTRETCH 21205,1686733
#define I2C_CR1_WUPEN_Pos 21206,1686851
#define I2C_CR1_WUPEN_Msk 21207,1686902
#define I2C_CR1_WUPEN 21208,1687006
#define I2C_CR1_GCEN_Pos 21209,1687123
#define I2C_CR1_GCEN_Msk 21210,1687174
#define I2C_CR1_GCEN 21211,1687278
#define I2C_CR1_SMBHEN_Pos 21212,1687391
#define I2C_CR1_SMBHEN_Msk 21213,1687442
#define I2C_CR1_SMBHEN 21214,1687546
#define I2C_CR1_SMBDEN_Pos 21215,1687665
#define I2C_CR1_SMBDEN_Msk 21216,1687716
#define I2C_CR1_SMBDEN 21217,1687820
#define I2C_CR1_ALERTEN_Pos 21218,1687949
#define I2C_CR1_ALERTEN_Msk 21219,1688000
#define I2C_CR1_ALERTEN 21220,1688104
#define I2C_CR1_PECEN_Pos 21221,1688216
#define I2C_CR1_PECEN_Msk 21222,1688267
#define I2C_CR1_PECEN 21223,1688371
#define I2C_CR1_FMP_Pos 21224,1688475
#define I2C_CR1_FMP_Msk 21225,1688526
#define I2C_CR1_FMP 21226,1688628
#define I2C_CR1_ADDRACLR_Pos 21227,1688753
#define I2C_CR1_ADDRACLR_Msk 21228,1688804
#define I2C_CR1_ADDRACLR 21229,1688908
#define I2C_CR1_STOPFACLR_Pos 21230,1689017
#define I2C_CR1_STOPFACLR_Msk 21231,1689068
#define I2C_CR1_STOPFACLR 21232,1689172
#define I2C_CR2_SADD_Pos 21235,1689365
#define I2C_CR2_SADD_Msk 21236,1689415
#define I2C_CR2_SADD 21237,1689519
#define I2C_CR2_RD_WRN_Pos 21238,1689640
#define I2C_CR2_RD_WRN_Msk 21239,1689691
#define I2C_CR2_RD_WRN 21240,1689795
#define I2C_CR2_ADD10_Pos 21241,1689921
#define I2C_CR2_ADD10_Msk 21242,1689972
#define I2C_CR2_ADD10 21243,1690076
#define I2C_CR2_HEAD10R_Pos 21244,1690206
#define I2C_CR2_HEAD10R_Msk 21245,1690257
#define I2C_CR2_HEAD10R 21246,1690361
#define I2C_CR2_START_Pos 21247,1690510
#define I2C_CR2_START_Msk 21248,1690561
#define I2C_CR2_START 21249,1690665
#define I2C_CR2_STOP_Pos 21250,1690775
#define I2C_CR2_STOP_Msk 21251,1690826
#define I2C_CR2_STOP 21252,1690930
#define I2C_CR2_NACK_Pos 21253,1691053
#define I2C_CR2_NACK_Msk 21254,1691104
#define I2C_CR2_NACK 21255,1691208
#define I2C_CR2_NBYTES_Pos 21256,1691330
#define I2C_CR2_NBYTES_Msk 21257,1691381
#define I2C_CR2_NBYTES 21258,1691485
#define I2C_CR2_RELOAD_Pos 21259,1691594
#define I2C_CR2_RELOAD_Msk 21260,1691645
#define I2C_CR2_RELOAD 21261,1691749
#define I2C_CR2_AUTOEND_Pos 21262,1691861
#define I2C_CR2_AUTOEND_Msk 21263,1691912
#define I2C_CR2_AUTOEND 21264,1692016
#define I2C_CR2_PECBYTE_Pos 21265,1692142
#define I2C_CR2_PECBYTE_Msk 21266,1692193
#define I2C_CR2_PECBYTE 21267,1692297
#define I2C_OAR1_OA1_Pos 21270,1692500
#define I2C_OAR1_OA1_Msk 21271,1692550
#define I2C_OAR1_OA1 21272,1692654
#define I2C_OAR1_OA1MODE_Pos 21273,1692771
#define I2C_OAR1_OA1MODE_Msk 21274,1692822
#define I2C_OAR1_OA1MODE 21275,1692926
#define I2C_OAR1_OA1EN_Pos 21276,1693045
#define I2C_OAR1_OA1EN_Msk 21277,1693096
#define I2C_OAR1_OA1EN 21278,1693200
#define I2C_OAR2_OA2_Pos 21281,1693397
#define I2C_OAR2_OA2_Msk 21282,1693447
#define I2C_OAR2_OA2 21283,1693551
#define I2C_OAR2_OA2MSK_Pos 21284,1693668
#define I2C_OAR2_OA2MSK_Msk 21285,1693718
#define I2C_OAR2_OA2MSK 21286,1693822
#define I2C_OAR2_OA2NOMASK 21287,1693935
#define I2C_OAR2_OA2MASK01_Pos 21288,1694075
#define I2C_OAR2_OA2MASK01_Msk 21289,1694125
#define I2C_OAR2_OA2MASK01 21290,1694229
#define I2C_OAR2_OA2MASK02_Pos 21291,1694369
#define I2C_OAR2_OA2MASK02_Msk 21292,1694419
#define I2C_OAR2_OA2MASK02 21293,1694523
#define I2C_OAR2_OA2MASK03_Pos 21294,1694663
#define I2C_OAR2_OA2MASK03_Msk 21295,1694713
#define I2C_OAR2_OA2MASK03 21296,1694817
#define I2C_OAR2_OA2MASK04_Pos 21297,1694957
#define I2C_OAR2_OA2MASK04_Msk 21298,1695008
#define I2C_OAR2_OA2MASK04 21299,1695112
#define I2C_OAR2_OA2MASK05_Pos 21300,1695252
#define I2C_OAR2_OA2MASK05_Msk 21301,1695302
#define I2C_OAR2_OA2MASK05 21302,1695406
#define I2C_OAR2_OA2MASK06_Pos 21303,1695546
#define I2C_OAR2_OA2MASK06_Msk 21304,1695596
#define I2C_OAR2_OA2MASK06 21305,1695700
#define I2C_OAR2_OA2MASK07_Pos 21306,1695840
#define I2C_OAR2_OA2MASK07_Msk 21307,1695890
#define I2C_OAR2_OA2MASK07 21308,1695994
#define I2C_OAR2_OA2EN_Pos 21309,1696134
#define I2C_OAR2_OA2EN_Msk 21310,1696185
#define I2C_OAR2_OA2EN 21311,1696289
#define I2C_TIMINGR_SCLL_Pos 21314,1696489
#define I2C_TIMINGR_SCLL_Msk 21315,1696539
#define I2C_TIMINGR_SCLL 21316,1696643
#define I2C_TIMINGR_SCLH_Pos 21317,1696765
#define I2C_TIMINGR_SCLH_Msk 21318,1696815
#define I2C_TIMINGR_SCLH 21319,1696919
#define I2C_TIMINGR_SDADEL_Pos 21320,1697042
#define I2C_TIMINGR_SDADEL_Msk 21321,1697093
#define I2C_TIMINGR_SDADEL 21322,1697197
#define I2C_TIMINGR_SCLDEL_Pos 21323,1697305
#define I2C_TIMINGR_SCLDEL_Msk 21324,1697356
#define I2C_TIMINGR_SCLDEL 21325,1697460
#define I2C_TIMINGR_PRESC_Pos 21326,1697569
#define I2C_TIMINGR_PRESC_Msk 21327,1697620
#define I2C_TIMINGR_PRESC 21328,1697724
#define I2C_TIMEOUTR_TIMEOUTA_Pos 21331,1697921
#define I2C_TIMEOUTR_TIMEOUTA_Msk 21332,1697971
#define I2C_TIMEOUTR_TIMEOUTA 21333,1698075
#define I2C_TIMEOUTR_TIDLE_Pos 21334,1698182
#define I2C_TIMEOUTR_TIDLE_Msk 21335,1698233
#define I2C_TIMEOUTR_TIDLE 21336,1698337
#define I2C_TIMEOUTR_TIMOUTEN_Pos 21337,1698459
#define I2C_TIMEOUTR_TIMOUTEN_Msk 21338,1698510
#define I2C_TIMEOUTR_TIMOUTEN 21339,1698614
#define I2C_TIMEOUTR_TIMEOUTB_Pos 21340,1698728
#define I2C_TIMEOUTR_TIMEOUTB_Msk 21341,1698779
#define I2C_TIMEOUTR_TIMEOUTB 21342,1698883
#define I2C_TIMEOUTR_TEXTEN_Pos 21343,1698989
#define I2C_TIMEOUTR_TEXTEN_Msk 21344,1699040
#define I2C_TIMEOUTR_TEXTEN 21345,1699144
#define I2C_ISR_TXE_Pos 21348,1699351
#define I2C_ISR_TXE_Msk 21349,1699401
#define I2C_ISR_TXE 21350,1699505
#define I2C_ISR_TXIS_Pos 21351,1699627
#define I2C_ISR_TXIS_Msk 21352,1699677
#define I2C_ISR_TXIS 21353,1699781
#define I2C_ISR_RXNE_Pos 21354,1699900
#define I2C_ISR_RXNE_Msk 21355,1699950
#define I2C_ISR_RXNE 21356,1700054
#define I2C_ISR_ADDR_Pos 21357,1700179
#define I2C_ISR_ADDR_Msk 21358,1700229
#define I2C_ISR_ADDR 21359,1700333
#define I2C_ISR_NACKF_Pos 21360,1700454
#define I2C_ISR_NACKF_Msk 21361,1700504
#define I2C_ISR_NACKF 21362,1700608
#define I2C_ISR_STOPF_Pos 21363,1700720
#define I2C_ISR_STOPF_Msk 21364,1700770
#define I2C_ISR_STOPF 21365,1700874
#define I2C_ISR_TC_Pos 21366,1700987
#define I2C_ISR_TC_Msk 21367,1701037
#define I2C_ISR_TC 21368,1701141
#define I2C_ISR_TCR_Pos 21369,1701266
#define I2C_ISR_TCR_Msk 21370,1701316
#define I2C_ISR_TCR 21371,1701420
#define I2C_ISR_BERR_Pos 21372,1701538
#define I2C_ISR_BERR_Msk 21373,1701588
#define I2C_ISR_BERR 21374,1701692
#define I2C_ISR_ARLO_Pos 21375,1701795
#define I2C_ISR_ARLO_Msk 21376,1701845
#define I2C_ISR_ARLO 21377,1701949
#define I2C_ISR_OVR_Pos 21378,1702059
#define I2C_ISR_OVR_Msk 21379,1702110
#define I2C_ISR_OVR 21380,1702214
#define I2C_ISR_PECERR_Pos 21381,1702324
#define I2C_ISR_PECERR_Msk 21382,1702375
#define I2C_ISR_PECERR 21383,1702479
#define I2C_ISR_TIMEOUT_Pos 21384,1702595
#define I2C_ISR_TIMEOUT_Msk 21385,1702646
#define I2C_ISR_TIMEOUT 21386,1702750
#define I2C_ISR_ALERT_Pos 21387,1702874
#define I2C_ISR_ALERT_Msk 21388,1702925
#define I2C_ISR_ALERT 21389,1703029
#define I2C_ISR_BUSY_Pos 21390,1703134
#define I2C_ISR_BUSY_Msk 21391,1703185
#define I2C_ISR_BUSY 21392,1703289
#define I2C_ISR_DIR_Pos 21393,1703391
#define I2C_ISR_DIR_Msk 21394,1703442
#define I2C_ISR_DIR 21395,1703546
#define I2C_ISR_ADDCODE_Pos 21396,1703671
#define I2C_ISR_ADDCODE_Msk 21397,1703722
#define I2C_ISR_ADDCODE 21398,1703826
#define I2C_ICR_ADDRCF_Pos 21401,1704035
#define I2C_ICR_ADDRCF_Msk 21402,1704085
#define I2C_ICR_ADDRCF 21403,1704189
#define I2C_ICR_NACKCF_Pos 21404,1704309
#define I2C_ICR_NACKCF_Msk 21405,1704359
#define I2C_ICR_NACKCF 21406,1704463
#define I2C_ICR_STOPCF_Pos 21407,1704572
#define I2C_ICR_STOPCF_Msk 21408,1704622
#define I2C_ICR_STOPCF 21409,1704726
#define I2C_ICR_BERRCF_Pos 21410,1704845
#define I2C_ICR_BERRCF_Msk 21411,1704895
#define I2C_ICR_BERRCF 21412,1704999
#define I2C_ICR_ARLOCF_Pos 21413,1705113
#define I2C_ICR_ARLOCF_Msk 21414,1705163
#define I2C_ICR_ARLOCF 21415,1705267
#define I2C_ICR_OVRCF_Pos 21416,1705388
#define I2C_ICR_OVRCF_Msk 21417,1705439
#define I2C_ICR_OVRCF 21418,1705543
#define I2C_ICR_PECCF_Pos 21419,1705664
#define I2C_ICR_PECCF_Msk 21420,1705715
#define I2C_ICR_PECCF 21421,1705819
#define I2C_ICR_TIMOUTCF_Pos 21422,1705933
#define I2C_ICR_TIMOUTCF_Msk 21423,1705984
#define I2C_ICR_TIMOUTCF 21424,1706088
#define I2C_ICR_ALERTCF_Pos 21425,1706200
#define I2C_ICR_ALERTCF_Msk 21426,1706251
#define I2C_ICR_ALERTCF 21427,1706355
#define I2C_PECR_PEC_Pos 21430,1706550
#define I2C_PECR_PEC_Msk 21431,1706600
#define I2C_PECR_PEC 21432,1706704
#define I2C_RXDR_RXDATA_Pos 21435,1706895
#define I2C_RXDR_RXDATA_Msk 21436,1706945
#define I2C_RXDR_RXDATA 21437,1707049
#define I2C_TXDR_TXDATA_Pos 21440,1707246
#define I2C_TXDR_TXDATA_Msk 21441,1707296
#define I2C_TXDR_TXDATA 21442,1707400
#define I3C_CR_DCNT_Pos 21451,1708009
#define I3C_CR_DCNT_Msk 21452,1708059
#define I3C_CR_DCNT 21453,1708163
#define I3C_CR_RNW_Pos 21454,1708272
#define I3C_CR_RNW_Msk 21455,1708323
#define I3C_CR_RNW 21456,1708427
#define I3C_CR_CCC_Pos 21457,1708535
#define I3C_CR_CCC_Msk 21458,1708586
#define I3C_CR_CCC 21459,1708690
#define I3C_CR_ADD_Pos 21460,1708798
#define I3C_CR_ADD_Msk 21461,1708849
#define I3C_CR_ADD 21462,1708953
#define I3C_CR_MTYPE_Pos 21463,1709061
#define I3C_CR_MTYPE_Msk 21464,1709112
#define I3C_CR_MTYPE 21465,1709216
#define I3C_CR_MTYPE_0 21466,1709322
#define I3C_CR_MTYPE_1 21467,1709426
#define I3C_CR_MTYPE_2 21468,1709530
#define I3C_CR_MTYPE_3 21469,1709634
#define I3C_CR_MEND_Pos 21470,1709738
#define I3C_CR_MEND_Msk 21471,1709789
#define I3C_CR_MEND 21472,1709893
#define I3C_CFGR_EN_Pos 21475,1710082
#define I3C_CFGR_EN_Msk 21476,1710132
#define I3C_CFGR_EN 21477,1710236
#define I3C_CFGR_CRINIT_Pos 21478,1710347
#define I3C_CFGR_CRINIT_Msk 21479,1710397
#define I3C_CFGR_CRINIT 21480,1710501
#define I3C_CFGR_NOARBH_Pos 21481,1710635
#define I3C_CFGR_NOARBH_Msk 21482,1710685
#define I3C_CFGR_NOARBH 21483,1710789
#define I3C_CFGR_RSTPTRN_Pos 21484,1710911
#define I3C_CFGR_RSTPTRN_Msk 21485,1710961
#define I3C_CFGR_RSTPTRN 21486,1711065
#define I3C_CFGR_EXITPTRN_Pos 21487,1711179
#define I3C_CFGR_EXITPTRN_Msk 21488,1711229
#define I3C_CFGR_EXITPTRN 21489,1711333
#define I3C_CFGR_HKSDAEN_Pos 21490,1711446
#define I3C_CFGR_HKSDAEN_Msk 21491,1711496
#define I3C_CFGR_HKSDAEN 21492,1711600
#define I3C_CFGR_HJACK_Pos 21493,1711719
#define I3C_CFGR_HJACK_Msk 21494,1711769
#define I3C_CFGR_HJACK 21495,1711873
#define I3C_CFGR_RXDMAEN_Pos 21496,1711990
#define I3C_CFGR_RXDMAEN_Msk 21497,1712040
#define I3C_CFGR_RXDMAEN 21498,1712144
#define I3C_CFGR_RXFLUSH_Pos 21499,1712261
#define I3C_CFGR_RXFLUSH_Msk 21500,1712311
#define I3C_CFGR_RXFLUSH 21501,1712415
#define I3C_CFGR_RXTHRES_Pos 21502,1712522
#define I3C_CFGR_RXTHRES_Msk 21503,1712573
#define I3C_CFGR_RXTHRES 21504,1712677
#define I3C_CFGR_TXDMAEN_Pos 21505,1712788
#define I3C_CFGR_TXDMAEN_Msk 21506,1712839
#define I3C_CFGR_TXDMAEN 21507,1712943
#define I3C_CFGR_TXFLUSH_Pos 21508,1713060
#define I3C_CFGR_TXFLUSH_Msk 21509,1713111
#define I3C_CFGR_TXFLUSH 21510,1713215
#define I3C_CFGR_TXTHRES_Pos 21511,1713322
#define I3C_CFGR_TXTHRES_Msk 21512,1713373
#define I3C_CFGR_TXTHRES 21513,1713477
#define I3C_CFGR_SDMAEN_Pos 21514,1713588
#define I3C_CFGR_SDMAEN_Msk 21515,1713639
#define I3C_CFGR_SDMAEN 21516,1713743
#define I3C_CFGR_SFLUSH_Pos 21517,1713864
#define I3C_CFGR_SFLUSH_Msk 21518,1713915
#define I3C_CFGR_SFLUSH 21519,1714019
#define I3C_CFGR_SMODE_Pos 21520,1714130
#define I3C_CFGR_SMODE_Msk 21521,1714181
#define I3C_CFGR_SMODE 21522,1714285
#define I3C_CFGR_TMODE_Pos 21523,1714402
#define I3C_CFGR_TMODE_Msk 21524,1714453
#define I3C_CFGR_TMODE 21525,1714557
#define I3C_CFGR_CDMAEN_Pos 21526,1714675
#define I3C_CFGR_CDMAEN_Msk 21527,1714726
#define I3C_CFGR_CDMAEN 21528,1714830
#define I3C_CFGR_CFLUSH_Pos 21529,1714952
#define I3C_CFGR_CFLUSH_Msk 21530,1715003
#define I3C_CFGR_CFLUSH 21531,1715107
#define I3C_CFGR_TSFSET_Pos 21532,1715219
#define I3C_CFGR_TSFSET_Msk 21533,1715270
#define I3C_CFGR_TSFSET 21534,1715374
#define I3C_RDR_RDB0_Pos 21537,1715564
#define I3C_RDR_RDB0_Msk 21538,1715614
#define I3C_RDR_RDB0 21539,1715718
#define I3C_RDWR_RDBx_Pos 21542,1715913
#define I3C_RDWR_RDBx_Msk 21543,1715963
#define I3C_RDWR_RDBx 21544,1716067
#define I3C_RDWR_RDB0_Pos 21545,1716196
#define I3C_RDWR_RDB0_Msk 21546,1716246
#define I3C_RDWR_RDB0 21547,1716350
#define I3C_RDWR_RDB1_Pos 21548,1716463
#define I3C_RDWR_RDB1_Msk 21549,1716513
#define I3C_RDWR_RDB1 21550,1716617
#define I3C_RDWR_RDB2_Pos 21551,1716730
#define I3C_RDWR_RDB2_Msk 21552,1716781
#define I3C_RDWR_RDB2 21553,1716885
#define I3C_RDWR_RDB3_Pos 21554,1716998
#define I3C_RDWR_RDB3_Msk 21555,1717049
#define I3C_RDWR_RDB3 21556,1717153
#define I3C_TDR_TDB0_Pos 21559,1717350
#define I3C_TDR_TDB0_Msk 21560,1717400
#define I3C_TDR_TDB0 21561,1717504
#define I3C_TDWR_TDBx_Pos 21564,1717700
#define I3C_TDWR_TDBx_Msk 21565,1717750
#define I3C_TDWR_TDBx 21566,1717854
#define I3C_TDWR_TDB0_Pos 21567,1717984
#define I3C_TDWR_TDB0_Msk 21568,1718034
#define I3C_TDWR_TDB0 21569,1718138
#define I3C_TDWR_TDB1_Pos 21570,1718252
#define I3C_TDWR_TDB1_Msk 21571,1718302
#define I3C_TDWR_TDB1 21572,1718406
#define I3C_TDWR_TDB2_Pos 21573,1718520
#define I3C_TDWR_TDB2_Msk 21574,1718571
#define I3C_TDWR_TDB2 21575,1718675
#define I3C_TDWR_TDB3_Pos 21576,1718789
#define I3C_TDWR_TDB3_Msk 21577,1718840
#define I3C_TDWR_TDB3 21578,1718944
#define I3C_IBIDR_IBIDBx_Pos 21581,1719142
#define I3C_IBIDR_IBIDBx_Msk 21582,1719192
#define I3C_IBIDR_IBIDBx 21583,1719296
#define I3C_IBIDR_IBIDB0_Pos 21584,1719421
#define I3C_IBIDR_IBIDB0_Msk 21585,1719471
#define I3C_IBIDR_IBIDB0 21586,1719575
#define I3C_IBIDR_IBIDB1_Pos 21587,1719684
#define I3C_IBIDR_IBIDB1_Msk 21588,1719734
#define I3C_IBIDR_IBIDB1 21589,1719838
#define I3C_IBIDR_IBIDB2_Pos 21590,1719947
#define I3C_IBIDR_IBIDB2_Msk 21591,1719998
#define I3C_IBIDR_IBIDB2 21592,1720102
#define I3C_IBIDR_IBIDB3_Pos 21593,1720211
#define I3C_IBIDR_IBIDB3_Msk 21594,1720262
#define I3C_IBIDR_IBIDB3 21595,1720366
#define I3C_TGTTDR_TGTTDCNT_Pos 21598,1720559
#define I3C_TGTTDR_TGTTDCNT_Msk 21599,1720609
#define I3C_TGTTDR_TGTTDCNT 21600,1720713
#define I3C_TGTTDR_PRELOAD_Pos 21601,1720835
#define I3C_TGTTDR_PRELOAD_Msk 21602,1720886
#define I3C_TGTTDR_PRELOAD 21603,1720990
#define I3C_SR_XDCNT_Pos 21606,1721203
#define I3C_SR_XDCNT_Msk 21607,1721253
#define I3C_SR_XDCNT 21608,1721357
#define I3C_SR_ABT_Pos 21609,1721482
#define I3C_SR_ABT_Msk 21610,1721533
#define I3C_SR_ABT 21611,1721637
#define I3C_SR_DIR_Pos 21612,1721754
#define I3C_SR_DIR_Msk 21613,1721805
#define I3C_SR_DIR 21614,1721909
#define I3C_SR_MID_Pos 21615,1722020
#define I3C_SR_MID_Msk 21616,1722071
#define I3C_SR_MID 21617,1722175
#define I3C_SER_CODERR_Pos 21620,1722371
#define I3C_SER_CODERR_Msk 21621,1722421
#define I3C_SER_CODERR 21622,1722525
#define I3C_SER_CODERR_0 21623,1722638
#define I3C_SER_CODERR_1 21624,1722742
#define I3C_SER_CODERR_2 21625,1722846
#define I3C_SER_CODERR_3 21626,1722950
#define I3C_SER_PERR_Pos 21627,1723054
#define I3C_SER_PERR_Msk 21628,1723104
#define I3C_SER_PERR 21629,1723208
#define I3C_SER_STALL_Pos 21630,1723316
#define I3C_SER_STALL_Msk 21631,1723366
#define I3C_SER_STALL 21632,1723470
#define I3C_SER_DOVR_Pos 21633,1723579
#define I3C_SER_DOVR_Msk 21634,1723629
#define I3C_SER_DOVR 21635,1723733
#define I3C_SER_COVR_Pos 21636,1723845
#define I3C_SER_COVR_Msk 21637,1723895
#define I3C_SER_COVR 21638,1723999
#define I3C_SER_ANACK_Pos 21639,1724120
#define I3C_SER_ANACK_Msk 21640,1724170
#define I3C_SER_ANACK 21641,1724274
#define I3C_SER_DNACK_Pos 21642,1724392
#define I3C_SER_DNACK_Msk 21643,1724442
#define I3C_SER_DNACK 21644,1724546
#define I3C_SER_DERR_Pos 21645,1724661
#define I3C_SER_DERR_Msk 21646,1724712
#define I3C_SER_DERR 21647,1724816
#define I3C_RMR_IBIRDCNT_Pos 21650,1725050
#define I3C_RMR_IBIRDCNT_Msk 21651,1725100
#define I3C_RMR_IBIRDCNT 21652,1725204
#define I3C_RMR_RCODE_Pos 21653,1725330
#define I3C_RMR_RCODE_Msk 21654,1725380
#define I3C_RMR_RCODE 21655,1725484
#define I3C_RMR_RADD_Pos 21656,1725606
#define I3C_RMR_RADD_Msk 21657,1725657
#define I3C_RMR_RADD 21658,1725761
#define I3C_EVR_CFEF_Pos 21661,1726009
#define I3C_EVR_CFEF_Msk 21662,1726059
#define I3C_EVR_CFEF 21663,1726163
#define I3C_EVR_TXFEF_Pos 21664,1726280
#define I3C_EVR_TXFEF_Msk 21665,1726330
#define I3C_EVR_TXFEF 21666,1726434
#define I3C_EVR_CFNFF_Pos 21667,1726546
#define I3C_EVR_CFNFF_Msk 21668,1726596
#define I3C_EVR_CFNFF 21669,1726700
#define I3C_EVR_SFNEF_Pos 21670,1726820
#define I3C_EVR_SFNEF_Msk 21671,1726870
#define I3C_EVR_SFNEF 21672,1726974
#define I3C_EVR_TXFNFF_Pos 21673,1727094
#define I3C_EVR_TXFNFF_Msk 21674,1727144
#define I3C_EVR_TXFNFF 21675,1727248
#define I3C_EVR_RXFNEF_Pos 21676,1727363
#define I3C_EVR_RXFNEF_Msk 21677,1727413
#define I3C_EVR_RXFNEF 21678,1727517
#define I3C_EVR_TXLASTF_Pos 21679,1727633
#define I3C_EVR_TXLASTF_Msk 21680,1727683
#define I3C_EVR_TXLASTF 21681,1727787
#define I3C_EVR_RXLASTF_Pos 21682,1727911
#define I3C_EVR_RXLASTF_Msk 21683,1727961
#define I3C_EVR_RXLASTF 21684,1728065
#define I3C_EVR_FCF_Pos 21685,1728186
#define I3C_EVR_FCF_Msk 21686,1728236
#define I3C_EVR_FCF 21687,1728340
#define I3C_EVR_RXTGTENDF_Pos 21688,1728453
#define I3C_EVR_RXTGTENDF_Msk 21689,1728504
#define I3C_EVR_RXTGTENDF 21690,1728608
#define I3C_EVR_ERRF_Pos 21691,1728727
#define I3C_EVR_ERRF_Msk 21692,1728778
#define I3C_EVR_ERRF 21693,1728882
#define I3C_EVR_IBIF_Pos 21694,1728986
#define I3C_EVR_IBIF_Msk 21695,1729037
#define I3C_EVR_IBIF 21696,1729141
#define I3C_EVR_IBIENDF_Pos 21697,1729243
#define I3C_EVR_IBIENDF_Msk 21698,1729294
#define I3C_EVR_IBIENDF 21699,1729398
#define I3C_EVR_CRF_Pos 21700,1729504
#define I3C_EVR_CRF_Msk 21701,1729555
#define I3C_EVR_CRF 21702,1729659
#define I3C_EVR_CRUPDF_Pos 21703,1729781
#define I3C_EVR_CRUPDF_Msk 21704,1729832
#define I3C_EVR_CRUPDF 21705,1729936
#define I3C_EVR_HJF_Pos 21706,1730057
#define I3C_EVR_HJF_Msk 21707,1730108
#define I3C_EVR_HJF 21708,1730212
#define I3C_EVR_WKPF_Pos 21709,1730319
#define I3C_EVR_WKPF_Msk 21710,1730370
#define I3C_EVR_WKPF 21711,1730474
#define I3C_EVR_GETF_Pos 21712,1730580
#define I3C_EVR_GETF_Msk 21713,1730631
#define I3C_EVR_GETF 21714,1730735
#define I3C_EVR_STAF_Pos 21715,1730855
#define I3C_EVR_STAF_Msk 21716,1730906
#define I3C_EVR_STAF 21717,1731010
#define I3C_EVR_DAUPDF_Pos 21718,1731119
#define I3C_EVR_DAUPDF_Msk 21719,1731170
#define I3C_EVR_DAUPDF 21720,1731274
#define I3C_EVR_MWLUPDF_Pos 21721,1731395
#define I3C_EVR_MWLUPDF_Msk 21722,1731446
#define I3C_EVR_MWLUPDF 21723,1731550
#define I3C_EVR_MRLUPDF_Pos 21724,1731672
#define I3C_EVR_MRLUPDF_Msk 21725,1731723
#define I3C_EVR_MRLUPDF 21726,1731827
#define I3C_EVR_RSTF_Pos 21727,1731948
#define I3C_EVR_RSTF_Msk 21728,1731999
#define I3C_EVR_RSTF 21729,1732103
#define I3C_EVR_ASUPDF_Pos 21730,1732238
#define I3C_EVR_ASUPDF_Msk 21731,1732289
#define I3C_EVR_ASUPDF 21732,1732393
#define I3C_EVR_INTUPDF_Pos 21733,1732506
#define I3C_EVR_INTUPDF_Msk 21734,1732557
#define I3C_EVR_INTUPDF 21735,1732661
#define I3C_EVR_DEFF_Pos 21736,1732776
#define I3C_EVR_DEFF_Msk 21737,1732827
#define I3C_EVR_DEFF 21738,1732931
#define I3C_EVR_GRPF_Pos 21739,1733062
#define I3C_EVR_GRPF_Msk 21740,1733113
#define I3C_EVR_GRPF 21741,1733217
#define I3C_IER_CFNFIE_Pos 21744,1733440
#define I3C_IER_CFNFIE_Msk 21745,1733490
#define I3C_IER_CFNFIE 21746,1733594
#define I3C_IER_SFNEIE_Pos 21747,1733726
#define I3C_IER_SFNEIE_Msk 21748,1733776
#define I3C_IER_SFNEIE 21749,1733880
#define I3C_IER_TXFNFIE_Pos 21750,1734012
#define I3C_IER_TXFNFIE_Msk 21751,1734062
#define I3C_IER_TXFNFIE 21752,1734166
#define I3C_IER_RXFNEIE_Pos 21753,1734293
#define I3C_IER_RXFNEIE_Msk 21754,1734343
#define I3C_IER_RXFNEIE 21755,1734447
#define I3C_IER_FCIE_Pos 21756,1734575
#define I3C_IER_FCIE_Msk 21757,1734625
#define I3C_IER_FCIE 21758,1734729
#define I3C_IER_RXTGTENDIE_Pos 21759,1734854
#define I3C_IER_RXTGTENDIE_Msk 21760,1734905
#define I3C_IER_RXTGTENDIE 21761,1735009
#define I3C_IER_ERRIE_Pos 21762,1735140
#define I3C_IER_ERRIE_Msk 21763,1735191
#define I3C_IER_ERRIE 21764,1735295
#define I3C_IER_IBIIE_Pos 21765,1735411
#define I3C_IER_IBIIE_Msk 21766,1735462
#define I3C_IER_IBIIE 21767,1735566
#define I3C_IER_IBIENDIE_Pos 21768,1735680
#define I3C_IER_IBIENDIE_Msk 21769,1735731
#define I3C_IER_IBIENDIE 21770,1735835
#define I3C_IER_CRIE_Pos 21771,1735953
#define I3C_IER_CRIE_Msk 21772,1736004
#define I3C_IER_CRIE 21773,1736108
#define I3C_IER_CRUPDIE_Pos 21774,1736234
#define I3C_IER_CRUPDIE_Msk 21775,1736285
#define I3C_IER_CRUPDIE 21776,1736389
#define I3C_IER_HJIE_Pos 21777,1736522
#define I3C_IER_HJIE_Msk 21778,1736573
#define I3C_IER_HJIE 21779,1736677
#define I3C_IER_WKPIE_Pos 21780,1736796
#define I3C_IER_WKPIE_Msk 21781,1736847
#define I3C_IER_WKPIE 21782,1736951
#define I3C_IER_GETIE_Pos 21783,1737069
#define I3C_IER_GETIE_Msk 21784,1737120
#define I3C_IER_GETIE 21785,1737224
#define I3C_IER_STAIE_Pos 21786,1737356
#define I3C_IER_STAIE_Msk 21787,1737407
#define I3C_IER_STAIE 21788,1737511
#define I3C_IER_DAUPDIE_Pos 21789,1737632
#define I3C_IER_DAUPDIE_Msk 21790,1737683
#define I3C_IER_DAUPDIE 21791,1737787
#define I3C_IER_MWLUPDIE_Pos 21792,1737920
#define I3C_IER_MWLUPDIE_Msk 21793,1737971
#define I3C_IER_MWLUPDIE 21794,1738075
#define I3C_IER_MRLUPDIE_Pos 21795,1738209
#define I3C_IER_MRLUPDIE_Msk 21796,1738260
#define I3C_IER_MRLUPDIE 21797,1738364
#define I3C_IER_RSTIE_Pos 21798,1738497
#define I3C_IER_RSTIE_Msk 21799,1738548
#define I3C_IER_RSTIE 21800,1738652
#define I3C_IER_ASUPDIE_Pos 21801,1738800
#define I3C_IER_ASUPDIE_Msk 21802,1738851
#define I3C_IER_ASUPDIE 21803,1738955
#define I3C_IER_INTUPDIE_Pos 21804,1739080
#define I3C_IER_INTUPDIE_Msk 21805,1739131
#define I3C_IER_INTUPDIE 21806,1739235
#define I3C_IER_DEFIE_Pos 21807,1739362
#define I3C_IER_DEFIE_Msk 21808,1739413
#define I3C_IER_DEFIE 21809,1739517
#define I3C_IER_GRPIE_Pos 21810,1739660
#define I3C_IER_GRPIE_Msk 21811,1739711
#define I3C_IER_GRPIE 21812,1739815
#define I3C_CEVR_CFCF_Pos 21815,1740050
#define I3C_CEVR_CFCF_Msk 21816,1740100
#define I3C_CEVR_CFCF 21817,1740204
#define I3C_CEVR_CRXTGTENDF_Pos 21818,1740323
#define I3C_CEVR_CRXTGTENDF_Msk 21819,1740374
#define I3C_CEVR_CRXTGTENDF 21820,1740478
#define I3C_CEVR_CERRF_Pos 21821,1740603
#define I3C_CEVR_CERRF_Msk 21822,1740654
#define I3C_CEVR_CERRF 21823,1740758
#define I3C_CEVR_CIBIF_Pos 21824,1740868
#define I3C_CEVR_CIBIF_Msk 21825,1740919
#define I3C_CEVR_CIBIF 21826,1741023
#define I3C_CEVR_CIBIENDF_Pos 21827,1741131
#define I3C_CEVR_CIBIENDF_Msk 21828,1741182
#define I3C_CEVR_CIBIENDF 21829,1741286
#define I3C_CEVR_CCRF_Pos 21830,1741398
#define I3C_CEVR_CCRF_Msk 21831,1741449
#define I3C_CEVR_CCRF 21832,1741553
#define I3C_CEVR_CCRUPDF_Pos 21833,1741673
#define I3C_CEVR_CCRUPDF_Msk 21834,1741724
#define I3C_CEVR_CCRUPDF 21835,1741828
#define I3C_CEVR_CHJF_Pos 21836,1741955
#define I3C_CEVR_CHJF_Msk 21837,1742006
#define I3C_CEVR_CHJF 21838,1742110
#define I3C_CEVR_CWKPF_Pos 21839,1742223
#define I3C_CEVR_CWKPF_Msk 21840,1742274
#define I3C_CEVR_CWKPF 21841,1742378
#define I3C_CEVR_CGETF_Pos 21842,1742490
#define I3C_CEVR_CGETF_Msk 21843,1742541
#define I3C_CEVR_CGETF 21844,1742645
#define I3C_CEVR_CSTAF_Pos 21845,1742771
#define I3C_CEVR_CSTAF_Msk 21846,1742822
#define I3C_CEVR_CSTAF 21847,1742926
#define I3C_CEVR_CDAUPDF_Pos 21848,1743041
#define I3C_CEVR_CDAUPDF_Msk 21849,1743092
#define I3C_CEVR_CDAUPDF 21850,1743196
#define I3C_CEVR_CMWLUPDF_Pos 21851,1743323
#define I3C_CEVR_CMWLUPDF_Msk 21852,1743374
#define I3C_CEVR_CMWLUPDF 21853,1743478
#define I3C_CEVR_CMRLUPDF_Pos 21854,1743606
#define I3C_CEVR_CMRLUPDF_Msk 21855,1743657
#define I3C_CEVR_CMRLUPDF 21856,1743761
#define I3C_CEVR_CRSTF_Pos 21857,1743888
#define I3C_CEVR_CRSTF_Msk 21858,1743939
#define I3C_CEVR_CRSTF 21859,1744043
#define I3C_CEVR_CASUPDF_Pos 21860,1744178
#define I3C_CEVR_CASUPDF_Msk 21861,1744229
#define I3C_CEVR_CASUPDF 21862,1744333
#define I3C_CEVR_CINTUPDF_Pos 21863,1744452
#define I3C_CEVR_CINTUPDF_Msk 21864,1744503
#define I3C_CEVR_CINTUPDF 21865,1744607
#define I3C_CEVR_CDEFF_Pos 21866,1744728
#define I3C_CEVR_CDEFF_Msk 21867,1744779
#define I3C_CEVR_CDEFF 21868,1744883
#define I3C_CEVR_CGRPF_Pos 21869,1745020
#define I3C_CEVR_CGRPF_Msk 21870,1745071
#define I3C_CEVR_CGRPF 21871,1745175
#define I3C_DEVR0_DAVAL_Pos 21874,1745404
#define I3C_DEVR0_DAVAL_Msk 21875,1745454
#define I3C_DEVR0_DAVAL 21876,1745558
#define I3C_DEVR0_DA_Pos 21877,1745676
#define I3C_DEVR0_DA_Msk 21878,1745726
#define I3C_DEVR0_DA 21879,1745830
#define I3C_DEVR0_IBIEN_Pos 21880,1745949
#define I3C_DEVR0_IBIEN_Msk 21881,1746000
#define I3C_DEVR0_IBIEN 21882,1746104
#define I3C_DEVR0_CREN_Pos 21883,1746208
#define I3C_DEVR0_CREN_Msk 21884,1746259
#define I3C_DEVR0_CREN 21885,1746363
#define I3C_DEVR0_HJEN_Pos 21886,1746479
#define I3C_DEVR0_HJEN_Msk 21887,1746530
#define I3C_DEVR0_HJEN 21888,1746634
#define I3C_DEVR0_AS_Pos 21889,1746743
#define I3C_DEVR0_AS_Msk 21890,1746794
#define I3C_DEVR0_AS 21891,1746898
#define I3C_DEVR0_AS_0 21892,1747040
#define I3C_DEVR0_AS_1 21893,1747144
#define I3C_DEVR0_RSTACT_Pos 21894,1747248
#define I3C_DEVR0_RSTACT_Msk 21895,1747299
#define I3C_DEVR0_RSTACT 21896,1747404
#define I3C_DEVR0_RSTACT_0 21897,1747545
#define I3C_DEVR0_RSTACT_1 21898,1747649
#define I3C_DEVR0_RSTVAL_Pos 21899,1747753
#define I3C_DEVR0_RSTVAL_Msk 21900,1747804
#define I3C_DEVR0_RSTVAL 21901,1747908
#define I3C_DEVRX_DA_Pos 21904,1748104
#define I3C_DEVRX_DA_Msk 21905,1748154
#define I3C_DEVRX_DA 21906,1748258
#define I3C_DEVRX_IBIACK_Pos 21907,1748376
#define I3C_DEVRX_IBIACK_Msk 21908,1748427
#define I3C_DEVRX_IBIACK 21909,1748531
#define I3C_DEVRX_CRACK_Pos 21910,1748654
#define I3C_DEVRX_CRACK_Msk 21911,1748705
#define I3C_DEVRX_CRACK 21912,1748809
#define I3C_DEVRX_IBIDEN_Pos 21913,1748944
#define I3C_DEVRX_IBIDEN_Msk 21914,1748995
#define I3C_DEVRX_IBIDEN 21915,1749099
#define I3C_DEVRX_SUSP_Pos 21916,1749219
#define I3C_DEVRX_SUSP_Msk 21917,1749270
#define I3C_DEVRX_SUSP 21918,1749374
#define I3C_DEVRX_DIS_Pos 21919,1749486
#define I3C_DEVRX_DIS_Msk 21920,1749537
#define I3C_DEVRX_DIS 21921,1749641
#define I3C_MAXRLR_MRL_Pos 21924,1749842
#define I3C_MAXRLR_MRL_Msk 21925,1749892
#define I3C_MAXRLR_MRL 21926,1749996
#define I3C_MAXRLR_IBIP_Pos 21927,1750109
#define I3C_MAXRLR_IBIP_Msk 21928,1750160
#define I3C_MAXRLR_IBIP 21929,1750264
#define I3C_MAXRLR_IBIP_0 21930,1750374
#define I3C_MAXRLR_IBIP_1 21931,1750478
#define I3C_MAXRLR_IBIP_2 21932,1750582
#define I3C_MAXWLR_MWL_Pos 21935,1750770
#define I3C_MAXWLR_MWL_Msk 21936,1750820
#define I3C_MAXWLR_MWL 21937,1750924
#define I3C_TIMINGR0_SCLL_PP_Pos 21940,1751122
#define I3C_TIMINGR0_SCLL_PP_Msk 21941,1751172
#define I3C_TIMINGR0_SCLL_PP 21942,1751276
#define I3C_TIMINGR0_SCLH_I3C_Pos 21943,1751414
#define I3C_TIMINGR0_SCLH_I3C_Msk 21944,1751464
#define I3C_TIMINGR0_SCLH_I3C 21945,1751568
#define I3C_TIMINGR0_SCLL_OD_Pos 21946,1751722
#define I3C_TIMINGR0_SCLL_OD_Msk 21947,1751773
#define I3C_TIMINGR0_SCLL_OD 21948,1751877
#define I3C_TIMINGR0_SCLH_I2C_Pos 21949,1752034
#define I3C_TIMINGR0_SCLH_I2C_Msk 21950,1752085
#define I3C_TIMINGR0_SCLH_I2C 21951,1752189
#define I3C_TIMINGR1_AVAL_Pos 21954,1752404
#define I3C_TIMINGR1_AVAL_Msk 21955,1752454
#define I3C_TIMINGR1_AVAL 21956,1752558
#define I3C_TIMINGR1_ASNCR_Pos 21957,1752698
#define I3C_TIMINGR1_ASNCR_Msk 21958,1752748
#define I3C_TIMINGR1_ASNCR 21959,1752852
#define I3C_TIMINGR1_ASNCR_0 21960,1752982
#define I3C_TIMINGR1_ASNCR_1 21961,1753086
#define I3C_TIMINGR1_FREE_Pos 21962,1753190
#define I3C_TIMINGR1_FREE_Msk 21963,1753241
#define I3C_TIMINGR1_FREE 21964,1753345
#define I3C_TIMINGR1_SDA_HD_Pos 21965,1753472
#define I3C_TIMINGR1_SDA_HD_Msk 21966,1753523
#define I3C_TIMINGR1_SDA_HD 21967,1753627
#define I3C_TIMINGR2_STALLT_Pos 21970,1753822
#define I3C_TIMINGR2_STALLT_Msk 21971,1753872
#define I3C_TIMINGR2_STALLT 21972,1753976
#define I3C_TIMINGR2_STALLD_Pos 21973,1754084
#define I3C_TIMINGR2_STALLD_Msk 21974,1754134
#define I3C_TIMINGR2_STALLD 21975,1754238
#define I3C_TIMINGR2_STALLC_Pos 21976,1754362
#define I3C_TIMINGR2_STALLC_Msk 21977,1754412
#define I3C_TIMINGR2_STALLC 21978,1754516
#define I3C_TIMINGR2_STALLA_Pos 21979,1754638
#define I3C_TIMINGR2_STALLA_Msk 21980,1754688
#define I3C_TIMINGR2_STALLA 21981,1754792
#define I3C_TIMINGR2_STALL_Pos 21982,1754902
#define I3C_TIMINGR2_STALL_Msk 21983,1754952
#define I3C_TIMINGR2_STALL 21984,1755056
#define I3C_BCR_BCR_Pos 21987,1755259
#define I3C_BCR_BCR_Msk 21988,1755309
#define I3C_BCR_BCR 21989,1755413
#define I3C_BCR_BCR0_Pos 21990,1755526
#define I3C_BCR_BCR0_Msk 21991,1755576
#define I3C_BCR_BCR0 21992,1755680
#define I3C_BCR_BCR1_Pos 21993,1755799
#define I3C_BCR_BCR1_Msk 21994,1755849
#define I3C_BCR_BCR1 21995,1755953
#define I3C_BCR_BCR2_Pos 21996,1756066
#define I3C_BCR_BCR2_Msk 21997,1756116
#define I3C_BCR_BCR2 21998,1756220
#define I3C_BCR_BCR3_Pos 21999,1756356
#define I3C_BCR_BCR3_Msk 22000,1756406
#define I3C_BCR_BCR3 22001,1756510
#define I3C_BCR_BCR4_Pos 22002,1756619
#define I3C_BCR_BCR4_Msk 22003,1756669
#define I3C_BCR_BCR4 22004,1756773
#define I3C_BCR_BCR5_Pos 22005,1756889
#define I3C_BCR_BCR5_Msk 22006,1756939
#define I3C_BCR_BCR5 22007,1757043
#define I3C_BCR_BCR6_Pos 22008,1757158
#define I3C_BCR_BCR6_Msk 22009,1757208
#define I3C_BCR_BCR6 22010,1757312
#define I3C_DCR_DCR_Pos 22013,1757542
#define I3C_DCR_DCR_Msk 22014,1757592
#define I3C_DCR_DCR 22015,1757696
#define I3C_GETCAPR_CAPPEND_Pos 22018,1757897
#define I3C_GETCAPR_CAPPEND_Msk 22019,1757948
#define I3C_GETCAPR_CAPPEND 22020,1758052
#define I3C_CRCAPR_CAPDHOFF_Pos 22023,1758266
#define I3C_CRCAPR_CAPDHOFF_Msk 22024,1758316
#define I3C_CRCAPR_CAPDHOFF 22025,1758420
#define I3C_CRCAPR_CAPGRP_Pos 22026,1758544
#define I3C_CRCAPR_CAPGRP_Msk 22027,1758594
#define I3C_CRCAPR_CAPGRP 22028,1758698
#define I3C_GETMXDSR_HOFFAS_Pos 22031,1758907
#define I3C_GETMXDSR_HOFFAS_Msk 22032,1758957
#define I3C_GETMXDSR_HOFFAS 22033,1759061
#define I3C_GETMXDSR_HOFFAS_0 22034,1759177
#define I3C_GETMXDSR_HOFFAS_1 22035,1759281
#define I3C_GETMXDSR_FMT_Pos 22036,1759385
#define I3C_GETMXDSR_FMT_Msk 22037,1759435
#define I3C_GETMXDSR_FMT 22038,1759539
#define I3C_GETMXDSR_FMT_0 22039,1759672
#define I3C_GETMXDSR_FMT_1 22040,1759776
#define I3C_GETMXDSR_RDTURN_Pos 22041,1759880
#define I3C_GETMXDSR_RDTURN_Msk 22042,1759931
#define I3C_GETMXDSR_RDTURN 22043,1760035
#define I3C_GETMXDSR_TSCO_Pos 22044,1760161
#define I3C_GETMXDSR_TSCO_Msk 22045,1760212
#define I3C_GETMXDSR_TSCO 22046,1760316
#define I3C_EPIDR_MIPIID_Pos 22049,1760523
#define I3C_EPIDR_MIPIID_Msk 22050,1760574
#define I3C_EPIDR_MIPIID 22051,1760678
#define I3C_EPIDR_IDTSEL_Pos 22052,1760788
#define I3C_EPIDR_IDTSEL_Msk 22053,1760839
#define I3C_EPIDR_IDTSEL 22054,1760943
#define I3C_EPIDR_MIPIMID_Pos 22055,1761053
#define I3C_EPIDR_MIPIMID_Msk 22056,1761104
#define I3C_EPIDR_MIPIMID 22057,1761208
#define IWDG_KR_KEY_Pos 22065,1761816
#define IWDG_KR_KEY_Msk 22066,1761866
#define IWDG_KR_KEY 22067,1761970
#define IWDG_PR_PR_Pos 22070,1762182
#define IWDG_PR_PR_Msk 22071,1762232
#define IWDG_PR_PR 22072,1762336
#define IWDG_PR_PR_0 22073,1762464
#define IWDG_PR_PR_1 22074,1762568
#define IWDG_PR_PR_2 22075,1762672
#define IWDG_PR_PR_3 22076,1762776
#define IWDG_RLR_RL_Pos 22079,1762964
#define IWDG_RLR_RL_Msk 22080,1763014
#define IWDG_RLR_RL 22081,1763118
#define IWDG_SR_PVU_Pos 22084,1763331
#define IWDG_SR_PVU_Msk 22085,1763381
#define IWDG_SR_PVU 22086,1763485
#define IWDG_SR_RVU_Pos 22087,1763610
#define IWDG_SR_RVU_Msk 22088,1763660
#define IWDG_SR_RVU 22089,1763764
#define IWDG_SR_WVU_Pos 22090,1763894
#define IWDG_SR_WVU_Msk 22091,1763944
#define IWDG_SR_WVU 22092,1764048
#define IWDG_SR_EWU_Pos 22093,1764178
#define IWDG_SR_EWU_Msk 22094,1764228
#define IWDG_SR_EWU 22095,1764332
#define IWDG_SR_ONF_Pos 22096,1764468
#define IWDG_SR_ONF_Msk 22097,1764518
#define IWDG_SR_ONF 22098,1764622
#define IWDG_SR_EWIF_Pos 22099,1764742
#define IWDG_SR_EWIF_Msk 22100,1764793
#define IWDG_SR_EWIF 22101,1764897
#define IWDG_WINR_WIN_Pos 22104,1765104
#define IWDG_WINR_WIN_Msk 22105,1765154
#define IWDG_WINR_WIN 22106,1765258
#define IWDG_EWCR_EWIT_Pos 22109,1765465
#define IWDG_EWCR_EWIT_Msk 22110,1765515
#define IWDG_EWCR_EWIT 22111,1765619
#define IWDG_EWCR_EWIC_Pos 22112,1765751
#define IWDG_EWCR_EWIC_Msk 22113,1765802
#define IWDG_EWCR_EWIC 22114,1765906
#define IWDG_EWCR_EWIE_Pos 22115,1766038
#define IWDG_EWCR_EWIE_Msk 22116,1766089
#define IWDG_EWCR_EWIE 22117,1766193
#define SPI_CR1_SPE_Pos 22126,1766821
#define SPI_CR1_SPE_Msk 22127,1766871
#define SPI_CR1_SPE 22128,1766975
#define SPI_CR1_MASRX_Pos 22129,1767092
#define SPI_CR1_MASRX_Msk 22130,1767142
#define SPI_CR1_MASRX 22131,1767246
#define SPI_CR1_CSTART_Pos 22132,1767376
#define SPI_CR1_CSTART_Msk 22133,1767426
#define SPI_CR1_CSTART 22134,1767530
#define SPI_CR1_CSUSP_Pos 22135,1767645
#define SPI_CR1_CSUSP_Msk 22136,1767696
#define SPI_CR1_CSUSP 22137,1767800
#define SPI_CR1_HDDIR_Pos 22138,1767915
#define SPI_CR1_HDDIR_Msk 22139,1767966
#define SPI_CR1_HDDIR 22140,1768070
#define SPI_CR1_SSI_Pos 22141,1768198
#define SPI_CR1_SSI_Msk 22142,1768249
#define SPI_CR1_SSI 22143,1768353
#define SPI_CR1_CRC33_17_Pos 22144,1768476
#define SPI_CR1_CRC33_17_Msk 22145,1768527
#define SPI_CR1_CRC33_17 22146,1768631
#define SPI_CR1_RCRCINI_Pos 22147,1768759
#define SPI_CR1_RCRCINI_Msk 22148,1768810
#define SPI_CR1_RCRCINI 22149,1768914
#define SPI_CR1_TCRCINI_Pos 22150,1769044
#define SPI_CR1_TCRCINI_Msk 22151,1769095
#define SPI_CR1_TCRCINI 22152,1769199
#define SPI_CR1_IOLOCK_Pos 22153,1769332
#define SPI_CR1_IOLOCK_Msk 22154,1769383
#define SPI_CR1_IOLOCK 22155,1769487
#define SPI_CR2_TSIZE_Pos 22158,1769710
#define SPI_CR2_TSIZE_Msk 22159,1769760
#define SPI_CR2_TSIZE 22160,1769864
#define SPI_CFG1_DSIZE_Pos 22163,1770076
#define SPI_CFG1_DSIZE_Msk 22164,1770126
#define SPI_CFG1_DSIZE 22165,1770230
#define SPI_CFG1_DSIZE_0 22166,1770371
#define SPI_CFG1_DSIZE_1 22167,1770475
#define SPI_CFG1_DSIZE_2 22168,1770579
#define SPI_CFG1_DSIZE_3 22169,1770683
#define SPI_CFG1_DSIZE_4 22170,1770787
#define SPI_CFG1_FTHLV_Pos 22171,1770891
#define SPI_CFG1_FTHLV_Msk 22172,1770941
#define SPI_CFG1_FTHLV 22173,1771045
#define SPI_CFG1_FTHLV_0 22174,1771170
#define SPI_CFG1_FTHLV_1 22175,1771274
#define SPI_CFG1_FTHLV_2 22176,1771378
#define SPI_CFG1_FTHLV_3 22177,1771482
#define SPI_CFG1_UDRCFG_Pos 22178,1771586
#define SPI_CFG1_UDRCFG_Msk 22179,1771636
#define SPI_CFG1_UDRCFG 22180,1771740
#define SPI_CFG1_RXDMAEN_Pos 22181,1771874
#define SPI_CFG1_RXDMAEN_Msk 22182,1771925
#define SPI_CFG1_RXDMAEN 22183,1772029
#define SPI_CFG1_TXDMAEN_Pos 22184,1772142
#define SPI_CFG1_TXDMAEN_Msk 22185,1772193
#define SPI_CFG1_TXDMAEN 22186,1772297
#define SPI_CFG1_CRCSIZE_Pos 22187,1772410
#define SPI_CFG1_CRCSIZE_Msk 22188,1772461
#define SPI_CFG1_CRCSIZE 22189,1772565
#define SPI_CFG1_CRCSIZE_0 22190,1772692
#define SPI_CFG1_CRCSIZE_1 22191,1772796
#define SPI_CFG1_CRCSIZE_2 22192,1772900
#define SPI_CFG1_CRCSIZE_3 22193,1773004
#define SPI_CFG1_CRCSIZE_4 22194,1773108
#define SPI_CFG1_CRCEN_Pos 22195,1773212
#define SPI_CFG1_CRCEN_Msk 22196,1773263
#define SPI_CFG1_CRCEN 22197,1773367
#define SPI_CFG1_MBR_Pos 22198,1773491
#define SPI_CFG1_MBR_Msk 22199,1773542
#define SPI_CFG1_MBR 22200,1773646
#define SPI_CFG1_MBR_0 22201,1773755
#define SPI_CFG1_MBR_1 22202,1773859
#define SPI_CFG1_MBR_2 22203,1773963
#define SPI_CFG1_BPASS_Pos 22204,1774067
#define SPI_CFG1_BPASS_Msk 22205,1774118
#define SPI_CFG1_BPASS 22206,1774222
#define SPI_CFG2_MSSI_Pos 22209,1774423
#define SPI_CFG2_MSSI_Msk 22210,1774473
#define SPI_CFG2_MSSI 22211,1774577
#define SPI_CFG2_MSSI_0 22212,1774688
#define SPI_CFG2_MSSI_1 22213,1774792
#define SPI_CFG2_MSSI_2 22214,1774896
#define SPI_CFG2_MSSI_3 22215,1775000
#define SPI_CFG2_MIDI_Pos 22216,1775104
#define SPI_CFG2_MIDI_Msk 22217,1775154
#define SPI_CFG2_MIDI 22218,1775258
#define SPI_CFG2_MIDI_0 22219,1775377
#define SPI_CFG2_MIDI_1 22220,1775481
#define SPI_CFG2_MIDI_2 22221,1775585
#define SPI_CFG2_MIDI_3 22222,1775689
#define SPI_CFG2_RDIOM_Pos 22223,1775793
#define SPI_CFG2_RDIOM_Msk 22224,1775844
#define SPI_CFG2_RDIOM 22225,1775948
#define SPI_CFG2_RDIOP_Pos 22226,1776075
#define SPI_CFG2_RDIOP_Msk 22227,1776126
#define SPI_CFG2_RDIOP 22228,1776230
#define SPI_CFG2_IOSWP_Pos 22229,1776355
#define SPI_CFG2_IOSWP_Msk 22230,1776406
#define SPI_CFG2_IOSWP 22231,1776510
#define SPI_CFG2_COMM_Pos 22232,1776643
#define SPI_CFG2_COMM_Msk 22233,1776694
#define SPI_CFG2_COMM 22234,1776798
#define SPI_CFG2_COMM_0 22235,1776924
#define SPI_CFG2_COMM_1 22236,1777028
#define SPI_CFG2_SP_Pos 22237,1777132
#define SPI_CFG2_SP_Msk 22238,1777183
#define SPI_CFG2_SP 22239,1777287
#define SPI_CFG2_SP_0 22240,1777404
#define SPI_CFG2_SP_1 22241,1777508
#define SPI_CFG2_SP_2 22242,1777612
#define SPI_CFG2_MASTER_Pos 22243,1777716
#define SPI_CFG2_MASTER_Msk 22244,1777767
#define SPI_CFG2_MASTER 22245,1777871
#define SPI_CFG2_LSBFRST_Pos 22246,1777974
#define SPI_CFG2_LSBFRST_Msk 22247,1778025
#define SPI_CFG2_LSBFRST 22248,1778129
#define SPI_CFG2_CPHA_Pos 22249,1778239
#define SPI_CFG2_CPHA_Msk 22250,1778290
#define SPI_CFG2_CPHA 22251,1778394
#define SPI_CFG2_CPOL_Pos 22252,1778498
#define SPI_CFG2_CPOL_Msk 22253,1778549
#define SPI_CFG2_CPOL 22254,1778653
#define SPI_CFG2_SSM_Pos 22255,1778760
#define SPI_CFG2_SSM_Msk 22256,1778811
#define SPI_CFG2_SSM 22257,1778915
#define SPI_CFG2_SSIOP_Pos 22258,1779033
#define SPI_CFG2_SSIOP_Msk 22259,1779084
#define SPI_CFG2_SSIOP 22260,1779188
#define SPI_CFG2_SSOE_Pos 22261,1779305
#define SPI_CFG2_SSOE_Msk 22262,1779356
#define SPI_CFG2_SSOE 22263,1779460
#define SPI_CFG2_SSOM_Pos 22264,1779569
#define SPI_CFG2_SSOM_Msk 22265,1779620
#define SPI_CFG2_SSOM 22266,1779724
#define SPI_CFG2_AFCNTR_Pos 22267,1779852
#define SPI_CFG2_AFCNTR_Msk 22268,1779903
#define SPI_CFG2_AFCNTR 22269,1780007
#define SPI_IER_RXPIE_Pos 22272,1780216
#define SPI_IER_RXPIE_Msk 22273,1780266
#define SPI_IER_RXPIE 22274,1780370
#define SPI_IER_TXPIE_Pos 22275,1780483
#define SPI_IER_TXPIE_Msk 22276,1780533
#define SPI_IER_TXPIE 22277,1780637
#define SPI_IER_DXPIE_Pos 22278,1780750
#define SPI_IER_DXPIE_Msk 22279,1780800
#define SPI_IER_DXPIE 22280,1780904
#define SPI_IER_EOTIE_Pos 22281,1781017
#define SPI_IER_EOTIE_Msk 22282,1781067
#define SPI_IER_EOTIE 22283,1781171
#define SPI_IER_TXTFIE_Pos 22284,1781293
#define SPI_IER_TXTFIE_Msk 22285,1781343
#define SPI_IER_TXTFIE 22286,1781447
#define SPI_IER_UDRIE_Pos 22287,1781561
#define SPI_IER_UDRIE_Msk 22288,1781611
#define SPI_IER_UDRIE 22289,1781715
#define SPI_IER_OVRIE_Pos 22290,1781828
#define SPI_IER_OVRIE_Msk 22291,1781878
#define SPI_IER_OVRIE 22292,1781982
#define SPI_IER_CRCEIE_Pos 22293,1782095
#define SPI_IER_CRCEIE_Msk 22294,1782145
#define SPI_IER_CRCEIE 22295,1782249
#define SPI_IER_TIFREIE_Pos 22296,1782363
#define SPI_IER_TIFREIE_Msk 22297,1782413
#define SPI_IER_TIFREIE 22298,1782517
#define SPI_IER_MODFIE_Pos 22299,1782641
#define SPI_IER_MODFIE_Msk 22300,1782691
#define SPI_IER_MODFIE 22301,1782795
#define SPI_SR_RXP_Pos 22304,1782992
#define SPI_SR_RXP_Msk 22305,1783042
#define SPI_SR_RXP 22306,1783146
#define SPI_SR_TXP_Pos 22307,1783258
#define SPI_SR_TXP_Msk 22308,1783308
#define SPI_SR_TXP 22309,1783412
#define SPI_SR_DXP_Pos 22310,1783530
#define SPI_SR_DXP_Msk 22311,1783580
#define SPI_SR_DXP 22312,1783684
#define SPI_SR_EOT_Pos 22313,1783800
#define SPI_SR_EOT_Msk 22314,1783850
#define SPI_SR_EOT 22315,1783954
#define SPI_SR_TXTF_Pos 22316,1784070
#define SPI_SR_TXTF_Msk 22317,1784120
#define SPI_SR_TXTF 22318,1784224
#define SPI_SR_UDR_Pos 22319,1784345
#define SPI_SR_UDR_Msk 22320,1784395
#define SPI_SR_UDR 22321,1784499
#define SPI_SR_OVR_Pos 22322,1784617
#define SPI_SR_OVR_Msk 22323,1784667
#define SPI_SR_OVR 22324,1784771
#define SPI_SR_CRCE_Pos 22325,1784883
#define SPI_SR_CRCE_Msk 22326,1784933
#define SPI_SR_CRCE 22327,1785037
#define SPI_SR_TIFRE_Pos 22328,1785148
#define SPI_SR_TIFRE_Msk 22329,1785198
#define SPI_SR_TIFRE 22330,1785302
#define SPI_SR_MODF_Pos 22331,1785425
#define SPI_SR_MODF_Msk 22332,1785475
#define SPI_SR_MODF 22333,1785579
#define SPI_SR_SUSP_Pos 22334,1785691
#define SPI_SR_SUSP_Msk 22335,1785742
#define SPI_SR_SUSP 22336,1785846
#define SPI_SR_TXC_Pos 22337,1785962
#define SPI_SR_TXC_Msk 22338,1786013
#define SPI_SR_TXC 22339,1786117
#define SPI_SR_RXPLVL_Pos 22340,1786238
#define SPI_SR_RXPLVL_Msk 22341,1786289
#define SPI_SR_RXPLVL 22342,1786393
#define SPI_SR_RXPLVL_0 22343,1786506
#define SPI_SR_RXPLVL_1 22344,1786610
#define SPI_SR_RXWNE_Pos 22345,1786714
#define SPI_SR_RXWNE_Msk 22346,1786765
#define SPI_SR_RXWNE 22347,1786869
#define SPI_SR_CTSIZE_Pos 22348,1786984
#define SPI_SR_CTSIZE_Msk 22349,1787035
#define SPI_SR_CTSIZE 22350,1787139
#define SPI_IFCR_EOTC_Pos 22353,1787357
#define SPI_IFCR_EOTC_Msk 22354,1787407
#define SPI_IFCR_EOTC 22355,1787511
#define SPI_IFCR_TXTFC_Pos 22356,1787630
#define SPI_IFCR_TXTFC_Msk 22357,1787680
#define SPI_IFCR_TXTFC 22358,1787784
#define SPI_IFCR_UDRC_Pos 22359,1787916
#define SPI_IFCR_UDRC_Msk 22360,1787966
#define SPI_IFCR_UDRC 22361,1788070
#define SPI_IFCR_OVRC_Pos 22362,1788182
#define SPI_IFCR_OVRC_Msk 22363,1788232
#define SPI_IFCR_OVRC 22364,1788336
#define SPI_IFCR_CRCEC_Pos 22365,1788447
#define SPI_IFCR_CRCEC_Msk 22366,1788497
#define SPI_IFCR_CRCEC 22367,1788601
#define SPI_IFCR_TIFREC_Pos 22368,1788714
#define SPI_IFCR_TIFREC_Msk 22369,1788764
#define SPI_IFCR_TIFREC 22370,1788868
#define SPI_IFCR_MODFC_Pos 22371,1788993
#define SPI_IFCR_MODFC_Msk 22372,1789043
#define SPI_IFCR_MODFC 22373,1789147
#define SPI_IFCR_SUSPC_Pos 22374,1789261
#define SPI_IFCR_SUSPC_Msk 22375,1789312
#define SPI_IFCR_SUSPC 22376,1789416
#define SPI_TXDR_TXDR_Pos 22379,1789612
#define SPI_TXDR_TXDR_Msk 22380,1789662
#define SPI_TXDR_TXDR 22381,1789766
#define SPI_RXDR_RXDR_Pos 22384,1789966
#define SPI_RXDR_RXDR_Msk 22385,1790016
#define SPI_RXDR_RXDR 22386,1790120
#define SPI_CRCPOLY_CRCPOLY_Pos 22389,1790322
#define SPI_CRCPOLY_CRCPOLY_Msk 22390,1790372
#define SPI_CRCPOLY_CRCPOLY 22391,1790478
#define SPI_TXCRC_TXCRC_Pos 22394,1790682
#define SPI_TXCRC_TXCRC_Msk 22395,1790732
#define SPI_TXCRC_TXCRC 22396,1790836
#define SPI_RXCRC_RXCRC_Pos 22399,1791042
#define SPI_RXCRC_RXCRC_Msk 22400,1791092
#define SPI_RXCRC_RXCRC 22401,1791196
#define SPI_UDRDR_UDRDR_Pos 22404,1791399
#define SPI_UDRDR_UDRDR_Msk 22405,1791449
#define SPI_UDRDR_UDRDR 22406,1791553
#define SPI_I2SCFGR_I2SMOD_Pos 22409,1791762
#define SPI_I2SCFGR_I2SMOD_Msk 22410,1791804
#define SPI_I2SCFGR_I2SMOD 22411,1791903
#define SPI_I2SCFGR_I2SCFG_Pos 22412,1792009
#define SPI_I2SCFGR_I2SCFG_Msk 22413,1792051
#define SPI_I2SCFGR_I2SCFG 22414,1792150
#define SPI_I2SCFGR_I2SCFG_0 22415,1792287
#define SPI_I2SCFGR_I2SCFG_1 22416,1792387
#define SPI_I2SCFGR_I2SCFG_2 22417,1792487
#define SPI_I2SCFGR_I2SSTD_Pos 22418,1792587
#define SPI_I2SCFGR_I2SSTD_Msk 22419,1792629
#define SPI_I2SCFGR_I2SSTD 22420,1792728
#define SPI_I2SCFGR_I2SSTD_0 22421,1792865
#define SPI_I2SCFGR_I2SSTD_1 22422,1792965
#define SPI_I2SCFGR_PCMSYNC_Pos 22423,1793065
#define SPI_I2SCFGR_PCMSYNC_Msk 22424,1793107
#define SPI_I2SCFGR_PCMSYNC 22425,1793206
#define SPI_I2SCFGR_DATLEN_Pos 22426,1793343
#define SPI_I2SCFGR_DATLEN_Msk 22427,1793385
#define SPI_I2SCFGR_DATLEN 22428,1793484
#define SPI_I2SCFGR_DATLEN_0 22429,1793621
#define SPI_I2SCFGR_DATLEN_1 22430,1793721
#define SPI_I2SCFGR_CHLEN_Pos 22431,1793821
#define SPI_I2SCFGR_CHLEN_Msk 22432,1793864
#define SPI_I2SCFGR_CHLEN 22433,1793963
#define SPI_I2SCFGR_CKPOL_Pos 22434,1794100
#define SPI_I2SCFGR_CKPOL_Msk 22435,1794143
#define SPI_I2SCFGR_CKPOL 22436,1794242
#define SPI_I2SCFGR_FIXCH_Pos 22437,1794379
#define SPI_I2SCFGR_FIXCH_Msk 22438,1794422
#define SPI_I2SCFGR_FIXCH 22439,1794521
#define SPI_I2SCFGR_WSINV_Pos 22440,1794658
#define SPI_I2SCFGR_WSINV_Msk 22441,1794701
#define SPI_I2SCFGR_WSINV 22442,1794800
#define SPI_I2SCFGR_DATFMT_Pos 22443,1794937
#define SPI_I2SCFGR_DATFMT_Msk 22444,1794980
#define SPI_I2SCFGR_DATFMT 22445,1795079
#define SPI_I2SCFGR_I2SDIV_Pos 22446,1795216
#define SPI_I2SCFGR_I2SDIV_Msk 22447,1795259
#define SPI_I2SCFGR_I2SDIV 22448,1795358
#define SPI_I2SCFGR_ODD_Pos 22449,1795466
#define SPI_I2SCFGR_ODD_Msk 22450,1795509
#define SPI_I2SCFGR_ODD 22451,1795608
#define SPI_I2SCFGR_MCKOE_Pos 22452,1795724
#define SPI_I2SCFGR_MCKOE_Msk 22453,1795767
#define SPI_I2SCFGR_MCKOE 22454,1795866
#define VREFBUF_CSR_ENVR_Pos 22462,1796474
#define VREFBUF_CSR_ENVR_Msk 22463,1796512
#define VREFBUF_CSR_ENVR 22464,1796616
#define VREFBUF_CSR_HIZ_Pos 22465,1796740
#define VREFBUF_CSR_HIZ_Msk 22466,1796778
#define VREFBUF_CSR_HIZ 22467,1796882
#define VREFBUF_CSR_VRR_Pos 22468,1797006
#define VREFBUF_CSR_VRR_Msk 22469,1797044
#define VREFBUF_CSR_VRR 22470,1797148
#define VREFBUF_CSR_VRS_Pos 22471,1797272
#define VREFBUF_CSR_VRS_Msk 22472,1797310
#define VREFBUF_CSR_VRS 22473,1797414
#define VREFBUF_CSR_VRS_0 22474,1797538
#define VREFBUF_CSR_VRS_1 22475,1797642
#define VREFBUF_CSR_VRS_2 22476,1797746
#define VREFBUF_CCR_TRIM_Pos 22479,1797936
#define VREFBUF_CCR_TRIM_Msk 22480,1797986
#define VREFBUF_CCR_TRIM 22481,1798090
#define WWDG_CR_T_Pos 22490,1798710
#define WWDG_CR_T_Msk 22491,1798760
#define WWDG_CR_T 22492,1798864
#define WWDG_CR_T_0 22493,1798997
#define WWDG_CR_T_1 22494,1799101
#define WWDG_CR_T_2 22495,1799205
#define WWDG_CR_T_3 22496,1799309
#define WWDG_CR_T_4 22497,1799413
#define WWDG_CR_T_5 22498,1799517
#define WWDG_CR_T_6 22499,1799621
#define WWDG_CR_WDGA_Pos 22500,1799725
#define WWDG_CR_WDGA_Msk 22501,1799775
#define WWDG_CR_WDGA 22502,1799879
#define WWDG_CFR_W_Pos 22505,1800070
#define WWDG_CFR_W_Msk 22506,1800120
#define WWDG_CFR_W 22507,1800224
#define WWDG_CFR_W_0 22508,1800349
#define WWDG_CFR_W_1 22509,1800453
#define WWDG_CFR_W_2 22510,1800557
#define WWDG_CFR_W_3 22511,1800661
#define WWDG_CFR_W_4 22512,1800765
#define WWDG_CFR_W_5 22513,1800869
#define WWDG_CFR_W_6 22514,1800973
#define WWDG_CFR_EWI_Pos 22515,1801077
#define WWDG_CFR_EWI_Msk 22516,1801127
#define WWDG_CFR_EWI 22517,1801231
#define WWDG_CFR_WDGTB_Pos 22518,1801346
#define WWDG_CFR_WDGTB_Msk 22519,1801397
#define WWDG_CFR_WDGTB 22520,1801501
#define WWDG_CFR_WDGTB_0 22521,1801622
#define WWDG_CFR_WDGTB_1 22522,1801726
#define WWDG_CFR_WDGTB_2 22523,1801830
#define WWDG_SR_EWIF_Pos 22526,1802018
#define WWDG_SR_EWIF_Msk 22527,1802068
#define WWDG_SR_EWIF 22528,1802172
#define USB_CNTR_HOST_Pos 22538,1802794
#define USB_CNTR_HOST_Msk 22539,1802841
#define USB_CNTR_HOST 22540,1802933
#define USB_CNTR_THR512M_Pos 22541,1803025
#define USB_CNTR_THR512M_Msk 22542,1803072
#define USB_CNTR_THR512M 22543,1803165
#define USB_CNTR_CTRM_Pos 22544,1803280
#define USB_CNTR_CTRM_Msk 22545,1803327
#define USB_CNTR_CTRM 22546,1803419
#define USB_CNTR_PMAOVRM_Pos 22547,1803522
#define USB_CNTR_PMAOVRM_Msk 22548,1803569
#define USB_CNTR_PMAOVRM 22549,1803661
#define USB_CNTR_ERRM_Pos 22550,1803765
#define USB_CNTR_ERRM_Msk 22551,1803812
#define USB_CNTR_ERRM 22552,1803904
#define USB_CNTR_WKUPM_Pos 22553,1803996
#define USB_CNTR_WKUPM_Msk 22554,1804043
#define USB_CNTR_WKUPM 22555,1804135
#define USB_CNTR_SUSPM_Pos 22556,1804229
#define USB_CNTR_SUSPM_Msk 22557,1804276
#define USB_CNTR_SUSPM 22558,1804368
#define USB_CNTR_RESETM_Pos 22559,1804462
#define USB_CNTR_RESETM_Msk 22560,1804509
#define USB_CNTR_RESETM 22561,1804601
#define USB_CNTR_DCON 22562,1804693
#define USB_CNTR_SOFM_Pos 22563,1804804
#define USB_CNTR_SOFM_Msk 22564,1804850
#define USB_CNTR_SOFM 22565,1804942
#define USB_CNTR_ESOFM_Pos 22566,1805043
#define USB_CNTR_ESOFM_Msk 22567,1805089
#define USB_CNTR_ESOFM 22568,1805181
#define USB_CNTR_L1REQM_Pos 22569,1805291
#define USB_CNTR_L1REQM_Msk 22570,1805337
#define USB_CNTR_L1REQM 22571,1805429
#define USB_CNTR_L1XACT_Pos 22572,1805546
#define USB_CNTR_L1XACT_Msk 22573,1805592
#define USB_CNTR_L1XACT 22574,1805684
#define USB_CNTR_L1RES_Pos 22575,1805802
#define USB_CNTR_L1RES_Msk 22576,1805848
#define USB_CNTR_L1RES 22577,1805940
#define USB_CNTR_L2RES_Pos 22578,1806063
#define USB_CNTR_L2RES_Msk 22579,1806109
#define USB_CNTR_L2RES 22580,1806201
#define USB_CNTR_SUSPEN_Pos 22581,1806320
#define USB_CNTR_SUSPEN_Msk 22582,1806366
#define USB_CNTR_SUSPEN 22583,1806458
#define USB_CNTR_SUSPRDY_Pos 22584,1806565
#define USB_CNTR_SUSPRDY_Msk 22585,1806611
#define USB_CNTR_SUSPRDY 22586,1806703
#define USB_CNTR_PDWN_Pos 22587,1806813
#define USB_CNTR_PDWN_Msk 22588,1806859
#define USB_CNTR_PDWN 22589,1806951
#define USB_CNTR_USBRST_Pos 22590,1807048
#define USB_CNTR_USBRST_Msk 22591,1807094
#define USB_CNTR_USBRST 22592,1807186
#define USB_ISTR_IDN_Pos 22595,1807370
#define USB_ISTR_IDN_Msk 22596,1807416
#define USB_ISTR_IDN 22597,1807508
#define USB_ISTR_DIR_Pos 22598,1807630
#define USB_ISTR_DIR_Msk 22599,1807676
#define USB_ISTR_DIR 22600,1807768
#define USB_ISTR_L1REQ_Pos 22601,1807895
#define USB_ISTR_L1REQ_Msk 22602,1807941
#define USB_ISTR_L1REQ 22603,1808033
#define USB_ISTR_ESOF_Pos 22604,1808140
#define USB_ISTR_ESOF_Msk 22605,1808186
#define USB_ISTR_ESOF 22606,1808278
#define USB_ISTR_SOF_Pos 22607,1808405
#define USB_ISTR_SOF_Msk 22608,1808451
#define USB_ISTR_SOF 22609,1808543
#define USB_ISTR_RESET_Pos 22610,1808661
#define USB_ISTR_RESET_Msk 22611,1808708
#define USB_ISTR_RESET 22612,1808800
#define USB_ISTR_DCON_Pos 22613,1808892
#define USB_ISTR_DCON_Msk 22614,1808939
#define USB_ISTR_DCON 22615,1809031
#define USB_ISTR_SUSP_Pos 22616,1809162
#define USB_ISTR_SUSP_Msk 22617,1809209
#define USB_ISTR_SUSP 22618,1809301
#define USB_ISTR_WKUP_Pos 22619,1809412
#define USB_ISTR_WKUP_Msk 22620,1809459
#define USB_ISTR_WKUP 22621,1809551
#define USB_ISTR_ERR_Pos 22622,1809662
#define USB_ISTR_ERR_Msk 22623,1809709
#define USB_ISTR_ERR 22624,1809801
#define USB_ISTR_PMAOVR_Pos 22625,1809910
#define USB_ISTR_PMAOVR_Msk 22626,1809957
#define USB_ISTR_PMAOVR 22627,1810049
#define USB_ISTR_CTR_Pos 22628,1810170
#define USB_ISTR_CTR_Msk 22629,1810217
#define USB_ISTR_CTR 22630,1810309
#define USB_ISTR_THR512_Pos 22631,1810429
#define USB_ISTR_THR512_Msk 22632,1810476
#define USB_ISTR_THR512 22633,1810568
#define USB_ISTR_DCON_STAT_Pos 22634,1810715
#define USB_ISTR_DCON_STAT_Msk 22635,1810762
#define USB_ISTR_DCON_STAT 22636,1810855
#define USB_ISTR_LS_DCONN_Pos 22637,1811012
#define USB_ISTR_LS_DCONN_Msk 22638,1811059
#define USB_ISTR_LS_DCONN 22639,1811151
#define USB_FNR_FN_Pos 22642,1811334
#define USB_FNR_FN_Msk 22643,1811380
#define USB_FNR_FN 22644,1811472
#define USB_FNR_LSOF_Pos 22645,1811571
#define USB_FNR_LSOF_Msk 22646,1811618
#define USB_FNR_LSOF 22647,1811710
#define USB_FNR_LCK_Pos 22648,1811806
#define USB_FNR_LCK_Msk 22649,1811853
#define USB_FNR_LCK 22650,1811945
#define USB_FNR_RXDM_Pos 22651,1812038
#define USB_FNR_RXDM_Msk 22652,1812085
#define USB_FNR_RXDM 22653,1812177
#define USB_FNR_RXDP_Pos 22654,1812286
#define USB_FNR_RXDP_Msk 22655,1812333
#define USB_FNR_RXDP 22656,1812425
#define USB_DADDR_ADD_Pos 22659,1812622
#define USB_DADDR_ADD_Msk 22660,1812668
#define USB_DADDR_ADD 22661,1812760
#define USB_DADDR_ADD0_Pos 22662,1812877
#define USB_DADDR_ADD0_Msk 22663,1812923
#define USB_DADDR_ADD0 22664,1813015
#define USB_DADDR_ADD1_Pos 22665,1813107
#define USB_DADDR_ADD1_Msk 22666,1813153
#define USB_DADDR_ADD1 22667,1813245
#define USB_DADDR_ADD2_Pos 22668,1813337
#define USB_DADDR_ADD2_Msk 22669,1813383
#define USB_DADDR_ADD2 22670,1813475
#define USB_DADDR_ADD3_Pos 22671,1813567
#define USB_DADDR_ADD3_Msk 22672,1813613
#define USB_DADDR_ADD3 22673,1813705
#define USB_DADDR_ADD4_Pos 22674,1813797
#define USB_DADDR_ADD4_Msk 22675,1813843
#define USB_DADDR_ADD4 22676,1813935
#define USB_DADDR_ADD5_Pos 22677,1814027
#define USB_DADDR_ADD5_Msk 22678,1814073
#define USB_DADDR_ADD5 22679,1814165
#define USB_DADDR_ADD6_Pos 22680,1814257
#define USB_DADDR_ADD6_Msk 22681,1814303
#define USB_DADDR_ADD6 22682,1814395
#define USB_DADDR_EF_Pos 22683,1814487
#define USB_DADDR_EF_Msk 22684,1814533
#define USB_DADDR_EF 22685,1814625
#define USB_BTABLE_BTABLE_Pos 22688,1814815
#define USB_BTABLE_BTABLE_Msk 22689,1814860
#define USB_BTABLE_BTABLE 22690,1814954
#define USB_LPMCSR_LMPEN_Pos 22693,1815139
#define USB_LPMCSR_LMPEN_Msk 22694,1815184
#define USB_LPMCSR_LMPEN 22695,1815276
#define USB_LPMCSR_LPMACK_Pos 22696,1815381
#define USB_LPMCSR_LPMACK_Msk 22697,1815426
#define USB_LPMCSR_LPMACK 22698,1815518
#define USB_LPMCSR_REMWAKE_Pos 22699,1815633
#define USB_LPMCSR_REMWAKE_Msk 22700,1815678
#define USB_LPMCSR_REMWAKE 22701,1815770
#define USB_LPMCSR_BESL_Pos 22702,1815909
#define USB_LPMCSR_BESL_Msk 22703,1815954
#define USB_LPMCSR_BESL 22704,1816046
#define USB_BCDR_BCDEN_Pos 22707,1816266
#define USB_BCDR_BCDEN_Msk 22708,1816311
#define USB_BCDR_BCDEN 22709,1816403
#define USB_BCDR_DCDEN_Pos 22710,1816528
#define USB_BCDR_DCDEN_Msk 22711,1816573
#define USB_BCDR_DCDEN 22712,1816665
#define USB_BCDR_PDEN_Pos 22713,1816792
#define USB_BCDR_PDEN_Msk 22714,1816837
#define USB_BCDR_PDEN 22715,1816929
#define USB_BCDR_SDEN_Pos 22716,1817050
#define USB_BCDR_SDEN_Msk 22717,1817095
#define USB_BCDR_SDEN 22718,1817187
#define USB_BCDR_DCDET_Pos 22719,1817310
#define USB_BCDR_DCDET_Msk 22720,1817355
#define USB_BCDR_DCDET 22721,1817447
#define USB_BCDR_PDET_Pos 22722,1817569
#define USB_BCDR_PDET_Msk 22723,1817614
#define USB_BCDR_PDET 22724,1817706
#define USB_BCDR_SDET_Pos 22725,1817822
#define USB_BCDR_SDET_Msk 22726,1817867
#define USB_BCDR_SDET 22727,1817959
#define USB_BCDR_PS2DET_Pos 22728,1818077
#define USB_BCDR_PS2DET_Msk 22729,1818122
#define USB_BCDR_PS2DET 22730,1818214
#define USB_BCDR_DPPU_Pos 22731,1818341
#define USB_BCDR_DPPU_Msk 22732,1818387
#define USB_BCDR_DPPU 22733,1818479
#define USB_BCDR_DPPD_Pos 22734,1818583
#define USB_BCDR_DPPD_Msk 22735,1818629
#define USB_BCDR_DPPD 22736,1818721
#define USB_CHEP_ERRRX_Pos 22739,1818915
#define USB_CHEP_ERRRX_Msk 22740,1818961
#define USB_CHEP_ERRRX 22741,1819053
#define USB_EP_ERRRX 22742,1819148
#define USB_CH_ERRRX 22743,1819246
#define USB_CHEP_ERRTX_Pos 22744,1819344
#define USB_CHEP_ERRTX_Msk 22745,1819390
#define USB_CHEP_ERRTX 22746,1819482
#define USB_EP_ERRTX 22747,1819578
#define USB_CH_ERRTX 22748,1819677
#define USB_CHEP_LSEP_Pos 22749,1819776
#define USB_CHEP_LSEP_Msk 22750,1819822
#define USB_CHEP_LSEP 22751,1819914
#define USB_CHEP_NAK_Pos 22752,1820035
#define USB_CHEP_NAK_Msk 22753,1820081
#define USB_CHEP_NAK 22754,1820173
#define USB_CHEP_DEVADDR_Pos 22755,1820276
#define USB_CHEP_DEVADDR_Msk 22756,1820322
#define USB_CHEP_DEVADDR 22757,1820414
#define USB_CHEP_VTRX_Pos 22758,1820516
#define USB_CHEP_VTRX_Msk 22759,1820562
#define USB_CHEP_VTRX 22760,1820654
#define USB_EP_VTRX 22761,1820771
#define USB_CH_VTRX 22762,1820897
#define USB_CHEP_DTOG_RX_Pos 22763,1821022
#define USB_CHEP_DTOG_RX_Msk 22764,1821068
#define USB_CHEP_DTOG_RX 22765,1821160
#define USB_EP_DTOG_RX 22766,1821283
#define USB_CH_DTOG_RX 22767,1821409
#define USB_CHEP_RX_STRX_Pos 22768,1821535
#define USB_CHEP_RX_STRX_Msk 22769,1821581
#define USB_CHEP_RX_STRX 22770,1821673
#define USB_EP_RX_STRX 22771,1821796
#define USB_CH_RX_STRX 22772,1821922
#define USB_CHEP_SETUP_Pos 22773,1822048
#define USB_CHEP_SETUP_Msk 22774,1822094
#define USB_CHEP_SETUP 22775,1822186
#define USB_EP_SETUP 22776,1822300
#define USB_CH_SETUP 22777,1822417
#define USB_CHEP_UTYPE_Pos 22778,1822534
#define USB_CHEP_UTYPE_Msk 22779,1822579
#define USB_CHEP_UTYPE 22780,1822671
#define USB_EP_UTYPE 22781,1822781
#define USB_CH_UTYPE 22782,1822894
#define USB_CHEP_KIND_Pos 22783,1823007
#define USB_CHEP_KIND_Msk 22784,1823052
#define USB_CHEP_KIND 22785,1823144
#define USB_EP_KIND 22786,1823244
#define USB_CH_KIND 22787,1823344
#define USB_CHEP_VTTX_Pos 22788,1823443
#define USB_CHEP_VTTX_Msk 22789,1823488
#define USB_CHEP_VTTX 22790,1823580
#define USB_EP_VTTX 22791,1823700
#define USB_CH_VTTX 22792,1823829
#define USB_CHEP_DTOG_TX_Pos 22793,1823957
#define USB_CHEP_DTOG_TX_Msk 22794,1824002
#define USB_CHEP_DTOG_TX 22795,1824094
#define USB_EP_DTOG_TX 22796,1824220
#define USB_CH_DTOG_TX 22797,1824349
#define USB_CHEP_TX_STTX_Pos 22798,1824478
#define USB_CHEP_TX_STTX_Msk 22799,1824523
#define USB_CHEP_TX_STTX 22800,1824615
#define USB_EP_TX_STTX 22801,1824741
#define USB_CH_TX_STTX 22802,1824870
#define USB_CHEP_ADDR_Pos 22803,1824999
#define USB_CHEP_ADDR_Msk 22804,1825044
#define USB_CHEP_ADDR 22805,1825136
#define USB_CHEP_REG_MASK 22809,1825292
#define USB_CHEP_TX_DTOGMASK 22814,1825710
#define USB_CHEP_RX_DTOGMASK 22815,1825801
#define USB_CHEP_TX_DTOG1 22817,1825894
#define USB_CHEP_TX_DTOG2 22818,1826016
#define USB_CHEP_RX_DTOG1 22819,1826138
#define USB_CHEP_RX_DTOG2 22820,1826260
#define USB_EP_TYPE_MASK 22823,1826428
#define USB_EP_BULK 22824,1826540
#define USB_EP_CONTROL 22825,1826647
#define USB_EP_ISOCHRONOUS 22826,1826757
#define USB_EP_INTERRUPT 22827,1826871
#define USB_EP_T_MASK 22829,1826985
#define USB_CH_T_MASK 22830,1827089
#define USB_EP_KIND_MASK 22832,1827195
#define USB_CH_KIND_MASK 22833,1827314
#define USB_EP_TX_DIS 22836,1827480
#define USB_EP_TX_STALL 22837,1827586
#define USB_EP_TX_NAK 22838,1827691
#define USB_EP_TX_VALID 22839,1827794
#define USB_CH_TX_DIS 22841,1827899
#define USB_CH_TX_STALL 22842,1828004
#define USB_CH_TX_NAK 22843,1828108
#define USB_CH_TX_VALID 22844,1828210
#define USB_EP_TX_ACK_SBUF 22846,1828314
#define USB_EP_TX_ACK_DBUF 22847,1828422
#define USB_CH_TX_ACK_SBUF 22849,1828532
#define USB_CH_TX_ACK_DBUF 22850,1828640
#define USB_EP_RX_DIS 22853,1828795
#define USB_EP_RX_STALL 22854,1828901
#define USB_EP_RX_NAK 22855,1829006
#define USB_EP_RX_VALID 22856,1829109
#define USB_EP_RX_ACK_SBUF 22858,1829214
#define USB_EP_RX_ACK_DBUF 22859,1829322
#define USB_CH_RX_DIS 22863,1829436
#define USB_CH_RX_STALL 22864,1829542
#define USB_CH_RX_NAK 22865,1829647
#define USB_CH_RX_VALID 22866,1829749
#define USB_CH_RX_ACK_SBUF 22868,1829853
#define USB_CH_RX_ACK_DBUF 22869,1829961
#define USB_CHEP_DB_MSK 22872,1830118
#define USB_PMA_TXBD_ADDMSK 22875,1830215
#define USB_PMA_TXBD_COUNTMSK 22876,1830282
#define USB_PMA_RXBD_ADDMSK 22877,1830349
#define USB_PMA_RXBD_COUNTMSK 22878,1830416
#define USB_DRD_PMA_SIZE 22881,1830507
#define USB_DRD_FS_EP_NBR 22883,1830614
#define USB_DRD_FS_CH_NBR 22884,1830730
#define PKA_CR_EN_Pos 22894,1831341
#define PKA_CR_EN_Msk 22895,1831391
#define PKA_CR_EN 22896,1831495
#define PKA_CR_START_Pos 22897,1831599
#define PKA_CR_START_Msk 22898,1831649
#define PKA_CR_START 22899,1831753
#define PKA_CR_MODE_Pos 22900,1831862
#define PKA_CR_MODE_Msk 22901,1831912
#define PKA_CR_MODE 22902,1832016
#define PKA_CR_MODE_0 22903,1832138
#define PKA_CR_MODE_1 22904,1832242
#define PKA_CR_MODE_2 22905,1832346
#define PKA_CR_MODE_3 22906,1832450
#define PKA_CR_MODE_4 22907,1832554
#define PKA_CR_MODE_5 22908,1832658
#define PKA_CR_PROCENDIE_Pos 22909,1832762
#define PKA_CR_PROCENDIE_Msk 22910,1832813
#define PKA_CR_PROCENDIE 22911,1832917
#define PKA_CR_RAMERRIE_Pos 22912,1833044
#define PKA_CR_RAMERRIE_Msk 22913,1833095
#define PKA_CR_RAMERRIE 22914,1833199
#define PKA_CR_ADDRERRIE_Pos 22915,1833319
#define PKA_CR_ADDRERRIE_Msk 22916,1833370
#define PKA_CR_ADDRERRIE 22917,1833474
#define PKA_CR_OPERRIE_Pos 22918,1833598
#define PKA_CR_OPERRIE_Msk 22919,1833649
#define PKA_CR_OPERRIE 22920,1833753
#define PKA_SR_INITOK_Pos 22923,1833963
#define PKA_SR_INITOK_Msk 22924,1834013
#define PKA_SR_INITOK 22925,1834117
#define PKA_SR_BUSY_Pos 22926,1834234
#define PKA_SR_BUSY_Msk 22927,1834285
#define PKA_SR_BUSY 22928,1834389
#define PKA_SR_PROCENDF_Pos 22929,1834511
#define PKA_SR_PROCENDF_Msk 22930,1834562
#define PKA_SR_PROCENDF 22931,1834666
#define PKA_SR_RAMERRF_Pos 22932,1834785
#define PKA_SR_RAMERRF_Msk 22933,1834836
#define PKA_SR_RAMERRF 22934,1834940
#define PKA_SR_ADDRERRF_Pos 22935,1835052
#define PKA_SR_ADDRERRF_Msk 22936,1835103
#define PKA_SR_ADDRERRF 22937,1835207
#define PKA_SR_OPERRF_Pos 22938,1835319
#define PKA_SR_OPERRF_Msk 22939,1835370
#define PKA_SR_OPERRF 22940,1835474
#define PKA_CLRFR_PROCENDFC_Pos 22943,1835675
#define PKA_CLRFR_PROCENDFC_Msk 22944,1835726
#define PKA_CLRFR_PROCENDFC 22945,1835830
#define PKA_CLRFR_RAMERRFC_Pos 22946,1835955
#define PKA_CLRFR_RAMERRFC_Msk 22947,1836006
#define PKA_CLRFR_RAMERRFC 22948,1836110
#define PKA_CLRFR_ADDRERRFC_Pos 22949,1836228
#define PKA_CLRFR_ADDRERRFC_Msk 22950,1836279
#define PKA_CLRFR_ADDRERRFC 22951,1836383
#define PKA_CLRFR_OPERRFC_Pos 22952,1836501
#define PKA_CLRFR_OPERRFC_Msk 22953,1836552
#define PKA_CLRFR_OPERRFC 22954,1836656
#define PKA_RAM_OFFSET 22957,1836860
#define PKA_MONTGOMERY_PARAM_IN_MOD_NB_BITS 22960,1837032
#define PKA_MONTGOMERY_PARAM_IN_MODULUS 22961,1837161
#define PKA_MONTGOMERY_PARAM_OUT_PARAMETER 22964,1837325
#define PKA_MODULAR_EXP_IN_EXP_NB_BITS 22967,1837504
#define PKA_MODULAR_EXP_IN_OP_NB_BITS 22968,1837634
#define PKA_MODULAR_EXP_IN_MONTGOMERY_PARAM 22969,1837763
#define PKA_MODULAR_EXP_IN_EXPONENT_BASE 22970,1837907
#define PKA_MODULAR_EXP_IN_EXPONENT 22971,1838040
#define PKA_MODULAR_EXP_IN_MODULUS 22972,1838166
#define PKA_MODULAR_EXP_PROTECT_IN_EXPONENT_BASE 22973,1838280
#define PKA_MODULAR_EXP_PROTECT_IN_EXPONENT 22974,1838423
#define PKA_MODULAR_EXP_PROTECT_IN_MODULUS 22975,1838573
#define PKA_MODULAR_EXP_PROTECT_IN_PHI 22976,1838723
#define PKA_MODULAR_EXP_OUT_RESULT 22979,1838921
#define PKA_MODULAR_EXP_OUT_ERROR 22980,1839057
#define PKA_MODULAR_EXP_OUT_MONTGOMERY_PARAM 22981,1839192
#define PKA_MODULAR_EXP_OUT_EXPONENT_BASE 22982,1839337
#define PKA_ECC_SCALAR_MUL_IN_EXP_NB_BITS 22985,1839525
#define PKA_ECC_SCALAR_MUL_IN_OP_NB_BITS 22986,1839666
#define PKA_ECC_SCALAR_MUL_IN_A_COEFF_SIGN 22987,1839795
#define PKA_ECC_SCALAR_MUL_IN_A_COEFF 22988,1839929
#define PKA_ECC_SCALAR_MUL_IN_B_COEFF 22989,1840061
#define PKA_ECC_SCALAR_MUL_IN_MOD_GF 22990,1840193
#define PKA_ECC_SCALAR_MUL_IN_K 22991,1840313
#define PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_X 22992,1840429
#define PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_Y 22993,1840564
#define PKA_ECC_SCALAR_MUL_IN_N_PRIME_ORDER 22994,1840699
#define PKA_ECC_SCALAR_MUL_OUT_RESULT_X 22997,1840874
#define PKA_ECC_SCALAR_MUL_OUT_RESULT_Y 22998,1841001
#define PKA_ECC_SCALAR_MUL_OUT_ERROR 22999,1841128
#define PKA_POINT_CHECK_IN_MOD_NB_BITS 23002,1841280
#define PKA_POINT_CHECK_IN_A_COEFF_SIGN 23003,1841409
#define PKA_POINT_CHECK_IN_A_COEFF 23004,1841543
#define PKA_POINT_CHECK_IN_B_COEFF 23005,1841675
#define PKA_POINT_CHECK_IN_MOD_GF 23006,1841807
#define PKA_POINT_CHECK_IN_INITIAL_POINT_X 23007,1841927
#define PKA_POINT_CHECK_IN_INITIAL_POINT_Y 23008,1842062
#define PKA_POINT_CHECK_IN_MONTGOMERY_PARAM 23009,1842197
#define PKA_POINT_CHECK_OUT_ERROR 23012,1842374
#define PKA_ECDSA_SIGN_IN_ORDER_NB_BITS 23015,1842523
#define PKA_ECDSA_SIGN_IN_MOD_NB_BITS 23016,1842650
#define PKA_ECDSA_SIGN_IN_A_COEFF_SIGN 23017,1842779
#define PKA_ECDSA_SIGN_IN_A_COEFF 23018,1842913
#define PKA_ECDSA_SIGN_IN_B_COEFF 23019,1843045
#define PKA_ECDSA_SIGN_IN_MOD_GF 23020,1843177
#define PKA_ECDSA_SIGN_IN_K 23021,1843297
#define PKA_ECDSA_SIGN_IN_INITIAL_POINT_X 23022,1843424
#define PKA_ECDSA_SIGN_IN_INITIAL_POINT_Y 23023,1843559
#define PKA_ECDSA_SIGN_IN_HASH_E 23024,1843694
#define PKA_ECDSA_SIGN_IN_PRIVATE_KEY_D 23025,1843823
#define PKA_ECDSA_SIGN_IN_ORDER_N 23026,1843944
#define PKA_ECDSA_SIGN_OUT_ERROR 23029,1844109
#define PKA_ECDSA_SIGN_OUT_SIGNATURE_R 23030,1844222
#define PKA_ECDSA_SIGN_OUT_SIGNATURE_S 23031,1844341
#define PKA_ECDSA_SIGN_OUT_FINAL_POINT_X 23032,1844460
#define PKA_ECDSA_SIGN_OUT_FINAL_POINT_Y 23033,1844602
#define PKA_ECDSA_VERIF_IN_ORDER_NB_BITS 23037,1844785
#define PKA_ECDSA_VERIF_IN_MOD_NB_BITS 23038,1844912
#define PKA_ECDSA_VERIF_IN_A_COEFF_SIGN 23039,1845041
#define PKA_ECDSA_VERIF_IN_A_COEFF 23040,1845175
#define PKA_ECDSA_VERIF_IN_MOD_GF 23041,1845307
#define PKA_ECDSA_VERIF_IN_INITIAL_POINT_X 23042,1845427
#define PKA_ECDSA_VERIF_IN_INITIAL_POINT_Y 23043,1845562
#define PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_X 23044,1845697
#define PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_Y 23045,1845833
#define PKA_ECDSA_VERIF_IN_SIGNATURE_R 23046,1845969
#define PKA_ECDSA_VERIF_IN_SIGNATURE_S 23047,1846100
#define PKA_ECDSA_VERIF_IN_HASH_E 23048,1846231
#define PKA_ECDSA_VERIF_IN_ORDER_N 23049,1846360
#define PKA_ECDSA_VERIF_OUT_RESULT 23052,1846528
#define PKA_RSA_CRT_EXP_IN_MOD_NB_BITS 23055,1846685
#define PKA_RSA_CRT_EXP_IN_DP_CRT 23056,1846815
#define PKA_RSA_CRT_EXP_IN_DQ_CRT 23057,1846938
#define PKA_RSA_CRT_EXP_IN_QINV_CRT 23058,1847061
#define PKA_RSA_CRT_EXP_IN_PRIME_P 23059,1847186
#define PKA_RSA_CRT_EXP_IN_PRIME_Q 23060,1847300
#define PKA_RSA_CRT_EXP_IN_EXPONENT_BASE 23061,1847414
#define PKA_RSA_CRT_EXP_OUT_RESULT 23064,1847591
#define PKA_MODULAR_REDUC_IN_OP_LENGTH 23067,1847743
#define PKA_MODULAR_REDUC_IN_MOD_LENGTH 23068,1847864
#define PKA_MODULAR_REDUC_IN_OPERAND 23069,1847985
#define PKA_MODULAR_REDUC_IN_MODULUS 23070,1848099
#define PKA_MODULAR_REDUC_OUT_RESULT 23073,1848252
#define PKA_ARITHMETIC_ADD_IN_OP_NB_BITS 23076,1848405
#define PKA_ARITHMETIC_ADD_IN_OP1 23077,1848534
#define PKA_ARITHMETIC_ADD_IN_OP2 23078,1848652
#define PKA_ARITHMETIC_ADD_OUT_RESULT 23081,1848811
#define PKA_ARITHMETIC_SUB_IN_OP_NB_BITS 23084,1848968
#define PKA_ARITHMETIC_SUB_IN_OP1 23085,1849097
#define PKA_ARITHMETIC_SUB_IN_OP2 23086,1849215
#define PKA_ARITHMETIC_SUB_OUT_RESULT 23089,1849377
#define PKA_ARITHMETIC_MUL_NB_BITS 23092,1849537
#define PKA_ARITHMETIC_MUL_IN_OP1 23093,1849666
#define PKA_ARITHMETIC_MUL_IN_OP2 23094,1849784
#define PKA_ARITHMETIC_MUL_OUT_RESULT 23097,1849949
#define PKA_COMPARISON_IN_OP_NB_BITS 23100,1850094
#define PKA_COMPARISON_IN_OP1 23101,1850223
#define PKA_COMPARISON_IN_OP2 23102,1850341
#define PKA_COMPARISON_OUT_RESULT 23105,1850491
#define PKA_MODULAR_ADD_NB_BITS 23108,1850642
#define PKA_MODULAR_ADD_IN_OP1 23109,1850771
#define PKA_MODULAR_ADD_IN_OP2 23110,1850889
#define PKA_MODULAR_ADD_IN_OP3_MOD 23111,1851007
#define PKA_MODULAR_ADD_OUT_RESULT 23114,1851172
#define PKA_MODULAR_INV_NB_BITS 23117,1851324
#define PKA_MODULAR_INV_IN_OP1 23118,1851453
#define PKA_MODULAR_INV_IN_OP2_MOD 23119,1851571
#define PKA_MODULAR_INV_OUT_RESULT 23122,1851737
#define PKA_MODULAR_SUB_IN_OP_NB_BITS 23125,1851891
#define PKA_MODULAR_SUB_IN_OP1 23126,1852020
#define PKA_MODULAR_SUB_IN_OP2 23127,1852138
#define PKA_MODULAR_SUB_IN_OP3_MOD 23128,1852256
#define PKA_MODULAR_SUB_OUT_RESULT 23131,1852414
#define PKA_MONTGOMERY_MUL_IN_OP_NB_BITS 23134,1852574
#define PKA_MONTGOMERY_MUL_IN_OP1 23135,1852703
#define PKA_MONTGOMERY_MUL_IN_OP2 23136,1852821
#define PKA_MONTGOMERY_MUL_IN_OP3_MOD 23137,1852939
#define PKA_MONTGOMERY_MUL_OUT_RESULT 23140,1853099
#define PKA_ARITHMETIC_ALL_OPS_NB_BITS 23143,1853252
#define PKA_ARITHMETIC_ALL_OPS_IN_OP1 23144,1853381
#define PKA_ARITHMETIC_ALL_OPS_IN_OP2 23145,1853499
#define PKA_ARITHMETIC_ALL_OPS_IN_OP3 23146,1853617
#define PKA_ARITHMETIC_ALL_OPS_OUT_RESULT 23149,1853774
#define PKA_ECC_COMPLETE_ADD_IN_MOD_NB_BITS 23152,1853963
#define PKA_ECC_COMPLETE_ADD_IN_A_COEFF_SIGN 23153,1854091
#define PKA_ECC_COMPLETE_ADD_IN_A_COEFF 23154,1854224
#define PKA_ECC_COMPLETE_ADD_IN_MOD_P 23155,1854357
#define PKA_ECC_COMPLETE_ADD_IN_POINT1_X 23156,1854476
#define PKA_ECC_COMPLETE_ADD_IN_POINT1_Y 23157,1854610
#define PKA_ECC_COMPLETE_ADD_IN_POINT1_Z 23158,1854744
#define PKA_ECC_COMPLETE_ADD_IN_POINT2_X 23159,1854878
#define PKA_ECC_COMPLETE_ADD_IN_POINT2_Y 23160,1855012
#define PKA_ECC_COMPLETE_ADD_IN_POINT2_Z 23161,1855146
#define PKA_ECC_COMPLETE_ADD_OUT_RESULT_X 23164,1855331
#define PKA_ECC_COMPLETE_ADD_OUT_RESULT_Y 23165,1855457
#define PKA_ECC_COMPLETE_ADD_OUT_RESULT_Z 23166,1855583
#define PKA_ECC_DOUBLE_LADDER_IN_PRIME_ORDER_NB_BITS 23169,1855760
#define PKA_ECC_DOUBLE_LADDER_IN_MOD_NB_BITS 23170,1855887
#define PKA_ECC_DOUBLE_LADDER_IN_A_COEFF_SIGN 23171,1856015
#define PKA_ECC_DOUBLE_LADDER_IN_A_COEFF 23172,1856148
#define PKA_ECC_DOUBLE_LADDER_IN_MOD_P 23173,1856281
#define PKA_ECC_DOUBLE_LADDER_IN_K_INTEGER 23174,1856400
#define PKA_ECC_DOUBLE_LADDER_IN_M_INTEGER 23175,1856529
#define PKA_ECC_DOUBLE_LADDER_IN_POINT1_X 23176,1856658
#define PKA_ECC_DOUBLE_LADDER_IN_POINT1_Y 23177,1856792
#define PKA_ECC_DOUBLE_LADDER_IN_POINT1_Z 23178,1856926
#define PKA_ECC_DOUBLE_LADDER_IN_POINT2_X 23179,1857060
#define PKA_ECC_DOUBLE_LADDER_IN_POINT2_Y 23180,1857194
#define PKA_ECC_DOUBLE_LADDER_IN_POINT2_Z 23181,1857328
#define PKA_ECC_DOUBLE_LADDER_OUT_RESULT_X 23184,1857514
#define PKA_ECC_DOUBLE_LADDER_OUT_RESULT_Y 23185,1857660
#define PKA_ECC_DOUBLE_LADDER_OUT_ERROR 23186,1857806
#define PKA_ECC_PROJECTIVE_AFF_IN_MOD_NB_BITS 23189,1857989
#define PKA_ECC_PROJECTIVE_AFF_IN_MOD_P 23190,1858117
#define PKA_ECC_PROJECTIVE_AFF_IN_POINT_X 23191,1858236
#define PKA_ECC_PROJECTIVE_AFF_IN_POINT_Y 23192,1858381
#define PKA_ECC_PROJECTIVE_AFF_IN_POINT_Z 23193,1858526
#define PKA_ECC_PROJECTIVE_AFF_IN_MONTGOMERY_PARAM_R2 23194,1858671
#define PKA_ECC_PROJECTIVE_AFF_OUT_RESULT_X 23197,1858879
#define PKA_ECC_PROJECTIVE_AFF_OUT_RESULT_Y 23198,1859012
#define PKA_ECC_PROJECTIVE_AFF_OUT_ERROR 23199,1859145
#define IS_ADC_ALL_INSTANCE(23207,1859420
#define IS_ADC_MULTIMODE_MASTER_INSTANCE(23212,1859748
#define IS_ADC_COMMON_INSTANCE(23216,1859912
#define IS_PKA_ALL_INSTANCE(23219,1860157
#define IS_CORDIC_ALL_INSTANCE(23222,1860330
#define IS_CRC_ALL_INSTANCE(23225,1860512
#define IS_DAC_ALL_INSTANCE(23228,1860685
#define IS_DCACHE_ALL_INSTANCE(23231,1860860
#define IS_DLYB_ALL_INSTANCE(23234,1861051
#define IS_DMA_ALL_INSTANCE(23241,1861609
#define IS_GPDMA_INSTANCE(23258,1863510
#define IS_DMA_2D_ADDRESSING_INSTANCE(23260,1863581
#define IS_DMA_PFREQ_INSTANCE(23265,1864094
#define IS_RAMCFG_ALL_INSTANCE(23271,1864659
#define IS_RAMCFG_ECC_INSTANCE(23277,1865205
#define IS_RAMCFG_WP_INSTANCE(23282,1865635
#define IS_FMAC_ALL_INSTANCE(23286,1865831
#define IS_GPIO_ALL_INSTANCE(23289,1866007
#define IS_DCMI_ALL_INSTANCE(23300,1866969
#define IS_PSSI_ALL_INSTANCE(23303,1867157
#define IS_DTS_ALL_INSTANCE(23306,1867344
#define IS_GPIO_AF_INSTANCE(23310,1867568
#define IS_GPIO_LOCK_INSTANCE(23314,1867779
#define IS_I2C_ALL_INSTANCE(23317,1867935
#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(23323,1868395
#define IS_I3C_ALL_INSTANCE(23326,1868560
#define IS_OSPI_ALL_INSTANCE(23329,1868735
#define IS_RNG_ALL_INSTANCE(23332,1868919
#define IS_RTC_ALL_INSTANCE(23335,1869093
#define IS_SAI_ALL_INSTANCE(23338,1869266
#define IS_SDMMC_ALL_INSTANCE(23344,1869790
#define IS_FDCAN_ALL_INSTANCE(23348,1870072
#define IS_SMBUS_ALL_INSTANCE(23352,1870354
#define IS_SPI_ALL_INSTANCE(23358,1870822
#define IS_SPI_LIMITED_INSTANCE(23365,1871390
#define IS_SPI_FULL_INSTANCE(23369,1871685
#define IS_LPTIM_INSTANCE(23374,1872053
#define IS_LPTIM_DMA_INSTANCE(23382,1872716
#define IS_LPTIM_CC1_INSTANCE(23389,1873297
#define IS_LPTIM_CC2_INSTANCE(23397,1873984
#define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(23404,1874567
#define IS_LPTIM_INPUT_CAPTURE_INSTANCE(23411,1875216
#define IS_TIM_INSTANCE(23418,1875847
#define IS_TIM_32B_COUNTER_INSTANCE(23434,1877243
#define IS_TIM_BREAK_INSTANCE(23438,1877532
#define IS_TIM_BREAKSOURCE_INSTANCE(23445,1878122
#define IS_TIM_BKIN2_INSTANCE(23452,1878727
#define IS_TIM_CC1_INSTANCE(23456,1879010
#define IS_TIM_CC2_INSTANCE(23470,1880278
#define IS_TIM_CC3_INSTANCE(23480,1881150
#define IS_TIM_CC4_INSTANCE(23488,1881823
#define IS_TIM_CC5_INSTANCE(23496,1882496
#define IS_TIM_CC6_INSTANCE(23500,1882773
#define IS_TIM_DMA_INSTANCE(23504,1883050
#define IS_TIM_DMA_CC_INSTANCE(23517,1884252
#define IS_TIM_DMABURST_INSTANCE(23528,1885250
#define IS_TIM_CCX_INSTANCE(23539,1886248
#define IS_TIM_CCXN_INSTANCE(23601,1889513
#define IS_TIM_CLOCK_DIVISION_INSTANCE(23624,1890725
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(23638,1892125
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(23646,1892888
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(23654,1893656
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(23664,1894653
#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(23676,1895873
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(23680,1896174
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(23687,1896809
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(23695,1897572
#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(23703,1898323
#define IS_TIM_ETR_INSTANCE(23711,1899098
#define IS_TIM_ETRSEL_INSTANCE(23719,1899788
#define IS_TIM_MASTER_INSTANCE(23727,1900485
#define IS_TIM_SLAVE_INSTANCE(23739,1901587
#define IS_TIM_OCXREF_CLEAR_INSTANCE(23749,1902483
#define IS_TIM_REMAP_INSTANCE(23760,1903580
#define IS_TIM_REPETITION_COUNTER_INSTANCE(23768,1904271
#define IS_TIM_TRGO2_INSTANCE(23775,1904916
#define IS_TIM_XOR_INSTANCE(23779,1905198
#define IS_TIM_TISEL_INSTANCE(23788,1905992
#define IS_TIM_RTCPREEN_INSTANCE(23796,1906685
#define IS_TIM_ADVANCED_INSTANCE(23799,1906869
#define IS_TIM_SYNCHRO_INSTANCE(23803,1907163
#define IS_USART_INSTANCE(23815,1908374
#define IS_UART_INSTANCE(23823,1909048
#define IS_UART_FIFO_INSTANCE(23837,1910303
#define IS_UART_SPI_SLAVE_INSTANCE(23852,1911722
#define IS_I2S_ALL_INSTANCE(23860,1912455
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(23865,1912738
#define IS_UART_DRIVER_ENABLE_INSTANCE(23879,1914270
#define IS_UART_HALFDUPLEX_INSTANCE(23894,1915857
#define IS_UART_HWFLOW_INSTANCE(23909,1917380
#define IS_UART_LIN_INSTANCE(23924,1918816
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(23938,1920148
#define IS_IRDA_INSTANCE(23953,1921736
#define IS_SMARTCARD_INSTANCE(23967,1922992
#define IS_LPUART_INSTANCE(23975,1923690
#define IS_CEC_ALL_INSTANCE(23978,1923870
#define IS_IWDG_ALL_INSTANCE(23981,1924046
#define IS_WWDG_ALL_INSTANCE(23984,1924223
#define IS_UCPD_ALL_INSTANCE(23987,1924400
#define IS_HCD_ALL_INSTANCE(23990,1924583
#define IS_PCD_ALL_INSTANCE(23993,1924774

Drivers/CMSIS/Device/ST/STM32H5xx/Include/stm32h5xx.h,944
#define STM32H5xx_H38,1402
#define STM32H553,1630
#define __STM32H5_CMSIS_VERSION_MAIN 86,2888
#define __STM32H5_CMSIS_VERSION_SUB1 87,2965
#define __STM32H5_CMSIS_VERSION_SUB2 88,3042
#define __STM32H5_CMSIS_VERSION_RC 89,3119
#define __STM32H5_CMSIS_VERSION 90,3200
  RESET 128,4125
  SET 129,4139
} FlagStatus, ITStatus;130,4155
  DISABLE 134,4199
  ENABLE 135,4215
} FunctionalState;136,4236
#define IS_FUNCTIONAL_STATE(137,4256
  SUCCESS 141,4357
  ERROR 142,4373
} ErrorStatus;143,4393
#define SET_BIT(153,4481
#define CLEAR_BIT(155,4531
#define READ_BIT(157,4582
#define CLEAR_REG(159,4631
#define WRITE_REG(161,4680
#define READ_REG(163,4729
#define MODIFY_REG(165,4770
#define ATOMIC_SET_BIT(169,5025
#define ATOMIC_CLEAR_BIT(178,5497
#define ATOMIC_MODIFY_REG(187,5977
#define ATOMIC_SETH_BIT(196,6531
#define ATOMIC_CLEARH_BIT(205,7003
#define ATOMIC_MODIFYH_REG(214,7483
#define POSITION_VAL(222,7967

Drivers/CMSIS/Device/ST/STM32H5xx/Include/system_stm32h5xx.h,34
#define SYSTEM_STM32H5XX_H28,833

Drivers/CMSIS/Include/cachel1_armv7.h,875
#define ARM_CACHEL1_ARMV7_H32,1235
#define CCSIDR_WAYS(42,1484
#define CCSIDR_SETS(43,1587
#define __SCB_DCACHE_LINE_SIZE 46,1724
#define __SCB_ICACHE_LINE_SIZE 50,1898
__STATIC_FORCEINLINE void SCB_EnableICache 57,2107
__STATIC_FORCEINLINE void SCB_DisableICache 78,2618
__STATIC_FORCEINLINE void SCB_InvalidateICache 95,3019
__STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr 115,3636
__STATIC_FORCEINLINE void SCB_EnableDCache 141,4384
__STATIC_FORCEINLINE void SCB_DisableDCache 181,5451
__STATIC_FORCEINLINE void SCB_InvalidateDCache 219,6450
__STATIC_FORCEINLINE void SCB_CleanDCache 254,7345
__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache 289,8259
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr 328,9508
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr 358,10569
__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr 388,11718

Drivers/CMSIS/Include/cmsis_armcc.h,5040
#define __CMSIS_ARMCC_H26,1000
  #define __ARM_ARCH_6M__ 36,1359
  #define __ARM_ARCH_7M__ 40,1473
  #define __ARM_ARCH_7EM__ 44,1587
  #define __ARM_FEATURE_DSP 53,1887
  #define __ASM 58,1992
  #define __INLINE 61,2076
  #define __STATIC_INLINE 64,2170
  #define __STATIC_FORCEINLINE 67,2276
  #define __NO_RETURN 70,2378
  #define __USED 73,2475
  #define __WEAK 76,2573
  #define __PACKED 79,2673
  #define __PACKED_STRUCT 82,2782
  #define __PACKED_UNION 85,2882
  #define __UNALIGNED_UINT32(88,3009
  #define __UNALIGNED_UINT16_WRITE(91,3133
  #define __UNALIGNED_UINT16_READ(94,3269
  #define __UNALIGNED_UINT32_WRITE(97,3402
  #define __UNALIGNED_UINT32_READ(100,3538
  #define __ALIGNED(103,3656
  #define __RESTRICT 106,3764
  #define __COMPILER_BARRIER(109,3863
#define __PROGRAM_START 115,4055
#define __INITIAL_SP 119,4129
#define __STACK_LIMIT 123,4229
#define __VECTOR_TABLE 127,4329
#define __VECTOR_TABLE_ATTRIBUTE 131,4418
#define __NOP 144,4849
#define __WFI 151,5060
#define __WFE 159,5305
#define __SEV 166,5483
#define __ISB(175,5824
#define __DSB(182,6083
#define __DMB(189,6335
#define __REV 198,6632
__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(208,6956
__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int16_t __REVSH(223,7382
#define __ROR 238,7831
#define __BKPT(248,8255
  #define __RBIT 259,8645
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(261,8702
#define __CLZ 285,9430
  #define __LDREXB(298,9885
  #define __LDREXB(300,9998
  #define __LDREXH(311,10396
  #define __LDREXH(313,10509
  #define __LDREXW(324,10907
  #define __LDREXW(326,11021
  #define __STREXB(339,11490
  #define __STREXB(341,11597
  #define __STREXH(354,12067
  #define __STREXH(356,12174
  #define __STREXW(369,12644
  #define __STREXW(371,12751
#define __CLREX 379,12999
#define __SSAT 389,13273
#define __USAT 399,13551
__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(410,13904
#define __LDRBT(424,14249
#define __LDRHT(433,14533
#define __LDRT(442,14817
#define __STRBT(451,15090
#define __STRHT(460,15358
#define __STRT(469,15626
__attribute__((always_inline)) __STATIC_INLINE int32_t __SSAT(481,16061
__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAT(506,16652
__STATIC_INLINE uint32_t __get_CONTROL(555,18002
__STATIC_INLINE void __set_CONTROL(567,18303
__STATIC_INLINE uint32_t __get_IPSR(580,18605
__STATIC_INLINE uint32_t __get_APSR(592,18874
__STATIC_INLINE uint32_t __get_xPSR(604,19143
__STATIC_INLINE uint32_t __get_PSP(616,19439
__STATIC_INLINE void __set_PSP(628,19778
__STATIC_INLINE uint32_t __get_MSP(640,20112
__STATIC_INLINE void __set_MSP(652,20439
__STATIC_INLINE uint32_t __get_PRIMASK(664,20791
__STATIC_INLINE void __set_PRIMASK(676,21080
#define __enable_fault_irq 691,21540
#define __disable_fault_irq 699,21771
__STATIC_INLINE uint32_t  __get_BASEPRI(707,21995
__STATIC_INLINE void __set_BASEPRI(719,22298
__STATIC_INLINE void __set_BASEPRI_MAX(732,22738
__STATIC_INLINE uint32_t __get_FAULTMASK(744,23064
__STATIC_INLINE void __set_FAULTMASK(756,23365
__STATIC_INLINE uint32_t __get_FPSCR(771,23882
__STATIC_INLINE void __set_FPSCR(788,24354
#define __SADD8 811,24966
#define __QADD8 812,25017
#define __SHADD8 813,25068
#define __UADD8 814,25120
#define __UQADD8 815,25171
#define __UHADD8 816,25223
#define __SSUB8 817,25275
#define __QSUB8 818,25326
#define __SHSUB8 819,25377
#define __USUB8 820,25429
#define __UQSUB8 821,25480
#define __UHSUB8 822,25532
#define __SADD16 823,25584
#define __QADD16 824,25636
#define __SHADD16 825,25688
#define __UADD16 826,25741
#define __UQADD16 827,25793
#define __UHADD16 828,25846
#define __SSUB16 829,25899
#define __QSUB16 830,25951
#define __SHSUB16 831,26003
#define __USUB16 832,26056
#define __UQSUB16 833,26108
#define __UHSUB16 834,26161
#define __SASX 835,26214
#define __QASX 836,26264
#define __SHASX 837,26314
#define __UASX 838,26365
#define __UQASX 839,26415
#define __UHASX 840,26466
#define __SSAX 841,26517
#define __QSAX 842,26567
#define __SHSAX 843,26617
#define __USAX 844,26668
#define __UQSAX 845,26718
#define __UHSAX 846,26769
#define __USAD8 847,26820
#define __USADA8 848,26871
#define __SSAT16 849,26923
#define __USAT16 850,26975
#define __UXTB16 851,27027
#define __UXTAB16 852,27079
#define __SXTB16 853,27132
#define __SXTAB16 854,27184
#define __SMUAD 855,27237
#define __SMUADX 856,27288
#define __SMLAD 857,27340
#define __SMLADX 858,27391
#define __SMLALD 859,27443
#define __SMLALDX 860,27495
#define __SMUSD 861,27548
#define __SMUSDX 862,27599
#define __SMLSD 863,27651
#define __SMLSDX 864,27702
#define __SMLSLD 865,27754
#define __SMLSLDX 866,27806
#define __SEL 867,27859
#define __QADD 868,27908
#define __QSUB 869,27958
#define __PKHBT(871,28010
#define __PKHTB(874,28204
#define __SMMLA(877,28398
#define __SXTB16_RORn(880,28581
#define __SXTAB16_RORn(882,28653

Drivers/CMSIS/Include/cmsis_armclang.h,7393
#define __CMSIS_ARMCLANG_H28,1082
  #define __ASM 34,1241
  #define __INLINE 37,1325
  #define __STATIC_INLINE 40,1419
  #define __STATIC_FORCEINLINE 43,1525
  #define __NO_RETURN 46,1653
  #define __USED 49,1759
  #define __WEAK 52,1857
  #define __PACKED 55,1957
  #define __PACKED_STRUCT 58,2078
  #define __PACKED_UNION 61,2205
  struct __attribute__((packed)) T_UINT32 67,2518
  struct __attribute__((packed)) T_UINT32 { uint32_t v;67,2518
  #define __UNALIGNED_UINT32(69,2610
  #define __UNALIGNED_UINT16_WRITE(77,2988
  #define __UNALIGNED_UINT16_READ(85,3395
  #define __UNALIGNED_UINT32_WRITE(93,3801
  #define __UNALIGNED_UINT32_READ(101,4208
  #define __ALIGNED(104,4345
  #define __RESTRICT 107,4453
  #define __COMPILER_BARRIER(110,4552
#define __PROGRAM_START 116,4755
#define __INITIAL_SP 120,4829
#define __STACK_LIMIT 124,4929
#define __VECTOR_TABLE 128,5029
#define __VECTOR_TABLE_ATTRIBUTE 132,5118
#define __STACK_SEAL 137,5289
#define __TZ_STACK_SEAL_SIZE 141,5391
#define __TZ_STACK_SEAL_VALUE 145,5470
__STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S 149,5539
#define __CMSIS_GCC_OUT_REG(165,6137
#define __CMSIS_GCC_RW_REG(166,6178
#define __CMSIS_GCC_USE_REG(167,6218
#define __CMSIS_GCC_OUT_REG(169,6265
#define __CMSIS_GCC_RW_REG(170,6306
#define __CMSIS_GCC_USE_REG(171,6346
#define __NOP 178,6528
#define __WFI 184,6730
#define __WFE 192,6968
#define __SEV 199,7139
#define __ISB(208,7473
#define __DSB(215,7725
#define __DMB(223,7972
#define __REV(232,8262
#define __REV16(241,8559
#define __REVSH(250,8871
__STATIC_FORCEINLINE uint32_t __ROR(260,9245
#define __BKPT(278,9798
#define __RBIT 287,10046
__STATIC_FORCEINLINE uint8_t __CLZ(295,10312
#define __LDREXB 326,11581
#define __LDREXH 335,11842
#define __LDREXW 344,12104
#define __STREXB 355,12436
#define __STREXH 366,12770
#define __STREXW 377,13104
#define __CLREX 384,13277
#define __SSAT 405,14299
#define __USAT 415,14574
__STATIC_FORCEINLINE uint32_t __RRX(425,14897
__STATIC_FORCEINLINE uint8_t __LDRBT(440,15309
__STATIC_FORCEINLINE uint16_t __LDRHT(455,15746
__STATIC_FORCEINLINE uint32_t __LDRT(470,16186
__STATIC_FORCEINLINE void __STRBT(485,16564
__STATIC_FORCEINLINE void __STRHT(497,16924
__STATIC_FORCEINLINE void __STRT(509,17286
__STATIC_FORCEINLINE int32_t __SSAT(526,17993
__STATIC_FORCEINLINE uint32_t __USAT(551,18558
__STATIC_FORCEINLINE uint8_t __LDAB(584,19630
__STATIC_FORCEINLINE uint16_t __LDAH(599,20021
__STATIC_FORCEINLINE uint32_t __LDA(614,20414
__STATIC_FORCEINLINE void __STLB(629,20784
__STATIC_FORCEINLINE void __STLH(641,21136
__STATIC_FORCEINLINE void __STL(653,21489
#define     __LDAEXB 665,21870
#define     __LDAEXH 674,22154
#define     __LDAEX 683,22438
#define     __STLEXB 694,22794
#define     __STLEXH 705,23152
#define     __STLEX 716,23509
__STATIC_FORCEINLINE void __enable_irq(737,24328
__STATIC_FORCEINLINE void __disable_irq(750,24642
__STATIC_FORCEINLINE uint32_t __get_CONTROL(762,24901
__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(777,25328
__STATIC_FORCEINLINE void __set_CONTROL(792,25663
__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(805,26083
__STATIC_FORCEINLINE uint32_t __get_IPSR(818,26388
__STATIC_FORCEINLINE uint32_t __get_APSR(832,26679
__STATIC_FORCEINLINE uint32_t __get_xPSR(846,26970
__STATIC_FORCEINLINE uint32_t __get_PSP(860,27288
__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(875,27716
__STATIC_FORCEINLINE void __set_PSP(890,28073
__STATIC_FORCEINLINE void __TZ_set_PSP_NS(902,28508
__STATIC_FORCEINLINE uint32_t __get_MSP(914,28820
__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(929,29241
__STATIC_FORCEINLINE void __set_MSP(944,29588
__STATIC_FORCEINLINE void __TZ_set_MSP_NS(956,30014
__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(969,30425
__STATIC_FORCEINLINE void __TZ_set_SP_NS(983,30787
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(995,31110
__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(1010,31560
__STATIC_FORCEINLINE void __set_PRIMASK(1025,31883
__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(1037,32279
__STATIC_FORCEINLINE void __enable_fault_irq(1053,32920
__STATIC_FORCEINLINE void __disable_fault_irq(1064,33199
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(1075,33471
__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(1090,33903
__STATIC_FORCEINLINE void __set_BASEPRI(1105,34239
__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(1117,34648
__STATIC_FORCEINLINE void __set_BASEPRI_MAX(1130,35081
__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(1141,35380
__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(1156,35807
__STATIC_FORCEINLINE void __set_FAULTMASK(1171,36140
__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(1183,36550
__STATIC_FORCEINLINE uint32_t __get_PSPLIM(1208,37650
__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(1232,38592
__STATIC_FORCEINLINE void __set_PSPLIM(1256,39407
__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(1279,40386
__STATIC_FORCEINLINE uint32_t __get_MSPLIM(1300,41144
__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(1324,42060
__STATIC_FORCEINLINE void __set_MSPLIM(1347,42843
__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(1369,43791
#define __get_FPSCR 1392,44794
#define __get_FPSCR(1394,44861
#define __set_FPSCR 1404,45222
#define __set_FPSCR(1406,45279
#define     __SADD8 1421,45642
#define     __QADD8 1422,45699
#define     __SHADD8 1423,45756
#define     __UADD8 1424,45814
#define     __UQADD8 1425,45871
#define     __UHADD8 1426,45929
#define     __SSUB8 1427,45987
#define     __QSUB8 1428,46044
#define     __SHSUB8 1429,46101
#define     __USUB8 1430,46159
#define     __UQSUB8 1431,46216
#define     __UHSUB8 1432,46274
#define     __SADD16 1433,46332
#define     __QADD16 1434,46390
#define     __SHADD16 1435,46448
#define     __UADD16 1436,46507
#define     __UQADD16 1437,46565
#define     __UHADD16 1438,46624
#define     __SSUB16 1439,46683
#define     __QSUB16 1440,46741
#define     __SHSUB16 1441,46799
#define     __USUB16 1442,46858
#define     __UQSUB16 1443,46916
#define     __UHSUB16 1444,46975
#define     __SASX 1445,47034
#define     __QASX 1446,47090
#define     __SHASX 1447,47146
#define     __UASX 1448,47203
#define     __UQASX 1449,47259
#define     __UHASX 1450,47316
#define     __SSAX 1451,47373
#define     __QSAX 1452,47429
#define     __SHSAX 1453,47485
#define     __USAX 1454,47542
#define     __UQSAX 1455,47598
#define     __UHSAX 1456,47655
#define     __USAD8 1457,47712
#define     __USADA8 1458,47769
#define     __SSAT16 1459,47827
#define     __USAT16 1460,47885
#define     __UXTB16 1461,47943
#define     __UXTAB16 1462,48001
#define     __SXTB16 1463,48060
#define     __SXTAB16 1464,48118
#define     __SMUAD 1465,48177
#define     __SMUADX 1466,48234
#define     __SMLAD 1467,48292
#define     __SMLADX 1468,48349
#define     __SMLALD 1469,48407
#define     __SMLALDX 1470,48465
#define     __SMUSD 1471,48524
#define     __SMUSDX 1472,48581
#define     __SMLSD 1473,48639
#define     __SMLSDX 1474,48696
#define     __SMLSLD 1475,48754
#define     __SMLSLDX 1476,48812
#define     __SEL 1477,48871
#define     __QADD 1478,48926
#define     __QSUB 1479,48982
#define __PKHBT(1481,49040
#define __PKHTB(1484,49234
#define __SXTB16_RORn(1487,49428
#define __SXTAB16_RORn(1489,49500
__STATIC_FORCEINLINE int32_t __SMMLA 1491,49579

Drivers/CMSIS/Include/cmsis_armclang_ltm.h,8727
#define __CMSIS_ARMCLANG_H28,1086
  #define __ASM 34,1245
  #define __INLINE 37,1329
  #define __STATIC_INLINE 40,1423
  #define __STATIC_FORCEINLINE 43,1529
  #define __NO_RETURN 46,1657
  #define __USED 49,1763
  #define __WEAK 52,1861
  #define __PACKED 55,1961
  #define __PACKED_STRUCT 58,2082
  #define __PACKED_UNION 61,2209
  struct __attribute__((packed)) T_UINT32 67,2522
  struct __attribute__((packed)) T_UINT32 { uint32_t v;67,2522
  #define __UNALIGNED_UINT32(69,2614
  #define __UNALIGNED_UINT16_WRITE(77,2992
  #define __UNALIGNED_UINT16_READ(85,3399
  #define __UNALIGNED_UINT32_WRITE(93,3805
  #define __UNALIGNED_UINT32_READ(101,4212
  #define __ALIGNED(104,4349
  #define __RESTRICT 107,4457
  #define __COMPILER_BARRIER(110,4556
#define __PROGRAM_START 116,4759
#define __INITIAL_SP 120,4833
#define __STACK_LIMIT 124,4933
#define __VECTOR_TABLE 128,5033
#define __VECTOR_TABLE_ATTRIBUTE 132,5122
#define __STACK_SEAL 137,5293
#define __TZ_STACK_SEAL_SIZE 141,5395
#define __TZ_STACK_SEAL_VALUE 145,5474
__STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S 149,5543
#define __CMSIS_GCC_OUT_REG(165,6141
#define __CMSIS_GCC_USE_REG(166,6182
#define __CMSIS_GCC_OUT_REG(168,6229
#define __CMSIS_GCC_USE_REG(169,6270
#define __NOP 176,6452
#define __WFI 182,6654
#define __WFE 190,6892
#define __SEV 197,7063
#define __ISB(206,7397
#define __DSB(213,7649
#define __DMB(221,7896
#define __REV(230,8186
#define __REV16(239,8483
#define __REVSH(248,8795
__STATIC_FORCEINLINE uint32_t __ROR(258,9169
#define __BKPT(276,9722
#define __RBIT 285,9970
__STATIC_FORCEINLINE uint8_t __CLZ(293,10236
#define __LDREXB 322,11411
#define __LDREXH 331,11672
#define __LDREXW 340,11934
#define __STREXB 351,12266
#define __STREXH 362,12600
#define __STREXW 373,12934
#define __CLREX 380,13107
#define __SSAT 399,13942
#define __USAT 409,14217
__STATIC_FORCEINLINE uint32_t __RRX(419,14540
__STATIC_FORCEINLINE uint8_t __LDRBT(434,14952
__STATIC_FORCEINLINE uint16_t __LDRHT(449,15389
__STATIC_FORCEINLINE uint32_t __LDRT(464,15829
__STATIC_FORCEINLINE void __STRBT(479,16207
__STATIC_FORCEINLINE void __STRHT(491,16567
__STATIC_FORCEINLINE void __STRT(503,16929
__STATIC_FORCEINLINE int32_t __SSAT(519,17545
__STATIC_FORCEINLINE uint32_t __USAT(544,18110
__STATIC_FORCEINLINE uint8_t __LDAB(574,18999
__STATIC_FORCEINLINE uint16_t __LDAH(589,19390
__STATIC_FORCEINLINE uint32_t __LDA(604,19783
__STATIC_FORCEINLINE void __STLB(619,20153
__STATIC_FORCEINLINE void __STLH(631,20505
__STATIC_FORCEINLINE void __STL(643,20858
#define     __LDAEXB 655,21239
#define     __LDAEXH 664,21523
#define     __LDAEX 673,21807
#define     __STLEXB 684,22163
#define     __STLEXH 695,22521
#define     __STLEX 706,22878
__STATIC_FORCEINLINE void __enable_irq(726,23605
__STATIC_FORCEINLINE void __disable_irq(739,23919
__STATIC_FORCEINLINE uint32_t __get_CONTROL(751,24178
__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(766,24605
__STATIC_FORCEINLINE void __set_CONTROL(781,24940
__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(794,25360
__STATIC_FORCEINLINE uint32_t __get_IPSR(807,25665
__STATIC_FORCEINLINE uint32_t __get_APSR(821,25956
__STATIC_FORCEINLINE uint32_t __get_xPSR(835,26247
__STATIC_FORCEINLINE uint32_t __get_PSP(849,26565
__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(864,26993
__STATIC_FORCEINLINE void __set_PSP(879,27350
__STATIC_FORCEINLINE void __TZ_set_PSP_NS(891,27785
__STATIC_FORCEINLINE uint32_t __get_MSP(903,28097
__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(918,28518
__STATIC_FORCEINLINE void __set_MSP(933,28865
__STATIC_FORCEINLINE void __TZ_set_MSP_NS(945,29291
__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(958,29702
__STATIC_FORCEINLINE void __TZ_set_SP_NS(972,30064
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(984,30387
__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(999,30837
__STATIC_FORCEINLINE void __set_PRIMASK(1014,31160
__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(1026,31556
__STATIC_FORCEINLINE void __enable_fault_irq(1041,32108
__STATIC_FORCEINLINE void __disable_fault_irq(1052,32387
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(1063,32659
__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(1078,33091
__STATIC_FORCEINLINE void __set_BASEPRI(1093,33427
__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(1105,33836
__STATIC_FORCEINLINE void __set_BASEPRI_MAX(1118,34269
__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(1129,34568
__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(1144,34995
__STATIC_FORCEINLINE void __set_FAULTMASK(1159,35328
__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(1171,35738
__STATIC_FORCEINLINE uint32_t __get_PSPLIM(1194,36657
__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(1217,37508
__STATIC_FORCEINLINE void __set_PSPLIM(1240,38231
__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(1262,39119
__STATIC_FORCEINLINE uint32_t __get_MSPLIM(1282,39785
__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(1305,40610
__STATIC_FORCEINLINE void __set_MSPLIM(1327,41301
__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(1348,42158
#define __get_FPSCR 1369,42977
#define __get_FPSCR(1371,43044
#define __set_FPSCR 1381,43405
#define __set_FPSCR(1383,43462
__STATIC_FORCEINLINE uint32_t __SADD8(1398,43825
__STATIC_FORCEINLINE uint32_t __QADD8(1406,44021
__STATIC_FORCEINLINE uint32_t __SHADD8(1414,44217
__STATIC_FORCEINLINE uint32_t __UADD8(1422,44415
__STATIC_FORCEINLINE uint32_t __UQADD8(1430,44611
__STATIC_FORCEINLINE uint32_t __UHADD8(1438,44809
__STATIC_FORCEINLINE uint32_t __SSUB8(1447,45009
__STATIC_FORCEINLINE uint32_t __QSUB8(1455,45205
__STATIC_FORCEINLINE uint32_t __SHSUB8(1463,45401
__STATIC_FORCEINLINE uint32_t __USUB8(1471,45599
__STATIC_FORCEINLINE uint32_t __UQSUB8(1479,45795
__STATIC_FORCEINLINE uint32_t __UHSUB8(1487,45993
__STATIC_FORCEINLINE uint32_t __SADD16(1496,46193
__STATIC_FORCEINLINE uint32_t __QADD16(1504,46391
__STATIC_FORCEINLINE uint32_t __SHADD16(1512,46589
__STATIC_FORCEINLINE uint32_t __UADD16(1520,46789
__STATIC_FORCEINLINE uint32_t __UQADD16(1528,46987
__STATIC_FORCEINLINE uint32_t __UHADD16(1536,47187
__STATIC_FORCEINLINE uint32_t __SSUB16(1544,47387
__STATIC_FORCEINLINE uint32_t __QSUB16(1552,47585
__STATIC_FORCEINLINE uint32_t __SHSUB16(1560,47783
__STATIC_FORCEINLINE uint32_t __USUB16(1568,47983
__STATIC_FORCEINLINE uint32_t __UQSUB16(1576,48181
__STATIC_FORCEINLINE uint32_t __UHSUB16(1584,48381
__STATIC_FORCEINLINE uint32_t __SASX(1592,48581
__STATIC_FORCEINLINE uint32_t __QASX(1600,48775
__STATIC_FORCEINLINE uint32_t __SHASX(1608,48969
__STATIC_FORCEINLINE uint32_t __UASX(1616,49165
__STATIC_FORCEINLINE uint32_t __UQASX(1624,49359
__STATIC_FORCEINLINE uint32_t __UHASX(1632,49555
__STATIC_FORCEINLINE uint32_t __SSAX(1640,49751
__STATIC_FORCEINLINE uint32_t __QSAX(1648,49945
__STATIC_FORCEINLINE uint32_t __SHSAX(1656,50139
__STATIC_FORCEINLINE uint32_t __USAX(1664,50335
__STATIC_FORCEINLINE uint32_t __UQSAX(1672,50529
__STATIC_FORCEINLINE uint32_t __UHSAX(1680,50725
__STATIC_FORCEINLINE uint32_t __USAD8(1688,50921
__STATIC_FORCEINLINE uint32_t __USADA8(1696,51117
#define __SSAT16(1704,51344
#define __USAT16(1711,51540
__STATIC_FORCEINLINE uint32_t __UXTB16(1718,51737
__STATIC_FORCEINLINE uint32_t __UXTAB16(1726,51905
__STATIC_FORCEINLINE uint32_t __SXTB16(1734,52105
__STATIC_FORCEINLINE uint32_t __SXTAB16(1742,52273
__STATIC_FORCEINLINE uint32_t __SMUAD 1750,52473
__STATIC_FORCEINLINE uint32_t __SMUADX 1758,52671
__STATIC_FORCEINLINE uint32_t __SMLAD 1766,52870
__STATIC_FORCEINLINE uint32_t __SMLADX 1774,53096
__STATIC_FORCEINLINE uint64_t __SMLALD 1782,53324
  union llreg_u{llreg_u1784,53410
    uint32_t w32[w321785,53428
    uint64_t w64;1786,53450
__STATIC_FORCEINLINE uint64_t __SMLALDX 1799,53901
  union llreg_u{llreg_u1801,53988
    uint32_t w32[w321802,54006
    uint64_t w64;1803,54028
__STATIC_FORCEINLINE uint32_t __SMUSD 1816,54481
__STATIC_FORCEINLINE uint32_t __SMUSDX 1824,54679
__STATIC_FORCEINLINE uint32_t __SMLSD 1832,54878
__STATIC_FORCEINLINE uint32_t __SMLSDX 1840,55104
__STATIC_FORCEINLINE uint64_t __SMLSLD 1848,55332
  union llreg_u{llreg_u1850,55418
    uint32_t w32[w321851,55436
    uint64_t w64;1852,55458
__STATIC_FORCEINLINE uint64_t __SMLSLDX 1865,55909
  union llreg_u{llreg_u1867,55996
    uint32_t w32[w321868,56014
    uint64_t w64;1869,56036
__STATIC_FORCEINLINE uint32_t __SEL 1882,56489
__STATIC_FORCEINLINE  int32_t __QADD(1890,56683
__STATIC_FORCEINLINE  int32_t __QSUB(1898,56876
#define __PKHBT(1906,57069
#define __PKHTB(1909,57263
#define __SXTB16_RORn(1912,57457
#define __SXTAB16_RORn(1914,57529
__STATIC_FORCEINLINE int32_t __SMMLA 1916,57608

Drivers/CMSIS/Include/cmsis_compiler.h,2243
#define __CMSIS_COMPILER_H26,995
    #define __ASM 71,1747
    #define __INLINE 74,1837
    #define __STATIC_INLINE 77,1935
    #define __STATIC_FORCEINLINE 80,2045
    #define __NO_RETURN 83,2148
    #define __USED 86,2256
    #define __WEAK 89,2360
    #define __PACKED 92,2466
    #define __PACKED_STRUCT 95,2581
    #define __PACKED_UNION 98,2702
    struct __attribute__((packed)) T_UINT32 101,2850
    struct __attribute__((packed)) T_UINT32 { uint32_t v;101,2850
    #define __UNALIGNED_UINT32(102,2912
    #define __UNALIGNED_UINT16_WRITE(106,3095
    #define __UNALIGNED_UINT16_READ(110,3308
    #define __UNALIGNED_UINT32_WRITE(114,3519
    #define __UNALIGNED_UINT32_READ(118,3733
    #define __ALIGNED(121,3876
    #define __RESTRICT 124,3990
    #define __COMPILER_BARRIER(128,4194
    #define __ASM 143,4547
    #define __INLINE 146,4637
    #define __STATIC_INLINE 149,4735
    #define __STATIC_FORCEINLINE 152,4845
    #define __NO_RETURN 155,4948
    #define __USED 158,5056
    #define __WEAK 161,5160
    #define __PACKED 164,5266
    #define __PACKED_STRUCT 167,5368
    #define __PACKED_UNION 170,5476
    #define __UNALIGNED_UINT32(174,5660
    #define __UNALIGNED_UINT16_WRITE(178,5843
    #define __UNALIGNED_UINT16_READ(182,6057
    #define __UNALIGNED_UINT32_WRITE(186,6268
    #define __UNALIGNED_UINT32_READ(190,6482
    #define __ALIGNED(193,6625
    #define __RESTRICT197,6792
    #define __COMPILER_BARRIER(201,6957
    #define __ASM 212,7135
    #define __INLINE 215,7224
    #define __STATIC_INLINE 218,7322
    #define __STATIC_FORCEINLINE 221,7432
    #define __NO_RETURN225,7601
    #define __USED229,7731
    #define __WEAK 232,7781
    #define __PACKED 235,7872
    #define __PACKED_STRUCT 238,7971
    #define __PACKED_UNION 241,8076
    @packed struct T_UINT32 244,8208
    @packed struct T_UINT32 { uint32_t v;244,8208
    #define __UNALIGNED_UINT32(245,8254
    #define __UNALIGNED_UINT16_WRITE(249,8437
    #define __UNALIGNED_UINT16_READ(253,8651
    #define __UNALIGNED_UINT32_WRITE(257,8862
    #define __UNALIGNED_UINT32_READ(261,9076
    #define __ALIGNED(265,9300
    #define __RESTRICT269,9443
    #define __COMPILER_BARRIER(273,9608

Drivers/CMSIS/Include/cmsis_gcc.h,9538
#define __CMSIS_GCC_H26,977
  #define __has_builtin(36,1274
  #define __ASM 41,1372
  #define __INLINE 44,1456
  #define __STATIC_INLINE 47,1548
  #define __STATIC_FORCEINLINE 50,1652
  #define __NO_RETURN 53,1778
  #define __USED 56,1884
  #define __WEAK 59,1982
  #define __PACKED 62,2082
  #define __PACKED_STRUCT 65,2203
  #define __PACKED_UNION 68,2330
  struct __attribute__((packed)) T_UINT32 74,2609
  struct __attribute__((packed)) T_UINT32 { uint32_t v;74,2609
  #define __UNALIGNED_UINT32(76,2699
  #define __UNALIGNED_UINT16_WRITE(84,3029
  #define __UNALIGNED_UINT16_READ(92,3390
  #define __UNALIGNED_UINT32_WRITE(100,3748
  #define __UNALIGNED_UINT32_READ(108,4109
  #define __ALIGNED(111,4246
  #define __RESTRICT 114,4354
  #define __COMPILER_BARRIER(117,4453
__STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(131,4915
    uint32_t const* src;136,5040
    uint32_t* dest;137,5066
    uint32_t  wlen;138,5087
  } __copy_table_t;139,5108
    uint32_t* dest;142,5151
    uint32_t  wlen;143,5172
  } __zero_table_t;144,5193
#define __PROGRAM_START 166,5844
#define __INITIAL_SP 170,5925
#define __STACK_LIMIT 174,6004
#define __VECTOR_TABLE 178,6086
#define __VECTOR_TABLE_ATTRIBUTE 182,6175
#define __STACK_SEAL 187,6349
#define __TZ_STACK_SEAL_SIZE 191,6436
#define __TZ_STACK_SEAL_VALUE 195,6515
__STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S 199,6584
#define __CMSIS_GCC_OUT_REG(215,7182
#define __CMSIS_GCC_RW_REG(216,7223
#define __CMSIS_GCC_USE_REG(217,7263
#define __CMSIS_GCC_OUT_REG(219,7310
#define __CMSIS_GCC_RW_REG(220,7351
#define __CMSIS_GCC_USE_REG(221,7391
#define __NOP(228,7573
#define __WFI(234,7801
#define __WFE(242,8076
#define __SEV(249,8284
__STATIC_FORCEINLINE void __ISB(258,8644
__STATIC_FORCEINLINE void __DSB(269,8938
__STATIC_FORCEINLINE void __DMB(280,9225
__STATIC_FORCEINLINE uint32_t __REV(292,9555
__STATIC_FORCEINLINE uint32_t __REV16(311,10102
__STATIC_FORCEINLINE int16_t __REVSH(326,10556
__STATIC_FORCEINLINE uint32_t __ROR(346,11181
#define __BKPT(364,11734
__STATIC_FORCEINLINE uint32_t __RBIT(373,12000
__STATIC_FORCEINLINE uint8_t __CLZ(403,12997
__STATIC_FORCEINLINE uint8_t __LDREXB(432,14166
__STATIC_FORCEINLINE uint16_t __LDREXH(454,14920
__STATIC_FORCEINLINE uint32_t __LDREXW(476,15677
__STATIC_FORCEINLINE uint32_t __STREXB(493,16137
__STATIC_FORCEINLINE uint32_t __STREXH(510,16642
__STATIC_FORCEINLINE uint32_t __STREXW(527,17149
__STATIC_FORCEINLINE void __CLREX(540,17484
#define __SSAT(561,18355
#define __USAT(577,18805
__STATIC_FORCEINLINE uint32_t __RRX(593,19306
__STATIC_FORCEINLINE uint8_t __LDRBT(608,19718
__STATIC_FORCEINLINE uint16_t __LDRHT(630,20474
__STATIC_FORCEINLINE uint32_t __LDRT(652,21233
__STATIC_FORCEINLINE void __STRBT(667,21615
__STATIC_FORCEINLINE void __STRHT(679,21976
__STATIC_FORCEINLINE void __STRT(691,22339
__STATIC_FORCEINLINE int32_t __SSAT(707,22956
__STATIC_FORCEINLINE uint32_t __USAT(732,23521
__STATIC_FORCEINLINE uint8_t __LDAB(762,24410
__STATIC_FORCEINLINE uint16_t __LDAH(777,24805
__STATIC_FORCEINLINE uint32_t __LDA(792,25202
__STATIC_FORCEINLINE void __STLB(807,25576
__STATIC_FORCEINLINE void __STLH(819,25929
__STATIC_FORCEINLINE void __STL(831,26283
__STATIC_FORCEINLINE uint8_t __LDAEXB(843,26665
__STATIC_FORCEINLINE uint16_t __LDAEXH(858,27084
__STATIC_FORCEINLINE uint32_t __LDAEX(873,27505
__STATIC_FORCEINLINE uint32_t __STLEXB(890,27984
__STATIC_FORCEINLINE uint32_t __STLEXH(907,28509
__STATIC_FORCEINLINE uint32_t __STLEX(924,29035
__STATIC_FORCEINLINE void __enable_irq(949,29905
__STATIC_FORCEINLINE void __disable_irq(960,30187
__STATIC_FORCEINLINE uint32_t __get_CONTROL(971,30438
__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(986,30865
__STATIC_FORCEINLINE void __set_CONTROL(1001,31200
__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(1014,31620
__STATIC_FORCEINLINE uint32_t __get_IPSR(1027,31925
__STATIC_FORCEINLINE uint32_t __get_APSR(1041,32216
__STATIC_FORCEINLINE uint32_t __get_xPSR(1055,32507
__STATIC_FORCEINLINE uint32_t __get_PSP(1069,32825
__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(1084,33253
__STATIC_FORCEINLINE void __set_PSP(1099,33610
__STATIC_FORCEINLINE void __TZ_set_PSP_NS(1111,34045
__STATIC_FORCEINLINE uint32_t __get_MSP(1123,34357
__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(1138,34778
__STATIC_FORCEINLINE void __set_MSP(1153,35125
__STATIC_FORCEINLINE void __TZ_set_MSP_NS(1165,35551
__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(1178,35962
__STATIC_FORCEINLINE void __TZ_set_SP_NS(1192,36324
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(1204,36647
__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(1219,37097
__STATIC_FORCEINLINE void __set_PRIMASK(1234,37420
__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(1246,37816
__STATIC_FORCEINLINE void __enable_fault_irq(1261,38368
__STATIC_FORCEINLINE void __disable_fault_irq(1272,38647
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(1283,38919
__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(1298,39351
__STATIC_FORCEINLINE void __set_BASEPRI(1313,39687
__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(1325,40096
__STATIC_FORCEINLINE void __set_BASEPRI_MAX(1338,40529
__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(1349,40828
__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(1364,41255
__STATIC_FORCEINLINE void __set_FAULTMASK(1379,41588
__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(1391,41998
__STATIC_FORCEINLINE uint32_t __get_PSPLIM(1414,42917
__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(1436,43746
__STATIC_FORCEINLINE void __set_PSPLIM(1459,44469
__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(1480,45335
__STATIC_FORCEINLINE uint32_t __get_MSPLIM(1501,46023
__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(1524,46848
__STATIC_FORCEINLINE void __set_MSPLIM(1547,47561
__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(1568,48418
__STATIC_FORCEINLINE uint32_t __get_FPSCR(1588,49114
__STATIC_FORCEINLINE void __set_FPSCR(1614,49890
__STATIC_FORCEINLINE uint32_t __SADD8(1643,50776
__STATIC_FORCEINLINE uint32_t __QADD8(1651,50972
__STATIC_FORCEINLINE uint32_t __SHADD8(1659,51159
__STATIC_FORCEINLINE uint32_t __UADD8(1667,51348
__STATIC_FORCEINLINE uint32_t __UQADD8(1675,51544
__STATIC_FORCEINLINE uint32_t __UHADD8(1683,51733
__STATIC_FORCEINLINE uint32_t __SSUB8(1692,51924
__STATIC_FORCEINLINE uint32_t __QSUB8(1700,52120
__STATIC_FORCEINLINE uint32_t __SHSUB8(1708,52307
__STATIC_FORCEINLINE uint32_t __USUB8(1716,52496
__STATIC_FORCEINLINE uint32_t __UQSUB8(1724,52692
__STATIC_FORCEINLINE uint32_t __UHSUB8(1732,52881
__STATIC_FORCEINLINE uint32_t __SADD16(1741,53072
__STATIC_FORCEINLINE uint32_t __QADD16(1749,53270
__STATIC_FORCEINLINE uint32_t __SHADD16(1757,53459
__STATIC_FORCEINLINE uint32_t __UADD16(1765,53650
__STATIC_FORCEINLINE uint32_t __UQADD16(1773,53848
__STATIC_FORCEINLINE uint32_t __UHADD16(1781,54039
__STATIC_FORCEINLINE uint32_t __SSUB16(1789,54230
__STATIC_FORCEINLINE uint32_t __QSUB16(1797,54428
__STATIC_FORCEINLINE uint32_t __SHSUB16(1805,54617
__STATIC_FORCEINLINE uint32_t __USUB16(1813,54808
__STATIC_FORCEINLINE uint32_t __UQSUB16(1821,55006
__STATIC_FORCEINLINE uint32_t __UHSUB16(1829,55197
__STATIC_FORCEINLINE uint32_t __SASX(1837,55388
__STATIC_FORCEINLINE uint32_t __QASX(1845,55582
__STATIC_FORCEINLINE uint32_t __SHASX(1853,55767
__STATIC_FORCEINLINE uint32_t __UASX(1861,55954
__STATIC_FORCEINLINE uint32_t __UQASX(1869,56148
__STATIC_FORCEINLINE uint32_t __UHASX(1877,56335
__STATIC_FORCEINLINE uint32_t __SSAX(1885,56522
__STATIC_FORCEINLINE uint32_t __QSAX(1893,56716
__STATIC_FORCEINLINE uint32_t __SHSAX(1901,56901
__STATIC_FORCEINLINE uint32_t __USAX(1909,57088
__STATIC_FORCEINLINE uint32_t __UQSAX(1917,57282
__STATIC_FORCEINLINE uint32_t __UHSAX(1925,57469
__STATIC_FORCEINLINE uint32_t __USAD8(1933,57656
__STATIC_FORCEINLINE uint32_t __USADA8(1941,57843
#define __SSAT16(1949,58061
#define __USAT16(1957,58291
__STATIC_FORCEINLINE uint32_t __UXTB16(1965,58522
__STATIC_FORCEINLINE uint32_t __UXTAB16(1973,58681
__STATIC_FORCEINLINE uint32_t __SXTB16(1981,58872
__STATIC_FORCEINLINE uint32_t __SXTB16_RORn(1989,59031
__STATIC_FORCEINLINE uint32_t __SXTAB16(2000,59402
__STATIC_FORCEINLINE uint32_t __SXTAB16_RORn(2008,59593
__STATIC_FORCEINLINE uint32_t __SMUAD 2020,60003
__STATIC_FORCEINLINE uint32_t __SMUADX 2028,60201
__STATIC_FORCEINLINE uint32_t __SMLAD 2036,60400
__STATIC_FORCEINLINE uint32_t __SMLADX 2044,60626
__STATIC_FORCEINLINE uint64_t __SMLALD 2052,60854
  union llreg_u{llreg_u2054,60940
    uint32_t w32[w322055,60958
    uint64_t w64;2056,60980
__STATIC_FORCEINLINE uint64_t __SMLALDX 2069,61431
  union llreg_u{llreg_u2071,61518
    uint32_t w32[w322072,61536
    uint64_t w64;2073,61558
__STATIC_FORCEINLINE uint32_t __SMUSD 2086,62011
__STATIC_FORCEINLINE uint32_t __SMUSDX 2094,62209
__STATIC_FORCEINLINE uint32_t __SMLSD 2102,62408
__STATIC_FORCEINLINE uint32_t __SMLSDX 2110,62634
__STATIC_FORCEINLINE uint64_t __SMLSLD 2118,62862
  union llreg_u{llreg_u2120,62948
    uint32_t w32[w322121,62966
    uint64_t w64;2122,62988
__STATIC_FORCEINLINE uint64_t __SMLSLDX 2135,63439
  union llreg_u{llreg_u2137,63526
    uint32_t w32[w322138,63544
    uint64_t w64;2139,63566
__STATIC_FORCEINLINE uint32_t __SEL 2152,64019
__STATIC_FORCEINLINE  int32_t __QADD(2160,64213
__STATIC_FORCEINLINE  int32_t __QSUB(2168,64406
#define __PKHBT(2177,64601
#define __PKHTB(2185,64858
__STATIC_FORCEINLINE int32_t __SMMLA 2197,65231

Drivers/CMSIS/Include/cmsis_iccarm.h,10178
#define __CMSIS_ICCARM_H__30,1230
#define __IAR_FT 38,1370
  #define __ICCARM_V8 41,1453
  #define __ICCARM_V8 43,1485
    #define __ALIGNED(48,1558
    #define __ALIGNED(51,1683
    #define __ALIGNED(54,1826
    #define __ARM_ARCH_8M_MAIN__ 65,2157
    #define __ARM_ARCH_8M_BASE__ 67,2230
      #define __ARM_ARCH_6M__ 70,2357
        #define __ARM_ARCH_7EM__ 73,2446
        #define __ARM_ARCH_7M__ 75,2495
    #define __ARM_ARCH_6M__ 85,2895
    #define __ARM_ARCH_7M__ 87,2981
    #define __ARM_ARCH_7EM__ 89,3069
    #define __ARM_ARCH_8M_BASE__ 91,3173
    #define __ARM_ARCH_8M_MAIN__ 93,3280
    #define __ARM_ARCH_8M_MAIN__ 95,3389
  #define __IAR_M0_FAMILY 104,3540
  #define __IAR_M0_FAMILY 106,3634
  #define __IAR_M0_FAMILY 108,3671
  #define __ASM 113,3728
  #define __COMPILER_BARRIER(117,3791
  #define __INLINE 121,3881
    #define __NO_RETURN 126,3960
    #define __NO_RETURN 128,4024
    #define __PACKED 134,4147
    #define __PACKED 137,4255
    #define __PACKED_STRUCT 143,4352
    #define __PACKED_STRUCT 146,4474
    #define __PACKED_UNION 152,4584
    #define __PACKED_UNION 155,4704
    #define __RESTRICT 161,4808
    #define __RESTRICT 164,4904
  #define __STATIC_INLINE 169,4995
  #define __FORCEINLINE 173,5077
  #define __STATIC_FORCEINLINE 177,5177
__IAR_FT uint16_t __iar_uint16_read(183,5333
#define __UNALIGNED_UINT16_READ(188,5457
__IAR_FT void __iar_uint16_write(195,5614
#define __UNALIGNED_UINT16_WRITE(200,5749
__IAR_FT uint32_t __iar_uint32_read(206,5913
#define __UNALIGNED_UINT32_READ(211,6037
__IAR_FT void __iar_uint32_write(217,6192
#define __UNALIGNED_UINT32_WRITE(222,6327
__packed struct  __iar_u32 228,6505
__packed struct  __iar_u32 { uint32_t v;228,6505
#define __UNALIGNED_UINT32(230,6576
    #define __USED 235,6689
    #define __USED 237,6740
#undef __WEAK 241,6798
    #define __WEAK 244,6923
    #define __WEAK 246,6974
#define __PROGRAM_START 251,7057
#define __INITIAL_SP 255,7144
#define __STACK_LIMIT 259,7226
#define __VECTOR_TABLE 263,7308
#define __VECTOR_TABLE_ATTRIBUTE 267,7402
#define __STACK_SEAL 272,7544
#define __TZ_STACK_SEAL_SIZE 276,7635
#define __TZ_STACK_SEAL_VALUE 280,7714
__STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S 283,7781
  #define __ICCARM_INTRINSICS_VERSION__ 289,7956
    #undef __CLZ295,8074
    #undef __REVSH298,8126
    #undef __RBIT301,8179
    #undef __SSAT304,8231
    #undef __USAT307,8283
  #define __disable_fault_irq 312,8347
  #define __disable_irq 313,8404
  #define __enable_fault_irq 314,8467
  #define __enable_irq 315,8523
  #define __arm_rsr 316,8585
  #define __arm_wsr 317,8634
  #define __get_APSR(320,8687
  #define __get_BASEPRI(321,8746
  #define __get_CONTROL(322,8808
  #define __get_FAULTMASK(323,8870
    #define __get_FPSCR(327,9065
    #define __set_FPSCR(328,9125
    #define __get_FPSCR(330,9203
    #define __set_FPSCR(331,9248
  #define __get_IPSR(334,9313
  #define __get_MSP(335,9372
    #define __get_MSPLIM(339,9643
    #define __get_MSPLIM(341,9696
  #define __get_PRIMASK(343,9767
  #define __get_PSP(344,9829
    #define __get_PSPLIM(349,10102
    #define __get_PSPLIM(351,10155
  #define __get_xPSR(354,10228
  #define __set_BASEPRI(356,10289
  #define __set_BASEPRI_MAX(357,10360
__STATIC_FORCEINLINE void __set_CONTROL(359,10437
  #define __set_FAULTMASK(365,10562
  #define __set_MSP(366,10635
    #define __set_MSPLIM(371,10917
    #define __set_MSPLIM(373,10981
  #define __set_PRIMASK(375,11061
  #define __set_PSP(376,11132
    #define __set_PSPLIM(380,11412
    #define __set_PSPLIM(382,11476
  #define __TZ_get_CONTROL_NS(385,11558
__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(387,11625
  #define __TZ_get_PSP_NS(393,11759
  #define __TZ_set_PSP_NS(394,11820
  #define __TZ_get_MSP_NS(395,11890
  #define __TZ_set_MSP_NS(396,11951
  #define __TZ_get_SP_NS(397,12021
  #define __TZ_set_SP_NS(398,12081
  #define __TZ_get_PRIMASK_NS(399,12150
  #define __TZ_set_PRIMASK_NS(400,12215
  #define __TZ_get_BASEPRI_NS(401,12289
  #define __TZ_set_BASEPRI_NS(402,12354
  #define __TZ_get_FAULTMASK_NS(403,12428
  #define __TZ_set_FAULTMASK_NS(404,12495
    #define __TZ_get_PSPLIM_NS(409,12786
    #define __TZ_set_PSPLIM_NS(410,12830
    #define __TZ_get_PSPLIM_NS(412,12894
    #define __TZ_set_PSPLIM_NS(413,12958
  #define __TZ_get_MSPLIM_NS(416,13043
  #define __TZ_set_MSPLIM_NS(417,13107
  #define __NOP 419,13182
  #define __CLZ 421,13232
  #define __CLREX 422,13271
  #define __DMB 424,13314
  #define __DSB 425,13353
  #define __ISB 426,13392
  #define __LDREXB 428,13433
  #define __LDREXH 429,13475
  #define __LDREXW 430,13517
  #define __RBIT 432,13560
  #define __REV 433,13600
  #define __REV16 434,13639
  __IAR_FT int16_t __REVSH(436,13682
  #define __ROR 441,13783
  #define __RRX 442,13822
  #define __SEV 444,13863
    #define __SSAT 447,13928
  #define __STREXB 450,13982
  #define __STREXH 451,14024
  #define __STREXW 452,14066
    #define __USAT 455,14133
  #define __WFE 458,14187
  #define __WFI 459,14226
    #define __SADD8 462,14288
    #define __QADD8 463,14331
    #define __SHADD8 464,14374
    #define __UADD8 465,14418
    #define __UQADD8 466,14461
    #define __UHADD8 467,14505
    #define __SSUB8 468,14549
    #define __QSUB8 469,14592
    #define __SHSUB8 470,14635
    #define __USUB8 471,14679
    #define __UQSUB8 472,14722
    #define __UHSUB8 473,14766
    #define __SADD16 474,14810
    #define __QADD16 475,14854
    #define __SHADD16 476,14898
    #define __UADD16 477,14943
    #define __UQADD16 478,14987
    #define __UHADD16 479,15032
    #define __SSUB16 480,15077
    #define __QSUB16 481,15121
    #define __SHSUB16 482,15165
    #define __USUB16 483,15210
    #define __UQSUB16 484,15254
    #define __UHSUB16 485,15299
    #define __SASX 486,15344
    #define __QASX 487,15386
    #define __SHASX 488,15428
    #define __UASX 489,15471
    #define __UQASX 490,15513
    #define __UHASX 491,15556
    #define __SSAX 492,15599
    #define __QSAX 493,15641
    #define __SHSAX 494,15683
    #define __USAX 495,15726
    #define __UQSAX 496,15768
    #define __UHSAX 497,15811
    #define __USAD8 498,15854
    #define __USADA8 499,15897
    #define __SSAT16 500,15941
    #define __USAT16 501,15985
    #define __UXTB16 502,16029
    #define __UXTAB16 503,16073
    #define __SXTB16 504,16118
    #define __SXTAB16 505,16162
    #define __SMUAD 506,16207
    #define __SMUADX 507,16250
    #define __SMMLA 508,16294
    #define __SMLAD 509,16337
    #define __SMLADX 510,16380
    #define __SMLALD 511,16424
    #define __SMLALDX 512,16468
    #define __SMUSD 513,16513
    #define __SMUSDX 514,16556
    #define __SMLSD 515,16600
    #define __SMLSDX 516,16643
    #define __SMLSLD 517,16687
    #define __SMLSLDX 518,16731
    #define __SEL 519,16776
    #define __QADD 520,16817
    #define __QSUB 521,16859
    #define __PKHBT 522,16901
    #define __PKHTB 523,16944
    #define __CLZ 530,17160
    #define __SSAT 531,17207
    #define __USAT 532,17255
    #define __RBIT 533,17303
    #define __get_APSR 534,17351
    #define __get_FPSCR 540,17556
    #define __set_FPSCR 541,17613
    #undef __CLZ552,17921
    #undef __SSAT553,17939
    #undef __USAT554,17958
    #undef __RBIT555,17977
    #undef __get_APSR556,17996
    __STATIC_INLINE uint8_t __CLZ(558,18021
    __STATIC_INLINE uint32_t __RBIT(573,18318
    __STATIC_INLINE  uint32_t __get_APSR(586,18565
    #undef __get_FPSCR597,18862
    #undef __set_FPSCR598,18886
    #define __get_FPSCR(599,18910
    #define __set_FPSCR(600,18947
  #define __enable_irq 606,19070
  #define __disable_irq 607,19116
  #define __NOP 608,19163
  #define __get_xPSR 610,19207
    __IAR_FT uint32_t __LDREXW(614,19305
    __IAR_FT uint32_t __STREXW(619,19422
    __IAR_FT uint32_t __RRX(629,19677
    __IAR_FT void __set_BASEPRI_MAX(636,19856
    #define __enable_fault_irq 642,19990
    #define __disable_fault_irq 643,20036
  __IAR_FT uint32_t __ROR(648,20126
   __IAR_FT uint32_t __get_MSPLIM(656,20410
    __IAR_FT void   __set_MSPLIM(669,20828
    __IAR_FT uint32_t __get_PSPLIM(680,21220
    __IAR_FT void   __set_PSPLIM(693,21639
    __IAR_FT uint32_t __TZ_get_CONTROL_NS(704,22031
    __IAR_FT void   __TZ_set_CONTROL_NS(711,22198
    __IAR_FT uint32_t   __TZ_get_PSP_NS(717,22363
    __IAR_FT void   __TZ_set_PSP_NS(724,22524
    __IAR_FT uint32_t   __TZ_get_MSP_NS(729,22653
    __IAR_FT void   __TZ_set_MSP_NS(736,22814
    __IAR_FT uint32_t   __TZ_get_SP_NS(741,22943
    __IAR_FT void   __TZ_set_SP_NS(747,23100
    __IAR_FT uint32_t   __TZ_get_PRIMASK_NS(752,23227
    __IAR_FT void   __TZ_set_PRIMASK_NS(759,23396
    __IAR_FT uint32_t   __TZ_get_BASEPRI_NS(764,23533
    __IAR_FT void   __TZ_set_BASEPRI_NS(771,23702
    __IAR_FT uint32_t   __TZ_get_FAULTMASK_NS(776,23839
    __IAR_FT void   __TZ_set_FAULTMASK_NS(783,24012
    __IAR_FT uint32_t   __TZ_get_PSPLIM_NS(788,24153
    __IAR_FT void   __TZ_set_PSPLIM_NS(801,24583
    __IAR_FT uint32_t   __TZ_get_MSPLIM_NS(812,24984
    __IAR_FT void   __TZ_set_MSPLIM_NS(819,25151
#define __BKPT(828,25402
  __STATIC_INLINE int32_t __SSAT(831,25497
  __STATIC_INLINE uint32_t __USAT(849,25867
  __IAR_FT uint8_t __LDRBT(869,26292
  __IAR_FT uint16_t __LDRHT(876,26480
  __IAR_FT uint32_t __LDRT(883,26671
  __IAR_FT void __STRBT(890,26848
  __IAR_FT void __STRHT(895,27013
  __IAR_FT void __STRT(900,27180
  __IAR_FT uint8_t __LDAB(911,27528
  __IAR_FT uint16_t __LDAH(918,27712
  __IAR_FT uint32_t __LDA(925,27899
  __IAR_FT void __STLB(932,28072
  __IAR_FT void __STLH(937,28222
  __IAR_FT void __STL(942,28374
  __IAR_FT uint8_t __LDAEXB(947,28524
  __IAR_FT uint16_t __LDAEXH(954,28712
  __IAR_FT uint32_t __LDAEX(961,28903
  __IAR_FT uint32_t __STLEXB(968,29080
  __IAR_FT uint32_t __STLEXH(975,29290
  __IAR_FT uint32_t __STLEX(982,29502
#undef __IAR_FT991,29773
#undef __IAR_M0_FAMILY992,29790
#undef __ICCARM_V8993,29814
#define __SXTB16_RORn(998,29894
#define __SXTAB16_RORn(1000,29959

Drivers/CMSIS/Include/cmsis_version.h,151
#define __CMSIS_VERSION_H32,1223
#define __CM_CMSIS_VERSION_MAIN 35,1286
#define __CM_CMSIS_VERSION_SUB 36,1406
#define __CM_CMSIS_VERSION 37,1525

Drivers/CMSIS/Include/core_armv81mml.h,79305
#define __CORE_ARMV81MML_H_GENERIC34,1433
#define __ARMv81MML_CMSIS_VERSION_MAIN 68,2430
#define __ARMv81MML_CMSIS_VERSION_SUB 69,2566
#define __ARMv81MML_CMSIS_VERSION 70,2701
#define __CORTEX_M 73,2919
      #define __FPU_USED 80,3279
      #define __FPU_USED 83,3427
    #define __FPU_USED 86,3483
      #define __DSP_USED 91,3621
      #define __DSP_USED 94,3785
    #define __DSP_USED 97,3843
      #define __FPU_USED 103,4028
      #define __FPU_USED 106,4176
    #define __FPU_USED 109,4232
      #define __DSP_USED 114,4370
      #define __DSP_USED 117,4534
    #define __DSP_USED 120,4592
      #define __FPU_USED 126,4753
      #define __FPU_USED 129,4901
    #define __FPU_USED 132,4957
      #define __DSP_USED 137,5095
      #define __DSP_USED 140,5259
    #define __DSP_USED 143,5317
      #define __FPU_USED 149,5486
      #define __FPU_USED 152,5634
    #define __FPU_USED 155,5690
      #define __FPU_USED 161,5853
      #define __FPU_USED 164,6001
    #define __FPU_USED 167,6057
      #define __FPU_USED 173,6218
      #define __FPU_USED 176,6366
    #define __FPU_USED 179,6422
#define __CORE_ARMV81MML_H_DEPENDANT196,6705
    #define __ARMv81MML_REV 205,6898
    #define __FPU_PRESENT 210,7068
      #define __FPU_DP 216,7251
    #define __MPU_PRESENT 222,7416
    #define __ICACHE_PRESENT 227,7578
    #define __DCACHE_PRESENT 232,7743
    #define __PMU_PRESENT 237,7905
      #define __PMU_NUM_EVENTCNT 243,8098
    #define __SAUREGION_PRESENT 251,8420
    #define __DSP_PRESENT 256,8585
    #define __VTOR_PRESENT 261,8745
    #define __NVIC_PRIO_BITS 266,8909
    #define __Vendor_SysTickConfig 271,9080
  #define   __I 285,9564
  #define   __I 287,9653
#define     __O 289,9743
#define     __IO 290,9826
#define     __IM 293,9975
#define     __OM 294,10073
#define     __IOM 295,10172
    uint32_t _reserved0:_reserved0332,11160
    uint32_t GE:GE333,11232
    uint32_t _reserved1:_reserved1334,11323
    uint32_t Q:Q335,11395
    uint32_t V:V336,11484
    uint32_t C:C337,11576
    uint32_t Z:Z338,11665
    uint32_t N:N339,11753
  } b;340,11845
  uint32_t w;341,11926
} APSR_Type;342,12007
#define APSR_N_Pos 345,12056
#define APSR_N_Msk 346,12172
#define APSR_Z_Pos 348,12286
#define APSR_Z_Msk 349,12402
#define APSR_C_Pos 351,12516
#define APSR_C_Msk 352,12632
#define APSR_V_Pos 354,12746
#define APSR_V_Msk 355,12862
#define APSR_Q_Pos 357,12976
#define APSR_Q_Msk 358,13092
#define APSR_GE_Pos 360,13206
#define APSR_GE_Msk 361,13323
    uint32_t ISR:ISR371,13561
    uint32_t _reserved0:_reserved0372,13641
  } b;373,13713
  uint32_t w;374,13794
} IPSR_Type;375,13875
#define IPSR_ISR_Pos 378,13924
#define IPSR_ISR_Msk 379,14042
    uint32_t ISR:ISR389,14288
    uint32_t _reserved0:_reserved0390,14368
    uint32_t GE:GE391,14440
    uint32_t _reserved1:_reserved1392,14531
    uint32_t T:T393,14603
    uint32_t IT:IT394,14692
    uint32_t Q:Q395,14781
    uint32_t V:V396,14870
    uint32_t C:C397,14962
    uint32_t Z:Z398,15051
    uint32_t N:N399,15139
  } b;400,15231
  uint32_t w;401,15312
} xPSR_Type;402,15393
#define xPSR_N_Pos 405,15442
#define xPSR_N_Msk 406,15558
#define xPSR_Z_Pos 408,15672
#define xPSR_Z_Msk 409,15788
#define xPSR_C_Pos 411,15902
#define xPSR_C_Msk 412,16018
#define xPSR_V_Pos 414,16132
#define xPSR_V_Msk 415,16248
#define xPSR_Q_Pos 417,16362
#define xPSR_Q_Msk 418,16478
#define xPSR_IT_Pos 420,16592
#define xPSR_IT_Msk 421,16709
#define xPSR_T_Pos 423,16824
#define xPSR_T_Msk 424,16940
#define xPSR_GE_Pos 426,17054
#define xPSR_GE_Msk 427,17171
#define xPSR_ISR_Pos 429,17286
#define xPSR_ISR_Msk 430,17404
    uint32_t nPRIV:nPRIV440,17630
    uint32_t SPSEL:SPSEL441,17728
    uint32_t FPCA:FPCA442,17812
    uint32_t SFPA:SFPA443,17905
    uint32_t _reserved1:_reserved1444,17997
  } b;445,18069
  uint32_t w;446,18150
} CONTROL_Type;447,18231
#define CONTROL_SFPA_Pos 450,18286
#define CONTROL_SFPA_Msk 451,18408
#define CONTROL_FPCA_Pos 453,18528
#define CONTROL_FPCA_Msk 454,18650
#define CONTROL_SPSEL_Pos 456,18770
#define CONTROL_SPSEL_Msk 457,18893
#define CONTROL_nPRIV_Pos 459,19014
#define CONTROL_nPRIV_Msk 460,19137
  __IOM uint32_t ISER[ISER477,19588
        uint32_t RESERVED0[RESERVED0478,19689
  __IOM uint32_t ICER[ICER479,19723
        uint32_t RSERVED1[RSERVED1480,19826
  __IOM uint32_t ISPR[ISPR481,19859
        uint32_t RESERVED2[RESERVED2482,19961
  __IOM uint32_t ICPR[ICPR483,19995
        uint32_t RESERVED3[RESERVED3484,20099
  __IOM uint32_t IABR[IABR485,20133
        uint32_t RESERVED4[RESERVED4486,20234
  __IOM uint32_t ITNS[ITNS487,20268
        uint32_t RESERVED5[RESERVED5488,20375
  __IOM uint8_t  IPR[IPR489,20409
        uint32_t RESERVED6[RESERVED6490,20520
  __OM  uint32_t STIR;491,20555
}  NVIC_Type;492,20662
#define NVIC_STIR_INTID_Pos 495,20736
#define NVIC_STIR_INTID_Msk 496,20859
  __IM  uint32_t CPUID;513,21288
  __IOM uint32_t ICSR;514,21379
  __IOM uint32_t VTOR;515,21487
  __IOM uint32_t AIRCR;516,21587
  __IOM uint32_t SCR;517,21707
  __IOM uint32_t CCR;518,21802
  __IOM uint8_t  SHPR[SHPR519,21904
  __IOM uint32_t SHCSR;520,22029
  __IOM uint32_t CFSR;521,22142
  __IOM uint32_t HFSR;522,22248
  __IOM uint32_t DFSR;523,22345
  __IOM uint32_t MMFAR;524,22444
  __IOM uint32_t BFAR;525,22548
  __IOM uint32_t AFSR;526,22645
  __IM  uint32_t ID_PFR[ID_PFR527,22748
  __IM  uint32_t ID_DFR;528,22846
  __IM  uint32_t ID_AFR;529,22940
  __IM  uint32_t ID_MMFR[ID_MMFR530,23038
  __IM  uint32_t ID_ISAR[ID_ISAR531,23139
  __IM  uint32_t CLIDR;532,23246
  __IM  uint32_t CTR;533,23341
  __IM  uint32_t CCSIDR;534,23432
  __IOM uint32_t CSSELR;535,23526
  __IOM uint32_t CPACR;536,23627
  __IOM uint32_t NSACR;537,23734
        uint32_t RESERVED7[RESERVED7538,23840
  __IOM uint32_t SFSR;539,23874
  __IOM uint32_t SFAR;540,23974
        uint32_t RESERVED3[RESERVED3541,24075
  __OM  uint32_t STIR;542,24109
  __IOM uint32_t RFSR;543,24218
        uint32_t RESERVED4[RESERVED4544,24315
  __IM  uint32_t MVFR0;545,24349
  __IM  uint32_t MVFR1;546,24453
  __IM  uint32_t MVFR2;547,24557
        uint32_t RESERVED5[RESERVED5548,24661
  __OM  uint32_t ICIALLU;549,24694
        uint32_t RESERVED6[RESERVED6550,24795
  __OM  uint32_t ICIMVAU;551,24828
  __OM  uint32_t DCIMVAC;552,24932
  __OM  uint32_t DCISW;553,25036
  __OM  uint32_t DCCMVAU;554,25137
  __OM  uint32_t DCCMVAC;555,25236
  __OM  uint32_t DCCSW;556,25335
  __OM  uint32_t DCCIMVAC;557,25431
  __OM  uint32_t DCCISW;558,25545
  __OM  uint32_t BPIALL;559,25656
} SCB_Type;560,25759
#define SCB_CPUID_IMPLEMENTER_Pos 563,25812
#define SCB_CPUID_IMPLEMENTER_Msk 564,25943
#define SCB_CPUID_VARIANT_Pos 566,26072
#define SCB_CPUID_VARIANT_Msk 567,26199
#define SCB_CPUID_ARCHITECTURE_Pos 569,26324
#define SCB_CPUID_ARCHITECTURE_Msk 570,26456
#define SCB_CPUID_PARTNO_Pos 572,26586
#define SCB_CPUID_PARTNO_Msk 573,26712
#define SCB_CPUID_REVISION_Pos 575,26836
#define SCB_CPUID_REVISION_Msk 576,26964
#define SCB_ICSR_PENDNMISET_Pos 579,27146
#define SCB_ICSR_PENDNMISET_Msk 580,27275
#define SCB_ICSR_NMIPENDSET_Pos 582,27402
#define SCB_ICSR_NMIPENDSET_Msk 583,27555
#define SCB_ICSR_PENDNMICLR_Pos 585,27706
#define SCB_ICSR_PENDNMICLR_Msk 586,27835
#define SCB_ICSR_PENDSVSET_Pos 588,27962
#define SCB_ICSR_PENDSVSET_Msk 589,28090
#define SCB_ICSR_PENDSVCLR_Pos 591,28216
#define SCB_ICSR_PENDSVCLR_Msk 592,28344
#define SCB_ICSR_PENDSTSET_Pos 594,28470
#define SCB_ICSR_PENDSTSET_Msk 595,28598
#define SCB_ICSR_PENDSTCLR_Pos 597,28724
#define SCB_ICSR_PENDSTCLR_Msk 598,28852
#define SCB_ICSR_STTNS_Pos 600,28978
#define SCB_ICSR_STTNS_Msk 601,29123
#define SCB_ICSR_ISRPREEMPT_Pos 603,29266
#define SCB_ICSR_ISRPREEMPT_Msk 604,29395
#define SCB_ICSR_ISRPENDING_Pos 606,29522
#define SCB_ICSR_ISRPENDING_Msk 607,29651
#define SCB_ICSR_VECTPENDING_Pos 609,29778
#define SCB_ICSR_VECTPENDING_Msk 610,29908
#define SCB_ICSR_RETTOBASE_Pos 612,30036
#define SCB_ICSR_RETTOBASE_Msk 613,30164
#define SCB_ICSR_VECTACTIVE_Pos 615,30290
#define SCB_ICSR_VECTACTIVE_Msk 616,30419
#define SCB_VTOR_TBLOFF_Pos 619,30598
#define SCB_VTOR_TBLOFF_Msk 620,30723
#define SCB_AIRCR_VECTKEY_Pos 623,30918
#define SCB_AIRCR_VECTKEY_Msk 624,31045
#define SCB_AIRCR_VECTKEYSTAT_Pos 626,31170
#define SCB_AIRCR_VECTKEYSTAT_Msk 627,31301
#define SCB_AIRCR_ENDIANESS_Pos 629,31430
#define SCB_AIRCR_ENDIANESS_Msk 630,31559
#define SCB_AIRCR_PRIS_Pos 632,31686
#define SCB_AIRCR_PRIS_Msk 633,31810
#define SCB_AIRCR_BFHFNMINS_Pos 635,31932
#define SCB_AIRCR_BFHFNMINS_Msk 636,32061
#define SCB_AIRCR_PRIGROUP_Pos 638,32188
#define SCB_AIRCR_PRIGROUP_Msk 639,32316
#define SCB_AIRCR_IESB_Pos 641,32442
#define SCB_AIRCR_IESB_Msk 642,32581
#define SCB_AIRCR_DIT_Pos 644,32718
#define SCB_AIRCR_DIT_Msk 645,32861
#define SCB_AIRCR_SYSRESETREQS_Pos 647,33002
#define SCB_AIRCR_SYSRESETREQS_Msk 648,33134
#define SCB_AIRCR_SYSRESETREQ_Pos 650,33264
#define SCB_AIRCR_SYSRESETREQ_Msk 651,33395
#define SCB_AIRCR_VECTCLRACTIVE_Pos 653,33524
#define SCB_AIRCR_VECTCLRACTIVE_Msk 654,33657
#define SCB_SCR_SEVONPEND_Pos 657,33835
#define SCB_SCR_SEVONPEND_Msk 658,33962
#define SCB_SCR_SLEEPDEEPS_Pos 660,34087
#define SCB_SCR_SLEEPDEEPS_Msk 661,34215
#define SCB_SCR_SLEEPDEEP_Pos 663,34341
#define SCB_SCR_SLEEPDEEP_Msk 664,34468
#define SCB_SCR_SLEEPONEXIT_Pos 666,34593
#define SCB_SCR_SLEEPONEXIT_Msk 667,34722
#define SCB_CCR_TRD_Pos 670,34903
#define SCB_CCR_TRD_Msk 671,35024
#define SCB_CCR_LOB_Pos 673,35143
#define SCB_CCR_LOB_Msk 674,35264
#define SCB_CCR_BP_Pos 676,35383
#define SCB_CCR_BP_Msk 677,35503
#define SCB_CCR_IC_Pos 679,35621
#define SCB_CCR_IC_Msk 680,35741
#define SCB_CCR_DC_Pos 682,35859
#define SCB_CCR_DC_Msk 683,35979
#define SCB_CCR_STKOFHFNMIGN_Pos 685,36097
#define SCB_CCR_STKOFHFNMIGN_Msk 686,36227
#define SCB_CCR_BFHFNMIGN_Pos 688,36355
#define SCB_CCR_BFHFNMIGN_Msk 689,36482
#define SCB_CCR_DIV_0_TRP_Pos 691,36607
#define SCB_CCR_DIV_0_TRP_Msk 692,36734
#define SCB_CCR_UNALIGN_TRP_Pos 694,36859
#define SCB_CCR_UNALIGN_TRP_Msk 695,36988
#define SCB_CCR_USERSETMPEND_Pos 697,37115
#define SCB_CCR_USERSETMPEND_Msk 698,37245
#define SCB_SHCSR_HARDFAULTPENDED_Pos 701,37438
#define SCB_SHCSR_HARDFAULTPENDED_Msk 702,37573
#define SCB_SHCSR_SECUREFAULTPENDED_Pos 704,37706
#define SCB_SHCSR_SECUREFAULTPENDED_Msk 705,37843
#define SCB_SHCSR_SECUREFAULTENA_Pos 707,37978
#define SCB_SHCSR_SECUREFAULTENA_Msk 708,38112
#define SCB_SHCSR_USGFAULTENA_Pos 710,38244
#define SCB_SHCSR_USGFAULTENA_Msk 711,38375
#define SCB_SHCSR_BUSFAULTENA_Pos 713,38504
#define SCB_SHCSR_BUSFAULTENA_Msk 714,38635
#define SCB_SHCSR_MEMFAULTENA_Pos 716,38764
#define SCB_SHCSR_MEMFAULTENA_Msk 717,38895
#define SCB_SHCSR_SVCALLPENDED_Pos 719,39024
#define SCB_SHCSR_SVCALLPENDED_Msk 720,39156
#define SCB_SHCSR_BUSFAULTPENDED_Pos 722,39286
#define SCB_SHCSR_BUSFAULTPENDED_Msk 723,39420
#define SCB_SHCSR_MEMFAULTPENDED_Pos 725,39552
#define SCB_SHCSR_MEMFAULTPENDED_Msk 726,39686
#define SCB_SHCSR_USGFAULTPENDED_Pos 728,39818
#define SCB_SHCSR_USGFAULTPENDED_Msk 729,39952
#define SCB_SHCSR_SYSTICKACT_Pos 731,40084
#define SCB_SHCSR_SYSTICKACT_Msk 732,40214
#define SCB_SHCSR_PENDSVACT_Pos 734,40342
#define SCB_SHCSR_PENDSVACT_Msk 735,40471
#define SCB_SHCSR_MONITORACT_Pos 737,40598
#define SCB_SHCSR_MONITORACT_Msk 738,40728
#define SCB_SHCSR_SVCALLACT_Pos 740,40856
#define SCB_SHCSR_SVCALLACT_Msk 741,40985
#define SCB_SHCSR_NMIACT_Pos 743,41112
#define SCB_SHCSR_NMIACT_Msk 744,41238
#define SCB_SHCSR_SECUREFAULTACT_Pos 746,41362
#define SCB_SHCSR_SECUREFAULTACT_Msk 747,41496
#define SCB_SHCSR_USGFAULTACT_Pos 749,41628
#define SCB_SHCSR_USGFAULTACT_Msk 750,41759
#define SCB_SHCSR_HARDFAULTACT_Pos 752,41888
#define SCB_SHCSR_HARDFAULTACT_Msk 753,42020
#define SCB_SHCSR_BUSFAULTACT_Pos 755,42150
#define SCB_SHCSR_BUSFAULTACT_Msk 756,42281
#define SCB_SHCSR_MEMFAULTACT_Pos 758,42410
#define SCB_SHCSR_MEMFAULTACT_Msk 759,42541
#define SCB_CFSR_USGFAULTSR_Pos 762,42728
#define SCB_CFSR_USGFAULTSR_Msk 763,42874
#define SCB_CFSR_BUSFAULTSR_Pos 765,43018
#define SCB_CFSR_BUSFAULTSR_Msk 766,43162
#define SCB_CFSR_MEMFAULTSR_Pos 768,43304
#define SCB_CFSR_MEMFAULTSR_Msk 769,43458
#define SCB_CFSR_MMARVALID_Pos 772,43698
#define SCB_CFSR_MMARVALID_Msk 773,43834
#define SCB_CFSR_MLSPERR_Pos 775,43968
#define SCB_CFSR_MLSPERR_Msk 776,44102
#define SCB_CFSR_MSTKERR_Pos 778,44234
#define SCB_CFSR_MSTKERR_Msk 779,44368
#define SCB_CFSR_MUNSTKERR_Pos 781,44500
#define SCB_CFSR_MUNSTKERR_Msk 782,44636
#define SCB_CFSR_DACCVIOL_Pos 784,44770
#define SCB_CFSR_DACCVIOL_Msk 785,44905
#define SCB_CFSR_IACCVIOL_Pos 787,45038
#define SCB_CFSR_IACCVIOL_Msk 788,45173
#define SCB_CFSR_BFARVALID_Pos 791,45387
#define SCB_CFSR_BFARVALID_Msk 792,45522
#define SCB_CFSR_LSPERR_Pos 794,45655
#define SCB_CFSR_LSPERR_Msk 795,45787
#define SCB_CFSR_STKERR_Pos 797,45917
#define SCB_CFSR_STKERR_Msk 798,46049
#define SCB_CFSR_UNSTKERR_Pos 800,46179
#define SCB_CFSR_UNSTKERR_Msk 801,46313
#define SCB_CFSR_IMPRECISERR_Pos 803,46445
#define SCB_CFSR_IMPRECISERR_Msk 804,46582
#define SCB_CFSR_PRECISERR_Pos 806,46717
#define SCB_CFSR_PRECISERR_Msk 807,46852
#define SCB_CFSR_IBUSERR_Pos 809,46985
#define SCB_CFSR_IBUSERR_Msk 810,47118
#define SCB_CFSR_DIVBYZERO_Pos 813,47332
#define SCB_CFSR_DIVBYZERO_Msk 814,47467
#define SCB_CFSR_UNALIGNED_Pos 816,47600
#define SCB_CFSR_UNALIGNED_Msk 817,47735
#define SCB_CFSR_STKOF_Pos 819,47868
#define SCB_CFSR_STKOF_Msk 820,47999
#define SCB_CFSR_NOCP_Pos 822,48128
#define SCB_CFSR_NOCP_Msk 823,48258
#define SCB_CFSR_INVPC_Pos 825,48386
#define SCB_CFSR_INVPC_Msk 826,48517
#define SCB_CFSR_INVSTATE_Pos 828,48646
#define SCB_CFSR_INVSTATE_Msk 829,48780
#define SCB_CFSR_UNDEFINSTR_Pos 831,48912
#define SCB_CFSR_UNDEFINSTR_Msk 832,49048
#define SCB_HFSR_DEBUGEVT_Pos 835,49232
#define SCB_HFSR_DEBUGEVT_Msk 836,49359
#define SCB_HFSR_FORCED_Pos 838,49484
#define SCB_HFSR_FORCED_Msk 839,49609
#define SCB_HFSR_VECTTBL_Pos 841,49732
#define SCB_HFSR_VECTTBL_Msk 842,49858
#define SCB_DFSR_PMU_Pos 845,50033
#define SCB_DFSR_PMU_Msk 846,50155
#define SCB_DFSR_EXTERNAL_Pos 848,50275
#define SCB_DFSR_EXTERNAL_Msk 849,50402
#define SCB_DFSR_VCATCH_Pos 851,50527
#define SCB_DFSR_VCATCH_Msk 852,50652
#define SCB_DFSR_DWTTRAP_Pos 854,50775
#define SCB_DFSR_DWTTRAP_Msk 855,50901
#define SCB_DFSR_BKPT_Pos 857,51025
#define SCB_DFSR_BKPT_Msk 858,51148
#define SCB_DFSR_HALTED_Pos 860,51269
#define SCB_DFSR_HALTED_Msk 861,51394
#define SCB_NSACR_CP11_Pos 864,51575
#define SCB_NSACR_CP11_Msk 865,51699
#define SCB_NSACR_CP10_Pos 867,51821
#define SCB_NSACR_CP10_Msk 868,51945
#define SCB_NSACR_CP7_Pos 870,52067
#define SCB_NSACR_CP7_Msk 871,52190
#define SCB_NSACR_CP6_Pos 873,52311
#define SCB_NSACR_CP6_Msk 874,52434
#define SCB_NSACR_CP5_Pos 876,52555
#define SCB_NSACR_CP5_Msk 877,52678
#define SCB_NSACR_CP4_Pos 879,52799
#define SCB_NSACR_CP4_Msk 880,52922
#define SCB_NSACR_CP3_Pos 882,53043
#define SCB_NSACR_CP3_Msk 883,53166
#define SCB_NSACR_CP2_Pos 885,53287
#define SCB_NSACR_CP2_Msk 886,53410
#define SCB_NSACR_CP1_Pos 888,53531
#define SCB_NSACR_CP1_Msk 889,53654
#define SCB_NSACR_CP0_Pos 891,53775
#define SCB_NSACR_CP0_Msk 892,53898
#define SCB_ID_DFR_UDE_Pos 895,54067
#define SCB_ID_DFR_UDE_Msk 896,54191
#define SCB_ID_DFR_MProfDbg_Pos 898,54313
#define SCB_ID_DFR_MProfDbg_Msk 899,54442
#define SCB_CLIDR_LOUU_Pos 902,54616
#define SCB_CLIDR_LOUU_Msk 903,54740
#define SCB_CLIDR_LOC_Pos 905,54862
#define SCB_CLIDR_LOC_Msk 906,54985
#define SCB_CTR_FORMAT_Pos 909,55149
#define SCB_CTR_FORMAT_Msk 910,55273
#define SCB_CTR_CWG_Pos 912,55395
#define SCB_CTR_CWG_Msk 913,55516
#define SCB_CTR_ERG_Pos 915,55635
#define SCB_CTR_ERG_Msk 916,55756
#define SCB_CTR_DMINLINE_Pos 918,55875
#define SCB_CTR_DMINLINE_Msk 919,56001
#define SCB_CTR_IMINLINE_Pos 921,56125
#define SCB_CTR_IMINLINE_Msk 922,56251
#define SCB_CCSIDR_WT_Pos 925,56421
#define SCB_CCSIDR_WT_Msk 926,56544
#define SCB_CCSIDR_WB_Pos 928,56665
#define SCB_CCSIDR_WB_Msk 929,56788
#define SCB_CCSIDR_RA_Pos 931,56909
#define SCB_CCSIDR_RA_Msk 932,57032
#define SCB_CCSIDR_WA_Pos 934,57153
#define SCB_CCSIDR_WA_Msk 935,57276
#define SCB_CCSIDR_NUMSETS_Pos 937,57397
#define SCB_CCSIDR_NUMSETS_Msk 938,57525
#define SCB_CCSIDR_ASSOCIATIVITY_Pos 940,57651
#define SCB_CCSIDR_ASSOCIATIVITY_Msk 941,57785
#define SCB_CCSIDR_LINESIZE_Pos 943,57917
#define SCB_CCSIDR_LINESIZE_Msk 944,58046
#define SCB_CSSELR_LEVEL_Pos 947,58226
#define SCB_CSSELR_LEVEL_Msk 948,58352
#define SCB_CSSELR_IND_Pos 950,58476
#define SCB_CSSELR_IND_Msk 951,58600
#define SCB_STIR_INTID_Pos 954,58783
#define SCB_STIR_INTID_Msk 955,58907
#define SCB_RFSR_V_Pos 958,59078
#define SCB_RFSR_V_Msk 959,59198
#define SCB_RFSR_IS_Pos 961,59316
#define SCB_RFSR_IS_Msk 962,59437
#define SCB_RFSR_UET_Pos 964,59556
#define SCB_RFSR_UET_Msk 965,59678
#define SCB_DCISW_WAY_Pos 968,59860
#define SCB_DCISW_WAY_Msk 969,59983
#define SCB_DCISW_SET_Pos 971,60104
#define SCB_DCISW_SET_Msk 972,60227
#define SCB_DCCSW_WAY_Pos 975,60405
#define SCB_DCCSW_WAY_Msk 976,60528
#define SCB_DCCSW_SET_Pos 978,60649
#define SCB_DCCSW_SET_Msk 979,60772
#define SCB_DCCISW_WAY_Pos 982,60965
#define SCB_DCCISW_WAY_Msk 983,61089
#define SCB_DCCISW_SET_Pos 985,61211
#define SCB_DCCISW_SET_Msk 986,61335
        uint32_t RESERVED0[RESERVED01003,61806
  __IM  uint32_t ICTR;1004,61839
  __IOM uint32_t ACTLR;1005,61945
  __IOM uint32_t CPPWR;1006,62043
} SCnSCB_Type;1007,62150
#define SCnSCB_ICTR_INTLINESNUM_Pos 1010,62222
#define SCnSCB_ICTR_INTLINESNUM_Msk 1011,62345
  __IOM uint32_t CTRL;1028,62772
  __IOM uint32_t LOAD;1029,62879
  __IOM uint32_t VAL;1030,62980
  __IM  uint32_t CALIB;1031,63082
} SysTick_Type;1032,63182
#define SysTick_CTRL_COUNTFLAG_Pos 1035,63254
#define SysTick_CTRL_COUNTFLAG_Msk 1036,63386
#define SysTick_CTRL_CLKSOURCE_Pos 1038,63516
#define SysTick_CTRL_CLKSOURCE_Msk 1039,63648
#define SysTick_CTRL_TICKINT_Pos 1041,63778
#define SysTick_CTRL_TICKINT_Msk 1042,63908
#define SysTick_CTRL_ENABLE_Pos 1044,64036
#define SysTick_CTRL_ENABLE_Msk 1045,64165
#define SysTick_LOAD_RELOAD_Pos 1048,64335
#define SysTick_LOAD_RELOAD_Msk 1049,64464
#define SysTick_VAL_CURRENT_Pos 1052,64635
#define SysTick_VAL_CURRENT_Msk 1053,64764
#define SysTick_CALIB_NOREF_Pos 1056,64939
#define SysTick_CALIB_NOREF_Msk 1057,65068
#define SysTick_CALIB_SKEW_Pos 1059,65195
#define SysTick_CALIB_SKEW_Msk 1060,65323
#define SysTick_CALIB_TENMS_Pos 1062,65449
#define SysTick_CALIB_TENMS_Msk 1063,65578
    __OM  uint8_t    u8;1082,66074
    __OM  uint16_t   u16;1083,66169
    __OM  uint32_t   u32;1084,66265
  }  PORT 1085,66361
        uint32_t RESERVED0[RESERVED01086,66460
  __IOM uint32_t TER;1087,66495
        uint32_t RESERVED1[RESERVED11088,66592
  __IOM uint32_t TPR;1089,66626
        uint32_t RESERVED2[RESERVED21090,66726
  __IOM uint32_t TCR;1091,66760
        uint32_t RESERVED3[RESERVED31092,66858
        uint32_t RESERVED4[RESERVED41093,66892
  __OM  uint32_t LAR;1094,66926
  __IM  uint32_t LSR;1095,67022
        uint32_t RESERVED5[RESERVED51096,67118
  __IM  uint32_t DEVARCH;1097,67151
        uint32_t RESERVED6[RESERVED61098,67255
  __IM  uint32_t DEVTYPE;1099,67288
  __IM  uint32_t PID4;1100,67384
  __IM  uint32_t PID5;1101,67497
  __IM  uint32_t PID6;1102,67610
  __IM  uint32_t PID7;1103,67723
  __IM  uint32_t PID0;1104,67836
  __IM  uint32_t PID1;1105,67949
  __IM  uint32_t PID2;1106,68062
  __IM  uint32_t PID3;1107,68175
  __IM  uint32_t CID0;1108,68288
  __IM  uint32_t CID1;1109,68401
  __IM  uint32_t CID2;1110,68514
  __IM  uint32_t CID3;1111,68627
} ITM_Type;1112,68740
#define ITM_STIM_DISABLED_Pos 1115,68801
#define ITM_STIM_DISABLED_Msk 1116,68928
#define ITM_STIM_FIFOREADY_Pos 1118,69053
#define ITM_STIM_FIFOREADY_Msk 1119,69181
#define ITM_TPR_PRIVMASK_Pos 1122,69355
#define ITM_TPR_PRIVMASK_Msk 1123,69481
#define ITM_TCR_BUSY_Pos 1126,69651
#define ITM_TCR_BUSY_Msk 1127,69773
#define ITM_TCR_TRACEBUSID_Pos 1129,69893
#define ITM_TCR_TRACEBUSID_Msk 1130,70016
#define ITM_TCR_GTSFREQ_Pos 1132,70137
#define ITM_TCR_GTSFREQ_Msk 1133,70281
#define ITM_TCR_TSPRESCALE_Pos 1135,70423
#define ITM_TCR_TSPRESCALE_Msk 1136,70551
#define ITM_TCR_STALLENA_Pos 1138,70677
#define ITM_TCR_STALLENA_Msk 1139,70803
#define ITM_TCR_SWOENA_Pos 1141,70927
#define ITM_TCR_SWOENA_Msk 1142,71051
#define ITM_TCR_DWTENA_Pos 1144,71173
#define ITM_TCR_DWTENA_Msk 1145,71297
#define ITM_TCR_SYNCENA_Pos 1147,71419
#define ITM_TCR_SYNCENA_Msk 1148,71544
#define ITM_TCR_TSENA_Pos 1150,71667
#define ITM_TCR_TSENA_Msk 1151,71790
#define ITM_TCR_ITMENA_Pos 1153,71911
#define ITM_TCR_ITMENA_Msk 1154,72043
#define ITM_LSR_ByteAcc_Pos 1157,72217
#define ITM_LSR_ByteAcc_Msk 1158,72342
#define ITM_LSR_Access_Pos 1160,72465
#define ITM_LSR_Access_Msk 1161,72589
#define ITM_LSR_Present_Pos 1163,72711
#define ITM_LSR_Present_Msk 1164,72836
  __IOM uint32_t CTRL;1181,73291
  __IOM uint32_t CYCCNT;1182,73379
  __IOM uint32_t CPICNT;1183,73471
  __IOM uint32_t EXCCNT;1184,73561
  __IOM uint32_t SLEEPCNT;1185,73666
  __IOM uint32_t LSUCNT;1186,73758
  __IOM uint32_t FOLDCNT;1187,73848
  __IM  uint32_t PCSR;1188,73953
  __IOM uint32_t COMP0;1189,74056
        uint32_t RESERVED1[RESERVED11190,74149
  __IOM uint32_t FUNCTION0;1191,74182
        uint32_t RESERVED2[RESERVED21192,74273
  __IOM uint32_t COMP1;1193,74306
        uint32_t RESERVED3[RESERVED31194,74399
  __IOM uint32_t FUNCTION1;1195,74432
        uint32_t RESERVED4[RESERVED41196,74523
  __IOM uint32_t COMP2;1197,74556
        uint32_t RESERVED5[RESERVED51198,74649
  __IOM uint32_t FUNCTION2;1199,74682
        uint32_t RESERVED6[RESERVED61200,74773
  __IOM uint32_t COMP3;1201,74806
        uint32_t RESERVED7[RESERVED71202,74899
  __IOM uint32_t FUNCTION3;1203,74932
        uint32_t RESERVED8[RESERVED81204,75023
  __IOM uint32_t COMP4;1205,75056
        uint32_t RESERVED9[RESERVED91206,75149
  __IOM uint32_t FUNCTION4;1207,75182
        uint32_t RESERVED10[RESERVED101208,75273
  __IOM uint32_t COMP5;1209,75307
        uint32_t RESERVED11[RESERVED111210,75400
  __IOM uint32_t FUNCTION5;1211,75434
        uint32_t RESERVED12[RESERVED121212,75525
  __IOM uint32_t COMP6;1213,75559
        uint32_t RESERVED13[RESERVED131214,75652
  __IOM uint32_t FUNCTION6;1215,75686
        uint32_t RESERVED14[RESERVED141216,75777
  __IOM uint32_t COMP7;1217,75811
        uint32_t RESERVED15[RESERVED151218,75904
  __IOM uint32_t FUNCTION7;1219,75938
        uint32_t RESERVED16[RESERVED161220,76029
  __IOM uint32_t COMP8;1221,76063
        uint32_t RESERVED17[RESERVED171222,76156
  __IOM uint32_t FUNCTION8;1223,76190
        uint32_t RESERVED18[RESERVED181224,76281
  __IOM uint32_t COMP9;1225,76315
        uint32_t RESERVED19[RESERVED191226,76408
  __IOM uint32_t FUNCTION9;1227,76442
        uint32_t RESERVED20[RESERVED201228,76533
  __IOM uint32_t COMP10;1229,76567
        uint32_t RESERVED21[RESERVED211230,76661
  __IOM uint32_t FUNCTION10;1231,76695
        uint32_t RESERVED22[RESERVED221232,76787
  __IOM uint32_t COMP11;1233,76821
        uint32_t RESERVED23[RESERVED231234,76915
  __IOM uint32_t FUNCTION11;1235,76949
        uint32_t RESERVED24[RESERVED241236,77041
  __IOM uint32_t COMP12;1237,77075
        uint32_t RESERVED25[RESERVED251238,77169
  __IOM uint32_t FUNCTION12;1239,77203
        uint32_t RESERVED26[RESERVED261240,77295
  __IOM uint32_t COMP13;1241,77329
        uint32_t RESERVED27[RESERVED271242,77423
  __IOM uint32_t FUNCTION13;1243,77457
        uint32_t RESERVED28[RESERVED281244,77549
  __IOM uint32_t COMP14;1245,77583
        uint32_t RESERVED29[RESERVED291246,77677
  __IOM uint32_t FUNCTION14;1247,77711
        uint32_t RESERVED30[RESERVED301248,77803
  __IOM uint32_t COMP15;1249,77837
        uint32_t RESERVED31[RESERVED311250,77931
  __IOM uint32_t FUNCTION15;1251,77965
        uint32_t RESERVED32[RESERVED321252,78057
  __IM  uint32_t LSR;1253,78093
        uint32_t RESERVED33[RESERVED331254,78185
  __IM  uint32_t DEVARCH;1255,78219
} DWT_Type;1256,78319
#define DWT_CTRL_NUMCOMP_Pos 1259,78374
#define DWT_CTRL_NUMCOMP_Msk 1260,78497
#define DWT_CTRL_NOTRCPKT_Pos 1262,78618
#define DWT_CTRL_NOTRCPKT_Msk 1263,78742
#define DWT_CTRL_NOEXTTRIG_Pos 1265,78864
#define DWT_CTRL_NOEXTTRIG_Msk 1266,78989
#define DWT_CTRL_NOCYCCNT_Pos 1268,79112
#define DWT_CTRL_NOCYCCNT_Msk 1269,79236
#define DWT_CTRL_NOPRFCNT_Pos 1271,79358
#define DWT_CTRL_NOPRFCNT_Msk 1272,79482
#define DWT_CTRL_CYCDISS_Pos 1274,79604
#define DWT_CTRL_CYCDISS_Msk 1275,79727
#define DWT_CTRL_CYCEVTENA_Pos 1277,79848
#define DWT_CTRL_CYCEVTENA_Msk 1278,79973
#define DWT_CTRL_FOLDEVTENA_Pos 1280,80096
#define DWT_CTRL_FOLDEVTENA_Msk 1281,80222
#define DWT_CTRL_LSUEVTENA_Pos 1283,80346
#define DWT_CTRL_LSUEVTENA_Msk 1284,80471
#define DWT_CTRL_SLEEPEVTENA_Pos 1286,80594
#define DWT_CTRL_SLEEPEVTENA_Msk 1287,80721
#define DWT_CTRL_EXCEVTENA_Pos 1289,80846
#define DWT_CTRL_EXCEVTENA_Msk 1290,80971
#define DWT_CTRL_CPIEVTENA_Pos 1292,81094
#define DWT_CTRL_CPIEVTENA_Msk 1293,81219
#define DWT_CTRL_EXCTRCENA_Pos 1295,81342
#define DWT_CTRL_EXCTRCENA_Msk 1296,81467
#define DWT_CTRL_PCSAMPLENA_Pos 1298,81590
#define DWT_CTRL_PCSAMPLENA_Msk 1299,81716
#define DWT_CTRL_SYNCTAP_Pos 1301,81840
#define DWT_CTRL_SYNCTAP_Msk 1302,81963
#define DWT_CTRL_CYCTAP_Pos 1304,82084
#define DWT_CTRL_CYCTAP_Msk 1305,82206
#define DWT_CTRL_POSTINIT_Pos 1307,82326
#define DWT_CTRL_POSTINIT_Msk 1308,82450
#define DWT_CTRL_POSTPRESET_Pos 1310,82572
#define DWT_CTRL_POSTPRESET_Msk 1311,82698
#define DWT_CTRL_CYCCNTENA_Pos 1313,82822
#define DWT_CTRL_CYCCNTENA_Msk 1314,82947
#define DWT_CPICNT_CPICNT_Pos 1317,83112
#define DWT_CPICNT_CPICNT_Msk 1318,83236
#define DWT_EXCCNT_EXCCNT_Pos 1321,83415
#define DWT_EXCCNT_EXCCNT_Msk 1322,83539
#define DWT_SLEEPCNT_SLEEPCNT_Pos 1325,83705
#define DWT_SLEEPCNT_SLEEPCNT_Msk 1326,83833
#define DWT_LSUCNT_LSUCNT_Pos 1329,84001
#define DWT_LSUCNT_LSUCNT_Msk 1330,84125
#define DWT_FOLDCNT_FOLDCNT_Pos 1333,84304
#define DWT_FOLDCNT_FOLDCNT_Msk 1334,84430
#define DWT_FUNCTION_ID_Pos 1337,84606
#define DWT_FUNCTION_ID_Msk 1338,84728
#define DWT_FUNCTION_MATCHED_Pos 1340,84848
#define DWT_FUNCTION_MATCHED_Msk 1341,84975
#define DWT_FUNCTION_DATAVSIZE_Pos 1343,85100
#define DWT_FUNCTION_DATAVSIZE_Msk 1344,85229
#define DWT_FUNCTION_ACTION_Pos 1346,85356
#define DWT_FUNCTION_ACTION_Msk 1347,85482
#define DWT_FUNCTION_MATCH_Pos 1349,85606
#define DWT_FUNCTION_MATCH_Msk 1350,85731
  __IM  uint32_t SSPSR;1367,86171
  __IOM uint32_t CSPSR;1368,86281
        uint32_t RESERVED0[RESERVED01369,86389
  __IOM uint32_t ACPR;1370,86422
        uint32_t RESERVED1[RESERVED11371,86531
  __IOM uint32_t SPPR;1372,86565
        uint32_t RESERVED2[RESERVED21373,86667
  __IM  uint32_t FFSR;1374,86702
  __IOM uint32_t FFCR;1375,86809
  __IOM uint32_t PSCR;1376,86917
        uint32_t RESERVED3[RESERVED31377,87030
  __OM  uint32_t LAR;1378,87065
  __IM  uint32_t LSR;1379,87166
        uint32_t RESERVED4[RESERVED41380,87267
  __IM  uint32_t TYPE;1381,87300
  __IM  uint32_t DEVTYPE;1382,87398
} TPI_Type;1383,87490
#define TPI_ACPR_SWOSCALER_Pos 1386,87566
#define TPI_ACPR_SWOSCALER_Msk 1387,87691
#define TPI_SPPR_TXMODE_Pos 1390,87868
#define TPI_SPPR_TXMODE_Msk 1391,87990
#define TPI_FFSR_FtNonStop_Pos 1394,88169
#define TPI_FFSR_FtNonStop_Msk 1395,88294
#define TPI_FFSR_TCPresent_Pos 1397,88417
#define TPI_FFSR_TCPresent_Msk 1398,88542
#define TPI_FFSR_FtStopped_Pos 1400,88665
#define TPI_FFSR_FtStopped_Msk 1401,88790
#define TPI_FFSR_FlInProg_Pos 1403,88913
#define TPI_FFSR_FlInProg_Msk 1404,89037
#define TPI_FFCR_TrigIn_Pos 1407,89219
#define TPI_FFCR_TrigIn_Msk 1408,89341
#define TPI_FFCR_FOnMan_Pos 1410,89461
#define TPI_FFCR_FOnMan_Msk 1411,89583
#define TPI_FFCR_EnFmt_Pos 1413,89703
#define TPI_FFCR_EnFmt_Msk 1414,89824
#define TPI_PSCR_PSCount_Pos 1417,90008
#define TPI_PSCR_PSCount_Msk 1418,90131
#define TPI_LSR_nTT_Pos 1421,90306
#define TPI_LSR_nTT_Msk 1422,90440
#define TPI_LSR_SLK_Pos 1424,90572
#define TPI_LSR_SLK_Msk 1425,90707
#define TPI_LSR_SLI_Pos 1427,90840
#define TPI_LSR_SLI_Msk 1428,90980
#define TPI_DEVID_NRZVALID_Pos 1431,91156
#define TPI_DEVID_NRZVALID_Msk 1432,91281
#define TPI_DEVID_MANCVALID_Pos 1434,91404
#define TPI_DEVID_MANCVALID_Msk 1435,91530
#define TPI_DEVID_PTINVALID_Pos 1437,91654
#define TPI_DEVID_PTINVALID_Msk 1438,91780
#define TPI_DEVID_FIFOSZ_Pos 1440,91904
#define TPI_DEVID_FIFOSZ_Msk 1441,92031
#define TPI_DEVTYPE_SubType_Pos 1444,92196
#define TPI_DEVTYPE_SubType_Msk 1445,92322
#define TPI_DEVTYPE_MajorType_Pos 1447,92446
#define TPI_DEVTYPE_MajorType_Msk 1448,92574
  __IOM uint32_t EVCNTR[EVCNTR1465,93081
        uint32_t RESERVED0[RESERVED01467,93218
  __IOM uint32_t CCNTR;1469,93279
        uint32_t RESERVED1[RESERVED11470,93388
  __IOM uint32_t EVTYPER[EVTYPER1471,93422
        uint32_t RESERVED2[RESERVED21473,93567
  __IOM uint32_t CCFILTR;1475,93628
        uint32_t RESERVED3[RESERVED31476,93744
  __IOM uint32_t CNTENSET;1477,93778
        uint32_t RESERVED4[RESERVED41478,93890
  __IOM uint32_t CNTENCLR;1479,93922
        uint32_t RESERVED5[RESERVED51480,94036
  __IOM uint32_t INTENSET;1481,94068
        uint32_t RESERVED6[RESERVED61482,94184
  __IOM uint32_t INTENCLR;1483,94216
        uint32_t RESERVED7[RESERVED71484,94334
  __IOM uint32_t OVSCLR;1485,94366
        uint32_t RESERVED8[RESERVED81486,94488
  __IOM uint32_t SWINC;1487,94520
        uint32_t RESERVED9[RESERVED91488,94634
  __IOM uint32_t OVSSET;1489,94666
        uint32_t RESERVED10[RESERVED101490,94786
  __IOM uint32_t TYPE;1491,94820
  __IOM uint32_t CTRL;1492,94920
        uint32_t RESERVED11[RESERVED111493,95023
  __IOM uint32_t AUTHSTATUS;1494,95058
  __IOM uint32_t DEVARCH;1495,95175
        uint32_t RESERVED12[RESERVED121496,95290
  __IOM uint32_t DEVTYPE;1497,95323
  __IOM uint32_t PIDR4;1498,95430
        uint32_t RESERVED13[RESERVED131499,95553
  __IOM uint32_t PIDR0;1500,95586
  __IOM uint32_t PIDR1;1501,95709
  __IOM uint32_t PIDR2;1502,95832
  __IOM uint32_t PIDR3;1503,95955
  __IOM uint32_t CIDR0;1504,96078
  __IOM uint32_t CIDR1;1505,96200
  __IOM uint32_t CIDR2;1506,96322
  __IOM uint32_t CIDR3;1507,96444
} PMU_Type;1508,96566
#define PMU_EVCNTR_CNT_Pos 1512,96646
#define PMU_EVCNTR_CNT_Msk 1513,96775
#define PMU_EVTYPER_EVENTTOCNT_Pos 1517,96975
#define PMU_EVTYPER_EVENTTOCNT_Msk 1518,97112
#define PMU_CNTENSET_CNT0_ENABLE_Pos 1522,97306
#define PMU_CNTENSET_CNT0_ENABLE_Msk 1523,97456
#define PMU_CNTENSET_CNT1_ENABLE_Pos 1525,97604
#define PMU_CNTENSET_CNT1_ENABLE_Msk 1526,97754
#define PMU_CNTENSET_CNT2_ENABLE_Pos 1528,97902
#define PMU_CNTENSET_CNT2_ENABLE_Msk 1529,98052
#define PMU_CNTENSET_CNT3_ENABLE_Pos 1531,98200
#define PMU_CNTENSET_CNT3_ENABLE_Msk 1532,98350
#define PMU_CNTENSET_CNT4_ENABLE_Pos 1534,98498
#define PMU_CNTENSET_CNT4_ENABLE_Msk 1535,98648
#define PMU_CNTENSET_CNT5_ENABLE_Pos 1537,98796
#define PMU_CNTENSET_CNT5_ENABLE_Msk 1538,98946
#define PMU_CNTENSET_CNT6_ENABLE_Pos 1540,99094
#define PMU_CNTENSET_CNT6_ENABLE_Msk 1541,99244
#define PMU_CNTENSET_CNT7_ENABLE_Pos 1543,99392
#define PMU_CNTENSET_CNT7_ENABLE_Msk 1544,99542
#define PMU_CNTENSET_CNT8_ENABLE_Pos 1546,99690
#define PMU_CNTENSET_CNT8_ENABLE_Msk 1547,99840
#define PMU_CNTENSET_CNT9_ENABLE_Pos 1549,99988
#define PMU_CNTENSET_CNT9_ENABLE_Msk 1550,100138
#define PMU_CNTENSET_CNT10_ENABLE_Pos 1552,100286
#define PMU_CNTENSET_CNT10_ENABLE_Msk 1553,100437
#define PMU_CNTENSET_CNT11_ENABLE_Pos 1555,100586
#define PMU_CNTENSET_CNT11_ENABLE_Msk 1556,100737
#define PMU_CNTENSET_CNT12_ENABLE_Pos 1558,100886
#define PMU_CNTENSET_CNT12_ENABLE_Msk 1559,101037
#define PMU_CNTENSET_CNT13_ENABLE_Pos 1561,101186
#define PMU_CNTENSET_CNT13_ENABLE_Msk 1562,101337
#define PMU_CNTENSET_CNT14_ENABLE_Pos 1564,101486
#define PMU_CNTENSET_CNT14_ENABLE_Msk 1565,101637
#define PMU_CNTENSET_CNT15_ENABLE_Pos 1567,101786
#define PMU_CNTENSET_CNT15_ENABLE_Msk 1568,101937
#define PMU_CNTENSET_CNT16_ENABLE_Pos 1570,102086
#define PMU_CNTENSET_CNT16_ENABLE_Msk 1571,102237
#define PMU_CNTENSET_CNT17_ENABLE_Pos 1573,102386
#define PMU_CNTENSET_CNT17_ENABLE_Msk 1574,102537
#define PMU_CNTENSET_CNT18_ENABLE_Pos 1576,102686
#define PMU_CNTENSET_CNT18_ENABLE_Msk 1577,102837
#define PMU_CNTENSET_CNT19_ENABLE_Pos 1579,102986
#define PMU_CNTENSET_CNT19_ENABLE_Msk 1580,103137
#define PMU_CNTENSET_CNT20_ENABLE_Pos 1582,103286
#define PMU_CNTENSET_CNT20_ENABLE_Msk 1583,103437
#define PMU_CNTENSET_CNT21_ENABLE_Pos 1585,103586
#define PMU_CNTENSET_CNT21_ENABLE_Msk 1586,103737
#define PMU_CNTENSET_CNT22_ENABLE_Pos 1588,103886
#define PMU_CNTENSET_CNT22_ENABLE_Msk 1589,104037
#define PMU_CNTENSET_CNT23_ENABLE_Pos 1591,104186
#define PMU_CNTENSET_CNT23_ENABLE_Msk 1592,104337
#define PMU_CNTENSET_CNT24_ENABLE_Pos 1594,104486
#define PMU_CNTENSET_CNT24_ENABLE_Msk 1595,104637
#define PMU_CNTENSET_CNT25_ENABLE_Pos 1597,104786
#define PMU_CNTENSET_CNT25_ENABLE_Msk 1598,104937
#define PMU_CNTENSET_CNT26_ENABLE_Pos 1600,105086
#define PMU_CNTENSET_CNT26_ENABLE_Msk 1601,105237
#define PMU_CNTENSET_CNT27_ENABLE_Pos 1603,105386
#define PMU_CNTENSET_CNT27_ENABLE_Msk 1604,105537
#define PMU_CNTENSET_CNT28_ENABLE_Pos 1606,105686
#define PMU_CNTENSET_CNT28_ENABLE_Msk 1607,105837
#define PMU_CNTENSET_CNT29_ENABLE_Pos 1609,105986
#define PMU_CNTENSET_CNT29_ENABLE_Msk 1610,106137
#define PMU_CNTENSET_CNT30_ENABLE_Pos 1612,106286
#define PMU_CNTENSET_CNT30_ENABLE_Msk 1613,106437
#define PMU_CNTENSET_CCNTR_ENABLE_Pos 1615,106586
#define PMU_CNTENSET_CCNTR_ENABLE_Msk 1616,106734
#define PMU_CNTENSET_CNT0_ENABLE_Pos 1620,106941
#define PMU_CNTENCLR_CNT0_ENABLE_Msk 1621,107093
#define PMU_CNTENCLR_CNT1_ENABLE_Pos 1623,107243
#define PMU_CNTENCLR_CNT1_ENABLE_Msk 1624,107395
#define PMU_CNTENCLR_CNT2_ENABLE_Pos 1626,107540
#define PMU_CNTENCLR_CNT2_ENABLE_Msk 1627,107692
#define PMU_CNTENCLR_CNT3_ENABLE_Pos 1629,107842
#define PMU_CNTENCLR_CNT3_ENABLE_Msk 1630,107994
#define PMU_CNTENCLR_CNT4_ENABLE_Pos 1632,108144
#define PMU_CNTENCLR_CNT4_ENABLE_Msk 1633,108296
#define PMU_CNTENCLR_CNT5_ENABLE_Pos 1635,108446
#define PMU_CNTENCLR_CNT5_ENABLE_Msk 1636,108598
#define PMU_CNTENCLR_CNT6_ENABLE_Pos 1638,108748
#define PMU_CNTENCLR_CNT6_ENABLE_Msk 1639,108900
#define PMU_CNTENCLR_CNT7_ENABLE_Pos 1641,109050
#define PMU_CNTENCLR_CNT7_ENABLE_Msk 1642,109202
#define PMU_CNTENCLR_CNT8_ENABLE_Pos 1644,109352
#define PMU_CNTENCLR_CNT8_ENABLE_Msk 1645,109504
#define PMU_CNTENCLR_CNT9_ENABLE_Pos 1647,109654
#define PMU_CNTENCLR_CNT9_ENABLE_Msk 1648,109806
#define PMU_CNTENCLR_CNT10_ENABLE_Pos 1650,109956
#define PMU_CNTENCLR_CNT10_ENABLE_Msk 1651,110109
#define PMU_CNTENCLR_CNT11_ENABLE_Pos 1653,110260
#define PMU_CNTENCLR_CNT11_ENABLE_Msk 1654,110413
#define PMU_CNTENCLR_CNT12_ENABLE_Pos 1656,110564
#define PMU_CNTENCLR_CNT12_ENABLE_Msk 1657,110717
#define PMU_CNTENCLR_CNT13_ENABLE_Pos 1659,110868
#define PMU_CNTENCLR_CNT13_ENABLE_Msk 1660,111021
#define PMU_CNTENCLR_CNT14_ENABLE_Pos 1662,111172
#define PMU_CNTENCLR_CNT14_ENABLE_Msk 1663,111325
#define PMU_CNTENCLR_CNT15_ENABLE_Pos 1665,111476
#define PMU_CNTENCLR_CNT15_ENABLE_Msk 1666,111629
#define PMU_CNTENCLR_CNT16_ENABLE_Pos 1668,111780
#define PMU_CNTENCLR_CNT16_ENABLE_Msk 1669,111933
#define PMU_CNTENCLR_CNT17_ENABLE_Pos 1671,112084
#define PMU_CNTENCLR_CNT17_ENABLE_Msk 1672,112237
#define PMU_CNTENCLR_CNT18_ENABLE_Pos 1674,112388
#define PMU_CNTENCLR_CNT18_ENABLE_Msk 1675,112541
#define PMU_CNTENCLR_CNT19_ENABLE_Pos 1677,112692
#define PMU_CNTENCLR_CNT19_ENABLE_Msk 1678,112845
#define PMU_CNTENCLR_CNT20_ENABLE_Pos 1680,112996
#define PMU_CNTENCLR_CNT20_ENABLE_Msk 1681,113149
#define PMU_CNTENCLR_CNT21_ENABLE_Pos 1683,113300
#define PMU_CNTENCLR_CNT21_ENABLE_Msk 1684,113453
#define PMU_CNTENCLR_CNT22_ENABLE_Pos 1686,113604
#define PMU_CNTENCLR_CNT22_ENABLE_Msk 1687,113757
#define PMU_CNTENCLR_CNT23_ENABLE_Pos 1689,113908
#define PMU_CNTENCLR_CNT23_ENABLE_Msk 1690,114061
#define PMU_CNTENCLR_CNT24_ENABLE_Pos 1692,114212
#define PMU_CNTENCLR_CNT24_ENABLE_Msk 1693,114365
#define PMU_CNTENCLR_CNT25_ENABLE_Pos 1695,114516
#define PMU_CNTENCLR_CNT25_ENABLE_Msk 1696,114669
#define PMU_CNTENCLR_CNT26_ENABLE_Pos 1698,114820
#define PMU_CNTENCLR_CNT26_ENABLE_Msk 1699,114973
#define PMU_CNTENCLR_CNT27_ENABLE_Pos 1701,115124
#define PMU_CNTENCLR_CNT27_ENABLE_Msk 1702,115277
#define PMU_CNTENCLR_CNT28_ENABLE_Pos 1704,115428
#define PMU_CNTENCLR_CNT28_ENABLE_Msk 1705,115581
#define PMU_CNTENCLR_CNT29_ENABLE_Pos 1707,115732
#define PMU_CNTENCLR_CNT29_ENABLE_Msk 1708,115885
#define PMU_CNTENCLR_CNT30_ENABLE_Pos 1710,116036
#define PMU_CNTENCLR_CNT30_ENABLE_Msk 1711,116189
#define PMU_CNTENCLR_CCNTR_ENABLE_Pos 1713,116340
#define PMU_CNTENCLR_CCNTR_ENABLE_Msk 1714,116490
#define PMU_INTENSET_CNT0_ENABLE_Pos 1718,116701
#define PMU_INTENSET_CNT0_ENABLE_Msk 1719,116861
#define PMU_INTENSET_CNT1_ENABLE_Pos 1721,117019
#define PMU_INTENSET_CNT1_ENABLE_Msk 1722,117179
#define PMU_INTENSET_CNT2_ENABLE_Pos 1724,117337
#define PMU_INTENSET_CNT2_ENABLE_Msk 1725,117497
#define PMU_INTENSET_CNT3_ENABLE_Pos 1727,117655
#define PMU_INTENSET_CNT3_ENABLE_Msk 1728,117815
#define PMU_INTENSET_CNT4_ENABLE_Pos 1730,117973
#define PMU_INTENSET_CNT4_ENABLE_Msk 1731,118133
#define PMU_INTENSET_CNT5_ENABLE_Pos 1733,118291
#define PMU_INTENSET_CNT5_ENABLE_Msk 1734,118451
#define PMU_INTENSET_CNT6_ENABLE_Pos 1736,118609
#define PMU_INTENSET_CNT6_ENABLE_Msk 1737,118769
#define PMU_INTENSET_CNT7_ENABLE_Pos 1739,118927
#define PMU_INTENSET_CNT7_ENABLE_Msk 1740,119087
#define PMU_INTENSET_CNT8_ENABLE_Pos 1742,119245
#define PMU_INTENSET_CNT8_ENABLE_Msk 1743,119405
#define PMU_INTENSET_CNT9_ENABLE_Pos 1745,119563
#define PMU_INTENSET_CNT9_ENABLE_Msk 1746,119723
#define PMU_INTENSET_CNT10_ENABLE_Pos 1748,119881
#define PMU_INTENSET_CNT10_ENABLE_Msk 1749,120042
#define PMU_INTENSET_CNT11_ENABLE_Pos 1751,120201
#define PMU_INTENSET_CNT11_ENABLE_Msk 1752,120362
#define PMU_INTENSET_CNT12_ENABLE_Pos 1754,120521
#define PMU_INTENSET_CNT12_ENABLE_Msk 1755,120682
#define PMU_INTENSET_CNT13_ENABLE_Pos 1757,120841
#define PMU_INTENSET_CNT13_ENABLE_Msk 1758,121002
#define PMU_INTENSET_CNT14_ENABLE_Pos 1760,121161
#define PMU_INTENSET_CNT14_ENABLE_Msk 1761,121322
#define PMU_INTENSET_CNT15_ENABLE_Pos 1763,121481
#define PMU_INTENSET_CNT15_ENABLE_Msk 1764,121642
#define PMU_INTENSET_CNT16_ENABLE_Pos 1766,121801
#define PMU_INTENSET_CNT16_ENABLE_Msk 1767,121962
#define PMU_INTENSET_CNT17_ENABLE_Pos 1769,122121
#define PMU_INTENSET_CNT17_ENABLE_Msk 1770,122282
#define PMU_INTENSET_CNT18_ENABLE_Pos 1772,122441
#define PMU_INTENSET_CNT18_ENABLE_Msk 1773,122602
#define PMU_INTENSET_CNT19_ENABLE_Pos 1775,122761
#define PMU_INTENSET_CNT19_ENABLE_Msk 1776,122922
#define PMU_INTENSET_CNT20_ENABLE_Pos 1778,123081
#define PMU_INTENSET_CNT20_ENABLE_Msk 1779,123242
#define PMU_INTENSET_CNT21_ENABLE_Pos 1781,123401
#define PMU_INTENSET_CNT21_ENABLE_Msk 1782,123562
#define PMU_INTENSET_CNT22_ENABLE_Pos 1784,123721
#define PMU_INTENSET_CNT22_ENABLE_Msk 1785,123882
#define PMU_INTENSET_CNT23_ENABLE_Pos 1787,124041
#define PMU_INTENSET_CNT23_ENABLE_Msk 1788,124202
#define PMU_INTENSET_CNT24_ENABLE_Pos 1790,124361
#define PMU_INTENSET_CNT24_ENABLE_Msk 1791,124522
#define PMU_INTENSET_CNT25_ENABLE_Pos 1793,124681
#define PMU_INTENSET_CNT25_ENABLE_Msk 1794,124842
#define PMU_INTENSET_CNT26_ENABLE_Pos 1796,125001
#define PMU_INTENSET_CNT26_ENABLE_Msk 1797,125162
#define PMU_INTENSET_CNT27_ENABLE_Pos 1799,125321
#define PMU_INTENSET_CNT27_ENABLE_Msk 1800,125482
#define PMU_INTENSET_CNT28_ENABLE_Pos 1802,125641
#define PMU_INTENSET_CNT28_ENABLE_Msk 1803,125802
#define PMU_INTENSET_CNT29_ENABLE_Pos 1805,125961
#define PMU_INTENSET_CNT29_ENABLE_Msk 1806,126122
#define PMU_INTENSET_CNT30_ENABLE_Pos 1808,126281
#define PMU_INTENSET_CNT30_ENABLE_Msk 1809,126442
#define PMU_INTENSET_CYCCNT_ENABLE_Pos 1811,126601
#define PMU_INTENSET_CCYCNT_ENABLE_Msk 1812,126759
#define PMU_INTENSET_CNT0_ENABLE_Pos 1816,126980
#define PMU_INTENCLR_CNT0_ENABLE_Msk 1817,127142
#define PMU_INTENCLR_CNT1_ENABLE_Pos 1819,127302
#define PMU_INTENCLR_CNT1_ENABLE_Msk 1820,127464
#define PMU_INTENCLR_CNT2_ENABLE_Pos 1822,127619
#define PMU_INTENCLR_CNT2_ENABLE_Msk 1823,127781
#define PMU_INTENCLR_CNT3_ENABLE_Pos 1825,127941
#define PMU_INTENCLR_CNT3_ENABLE_Msk 1826,128103
#define PMU_INTENCLR_CNT4_ENABLE_Pos 1828,128263
#define PMU_INTENCLR_CNT4_ENABLE_Msk 1829,128425
#define PMU_INTENCLR_CNT5_ENABLE_Pos 1831,128585
#define PMU_INTENCLR_CNT5_ENABLE_Msk 1832,128747
#define PMU_INTENCLR_CNT6_ENABLE_Pos 1834,128907
#define PMU_INTENCLR_CNT6_ENABLE_Msk 1835,129069
#define PMU_INTENCLR_CNT7_ENABLE_Pos 1837,129229
#define PMU_INTENCLR_CNT7_ENABLE_Msk 1838,129391
#define PMU_INTENCLR_CNT8_ENABLE_Pos 1840,129551
#define PMU_INTENCLR_CNT8_ENABLE_Msk 1841,129713
#define PMU_INTENCLR_CNT9_ENABLE_Pos 1843,129873
#define PMU_INTENCLR_CNT9_ENABLE_Msk 1844,130035
#define PMU_INTENCLR_CNT10_ENABLE_Pos 1846,130195
#define PMU_INTENCLR_CNT10_ENABLE_Msk 1847,130358
#define PMU_INTENCLR_CNT11_ENABLE_Pos 1849,130519
#define PMU_INTENCLR_CNT11_ENABLE_Msk 1850,130682
#define PMU_INTENCLR_CNT12_ENABLE_Pos 1852,130843
#define PMU_INTENCLR_CNT12_ENABLE_Msk 1853,131006
#define PMU_INTENCLR_CNT13_ENABLE_Pos 1855,131167
#define PMU_INTENCLR_CNT13_ENABLE_Msk 1856,131330
#define PMU_INTENCLR_CNT14_ENABLE_Pos 1858,131491
#define PMU_INTENCLR_CNT14_ENABLE_Msk 1859,131654
#define PMU_INTENCLR_CNT15_ENABLE_Pos 1861,131815
#define PMU_INTENCLR_CNT15_ENABLE_Msk 1862,131978
#define PMU_INTENCLR_CNT16_ENABLE_Pos 1864,132139
#define PMU_INTENCLR_CNT16_ENABLE_Msk 1865,132302
#define PMU_INTENCLR_CNT17_ENABLE_Pos 1867,132463
#define PMU_INTENCLR_CNT17_ENABLE_Msk 1868,132626
#define PMU_INTENCLR_CNT18_ENABLE_Pos 1870,132787
#define PMU_INTENCLR_CNT18_ENABLE_Msk 1871,132950
#define PMU_INTENCLR_CNT19_ENABLE_Pos 1873,133111
#define PMU_INTENCLR_CNT19_ENABLE_Msk 1874,133274
#define PMU_INTENCLR_CNT20_ENABLE_Pos 1876,133435
#define PMU_INTENCLR_CNT20_ENABLE_Msk 1877,133598
#define PMU_INTENCLR_CNT21_ENABLE_Pos 1879,133759
#define PMU_INTENCLR_CNT21_ENABLE_Msk 1880,133922
#define PMU_INTENCLR_CNT22_ENABLE_Pos 1882,134083
#define PMU_INTENCLR_CNT22_ENABLE_Msk 1883,134246
#define PMU_INTENCLR_CNT23_ENABLE_Pos 1885,134407
#define PMU_INTENCLR_CNT23_ENABLE_Msk 1886,134570
#define PMU_INTENCLR_CNT24_ENABLE_Pos 1888,134731
#define PMU_INTENCLR_CNT24_ENABLE_Msk 1889,134894
#define PMU_INTENCLR_CNT25_ENABLE_Pos 1891,135055
#define PMU_INTENCLR_CNT25_ENABLE_Msk 1892,135218
#define PMU_INTENCLR_CNT26_ENABLE_Pos 1894,135379
#define PMU_INTENCLR_CNT26_ENABLE_Msk 1895,135542
#define PMU_INTENCLR_CNT27_ENABLE_Pos 1897,135703
#define PMU_INTENCLR_CNT27_ENABLE_Msk 1898,135866
#define PMU_INTENCLR_CNT28_ENABLE_Pos 1900,136027
#define PMU_INTENCLR_CNT28_ENABLE_Msk 1901,136190
#define PMU_INTENCLR_CNT29_ENABLE_Pos 1903,136351
#define PMU_INTENCLR_CNT29_ENABLE_Msk 1904,136514
#define PMU_INTENCLR_CNT30_ENABLE_Pos 1906,136675
#define PMU_INTENCLR_CNT30_ENABLE_Msk 1907,136838
#define PMU_INTENCLR_CYCCNT_ENABLE_Pos 1909,136999
#define PMU_INTENCLR_CYCCNT_ENABLE_Msk 1910,137159
#define PMU_OVSSET_CNT0_STATUS_Pos 1914,137384
#define PMU_OVSSET_CNT0_STATUS_Msk 1915,137534
#define PMU_OVSSET_CNT1_STATUS_Pos 1917,137682
#define PMU_OVSSET_CNT1_STATUS_Msk 1918,137832
#define PMU_OVSSET_CNT2_STATUS_Pos 1920,137980
#define PMU_OVSSET_CNT2_STATUS_Msk 1921,138130
#define PMU_OVSSET_CNT3_STATUS_Pos 1923,138278
#define PMU_OVSSET_CNT3_STATUS_Msk 1924,138428
#define PMU_OVSSET_CNT4_STATUS_Pos 1926,138576
#define PMU_OVSSET_CNT4_STATUS_Msk 1927,138726
#define PMU_OVSSET_CNT5_STATUS_Pos 1929,138874
#define PMU_OVSSET_CNT5_STATUS_Msk 1930,139024
#define PMU_OVSSET_CNT6_STATUS_Pos 1932,139172
#define PMU_OVSSET_CNT6_STATUS_Msk 1933,139322
#define PMU_OVSSET_CNT7_STATUS_Pos 1935,139470
#define PMU_OVSSET_CNT7_STATUS_Msk 1936,139620
#define PMU_OVSSET_CNT8_STATUS_Pos 1938,139768
#define PMU_OVSSET_CNT8_STATUS_Msk 1939,139918
#define PMU_OVSSET_CNT9_STATUS_Pos 1941,140066
#define PMU_OVSSET_CNT9_STATUS_Msk 1942,140216
#define PMU_OVSSET_CNT10_STATUS_Pos 1944,140364
#define PMU_OVSSET_CNT10_STATUS_Msk 1945,140515
#define PMU_OVSSET_CNT11_STATUS_Pos 1947,140664
#define PMU_OVSSET_CNT11_STATUS_Msk 1948,140815
#define PMU_OVSSET_CNT12_STATUS_Pos 1950,140964
#define PMU_OVSSET_CNT12_STATUS_Msk 1951,141115
#define PMU_OVSSET_CNT13_STATUS_Pos 1953,141264
#define PMU_OVSSET_CNT13_STATUS_Msk 1954,141415
#define PMU_OVSSET_CNT14_STATUS_Pos 1956,141564
#define PMU_OVSSET_CNT14_STATUS_Msk 1957,141715
#define PMU_OVSSET_CNT15_STATUS_Pos 1959,141864
#define PMU_OVSSET_CNT15_STATUS_Msk 1960,142015
#define PMU_OVSSET_CNT16_STATUS_Pos 1962,142164
#define PMU_OVSSET_CNT16_STATUS_Msk 1963,142315
#define PMU_OVSSET_CNT17_STATUS_Pos 1965,142464
#define PMU_OVSSET_CNT17_STATUS_Msk 1966,142615
#define PMU_OVSSET_CNT18_STATUS_Pos 1968,142764
#define PMU_OVSSET_CNT18_STATUS_Msk 1969,142915
#define PMU_OVSSET_CNT19_STATUS_Pos 1971,143064
#define PMU_OVSSET_CNT19_STATUS_Msk 1972,143215
#define PMU_OVSSET_CNT20_STATUS_Pos 1974,143364
#define PMU_OVSSET_CNT20_STATUS_Msk 1975,143515
#define PMU_OVSSET_CNT21_STATUS_Pos 1977,143664
#define PMU_OVSSET_CNT21_STATUS_Msk 1978,143815
#define PMU_OVSSET_CNT22_STATUS_Pos 1980,143964
#define PMU_OVSSET_CNT22_STATUS_Msk 1981,144115
#define PMU_OVSSET_CNT23_STATUS_Pos 1983,144264
#define PMU_OVSSET_CNT23_STATUS_Msk 1984,144415
#define PMU_OVSSET_CNT24_STATUS_Pos 1986,144564
#define PMU_OVSSET_CNT24_STATUS_Msk 1987,144715
#define PMU_OVSSET_CNT25_STATUS_Pos 1989,144864
#define PMU_OVSSET_CNT25_STATUS_Msk 1990,145015
#define PMU_OVSSET_CNT26_STATUS_Pos 1992,145164
#define PMU_OVSSET_CNT26_STATUS_Msk 1993,145315
#define PMU_OVSSET_CNT27_STATUS_Pos 1995,145464
#define PMU_OVSSET_CNT27_STATUS_Msk 1996,145615
#define PMU_OVSSET_CNT28_STATUS_Pos 1998,145764
#define PMU_OVSSET_CNT28_STATUS_Msk 1999,145915
#define PMU_OVSSET_CNT29_STATUS_Pos 2001,146064
#define PMU_OVSSET_CNT29_STATUS_Msk 2002,146215
#define PMU_OVSSET_CNT30_STATUS_Pos 2004,146364
#define PMU_OVSSET_CNT30_STATUS_Msk 2005,146515
#define PMU_OVSSET_CYCCNT_STATUS_Pos 2007,146664
#define PMU_OVSSET_CYCCNT_STATUS_Msk 2008,146812
#define PMU_OVSCLR_CNT0_STATUS_Pos 2012,147027
#define PMU_OVSCLR_CNT0_STATUS_Msk 2013,147179
#define PMU_OVSCLR_CNT1_STATUS_Pos 2015,147329
#define PMU_OVSCLR_CNT1_STATUS_Msk 2016,147481
#define PMU_OVSCLR_CNT2_STATUS_Pos 2018,147626
#define PMU_OVSCLR_CNT2_STATUS_Msk 2019,147778
#define PMU_OVSCLR_CNT3_STATUS_Pos 2021,147928
#define PMU_OVSCLR_CNT3_STATUS_Msk 2022,148080
#define PMU_OVSCLR_CNT4_STATUS_Pos 2024,148230
#define PMU_OVSCLR_CNT4_STATUS_Msk 2025,148382
#define PMU_OVSCLR_CNT5_STATUS_Pos 2027,148532
#define PMU_OVSCLR_CNT5_STATUS_Msk 2028,148684
#define PMU_OVSCLR_CNT6_STATUS_Pos 2030,148834
#define PMU_OVSCLR_CNT6_STATUS_Msk 2031,148986
#define PMU_OVSCLR_CNT7_STATUS_Pos 2033,149136
#define PMU_OVSCLR_CNT7_STATUS_Msk 2034,149288
#define PMU_OVSCLR_CNT8_STATUS_Pos 2036,149438
#define PMU_OVSCLR_CNT8_STATUS_Msk 2037,149590
#define PMU_OVSCLR_CNT9_STATUS_Pos 2039,149740
#define PMU_OVSCLR_CNT9_STATUS_Msk 2040,149892
#define PMU_OVSCLR_CNT10_STATUS_Pos 2042,150042
#define PMU_OVSCLR_CNT10_STATUS_Msk 2043,150195
#define PMU_OVSCLR_CNT11_STATUS_Pos 2045,150346
#define PMU_OVSCLR_CNT11_STATUS_Msk 2046,150499
#define PMU_OVSCLR_CNT12_STATUS_Pos 2048,150650
#define PMU_OVSCLR_CNT12_STATUS_Msk 2049,150803
#define PMU_OVSCLR_CNT13_STATUS_Pos 2051,150954
#define PMU_OVSCLR_CNT13_STATUS_Msk 2052,151107
#define PMU_OVSCLR_CNT14_STATUS_Pos 2054,151258
#define PMU_OVSCLR_CNT14_STATUS_Msk 2055,151411
#define PMU_OVSCLR_CNT15_STATUS_Pos 2057,151562
#define PMU_OVSCLR_CNT15_STATUS_Msk 2058,151715
#define PMU_OVSCLR_CNT16_STATUS_Pos 2060,151866
#define PMU_OVSCLR_CNT16_STATUS_Msk 2061,152019
#define PMU_OVSCLR_CNT17_STATUS_Pos 2063,152170
#define PMU_OVSCLR_CNT17_STATUS_Msk 2064,152323
#define PMU_OVSCLR_CNT18_STATUS_Pos 2066,152474
#define PMU_OVSCLR_CNT18_STATUS_Msk 2067,152627
#define PMU_OVSCLR_CNT19_STATUS_Pos 2069,152778
#define PMU_OVSCLR_CNT19_STATUS_Msk 2070,152931
#define PMU_OVSCLR_CNT20_STATUS_Pos 2072,153082
#define PMU_OVSCLR_CNT20_STATUS_Msk 2073,153235
#define PMU_OVSCLR_CNT21_STATUS_Pos 2075,153386
#define PMU_OVSCLR_CNT21_STATUS_Msk 2076,153539
#define PMU_OVSCLR_CNT22_STATUS_Pos 2078,153690
#define PMU_OVSCLR_CNT22_STATUS_Msk 2079,153843
#define PMU_OVSCLR_CNT23_STATUS_Pos 2081,153994
#define PMU_OVSCLR_CNT23_STATUS_Msk 2082,154147
#define PMU_OVSCLR_CNT24_STATUS_Pos 2084,154298
#define PMU_OVSCLR_CNT24_STATUS_Msk 2085,154451
#define PMU_OVSCLR_CNT25_STATUS_Pos 2087,154602
#define PMU_OVSCLR_CNT25_STATUS_Msk 2088,154755
#define PMU_OVSCLR_CNT26_STATUS_Pos 2090,154906
#define PMU_OVSCLR_CNT26_STATUS_Msk 2091,155059
#define PMU_OVSCLR_CNT27_STATUS_Pos 2093,155210
#define PMU_OVSCLR_CNT27_STATUS_Msk 2094,155363
#define PMU_OVSCLR_CNT28_STATUS_Pos 2096,155514
#define PMU_OVSCLR_CNT28_STATUS_Msk 2097,155667
#define PMU_OVSCLR_CNT29_STATUS_Pos 2099,155818
#define PMU_OVSCLR_CNT29_STATUS_Msk 2100,155971
#define PMU_OVSCLR_CNT30_STATUS_Pos 2102,156122
#define PMU_OVSCLR_CNT30_STATUS_Msk 2103,156275
#define PMU_OVSCLR_CYCCNT_STATUS_Pos 2105,156426
#define PMU_OVSCLR_CYCCNT_STATUS_Msk 2106,156576
#define PMU_SWINC_CNT0_Pos 2110,156772
#define PMU_SWINC_CNT0_Msk 2111,156927
#define PMU_SWINC_CNT1_Pos 2113,157080
#define PMU_SWINC_CNT1_Msk 2114,157235
#define PMU_SWINC_CNT2_Pos 2116,157388
#define PMU_SWINC_CNT2_Msk 2117,157543
#define PMU_SWINC_CNT3_Pos 2119,157696
#define PMU_SWINC_CNT3_Msk 2120,157851
#define PMU_SWINC_CNT4_Pos 2122,158004
#define PMU_SWINC_CNT4_Msk 2123,158159
#define PMU_SWINC_CNT5_Pos 2125,158312
#define PMU_SWINC_CNT5_Msk 2126,158467
#define PMU_SWINC_CNT6_Pos 2128,158620
#define PMU_SWINC_CNT6_Msk 2129,158775
#define PMU_SWINC_CNT7_Pos 2131,158928
#define PMU_SWINC_CNT7_Msk 2132,159083
#define PMU_SWINC_CNT8_Pos 2134,159236
#define PMU_SWINC_CNT8_Msk 2135,159391
#define PMU_SWINC_CNT9_Pos 2137,159544
#define PMU_SWINC_CNT9_Msk 2138,159699
#define PMU_SWINC_CNT10_Pos 2140,159852
#define PMU_SWINC_CNT10_Msk 2141,160008
#define PMU_SWINC_CNT11_Pos 2143,160162
#define PMU_SWINC_CNT11_Msk 2144,160318
#define PMU_SWINC_CNT12_Pos 2146,160472
#define PMU_SWINC_CNT12_Msk 2147,160628
#define PMU_SWINC_CNT13_Pos 2149,160782
#define PMU_SWINC_CNT13_Msk 2150,160938
#define PMU_SWINC_CNT14_Pos 2152,161092
#define PMU_SWINC_CNT14_Msk 2153,161248
#define PMU_SWINC_CNT15_Pos 2155,161402
#define PMU_SWINC_CNT15_Msk 2156,161558
#define PMU_SWINC_CNT16_Pos 2158,161712
#define PMU_SWINC_CNT16_Msk 2159,161868
#define PMU_SWINC_CNT17_Pos 2161,162022
#define PMU_SWINC_CNT17_Msk 2162,162178
#define PMU_SWINC_CNT18_Pos 2164,162332
#define PMU_SWINC_CNT18_Msk 2165,162488
#define PMU_SWINC_CNT19_Pos 2167,162642
#define PMU_SWINC_CNT19_Msk 2168,162798
#define PMU_SWINC_CNT20_Pos 2170,162952
#define PMU_SWINC_CNT20_Msk 2171,163108
#define PMU_SWINC_CNT21_Pos 2173,163262
#define PMU_SWINC_CNT21_Msk 2174,163418
#define PMU_SWINC_CNT22_Pos 2176,163572
#define PMU_SWINC_CNT22_Msk 2177,163728
#define PMU_SWINC_CNT23_Pos 2179,163882
#define PMU_SWINC_CNT23_Msk 2180,164038
#define PMU_SWINC_CNT24_Pos 2182,164192
#define PMU_SWINC_CNT24_Msk 2183,164348
#define PMU_SWINC_CNT25_Pos 2185,164502
#define PMU_SWINC_CNT25_Msk 2186,164658
#define PMU_SWINC_CNT26_Pos 2188,164812
#define PMU_SWINC_CNT26_Msk 2189,164968
#define PMU_SWINC_CNT27_Pos 2191,165122
#define PMU_SWINC_CNT27_Msk 2192,165278
#define PMU_SWINC_CNT28_Pos 2194,165432
#define PMU_SWINC_CNT28_Msk 2195,165588
#define PMU_SWINC_CNT29_Pos 2197,165742
#define PMU_SWINC_CNT29_Msk 2198,165898
#define PMU_SWINC_CNT30_Pos 2200,166052
#define PMU_SWINC_CNT30_Msk 2201,166208
#define PMU_CTRL_ENABLE_Pos 2205,166412
#define PMU_CTRL_ENABLE_Msk 2206,166538
#define PMU_CTRL_EVENTCNT_RESET_Pos 2208,166662
#define PMU_CTRL_EVENTCNT_RESET_Msk 2209,166801
#define PMU_CTRL_CYCCNT_RESET_Pos 2211,166938
#define PMU_CTRL_CYCCNT_RESET_Msk 2212,167077
#define PMU_CTRL_CYCCNT_DISABLE_Pos 2214,167214
#define PMU_CTRL_CYCCNT_DISABLE_Msk 2215,167355
#define PMU_CTRL_FRZ_ON_OV_Pos 2217,167494
#define PMU_CTRL_FRZ_ON_OV_Msk 2218,167632
#define PMU_CTRL_TRACE_ON_OV_Pos 2220,167768
#define PMU_CTRL_TRACE_ON_OV_Msk 2221,167905
#define PMU_TYPE_NUM_CNTS_Pos 2225,168087
#define PMU_TYPE_NUM_CNTS_Msk 2226,168225
#define PMU_TYPE_SIZE_CNTS_Pos 2228,168361
#define PMU_TYPE_SIZE_CNTS_Msk 2229,168497
#define PMU_TYPE_CYCCNT_PRESENT_Pos 2231,168631
#define PMU_TYPE_CYCCNT_PRESENT_Msk 2232,168772
#define PMU_TYPE_FRZ_OV_SUPPORT_Pos 2234,168911
#define PMU_TYPE_FRZ_OV_SUPPORT_Msk 2235,169057
#define PMU_TYPE_TRACE_ON_OV_SUPPORT_Pos 2237,169201
#define PMU_TYPE_TRACE_ON_OV_SUPPORT_Msk 2238,169346
#define PMU_AUTHSTATUS_NSID_Pos 2242,169553
#define PMU_AUTHSTATUS_NSID_Msk 2243,169704
#define PMU_AUTHSTATUS_NSNID_Pos 2245,169853
#define PMU_AUTHSTATUS_NSNID_Msk 2246,170008
#define PMU_AUTHSTATUS_SID_Pos 2248,170161
#define PMU_AUTHSTATUS_SID_Msk 2249,170308
#define PMU_AUTHSTATUS_SNID_Pos 2251,170453
#define PMU_AUTHSTATUS_SNID_Msk 2252,170604
#define PMU_AUTHSTATUS_NSUID_Pos 2254,170753
#define PMU_AUTHSTATUS_NSUID_Msk 2255,170917
#define PMU_AUTHSTATUS_NSUNID_Pos 2257,171079
#define PMU_AUTHSTATUS_NSUNID_Msk 2258,171247
#define PMU_AUTHSTATUS_SUID_Pos 2260,171413
#define PMU_AUTHSTATUS_SUID_Msk 2261,171573
#define PMU_AUTHSTATUS_SUNID_Pos 2263,171731
#define PMU_AUTHSTATUS_SUNID_Msk 2264,171895
  __IM  uint32_t TYPE;2282,172426
  __IOM uint32_t CTRL;2283,172515
  __IOM uint32_t RNR;2284,172607
  __IOM uint32_t RBAR;2285,172705
  __IOM uint32_t RLAR;2286,172809
  __IOM uint32_t RBAR_A1;2287,172914
  __IOM uint32_t RLAR_A1;2288,173026
  __IOM uint32_t RBAR_A2;2289,173139
  __IOM uint32_t RLAR_A2;2290,173251
  __IOM uint32_t RBAR_A3;2291,173364
  __IOM uint32_t RLAR_A3;2292,173476
        uint32_t RESERVED0[RESERVED02293,173589
  __IOM uint32_t MAIR[MAIR2295,173632
  __IOM uint32_t MAIR0;2297,173671
  __IOM uint32_t MAIR1;2298,173786
} MPU_Type;2301,173913
#define MPU_TYPE_RALIASES 2303,173928
#define MPU_TYPE_IREGION_Pos 2306,174014
#define MPU_TYPE_IREGION_Msk 2307,174140
#define MPU_TYPE_DREGION_Pos 2309,174264
#define MPU_TYPE_DREGION_Msk 2310,174390
#define MPU_TYPE_SEPARATE_Pos 2312,174514
#define MPU_TYPE_SEPARATE_Msk 2313,174641
#define MPU_CTRL_PRIVDEFENA_Pos 2316,174806
#define MPU_CTRL_PRIVDEFENA_Msk 2317,174935
#define MPU_CTRL_HFNMIENA_Pos 2319,175062
#define MPU_CTRL_HFNMIENA_Msk 2320,175189
#define MPU_CTRL_ENABLE_Pos 2322,175314
#define MPU_CTRL_ENABLE_Msk 2323,175439
#define MPU_RNR_REGION_Pos 2326,175608
#define MPU_RNR_REGION_Msk 2327,175732
#define MPU_RBAR_BASE_Pos 2330,175906
#define MPU_RBAR_BASE_Msk 2331,176029
#define MPU_RBAR_SH_Pos 2333,176150
#define MPU_RBAR_SH_Msk 2334,176271
#define MPU_RBAR_AP_Pos 2336,176390
#define MPU_RBAR_AP_Msk 2337,176511
#define MPU_RBAR_XN_Pos 2339,176630
#define MPU_RBAR_XN_Msk 2340,176751
#define MPU_RLAR_LIMIT_Pos 2343,176923
#define MPU_RLAR_LIMIT_Msk 2344,177047
#define MPU_RLAR_PXN_Pos 2346,177169
#define MPU_RLAR_PXN_Msk 2347,177291
#define MPU_RLAR_AttrIndx_Pos 2349,177411
#define MPU_RLAR_AttrIndx_Msk 2350,177538
#define MPU_RLAR_EN_Pos 2352,177663
#define MPU_RLAR_EN_Msk 2353,177799
#define MPU_MAIR0_Attr3_Pos 2356,178004
#define MPU_MAIR0_Attr3_Msk 2357,178129
#define MPU_MAIR0_Attr2_Pos 2359,178252
#define MPU_MAIR0_Attr2_Msk 2360,178377
#define MPU_MAIR0_Attr1_Pos 2362,178500
#define MPU_MAIR0_Attr1_Msk 2363,178625
#define MPU_MAIR0_Attr0_Pos 2365,178748
#define MPU_MAIR0_Attr0_Msk 2366,178873
#define MPU_MAIR1_Attr7_Pos 2369,179059
#define MPU_MAIR1_Attr7_Msk 2370,179184
#define MPU_MAIR1_Attr6_Pos 2372,179307
#define MPU_MAIR1_Attr6_Msk 2373,179432
#define MPU_MAIR1_Attr5_Pos 2375,179555
#define MPU_MAIR1_Attr5_Msk 2376,179680
#define MPU_MAIR1_Attr4_Pos 2378,179803
#define MPU_MAIR1_Attr4_Msk 2379,179928
  __IOM uint32_t CTRL;2398,180441
  __IM  uint32_t TYPE;2399,180533
  __IOM uint32_t RNR;2401,180688
  __IOM uint32_t RBAR;2402,180786
  __IOM uint32_t RLAR;2403,180890
        uint32_t RESERVED0[RESERVED02405,181002
  __IOM uint32_t SFSR;2407,181042
  __IOM uint32_t SFAR;2408,181142
} SAU_Type;2409,181243
#define SAU_CTRL_ALLNS_Pos 2412,181298
#define SAU_CTRL_ALLNS_Msk 2413,181422
#define SAU_CTRL_ENABLE_Pos 2415,181544
#define SAU_CTRL_ENABLE_Msk 2416,181669
#define SAU_TYPE_SREGION_Pos 2419,181829
#define SAU_TYPE_SREGION_Msk 2420,181955
#define SAU_RNR_REGION_Pos 2424,182191
#define SAU_RNR_REGION_Msk 2425,182315
#define SAU_RBAR_BADDR_Pos 2428,182489
#define SAU_RBAR_BADDR_Msk 2429,182613
#define SAU_RLAR_LADDR_Pos 2432,182788
#define SAU_RLAR_LADDR_Msk 2433,182912
#define SAU_RLAR_NSC_Pos 2435,183034
#define SAU_RLAR_NSC_Msk 2436,183156
#define SAU_RLAR_ENABLE_Pos 2438,183276
#define SAU_RLAR_ENABLE_Msk 2439,183401
#define SAU_SFSR_LSERR_Pos 2444,183649
#define SAU_SFSR_LSERR_Msk 2445,183773
#define SAU_SFSR_SFARVALID_Pos 2447,183895
#define SAU_SFSR_SFARVALID_Msk 2448,184023
#define SAU_SFSR_LSPERR_Pos 2450,184149
#define SAU_SFSR_LSPERR_Msk 2451,184274
#define SAU_SFSR_INVTRAN_Pos 2453,184397
#define SAU_SFSR_INVTRAN_Msk 2454,184523
#define SAU_SFSR_AUVIOL_Pos 2456,184647
#define SAU_SFSR_AUVIOL_Msk 2457,184772
#define SAU_SFSR_INVER_Pos 2459,184895
#define SAU_SFSR_INVER_Msk 2460,185019
#define SAU_SFSR_INVIS_Pos 2462,185141
#define SAU_SFSR_INVIS_Msk 2463,185265
#define SAU_SFSR_INVEP_Pos 2465,185387
#define SAU_SFSR_INVEP_Msk 2466,185511
        uint32_t RESERVED0[RESERVED02484,186006
  __IOM uint32_t FPCCR;2485,186039
  __IOM uint32_t FPCAR;2486,186150
  __IOM uint32_t FPDSCR;2487,186261
  __IM  uint32_t MVFR0;2488,186379
  __IM  uint32_t MVFR1;2489,186483
  __IM  uint32_t MVFR2;2490,186587
} FPU_Type;2491,186691
#define FPU_FPCCR_ASPEN_Pos 2494,186765
#define FPU_FPCCR_ASPEN_Msk 2495,186890
#define FPU_FPCCR_LSPEN_Pos 2497,187013
#define FPU_FPCCR_LSPEN_Msk 2498,187134
#define FPU_FPCCR_LSPENS_Pos 2500,187257
#define FPU_FPCCR_LSPENS_Msk 2501,187379
#define FPU_FPCCR_CLRONRET_Pos 2503,187503
#define FPU_FPCCR_CLRONRET_Msk 2504,187627
#define FPU_FPCCR_CLRONRETS_Pos 2506,187753
#define FPU_FPCCR_CLRONRETS_Msk 2507,187878
#define FPU_FPCCR_TS_Pos 2509,188005
#define FPU_FPCCR_TS_Msk 2510,188123
#define FPU_FPCCR_UFRDY_Pos 2512,188243
#define FPU_FPCCR_UFRDY_Msk 2513,188364
#define FPU_FPCCR_SPLIMVIOL_Pos 2515,188487
#define FPU_FPCCR_SPLIMVIOL_Msk 2516,188612
#define FPU_FPCCR_MONRDY_Pos 2518,188739
#define FPU_FPCCR_MONRDY_Msk 2519,188861
#define FPU_FPCCR_SFRDY_Pos 2521,188985
#define FPU_FPCCR_SFRDY_Msk 2522,189106
#define FPU_FPCCR_BFRDY_Pos 2524,189229
#define FPU_FPCCR_BFRDY_Msk 2525,189350
#define FPU_FPCCR_MMRDY_Pos 2527,189473
#define FPU_FPCCR_MMRDY_Msk 2528,189594
#define FPU_FPCCR_HFRDY_Pos 2530,189717
#define FPU_FPCCR_HFRDY_Msk 2531,189838
#define FPU_FPCCR_THREAD_Pos 2533,189961
#define FPU_FPCCR_THREAD_Msk 2534,190095
#define FPU_FPCCR_S_Pos 2536,190234
#define FPU_FPCCR_S_Msk 2537,190387
#define FPU_FPCCR_USER_Pos 2539,190538
#define FPU_FPCCR_USER_Msk 2540,190673
#define FPU_FPCCR_LSPACT_Pos 2542,190806
#define FPU_FPCCR_LSPACT_Msk 2543,190956
#define FPU_FPCAR_ADDRESS_Pos 2546,191163
#define FPU_FPCAR_ADDRESS_Msk 2547,191290
#define FPU_FPDSCR_AHP_Pos 2550,191481
#define FPU_FPDSCR_AHP_Msk 2551,191605
#define FPU_FPDSCR_DN_Pos 2553,191727
#define FPU_FPDSCR_DN_Msk 2554,191850
#define FPU_FPDSCR_FZ_Pos 2556,191971
#define FPU_FPDSCR_FZ_Msk 2557,192094
#define FPU_FPDSCR_RMode_Pos 2559,192215
#define FPU_FPDSCR_RMode_Msk 2560,192341
#define FPU_FPDSCR_FZ16_Pos 2562,192465
#define FPU_FPDSCR_FZ16_Msk 2563,192590
#define FPU_FPDSCR_LTPSIZE_Pos 2565,192713
#define FPU_FPDSCR_LTPSIZE_Msk 2566,192841
#define FPU_MVFR0_FPRound_Pos 2569,193019
#define FPU_MVFR0_FPRound_Msk 2570,193147
#define FPU_MVFR0_FPSqrt_Pos 2572,193273
#define FPU_MVFR0_FPSqrt_Msk 2573,193400
#define FPU_MVFR0_FPDivide_Pos 2575,193526
#define FPU_MVFR0_FPDivide_Msk 2576,193655
#define FPU_MVFR0_FPDP_Pos 2578,193780
#define FPU_MVFR0_FPDP_Msk 2579,193905
#define FPU_MVFR0_FPSP_Pos 2581,194028
#define FPU_MVFR0_FPSP_Msk 2582,194153
#define FPU_MVFR0_SIMDReg_Pos 2584,194276
#define FPU_MVFR0_SIMDReg_Msk 2585,194404
#define FPU_MVFR1_FMAC_Pos 2588,194582
#define FPU_MVFR1_FMAC_Msk 2589,194707
#define FPU_MVFR1_FPHP_Pos 2591,194830
#define FPU_MVFR1_FPHP_Msk 2592,194955
#define FPU_MVFR1_FP16_Pos 2594,195078
#define FPU_MVFR1_FP16_Msk 2595,195203
#define FPU_MVFR1_MVE_Pos 2597,195326
#define FPU_MVFR1_MVE_Msk 2598,195450
#define FPU_MVFR1_FPDNaN_Pos 2600,195572
#define FPU_MVFR1_FPDNaN_Msk 2601,195699
#define FPU_MVFR1_FPFtZ_Pos 2603,195824
#define FPU_MVFR1_FPFtZ_Msk 2604,195950
#define FPU_MVFR2_FPMisc_Pos 2607,196126
#define FPU_MVFR2_FPMisc_Msk 2608,196253
  __IOM uint32_t DHCSR;2625,196774
  __OM  uint32_t DCRSR;2626,196887
  __IOM uint32_t DCRDR;2627,196996
  __IOM uint32_t DEMCR;2628,197101
  __OM  uint32_t DSCEMCR;2629,197217
  __IOM uint32_t DAUTHCTRL;2630,197343
  __IOM uint32_t DSCSR;2631,197452
} CoreDebug_Type;2632,197566
#define CoreDebug_DHCSR_DBGKEY_Pos 2635,197648
#define CoreDebug_DHCSR_DBGKEY_Msk 2636,197792
#define CoreDebug_DHCSR_S_RESTART_ST_Pos 2638,197934
#define CoreDebug_DHCSR_S_RESTART_ST_Msk 2639,198084
#define CoreDebug_DHCSR_S_RESET_ST_Pos 2641,198232
#define CoreDebug_DHCSR_S_RESET_ST_Msk 2642,198380
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 2644,198526
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 2645,198675
#define CoreDebug_DHCSR_S_FPD_Pos 2647,198822
#define CoreDebug_DHCSR_S_FPD_Msk 2648,198965
#define CoreDebug_DHCSR_S_SUIDE_Pos 2650,199106
#define CoreDebug_DHCSR_S_SUIDE_Msk 2651,199251
#define CoreDebug_DHCSR_S_NSUIDE_Pos 2653,199394
#define CoreDebug_DHCSR_S_NSUIDE_Msk 2654,199540
#define CoreDebug_DHCSR_S_SDE_Pos 2656,199684
#define CoreDebug_DHCSR_S_SDE_Msk 2657,199827
#define CoreDebug_DHCSR_S_LOCKUP_Pos 2659,199968
#define CoreDebug_DHCSR_S_LOCKUP_Msk 2660,200114
#define CoreDebug_DHCSR_S_SLEEP_Pos 2662,200258
#define CoreDebug_DHCSR_S_SLEEP_Msk 2663,200403
#define CoreDebug_DHCSR_S_HALT_Pos 2665,200546
#define CoreDebug_DHCSR_S_HALT_Msk 2666,200690
#define CoreDebug_DHCSR_S_REGRDY_Pos 2668,200832
#define CoreDebug_DHCSR_S_REGRDY_Msk 2669,200978
#define CoreDebug_DHCSR_C_PMOV_Pos 2671,201122
#define CoreDebug_DHCSR_C_PMOV_Msk 2672,201266
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 2674,201408
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 2675,201557
#define CoreDebug_DHCSR_C_MASKINTS_Pos 2677,201704
#define CoreDebug_DHCSR_C_MASKINTS_Msk 2678,201852
#define CoreDebug_DHCSR_C_STEP_Pos 2680,201998
#define CoreDebug_DHCSR_C_STEP_Msk 2681,202142
#define CoreDebug_DHCSR_C_HALT_Pos 2683,202284
#define CoreDebug_DHCSR_C_HALT_Msk 2684,202428
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 2686,202570
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 2687,202717
#define CoreDebug_DCRSR_REGWnR_Pos 2690,202919
#define CoreDebug_DCRSR_REGWnR_Msk 2691,203063
#define CoreDebug_DCRSR_REGSEL_Pos 2693,203205
#define CoreDebug_DCRSR_REGSEL_Msk 2694,203349
#define CoreDebug_DEMCR_TRCENA_Pos 2697,203555
#define CoreDebug_DEMCR_TRCENA_Msk 2698,203699
#define CoreDebug_DEMCR_MON_REQ_Pos 2700,203841
#define CoreDebug_DEMCR_MON_REQ_Msk 2701,203986
#define CoreDebug_DEMCR_MON_STEP_Pos 2703,204129
#define CoreDebug_DEMCR_MON_STEP_Msk 2704,204275
#define CoreDebug_DEMCR_MON_PEND_Pos 2706,204419
#define CoreDebug_DEMCR_MON_PEND_Msk 2707,204565
#define CoreDebug_DEMCR_MON_EN_Pos 2709,204709
#define CoreDebug_DEMCR_MON_EN_Msk 2710,204853
#define CoreDebug_DEMCR_VC_HARDERR_Pos 2712,204995
#define CoreDebug_DEMCR_VC_HARDERR_Msk 2713,205143
#define CoreDebug_DEMCR_VC_INTERR_Pos 2715,205289
#define CoreDebug_DEMCR_VC_INTERR_Msk 2716,205436
#define CoreDebug_DEMCR_VC_BUSERR_Pos 2718,205581
#define CoreDebug_DEMCR_VC_BUSERR_Msk 2719,205728
#define CoreDebug_DEMCR_VC_STATERR_Pos 2721,205873
#define CoreDebug_DEMCR_VC_STATERR_Msk 2722,206021
#define CoreDebug_DEMCR_VC_CHKERR_Pos 2724,206167
#define CoreDebug_DEMCR_VC_CHKERR_Msk 2725,206314
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 2727,206459
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 2728,206607
#define CoreDebug_DEMCR_VC_MMERR_Pos 2730,206753
#define CoreDebug_DEMCR_VC_MMERR_Msk 2731,206899
#define CoreDebug_DEMCR_VC_CORERESET_Pos 2733,207043
#define CoreDebug_DEMCR_VC_CORERESET_Msk 2734,207193
#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos 2737,207415
#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk 2738,207567
#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos 2740,207717
#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk 2741,207870
#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos 2743,208021
#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk 2744,208173
#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos 2746,208323
#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk 2747,208476
#define CoreDebug_DAUTHCTRL_UIDEN_Pos 2750,208684
#define CoreDebug_DAUTHCTRL_UIDEN_Msk 2751,208832
#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos 2753,208978
#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk 2754,209128
#define CoreDebug_DAUTHCTRL_FSDMA_Pos 2756,209276
#define CoreDebug_DAUTHCTRL_FSDMA_Msk 2757,209424
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 2759,209570
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk 2760,209723
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2762,209874
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk 2763,210026
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 2765,210176
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk 2766,210327
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 2768,210476
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk 2769,210627
#define CoreDebug_DSCSR_CDS_Pos 2772,210838
#define CoreDebug_DSCSR_CDS_Msk 2773,210979
#define CoreDebug_DSCSR_SBRSEL_Pos 2775,211118
#define CoreDebug_DSCSR_SBRSEL_Msk 2776,211262
#define CoreDebug_DSCSR_SBRSELEN_Pos 2778,211404
#define CoreDebug_DSCSR_SBRSELEN_Msk 2779,211550
  __IOM uint32_t DHCSR;2796,212010
  __OM  uint32_t DCRSR;2797,212123
  __IOM uint32_t DCRDR;2798,212232
  __IOM uint32_t DEMCR;2799,212337
  __OM  uint32_t DSCEMCR;2800,212453
  __IOM uint32_t DAUTHCTRL;2801,212579
  __IOM uint32_t DSCSR;2802,212688
} DCB_Type;2803,212802
#define DCB_DHCSR_DBGKEY_Pos 2806,212885
#define DCB_DHCSR_DBGKEY_Msk 2807,213014
#define DCB_DHCSR_S_RESTART_ST_Pos 2809,213141
#define DCB_DHCSR_S_RESTART_ST_Msk 2810,213282
#define DCB_DHCSR_S_RESET_ST_Pos 2812,213421
#define DCB_DHCSR_S_RESET_ST_Msk 2813,213560
#define DCB_DHCSR_S_RETIRE_ST_Pos 2815,213697
#define DCB_DHCSR_S_RETIRE_ST_Msk 2816,213837
#define DCB_DHCSR_S_FPD_Pos 2818,213975
#define DCB_DHCSR_S_FPD_Msk 2819,214130
#define DCB_DHCSR_S_SUIDE_Pos 2821,214283
#define DCB_DHCSR_S_SUIDE_Msk 2822,214444
#define DCB_DHCSR_S_NSUIDE_Pos 2824,214603
#define DCB_DHCSR_S_NSUIDE_Msk 2825,214768
#define DCB_DHCSR_S_SDE_Pos 2827,214931
#define DCB_DHCSR_S_SDE_Msk 2828,215071
#define DCB_DHCSR_S_LOCKUP_Pos 2830,215209
#define DCB_DHCSR_S_LOCKUP_Msk 2831,215342
#define DCB_DHCSR_S_SLEEP_Pos 2833,215473
#define DCB_DHCSR_S_SLEEP_Msk 2834,215608
#define DCB_DHCSR_S_HALT_Pos 2836,215741
#define DCB_DHCSR_S_HALT_Msk 2837,215874
#define DCB_DHCSR_S_REGRDY_Pos 2839,216005
#define DCB_DHCSR_S_REGRDY_Msk 2840,216146
#define DCB_DHCSR_C_PMOV_Pos 2842,216285
#define DCB_DHCSR_C_PMOV_Msk 2843,216433
#define DCB_DHCSR_C_SNAPSTALL_Pos 2845,216579
#define DCB_DHCSR_C_SNAPSTALL_Msk 2846,216717
#define DCB_DHCSR_C_MASKINTS_Pos 2848,216853
#define DCB_DHCSR_C_MASKINTS_Msk 2849,216996
#define DCB_DHCSR_C_STEP_Pos 2851,217137
#define DCB_DHCSR_C_STEP_Msk 2852,217269
#define DCB_DHCSR_C_HALT_Pos 2854,217399
#define DCB_DHCSR_C_HALT_Msk 2855,217531
#define DCB_DHCSR_C_DEBUGEN_Pos 2857,217661
#define DCB_DHCSR_C_DEBUGEN_Msk 2858,217801
#define DCB_DCRSR_REGWnR_Pos 2861,218001
#define DCB_DCRSR_REGWnR_Msk 2862,218144
#define DCB_DCRSR_REGSEL_Pos 2864,218285
#define DCB_DCRSR_REGSEL_Msk 2865,218422
#define DCB_DCRDR_DBGTMP_Pos 2868,218617
#define DCB_DCRDR_DBGTMP_Msk 2869,218758
#define DCB_DEMCR_TRCENA_Pos 2872,218968
#define DCB_DEMCR_TRCENA_Msk 2873,219100
#define DCB_DEMCR_MONPRKEY_Pos 2875,219230
#define DCB_DEMCR_MONPRKEY_Msk 2876,219370
#define DCB_DEMCR_UMON_EN_Pos 2878,219508
#define DCB_DEMCR_UMON_EN_Msk 2879,219655
#define DCB_DEMCR_SDME_Pos 2881,219800
#define DCB_DEMCR_SDME_Msk 2882,219946
#define DCB_DEMCR_MON_REQ_Pos 2884,220090
#define DCB_DEMCR_MON_REQ_Msk 2885,220225
#define DCB_DEMCR_MON_STEP_Pos 2887,220358
#define DCB_DEMCR_MON_STEP_Msk 2888,220490
#define DCB_DEMCR_MON_PEND_Pos 2890,220620
#define DCB_DEMCR_MON_PEND_Msk 2891,220752
#define DCB_DEMCR_MON_EN_Pos 2893,220882
#define DCB_DEMCR_MON_EN_Msk 2894,221016
#define DCB_DEMCR_VC_SFERR_Pos 2896,221148
#define DCB_DEMCR_VC_SFERR_Msk 2897,221292
#define DCB_DEMCR_VC_HARDERR_Pos 2899,221434
#define DCB_DEMCR_VC_HARDERR_Msk 2900,221583
#define DCB_DEMCR_VC_INTERR_Pos 2902,221730
#define DCB_DEMCR_VC_INTERR_Msk 2903,221879
#define DCB_DEMCR_VC_BUSERR_Pos 2905,222026
#define DCB_DEMCR_VC_BUSERR_Msk 2906,222174
#define DCB_DEMCR_VC_STATERR_Pos 2908,222320
#define DCB_DEMCR_VC_STATERR_Msk 2909,222465
#define DCB_DEMCR_VC_CHKERR_Pos 2911,222608
#define DCB_DEMCR_VC_CHKERR_Msk 2912,222753
#define DCB_DEMCR_VC_NOCPERR_Pos 2914,222896
#define DCB_DEMCR_VC_NOCPERR_Msk 2915,223040
#define DCB_DEMCR_VC_MMERR_Pos 2917,223182
#define DCB_DEMCR_VC_MMERR_Msk 2918,223331
#define DCB_DEMCR_VC_CORERESET_Pos 2920,223478
#define DCB_DEMCR_VC_CORERESET_Msk 2921,223621
#define DCB_DSCEMCR_CLR_MON_REQ_Pos 2924,223845
#define DCB_DSCEMCR_CLR_MON_REQ_Msk 2925,223988
#define DCB_DSCEMCR_CLR_MON_PEND_Pos 2927,224129
#define DCB_DSCEMCR_CLR_MON_PEND_Msk 2928,224269
#define DCB_DSCEMCR_SET_MON_REQ_Pos 2930,224407
#define DCB_DSCEMCR_SET_MON_REQ_Msk 2931,224548
#define DCB_DSCEMCR_SET_MON_PEND_Pos 2933,224687
#define DCB_DSCEMCR_SET_MON_PEND_Msk 2934,224825
#define DCB_DAUTHCTRL_UIDEN_Pos 2937,225029
#define DCB_DAUTHCTRL_UIDEN_Msk 2938,225187
#define DCB_DAUTHCTRL_UIDAPEN_Pos 2940,225343
#define DCB_DAUTHCTRL_UIDAPEN_Msk 2941,225506
#define DCB_DAUTHCTRL_FSDMA_Pos 2943,225667
#define DCB_DAUTHCTRL_FSDMA_Msk 2944,225824
#define DCB_DAUTHCTRL_INTSPNIDEN_Pos 2946,225979
#define DCB_DAUTHCTRL_INTSPNIDEN_Msk 2947,226144
#define DCB_DAUTHCTRL_SPNIDENSEL_Pos 2949,226307
#define DCB_DAUTHCTRL_SPNIDENSEL_Msk 2950,226470
#define DCB_DAUTHCTRL_INTSPIDEN_Pos 2952,226631
#define DCB_DAUTHCTRL_INTSPIDEN_Msk 2953,226792
#define DCB_DAUTHCTRL_SPIDENSEL_Pos 2955,226951
#define DCB_DAUTHCTRL_SPIDENSEL_Msk 2956,227110
#define DCB_DSCSR_CDSKEY_Pos 2959,227336
#define DCB_DSCSR_CDSKEY_Msk 2960,227476
#define DCB_DSCSR_CDS_Pos 2962,227614
#define DCB_DSCSR_CDS_Msk 2963,227755
#define DCB_DSCSR_SBRSEL_Pos 2965,227894
#define DCB_DSCSR_SBRSEL_Msk 2966,228043
#define DCB_DSCSR_SBRSELEN_Pos 2968,228190
#define DCB_DSCSR_SBRSELEN_Msk 2969,228346
  __OM  uint32_t DLAR;2987,228833
  __IM  uint32_t DLSR;2988,228938
  __IM  uint32_t DAUTHSTATUS;2989,229043
  __IM  uint32_t DDEVARCH;2990,229151
  __IM  uint32_t DDEVTYPE;2991,229255
} DIB_Type;2992,229351
#define DIB_DLAR_KEY_Pos 2995,229425
#define DIB_DLAR_KEY_Msk 2996,229547
#define DIB_DLSR_nTT_Pos 2999,229726
#define DIB_DLSR_nTT_Msk 3000,229863
#define DIB_DLSR_SLK_Pos 3002,229998
#define DIB_DLSR_SLK_Msk 3003,230137
#define DIB_DLSR_SLI_Pos 3005,230274
#define DIB_DLSR_SLI_Msk 3006,230418
#define DIB_DAUTHSTATUS_SUNID_Pos 3009,230629
#define DIB_DAUTHSTATUS_SUNID_Msk 3010,230801
#define DIB_DAUTHSTATUS_SUID_Pos 3012,230971
#define DIB_DAUTHSTATUS_SUID_Msk 3013,231139
#define DIB_DAUTHSTATUS_NSUNID_Pos 3015,231305
#define DIB_DAUTHSTATUS_NSUNID_Msk 3016,231478
#define DIB_DAUTHSTATUS_NSUID_Pos 3018,231649
#define DIB_DAUTHSTATUS_NSUID_Msk 3019,231821
#define DIB_DAUTHSTATUS_SNID_Pos 3021,231991
#define DIB_DAUTHSTATUS_SNID_Msk 3022,232142
#define DIB_DAUTHSTATUS_SID_Pos 3024,232291
#define DIB_DAUTHSTATUS_SID_Msk 3025,232438
#define DIB_DAUTHSTATUS_NSNID_Pos 3027,232583
#define DIB_DAUTHSTATUS_NSNID_Msk 3028,232738
#define DIB_DAUTHSTATUS_NSID_Pos 3030,232891
#define DIB_DAUTHSTATUS_NSID_Msk 3031,233042
#define DIB_DDEVARCH_ARCHITECT_Pos 3034,233253
#define DIB_DDEVARCH_ARCHITECT_Msk 3035,233385
#define DIB_DDEVARCH_PRESENT_Pos 3037,233515
#define DIB_DDEVARCH_PRESENT_Msk 3038,233653
#define DIB_DDEVARCH_REVISION_Pos 3040,233789
#define DIB_DDEVARCH_REVISION_Msk 3041,233920
#define DIB_DDEVARCH_ARCHVER_Pos 3043,234049
#define DIB_DDEVARCH_ARCHVER_Msk 3044,234192
#define DIB_DDEVARCH_ARCHPART_Pos 3046,234333
#define DIB_DDEVARCH_ARCHPART_Msk 3047,234473
#define DIB_DDEVTYPE_SUB_Pos 3050,234665
#define DIB_DDEVTYPE_SUB_Msk 3051,234796
#define DIB_DDEVTYPE_MAJOR_Pos 3053,234925
#define DIB_DDEVTYPE_MAJOR_Msk 3054,235058
#define _VAL2FLD(3073,235710
#define _FLD2VAL(3081,236088
  #define SCS_BASE 3094,236441
  #define ITM_BASE 3095,236557
  #define DWT_BASE 3096,236656
  #define TPI_BASE 3097,236755
  #define CoreDebug_BASE 3098,236854
  #define DCB_BASE 3099,236972
  #define DIB_BASE 3100,237071
  #define SysTick_BASE 3101,237170
  #define NVIC_BASE 3102,237273
  #define SCB_BASE 3103,237373
  #define SCnSCB 3105,237491
  #define SCB 3106,237608
  #define SysTick 3107,237715
  #define NVIC 3108,237826
  #define ITM 3109,237934
  #define DWT 3110,238041
  #define TPI 3111,238148
  #define CoreDebug 3112,238255
  #define DCB 3113,238381
  #define DIB 3114,238488
    #define MPU_BASE 3117,238653
    #define MPU 3118,238758
    #define PMU_BASE 3122,238931
    #define PMU 3123,239030
    #define SAU_BASE 3127,239215
    #define SAU 3128,239323
  #define FPU_BASE 3131,239443
  #define FPU 3132,239545
  #define SCS_BASE_NS 3135,239713
  #define CoreDebug_BASE_NS 3136,239856
  #define DCB_BASE_NS 3137,240011
  #define DIB_BASE_NS 3138,240154
  #define SysTick_BASE_NS 3139,240297
  #define NVIC_BASE_NS 3140,240440
  #define SCB_BASE_NS 3141,240583
  #define SCnSCB_NS 3143,240728
  #define SCB_NS 3144,240871
  #define SysTick_NS 3145,241014
  #define NVIC_NS 3146,241157
  #define CoreDebug_NS 3147,241300
  #define DCB_NS 3148,241455
  #define DIB_NS 3149,241598
    #define MPU_BASE_NS 3152,241799
    #define MPU_NS 3153,241942
  #define FPU_BASE_NS 3156,242097
  #define FPU_NS 3157,242240
#define ID_ADR 3169,242667
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 3197,243550
  #define NVIC_SetPriorityGrouping 3201,243677
  #define NVIC_GetPriorityGrouping 3202,243743
  #define NVIC_EnableIRQ 3203,243809
  #define NVIC_GetEnableIRQ 3204,243865
  #define NVIC_DisableIRQ 3205,243924
  #define NVIC_GetPendingIRQ 3206,243981
  #define NVIC_SetPendingIRQ 3207,244041
  #define NVIC_ClearPendingIRQ 3208,244101
  #define NVIC_GetActive 3209,244163
  #define NVIC_SetPriority 3210,244219
  #define NVIC_GetPriority 3211,244277
  #define NVIC_SystemReset 3212,244335
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 3217,244501
  #define NVIC_SetVector 3221,244634
  #define NVIC_GetVector 3222,244690
#define NVIC_USER_IRQ_OFFSET 3225,244786
#define FNC_RETURN 3231,245094
#define EXC_RETURN_PREFIX 3234,245317
#define EXC_RETURN_S 3235,245447
#define EXC_RETURN_DCRS 3236,245577
#define EXC_RETURN_FTYPE 3237,245707
#define EXC_RETURN_MODE 3238,245837
#define EXC_RETURN_SPSEL 3239,245967
#define EXC_RETURN_ES 3240,246097
#define EXC_INTEGRITY_SIGNATURE 3244,246489
#define EXC_INTEGRITY_SIGNATURE 3246,246627
__STATIC_INLINE void __NVIC_SetPriorityGrouping(3259,247263
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(3278,248220
__STATIC_INLINE void __NVIC_EnableIRQ(3290,248598
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(3309,249196
__STATIC_INLINE void __NVIC_DisableIRQ(3328,249690
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(3347,250290
__STATIC_INLINE void __NVIC_SetPendingIRQ(3366,250800
__STATIC_INLINE void __NVIC_ClearPendingIRQ(3381,251242
__STATIC_INLINE uint32_t __NVIC_GetActive(3398,251811
__STATIC_INLINE uint32_t NVIC_GetTargetState(3420,252547
__STATIC_INLINE uint32_t NVIC_SetTargetState(3441,253221
__STATIC_INLINE uint32_t NVIC_ClearTargetState(3463,253996
__STATIC_INLINE void __NVIC_SetPriority(3487,254876
__STATIC_INLINE uint32_t __NVIC_GetPriority(3509,255730
__STATIC_INLINE uint32_t NVIC_EncodePriority 3534,256712
__STATIC_INLINE void NVIC_DecodePriority 3561,258224
__STATIC_INLINE void __NVIC_SetVector(3584,259529
__STATIC_INLINE uint32_t __NVIC_GetVector(3600,260095
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(3611,260365
__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(3636,261740
__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(3655,262763
__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(3667,263193
__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(3684,263789
__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(3703,264335
__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(3720,264971
__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(3739,265533
__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(3754,266027
__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(3771,266644
__STATIC_INLINE void TZ_NVIC_SetPriority_NS(3793,267423
__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(3814,268320
__STATIC_INLINE uint32_t SCB_GetFPUType(3862,269558
__STATIC_INLINE uint32_t SCB_GetMVEType(3900,270505
__STATIC_INLINE void TZ_SAU_Enable(3943,271539
__STATIC_INLINE void TZ_SAU_Disable(3954,271727
__STATIC_INLINE void DCB_SetAuthCtrl(3980,272408
__STATIC_INLINE uint32_t DCB_GetAuthCtrl(3995,272740
__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(4007,273104
__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(4022,273490
__STATIC_INLINE uint32_t DIB_GetAuthStatus(4047,274204
__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(4059,274585
__STATIC_INLINE uint32_t SysTick_Config(4091,275785
__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(4120,277371
#define                 ITM_RXBUFFER_EMPTY 4152,278796
__STATIC_INLINE uint32_t ITM_SendChar 4163,279338
__STATIC_INLINE int32_t ITM_ReceiveChar 4184,279896
__STATIC_INLINE int32_t ITM_CheckChar 4204,280433

Drivers/CMSIS/Include/core_armv8mbl.h,28290
#define __CORE_ARMV8MBL_H_GENERIC34,1427
#define __ARMv8MBL_CMSIS_VERSION_MAIN 68,2412
#define __ARMv8MBL_CMSIS_VERSION_SUB 69,2547
#define __ARMv8MBL_CMSIS_VERSION 70,2681
#define __CORTEX_M 73,2896
#define __FPU_USED 78,3111
#define __CORE_ARMV8MBL_H_DEPENDANT129,4621
    #define __ARMv8MBL_REV 138,4812
    #define __FPU_PRESENT 143,4980
    #define __MPU_PRESENT 148,5139
    #define __SAUREGION_PRESENT 153,5304
    #define __VTOR_PRESENT 158,5470
    #define __NVIC_PRIO_BITS 163,5633
    #define __Vendor_SysTickConfig 168,5804
    #define __ETM_PRESENT 173,5972
    #define __MTB_PRESENT 178,6131
  #define   __I 193,6608
  #define   __I 195,6697
#define     __O 197,6787
#define     __IO 198,6870
#define     __IM 201,7019
#define     __OM 202,7117
#define     __IOM 203,7216
    uint32_t _reserved0:_reserved0239,8180
    uint32_t V:V240,8252
    uint32_t C:C241,8344
    uint32_t Z:Z242,8433
    uint32_t N:N243,8521
  } b;244,8613
  uint32_t w;245,8694
} APSR_Type;246,8775
#define APSR_N_Pos 249,8824
#define APSR_N_Msk 250,8940
#define APSR_Z_Pos 252,9054
#define APSR_Z_Msk 253,9170
#define APSR_C_Pos 255,9284
#define APSR_C_Msk 256,9400
#define APSR_V_Pos 258,9514
#define APSR_V_Msk 259,9630
    uint32_t ISR:ISR269,9867
    uint32_t _reserved0:_reserved0270,9947
  } b;271,10019
  uint32_t w;272,10100
} IPSR_Type;273,10181
#define IPSR_ISR_Pos 276,10230
#define IPSR_ISR_Msk 277,10348
    uint32_t ISR:ISR287,10594
    uint32_t _reserved0:_reserved0288,10674
    uint32_t T:T289,10746
    uint32_t _reserved1:_reserved1290,10835
    uint32_t V:V291,10907
    uint32_t C:C292,10999
    uint32_t Z:Z293,11088
    uint32_t N:N294,11176
  } b;295,11268
  uint32_t w;296,11349
} xPSR_Type;297,11430
#define xPSR_N_Pos 300,11479
#define xPSR_N_Msk 301,11595
#define xPSR_Z_Pos 303,11709
#define xPSR_Z_Msk 304,11825
#define xPSR_C_Pos 306,11939
#define xPSR_C_Msk 307,12055
#define xPSR_V_Pos 309,12169
#define xPSR_V_Msk 310,12285
#define xPSR_T_Pos 312,12399
#define xPSR_T_Msk 313,12515
#define xPSR_ISR_Pos 315,12629
#define xPSR_ISR_Msk 316,12747
    uint32_t nPRIV:nPRIV326,12973
    uint32_t SPSEL:SPSEL327,13071
    uint32_t _reserved1:_reserved1328,13155
  } b;329,13227
  uint32_t w;330,13308
} CONTROL_Type;331,13389
#define CONTROL_SPSEL_Pos 334,13444
#define CONTROL_SPSEL_Msk 335,13567
#define CONTROL_nPRIV_Pos 337,13688
#define CONTROL_nPRIV_Msk 338,13811
  __IOM uint32_t ISER[ISER355,14262
        uint32_t RESERVED0[RESERVED0356,14363
  __IOM uint32_t ICER[ICER357,14397
        uint32_t RSERVED1[RSERVED1358,14500
  __IOM uint32_t ISPR[ISPR359,14533
        uint32_t RESERVED2[RESERVED2360,14635
  __IOM uint32_t ICPR[ICPR361,14669
        uint32_t RESERVED3[RESERVED3362,14773
  __IOM uint32_t IABR[IABR363,14807
        uint32_t RESERVED4[RESERVED4364,14908
  __IOM uint32_t ITNS[ITNS365,14942
        uint32_t RESERVED5[RESERVED5366,15049
  __IOM uint32_t IPR[IPR367,15083
}  NVIC_Type;368,15182
  __IM  uint32_t CPUID;385,15507
  __IOM uint32_t ICSR;386,15598
  __IOM uint32_t VTOR;388,15762
        uint32_t RESERVED0;390,15869
  __IOM uint32_t AIRCR;392,15906
  __IOM uint32_t SCR;393,16026
  __IOM uint32_t CCR;394,16121
        uint32_t RESERVED1;395,16223
  __IOM uint32_t SHPR[SHPR396,16252
  __IOM uint32_t SHCSR;397,16375
} SCB_Type;398,16488
#define SCB_CPUID_IMPLEMENTER_Pos 401,16541
#define SCB_CPUID_IMPLEMENTER_Msk 402,16672
#define SCB_CPUID_VARIANT_Pos 404,16801
#define SCB_CPUID_VARIANT_Msk 405,16928
#define SCB_CPUID_ARCHITECTURE_Pos 407,17053
#define SCB_CPUID_ARCHITECTURE_Msk 408,17185
#define SCB_CPUID_PARTNO_Pos 410,17315
#define SCB_CPUID_PARTNO_Msk 411,17441
#define SCB_CPUID_REVISION_Pos 413,17565
#define SCB_CPUID_REVISION_Msk 414,17693
#define SCB_ICSR_PENDNMISET_Pos 417,17875
#define SCB_ICSR_PENDNMISET_Msk 418,18004
#define SCB_ICSR_NMIPENDSET_Pos 420,18131
#define SCB_ICSR_NMIPENDSET_Msk 421,18284
#define SCB_ICSR_PENDNMICLR_Pos 423,18435
#define SCB_ICSR_PENDNMICLR_Msk 424,18564
#define SCB_ICSR_PENDSVSET_Pos 426,18691
#define SCB_ICSR_PENDSVSET_Msk 427,18819
#define SCB_ICSR_PENDSVCLR_Pos 429,18945
#define SCB_ICSR_PENDSVCLR_Msk 430,19073
#define SCB_ICSR_PENDSTSET_Pos 432,19199
#define SCB_ICSR_PENDSTSET_Msk 433,19327
#define SCB_ICSR_PENDSTCLR_Pos 435,19453
#define SCB_ICSR_PENDSTCLR_Msk 436,19581
#define SCB_ICSR_STTNS_Pos 438,19707
#define SCB_ICSR_STTNS_Msk 439,19852
#define SCB_ICSR_ISRPREEMPT_Pos 441,19995
#define SCB_ICSR_ISRPREEMPT_Msk 442,20124
#define SCB_ICSR_ISRPENDING_Pos 444,20251
#define SCB_ICSR_ISRPENDING_Msk 445,20380
#define SCB_ICSR_VECTPENDING_Pos 447,20507
#define SCB_ICSR_VECTPENDING_Msk 448,20637
#define SCB_ICSR_RETTOBASE_Pos 450,20765
#define SCB_ICSR_RETTOBASE_Msk 451,20893
#define SCB_ICSR_VECTACTIVE_Pos 453,21019
#define SCB_ICSR_VECTACTIVE_Msk 454,21148
#define SCB_VTOR_TBLOFF_Pos 458,21383
#define SCB_VTOR_TBLOFF_Msk 459,21508
#define SCB_AIRCR_VECTKEY_Pos 463,21711
#define SCB_AIRCR_VECTKEY_Msk 464,21838
#define SCB_AIRCR_VECTKEYSTAT_Pos 466,21963
#define SCB_AIRCR_VECTKEYSTAT_Msk 467,22094
#define SCB_AIRCR_ENDIANESS_Pos 469,22223
#define SCB_AIRCR_ENDIANESS_Msk 470,22352
#define SCB_AIRCR_PRIS_Pos 472,22479
#define SCB_AIRCR_PRIS_Msk 473,22603
#define SCB_AIRCR_BFHFNMINS_Pos 475,22725
#define SCB_AIRCR_BFHFNMINS_Msk 476,22854
#define SCB_AIRCR_SYSRESETREQS_Pos 478,22981
#define SCB_AIRCR_SYSRESETREQS_Msk 479,23113
#define SCB_AIRCR_SYSRESETREQ_Pos 481,23243
#define SCB_AIRCR_SYSRESETREQ_Msk 482,23374
#define SCB_AIRCR_VECTCLRACTIVE_Pos 484,23503
#define SCB_AIRCR_VECTCLRACTIVE_Msk 485,23636
#define SCB_SCR_SEVONPEND_Pos 488,23814
#define SCB_SCR_SEVONPEND_Msk 489,23941
#define SCB_SCR_SLEEPDEEPS_Pos 491,24066
#define SCB_SCR_SLEEPDEEPS_Msk 492,24194
#define SCB_SCR_SLEEPDEEP_Pos 494,24320
#define SCB_SCR_SLEEPDEEP_Msk 495,24447
#define SCB_SCR_SLEEPONEXIT_Pos 497,24572
#define SCB_SCR_SLEEPONEXIT_Msk 498,24701
#define SCB_CCR_BP_Pos 501,24882
#define SCB_CCR_BP_Msk 502,25002
#define SCB_CCR_IC_Pos 504,25120
#define SCB_CCR_IC_Msk 505,25240
#define SCB_CCR_DC_Pos 507,25358
#define SCB_CCR_DC_Msk 508,25478
#define SCB_CCR_STKOFHFNMIGN_Pos 510,25596
#define SCB_CCR_STKOFHFNMIGN_Msk 511,25726
#define SCB_CCR_BFHFNMIGN_Pos 513,25854
#define SCB_CCR_BFHFNMIGN_Msk 514,25981
#define SCB_CCR_DIV_0_TRP_Pos 516,26106
#define SCB_CCR_DIV_0_TRP_Msk 517,26233
#define SCB_CCR_UNALIGN_TRP_Pos 519,26358
#define SCB_CCR_UNALIGN_TRP_Msk 520,26487
#define SCB_CCR_USERSETMPEND_Pos 522,26614
#define SCB_CCR_USERSETMPEND_Msk 523,26744
#define SCB_SHCSR_HARDFAULTPENDED_Pos 526,26937
#define SCB_SHCSR_HARDFAULTPENDED_Msk 527,27072
#define SCB_SHCSR_SVCALLPENDED_Pos 529,27205
#define SCB_SHCSR_SVCALLPENDED_Msk 530,27337
#define SCB_SHCSR_SYSTICKACT_Pos 532,27467
#define SCB_SHCSR_SYSTICKACT_Msk 533,27597
#define SCB_SHCSR_PENDSVACT_Pos 535,27725
#define SCB_SHCSR_PENDSVACT_Msk 536,27854
#define SCB_SHCSR_SVCALLACT_Pos 538,27981
#define SCB_SHCSR_SVCALLACT_Msk 539,28110
#define SCB_SHCSR_NMIACT_Pos 541,28237
#define SCB_SHCSR_NMIACT_Msk 542,28363
#define SCB_SHCSR_HARDFAULTACT_Pos 544,28487
#define SCB_SHCSR_HARDFAULTACT_Msk 545,28619
  __IOM uint32_t CTRL;562,29050
  __IOM uint32_t LOAD;563,29157
  __IOM uint32_t VAL;564,29258
  __IM  uint32_t CALIB;565,29360
} SysTick_Type;566,29460
#define SysTick_CTRL_COUNTFLAG_Pos 569,29532
#define SysTick_CTRL_COUNTFLAG_Msk 570,29664
#define SysTick_CTRL_CLKSOURCE_Pos 572,29794
#define SysTick_CTRL_CLKSOURCE_Msk 573,29926
#define SysTick_CTRL_TICKINT_Pos 575,30056
#define SysTick_CTRL_TICKINT_Msk 576,30186
#define SysTick_CTRL_ENABLE_Pos 578,30314
#define SysTick_CTRL_ENABLE_Msk 579,30443
#define SysTick_LOAD_RELOAD_Pos 582,30613
#define SysTick_LOAD_RELOAD_Msk 583,30742
#define SysTick_VAL_CURRENT_Pos 586,30913
#define SysTick_VAL_CURRENT_Msk 587,31042
#define SysTick_CALIB_NOREF_Pos 590,31217
#define SysTick_CALIB_NOREF_Msk 591,31346
#define SysTick_CALIB_SKEW_Pos 593,31473
#define SysTick_CALIB_SKEW_Msk 594,31601
#define SysTick_CALIB_TENMS_Pos 596,31727
#define SysTick_CALIB_TENMS_Msk 597,31856
  __IOM uint32_t CTRL;614,32314
        uint32_t RESERVED0[RESERVED0615,32402
  __IM  uint32_t PCSR;616,32435
  __IOM uint32_t COMP0;617,32538
        uint32_t RESERVED1[RESERVED1618,32631
  __IOM uint32_t FUNCTION0;619,32664
        uint32_t RESERVED2[RESERVED2620,32755
  __IOM uint32_t COMP1;621,32788
        uint32_t RESERVED3[RESERVED3622,32881
  __IOM uint32_t FUNCTION1;623,32914
        uint32_t RESERVED4[RESERVED4624,33005
  __IOM uint32_t COMP2;625,33038
        uint32_t RESERVED5[RESERVED5626,33131
  __IOM uint32_t FUNCTION2;627,33164
        uint32_t RESERVED6[RESERVED6628,33255
  __IOM uint32_t COMP3;629,33288
        uint32_t RESERVED7[RESERVED7630,33381
  __IOM uint32_t FUNCTION3;631,33414
        uint32_t RESERVED8[RESERVED8632,33505
  __IOM uint32_t COMP4;633,33538
        uint32_t RESERVED9[RESERVED9634,33631
  __IOM uint32_t FUNCTION4;635,33664
        uint32_t RESERVED10[RESERVED10636,33755
  __IOM uint32_t COMP5;637,33789
        uint32_t RESERVED11[RESERVED11638,33882
  __IOM uint32_t FUNCTION5;639,33916
        uint32_t RESERVED12[RESERVED12640,34007
  __IOM uint32_t COMP6;641,34041
        uint32_t RESERVED13[RESERVED13642,34134
  __IOM uint32_t FUNCTION6;643,34168
        uint32_t RESERVED14[RESERVED14644,34259
  __IOM uint32_t COMP7;645,34293
        uint32_t RESERVED15[RESERVED15646,34386
  __IOM uint32_t FUNCTION7;647,34420
        uint32_t RESERVED16[RESERVED16648,34511
  __IOM uint32_t COMP8;649,34545
        uint32_t RESERVED17[RESERVED17650,34638
  __IOM uint32_t FUNCTION8;651,34672
        uint32_t RESERVED18[RESERVED18652,34763
  __IOM uint32_t COMP9;653,34797
        uint32_t RESERVED19[RESERVED19654,34890
  __IOM uint32_t FUNCTION9;655,34924
        uint32_t RESERVED20[RESERVED20656,35015
  __IOM uint32_t COMP10;657,35049
        uint32_t RESERVED21[RESERVED21658,35143
  __IOM uint32_t FUNCTION10;659,35177
        uint32_t RESERVED22[RESERVED22660,35269
  __IOM uint32_t COMP11;661,35303
        uint32_t RESERVED23[RESERVED23662,35397
  __IOM uint32_t FUNCTION11;663,35431
        uint32_t RESERVED24[RESERVED24664,35523
  __IOM uint32_t COMP12;665,35557
        uint32_t RESERVED25[RESERVED25666,35651
  __IOM uint32_t FUNCTION12;667,35685
        uint32_t RESERVED26[RESERVED26668,35777
  __IOM uint32_t COMP13;669,35811
        uint32_t RESERVED27[RESERVED27670,35905
  __IOM uint32_t FUNCTION13;671,35939
        uint32_t RESERVED28[RESERVED28672,36031
  __IOM uint32_t COMP14;673,36065
        uint32_t RESERVED29[RESERVED29674,36159
  __IOM uint32_t FUNCTION14;675,36193
        uint32_t RESERVED30[RESERVED30676,36285
  __IOM uint32_t COMP15;677,36319
        uint32_t RESERVED31[RESERVED31678,36413
  __IOM uint32_t FUNCTION15;679,36447
} DWT_Type;680,36539
#define DWT_CTRL_NUMCOMP_Pos 683,36594
#define DWT_CTRL_NUMCOMP_Msk 684,36717
#define DWT_CTRL_NOTRCPKT_Pos 686,36838
#define DWT_CTRL_NOTRCPKT_Msk 687,36962
#define DWT_CTRL_NOEXTTRIG_Pos 689,37084
#define DWT_CTRL_NOEXTTRIG_Msk 690,37209
#define DWT_CTRL_NOCYCCNT_Pos 692,37332
#define DWT_CTRL_NOCYCCNT_Msk 693,37456
#define DWT_CTRL_NOPRFCNT_Pos 695,37578
#define DWT_CTRL_NOPRFCNT_Msk 696,37702
#define DWT_FUNCTION_ID_Pos 699,37876
#define DWT_FUNCTION_ID_Msk 700,37998
#define DWT_FUNCTION_MATCHED_Pos 702,38118
#define DWT_FUNCTION_MATCHED_Msk 703,38245
#define DWT_FUNCTION_DATAVSIZE_Pos 705,38370
#define DWT_FUNCTION_DATAVSIZE_Msk 706,38499
#define DWT_FUNCTION_ACTION_Pos 708,38626
#define DWT_FUNCTION_ACTION_Msk 709,38752
#define DWT_FUNCTION_MATCH_Pos 711,38876
#define DWT_FUNCTION_MATCH_Msk 712,39001
  __IM  uint32_t SSPSR;729,39441
  __IOM uint32_t CSPSR;730,39551
        uint32_t RESERVED0[RESERVED0731,39659
  __IOM uint32_t ACPR;732,39692
        uint32_t RESERVED1[RESERVED1733,39801
  __IOM uint32_t SPPR;734,39835
        uint32_t RESERVED2[RESERVED2735,39937
  __IM  uint32_t FFSR;736,39972
  __IOM uint32_t FFCR;737,40079
  __IOM uint32_t PSCR;738,40187
        uint32_t RESERVED3[RESERVED3739,40300
  __OM  uint32_t LAR;740,40335
  __IM  uint32_t LSR;741,40436
        uint32_t RESERVED4[RESERVED4742,40537
  __IM  uint32_t TYPE;743,40570
  __IM  uint32_t DEVTYPE;744,40668
} TPI_Type;745,40760
#define TPI_ACPR_SWOSCALER_Pos 748,40836
#define TPI_ACPR_SWOSCALER_Msk 749,40961
#define TPI_SPPR_TXMODE_Pos 752,41138
#define TPI_SPPR_TXMODE_Msk 753,41260
#define TPI_FFSR_FtNonStop_Pos 756,41439
#define TPI_FFSR_FtNonStop_Msk 757,41564
#define TPI_FFSR_TCPresent_Pos 759,41687
#define TPI_FFSR_TCPresent_Msk 760,41812
#define TPI_FFSR_FtStopped_Pos 762,41935
#define TPI_FFSR_FtStopped_Msk 763,42060
#define TPI_FFSR_FlInProg_Pos 765,42183
#define TPI_FFSR_FlInProg_Msk 766,42307
#define TPI_FFCR_TrigIn_Pos 769,42489
#define TPI_FFCR_TrigIn_Msk 770,42611
#define TPI_FFCR_FOnMan_Pos 772,42731
#define TPI_FFCR_FOnMan_Msk 773,42853
#define TPI_FFCR_EnFCont_Pos 775,42973
#define TPI_FFCR_EnFCont_Msk 776,43096
#define TPI_PSCR_PSCount_Pos 779,43282
#define TPI_PSCR_PSCount_Msk 780,43405
#define TPI_LSR_nTT_Pos 783,43580
#define TPI_LSR_nTT_Msk 784,43714
#define TPI_LSR_SLK_Pos 786,43846
#define TPI_LSR_SLK_Msk 787,43981
#define TPI_LSR_SLI_Pos 789,44114
#define TPI_LSR_SLI_Msk 790,44254
#define TPI_DEVID_NRZVALID_Pos 793,44430
#define TPI_DEVID_NRZVALID_Msk 794,44555
#define TPI_DEVID_MANCVALID_Pos 796,44678
#define TPI_DEVID_MANCVALID_Msk 797,44804
#define TPI_DEVID_PTINVALID_Pos 799,44928
#define TPI_DEVID_PTINVALID_Msk 800,45054
#define TPI_DEVID_FIFOSZ_Pos 802,45178
#define TPI_DEVID_FIFOSZ_Msk 803,45305
#define TPI_DEVTYPE_SubType_Pos 806,45470
#define TPI_DEVTYPE_SubType_Msk 807,45596
#define TPI_DEVTYPE_MajorType_Pos 809,45720
#define TPI_DEVTYPE_MajorType_Msk 810,45848
  __IM  uint32_t TYPE;828,46342
  __IOM uint32_t CTRL;829,46431
  __IOM uint32_t RNR;830,46523
  __IOM uint32_t RBAR;831,46621
  __IOM uint32_t RLAR;832,46725
        uint32_t RESERVED0[RESERVED0833,46830
  __IOM uint32_t MAIR[MAIR835,46874
  __IOM uint32_t MAIR0;837,46913
  __IOM uint32_t MAIR1;838,47028
} MPU_Type;841,47155
#define MPU_TYPE_RALIASES 843,47170
#define MPU_TYPE_IREGION_Pos 846,47256
#define MPU_TYPE_IREGION_Msk 847,47382
#define MPU_TYPE_DREGION_Pos 849,47506
#define MPU_TYPE_DREGION_Msk 850,47632
#define MPU_TYPE_SEPARATE_Pos 852,47756
#define MPU_TYPE_SEPARATE_Msk 853,47883
#define MPU_CTRL_PRIVDEFENA_Pos 856,48048
#define MPU_CTRL_PRIVDEFENA_Msk 857,48177
#define MPU_CTRL_HFNMIENA_Pos 859,48304
#define MPU_CTRL_HFNMIENA_Msk 860,48431
#define MPU_CTRL_ENABLE_Pos 862,48556
#define MPU_CTRL_ENABLE_Msk 863,48681
#define MPU_RNR_REGION_Pos 866,48850
#define MPU_RNR_REGION_Msk 867,48974
#define MPU_RBAR_BASE_Pos 870,49148
#define MPU_RBAR_BASE_Msk 871,49271
#define MPU_RBAR_SH_Pos 873,49392
#define MPU_RBAR_SH_Msk 874,49513
#define MPU_RBAR_AP_Pos 876,49632
#define MPU_RBAR_AP_Msk 877,49753
#define MPU_RBAR_XN_Pos 879,49872
#define MPU_RBAR_XN_Msk 880,49993
#define MPU_RLAR_LIMIT_Pos 883,50165
#define MPU_RLAR_LIMIT_Msk 884,50289
#define MPU_RLAR_AttrIndx_Pos 886,50411
#define MPU_RLAR_AttrIndx_Msk 887,50538
#define MPU_RLAR_EN_Pos 889,50663
#define MPU_RLAR_EN_Msk 890,50784
#define MPU_MAIR0_Attr3_Pos 893,50966
#define MPU_MAIR0_Attr3_Msk 894,51091
#define MPU_MAIR0_Attr2_Pos 896,51214
#define MPU_MAIR0_Attr2_Msk 897,51339
#define MPU_MAIR0_Attr1_Pos 899,51462
#define MPU_MAIR0_Attr1_Msk 900,51587
#define MPU_MAIR0_Attr0_Pos 902,51710
#define MPU_MAIR0_Attr0_Msk 903,51835
#define MPU_MAIR1_Attr7_Pos 906,52021
#define MPU_MAIR1_Attr7_Msk 907,52146
#define MPU_MAIR1_Attr6_Pos 909,52269
#define MPU_MAIR1_Attr6_Msk 910,52394
#define MPU_MAIR1_Attr5_Pos 912,52517
#define MPU_MAIR1_Attr5_Msk 913,52642
#define MPU_MAIR1_Attr4_Pos 915,52765
#define MPU_MAIR1_Attr4_Msk 916,52890
  __IOM uint32_t CTRL;935,53403
  __IM  uint32_t TYPE;936,53495
  __IOM uint32_t RNR;938,53650
  __IOM uint32_t RBAR;939,53748
  __IOM uint32_t RLAR;940,53852
} SAU_Type;942,53965
#define SAU_CTRL_ALLNS_Pos 945,54020
#define SAU_CTRL_ALLNS_Msk 946,54144
#define SAU_CTRL_ENABLE_Pos 948,54266
#define SAU_CTRL_ENABLE_Msk 949,54391
#define SAU_TYPE_SREGION_Pos 952,54551
#define SAU_TYPE_SREGION_Msk 953,54677
#define SAU_RNR_REGION_Pos 957,54913
#define SAU_RNR_REGION_Msk 958,55037
#define SAU_RBAR_BADDR_Pos 961,55211
#define SAU_RBAR_BADDR_Msk 962,55335
#define SAU_RLAR_LADDR_Pos 965,55510
#define SAU_RLAR_LADDR_Msk 966,55634
#define SAU_RLAR_NSC_Pos 968,55756
#define SAU_RLAR_NSC_Msk 969,55878
#define SAU_RLAR_ENABLE_Pos 971,55998
#define SAU_RLAR_ENABLE_Msk 972,56123
  __IOM uint32_t DHCSR;993,56794
  __OM  uint32_t DCRSR;994,56907
  __IOM uint32_t DCRDR;995,57016
  __IOM uint32_t DEMCR;996,57121
        uint32_t RESERVED0[RESERVED0997,57237
  __IOM uint32_t DAUTHCTRL;998,57270
  __IOM uint32_t DSCSR;999,57379
} CoreDebug_Type;1000,57493
#define CoreDebug_DHCSR_DBGKEY_Pos 1003,57575
#define CoreDebug_DHCSR_DBGKEY_Msk 1004,57719
#define CoreDebug_DHCSR_S_RESTART_ST_Pos 1006,57861
#define CoreDebug_DHCSR_S_RESTART_ST_Msk 1007,58011
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1009,58159
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1010,58307
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1012,58453
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1013,58602
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1015,58749
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1016,58895
#define CoreDebug_DHCSR_S_SLEEP_Pos 1018,59039
#define CoreDebug_DHCSR_S_SLEEP_Msk 1019,59184
#define CoreDebug_DHCSR_S_HALT_Pos 1021,59327
#define CoreDebug_DHCSR_S_HALT_Msk 1022,59471
#define CoreDebug_DHCSR_S_REGRDY_Pos 1024,59613
#define CoreDebug_DHCSR_S_REGRDY_Msk 1025,59759
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1027,59903
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1028,60051
#define CoreDebug_DHCSR_C_STEP_Pos 1030,60197
#define CoreDebug_DHCSR_C_STEP_Msk 1031,60341
#define CoreDebug_DHCSR_C_HALT_Pos 1033,60483
#define CoreDebug_DHCSR_C_HALT_Msk 1034,60627
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1036,60769
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1037,60916
#define CoreDebug_DCRSR_REGWnR_Pos 1040,61118
#define CoreDebug_DCRSR_REGWnR_Msk 1041,61262
#define CoreDebug_DCRSR_REGSEL_Pos 1043,61404
#define CoreDebug_DCRSR_REGSEL_Msk 1044,61548
#define CoreDebug_DEMCR_DWTENA_Pos 1047,61754
#define CoreDebug_DEMCR_DWTENA_Msk 1048,61898
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1050,62040
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1051,62188
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1053,62334
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1054,62484
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 1057,62689
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk 1058,62842
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 1060,62993
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk 1061,63145
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1063,63295
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk 1064,63446
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 1066,63595
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk 1067,63746
#define CoreDebug_DSCSR_CDS_Pos 1070,63957
#define CoreDebug_DSCSR_CDS_Msk 1071,64098
#define CoreDebug_DSCSR_SBRSEL_Pos 1073,64237
#define CoreDebug_DSCSR_SBRSEL_Msk 1074,64381
#define CoreDebug_DSCSR_SBRSELEN_Pos 1076,64523
#define CoreDebug_DSCSR_SBRSELEN_Msk 1077,64669
  __IOM uint32_t DHCSR;1094,65131
  __OM  uint32_t DCRSR;1095,65244
  __IOM uint32_t DCRDR;1096,65353
  __IOM uint32_t DEMCR;1097,65458
        uint32_t RESERVED0[RESERVED01098,65574
  __IOM uint32_t DAUTHCTRL;1099,65607
  __IOM uint32_t DSCSR;1100,65716
} DCB_Type;1101,65830
#define DCB_DHCSR_DBGKEY_Pos 1104,65913
#define DCB_DHCSR_DBGKEY_Msk 1105,66042
#define DCB_DHCSR_S_RESTART_ST_Pos 1107,66169
#define DCB_DHCSR_S_RESTART_ST_Msk 1108,66310
#define DCB_DHCSR_S_RESET_ST_Pos 1110,66449
#define DCB_DHCSR_S_RESET_ST_Msk 1111,66588
#define DCB_DHCSR_S_RETIRE_ST_Pos 1113,66725
#define DCB_DHCSR_S_RETIRE_ST_Msk 1114,66865
#define DCB_DHCSR_S_SDE_Pos 1116,67003
#define DCB_DHCSR_S_SDE_Msk 1117,67143
#define DCB_DHCSR_S_LOCKUP_Pos 1119,67281
#define DCB_DHCSR_S_LOCKUP_Msk 1120,67414
#define DCB_DHCSR_S_SLEEP_Pos 1122,67545
#define DCB_DHCSR_S_SLEEP_Msk 1123,67680
#define DCB_DHCSR_S_HALT_Pos 1125,67813
#define DCB_DHCSR_S_HALT_Msk 1126,67946
#define DCB_DHCSR_S_REGRDY_Pos 1128,68077
#define DCB_DHCSR_S_REGRDY_Msk 1129,68218
#define DCB_DHCSR_C_MASKINTS_Pos 1131,68357
#define DCB_DHCSR_C_MASKINTS_Msk 1132,68500
#define DCB_DHCSR_C_STEP_Pos 1134,68641
#define DCB_DHCSR_C_STEP_Msk 1135,68773
#define DCB_DHCSR_C_HALT_Pos 1137,68903
#define DCB_DHCSR_C_HALT_Msk 1138,69035
#define DCB_DHCSR_C_DEBUGEN_Pos 1140,69165
#define DCB_DHCSR_C_DEBUGEN_Msk 1141,69305
#define DCB_DCRSR_REGWnR_Pos 1144,69505
#define DCB_DCRSR_REGWnR_Msk 1145,69648
#define DCB_DCRSR_REGSEL_Pos 1147,69789
#define DCB_DCRSR_REGSEL_Msk 1148,69926
#define DCB_DCRDR_DBGTMP_Pos 1151,70121
#define DCB_DCRDR_DBGTMP_Msk 1152,70262
#define DCB_DEMCR_TRCENA_Pos 1155,70472
#define DCB_DEMCR_TRCENA_Msk 1156,70604
#define DCB_DEMCR_VC_HARDERR_Pos 1158,70734
#define DCB_DEMCR_VC_HARDERR_Msk 1159,70883
#define DCB_DEMCR_VC_CORERESET_Pos 1161,71030
#define DCB_DEMCR_VC_CORERESET_Msk 1162,71173
#define DCB_DAUTHCTRL_INTSPNIDEN_Pos 1165,71382
#define DCB_DAUTHCTRL_INTSPNIDEN_Msk 1166,71547
#define DCB_DAUTHCTRL_SPNIDENSEL_Pos 1168,71710
#define DCB_DAUTHCTRL_SPNIDENSEL_Msk 1169,71873
#define DCB_DAUTHCTRL_INTSPIDEN_Pos 1171,72034
#define DCB_DAUTHCTRL_INTSPIDEN_Msk 1172,72195
#define DCB_DAUTHCTRL_SPIDENSEL_Pos 1174,72354
#define DCB_DAUTHCTRL_SPIDENSEL_Msk 1175,72513
#define DCB_DSCSR_CDSKEY_Pos 1178,72739
#define DCB_DSCSR_CDSKEY_Msk 1179,72879
#define DCB_DSCSR_CDS_Pos 1181,73017
#define DCB_DSCSR_CDS_Msk 1182,73158
#define DCB_DSCSR_SBRSEL_Pos 1184,73297
#define DCB_DSCSR_SBRSEL_Msk 1185,73446
#define DCB_DSCSR_SBRSELEN_Pos 1187,73593
#define DCB_DSCSR_SBRSELEN_Msk 1188,73749
  __OM  uint32_t DLAR;1206,74236
  __IM  uint32_t DLSR;1207,74341
  __IM  uint32_t DAUTHSTATUS;1208,74446
  __IM  uint32_t DDEVARCH;1209,74554
  __IM  uint32_t DDEVTYPE;1210,74658
} DIB_Type;1211,74754
#define DIB_DLAR_KEY_Pos 1214,74828
#define DIB_DLAR_KEY_Msk 1215,74950
#define DIB_DLSR_nTT_Pos 1218,75129
#define DIB_DLSR_nTT_Msk 1219,75266
#define DIB_DLSR_SLK_Pos 1221,75401
#define DIB_DLSR_SLK_Msk 1222,75540
#define DIB_DLSR_SLI_Pos 1224,75677
#define DIB_DLSR_SLI_Msk 1225,75821
#define DIB_DAUTHSTATUS_SNID_Pos 1228,76032
#define DIB_DAUTHSTATUS_SNID_Msk 1229,76183
#define DIB_DAUTHSTATUS_SID_Pos 1231,76332
#define DIB_DAUTHSTATUS_SID_Msk 1232,76479
#define DIB_DAUTHSTATUS_NSNID_Pos 1234,76624
#define DIB_DAUTHSTATUS_NSNID_Msk 1235,76779
#define DIB_DAUTHSTATUS_NSID_Pos 1237,76932
#define DIB_DAUTHSTATUS_NSID_Msk 1238,77083
#define DIB_DDEVARCH_ARCHITECT_Pos 1241,77294
#define DIB_DDEVARCH_ARCHITECT_Msk 1242,77426
#define DIB_DDEVARCH_PRESENT_Pos 1244,77556
#define DIB_DDEVARCH_PRESENT_Msk 1245,77694
#define DIB_DDEVARCH_REVISION_Pos 1247,77830
#define DIB_DDEVARCH_REVISION_Msk 1248,77961
#define DIB_DDEVARCH_ARCHVER_Pos 1250,78090
#define DIB_DDEVARCH_ARCHVER_Msk 1251,78233
#define DIB_DDEVARCH_ARCHPART_Pos 1253,78374
#define DIB_DDEVARCH_ARCHPART_Msk 1254,78514
#define DIB_DDEVTYPE_SUB_Pos 1257,78706
#define DIB_DDEVTYPE_SUB_Msk 1258,78837
#define DIB_DDEVTYPE_MAJOR_Pos 1260,78966
#define DIB_DDEVTYPE_MAJOR_Msk 1261,79099
#define _VAL2FLD(1280,79751
#define _FLD2VAL(1288,80129
  #define SCS_BASE 1301,80482
  #define DWT_BASE 1302,80598
  #define TPI_BASE 1303,80697
  #define CoreDebug_BASE 1304,80796
  #define DCB_BASE 1305,80914
  #define DIB_BASE 1306,81013
  #define SysTick_BASE 1307,81112
  #define NVIC_BASE 1308,81215
  #define SCB_BASE 1309,81315
  #define SCB 1312,81435
  #define SysTick 1313,81542
  #define NVIC 1314,81653
  #define DWT 1315,81761
  #define TPI 1316,81868
  #define CoreDebug 1317,81975
  #define DCB 1318,82101
  #define DIB 1319,82208
    #define MPU_BASE 1322,82373
    #define MPU 1323,82478
    #define SAU_BASE 1327,82661
    #define SAU 1328,82769
  #define SCS_BASE_NS 1332,82953
  #define CoreDebug_BASE_NS 1333,83096
  #define DCB_BASE_NS 1334,83251
  #define DIB_BASE_NS 1335,83394
  #define SysTick_BASE_NS 1336,83537
  #define NVIC_BASE_NS 1337,83680
  #define SCB_BASE_NS 1338,83823
  #define SCB_NS 1340,83968
  #define SysTick_NS 1341,84111
  #define NVIC_NS 1342,84254
  #define CoreDebug_NS 1343,84397
  #define DCB_NS 1344,84552
  #define DIB_NS 1345,84695
    #define MPU_BASE_NS 1348,84896
    #define MPU_NS 1349,85039
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 1381,86084
  #define NVIC_SetPriorityGrouping 1385,86211
  #define NVIC_GetPriorityGrouping 1386,86277
  #define NVIC_EnableIRQ 1387,86343
  #define NVIC_GetEnableIRQ 1388,86399
  #define NVIC_DisableIRQ 1389,86458
  #define NVIC_GetPendingIRQ 1390,86515
  #define NVIC_SetPendingIRQ 1391,86575
  #define NVIC_ClearPendingIRQ 1392,86635
  #define NVIC_GetActive 1393,86697
  #define NVIC_SetPriority 1394,86753
  #define NVIC_GetPriority 1395,86811
  #define NVIC_SystemReset 1396,86869
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 1401,87035
  #define NVIC_SetVector 1405,87168
  #define NVIC_GetVector 1406,87224
#define NVIC_USER_IRQ_OFFSET 1409,87320
#define FNC_RETURN 1415,87628
#define EXC_RETURN_PREFIX 1418,87851
#define EXC_RETURN_S 1419,87981
#define EXC_RETURN_DCRS 1420,88111
#define EXC_RETURN_FTYPE 1421,88241
#define EXC_RETURN_MODE 1422,88371
#define EXC_RETURN_SPSEL 1423,88501
#define EXC_RETURN_ES 1424,88631
#define EXC_INTEGRITY_SIGNATURE 1428,89023
#define EXC_INTEGRITY_SIGNATURE 1430,89161
#define _BIT_SHIFT(1436,89472
#define _SHP_IDX(1437,89572
#define _IP_IDX(1438,89672
#define __NVIC_SetPriorityGrouping(1440,89774
#define __NVIC_GetPriorityGrouping(1441,89823
__STATIC_INLINE void __NVIC_EnableIRQ(1449,90089
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(1468,90687
__STATIC_INLINE void __NVIC_DisableIRQ(1487,91181
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(1506,91781
__STATIC_INLINE void __NVIC_SetPendingIRQ(1525,92291
__STATIC_INLINE void __NVIC_ClearPendingIRQ(1540,92733
__STATIC_INLINE uint32_t __NVIC_GetActive(1557,93302
__STATIC_INLINE uint32_t NVIC_GetTargetState(1579,94038
__STATIC_INLINE uint32_t NVIC_SetTargetState(1600,94712
__STATIC_INLINE uint32_t NVIC_ClearTargetState(1622,95487
__STATIC_INLINE void __NVIC_SetPriority(1646,96367
__STATIC_INLINE uint32_t __NVIC_GetPriority(1670,97379
__STATIC_INLINE uint32_t NVIC_EncodePriority 1695,98417
__STATIC_INLINE void NVIC_DecodePriority 1722,99929
__STATIC_INLINE void __NVIC_SetVector(1746,101303
__STATIC_INLINE uint32_t __NVIC_GetVector(1766,101981
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(1781,102363
__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(1802,103325
__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(1819,103921
__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(1838,104467
__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(1855,105103
__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(1874,105665
__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(1889,106159
__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(1906,106776
__STATIC_INLINE void TZ_NVIC_SetPriority_NS(1928,107555
__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(1951,108616
__STATIC_INLINE uint32_t SCB_GetFPUType(1991,109718
__STATIC_INLINE void TZ_SAU_Enable(2015,110262
__STATIC_INLINE void TZ_SAU_Disable(2026,110450
__STATIC_INLINE void DCB_SetAuthCtrl(2052,111132
__STATIC_INLINE uint32_t DCB_GetAuthCtrl(2067,111464
__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(2079,111828
__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(2094,112214
__STATIC_INLINE uint32_t DIB_GetAuthStatus(2119,112929
__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(2131,113310
__STATIC_INLINE uint32_t SysTick_Config(2163,114510
__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(2192,116096

Drivers/CMSIS/Include/core_armv8mml.h,49807
#define __CORE_ARMV8MML_H_GENERIC34,1429
#define __ARMv8MML_CMSIS_VERSION_MAIN 68,2423
#define __ARMv8MML_CMSIS_VERSION_SUB 69,2558
#define __ARMv8MML_CMSIS_VERSION 70,2692
#define __CORTEX_M 73,2907
      #define __FPU_USED 81,3300
      #define __FPU_USED 84,3448
    #define __FPU_USED 87,3504
      #define __DSP_USED 92,3642
      #define __DSP_USED 95,3806
    #define __DSP_USED 98,3864
      #define __FPU_USED 104,4058
      #define __FPU_USED 107,4208
    #define __FPU_USED 110,4264
      #define __DSP_USED 115,4402
      #define __DSP_USED 118,4566
    #define __DSP_USED 121,4624
      #define __FPU_USED 127,4809
      #define __FPU_USED 130,4957
    #define __FPU_USED 133,5013
      #define __DSP_USED 138,5151
      #define __DSP_USED 141,5315
    #define __DSP_USED 144,5373
      #define __FPU_USED 150,5534
      #define __FPU_USED 153,5682
    #define __FPU_USED 156,5738
      #define __DSP_USED 161,5876
      #define __DSP_USED 164,6040
    #define __DSP_USED 167,6098
      #define __FPU_USED 173,6267
      #define __FPU_USED 176,6415
    #define __FPU_USED 179,6471
      #define __FPU_USED 185,6634
      #define __FPU_USED 188,6782
    #define __FPU_USED 191,6838
      #define __FPU_USED 197,6999
      #define __FPU_USED 200,7147
    #define __FPU_USED 203,7203
#define __CORE_ARMV8MML_H_DEPENDANT220,7484
    #define __ARMv8MML_REV 229,7675
    #define __FPU_PRESENT 234,7843
    #define __MPU_PRESENT 239,8002
    #define __SAUREGION_PRESENT 244,8167
    #define __DSP_PRESENT 249,8332
    #define __VTOR_PRESENT 254,8492
    #define __NVIC_PRIO_BITS 259,8656
    #define __Vendor_SysTickConfig 264,8827
  #define   __I 278,9311
  #define   __I 280,9400
#define     __O 282,9490
#define     __IO 283,9573
#define     __IM 286,9722
#define     __OM 287,9820
#define     __IOM 288,9919
    uint32_t _reserved0:_reserved0325,10906
    uint32_t GE:GE326,10978
    uint32_t _reserved1:_reserved1327,11069
    uint32_t Q:Q328,11141
    uint32_t V:V329,11230
    uint32_t C:C330,11322
    uint32_t Z:Z331,11411
    uint32_t N:N332,11499
  } b;333,11591
  uint32_t w;334,11672
} APSR_Type;335,11753
#define APSR_N_Pos 338,11802
#define APSR_N_Msk 339,11918
#define APSR_Z_Pos 341,12032
#define APSR_Z_Msk 342,12148
#define APSR_C_Pos 344,12262
#define APSR_C_Msk 345,12378
#define APSR_V_Pos 347,12492
#define APSR_V_Msk 348,12608
#define APSR_Q_Pos 350,12722
#define APSR_Q_Msk 351,12838
#define APSR_GE_Pos 353,12952
#define APSR_GE_Msk 354,13069
    uint32_t ISR:ISR364,13307
    uint32_t _reserved0:_reserved0365,13387
  } b;366,13459
  uint32_t w;367,13540
} IPSR_Type;368,13621
#define IPSR_ISR_Pos 371,13670
#define IPSR_ISR_Msk 372,13788
    uint32_t ISR:ISR382,14034
    uint32_t _reserved0:_reserved0383,14114
    uint32_t GE:GE384,14186
    uint32_t _reserved1:_reserved1385,14277
    uint32_t T:T386,14349
    uint32_t IT:IT387,14438
    uint32_t Q:Q388,14527
    uint32_t V:V389,14616
    uint32_t C:C390,14708
    uint32_t Z:Z391,14797
    uint32_t N:N392,14885
  } b;393,14977
  uint32_t w;394,15058
} xPSR_Type;395,15139
#define xPSR_N_Pos 398,15188
#define xPSR_N_Msk 399,15304
#define xPSR_Z_Pos 401,15418
#define xPSR_Z_Msk 402,15534
#define xPSR_C_Pos 404,15648
#define xPSR_C_Msk 405,15764
#define xPSR_V_Pos 407,15878
#define xPSR_V_Msk 408,15994
#define xPSR_Q_Pos 410,16108
#define xPSR_Q_Msk 411,16224
#define xPSR_IT_Pos 413,16338
#define xPSR_IT_Msk 414,16455
#define xPSR_T_Pos 416,16570
#define xPSR_T_Msk 417,16686
#define xPSR_GE_Pos 419,16800
#define xPSR_GE_Msk 420,16917
#define xPSR_ISR_Pos 422,17032
#define xPSR_ISR_Msk 423,17150
    uint32_t nPRIV:nPRIV433,17376
    uint32_t SPSEL:SPSEL434,17474
    uint32_t FPCA:FPCA435,17558
    uint32_t SFPA:SFPA436,17651
    uint32_t _reserved1:_reserved1437,17743
  } b;438,17815
  uint32_t w;439,17896
} CONTROL_Type;440,17977
#define CONTROL_SFPA_Pos 443,18032
#define CONTROL_SFPA_Msk 444,18154
#define CONTROL_FPCA_Pos 446,18274
#define CONTROL_FPCA_Msk 447,18396
#define CONTROL_SPSEL_Pos 449,18516
#define CONTROL_SPSEL_Msk 450,18639
#define CONTROL_nPRIV_Pos 452,18760
#define CONTROL_nPRIV_Msk 453,18883
  __IOM uint32_t ISER[ISER470,19334
        uint32_t RESERVED0[RESERVED0471,19435
  __IOM uint32_t ICER[ICER472,19469
        uint32_t RSERVED1[RSERVED1473,19572
  __IOM uint32_t ISPR[ISPR474,19605
        uint32_t RESERVED2[RESERVED2475,19707
  __IOM uint32_t ICPR[ICPR476,19741
        uint32_t RESERVED3[RESERVED3477,19845
  __IOM uint32_t IABR[IABR478,19879
        uint32_t RESERVED4[RESERVED4479,19980
  __IOM uint32_t ITNS[ITNS480,20014
        uint32_t RESERVED5[RESERVED5481,20121
  __IOM uint8_t  IPR[IPR482,20155
        uint32_t RESERVED6[RESERVED6483,20266
  __OM  uint32_t STIR;484,20301
}  NVIC_Type;485,20408
#define NVIC_STIR_INTID_Pos 488,20482
#define NVIC_STIR_INTID_Msk 489,20605
  __IM  uint32_t CPUID;506,21034
  __IOM uint32_t ICSR;507,21125
  __IOM uint32_t VTOR;508,21233
  __IOM uint32_t AIRCR;509,21333
  __IOM uint32_t SCR;510,21453
  __IOM uint32_t CCR;511,21548
  __IOM uint8_t  SHPR[SHPR512,21650
  __IOM uint32_t SHCSR;513,21775
  __IOM uint32_t CFSR;514,21888
  __IOM uint32_t HFSR;515,21994
  __IOM uint32_t DFSR;516,22091
  __IOM uint32_t MMFAR;517,22190
  __IOM uint32_t BFAR;518,22294
  __IOM uint32_t AFSR;519,22391
  __IM  uint32_t ID_PFR[ID_PFR520,22494
  __IM  uint32_t ID_DFR;521,22592
  __IM  uint32_t ID_AFR;522,22686
  __IM  uint32_t ID_MMFR[ID_MMFR523,22784
  __IM  uint32_t ID_ISAR[ID_ISAR524,22885
  __IM  uint32_t CLIDR;525,22992
  __IM  uint32_t CTR;526,23087
  __IM  uint32_t CCSIDR;527,23178
  __IOM uint32_t CSSELR;528,23272
  __IOM uint32_t CPACR;529,23373
  __IOM uint32_t NSACR;530,23480
        uint32_t RESERVED7[RESERVED7531,23586
  __IOM uint32_t SFSR;532,23620
  __IOM uint32_t SFAR;533,23720
        uint32_t RESERVED3[RESERVED3534,23821
  __OM  uint32_t STIR;535,23855
        uint32_t RESERVED4[RESERVED4536,23964
  __IM  uint32_t MVFR0;537,23998
  __IM  uint32_t MVFR1;538,24102
  __IM  uint32_t MVFR2;539,24206
        uint32_t RESERVED5[RESERVED5540,24310
  __OM  uint32_t ICIALLU;541,24343
        uint32_t RESERVED6[RESERVED6542,24444
  __OM  uint32_t ICIMVAU;543,24477
  __OM  uint32_t DCIMVAC;544,24581
  __OM  uint32_t DCISW;545,24685
  __OM  uint32_t DCCMVAU;546,24786
  __OM  uint32_t DCCMVAC;547,24885
  __OM  uint32_t DCCSW;548,24984
  __OM  uint32_t DCCIMVAC;549,25080
  __OM  uint32_t DCCISW;550,25194
  __OM  uint32_t BPIALL;551,25305
} SCB_Type;552,25408
#define SCB_CPUID_IMPLEMENTER_Pos 555,25461
#define SCB_CPUID_IMPLEMENTER_Msk 556,25592
#define SCB_CPUID_VARIANT_Pos 558,25721
#define SCB_CPUID_VARIANT_Msk 559,25848
#define SCB_CPUID_ARCHITECTURE_Pos 561,25973
#define SCB_CPUID_ARCHITECTURE_Msk 562,26105
#define SCB_CPUID_PARTNO_Pos 564,26235
#define SCB_CPUID_PARTNO_Msk 565,26361
#define SCB_CPUID_REVISION_Pos 567,26485
#define SCB_CPUID_REVISION_Msk 568,26613
#define SCB_ICSR_PENDNMISET_Pos 571,26795
#define SCB_ICSR_PENDNMISET_Msk 572,26924
#define SCB_ICSR_NMIPENDSET_Pos 574,27051
#define SCB_ICSR_NMIPENDSET_Msk 575,27204
#define SCB_ICSR_PENDNMICLR_Pos 577,27355
#define SCB_ICSR_PENDNMICLR_Msk 578,27484
#define SCB_ICSR_PENDSVSET_Pos 580,27611
#define SCB_ICSR_PENDSVSET_Msk 581,27739
#define SCB_ICSR_PENDSVCLR_Pos 583,27865
#define SCB_ICSR_PENDSVCLR_Msk 584,27993
#define SCB_ICSR_PENDSTSET_Pos 586,28119
#define SCB_ICSR_PENDSTSET_Msk 587,28247
#define SCB_ICSR_PENDSTCLR_Pos 589,28373
#define SCB_ICSR_PENDSTCLR_Msk 590,28501
#define SCB_ICSR_STTNS_Pos 592,28627
#define SCB_ICSR_STTNS_Msk 593,28772
#define SCB_ICSR_ISRPREEMPT_Pos 595,28915
#define SCB_ICSR_ISRPREEMPT_Msk 596,29044
#define SCB_ICSR_ISRPENDING_Pos 598,29171
#define SCB_ICSR_ISRPENDING_Msk 599,29300
#define SCB_ICSR_VECTPENDING_Pos 601,29427
#define SCB_ICSR_VECTPENDING_Msk 602,29557
#define SCB_ICSR_RETTOBASE_Pos 604,29685
#define SCB_ICSR_RETTOBASE_Msk 605,29813
#define SCB_ICSR_VECTACTIVE_Pos 607,29939
#define SCB_ICSR_VECTACTIVE_Msk 608,30068
#define SCB_VTOR_TBLOFF_Pos 611,30247
#define SCB_VTOR_TBLOFF_Msk 612,30372
#define SCB_AIRCR_VECTKEY_Pos 615,30567
#define SCB_AIRCR_VECTKEY_Msk 616,30694
#define SCB_AIRCR_VECTKEYSTAT_Pos 618,30819
#define SCB_AIRCR_VECTKEYSTAT_Msk 619,30950
#define SCB_AIRCR_ENDIANESS_Pos 621,31079
#define SCB_AIRCR_ENDIANESS_Msk 622,31208
#define SCB_AIRCR_PRIS_Pos 624,31335
#define SCB_AIRCR_PRIS_Msk 625,31459
#define SCB_AIRCR_BFHFNMINS_Pos 627,31581
#define SCB_AIRCR_BFHFNMINS_Msk 628,31710
#define SCB_AIRCR_PRIGROUP_Pos 630,31837
#define SCB_AIRCR_PRIGROUP_Msk 631,31965
#define SCB_AIRCR_SYSRESETREQS_Pos 633,32091
#define SCB_AIRCR_SYSRESETREQS_Msk 634,32223
#define SCB_AIRCR_SYSRESETREQ_Pos 636,32353
#define SCB_AIRCR_SYSRESETREQ_Msk 637,32484
#define SCB_AIRCR_VECTCLRACTIVE_Pos 639,32613
#define SCB_AIRCR_VECTCLRACTIVE_Msk 640,32746
#define SCB_SCR_SEVONPEND_Pos 643,32924
#define SCB_SCR_SEVONPEND_Msk 644,33051
#define SCB_SCR_SLEEPDEEPS_Pos 646,33176
#define SCB_SCR_SLEEPDEEPS_Msk 647,33304
#define SCB_SCR_SLEEPDEEP_Pos 649,33430
#define SCB_SCR_SLEEPDEEP_Msk 650,33557
#define SCB_SCR_SLEEPONEXIT_Pos 652,33682
#define SCB_SCR_SLEEPONEXIT_Msk 653,33811
#define SCB_CCR_BP_Pos 656,33992
#define SCB_CCR_BP_Msk 657,34112
#define SCB_CCR_IC_Pos 659,34230
#define SCB_CCR_IC_Msk 660,34350
#define SCB_CCR_DC_Pos 662,34468
#define SCB_CCR_DC_Msk 663,34588
#define SCB_CCR_STKOFHFNMIGN_Pos 665,34706
#define SCB_CCR_STKOFHFNMIGN_Msk 666,34836
#define SCB_CCR_BFHFNMIGN_Pos 668,34964
#define SCB_CCR_BFHFNMIGN_Msk 669,35091
#define SCB_CCR_DIV_0_TRP_Pos 671,35216
#define SCB_CCR_DIV_0_TRP_Msk 672,35343
#define SCB_CCR_UNALIGN_TRP_Pos 674,35468
#define SCB_CCR_UNALIGN_TRP_Msk 675,35597
#define SCB_CCR_USERSETMPEND_Pos 677,35724
#define SCB_CCR_USERSETMPEND_Msk 678,35854
#define SCB_SHCSR_HARDFAULTPENDED_Pos 681,36047
#define SCB_SHCSR_HARDFAULTPENDED_Msk 682,36182
#define SCB_SHCSR_SECUREFAULTPENDED_Pos 684,36315
#define SCB_SHCSR_SECUREFAULTPENDED_Msk 685,36452
#define SCB_SHCSR_SECUREFAULTENA_Pos 687,36587
#define SCB_SHCSR_SECUREFAULTENA_Msk 688,36721
#define SCB_SHCSR_USGFAULTENA_Pos 690,36853
#define SCB_SHCSR_USGFAULTENA_Msk 691,36984
#define SCB_SHCSR_BUSFAULTENA_Pos 693,37113
#define SCB_SHCSR_BUSFAULTENA_Msk 694,37244
#define SCB_SHCSR_MEMFAULTENA_Pos 696,37373
#define SCB_SHCSR_MEMFAULTENA_Msk 697,37504
#define SCB_SHCSR_SVCALLPENDED_Pos 699,37633
#define SCB_SHCSR_SVCALLPENDED_Msk 700,37765
#define SCB_SHCSR_BUSFAULTPENDED_Pos 702,37895
#define SCB_SHCSR_BUSFAULTPENDED_Msk 703,38029
#define SCB_SHCSR_MEMFAULTPENDED_Pos 705,38161
#define SCB_SHCSR_MEMFAULTPENDED_Msk 706,38295
#define SCB_SHCSR_USGFAULTPENDED_Pos 708,38427
#define SCB_SHCSR_USGFAULTPENDED_Msk 709,38561
#define SCB_SHCSR_SYSTICKACT_Pos 711,38693
#define SCB_SHCSR_SYSTICKACT_Msk 712,38823
#define SCB_SHCSR_PENDSVACT_Pos 714,38951
#define SCB_SHCSR_PENDSVACT_Msk 715,39080
#define SCB_SHCSR_MONITORACT_Pos 717,39207
#define SCB_SHCSR_MONITORACT_Msk 718,39337
#define SCB_SHCSR_SVCALLACT_Pos 720,39465
#define SCB_SHCSR_SVCALLACT_Msk 721,39594
#define SCB_SHCSR_NMIACT_Pos 723,39721
#define SCB_SHCSR_NMIACT_Msk 724,39847
#define SCB_SHCSR_SECUREFAULTACT_Pos 726,39971
#define SCB_SHCSR_SECUREFAULTACT_Msk 727,40105
#define SCB_SHCSR_USGFAULTACT_Pos 729,40237
#define SCB_SHCSR_USGFAULTACT_Msk 730,40368
#define SCB_SHCSR_HARDFAULTACT_Pos 732,40497
#define SCB_SHCSR_HARDFAULTACT_Msk 733,40629
#define SCB_SHCSR_BUSFAULTACT_Pos 735,40759
#define SCB_SHCSR_BUSFAULTACT_Msk 736,40890
#define SCB_SHCSR_MEMFAULTACT_Pos 738,41019
#define SCB_SHCSR_MEMFAULTACT_Msk 739,41150
#define SCB_CFSR_USGFAULTSR_Pos 742,41337
#define SCB_CFSR_USGFAULTSR_Msk 743,41483
#define SCB_CFSR_BUSFAULTSR_Pos 745,41627
#define SCB_CFSR_BUSFAULTSR_Msk 746,41771
#define SCB_CFSR_MEMFAULTSR_Pos 748,41913
#define SCB_CFSR_MEMFAULTSR_Msk 749,42067
#define SCB_CFSR_MMARVALID_Pos 752,42307
#define SCB_CFSR_MMARVALID_Msk 753,42443
#define SCB_CFSR_MLSPERR_Pos 755,42577
#define SCB_CFSR_MLSPERR_Msk 756,42711
#define SCB_CFSR_MSTKERR_Pos 758,42843
#define SCB_CFSR_MSTKERR_Msk 759,42977
#define SCB_CFSR_MUNSTKERR_Pos 761,43109
#define SCB_CFSR_MUNSTKERR_Msk 762,43245
#define SCB_CFSR_DACCVIOL_Pos 764,43379
#define SCB_CFSR_DACCVIOL_Msk 765,43514
#define SCB_CFSR_IACCVIOL_Pos 767,43647
#define SCB_CFSR_IACCVIOL_Msk 768,43782
#define SCB_CFSR_BFARVALID_Pos 771,43996
#define SCB_CFSR_BFARVALID_Msk 772,44131
#define SCB_CFSR_LSPERR_Pos 774,44264
#define SCB_CFSR_LSPERR_Msk 775,44396
#define SCB_CFSR_STKERR_Pos 777,44526
#define SCB_CFSR_STKERR_Msk 778,44658
#define SCB_CFSR_UNSTKERR_Pos 780,44788
#define SCB_CFSR_UNSTKERR_Msk 781,44922
#define SCB_CFSR_IMPRECISERR_Pos 783,45054
#define SCB_CFSR_IMPRECISERR_Msk 784,45191
#define SCB_CFSR_PRECISERR_Pos 786,45326
#define SCB_CFSR_PRECISERR_Msk 787,45461
#define SCB_CFSR_IBUSERR_Pos 789,45594
#define SCB_CFSR_IBUSERR_Msk 790,45727
#define SCB_CFSR_DIVBYZERO_Pos 793,45941
#define SCB_CFSR_DIVBYZERO_Msk 794,46076
#define SCB_CFSR_UNALIGNED_Pos 796,46209
#define SCB_CFSR_UNALIGNED_Msk 797,46344
#define SCB_CFSR_STKOF_Pos 799,46477
#define SCB_CFSR_STKOF_Msk 800,46608
#define SCB_CFSR_NOCP_Pos 802,46737
#define SCB_CFSR_NOCP_Msk 803,46867
#define SCB_CFSR_INVPC_Pos 805,46995
#define SCB_CFSR_INVPC_Msk 806,47126
#define SCB_CFSR_INVSTATE_Pos 808,47255
#define SCB_CFSR_INVSTATE_Msk 809,47389
#define SCB_CFSR_UNDEFINSTR_Pos 811,47521
#define SCB_CFSR_UNDEFINSTR_Msk 812,47657
#define SCB_HFSR_DEBUGEVT_Pos 815,47841
#define SCB_HFSR_DEBUGEVT_Msk 816,47968
#define SCB_HFSR_FORCED_Pos 818,48093
#define SCB_HFSR_FORCED_Msk 819,48218
#define SCB_HFSR_VECTTBL_Pos 821,48341
#define SCB_HFSR_VECTTBL_Msk 822,48467
#define SCB_DFSR_EXTERNAL_Pos 825,48642
#define SCB_DFSR_EXTERNAL_Msk 826,48769
#define SCB_DFSR_VCATCH_Pos 828,48894
#define SCB_DFSR_VCATCH_Msk 829,49019
#define SCB_DFSR_DWTTRAP_Pos 831,49142
#define SCB_DFSR_DWTTRAP_Msk 832,49268
#define SCB_DFSR_BKPT_Pos 834,49392
#define SCB_DFSR_BKPT_Msk 835,49515
#define SCB_DFSR_HALTED_Pos 837,49636
#define SCB_DFSR_HALTED_Msk 838,49761
#define SCB_NSACR_CP11_Pos 841,49942
#define SCB_NSACR_CP11_Msk 842,50066
#define SCB_NSACR_CP10_Pos 844,50188
#define SCB_NSACR_CP10_Msk 845,50312
#define SCB_NSACR_CPn_Pos 847,50434
#define SCB_NSACR_CPn_Msk 848,50557
#define SCB_CLIDR_LOUU_Pos 851,50725
#define SCB_CLIDR_LOUU_Msk 852,50849
#define SCB_CLIDR_LOC_Pos 854,50971
#define SCB_CLIDR_LOC_Msk 855,51094
#define SCB_CTR_FORMAT_Pos 858,51258
#define SCB_CTR_FORMAT_Msk 859,51382
#define SCB_CTR_CWG_Pos 861,51504
#define SCB_CTR_CWG_Msk 862,51625
#define SCB_CTR_ERG_Pos 864,51744
#define SCB_CTR_ERG_Msk 865,51865
#define SCB_CTR_DMINLINE_Pos 867,51984
#define SCB_CTR_DMINLINE_Msk 868,52110
#define SCB_CTR_IMINLINE_Pos 870,52234
#define SCB_CTR_IMINLINE_Msk 871,52360
#define SCB_CCSIDR_WT_Pos 874,52530
#define SCB_CCSIDR_WT_Msk 875,52653
#define SCB_CCSIDR_WB_Pos 877,52774
#define SCB_CCSIDR_WB_Msk 878,52897
#define SCB_CCSIDR_RA_Pos 880,53018
#define SCB_CCSIDR_RA_Msk 881,53141
#define SCB_CCSIDR_WA_Pos 883,53262
#define SCB_CCSIDR_WA_Msk 884,53385
#define SCB_CCSIDR_NUMSETS_Pos 886,53506
#define SCB_CCSIDR_NUMSETS_Msk 887,53634
#define SCB_CCSIDR_ASSOCIATIVITY_Pos 889,53760
#define SCB_CCSIDR_ASSOCIATIVITY_Msk 890,53894
#define SCB_CCSIDR_LINESIZE_Pos 892,54026
#define SCB_CCSIDR_LINESIZE_Msk 893,54155
#define SCB_CSSELR_LEVEL_Pos 896,54335
#define SCB_CSSELR_LEVEL_Msk 897,54461
#define SCB_CSSELR_IND_Pos 899,54585
#define SCB_CSSELR_IND_Msk 900,54709
#define SCB_STIR_INTID_Pos 903,54892
#define SCB_STIR_INTID_Msk 904,55016
#define SCB_DCISW_WAY_Pos 907,55200
#define SCB_DCISW_WAY_Msk 908,55323
#define SCB_DCISW_SET_Pos 910,55444
#define SCB_DCISW_SET_Msk 911,55567
#define SCB_DCCSW_WAY_Pos 914,55745
#define SCB_DCCSW_WAY_Msk 915,55868
#define SCB_DCCSW_SET_Pos 917,55989
#define SCB_DCCSW_SET_Msk 918,56112
#define SCB_DCCISW_WAY_Pos 921,56305
#define SCB_DCCISW_WAY_Msk 922,56429
#define SCB_DCCISW_SET_Pos 924,56551
#define SCB_DCCISW_SET_Msk 925,56675
        uint32_t RESERVED0[RESERVED0942,57146
  __IM  uint32_t ICTR;943,57179
  __IOM uint32_t ACTLR;944,57285
  __IOM uint32_t CPPWR;945,57383
} SCnSCB_Type;946,57490
#define SCnSCB_ICTR_INTLINESNUM_Pos 949,57562
#define SCnSCB_ICTR_INTLINESNUM_Msk 950,57685
  __IOM uint32_t CTRL;967,58112
  __IOM uint32_t LOAD;968,58219
  __IOM uint32_t VAL;969,58320
  __IM  uint32_t CALIB;970,58422
} SysTick_Type;971,58522
#define SysTick_CTRL_COUNTFLAG_Pos 974,58594
#define SysTick_CTRL_COUNTFLAG_Msk 975,58726
#define SysTick_CTRL_CLKSOURCE_Pos 977,58856
#define SysTick_CTRL_CLKSOURCE_Msk 978,58988
#define SysTick_CTRL_TICKINT_Pos 980,59118
#define SysTick_CTRL_TICKINT_Msk 981,59248
#define SysTick_CTRL_ENABLE_Pos 983,59376
#define SysTick_CTRL_ENABLE_Msk 984,59505
#define SysTick_LOAD_RELOAD_Pos 987,59675
#define SysTick_LOAD_RELOAD_Msk 988,59804
#define SysTick_VAL_CURRENT_Pos 991,59975
#define SysTick_VAL_CURRENT_Msk 992,60104
#define SysTick_CALIB_NOREF_Pos 995,60279
#define SysTick_CALIB_NOREF_Msk 996,60408
#define SysTick_CALIB_SKEW_Pos 998,60535
#define SysTick_CALIB_SKEW_Msk 999,60663
#define SysTick_CALIB_TENMS_Pos 1001,60789
#define SysTick_CALIB_TENMS_Msk 1002,60918
    __OM  uint8_t    u8;1021,61414
    __OM  uint16_t   u16;1022,61509
    __OM  uint32_t   u32;1023,61605
  }  PORT 1024,61701
        uint32_t RESERVED0[RESERVED01025,61800
  __IOM uint32_t TER;1026,61835
        uint32_t RESERVED1[RESERVED11027,61932
  __IOM uint32_t TPR;1028,61966
        uint32_t RESERVED2[RESERVED21029,62066
  __IOM uint32_t TCR;1030,62100
        uint32_t RESERVED3[RESERVED31031,62198
        uint32_t RESERVED4[RESERVED41032,62232
  __OM  uint32_t LAR;1033,62266
  __IM  uint32_t LSR;1034,62362
        uint32_t RESERVED5[RESERVED51035,62458
  __IM  uint32_t DEVARCH;1036,62491
        uint32_t RESERVED6[RESERVED61037,62595
  __IM  uint32_t PID4;1038,62628
  __IM  uint32_t PID5;1039,62741
  __IM  uint32_t PID6;1040,62854
  __IM  uint32_t PID7;1041,62967
  __IM  uint32_t PID0;1042,63080
  __IM  uint32_t PID1;1043,63193
  __IM  uint32_t PID2;1044,63306
  __IM  uint32_t PID3;1045,63419
  __IM  uint32_t CID0;1046,63532
  __IM  uint32_t CID1;1047,63645
  __IM  uint32_t CID2;1048,63758
  __IM  uint32_t CID3;1049,63871
} ITM_Type;1050,63984
#define ITM_STIM_DISABLED_Pos 1053,64045
#define ITM_STIM_DISABLED_Msk 1054,64172
#define ITM_STIM_FIFOREADY_Pos 1056,64297
#define ITM_STIM_FIFOREADY_Msk 1057,64425
#define ITM_TPR_PRIVMASK_Pos 1060,64599
#define ITM_TPR_PRIVMASK_Msk 1061,64725
#define ITM_TCR_BUSY_Pos 1064,64895
#define ITM_TCR_BUSY_Msk 1065,65017
#define ITM_TCR_TRACEBUSID_Pos 1067,65137
#define ITM_TCR_TRACEBUSID_Msk 1068,65260
#define ITM_TCR_GTSFREQ_Pos 1070,65381
#define ITM_TCR_GTSFREQ_Msk 1071,65525
#define ITM_TCR_TSPRESCALE_Pos 1073,65667
#define ITM_TCR_TSPRESCALE_Msk 1074,65795
#define ITM_TCR_STALLENA_Pos 1076,65921
#define ITM_TCR_STALLENA_Msk 1077,66047
#define ITM_TCR_SWOENA_Pos 1079,66171
#define ITM_TCR_SWOENA_Msk 1080,66295
#define ITM_TCR_DWTENA_Pos 1082,66417
#define ITM_TCR_DWTENA_Msk 1083,66541
#define ITM_TCR_SYNCENA_Pos 1085,66663
#define ITM_TCR_SYNCENA_Msk 1086,66788
#define ITM_TCR_TSENA_Pos 1088,66911
#define ITM_TCR_TSENA_Msk 1089,67034
#define ITM_TCR_ITMENA_Pos 1091,67155
#define ITM_TCR_ITMENA_Msk 1092,67287
#define ITM_LSR_ByteAcc_Pos 1095,67461
#define ITM_LSR_ByteAcc_Msk 1096,67586
#define ITM_LSR_Access_Pos 1098,67709
#define ITM_LSR_Access_Msk 1099,67833
#define ITM_LSR_Present_Pos 1101,67955
#define ITM_LSR_Present_Msk 1102,68080
  __IOM uint32_t CTRL;1119,68535
  __IOM uint32_t CYCCNT;1120,68623
  __IOM uint32_t CPICNT;1121,68715
  __IOM uint32_t EXCCNT;1122,68805
  __IOM uint32_t SLEEPCNT;1123,68910
  __IOM uint32_t LSUCNT;1124,69002
  __IOM uint32_t FOLDCNT;1125,69092
  __IM  uint32_t PCSR;1126,69197
  __IOM uint32_t COMP0;1127,69300
        uint32_t RESERVED1[RESERVED11128,69393
  __IOM uint32_t FUNCTION0;1129,69426
        uint32_t RESERVED2[RESERVED21130,69517
  __IOM uint32_t COMP1;1131,69550
        uint32_t RESERVED3[RESERVED31132,69643
  __IOM uint32_t FUNCTION1;1133,69676
        uint32_t RESERVED4[RESERVED41134,69767
  __IOM uint32_t COMP2;1135,69800
        uint32_t RESERVED5[RESERVED51136,69893
  __IOM uint32_t FUNCTION2;1137,69926
        uint32_t RESERVED6[RESERVED61138,70017
  __IOM uint32_t COMP3;1139,70050
        uint32_t RESERVED7[RESERVED71140,70143
  __IOM uint32_t FUNCTION3;1141,70176
        uint32_t RESERVED8[RESERVED81142,70267
  __IOM uint32_t COMP4;1143,70300
        uint32_t RESERVED9[RESERVED91144,70393
  __IOM uint32_t FUNCTION4;1145,70426
        uint32_t RESERVED10[RESERVED101146,70517
  __IOM uint32_t COMP5;1147,70551
        uint32_t RESERVED11[RESERVED111148,70644
  __IOM uint32_t FUNCTION5;1149,70678
        uint32_t RESERVED12[RESERVED121150,70769
  __IOM uint32_t COMP6;1151,70803
        uint32_t RESERVED13[RESERVED131152,70896
  __IOM uint32_t FUNCTION6;1153,70930
        uint32_t RESERVED14[RESERVED141154,71021
  __IOM uint32_t COMP7;1155,71055
        uint32_t RESERVED15[RESERVED151156,71148
  __IOM uint32_t FUNCTION7;1157,71182
        uint32_t RESERVED16[RESERVED161158,71273
  __IOM uint32_t COMP8;1159,71307
        uint32_t RESERVED17[RESERVED171160,71400
  __IOM uint32_t FUNCTION8;1161,71434
        uint32_t RESERVED18[RESERVED181162,71525
  __IOM uint32_t COMP9;1163,71559
        uint32_t RESERVED19[RESERVED191164,71652
  __IOM uint32_t FUNCTION9;1165,71686
        uint32_t RESERVED20[RESERVED201166,71777
  __IOM uint32_t COMP10;1167,71811
        uint32_t RESERVED21[RESERVED211168,71905
  __IOM uint32_t FUNCTION10;1169,71939
        uint32_t RESERVED22[RESERVED221170,72031
  __IOM uint32_t COMP11;1171,72065
        uint32_t RESERVED23[RESERVED231172,72159
  __IOM uint32_t FUNCTION11;1173,72193
        uint32_t RESERVED24[RESERVED241174,72285
  __IOM uint32_t COMP12;1175,72319
        uint32_t RESERVED25[RESERVED251176,72413
  __IOM uint32_t FUNCTION12;1177,72447
        uint32_t RESERVED26[RESERVED261178,72539
  __IOM uint32_t COMP13;1179,72573
        uint32_t RESERVED27[RESERVED271180,72667
  __IOM uint32_t FUNCTION13;1181,72701
        uint32_t RESERVED28[RESERVED281182,72793
  __IOM uint32_t COMP14;1183,72827
        uint32_t RESERVED29[RESERVED291184,72921
  __IOM uint32_t FUNCTION14;1185,72955
        uint32_t RESERVED30[RESERVED301186,73047
  __IOM uint32_t COMP15;1187,73081
        uint32_t RESERVED31[RESERVED311188,73175
  __IOM uint32_t FUNCTION15;1189,73209
        uint32_t RESERVED32[RESERVED321190,73301
  __IM  uint32_t LSR;1191,73337
        uint32_t RESERVED33[RESERVED331192,73429
  __IM  uint32_t DEVARCH;1193,73463
} DWT_Type;1194,73563
#define DWT_CTRL_NUMCOMP_Pos 1197,73618
#define DWT_CTRL_NUMCOMP_Msk 1198,73741
#define DWT_CTRL_NOTRCPKT_Pos 1200,73862
#define DWT_CTRL_NOTRCPKT_Msk 1201,73986
#define DWT_CTRL_NOEXTTRIG_Pos 1203,74108
#define DWT_CTRL_NOEXTTRIG_Msk 1204,74233
#define DWT_CTRL_NOCYCCNT_Pos 1206,74356
#define DWT_CTRL_NOCYCCNT_Msk 1207,74480
#define DWT_CTRL_NOPRFCNT_Pos 1209,74602
#define DWT_CTRL_NOPRFCNT_Msk 1210,74726
#define DWT_CTRL_CYCDISS_Pos 1212,74848
#define DWT_CTRL_CYCDISS_Msk 1213,74971
#define DWT_CTRL_CYCEVTENA_Pos 1215,75092
#define DWT_CTRL_CYCEVTENA_Msk 1216,75217
#define DWT_CTRL_FOLDEVTENA_Pos 1218,75340
#define DWT_CTRL_FOLDEVTENA_Msk 1219,75466
#define DWT_CTRL_LSUEVTENA_Pos 1221,75590
#define DWT_CTRL_LSUEVTENA_Msk 1222,75715
#define DWT_CTRL_SLEEPEVTENA_Pos 1224,75838
#define DWT_CTRL_SLEEPEVTENA_Msk 1225,75965
#define DWT_CTRL_EXCEVTENA_Pos 1227,76090
#define DWT_CTRL_EXCEVTENA_Msk 1228,76215
#define DWT_CTRL_CPIEVTENA_Pos 1230,76338
#define DWT_CTRL_CPIEVTENA_Msk 1231,76463
#define DWT_CTRL_EXCTRCENA_Pos 1233,76586
#define DWT_CTRL_EXCTRCENA_Msk 1234,76711
#define DWT_CTRL_PCSAMPLENA_Pos 1236,76834
#define DWT_CTRL_PCSAMPLENA_Msk 1237,76960
#define DWT_CTRL_SYNCTAP_Pos 1239,77084
#define DWT_CTRL_SYNCTAP_Msk 1240,77207
#define DWT_CTRL_CYCTAP_Pos 1242,77328
#define DWT_CTRL_CYCTAP_Msk 1243,77450
#define DWT_CTRL_POSTINIT_Pos 1245,77570
#define DWT_CTRL_POSTINIT_Msk 1246,77694
#define DWT_CTRL_POSTPRESET_Pos 1248,77816
#define DWT_CTRL_POSTPRESET_Msk 1249,77942
#define DWT_CTRL_CYCCNTENA_Pos 1251,78066
#define DWT_CTRL_CYCCNTENA_Msk 1252,78191
#define DWT_CPICNT_CPICNT_Pos 1255,78356
#define DWT_CPICNT_CPICNT_Msk 1256,78480
#define DWT_EXCCNT_EXCCNT_Pos 1259,78659
#define DWT_EXCCNT_EXCCNT_Msk 1260,78783
#define DWT_SLEEPCNT_SLEEPCNT_Pos 1263,78949
#define DWT_SLEEPCNT_SLEEPCNT_Msk 1264,79077
#define DWT_LSUCNT_LSUCNT_Pos 1267,79245
#define DWT_LSUCNT_LSUCNT_Msk 1268,79369
#define DWT_FOLDCNT_FOLDCNT_Pos 1271,79548
#define DWT_FOLDCNT_FOLDCNT_Msk 1272,79674
#define DWT_FUNCTION_ID_Pos 1275,79850
#define DWT_FUNCTION_ID_Msk 1276,79972
#define DWT_FUNCTION_MATCHED_Pos 1278,80092
#define DWT_FUNCTION_MATCHED_Msk 1279,80219
#define DWT_FUNCTION_DATAVSIZE_Pos 1281,80344
#define DWT_FUNCTION_DATAVSIZE_Msk 1282,80473
#define DWT_FUNCTION_ACTION_Pos 1284,80600
#define DWT_FUNCTION_ACTION_Msk 1285,80726
#define DWT_FUNCTION_MATCH_Pos 1287,80850
#define DWT_FUNCTION_MATCH_Msk 1288,80975
  __IM  uint32_t SSPSR;1305,81415
  __IOM uint32_t CSPSR;1306,81525
        uint32_t RESERVED0[RESERVED01307,81633
  __IOM uint32_t ACPR;1308,81666
        uint32_t RESERVED1[RESERVED11309,81775
  __IOM uint32_t SPPR;1310,81809
        uint32_t RESERVED2[RESERVED21311,81911
  __IM  uint32_t FFSR;1312,81946
  __IOM uint32_t FFCR;1313,82053
  __IOM uint32_t PSCR;1314,82161
        uint32_t RESERVED3[RESERVED31315,82274
  __OM  uint32_t LAR;1316,82309
  __IM  uint32_t LSR;1317,82410
        uint32_t RESERVED4[RESERVED41318,82511
  __IM  uint32_t TYPE;1319,82544
  __IM  uint32_t DEVTYPE;1320,82642
} TPI_Type;1321,82734
#define TPI_ACPR_SWOSCALER_Pos 1324,82810
#define TPI_ACPR_SWOSCALER_Msk 1325,82935
#define TPI_SPPR_TXMODE_Pos 1328,83112
#define TPI_SPPR_TXMODE_Msk 1329,83234
#define TPI_FFSR_FtNonStop_Pos 1332,83413
#define TPI_FFSR_FtNonStop_Msk 1333,83538
#define TPI_FFSR_TCPresent_Pos 1335,83661
#define TPI_FFSR_TCPresent_Msk 1336,83786
#define TPI_FFSR_FtStopped_Pos 1338,83909
#define TPI_FFSR_FtStopped_Msk 1339,84034
#define TPI_FFSR_FlInProg_Pos 1341,84157
#define TPI_FFSR_FlInProg_Msk 1342,84281
#define TPI_FFCR_TrigIn_Pos 1345,84463
#define TPI_FFCR_TrigIn_Msk 1346,84585
#define TPI_FFCR_FOnMan_Pos 1348,84705
#define TPI_FFCR_FOnMan_Msk 1349,84827
#define TPI_FFCR_EnFCont_Pos 1351,84947
#define TPI_FFCR_EnFCont_Msk 1352,85070
#define TPI_PSCR_PSCount_Pos 1355,85256
#define TPI_PSCR_PSCount_Msk 1356,85379
#define TPI_LSR_nTT_Pos 1359,85554
#define TPI_LSR_nTT_Msk 1360,85688
#define TPI_LSR_SLK_Pos 1362,85820
#define TPI_LSR_SLK_Msk 1363,85955
#define TPI_LSR_SLI_Pos 1365,86088
#define TPI_LSR_SLI_Msk 1366,86228
#define TPI_DEVID_NRZVALID_Pos 1369,86404
#define TPI_DEVID_NRZVALID_Msk 1370,86529
#define TPI_DEVID_MANCVALID_Pos 1372,86652
#define TPI_DEVID_MANCVALID_Msk 1373,86778
#define TPI_DEVID_PTINVALID_Pos 1375,86902
#define TPI_DEVID_PTINVALID_Msk 1376,87028
#define TPI_DEVID_FIFOSZ_Pos 1378,87152
#define TPI_DEVID_FIFOSZ_Msk 1379,87279
#define TPI_DEVTYPE_SubType_Pos 1382,87444
#define TPI_DEVTYPE_SubType_Msk 1383,87570
#define TPI_DEVTYPE_MajorType_Pos 1385,87694
#define TPI_DEVTYPE_MajorType_Msk 1386,87822
  __IM  uint32_t TYPE;1404,88316
  __IOM uint32_t CTRL;1405,88405
  __IOM uint32_t RNR;1406,88497
  __IOM uint32_t RBAR;1407,88595
  __IOM uint32_t RLAR;1408,88699
  __IOM uint32_t RBAR_A1;1409,88804
  __IOM uint32_t RLAR_A1;1410,88916
  __IOM uint32_t RBAR_A2;1411,89029
  __IOM uint32_t RLAR_A2;1412,89141
  __IOM uint32_t RBAR_A3;1413,89254
  __IOM uint32_t RLAR_A3;1414,89366
        uint32_t RESERVED0[RESERVED01415,89479
  __IOM uint32_t MAIR[MAIR1417,89522
  __IOM uint32_t MAIR0;1419,89561
  __IOM uint32_t MAIR1;1420,89676
} MPU_Type;1423,89803
#define MPU_TYPE_RALIASES 1425,89818
#define MPU_TYPE_IREGION_Pos 1428,89904
#define MPU_TYPE_IREGION_Msk 1429,90030
#define MPU_TYPE_DREGION_Pos 1431,90154
#define MPU_TYPE_DREGION_Msk 1432,90280
#define MPU_TYPE_SEPARATE_Pos 1434,90404
#define MPU_TYPE_SEPARATE_Msk 1435,90531
#define MPU_CTRL_PRIVDEFENA_Pos 1438,90696
#define MPU_CTRL_PRIVDEFENA_Msk 1439,90825
#define MPU_CTRL_HFNMIENA_Pos 1441,90952
#define MPU_CTRL_HFNMIENA_Msk 1442,91079
#define MPU_CTRL_ENABLE_Pos 1444,91204
#define MPU_CTRL_ENABLE_Msk 1445,91329
#define MPU_RNR_REGION_Pos 1448,91498
#define MPU_RNR_REGION_Msk 1449,91622
#define MPU_RBAR_BASE_Pos 1452,91796
#define MPU_RBAR_BASE_Msk 1453,91919
#define MPU_RBAR_SH_Pos 1455,92040
#define MPU_RBAR_SH_Msk 1456,92161
#define MPU_RBAR_AP_Pos 1458,92280
#define MPU_RBAR_AP_Msk 1459,92401
#define MPU_RBAR_XN_Pos 1461,92520
#define MPU_RBAR_XN_Msk 1462,92641
#define MPU_RLAR_LIMIT_Pos 1465,92813
#define MPU_RLAR_LIMIT_Msk 1466,92937
#define MPU_RLAR_AttrIndx_Pos 1468,93059
#define MPU_RLAR_AttrIndx_Msk 1469,93186
#define MPU_RLAR_EN_Pos 1471,93311
#define MPU_RLAR_EN_Msk 1472,93447
#define MPU_MAIR0_Attr3_Pos 1475,93652
#define MPU_MAIR0_Attr3_Msk 1476,93777
#define MPU_MAIR0_Attr2_Pos 1478,93900
#define MPU_MAIR0_Attr2_Msk 1479,94025
#define MPU_MAIR0_Attr1_Pos 1481,94148
#define MPU_MAIR0_Attr1_Msk 1482,94273
#define MPU_MAIR0_Attr0_Pos 1484,94396
#define MPU_MAIR0_Attr0_Msk 1485,94521
#define MPU_MAIR1_Attr7_Pos 1488,94707
#define MPU_MAIR1_Attr7_Msk 1489,94832
#define MPU_MAIR1_Attr6_Pos 1491,94955
#define MPU_MAIR1_Attr6_Msk 1492,95080
#define MPU_MAIR1_Attr5_Pos 1494,95203
#define MPU_MAIR1_Attr5_Msk 1495,95328
#define MPU_MAIR1_Attr4_Pos 1497,95451
#define MPU_MAIR1_Attr4_Msk 1498,95576
  __IOM uint32_t CTRL;1517,96089
  __IM  uint32_t TYPE;1518,96181
  __IOM uint32_t RNR;1520,96336
  __IOM uint32_t RBAR;1521,96434
  __IOM uint32_t RLAR;1522,96538
        uint32_t RESERVED0[RESERVED01524,96650
  __IOM uint32_t SFSR;1526,96690
  __IOM uint32_t SFAR;1527,96790
} SAU_Type;1528,96891
#define SAU_CTRL_ALLNS_Pos 1531,96946
#define SAU_CTRL_ALLNS_Msk 1532,97070
#define SAU_CTRL_ENABLE_Pos 1534,97192
#define SAU_CTRL_ENABLE_Msk 1535,97317
#define SAU_TYPE_SREGION_Pos 1538,97477
#define SAU_TYPE_SREGION_Msk 1539,97603
#define SAU_RNR_REGION_Pos 1543,97839
#define SAU_RNR_REGION_Msk 1544,97963
#define SAU_RBAR_BADDR_Pos 1547,98137
#define SAU_RBAR_BADDR_Msk 1548,98261
#define SAU_RLAR_LADDR_Pos 1551,98436
#define SAU_RLAR_LADDR_Msk 1552,98560
#define SAU_RLAR_NSC_Pos 1554,98682
#define SAU_RLAR_NSC_Msk 1555,98804
#define SAU_RLAR_ENABLE_Pos 1557,98924
#define SAU_RLAR_ENABLE_Msk 1558,99049
#define SAU_SFSR_LSERR_Pos 1563,99297
#define SAU_SFSR_LSERR_Msk 1564,99421
#define SAU_SFSR_SFARVALID_Pos 1566,99543
#define SAU_SFSR_SFARVALID_Msk 1567,99671
#define SAU_SFSR_LSPERR_Pos 1569,99797
#define SAU_SFSR_LSPERR_Msk 1570,99922
#define SAU_SFSR_INVTRAN_Pos 1572,100045
#define SAU_SFSR_INVTRAN_Msk 1573,100171
#define SAU_SFSR_AUVIOL_Pos 1575,100295
#define SAU_SFSR_AUVIOL_Msk 1576,100420
#define SAU_SFSR_INVER_Pos 1578,100543
#define SAU_SFSR_INVER_Msk 1579,100667
#define SAU_SFSR_INVIS_Pos 1581,100789
#define SAU_SFSR_INVIS_Msk 1582,100913
#define SAU_SFSR_INVEP_Pos 1584,101035
#define SAU_SFSR_INVEP_Msk 1585,101159
        uint32_t RESERVED0[RESERVED01603,101654
  __IOM uint32_t FPCCR;1604,101687
  __IOM uint32_t FPCAR;1605,101798
  __IOM uint32_t FPDSCR;1606,101909
  __IM  uint32_t MVFR0;1607,102027
  __IM  uint32_t MVFR1;1608,102131
  __IM  uint32_t MVFR2;1609,102235
} FPU_Type;1610,102339
#define FPU_FPCCR_ASPEN_Pos 1613,102413
#define FPU_FPCCR_ASPEN_Msk 1614,102538
#define FPU_FPCCR_LSPEN_Pos 1616,102661
#define FPU_FPCCR_LSPEN_Msk 1617,102782
#define FPU_FPCCR_LSPENS_Pos 1619,102905
#define FPU_FPCCR_LSPENS_Msk 1620,103027
#define FPU_FPCCR_CLRONRET_Pos 1622,103151
#define FPU_FPCCR_CLRONRET_Msk 1623,103275
#define FPU_FPCCR_CLRONRETS_Pos 1625,103401
#define FPU_FPCCR_CLRONRETS_Msk 1626,103526
#define FPU_FPCCR_TS_Pos 1628,103653
#define FPU_FPCCR_TS_Msk 1629,103771
#define FPU_FPCCR_UFRDY_Pos 1631,103891
#define FPU_FPCCR_UFRDY_Msk 1632,104012
#define FPU_FPCCR_SPLIMVIOL_Pos 1634,104135
#define FPU_FPCCR_SPLIMVIOL_Msk 1635,104260
#define FPU_FPCCR_MONRDY_Pos 1637,104387
#define FPU_FPCCR_MONRDY_Msk 1638,104509
#define FPU_FPCCR_SFRDY_Pos 1640,104633
#define FPU_FPCCR_SFRDY_Msk 1641,104754
#define FPU_FPCCR_BFRDY_Pos 1643,104877
#define FPU_FPCCR_BFRDY_Msk 1644,104998
#define FPU_FPCCR_MMRDY_Pos 1646,105121
#define FPU_FPCCR_MMRDY_Msk 1647,105242
#define FPU_FPCCR_HFRDY_Pos 1649,105365
#define FPU_FPCCR_HFRDY_Msk 1650,105486
#define FPU_FPCCR_THREAD_Pos 1652,105609
#define FPU_FPCCR_THREAD_Msk 1653,105743
#define FPU_FPCCR_S_Pos 1655,105882
#define FPU_FPCCR_S_Msk 1656,106035
#define FPU_FPCCR_USER_Pos 1658,106186
#define FPU_FPCCR_USER_Msk 1659,106321
#define FPU_FPCCR_LSPACT_Pos 1661,106454
#define FPU_FPCCR_LSPACT_Msk 1662,106604
#define FPU_FPCAR_ADDRESS_Pos 1665,106811
#define FPU_FPCAR_ADDRESS_Msk 1666,106938
#define FPU_FPDSCR_AHP_Pos 1669,107129
#define FPU_FPDSCR_AHP_Msk 1670,107253
#define FPU_FPDSCR_DN_Pos 1672,107375
#define FPU_FPDSCR_DN_Msk 1673,107498
#define FPU_FPDSCR_FZ_Pos 1675,107619
#define FPU_FPDSCR_FZ_Msk 1676,107742
#define FPU_FPDSCR_RMode_Pos 1678,107863
#define FPU_FPDSCR_RMode_Msk 1679,107989
#define FPU_MVFR0_FP_rounding_modes_Pos 1682,108165
#define FPU_MVFR0_FP_rounding_modes_Msk 1683,108303
#define FPU_MVFR0_Short_vectors_Pos 1685,108439
#define FPU_MVFR0_Short_vectors_Msk 1686,108573
#define FPU_MVFR0_Square_root_Pos 1688,108705
#define FPU_MVFR0_Square_root_Msk 1689,108837
#define FPU_MVFR0_Divide_Pos 1691,108967
#define FPU_MVFR0_Divide_Msk 1692,109094
#define FPU_MVFR0_FP_excep_trapping_Pos 1694,109219
#define FPU_MVFR0_FP_excep_trapping_Msk 1695,109361
#define FPU_MVFR0_Double_precision_Pos 1697,109501
#define FPU_MVFR0_Double_precision_Msk 1698,109638
#define FPU_MVFR0_Single_precision_Pos 1700,109773
#define FPU_MVFR0_Single_precision_Msk 1701,109910
#define FPU_MVFR0_A_SIMD_registers_Pos 1703,110045
#define FPU_MVFR0_A_SIMD_registers_Msk 1704,110182
#define FPU_MVFR1_FP_fused_MAC_Pos 1707,110369
#define FPU_MVFR1_FP_fused_MAC_Msk 1708,110502
#define FPU_MVFR1_FP_HPFP_Pos 1710,110633
#define FPU_MVFR1_FP_HPFP_Msk 1711,110761
#define FPU_MVFR1_D_NaN_mode_Pos 1713,110887
#define FPU_MVFR1_D_NaN_mode_Msk 1714,111018
#define FPU_MVFR1_FtZ_mode_Pos 1716,111147
#define FPU_MVFR1_FtZ_mode_Msk 1717,111276
#define FPU_MVFR2_FPMisc_Pos 1720,111455
#define FPU_MVFR2_FPMisc_Msk 1721,111582
  __IOM uint32_t DHCSR;1738,112103
  __OM  uint32_t DCRSR;1739,112216
  __IOM uint32_t DCRDR;1740,112325
  __IOM uint32_t DEMCR;1741,112430
        uint32_t RESERVED0[RESERVED01742,112546
  __IOM uint32_t DAUTHCTRL;1743,112579
  __IOM uint32_t DSCSR;1744,112688
} CoreDebug_Type;1745,112802
#define CoreDebug_DHCSR_DBGKEY_Pos 1748,112884
#define CoreDebug_DHCSR_DBGKEY_Msk 1749,113028
#define CoreDebug_DHCSR_S_RESTART_ST_Pos 1751,113170
#define CoreDebug_DHCSR_S_RESTART_ST_Msk 1752,113320
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1754,113468
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1755,113616
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1757,113762
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1758,113911
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1760,114058
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1761,114204
#define CoreDebug_DHCSR_S_SLEEP_Pos 1763,114348
#define CoreDebug_DHCSR_S_SLEEP_Msk 1764,114493
#define CoreDebug_DHCSR_S_HALT_Pos 1766,114636
#define CoreDebug_DHCSR_S_HALT_Msk 1767,114780
#define CoreDebug_DHCSR_S_REGRDY_Pos 1769,114922
#define CoreDebug_DHCSR_S_REGRDY_Msk 1770,115068
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1772,115212
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1773,115361
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1775,115508
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1776,115656
#define CoreDebug_DHCSR_C_STEP_Pos 1778,115802
#define CoreDebug_DHCSR_C_STEP_Msk 1779,115946
#define CoreDebug_DHCSR_C_HALT_Pos 1781,116088
#define CoreDebug_DHCSR_C_HALT_Msk 1782,116232
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1784,116374
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1785,116521
#define CoreDebug_DCRSR_REGWnR_Pos 1788,116723
#define CoreDebug_DCRSR_REGWnR_Msk 1789,116867
#define CoreDebug_DCRSR_REGSEL_Pos 1791,117009
#define CoreDebug_DCRSR_REGSEL_Msk 1792,117153
#define CoreDebug_DEMCR_TRCENA_Pos 1795,117359
#define CoreDebug_DEMCR_TRCENA_Msk 1796,117503
#define CoreDebug_DEMCR_MON_REQ_Pos 1798,117645
#define CoreDebug_DEMCR_MON_REQ_Msk 1799,117790
#define CoreDebug_DEMCR_MON_STEP_Pos 1801,117933
#define CoreDebug_DEMCR_MON_STEP_Msk 1802,118079
#define CoreDebug_DEMCR_MON_PEND_Pos 1804,118223
#define CoreDebug_DEMCR_MON_PEND_Msk 1805,118369
#define CoreDebug_DEMCR_MON_EN_Pos 1807,118513
#define CoreDebug_DEMCR_MON_EN_Msk 1808,118657
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1810,118799
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1811,118947
#define CoreDebug_DEMCR_VC_INTERR_Pos 1813,119093
#define CoreDebug_DEMCR_VC_INTERR_Msk 1814,119240
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1816,119385
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1817,119532
#define CoreDebug_DEMCR_VC_STATERR_Pos 1819,119677
#define CoreDebug_DEMCR_VC_STATERR_Msk 1820,119825
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1822,119971
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1823,120118
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1825,120263
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1826,120411
#define CoreDebug_DEMCR_VC_MMERR_Pos 1828,120557
#define CoreDebug_DEMCR_VC_MMERR_Msk 1829,120703
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1831,120847
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1832,120997
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 1835,121202
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk 1836,121355
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 1838,121506
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk 1839,121658
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1841,121808
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk 1842,121959
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 1844,122108
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk 1845,122259
#define CoreDebug_DSCSR_CDS_Pos 1848,122470
#define CoreDebug_DSCSR_CDS_Msk 1849,122611
#define CoreDebug_DSCSR_SBRSEL_Pos 1851,122750
#define CoreDebug_DSCSR_SBRSEL_Msk 1852,122894
#define CoreDebug_DSCSR_SBRSELEN_Pos 1854,123036
#define CoreDebug_DSCSR_SBRSELEN_Msk 1855,123182
  __IOM uint32_t DHCSR;1872,123644
  __OM  uint32_t DCRSR;1873,123757
  __IOM uint32_t DCRDR;1874,123866
  __IOM uint32_t DEMCR;1875,123971
        uint32_t RESERVED0[RESERVED01876,124087
  __IOM uint32_t DAUTHCTRL;1877,124120
  __IOM uint32_t DSCSR;1878,124229
} DCB_Type;1879,124343
#define DCB_DHCSR_DBGKEY_Pos 1882,124426
#define DCB_DHCSR_DBGKEY_Msk 1883,124555
#define DCB_DHCSR_S_RESTART_ST_Pos 1885,124682
#define DCB_DHCSR_S_RESTART_ST_Msk 1886,124823
#define DCB_DHCSR_S_RESET_ST_Pos 1888,124962
#define DCB_DHCSR_S_RESET_ST_Msk 1889,125101
#define DCB_DHCSR_S_RETIRE_ST_Pos 1891,125238
#define DCB_DHCSR_S_RETIRE_ST_Msk 1892,125378
#define DCB_DHCSR_S_SDE_Pos 1894,125516
#define DCB_DHCSR_S_SDE_Msk 1895,125656
#define DCB_DHCSR_S_LOCKUP_Pos 1897,125794
#define DCB_DHCSR_S_LOCKUP_Msk 1898,125927
#define DCB_DHCSR_S_SLEEP_Pos 1900,126058
#define DCB_DHCSR_S_SLEEP_Msk 1901,126193
#define DCB_DHCSR_S_HALT_Pos 1903,126326
#define DCB_DHCSR_S_HALT_Msk 1904,126459
#define DCB_DHCSR_S_REGRDY_Pos 1906,126590
#define DCB_DHCSR_S_REGRDY_Msk 1907,126731
#define DCB_DHCSR_C_SNAPSTALL_Pos 1909,126870
#define DCB_DHCSR_C_SNAPSTALL_Msk 1910,127008
#define DCB_DHCSR_C_MASKINTS_Pos 1912,127144
#define DCB_DHCSR_C_MASKINTS_Msk 1913,127287
#define DCB_DHCSR_C_STEP_Pos 1915,127428
#define DCB_DHCSR_C_STEP_Msk 1916,127560
#define DCB_DHCSR_C_HALT_Pos 1918,127690
#define DCB_DHCSR_C_HALT_Msk 1919,127822
#define DCB_DHCSR_C_DEBUGEN_Pos 1921,127952
#define DCB_DHCSR_C_DEBUGEN_Msk 1922,128092
#define DCB_DCRSR_REGWnR_Pos 1925,128292
#define DCB_DCRSR_REGWnR_Msk 1926,128435
#define DCB_DCRSR_REGSEL_Pos 1928,128576
#define DCB_DCRSR_REGSEL_Msk 1929,128713
#define DCB_DCRDR_DBGTMP_Pos 1932,128908
#define DCB_DCRDR_DBGTMP_Msk 1933,129049
#define DCB_DEMCR_TRCENA_Pos 1936,129259
#define DCB_DEMCR_TRCENA_Msk 1937,129391
#define DCB_DEMCR_MONPRKEY_Pos 1939,129521
#define DCB_DEMCR_MONPRKEY_Msk 1940,129661
#define DCB_DEMCR_UMON_EN_Pos 1942,129799
#define DCB_DEMCR_UMON_EN_Msk 1943,129946
#define DCB_DEMCR_SDME_Pos 1945,130091
#define DCB_DEMCR_SDME_Msk 1946,130237
#define DCB_DEMCR_MON_REQ_Pos 1948,130381
#define DCB_DEMCR_MON_REQ_Msk 1949,130516
#define DCB_DEMCR_MON_STEP_Pos 1951,130649
#define DCB_DEMCR_MON_STEP_Msk 1952,130781
#define DCB_DEMCR_MON_PEND_Pos 1954,130911
#define DCB_DEMCR_MON_PEND_Msk 1955,131043
#define DCB_DEMCR_MON_EN_Pos 1957,131173
#define DCB_DEMCR_MON_EN_Msk 1958,131307
#define DCB_DEMCR_VC_SFERR_Pos 1960,131439
#define DCB_DEMCR_VC_SFERR_Msk 1961,131583
#define DCB_DEMCR_VC_HARDERR_Pos 1963,131725
#define DCB_DEMCR_VC_HARDERR_Msk 1964,131874
#define DCB_DEMCR_VC_INTERR_Pos 1966,132021
#define DCB_DEMCR_VC_INTERR_Msk 1967,132170
#define DCB_DEMCR_VC_BUSERR_Pos 1969,132317
#define DCB_DEMCR_VC_BUSERR_Msk 1970,132465
#define DCB_DEMCR_VC_STATERR_Pos 1972,132611
#define DCB_DEMCR_VC_STATERR_Msk 1973,132756
#define DCB_DEMCR_VC_CHKERR_Pos 1975,132899
#define DCB_DEMCR_VC_CHKERR_Msk 1976,133044
#define DCB_DEMCR_VC_NOCPERR_Pos 1978,133187
#define DCB_DEMCR_VC_NOCPERR_Msk 1979,133331
#define DCB_DEMCR_VC_MMERR_Pos 1981,133473
#define DCB_DEMCR_VC_MMERR_Msk 1982,133622
#define DCB_DEMCR_VC_CORERESET_Pos 1984,133769
#define DCB_DEMCR_VC_CORERESET_Msk 1985,133912
#define DCB_DAUTHCTRL_INTSPNIDEN_Pos 1988,134121
#define DCB_DAUTHCTRL_INTSPNIDEN_Msk 1989,134286
#define DCB_DAUTHCTRL_SPNIDENSEL_Pos 1991,134449
#define DCB_DAUTHCTRL_SPNIDENSEL_Msk 1992,134612
#define DCB_DAUTHCTRL_INTSPIDEN_Pos 1994,134773
#define DCB_DAUTHCTRL_INTSPIDEN_Msk 1995,134934
#define DCB_DAUTHCTRL_SPIDENSEL_Pos 1997,135093
#define DCB_DAUTHCTRL_SPIDENSEL_Msk 1998,135252
#define DCB_DSCSR_CDSKEY_Pos 2001,135478
#define DCB_DSCSR_CDSKEY_Msk 2002,135618
#define DCB_DSCSR_CDS_Pos 2004,135756
#define DCB_DSCSR_CDS_Msk 2005,135897
#define DCB_DSCSR_SBRSEL_Pos 2007,136036
#define DCB_DSCSR_SBRSEL_Msk 2008,136185
#define DCB_DSCSR_SBRSELEN_Pos 2010,136332
#define DCB_DSCSR_SBRSELEN_Msk 2011,136488
  __OM  uint32_t DLAR;2029,136975
  __IM  uint32_t DLSR;2030,137080
  __IM  uint32_t DAUTHSTATUS;2031,137185
  __IM  uint32_t DDEVARCH;2032,137293
  __IM  uint32_t DDEVTYPE;2033,137397
} DIB_Type;2034,137493
#define DIB_DLAR_KEY_Pos 2037,137567
#define DIB_DLAR_KEY_Msk 2038,137689
#define DIB_DLSR_nTT_Pos 2041,137868
#define DIB_DLSR_nTT_Msk 2042,138005
#define DIB_DLSR_SLK_Pos 2044,138140
#define DIB_DLSR_SLK_Msk 2045,138279
#define DIB_DLSR_SLI_Pos 2047,138416
#define DIB_DLSR_SLI_Msk 2048,138560
#define DIB_DAUTHSTATUS_SNID_Pos 2051,138771
#define DIB_DAUTHSTATUS_SNID_Msk 2052,138922
#define DIB_DAUTHSTATUS_SID_Pos 2054,139071
#define DIB_DAUTHSTATUS_SID_Msk 2055,139218
#define DIB_DAUTHSTATUS_NSNID_Pos 2057,139363
#define DIB_DAUTHSTATUS_NSNID_Msk 2058,139518
#define DIB_DAUTHSTATUS_NSID_Pos 2060,139671
#define DIB_DAUTHSTATUS_NSID_Msk 2061,139822
#define DIB_DDEVARCH_ARCHITECT_Pos 2064,140033
#define DIB_DDEVARCH_ARCHITECT_Msk 2065,140165
#define DIB_DDEVARCH_PRESENT_Pos 2067,140295
#define DIB_DDEVARCH_PRESENT_Msk 2068,140433
#define DIB_DDEVARCH_REVISION_Pos 2070,140569
#define DIB_DDEVARCH_REVISION_Msk 2071,140700
#define DIB_DDEVARCH_ARCHVER_Pos 2073,140829
#define DIB_DDEVARCH_ARCHVER_Msk 2074,140972
#define DIB_DDEVARCH_ARCHPART_Pos 2076,141113
#define DIB_DDEVARCH_ARCHPART_Msk 2077,141253
#define DIB_DDEVTYPE_SUB_Pos 2080,141445
#define DIB_DDEVTYPE_SUB_Msk 2081,141576
#define DIB_DDEVTYPE_MAJOR_Pos 2083,141705
#define DIB_DDEVTYPE_MAJOR_Msk 2084,141838
#define _VAL2FLD(2103,142490
#define _FLD2VAL(2111,142868
  #define SCS_BASE 2124,143221
  #define ITM_BASE 2125,143337
  #define DWT_BASE 2126,143436
  #define TPI_BASE 2127,143535
  #define CoreDebug_BASE 2128,143634
  #define DCB_BASE 2129,143752
  #define DIB_BASE 2130,143851
  #define SysTick_BASE 2131,143950
  #define NVIC_BASE 2132,144053
  #define SCB_BASE 2133,144153
  #define SCnSCB 2135,144271
  #define SCB 2136,144388
  #define SysTick 2137,144495
  #define NVIC 2138,144606
  #define ITM 2139,144714
  #define DWT 2140,144821
  #define TPI 2141,144928
  #define CoreDebug 2142,145035
  #define DCB 2143,145161
  #define DIB 2144,145268
    #define MPU_BASE 2147,145433
    #define MPU 2148,145538
    #define SAU_BASE 2152,145721
    #define SAU 2153,145829
  #define FPU_BASE 2156,145949
  #define FPU 2157,146051
  #define SCS_BASE_NS 2160,146219
  #define CoreDebug_BASE_NS 2161,146362
  #define DCB_BASE_NS 2162,146517
  #define DIB_BASE_NS 2163,146660
  #define SysTick_BASE_NS 2164,146803
  #define NVIC_BASE_NS 2165,146946
  #define SCB_BASE_NS 2166,147089
  #define SCnSCB_NS 2168,147234
  #define SCB_NS 2169,147377
  #define SysTick_NS 2170,147520
  #define NVIC_NS 2171,147663
  #define CoreDebug_NS 2172,147806
  #define DCB_NS 2173,147961
  #define DIB_NS 2174,148104
    #define MPU_BASE_NS 2177,148305
    #define MPU_NS 2178,148448
  #define FPU_BASE_NS 2181,148603
  #define FPU_NS 2182,148746
#define ID_ADR 2194,149173
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 2222,150056
  #define NVIC_SetPriorityGrouping 2226,150183
  #define NVIC_GetPriorityGrouping 2227,150249
  #define NVIC_EnableIRQ 2228,150315
  #define NVIC_GetEnableIRQ 2229,150371
  #define NVIC_DisableIRQ 2230,150430
  #define NVIC_GetPendingIRQ 2231,150487
  #define NVIC_SetPendingIRQ 2232,150547
  #define NVIC_ClearPendingIRQ 2233,150607
  #define NVIC_GetActive 2234,150669
  #define NVIC_SetPriority 2235,150725
  #define NVIC_GetPriority 2236,150783
  #define NVIC_SystemReset 2237,150841
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 2242,151007
  #define NVIC_SetVector 2246,151140
  #define NVIC_GetVector 2247,151196
#define NVIC_USER_IRQ_OFFSET 2250,151292
#define FNC_RETURN 2256,151600
#define EXC_RETURN_PREFIX 2259,151823
#define EXC_RETURN_S 2260,151953
#define EXC_RETURN_DCRS 2261,152083
#define EXC_RETURN_FTYPE 2262,152213
#define EXC_RETURN_MODE 2263,152343
#define EXC_RETURN_SPSEL 2264,152473
#define EXC_RETURN_ES 2265,152603
#define EXC_INTEGRITY_SIGNATURE 2269,152995
#define EXC_INTEGRITY_SIGNATURE 2271,153133
__STATIC_INLINE void __NVIC_SetPriorityGrouping(2284,153769
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(2303,154726
__STATIC_INLINE void __NVIC_EnableIRQ(2315,155104
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(2334,155702
__STATIC_INLINE void __NVIC_DisableIRQ(2353,156196
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(2372,156796
__STATIC_INLINE void __NVIC_SetPendingIRQ(2391,157306
__STATIC_INLINE void __NVIC_ClearPendingIRQ(2406,157748
__STATIC_INLINE uint32_t __NVIC_GetActive(2423,158317
__STATIC_INLINE uint32_t NVIC_GetTargetState(2445,159053
__STATIC_INLINE uint32_t NVIC_SetTargetState(2466,159727
__STATIC_INLINE uint32_t NVIC_ClearTargetState(2488,160502
__STATIC_INLINE void __NVIC_SetPriority(2512,161382
__STATIC_INLINE uint32_t __NVIC_GetPriority(2534,162236
__STATIC_INLINE uint32_t NVIC_EncodePriority 2559,163218
__STATIC_INLINE void NVIC_DecodePriority 2586,164730
__STATIC_INLINE void __NVIC_SetVector(2609,166035
__STATIC_INLINE uint32_t __NVIC_GetVector(2625,166601
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(2636,166871
__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(2661,168246
__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(2680,169269
__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(2692,169699
__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(2709,170295
__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(2728,170841
__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(2745,171477
__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(2764,172039
__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(2779,172533
__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(2796,173150
__STATIC_INLINE void TZ_NVIC_SetPriority_NS(2818,173929
__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(2839,174826
__STATIC_INLINE uint32_t SCB_GetFPUType(2879,175872
__STATIC_INLINE void TZ_SAU_Enable(2924,177072
__STATIC_INLINE void TZ_SAU_Disable(2935,177260
__STATIC_INLINE void DCB_SetAuthCtrl(2961,177941
__STATIC_INLINE uint32_t DCB_GetAuthCtrl(2976,178273
__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(2988,178637
__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(3003,179023
__STATIC_INLINE uint32_t DIB_GetAuthStatus(3028,179737
__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(3040,180118
__STATIC_INLINE uint32_t SysTick_Config(3072,181318
__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(3101,182904
#define                 ITM_RXBUFFER_EMPTY 3133,184329
__STATIC_INLINE uint32_t ITM_SendChar 3144,184871
__STATIC_INLINE int32_t ITM_ReceiveChar 3165,185429
__STATIC_INLINE int32_t ITM_CheckChar 3185,185966

Drivers/CMSIS/Include/core_cm0.h,8033
#define __CORE_CM0_H_GENERIC32,1242
#define __CM0_CMSIS_VERSION_MAIN 66,2221
#define __CM0_CMSIS_VERSION_SUB 67,2346
#define __CM0_CMSIS_VERSION 68,2470
#define __CORTEX_M 71,2665
#define __FPU_USED 76,2870
#define __CORE_CM0_H_DEPENDANT127,4370
    #define __CM0_REV 136,4551
    #define __NVIC_PRIO_BITS 141,4712
    #define __Vendor_SysTickConfig 146,4883
  #define   __I 160,5367
  #define   __I 162,5456
#define     __O 164,5546
#define     __IO 165,5629
#define     __IM 168,5778
#define     __OM 169,5876
#define     __IOM 170,5975
    uint32_t _reserved0:_reserved0203,6869
    uint32_t V:V204,6941
    uint32_t C:C205,7033
    uint32_t Z:Z206,7122
    uint32_t N:N207,7210
  } b;208,7302
  uint32_t w;209,7383
} APSR_Type;210,7464
#define APSR_N_Pos 213,7513
#define APSR_N_Msk 214,7629
#define APSR_Z_Pos 216,7743
#define APSR_Z_Msk 217,7859
#define APSR_C_Pos 219,7973
#define APSR_C_Msk 220,8089
#define APSR_V_Pos 222,8203
#define APSR_V_Msk 223,8319
    uint32_t ISR:ISR233,8556
    uint32_t _reserved0:_reserved0234,8636
  } b;235,8708
  uint32_t w;236,8789
} IPSR_Type;237,8870
#define IPSR_ISR_Pos 240,8919
#define IPSR_ISR_Msk 241,9037
    uint32_t ISR:ISR251,9283
    uint32_t _reserved0:_reserved0252,9363
    uint32_t T:T253,9435
    uint32_t _reserved1:_reserved1254,9524
    uint32_t V:V255,9596
    uint32_t C:C256,9688
    uint32_t Z:Z257,9777
    uint32_t N:N258,9865
  } b;259,9957
  uint32_t w;260,10038
} xPSR_Type;261,10119
#define xPSR_N_Pos 264,10168
#define xPSR_N_Msk 265,10284
#define xPSR_Z_Pos 267,10398
#define xPSR_Z_Msk 268,10514
#define xPSR_C_Pos 270,10628
#define xPSR_C_Msk 271,10744
#define xPSR_V_Pos 273,10858
#define xPSR_V_Msk 274,10974
#define xPSR_T_Pos 276,11088
#define xPSR_T_Msk 277,11204
#define xPSR_ISR_Pos 279,11318
#define xPSR_ISR_Msk 280,11436
    uint32_t _reserved0:_reserved0290,11662
    uint32_t SPSEL:SPSEL291,11734
    uint32_t _reserved1:_reserved1292,11814
  } b;293,11886
  uint32_t w;294,11967
} CONTROL_Type;295,12048
#define CONTROL_SPSEL_Pos 298,12103
#define CONTROL_SPSEL_Msk 299,12226
  __IOM uint32_t ISER[ISER316,12677
        uint32_t RESERVED0[RESERVED0317,12778
  __IOM uint32_t ICER[ICER318,12812
        uint32_t RESERVED1[RESERVED1319,12915
  __IOM uint32_t ISPR[ISPR320,12949
        uint32_t RESERVED2[RESERVED2321,13051
  __IOM uint32_t ICPR[ICPR322,13085
        uint32_t RESERVED3[RESERVED3323,13189
        uint32_t RESERVED4[RESERVED4324,13223
  __IOM uint32_t IP[IP325,13257
}  NVIC_Type;326,13356
  __IM  uint32_t CPUID;343,13681
  __IOM uint32_t ICSR;344,13772
        uint32_t RESERVED0;345,13880
  __IOM uint32_t AIRCR;346,13909
  __IOM uint32_t SCR;347,14029
  __IOM uint32_t CCR;348,14124
        uint32_t RESERVED1;349,14226
  __IOM uint32_t SHP[SHP350,14255
  __IOM uint32_t SHCSR;351,14378
} SCB_Type;352,14491
#define SCB_CPUID_IMPLEMENTER_Pos 355,14544
#define SCB_CPUID_IMPLEMENTER_Msk 356,14675
#define SCB_CPUID_VARIANT_Pos 358,14804
#define SCB_CPUID_VARIANT_Msk 359,14931
#define SCB_CPUID_ARCHITECTURE_Pos 361,15056
#define SCB_CPUID_ARCHITECTURE_Msk 362,15188
#define SCB_CPUID_PARTNO_Pos 364,15318
#define SCB_CPUID_PARTNO_Msk 365,15444
#define SCB_CPUID_REVISION_Pos 367,15568
#define SCB_CPUID_REVISION_Msk 368,15696
#define SCB_ICSR_NMIPENDSET_Pos 371,15878
#define SCB_ICSR_NMIPENDSET_Msk 372,16007
#define SCB_ICSR_PENDSVSET_Pos 374,16134
#define SCB_ICSR_PENDSVSET_Msk 375,16262
#define SCB_ICSR_PENDSVCLR_Pos 377,16388
#define SCB_ICSR_PENDSVCLR_Msk 378,16516
#define SCB_ICSR_PENDSTSET_Pos 380,16642
#define SCB_ICSR_PENDSTSET_Msk 381,16770
#define SCB_ICSR_PENDSTCLR_Pos 383,16896
#define SCB_ICSR_PENDSTCLR_Msk 384,17024
#define SCB_ICSR_ISRPREEMPT_Pos 386,17150
#define SCB_ICSR_ISRPREEMPT_Msk 387,17279
#define SCB_ICSR_ISRPENDING_Pos 389,17406
#define SCB_ICSR_ISRPENDING_Msk 390,17535
#define SCB_ICSR_VECTPENDING_Pos 392,17662
#define SCB_ICSR_VECTPENDING_Msk 393,17792
#define SCB_ICSR_VECTACTIVE_Pos 395,17920
#define SCB_ICSR_VECTACTIVE_Msk 396,18049
#define SCB_AIRCR_VECTKEY_Pos 399,18248
#define SCB_AIRCR_VECTKEY_Msk 400,18375
#define SCB_AIRCR_VECTKEYSTAT_Pos 402,18500
#define SCB_AIRCR_VECTKEYSTAT_Msk 403,18631
#define SCB_AIRCR_ENDIANESS_Pos 405,18760
#define SCB_AIRCR_ENDIANESS_Msk 406,18889
#define SCB_AIRCR_SYSRESETREQ_Pos 408,19016
#define SCB_AIRCR_SYSRESETREQ_Msk 409,19147
#define SCB_AIRCR_VECTCLRACTIVE_Pos 411,19276
#define SCB_AIRCR_VECTCLRACTIVE_Msk 412,19409
#define SCB_SCR_SEVONPEND_Pos 415,19587
#define SCB_SCR_SEVONPEND_Msk 416,19714
#define SCB_SCR_SLEEPDEEP_Pos 418,19839
#define SCB_SCR_SLEEPDEEP_Msk 419,19966
#define SCB_SCR_SLEEPONEXIT_Pos 421,20091
#define SCB_SCR_SLEEPONEXIT_Msk 422,20220
#define SCB_CCR_STKALIGN_Pos 425,20401
#define SCB_CCR_STKALIGN_Msk 426,20527
#define SCB_CCR_UNALIGN_TRP_Pos 428,20651
#define SCB_CCR_UNALIGN_TRP_Msk 429,20780
#define SCB_SHCSR_SVCALLPENDED_Pos 432,20972
#define SCB_SHCSR_SVCALLPENDED_Msk 433,21104
  __IOM uint32_t CTRL;450,21535
  __IOM uint32_t LOAD;451,21642
  __IOM uint32_t VAL;452,21743
  __IM  uint32_t CALIB;453,21845
} SysTick_Type;454,21945
#define SysTick_CTRL_COUNTFLAG_Pos 457,22017
#define SysTick_CTRL_COUNTFLAG_Msk 458,22149
#define SysTick_CTRL_CLKSOURCE_Pos 460,22279
#define SysTick_CTRL_CLKSOURCE_Msk 461,22411
#define SysTick_CTRL_TICKINT_Pos 463,22541
#define SysTick_CTRL_TICKINT_Msk 464,22671
#define SysTick_CTRL_ENABLE_Pos 466,22799
#define SysTick_CTRL_ENABLE_Msk 467,22928
#define SysTick_LOAD_RELOAD_Pos 470,23098
#define SysTick_LOAD_RELOAD_Msk 471,23227
#define SysTick_VAL_CURRENT_Pos 474,23398
#define SysTick_VAL_CURRENT_Msk 475,23527
#define SysTick_CALIB_NOREF_Pos 478,23702
#define SysTick_CALIB_NOREF_Msk 479,23831
#define SysTick_CALIB_SKEW_Pos 481,23958
#define SysTick_CALIB_SKEW_Msk 482,24086
#define SysTick_CALIB_TENMS_Pos 484,24212
#define SysTick_CALIB_TENMS_Msk 485,24341
#define _VAL2FLD(513,25353
#define _FLD2VAL(521,25731
#define SCS_BASE 534,26084
#define SysTick_BASE 535,26197
#define NVIC_BASE 536,26297
#define SCB_BASE 537,26394
#define SCB 539,26509
#define SysTick 540,26613
#define NVIC 541,26721
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 571,27621
  #define NVIC_SetPriorityGrouping 575,27748
  #define NVIC_GetPriorityGrouping 576,27814
  #define NVIC_EnableIRQ 577,27880
  #define NVIC_GetEnableIRQ 578,27936
  #define NVIC_DisableIRQ 579,27995
  #define NVIC_GetPendingIRQ 580,28052
  #define NVIC_SetPendingIRQ 581,28112
  #define NVIC_ClearPendingIRQ 582,28172
  #define NVIC_SetPriority 584,28333
  #define NVIC_GetPriority 585,28391
  #define NVIC_SystemReset 586,28449
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 591,28615
  #define NVIC_SetVector 595,28748
  #define NVIC_GetVector 596,28804
#define NVIC_USER_IRQ_OFFSET 599,28900
#define EXC_RETURN_HANDLER 603,29021
#define EXC_RETURN_THREAD_MSP 604,29158
#define EXC_RETURN_THREAD_PSP 605,29295
#define _BIT_SHIFT(610,29604
#define _SHP_IDX(611,29704
#define _IP_IDX(612,29804
#define __NVIC_SetPriorityGrouping(614,29906
#define __NVIC_GetPriorityGrouping(615,29955
__STATIC_INLINE void __NVIC_EnableIRQ(623,30221
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(642,30796
__STATIC_INLINE void __NVIC_DisableIRQ(661,31267
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(680,31844
__STATIC_INLINE void __NVIC_SetPendingIRQ(699,32331
__STATIC_INLINE void __NVIC_ClearPendingIRQ(714,32750
__STATIC_INLINE void __NVIC_SetPriority(732,33366
__STATIC_INLINE uint32_t __NVIC_GetPriority(756,34374
__STATIC_INLINE uint32_t NVIC_EncodePriority 781,35410
__STATIC_INLINE void NVIC_DecodePriority 808,36922
__STATIC_INLINE void __NVIC_SetVector(832,38222
__STATIC_INLINE uint32_t __NVIC_GetVector(848,38985
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(859,39370
__STATIC_INLINE uint32_t SCB_GetFPUType(892,40469
__STATIC_INLINE uint32_t SysTick_Config(923,41591

Drivers/CMSIS/Include/core_cm0plus.h,10098
#define __CORE_CM0PLUS_H_GENERIC32,1251
#define __CM0PLUS_CMSIS_VERSION_MAIN 66,2236
#define __CM0PLUS_CMSIS_VERSION_SUB 67,2368
#define __CM0PLUS_CMSIS_VERSION 68,2499
#define __CORTEX_M 71,2708
#define __FPU_USED 76,2920
#define __CORE_CM0PLUS_H_DEPENDANT127,4428
    #define __CM0PLUS_REV 136,4617
    #define __MPU_PRESENT 141,4781
    #define __VTOR_PRESENT 146,4941
    #define __NVIC_PRIO_BITS 151,5104
    #define __Vendor_SysTickConfig 156,5275
  #define   __I 170,5759
  #define   __I 172,5848
#define     __O 174,5938
#define     __IO 175,6021
#define     __IM 178,6170
#define     __OM 179,6268
#define     __IOM 180,6367
    uint32_t _reserved0:_reserved0214,7285
    uint32_t V:V215,7357
    uint32_t C:C216,7449
    uint32_t Z:Z217,7538
    uint32_t N:N218,7626
  } b;219,7718
  uint32_t w;220,7799
} APSR_Type;221,7880
#define APSR_N_Pos 224,7929
#define APSR_N_Msk 225,8045
#define APSR_Z_Pos 227,8159
#define APSR_Z_Msk 228,8275
#define APSR_C_Pos 230,8389
#define APSR_C_Msk 231,8505
#define APSR_V_Pos 233,8619
#define APSR_V_Msk 234,8735
    uint32_t ISR:ISR244,8972
    uint32_t _reserved0:_reserved0245,9052
  } b;246,9124
  uint32_t w;247,9205
} IPSR_Type;248,9286
#define IPSR_ISR_Pos 251,9335
#define IPSR_ISR_Msk 252,9453
    uint32_t ISR:ISR262,9699
    uint32_t _reserved0:_reserved0263,9779
    uint32_t T:T264,9851
    uint32_t _reserved1:_reserved1265,9940
    uint32_t V:V266,10012
    uint32_t C:C267,10104
    uint32_t Z:Z268,10193
    uint32_t N:N269,10281
  } b;270,10373
  uint32_t w;271,10454
} xPSR_Type;272,10535
#define xPSR_N_Pos 275,10584
#define xPSR_N_Msk 276,10700
#define xPSR_Z_Pos 278,10814
#define xPSR_Z_Msk 279,10930
#define xPSR_C_Pos 281,11044
#define xPSR_C_Msk 282,11160
#define xPSR_V_Pos 284,11274
#define xPSR_V_Msk 285,11390
#define xPSR_T_Pos 287,11504
#define xPSR_T_Msk 288,11620
#define xPSR_ISR_Pos 290,11734
#define xPSR_ISR_Msk 291,11852
    uint32_t nPRIV:nPRIV301,12078
    uint32_t SPSEL:SPSEL302,12176
    uint32_t _reserved1:_reserved1303,12256
  } b;304,12328
  uint32_t w;305,12409
} CONTROL_Type;306,12490
#define CONTROL_SPSEL_Pos 309,12545
#define CONTROL_SPSEL_Msk 310,12668
#define CONTROL_nPRIV_Pos 312,12789
#define CONTROL_nPRIV_Msk 313,12912
  __IOM uint32_t ISER[ISER330,13363
        uint32_t RESERVED0[RESERVED0331,13464
  __IOM uint32_t ICER[ICER332,13498
        uint32_t RESERVED1[RESERVED1333,13601
  __IOM uint32_t ISPR[ISPR334,13635
        uint32_t RESERVED2[RESERVED2335,13737
  __IOM uint32_t ICPR[ICPR336,13771
        uint32_t RESERVED3[RESERVED3337,13875
        uint32_t RESERVED4[RESERVED4338,13909
  __IOM uint32_t IP[IP339,13943
}  NVIC_Type;340,14042
  __IM  uint32_t CPUID;357,14367
  __IOM uint32_t ICSR;358,14458
  __IOM uint32_t VTOR;360,14622
        uint32_t RESERVED0;362,14729
  __IOM uint32_t AIRCR;364,14766
  __IOM uint32_t SCR;365,14886
  __IOM uint32_t CCR;366,14981
        uint32_t RESERVED1;367,15083
  __IOM uint32_t SHP[SHP368,15112
  __IOM uint32_t SHCSR;369,15235
} SCB_Type;370,15348
#define SCB_CPUID_IMPLEMENTER_Pos 373,15401
#define SCB_CPUID_IMPLEMENTER_Msk 374,15532
#define SCB_CPUID_VARIANT_Pos 376,15661
#define SCB_CPUID_VARIANT_Msk 377,15788
#define SCB_CPUID_ARCHITECTURE_Pos 379,15913
#define SCB_CPUID_ARCHITECTURE_Msk 380,16045
#define SCB_CPUID_PARTNO_Pos 382,16175
#define SCB_CPUID_PARTNO_Msk 383,16301
#define SCB_CPUID_REVISION_Pos 385,16425
#define SCB_CPUID_REVISION_Msk 386,16553
#define SCB_ICSR_NMIPENDSET_Pos 389,16735
#define SCB_ICSR_NMIPENDSET_Msk 390,16864
#define SCB_ICSR_PENDSVSET_Pos 392,16991
#define SCB_ICSR_PENDSVSET_Msk 393,17119
#define SCB_ICSR_PENDSVCLR_Pos 395,17245
#define SCB_ICSR_PENDSVCLR_Msk 396,17373
#define SCB_ICSR_PENDSTSET_Pos 398,17499
#define SCB_ICSR_PENDSTSET_Msk 399,17627
#define SCB_ICSR_PENDSTCLR_Pos 401,17753
#define SCB_ICSR_PENDSTCLR_Msk 402,17881
#define SCB_ICSR_ISRPREEMPT_Pos 404,18007
#define SCB_ICSR_ISRPREEMPT_Msk 405,18136
#define SCB_ICSR_ISRPENDING_Pos 407,18263
#define SCB_ICSR_ISRPENDING_Msk 408,18392
#define SCB_ICSR_VECTPENDING_Pos 410,18519
#define SCB_ICSR_VECTPENDING_Msk 411,18649
#define SCB_ICSR_VECTACTIVE_Pos 413,18777
#define SCB_ICSR_VECTACTIVE_Msk 414,18906
#define SCB_VTOR_TBLOFF_Pos 418,19145
#define SCB_VTOR_TBLOFF_Msk 419,19270
#define SCB_AIRCR_VECTKEY_Pos 423,19473
#define SCB_AIRCR_VECTKEY_Msk 424,19600
#define SCB_AIRCR_VECTKEYSTAT_Pos 426,19725
#define SCB_AIRCR_VECTKEYSTAT_Msk 427,19856
#define SCB_AIRCR_ENDIANESS_Pos 429,19985
#define SCB_AIRCR_ENDIANESS_Msk 430,20114
#define SCB_AIRCR_SYSRESETREQ_Pos 432,20241
#define SCB_AIRCR_SYSRESETREQ_Msk 433,20372
#define SCB_AIRCR_VECTCLRACTIVE_Pos 435,20501
#define SCB_AIRCR_VECTCLRACTIVE_Msk 436,20634
#define SCB_SCR_SEVONPEND_Pos 439,20812
#define SCB_SCR_SEVONPEND_Msk 440,20939
#define SCB_SCR_SLEEPDEEP_Pos 442,21064
#define SCB_SCR_SLEEPDEEP_Msk 443,21191
#define SCB_SCR_SLEEPONEXIT_Pos 445,21316
#define SCB_SCR_SLEEPONEXIT_Msk 446,21445
#define SCB_CCR_STKALIGN_Pos 449,21626
#define SCB_CCR_STKALIGN_Msk 450,21752
#define SCB_CCR_UNALIGN_TRP_Pos 452,21876
#define SCB_CCR_UNALIGN_TRP_Msk 453,22005
#define SCB_SHCSR_SVCALLPENDED_Pos 456,22197
#define SCB_SHCSR_SVCALLPENDED_Msk 457,22329
  __IOM uint32_t CTRL;474,22760
  __IOM uint32_t LOAD;475,22867
  __IOM uint32_t VAL;476,22968
  __IM  uint32_t CALIB;477,23070
} SysTick_Type;478,23170
#define SysTick_CTRL_COUNTFLAG_Pos 481,23242
#define SysTick_CTRL_COUNTFLAG_Msk 482,23374
#define SysTick_CTRL_CLKSOURCE_Pos 484,23504
#define SysTick_CTRL_CLKSOURCE_Msk 485,23636
#define SysTick_CTRL_TICKINT_Pos 487,23766
#define SysTick_CTRL_TICKINT_Msk 488,23896
#define SysTick_CTRL_ENABLE_Pos 490,24024
#define SysTick_CTRL_ENABLE_Msk 491,24153
#define SysTick_LOAD_RELOAD_Pos 494,24323
#define SysTick_LOAD_RELOAD_Msk 495,24452
#define SysTick_VAL_CURRENT_Pos 498,24623
#define SysTick_VAL_CURRENT_Msk 499,24752
#define SysTick_CALIB_NOREF_Pos 502,24927
#define SysTick_CALIB_NOREF_Msk 503,25056
#define SysTick_CALIB_SKEW_Pos 505,25183
#define SysTick_CALIB_SKEW_Msk 506,25311
#define SysTick_CALIB_TENMS_Pos 508,25437
#define SysTick_CALIB_TENMS_Msk 509,25566
  __IM  uint32_t TYPE;526,26058
  __IOM uint32_t CTRL;527,26147
  __IOM uint32_t RNR;528,26239
  __IOM uint32_t RBAR;529,26337
  __IOM uint32_t RASR;530,26441
} MPU_Type;531,26551
#define MPU_TYPE_RALIASES 533,26566
#define MPU_TYPE_IREGION_Pos 536,26652
#define MPU_TYPE_IREGION_Msk 537,26778
#define MPU_TYPE_DREGION_Pos 539,26902
#define MPU_TYPE_DREGION_Msk 540,27028
#define MPU_TYPE_SEPARATE_Pos 542,27152
#define MPU_TYPE_SEPARATE_Msk 543,27279
#define MPU_CTRL_PRIVDEFENA_Pos 546,27444
#define MPU_CTRL_PRIVDEFENA_Msk 547,27573
#define MPU_CTRL_HFNMIENA_Pos 549,27700
#define MPU_CTRL_HFNMIENA_Msk 550,27827
#define MPU_CTRL_ENABLE_Pos 552,27952
#define MPU_CTRL_ENABLE_Msk 553,28077
#define MPU_RNR_REGION_Pos 556,28246
#define MPU_RNR_REGION_Msk 557,28370
#define MPU_RBAR_ADDR_Pos 560,28544
#define MPU_RBAR_ADDR_Msk 561,28667
#define MPU_RBAR_VALID_Pos 563,28788
#define MPU_RBAR_VALID_Msk 564,28912
#define MPU_RBAR_REGION_Pos 566,29034
#define MPU_RBAR_REGION_Msk 567,29159
#define MPU_RASR_ATTRS_Pos 570,29340
#define MPU_RASR_ATTRS_Msk 571,29485
#define MPU_RASR_XN_Pos 573,29628
#define MPU_RASR_XN_Msk 574,29755
#define MPU_RASR_AP_Pos 576,29880
#define MPU_RASR_AP_Msk 577,30007
#define MPU_RASR_TEX_Pos 579,30132
#define MPU_RASR_TEX_Msk 580,30260
#define MPU_RASR_S_Pos 582,30386
#define MPU_RASR_S_Msk 583,30512
#define MPU_RASR_C_Pos 585,30636
#define MPU_RASR_C_Msk 586,30762
#define MPU_RASR_B_Pos 588,30886
#define MPU_RASR_B_Msk 589,31012
#define MPU_RASR_SRD_Pos 591,31136
#define MPU_RASR_SRD_Msk 592,31273
#define MPU_RASR_SIZE_Pos 594,31408
#define MPU_RASR_SIZE_Msk 595,31544
#define MPU_RASR_ENABLE_Pos 597,31678
#define MPU_RASR_ENABLE_Msk 598,31814
#define _VAL2FLD(627,32847
#define _FLD2VAL(635,33225
#define SCS_BASE 648,33578
#define SysTick_BASE 649,33691
#define NVIC_BASE 650,33791
#define SCB_BASE 651,33888
#define SCB 653,34003
#define SysTick 654,34107
#define NVIC 655,34215
  #define MPU_BASE 658,34376
  #define MPU 659,34478
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 689,35381
  #define NVIC_SetPriorityGrouping 693,35508
  #define NVIC_GetPriorityGrouping 694,35574
  #define NVIC_EnableIRQ 695,35640
  #define NVIC_GetEnableIRQ 696,35696
  #define NVIC_DisableIRQ 697,35755
  #define NVIC_GetPendingIRQ 698,35812
  #define NVIC_SetPendingIRQ 699,35872
  #define NVIC_ClearPendingIRQ 700,35932
  #define NVIC_SetPriority 702,36094
  #define NVIC_GetPriority 703,36152
  #define NVIC_SystemReset 704,36210
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 709,36376
  #define NVIC_SetVector 713,36509
  #define NVIC_GetVector 714,36565
#define NVIC_USER_IRQ_OFFSET 717,36661
#define EXC_RETURN_HANDLER 721,36782
#define EXC_RETURN_THREAD_MSP 722,36919
#define EXC_RETURN_THREAD_PSP 723,37056
#define _BIT_SHIFT(728,37365
#define _SHP_IDX(729,37465
#define _IP_IDX(730,37565
#define __NVIC_SetPriorityGrouping(732,37667
#define __NVIC_GetPriorityGrouping(733,37716
__STATIC_INLINE void __NVIC_EnableIRQ(741,37982
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(760,38557
__STATIC_INLINE void __NVIC_DisableIRQ(779,39028
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(798,39605
__STATIC_INLINE void __NVIC_SetPendingIRQ(817,40092
__STATIC_INLINE void __NVIC_ClearPendingIRQ(832,40511
__STATIC_INLINE void __NVIC_SetPriority(850,41127
__STATIC_INLINE uint32_t __NVIC_GetPriority(874,42135
__STATIC_INLINE uint32_t NVIC_EncodePriority 899,43171
__STATIC_INLINE void NVIC_DecodePriority 926,44683
__STATIC_INLINE void __NVIC_SetVector(950,46057
__STATIC_INLINE uint32_t __NVIC_GetVector(971,46997
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(987,47556
__STATIC_INLINE uint32_t SCB_GetFPUType(1027,48834
__STATIC_INLINE uint32_t SysTick_Config(1058,49956

Drivers/CMSIS/Include/core_cm1.h,8344
#define __CORE_CM1_H_GENERIC32,1244
#define __CM1_CMSIS_VERSION_MAIN 66,2223
#define __CM1_CMSIS_VERSION_SUB 67,2348
#define __CM1_CMSIS_VERSION 68,2472
#define __CORTEX_M 71,2667
#define __FPU_USED 76,2872
#define __CORE_CM1_H_DEPENDANT127,4372
    #define __CM1_REV 136,4553
    #define __NVIC_PRIO_BITS 141,4714
    #define __Vendor_SysTickConfig 146,4885
  #define   __I 160,5369
  #define   __I 162,5458
#define     __O 164,5548
#define     __IO 165,5631
#define     __IM 168,5780
#define     __OM 169,5878
#define     __IOM 170,5977
    uint32_t _reserved0:_reserved0203,6871
    uint32_t V:V204,6943
    uint32_t C:C205,7035
    uint32_t Z:Z206,7124
    uint32_t N:N207,7212
  } b;208,7304
  uint32_t w;209,7385
} APSR_Type;210,7466
#define APSR_N_Pos 213,7515
#define APSR_N_Msk 214,7631
#define APSR_Z_Pos 216,7745
#define APSR_Z_Msk 217,7861
#define APSR_C_Pos 219,7975
#define APSR_C_Msk 220,8091
#define APSR_V_Pos 222,8205
#define APSR_V_Msk 223,8321
    uint32_t ISR:ISR233,8558
    uint32_t _reserved0:_reserved0234,8638
  } b;235,8710
  uint32_t w;236,8791
} IPSR_Type;237,8872
#define IPSR_ISR_Pos 240,8921
#define IPSR_ISR_Msk 241,9039
    uint32_t ISR:ISR251,9285
    uint32_t _reserved0:_reserved0252,9365
    uint32_t T:T253,9437
    uint32_t _reserved1:_reserved1254,9526
    uint32_t V:V255,9598
    uint32_t C:C256,9690
    uint32_t Z:Z257,9779
    uint32_t N:N258,9867
  } b;259,9959
  uint32_t w;260,10040
} xPSR_Type;261,10121
#define xPSR_N_Pos 264,10170
#define xPSR_N_Msk 265,10286
#define xPSR_Z_Pos 267,10400
#define xPSR_Z_Msk 268,10516
#define xPSR_C_Pos 270,10630
#define xPSR_C_Msk 271,10746
#define xPSR_V_Pos 273,10860
#define xPSR_V_Msk 274,10976
#define xPSR_T_Pos 276,11090
#define xPSR_T_Msk 277,11206
#define xPSR_ISR_Pos 279,11320
#define xPSR_ISR_Msk 280,11438
    uint32_t _reserved0:_reserved0290,11664
    uint32_t SPSEL:SPSEL291,11736
    uint32_t _reserved1:_reserved1292,11816
  } b;293,11888
  uint32_t w;294,11969
} CONTROL_Type;295,12050
#define CONTROL_SPSEL_Pos 298,12105
#define CONTROL_SPSEL_Msk 299,12228
  __IOM uint32_t ISER[ISER316,12679
        uint32_t RESERVED0[RESERVED0317,12780
  __IOM uint32_t ICER[ICER318,12814
        uint32_t RSERVED1[RSERVED1319,12917
  __IOM uint32_t ISPR[ISPR320,12950
        uint32_t RESERVED2[RESERVED2321,13052
  __IOM uint32_t ICPR[ICPR322,13086
        uint32_t RESERVED3[RESERVED3323,13190
        uint32_t RESERVED4[RESERVED4324,13224
  __IOM uint32_t IP[IP325,13258
}  NVIC_Type;326,13357
  __IM  uint32_t CPUID;343,13682
  __IOM uint32_t ICSR;344,13773
        uint32_t RESERVED0;345,13881
  __IOM uint32_t AIRCR;346,13910
  __IOM uint32_t SCR;347,14030
  __IOM uint32_t CCR;348,14125
        uint32_t RESERVED1;349,14227
  __IOM uint32_t SHP[SHP350,14256
  __IOM uint32_t SHCSR;351,14379
} SCB_Type;352,14492
#define SCB_CPUID_IMPLEMENTER_Pos 355,14545
#define SCB_CPUID_IMPLEMENTER_Msk 356,14676
#define SCB_CPUID_VARIANT_Pos 358,14805
#define SCB_CPUID_VARIANT_Msk 359,14932
#define SCB_CPUID_ARCHITECTURE_Pos 361,15057
#define SCB_CPUID_ARCHITECTURE_Msk 362,15189
#define SCB_CPUID_PARTNO_Pos 364,15319
#define SCB_CPUID_PARTNO_Msk 365,15445
#define SCB_CPUID_REVISION_Pos 367,15569
#define SCB_CPUID_REVISION_Msk 368,15697
#define SCB_ICSR_NMIPENDSET_Pos 371,15879
#define SCB_ICSR_NMIPENDSET_Msk 372,16008
#define SCB_ICSR_PENDSVSET_Pos 374,16135
#define SCB_ICSR_PENDSVSET_Msk 375,16263
#define SCB_ICSR_PENDSVCLR_Pos 377,16389
#define SCB_ICSR_PENDSVCLR_Msk 378,16517
#define SCB_ICSR_PENDSTSET_Pos 380,16643
#define SCB_ICSR_PENDSTSET_Msk 381,16771
#define SCB_ICSR_PENDSTCLR_Pos 383,16897
#define SCB_ICSR_PENDSTCLR_Msk 384,17025
#define SCB_ICSR_ISRPREEMPT_Pos 386,17151
#define SCB_ICSR_ISRPREEMPT_Msk 387,17280
#define SCB_ICSR_ISRPENDING_Pos 389,17407
#define SCB_ICSR_ISRPENDING_Msk 390,17536
#define SCB_ICSR_VECTPENDING_Pos 392,17663
#define SCB_ICSR_VECTPENDING_Msk 393,17793
#define SCB_ICSR_VECTACTIVE_Pos 395,17921
#define SCB_ICSR_VECTACTIVE_Msk 396,18050
#define SCB_AIRCR_VECTKEY_Pos 399,18249
#define SCB_AIRCR_VECTKEY_Msk 400,18376
#define SCB_AIRCR_VECTKEYSTAT_Pos 402,18501
#define SCB_AIRCR_VECTKEYSTAT_Msk 403,18632
#define SCB_AIRCR_ENDIANESS_Pos 405,18761
#define SCB_AIRCR_ENDIANESS_Msk 406,18890
#define SCB_AIRCR_SYSRESETREQ_Pos 408,19017
#define SCB_AIRCR_SYSRESETREQ_Msk 409,19148
#define SCB_AIRCR_VECTCLRACTIVE_Pos 411,19277
#define SCB_AIRCR_VECTCLRACTIVE_Msk 412,19410
#define SCB_SCR_SEVONPEND_Pos 415,19588
#define SCB_SCR_SEVONPEND_Msk 416,19715
#define SCB_SCR_SLEEPDEEP_Pos 418,19840
#define SCB_SCR_SLEEPDEEP_Msk 419,19967
#define SCB_SCR_SLEEPONEXIT_Pos 421,20092
#define SCB_SCR_SLEEPONEXIT_Msk 422,20221
#define SCB_CCR_STKALIGN_Pos 425,20402
#define SCB_CCR_STKALIGN_Msk 426,20528
#define SCB_CCR_UNALIGN_TRP_Pos 428,20652
#define SCB_CCR_UNALIGN_TRP_Msk 429,20781
#define SCB_SHCSR_SVCALLPENDED_Pos 432,20973
#define SCB_SHCSR_SVCALLPENDED_Msk 433,21105
        uint32_t RESERVED0[RESERVED0450,21584
  __IOM uint32_t ACTLR;451,21617
} SCnSCB_Type;452,21715
#define SCnSCB_ACTLR_ITCMUAEN_Pos 455,21779
#define SCnSCB_ACTLR_ITCMUAEN_Msk 456,21926
#define SCnSCB_ACTLR_ITCMLAEN_Pos 458,22071
#define SCnSCB_ACTLR_ITCMLAEN_Msk 459,22218
  __IOM uint32_t CTRL;476,22669
  __IOM uint32_t LOAD;477,22776
  __IOM uint32_t VAL;478,22877
  __IM  uint32_t CALIB;479,22979
} SysTick_Type;480,23079
#define SysTick_CTRL_COUNTFLAG_Pos 483,23151
#define SysTick_CTRL_COUNTFLAG_Msk 484,23283
#define SysTick_CTRL_CLKSOURCE_Pos 486,23413
#define SysTick_CTRL_CLKSOURCE_Msk 487,23545
#define SysTick_CTRL_TICKINT_Pos 489,23675
#define SysTick_CTRL_TICKINT_Msk 490,23805
#define SysTick_CTRL_ENABLE_Pos 492,23933
#define SysTick_CTRL_ENABLE_Msk 493,24062
#define SysTick_LOAD_RELOAD_Pos 496,24232
#define SysTick_LOAD_RELOAD_Msk 497,24361
#define SysTick_VAL_CURRENT_Pos 500,24532
#define SysTick_VAL_CURRENT_Msk 501,24661
#define SysTick_CALIB_NOREF_Pos 504,24836
#define SysTick_CALIB_NOREF_Msk 505,24965
#define SysTick_CALIB_SKEW_Pos 507,25092
#define SysTick_CALIB_SKEW_Msk 508,25220
#define SysTick_CALIB_TENMS_Pos 510,25346
#define SysTick_CALIB_TENMS_Msk 511,25475
#define _VAL2FLD(539,26487
#define _FLD2VAL(547,26865
#define SCS_BASE 560,27218
#define SysTick_BASE 561,27331
#define NVIC_BASE 562,27431
#define SCB_BASE 563,27528
#define SCnSCB 565,27643
#define SCB 566,27757
#define SysTick 567,27861
#define NVIC 568,27969
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 598,28869
  #define NVIC_SetPriorityGrouping 602,28996
  #define NVIC_GetPriorityGrouping 603,29062
  #define NVIC_EnableIRQ 604,29128
  #define NVIC_GetEnableIRQ 605,29184
  #define NVIC_DisableIRQ 606,29243
  #define NVIC_GetPendingIRQ 607,29300
  #define NVIC_SetPendingIRQ 608,29360
  #define NVIC_ClearPendingIRQ 609,29420
  #define NVIC_SetPriority 611,29581
  #define NVIC_GetPriority 612,29639
  #define NVIC_SystemReset 613,29697
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 618,29863
  #define NVIC_SetVector 622,29996
  #define NVIC_GetVector 623,30052
#define NVIC_USER_IRQ_OFFSET 626,30148
#define EXC_RETURN_HANDLER 630,30269
#define EXC_RETURN_THREAD_MSP 631,30406
#define EXC_RETURN_THREAD_PSP 632,30543
#define _BIT_SHIFT(637,30852
#define _SHP_IDX(638,30952
#define _IP_IDX(639,31052
#define __NVIC_SetPriorityGrouping(641,31154
#define __NVIC_GetPriorityGrouping(642,31203
__STATIC_INLINE void __NVIC_EnableIRQ(650,31469
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(669,32044
__STATIC_INLINE void __NVIC_DisableIRQ(688,32515
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(707,33092
__STATIC_INLINE void __NVIC_SetPendingIRQ(726,33579
__STATIC_INLINE void __NVIC_ClearPendingIRQ(741,33998
__STATIC_INLINE void __NVIC_SetPriority(759,34614
__STATIC_INLINE uint32_t __NVIC_GetPriority(783,35622
__STATIC_INLINE uint32_t NVIC_EncodePriority 808,36658
__STATIC_INLINE void NVIC_DecodePriority 835,38170
__STATIC_INLINE void __NVIC_SetVector(859,39470
__STATIC_INLINE uint32_t __NVIC_GetVector(875,40115
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(886,40380
__STATIC_INLINE uint32_t SCB_GetFPUType(919,41479
__STATIC_INLINE uint32_t SysTick_Config(950,42601

Drivers/CMSIS/Include/core_cm23.h,30671
#define __CORE_CM23_H_GENERIC34,1416
#define __CM23_CMSIS_VERSION_MAIN 68,2392
#define __CM23_CMSIS_VERSION_SUB 69,2523
#define __CM23_CMSIS_VERSION 70,2653
#define __CORTEX_M 73,2856
#define __FPU_USED 78,3067
#define __CORE_CM23_H_DEPENDANT129,4569
    #define __CM23_REV 138,4752
    #define __FPU_PRESENT 143,4913
    #define __MPU_PRESENT 148,5072
    #define __SAUREGION_PRESENT 153,5237
    #define __VTOR_PRESENT 158,5403
    #define __NVIC_PRIO_BITS 163,5566
    #define __Vendor_SysTickConfig 168,5737
    #define __ETM_PRESENT 173,5905
    #define __MTB_PRESENT 178,6064
  #define   __I 193,6541
  #define   __I 195,6630
#define     __O 197,6720
#define     __IO 198,6803
#define     __IM 201,6952
#define     __OM 202,7050
#define     __IOM 203,7149
    uint32_t _reserved0:_reserved0239,8115
    uint32_t V:V240,8187
    uint32_t C:C241,8279
    uint32_t Z:Z242,8368
    uint32_t N:N243,8456
  } b;244,8548
  uint32_t w;245,8629
} APSR_Type;246,8710
#define APSR_N_Pos 249,8759
#define APSR_N_Msk 250,8875
#define APSR_Z_Pos 252,8989
#define APSR_Z_Msk 253,9105
#define APSR_C_Pos 255,9219
#define APSR_C_Msk 256,9335
#define APSR_V_Pos 258,9449
#define APSR_V_Msk 259,9565
    uint32_t ISR:ISR269,9802
    uint32_t _reserved0:_reserved0270,9882
  } b;271,9954
  uint32_t w;272,10035
} IPSR_Type;273,10116
#define IPSR_ISR_Pos 276,10165
#define IPSR_ISR_Msk 277,10283
    uint32_t ISR:ISR287,10529
    uint32_t _reserved0:_reserved0288,10609
    uint32_t T:T289,10681
    uint32_t _reserved1:_reserved1290,10770
    uint32_t V:V291,10842
    uint32_t C:C292,10934
    uint32_t Z:Z293,11023
    uint32_t N:N294,11111
  } b;295,11203
  uint32_t w;296,11284
} xPSR_Type;297,11365
#define xPSR_N_Pos 300,11414
#define xPSR_N_Msk 301,11530
#define xPSR_Z_Pos 303,11644
#define xPSR_Z_Msk 304,11760
#define xPSR_C_Pos 306,11874
#define xPSR_C_Msk 307,11990
#define xPSR_V_Pos 309,12104
#define xPSR_V_Msk 310,12220
#define xPSR_T_Pos 312,12334
#define xPSR_T_Msk 313,12450
#define xPSR_ISR_Pos 315,12564
#define xPSR_ISR_Msk 316,12682
    uint32_t nPRIV:nPRIV326,12908
    uint32_t SPSEL:SPSEL327,13006
    uint32_t _reserved1:_reserved1328,13090
  } b;329,13162
  uint32_t w;330,13243
} CONTROL_Type;331,13324
#define CONTROL_SPSEL_Pos 334,13379
#define CONTROL_SPSEL_Msk 335,13502
#define CONTROL_nPRIV_Pos 337,13623
#define CONTROL_nPRIV_Msk 338,13746
  __IOM uint32_t ISER[ISER355,14197
        uint32_t RESERVED0[RESERVED0356,14298
  __IOM uint32_t ICER[ICER357,14332
        uint32_t RSERVED1[RSERVED1358,14435
  __IOM uint32_t ISPR[ISPR359,14468
        uint32_t RESERVED2[RESERVED2360,14570
  __IOM uint32_t ICPR[ICPR361,14604
        uint32_t RESERVED3[RESERVED3362,14708
  __IOM uint32_t IABR[IABR363,14742
        uint32_t RESERVED4[RESERVED4364,14843
  __IOM uint32_t ITNS[ITNS365,14877
        uint32_t RESERVED5[RESERVED5366,14984
  __IOM uint32_t IPR[IPR367,15018
}  NVIC_Type;368,15117
  __IM  uint32_t CPUID;385,15442
  __IOM uint32_t ICSR;386,15533
  __IOM uint32_t VTOR;388,15697
        uint32_t RESERVED0;390,15804
  __IOM uint32_t AIRCR;392,15841
  __IOM uint32_t SCR;393,15961
  __IOM uint32_t CCR;394,16056
        uint32_t RESERVED1;395,16158
  __IOM uint32_t SHPR[SHPR396,16187
  __IOM uint32_t SHCSR;397,16310
} SCB_Type;398,16423
#define SCB_CPUID_IMPLEMENTER_Pos 401,16476
#define SCB_CPUID_IMPLEMENTER_Msk 402,16607
#define SCB_CPUID_VARIANT_Pos 404,16736
#define SCB_CPUID_VARIANT_Msk 405,16863
#define SCB_CPUID_ARCHITECTURE_Pos 407,16988
#define SCB_CPUID_ARCHITECTURE_Msk 408,17120
#define SCB_CPUID_PARTNO_Pos 410,17250
#define SCB_CPUID_PARTNO_Msk 411,17376
#define SCB_CPUID_REVISION_Pos 413,17500
#define SCB_CPUID_REVISION_Msk 414,17628
#define SCB_ICSR_PENDNMISET_Pos 417,17810
#define SCB_ICSR_PENDNMISET_Msk 418,17939
#define SCB_ICSR_NMIPENDSET_Pos 420,18066
#define SCB_ICSR_NMIPENDSET_Msk 421,18219
#define SCB_ICSR_PENDNMICLR_Pos 423,18370
#define SCB_ICSR_PENDNMICLR_Msk 424,18499
#define SCB_ICSR_PENDSVSET_Pos 426,18626
#define SCB_ICSR_PENDSVSET_Msk 427,18754
#define SCB_ICSR_PENDSVCLR_Pos 429,18880
#define SCB_ICSR_PENDSVCLR_Msk 430,19008
#define SCB_ICSR_PENDSTSET_Pos 432,19134
#define SCB_ICSR_PENDSTSET_Msk 433,19262
#define SCB_ICSR_PENDSTCLR_Pos 435,19388
#define SCB_ICSR_PENDSTCLR_Msk 436,19516
#define SCB_ICSR_STTNS_Pos 438,19642
#define SCB_ICSR_STTNS_Msk 439,19787
#define SCB_ICSR_ISRPREEMPT_Pos 441,19930
#define SCB_ICSR_ISRPREEMPT_Msk 442,20059
#define SCB_ICSR_ISRPENDING_Pos 444,20186
#define SCB_ICSR_ISRPENDING_Msk 445,20315
#define SCB_ICSR_VECTPENDING_Pos 447,20442
#define SCB_ICSR_VECTPENDING_Msk 448,20572
#define SCB_ICSR_RETTOBASE_Pos 450,20700
#define SCB_ICSR_RETTOBASE_Msk 451,20828
#define SCB_ICSR_VECTACTIVE_Pos 453,20954
#define SCB_ICSR_VECTACTIVE_Msk 454,21083
#define SCB_VTOR_TBLOFF_Pos 458,21318
#define SCB_VTOR_TBLOFF_Msk 459,21443
#define SCB_AIRCR_VECTKEY_Pos 463,21646
#define SCB_AIRCR_VECTKEY_Msk 464,21773
#define SCB_AIRCR_VECTKEYSTAT_Pos 466,21898
#define SCB_AIRCR_VECTKEYSTAT_Msk 467,22029
#define SCB_AIRCR_ENDIANESS_Pos 469,22158
#define SCB_AIRCR_ENDIANESS_Msk 470,22287
#define SCB_AIRCR_PRIS_Pos 472,22414
#define SCB_AIRCR_PRIS_Msk 473,22538
#define SCB_AIRCR_BFHFNMINS_Pos 475,22660
#define SCB_AIRCR_BFHFNMINS_Msk 476,22789
#define SCB_AIRCR_SYSRESETREQS_Pos 478,22916
#define SCB_AIRCR_SYSRESETREQS_Msk 479,23048
#define SCB_AIRCR_SYSRESETREQ_Pos 481,23178
#define SCB_AIRCR_SYSRESETREQ_Msk 482,23309
#define SCB_AIRCR_VECTCLRACTIVE_Pos 484,23438
#define SCB_AIRCR_VECTCLRACTIVE_Msk 485,23571
#define SCB_SCR_SEVONPEND_Pos 488,23749
#define SCB_SCR_SEVONPEND_Msk 489,23876
#define SCB_SCR_SLEEPDEEPS_Pos 491,24001
#define SCB_SCR_SLEEPDEEPS_Msk 492,24129
#define SCB_SCR_SLEEPDEEP_Pos 494,24255
#define SCB_SCR_SLEEPDEEP_Msk 495,24382
#define SCB_SCR_SLEEPONEXIT_Pos 497,24507
#define SCB_SCR_SLEEPONEXIT_Msk 498,24636
#define SCB_CCR_BP_Pos 501,24817
#define SCB_CCR_BP_Msk 502,24937
#define SCB_CCR_IC_Pos 504,25055
#define SCB_CCR_IC_Msk 505,25175
#define SCB_CCR_DC_Pos 507,25293
#define SCB_CCR_DC_Msk 508,25413
#define SCB_CCR_STKOFHFNMIGN_Pos 510,25531
#define SCB_CCR_STKOFHFNMIGN_Msk 511,25661
#define SCB_CCR_BFHFNMIGN_Pos 513,25789
#define SCB_CCR_BFHFNMIGN_Msk 514,25916
#define SCB_CCR_DIV_0_TRP_Pos 516,26041
#define SCB_CCR_DIV_0_TRP_Msk 517,26168
#define SCB_CCR_UNALIGN_TRP_Pos 519,26293
#define SCB_CCR_UNALIGN_TRP_Msk 520,26422
#define SCB_CCR_USERSETMPEND_Pos 522,26549
#define SCB_CCR_USERSETMPEND_Msk 523,26679
#define SCB_SHCSR_HARDFAULTPENDED_Pos 526,26872
#define SCB_SHCSR_HARDFAULTPENDED_Msk 527,27007
#define SCB_SHCSR_SVCALLPENDED_Pos 529,27140
#define SCB_SHCSR_SVCALLPENDED_Msk 530,27272
#define SCB_SHCSR_SYSTICKACT_Pos 532,27402
#define SCB_SHCSR_SYSTICKACT_Msk 533,27532
#define SCB_SHCSR_PENDSVACT_Pos 535,27660
#define SCB_SHCSR_PENDSVACT_Msk 536,27789
#define SCB_SHCSR_SVCALLACT_Pos 538,27916
#define SCB_SHCSR_SVCALLACT_Msk 539,28045
#define SCB_SHCSR_NMIACT_Pos 541,28172
#define SCB_SHCSR_NMIACT_Msk 542,28298
#define SCB_SHCSR_HARDFAULTACT_Pos 544,28422
#define SCB_SHCSR_HARDFAULTACT_Msk 545,28554
  __IOM uint32_t CTRL;562,28985
  __IOM uint32_t LOAD;563,29092
  __IOM uint32_t VAL;564,29193
  __IM  uint32_t CALIB;565,29295
} SysTick_Type;566,29395
#define SysTick_CTRL_COUNTFLAG_Pos 569,29467
#define SysTick_CTRL_COUNTFLAG_Msk 570,29599
#define SysTick_CTRL_CLKSOURCE_Pos 572,29729
#define SysTick_CTRL_CLKSOURCE_Msk 573,29861
#define SysTick_CTRL_TICKINT_Pos 575,29991
#define SysTick_CTRL_TICKINT_Msk 576,30121
#define SysTick_CTRL_ENABLE_Pos 578,30249
#define SysTick_CTRL_ENABLE_Msk 579,30378
#define SysTick_LOAD_RELOAD_Pos 582,30548
#define SysTick_LOAD_RELOAD_Msk 583,30677
#define SysTick_VAL_CURRENT_Pos 586,30848
#define SysTick_VAL_CURRENT_Msk 587,30977
#define SysTick_CALIB_NOREF_Pos 590,31152
#define SysTick_CALIB_NOREF_Msk 591,31281
#define SysTick_CALIB_SKEW_Pos 593,31408
#define SysTick_CALIB_SKEW_Msk 594,31536
#define SysTick_CALIB_TENMS_Pos 596,31662
#define SysTick_CALIB_TENMS_Msk 597,31791
  __IOM uint32_t CTRL;614,32249
        uint32_t RESERVED0[RESERVED0615,32337
  __IM  uint32_t PCSR;616,32370
  __IOM uint32_t COMP0;617,32473
        uint32_t RESERVED1[RESERVED1618,32566
  __IOM uint32_t FUNCTION0;619,32599
        uint32_t RESERVED2[RESERVED2620,32690
  __IOM uint32_t COMP1;621,32723
        uint32_t RESERVED3[RESERVED3622,32816
  __IOM uint32_t FUNCTION1;623,32849
        uint32_t RESERVED4[RESERVED4624,32940
  __IOM uint32_t COMP2;625,32973
        uint32_t RESERVED5[RESERVED5626,33066
  __IOM uint32_t FUNCTION2;627,33099
        uint32_t RESERVED6[RESERVED6628,33190
  __IOM uint32_t COMP3;629,33223
        uint32_t RESERVED7[RESERVED7630,33316
  __IOM uint32_t FUNCTION3;631,33349
        uint32_t RESERVED8[RESERVED8632,33440
  __IOM uint32_t COMP4;633,33473
        uint32_t RESERVED9[RESERVED9634,33566
  __IOM uint32_t FUNCTION4;635,33599
        uint32_t RESERVED10[RESERVED10636,33690
  __IOM uint32_t COMP5;637,33724
        uint32_t RESERVED11[RESERVED11638,33817
  __IOM uint32_t FUNCTION5;639,33851
        uint32_t RESERVED12[RESERVED12640,33942
  __IOM uint32_t COMP6;641,33976
        uint32_t RESERVED13[RESERVED13642,34069
  __IOM uint32_t FUNCTION6;643,34103
        uint32_t RESERVED14[RESERVED14644,34194
  __IOM uint32_t COMP7;645,34228
        uint32_t RESERVED15[RESERVED15646,34321
  __IOM uint32_t FUNCTION7;647,34355
        uint32_t RESERVED16[RESERVED16648,34446
  __IOM uint32_t COMP8;649,34480
        uint32_t RESERVED17[RESERVED17650,34573
  __IOM uint32_t FUNCTION8;651,34607
        uint32_t RESERVED18[RESERVED18652,34698
  __IOM uint32_t COMP9;653,34732
        uint32_t RESERVED19[RESERVED19654,34825
  __IOM uint32_t FUNCTION9;655,34859
        uint32_t RESERVED20[RESERVED20656,34950
  __IOM uint32_t COMP10;657,34984
        uint32_t RESERVED21[RESERVED21658,35078
  __IOM uint32_t FUNCTION10;659,35112
        uint32_t RESERVED22[RESERVED22660,35204
  __IOM uint32_t COMP11;661,35238
        uint32_t RESERVED23[RESERVED23662,35332
  __IOM uint32_t FUNCTION11;663,35366
        uint32_t RESERVED24[RESERVED24664,35458
  __IOM uint32_t COMP12;665,35492
        uint32_t RESERVED25[RESERVED25666,35586
  __IOM uint32_t FUNCTION12;667,35620
        uint32_t RESERVED26[RESERVED26668,35712
  __IOM uint32_t COMP13;669,35746
        uint32_t RESERVED27[RESERVED27670,35840
  __IOM uint32_t FUNCTION13;671,35874
        uint32_t RESERVED28[RESERVED28672,35966
  __IOM uint32_t COMP14;673,36000
        uint32_t RESERVED29[RESERVED29674,36094
  __IOM uint32_t FUNCTION14;675,36128
        uint32_t RESERVED30[RESERVED30676,36220
  __IOM uint32_t COMP15;677,36254
        uint32_t RESERVED31[RESERVED31678,36348
  __IOM uint32_t FUNCTION15;679,36382
} DWT_Type;680,36474
#define DWT_CTRL_NUMCOMP_Pos 683,36529
#define DWT_CTRL_NUMCOMP_Msk 684,36652
#define DWT_CTRL_NOTRCPKT_Pos 686,36773
#define DWT_CTRL_NOTRCPKT_Msk 687,36897
#define DWT_CTRL_NOEXTTRIG_Pos 689,37019
#define DWT_CTRL_NOEXTTRIG_Msk 690,37144
#define DWT_CTRL_NOCYCCNT_Pos 692,37267
#define DWT_CTRL_NOCYCCNT_Msk 693,37391
#define DWT_CTRL_NOPRFCNT_Pos 695,37513
#define DWT_CTRL_NOPRFCNT_Msk 696,37637
#define DWT_FUNCTION_ID_Pos 699,37811
#define DWT_FUNCTION_ID_Msk 700,37933
#define DWT_FUNCTION_MATCHED_Pos 702,38053
#define DWT_FUNCTION_MATCHED_Msk 703,38180
#define DWT_FUNCTION_DATAVSIZE_Pos 705,38305
#define DWT_FUNCTION_DATAVSIZE_Msk 706,38434
#define DWT_FUNCTION_ACTION_Pos 708,38561
#define DWT_FUNCTION_ACTION_Msk 709,38687
#define DWT_FUNCTION_MATCH_Pos 711,38811
#define DWT_FUNCTION_MATCH_Msk 712,38936
  __IM  uint32_t SSPSR;729,39376
  __IOM uint32_t CSPSR;730,39485
        uint32_t RESERVED0[RESERVED0731,39592
  __IOM uint32_t ACPR;732,39625
        uint32_t RESERVED1[RESERVED1733,39734
  __IOM uint32_t SPPR;734,39768
        uint32_t RESERVED2[RESERVED2735,39870
  __IM  uint32_t FFSR;736,39905
  __IOM uint32_t FFCR;737,40012
  __IOM uint32_t PSCR;738,40120
        uint32_t RESERVED3[RESERVED3739,40233
  __IM  uint32_t TRIGGER;740,40268
  __IM  uint32_t ITFTTD0;741,40356
  __IOM uint32_t ITATBCTR2;742,40470
        uint32_t RESERVED4[RESERVED4743,40581
  __IM  uint32_t ITATBCTR0;744,40614
  __IM  uint32_t ITFTTD1;745,40725
  __IOM uint32_t ITCTRL;746,40839
        uint32_t RESERVED5[RESERVED5747,40935
  __IOM uint32_t CLAIMSET;748,40969
  __IOM uint32_t CLAIMCLR;749,41054
        uint32_t RESERVED7[RESERVED7750,41141
  __IM  uint32_t DEVID;751,41174
  __IM  uint32_t DEVTYPE;752,41275
} TPI_Type;753,41378
#define TPI_ACPR_PRESCALER_Pos 756,41454
#define TPI_ACPR_PRESCALER_Msk 757,41579
#define TPI_SPPR_TXMODE_Pos 760,41756
#define TPI_SPPR_TXMODE_Msk 761,41878
#define TPI_FFSR_FtNonStop_Pos 764,42057
#define TPI_FFSR_FtNonStop_Msk 765,42182
#define TPI_FFSR_TCPresent_Pos 767,42305
#define TPI_FFSR_TCPresent_Msk 768,42430
#define TPI_FFSR_FtStopped_Pos 770,42553
#define TPI_FFSR_FtStopped_Msk 771,42678
#define TPI_FFSR_FlInProg_Pos 773,42801
#define TPI_FFSR_FlInProg_Msk 774,42925
#define TPI_FFCR_TrigIn_Pos 777,43107
#define TPI_FFCR_TrigIn_Msk 778,43229
#define TPI_FFCR_FOnMan_Pos 780,43349
#define TPI_FFCR_FOnMan_Msk 781,43471
#define TPI_FFCR_EnFCont_Pos 783,43591
#define TPI_FFCR_EnFCont_Msk 784,43714
#define TPI_TRIGGER_TRIGGER_Pos 787,43875
#define TPI_TRIGGER_TRIGGER_Msk 788,44001
#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 791,44191
#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk 792,44332
#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 794,44472
#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk 795,44617
#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 797,44761
#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk 798,44903
#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 800,45043
#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk 801,45188
#define TPI_ITFTTD0_ATB_IF1_data2_Pos 803,45333
#define TPI_ITFTTD0_ATB_IF1_data2_Msk 804,45473
#define TPI_ITFTTD0_ATB_IF1_data1_Pos 806,45611
#define TPI_ITFTTD0_ATB_IF1_data1_Msk 807,45751
#define TPI_ITFTTD0_ATB_IF1_data0_Pos 809,45889
#define TPI_ITFTTD0_ATB_IF1_data0_Msk 810,46030
#define TPI_ITATBCTR2_AFVALID2S_Pos 813,46242
#define TPI_ITATBCTR2_AFVALID2S_Msk 814,46372
#define TPI_ITATBCTR2_AFVALID1S_Pos 816,46501
#define TPI_ITATBCTR2_AFVALID1S_Msk 817,46631
#define TPI_ITATBCTR2_ATREADY2S_Pos 819,46760
#define TPI_ITATBCTR2_ATREADY2S_Msk 820,46890
#define TPI_ITATBCTR2_ATREADY1S_Pos 822,47018
#define TPI_ITATBCTR2_ATREADY1S_Msk 823,47148
#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 826,47342
#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk 827,47484
#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 829,47624
#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk 830,47769
#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 832,47913
#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk 833,48055
#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 835,48195
#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk 836,48340
#define TPI_ITFTTD1_ATB_IF2_data2_Pos 838,48485
#define TPI_ITFTTD1_ATB_IF2_data2_Msk 839,48625
#define TPI_ITFTTD1_ATB_IF2_data1_Pos 841,48763
#define TPI_ITFTTD1_ATB_IF2_data1_Msk 842,48903
#define TPI_ITFTTD1_ATB_IF2_data0_Pos 844,49041
#define TPI_ITFTTD1_ATB_IF2_data0_Msk 845,49182
#define TPI_ITATBCTR0_AFVALID2S_Pos 848,49385
#define TPI_ITATBCTR0_AFVALID2S_Msk 849,49515
#define TPI_ITATBCTR0_AFVALID1S_Pos 851,49644
#define TPI_ITATBCTR0_AFVALID1S_Msk 852,49774
#define TPI_ITATBCTR0_ATREADY2S_Pos 854,49903
#define TPI_ITATBCTR0_ATREADY2S_Msk 855,50033
#define TPI_ITATBCTR0_ATREADY1S_Pos 857,50161
#define TPI_ITATBCTR0_ATREADY1S_Msk 858,50291
#define TPI_ITCTRL_Mode_Pos 861,50476
#define TPI_ITCTRL_Mode_Msk 862,50598
#define TPI_DEVID_NRZVALID_Pos 865,50756
#define TPI_DEVID_NRZVALID_Msk 866,50881
#define TPI_DEVID_MANCVALID_Pos 868,51004
#define TPI_DEVID_MANCVALID_Msk 869,51130
#define TPI_DEVID_PTINVALID_Pos 871,51254
#define TPI_DEVID_PTINVALID_Msk 872,51380
#define TPI_DEVID_FIFOSZ_Pos 874,51504
#define TPI_DEVID_FIFOSZ_Msk 875,51627
#define TPI_DEVID_NrTraceInput_Pos 877,51748
#define TPI_DEVID_NrTraceInput_Msk 878,51877
#define TPI_DEVTYPE_SubType_Pos 881,52044
#define TPI_DEVTYPE_SubType_Msk 882,52170
#define TPI_DEVTYPE_MajorType_Pos 884,52294
#define TPI_DEVTYPE_MajorType_Msk 885,52422
  __IM  uint32_t TYPE;903,52916
  __IOM uint32_t CTRL;904,53005
  __IOM uint32_t RNR;905,53097
  __IOM uint32_t RBAR;906,53195
  __IOM uint32_t RLAR;907,53299
        uint32_t RESERVED0[RESERVED0908,53404
  __IOM uint32_t MAIR[MAIR910,53448
  __IOM uint32_t MAIR0;912,53487
  __IOM uint32_t MAIR1;913,53602
} MPU_Type;916,53729
#define MPU_TYPE_RALIASES 918,53744
#define MPU_TYPE_IREGION_Pos 921,53830
#define MPU_TYPE_IREGION_Msk 922,53956
#define MPU_TYPE_DREGION_Pos 924,54080
#define MPU_TYPE_DREGION_Msk 925,54206
#define MPU_TYPE_SEPARATE_Pos 927,54330
#define MPU_TYPE_SEPARATE_Msk 928,54457
#define MPU_CTRL_PRIVDEFENA_Pos 931,54622
#define MPU_CTRL_PRIVDEFENA_Msk 932,54751
#define MPU_CTRL_HFNMIENA_Pos 934,54878
#define MPU_CTRL_HFNMIENA_Msk 935,55005
#define MPU_CTRL_ENABLE_Pos 937,55130
#define MPU_CTRL_ENABLE_Msk 938,55255
#define MPU_RNR_REGION_Pos 941,55424
#define MPU_RNR_REGION_Msk 942,55548
#define MPU_RBAR_BASE_Pos 945,55722
#define MPU_RBAR_BASE_Msk 946,55845
#define MPU_RBAR_SH_Pos 948,55966
#define MPU_RBAR_SH_Msk 949,56087
#define MPU_RBAR_AP_Pos 951,56206
#define MPU_RBAR_AP_Msk 952,56327
#define MPU_RBAR_XN_Pos 954,56446
#define MPU_RBAR_XN_Msk 955,56567
#define MPU_RLAR_LIMIT_Pos 958,56739
#define MPU_RLAR_LIMIT_Msk 959,56863
#define MPU_RLAR_AttrIndx_Pos 961,56985
#define MPU_RLAR_AttrIndx_Msk 962,57112
#define MPU_RLAR_EN_Pos 964,57237
#define MPU_RLAR_EN_Msk 965,57358
#define MPU_MAIR0_Attr3_Pos 968,57540
#define MPU_MAIR0_Attr3_Msk 969,57665
#define MPU_MAIR0_Attr2_Pos 971,57788
#define MPU_MAIR0_Attr2_Msk 972,57913
#define MPU_MAIR0_Attr1_Pos 974,58036
#define MPU_MAIR0_Attr1_Msk 975,58161
#define MPU_MAIR0_Attr0_Pos 977,58284
#define MPU_MAIR0_Attr0_Msk 978,58409
#define MPU_MAIR1_Attr7_Pos 981,58595
#define MPU_MAIR1_Attr7_Msk 982,58720
#define MPU_MAIR1_Attr6_Pos 984,58843
#define MPU_MAIR1_Attr6_Msk 985,58968
#define MPU_MAIR1_Attr5_Pos 987,59091
#define MPU_MAIR1_Attr5_Msk 988,59216
#define MPU_MAIR1_Attr4_Pos 990,59339
#define MPU_MAIR1_Attr4_Msk 991,59464
  __IOM uint32_t CTRL;1010,59977
  __IM  uint32_t TYPE;1011,60069
  __IOM uint32_t RNR;1013,60224
  __IOM uint32_t RBAR;1014,60322
  __IOM uint32_t RLAR;1015,60426
} SAU_Type;1017,60539
#define SAU_CTRL_ALLNS_Pos 1020,60594
#define SAU_CTRL_ALLNS_Msk 1021,60718
#define SAU_CTRL_ENABLE_Pos 1023,60840
#define SAU_CTRL_ENABLE_Msk 1024,60965
#define SAU_TYPE_SREGION_Pos 1027,61125
#define SAU_TYPE_SREGION_Msk 1028,61251
#define SAU_RNR_REGION_Pos 1032,61487
#define SAU_RNR_REGION_Msk 1033,61611
#define SAU_RBAR_BADDR_Pos 1036,61785
#define SAU_RBAR_BADDR_Msk 1037,61909
#define SAU_RLAR_LADDR_Pos 1040,62084
#define SAU_RLAR_LADDR_Msk 1041,62208
#define SAU_RLAR_NSC_Pos 1043,62330
#define SAU_RLAR_NSC_Msk 1044,62452
#define SAU_RLAR_ENABLE_Pos 1046,62572
#define SAU_RLAR_ENABLE_Msk 1047,62697
  __IOM uint32_t DHCSR;1068,63368
  __OM  uint32_t DCRSR;1069,63481
  __IOM uint32_t DCRDR;1070,63590
  __IOM uint32_t DEMCR;1071,63695
        uint32_t RESERVED0[RESERVED01072,63811
  __IOM uint32_t DAUTHCTRL;1073,63844
  __IOM uint32_t DSCSR;1074,63953
} CoreDebug_Type;1075,64067
#define CoreDebug_DHCSR_DBGKEY_Pos 1078,64149
#define CoreDebug_DHCSR_DBGKEY_Msk 1079,64293
#define CoreDebug_DHCSR_S_RESTART_ST_Pos 1081,64435
#define CoreDebug_DHCSR_S_RESTART_ST_Msk 1082,64585
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1084,64733
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1085,64881
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1087,65027
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1088,65176
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1090,65323
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1091,65469
#define CoreDebug_DHCSR_S_SLEEP_Pos 1093,65613
#define CoreDebug_DHCSR_S_SLEEP_Msk 1094,65758
#define CoreDebug_DHCSR_S_HALT_Pos 1096,65901
#define CoreDebug_DHCSR_S_HALT_Msk 1097,66045
#define CoreDebug_DHCSR_S_REGRDY_Pos 1099,66187
#define CoreDebug_DHCSR_S_REGRDY_Msk 1100,66333
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1102,66477
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1103,66625
#define CoreDebug_DHCSR_C_STEP_Pos 1105,66771
#define CoreDebug_DHCSR_C_STEP_Msk 1106,66915
#define CoreDebug_DHCSR_C_HALT_Pos 1108,67057
#define CoreDebug_DHCSR_C_HALT_Msk 1109,67201
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1111,67343
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1112,67490
#define CoreDebug_DCRSR_REGWnR_Pos 1115,67692
#define CoreDebug_DCRSR_REGWnR_Msk 1116,67836
#define CoreDebug_DCRSR_REGSEL_Pos 1118,67978
#define CoreDebug_DCRSR_REGSEL_Msk 1119,68122
#define CoreDebug_DEMCR_DWTENA_Pos 1122,68316
#define CoreDebug_DEMCR_DWTENA_Msk 1123,68460
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1125,68602
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1126,68750
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1128,68896
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1129,69046
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 1132,69251
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk 1133,69404
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 1135,69555
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk 1136,69707
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1138,69857
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk 1139,70008
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 1141,70157
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk 1142,70308
#define CoreDebug_DSCSR_CDS_Pos 1145,70519
#define CoreDebug_DSCSR_CDS_Msk 1146,70660
#define CoreDebug_DSCSR_SBRSEL_Pos 1148,70799
#define CoreDebug_DSCSR_SBRSEL_Msk 1149,70943
#define CoreDebug_DSCSR_SBRSELEN_Pos 1151,71085
#define CoreDebug_DSCSR_SBRSELEN_Msk 1152,71231
  __IOM uint32_t DHCSR;1169,71693
  __OM  uint32_t DCRSR;1170,71806
  __IOM uint32_t DCRDR;1171,71915
  __IOM uint32_t DEMCR;1172,72020
        uint32_t RESERVED0[RESERVED01173,72136
  __IOM uint32_t DAUTHCTRL;1174,72169
  __IOM uint32_t DSCSR;1175,72278
} DCB_Type;1176,72392
#define DCB_DHCSR_DBGKEY_Pos 1179,72475
#define DCB_DHCSR_DBGKEY_Msk 1180,72604
#define DCB_DHCSR_S_RESTART_ST_Pos 1182,72731
#define DCB_DHCSR_S_RESTART_ST_Msk 1183,72872
#define DCB_DHCSR_S_RESET_ST_Pos 1185,73011
#define DCB_DHCSR_S_RESET_ST_Msk 1186,73150
#define DCB_DHCSR_S_RETIRE_ST_Pos 1188,73287
#define DCB_DHCSR_S_RETIRE_ST_Msk 1189,73427
#define DCB_DHCSR_S_SDE_Pos 1191,73565
#define DCB_DHCSR_S_SDE_Msk 1192,73705
#define DCB_DHCSR_S_LOCKUP_Pos 1194,73843
#define DCB_DHCSR_S_LOCKUP_Msk 1195,73976
#define DCB_DHCSR_S_SLEEP_Pos 1197,74107
#define DCB_DHCSR_S_SLEEP_Msk 1198,74242
#define DCB_DHCSR_S_HALT_Pos 1200,74375
#define DCB_DHCSR_S_HALT_Msk 1201,74508
#define DCB_DHCSR_S_REGRDY_Pos 1203,74639
#define DCB_DHCSR_S_REGRDY_Msk 1204,74780
#define DCB_DHCSR_C_MASKINTS_Pos 1206,74919
#define DCB_DHCSR_C_MASKINTS_Msk 1207,75062
#define DCB_DHCSR_C_STEP_Pos 1209,75203
#define DCB_DHCSR_C_STEP_Msk 1210,75335
#define DCB_DHCSR_C_HALT_Pos 1212,75465
#define DCB_DHCSR_C_HALT_Msk 1213,75597
#define DCB_DHCSR_C_DEBUGEN_Pos 1215,75727
#define DCB_DHCSR_C_DEBUGEN_Msk 1216,75867
#define DCB_DCRSR_REGWnR_Pos 1219,76067
#define DCB_DCRSR_REGWnR_Msk 1220,76210
#define DCB_DCRSR_REGSEL_Pos 1222,76351
#define DCB_DCRSR_REGSEL_Msk 1223,76488
#define DCB_DCRDR_DBGTMP_Pos 1226,76683
#define DCB_DCRDR_DBGTMP_Msk 1227,76824
#define DCB_DEMCR_TRCENA_Pos 1230,77034
#define DCB_DEMCR_TRCENA_Msk 1231,77166
#define DCB_DEMCR_VC_HARDERR_Pos 1233,77296
#define DCB_DEMCR_VC_HARDERR_Msk 1234,77445
#define DCB_DEMCR_VC_CORERESET_Pos 1236,77592
#define DCB_DEMCR_VC_CORERESET_Msk 1237,77735
#define DCB_DAUTHCTRL_INTSPNIDEN_Pos 1240,77944
#define DCB_DAUTHCTRL_INTSPNIDEN_Msk 1241,78109
#define DCB_DAUTHCTRL_SPNIDENSEL_Pos 1243,78272
#define DCB_DAUTHCTRL_SPNIDENSEL_Msk 1244,78435
#define DCB_DAUTHCTRL_INTSPIDEN_Pos 1246,78596
#define DCB_DAUTHCTRL_INTSPIDEN_Msk 1247,78757
#define DCB_DAUTHCTRL_SPIDENSEL_Pos 1249,78916
#define DCB_DAUTHCTRL_SPIDENSEL_Msk 1250,79075
#define DCB_DSCSR_CDSKEY_Pos 1253,79301
#define DCB_DSCSR_CDSKEY_Msk 1254,79441
#define DCB_DSCSR_CDS_Pos 1256,79579
#define DCB_DSCSR_CDS_Msk 1257,79720
#define DCB_DSCSR_SBRSEL_Pos 1259,79859
#define DCB_DSCSR_SBRSEL_Msk 1260,80008
#define DCB_DSCSR_SBRSELEN_Pos 1262,80155
#define DCB_DSCSR_SBRSELEN_Msk 1263,80311
  __OM  uint32_t DLAR;1281,80798
  __IM  uint32_t DLSR;1282,80903
  __IM  uint32_t DAUTHSTATUS;1283,81008
  __IM  uint32_t DDEVARCH;1284,81116
  __IM  uint32_t DDEVTYPE;1285,81220
} DIB_Type;1286,81316
#define DIB_DLAR_KEY_Pos 1289,81390
#define DIB_DLAR_KEY_Msk 1290,81512
#define DIB_DLSR_nTT_Pos 1293,81691
#define DIB_DLSR_nTT_Msk 1294,81828
#define DIB_DLSR_SLK_Pos 1296,81963
#define DIB_DLSR_SLK_Msk 1297,82102
#define DIB_DLSR_SLI_Pos 1299,82239
#define DIB_DLSR_SLI_Msk 1300,82383
#define DIB_DAUTHSTATUS_SNID_Pos 1303,82594
#define DIB_DAUTHSTATUS_SNID_Msk 1304,82745
#define DIB_DAUTHSTATUS_SID_Pos 1306,82894
#define DIB_DAUTHSTATUS_SID_Msk 1307,83041
#define DIB_DAUTHSTATUS_NSNID_Pos 1309,83186
#define DIB_DAUTHSTATUS_NSNID_Msk 1310,83341
#define DIB_DAUTHSTATUS_NSID_Pos 1312,83494
#define DIB_DAUTHSTATUS_NSID_Msk 1313,83645
#define DIB_DDEVARCH_ARCHITECT_Pos 1316,83856
#define DIB_DDEVARCH_ARCHITECT_Msk 1317,83988
#define DIB_DDEVARCH_PRESENT_Pos 1319,84118
#define DIB_DDEVARCH_PRESENT_Msk 1320,84256
#define DIB_DDEVARCH_REVISION_Pos 1322,84392
#define DIB_DDEVARCH_REVISION_Msk 1323,84523
#define DIB_DDEVARCH_ARCHVER_Pos 1325,84652
#define DIB_DDEVARCH_ARCHVER_Msk 1326,84795
#define DIB_DDEVARCH_ARCHPART_Pos 1328,84936
#define DIB_DDEVARCH_ARCHPART_Msk 1329,85076
#define DIB_DDEVTYPE_SUB_Pos 1332,85268
#define DIB_DDEVTYPE_SUB_Msk 1333,85399
#define DIB_DDEVTYPE_MAJOR_Pos 1335,85528
#define DIB_DDEVTYPE_MAJOR_Msk 1336,85661
#define _VAL2FLD(1355,86313
#define _FLD2VAL(1363,86691
  #define SCS_BASE 1376,87044
  #define DWT_BASE 1377,87160
  #define TPI_BASE 1378,87259
  #define CoreDebug_BASE 1379,87358
  #define DCB_BASE 1380,87476
  #define DIB_BASE 1381,87575
  #define SysTick_BASE 1382,87674
  #define NVIC_BASE 1383,87777
  #define SCB_BASE 1384,87877
  #define SCB 1387,87997
  #define SysTick 1388,88104
  #define NVIC 1389,88215
  #define DWT 1390,88323
  #define TPI 1391,88430
  #define CoreDebug 1392,88537
  #define DCB 1393,88663
  #define DIB 1394,88770
    #define MPU_BASE 1397,88935
    #define MPU 1398,89040
    #define SAU_BASE 1402,89223
    #define SAU 1403,89331
  #define SCS_BASE_NS 1407,89515
  #define CoreDebug_BASE_NS 1408,89658
  #define DCB_BASE_NS 1409,89813
  #define DIB_BASE_NS 1410,89956
  #define SysTick_BASE_NS 1411,90099
  #define NVIC_BASE_NS 1412,90242
  #define SCB_BASE_NS 1413,90385
  #define SCB_NS 1415,90530
  #define SysTick_NS 1416,90673
  #define NVIC_NS 1417,90816
  #define CoreDebug_NS 1418,90959
  #define DCB_NS 1419,91114
  #define DIB_NS 1420,91257
    #define MPU_BASE_NS 1423,91458
    #define MPU_NS 1424,91601
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 1456,92646
  #define NVIC_EnableIRQ 1462,92973
  #define NVIC_GetEnableIRQ 1463,93029
  #define NVIC_DisableIRQ 1464,93088
  #define NVIC_GetPendingIRQ 1465,93145
  #define NVIC_SetPendingIRQ 1466,93205
  #define NVIC_ClearPendingIRQ 1467,93265
  #define NVIC_GetActive 1468,93327
  #define NVIC_SetPriority 1469,93383
  #define NVIC_GetPriority 1470,93441
  #define NVIC_SystemReset 1471,93499
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 1476,93665
  #define NVIC_SetVector 1480,93798
  #define NVIC_GetVector 1481,93854
#define NVIC_USER_IRQ_OFFSET 1484,93950
#define FNC_RETURN 1490,94259
#define EXC_RETURN_PREFIX 1493,94482
#define EXC_RETURN_S 1494,94612
#define EXC_RETURN_DCRS 1495,94742
#define EXC_RETURN_FTYPE 1496,94872
#define EXC_RETURN_MODE 1497,95002
#define EXC_RETURN_SPSEL 1498,95132
#define EXC_RETURN_ES 1499,95262
#define EXC_INTEGRITY_SIGNATURE 1503,95654
#define EXC_INTEGRITY_SIGNATURE 1505,95792
#define _BIT_SHIFT(1511,96103
#define _SHP_IDX(1512,96203
#define _IP_IDX(1513,96303
#define __NVIC_SetPriorityGrouping(1515,96405
#define __NVIC_GetPriorityGrouping(1516,96454
__STATIC_INLINE void __NVIC_EnableIRQ(1524,96720
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(1543,97318
__STATIC_INLINE void __NVIC_DisableIRQ(1562,97812
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(1581,98412
__STATIC_INLINE void __NVIC_SetPendingIRQ(1600,98922
__STATIC_INLINE void __NVIC_ClearPendingIRQ(1615,99364
__STATIC_INLINE uint32_t __NVIC_GetActive(1632,99933
__STATIC_INLINE uint32_t NVIC_GetTargetState(1654,100669
__STATIC_INLINE uint32_t NVIC_SetTargetState(1675,101343
__STATIC_INLINE uint32_t NVIC_ClearTargetState(1697,102118
__STATIC_INLINE void __NVIC_SetPriority(1721,102998
__STATIC_INLINE uint32_t __NVIC_GetPriority(1745,104010
__STATIC_INLINE uint32_t NVIC_EncodePriority 1770,105048
__STATIC_INLINE void NVIC_DecodePriority 1797,106560
__STATIC_INLINE void __NVIC_SetVector(1821,107934
__STATIC_INLINE uint32_t __NVIC_GetVector(1841,108612
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(1856,108994
__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(1877,109956
__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(1894,110552
__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(1913,111098
__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(1930,111734
__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(1949,112296
__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(1964,112790
__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(1981,113407
__STATIC_INLINE void TZ_NVIC_SetPriority_NS(2003,114186
__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(2026,115247
__STATIC_INLINE uint32_t SCB_GetFPUType(2066,116349
__STATIC_INLINE void TZ_SAU_Enable(2090,116893
__STATIC_INLINE void TZ_SAU_Disable(2101,117081
__STATIC_INLINE void DCB_SetAuthCtrl(2127,117763
__STATIC_INLINE uint32_t DCB_GetAuthCtrl(2142,118095
__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(2154,118459
__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(2169,118845
__STATIC_INLINE uint32_t DIB_GetAuthStatus(2194,119560
__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(2206,119941
__STATIC_INLINE uint32_t SysTick_Config(2238,121141
__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(2267,122727

Drivers/CMSIS/Include/core_cm3.h,29462
#define __CORE_CM3_H_GENERIC32,1240
#define __CM3_CMSIS_VERSION_MAIN 66,2217
#define __CM3_CMSIS_VERSION_SUB 67,2342
#define __CM3_CMSIS_VERSION 68,2466
#define __CORTEX_M 71,2661
#define __FPU_USED 76,2866
#define __CORE_CM3_H_DEPENDANT127,4366
    #define __CM3_REV 136,4547
    #define __MPU_PRESENT 141,4705
    #define __VTOR_PRESENT 146,4865
    #define __NVIC_PRIO_BITS 151,5029
    #define __Vendor_SysTickConfig 156,5200
  #define   __I 170,5684
  #define   __I 172,5773
#define     __O 174,5863
#define     __IO 175,5946
#define     __IM 178,6095
#define     __OM 179,6193
#define     __IOM 180,6292
    uint32_t _reserved0:_reserved0215,7234
    uint32_t Q:Q216,7306
    uint32_t V:V217,7395
    uint32_t C:C218,7487
    uint32_t Z:Z219,7576
    uint32_t N:N220,7664
  } b;221,7756
  uint32_t w;222,7837
} APSR_Type;223,7918
#define APSR_N_Pos 226,7967
#define APSR_N_Msk 227,8083
#define APSR_Z_Pos 229,8197
#define APSR_Z_Msk 230,8313
#define APSR_C_Pos 232,8427
#define APSR_C_Msk 233,8543
#define APSR_V_Pos 235,8657
#define APSR_V_Msk 236,8773
#define APSR_Q_Pos 238,8887
#define APSR_Q_Msk 239,9003
    uint32_t ISR:ISR249,9240
    uint32_t _reserved0:_reserved0250,9320
  } b;251,9392
  uint32_t w;252,9473
} IPSR_Type;253,9554
#define IPSR_ISR_Pos 256,9603
#define IPSR_ISR_Msk 257,9721
    uint32_t ISR:ISR267,9967
    uint32_t _reserved0:_reserved0268,10047
    uint32_t ICI_IT_1:ICI_IT_1269,10119
    uint32_t _reserved1:_reserved1270,10196
    uint32_t T:T271,10268
    uint32_t ICI_IT_2:ICI_IT_2272,10341
    uint32_t Q:Q273,10418
    uint32_t V:V274,10507
    uint32_t C:C275,10599
    uint32_t Z:Z276,10688
    uint32_t N:N277,10776
  } b;278,10868
  uint32_t w;279,10949
} xPSR_Type;280,11030
#define xPSR_N_Pos 283,11079
#define xPSR_N_Msk 284,11195
#define xPSR_Z_Pos 286,11309
#define xPSR_Z_Msk 287,11425
#define xPSR_C_Pos 289,11539
#define xPSR_C_Msk 290,11655
#define xPSR_V_Pos 292,11769
#define xPSR_V_Msk 293,11885
#define xPSR_Q_Pos 295,11999
#define xPSR_Q_Msk 296,12115
#define xPSR_ICI_IT_2_Pos 298,12229
#define xPSR_ICI_IT_2_Msk 299,12357
#define xPSR_T_Pos 301,12483
#define xPSR_T_Msk 302,12599
#define xPSR_ICI_IT_1_Pos 304,12713
#define xPSR_ICI_IT_1_Msk 305,12841
#define xPSR_ISR_Pos 307,12967
#define xPSR_ISR_Msk 308,13085
    uint32_t nPRIV:nPRIV318,13311
    uint32_t SPSEL:SPSEL319,13409
    uint32_t _reserved1:_reserved1320,13489
  } b;321,13561
  uint32_t w;322,13642
} CONTROL_Type;323,13723
#define CONTROL_SPSEL_Pos 326,13778
#define CONTROL_SPSEL_Msk 327,13901
#define CONTROL_nPRIV_Pos 329,14022
#define CONTROL_nPRIV_Msk 330,14145
  __IOM uint32_t ISER[ISER347,14596
        uint32_t RESERVED0[RESERVED0348,14697
  __IOM uint32_t ICER[ICER349,14731
        uint32_t RESERVED1[RESERVED1350,14834
  __IOM uint32_t ISPR[ISPR351,14868
        uint32_t RESERVED2[RESERVED2352,14970
  __IOM uint32_t ICPR[ICPR353,15004
        uint32_t RESERVED3[RESERVED3354,15108
  __IOM uint32_t IABR[IABR355,15142
        uint32_t RESERVED4[RESERVED4356,15243
  __IOM uint8_t  IP[IP357,15277
        uint32_t RESERVED5[RESERVED5358,15388
  __OM  uint32_t STIR;359,15423
}  NVIC_Type;360,15530
#define NVIC_STIR_INTID_Pos 363,15604
#define NVIC_STIR_INTID_Msk 364,15727
  __IM  uint32_t CPUID;381,16156
  __IOM uint32_t ICSR;382,16247
  __IOM uint32_t VTOR;383,16355
  __IOM uint32_t AIRCR;384,16455
  __IOM uint32_t SCR;385,16575
  __IOM uint32_t CCR;386,16670
  __IOM uint8_t  SHP[SHP387,16772
  __IOM uint32_t SHCSR;388,16897
  __IOM uint32_t CFSR;389,17010
  __IOM uint32_t HFSR;390,17116
  __IOM uint32_t DFSR;391,17213
  __IOM uint32_t MMFAR;392,17312
  __IOM uint32_t BFAR;393,17416
  __IOM uint32_t AFSR;394,17513
  __IM  uint32_t PFR[PFR395,17616
  __IM  uint32_t DFR;396,17714
  __IM  uint32_t ADR;397,17808
  __IM  uint32_t MMFR[MMFR398,17906
  __IM  uint32_t ISAR[ISAR399,18007
        uint32_t RESERVED0[RESERVED0400,18114
  __IOM uint32_t CPACR;401,18147
} SCB_Type;402,18254
#define SCB_CPUID_IMPLEMENTER_Pos 405,18307
#define SCB_CPUID_IMPLEMENTER_Msk 406,18438
#define SCB_CPUID_VARIANT_Pos 408,18567
#define SCB_CPUID_VARIANT_Msk 409,18694
#define SCB_CPUID_ARCHITECTURE_Pos 411,18819
#define SCB_CPUID_ARCHITECTURE_Msk 412,18951
#define SCB_CPUID_PARTNO_Pos 414,19081
#define SCB_CPUID_PARTNO_Msk 415,19207
#define SCB_CPUID_REVISION_Pos 417,19331
#define SCB_CPUID_REVISION_Msk 418,19459
#define SCB_ICSR_NMIPENDSET_Pos 421,19641
#define SCB_ICSR_NMIPENDSET_Msk 422,19770
#define SCB_ICSR_PENDSVSET_Pos 424,19897
#define SCB_ICSR_PENDSVSET_Msk 425,20025
#define SCB_ICSR_PENDSVCLR_Pos 427,20151
#define SCB_ICSR_PENDSVCLR_Msk 428,20279
#define SCB_ICSR_PENDSTSET_Pos 430,20405
#define SCB_ICSR_PENDSTSET_Msk 431,20533
#define SCB_ICSR_PENDSTCLR_Pos 433,20659
#define SCB_ICSR_PENDSTCLR_Msk 434,20787
#define SCB_ICSR_ISRPREEMPT_Pos 436,20913
#define SCB_ICSR_ISRPREEMPT_Msk 437,21042
#define SCB_ICSR_ISRPENDING_Pos 439,21169
#define SCB_ICSR_ISRPENDING_Msk 440,21298
#define SCB_ICSR_VECTPENDING_Pos 442,21425
#define SCB_ICSR_VECTPENDING_Msk 443,21555
#define SCB_ICSR_RETTOBASE_Pos 445,21683
#define SCB_ICSR_RETTOBASE_Msk 446,21811
#define SCB_ICSR_VECTACTIVE_Pos 448,21937
#define SCB_ICSR_VECTACTIVE_Msk 449,22066
#define SCB_VTOR_TBLBASE_Pos 453,22329
#define SCB_VTOR_TBLBASE_Msk 454,22455
#define SCB_VTOR_TBLOFF_Pos 456,22579
#define SCB_VTOR_TBLOFF_Msk 457,22704
#define SCB_VTOR_TBLOFF_Pos 459,22832
#define SCB_VTOR_TBLOFF_Msk 460,22957
#define SCB_AIRCR_VECTKEY_Pos 464,23160
#define SCB_AIRCR_VECTKEY_Msk 465,23287
#define SCB_AIRCR_VECTKEYSTAT_Pos 467,23412
#define SCB_AIRCR_VECTKEYSTAT_Msk 468,23543
#define SCB_AIRCR_ENDIANESS_Pos 470,23672
#define SCB_AIRCR_ENDIANESS_Msk 471,23801
#define SCB_AIRCR_PRIGROUP_Pos 473,23928
#define SCB_AIRCR_PRIGROUP_Msk 474,24056
#define SCB_AIRCR_SYSRESETREQ_Pos 476,24182
#define SCB_AIRCR_SYSRESETREQ_Msk 477,24313
#define SCB_AIRCR_VECTCLRACTIVE_Pos 479,24442
#define SCB_AIRCR_VECTCLRACTIVE_Msk 480,24575
#define SCB_AIRCR_VECTRESET_Pos 482,24706
#define SCB_AIRCR_VECTRESET_Msk 483,24835
#define SCB_SCR_SEVONPEND_Pos 486,25009
#define SCB_SCR_SEVONPEND_Msk 487,25136
#define SCB_SCR_SLEEPDEEP_Pos 489,25261
#define SCB_SCR_SLEEPDEEP_Msk 490,25388
#define SCB_SCR_SLEEPONEXIT_Pos 492,25513
#define SCB_SCR_SLEEPONEXIT_Msk 493,25642
#define SCB_CCR_STKALIGN_Pos 496,25823
#define SCB_CCR_STKALIGN_Msk 497,25949
#define SCB_CCR_BFHFNMIGN_Pos 499,26073
#define SCB_CCR_BFHFNMIGN_Msk 500,26200
#define SCB_CCR_DIV_0_TRP_Pos 502,26325
#define SCB_CCR_DIV_0_TRP_Msk 503,26452
#define SCB_CCR_UNALIGN_TRP_Pos 505,26577
#define SCB_CCR_UNALIGN_TRP_Msk 506,26706
#define SCB_CCR_USERSETMPEND_Pos 508,26833
#define SCB_CCR_USERSETMPEND_Msk 509,26963
#define SCB_CCR_NONBASETHRDENA_Pos 511,27091
#define SCB_CCR_NONBASETHRDENA_Msk 512,27223
#define SCB_SHCSR_USGFAULTENA_Pos 515,27418
#define SCB_SHCSR_USGFAULTENA_Msk 516,27549
#define SCB_SHCSR_BUSFAULTENA_Pos 518,27678
#define SCB_SHCSR_BUSFAULTENA_Msk 519,27809
#define SCB_SHCSR_MEMFAULTENA_Pos 521,27938
#define SCB_SHCSR_MEMFAULTENA_Msk 522,28069
#define SCB_SHCSR_SVCALLPENDED_Pos 524,28198
#define SCB_SHCSR_SVCALLPENDED_Msk 525,28330
#define SCB_SHCSR_BUSFAULTPENDED_Pos 527,28460
#define SCB_SHCSR_BUSFAULTPENDED_Msk 528,28594
#define SCB_SHCSR_MEMFAULTPENDED_Pos 530,28726
#define SCB_SHCSR_MEMFAULTPENDED_Msk 531,28860
#define SCB_SHCSR_USGFAULTPENDED_Pos 533,28992
#define SCB_SHCSR_USGFAULTPENDED_Msk 534,29126
#define SCB_SHCSR_SYSTICKACT_Pos 536,29258
#define SCB_SHCSR_SYSTICKACT_Msk 537,29388
#define SCB_SHCSR_PENDSVACT_Pos 539,29516
#define SCB_SHCSR_PENDSVACT_Msk 540,29645
#define SCB_SHCSR_MONITORACT_Pos 542,29772
#define SCB_SHCSR_MONITORACT_Msk 543,29902
#define SCB_SHCSR_SVCALLACT_Pos 545,30030
#define SCB_SHCSR_SVCALLACT_Msk 546,30159
#define SCB_SHCSR_USGFAULTACT_Pos 548,30286
#define SCB_SHCSR_USGFAULTACT_Msk 549,30417
#define SCB_SHCSR_BUSFAULTACT_Pos 551,30546
#define SCB_SHCSR_BUSFAULTACT_Msk 552,30677
#define SCB_SHCSR_MEMFAULTACT_Pos 554,30806
#define SCB_SHCSR_MEMFAULTACT_Msk 555,30937
#define SCB_CFSR_USGFAULTSR_Pos 558,31124
#define SCB_CFSR_USGFAULTSR_Msk 559,31270
#define SCB_CFSR_BUSFAULTSR_Pos 561,31414
#define SCB_CFSR_BUSFAULTSR_Msk 562,31558
#define SCB_CFSR_MEMFAULTSR_Pos 564,31700
#define SCB_CFSR_MEMFAULTSR_Msk 565,31854
#define SCB_CFSR_MMARVALID_Pos 568,32094
#define SCB_CFSR_MMARVALID_Msk 569,32230
#define SCB_CFSR_MSTKERR_Pos 571,32364
#define SCB_CFSR_MSTKERR_Msk 572,32498
#define SCB_CFSR_MUNSTKERR_Pos 574,32630
#define SCB_CFSR_MUNSTKERR_Msk 575,32766
#define SCB_CFSR_DACCVIOL_Pos 577,32900
#define SCB_CFSR_DACCVIOL_Msk 578,33035
#define SCB_CFSR_IACCVIOL_Pos 580,33168
#define SCB_CFSR_IACCVIOL_Msk 581,33303
#define SCB_CFSR_BFARVALID_Pos 584,33517
#define SCB_CFSR_BFARVALID_Msk 585,33652
#define SCB_CFSR_STKERR_Pos 587,33785
#define SCB_CFSR_STKERR_Msk 588,33917
#define SCB_CFSR_UNSTKERR_Pos 590,34047
#define SCB_CFSR_UNSTKERR_Msk 591,34181
#define SCB_CFSR_IMPRECISERR_Pos 593,34313
#define SCB_CFSR_IMPRECISERR_Msk 594,34450
#define SCB_CFSR_PRECISERR_Pos 596,34585
#define SCB_CFSR_PRECISERR_Msk 597,34720
#define SCB_CFSR_IBUSERR_Pos 599,34853
#define SCB_CFSR_IBUSERR_Msk 600,34986
#define SCB_CFSR_DIVBYZERO_Pos 603,35200
#define SCB_CFSR_DIVBYZERO_Msk 604,35335
#define SCB_CFSR_UNALIGNED_Pos 606,35468
#define SCB_CFSR_UNALIGNED_Msk 607,35603
#define SCB_CFSR_NOCP_Pos 609,35736
#define SCB_CFSR_NOCP_Msk 610,35866
#define SCB_CFSR_INVPC_Pos 612,35994
#define SCB_CFSR_INVPC_Msk 613,36125
#define SCB_CFSR_INVSTATE_Pos 615,36254
#define SCB_CFSR_INVSTATE_Msk 616,36388
#define SCB_CFSR_UNDEFINSTR_Pos 618,36520
#define SCB_CFSR_UNDEFINSTR_Msk 619,36656
#define SCB_HFSR_DEBUGEVT_Pos 622,36840
#define SCB_HFSR_DEBUGEVT_Msk 623,36967
#define SCB_HFSR_FORCED_Pos 625,37092
#define SCB_HFSR_FORCED_Msk 626,37217
#define SCB_HFSR_VECTTBL_Pos 628,37340
#define SCB_HFSR_VECTTBL_Msk 629,37466
#define SCB_DFSR_EXTERNAL_Pos 632,37641
#define SCB_DFSR_EXTERNAL_Msk 633,37768
#define SCB_DFSR_VCATCH_Pos 635,37893
#define SCB_DFSR_VCATCH_Msk 636,38018
#define SCB_DFSR_DWTTRAP_Pos 638,38141
#define SCB_DFSR_DWTTRAP_Msk 639,38267
#define SCB_DFSR_BKPT_Pos 641,38391
#define SCB_DFSR_BKPT_Msk 642,38514
#define SCB_DFSR_HALTED_Pos 644,38635
#define SCB_DFSR_HALTED_Msk 645,38760
        uint32_t RESERVED0[RESERVED0662,39232
  __IM  uint32_t ICTR;663,39265
  __IOM uint32_t ACTLR;665,39421
        uint32_t RESERVED1[RESERVED1667,39526
} SCnSCB_Type;669,39567
#define SCnSCB_ICTR_INTLINESNUM_Pos 672,39639
#define SCnSCB_ICTR_INTLINESNUM_Msk 673,39762
#define SCnSCB_ACTLR_DISOOFP_Pos 677,39979
#define SCnSCB_ACTLR_DISOOFP_Msk 678,40099
#define SCnSCB_ACTLR_DISFPCA_Pos 680,40217
#define SCnSCB_ACTLR_DISFPCA_Msk 681,40337
#define SCnSCB_ACTLR_DISFOLD_Pos 683,40455
#define SCnSCB_ACTLR_DISFOLD_Msk 684,40575
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 686,40693
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 687,40816
#define SCnSCB_ACTLR_DISMCYCINT_Pos 689,40937
#define SCnSCB_ACTLR_DISMCYCINT_Msk 690,41060
  __IOM uint32_t CTRL;708,41495
  __IOM uint32_t LOAD;709,41602
  __IOM uint32_t VAL;710,41703
  __IM  uint32_t CALIB;711,41805
} SysTick_Type;712,41905
#define SysTick_CTRL_COUNTFLAG_Pos 715,41977
#define SysTick_CTRL_COUNTFLAG_Msk 716,42109
#define SysTick_CTRL_CLKSOURCE_Pos 718,42239
#define SysTick_CTRL_CLKSOURCE_Msk 719,42371
#define SysTick_CTRL_TICKINT_Pos 721,42501
#define SysTick_CTRL_TICKINT_Msk 722,42631
#define SysTick_CTRL_ENABLE_Pos 724,42759
#define SysTick_CTRL_ENABLE_Msk 725,42888
#define SysTick_LOAD_RELOAD_Pos 728,43058
#define SysTick_LOAD_RELOAD_Msk 729,43187
#define SysTick_VAL_CURRENT_Pos 732,43358
#define SysTick_VAL_CURRENT_Msk 733,43487
#define SysTick_CALIB_NOREF_Pos 736,43662
#define SysTick_CALIB_NOREF_Msk 737,43791
#define SysTick_CALIB_SKEW_Pos 739,43918
#define SysTick_CALIB_SKEW_Msk 740,44046
#define SysTick_CALIB_TENMS_Pos 742,44172
#define SysTick_CALIB_TENMS_Msk 743,44301
    __OM  uint8_t    u8;762,44797
    __OM  uint16_t   u16;763,44892
    __OM  uint32_t   u32;764,44988
  }  PORT 765,45084
        uint32_t RESERVED0[RESERVED0766,45183
  __IOM uint32_t TER;767,45218
        uint32_t RESERVED1[RESERVED1768,45315
  __IOM uint32_t TPR;769,45349
        uint32_t RESERVED2[RESERVED2770,45449
  __IOM uint32_t TCR;771,45483
        uint32_t RESERVED3[RESERVED3772,45581
        uint32_t RESERVED4[RESERVED4773,45615
  __OM  uint32_t LAR;774,45649
  __IM  uint32_t LSR;775,45745
        uint32_t RESERVED5[RESERVED5776,45841
  __IM  uint32_t PID4;777,45874
  __IM  uint32_t PID5;778,45987
  __IM  uint32_t PID6;779,46100
  __IM  uint32_t PID7;780,46213
  __IM  uint32_t PID0;781,46326
  __IM  uint32_t PID1;782,46439
  __IM  uint32_t PID2;783,46552
  __IM  uint32_t PID3;784,46665
  __IM  uint32_t CID0;785,46778
  __IM  uint32_t CID1;786,46891
  __IM  uint32_t CID2;787,47004
  __IM  uint32_t CID3;788,47117
} ITM_Type;789,47230
#define ITM_TPR_PRIVMASK_Pos 792,47293
#define ITM_TPR_PRIVMASK_Msk 793,47419
#define ITM_TCR_BUSY_Pos 796,47589
#define ITM_TCR_BUSY_Msk 797,47711
#define ITM_TCR_TraceBusID_Pos 799,47831
#define ITM_TCR_TraceBusID_Msk 800,47954
#define ITM_TCR_GTSFREQ_Pos 802,48075
#define ITM_TCR_GTSFREQ_Msk 803,48219
#define ITM_TCR_TSPrescale_Pos 805,48361
#define ITM_TCR_TSPrescale_Msk 806,48489
#define ITM_TCR_SWOENA_Pos 808,48615
#define ITM_TCR_SWOENA_Msk 809,48739
#define ITM_TCR_DWTENA_Pos 811,48861
#define ITM_TCR_DWTENA_Msk 812,48985
#define ITM_TCR_SYNCENA_Pos 814,49107
#define ITM_TCR_SYNCENA_Msk 815,49232
#define ITM_TCR_TSENA_Pos 817,49355
#define ITM_TCR_TSENA_Msk 818,49478
#define ITM_TCR_ITMENA_Pos 820,49599
#define ITM_TCR_ITMENA_Msk 821,49731
#define ITM_LSR_ByteAcc_Pos 824,49905
#define ITM_LSR_ByteAcc_Msk 825,50030
#define ITM_LSR_Access_Pos 827,50153
#define ITM_LSR_Access_Msk 828,50277
#define ITM_LSR_Present_Pos 830,50399
#define ITM_LSR_Present_Msk 831,50524
  __IOM uint32_t CTRL;848,50979
  __IOM uint32_t CYCCNT;849,51067
  __IOM uint32_t CPICNT;850,51159
  __IOM uint32_t EXCCNT;851,51249
  __IOM uint32_t SLEEPCNT;852,51354
  __IOM uint32_t LSUCNT;853,51446
  __IOM uint32_t FOLDCNT;854,51536
  __IM  uint32_t PCSR;855,51641
  __IOM uint32_t COMP0;856,51744
  __IOM uint32_t MASK0;857,51837
  __IOM uint32_t FUNCTION0;858,51924
        uint32_t RESERVED0[RESERVED0859,52015
  __IOM uint32_t COMP1;860,52048
  __IOM uint32_t MASK1;861,52141
  __IOM uint32_t FUNCTION1;862,52228
        uint32_t RESERVED1[RESERVED1863,52319
  __IOM uint32_t COMP2;864,52352
  __IOM uint32_t MASK2;865,52445
  __IOM uint32_t FUNCTION2;866,52532
        uint32_t RESERVED2[RESERVED2867,52623
  __IOM uint32_t COMP3;868,52656
  __IOM uint32_t MASK3;869,52749
  __IOM uint32_t FUNCTION3;870,52836
} DWT_Type;871,52927
#define DWT_CTRL_NUMCOMP_Pos 874,52982
#define DWT_CTRL_NUMCOMP_Msk 875,53105
#define DWT_CTRL_NOTRCPKT_Pos 877,53226
#define DWT_CTRL_NOTRCPKT_Msk 878,53350
#define DWT_CTRL_NOEXTTRIG_Pos 880,53472
#define DWT_CTRL_NOEXTTRIG_Msk 881,53597
#define DWT_CTRL_NOCYCCNT_Pos 883,53720
#define DWT_CTRL_NOCYCCNT_Msk 884,53844
#define DWT_CTRL_NOPRFCNT_Pos 886,53966
#define DWT_CTRL_NOPRFCNT_Msk 887,54090
#define DWT_CTRL_CYCEVTENA_Pos 889,54212
#define DWT_CTRL_CYCEVTENA_Msk 890,54337
#define DWT_CTRL_FOLDEVTENA_Pos 892,54460
#define DWT_CTRL_FOLDEVTENA_Msk 893,54586
#define DWT_CTRL_LSUEVTENA_Pos 895,54710
#define DWT_CTRL_LSUEVTENA_Msk 896,54835
#define DWT_CTRL_SLEEPEVTENA_Pos 898,54958
#define DWT_CTRL_SLEEPEVTENA_Msk 899,55085
#define DWT_CTRL_EXCEVTENA_Pos 901,55210
#define DWT_CTRL_EXCEVTENA_Msk 902,55335
#define DWT_CTRL_CPIEVTENA_Pos 904,55458
#define DWT_CTRL_CPIEVTENA_Msk 905,55583
#define DWT_CTRL_EXCTRCENA_Pos 907,55706
#define DWT_CTRL_EXCTRCENA_Msk 908,55831
#define DWT_CTRL_PCSAMPLENA_Pos 910,55954
#define DWT_CTRL_PCSAMPLENA_Msk 911,56080
#define DWT_CTRL_SYNCTAP_Pos 913,56204
#define DWT_CTRL_SYNCTAP_Msk 914,56327
#define DWT_CTRL_CYCTAP_Pos 916,56448
#define DWT_CTRL_CYCTAP_Msk 917,56570
#define DWT_CTRL_POSTINIT_Pos 919,56690
#define DWT_CTRL_POSTINIT_Msk 920,56814
#define DWT_CTRL_POSTPRESET_Pos 922,56936
#define DWT_CTRL_POSTPRESET_Msk 923,57062
#define DWT_CTRL_CYCCNTENA_Pos 925,57186
#define DWT_CTRL_CYCCNTENA_Msk 926,57311
#define DWT_CPICNT_CPICNT_Pos 929,57476
#define DWT_CPICNT_CPICNT_Msk 930,57600
#define DWT_EXCCNT_EXCCNT_Pos 933,57779
#define DWT_EXCCNT_EXCCNT_Msk 934,57903
#define DWT_SLEEPCNT_SLEEPCNT_Pos 937,58069
#define DWT_SLEEPCNT_SLEEPCNT_Msk 938,58197
#define DWT_LSUCNT_LSUCNT_Pos 941,58365
#define DWT_LSUCNT_LSUCNT_Msk 942,58489
#define DWT_FOLDCNT_FOLDCNT_Pos 945,58668
#define DWT_FOLDCNT_FOLDCNT_Msk 946,58794
#define DWT_MASK_MASK_Pos 949,58966
#define DWT_MASK_MASK_Msk 950,59086
#define DWT_FUNCTION_MATCHED_Pos 953,59256
#define DWT_FUNCTION_MATCHED_Msk 954,59383
#define DWT_FUNCTION_DATAVADDR1_Pos 956,59508
#define DWT_FUNCTION_DATAVADDR1_Msk 957,59638
#define DWT_FUNCTION_DATAVADDR0_Pos 959,59766
#define DWT_FUNCTION_DATAVADDR0_Msk 960,59896
#define DWT_FUNCTION_DATAVSIZE_Pos 962,60024
#define DWT_FUNCTION_DATAVSIZE_Msk 963,60153
#define DWT_FUNCTION_LNK1ENA_Pos 965,60280
#define DWT_FUNCTION_LNK1ENA_Msk 966,60407
#define DWT_FUNCTION_DATAVMATCH_Pos 968,60532
#define DWT_FUNCTION_DATAVMATCH_Msk 969,60662
#define DWT_FUNCTION_CYCMATCH_Pos 971,60790
#define DWT_FUNCTION_CYCMATCH_Msk 972,60918
#define DWT_FUNCTION_EMITRANGE_Pos 974,61044
#define DWT_FUNCTION_EMITRANGE_Msk 975,61173
#define DWT_FUNCTION_FUNCTION_Pos 977,61300
#define DWT_FUNCTION_FUNCTION_Msk 978,61428
  __IM  uint32_t SSPSR;995,61871
  __IOM uint32_t CSPSR;996,61980
        uint32_t RESERVED0[RESERVED0997,62087
  __IOM uint32_t ACPR;998,62120
        uint32_t RESERVED1[RESERVED1999,62229
  __IOM uint32_t SPPR;1000,62263
        uint32_t RESERVED2[RESERVED21001,62365
  __IM  uint32_t FFSR;1002,62400
  __IOM uint32_t FFCR;1003,62507
  __IM  uint32_t FSCR;1004,62615
        uint32_t RESERVED3[RESERVED31005,62729
  __IM  uint32_t TRIGGER;1006,62764
  __IM  uint32_t FIFO0;1007,62852
  __IM  uint32_t ITATBCTR2;1008,62944
        uint32_t RESERVED4[RESERVED41009,63025
  __IM  uint32_t ITATBCTR0;1010,63058
  __IM  uint32_t FIFO1;1011,63139
  __IOM uint32_t ITCTRL;1012,63231
        uint32_t RESERVED5[RESERVED51013,63327
  __IOM uint32_t CLAIMSET;1014,63361
  __IOM uint32_t CLAIMCLR;1015,63446
        uint32_t RESERVED7[RESERVED71016,63533
  __IM  uint32_t DEVID;1017,63566
  __IM  uint32_t DEVTYPE;1018,63648
} TPI_Type;1019,63732
#define TPI_ACPR_PRESCALER_Pos 1022,63808
#define TPI_ACPR_PRESCALER_Msk 1023,63933
#define TPI_SPPR_TXMODE_Pos 1026,64110
#define TPI_SPPR_TXMODE_Msk 1027,64232
#define TPI_FFSR_FtNonStop_Pos 1030,64411
#define TPI_FFSR_FtNonStop_Msk 1031,64536
#define TPI_FFSR_TCPresent_Pos 1033,64659
#define TPI_FFSR_TCPresent_Msk 1034,64784
#define TPI_FFSR_FtStopped_Pos 1036,64907
#define TPI_FFSR_FtStopped_Msk 1037,65032
#define TPI_FFSR_FlInProg_Pos 1039,65155
#define TPI_FFSR_FlInProg_Msk 1040,65279
#define TPI_FFCR_TrigIn_Pos 1043,65461
#define TPI_FFCR_TrigIn_Msk 1044,65583
#define TPI_FFCR_EnFCont_Pos 1046,65703
#define TPI_FFCR_EnFCont_Msk 1047,65826
#define TPI_TRIGGER_TRIGGER_Pos 1050,65987
#define TPI_TRIGGER_TRIGGER_Msk 1051,66113
#define TPI_FIFO0_ITM_ATVALID_Pos 1054,66298
#define TPI_FIFO0_ITM_ATVALID_Msk 1055,66426
#define TPI_FIFO0_ITM_bytecount_Pos 1057,66552
#define TPI_FIFO0_ITM_bytecount_Msk 1058,66682
#define TPI_FIFO0_ETM_ATVALID_Pos 1060,66810
#define TPI_FIFO0_ETM_ATVALID_Msk 1061,66938
#define TPI_FIFO0_ETM_bytecount_Pos 1063,67064
#define TPI_FIFO0_ETM_bytecount_Msk 1064,67194
#define TPI_FIFO0_ETM2_Pos 1066,67322
#define TPI_FIFO0_ETM2_Msk 1067,67443
#define TPI_FIFO0_ETM1_Pos 1069,67562
#define TPI_FIFO0_ETM1_Msk 1070,67683
#define TPI_FIFO0_ETM0_Pos 1072,67802
#define TPI_FIFO0_ETM0_Msk 1073,67923
#define TPI_ITATBCTR2_ATREADY2_Pos 1076,68084
#define TPI_ITATBCTR2_ATREADY2_Msk 1077,68213
#define TPI_ITATBCTR2_ATREADY1_Pos 1079,68340
#define TPI_ITATBCTR2_ATREADY1_Msk 1080,68469
#define TPI_FIFO1_ITM_ATVALID_Pos 1083,68657
#define TPI_FIFO1_ITM_ATVALID_Msk 1084,68785
#define TPI_FIFO1_ITM_bytecount_Pos 1086,68911
#define TPI_FIFO1_ITM_bytecount_Msk 1087,69041
#define TPI_FIFO1_ETM_ATVALID_Pos 1089,69169
#define TPI_FIFO1_ETM_ATVALID_Msk 1090,69297
#define TPI_FIFO1_ETM_bytecount_Pos 1092,69423
#define TPI_FIFO1_ETM_bytecount_Msk 1093,69553
#define TPI_FIFO1_ITM2_Pos 1095,69681
#define TPI_FIFO1_ITM2_Msk 1096,69802
#define TPI_FIFO1_ITM1_Pos 1098,69921
#define TPI_FIFO1_ITM1_Msk 1099,70042
#define TPI_FIFO1_ITM0_Pos 1101,70161
#define TPI_FIFO1_ITM0_Msk 1102,70282
#define TPI_ITATBCTR0_ATREADY2_Pos 1105,70443
#define TPI_ITATBCTR0_ATREADY2_Msk 1106,70572
#define TPI_ITATBCTR0_ATREADY1_Pos 1108,70699
#define TPI_ITATBCTR0_ATREADY1_Msk 1109,70828
#define TPI_ITCTRL_Mode_Pos 1112,71012
#define TPI_ITCTRL_Mode_Msk 1113,71134
#define TPI_DEVID_NRZVALID_Pos 1116,71292
#define TPI_DEVID_NRZVALID_Msk 1117,71417
#define TPI_DEVID_MANCVALID_Pos 1119,71540
#define TPI_DEVID_MANCVALID_Msk 1120,71666
#define TPI_DEVID_PTINVALID_Pos 1122,71790
#define TPI_DEVID_PTINVALID_Msk 1123,71916
#define TPI_DEVID_MinBufSz_Pos 1125,72040
#define TPI_DEVID_MinBufSz_Msk 1126,72165
#define TPI_DEVID_AsynClkIn_Pos 1128,72288
#define TPI_DEVID_AsynClkIn_Msk 1129,72414
#define TPI_DEVID_NrTraceInput_Pos 1131,72538
#define TPI_DEVID_NrTraceInput_Msk 1132,72667
#define TPI_DEVTYPE_SubType_Pos 1135,72834
#define TPI_DEVTYPE_SubType_Msk 1136,72960
#define TPI_DEVTYPE_MajorType_Pos 1138,73084
#define TPI_DEVTYPE_MajorType_Msk 1139,73212
  __IM  uint32_t TYPE;1157,73706
  __IOM uint32_t CTRL;1158,73795
  __IOM uint32_t RNR;1159,73887
  __IOM uint32_t RBAR;1160,73985
  __IOM uint32_t RASR;1161,74089
  __IOM uint32_t RBAR_A1;1162,74199
  __IOM uint32_t RASR_A1;1163,74311
  __IOM uint32_t RBAR_A2;1164,74429
  __IOM uint32_t RASR_A2;1165,74541
  __IOM uint32_t RBAR_A3;1166,74659
  __IOM uint32_t RASR_A3;1167,74771
} MPU_Type;1168,74889
#define MPU_TYPE_RALIASES 1170,74904
#define MPU_TYPE_IREGION_Pos 1173,74990
#define MPU_TYPE_IREGION_Msk 1174,75116
#define MPU_TYPE_DREGION_Pos 1176,75240
#define MPU_TYPE_DREGION_Msk 1177,75366
#define MPU_TYPE_SEPARATE_Pos 1179,75490
#define MPU_TYPE_SEPARATE_Msk 1180,75617
#define MPU_CTRL_PRIVDEFENA_Pos 1183,75782
#define MPU_CTRL_PRIVDEFENA_Msk 1184,75911
#define MPU_CTRL_HFNMIENA_Pos 1186,76038
#define MPU_CTRL_HFNMIENA_Msk 1187,76165
#define MPU_CTRL_ENABLE_Pos 1189,76290
#define MPU_CTRL_ENABLE_Msk 1190,76415
#define MPU_RNR_REGION_Pos 1193,76584
#define MPU_RNR_REGION_Msk 1194,76708
#define MPU_RBAR_ADDR_Pos 1197,76882
#define MPU_RBAR_ADDR_Msk 1198,77005
#define MPU_RBAR_VALID_Pos 1200,77126
#define MPU_RBAR_VALID_Msk 1201,77250
#define MPU_RBAR_REGION_Pos 1203,77372
#define MPU_RBAR_REGION_Msk 1204,77497
#define MPU_RASR_ATTRS_Pos 1207,77678
#define MPU_RASR_ATTRS_Msk 1208,77823
#define MPU_RASR_XN_Pos 1210,77966
#define MPU_RASR_XN_Msk 1211,78093
#define MPU_RASR_AP_Pos 1213,78218
#define MPU_RASR_AP_Msk 1214,78345
#define MPU_RASR_TEX_Pos 1216,78470
#define MPU_RASR_TEX_Msk 1217,78598
#define MPU_RASR_S_Pos 1219,78724
#define MPU_RASR_S_Msk 1220,78850
#define MPU_RASR_C_Pos 1222,78974
#define MPU_RASR_C_Msk 1223,79100
#define MPU_RASR_B_Pos 1225,79224
#define MPU_RASR_B_Msk 1226,79350
#define MPU_RASR_SRD_Pos 1228,79474
#define MPU_RASR_SRD_Msk 1229,79611
#define MPU_RASR_SIZE_Pos 1231,79746
#define MPU_RASR_SIZE_Msk 1232,79882
#define MPU_RASR_ENABLE_Pos 1234,80016
#define MPU_RASR_ENABLE_Msk 1235,80152
  __IOM uint32_t DHCSR;1253,80618
  __OM  uint32_t DCRSR;1254,80731
  __IOM uint32_t DCRDR;1255,80840
  __IOM uint32_t DEMCR;1256,80945
} CoreDebug_Type;1257,81061
#define CoreDebug_DHCSR_DBGKEY_Pos 1260,81143
#define CoreDebug_DHCSR_DBGKEY_Msk 1261,81275
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1263,81405
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1264,81541
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1266,81675
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1267,81812
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1269,81947
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1270,82081
#define CoreDebug_DHCSR_S_SLEEP_Pos 1272,82213
#define CoreDebug_DHCSR_S_SLEEP_Msk 1273,82346
#define CoreDebug_DHCSR_S_HALT_Pos 1275,82477
#define CoreDebug_DHCSR_S_HALT_Msk 1276,82609
#define CoreDebug_DHCSR_S_REGRDY_Pos 1278,82739
#define CoreDebug_DHCSR_S_REGRDY_Msk 1279,82873
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1281,83005
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1282,83142
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1284,83277
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1285,83413
#define CoreDebug_DHCSR_C_STEP_Pos 1287,83547
#define CoreDebug_DHCSR_C_STEP_Msk 1288,83679
#define CoreDebug_DHCSR_C_HALT_Pos 1290,83809
#define CoreDebug_DHCSR_C_HALT_Msk 1291,83941
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1293,84071
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1294,84206
#define CoreDebug_DCRSR_REGWnR_Pos 1297,84396
#define CoreDebug_DCRSR_REGWnR_Msk 1298,84528
#define CoreDebug_DCRSR_REGSEL_Pos 1300,84658
#define CoreDebug_DCRSR_REGSEL_Msk 1301,84790
#define CoreDebug_DEMCR_TRCENA_Pos 1304,84984
#define CoreDebug_DEMCR_TRCENA_Msk 1305,85116
#define CoreDebug_DEMCR_MON_REQ_Pos 1307,85246
#define CoreDebug_DEMCR_MON_REQ_Msk 1308,85379
#define CoreDebug_DEMCR_MON_STEP_Pos 1310,85510
#define CoreDebug_DEMCR_MON_STEP_Msk 1311,85644
#define CoreDebug_DEMCR_MON_PEND_Pos 1313,85776
#define CoreDebug_DEMCR_MON_PEND_Msk 1314,85910
#define CoreDebug_DEMCR_MON_EN_Pos 1316,86042
#define CoreDebug_DEMCR_MON_EN_Msk 1317,86174
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1319,86304
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1320,86440
#define CoreDebug_DEMCR_VC_INTERR_Pos 1322,86574
#define CoreDebug_DEMCR_VC_INTERR_Msk 1323,86709
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1325,86842
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1326,86977
#define CoreDebug_DEMCR_VC_STATERR_Pos 1328,87110
#define CoreDebug_DEMCR_VC_STATERR_Msk 1329,87246
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1331,87380
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1332,87515
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1334,87648
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1335,87784
#define CoreDebug_DEMCR_VC_MMERR_Pos 1337,87918
#define CoreDebug_DEMCR_VC_MMERR_Msk 1338,88052
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1340,88184
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1341,88322
#define _VAL2FLD(1359,88983
#define _FLD2VAL(1367,89361
#define SCS_BASE 1380,89714
#define ITM_BASE 1381,89827
#define DWT_BASE 1382,89923
#define TPI_BASE 1383,90019
#define CoreDebug_BASE 1384,90115
#define SysTick_BASE 1385,90218
#define NVIC_BASE 1386,90318
#define SCB_BASE 1387,90415
#define SCnSCB 1389,90530
#define SCB 1390,90644
#define SysTick 1391,90748
#define NVIC 1392,90856
#define ITM 1393,90961
#define DWT 1394,91065
#define TPI 1395,91169
#define CoreDebug 1396,91273
  #define MPU_BASE 1399,91440
  #define MPU 1400,91542
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 1431,92471
  #define NVIC_SetPriorityGrouping 1435,92598
  #define NVIC_GetPriorityGrouping 1436,92664
  #define NVIC_EnableIRQ 1437,92730
  #define NVIC_GetEnableIRQ 1438,92786
  #define NVIC_DisableIRQ 1439,92845
  #define NVIC_GetPendingIRQ 1440,92902
  #define NVIC_SetPendingIRQ 1441,92962
  #define NVIC_ClearPendingIRQ 1442,93022
  #define NVIC_GetActive 1443,93084
  #define NVIC_SetPriority 1444,93140
  #define NVIC_GetPriority 1445,93198
  #define NVIC_SystemReset 1446,93256
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 1451,93422
  #define NVIC_SetVector 1455,93555
  #define NVIC_GetVector 1456,93611
#define NVIC_USER_IRQ_OFFSET 1459,93707
#define EXC_RETURN_HANDLER 1463,93828
#define EXC_RETURN_THREAD_MSP 1464,93965
#define EXC_RETURN_THREAD_PSP 1465,94102
__STATIC_INLINE void __NVIC_SetPriorityGrouping(1477,94736
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(1496,95693
__STATIC_INLINE void __NVIC_EnableIRQ(1508,96071
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(1527,96669
__STATIC_INLINE void __NVIC_DisableIRQ(1546,97163
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(1565,97763
__STATIC_INLINE void __NVIC_SetPendingIRQ(1584,98273
__STATIC_INLINE void __NVIC_ClearPendingIRQ(1599,98715
__STATIC_INLINE uint32_t __NVIC_GetActive(1616,99284
__STATIC_INLINE void __NVIC_SetPriority(1638,99989
__STATIC_INLINE uint32_t __NVIC_GetPriority(1660,100841
__STATIC_INLINE uint32_t NVIC_EncodePriority 1685,101821
__STATIC_INLINE void NVIC_DecodePriority 1712,103333
__STATIC_INLINE void __NVIC_SetVector(1735,104638
__STATIC_INLINE uint32_t __NVIC_GetVector(1751,105288
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(1762,105558
__STATIC_INLINE uint32_t SCB_GetFPUType(1805,106980
__STATIC_INLINE uint32_t SysTick_Config(1836,108102
#define                 ITM_RXBUFFER_EMPTY 1867,109406
__STATIC_INLINE uint32_t ITM_SendChar 1878,109948
__STATIC_INLINE int32_t ITM_ReceiveChar 1899,110506
__STATIC_INLINE int32_t ITM_CheckChar 1919,111043

Drivers/CMSIS/Include/core_cm33.h,52346
#define __CORE_CM33_H_GENERIC34,1415
#define __CM33_CMSIS_VERSION_MAIN 68,2396
#define __CM33_CMSIS_VERSION_SUB 69,2527
#define __CM33_CMSIS_VERSION 70,2657
#define __CORTEX_M 73,2860
      #define __FPU_USED 81,3251
      #define __FPU_USED 84,3399
    #define __FPU_USED 87,3455
      #define __DSP_USED 92,3624
      #define __DSP_USED 95,3788
    #define __DSP_USED 98,3846
      #define __FPU_USED 104,4042
      #define __FPU_USED 107,4192
    #define __FPU_USED 110,4248
      #define __DSP_USED 115,4417
      #define __DSP_USED 118,4581
    #define __DSP_USED 121,4639
      #define __FPU_USED 127,4824
      #define __FPU_USED 130,4972
    #define __FPU_USED 133,5028
      #define __DSP_USED 138,5197
      #define __DSP_USED 141,5361
    #define __DSP_USED 144,5419
      #define __FPU_USED 150,5582
      #define __FPU_USED 153,5730
    #define __FPU_USED 156,5786
      #define __DSP_USED 161,5955
      #define __DSP_USED 164,6119
    #define __DSP_USED 167,6177
      #define __FPU_USED 173,6348
      #define __FPU_USED 176,6496
    #define __FPU_USED 179,6552
      #define __FPU_USED 185,6717
      #define __FPU_USED 188,6865
    #define __FPU_USED 191,6921
      #define __FPU_USED 197,7082
      #define __FPU_USED 200,7230
    #define __FPU_USED 203,7286
#define __CORE_CM33_H_DEPENDANT220,7559
    #define __CM33_REV 229,7742
    #define __FPU_PRESENT 234,7903
    #define __MPU_PRESENT 239,8062
    #define __SAUREGION_PRESENT 244,8227
    #define __DSP_PRESENT 249,8392
    #define __VTOR_PRESENT 254,8552
    #define __NVIC_PRIO_BITS 259,8716
    #define __Vendor_SysTickConfig 264,8887
  #define   __I 278,9371
  #define   __I 280,9460
#define     __O 282,9550
#define     __IO 283,9633
#define     __IM 286,9782
#define     __OM 287,9880
#define     __IOM 288,9979
    uint32_t _reserved0:_reserved0325,10968
    uint32_t GE:GE326,11040
    uint32_t _reserved1:_reserved1327,11131
    uint32_t Q:Q328,11203
    uint32_t V:V329,11292
    uint32_t C:C330,11384
    uint32_t Z:Z331,11473
    uint32_t N:N332,11561
  } b;333,11653
  uint32_t w;334,11734
} APSR_Type;335,11815
#define APSR_N_Pos 338,11864
#define APSR_N_Msk 339,11980
#define APSR_Z_Pos 341,12094
#define APSR_Z_Msk 342,12210
#define APSR_C_Pos 344,12324
#define APSR_C_Msk 345,12440
#define APSR_V_Pos 347,12554
#define APSR_V_Msk 348,12670
#define APSR_Q_Pos 350,12784
#define APSR_Q_Msk 351,12900
#define APSR_GE_Pos 353,13014
#define APSR_GE_Msk 354,13131
    uint32_t ISR:ISR364,13369
    uint32_t _reserved0:_reserved0365,13449
  } b;366,13521
  uint32_t w;367,13602
} IPSR_Type;368,13683
#define IPSR_ISR_Pos 371,13732
#define IPSR_ISR_Msk 372,13850
    uint32_t ISR:ISR382,14096
    uint32_t _reserved0:_reserved0383,14176
    uint32_t GE:GE384,14248
    uint32_t _reserved1:_reserved1385,14339
    uint32_t T:T386,14411
    uint32_t IT:IT387,14500
    uint32_t Q:Q388,14589
    uint32_t V:V389,14678
    uint32_t C:C390,14770
    uint32_t Z:Z391,14859
    uint32_t N:N392,14947
  } b;393,15039
  uint32_t w;394,15120
} xPSR_Type;395,15201
#define xPSR_N_Pos 398,15250
#define xPSR_N_Msk 399,15366
#define xPSR_Z_Pos 401,15480
#define xPSR_Z_Msk 402,15596
#define xPSR_C_Pos 404,15710
#define xPSR_C_Msk 405,15826
#define xPSR_V_Pos 407,15940
#define xPSR_V_Msk 408,16056
#define xPSR_Q_Pos 410,16170
#define xPSR_Q_Msk 411,16286
#define xPSR_IT_Pos 413,16400
#define xPSR_IT_Msk 414,16517
#define xPSR_T_Pos 416,16632
#define xPSR_T_Msk 417,16748
#define xPSR_GE_Pos 419,16862
#define xPSR_GE_Msk 420,16979
#define xPSR_ISR_Pos 422,17094
#define xPSR_ISR_Msk 423,17212
    uint32_t nPRIV:nPRIV433,17438
    uint32_t SPSEL:SPSEL434,17536
    uint32_t FPCA:FPCA435,17620
    uint32_t SFPA:SFPA436,17713
    uint32_t _reserved1:_reserved1437,17805
  } b;438,17877
  uint32_t w;439,17958
} CONTROL_Type;440,18039
#define CONTROL_SFPA_Pos 443,18094
#define CONTROL_SFPA_Msk 444,18216
#define CONTROL_FPCA_Pos 446,18336
#define CONTROL_FPCA_Msk 447,18458
#define CONTROL_SPSEL_Pos 449,18578
#define CONTROL_SPSEL_Msk 450,18701
#define CONTROL_nPRIV_Pos 452,18822
#define CONTROL_nPRIV_Msk 453,18945
  __IOM uint32_t ISER[ISER470,19396
        uint32_t RESERVED0[RESERVED0471,19497
  __IOM uint32_t ICER[ICER472,19531
        uint32_t RSERVED1[RSERVED1473,19634
  __IOM uint32_t ISPR[ISPR474,19667
        uint32_t RESERVED2[RESERVED2475,19769
  __IOM uint32_t ICPR[ICPR476,19803
        uint32_t RESERVED3[RESERVED3477,19907
  __IOM uint32_t IABR[IABR478,19941
        uint32_t RESERVED4[RESERVED4479,20042
  __IOM uint32_t ITNS[ITNS480,20076
        uint32_t RESERVED5[RESERVED5481,20183
  __IOM uint8_t  IPR[IPR482,20217
        uint32_t RESERVED6[RESERVED6483,20328
  __OM  uint32_t STIR;484,20363
}  NVIC_Type;485,20470
#define NVIC_STIR_INTID_Pos 488,20544
#define NVIC_STIR_INTID_Msk 489,20667
  __IM  uint32_t CPUID;506,21096
  __IOM uint32_t ICSR;507,21187
  __IOM uint32_t VTOR;508,21295
  __IOM uint32_t AIRCR;509,21395
  __IOM uint32_t SCR;510,21515
  __IOM uint32_t CCR;511,21610
  __IOM uint8_t  SHPR[SHPR512,21712
  __IOM uint32_t SHCSR;513,21837
  __IOM uint32_t CFSR;514,21950
  __IOM uint32_t HFSR;515,22056
  __IOM uint32_t DFSR;516,22153
  __IOM uint32_t MMFAR;517,22252
  __IOM uint32_t BFAR;518,22356
  __IOM uint32_t AFSR;519,22453
  __IM  uint32_t ID_PFR[ID_PFR520,22556
  __IM  uint32_t ID_DFR;521,22654
  __IM  uint32_t ID_AFR;522,22748
  __IM  uint32_t ID_MMFR[ID_MMFR523,22846
  __IM  uint32_t ID_ISAR[ID_ISAR524,22947
  __IM  uint32_t CLIDR;525,23054
  __IM  uint32_t CTR;526,23149
  __IM  uint32_t CCSIDR;527,23240
  __IOM uint32_t CSSELR;528,23334
  __IOM uint32_t CPACR;529,23435
  __IOM uint32_t NSACR;530,23542
        uint32_t RESERVED7[RESERVED7531,23648
  __IOM uint32_t SFSR;532,23682
  __IOM uint32_t SFAR;533,23782
        uint32_t RESERVED3[RESERVED3534,23883
  __OM  uint32_t STIR;535,23917
        uint32_t RESERVED4[RESERVED4536,24026
  __IM  uint32_t MVFR0;537,24060
  __IM  uint32_t MVFR1;538,24164
  __IM  uint32_t MVFR2;539,24268
        uint32_t RESERVED5[RESERVED5540,24372
  __OM  uint32_t ICIALLU;541,24405
        uint32_t RESERVED6[RESERVED6542,24506
  __OM  uint32_t ICIMVAU;543,24539
  __OM  uint32_t DCIMVAC;544,24643
  __OM  uint32_t DCISW;545,24747
  __OM  uint32_t DCCMVAU;546,24848
  __OM  uint32_t DCCMVAC;547,24947
  __OM  uint32_t DCCSW;548,25046
  __OM  uint32_t DCCIMVAC;549,25142
  __OM  uint32_t DCCISW;550,25256
  __OM  uint32_t BPIALL;551,25367
} SCB_Type;552,25470
#define SCB_CPUID_IMPLEMENTER_Pos 555,25523
#define SCB_CPUID_IMPLEMENTER_Msk 556,25654
#define SCB_CPUID_VARIANT_Pos 558,25783
#define SCB_CPUID_VARIANT_Msk 559,25910
#define SCB_CPUID_ARCHITECTURE_Pos 561,26035
#define SCB_CPUID_ARCHITECTURE_Msk 562,26167
#define SCB_CPUID_PARTNO_Pos 564,26297
#define SCB_CPUID_PARTNO_Msk 565,26423
#define SCB_CPUID_REVISION_Pos 567,26547
#define SCB_CPUID_REVISION_Msk 568,26675
#define SCB_ICSR_PENDNMISET_Pos 571,26857
#define SCB_ICSR_PENDNMISET_Msk 572,26986
#define SCB_ICSR_NMIPENDSET_Pos 574,27113
#define SCB_ICSR_NMIPENDSET_Msk 575,27266
#define SCB_ICSR_PENDNMICLR_Pos 577,27417
#define SCB_ICSR_PENDNMICLR_Msk 578,27546
#define SCB_ICSR_PENDSVSET_Pos 580,27673
#define SCB_ICSR_PENDSVSET_Msk 581,27801
#define SCB_ICSR_PENDSVCLR_Pos 583,27927
#define SCB_ICSR_PENDSVCLR_Msk 584,28055
#define SCB_ICSR_PENDSTSET_Pos 586,28181
#define SCB_ICSR_PENDSTSET_Msk 587,28309
#define SCB_ICSR_PENDSTCLR_Pos 589,28435
#define SCB_ICSR_PENDSTCLR_Msk 590,28563
#define SCB_ICSR_STTNS_Pos 592,28689
#define SCB_ICSR_STTNS_Msk 593,28834
#define SCB_ICSR_ISRPREEMPT_Pos 595,28977
#define SCB_ICSR_ISRPREEMPT_Msk 596,29106
#define SCB_ICSR_ISRPENDING_Pos 598,29233
#define SCB_ICSR_ISRPENDING_Msk 599,29362
#define SCB_ICSR_VECTPENDING_Pos 601,29489
#define SCB_ICSR_VECTPENDING_Msk 602,29619
#define SCB_ICSR_RETTOBASE_Pos 604,29747
#define SCB_ICSR_RETTOBASE_Msk 605,29875
#define SCB_ICSR_VECTACTIVE_Pos 607,30001
#define SCB_ICSR_VECTACTIVE_Msk 608,30130
#define SCB_VTOR_TBLOFF_Pos 611,30309
#define SCB_VTOR_TBLOFF_Msk 612,30434
#define SCB_AIRCR_VECTKEY_Pos 615,30629
#define SCB_AIRCR_VECTKEY_Msk 616,30756
#define SCB_AIRCR_VECTKEYSTAT_Pos 618,30881
#define SCB_AIRCR_VECTKEYSTAT_Msk 619,31012
#define SCB_AIRCR_ENDIANESS_Pos 621,31141
#define SCB_AIRCR_ENDIANESS_Msk 622,31270
#define SCB_AIRCR_PRIS_Pos 624,31397
#define SCB_AIRCR_PRIS_Msk 625,31521
#define SCB_AIRCR_BFHFNMINS_Pos 627,31643
#define SCB_AIRCR_BFHFNMINS_Msk 628,31772
#define SCB_AIRCR_PRIGROUP_Pos 630,31899
#define SCB_AIRCR_PRIGROUP_Msk 631,32027
#define SCB_AIRCR_SYSRESETREQS_Pos 633,32153
#define SCB_AIRCR_SYSRESETREQS_Msk 634,32285
#define SCB_AIRCR_SYSRESETREQ_Pos 636,32415
#define SCB_AIRCR_SYSRESETREQ_Msk 637,32546
#define SCB_AIRCR_VECTCLRACTIVE_Pos 639,32675
#define SCB_AIRCR_VECTCLRACTIVE_Msk 640,32808
#define SCB_SCR_SEVONPEND_Pos 643,32986
#define SCB_SCR_SEVONPEND_Msk 644,33113
#define SCB_SCR_SLEEPDEEPS_Pos 646,33238
#define SCB_SCR_SLEEPDEEPS_Msk 647,33366
#define SCB_SCR_SLEEPDEEP_Pos 649,33492
#define SCB_SCR_SLEEPDEEP_Msk 650,33619
#define SCB_SCR_SLEEPONEXIT_Pos 652,33744
#define SCB_SCR_SLEEPONEXIT_Msk 653,33873
#define SCB_CCR_BP_Pos 656,34054
#define SCB_CCR_BP_Msk 657,34174
#define SCB_CCR_IC_Pos 659,34292
#define SCB_CCR_IC_Msk 660,34412
#define SCB_CCR_DC_Pos 662,34530
#define SCB_CCR_DC_Msk 663,34650
#define SCB_CCR_STKOFHFNMIGN_Pos 665,34768
#define SCB_CCR_STKOFHFNMIGN_Msk 666,34898
#define SCB_CCR_BFHFNMIGN_Pos 668,35026
#define SCB_CCR_BFHFNMIGN_Msk 669,35153
#define SCB_CCR_DIV_0_TRP_Pos 671,35278
#define SCB_CCR_DIV_0_TRP_Msk 672,35405
#define SCB_CCR_UNALIGN_TRP_Pos 674,35530
#define SCB_CCR_UNALIGN_TRP_Msk 675,35659
#define SCB_CCR_USERSETMPEND_Pos 677,35786
#define SCB_CCR_USERSETMPEND_Msk 678,35916
#define SCB_SHCSR_HARDFAULTPENDED_Pos 681,36109
#define SCB_SHCSR_HARDFAULTPENDED_Msk 682,36244
#define SCB_SHCSR_SECUREFAULTPENDED_Pos 684,36377
#define SCB_SHCSR_SECUREFAULTPENDED_Msk 685,36514
#define SCB_SHCSR_SECUREFAULTENA_Pos 687,36649
#define SCB_SHCSR_SECUREFAULTENA_Msk 688,36783
#define SCB_SHCSR_USGFAULTENA_Pos 690,36915
#define SCB_SHCSR_USGFAULTENA_Msk 691,37046
#define SCB_SHCSR_BUSFAULTENA_Pos 693,37175
#define SCB_SHCSR_BUSFAULTENA_Msk 694,37306
#define SCB_SHCSR_MEMFAULTENA_Pos 696,37435
#define SCB_SHCSR_MEMFAULTENA_Msk 697,37566
#define SCB_SHCSR_SVCALLPENDED_Pos 699,37695
#define SCB_SHCSR_SVCALLPENDED_Msk 700,37827
#define SCB_SHCSR_BUSFAULTPENDED_Pos 702,37957
#define SCB_SHCSR_BUSFAULTPENDED_Msk 703,38091
#define SCB_SHCSR_MEMFAULTPENDED_Pos 705,38223
#define SCB_SHCSR_MEMFAULTPENDED_Msk 706,38357
#define SCB_SHCSR_USGFAULTPENDED_Pos 708,38489
#define SCB_SHCSR_USGFAULTPENDED_Msk 709,38623
#define SCB_SHCSR_SYSTICKACT_Pos 711,38755
#define SCB_SHCSR_SYSTICKACT_Msk 712,38885
#define SCB_SHCSR_PENDSVACT_Pos 714,39013
#define SCB_SHCSR_PENDSVACT_Msk 715,39142
#define SCB_SHCSR_MONITORACT_Pos 717,39269
#define SCB_SHCSR_MONITORACT_Msk 718,39399
#define SCB_SHCSR_SVCALLACT_Pos 720,39527
#define SCB_SHCSR_SVCALLACT_Msk 721,39656
#define SCB_SHCSR_NMIACT_Pos 723,39783
#define SCB_SHCSR_NMIACT_Msk 724,39909
#define SCB_SHCSR_SECUREFAULTACT_Pos 726,40033
#define SCB_SHCSR_SECUREFAULTACT_Msk 727,40167
#define SCB_SHCSR_USGFAULTACT_Pos 729,40299
#define SCB_SHCSR_USGFAULTACT_Msk 730,40430
#define SCB_SHCSR_HARDFAULTACT_Pos 732,40559
#define SCB_SHCSR_HARDFAULTACT_Msk 733,40691
#define SCB_SHCSR_BUSFAULTACT_Pos 735,40821
#define SCB_SHCSR_BUSFAULTACT_Msk 736,40952
#define SCB_SHCSR_MEMFAULTACT_Pos 738,41081
#define SCB_SHCSR_MEMFAULTACT_Msk 739,41212
#define SCB_CFSR_USGFAULTSR_Pos 742,41399
#define SCB_CFSR_USGFAULTSR_Msk 743,41545
#define SCB_CFSR_BUSFAULTSR_Pos 745,41689
#define SCB_CFSR_BUSFAULTSR_Msk 746,41833
#define SCB_CFSR_MEMFAULTSR_Pos 748,41975
#define SCB_CFSR_MEMFAULTSR_Msk 749,42129
#define SCB_CFSR_MMARVALID_Pos 752,42369
#define SCB_CFSR_MMARVALID_Msk 753,42505
#define SCB_CFSR_MLSPERR_Pos 755,42639
#define SCB_CFSR_MLSPERR_Msk 756,42773
#define SCB_CFSR_MSTKERR_Pos 758,42905
#define SCB_CFSR_MSTKERR_Msk 759,43039
#define SCB_CFSR_MUNSTKERR_Pos 761,43171
#define SCB_CFSR_MUNSTKERR_Msk 762,43307
#define SCB_CFSR_DACCVIOL_Pos 764,43441
#define SCB_CFSR_DACCVIOL_Msk 765,43576
#define SCB_CFSR_IACCVIOL_Pos 767,43709
#define SCB_CFSR_IACCVIOL_Msk 768,43844
#define SCB_CFSR_BFARVALID_Pos 771,44058
#define SCB_CFSR_BFARVALID_Msk 772,44193
#define SCB_CFSR_LSPERR_Pos 774,44326
#define SCB_CFSR_LSPERR_Msk 775,44458
#define SCB_CFSR_STKERR_Pos 777,44588
#define SCB_CFSR_STKERR_Msk 778,44720
#define SCB_CFSR_UNSTKERR_Pos 780,44850
#define SCB_CFSR_UNSTKERR_Msk 781,44984
#define SCB_CFSR_IMPRECISERR_Pos 783,45116
#define SCB_CFSR_IMPRECISERR_Msk 784,45253
#define SCB_CFSR_PRECISERR_Pos 786,45388
#define SCB_CFSR_PRECISERR_Msk 787,45523
#define SCB_CFSR_IBUSERR_Pos 789,45656
#define SCB_CFSR_IBUSERR_Msk 790,45789
#define SCB_CFSR_DIVBYZERO_Pos 793,46003
#define SCB_CFSR_DIVBYZERO_Msk 794,46138
#define SCB_CFSR_UNALIGNED_Pos 796,46271
#define SCB_CFSR_UNALIGNED_Msk 797,46406
#define SCB_CFSR_STKOF_Pos 799,46539
#define SCB_CFSR_STKOF_Msk 800,46670
#define SCB_CFSR_NOCP_Pos 802,46799
#define SCB_CFSR_NOCP_Msk 803,46929
#define SCB_CFSR_INVPC_Pos 805,47057
#define SCB_CFSR_INVPC_Msk 806,47188
#define SCB_CFSR_INVSTATE_Pos 808,47317
#define SCB_CFSR_INVSTATE_Msk 809,47451
#define SCB_CFSR_UNDEFINSTR_Pos 811,47583
#define SCB_CFSR_UNDEFINSTR_Msk 812,47719
#define SCB_HFSR_DEBUGEVT_Pos 815,47903
#define SCB_HFSR_DEBUGEVT_Msk 816,48030
#define SCB_HFSR_FORCED_Pos 818,48155
#define SCB_HFSR_FORCED_Msk 819,48280
#define SCB_HFSR_VECTTBL_Pos 821,48403
#define SCB_HFSR_VECTTBL_Msk 822,48529
#define SCB_DFSR_EXTERNAL_Pos 825,48704
#define SCB_DFSR_EXTERNAL_Msk 826,48831
#define SCB_DFSR_VCATCH_Pos 828,48956
#define SCB_DFSR_VCATCH_Msk 829,49081
#define SCB_DFSR_DWTTRAP_Pos 831,49204
#define SCB_DFSR_DWTTRAP_Msk 832,49330
#define SCB_DFSR_BKPT_Pos 834,49454
#define SCB_DFSR_BKPT_Msk 835,49577
#define SCB_DFSR_HALTED_Pos 837,49698
#define SCB_DFSR_HALTED_Msk 838,49823
#define SCB_NSACR_CP11_Pos 841,50004
#define SCB_NSACR_CP11_Msk 842,50128
#define SCB_NSACR_CP10_Pos 844,50250
#define SCB_NSACR_CP10_Msk 845,50374
#define SCB_NSACR_CPn_Pos 847,50496
#define SCB_NSACR_CPn_Msk 848,50619
#define SCB_CLIDR_LOUU_Pos 851,50787
#define SCB_CLIDR_LOUU_Msk 852,50911
#define SCB_CLIDR_LOC_Pos 854,51033
#define SCB_CLIDR_LOC_Msk 855,51156
#define SCB_CTR_FORMAT_Pos 858,51320
#define SCB_CTR_FORMAT_Msk 859,51444
#define SCB_CTR_CWG_Pos 861,51566
#define SCB_CTR_CWG_Msk 862,51687
#define SCB_CTR_ERG_Pos 864,51806
#define SCB_CTR_ERG_Msk 865,51927
#define SCB_CTR_DMINLINE_Pos 867,52046
#define SCB_CTR_DMINLINE_Msk 868,52172
#define SCB_CTR_IMINLINE_Pos 870,52296
#define SCB_CTR_IMINLINE_Msk 871,52422
#define SCB_CCSIDR_WT_Pos 874,52592
#define SCB_CCSIDR_WT_Msk 875,52715
#define SCB_CCSIDR_WB_Pos 877,52836
#define SCB_CCSIDR_WB_Msk 878,52959
#define SCB_CCSIDR_RA_Pos 880,53080
#define SCB_CCSIDR_RA_Msk 881,53203
#define SCB_CCSIDR_WA_Pos 883,53324
#define SCB_CCSIDR_WA_Msk 884,53447
#define SCB_CCSIDR_NUMSETS_Pos 886,53568
#define SCB_CCSIDR_NUMSETS_Msk 887,53696
#define SCB_CCSIDR_ASSOCIATIVITY_Pos 889,53822
#define SCB_CCSIDR_ASSOCIATIVITY_Msk 890,53956
#define SCB_CCSIDR_LINESIZE_Pos 892,54088
#define SCB_CCSIDR_LINESIZE_Msk 893,54217
#define SCB_CSSELR_LEVEL_Pos 896,54397
#define SCB_CSSELR_LEVEL_Msk 897,54523
#define SCB_CSSELR_IND_Pos 899,54647
#define SCB_CSSELR_IND_Msk 900,54771
#define SCB_STIR_INTID_Pos 903,54954
#define SCB_STIR_INTID_Msk 904,55078
#define SCB_DCISW_WAY_Pos 907,55262
#define SCB_DCISW_WAY_Msk 908,55385
#define SCB_DCISW_SET_Pos 910,55506
#define SCB_DCISW_SET_Msk 911,55629
#define SCB_DCCSW_WAY_Pos 914,55807
#define SCB_DCCSW_WAY_Msk 915,55930
#define SCB_DCCSW_SET_Pos 917,56051
#define SCB_DCCSW_SET_Msk 918,56174
#define SCB_DCCISW_WAY_Pos 921,56367
#define SCB_DCCISW_WAY_Msk 922,56491
#define SCB_DCCISW_SET_Pos 924,56613
#define SCB_DCCISW_SET_Msk 925,56737
        uint32_t RESERVED0[RESERVED0942,57208
  __IM  uint32_t ICTR;943,57241
  __IOM uint32_t ACTLR;944,57347
  __IOM uint32_t CPPWR;945,57445
} SCnSCB_Type;946,57552
#define SCnSCB_ICTR_INTLINESNUM_Pos 949,57624
#define SCnSCB_ICTR_INTLINESNUM_Msk 950,57747
  __IOM uint32_t CTRL;967,58174
  __IOM uint32_t LOAD;968,58281
  __IOM uint32_t VAL;969,58382
  __IM  uint32_t CALIB;970,58484
} SysTick_Type;971,58584
#define SysTick_CTRL_COUNTFLAG_Pos 974,58656
#define SysTick_CTRL_COUNTFLAG_Msk 975,58788
#define SysTick_CTRL_CLKSOURCE_Pos 977,58918
#define SysTick_CTRL_CLKSOURCE_Msk 978,59050
#define SysTick_CTRL_TICKINT_Pos 980,59180
#define SysTick_CTRL_TICKINT_Msk 981,59310
#define SysTick_CTRL_ENABLE_Pos 983,59438
#define SysTick_CTRL_ENABLE_Msk 984,59567
#define SysTick_LOAD_RELOAD_Pos 987,59737
#define SysTick_LOAD_RELOAD_Msk 988,59866
#define SysTick_VAL_CURRENT_Pos 991,60037
#define SysTick_VAL_CURRENT_Msk 992,60166
#define SysTick_CALIB_NOREF_Pos 995,60341
#define SysTick_CALIB_NOREF_Msk 996,60470
#define SysTick_CALIB_SKEW_Pos 998,60597
#define SysTick_CALIB_SKEW_Msk 999,60725
#define SysTick_CALIB_TENMS_Pos 1001,60851
#define SysTick_CALIB_TENMS_Msk 1002,60980
    __OM  uint8_t    u8;1021,61476
    __OM  uint16_t   u16;1022,61571
    __OM  uint32_t   u32;1023,61667
  }  PORT 1024,61763
        uint32_t RESERVED0[RESERVED01025,61862
  __IOM uint32_t TER;1026,61897
        uint32_t RESERVED1[RESERVED11027,61994
  __IOM uint32_t TPR;1028,62028
        uint32_t RESERVED2[RESERVED21029,62128
  __IOM uint32_t TCR;1030,62162
        uint32_t RESERVED3[RESERVED31031,62260
        uint32_t RESERVED4[RESERVED41032,62294
  __OM  uint32_t LAR;1033,62328
  __IM  uint32_t LSR;1034,62424
        uint32_t RESERVED5[RESERVED51035,62520
  __IM  uint32_t DEVARCH;1036,62553
        uint32_t RESERVED6[RESERVED61037,62657
  __IM  uint32_t PID4;1038,62690
  __IM  uint32_t PID5;1039,62803
  __IM  uint32_t PID6;1040,62916
  __IM  uint32_t PID7;1041,63029
  __IM  uint32_t PID0;1042,63142
  __IM  uint32_t PID1;1043,63255
  __IM  uint32_t PID2;1044,63368
  __IM  uint32_t PID3;1045,63481
  __IM  uint32_t CID0;1046,63594
  __IM  uint32_t CID1;1047,63707
  __IM  uint32_t CID2;1048,63820
  __IM  uint32_t CID3;1049,63933
} ITM_Type;1050,64046
#define ITM_STIM_DISABLED_Pos 1053,64107
#define ITM_STIM_DISABLED_Msk 1054,64234
#define ITM_STIM_FIFOREADY_Pos 1056,64359
#define ITM_STIM_FIFOREADY_Msk 1057,64487
#define ITM_TPR_PRIVMASK_Pos 1060,64661
#define ITM_TPR_PRIVMASK_Msk 1061,64787
#define ITM_TCR_BUSY_Pos 1064,64957
#define ITM_TCR_BUSY_Msk 1065,65079
#define ITM_TCR_TRACEBUSID_Pos 1067,65199
#define ITM_TCR_TRACEBUSID_Msk 1068,65322
#define ITM_TCR_GTSFREQ_Pos 1070,65443
#define ITM_TCR_GTSFREQ_Msk 1071,65587
#define ITM_TCR_TSPRESCALE_Pos 1073,65729
#define ITM_TCR_TSPRESCALE_Msk 1074,65857
#define ITM_TCR_STALLENA_Pos 1076,65983
#define ITM_TCR_STALLENA_Msk 1077,66109
#define ITM_TCR_SWOENA_Pos 1079,66233
#define ITM_TCR_SWOENA_Msk 1080,66357
#define ITM_TCR_DWTENA_Pos 1082,66479
#define ITM_TCR_DWTENA_Msk 1083,66603
#define ITM_TCR_SYNCENA_Pos 1085,66725
#define ITM_TCR_SYNCENA_Msk 1086,66850
#define ITM_TCR_TSENA_Pos 1088,66973
#define ITM_TCR_TSENA_Msk 1089,67096
#define ITM_TCR_ITMENA_Pos 1091,67217
#define ITM_TCR_ITMENA_Msk 1092,67349
#define ITM_LSR_ByteAcc_Pos 1095,67523
#define ITM_LSR_ByteAcc_Msk 1096,67648
#define ITM_LSR_Access_Pos 1098,67771
#define ITM_LSR_Access_Msk 1099,67895
#define ITM_LSR_Present_Pos 1101,68017
#define ITM_LSR_Present_Msk 1102,68142
  __IOM uint32_t CTRL;1119,68597
  __IOM uint32_t CYCCNT;1120,68685
  __IOM uint32_t CPICNT;1121,68777
  __IOM uint32_t EXCCNT;1122,68867
  __IOM uint32_t SLEEPCNT;1123,68972
  __IOM uint32_t LSUCNT;1124,69064
  __IOM uint32_t FOLDCNT;1125,69154
  __IM  uint32_t PCSR;1126,69259
  __IOM uint32_t COMP0;1127,69362
        uint32_t RESERVED1[RESERVED11128,69455
  __IOM uint32_t FUNCTION0;1129,69488
        uint32_t RESERVED2[RESERVED21130,69579
  __IOM uint32_t COMP1;1131,69612
        uint32_t RESERVED3[RESERVED31132,69705
  __IOM uint32_t FUNCTION1;1133,69738
        uint32_t RESERVED4[RESERVED41134,69829
  __IOM uint32_t COMP2;1135,69862
        uint32_t RESERVED5[RESERVED51136,69955
  __IOM uint32_t FUNCTION2;1137,69988
        uint32_t RESERVED6[RESERVED61138,70079
  __IOM uint32_t COMP3;1139,70112
        uint32_t RESERVED7[RESERVED71140,70205
  __IOM uint32_t FUNCTION3;1141,70238
        uint32_t RESERVED8[RESERVED81142,70329
  __IOM uint32_t COMP4;1143,70362
        uint32_t RESERVED9[RESERVED91144,70455
  __IOM uint32_t FUNCTION4;1145,70488
        uint32_t RESERVED10[RESERVED101146,70579
  __IOM uint32_t COMP5;1147,70613
        uint32_t RESERVED11[RESERVED111148,70706
  __IOM uint32_t FUNCTION5;1149,70740
        uint32_t RESERVED12[RESERVED121150,70831
  __IOM uint32_t COMP6;1151,70865
        uint32_t RESERVED13[RESERVED131152,70958
  __IOM uint32_t FUNCTION6;1153,70992
        uint32_t RESERVED14[RESERVED141154,71083
  __IOM uint32_t COMP7;1155,71117
        uint32_t RESERVED15[RESERVED151156,71210
  __IOM uint32_t FUNCTION7;1157,71244
        uint32_t RESERVED16[RESERVED161158,71335
  __IOM uint32_t COMP8;1159,71369
        uint32_t RESERVED17[RESERVED171160,71462
  __IOM uint32_t FUNCTION8;1161,71496
        uint32_t RESERVED18[RESERVED181162,71587
  __IOM uint32_t COMP9;1163,71621
        uint32_t RESERVED19[RESERVED191164,71714
  __IOM uint32_t FUNCTION9;1165,71748
        uint32_t RESERVED20[RESERVED201166,71839
  __IOM uint32_t COMP10;1167,71873
        uint32_t RESERVED21[RESERVED211168,71967
  __IOM uint32_t FUNCTION10;1169,72001
        uint32_t RESERVED22[RESERVED221170,72093
  __IOM uint32_t COMP11;1171,72127
        uint32_t RESERVED23[RESERVED231172,72221
  __IOM uint32_t FUNCTION11;1173,72255
        uint32_t RESERVED24[RESERVED241174,72347
  __IOM uint32_t COMP12;1175,72381
        uint32_t RESERVED25[RESERVED251176,72475
  __IOM uint32_t FUNCTION12;1177,72509
        uint32_t RESERVED26[RESERVED261178,72601
  __IOM uint32_t COMP13;1179,72635
        uint32_t RESERVED27[RESERVED271180,72729
  __IOM uint32_t FUNCTION13;1181,72763
        uint32_t RESERVED28[RESERVED281182,72855
  __IOM uint32_t COMP14;1183,72889
        uint32_t RESERVED29[RESERVED291184,72983
  __IOM uint32_t FUNCTION14;1185,73017
        uint32_t RESERVED30[RESERVED301186,73109
  __IOM uint32_t COMP15;1187,73143
        uint32_t RESERVED31[RESERVED311188,73237
  __IOM uint32_t FUNCTION15;1189,73271
        uint32_t RESERVED32[RESERVED321190,73363
  __IM  uint32_t LSR;1191,73399
        uint32_t RESERVED33[RESERVED331192,73491
  __IM  uint32_t DEVARCH;1193,73525
} DWT_Type;1194,73625
#define DWT_CTRL_NUMCOMP_Pos 1197,73680
#define DWT_CTRL_NUMCOMP_Msk 1198,73803
#define DWT_CTRL_NOTRCPKT_Pos 1200,73924
#define DWT_CTRL_NOTRCPKT_Msk 1201,74048
#define DWT_CTRL_NOEXTTRIG_Pos 1203,74170
#define DWT_CTRL_NOEXTTRIG_Msk 1204,74295
#define DWT_CTRL_NOCYCCNT_Pos 1206,74418
#define DWT_CTRL_NOCYCCNT_Msk 1207,74542
#define DWT_CTRL_NOPRFCNT_Pos 1209,74664
#define DWT_CTRL_NOPRFCNT_Msk 1210,74788
#define DWT_CTRL_CYCDISS_Pos 1212,74910
#define DWT_CTRL_CYCDISS_Msk 1213,75033
#define DWT_CTRL_CYCEVTENA_Pos 1215,75154
#define DWT_CTRL_CYCEVTENA_Msk 1216,75279
#define DWT_CTRL_FOLDEVTENA_Pos 1218,75402
#define DWT_CTRL_FOLDEVTENA_Msk 1219,75528
#define DWT_CTRL_LSUEVTENA_Pos 1221,75652
#define DWT_CTRL_LSUEVTENA_Msk 1222,75777
#define DWT_CTRL_SLEEPEVTENA_Pos 1224,75900
#define DWT_CTRL_SLEEPEVTENA_Msk 1225,76027
#define DWT_CTRL_EXCEVTENA_Pos 1227,76152
#define DWT_CTRL_EXCEVTENA_Msk 1228,76277
#define DWT_CTRL_CPIEVTENA_Pos 1230,76400
#define DWT_CTRL_CPIEVTENA_Msk 1231,76525
#define DWT_CTRL_EXCTRCENA_Pos 1233,76648
#define DWT_CTRL_EXCTRCENA_Msk 1234,76773
#define DWT_CTRL_PCSAMPLENA_Pos 1236,76896
#define DWT_CTRL_PCSAMPLENA_Msk 1237,77022
#define DWT_CTRL_SYNCTAP_Pos 1239,77146
#define DWT_CTRL_SYNCTAP_Msk 1240,77269
#define DWT_CTRL_CYCTAP_Pos 1242,77390
#define DWT_CTRL_CYCTAP_Msk 1243,77512
#define DWT_CTRL_POSTINIT_Pos 1245,77632
#define DWT_CTRL_POSTINIT_Msk 1246,77756
#define DWT_CTRL_POSTPRESET_Pos 1248,77878
#define DWT_CTRL_POSTPRESET_Msk 1249,78004
#define DWT_CTRL_CYCCNTENA_Pos 1251,78128
#define DWT_CTRL_CYCCNTENA_Msk 1252,78253
#define DWT_CPICNT_CPICNT_Pos 1255,78418
#define DWT_CPICNT_CPICNT_Msk 1256,78542
#define DWT_EXCCNT_EXCCNT_Pos 1259,78721
#define DWT_EXCCNT_EXCCNT_Msk 1260,78845
#define DWT_SLEEPCNT_SLEEPCNT_Pos 1263,79011
#define DWT_SLEEPCNT_SLEEPCNT_Msk 1264,79139
#define DWT_LSUCNT_LSUCNT_Pos 1267,79307
#define DWT_LSUCNT_LSUCNT_Msk 1268,79431
#define DWT_FOLDCNT_FOLDCNT_Pos 1271,79610
#define DWT_FOLDCNT_FOLDCNT_Msk 1272,79736
#define DWT_FUNCTION_ID_Pos 1275,79912
#define DWT_FUNCTION_ID_Msk 1276,80034
#define DWT_FUNCTION_MATCHED_Pos 1278,80154
#define DWT_FUNCTION_MATCHED_Msk 1279,80281
#define DWT_FUNCTION_DATAVSIZE_Pos 1281,80406
#define DWT_FUNCTION_DATAVSIZE_Msk 1282,80535
#define DWT_FUNCTION_ACTION_Pos 1284,80662
#define DWT_FUNCTION_ACTION_Msk 1285,80788
#define DWT_FUNCTION_MATCH_Pos 1287,80912
#define DWT_FUNCTION_MATCH_Msk 1288,81037
  __IM  uint32_t SSPSR;1305,81477
  __IOM uint32_t CSPSR;1306,81586
        uint32_t RESERVED0[RESERVED01307,81693
  __IOM uint32_t ACPR;1308,81726
        uint32_t RESERVED1[RESERVED11309,81835
  __IOM uint32_t SPPR;1310,81869
        uint32_t RESERVED2[RESERVED21311,81971
  __IM  uint32_t FFSR;1312,82006
  __IOM uint32_t FFCR;1313,82113
  __IOM uint32_t PSCR;1314,82221
        uint32_t RESERVED3[RESERVED31315,82334
  __IM  uint32_t TRIGGER;1316,82369
  __IM  uint32_t ITFTTD0;1317,82457
  __IOM uint32_t ITATBCTR2;1318,82571
        uint32_t RESERVED4[RESERVED41319,82682
  __IM  uint32_t ITATBCTR0;1320,82715
  __IM  uint32_t ITFTTD1;1321,82826
  __IOM uint32_t ITCTRL;1322,82940
        uint32_t RESERVED5[RESERVED51323,83036
  __IOM uint32_t CLAIMSET;1324,83070
  __IOM uint32_t CLAIMCLR;1325,83155
        uint32_t RESERVED7[RESERVED71326,83242
  __IM  uint32_t DEVID;1327,83275
  __IM  uint32_t DEVTYPE;1328,83376
} TPI_Type;1329,83479
#define TPI_ACPR_PRESCALER_Pos 1332,83555
#define TPI_ACPR_PRESCALER_Msk 1333,83680
#define TPI_SPPR_TXMODE_Pos 1336,83857
#define TPI_SPPR_TXMODE_Msk 1337,83979
#define TPI_FFSR_FtNonStop_Pos 1340,84158
#define TPI_FFSR_FtNonStop_Msk 1341,84283
#define TPI_FFSR_TCPresent_Pos 1343,84406
#define TPI_FFSR_TCPresent_Msk 1344,84531
#define TPI_FFSR_FtStopped_Pos 1346,84654
#define TPI_FFSR_FtStopped_Msk 1347,84779
#define TPI_FFSR_FlInProg_Pos 1349,84902
#define TPI_FFSR_FlInProg_Msk 1350,85026
#define TPI_FFCR_TrigIn_Pos 1353,85208
#define TPI_FFCR_TrigIn_Msk 1354,85330
#define TPI_FFCR_FOnMan_Pos 1356,85450
#define TPI_FFCR_FOnMan_Msk 1357,85572
#define TPI_FFCR_EnFCont_Pos 1359,85692
#define TPI_FFCR_EnFCont_Msk 1360,85815
#define TPI_TRIGGER_TRIGGER_Pos 1363,85976
#define TPI_TRIGGER_TRIGGER_Msk 1364,86102
#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 1367,86292
#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk 1368,86433
#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 1370,86573
#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk 1371,86718
#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 1373,86862
#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk 1374,87004
#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 1376,87144
#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk 1377,87289
#define TPI_ITFTTD0_ATB_IF1_data2_Pos 1379,87434
#define TPI_ITFTTD0_ATB_IF1_data2_Msk 1380,87574
#define TPI_ITFTTD0_ATB_IF1_data1_Pos 1382,87712
#define TPI_ITFTTD0_ATB_IF1_data1_Msk 1383,87852
#define TPI_ITFTTD0_ATB_IF1_data0_Pos 1385,87990
#define TPI_ITFTTD0_ATB_IF1_data0_Msk 1386,88131
#define TPI_ITATBCTR2_AFVALID2S_Pos 1389,88343
#define TPI_ITATBCTR2_AFVALID2S_Msk 1390,88473
#define TPI_ITATBCTR2_AFVALID1S_Pos 1392,88602
#define TPI_ITATBCTR2_AFVALID1S_Msk 1393,88732
#define TPI_ITATBCTR2_ATREADY2S_Pos 1395,88861
#define TPI_ITATBCTR2_ATREADY2S_Msk 1396,88991
#define TPI_ITATBCTR2_ATREADY1S_Pos 1398,89119
#define TPI_ITATBCTR2_ATREADY1S_Msk 1399,89249
#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 1402,89443
#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk 1403,89585
#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 1405,89725
#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk 1406,89870
#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 1408,90014
#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk 1409,90156
#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 1411,90296
#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk 1412,90441
#define TPI_ITFTTD1_ATB_IF2_data2_Pos 1414,90586
#define TPI_ITFTTD1_ATB_IF2_data2_Msk 1415,90726
#define TPI_ITFTTD1_ATB_IF2_data1_Pos 1417,90864
#define TPI_ITFTTD1_ATB_IF2_data1_Msk 1418,91004
#define TPI_ITFTTD1_ATB_IF2_data0_Pos 1420,91142
#define TPI_ITFTTD1_ATB_IF2_data0_Msk 1421,91283
#define TPI_ITATBCTR0_AFVALID2S_Pos 1424,91486
#define TPI_ITATBCTR0_AFVALID2S_Msk 1425,91616
#define TPI_ITATBCTR0_AFVALID1S_Pos 1427,91745
#define TPI_ITATBCTR0_AFVALID1S_Msk 1428,91875
#define TPI_ITATBCTR0_ATREADY2S_Pos 1430,92004
#define TPI_ITATBCTR0_ATREADY2S_Msk 1431,92134
#define TPI_ITATBCTR0_ATREADY1S_Pos 1433,92262
#define TPI_ITATBCTR0_ATREADY1S_Msk 1434,92392
#define TPI_ITCTRL_Mode_Pos 1437,92577
#define TPI_ITCTRL_Mode_Msk 1438,92699
#define TPI_DEVID_NRZVALID_Pos 1441,92857
#define TPI_DEVID_NRZVALID_Msk 1442,92982
#define TPI_DEVID_MANCVALID_Pos 1444,93105
#define TPI_DEVID_MANCVALID_Msk 1445,93231
#define TPI_DEVID_PTINVALID_Pos 1447,93355
#define TPI_DEVID_PTINVALID_Msk 1448,93481
#define TPI_DEVID_FIFOSZ_Pos 1450,93605
#define TPI_DEVID_FIFOSZ_Msk 1451,93728
#define TPI_DEVID_NrTraceInput_Pos 1453,93849
#define TPI_DEVID_NrTraceInput_Msk 1454,93978
#define TPI_DEVTYPE_SubType_Pos 1457,94145
#define TPI_DEVTYPE_SubType_Msk 1458,94271
#define TPI_DEVTYPE_MajorType_Pos 1460,94395
#define TPI_DEVTYPE_MajorType_Msk 1461,94523
  __IM  uint32_t TYPE;1479,95017
  __IOM uint32_t CTRL;1480,95106
  __IOM uint32_t RNR;1481,95198
  __IOM uint32_t RBAR;1482,95296
  __IOM uint32_t RLAR;1483,95400
  __IOM uint32_t RBAR_A1;1484,95505
  __IOM uint32_t RLAR_A1;1485,95617
  __IOM uint32_t RBAR_A2;1486,95730
  __IOM uint32_t RLAR_A2;1487,95842
  __IOM uint32_t RBAR_A3;1488,95955
  __IOM uint32_t RLAR_A3;1489,96067
        uint32_t RESERVED0[RESERVED01490,96180
  __IOM uint32_t MAIR[MAIR1492,96223
  __IOM uint32_t MAIR0;1494,96262
  __IOM uint32_t MAIR1;1495,96377
} MPU_Type;1498,96504
#define MPU_TYPE_RALIASES 1500,96519
#define MPU_TYPE_IREGION_Pos 1503,96605
#define MPU_TYPE_IREGION_Msk 1504,96731
#define MPU_TYPE_DREGION_Pos 1506,96855
#define MPU_TYPE_DREGION_Msk 1507,96981
#define MPU_TYPE_SEPARATE_Pos 1509,97105
#define MPU_TYPE_SEPARATE_Msk 1510,97232
#define MPU_CTRL_PRIVDEFENA_Pos 1513,97397
#define MPU_CTRL_PRIVDEFENA_Msk 1514,97526
#define MPU_CTRL_HFNMIENA_Pos 1516,97653
#define MPU_CTRL_HFNMIENA_Msk 1517,97780
#define MPU_CTRL_ENABLE_Pos 1519,97905
#define MPU_CTRL_ENABLE_Msk 1520,98030
#define MPU_RNR_REGION_Pos 1523,98199
#define MPU_RNR_REGION_Msk 1524,98323
#define MPU_RBAR_BASE_Pos 1527,98497
#define MPU_RBAR_BASE_Msk 1528,98620
#define MPU_RBAR_SH_Pos 1530,98741
#define MPU_RBAR_SH_Msk 1531,98862
#define MPU_RBAR_AP_Pos 1533,98981
#define MPU_RBAR_AP_Msk 1534,99102
#define MPU_RBAR_XN_Pos 1536,99221
#define MPU_RBAR_XN_Msk 1537,99342
#define MPU_RLAR_LIMIT_Pos 1540,99514
#define MPU_RLAR_LIMIT_Msk 1541,99638
#define MPU_RLAR_AttrIndx_Pos 1543,99760
#define MPU_RLAR_AttrIndx_Msk 1544,99887
#define MPU_RLAR_EN_Pos 1546,100012
#define MPU_RLAR_EN_Msk 1547,100148
#define MPU_MAIR0_Attr3_Pos 1550,100353
#define MPU_MAIR0_Attr3_Msk 1551,100478
#define MPU_MAIR0_Attr2_Pos 1553,100601
#define MPU_MAIR0_Attr2_Msk 1554,100726
#define MPU_MAIR0_Attr1_Pos 1556,100849
#define MPU_MAIR0_Attr1_Msk 1557,100974
#define MPU_MAIR0_Attr0_Pos 1559,101097
#define MPU_MAIR0_Attr0_Msk 1560,101222
#define MPU_MAIR1_Attr7_Pos 1563,101408
#define MPU_MAIR1_Attr7_Msk 1564,101533
#define MPU_MAIR1_Attr6_Pos 1566,101656
#define MPU_MAIR1_Attr6_Msk 1567,101781
#define MPU_MAIR1_Attr5_Pos 1569,101904
#define MPU_MAIR1_Attr5_Msk 1570,102029
#define MPU_MAIR1_Attr4_Pos 1572,102152
#define MPU_MAIR1_Attr4_Msk 1573,102277
  __IOM uint32_t CTRL;1592,102790
  __IM  uint32_t TYPE;1593,102882
  __IOM uint32_t RNR;1595,103037
  __IOM uint32_t RBAR;1596,103135
  __IOM uint32_t RLAR;1597,103239
        uint32_t RESERVED0[RESERVED01599,103351
  __IOM uint32_t SFSR;1601,103391
  __IOM uint32_t SFAR;1602,103491
} SAU_Type;1603,103592
#define SAU_CTRL_ALLNS_Pos 1606,103647
#define SAU_CTRL_ALLNS_Msk 1607,103771
#define SAU_CTRL_ENABLE_Pos 1609,103893
#define SAU_CTRL_ENABLE_Msk 1610,104018
#define SAU_TYPE_SREGION_Pos 1613,104178
#define SAU_TYPE_SREGION_Msk 1614,104304
#define SAU_RNR_REGION_Pos 1618,104540
#define SAU_RNR_REGION_Msk 1619,104664
#define SAU_RBAR_BADDR_Pos 1622,104838
#define SAU_RBAR_BADDR_Msk 1623,104962
#define SAU_RLAR_LADDR_Pos 1626,105137
#define SAU_RLAR_LADDR_Msk 1627,105261
#define SAU_RLAR_NSC_Pos 1629,105383
#define SAU_RLAR_NSC_Msk 1630,105505
#define SAU_RLAR_ENABLE_Pos 1632,105625
#define SAU_RLAR_ENABLE_Msk 1633,105750
#define SAU_SFSR_LSERR_Pos 1638,105998
#define SAU_SFSR_LSERR_Msk 1639,106122
#define SAU_SFSR_SFARVALID_Pos 1641,106244
#define SAU_SFSR_SFARVALID_Msk 1642,106372
#define SAU_SFSR_LSPERR_Pos 1644,106498
#define SAU_SFSR_LSPERR_Msk 1645,106623
#define SAU_SFSR_INVTRAN_Pos 1647,106746
#define SAU_SFSR_INVTRAN_Msk 1648,106872
#define SAU_SFSR_AUVIOL_Pos 1650,106996
#define SAU_SFSR_AUVIOL_Msk 1651,107121
#define SAU_SFSR_INVER_Pos 1653,107244
#define SAU_SFSR_INVER_Msk 1654,107368
#define SAU_SFSR_INVIS_Pos 1656,107490
#define SAU_SFSR_INVIS_Msk 1657,107614
#define SAU_SFSR_INVEP_Pos 1659,107736
#define SAU_SFSR_INVEP_Msk 1660,107860
        uint32_t RESERVED0[RESERVED01678,108355
  __IOM uint32_t FPCCR;1679,108388
  __IOM uint32_t FPCAR;1680,108499
  __IOM uint32_t FPDSCR;1681,108610
  __IM  uint32_t MVFR0;1682,108728
  __IM  uint32_t MVFR1;1683,108832
  __IM  uint32_t MVFR2;1684,108936
} FPU_Type;1685,109040
#define FPU_FPCCR_ASPEN_Pos 1688,109114
#define FPU_FPCCR_ASPEN_Msk 1689,109239
#define FPU_FPCCR_LSPEN_Pos 1691,109362
#define FPU_FPCCR_LSPEN_Msk 1692,109483
#define FPU_FPCCR_LSPENS_Pos 1694,109606
#define FPU_FPCCR_LSPENS_Msk 1695,109728
#define FPU_FPCCR_CLRONRET_Pos 1697,109852
#define FPU_FPCCR_CLRONRET_Msk 1698,109976
#define FPU_FPCCR_CLRONRETS_Pos 1700,110102
#define FPU_FPCCR_CLRONRETS_Msk 1701,110227
#define FPU_FPCCR_TS_Pos 1703,110354
#define FPU_FPCCR_TS_Msk 1704,110472
#define FPU_FPCCR_UFRDY_Pos 1706,110592
#define FPU_FPCCR_UFRDY_Msk 1707,110713
#define FPU_FPCCR_SPLIMVIOL_Pos 1709,110836
#define FPU_FPCCR_SPLIMVIOL_Msk 1710,110961
#define FPU_FPCCR_MONRDY_Pos 1712,111088
#define FPU_FPCCR_MONRDY_Msk 1713,111210
#define FPU_FPCCR_SFRDY_Pos 1715,111334
#define FPU_FPCCR_SFRDY_Msk 1716,111455
#define FPU_FPCCR_BFRDY_Pos 1718,111578
#define FPU_FPCCR_BFRDY_Msk 1719,111699
#define FPU_FPCCR_MMRDY_Pos 1721,111822
#define FPU_FPCCR_MMRDY_Msk 1722,111943
#define FPU_FPCCR_HFRDY_Pos 1724,112066
#define FPU_FPCCR_HFRDY_Msk 1725,112187
#define FPU_FPCCR_THREAD_Pos 1727,112310
#define FPU_FPCCR_THREAD_Msk 1728,112444
#define FPU_FPCCR_S_Pos 1730,112583
#define FPU_FPCCR_S_Msk 1731,112736
#define FPU_FPCCR_USER_Pos 1733,112887
#define FPU_FPCCR_USER_Msk 1734,113022
#define FPU_FPCCR_LSPACT_Pos 1736,113155
#define FPU_FPCCR_LSPACT_Msk 1737,113305
#define FPU_FPCAR_ADDRESS_Pos 1740,113512
#define FPU_FPCAR_ADDRESS_Msk 1741,113639
#define FPU_FPDSCR_AHP_Pos 1744,113830
#define FPU_FPDSCR_AHP_Msk 1745,113954
#define FPU_FPDSCR_DN_Pos 1747,114076
#define FPU_FPDSCR_DN_Msk 1748,114199
#define FPU_FPDSCR_FZ_Pos 1750,114320
#define FPU_FPDSCR_FZ_Msk 1751,114443
#define FPU_FPDSCR_RMode_Pos 1753,114564
#define FPU_FPDSCR_RMode_Msk 1754,114690
#define FPU_MVFR0_FP_rounding_modes_Pos 1757,114866
#define FPU_MVFR0_FP_rounding_modes_Msk 1758,115004
#define FPU_MVFR0_Short_vectors_Pos 1760,115140
#define FPU_MVFR0_Short_vectors_Msk 1761,115274
#define FPU_MVFR0_Square_root_Pos 1763,115406
#define FPU_MVFR0_Square_root_Msk 1764,115538
#define FPU_MVFR0_Divide_Pos 1766,115668
#define FPU_MVFR0_Divide_Msk 1767,115795
#define FPU_MVFR0_FP_excep_trapping_Pos 1769,115920
#define FPU_MVFR0_FP_excep_trapping_Msk 1770,116062
#define FPU_MVFR0_Double_precision_Pos 1772,116202
#define FPU_MVFR0_Double_precision_Msk 1773,116339
#define FPU_MVFR0_Single_precision_Pos 1775,116474
#define FPU_MVFR0_Single_precision_Msk 1776,116611
#define FPU_MVFR0_A_SIMD_registers_Pos 1778,116746
#define FPU_MVFR0_A_SIMD_registers_Msk 1779,116883
#define FPU_MVFR1_FP_fused_MAC_Pos 1782,117070
#define FPU_MVFR1_FP_fused_MAC_Msk 1783,117203
#define FPU_MVFR1_FP_HPFP_Pos 1785,117334
#define FPU_MVFR1_FP_HPFP_Msk 1786,117462
#define FPU_MVFR1_D_NaN_mode_Pos 1788,117588
#define FPU_MVFR1_D_NaN_mode_Msk 1789,117719
#define FPU_MVFR1_FtZ_mode_Pos 1791,117848
#define FPU_MVFR1_FtZ_mode_Msk 1792,117977
#define FPU_MVFR2_FPMisc_Pos 1795,118156
#define FPU_MVFR2_FPMisc_Msk 1796,118283
  __IOM uint32_t DHCSR;1813,118804
  __OM  uint32_t DCRSR;1814,118917
  __IOM uint32_t DCRDR;1815,119026
  __IOM uint32_t DEMCR;1816,119131
        uint32_t RESERVED0[RESERVED01817,119247
  __IOM uint32_t DAUTHCTRL;1818,119280
  __IOM uint32_t DSCSR;1819,119389
} CoreDebug_Type;1820,119503
#define CoreDebug_DHCSR_DBGKEY_Pos 1823,119585
#define CoreDebug_DHCSR_DBGKEY_Msk 1824,119729
#define CoreDebug_DHCSR_S_RESTART_ST_Pos 1826,119871
#define CoreDebug_DHCSR_S_RESTART_ST_Msk 1827,120021
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1829,120169
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1830,120317
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1832,120463
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1833,120612
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1835,120759
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1836,120905
#define CoreDebug_DHCSR_S_SLEEP_Pos 1838,121049
#define CoreDebug_DHCSR_S_SLEEP_Msk 1839,121194
#define CoreDebug_DHCSR_S_HALT_Pos 1841,121337
#define CoreDebug_DHCSR_S_HALT_Msk 1842,121481
#define CoreDebug_DHCSR_S_REGRDY_Pos 1844,121623
#define CoreDebug_DHCSR_S_REGRDY_Msk 1845,121769
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1847,121913
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1848,122062
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1850,122209
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1851,122357
#define CoreDebug_DHCSR_C_STEP_Pos 1853,122503
#define CoreDebug_DHCSR_C_STEP_Msk 1854,122647
#define CoreDebug_DHCSR_C_HALT_Pos 1856,122789
#define CoreDebug_DHCSR_C_HALT_Msk 1857,122933
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1859,123075
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1860,123222
#define CoreDebug_DCRSR_REGWnR_Pos 1863,123424
#define CoreDebug_DCRSR_REGWnR_Msk 1864,123568
#define CoreDebug_DCRSR_REGSEL_Pos 1866,123710
#define CoreDebug_DCRSR_REGSEL_Msk 1867,123854
#define CoreDebug_DEMCR_TRCENA_Pos 1870,124060
#define CoreDebug_DEMCR_TRCENA_Msk 1871,124204
#define CoreDebug_DEMCR_MON_REQ_Pos 1873,124346
#define CoreDebug_DEMCR_MON_REQ_Msk 1874,124491
#define CoreDebug_DEMCR_MON_STEP_Pos 1876,124634
#define CoreDebug_DEMCR_MON_STEP_Msk 1877,124780
#define CoreDebug_DEMCR_MON_PEND_Pos 1879,124924
#define CoreDebug_DEMCR_MON_PEND_Msk 1880,125070
#define CoreDebug_DEMCR_MON_EN_Pos 1882,125214
#define CoreDebug_DEMCR_MON_EN_Msk 1883,125358
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1885,125500
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1886,125648
#define CoreDebug_DEMCR_VC_INTERR_Pos 1888,125794
#define CoreDebug_DEMCR_VC_INTERR_Msk 1889,125941
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1891,126086
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1892,126233
#define CoreDebug_DEMCR_VC_STATERR_Pos 1894,126378
#define CoreDebug_DEMCR_VC_STATERR_Msk 1895,126526
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1897,126672
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1898,126819
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1900,126964
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1901,127112
#define CoreDebug_DEMCR_VC_MMERR_Pos 1903,127258
#define CoreDebug_DEMCR_VC_MMERR_Msk 1904,127404
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1906,127548
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1907,127698
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 1910,127903
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk 1911,128056
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 1913,128207
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk 1914,128359
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1916,128509
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk 1917,128660
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 1919,128809
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk 1920,128960
#define CoreDebug_DSCSR_CDS_Pos 1923,129171
#define CoreDebug_DSCSR_CDS_Msk 1924,129312
#define CoreDebug_DSCSR_SBRSEL_Pos 1926,129451
#define CoreDebug_DSCSR_SBRSEL_Msk 1927,129595
#define CoreDebug_DSCSR_SBRSELEN_Pos 1929,129737
#define CoreDebug_DSCSR_SBRSELEN_Msk 1930,129883
  __IOM uint32_t DHCSR;1947,130345
  __OM  uint32_t DCRSR;1948,130458
  __IOM uint32_t DCRDR;1949,130567
  __IOM uint32_t DEMCR;1950,130672
        uint32_t RESERVED0[RESERVED01951,130788
  __IOM uint32_t DAUTHCTRL;1952,130821
  __IOM uint32_t DSCSR;1953,130930
} DCB_Type;1954,131044
#define DCB_DHCSR_DBGKEY_Pos 1957,131127
#define DCB_DHCSR_DBGKEY_Msk 1958,131256
#define DCB_DHCSR_S_RESTART_ST_Pos 1960,131383
#define DCB_DHCSR_S_RESTART_ST_Msk 1961,131524
#define DCB_DHCSR_S_RESET_ST_Pos 1963,131663
#define DCB_DHCSR_S_RESET_ST_Msk 1964,131802
#define DCB_DHCSR_S_RETIRE_ST_Pos 1966,131939
#define DCB_DHCSR_S_RETIRE_ST_Msk 1967,132079
#define DCB_DHCSR_S_SDE_Pos 1969,132217
#define DCB_DHCSR_S_SDE_Msk 1970,132357
#define DCB_DHCSR_S_LOCKUP_Pos 1972,132495
#define DCB_DHCSR_S_LOCKUP_Msk 1973,132628
#define DCB_DHCSR_S_SLEEP_Pos 1975,132759
#define DCB_DHCSR_S_SLEEP_Msk 1976,132894
#define DCB_DHCSR_S_HALT_Pos 1978,133027
#define DCB_DHCSR_S_HALT_Msk 1979,133160
#define DCB_DHCSR_S_REGRDY_Pos 1981,133291
#define DCB_DHCSR_S_REGRDY_Msk 1982,133432
#define DCB_DHCSR_C_SNAPSTALL_Pos 1984,133571
#define DCB_DHCSR_C_SNAPSTALL_Msk 1985,133709
#define DCB_DHCSR_C_MASKINTS_Pos 1987,133845
#define DCB_DHCSR_C_MASKINTS_Msk 1988,133988
#define DCB_DHCSR_C_STEP_Pos 1990,134129
#define DCB_DHCSR_C_STEP_Msk 1991,134261
#define DCB_DHCSR_C_HALT_Pos 1993,134391
#define DCB_DHCSR_C_HALT_Msk 1994,134523
#define DCB_DHCSR_C_DEBUGEN_Pos 1996,134653
#define DCB_DHCSR_C_DEBUGEN_Msk 1997,134793
#define DCB_DCRSR_REGWnR_Pos 2000,134993
#define DCB_DCRSR_REGWnR_Msk 2001,135136
#define DCB_DCRSR_REGSEL_Pos 2003,135277
#define DCB_DCRSR_REGSEL_Msk 2004,135414
#define DCB_DCRDR_DBGTMP_Pos 2007,135609
#define DCB_DCRDR_DBGTMP_Msk 2008,135750
#define DCB_DEMCR_TRCENA_Pos 2011,135960
#define DCB_DEMCR_TRCENA_Msk 2012,136092
#define DCB_DEMCR_MONPRKEY_Pos 2014,136222
#define DCB_DEMCR_MONPRKEY_Msk 2015,136362
#define DCB_DEMCR_UMON_EN_Pos 2017,136500
#define DCB_DEMCR_UMON_EN_Msk 2018,136647
#define DCB_DEMCR_SDME_Pos 2020,136792
#define DCB_DEMCR_SDME_Msk 2021,136938
#define DCB_DEMCR_MON_REQ_Pos 2023,137082
#define DCB_DEMCR_MON_REQ_Msk 2024,137217
#define DCB_DEMCR_MON_STEP_Pos 2026,137350
#define DCB_DEMCR_MON_STEP_Msk 2027,137482
#define DCB_DEMCR_MON_PEND_Pos 2029,137612
#define DCB_DEMCR_MON_PEND_Msk 2030,137744
#define DCB_DEMCR_MON_EN_Pos 2032,137874
#define DCB_DEMCR_MON_EN_Msk 2033,138008
#define DCB_DEMCR_VC_SFERR_Pos 2035,138140
#define DCB_DEMCR_VC_SFERR_Msk 2036,138284
#define DCB_DEMCR_VC_HARDERR_Pos 2038,138426
#define DCB_DEMCR_VC_HARDERR_Msk 2039,138575
#define DCB_DEMCR_VC_INTERR_Pos 2041,138722
#define DCB_DEMCR_VC_INTERR_Msk 2042,138871
#define DCB_DEMCR_VC_BUSERR_Pos 2044,139018
#define DCB_DEMCR_VC_BUSERR_Msk 2045,139166
#define DCB_DEMCR_VC_STATERR_Pos 2047,139312
#define DCB_DEMCR_VC_STATERR_Msk 2048,139457
#define DCB_DEMCR_VC_CHKERR_Pos 2050,139600
#define DCB_DEMCR_VC_CHKERR_Msk 2051,139745
#define DCB_DEMCR_VC_NOCPERR_Pos 2053,139888
#define DCB_DEMCR_VC_NOCPERR_Msk 2054,140032
#define DCB_DEMCR_VC_MMERR_Pos 2056,140174
#define DCB_DEMCR_VC_MMERR_Msk 2057,140323
#define DCB_DEMCR_VC_CORERESET_Pos 2059,140470
#define DCB_DEMCR_VC_CORERESET_Msk 2060,140613
#define DCB_DAUTHCTRL_INTSPNIDEN_Pos 2063,140822
#define DCB_DAUTHCTRL_INTSPNIDEN_Msk 2064,140987
#define DCB_DAUTHCTRL_SPNIDENSEL_Pos 2066,141150
#define DCB_DAUTHCTRL_SPNIDENSEL_Msk 2067,141313
#define DCB_DAUTHCTRL_INTSPIDEN_Pos 2069,141474
#define DCB_DAUTHCTRL_INTSPIDEN_Msk 2070,141635
#define DCB_DAUTHCTRL_SPIDENSEL_Pos 2072,141794
#define DCB_DAUTHCTRL_SPIDENSEL_Msk 2073,141953
#define DCB_DSCSR_CDSKEY_Pos 2076,142179
#define DCB_DSCSR_CDSKEY_Msk 2077,142319
#define DCB_DSCSR_CDS_Pos 2079,142457
#define DCB_DSCSR_CDS_Msk 2080,142598
#define DCB_DSCSR_SBRSEL_Pos 2082,142737
#define DCB_DSCSR_SBRSEL_Msk 2083,142886
#define DCB_DSCSR_SBRSELEN_Pos 2085,143033
#define DCB_DSCSR_SBRSELEN_Msk 2086,143189
  __OM  uint32_t DLAR;2104,143676
  __IM  uint32_t DLSR;2105,143781
  __IM  uint32_t DAUTHSTATUS;2106,143886
  __IM  uint32_t DDEVARCH;2107,143994
  __IM  uint32_t DDEVTYPE;2108,144098
} DIB_Type;2109,144194
#define DIB_DLAR_KEY_Pos 2112,144268
#define DIB_DLAR_KEY_Msk 2113,144390
#define DIB_DLSR_nTT_Pos 2116,144569
#define DIB_DLSR_nTT_Msk 2117,144706
#define DIB_DLSR_SLK_Pos 2119,144841
#define DIB_DLSR_SLK_Msk 2120,144980
#define DIB_DLSR_SLI_Pos 2122,145117
#define DIB_DLSR_SLI_Msk 2123,145261
#define DIB_DAUTHSTATUS_SNID_Pos 2126,145472
#define DIB_DAUTHSTATUS_SNID_Msk 2127,145623
#define DIB_DAUTHSTATUS_SID_Pos 2129,145772
#define DIB_DAUTHSTATUS_SID_Msk 2130,145919
#define DIB_DAUTHSTATUS_NSNID_Pos 2132,146064
#define DIB_DAUTHSTATUS_NSNID_Msk 2133,146219
#define DIB_DAUTHSTATUS_NSID_Pos 2135,146372
#define DIB_DAUTHSTATUS_NSID_Msk 2136,146523
#define DIB_DDEVARCH_ARCHITECT_Pos 2139,146734
#define DIB_DDEVARCH_ARCHITECT_Msk 2140,146866
#define DIB_DDEVARCH_PRESENT_Pos 2142,146996
#define DIB_DDEVARCH_PRESENT_Msk 2143,147134
#define DIB_DDEVARCH_REVISION_Pos 2145,147270
#define DIB_DDEVARCH_REVISION_Msk 2146,147401
#define DIB_DDEVARCH_ARCHVER_Pos 2148,147530
#define DIB_DDEVARCH_ARCHVER_Msk 2149,147673
#define DIB_DDEVARCH_ARCHPART_Pos 2151,147814
#define DIB_DDEVARCH_ARCHPART_Msk 2152,147954
#define DIB_DDEVTYPE_SUB_Pos 2155,148146
#define DIB_DDEVTYPE_SUB_Msk 2156,148277
#define DIB_DDEVTYPE_MAJOR_Pos 2158,148406
#define DIB_DDEVTYPE_MAJOR_Msk 2159,148539
#define _VAL2FLD(2178,149191
#define _FLD2VAL(2186,149569
  #define SCS_BASE 2199,149922
  #define ITM_BASE 2200,150038
  #define DWT_BASE 2201,150137
  #define TPI_BASE 2202,150236
  #define CoreDebug_BASE 2203,150335
  #define DCB_BASE 2204,150453
  #define DIB_BASE 2205,150552
  #define SysTick_BASE 2206,150651
  #define NVIC_BASE 2207,150754
  #define SCB_BASE 2208,150854
  #define SCnSCB 2210,150972
  #define SCB 2211,151089
  #define SysTick 2212,151196
  #define NVIC 2213,151307
  #define ITM 2214,151415
  #define DWT 2215,151522
  #define TPI 2216,151629
  #define CoreDebug 2217,151736
  #define DCB 2218,151862
  #define DIB 2219,151969
    #define MPU_BASE 2222,152134
    #define MPU 2223,152239
    #define SAU_BASE 2227,152422
    #define SAU 2228,152530
  #define FPU_BASE 2231,152650
  #define FPU 2232,152752
  #define SCS_BASE_NS 2235,152920
  #define CoreDebug_BASE_NS 2236,153063
  #define DCB_BASE_NS 2237,153218
  #define DIB_BASE_NS 2238,153361
  #define SysTick_BASE_NS 2239,153504
  #define NVIC_BASE_NS 2240,153647
  #define SCB_BASE_NS 2241,153790
  #define SCnSCB_NS 2243,153935
  #define SCB_NS 2244,154078
  #define SysTick_NS 2245,154221
  #define NVIC_NS 2246,154364
  #define CoreDebug_NS 2247,154507
  #define DCB_NS 2248,154662
  #define DIB_NS 2249,154805
    #define MPU_BASE_NS 2252,155006
    #define MPU_NS 2253,155149
  #define FPU_BASE_NS 2256,155304
  #define FPU_NS 2257,155447
#define ID_ADR 2269,155874
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 2297,156757
  #define NVIC_SetPriorityGrouping 2301,156884
  #define NVIC_GetPriorityGrouping 2302,156950
  #define NVIC_EnableIRQ 2303,157016
  #define NVIC_GetEnableIRQ 2304,157072
  #define NVIC_DisableIRQ 2305,157131
  #define NVIC_GetPendingIRQ 2306,157188
  #define NVIC_SetPendingIRQ 2307,157248
  #define NVIC_ClearPendingIRQ 2308,157308
  #define NVIC_GetActive 2309,157370
  #define NVIC_SetPriority 2310,157426
  #define NVIC_GetPriority 2311,157484
  #define NVIC_SystemReset 2312,157542
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 2317,157708
  #define NVIC_SetVector 2321,157841
  #define NVIC_GetVector 2322,157897
#define NVIC_USER_IRQ_OFFSET 2325,157993
#define FNC_RETURN 2331,158301
#define EXC_RETURN_PREFIX 2334,158524
#define EXC_RETURN_S 2335,158654
#define EXC_RETURN_DCRS 2336,158784
#define EXC_RETURN_FTYPE 2337,158914
#define EXC_RETURN_MODE 2338,159044
#define EXC_RETURN_SPSEL 2339,159174
#define EXC_RETURN_ES 2340,159304
#define EXC_INTEGRITY_SIGNATURE 2344,159696
#define EXC_INTEGRITY_SIGNATURE 2346,159834
__STATIC_INLINE void __NVIC_SetPriorityGrouping(2359,160470
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(2378,161427
__STATIC_INLINE void __NVIC_EnableIRQ(2390,161805
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(2409,162403
__STATIC_INLINE void __NVIC_DisableIRQ(2428,162897
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(2447,163497
__STATIC_INLINE void __NVIC_SetPendingIRQ(2466,164007
__STATIC_INLINE void __NVIC_ClearPendingIRQ(2481,164449
__STATIC_INLINE uint32_t __NVIC_GetActive(2498,165018
__STATIC_INLINE uint32_t NVIC_GetTargetState(2520,165754
__STATIC_INLINE uint32_t NVIC_SetTargetState(2541,166428
__STATIC_INLINE uint32_t NVIC_ClearTargetState(2563,167203
__STATIC_INLINE void __NVIC_SetPriority(2587,168083
__STATIC_INLINE uint32_t __NVIC_GetPriority(2609,168937
__STATIC_INLINE uint32_t NVIC_EncodePriority 2634,169919
__STATIC_INLINE void NVIC_DecodePriority 2661,171431
__STATIC_INLINE void __NVIC_SetVector(2684,172736
__STATIC_INLINE uint32_t __NVIC_GetVector(2700,173302
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(2711,173572
__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(2736,174947
__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(2755,175935
__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(2767,176365
__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(2784,176961
__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(2803,177507
__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(2820,178143
__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(2839,178705
__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(2854,179199
__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(2871,179816
__STATIC_INLINE void TZ_NVIC_SetPriority_NS(2893,180595
__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(2914,181492
__STATIC_INLINE uint32_t SCB_GetFPUType(2954,182538
__STATIC_INLINE void TZ_SAU_Enable(2992,183477
__STATIC_INLINE void TZ_SAU_Disable(3003,183665
__STATIC_INLINE void DCB_SetAuthCtrl(3029,184346
__STATIC_INLINE uint32_t DCB_GetAuthCtrl(3044,184678
__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(3056,185042
__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(3071,185428
__STATIC_INLINE uint32_t DIB_GetAuthStatus(3096,186142
__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(3108,186523
__STATIC_INLINE uint32_t SysTick_Config(3140,187723
__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(3169,189309
#define                 ITM_RXBUFFER_EMPTY 3201,190734
__STATIC_INLINE uint32_t ITM_SendChar 3212,191276
__STATIC_INLINE int32_t ITM_ReceiveChar 3233,191834
__STATIC_INLINE int32_t ITM_CheckChar 3253,192371

Drivers/CMSIS/Include/core_cm35p.h,52352
#define __CORE_CM35P_H_GENERIC34,1418
#define __CM35P_CMSIS_VERSION_MAIN 68,2402
#define __CM35P_CMSIS_VERSION_SUB 69,2533
#define __CM35P_CMSIS_VERSION 70,2663
#define __CORTEX_M 73,2868
      #define __FPU_USED 81,3259
      #define __FPU_USED 84,3407
    #define __FPU_USED 87,3463
      #define __DSP_USED 92,3632
      #define __DSP_USED 95,3796
    #define __DSP_USED 98,3854
      #define __FPU_USED 104,4050
      #define __FPU_USED 107,4200
    #define __FPU_USED 110,4256
      #define __DSP_USED 115,4425
      #define __DSP_USED 118,4589
    #define __DSP_USED 121,4647
      #define __FPU_USED 127,4832
      #define __FPU_USED 130,4980
    #define __FPU_USED 133,5036
      #define __DSP_USED 138,5205
      #define __DSP_USED 141,5369
    #define __DSP_USED 144,5427
      #define __FPU_USED 150,5590
      #define __FPU_USED 153,5738
    #define __FPU_USED 156,5794
      #define __DSP_USED 161,5963
      #define __DSP_USED 164,6127
    #define __DSP_USED 167,6185
      #define __FPU_USED 173,6356
      #define __FPU_USED 176,6504
    #define __FPU_USED 179,6560
      #define __FPU_USED 185,6725
      #define __FPU_USED 188,6873
    #define __FPU_USED 191,6929
      #define __FPU_USED 197,7090
      #define __FPU_USED 200,7238
    #define __FPU_USED 203,7294
#define __CORE_CM35P_H_DEPENDANT220,7569
    #define __CM35P_REV 229,7754
    #define __FPU_PRESENT 234,7916
    #define __MPU_PRESENT 239,8075
    #define __SAUREGION_PRESENT 244,8240
    #define __DSP_PRESENT 249,8405
    #define __VTOR_PRESENT 254,8565
    #define __NVIC_PRIO_BITS 259,8729
    #define __Vendor_SysTickConfig 264,8900
  #define   __I 278,9384
  #define   __I 280,9473
#define     __O 282,9563
#define     __IO 283,9646
#define     __IM 286,9795
#define     __OM 287,9893
#define     __IOM 288,9992
    uint32_t _reserved0:_reserved0325,10982
    uint32_t GE:GE326,11054
    uint32_t _reserved1:_reserved1327,11145
    uint32_t Q:Q328,11217
    uint32_t V:V329,11306
    uint32_t C:C330,11398
    uint32_t Z:Z331,11487
    uint32_t N:N332,11575
  } b;333,11667
  uint32_t w;334,11748
} APSR_Type;335,11829
#define APSR_N_Pos 338,11878
#define APSR_N_Msk 339,11994
#define APSR_Z_Pos 341,12108
#define APSR_Z_Msk 342,12224
#define APSR_C_Pos 344,12338
#define APSR_C_Msk 345,12454
#define APSR_V_Pos 347,12568
#define APSR_V_Msk 348,12684
#define APSR_Q_Pos 350,12798
#define APSR_Q_Msk 351,12914
#define APSR_GE_Pos 353,13028
#define APSR_GE_Msk 354,13145
    uint32_t ISR:ISR364,13383
    uint32_t _reserved0:_reserved0365,13463
  } b;366,13535
  uint32_t w;367,13616
} IPSR_Type;368,13697
#define IPSR_ISR_Pos 371,13746
#define IPSR_ISR_Msk 372,13864
    uint32_t ISR:ISR382,14110
    uint32_t _reserved0:_reserved0383,14190
    uint32_t GE:GE384,14262
    uint32_t _reserved1:_reserved1385,14353
    uint32_t T:T386,14425
    uint32_t IT:IT387,14514
    uint32_t Q:Q388,14603
    uint32_t V:V389,14692
    uint32_t C:C390,14784
    uint32_t Z:Z391,14873
    uint32_t N:N392,14961
  } b;393,15053
  uint32_t w;394,15134
} xPSR_Type;395,15215
#define xPSR_N_Pos 398,15264
#define xPSR_N_Msk 399,15380
#define xPSR_Z_Pos 401,15494
#define xPSR_Z_Msk 402,15610
#define xPSR_C_Pos 404,15724
#define xPSR_C_Msk 405,15840
#define xPSR_V_Pos 407,15954
#define xPSR_V_Msk 408,16070
#define xPSR_Q_Pos 410,16184
#define xPSR_Q_Msk 411,16300
#define xPSR_IT_Pos 413,16414
#define xPSR_IT_Msk 414,16531
#define xPSR_T_Pos 416,16646
#define xPSR_T_Msk 417,16762
#define xPSR_GE_Pos 419,16876
#define xPSR_GE_Msk 420,16993
#define xPSR_ISR_Pos 422,17108
#define xPSR_ISR_Msk 423,17226
    uint32_t nPRIV:nPRIV433,17452
    uint32_t SPSEL:SPSEL434,17550
    uint32_t FPCA:FPCA435,17634
    uint32_t SFPA:SFPA436,17727
    uint32_t _reserved1:_reserved1437,17819
  } b;438,17891
  uint32_t w;439,17972
} CONTROL_Type;440,18053
#define CONTROL_SFPA_Pos 443,18108
#define CONTROL_SFPA_Msk 444,18230
#define CONTROL_FPCA_Pos 446,18350
#define CONTROL_FPCA_Msk 447,18472
#define CONTROL_SPSEL_Pos 449,18592
#define CONTROL_SPSEL_Msk 450,18715
#define CONTROL_nPRIV_Pos 452,18836
#define CONTROL_nPRIV_Msk 453,18959
  __IOM uint32_t ISER[ISER470,19410
        uint32_t RESERVED0[RESERVED0471,19511
  __IOM uint32_t ICER[ICER472,19545
        uint32_t RSERVED1[RSERVED1473,19648
  __IOM uint32_t ISPR[ISPR474,19681
        uint32_t RESERVED2[RESERVED2475,19783
  __IOM uint32_t ICPR[ICPR476,19817
        uint32_t RESERVED3[RESERVED3477,19921
  __IOM uint32_t IABR[IABR478,19955
        uint32_t RESERVED4[RESERVED4479,20056
  __IOM uint32_t ITNS[ITNS480,20090
        uint32_t RESERVED5[RESERVED5481,20197
  __IOM uint8_t  IPR[IPR482,20231
        uint32_t RESERVED6[RESERVED6483,20342
  __OM  uint32_t STIR;484,20377
}  NVIC_Type;485,20484
#define NVIC_STIR_INTID_Pos 488,20558
#define NVIC_STIR_INTID_Msk 489,20681
  __IM  uint32_t CPUID;506,21110
  __IOM uint32_t ICSR;507,21201
  __IOM uint32_t VTOR;508,21309
  __IOM uint32_t AIRCR;509,21409
  __IOM uint32_t SCR;510,21529
  __IOM uint32_t CCR;511,21624
  __IOM uint8_t  SHPR[SHPR512,21726
  __IOM uint32_t SHCSR;513,21851
  __IOM uint32_t CFSR;514,21964
  __IOM uint32_t HFSR;515,22070
  __IOM uint32_t DFSR;516,22167
  __IOM uint32_t MMFAR;517,22266
  __IOM uint32_t BFAR;518,22370
  __IOM uint32_t AFSR;519,22467
  __IM  uint32_t ID_PFR[ID_PFR520,22570
  __IM  uint32_t ID_DFR;521,22668
  __IM  uint32_t ID_AFR;522,22762
  __IM  uint32_t ID_MMFR[ID_MMFR523,22860
  __IM  uint32_t ID_ISAR[ID_ISAR524,22961
  __IM  uint32_t CLIDR;525,23068
  __IM  uint32_t CTR;526,23163
  __IM  uint32_t CCSIDR;527,23254
  __IOM uint32_t CSSELR;528,23348
  __IOM uint32_t CPACR;529,23449
  __IOM uint32_t NSACR;530,23556
        uint32_t RESERVED7[RESERVED7531,23662
  __IOM uint32_t SFSR;532,23696
  __IOM uint32_t SFAR;533,23796
        uint32_t RESERVED3[RESERVED3534,23897
  __OM  uint32_t STIR;535,23931
        uint32_t RESERVED4[RESERVED4536,24040
  __IM  uint32_t MVFR0;537,24074
  __IM  uint32_t MVFR1;538,24178
  __IM  uint32_t MVFR2;539,24282
        uint32_t RESERVED5[RESERVED5540,24386
  __OM  uint32_t ICIALLU;541,24419
        uint32_t RESERVED6[RESERVED6542,24520
  __OM  uint32_t ICIMVAU;543,24553
  __OM  uint32_t DCIMVAC;544,24657
  __OM  uint32_t DCISW;545,24761
  __OM  uint32_t DCCMVAU;546,24862
  __OM  uint32_t DCCMVAC;547,24961
  __OM  uint32_t DCCSW;548,25060
  __OM  uint32_t DCCIMVAC;549,25156
  __OM  uint32_t DCCISW;550,25270
  __OM  uint32_t BPIALL;551,25381
} SCB_Type;552,25484
#define SCB_CPUID_IMPLEMENTER_Pos 555,25537
#define SCB_CPUID_IMPLEMENTER_Msk 556,25668
#define SCB_CPUID_VARIANT_Pos 558,25797
#define SCB_CPUID_VARIANT_Msk 559,25924
#define SCB_CPUID_ARCHITECTURE_Pos 561,26049
#define SCB_CPUID_ARCHITECTURE_Msk 562,26181
#define SCB_CPUID_PARTNO_Pos 564,26311
#define SCB_CPUID_PARTNO_Msk 565,26437
#define SCB_CPUID_REVISION_Pos 567,26561
#define SCB_CPUID_REVISION_Msk 568,26689
#define SCB_ICSR_PENDNMISET_Pos 571,26871
#define SCB_ICSR_PENDNMISET_Msk 572,27000
#define SCB_ICSR_NMIPENDSET_Pos 574,27127
#define SCB_ICSR_NMIPENDSET_Msk 575,27280
#define SCB_ICSR_PENDNMICLR_Pos 577,27431
#define SCB_ICSR_PENDNMICLR_Msk 578,27560
#define SCB_ICSR_PENDSVSET_Pos 580,27687
#define SCB_ICSR_PENDSVSET_Msk 581,27815
#define SCB_ICSR_PENDSVCLR_Pos 583,27941
#define SCB_ICSR_PENDSVCLR_Msk 584,28069
#define SCB_ICSR_PENDSTSET_Pos 586,28195
#define SCB_ICSR_PENDSTSET_Msk 587,28323
#define SCB_ICSR_PENDSTCLR_Pos 589,28449
#define SCB_ICSR_PENDSTCLR_Msk 590,28577
#define SCB_ICSR_STTNS_Pos 592,28703
#define SCB_ICSR_STTNS_Msk 593,28848
#define SCB_ICSR_ISRPREEMPT_Pos 595,28991
#define SCB_ICSR_ISRPREEMPT_Msk 596,29120
#define SCB_ICSR_ISRPENDING_Pos 598,29247
#define SCB_ICSR_ISRPENDING_Msk 599,29376
#define SCB_ICSR_VECTPENDING_Pos 601,29503
#define SCB_ICSR_VECTPENDING_Msk 602,29633
#define SCB_ICSR_RETTOBASE_Pos 604,29761
#define SCB_ICSR_RETTOBASE_Msk 605,29889
#define SCB_ICSR_VECTACTIVE_Pos 607,30015
#define SCB_ICSR_VECTACTIVE_Msk 608,30144
#define SCB_VTOR_TBLOFF_Pos 611,30323
#define SCB_VTOR_TBLOFF_Msk 612,30448
#define SCB_AIRCR_VECTKEY_Pos 615,30643
#define SCB_AIRCR_VECTKEY_Msk 616,30770
#define SCB_AIRCR_VECTKEYSTAT_Pos 618,30895
#define SCB_AIRCR_VECTKEYSTAT_Msk 619,31026
#define SCB_AIRCR_ENDIANESS_Pos 621,31155
#define SCB_AIRCR_ENDIANESS_Msk 622,31284
#define SCB_AIRCR_PRIS_Pos 624,31411
#define SCB_AIRCR_PRIS_Msk 625,31535
#define SCB_AIRCR_BFHFNMINS_Pos 627,31657
#define SCB_AIRCR_BFHFNMINS_Msk 628,31786
#define SCB_AIRCR_PRIGROUP_Pos 630,31913
#define SCB_AIRCR_PRIGROUP_Msk 631,32041
#define SCB_AIRCR_SYSRESETREQS_Pos 633,32167
#define SCB_AIRCR_SYSRESETREQS_Msk 634,32299
#define SCB_AIRCR_SYSRESETREQ_Pos 636,32429
#define SCB_AIRCR_SYSRESETREQ_Msk 637,32560
#define SCB_AIRCR_VECTCLRACTIVE_Pos 639,32689
#define SCB_AIRCR_VECTCLRACTIVE_Msk 640,32822
#define SCB_SCR_SEVONPEND_Pos 643,33000
#define SCB_SCR_SEVONPEND_Msk 644,33127
#define SCB_SCR_SLEEPDEEPS_Pos 646,33252
#define SCB_SCR_SLEEPDEEPS_Msk 647,33380
#define SCB_SCR_SLEEPDEEP_Pos 649,33506
#define SCB_SCR_SLEEPDEEP_Msk 650,33633
#define SCB_SCR_SLEEPONEXIT_Pos 652,33758
#define SCB_SCR_SLEEPONEXIT_Msk 653,33887
#define SCB_CCR_BP_Pos 656,34068
#define SCB_CCR_BP_Msk 657,34188
#define SCB_CCR_IC_Pos 659,34306
#define SCB_CCR_IC_Msk 660,34426
#define SCB_CCR_DC_Pos 662,34544
#define SCB_CCR_DC_Msk 663,34664
#define SCB_CCR_STKOFHFNMIGN_Pos 665,34782
#define SCB_CCR_STKOFHFNMIGN_Msk 666,34912
#define SCB_CCR_BFHFNMIGN_Pos 668,35040
#define SCB_CCR_BFHFNMIGN_Msk 669,35167
#define SCB_CCR_DIV_0_TRP_Pos 671,35292
#define SCB_CCR_DIV_0_TRP_Msk 672,35419
#define SCB_CCR_UNALIGN_TRP_Pos 674,35544
#define SCB_CCR_UNALIGN_TRP_Msk 675,35673
#define SCB_CCR_USERSETMPEND_Pos 677,35800
#define SCB_CCR_USERSETMPEND_Msk 678,35930
#define SCB_SHCSR_HARDFAULTPENDED_Pos 681,36123
#define SCB_SHCSR_HARDFAULTPENDED_Msk 682,36258
#define SCB_SHCSR_SECUREFAULTPENDED_Pos 684,36391
#define SCB_SHCSR_SECUREFAULTPENDED_Msk 685,36528
#define SCB_SHCSR_SECUREFAULTENA_Pos 687,36663
#define SCB_SHCSR_SECUREFAULTENA_Msk 688,36797
#define SCB_SHCSR_USGFAULTENA_Pos 690,36929
#define SCB_SHCSR_USGFAULTENA_Msk 691,37060
#define SCB_SHCSR_BUSFAULTENA_Pos 693,37189
#define SCB_SHCSR_BUSFAULTENA_Msk 694,37320
#define SCB_SHCSR_MEMFAULTENA_Pos 696,37449
#define SCB_SHCSR_MEMFAULTENA_Msk 697,37580
#define SCB_SHCSR_SVCALLPENDED_Pos 699,37709
#define SCB_SHCSR_SVCALLPENDED_Msk 700,37841
#define SCB_SHCSR_BUSFAULTPENDED_Pos 702,37971
#define SCB_SHCSR_BUSFAULTPENDED_Msk 703,38105
#define SCB_SHCSR_MEMFAULTPENDED_Pos 705,38237
#define SCB_SHCSR_MEMFAULTPENDED_Msk 706,38371
#define SCB_SHCSR_USGFAULTPENDED_Pos 708,38503
#define SCB_SHCSR_USGFAULTPENDED_Msk 709,38637
#define SCB_SHCSR_SYSTICKACT_Pos 711,38769
#define SCB_SHCSR_SYSTICKACT_Msk 712,38899
#define SCB_SHCSR_PENDSVACT_Pos 714,39027
#define SCB_SHCSR_PENDSVACT_Msk 715,39156
#define SCB_SHCSR_MONITORACT_Pos 717,39283
#define SCB_SHCSR_MONITORACT_Msk 718,39413
#define SCB_SHCSR_SVCALLACT_Pos 720,39541
#define SCB_SHCSR_SVCALLACT_Msk 721,39670
#define SCB_SHCSR_NMIACT_Pos 723,39797
#define SCB_SHCSR_NMIACT_Msk 724,39923
#define SCB_SHCSR_SECUREFAULTACT_Pos 726,40047
#define SCB_SHCSR_SECUREFAULTACT_Msk 727,40181
#define SCB_SHCSR_USGFAULTACT_Pos 729,40313
#define SCB_SHCSR_USGFAULTACT_Msk 730,40444
#define SCB_SHCSR_HARDFAULTACT_Pos 732,40573
#define SCB_SHCSR_HARDFAULTACT_Msk 733,40705
#define SCB_SHCSR_BUSFAULTACT_Pos 735,40835
#define SCB_SHCSR_BUSFAULTACT_Msk 736,40966
#define SCB_SHCSR_MEMFAULTACT_Pos 738,41095
#define SCB_SHCSR_MEMFAULTACT_Msk 739,41226
#define SCB_CFSR_USGFAULTSR_Pos 742,41413
#define SCB_CFSR_USGFAULTSR_Msk 743,41559
#define SCB_CFSR_BUSFAULTSR_Pos 745,41703
#define SCB_CFSR_BUSFAULTSR_Msk 746,41847
#define SCB_CFSR_MEMFAULTSR_Pos 748,41989
#define SCB_CFSR_MEMFAULTSR_Msk 749,42143
#define SCB_CFSR_MMARVALID_Pos 752,42383
#define SCB_CFSR_MMARVALID_Msk 753,42519
#define SCB_CFSR_MLSPERR_Pos 755,42653
#define SCB_CFSR_MLSPERR_Msk 756,42787
#define SCB_CFSR_MSTKERR_Pos 758,42919
#define SCB_CFSR_MSTKERR_Msk 759,43053
#define SCB_CFSR_MUNSTKERR_Pos 761,43185
#define SCB_CFSR_MUNSTKERR_Msk 762,43321
#define SCB_CFSR_DACCVIOL_Pos 764,43455
#define SCB_CFSR_DACCVIOL_Msk 765,43590
#define SCB_CFSR_IACCVIOL_Pos 767,43723
#define SCB_CFSR_IACCVIOL_Msk 768,43858
#define SCB_CFSR_BFARVALID_Pos 771,44072
#define SCB_CFSR_BFARVALID_Msk 772,44207
#define SCB_CFSR_LSPERR_Pos 774,44340
#define SCB_CFSR_LSPERR_Msk 775,44472
#define SCB_CFSR_STKERR_Pos 777,44602
#define SCB_CFSR_STKERR_Msk 778,44734
#define SCB_CFSR_UNSTKERR_Pos 780,44864
#define SCB_CFSR_UNSTKERR_Msk 781,44998
#define SCB_CFSR_IMPRECISERR_Pos 783,45130
#define SCB_CFSR_IMPRECISERR_Msk 784,45267
#define SCB_CFSR_PRECISERR_Pos 786,45402
#define SCB_CFSR_PRECISERR_Msk 787,45537
#define SCB_CFSR_IBUSERR_Pos 789,45670
#define SCB_CFSR_IBUSERR_Msk 790,45803
#define SCB_CFSR_DIVBYZERO_Pos 793,46017
#define SCB_CFSR_DIVBYZERO_Msk 794,46152
#define SCB_CFSR_UNALIGNED_Pos 796,46285
#define SCB_CFSR_UNALIGNED_Msk 797,46420
#define SCB_CFSR_STKOF_Pos 799,46553
#define SCB_CFSR_STKOF_Msk 800,46684
#define SCB_CFSR_NOCP_Pos 802,46813
#define SCB_CFSR_NOCP_Msk 803,46943
#define SCB_CFSR_INVPC_Pos 805,47071
#define SCB_CFSR_INVPC_Msk 806,47202
#define SCB_CFSR_INVSTATE_Pos 808,47331
#define SCB_CFSR_INVSTATE_Msk 809,47465
#define SCB_CFSR_UNDEFINSTR_Pos 811,47597
#define SCB_CFSR_UNDEFINSTR_Msk 812,47733
#define SCB_HFSR_DEBUGEVT_Pos 815,47917
#define SCB_HFSR_DEBUGEVT_Msk 816,48044
#define SCB_HFSR_FORCED_Pos 818,48169
#define SCB_HFSR_FORCED_Msk 819,48294
#define SCB_HFSR_VECTTBL_Pos 821,48417
#define SCB_HFSR_VECTTBL_Msk 822,48543
#define SCB_DFSR_EXTERNAL_Pos 825,48718
#define SCB_DFSR_EXTERNAL_Msk 826,48845
#define SCB_DFSR_VCATCH_Pos 828,48970
#define SCB_DFSR_VCATCH_Msk 829,49095
#define SCB_DFSR_DWTTRAP_Pos 831,49218
#define SCB_DFSR_DWTTRAP_Msk 832,49344
#define SCB_DFSR_BKPT_Pos 834,49468
#define SCB_DFSR_BKPT_Msk 835,49591
#define SCB_DFSR_HALTED_Pos 837,49712
#define SCB_DFSR_HALTED_Msk 838,49837
#define SCB_NSACR_CP11_Pos 841,50018
#define SCB_NSACR_CP11_Msk 842,50142
#define SCB_NSACR_CP10_Pos 844,50264
#define SCB_NSACR_CP10_Msk 845,50388
#define SCB_NSACR_CPn_Pos 847,50510
#define SCB_NSACR_CPn_Msk 848,50633
#define SCB_CLIDR_LOUU_Pos 851,50801
#define SCB_CLIDR_LOUU_Msk 852,50925
#define SCB_CLIDR_LOC_Pos 854,51047
#define SCB_CLIDR_LOC_Msk 855,51170
#define SCB_CTR_FORMAT_Pos 858,51334
#define SCB_CTR_FORMAT_Msk 859,51458
#define SCB_CTR_CWG_Pos 861,51580
#define SCB_CTR_CWG_Msk 862,51701
#define SCB_CTR_ERG_Pos 864,51820
#define SCB_CTR_ERG_Msk 865,51941
#define SCB_CTR_DMINLINE_Pos 867,52060
#define SCB_CTR_DMINLINE_Msk 868,52186
#define SCB_CTR_IMINLINE_Pos 870,52310
#define SCB_CTR_IMINLINE_Msk 871,52436
#define SCB_CCSIDR_WT_Pos 874,52606
#define SCB_CCSIDR_WT_Msk 875,52729
#define SCB_CCSIDR_WB_Pos 877,52850
#define SCB_CCSIDR_WB_Msk 878,52973
#define SCB_CCSIDR_RA_Pos 880,53094
#define SCB_CCSIDR_RA_Msk 881,53217
#define SCB_CCSIDR_WA_Pos 883,53338
#define SCB_CCSIDR_WA_Msk 884,53461
#define SCB_CCSIDR_NUMSETS_Pos 886,53582
#define SCB_CCSIDR_NUMSETS_Msk 887,53710
#define SCB_CCSIDR_ASSOCIATIVITY_Pos 889,53836
#define SCB_CCSIDR_ASSOCIATIVITY_Msk 890,53970
#define SCB_CCSIDR_LINESIZE_Pos 892,54102
#define SCB_CCSIDR_LINESIZE_Msk 893,54231
#define SCB_CSSELR_LEVEL_Pos 896,54411
#define SCB_CSSELR_LEVEL_Msk 897,54537
#define SCB_CSSELR_IND_Pos 899,54661
#define SCB_CSSELR_IND_Msk 900,54785
#define SCB_STIR_INTID_Pos 903,54968
#define SCB_STIR_INTID_Msk 904,55092
#define SCB_DCISW_WAY_Pos 907,55276
#define SCB_DCISW_WAY_Msk 908,55399
#define SCB_DCISW_SET_Pos 910,55520
#define SCB_DCISW_SET_Msk 911,55643
#define SCB_DCCSW_WAY_Pos 914,55821
#define SCB_DCCSW_WAY_Msk 915,55944
#define SCB_DCCSW_SET_Pos 917,56065
#define SCB_DCCSW_SET_Msk 918,56188
#define SCB_DCCISW_WAY_Pos 921,56381
#define SCB_DCCISW_WAY_Msk 922,56505
#define SCB_DCCISW_SET_Pos 924,56627
#define SCB_DCCISW_SET_Msk 925,56751
        uint32_t RESERVED0[RESERVED0942,57222
  __IM  uint32_t ICTR;943,57255
  __IOM uint32_t ACTLR;944,57361
  __IOM uint32_t CPPWR;945,57459
} SCnSCB_Type;946,57566
#define SCnSCB_ICTR_INTLINESNUM_Pos 949,57638
#define SCnSCB_ICTR_INTLINESNUM_Msk 950,57761
  __IOM uint32_t CTRL;967,58188
  __IOM uint32_t LOAD;968,58295
  __IOM uint32_t VAL;969,58396
  __IM  uint32_t CALIB;970,58498
} SysTick_Type;971,58598
#define SysTick_CTRL_COUNTFLAG_Pos 974,58670
#define SysTick_CTRL_COUNTFLAG_Msk 975,58802
#define SysTick_CTRL_CLKSOURCE_Pos 977,58932
#define SysTick_CTRL_CLKSOURCE_Msk 978,59064
#define SysTick_CTRL_TICKINT_Pos 980,59194
#define SysTick_CTRL_TICKINT_Msk 981,59324
#define SysTick_CTRL_ENABLE_Pos 983,59452
#define SysTick_CTRL_ENABLE_Msk 984,59581
#define SysTick_LOAD_RELOAD_Pos 987,59751
#define SysTick_LOAD_RELOAD_Msk 988,59880
#define SysTick_VAL_CURRENT_Pos 991,60051
#define SysTick_VAL_CURRENT_Msk 992,60180
#define SysTick_CALIB_NOREF_Pos 995,60355
#define SysTick_CALIB_NOREF_Msk 996,60484
#define SysTick_CALIB_SKEW_Pos 998,60611
#define SysTick_CALIB_SKEW_Msk 999,60739
#define SysTick_CALIB_TENMS_Pos 1001,60865
#define SysTick_CALIB_TENMS_Msk 1002,60994
    __OM  uint8_t    u8;1021,61490
    __OM  uint16_t   u16;1022,61585
    __OM  uint32_t   u32;1023,61681
  }  PORT 1024,61777
        uint32_t RESERVED0[RESERVED01025,61876
  __IOM uint32_t TER;1026,61911
        uint32_t RESERVED1[RESERVED11027,62008
  __IOM uint32_t TPR;1028,62042
        uint32_t RESERVED2[RESERVED21029,62142
  __IOM uint32_t TCR;1030,62176
        uint32_t RESERVED3[RESERVED31031,62274
        uint32_t RESERVED4[RESERVED41032,62308
  __OM  uint32_t LAR;1033,62342
  __IM  uint32_t LSR;1034,62438
        uint32_t RESERVED5[RESERVED51035,62534
  __IM  uint32_t DEVARCH;1036,62567
        uint32_t RESERVED6[RESERVED61037,62671
  __IM  uint32_t PID4;1038,62704
  __IM  uint32_t PID5;1039,62817
  __IM  uint32_t PID6;1040,62930
  __IM  uint32_t PID7;1041,63043
  __IM  uint32_t PID0;1042,63156
  __IM  uint32_t PID1;1043,63269
  __IM  uint32_t PID2;1044,63382
  __IM  uint32_t PID3;1045,63495
  __IM  uint32_t CID0;1046,63608
  __IM  uint32_t CID1;1047,63721
  __IM  uint32_t CID2;1048,63834
  __IM  uint32_t CID3;1049,63947
} ITM_Type;1050,64060
#define ITM_STIM_DISABLED_Pos 1053,64121
#define ITM_STIM_DISABLED_Msk 1054,64248
#define ITM_STIM_FIFOREADY_Pos 1056,64373
#define ITM_STIM_FIFOREADY_Msk 1057,64501
#define ITM_TPR_PRIVMASK_Pos 1060,64675
#define ITM_TPR_PRIVMASK_Msk 1061,64801
#define ITM_TCR_BUSY_Pos 1064,64971
#define ITM_TCR_BUSY_Msk 1065,65093
#define ITM_TCR_TRACEBUSID_Pos 1067,65213
#define ITM_TCR_TRACEBUSID_Msk 1068,65336
#define ITM_TCR_GTSFREQ_Pos 1070,65457
#define ITM_TCR_GTSFREQ_Msk 1071,65601
#define ITM_TCR_TSPRESCALE_Pos 1073,65743
#define ITM_TCR_TSPRESCALE_Msk 1074,65871
#define ITM_TCR_STALLENA_Pos 1076,65997
#define ITM_TCR_STALLENA_Msk 1077,66123
#define ITM_TCR_SWOENA_Pos 1079,66247
#define ITM_TCR_SWOENA_Msk 1080,66371
#define ITM_TCR_DWTENA_Pos 1082,66493
#define ITM_TCR_DWTENA_Msk 1083,66617
#define ITM_TCR_SYNCENA_Pos 1085,66739
#define ITM_TCR_SYNCENA_Msk 1086,66864
#define ITM_TCR_TSENA_Pos 1088,66987
#define ITM_TCR_TSENA_Msk 1089,67110
#define ITM_TCR_ITMENA_Pos 1091,67231
#define ITM_TCR_ITMENA_Msk 1092,67363
#define ITM_LSR_ByteAcc_Pos 1095,67537
#define ITM_LSR_ByteAcc_Msk 1096,67662
#define ITM_LSR_Access_Pos 1098,67785
#define ITM_LSR_Access_Msk 1099,67909
#define ITM_LSR_Present_Pos 1101,68031
#define ITM_LSR_Present_Msk 1102,68156
  __IOM uint32_t CTRL;1119,68611
  __IOM uint32_t CYCCNT;1120,68699
  __IOM uint32_t CPICNT;1121,68791
  __IOM uint32_t EXCCNT;1122,68881
  __IOM uint32_t SLEEPCNT;1123,68986
  __IOM uint32_t LSUCNT;1124,69078
  __IOM uint32_t FOLDCNT;1125,69168
  __IM  uint32_t PCSR;1126,69273
  __IOM uint32_t COMP0;1127,69376
        uint32_t RESERVED1[RESERVED11128,69469
  __IOM uint32_t FUNCTION0;1129,69502
        uint32_t RESERVED2[RESERVED21130,69593
  __IOM uint32_t COMP1;1131,69626
        uint32_t RESERVED3[RESERVED31132,69719
  __IOM uint32_t FUNCTION1;1133,69752
        uint32_t RESERVED4[RESERVED41134,69843
  __IOM uint32_t COMP2;1135,69876
        uint32_t RESERVED5[RESERVED51136,69969
  __IOM uint32_t FUNCTION2;1137,70002
        uint32_t RESERVED6[RESERVED61138,70093
  __IOM uint32_t COMP3;1139,70126
        uint32_t RESERVED7[RESERVED71140,70219
  __IOM uint32_t FUNCTION3;1141,70252
        uint32_t RESERVED8[RESERVED81142,70343
  __IOM uint32_t COMP4;1143,70376
        uint32_t RESERVED9[RESERVED91144,70469
  __IOM uint32_t FUNCTION4;1145,70502
        uint32_t RESERVED10[RESERVED101146,70593
  __IOM uint32_t COMP5;1147,70627
        uint32_t RESERVED11[RESERVED111148,70720
  __IOM uint32_t FUNCTION5;1149,70754
        uint32_t RESERVED12[RESERVED121150,70845
  __IOM uint32_t COMP6;1151,70879
        uint32_t RESERVED13[RESERVED131152,70972
  __IOM uint32_t FUNCTION6;1153,71006
        uint32_t RESERVED14[RESERVED141154,71097
  __IOM uint32_t COMP7;1155,71131
        uint32_t RESERVED15[RESERVED151156,71224
  __IOM uint32_t FUNCTION7;1157,71258
        uint32_t RESERVED16[RESERVED161158,71349
  __IOM uint32_t COMP8;1159,71383
        uint32_t RESERVED17[RESERVED171160,71476
  __IOM uint32_t FUNCTION8;1161,71510
        uint32_t RESERVED18[RESERVED181162,71601
  __IOM uint32_t COMP9;1163,71635
        uint32_t RESERVED19[RESERVED191164,71728
  __IOM uint32_t FUNCTION9;1165,71762
        uint32_t RESERVED20[RESERVED201166,71853
  __IOM uint32_t COMP10;1167,71887
        uint32_t RESERVED21[RESERVED211168,71981
  __IOM uint32_t FUNCTION10;1169,72015
        uint32_t RESERVED22[RESERVED221170,72107
  __IOM uint32_t COMP11;1171,72141
        uint32_t RESERVED23[RESERVED231172,72235
  __IOM uint32_t FUNCTION11;1173,72269
        uint32_t RESERVED24[RESERVED241174,72361
  __IOM uint32_t COMP12;1175,72395
        uint32_t RESERVED25[RESERVED251176,72489
  __IOM uint32_t FUNCTION12;1177,72523
        uint32_t RESERVED26[RESERVED261178,72615
  __IOM uint32_t COMP13;1179,72649
        uint32_t RESERVED27[RESERVED271180,72743
  __IOM uint32_t FUNCTION13;1181,72777
        uint32_t RESERVED28[RESERVED281182,72869
  __IOM uint32_t COMP14;1183,72903
        uint32_t RESERVED29[RESERVED291184,72997
  __IOM uint32_t FUNCTION14;1185,73031
        uint32_t RESERVED30[RESERVED301186,73123
  __IOM uint32_t COMP15;1187,73157
        uint32_t RESERVED31[RESERVED311188,73251
  __IOM uint32_t FUNCTION15;1189,73285
        uint32_t RESERVED32[RESERVED321190,73377
  __IM  uint32_t LSR;1191,73413
        uint32_t RESERVED33[RESERVED331192,73505
  __IM  uint32_t DEVARCH;1193,73539
} DWT_Type;1194,73639
#define DWT_CTRL_NUMCOMP_Pos 1197,73694
#define DWT_CTRL_NUMCOMP_Msk 1198,73817
#define DWT_CTRL_NOTRCPKT_Pos 1200,73938
#define DWT_CTRL_NOTRCPKT_Msk 1201,74062
#define DWT_CTRL_NOEXTTRIG_Pos 1203,74184
#define DWT_CTRL_NOEXTTRIG_Msk 1204,74309
#define DWT_CTRL_NOCYCCNT_Pos 1206,74432
#define DWT_CTRL_NOCYCCNT_Msk 1207,74556
#define DWT_CTRL_NOPRFCNT_Pos 1209,74678
#define DWT_CTRL_NOPRFCNT_Msk 1210,74802
#define DWT_CTRL_CYCDISS_Pos 1212,74924
#define DWT_CTRL_CYCDISS_Msk 1213,75047
#define DWT_CTRL_CYCEVTENA_Pos 1215,75168
#define DWT_CTRL_CYCEVTENA_Msk 1216,75293
#define DWT_CTRL_FOLDEVTENA_Pos 1218,75416
#define DWT_CTRL_FOLDEVTENA_Msk 1219,75542
#define DWT_CTRL_LSUEVTENA_Pos 1221,75666
#define DWT_CTRL_LSUEVTENA_Msk 1222,75791
#define DWT_CTRL_SLEEPEVTENA_Pos 1224,75914
#define DWT_CTRL_SLEEPEVTENA_Msk 1225,76041
#define DWT_CTRL_EXCEVTENA_Pos 1227,76166
#define DWT_CTRL_EXCEVTENA_Msk 1228,76291
#define DWT_CTRL_CPIEVTENA_Pos 1230,76414
#define DWT_CTRL_CPIEVTENA_Msk 1231,76539
#define DWT_CTRL_EXCTRCENA_Pos 1233,76662
#define DWT_CTRL_EXCTRCENA_Msk 1234,76787
#define DWT_CTRL_PCSAMPLENA_Pos 1236,76910
#define DWT_CTRL_PCSAMPLENA_Msk 1237,77036
#define DWT_CTRL_SYNCTAP_Pos 1239,77160
#define DWT_CTRL_SYNCTAP_Msk 1240,77283
#define DWT_CTRL_CYCTAP_Pos 1242,77404
#define DWT_CTRL_CYCTAP_Msk 1243,77526
#define DWT_CTRL_POSTINIT_Pos 1245,77646
#define DWT_CTRL_POSTINIT_Msk 1246,77770
#define DWT_CTRL_POSTPRESET_Pos 1248,77892
#define DWT_CTRL_POSTPRESET_Msk 1249,78018
#define DWT_CTRL_CYCCNTENA_Pos 1251,78142
#define DWT_CTRL_CYCCNTENA_Msk 1252,78267
#define DWT_CPICNT_CPICNT_Pos 1255,78432
#define DWT_CPICNT_CPICNT_Msk 1256,78556
#define DWT_EXCCNT_EXCCNT_Pos 1259,78735
#define DWT_EXCCNT_EXCCNT_Msk 1260,78859
#define DWT_SLEEPCNT_SLEEPCNT_Pos 1263,79025
#define DWT_SLEEPCNT_SLEEPCNT_Msk 1264,79153
#define DWT_LSUCNT_LSUCNT_Pos 1267,79321
#define DWT_LSUCNT_LSUCNT_Msk 1268,79445
#define DWT_FOLDCNT_FOLDCNT_Pos 1271,79624
#define DWT_FOLDCNT_FOLDCNT_Msk 1272,79750
#define DWT_FUNCTION_ID_Pos 1275,79926
#define DWT_FUNCTION_ID_Msk 1276,80048
#define DWT_FUNCTION_MATCHED_Pos 1278,80168
#define DWT_FUNCTION_MATCHED_Msk 1279,80295
#define DWT_FUNCTION_DATAVSIZE_Pos 1281,80420
#define DWT_FUNCTION_DATAVSIZE_Msk 1282,80549
#define DWT_FUNCTION_ACTION_Pos 1284,80676
#define DWT_FUNCTION_ACTION_Msk 1285,80802
#define DWT_FUNCTION_MATCH_Pos 1287,80926
#define DWT_FUNCTION_MATCH_Msk 1288,81051
  __IM  uint32_t SSPSR;1305,81491
  __IOM uint32_t CSPSR;1306,81600
        uint32_t RESERVED0[RESERVED01307,81707
  __IOM uint32_t ACPR;1308,81740
        uint32_t RESERVED1[RESERVED11309,81849
  __IOM uint32_t SPPR;1310,81883
        uint32_t RESERVED2[RESERVED21311,81985
  __IM  uint32_t FFSR;1312,82020
  __IOM uint32_t FFCR;1313,82127
  __IOM uint32_t PSCR;1314,82235
        uint32_t RESERVED3[RESERVED31315,82348
  __IM  uint32_t TRIGGER;1316,82383
  __IM  uint32_t ITFTTD0;1317,82471
  __IOM uint32_t ITATBCTR2;1318,82585
        uint32_t RESERVED4[RESERVED41319,82696
  __IM  uint32_t ITATBCTR0;1320,82729
  __IM  uint32_t ITFTTD1;1321,82840
  __IOM uint32_t ITCTRL;1322,82954
        uint32_t RESERVED5[RESERVED51323,83050
  __IOM uint32_t CLAIMSET;1324,83084
  __IOM uint32_t CLAIMCLR;1325,83169
        uint32_t RESERVED7[RESERVED71326,83256
  __IM  uint32_t DEVID;1327,83289
  __IM  uint32_t DEVTYPE;1328,83390
} TPI_Type;1329,83493
#define TPI_ACPR_PRESCALER_Pos 1332,83569
#define TPI_ACPR_PRESCALER_Msk 1333,83694
#define TPI_SPPR_TXMODE_Pos 1336,83871
#define TPI_SPPR_TXMODE_Msk 1337,83993
#define TPI_FFSR_FtNonStop_Pos 1340,84172
#define TPI_FFSR_FtNonStop_Msk 1341,84297
#define TPI_FFSR_TCPresent_Pos 1343,84420
#define TPI_FFSR_TCPresent_Msk 1344,84545
#define TPI_FFSR_FtStopped_Pos 1346,84668
#define TPI_FFSR_FtStopped_Msk 1347,84793
#define TPI_FFSR_FlInProg_Pos 1349,84916
#define TPI_FFSR_FlInProg_Msk 1350,85040
#define TPI_FFCR_TrigIn_Pos 1353,85222
#define TPI_FFCR_TrigIn_Msk 1354,85344
#define TPI_FFCR_FOnMan_Pos 1356,85464
#define TPI_FFCR_FOnMan_Msk 1357,85586
#define TPI_FFCR_EnFCont_Pos 1359,85706
#define TPI_FFCR_EnFCont_Msk 1360,85829
#define TPI_TRIGGER_TRIGGER_Pos 1363,85990
#define TPI_TRIGGER_TRIGGER_Msk 1364,86116
#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 1367,86306
#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk 1368,86447
#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 1370,86587
#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk 1371,86732
#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 1373,86876
#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk 1374,87018
#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 1376,87158
#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk 1377,87303
#define TPI_ITFTTD0_ATB_IF1_data2_Pos 1379,87448
#define TPI_ITFTTD0_ATB_IF1_data2_Msk 1380,87588
#define TPI_ITFTTD0_ATB_IF1_data1_Pos 1382,87726
#define TPI_ITFTTD0_ATB_IF1_data1_Msk 1383,87866
#define TPI_ITFTTD0_ATB_IF1_data0_Pos 1385,88004
#define TPI_ITFTTD0_ATB_IF1_data0_Msk 1386,88145
#define TPI_ITATBCTR2_AFVALID2S_Pos 1389,88357
#define TPI_ITATBCTR2_AFVALID2S_Msk 1390,88487
#define TPI_ITATBCTR2_AFVALID1S_Pos 1392,88616
#define TPI_ITATBCTR2_AFVALID1S_Msk 1393,88746
#define TPI_ITATBCTR2_ATREADY2S_Pos 1395,88875
#define TPI_ITATBCTR2_ATREADY2S_Msk 1396,89005
#define TPI_ITATBCTR2_ATREADY1S_Pos 1398,89133
#define TPI_ITATBCTR2_ATREADY1S_Msk 1399,89263
#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 1402,89457
#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk 1403,89599
#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 1405,89739
#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk 1406,89884
#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 1408,90028
#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk 1409,90170
#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 1411,90310
#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk 1412,90455
#define TPI_ITFTTD1_ATB_IF2_data2_Pos 1414,90600
#define TPI_ITFTTD1_ATB_IF2_data2_Msk 1415,90740
#define TPI_ITFTTD1_ATB_IF2_data1_Pos 1417,90878
#define TPI_ITFTTD1_ATB_IF2_data1_Msk 1418,91018
#define TPI_ITFTTD1_ATB_IF2_data0_Pos 1420,91156
#define TPI_ITFTTD1_ATB_IF2_data0_Msk 1421,91297
#define TPI_ITATBCTR0_AFVALID2S_Pos 1424,91500
#define TPI_ITATBCTR0_AFVALID2S_Msk 1425,91630
#define TPI_ITATBCTR0_AFVALID1S_Pos 1427,91759
#define TPI_ITATBCTR0_AFVALID1S_Msk 1428,91889
#define TPI_ITATBCTR0_ATREADY2S_Pos 1430,92018
#define TPI_ITATBCTR0_ATREADY2S_Msk 1431,92148
#define TPI_ITATBCTR0_ATREADY1S_Pos 1433,92276
#define TPI_ITATBCTR0_ATREADY1S_Msk 1434,92406
#define TPI_ITCTRL_Mode_Pos 1437,92591
#define TPI_ITCTRL_Mode_Msk 1438,92713
#define TPI_DEVID_NRZVALID_Pos 1441,92871
#define TPI_DEVID_NRZVALID_Msk 1442,92996
#define TPI_DEVID_MANCVALID_Pos 1444,93119
#define TPI_DEVID_MANCVALID_Msk 1445,93245
#define TPI_DEVID_PTINVALID_Pos 1447,93369
#define TPI_DEVID_PTINVALID_Msk 1448,93495
#define TPI_DEVID_FIFOSZ_Pos 1450,93619
#define TPI_DEVID_FIFOSZ_Msk 1451,93742
#define TPI_DEVID_NrTraceInput_Pos 1453,93863
#define TPI_DEVID_NrTraceInput_Msk 1454,93992
#define TPI_DEVTYPE_SubType_Pos 1457,94159
#define TPI_DEVTYPE_SubType_Msk 1458,94285
#define TPI_DEVTYPE_MajorType_Pos 1460,94409
#define TPI_DEVTYPE_MajorType_Msk 1461,94537
  __IM  uint32_t TYPE;1479,95031
  __IOM uint32_t CTRL;1480,95120
  __IOM uint32_t RNR;1481,95212
  __IOM uint32_t RBAR;1482,95310
  __IOM uint32_t RLAR;1483,95414
  __IOM uint32_t RBAR_A1;1484,95519
  __IOM uint32_t RLAR_A1;1485,95631
  __IOM uint32_t RBAR_A2;1486,95744
  __IOM uint32_t RLAR_A2;1487,95856
  __IOM uint32_t RBAR_A3;1488,95969
  __IOM uint32_t RLAR_A3;1489,96081
        uint32_t RESERVED0[RESERVED01490,96194
  __IOM uint32_t MAIR[MAIR1492,96237
  __IOM uint32_t MAIR0;1494,96276
  __IOM uint32_t MAIR1;1495,96391
} MPU_Type;1498,96518
#define MPU_TYPE_RALIASES 1500,96533
#define MPU_TYPE_IREGION_Pos 1503,96619
#define MPU_TYPE_IREGION_Msk 1504,96745
#define MPU_TYPE_DREGION_Pos 1506,96869
#define MPU_TYPE_DREGION_Msk 1507,96995
#define MPU_TYPE_SEPARATE_Pos 1509,97119
#define MPU_TYPE_SEPARATE_Msk 1510,97246
#define MPU_CTRL_PRIVDEFENA_Pos 1513,97411
#define MPU_CTRL_PRIVDEFENA_Msk 1514,97540
#define MPU_CTRL_HFNMIENA_Pos 1516,97667
#define MPU_CTRL_HFNMIENA_Msk 1517,97794
#define MPU_CTRL_ENABLE_Pos 1519,97919
#define MPU_CTRL_ENABLE_Msk 1520,98044
#define MPU_RNR_REGION_Pos 1523,98213
#define MPU_RNR_REGION_Msk 1524,98337
#define MPU_RBAR_BASE_Pos 1527,98511
#define MPU_RBAR_BASE_Msk 1528,98634
#define MPU_RBAR_SH_Pos 1530,98755
#define MPU_RBAR_SH_Msk 1531,98876
#define MPU_RBAR_AP_Pos 1533,98995
#define MPU_RBAR_AP_Msk 1534,99116
#define MPU_RBAR_XN_Pos 1536,99235
#define MPU_RBAR_XN_Msk 1537,99356
#define MPU_RLAR_LIMIT_Pos 1540,99528
#define MPU_RLAR_LIMIT_Msk 1541,99652
#define MPU_RLAR_AttrIndx_Pos 1543,99774
#define MPU_RLAR_AttrIndx_Msk 1544,99901
#define MPU_RLAR_EN_Pos 1546,100026
#define MPU_RLAR_EN_Msk 1547,100162
#define MPU_MAIR0_Attr3_Pos 1550,100367
#define MPU_MAIR0_Attr3_Msk 1551,100492
#define MPU_MAIR0_Attr2_Pos 1553,100615
#define MPU_MAIR0_Attr2_Msk 1554,100740
#define MPU_MAIR0_Attr1_Pos 1556,100863
#define MPU_MAIR0_Attr1_Msk 1557,100988
#define MPU_MAIR0_Attr0_Pos 1559,101111
#define MPU_MAIR0_Attr0_Msk 1560,101236
#define MPU_MAIR1_Attr7_Pos 1563,101422
#define MPU_MAIR1_Attr7_Msk 1564,101547
#define MPU_MAIR1_Attr6_Pos 1566,101670
#define MPU_MAIR1_Attr6_Msk 1567,101795
#define MPU_MAIR1_Attr5_Pos 1569,101918
#define MPU_MAIR1_Attr5_Msk 1570,102043
#define MPU_MAIR1_Attr4_Pos 1572,102166
#define MPU_MAIR1_Attr4_Msk 1573,102291
  __IOM uint32_t CTRL;1592,102804
  __IM  uint32_t TYPE;1593,102896
  __IOM uint32_t RNR;1595,103051
  __IOM uint32_t RBAR;1596,103149
  __IOM uint32_t RLAR;1597,103253
        uint32_t RESERVED0[RESERVED01599,103365
  __IOM uint32_t SFSR;1601,103405
  __IOM uint32_t SFAR;1602,103505
} SAU_Type;1603,103606
#define SAU_CTRL_ALLNS_Pos 1606,103661
#define SAU_CTRL_ALLNS_Msk 1607,103785
#define SAU_CTRL_ENABLE_Pos 1609,103907
#define SAU_CTRL_ENABLE_Msk 1610,104032
#define SAU_TYPE_SREGION_Pos 1613,104192
#define SAU_TYPE_SREGION_Msk 1614,104318
#define SAU_RNR_REGION_Pos 1618,104554
#define SAU_RNR_REGION_Msk 1619,104678
#define SAU_RBAR_BADDR_Pos 1622,104852
#define SAU_RBAR_BADDR_Msk 1623,104976
#define SAU_RLAR_LADDR_Pos 1626,105151
#define SAU_RLAR_LADDR_Msk 1627,105275
#define SAU_RLAR_NSC_Pos 1629,105397
#define SAU_RLAR_NSC_Msk 1630,105519
#define SAU_RLAR_ENABLE_Pos 1632,105639
#define SAU_RLAR_ENABLE_Msk 1633,105764
#define SAU_SFSR_LSERR_Pos 1638,106012
#define SAU_SFSR_LSERR_Msk 1639,106136
#define SAU_SFSR_SFARVALID_Pos 1641,106258
#define SAU_SFSR_SFARVALID_Msk 1642,106386
#define SAU_SFSR_LSPERR_Pos 1644,106512
#define SAU_SFSR_LSPERR_Msk 1645,106637
#define SAU_SFSR_INVTRAN_Pos 1647,106760
#define SAU_SFSR_INVTRAN_Msk 1648,106886
#define SAU_SFSR_AUVIOL_Pos 1650,107010
#define SAU_SFSR_AUVIOL_Msk 1651,107135
#define SAU_SFSR_INVER_Pos 1653,107258
#define SAU_SFSR_INVER_Msk 1654,107382
#define SAU_SFSR_INVIS_Pos 1656,107504
#define SAU_SFSR_INVIS_Msk 1657,107628
#define SAU_SFSR_INVEP_Pos 1659,107750
#define SAU_SFSR_INVEP_Msk 1660,107874
        uint32_t RESERVED0[RESERVED01678,108369
  __IOM uint32_t FPCCR;1679,108402
  __IOM uint32_t FPCAR;1680,108513
  __IOM uint32_t FPDSCR;1681,108624
  __IM  uint32_t MVFR0;1682,108742
  __IM  uint32_t MVFR1;1683,108846
  __IM  uint32_t MVFR2;1684,108950
} FPU_Type;1685,109054
#define FPU_FPCCR_ASPEN_Pos 1688,109128
#define FPU_FPCCR_ASPEN_Msk 1689,109253
#define FPU_FPCCR_LSPEN_Pos 1691,109376
#define FPU_FPCCR_LSPEN_Msk 1692,109497
#define FPU_FPCCR_LSPENS_Pos 1694,109620
#define FPU_FPCCR_LSPENS_Msk 1695,109742
#define FPU_FPCCR_CLRONRET_Pos 1697,109866
#define FPU_FPCCR_CLRONRET_Msk 1698,109990
#define FPU_FPCCR_CLRONRETS_Pos 1700,110116
#define FPU_FPCCR_CLRONRETS_Msk 1701,110241
#define FPU_FPCCR_TS_Pos 1703,110368
#define FPU_FPCCR_TS_Msk 1704,110486
#define FPU_FPCCR_UFRDY_Pos 1706,110606
#define FPU_FPCCR_UFRDY_Msk 1707,110727
#define FPU_FPCCR_SPLIMVIOL_Pos 1709,110850
#define FPU_FPCCR_SPLIMVIOL_Msk 1710,110975
#define FPU_FPCCR_MONRDY_Pos 1712,111102
#define FPU_FPCCR_MONRDY_Msk 1713,111224
#define FPU_FPCCR_SFRDY_Pos 1715,111348
#define FPU_FPCCR_SFRDY_Msk 1716,111469
#define FPU_FPCCR_BFRDY_Pos 1718,111592
#define FPU_FPCCR_BFRDY_Msk 1719,111713
#define FPU_FPCCR_MMRDY_Pos 1721,111836
#define FPU_FPCCR_MMRDY_Msk 1722,111957
#define FPU_FPCCR_HFRDY_Pos 1724,112080
#define FPU_FPCCR_HFRDY_Msk 1725,112201
#define FPU_FPCCR_THREAD_Pos 1727,112324
#define FPU_FPCCR_THREAD_Msk 1728,112458
#define FPU_FPCCR_S_Pos 1730,112597
#define FPU_FPCCR_S_Msk 1731,112750
#define FPU_FPCCR_USER_Pos 1733,112901
#define FPU_FPCCR_USER_Msk 1734,113036
#define FPU_FPCCR_LSPACT_Pos 1736,113169
#define FPU_FPCCR_LSPACT_Msk 1737,113319
#define FPU_FPCAR_ADDRESS_Pos 1740,113526
#define FPU_FPCAR_ADDRESS_Msk 1741,113653
#define FPU_FPDSCR_AHP_Pos 1744,113844
#define FPU_FPDSCR_AHP_Msk 1745,113968
#define FPU_FPDSCR_DN_Pos 1747,114090
#define FPU_FPDSCR_DN_Msk 1748,114213
#define FPU_FPDSCR_FZ_Pos 1750,114334
#define FPU_FPDSCR_FZ_Msk 1751,114457
#define FPU_FPDSCR_RMode_Pos 1753,114578
#define FPU_FPDSCR_RMode_Msk 1754,114704
#define FPU_MVFR0_FP_rounding_modes_Pos 1757,114880
#define FPU_MVFR0_FP_rounding_modes_Msk 1758,115018
#define FPU_MVFR0_Short_vectors_Pos 1760,115154
#define FPU_MVFR0_Short_vectors_Msk 1761,115288
#define FPU_MVFR0_Square_root_Pos 1763,115420
#define FPU_MVFR0_Square_root_Msk 1764,115552
#define FPU_MVFR0_Divide_Pos 1766,115682
#define FPU_MVFR0_Divide_Msk 1767,115809
#define FPU_MVFR0_FP_excep_trapping_Pos 1769,115934
#define FPU_MVFR0_FP_excep_trapping_Msk 1770,116076
#define FPU_MVFR0_Double_precision_Pos 1772,116216
#define FPU_MVFR0_Double_precision_Msk 1773,116353
#define FPU_MVFR0_Single_precision_Pos 1775,116488
#define FPU_MVFR0_Single_precision_Msk 1776,116625
#define FPU_MVFR0_A_SIMD_registers_Pos 1778,116760
#define FPU_MVFR0_A_SIMD_registers_Msk 1779,116897
#define FPU_MVFR1_FP_fused_MAC_Pos 1782,117084
#define FPU_MVFR1_FP_fused_MAC_Msk 1783,117217
#define FPU_MVFR1_FP_HPFP_Pos 1785,117348
#define FPU_MVFR1_FP_HPFP_Msk 1786,117476
#define FPU_MVFR1_D_NaN_mode_Pos 1788,117602
#define FPU_MVFR1_D_NaN_mode_Msk 1789,117733
#define FPU_MVFR1_FtZ_mode_Pos 1791,117862
#define FPU_MVFR1_FtZ_mode_Msk 1792,117991
#define FPU_MVFR2_FPMisc_Pos 1795,118170
#define FPU_MVFR2_FPMisc_Msk 1796,118297
  __IOM uint32_t DHCSR;1813,118818
  __OM  uint32_t DCRSR;1814,118931
  __IOM uint32_t DCRDR;1815,119040
  __IOM uint32_t DEMCR;1816,119145
        uint32_t RESERVED0[RESERVED01817,119261
  __IOM uint32_t DAUTHCTRL;1818,119294
  __IOM uint32_t DSCSR;1819,119403
} CoreDebug_Type;1820,119517
#define CoreDebug_DHCSR_DBGKEY_Pos 1823,119599
#define CoreDebug_DHCSR_DBGKEY_Msk 1824,119743
#define CoreDebug_DHCSR_S_RESTART_ST_Pos 1826,119885
#define CoreDebug_DHCSR_S_RESTART_ST_Msk 1827,120035
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1829,120183
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1830,120331
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1832,120477
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1833,120626
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1835,120773
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1836,120919
#define CoreDebug_DHCSR_S_SLEEP_Pos 1838,121063
#define CoreDebug_DHCSR_S_SLEEP_Msk 1839,121208
#define CoreDebug_DHCSR_S_HALT_Pos 1841,121351
#define CoreDebug_DHCSR_S_HALT_Msk 1842,121495
#define CoreDebug_DHCSR_S_REGRDY_Pos 1844,121637
#define CoreDebug_DHCSR_S_REGRDY_Msk 1845,121783
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1847,121927
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1848,122076
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1850,122223
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1851,122371
#define CoreDebug_DHCSR_C_STEP_Pos 1853,122517
#define CoreDebug_DHCSR_C_STEP_Msk 1854,122661
#define CoreDebug_DHCSR_C_HALT_Pos 1856,122803
#define CoreDebug_DHCSR_C_HALT_Msk 1857,122947
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1859,123089
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1860,123236
#define CoreDebug_DCRSR_REGWnR_Pos 1863,123438
#define CoreDebug_DCRSR_REGWnR_Msk 1864,123582
#define CoreDebug_DCRSR_REGSEL_Pos 1866,123724
#define CoreDebug_DCRSR_REGSEL_Msk 1867,123868
#define CoreDebug_DEMCR_TRCENA_Pos 1870,124074
#define CoreDebug_DEMCR_TRCENA_Msk 1871,124218
#define CoreDebug_DEMCR_MON_REQ_Pos 1873,124360
#define CoreDebug_DEMCR_MON_REQ_Msk 1874,124505
#define CoreDebug_DEMCR_MON_STEP_Pos 1876,124648
#define CoreDebug_DEMCR_MON_STEP_Msk 1877,124794
#define CoreDebug_DEMCR_MON_PEND_Pos 1879,124938
#define CoreDebug_DEMCR_MON_PEND_Msk 1880,125084
#define CoreDebug_DEMCR_MON_EN_Pos 1882,125228
#define CoreDebug_DEMCR_MON_EN_Msk 1883,125372
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1885,125514
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1886,125662
#define CoreDebug_DEMCR_VC_INTERR_Pos 1888,125808
#define CoreDebug_DEMCR_VC_INTERR_Msk 1889,125955
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1891,126100
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1892,126247
#define CoreDebug_DEMCR_VC_STATERR_Pos 1894,126392
#define CoreDebug_DEMCR_VC_STATERR_Msk 1895,126540
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1897,126686
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1898,126833
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1900,126978
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1901,127126
#define CoreDebug_DEMCR_VC_MMERR_Pos 1903,127272
#define CoreDebug_DEMCR_VC_MMERR_Msk 1904,127418
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1906,127562
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1907,127712
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 1910,127917
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk 1911,128070
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 1913,128221
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk 1914,128373
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1916,128523
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk 1917,128674
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 1919,128823
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk 1920,128974
#define CoreDebug_DSCSR_CDS_Pos 1923,129185
#define CoreDebug_DSCSR_CDS_Msk 1924,129326
#define CoreDebug_DSCSR_SBRSEL_Pos 1926,129465
#define CoreDebug_DSCSR_SBRSEL_Msk 1927,129609
#define CoreDebug_DSCSR_SBRSELEN_Pos 1929,129751
#define CoreDebug_DSCSR_SBRSELEN_Msk 1930,129897
  __IOM uint32_t DHCSR;1947,130359
  __OM  uint32_t DCRSR;1948,130472
  __IOM uint32_t DCRDR;1949,130581
  __IOM uint32_t DEMCR;1950,130686
        uint32_t RESERVED0[RESERVED01951,130802
  __IOM uint32_t DAUTHCTRL;1952,130835
  __IOM uint32_t DSCSR;1953,130944
} DCB_Type;1954,131058
#define DCB_DHCSR_DBGKEY_Pos 1957,131141
#define DCB_DHCSR_DBGKEY_Msk 1958,131270
#define DCB_DHCSR_S_RESTART_ST_Pos 1960,131397
#define DCB_DHCSR_S_RESTART_ST_Msk 1961,131538
#define DCB_DHCSR_S_RESET_ST_Pos 1963,131677
#define DCB_DHCSR_S_RESET_ST_Msk 1964,131816
#define DCB_DHCSR_S_RETIRE_ST_Pos 1966,131953
#define DCB_DHCSR_S_RETIRE_ST_Msk 1967,132093
#define DCB_DHCSR_S_SDE_Pos 1969,132231
#define DCB_DHCSR_S_SDE_Msk 1970,132371
#define DCB_DHCSR_S_LOCKUP_Pos 1972,132509
#define DCB_DHCSR_S_LOCKUP_Msk 1973,132642
#define DCB_DHCSR_S_SLEEP_Pos 1975,132773
#define DCB_DHCSR_S_SLEEP_Msk 1976,132908
#define DCB_DHCSR_S_HALT_Pos 1978,133041
#define DCB_DHCSR_S_HALT_Msk 1979,133174
#define DCB_DHCSR_S_REGRDY_Pos 1981,133305
#define DCB_DHCSR_S_REGRDY_Msk 1982,133446
#define DCB_DHCSR_C_SNAPSTALL_Pos 1984,133585
#define DCB_DHCSR_C_SNAPSTALL_Msk 1985,133723
#define DCB_DHCSR_C_MASKINTS_Pos 1987,133859
#define DCB_DHCSR_C_MASKINTS_Msk 1988,134002
#define DCB_DHCSR_C_STEP_Pos 1990,134143
#define DCB_DHCSR_C_STEP_Msk 1991,134275
#define DCB_DHCSR_C_HALT_Pos 1993,134405
#define DCB_DHCSR_C_HALT_Msk 1994,134537
#define DCB_DHCSR_C_DEBUGEN_Pos 1996,134667
#define DCB_DHCSR_C_DEBUGEN_Msk 1997,134807
#define DCB_DCRSR_REGWnR_Pos 2000,135007
#define DCB_DCRSR_REGWnR_Msk 2001,135150
#define DCB_DCRSR_REGSEL_Pos 2003,135291
#define DCB_DCRSR_REGSEL_Msk 2004,135428
#define DCB_DCRDR_DBGTMP_Pos 2007,135623
#define DCB_DCRDR_DBGTMP_Msk 2008,135764
#define DCB_DEMCR_TRCENA_Pos 2011,135974
#define DCB_DEMCR_TRCENA_Msk 2012,136106
#define DCB_DEMCR_MONPRKEY_Pos 2014,136236
#define DCB_DEMCR_MONPRKEY_Msk 2015,136376
#define DCB_DEMCR_UMON_EN_Pos 2017,136514
#define DCB_DEMCR_UMON_EN_Msk 2018,136661
#define DCB_DEMCR_SDME_Pos 2020,136806
#define DCB_DEMCR_SDME_Msk 2021,136952
#define DCB_DEMCR_MON_REQ_Pos 2023,137096
#define DCB_DEMCR_MON_REQ_Msk 2024,137231
#define DCB_DEMCR_MON_STEP_Pos 2026,137364
#define DCB_DEMCR_MON_STEP_Msk 2027,137496
#define DCB_DEMCR_MON_PEND_Pos 2029,137626
#define DCB_DEMCR_MON_PEND_Msk 2030,137758
#define DCB_DEMCR_MON_EN_Pos 2032,137888
#define DCB_DEMCR_MON_EN_Msk 2033,138022
#define DCB_DEMCR_VC_SFERR_Pos 2035,138154
#define DCB_DEMCR_VC_SFERR_Msk 2036,138298
#define DCB_DEMCR_VC_HARDERR_Pos 2038,138440
#define DCB_DEMCR_VC_HARDERR_Msk 2039,138589
#define DCB_DEMCR_VC_INTERR_Pos 2041,138736
#define DCB_DEMCR_VC_INTERR_Msk 2042,138885
#define DCB_DEMCR_VC_BUSERR_Pos 2044,139032
#define DCB_DEMCR_VC_BUSERR_Msk 2045,139180
#define DCB_DEMCR_VC_STATERR_Pos 2047,139326
#define DCB_DEMCR_VC_STATERR_Msk 2048,139471
#define DCB_DEMCR_VC_CHKERR_Pos 2050,139614
#define DCB_DEMCR_VC_CHKERR_Msk 2051,139759
#define DCB_DEMCR_VC_NOCPERR_Pos 2053,139902
#define DCB_DEMCR_VC_NOCPERR_Msk 2054,140046
#define DCB_DEMCR_VC_MMERR_Pos 2056,140188
#define DCB_DEMCR_VC_MMERR_Msk 2057,140337
#define DCB_DEMCR_VC_CORERESET_Pos 2059,140484
#define DCB_DEMCR_VC_CORERESET_Msk 2060,140627
#define DCB_DAUTHCTRL_INTSPNIDEN_Pos 2063,140836
#define DCB_DAUTHCTRL_INTSPNIDEN_Msk 2064,141001
#define DCB_DAUTHCTRL_SPNIDENSEL_Pos 2066,141164
#define DCB_DAUTHCTRL_SPNIDENSEL_Msk 2067,141327
#define DCB_DAUTHCTRL_INTSPIDEN_Pos 2069,141488
#define DCB_DAUTHCTRL_INTSPIDEN_Msk 2070,141649
#define DCB_DAUTHCTRL_SPIDENSEL_Pos 2072,141808
#define DCB_DAUTHCTRL_SPIDENSEL_Msk 2073,141967
#define DCB_DSCSR_CDSKEY_Pos 2076,142193
#define DCB_DSCSR_CDSKEY_Msk 2077,142333
#define DCB_DSCSR_CDS_Pos 2079,142471
#define DCB_DSCSR_CDS_Msk 2080,142612
#define DCB_DSCSR_SBRSEL_Pos 2082,142751
#define DCB_DSCSR_SBRSEL_Msk 2083,142900
#define DCB_DSCSR_SBRSELEN_Pos 2085,143047
#define DCB_DSCSR_SBRSELEN_Msk 2086,143203
  __OM  uint32_t DLAR;2104,143690
  __IM  uint32_t DLSR;2105,143795
  __IM  uint32_t DAUTHSTATUS;2106,143900
  __IM  uint32_t DDEVARCH;2107,144008
  __IM  uint32_t DDEVTYPE;2108,144112
} DIB_Type;2109,144208
#define DIB_DLAR_KEY_Pos 2112,144282
#define DIB_DLAR_KEY_Msk 2113,144404
#define DIB_DLSR_nTT_Pos 2116,144583
#define DIB_DLSR_nTT_Msk 2117,144720
#define DIB_DLSR_SLK_Pos 2119,144855
#define DIB_DLSR_SLK_Msk 2120,144994
#define DIB_DLSR_SLI_Pos 2122,145131
#define DIB_DLSR_SLI_Msk 2123,145275
#define DIB_DAUTHSTATUS_SNID_Pos 2126,145486
#define DIB_DAUTHSTATUS_SNID_Msk 2127,145637
#define DIB_DAUTHSTATUS_SID_Pos 2129,145786
#define DIB_DAUTHSTATUS_SID_Msk 2130,145933
#define DIB_DAUTHSTATUS_NSNID_Pos 2132,146078
#define DIB_DAUTHSTATUS_NSNID_Msk 2133,146233
#define DIB_DAUTHSTATUS_NSID_Pos 2135,146386
#define DIB_DAUTHSTATUS_NSID_Msk 2136,146537
#define DIB_DDEVARCH_ARCHITECT_Pos 2139,146748
#define DIB_DDEVARCH_ARCHITECT_Msk 2140,146880
#define DIB_DDEVARCH_PRESENT_Pos 2142,147010
#define DIB_DDEVARCH_PRESENT_Msk 2143,147148
#define DIB_DDEVARCH_REVISION_Pos 2145,147284
#define DIB_DDEVARCH_REVISION_Msk 2146,147415
#define DIB_DDEVARCH_ARCHVER_Pos 2148,147544
#define DIB_DDEVARCH_ARCHVER_Msk 2149,147687
#define DIB_DDEVARCH_ARCHPART_Pos 2151,147828
#define DIB_DDEVARCH_ARCHPART_Msk 2152,147968
#define DIB_DDEVTYPE_SUB_Pos 2155,148160
#define DIB_DDEVTYPE_SUB_Msk 2156,148291
#define DIB_DDEVTYPE_MAJOR_Pos 2158,148420
#define DIB_DDEVTYPE_MAJOR_Msk 2159,148553
#define _VAL2FLD(2178,149205
#define _FLD2VAL(2186,149583
  #define SCS_BASE 2199,149936
  #define ITM_BASE 2200,150052
  #define DWT_BASE 2201,150151
  #define TPI_BASE 2202,150250
  #define CoreDebug_BASE 2203,150349
  #define DCB_BASE 2204,150467
  #define DIB_BASE 2205,150566
  #define SysTick_BASE 2206,150665
  #define NVIC_BASE 2207,150768
  #define SCB_BASE 2208,150868
  #define SCnSCB 2210,150986
  #define SCB 2211,151103
  #define SysTick 2212,151210
  #define NVIC 2213,151321
  #define ITM 2214,151429
  #define DWT 2215,151536
  #define TPI 2216,151643
  #define CoreDebug 2217,151750
  #define DCB 2218,151876
  #define DIB 2219,151983
    #define MPU_BASE 2222,152148
    #define MPU 2223,152253
    #define SAU_BASE 2227,152436
    #define SAU 2228,152544
  #define FPU_BASE 2231,152664
  #define FPU 2232,152766
  #define SCS_BASE_NS 2235,152934
  #define CoreDebug_BASE_NS 2236,153077
  #define DCB_BASE_NS 2237,153232
  #define DIB_BASE_NS 2238,153375
  #define SysTick_BASE_NS 2239,153518
  #define NVIC_BASE_NS 2240,153661
  #define SCB_BASE_NS 2241,153804
  #define SCnSCB_NS 2243,153949
  #define SCB_NS 2244,154092
  #define SysTick_NS 2245,154235
  #define NVIC_NS 2246,154378
  #define CoreDebug_NS 2247,154521
  #define DCB_NS 2248,154676
  #define DIB_NS 2249,154819
    #define MPU_BASE_NS 2252,155020
    #define MPU_NS 2253,155163
  #define FPU_BASE_NS 2256,155318
  #define FPU_NS 2257,155461
#define ID_ADR 2269,155888
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 2297,156771
  #define NVIC_SetPriorityGrouping 2301,156898
  #define NVIC_GetPriorityGrouping 2302,156964
  #define NVIC_EnableIRQ 2303,157030
  #define NVIC_GetEnableIRQ 2304,157086
  #define NVIC_DisableIRQ 2305,157145
  #define NVIC_GetPendingIRQ 2306,157202
  #define NVIC_SetPendingIRQ 2307,157262
  #define NVIC_ClearPendingIRQ 2308,157322
  #define NVIC_GetActive 2309,157384
  #define NVIC_SetPriority 2310,157440
  #define NVIC_GetPriority 2311,157498
  #define NVIC_SystemReset 2312,157556
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 2317,157722
  #define NVIC_SetVector 2321,157855
  #define NVIC_GetVector 2322,157911
#define NVIC_USER_IRQ_OFFSET 2325,158007
#define FNC_RETURN 2331,158315
#define EXC_RETURN_PREFIX 2334,158538
#define EXC_RETURN_S 2335,158668
#define EXC_RETURN_DCRS 2336,158798
#define EXC_RETURN_FTYPE 2337,158928
#define EXC_RETURN_MODE 2338,159058
#define EXC_RETURN_SPSEL 2339,159188
#define EXC_RETURN_ES 2340,159318
#define EXC_INTEGRITY_SIGNATURE 2344,159710
#define EXC_INTEGRITY_SIGNATURE 2346,159848
__STATIC_INLINE void __NVIC_SetPriorityGrouping(2359,160484
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(2378,161441
__STATIC_INLINE void __NVIC_EnableIRQ(2390,161819
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(2409,162417
__STATIC_INLINE void __NVIC_DisableIRQ(2428,162911
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(2447,163511
__STATIC_INLINE void __NVIC_SetPendingIRQ(2466,164021
__STATIC_INLINE void __NVIC_ClearPendingIRQ(2481,164463
__STATIC_INLINE uint32_t __NVIC_GetActive(2498,165032
__STATIC_INLINE uint32_t NVIC_GetTargetState(2520,165768
__STATIC_INLINE uint32_t NVIC_SetTargetState(2541,166442
__STATIC_INLINE uint32_t NVIC_ClearTargetState(2563,167217
__STATIC_INLINE void __NVIC_SetPriority(2587,168097
__STATIC_INLINE uint32_t __NVIC_GetPriority(2609,168951
__STATIC_INLINE uint32_t NVIC_EncodePriority 2634,169933
__STATIC_INLINE void NVIC_DecodePriority 2661,171445
__STATIC_INLINE void __NVIC_SetVector(2684,172750
__STATIC_INLINE uint32_t __NVIC_GetVector(2700,173316
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(2711,173586
__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(2736,174961
__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(2755,175949
__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(2767,176379
__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(2784,176975
__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(2803,177521
__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(2820,178157
__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(2839,178719
__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(2854,179213
__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(2871,179830
__STATIC_INLINE void TZ_NVIC_SetPriority_NS(2893,180609
__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(2914,181506
__STATIC_INLINE uint32_t SCB_GetFPUType(2954,182552
__STATIC_INLINE void TZ_SAU_Enable(2992,183491
__STATIC_INLINE void TZ_SAU_Disable(3003,183679
__STATIC_INLINE void DCB_SetAuthCtrl(3029,184360
__STATIC_INLINE uint32_t DCB_GetAuthCtrl(3044,184692
__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(3056,185056
__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(3071,185442
__STATIC_INLINE uint32_t DIB_GetAuthStatus(3096,186156
__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(3108,186537
__STATIC_INLINE uint32_t SysTick_Config(3140,187737
__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(3169,189323
#define                 ITM_RXBUFFER_EMPTY 3201,190748
__STATIC_INLINE uint32_t ITM_SendChar 3212,191290
__STATIC_INLINE int32_t ITM_ReceiveChar 3233,191848
__STATIC_INLINE int32_t ITM_CheckChar 3253,192385

Drivers/CMSIS/Include/core_cm4.h,33383
#define __CORE_CM4_H_GENERIC32,1240
#define __CM4_CMSIS_VERSION_MAIN 66,2217
#define __CM4_CMSIS_VERSION_SUB 67,2342
#define __CM4_CMSIS_VERSION 68,2466
#define __CORTEX_M 71,2661
      #define __FPU_USED 79,3044
      #define __FPU_USED 82,3192
    #define __FPU_USED 85,3248
      #define __FPU_USED 91,3442
      #define __FPU_USED 94,3592
    #define __FPU_USED 97,3648
      #define __FPU_USED 103,3833
      #define __FPU_USED 106,3981
    #define __FPU_USED 109,4037
      #define __FPU_USED 115,4198
      #define __FPU_USED 118,4346
    #define __FPU_USED 121,4402
      #define __FPU_USED 127,4571
      #define __FPU_USED 130,4719
    #define __FPU_USED 133,4775
      #define __FPU_USED 139,4938
      #define __FPU_USED 142,5086
    #define __FPU_USED 145,5142
      #define __FPU_USED 151,5303
      #define __FPU_USED 154,5451
    #define __FPU_USED 157,5507
#define __CORE_CM4_H_DEPENDANT174,5778
    #define __CM4_REV 183,5959
    #define __FPU_PRESENT 188,6117
    #define __MPU_PRESENT 193,6276
    #define __VTOR_PRESENT 198,6436
    #define __NVIC_PRIO_BITS 203,6600
    #define __Vendor_SysTickConfig 208,6771
  #define   __I 222,7255
  #define   __I 224,7344
#define     __O 226,7434
#define     __IO 227,7517
#define     __IM 230,7666
#define     __OM 231,7764
#define     __IOM 232,7863
    uint32_t _reserved0:_reserved0268,8828
    uint32_t GE:GE269,8900
    uint32_t _reserved1:_reserved1270,8991
    uint32_t Q:Q271,9063
    uint32_t V:V272,9152
    uint32_t C:C273,9244
    uint32_t Z:Z274,9333
    uint32_t N:N275,9421
  } b;276,9513
  uint32_t w;277,9594
} APSR_Type;278,9675
#define APSR_N_Pos 281,9724
#define APSR_N_Msk 282,9840
#define APSR_Z_Pos 284,9954
#define APSR_Z_Msk 285,10070
#define APSR_C_Pos 287,10184
#define APSR_C_Msk 288,10300
#define APSR_V_Pos 290,10414
#define APSR_V_Msk 291,10530
#define APSR_Q_Pos 293,10644
#define APSR_Q_Msk 294,10760
#define APSR_GE_Pos 296,10874
#define APSR_GE_Msk 297,10991
    uint32_t ISR:ISR307,11229
    uint32_t _reserved0:_reserved0308,11309
  } b;309,11381
  uint32_t w;310,11462
} IPSR_Type;311,11543
#define IPSR_ISR_Pos 314,11592
#define IPSR_ISR_Msk 315,11710
    uint32_t ISR:ISR325,11956
    uint32_t _reserved0:_reserved0326,12036
    uint32_t ICI_IT_1:ICI_IT_1327,12108
    uint32_t GE:GE328,12185
    uint32_t _reserved1:_reserved1329,12276
    uint32_t T:T330,12348
    uint32_t ICI_IT_2:ICI_IT_2331,12421
    uint32_t Q:Q332,12498
    uint32_t V:V333,12587
    uint32_t C:C334,12679
    uint32_t Z:Z335,12768
    uint32_t N:N336,12856
  } b;337,12948
  uint32_t w;338,13029
} xPSR_Type;339,13110
#define xPSR_N_Pos 342,13159
#define xPSR_N_Msk 343,13275
#define xPSR_Z_Pos 345,13389
#define xPSR_Z_Msk 346,13505
#define xPSR_C_Pos 348,13619
#define xPSR_C_Msk 349,13735
#define xPSR_V_Pos 351,13849
#define xPSR_V_Msk 352,13965
#define xPSR_Q_Pos 354,14079
#define xPSR_Q_Msk 355,14195
#define xPSR_ICI_IT_2_Pos 357,14309
#define xPSR_ICI_IT_2_Msk 358,14437
#define xPSR_T_Pos 360,14563
#define xPSR_T_Msk 361,14679
#define xPSR_GE_Pos 363,14793
#define xPSR_GE_Msk 364,14910
#define xPSR_ICI_IT_1_Pos 366,15025
#define xPSR_ICI_IT_1_Msk 367,15153
#define xPSR_ISR_Pos 369,15279
#define xPSR_ISR_Msk 370,15397
    uint32_t nPRIV:nPRIV380,15623
    uint32_t SPSEL:SPSEL381,15721
    uint32_t FPCA:FPCA382,15801
    uint32_t _reserved0:_reserved0383,15889
  } b;384,15961
  uint32_t w;385,16042
} CONTROL_Type;386,16123
#define CONTROL_FPCA_Pos 389,16178
#define CONTROL_FPCA_Msk 390,16300
#define CONTROL_SPSEL_Pos 392,16420
#define CONTROL_SPSEL_Msk 393,16543
#define CONTROL_nPRIV_Pos 395,16664
#define CONTROL_nPRIV_Msk 396,16787
  __IOM uint32_t ISER[ISER413,17238
        uint32_t RESERVED0[RESERVED0414,17339
  __IOM uint32_t ICER[ICER415,17373
        uint32_t RESERVED1[RESERVED1416,17476
  __IOM uint32_t ISPR[ISPR417,17510
        uint32_t RESERVED2[RESERVED2418,17612
  __IOM uint32_t ICPR[ICPR419,17646
        uint32_t RESERVED3[RESERVED3420,17750
  __IOM uint32_t IABR[IABR421,17784
        uint32_t RESERVED4[RESERVED4422,17885
  __IOM uint8_t  IP[IP423,17919
        uint32_t RESERVED5[RESERVED5424,18030
  __OM  uint32_t STIR;425,18065
}  NVIC_Type;426,18172
#define NVIC_STIR_INTID_Pos 429,18246
#define NVIC_STIR_INTID_Msk 430,18369
  __IM  uint32_t CPUID;447,18798
  __IOM uint32_t ICSR;448,18889
  __IOM uint32_t VTOR;449,18997
  __IOM uint32_t AIRCR;450,19097
  __IOM uint32_t SCR;451,19217
  __IOM uint32_t CCR;452,19312
  __IOM uint8_t  SHP[SHP453,19414
  __IOM uint32_t SHCSR;454,19539
  __IOM uint32_t CFSR;455,19652
  __IOM uint32_t HFSR;456,19758
  __IOM uint32_t DFSR;457,19855
  __IOM uint32_t MMFAR;458,19954
  __IOM uint32_t BFAR;459,20058
  __IOM uint32_t AFSR;460,20155
  __IM  uint32_t PFR[PFR461,20258
  __IM  uint32_t DFR;462,20356
  __IM  uint32_t ADR;463,20450
  __IM  uint32_t MMFR[MMFR464,20548
  __IM  uint32_t ISAR[ISAR465,20649
        uint32_t RESERVED0[RESERVED0466,20756
  __IOM uint32_t CPACR;467,20789
} SCB_Type;468,20896
#define SCB_CPUID_IMPLEMENTER_Pos 471,20949
#define SCB_CPUID_IMPLEMENTER_Msk 472,21080
#define SCB_CPUID_VARIANT_Pos 474,21209
#define SCB_CPUID_VARIANT_Msk 475,21336
#define SCB_CPUID_ARCHITECTURE_Pos 477,21461
#define SCB_CPUID_ARCHITECTURE_Msk 478,21593
#define SCB_CPUID_PARTNO_Pos 480,21723
#define SCB_CPUID_PARTNO_Msk 481,21849
#define SCB_CPUID_REVISION_Pos 483,21973
#define SCB_CPUID_REVISION_Msk 484,22101
#define SCB_ICSR_NMIPENDSET_Pos 487,22283
#define SCB_ICSR_NMIPENDSET_Msk 488,22412
#define SCB_ICSR_PENDSVSET_Pos 490,22539
#define SCB_ICSR_PENDSVSET_Msk 491,22667
#define SCB_ICSR_PENDSVCLR_Pos 493,22793
#define SCB_ICSR_PENDSVCLR_Msk 494,22921
#define SCB_ICSR_PENDSTSET_Pos 496,23047
#define SCB_ICSR_PENDSTSET_Msk 497,23175
#define SCB_ICSR_PENDSTCLR_Pos 499,23301
#define SCB_ICSR_PENDSTCLR_Msk 500,23429
#define SCB_ICSR_ISRPREEMPT_Pos 502,23555
#define SCB_ICSR_ISRPREEMPT_Msk 503,23684
#define SCB_ICSR_ISRPENDING_Pos 505,23811
#define SCB_ICSR_ISRPENDING_Msk 506,23940
#define SCB_ICSR_VECTPENDING_Pos 508,24067
#define SCB_ICSR_VECTPENDING_Msk 509,24197
#define SCB_ICSR_RETTOBASE_Pos 511,24325
#define SCB_ICSR_RETTOBASE_Msk 512,24453
#define SCB_ICSR_VECTACTIVE_Pos 514,24579
#define SCB_ICSR_VECTACTIVE_Msk 515,24708
#define SCB_VTOR_TBLOFF_Pos 518,24887
#define SCB_VTOR_TBLOFF_Msk 519,25012
#define SCB_AIRCR_VECTKEY_Pos 522,25207
#define SCB_AIRCR_VECTKEY_Msk 523,25334
#define SCB_AIRCR_VECTKEYSTAT_Pos 525,25459
#define SCB_AIRCR_VECTKEYSTAT_Msk 526,25590
#define SCB_AIRCR_ENDIANESS_Pos 528,25719
#define SCB_AIRCR_ENDIANESS_Msk 529,25848
#define SCB_AIRCR_PRIGROUP_Pos 531,25975
#define SCB_AIRCR_PRIGROUP_Msk 532,26103
#define SCB_AIRCR_SYSRESETREQ_Pos 534,26229
#define SCB_AIRCR_SYSRESETREQ_Msk 535,26360
#define SCB_AIRCR_VECTCLRACTIVE_Pos 537,26489
#define SCB_AIRCR_VECTCLRACTIVE_Msk 538,26622
#define SCB_AIRCR_VECTRESET_Pos 540,26753
#define SCB_AIRCR_VECTRESET_Msk 541,26882
#define SCB_SCR_SEVONPEND_Pos 544,27056
#define SCB_SCR_SEVONPEND_Msk 545,27183
#define SCB_SCR_SLEEPDEEP_Pos 547,27308
#define SCB_SCR_SLEEPDEEP_Msk 548,27435
#define SCB_SCR_SLEEPONEXIT_Pos 550,27560
#define SCB_SCR_SLEEPONEXIT_Msk 551,27689
#define SCB_CCR_STKALIGN_Pos 554,27870
#define SCB_CCR_STKALIGN_Msk 555,27996
#define SCB_CCR_BFHFNMIGN_Pos 557,28120
#define SCB_CCR_BFHFNMIGN_Msk 558,28247
#define SCB_CCR_DIV_0_TRP_Pos 560,28372
#define SCB_CCR_DIV_0_TRP_Msk 561,28499
#define SCB_CCR_UNALIGN_TRP_Pos 563,28624
#define SCB_CCR_UNALIGN_TRP_Msk 564,28753
#define SCB_CCR_USERSETMPEND_Pos 566,28880
#define SCB_CCR_USERSETMPEND_Msk 567,29010
#define SCB_CCR_NONBASETHRDENA_Pos 569,29138
#define SCB_CCR_NONBASETHRDENA_Msk 570,29270
#define SCB_SHCSR_USGFAULTENA_Pos 573,29465
#define SCB_SHCSR_USGFAULTENA_Msk 574,29596
#define SCB_SHCSR_BUSFAULTENA_Pos 576,29725
#define SCB_SHCSR_BUSFAULTENA_Msk 577,29856
#define SCB_SHCSR_MEMFAULTENA_Pos 579,29985
#define SCB_SHCSR_MEMFAULTENA_Msk 580,30116
#define SCB_SHCSR_SVCALLPENDED_Pos 582,30245
#define SCB_SHCSR_SVCALLPENDED_Msk 583,30377
#define SCB_SHCSR_BUSFAULTPENDED_Pos 585,30507
#define SCB_SHCSR_BUSFAULTPENDED_Msk 586,30641
#define SCB_SHCSR_MEMFAULTPENDED_Pos 588,30773
#define SCB_SHCSR_MEMFAULTPENDED_Msk 589,30907
#define SCB_SHCSR_USGFAULTPENDED_Pos 591,31039
#define SCB_SHCSR_USGFAULTPENDED_Msk 592,31173
#define SCB_SHCSR_SYSTICKACT_Pos 594,31305
#define SCB_SHCSR_SYSTICKACT_Msk 595,31435
#define SCB_SHCSR_PENDSVACT_Pos 597,31563
#define SCB_SHCSR_PENDSVACT_Msk 598,31692
#define SCB_SHCSR_MONITORACT_Pos 600,31819
#define SCB_SHCSR_MONITORACT_Msk 601,31949
#define SCB_SHCSR_SVCALLACT_Pos 603,32077
#define SCB_SHCSR_SVCALLACT_Msk 604,32206
#define SCB_SHCSR_USGFAULTACT_Pos 606,32333
#define SCB_SHCSR_USGFAULTACT_Msk 607,32464
#define SCB_SHCSR_BUSFAULTACT_Pos 609,32593
#define SCB_SHCSR_BUSFAULTACT_Msk 610,32724
#define SCB_SHCSR_MEMFAULTACT_Pos 612,32853
#define SCB_SHCSR_MEMFAULTACT_Msk 613,32984
#define SCB_CFSR_USGFAULTSR_Pos 616,33171
#define SCB_CFSR_USGFAULTSR_Msk 617,33317
#define SCB_CFSR_BUSFAULTSR_Pos 619,33461
#define SCB_CFSR_BUSFAULTSR_Msk 620,33605
#define SCB_CFSR_MEMFAULTSR_Pos 622,33747
#define SCB_CFSR_MEMFAULTSR_Msk 623,33901
#define SCB_CFSR_MMARVALID_Pos 626,34141
#define SCB_CFSR_MMARVALID_Msk 627,34277
#define SCB_CFSR_MLSPERR_Pos 629,34411
#define SCB_CFSR_MLSPERR_Msk 630,34545
#define SCB_CFSR_MSTKERR_Pos 632,34677
#define SCB_CFSR_MSTKERR_Msk 633,34811
#define SCB_CFSR_MUNSTKERR_Pos 635,34943
#define SCB_CFSR_MUNSTKERR_Msk 636,35079
#define SCB_CFSR_DACCVIOL_Pos 638,35213
#define SCB_CFSR_DACCVIOL_Msk 639,35348
#define SCB_CFSR_IACCVIOL_Pos 641,35481
#define SCB_CFSR_IACCVIOL_Msk 642,35616
#define SCB_CFSR_BFARVALID_Pos 645,35830
#define SCB_CFSR_BFARVALID_Msk 646,35965
#define SCB_CFSR_LSPERR_Pos 648,36098
#define SCB_CFSR_LSPERR_Msk 649,36230
#define SCB_CFSR_STKERR_Pos 651,36360
#define SCB_CFSR_STKERR_Msk 652,36492
#define SCB_CFSR_UNSTKERR_Pos 654,36622
#define SCB_CFSR_UNSTKERR_Msk 655,36756
#define SCB_CFSR_IMPRECISERR_Pos 657,36888
#define SCB_CFSR_IMPRECISERR_Msk 658,37025
#define SCB_CFSR_PRECISERR_Pos 660,37160
#define SCB_CFSR_PRECISERR_Msk 661,37295
#define SCB_CFSR_IBUSERR_Pos 663,37428
#define SCB_CFSR_IBUSERR_Msk 664,37561
#define SCB_CFSR_DIVBYZERO_Pos 667,37775
#define SCB_CFSR_DIVBYZERO_Msk 668,37910
#define SCB_CFSR_UNALIGNED_Pos 670,38043
#define SCB_CFSR_UNALIGNED_Msk 671,38178
#define SCB_CFSR_NOCP_Pos 673,38311
#define SCB_CFSR_NOCP_Msk 674,38441
#define SCB_CFSR_INVPC_Pos 676,38569
#define SCB_CFSR_INVPC_Msk 677,38700
#define SCB_CFSR_INVSTATE_Pos 679,38829
#define SCB_CFSR_INVSTATE_Msk 680,38963
#define SCB_CFSR_UNDEFINSTR_Pos 682,39095
#define SCB_CFSR_UNDEFINSTR_Msk 683,39231
#define SCB_HFSR_DEBUGEVT_Pos 686,39415
#define SCB_HFSR_DEBUGEVT_Msk 687,39542
#define SCB_HFSR_FORCED_Pos 689,39667
#define SCB_HFSR_FORCED_Msk 690,39792
#define SCB_HFSR_VECTTBL_Pos 692,39915
#define SCB_HFSR_VECTTBL_Msk 693,40041
#define SCB_DFSR_EXTERNAL_Pos 696,40216
#define SCB_DFSR_EXTERNAL_Msk 697,40343
#define SCB_DFSR_VCATCH_Pos 699,40468
#define SCB_DFSR_VCATCH_Msk 700,40593
#define SCB_DFSR_DWTTRAP_Pos 702,40716
#define SCB_DFSR_DWTTRAP_Msk 703,40842
#define SCB_DFSR_BKPT_Pos 705,40966
#define SCB_DFSR_BKPT_Msk 706,41089
#define SCB_DFSR_HALTED_Pos 708,41210
#define SCB_DFSR_HALTED_Msk 709,41335
        uint32_t RESERVED0[RESERVED0726,41807
  __IM  uint32_t ICTR;727,41840
  __IOM uint32_t ACTLR;728,41946
} SCnSCB_Type;729,42044
#define SCnSCB_ICTR_INTLINESNUM_Pos 732,42116
#define SCnSCB_ICTR_INTLINESNUM_Msk 733,42239
#define SCnSCB_ACTLR_DISOOFP_Pos 736,42406
#define SCnSCB_ACTLR_DISOOFP_Msk 737,42526
#define SCnSCB_ACTLR_DISFPCA_Pos 739,42644
#define SCnSCB_ACTLR_DISFPCA_Msk 740,42764
#define SCnSCB_ACTLR_DISFOLD_Pos 742,42882
#define SCnSCB_ACTLR_DISFOLD_Msk 743,43002
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 745,43120
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 746,43243
#define SCnSCB_ACTLR_DISMCYCINT_Pos 748,43364
#define SCnSCB_ACTLR_DISMCYCINT_Msk 749,43487
  __IOM uint32_t CTRL;766,43914
  __IOM uint32_t LOAD;767,44021
  __IOM uint32_t VAL;768,44122
  __IM  uint32_t CALIB;769,44224
} SysTick_Type;770,44324
#define SysTick_CTRL_COUNTFLAG_Pos 773,44396
#define SysTick_CTRL_COUNTFLAG_Msk 774,44528
#define SysTick_CTRL_CLKSOURCE_Pos 776,44658
#define SysTick_CTRL_CLKSOURCE_Msk 777,44790
#define SysTick_CTRL_TICKINT_Pos 779,44920
#define SysTick_CTRL_TICKINT_Msk 780,45050
#define SysTick_CTRL_ENABLE_Pos 782,45178
#define SysTick_CTRL_ENABLE_Msk 783,45307
#define SysTick_LOAD_RELOAD_Pos 786,45477
#define SysTick_LOAD_RELOAD_Msk 787,45606
#define SysTick_VAL_CURRENT_Pos 790,45777
#define SysTick_VAL_CURRENT_Msk 791,45906
#define SysTick_CALIB_NOREF_Pos 794,46081
#define SysTick_CALIB_NOREF_Msk 795,46210
#define SysTick_CALIB_SKEW_Pos 797,46337
#define SysTick_CALIB_SKEW_Msk 798,46465
#define SysTick_CALIB_TENMS_Pos 800,46591
#define SysTick_CALIB_TENMS_Msk 801,46720
    __OM  uint8_t    u8;820,47216
    __OM  uint16_t   u16;821,47311
    __OM  uint32_t   u32;822,47407
  }  PORT 823,47503
        uint32_t RESERVED0[RESERVED0824,47602
  __IOM uint32_t TER;825,47637
        uint32_t RESERVED1[RESERVED1826,47734
  __IOM uint32_t TPR;827,47768
        uint32_t RESERVED2[RESERVED2828,47868
  __IOM uint32_t TCR;829,47902
        uint32_t RESERVED3[RESERVED3830,48000
        uint32_t RESERVED4[RESERVED4831,48034
  __OM  uint32_t LAR;832,48068
  __IM  uint32_t LSR;833,48164
        uint32_t RESERVED5[RESERVED5834,48260
  __IM  uint32_t PID4;835,48293
  __IM  uint32_t PID5;836,48406
  __IM  uint32_t PID6;837,48519
  __IM  uint32_t PID7;838,48632
  __IM  uint32_t PID0;839,48745
  __IM  uint32_t PID1;840,48858
  __IM  uint32_t PID2;841,48971
  __IM  uint32_t PID3;842,49084
  __IM  uint32_t CID0;843,49197
  __IM  uint32_t CID1;844,49310
  __IM  uint32_t CID2;845,49423
  __IM  uint32_t CID3;846,49536
} ITM_Type;847,49649
#define ITM_TPR_PRIVMASK_Pos 850,49712
#define ITM_TPR_PRIVMASK_Msk 851,49838
#define ITM_TCR_BUSY_Pos 854,50008
#define ITM_TCR_BUSY_Msk 855,50130
#define ITM_TCR_TraceBusID_Pos 857,50250
#define ITM_TCR_TraceBusID_Msk 858,50373
#define ITM_TCR_GTSFREQ_Pos 860,50494
#define ITM_TCR_GTSFREQ_Msk 861,50638
#define ITM_TCR_TSPrescale_Pos 863,50780
#define ITM_TCR_TSPrescale_Msk 864,50908
#define ITM_TCR_SWOENA_Pos 866,51034
#define ITM_TCR_SWOENA_Msk 867,51158
#define ITM_TCR_DWTENA_Pos 869,51280
#define ITM_TCR_DWTENA_Msk 870,51404
#define ITM_TCR_SYNCENA_Pos 872,51526
#define ITM_TCR_SYNCENA_Msk 873,51651
#define ITM_TCR_TSENA_Pos 875,51774
#define ITM_TCR_TSENA_Msk 876,51897
#define ITM_TCR_ITMENA_Pos 878,52018
#define ITM_TCR_ITMENA_Msk 879,52150
#define ITM_LSR_ByteAcc_Pos 882,52324
#define ITM_LSR_ByteAcc_Msk 883,52449
#define ITM_LSR_Access_Pos 885,52572
#define ITM_LSR_Access_Msk 886,52696
#define ITM_LSR_Present_Pos 888,52818
#define ITM_LSR_Present_Msk 889,52943
  __IOM uint32_t CTRL;906,53398
  __IOM uint32_t CYCCNT;907,53486
  __IOM uint32_t CPICNT;908,53578
  __IOM uint32_t EXCCNT;909,53668
  __IOM uint32_t SLEEPCNT;910,53773
  __IOM uint32_t LSUCNT;911,53865
  __IOM uint32_t FOLDCNT;912,53955
  __IM  uint32_t PCSR;913,54060
  __IOM uint32_t COMP0;914,54163
  __IOM uint32_t MASK0;915,54256
  __IOM uint32_t FUNCTION0;916,54343
        uint32_t RESERVED0[RESERVED0917,54434
  __IOM uint32_t COMP1;918,54467
  __IOM uint32_t MASK1;919,54560
  __IOM uint32_t FUNCTION1;920,54647
        uint32_t RESERVED1[RESERVED1921,54738
  __IOM uint32_t COMP2;922,54771
  __IOM uint32_t MASK2;923,54864
  __IOM uint32_t FUNCTION2;924,54951
        uint32_t RESERVED2[RESERVED2925,55042
  __IOM uint32_t COMP3;926,55075
  __IOM uint32_t MASK3;927,55168
  __IOM uint32_t FUNCTION3;928,55255
} DWT_Type;929,55346
#define DWT_CTRL_NUMCOMP_Pos 932,55401
#define DWT_CTRL_NUMCOMP_Msk 933,55524
#define DWT_CTRL_NOTRCPKT_Pos 935,55645
#define DWT_CTRL_NOTRCPKT_Msk 936,55769
#define DWT_CTRL_NOEXTTRIG_Pos 938,55891
#define DWT_CTRL_NOEXTTRIG_Msk 939,56016
#define DWT_CTRL_NOCYCCNT_Pos 941,56139
#define DWT_CTRL_NOCYCCNT_Msk 942,56263
#define DWT_CTRL_NOPRFCNT_Pos 944,56385
#define DWT_CTRL_NOPRFCNT_Msk 945,56509
#define DWT_CTRL_CYCEVTENA_Pos 947,56631
#define DWT_CTRL_CYCEVTENA_Msk 948,56756
#define DWT_CTRL_FOLDEVTENA_Pos 950,56879
#define DWT_CTRL_FOLDEVTENA_Msk 951,57005
#define DWT_CTRL_LSUEVTENA_Pos 953,57129
#define DWT_CTRL_LSUEVTENA_Msk 954,57254
#define DWT_CTRL_SLEEPEVTENA_Pos 956,57377
#define DWT_CTRL_SLEEPEVTENA_Msk 957,57504
#define DWT_CTRL_EXCEVTENA_Pos 959,57629
#define DWT_CTRL_EXCEVTENA_Msk 960,57754
#define DWT_CTRL_CPIEVTENA_Pos 962,57877
#define DWT_CTRL_CPIEVTENA_Msk 963,58002
#define DWT_CTRL_EXCTRCENA_Pos 965,58125
#define DWT_CTRL_EXCTRCENA_Msk 966,58250
#define DWT_CTRL_PCSAMPLENA_Pos 968,58373
#define DWT_CTRL_PCSAMPLENA_Msk 969,58499
#define DWT_CTRL_SYNCTAP_Pos 971,58623
#define DWT_CTRL_SYNCTAP_Msk 972,58746
#define DWT_CTRL_CYCTAP_Pos 974,58867
#define DWT_CTRL_CYCTAP_Msk 975,58989
#define DWT_CTRL_POSTINIT_Pos 977,59109
#define DWT_CTRL_POSTINIT_Msk 978,59233
#define DWT_CTRL_POSTPRESET_Pos 980,59355
#define DWT_CTRL_POSTPRESET_Msk 981,59481
#define DWT_CTRL_CYCCNTENA_Pos 983,59605
#define DWT_CTRL_CYCCNTENA_Msk 984,59730
#define DWT_CPICNT_CPICNT_Pos 987,59895
#define DWT_CPICNT_CPICNT_Msk 988,60019
#define DWT_EXCCNT_EXCCNT_Pos 991,60198
#define DWT_EXCCNT_EXCCNT_Msk 992,60322
#define DWT_SLEEPCNT_SLEEPCNT_Pos 995,60488
#define DWT_SLEEPCNT_SLEEPCNT_Msk 996,60616
#define DWT_LSUCNT_LSUCNT_Pos 999,60784
#define DWT_LSUCNT_LSUCNT_Msk 1000,60908
#define DWT_FOLDCNT_FOLDCNT_Pos 1003,61087
#define DWT_FOLDCNT_FOLDCNT_Msk 1004,61213
#define DWT_MASK_MASK_Pos 1007,61385
#define DWT_MASK_MASK_Msk 1008,61505
#define DWT_FUNCTION_MATCHED_Pos 1011,61675
#define DWT_FUNCTION_MATCHED_Msk 1012,61802
#define DWT_FUNCTION_DATAVADDR1_Pos 1014,61927
#define DWT_FUNCTION_DATAVADDR1_Msk 1015,62057
#define DWT_FUNCTION_DATAVADDR0_Pos 1017,62185
#define DWT_FUNCTION_DATAVADDR0_Msk 1018,62315
#define DWT_FUNCTION_DATAVSIZE_Pos 1020,62443
#define DWT_FUNCTION_DATAVSIZE_Msk 1021,62572
#define DWT_FUNCTION_LNK1ENA_Pos 1023,62699
#define DWT_FUNCTION_LNK1ENA_Msk 1024,62826
#define DWT_FUNCTION_DATAVMATCH_Pos 1026,62951
#define DWT_FUNCTION_DATAVMATCH_Msk 1027,63081
#define DWT_FUNCTION_CYCMATCH_Pos 1029,63209
#define DWT_FUNCTION_CYCMATCH_Msk 1030,63337
#define DWT_FUNCTION_EMITRANGE_Pos 1032,63463
#define DWT_FUNCTION_EMITRANGE_Msk 1033,63592
#define DWT_FUNCTION_FUNCTION_Pos 1035,63719
#define DWT_FUNCTION_FUNCTION_Msk 1036,63847
  __IM  uint32_t SSPSR;1053,64290
  __IOM uint32_t CSPSR;1054,64399
        uint32_t RESERVED0[RESERVED01055,64506
  __IOM uint32_t ACPR;1056,64539
        uint32_t RESERVED1[RESERVED11057,64648
  __IOM uint32_t SPPR;1058,64682
        uint32_t RESERVED2[RESERVED21059,64784
  __IM  uint32_t FFSR;1060,64819
  __IOM uint32_t FFCR;1061,64926
  __IM  uint32_t FSCR;1062,65034
        uint32_t RESERVED3[RESERVED31063,65148
  __IM  uint32_t TRIGGER;1064,65183
  __IM  uint32_t FIFO0;1065,65271
  __IM  uint32_t ITATBCTR2;1066,65363
        uint32_t RESERVED4[RESERVED41067,65444
  __IM  uint32_t ITATBCTR0;1068,65477
  __IM  uint32_t FIFO1;1069,65558
  __IOM uint32_t ITCTRL;1070,65650
        uint32_t RESERVED5[RESERVED51071,65746
  __IOM uint32_t CLAIMSET;1072,65780
  __IOM uint32_t CLAIMCLR;1073,65865
        uint32_t RESERVED7[RESERVED71074,65952
  __IM  uint32_t DEVID;1075,65985
  __IM  uint32_t DEVTYPE;1076,66067
} TPI_Type;1077,66151
#define TPI_ACPR_PRESCALER_Pos 1080,66227
#define TPI_ACPR_PRESCALER_Msk 1081,66352
#define TPI_SPPR_TXMODE_Pos 1084,66529
#define TPI_SPPR_TXMODE_Msk 1085,66651
#define TPI_FFSR_FtNonStop_Pos 1088,66830
#define TPI_FFSR_FtNonStop_Msk 1089,66955
#define TPI_FFSR_TCPresent_Pos 1091,67078
#define TPI_FFSR_TCPresent_Msk 1092,67203
#define TPI_FFSR_FtStopped_Pos 1094,67326
#define TPI_FFSR_FtStopped_Msk 1095,67451
#define TPI_FFSR_FlInProg_Pos 1097,67574
#define TPI_FFSR_FlInProg_Msk 1098,67698
#define TPI_FFCR_TrigIn_Pos 1101,67880
#define TPI_FFCR_TrigIn_Msk 1102,68002
#define TPI_FFCR_EnFCont_Pos 1104,68122
#define TPI_FFCR_EnFCont_Msk 1105,68245
#define TPI_TRIGGER_TRIGGER_Pos 1108,68406
#define TPI_TRIGGER_TRIGGER_Msk 1109,68532
#define TPI_FIFO0_ITM_ATVALID_Pos 1112,68717
#define TPI_FIFO0_ITM_ATVALID_Msk 1113,68845
#define TPI_FIFO0_ITM_bytecount_Pos 1115,68971
#define TPI_FIFO0_ITM_bytecount_Msk 1116,69101
#define TPI_FIFO0_ETM_ATVALID_Pos 1118,69229
#define TPI_FIFO0_ETM_ATVALID_Msk 1119,69357
#define TPI_FIFO0_ETM_bytecount_Pos 1121,69483
#define TPI_FIFO0_ETM_bytecount_Msk 1122,69613
#define TPI_FIFO0_ETM2_Pos 1124,69741
#define TPI_FIFO0_ETM2_Msk 1125,69862
#define TPI_FIFO0_ETM1_Pos 1127,69981
#define TPI_FIFO0_ETM1_Msk 1128,70102
#define TPI_FIFO0_ETM0_Pos 1130,70221
#define TPI_FIFO0_ETM0_Msk 1131,70342
#define TPI_ITATBCTR2_ATREADY2_Pos 1134,70503
#define TPI_ITATBCTR2_ATREADY2_Msk 1135,70632
#define TPI_ITATBCTR2_ATREADY1_Pos 1137,70759
#define TPI_ITATBCTR2_ATREADY1_Msk 1138,70888
#define TPI_FIFO1_ITM_ATVALID_Pos 1141,71076
#define TPI_FIFO1_ITM_ATVALID_Msk 1142,71204
#define TPI_FIFO1_ITM_bytecount_Pos 1144,71330
#define TPI_FIFO1_ITM_bytecount_Msk 1145,71460
#define TPI_FIFO1_ETM_ATVALID_Pos 1147,71588
#define TPI_FIFO1_ETM_ATVALID_Msk 1148,71716
#define TPI_FIFO1_ETM_bytecount_Pos 1150,71842
#define TPI_FIFO1_ETM_bytecount_Msk 1151,71972
#define TPI_FIFO1_ITM2_Pos 1153,72100
#define TPI_FIFO1_ITM2_Msk 1154,72221
#define TPI_FIFO1_ITM1_Pos 1156,72340
#define TPI_FIFO1_ITM1_Msk 1157,72461
#define TPI_FIFO1_ITM0_Pos 1159,72580
#define TPI_FIFO1_ITM0_Msk 1160,72701
#define TPI_ITATBCTR0_ATREADY2_Pos 1163,72862
#define TPI_ITATBCTR0_ATREADY2_Msk 1164,72991
#define TPI_ITATBCTR0_ATREADY1_Pos 1166,73118
#define TPI_ITATBCTR0_ATREADY1_Msk 1167,73247
#define TPI_ITCTRL_Mode_Pos 1170,73431
#define TPI_ITCTRL_Mode_Msk 1171,73553
#define TPI_DEVID_NRZVALID_Pos 1174,73711
#define TPI_DEVID_NRZVALID_Msk 1175,73836
#define TPI_DEVID_MANCVALID_Pos 1177,73959
#define TPI_DEVID_MANCVALID_Msk 1178,74085
#define TPI_DEVID_PTINVALID_Pos 1180,74209
#define TPI_DEVID_PTINVALID_Msk 1181,74335
#define TPI_DEVID_MinBufSz_Pos 1183,74459
#define TPI_DEVID_MinBufSz_Msk 1184,74584
#define TPI_DEVID_AsynClkIn_Pos 1186,74707
#define TPI_DEVID_AsynClkIn_Msk 1187,74833
#define TPI_DEVID_NrTraceInput_Pos 1189,74957
#define TPI_DEVID_NrTraceInput_Msk 1190,75086
#define TPI_DEVTYPE_SubType_Pos 1193,75253
#define TPI_DEVTYPE_SubType_Msk 1194,75379
#define TPI_DEVTYPE_MajorType_Pos 1196,75503
#define TPI_DEVTYPE_MajorType_Msk 1197,75631
  __IM  uint32_t TYPE;1215,76125
  __IOM uint32_t CTRL;1216,76214
  __IOM uint32_t RNR;1217,76306
  __IOM uint32_t RBAR;1218,76404
  __IOM uint32_t RASR;1219,76508
  __IOM uint32_t RBAR_A1;1220,76618
  __IOM uint32_t RASR_A1;1221,76730
  __IOM uint32_t RBAR_A2;1222,76848
  __IOM uint32_t RASR_A2;1223,76960
  __IOM uint32_t RBAR_A3;1224,77078
  __IOM uint32_t RASR_A3;1225,77190
} MPU_Type;1226,77308
#define MPU_TYPE_RALIASES 1228,77323
#define MPU_TYPE_IREGION_Pos 1231,77409
#define MPU_TYPE_IREGION_Msk 1232,77535
#define MPU_TYPE_DREGION_Pos 1234,77659
#define MPU_TYPE_DREGION_Msk 1235,77785
#define MPU_TYPE_SEPARATE_Pos 1237,77909
#define MPU_TYPE_SEPARATE_Msk 1238,78036
#define MPU_CTRL_PRIVDEFENA_Pos 1241,78201
#define MPU_CTRL_PRIVDEFENA_Msk 1242,78330
#define MPU_CTRL_HFNMIENA_Pos 1244,78457
#define MPU_CTRL_HFNMIENA_Msk 1245,78584
#define MPU_CTRL_ENABLE_Pos 1247,78709
#define MPU_CTRL_ENABLE_Msk 1248,78834
#define MPU_RNR_REGION_Pos 1251,79003
#define MPU_RNR_REGION_Msk 1252,79127
#define MPU_RBAR_ADDR_Pos 1255,79301
#define MPU_RBAR_ADDR_Msk 1256,79424
#define MPU_RBAR_VALID_Pos 1258,79545
#define MPU_RBAR_VALID_Msk 1259,79669
#define MPU_RBAR_REGION_Pos 1261,79791
#define MPU_RBAR_REGION_Msk 1262,79916
#define MPU_RASR_ATTRS_Pos 1265,80097
#define MPU_RASR_ATTRS_Msk 1266,80242
#define MPU_RASR_XN_Pos 1268,80385
#define MPU_RASR_XN_Msk 1269,80512
#define MPU_RASR_AP_Pos 1271,80637
#define MPU_RASR_AP_Msk 1272,80764
#define MPU_RASR_TEX_Pos 1274,80889
#define MPU_RASR_TEX_Msk 1275,81017
#define MPU_RASR_S_Pos 1277,81143
#define MPU_RASR_S_Msk 1278,81269
#define MPU_RASR_C_Pos 1280,81393
#define MPU_RASR_C_Msk 1281,81519
#define MPU_RASR_B_Pos 1283,81643
#define MPU_RASR_B_Msk 1284,81769
#define MPU_RASR_SRD_Pos 1286,81893
#define MPU_RASR_SRD_Msk 1287,82030
#define MPU_RASR_SIZE_Pos 1289,82165
#define MPU_RASR_SIZE_Msk 1290,82301
#define MPU_RASR_ENABLE_Pos 1292,82435
#define MPU_RASR_ENABLE_Msk 1293,82571
        uint32_t RESERVED0[RESERVED01311,83076
  __IOM uint32_t FPCCR;1312,83109
  __IOM uint32_t FPCAR;1313,83220
  __IOM uint32_t FPDSCR;1314,83331
  __IM  uint32_t MVFR0;1315,83449
  __IM  uint32_t MVFR1;1316,83552
  __IM  uint32_t MVFR2;1317,83655
} FPU_Type;1318,83758
#define FPU_FPCCR_ASPEN_Pos 1321,83832
#define FPU_FPCCR_ASPEN_Msk 1322,83957
#define FPU_FPCCR_LSPEN_Pos 1324,84080
#define FPU_FPCCR_LSPEN_Msk 1325,84201
#define FPU_FPCCR_MONRDY_Pos 1327,84324
#define FPU_FPCCR_MONRDY_Msk 1328,84446
#define FPU_FPCCR_BFRDY_Pos 1330,84570
#define FPU_FPCCR_BFRDY_Msk 1331,84691
#define FPU_FPCCR_MMRDY_Pos 1333,84814
#define FPU_FPCCR_MMRDY_Msk 1334,84935
#define FPU_FPCCR_HFRDY_Pos 1336,85058
#define FPU_FPCCR_HFRDY_Msk 1337,85179
#define FPU_FPCCR_THREAD_Pos 1339,85302
#define FPU_FPCCR_THREAD_Msk 1340,85436
#define FPU_FPCCR_USER_Pos 1342,85575
#define FPU_FPCCR_USER_Msk 1343,85710
#define FPU_FPCCR_LSPACT_Pos 1345,85843
#define FPU_FPCCR_LSPACT_Msk 1346,85993
#define FPU_FPCAR_ADDRESS_Pos 1349,86200
#define FPU_FPCAR_ADDRESS_Msk 1350,86327
#define FPU_FPDSCR_AHP_Pos 1353,86518
#define FPU_FPDSCR_AHP_Msk 1354,86642
#define FPU_FPDSCR_DN_Pos 1356,86764
#define FPU_FPDSCR_DN_Msk 1357,86887
#define FPU_FPDSCR_FZ_Pos 1359,87008
#define FPU_FPDSCR_FZ_Msk 1360,87131
#define FPU_FPDSCR_RMode_Pos 1362,87252
#define FPU_FPDSCR_RMode_Msk 1363,87378
#define FPU_MVFR0_FP_rounding_modes_Pos 1366,87553
#define FPU_MVFR0_FP_rounding_modes_Msk 1367,87691
#define FPU_MVFR0_Short_vectors_Pos 1369,87827
#define FPU_MVFR0_Short_vectors_Msk 1370,87961
#define FPU_MVFR0_Square_root_Pos 1372,88093
#define FPU_MVFR0_Square_root_Msk 1373,88225
#define FPU_MVFR0_Divide_Pos 1375,88355
#define FPU_MVFR0_Divide_Msk 1376,88482
#define FPU_MVFR0_FP_excep_trapping_Pos 1378,88607
#define FPU_MVFR0_FP_excep_trapping_Msk 1379,88749
#define FPU_MVFR0_Double_precision_Pos 1381,88889
#define FPU_MVFR0_Double_precision_Msk 1382,89026
#define FPU_MVFR0_Single_precision_Pos 1384,89161
#define FPU_MVFR0_Single_precision_Msk 1385,89298
#define FPU_MVFR0_A_SIMD_registers_Pos 1387,89433
#define FPU_MVFR0_A_SIMD_registers_Msk 1388,89570
#define FPU_MVFR1_FP_fused_MAC_Pos 1391,89756
#define FPU_MVFR1_FP_fused_MAC_Msk 1392,89889
#define FPU_MVFR1_FP_HPFP_Pos 1394,90020
#define FPU_MVFR1_FP_HPFP_Msk 1395,90148
#define FPU_MVFR1_D_NaN_mode_Pos 1397,90274
#define FPU_MVFR1_D_NaN_mode_Msk 1398,90405
#define FPU_MVFR1_FtZ_mode_Pos 1400,90534
#define FPU_MVFR1_FtZ_mode_Msk 1401,90663
#define FPU_MVFR2_VFP_Misc_Pos 1405,90843
#define FPU_MVFR2_VFP_Misc_Msk 1406,90972
  __IOM uint32_t DHCSR;1423,91415
  __OM  uint32_t DCRSR;1424,91528
  __IOM uint32_t DCRDR;1425,91637
  __IOM uint32_t DEMCR;1426,91742
} CoreDebug_Type;1427,91858
#define CoreDebug_DHCSR_DBGKEY_Pos 1430,91940
#define CoreDebug_DHCSR_DBGKEY_Msk 1431,92072
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1433,92202
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1434,92338
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1436,92472
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1437,92609
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1439,92744
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1440,92878
#define CoreDebug_DHCSR_S_SLEEP_Pos 1442,93010
#define CoreDebug_DHCSR_S_SLEEP_Msk 1443,93143
#define CoreDebug_DHCSR_S_HALT_Pos 1445,93274
#define CoreDebug_DHCSR_S_HALT_Msk 1446,93406
#define CoreDebug_DHCSR_S_REGRDY_Pos 1448,93536
#define CoreDebug_DHCSR_S_REGRDY_Msk 1449,93670
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1451,93802
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1452,93939
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1454,94074
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1455,94210
#define CoreDebug_DHCSR_C_STEP_Pos 1457,94344
#define CoreDebug_DHCSR_C_STEP_Msk 1458,94476
#define CoreDebug_DHCSR_C_HALT_Pos 1460,94606
#define CoreDebug_DHCSR_C_HALT_Msk 1461,94738
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1463,94868
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1464,95003
#define CoreDebug_DCRSR_REGWnR_Pos 1467,95193
#define CoreDebug_DCRSR_REGWnR_Msk 1468,95325
#define CoreDebug_DCRSR_REGSEL_Pos 1470,95455
#define CoreDebug_DCRSR_REGSEL_Msk 1471,95587
#define CoreDebug_DEMCR_TRCENA_Pos 1474,95781
#define CoreDebug_DEMCR_TRCENA_Msk 1475,95913
#define CoreDebug_DEMCR_MON_REQ_Pos 1477,96043
#define CoreDebug_DEMCR_MON_REQ_Msk 1478,96176
#define CoreDebug_DEMCR_MON_STEP_Pos 1480,96307
#define CoreDebug_DEMCR_MON_STEP_Msk 1481,96441
#define CoreDebug_DEMCR_MON_PEND_Pos 1483,96573
#define CoreDebug_DEMCR_MON_PEND_Msk 1484,96707
#define CoreDebug_DEMCR_MON_EN_Pos 1486,96839
#define CoreDebug_DEMCR_MON_EN_Msk 1487,96971
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1489,97101
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1490,97237
#define CoreDebug_DEMCR_VC_INTERR_Pos 1492,97371
#define CoreDebug_DEMCR_VC_INTERR_Msk 1493,97506
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1495,97639
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1496,97774
#define CoreDebug_DEMCR_VC_STATERR_Pos 1498,97907
#define CoreDebug_DEMCR_VC_STATERR_Msk 1499,98043
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1501,98177
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1502,98312
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1504,98445
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1505,98581
#define CoreDebug_DEMCR_VC_MMERR_Pos 1507,98715
#define CoreDebug_DEMCR_VC_MMERR_Msk 1508,98849
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1510,98981
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1511,99119
#define _VAL2FLD(1529,99780
#define _FLD2VAL(1537,100158
#define SCS_BASE 1550,100511
#define ITM_BASE 1551,100624
#define DWT_BASE 1552,100720
#define TPI_BASE 1553,100816
#define CoreDebug_BASE 1554,100912
#define SysTick_BASE 1555,101015
#define NVIC_BASE 1556,101115
#define SCB_BASE 1557,101212
#define SCnSCB 1559,101327
#define SCB 1560,101441
#define SysTick 1561,101545
#define NVIC 1562,101653
#define ITM 1563,101758
#define DWT 1564,101862
#define TPI 1565,101966
#define CoreDebug 1566,102070
  #define MPU_BASE 1569,102237
  #define MPU 1570,102339
#define FPU_BASE 1573,102451
#define FPU 1574,102550
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 1604,103468
  #define NVIC_SetPriorityGrouping 1608,103595
  #define NVIC_GetPriorityGrouping 1609,103661
  #define NVIC_EnableIRQ 1610,103727
  #define NVIC_GetEnableIRQ 1611,103783
  #define NVIC_DisableIRQ 1612,103842
  #define NVIC_GetPendingIRQ 1613,103899
  #define NVIC_SetPendingIRQ 1614,103959
  #define NVIC_ClearPendingIRQ 1615,104019
  #define NVIC_GetActive 1616,104081
  #define NVIC_SetPriority 1617,104137
  #define NVIC_GetPriority 1618,104195
  #define NVIC_SystemReset 1619,104253
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 1624,104419
  #define NVIC_SetVector 1628,104552
  #define NVIC_GetVector 1629,104608
#define NVIC_USER_IRQ_OFFSET 1632,104704
#define EXC_RETURN_HANDLER 1636,104825
#define EXC_RETURN_THREAD_MSP 1637,104962
#define EXC_RETURN_THREAD_PSP 1638,105099
#define EXC_RETURN_HANDLER_FPU 1639,105236
#define EXC_RETURN_THREAD_MSP_FPU 1640,105373
#define EXC_RETURN_THREAD_PSP_FPU 1641,105510
__STATIC_INLINE void __NVIC_SetPriorityGrouping(1653,106144
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(1672,107101
__STATIC_INLINE void __NVIC_EnableIRQ(1684,107479
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(1703,108077
__STATIC_INLINE void __NVIC_DisableIRQ(1722,108571
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(1741,109171
__STATIC_INLINE void __NVIC_SetPendingIRQ(1760,109681
__STATIC_INLINE void __NVIC_ClearPendingIRQ(1775,110123
__STATIC_INLINE uint32_t __NVIC_GetActive(1792,110692
__STATIC_INLINE void __NVIC_SetPriority(1814,111397
__STATIC_INLINE uint32_t __NVIC_GetPriority(1836,112249
__STATIC_INLINE uint32_t NVIC_EncodePriority 1861,113229
__STATIC_INLINE void NVIC_DecodePriority 1888,114741
__STATIC_INLINE void __NVIC_SetVector(1911,116046
__STATIC_INLINE uint32_t __NVIC_GetVector(1927,116696
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(1938,116966
__STATIC_INLINE uint32_t SCB_GetFPUType(1981,118388
__STATIC_INLINE uint32_t SysTick_Config(2022,119734
#define                 ITM_RXBUFFER_EMPTY 2053,121038
__STATIC_INLINE uint32_t ITM_SendChar 2064,121580
__STATIC_INLINE int32_t ITM_ReceiveChar 2085,122138
__STATIC_INLINE int32_t ITM_CheckChar 2105,122675

Drivers/CMSIS/Include/core_cm55.h,93984
#define __CORE_CM55_H_GENERIC34,1413
#define __CM55_CMSIS_VERSION_MAIN 68,2394
#define __CM55_CMSIS_VERSION_SUB 69,2524
#define __CM55_CMSIS_VERSION 70,2653
#define __CORTEX_M 73,2855
      #define __FPU_USED 80,3209
      #define __FPU_USED 83,3357
    #define __FPU_USED 86,3413
      #define __DSP_USED 91,3551
      #define __DSP_USED 94,3715
    #define __DSP_USED 97,3771
      #define __FPU_USED 103,3956
      #define __FPU_USED 106,4104
    #define __FPU_USED 109,4160
      #define __DSP_USED 114,4298
      #define __DSP_USED 117,4462
    #define __DSP_USED 120,4520
      #define __FPU_USED 126,4681
      #define __FPU_USED 129,4829
    #define __FPU_USED 132,4885
      #define __DSP_USED 137,5023
      #define __DSP_USED 140,5187
    #define __DSP_USED 143,5245
      #define __FPU_USED 149,5414
      #define __FPU_USED 152,5562
    #define __FPU_USED 155,5618
      #define __FPU_USED 161,5781
      #define __FPU_USED 164,5929
    #define __FPU_USED 167,5985
      #define __FPU_USED 173,6146
      #define __FPU_USED 176,6294
    #define __FPU_USED 179,6350
#define __CORE_CM55_H_DEPENDANT196,6623
    #define __CM55_REV 205,6806
    #define __FPU_PRESENT 210,6966
      #define __FPU_DP 216,7149
    #define __MPU_PRESENT 222,7314
    #define __ICACHE_PRESENT 227,7476
    #define __DCACHE_PRESENT 232,7641
    #define __VTOR_PRESENT 237,7804
    #define __PMU_PRESENT 242,7965
      #define __PMU_NUM_EVENTCNT 248,8158
    #define __SAUREGION_PRESENT 256,8479
    #define __DSP_PRESENT 261,8644
    #define __NVIC_PRIO_BITS 266,8806
    #define __Vendor_SysTickConfig 271,8977
  #define   __I 285,9461
  #define   __I 287,9550
#define     __O 289,9640
#define     __IO 290,9723
#define     __IM 293,9872
#define     __OM 294,9970
#define     __IOM 295,10069
    uint32_t _reserved0:_reserved0334,11105
    uint32_t GE:GE335,11177
    uint32_t _reserved1:_reserved1336,11268
    uint32_t Q:Q337,11340
    uint32_t V:V338,11429
    uint32_t C:C339,11521
    uint32_t Z:Z340,11610
    uint32_t N:N341,11698
  } b;342,11790
  uint32_t w;343,11871
} APSR_Type;344,11952
#define APSR_N_Pos 347,12001
#define APSR_N_Msk 348,12117
#define APSR_Z_Pos 350,12231
#define APSR_Z_Msk 351,12347
#define APSR_C_Pos 353,12461
#define APSR_C_Msk 354,12577
#define APSR_V_Pos 356,12691
#define APSR_V_Msk 357,12807
#define APSR_Q_Pos 359,12921
#define APSR_Q_Msk 360,13037
#define APSR_GE_Pos 362,13151
#define APSR_GE_Msk 363,13268
    uint32_t ISR:ISR373,13506
    uint32_t _reserved0:_reserved0374,13586
  } b;375,13658
  uint32_t w;376,13739
} IPSR_Type;377,13820
#define IPSR_ISR_Pos 380,13869
#define IPSR_ISR_Msk 381,13987
    uint32_t ISR:ISR391,14233
    uint32_t _reserved0:_reserved0392,14313
    uint32_t GE:GE393,14385
    uint32_t _reserved1:_reserved1394,14476
    uint32_t T:T395,14548
    uint32_t IT:IT396,14637
    uint32_t Q:Q397,14726
    uint32_t V:V398,14815
    uint32_t C:C399,14907
    uint32_t Z:Z400,14996
    uint32_t N:N401,15084
  } b;402,15176
  uint32_t w;403,15257
} xPSR_Type;404,15338
#define xPSR_N_Pos 407,15387
#define xPSR_N_Msk 408,15503
#define xPSR_Z_Pos 410,15617
#define xPSR_Z_Msk 411,15733
#define xPSR_C_Pos 413,15847
#define xPSR_C_Msk 414,15963
#define xPSR_V_Pos 416,16077
#define xPSR_V_Msk 417,16193
#define xPSR_Q_Pos 419,16307
#define xPSR_Q_Msk 420,16423
#define xPSR_IT_Pos 422,16537
#define xPSR_IT_Msk 423,16654
#define xPSR_T_Pos 425,16769
#define xPSR_T_Msk 426,16885
#define xPSR_GE_Pos 428,16999
#define xPSR_GE_Msk 429,17116
#define xPSR_ISR_Pos 431,17231
#define xPSR_ISR_Msk 432,17349
    uint32_t nPRIV:nPRIV442,17575
    uint32_t SPSEL:SPSEL443,17673
    uint32_t FPCA:FPCA444,17757
    uint32_t SFPA:SFPA445,17850
    uint32_t _reserved1:_reserved1446,17942
  } b;447,18014
  uint32_t w;448,18095
} CONTROL_Type;449,18176
#define CONTROL_SFPA_Pos 452,18231
#define CONTROL_SFPA_Msk 453,18353
#define CONTROL_FPCA_Pos 455,18473
#define CONTROL_FPCA_Msk 456,18595
#define CONTROL_SPSEL_Pos 458,18715
#define CONTROL_SPSEL_Msk 459,18838
#define CONTROL_nPRIV_Pos 461,18959
#define CONTROL_nPRIV_Msk 462,19082
  __IOM uint32_t ISER[ISER479,19533
        uint32_t RESERVED0[RESERVED0480,19634
  __IOM uint32_t ICER[ICER481,19668
        uint32_t RSERVED1[RSERVED1482,19771
  __IOM uint32_t ISPR[ISPR483,19804
        uint32_t RESERVED2[RESERVED2484,19906
  __IOM uint32_t ICPR[ICPR485,19940
        uint32_t RESERVED3[RESERVED3486,20044
  __IOM uint32_t IABR[IABR487,20078
        uint32_t RESERVED4[RESERVED4488,20179
  __IOM uint32_t ITNS[ITNS489,20213
        uint32_t RESERVED5[RESERVED5490,20320
  __IOM uint8_t  IPR[IPR491,20354
        uint32_t RESERVED6[RESERVED6492,20465
  __OM  uint32_t STIR;493,20500
}  NVIC_Type;494,20607
#define NVIC_STIR_INTID_Pos 497,20681
#define NVIC_STIR_INTID_Msk 498,20804
  __IM  uint32_t CPUID;515,21233
  __IOM uint32_t ICSR;516,21324
  __IOM uint32_t VTOR;517,21432
  __IOM uint32_t AIRCR;518,21532
  __IOM uint32_t SCR;519,21652
  __IOM uint32_t CCR;520,21747
  __IOM uint8_t  SHPR[SHPR521,21849
  __IOM uint32_t SHCSR;522,21974
  __IOM uint32_t CFSR;523,22087
  __IOM uint32_t HFSR;524,22193
  __IOM uint32_t DFSR;525,22290
  __IOM uint32_t MMFAR;526,22389
  __IOM uint32_t BFAR;527,22493
  __IOM uint32_t AFSR;528,22590
  __IM  uint32_t ID_PFR[ID_PFR529,22693
  __IM  uint32_t ID_DFR;530,22791
  __IM  uint32_t ID_AFR;531,22885
  __IM  uint32_t ID_MMFR[ID_MMFR532,22983
  __IM  uint32_t ID_ISAR[ID_ISAR533,23084
  __IM  uint32_t CLIDR;534,23191
  __IM  uint32_t CTR;535,23286
  __IM  uint32_t CCSIDR;536,23377
  __IOM uint32_t CSSELR;537,23471
  __IOM uint32_t CPACR;538,23572
  __IOM uint32_t NSACR;539,23679
        uint32_t RESERVED7[RESERVED7540,23785
  __IOM uint32_t SFSR;541,23819
  __IOM uint32_t SFAR;542,23919
        uint32_t RESERVED3[RESERVED3543,24020
  __OM  uint32_t STIR;544,24054
  __IOM uint32_t RFSR;545,24163
        uint32_t RESERVED4[RESERVED4546,24260
  __IM  uint32_t MVFR0;547,24294
  __IM  uint32_t MVFR1;548,24398
  __IM  uint32_t MVFR2;549,24502
        uint32_t RESERVED5[RESERVED5550,24606
  __OM  uint32_t ICIALLU;551,24639
        uint32_t RESERVED6[RESERVED6552,24740
  __OM  uint32_t ICIMVAU;553,24773
  __OM  uint32_t DCIMVAC;554,24877
  __OM  uint32_t DCISW;555,24981
  __OM  uint32_t DCCMVAU;556,25082
  __OM  uint32_t DCCMVAC;557,25181
  __OM  uint32_t DCCSW;558,25280
  __OM  uint32_t DCCIMVAC;559,25376
  __OM  uint32_t DCCISW;560,25490
  __OM  uint32_t BPIALL;561,25601
} SCB_Type;562,25704
#define SCB_CPUID_IMPLEMENTER_Pos 565,25757
#define SCB_CPUID_IMPLEMENTER_Msk 566,25888
#define SCB_CPUID_VARIANT_Pos 568,26017
#define SCB_CPUID_VARIANT_Msk 569,26144
#define SCB_CPUID_ARCHITECTURE_Pos 571,26269
#define SCB_CPUID_ARCHITECTURE_Msk 572,26401
#define SCB_CPUID_PARTNO_Pos 574,26531
#define SCB_CPUID_PARTNO_Msk 575,26657
#define SCB_CPUID_REVISION_Pos 577,26781
#define SCB_CPUID_REVISION_Msk 578,26909
#define SCB_ICSR_PENDNMISET_Pos 581,27091
#define SCB_ICSR_PENDNMISET_Msk 582,27220
#define SCB_ICSR_NMIPENDSET_Pos 584,27347
#define SCB_ICSR_NMIPENDSET_Msk 585,27500
#define SCB_ICSR_PENDNMICLR_Pos 587,27651
#define SCB_ICSR_PENDNMICLR_Msk 588,27780
#define SCB_ICSR_PENDSVSET_Pos 590,27907
#define SCB_ICSR_PENDSVSET_Msk 591,28035
#define SCB_ICSR_PENDSVCLR_Pos 593,28161
#define SCB_ICSR_PENDSVCLR_Msk 594,28289
#define SCB_ICSR_PENDSTSET_Pos 596,28415
#define SCB_ICSR_PENDSTSET_Msk 597,28543
#define SCB_ICSR_PENDSTCLR_Pos 599,28669
#define SCB_ICSR_PENDSTCLR_Msk 600,28797
#define SCB_ICSR_STTNS_Pos 602,28923
#define SCB_ICSR_STTNS_Msk 603,29068
#define SCB_ICSR_ISRPREEMPT_Pos 605,29211
#define SCB_ICSR_ISRPREEMPT_Msk 606,29340
#define SCB_ICSR_ISRPENDING_Pos 608,29467
#define SCB_ICSR_ISRPENDING_Msk 609,29596
#define SCB_ICSR_VECTPENDING_Pos 611,29723
#define SCB_ICSR_VECTPENDING_Msk 612,29853
#define SCB_ICSR_RETTOBASE_Pos 614,29981
#define SCB_ICSR_RETTOBASE_Msk 615,30109
#define SCB_ICSR_VECTACTIVE_Pos 617,30235
#define SCB_ICSR_VECTACTIVE_Msk 618,30364
#define SCB_VTOR_TBLOFF_Pos 621,30543
#define SCB_VTOR_TBLOFF_Msk 622,30668
#define SCB_AIRCR_VECTKEY_Pos 625,30863
#define SCB_AIRCR_VECTKEY_Msk 626,30990
#define SCB_AIRCR_VECTKEYSTAT_Pos 628,31115
#define SCB_AIRCR_VECTKEYSTAT_Msk 629,31246
#define SCB_AIRCR_ENDIANESS_Pos 631,31375
#define SCB_AIRCR_ENDIANESS_Msk 632,31504
#define SCB_AIRCR_PRIS_Pos 634,31631
#define SCB_AIRCR_PRIS_Msk 635,31755
#define SCB_AIRCR_BFHFNMINS_Pos 637,31877
#define SCB_AIRCR_BFHFNMINS_Msk 638,32006
#define SCB_AIRCR_PRIGROUP_Pos 640,32133
#define SCB_AIRCR_PRIGROUP_Msk 641,32261
#define SCB_AIRCR_IESB_Pos 643,32387
#define SCB_AIRCR_IESB_Msk 644,32526
#define SCB_AIRCR_DIT_Pos 646,32663
#define SCB_AIRCR_DIT_Msk 647,32806
#define SCB_AIRCR_SYSRESETREQS_Pos 649,32947
#define SCB_AIRCR_SYSRESETREQS_Msk 650,33079
#define SCB_AIRCR_SYSRESETREQ_Pos 652,33209
#define SCB_AIRCR_SYSRESETREQ_Msk 653,33340
#define SCB_AIRCR_VECTCLRACTIVE_Pos 655,33469
#define SCB_AIRCR_VECTCLRACTIVE_Msk 656,33602
#define SCB_SCR_SEVONPEND_Pos 659,33780
#define SCB_SCR_SEVONPEND_Msk 660,33907
#define SCB_SCR_SLEEPDEEPS_Pos 662,34032
#define SCB_SCR_SLEEPDEEPS_Msk 663,34160
#define SCB_SCR_SLEEPDEEP_Pos 665,34286
#define SCB_SCR_SLEEPDEEP_Msk 666,34413
#define SCB_SCR_SLEEPONEXIT_Pos 668,34538
#define SCB_SCR_SLEEPONEXIT_Msk 669,34667
#define SCB_CCR_TRD_Pos 672,34848
#define SCB_CCR_TRD_Msk 673,34969
#define SCB_CCR_LOB_Pos 675,35088
#define SCB_CCR_LOB_Msk 676,35209
#define SCB_CCR_BP_Pos 678,35328
#define SCB_CCR_BP_Msk 679,35448
#define SCB_CCR_IC_Pos 681,35566
#define SCB_CCR_IC_Msk 682,35686
#define SCB_CCR_DC_Pos 684,35804
#define SCB_CCR_DC_Msk 685,35924
#define SCB_CCR_STKOFHFNMIGN_Pos 687,36042
#define SCB_CCR_STKOFHFNMIGN_Msk 688,36172
#define SCB_CCR_BFHFNMIGN_Pos 690,36300
#define SCB_CCR_BFHFNMIGN_Msk 691,36427
#define SCB_CCR_DIV_0_TRP_Pos 693,36552
#define SCB_CCR_DIV_0_TRP_Msk 694,36679
#define SCB_CCR_UNALIGN_TRP_Pos 696,36804
#define SCB_CCR_UNALIGN_TRP_Msk 697,36933
#define SCB_CCR_USERSETMPEND_Pos 699,37060
#define SCB_CCR_USERSETMPEND_Msk 700,37190
#define SCB_SHCSR_HARDFAULTPENDED_Pos 703,37383
#define SCB_SHCSR_HARDFAULTPENDED_Msk 704,37518
#define SCB_SHCSR_SECUREFAULTPENDED_Pos 706,37651
#define SCB_SHCSR_SECUREFAULTPENDED_Msk 707,37788
#define SCB_SHCSR_SECUREFAULTENA_Pos 709,37923
#define SCB_SHCSR_SECUREFAULTENA_Msk 710,38057
#define SCB_SHCSR_USGFAULTENA_Pos 712,38189
#define SCB_SHCSR_USGFAULTENA_Msk 713,38320
#define SCB_SHCSR_BUSFAULTENA_Pos 715,38449
#define SCB_SHCSR_BUSFAULTENA_Msk 716,38580
#define SCB_SHCSR_MEMFAULTENA_Pos 718,38709
#define SCB_SHCSR_MEMFAULTENA_Msk 719,38840
#define SCB_SHCSR_SVCALLPENDED_Pos 721,38969
#define SCB_SHCSR_SVCALLPENDED_Msk 722,39101
#define SCB_SHCSR_BUSFAULTPENDED_Pos 724,39231
#define SCB_SHCSR_BUSFAULTPENDED_Msk 725,39365
#define SCB_SHCSR_MEMFAULTPENDED_Pos 727,39497
#define SCB_SHCSR_MEMFAULTPENDED_Msk 728,39631
#define SCB_SHCSR_USGFAULTPENDED_Pos 730,39763
#define SCB_SHCSR_USGFAULTPENDED_Msk 731,39897
#define SCB_SHCSR_SYSTICKACT_Pos 733,40029
#define SCB_SHCSR_SYSTICKACT_Msk 734,40159
#define SCB_SHCSR_PENDSVACT_Pos 736,40287
#define SCB_SHCSR_PENDSVACT_Msk 737,40416
#define SCB_SHCSR_MONITORACT_Pos 739,40543
#define SCB_SHCSR_MONITORACT_Msk 740,40673
#define SCB_SHCSR_SVCALLACT_Pos 742,40801
#define SCB_SHCSR_SVCALLACT_Msk 743,40930
#define SCB_SHCSR_NMIACT_Pos 745,41057
#define SCB_SHCSR_NMIACT_Msk 746,41183
#define SCB_SHCSR_SECUREFAULTACT_Pos 748,41307
#define SCB_SHCSR_SECUREFAULTACT_Msk 749,41441
#define SCB_SHCSR_USGFAULTACT_Pos 751,41573
#define SCB_SHCSR_USGFAULTACT_Msk 752,41704
#define SCB_SHCSR_HARDFAULTACT_Pos 754,41833
#define SCB_SHCSR_HARDFAULTACT_Msk 755,41965
#define SCB_SHCSR_BUSFAULTACT_Pos 757,42095
#define SCB_SHCSR_BUSFAULTACT_Msk 758,42226
#define SCB_SHCSR_MEMFAULTACT_Pos 760,42355
#define SCB_SHCSR_MEMFAULTACT_Msk 761,42486
#define SCB_CFSR_USGFAULTSR_Pos 764,42673
#define SCB_CFSR_USGFAULTSR_Msk 765,42819
#define SCB_CFSR_BUSFAULTSR_Pos 767,42963
#define SCB_CFSR_BUSFAULTSR_Msk 768,43107
#define SCB_CFSR_MEMFAULTSR_Pos 770,43249
#define SCB_CFSR_MEMFAULTSR_Msk 771,43403
#define SCB_CFSR_MMARVALID_Pos 774,43643
#define SCB_CFSR_MMARVALID_Msk 775,43779
#define SCB_CFSR_MLSPERR_Pos 777,43913
#define SCB_CFSR_MLSPERR_Msk 778,44047
#define SCB_CFSR_MSTKERR_Pos 780,44179
#define SCB_CFSR_MSTKERR_Msk 781,44313
#define SCB_CFSR_MUNSTKERR_Pos 783,44445
#define SCB_CFSR_MUNSTKERR_Msk 784,44581
#define SCB_CFSR_DACCVIOL_Pos 786,44715
#define SCB_CFSR_DACCVIOL_Msk 787,44850
#define SCB_CFSR_IACCVIOL_Pos 789,44983
#define SCB_CFSR_IACCVIOL_Msk 790,45118
#define SCB_CFSR_BFARVALID_Pos 793,45332
#define SCB_CFSR_BFARVALID_Msk 794,45467
#define SCB_CFSR_LSPERR_Pos 796,45600
#define SCB_CFSR_LSPERR_Msk 797,45732
#define SCB_CFSR_STKERR_Pos 799,45862
#define SCB_CFSR_STKERR_Msk 800,45994
#define SCB_CFSR_UNSTKERR_Pos 802,46124
#define SCB_CFSR_UNSTKERR_Msk 803,46258
#define SCB_CFSR_IMPRECISERR_Pos 805,46390
#define SCB_CFSR_IMPRECISERR_Msk 806,46527
#define SCB_CFSR_PRECISERR_Pos 808,46662
#define SCB_CFSR_PRECISERR_Msk 809,46797
#define SCB_CFSR_IBUSERR_Pos 811,46930
#define SCB_CFSR_IBUSERR_Msk 812,47063
#define SCB_CFSR_DIVBYZERO_Pos 815,47277
#define SCB_CFSR_DIVBYZERO_Msk 816,47412
#define SCB_CFSR_UNALIGNED_Pos 818,47545
#define SCB_CFSR_UNALIGNED_Msk 819,47680
#define SCB_CFSR_STKOF_Pos 821,47813
#define SCB_CFSR_STKOF_Msk 822,47944
#define SCB_CFSR_NOCP_Pos 824,48073
#define SCB_CFSR_NOCP_Msk 825,48203
#define SCB_CFSR_INVPC_Pos 827,48331
#define SCB_CFSR_INVPC_Msk 828,48462
#define SCB_CFSR_INVSTATE_Pos 830,48591
#define SCB_CFSR_INVSTATE_Msk 831,48725
#define SCB_CFSR_UNDEFINSTR_Pos 833,48857
#define SCB_CFSR_UNDEFINSTR_Msk 834,48993
#define SCB_HFSR_DEBUGEVT_Pos 837,49177
#define SCB_HFSR_DEBUGEVT_Msk 838,49304
#define SCB_HFSR_FORCED_Pos 840,49429
#define SCB_HFSR_FORCED_Msk 841,49554
#define SCB_HFSR_VECTTBL_Pos 843,49677
#define SCB_HFSR_VECTTBL_Msk 844,49803
#define SCB_DFSR_PMU_Pos 847,49978
#define SCB_DFSR_PMU_Msk 848,50100
#define SCB_DFSR_EXTERNAL_Pos 850,50220
#define SCB_DFSR_EXTERNAL_Msk 851,50347
#define SCB_DFSR_VCATCH_Pos 853,50472
#define SCB_DFSR_VCATCH_Msk 854,50597
#define SCB_DFSR_DWTTRAP_Pos 856,50720
#define SCB_DFSR_DWTTRAP_Msk 857,50846
#define SCB_DFSR_BKPT_Pos 859,50970
#define SCB_DFSR_BKPT_Msk 860,51093
#define SCB_DFSR_HALTED_Pos 862,51214
#define SCB_DFSR_HALTED_Msk 863,51339
#define SCB_NSACR_CP11_Pos 866,51520
#define SCB_NSACR_CP11_Msk 867,51644
#define SCB_NSACR_CP10_Pos 869,51766
#define SCB_NSACR_CP10_Msk 870,51890
#define SCB_NSACR_CP7_Pos 872,52012
#define SCB_NSACR_CP7_Msk 873,52135
#define SCB_NSACR_CP6_Pos 875,52256
#define SCB_NSACR_CP6_Msk 876,52379
#define SCB_NSACR_CP5_Pos 878,52500
#define SCB_NSACR_CP5_Msk 879,52623
#define SCB_NSACR_CP4_Pos 881,52744
#define SCB_NSACR_CP4_Msk 882,52867
#define SCB_NSACR_CP3_Pos 884,52988
#define SCB_NSACR_CP3_Msk 885,53111
#define SCB_NSACR_CP2_Pos 887,53232
#define SCB_NSACR_CP2_Msk 888,53355
#define SCB_NSACR_CP1_Pos 890,53476
#define SCB_NSACR_CP1_Msk 891,53599
#define SCB_NSACR_CP0_Pos 893,53720
#define SCB_NSACR_CP0_Msk 894,53843
#define SCB_ID_DFR_UDE_Pos 897,54012
#define SCB_ID_DFR_UDE_Msk 898,54136
#define SCB_ID_DFR_MProfDbg_Pos 900,54258
#define SCB_ID_DFR_MProfDbg_Msk 901,54387
#define SCB_CLIDR_LOUU_Pos 904,54561
#define SCB_CLIDR_LOUU_Msk 905,54685
#define SCB_CLIDR_LOC_Pos 907,54807
#define SCB_CLIDR_LOC_Msk 908,54930
#define SCB_CTR_FORMAT_Pos 911,55094
#define SCB_CTR_FORMAT_Msk 912,55218
#define SCB_CTR_CWG_Pos 914,55340
#define SCB_CTR_CWG_Msk 915,55461
#define SCB_CTR_ERG_Pos 917,55580
#define SCB_CTR_ERG_Msk 918,55701
#define SCB_CTR_DMINLINE_Pos 920,55820
#define SCB_CTR_DMINLINE_Msk 921,55946
#define SCB_CTR_IMINLINE_Pos 923,56070
#define SCB_CTR_IMINLINE_Msk 924,56196
#define SCB_CCSIDR_WT_Pos 927,56366
#define SCB_CCSIDR_WT_Msk 928,56489
#define SCB_CCSIDR_WB_Pos 930,56610
#define SCB_CCSIDR_WB_Msk 931,56733
#define SCB_CCSIDR_RA_Pos 933,56854
#define SCB_CCSIDR_RA_Msk 934,56977
#define SCB_CCSIDR_WA_Pos 936,57098
#define SCB_CCSIDR_WA_Msk 937,57221
#define SCB_CCSIDR_NUMSETS_Pos 939,57342
#define SCB_CCSIDR_NUMSETS_Msk 940,57470
#define SCB_CCSIDR_ASSOCIATIVITY_Pos 942,57596
#define SCB_CCSIDR_ASSOCIATIVITY_Msk 943,57730
#define SCB_CCSIDR_LINESIZE_Pos 945,57862
#define SCB_CCSIDR_LINESIZE_Msk 946,57991
#define SCB_CSSELR_LEVEL_Pos 949,58171
#define SCB_CSSELR_LEVEL_Msk 950,58297
#define SCB_CSSELR_IND_Pos 952,58421
#define SCB_CSSELR_IND_Msk 953,58545
#define SCB_STIR_INTID_Pos 956,58728
#define SCB_STIR_INTID_Msk 957,58852
#define SCB_RFSR_V_Pos 960,59023
#define SCB_RFSR_V_Msk 961,59143
#define SCB_RFSR_IS_Pos 963,59261
#define SCB_RFSR_IS_Msk 964,59382
#define SCB_RFSR_UET_Pos 966,59501
#define SCB_RFSR_UET_Msk 967,59623
#define SCB_DCISW_WAY_Pos 970,59805
#define SCB_DCISW_WAY_Msk 971,59928
#define SCB_DCISW_SET_Pos 973,60049
#define SCB_DCISW_SET_Msk 974,60172
#define SCB_DCCSW_WAY_Pos 977,60350
#define SCB_DCCSW_WAY_Msk 978,60473
#define SCB_DCCSW_SET_Pos 980,60594
#define SCB_DCCSW_SET_Msk 981,60717
#define SCB_DCCISW_WAY_Pos 984,60910
#define SCB_DCCISW_WAY_Msk 985,61034
#define SCB_DCCISW_SET_Pos 987,61156
#define SCB_DCCISW_SET_Msk 988,61280
        uint32_t RESERVED0[RESERVED01005,61737
  __IM  uint32_t ICTR;1006,61770
  __IOM uint32_t ACTLR;1007,61876
  __IOM uint32_t CPPWR;1008,61974
} ICB_Type;1009,62081
#define ICB_ACTLR_DISCRITAXIRUW_Pos 1012,62142
#define ICB_ACTLR_DISCRITAXIRUW_Msk 1013,62271
#define ICB_ACTLR_DISDI_Pos 1015,62398
#define ICB_ACTLR_DISDI_Msk 1016,62519
#define ICB_ACTLR_DISCRITAXIRUR_Pos 1018,62638
#define ICB_ACTLR_DISCRITAXIRUR_Msk 1019,62767
#define ICB_ACTLR_EVENTBUSEN_Pos 1021,62894
#define ICB_ACTLR_EVENTBUSEN_Msk 1022,63020
#define ICB_ACTLR_EVENTBUSEN_S_Pos 1024,63144
#define ICB_ACTLR_EVENTBUSEN_S_Msk 1025,63272
#define ICB_ACTLR_DISITMATBFLUSH_Pos 1027,63398
#define ICB_ACTLR_DISITMATBFLUSH_Msk 1028,63528
#define ICB_ACTLR_DISNWAMODE_Pos 1030,63656
#define ICB_ACTLR_DISNWAMODE_Msk 1031,63782
#define ICB_ACTLR_FPEXCODIS_Pos 1033,63906
#define ICB_ACTLR_FPEXCODIS_Msk 1034,64031
#define ICB_ACTLR_DISOLAP_Pos 1036,64154
#define ICB_ACTLR_DISOLAP_Msk 1037,64277
#define ICB_ACTLR_DISOLAPS_Pos 1039,64398
#define ICB_ACTLR_DISOLAPS_Msk 1040,64522
#define ICB_ACTLR_DISLOBR_Pos 1042,64644
#define ICB_ACTLR_DISLOBR_Msk 1043,64767
#define ICB_ACTLR_DISLO_Pos 1045,64888
#define ICB_ACTLR_DISLO_Msk 1046,65009
#define ICB_ACTLR_DISLOLEP_Pos 1048,65128
#define ICB_ACTLR_DISLOLEP_Msk 1049,65252
#define ICB_ACTLR_DISFOLD_Pos 1051,65374
#define ICB_ACTLR_DISFOLD_Msk 1052,65497
#define ICB_ICTR_INTLINESNUM_Pos 1055,65672
#define ICB_ICTR_INTLINESNUM_Msk 1056,65798
  __IOM uint32_t CTRL;1073,66223
  __IOM uint32_t LOAD;1074,66330
  __IOM uint32_t VAL;1075,66431
  __IM  uint32_t CALIB;1076,66533
} SysTick_Type;1077,66633
#define SysTick_CTRL_COUNTFLAG_Pos 1080,66705
#define SysTick_CTRL_COUNTFLAG_Msk 1081,66837
#define SysTick_CTRL_CLKSOURCE_Pos 1083,66967
#define SysTick_CTRL_CLKSOURCE_Msk 1084,67099
#define SysTick_CTRL_TICKINT_Pos 1086,67229
#define SysTick_CTRL_TICKINT_Msk 1087,67359
#define SysTick_CTRL_ENABLE_Pos 1089,67487
#define SysTick_CTRL_ENABLE_Msk 1090,67616
#define SysTick_LOAD_RELOAD_Pos 1093,67786
#define SysTick_LOAD_RELOAD_Msk 1094,67915
#define SysTick_VAL_CURRENT_Pos 1097,68086
#define SysTick_VAL_CURRENT_Msk 1098,68215
#define SysTick_CALIB_NOREF_Pos 1101,68390
#define SysTick_CALIB_NOREF_Msk 1102,68519
#define SysTick_CALIB_SKEW_Pos 1104,68646
#define SysTick_CALIB_SKEW_Msk 1105,68774
#define SysTick_CALIB_TENMS_Pos 1107,68900
#define SysTick_CALIB_TENMS_Msk 1108,69029
    __OM  uint8_t    u8;1127,69525
    __OM  uint16_t   u16;1128,69620
    __OM  uint32_t   u32;1129,69716
  }  PORT 1130,69812
        uint32_t RESERVED0[RESERVED01131,69911
  __IOM uint32_t TER;1132,69946
        uint32_t RESERVED1[RESERVED11133,70043
  __IOM uint32_t TPR;1134,70077
        uint32_t RESERVED2[RESERVED21135,70177
  __IOM uint32_t TCR;1136,70211
        uint32_t RESERVED3[RESERVED31137,70309
        uint32_t RESERVED4[RESERVED41138,70343
  __OM  uint32_t LAR;1139,70377
  __IM  uint32_t LSR;1140,70473
        uint32_t RESERVED5[RESERVED51141,70569
  __IM  uint32_t DEVARCH;1142,70602
        uint32_t RESERVED6[RESERVED61143,70706
  __IM  uint32_t DEVTYPE;1144,70739
  __IM  uint32_t PID4;1145,70835
  __IM  uint32_t PID5;1146,70948
  __IM  uint32_t PID6;1147,71061
  __IM  uint32_t PID7;1148,71174
  __IM  uint32_t PID0;1149,71287
  __IM  uint32_t PID1;1150,71400
  __IM  uint32_t PID2;1151,71513
  __IM  uint32_t PID3;1152,71626
  __IM  uint32_t CID0;1153,71739
  __IM  uint32_t CID1;1154,71852
  __IM  uint32_t CID2;1155,71965
  __IM  uint32_t CID3;1156,72078
} ITM_Type;1157,72191
#define ITM_STIM_DISABLED_Pos 1160,72252
#define ITM_STIM_DISABLED_Msk 1161,72379
#define ITM_STIM_FIFOREADY_Pos 1163,72504
#define ITM_STIM_FIFOREADY_Msk 1164,72632
#define ITM_TPR_PRIVMASK_Pos 1167,72806
#define ITM_TPR_PRIVMASK_Msk 1168,72932
#define ITM_TCR_BUSY_Pos 1171,73102
#define ITM_TCR_BUSY_Msk 1172,73224
#define ITM_TCR_TRACEBUSID_Pos 1174,73344
#define ITM_TCR_TRACEBUSID_Msk 1175,73467
#define ITM_TCR_GTSFREQ_Pos 1177,73588
#define ITM_TCR_GTSFREQ_Msk 1178,73732
#define ITM_TCR_TSPRESCALE_Pos 1180,73874
#define ITM_TCR_TSPRESCALE_Msk 1181,74002
#define ITM_TCR_STALLENA_Pos 1183,74128
#define ITM_TCR_STALLENA_Msk 1184,74254
#define ITM_TCR_SWOENA_Pos 1186,74378
#define ITM_TCR_SWOENA_Msk 1187,74502
#define ITM_TCR_DWTENA_Pos 1189,74624
#define ITM_TCR_DWTENA_Msk 1190,74748
#define ITM_TCR_SYNCENA_Pos 1192,74870
#define ITM_TCR_SYNCENA_Msk 1193,74995
#define ITM_TCR_TSENA_Pos 1195,75118
#define ITM_TCR_TSENA_Msk 1196,75241
#define ITM_TCR_ITMENA_Pos 1198,75362
#define ITM_TCR_ITMENA_Msk 1199,75494
#define ITM_LSR_ByteAcc_Pos 1202,75668
#define ITM_LSR_ByteAcc_Msk 1203,75793
#define ITM_LSR_Access_Pos 1205,75916
#define ITM_LSR_Access_Msk 1206,76040
#define ITM_LSR_Present_Pos 1208,76162
#define ITM_LSR_Present_Msk 1209,76287
  __IOM uint32_t CTRL;1226,76742
  __IOM uint32_t CYCCNT;1227,76830
  __IOM uint32_t CPICNT;1228,76922
  __IOM uint32_t EXCCNT;1229,77012
  __IOM uint32_t SLEEPCNT;1230,77117
  __IOM uint32_t LSUCNT;1231,77209
  __IOM uint32_t FOLDCNT;1232,77299
  __IM  uint32_t PCSR;1233,77404
  __IOM uint32_t COMP0;1234,77507
        uint32_t RESERVED1[RESERVED11235,77600
  __IOM uint32_t FUNCTION0;1236,77633
        uint32_t RESERVED2[RESERVED21237,77724
  __IOM uint32_t COMP1;1238,77757
        uint32_t RESERVED3[RESERVED31239,77850
  __IOM uint32_t FUNCTION1;1240,77883
        uint32_t RESERVED4[RESERVED41241,77974
  __IOM uint32_t COMP2;1242,78007
        uint32_t RESERVED5[RESERVED51243,78100
  __IOM uint32_t FUNCTION2;1244,78133
        uint32_t RESERVED6[RESERVED61245,78224
  __IOM uint32_t COMP3;1246,78257
        uint32_t RESERVED7[RESERVED71247,78350
  __IOM uint32_t FUNCTION3;1248,78383
        uint32_t RESERVED8[RESERVED81249,78474
  __IOM uint32_t COMP4;1250,78507
        uint32_t RESERVED9[RESERVED91251,78600
  __IOM uint32_t FUNCTION4;1252,78633
        uint32_t RESERVED10[RESERVED101253,78724
  __IOM uint32_t COMP5;1254,78758
        uint32_t RESERVED11[RESERVED111255,78851
  __IOM uint32_t FUNCTION5;1256,78885
        uint32_t RESERVED12[RESERVED121257,78976
  __IOM uint32_t COMP6;1258,79010
        uint32_t RESERVED13[RESERVED131259,79103
  __IOM uint32_t FUNCTION6;1260,79137
        uint32_t RESERVED14[RESERVED141261,79228
  __IOM uint32_t COMP7;1262,79262
        uint32_t RESERVED15[RESERVED151263,79355
  __IOM uint32_t FUNCTION7;1264,79389
        uint32_t RESERVED16[RESERVED161265,79480
  __IOM uint32_t COMP8;1266,79514
        uint32_t RESERVED17[RESERVED171267,79607
  __IOM uint32_t FUNCTION8;1268,79641
        uint32_t RESERVED18[RESERVED181269,79732
  __IOM uint32_t COMP9;1270,79766
        uint32_t RESERVED19[RESERVED191271,79859
  __IOM uint32_t FUNCTION9;1272,79893
        uint32_t RESERVED20[RESERVED201273,79984
  __IOM uint32_t COMP10;1274,80018
        uint32_t RESERVED21[RESERVED211275,80112
  __IOM uint32_t FUNCTION10;1276,80146
        uint32_t RESERVED22[RESERVED221277,80238
  __IOM uint32_t COMP11;1278,80272
        uint32_t RESERVED23[RESERVED231279,80366
  __IOM uint32_t FUNCTION11;1280,80400
        uint32_t RESERVED24[RESERVED241281,80492
  __IOM uint32_t COMP12;1282,80526
        uint32_t RESERVED25[RESERVED251283,80620
  __IOM uint32_t FUNCTION12;1284,80654
        uint32_t RESERVED26[RESERVED261285,80746
  __IOM uint32_t COMP13;1286,80780
        uint32_t RESERVED27[RESERVED271287,80874
  __IOM uint32_t FUNCTION13;1288,80908
        uint32_t RESERVED28[RESERVED281289,81000
  __IOM uint32_t COMP14;1290,81034
        uint32_t RESERVED29[RESERVED291291,81128
  __IOM uint32_t FUNCTION14;1292,81162
        uint32_t RESERVED30[RESERVED301293,81254
  __IOM uint32_t COMP15;1294,81288
        uint32_t RESERVED31[RESERVED311295,81382
  __IOM uint32_t FUNCTION15;1296,81416
        uint32_t RESERVED32[RESERVED321297,81508
  __IM  uint32_t LSR;1298,81544
        uint32_t RESERVED33[RESERVED331299,81636
  __IM  uint32_t DEVARCH;1300,81670
} DWT_Type;1301,81770
#define DWT_CTRL_NUMCOMP_Pos 1304,81825
#define DWT_CTRL_NUMCOMP_Msk 1305,81948
#define DWT_CTRL_NOTRCPKT_Pos 1307,82069
#define DWT_CTRL_NOTRCPKT_Msk 1308,82193
#define DWT_CTRL_NOEXTTRIG_Pos 1310,82315
#define DWT_CTRL_NOEXTTRIG_Msk 1311,82440
#define DWT_CTRL_NOCYCCNT_Pos 1313,82563
#define DWT_CTRL_NOCYCCNT_Msk 1314,82687
#define DWT_CTRL_NOPRFCNT_Pos 1316,82809
#define DWT_CTRL_NOPRFCNT_Msk 1317,82933
#define DWT_CTRL_CYCDISS_Pos 1319,83055
#define DWT_CTRL_CYCDISS_Msk 1320,83178
#define DWT_CTRL_CYCEVTENA_Pos 1322,83299
#define DWT_CTRL_CYCEVTENA_Msk 1323,83424
#define DWT_CTRL_FOLDEVTENA_Pos 1325,83547
#define DWT_CTRL_FOLDEVTENA_Msk 1326,83673
#define DWT_CTRL_LSUEVTENA_Pos 1328,83797
#define DWT_CTRL_LSUEVTENA_Msk 1329,83922
#define DWT_CTRL_SLEEPEVTENA_Pos 1331,84045
#define DWT_CTRL_SLEEPEVTENA_Msk 1332,84172
#define DWT_CTRL_EXCEVTENA_Pos 1334,84297
#define DWT_CTRL_EXCEVTENA_Msk 1335,84422
#define DWT_CTRL_CPIEVTENA_Pos 1337,84545
#define DWT_CTRL_CPIEVTENA_Msk 1338,84670
#define DWT_CTRL_EXCTRCENA_Pos 1340,84793
#define DWT_CTRL_EXCTRCENA_Msk 1341,84918
#define DWT_CTRL_PCSAMPLENA_Pos 1343,85041
#define DWT_CTRL_PCSAMPLENA_Msk 1344,85167
#define DWT_CTRL_SYNCTAP_Pos 1346,85291
#define DWT_CTRL_SYNCTAP_Msk 1347,85414
#define DWT_CTRL_CYCTAP_Pos 1349,85535
#define DWT_CTRL_CYCTAP_Msk 1350,85657
#define DWT_CTRL_POSTINIT_Pos 1352,85777
#define DWT_CTRL_POSTINIT_Msk 1353,85901
#define DWT_CTRL_POSTPRESET_Pos 1355,86023
#define DWT_CTRL_POSTPRESET_Msk 1356,86149
#define DWT_CTRL_CYCCNTENA_Pos 1358,86273
#define DWT_CTRL_CYCCNTENA_Msk 1359,86398
#define DWT_CPICNT_CPICNT_Pos 1362,86563
#define DWT_CPICNT_CPICNT_Msk 1363,86687
#define DWT_EXCCNT_EXCCNT_Pos 1366,86866
#define DWT_EXCCNT_EXCCNT_Msk 1367,86990
#define DWT_SLEEPCNT_SLEEPCNT_Pos 1370,87156
#define DWT_SLEEPCNT_SLEEPCNT_Msk 1371,87284
#define DWT_LSUCNT_LSUCNT_Pos 1374,87452
#define DWT_LSUCNT_LSUCNT_Msk 1375,87576
#define DWT_FOLDCNT_FOLDCNT_Pos 1378,87755
#define DWT_FOLDCNT_FOLDCNT_Msk 1379,87881
#define DWT_FUNCTION_ID_Pos 1382,88057
#define DWT_FUNCTION_ID_Msk 1383,88179
#define DWT_FUNCTION_MATCHED_Pos 1385,88299
#define DWT_FUNCTION_MATCHED_Msk 1386,88426
#define DWT_FUNCTION_DATAVSIZE_Pos 1388,88551
#define DWT_FUNCTION_DATAVSIZE_Msk 1389,88680
#define DWT_FUNCTION_ACTION_Pos 1391,88807
#define DWT_FUNCTION_ACTION_Msk 1392,88933
#define DWT_FUNCTION_MATCH_Pos 1394,89057
#define DWT_FUNCTION_MATCH_Msk 1395,89182
  __IOM uint32_t MSCR;1412,89682
  __IOM uint32_t PFCR;1413,89784
        uint32_t RESERVED1[RESERVED11414,89883
  __IOM uint32_t ITCMCR;1415,89916
  __IOM uint32_t DTCMCR;1416,90009
  __IOM uint32_t PAHBCR;1417,90102
        uint32_t RESERVED2[RESERVED21418,90196
  __IOM uint32_t ITGU_CTRL;1419,90231
  __IOM uint32_t ITGU_CFG;1420,90324
        uint32_t RESERVED3[RESERVED31421,90423
  __IOM uint32_t ITGU_LUT[ITGU_LUT1422,90456
        uint32_t RESERVED4[RESERVED41423,90555
  __IOM uint32_t DTGU_CTRL;1424,90589
  __IOM uint32_t DTGU_CFG;1425,90683
        uint32_t RESERVED5[RESERVED51426,90782
  __IOM uint32_t DTGU_LUT[DTGU_LUT1427,90815
} MemSysCtl_Type;1428,90914
#define MEMSYSCTL_MSCR_CPWRDN_Pos 1431,91011
#define MEMSYSCTL_MSCR_CPWRDN_Msk 1432,91139
#define MEMSYSCTL_MSCR_DCCLEAN_Pos 1434,91265
#define MEMSYSCTL_MSCR_DCCLEAN_Msk 1435,91394
#define MEMSYSCTL_MSCR_ICACTIVE_Pos 1437,91521
#define MEMSYSCTL_MSCR_ICACTIVE_Msk 1438,91651
#define MEMSYSCTL_MSCR_DCACTIVE_Pos 1440,91779
#define MEMSYSCTL_MSCR_DCACTIVE_Msk 1441,91909
#define MEMSYSCTL_MSCR_TECCCHKDIS_Pos 1443,92037
#define MEMSYSCTL_MSCR_TECCCHKDIS_Msk 1444,92169
#define MEMSYSCTL_MSCR_EVECCFAULT_Pos 1446,92299
#define MEMSYSCTL_MSCR_EVECCFAULT_Msk 1447,92431
#define MEMSYSCTL_MSCR_FORCEWT_Pos 1449,92561
#define MEMSYSCTL_MSCR_FORCEWT_Msk 1450,92690
#define MEMSYSCTL_MSCR_ECCEN_Pos 1452,92817
#define MEMSYSCTL_MSCR_ECCEN_Msk 1453,92944
#define MEMSYSCTL_PFCR_MAX_OS_Pos 1456,93142
#define MEMSYSCTL_PFCR_MAX_OS_Msk 1457,93270
#define MEMSYSCTL_PFCR_MAX_LA_Pos 1459,93396
#define MEMSYSCTL_PFCR_MAX_LA_Msk 1460,93524
#define MEMSYSCTL_PFCR_MIN_LA_Pos 1462,93650
#define MEMSYSCTL_PFCR_MIN_LA_Msk 1463,93778
#define MEMSYSCTL_PFCR_ENABLE_Pos 1465,93904
#define MEMSYSCTL_PFCR_ENABLE_Msk 1466,94032
#define MEMSYSCTL_ITCMCR_SZ_Pos 1469,94227
#define MEMSYSCTL_ITCMCR_SZ_Msk 1470,94353
#define MEMSYSCTL_ITCMCR_EN_Pos 1472,94477
#define MEMSYSCTL_ITCMCR_EN_Msk 1473,94603
#define MEMSYSCTL_DTCMCR_SZ_Pos 1476,94796
#define MEMSYSCTL_DTCMCR_SZ_Msk 1477,94922
#define MEMSYSCTL_DTCMCR_EN_Pos 1479,95046
#define MEMSYSCTL_DTCMCR_EN_Msk 1480,95172
#define MEMSYSCTL_PAHBCR_SZ_Pos 1483,95366
#define MEMSYSCTL_PAHBCR_SZ_Msk 1484,95492
#define MEMSYSCTL_PAHBCR_EN_Pos 1486,95616
#define MEMSYSCTL_PAHBCR_EN_Msk 1487,95742
#define MEMSYSCTL_ITGU_CTRL_DEREN_Pos 1490,95938
#define MEMSYSCTL_ITGU_CTRL_DEREN_Msk 1491,96070
#define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos 1493,96200
#define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk 1494,96332
#define MEMSYSCTL_ITGU_CFG_PRESENT_Pos 1497,96540
#define MEMSYSCTL_ITGU_CFG_PRESENT_Msk 1498,96673
#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos 1500,96804
#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk 1501,96937
#define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos 1503,97068
#define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk 1504,97199
#define MEMSYSCTL_DTGU_CTRL_DEREN_Pos 1507,97401
#define MEMSYSCTL_DTGU_CTRL_DEREN_Msk 1508,97533
#define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos 1510,97663
#define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk 1511,97795
#define MEMSYSCTL_DTGU_CFG_PRESENT_Pos 1514,98003
#define MEMSYSCTL_DTGU_CFG_PRESENT_Msk 1515,98136
#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos 1517,98267
#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk 1518,98400
#define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos 1520,98531
#define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk 1521,98662
  __IOM uint32_t CPDLPSTATE;1539,99141
  __IOM uint32_t DPDLPSTATE;1540,99255
} PwrModCtl_Type;1541,99370
#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos 1544,99476
#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk 1545,99617
#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos 1547,99756
#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk 1548,99897
#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos 1550,100036
#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk 1551,100177
#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos 1554,100402
#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk 1555,100543
  __OM  uint32_t EVENTSPR;1572,101069
        uint32_t RESERVED0[RESERVED01573,101167
  __IM  uint32_t EVENTMASKA;1574,101201
  __IM  uint32_t EVENTMASK[EVENTMASK1575,101294
} EWIC_Type;1576,101385
#define EWIC_EVENTSPR_EDBGREQ_Pos 1579,101482
#define EWIC_EVENTSPR_EDBGREQ_Msk 1580,101610
#define EWIC_EVENTSPR_NMI_Pos 1582,101736
#define EWIC_EVENTSPR_NMI_Msk 1583,101860
#define EWIC_EVENTSPR_EVENT_Pos 1585,101982
#define EWIC_EVENTSPR_EVENT_Msk 1586,102108
#define EWIC_EVENTMASKA_EDBGREQ_Pos 1589,102315
#define EWIC_EVENTMASKA_EDBGREQ_Msk 1590,102445
#define EWIC_EVENTMASKA_NMI_Pos 1592,102573
#define EWIC_EVENTMASKA_NMI_Msk 1593,102699
#define EWIC_EVENTMASKA_EVENT_Pos 1595,102823
#define EWIC_EVENTMASKA_EVENT_Msk 1596,102951
#define EWIC_EVENTMASK_IRQ_Pos 1599,103159
#define EWIC_EVENTMASK_IRQ_Msk 1600,103285
  __IOM uint32_t IEBR0;1617,103753
  __IOM uint32_t IEBR1;1618,103864
        uint32_t RESERVED0[RESERVED01619,103975
  __IOM uint32_t DEBR0;1620,104008
  __IOM uint32_t DEBR1;1621,104112
        uint32_t RESERVED1[RESERVED11622,104216
  __IOM uint32_t TEBR0;1623,104249
        uint32_t RESERVED2[RESERVED21624,104346
  __IOM uint32_t TEBR1;1625,104379
} ErrBnk_Type;1626,104476
#define ERRBNK_IEBR0_SWDEF_Pos 1629,104577
#define ERRBNK_IEBR0_SWDEF_Msk 1630,104702
#define ERRBNK_IEBR0_BANK_Pos 1632,104825
#define ERRBNK_IEBR0_BANK_Msk 1633,104949
#define ERRBNK_IEBR0_LOCATION_Pos 1635,105071
#define ERRBNK_IEBR0_LOCATION_Msk 1636,105199
#define ERRBNK_IEBR0_LOCKED_Pos 1638,105325
#define ERRBNK_IEBR0_LOCKED_Msk 1639,105451
#define ERRBNK_IEBR0_VALID_Pos 1641,105575
#define ERRBNK_IEBR0_VALID_Msk 1642,105700
#define ERRBNK_IEBR1_SWDEF_Pos 1645,105906
#define ERRBNK_IEBR1_SWDEF_Msk 1646,106031
#define ERRBNK_IEBR1_BANK_Pos 1648,106154
#define ERRBNK_IEBR1_BANK_Msk 1649,106278
#define ERRBNK_IEBR1_LOCATION_Pos 1651,106400
#define ERRBNK_IEBR1_LOCATION_Msk 1652,106528
#define ERRBNK_IEBR1_LOCKED_Pos 1654,106654
#define ERRBNK_IEBR1_LOCKED_Msk 1655,106780
#define ERRBNK_IEBR1_VALID_Pos 1657,106904
#define ERRBNK_IEBR1_VALID_Msk 1658,107029
#define ERRBNK_DEBR0_SWDEF_Pos 1661,107228
#define ERRBNK_DEBR0_SWDEF_Msk 1662,107353
#define ERRBNK_DEBR0_TYPE_Pos 1664,107476
#define ERRBNK_DEBR0_TYPE_Msk 1665,107600
#define ERRBNK_DEBR0_BANK_Pos 1667,107722
#define ERRBNK_DEBR0_BANK_Msk 1668,107846
#define ERRBNK_DEBR0_LOCATION_Pos 1670,107968
#define ERRBNK_DEBR0_LOCATION_Msk 1671,108096
#define ERRBNK_DEBR0_LOCKED_Pos 1673,108222
#define ERRBNK_DEBR0_LOCKED_Msk 1674,108348
#define ERRBNK_DEBR0_VALID_Pos 1676,108472
#define ERRBNK_DEBR0_VALID_Msk 1677,108597
#define ERRBNK_DEBR1_SWDEF_Pos 1680,108796
#define ERRBNK_DEBR1_SWDEF_Msk 1681,108921
#define ERRBNK_DEBR1_TYPE_Pos 1683,109044
#define ERRBNK_DEBR1_TYPE_Msk 1684,109168
#define ERRBNK_DEBR1_BANK_Pos 1686,109290
#define ERRBNK_DEBR1_BANK_Msk 1687,109414
#define ERRBNK_DEBR1_LOCATION_Pos 1689,109536
#define ERRBNK_DEBR1_LOCATION_Msk 1690,109664
#define ERRBNK_DEBR1_LOCKED_Pos 1692,109790
#define ERRBNK_DEBR1_LOCKED_Msk 1693,109916
#define ERRBNK_DEBR1_VALID_Pos 1695,110040
#define ERRBNK_DEBR1_VALID_Msk 1696,110165
#define ERRBNK_TEBR0_SWDEF_Pos 1699,110357
#define ERRBNK_TEBR0_SWDEF_Msk 1700,110482
#define ERRBNK_TEBR0_POISON_Pos 1702,110605
#define ERRBNK_TEBR0_POISON_Msk 1703,110731
#define ERRBNK_TEBR0_TYPE_Pos 1705,110855
#define ERRBNK_TEBR0_TYPE_Msk 1706,110979
#define ERRBNK_TEBR0_BANK_Pos 1708,111101
#define ERRBNK_TEBR0_BANK_Msk 1709,111225
#define ERRBNK_TEBR0_LOCATION_Pos 1711,111347
#define ERRBNK_TEBR0_LOCATION_Msk 1712,111475
#define ERRBNK_TEBR0_LOCKED_Pos 1714,111601
#define ERRBNK_TEBR0_LOCKED_Msk 1715,111727
#define ERRBNK_TEBR0_VALID_Pos 1717,111851
#define ERRBNK_TEBR0_VALID_Msk 1718,111976
#define ERRBNK_TEBR1_SWDEF_Pos 1721,112168
#define ERRBNK_TEBR1_SWDEF_Msk 1722,112293
#define ERRBNK_TEBR1_POISON_Pos 1724,112416
#define ERRBNK_TEBR1_POISON_Msk 1725,112542
#define ERRBNK_TEBR1_TYPE_Pos 1727,112666
#define ERRBNK_TEBR1_TYPE_Msk 1728,112790
#define ERRBNK_TEBR1_BANK_Pos 1730,112912
#define ERRBNK_TEBR1_BANK_Msk 1731,113036
#define ERRBNK_TEBR1_LOCATION_Pos 1733,113158
#define ERRBNK_TEBR1_LOCATION_Msk 1734,113286
#define ERRBNK_TEBR1_LOCKED_Pos 1736,113412
#define ERRBNK_TEBR1_LOCKED_Msk 1737,113538
#define ERRBNK_TEBR1_VALID_Pos 1739,113662
#define ERRBNK_TEBR1_VALID_Msk 1740,113787
  __OM  uint32_t CFGINFOSEL;1757,114333
  __IM  uint32_t CFGINFORD;1758,114459
} PrcCfgInf_Type;1759,114585
  __IM  uint32_t STLNVICPENDOR;1780,115180
  __IM  uint32_t STLNVICACTVOR;1781,115287
        uint32_t RESERVED0[RESERVED01782,115393
  __OM  uint32_t STLIDMPUSR;1783,115426
  __IM  uint32_t STLIMPUOR;1784,115517
  __IM  uint32_t STLD0MPUOR;1785,115612
  __IM  uint32_t STLD1MPUOR;1786,115716
} STL_Type;1788,115822
#define STL_STLNVICPENDOR_VALID_Pos 1791,115919
#define STL_STLNVICPENDOR_VALID_Msk 1792,116049
#define STL_STLNVICPENDOR_TARGET_Pos 1794,116177
#define STL_STLNVICPENDOR_TARGET_Msk 1795,116308
#define STL_STLNVICPENDOR_PRIORITY_Pos 1797,116437
#define STL_STLNVICPENDOR_PRIORITY_Msk 1798,116570
#define STL_STLNVICPENDOR_INTNUM_Pos 1800,116701
#define STL_STLNVICPENDOR_INTNUM_Msk 1801,116832
#define STL_STLNVICACTVOR_VALID_Pos 1804,117045
#define STL_STLNVICACTVOR_VALID_Msk 1805,117175
#define STL_STLNVICACTVOR_TARGET_Pos 1807,117303
#define STL_STLNVICACTVOR_TARGET_Msk 1808,117434
#define STL_STLNVICACTVOR_PRIORITY_Pos 1810,117563
#define STL_STLNVICACTVOR_PRIORITY_Msk 1811,117696
#define STL_STLNVICACTVOR_INTNUM_Pos 1813,117827
#define STL_STLNVICACTVOR_INTNUM_Msk 1814,117958
#define STL_STLIDMPUSR_ADDR_Pos 1817,118168
#define STL_STLIDMPUSR_ADDR_Msk 1818,118294
#define STL_STLIDMPUSR_INSTR_Pos 1820,118418
#define STL_STLIDMPUSR_INSTR_Msk 1821,118545
#define STL_STLIDMPUSR_DATA_Pos 1823,118670
#define STL_STLIDMPUSR_DATA_Msk 1824,118796
#define STL_STLIMPUOR_HITREGION_Pos 1827,118998
#define STL_STLIMPUOR_HITREGION_Msk 1828,119128
#define STL_STLIMPUOR_ATTR_Pos 1830,119256
#define STL_STLIMPUOR_ATTR_Msk 1831,119381
#define STL_STLD0MPUOR_HITREGION_Pos 1834,119583
#define STL_STLD0MPUOR_HITREGION_Msk 1835,119714
#define STL_STLD0MPUOR_ATTR_Pos 1837,119843
#define STL_STLD0MPUOR_ATTR_Msk 1838,119969
#define STL_STLD1MPUOR_HITREGION_Pos 1841,120172
#define STL_STLD1MPUOR_HITREGION_Msk 1842,120303
#define STL_STLD1MPUOR_ATTR_Pos 1844,120432
#define STL_STLD1MPUOR_ATTR_Msk 1845,120558
  __IM  uint32_t SSPSR;1862,120998
  __IOM uint32_t CSPSR;1863,121108
        uint32_t RESERVED0[RESERVED01864,121216
  __IOM uint32_t ACPR;1865,121249
        uint32_t RESERVED1[RESERVED11866,121358
  __IOM uint32_t SPPR;1867,121392
        uint32_t RESERVED2[RESERVED21868,121494
  __IM  uint32_t FFSR;1869,121529
  __IOM uint32_t FFCR;1870,121636
  __IOM uint32_t PSCR;1871,121744
        uint32_t RESERVED3[RESERVED31872,121857
  __OM  uint32_t LAR;1873,121892
  __IM  uint32_t LSR;1874,121993
        uint32_t RESERVED4[RESERVED41875,122094
  __IM  uint32_t TYPE;1876,122127
  __IM  uint32_t DEVTYPE;1877,122225
} TPI_Type;1878,122317
#define TPI_ACPR_SWOSCALER_Pos 1881,122393
#define TPI_ACPR_SWOSCALER_Msk 1882,122518
#define TPI_SPPR_TXMODE_Pos 1885,122695
#define TPI_SPPR_TXMODE_Msk 1886,122817
#define TPI_FFSR_FtNonStop_Pos 1889,122996
#define TPI_FFSR_FtNonStop_Msk 1890,123121
#define TPI_FFSR_TCPresent_Pos 1892,123244
#define TPI_FFSR_TCPresent_Msk 1893,123369
#define TPI_FFSR_FtStopped_Pos 1895,123492
#define TPI_FFSR_FtStopped_Msk 1896,123617
#define TPI_FFSR_FlInProg_Pos 1898,123740
#define TPI_FFSR_FlInProg_Msk 1899,123864
#define TPI_FFCR_TrigIn_Pos 1902,124046
#define TPI_FFCR_TrigIn_Msk 1903,124168
#define TPI_FFCR_FOnMan_Pos 1905,124288
#define TPI_FFCR_FOnMan_Msk 1906,124410
#define TPI_FFCR_EnFmt_Pos 1908,124530
#define TPI_FFCR_EnFmt_Msk 1909,124651
#define TPI_PSCR_PSCount_Pos 1912,124835
#define TPI_PSCR_PSCount_Msk 1913,124958
#define TPI_LSR_nTT_Pos 1916,125133
#define TPI_LSR_nTT_Msk 1917,125267
#define TPI_LSR_SLK_Pos 1919,125399
#define TPI_LSR_SLK_Msk 1920,125534
#define TPI_LSR_SLI_Pos 1922,125667
#define TPI_LSR_SLI_Msk 1923,125807
#define TPI_DEVID_NRZVALID_Pos 1926,125983
#define TPI_DEVID_NRZVALID_Msk 1927,126108
#define TPI_DEVID_MANCVALID_Pos 1929,126231
#define TPI_DEVID_MANCVALID_Msk 1930,126357
#define TPI_DEVID_PTINVALID_Pos 1932,126481
#define TPI_DEVID_PTINVALID_Msk 1933,126607
#define TPI_DEVID_FIFOSZ_Pos 1935,126731
#define TPI_DEVID_FIFOSZ_Msk 1936,126858
#define TPI_DEVTYPE_SubType_Pos 1939,127023
#define TPI_DEVTYPE_SubType_Msk 1940,127149
#define TPI_DEVTYPE_MajorType_Pos 1942,127273
#define TPI_DEVTYPE_MajorType_Msk 1943,127401
  __IOM uint32_t EVCNTR[EVCNTR1960,127908
        uint32_t RESERVED0[RESERVED01962,128045
  __IOM uint32_t CCNTR;1964,128106
        uint32_t RESERVED1[RESERVED11965,128215
  __IOM uint32_t EVTYPER[EVTYPER1966,128249
        uint32_t RESERVED2[RESERVED21968,128394
  __IOM uint32_t CCFILTR;1970,128455
        uint32_t RESERVED3[RESERVED31971,128571
  __IOM uint32_t CNTENSET;1972,128605
        uint32_t RESERVED4[RESERVED41973,128717
  __IOM uint32_t CNTENCLR;1974,128749
        uint32_t RESERVED5[RESERVED51975,128863
  __IOM uint32_t INTENSET;1976,128895
        uint32_t RESERVED6[RESERVED61977,129011
  __IOM uint32_t INTENCLR;1978,129043
        uint32_t RESERVED7[RESERVED71979,129161
  __IOM uint32_t OVSCLR;1980,129193
        uint32_t RESERVED8[RESERVED81981,129315
  __IOM uint32_t SWINC;1982,129347
        uint32_t RESERVED9[RESERVED91983,129461
  __IOM uint32_t OVSSET;1984,129493
        uint32_t RESERVED10[RESERVED101985,129613
  __IOM uint32_t TYPE;1986,129647
  __IOM uint32_t CTRL;1987,129747
        uint32_t RESERVED11[RESERVED111988,129850
  __IOM uint32_t AUTHSTATUS;1989,129885
  __IOM uint32_t DEVARCH;1990,130002
        uint32_t RESERVED12[RESERVED121991,130117
  __IOM uint32_t DEVTYPE;1992,130150
  __IOM uint32_t PIDR4;1993,130257
        uint32_t RESERVED13[RESERVED131994,130380
  __IOM uint32_t PIDR0;1995,130413
  __IOM uint32_t PIDR1;1996,130536
  __IOM uint32_t PIDR2;1997,130659
  __IOM uint32_t PIDR3;1998,130782
  __IOM uint32_t CIDR0;1999,130905
  __IOM uint32_t CIDR1;2000,131027
  __IOM uint32_t CIDR2;2001,131149
  __IOM uint32_t CIDR3;2002,131271
} PMU_Type;2003,131393
#define PMU_EVCNTR_CNT_Pos 2007,131473
#define PMU_EVCNTR_CNT_Msk 2008,131602
#define PMU_EVTYPER_EVENTTOCNT_Pos 2012,131802
#define PMU_EVTYPER_EVENTTOCNT_Msk 2013,131939
#define PMU_CNTENSET_CNT0_ENABLE_Pos 2017,132133
#define PMU_CNTENSET_CNT0_ENABLE_Msk 2018,132283
#define PMU_CNTENSET_CNT1_ENABLE_Pos 2020,132431
#define PMU_CNTENSET_CNT1_ENABLE_Msk 2021,132581
#define PMU_CNTENSET_CNT2_ENABLE_Pos 2023,132729
#define PMU_CNTENSET_CNT2_ENABLE_Msk 2024,132879
#define PMU_CNTENSET_CNT3_ENABLE_Pos 2026,133027
#define PMU_CNTENSET_CNT3_ENABLE_Msk 2027,133177
#define PMU_CNTENSET_CNT4_ENABLE_Pos 2029,133325
#define PMU_CNTENSET_CNT4_ENABLE_Msk 2030,133475
#define PMU_CNTENSET_CNT5_ENABLE_Pos 2032,133623
#define PMU_CNTENSET_CNT5_ENABLE_Msk 2033,133773
#define PMU_CNTENSET_CNT6_ENABLE_Pos 2035,133921
#define PMU_CNTENSET_CNT6_ENABLE_Msk 2036,134071
#define PMU_CNTENSET_CNT7_ENABLE_Pos 2038,134219
#define PMU_CNTENSET_CNT7_ENABLE_Msk 2039,134369
#define PMU_CNTENSET_CNT8_ENABLE_Pos 2041,134517
#define PMU_CNTENSET_CNT8_ENABLE_Msk 2042,134667
#define PMU_CNTENSET_CNT9_ENABLE_Pos 2044,134815
#define PMU_CNTENSET_CNT9_ENABLE_Msk 2045,134965
#define PMU_CNTENSET_CNT10_ENABLE_Pos 2047,135113
#define PMU_CNTENSET_CNT10_ENABLE_Msk 2048,135264
#define PMU_CNTENSET_CNT11_ENABLE_Pos 2050,135413
#define PMU_CNTENSET_CNT11_ENABLE_Msk 2051,135564
#define PMU_CNTENSET_CNT12_ENABLE_Pos 2053,135713
#define PMU_CNTENSET_CNT12_ENABLE_Msk 2054,135864
#define PMU_CNTENSET_CNT13_ENABLE_Pos 2056,136013
#define PMU_CNTENSET_CNT13_ENABLE_Msk 2057,136164
#define PMU_CNTENSET_CNT14_ENABLE_Pos 2059,136313
#define PMU_CNTENSET_CNT14_ENABLE_Msk 2060,136464
#define PMU_CNTENSET_CNT15_ENABLE_Pos 2062,136613
#define PMU_CNTENSET_CNT15_ENABLE_Msk 2063,136764
#define PMU_CNTENSET_CNT16_ENABLE_Pos 2065,136913
#define PMU_CNTENSET_CNT16_ENABLE_Msk 2066,137064
#define PMU_CNTENSET_CNT17_ENABLE_Pos 2068,137213
#define PMU_CNTENSET_CNT17_ENABLE_Msk 2069,137364
#define PMU_CNTENSET_CNT18_ENABLE_Pos 2071,137513
#define PMU_CNTENSET_CNT18_ENABLE_Msk 2072,137664
#define PMU_CNTENSET_CNT19_ENABLE_Pos 2074,137813
#define PMU_CNTENSET_CNT19_ENABLE_Msk 2075,137964
#define PMU_CNTENSET_CNT20_ENABLE_Pos 2077,138113
#define PMU_CNTENSET_CNT20_ENABLE_Msk 2078,138264
#define PMU_CNTENSET_CNT21_ENABLE_Pos 2080,138413
#define PMU_CNTENSET_CNT21_ENABLE_Msk 2081,138564
#define PMU_CNTENSET_CNT22_ENABLE_Pos 2083,138713
#define PMU_CNTENSET_CNT22_ENABLE_Msk 2084,138864
#define PMU_CNTENSET_CNT23_ENABLE_Pos 2086,139013
#define PMU_CNTENSET_CNT23_ENABLE_Msk 2087,139164
#define PMU_CNTENSET_CNT24_ENABLE_Pos 2089,139313
#define PMU_CNTENSET_CNT24_ENABLE_Msk 2090,139464
#define PMU_CNTENSET_CNT25_ENABLE_Pos 2092,139613
#define PMU_CNTENSET_CNT25_ENABLE_Msk 2093,139764
#define PMU_CNTENSET_CNT26_ENABLE_Pos 2095,139913
#define PMU_CNTENSET_CNT26_ENABLE_Msk 2096,140064
#define PMU_CNTENSET_CNT27_ENABLE_Pos 2098,140213
#define PMU_CNTENSET_CNT27_ENABLE_Msk 2099,140364
#define PMU_CNTENSET_CNT28_ENABLE_Pos 2101,140513
#define PMU_CNTENSET_CNT28_ENABLE_Msk 2102,140664
#define PMU_CNTENSET_CNT29_ENABLE_Pos 2104,140813
#define PMU_CNTENSET_CNT29_ENABLE_Msk 2105,140964
#define PMU_CNTENSET_CNT30_ENABLE_Pos 2107,141113
#define PMU_CNTENSET_CNT30_ENABLE_Msk 2108,141264
#define PMU_CNTENSET_CCNTR_ENABLE_Pos 2110,141413
#define PMU_CNTENSET_CCNTR_ENABLE_Msk 2111,141561
#define PMU_CNTENSET_CNT0_ENABLE_Pos 2115,141768
#define PMU_CNTENCLR_CNT0_ENABLE_Msk 2116,141920
#define PMU_CNTENCLR_CNT1_ENABLE_Pos 2118,142070
#define PMU_CNTENCLR_CNT1_ENABLE_Msk 2119,142222
#define PMU_CNTENCLR_CNT2_ENABLE_Pos 2121,142367
#define PMU_CNTENCLR_CNT2_ENABLE_Msk 2122,142519
#define PMU_CNTENCLR_CNT3_ENABLE_Pos 2124,142669
#define PMU_CNTENCLR_CNT3_ENABLE_Msk 2125,142821
#define PMU_CNTENCLR_CNT4_ENABLE_Pos 2127,142971
#define PMU_CNTENCLR_CNT4_ENABLE_Msk 2128,143123
#define PMU_CNTENCLR_CNT5_ENABLE_Pos 2130,143273
#define PMU_CNTENCLR_CNT5_ENABLE_Msk 2131,143425
#define PMU_CNTENCLR_CNT6_ENABLE_Pos 2133,143575
#define PMU_CNTENCLR_CNT6_ENABLE_Msk 2134,143727
#define PMU_CNTENCLR_CNT7_ENABLE_Pos 2136,143877
#define PMU_CNTENCLR_CNT7_ENABLE_Msk 2137,144029
#define PMU_CNTENCLR_CNT8_ENABLE_Pos 2139,144179
#define PMU_CNTENCLR_CNT8_ENABLE_Msk 2140,144331
#define PMU_CNTENCLR_CNT9_ENABLE_Pos 2142,144481
#define PMU_CNTENCLR_CNT9_ENABLE_Msk 2143,144633
#define PMU_CNTENCLR_CNT10_ENABLE_Pos 2145,144783
#define PMU_CNTENCLR_CNT10_ENABLE_Msk 2146,144936
#define PMU_CNTENCLR_CNT11_ENABLE_Pos 2148,145087
#define PMU_CNTENCLR_CNT11_ENABLE_Msk 2149,145240
#define PMU_CNTENCLR_CNT12_ENABLE_Pos 2151,145391
#define PMU_CNTENCLR_CNT12_ENABLE_Msk 2152,145544
#define PMU_CNTENCLR_CNT13_ENABLE_Pos 2154,145695
#define PMU_CNTENCLR_CNT13_ENABLE_Msk 2155,145848
#define PMU_CNTENCLR_CNT14_ENABLE_Pos 2157,145999
#define PMU_CNTENCLR_CNT14_ENABLE_Msk 2158,146152
#define PMU_CNTENCLR_CNT15_ENABLE_Pos 2160,146303
#define PMU_CNTENCLR_CNT15_ENABLE_Msk 2161,146456
#define PMU_CNTENCLR_CNT16_ENABLE_Pos 2163,146607
#define PMU_CNTENCLR_CNT16_ENABLE_Msk 2164,146760
#define PMU_CNTENCLR_CNT17_ENABLE_Pos 2166,146911
#define PMU_CNTENCLR_CNT17_ENABLE_Msk 2167,147064
#define PMU_CNTENCLR_CNT18_ENABLE_Pos 2169,147215
#define PMU_CNTENCLR_CNT18_ENABLE_Msk 2170,147368
#define PMU_CNTENCLR_CNT19_ENABLE_Pos 2172,147519
#define PMU_CNTENCLR_CNT19_ENABLE_Msk 2173,147672
#define PMU_CNTENCLR_CNT20_ENABLE_Pos 2175,147823
#define PMU_CNTENCLR_CNT20_ENABLE_Msk 2176,147976
#define PMU_CNTENCLR_CNT21_ENABLE_Pos 2178,148127
#define PMU_CNTENCLR_CNT21_ENABLE_Msk 2179,148280
#define PMU_CNTENCLR_CNT22_ENABLE_Pos 2181,148431
#define PMU_CNTENCLR_CNT22_ENABLE_Msk 2182,148584
#define PMU_CNTENCLR_CNT23_ENABLE_Pos 2184,148735
#define PMU_CNTENCLR_CNT23_ENABLE_Msk 2185,148888
#define PMU_CNTENCLR_CNT24_ENABLE_Pos 2187,149039
#define PMU_CNTENCLR_CNT24_ENABLE_Msk 2188,149192
#define PMU_CNTENCLR_CNT25_ENABLE_Pos 2190,149343
#define PMU_CNTENCLR_CNT25_ENABLE_Msk 2191,149496
#define PMU_CNTENCLR_CNT26_ENABLE_Pos 2193,149647
#define PMU_CNTENCLR_CNT26_ENABLE_Msk 2194,149800
#define PMU_CNTENCLR_CNT27_ENABLE_Pos 2196,149951
#define PMU_CNTENCLR_CNT27_ENABLE_Msk 2197,150104
#define PMU_CNTENCLR_CNT28_ENABLE_Pos 2199,150255
#define PMU_CNTENCLR_CNT28_ENABLE_Msk 2200,150408
#define PMU_CNTENCLR_CNT29_ENABLE_Pos 2202,150559
#define PMU_CNTENCLR_CNT29_ENABLE_Msk 2203,150712
#define PMU_CNTENCLR_CNT30_ENABLE_Pos 2205,150863
#define PMU_CNTENCLR_CNT30_ENABLE_Msk 2206,151016
#define PMU_CNTENCLR_CCNTR_ENABLE_Pos 2208,151167
#define PMU_CNTENCLR_CCNTR_ENABLE_Msk 2209,151317
#define PMU_INTENSET_CNT0_ENABLE_Pos 2213,151528
#define PMU_INTENSET_CNT0_ENABLE_Msk 2214,151688
#define PMU_INTENSET_CNT1_ENABLE_Pos 2216,151846
#define PMU_INTENSET_CNT1_ENABLE_Msk 2217,152006
#define PMU_INTENSET_CNT2_ENABLE_Pos 2219,152164
#define PMU_INTENSET_CNT2_ENABLE_Msk 2220,152324
#define PMU_INTENSET_CNT3_ENABLE_Pos 2222,152482
#define PMU_INTENSET_CNT3_ENABLE_Msk 2223,152642
#define PMU_INTENSET_CNT4_ENABLE_Pos 2225,152800
#define PMU_INTENSET_CNT4_ENABLE_Msk 2226,152960
#define PMU_INTENSET_CNT5_ENABLE_Pos 2228,153118
#define PMU_INTENSET_CNT5_ENABLE_Msk 2229,153278
#define PMU_INTENSET_CNT6_ENABLE_Pos 2231,153436
#define PMU_INTENSET_CNT6_ENABLE_Msk 2232,153596
#define PMU_INTENSET_CNT7_ENABLE_Pos 2234,153754
#define PMU_INTENSET_CNT7_ENABLE_Msk 2235,153914
#define PMU_INTENSET_CNT8_ENABLE_Pos 2237,154072
#define PMU_INTENSET_CNT8_ENABLE_Msk 2238,154232
#define PMU_INTENSET_CNT9_ENABLE_Pos 2240,154390
#define PMU_INTENSET_CNT9_ENABLE_Msk 2241,154550
#define PMU_INTENSET_CNT10_ENABLE_Pos 2243,154708
#define PMU_INTENSET_CNT10_ENABLE_Msk 2244,154869
#define PMU_INTENSET_CNT11_ENABLE_Pos 2246,155028
#define PMU_INTENSET_CNT11_ENABLE_Msk 2247,155189
#define PMU_INTENSET_CNT12_ENABLE_Pos 2249,155348
#define PMU_INTENSET_CNT12_ENABLE_Msk 2250,155509
#define PMU_INTENSET_CNT13_ENABLE_Pos 2252,155668
#define PMU_INTENSET_CNT13_ENABLE_Msk 2253,155829
#define PMU_INTENSET_CNT14_ENABLE_Pos 2255,155988
#define PMU_INTENSET_CNT14_ENABLE_Msk 2256,156149
#define PMU_INTENSET_CNT15_ENABLE_Pos 2258,156308
#define PMU_INTENSET_CNT15_ENABLE_Msk 2259,156469
#define PMU_INTENSET_CNT16_ENABLE_Pos 2261,156628
#define PMU_INTENSET_CNT16_ENABLE_Msk 2262,156789
#define PMU_INTENSET_CNT17_ENABLE_Pos 2264,156948
#define PMU_INTENSET_CNT17_ENABLE_Msk 2265,157109
#define PMU_INTENSET_CNT18_ENABLE_Pos 2267,157268
#define PMU_INTENSET_CNT18_ENABLE_Msk 2268,157429
#define PMU_INTENSET_CNT19_ENABLE_Pos 2270,157588
#define PMU_INTENSET_CNT19_ENABLE_Msk 2271,157749
#define PMU_INTENSET_CNT20_ENABLE_Pos 2273,157908
#define PMU_INTENSET_CNT20_ENABLE_Msk 2274,158069
#define PMU_INTENSET_CNT21_ENABLE_Pos 2276,158228
#define PMU_INTENSET_CNT21_ENABLE_Msk 2277,158389
#define PMU_INTENSET_CNT22_ENABLE_Pos 2279,158548
#define PMU_INTENSET_CNT22_ENABLE_Msk 2280,158709
#define PMU_INTENSET_CNT23_ENABLE_Pos 2282,158868
#define PMU_INTENSET_CNT23_ENABLE_Msk 2283,159029
#define PMU_INTENSET_CNT24_ENABLE_Pos 2285,159188
#define PMU_INTENSET_CNT24_ENABLE_Msk 2286,159349
#define PMU_INTENSET_CNT25_ENABLE_Pos 2288,159508
#define PMU_INTENSET_CNT25_ENABLE_Msk 2289,159669
#define PMU_INTENSET_CNT26_ENABLE_Pos 2291,159828
#define PMU_INTENSET_CNT26_ENABLE_Msk 2292,159989
#define PMU_INTENSET_CNT27_ENABLE_Pos 2294,160148
#define PMU_INTENSET_CNT27_ENABLE_Msk 2295,160309
#define PMU_INTENSET_CNT28_ENABLE_Pos 2297,160468
#define PMU_INTENSET_CNT28_ENABLE_Msk 2298,160629
#define PMU_INTENSET_CNT29_ENABLE_Pos 2300,160788
#define PMU_INTENSET_CNT29_ENABLE_Msk 2301,160949
#define PMU_INTENSET_CNT30_ENABLE_Pos 2303,161108
#define PMU_INTENSET_CNT30_ENABLE_Msk 2304,161269
#define PMU_INTENSET_CYCCNT_ENABLE_Pos 2306,161428
#define PMU_INTENSET_CCYCNT_ENABLE_Msk 2307,161586
#define PMU_INTENSET_CNT0_ENABLE_Pos 2311,161807
#define PMU_INTENCLR_CNT0_ENABLE_Msk 2312,161969
#define PMU_INTENCLR_CNT1_ENABLE_Pos 2314,162129
#define PMU_INTENCLR_CNT1_ENABLE_Msk 2315,162291
#define PMU_INTENCLR_CNT2_ENABLE_Pos 2317,162446
#define PMU_INTENCLR_CNT2_ENABLE_Msk 2318,162608
#define PMU_INTENCLR_CNT3_ENABLE_Pos 2320,162768
#define PMU_INTENCLR_CNT3_ENABLE_Msk 2321,162930
#define PMU_INTENCLR_CNT4_ENABLE_Pos 2323,163090
#define PMU_INTENCLR_CNT4_ENABLE_Msk 2324,163252
#define PMU_INTENCLR_CNT5_ENABLE_Pos 2326,163412
#define PMU_INTENCLR_CNT5_ENABLE_Msk 2327,163574
#define PMU_INTENCLR_CNT6_ENABLE_Pos 2329,163734
#define PMU_INTENCLR_CNT6_ENABLE_Msk 2330,163896
#define PMU_INTENCLR_CNT7_ENABLE_Pos 2332,164056
#define PMU_INTENCLR_CNT7_ENABLE_Msk 2333,164218
#define PMU_INTENCLR_CNT8_ENABLE_Pos 2335,164378
#define PMU_INTENCLR_CNT8_ENABLE_Msk 2336,164540
#define PMU_INTENCLR_CNT9_ENABLE_Pos 2338,164700
#define PMU_INTENCLR_CNT9_ENABLE_Msk 2339,164862
#define PMU_INTENCLR_CNT10_ENABLE_Pos 2341,165022
#define PMU_INTENCLR_CNT10_ENABLE_Msk 2342,165185
#define PMU_INTENCLR_CNT11_ENABLE_Pos 2344,165346
#define PMU_INTENCLR_CNT11_ENABLE_Msk 2345,165509
#define PMU_INTENCLR_CNT12_ENABLE_Pos 2347,165670
#define PMU_INTENCLR_CNT12_ENABLE_Msk 2348,165833
#define PMU_INTENCLR_CNT13_ENABLE_Pos 2350,165994
#define PMU_INTENCLR_CNT13_ENABLE_Msk 2351,166157
#define PMU_INTENCLR_CNT14_ENABLE_Pos 2353,166318
#define PMU_INTENCLR_CNT14_ENABLE_Msk 2354,166481
#define PMU_INTENCLR_CNT15_ENABLE_Pos 2356,166642
#define PMU_INTENCLR_CNT15_ENABLE_Msk 2357,166805
#define PMU_INTENCLR_CNT16_ENABLE_Pos 2359,166966
#define PMU_INTENCLR_CNT16_ENABLE_Msk 2360,167129
#define PMU_INTENCLR_CNT17_ENABLE_Pos 2362,167290
#define PMU_INTENCLR_CNT17_ENABLE_Msk 2363,167453
#define PMU_INTENCLR_CNT18_ENABLE_Pos 2365,167614
#define PMU_INTENCLR_CNT18_ENABLE_Msk 2366,167777
#define PMU_INTENCLR_CNT19_ENABLE_Pos 2368,167938
#define PMU_INTENCLR_CNT19_ENABLE_Msk 2369,168101
#define PMU_INTENCLR_CNT20_ENABLE_Pos 2371,168262
#define PMU_INTENCLR_CNT20_ENABLE_Msk 2372,168425
#define PMU_INTENCLR_CNT21_ENABLE_Pos 2374,168586
#define PMU_INTENCLR_CNT21_ENABLE_Msk 2375,168749
#define PMU_INTENCLR_CNT22_ENABLE_Pos 2377,168910
#define PMU_INTENCLR_CNT22_ENABLE_Msk 2378,169073
#define PMU_INTENCLR_CNT23_ENABLE_Pos 2380,169234
#define PMU_INTENCLR_CNT23_ENABLE_Msk 2381,169397
#define PMU_INTENCLR_CNT24_ENABLE_Pos 2383,169558
#define PMU_INTENCLR_CNT24_ENABLE_Msk 2384,169721
#define PMU_INTENCLR_CNT25_ENABLE_Pos 2386,169882
#define PMU_INTENCLR_CNT25_ENABLE_Msk 2387,170045
#define PMU_INTENCLR_CNT26_ENABLE_Pos 2389,170206
#define PMU_INTENCLR_CNT26_ENABLE_Msk 2390,170369
#define PMU_INTENCLR_CNT27_ENABLE_Pos 2392,170530
#define PMU_INTENCLR_CNT27_ENABLE_Msk 2393,170693
#define PMU_INTENCLR_CNT28_ENABLE_Pos 2395,170854
#define PMU_INTENCLR_CNT28_ENABLE_Msk 2396,171017
#define PMU_INTENCLR_CNT29_ENABLE_Pos 2398,171178
#define PMU_INTENCLR_CNT29_ENABLE_Msk 2399,171341
#define PMU_INTENCLR_CNT30_ENABLE_Pos 2401,171502
#define PMU_INTENCLR_CNT30_ENABLE_Msk 2402,171665
#define PMU_INTENCLR_CYCCNT_ENABLE_Pos 2404,171826
#define PMU_INTENCLR_CYCCNT_ENABLE_Msk 2405,171986
#define PMU_OVSSET_CNT0_STATUS_Pos 2409,172211
#define PMU_OVSSET_CNT0_STATUS_Msk 2410,172361
#define PMU_OVSSET_CNT1_STATUS_Pos 2412,172509
#define PMU_OVSSET_CNT1_STATUS_Msk 2413,172659
#define PMU_OVSSET_CNT2_STATUS_Pos 2415,172807
#define PMU_OVSSET_CNT2_STATUS_Msk 2416,172957
#define PMU_OVSSET_CNT3_STATUS_Pos 2418,173105
#define PMU_OVSSET_CNT3_STATUS_Msk 2419,173255
#define PMU_OVSSET_CNT4_STATUS_Pos 2421,173403
#define PMU_OVSSET_CNT4_STATUS_Msk 2422,173553
#define PMU_OVSSET_CNT5_STATUS_Pos 2424,173701
#define PMU_OVSSET_CNT5_STATUS_Msk 2425,173851
#define PMU_OVSSET_CNT6_STATUS_Pos 2427,173999
#define PMU_OVSSET_CNT6_STATUS_Msk 2428,174149
#define PMU_OVSSET_CNT7_STATUS_Pos 2430,174297
#define PMU_OVSSET_CNT7_STATUS_Msk 2431,174447
#define PMU_OVSSET_CNT8_STATUS_Pos 2433,174595
#define PMU_OVSSET_CNT8_STATUS_Msk 2434,174745
#define PMU_OVSSET_CNT9_STATUS_Pos 2436,174893
#define PMU_OVSSET_CNT9_STATUS_Msk 2437,175043
#define PMU_OVSSET_CNT10_STATUS_Pos 2439,175191
#define PMU_OVSSET_CNT10_STATUS_Msk 2440,175342
#define PMU_OVSSET_CNT11_STATUS_Pos 2442,175491
#define PMU_OVSSET_CNT11_STATUS_Msk 2443,175642
#define PMU_OVSSET_CNT12_STATUS_Pos 2445,175791
#define PMU_OVSSET_CNT12_STATUS_Msk 2446,175942
#define PMU_OVSSET_CNT13_STATUS_Pos 2448,176091
#define PMU_OVSSET_CNT13_STATUS_Msk 2449,176242
#define PMU_OVSSET_CNT14_STATUS_Pos 2451,176391
#define PMU_OVSSET_CNT14_STATUS_Msk 2452,176542
#define PMU_OVSSET_CNT15_STATUS_Pos 2454,176691
#define PMU_OVSSET_CNT15_STATUS_Msk 2455,176842
#define PMU_OVSSET_CNT16_STATUS_Pos 2457,176991
#define PMU_OVSSET_CNT16_STATUS_Msk 2458,177142
#define PMU_OVSSET_CNT17_STATUS_Pos 2460,177291
#define PMU_OVSSET_CNT17_STATUS_Msk 2461,177442
#define PMU_OVSSET_CNT18_STATUS_Pos 2463,177591
#define PMU_OVSSET_CNT18_STATUS_Msk 2464,177742
#define PMU_OVSSET_CNT19_STATUS_Pos 2466,177891
#define PMU_OVSSET_CNT19_STATUS_Msk 2467,178042
#define PMU_OVSSET_CNT20_STATUS_Pos 2469,178191
#define PMU_OVSSET_CNT20_STATUS_Msk 2470,178342
#define PMU_OVSSET_CNT21_STATUS_Pos 2472,178491
#define PMU_OVSSET_CNT21_STATUS_Msk 2473,178642
#define PMU_OVSSET_CNT22_STATUS_Pos 2475,178791
#define PMU_OVSSET_CNT22_STATUS_Msk 2476,178942
#define PMU_OVSSET_CNT23_STATUS_Pos 2478,179091
#define PMU_OVSSET_CNT23_STATUS_Msk 2479,179242
#define PMU_OVSSET_CNT24_STATUS_Pos 2481,179391
#define PMU_OVSSET_CNT24_STATUS_Msk 2482,179542
#define PMU_OVSSET_CNT25_STATUS_Pos 2484,179691
#define PMU_OVSSET_CNT25_STATUS_Msk 2485,179842
#define PMU_OVSSET_CNT26_STATUS_Pos 2487,179991
#define PMU_OVSSET_CNT26_STATUS_Msk 2488,180142
#define PMU_OVSSET_CNT27_STATUS_Pos 2490,180291
#define PMU_OVSSET_CNT27_STATUS_Msk 2491,180442
#define PMU_OVSSET_CNT28_STATUS_Pos 2493,180591
#define PMU_OVSSET_CNT28_STATUS_Msk 2494,180742
#define PMU_OVSSET_CNT29_STATUS_Pos 2496,180891
#define PMU_OVSSET_CNT29_STATUS_Msk 2497,181042
#define PMU_OVSSET_CNT30_STATUS_Pos 2499,181191
#define PMU_OVSSET_CNT30_STATUS_Msk 2500,181342
#define PMU_OVSSET_CYCCNT_STATUS_Pos 2502,181491
#define PMU_OVSSET_CYCCNT_STATUS_Msk 2503,181639
#define PMU_OVSCLR_CNT0_STATUS_Pos 2507,181854
#define PMU_OVSCLR_CNT0_STATUS_Msk 2508,182006
#define PMU_OVSCLR_CNT1_STATUS_Pos 2510,182156
#define PMU_OVSCLR_CNT1_STATUS_Msk 2511,182308
#define PMU_OVSCLR_CNT2_STATUS_Pos 2513,182453
#define PMU_OVSCLR_CNT2_STATUS_Msk 2514,182605
#define PMU_OVSCLR_CNT3_STATUS_Pos 2516,182755
#define PMU_OVSCLR_CNT3_STATUS_Msk 2517,182907
#define PMU_OVSCLR_CNT4_STATUS_Pos 2519,183057
#define PMU_OVSCLR_CNT4_STATUS_Msk 2520,183209
#define PMU_OVSCLR_CNT5_STATUS_Pos 2522,183359
#define PMU_OVSCLR_CNT5_STATUS_Msk 2523,183511
#define PMU_OVSCLR_CNT6_STATUS_Pos 2525,183661
#define PMU_OVSCLR_CNT6_STATUS_Msk 2526,183813
#define PMU_OVSCLR_CNT7_STATUS_Pos 2528,183963
#define PMU_OVSCLR_CNT7_STATUS_Msk 2529,184115
#define PMU_OVSCLR_CNT8_STATUS_Pos 2531,184265
#define PMU_OVSCLR_CNT8_STATUS_Msk 2532,184417
#define PMU_OVSCLR_CNT9_STATUS_Pos 2534,184567
#define PMU_OVSCLR_CNT9_STATUS_Msk 2535,184719
#define PMU_OVSCLR_CNT10_STATUS_Pos 2537,184869
#define PMU_OVSCLR_CNT10_STATUS_Msk 2538,185022
#define PMU_OVSCLR_CNT11_STATUS_Pos 2540,185173
#define PMU_OVSCLR_CNT11_STATUS_Msk 2541,185326
#define PMU_OVSCLR_CNT12_STATUS_Pos 2543,185477
#define PMU_OVSCLR_CNT12_STATUS_Msk 2544,185630
#define PMU_OVSCLR_CNT13_STATUS_Pos 2546,185781
#define PMU_OVSCLR_CNT13_STATUS_Msk 2547,185934
#define PMU_OVSCLR_CNT14_STATUS_Pos 2549,186085
#define PMU_OVSCLR_CNT14_STATUS_Msk 2550,186238
#define PMU_OVSCLR_CNT15_STATUS_Pos 2552,186389
#define PMU_OVSCLR_CNT15_STATUS_Msk 2553,186542
#define PMU_OVSCLR_CNT16_STATUS_Pos 2555,186693
#define PMU_OVSCLR_CNT16_STATUS_Msk 2556,186846
#define PMU_OVSCLR_CNT17_STATUS_Pos 2558,186997
#define PMU_OVSCLR_CNT17_STATUS_Msk 2559,187150
#define PMU_OVSCLR_CNT18_STATUS_Pos 2561,187301
#define PMU_OVSCLR_CNT18_STATUS_Msk 2562,187454
#define PMU_OVSCLR_CNT19_STATUS_Pos 2564,187605
#define PMU_OVSCLR_CNT19_STATUS_Msk 2565,187758
#define PMU_OVSCLR_CNT20_STATUS_Pos 2567,187909
#define PMU_OVSCLR_CNT20_STATUS_Msk 2568,188062
#define PMU_OVSCLR_CNT21_STATUS_Pos 2570,188213
#define PMU_OVSCLR_CNT21_STATUS_Msk 2571,188366
#define PMU_OVSCLR_CNT22_STATUS_Pos 2573,188517
#define PMU_OVSCLR_CNT22_STATUS_Msk 2574,188670
#define PMU_OVSCLR_CNT23_STATUS_Pos 2576,188821
#define PMU_OVSCLR_CNT23_STATUS_Msk 2577,188974
#define PMU_OVSCLR_CNT24_STATUS_Pos 2579,189125
#define PMU_OVSCLR_CNT24_STATUS_Msk 2580,189278
#define PMU_OVSCLR_CNT25_STATUS_Pos 2582,189429
#define PMU_OVSCLR_CNT25_STATUS_Msk 2583,189582
#define PMU_OVSCLR_CNT26_STATUS_Pos 2585,189733
#define PMU_OVSCLR_CNT26_STATUS_Msk 2586,189886
#define PMU_OVSCLR_CNT27_STATUS_Pos 2588,190037
#define PMU_OVSCLR_CNT27_STATUS_Msk 2589,190190
#define PMU_OVSCLR_CNT28_STATUS_Pos 2591,190341
#define PMU_OVSCLR_CNT28_STATUS_Msk 2592,190494
#define PMU_OVSCLR_CNT29_STATUS_Pos 2594,190645
#define PMU_OVSCLR_CNT29_STATUS_Msk 2595,190798
#define PMU_OVSCLR_CNT30_STATUS_Pos 2597,190949
#define PMU_OVSCLR_CNT30_STATUS_Msk 2598,191102
#define PMU_OVSCLR_CYCCNT_STATUS_Pos 2600,191253
#define PMU_OVSCLR_CYCCNT_STATUS_Msk 2601,191403
#define PMU_SWINC_CNT0_Pos 2605,191599
#define PMU_SWINC_CNT0_Msk 2606,191754
#define PMU_SWINC_CNT1_Pos 2608,191907
#define PMU_SWINC_CNT1_Msk 2609,192062
#define PMU_SWINC_CNT2_Pos 2611,192215
#define PMU_SWINC_CNT2_Msk 2612,192370
#define PMU_SWINC_CNT3_Pos 2614,192523
#define PMU_SWINC_CNT3_Msk 2615,192678
#define PMU_SWINC_CNT4_Pos 2617,192831
#define PMU_SWINC_CNT4_Msk 2618,192986
#define PMU_SWINC_CNT5_Pos 2620,193139
#define PMU_SWINC_CNT5_Msk 2621,193294
#define PMU_SWINC_CNT6_Pos 2623,193447
#define PMU_SWINC_CNT6_Msk 2624,193602
#define PMU_SWINC_CNT7_Pos 2626,193755
#define PMU_SWINC_CNT7_Msk 2627,193910
#define PMU_SWINC_CNT8_Pos 2629,194063
#define PMU_SWINC_CNT8_Msk 2630,194218
#define PMU_SWINC_CNT9_Pos 2632,194371
#define PMU_SWINC_CNT9_Msk 2633,194526
#define PMU_SWINC_CNT10_Pos 2635,194679
#define PMU_SWINC_CNT10_Msk 2636,194835
#define PMU_SWINC_CNT11_Pos 2638,194989
#define PMU_SWINC_CNT11_Msk 2639,195145
#define PMU_SWINC_CNT12_Pos 2641,195299
#define PMU_SWINC_CNT12_Msk 2642,195455
#define PMU_SWINC_CNT13_Pos 2644,195609
#define PMU_SWINC_CNT13_Msk 2645,195765
#define PMU_SWINC_CNT14_Pos 2647,195919
#define PMU_SWINC_CNT14_Msk 2648,196075
#define PMU_SWINC_CNT15_Pos 2650,196229
#define PMU_SWINC_CNT15_Msk 2651,196385
#define PMU_SWINC_CNT16_Pos 2653,196539
#define PMU_SWINC_CNT16_Msk 2654,196695
#define PMU_SWINC_CNT17_Pos 2656,196849
#define PMU_SWINC_CNT17_Msk 2657,197005
#define PMU_SWINC_CNT18_Pos 2659,197159
#define PMU_SWINC_CNT18_Msk 2660,197315
#define PMU_SWINC_CNT19_Pos 2662,197469
#define PMU_SWINC_CNT19_Msk 2663,197625
#define PMU_SWINC_CNT20_Pos 2665,197779
#define PMU_SWINC_CNT20_Msk 2666,197935
#define PMU_SWINC_CNT21_Pos 2668,198089
#define PMU_SWINC_CNT21_Msk 2669,198245
#define PMU_SWINC_CNT22_Pos 2671,198399
#define PMU_SWINC_CNT22_Msk 2672,198555
#define PMU_SWINC_CNT23_Pos 2674,198709
#define PMU_SWINC_CNT23_Msk 2675,198865
#define PMU_SWINC_CNT24_Pos 2677,199019
#define PMU_SWINC_CNT24_Msk 2678,199175
#define PMU_SWINC_CNT25_Pos 2680,199329
#define PMU_SWINC_CNT25_Msk 2681,199485
#define PMU_SWINC_CNT26_Pos 2683,199639
#define PMU_SWINC_CNT26_Msk 2684,199795
#define PMU_SWINC_CNT27_Pos 2686,199949
#define PMU_SWINC_CNT27_Msk 2687,200105
#define PMU_SWINC_CNT28_Pos 2689,200259
#define PMU_SWINC_CNT28_Msk 2690,200415
#define PMU_SWINC_CNT29_Pos 2692,200569
#define PMU_SWINC_CNT29_Msk 2693,200725
#define PMU_SWINC_CNT30_Pos 2695,200879
#define PMU_SWINC_CNT30_Msk 2696,201035
#define PMU_CTRL_ENABLE_Pos 2700,201239
#define PMU_CTRL_ENABLE_Msk 2701,201365
#define PMU_CTRL_EVENTCNT_RESET_Pos 2703,201489
#define PMU_CTRL_EVENTCNT_RESET_Msk 2704,201628
#define PMU_CTRL_CYCCNT_RESET_Pos 2706,201765
#define PMU_CTRL_CYCCNT_RESET_Msk 2707,201904
#define PMU_CTRL_CYCCNT_DISABLE_Pos 2709,202041
#define PMU_CTRL_CYCCNT_DISABLE_Msk 2710,202182
#define PMU_CTRL_FRZ_ON_OV_Pos 2712,202321
#define PMU_CTRL_FRZ_ON_OV_Msk 2713,202459
#define PMU_CTRL_TRACE_ON_OV_Pos 2715,202595
#define PMU_CTRL_TRACE_ON_OV_Msk 2716,202732
#define PMU_TYPE_NUM_CNTS_Pos 2720,202914
#define PMU_TYPE_NUM_CNTS_Msk 2721,203052
#define PMU_TYPE_SIZE_CNTS_Pos 2723,203188
#define PMU_TYPE_SIZE_CNTS_Msk 2724,203324
#define PMU_TYPE_CYCCNT_PRESENT_Pos 2726,203458
#define PMU_TYPE_CYCCNT_PRESENT_Msk 2727,203599
#define PMU_TYPE_FRZ_OV_SUPPORT_Pos 2729,203738
#define PMU_TYPE_FRZ_OV_SUPPORT_Msk 2730,203884
#define PMU_TYPE_TRACE_ON_OV_SUPPORT_Pos 2732,204028
#define PMU_TYPE_TRACE_ON_OV_SUPPORT_Msk 2733,204173
#define PMU_AUTHSTATUS_NSID_Pos 2737,204380
#define PMU_AUTHSTATUS_NSID_Msk 2738,204531
#define PMU_AUTHSTATUS_NSNID_Pos 2740,204680
#define PMU_AUTHSTATUS_NSNID_Msk 2741,204835
#define PMU_AUTHSTATUS_SID_Pos 2743,204988
#define PMU_AUTHSTATUS_SID_Msk 2744,205135
#define PMU_AUTHSTATUS_SNID_Pos 2746,205280
#define PMU_AUTHSTATUS_SNID_Msk 2747,205431
#define PMU_AUTHSTATUS_NSUID_Pos 2749,205580
#define PMU_AUTHSTATUS_NSUID_Msk 2750,205744
#define PMU_AUTHSTATUS_NSUNID_Pos 2752,205906
#define PMU_AUTHSTATUS_NSUNID_Msk 2753,206074
#define PMU_AUTHSTATUS_SUID_Pos 2755,206240
#define PMU_AUTHSTATUS_SUID_Msk 2756,206400
#define PMU_AUTHSTATUS_SUNID_Pos 2758,206558
#define PMU_AUTHSTATUS_SUNID_Msk 2759,206722
  __IM  uint32_t TYPE;2778,207255
  __IOM uint32_t CTRL;2779,207344
  __IOM uint32_t RNR;2780,207436
  __IOM uint32_t RBAR;2781,207534
  __IOM uint32_t RLAR;2782,207638
  __IOM uint32_t RBAR_A1;2783,207743
  __IOM uint32_t RLAR_A1;2784,207855
  __IOM uint32_t RBAR_A2;2785,207968
  __IOM uint32_t RLAR_A2;2786,208080
  __IOM uint32_t RBAR_A3;2787,208193
  __IOM uint32_t RLAR_A3;2788,208305
        uint32_t RESERVED0[RESERVED02789,208418
  __IOM uint32_t MAIR[MAIR2791,208461
  __IOM uint32_t MAIR0;2793,208500
  __IOM uint32_t MAIR1;2794,208615
} MPU_Type;2797,208742
#define MPU_TYPE_RALIASES 2799,208757
#define MPU_TYPE_IREGION_Pos 2802,208843
#define MPU_TYPE_IREGION_Msk 2803,208969
#define MPU_TYPE_DREGION_Pos 2805,209093
#define MPU_TYPE_DREGION_Msk 2806,209219
#define MPU_TYPE_SEPARATE_Pos 2808,209343
#define MPU_TYPE_SEPARATE_Msk 2809,209470
#define MPU_CTRL_PRIVDEFENA_Pos 2812,209635
#define MPU_CTRL_PRIVDEFENA_Msk 2813,209764
#define MPU_CTRL_HFNMIENA_Pos 2815,209891
#define MPU_CTRL_HFNMIENA_Msk 2816,210018
#define MPU_CTRL_ENABLE_Pos 2818,210143
#define MPU_CTRL_ENABLE_Msk 2819,210268
#define MPU_RNR_REGION_Pos 2822,210437
#define MPU_RNR_REGION_Msk 2823,210561
#define MPU_RBAR_BASE_Pos 2826,210735
#define MPU_RBAR_BASE_Msk 2827,210858
#define MPU_RBAR_SH_Pos 2829,210979
#define MPU_RBAR_SH_Msk 2830,211100
#define MPU_RBAR_AP_Pos 2832,211219
#define MPU_RBAR_AP_Msk 2833,211340
#define MPU_RBAR_XN_Pos 2835,211459
#define MPU_RBAR_XN_Msk 2836,211580
#define MPU_RLAR_LIMIT_Pos 2839,211752
#define MPU_RLAR_LIMIT_Msk 2840,211876
#define MPU_RLAR_PXN_Pos 2842,211998
#define MPU_RLAR_PXN_Msk 2843,212120
#define MPU_RLAR_AttrIndx_Pos 2845,212240
#define MPU_RLAR_AttrIndx_Msk 2846,212367
#define MPU_RLAR_EN_Pos 2848,212492
#define MPU_RLAR_EN_Msk 2849,212628
#define MPU_MAIR0_Attr3_Pos 2852,212833
#define MPU_MAIR0_Attr3_Msk 2853,212958
#define MPU_MAIR0_Attr2_Pos 2855,213081
#define MPU_MAIR0_Attr2_Msk 2856,213206
#define MPU_MAIR0_Attr1_Pos 2858,213329
#define MPU_MAIR0_Attr1_Msk 2859,213454
#define MPU_MAIR0_Attr0_Pos 2861,213577
#define MPU_MAIR0_Attr0_Msk 2862,213702
#define MPU_MAIR1_Attr7_Pos 2865,213888
#define MPU_MAIR1_Attr7_Msk 2866,214013
#define MPU_MAIR1_Attr6_Pos 2868,214136
#define MPU_MAIR1_Attr6_Msk 2869,214261
#define MPU_MAIR1_Attr5_Pos 2871,214384
#define MPU_MAIR1_Attr5_Msk 2872,214509
#define MPU_MAIR1_Attr4_Pos 2874,214632
#define MPU_MAIR1_Attr4_Msk 2875,214757
  __IOM uint32_t CTRL;2894,215270
  __IM  uint32_t TYPE;2895,215362
  __IOM uint32_t RNR;2897,215517
  __IOM uint32_t RBAR;2898,215615
  __IOM uint32_t RLAR;2899,215719
        uint32_t RESERVED0[RESERVED02901,215831
  __IOM uint32_t SFSR;2903,215871
  __IOM uint32_t SFAR;2904,215971
} SAU_Type;2905,216072
#define SAU_CTRL_ALLNS_Pos 2908,216127
#define SAU_CTRL_ALLNS_Msk 2909,216251
#define SAU_CTRL_ENABLE_Pos 2911,216373
#define SAU_CTRL_ENABLE_Msk 2912,216498
#define SAU_TYPE_SREGION_Pos 2915,216658
#define SAU_TYPE_SREGION_Msk 2916,216784
#define SAU_RNR_REGION_Pos 2920,217020
#define SAU_RNR_REGION_Msk 2921,217144
#define SAU_RBAR_BADDR_Pos 2924,217318
#define SAU_RBAR_BADDR_Msk 2925,217442
#define SAU_RLAR_LADDR_Pos 2928,217617
#define SAU_RLAR_LADDR_Msk 2929,217741
#define SAU_RLAR_NSC_Pos 2931,217863
#define SAU_RLAR_NSC_Msk 2932,217985
#define SAU_RLAR_ENABLE_Pos 2934,218105
#define SAU_RLAR_ENABLE_Msk 2935,218230
#define SAU_SFSR_LSERR_Pos 2940,218478
#define SAU_SFSR_LSERR_Msk 2941,218602
#define SAU_SFSR_SFARVALID_Pos 2943,218724
#define SAU_SFSR_SFARVALID_Msk 2944,218852
#define SAU_SFSR_LSPERR_Pos 2946,218978
#define SAU_SFSR_LSPERR_Msk 2947,219103
#define SAU_SFSR_INVTRAN_Pos 2949,219226
#define SAU_SFSR_INVTRAN_Msk 2950,219352
#define SAU_SFSR_AUVIOL_Pos 2952,219476
#define SAU_SFSR_AUVIOL_Msk 2953,219601
#define SAU_SFSR_INVER_Pos 2955,219724
#define SAU_SFSR_INVER_Msk 2956,219848
#define SAU_SFSR_INVIS_Pos 2958,219970
#define SAU_SFSR_INVIS_Msk 2959,220094
#define SAU_SFSR_INVEP_Pos 2961,220216
#define SAU_SFSR_INVEP_Msk 2962,220340
        uint32_t RESERVED0[RESERVED02980,220835
  __IOM uint32_t FPCCR;2981,220868
  __IOM uint32_t FPCAR;2982,220979
  __IOM uint32_t FPDSCR;2983,221090
  __IM  uint32_t MVFR0;2984,221208
  __IM  uint32_t MVFR1;2985,221312
  __IM  uint32_t MVFR2;2986,221416
} FPU_Type;2987,221520
#define FPU_FPCCR_ASPEN_Pos 2990,221594
#define FPU_FPCCR_ASPEN_Msk 2991,221719
#define FPU_FPCCR_LSPEN_Pos 2993,221842
#define FPU_FPCCR_LSPEN_Msk 2994,221963
#define FPU_FPCCR_LSPENS_Pos 2996,222086
#define FPU_FPCCR_LSPENS_Msk 2997,222208
#define FPU_FPCCR_CLRONRET_Pos 2999,222332
#define FPU_FPCCR_CLRONRET_Msk 3000,222456
#define FPU_FPCCR_CLRONRETS_Pos 3002,222582
#define FPU_FPCCR_CLRONRETS_Msk 3003,222707
#define FPU_FPCCR_TS_Pos 3005,222834
#define FPU_FPCCR_TS_Msk 3006,222952
#define FPU_FPCCR_UFRDY_Pos 3008,223072
#define FPU_FPCCR_UFRDY_Msk 3009,223193
#define FPU_FPCCR_SPLIMVIOL_Pos 3011,223316
#define FPU_FPCCR_SPLIMVIOL_Msk 3012,223441
#define FPU_FPCCR_MONRDY_Pos 3014,223568
#define FPU_FPCCR_MONRDY_Msk 3015,223690
#define FPU_FPCCR_SFRDY_Pos 3017,223814
#define FPU_FPCCR_SFRDY_Msk 3018,223935
#define FPU_FPCCR_BFRDY_Pos 3020,224058
#define FPU_FPCCR_BFRDY_Msk 3021,224179
#define FPU_FPCCR_MMRDY_Pos 3023,224302
#define FPU_FPCCR_MMRDY_Msk 3024,224423
#define FPU_FPCCR_HFRDY_Pos 3026,224546
#define FPU_FPCCR_HFRDY_Msk 3027,224667
#define FPU_FPCCR_THREAD_Pos 3029,224790
#define FPU_FPCCR_THREAD_Msk 3030,224924
#define FPU_FPCCR_S_Pos 3032,225063
#define FPU_FPCCR_S_Msk 3033,225216
#define FPU_FPCCR_USER_Pos 3035,225367
#define FPU_FPCCR_USER_Msk 3036,225502
#define FPU_FPCCR_LSPACT_Pos 3038,225635
#define FPU_FPCCR_LSPACT_Msk 3039,225785
#define FPU_FPCAR_ADDRESS_Pos 3042,225992
#define FPU_FPCAR_ADDRESS_Msk 3043,226119
#define FPU_FPDSCR_AHP_Pos 3046,226310
#define FPU_FPDSCR_AHP_Msk 3047,226434
#define FPU_FPDSCR_DN_Pos 3049,226556
#define FPU_FPDSCR_DN_Msk 3050,226679
#define FPU_FPDSCR_FZ_Pos 3052,226800
#define FPU_FPDSCR_FZ_Msk 3053,226923
#define FPU_FPDSCR_RMode_Pos 3055,227044
#define FPU_FPDSCR_RMode_Msk 3056,227170
#define FPU_FPDSCR_FZ16_Pos 3058,227294
#define FPU_FPDSCR_FZ16_Msk 3059,227419
#define FPU_FPDSCR_LTPSIZE_Pos 3061,227542
#define FPU_FPDSCR_LTPSIZE_Msk 3062,227670
#define FPU_MVFR0_FPRound_Pos 3065,227848
#define FPU_MVFR0_FPRound_Msk 3066,227976
#define FPU_MVFR0_FPSqrt_Pos 3068,228102
#define FPU_MVFR0_FPSqrt_Msk 3069,228229
#define FPU_MVFR0_FPDivide_Pos 3071,228355
#define FPU_MVFR0_FPDivide_Msk 3072,228484
#define FPU_MVFR0_FPDP_Pos 3074,228609
#define FPU_MVFR0_FPDP_Msk 3075,228734
#define FPU_MVFR0_FPSP_Pos 3077,228857
#define FPU_MVFR0_FPSP_Msk 3078,228982
#define FPU_MVFR0_SIMDReg_Pos 3080,229105
#define FPU_MVFR0_SIMDReg_Msk 3081,229233
#define FPU_MVFR1_FMAC_Pos 3084,229411
#define FPU_MVFR1_FMAC_Msk 3085,229536
#define FPU_MVFR1_FPHP_Pos 3087,229659
#define FPU_MVFR1_FPHP_Msk 3088,229784
#define FPU_MVFR1_FP16_Pos 3090,229907
#define FPU_MVFR1_FP16_Msk 3091,230032
#define FPU_MVFR1_MVE_Pos 3093,230155
#define FPU_MVFR1_MVE_Msk 3094,230279
#define FPU_MVFR1_FPDNaN_Pos 3096,230401
#define FPU_MVFR1_FPDNaN_Msk 3097,230528
#define FPU_MVFR1_FPFtZ_Pos 3099,230653
#define FPU_MVFR1_FPFtZ_Msk 3100,230779
#define FPU_MVFR2_FPMisc_Pos 3103,230955
#define FPU_MVFR2_FPMisc_Msk 3104,231082
  __IOM uint32_t DHCSR;3121,231603
  __OM  uint32_t DCRSR;3122,231716
  __IOM uint32_t DCRDR;3123,231825
  __IOM uint32_t DEMCR;3124,231930
  __OM  uint32_t DSCEMCR;3125,232046
  __IOM uint32_t DAUTHCTRL;3126,232172
  __IOM uint32_t DSCSR;3127,232281
} CoreDebug_Type;3128,232395
#define CoreDebug_DHCSR_DBGKEY_Pos 3131,232477
#define CoreDebug_DHCSR_DBGKEY_Msk 3132,232621
#define CoreDebug_DHCSR_S_RESTART_ST_Pos 3134,232763
#define CoreDebug_DHCSR_S_RESTART_ST_Msk 3135,232913
#define CoreDebug_DHCSR_S_RESET_ST_Pos 3137,233061
#define CoreDebug_DHCSR_S_RESET_ST_Msk 3138,233209
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 3140,233355
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 3141,233504
#define CoreDebug_DHCSR_S_FPD_Pos 3143,233651
#define CoreDebug_DHCSR_S_FPD_Msk 3144,233794
#define CoreDebug_DHCSR_S_SUIDE_Pos 3146,233935
#define CoreDebug_DHCSR_S_SUIDE_Msk 3147,234080
#define CoreDebug_DHCSR_S_NSUIDE_Pos 3149,234223
#define CoreDebug_DHCSR_S_NSUIDE_Msk 3150,234369
#define CoreDebug_DHCSR_S_SDE_Pos 3152,234513
#define CoreDebug_DHCSR_S_SDE_Msk 3153,234656
#define CoreDebug_DHCSR_S_LOCKUP_Pos 3155,234797
#define CoreDebug_DHCSR_S_LOCKUP_Msk 3156,234943
#define CoreDebug_DHCSR_S_SLEEP_Pos 3158,235087
#define CoreDebug_DHCSR_S_SLEEP_Msk 3159,235232
#define CoreDebug_DHCSR_S_HALT_Pos 3161,235375
#define CoreDebug_DHCSR_S_HALT_Msk 3162,235519
#define CoreDebug_DHCSR_S_REGRDY_Pos 3164,235661
#define CoreDebug_DHCSR_S_REGRDY_Msk 3165,235807
#define CoreDebug_DHCSR_C_PMOV_Pos 3167,235951
#define CoreDebug_DHCSR_C_PMOV_Msk 3168,236095
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 3170,236237
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 3171,236386
#define CoreDebug_DHCSR_C_MASKINTS_Pos 3173,236533
#define CoreDebug_DHCSR_C_MASKINTS_Msk 3174,236681
#define CoreDebug_DHCSR_C_STEP_Pos 3176,236827
#define CoreDebug_DHCSR_C_STEP_Msk 3177,236971
#define CoreDebug_DHCSR_C_HALT_Pos 3179,237113
#define CoreDebug_DHCSR_C_HALT_Msk 3180,237257
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 3182,237399
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 3183,237546
#define CoreDebug_DCRSR_REGWnR_Pos 3186,237748
#define CoreDebug_DCRSR_REGWnR_Msk 3187,237892
#define CoreDebug_DCRSR_REGSEL_Pos 3189,238034
#define CoreDebug_DCRSR_REGSEL_Msk 3190,238178
#define CoreDebug_DEMCR_TRCENA_Pos 3193,238384
#define CoreDebug_DEMCR_TRCENA_Msk 3194,238528
#define CoreDebug_DEMCR_MON_REQ_Pos 3196,238670
#define CoreDebug_DEMCR_MON_REQ_Msk 3197,238815
#define CoreDebug_DEMCR_MON_STEP_Pos 3199,238958
#define CoreDebug_DEMCR_MON_STEP_Msk 3200,239104
#define CoreDebug_DEMCR_MON_PEND_Pos 3202,239248
#define CoreDebug_DEMCR_MON_PEND_Msk 3203,239394
#define CoreDebug_DEMCR_MON_EN_Pos 3205,239538
#define CoreDebug_DEMCR_MON_EN_Msk 3206,239682
#define CoreDebug_DEMCR_VC_HARDERR_Pos 3208,239824
#define CoreDebug_DEMCR_VC_HARDERR_Msk 3209,239972
#define CoreDebug_DEMCR_VC_INTERR_Pos 3211,240118
#define CoreDebug_DEMCR_VC_INTERR_Msk 3212,240265
#define CoreDebug_DEMCR_VC_BUSERR_Pos 3214,240410
#define CoreDebug_DEMCR_VC_BUSERR_Msk 3215,240557
#define CoreDebug_DEMCR_VC_STATERR_Pos 3217,240702
#define CoreDebug_DEMCR_VC_STATERR_Msk 3218,240850
#define CoreDebug_DEMCR_VC_CHKERR_Pos 3220,240996
#define CoreDebug_DEMCR_VC_CHKERR_Msk 3221,241143
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 3223,241288
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 3224,241436
#define CoreDebug_DEMCR_VC_MMERR_Pos 3226,241582
#define CoreDebug_DEMCR_VC_MMERR_Msk 3227,241728
#define CoreDebug_DEMCR_VC_CORERESET_Pos 3229,241872
#define CoreDebug_DEMCR_VC_CORERESET_Msk 3230,242022
#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos 3233,242244
#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk 3234,242396
#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos 3236,242546
#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk 3237,242699
#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos 3239,242850
#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk 3240,243002
#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos 3242,243152
#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk 3243,243305
#define CoreDebug_DAUTHCTRL_UIDEN_Pos 3246,243513
#define CoreDebug_DAUTHCTRL_UIDEN_Msk 3247,243661
#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos 3249,243807
#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk 3250,243957
#define CoreDebug_DAUTHCTRL_FSDMA_Pos 3252,244105
#define CoreDebug_DAUTHCTRL_FSDMA_Msk 3253,244253
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3255,244399
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk 3256,244552
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 3258,244703
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk 3259,244855
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 3261,245005
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk 3262,245156
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 3264,245305
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk 3265,245456
#define CoreDebug_DSCSR_CDS_Pos 3268,245667
#define CoreDebug_DSCSR_CDS_Msk 3269,245808
#define CoreDebug_DSCSR_SBRSEL_Pos 3271,245947
#define CoreDebug_DSCSR_SBRSEL_Msk 3272,246091
#define CoreDebug_DSCSR_SBRSELEN_Pos 3274,246233
#define CoreDebug_DSCSR_SBRSELEN_Msk 3275,246379
  __IOM uint32_t DHCSR;3292,246839
  __OM  uint32_t DCRSR;3293,246952
  __IOM uint32_t DCRDR;3294,247061
  __IOM uint32_t DEMCR;3295,247166
  __OM  uint32_t DSCEMCR;3296,247282
  __IOM uint32_t DAUTHCTRL;3297,247408
  __IOM uint32_t DSCSR;3298,247517
} DCB_Type;3299,247631
#define DCB_DHCSR_DBGKEY_Pos 3302,247714
#define DCB_DHCSR_DBGKEY_Msk 3303,247843
#define DCB_DHCSR_S_RESTART_ST_Pos 3305,247970
#define DCB_DHCSR_S_RESTART_ST_Msk 3306,248111
#define DCB_DHCSR_S_RESET_ST_Pos 3308,248250
#define DCB_DHCSR_S_RESET_ST_Msk 3309,248389
#define DCB_DHCSR_S_RETIRE_ST_Pos 3311,248526
#define DCB_DHCSR_S_RETIRE_ST_Msk 3312,248666
#define DCB_DHCSR_S_FPD_Pos 3314,248804
#define DCB_DHCSR_S_FPD_Msk 3315,248959
#define DCB_DHCSR_S_SUIDE_Pos 3317,249112
#define DCB_DHCSR_S_SUIDE_Msk 3318,249273
#define DCB_DHCSR_S_NSUIDE_Pos 3320,249432
#define DCB_DHCSR_S_NSUIDE_Msk 3321,249597
#define DCB_DHCSR_S_SDE_Pos 3323,249760
#define DCB_DHCSR_S_SDE_Msk 3324,249900
#define DCB_DHCSR_S_LOCKUP_Pos 3326,250038
#define DCB_DHCSR_S_LOCKUP_Msk 3327,250171
#define DCB_DHCSR_S_SLEEP_Pos 3329,250302
#define DCB_DHCSR_S_SLEEP_Msk 3330,250437
#define DCB_DHCSR_S_HALT_Pos 3332,250570
#define DCB_DHCSR_S_HALT_Msk 3333,250703
#define DCB_DHCSR_S_REGRDY_Pos 3335,250834
#define DCB_DHCSR_S_REGRDY_Msk 3336,250975
#define DCB_DHCSR_C_PMOV_Pos 3338,251114
#define DCB_DHCSR_C_PMOV_Msk 3339,251262
#define DCB_DHCSR_C_SNAPSTALL_Pos 3341,251408
#define DCB_DHCSR_C_SNAPSTALL_Msk 3342,251546
#define DCB_DHCSR_C_MASKINTS_Pos 3344,251682
#define DCB_DHCSR_C_MASKINTS_Msk 3345,251825
#define DCB_DHCSR_C_STEP_Pos 3347,251966
#define DCB_DHCSR_C_STEP_Msk 3348,252098
#define DCB_DHCSR_C_HALT_Pos 3350,252228
#define DCB_DHCSR_C_HALT_Msk 3351,252360
#define DCB_DHCSR_C_DEBUGEN_Pos 3353,252490
#define DCB_DHCSR_C_DEBUGEN_Msk 3354,252630
#define DCB_DCRSR_REGWnR_Pos 3357,252830
#define DCB_DCRSR_REGWnR_Msk 3358,252973
#define DCB_DCRSR_REGSEL_Pos 3360,253114
#define DCB_DCRSR_REGSEL_Msk 3361,253251
#define DCB_DCRDR_DBGTMP_Pos 3364,253446
#define DCB_DCRDR_DBGTMP_Msk 3365,253587
#define DCB_DEMCR_TRCENA_Pos 3368,253797
#define DCB_DEMCR_TRCENA_Msk 3369,253929
#define DCB_DEMCR_MONPRKEY_Pos 3371,254059
#define DCB_DEMCR_MONPRKEY_Msk 3372,254199
#define DCB_DEMCR_UMON_EN_Pos 3374,254337
#define DCB_DEMCR_UMON_EN_Msk 3375,254484
#define DCB_DEMCR_SDME_Pos 3377,254629
#define DCB_DEMCR_SDME_Msk 3378,254775
#define DCB_DEMCR_MON_REQ_Pos 3380,254919
#define DCB_DEMCR_MON_REQ_Msk 3381,255054
#define DCB_DEMCR_MON_STEP_Pos 3383,255187
#define DCB_DEMCR_MON_STEP_Msk 3384,255319
#define DCB_DEMCR_MON_PEND_Pos 3386,255449
#define DCB_DEMCR_MON_PEND_Msk 3387,255581
#define DCB_DEMCR_MON_EN_Pos 3389,255711
#define DCB_DEMCR_MON_EN_Msk 3390,255845
#define DCB_DEMCR_VC_SFERR_Pos 3392,255977
#define DCB_DEMCR_VC_SFERR_Msk 3393,256121
#define DCB_DEMCR_VC_HARDERR_Pos 3395,256263
#define DCB_DEMCR_VC_HARDERR_Msk 3396,256412
#define DCB_DEMCR_VC_INTERR_Pos 3398,256559
#define DCB_DEMCR_VC_INTERR_Msk 3399,256708
#define DCB_DEMCR_VC_BUSERR_Pos 3401,256855
#define DCB_DEMCR_VC_BUSERR_Msk 3402,257003
#define DCB_DEMCR_VC_STATERR_Pos 3404,257149
#define DCB_DEMCR_VC_STATERR_Msk 3405,257294
#define DCB_DEMCR_VC_CHKERR_Pos 3407,257437
#define DCB_DEMCR_VC_CHKERR_Msk 3408,257582
#define DCB_DEMCR_VC_NOCPERR_Pos 3410,257725
#define DCB_DEMCR_VC_NOCPERR_Msk 3411,257869
#define DCB_DEMCR_VC_MMERR_Pos 3413,258011
#define DCB_DEMCR_VC_MMERR_Msk 3414,258160
#define DCB_DEMCR_VC_CORERESET_Pos 3416,258307
#define DCB_DEMCR_VC_CORERESET_Msk 3417,258450
#define DCB_DSCEMCR_CLR_MON_REQ_Pos 3420,258674
#define DCB_DSCEMCR_CLR_MON_REQ_Msk 3421,258817
#define DCB_DSCEMCR_CLR_MON_PEND_Pos 3423,258958
#define DCB_DSCEMCR_CLR_MON_PEND_Msk 3424,259098
#define DCB_DSCEMCR_SET_MON_REQ_Pos 3426,259236
#define DCB_DSCEMCR_SET_MON_REQ_Msk 3427,259377
#define DCB_DSCEMCR_SET_MON_PEND_Pos 3429,259516
#define DCB_DSCEMCR_SET_MON_PEND_Msk 3430,259654
#define DCB_DAUTHCTRL_UIDEN_Pos 3433,259858
#define DCB_DAUTHCTRL_UIDEN_Msk 3434,260016
#define DCB_DAUTHCTRL_UIDAPEN_Pos 3436,260172
#define DCB_DAUTHCTRL_UIDAPEN_Msk 3437,260335
#define DCB_DAUTHCTRL_FSDMA_Pos 3439,260496
#define DCB_DAUTHCTRL_FSDMA_Msk 3440,260653
#define DCB_DAUTHCTRL_INTSPNIDEN_Pos 3442,260808
#define DCB_DAUTHCTRL_INTSPNIDEN_Msk 3443,260973
#define DCB_DAUTHCTRL_SPNIDENSEL_Pos 3445,261136
#define DCB_DAUTHCTRL_SPNIDENSEL_Msk 3446,261299
#define DCB_DAUTHCTRL_INTSPIDEN_Pos 3448,261460
#define DCB_DAUTHCTRL_INTSPIDEN_Msk 3449,261621
#define DCB_DAUTHCTRL_SPIDENSEL_Pos 3451,261780
#define DCB_DAUTHCTRL_SPIDENSEL_Msk 3452,261939
#define DCB_DSCSR_CDSKEY_Pos 3455,262165
#define DCB_DSCSR_CDSKEY_Msk 3456,262305
#define DCB_DSCSR_CDS_Pos 3458,262443
#define DCB_DSCSR_CDS_Msk 3459,262584
#define DCB_DSCSR_SBRSEL_Pos 3461,262723
#define DCB_DSCSR_SBRSEL_Msk 3462,262872
#define DCB_DSCSR_SBRSELEN_Pos 3464,263019
#define DCB_DSCSR_SBRSELEN_Msk 3465,263175
  __OM  uint32_t DLAR;3483,263662
  __IM  uint32_t DLSR;3484,263767
  __IM  uint32_t DAUTHSTATUS;3485,263872
  __IM  uint32_t DDEVARCH;3486,263980
  __IM  uint32_t DDEVTYPE;3487,264084
} DIB_Type;3488,264180
#define DIB_DLAR_KEY_Pos 3491,264254
#define DIB_DLAR_KEY_Msk 3492,264376
#define DIB_DLSR_nTT_Pos 3495,264555
#define DIB_DLSR_nTT_Msk 3496,264692
#define DIB_DLSR_SLK_Pos 3498,264827
#define DIB_DLSR_SLK_Msk 3499,264966
#define DIB_DLSR_SLI_Pos 3501,265103
#define DIB_DLSR_SLI_Msk 3502,265247
#define DIB_DAUTHSTATUS_SUNID_Pos 3505,265458
#define DIB_DAUTHSTATUS_SUNID_Msk 3506,265630
#define DIB_DAUTHSTATUS_SUID_Pos 3508,265800
#define DIB_DAUTHSTATUS_SUID_Msk 3509,265968
#define DIB_DAUTHSTATUS_NSUNID_Pos 3511,266134
#define DIB_DAUTHSTATUS_NSUNID_Msk 3512,266307
#define DIB_DAUTHSTATUS_NSUID_Pos 3514,266478
#define DIB_DAUTHSTATUS_NSUID_Msk 3515,266650
#define DIB_DAUTHSTATUS_SNID_Pos 3517,266820
#define DIB_DAUTHSTATUS_SNID_Msk 3518,266971
#define DIB_DAUTHSTATUS_SID_Pos 3520,267120
#define DIB_DAUTHSTATUS_SID_Msk 3521,267267
#define DIB_DAUTHSTATUS_NSNID_Pos 3523,267412
#define DIB_DAUTHSTATUS_NSNID_Msk 3524,267567
#define DIB_DAUTHSTATUS_NSID_Pos 3526,267720
#define DIB_DAUTHSTATUS_NSID_Msk 3527,267871
#define DIB_DDEVARCH_ARCHITECT_Pos 3530,268082
#define DIB_DDEVARCH_ARCHITECT_Msk 3531,268214
#define DIB_DDEVARCH_PRESENT_Pos 3533,268344
#define DIB_DDEVARCH_PRESENT_Msk 3534,268482
#define DIB_DDEVARCH_REVISION_Pos 3536,268618
#define DIB_DDEVARCH_REVISION_Msk 3537,268749
#define DIB_DDEVARCH_ARCHVER_Pos 3539,268878
#define DIB_DDEVARCH_ARCHVER_Msk 3540,269021
#define DIB_DDEVARCH_ARCHPART_Pos 3542,269162
#define DIB_DDEVARCH_ARCHPART_Msk 3543,269302
#define DIB_DDEVTYPE_SUB_Pos 3546,269494
#define DIB_DDEVTYPE_SUB_Msk 3547,269625
#define DIB_DDEVTYPE_MAJOR_Pos 3549,269754
#define DIB_DDEVTYPE_MAJOR_Msk 3550,269887
#define _VAL2FLD(3569,270539
#define _FLD2VAL(3577,270917
  #define SCS_BASE 3590,271270
  #define ITM_BASE 3591,271386
  #define DWT_BASE 3592,271485
  #define MEMSYSCTL_BASE 3593,271584
  #define ERRBNK_BASE 3594,271701
  #define PWRMODCTL_BASE 3595,271810
  #define EWIC_BASE 3596,271924
  #define PRCCFGINF_BASE 3597,272056
  #define STL_BASE 3598,272187
  #define TPI_BASE 3599,272304
  #define CoreDebug_BASE 3600,272403
  #define DCB_BASE 3601,272521
  #define DIB_BASE 3602,272620
  #define SysTick_BASE 3603,272719
  #define NVIC_BASE 3604,272822
  #define SCB_BASE 3605,272922
  #define ICB 3607,273040
  #define SCB 3608,273157
  #define SysTick 3609,273264
  #define NVIC 3610,273375
  #define ITM 3611,273483
  #define DWT 3612,273590
  #define TPI 3613,273697
  #define MEMSYSCTL 3614,273804
  #define ERRBNK 3615,273929
  #define PWRMODCTL 3616,274046
  #define EWIC 3617,274168
  #define PRCCFGINF 3618,274276
  #define STL 3619,274415
  #define CoreDebug 3620,274540
  #define DCB 3621,274666
  #define DIB 3622,274773
    #define MPU_BASE 3625,274938
    #define MPU 3626,275043
    #define PMU_BASE 3630,275216
    #define PMU 3631,275315
    #define SAU_BASE 3635,275500
    #define SAU 3636,275608
  #define FPU_BASE 3639,275728
  #define FPU 3640,275830
  #define SCS_BASE_NS 3643,275998
  #define CoreDebug_BASE_NS 3644,276141
  #define DCB_BASE_NS 3645,276296
  #define DIB_BASE_NS 3646,276439
  #define SysTick_BASE_NS 3647,276582
  #define NVIC_BASE_NS 3648,276725
  #define SCB_BASE_NS 3649,276868
  #define ICB_NS 3651,277013
  #define SCB_NS 3652,277156
  #define SysTick_NS 3653,277299
  #define NVIC_NS 3654,277442
  #define CoreDebug_NS 3655,277585
  #define DCB_NS 3656,277740
  #define DIB_NS 3657,277883
    #define MPU_BASE_NS 3660,278084
    #define MPU_NS 3661,278227
  #define FPU_BASE_NS 3664,278382
  #define FPU_NS 3665,278525
#define ID_ADR 3677,278952
typedef ICB_Type SCnSCB_Type;3680,279074
#define SCnSCB_ACTLR_DISCRITAXIRUW_Pos 3683,279153
#define SCnSCB_ACTLR_DISCRITAXIRUW_Msk 3684,279225
#define SCnSCB_ACTLR_DISDI_Pos 3686,279299
#define SCnSCB_ACTLR_DISDI_Msk 3687,279363
#define SCnSCB_ACTLR_DISCRITAXIRUR_Pos 3689,279429
#define SCnSCB_ACTLR_DISCRITAXIRUR_Msk 3690,279501
#define SCnSCB_ACTLR_EVENTBUSEN_Pos 3692,279575
#define SCnSCB_ACTLR_EVENTBUSEN_Msk 3693,279644
#define SCnSCB_ACTLR_EVENTBUSEN_S_Pos 3695,279715
#define SCnSCB_ACTLR_EVENTBUSEN_S_Msk 3696,279786
#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 3698,279859
#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk 3699,279932
#define SCnSCB_ACTLR_DISNWAMODE_Pos 3701,280007
#define SCnSCB_ACTLR_DISNWAMODE_Msk 3702,280076
#define SCnSCB_ACTLR_FPEXCODIS_Pos 3704,280147
#define SCnSCB_ACTLR_FPEXCODIS_Msk 3705,280215
#define SCnSCB_ACTLR_DISOLAP_Pos 3707,280285
#define SCnSCB_ACTLR_DISOLAP_Msk 3708,280351
#define SCnSCB_ACTLR_DISOLAPS_Pos 3710,280419
#define SCnSCB_ACTLR_DISOLAPS_Msk 3711,280486
#define SCnSCB_ACTLR_DISLOBR_Pos 3713,280555
#define SCnSCB_ACTLR_DISLOBR_Msk 3714,280621
#define SCnSCB_ACTLR_DISLO_Pos 3716,280689
#define SCnSCB_ACTLR_DISLO_Msk 3717,280753
#define SCnSCB_ACTLR_DISLOLEP_Pos 3719,280819
#define SCnSCB_ACTLR_DISLOLEP_Msk 3720,280886
#define SCnSCB_ACTLR_DISFOLD_Pos 3722,280955
#define SCnSCB_ACTLR_DISFOLD_Msk 3723,281021
#define SCnSCB_ICTR_INTLINESNUM_Pos 3726,281143
#define SCnSCB_ICTR_INTLINESNUM_Msk 3727,281212
#define SCnSCB 3729,281283
#define SCnSCB_NS 3730,281331
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 3759,282199
  #define NVIC_SetPriorityGrouping 3763,282326
  #define NVIC_GetPriorityGrouping 3764,282392
  #define NVIC_EnableIRQ 3765,282458
  #define NVIC_GetEnableIRQ 3766,282514
  #define NVIC_DisableIRQ 3767,282573
  #define NVIC_GetPendingIRQ 3768,282630
  #define NVIC_SetPendingIRQ 3769,282690
  #define NVIC_ClearPendingIRQ 3770,282750
  #define NVIC_GetActive 3771,282812
  #define NVIC_SetPriority 3772,282868
  #define NVIC_GetPriority 3773,282926
  #define NVIC_SystemReset 3774,282984
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 3779,283150
  #define NVIC_SetVector 3783,283283
  #define NVIC_GetVector 3784,283339
#define NVIC_USER_IRQ_OFFSET 3787,283435
#define FNC_RETURN 3793,283743
#define EXC_RETURN_PREFIX 3796,283966
#define EXC_RETURN_S 3797,284096
#define EXC_RETURN_DCRS 3798,284226
#define EXC_RETURN_FTYPE 3799,284356
#define EXC_RETURN_MODE 3800,284486
#define EXC_RETURN_SPSEL 3801,284616
#define EXC_RETURN_ES 3802,284746
#define EXC_INTEGRITY_SIGNATURE 3806,285138
#define EXC_INTEGRITY_SIGNATURE 3808,285276
__STATIC_INLINE void __NVIC_SetPriorityGrouping(3821,285912
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(3840,286869
__STATIC_INLINE void __NVIC_EnableIRQ(3852,287247
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(3871,287845
__STATIC_INLINE void __NVIC_DisableIRQ(3890,288339
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(3909,288939
__STATIC_INLINE void __NVIC_SetPendingIRQ(3928,289449
__STATIC_INLINE void __NVIC_ClearPendingIRQ(3943,289891
__STATIC_INLINE uint32_t __NVIC_GetActive(3960,290460
__STATIC_INLINE uint32_t NVIC_GetTargetState(3982,291196
__STATIC_INLINE uint32_t NVIC_SetTargetState(4003,291870
__STATIC_INLINE uint32_t NVIC_ClearTargetState(4025,292645
__STATIC_INLINE void __NVIC_SetPriority(4049,293525
__STATIC_INLINE uint32_t __NVIC_GetPriority(4071,294379
__STATIC_INLINE uint32_t NVIC_EncodePriority 4096,295361
__STATIC_INLINE void NVIC_DecodePriority 4123,296873
__STATIC_INLINE void __NVIC_SetVector(4146,298178
__STATIC_INLINE uint32_t __NVIC_GetVector(4162,298744
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(4173,299014
__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(4198,300389
__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(4217,301412
__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(4229,301842
__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(4246,302438
__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(4265,302984
__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(4282,303620
__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(4301,304182
__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(4316,304676
__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(4333,305293
__STATIC_INLINE void TZ_NVIC_SetPriority_NS(4355,306072
__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(4376,306969
#define ARMCM55_PMU_ECC_ERR 4411,307886
#define ARMCM55_PMU_ECC_ERR_FATAL 4412,307981
#define ARMCM55_PMU_ECC_ERR_DCACHE 4413,308082
#define ARMCM55_PMU_ECC_ERR_ICACHE 4414,308195
#define ARMCM55_PMU_ECC_ERR_FATAL_DCACHE 4415,308315
#define ARMCM55_PMU_ECC_ERR_FATAL_ICACHE 4416,308434
#define ARMCM55_PMU_ECC_ERR_DTCM 4417,308559
#define ARMCM55_PMU_ECC_ERR_ITCM 4418,308666
#define ARMCM55_PMU_ECC_ERR_FATAL_DTCM 4419,308773
#define ARMCM55_PMU_ECC_ERR_FATAL_ITCM 4420,308886
#define ARMCM55_PMU_PF_LINEFILL 4421,308999
#define ARMCM55_PMU_PF_CANCEL 4422,309112
#define ARMCM55_PMU_PF_DROP_LINEFILL 4423,309224
#define ARMCM55_PMU_NWAMODE_ENTER 4424,309388
#define ARMCM55_PMU_NWAMODE 4425,309498
#define ARMCM55_PMU_SAHB_ACCESS 4426,309667
#define ARMCM55_PMU_PAHB_ACCESS 4427,309803
#define ARMCM55_PMU_AXI_WRITE_ACCESS 4428,309934
#define ARMCM55_PMU_AXI_READ_ACCESS 4429,310056
#define ARMCM55_PMU_DOSTIMEOUT_DOUBLE 4430,310177
#define ARMCM55_PMU_DOSTIMEOUT_TRIPLE 4431,310354
__STATIC_INLINE uint32_t SCB_GetFPUType(4451,310962
__STATIC_INLINE uint32_t SCB_GetMVEType(4489,311909
__STATIC_INLINE void TZ_SAU_Enable(4532,312943
__STATIC_INLINE void TZ_SAU_Disable(4543,313131
__STATIC_INLINE void DCB_SetAuthCtrl(4569,313812
__STATIC_INLINE uint32_t DCB_GetAuthCtrl(4584,314144
__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(4596,314508
__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(4611,314894
__STATIC_INLINE uint32_t DIB_GetAuthStatus(4636,315608
__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(4648,315989
__STATIC_INLINE uint32_t SysTick_Config(4680,317189
__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(4709,318775
#define                 ITM_RXBUFFER_EMPTY 4741,320200
__STATIC_INLINE uint32_t ITM_SendChar 4752,320742
__STATIC_INLINE int32_t ITM_ReceiveChar 4773,321300
__STATIC_INLINE int32_t ITM_CheckChar 4793,321837

Drivers/CMSIS/Include/core_cm7.h,39347
#define __CORE_CM7_H_GENERIC32,1240
#define __CM7_CMSIS_VERSION_MAIN 66,2217
#define __CM7_CMSIS_VERSION_SUB 67,2346
#define __CM7_CMSIS_VERSION 68,2474
#define __CORTEX_M 71,2673
      #define __FPU_USED 79,3060
      #define __FPU_USED 82,3208
    #define __FPU_USED 85,3264
      #define __FPU_USED 91,3458
      #define __FPU_USED 94,3608
    #define __FPU_USED 97,3664
      #define __FPU_USED 103,3849
      #define __FPU_USED 106,3997
    #define __FPU_USED 109,4053
      #define __FPU_USED 115,4214
      #define __FPU_USED 118,4362
    #define __FPU_USED 121,4418
      #define __FPU_USED 127,4587
      #define __FPU_USED 130,4735
    #define __FPU_USED 133,4791
      #define __FPU_USED 139,4954
      #define __FPU_USED 142,5102
    #define __FPU_USED 145,5158
      #define __FPU_USED 151,5319
      #define __FPU_USED 154,5467
    #define __FPU_USED 157,5523
#define __CORE_CM7_H_DEPENDANT174,5794
    #define __CM7_REV 183,5975
    #define __FPU_PRESENT 188,6133
    #define __MPU_PRESENT 193,6292
    #define __ICACHE_PRESENT 198,6454
    #define __DCACHE_PRESENT 203,6619
    #define __DTCM_PRESENT 208,6782
    #define __VTOR_PRESENT 213,6950
    #define __NVIC_PRIO_BITS 218,7114
    #define __Vendor_SysTickConfig 223,7285
  #define   __I 237,7769
  #define   __I 239,7858
#define     __O 241,7948
#define     __IO 242,8031
#define     __IM 245,8180
#define     __OM 246,8278
#define     __IOM 247,8377
    uint32_t _reserved0:_reserved0283,9342
    uint32_t GE:GE284,9414
    uint32_t _reserved1:_reserved1285,9505
    uint32_t Q:Q286,9577
    uint32_t V:V287,9666
    uint32_t C:C288,9758
    uint32_t Z:Z289,9847
    uint32_t N:N290,9935
  } b;291,10027
  uint32_t w;292,10108
} APSR_Type;293,10189
#define APSR_N_Pos 296,10238
#define APSR_N_Msk 297,10354
#define APSR_Z_Pos 299,10468
#define APSR_Z_Msk 300,10584
#define APSR_C_Pos 302,10698
#define APSR_C_Msk 303,10814
#define APSR_V_Pos 305,10928
#define APSR_V_Msk 306,11044
#define APSR_Q_Pos 308,11158
#define APSR_Q_Msk 309,11274
#define APSR_GE_Pos 311,11388
#define APSR_GE_Msk 312,11505
    uint32_t ISR:ISR322,11743
    uint32_t _reserved0:_reserved0323,11823
  } b;324,11895
  uint32_t w;325,11976
} IPSR_Type;326,12057
#define IPSR_ISR_Pos 329,12106
#define IPSR_ISR_Msk 330,12224
    uint32_t ISR:ISR340,12470
    uint32_t _reserved0:_reserved0341,12550
    uint32_t ICI_IT_1:ICI_IT_1342,12622
    uint32_t GE:GE343,12699
    uint32_t _reserved1:_reserved1344,12790
    uint32_t T:T345,12862
    uint32_t ICI_IT_2:ICI_IT_2346,12935
    uint32_t Q:Q347,13012
    uint32_t V:V348,13101
    uint32_t C:C349,13193
    uint32_t Z:Z350,13282
    uint32_t N:N351,13370
  } b;352,13462
  uint32_t w;353,13543
} xPSR_Type;354,13624
#define xPSR_N_Pos 357,13673
#define xPSR_N_Msk 358,13789
#define xPSR_Z_Pos 360,13903
#define xPSR_Z_Msk 361,14019
#define xPSR_C_Pos 363,14133
#define xPSR_C_Msk 364,14249
#define xPSR_V_Pos 366,14363
#define xPSR_V_Msk 367,14479
#define xPSR_Q_Pos 369,14593
#define xPSR_Q_Msk 370,14709
#define xPSR_ICI_IT_2_Pos 372,14823
#define xPSR_ICI_IT_2_Msk 373,14951
#define xPSR_T_Pos 375,15077
#define xPSR_T_Msk 376,15193
#define xPSR_GE_Pos 378,15307
#define xPSR_GE_Msk 379,15424
#define xPSR_ICI_IT_1_Pos 381,15539
#define xPSR_ICI_IT_1_Msk 382,15667
#define xPSR_ISR_Pos 384,15793
#define xPSR_ISR_Msk 385,15911
    uint32_t nPRIV:nPRIV395,16137
    uint32_t SPSEL:SPSEL396,16235
    uint32_t FPCA:FPCA397,16315
    uint32_t _reserved0:_reserved0398,16403
  } b;399,16475
  uint32_t w;400,16556
} CONTROL_Type;401,16637
#define CONTROL_FPCA_Pos 404,16692
#define CONTROL_FPCA_Msk 405,16814
#define CONTROL_SPSEL_Pos 407,16934
#define CONTROL_SPSEL_Msk 408,17057
#define CONTROL_nPRIV_Pos 410,17178
#define CONTROL_nPRIV_Msk 411,17301
  __IOM uint32_t ISER[ISER428,17752
        uint32_t RESERVED0[RESERVED0429,17853
  __IOM uint32_t ICER[ICER430,17887
        uint32_t RESERVED1[RESERVED1431,17990
  __IOM uint32_t ISPR[ISPR432,18024
        uint32_t RESERVED2[RESERVED2433,18126
  __IOM uint32_t ICPR[ICPR434,18160
        uint32_t RESERVED3[RESERVED3435,18264
  __IOM uint32_t IABR[IABR436,18298
        uint32_t RESERVED4[RESERVED4437,18399
  __IOM uint8_t  IP[IP438,18433
        uint32_t RESERVED5[RESERVED5439,18544
  __OM  uint32_t STIR;440,18579
}  NVIC_Type;441,18686
#define NVIC_STIR_INTID_Pos 444,18760
#define NVIC_STIR_INTID_Msk 445,18883
  __IM  uint32_t CPUID;462,19312
  __IOM uint32_t ICSR;463,19403
  __IOM uint32_t VTOR;464,19511
  __IOM uint32_t AIRCR;465,19611
  __IOM uint32_t SCR;466,19731
  __IOM uint32_t CCR;467,19826
  __IOM uint8_t  SHPR[SHPR468,19928
  __IOM uint32_t SHCSR;469,20053
  __IOM uint32_t CFSR;470,20166
  __IOM uint32_t HFSR;471,20272
  __IOM uint32_t DFSR;472,20369
  __IOM uint32_t MMFAR;473,20468
  __IOM uint32_t BFAR;474,20572
  __IOM uint32_t AFSR;475,20669
  __IM  uint32_t ID_PFR[ID_PFR476,20772
  __IM  uint32_t ID_DFR;477,20870
  __IM  uint32_t ID_AFR;478,20964
  __IM  uint32_t ID_MFR[ID_MFR479,21062
  __IM  uint32_t ID_ISAR[ID_ISAR480,21163
        uint32_t RESERVED0[RESERVED0481,21270
  __IM  uint32_t CLIDR;482,21303
  __IM  uint32_t CTR;483,21398
  __IM  uint32_t CCSIDR;484,21489
  __IOM uint32_t CSSELR;485,21583
  __IOM uint32_t CPACR;486,21684
        uint32_t RESERVED3[RESERVED3487,21791
  __OM  uint32_t STIR;488,21825
        uint32_t RESERVED4[RESERVED4489,21934
  __IM  uint32_t MVFR0;490,21968
  __IM  uint32_t MVFR1;491,22072
  __IM  uint32_t MVFR2;492,22176
        uint32_t RESERVED5[RESERVED5493,22280
  __OM  uint32_t ICIALLU;494,22313
        uint32_t RESERVED6[RESERVED6495,22414
  __OM  uint32_t ICIMVAU;496,22447
  __OM  uint32_t DCIMVAC;497,22551
  __OM  uint32_t DCISW;498,22655
  __OM  uint32_t DCCMVAU;499,22756
  __OM  uint32_t DCCMVAC;500,22855
  __OM  uint32_t DCCSW;501,22954
  __OM  uint32_t DCCIMVAC;502,23050
  __OM  uint32_t DCCISW;503,23164
  __OM  uint32_t BPIALL;504,23275
        uint32_t RESERVED7[RESERVED7505,23378
  __IOM uint32_t ITCMCR;506,23411
  __IOM uint32_t DTCMCR;507,23534
  __IOM uint32_t AHBPCR;508,23651
  __IOM uint32_t CACR;509,23744
  __IOM uint32_t AHBSCR;510,23841
        uint32_t RESERVED8[RESERVED8511,23939
  __IOM uint32_t ABFSR;512,23972
} SCB_Type;513,24079
#define SCB_CPUID_IMPLEMENTER_Pos 516,24132
#define SCB_CPUID_IMPLEMENTER_Msk 517,24263
#define SCB_CPUID_VARIANT_Pos 519,24392
#define SCB_CPUID_VARIANT_Msk 520,24519
#define SCB_CPUID_ARCHITECTURE_Pos 522,24644
#define SCB_CPUID_ARCHITECTURE_Msk 523,24776
#define SCB_CPUID_PARTNO_Pos 525,24906
#define SCB_CPUID_PARTNO_Msk 526,25032
#define SCB_CPUID_REVISION_Pos 528,25156
#define SCB_CPUID_REVISION_Msk 529,25284
#define SCB_ICSR_NMIPENDSET_Pos 532,25466
#define SCB_ICSR_NMIPENDSET_Msk 533,25595
#define SCB_ICSR_PENDSVSET_Pos 535,25722
#define SCB_ICSR_PENDSVSET_Msk 536,25850
#define SCB_ICSR_PENDSVCLR_Pos 538,25976
#define SCB_ICSR_PENDSVCLR_Msk 539,26104
#define SCB_ICSR_PENDSTSET_Pos 541,26230
#define SCB_ICSR_PENDSTSET_Msk 542,26358
#define SCB_ICSR_PENDSTCLR_Pos 544,26484
#define SCB_ICSR_PENDSTCLR_Msk 545,26612
#define SCB_ICSR_ISRPREEMPT_Pos 547,26738
#define SCB_ICSR_ISRPREEMPT_Msk 548,26867
#define SCB_ICSR_ISRPENDING_Pos 550,26994
#define SCB_ICSR_ISRPENDING_Msk 551,27123
#define SCB_ICSR_VECTPENDING_Pos 553,27250
#define SCB_ICSR_VECTPENDING_Msk 554,27380
#define SCB_ICSR_RETTOBASE_Pos 556,27508
#define SCB_ICSR_RETTOBASE_Msk 557,27636
#define SCB_ICSR_VECTACTIVE_Pos 559,27762
#define SCB_ICSR_VECTACTIVE_Msk 560,27891
#define SCB_VTOR_TBLOFF_Pos 563,28070
#define SCB_VTOR_TBLOFF_Msk 564,28195
#define SCB_AIRCR_VECTKEY_Pos 567,28390
#define SCB_AIRCR_VECTKEY_Msk 568,28517
#define SCB_AIRCR_VECTKEYSTAT_Pos 570,28642
#define SCB_AIRCR_VECTKEYSTAT_Msk 571,28773
#define SCB_AIRCR_ENDIANESS_Pos 573,28902
#define SCB_AIRCR_ENDIANESS_Msk 574,29031
#define SCB_AIRCR_PRIGROUP_Pos 576,29158
#define SCB_AIRCR_PRIGROUP_Msk 577,29286
#define SCB_AIRCR_SYSRESETREQ_Pos 579,29412
#define SCB_AIRCR_SYSRESETREQ_Msk 580,29543
#define SCB_AIRCR_VECTCLRACTIVE_Pos 582,29672
#define SCB_AIRCR_VECTCLRACTIVE_Msk 583,29805
#define SCB_AIRCR_VECTRESET_Pos 585,29936
#define SCB_AIRCR_VECTRESET_Msk 586,30065
#define SCB_SCR_SEVONPEND_Pos 589,30239
#define SCB_SCR_SEVONPEND_Msk 590,30366
#define SCB_SCR_SLEEPDEEP_Pos 592,30491
#define SCB_SCR_SLEEPDEEP_Msk 593,30618
#define SCB_SCR_SLEEPONEXIT_Pos 595,30743
#define SCB_SCR_SLEEPONEXIT_Msk 596,30872
#define SCB_CCR_BP_Pos 599,31053
#define SCB_CCR_BP_Msk 600,31199
#define SCB_CCR_IC_Pos 602,31343
#define SCB_CCR_IC_Msk 603,31489
#define SCB_CCR_DC_Pos 605,31633
#define SCB_CCR_DC_Msk 606,31767
#define SCB_CCR_STKALIGN_Pos 608,31899
#define SCB_CCR_STKALIGN_Msk 609,32025
#define SCB_CCR_BFHFNMIGN_Pos 611,32149
#define SCB_CCR_BFHFNMIGN_Msk 612,32276
#define SCB_CCR_DIV_0_TRP_Pos 614,32401
#define SCB_CCR_DIV_0_TRP_Msk 615,32528
#define SCB_CCR_UNALIGN_TRP_Pos 617,32653
#define SCB_CCR_UNALIGN_TRP_Msk 618,32782
#define SCB_CCR_USERSETMPEND_Pos 620,32909
#define SCB_CCR_USERSETMPEND_Msk 621,33039
#define SCB_CCR_NONBASETHRDENA_Pos 623,33167
#define SCB_CCR_NONBASETHRDENA_Msk 624,33299
#define SCB_SHCSR_USGFAULTENA_Pos 627,33494
#define SCB_SHCSR_USGFAULTENA_Msk 628,33625
#define SCB_SHCSR_BUSFAULTENA_Pos 630,33754
#define SCB_SHCSR_BUSFAULTENA_Msk 631,33885
#define SCB_SHCSR_MEMFAULTENA_Pos 633,34014
#define SCB_SHCSR_MEMFAULTENA_Msk 634,34145
#define SCB_SHCSR_SVCALLPENDED_Pos 636,34274
#define SCB_SHCSR_SVCALLPENDED_Msk 637,34406
#define SCB_SHCSR_BUSFAULTPENDED_Pos 639,34536
#define SCB_SHCSR_BUSFAULTPENDED_Msk 640,34670
#define SCB_SHCSR_MEMFAULTPENDED_Pos 642,34802
#define SCB_SHCSR_MEMFAULTPENDED_Msk 643,34936
#define SCB_SHCSR_USGFAULTPENDED_Pos 645,35068
#define SCB_SHCSR_USGFAULTPENDED_Msk 646,35202
#define SCB_SHCSR_SYSTICKACT_Pos 648,35334
#define SCB_SHCSR_SYSTICKACT_Msk 649,35464
#define SCB_SHCSR_PENDSVACT_Pos 651,35592
#define SCB_SHCSR_PENDSVACT_Msk 652,35721
#define SCB_SHCSR_MONITORACT_Pos 654,35848
#define SCB_SHCSR_MONITORACT_Msk 655,35978
#define SCB_SHCSR_SVCALLACT_Pos 657,36106
#define SCB_SHCSR_SVCALLACT_Msk 658,36235
#define SCB_SHCSR_USGFAULTACT_Pos 660,36362
#define SCB_SHCSR_USGFAULTACT_Msk 661,36493
#define SCB_SHCSR_BUSFAULTACT_Pos 663,36622
#define SCB_SHCSR_BUSFAULTACT_Msk 664,36753
#define SCB_SHCSR_MEMFAULTACT_Pos 666,36882
#define SCB_SHCSR_MEMFAULTACT_Msk 667,37013
#define SCB_CFSR_USGFAULTSR_Pos 670,37200
#define SCB_CFSR_USGFAULTSR_Msk 671,37346
#define SCB_CFSR_BUSFAULTSR_Pos 673,37490
#define SCB_CFSR_BUSFAULTSR_Msk 674,37634
#define SCB_CFSR_MEMFAULTSR_Pos 676,37776
#define SCB_CFSR_MEMFAULTSR_Msk 677,37930
#define SCB_CFSR_MMARVALID_Pos 680,38170
#define SCB_CFSR_MMARVALID_Msk 681,38306
#define SCB_CFSR_MLSPERR_Pos 683,38440
#define SCB_CFSR_MLSPERR_Msk 684,38574
#define SCB_CFSR_MSTKERR_Pos 686,38706
#define SCB_CFSR_MSTKERR_Msk 687,38840
#define SCB_CFSR_MUNSTKERR_Pos 689,38972
#define SCB_CFSR_MUNSTKERR_Msk 690,39108
#define SCB_CFSR_DACCVIOL_Pos 692,39242
#define SCB_CFSR_DACCVIOL_Msk 693,39377
#define SCB_CFSR_IACCVIOL_Pos 695,39510
#define SCB_CFSR_IACCVIOL_Msk 696,39645
#define SCB_CFSR_BFARVALID_Pos 699,39859
#define SCB_CFSR_BFARVALID_Msk 700,39994
#define SCB_CFSR_LSPERR_Pos 702,40127
#define SCB_CFSR_LSPERR_Msk 703,40259
#define SCB_CFSR_STKERR_Pos 705,40389
#define SCB_CFSR_STKERR_Msk 706,40521
#define SCB_CFSR_UNSTKERR_Pos 708,40651
#define SCB_CFSR_UNSTKERR_Msk 709,40785
#define SCB_CFSR_IMPRECISERR_Pos 711,40917
#define SCB_CFSR_IMPRECISERR_Msk 712,41054
#define SCB_CFSR_PRECISERR_Pos 714,41189
#define SCB_CFSR_PRECISERR_Msk 715,41324
#define SCB_CFSR_IBUSERR_Pos 717,41457
#define SCB_CFSR_IBUSERR_Msk 718,41590
#define SCB_CFSR_DIVBYZERO_Pos 721,41804
#define SCB_CFSR_DIVBYZERO_Msk 722,41939
#define SCB_CFSR_UNALIGNED_Pos 724,42072
#define SCB_CFSR_UNALIGNED_Msk 725,42207
#define SCB_CFSR_NOCP_Pos 727,42340
#define SCB_CFSR_NOCP_Msk 728,42470
#define SCB_CFSR_INVPC_Pos 730,42598
#define SCB_CFSR_INVPC_Msk 731,42729
#define SCB_CFSR_INVSTATE_Pos 733,42858
#define SCB_CFSR_INVSTATE_Msk 734,42992
#define SCB_CFSR_UNDEFINSTR_Pos 736,43124
#define SCB_CFSR_UNDEFINSTR_Msk 737,43260
#define SCB_HFSR_DEBUGEVT_Pos 740,43444
#define SCB_HFSR_DEBUGEVT_Msk 741,43571
#define SCB_HFSR_FORCED_Pos 743,43696
#define SCB_HFSR_FORCED_Msk 744,43821
#define SCB_HFSR_VECTTBL_Pos 746,43944
#define SCB_HFSR_VECTTBL_Msk 747,44070
#define SCB_DFSR_EXTERNAL_Pos 750,44245
#define SCB_DFSR_EXTERNAL_Msk 751,44372
#define SCB_DFSR_VCATCH_Pos 753,44497
#define SCB_DFSR_VCATCH_Msk 754,44622
#define SCB_DFSR_DWTTRAP_Pos 756,44745
#define SCB_DFSR_DWTTRAP_Msk 757,44871
#define SCB_DFSR_BKPT_Pos 759,44995
#define SCB_DFSR_BKPT_Msk 760,45118
#define SCB_DFSR_HALTED_Pos 762,45239
#define SCB_DFSR_HALTED_Msk 763,45364
#define SCB_CLIDR_LOUU_Pos 766,45534
#define SCB_CLIDR_LOUU_Msk 767,45658
#define SCB_CLIDR_LOC_Pos 769,45780
#define SCB_CLIDR_LOC_Msk 770,45903
#define SCB_CTR_FORMAT_Pos 773,46067
#define SCB_CTR_FORMAT_Msk 774,46191
#define SCB_CTR_CWG_Pos 776,46313
#define SCB_CTR_CWG_Msk 777,46434
#define SCB_CTR_ERG_Pos 779,46553
#define SCB_CTR_ERG_Msk 780,46674
#define SCB_CTR_DMINLINE_Pos 782,46793
#define SCB_CTR_DMINLINE_Msk 783,46919
#define SCB_CTR_IMINLINE_Pos 785,47043
#define SCB_CTR_IMINLINE_Msk 786,47169
#define SCB_CCSIDR_WT_Pos 789,47339
#define SCB_CCSIDR_WT_Msk 790,47462
#define SCB_CCSIDR_WB_Pos 792,47583
#define SCB_CCSIDR_WB_Msk 793,47706
#define SCB_CCSIDR_RA_Pos 795,47827
#define SCB_CCSIDR_RA_Msk 796,47950
#define SCB_CCSIDR_WA_Pos 798,48071
#define SCB_CCSIDR_WA_Msk 799,48194
#define SCB_CCSIDR_NUMSETS_Pos 801,48315
#define SCB_CCSIDR_NUMSETS_Msk 802,48443
#define SCB_CCSIDR_ASSOCIATIVITY_Pos 804,48569
#define SCB_CCSIDR_ASSOCIATIVITY_Msk 805,48703
#define SCB_CCSIDR_LINESIZE_Pos 807,48835
#define SCB_CCSIDR_LINESIZE_Msk 808,48964
#define SCB_CSSELR_LEVEL_Pos 811,49144
#define SCB_CSSELR_LEVEL_Msk 812,49270
#define SCB_CSSELR_IND_Pos 814,49394
#define SCB_CSSELR_IND_Msk 815,49518
#define SCB_STIR_INTID_Pos 818,49701
#define SCB_STIR_INTID_Msk 819,49825
#define SCB_DCISW_WAY_Pos 822,50009
#define SCB_DCISW_WAY_Msk 823,50132
#define SCB_DCISW_SET_Pos 825,50253
#define SCB_DCISW_SET_Msk 826,50376
#define SCB_DCCSW_WAY_Pos 829,50554
#define SCB_DCCSW_WAY_Msk 830,50677
#define SCB_DCCSW_SET_Pos 832,50798
#define SCB_DCCSW_SET_Msk 833,50921
#define SCB_DCCISW_WAY_Pos 836,51114
#define SCB_DCCISW_WAY_Msk 837,51238
#define SCB_DCCISW_SET_Pos 839,51360
#define SCB_DCCISW_SET_Msk 840,51484
#define SCB_ITCMCR_SZ_Pos 843,51677
#define SCB_ITCMCR_SZ_Msk 844,51800
#define SCB_ITCMCR_RETEN_Pos 846,51921
#define SCB_ITCMCR_RETEN_Msk 847,52047
#define SCB_ITCMCR_RMW_Pos 849,52171
#define SCB_ITCMCR_RMW_Msk 850,52295
#define SCB_ITCMCR_EN_Pos 852,52417
#define SCB_ITCMCR_EN_Msk 853,52540
#define SCB_DTCMCR_SZ_Pos 856,52725
#define SCB_DTCMCR_SZ_Msk 857,52848
#define SCB_DTCMCR_RETEN_Pos 859,52969
#define SCB_DTCMCR_RETEN_Msk 860,53095
#define SCB_DTCMCR_RMW_Pos 862,53220
#define SCB_DTCMCR_RMW_Msk 863,53344
#define SCB_DTCMCR_EN_Pos 865,53466
#define SCB_DTCMCR_EN_Msk 866,53589
#define SCB_AHBPCR_SZ_Pos 869,53751
#define SCB_AHBPCR_SZ_Msk 870,53874
#define SCB_AHBPCR_EN_Pos 872,53995
#define SCB_AHBPCR_EN_Msk 873,54118
#define SCB_CACR_FORCEWT_Pos 876,54284
#define SCB_CACR_FORCEWT_Msk 877,54410
#define SCB_CACR_ECCEN_Pos 879,54534
#define SCB_CACR_ECCEN_Msk 880,54670
#define SCB_CACR_ECCDIS_Pos 882,54804
#define SCB_CACR_ECCDIS_Msk 883,54929
#define SCB_CACR_SIWT_Pos 885,55052
#define SCB_CACR_SIWT_Msk 886,55175
#define SCB_AHBSCR_INITCOUNT_Pos 889,55337
#define SCB_AHBSCR_INITCOUNT_Msk 890,55467
#define SCB_AHBSCR_TPRI_Pos 892,55595
#define SCB_AHBSCR_TPRI_Msk 893,55720
#define SCB_AHBSCR_CTL_Pos 895,55843
#define SCB_AHBSCR_CTL_Msk 896,55966
#define SCB_ABFSR_AXIMTYPE_Pos 899,56143
#define SCB_ABFSR_AXIMTYPE_Msk 900,56270
#define SCB_ABFSR_EPPB_Pos 902,56396
#define SCB_ABFSR_EPPB_Msk 903,56519
#define SCB_ABFSR_AXIM_Pos 905,56641
#define SCB_ABFSR_AXIM_Msk 906,56764
#define SCB_ABFSR_AHBP_Pos 908,56886
#define SCB_ABFSR_AHBP_Msk 909,57009
#define SCB_ABFSR_DTCM_Pos 911,57131
#define SCB_ABFSR_DTCM_Msk 912,57254
#define SCB_ABFSR_ITCM_Pos 914,57376
#define SCB_ABFSR_ITCM_Msk 915,57499
        uint32_t RESERVED0[RESERVED0932,57970
  __IM  uint32_t ICTR;933,58003
  __IOM uint32_t ACTLR;934,58109
} SCnSCB_Type;935,58207
#define SCnSCB_ICTR_INTLINESNUM_Pos 938,58279
#define SCnSCB_ICTR_INTLINESNUM_Msk 939,58402
#define SCnSCB_ACTLR_DISDYNADD_Pos 942,58569
#define SCnSCB_ACTLR_DISDYNADD_Msk 943,58691
#define SCnSCB_ACTLR_DISISSCH1_Pos 945,58811
#define SCnSCB_ACTLR_DISISSCH1_Msk 946,58933
#define SCnSCB_ACTLR_DISDI_Pos 948,59053
#define SCnSCB_ACTLR_DISDI_Msk 949,59171
#define SCnSCB_ACTLR_DISCRITAXIRUR_Pos 951,59287
#define SCnSCB_ACTLR_DISCRITAXIRUR_Msk 952,59413
#define SCnSCB_ACTLR_DISBTACALLOC_Pos 954,59537
#define SCnSCB_ACTLR_DISBTACALLOC_Msk 955,59662
#define SCnSCB_ACTLR_DISBTACREAD_Pos 957,59785
#define SCnSCB_ACTLR_DISBTACREAD_Msk 958,59909
#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 960,60031
#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk 961,60158
#define SCnSCB_ACTLR_DISRAMODE_Pos 963,60283
#define SCnSCB_ACTLR_DISRAMODE_Msk 964,60405
#define SCnSCB_ACTLR_FPEXCODIS_Pos 966,60525
#define SCnSCB_ACTLR_FPEXCODIS_Msk 967,60647
#define SCnSCB_ACTLR_DISFOLD_Pos 969,60767
#define SCnSCB_ACTLR_DISFOLD_Msk 970,60887
#define SCnSCB_ACTLR_DISMCYCINT_Pos 972,61005
#define SCnSCB_ACTLR_DISMCYCINT_Msk 973,61128
  __IOM uint32_t CTRL;990,61555
  __IOM uint32_t LOAD;991,61662
  __IOM uint32_t VAL;992,61763
  __IM  uint32_t CALIB;993,61865
} SysTick_Type;994,61965
#define SysTick_CTRL_COUNTFLAG_Pos 997,62037
#define SysTick_CTRL_COUNTFLAG_Msk 998,62169
#define SysTick_CTRL_CLKSOURCE_Pos 1000,62299
#define SysTick_CTRL_CLKSOURCE_Msk 1001,62431
#define SysTick_CTRL_TICKINT_Pos 1003,62561
#define SysTick_CTRL_TICKINT_Msk 1004,62691
#define SysTick_CTRL_ENABLE_Pos 1006,62819
#define SysTick_CTRL_ENABLE_Msk 1007,62948
#define SysTick_LOAD_RELOAD_Pos 1010,63118
#define SysTick_LOAD_RELOAD_Msk 1011,63247
#define SysTick_VAL_CURRENT_Pos 1014,63418
#define SysTick_VAL_CURRENT_Msk 1015,63547
#define SysTick_CALIB_NOREF_Pos 1018,63722
#define SysTick_CALIB_NOREF_Msk 1019,63851
#define SysTick_CALIB_SKEW_Pos 1021,63978
#define SysTick_CALIB_SKEW_Msk 1022,64106
#define SysTick_CALIB_TENMS_Pos 1024,64232
#define SysTick_CALIB_TENMS_Msk 1025,64361
    __OM  uint8_t    u8;1044,64857
    __OM  uint16_t   u16;1045,64952
    __OM  uint32_t   u32;1046,65048
  }  PORT 1047,65144
        uint32_t RESERVED0[RESERVED01048,65243
  __IOM uint32_t TER;1049,65278
        uint32_t RESERVED1[RESERVED11050,65375
  __IOM uint32_t TPR;1051,65409
        uint32_t RESERVED2[RESERVED21052,65509
  __IOM uint32_t TCR;1053,65543
        uint32_t RESERVED3[RESERVED31054,65641
        uint32_t RESERVED4[RESERVED41055,65675
  __OM  uint32_t LAR;1056,65709
  __IM  uint32_t LSR;1057,65805
        uint32_t RESERVED5[RESERVED51058,65901
  __IM  uint32_t PID4;1059,65934
  __IM  uint32_t PID5;1060,66047
  __IM  uint32_t PID6;1061,66160
  __IM  uint32_t PID7;1062,66273
  __IM  uint32_t PID0;1063,66386
  __IM  uint32_t PID1;1064,66499
  __IM  uint32_t PID2;1065,66612
  __IM  uint32_t PID3;1066,66725
  __IM  uint32_t CID0;1067,66838
  __IM  uint32_t CID1;1068,66951
  __IM  uint32_t CID2;1069,67064
  __IM  uint32_t CID3;1070,67177
} ITM_Type;1071,67290
#define ITM_TPR_PRIVMASK_Pos 1074,67353
#define ITM_TPR_PRIVMASK_Msk 1075,67479
#define ITM_TCR_BUSY_Pos 1078,67649
#define ITM_TCR_BUSY_Msk 1079,67771
#define ITM_TCR_TraceBusID_Pos 1081,67891
#define ITM_TCR_TraceBusID_Msk 1082,68014
#define ITM_TCR_GTSFREQ_Pos 1084,68135
#define ITM_TCR_GTSFREQ_Msk 1085,68279
#define ITM_TCR_TSPrescale_Pos 1087,68421
#define ITM_TCR_TSPrescale_Msk 1088,68549
#define ITM_TCR_SWOENA_Pos 1090,68675
#define ITM_TCR_SWOENA_Msk 1091,68799
#define ITM_TCR_DWTENA_Pos 1093,68921
#define ITM_TCR_DWTENA_Msk 1094,69045
#define ITM_TCR_SYNCENA_Pos 1096,69167
#define ITM_TCR_SYNCENA_Msk 1097,69292
#define ITM_TCR_TSENA_Pos 1099,69415
#define ITM_TCR_TSENA_Msk 1100,69538
#define ITM_TCR_ITMENA_Pos 1102,69659
#define ITM_TCR_ITMENA_Msk 1103,69791
#define ITM_LSR_ByteAcc_Pos 1106,69965
#define ITM_LSR_ByteAcc_Msk 1107,70090
#define ITM_LSR_Access_Pos 1109,70213
#define ITM_LSR_Access_Msk 1110,70337
#define ITM_LSR_Present_Pos 1112,70459
#define ITM_LSR_Present_Msk 1113,70584
  __IOM uint32_t CTRL;1130,71039
  __IOM uint32_t CYCCNT;1131,71127
  __IOM uint32_t CPICNT;1132,71219
  __IOM uint32_t EXCCNT;1133,71309
  __IOM uint32_t SLEEPCNT;1134,71414
  __IOM uint32_t LSUCNT;1135,71506
  __IOM uint32_t FOLDCNT;1136,71596
  __IM  uint32_t PCSR;1137,71701
  __IOM uint32_t COMP0;1138,71804
  __IOM uint32_t MASK0;1139,71897
  __IOM uint32_t FUNCTION0;1140,71984
        uint32_t RESERVED0[RESERVED01141,72075
  __IOM uint32_t COMP1;1142,72108
  __IOM uint32_t MASK1;1143,72201
  __IOM uint32_t FUNCTION1;1144,72288
        uint32_t RESERVED1[RESERVED11145,72379
  __IOM uint32_t COMP2;1146,72412
  __IOM uint32_t MASK2;1147,72505
  __IOM uint32_t FUNCTION2;1148,72592
        uint32_t RESERVED2[RESERVED21149,72683
  __IOM uint32_t COMP3;1150,72716
  __IOM uint32_t MASK3;1151,72809
  __IOM uint32_t FUNCTION3;1152,72896
        uint32_t RESERVED3[RESERVED31153,72987
  __OM  uint32_t LAR;1154,73022
  __IM  uint32_t LSR;1155,73114
} DWT_Type;1156,73206
#define DWT_CTRL_NUMCOMP_Pos 1159,73261
#define DWT_CTRL_NUMCOMP_Msk 1160,73384
#define DWT_CTRL_NOTRCPKT_Pos 1162,73505
#define DWT_CTRL_NOTRCPKT_Msk 1163,73629
#define DWT_CTRL_NOEXTTRIG_Pos 1165,73751
#define DWT_CTRL_NOEXTTRIG_Msk 1166,73876
#define DWT_CTRL_NOCYCCNT_Pos 1168,73999
#define DWT_CTRL_NOCYCCNT_Msk 1169,74123
#define DWT_CTRL_NOPRFCNT_Pos 1171,74245
#define DWT_CTRL_NOPRFCNT_Msk 1172,74369
#define DWT_CTRL_CYCEVTENA_Pos 1174,74491
#define DWT_CTRL_CYCEVTENA_Msk 1175,74616
#define DWT_CTRL_FOLDEVTENA_Pos 1177,74739
#define DWT_CTRL_FOLDEVTENA_Msk 1178,74865
#define DWT_CTRL_LSUEVTENA_Pos 1180,74989
#define DWT_CTRL_LSUEVTENA_Msk 1181,75114
#define DWT_CTRL_SLEEPEVTENA_Pos 1183,75237
#define DWT_CTRL_SLEEPEVTENA_Msk 1184,75364
#define DWT_CTRL_EXCEVTENA_Pos 1186,75489
#define DWT_CTRL_EXCEVTENA_Msk 1187,75614
#define DWT_CTRL_CPIEVTENA_Pos 1189,75737
#define DWT_CTRL_CPIEVTENA_Msk 1190,75862
#define DWT_CTRL_EXCTRCENA_Pos 1192,75985
#define DWT_CTRL_EXCTRCENA_Msk 1193,76110
#define DWT_CTRL_PCSAMPLENA_Pos 1195,76233
#define DWT_CTRL_PCSAMPLENA_Msk 1196,76359
#define DWT_CTRL_SYNCTAP_Pos 1198,76483
#define DWT_CTRL_SYNCTAP_Msk 1199,76606
#define DWT_CTRL_CYCTAP_Pos 1201,76727
#define DWT_CTRL_CYCTAP_Msk 1202,76849
#define DWT_CTRL_POSTINIT_Pos 1204,76969
#define DWT_CTRL_POSTINIT_Msk 1205,77093
#define DWT_CTRL_POSTPRESET_Pos 1207,77215
#define DWT_CTRL_POSTPRESET_Msk 1208,77341
#define DWT_CTRL_CYCCNTENA_Pos 1210,77465
#define DWT_CTRL_CYCCNTENA_Msk 1211,77590
#define DWT_CPICNT_CPICNT_Pos 1214,77755
#define DWT_CPICNT_CPICNT_Msk 1215,77879
#define DWT_EXCCNT_EXCCNT_Pos 1218,78058
#define DWT_EXCCNT_EXCCNT_Msk 1219,78182
#define DWT_SLEEPCNT_SLEEPCNT_Pos 1222,78348
#define DWT_SLEEPCNT_SLEEPCNT_Msk 1223,78476
#define DWT_LSUCNT_LSUCNT_Pos 1226,78644
#define DWT_LSUCNT_LSUCNT_Msk 1227,78768
#define DWT_FOLDCNT_FOLDCNT_Pos 1230,78947
#define DWT_FOLDCNT_FOLDCNT_Msk 1231,79073
#define DWT_MASK_MASK_Pos 1234,79245
#define DWT_MASK_MASK_Msk 1235,79365
#define DWT_FUNCTION_MATCHED_Pos 1238,79535
#define DWT_FUNCTION_MATCHED_Msk 1239,79662
#define DWT_FUNCTION_DATAVADDR1_Pos 1241,79787
#define DWT_FUNCTION_DATAVADDR1_Msk 1242,79917
#define DWT_FUNCTION_DATAVADDR0_Pos 1244,80045
#define DWT_FUNCTION_DATAVADDR0_Msk 1245,80175
#define DWT_FUNCTION_DATAVSIZE_Pos 1247,80303
#define DWT_FUNCTION_DATAVSIZE_Msk 1248,80432
#define DWT_FUNCTION_LNK1ENA_Pos 1250,80559
#define DWT_FUNCTION_LNK1ENA_Msk 1251,80686
#define DWT_FUNCTION_DATAVMATCH_Pos 1253,80811
#define DWT_FUNCTION_DATAVMATCH_Msk 1254,80941
#define DWT_FUNCTION_CYCMATCH_Pos 1256,81069
#define DWT_FUNCTION_CYCMATCH_Msk 1257,81197
#define DWT_FUNCTION_EMITRANGE_Pos 1259,81323
#define DWT_FUNCTION_EMITRANGE_Msk 1260,81452
#define DWT_FUNCTION_FUNCTION_Pos 1262,81579
#define DWT_FUNCTION_FUNCTION_Msk 1263,81707
  __IM  uint32_t SSPSR;1280,82150
  __IOM uint32_t CSPSR;1281,82259
        uint32_t RESERVED0[RESERVED01282,82366
  __IOM uint32_t ACPR;1283,82399
        uint32_t RESERVED1[RESERVED11284,82508
  __IOM uint32_t SPPR;1285,82542
        uint32_t RESERVED2[RESERVED21286,82644
  __IM  uint32_t FFSR;1287,82679
  __IOM uint32_t FFCR;1288,82786
  __IM  uint32_t FSCR;1289,82894
        uint32_t RESERVED3[RESERVED31290,83008
  __IM  uint32_t TRIGGER;1291,83043
  __IM  uint32_t FIFO0;1292,83131
  __IM  uint32_t ITATBCTR2;1293,83223
        uint32_t RESERVED4[RESERVED41294,83304
  __IM  uint32_t ITATBCTR0;1295,83337
  __IM  uint32_t FIFO1;1296,83418
  __IOM uint32_t ITCTRL;1297,83510
        uint32_t RESERVED5[RESERVED51298,83606
  __IOM uint32_t CLAIMSET;1299,83640
  __IOM uint32_t CLAIMCLR;1300,83725
        uint32_t RESERVED7[RESERVED71301,83812
  __IM  uint32_t DEVID;1302,83845
  __IM  uint32_t DEVTYPE;1303,83927
} TPI_Type;1304,84011
#define TPI_ACPR_PRESCALER_Pos 1307,84087
#define TPI_ACPR_PRESCALER_Msk 1308,84212
#define TPI_SPPR_TXMODE_Pos 1311,84389
#define TPI_SPPR_TXMODE_Msk 1312,84511
#define TPI_FFSR_FtNonStop_Pos 1315,84690
#define TPI_FFSR_FtNonStop_Msk 1316,84815
#define TPI_FFSR_TCPresent_Pos 1318,84938
#define TPI_FFSR_TCPresent_Msk 1319,85063
#define TPI_FFSR_FtStopped_Pos 1321,85186
#define TPI_FFSR_FtStopped_Msk 1322,85311
#define TPI_FFSR_FlInProg_Pos 1324,85434
#define TPI_FFSR_FlInProg_Msk 1325,85558
#define TPI_FFCR_TrigIn_Pos 1328,85740
#define TPI_FFCR_TrigIn_Msk 1329,85862
#define TPI_FFCR_EnFCont_Pos 1331,85982
#define TPI_FFCR_EnFCont_Msk 1332,86105
#define TPI_TRIGGER_TRIGGER_Pos 1335,86266
#define TPI_TRIGGER_TRIGGER_Msk 1336,86392
#define TPI_FIFO0_ITM_ATVALID_Pos 1339,86577
#define TPI_FIFO0_ITM_ATVALID_Msk 1340,86705
#define TPI_FIFO0_ITM_bytecount_Pos 1342,86831
#define TPI_FIFO0_ITM_bytecount_Msk 1343,86961
#define TPI_FIFO0_ETM_ATVALID_Pos 1345,87089
#define TPI_FIFO0_ETM_ATVALID_Msk 1346,87217
#define TPI_FIFO0_ETM_bytecount_Pos 1348,87343
#define TPI_FIFO0_ETM_bytecount_Msk 1349,87473
#define TPI_FIFO0_ETM2_Pos 1351,87601
#define TPI_FIFO0_ETM2_Msk 1352,87722
#define TPI_FIFO0_ETM1_Pos 1354,87841
#define TPI_FIFO0_ETM1_Msk 1355,87962
#define TPI_FIFO0_ETM0_Pos 1357,88081
#define TPI_FIFO0_ETM0_Msk 1358,88202
#define TPI_ITATBCTR2_ATREADY2_Pos 1361,88363
#define TPI_ITATBCTR2_ATREADY2_Msk 1362,88492
#define TPI_ITATBCTR2_ATREADY1_Pos 1364,88619
#define TPI_ITATBCTR2_ATREADY1_Msk 1365,88748
#define TPI_FIFO1_ITM_ATVALID_Pos 1368,88936
#define TPI_FIFO1_ITM_ATVALID_Msk 1369,89064
#define TPI_FIFO1_ITM_bytecount_Pos 1371,89190
#define TPI_FIFO1_ITM_bytecount_Msk 1372,89320
#define TPI_FIFO1_ETM_ATVALID_Pos 1374,89448
#define TPI_FIFO1_ETM_ATVALID_Msk 1375,89576
#define TPI_FIFO1_ETM_bytecount_Pos 1377,89702
#define TPI_FIFO1_ETM_bytecount_Msk 1378,89832
#define TPI_FIFO1_ITM2_Pos 1380,89960
#define TPI_FIFO1_ITM2_Msk 1381,90081
#define TPI_FIFO1_ITM1_Pos 1383,90200
#define TPI_FIFO1_ITM1_Msk 1384,90321
#define TPI_FIFO1_ITM0_Pos 1386,90440
#define TPI_FIFO1_ITM0_Msk 1387,90561
#define TPI_ITATBCTR0_ATREADY2_Pos 1390,90722
#define TPI_ITATBCTR0_ATREADY2_Msk 1391,90851
#define TPI_ITATBCTR0_ATREADY1_Pos 1393,90978
#define TPI_ITATBCTR0_ATREADY1_Msk 1394,91107
#define TPI_ITCTRL_Mode_Pos 1397,91291
#define TPI_ITCTRL_Mode_Msk 1398,91413
#define TPI_DEVID_NRZVALID_Pos 1401,91571
#define TPI_DEVID_NRZVALID_Msk 1402,91696
#define TPI_DEVID_MANCVALID_Pos 1404,91819
#define TPI_DEVID_MANCVALID_Msk 1405,91945
#define TPI_DEVID_PTINVALID_Pos 1407,92069
#define TPI_DEVID_PTINVALID_Msk 1408,92195
#define TPI_DEVID_MinBufSz_Pos 1410,92319
#define TPI_DEVID_MinBufSz_Msk 1411,92444
#define TPI_DEVID_AsynClkIn_Pos 1413,92567
#define TPI_DEVID_AsynClkIn_Msk 1414,92693
#define TPI_DEVID_NrTraceInput_Pos 1416,92817
#define TPI_DEVID_NrTraceInput_Msk 1417,92946
#define TPI_DEVTYPE_SubType_Pos 1420,93113
#define TPI_DEVTYPE_SubType_Msk 1421,93239
#define TPI_DEVTYPE_MajorType_Pos 1423,93363
#define TPI_DEVTYPE_MajorType_Msk 1424,93491
  __IM  uint32_t TYPE;1442,93985
  __IOM uint32_t CTRL;1443,94074
  __IOM uint32_t RNR;1444,94166
  __IOM uint32_t RBAR;1445,94264
  __IOM uint32_t RASR;1446,94368
  __IOM uint32_t RBAR_A1;1447,94478
  __IOM uint32_t RASR_A1;1448,94590
  __IOM uint32_t RBAR_A2;1449,94708
  __IOM uint32_t RASR_A2;1450,94820
  __IOM uint32_t RBAR_A3;1451,94938
  __IOM uint32_t RASR_A3;1452,95050
} MPU_Type;1453,95168
#define MPU_TYPE_RALIASES 1455,95183
#define MPU_TYPE_IREGION_Pos 1458,95269
#define MPU_TYPE_IREGION_Msk 1459,95395
#define MPU_TYPE_DREGION_Pos 1461,95519
#define MPU_TYPE_DREGION_Msk 1462,95645
#define MPU_TYPE_SEPARATE_Pos 1464,95769
#define MPU_TYPE_SEPARATE_Msk 1465,95896
#define MPU_CTRL_PRIVDEFENA_Pos 1468,96061
#define MPU_CTRL_PRIVDEFENA_Msk 1469,96190
#define MPU_CTRL_HFNMIENA_Pos 1471,96317
#define MPU_CTRL_HFNMIENA_Msk 1472,96444
#define MPU_CTRL_ENABLE_Pos 1474,96569
#define MPU_CTRL_ENABLE_Msk 1475,96694
#define MPU_RNR_REGION_Pos 1478,96863
#define MPU_RNR_REGION_Msk 1479,96987
#define MPU_RBAR_ADDR_Pos 1482,97161
#define MPU_RBAR_ADDR_Msk 1483,97284
#define MPU_RBAR_VALID_Pos 1485,97405
#define MPU_RBAR_VALID_Msk 1486,97529
#define MPU_RBAR_REGION_Pos 1488,97651
#define MPU_RBAR_REGION_Msk 1489,97776
#define MPU_RASR_ATTRS_Pos 1492,97957
#define MPU_RASR_ATTRS_Msk 1493,98102
#define MPU_RASR_XN_Pos 1495,98245
#define MPU_RASR_XN_Msk 1496,98372
#define MPU_RASR_AP_Pos 1498,98497
#define MPU_RASR_AP_Msk 1499,98624
#define MPU_RASR_TEX_Pos 1501,98749
#define MPU_RASR_TEX_Msk 1502,98877
#define MPU_RASR_S_Pos 1504,99003
#define MPU_RASR_S_Msk 1505,99129
#define MPU_RASR_C_Pos 1507,99253
#define MPU_RASR_C_Msk 1508,99379
#define MPU_RASR_B_Pos 1510,99503
#define MPU_RASR_B_Msk 1511,99629
#define MPU_RASR_SRD_Pos 1513,99753
#define MPU_RASR_SRD_Msk 1514,99890
#define MPU_RASR_SIZE_Pos 1516,100025
#define MPU_RASR_SIZE_Msk 1517,100161
#define MPU_RASR_ENABLE_Pos 1519,100295
#define MPU_RASR_ENABLE_Msk 1520,100431
        uint32_t RESERVED0[RESERVED01538,100936
  __IOM uint32_t FPCCR;1539,100969
  __IOM uint32_t FPCAR;1540,101080
  __IOM uint32_t FPDSCR;1541,101191
  __IM  uint32_t MVFR0;1542,101309
  __IM  uint32_t MVFR1;1543,101412
  __IM  uint32_t MVFR2;1544,101515
} FPU_Type;1545,101618
#define FPU_FPCCR_ASPEN_Pos 1548,101692
#define FPU_FPCCR_ASPEN_Msk 1549,101817
#define FPU_FPCCR_LSPEN_Pos 1551,101940
#define FPU_FPCCR_LSPEN_Msk 1552,102061
#define FPU_FPCCR_MONRDY_Pos 1554,102184
#define FPU_FPCCR_MONRDY_Msk 1555,102306
#define FPU_FPCCR_BFRDY_Pos 1557,102430
#define FPU_FPCCR_BFRDY_Msk 1558,102551
#define FPU_FPCCR_MMRDY_Pos 1560,102674
#define FPU_FPCCR_MMRDY_Msk 1561,102795
#define FPU_FPCCR_HFRDY_Pos 1563,102918
#define FPU_FPCCR_HFRDY_Msk 1564,103039
#define FPU_FPCCR_THREAD_Pos 1566,103162
#define FPU_FPCCR_THREAD_Msk 1567,103296
#define FPU_FPCCR_USER_Pos 1569,103435
#define FPU_FPCCR_USER_Msk 1570,103570
#define FPU_FPCCR_LSPACT_Pos 1572,103703
#define FPU_FPCCR_LSPACT_Msk 1573,103853
#define FPU_FPCAR_ADDRESS_Pos 1576,104060
#define FPU_FPCAR_ADDRESS_Msk 1577,104187
#define FPU_FPDSCR_AHP_Pos 1580,104378
#define FPU_FPDSCR_AHP_Msk 1581,104502
#define FPU_FPDSCR_DN_Pos 1583,104624
#define FPU_FPDSCR_DN_Msk 1584,104747
#define FPU_FPDSCR_FZ_Pos 1586,104868
#define FPU_FPDSCR_FZ_Msk 1587,104991
#define FPU_FPDSCR_RMode_Pos 1589,105112
#define FPU_FPDSCR_RMode_Msk 1590,105238
#define FPU_MVFR0_FP_rounding_modes_Pos 1593,105413
#define FPU_MVFR0_FP_rounding_modes_Msk 1594,105551
#define FPU_MVFR0_Short_vectors_Pos 1596,105687
#define FPU_MVFR0_Short_vectors_Msk 1597,105821
#define FPU_MVFR0_Square_root_Pos 1599,105953
#define FPU_MVFR0_Square_root_Msk 1600,106085
#define FPU_MVFR0_Divide_Pos 1602,106215
#define FPU_MVFR0_Divide_Msk 1603,106342
#define FPU_MVFR0_FP_excep_trapping_Pos 1605,106467
#define FPU_MVFR0_FP_excep_trapping_Msk 1606,106609
#define FPU_MVFR0_Double_precision_Pos 1608,106749
#define FPU_MVFR0_Double_precision_Msk 1609,106886
#define FPU_MVFR0_Single_precision_Pos 1611,107021
#define FPU_MVFR0_Single_precision_Msk 1612,107158
#define FPU_MVFR0_A_SIMD_registers_Pos 1614,107293
#define FPU_MVFR0_A_SIMD_registers_Msk 1615,107430
#define FPU_MVFR1_FP_fused_MAC_Pos 1618,107616
#define FPU_MVFR1_FP_fused_MAC_Msk 1619,107749
#define FPU_MVFR1_FP_HPFP_Pos 1621,107880
#define FPU_MVFR1_FP_HPFP_Msk 1622,108008
#define FPU_MVFR1_D_NaN_mode_Pos 1624,108134
#define FPU_MVFR1_D_NaN_mode_Msk 1625,108265
#define FPU_MVFR1_FtZ_mode_Pos 1627,108394
#define FPU_MVFR1_FtZ_mode_Msk 1628,108523
#define FPU_MVFR2_VFP_Misc_Pos 1632,108703
#define FPU_MVFR2_VFP_Misc_Msk 1633,108832
  __IOM uint32_t DHCSR;1650,109275
  __OM  uint32_t DCRSR;1651,109388
  __IOM uint32_t DCRDR;1652,109497
  __IOM uint32_t DEMCR;1653,109602
} CoreDebug_Type;1654,109718
#define CoreDebug_DHCSR_DBGKEY_Pos 1657,109800
#define CoreDebug_DHCSR_DBGKEY_Msk 1658,109932
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1660,110062
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1661,110198
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1663,110332
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1664,110469
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1666,110604
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1667,110738
#define CoreDebug_DHCSR_S_SLEEP_Pos 1669,110870
#define CoreDebug_DHCSR_S_SLEEP_Msk 1670,111003
#define CoreDebug_DHCSR_S_HALT_Pos 1672,111134
#define CoreDebug_DHCSR_S_HALT_Msk 1673,111266
#define CoreDebug_DHCSR_S_REGRDY_Pos 1675,111396
#define CoreDebug_DHCSR_S_REGRDY_Msk 1676,111530
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1678,111662
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1679,111799
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1681,111934
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1682,112070
#define CoreDebug_DHCSR_C_STEP_Pos 1684,112204
#define CoreDebug_DHCSR_C_STEP_Msk 1685,112336
#define CoreDebug_DHCSR_C_HALT_Pos 1687,112466
#define CoreDebug_DHCSR_C_HALT_Msk 1688,112598
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1690,112728
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1691,112863
#define CoreDebug_DCRSR_REGWnR_Pos 1694,113053
#define CoreDebug_DCRSR_REGWnR_Msk 1695,113185
#define CoreDebug_DCRSR_REGSEL_Pos 1697,113315
#define CoreDebug_DCRSR_REGSEL_Msk 1698,113447
#define CoreDebug_DEMCR_TRCENA_Pos 1701,113641
#define CoreDebug_DEMCR_TRCENA_Msk 1702,113773
#define CoreDebug_DEMCR_MON_REQ_Pos 1704,113903
#define CoreDebug_DEMCR_MON_REQ_Msk 1705,114036
#define CoreDebug_DEMCR_MON_STEP_Pos 1707,114167
#define CoreDebug_DEMCR_MON_STEP_Msk 1708,114301
#define CoreDebug_DEMCR_MON_PEND_Pos 1710,114433
#define CoreDebug_DEMCR_MON_PEND_Msk 1711,114567
#define CoreDebug_DEMCR_MON_EN_Pos 1713,114699
#define CoreDebug_DEMCR_MON_EN_Msk 1714,114831
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1716,114961
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1717,115097
#define CoreDebug_DEMCR_VC_INTERR_Pos 1719,115231
#define CoreDebug_DEMCR_VC_INTERR_Msk 1720,115366
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1722,115499
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1723,115634
#define CoreDebug_DEMCR_VC_STATERR_Pos 1725,115767
#define CoreDebug_DEMCR_VC_STATERR_Msk 1726,115903
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1728,116037
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1729,116172
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1731,116305
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1732,116441
#define CoreDebug_DEMCR_VC_MMERR_Pos 1734,116575
#define CoreDebug_DEMCR_VC_MMERR_Msk 1735,116709
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1737,116841
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1738,116979
#define _VAL2FLD(1756,117640
#define _FLD2VAL(1764,118018
#define SCS_BASE 1777,118371
#define ITM_BASE 1778,118484
#define DWT_BASE 1779,118580
#define TPI_BASE 1780,118676
#define CoreDebug_BASE 1781,118772
#define SysTick_BASE 1782,118875
#define NVIC_BASE 1783,118975
#define SCB_BASE 1784,119072
#define SCnSCB 1786,119187
#define SCB 1787,119301
#define SysTick 1788,119405
#define NVIC 1789,119513
#define ITM 1790,119618
#define DWT 1791,119722
#define TPI 1792,119826
#define CoreDebug 1793,119930
  #define MPU_BASE 1796,120097
  #define MPU 1797,120199
#define FPU_BASE 1800,120311
#define FPU 1801,120410
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 1831,121328
  #define NVIC_SetPriorityGrouping 1835,121455
  #define NVIC_GetPriorityGrouping 1836,121521
  #define NVIC_EnableIRQ 1837,121587
  #define NVIC_GetEnableIRQ 1838,121643
  #define NVIC_DisableIRQ 1839,121702
  #define NVIC_GetPendingIRQ 1840,121759
  #define NVIC_SetPendingIRQ 1841,121819
  #define NVIC_ClearPendingIRQ 1842,121879
  #define NVIC_GetActive 1843,121941
  #define NVIC_SetPriority 1844,121997
  #define NVIC_GetPriority 1845,122055
  #define NVIC_SystemReset 1846,122113
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 1851,122279
  #define NVIC_SetVector 1855,122412
  #define NVIC_GetVector 1856,122468
#define NVIC_USER_IRQ_OFFSET 1859,122564
#define EXC_RETURN_HANDLER 1863,122685
#define EXC_RETURN_THREAD_MSP 1864,122822
#define EXC_RETURN_THREAD_PSP 1865,122959
#define EXC_RETURN_HANDLER_FPU 1866,123096
#define EXC_RETURN_THREAD_MSP_FPU 1867,123233
#define EXC_RETURN_THREAD_PSP_FPU 1868,123370
__STATIC_INLINE void __NVIC_SetPriorityGrouping(1880,124004
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(1899,124961
__STATIC_INLINE void __NVIC_EnableIRQ(1911,125339
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(1930,125937
__STATIC_INLINE void __NVIC_DisableIRQ(1949,126431
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(1968,127031
__STATIC_INLINE void __NVIC_SetPendingIRQ(1987,127541
__STATIC_INLINE void __NVIC_ClearPendingIRQ(2002,127983
__STATIC_INLINE uint32_t __NVIC_GetActive(2019,128552
__STATIC_INLINE void __NVIC_SetPriority(2041,129257
__STATIC_INLINE uint32_t __NVIC_GetPriority(2063,130111
__STATIC_INLINE uint32_t NVIC_EncodePriority 2088,131093
__STATIC_INLINE void NVIC_DecodePriority 2115,132605
__STATIC_INLINE void __NVIC_SetVector(2138,133910
__STATIC_INLINE uint32_t __NVIC_GetVector(2154,134476
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(2165,134746
__STATIC_INLINE uint32_t SCB_GetFPUType(2208,136168
__STATIC_INLINE uint32_t SysTick_Config(2259,137944
#define                 ITM_RXBUFFER_EMPTY 2290,139248
__STATIC_INLINE uint32_t ITM_SendChar 2301,139790
__STATIC_INLINE int32_t ITM_ReceiveChar 2322,140348
__STATIC_INLINE int32_t ITM_CheckChar 2342,140885

Drivers/CMSIS/Include/core_cm85.h,89984
#define __CORE_CM85_H_GENERIC34,1408
#define __CORTEX_M 69,2391
      #define __FPU_USED 76,2745
      #define __FPU_USED 79,2893
    #define __FPU_USED 82,2949
      #define __DSP_USED 87,3087
      #define __DSP_USED 90,3251
    #define __DSP_USED 93,3307
      #define __FPU_USED 99,3492
      #define __FPU_USED 102,3640
    #define __FPU_USED 105,3696
      #define __DSP_USED 110,3834
      #define __DSP_USED 113,3998
    #define __DSP_USED 116,4056
      #define __FPU_USED 122,4217
      #define __FPU_USED 125,4365
    #define __FPU_USED 128,4421
      #define __DSP_USED 133,4559
      #define __DSP_USED 136,4723
    #define __DSP_USED 139,4781
      #define __FPU_USED 145,4950
      #define __FPU_USED 148,5098
    #define __FPU_USED 151,5154
      #define __FPU_USED 157,5317
      #define __FPU_USED 160,5465
    #define __FPU_USED 163,5521
      #define __FPU_USED 169,5682
      #define __FPU_USED 172,5830
    #define __FPU_USED 175,5886
#define __CORE_CM85_H_DEPENDANT192,6159
    #define __CM85_REV 201,6342
    #define __FPU_PRESENT 206,6502
      #define __FPU_DP 212,6685
    #define __MPU_PRESENT 218,6850
    #define __ICACHE_PRESENT 223,7012
    #define __DCACHE_PRESENT 228,7177
    #define __VTOR_PRESENT 233,7340
    #define __PMU_PRESENT 238,7501
      #define __PMU_NUM_EVENTCNT 244,7694
    #define __SAUREGION_PRESENT 252,8015
    #define __DSP_PRESENT 257,8180
    #define __NVIC_PRIO_BITS 262,8342
    #define __Vendor_SysTickConfig 267,8513
  #define   __I 281,8997
  #define   __I 283,9086
#define     __O 285,9176
#define     __IO 286,9259
#define     __IM 289,9408
#define     __OM 290,9506
#define     __IOM 291,9605
    uint32_t _reserved0:_reserved0330,10641
    uint32_t GE:GE331,10713
    uint32_t _reserved1:_reserved1332,10804
    uint32_t Q:Q333,10876
    uint32_t V:V334,10965
    uint32_t C:C335,11057
    uint32_t Z:Z336,11146
    uint32_t N:N337,11234
  } b;338,11326
  uint32_t w;339,11407
} APSR_Type;340,11488
#define APSR_N_Pos 343,11537
#define APSR_N_Msk 344,11653
#define APSR_Z_Pos 346,11767
#define APSR_Z_Msk 347,11883
#define APSR_C_Pos 349,11997
#define APSR_C_Msk 350,12113
#define APSR_V_Pos 352,12227
#define APSR_V_Msk 353,12343
#define APSR_Q_Pos 355,12457
#define APSR_Q_Msk 356,12573
#define APSR_GE_Pos 358,12687
#define APSR_GE_Msk 359,12804
    uint32_t ISR:ISR369,13042
    uint32_t _reserved0:_reserved0370,13122
  } b;371,13194
  uint32_t w;372,13275
} IPSR_Type;373,13356
#define IPSR_ISR_Pos 376,13405
#define IPSR_ISR_Msk 377,13523
    uint32_t ISR:ISR387,13769
    uint32_t _reserved0:_reserved0388,13849
    uint32_t GE:GE389,13921
    uint32_t _reserved1:_reserved1390,14012
    uint32_t B:B391,14084
    uint32_t _reserved2:_reserved2392,14173
    uint32_t T:T393,14245
    uint32_t IT:IT394,14334
    uint32_t Q:Q395,14423
    uint32_t V:V396,14512
    uint32_t C:C397,14604
    uint32_t Z:Z398,14693
    uint32_t N:N399,14781
  } b;400,14873
  uint32_t w;401,14954
} xPSR_Type;402,15035
#define xPSR_N_Pos 405,15084
#define xPSR_N_Msk 406,15200
#define xPSR_Z_Pos 408,15314
#define xPSR_Z_Msk 409,15430
#define xPSR_C_Pos 411,15544
#define xPSR_C_Msk 412,15660
#define xPSR_V_Pos 414,15774
#define xPSR_V_Msk 415,15890
#define xPSR_Q_Pos 417,16004
#define xPSR_Q_Msk 418,16120
#define xPSR_IT_Pos 420,16234
#define xPSR_IT_Msk 421,16351
#define xPSR_T_Pos 423,16466
#define xPSR_T_Msk 424,16582
#define xPSR_B_Pos 426,16696
#define xPSR_B_Msk 427,16812
#define xPSR_GE_Pos 429,16926
#define xPSR_GE_Msk 430,17043
#define xPSR_ISR_Pos 432,17158
#define xPSR_ISR_Msk 433,17276
    uint32_t nPRIV:nPRIV443,17502
    uint32_t SPSEL:SPSEL444,17600
    uint32_t FPCA:FPCA445,17684
    uint32_t SFPA:SFPA446,17777
    uint32_t BTI_EN:BTI_EN447,17869
    uint32_t UBTI_EN:UBTI_EN448,17979
    uint32_t PAC_EN:PAC_EN449,18091
    uint32_t UPAC_EN:UPAC_EN450,18195
    uint32_t _reserved1:_reserved1451,18301
  } b;452,18373
  uint32_t w;453,18454
} CONTROL_Type;454,18535
#define CONTROL_UPAC_EN_Pos 457,18590
#define CONTROL_UPAC_EN_Msk 458,18715
#define CONTROL_PAC_EN_Pos 460,18838
#define CONTROL_PAC_EN_Msk 461,18962
#define CONTROL_UBTI_EN_Pos 463,19084
#define CONTROL_UBTI_EN_Msk 464,19209
#define CONTROL_BTI_EN_Pos 466,19332
#define CONTROL_BTI_EN_Msk 467,19456
#define CONTROL_SFPA_Pos 469,19578
#define CONTROL_SFPA_Msk 470,19700
#define CONTROL_FPCA_Pos 472,19820
#define CONTROL_FPCA_Msk 473,19942
#define CONTROL_SPSEL_Pos 475,20062
#define CONTROL_SPSEL_Msk 476,20185
#define CONTROL_nPRIV_Pos 478,20306
#define CONTROL_nPRIV_Msk 479,20429
  __IOM uint32_t ISER[ISER496,20880
        uint32_t RESERVED0[RESERVED0497,20981
  __IOM uint32_t ICER[ICER498,21015
        uint32_t RSERVED1[RSERVED1499,21118
  __IOM uint32_t ISPR[ISPR500,21151
        uint32_t RESERVED2[RESERVED2501,21253
  __IOM uint32_t ICPR[ICPR502,21287
        uint32_t RESERVED3[RESERVED3503,21391
  __IOM uint32_t IABR[IABR504,21425
        uint32_t RESERVED4[RESERVED4505,21526
  __IOM uint32_t ITNS[ITNS506,21560
        uint32_t RESERVED5[RESERVED5507,21667
  __IOM uint8_t  IPR[IPR508,21701
        uint32_t RESERVED6[RESERVED6509,21812
  __OM  uint32_t STIR;510,21847
}  NVIC_Type;511,21954
#define NVIC_STIR_INTID_Pos 514,22028
#define NVIC_STIR_INTID_Msk 515,22151
  __IM  uint32_t CPUID;532,22580
  __IOM uint32_t ICSR;533,22671
  __IOM uint32_t VTOR;534,22779
  __IOM uint32_t AIRCR;535,22879
  __IOM uint32_t SCR;536,22999
  __IOM uint32_t CCR;537,23094
  __IOM uint8_t  SHPR[SHPR538,23196
  __IOM uint32_t SHCSR;539,23321
  __IOM uint32_t CFSR;540,23434
  __IOM uint32_t HFSR;541,23540
  __IOM uint32_t DFSR;542,23637
  __IOM uint32_t MMFAR;543,23736
  __IOM uint32_t BFAR;544,23840
  __IOM uint32_t AFSR;545,23937
  __IM  uint32_t ID_PFR[ID_PFR546,24040
  __IM  uint32_t ID_DFR;547,24138
  __IM  uint32_t ID_AFR;548,24232
  __IM  uint32_t ID_MMFR[ID_MMFR549,24330
  __IM  uint32_t ID_ISAR[ID_ISAR550,24431
  __IM  uint32_t CLIDR;551,24538
  __IM  uint32_t CTR;552,24633
  __IM  uint32_t CCSIDR;553,24724
  __IOM uint32_t CSSELR;554,24818
  __IOM uint32_t CPACR;555,24919
  __IOM uint32_t NSACR;556,25026
        uint32_t RESERVED7[RESERVED7557,25132
  __IOM uint32_t SFSR;558,25166
  __IOM uint32_t SFAR;559,25266
        uint32_t RESERVED3[RESERVED3560,25367
  __OM  uint32_t STIR;561,25401
  __IOM uint32_t RFSR;562,25510
        uint32_t RESERVED4[RESERVED4563,25607
  __IM  uint32_t MVFR0;564,25641
  __IM  uint32_t MVFR1;565,25745
  __IM  uint32_t MVFR2;566,25849
        uint32_t RESERVED5[RESERVED5567,25953
  __OM  uint32_t ICIALLU;568,25986
        uint32_t RESERVED6[RESERVED6569,26087
  __OM  uint32_t ICIMVAU;570,26120
  __OM  uint32_t DCIMVAC;571,26224
  __OM  uint32_t DCISW;572,26328
  __OM  uint32_t DCCMVAU;573,26429
  __OM  uint32_t DCCMVAC;574,26528
  __OM  uint32_t DCCSW;575,26627
  __OM  uint32_t DCCIMVAC;576,26723
  __OM  uint32_t DCCISW;577,26837
  __OM  uint32_t BPIALL;578,26948
} SCB_Type;579,27051
#define SCB_CPUID_IMPLEMENTER_Pos 582,27104
#define SCB_CPUID_IMPLEMENTER_Msk 583,27235
#define SCB_CPUID_VARIANT_Pos 585,27364
#define SCB_CPUID_VARIANT_Msk 586,27491
#define SCB_CPUID_ARCHITECTURE_Pos 588,27616
#define SCB_CPUID_ARCHITECTURE_Msk 589,27748
#define SCB_CPUID_PARTNO_Pos 591,27878
#define SCB_CPUID_PARTNO_Msk 592,28004
#define SCB_CPUID_REVISION_Pos 594,28128
#define SCB_CPUID_REVISION_Msk 595,28256
#define SCB_ICSR_PENDNMISET_Pos 598,28438
#define SCB_ICSR_PENDNMISET_Msk 599,28567
#define SCB_ICSR_NMIPENDSET_Pos 601,28694
#define SCB_ICSR_NMIPENDSET_Msk 602,28847
#define SCB_ICSR_PENDNMICLR_Pos 604,28998
#define SCB_ICSR_PENDNMICLR_Msk 605,29127
#define SCB_ICSR_PENDSVSET_Pos 607,29254
#define SCB_ICSR_PENDSVSET_Msk 608,29382
#define SCB_ICSR_PENDSVCLR_Pos 610,29508
#define SCB_ICSR_PENDSVCLR_Msk 611,29636
#define SCB_ICSR_PENDSTSET_Pos 613,29762
#define SCB_ICSR_PENDSTSET_Msk 614,29890
#define SCB_ICSR_PENDSTCLR_Pos 616,30016
#define SCB_ICSR_PENDSTCLR_Msk 617,30144
#define SCB_ICSR_STTNS_Pos 619,30270
#define SCB_ICSR_STTNS_Msk 620,30415
#define SCB_ICSR_ISRPREEMPT_Pos 622,30558
#define SCB_ICSR_ISRPREEMPT_Msk 623,30687
#define SCB_ICSR_ISRPENDING_Pos 625,30814
#define SCB_ICSR_ISRPENDING_Msk 626,30943
#define SCB_ICSR_VECTPENDING_Pos 628,31070
#define SCB_ICSR_VECTPENDING_Msk 629,31200
#define SCB_ICSR_RETTOBASE_Pos 631,31328
#define SCB_ICSR_RETTOBASE_Msk 632,31456
#define SCB_ICSR_VECTACTIVE_Pos 634,31582
#define SCB_ICSR_VECTACTIVE_Msk 635,31711
#define SCB_VTOR_TBLOFF_Pos 638,31890
#define SCB_VTOR_TBLOFF_Msk 639,32015
#define SCB_AIRCR_VECTKEY_Pos 642,32210
#define SCB_AIRCR_VECTKEY_Msk 643,32337
#define SCB_AIRCR_VECTKEYSTAT_Pos 645,32462
#define SCB_AIRCR_VECTKEYSTAT_Msk 646,32593
#define SCB_AIRCR_ENDIANESS_Pos 648,32722
#define SCB_AIRCR_ENDIANESS_Msk 649,32851
#define SCB_AIRCR_PRIS_Pos 651,32978
#define SCB_AIRCR_PRIS_Msk 652,33102
#define SCB_AIRCR_BFHFNMINS_Pos 654,33224
#define SCB_AIRCR_BFHFNMINS_Msk 655,33353
#define SCB_AIRCR_PRIGROUP_Pos 657,33480
#define SCB_AIRCR_PRIGROUP_Msk 658,33608
#define SCB_AIRCR_IESB_Pos 660,33734
#define SCB_AIRCR_IESB_Msk 661,33873
#define SCB_AIRCR_DIT_Pos 663,34010
#define SCB_AIRCR_DIT_Msk 664,34153
#define SCB_AIRCR_SYSRESETREQS_Pos 666,34294
#define SCB_AIRCR_SYSRESETREQS_Msk 667,34426
#define SCB_AIRCR_SYSRESETREQ_Pos 669,34556
#define SCB_AIRCR_SYSRESETREQ_Msk 670,34687
#define SCB_AIRCR_VECTCLRACTIVE_Pos 672,34816
#define SCB_AIRCR_VECTCLRACTIVE_Msk 673,34949
#define SCB_SCR_SEVONPEND_Pos 676,35127
#define SCB_SCR_SEVONPEND_Msk 677,35254
#define SCB_SCR_SLEEPDEEPS_Pos 679,35379
#define SCB_SCR_SLEEPDEEPS_Msk 680,35507
#define SCB_SCR_SLEEPDEEP_Pos 682,35633
#define SCB_SCR_SLEEPDEEP_Msk 683,35760
#define SCB_SCR_SLEEPONEXIT_Pos 685,35885
#define SCB_SCR_SLEEPONEXIT_Msk 686,36014
#define SCB_CCR_TRD_Pos 689,36195
#define SCB_CCR_TRD_Msk 690,36316
#define SCB_CCR_LOB_Pos 692,36435
#define SCB_CCR_LOB_Msk 693,36556
#define SCB_CCR_BP_Pos 695,36675
#define SCB_CCR_BP_Msk 696,36795
#define SCB_CCR_IC_Pos 698,36913
#define SCB_CCR_IC_Msk 699,37033
#define SCB_CCR_DC_Pos 701,37151
#define SCB_CCR_DC_Msk 702,37271
#define SCB_CCR_STKOFHFNMIGN_Pos 704,37389
#define SCB_CCR_STKOFHFNMIGN_Msk 705,37519
#define SCB_CCR_BFHFNMIGN_Pos 707,37647
#define SCB_CCR_BFHFNMIGN_Msk 708,37774
#define SCB_CCR_DIV_0_TRP_Pos 710,37899
#define SCB_CCR_DIV_0_TRP_Msk 711,38026
#define SCB_CCR_UNALIGN_TRP_Pos 713,38151
#define SCB_CCR_UNALIGN_TRP_Msk 714,38280
#define SCB_CCR_USERSETMPEND_Pos 716,38407
#define SCB_CCR_USERSETMPEND_Msk 717,38537
#define SCB_SHCSR_HARDFAULTPENDED_Pos 720,38730
#define SCB_SHCSR_HARDFAULTPENDED_Msk 721,38865
#define SCB_SHCSR_SECUREFAULTPENDED_Pos 723,38998
#define SCB_SHCSR_SECUREFAULTPENDED_Msk 724,39135
#define SCB_SHCSR_SECUREFAULTENA_Pos 726,39270
#define SCB_SHCSR_SECUREFAULTENA_Msk 727,39404
#define SCB_SHCSR_USGFAULTENA_Pos 729,39536
#define SCB_SHCSR_USGFAULTENA_Msk 730,39667
#define SCB_SHCSR_BUSFAULTENA_Pos 732,39796
#define SCB_SHCSR_BUSFAULTENA_Msk 733,39927
#define SCB_SHCSR_MEMFAULTENA_Pos 735,40056
#define SCB_SHCSR_MEMFAULTENA_Msk 736,40187
#define SCB_SHCSR_SVCALLPENDED_Pos 738,40316
#define SCB_SHCSR_SVCALLPENDED_Msk 739,40448
#define SCB_SHCSR_BUSFAULTPENDED_Pos 741,40578
#define SCB_SHCSR_BUSFAULTPENDED_Msk 742,40712
#define SCB_SHCSR_MEMFAULTPENDED_Pos 744,40844
#define SCB_SHCSR_MEMFAULTPENDED_Msk 745,40978
#define SCB_SHCSR_USGFAULTPENDED_Pos 747,41110
#define SCB_SHCSR_USGFAULTPENDED_Msk 748,41244
#define SCB_SHCSR_SYSTICKACT_Pos 750,41376
#define SCB_SHCSR_SYSTICKACT_Msk 751,41506
#define SCB_SHCSR_PENDSVACT_Pos 753,41634
#define SCB_SHCSR_PENDSVACT_Msk 754,41763
#define SCB_SHCSR_MONITORACT_Pos 756,41890
#define SCB_SHCSR_MONITORACT_Msk 757,42020
#define SCB_SHCSR_SVCALLACT_Pos 759,42148
#define SCB_SHCSR_SVCALLACT_Msk 760,42277
#define SCB_SHCSR_NMIACT_Pos 762,42404
#define SCB_SHCSR_NMIACT_Msk 763,42530
#define SCB_SHCSR_SECUREFAULTACT_Pos 765,42654
#define SCB_SHCSR_SECUREFAULTACT_Msk 766,42788
#define SCB_SHCSR_USGFAULTACT_Pos 768,42920
#define SCB_SHCSR_USGFAULTACT_Msk 769,43051
#define SCB_SHCSR_HARDFAULTACT_Pos 771,43180
#define SCB_SHCSR_HARDFAULTACT_Msk 772,43312
#define SCB_SHCSR_BUSFAULTACT_Pos 774,43442
#define SCB_SHCSR_BUSFAULTACT_Msk 775,43573
#define SCB_SHCSR_MEMFAULTACT_Pos 777,43702
#define SCB_SHCSR_MEMFAULTACT_Msk 778,43833
#define SCB_CFSR_USGFAULTSR_Pos 781,44020
#define SCB_CFSR_USGFAULTSR_Msk 782,44166
#define SCB_CFSR_BUSFAULTSR_Pos 784,44310
#define SCB_CFSR_BUSFAULTSR_Msk 785,44454
#define SCB_CFSR_MEMFAULTSR_Pos 787,44596
#define SCB_CFSR_MEMFAULTSR_Msk 788,44750
#define SCB_CFSR_MMARVALID_Pos 791,44990
#define SCB_CFSR_MMARVALID_Msk 792,45126
#define SCB_CFSR_MLSPERR_Pos 794,45260
#define SCB_CFSR_MLSPERR_Msk 795,45394
#define SCB_CFSR_MSTKERR_Pos 797,45526
#define SCB_CFSR_MSTKERR_Msk 798,45660
#define SCB_CFSR_MUNSTKERR_Pos 800,45792
#define SCB_CFSR_MUNSTKERR_Msk 801,45928
#define SCB_CFSR_DACCVIOL_Pos 803,46062
#define SCB_CFSR_DACCVIOL_Msk 804,46197
#define SCB_CFSR_IACCVIOL_Pos 806,46330
#define SCB_CFSR_IACCVIOL_Msk 807,46465
#define SCB_CFSR_BFARVALID_Pos 810,46679
#define SCB_CFSR_BFARVALID_Msk 811,46814
#define SCB_CFSR_LSPERR_Pos 813,46947
#define SCB_CFSR_LSPERR_Msk 814,47079
#define SCB_CFSR_STKERR_Pos 816,47209
#define SCB_CFSR_STKERR_Msk 817,47341
#define SCB_CFSR_UNSTKERR_Pos 819,47471
#define SCB_CFSR_UNSTKERR_Msk 820,47605
#define SCB_CFSR_IMPRECISERR_Pos 822,47737
#define SCB_CFSR_IMPRECISERR_Msk 823,47874
#define SCB_CFSR_PRECISERR_Pos 825,48009
#define SCB_CFSR_PRECISERR_Msk 826,48144
#define SCB_CFSR_IBUSERR_Pos 828,48277
#define SCB_CFSR_IBUSERR_Msk 829,48410
#define SCB_CFSR_DIVBYZERO_Pos 832,48624
#define SCB_CFSR_DIVBYZERO_Msk 833,48759
#define SCB_CFSR_UNALIGNED_Pos 835,48892
#define SCB_CFSR_UNALIGNED_Msk 836,49027
#define SCB_CFSR_STKOF_Pos 838,49160
#define SCB_CFSR_STKOF_Msk 839,49291
#define SCB_CFSR_NOCP_Pos 841,49420
#define SCB_CFSR_NOCP_Msk 842,49550
#define SCB_CFSR_INVPC_Pos 844,49678
#define SCB_CFSR_INVPC_Msk 845,49809
#define SCB_CFSR_INVSTATE_Pos 847,49938
#define SCB_CFSR_INVSTATE_Msk 848,50072
#define SCB_CFSR_UNDEFINSTR_Pos 850,50204
#define SCB_CFSR_UNDEFINSTR_Msk 851,50340
#define SCB_HFSR_DEBUGEVT_Pos 854,50524
#define SCB_HFSR_DEBUGEVT_Msk 855,50651
#define SCB_HFSR_FORCED_Pos 857,50776
#define SCB_HFSR_FORCED_Msk 858,50901
#define SCB_HFSR_VECTTBL_Pos 860,51024
#define SCB_HFSR_VECTTBL_Msk 861,51150
#define SCB_DFSR_PMU_Pos 864,51325
#define SCB_DFSR_PMU_Msk 865,51447
#define SCB_DFSR_EXTERNAL_Pos 867,51567
#define SCB_DFSR_EXTERNAL_Msk 868,51694
#define SCB_DFSR_VCATCH_Pos 870,51819
#define SCB_DFSR_VCATCH_Msk 871,51944
#define SCB_DFSR_DWTTRAP_Pos 873,52067
#define SCB_DFSR_DWTTRAP_Msk 874,52193
#define SCB_DFSR_BKPT_Pos 876,52317
#define SCB_DFSR_BKPT_Msk 877,52440
#define SCB_DFSR_HALTED_Pos 879,52561
#define SCB_DFSR_HALTED_Msk 880,52686
#define SCB_NSACR_CP11_Pos 883,52867
#define SCB_NSACR_CP11_Msk 884,52991
#define SCB_NSACR_CP10_Pos 886,53113
#define SCB_NSACR_CP10_Msk 887,53237
#define SCB_NSACR_CP7_Pos 889,53359
#define SCB_NSACR_CP7_Msk 890,53482
#define SCB_NSACR_CP6_Pos 892,53603
#define SCB_NSACR_CP6_Msk 893,53726
#define SCB_NSACR_CP5_Pos 895,53847
#define SCB_NSACR_CP5_Msk 896,53970
#define SCB_NSACR_CP4_Pos 898,54091
#define SCB_NSACR_CP4_Msk 899,54214
#define SCB_NSACR_CP3_Pos 901,54335
#define SCB_NSACR_CP3_Msk 902,54458
#define SCB_NSACR_CP2_Pos 904,54579
#define SCB_NSACR_CP2_Msk 905,54702
#define SCB_NSACR_CP1_Pos 907,54823
#define SCB_NSACR_CP1_Msk 908,54946
#define SCB_NSACR_CP0_Pos 910,55067
#define SCB_NSACR_CP0_Msk 911,55190
#define SCB_ID_DFR_UDE_Pos 914,55359
#define SCB_ID_DFR_UDE_Msk 915,55483
#define SCB_ID_DFR_MProfDbg_Pos 917,55605
#define SCB_ID_DFR_MProfDbg_Msk 918,55734
#define SCB_CLIDR_LOUU_Pos 921,55908
#define SCB_CLIDR_LOUU_Msk 922,56032
#define SCB_CLIDR_LOC_Pos 924,56154
#define SCB_CLIDR_LOC_Msk 925,56277
#define SCB_CTR_FORMAT_Pos 928,56441
#define SCB_CTR_FORMAT_Msk 929,56565
#define SCB_CTR_CWG_Pos 931,56687
#define SCB_CTR_CWG_Msk 932,56808
#define SCB_CTR_ERG_Pos 934,56927
#define SCB_CTR_ERG_Msk 935,57048
#define SCB_CTR_DMINLINE_Pos 937,57167
#define SCB_CTR_DMINLINE_Msk 938,57293
#define SCB_CTR_IMINLINE_Pos 940,57417
#define SCB_CTR_IMINLINE_Msk 941,57543
#define SCB_CCSIDR_WT_Pos 944,57713
#define SCB_CCSIDR_WT_Msk 945,57836
#define SCB_CCSIDR_WB_Pos 947,57957
#define SCB_CCSIDR_WB_Msk 948,58080
#define SCB_CCSIDR_RA_Pos 950,58201
#define SCB_CCSIDR_RA_Msk 951,58324
#define SCB_CCSIDR_WA_Pos 953,58445
#define SCB_CCSIDR_WA_Msk 954,58568
#define SCB_CCSIDR_NUMSETS_Pos 956,58689
#define SCB_CCSIDR_NUMSETS_Msk 957,58817
#define SCB_CCSIDR_ASSOCIATIVITY_Pos 959,58943
#define SCB_CCSIDR_ASSOCIATIVITY_Msk 960,59077
#define SCB_CCSIDR_LINESIZE_Pos 962,59209
#define SCB_CCSIDR_LINESIZE_Msk 963,59338
#define SCB_CSSELR_LEVEL_Pos 966,59518
#define SCB_CSSELR_LEVEL_Msk 967,59644
#define SCB_CSSELR_IND_Pos 969,59768
#define SCB_CSSELR_IND_Msk 970,59892
#define SCB_STIR_INTID_Pos 973,60075
#define SCB_STIR_INTID_Msk 974,60199
#define SCB_RFSR_V_Pos 977,60370
#define SCB_RFSR_V_Msk 978,60490
#define SCB_RFSR_IS_Pos 980,60608
#define SCB_RFSR_IS_Msk 981,60729
#define SCB_RFSR_UET_Pos 983,60848
#define SCB_RFSR_UET_Msk 984,60970
#define SCB_DCISW_WAY_Pos 987,61152
#define SCB_DCISW_WAY_Msk 988,61275
#define SCB_DCISW_SET_Pos 990,61396
#define SCB_DCISW_SET_Msk 991,61519
#define SCB_DCCSW_WAY_Pos 994,61697
#define SCB_DCCSW_WAY_Msk 995,61820
#define SCB_DCCSW_SET_Pos 997,61941
#define SCB_DCCSW_SET_Msk 998,62064
#define SCB_DCCISW_WAY_Pos 1001,62257
#define SCB_DCCISW_WAY_Msk 1002,62381
#define SCB_DCCISW_SET_Pos 1004,62503
#define SCB_DCCISW_SET_Msk 1005,62627
        uint32_t RESERVED0[RESERVED01022,63084
  __IM  uint32_t ICTR;1023,63117
  __IOM uint32_t ACTLR;1024,63223
  __IOM uint32_t CPPWR;1025,63321
} ICB_Type;1026,63428
#define ICB_ACTLR_DISCRITAXIRUW_Pos 1029,63489
#define ICB_ACTLR_DISCRITAXIRUW_Msk 1030,63618
#define ICB_ACTLR_DISCRITAXIRUR_Pos 1032,63745
#define ICB_ACTLR_DISCRITAXIRUR_Msk 1033,63874
#define ICB_ACTLR_EVENTBUSEN_Pos 1035,64001
#define ICB_ACTLR_EVENTBUSEN_Msk 1036,64127
#define ICB_ACTLR_EVENTBUSEN_S_Pos 1038,64251
#define ICB_ACTLR_EVENTBUSEN_S_Msk 1039,64379
#define ICB_ACTLR_DISITMATBFLUSH_Pos 1041,64505
#define ICB_ACTLR_DISITMATBFLUSH_Msk 1042,64635
#define ICB_ACTLR_DISNWAMODE_Pos 1044,64763
#define ICB_ACTLR_DISNWAMODE_Msk 1045,64889
#define ICB_ACTLR_FPEXCODIS_Pos 1047,65013
#define ICB_ACTLR_FPEXCODIS_Msk 1048,65138
#define ICB_ICTR_INTLINESNUM_Pos 1051,65315
#define ICB_ICTR_INTLINESNUM_Msk 1052,65441
  __IOM uint32_t CTRL;1069,65866
  __IOM uint32_t LOAD;1070,65973
  __IOM uint32_t VAL;1071,66074
  __IM  uint32_t CALIB;1072,66176
} SysTick_Type;1073,66276
#define SysTick_CTRL_COUNTFLAG_Pos 1076,66348
#define SysTick_CTRL_COUNTFLAG_Msk 1077,66480
#define SysTick_CTRL_CLKSOURCE_Pos 1079,66610
#define SysTick_CTRL_CLKSOURCE_Msk 1080,66742
#define SysTick_CTRL_TICKINT_Pos 1082,66872
#define SysTick_CTRL_TICKINT_Msk 1083,67002
#define SysTick_CTRL_ENABLE_Pos 1085,67130
#define SysTick_CTRL_ENABLE_Msk 1086,67259
#define SysTick_LOAD_RELOAD_Pos 1089,67429
#define SysTick_LOAD_RELOAD_Msk 1090,67558
#define SysTick_VAL_CURRENT_Pos 1093,67729
#define SysTick_VAL_CURRENT_Msk 1094,67858
#define SysTick_CALIB_NOREF_Pos 1097,68033
#define SysTick_CALIB_NOREF_Msk 1098,68162
#define SysTick_CALIB_SKEW_Pos 1100,68289
#define SysTick_CALIB_SKEW_Msk 1101,68417
#define SysTick_CALIB_TENMS_Pos 1103,68543
#define SysTick_CALIB_TENMS_Msk 1104,68672
    __OM  uint8_t    u8;1123,69168
    __OM  uint16_t   u16;1124,69263
    __OM  uint32_t   u32;1125,69359
  }  PORT 1126,69455
        uint32_t RESERVED0[RESERVED01127,69554
  __IOM uint32_t TER;1128,69589
        uint32_t RESERVED1[RESERVED11129,69686
  __IOM uint32_t TPR;1130,69720
        uint32_t RESERVED2[RESERVED21131,69820
  __IOM uint32_t TCR;1132,69854
        uint32_t RESERVED3[RESERVED31133,69952
        uint32_t RESERVED4[RESERVED41134,69986
  __OM  uint32_t LAR;1135,70020
  __IM  uint32_t LSR;1136,70116
        uint32_t RESERVED5[RESERVED51137,70212
  __IM  uint32_t DEVARCH;1138,70245
        uint32_t RESERVED6[RESERVED61139,70349
  __IM  uint32_t DEVTYPE;1140,70382
  __IM  uint32_t PID4;1141,70478
  __IM  uint32_t PID5;1142,70591
  __IM  uint32_t PID6;1143,70704
  __IM  uint32_t PID7;1144,70817
  __IM  uint32_t PID0;1145,70930
  __IM  uint32_t PID1;1146,71043
  __IM  uint32_t PID2;1147,71156
  __IM  uint32_t PID3;1148,71269
  __IM  uint32_t CID0;1149,71382
  __IM  uint32_t CID1;1150,71495
  __IM  uint32_t CID2;1151,71608
  __IM  uint32_t CID3;1152,71721
} ITM_Type;1153,71834
#define ITM_STIM_DISABLED_Pos 1156,71895
#define ITM_STIM_DISABLED_Msk 1157,72022
#define ITM_STIM_FIFOREADY_Pos 1159,72147
#define ITM_STIM_FIFOREADY_Msk 1160,72275
#define ITM_TPR_PRIVMASK_Pos 1163,72449
#define ITM_TPR_PRIVMASK_Msk 1164,72575
#define ITM_TCR_BUSY_Pos 1167,72745
#define ITM_TCR_BUSY_Msk 1168,72867
#define ITM_TCR_TRACEBUSID_Pos 1170,72987
#define ITM_TCR_TRACEBUSID_Msk 1171,73110
#define ITM_TCR_GTSFREQ_Pos 1173,73231
#define ITM_TCR_GTSFREQ_Msk 1174,73375
#define ITM_TCR_TSPRESCALE_Pos 1176,73517
#define ITM_TCR_TSPRESCALE_Msk 1177,73645
#define ITM_TCR_STALLENA_Pos 1179,73771
#define ITM_TCR_STALLENA_Msk 1180,73897
#define ITM_TCR_SWOENA_Pos 1182,74021
#define ITM_TCR_SWOENA_Msk 1183,74145
#define ITM_TCR_DWTENA_Pos 1185,74267
#define ITM_TCR_DWTENA_Msk 1186,74391
#define ITM_TCR_SYNCENA_Pos 1188,74513
#define ITM_TCR_SYNCENA_Msk 1189,74638
#define ITM_TCR_TSENA_Pos 1191,74761
#define ITM_TCR_TSENA_Msk 1192,74884
#define ITM_TCR_ITMENA_Pos 1194,75005
#define ITM_TCR_ITMENA_Msk 1195,75137
#define ITM_LSR_ByteAcc_Pos 1198,75311
#define ITM_LSR_ByteAcc_Msk 1199,75436
#define ITM_LSR_Access_Pos 1201,75559
#define ITM_LSR_Access_Msk 1202,75683
#define ITM_LSR_Present_Pos 1204,75805
#define ITM_LSR_Present_Msk 1205,75930
  __IOM uint32_t CTRL;1222,76385
  __IOM uint32_t CYCCNT;1223,76473
  __IOM uint32_t CPICNT;1224,76565
  __IOM uint32_t EXCCNT;1225,76655
  __IOM uint32_t SLEEPCNT;1226,76760
  __IOM uint32_t LSUCNT;1227,76852
  __IOM uint32_t FOLDCNT;1228,76942
  __IM  uint32_t PCSR;1229,77047
  __IOM uint32_t COMP0;1230,77150
        uint32_t RESERVED1[RESERVED11231,77243
  __IOM uint32_t FUNCTION0;1232,77276
        uint32_t RESERVED2[RESERVED21233,77367
  __IOM uint32_t COMP1;1234,77400
        uint32_t RESERVED3[RESERVED31235,77493
  __IOM uint32_t FUNCTION1;1236,77526
        uint32_t RESERVED4[RESERVED41237,77617
  __IOM uint32_t COMP2;1238,77650
        uint32_t RESERVED5[RESERVED51239,77743
  __IOM uint32_t FUNCTION2;1240,77776
        uint32_t RESERVED6[RESERVED61241,77867
  __IOM uint32_t COMP3;1242,77900
        uint32_t RESERVED7[RESERVED71243,77993
  __IOM uint32_t FUNCTION3;1244,78026
        uint32_t RESERVED8[RESERVED81245,78117
  __IOM uint32_t COMP4;1246,78150
        uint32_t RESERVED9[RESERVED91247,78243
  __IOM uint32_t FUNCTION4;1248,78276
        uint32_t RESERVED10[RESERVED101249,78367
  __IOM uint32_t COMP5;1250,78401
        uint32_t RESERVED11[RESERVED111251,78494
  __IOM uint32_t FUNCTION5;1252,78528
        uint32_t RESERVED12[RESERVED121253,78619
  __IOM uint32_t COMP6;1254,78653
        uint32_t RESERVED13[RESERVED131255,78746
  __IOM uint32_t FUNCTION6;1256,78780
        uint32_t RESERVED14[RESERVED141257,78871
  __IOM uint32_t COMP7;1258,78905
        uint32_t RESERVED15[RESERVED151259,78998
  __IOM uint32_t FUNCTION7;1260,79032
        uint32_t RESERVED16[RESERVED161261,79123
  __IOM uint32_t COMP8;1262,79157
        uint32_t RESERVED17[RESERVED171263,79250
  __IOM uint32_t FUNCTION8;1264,79284
        uint32_t RESERVED18[RESERVED181265,79375
  __IOM uint32_t COMP9;1266,79409
        uint32_t RESERVED19[RESERVED191267,79502
  __IOM uint32_t FUNCTION9;1268,79536
        uint32_t RESERVED20[RESERVED201269,79627
  __IOM uint32_t COMP10;1270,79661
        uint32_t RESERVED21[RESERVED211271,79755
  __IOM uint32_t FUNCTION10;1272,79789
        uint32_t RESERVED22[RESERVED221273,79881
  __IOM uint32_t COMP11;1274,79915
        uint32_t RESERVED23[RESERVED231275,80009
  __IOM uint32_t FUNCTION11;1276,80043
        uint32_t RESERVED24[RESERVED241277,80135
  __IOM uint32_t COMP12;1278,80169
        uint32_t RESERVED25[RESERVED251279,80263
  __IOM uint32_t FUNCTION12;1280,80297
        uint32_t RESERVED26[RESERVED261281,80389
  __IOM uint32_t COMP13;1282,80423
        uint32_t RESERVED27[RESERVED271283,80517
  __IOM uint32_t FUNCTION13;1284,80551
        uint32_t RESERVED28[RESERVED281285,80643
  __IOM uint32_t COMP14;1286,80677
        uint32_t RESERVED29[RESERVED291287,80771
  __IOM uint32_t FUNCTION14;1288,80805
        uint32_t RESERVED30[RESERVED301289,80897
  __IOM uint32_t COMP15;1290,80931
        uint32_t RESERVED31[RESERVED311291,81025
  __IOM uint32_t FUNCTION15;1292,81059
        uint32_t RESERVED32[RESERVED321293,81151
  __IM  uint32_t LSR;1294,81187
        uint32_t RESERVED33[RESERVED331295,81279
  __IM  uint32_t DEVARCH;1296,81313
} DWT_Type;1297,81413
#define DWT_CTRL_NUMCOMP_Pos 1300,81468
#define DWT_CTRL_NUMCOMP_Msk 1301,81591
#define DWT_CTRL_NOTRCPKT_Pos 1303,81712
#define DWT_CTRL_NOTRCPKT_Msk 1304,81836
#define DWT_CTRL_NOEXTTRIG_Pos 1306,81958
#define DWT_CTRL_NOEXTTRIG_Msk 1307,82083
#define DWT_CTRL_NOCYCCNT_Pos 1309,82206
#define DWT_CTRL_NOCYCCNT_Msk 1310,82330
#define DWT_CTRL_NOPRFCNT_Pos 1312,82452
#define DWT_CTRL_NOPRFCNT_Msk 1313,82576
#define DWT_CTRL_CYCDISS_Pos 1315,82698
#define DWT_CTRL_CYCDISS_Msk 1316,82821
#define DWT_CTRL_CYCEVTENA_Pos 1318,82942
#define DWT_CTRL_CYCEVTENA_Msk 1319,83067
#define DWT_CTRL_FOLDEVTENA_Pos 1321,83190
#define DWT_CTRL_FOLDEVTENA_Msk 1322,83316
#define DWT_CTRL_LSUEVTENA_Pos 1324,83440
#define DWT_CTRL_LSUEVTENA_Msk 1325,83565
#define DWT_CTRL_SLEEPEVTENA_Pos 1327,83688
#define DWT_CTRL_SLEEPEVTENA_Msk 1328,83815
#define DWT_CTRL_EXCEVTENA_Pos 1330,83940
#define DWT_CTRL_EXCEVTENA_Msk 1331,84065
#define DWT_CTRL_CPIEVTENA_Pos 1333,84188
#define DWT_CTRL_CPIEVTENA_Msk 1334,84313
#define DWT_CTRL_EXCTRCENA_Pos 1336,84436
#define DWT_CTRL_EXCTRCENA_Msk 1337,84561
#define DWT_CTRL_PCSAMPLENA_Pos 1339,84684
#define DWT_CTRL_PCSAMPLENA_Msk 1340,84810
#define DWT_CTRL_SYNCTAP_Pos 1342,84934
#define DWT_CTRL_SYNCTAP_Msk 1343,85057
#define DWT_CTRL_CYCTAP_Pos 1345,85178
#define DWT_CTRL_CYCTAP_Msk 1346,85300
#define DWT_CTRL_POSTINIT_Pos 1348,85420
#define DWT_CTRL_POSTINIT_Msk 1349,85544
#define DWT_CTRL_POSTPRESET_Pos 1351,85666
#define DWT_CTRL_POSTPRESET_Msk 1352,85792
#define DWT_CTRL_CYCCNTENA_Pos 1354,85916
#define DWT_CTRL_CYCCNTENA_Msk 1355,86041
#define DWT_CPICNT_CPICNT_Pos 1358,86206
#define DWT_CPICNT_CPICNT_Msk 1359,86330
#define DWT_EXCCNT_EXCCNT_Pos 1362,86509
#define DWT_EXCCNT_EXCCNT_Msk 1363,86633
#define DWT_SLEEPCNT_SLEEPCNT_Pos 1366,86799
#define DWT_SLEEPCNT_SLEEPCNT_Msk 1367,86927
#define DWT_LSUCNT_LSUCNT_Pos 1370,87095
#define DWT_LSUCNT_LSUCNT_Msk 1371,87219
#define DWT_FOLDCNT_FOLDCNT_Pos 1374,87398
#define DWT_FOLDCNT_FOLDCNT_Msk 1375,87524
#define DWT_FUNCTION_ID_Pos 1378,87700
#define DWT_FUNCTION_ID_Msk 1379,87822
#define DWT_FUNCTION_MATCHED_Pos 1381,87942
#define DWT_FUNCTION_MATCHED_Msk 1382,88069
#define DWT_FUNCTION_DATAVSIZE_Pos 1384,88194
#define DWT_FUNCTION_DATAVSIZE_Msk 1385,88323
#define DWT_FUNCTION_ACTION_Pos 1387,88450
#define DWT_FUNCTION_ACTION_Msk 1388,88576
#define DWT_FUNCTION_MATCH_Pos 1390,88700
#define DWT_FUNCTION_MATCH_Msk 1391,88825
  __IOM uint32_t MSCR;1408,89325
  __IOM uint32_t PFCR;1409,89427
        uint32_t RESERVED1[RESERVED11410,89526
  __IOM uint32_t ITCMCR;1411,89559
  __IOM uint32_t DTCMCR;1412,89652
  __IOM uint32_t PAHBCR;1413,89745
        uint32_t RESERVED2[RESERVED21414,89839
  __IOM uint32_t ITGU_CTRL;1415,89874
  __IOM uint32_t ITGU_CFG;1416,89967
        uint32_t RESERVED3[RESERVED31417,90066
  __IOM uint32_t ITGU_LUT[ITGU_LUT1418,90099
        uint32_t RESERVED4[RESERVED41419,90198
  __IOM uint32_t DTGU_CTRL;1420,90232
  __IOM uint32_t DTGU_CFG;1421,90326
        uint32_t RESERVED5[RESERVED51422,90425
  __IOM uint32_t DTGU_LUT[DTGU_LUT1423,90458
} MemSysCtl_Type;1424,90557
#define MEMSYSCTL_MSCR_CPWRDN_Pos 1427,90654
#define MEMSYSCTL_MSCR_CPWRDN_Msk 1428,90782
#define MEMSYSCTL_MSCR_DCCLEAN_Pos 1430,90908
#define MEMSYSCTL_MSCR_DCCLEAN_Msk 1431,91037
#define MEMSYSCTL_MSCR_ICACTIVE_Pos 1433,91164
#define MEMSYSCTL_MSCR_ICACTIVE_Msk 1434,91294
#define MEMSYSCTL_MSCR_DCACTIVE_Pos 1436,91422
#define MEMSYSCTL_MSCR_DCACTIVE_Msk 1437,91552
#define MEMSYSCTL_MSCR_EVECCFAULT_Pos 1439,91680
#define MEMSYSCTL_MSCR_EVECCFAULT_Msk 1440,91812
#define MEMSYSCTL_MSCR_FORCEWT_Pos 1442,91942
#define MEMSYSCTL_MSCR_FORCEWT_Msk 1443,92071
#define MEMSYSCTL_MSCR_ECCEN_Pos 1445,92198
#define MEMSYSCTL_MSCR_ECCEN_Msk 1446,92325
#define MEMSYSCTL_PFCR_DIS_NLP_Pos 1449,92523
#define MEMSYSCTL_PFCR_DIS_NLP_Msk 1450,92652
#define MEMSYSCTL_PFCR_ENABLE_Pos 1452,92779
#define MEMSYSCTL_PFCR_ENABLE_Msk 1453,92907
#define MEMSYSCTL_ITCMCR_SZ_Pos 1456,93102
#define MEMSYSCTL_ITCMCR_SZ_Msk 1457,93228
#define MEMSYSCTL_ITCMCR_EN_Pos 1459,93352
#define MEMSYSCTL_ITCMCR_EN_Msk 1460,93478
#define MEMSYSCTL_DTCMCR_SZ_Pos 1463,93671
#define MEMSYSCTL_DTCMCR_SZ_Msk 1464,93797
#define MEMSYSCTL_DTCMCR_EN_Pos 1466,93921
#define MEMSYSCTL_DTCMCR_EN_Msk 1467,94047
#define MEMSYSCTL_PAHBCR_SZ_Pos 1470,94241
#define MEMSYSCTL_PAHBCR_SZ_Msk 1471,94367
#define MEMSYSCTL_PAHBCR_EN_Pos 1473,94491
#define MEMSYSCTL_PAHBCR_EN_Msk 1474,94617
#define MEMSYSCTL_ITGU_CTRL_DEREN_Pos 1477,94813
#define MEMSYSCTL_ITGU_CTRL_DEREN_Msk 1478,94945
#define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos 1480,95075
#define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk 1481,95207
#define MEMSYSCTL_ITGU_CFG_PRESENT_Pos 1484,95415
#define MEMSYSCTL_ITGU_CFG_PRESENT_Msk 1485,95548
#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos 1487,95679
#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk 1488,95812
#define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos 1490,95943
#define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk 1491,96074
#define MEMSYSCTL_DTGU_CTRL_DEREN_Pos 1494,96276
#define MEMSYSCTL_DTGU_CTRL_DEREN_Msk 1495,96408
#define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos 1497,96538
#define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk 1498,96670
#define MEMSYSCTL_DTGU_CFG_PRESENT_Pos 1501,96878
#define MEMSYSCTL_DTGU_CFG_PRESENT_Msk 1502,97011
#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos 1504,97142
#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk 1505,97275
#define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos 1507,97406
#define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk 1508,97537
  __IOM uint32_t CPDLPSTATE;1526,98016
  __IOM uint32_t DPDLPSTATE;1527,98130
} PwrModCtl_Type;1528,98245
#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos 1531,98351
#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk 1532,98492
#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos 1534,98631
#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk 1535,98772
#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos 1537,98911
#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk 1538,99052
#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos 1541,99277
#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk 1542,99418
  __OM  uint32_t EVENTSPR;1559,99944
        uint32_t RESERVED0[RESERVED01560,100042
  __IM  uint32_t EVENTMASKA;1561,100076
  __IM  uint32_t EVENTMASK[EVENTMASK1562,100169
} EWIC_Type;1563,100260
#define EWIC_EVENTSPR_EDBGREQ_Pos 1566,100357
#define EWIC_EVENTSPR_EDBGREQ_Msk 1567,100485
#define EWIC_EVENTSPR_NMI_Pos 1569,100611
#define EWIC_EVENTSPR_NMI_Msk 1570,100735
#define EWIC_EVENTSPR_EVENT_Pos 1572,100857
#define EWIC_EVENTSPR_EVENT_Msk 1573,100983
#define EWIC_EVENTMASKA_EDBGREQ_Pos 1576,101190
#define EWIC_EVENTMASKA_EDBGREQ_Msk 1577,101320
#define EWIC_EVENTMASKA_NMI_Pos 1579,101448
#define EWIC_EVENTMASKA_NMI_Msk 1580,101574
#define EWIC_EVENTMASKA_EVENT_Pos 1582,101698
#define EWIC_EVENTMASKA_EVENT_Msk 1583,101826
#define EWIC_EVENTMASK_IRQ_Pos 1586,102034
#define EWIC_EVENTMASK_IRQ_Msk 1587,102160
  __IOM uint32_t IEBR0;1604,102628
  __IOM uint32_t IEBR1;1605,102739
        uint32_t RESERVED0[RESERVED01606,102850
  __IOM uint32_t DEBR0;1607,102883
  __IOM uint32_t DEBR1;1608,102987
        uint32_t RESERVED1[RESERVED11609,103091
  __IOM uint32_t TEBR0;1610,103124
        uint32_t RESERVED2[RESERVED21611,103221
  __IOM uint32_t TEBR1;1612,103254
} ErrBnk_Type;1613,103351
#define ERRBNK_IEBR0_SWDEF_Pos 1616,103452
#define ERRBNK_IEBR0_SWDEF_Msk 1617,103577
#define ERRBNK_IEBR0_BANK_Pos 1619,103700
#define ERRBNK_IEBR0_BANK_Msk 1620,103824
#define ERRBNK_IEBR0_LOCATION_Pos 1622,103946
#define ERRBNK_IEBR0_LOCATION_Msk 1623,104074
#define ERRBNK_IEBR0_LOCKED_Pos 1625,104200
#define ERRBNK_IEBR0_LOCKED_Msk 1626,104326
#define ERRBNK_IEBR0_VALID_Pos 1628,104450
#define ERRBNK_IEBR0_VALID_Msk 1629,104575
#define ERRBNK_IEBR1_SWDEF_Pos 1632,104781
#define ERRBNK_IEBR1_SWDEF_Msk 1633,104906
#define ERRBNK_IEBR1_BANK_Pos 1635,105029
#define ERRBNK_IEBR1_BANK_Msk 1636,105153
#define ERRBNK_IEBR1_LOCATION_Pos 1638,105275
#define ERRBNK_IEBR1_LOCATION_Msk 1639,105403
#define ERRBNK_IEBR1_LOCKED_Pos 1641,105529
#define ERRBNK_IEBR1_LOCKED_Msk 1642,105655
#define ERRBNK_IEBR1_VALID_Pos 1644,105779
#define ERRBNK_IEBR1_VALID_Msk 1645,105904
#define ERRBNK_DEBR0_SWDEF_Pos 1648,106103
#define ERRBNK_DEBR0_SWDEF_Msk 1649,106228
#define ERRBNK_DEBR0_TYPE_Pos 1651,106351
#define ERRBNK_DEBR0_TYPE_Msk 1652,106475
#define ERRBNK_DEBR0_BANK_Pos 1654,106597
#define ERRBNK_DEBR0_BANK_Msk 1655,106721
#define ERRBNK_DEBR0_LOCATION_Pos 1657,106843
#define ERRBNK_DEBR0_LOCATION_Msk 1658,106971
#define ERRBNK_DEBR0_LOCKED_Pos 1660,107097
#define ERRBNK_DEBR0_LOCKED_Msk 1661,107223
#define ERRBNK_DEBR0_VALID_Pos 1663,107347
#define ERRBNK_DEBR0_VALID_Msk 1664,107472
#define ERRBNK_DEBR1_SWDEF_Pos 1667,107671
#define ERRBNK_DEBR1_SWDEF_Msk 1668,107796
#define ERRBNK_DEBR1_TYPE_Pos 1670,107919
#define ERRBNK_DEBR1_TYPE_Msk 1671,108043
#define ERRBNK_DEBR1_BANK_Pos 1673,108165
#define ERRBNK_DEBR1_BANK_Msk 1674,108289
#define ERRBNK_DEBR1_LOCATION_Pos 1676,108411
#define ERRBNK_DEBR1_LOCATION_Msk 1677,108539
#define ERRBNK_DEBR1_LOCKED_Pos 1679,108665
#define ERRBNK_DEBR1_LOCKED_Msk 1680,108791
#define ERRBNK_DEBR1_VALID_Pos 1682,108915
#define ERRBNK_DEBR1_VALID_Msk 1683,109040
#define ERRBNK_TEBR0_SWDEF_Pos 1686,109232
#define ERRBNK_TEBR0_SWDEF_Msk 1687,109357
#define ERRBNK_TEBR0_POISON_Pos 1689,109480
#define ERRBNK_TEBR0_POISON_Msk 1690,109606
#define ERRBNK_TEBR0_TYPE_Pos 1692,109730
#define ERRBNK_TEBR0_TYPE_Msk 1693,109854
#define ERRBNK_TEBR0_BANK_Pos 1695,109976
#define ERRBNK_TEBR0_BANK_Msk 1696,110100
#define ERRBNK_TEBR0_LOCATION_Pos 1698,110222
#define ERRBNK_TEBR0_LOCATION_Msk 1699,110350
#define ERRBNK_TEBR0_LOCKED_Pos 1701,110476
#define ERRBNK_TEBR0_LOCKED_Msk 1702,110602
#define ERRBNK_TEBR0_VALID_Pos 1704,110726
#define ERRBNK_TEBR0_VALID_Msk 1705,110851
#define ERRBNK_TEBR1_SWDEF_Pos 1708,111043
#define ERRBNK_TEBR1_SWDEF_Msk 1709,111168
#define ERRBNK_TEBR1_POISON_Pos 1711,111291
#define ERRBNK_TEBR1_POISON_Msk 1712,111417
#define ERRBNK_TEBR1_TYPE_Pos 1714,111541
#define ERRBNK_TEBR1_TYPE_Msk 1715,111665
#define ERRBNK_TEBR1_BANK_Pos 1717,111787
#define ERRBNK_TEBR1_BANK_Msk 1718,111911
#define ERRBNK_TEBR1_LOCATION_Pos 1720,112033
#define ERRBNK_TEBR1_LOCATION_Msk 1721,112161
#define ERRBNK_TEBR1_LOCKED_Pos 1723,112287
#define ERRBNK_TEBR1_LOCKED_Msk 1724,112413
#define ERRBNK_TEBR1_VALID_Pos 1726,112537
#define ERRBNK_TEBR1_VALID_Msk 1727,112662
  __OM  uint32_t CFGINFOSEL;1744,113208
  __IM  uint32_t CFGINFORD;1745,113334
} PrcCfgInf_Type;1746,113460
  __IM  uint32_t SSPSR;1767,114000
  __IOM uint32_t CSPSR;1768,114110
        uint32_t RESERVED0[RESERVED01769,114218
  __IOM uint32_t ACPR;1770,114251
        uint32_t RESERVED1[RESERVED11771,114360
  __IOM uint32_t SPPR;1772,114394
        uint32_t RESERVED2[RESERVED21773,114496
  __IM  uint32_t FFSR;1774,114531
  __IOM uint32_t FFCR;1775,114638
  __IOM uint32_t PSCR;1776,114746
        uint32_t RESERVED3[RESERVED31777,114859
  __OM  uint32_t LAR;1778,114894
  __IM  uint32_t LSR;1779,114995
        uint32_t RESERVED4[RESERVED41780,115096
  __IM  uint32_t TYPE;1781,115129
  __IM  uint32_t DEVTYPE;1782,115227
} TPI_Type;1783,115319
#define TPI_ACPR_SWOSCALER_Pos 1786,115395
#define TPI_ACPR_SWOSCALER_Msk 1787,115520
#define TPI_SPPR_TXMODE_Pos 1790,115697
#define TPI_SPPR_TXMODE_Msk 1791,115819
#define TPI_FFSR_FtNonStop_Pos 1794,115998
#define TPI_FFSR_FtNonStop_Msk 1795,116123
#define TPI_FFSR_TCPresent_Pos 1797,116246
#define TPI_FFSR_TCPresent_Msk 1798,116371
#define TPI_FFSR_FtStopped_Pos 1800,116494
#define TPI_FFSR_FtStopped_Msk 1801,116619
#define TPI_FFSR_FlInProg_Pos 1803,116742
#define TPI_FFSR_FlInProg_Msk 1804,116866
#define TPI_FFCR_TrigIn_Pos 1807,117048
#define TPI_FFCR_TrigIn_Msk 1808,117170
#define TPI_FFCR_FOnMan_Pos 1810,117290
#define TPI_FFCR_FOnMan_Msk 1811,117412
#define TPI_FFCR_EnFmt_Pos 1813,117532
#define TPI_FFCR_EnFmt_Msk 1814,117653
#define TPI_PSCR_PSCount_Pos 1817,117837
#define TPI_PSCR_PSCount_Msk 1818,117960
#define TPI_LSR_nTT_Pos 1821,118135
#define TPI_LSR_nTT_Msk 1822,118269
#define TPI_LSR_SLK_Pos 1824,118401
#define TPI_LSR_SLK_Msk 1825,118536
#define TPI_LSR_SLI_Pos 1827,118669
#define TPI_LSR_SLI_Msk 1828,118809
#define TPI_DEVID_NRZVALID_Pos 1831,118985
#define TPI_DEVID_NRZVALID_Msk 1832,119110
#define TPI_DEVID_MANCVALID_Pos 1834,119233
#define TPI_DEVID_MANCVALID_Msk 1835,119359
#define TPI_DEVID_PTINVALID_Pos 1837,119483
#define TPI_DEVID_PTINVALID_Msk 1838,119609
#define TPI_DEVID_FIFOSZ_Pos 1840,119733
#define TPI_DEVID_FIFOSZ_Msk 1841,119860
#define TPI_DEVTYPE_SubType_Pos 1844,120025
#define TPI_DEVTYPE_SubType_Msk 1845,120151
#define TPI_DEVTYPE_MajorType_Pos 1847,120275
#define TPI_DEVTYPE_MajorType_Msk 1848,120403
  __IOM uint32_t EVCNTR[EVCNTR1865,120910
        uint32_t RESERVED0[RESERVED01867,121047
  __IOM uint32_t CCNTR;1869,121108
        uint32_t RESERVED1[RESERVED11870,121217
  __IOM uint32_t EVTYPER[EVTYPER1871,121251
        uint32_t RESERVED2[RESERVED21873,121396
  __IOM uint32_t CCFILTR;1875,121457
        uint32_t RESERVED3[RESERVED31876,121573
  __IOM uint32_t CNTENSET;1877,121607
        uint32_t RESERVED4[RESERVED41878,121719
  __IOM uint32_t CNTENCLR;1879,121751
        uint32_t RESERVED5[RESERVED51880,121865
  __IOM uint32_t INTENSET;1881,121897
        uint32_t RESERVED6[RESERVED61882,122013
  __IOM uint32_t INTENCLR;1883,122045
        uint32_t RESERVED7[RESERVED71884,122163
  __IOM uint32_t OVSCLR;1885,122195
        uint32_t RESERVED8[RESERVED81886,122317
  __IOM uint32_t SWINC;1887,122349
        uint32_t RESERVED9[RESERVED91888,122463
  __IOM uint32_t OVSSET;1889,122495
        uint32_t RESERVED10[RESERVED101890,122615
  __IOM uint32_t TYPE;1891,122649
  __IOM uint32_t CTRL;1892,122749
        uint32_t RESERVED11[RESERVED111893,122852
  __IOM uint32_t AUTHSTATUS;1894,122887
  __IOM uint32_t DEVARCH;1895,123004
        uint32_t RESERVED12[RESERVED121896,123119
  __IOM uint32_t DEVTYPE;1897,123152
  __IOM uint32_t PIDR4;1898,123259
        uint32_t RESERVED13[RESERVED131899,123382
  __IOM uint32_t PIDR0;1900,123415
  __IOM uint32_t PIDR1;1901,123538
  __IOM uint32_t PIDR2;1902,123661
  __IOM uint32_t PIDR3;1903,123784
  __IOM uint32_t CIDR0;1904,123907
  __IOM uint32_t CIDR1;1905,124029
  __IOM uint32_t CIDR2;1906,124151
  __IOM uint32_t CIDR3;1907,124273
} PMU_Type;1908,124395
#define PMU_EVCNTR_CNT_Pos 1912,124475
#define PMU_EVCNTR_CNT_Msk 1913,124604
#define PMU_EVTYPER_EVENTTOCNT_Pos 1917,124804
#define PMU_EVTYPER_EVENTTOCNT_Msk 1918,124941
#define PMU_CNTENSET_CNT0_ENABLE_Pos 1922,125135
#define PMU_CNTENSET_CNT0_ENABLE_Msk 1923,125285
#define PMU_CNTENSET_CNT1_ENABLE_Pos 1925,125433
#define PMU_CNTENSET_CNT1_ENABLE_Msk 1926,125583
#define PMU_CNTENSET_CNT2_ENABLE_Pos 1928,125731
#define PMU_CNTENSET_CNT2_ENABLE_Msk 1929,125881
#define PMU_CNTENSET_CNT3_ENABLE_Pos 1931,126029
#define PMU_CNTENSET_CNT3_ENABLE_Msk 1932,126179
#define PMU_CNTENSET_CNT4_ENABLE_Pos 1934,126327
#define PMU_CNTENSET_CNT4_ENABLE_Msk 1935,126477
#define PMU_CNTENSET_CNT5_ENABLE_Pos 1937,126625
#define PMU_CNTENSET_CNT5_ENABLE_Msk 1938,126775
#define PMU_CNTENSET_CNT6_ENABLE_Pos 1940,126923
#define PMU_CNTENSET_CNT6_ENABLE_Msk 1941,127073
#define PMU_CNTENSET_CNT7_ENABLE_Pos 1943,127221
#define PMU_CNTENSET_CNT7_ENABLE_Msk 1944,127371
#define PMU_CNTENSET_CNT8_ENABLE_Pos 1946,127519
#define PMU_CNTENSET_CNT8_ENABLE_Msk 1947,127669
#define PMU_CNTENSET_CNT9_ENABLE_Pos 1949,127817
#define PMU_CNTENSET_CNT9_ENABLE_Msk 1950,127967
#define PMU_CNTENSET_CNT10_ENABLE_Pos 1952,128115
#define PMU_CNTENSET_CNT10_ENABLE_Msk 1953,128266
#define PMU_CNTENSET_CNT11_ENABLE_Pos 1955,128415
#define PMU_CNTENSET_CNT11_ENABLE_Msk 1956,128566
#define PMU_CNTENSET_CNT12_ENABLE_Pos 1958,128715
#define PMU_CNTENSET_CNT12_ENABLE_Msk 1959,128866
#define PMU_CNTENSET_CNT13_ENABLE_Pos 1961,129015
#define PMU_CNTENSET_CNT13_ENABLE_Msk 1962,129166
#define PMU_CNTENSET_CNT14_ENABLE_Pos 1964,129315
#define PMU_CNTENSET_CNT14_ENABLE_Msk 1965,129466
#define PMU_CNTENSET_CNT15_ENABLE_Pos 1967,129615
#define PMU_CNTENSET_CNT15_ENABLE_Msk 1968,129766
#define PMU_CNTENSET_CNT16_ENABLE_Pos 1970,129915
#define PMU_CNTENSET_CNT16_ENABLE_Msk 1971,130066
#define PMU_CNTENSET_CNT17_ENABLE_Pos 1973,130215
#define PMU_CNTENSET_CNT17_ENABLE_Msk 1974,130366
#define PMU_CNTENSET_CNT18_ENABLE_Pos 1976,130515
#define PMU_CNTENSET_CNT18_ENABLE_Msk 1977,130666
#define PMU_CNTENSET_CNT19_ENABLE_Pos 1979,130815
#define PMU_CNTENSET_CNT19_ENABLE_Msk 1980,130966
#define PMU_CNTENSET_CNT20_ENABLE_Pos 1982,131115
#define PMU_CNTENSET_CNT20_ENABLE_Msk 1983,131266
#define PMU_CNTENSET_CNT21_ENABLE_Pos 1985,131415
#define PMU_CNTENSET_CNT21_ENABLE_Msk 1986,131566
#define PMU_CNTENSET_CNT22_ENABLE_Pos 1988,131715
#define PMU_CNTENSET_CNT22_ENABLE_Msk 1989,131866
#define PMU_CNTENSET_CNT23_ENABLE_Pos 1991,132015
#define PMU_CNTENSET_CNT23_ENABLE_Msk 1992,132166
#define PMU_CNTENSET_CNT24_ENABLE_Pos 1994,132315
#define PMU_CNTENSET_CNT24_ENABLE_Msk 1995,132466
#define PMU_CNTENSET_CNT25_ENABLE_Pos 1997,132615
#define PMU_CNTENSET_CNT25_ENABLE_Msk 1998,132766
#define PMU_CNTENSET_CNT26_ENABLE_Pos 2000,132915
#define PMU_CNTENSET_CNT26_ENABLE_Msk 2001,133066
#define PMU_CNTENSET_CNT27_ENABLE_Pos 2003,133215
#define PMU_CNTENSET_CNT27_ENABLE_Msk 2004,133366
#define PMU_CNTENSET_CNT28_ENABLE_Pos 2006,133515
#define PMU_CNTENSET_CNT28_ENABLE_Msk 2007,133666
#define PMU_CNTENSET_CNT29_ENABLE_Pos 2009,133815
#define PMU_CNTENSET_CNT29_ENABLE_Msk 2010,133966
#define PMU_CNTENSET_CNT30_ENABLE_Pos 2012,134115
#define PMU_CNTENSET_CNT30_ENABLE_Msk 2013,134266
#define PMU_CNTENSET_CCNTR_ENABLE_Pos 2015,134415
#define PMU_CNTENSET_CCNTR_ENABLE_Msk 2016,134563
#define PMU_CNTENSET_CNT0_ENABLE_Pos 2020,134770
#define PMU_CNTENCLR_CNT0_ENABLE_Msk 2021,134922
#define PMU_CNTENCLR_CNT1_ENABLE_Pos 2023,135072
#define PMU_CNTENCLR_CNT1_ENABLE_Msk 2024,135224
#define PMU_CNTENCLR_CNT2_ENABLE_Pos 2026,135369
#define PMU_CNTENCLR_CNT2_ENABLE_Msk 2027,135521
#define PMU_CNTENCLR_CNT3_ENABLE_Pos 2029,135671
#define PMU_CNTENCLR_CNT3_ENABLE_Msk 2030,135823
#define PMU_CNTENCLR_CNT4_ENABLE_Pos 2032,135973
#define PMU_CNTENCLR_CNT4_ENABLE_Msk 2033,136125
#define PMU_CNTENCLR_CNT5_ENABLE_Pos 2035,136275
#define PMU_CNTENCLR_CNT5_ENABLE_Msk 2036,136427
#define PMU_CNTENCLR_CNT6_ENABLE_Pos 2038,136577
#define PMU_CNTENCLR_CNT6_ENABLE_Msk 2039,136729
#define PMU_CNTENCLR_CNT7_ENABLE_Pos 2041,136879
#define PMU_CNTENCLR_CNT7_ENABLE_Msk 2042,137031
#define PMU_CNTENCLR_CNT8_ENABLE_Pos 2044,137181
#define PMU_CNTENCLR_CNT8_ENABLE_Msk 2045,137333
#define PMU_CNTENCLR_CNT9_ENABLE_Pos 2047,137483
#define PMU_CNTENCLR_CNT9_ENABLE_Msk 2048,137635
#define PMU_CNTENCLR_CNT10_ENABLE_Pos 2050,137785
#define PMU_CNTENCLR_CNT10_ENABLE_Msk 2051,137938
#define PMU_CNTENCLR_CNT11_ENABLE_Pos 2053,138089
#define PMU_CNTENCLR_CNT11_ENABLE_Msk 2054,138242
#define PMU_CNTENCLR_CNT12_ENABLE_Pos 2056,138393
#define PMU_CNTENCLR_CNT12_ENABLE_Msk 2057,138546
#define PMU_CNTENCLR_CNT13_ENABLE_Pos 2059,138697
#define PMU_CNTENCLR_CNT13_ENABLE_Msk 2060,138850
#define PMU_CNTENCLR_CNT14_ENABLE_Pos 2062,139001
#define PMU_CNTENCLR_CNT14_ENABLE_Msk 2063,139154
#define PMU_CNTENCLR_CNT15_ENABLE_Pos 2065,139305
#define PMU_CNTENCLR_CNT15_ENABLE_Msk 2066,139458
#define PMU_CNTENCLR_CNT16_ENABLE_Pos 2068,139609
#define PMU_CNTENCLR_CNT16_ENABLE_Msk 2069,139762
#define PMU_CNTENCLR_CNT17_ENABLE_Pos 2071,139913
#define PMU_CNTENCLR_CNT17_ENABLE_Msk 2072,140066
#define PMU_CNTENCLR_CNT18_ENABLE_Pos 2074,140217
#define PMU_CNTENCLR_CNT18_ENABLE_Msk 2075,140370
#define PMU_CNTENCLR_CNT19_ENABLE_Pos 2077,140521
#define PMU_CNTENCLR_CNT19_ENABLE_Msk 2078,140674
#define PMU_CNTENCLR_CNT20_ENABLE_Pos 2080,140825
#define PMU_CNTENCLR_CNT20_ENABLE_Msk 2081,140978
#define PMU_CNTENCLR_CNT21_ENABLE_Pos 2083,141129
#define PMU_CNTENCLR_CNT21_ENABLE_Msk 2084,141282
#define PMU_CNTENCLR_CNT22_ENABLE_Pos 2086,141433
#define PMU_CNTENCLR_CNT22_ENABLE_Msk 2087,141586
#define PMU_CNTENCLR_CNT23_ENABLE_Pos 2089,141737
#define PMU_CNTENCLR_CNT23_ENABLE_Msk 2090,141890
#define PMU_CNTENCLR_CNT24_ENABLE_Pos 2092,142041
#define PMU_CNTENCLR_CNT24_ENABLE_Msk 2093,142194
#define PMU_CNTENCLR_CNT25_ENABLE_Pos 2095,142345
#define PMU_CNTENCLR_CNT25_ENABLE_Msk 2096,142498
#define PMU_CNTENCLR_CNT26_ENABLE_Pos 2098,142649
#define PMU_CNTENCLR_CNT26_ENABLE_Msk 2099,142802
#define PMU_CNTENCLR_CNT27_ENABLE_Pos 2101,142953
#define PMU_CNTENCLR_CNT27_ENABLE_Msk 2102,143106
#define PMU_CNTENCLR_CNT28_ENABLE_Pos 2104,143257
#define PMU_CNTENCLR_CNT28_ENABLE_Msk 2105,143410
#define PMU_CNTENCLR_CNT29_ENABLE_Pos 2107,143561
#define PMU_CNTENCLR_CNT29_ENABLE_Msk 2108,143714
#define PMU_CNTENCLR_CNT30_ENABLE_Pos 2110,143865
#define PMU_CNTENCLR_CNT30_ENABLE_Msk 2111,144018
#define PMU_CNTENCLR_CCNTR_ENABLE_Pos 2113,144169
#define PMU_CNTENCLR_CCNTR_ENABLE_Msk 2114,144319
#define PMU_INTENSET_CNT0_ENABLE_Pos 2118,144530
#define PMU_INTENSET_CNT0_ENABLE_Msk 2119,144690
#define PMU_INTENSET_CNT1_ENABLE_Pos 2121,144848
#define PMU_INTENSET_CNT1_ENABLE_Msk 2122,145008
#define PMU_INTENSET_CNT2_ENABLE_Pos 2124,145166
#define PMU_INTENSET_CNT2_ENABLE_Msk 2125,145326
#define PMU_INTENSET_CNT3_ENABLE_Pos 2127,145484
#define PMU_INTENSET_CNT3_ENABLE_Msk 2128,145644
#define PMU_INTENSET_CNT4_ENABLE_Pos 2130,145802
#define PMU_INTENSET_CNT4_ENABLE_Msk 2131,145962
#define PMU_INTENSET_CNT5_ENABLE_Pos 2133,146120
#define PMU_INTENSET_CNT5_ENABLE_Msk 2134,146280
#define PMU_INTENSET_CNT6_ENABLE_Pos 2136,146438
#define PMU_INTENSET_CNT6_ENABLE_Msk 2137,146598
#define PMU_INTENSET_CNT7_ENABLE_Pos 2139,146756
#define PMU_INTENSET_CNT7_ENABLE_Msk 2140,146916
#define PMU_INTENSET_CNT8_ENABLE_Pos 2142,147074
#define PMU_INTENSET_CNT8_ENABLE_Msk 2143,147234
#define PMU_INTENSET_CNT9_ENABLE_Pos 2145,147392
#define PMU_INTENSET_CNT9_ENABLE_Msk 2146,147552
#define PMU_INTENSET_CNT10_ENABLE_Pos 2148,147710
#define PMU_INTENSET_CNT10_ENABLE_Msk 2149,147871
#define PMU_INTENSET_CNT11_ENABLE_Pos 2151,148030
#define PMU_INTENSET_CNT11_ENABLE_Msk 2152,148191
#define PMU_INTENSET_CNT12_ENABLE_Pos 2154,148350
#define PMU_INTENSET_CNT12_ENABLE_Msk 2155,148511
#define PMU_INTENSET_CNT13_ENABLE_Pos 2157,148670
#define PMU_INTENSET_CNT13_ENABLE_Msk 2158,148831
#define PMU_INTENSET_CNT14_ENABLE_Pos 2160,148990
#define PMU_INTENSET_CNT14_ENABLE_Msk 2161,149151
#define PMU_INTENSET_CNT15_ENABLE_Pos 2163,149310
#define PMU_INTENSET_CNT15_ENABLE_Msk 2164,149471
#define PMU_INTENSET_CNT16_ENABLE_Pos 2166,149630
#define PMU_INTENSET_CNT16_ENABLE_Msk 2167,149791
#define PMU_INTENSET_CNT17_ENABLE_Pos 2169,149950
#define PMU_INTENSET_CNT17_ENABLE_Msk 2170,150111
#define PMU_INTENSET_CNT18_ENABLE_Pos 2172,150270
#define PMU_INTENSET_CNT18_ENABLE_Msk 2173,150431
#define PMU_INTENSET_CNT19_ENABLE_Pos 2175,150590
#define PMU_INTENSET_CNT19_ENABLE_Msk 2176,150751
#define PMU_INTENSET_CNT20_ENABLE_Pos 2178,150910
#define PMU_INTENSET_CNT20_ENABLE_Msk 2179,151071
#define PMU_INTENSET_CNT21_ENABLE_Pos 2181,151230
#define PMU_INTENSET_CNT21_ENABLE_Msk 2182,151391
#define PMU_INTENSET_CNT22_ENABLE_Pos 2184,151550
#define PMU_INTENSET_CNT22_ENABLE_Msk 2185,151711
#define PMU_INTENSET_CNT23_ENABLE_Pos 2187,151870
#define PMU_INTENSET_CNT23_ENABLE_Msk 2188,152031
#define PMU_INTENSET_CNT24_ENABLE_Pos 2190,152190
#define PMU_INTENSET_CNT24_ENABLE_Msk 2191,152351
#define PMU_INTENSET_CNT25_ENABLE_Pos 2193,152510
#define PMU_INTENSET_CNT25_ENABLE_Msk 2194,152671
#define PMU_INTENSET_CNT26_ENABLE_Pos 2196,152830
#define PMU_INTENSET_CNT26_ENABLE_Msk 2197,152991
#define PMU_INTENSET_CNT27_ENABLE_Pos 2199,153150
#define PMU_INTENSET_CNT27_ENABLE_Msk 2200,153311
#define PMU_INTENSET_CNT28_ENABLE_Pos 2202,153470
#define PMU_INTENSET_CNT28_ENABLE_Msk 2203,153631
#define PMU_INTENSET_CNT29_ENABLE_Pos 2205,153790
#define PMU_INTENSET_CNT29_ENABLE_Msk 2206,153951
#define PMU_INTENSET_CNT30_ENABLE_Pos 2208,154110
#define PMU_INTENSET_CNT30_ENABLE_Msk 2209,154271
#define PMU_INTENSET_CYCCNT_ENABLE_Pos 2211,154430
#define PMU_INTENSET_CCYCNT_ENABLE_Msk 2212,154588
#define PMU_INTENSET_CNT0_ENABLE_Pos 2216,154809
#define PMU_INTENCLR_CNT0_ENABLE_Msk 2217,154971
#define PMU_INTENCLR_CNT1_ENABLE_Pos 2219,155131
#define PMU_INTENCLR_CNT1_ENABLE_Msk 2220,155293
#define PMU_INTENCLR_CNT2_ENABLE_Pos 2222,155448
#define PMU_INTENCLR_CNT2_ENABLE_Msk 2223,155610
#define PMU_INTENCLR_CNT3_ENABLE_Pos 2225,155770
#define PMU_INTENCLR_CNT3_ENABLE_Msk 2226,155932
#define PMU_INTENCLR_CNT4_ENABLE_Pos 2228,156092
#define PMU_INTENCLR_CNT4_ENABLE_Msk 2229,156254
#define PMU_INTENCLR_CNT5_ENABLE_Pos 2231,156414
#define PMU_INTENCLR_CNT5_ENABLE_Msk 2232,156576
#define PMU_INTENCLR_CNT6_ENABLE_Pos 2234,156736
#define PMU_INTENCLR_CNT6_ENABLE_Msk 2235,156898
#define PMU_INTENCLR_CNT7_ENABLE_Pos 2237,157058
#define PMU_INTENCLR_CNT7_ENABLE_Msk 2238,157220
#define PMU_INTENCLR_CNT8_ENABLE_Pos 2240,157380
#define PMU_INTENCLR_CNT8_ENABLE_Msk 2241,157542
#define PMU_INTENCLR_CNT9_ENABLE_Pos 2243,157702
#define PMU_INTENCLR_CNT9_ENABLE_Msk 2244,157864
#define PMU_INTENCLR_CNT10_ENABLE_Pos 2246,158024
#define PMU_INTENCLR_CNT10_ENABLE_Msk 2247,158187
#define PMU_INTENCLR_CNT11_ENABLE_Pos 2249,158348
#define PMU_INTENCLR_CNT11_ENABLE_Msk 2250,158511
#define PMU_INTENCLR_CNT12_ENABLE_Pos 2252,158672
#define PMU_INTENCLR_CNT12_ENABLE_Msk 2253,158835
#define PMU_INTENCLR_CNT13_ENABLE_Pos 2255,158996
#define PMU_INTENCLR_CNT13_ENABLE_Msk 2256,159159
#define PMU_INTENCLR_CNT14_ENABLE_Pos 2258,159320
#define PMU_INTENCLR_CNT14_ENABLE_Msk 2259,159483
#define PMU_INTENCLR_CNT15_ENABLE_Pos 2261,159644
#define PMU_INTENCLR_CNT15_ENABLE_Msk 2262,159807
#define PMU_INTENCLR_CNT16_ENABLE_Pos 2264,159968
#define PMU_INTENCLR_CNT16_ENABLE_Msk 2265,160131
#define PMU_INTENCLR_CNT17_ENABLE_Pos 2267,160292
#define PMU_INTENCLR_CNT17_ENABLE_Msk 2268,160455
#define PMU_INTENCLR_CNT18_ENABLE_Pos 2270,160616
#define PMU_INTENCLR_CNT18_ENABLE_Msk 2271,160779
#define PMU_INTENCLR_CNT19_ENABLE_Pos 2273,160940
#define PMU_INTENCLR_CNT19_ENABLE_Msk 2274,161103
#define PMU_INTENCLR_CNT20_ENABLE_Pos 2276,161264
#define PMU_INTENCLR_CNT20_ENABLE_Msk 2277,161427
#define PMU_INTENCLR_CNT21_ENABLE_Pos 2279,161588
#define PMU_INTENCLR_CNT21_ENABLE_Msk 2280,161751
#define PMU_INTENCLR_CNT22_ENABLE_Pos 2282,161912
#define PMU_INTENCLR_CNT22_ENABLE_Msk 2283,162075
#define PMU_INTENCLR_CNT23_ENABLE_Pos 2285,162236
#define PMU_INTENCLR_CNT23_ENABLE_Msk 2286,162399
#define PMU_INTENCLR_CNT24_ENABLE_Pos 2288,162560
#define PMU_INTENCLR_CNT24_ENABLE_Msk 2289,162723
#define PMU_INTENCLR_CNT25_ENABLE_Pos 2291,162884
#define PMU_INTENCLR_CNT25_ENABLE_Msk 2292,163047
#define PMU_INTENCLR_CNT26_ENABLE_Pos 2294,163208
#define PMU_INTENCLR_CNT26_ENABLE_Msk 2295,163371
#define PMU_INTENCLR_CNT27_ENABLE_Pos 2297,163532
#define PMU_INTENCLR_CNT27_ENABLE_Msk 2298,163695
#define PMU_INTENCLR_CNT28_ENABLE_Pos 2300,163856
#define PMU_INTENCLR_CNT28_ENABLE_Msk 2301,164019
#define PMU_INTENCLR_CNT29_ENABLE_Pos 2303,164180
#define PMU_INTENCLR_CNT29_ENABLE_Msk 2304,164343
#define PMU_INTENCLR_CNT30_ENABLE_Pos 2306,164504
#define PMU_INTENCLR_CNT30_ENABLE_Msk 2307,164667
#define PMU_INTENCLR_CYCCNT_ENABLE_Pos 2309,164828
#define PMU_INTENCLR_CYCCNT_ENABLE_Msk 2310,164988
#define PMU_OVSSET_CNT0_STATUS_Pos 2314,165213
#define PMU_OVSSET_CNT0_STATUS_Msk 2315,165363
#define PMU_OVSSET_CNT1_STATUS_Pos 2317,165511
#define PMU_OVSSET_CNT1_STATUS_Msk 2318,165661
#define PMU_OVSSET_CNT2_STATUS_Pos 2320,165809
#define PMU_OVSSET_CNT2_STATUS_Msk 2321,165959
#define PMU_OVSSET_CNT3_STATUS_Pos 2323,166107
#define PMU_OVSSET_CNT3_STATUS_Msk 2324,166257
#define PMU_OVSSET_CNT4_STATUS_Pos 2326,166405
#define PMU_OVSSET_CNT4_STATUS_Msk 2327,166555
#define PMU_OVSSET_CNT5_STATUS_Pos 2329,166703
#define PMU_OVSSET_CNT5_STATUS_Msk 2330,166853
#define PMU_OVSSET_CNT6_STATUS_Pos 2332,167001
#define PMU_OVSSET_CNT6_STATUS_Msk 2333,167151
#define PMU_OVSSET_CNT7_STATUS_Pos 2335,167299
#define PMU_OVSSET_CNT7_STATUS_Msk 2336,167449
#define PMU_OVSSET_CNT8_STATUS_Pos 2338,167597
#define PMU_OVSSET_CNT8_STATUS_Msk 2339,167747
#define PMU_OVSSET_CNT9_STATUS_Pos 2341,167895
#define PMU_OVSSET_CNT9_STATUS_Msk 2342,168045
#define PMU_OVSSET_CNT10_STATUS_Pos 2344,168193
#define PMU_OVSSET_CNT10_STATUS_Msk 2345,168344
#define PMU_OVSSET_CNT11_STATUS_Pos 2347,168493
#define PMU_OVSSET_CNT11_STATUS_Msk 2348,168644
#define PMU_OVSSET_CNT12_STATUS_Pos 2350,168793
#define PMU_OVSSET_CNT12_STATUS_Msk 2351,168944
#define PMU_OVSSET_CNT13_STATUS_Pos 2353,169093
#define PMU_OVSSET_CNT13_STATUS_Msk 2354,169244
#define PMU_OVSSET_CNT14_STATUS_Pos 2356,169393
#define PMU_OVSSET_CNT14_STATUS_Msk 2357,169544
#define PMU_OVSSET_CNT15_STATUS_Pos 2359,169693
#define PMU_OVSSET_CNT15_STATUS_Msk 2360,169844
#define PMU_OVSSET_CNT16_STATUS_Pos 2362,169993
#define PMU_OVSSET_CNT16_STATUS_Msk 2363,170144
#define PMU_OVSSET_CNT17_STATUS_Pos 2365,170293
#define PMU_OVSSET_CNT17_STATUS_Msk 2366,170444
#define PMU_OVSSET_CNT18_STATUS_Pos 2368,170593
#define PMU_OVSSET_CNT18_STATUS_Msk 2369,170744
#define PMU_OVSSET_CNT19_STATUS_Pos 2371,170893
#define PMU_OVSSET_CNT19_STATUS_Msk 2372,171044
#define PMU_OVSSET_CNT20_STATUS_Pos 2374,171193
#define PMU_OVSSET_CNT20_STATUS_Msk 2375,171344
#define PMU_OVSSET_CNT21_STATUS_Pos 2377,171493
#define PMU_OVSSET_CNT21_STATUS_Msk 2378,171644
#define PMU_OVSSET_CNT22_STATUS_Pos 2380,171793
#define PMU_OVSSET_CNT22_STATUS_Msk 2381,171944
#define PMU_OVSSET_CNT23_STATUS_Pos 2383,172093
#define PMU_OVSSET_CNT23_STATUS_Msk 2384,172244
#define PMU_OVSSET_CNT24_STATUS_Pos 2386,172393
#define PMU_OVSSET_CNT24_STATUS_Msk 2387,172544
#define PMU_OVSSET_CNT25_STATUS_Pos 2389,172693
#define PMU_OVSSET_CNT25_STATUS_Msk 2390,172844
#define PMU_OVSSET_CNT26_STATUS_Pos 2392,172993
#define PMU_OVSSET_CNT26_STATUS_Msk 2393,173144
#define PMU_OVSSET_CNT27_STATUS_Pos 2395,173293
#define PMU_OVSSET_CNT27_STATUS_Msk 2396,173444
#define PMU_OVSSET_CNT28_STATUS_Pos 2398,173593
#define PMU_OVSSET_CNT28_STATUS_Msk 2399,173744
#define PMU_OVSSET_CNT29_STATUS_Pos 2401,173893
#define PMU_OVSSET_CNT29_STATUS_Msk 2402,174044
#define PMU_OVSSET_CNT30_STATUS_Pos 2404,174193
#define PMU_OVSSET_CNT30_STATUS_Msk 2405,174344
#define PMU_OVSSET_CYCCNT_STATUS_Pos 2407,174493
#define PMU_OVSSET_CYCCNT_STATUS_Msk 2408,174641
#define PMU_OVSCLR_CNT0_STATUS_Pos 2412,174856
#define PMU_OVSCLR_CNT0_STATUS_Msk 2413,175008
#define PMU_OVSCLR_CNT1_STATUS_Pos 2415,175158
#define PMU_OVSCLR_CNT1_STATUS_Msk 2416,175310
#define PMU_OVSCLR_CNT2_STATUS_Pos 2418,175455
#define PMU_OVSCLR_CNT2_STATUS_Msk 2419,175607
#define PMU_OVSCLR_CNT3_STATUS_Pos 2421,175757
#define PMU_OVSCLR_CNT3_STATUS_Msk 2422,175909
#define PMU_OVSCLR_CNT4_STATUS_Pos 2424,176059
#define PMU_OVSCLR_CNT4_STATUS_Msk 2425,176211
#define PMU_OVSCLR_CNT5_STATUS_Pos 2427,176361
#define PMU_OVSCLR_CNT5_STATUS_Msk 2428,176513
#define PMU_OVSCLR_CNT6_STATUS_Pos 2430,176663
#define PMU_OVSCLR_CNT6_STATUS_Msk 2431,176815
#define PMU_OVSCLR_CNT7_STATUS_Pos 2433,176965
#define PMU_OVSCLR_CNT7_STATUS_Msk 2434,177117
#define PMU_OVSCLR_CNT8_STATUS_Pos 2436,177267
#define PMU_OVSCLR_CNT8_STATUS_Msk 2437,177419
#define PMU_OVSCLR_CNT9_STATUS_Pos 2439,177569
#define PMU_OVSCLR_CNT9_STATUS_Msk 2440,177721
#define PMU_OVSCLR_CNT10_STATUS_Pos 2442,177871
#define PMU_OVSCLR_CNT10_STATUS_Msk 2443,178024
#define PMU_OVSCLR_CNT11_STATUS_Pos 2445,178175
#define PMU_OVSCLR_CNT11_STATUS_Msk 2446,178328
#define PMU_OVSCLR_CNT12_STATUS_Pos 2448,178479
#define PMU_OVSCLR_CNT12_STATUS_Msk 2449,178632
#define PMU_OVSCLR_CNT13_STATUS_Pos 2451,178783
#define PMU_OVSCLR_CNT13_STATUS_Msk 2452,178936
#define PMU_OVSCLR_CNT14_STATUS_Pos 2454,179087
#define PMU_OVSCLR_CNT14_STATUS_Msk 2455,179240
#define PMU_OVSCLR_CNT15_STATUS_Pos 2457,179391
#define PMU_OVSCLR_CNT15_STATUS_Msk 2458,179544
#define PMU_OVSCLR_CNT16_STATUS_Pos 2460,179695
#define PMU_OVSCLR_CNT16_STATUS_Msk 2461,179848
#define PMU_OVSCLR_CNT17_STATUS_Pos 2463,179999
#define PMU_OVSCLR_CNT17_STATUS_Msk 2464,180152
#define PMU_OVSCLR_CNT18_STATUS_Pos 2466,180303
#define PMU_OVSCLR_CNT18_STATUS_Msk 2467,180456
#define PMU_OVSCLR_CNT19_STATUS_Pos 2469,180607
#define PMU_OVSCLR_CNT19_STATUS_Msk 2470,180760
#define PMU_OVSCLR_CNT20_STATUS_Pos 2472,180911
#define PMU_OVSCLR_CNT20_STATUS_Msk 2473,181064
#define PMU_OVSCLR_CNT21_STATUS_Pos 2475,181215
#define PMU_OVSCLR_CNT21_STATUS_Msk 2476,181368
#define PMU_OVSCLR_CNT22_STATUS_Pos 2478,181519
#define PMU_OVSCLR_CNT22_STATUS_Msk 2479,181672
#define PMU_OVSCLR_CNT23_STATUS_Pos 2481,181823
#define PMU_OVSCLR_CNT23_STATUS_Msk 2482,181976
#define PMU_OVSCLR_CNT24_STATUS_Pos 2484,182127
#define PMU_OVSCLR_CNT24_STATUS_Msk 2485,182280
#define PMU_OVSCLR_CNT25_STATUS_Pos 2487,182431
#define PMU_OVSCLR_CNT25_STATUS_Msk 2488,182584
#define PMU_OVSCLR_CNT26_STATUS_Pos 2490,182735
#define PMU_OVSCLR_CNT26_STATUS_Msk 2491,182888
#define PMU_OVSCLR_CNT27_STATUS_Pos 2493,183039
#define PMU_OVSCLR_CNT27_STATUS_Msk 2494,183192
#define PMU_OVSCLR_CNT28_STATUS_Pos 2496,183343
#define PMU_OVSCLR_CNT28_STATUS_Msk 2497,183496
#define PMU_OVSCLR_CNT29_STATUS_Pos 2499,183647
#define PMU_OVSCLR_CNT29_STATUS_Msk 2500,183800
#define PMU_OVSCLR_CNT30_STATUS_Pos 2502,183951
#define PMU_OVSCLR_CNT30_STATUS_Msk 2503,184104
#define PMU_OVSCLR_CYCCNT_STATUS_Pos 2505,184255
#define PMU_OVSCLR_CYCCNT_STATUS_Msk 2506,184405
#define PMU_SWINC_CNT0_Pos 2510,184601
#define PMU_SWINC_CNT0_Msk 2511,184756
#define PMU_SWINC_CNT1_Pos 2513,184909
#define PMU_SWINC_CNT1_Msk 2514,185064
#define PMU_SWINC_CNT2_Pos 2516,185217
#define PMU_SWINC_CNT2_Msk 2517,185372
#define PMU_SWINC_CNT3_Pos 2519,185525
#define PMU_SWINC_CNT3_Msk 2520,185680
#define PMU_SWINC_CNT4_Pos 2522,185833
#define PMU_SWINC_CNT4_Msk 2523,185988
#define PMU_SWINC_CNT5_Pos 2525,186141
#define PMU_SWINC_CNT5_Msk 2526,186296
#define PMU_SWINC_CNT6_Pos 2528,186449
#define PMU_SWINC_CNT6_Msk 2529,186604
#define PMU_SWINC_CNT7_Pos 2531,186757
#define PMU_SWINC_CNT7_Msk 2532,186912
#define PMU_SWINC_CNT8_Pos 2534,187065
#define PMU_SWINC_CNT8_Msk 2535,187220
#define PMU_SWINC_CNT9_Pos 2537,187373
#define PMU_SWINC_CNT9_Msk 2538,187528
#define PMU_SWINC_CNT10_Pos 2540,187681
#define PMU_SWINC_CNT10_Msk 2541,187837
#define PMU_SWINC_CNT11_Pos 2543,187991
#define PMU_SWINC_CNT11_Msk 2544,188147
#define PMU_SWINC_CNT12_Pos 2546,188301
#define PMU_SWINC_CNT12_Msk 2547,188457
#define PMU_SWINC_CNT13_Pos 2549,188611
#define PMU_SWINC_CNT13_Msk 2550,188767
#define PMU_SWINC_CNT14_Pos 2552,188921
#define PMU_SWINC_CNT14_Msk 2553,189077
#define PMU_SWINC_CNT15_Pos 2555,189231
#define PMU_SWINC_CNT15_Msk 2556,189387
#define PMU_SWINC_CNT16_Pos 2558,189541
#define PMU_SWINC_CNT16_Msk 2559,189697
#define PMU_SWINC_CNT17_Pos 2561,189851
#define PMU_SWINC_CNT17_Msk 2562,190007
#define PMU_SWINC_CNT18_Pos 2564,190161
#define PMU_SWINC_CNT18_Msk 2565,190317
#define PMU_SWINC_CNT19_Pos 2567,190471
#define PMU_SWINC_CNT19_Msk 2568,190627
#define PMU_SWINC_CNT20_Pos 2570,190781
#define PMU_SWINC_CNT20_Msk 2571,190937
#define PMU_SWINC_CNT21_Pos 2573,191091
#define PMU_SWINC_CNT21_Msk 2574,191247
#define PMU_SWINC_CNT22_Pos 2576,191401
#define PMU_SWINC_CNT22_Msk 2577,191557
#define PMU_SWINC_CNT23_Pos 2579,191711
#define PMU_SWINC_CNT23_Msk 2580,191867
#define PMU_SWINC_CNT24_Pos 2582,192021
#define PMU_SWINC_CNT24_Msk 2583,192177
#define PMU_SWINC_CNT25_Pos 2585,192331
#define PMU_SWINC_CNT25_Msk 2586,192487
#define PMU_SWINC_CNT26_Pos 2588,192641
#define PMU_SWINC_CNT26_Msk 2589,192797
#define PMU_SWINC_CNT27_Pos 2591,192951
#define PMU_SWINC_CNT27_Msk 2592,193107
#define PMU_SWINC_CNT28_Pos 2594,193261
#define PMU_SWINC_CNT28_Msk 2595,193417
#define PMU_SWINC_CNT29_Pos 2597,193571
#define PMU_SWINC_CNT29_Msk 2598,193727
#define PMU_SWINC_CNT30_Pos 2600,193881
#define PMU_SWINC_CNT30_Msk 2601,194037
#define PMU_CTRL_ENABLE_Pos 2605,194241
#define PMU_CTRL_ENABLE_Msk 2606,194367
#define PMU_CTRL_EVENTCNT_RESET_Pos 2608,194491
#define PMU_CTRL_EVENTCNT_RESET_Msk 2609,194630
#define PMU_CTRL_CYCCNT_RESET_Pos 2611,194767
#define PMU_CTRL_CYCCNT_RESET_Msk 2612,194906
#define PMU_CTRL_CYCCNT_DISABLE_Pos 2614,195043
#define PMU_CTRL_CYCCNT_DISABLE_Msk 2615,195184
#define PMU_CTRL_FRZ_ON_OV_Pos 2617,195323
#define PMU_CTRL_FRZ_ON_OV_Msk 2618,195461
#define PMU_CTRL_TRACE_ON_OV_Pos 2620,195597
#define PMU_CTRL_TRACE_ON_OV_Msk 2621,195734
#define PMU_TYPE_NUM_CNTS_Pos 2625,195916
#define PMU_TYPE_NUM_CNTS_Msk 2626,196054
#define PMU_TYPE_SIZE_CNTS_Pos 2628,196190
#define PMU_TYPE_SIZE_CNTS_Msk 2629,196326
#define PMU_TYPE_CYCCNT_PRESENT_Pos 2631,196460
#define PMU_TYPE_CYCCNT_PRESENT_Msk 2632,196601
#define PMU_TYPE_FRZ_OV_SUPPORT_Pos 2634,196740
#define PMU_TYPE_FRZ_OV_SUPPORT_Msk 2635,196886
#define PMU_TYPE_TRACE_ON_OV_SUPPORT_Pos 2637,197030
#define PMU_TYPE_TRACE_ON_OV_SUPPORT_Msk 2638,197175
#define PMU_AUTHSTATUS_NSID_Pos 2642,197382
#define PMU_AUTHSTATUS_NSID_Msk 2643,197533
#define PMU_AUTHSTATUS_NSNID_Pos 2645,197682
#define PMU_AUTHSTATUS_NSNID_Msk 2646,197837
#define PMU_AUTHSTATUS_SID_Pos 2648,197990
#define PMU_AUTHSTATUS_SID_Msk 2649,198137
#define PMU_AUTHSTATUS_SNID_Pos 2651,198282
#define PMU_AUTHSTATUS_SNID_Msk 2652,198433
#define PMU_AUTHSTATUS_NSUID_Pos 2654,198582
#define PMU_AUTHSTATUS_NSUID_Msk 2655,198746
#define PMU_AUTHSTATUS_NSUNID_Pos 2657,198908
#define PMU_AUTHSTATUS_NSUNID_Msk 2658,199076
#define PMU_AUTHSTATUS_SUID_Pos 2660,199242
#define PMU_AUTHSTATUS_SUID_Msk 2661,199402
#define PMU_AUTHSTATUS_SUNID_Pos 2663,199560
#define PMU_AUTHSTATUS_SUNID_Msk 2664,199724
  __IM  uint32_t TYPE;2683,200257
  __IOM uint32_t CTRL;2684,200346
  __IOM uint32_t RNR;2685,200438
  __IOM uint32_t RBAR;2686,200536
  __IOM uint32_t RLAR;2687,200640
  __IOM uint32_t RBAR_A1;2688,200745
  __IOM uint32_t RLAR_A1;2689,200857
  __IOM uint32_t RBAR_A2;2690,200970
  __IOM uint32_t RLAR_A2;2691,201082
  __IOM uint32_t RBAR_A3;2692,201195
  __IOM uint32_t RLAR_A3;2693,201307
        uint32_t RESERVED0[RESERVED02694,201420
  __IOM uint32_t MAIR[MAIR2696,201463
  __IOM uint32_t MAIR0;2698,201502
  __IOM uint32_t MAIR1;2699,201617
} MPU_Type;2702,201744
#define MPU_TYPE_RALIASES 2704,201759
#define MPU_TYPE_IREGION_Pos 2707,201845
#define MPU_TYPE_IREGION_Msk 2708,201971
#define MPU_TYPE_DREGION_Pos 2710,202095
#define MPU_TYPE_DREGION_Msk 2711,202221
#define MPU_TYPE_SEPARATE_Pos 2713,202345
#define MPU_TYPE_SEPARATE_Msk 2714,202472
#define MPU_CTRL_PRIVDEFENA_Pos 2717,202637
#define MPU_CTRL_PRIVDEFENA_Msk 2718,202766
#define MPU_CTRL_HFNMIENA_Pos 2720,202893
#define MPU_CTRL_HFNMIENA_Msk 2721,203020
#define MPU_CTRL_ENABLE_Pos 2723,203145
#define MPU_CTRL_ENABLE_Msk 2724,203270
#define MPU_RNR_REGION_Pos 2727,203439
#define MPU_RNR_REGION_Msk 2728,203563
#define MPU_RBAR_BASE_Pos 2731,203737
#define MPU_RBAR_BASE_Msk 2732,203860
#define MPU_RBAR_SH_Pos 2734,203981
#define MPU_RBAR_SH_Msk 2735,204102
#define MPU_RBAR_AP_Pos 2737,204221
#define MPU_RBAR_AP_Msk 2738,204342
#define MPU_RBAR_XN_Pos 2740,204461
#define MPU_RBAR_XN_Msk 2741,204582
#define MPU_RLAR_LIMIT_Pos 2744,204754
#define MPU_RLAR_LIMIT_Msk 2745,204878
#define MPU_RLAR_PXN_Pos 2747,205000
#define MPU_RLAR_PXN_Msk 2748,205122
#define MPU_RLAR_AttrIndx_Pos 2750,205242
#define MPU_RLAR_AttrIndx_Msk 2751,205369
#define MPU_RLAR_EN_Pos 2753,205494
#define MPU_RLAR_EN_Msk 2754,205630
#define MPU_MAIR0_Attr3_Pos 2757,205835
#define MPU_MAIR0_Attr3_Msk 2758,205960
#define MPU_MAIR0_Attr2_Pos 2760,206083
#define MPU_MAIR0_Attr2_Msk 2761,206208
#define MPU_MAIR0_Attr1_Pos 2763,206331
#define MPU_MAIR0_Attr1_Msk 2764,206456
#define MPU_MAIR0_Attr0_Pos 2766,206579
#define MPU_MAIR0_Attr0_Msk 2767,206704
#define MPU_MAIR1_Attr7_Pos 2770,206890
#define MPU_MAIR1_Attr7_Msk 2771,207015
#define MPU_MAIR1_Attr6_Pos 2773,207138
#define MPU_MAIR1_Attr6_Msk 2774,207263
#define MPU_MAIR1_Attr5_Pos 2776,207386
#define MPU_MAIR1_Attr5_Msk 2777,207511
#define MPU_MAIR1_Attr4_Pos 2779,207634
#define MPU_MAIR1_Attr4_Msk 2780,207759
  __IOM uint32_t CTRL;2799,208272
  __IM  uint32_t TYPE;2800,208364
  __IOM uint32_t RNR;2802,208519
  __IOM uint32_t RBAR;2803,208617
  __IOM uint32_t RLAR;2804,208721
        uint32_t RESERVED0[RESERVED02806,208833
  __IOM uint32_t SFSR;2808,208873
  __IOM uint32_t SFAR;2809,208973
} SAU_Type;2810,209074
#define SAU_CTRL_ALLNS_Pos 2813,209129
#define SAU_CTRL_ALLNS_Msk 2814,209253
#define SAU_CTRL_ENABLE_Pos 2816,209375
#define SAU_CTRL_ENABLE_Msk 2817,209500
#define SAU_TYPE_SREGION_Pos 2820,209660
#define SAU_TYPE_SREGION_Msk 2821,209786
#define SAU_RNR_REGION_Pos 2825,210022
#define SAU_RNR_REGION_Msk 2826,210146
#define SAU_RBAR_BADDR_Pos 2829,210320
#define SAU_RBAR_BADDR_Msk 2830,210444
#define SAU_RLAR_LADDR_Pos 2833,210619
#define SAU_RLAR_LADDR_Msk 2834,210743
#define SAU_RLAR_NSC_Pos 2836,210865
#define SAU_RLAR_NSC_Msk 2837,210987
#define SAU_RLAR_ENABLE_Pos 2839,211107
#define SAU_RLAR_ENABLE_Msk 2840,211232
#define SAU_SFSR_LSERR_Pos 2845,211480
#define SAU_SFSR_LSERR_Msk 2846,211604
#define SAU_SFSR_SFARVALID_Pos 2848,211726
#define SAU_SFSR_SFARVALID_Msk 2849,211854
#define SAU_SFSR_LSPERR_Pos 2851,211980
#define SAU_SFSR_LSPERR_Msk 2852,212105
#define SAU_SFSR_INVTRAN_Pos 2854,212228
#define SAU_SFSR_INVTRAN_Msk 2855,212354
#define SAU_SFSR_AUVIOL_Pos 2857,212478
#define SAU_SFSR_AUVIOL_Msk 2858,212603
#define SAU_SFSR_INVER_Pos 2860,212726
#define SAU_SFSR_INVER_Msk 2861,212850
#define SAU_SFSR_INVIS_Pos 2863,212972
#define SAU_SFSR_INVIS_Msk 2864,213096
#define SAU_SFSR_INVEP_Pos 2866,213218
#define SAU_SFSR_INVEP_Msk 2867,213342
        uint32_t RESERVED0[RESERVED02885,213837
  __IOM uint32_t FPCCR;2886,213870
  __IOM uint32_t FPCAR;2887,213981
  __IOM uint32_t FPDSCR;2888,214092
  __IM  uint32_t MVFR0;2889,214210
  __IM  uint32_t MVFR1;2890,214314
  __IM  uint32_t MVFR2;2891,214418
} FPU_Type;2892,214522
#define FPU_FPCCR_ASPEN_Pos 2895,214596
#define FPU_FPCCR_ASPEN_Msk 2896,214721
#define FPU_FPCCR_LSPEN_Pos 2898,214844
#define FPU_FPCCR_LSPEN_Msk 2899,214965
#define FPU_FPCCR_LSPENS_Pos 2901,215088
#define FPU_FPCCR_LSPENS_Msk 2902,215210
#define FPU_FPCCR_CLRONRET_Pos 2904,215334
#define FPU_FPCCR_CLRONRET_Msk 2905,215458
#define FPU_FPCCR_CLRONRETS_Pos 2907,215584
#define FPU_FPCCR_CLRONRETS_Msk 2908,215709
#define FPU_FPCCR_TS_Pos 2910,215836
#define FPU_FPCCR_TS_Msk 2911,215954
#define FPU_FPCCR_UFRDY_Pos 2913,216074
#define FPU_FPCCR_UFRDY_Msk 2914,216195
#define FPU_FPCCR_SPLIMVIOL_Pos 2916,216318
#define FPU_FPCCR_SPLIMVIOL_Msk 2917,216443
#define FPU_FPCCR_MONRDY_Pos 2919,216570
#define FPU_FPCCR_MONRDY_Msk 2920,216692
#define FPU_FPCCR_SFRDY_Pos 2922,216816
#define FPU_FPCCR_SFRDY_Msk 2923,216937
#define FPU_FPCCR_BFRDY_Pos 2925,217060
#define FPU_FPCCR_BFRDY_Msk 2926,217181
#define FPU_FPCCR_MMRDY_Pos 2928,217304
#define FPU_FPCCR_MMRDY_Msk 2929,217425
#define FPU_FPCCR_HFRDY_Pos 2931,217548
#define FPU_FPCCR_HFRDY_Msk 2932,217669
#define FPU_FPCCR_THREAD_Pos 2934,217792
#define FPU_FPCCR_THREAD_Msk 2935,217926
#define FPU_FPCCR_S_Pos 2937,218065
#define FPU_FPCCR_S_Msk 2938,218218
#define FPU_FPCCR_USER_Pos 2940,218369
#define FPU_FPCCR_USER_Msk 2941,218504
#define FPU_FPCCR_LSPACT_Pos 2943,218637
#define FPU_FPCCR_LSPACT_Msk 2944,218787
#define FPU_FPCAR_ADDRESS_Pos 2947,218994
#define FPU_FPCAR_ADDRESS_Msk 2948,219121
#define FPU_FPDSCR_AHP_Pos 2951,219312
#define FPU_FPDSCR_AHP_Msk 2952,219436
#define FPU_FPDSCR_DN_Pos 2954,219558
#define FPU_FPDSCR_DN_Msk 2955,219681
#define FPU_FPDSCR_FZ_Pos 2957,219802
#define FPU_FPDSCR_FZ_Msk 2958,219925
#define FPU_FPDSCR_RMode_Pos 2960,220046
#define FPU_FPDSCR_RMode_Msk 2961,220172
#define FPU_FPDSCR_FZ16_Pos 2963,220296
#define FPU_FPDSCR_FZ16_Msk 2964,220421
#define FPU_FPDSCR_LTPSIZE_Pos 2966,220544
#define FPU_FPDSCR_LTPSIZE_Msk 2967,220672
#define FPU_MVFR0_FPRound_Pos 2970,220850
#define FPU_MVFR0_FPRound_Msk 2971,220978
#define FPU_MVFR0_FPSqrt_Pos 2973,221104
#define FPU_MVFR0_FPSqrt_Msk 2974,221231
#define FPU_MVFR0_FPDivide_Pos 2976,221357
#define FPU_MVFR0_FPDivide_Msk 2977,221486
#define FPU_MVFR0_FPDP_Pos 2979,221611
#define FPU_MVFR0_FPDP_Msk 2980,221736
#define FPU_MVFR0_FPSP_Pos 2982,221859
#define FPU_MVFR0_FPSP_Msk 2983,221984
#define FPU_MVFR0_SIMDReg_Pos 2985,222107
#define FPU_MVFR0_SIMDReg_Msk 2986,222235
#define FPU_MVFR1_FMAC_Pos 2989,222413
#define FPU_MVFR1_FMAC_Msk 2990,222538
#define FPU_MVFR1_FPHP_Pos 2992,222661
#define FPU_MVFR1_FPHP_Msk 2993,222786
#define FPU_MVFR1_FP16_Pos 2995,222909
#define FPU_MVFR1_FP16_Msk 2996,223034
#define FPU_MVFR1_MVE_Pos 2998,223157
#define FPU_MVFR1_MVE_Msk 2999,223281
#define FPU_MVFR1_FPDNaN_Pos 3001,223403
#define FPU_MVFR1_FPDNaN_Msk 3002,223530
#define FPU_MVFR1_FPFtZ_Pos 3004,223655
#define FPU_MVFR1_FPFtZ_Msk 3005,223781
#define FPU_MVFR2_FPMisc_Pos 3008,223957
#define FPU_MVFR2_FPMisc_Msk 3009,224084
  __IOM uint32_t DHCSR;3026,224605
  __OM  uint32_t DCRSR;3027,224718
  __IOM uint32_t DCRDR;3028,224827
  __IOM uint32_t DEMCR;3029,224932
  __OM  uint32_t DSCEMCR;3030,225048
  __IOM uint32_t DAUTHCTRL;3031,225174
  __IOM uint32_t DSCSR;3032,225283
} CoreDebug_Type;3033,225397
#define CoreDebug_DHCSR_DBGKEY_Pos 3036,225479
#define CoreDebug_DHCSR_DBGKEY_Msk 3037,225623
#define CoreDebug_DHCSR_S_RESTART_ST_Pos 3039,225765
#define CoreDebug_DHCSR_S_RESTART_ST_Msk 3040,225915
#define CoreDebug_DHCSR_S_RESET_ST_Pos 3042,226063
#define CoreDebug_DHCSR_S_RESET_ST_Msk 3043,226211
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 3045,226357
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 3046,226506
#define CoreDebug_DHCSR_S_FPD_Pos 3048,226653
#define CoreDebug_DHCSR_S_FPD_Msk 3049,226796
#define CoreDebug_DHCSR_S_SUIDE_Pos 3051,226937
#define CoreDebug_DHCSR_S_SUIDE_Msk 3052,227082
#define CoreDebug_DHCSR_S_NSUIDE_Pos 3054,227225
#define CoreDebug_DHCSR_S_NSUIDE_Msk 3055,227371
#define CoreDebug_DHCSR_S_SDE_Pos 3057,227515
#define CoreDebug_DHCSR_S_SDE_Msk 3058,227658
#define CoreDebug_DHCSR_S_LOCKUP_Pos 3060,227799
#define CoreDebug_DHCSR_S_LOCKUP_Msk 3061,227945
#define CoreDebug_DHCSR_S_SLEEP_Pos 3063,228089
#define CoreDebug_DHCSR_S_SLEEP_Msk 3064,228234
#define CoreDebug_DHCSR_S_HALT_Pos 3066,228377
#define CoreDebug_DHCSR_S_HALT_Msk 3067,228521
#define CoreDebug_DHCSR_S_REGRDY_Pos 3069,228663
#define CoreDebug_DHCSR_S_REGRDY_Msk 3070,228809
#define CoreDebug_DHCSR_C_PMOV_Pos 3072,228953
#define CoreDebug_DHCSR_C_PMOV_Msk 3073,229097
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 3075,229239
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 3076,229388
#define CoreDebug_DHCSR_C_MASKINTS_Pos 3078,229535
#define CoreDebug_DHCSR_C_MASKINTS_Msk 3079,229683
#define CoreDebug_DHCSR_C_STEP_Pos 3081,229829
#define CoreDebug_DHCSR_C_STEP_Msk 3082,229973
#define CoreDebug_DHCSR_C_HALT_Pos 3084,230115
#define CoreDebug_DHCSR_C_HALT_Msk 3085,230259
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 3087,230401
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 3088,230548
#define CoreDebug_DCRSR_REGWnR_Pos 3091,230750
#define CoreDebug_DCRSR_REGWnR_Msk 3092,230894
#define CoreDebug_DCRSR_REGSEL_Pos 3094,231036
#define CoreDebug_DCRSR_REGSEL_Msk 3095,231180
#define CoreDebug_DEMCR_TRCENA_Pos 3098,231386
#define CoreDebug_DEMCR_TRCENA_Msk 3099,231530
#define CoreDebug_DEMCR_MON_REQ_Pos 3101,231672
#define CoreDebug_DEMCR_MON_REQ_Msk 3102,231817
#define CoreDebug_DEMCR_MON_STEP_Pos 3104,231960
#define CoreDebug_DEMCR_MON_STEP_Msk 3105,232106
#define CoreDebug_DEMCR_MON_PEND_Pos 3107,232250
#define CoreDebug_DEMCR_MON_PEND_Msk 3108,232396
#define CoreDebug_DEMCR_MON_EN_Pos 3110,232540
#define CoreDebug_DEMCR_MON_EN_Msk 3111,232684
#define CoreDebug_DEMCR_VC_HARDERR_Pos 3113,232826
#define CoreDebug_DEMCR_VC_HARDERR_Msk 3114,232974
#define CoreDebug_DEMCR_VC_INTERR_Pos 3116,233120
#define CoreDebug_DEMCR_VC_INTERR_Msk 3117,233267
#define CoreDebug_DEMCR_VC_BUSERR_Pos 3119,233412
#define CoreDebug_DEMCR_VC_BUSERR_Msk 3120,233559
#define CoreDebug_DEMCR_VC_STATERR_Pos 3122,233704
#define CoreDebug_DEMCR_VC_STATERR_Msk 3123,233852
#define CoreDebug_DEMCR_VC_CHKERR_Pos 3125,233998
#define CoreDebug_DEMCR_VC_CHKERR_Msk 3126,234145
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 3128,234290
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 3129,234438
#define CoreDebug_DEMCR_VC_MMERR_Pos 3131,234584
#define CoreDebug_DEMCR_VC_MMERR_Msk 3132,234730
#define CoreDebug_DEMCR_VC_CORERESET_Pos 3134,234874
#define CoreDebug_DEMCR_VC_CORERESET_Msk 3135,235024
#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos 3138,235246
#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk 3139,235398
#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos 3141,235548
#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk 3142,235701
#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos 3144,235852
#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk 3145,236004
#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos 3147,236154
#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk 3148,236307
#define CoreDebug_DAUTHCTRL_UIDEN_Pos 3151,236515
#define CoreDebug_DAUTHCTRL_UIDEN_Msk 3152,236663
#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos 3154,236809
#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk 3155,236959
#define CoreDebug_DAUTHCTRL_FSDMA_Pos 3157,237107
#define CoreDebug_DAUTHCTRL_FSDMA_Msk 3158,237255
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3160,237401
#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk 3161,237554
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 3163,237705
#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk 3164,237857
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 3166,238007
#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk 3167,238158
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 3169,238307
#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk 3170,238458
#define CoreDebug_DSCSR_CDS_Pos 3173,238669
#define CoreDebug_DSCSR_CDS_Msk 3174,238810
#define CoreDebug_DSCSR_SBRSEL_Pos 3176,238949
#define CoreDebug_DSCSR_SBRSEL_Msk 3177,239093
#define CoreDebug_DSCSR_SBRSELEN_Pos 3179,239235
#define CoreDebug_DSCSR_SBRSELEN_Msk 3180,239381
  __IOM uint32_t DHCSR;3197,239841
  __OM  uint32_t DCRSR;3198,239954
  __IOM uint32_t DCRDR;3199,240063
  __IOM uint32_t DEMCR;3200,240168
  __OM  uint32_t DSCEMCR;3201,240284
  __IOM uint32_t DAUTHCTRL;3202,240410
  __IOM uint32_t DSCSR;3203,240519
} DCB_Type;3204,240633
#define DCB_DHCSR_DBGKEY_Pos 3207,240716
#define DCB_DHCSR_DBGKEY_Msk 3208,240845
#define DCB_DHCSR_S_RESTART_ST_Pos 3210,240972
#define DCB_DHCSR_S_RESTART_ST_Msk 3211,241113
#define DCB_DHCSR_S_RESET_ST_Pos 3213,241252
#define DCB_DHCSR_S_RESET_ST_Msk 3214,241391
#define DCB_DHCSR_S_RETIRE_ST_Pos 3216,241528
#define DCB_DHCSR_S_RETIRE_ST_Msk 3217,241668
#define DCB_DHCSR_S_FPD_Pos 3219,241806
#define DCB_DHCSR_S_FPD_Msk 3220,241961
#define DCB_DHCSR_S_SUIDE_Pos 3222,242114
#define DCB_DHCSR_S_SUIDE_Msk 3223,242275
#define DCB_DHCSR_S_NSUIDE_Pos 3225,242434
#define DCB_DHCSR_S_NSUIDE_Msk 3226,242599
#define DCB_DHCSR_S_SDE_Pos 3228,242762
#define DCB_DHCSR_S_SDE_Msk 3229,242902
#define DCB_DHCSR_S_LOCKUP_Pos 3231,243040
#define DCB_DHCSR_S_LOCKUP_Msk 3232,243173
#define DCB_DHCSR_S_SLEEP_Pos 3234,243304
#define DCB_DHCSR_S_SLEEP_Msk 3235,243439
#define DCB_DHCSR_S_HALT_Pos 3237,243572
#define DCB_DHCSR_S_HALT_Msk 3238,243705
#define DCB_DHCSR_S_REGRDY_Pos 3240,243836
#define DCB_DHCSR_S_REGRDY_Msk 3241,243977
#define DCB_DHCSR_C_PMOV_Pos 3243,244116
#define DCB_DHCSR_C_PMOV_Msk 3244,244264
#define DCB_DHCSR_C_SNAPSTALL_Pos 3246,244410
#define DCB_DHCSR_C_SNAPSTALL_Msk 3247,244548
#define DCB_DHCSR_C_MASKINTS_Pos 3249,244684
#define DCB_DHCSR_C_MASKINTS_Msk 3250,244827
#define DCB_DHCSR_C_STEP_Pos 3252,244968
#define DCB_DHCSR_C_STEP_Msk 3253,245100
#define DCB_DHCSR_C_HALT_Pos 3255,245230
#define DCB_DHCSR_C_HALT_Msk 3256,245362
#define DCB_DHCSR_C_DEBUGEN_Pos 3258,245492
#define DCB_DHCSR_C_DEBUGEN_Msk 3259,245632
#define DCB_DCRSR_REGWnR_Pos 3262,245832
#define DCB_DCRSR_REGWnR_Msk 3263,245975
#define DCB_DCRSR_REGSEL_Pos 3265,246116
#define DCB_DCRSR_REGSEL_Msk 3266,246253
#define DCB_DCRDR_DBGTMP_Pos 3269,246448
#define DCB_DCRDR_DBGTMP_Msk 3270,246589
#define DCB_DEMCR_TRCENA_Pos 3273,246799
#define DCB_DEMCR_TRCENA_Msk 3274,246931
#define DCB_DEMCR_MONPRKEY_Pos 3276,247061
#define DCB_DEMCR_MONPRKEY_Msk 3277,247201
#define DCB_DEMCR_UMON_EN_Pos 3279,247339
#define DCB_DEMCR_UMON_EN_Msk 3280,247486
#define DCB_DEMCR_SDME_Pos 3282,247631
#define DCB_DEMCR_SDME_Msk 3283,247777
#define DCB_DEMCR_MON_REQ_Pos 3285,247921
#define DCB_DEMCR_MON_REQ_Msk 3286,248056
#define DCB_DEMCR_MON_STEP_Pos 3288,248189
#define DCB_DEMCR_MON_STEP_Msk 3289,248321
#define DCB_DEMCR_MON_PEND_Pos 3291,248451
#define DCB_DEMCR_MON_PEND_Msk 3292,248583
#define DCB_DEMCR_MON_EN_Pos 3294,248713
#define DCB_DEMCR_MON_EN_Msk 3295,248847
#define DCB_DEMCR_VC_SFERR_Pos 3297,248979
#define DCB_DEMCR_VC_SFERR_Msk 3298,249123
#define DCB_DEMCR_VC_HARDERR_Pos 3300,249265
#define DCB_DEMCR_VC_HARDERR_Msk 3301,249414
#define DCB_DEMCR_VC_INTERR_Pos 3303,249561
#define DCB_DEMCR_VC_INTERR_Msk 3304,249710
#define DCB_DEMCR_VC_BUSERR_Pos 3306,249857
#define DCB_DEMCR_VC_BUSERR_Msk 3307,250005
#define DCB_DEMCR_VC_STATERR_Pos 3309,250151
#define DCB_DEMCR_VC_STATERR_Msk 3310,250296
#define DCB_DEMCR_VC_CHKERR_Pos 3312,250439
#define DCB_DEMCR_VC_CHKERR_Msk 3313,250584
#define DCB_DEMCR_VC_NOCPERR_Pos 3315,250727
#define DCB_DEMCR_VC_NOCPERR_Msk 3316,250871
#define DCB_DEMCR_VC_MMERR_Pos 3318,251013
#define DCB_DEMCR_VC_MMERR_Msk 3319,251162
#define DCB_DEMCR_VC_CORERESET_Pos 3321,251309
#define DCB_DEMCR_VC_CORERESET_Msk 3322,251452
#define DCB_DSCEMCR_CLR_MON_REQ_Pos 3325,251676
#define DCB_DSCEMCR_CLR_MON_REQ_Msk 3326,251819
#define DCB_DSCEMCR_CLR_MON_PEND_Pos 3328,251960
#define DCB_DSCEMCR_CLR_MON_PEND_Msk 3329,252100
#define DCB_DSCEMCR_SET_MON_REQ_Pos 3331,252238
#define DCB_DSCEMCR_SET_MON_REQ_Msk 3332,252379
#define DCB_DSCEMCR_SET_MON_PEND_Pos 3334,252518
#define DCB_DSCEMCR_SET_MON_PEND_Msk 3335,252656
#define DCB_DAUTHCTRL_UIDEN_Pos 3338,252860
#define DCB_DAUTHCTRL_UIDEN_Msk 3339,253018
#define DCB_DAUTHCTRL_UIDAPEN_Pos 3341,253174
#define DCB_DAUTHCTRL_UIDAPEN_Msk 3342,253337
#define DCB_DAUTHCTRL_FSDMA_Pos 3344,253498
#define DCB_DAUTHCTRL_FSDMA_Msk 3345,253655
#define DCB_DAUTHCTRL_INTSPNIDEN_Pos 3347,253810
#define DCB_DAUTHCTRL_INTSPNIDEN_Msk 3348,253975
#define DCB_DAUTHCTRL_SPNIDENSEL_Pos 3350,254138
#define DCB_DAUTHCTRL_SPNIDENSEL_Msk 3351,254301
#define DCB_DAUTHCTRL_INTSPIDEN_Pos 3353,254462
#define DCB_DAUTHCTRL_INTSPIDEN_Msk 3354,254623
#define DCB_DAUTHCTRL_SPIDENSEL_Pos 3356,254782
#define DCB_DAUTHCTRL_SPIDENSEL_Msk 3357,254941
#define DCB_DSCSR_CDSKEY_Pos 3360,255167
#define DCB_DSCSR_CDSKEY_Msk 3361,255307
#define DCB_DSCSR_CDS_Pos 3363,255445
#define DCB_DSCSR_CDS_Msk 3364,255586
#define DCB_DSCSR_SBRSEL_Pos 3366,255725
#define DCB_DSCSR_SBRSEL_Msk 3367,255874
#define DCB_DSCSR_SBRSELEN_Pos 3369,256021
#define DCB_DSCSR_SBRSELEN_Msk 3370,256177
  __OM  uint32_t DLAR;3388,256664
  __IM  uint32_t DLSR;3389,256769
  __IM  uint32_t DAUTHSTATUS;3390,256874
  __IM  uint32_t DDEVARCH;3391,256982
  __IM  uint32_t DDEVTYPE;3392,257086
} DIB_Type;3393,257182
#define DIB_DLAR_KEY_Pos 3396,257256
#define DIB_DLAR_KEY_Msk 3397,257378
#define DIB_DLSR_nTT_Pos 3400,257557
#define DIB_DLSR_nTT_Msk 3401,257694
#define DIB_DLSR_SLK_Pos 3403,257829
#define DIB_DLSR_SLK_Msk 3404,257968
#define DIB_DLSR_SLI_Pos 3406,258105
#define DIB_DLSR_SLI_Msk 3407,258249
#define DIB_DAUTHSTATUS_SUNID_Pos 3410,258460
#define DIB_DAUTHSTATUS_SUNID_Msk 3411,258632
#define DIB_DAUTHSTATUS_SUID_Pos 3413,258802
#define DIB_DAUTHSTATUS_SUID_Msk 3414,258970
#define DIB_DAUTHSTATUS_NSUNID_Pos 3416,259136
#define DIB_DAUTHSTATUS_NSUNID_Msk 3417,259309
#define DIB_DAUTHSTATUS_NSUID_Pos 3419,259480
#define DIB_DAUTHSTATUS_NSUID_Msk 3420,259652
#define DIB_DAUTHSTATUS_SNID_Pos 3422,259822
#define DIB_DAUTHSTATUS_SNID_Msk 3423,259973
#define DIB_DAUTHSTATUS_SID_Pos 3425,260122
#define DIB_DAUTHSTATUS_SID_Msk 3426,260269
#define DIB_DAUTHSTATUS_NSNID_Pos 3428,260414
#define DIB_DAUTHSTATUS_NSNID_Msk 3429,260569
#define DIB_DAUTHSTATUS_NSID_Pos 3431,260722
#define DIB_DAUTHSTATUS_NSID_Msk 3432,260873
#define DIB_DDEVARCH_ARCHITECT_Pos 3435,261084
#define DIB_DDEVARCH_ARCHITECT_Msk 3436,261216
#define DIB_DDEVARCH_PRESENT_Pos 3438,261346
#define DIB_DDEVARCH_PRESENT_Msk 3439,261484
#define DIB_DDEVARCH_REVISION_Pos 3441,261620
#define DIB_DDEVARCH_REVISION_Msk 3442,261751
#define DIB_DDEVARCH_ARCHVER_Pos 3444,261880
#define DIB_DDEVARCH_ARCHVER_Msk 3445,262023
#define DIB_DDEVARCH_ARCHPART_Pos 3447,262164
#define DIB_DDEVARCH_ARCHPART_Msk 3448,262304
#define DIB_DDEVTYPE_SUB_Pos 3451,262496
#define DIB_DDEVTYPE_SUB_Msk 3452,262627
#define DIB_DDEVTYPE_MAJOR_Pos 3454,262756
#define DIB_DDEVTYPE_MAJOR_Msk 3455,262889
#define _VAL2FLD(3474,263541
#define _FLD2VAL(3482,263919
  #define SCS_BASE 3495,264272
  #define ITM_BASE 3496,264388
  #define DWT_BASE 3497,264487
  #define MEMSYSCTL_BASE 3498,264586
  #define ERRBNK_BASE 3499,264703
  #define PWRMODCTL_BASE 3500,264812
  #define EWIC_BASE 3501,264926
  #define PRCCFGINF_BASE 3502,265058
  #define TPI_BASE 3503,265189
  #define CoreDebug_BASE 3504,265288
  #define DCB_BASE 3505,265406
  #define DIB_BASE 3506,265505
  #define SysTick_BASE 3507,265604
  #define NVIC_BASE 3508,265707
  #define SCB_BASE 3509,265807
  #define ICB 3511,265925
  #define SCB 3512,266042
  #define SysTick 3513,266149
  #define NVIC 3514,266260
  #define ITM 3515,266368
  #define DWT 3516,266475
  #define TPI 3517,266582
  #define MEMSYSCTL 3518,266689
  #define ERRBNK 3519,266814
  #define PWRMODCTL 3520,266931
  #define EWIC 3521,267053
  #define PRCCFGINF 3522,267161
  #define CoreDebug 3523,267300
  #define DCB 3524,267426
  #define DIB 3525,267533
    #define MPU_BASE 3528,267698
    #define MPU 3529,267803
    #define PMU_BASE 3533,267976
    #define PMU 3534,268075
    #define SAU_BASE 3538,268260
    #define SAU 3539,268368
  #define FPU_BASE 3542,268488
  #define FPU 3543,268590
  #define SCS_BASE_NS 3546,268758
  #define CoreDebug_BASE_NS 3547,268901
  #define DCB_BASE_NS 3548,269056
  #define DIB_BASE_NS 3549,269199
  #define SysTick_BASE_NS 3550,269342
  #define NVIC_BASE_NS 3551,269485
  #define SCB_BASE_NS 3552,269628
  #define ICB_NS 3554,269773
  #define SCB_NS 3555,269916
  #define SysTick_NS 3556,270059
  #define NVIC_NS 3557,270202
  #define CoreDebug_NS 3558,270345
  #define DCB_NS 3559,270500
  #define DIB_NS 3560,270643
    #define MPU_BASE_NS 3563,270844
    #define MPU_NS 3564,270987
  #define FPU_BASE_NS 3567,271142
  #define FPU_NS 3568,271285
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 3608,272529
  #define NVIC_SetPriorityGrouping 3612,272656
  #define NVIC_GetPriorityGrouping 3613,272722
  #define NVIC_EnableIRQ 3614,272788
  #define NVIC_GetEnableIRQ 3615,272844
  #define NVIC_DisableIRQ 3616,272903
  #define NVIC_GetPendingIRQ 3617,272960
  #define NVIC_SetPendingIRQ 3618,273020
  #define NVIC_ClearPendingIRQ 3619,273080
  #define NVIC_GetActive 3620,273142
  #define NVIC_SetPriority 3621,273198
  #define NVIC_GetPriority 3622,273256
  #define NVIC_SystemReset 3623,273314
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 3628,273480
  #define NVIC_SetVector 3632,273613
  #define NVIC_GetVector 3633,273669
#define NVIC_USER_IRQ_OFFSET 3636,273765
#define FNC_RETURN 3642,274073
#define EXC_RETURN_PREFIX 3645,274296
#define EXC_RETURN_S 3646,274426
#define EXC_RETURN_DCRS 3647,274556
#define EXC_RETURN_FTYPE 3648,274686
#define EXC_RETURN_MODE 3649,274816
#define EXC_RETURN_SPSEL 3650,274946
#define EXC_RETURN_ES 3651,275076
#define EXC_INTEGRITY_SIGNATURE 3655,275468
#define EXC_INTEGRITY_SIGNATURE 3657,275606
__STATIC_INLINE void __NVIC_SetPriorityGrouping(3670,276242
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(3689,277199
__STATIC_INLINE void __NVIC_EnableIRQ(3701,277577
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(3720,278175
__STATIC_INLINE void __NVIC_DisableIRQ(3739,278669
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(3758,279269
__STATIC_INLINE void __NVIC_SetPendingIRQ(3777,279779
__STATIC_INLINE void __NVIC_ClearPendingIRQ(3792,280221
__STATIC_INLINE uint32_t __NVIC_GetActive(3809,280790
__STATIC_INLINE uint32_t NVIC_GetTargetState(3831,281526
__STATIC_INLINE uint32_t NVIC_SetTargetState(3852,282200
__STATIC_INLINE uint32_t NVIC_ClearTargetState(3874,282975
__STATIC_INLINE void __NVIC_SetPriority(3898,283855
__STATIC_INLINE uint32_t __NVIC_GetPriority(3920,284709
__STATIC_INLINE uint32_t NVIC_EncodePriority 3945,285691
__STATIC_INLINE void NVIC_DecodePriority 3972,287203
__STATIC_INLINE void __NVIC_SetVector(3995,288508
__STATIC_INLINE uint32_t __NVIC_GetVector(4011,289074
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(4022,289344
__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(4047,290719
__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(4066,291742
__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(4078,292172
__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(4095,292768
__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(4114,293314
__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(4131,293950
__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(4150,294512
__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(4165,295006
__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(4182,295623
__STATIC_INLINE void TZ_NVIC_SetPriority_NS(4204,296402
__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(4225,297299
#define ARMCM85_PMU_ECC_ERR 4260,298216
#define ARMCM85_PMU_ECC_ERR_MBIT 4261,298353
#define ARMCM85_PMU_ECC_ERR_DCACHE 4262,298476
#define ARMCM85_PMU_ECC_ERR_ICACHE 4263,298598
#define ARMCM85_PMU_ECC_ERR_MBIT_DCACHE 4264,298727
#define ARMCM85_PMU_ECC_ERR_MBIT_ICACHE 4265,298859
#define ARMCM85_PMU_ECC_ERR_DTCM 4266,298998
#define ARMCM85_PMU_ECC_ERR_ITCM 4267,299144
#define ARMCM85_PMU_ECC_ERR_MBIT_DTCM 4268,299297
#define ARMCM85_PMU_ECC_ERR_MBIT_ITCM 4269,299423
#define ARMCM85_PMU_PF_LINEFILL 4270,299549
#define ARMCM85_PMU_PF_CANCEL 4271,299664
#define ARMCM85_PMU_PF_DROP_LINEFILL 4272,299778
#define ARMCM85_PMU_NWAMODE_ENTER 4273,299942
#define ARMCM85_PMU_NWAMODE 4274,300052
#define ARMCM85_PMU_SAHB_ACCESS 4275,300221
#define ARMCM85_PMU_PAHB_ACCESS 4276,300357
#define ARMCM85_PMU_AXI_WRITE_ACCESS 4277,300488
#define ARMCM85_PMU_AXI_READ_ACCESS 4278,300610
#define ARMCM85_PMU_DOSTIMEOUT_DOUBLE 4279,300731
#define ARMCM85_PMU_DOSTIMEOUT_TRIPLE 4280,300908
__STATIC_INLINE uint32_t SCB_GetFPUType(4300,301516
__STATIC_INLINE uint32_t SCB_GetMVEType(4338,302463
__STATIC_INLINE void TZ_SAU_Enable(4381,303497
__STATIC_INLINE void TZ_SAU_Disable(4392,303685
__STATIC_INLINE void DCB_SetAuthCtrl(4424,304545
__STATIC_INLINE uint32_t DCB_GetAuthCtrl(4439,304877
__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(4451,305241
__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(4466,305627
__STATIC_INLINE uint32_t DIB_GetAuthStatus(4491,306341
__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(4503,306722
__STATIC_INLINE uint32_t SysTick_Config(4535,307922
__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(4564,309508
#define                 ITM_RXBUFFER_EMPTY 4596,310933
__STATIC_INLINE uint32_t ITM_SendChar 4607,311475
__STATIC_INLINE int32_t ITM_ReceiveChar 4628,312033
__STATIC_INLINE int32_t ITM_CheckChar 4648,312570

Drivers/CMSIS/Include/core_sc000.h,9970
#define __CORE_SC000_H_GENERIC32,1241
#define __SC000_CMSIS_VERSION_MAIN 66,2218
#define __SC000_CMSIS_VERSION_SUB 67,2347
#define __SC000_CMSIS_VERSION 68,2475
#define __CORTEX_SC 71,2678
#define __FPU_USED 76,2892
#define __CORE_SC000_H_DEPENDANT127,4396
    #define __SC000_REV 136,4581
    #define __MPU_PRESENT 141,4741
    #define __VTOR_PRESENT 146,4901
    #define __NVIC_PRIO_BITS 151,5067
    #define __Vendor_SysTickConfig 156,5238
  #define   __I 170,5722
  #define   __I 172,5811
#define     __O 174,5901
#define     __IO 175,5984
#define     __IM 178,6133
#define     __OM 179,6231
#define     __IOM 180,6330
    uint32_t _reserved0:_reserved0214,7243
    uint32_t V:V215,7315
    uint32_t C:C216,7407
    uint32_t Z:Z217,7496
    uint32_t N:N218,7584
  } b;219,7676
  uint32_t w;220,7757
} APSR_Type;221,7838
#define APSR_N_Pos 224,7887
#define APSR_N_Msk 225,8003
#define APSR_Z_Pos 227,8117
#define APSR_Z_Msk 228,8233
#define APSR_C_Pos 230,8347
#define APSR_C_Msk 231,8463
#define APSR_V_Pos 233,8577
#define APSR_V_Msk 234,8693
    uint32_t ISR:ISR244,8930
    uint32_t _reserved0:_reserved0245,9010
  } b;246,9082
  uint32_t w;247,9163
} IPSR_Type;248,9244
#define IPSR_ISR_Pos 251,9293
#define IPSR_ISR_Msk 252,9411
    uint32_t ISR:ISR262,9657
    uint32_t _reserved0:_reserved0263,9737
    uint32_t T:T264,9809
    uint32_t _reserved1:_reserved1265,9898
    uint32_t V:V266,9970
    uint32_t C:C267,10062
    uint32_t Z:Z268,10151
    uint32_t N:N269,10239
  } b;270,10331
  uint32_t w;271,10412
} xPSR_Type;272,10493
#define xPSR_N_Pos 275,10542
#define xPSR_N_Msk 276,10658
#define xPSR_Z_Pos 278,10772
#define xPSR_Z_Msk 279,10888
#define xPSR_C_Pos 281,11002
#define xPSR_C_Msk 282,11118
#define xPSR_V_Pos 284,11232
#define xPSR_V_Msk 285,11348
#define xPSR_T_Pos 287,11462
#define xPSR_T_Msk 288,11578
#define xPSR_ISR_Pos 290,11692
#define xPSR_ISR_Msk 291,11810
    uint32_t _reserved0:_reserved0301,12036
    uint32_t SPSEL:SPSEL302,12108
    uint32_t _reserved1:_reserved1303,12188
  } b;304,12260
  uint32_t w;305,12341
} CONTROL_Type;306,12422
#define CONTROL_SPSEL_Pos 309,12477
#define CONTROL_SPSEL_Msk 310,12600
  __IOM uint32_t ISER[ISER327,13051
        uint32_t RESERVED0[RESERVED0328,13152
  __IOM uint32_t ICER[ICER329,13186
        uint32_t RSERVED1[RSERVED1330,13289
  __IOM uint32_t ISPR[ISPR331,13322
        uint32_t RESERVED2[RESERVED2332,13424
  __IOM uint32_t ICPR[ICPR333,13458
        uint32_t RESERVED3[RESERVED3334,13562
        uint32_t RESERVED4[RESERVED4335,13596
  __IOM uint32_t IP[IP336,13630
}  NVIC_Type;337,13729
  __IM  uint32_t CPUID;354,14054
  __IOM uint32_t ICSR;355,14145
  __IOM uint32_t VTOR;356,14253
  __IOM uint32_t AIRCR;357,14353
  __IOM uint32_t SCR;358,14473
  __IOM uint32_t CCR;359,14568
        uint32_t RESERVED0[RESERVED0360,14670
  __IOM uint32_t SHP[SHP361,14703
  __IOM uint32_t SHCSR;362,14826
        uint32_t RESERVED1[RESERVED1363,14939
  __IOM uint32_t SFCR;364,14974
} SCB_Type;365,15080
#define SCB_CPUID_IMPLEMENTER_Pos 368,15133
#define SCB_CPUID_IMPLEMENTER_Msk 369,15264
#define SCB_CPUID_VARIANT_Pos 371,15393
#define SCB_CPUID_VARIANT_Msk 372,15520
#define SCB_CPUID_ARCHITECTURE_Pos 374,15645
#define SCB_CPUID_ARCHITECTURE_Msk 375,15777
#define SCB_CPUID_PARTNO_Pos 377,15907
#define SCB_CPUID_PARTNO_Msk 378,16033
#define SCB_CPUID_REVISION_Pos 380,16157
#define SCB_CPUID_REVISION_Msk 381,16285
#define SCB_ICSR_NMIPENDSET_Pos 384,16467
#define SCB_ICSR_NMIPENDSET_Msk 385,16596
#define SCB_ICSR_PENDSVSET_Pos 387,16723
#define SCB_ICSR_PENDSVSET_Msk 388,16851
#define SCB_ICSR_PENDSVCLR_Pos 390,16977
#define SCB_ICSR_PENDSVCLR_Msk 391,17105
#define SCB_ICSR_PENDSTSET_Pos 393,17231
#define SCB_ICSR_PENDSTSET_Msk 394,17359
#define SCB_ICSR_PENDSTCLR_Pos 396,17485
#define SCB_ICSR_PENDSTCLR_Msk 397,17613
#define SCB_ICSR_ISRPREEMPT_Pos 399,17739
#define SCB_ICSR_ISRPREEMPT_Msk 400,17868
#define SCB_ICSR_ISRPENDING_Pos 402,17995
#define SCB_ICSR_ISRPENDING_Msk 403,18124
#define SCB_ICSR_VECTPENDING_Pos 405,18251
#define SCB_ICSR_VECTPENDING_Msk 406,18381
#define SCB_ICSR_VECTACTIVE_Pos 408,18509
#define SCB_ICSR_VECTACTIVE_Msk 409,18638
#define SCB_VTOR_TBLOFF_Pos 412,18821
#define SCB_VTOR_TBLOFF_Msk 413,18946
#define SCB_AIRCR_VECTKEY_Pos 416,19141
#define SCB_AIRCR_VECTKEY_Msk 417,19268
#define SCB_AIRCR_VECTKEYSTAT_Pos 419,19393
#define SCB_AIRCR_VECTKEYSTAT_Msk 420,19524
#define SCB_AIRCR_ENDIANESS_Pos 422,19653
#define SCB_AIRCR_ENDIANESS_Msk 423,19782
#define SCB_AIRCR_SYSRESETREQ_Pos 425,19909
#define SCB_AIRCR_SYSRESETREQ_Msk 426,20040
#define SCB_AIRCR_VECTCLRACTIVE_Pos 428,20169
#define SCB_AIRCR_VECTCLRACTIVE_Msk 429,20302
#define SCB_SCR_SEVONPEND_Pos 432,20480
#define SCB_SCR_SEVONPEND_Msk 433,20607
#define SCB_SCR_SLEEPDEEP_Pos 435,20732
#define SCB_SCR_SLEEPDEEP_Msk 436,20859
#define SCB_SCR_SLEEPONEXIT_Pos 438,20984
#define SCB_SCR_SLEEPONEXIT_Msk 439,21113
#define SCB_CCR_STKALIGN_Pos 442,21294
#define SCB_CCR_STKALIGN_Msk 443,21420
#define SCB_CCR_UNALIGN_TRP_Pos 445,21544
#define SCB_CCR_UNALIGN_TRP_Msk 446,21673
#define SCB_SHCSR_SVCALLPENDED_Pos 449,21865
#define SCB_SHCSR_SVCALLPENDED_Msk 450,21997
        uint32_t RESERVED0[RESERVED0467,22476
  __IOM uint32_t ACTLR;468,22509
} SCnSCB_Type;469,22607
#define SCnSCB_ACTLR_DISMCYCINT_Pos 472,22671
#define SCnSCB_ACTLR_DISMCYCINT_Msk 473,22794
  __IOM uint32_t CTRL;490,23221
  __IOM uint32_t LOAD;491,23328
  __IOM uint32_t VAL;492,23429
  __IM  uint32_t CALIB;493,23531
} SysTick_Type;494,23631
#define SysTick_CTRL_COUNTFLAG_Pos 497,23703
#define SysTick_CTRL_COUNTFLAG_Msk 498,23835
#define SysTick_CTRL_CLKSOURCE_Pos 500,23965
#define SysTick_CTRL_CLKSOURCE_Msk 501,24097
#define SysTick_CTRL_TICKINT_Pos 503,24227
#define SysTick_CTRL_TICKINT_Msk 504,24357
#define SysTick_CTRL_ENABLE_Pos 506,24485
#define SysTick_CTRL_ENABLE_Msk 507,24614
#define SysTick_LOAD_RELOAD_Pos 510,24784
#define SysTick_LOAD_RELOAD_Msk 511,24913
#define SysTick_VAL_CURRENT_Pos 514,25084
#define SysTick_VAL_CURRENT_Msk 515,25213
#define SysTick_CALIB_NOREF_Pos 518,25388
#define SysTick_CALIB_NOREF_Msk 519,25517
#define SysTick_CALIB_SKEW_Pos 521,25644
#define SysTick_CALIB_SKEW_Msk 522,25772
#define SysTick_CALIB_TENMS_Pos 524,25898
#define SysTick_CALIB_TENMS_Msk 525,26027
  __IM  uint32_t TYPE;542,26519
  __IOM uint32_t CTRL;543,26608
  __IOM uint32_t RNR;544,26700
  __IOM uint32_t RBAR;545,26798
  __IOM uint32_t RASR;546,26902
} MPU_Type;547,27012
#define MPU_TYPE_IREGION_Pos 550,27064
#define MPU_TYPE_IREGION_Msk 551,27190
#define MPU_TYPE_DREGION_Pos 553,27314
#define MPU_TYPE_DREGION_Msk 554,27440
#define MPU_TYPE_SEPARATE_Pos 556,27564
#define MPU_TYPE_SEPARATE_Msk 557,27691
#define MPU_CTRL_PRIVDEFENA_Pos 560,27856
#define MPU_CTRL_PRIVDEFENA_Msk 561,27985
#define MPU_CTRL_HFNMIENA_Pos 563,28112
#define MPU_CTRL_HFNMIENA_Msk 564,28239
#define MPU_CTRL_ENABLE_Pos 566,28364
#define MPU_CTRL_ENABLE_Msk 567,28489
#define MPU_RNR_REGION_Pos 570,28658
#define MPU_RNR_REGION_Msk 571,28782
#define MPU_RBAR_ADDR_Pos 574,28956
#define MPU_RBAR_ADDR_Msk 575,29079
#define MPU_RBAR_VALID_Pos 577,29200
#define MPU_RBAR_VALID_Msk 578,29324
#define MPU_RBAR_REGION_Pos 580,29446
#define MPU_RBAR_REGION_Msk 581,29571
#define MPU_RASR_ATTRS_Pos 584,29752
#define MPU_RASR_ATTRS_Msk 585,29897
#define MPU_RASR_XN_Pos 587,30040
#define MPU_RASR_XN_Msk 588,30167
#define MPU_RASR_AP_Pos 590,30292
#define MPU_RASR_AP_Msk 591,30419
#define MPU_RASR_TEX_Pos 593,30544
#define MPU_RASR_TEX_Msk 594,30672
#define MPU_RASR_S_Pos 596,30798
#define MPU_RASR_S_Msk 597,30924
#define MPU_RASR_C_Pos 599,31048
#define MPU_RASR_C_Msk 600,31174
#define MPU_RASR_B_Pos 602,31298
#define MPU_RASR_B_Msk 603,31424
#define MPU_RASR_SRD_Pos 605,31548
#define MPU_RASR_SRD_Msk 606,31685
#define MPU_RASR_SIZE_Pos 608,31820
#define MPU_RASR_SIZE_Msk 609,31956
#define MPU_RASR_ENABLE_Pos 611,32090
#define MPU_RASR_ENABLE_Msk 612,32226
#define _VAL2FLD(641,33249
#define _FLD2VAL(649,33627
#define SCS_BASE 662,33980
#define SysTick_BASE 663,34093
#define NVIC_BASE 664,34193
#define SCB_BASE 665,34290
#define SCnSCB 667,34405
#define SCB 668,34519
#define SysTick 669,34623
#define NVIC 670,34731
  #define MPU_BASE 673,34892
  #define MPU 674,34994
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 704,35897
  #define NVIC_EnableIRQ 710,36214
  #define NVIC_GetEnableIRQ 711,36270
  #define NVIC_DisableIRQ 712,36329
  #define NVIC_GetPendingIRQ 713,36386
  #define NVIC_SetPendingIRQ 714,36446
  #define NVIC_ClearPendingIRQ 715,36506
  #define NVIC_SetPriority 717,36663
  #define NVIC_GetPriority 718,36721
  #define NVIC_SystemReset 719,36779
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 724,36945
  #define NVIC_SetVector 728,37078
  #define NVIC_GetVector 729,37134
#define NVIC_USER_IRQ_OFFSET 732,37230
#define EXC_RETURN_HANDLER 736,37351
#define EXC_RETURN_THREAD_MSP 737,37488
#define EXC_RETURN_THREAD_PSP 738,37625
#define _BIT_SHIFT(743,37934
#define _SHP_IDX(744,38034
#define _IP_IDX(745,38134
__STATIC_INLINE void __NVIC_EnableIRQ(754,38458
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(773,39033
__STATIC_INLINE void __NVIC_DisableIRQ(792,39504
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(811,40081
__STATIC_INLINE void __NVIC_SetPendingIRQ(830,40568
__STATIC_INLINE void __NVIC_ClearPendingIRQ(845,40987
__STATIC_INLINE void __NVIC_SetPriority(863,41603
__STATIC_INLINE uint32_t __NVIC_GetPriority(887,42611
__STATIC_INLINE void __NVIC_SetVector(910,43412
__STATIC_INLINE uint32_t __NVIC_GetVector(926,44095
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(937,44365
__STATIC_INLINE uint32_t SCB_GetFPUType(970,45464
__STATIC_INLINE uint32_t SysTick_Config(1001,46586

Drivers/CMSIS/Include/core_sc300.h,29201
#define __CORE_SC300_H_GENERIC32,1241
#define __SC300_CMSIS_VERSION_MAIN 66,2219
#define __SC300_CMSIS_VERSION_SUB 67,2348
#define __SC300_CMSIS_VERSION 68,2476
#define __CORTEX_SC 71,2679
#define __FPU_USED 76,2893
#define __CORE_SC300_H_DEPENDANT127,4397
    #define __SC300_REV 136,4582
    #define __MPU_PRESENT 141,4744
    #define __VTOR_PRESENT 146,4904
    #define __NVIC_PRIO_BITS 151,5068
    #define __Vendor_SysTickConfig 156,5239
  #define   __I 170,5723
  #define   __I 172,5812
#define     __O 174,5902
#define     __IO 175,5985
#define     __IM 178,6134
#define     __OM 179,6232
#define     __IOM 180,6331
    uint32_t _reserved0:_reserved0215,7269
    uint32_t Q:Q216,7341
    uint32_t V:V217,7430
    uint32_t C:C218,7522
    uint32_t Z:Z219,7611
    uint32_t N:N220,7699
  } b;221,7791
  uint32_t w;222,7872
} APSR_Type;223,7953
#define APSR_N_Pos 226,8002
#define APSR_N_Msk 227,8118
#define APSR_Z_Pos 229,8232
#define APSR_Z_Msk 230,8348
#define APSR_C_Pos 232,8462
#define APSR_C_Msk 233,8578
#define APSR_V_Pos 235,8692
#define APSR_V_Msk 236,8808
#define APSR_Q_Pos 238,8922
#define APSR_Q_Msk 239,9038
    uint32_t ISR:ISR249,9275
    uint32_t _reserved0:_reserved0250,9355
  } b;251,9427
  uint32_t w;252,9508
} IPSR_Type;253,9589
#define IPSR_ISR_Pos 256,9638
#define IPSR_ISR_Msk 257,9756
    uint32_t ISR:ISR267,10002
    uint32_t _reserved0:_reserved0268,10082
    uint32_t ICI_IT_1:ICI_IT_1269,10154
    uint32_t _reserved1:_reserved1270,10231
    uint32_t T:T271,10303
    uint32_t ICI_IT_2:ICI_IT_2272,10376
    uint32_t Q:Q273,10453
    uint32_t V:V274,10542
    uint32_t C:C275,10634
    uint32_t Z:Z276,10723
    uint32_t N:N277,10811
  } b;278,10903
  uint32_t w;279,10984
} xPSR_Type;280,11065
#define xPSR_N_Pos 283,11114
#define xPSR_N_Msk 284,11230
#define xPSR_Z_Pos 286,11344
#define xPSR_Z_Msk 287,11460
#define xPSR_C_Pos 289,11574
#define xPSR_C_Msk 290,11690
#define xPSR_V_Pos 292,11804
#define xPSR_V_Msk 293,11920
#define xPSR_Q_Pos 295,12034
#define xPSR_Q_Msk 296,12150
#define xPSR_ICI_IT_2_Pos 298,12264
#define xPSR_ICI_IT_2_Msk 299,12392
#define xPSR_T_Pos 301,12518
#define xPSR_T_Msk 302,12634
#define xPSR_ICI_IT_1_Pos 304,12748
#define xPSR_ICI_IT_1_Msk 305,12876
#define xPSR_ISR_Pos 307,13002
#define xPSR_ISR_Msk 308,13120
    uint32_t nPRIV:nPRIV318,13346
    uint32_t SPSEL:SPSEL319,13444
    uint32_t _reserved1:_reserved1320,13524
  } b;321,13596
  uint32_t w;322,13677
} CONTROL_Type;323,13758
#define CONTROL_SPSEL_Pos 326,13813
#define CONTROL_SPSEL_Msk 327,13936
#define CONTROL_nPRIV_Pos 329,14057
#define CONTROL_nPRIV_Msk 330,14180
  __IOM uint32_t ISER[ISER347,14631
        uint32_t RESERVED0[RESERVED0348,14732
  __IOM uint32_t ICER[ICER349,14766
        uint32_t RESERVED1[RESERVED1350,14869
  __IOM uint32_t ISPR[ISPR351,14903
        uint32_t RESERVED2[RESERVED2352,15005
  __IOM uint32_t ICPR[ICPR353,15039
        uint32_t RESERVED3[RESERVED3354,15143
  __IOM uint32_t IABR[IABR355,15177
        uint32_t RESERVED4[RESERVED4356,15278
  __IOM uint8_t  IP[IP357,15312
        uint32_t RESERVED5[RESERVED5358,15423
  __OM  uint32_t STIR;359,15458
}  NVIC_Type;360,15565
#define NVIC_STIR_INTID_Pos 363,15639
#define NVIC_STIR_INTID_Msk 364,15762
  __IM  uint32_t CPUID;381,16191
  __IOM uint32_t ICSR;382,16282
  __IOM uint32_t VTOR;383,16390
  __IOM uint32_t AIRCR;384,16490
  __IOM uint32_t SCR;385,16610
  __IOM uint32_t CCR;386,16705
  __IOM uint8_t  SHP[SHP387,16807
  __IOM uint32_t SHCSR;388,16932
  __IOM uint32_t CFSR;389,17045
  __IOM uint32_t HFSR;390,17151
  __IOM uint32_t DFSR;391,17248
  __IOM uint32_t MMFAR;392,17347
  __IOM uint32_t BFAR;393,17451
  __IOM uint32_t AFSR;394,17548
  __IM  uint32_t PFR[PFR395,17651
  __IM  uint32_t DFR;396,17749
  __IM  uint32_t ADR;397,17843
  __IM  uint32_t MMFR[MMFR398,17941
  __IM  uint32_t ISAR[ISAR399,18042
        uint32_t RESERVED0[RESERVED0400,18149
  __IOM uint32_t CPACR;401,18182
        uint32_t RESERVED1[RESERVED1402,18289
  __IOM uint32_t SFCR;403,18324
} SCB_Type;404,18430
#define SCB_CPUID_IMPLEMENTER_Pos 407,18483
#define SCB_CPUID_IMPLEMENTER_Msk 408,18614
#define SCB_CPUID_VARIANT_Pos 410,18743
#define SCB_CPUID_VARIANT_Msk 411,18870
#define SCB_CPUID_ARCHITECTURE_Pos 413,18995
#define SCB_CPUID_ARCHITECTURE_Msk 414,19127
#define SCB_CPUID_PARTNO_Pos 416,19257
#define SCB_CPUID_PARTNO_Msk 417,19383
#define SCB_CPUID_REVISION_Pos 419,19507
#define SCB_CPUID_REVISION_Msk 420,19635
#define SCB_ICSR_NMIPENDSET_Pos 423,19817
#define SCB_ICSR_NMIPENDSET_Msk 424,19946
#define SCB_ICSR_PENDSVSET_Pos 426,20073
#define SCB_ICSR_PENDSVSET_Msk 427,20201
#define SCB_ICSR_PENDSVCLR_Pos 429,20327
#define SCB_ICSR_PENDSVCLR_Msk 430,20455
#define SCB_ICSR_PENDSTSET_Pos 432,20581
#define SCB_ICSR_PENDSTSET_Msk 433,20709
#define SCB_ICSR_PENDSTCLR_Pos 435,20835
#define SCB_ICSR_PENDSTCLR_Msk 436,20963
#define SCB_ICSR_ISRPREEMPT_Pos 438,21089
#define SCB_ICSR_ISRPREEMPT_Msk 439,21218
#define SCB_ICSR_ISRPENDING_Pos 441,21345
#define SCB_ICSR_ISRPENDING_Msk 442,21474
#define SCB_ICSR_VECTPENDING_Pos 444,21601
#define SCB_ICSR_VECTPENDING_Msk 445,21731
#define SCB_ICSR_RETTOBASE_Pos 447,21859
#define SCB_ICSR_RETTOBASE_Msk 448,21987
#define SCB_ICSR_VECTACTIVE_Pos 450,22113
#define SCB_ICSR_VECTACTIVE_Msk 451,22242
#define SCB_VTOR_TBLBASE_Pos 454,22421
#define SCB_VTOR_TBLBASE_Msk 455,22547
#define SCB_VTOR_TBLOFF_Pos 457,22671
#define SCB_VTOR_TBLOFF_Msk 458,22796
#define SCB_AIRCR_VECTKEY_Pos 461,22991
#define SCB_AIRCR_VECTKEY_Msk 462,23118
#define SCB_AIRCR_VECTKEYSTAT_Pos 464,23243
#define SCB_AIRCR_VECTKEYSTAT_Msk 465,23374
#define SCB_AIRCR_ENDIANESS_Pos 467,23503
#define SCB_AIRCR_ENDIANESS_Msk 468,23632
#define SCB_AIRCR_PRIGROUP_Pos 470,23759
#define SCB_AIRCR_PRIGROUP_Msk 471,23887
#define SCB_AIRCR_SYSRESETREQ_Pos 473,24013
#define SCB_AIRCR_SYSRESETREQ_Msk 474,24144
#define SCB_AIRCR_VECTCLRACTIVE_Pos 476,24273
#define SCB_AIRCR_VECTCLRACTIVE_Msk 477,24406
#define SCB_AIRCR_VECTRESET_Pos 479,24537
#define SCB_AIRCR_VECTRESET_Msk 480,24666
#define SCB_SCR_SEVONPEND_Pos 483,24840
#define SCB_SCR_SEVONPEND_Msk 484,24967
#define SCB_SCR_SLEEPDEEP_Pos 486,25092
#define SCB_SCR_SLEEPDEEP_Msk 487,25219
#define SCB_SCR_SLEEPONEXIT_Pos 489,25344
#define SCB_SCR_SLEEPONEXIT_Msk 490,25473
#define SCB_CCR_STKALIGN_Pos 493,25654
#define SCB_CCR_STKALIGN_Msk 494,25780
#define SCB_CCR_BFHFNMIGN_Pos 496,25904
#define SCB_CCR_BFHFNMIGN_Msk 497,26031
#define SCB_CCR_DIV_0_TRP_Pos 499,26156
#define SCB_CCR_DIV_0_TRP_Msk 500,26283
#define SCB_CCR_UNALIGN_TRP_Pos 502,26408
#define SCB_CCR_UNALIGN_TRP_Msk 503,26537
#define SCB_CCR_USERSETMPEND_Pos 505,26664
#define SCB_CCR_USERSETMPEND_Msk 506,26794
#define SCB_CCR_NONBASETHRDENA_Pos 508,26922
#define SCB_CCR_NONBASETHRDENA_Msk 509,27054
#define SCB_SHCSR_USGFAULTENA_Pos 512,27249
#define SCB_SHCSR_USGFAULTENA_Msk 513,27380
#define SCB_SHCSR_BUSFAULTENA_Pos 515,27509
#define SCB_SHCSR_BUSFAULTENA_Msk 516,27640
#define SCB_SHCSR_MEMFAULTENA_Pos 518,27769
#define SCB_SHCSR_MEMFAULTENA_Msk 519,27900
#define SCB_SHCSR_SVCALLPENDED_Pos 521,28029
#define SCB_SHCSR_SVCALLPENDED_Msk 522,28161
#define SCB_SHCSR_BUSFAULTPENDED_Pos 524,28291
#define SCB_SHCSR_BUSFAULTPENDED_Msk 525,28425
#define SCB_SHCSR_MEMFAULTPENDED_Pos 527,28557
#define SCB_SHCSR_MEMFAULTPENDED_Msk 528,28691
#define SCB_SHCSR_USGFAULTPENDED_Pos 530,28823
#define SCB_SHCSR_USGFAULTPENDED_Msk 531,28957
#define SCB_SHCSR_SYSTICKACT_Pos 533,29089
#define SCB_SHCSR_SYSTICKACT_Msk 534,29219
#define SCB_SHCSR_PENDSVACT_Pos 536,29347
#define SCB_SHCSR_PENDSVACT_Msk 537,29476
#define SCB_SHCSR_MONITORACT_Pos 539,29603
#define SCB_SHCSR_MONITORACT_Msk 540,29733
#define SCB_SHCSR_SVCALLACT_Pos 542,29861
#define SCB_SHCSR_SVCALLACT_Msk 543,29990
#define SCB_SHCSR_USGFAULTACT_Pos 545,30117
#define SCB_SHCSR_USGFAULTACT_Msk 546,30248
#define SCB_SHCSR_BUSFAULTACT_Pos 548,30377
#define SCB_SHCSR_BUSFAULTACT_Msk 549,30508
#define SCB_SHCSR_MEMFAULTACT_Pos 551,30637
#define SCB_SHCSR_MEMFAULTACT_Msk 552,30768
#define SCB_CFSR_USGFAULTSR_Pos 555,30955
#define SCB_CFSR_USGFAULTSR_Msk 556,31101
#define SCB_CFSR_BUSFAULTSR_Pos 558,31245
#define SCB_CFSR_BUSFAULTSR_Msk 559,31389
#define SCB_CFSR_MEMFAULTSR_Pos 561,31531
#define SCB_CFSR_MEMFAULTSR_Msk 562,31685
#define SCB_CFSR_MMARVALID_Pos 565,31925
#define SCB_CFSR_MMARVALID_Msk 566,32061
#define SCB_CFSR_MSTKERR_Pos 568,32195
#define SCB_CFSR_MSTKERR_Msk 569,32329
#define SCB_CFSR_MUNSTKERR_Pos 571,32461
#define SCB_CFSR_MUNSTKERR_Msk 572,32597
#define SCB_CFSR_DACCVIOL_Pos 574,32731
#define SCB_CFSR_DACCVIOL_Msk 575,32866
#define SCB_CFSR_IACCVIOL_Pos 577,32999
#define SCB_CFSR_IACCVIOL_Msk 578,33134
#define SCB_CFSR_BFARVALID_Pos 581,33348
#define SCB_CFSR_BFARVALID_Msk 582,33483
#define SCB_CFSR_STKERR_Pos 584,33616
#define SCB_CFSR_STKERR_Msk 585,33748
#define SCB_CFSR_UNSTKERR_Pos 587,33878
#define SCB_CFSR_UNSTKERR_Msk 588,34012
#define SCB_CFSR_IMPRECISERR_Pos 590,34144
#define SCB_CFSR_IMPRECISERR_Msk 591,34281
#define SCB_CFSR_PRECISERR_Pos 593,34416
#define SCB_CFSR_PRECISERR_Msk 594,34551
#define SCB_CFSR_IBUSERR_Pos 596,34684
#define SCB_CFSR_IBUSERR_Msk 597,34817
#define SCB_CFSR_DIVBYZERO_Pos 600,35031
#define SCB_CFSR_DIVBYZERO_Msk 601,35166
#define SCB_CFSR_UNALIGNED_Pos 603,35299
#define SCB_CFSR_UNALIGNED_Msk 604,35434
#define SCB_CFSR_NOCP_Pos 606,35567
#define SCB_CFSR_NOCP_Msk 607,35697
#define SCB_CFSR_INVPC_Pos 609,35825
#define SCB_CFSR_INVPC_Msk 610,35956
#define SCB_CFSR_INVSTATE_Pos 612,36085
#define SCB_CFSR_INVSTATE_Msk 613,36219
#define SCB_CFSR_UNDEFINSTR_Pos 615,36351
#define SCB_CFSR_UNDEFINSTR_Msk 616,36487
#define SCB_HFSR_DEBUGEVT_Pos 619,36671
#define SCB_HFSR_DEBUGEVT_Msk 620,36798
#define SCB_HFSR_FORCED_Pos 622,36923
#define SCB_HFSR_FORCED_Msk 623,37048
#define SCB_HFSR_VECTTBL_Pos 625,37171
#define SCB_HFSR_VECTTBL_Msk 626,37297
#define SCB_DFSR_EXTERNAL_Pos 629,37472
#define SCB_DFSR_EXTERNAL_Msk 630,37599
#define SCB_DFSR_VCATCH_Pos 632,37724
#define SCB_DFSR_VCATCH_Msk 633,37849
#define SCB_DFSR_DWTTRAP_Pos 635,37972
#define SCB_DFSR_DWTTRAP_Msk 636,38098
#define SCB_DFSR_BKPT_Pos 638,38222
#define SCB_DFSR_BKPT_Msk 639,38345
#define SCB_DFSR_HALTED_Pos 641,38466
#define SCB_DFSR_HALTED_Msk 642,38591
        uint32_t RESERVED0[RESERVED0659,39063
  __IM  uint32_t ICTR;660,39096
  __IOM uint32_t ACTLR;661,39202
} SCnSCB_Type;662,39300
#define SCnSCB_ICTR_INTLINESNUM_Pos 665,39372
#define SCnSCB_ICTR_INTLINESNUM_Msk 666,39495
#define SCnSCB_ACTLR_DISFOLD_Pos 669,39662
#define SCnSCB_ACTLR_DISFOLD_Msk 670,39782
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 672,39900
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 673,40023
#define SCnSCB_ACTLR_DISMCYCINT_Pos 675,40144
#define SCnSCB_ACTLR_DISMCYCINT_Msk 676,40267
  __IOM uint32_t CTRL;693,40694
  __IOM uint32_t LOAD;694,40801
  __IOM uint32_t VAL;695,40902
  __IM  uint32_t CALIB;696,41004
} SysTick_Type;697,41104
#define SysTick_CTRL_COUNTFLAG_Pos 700,41176
#define SysTick_CTRL_COUNTFLAG_Msk 701,41308
#define SysTick_CTRL_CLKSOURCE_Pos 703,41438
#define SysTick_CTRL_CLKSOURCE_Msk 704,41570
#define SysTick_CTRL_TICKINT_Pos 706,41700
#define SysTick_CTRL_TICKINT_Msk 707,41830
#define SysTick_CTRL_ENABLE_Pos 709,41958
#define SysTick_CTRL_ENABLE_Msk 710,42087
#define SysTick_LOAD_RELOAD_Pos 713,42257
#define SysTick_LOAD_RELOAD_Msk 714,42386
#define SysTick_VAL_CURRENT_Pos 717,42557
#define SysTick_VAL_CURRENT_Msk 718,42686
#define SysTick_CALIB_NOREF_Pos 721,42861
#define SysTick_CALIB_NOREF_Msk 722,42990
#define SysTick_CALIB_SKEW_Pos 724,43117
#define SysTick_CALIB_SKEW_Msk 725,43245
#define SysTick_CALIB_TENMS_Pos 727,43371
#define SysTick_CALIB_TENMS_Msk 728,43500
    __OM  uint8_t    u8;747,43996
    __OM  uint16_t   u16;748,44091
    __OM  uint32_t   u32;749,44187
  }  PORT 750,44283
        uint32_t RESERVED0[RESERVED0751,44382
  __IOM uint32_t TER;752,44417
        uint32_t RESERVED1[RESERVED1753,44514
  __IOM uint32_t TPR;754,44548
        uint32_t RESERVED2[RESERVED2755,44648
  __IOM uint32_t TCR;756,44682
        uint32_t RESERVED3[RESERVED3757,44780
        uint32_t RESERVED4[RESERVED4758,44814
  __OM  uint32_t LAR;759,44848
  __IM  uint32_t LSR;760,44944
        uint32_t RESERVED5[RESERVED5761,45040
  __IM  uint32_t PID4;762,45073
  __IM  uint32_t PID5;763,45186
  __IM  uint32_t PID6;764,45299
  __IM  uint32_t PID7;765,45412
  __IM  uint32_t PID0;766,45525
  __IM  uint32_t PID1;767,45638
  __IM  uint32_t PID2;768,45751
  __IM  uint32_t PID3;769,45864
  __IM  uint32_t CID0;770,45977
  __IM  uint32_t CID1;771,46090
  __IM  uint32_t CID2;772,46203
  __IM  uint32_t CID3;773,46316
} ITM_Type;774,46429
#define ITM_TPR_PRIVMASK_Pos 777,46492
#define ITM_TPR_PRIVMASK_Msk 778,46618
#define ITM_TCR_BUSY_Pos 781,46788
#define ITM_TCR_BUSY_Msk 782,46910
#define ITM_TCR_TraceBusID_Pos 784,47030
#define ITM_TCR_TraceBusID_Msk 785,47153
#define ITM_TCR_GTSFREQ_Pos 787,47274
#define ITM_TCR_GTSFREQ_Msk 788,47418
#define ITM_TCR_TSPrescale_Pos 790,47560
#define ITM_TCR_TSPrescale_Msk 791,47688
#define ITM_TCR_SWOENA_Pos 793,47814
#define ITM_TCR_SWOENA_Msk 794,47938
#define ITM_TCR_DWTENA_Pos 796,48060
#define ITM_TCR_DWTENA_Msk 797,48184
#define ITM_TCR_SYNCENA_Pos 799,48306
#define ITM_TCR_SYNCENA_Msk 800,48431
#define ITM_TCR_TSENA_Pos 802,48554
#define ITM_TCR_TSENA_Msk 803,48677
#define ITM_TCR_ITMENA_Pos 805,48798
#define ITM_TCR_ITMENA_Msk 806,48930
#define ITM_LSR_ByteAcc_Pos 809,49104
#define ITM_LSR_ByteAcc_Msk 810,49229
#define ITM_LSR_Access_Pos 812,49352
#define ITM_LSR_Access_Msk 813,49476
#define ITM_LSR_Present_Pos 815,49598
#define ITM_LSR_Present_Msk 816,49723
  __IOM uint32_t CTRL;833,50178
  __IOM uint32_t CYCCNT;834,50266
  __IOM uint32_t CPICNT;835,50358
  __IOM uint32_t EXCCNT;836,50448
  __IOM uint32_t SLEEPCNT;837,50553
  __IOM uint32_t LSUCNT;838,50645
  __IOM uint32_t FOLDCNT;839,50735
  __IM  uint32_t PCSR;840,50840
  __IOM uint32_t COMP0;841,50943
  __IOM uint32_t MASK0;842,51036
  __IOM uint32_t FUNCTION0;843,51123
        uint32_t RESERVED0[RESERVED0844,51214
  __IOM uint32_t COMP1;845,51247
  __IOM uint32_t MASK1;846,51340
  __IOM uint32_t FUNCTION1;847,51427
        uint32_t RESERVED1[RESERVED1848,51518
  __IOM uint32_t COMP2;849,51551
  __IOM uint32_t MASK2;850,51644
  __IOM uint32_t FUNCTION2;851,51731
        uint32_t RESERVED2[RESERVED2852,51822
  __IOM uint32_t COMP3;853,51855
  __IOM uint32_t MASK3;854,51948
  __IOM uint32_t FUNCTION3;855,52035
} DWT_Type;856,52126
#define DWT_CTRL_NUMCOMP_Pos 859,52181
#define DWT_CTRL_NUMCOMP_Msk 860,52304
#define DWT_CTRL_NOTRCPKT_Pos 862,52425
#define DWT_CTRL_NOTRCPKT_Msk 863,52549
#define DWT_CTRL_NOEXTTRIG_Pos 865,52671
#define DWT_CTRL_NOEXTTRIG_Msk 866,52796
#define DWT_CTRL_NOCYCCNT_Pos 868,52919
#define DWT_CTRL_NOCYCCNT_Msk 869,53043
#define DWT_CTRL_NOPRFCNT_Pos 871,53165
#define DWT_CTRL_NOPRFCNT_Msk 872,53289
#define DWT_CTRL_CYCEVTENA_Pos 874,53411
#define DWT_CTRL_CYCEVTENA_Msk 875,53536
#define DWT_CTRL_FOLDEVTENA_Pos 877,53659
#define DWT_CTRL_FOLDEVTENA_Msk 878,53785
#define DWT_CTRL_LSUEVTENA_Pos 880,53909
#define DWT_CTRL_LSUEVTENA_Msk 881,54034
#define DWT_CTRL_SLEEPEVTENA_Pos 883,54157
#define DWT_CTRL_SLEEPEVTENA_Msk 884,54284
#define DWT_CTRL_EXCEVTENA_Pos 886,54409
#define DWT_CTRL_EXCEVTENA_Msk 887,54534
#define DWT_CTRL_CPIEVTENA_Pos 889,54657
#define DWT_CTRL_CPIEVTENA_Msk 890,54782
#define DWT_CTRL_EXCTRCENA_Pos 892,54905
#define DWT_CTRL_EXCTRCENA_Msk 893,55030
#define DWT_CTRL_PCSAMPLENA_Pos 895,55153
#define DWT_CTRL_PCSAMPLENA_Msk 896,55279
#define DWT_CTRL_SYNCTAP_Pos 898,55403
#define DWT_CTRL_SYNCTAP_Msk 899,55526
#define DWT_CTRL_CYCTAP_Pos 901,55647
#define DWT_CTRL_CYCTAP_Msk 902,55769
#define DWT_CTRL_POSTINIT_Pos 904,55889
#define DWT_CTRL_POSTINIT_Msk 905,56013
#define DWT_CTRL_POSTPRESET_Pos 907,56135
#define DWT_CTRL_POSTPRESET_Msk 908,56261
#define DWT_CTRL_CYCCNTENA_Pos 910,56385
#define DWT_CTRL_CYCCNTENA_Msk 911,56510
#define DWT_CPICNT_CPICNT_Pos 914,56675
#define DWT_CPICNT_CPICNT_Msk 915,56799
#define DWT_EXCCNT_EXCCNT_Pos 918,56978
#define DWT_EXCCNT_EXCCNT_Msk 919,57102
#define DWT_SLEEPCNT_SLEEPCNT_Pos 922,57268
#define DWT_SLEEPCNT_SLEEPCNT_Msk 923,57396
#define DWT_LSUCNT_LSUCNT_Pos 926,57564
#define DWT_LSUCNT_LSUCNT_Msk 927,57688
#define DWT_FOLDCNT_FOLDCNT_Pos 930,57867
#define DWT_FOLDCNT_FOLDCNT_Msk 931,57993
#define DWT_MASK_MASK_Pos 934,58165
#define DWT_MASK_MASK_Msk 935,58285
#define DWT_FUNCTION_MATCHED_Pos 938,58455
#define DWT_FUNCTION_MATCHED_Msk 939,58582
#define DWT_FUNCTION_DATAVADDR1_Pos 941,58707
#define DWT_FUNCTION_DATAVADDR1_Msk 942,58837
#define DWT_FUNCTION_DATAVADDR0_Pos 944,58965
#define DWT_FUNCTION_DATAVADDR0_Msk 945,59095
#define DWT_FUNCTION_DATAVSIZE_Pos 947,59223
#define DWT_FUNCTION_DATAVSIZE_Msk 948,59352
#define DWT_FUNCTION_LNK1ENA_Pos 950,59479
#define DWT_FUNCTION_LNK1ENA_Msk 951,59606
#define DWT_FUNCTION_DATAVMATCH_Pos 953,59731
#define DWT_FUNCTION_DATAVMATCH_Msk 954,59861
#define DWT_FUNCTION_CYCMATCH_Pos 956,59989
#define DWT_FUNCTION_CYCMATCH_Msk 957,60117
#define DWT_FUNCTION_EMITRANGE_Pos 959,60243
#define DWT_FUNCTION_EMITRANGE_Msk 960,60372
#define DWT_FUNCTION_FUNCTION_Pos 962,60499
#define DWT_FUNCTION_FUNCTION_Msk 963,60627
  __IM  uint32_t SSPSR;980,61070
  __IOM uint32_t CSPSR;981,61179
        uint32_t RESERVED0[RESERVED0982,61286
  __IOM uint32_t ACPR;983,61319
        uint32_t RESERVED1[RESERVED1984,61428
  __IOM uint32_t SPPR;985,61462
        uint32_t RESERVED2[RESERVED2986,61564
  __IM  uint32_t FFSR;987,61599
  __IOM uint32_t FFCR;988,61706
  __IM  uint32_t FSCR;989,61814
        uint32_t RESERVED3[RESERVED3990,61928
  __IM  uint32_t TRIGGER;991,61963
  __IM  uint32_t FIFO0;992,62051
  __IM  uint32_t ITATBCTR2;993,62143
        uint32_t RESERVED4[RESERVED4994,62224
  __IM  uint32_t ITATBCTR0;995,62257
  __IM  uint32_t FIFO1;996,62338
  __IOM uint32_t ITCTRL;997,62430
        uint32_t RESERVED5[RESERVED5998,62526
  __IOM uint32_t CLAIMSET;999,62560
  __IOM uint32_t CLAIMCLR;1000,62645
        uint32_t RESERVED7[RESERVED71001,62732
  __IM  uint32_t DEVID;1002,62765
  __IM  uint32_t DEVTYPE;1003,62847
} TPI_Type;1004,62931
#define TPI_ACPR_PRESCALER_Pos 1007,63007
#define TPI_ACPR_PRESCALER_Msk 1008,63132
#define TPI_SPPR_TXMODE_Pos 1011,63309
#define TPI_SPPR_TXMODE_Msk 1012,63431
#define TPI_FFSR_FtNonStop_Pos 1015,63610
#define TPI_FFSR_FtNonStop_Msk 1016,63735
#define TPI_FFSR_TCPresent_Pos 1018,63858
#define TPI_FFSR_TCPresent_Msk 1019,63983
#define TPI_FFSR_FtStopped_Pos 1021,64106
#define TPI_FFSR_FtStopped_Msk 1022,64231
#define TPI_FFSR_FlInProg_Pos 1024,64354
#define TPI_FFSR_FlInProg_Msk 1025,64478
#define TPI_FFCR_TrigIn_Pos 1028,64660
#define TPI_FFCR_TrigIn_Msk 1029,64782
#define TPI_FFCR_EnFCont_Pos 1031,64902
#define TPI_FFCR_EnFCont_Msk 1032,65025
#define TPI_TRIGGER_TRIGGER_Pos 1035,65186
#define TPI_TRIGGER_TRIGGER_Msk 1036,65312
#define TPI_FIFO0_ITM_ATVALID_Pos 1039,65497
#define TPI_FIFO0_ITM_ATVALID_Msk 1040,65625
#define TPI_FIFO0_ITM_bytecount_Pos 1042,65751
#define TPI_FIFO0_ITM_bytecount_Msk 1043,65881
#define TPI_FIFO0_ETM_ATVALID_Pos 1045,66009
#define TPI_FIFO0_ETM_ATVALID_Msk 1046,66137
#define TPI_FIFO0_ETM_bytecount_Pos 1048,66263
#define TPI_FIFO0_ETM_bytecount_Msk 1049,66393
#define TPI_FIFO0_ETM2_Pos 1051,66521
#define TPI_FIFO0_ETM2_Msk 1052,66642
#define TPI_FIFO0_ETM1_Pos 1054,66761
#define TPI_FIFO0_ETM1_Msk 1055,66882
#define TPI_FIFO0_ETM0_Pos 1057,67001
#define TPI_FIFO0_ETM0_Msk 1058,67122
#define TPI_ITATBCTR2_ATREADY2_Pos 1061,67283
#define TPI_ITATBCTR2_ATREADY2_Msk 1062,67412
#define TPI_ITATBCTR2_ATREADY1_Pos 1064,67539
#define TPI_ITATBCTR2_ATREADY1_Msk 1065,67668
#define TPI_FIFO1_ITM_ATVALID_Pos 1068,67856
#define TPI_FIFO1_ITM_ATVALID_Msk 1069,67984
#define TPI_FIFO1_ITM_bytecount_Pos 1071,68110
#define TPI_FIFO1_ITM_bytecount_Msk 1072,68240
#define TPI_FIFO1_ETM_ATVALID_Pos 1074,68368
#define TPI_FIFO1_ETM_ATVALID_Msk 1075,68496
#define TPI_FIFO1_ETM_bytecount_Pos 1077,68622
#define TPI_FIFO1_ETM_bytecount_Msk 1078,68752
#define TPI_FIFO1_ITM2_Pos 1080,68880
#define TPI_FIFO1_ITM2_Msk 1081,69001
#define TPI_FIFO1_ITM1_Pos 1083,69120
#define TPI_FIFO1_ITM1_Msk 1084,69241
#define TPI_FIFO1_ITM0_Pos 1086,69360
#define TPI_FIFO1_ITM0_Msk 1087,69481
#define TPI_ITATBCTR0_ATREADY2_Pos 1090,69642
#define TPI_ITATBCTR0_ATREADY2_Msk 1091,69771
#define TPI_ITATBCTR0_ATREADY1_Pos 1093,69898
#define TPI_ITATBCTR0_ATREADY1_Msk 1094,70027
#define TPI_ITCTRL_Mode_Pos 1097,70211
#define TPI_ITCTRL_Mode_Msk 1098,70333
#define TPI_DEVID_NRZVALID_Pos 1101,70491
#define TPI_DEVID_NRZVALID_Msk 1102,70616
#define TPI_DEVID_MANCVALID_Pos 1104,70739
#define TPI_DEVID_MANCVALID_Msk 1105,70865
#define TPI_DEVID_PTINVALID_Pos 1107,70989
#define TPI_DEVID_PTINVALID_Msk 1108,71115
#define TPI_DEVID_MinBufSz_Pos 1110,71239
#define TPI_DEVID_MinBufSz_Msk 1111,71364
#define TPI_DEVID_AsynClkIn_Pos 1113,71487
#define TPI_DEVID_AsynClkIn_Msk 1114,71613
#define TPI_DEVID_NrTraceInput_Pos 1116,71737
#define TPI_DEVID_NrTraceInput_Msk 1117,71866
#define TPI_DEVTYPE_SubType_Pos 1120,72033
#define TPI_DEVTYPE_SubType_Msk 1121,72159
#define TPI_DEVTYPE_MajorType_Pos 1123,72283
#define TPI_DEVTYPE_MajorType_Msk 1124,72411
  __IM  uint32_t TYPE;1142,72905
  __IOM uint32_t CTRL;1143,72994
  __IOM uint32_t RNR;1144,73086
  __IOM uint32_t RBAR;1145,73184
  __IOM uint32_t RASR;1146,73288
  __IOM uint32_t RBAR_A1;1147,73398
  __IOM uint32_t RASR_A1;1148,73510
  __IOM uint32_t RBAR_A2;1149,73628
  __IOM uint32_t RASR_A2;1150,73740
  __IOM uint32_t RBAR_A3;1151,73858
  __IOM uint32_t RASR_A3;1152,73970
} MPU_Type;1153,74088
#define MPU_TYPE_IREGION_Pos 1156,74140
#define MPU_TYPE_IREGION_Msk 1157,74266
#define MPU_TYPE_DREGION_Pos 1159,74390
#define MPU_TYPE_DREGION_Msk 1160,74516
#define MPU_TYPE_SEPARATE_Pos 1162,74640
#define MPU_TYPE_SEPARATE_Msk 1163,74767
#define MPU_CTRL_PRIVDEFENA_Pos 1166,74932
#define MPU_CTRL_PRIVDEFENA_Msk 1167,75061
#define MPU_CTRL_HFNMIENA_Pos 1169,75188
#define MPU_CTRL_HFNMIENA_Msk 1170,75315
#define MPU_CTRL_ENABLE_Pos 1172,75440
#define MPU_CTRL_ENABLE_Msk 1173,75565
#define MPU_RNR_REGION_Pos 1176,75734
#define MPU_RNR_REGION_Msk 1177,75858
#define MPU_RBAR_ADDR_Pos 1180,76032
#define MPU_RBAR_ADDR_Msk 1181,76155
#define MPU_RBAR_VALID_Pos 1183,76276
#define MPU_RBAR_VALID_Msk 1184,76400
#define MPU_RBAR_REGION_Pos 1186,76522
#define MPU_RBAR_REGION_Msk 1187,76647
#define MPU_RASR_ATTRS_Pos 1190,76828
#define MPU_RASR_ATTRS_Msk 1191,76973
#define MPU_RASR_XN_Pos 1193,77116
#define MPU_RASR_XN_Msk 1194,77243
#define MPU_RASR_AP_Pos 1196,77368
#define MPU_RASR_AP_Msk 1197,77495
#define MPU_RASR_TEX_Pos 1199,77620
#define MPU_RASR_TEX_Msk 1200,77748
#define MPU_RASR_S_Pos 1202,77874
#define MPU_RASR_S_Msk 1203,78000
#define MPU_RASR_C_Pos 1205,78124
#define MPU_RASR_C_Msk 1206,78250
#define MPU_RASR_B_Pos 1208,78374
#define MPU_RASR_B_Msk 1209,78500
#define MPU_RASR_SRD_Pos 1211,78624
#define MPU_RASR_SRD_Msk 1212,78761
#define MPU_RASR_SIZE_Pos 1214,78896
#define MPU_RASR_SIZE_Msk 1215,79032
#define MPU_RASR_ENABLE_Pos 1217,79166
#define MPU_RASR_ENABLE_Msk 1218,79302
  __IOM uint32_t DHCSR;1236,79768
  __OM  uint32_t DCRSR;1237,79881
  __IOM uint32_t DCRDR;1238,79990
  __IOM uint32_t DEMCR;1239,80095
} CoreDebug_Type;1240,80211
#define CoreDebug_DHCSR_DBGKEY_Pos 1243,80293
#define CoreDebug_DHCSR_DBGKEY_Msk 1244,80425
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1246,80555
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1247,80691
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1249,80825
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1250,80962
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1252,81097
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1253,81231
#define CoreDebug_DHCSR_S_SLEEP_Pos 1255,81363
#define CoreDebug_DHCSR_S_SLEEP_Msk 1256,81496
#define CoreDebug_DHCSR_S_HALT_Pos 1258,81627
#define CoreDebug_DHCSR_S_HALT_Msk 1259,81759
#define CoreDebug_DHCSR_S_REGRDY_Pos 1261,81889
#define CoreDebug_DHCSR_S_REGRDY_Msk 1262,82023
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1264,82155
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1265,82292
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1267,82427
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1268,82563
#define CoreDebug_DHCSR_C_STEP_Pos 1270,82697
#define CoreDebug_DHCSR_C_STEP_Msk 1271,82829
#define CoreDebug_DHCSR_C_HALT_Pos 1273,82959
#define CoreDebug_DHCSR_C_HALT_Msk 1274,83091
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1276,83221
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1277,83356
#define CoreDebug_DCRSR_REGWnR_Pos 1280,83546
#define CoreDebug_DCRSR_REGWnR_Msk 1281,83678
#define CoreDebug_DCRSR_REGSEL_Pos 1283,83808
#define CoreDebug_DCRSR_REGSEL_Msk 1284,83940
#define CoreDebug_DEMCR_TRCENA_Pos 1287,84134
#define CoreDebug_DEMCR_TRCENA_Msk 1288,84266
#define CoreDebug_DEMCR_MON_REQ_Pos 1290,84396
#define CoreDebug_DEMCR_MON_REQ_Msk 1291,84529
#define CoreDebug_DEMCR_MON_STEP_Pos 1293,84660
#define CoreDebug_DEMCR_MON_STEP_Msk 1294,84794
#define CoreDebug_DEMCR_MON_PEND_Pos 1296,84926
#define CoreDebug_DEMCR_MON_PEND_Msk 1297,85060
#define CoreDebug_DEMCR_MON_EN_Pos 1299,85192
#define CoreDebug_DEMCR_MON_EN_Msk 1300,85324
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1302,85454
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1303,85590
#define CoreDebug_DEMCR_VC_INTERR_Pos 1305,85724
#define CoreDebug_DEMCR_VC_INTERR_Msk 1306,85859
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1308,85992
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1309,86127
#define CoreDebug_DEMCR_VC_STATERR_Pos 1311,86260
#define CoreDebug_DEMCR_VC_STATERR_Msk 1312,86396
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1314,86530
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1315,86665
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1317,86798
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1318,86934
#define CoreDebug_DEMCR_VC_MMERR_Pos 1320,87068
#define CoreDebug_DEMCR_VC_MMERR_Msk 1321,87202
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1323,87334
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1324,87472
#define _VAL2FLD(1342,88133
#define _FLD2VAL(1350,88511
#define SCS_BASE 1363,88864
#define ITM_BASE 1364,88977
#define DWT_BASE 1365,89073
#define TPI_BASE 1366,89169
#define CoreDebug_BASE 1367,89265
#define SysTick_BASE 1368,89368
#define NVIC_BASE 1369,89468
#define SCB_BASE 1370,89565
#define SCnSCB 1372,89680
#define SCB 1373,89794
#define SysTick 1374,89898
#define NVIC 1375,90006
#define ITM 1376,90111
#define DWT 1377,90215
#define TPI 1378,90319
#define CoreDebug 1379,90423
  #define MPU_BASE 1382,90590
  #define MPU 1383,90692
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 1414,91621
  #define NVIC_SetPriorityGrouping 1418,91748
  #define NVIC_GetPriorityGrouping 1419,91814
  #define NVIC_EnableIRQ 1420,91880
  #define NVIC_GetEnableIRQ 1421,91936
  #define NVIC_DisableIRQ 1422,91995
  #define NVIC_GetPendingIRQ 1423,92052
  #define NVIC_SetPendingIRQ 1424,92112
  #define NVIC_ClearPendingIRQ 1425,92172
  #define NVIC_GetActive 1426,92234
  #define NVIC_SetPriority 1427,92290
  #define NVIC_GetPriority 1428,92348
  #define NVIC_SystemReset 1429,92406
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 1434,92572
  #define NVIC_SetVector 1438,92705
  #define NVIC_GetVector 1439,92761
#define NVIC_USER_IRQ_OFFSET 1442,92857
#define EXC_RETURN_HANDLER 1446,92978
#define EXC_RETURN_THREAD_MSP 1447,93115
#define EXC_RETURN_THREAD_PSP 1448,93252
__STATIC_INLINE void __NVIC_SetPriorityGrouping(1460,93886
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(1479,94843
__STATIC_INLINE void __NVIC_EnableIRQ(1491,95221
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(1510,95819
__STATIC_INLINE void __NVIC_DisableIRQ(1529,96313
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(1548,96913
__STATIC_INLINE void __NVIC_SetPendingIRQ(1567,97423
__STATIC_INLINE void __NVIC_ClearPendingIRQ(1582,97865
__STATIC_INLINE uint32_t __NVIC_GetActive(1599,98434
__STATIC_INLINE void __NVIC_SetPriority(1621,99139
__STATIC_INLINE uint32_t __NVIC_GetPriority(1643,99991
__STATIC_INLINE uint32_t NVIC_EncodePriority 1668,100971
__STATIC_INLINE void NVIC_DecodePriority 1695,102483
__STATIC_INLINE void __NVIC_SetVector(1718,103788
__STATIC_INLINE uint32_t __NVIC_GetVector(1734,104438
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(1745,104708
__STATIC_INLINE uint32_t SCB_GetFPUType(1779,105947
__STATIC_INLINE uint32_t SysTick_Config(1810,107069
#define                 ITM_RXBUFFER_EMPTY 1841,108373
__STATIC_INLINE uint32_t ITM_SendChar 1852,108915
__STATIC_INLINE int32_t ITM_ReceiveChar 1873,109473
__STATIC_INLINE int32_t ITM_CheckChar 1893,110010

Drivers/CMSIS/Include/core_starmc1.h,50541
#define __CORE_STAR_H_GENERIC35,1449
#define __STAR_MC 69,2430
      #define __FPU_USED 77,2818
      #define __FPU_USED 80,2966
    #define __FPU_USED 83,3022
      #define __DSP_USED 88,3191
      #define __DSP_USED 91,3355
    #define __DSP_USED 94,3413
      #define __FPU_USED 100,3609
      #define __FPU_USED 103,3759
    #define __FPU_USED 106,3815
      #define __DSP_USED 111,3984
      #define __DSP_USED 114,4148
    #define __DSP_USED 117,4206
      #define __FPU_USED 123,4391
      #define __FPU_USED 126,4539
    #define __FPU_USED 129,4595
      #define __DSP_USED 134,4764
      #define __DSP_USED 137,4928
    #define __DSP_USED 140,4986
      #define __FPU_USED 146,5149
      #define __FPU_USED 149,5297
    #define __FPU_USED 152,5353
      #define __DSP_USED 157,5522
      #define __DSP_USED 160,5686
    #define __DSP_USED 163,5744
      #define __FPU_USED 169,5915
      #define __FPU_USED 172,6063
    #define __FPU_USED 175,6119
      #define __FPU_USED 181,6284
      #define __FPU_USED 184,6432
    #define __FPU_USED 187,6488
      #define __FPU_USED 193,6649
      #define __FPU_USED 196,6797
    #define __FPU_USED 199,6853
#define __CORE_STAR_H_DEPENDANT216,7126
    #define __STAR_REV 225,7309
    #define __FPU_PRESENT 230,7470
    #define __MPU_PRESENT 235,7629
    #define __SAUREGION_PRESENT 240,7794
    #define __DSP_PRESENT 245,7959
    #define __ICACHE_PRESENT 250,8121
    #define __DCACHE_PRESENT 255,8286
    #define __DTCM_PRESENT 260,8449
    #define __NVIC_PRIO_BITS 265,8619
    #define __Vendor_SysTickConfig 270,8790
  #define   __I 284,9274
  #define   __I 286,9363
#define     __O 288,9453
#define     __IO 289,9536
#define     __IM 292,9685
#define     __OM 293,9783
#define     __IOM 294,9882
    uint32_t _reserved0:_reserved0331,10869
    uint32_t GE:GE332,10941
    uint32_t _reserved1:_reserved1333,11032
    uint32_t Q:Q334,11104
    uint32_t V:V335,11193
    uint32_t C:C336,11285
    uint32_t Z:Z337,11374
    uint32_t N:N338,11462
  } b;339,11554
  uint32_t w;340,11635
} APSR_Type;341,11716
#define APSR_N_Pos 344,11765
#define APSR_N_Msk 345,11881
#define APSR_Z_Pos 347,11995
#define APSR_Z_Msk 348,12111
#define APSR_C_Pos 350,12225
#define APSR_C_Msk 351,12341
#define APSR_V_Pos 353,12455
#define APSR_V_Msk 354,12571
#define APSR_Q_Pos 356,12685
#define APSR_Q_Msk 357,12801
#define APSR_GE_Pos 359,12915
#define APSR_GE_Msk 360,13032
    uint32_t ISR:ISR370,13270
    uint32_t _reserved0:_reserved0371,13350
  } b;372,13422
  uint32_t w;373,13503
} IPSR_Type;374,13584
#define IPSR_ISR_Pos 377,13633
#define IPSR_ISR_Msk 378,13751
    uint32_t ISR:ISR388,13997
    uint32_t _reserved0:_reserved0389,14077
    uint32_t GE:GE390,14149
    uint32_t _reserved1:_reserved1391,14240
    uint32_t T:T392,14312
    uint32_t IT:IT393,14401
    uint32_t Q:Q394,14490
    uint32_t V:V395,14579
    uint32_t C:C396,14671
    uint32_t Z:Z397,14760
    uint32_t N:N398,14848
  } b;399,14940
  uint32_t w;400,15021
} xPSR_Type;401,15102
#define xPSR_N_Pos 404,15151
#define xPSR_N_Msk 405,15267
#define xPSR_Z_Pos 407,15381
#define xPSR_Z_Msk 408,15497
#define xPSR_C_Pos 410,15611
#define xPSR_C_Msk 411,15727
#define xPSR_V_Pos 413,15841
#define xPSR_V_Msk 414,15957
#define xPSR_Q_Pos 416,16071
#define xPSR_Q_Msk 417,16187
#define xPSR_IT_Pos 419,16301
#define xPSR_IT_Msk 420,16418
#define xPSR_T_Pos 422,16533
#define xPSR_T_Msk 423,16649
#define xPSR_GE_Pos 425,16763
#define xPSR_GE_Msk 426,16880
#define xPSR_ISR_Pos 428,16995
#define xPSR_ISR_Msk 429,17113
    uint32_t nPRIV:nPRIV439,17339
    uint32_t SPSEL:SPSEL440,17437
    uint32_t FPCA:FPCA441,17521
    uint32_t SFPA:SFPA442,17614
    uint32_t _reserved1:_reserved1443,17706
  } b;444,17778
  uint32_t w;445,17859
} CONTROL_Type;446,17940
#define CONTROL_SFPA_Pos 449,17995
#define CONTROL_SFPA_Msk 450,18117
#define CONTROL_FPCA_Pos 452,18237
#define CONTROL_FPCA_Msk 453,18359
#define CONTROL_SPSEL_Pos 455,18479
#define CONTROL_SPSEL_Msk 456,18602
#define CONTROL_nPRIV_Pos 458,18723
#define CONTROL_nPRIV_Msk 459,18846
  __IOM uint32_t ISER[ISER476,19297
        uint32_t RESERVED0[RESERVED0477,19398
  __IOM uint32_t ICER[ICER478,19432
        uint32_t RSERVED1[RSERVED1479,19535
  __IOM uint32_t ISPR[ISPR480,19568
        uint32_t RESERVED2[RESERVED2481,19670
  __IOM uint32_t ICPR[ICPR482,19704
        uint32_t RESERVED3[RESERVED3483,19808
  __IOM uint32_t IABR[IABR484,19842
        uint32_t RESERVED4[RESERVED4485,19943
  __IOM uint32_t ITNS[ITNS486,19977
        uint32_t RESERVED5[RESERVED5487,20084
  __IOM uint8_t  IPR[IPR488,20118
        uint32_t RESERVED6[RESERVED6489,20229
  __OM  uint32_t STIR;490,20264
}  NVIC_Type;491,20371
#define NVIC_STIR_INTID_Pos 494,20445
#define NVIC_STIR_INTID_Msk 495,20568
  __IM  uint32_t CPUID;512,20997
  __IOM uint32_t ICSR;513,21088
  __IOM uint32_t VTOR;514,21196
  __IOM uint32_t AIRCR;515,21296
  __IOM uint32_t SCR;516,21416
  __IOM uint32_t CCR;517,21511
  __IOM uint8_t  SHPR[SHPR518,21613
  __IOM uint32_t SHCSR;519,21738
  __IOM uint32_t CFSR;520,21851
  __IOM uint32_t HFSR;521,21957
  __IOM uint32_t DFSR;522,22054
  __IOM uint32_t MMFAR;523,22153
  __IOM uint32_t BFAR;524,22257
  __IOM uint32_t AFSR;525,22354
  __IM  uint32_t ID_PFR[ID_PFR526,22457
  __IM  uint32_t ID_DFR;527,22555
  __IM  uint32_t ID_AFR;528,22649
  __IM  uint32_t ID_MMFR[ID_MMFR529,22747
  __IM  uint32_t ID_ISAR[ID_ISAR530,22848
        uint32_t RESERVED0[RESERVED0531,22955
  __IM  uint32_t CLIDR;532,22988
  __IM  uint32_t CTR;533,23083
  __IM  uint32_t CCSIDR;534,23174
  __IOM uint32_t CSSELR;535,23268
  __IOM uint32_t CPACR;536,23369
  __IOM uint32_t NSACR;537,23476
        uint32_t RESERVED_ADD1[RESERVED_ADD1538,23582
  __IOM uint32_t SFSR;539,23626
  __IOM uint32_t SFAR;540,23726
        uint32_t RESERVED3[RESERVED3541,23827
  __OM  uint32_t STIR;542,23861
        uint32_t RESERVED4[RESERVED4543,23978
  __IM  uint32_t MVFR0;544,24012
  __IM  uint32_t MVFR1;545,24116
  __IM  uint32_t MVFR2;546,24220
        uint32_t RESERVED5[RESERVED5547,24324
  __OM  uint32_t ICIALLU;548,24357
        uint32_t RESERVED6[RESERVED6549,24458
  __OM  uint32_t ICIMVAU;550,24491
  __OM  uint32_t DCIMVAC;551,24595
  __OM  uint32_t DCISW;552,24699
  __OM  uint32_t DCCMVAU;553,24800
  __OM  uint32_t DCCMVAC;554,24899
  __OM  uint32_t DCCSW;555,24998
  __OM  uint32_t DCCIMVAC;556,25094
  __OM  uint32_t DCCISW;557,25208
} SCB_Type;558,25319
  __IOM uint32_t CACR;562,25353
  __IOM uint32_t ITCMCR;563,25440
  __IOM uint32_t DTCMCR;564,25552
}EMSS_Type;EMSS_Type565,25659
#define SCB_CPUID_IMPLEMENTER_Pos 568,25712
#define SCB_CPUID_IMPLEMENTER_Msk 569,25843
#define SCB_CPUID_VARIANT_Pos 571,25972
#define SCB_CPUID_VARIANT_Msk 572,26099
#define SCB_CPUID_ARCHITECTURE_Pos 574,26224
#define SCB_CPUID_ARCHITECTURE_Msk 575,26356
#define SCB_CPUID_PARTNO_Pos 577,26486
#define SCB_CPUID_PARTNO_Msk 578,26612
#define SCB_CPUID_REVISION_Pos 580,26736
#define SCB_CPUID_REVISION_Msk 581,26864
#define SCB_ICSR_PENDNMISET_Pos 584,27046
#define SCB_ICSR_PENDNMISET_Msk 585,27175
#define SCB_ICSR_NMIPENDSET_Pos 587,27302
#define SCB_ICSR_NMIPENDSET_Msk 588,27455
#define SCB_ICSR_PENDNMICLR_Pos 590,27606
#define SCB_ICSR_PENDNMICLR_Msk 591,27735
#define SCB_ICSR_PENDSVSET_Pos 593,27862
#define SCB_ICSR_PENDSVSET_Msk 594,27990
#define SCB_ICSR_PENDSVCLR_Pos 596,28116
#define SCB_ICSR_PENDSVCLR_Msk 597,28244
#define SCB_ICSR_PENDSTSET_Pos 599,28370
#define SCB_ICSR_PENDSTSET_Msk 600,28498
#define SCB_ICSR_PENDSTCLR_Pos 602,28624
#define SCB_ICSR_PENDSTCLR_Msk 603,28752
#define SCB_ICSR_STTNS_Pos 605,28878
#define SCB_ICSR_STTNS_Msk 606,29023
#define SCB_ICSR_ISRPREEMPT_Pos 608,29166
#define SCB_ICSR_ISRPREEMPT_Msk 609,29295
#define SCB_ICSR_ISRPENDING_Pos 611,29422
#define SCB_ICSR_ISRPENDING_Msk 612,29551
#define SCB_ICSR_VECTPENDING_Pos 614,29678
#define SCB_ICSR_VECTPENDING_Msk 615,29808
#define SCB_ICSR_RETTOBASE_Pos 617,29936
#define SCB_ICSR_RETTOBASE_Msk 618,30064
#define SCB_ICSR_VECTACTIVE_Pos 620,30190
#define SCB_ICSR_VECTACTIVE_Msk 621,30319
#define SCB_VTOR_TBLOFF_Pos 624,30498
#define SCB_VTOR_TBLOFF_Msk 625,30623
#define SCB_AIRCR_VECTKEY_Pos 628,30818
#define SCB_AIRCR_VECTKEY_Msk 629,30945
#define SCB_AIRCR_VECTKEYSTAT_Pos 631,31070
#define SCB_AIRCR_VECTKEYSTAT_Msk 632,31201
#define SCB_AIRCR_ENDIANESS_Pos 634,31330
#define SCB_AIRCR_ENDIANESS_Msk 635,31459
#define SCB_AIRCR_PRIS_Pos 637,31586
#define SCB_AIRCR_PRIS_Msk 638,31710
#define SCB_AIRCR_BFHFNMINS_Pos 640,31832
#define SCB_AIRCR_BFHFNMINS_Msk 641,31961
#define SCB_AIRCR_PRIGROUP_Pos 643,32088
#define SCB_AIRCR_PRIGROUP_Msk 644,32216
#define SCB_AIRCR_SYSRESETREQS_Pos 646,32342
#define SCB_AIRCR_SYSRESETREQS_Msk 647,32474
#define SCB_AIRCR_SYSRESETREQ_Pos 649,32604
#define SCB_AIRCR_SYSRESETREQ_Msk 650,32735
#define SCB_AIRCR_VECTCLRACTIVE_Pos 652,32864
#define SCB_AIRCR_VECTCLRACTIVE_Msk 653,32997
#define SCB_SCR_SEVONPEND_Pos 656,33175
#define SCB_SCR_SEVONPEND_Msk 657,33302
#define SCB_SCR_SLEEPDEEPS_Pos 659,33427
#define SCB_SCR_SLEEPDEEPS_Msk 660,33555
#define SCB_SCR_SLEEPDEEP_Pos 662,33681
#define SCB_SCR_SLEEPDEEP_Msk 663,33808
#define SCB_SCR_SLEEPONEXIT_Pos 665,33933
#define SCB_SCR_SLEEPONEXIT_Msk 666,34062
#define SCB_CCR_BP_Pos 669,34243
#define SCB_CCR_BP_Msk 670,34363
#define SCB_CCR_IC_Pos 672,34481
#define SCB_CCR_IC_Msk 673,34601
#define SCB_CCR_DC_Pos 675,34719
#define SCB_CCR_DC_Msk 676,34839
#define SCB_CCR_STKOFHFNMIGN_Pos 678,34957
#define SCB_CCR_STKOFHFNMIGN_Msk 679,35087
#define SCB_CCR_BFHFNMIGN_Pos 681,35215
#define SCB_CCR_BFHFNMIGN_Msk 682,35342
#define SCB_CCR_DIV_0_TRP_Pos 684,35467
#define SCB_CCR_DIV_0_TRP_Msk 685,35594
#define SCB_CCR_UNALIGN_TRP_Pos 687,35719
#define SCB_CCR_UNALIGN_TRP_Msk 688,35848
#define SCB_CCR_USERSETMPEND_Pos 690,35975
#define SCB_CCR_USERSETMPEND_Msk 691,36105
#define SCB_SHCSR_HARDFAULTPENDED_Pos 694,36298
#define SCB_SHCSR_HARDFAULTPENDED_Msk 695,36433
#define SCB_SHCSR_SECUREFAULTPENDED_Pos 697,36566
#define SCB_SHCSR_SECUREFAULTPENDED_Msk 698,36703
#define SCB_SHCSR_SECUREFAULTENA_Pos 700,36838
#define SCB_SHCSR_SECUREFAULTENA_Msk 701,36972
#define SCB_SHCSR_USGFAULTENA_Pos 703,37104
#define SCB_SHCSR_USGFAULTENA_Msk 704,37235
#define SCB_SHCSR_BUSFAULTENA_Pos 706,37364
#define SCB_SHCSR_BUSFAULTENA_Msk 707,37495
#define SCB_SHCSR_MEMFAULTENA_Pos 709,37624
#define SCB_SHCSR_MEMFAULTENA_Msk 710,37755
#define SCB_SHCSR_SVCALLPENDED_Pos 712,37884
#define SCB_SHCSR_SVCALLPENDED_Msk 713,38016
#define SCB_SHCSR_BUSFAULTPENDED_Pos 715,38146
#define SCB_SHCSR_BUSFAULTPENDED_Msk 716,38280
#define SCB_SHCSR_MEMFAULTPENDED_Pos 718,38412
#define SCB_SHCSR_MEMFAULTPENDED_Msk 719,38546
#define SCB_SHCSR_USGFAULTPENDED_Pos 721,38678
#define SCB_SHCSR_USGFAULTPENDED_Msk 722,38812
#define SCB_SHCSR_SYSTICKACT_Pos 724,38944
#define SCB_SHCSR_SYSTICKACT_Msk 725,39074
#define SCB_SHCSR_PENDSVACT_Pos 727,39202
#define SCB_SHCSR_PENDSVACT_Msk 728,39331
#define SCB_SHCSR_MONITORACT_Pos 730,39458
#define SCB_SHCSR_MONITORACT_Msk 731,39588
#define SCB_SHCSR_SVCALLACT_Pos 733,39716
#define SCB_SHCSR_SVCALLACT_Msk 734,39845
#define SCB_SHCSR_NMIACT_Pos 736,39972
#define SCB_SHCSR_NMIACT_Msk 737,40098
#define SCB_SHCSR_SECUREFAULTACT_Pos 739,40222
#define SCB_SHCSR_SECUREFAULTACT_Msk 740,40356
#define SCB_SHCSR_USGFAULTACT_Pos 742,40488
#define SCB_SHCSR_USGFAULTACT_Msk 743,40619
#define SCB_SHCSR_HARDFAULTACT_Pos 745,40748
#define SCB_SHCSR_HARDFAULTACT_Msk 746,40880
#define SCB_SHCSR_BUSFAULTACT_Pos 748,41010
#define SCB_SHCSR_BUSFAULTACT_Msk 749,41141
#define SCB_SHCSR_MEMFAULTACT_Pos 751,41270
#define SCB_SHCSR_MEMFAULTACT_Msk 752,41401
#define SCB_CFSR_USGFAULTSR_Pos 755,41588
#define SCB_CFSR_USGFAULTSR_Msk 756,41734
#define SCB_CFSR_BUSFAULTSR_Pos 758,41878
#define SCB_CFSR_BUSFAULTSR_Msk 759,42022
#define SCB_CFSR_MEMFAULTSR_Pos 761,42164
#define SCB_CFSR_MEMFAULTSR_Msk 762,42318
#define SCB_CFSR_MMARVALID_Pos 765,42558
#define SCB_CFSR_MMARVALID_Msk 766,42694
#define SCB_CFSR_MLSPERR_Pos 768,42828
#define SCB_CFSR_MLSPERR_Msk 769,42962
#define SCB_CFSR_MSTKERR_Pos 771,43094
#define SCB_CFSR_MSTKERR_Msk 772,43228
#define SCB_CFSR_MUNSTKERR_Pos 774,43360
#define SCB_CFSR_MUNSTKERR_Msk 775,43496
#define SCB_CFSR_DACCVIOL_Pos 777,43630
#define SCB_CFSR_DACCVIOL_Msk 778,43765
#define SCB_CFSR_IACCVIOL_Pos 780,43898
#define SCB_CFSR_IACCVIOL_Msk 781,44033
#define SCB_CFSR_BFARVALID_Pos 784,44247
#define SCB_CFSR_BFARVALID_Msk 785,44382
#define SCB_CFSR_LSPERR_Pos 787,44515
#define SCB_CFSR_LSPERR_Msk 788,44647
#define SCB_CFSR_STKERR_Pos 790,44777
#define SCB_CFSR_STKERR_Msk 791,44909
#define SCB_CFSR_UNSTKERR_Pos 793,45039
#define SCB_CFSR_UNSTKERR_Msk 794,45173
#define SCB_CFSR_IMPRECISERR_Pos 796,45305
#define SCB_CFSR_IMPRECISERR_Msk 797,45442
#define SCB_CFSR_PRECISERR_Pos 799,45577
#define SCB_CFSR_PRECISERR_Msk 800,45712
#define SCB_CFSR_IBUSERR_Pos 802,45845
#define SCB_CFSR_IBUSERR_Msk 803,45978
#define SCB_CFSR_DIVBYZERO_Pos 806,46192
#define SCB_CFSR_DIVBYZERO_Msk 807,46327
#define SCB_CFSR_UNALIGNED_Pos 809,46460
#define SCB_CFSR_UNALIGNED_Msk 810,46595
#define SCB_CFSR_STKOF_Pos 812,46728
#define SCB_CFSR_STKOF_Msk 813,46859
#define SCB_CFSR_NOCP_Pos 815,46988
#define SCB_CFSR_NOCP_Msk 816,47118
#define SCB_CFSR_INVPC_Pos 818,47246
#define SCB_CFSR_INVPC_Msk 819,47377
#define SCB_CFSR_INVSTATE_Pos 821,47506
#define SCB_CFSR_INVSTATE_Msk 822,47640
#define SCB_CFSR_UNDEFINSTR_Pos 824,47772
#define SCB_CFSR_UNDEFINSTR_Msk 825,47908
#define SCB_HFSR_DEBUGEVT_Pos 828,48092
#define SCB_HFSR_DEBUGEVT_Msk 829,48219
#define SCB_HFSR_FORCED_Pos 831,48344
#define SCB_HFSR_FORCED_Msk 832,48469
#define SCB_HFSR_VECTTBL_Pos 834,48592
#define SCB_HFSR_VECTTBL_Msk 835,48718
#define SCB_DFSR_EXTERNAL_Pos 838,48893
#define SCB_DFSR_EXTERNAL_Msk 839,49020
#define SCB_DFSR_VCATCH_Pos 841,49145
#define SCB_DFSR_VCATCH_Msk 842,49270
#define SCB_DFSR_DWTTRAP_Pos 844,49393
#define SCB_DFSR_DWTTRAP_Msk 845,49519
#define SCB_DFSR_BKPT_Pos 847,49643
#define SCB_DFSR_BKPT_Msk 848,49766
#define SCB_DFSR_HALTED_Pos 850,49887
#define SCB_DFSR_HALTED_Msk 851,50012
#define SCB_NSACR_CP11_Pos 854,50193
#define SCB_NSACR_CP11_Msk 855,50317
#define SCB_NSACR_CP10_Pos 857,50439
#define SCB_NSACR_CP10_Msk 858,50563
#define SCB_NSACR_CPn_Pos 860,50685
#define SCB_NSACR_CPn_Msk 861,50808
#define SCB_CLIDR_LOUU_Pos 864,50976
#define SCB_CLIDR_LOUU_Msk 865,51100
#define SCB_CLIDR_LOC_Pos 867,51222
#define SCB_CLIDR_LOC_Msk 868,51345
#define SCB_CLIDR_IC_Pos 870,51466
#define SCB_CLIDR_IC_Msk 871,51588
#define SCB_CLIDR_DC_Pos 873,51708
#define SCB_CLIDR_DC_Msk 874,51830
#define SCB_CTR_FORMAT_Pos 879,51997
#define SCB_CTR_FORMAT_Msk 880,52121
#define SCB_CTR_CWG_Pos 882,52243
#define SCB_CTR_CWG_Msk 883,52364
#define SCB_CTR_ERG_Pos 885,52483
#define SCB_CTR_ERG_Msk 886,52604
#define SCB_CTR_DMINLINE_Pos 888,52723
#define SCB_CTR_DMINLINE_Msk 889,52849
#define SCB_CTR_IMINLINE_Pos 891,52973
#define SCB_CTR_IMINLINE_Msk 892,53099
#define SCB_CCSIDR_WT_Pos 895,53269
#define SCB_CCSIDR_WT_Msk 896,53392
#define SCB_CCSIDR_WB_Pos 898,53513
#define SCB_CCSIDR_WB_Msk 899,53636
#define SCB_CCSIDR_RA_Pos 901,53757
#define SCB_CCSIDR_RA_Msk 902,53880
#define SCB_CCSIDR_WA_Pos 904,54001
#define SCB_CCSIDR_WA_Msk 905,54124
#define SCB_CCSIDR_NUMSETS_Pos 907,54245
#define SCB_CCSIDR_NUMSETS_Msk 908,54373
#define SCB_CCSIDR_ASSOCIATIVITY_Pos 910,54499
#define SCB_CCSIDR_ASSOCIATIVITY_Msk 911,54633
#define SCB_CCSIDR_LINESIZE_Pos 913,54765
#define SCB_CCSIDR_LINESIZE_Msk 914,54894
#define SCB_CSSELR_LEVEL_Pos 917,55074
#define SCB_CSSELR_LEVEL_Msk 918,55200
#define SCB_CSSELR_IND_Pos 920,55324
#define SCB_CSSELR_IND_Msk 921,55448
#define SCB_STIR_INTID_Pos 924,55631
#define SCB_STIR_INTID_Msk 925,55755
#define SCB_DCISW_LEVEL_Pos 928,55944
#define SCB_DCISW_LEVEL_Msk 929,56069
#define SCB_DCISW_WAY_Pos 931,56192
#define SCB_DCISW_WAY_Msk 932,56315
#define SCB_DCISW_SET_Pos 934,56436
#define SCB_DCISW_SET_Msk 935,56559
#define SCB_DCCSW_LEVEL_Pos 938,56741
#define SCB_DCCSW_LEVEL_Msk 939,56866
#define SCB_DCCSW_WAY_Pos 941,56989
#define SCB_DCCSW_WAY_Msk 942,57112
#define SCB_DCCSW_SET_Pos 944,57233
#define SCB_DCCSW_SET_Msk 945,57356
#define SCB_DCCISW_LEVEL_Pos 948,57548
#define SCB_DCCISW_LEVEL_Msk 949,57674
#define SCB_DCCISW_WAY_Pos 951,57798
#define SCB_DCCISW_WAY_Msk 952,57922
#define SCB_DCCISW_SET_Pos 954,58044
#define SCB_DCCISW_SET_Msk 955,58168
#define SCB_ITCMCR_SZ_Pos 959,58400
#define SCB_ITCMCR_SZ_Msk 960,58523
#define SCB_ITCMCR_EN_Pos 962,58644
#define SCB_ITCMCR_EN_Msk 963,58767
#define SCB_DTCMCR_SZ_Pos 966,58952
#define SCB_DTCMCR_SZ_Msk 967,59075
#define SCB_DTCMCR_EN_Pos 969,59196
#define SCB_DTCMCR_EN_Msk 970,59319
#define SCB_CACR_DCCLEAN_Pos 973,59485
#define SCB_CACR_DCCLEAN_Msk 974,59612
#define SCB_CACR_ICACTIVE_Pos 976,59736
#define SCB_CACR_ICACTIVE_Msk 977,59865
#define SCB_CACR_DCACTIVE_Pos 979,59991
#define SCB_CACR_DCACTIVE_Msk 980,60120
#define SCB_CACR_FORCEWT_Pos 982,60246
#define SCB_CACR_FORCEWT_Msk 983,60372
        uint32_t RESERVED0[RESERVED01000,60845
  __IM  uint32_t ICTR;1001,60878
  __IOM uint32_t ACTLR;1002,60984
  __IOM uint32_t CPPWR;1003,61082
} SCnSCB_Type;1004,61189
#define SCnSCB_ICTR_INTLINESNUM_Pos 1007,61261
#define SCnSCB_ICTR_INTLINESNUM_Msk 1008,61384
  __IOM uint32_t CTRL;1025,61811
  __IOM uint32_t LOAD;1026,61918
  __IOM uint32_t VAL;1027,62019
  __IM  uint32_t CALIB;1028,62121
} SysTick_Type;1029,62221
#define SysTick_CTRL_COUNTFLAG_Pos 1032,62293
#define SysTick_CTRL_COUNTFLAG_Msk 1033,62425
#define SysTick_CTRL_CLKSOURCE_Pos 1035,62555
#define SysTick_CTRL_CLKSOURCE_Msk 1036,62687
#define SysTick_CTRL_TICKINT_Pos 1038,62817
#define SysTick_CTRL_TICKINT_Msk 1039,62947
#define SysTick_CTRL_ENABLE_Pos 1041,63075
#define SysTick_CTRL_ENABLE_Msk 1042,63204
#define SysTick_LOAD_RELOAD_Pos 1045,63374
#define SysTick_LOAD_RELOAD_Msk 1046,63503
#define SysTick_VAL_CURRENT_Pos 1049,63674
#define SysTick_VAL_CURRENT_Msk 1050,63803
#define SysTick_CALIB_NOREF_Pos 1053,63978
#define SysTick_CALIB_NOREF_Msk 1054,64107
#define SysTick_CALIB_SKEW_Pos 1056,64234
#define SysTick_CALIB_SKEW_Msk 1057,64362
#define SysTick_CALIB_TENMS_Pos 1059,64488
#define SysTick_CALIB_TENMS_Msk 1060,64617
    __OM  uint8_t    u8;1079,65113
    __OM  uint16_t   u16;1080,65208
    __OM  uint32_t   u32;1081,65304
  }  PORT 1082,65400
        uint32_t RESERVED0[RESERVED01083,65499
  __IOM uint32_t TER;1084,65534
        uint32_t RESERVED1[RESERVED11085,65631
  __IOM uint32_t TPR;1086,65665
        uint32_t RESERVED2[RESERVED21087,65765
  __IOM uint32_t TCR;1088,65799
        uint32_t RESERVED3[RESERVED31089,65897
        uint32_t RESERVED4[RESERVED41090,65931
  __OM  uint32_t LAR;1091,65965
  __IM  uint32_t LSR;1092,66061
        uint32_t RESERVED5[RESERVED51093,66157
  __IM  uint32_t DEVARCH;1094,66190
        uint32_t RESERVED6[RESERVED61095,66294
  __IM  uint32_t PID4;1096,66327
  __IM  uint32_t PID5;1097,66440
  __IM  uint32_t PID6;1098,66553
  __IM  uint32_t PID7;1099,66666
  __IM  uint32_t PID0;1100,66779
  __IM  uint32_t PID1;1101,66892
  __IM  uint32_t PID2;1102,67005
  __IM  uint32_t PID3;1103,67118
  __IM  uint32_t CID0;1104,67231
  __IM  uint32_t CID1;1105,67344
  __IM  uint32_t CID2;1106,67457
  __IM  uint32_t CID3;1107,67570
} ITM_Type;1108,67683
#define ITM_STIM_DISABLED_Pos 1111,67744
#define ITM_STIM_DISABLED_Msk 1112,67871
#define ITM_STIM_FIFOREADY_Pos 1114,67996
#define ITM_STIM_FIFOREADY_Msk 1115,68124
#define ITM_TPR_PRIVMASK_Pos 1118,68298
#define ITM_TPR_PRIVMASK_Msk 1119,68424
#define ITM_TCR_BUSY_Pos 1122,68594
#define ITM_TCR_BUSY_Msk 1123,68716
#define ITM_TCR_TRACEBUSID_Pos 1125,68836
#define ITM_TCR_TRACEBUSID_Msk 1126,68959
#define ITM_TCR_GTSFREQ_Pos 1128,69080
#define ITM_TCR_GTSFREQ_Msk 1129,69224
#define ITM_TCR_TSPRESCALE_Pos 1131,69366
#define ITM_TCR_TSPRESCALE_Msk 1132,69494
#define ITM_TCR_STALLENA_Pos 1134,69620
#define ITM_TCR_STALLENA_Msk 1135,69746
#define ITM_TCR_SWOENA_Pos 1137,69870
#define ITM_TCR_SWOENA_Msk 1138,69994
#define ITM_TCR_DWTENA_Pos 1140,70116
#define ITM_TCR_DWTENA_Msk 1141,70240
#define ITM_TCR_SYNCENA_Pos 1143,70362
#define ITM_TCR_SYNCENA_Msk 1144,70487
#define ITM_TCR_TSENA_Pos 1146,70610
#define ITM_TCR_TSENA_Msk 1147,70733
#define ITM_TCR_ITMENA_Pos 1149,70854
#define ITM_TCR_ITMENA_Msk 1150,70986
#define ITM_LSR_ByteAcc_Pos 1153,71160
#define ITM_LSR_ByteAcc_Msk 1154,71285
#define ITM_LSR_Access_Pos 1156,71408
#define ITM_LSR_Access_Msk 1157,71532
#define ITM_LSR_Present_Pos 1159,71654
#define ITM_LSR_Present_Msk 1160,71779
  __IOM uint32_t CTRL;1177,72234
  __IOM uint32_t CYCCNT;1178,72322
  __IOM uint32_t CPICNT;1179,72414
  __IOM uint32_t EXCCNT;1180,72504
  __IOM uint32_t SLEEPCNT;1181,72609
  __IOM uint32_t LSUCNT;1182,72701
  __IOM uint32_t FOLDCNT;1183,72791
  __IM  uint32_t PCSR;1184,72896
  __IOM uint32_t COMP0;1185,72999
        uint32_t RESERVED1[RESERVED11186,73092
  __IOM uint32_t FUNCTION0;1187,73125
        uint32_t RESERVED2[RESERVED21188,73216
  __IOM uint32_t COMP1;1189,73249
        uint32_t RESERVED3[RESERVED31190,73342
  __IOM uint32_t FUNCTION1;1191,73375
        uint32_t RESERVED4[RESERVED41192,73466
  __IOM uint32_t COMP2;1193,73499
        uint32_t RESERVED5[RESERVED51194,73592
  __IOM uint32_t FUNCTION2;1195,73625
        uint32_t RESERVED6[RESERVED61196,73716
  __IOM uint32_t COMP3;1197,73749
        uint32_t RESERVED7[RESERVED71198,73842
  __IOM uint32_t FUNCTION3;1199,73875
        uint32_t RESERVED8[RESERVED81200,73966
  __IOM uint32_t COMP4;1201,73999
        uint32_t RESERVED9[RESERVED91202,74092
  __IOM uint32_t FUNCTION4;1203,74125
        uint32_t RESERVED10[RESERVED101204,74216
  __IOM uint32_t COMP5;1205,74250
        uint32_t RESERVED11[RESERVED111206,74343
  __IOM uint32_t FUNCTION5;1207,74377
        uint32_t RESERVED12[RESERVED121208,74468
  __IOM uint32_t COMP6;1209,74502
        uint32_t RESERVED13[RESERVED131210,74595
  __IOM uint32_t FUNCTION6;1211,74629
        uint32_t RESERVED14[RESERVED141212,74720
  __IOM uint32_t COMP7;1213,74754
        uint32_t RESERVED15[RESERVED151214,74847
  __IOM uint32_t FUNCTION7;1215,74881
        uint32_t RESERVED16[RESERVED161216,74972
  __IOM uint32_t COMP8;1217,75006
        uint32_t RESERVED17[RESERVED171218,75099
  __IOM uint32_t FUNCTION8;1219,75133
        uint32_t RESERVED18[RESERVED181220,75224
  __IOM uint32_t COMP9;1221,75258
        uint32_t RESERVED19[RESERVED191222,75351
  __IOM uint32_t FUNCTION9;1223,75385
        uint32_t RESERVED20[RESERVED201224,75476
  __IOM uint32_t COMP10;1225,75510
        uint32_t RESERVED21[RESERVED211226,75604
  __IOM uint32_t FUNCTION10;1227,75638
        uint32_t RESERVED22[RESERVED221228,75730
  __IOM uint32_t COMP11;1229,75764
        uint32_t RESERVED23[RESERVED231230,75858
  __IOM uint32_t FUNCTION11;1231,75892
        uint32_t RESERVED24[RESERVED241232,75984
  __IOM uint32_t COMP12;1233,76018
        uint32_t RESERVED25[RESERVED251234,76112
  __IOM uint32_t FUNCTION12;1235,76146
        uint32_t RESERVED26[RESERVED261236,76238
  __IOM uint32_t COMP13;1237,76272
        uint32_t RESERVED27[RESERVED271238,76366
  __IOM uint32_t FUNCTION13;1239,76400
        uint32_t RESERVED28[RESERVED281240,76492
  __IOM uint32_t COMP14;1241,76526
        uint32_t RESERVED29[RESERVED291242,76620
  __IOM uint32_t FUNCTION14;1243,76654
        uint32_t RESERVED30[RESERVED301244,76746
  __IOM uint32_t COMP15;1245,76780
        uint32_t RESERVED31[RESERVED311246,76874
  __IOM uint32_t FUNCTION15;1247,76908
        uint32_t RESERVED32[RESERVED321248,77000
  __IM  uint32_t LSR;1249,77036
        uint32_t RESERVED33[RESERVED331250,77128
  __IM  uint32_t DEVARCH;1251,77162
} DWT_Type;1252,77262
#define DWT_CTRL_NUMCOMP_Pos 1255,77317
#define DWT_CTRL_NUMCOMP_Msk 1256,77440
#define DWT_CTRL_NOTRCPKT_Pos 1258,77561
#define DWT_CTRL_NOTRCPKT_Msk 1259,77685
#define DWT_CTRL_NOEXTTRIG_Pos 1261,77807
#define DWT_CTRL_NOEXTTRIG_Msk 1262,77932
#define DWT_CTRL_NOCYCCNT_Pos 1264,78055
#define DWT_CTRL_NOCYCCNT_Msk 1265,78179
#define DWT_CTRL_NOPRFCNT_Pos 1267,78301
#define DWT_CTRL_NOPRFCNT_Msk 1268,78425
#define DWT_CTRL_CYCDISS_Pos 1270,78547
#define DWT_CTRL_CYCDISS_Msk 1271,78670
#define DWT_CTRL_CYCEVTENA_Pos 1273,78791
#define DWT_CTRL_CYCEVTENA_Msk 1274,78916
#define DWT_CTRL_FOLDEVTENA_Pos 1276,79039
#define DWT_CTRL_FOLDEVTENA_Msk 1277,79165
#define DWT_CTRL_LSUEVTENA_Pos 1279,79289
#define DWT_CTRL_LSUEVTENA_Msk 1280,79414
#define DWT_CTRL_SLEEPEVTENA_Pos 1282,79537
#define DWT_CTRL_SLEEPEVTENA_Msk 1283,79664
#define DWT_CTRL_EXCEVTENA_Pos 1285,79789
#define DWT_CTRL_EXCEVTENA_Msk 1286,79914
#define DWT_CTRL_CPIEVTENA_Pos 1288,80037
#define DWT_CTRL_CPIEVTENA_Msk 1289,80162
#define DWT_CTRL_EXCTRCENA_Pos 1291,80285
#define DWT_CTRL_EXCTRCENA_Msk 1292,80410
#define DWT_CTRL_PCSAMPLENA_Pos 1294,80533
#define DWT_CTRL_PCSAMPLENA_Msk 1295,80659
#define DWT_CTRL_SYNCTAP_Pos 1297,80783
#define DWT_CTRL_SYNCTAP_Msk 1298,80906
#define DWT_CTRL_CYCTAP_Pos 1300,81027
#define DWT_CTRL_CYCTAP_Msk 1301,81149
#define DWT_CTRL_POSTINIT_Pos 1303,81269
#define DWT_CTRL_POSTINIT_Msk 1304,81393
#define DWT_CTRL_POSTPRESET_Pos 1306,81515
#define DWT_CTRL_POSTPRESET_Msk 1307,81641
#define DWT_CTRL_CYCCNTENA_Pos 1309,81765
#define DWT_CTRL_CYCCNTENA_Msk 1310,81890
#define DWT_CPICNT_CPICNT_Pos 1313,82055
#define DWT_CPICNT_CPICNT_Msk 1314,82179
#define DWT_EXCCNT_EXCCNT_Pos 1317,82358
#define DWT_EXCCNT_EXCCNT_Msk 1318,82482
#define DWT_SLEEPCNT_SLEEPCNT_Pos 1321,82648
#define DWT_SLEEPCNT_SLEEPCNT_Msk 1322,82776
#define DWT_LSUCNT_LSUCNT_Pos 1325,82944
#define DWT_LSUCNT_LSUCNT_Msk 1326,83068
#define DWT_FOLDCNT_FOLDCNT_Pos 1329,83247
#define DWT_FOLDCNT_FOLDCNT_Msk 1330,83373
#define DWT_FUNCTION_ID_Pos 1333,83549
#define DWT_FUNCTION_ID_Msk 1334,83671
#define DWT_FUNCTION_MATCHED_Pos 1336,83791
#define DWT_FUNCTION_MATCHED_Msk 1337,83918
#define DWT_FUNCTION_DATAVSIZE_Pos 1339,84043
#define DWT_FUNCTION_DATAVSIZE_Msk 1340,84172
#define DWT_FUNCTION_ACTION_Pos 1342,84299
#define DWT_FUNCTION_ACTION_Msk 1343,84425
#define DWT_FUNCTION_MATCH_Pos 1345,84549
#define DWT_FUNCTION_MATCH_Msk 1346,84674
  __IM  uint32_t SSPSR;1363,85114
  __IOM uint32_t CSPSR;1364,85223
        uint32_t RESERVED0[RESERVED01365,85330
  __IOM uint32_t ACPR;1366,85363
        uint32_t RESERVED1[RESERVED11367,85472
  __IOM uint32_t SPPR;1368,85506
        uint32_t RESERVED2[RESERVED21369,85608
  __IM  uint32_t FFSR;1370,85643
  __IOM uint32_t FFCR;1371,85750
  __IOM uint32_t PSCR;1372,85858
        uint32_t RESERVED3[RESERVED31373,85971
  __IM  uint32_t TRIGGER;1374,86006
  __IM  uint32_t ITFTTD0;1375,86094
  __IOM uint32_t ITATBCTR2;1376,86208
        uint32_t RESERVED4[RESERVED41377,86319
  __IM  uint32_t ITATBCTR0;1378,86352
  __IM  uint32_t ITFTTD1;1379,86463
  __IOM uint32_t ITCTRL;1380,86577
        uint32_t RESERVED5[RESERVED51381,86673
  __IOM uint32_t CLAIMSET;1382,86707
  __IOM uint32_t CLAIMCLR;1383,86792
        uint32_t RESERVED7[RESERVED71384,86879
  __IM  uint32_t DEVID;1385,86912
  __IM  uint32_t DEVTYPE;1386,87013
} TPI_Type;1387,87116
#define TPI_ACPR_PRESCALER_Pos 1390,87192
#define TPI_ACPR_PRESCALER_Msk 1391,87317
#define TPI_SPPR_TXMODE_Pos 1394,87494
#define TPI_SPPR_TXMODE_Msk 1395,87616
#define TPI_FFSR_FtNonStop_Pos 1398,87795
#define TPI_FFSR_FtNonStop_Msk 1399,87920
#define TPI_FFSR_TCPresent_Pos 1401,88043
#define TPI_FFSR_TCPresent_Msk 1402,88168
#define TPI_FFSR_FtStopped_Pos 1404,88291
#define TPI_FFSR_FtStopped_Msk 1405,88416
#define TPI_FFSR_FlInProg_Pos 1407,88539
#define TPI_FFSR_FlInProg_Msk 1408,88663
#define TPI_FFCR_TrigIn_Pos 1411,88845
#define TPI_FFCR_TrigIn_Msk 1412,88967
#define TPI_FFCR_FOnMan_Pos 1414,89087
#define TPI_FFCR_FOnMan_Msk 1415,89209
#define TPI_FFCR_EnFCont_Pos 1417,89329
#define TPI_FFCR_EnFCont_Msk 1418,89452
#define TPI_TRIGGER_TRIGGER_Pos 1421,89613
#define TPI_TRIGGER_TRIGGER_Msk 1422,89739
#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 1425,89929
#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk 1426,90070
#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 1428,90210
#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk 1429,90355
#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 1431,90499
#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk 1432,90641
#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 1434,90781
#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk 1435,90926
#define TPI_ITFTTD0_ATB_IF1_data2_Pos 1437,91071
#define TPI_ITFTTD0_ATB_IF1_data2_Msk 1438,91211
#define TPI_ITFTTD0_ATB_IF1_data1_Pos 1440,91349
#define TPI_ITFTTD0_ATB_IF1_data1_Msk 1441,91489
#define TPI_ITFTTD0_ATB_IF1_data0_Pos 1443,91627
#define TPI_ITFTTD0_ATB_IF1_data0_Msk 1444,91768
#define TPI_ITATBCTR2_AFVALID2S_Pos 1447,91980
#define TPI_ITATBCTR2_AFVALID2S_Msk 1448,92110
#define TPI_ITATBCTR2_AFVALID1S_Pos 1450,92239
#define TPI_ITATBCTR2_AFVALID1S_Msk 1451,92369
#define TPI_ITATBCTR2_ATREADY2S_Pos 1453,92498
#define TPI_ITATBCTR2_ATREADY2S_Msk 1454,92628
#define TPI_ITATBCTR2_ATREADY1S_Pos 1456,92756
#define TPI_ITATBCTR2_ATREADY1S_Msk 1457,92886
#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 1460,93080
#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk 1461,93222
#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 1463,93362
#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk 1464,93507
#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 1466,93651
#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk 1467,93793
#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 1469,93933
#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk 1470,94078
#define TPI_ITFTTD1_ATB_IF2_data2_Pos 1472,94223
#define TPI_ITFTTD1_ATB_IF2_data2_Msk 1473,94363
#define TPI_ITFTTD1_ATB_IF2_data1_Pos 1475,94501
#define TPI_ITFTTD1_ATB_IF2_data1_Msk 1476,94641
#define TPI_ITFTTD1_ATB_IF2_data0_Pos 1478,94779
#define TPI_ITFTTD1_ATB_IF2_data0_Msk 1479,94920
#define TPI_ITATBCTR0_AFVALID2S_Pos 1482,95123
#define TPI_ITATBCTR0_AFVALID2S_Msk 1483,95253
#define TPI_ITATBCTR0_AFVALID1S_Pos 1485,95382
#define TPI_ITATBCTR0_AFVALID1S_Msk 1486,95512
#define TPI_ITATBCTR0_ATREADY2S_Pos 1488,95641
#define TPI_ITATBCTR0_ATREADY2S_Msk 1489,95771
#define TPI_ITATBCTR0_ATREADY1S_Pos 1491,95899
#define TPI_ITATBCTR0_ATREADY1S_Msk 1492,96029
#define TPI_ITCTRL_Mode_Pos 1495,96214
#define TPI_ITCTRL_Mode_Msk 1496,96336
#define TPI_DEVID_NRZVALID_Pos 1499,96494
#define TPI_DEVID_NRZVALID_Msk 1500,96619
#define TPI_DEVID_MANCVALID_Pos 1502,96742
#define TPI_DEVID_MANCVALID_Msk 1503,96868
#define TPI_DEVID_PTINVALID_Pos 1505,96992
#define TPI_DEVID_PTINVALID_Msk 1506,97118
#define TPI_DEVID_FIFOSZ_Pos 1508,97242
#define TPI_DEVID_FIFOSZ_Msk 1509,97365
#define TPI_DEVID_NrTraceInput_Pos 1511,97486
#define TPI_DEVID_NrTraceInput_Msk 1512,97615
#define TPI_DEVTYPE_SubType_Pos 1515,97782
#define TPI_DEVTYPE_SubType_Msk 1516,97908
#define TPI_DEVTYPE_MajorType_Pos 1518,98032
#define TPI_DEVTYPE_MajorType_Msk 1519,98160
  __IM  uint32_t TYPE;1537,98654
  __IOM uint32_t CTRL;1538,98743
  __IOM uint32_t RNR;1539,98835
  __IOM uint32_t RBAR;1540,98933
  __IOM uint32_t RLAR;1541,99037
  __IOM uint32_t RBAR_A1;1542,99142
  __IOM uint32_t RLAR_A1;1543,99254
  __IOM uint32_t RBAR_A2;1544,99367
  __IOM uint32_t RLAR_A2;1545,99479
  __IOM uint32_t RBAR_A3;1546,99592
  __IOM uint32_t RLAR_A3;1547,99704
        uint32_t RESERVED0[RESERVED01548,99817
  __IOM uint32_t MAIR[MAIR1550,99860
  __IOM uint32_t MAIR0;1552,99899
  __IOM uint32_t MAIR1;1553,100014
} MPU_Type;1556,100141
#define MPU_TYPE_RALIASES 1558,100156
#define MPU_TYPE_IREGION_Pos 1561,100242
#define MPU_TYPE_IREGION_Msk 1562,100368
#define MPU_TYPE_DREGION_Pos 1564,100492
#define MPU_TYPE_DREGION_Msk 1565,100618
#define MPU_TYPE_SEPARATE_Pos 1567,100742
#define MPU_TYPE_SEPARATE_Msk 1568,100869
#define MPU_CTRL_PRIVDEFENA_Pos 1571,101034
#define MPU_CTRL_PRIVDEFENA_Msk 1572,101163
#define MPU_CTRL_HFNMIENA_Pos 1574,101290
#define MPU_CTRL_HFNMIENA_Msk 1575,101417
#define MPU_CTRL_ENABLE_Pos 1577,101542
#define MPU_CTRL_ENABLE_Msk 1578,101667
#define MPU_RNR_REGION_Pos 1581,101836
#define MPU_RNR_REGION_Msk 1582,101960
#define MPU_RBAR_BASE_Pos 1585,102134
#define MPU_RBAR_BASE_Msk 1586,102257
#define MPU_RBAR_SH_Pos 1588,102378
#define MPU_RBAR_SH_Msk 1589,102499
#define MPU_RBAR_AP_Pos 1591,102618
#define MPU_RBAR_AP_Msk 1592,102739
#define MPU_RBAR_XN_Pos 1594,102858
#define MPU_RBAR_XN_Msk 1595,102979
#define MPU_RLAR_LIMIT_Pos 1598,103151
#define MPU_RLAR_LIMIT_Msk 1599,103275
#define MPU_RLAR_AttrIndx_Pos 1601,103397
#define MPU_RLAR_AttrIndx_Msk 1602,103524
#define MPU_RLAR_EN_Pos 1604,103649
#define MPU_RLAR_EN_Msk 1605,103785
#define MPU_MAIR0_Attr3_Pos 1608,103990
#define MPU_MAIR0_Attr3_Msk 1609,104115
#define MPU_MAIR0_Attr2_Pos 1611,104238
#define MPU_MAIR0_Attr2_Msk 1612,104363
#define MPU_MAIR0_Attr1_Pos 1614,104486
#define MPU_MAIR0_Attr1_Msk 1615,104611
#define MPU_MAIR0_Attr0_Pos 1617,104734
#define MPU_MAIR0_Attr0_Msk 1618,104859
#define MPU_MAIR1_Attr7_Pos 1621,105045
#define MPU_MAIR1_Attr7_Msk 1622,105170
#define MPU_MAIR1_Attr6_Pos 1624,105293
#define MPU_MAIR1_Attr6_Msk 1625,105418
#define MPU_MAIR1_Attr5_Pos 1627,105541
#define MPU_MAIR1_Attr5_Msk 1628,105666
#define MPU_MAIR1_Attr4_Pos 1630,105789
#define MPU_MAIR1_Attr4_Msk 1631,105914
  __IOM uint32_t CTRL;1650,106427
  __IM  uint32_t TYPE;1651,106519
  __IOM uint32_t RNR;1653,106674
  __IOM uint32_t RBAR;1654,106772
  __IOM uint32_t RLAR;1655,106876
        uint32_t RESERVED0[RESERVED01657,106988
  __IOM uint32_t SFSR;1659,107028
  __IOM uint32_t SFAR;1660,107128
} SAU_Type;1661,107229
#define SAU_CTRL_ALLNS_Pos 1664,107284
#define SAU_CTRL_ALLNS_Msk 1665,107408
#define SAU_CTRL_ENABLE_Pos 1667,107530
#define SAU_CTRL_ENABLE_Msk 1668,107655
#define SAU_TYPE_SREGION_Pos 1671,107815
#define SAU_TYPE_SREGION_Msk 1672,107941
#define SAU_RNR_REGION_Pos 1676,108177
#define SAU_RNR_REGION_Msk 1677,108301
#define SAU_RBAR_BADDR_Pos 1680,108475
#define SAU_RBAR_BADDR_Msk 1681,108599
#define SAU_RLAR_LADDR_Pos 1684,108774
#define SAU_RLAR_LADDR_Msk 1685,108898
#define SAU_RLAR_NSC_Pos 1687,109020
#define SAU_RLAR_NSC_Msk 1688,109142
#define SAU_RLAR_ENABLE_Pos 1690,109262
#define SAU_RLAR_ENABLE_Msk 1691,109387
#define SAU_SFSR_LSERR_Pos 1696,109635
#define SAU_SFSR_LSERR_Msk 1697,109759
#define SAU_SFSR_SFARVALID_Pos 1699,109881
#define SAU_SFSR_SFARVALID_Msk 1700,110009
#define SAU_SFSR_LSPERR_Pos 1702,110135
#define SAU_SFSR_LSPERR_Msk 1703,110260
#define SAU_SFSR_INVTRAN_Pos 1705,110383
#define SAU_SFSR_INVTRAN_Msk 1706,110509
#define SAU_SFSR_AUVIOL_Pos 1708,110633
#define SAU_SFSR_AUVIOL_Msk 1709,110758
#define SAU_SFSR_INVER_Pos 1711,110881
#define SAU_SFSR_INVER_Msk 1712,111005
#define SAU_SFSR_INVIS_Pos 1714,111127
#define SAU_SFSR_INVIS_Msk 1715,111251
#define SAU_SFSR_INVEP_Pos 1717,111373
#define SAU_SFSR_INVEP_Msk 1718,111497
        uint32_t RESERVED0[RESERVED01736,111992
  __IOM uint32_t FPCCR;1737,112025
  __IOM uint32_t FPCAR;1738,112136
  __IOM uint32_t FPDSCR;1739,112247
  __IM  uint32_t MVFR0;1740,112365
  __IM  uint32_t MVFR1;1741,112469
  __IM  uint32_t MVFR2;1742,112573
} FPU_Type;1743,112677
#define FPU_FPCCR_ASPEN_Pos 1746,112751
#define FPU_FPCCR_ASPEN_Msk 1747,112876
#define FPU_FPCCR_LSPEN_Pos 1749,112999
#define FPU_FPCCR_LSPEN_Msk 1750,113120
#define FPU_FPCCR_LSPENS_Pos 1752,113243
#define FPU_FPCCR_LSPENS_Msk 1753,113365
#define FPU_FPCCR_CLRONRET_Pos 1755,113489
#define FPU_FPCCR_CLRONRET_Msk 1756,113613
#define FPU_FPCCR_CLRONRETS_Pos 1758,113739
#define FPU_FPCCR_CLRONRETS_Msk 1759,113864
#define FPU_FPCCR_TS_Pos 1761,113991
#define FPU_FPCCR_TS_Msk 1762,114109
#define FPU_FPCCR_UFRDY_Pos 1764,114229
#define FPU_FPCCR_UFRDY_Msk 1765,114350
#define FPU_FPCCR_SPLIMVIOL_Pos 1767,114473
#define FPU_FPCCR_SPLIMVIOL_Msk 1768,114598
#define FPU_FPCCR_MONRDY_Pos 1770,114725
#define FPU_FPCCR_MONRDY_Msk 1771,114847
#define FPU_FPCCR_SFRDY_Pos 1773,114971
#define FPU_FPCCR_SFRDY_Msk 1774,115092
#define FPU_FPCCR_BFRDY_Pos 1776,115215
#define FPU_FPCCR_BFRDY_Msk 1777,115336
#define FPU_FPCCR_MMRDY_Pos 1779,115459
#define FPU_FPCCR_MMRDY_Msk 1780,115580
#define FPU_FPCCR_HFRDY_Pos 1782,115703
#define FPU_FPCCR_HFRDY_Msk 1783,115824
#define FPU_FPCCR_THREAD_Pos 1785,115947
#define FPU_FPCCR_THREAD_Msk 1786,116081
#define FPU_FPCCR_S_Pos 1788,116220
#define FPU_FPCCR_S_Msk 1789,116373
#define FPU_FPCCR_USER_Pos 1791,116524
#define FPU_FPCCR_USER_Msk 1792,116659
#define FPU_FPCCR_LSPACT_Pos 1794,116792
#define FPU_FPCCR_LSPACT_Msk 1795,116942
#define FPU_FPCAR_ADDRESS_Pos 1798,117149
#define FPU_FPCAR_ADDRESS_Msk 1799,117276
#define FPU_FPDSCR_AHP_Pos 1802,117467
#define FPU_FPDSCR_AHP_Msk 1803,117591
#define FPU_FPDSCR_DN_Pos 1805,117713
#define FPU_FPDSCR_DN_Msk 1806,117836
#define FPU_FPDSCR_FZ_Pos 1808,117957
#define FPU_FPDSCR_FZ_Msk 1809,118080
#define FPU_FPDSCR_RMode_Pos 1811,118201
#define FPU_FPDSCR_RMode_Msk 1812,118327
#define FPU_MVFR0_FP_rounding_modes_Pos 1815,118503
#define FPU_MVFR0_FP_rounding_modes_Msk 1816,118641
#define FPU_MVFR0_Short_vectors_Pos 1818,118777
#define FPU_MVFR0_Short_vectors_Msk 1819,118911
#define FPU_MVFR0_Square_root_Pos 1821,119043
#define FPU_MVFR0_Square_root_Msk 1822,119175
#define FPU_MVFR0_Divide_Pos 1824,119305
#define FPU_MVFR0_Divide_Msk 1825,119432
#define FPU_MVFR0_FP_excep_trapping_Pos 1827,119557
#define FPU_MVFR0_FP_excep_trapping_Msk 1828,119699
#define FPU_MVFR0_Double_precision_Pos 1830,119839
#define FPU_MVFR0_Double_precision_Msk 1831,119976
#define FPU_MVFR0_Single_precision_Pos 1833,120111
#define FPU_MVFR0_Single_precision_Msk 1834,120248
#define FPU_MVFR0_A_SIMD_registers_Pos 1836,120383
#define FPU_MVFR0_A_SIMD_registers_Msk 1837,120520
#define FPU_MVFR1_FP_fused_MAC_Pos 1840,120707
#define FPU_MVFR1_FP_fused_MAC_Msk 1841,120840
#define FPU_MVFR1_FP_HPFP_Pos 1843,120971
#define FPU_MVFR1_FP_HPFP_Msk 1844,121099
#define FPU_MVFR1_D_NaN_mode_Pos 1846,121225
#define FPU_MVFR1_D_NaN_mode_Msk 1847,121356
#define FPU_MVFR1_FtZ_mode_Pos 1849,121485
#define FPU_MVFR1_FtZ_mode_Msk 1850,121614
#define FPU_MVFR2_FPMisc_Pos 1853,121793
#define FPU_MVFR2_FPMisc_Msk 1854,121920
  __IOM uint32_t DHCSR;1874,122363
  __OM  uint32_t DCRSR;1875,122476
  __IOM uint32_t DCRDR;1876,122585
  __IOM uint32_t DEMCR;1877,122690
        uint32_t RESERVED0[RESERVED01878,122806
  __IOM uint32_t DAUTHCTRL;1879,122839
  __IOM uint32_t DSCSR;1880,122948
} DCB_Type;1881,123062
#define DCB_DHCSR_DBGKEY_Pos 1884,123145
#define DCB_DHCSR_DBGKEY_Msk 1885,123274
#define DCB_DHCSR_S_RESTART_ST_Pos 1887,123401
#define DCB_DHCSR_S_RESTART_ST_Msk 1888,123542
#define DCB_DHCSR_S_RESET_ST_Pos 1890,123681
#define DCB_DHCSR_S_RESET_ST_Msk 1891,123820
#define DCB_DHCSR_S_RETIRE_ST_Pos 1893,123957
#define DCB_DHCSR_S_RETIRE_ST_Msk 1894,124097
#define DCB_DHCSR_S_SDE_Pos 1896,124235
#define DCB_DHCSR_S_SDE_Msk 1897,124375
#define DCB_DHCSR_S_LOCKUP_Pos 1899,124513
#define DCB_DHCSR_S_LOCKUP_Msk 1900,124646
#define DCB_DHCSR_S_SLEEP_Pos 1902,124777
#define DCB_DHCSR_S_SLEEP_Msk 1903,124912
#define DCB_DHCSR_S_HALT_Pos 1905,125045
#define DCB_DHCSR_S_HALT_Msk 1906,125178
#define DCB_DHCSR_S_REGRDY_Pos 1908,125309
#define DCB_DHCSR_S_REGRDY_Msk 1909,125450
#define DCB_DHCSR_C_SNAPSTALL_Pos 1911,125589
#define DCB_DHCSR_C_SNAPSTALL_Msk 1912,125727
#define DCB_DHCSR_C_MASKINTS_Pos 1914,125863
#define DCB_DHCSR_C_MASKINTS_Msk 1915,126006
#define DCB_DHCSR_C_STEP_Pos 1917,126147
#define DCB_DHCSR_C_STEP_Msk 1918,126279
#define DCB_DHCSR_C_HALT_Pos 1920,126409
#define DCB_DHCSR_C_HALT_Msk 1921,126541
#define DCB_DHCSR_C_DEBUGEN_Pos 1923,126671
#define DCB_DHCSR_C_DEBUGEN_Msk 1924,126811
#define DCB_DCRSR_REGWnR_Pos 1927,127011
#define DCB_DCRSR_REGWnR_Msk 1928,127154
#define DCB_DCRSR_REGSEL_Pos 1930,127295
#define DCB_DCRSR_REGSEL_Msk 1931,127432
#define DCB_DCRDR_DBGTMP_Pos 1934,127627
#define DCB_DCRDR_DBGTMP_Msk 1935,127768
#define DCB_DEMCR_TRCENA_Pos 1938,127978
#define DCB_DEMCR_TRCENA_Msk 1939,128110
#define DCB_DEMCR_MONPRKEY_Pos 1941,128240
#define DCB_DEMCR_MONPRKEY_Msk 1942,128380
#define DCB_DEMCR_UMON_EN_Pos 1944,128518
#define DCB_DEMCR_UMON_EN_Msk 1945,128665
#define DCB_DEMCR_SDME_Pos 1947,128810
#define DCB_DEMCR_SDME_Msk 1948,128956
#define DCB_DEMCR_MON_REQ_Pos 1950,129100
#define DCB_DEMCR_MON_REQ_Msk 1951,129235
#define DCB_DEMCR_MON_STEP_Pos 1953,129368
#define DCB_DEMCR_MON_STEP_Msk 1954,129500
#define DCB_DEMCR_MON_PEND_Pos 1956,129630
#define DCB_DEMCR_MON_PEND_Msk 1957,129762
#define DCB_DEMCR_MON_EN_Pos 1959,129892
#define DCB_DEMCR_MON_EN_Msk 1960,130026
#define DCB_DEMCR_VC_SFERR_Pos 1962,130158
#define DCB_DEMCR_VC_SFERR_Msk 1963,130302
#define DCB_DEMCR_VC_HARDERR_Pos 1965,130444
#define DCB_DEMCR_VC_HARDERR_Msk 1966,130593
#define DCB_DEMCR_VC_INTERR_Pos 1968,130740
#define DCB_DEMCR_VC_INTERR_Msk 1969,130889
#define DCB_DEMCR_VC_BUSERR_Pos 1971,131036
#define DCB_DEMCR_VC_BUSERR_Msk 1972,131184
#define DCB_DEMCR_VC_STATERR_Pos 1974,131330
#define DCB_DEMCR_VC_STATERR_Msk 1975,131475
#define DCB_DEMCR_VC_CHKERR_Pos 1977,131618
#define DCB_DEMCR_VC_CHKERR_Msk 1978,131763
#define DCB_DEMCR_VC_NOCPERR_Pos 1980,131906
#define DCB_DEMCR_VC_NOCPERR_Msk 1981,132050
#define DCB_DEMCR_VC_MMERR_Pos 1983,132192
#define DCB_DEMCR_VC_MMERR_Msk 1984,132341
#define DCB_DEMCR_VC_CORERESET_Pos 1986,132488
#define DCB_DEMCR_VC_CORERESET_Msk 1987,132631
#define DCB_DAUTHCTRL_INTSPNIDEN_Pos 1990,132840
#define DCB_DAUTHCTRL_INTSPNIDEN_Msk 1991,133005
#define DCB_DAUTHCTRL_SPNIDENSEL_Pos 1993,133168
#define DCB_DAUTHCTRL_SPNIDENSEL_Msk 1994,133331
#define DCB_DAUTHCTRL_INTSPIDEN_Pos 1996,133492
#define DCB_DAUTHCTRL_INTSPIDEN_Msk 1997,133653
#define DCB_DAUTHCTRL_SPIDENSEL_Pos 1999,133812
#define DCB_DAUTHCTRL_SPIDENSEL_Msk 2000,133971
#define DCB_DSCSR_CDSKEY_Pos 2003,134197
#define DCB_DSCSR_CDSKEY_Msk 2004,134337
#define DCB_DSCSR_CDS_Pos 2006,134475
#define DCB_DSCSR_CDS_Msk 2007,134616
#define DCB_DSCSR_SBRSEL_Pos 2009,134755
#define DCB_DSCSR_SBRSEL_Msk 2010,134904
#define DCB_DSCSR_SBRSELEN_Pos 2012,135051
#define DCB_DSCSR_SBRSELEN_Msk 2013,135207
  __OM  uint32_t DLAR;2031,135694
  __IM  uint32_t DLSR;2032,135799
  __IM  uint32_t DAUTHSTATUS;2033,135904
  __IM  uint32_t DDEVARCH;2034,136012
  __IM  uint32_t DDEVTYPE;2035,136116
} DIB_Type;2036,136212
#define DIB_DLAR_KEY_Pos 2039,136286
#define DIB_DLAR_KEY_Msk 2040,136408
#define DIB_DLSR_nTT_Pos 2043,136587
#define DIB_DLSR_nTT_Msk 2044,136724
#define DIB_DLSR_SLK_Pos 2046,136859
#define DIB_DLSR_SLK_Msk 2047,136998
#define DIB_DLSR_SLI_Pos 2049,137135
#define DIB_DLSR_SLI_Msk 2050,137279
#define DIB_DAUTHSTATUS_SNID_Pos 2053,137490
#define DIB_DAUTHSTATUS_SNID_Msk 2054,137641
#define DIB_DAUTHSTATUS_SID_Pos 2056,137790
#define DIB_DAUTHSTATUS_SID_Msk 2057,137937
#define DIB_DAUTHSTATUS_NSNID_Pos 2059,138082
#define DIB_DAUTHSTATUS_NSNID_Msk 2060,138237
#define DIB_DAUTHSTATUS_NSID_Pos 2062,138390
#define DIB_DAUTHSTATUS_NSID_Msk 2063,138541
#define DIB_DDEVARCH_ARCHITECT_Pos 2066,138752
#define DIB_DDEVARCH_ARCHITECT_Msk 2067,138884
#define DIB_DDEVARCH_PRESENT_Pos 2069,139014
#define DIB_DDEVARCH_PRESENT_Msk 2070,139152
#define DIB_DDEVARCH_REVISION_Pos 2072,139288
#define DIB_DDEVARCH_REVISION_Msk 2073,139419
#define DIB_DDEVARCH_ARCHVER_Pos 2075,139548
#define DIB_DDEVARCH_ARCHVER_Msk 2076,139691
#define DIB_DDEVARCH_ARCHPART_Pos 2078,139832
#define DIB_DDEVARCH_ARCHPART_Msk 2079,139972
#define DIB_DDEVTYPE_SUB_Pos 2082,140164
#define DIB_DDEVTYPE_SUB_Msk 2083,140295
#define DIB_DDEVTYPE_MAJOR_Pos 2085,140424
#define DIB_DDEVTYPE_MAJOR_Msk 2086,140557
#define _VAL2FLD(2105,141209
#define _FLD2VAL(2113,141587
  #define SCS_BASE 2126,141940
  #define ITM_BASE 2127,142056
  #define DWT_BASE 2128,142155
  #define TPI_BASE 2129,142254
  #define DCB_BASE 2130,142353
  #define DIB_BASE 2131,142452
  #define EMSS_BASE 2132,142551
  #define SysTick_BASE 2134,142675
  #define NVIC_BASE 2135,142778
  #define SCB_BASE 2136,142878
  #define SCnSCB 2138,142996
  #define SCB 2139,143113
  #define SysTick 2140,143220
  #define NVIC 2141,143331
  #define ITM 2142,143439
  #define DWT 2143,143546
  #define TPI 2144,143653
  #define DCB 2145,143760
  #define DIB 2146,143867
  #define EMSS 2147,143974
    #define MPU_BASE 2150,144142
    #define MPU 2151,144247
    #define SAU_BASE 2155,144430
    #define SAU 2156,144538
  #define FPU_BASE 2159,144658
  #define FPU 2160,144760
  #define SCS_BASE_NS 2163,144928
  #define DCB_BASE_NS 2165,145073
  #define DIB_BASE_NS 2166,145216
  #define SysTick_BASE_NS 2167,145359
  #define NVIC_BASE_NS 2168,145502
  #define SCB_BASE_NS 2169,145645
  #define SCnSCB_NS 2171,145790
  #define SCB_NS 2172,145933
  #define SysTick_NS 2173,146076
  #define NVIC_NS 2174,146219
  #define DCB_NS 2175,146362
  #define DIB_NS 2176,146505
    #define MPU_BASE_NS 2179,146706
    #define MPU_NS 2180,146849
  #define FPU_BASE_NS 2183,147004
  #define FPU_NS 2184,147147
    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE 2215,148182
  #define NVIC_SetPriorityGrouping 2219,148309
  #define NVIC_GetPriorityGrouping 2220,148375
  #define NVIC_EnableIRQ 2221,148441
  #define NVIC_GetEnableIRQ 2222,148497
  #define NVIC_DisableIRQ 2223,148556
  #define NVIC_GetPendingIRQ 2224,148613
  #define NVIC_SetPendingIRQ 2225,148673
  #define NVIC_ClearPendingIRQ 2226,148733
  #define NVIC_GetActive 2227,148795
  #define NVIC_SetPriority 2228,148851
  #define NVIC_GetPriority 2229,148909
  #define NVIC_SystemReset 2230,148967
  #define SW_SystemReset 2231,149025
    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE 2236,149189
  #define NVIC_SetVector 2240,149322
  #define NVIC_GetVector 2241,149378
#define NVIC_USER_IRQ_OFFSET 2244,149474
#define FNC_RETURN 2250,149783
#define EXC_RETURN_PREFIX 2253,150006
#define EXC_RETURN_S 2254,150136
#define EXC_RETURN_DCRS 2255,150266
#define EXC_RETURN_FTYPE 2256,150396
#define EXC_RETURN_MODE 2257,150526
#define EXC_RETURN_SPSEL 2258,150656
#define EXC_RETURN_ES 2259,150786
#define EXC_INTEGRITY_SIGNATURE 2263,151178
#define EXC_INTEGRITY_SIGNATURE 2265,151317
__STATIC_INLINE void __NVIC_SetPriorityGrouping(2278,151953
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(2297,152910
__STATIC_INLINE void __NVIC_EnableIRQ(2309,153288
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(2328,153886
__STATIC_INLINE void __NVIC_DisableIRQ(2347,154380
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(2366,154980
__STATIC_INLINE void __NVIC_SetPendingIRQ(2385,155490
__STATIC_INLINE void __NVIC_ClearPendingIRQ(2400,155932
__STATIC_INLINE uint32_t __NVIC_GetActive(2417,156501
__STATIC_INLINE uint32_t NVIC_GetTargetState(2439,157237
__STATIC_INLINE uint32_t NVIC_SetTargetState(2460,157911
__STATIC_INLINE uint32_t NVIC_ClearTargetState(2482,158686
__STATIC_INLINE void __NVIC_SetPriority(2506,159566
__STATIC_INLINE uint32_t __NVIC_GetPriority(2528,160420
__STATIC_INLINE uint32_t NVIC_EncodePriority 2553,161402
__STATIC_INLINE void NVIC_DecodePriority 2580,162914
__STATIC_INLINE void __NVIC_SetVector(2603,164219
__STATIC_INLINE uint32_t __NVIC_GetVector(2619,164785
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(2630,165055
__NO_RETURN __STATIC_INLINE void __SW_SystemReset(2649,165929
__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(2676,167465
__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(2695,168453
__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(2707,168883
__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(2724,169479
__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(2743,170025
__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(2760,170661
__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(2779,171223
__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(2794,171717
__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(2811,172334
__STATIC_INLINE void TZ_NVIC_SetPriority_NS(2833,173113
__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(2854,174010
__STATIC_INLINE uint32_t SCB_GetFPUType(2894,175056
__STATIC_INLINE void TZ_SAU_Enable(2932,175995
__STATIC_INLINE void TZ_SAU_Disable(2943,176183
__STATIC_INLINE void DCB_SetAuthCtrl(2968,176862
__STATIC_INLINE uint32_t DCB_GetAuthCtrl(2983,177194
__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(2995,177558
__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(3010,177944
__STATIC_INLINE uint32_t DIB_GetAuthStatus(3035,178658
__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(3047,179039
#define CCSIDR_WAYS(3068,179696
#define CCSIDR_SETS(3069,179799
#define __SCB_DCACHE_LINE_SIZE 3071,179904
#define __SCB_ICACHE_LINE_SIZE 3072,180035
__STATIC_FORCEINLINE void SCB_EnableICache 3078,180235
__STATIC_FORCEINLINE void SCB_DisableICache 3099,180746
__STATIC_FORCEINLINE void SCB_InvalidateICache 3116,181147
__STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr 3136,181764
__STATIC_FORCEINLINE void SCB_EnableDCache 3162,182503
__STATIC_FORCEINLINE void SCB_DisableDCache 3202,183570
__STATIC_FORCEINLINE void SCB_InvalidateDCache 3240,184569
__STATIC_FORCEINLINE void SCB_CleanDCache 3275,185464
__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache 3310,186378
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr 3349,187627
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr 3379,188684
__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr 3409,189833
__STATIC_INLINE uint32_t SysTick_Config(3455,191569
__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(3484,193155
#define                 ITM_RXBUFFER_EMPTY 3516,194580
__STATIC_INLINE uint32_t ITM_SendChar 3527,195122
__STATIC_INLINE int32_t ITM_ReceiveChar 3548,195680
__STATIC_INLINE int32_t ITM_CheckChar 3568,196217

Drivers/CMSIS/Include/mpu_armv7.h,2231
#define ARM_MPU_ARMV7_H32,1211
#define ARM_MPU_REGION_SIZE_32B 34,1238
#define ARM_MPU_REGION_SIZE_64B 35,1324
#define ARM_MPU_REGION_SIZE_128B 36,1410
#define ARM_MPU_REGION_SIZE_256B 37,1497
#define ARM_MPU_REGION_SIZE_512B 38,1584
#define ARM_MPU_REGION_SIZE_1KB 39,1671
#define ARM_MPU_REGION_SIZE_2KB 40,1756
#define ARM_MPU_REGION_SIZE_4KB 41,1842
#define ARM_MPU_REGION_SIZE_8KB 42,1928
#define ARM_MPU_REGION_SIZE_16KB 43,2014
#define ARM_MPU_REGION_SIZE_32KB 44,2101
#define ARM_MPU_REGION_SIZE_64KB 45,2188
#define ARM_MPU_REGION_SIZE_128KB 46,2275
#define ARM_MPU_REGION_SIZE_256KB 47,2363
#define ARM_MPU_REGION_SIZE_512KB 48,2451
#define ARM_MPU_REGION_SIZE_1MB 49,2539
#define ARM_MPU_REGION_SIZE_2MB 50,2624
#define ARM_MPU_REGION_SIZE_4MB 51,2710
#define ARM_MPU_REGION_SIZE_8MB 52,2796
#define ARM_MPU_REGION_SIZE_16MB 53,2882
#define ARM_MPU_REGION_SIZE_32MB 54,2969
#define ARM_MPU_REGION_SIZE_64MB 55,3056
#define ARM_MPU_REGION_SIZE_128MB 56,3143
#define ARM_MPU_REGION_SIZE_256MB 57,3231
#define ARM_MPU_REGION_SIZE_512MB 58,3319
#define ARM_MPU_REGION_SIZE_1GB 59,3407
#define ARM_MPU_REGION_SIZE_2GB 60,3492
#define ARM_MPU_REGION_SIZE_4GB 61,3578
#define ARM_MPU_AP_NONE 63,3666
#define ARM_MPU_AP_PRIV 64,3732
#define ARM_MPU_AP_URO 65,3811
#define ARM_MPU_AP_FULL 66,3897
#define ARM_MPU_AP_PRO 67,3965
#define ARM_MPU_AP_RO 68,4049
#define ARM_MPU_RBAR(75,4292
#define ARM_MPU_ACCESS_(88,4946
#define ARM_MPU_RASR_EX(103,5846
#define ARM_MPU_RASR(123,7390
#define ARM_MPU_ACCESS_ORDERED 133,7813
#define ARM_MPU_ACCESS_DEVICE(144,8204
#define ARM_MPU_ACCESS_NORMAL(157,8809
#define ARM_MPU_CACHEP_NOCACHE 162,9019
#define ARM_MPU_CACHEP_WB_WRA 167,9140
#define ARM_MPU_CACHEP_WT_NWA 172,9257
#define ARM_MPU_CACHEP_WB_NWA 177,9371
  uint32_t RBAR;184,9470
  uint32_t RASR;185,9539
} ARM_MPU_Region_t;186,9628
__STATIC_INLINE void ARM_MPU_Enable(191,9755
__STATIC_INLINE void ARM_MPU_Disable(204,10020
__STATIC_INLINE void ARM_MPU_ClrRegion(218,10326
__STATIC_INLINE void ARM_MPU_SetRegion(228,10543
__STATIC_INLINE void ARM_MPU_SetRegionEx(239,10833
__STATIC_INLINE void ARM_MPU_OrderedMemcpy(251,11214
__STATIC_INLINE void ARM_MPU_Load(264,11580

Drivers/CMSIS/Include/mpu_armv8.h,1500
#define ARM_MPU_ARMV8_H32,1228
#define ARM_MPU_ATTR_DEVICE 35,1311
#define ARM_MPU_ATTR_NON_CACHEABLE 38,1433
#define ARM_MPU_ATTR_MEMORY_(46,1843
#define ARM_MPU_ATTR_DEVICE_nGnRnE 50,2074
#define ARM_MPU_ATTR_DEVICE_nGnRE 53,2211
#define ARM_MPU_ATTR_DEVICE_nGRE 56,2344
#define ARM_MPU_ATTR_DEVICE_GRE 59,2473
#define ARM_MPU_ATTR(65,2679
#define ARM_MPU_SH_NON 68,2839
#define ARM_MPU_SH_OUTER 71,2918
#define ARM_MPU_SH_INNER 74,2997
#define ARM_MPU_AP_(80,3192
#define ARM_MPU_RBAR(89,3722
#define ARM_MPU_RLAR(99,4203
#define ARM_MPU_RLAR_PXN(111,4743
  uint32_t RBAR;123,5046
  uint32_t RLAR;124,5125
} ARM_MPU_Region_t;125,5205
__STATIC_INLINE void ARM_MPU_Enable(130,5332
__STATIC_INLINE void ARM_MPU_Disable(143,5597
__STATIC_INLINE void ARM_MPU_Enable_NS(158,5937
__STATIC_INLINE void ARM_MPU_Disable_NS(171,6222
__STATIC_INLINE void ARM_MPU_SetMemAttrEx(188,6661
__STATIC_INLINE void ARM_MPU_SetMemAttr(205,7185
__STATIC_INLINE void ARM_MPU_SetMemAttr_NS(215,7479
__STATIC_INLINE void ARM_MPU_ClrRegionEx(225,7760
__STATIC_INLINE void ARM_MPU_ClrRegion(234,7969
__STATIC_INLINE void ARM_MPU_ClrRegion_NS(243,8183
__STATIC_INLINE void ARM_MPU_SetRegionEx(255,8523
__STATIC_INLINE void ARM_MPU_SetRegion(267,8863
__STATIC_INLINE void ARM_MPU_SetRegion_NS(278,9197
__STATIC_INLINE void ARM_MPU_OrderedMemcpy(289,9578
__STATIC_INLINE void ARM_MPU_LoadEx(304,10068
__STATIC_INLINE void ARM_MPU_Load(334,11155
__STATIC_INLINE void ARM_MPU_Load_NS(345,11554

Drivers/CMSIS/Include/pac_armv81.h,466
#define PAC_ARMV81_H32,1226
__STATIC_FORCEINLINE void __get_PAC_KEY_P 50,1735
__STATIC_FORCEINLINE void __set_PAC_KEY_P 69,2254
__STATIC_FORCEINLINE void __get_PAC_KEY_U 88,2775
__STATIC_FORCEINLINE void __set_PAC_KEY_U 107,3296
__STATIC_FORCEINLINE void __TZ_get_PAC_KEY_P_NS 128,3927
__STATIC_FORCEINLINE void __TZ_set_PAC_KEY_P_NS 147,4508
__STATIC_FORCEINLINE void __TZ_get_PAC_KEY_U_NS 166,5091
__STATIC_FORCEINLINE void __TZ_set_PAC_KEY_U_NS 185,5674

Drivers/CMSIS/Include/pmu_armv8.h,6292
#define ARM_PMU_ARMV8_H32,1208
#define ARM_PMU_SW_INCR 39,1368
#define ARM_PMU_L1I_CACHE_REFILL 40,1547
#define ARM_PMU_L1D_CACHE_REFILL 41,1646
#define ARM_PMU_L1D_CACHE 42,1745
#define ARM_PMU_LD_RETIRED 43,1844
#define ARM_PMU_ST_RETIRED 44,2007
#define ARM_PMU_INST_RETIRED 45,2170
#define ARM_PMU_EXC_TAKEN 46,2288
#define ARM_PMU_EXC_RETURN 47,2385
#define ARM_PMU_PC_WRITE_RETIRED 48,2554
#define ARM_PMU_BR_IMMED_RETIRED 49,2750
#define ARM_PMU_BR_RETURN_RETIRED 50,2873
#define ARM_PMU_UNALIGNED_LDST_RETIRED 51,3041
#define ARM_PMU_BR_MIS_PRED 52,3239
#define ARM_PMU_CPU_CYCLES 53,3380
#define ARM_PMU_BR_PRED 54,3467
#define ARM_PMU_MEM_ACCESS 55,3590
#define ARM_PMU_L1I_CACHE 56,3690
#define ARM_PMU_L1D_CACHE_WB 57,3804
#define ARM_PMU_L2D_CACHE 58,3915
#define ARM_PMU_L2D_CACHE_REFILL 59,4022
#define ARM_PMU_L2D_CACHE_WB 60,4129
#define ARM_PMU_BUS_ACCESS 61,4240
#define ARM_PMU_MEMORY_ERROR 62,4332
#define ARM_PMU_INST_SPEC 63,4432
#define ARM_PMU_BUS_CYCLES 64,4548
#define ARM_PMU_CHAIN 65,4640
#define ARM_PMU_L1D_CACHE_ALLOCATE 66,4838
#define ARM_PMU_L2D_CACHE_ALLOCATE 67,4964
#define ARM_PMU_BR_RETIRED 68,5090
#define ARM_PMU_BR_MIS_PRED_RETIRED 69,5215
#define ARM_PMU_STALL_FRONTEND 70,5353
#define ARM_PMU_STALL_BACKEND 71,5478
#define ARM_PMU_L2I_CACHE 72,5602
#define ARM_PMU_L2I_CACHE_REFILL 73,5716
#define ARM_PMU_L3D_CACHE_ALLOCATE 74,5830
#define ARM_PMU_L3D_CACHE_REFILL 75,5956
#define ARM_PMU_L3D_CACHE 76,6063
#define ARM_PMU_L3D_CACHE_WB 77,6170
#define ARM_PMU_LL_CACHE_RD 78,6281
#define ARM_PMU_LL_CACHE_MISS_RD 79,6389
#define ARM_PMU_L1D_CACHE_MISS_RD 80,6502
#define ARM_PMU_OP_COMPLETE 81,6612
#define ARM_PMU_OP_SPEC 82,6711
#define ARM_PMU_STALL 83,6825
#define ARM_PMU_STALL_OP_BACKEND 84,6970
#define ARM_PMU_STALL_OP_FRONTEND 85,7139
#define ARM_PMU_STALL_OP 86,7309
#define ARM_PMU_L1D_CACHE_RD 87,7445
#define ARM_PMU_LE_RETIRED 88,7550
#define ARM_PMU_LE_SPEC 89,7661
#define ARM_PMU_BF_RETIRED 90,7786
#define ARM_PMU_BF_SPEC 91,7948
#define ARM_PMU_LE_CANCEL 92,8108
#define ARM_PMU_BF_CANCEL 93,8220
#define ARM_PMU_SE_CALL_S 94,8337
#define ARM_PMU_SE_CALL_NS 95,8478
#define ARM_PMU_DWT_CMPMATCH0 96,8623
#define ARM_PMU_DWT_CMPMATCH1 97,8727
#define ARM_PMU_DWT_CMPMATCH2 98,8831
#define ARM_PMU_DWT_CMPMATCH3 99,8935
#define ARM_PMU_MVE_INST_RETIRED 100,9039
#define ARM_PMU_MVE_INST_SPEC 101,9161
#define ARM_PMU_MVE_FP_RETIRED 102,9281
#define ARM_PMU_MVE_FP_SPEC 103,9418
#define ARM_PMU_MVE_FP_HP_RETIRED 104,9553
#define ARM_PMU_MVE_FP_HP_SPEC 105,9705
#define ARM_PMU_MVE_FP_SP_RETIRED 106,9855
#define ARM_PMU_MVE_FP_SP_SPEC 107,10009
#define ARM_PMU_MVE_FP_MAC_RETIRED 108,10161
#define ARM_PMU_MVE_FP_MAC_SPEC 109,10330
#define ARM_PMU_MVE_INT_RETIRED 110,10497
#define ARM_PMU_MVE_INT_SPEC 111,10627
#define ARM_PMU_MVE_INT_MAC_RETIRED 112,10755
#define ARM_PMU_MVE_INT_MAC_SPEC 113,10909
#define ARM_PMU_MVE_LDST_RETIRED 114,11061
#define ARM_PMU_MVE_LDST_SPEC 115,11197
#define ARM_PMU_MVE_LD_RETIRED 116,11331
#define ARM_PMU_MVE_LD_SPEC 117,11458
#define ARM_PMU_MVE_ST_RETIRED 118,11583
#define ARM_PMU_MVE_ST_SPEC 119,11711
#define ARM_PMU_MVE_LDST_CONTIG_RETIRED 120,11837
#define ARM_PMU_MVE_LDST_CONTIG_SPEC 121,11984
#define ARM_PMU_MVE_LD_CONTIG_RETIRED 122,12129
#define ARM_PMU_MVE_LD_CONTIG_SPEC 123,12267
#define ARM_PMU_MVE_ST_CONTIG_RETIRED 124,12403
#define ARM_PMU_MVE_ST_CONTIG_SPEC 125,12542
#define ARM_PMU_MVE_LDST_NONCONTIG_RETIRED 126,12679
#define ARM_PMU_MVE_LDST_NONCONTIG_SPEC 127,12830
#define ARM_PMU_MVE_LD_NONCONTIG_RETIRED 128,12979
#define ARM_PMU_MVE_LD_NONCONTIG_SPEC 129,13121
#define ARM_PMU_MVE_ST_NONCONTIG_RETIRED 130,13261
#define ARM_PMU_MVE_ST_NONCONTIG_SPEC 131,13404
#define ARM_PMU_MVE_LDST_MULTI_RETIRED 132,13545
#define ARM_PMU_MVE_LDST_MULTI_SPEC 133,13703
#define ARM_PMU_MVE_LD_MULTI_RETIRED 134,13859
#define ARM_PMU_MVE_LD_MULTI_SPEC 135,14022
#define ARM_PMU_MVE_ST_MULTI_RETIRED 136,14183
#define ARM_PMU_MVE_ST_MULTI_SPEC 137,14347
#define ARM_PMU_MVE_LDST_UNALIGNED_RETIRED 138,14509
#define ARM_PMU_MVE_LDST_UNALIGNED_SPEC 139,14662
#define ARM_PMU_MVE_LD_UNALIGNED_RETIRED 140,14813
#define ARM_PMU_MVE_LD_UNALIGNED_SPEC 141,14950
#define ARM_PMU_MVE_ST_UNALIGNED_RETIRED 142,15085
#define ARM_PMU_MVE_ST_UNALIGNED_SPEC 143,15223
#define ARM_PMU_MVE_LDST_UNALIGNED_NONCONTIG_RETIRED 144,15359
#define ARM_PMU_MVE_LDST_UNALIGNED_NONCONTIG_SPEC 145,15519
#define ARM_PMU_MVE_VREDUCE_RETIRED 146,15677
#define ARM_PMU_MVE_VREDUCE_SPEC 147,15816
#define ARM_PMU_MVE_VREDUCE_FP_RETIRED 148,15953
#define ARM_PMU_MVE_VREDUCE_FP_SPEC 149,16107
#define ARM_PMU_MVE_VREDUCE_INT_RETIRED 150,16259
#define ARM_PMU_MVE_VREDUCE_INT_SPEC 151,16406
#define ARM_PMU_MVE_PRED 152,16551
#define ARM_PMU_MVE_STALL 153,16699
#define ARM_PMU_MVE_STALL_RESOURCE 154,16822
#define ARM_PMU_MVE_STALL_RESOURCE_MEM 155,16975
#define ARM_PMU_MVE_STALL_RESOURCE_FP 156,17135
#define ARM_PMU_MVE_STALL_RESOURCE_INT 157,17303
#define ARM_PMU_MVE_STALL_BREAK 158,17464
#define ARM_PMU_MVE_STALL_DEPENDENCY 159,17587
#define ARM_PMU_ITCM_ACCESS 160,17715
#define ARM_PMU_DTCM_ACCESS 161,17819
#define ARM_PMU_TRCEXTOUT0 162,17916
#define ARM_PMU_TRCEXTOUT1 163,18019
#define ARM_PMU_TRCEXTOUT2 164,18122
#define ARM_PMU_TRCEXTOUT3 165,18225
#define ARM_PMU_CTI_TRIGOUT4 166,18328
#define ARM_PMU_CTI_TRIGOUT5 167,18450
#define ARM_PMU_CTI_TRIGOUT6 168,18572
#define ARM_PMU_CTI_TRIGOUT7 169,18694
__STATIC_INLINE void ARM_PMU_Enable(198,19702
__STATIC_INLINE void ARM_PMU_Disable(206,19829
__STATIC_INLINE void ARM_PMU_Set_EVTYPER(216,20086
__STATIC_INLINE void ARM_PMU_CYCCNT_Reset(224,20235
__STATIC_INLINE void ARM_PMU_EVCNTR_ALL_Reset(232,20381
__STATIC_INLINE void ARM_PMU_CNTR_Enable(244,20682
__STATIC_INLINE void ARM_PMU_CNTR_Disable(256,20968
__STATIC_INLINE uint32_t ARM_PMU_Get_CCNTR(265,21138
__STATIC_INLINE uint32_t ARM_PMU_Get_EVCNTR(275,21354
__STATIC_INLINE uint32_t ARM_PMU_Get_CNTR_OVS(286,21643
__STATIC_INLINE void ARM_PMU_Set_CNTR_OVS(298,21983
__STATIC_INLINE void ARM_PMU_Set_CNTR_IRQ_Enable(310,22358
__STATIC_INLINE void ARM_PMU_Set_CNTR_IRQ_Disable(322,22747
__STATIC_INLINE void ARM_PMU_CNTR_Increment(332,23025

Drivers/CMSIS/Include/tz_context.h,139
#define TZ_CONTEXT_H32,1221
#define TZ_MODULEID_T37,1293
typedef uint32_t TZ_ModuleId_t;39,1401
typedef uint32_t TZ_MemoryId_t;43,1509

Drivers/STM32H5xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h,128563
#define STM32_HAL_LEGACY22,894
#define AES_FLAG_RDERR 35,1322
#define AES_FLAG_WRERR 36,1379
#define AES_CLEARFLAG_CCF 37,1436
#define AES_CLEARFLAG_RDERR 38,1496
#define AES_CLEARFLAG_WRERR 39,1558
#define CRYP_DATATYPE_32B 41,1663
#define CRYP_DATATYPE_16B 42,1717
#define CRYP_DATATYPE_8B 43,1777
#define CRYP_DATATYPE_1B 44,1833
#define ADC_RESOLUTION12b 53,2050
#define ADC_RESOLUTION10b 54,2110
#define ADC_RESOLUTION8b 55,2170
#define ADC_RESOLUTION6b 56,2229
#define OVR_DATA_OVERWRITTEN 57,2288
#define OVR_DATA_PRESERVED 58,2354
#define EOC_SINGLE_CONV 59,2418
#define EOC_SEQ_CONV 60,2479
#define EOC_SINGLE_SEQ_CONV 61,2537
#define REGULAR_GROUP 62,2602
#define INJECTED_GROUP 63,2661
#define REGULAR_INJECTED_GROUP 64,2721
#define AWD_EVENT 65,2789
#define AWD1_EVENT 66,2844
#define AWD2_EVENT 67,2900
#define AWD3_EVENT 68,2956
#define OVR_EVENT 69,3012
#define JQOVF_EVENT 70,3067
#define ALL_CHANNELS 71,3124
#define REGULAR_CHANNELS 72,3182
#define INJECTED_CHANNELS 73,3244
#define SYSCFG_FLAG_SENSOR_ADC 74,3307
#define SYSCFG_FLAG_VREF_ADC 75,3364
#define ADC_CLOCKPRESCALER_PCLK_DIV1 76,3422
#define ADC_CLOCKPRESCALER_PCLK_DIV2 77,3488
#define ADC_CLOCKPRESCALER_PCLK_DIV4 78,3554
#define ADC_CLOCKPRESCALER_PCLK_DIV6 79,3620
#define ADC_CLOCKPRESCALER_PCLK_DIV8 80,3686
#define ADC_EXTERNALTRIG0_T6_TRGO 81,3752
#define ADC_EXTERNALTRIG1_T21_CC2 82,3822
#define ADC_EXTERNALTRIG2_T2_TRGO 83,3892
#define ADC_EXTERNALTRIG3_T2_CC4 84,3962
#define ADC_EXTERNALTRIG4_T22_TRGO 85,4031
#define ADC_EXTERNALTRIG7_EXT_IT11 86,4102
#define ADC_CLOCK_ASYNC 87,4173
#define ADC_EXTERNALTRIG_EDGE_NONE 88,4235
#define ADC_EXTERNALTRIG_EDGE_RISING 89,4306
#define ADC_EXTERNALTRIG_EDGE_FALLING 90,4379
#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING 91,4453
#define ADC_SAMPLETIME_2CYCLE_5 92,4537
#define HAL_ADC_STATE_BUSY_REG 94,4605
#define HAL_ADC_STATE_BUSY_INJ 95,4669
#define HAL_ADC_STATE_EOC_REG 96,4733
#define HAL_ADC_STATE_EOC_INJ 97,4796
#define HAL_ADC_STATE_ERROR 98,4859
#define HAL_ADC_STATE_BUSY 99,4929
#define HAL_ADC_STATE_AWD 100,4998
#define ADC_CHANNEL_VBAT_DIV4 103,5082
#define ADC_SAMPLETIME_5CYCLE 107,5186
#define ADC_SAMPLETIME_391CYCLES_5 108,5250
#define ADC4_SAMPLETIME_160CYCLES_5 109,5316
#define ADC_CHANNEL_VCORE 113,5431
#define __HAL_CEC_GET_IT 123,5644
#define COMP_WINDOWMODE_DISABLED 132,5821
#define COMP_WINDOWMODE_ENABLED 133,5885
#define COMP_EXTI_LINE_COMP1_EVENT 134,5948
#define COMP_EXTI_LINE_COMP2_EVENT 135,6009
#define COMP_EXTI_LINE_COMP3_EVENT 136,6070
#define COMP_EXTI_LINE_COMP4_EVENT 137,6131
#define COMP_EXTI_LINE_COMP5_EVENT 138,6192
#define COMP_EXTI_LINE_COMP6_EVENT 139,6253
#define COMP_EXTI_LINE_COMP7_EVENT 140,6314
#define COMP_LPTIMCONNECTION_ENABLED 142,6397
#define COMP_OUTPUT_COMP6TIM2OCREFCLR 145,6644
#define COMP_OUTPUT_TIM3IC1 147,6765
#define COMP_OUTPUT_TIM3OCREFCLR 148,6831
#define COMP_WINDOWMODE_ENABLE 152,6987
#define COMP_NONINVERTINGINPUT_IO1 154,7069
#define COMP_NONINVERTINGINPUT_IO2 155,7130
#define COMP_NONINVERTINGINPUT_IO3 156,7191
#define COMP_NONINVERTINGINPUT_IO4 157,7252
#define COMP_NONINVERTINGINPUT_IO5 158,7313
#define COMP_NONINVERTINGINPUT_IO6 159,7374
#define COMP_INVERTINGINPUT_1_4VREFINT 161,7437
#define COMP_INVERTINGINPUT_1_2VREFINT 162,7506
#define COMP_INVERTINGINPUT_3_4VREFINT 163,7575
#define COMP_INVERTINGINPUT_VREFINT 164,7644
#define COMP_INVERTINGINPUT_DAC1_CH1 165,7710
#define COMP_INVERTINGINPUT_DAC1_CH2 166,7777
#define COMP_INVERTINGINPUT_DAC1 167,7844
#define COMP_INVERTINGINPUT_DAC2 168,7911
#define COMP_INVERTINGINPUT_IO1 169,7978
#define COMP_INVERTINGINPUT_IO2 174,8308
#define COMP_INVERTINGINPUT_IO3 175,8375
#define COMP_INVERTINGINPUT_IO2 177,8444
#define COMP_INVERTINGINPUT_IO3 178,8506
#define COMP_INVERTINGINPUT_IO4 180,8576
#define COMP_INVERTINGINPUT_IO5 181,8638
#define COMP_OUTPUTLEVEL_LOW 183,8702
#define COMP_OUTPUTLEVEL_HIGH 184,8765
#define COMP_FLAG_LOCK 189,9023
#define COMP_FLAG_LOCK 191,9112
#define COMP_FLAG_LOCK 193,9206
#define COMP_BLANKINGSRCE_TIM1OC5 197,9297
#define COMP_BLANKINGSRCE_TIM2OC3 198,9371
#define COMP_BLANKINGSRCE_TIM3OC3 199,9445
#define COMP_BLANKINGSRCE_TIM3OC4 200,9519
#define COMP_BLANKINGSRCE_TIM8OC5 201,9593
#define COMP_BLANKINGSRCE_TIM15OC1 202,9667
#define COMP_BLANKINGSRCE_NONE 203,9742
#define COMP_MODE_HIGHSPEED 207,9838
#define COMP_MODE_LOWSPEED 208,9907
#define COMP_MODE_HIGHSPEED 210,9985
#define COMP_MODE_MEDIUMSPEED 211,10052
#define COMP_MODE_LOWPOWER 212,10121
#define COMP_MODE_ULTRALOWPOWER 213,10187
#define __HAL_COMP_COMP1_EXTI_CLEAR_RASING_FLAG 219,10300
#define __HAL_CORTEX_SYSTICKCLK_CONFIG 229,10533
#define  MPU_DEVICE_nGnRnE 231,10623
#define  MPU_DEVICE_nGnRE 232,10678
#define  MPU_DEVICE_nGRE 233,10732
#define HAL_CRC_Input_Data_Reverse 244,10934
#define HAL_CRC_Output_Data_Reverse 246,11166
#define CRC_OUTPUTDATA_INVERSION_DISABLED 257,11536
#define CRC_OUTPUTDATA_INVERSION_ENABLED 258,11615
#define DAC1_CHANNEL_1 268,11825
#define DAC1_CHANNEL_2 269,11896
#define DAC2_CHANNEL_1 270,11967
#define DAC_WAVE_NONE 271,12038
#define DAC_WAVE_NOISE 272,12107
#define DAC_WAVE_TRIANGLE 273,12179
#define DAC_WAVEGENERATION_NONE 274,12251
#define DAC_WAVEGENERATION_NOISE 275,12322
#define DAC_WAVEGENERATION_TRIANGLE 276,12394
#define DAC_CHIPCONNECT_DISABLE 279,12534
#define DAC_CHIPCONNECT_ENABLE 280,12598
#define DAC_TRIGGER_STOP_LPTIM1_OUT 284,12694
#define DAC_TRIGGER_STOP_LPTIM3_OUT 285,12760
#define DAC_TRIGGER_LPTIM1_OUT 286,12826
#define DAC_TRIGGER_LPTIM3_OUT 287,12887
#define DAC_TRIGGER_LPTIM1_OUT 291,12980
#define DAC_TRIGGER_LPTIM2_OUT 292,13041
#define HAL_DAC_MSP_INIT_CB_ID 297,13261
#define HAL_DAC_MSP_DEINIT_CB_ID 298,13321
#define HAL_REMAPDMA_ADC_DMA_CH2 308,13521
#define HAL_REMAPDMA_USART1_TX_DMA_CH4 309,13592
#define HAL_REMAPDMA_USART1_RX_DMA_CH5 310,13669
#define HAL_REMAPDMA_TIM16_DMA_CH4 311,13746
#define HAL_REMAPDMA_TIM17_DMA_CH2 312,13819
#define HAL_REMAPDMA_USART3_DMA_CH32 313,13892
#define HAL_REMAPDMA_TIM16_DMA_CH6 314,13967
#define HAL_REMAPDMA_TIM17_DMA_CH7 315,14040
#define HAL_REMAPDMA_SPI2_DMA_CH67 316,14113
#define HAL_REMAPDMA_USART2_DMA_CH67 317,14186
#define HAL_REMAPDMA_I2C1_DMA_CH76 318,14261
#define HAL_REMAPDMA_TIM1_DMA_CH6 319,14334
#define HAL_REMAPDMA_TIM2_DMA_CH7 320,14406
#define HAL_REMAPDMA_TIM3_DMA_CH6 321,14478
#define IS_HAL_REMAPDMA 323,14552
#define __HAL_REMAPDMA_CHANNEL_ENABLE 324,14615
#define __HAL_REMAPDMA_CHANNEL_DISABLE 325,14696
#define HAL_DMAMUX1_REQUEST_GEN_EXTI0 329,14804
#define HAL_DMAMUX1_REQUEST_GEN_EXTI1 330,14880
#define HAL_DMAMUX1_REQUEST_GEN_EXTI2 331,14956
#define HAL_DMAMUX1_REQUEST_GEN_EXTI3 332,15032
#define HAL_DMAMUX1_REQUEST_GEN_EXTI4 333,15108
#define HAL_DMAMUX1_REQUEST_GEN_EXTI5 334,15184
#define HAL_DMAMUX1_REQUEST_GEN_EXTI6 335,15260
#define HAL_DMAMUX1_REQUEST_GEN_EXTI7 336,15336
#define HAL_DMAMUX1_REQUEST_GEN_EXTI8 337,15412
#define HAL_DMAMUX1_REQUEST_GEN_EXTI9 338,15488
#define HAL_DMAMUX1_REQUEST_GEN_EXTI10 339,15564
#define HAL_DMAMUX1_REQUEST_GEN_EXTI11 340,15641
#define HAL_DMAMUX1_REQUEST_GEN_EXTI12 341,15718
#define HAL_DMAMUX1_REQUEST_GEN_EXTI13 342,15795
#define HAL_DMAMUX1_REQUEST_GEN_EXTI14 343,15872
#define HAL_DMAMUX1_REQUEST_GEN_EXTI15 344,15949
#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT 345,16026
#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT 346,16112
#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT 347,16198
#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH3_EVT 348,16284
#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT 349,16370
#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT 350,16451
#define HAL_DMAMUX1_REQUEST_GEN_DSI_TE 351,16532
#define HAL_DMAMUX1_REQUEST_GEN_DSI_EOT 352,16609
#define HAL_DMAMUX1_REQUEST_GEN_DMA2D_EOT 353,16687
#define HAL_DMAMUX1_REQUEST_GEN_LTDC_IT 354,16767
#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT 356,16847
#define HAL_DMAMUX_REQUEST_GEN_RISING 357,16925
#define HAL_DMAMUX_REQUEST_GEN_FALLING 358,17001
#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING 359,17078
#define DMA_REQUEST_DCMI_PSSI 363,17317
#define DMA_REQUEST_DAC1_CHANNEL1 369,17440
#define DMA_REQUEST_DAC1_CHANNEL2 370,17511
#define DMA_REQUEST_TIM16_TRIG_COM 371,17582
#define DMA_REQUEST_TIM17_TRIG_COM 372,17654
#define LL_DMAMUX_REQ_TIM16_TRIG_COM 374,17728
#define LL_DMAMUX_REQ_TIM17_TRIG_COM 375,17802
#define DMA_REQUEST_DAC1 380,17910
#define DMA_REQUEST_DAC2 381,17957
#define BDMA_REQUEST_LP_UART1_RX 383,18006
#define BDMA_REQUEST_LP_UART1_TX 384,18064
#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT 386,18124
#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT 387,18212
#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT 388,18300
#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT 389,18388
#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT 390,18471
#define HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT 391,18554
#define HAL_DMAMUX1_REQUEST_GEN_EXTI0 392,18637
#define HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO 393,18715
#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT 395,18800
#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT 396,18888
#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT 397,18976
#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT 398,19064
#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT 399,19152
#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT 400,19240
#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT 401,19328
#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP 402,19416
#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP 403,19504
#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP 404,19592
#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT 405,19676
#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP 406,19759
#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT 407,19843
#define HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP 408,19926
#define HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP 409,20010
#define HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP 410,20094
#define HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP 411,20176
#define HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT 412,20258
#define HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT 413,20340
#define HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP 414,20422
#define HAL_DMAMUX2_REQUEST_GEN_EXTI0 415,20503
#define HAL_DMAMUX2_REQUEST_GEN_EXTI2 416,20581
#define HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT 417,20659
#define HAL_DMAMUX2_REQUEST_GEN_SPI6_IT 418,20743
#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT 419,20823
#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT 420,20909
#define HAL_DMAMUX2_REQUEST_GEN_ADC3_IT 421,20995
#define HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT 422,21075
#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT 423,21161
#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT 424,21245
#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT 426,21331
#define HAL_DMAMUX_REQUEST_GEN_RISING 427,21411
#define HAL_DMAMUX_REQUEST_GEN_FALLING 428,21489
#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING 429,21568
#define DFSDM_FILTER_EXT_TRIG_LPTIM1 431,21656
#define DFSDM_FILTER_EXT_TRIG_LPTIM2 432,21741
#define DFSDM_FILTER_EXT_TRIG_LPTIM3 433,21826
#define DAC_TRIGGER_LP1_OUT 435,21913
#define DAC_TRIGGER_LP2_OUT 436,21988
#define GPDMA1_REQUEST_DCMI 441,22111
#define TYPEPROGRAM_BYTE 451,22344
#define TYPEPROGRAM_HALFWORD 452,22406
#define TYPEPROGRAM_WORD 453,22472
#define TYPEPROGRAM_DOUBLEWORD 454,22534
#define TYPEERASE_SECTORS 455,22602
#define TYPEERASE_PAGES 456,22665
#define TYPEERASE_PAGEERASE 457,22726
#define TYPEERASE_MASSERASE 458,22787
#define WRPSTATE_DISABLE 459,22852
#define WRPSTATE_ENABLE 460,22911
#define HAL_FLASH_TIMEOUT_VALUE 461,22969
#define OBEX_PCROP 462,23028
#define OBEX_BOOTCONFIG 463,23084
#define PCROPSTATE_DISABLE 464,23145
#define PCROPSTATE_ENABLE 465,23207
#define TYPEERASEDATA_BYTE 466,23268
#define TYPEERASEDATA_HALFWORD 467,23332
#define TYPEERASEDATA_WORD 468,23400
#define TYPEPROGRAMDATA_BYTE 469,23464
#define TYPEPROGRAMDATA_HALFWORD 470,23530
#define TYPEPROGRAMDATA_WORD 471,23600
#define TYPEPROGRAMDATA_FASTBYTE 472,23666
#define TYPEPROGRAMDATA_FASTHALFWORD 473,23736
#define TYPEPROGRAMDATA_FASTWORD 474,23810
#define PAGESIZE 475,23880
#define TYPEPROGRAM_FASTBYTE 476,23935
#define TYPEPROGRAM_FASTHALFWORD 477,23997
#define TYPEPROGRAM_FASTWORD 478,24063
#define VOLTAGE_RANGE_1 479,24125
#define VOLTAGE_RANGE_2 480,24186
#define VOLTAGE_RANGE_3 481,24247
#define VOLTAGE_RANGE_4 482,24308
#define TYPEPROGRAM_FAST 483,24369
#define TYPEPROGRAM_FAST_AND_LAST 484,24431
#define WRPAREA_BANK1_AREAA 485,24502
#define WRPAREA_BANK1_AREAB 486,24564
#define WRPAREA_BANK2_AREAA 487,24626
#define WRPAREA_BANK2_AREAB 488,24688
#define IWDG_STDBY_FREEZE 489,24750
#define IWDG_STDBY_ACTIVE 490,24810
#define IWDG_STOP_FREEZE 491,24867
#define IWDG_STOP_ACTIVE 492,24926
#define FLASH_ERROR_NONE 493,24982
#define FLASH_ERROR_RD 494,25042
#define FLASH_ERROR_PG 495,25100
#define FLASH_ERROR_PGP 496,25160
#define FLASH_ERROR_WRP 497,25219
#define FLASH_ERROR_OPTV 498,25278
#define FLASH_ERROR_OPTVUSR 499,25338
#define FLASH_ERROR_PROG 500,25401
#define FLASH_ERROR_OP 501,25461
#define FLASH_ERROR_PGA 502,25526
#define FLASH_ERROR_SIZE 503,25585
#define FLASH_ERROR_SIZ 504,25645
#define FLASH_ERROR_PGS 505,25705
#define FLASH_ERROR_MIS 506,25764
#define FLASH_ERROR_FAST 507,25823
#define FLASH_ERROR_FWWERR 508,25883
#define FLASH_ERROR_NOTZERO 509,25945
#define FLASH_ERROR_OPERATION 510,26008
#define FLASH_ERROR_ERS 511,26073
#define OB_WDG_SW 512,26132
#define OB_WDG_HW 513,26182
#define OB_SDADC12_VDD_MONITOR_SET 514,26232
#define OB_SDADC12_VDD_MONITOR_RESET 515,26296
#define OB_RAM_PARITY_CHECK_SET 516,26362
#define OB_RAM_PARITY_CHECK_RESET 517,26420
#define IS_OB_SDADC12_VDD_MONITOR 518,26480
#define OB_RDP_LEVEL0 519,26543
#define OB_RDP_LEVEL1 520,26597
#define OB_RDP_LEVEL2 521,26651
#define OB_BOOT_LOCK_DISABLE 523,26747
#define OB_BOOT_LOCK_ENABLE 524,26812
#define OB_BOOT_ENTRY_FORCED_NONE 526,26885
#define OB_BOOT_ENTRY_FORCED_FLASH 527,26945
#define FLASH_FLAG_SNECCE_BANK1RR 530,27034
#define FLASH_FLAG_DBECCE_BANK1RR 531,27099
#define FLASH_FLAG_STRBER_BANK1R 532,27164
#define FLASH_FLAG_SNECCE_BANK2RR 533,27228
#define FLASH_FLAG_DBECCE_BANK2RR 534,27293
#define FLASH_FLAG_STRBER_BANK2R 535,27358
#define FLASH_FLAG_WDW 536,27422
#define OB_WRP_SECTOR_All 537,27477
#define OB_USER_nRST_STOP 540,27578
#define OB_USER_nRST_STDBY 541,27635
#define OB_USER_nRST_SHDW 542,27693
#define OB_USER_nSWBOOT0 543,27750
#define OB_USER_nBOOT0 544,27806
#define OB_nBOOT0_RESET 545,27860
#define OB_nBOOT0_SET 546,27915
#define OB_USER_SRAM134_RST 547,27968
#define OB_SRAM134_RST_ERASE 548,28024
#define OB_SRAM134_RST_NOT_ERASE 549,28081
#define OB_USER_nRST_STOP 552,28186
#define OB_USER_nRST_STDBY 553,28243
#define OB_USER_nRST_SHDW 554,28301
#define OB_USER_nBOOT_SEL 555,28358
#define OB_USER_nBOOT0 556,28415
#define OB_USER_nBOOT1 557,28469
#define OB_nBOOT0_RESET 558,28523
#define OB_nBOOT0_SET 559,28578
#define __HAL_RCC_JPEG_CLK_ENABLE 571,28807
#define __HAL_RCC_JPEG_CLK_DISABLE 572,28886
#define __HAL_RCC_JPEG_FORCE_RESET 573,28966
#define __HAL_RCC_JPEG_RELEASE_RESET 574,29047
#define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE 575,29130
#define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE 576,29213
#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 587,29457
#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 588,29522
#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 589,29588
#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 590,29653
#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 591,29718
#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 592,29783
#define HAL_SYSCFG_FASTMODEPLUS_I2C1 593,29848
#define HAL_SYSCFG_FASTMODEPLUS_I2C2 594,29914
#define HAL_SYSCFG_FASTMODEPLUS_I2C3 595,29980
#define HAL_SYSCFG_EnableIOAnalogSwitchBooster 598,30070
#define HAL_SYSCFG_DisableIOAnalogSwitchBooster 599,30154
#define HAL_SYSCFG_EnableIOAnalogSwitchVDD 600,30239
#define HAL_SYSCFG_DisableIOAnalogSwitchVDD 601,30319
#define SYSCFG_IT_FPU_IOC 605,30446
#define SYSCFG_IT_FPU_DZC 606,30496
#define SYSCFG_IT_FPU_UFC 607,30546
#define SYSCFG_IT_FPU_OFC 608,30596
#define SYSCFG_IT_FPU_IDC 609,30646
#define SYSCFG_IT_FPU_IXC 610,30696
#define SYSCFG_BREAK_FLASH_ECC 612,30748
#define SYSCFG_BREAK_PVD 613,30803
#define SYSCFG_BREAK_SRAM_ECC 614,30852
#define SYSCFG_BREAK_LOCKUP 615,30906
#define SYSCFG_VREFBUF_VOLTAGE_SCALE0 617,30960
#define SYSCFG_VREFBUF_VOLTAGE_SCALE1 618,31024
#define SYSCFG_VREFBUF_VOLTAGE_SCALE2 619,31088
#define SYSCFG_VREFBUF_VOLTAGE_SCALE3 620,31152
#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE 622,31218
#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE 623,31298
#define SYSCFG_FASTMODEPLUS_PB6 625,31379
#define SYSCFG_FASTMODEPLUS_PB7 626,31435
#define SYSCFG_FASTMODEPLUS_PB8 627,31491
#define SYSCFG_FASTMODEPLUS_PB9 628,31547
#define SYSCFG_ETH_MII 630,31605
#define SYSCFG_ETH_RMII 631,31643
#define IS_SYSCFG_ETHERNET_CONFIG 632,31682
#define SYSCFG_MEMORIES_ERASE_FLAG_IPMEE 634,31743
#define SYSCFG_MEMORIES_ERASE_FLAG_MCLR 635,31817
#define IS_SYSCFG_MEMORIES_ERASE_FLAG 636,31890
#define IS_SYSCFG_CODE_CONFIG 638,31963
#define SYSCFG_MPU_NSEC 640,32015
#define SYSCFG_VTOR_NSEC 641,32055
#define SYSCFG_SAU 643,32160
#define SYSCFG_MPU_SEC 644,32201
#define SYSCFG_VTOR_AIRCR_SEC 645,32246
#define SYSCFG_LOCK_ALL 646,32298
#define SYSCFG_LOCK_ALL 648,32351
#define SYSCFG_CLK 651,32432
#define SYSCFG_CLASSB 652,32465
#define SYSCFG_FPU 653,32501
#define SYSCFG_ALL 654,32534
#define SYSCFG_SEC 656,32569
#define SYSCFG_NSEC 657,32602
#define __HAL_SYSCFG_FPU_INTERRUPT_ENABLE 659,32638
#define __HAL_SYSCFG_FPU_INTERRUPT_DISABLE 660,32714
#define __HAL_SYSCFG_BREAK_ECC_LOCK 662,32793
#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK 663,32862
#define __HAL_SYSCFG_BREAK_PVD_LOCK 664,32934
#define __HAL_SYSCFG_BREAK_SRAM_ECC_LOCK 665,33003
#define __HAL_SYSCFG_FASTMODEPLUS_ENABLE 667,33079
#define __HAL_SYSCFG_FASTMODEPLUS_DISABLE 668,33153
#define __HAL_SYSCFG_GET_MEMORIES_ERASE_STATUS 670,33230
#define __HAL_SYSCFG_CLEAR_MEMORIES_ERASE_STATUS 671,33317
#define IS_SYSCFG_FPU_INTERRUPT 673,33408
#define IS_SYSCFG_BREAK_CONFIG 674,33465
#define IS_SYSCFG_VREFBUF_VOLTAGE_SCALE 675,33521
#define IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE 676,33591
#define IS_SYSCFG_VREFBUF_TRIMMING 677,33662
#define IS_SYSCFG_FASTMODEPLUS 678,33719
#define IS_SYSCFG_ITEMS_ATTRIBUTES 679,33776
#define IS_SYSCFG_ATTRIBUTES 680,33837
#define IS_SYSCFG_LOCK_ITEMS 681,33892
#define HAL_SYSCFG_VREFBUF_VoltageScalingConfig 683,33949
#define HAL_SYSCFG_VREFBUF_HighImpedanceConfig 684,34033
#define HAL_SYSCFG_VREFBUF_TrimmingConfig 685,34116
#define HAL_SYSCFG_EnableVREFBUF 686,34194
#define HAL_SYSCFG_DisableVREFBUF 687,34263
#define HAL_SYSCFG_EnableIOAnalogSwitchBooster 689,34335
#define HAL_SYSCFG_DisableIOAnalogSwitchBooster 690,34422
#define HAL_SYSCFG_ETHInterfaceSelect 691,34510
#define HAL_SYSCFG_Lock 693,34590
#define HAL_SYSCFG_GetLock 694,34632
#define HAL_SYSCFG_ConfigAttributes 697,34743
#define HAL_SYSCFG_GetConfigAttributes 698,34809
#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE 713,35156
#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE 714,35235
#define FMC_NAND_PCC_MEM_BUS_WIDTH_8 715,35313
#define FMC_NAND_PCC_MEM_BUS_WIDTH_16 716,35387
#define FMC_NAND_WAIT_FEATURE_DISABLE 718,35546
#define FMC_NAND_WAIT_FEATURE_ENABLE 719,35629
#define FMC_NAND_MEM_BUS_WIDTH_8 720,35711
#define FMC_NAND_MEM_BUS_WIDTH_16 721,35789
#define FSMC_NORSRAM_TYPEDEF 731,36006
#define FSMC_NORSRAM_EXTENDED_TYPEDEF 732,36078
#define GET_GPIO_SOURCE 740,36287
#define GET_GPIO_INDEX 741,36353
#define GPIO_AF12_SDMMC 744,36443
#define GPIO_AF12_SDMMC1 745,36509
#define GPIO_AF12_SDIO 749,36607
#define GPIO_AF12_SDMMC 750,36675
#define GPIO_AF12_SDIO 754,36775
#define GPIO_AF12_SDMMC 755,36843
#define GPIO_AF7_SDIO1 759,36943
#define GPIO_AF8_SDIO1 760,37010
#define GPIO_AF12_SDIO1 761,37077
#define GPIO_AF9_SDIO2 762,37145
#define GPIO_AF10_SDIO2 763,37212
#define GPIO_AF11_SDIO2 764,37280
#define GPIO_AF10_OTG2_HS 768,37561
#define GPIO_AF10_OTG1_FS 769,37607
#define GPIO_AF12_OTG2_FS 770,37653
#define GPIO_AF0_LPTIM 775,37865
#define GPIO_AF1_LPTIM 776,37932
#define GPIO_AF2_LPTIM 777,37999
#define  GPIO_SPEED_LOW 781,38257
#define  GPIO_SPEED_MEDIUM 782,38328
#define  GPIO_SPEED_FAST 783,38402
#define  GPIO_SPEED_HIGH 784,38474
#define  GPIO_SPEED_VERY_LOW 788,38684
#define  GPIO_SPEED_LOW 789,38737
#define  GPIO_SPEED_MEDIUM 790,38793
#define  GPIO_SPEED_HIGH 791,38847
#define  GPIO_SPEED_LOW 795,38992
#define  GPIO_SPEED_MEDIUM 796,39040
#define  GPIO_SPEED_HIGH 797,39091
#define GPIO_AF6_DFSDM 800,39186
#define GPIO_AF0_RTC_50Hz 803,39297
#define GPIO_AF0_S2DSTOP 806,39421
#define GPIO_AF11_LPGPIO 807,39489
#define GTZC_PERIPH_DCMI 817,39732
#define GTZC_PERIPH_LTDC 818,39801
#define GTZC_PERIPH_DAC12 821,39912
#define GTZC_PERIPH_ADC12 822,39976
#define GTZC_PERIPH_USBFS 823,40039
#define GTZC_MCPBB_NB_VCTR_REG_MAX 826,40166
#define GTZC_MCPBB_NB_LCK_VCTR_REG_MAX 827,40240
#define GTZC_MCPBB_SUPERBLOCK_UNLOCKED 828,40318
#define GTZC_MCPBB_SUPERBLOCK_LOCKED 829,40396
#define GTZC_MCPBB_BLOCK_NSEC 830,40472
#define GTZC_MCPBB_BLOCK_SEC 831,40541
#define GTZC_MCPBB_BLOCK_NPRIV 832,40609
#define GTZC_MCPBB_BLOCK_PRIV 833,40679
#define GTZC_MCPBB_LOCK_OFF 834,40748
#define GTZC_MCPBB_LOCK_ON 835,40815
#define HRTIM_TIMDELAYEDPROTECTION_DISABLED 844,41044
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 845,41144
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 846,41252
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 847,41360
#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 848,41468
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 849,41573
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 850,41682
#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 851,41791
#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 852,41899
#define __HAL_HRTIM_SetCounter 854,42006
#define __HAL_HRTIM_GetCounter 855,42068
#define __HAL_HRTIM_SetPeriod 856,42130
#define __HAL_HRTIM_GetPeriod 857,42191
#define __HAL_HRTIM_SetClockPrescaler 858,42252
#define __HAL_HRTIM_GetClockPrescaler 859,42321
#define __HAL_HRTIM_SetCompare 860,42390
#define __HAL_HRTIM_GetCompare 861,42452
#define HAL_HRTIM_ExternalEventCounterConfig 864,42538
#define HAL_HRTIM_ExternalEventCounterEnable 865,42619
#define HAL_HRTIM_ExternalEventCounterDisable 866,42700
#define HAL_HRTIM_ExternalEventCounterReset 867,42782
#define HRTIM_TIMEEVENT_A 868,42862
#define HRTIM_TIMEEVENT_B 869,42932
#define HRTIM_TIMEEVENTRESETMODE_UNCONDITIONAL 870,43002
#define HRTIM_TIMEEVENTRESETMODE_CONDITIONAL 871,43092
#define HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1 875,43226
#define HRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2 876,43292
#define HRTIM_OUTPUTSET_TIMAEV3_TIMCCMP2 877,43358
#define HRTIM_OUTPUTSET_TIMAEV4_TIMCCMP3 878,43424
#define HRTIM_OUTPUTSET_TIMAEV5_TIMDCMP1 879,43490
#define HRTIM_OUTPUTSET_TIMAEV6_TIMDCMP2 880,43556
#define HRTIM_OUTPUTSET_TIMAEV7_TIMECMP3 881,43622
#define HRTIM_OUTPUTSET_TIMAEV8_TIMECMP4 882,43688
#define HRTIM_OUTPUTSET_TIMAEV9_TIMFCMP4 883,43754
#define HRTIM_OUTPUTSET_TIMBEV1_TIMACMP1 884,43820
#define HRTIM_OUTPUTSET_TIMBEV2_TIMACMP2 885,43886
#define HRTIM_OUTPUTSET_TIMBEV3_TIMCCMP3 886,43952
#define HRTIM_OUTPUTSET_TIMBEV4_TIMCCMP4 887,44018
#define HRTIM_OUTPUTSET_TIMBEV5_TIMDCMP3 888,44084
#define HRTIM_OUTPUTSET_TIMBEV6_TIMDCMP4 889,44150
#define HRTIM_OUTPUTSET_TIMBEV7_TIMECMP1 890,44216
#define HRTIM_OUTPUTSET_TIMBEV8_TIMECMP2 891,44282
#define HRTIM_OUTPUTSET_TIMBEV9_TIMFCMP3 892,44348
#define HRTIM_OUTPUTSET_TIMCEV1_TIMACMP1 893,44414
#define HRTIM_OUTPUTSET_TIMCEV2_TIMACMP2 894,44480
#define HRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2 895,44546
#define HRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3 896,44612
#define HRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2 897,44678
#define HRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4 898,44744
#define HRTIM_OUTPUTSET_TIMCEV7_TIMECMP3 899,44810
#define HRTIM_OUTPUTSET_TIMCEV8_TIMECMP4 900,44876
#define HRTIM_OUTPUTSET_TIMCEV9_TIMFCMP2 901,44942
#define HRTIM_OUTPUTSET_TIMDEV1_TIMACMP1 902,45008
#define HRTIM_OUTPUTSET_TIMDEV2_TIMACMP4 903,45074
#define HRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2 904,45140
#define HRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4 905,45206
#define HRTIM_OUTPUTSET_TIMDEV5_TIMCCMP4 906,45272
#define HRTIM_OUTPUTSET_TIMDEV6_TIMECMP1 907,45338
#define HRTIM_OUTPUTSET_TIMDEV7_TIMECMP4 908,45404
#define HRTIM_OUTPUTSET_TIMDEV8_TIMFCMP1 909,45470
#define HRTIM_OUTPUTSET_TIMDEV9_TIMFCMP3 910,45536
#define HRTIM_OUTPUTSET_TIMEEV1_TIMACMP4 911,45602
#define HRTIM_OUTPUTSET_TIMEEV2_TIMBCMP3 912,45668
#define HRTIM_OUTPUTSET_TIMEEV3_TIMBCMP4 913,45734
#define HRTIM_OUTPUTSET_TIMEEV4_TIMCCMP1 914,45800
#define HRTIM_OUTPUTSET_TIMEEV5_TIMDCMP2 915,45866
#define HRTIM_OUTPUTSET_TIMEEV6_TIMDCMP1 916,45932
#define HRTIM_OUTPUTSET_TIMEEV7_TIMDCMP2 917,45998
#define HRTIM_OUTPUTSET_TIMEEV8_TIMFCMP3 918,46064
#define HRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4 919,46130
#define HRTIM_OUTPUTSET_TIMFEV1_TIMACMP3 920,46196
#define HRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1 921,46262
#define HRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4 922,46328
#define HRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1 923,46394
#define HRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4 924,46460
#define HRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3 925,46526
#define HRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4 926,46592
#define HRTIM_OUTPUTSET_TIMFEV8_TIMECMP2 927,46658
#define HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3 928,46724
#define HRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1 930,46792
#define HRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2 931,46860
#define HRTIM_OUTPUTRESET_TIMAEV3_TIMCCMP2 932,46928
#define HRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP3 933,46996
#define HRTIM_OUTPUTRESET_TIMAEV5_TIMDCMP1 934,47064
#define HRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP2 935,47132
#define HRTIM_OUTPUTRESET_TIMAEV7_TIMECMP3 936,47200
#define HRTIM_OUTPUTRESET_TIMAEV8_TIMECMP4 937,47268
#define HRTIM_OUTPUTRESET_TIMAEV9_TIMFCMP4 938,47336
#define HRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1 939,47404
#define HRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2 940,47472
#define HRTIM_OUTPUTRESET_TIMBEV3_TIMCCMP3 941,47540
#define HRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP4 942,47608
#define HRTIM_OUTPUTRESET_TIMBEV5_TIMDCMP3 943,47676
#define HRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP4 944,47744
#define HRTIM_OUTPUTRESET_TIMBEV7_TIMECMP1 945,47812
#define HRTIM_OUTPUTRESET_TIMBEV8_TIMECMP2 946,47880
#define HRTIM_OUTPUTRESET_TIMBEV9_TIMFCMP3 947,47948
#define HRTIM_OUTPUTRESET_TIMCEV1_TIMACMP1 948,48016
#define HRTIM_OUTPUTRESET_TIMCEV2_TIMACMP2 949,48084
#define HRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2 950,48152
#define HRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3 951,48220
#define HRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2 952,48288
#define HRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4 953,48356
#define HRTIM_OUTPUTRESET_TIMCEV7_TIMECMP3 954,48424
#define HRTIM_OUTPUTRESET_TIMCEV8_TIMECMP4 955,48492
#define HRTIM_OUTPUTRESET_TIMCEV9_TIMFCMP2 956,48560
#define HRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1 957,48628
#define HRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4 958,48696
#define HRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2 959,48764
#define HRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4 960,48832
#define HRTIM_OUTPUTRESET_TIMDEV5_TIMCCMP4 961,48900
#define HRTIM_OUTPUTRESET_TIMDEV6_TIMECMP1 962,48968
#define HRTIM_OUTPUTRESET_TIMDEV7_TIMECMP4 963,49036
#define HRTIM_OUTPUTRESET_TIMDEV8_TIMFCMP1 964,49104
#define HRTIM_OUTPUTRESET_TIMDEV9_TIMFCMP3 965,49172
#define HRTIM_OUTPUTRESET_TIMEEV1_TIMACMP4 966,49240
#define HRTIM_OUTPUTRESET_TIMEEV2_TIMBCMP3 967,49308
#define HRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP4 968,49376
#define HRTIM_OUTPUTRESET_TIMEEV4_TIMCCMP1 969,49444
#define HRTIM_OUTPUTRESET_TIMEEV5_TIMDCMP2 970,49512
#define HRTIM_OUTPUTRESET_TIMEEV6_TIMDCMP1 971,49580
#define HRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP2 972,49648
#define HRTIM_OUTPUTRESET_TIMEEV8_TIMFCMP3 973,49716
#define HRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4 974,49784
#define HRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3 975,49852
#define HRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1 976,49920
#define HRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4 977,49988
#define HRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1 978,50056
#define HRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4 979,50124
#define HRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3 980,50192
#define HRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4 981,50260
#define HRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2 982,50328
#define HRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3 983,50396
#define HRTIM_EVENTSRC_1 989,50596
#define HRTIM_EVENTSRC_2 990,50649
#define HRTIM_EVENTSRC_3 991,50711
#define HRTIM_EVENTSRC_4 992,50773
#define HRTIM_CALIBRATIONRATE_7300 996,50944
#define HRTIM_CALIBRATIONRATE_910 997,51004
#define HRTIM_CALIBRATIONRATE_114 998,51075
#define HRTIM_CALIBRATIONRATE_14 999,51146
#define I2C_DUALADDRESS_DISABLED 1009,51392
#define I2C_DUALADDRESS_ENABLED 1010,51465
#define I2C_GENERALCALL_DISABLED 1011,51537
#define I2C_GENERALCALL_ENABLED 1012,51610
#define I2C_NOSTRETCH_DISABLED 1013,51682
#define I2C_NOSTRETCH_ENABLED 1014,51753
#define I2C_ANALOGFILTER_ENABLED 1015,51823
#define I2C_ANALOGFILTER_DISABLED 1016,51896
#define HAL_I2C_STATE_MEM_BUSY_TX 1019,52119
#define HAL_I2C_STATE_MEM_BUSY_RX 1020,52190
#define HAL_I2C_STATE_MASTER_BUSY_TX 1021,52261
#define HAL_I2C_STATE_MASTER_BUSY_RX 1022,52332
#define HAL_I2C_STATE_SLAVE_BUSY_TX 1023,52403
#define HAL_I2C_STATE_SLAVE_BUSY_RX 1024,52474
#define IRDA_ONE_BIT_SAMPLE_DISABLED 1033,52683
#define IRDA_ONE_BIT_SAMPLE_ENABLED 1034,52760
#define KR_KEY_RELOAD 1043,52968
#define KR_KEY_ENABLE 1044,53025
#define KR_KEY_EWA 1045,53082
#define KR_KEY_DWA 1046,53152
#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION 1055,53357
#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS 1056,53445
#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS 1057,53529
#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS 1058,53613
#define LPTIM_CLOCKPOLARITY_RISINGEDGE 1060,53699
#define LPTIM_CLOCKPOLARITY_FALLINGEDGE 1061,53775
#define LPTIM_CLOCKPOLARITY_BOTHEDGES 1062,53852
#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION 1064,53938
#define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS 1065,54025
#define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS 1066,54108
#define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS 1067,54191
#define LPTIM_TRIGSAMPLETIME_2TRANSITION 1071,54435
#define LPTIM_TRIGSAMPLETIME_4TRANSITION 1072,54518
#define LPTIM_TRIGSAMPLETIME_8TRANSITION 1073,54601
#define HAL_LPTIM_ReadCompare 1079,54799
#define LPTIM_ISR_CC1 1085,54906
#define LPTIM_ISR_CC2 1086,54952
#define LPTIM_CHANNEL_ALL 1087,54998
#define HAL_NAND_Read_Page 1096,55192
#define HAL_NAND_Write_Page 1097,55255
#define HAL_NAND_Read_SpareArea 1098,55319
#define HAL_NAND_Write_SpareArea 1099,55387
#define NAND_AddressTypedef 1101,55458
#define __ARRAY_ADDRESS 1103,55521
#define __ADDR_1st_CYCLE 1104,55576
#define __ADDR_2nd_CYCLE 1105,55632
#define __ADDR_3rd_CYCLE 1106,55688
#define __ADDR_4th_CYCLE 1107,55744
#define NOR_StatusTypedef 1115,55928
#define NOR_SUCCESS 1116,55990
#define NOR_ONGOING 1117,56053
#define NOR_ERROR 1118,56116
#define NOR_TIMEOUT 1119,56177
#define __NOR_WRITE 1121,56242
#define __NOR_ADDR_SHIFT 1122,56292
#define OPAMP_NONINVERTINGINPUT_VP0 1131,56481
#define OPAMP_NONINVERTINGINPUT_VP1 1132,56556
#define OPAMP_NONINVERTINGINPUT_VP2 1133,56631
#define OPAMP_NONINVERTINGINPUT_VP3 1134,56706
#define OPAMP_SEC_NONINVERTINGINPUT_VP0 1136,56783
#define OPAMP_SEC_NONINVERTINGINPUT_VP1 1137,56862
#define OPAMP_SEC_NONINVERTINGINPUT_VP2 1138,56941
#define OPAMP_SEC_NONINVERTINGINPUT_VP3 1139,57020
#define OPAMP_INVERTINGINPUT_VM0 1141,57101
#define OPAMP_INVERTINGINPUT_VM1 1142,57173
#define IOPAMP_INVERTINGINPUT_VM0 1144,57247
#define IOPAMP_INVERTINGINPUT_VM1 1145,57319
#define OPAMP_SEC_INVERTINGINPUT_VM0 1147,57393
#define OPAMP_SEC_INVERTINGINPUT_VM1 1148,57469
#define OPAMP_INVERTINGINPUT_VINM 1150,57547
#define OPAMP_PGACONNECT_NO 1152,57625
#define OPAMP_PGACONNECT_VM0 1153,57708
#define OPAMP_PGACONNECT_VM1 1154,57792
#define HAL_OPAMP_MSP_INIT_CB_ID 1157,58000
#define HAL_OPAMP_MSP_DEINIT_CB_ID 1158,58064
#define OPAMP_POWERMODE_NORMAL 1162,58182
#define OPAMP_POWERMODE_NORMAL 1164,58281
#define I2S_STANDARD_PHILLIPS 1174,58494
#define I2S_IT_TXE 1177,58575
#define I2S_IT_RXNE 1178,58620
#define I2S_FLAG_TXE 1180,58667
#define I2S_FLAG_RXNE 1181,58714
#define I2S_CLOCK_SYSCLK 1185,58793
#define CF_DATA 1196,59034
#define CF_SECTOR_COUNT 1197,59082
#define CF_SECTOR_NUMBER 1198,59138
#define CF_CYLINDER_LOW 1199,59195
#define CF_CYLINDER_HIGH 1200,59251
#define CF_CARD_HEAD 1201,59308
#define CF_STATUS_CMD 1202,59361
#define CF_STATUS_CMD_ALTERNATE 1203,59415
#define CF_COMMON_DATA_AREA 1204,59479
#define CF_READ_SECTOR_CMD 1207,59575
#define CF_WRITE_SECTOR_CMD 1208,59634
#define CF_ERASE_SECTOR_CMD 1209,59694
#define CF_IDENTIFY_CMD 1210,59754
#define PCCARD_StatusTypedef 1212,59812
#define PCCARD_SUCCESS 1213,59876
#define PCCARD_ONGOING 1214,59941
#define PCCARD_ERROR 1215,60006
#define PCCARD_TIMEOUT 1216,60069
#define FORMAT_BIN 1225,60264
#define FORMAT_BCD 1226,60316
#define RTC_ALARMSUBSECONDMASK_None 1228,60370
#define RTC_TAMPERERASEBACKUP_DISABLED 1229,60439
#define RTC_TAMPERMASK_FLAG_DISABLED 1230,60512
#define RTC_TAMPERMASK_FLAG_ENABLED 1231,60581
#define RTC_MASKTAMPERFLAG_DISABLED 1233,60651
#define RTC_MASKTAMPERFLAG_ENABLED 1234,60720
#define RTC_TAMPERERASEBACKUP_ENABLED 1235,60788
#define RTC_TAMPER1_2_INTERRUPT 1236,60860
#define RTC_TAMPER1_2_3_INTERRUPT 1237,60926
#define RTC_TIMESTAMPPIN_PC13 1239,60994
#define RTC_TIMESTAMPPIN_PA0 1240,61051
#define RTC_TIMESTAMPPIN_PI8 1241,61105
#define RTC_TIMESTAMPPIN_PC1 1242,61159
#define RTC_OUTPUT_REMAP_PC13 1244,61215
#define RTC_OUTPUT_REMAP_PB14 1245,61269
#define RTC_OUTPUT_REMAP_PB2 1246,61323
#define RTC_TAMPERPIN_PC13 1248,61379
#define RTC_TAMPERPIN_PA0 1249,61429
#define RTC_TAMPERPIN_PI8 1250,61476
#define TAMP_SECRETDEVICE_ERASE_NONE 1253,61569
#define TAMP_SECRETDEVICE_ERASE_BKP_SRAM 1254,61644
#define TAMP_SECRETDEVICE_ERASE_NONE 1258,61782
#define TAMP_SECRETDEVICE_ERASE_SRAM2 1259,61861
#define TAMP_SECRETDEVICE_ERASE_RHUK 1260,61941
#define TAMP_SECRETDEVICE_ERASE_ICACHE 1261,62020
#define TAMP_SECRETDEVICE_ERASE_SAES_AES_HASH 1262,62101
#define TAMP_SECRETDEVICE_ERASE_PKA_SRAM 1263,62189
#define TAMP_SECRETDEVICE_ERASE_ALL 1264,62272
#define TAMP_SECRETDEVICE_ERASE_DISABLE 1268,62440
#define TAMP_SECRETDEVICE_ERASE_ENABLE 1269,62515
#define RTC_TAMPCR_TAMPXE 1273,62659
#define RTC_TAMPCR_TAMPXIE 1274,62723
#define RTC_TAMPCR_TAMPXE 1278,62836
#define RTC_TAMPCR_TAMPXIE 1279,62885
#define RTC_TAMPER1_INTERRUPT 1283,63030
#define RTC_TAMPER2_INTERRUPT 1284,63079
#define RTC_TAMPER3_INTERRUPT 1285,63128
#define RTC_ALL_TAMPER_INTERRUPT 1286,63177
#define SMARTCARD_NACK_ENABLED 1297,63413
#define SMARTCARD_NACK_DISABLED 1298,63484
#define SMARTCARD_ONEBIT_SAMPLING_DISABLED 1300,63558
#define SMARTCARD_ONEBIT_SAMPLING_ENABLED 1301,63640
#define SMARTCARD_ONEBIT_SAMPLING_DISABLE 1302,63721
#define SMARTCARD_ONEBIT_SAMPLING_ENABLE 1303,63803
#define SMARTCARD_TIMEOUT_DISABLED 1305,63886
#define SMARTCARD_TIMEOUT_ENABLED 1306,63961
#define SMARTCARD_LASTBIT_DISABLED 1308,64037
#define SMARTCARD_LASTBIT_ENABLED 1309,64112
#define SMBUS_DUALADDRESS_DISABLED 1318,64320
#define SMBUS_DUALADDRESS_ENABLED 1319,64387
#define SMBUS_GENERALCALL_DISABLED 1320,64453
#define SMBUS_GENERALCALL_ENABLED 1321,64520
#define SMBUS_NOSTRETCH_DISABLED 1322,64586
#define SMBUS_NOSTRETCH_ENABLED 1323,64651
#define SMBUS_ANALOGFILTER_ENABLED 1324,64715
#define SMBUS_ANALOGFILTER_DISABLED 1325,64782
#define SMBUS_PEC_DISABLED 1326,64850
#define SMBUS_PEC_ENABLED 1327,64909
#define HAL_SMBUS_STATE_SLAVE_LISTEN 1328,64967
#define SPI_TIMODE_DISABLED 1336,65159
#define SPI_TIMODE_ENABLED 1337,65219
#define SPI_CRCCALCULATION_DISABLED 1339,65280
#define SPI_CRCCALCULATION_ENABLED 1340,65348
#define SPI_NSS_PULSE_DISABLED 1342,65417
#define SPI_NSS_PULSE_ENABLED 1343,65480
#define SPI_FLAG_TXE 1347,65568
#define SPI_FLAG_RXNE 1348,65622
#define SPI_IT_TXE 1350,65678
#define SPI_IT_RXNE 1351,65730
#define SPI_FRLVL_EMPTY 1353,65784
#define SPI_FRLVL_QUARTER_FULL 1354,65845
#define SPI_FRLVL_HALF_FULL 1355,65906
#define SPI_FRLVL_FULL 1356,65967
#define CCER_CCxE_MASK 1367,66182
#define CCER_CCxNE_MASK 1368,66243
#define TIM_DMABase_CR1 1370,66307
#define TIM_DMABase_CR2 1371,66365
#define TIM_DMABase_SMCR 1372,66423
#define TIM_DMABase_DIER 1373,66482
#define TIM_DMABase_SR 1374,66541
#define TIM_DMABase_EGR 1375,66598
#define TIM_DMABase_CCMR1 1376,66656
#define TIM_DMABase_CCMR2 1377,66716
#define TIM_DMABase_CCER 1378,66776
#define TIM_DMABase_CNT 1379,66835
#define TIM_DMABase_PSC 1380,66893
#define TIM_DMABase_ARR 1381,66951
#define TIM_DMABase_RCR 1382,67009
#define TIM_DMABase_CCR1 1383,67067
#define TIM_DMABase_CCR2 1384,67126
#define TIM_DMABase_CCR3 1385,67185
#define TIM_DMABase_CCR4 1386,67244
#define TIM_DMABase_BDTR 1387,67303
#define TIM_DMABase_DCR 1388,67362
#define TIM_DMABase_DMAR 1389,67420
#define TIM_DMABase_OR1 1390,67479
#define TIM_DMABase_CCMR3 1391,67537
#define TIM_DMABase_CCR5 1392,67597
#define TIM_DMABase_CCR6 1393,67656
#define TIM_DMABase_OR2 1394,67715
#define TIM_DMABase_OR3 1395,67773
#define TIM_DMABase_OR 1396,67831
#define TIM_EventSource_Update 1398,67890
#define TIM_EventSource_CC1 1399,67955
#define TIM_EventSource_CC2 1400,68017
#define TIM_EventSource_CC3 1401,68079
#define TIM_EventSource_CC4 1402,68141
#define TIM_EventSource_COM 1403,68203
#define TIM_EventSource_Trigger 1404,68265
#define TIM_EventSource_Break 1405,68331
#define TIM_EventSource_Break2 1406,68395
#define TIM_DMABurstLength_1Transfer 1408,68462
#define TIM_DMABurstLength_2Transfers 1409,68533
#define TIM_DMABurstLength_3Transfers 1410,68605
#define TIM_DMABurstLength_4Transfers 1411,68677
#define TIM_DMABurstLength_5Transfers 1412,68749
#define TIM_DMABurstLength_6Transfers 1413,68821
#define TIM_DMABurstLength_7Transfers 1414,68893
#define TIM_DMABurstLength_8Transfers 1415,68965
#define TIM_DMABurstLength_9Transfers 1416,69037
#define TIM_DMABurstLength_10Transfers 1417,69109
#define TIM_DMABurstLength_11Transfers 1418,69182
#define TIM_DMABurstLength_12Transfers 1419,69255
#define TIM_DMABurstLength_13Transfers 1420,69328
#define TIM_DMABurstLength_14Transfers 1421,69401
#define TIM_DMABurstLength_15Transfers 1422,69474
#define TIM_DMABurstLength_16Transfers 1423,69547
#define TIM_DMABurstLength_17Transfers 1424,69620
#define TIM_DMABurstLength_18Transfers 1425,69693
#define TIM22_TI1_GPIO1 1428,69790
#define TIM22_TI1_GPIO2 1429,69832
#define IS_TIM_HALL_INTERFACE_INSTANCE 1433,69906
#define TIM_TIM1_ETR_COMP1_OUT 1437,70018
#define TIM_TIM1_ETR_COMP2_OUT 1438,70076
#define TIM_TIM8_ETR_COMP1_OUT 1439,70134
#define TIM_TIM8_ETR_COMP2_OUT 1440,70192
#define TIM_TIM2_ETR_COMP1_OUT 1441,70250
#define TIM_TIM2_ETR_COMP2_OUT 1442,70308
#define TIM_TIM3_ETR_COMP1_OUT 1443,70366
#define TIM_TIM1_TI1_COMP1_OUT 1444,70424
#define TIM_TIM8_TI1_COMP2_OUT 1445,70482
#define TIM_TIM2_TI4_COMP1_OUT 1446,70540
#define TIM_TIM2_TI4_COMP2_OUT 1447,70598
#define TIM_TIM2_TI4_COMP1COMP2_OUT 1448,70656
#define TIM_TIM3_TI1_COMP1_OUT 1449,70720
#define TIM_TIM3_TI1_COMP2_OUT 1450,70778
#define TIM_TIM3_TI1_COMP1COMP2_OUT 1451,70836
#define OCREF_CLEAR_SELECT_Pos 1455,70932
#define OCREF_CLEAR_SELECT_Msk 1456,70993
#define TSC_SYNC_POL_FALL 1465,71190
#define TSC_SYNC_POL_RISE_HIGH 1466,71250
#define UART_ONEBIT_SAMPLING_DISABLED 1474,71439
#define UART_ONEBIT_SAMPLING_ENABLED 1475,71508
#define UART_ONE_BIT_SAMPLE_DISABLED 1476,71576
#define UART_ONE_BIT_SAMPLE_ENABLED 1477,71645
#define __HAL_UART_ONEBIT_ENABLE 1479,71715
#define __HAL_UART_ONEBIT_DISABLE 1480,71789
#define __DIV_SAMPLING16 1482,71866
#define __DIVMANT_SAMPLING16 1483,71927
#define __DIVFRAQ_SAMPLING16 1484,71992
#define __UART_BRR_SAMPLING16 1485,72057
#define __DIV_SAMPLING8 1487,72120
#define __DIVMANT_SAMPLING8 1488,72180
#define __DIVFRAQ_SAMPLING8 1489,72244
#define __UART_BRR_SAMPLING8 1490,72308
#define __DIV_LPUART 1492,72370
#define UART_WAKEUPMETHODE_IDLELINE 1494,72429
#define UART_WAKEUPMETHODE_ADDRESSMARK 1495,72497
#define USART_CLOCK_DISABLED 1506,72706
#define USART_CLOCK_ENABLED 1507,72767
#define USARTNACK_ENABLED 1509,72829
#define USARTNACK_DISABLED 1510,72888
#define CFR_BASE 1518,73078
#define CAN_FilterFIFO0 1527,73259
#define CAN_FilterFIFO1 1528,73313
#define CAN_IT_RQCP0 1529,73367
#define CAN_IT_RQCP1 1530,73415
#define CAN_IT_RQCP2 1531,73463
#define INAK_TIMEOUT 1532,73511
#define SLAK_TIMEOUT 1533,73566
#define CAN_TXSTATUS_FAILED 1534,73621
#define CAN_TXSTATUS_OK 1535,73675
#define CAN_TXSTATUS_PENDING 1536,73729
#define VLAN_TAG 1546,73915
#define MIN_ETH_PAYLOAD 1547,73961
#define MAX_ETH_PAYLOAD 1548,74014
#define JUMBO_FRAME_PAYLOAD 1549,74067
#define MACMIIAR_CR_MASK 1550,74124
#define MACCR_CLEAR_MASK 1551,74178
#define MACFCR_CLEAR_MASK 1552,74232
#define DMAOMR_CLEAR_MASK 1553,74287
#define ETH_MMCCR 1555,74344
#define ETH_MMCRIR 1556,74388
#define ETH_MMCTIR 1557,74432
#define ETH_MMCRIMR 1558,74476
#define ETH_MMCTIMR 1559,74520
#define ETH_MMCTGFSCCR 1560,74564
#define ETH_MMCTGFMSCCR 1561,74608
#define ETH_MMCTGFCR 1562,74652
#define ETH_MMCRFCECR 1563,74696
#define ETH_MMCRFAECR 1564,74740
#define ETH_MMCRGUFCR 1565,74784
#define ETH_MAC_TXFIFO_FULL 1567,74830
#define ETH_MAC_TXFIFONOT_EMPTY 1568,74917
#define ETH_MAC_TXFIFO_WRITE_ACTIVE 1569,75009
#define ETH_MAC_TXFIFO_IDLE 1570,75104
#define ETH_MAC_TXFIFO_READ 1571,75204
#define ETH_MAC_TXFIFO_WAITING 1573,75419
#define ETH_MAC_TXFIFO_WRITING 1575,75628
#define ETH_MAC_TRANSMISSION_PAUSE 1577,75847
#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 1578,75946
#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 1579,76056
#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 1581,76300
#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 1583,76540
#define ETH_MAC_MII_TRANSMIT_ACTIVE 1585,76759
#define ETH_MAC_RXFIFO_EMPTY 1586,76856
#define ETH_MAC_RXFIFO_BELOW_THRESHOLD 1587,76948
#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD 1589,77150
#define ETH_MAC_RXFIFO_FULL 1591,77349
#define ETH_MAC_READCONTROLLER_IDLE 1594,77469
#define ETH_MAC_READCONTROLLER_READING_DATA 1595,77570
#define ETH_MAC_READCONTROLLER_READING_STATUS 1596,77679
#define ETH_MAC_READCONTROLLER_FLUSHING 1599,77877
#define ETH_MAC_RXFIFO_WRITE_ACTIVE 1601,78066
#define ETH_MAC_SMALL_FIFO_NOTACTIVE 1602,78164
#define ETH_MAC_SMALL_FIFO_READ_ACTIVE 1603,78281
#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 1604,78385
#define ETH_MAC_SMALL_FIFO_RW_ACTIVE 1605,78490
#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 1606,78603
#define ETH_TxPacketConfig 1608,78710
#define HAL_DCMI_ERROR_OVF 1617,78962
#define DCMI_IT_OVF 1618,79014
#define DCMI_FLAG_OVFRI 1619,79059
#define DCMI_FLAG_OVFMI 1620,79108
#define HAL_DCMI_ConfigCROP 1622,79159
#define HAL_DCMI_EnableCROP 1623,79212
#define HAL_DCMI_DisableCROP 1624,79265
#define DMA2D_ARGB8888 1636,79669
#define DMA2D_RGB888 1637,79724
#define DMA2D_RGB565 1638,79777
#define DMA2D_ARGB1555 1639,79830
#define DMA2D_ARGB4444 1640,79885
#define CM_ARGB8888 1642,79942
#define CM_RGB888 1643,79996
#define CM_RGB565 1644,80048
#define CM_ARGB1555 1645,80100
#define CM_ARGB4444 1646,80154
#define CM_L8 1647,80208
#define CM_AL44 1648,80256
#define CM_AL88 1649,80306
#define CM_L4 1650,80356
#define CM_A8 1651,80404
#define CM_A4 1652,80452
#define HAL_DMA2D_DisableCLUT 1664,80877
#define HAL_CRYP_ComputationCpltCallback 1685,81520
#define HAL_DCACHE_CleanInvalidateByAddr 1695,81763
#define HAL_DCACHE_CleanInvalidateByAddr_IT 1696,81839
#define HAL_HASHEx_IRQHandler 1707,82041
#define HAL_HASH_STATETypeDef 1716,82309
#define HAL_HASHPhaseTypeDef 1717,82369
#define HAL_HMAC_MD5_Finish 1718,82429
#define HAL_HMAC_SHA1_Finish 1719,82487
#define HAL_HMAC_SHA224_Finish 1720,82546
#define HAL_HMAC_SHA256_Finish 1721,82607
#define HASH_AlgoSelection_SHA1 1725,82702
#define HASH_AlgoSelection_SHA224 1726,82764
#define HASH_AlgoSelection_SHA256 1727,82828
#define HASH_AlgoSelection_MD5 1728,82892
#define HASH_AlgoMode_HASH 1730,82955
#define HASH_AlgoMode_HMAC 1731,83010
#define HASH_HMACKeyType_ShortKey 1733,83067
#define HASH_HMACKeyType_LongKey 1734,83130
#define HAL_HASH_MD5_Accumulate 1738,83318
#define HAL_HASH_MD5_Accumulate_End 1739,83386
#define HAL_HASH_MD5_Accumulate_IT 1740,83458
#define HAL_HASH_MD5_Accumulate_End_IT 1741,83529
#define HAL_HASH_SHA1_Accumulate 1743,83606
#define HAL_HASH_SHA1_Accumulate_End 1744,83675
#define HAL_HASH_SHA1_Accumulate_IT 1745,83748
#define HAL_HASH_SHA1_Accumulate_End_IT 1746,83820
#define HAL_HASHEx_SHA224_Accumulate 1748,83898
#define HAL_HASHEx_SHA224_Accumulate_End 1749,83971
#define HAL_HASHEx_SHA224_Accumulate_IT 1750,84048
#define HAL_HASHEx_SHA224_Accumulate_End_IT 1751,84124
#define HAL_HASHEx_SHA256_Accumulate 1753,84206
#define HAL_HASHEx_SHA256_Accumulate_End 1754,84279
#define HAL_HASHEx_SHA256_Accumulate_IT 1755,84356
#define HAL_HASHEx_SHA256_Accumulate_End_IT 1756,84432
#define HAL_EnableDBGSleepMode 1766,84724
#define HAL_DisableDBGSleepMode 1767,84786
#define HAL_EnableDBGStopMode 1768,84850
#define HAL_DisableDBGStopMode 1769,84910
#define HAL_EnableDBGStandbyMode 1770,84972
#define HAL_DisableDBGStandbyMode 1771,85038
#define HAL_DBG_LowPowerConfig(1772,85106
#define HAL_VREFINT_OutputSelect 1775,85358
#define HAL_Lock_Cmd(1776,85425
#define HAL_VREFINT_Cmd(1779,85570
#define HAL_ADC_EnableBuffer_Cmd(1781,85684
#define HAL_ADC_EnableBufferSensor_Cmd(1782,85799
#define HAL_EnableSRDomainDBGStopMode 1787,86193
#define HAL_DisableSRDomainDBGStopMode 1788,86266
#define HAL_EnableSRDomainDBGStandbyMode 1789,86340
#define HAL_DisableSRDomainDBGStandbyMode 1790,86416
#define FLASH_HalfPageProgram 1800,86736
#define FLASH_EnableRunPowerDown 1801,86800
#define FLASH_DisableRunPowerDown 1802,86867
#define HAL_DATA_EEPROMEx_Unlock 1803,86935
#define HAL_DATA_EEPROMEx_Lock 1804,87001
#define HAL_DATA_EEPROMEx_Erase 1805,87065
#define HAL_DATA_EEPROMEx_Program 1806,87130
#define HAL_I2CEx_AnalogFilter_Config 1815,87330
#define HAL_I2CEx_DigitalFilter_Config 1816,87406
#define HAL_FMPI2CEx_AnalogFilter_Config 1817,87483
#define HAL_FMPI2CEx_DigitalFilter_Config 1818,87562
#define HAL_I2CFastModePlusConfig(1820,87644
#define HAL_I2C_Master_Sequential_Transmit_IT 1827,88269
#define HAL_I2C_Master_Sequential_Receive_IT 1828,88348
#define HAL_I2C_Slave_Sequential_Transmit_IT 1829,88426
#define HAL_I2C_Slave_Sequential_Receive_IT 1830,88504
#define HAL_I2C_Master_Sequential_Transmit_DMA 1835,88966
#define HAL_I2C_Master_Sequential_Receive_DMA 1836,89046
#define HAL_I2C_Slave_Sequential_Transmit_DMA 1837,89125
#define HAL_I2C_Slave_Sequential_Receive_DMA 1838,89204
#define HAL_FMPI2C_Master_Sequential_Transmit_IT 1842,89428
#define HAL_FMPI2C_Master_Sequential_Receive_IT 1843,89513
#define HAL_FMPI2C_Slave_Sequential_Transmit_IT 1844,89597
#define HAL_FMPI2C_Slave_Sequential_Receive_IT 1845,89681
#define HAL_FMPI2C_Master_Sequential_Transmit_DMA 1846,89764
#define HAL_FMPI2C_Master_Sequential_Receive_DMA 1847,89850
#define HAL_FMPI2C_Slave_Sequential_Transmit_DMA 1848,89935
#define HAL_FMPI2C_Slave_Sequential_Receive_DMA 1849,90020
#define HAL_PWR_ConfigPVD 1860,90261
#define HAL_PWR_EnablePVD 1861,90336
#define HAL_PWR_DisablePVD 1862,90411
#define HAL_PWR_PVD_IRQHandler 1863,90487
#define HAL_PWR_PVDConfig 1865,90575
#define HAL_PWR_DisableBkUpReg 1866,90648
#define HAL_PWR_DisableFlashPowerDown 1867,90728
#define HAL_PWR_DisableVddio2Monitor 1868,90815
#define HAL_PWR_EnableBkUpReg 1869,90901
#define HAL_PWR_EnableFlashPowerDown 1870,90980
#define HAL_PWR_EnableVddio2Monitor 1871,91066
#define HAL_PWR_PVD_PVM_IRQHandler 1872,91151
#define HAL_PWR_PVDLevelConfig 1873,91235
#define HAL_PWR_Vddio2Monitor_IRQHandler 1874,91308
#define HAL_PWR_Vddio2MonitorCallback 1875,91398
#define HAL_PWREx_ActivateOverDrive 1876,91485
#define HAL_PWREx_DeactivateOverDrive 1877,91566
#define HAL_PWREx_DisableSDADCAnalog 1878,91648
#define HAL_PWREx_EnableSDADCAnalog 1879,91726
#define HAL_PWREx_PVMConfig 1880,91803
#define PWR_MODE_NORMAL 1882,91880
#define PWR_MODE_IT_RISING 1883,91955
#define PWR_MODE_IT_FALLING 1884,92033
#define PWR_MODE_IT_RISING_FALLING 1885,92112
#define PWR_MODE_EVENT_RISING 1886,92198
#define PWR_MODE_EVENT_FALLING 1887,92279
#define PWR_MODE_EVENT_RISING_FALLING 1888,92361
#define CR_OFFSET_BB 1890,92452
#define CSR_OFFSET_BB 1891,92524
#define PMODE_BIT_NUMBER 1892,92597
#define CR_PMODE_BB 1893,92667
#define DBP_BitNumber 1895,92734
#define PVDE_BitNumber 1896,92804
#define PMODE_BitNumber 1897,92875
#define EWUP_BitNumber 1898,92947
#define FPDS_BitNumber 1899,93018
#define ODEN_BitNumber 1900,93089
#define ODSWEN_BitNumber 1901,93160
#define MRLVDS_BitNumber 1902,93233
#define LPLVDS_BitNumber 1903,93306
#define BRE_BitNumber 1904,93379
#define PWR_MODE_EVT 1906,93451
#define PWR_SRAM1_PAGE1_STOP_RETENTION 1909,93551
#define PWR_SRAM1_PAGE2_STOP_RETENTION 1910,93627
#define PWR_SRAM1_PAGE3_STOP_RETENTION 1911,93703
#define PWR_SRAM1_PAGE4_STOP_RETENTION 1912,93779
#define PWR_SRAM1_PAGE5_STOP_RETENTION 1913,93855
#define PWR_SRAM1_PAGE6_STOP_RETENTION 1914,93931
#define PWR_SRAM1_PAGE7_STOP_RETENTION 1915,94007
#define PWR_SRAM1_PAGE8_STOP_RETENTION 1916,94083
#define PWR_SRAM1_PAGE9_STOP_RETENTION 1917,94159
#define PWR_SRAM1_PAGE10_STOP_RETENTION 1918,94235
#define PWR_SRAM1_PAGE11_STOP_RETENTION 1919,94312
#define PWR_SRAM1_PAGE12_STOP_RETENTION 1920,94389
#define PWR_SRAM1_FULL_STOP_RETENTION 1921,94466
#define PWR_SRAM2_PAGE1_STOP_RETENTION 1923,94543
#define PWR_SRAM2_PAGE2_STOP_RETENTION 1924,94619
#define PWR_SRAM2_FULL_STOP_RETENTION 1925,94695
#define PWR_SRAM3_PAGE1_STOP_RETENTION 1927,94772
#define PWR_SRAM3_PAGE2_STOP_RETENTION 1928,94848
#define PWR_SRAM3_PAGE3_STOP_RETENTION 1929,94924
#define PWR_SRAM3_PAGE4_STOP_RETENTION 1930,95000
#define PWR_SRAM3_PAGE5_STOP_RETENTION 1931,95076
#define PWR_SRAM3_PAGE6_STOP_RETENTION 1932,95152
#define PWR_SRAM3_PAGE7_STOP_RETENTION 1933,95228
#define PWR_SRAM3_PAGE8_STOP_RETENTION 1934,95304
#define PWR_SRAM3_PAGE9_STOP_RETENTION 1935,95380
#define PWR_SRAM3_PAGE10_STOP_RETENTION 1936,95456
#define PWR_SRAM3_PAGE11_STOP_RETENTION 1937,95533
#define PWR_SRAM3_PAGE12_STOP_RETENTION 1938,95610
#define PWR_SRAM3_PAGE13_STOP_RETENTION 1939,95687
#define PWR_SRAM3_FULL_STOP_RETENTION 1940,95764
#define PWR_SRAM4_FULL_STOP_RETENTION 1942,95841
#define PWR_SRAM5_PAGE1_STOP_RETENTION 1944,95918
#define PWR_SRAM5_PAGE2_STOP_RETENTION 1945,95994
#define PWR_SRAM5_PAGE3_STOP_RETENTION 1946,96070
#define PWR_SRAM5_PAGE4_STOP_RETENTION 1947,96146
#define PWR_SRAM5_PAGE5_STOP_RETENTION 1948,96222
#define PWR_SRAM5_PAGE6_STOP_RETENTION 1949,96298
#define PWR_SRAM5_PAGE7_STOP_RETENTION 1950,96374
#define PWR_SRAM5_PAGE8_STOP_RETENTION 1951,96450
#define PWR_SRAM5_PAGE9_STOP_RETENTION 1952,96526
#define PWR_SRAM5_PAGE10_STOP_RETENTION 1953,96602
#define PWR_SRAM5_PAGE11_STOP_RETENTION 1954,96679
#define PWR_SRAM5_PAGE12_STOP_RETENTION 1955,96756
#define PWR_SRAM5_PAGE13_STOP_RETENTION 1956,96833
#define PWR_SRAM5_FULL_STOP_RETENTION 1957,96910
#define PWR_SRAM6_PAGE1_STOP_RETENTION 1959,96987
#define PWR_SRAM6_PAGE2_STOP_RETENTION 1960,97063
#define PWR_SRAM6_PAGE3_STOP_RETENTION 1961,97139
#define PWR_SRAM6_PAGE4_STOP_RETENTION 1962,97215
#define PWR_SRAM6_PAGE5_STOP_RETENTION 1963,97291
#define PWR_SRAM6_PAGE6_STOP_RETENTION 1964,97367
#define PWR_SRAM6_PAGE7_STOP_RETENTION 1965,97443
#define PWR_SRAM6_PAGE8_STOP_RETENTION 1966,97519
#define PWR_SRAM6_FULL_STOP_RETENTION 1967,97595
#define PWR_ICACHE_FULL_STOP_RETENTION 1970,97674
#define PWR_DCACHE1_FULL_STOP_RETENTION 1971,97750
#define PWR_DCACHE2_FULL_STOP_RETENTION 1972,97827
#define PWR_DMA2DRAM_FULL_STOP_RETENTION 1973,97904
#define PWR_PERIPHRAM_FULL_STOP_RETENTION 1974,97982
#define PWR_PKA32RAM_FULL_STOP_RETENTION 1975,98061
#define PWR_GRAPHICPRAM_FULL_STOP_RETENTION 1976,98139
#define PWR_DSIRAM_FULL_STOP_RETENTION 1977,98220
#define PWR_JPEGRAM_FULL_STOP_RETENTION 1978,98296
#define PWR_SRAM2_PAGE1_STANDBY_RETENTION 1981,98377
#define PWR_SRAM2_PAGE2_STANDBY_RETENTION 1982,98456
#define PWR_SRAM2_FULL_STANDBY_RETENTION 1983,98535
#define PWR_SRAM1_FULL_RUN_RETENTION 1985,98615
#define PWR_SRAM2_FULL_RUN_RETENTION 1986,98689
#define PWR_SRAM3_FULL_RUN_RETENTION 1987,98763
#define PWR_SRAM4_FULL_RUN_RETENTION 1988,98837
#define PWR_SRAM5_FULL_RUN_RETENTION 1989,98911
#define PWR_SRAM6_FULL_RUN_RETENTION 1990,98985
#define PWR_ALL_RAM_RUN_RETENTION_MASK 1992,99061
#define HAL_RTCEx_SetBoothardwareKey 2003,99343
#define HAL_RTCEx_BKUPBlock_Enable 2004,99422
#define HAL_RTCEx_BKUPBlock_Disable 2005,99491
#define HAL_RTCEx_Erase_SecretDev_Conf 2006,99562
#define HAL_SMBUS_Slave_Listen_IT 2016,99831
#define HAL_SMBUS_SlaveAddrCallback 2017,99901
#define HAL_SMBUS_SlaveListenCpltCallback 2018,99968
#define HAL_SPI_FlushRxFifo 2026,100173
#define HAL_TIM_DMADelayPulseCplt 2034,100371
#define HAL_TIM_DMAError 2035,100450
#define HAL_TIM_DMACaptureCplt 2036,100520
#define HAL_TIMEx_DMACommutationCplt 2037,100596
#define HAL_TIM_SlaveConfigSynchronization 2040,100887
#define HAL_TIM_SlaveConfigSynchronization_IT 2041,100971
#define HAL_TIMEx_CommutationCallback 2042,101058
#define HAL_TIMEx_ConfigCommutationEvent 2043,101140
#define HAL_TIMEx_ConfigCommutationEvent_IT 2044,101225
#define HAL_TIMEx_ConfigCommutationEvent_DMA 2045,101313
#define HAL_UART_WakeupCallback 2054,101646
#define HAL_LTDC_LineEvenCallback 2062,101839
#define HAL_LTDC_Relaod 2063,101901
#define HAL_LTDC_StructInitFromVideoConfig 2064,101952
#define HAL_LTDC_StructInitFromAdaptedCommandConfig 2065,102034
#define AES_IT_CC 2084,102482
#define AES_IT_ERR 2085,102533
#define AES_FLAG_CCF 2086,102585
#define __HAL_GET_BOOT_MODE 2094,102765
#define __HAL_REMAPMEMORY_FLASH 2095,102839
#define __HAL_REMAPMEMORY_SYSTEMFLASH 2096,102917
#define __HAL_REMAPMEMORY_SRAM 2097,103001
#define __HAL_REMAPMEMORY_FMC 2098,103078
#define __HAL_REMAPMEMORY_FMC_SDRAM 2099,103154
#define __HAL_REMAPMEMORY_FSMC 2100,103236
#define __HAL_REMAPMEMORY_QUADSPI 2101,103313
#define __HAL_FMC_BANK 2102,103393
#define __HAL_GET_FLAG 2103,103462
#define __HAL_CLEAR_FLAG 2104,103531
#define __HAL_VREFINT_OUT_ENABLE 2105,103602
#define __HAL_VREFINT_OUT_DISABLE 2106,103681
#define __HAL_SYSCFG_SRAM2_WRP_ENABLE 2107,103761
#define SYSCFG_FLAG_VREF_READY 2109,103845
#define SYSCFG_FLAG_RC48 2110,103918
#define IS_SYSCFG_FASTMODEPLUS_CONFIG 2111,103980
#define UFB_MODE_BitNumber 2112,104047
#define CMP_PD_BitNumber 2113,104114
#define __ADC_ENABLE 2123,104309
#define __ADC_DISABLE 2124,104384
#define __HAL_ADC_ENABLING_CONDITIONS 2125,104460
#define __HAL_ADC_DISABLING_CONDITIONS 2126,104542
#define __HAL_ADC_IS_ENABLED 2127,104625
#define __ADC_IS_ENABLED 2128,104697
#define __HAL_ADC_IS_SOFTWARE_START_REGULAR 2129,104769
#define __HAL_ADC_IS_SOFTWARE_START_INJECTED 2130,104857
#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED 2131,104946
#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR 2132,105047
#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED 2133,105139
#define __HAL_ADC_IS_CONVERSION_ONGOING 2134,105232
#define __HAL_ADC_CLEAR_ERRORCODE 2135,105316
#define __HAL_ADC_GET_RESOLUTION 2137,105396
#define __HAL_ADC_JSQR_RK 2138,105473
#define __HAL_ADC_CFGR_AWD1CH 2139,105543
#define __HAL_ADC_CFGR_AWD23CR 2140,105623
#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION 2141,105698
#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE 2142,105788
#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS 2143,105876
#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS 2144,105965
#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM 2145,106051
#define __HAL_ADC_CFGR_AUTOWAIT 2146,106136
#define __HAL_ADC_CFGR_CONTINUOUS 2147,106212
#define __HAL_ADC_CFGR_OVERRUN 2148,106290
#define __HAL_ADC_CFGR_DMACONTREQ 2149,106365
#define __HAL_ADC_CFGR_EXTSEL 2150,106443
#define __HAL_ADC_JSQR_JEXTSEL 2151,106521
#define __HAL_ADC_OFR_CHANNEL 2152,106600
#define __HAL_ADC_DIFSEL_CHANNEL 2153,106674
#define __HAL_ADC_CALFACT_DIFF_SET 2154,106751
#define __HAL_ADC_CALFACT_DIFF_GET 2155,106830
#define __HAL_ADC_TRX_HIGHTHRESHOLD 2156,106909
#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION 2158,106991
#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION 2159,107077
#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION 2160,107170
#define __HAL_ADC_COMMON_REGISTER 2161,107264
#define __HAL_ADC_COMMON_CCR_MULTI 2162,107342
#define __HAL_ADC_MULTIMODE_IS_ENABLED 2163,107421
#define __ADC_MULTIMODE_IS_ENABLED 2164,107503
#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER 2165,107585
#define __HAL_ADC_COMMON_ADC_OTHER 2166,107679
#define __HAL_ADC_MULTI_SLAVE 2167,107758
#define __HAL_ADC_SQR1_L 2169,107834
#define __HAL_ADC_JSQR_JL 2170,107909
#define __HAL_ADC_JSQR_RK_JL 2171,107985
#define __HAL_ADC_CR1_DISCONTINUOUS_NUM 2172,108058
#define __HAL_ADC_CR1_SCAN 2173,108142
#define __HAL_ADC_CONVCYCLES_MAX_RANGE 2174,108217
#define __HAL_ADC_CLOCK_PRESCALER_RANGE 2175,108300
#define __HAL_ADC_GET_CLOCK_PRESCALER 2176,108384
#define __HAL_ADC_SQR1 2178,108468
#define __HAL_ADC_SMPR1 2179,108535
#define __HAL_ADC_SMPR2 2180,108603
#define __HAL_ADC_SQR3_RK 2181,108671
#define __HAL_ADC_SQR2_RK 2182,108741
#define __HAL_ADC_SQR1_RK 2183,108811
#define __HAL_ADC_CR2_CONTINUOUS 2184,108881
#define __HAL_ADC_CR1_DISCONTINUOUS 2185,108958
#define __HAL_ADC_CR1_SCANCONV 2186,109038
#define __HAL_ADC_CR2_EOCSelection 2187,109113
#define __HAL_ADC_CR2_DMAContReq 2188,109192
#define __HAL_ADC_JSQR 2189,109269
#define __HAL_ADC_CHSELR_CHANNEL 2191,109338
#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS 2192,109415
#define __HAL_ADC_CFGR1_AUTOOFF 2193,109502
#define __HAL_ADC_CFGR1_AUTOWAIT 2194,109578
#define __HAL_ADC_CFGR1_CONTINUOUS 2195,109655
#define __HAL_ADC_CFGR1_OVERRUN 2196,109734
#define __HAL_ADC_CFGR1_SCANDIR 2197,109810
#define __HAL_ADC_CFGR1_DMACONTREQ 2198,109886
#define __HAL_DHR12R1_ALIGNEMENT 2207,110093
#define __HAL_DHR12R2_ALIGNEMENT 2208,110172
#define __HAL_DHR12RD_ALIGNEMENT 2209,110251
#define IS_DAC_GENERATE_WAVE 2210,110330
#define __HAL_FREEZE_TIM1_DBGMCU 2219,110533
#define __HAL_UNFREEZE_TIM1_DBGMCU 2220,110592
#define __HAL_FREEZE_TIM2_DBGMCU 2221,110655
#define __HAL_UNFREEZE_TIM2_DBGMCU 2222,110714
#define __HAL_FREEZE_TIM3_DBGMCU 2223,110777
#define __HAL_UNFREEZE_TIM3_DBGMCU 2224,110836
#define __HAL_FREEZE_TIM4_DBGMCU 2225,110899
#define __HAL_UNFREEZE_TIM4_DBGMCU 2226,110958
#define __HAL_FREEZE_TIM5_DBGMCU 2227,111021
#define __HAL_UNFREEZE_TIM5_DBGMCU 2228,111080
#define __HAL_FREEZE_TIM6_DBGMCU 2229,111143
#define __HAL_UNFREEZE_TIM6_DBGMCU 2230,111202
#define __HAL_FREEZE_TIM7_DBGMCU 2231,111265
#define __HAL_UNFREEZE_TIM7_DBGMCU 2232,111324
#define __HAL_FREEZE_TIM8_DBGMCU 2233,111387
#define __HAL_UNFREEZE_TIM8_DBGMCU 2234,111446
#define __HAL_FREEZE_TIM9_DBGMCU 2236,111511
#define __HAL_UNFREEZE_TIM9_DBGMCU 2237,111570
#define __HAL_FREEZE_TIM10_DBGMCU 2238,111633
#define __HAL_UNFREEZE_TIM10_DBGMCU 2239,111694
#define __HAL_FREEZE_TIM11_DBGMCU 2240,111759
#define __HAL_UNFREEZE_TIM11_DBGMCU 2241,111820
#define __HAL_FREEZE_TIM12_DBGMCU 2242,111885
#define __HAL_UNFREEZE_TIM12_DBGMCU 2243,111946
#define __HAL_FREEZE_TIM13_DBGMCU 2244,112011
#define __HAL_UNFREEZE_TIM13_DBGMCU 2245,112072
#define __HAL_FREEZE_TIM14_DBGMCU 2246,112137
#define __HAL_UNFREEZE_TIM14_DBGMCU 2247,112198
#define __HAL_FREEZE_CAN2_DBGMCU 2248,112263
#define __HAL_UNFREEZE_CAN2_DBGMCU 2249,112322
#define __HAL_FREEZE_TIM15_DBGMCU 2252,112389
#define __HAL_UNFREEZE_TIM15_DBGMCU 2253,112450
#define __HAL_FREEZE_TIM16_DBGMCU 2254,112515
#define __HAL_UNFREEZE_TIM16_DBGMCU 2255,112576
#define __HAL_FREEZE_TIM17_DBGMCU 2256,112641
#define __HAL_UNFREEZE_TIM17_DBGMCU 2257,112702
#define __HAL_FREEZE_RTC_DBGMCU 2258,112767
#define __HAL_UNFREEZE_RTC_DBGMCU 2259,112824
#define __HAL_FREEZE_WWDG_DBGMCU 2261,112907
#define __HAL_UNFREEZE_WWDG_DBGMCU 2262,112967
#define __HAL_FREEZE_IWDG_DBGMCU 2263,113031
#define __HAL_UNFREEZE_IWDG_DBGMCU 2264,113091
#define __HAL_FREEZE_WWDG_DBGMCU 2266,113162
#define __HAL_UNFREEZE_WWDG_DBGMCU 2267,113221
#define __HAL_FREEZE_IWDG_DBGMCU 2268,113284
#define __HAL_UNFREEZE_IWDG_DBGMCU 2269,113343
#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU 2271,113428
#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU 2272,113503
#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU 2273,113582
#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU 2274,113657
#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU 2275,113736
#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU 2276,113811
#define __HAL_FREEZE_CAN1_DBGMCU 2277,113890
#define __HAL_UNFREEZE_CAN1_DBGMCU 2278,113949
#define __HAL_FREEZE_LPTIM1_DBGMCU 2279,114012
#define __HAL_UNFREEZE_LPTIM1_DBGMCU 2280,114075
#define __HAL_FREEZE_LPTIM2_DBGMCU 2281,114142
#define __HAL_UNFREEZE_LPTIM2_DBGMCU 2282,114205
#define COMP_START 2292,114424
#define COMP_STOP 2293,114500
#define COMP_LOCK 2294,114577
#define __HAL_COMP_EXTI_RISING_IT_ENABLE(2298,114806
#define __HAL_COMP_EXTI_RISING_IT_DISABLE(2301,115209
#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(2304,115615
#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(2307,116021
#define __HAL_COMP_EXTI_ENABLE_IT(2310,116430
#define __HAL_COMP_EXTI_DISABLE_IT(2313,116806
#define __HAL_COMP_EXTI_GET_FLAG(2316,117185
#define __HAL_COMP_EXTI_CLEAR_FLAG(2319,117550
#define __HAL_COMP_EXTI_RISING_IT_ENABLE(2324,117979
#define __HAL_COMP_EXTI_RISING_IT_DISABLE(2328,118532
#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(2332,119089
#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(2336,119646
#define __HAL_COMP_EXTI_ENABLE_IT(2340,120207
#define __HAL_COMP_EXTI_DISABLE_IT(2344,120724
#define __HAL_COMP_EXTI_GET_FLAG(2348,121245
#define __HAL_COMP_EXTI_CLEAR_FLAG(2352,121746
#define __HAL_COMP_EXTI_RISING_IT_ENABLE(2358,122361
#define __HAL_COMP_EXTI_RISING_IT_DISABLE(2365,123364
#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(2372,124374
#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(2379,125384
#define __HAL_COMP_EXTI_ENABLE_IT(2386,126401
#define __HAL_COMP_EXTI_DISABLE_IT(2393,127341
#define __HAL_COMP_EXTI_GET_FLAG(2400,128288
#define __HAL_COMP_EXTI_CLEAR_FLAG(2407,129197
#define __HAL_COMP_EXTI_RISING_IT_ENABLE(2416,130177
#define __HAL_COMP_EXTI_RISING_IT_DISABLE(2418,130430
#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(2420,130685
#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(2422,130940
#define __HAL_COMP_EXTI_ENABLE_IT(2424,131197
#define __HAL_COMP_EXTI_DISABLE_IT(2426,131432
#define __HAL_COMP_EXTI_GET_FLAG(2428,131669
#define __HAL_COMP_EXTI_CLEAR_FLAG(2430,131898
#define __HAL_COMP_EXTI_RISING_IT_ENABLE(2434,132146
#define __HAL_COMP_EXTI_RISING_IT_DISABLE(2436,132399
#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(2438,132654
#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(2440,132909
#define __HAL_COMP_EXTI_ENABLE_IT(2442,133166
#define __HAL_COMP_EXTI_DISABLE_IT(2444,133401
#define __HAL_COMP_EXTI_GET_FLAG(2446,133638
#define __HAL_COMP_EXTI_CLEAR_FLAG(2448,133867
#define __HAL_COMP_GET_EXTI_LINE 2452,134110
#define __HAL_COMP_GET_FLAG(2459,134536
#define HAL_COMP_Start_IT 2469,134807
#define HAL_COMP_Stop_IT 2471,135006
#define IS_DAC_WAVE(2482,135341
#define IS_WRPAREA 2494,135652
#define IS_TYPEPROGRAM 2495,135695
#define IS_TYPEPROGRAMFLASH 2496,135745
#define IS_TYPEERASE 2497,135795
#define IS_NBSECTORS 2498,135843
#define IS_OB_WDG_SOURCE 2499,135891
#define __HAL_I2C_RESET_CR2 2509,136068
#define __HAL_I2C_GENERATE_START 2510,136123
#define __HAL_I2C_FREQ_RANGE 2512,136205
#define __HAL_I2C_FREQ_RANGE 2514,136267
#define __HAL_I2C_RISE_TIME 2516,136345
#define __HAL_I2C_SPEED_STANDARD 2517,136400
#define __HAL_I2C_SPEED_FAST 2518,136460
#define __HAL_I2C_SPEED 2519,136516
#define __HAL_I2C_7BIT_ADD_WRITE 2520,136567
#define __HAL_I2C_7BIT_ADD_READ 2521,136627
#define __HAL_I2C_10BIT_ADDRESS 2522,136686
#define __HAL_I2C_10BIT_HEADER_WRITE 2523,136745
#define __HAL_I2C_10BIT_HEADER_READ 2524,136809
#define __HAL_I2C_MEM_ADD_MSB 2525,136872
#define __HAL_I2C_MEM_ADD_LSB 2526,136929
#define __HAL_I2C_FREQRANGE 2527,136986
#define IS_I2S_INSTANCE 2536,137169
#define IS_I2S_INSTANCE_EXT 2537,137230
#define __HAL_I2S_CLEAR_FREFLAG 2540,137319
#define __IRDA_DISABLE 2551,137524
#define __IRDA_ENABLE 2552,137584
#define __HAL_IRDA_GETCLOCKSOURCE 2554,137645
#define __HAL_IRDA_MASK_COMPUTATION 2555,137706
#define __IRDA_GETCLOCKSOURCE 2556,137769
#define __IRDA_MASK_COMPUTATION 2557,137830
#define IS_IRDA_ONEBIT_SAMPLE 2559,137895
#define __HAL_IWDG_ENABLE_WRITE_ACCESS 2570,138093
#define __HAL_IWDG_DISABLE_WRITE_ACCESS 2571,138159
#define __HAL_LPTIM_ENABLE_INTERRUPT 2581,138360
#define __HAL_LPTIM_DISABLE_INTERRUPT 2582,138423
#define __HAL_LPTIM_GET_ITSTATUS 2583,138487
#define __OPAMP_CSR_OPAXPD 2593,138688
#define __OPAMP_CSR_S3SELX 2594,138748
#define __OPAMP_CSR_S4SELX 2595,138808
#define __OPAMP_CSR_S5SELX 2596,138868
#define __OPAMP_CSR_S6SELX 2597,138928
#define __OPAMP_CSR_OPAXCAL_L 2598,138988
#define __OPAMP_CSR_OPAXCAL_H 2599,139051
#define __OPAMP_CSR_OPAXLPM 2600,139114
#define __OPAMP_CSR_ALL_SWITCHES 2601,139175
#define __OPAMP_CSR_ANAWSELX 2602,139241
#define __OPAMP_CSR_OPAXCALOUT 2603,139303
#define __OPAMP_OFFSET_TRIM_BITSPOSITION 2604,139367
#define __OPAMP_OFFSET_TRIM_SET 2605,139441
#define __HAL_PVD_EVENT_DISABLE 2615,139636
#define __HAL_PVD_EVENT_ENABLE 2616,139735
#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE 2617,139833
#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE 2618,139939
#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE 2619,140044
#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE 2620,140149
#define __HAL_PVM_EVENT_DISABLE 2621,140253
#define __HAL_PVM_EVENT_ENABLE 2622,140347
#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE 2623,140440
#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE 2624,140548
#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE 2625,140655
#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE 2626,140762
#define __HAL_PWR_INTERNALWAKEUP_DISABLE 2627,140868
#define __HAL_PWR_INTERNALWAKEUP_ENABLE 2628,140970
#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE 2629,141071
#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE 2630,141175
#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER(2631,141278
#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE 2634,141589
#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE 2635,141688
#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE 2636,141786
#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE 2637,141892
#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE 2638,141997
#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE 2639,142102
#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER 2640,142206
#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER 2641,142311
#define __HAL_PWR_PVM_DISABLE(2642,142415
#define __HAL_PWR_PVM_ENABLE(2645,142739
#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE 2648,143059
#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE 2649,143164
#define __HAL_PWR_VDDIO2_DISABLE 2650,143268
#define __HAL_PWR_VDDIO2_ENABLE 2651,143358
#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER 2652,143447
#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER 2653,143556
#define __HAL_PWR_VDDUSB_DISABLE 2654,143664
#define __HAL_PWR_VDDUSB_ENABLE 2655,143754
#define __HAL_PVD_EXTI_ENABLE_IT(2658,143868
#define __HAL_PVD_EXTI_DISABLE_IT(2659,143960
#define __HAL_PVD_EXTI_GET_FLAG(2660,144053
#define __HAL_PVD_EXTI_CLEAR_FLAG(2661,144144
#define __HAL_PVD_EXTI_GENERATE_SWIT(2662,144237
#define __HAL_PVD_EXTI_CLEAR_FLAG 2664,144340
#define __HAL_PVD_EXTI_DISABLE_IT 2665,144436
#define __HAL_PVD_EXTI_ENABLE_IT 2666,144532
#define __HAL_PVD_EXTI_GENERATE_SWIT 2667,144627
#define __HAL_PVD_EXTI_GET_FLAG 2668,144726
#define RCC_StopWakeUpClock_MSI 2679,144958
#define RCC_StopWakeUpClock_HSI 2680,145020
#define HAL_RCC_CCSCallback 2682,145084
#define HAL_RC48_EnableBuffer_Cmd(2683,145133
#define __ADC_CLK_DISABLE 2686,145305
#define __ADC_CLK_ENABLE 2687,145367
#define __ADC_CLK_SLEEP_DISABLE 2688,145428
#define __ADC_CLK_SLEEP_ENABLE 2689,145496
#define __ADC_FORCE_RESET 2690,145563
#define __ADC_RELEASE_RESET 2691,145625
#define __ADC1_CLK_DISABLE 2692,145689
#define __ADC1_CLK_ENABLE 2693,145752
#define __ADC1_FORCE_RESET 2694,145814
#define __ADC1_RELEASE_RESET 2695,145877
#define __ADC1_CLK_SLEEP_ENABLE 2696,145942
#define __ADC1_CLK_SLEEP_DISABLE 2697,146010
#define __ADC2_CLK_DISABLE 2698,146079
#define __ADC2_CLK_ENABLE 2699,146142
#define __ADC2_FORCE_RESET 2700,146204
#define __ADC2_RELEASE_RESET 2701,146259
#define __ADC3_CLK_DISABLE 2702,146318
#define __ADC3_CLK_ENABLE 2703,146373
#define __ADC3_FORCE_RESET 2704,146426
#define __ADC3_RELEASE_RESET 2705,146481
#define __AES_CLK_DISABLE 2706,146540
#define __AES_CLK_ENABLE 2707,146593
#define __AES_CLK_SLEEP_DISABLE 2708,146644
#define __AES_CLK_SLEEP_ENABLE 2709,146709
#define __AES_FORCE_RESET 2710,146772
#define __AES_RELEASE_RESET 2711,146825
#define __CRYP_CLK_SLEEP_ENABLE 2712,146882
#define __CRYP_CLK_SLEEP_DISABLE 2713,146952
#define __CRYP_CLK_ENABLE 2714,147020
#define __CRYP_CLK_DISABLE 2715,147074
#define __CRYP_FORCE_RESET 2716,147130
#define __CRYP_RELEASE_RESET 2717,147191
#define __AFIO_CLK_DISABLE 2718,147251
#define __AFIO_CLK_ENABLE 2719,147306
#define __AFIO_FORCE_RESET 2720,147359
#define __AFIO_RELEASE_RESET 2721,147414
#define __AHB_FORCE_RESET 2722,147473
#define __AHB_RELEASE_RESET 2723,147526
#define __AHB1_FORCE_RESET 2724,147583
#define __AHB1_RELEASE_RESET 2725,147638
#define __AHB2_FORCE_RESET 2726,147697
#define __AHB2_RELEASE_RESET 2727,147752
#define __AHB3_FORCE_RESET 2728,147811
#define __AHB3_RELEASE_RESET 2729,147866
#define __APB1_FORCE_RESET 2730,147925
#define __APB1_RELEASE_RESET 2731,147980
#define __APB2_FORCE_RESET 2732,148039
#define __APB2_RELEASE_RESET 2733,148094
#define __HAL_RCC_APB1_FORCE_RESET 2735,148175
#define __HAL_RCC_APB1_RELEASE_RESET 2736,148246
#define __HAL_RCC_APB2_FORCE_RESET 2737,148319
#define __HAL_RCC_APB2_RELEASE_RESET 2738,148390
#define __BKP_CLK_DISABLE 2740,148485
#define __BKP_CLK_ENABLE 2741,148538
#define __BKP_FORCE_RESET 2742,148589
#define __BKP_RELEASE_RESET 2743,148642
#define __CAN1_CLK_DISABLE 2744,148699
#define __CAN1_CLK_ENABLE 2745,148754
#define __CAN1_CLK_SLEEP_DISABLE 2746,148807
#define __CAN1_CLK_SLEEP_ENABLE 2747,148874
#define __CAN1_FORCE_RESET 2748,148939
#define __CAN1_RELEASE_RESET 2749,148994
#define __CAN_CLK_DISABLE 2750,149053
#define __CAN_CLK_ENABLE 2751,149115
#define __CAN_FORCE_RESET 2752,149176
#define __CAN_RELEASE_RESET 2753,149238
#define __CAN2_CLK_DISABLE 2754,149302
#define __CAN2_CLK_ENABLE 2755,149357
#define __CAN2_FORCE_RESET 2756,149410
#define __CAN2_RELEASE_RESET 2757,149465
#define __CEC_CLK_DISABLE 2758,149524
#define __CEC_CLK_ENABLE 2759,149577
#define __COMP_CLK_DISABLE 2760,149628
#define __COMP_CLK_ENABLE 2761,149690
#define __COMP_FORCE_RESET 2762,149751
#define __COMP_RELEASE_RESET 2763,149813
#define __COMP_CLK_SLEEP_ENABLE 2764,149877
#define __COMP_CLK_SLEEP_DISABLE 2765,149944
#define __CEC_FORCE_RESET 2766,150012
#define __CEC_RELEASE_RESET 2767,150065
#define __CRC_CLK_DISABLE 2768,150122
#define __CRC_CLK_ENABLE 2769,150175
#define __CRC_CLK_SLEEP_DISABLE 2770,150226
#define __CRC_CLK_SLEEP_ENABLE 2771,150291
#define __CRC_FORCE_RESET 2772,150354
#define __CRC_RELEASE_RESET 2773,150407
#define __DAC_CLK_DISABLE 2774,150464
#define __DAC_CLK_ENABLE 2775,150517
#define __DAC_FORCE_RESET 2776,150568
#define __DAC_RELEASE_RESET 2777,150621
#define __DAC1_CLK_DISABLE 2778,150678
#define __DAC1_CLK_ENABLE 2779,150733
#define __DAC1_CLK_SLEEP_DISABLE 2780,150786
#define __DAC1_CLK_SLEEP_ENABLE 2781,150853
#define __DAC1_FORCE_RESET 2782,150918
#define __DAC1_RELEASE_RESET 2783,150973
#define __DBGMCU_CLK_ENABLE 2784,151032
#define __DBGMCU_CLK_DISABLE 2785,151093
#define __DBGMCU_FORCE_RESET 2786,151156
#define __DBGMCU_RELEASE_RESET 2787,151218
#define __DFSDM_CLK_DISABLE 2788,151282
#define __DFSDM_CLK_ENABLE 2789,151339
#define __DFSDM_CLK_SLEEP_DISABLE 2790,151394
#define __DFSDM_CLK_SLEEP_ENABLE 2791,151463
#define __DFSDM_FORCE_RESET 2792,151530
#define __DFSDM_RELEASE_RESET 2793,151587
#define __DMA1_CLK_DISABLE 2794,151648
#define __DMA1_CLK_ENABLE 2795,151703
#define __DMA1_CLK_SLEEP_DISABLE 2796,151756
#define __DMA1_CLK_SLEEP_ENABLE 2797,151823
#define __DMA1_FORCE_RESET 2798,151888
#define __DMA1_RELEASE_RESET 2799,151943
#define __DMA2_CLK_DISABLE 2800,152002
#define __DMA2_CLK_ENABLE 2801,152057
#define __DMA2_CLK_SLEEP_DISABLE 2802,152110
#define __DMA2_CLK_SLEEP_ENABLE 2803,152177
#define __DMA2_FORCE_RESET 2804,152242
#define __DMA2_RELEASE_RESET 2805,152297
#define __ETHMAC_CLK_DISABLE 2806,152356
#define __ETHMAC_CLK_ENABLE 2807,152415
#define __ETHMAC_FORCE_RESET 2808,152472
#define __ETHMAC_RELEASE_RESET 2809,152531
#define __ETHMACRX_CLK_DISABLE 2810,152594
#define __ETHMACRX_CLK_ENABLE 2811,152657
#define __ETHMACTX_CLK_DISABLE 2812,152718
#define __ETHMACTX_CLK_ENABLE 2813,152781
#define __FIREWALL_CLK_DISABLE 2814,152842
#define __FIREWALL_CLK_ENABLE 2815,152905
#define __FLASH_CLK_DISABLE 2816,152966
#define __FLASH_CLK_ENABLE 2817,153023
#define __FLASH_CLK_SLEEP_DISABLE 2818,153078
#define __FLASH_CLK_SLEEP_ENABLE 2819,153147
#define __FLASH_FORCE_RESET 2820,153214
#define __FLASH_RELEASE_RESET 2821,153271
#define __FLITF_CLK_DISABLE 2822,153332
#define __FLITF_CLK_ENABLE 2823,153395
#define __FLITF_FORCE_RESET 2824,153457
#define __FLITF_RELEASE_RESET 2825,153520
#define __FLITF_CLK_SLEEP_ENABLE 2826,153585
#define __FLITF_CLK_SLEEP_DISABLE 2827,153653
#define __FMC_CLK_DISABLE 2828,153722
#define __FMC_CLK_ENABLE 2829,153775
#define __FMC_CLK_SLEEP_DISABLE 2830,153826
#define __FMC_CLK_SLEEP_ENABLE 2831,153891
#define __FMC_FORCE_RESET 2832,153954
#define __FMC_RELEASE_RESET 2833,154007
#define __FSMC_CLK_DISABLE 2834,154064
#define __FSMC_CLK_ENABLE 2835,154119
#define __GPIOA_CLK_DISABLE 2836,154172
#define __GPIOA_CLK_ENABLE 2837,154229
#define __GPIOA_CLK_SLEEP_DISABLE 2838,154284
#define __GPIOA_CLK_SLEEP_ENABLE 2839,154353
#define __GPIOA_FORCE_RESET 2840,154420
#define __GPIOA_RELEASE_RESET 2841,154477
#define __GPIOB_CLK_DISABLE 2842,154538
#define __GPIOB_CLK_ENABLE 2843,154595
#define __GPIOB_CLK_SLEEP_DISABLE 2844,154650
#define __GPIOB_CLK_SLEEP_ENABLE 2845,154719
#define __GPIOB_FORCE_RESET 2846,154786
#define __GPIOB_RELEASE_RESET 2847,154843
#define __GPIOC_CLK_DISABLE 2848,154904
#define __GPIOC_CLK_ENABLE 2849,154961
#define __GPIOC_CLK_SLEEP_DISABLE 2850,155016
#define __GPIOC_CLK_SLEEP_ENABLE 2851,155085
#define __GPIOC_FORCE_RESET 2852,155152
#define __GPIOC_RELEASE_RESET 2853,155209
#define __GPIOD_CLK_DISABLE 2854,155270
#define __GPIOD_CLK_ENABLE 2855,155327
#define __GPIOD_CLK_SLEEP_DISABLE 2856,155382
#define __GPIOD_CLK_SLEEP_ENABLE 2857,155451
#define __GPIOD_FORCE_RESET 2858,155518
#define __GPIOD_RELEASE_RESET 2859,155575
#define __GPIOE_CLK_DISABLE 2860,155636
#define __GPIOE_CLK_ENABLE 2861,155693
#define __GPIOE_CLK_SLEEP_DISABLE 2862,155748
#define __GPIOE_CLK_SLEEP_ENABLE 2863,155817
#define __GPIOE_FORCE_RESET 2864,155884
#define __GPIOE_RELEASE_RESET 2865,155941
#define __GPIOF_CLK_DISABLE 2866,156002
#define __GPIOF_CLK_ENABLE 2867,156059
#define __GPIOF_CLK_SLEEP_DISABLE 2868,156114
#define __GPIOF_CLK_SLEEP_ENABLE 2869,156183
#define __GPIOF_FORCE_RESET 2870,156250
#define __GPIOF_RELEASE_RESET 2871,156307
#define __GPIOG_CLK_DISABLE 2872,156368
#define __GPIOG_CLK_ENABLE 2873,156425
#define __GPIOG_CLK_SLEEP_DISABLE 2874,156480
#define __GPIOG_CLK_SLEEP_ENABLE 2875,156549
#define __GPIOG_FORCE_RESET 2876,156616
#define __GPIOG_RELEASE_RESET 2877,156673
#define __GPIOH_CLK_DISABLE 2878,156734
#define __GPIOH_CLK_ENABLE 2879,156791
#define __GPIOH_CLK_SLEEP_DISABLE 2880,156846
#define __GPIOH_CLK_SLEEP_ENABLE 2881,156915
#define __GPIOH_FORCE_RESET 2882,156982
#define __GPIOH_RELEASE_RESET 2883,157039
#define __I2C1_CLK_DISABLE 2884,157100
#define __I2C1_CLK_ENABLE 2885,157155
#define __I2C1_CLK_SLEEP_DISABLE 2886,157208
#define __I2C1_CLK_SLEEP_ENABLE 2887,157275
#define __I2C1_FORCE_RESET 2888,157340
#define __I2C1_RELEASE_RESET 2889,157395
#define __I2C2_CLK_DISABLE 2890,157454
#define __I2C2_CLK_ENABLE 2891,157509
#define __I2C2_CLK_SLEEP_DISABLE 2892,157562
#define __I2C2_CLK_SLEEP_ENABLE 2893,157629
#define __I2C2_FORCE_RESET 2894,157694
#define __I2C2_RELEASE_RESET 2895,157749
#define __I2C3_CLK_DISABLE 2896,157808
#define __I2C3_CLK_ENABLE 2897,157863
#define __I2C3_CLK_SLEEP_DISABLE 2898,157916
#define __I2C3_CLK_SLEEP_ENABLE 2899,157983
#define __I2C3_FORCE_RESET 2900,158048
#define __I2C3_RELEASE_RESET 2901,158103
#define __LCD_CLK_DISABLE 2902,158162
#define __LCD_CLK_ENABLE 2903,158215
#define __LCD_CLK_SLEEP_DISABLE 2904,158266
#define __LCD_CLK_SLEEP_ENABLE 2905,158331
#define __LCD_FORCE_RESET 2906,158394
#define __LCD_RELEASE_RESET 2907,158447
#define __LPTIM1_CLK_DISABLE 2908,158504
#define __LPTIM1_CLK_ENABLE 2909,158563
#define __LPTIM1_CLK_SLEEP_DISABLE 2910,158620
#define __LPTIM1_CLK_SLEEP_ENABLE 2911,158691
#define __LPTIM1_FORCE_RESET 2912,158760
#define __LPTIM1_RELEASE_RESET 2913,158819
#define __LPTIM2_CLK_DISABLE 2914,158882
#define __LPTIM2_CLK_ENABLE 2915,158941
#define __LPTIM2_CLK_SLEEP_DISABLE 2916,158998
#define __LPTIM2_CLK_SLEEP_ENABLE 2917,159069
#define __LPTIM2_FORCE_RESET 2918,159138
#define __LPTIM2_RELEASE_RESET 2919,159197
#define __LPUART1_CLK_DISABLE 2920,159260
#define __LPUART1_CLK_ENABLE 2921,159321
#define __LPUART1_CLK_SLEEP_DISABLE 2922,159380
#define __LPUART1_CLK_SLEEP_ENABLE 2923,159453
#define __LPUART1_FORCE_RESET 2924,159524
#define __LPUART1_RELEASE_RESET 2925,159585
#define __OPAMP_CLK_DISABLE 2926,159650
#define __OPAMP_CLK_ENABLE 2927,159707
#define __OPAMP_CLK_SLEEP_DISABLE 2928,159762
#define __OPAMP_CLK_SLEEP_ENABLE 2929,159831
#define __OPAMP_FORCE_RESET 2930,159898
#define __OPAMP_RELEASE_RESET 2931,159955
#define __OTGFS_CLK_DISABLE 2932,160016
#define __OTGFS_CLK_ENABLE 2933,160073
#define __OTGFS_CLK_SLEEP_DISABLE 2934,160128
#define __OTGFS_CLK_SLEEP_ENABLE 2935,160197
#define __OTGFS_FORCE_RESET 2936,160264
#define __OTGFS_RELEASE_RESET 2937,160321
#define __PWR_CLK_DISABLE 2938,160382
#define __PWR_CLK_ENABLE 2939,160435
#define __PWR_CLK_SLEEP_DISABLE 2940,160486
#define __PWR_CLK_SLEEP_ENABLE 2941,160551
#define __PWR_FORCE_RESET 2942,160614
#define __PWR_RELEASE_RESET 2943,160667
#define __QSPI_CLK_DISABLE 2944,160724
#define __QSPI_CLK_ENABLE 2945,160779
#define __QSPI_CLK_SLEEP_DISABLE 2946,160832
#define __QSPI_CLK_SLEEP_ENABLE 2947,160899
#define __QSPI_FORCE_RESET 2948,160964
#define __QSPI_RELEASE_RESET 2949,161019
#define __HAL_RCC_QSPI_CLK_DISABLE 2952,161102
#define __HAL_RCC_QSPI_CLK_ENABLE 2953,161179
#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE 2954,161255
#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE 2955,161338
#define __HAL_RCC_QSPI_FORCE_RESET 2956,161420
#define __HAL_RCC_QSPI_RELEASE_RESET 2957,161497
#define __HAL_RCC_QSPI_IS_CLK_ENABLED 2958,161576
#define __HAL_RCC_QSPI_IS_CLK_DISABLED 2959,161656
#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED 2960,161737
#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED 2961,161823
#define QSPI_IRQHandler 2962,161910
#define __RNG_CLK_DISABLE 2965,161999
#define __RNG_CLK_ENABLE 2966,162052
#define __RNG_CLK_SLEEP_DISABLE 2967,162103
#define __RNG_CLK_SLEEP_ENABLE 2968,162168
#define __RNG_FORCE_RESET 2969,162231
#define __RNG_RELEASE_RESET 2970,162284
#define __SAI1_CLK_DISABLE 2971,162341
#define __SAI1_CLK_ENABLE 2972,162396
#define __SAI1_CLK_SLEEP_DISABLE 2973,162449
#define __SAI1_CLK_SLEEP_ENABLE 2974,162516
#define __SAI1_FORCE_RESET 2975,162581
#define __SAI1_RELEASE_RESET 2976,162636
#define __SAI2_CLK_DISABLE 2977,162695
#define __SAI2_CLK_ENABLE 2978,162750
#define __SAI2_CLK_SLEEP_DISABLE 2979,162803
#define __SAI2_CLK_SLEEP_ENABLE 2980,162870
#define __SAI2_FORCE_RESET 2981,162935
#define __SAI2_RELEASE_RESET 2982,162990
#define __SDIO_CLK_DISABLE 2983,163049
#define __SDIO_CLK_ENABLE 2984,163104
#define __SDMMC_CLK_DISABLE 2985,163157
#define __SDMMC_CLK_ENABLE 2986,163214
#define __SDMMC_CLK_SLEEP_DISABLE 2987,163269
#define __SDMMC_CLK_SLEEP_ENABLE 2988,163338
#define __SDMMC_FORCE_RESET 2989,163405
#define __SDMMC_RELEASE_RESET 2990,163462
#define __SPI1_CLK_DISABLE 2991,163523
#define __SPI1_CLK_ENABLE 2992,163578
#define __SPI1_CLK_SLEEP_DISABLE 2993,163631
#define __SPI1_CLK_SLEEP_ENABLE 2994,163698
#define __SPI1_FORCE_RESET 2995,163763
#define __SPI1_RELEASE_RESET 2996,163818
#define __SPI2_CLK_DISABLE 2997,163877
#define __SPI2_CLK_ENABLE 2998,163932
#define __SPI2_CLK_SLEEP_DISABLE 2999,163985
#define __SPI2_CLK_SLEEP_ENABLE 3000,164052
#define __SPI2_FORCE_RESET 3001,164117
#define __SPI2_RELEASE_RESET 3002,164172
#define __SPI3_CLK_DISABLE 3003,164231
#define __SPI3_CLK_ENABLE 3004,164286
#define __SPI3_CLK_SLEEP_DISABLE 3005,164339
#define __SPI3_CLK_SLEEP_ENABLE 3006,164406
#define __SPI3_FORCE_RESET 3007,164471
#define __SPI3_RELEASE_RESET 3008,164526
#define __SRAM_CLK_DISABLE 3009,164585
#define __SRAM_CLK_ENABLE 3010,164640
#define __SRAM1_CLK_SLEEP_DISABLE 3011,164693
#define __SRAM1_CLK_SLEEP_ENABLE 3012,164762
#define __SRAM2_CLK_SLEEP_DISABLE 3013,164829
#define __SRAM2_CLK_SLEEP_ENABLE 3014,164898
#define __SWPMI1_CLK_DISABLE 3015,164965
#define __SWPMI1_CLK_ENABLE 3016,165024
#define __SWPMI1_CLK_SLEEP_DISABLE 3017,165081
#define __SWPMI1_CLK_SLEEP_ENABLE 3018,165152
#define __SWPMI1_FORCE_RESET 3019,165221
#define __SWPMI1_RELEASE_RESET 3020,165280
#define __SYSCFG_CLK_DISABLE 3021,165343
#define __SYSCFG_CLK_ENABLE 3022,165402
#define __SYSCFG_CLK_SLEEP_DISABLE 3023,165459
#define __SYSCFG_CLK_SLEEP_ENABLE 3024,165530
#define __SYSCFG_FORCE_RESET 3025,165599
#define __SYSCFG_RELEASE_RESET 3026,165658
#define __TIM1_CLK_DISABLE 3027,165721
#define __TIM1_CLK_ENABLE 3028,165776
#define __TIM1_CLK_SLEEP_DISABLE 3029,165829
#define __TIM1_CLK_SLEEP_ENABLE 3030,165896
#define __TIM1_FORCE_RESET 3031,165961
#define __TIM1_RELEASE_RESET 3032,166016
#define __TIM10_CLK_DISABLE 3033,166075
#define __TIM10_CLK_ENABLE 3034,166132
#define __TIM10_FORCE_RESET 3035,166187
#define __TIM10_RELEASE_RESET 3036,166244
#define __TIM11_CLK_DISABLE 3037,166305
#define __TIM11_CLK_ENABLE 3038,166362
#define __TIM11_FORCE_RESET 3039,166417
#define __TIM11_RELEASE_RESET 3040,166474
#define __TIM12_CLK_DISABLE 3041,166535
#define __TIM12_CLK_ENABLE 3042,166592
#define __TIM12_FORCE_RESET 3043,166647
#define __TIM12_RELEASE_RESET 3044,166704
#define __TIM13_CLK_DISABLE 3045,166765
#define __TIM13_CLK_ENABLE 3046,166822
#define __TIM13_FORCE_RESET 3047,166877
#define __TIM13_RELEASE_RESET 3048,166934
#define __TIM14_CLK_DISABLE 3049,166995
#define __TIM14_CLK_ENABLE 3050,167052
#define __TIM14_FORCE_RESET 3051,167107
#define __TIM14_RELEASE_RESET 3052,167164
#define __TIM15_CLK_DISABLE 3053,167225
#define __TIM15_CLK_ENABLE 3054,167282
#define __TIM15_CLK_SLEEP_DISABLE 3055,167337
#define __TIM15_CLK_SLEEP_ENABLE 3056,167406
#define __TIM15_FORCE_RESET 3057,167473
#define __TIM15_RELEASE_RESET 3058,167530
#define __TIM16_CLK_DISABLE 3059,167591
#define __TIM16_CLK_ENABLE 3060,167648
#define __TIM16_CLK_SLEEP_DISABLE 3061,167703
#define __TIM16_CLK_SLEEP_ENABLE 3062,167772
#define __TIM16_FORCE_RESET 3063,167839
#define __TIM16_RELEASE_RESET 3064,167896
#define __TIM17_CLK_DISABLE 3065,167957
#define __TIM17_CLK_ENABLE 3066,168014
#define __TIM17_CLK_SLEEP_DISABLE 3067,168069
#define __TIM17_CLK_SLEEP_ENABLE 3068,168138
#define __TIM17_FORCE_RESET 3069,168205
#define __TIM17_RELEASE_RESET 3070,168262
#define __TIM2_CLK_DISABLE 3071,168323
#define __TIM2_CLK_ENABLE 3072,168378
#define __TIM2_CLK_SLEEP_DISABLE 3073,168431
#define __TIM2_CLK_SLEEP_ENABLE 3074,168498
#define __TIM2_FORCE_RESET 3075,168563
#define __TIM2_RELEASE_RESET 3076,168618
#define __TIM3_CLK_DISABLE 3077,168677
#define __TIM3_CLK_ENABLE 3078,168732
#define __TIM3_CLK_SLEEP_DISABLE 3079,168785
#define __TIM3_CLK_SLEEP_ENABLE 3080,168852
#define __TIM3_FORCE_RESET 3081,168917
#define __TIM3_RELEASE_RESET 3082,168972
#define __TIM4_CLK_DISABLE 3083,169031
#define __TIM4_CLK_ENABLE 3084,169086
#define __TIM4_CLK_SLEEP_DISABLE 3085,169139
#define __TIM4_CLK_SLEEP_ENABLE 3086,169206
#define __TIM4_FORCE_RESET 3087,169271
#define __TIM4_RELEASE_RESET 3088,169326
#define __TIM5_CLK_DISABLE 3089,169385
#define __TIM5_CLK_ENABLE 3090,169440
#define __TIM5_CLK_SLEEP_DISABLE 3091,169493
#define __TIM5_CLK_SLEEP_ENABLE 3092,169560
#define __TIM5_FORCE_RESET 3093,169625
#define __TIM5_RELEASE_RESET 3094,169680
#define __TIM6_CLK_DISABLE 3095,169739
#define __TIM6_CLK_ENABLE 3096,169794
#define __TIM6_CLK_SLEEP_DISABLE 3097,169847
#define __TIM6_CLK_SLEEP_ENABLE 3098,169914
#define __TIM6_FORCE_RESET 3099,169979
#define __TIM6_RELEASE_RESET 3100,170034
#define __TIM7_CLK_DISABLE 3101,170093
#define __TIM7_CLK_ENABLE 3102,170148
#define __TIM7_CLK_SLEEP_DISABLE 3103,170201
#define __TIM7_CLK_SLEEP_ENABLE 3104,170268
#define __TIM7_FORCE_RESET 3105,170333
#define __TIM7_RELEASE_RESET 3106,170388
#define __TIM8_CLK_DISABLE 3107,170447
#define __TIM8_CLK_ENABLE 3108,170502
#define __TIM8_CLK_SLEEP_DISABLE 3109,170555
#define __TIM8_CLK_SLEEP_ENABLE 3110,170622
#define __TIM8_FORCE_RESET 3111,170687
#define __TIM8_RELEASE_RESET 3112,170742
#define __TIM9_CLK_DISABLE 3113,170801
#define __TIM9_CLK_ENABLE 3114,170856
#define __TIM9_FORCE_RESET 3115,170909
#define __TIM9_RELEASE_RESET 3116,170964
#define __TSC_CLK_DISABLE 3117,171023
#define __TSC_CLK_ENABLE 3118,171076
#define __TSC_CLK_SLEEP_DISABLE 3119,171127
#define __TSC_CLK_SLEEP_ENABLE 3120,171192
#define __TSC_FORCE_RESET 3121,171255
#define __TSC_RELEASE_RESET 3122,171308
#define __UART4_CLK_DISABLE 3123,171365
#define __UART4_CLK_ENABLE 3124,171422
#define __UART4_CLK_SLEEP_DISABLE 3125,171477
#define __UART4_CLK_SLEEP_ENABLE 3126,171546
#define __UART4_FORCE_RESET 3127,171613
#define __UART4_RELEASE_RESET 3128,171670
#define __UART5_CLK_DISABLE 3129,171731
#define __UART5_CLK_ENABLE 3130,171788
#define __UART5_CLK_SLEEP_DISABLE 3131,171843
#define __UART5_CLK_SLEEP_ENABLE 3132,171912
#define __UART5_FORCE_RESET 3133,171979
#define __UART5_RELEASE_RESET 3134,172036
#define __USART1_CLK_DISABLE 3135,172097
#define __USART1_CLK_ENABLE 3136,172156
#define __USART1_CLK_SLEEP_DISABLE 3137,172213
#define __USART1_CLK_SLEEP_ENABLE 3138,172284
#define __USART1_FORCE_RESET 3139,172353
#define __USART1_RELEASE_RESET 3140,172412
#define __USART2_CLK_DISABLE 3141,172475
#define __USART2_CLK_ENABLE 3142,172534
#define __USART2_CLK_SLEEP_DISABLE 3143,172591
#define __USART2_CLK_SLEEP_ENABLE 3144,172662
#define __USART2_FORCE_RESET 3145,172731
#define __USART2_RELEASE_RESET 3146,172790
#define __USART3_CLK_DISABLE 3147,172853
#define __USART3_CLK_ENABLE 3148,172912
#define __USART3_CLK_SLEEP_DISABLE 3149,172969
#define __USART3_CLK_SLEEP_ENABLE 3150,173040
#define __USART3_FORCE_RESET 3151,173109
#define __USART3_RELEASE_RESET 3152,173168
#define __USART4_CLK_DISABLE 3153,173231
#define __USART4_CLK_ENABLE 3154,173296
#define __USART4_CLK_SLEEP_ENABLE 3155,173360
#define __USART4_CLK_SLEEP_DISABLE 3156,173430
#define __USART4_FORCE_RESET 3157,173501
#define __USART4_RELEASE_RESET 3158,173566
#define __USART5_CLK_DISABLE 3159,173633
#define __USART5_CLK_ENABLE 3160,173698
#define __USART5_CLK_SLEEP_ENABLE 3161,173762
#define __USART5_CLK_SLEEP_DISABLE 3162,173832
#define __USART5_FORCE_RESET 3163,173903
#define __USART5_RELEASE_RESET 3164,173968
#define __USART7_CLK_DISABLE 3165,174035
#define __USART7_CLK_ENABLE 3166,174100
#define __USART7_FORCE_RESET 3167,174164
#define __USART7_RELEASE_RESET 3168,174229
#define __USART8_CLK_DISABLE 3169,174296
#define __USART8_CLK_ENABLE 3170,174361
#define __USART8_FORCE_RESET 3171,174425
#define __USART8_RELEASE_RESET 3172,174490
#define __USB_CLK_DISABLE 3173,174557
#define __USB_CLK_ENABLE 3174,174618
#define __USB_FORCE_RESET 3175,174678
#define __USB_CLK_SLEEP_ENABLE 3176,174739
#define __USB_CLK_SLEEP_DISABLE 3177,174805
#define __USB_OTG_FS_CLK_DISABLE 3178,174872
#define __USB_OTG_FS_CLK_ENABLE 3179,174939
#define __USB_RELEASE_RESET 3180,175004
#define __HAL_RCC_WWDG_CLK_DISABLE 3183,175085
#define __HAL_RCC_WWDG_CLK_ENABLE 3184,175151
#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE 3185,175215
#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE 3186,175292
#define __HAL_RCC_WWDG_FORCE_RESET 3188,175369
#define __HAL_RCC_WWDG_RELEASE_RESET 3189,175454
#define  __HAL_RCC_WWDG_IS_CLK_ENABLED 3192,175541
#define  __HAL_RCC_WWDG_IS_CLK_DISABLED 3193,175615
#define  RCC_SPI4CLKSOURCE_D2PCLK1 3194,175689
#define  RCC_SPI5CLKSOURCE_D2PCLK1 3195,175757
#define  RCC_SPI45CLKSOURCE_D2PCLK1 3196,175825
#define  RCC_SPI45CLKSOURCE_CDPCLK1 3197,175894
#define  RCC_SPI45CLKSOURCE_PCLK1 3198,175963
#define __WWDG_CLK_DISABLE 3201,176040
#define __WWDG_CLK_ENABLE 3202,176095
#define __WWDG_CLK_SLEEP_DISABLE 3203,176148
#define __WWDG_CLK_SLEEP_ENABLE 3204,176215
#define __WWDG_FORCE_RESET 3205,176280
#define __WWDG_RELEASE_RESET 3206,176335
#define __TIM21_CLK_ENABLE 3208,176396
#define __TIM21_CLK_DISABLE 3209,176453
#define __TIM21_FORCE_RESET 3210,176512
#define __TIM21_RELEASE_RESET 3211,176571
#define __TIM21_CLK_SLEEP_ENABLE 3212,176633
#define __TIM21_CLK_SLEEP_DISABLE 3213,176702
#define __TIM22_CLK_ENABLE 3214,176773
#define __TIM22_CLK_DISABLE 3215,176830
#define __TIM22_FORCE_RESET 3216,176889
#define __TIM22_RELEASE_RESET 3217,176948
#define __TIM22_CLK_SLEEP_ENABLE 3218,177010
#define __TIM22_CLK_SLEEP_DISABLE 3219,177079
#define __CRS_CLK_DISABLE 3220,177150
#define __CRS_CLK_ENABLE 3221,177203
#define __CRS_CLK_SLEEP_DISABLE 3222,177254
#define __CRS_CLK_SLEEP_ENABLE 3223,177319
#define __CRS_FORCE_RESET 3224,177382
#define __CRS_RELEASE_RESET 3225,177435
#define __RCC_BACKUPRESET_FORCE 3226,177492
#define __RCC_BACKUPRESET_RELEASE 3227,177553
#define __USB_OTG_FS_FORCE_RESET 3229,177620
#define __USB_OTG_FS_RELEASE_RESET 3230,177688
#define __USB_OTG_FS_CLK_SLEEP_ENABLE 3231,177760
#define __USB_OTG_FS_CLK_SLEEP_DISABLE 3232,177838
#define __USB_OTG_HS_CLK_DISABLE 3233,177918
#define __USB_OTG_HS_CLK_ENABLE 3234,177986
#define __USB_OTG_HS_ULPI_CLK_ENABLE 3235,178060
#define __USB_OTG_HS_ULPI_CLK_DISABLE 3236,178136
#define __TIM9_CLK_SLEEP_ENABLE 3237,178214
#define __TIM9_CLK_SLEEP_DISABLE 3238,178288
#define __TIM10_CLK_SLEEP_ENABLE 3239,178356
#define __TIM10_CLK_SLEEP_DISABLE 3240,178424
#define __TIM11_CLK_SLEEP_ENABLE 3241,178494
#define __TIM11_CLK_SLEEP_DISABLE 3242,178562
#define __ETHMACPTP_CLK_SLEEP_ENABLE 3243,178632
#define __ETHMACPTP_CLK_SLEEP_DISABLE 3244,178708
#define __ETHMACPTP_CLK_ENABLE 3245,178786
#define __ETHMACPTP_CLK_DISABLE 3246,178858
#define __HASH_CLK_ENABLE 3247,178932
#define __HASH_FORCE_RESET 3248,178994
#define __HASH_RELEASE_RESET 3249,179058
#define __HASH_CLK_SLEEP_ENABLE 3250,179126
#define __HASH_CLK_SLEEP_DISABLE 3251,179200
#define __HASH_CLK_DISABLE 3252,179268
#define __SPI5_CLK_ENABLE 3253,179334
#define __SPI5_CLK_DISABLE 3254,179396
#define __SPI5_FORCE_RESET 3255,179464
#define __SPI5_RELEASE_RESET 3256,179528
#define __SPI5_CLK_SLEEP_ENABLE 3257,179596
#define __SPI5_CLK_SLEEP_DISABLE 3258,179670
#define __SPI6_CLK_ENABLE 3259,179738
#define __SPI6_CLK_DISABLE 3260,179800
#define __SPI6_FORCE_RESET 3261,179864
#define __SPI6_RELEASE_RESET 3262,179928
#define __SPI6_CLK_SLEEP_ENABLE 3263,179995
#define __SPI6_CLK_SLEEP_DISABLE 3264,180069
#define __LTDC_CLK_ENABLE 3265,180137
#define __LTDC_CLK_DISABLE 3266,180199
#define __LTDC_FORCE_RESET 3267,180263
#define __LTDC_RELEASE_RESET 3268,180327
#define __LTDC_CLK_SLEEP_ENABLE 3269,180395
#define __ETHMAC_CLK_SLEEP_ENABLE 3270,180469
#define __ETHMAC_CLK_SLEEP_DISABLE 3271,180539
#define __ETHMACTX_CLK_SLEEP_ENABLE 3272,180611
#define __ETHMACTX_CLK_SLEEP_DISABLE 3273,180685
#define __ETHMACRX_CLK_SLEEP_ENABLE 3274,180761
#define __ETHMACRX_CLK_SLEEP_DISABLE 3275,180835
#define __TIM12_CLK_SLEEP_ENABLE 3276,180911
#define __TIM12_CLK_SLEEP_DISABLE 3277,180979
#define __TIM13_CLK_SLEEP_ENABLE 3278,181049
#define __TIM13_CLK_SLEEP_DISABLE 3279,181117
#define __TIM14_CLK_SLEEP_ENABLE 3280,181187
#define __TIM14_CLK_SLEEP_DISABLE 3281,181255
#define __BKPSRAM_CLK_ENABLE 3282,181325
#define __BKPSRAM_CLK_DISABLE 3283,181393
#define __BKPSRAM_CLK_SLEEP_ENABLE 3284,181463
#define __BKPSRAM_CLK_SLEEP_DISABLE 3285,181535
#define __CCMDATARAMEN_CLK_ENABLE 3286,181609
#define __CCMDATARAMEN_CLK_DISABLE 3287,181679
#define __USART6_CLK_ENABLE 3288,181751
#define __USART6_CLK_DISABLE 3289,181817
#define __USART6_FORCE_RESET 3290,181885
#define __USART6_RELEASE_RESET 3291,181951
#define __USART6_CLK_SLEEP_ENABLE 3292,182021
#define __USART6_CLK_SLEEP_DISABLE 3293,182091
#define __SPI4_CLK_ENABLE 3294,182163
#define __SPI4_CLK_DISABLE 3295,182225
#define __SPI4_FORCE_RESET 3296,182289
#define __SPI4_RELEASE_RESET 3297,182353
#define __SPI4_CLK_SLEEP_ENABLE 3298,182419
#define __SPI4_CLK_SLEEP_DISABLE 3299,182486
#define __GPIOI_CLK_ENABLE 3300,182554
#define __GPIOI_CLK_DISABLE 3301,182618
#define __GPIOI_FORCE_RESET 3302,182684
#define __GPIOI_RELEASE_RESET 3303,182750
#define __GPIOI_CLK_SLEEP_ENABLE 3304,182820
#define __GPIOI_CLK_SLEEP_DISABLE 3305,182888
#define __GPIOJ_CLK_ENABLE 3306,182958
#define __GPIOJ_CLK_DISABLE 3307,183022
#define __GPIOJ_FORCE_RESET 3308,183088
#define __GPIOJ_RELEASE_RESET 3309,183153
#define __GPIOJ_CLK_SLEEP_ENABLE 3310,183223
#define __GPIOJ_CLK_SLEEP_DISABLE 3311,183291
#define __GPIOK_CLK_ENABLE 3312,183361
#define __GPIOK_CLK_DISABLE 3313,183425
#define __GPIOK_RELEASE_RESET 3314,183491
#define __GPIOK_CLK_SLEEP_ENABLE 3315,183561
#define __GPIOK_CLK_SLEEP_DISABLE 3316,183629
#define __ETH_CLK_ENABLE 3317,183699
#define __ETH_CLK_DISABLE 3318,183759
#define __DCMI_CLK_ENABLE 3319,183821
#define __DCMI_CLK_DISABLE 3320,183883
#define __DCMI_FORCE_RESET 3321,183947
#define __DCMI_RELEASE_RESET 3322,184011
#define __DCMI_CLK_SLEEP_ENABLE 3323,184079
#define __DCMI_CLK_SLEEP_DISABLE 3324,184146
#define __UART7_CLK_ENABLE 3325,184214
#define __UART7_CLK_DISABLE 3326,184278
#define __UART7_RELEASE_RESET 3327,184344
#define __UART7_FORCE_RESET 3328,184411
#define __UART7_CLK_SLEEP_ENABLE 3329,184474
#define __UART7_CLK_SLEEP_DISABLE 3330,184542
#define __UART8_CLK_ENABLE 3331,184612
#define __UART8_CLK_DISABLE 3332,184676
#define __UART8_FORCE_RESET 3333,184742
#define __UART8_RELEASE_RESET 3334,184808
#define __UART8_CLK_SLEEP_ENABLE 3335,184878
#define __UART8_CLK_SLEEP_DISABLE 3336,184946
#define __OTGHS_CLK_SLEEP_ENABLE 3337,185016
#define __OTGHS_CLK_SLEEP_DISABLE 3338,185089
#define __OTGHS_FORCE_RESET 3339,185164
#define __OTGHS_RELEASE_RESET 3340,185235
#define __OTGHSULPI_CLK_SLEEP_ENABLE 3341,185310
#define __OTGHSULPI_CLK_SLEEP_DISABLE 3342,185392
#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE 3343,185476
#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE 3344,185557
#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED 3345,185640
#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED 3346,185728
#define __HAL_RCC_OTGHS_FORCE_RESET 3347,185818
#define __HAL_RCC_OTGHS_RELEASE_RESET 3348,185897
#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE 3349,185980
#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE 3350,186074
#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED 3351,186169
#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED 3352,186267
#define __SRAM3_CLK_SLEEP_ENABLE 3353,186366
#define __CAN2_CLK_SLEEP_ENABLE 3354,186439
#define __CAN2_CLK_SLEEP_DISABLE 3355,186511
#define __DAC_CLK_SLEEP_ENABLE 3356,186584
#define __DAC_CLK_SLEEP_DISABLE 3357,186655
#define __ADC2_CLK_SLEEP_ENABLE 3358,186727
#define __ADC2_CLK_SLEEP_DISABLE 3359,186799
#define __ADC3_CLK_SLEEP_ENABLE 3360,186872
#define __ADC3_CLK_SLEEP_DISABLE 3361,186944
#define __FSMC_FORCE_RESET 3362,187017
#define __FSMC_RELEASE_RESET 3363,187084
#define __FSMC_CLK_SLEEP_ENABLE 3364,187153
#define __FSMC_CLK_SLEEP_DISABLE 3365,187225
#define __SDIO_FORCE_RESET 3366,187298
#define __SDIO_RELEASE_RESET 3367,187365
#define __SDIO_CLK_SLEEP_DISABLE 3368,187434
#define __SDIO_CLK_SLEEP_ENABLE 3369,187507
#define __DMA2D_CLK_ENABLE 3370,187579
#define __DMA2D_CLK_DISABLE 3371,187646
#define __DMA2D_FORCE_RESET 3372,187714
#define __DMA2D_RELEASE_RESET 3373,187782
#define __DMA2D_CLK_SLEEP_ENABLE 3374,187852
#define __DMA2D_CLK_SLEEP_DISABLE 3375,187925
#define __HAL_RCC_OTGFS_FORCE_RESET 3378,188043
#define __HAL_RCC_OTGFS_RELEASE_RESET 3379,188116
#define __ADC12_CLK_ENABLE 3381,188193
#define __ADC12_CLK_DISABLE 3382,188257
#define __ADC34_CLK_ENABLE 3383,188322
#define __ADC34_CLK_DISABLE 3384,188386
#define __DAC2_CLK_ENABLE 3385,188451
#define __DAC2_CLK_DISABLE 3386,188514
#define __TIM18_CLK_ENABLE 3387,188578
#define __TIM18_CLK_DISABLE 3388,188642
#define __TIM19_CLK_ENABLE 3389,188707
#define __TIM19_CLK_DISABLE 3390,188771
#define __TIM20_CLK_ENABLE 3391,188836
#define __TIM20_CLK_DISABLE 3392,188900
#define __HRTIM1_CLK_ENABLE 3393,188965
#define __HRTIM1_CLK_DISABLE 3394,189030
#define __SDADC1_CLK_ENABLE 3395,189096
#define __SDADC2_CLK_ENABLE 3396,189161
#define __SDADC3_CLK_ENABLE 3397,189226
#define __SDADC1_CLK_DISABLE 3398,189291
#define __SDADC2_CLK_DISABLE 3399,189357
#define __SDADC3_CLK_DISABLE 3400,189423
#define __ADC12_FORCE_RESET 3402,189491
#define __ADC12_RELEASE_RESET 3403,189556
#define __ADC34_FORCE_RESET 3404,189623
#define __ADC34_RELEASE_RESET 3405,189688
#define __DAC2_FORCE_RESET 3406,189755
#define __DAC2_RELEASE_RESET 3407,189819
#define __TIM18_FORCE_RESET 3408,189885
#define __TIM18_RELEASE_RESET 3409,189950
#define __TIM19_FORCE_RESET 3410,190017
#define __TIM19_RELEASE_RESET 3411,190082
#define __TIM20_FORCE_RESET 3412,190149
#define __TIM20_RELEASE_RESET 3413,190214
#define __HRTIM1_FORCE_RESET 3414,190281
#define __HRTIM1_RELEASE_RESET 3415,190347
#define __SDADC1_FORCE_RESET 3416,190415
#define __SDADC2_FORCE_RESET 3417,190481
#define __SDADC3_FORCE_RESET 3418,190547
#define __SDADC1_RELEASE_RESET 3419,190613
#define __SDADC2_RELEASE_RESET 3420,190681
#define __SDADC3_RELEASE_RESET 3421,190749
#define __ADC1_IS_CLK_ENABLED 3423,190819
#define __ADC1_IS_CLK_DISABLED 3424,190886
#define __ADC12_IS_CLK_ENABLED 3425,190954
#define __ADC12_IS_CLK_DISABLED 3426,191022
#define __ADC34_IS_CLK_ENABLED 3427,191091
#define __ADC34_IS_CLK_DISABLED 3428,191159
#define __CEC_IS_CLK_ENABLED 3429,191228
#define __CEC_IS_CLK_DISABLED 3430,191294
#define __CRC_IS_CLK_ENABLED 3431,191361
#define __CRC_IS_CLK_DISABLED 3432,191427
#define __DAC1_IS_CLK_ENABLED 3433,191494
#define __DAC1_IS_CLK_DISABLED 3434,191561
#define __DAC2_IS_CLK_ENABLED 3435,191629
#define __DAC2_IS_CLK_DISABLED 3436,191696
#define __DMA1_IS_CLK_ENABLED 3437,191764
#define __DMA1_IS_CLK_DISABLED 3438,191831
#define __DMA2_IS_CLK_ENABLED 3439,191899
#define __DMA2_IS_CLK_DISABLED 3440,191966
#define __FLITF_IS_CLK_ENABLED 3441,192034
#define __FLITF_IS_CLK_DISABLED 3442,192102
#define __FMC_IS_CLK_ENABLED 3443,192171
#define __FMC_IS_CLK_DISABLED 3444,192237
#define __GPIOA_IS_CLK_ENABLED 3445,192304
#define __GPIOA_IS_CLK_DISABLED 3446,192372
#define __GPIOB_IS_CLK_ENABLED 3447,192441
#define __GPIOB_IS_CLK_DISABLED 3448,192509
#define __GPIOC_IS_CLK_ENABLED 3449,192578
#define __GPIOC_IS_CLK_DISABLED 3450,192646
#define __GPIOD_IS_CLK_ENABLED 3451,192715
#define __GPIOD_IS_CLK_DISABLED 3452,192783
#define __GPIOE_IS_CLK_ENABLED 3453,192852
#define __GPIOE_IS_CLK_DISABLED 3454,192920
#define __GPIOF_IS_CLK_ENABLED 3455,192989
#define __GPIOF_IS_CLK_DISABLED 3456,193057
#define __GPIOG_IS_CLK_ENABLED 3457,193126
#define __GPIOG_IS_CLK_DISABLED 3458,193194
#define __GPIOH_IS_CLK_ENABLED 3459,193263
#define __GPIOH_IS_CLK_DISABLED 3460,193331
#define __HRTIM1_IS_CLK_ENABLED 3461,193400
#define __HRTIM1_IS_CLK_DISABLED 3462,193469
#define __I2C1_IS_CLK_ENABLED 3463,193539
#define __I2C1_IS_CLK_DISABLED 3464,193606
#define __I2C2_IS_CLK_ENABLED 3465,193674
#define __I2C2_IS_CLK_DISABLED 3466,193741
#define __I2C3_IS_CLK_ENABLED 3467,193809
#define __I2C3_IS_CLK_DISABLED 3468,193876
#define __PWR_IS_CLK_ENABLED 3469,193944
#define __PWR_IS_CLK_DISABLED 3470,194010
#define __SYSCFG_IS_CLK_ENABLED 3471,194077
#define __SYSCFG_IS_CLK_DISABLED 3472,194146
#define __SPI1_IS_CLK_ENABLED 3473,194216
#define __SPI1_IS_CLK_DISABLED 3474,194283
#define __SPI2_IS_CLK_ENABLED 3475,194351
#define __SPI2_IS_CLK_DISABLED 3476,194418
#define __SPI3_IS_CLK_ENABLED 3477,194486
#define __SPI3_IS_CLK_DISABLED 3478,194553
#define __SPI4_IS_CLK_ENABLED 3479,194621
#define __SPI4_IS_CLK_DISABLED 3480,194688
#define __SDADC1_IS_CLK_ENABLED 3481,194756
#define __SDADC1_IS_CLK_DISABLED 3482,194825
#define __SDADC2_IS_CLK_ENABLED 3483,194895
#define __SDADC2_IS_CLK_DISABLED 3484,194964
#define __SDADC3_IS_CLK_ENABLED 3485,195034
#define __SDADC3_IS_CLK_DISABLED 3486,195103
#define __SRAM_IS_CLK_ENABLED 3487,195173
#define __SRAM_IS_CLK_DISABLED 3488,195240
#define __TIM1_IS_CLK_ENABLED 3489,195308
#define __TIM1_IS_CLK_DISABLED 3490,195375
#define __TIM2_IS_CLK_ENABLED 3491,195443
#define __TIM2_IS_CLK_DISABLED 3492,195510
#define __TIM3_IS_CLK_ENABLED 3493,195578
#define __TIM3_IS_CLK_DISABLED 3494,195645
#define __TIM4_IS_CLK_ENABLED 3495,195713
#define __TIM4_IS_CLK_DISABLED 3496,195780
#define __TIM5_IS_CLK_ENABLED 3497,195848
#define __TIM5_IS_CLK_DISABLED 3498,195915
#define __TIM6_IS_CLK_ENABLED 3499,195983
#define __TIM6_IS_CLK_DISABLED 3500,196050
#define __TIM7_IS_CLK_ENABLED 3501,196118
#define __TIM7_IS_CLK_DISABLED 3502,196185
#define __TIM8_IS_CLK_ENABLED 3503,196253
#define __TIM8_IS_CLK_DISABLED 3504,196320
#define __TIM12_IS_CLK_ENABLED 3505,196388
#define __TIM12_IS_CLK_DISABLED 3506,196456
#define __TIM13_IS_CLK_ENABLED 3507,196525
#define __TIM13_IS_CLK_DISABLED 3508,196593
#define __TIM14_IS_CLK_ENABLED 3509,196662
#define __TIM14_IS_CLK_DISABLED 3510,196730
#define __TIM15_IS_CLK_ENABLED 3511,196799
#define __TIM15_IS_CLK_DISABLED 3512,196867
#define __TIM16_IS_CLK_ENABLED 3513,196936
#define __TIM16_IS_CLK_DISABLED 3514,197004
#define __TIM17_IS_CLK_ENABLED 3515,197073
#define __TIM17_IS_CLK_DISABLED 3516,197141
#define __TIM18_IS_CLK_ENABLED 3517,197210
#define __TIM18_IS_CLK_DISABLED 3518,197278
#define __TIM19_IS_CLK_ENABLED 3519,197347
#define __TIM19_IS_CLK_DISABLED 3520,197415
#define __TIM20_IS_CLK_ENABLED 3521,197484
#define __TIM20_IS_CLK_DISABLED 3522,197552
#define __TSC_IS_CLK_ENABLED 3523,197621
#define __TSC_IS_CLK_DISABLED 3524,197687
#define __UART4_IS_CLK_ENABLED 3525,197754
#define __UART4_IS_CLK_DISABLED 3526,197822
#define __UART5_IS_CLK_ENABLED 3527,197891
#define __UART5_IS_CLK_DISABLED 3528,197959
#define __USART1_IS_CLK_ENABLED 3529,198028
#define __USART1_IS_CLK_DISABLED 3530,198097
#define __USART2_IS_CLK_ENABLED 3531,198167
#define __USART2_IS_CLK_DISABLED 3532,198236
#define __USART3_IS_CLK_ENABLED 3533,198306
#define __USART3_IS_CLK_DISABLED 3534,198375
#define __USB_IS_CLK_ENABLED 3535,198445
#define __USB_IS_CLK_DISABLED 3536,198511
#define __WWDG_IS_CLK_ENABLED 3537,198578
#define __WWDG_IS_CLK_DISABLED 3538,198645
#define __HAL_RCC_CRYP_CLK_DISABLE 3541,198737
#define __HAL_RCC_CRYP_CLK_ENABLE 3542,198807
#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE 3543,198876
#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE 3544,198952
#define __HAL_RCC_CRYP_FORCE_RESET 3545,199027
#define __HAL_RCC_CRYP_RELEASE_RESET 3546,199097
#define __HAL_RCC_SDMMC1_FORCE_RESET 3550,199215
#define __HAL_RCC_SDMMC1_RELEASE_RESET 3551,199286
#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE 3552,199359
#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE 3553,199435
#define __HAL_RCC_SDMMC1_CLK_ENABLE 3554,199512
#define __HAL_RCC_SDMMC1_CLK_DISABLE 3555,199582
#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED 3556,199653
#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED 3557,199727
#define Sdmmc1ClockSelection 3558,199802
#define RCC_PERIPHCLK_SDMMC1 3559,199865
#define RCC_SDMMC1CLKSOURCE_CLK48 3560,199928
#define RCC_SDMMC1CLKSOURCE_SYSCLK 3561,199995
#define __HAL_RCC_SDMMC1_CONFIG 3562,200064
#define __HAL_RCC_GET_SDMMC1_SOURCE 3563,200130
#define __HAL_RCC_SDIO_FORCE_RESET 3567,200252
#define __HAL_RCC_SDIO_RELEASE_RESET 3568,200325
#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE 3569,200400
#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE 3570,200478
#define __HAL_RCC_SDIO_CLK_ENABLE 3571,200557
#define __HAL_RCC_SDIO_CLK_DISABLE 3572,200629
#define __HAL_RCC_SDIO_IS_CLK_ENABLED 3573,200702
#define __HAL_RCC_SDIO_IS_CLK_DISABLED 3574,200778
#define SdioClockSelection 3575,200855
#define RCC_PERIPHCLK_SDIO 3576,200920
#define __HAL_RCC_SDIO_CONFIG 3577,200985
#define __HAL_RCC_GET_SDIO_SOURCE 3578,201053
#define RCC_SDIOCLKSOURCE_CLK48 3582,201157
#define RCC_SDIOCLKSOURCE_SYSCLK 3583,201228
#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE(3587,201331
#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE(3588,201422
#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE(3589,201518
#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE(3590,201610
#define __HAL_RCC_USB_OTG_HS_FORCE_RESET(3591,201707
#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET(3592,201799
#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE(3593,201893
#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE(3594,201990
#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE(3595,202092
#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE(3596,202190
#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE(3598,202295
#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE(3599,202385
#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE(3600,202480
#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE(3601,202571
#define __HAL_RCC_USB_OTG_FS_FORCE_RESET(3602,202667
#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET(3603,202758
#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE(3604,202851
#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE(3605,202947
#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE(3606,203048
#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE(3607,203145
#define __HAL_RCC_I2SCLK 3610,203257
#define __HAL_RCC_I2SCLK_CONFIG 3611,203315
#define __RCC_PLLSRC 3613,203375
#define IS_RCC_MSIRANGE 3615,203436
#define IS_RCC_RTCCLK_SOURCE 3616,203496
#define IS_RCC_SYSCLK_DIV 3617,203553
#define IS_RCC_HCLK_DIV 3618,203602
#define IS_RCC_PERIPHCLK 3619,203651
#define RCC_IT_HSI14 3621,203709
#define RCC_IT_CSSLSE 3623,203764
#define RCC_IT_CSSHSE 3624,203815
#define RCC_PLLMUL_3 3626,203865
#define RCC_PLLMUL_4 3627,203915
#define RCC_PLLMUL_6 3628,203965
#define RCC_PLLMUL_8 3629,204015
#define RCC_PLLMUL_12 3630,204065
#define RCC_PLLMUL_16 3631,204116
#define RCC_PLLMUL_24 3632,204167
#define RCC_PLLMUL_32 3633,204218
#define RCC_PLLMUL_48 3634,204269
#define RCC_PLLDIV_2 3636,204322
#define RCC_PLLDIV_3 3637,204372
#define RCC_PLLDIV_4 3638,204422
#define IS_RCC_MCOSOURCE 3640,204474
#define __HAL_RCC_MCO_CONFIG 3641,204529
#define RCC_MCO_NODIV 3642,204588
#define RCC_MCO_DIV1 3643,204638
#define RCC_MCO_DIV2 3644,204688
#define RCC_MCO_DIV4 3645,204738
#define RCC_MCO_DIV8 3646,204788
#define RCC_MCO_DIV16 3647,204838
#define RCC_MCO_DIV32 3648,204889
#define RCC_MCO_DIV64 3649,204940
#define RCC_MCO_DIV128 3650,204991
#define RCC_MCOSOURCE_NONE 3651,205043
#define RCC_MCOSOURCE_LSI 3652,205103
#define RCC_MCOSOURCE_LSE 3653,205159
#define RCC_MCOSOURCE_SYSCLK 3654,205215
#define RCC_MCOSOURCE_HSI 3655,205274
#define RCC_MCOSOURCE_HSI14 3656,205330
#define RCC_MCOSOURCE_HSI48 3657,205388
#define RCC_MCOSOURCE_HSE 3658,205446
#define RCC_MCOSOURCE_PLLCLK_DIV1 3659,205502
#define RCC_MCOSOURCE_PLLCLK_NODIV 3660,205561
#define RCC_MCOSOURCE_PLLCLK_DIV2 3661,205620
#define RCC_SYSCLKSOURCE_STATUS_PLLR 3664,205708
#define RCC_RTCCLKSOURCE_NO_CLK 3669,205982
#define RCC_RTCCLKSOURCE_NONE 3671,206048
#define RCC_USBCLK_PLLSAI1 3674,206119
#define RCC_USBCLK_PLL 3675,206181
#define RCC_USBCLK_MSI 3676,206239
#define RCC_USBCLKSOURCE_PLLCLK 3677,206297
#define RCC_USBPLLCLK_DIV1 3678,206355
#define RCC_USBPLLCLK_DIV1_5 3679,206413
#define RCC_USBPLLCLK_DIV2 3680,206478
#define RCC_USBPLLCLK_DIV3 3681,206541
#define HSION_BitNumber 3683,206606
#define HSION_BITNUMBER 3684,206659
#define HSEON_BitNumber 3685,206712
#define HSEON_BITNUMBER 3686,206765
#define MSION_BITNUMBER 3687,206818
#define CSSON_BitNumber 3688,206871
#define CSSON_BITNUMBER 3689,206924
#define PLLON_BitNumber 3690,206977
#define PLLON_BITNUMBER 3691,207030
#define PLLI2SON_BitNumber 3692,207083
#define I2SSRC_BitNumber 3693,207139
#define RTCEN_BitNumber 3694,207193
#define RTCEN_BITNUMBER 3695,207246
#define BDRST_BitNumber 3696,207299
#define BDRST_BITNUMBER 3697,207352
#define RTCRST_BITNUMBER 3698,207405
#define LSION_BitNumber 3699,207459
#define LSION_BITNUMBER 3700,207512
#define LSEON_BitNumber 3701,207565
#define LSEON_BITNUMBER 3702,207618
#define LSEBYP_BITNUMBER 3703,207671
#define PLLSAION_BitNumber 3704,207725
#define TIMPRE_BitNumber 3705,207781
#define RMVF_BitNumber 3706,207835
#define RMVF_BITNUMBER 3707,207887
#define RCC_CR2_HSI14TRIM_BitNumber 3708,207939
#define CR_BYTE2_ADDRESS 3709,208001
#define CIR_BYTE1_ADDRESS 3710,208054
#define CIR_BYTE2_ADDRESS 3711,208108
#define BDCR_BYTE0_ADDRESS 3712,208162
#define DBP_TIMEOUT_VALUE 3713,208217
#define LSE_TIMEOUT_VALUE 3714,208271
#define CR_HSION_BB 3716,208327
#define CR_CSSON_BB 3717,208375
#define CR_PLLON_BB 3718,208423
#define CR_PLLI2SON_BB 3719,208471
#define CR_MSION_BB 3720,208522
#define CSR_LSION_BB 3721,208570
#define CSR_LSEON_BB 3722,208619
#define CSR_LSEBYP_BB 3723,208668
#define CSR_RTCEN_BB 3724,208718
#define CSR_RTCRST_BB 3725,208767
#define CFGR_I2SSRC_BB 3726,208817
#define BDCR_RTCEN_BB 3727,208868
#define BDCR_BDRST_BB 3728,208918
#define CR_HSEON_BB 3729,208968
#define CSR_RMVF_BB 3730,209016
#define CR_PLLSAION_BB 3731,209064
#define DCKCFGR_TIMPRE_BB 3732,209115
#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER 3734,209171
#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER 3735,209264
#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB 3736,209358
#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB 3737,209448
#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE 3738,209539
#define __HAL_RCC_GET_IT_SOURCE 3740,209630
#define RCC_CRS_SYNCWARM 3742,209702
#define RCC_CRS_TRIMOV 3743,209751
#define RCC_PERIPHCLK_CK48 3745,209801
#define RCC_CK48CLKSOURCE_PLLQ 3746,209863
#define RCC_CK48CLKSOURCE_PLLSAIP 3747,209929
#define RCC_CK48CLKSOURCE_PLLI2SQ 3748,209998
#define IS_RCC_CK48CLKSOURCE 3749,210067
#define RCC_SDIOCLKSOURCE_CK48 3750,210131
#define __HAL_RCC_DFSDM_CLK_ENABLE 3752,210199
#define __HAL_RCC_DFSDM_CLK_DISABLE 3753,210275
#define __HAL_RCC_DFSDM_IS_CLK_ENABLED 3754,210352
#define __HAL_RCC_DFSDM_IS_CLK_DISABLED 3755,210432
#define __HAL_RCC_DFSDM_FORCE_RESET 3756,210513
#define __HAL_RCC_DFSDM_RELEASE_RESET 3757,210590
#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE 3758,210669
#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE 3759,210751
#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED 3760,210834
#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED 3761,210920
#define DfsdmClockSelection 3762,211007
#define RCC_PERIPHCLK_DFSDM 3763,211065
#define RCC_DFSDMCLKSOURCE_PCLK 3764,211123
#define RCC_DFSDMCLKSOURCE_SYSCLK 3765,211186
#define __HAL_RCC_DFSDM_CONFIG 3766,211250
#define __HAL_RCC_GET_DFSDM_SOURCE 3767,211311
#define RCC_DFSDM1CLKSOURCE_PCLK 3768,211376
#define RCC_SWPMI1CLKSOURCE_PCLK 3769,211439
#define RCC_LPTIM1CLKSOURCE_PCLK 3771,211525
#define RCC_LPTIM2CLKSOURCE_PCLK 3772,211588
#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 3775,211661
#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 3776,211736
#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 3777,211811
#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 3778,211886
#define RCC_DFSDM1CLKSOURCE_APB2 3779,211961
#define RCC_DFSDM2CLKSOURCE_APB2 3780,212032
#define RCC_FMPI2C1CLKSOURCE_APB 3781,212103
#define MSIKPLLModeSEL 3783,212197
#define MSISPLLModeSEL 3784,212265
#define __HAL_RCC_AHB21_CLK_DISABLE 3785,212333
#define __HAL_RCC_AHB22_CLK_DISABLE 3786,212409
#define __HAL_RCC_AHB1_CLK_Disable_Clear 3787,212485
#define __HAL_RCC_AHB21_CLK_Disable_Clear 3788,212558
#define __HAL_RCC_AHB22_CLK_Disable_Clear 3789,212633
#define __HAL_RCC_AHB3_CLK_Disable_Clear 3790,212708
#define __HAL_RCC_APB1_CLK_Disable_Clear 3791,212781
#define __HAL_RCC_APB2_CLK_Disable_Clear 3792,212854
#define __HAL_RCC_APB3_CLK_Disable_Clear 3793,212927
#define IS_RCC_MSIPLLModeSelection 3794,213000
#define RCC_PERIPHCLK_CLK48 3795,213072
#define RCC_CLK48CLKSOURCE_HSI48 3796,213138
#define RCC_CLK48CLKSOURCE_PLL2 3797,213210
#define RCC_CLK48CLKSOURCE_PLL1 3798,213281
#define RCC_CLK48CLKSOURCE_MSIK 3799,213352
#define __HAL_RCC_ADC1_CLK_ENABLE 3800,213423
#define __HAL_RCC_ADC1_CLK_DISABLE 3801,213497
#define __HAL_RCC_ADC1_IS_CLK_ENABLED 3802,213572
#define __HAL_RCC_ADC1_IS_CLK_DISABLED 3803,213650
#define __HAL_RCC_ADC1_FORCE_RESET 3804,213729
#define __HAL_RCC_ADC1_RELEASE_RESET 3805,213804
#define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE 3806,213881
#define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE 3807,213961
#define __HAL_RCC_GET_CLK48_SOURCE 3808,214042
#define __HAL_RCC_PLLFRACN_ENABLE 3809,214115
#define __HAL_RCC_PLLFRACN_DISABLE 3810,214189
#define __HAL_RCC_PLLFRACN_CONFIG 3811,214264
#define IS_RCC_PLLFRACN_VALUE 3812,214338
#define __HAL_RCC_PLLFRACN_ENABLE 3816,214454
#define __HAL_RCC_PLLFRACN_DISABLE 3817,214522
#define __HAL_RCC_PLLFRACN_CONFIG 3818,214591
#define IS_RCC_PLLFRACN_VALUE 3819,214659
#define RCC_PLLSOURCE_NONE 3821,214725
#define RCC_PLLSOURCE_HSI 3822,214787
#define RCC_PLLSOURCE_CSI 3823,214848
#define RCC_PLLSOURCE_HSE 3824,214909
#define RCC_PLLVCIRANGE_0 3825,214970
#define RCC_PLLVCIRANGE_1 3826,215031
#define RCC_PLLVCIRANGE_2 3827,215092
#define RCC_PLLVCIRANGE_3 3828,215153
#define RCC_PLL1VCOWIDE 3829,215214
#define RCC_PLL1VCOMEDIUM 3830,215278
#define IS_RCC_PLLSOURCE 3832,215346
#define IS_RCC_PLLRGE_VALUE 3833,215406
#define IS_RCC_PLLVCORGE_VALUE 3834,215472
#define IS_RCC_PLLCLOCKOUT_VALUE 3835,215538
#define IS_RCC_PLL_FRACN_VALUE 3836,215606
#define IS_RCC_PLLM_VALUE 3837,215671
#define IS_RCC_PLLN_VALUE 3838,215735
#define IS_RCC_PLLP_VALUE 3839,215799
#define IS_RCC_PLLQ_VALUE 3840,215863
#define IS_RCC_PLLR_VALUE 3841,215927
#define __HAL_RCC_PLL_ENABLE 3843,215993
#define __HAL_RCC_PLL_DISABLE 3844,216056
#define __HAL_RCC_PLL_FRACN_ENABLE 3845,216120
#define __HAL_RCC_PLL_FRACN_DISABLE 3846,216189
#define __HAL_RCC_PLL_CONFIG 3847,216259
#define __HAL_RCC_PLL_PLLSOURCE_CONFIG 3848,216322
#define __HAL_RCC_PLL_DIVM_CONFIG 3849,216395
#define __HAL_RCC_PLL_FRACN_CONFIG 3850,216463
#define __HAL_RCC_PLL_VCIRANGE 3851,216532
#define __HAL_RCC_PLL_VCORANGE 3852,216597
#define __HAL_RCC_GET_PLL_OSCSOURCE 3853,216662
#define __HAL_RCC_PLLCLKOUT_ENABLE 3854,216732
#define __HAL_RCC_PLLCLKOUT_DISABLE 3855,216802
#define __HAL_RCC_GET_PLLCLKOUT_CONFIG 3856,216873
#define __HAL_RCC_PLL2FRACN_ENABLE 3858,216949
#define __HAL_RCC_PLL2FRACN_DISABLE 3859,217018
#define __HAL_RCC_PLL2CLKOUT_ENABLE 3860,217088
#define __HAL_RCC_PLL2CLKOUT_DISABLE 3861,217158
#define __HAL_RCC_PLL2FRACN_CONFIG 3862,217229
#define __HAL_RCC_GET_PLL2CLKOUT_CONFIG 3863,217298
#define __HAL_RCC_PLL3FRACN_ENABLE 3865,217374
#define __HAL_RCC_PLL3FRACN_DISABLE 3866,217443
#define __HAL_RCC_PLL3CLKOUT_ENABLE 3867,217513
#define __HAL_RCC_PLL3CLKOUT_DISABLE 3868,217583
#define __HAL_RCC_PLL3FRACN_CONFIG 3869,217654
#define __HAL_RCC_GET_PLL3CLKOUT_CONFIG 3870,217723
#define RCC_PLL2VCIRANGE_0 3872,217799
#define RCC_PLL2VCIRANGE_1 3873,217860
#define RCC_PLL2VCIRANGE_2 3874,217921
#define RCC_PLL2VCIRANGE_3 3875,217982
#define RCC_PLL2VCOWIDE 3877,218045
#define RCC_PLL2VCOMEDIUM 3878,218109
#define RCC_PLL2SOURCE_NONE 3880,218177
#define RCC_PLL2SOURCE_HSI 3881,218239
#define RCC_PLL2SOURCE_CSI 3882,218300
#define RCC_PLL2SOURCE_HSE 3883,218361
#define RCC_PLL3VCIRANGE_0 3885,218424
#define RCC_PLL3VCIRANGE_1 3886,218485
#define RCC_PLL3VCIRANGE_2 3887,218546
#define RCC_PLL3VCIRANGE_3 3888,218607
#define RCC_PLL3VCOWIDE 3890,218670
#define RCC_PLL3VCOMEDIUM 3891,218734
#define RCC_PLL3SOURCE_NONE 3893,218802
#define RCC_PLL3SOURCE_HSI 3894,218864
#define RCC_PLL3SOURCE_CSI 3895,218925
#define RCC_PLL3SOURCE_HSE 3896,218986
#define  HAL_RNG_ReadyCallback(3908,219201
#define __HAL_RTC_CLEAR_FLAG 3922,219779
#define __HAL_RTC_DISABLE_IT 3924,219864
#define __HAL_RTC_ENABLE_IT 3925,219941
#define __HAL_RTC_EXTI_CLEAR_FLAG(3928,220042
#define __HAL_RTC_EXTI_ENABLE_IT(3930,220141
#define __HAL_RTC_EXTI_DISABLE_IT(3932,220239
#define __HAL_RTC_EXTI_GET_FLAG(3934,220338
#define __HAL_RTC_EXTI_GENERATE_SWIT(3936,220435
#define __HAL_RTC_EXTI_CLEAR_FLAG(3938,220546
#define __HAL_RTC_EXTI_ENABLE_IT(3941,220937
#define __HAL_RTC_EXTI_DISABLE_IT(3944,221326
#define __HAL_RTC_EXTI_GET_FLAG(3947,221717
#define __HAL_RTC_EXTI_GENERATE_SWIT(3950,222102
#define __HAL_RTC_TAMPER_GET_IT 3959,222753
#define IS_ALARM 3962,222840
#define IS_ALARM_MASK 3963,222904
#define IS_TAMPER 3964,222973
#define IS_TAMPER_ERASE_MODE 3965,223038
#define IS_TAMPER_FILTER 3966,223114
#define IS_TAMPER_INTERRUPT 3967,223186
#define IS_TAMPER_MASKFLAG_STATE 3968,223261
#define IS_TAMPER_PRECHARGE_DURATION 3969,223341
#define IS_TAMPER_PULLUP_STATE 3970,223425
#define IS_TAMPER_SAMPLING_FREQ 3971,223503
#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION 3972,223582
#define IS_TAMPER_TRIGGER 3973,223675
#define IS_WAKEUP_CLOCK 3974,223748
#define IS_WAKEUP_COUNTER 3975,223819
#define __RTC_WRITEPROTECTION_ENABLE 3977,223894
#define __RTC_WRITEPROTECTION_DISABLE 3978,223966
#define __HAL_RCC_RTCAPB_CLK_ENABLE 3981,224065
#define __HAL_RCC_RTCAPB_CLK_DISABLE 3982,224129
#define SD_OCR_CID_CSD_OVERWRIETE 3993,224350
#define SD_CMD_SD_APP_STAUS 3994,224412
#define eMMC_HIGH_VOLTAGE_RANGE 3997,224558
#define eMMC_DUAL_VOLTAGE_RANGE 3998,224619
#define eMMC_LOW_VOLTAGE_RANGE 3999,224680
#define SDMMC_NSpeed_CLK_DIV 4001,224742
#define SDMMC_HSpeed_CLK_DIV 4002,224800
#define  SD_SDMMC_DISABLED 4006,224910
#define  SD_SDMMC_FUNCTION_BUSY 4007,224964
#define  SD_SDMMC_FUNCTION_FAILED 4008,225023
#define  SD_SDMMC_UNKNOWN_FUNCTION 4009,225084
#define  SD_CMD_SDMMC_SEN_OP_COND 4010,225146
#define  SD_CMD_SDMMC_RW_DIRECT 4011,225207
#define  SD_CMD_SDMMC_RW_EXTENDED 4012,225266
#define  __HAL_SD_SDMMC_ENABLE 4013,225327
#define  __HAL_SD_SDMMC_DISABLE 4014,225385
#define  __HAL_SD_SDMMC_DMA_ENABLE 4015,225444
#define  __HAL_SD_SDMMC_DMA_DISABLE 4016,225506
#define  __HAL_SD_SDMMC_ENABLE_IT 4017,225568
#define  __HAL_SD_SDMMC_DISABLE_IT 4018,225629
#define  __HAL_SD_SDMMC_GET_FLAG 4019,225691
#define  __HAL_SD_SDMMC_CLEAR_FLAG 4020,225751
#define  __HAL_SD_SDMMC_GET_IT 4021,225813
#define  __HAL_SD_SDMMC_CLEAR_IT 4022,225871
#define  SDMMC_STATIC_FLAGS 4023,225931
#define  SDMMC_CMD0TIMEOUT 4024,225986
#define  SD_SDMMC_SEND_IF_COND 4025,226040
#define  SDMMC1_IRQn 4027,226117
#define  SDMMC1_IRQHandler 4028,226164
#define  SD_SDIO_DISABLED 4032,226269
#define  SD_SDIO_FUNCTION_BUSY 4033,226324
#define  SD_SDIO_FUNCTION_FAILED 4034,226384
#define  SD_SDIO_UNKNOWN_FUNCTION 4035,226446
#define  SD_CMD_SDIO_SEN_OP_COND 4036,226509
#define  SD_CMD_SDIO_RW_DIRECT 4037,226571
#define  SD_CMD_SDIO_RW_EXTENDED 4038,226631
#define  __HAL_SD_SDIO_ENABLE 4039,226693
#define  __HAL_SD_SDIO_DISABLE 4040,226752
#define  __HAL_SD_SDIO_DMA_ENABLE 4041,226812
#define  __HAL_SD_SDIO_DMA_DISABL 4042,226875
#define  __HAL_SD_SDIO_ENABLE_IT 4043,226939
#define  __HAL_SD_SDIO_DISABLE_IT 4044,227001
#define  __HAL_SD_SDIO_GET_FLAG 4045,227064
#define  __HAL_SD_SDIO_CLEAR_FLAG 4046,227125
#define  __HAL_SD_SDIO_GET_IT 4047,227188
#define  __HAL_SD_SDIO_CLEAR_IT 4048,227247
#define  SDIO_STATIC_FLAGS 4049,227308
#define  SDIO_CMD0TIMEOUT 4050,227364
#define  SD_SDIO_SEND_IF_COND 4051,227419
#define  SDIO_IRQn 4053,227517
#define  SDIO_IRQHandler 4054,227566
#define  HAL_SD_CardCIDTypedef 4058,227733
#define  HAL_SD_CardCSDTypedef 4059,227793
#define  HAL_SD_CardStatusTypedef 4060,227853
#define  HAL_SD_CardStateTypedef 4061,227916
#define HAL_MMCEx_Read_DMADoubleBuffer0CpltCallback 4065,228030
#define HAL_MMCEx_Read_DMADoubleBuffer1CpltCallback 4066,228126
#define HAL_MMCEx_Write_DMADoubleBuffer0CpltCallback 4067,228222
#define HAL_MMCEx_Write_DMADoubleBuffer1CpltCallback 4068,228319
#define HAL_SDEx_Read_DMADoubleBuffer0CpltCallback 4069,228416
#define HAL_SDEx_Read_DMADoubleBuffer1CpltCallback 4070,228511
#define HAL_SDEx_Write_DMADoubleBuffer0CpltCallback 4071,228606
#define HAL_SDEx_Write_DMADoubleBuffer1CpltCallback 4072,228702
#define HAL_SD_DriveTransciver_1_8V_Callback 4073,228798
#define __SMARTCARD_ENABLE_IT 4083,229039
#define __SMARTCARD_DISABLE_IT 4084,229106
#define __SMARTCARD_ENABLE 4085,229174
#define __SMARTCARD_DISABLE 4086,229238
#define __SMARTCARD_DMA_REQUEST_ENABLE 4087,229303
#define __SMARTCARD_DMA_REQUEST_DISABLE 4088,229379
#define __HAL_SMARTCARD_GETCLOCKSOURCE 4090,229458
#define __SMARTCARD_GETCLOCKSOURCE 4091,229524
#define IS_SMARTCARD_ONEBIT_SAMPLING 4093,229592
#define __HAL_SMBUS_RESET_CR1 4102,229793
#define __HAL_SMBUS_RESET_CR2 4103,229850
#define __HAL_SMBUS_GENERATE_START 4104,229907
#define __HAL_SMBUS_GET_ADDR_MATCH 4105,229969
#define __HAL_SMBUS_GET_DIR 4106,230031
#define __HAL_SMBUS_GET_STOP_MODE 4107,230086
#define __HAL_SMBUS_GET_PEC_MODE 4108,230147
#define __HAL_SMBUS_GET_ALERT_ENABLED 4109,230207
#define __HAL_SPI_1LINE_TX 4118,230400
#define __HAL_SPI_1LINE_RX 4119,230454
#define __HAL_SPI_RESET_CRC 4120,230508
#define __HAL_UART_GETCLOCKSOURCE 4130,230695
#define __HAL_UART_MASK_COMPUTATION 4131,230756
#define __UART_GETCLOCKSOURCE 4132,230819
#define __UART_MASK_COMPUTATION 4133,230880
#define IS_UART_WAKEUPMETHODE 4135,230945
#define IS_UART_ONEBIT_SAMPLE 4137,231009
#define IS_UART_ONEBIT_SAMPLING 4138,231073
#define __USART_ENABLE_IT 4149,231273
#define __USART_DISABLE_IT 4150,231336
#define __USART_ENABLE 4151,231400
#define __USART_DISABLE 4152,231460
#define __HAL_USART_GETCLOCKSOURCE 4154,231523
#define __USART_GETCLOCKSOURCE 4155,231585
#define USART_OVERSAMPLING_16 4158,231711
#define USART_OVERSAMPLING_8 4159,231768
#define IS_USART_OVERSAMPLING(4161,231831
#define USB_EXTI_LINE_WAKEUP 4171,232182
#define USB_FS_EXTI_TRIGGER_RISING_EDGE 4173,232265
#define USB_FS_EXTI_TRIGGER_FALLING_EDGE 4174,232360
#define USB_FS_EXTI_TRIGGER_BOTH_EDGE 4175,232456
#define USB_FS_EXTI_LINE_WAKEUP 4176,232559
#define USB_HS_EXTI_TRIGGER_RISING_EDGE 4178,232649
#define USB_HS_EXTI_TRIGGER_FALLING_EDGE 4179,232744
#define USB_HS_EXTI_TRIGGER_BOTH_EDGE 4180,232840
#define USB_HS_EXTI_LINE_WAKEUP 4181,232943
#define __HAL_USB_EXTI_ENABLE_IT 4183,233033
#define __HAL_USB_EXTI_DISABLE_IT 4184,233125
#define __HAL_USB_EXTI_GET_FLAG 4185,233218
#define __HAL_USB_EXTI_CLEAR_FLAG 4186,233309
#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER 4187,233402
#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER 4188,233503
#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER 4189,233605
#define __HAL_USB_FS_EXTI_ENABLE_IT 4191,233716
#define __HAL_USB_FS_EXTI_DISABLE_IT 4192,233815
#define __HAL_USB_FS_EXTI_GET_FLAG 4193,233915
#define __HAL_USB_FS_EXTI_CLEAR_FLAG 4194,234013
#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER 4195,234113
#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER 4196,234221
#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER 4197,234330
#define __HAL_USB_FS_EXTI_GENERATE_SWIT 4198,234446
#define __HAL_USB_HS_EXTI_ENABLE_IT 4200,234551
#define __HAL_USB_HS_EXTI_DISABLE_IT 4201,234650
#define __HAL_USB_HS_EXTI_GET_FLAG 4202,234750
#define __HAL_USB_HS_EXTI_CLEAR_FLAG 4203,234848
#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER 4204,234948
#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER 4205,235056
#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER 4206,235165
#define __HAL_USB_HS_EXTI_GENERATE_SWIT 4207,235281
#define HAL_PCD_ActiveRemoteWakeup 4209,235386
#define HAL_PCD_DeActiveRemoteWakeup 4210,235475
#define HAL_PCD_SetTxFiFo 4212,235568
#define HAL_PCD_SetRxFiFo 4213,235648
#define __HAL_TIM_SetICPrescalerValue 4221,235854
#define __HAL_TIM_ResetICPrescalerValue 4222,235920
#define TIM_GET_ITSTATUS 4224,235990
#define TIM_GET_CLEAR_IT 4225,236055
#define __HAL_TIM_GET_ITSTATUS 4227,236117
#define __HAL_TIM_DIRECTION_STATUS 4229,236184
#define __HAL_TIM_PRESCALER 4230,236256
#define __HAL_TIM_SetCounter 4231,236321
#define __HAL_TIM_GetCounter 4232,236384
#define __HAL_TIM_SetAutoreload 4233,236447
#define __HAL_TIM_GetAutoreload 4234,236513
#define __HAL_TIM_SetClockDivision 4235,236579
#define __HAL_TIM_GetClockDivision 4236,236648
#define __HAL_TIM_SetICPrescaler 4237,236717
#define __HAL_TIM_GetICPrescaler 4238,236784
#define __HAL_TIM_SetCompare 4239,236851
#define __HAL_TIM_GetCompare 4240,236914
#define TIM_BREAKINPUTSOURCE_DFSDM 4242,236979
#define TIM_OCMODE_ASSYMETRIC_PWM1 4244,237046
#define TIM_OCMODE_ASSYMETRIC_PWM2 4245,237114
#define __HAL_ETH_EXTI_ENABLE_IT 4254,237310
#define __HAL_ETH_EXTI_DISABLE_IT 4255,237394
#define __HAL_ETH_EXTI_GET_FLAG 4256,237479
#define __HAL_ETH_EXTI_CLEAR_FLAG 4257,237562
#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER 4258,237647
#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER 4259,237748
#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER 4260,237850
#define ETH_PROMISCIOUSMODE_ENABLE 4262,237955
#define ETH_PROMISCIOUSMODE_DISABLE 4263,238021
#define IS_ETH_PROMISCIOUS_MODE 4264,238088
#define __HAL_LTDC_LAYER 4272,238278
#define __HAL_LTDC_RELOAD_CONFIG 4273,238315
#define SAI_OUTPUTDRIVE_DISABLED 4281,238511
#define SAI_OUTPUTDRIVE_ENABLED 4282,238578
#define SAI_MASTERDIVIDER_ENABLED 4283,238644
#define SAI_MASTERDIVIDER_DISABLED 4284,238712
#define SAI_STREOMODE 4285,238781
#define SAI_FIFOStatus_Empty 4286,238839
#define SAI_FIFOStatus_Less1QuarterFull 4287,238903
#define SAI_FIFOStatus_1QuarterFull 4288,238978
#define SAI_FIFOStatus_HalfFull 4289,239049
#define SAI_FIFOStatus_3QuartersFull 4290,239116
#define SAI_FIFOStatus_Full 4291,239187
#define IS_SAI_BLOCK_MONO_STREO_MODE 4292,239250
#define SAI_SYNCHRONOUS_EXT 4293,239323
#define SAI_SYNCEXT_IN_ENABLE 4294,239391
#define HAL_SPDIFRX_ReceiveControlFlow 4303,239619
#define HAL_SPDIFRX_ReceiveControlFlow_IT 4304,239692
#define HAL_SPDIFRX_ReceiveControlFlow_DMA 4305,239768
#define HAL_HRTIM_WaveformCounterStart_IT 4315,240054
#define HAL_HRTIM_WaveformCounterStart_DMA 4316,240134
#define HAL_HRTIM_WaveformCounterStart 4317,240215
#define HAL_HRTIM_WaveformCounterStop_IT 4318,240292
#define HAL_HRTIM_WaveformCounterStop_DMA 4319,240371
#define HAL_HRTIM_WaveformCounterStop 4320,240451
#define HAL_QPSI_TIMEOUT_DEFAULT_VALUE 4330,240748
#define ART_ACCLERATOR_ENABLE 4340,241020

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal.h,7620
#define __STM32H5xx_HAL_H22,845
  HAL_TICK_FREQ_10HZ 49,1370
  HAL_TICK_FREQ_100HZ 50,1408
  HAL_TICK_FREQ_1KHZ 51,1445
  HAL_TICK_FREQ_DEFAULT 52,1481
} HAL_TickFreqTypeDef;53,1532
#define SBS_IT_FPU_IOC 81,2129
#define SBS_IT_FPU_DZC 82,2243
#define SBS_IT_FPU_UFC 83,2354
#define SBS_IT_FPU_OFC 84,2460
#define SBS_IT_FPU_IDC 85,2565
#define SBS_IT_FPU_IXC 86,2676
#define SBS_BREAK_FLASH_ECC 95,2866
#define SBS_BREAK_PVD 97,3062
#define SBS_BREAK_SRAM_ECC 99,3251
#define SBS_BREAK_LOCKUP 101,3453
#define VREFBUF_VOLTAGE_SCALE0 112,3792
#define VREFBUF_VOLTAGE_SCALE1 113,3914
#define VREFBUF_VOLTAGE_SCALE2 114,4036
#define VREFBUF_VOLTAGE_SCALE3 115,4158
#define VREFBUF_HIGH_IMPEDANCE_DISABLE 124,4377
#define VREFBUF_HIGH_IMPEDANCE_ENABLE 126,4615
#define SBS_FASTMODEPLUS_PB6 139,4924
#define SBS_FASTMODEPLUS_PB7 140,5016
#define SBS_FASTMODEPLUS_PB8 141,5108
#define SBS_FASTMODEPLUS_PB9 143,5231
#define SBS_ETH_MII 154,5478
#define SBS_ETH_RMII 155,5600
#define IS_SBS_ETHERNET_CONFIG(157,5724
#define SBS_MEMORIES_ERASE_FLAG_IPMEE 168,6017
#define SBS_MEMORIES_ERASE_FLAG_MCLR 170,6210
#define IS_SBS_MEMORIES_ERASE_FLAG(173,6436
#define SBS_VDD_CELL_CODE 183,6725
#define SBS_VDD_REGISTER_CODE 184,6825
#define IS_SBS_VDD_CODE_SELECT(186,6949
#define SBS_VDDIO_CELL_CODE 189,7110
#define SBS_VDDIO_REGISTER_CODE 190,7210
#define IS_SBS_VDDIO_CODE_SELECT(192,7334
#define IS_SBS_CODE_CONFIG(195,7499
#define SBS_EPOCH_SEL_NONSECURE 205,7685
#define SBS_EPOCH_SEL_SECURE 206,7791
#define SBS_EPOCH_SEL_PUFCHECK 207,7893
#define IS_SBS_EPOCH_SELECTION(209,8015
#define SBS_OBKHDPL_INCR_0 221,8433
#define SBS_OBKHDPL_INCR_1 222,8608
#define SBS_OBKHDPL_INCR_2 223,8783
#define SBS_OBKHDPL_INCR_3 224,8958
#define SBS_HDPL_VALUE_0 233,9248
#define SBS_HDPL_VALUE_1 234,9340
#define SBS_HDPL_VALUE_2 235,9432
#define SBS_HDPL_VALUE_3 236,9524
#define SBS_DEBUG_SEC_NSEC 245,9740
#define SBS_DEBUG_NSEC 246,9848
#define SBS_MPU_NSEC 256,10104
#define SBS_VTOR_NSEC 258,10316
#define SBS_SAU 261,10593
#define SBS_MPU_SEC 262,10710
#define SBS_VTOR_AIRCR_SEC 264,10905
#define SBS_LOCK_ALL 266,11110
#define SBS_LOCK_ALL 268,11235
#define SBS_CLK 278,11551
#define SBS_CLASSB 279,11638
#define SBS_FPU 280,11715
#define SBS_ALL 281,11788
#define SBS_SEC 290,11998
#define SBS_NSEC 291,12079
#define __HAL_DBGMCU_FREEZE_TIM2(309,12468
#define __HAL_DBGMCU_UNFREEZE_TIM2(310,12571
#define __HAL_DBGMCU_FREEZE_TIM3(314,12766
#define __HAL_DBGMCU_UNFREEZE_TIM3(315,12869
#define __HAL_DBGMCU_FREEZE_TIM4(319,13064
#define __HAL_DBGMCU_UNFREEZE_TIM4(320,13167
#define __HAL_DBGMCU_FREEZE_TIM5(324,13362
#define __HAL_DBGMCU_UNFREEZE_TIM5(325,13465
#define __HAL_DBGMCU_FREEZE_TIM6(329,13660
#define __HAL_DBGMCU_UNFREEZE_TIM6(330,13763
#define __HAL_DBGMCU_FREEZE_TIM7(334,13958
#define __HAL_DBGMCU_UNFREEZE_TIM7(335,14061
#define __HAL_DBGMCU_FREEZE_TIM12(339,14257
#define __HAL_DBGMCU_UNFREEZE_TIM12(340,14362
#define __HAL_DBGMCU_FREEZE_TIM13(344,14561
#define __HAL_DBGMCU_UNFREEZE_TIM13(345,14666
#define __HAL_DBGMCU_FREEZE_TIM14(349,14865
#define __HAL_DBGMCU_UNFREEZE_TIM14(350,14970
#define __HAL_DBGMCU_FREEZE_WWDG(354,15168
#define __HAL_DBGMCU_UNFREEZE_WWDG(355,15271
#define __HAL_DBGMCU_FREEZE_IWDG(359,15466
#define __HAL_DBGMCU_UNFREEZE_IWDG(360,15569
#define __HAL_DBGMCU_FREEZE_I2C1(364,15764
#define __HAL_DBGMCU_UNFREEZE_I2C1(365,15870
#define __HAL_DBGMCU_FREEZE_I2C2(369,16068
#define __HAL_DBGMCU_UNFREEZE_I2C2(370,16174
#define __HAL_DBGMCU_FREEZE_I3C1(374,16372
#define __HAL_DBGMCU_UNFREEZE_I3C1(375,16478
#define __HAL_DBGMCU_FREEZE_LPTIM2(379,16678
#define __HAL_DBGMCU_UNFREEZE_LPTIM2(380,16786
#define __HAL_DBGMCU_FREEZE_TIM1(384,16987
#define __HAL_DBGMCU_UNFREEZE_TIM1(385,17091
#define __HAL_DBGMCU_FREEZE_TIM8(389,17285
#define __HAL_DBGMCU_UNFREEZE_TIM8(390,17389
#define __HAL_DBGMCU_FREEZE_TIM15(394,17584
#define __HAL_DBGMCU_UNFREEZE_TIM15(395,17689
#define __HAL_DBGMCU_FREEZE_TIM16(399,17886
#define __HAL_DBGMCU_UNFREEZE_TIM16(400,17991
#define __HAL_DBGMCU_FREEZE_TIM17(404,18188
#define __HAL_DBGMCU_UNFREEZE_TIM17(405,18293
#define __HAL_DBGMCU_FREEZE_I2C3(409,18489
#define __HAL_DBGMCU_UNFREEZE_I2C3(410,18593
#define __HAL_DBGMCU_FREEZE_I2C4(414,18787
#define __HAL_DBGMCU_UNFREEZE_I2C4(415,18891
#define __HAL_DBGMCU_FREEZE_I3C2(419,19085
#define __HAL_DBGMCU_UNFREEZE_I3C2(420,19187
#define __HAL_DBGMCU_FREEZE_LPTIM1(424,19381
#define __HAL_DBGMCU_UNFREEZE_LPTIM1(425,19487
#define __HAL_DBGMCU_FREEZE_LPTIM3(429,19687
#define __HAL_DBGMCU_UNFREEZE_LPTIM3(430,19793
#define __HAL_DBGMCU_FREEZE_LPTIM4(434,19993
#define __HAL_DBGMCU_UNFREEZE_LPTIM4(435,20099
#define __HAL_DBGMCU_FREEZE_LPTIM5(439,20299
#define __HAL_DBGMCU_UNFREEZE_LPTIM5(440,20405
#define __HAL_DBGMCU_FREEZE_LPTIM6(444,20605
#define __HAL_DBGMCU_UNFREEZE_LPTIM6(445,20711
#define __HAL_DBGMCU_FREEZE_RTC(449,20908
#define __HAL_DBGMCU_UNFREEZE_RTC(450,21011
#define __HAL_DBGMCU_FREEZE_GPDMA1_0(454,21209
#define __HAL_DBGMCU_UNFREEZE_GPDMA1_0(455,21321
#define __HAL_DBGMCU_FREEZE_GPDMA1_1(459,21535
#define __HAL_DBGMCU_UNFREEZE_GPDMA1_1(460,21647
#define __HAL_DBGMCU_FREEZE_GPDMA1_2(464,21861
#define __HAL_DBGMCU_UNFREEZE_GPDMA1_2(465,21973
#define __HAL_DBGMCU_FREEZE_GPDMA1_3(469,22187
#define __HAL_DBGMCU_UNFREEZE_GPDMA1_3(470,22299
#define __HAL_DBGMCU_FREEZE_GPDMA1_4(474,22513
#define __HAL_DBGMCU_UNFREEZE_GPDMA1_4(475,22625
#define __HAL_DBGMCU_FREEZE_GPDMA1_5(479,22839
#define __HAL_DBGMCU_UNFREEZE_GPDMA1_5(480,22951
#define __HAL_DBGMCU_FREEZE_GPDMA1_6(484,23165
#define __HAL_DBGMCU_UNFREEZE_GPDMA1_6(485,23277
#define __HAL_DBGMCU_FREEZE_GPDMA1_7(489,23491
#define __HAL_DBGMCU_UNFREEZE_GPDMA1_7(490,23603
#define __HAL_DBGMCU_FREEZE_GPDMA2_0(494,23817
#define __HAL_DBGMCU_UNFREEZE_GPDMA2_0(495,23929
#define __HAL_DBGMCU_FREEZE_GPDMA2_1(499,24143
#define __HAL_DBGMCU_UNFREEZE_GPDMA2_1(500,24255
#define __HAL_DBGMCU_FREEZE_GPDMA2_2(504,24469
#define __HAL_DBGMCU_UNFREEZE_GPDMA2_2(505,24581
#define __HAL_DBGMCU_FREEZE_GPDMA2_3(509,24795
#define __HAL_DBGMCU_UNFREEZE_GPDMA2_3(510,24907
#define __HAL_DBGMCU_FREEZE_GPDMA2_4(514,25121
#define __HAL_DBGMCU_UNFREEZE_GPDMA2_4(515,25233
#define __HAL_DBGMCU_FREEZE_GPDMA2_5(519,25447
#define __HAL_DBGMCU_UNFREEZE_GPDMA2_5(520,25559
#define __HAL_DBGMCU_FREEZE_GPDMA2_6(524,25773
#define __HAL_DBGMCU_UNFREEZE_GPDMA2_6(525,25885
#define __HAL_DBGMCU_FREEZE_GPDMA2_7(529,26099
#define __HAL_DBGMCU_UNFREEZE_GPDMA2_7(530,26211
#define __HAL_SBS_FPU_INTERRUPT_ENABLE(544,26623
#define __HAL_SBS_FPU_INTERRUPT_DISABLE(548,26917
#define __HAL_SBS_BREAK_ECC_LOCK(556,27450
#define __HAL_SBS_BREAK_LOCKUP_LOCK(562,27792
#define __HAL_SBS_BREAK_PVD_LOCK(569,28156
#define __HAL_SBS_BREAK_SRAM_ECC_LOCK(575,28481
#define __HAL_SBS_FASTMODEPLUS_ENABLE(584,29070
#define __HAL_SBS_FASTMODEPLUS_DISABLE(588,29370
#define __HAL_SBS_GET_MEMORIES_ERASE_STATUS(600,30203
#define __HAL_SBS_CLEAR_MEMORIES_ERASE_STATUS(609,30783
#define IS_SBS_FPU_INTERRUPT(623,31251
#define IS_SBS_BREAK_CONFIG(630,31903
#define IS_VREFBUF_VOLTAGE_SCALE(636,32275
#define IS_VREFBUF_HIGH_IMPEDANCE(641,32641
#define IS_VREFBUF_TRIMMING(644,32840
#define IS_SBS_FASTMODEPLUS(648,32997
#define IS_SBS_FASTMODEPLUS(653,33432
#define IS_SBS_HDPL(658,33789
#define IS_SBS_OBKHDPL_SELECTION(661,34023
#define IS_SBS_ITEMS_ATTRIBUTES(666,34392
#define IS_SBS_ATTRIBUTES(671,34746
#define IS_SBS_LOCK_ITEMS(676,34969
#define IS_SBS_LOCK_ITEMS(685,35563
#define IS_TICKFREQ(698,35952

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_cortex.h,3455
#define __STM32H5xx_HAL_CORTEX_H21,804
  uint8_t                Enable;48,1405
  uint8_t                Number;50,1613
  uint32_t               BaseAddress;52,1831
  uint32_t               LimitAddress;53,1953
  uint8_t                AttributesIndex;54,2075
  uint8_t                AccessPermission;56,2286
  uint8_t                DisableExec;58,2518
  uint8_t                IsShareable;60,2731
} MPU_Region_InitTypeDef;62,2962
  uint8_t                Number;73,3182
  uint8_t                Attributes;76,3416
} MPU_Attributes_InitTypeDef;79,3655
#define NVIC_PRIORITYGROUP_0 98,3992
#define NVIC_PRIORITYGROUP_1 100,4168
#define NVIC_PRIORITYGROUP_2 102,4344
#define NVIC_PRIORITYGROUP_3 104,4520
#define NVIC_PRIORITYGROUP_4 106,4696
#define SYSTICK_CLKSOURCE_HCLK_DIV8 115,4978
#define SYSTICK_CLKSOURCE_LSI 116,5088
#define SYSTICK_CLKSOURCE_LSE 117,5198
#define SYSTICK_CLKSOURCE_HCLK 118,5308
#define  MPU_HFNMI_PRIVDEF_NONE 126,5548
#define  MPU_HARDFAULT_NMI 128,5767
#define  MPU_PRIVILEGED_DEFAULT 130,5985
#define  MPU_HFNMI_PRIVDEF 132,6204
#define  MPU_REGION_ENABLE 141,6522
#define  MPU_REGION_DISABLE 142,6595
#define  MPU_INSTRUCTION_ACCESS_ENABLE 150,6778
#define  MPU_INSTRUCTION_ACCESS_DISABLE 151,6882
#define  MPU_ACCESS_NOT_SHAREABLE 159,7104
#define  MPU_ACCESS_OUTER_SHAREABLE 160,7184
#define  MPU_ACCESS_INNER_SHAREABLE 161,7264
#define  MPU_REGION_PRIV_RW 169,7474
#define  MPU_REGION_ALL_RW 170,7573
#define  MPU_REGION_PRIV_RO 171,7672
#define  MPU_REGION_ALL_RO 172,7771
#define  MPU_REGION_NUMBER0 180,7970
#define  MPU_REGION_NUMBER1 181,8045
#define  MPU_REGION_NUMBER2 182,8120
#define  MPU_REGION_NUMBER3 183,8195
#define  MPU_REGION_NUMBER4 184,8270
#define  MPU_REGION_NUMBER5 185,8345
#define  MPU_REGION_NUMBER6 186,8420
#define  MPU_REGION_NUMBER7 187,8495
#define  MPU_REGION_NUMBER8 189,8634
#define  MPU_REGION_NUMBER9 190,8709
#define  MPU_REGION_NUMBER10 191,8784
#define  MPU_REGION_NUMBER11 192,8859
#define  MPU_ATTRIBUTES_NUMBER0 201,9082
#define  MPU_ATTRIBUTES_NUMBER1 202,9158
#define  MPU_ATTRIBUTES_NUMBER2 203,9234
#define  MPU_ATTRIBUTES_NUMBER3 204,9310
#define  MPU_ATTRIBUTES_NUMBER4 205,9386
#define  MPU_ATTRIBUTES_NUMBER5 206,9462
#define  MPU_ATTRIBUTES_NUMBER6 207,9538
#define  MPU_ATTRIBUTES_NUMBER7 208,9614
#define  MPU_DEVICE_nGnRnE 216,9784
#define  MPU_DEVICE_nGnRE 217,9885
#define  MPU_DEVICE_nGRE 218,9986
#define  MPU_DEVICE_GRE 219,10087
#define  MPU_WRITE_THROUGH 221,10190
#define  MPU_NOT_CACHEABLE 222,10271
#define  MPU_WRITE_BACK 223,10352
#define  MPU_TRANSIENT 225,10435
#define  MPU_NON_TRANSIENT 226,10516
#define  MPU_NO_ALLOCATE 228,10599
#define  MPU_W_ALLOCATE 229,10686
#define  MPU_R_ALLOCATE 230,10773
#define  MPU_RW_ALLOCATE 231,10860
#define OUTER(245,11148
#define INNER_OUTER(246,11199
#define IS_NVIC_PRIORITY_GROUP(327,14243
#define IS_NVIC_PREEMPTION_PRIORITY(333,14636
#define IS_NVIC_SUB_PRIORITY(335,14725
#define IS_NVIC_DEVICE_IRQ(337,14814
#define IS_SYSTICK_CLK_SOURCE(339,14887
#define IS_MPU_INSTANCE(345,15279
#define IS_MPU_REGION_ENABLE(348,15397
#define IS_MPU_INSTRUCTION_ACCESS(351,15544
#define IS_MPU_ACCESS_SHAREABLE(354,15725
#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(358,15985
#define IS_MPU_REGION_NUMBER(364,16398
#define IS_MPU_REGION_NUMBER_NS(377,17357
#define IS_MPU_REGION_NUMBER(386,18000
#define IS_MPU_ATTRIBUTES_NUMBER(396,18672

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_def.h,1097
#define __STM32H5xx_HAL_DEF22,1023
  HAL_OK 45,1711
  HAL_ERROR 46,1735
  HAL_BUSY 47,1759
  HAL_TIMEOUT 48,1783
} HAL_StatusTypeDef;49,1806
  HAL_UNLOCKED 56,1902
  HAL_LOCKED 57,1926
} HAL_LockTypeDef;58,1949
#define HAL_MAX_DELAY 62,2095
#define ARMCC_MIN_VERSION 63,2135
#define HAL_IS_BIT_SET(65,2173
#define HAL_IS_BIT_CLR(66,2242
#define __HAL_LINKDMA(68,2310
#define UNUSED(75,2612
#define __HAL_RESET_HANDLE_STATE(93,3748
#define __HAL_LOCK(99,3941
#define __HAL_UNLOCK(111,4417
#define __weak 119,4637
#define __packed 122,4716
#define __weak 128,4899
#define __packed 131,4962
#define __ALIGN_END 139,5226
#define __ALIGN_BEGIN142,5329
#define __ALIGN_END 146,5476
#define __ALIGN_BEGIN149,5562
#define __ALIGN_END153,5641
#define __ALIGN_BEGIN 157,5761
#define __ALIGN_BEGIN159,5848
#define ALIGN_32BYTES(166,6085
#define ALIGN_32BYTES(168,6199
#define ALIGN_32BYTES(170,6335
#define ALIGN_32BYTES(172,6433
#define __RAM_FUNC 189,7044
#define __RAM_FUNC 196,7218
#define __RAM_FUNC 204,7433
#define __NOINLINE 215,7810
#define __NOINLINE 221,7917

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_dma.h,18029
#define STM32H5xx_HAL_DMA_H21,953
  uint32_t Request;51,1595
  uint32_t BlkHWRequest;54,1794
  uint32_t Direction;58,2133
  uint32_t SrcInc;61,2347
  uint32_t DestInc;64,2568
  uint32_t SrcDataWidth;67,2794
  uint32_t DestDataWidth;70,3011
  uint32_t Priority;73,3233
  uint32_t SrcBurstLength;76,3447
  uint32_t DestBurstLength;80,3739
  uint32_t TransferAllocatedPort;84,4036
  uint32_t TransferEventMode;87,4240
  uint32_t Mode;90,4459
} DMA_InitTypeDef;93,4672
  uint32_t Priority;100,4788
  uint32_t LinkStepMode;103,4979
  uint32_t LinkAllocatedPort;106,5170
  uint32_t TransferEventMode;109,5373
  uint32_t LinkedListMode;112,5569
} DMA_InitLinkedListTypeDef;115,5767
  HAL_DMA_STATE_RESET 122,5878
  HAL_DMA_STATE_READY 123,5956
  HAL_DMA_STATE_BUSY 124,6034
  HAL_DMA_STATE_ERROR 125,6112
  HAL_DMA_STATE_ABORT 126,6190
  HAL_DMA_STATE_SUSPEND 127,6268
} HAL_DMA_StateTypeDef;129,6348
  HAL_DMA_FULL_TRANSFER 136,6463
  HAL_DMA_HALF_TRANSFER 137,6527
} HAL_DMA_LevelCompleteTypeDef;139,6593
  HAL_DMA_XFER_CPLT_CB_ID 146,6715
  HAL_DMA_XFER_HALFCPLT_CB_ID 147,6798
  HAL_DMA_XFER_ERROR_CB_ID 148,6881
  HAL_DMA_XFER_ABORT_CB_ID 149,6964
  HAL_DMA_XFER_SUSPEND_CB_ID 150,7047
  HAL_DMA_XFER_ALL_CB_ID 151,7130
} HAL_DMA_CallbackIDTypeDef;153,7215
typedef struct __DMA_HandleTypeDef158,7303
  DMA_Channel_TypeDef       *Instance;Instance160,7342
  DMA_InitTypeDef           Init;162,7460
  DMA_InitLinkedListTypeDef InitLinkedList;164,7578
  HAL_LockTypeDef           Lock;166,7696
  uint32_t                  Mode;168,7814
  __IO HAL_DMA_StateTypeDef State;170,7932
  __IO uint32_t             ErrorCode;172,8050
  void                      *Parent;Parent174,8168
  void (* XferCpltCallback)176,8286
  void (* XferHalfCpltCallback)178,8404
  void (* XferErrorCallback)180,8522
  void (* XferAbortCallback)182,8640
  void (* XferSuspendCallback)184,8758
  struct __DMA_QListTypeDef  *LinkedListQueue;LinkedListQueue186,8876
} DMA_HandleTypeDef;188,8994
#define HAL_DMA_ERROR_NONE 204,9368
#define HAL_DMA_ERROR_DTE 205,9456
#define HAL_DMA_ERROR_ULE 206,9544
#define HAL_DMA_ERROR_USE 207,9632
#define HAL_DMA_ERROR_TO 208,9720
#define HAL_DMA_ERROR_TIMEOUT 209,9808
#define HAL_DMA_ERROR_NO_XFER 210,9896
#define HAL_DMA_ERROR_BUSY 211,9984
#define HAL_DMA_ERROR_INVALID_CALLBACK 212,10072
#define HAL_DMA_ERROR_NOT_SUPPORTED 213,10160
#define DMA_IT_TC 222,10409
#define DMA_IT_HT 223,10493
#define DMA_IT_DTE 224,10577
#define DMA_IT_ULE 225,10661
#define DMA_IT_USE 226,10745
#define DMA_IT_SUSP 227,10829
#define DMA_IT_TO 228,10913
#define DMA_FLAG_IDLE 237,11122
#define DMA_FLAG_TC 238,11202
#define DMA_FLAG_HT 239,11282
#define DMA_FLAG_DTE 240,11362
#define DMA_FLAG_ULE 241,11442
#define DMA_FLAG_USE 242,11522
#define DMA_FLAG_SUSP 243,11602
#define DMA_FLAG_TO 244,11682
#define GPDMA1_REQUEST_ADC1 254,11916
#define GPDMA1_REQUEST_ADC2 256,12026
#define GPDMA1_REQUEST_DAC1_CH1 258,12135
#define GPDMA1_REQUEST_DAC1_CH2 259,12225
#define GPDMA1_REQUEST_TIM6_UP 260,12315
#define GPDMA1_REQUEST_TIM7_UP 261,12405
#define GPDMA1_REQUEST_SPI1_RX 262,12495
#define GPDMA1_REQUEST_SPI1_TX 263,12585
#define GPDMA1_REQUEST_SPI2_RX 264,12675
#define GPDMA1_REQUEST_SPI2_TX 265,12765
#define GPDMA1_REQUEST_SPI3_RX 266,12855
#define GPDMA1_REQUEST_SPI3_TX 267,12945
#define GPDMA1_REQUEST_I2C1_RX 268,13035
#define GPDMA1_REQUEST_I2C1_TX 269,13125
#define GPDMA1_REQUEST_I2C2_RX 270,13215
#define GPDMA1_REQUEST_I2C2_TX 271,13305
#define GPDMA1_REQUEST_I2C3_RX 273,13415
#define GPDMA1_REQUEST_I2C3_TX 274,13505
#define GPDMA1_REQUEST_USART1_RX 276,13614
#define GPDMA1_REQUEST_USART1_TX 277,13704
#define GPDMA1_REQUEST_USART2_RX 278,13794
#define GPDMA1_REQUEST_USART2_TX 279,13884
#define GPDMA1_REQUEST_USART3_RX 280,13974
#define GPDMA1_REQUEST_USART3_TX 281,14064
#define GPDMA1_REQUEST_UART4_RX 283,14175
#define GPDMA1_REQUEST_UART4_TX 284,14265
#define GPDMA1_REQUEST_UART5_RX 287,14396
#define GPDMA1_REQUEST_UART5_TX 288,14486
#define GPDMA1_REQUEST_USART6_RX 291,14617
#define GPDMA1_REQUEST_USART6_TX 292,14707
#define GPDMA1_REQUEST_UART7_RX 295,14839
#define GPDMA1_REQUEST_UART7_TX 296,14929
#define GPDMA1_REQUEST_UART8_RX 299,15060
#define GPDMA1_REQUEST_UART8_TX 300,15150
#define GPDMA1_REQUEST_UART9_RX 303,15281
#define GPDMA1_REQUEST_UART9_TX 304,15371
#define GPDMA1_REQUEST_USART10_RX 307,15504
#define GPDMA1_REQUEST_USART10_TX 308,15594
#define GPDMA1_REQUEST_USART11_RX 311,15729
#define GPDMA1_REQUEST_USART11_TX 312,15819
#define GPDMA1_REQUEST_UART12_RX 315,15953
#define GPDMA1_REQUEST_UART12_TX 316,16043
#define GPDMA1_REQUEST_LPUART1_RX 318,16154
#define GPDMA1_REQUEST_LPUART1_TX 319,16244
#define GPDMA1_REQUEST_SPI4_RX 321,16354
#define GPDMA1_REQUEST_SPI4_TX 322,16444
#define GPDMA1_REQUEST_SPI5_RX 325,16573
#define GPDMA1_REQUEST_SPI5_TX 326,16663
#define GPDMA1_REQUEST_SPI6_RX 329,16792
#define GPDMA1_REQUEST_SPI6_TX 330,16882
#define GPDMA1_REQUEST_SAI1_A 333,17011
#define GPDMA1_REQUEST_SAI1_B 334,17101
#define GPDMA1_REQUEST_SAI2_A 337,17230
#define GPDMA1_REQUEST_SAI2_B 338,17320
#define GPDMA1_REQUEST_OCTOSPI1 341,17453
#define GPDMA1_REQUEST_TIM1_CH1 343,17566
#define GPDMA1_REQUEST_TIM1_CH2 344,17656
#define GPDMA1_REQUEST_TIM1_CH3 345,17746
#define GPDMA1_REQUEST_TIM1_CH4 346,17836
#define GPDMA1_REQUEST_TIM1_UP 347,17926
#define GPDMA1_REQUEST_TIM1_TRIG 348,18016
#define GPDMA1_REQUEST_TIM1_COM 349,18106
#define GPDMA1_REQUEST_TIM8_CH1 351,18216
#define GPDMA1_REQUEST_TIM8_CH2 352,18306
#define GPDMA1_REQUEST_TIM8_CH3 353,18396
#define GPDMA1_REQUEST_TIM8_CH4 354,18486
#define GPDMA1_REQUEST_TIM8_UP 355,18576
#define GPDMA1_REQUEST_TIM8_TRIG 356,18666
#define GPDMA1_REQUEST_TIM8_COM 357,18756
#define GPDMA1_REQUEST_TIM2_CH1 359,18865
#define GPDMA1_REQUEST_TIM2_CH2 360,18955
#define GPDMA1_REQUEST_TIM2_CH3 361,19045
#define GPDMA1_REQUEST_TIM2_CH4 362,19135
#define GPDMA1_REQUEST_TIM2_UP 363,19225
#define GPDMA1_REQUEST_TIM3_CH1 364,19315
#define GPDMA1_REQUEST_TIM3_CH2 365,19405
#define GPDMA1_REQUEST_TIM3_CH3 366,19495
#define GPDMA1_REQUEST_TIM3_CH4 367,19585
#define GPDMA1_REQUEST_TIM3_UP 368,19675
#define GPDMA1_REQUEST_TIM3_TRIG 369,19765
#define GPDMA1_REQUEST_TIM4_CH1 371,19875
#define GPDMA1_REQUEST_TIM4_CH2 372,19965
#define GPDMA1_REQUEST_TIM4_CH3 373,20055
#define GPDMA1_REQUEST_TIM4_CH4 374,20145
#define GPDMA1_REQUEST_TIM4_UP 375,20235
#define GPDMA1_REQUEST_TIM5_CH1 378,20364
#define GPDMA1_REQUEST_TIM5_CH2 379,20454
#define GPDMA1_REQUEST_TIM5_CH3 380,20544
#define GPDMA1_REQUEST_TIM5_CH4 381,20634
#define GPDMA1_REQUEST_TIM5_UP 382,20724
#define GPDMA1_REQUEST_TIM5_TRIG 383,20814
#define GPDMA1_REQUEST_TIM15_CH1 386,20944
#define GPDMA1_REQUEST_TIM15_UP 387,21034
#define GPDMA1_REQUEST_TIM15_TRIG 388,21124
#define GPDMA1_REQUEST_TIM15_COM 389,21214
#define GPDMA1_REQUEST_TIM16_CH1 392,21345
#define GPDMA1_REQUEST_TIM16_UP 393,21435
#define GPDMA1_REQUEST_TIM17_CH1 396,21566
#define GPDMA1_REQUEST_TIM17_UP 397,21656
#define GPDMA1_REQUEST_LPTIM1_IC1 399,21766
#define GPDMA1_REQUEST_LPTIM1_IC2 400,21856
#define GPDMA1_REQUEST_LPTIM1_UE 401,21946
#define GPDMA1_REQUEST_LPTIM2_IC1 402,22036
#define GPDMA1_REQUEST_LPTIM2_IC2 403,22126
#define GPDMA1_REQUEST_LPTIM2_UE 404,22216
#define GPDMA1_REQUEST_DCMI 406,22326
#define GPDMA1_REQUEST_AES_OUT 409,22454
#define GPDMA1_REQUEST_AES_IN 410,22544
#define GPDMA1_REQUEST_HASH_IN 412,22652
#define GPDMA1_REQUEST_UCPD1_RX 414,22763
#define GPDMA1_REQUEST_UCPD1_TX 415,22853
#define GPDMA1_REQUEST_CORDIC_READ 418,22985
#define GPDMA1_REQUEST_CORDIC_WRITE 419,23075
#define GPDMA1_REQUEST_FMAC_READ 422,23206
#define GPDMA1_REQUEST_FMAC_WRITE 423,23296
#define GPDMA1_REQUEST_SAES_OUT 426,23425
#define GPDMA1_REQUEST_SAES_IN 427,23515
#define GPDMA1_REQUEST_I3C1_RX 429,23624
#define GPDMA1_REQUEST_I3C1_TX 430,23714
#define GPDMA1_REQUEST_I3C1_TC 431,23804
#define GPDMA1_REQUEST_I3C1_RS 432,23894
#define GPDMA1_REQUEST_I2C4_RX 434,24004
#define GPDMA1_REQUEST_I2C4_TX 435,24094
#define GPDMA1_REQUEST_LPTIM3_IC1 438,24225
#define GPDMA1_REQUEST_LPTIM3_IC2 439,24315
#define GPDMA1_REQUEST_LPTIM3_UE 440,24405
#define GPDMA1_REQUEST_LPTIM5_IC1 443,24538
#define GPDMA1_REQUEST_LPTIM5_IC2 444,24628
#define GPDMA1_REQUEST_LPTIM5_UE 445,24718
#define GPDMA1_REQUEST_LPTIM6_IC1 448,24851
#define GPDMA1_REQUEST_LPTIM6_IC2 449,24941
#define GPDMA1_REQUEST_LPTIM6_UE 450,25031
#define GPDMA1_REQUEST_I3C2_RX 453,25162
#define GPDMA1_REQUEST_I3C2_TX 454,25252
#define GPDMA1_REQUEST_I3C2_TC 455,25342
#define GPDMA1_REQUEST_I3C2_RS 456,25432
#define GPDMA2_REQUEST_ADC1 460,25566
#define GPDMA2_REQUEST_ADC2 462,25676
#define GPDMA2_REQUEST_DAC1_CH1 464,25785
#define GPDMA2_REQUEST_DAC1_CH2 465,25875
#define GPDMA2_REQUEST_TIM6_UP 466,25965
#define GPDMA2_REQUEST_TIM7_UP 467,26055
#define GPDMA2_REQUEST_SPI1_RX 468,26145
#define GPDMA2_REQUEST_SPI1_TX 469,26235
#define GPDMA2_REQUEST_SPI2_RX 470,26325
#define GPDMA2_REQUEST_SPI2_TX 471,26415
#define GPDMA2_REQUEST_SPI3_RX 472,26505
#define GPDMA2_REQUEST_SPI3_TX 473,26595
#define GPDMA2_REQUEST_I2C1_RX 474,26685
#define GPDMA2_REQUEST_I2C1_TX 475,26775
#define GPDMA2_REQUEST_I2C2_RX 476,26865
#define GPDMA2_REQUEST_I2C2_TX 477,26955
#define GPDMA2_REQUEST_I2C3_RX 479,27065
#define GPDMA2_REQUEST_I2C3_TX 480,27155
#define GPDMA2_REQUEST_USART1_RX 482,27264
#define GPDMA2_REQUEST_USART1_TX 483,27354
#define GPDMA2_REQUEST_USART2_RX 484,27444
#define GPDMA2_REQUEST_USART2_TX 485,27534
#define GPDMA2_REQUEST_USART3_RX 486,27624
#define GPDMA2_REQUEST_USART3_TX 487,27714
#define GPDMA2_REQUEST_UART4_RX 489,27825
#define GPDMA2_REQUEST_UART4_TX 490,27915
#define GPDMA2_REQUEST_UART5_RX 493,28046
#define GPDMA2_REQUEST_UART5_TX 494,28136
#define GPDMA2_REQUEST_USART6_RX 497,28267
#define GPDMA2_REQUEST_USART6_TX 498,28357
#define GPDMA2_REQUEST_UART7_RX 501,28489
#define GPDMA2_REQUEST_UART7_TX 502,28579
#define GPDMA2_REQUEST_UART8_RX 505,28710
#define GPDMA2_REQUEST_UART8_TX 506,28800
#define GPDMA2_REQUEST_UART9_RX 509,28931
#define GPDMA2_REQUEST_UART9_TX 510,29021
#define GPDMA2_REQUEST_USART10_RX 513,29154
#define GPDMA2_REQUEST_USART10_TX 514,29244
#define GPDMA2_REQUEST_USART11_RX 517,29379
#define GPDMA2_REQUEST_USART11_TX 518,29469
#define GPDMA2_REQUEST_UART12_RX 521,29603
#define GPDMA2_REQUEST_UART12_TX 522,29693
#define GPDMA2_REQUEST_LPUART1_RX 524,29804
#define GPDMA2_REQUEST_LPUART1_TX 525,29894
#define GPDMA2_REQUEST_SPI4_RX 527,30004
#define GPDMA2_REQUEST_SPI4_TX 528,30094
#define GPDMA2_REQUEST_SPI5_RX 531,30223
#define GPDMA2_REQUEST_SPI5_TX 532,30313
#define GPDMA2_REQUEST_SPI6_RX 535,30442
#define GPDMA2_REQUEST_SPI6_TX 536,30532
#define GPDMA2_REQUEST_SAI1_A 539,30661
#define GPDMA2_REQUEST_SAI1_B 540,30751
#define GPDMA2_REQUEST_SAI2_A 543,30880
#define GPDMA2_REQUEST_SAI2_B 544,30970
#define GPDMA2_REQUEST_OCTOSPI1 547,31103
#define GPDMA2_REQUEST_TIM1_CH1 549,31216
#define GPDMA2_REQUEST_TIM1_CH2 550,31306
#define GPDMA2_REQUEST_TIM1_CH3 551,31396
#define GPDMA2_REQUEST_TIM1_CH4 552,31486
#define GPDMA2_REQUEST_TIM1_UP 553,31576
#define GPDMA2_REQUEST_TIM1_TRIG 554,31666
#define GPDMA2_REQUEST_TIM1_COM 555,31756
#define GPDMA2_REQUEST_TIM8_CH1 557,31866
#define GPDMA2_REQUEST_TIM8_CH2 558,31956
#define GPDMA2_REQUEST_TIM8_CH3 559,32046
#define GPDMA2_REQUEST_TIM8_CH4 560,32136
#define GPDMA2_REQUEST_TIM8_UP 561,32226
#define GPDMA2_REQUEST_TIM8_TRIG 562,32316
#define GPDMA2_REQUEST_TIM8_COM 563,32406
#define GPDMA2_REQUEST_TIM2_CH1 565,32515
#define GPDMA2_REQUEST_TIM2_CH2 566,32605
#define GPDMA2_REQUEST_TIM2_CH3 567,32695
#define GPDMA2_REQUEST_TIM2_CH4 568,32785
#define GPDMA2_REQUEST_TIM2_UP 569,32875
#define GPDMA2_REQUEST_TIM3_CH1 570,32965
#define GPDMA2_REQUEST_TIM3_CH2 571,33055
#define GPDMA2_REQUEST_TIM3_CH3 572,33145
#define GPDMA2_REQUEST_TIM3_CH4 573,33235
#define GPDMA2_REQUEST_TIM3_UP 574,33325
#define GPDMA2_REQUEST_TIM3_TRIG 575,33415
#define GPDMA2_REQUEST_TIM4_CH1 577,33525
#define GPDMA2_REQUEST_TIM4_CH2 578,33615
#define GPDMA2_REQUEST_TIM4_CH3 579,33705
#define GPDMA2_REQUEST_TIM4_CH4 580,33795
#define GPDMA2_REQUEST_TIM4_UP 581,33885
#define GPDMA2_REQUEST_TIM5_CH1 584,34014
#define GPDMA2_REQUEST_TIM5_CH2 585,34104
#define GPDMA2_REQUEST_TIM5_CH3 586,34194
#define GPDMA2_REQUEST_TIM5_CH4 587,34284
#define GPDMA2_REQUEST_TIM5_UP 588,34374
#define GPDMA2_REQUEST_TIM5_TRIG 589,34464
#define GPDMA2_REQUEST_TIM15_CH1 592,34594
#define GPDMA2_REQUEST_TIM15_UP 593,34684
#define GPDMA2_REQUEST_TIM15_TRIG 594,34774
#define GPDMA2_REQUEST_TIM15_COM 595,34864
#define GPDMA2_REQUEST_TIM16_CH1 598,34995
#define GPDMA2_REQUEST_TIM16_UP 599,35085
#define GPDMA2_REQUEST_TIM17_CH1 602,35216
#define GPDMA2_REQUEST_TIM17_UP 603,35306
#define GPDMA2_REQUEST_LPTIM1_IC1 605,35416
#define GPDMA2_REQUEST_LPTIM1_IC2 606,35506
#define GPDMA2_REQUEST_LPTIM1_UE 607,35596
#define GPDMA2_REQUEST_LPTIM2_IC1 608,35686
#define GPDMA2_REQUEST_LPTIM2_IC2 609,35776
#define GPDMA2_REQUEST_LPTIM2_UE 610,35866
#define GPDMA2_REQUEST_DCMI 612,35976
#define GPDMA2_REQUEST_AES_OUT 615,36104
#define GPDMA2_REQUEST_AES_IN 616,36194
#define GPDMA2_REQUEST_HASH_IN 618,36302
#define GPDMA2_REQUEST_UCPD1_RX 620,36413
#define GPDMA2_REQUEST_UCPD1_TX 621,36503
#define GPDMA2_REQUEST_CORDIC_READ 624,36635
#define GPDMA2_REQUEST_CORDIC_WRITE 625,36725
#define GPDMA2_REQUEST_FMAC_READ 628,36856
#define GPDMA2_REQUEST_FMAC_WRITE 629,36946
#define GPDMA2_REQUEST_SAES_OUT 632,37075
#define GPDMA2_REQUEST_SAES_IN 633,37165
#define GPDMA2_REQUEST_I3C1_RX 635,37274
#define GPDMA2_REQUEST_I3C1_TX 636,37364
#define GPDMA2_REQUEST_I3C1_TC 637,37454
#define GPDMA2_REQUEST_I3C1_RS 638,37544
#define GPDMA2_REQUEST_I2C4_RX 640,37654
#define GPDMA2_REQUEST_I2C4_TX 641,37744
#define GPDMA2_REQUEST_LPTIM3_IC1 644,37875
#define GPDMA2_REQUEST_LPTIM3_IC2 645,37965
#define GPDMA2_REQUEST_LPTIM3_UE 646,38055
#define GPDMA2_REQUEST_LPTIM5_IC1 649,38188
#define GPDMA2_REQUEST_LPTIM5_IC2 650,38278
#define GPDMA2_REQUEST_LPTIM5_UE 651,38368
#define GPDMA2_REQUEST_LPTIM6_IC1 654,38501
#define GPDMA2_REQUEST_LPTIM6_IC2 655,38591
#define GPDMA2_REQUEST_LPTIM6_UE 656,38681
#define GPDMA2_REQUEST_I3C2_RX 659,38812
#define GPDMA2_REQUEST_I3C2_TX 660,38902
#define GPDMA2_REQUEST_I3C2_TC 661,38992
#define GPDMA2_REQUEST_I3C2_RS 662,39082
#define DMA_REQUEST_SW 666,39217
#define DMA_BREQ_SINGLE_BURST 675,39426
#define DMA_BREQ_BLOCK 676,39542
#define DMA_PERIPH_TO_MEMORY 685,39792
#define DMA_MEMORY_TO_PERIPH 686,39885
#define DMA_MEMORY_TO_MEMORY 687,39978
#define DMA_SINC_FIXED 696,40214
#define DMA_SINC_INCREMENTED 697,40300
#define DMA_DINC_FIXED 706,40544
#define DMA_DINC_INCREMENTED 707,40635
#define DMA_SRC_DATAWIDTH_BYTE 716,40857
#define DMA_SRC_DATAWIDTH_HALFWORD 717,40956
#define DMA_SRC_DATAWIDTH_WORD 718,41055
#define DMA_DEST_DATAWIDTH_BYTE 727,41300
#define DMA_DEST_DATAWIDTH_HALFWORD 728,41404
#define DMA_DEST_DATAWIDTH_WORD 729,41508
#define DMA_LOW_PRIORITY_LOW_WEIGHT 739,41736
#define DMA_LOW_PRIORITY_MID_WEIGHT 740,41840
#define DMA_LOW_PRIORITY_HIGH_WEIGHT 741,41944
#define DMA_HIGH_PRIORITY 742,42048
#define DMA_SRC_ALLOCATED_PORT0 751,42301
#define DMA_SRC_ALLOCATED_PORT1 752,42385
#define DMA_DEST_ALLOCATED_PORT0 753,42469
#define DMA_DEST_ALLOCATED_PORT1 754,42553
#define DMA_TCEM_BLOCK_TRANSFER 763,42774
#define DMA_TCEM_REPEATED_BLOCK_TRANSFER 765,43018
#define DMA_TCEM_EACH_LL_ITEM_TRANSFER 768,43383
#define DMA_TCEM_LAST_LL_ITEM_TRANSFER 771,43743
#define DMA_NORMAL 782,44218
#define DMA_PFCTRL 783,44323
#define DMA_CHANNEL_PRIV 793,44689
#define DMA_CHANNEL_NPRIV 794,44803
#define DMA_CHANNEL_SEC 796,44919
#define DMA_CHANNEL_NSEC 797,45033
#define DMA_CHANNEL_SRC_SEC 798,45147
#define DMA_CHANNEL_SRC_NSEC 799,45261
#define DMA_CHANNEL_DEST_SEC 800,45375
#define DMA_CHANNEL_DEST_NSEC 801,45489
#define DMA_CHANNEL_ATTRIBUTE_UNLOCKED 803,45605
#define DMA_CHANNEL_ATTRIBUTE_LOCKED 804,45719
#define __HAL_DMA_RESET_HANDLE_STATE(825,46207
#define __HAL_DMA_ENABLE(833,46422
#define __HAL_DMA_DISABLE(841,46627
#define __HAL_DMA_GET_FLAG(859,47507
#define __HAL_DMA_CLEAR_FLAG(876,48299
#define __HAL_DMA_ENABLE_IT(893,49151
#define __HAL_DMA_DISABLE_IT(910,50012
#define __HAL_DMA_GET_IT_SOURCE(926,50848
#define __HAL_DMA_SET_COUNTER(934,51216
#define __HAL_DMA_GET_COUNTER(942,51576
#define HAL_TIMEOUT_DMA_ABORT 1039,55285
#define HAL_DMA_CHANNEL_START 1040,55386
#define HAL_DMA_CHANNEL_SIZE 1041,55487
#define HAL_DMA_OFFSET_MASK 1042,55588
#define DMA_CHANNEL_ATTR_PRIV_MASK 1043,55689
#define DMA_CHANNEL_ATTR_SEC_MASK 1044,55790
#define DMA_CHANNEL_ATTR_SEC_SRC_MASK 1045,55891
#define DMA_CHANNEL_ATTR_SEC_DEST_MASK 1046,55992
#define DMA_CHANNEL_ATTR_VALUE_MASK 1047,56093
#define DMA_CHANNEL_ATTR_ITEM_MASK 1048,56194
#define DMA_CHANNEL_BURST_MIN 1049,56295
#define DMA_CHANNEL_BURST_MAX 1050,56396
#define GET_DMA_INSTANCE(1061,56743
#define GET_DMA_CHANNEL(1064,56867
#define IS_DMA_MODE(1067,57021
#define IS_DMA_DIRECTION(1071,57112
#define IS_DMA_LEVEL_COMPLETE(1076,57298
#define IS_DMA_SOURCE_INC(1080,57428
#define IS_DMA_DESTINATION_INC(1084,57537
#define IS_DMA_SOURCE_DATA_WIDTH(1088,57654
#define IS_DMA_DESTINATION_DATA_WIDTH(1093,57844
#define IS_DMA_BURST_LENGTH(1098,58038
#define IS_DMA_PRIORITY(1102,58171
#define  IS_DMA_TRANSFER_ALLOCATED_PORT(1108,58428
#define IS_DMA_REQUEST(1112,58574
#define IS_DMA_REQUEST(1114,58694
#define IS_DMA_BLOCK_HW_REQUEST(1117,58830
#define IS_DMA_TCEM_EVENT_MODE(1121,58950
#define IS_DMA_BLOCK_SIZE(1127,59216
#define IS_DMA_ATTRIBUTES(1131,59365
#define IS_DMA_ATTRIBUTES(1136,59784
#define IS_DMA_GLOBAL_ACTIVE_FLAG_S(1142,60041
#define IS_DMA_GLOBAL_ACTIVE_FLAG_NS(1145,60209

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_dma_ex.h,9420
#define STM32H5xx_HAL_DMA_EX_H21,969
  uint32_t DataExchange;49,1622
  uint32_t DataAlignment;52,1796
} DMA_DataHandlingConfTypeDef;55,1982
  uint32_t TriggerMode;62,2108
  uint32_t TriggerPolarity;65,2285
  uint32_t TriggerSelection;68,2472
} DMA_TriggerConfTypeDef;71,2660
  uint32_t RepeatCount;78,2788
  int32_t SrcAddrOffset;81,3024
  int32_t DestAddrOffset;90,3840
  int32_t BlkSrcAddrOffset;99,4692
  int32_t BlkDestAddrOffset;108,5513
} DMA_RepeatBlockConfTypeDef;117,6357
  HAL_DMA_QUEUE_STATE_RESET 124,6472
  HAL_DMA_QUEUE_STATE_READY 125,6547
  HAL_DMA_QUEUE_STATE_BUSY 126,6622
} HAL_DMA_QStateTypeDef;128,6699
  uint32_t                    NodeType;135,6829
  DMA_InitTypeDef             Init;138,7046
  DMA_DataHandlingConfTypeDef DataHandlingConfig;140,7170
  DMA_TriggerConfTypeDef      TriggerConfig;142,7294
  DMA_RepeatBlockConfTypeDef  RepeatBlockConfig;144,7418
  uint32_t                    SrcAddress;146,7542
  uint32_t                    DstAddress;147,7664
  uint32_t                    DataSize;148,7786
  uint32_t                    SrcSecure;151,7974
  uint32_t                    DestSecure;152,8096
} DMA_NodeConfTypeDef;155,8285
  uint32_t LinkRegisters[LinkRegisters162,8399
  uint32_t NodeInfo;163,8473
} DMA_NodeTypeDef;165,8549
typedef struct __DMA_QListTypeDef170,8640
  DMA_NodeTypeDef                *Head;Head172,8678
  DMA_NodeTypeDef                *FirstCircularNode;FirstCircularNode174,8791
  uint32_t                       NodeNumber;176,8904
  __IO HAL_DMA_QStateTypeDef     State;178,9017
  __IO uint32_t                  ErrorCode;180,9130
  __IO uint32_t                  Type;182,9243
} DMA_QListTypeDef;184,9356
#define HAL_DMA_QUEUE_ERROR_NONE 199,9739
#define HAL_DMA_QUEUE_ERROR_BUSY 200,9852
#define HAL_DMA_QUEUE_ERROR_EMPTY 201,9965
#define HAL_DMA_QUEUE_ERROR_UNSUPPORTED 202,10078
#define HAL_DMA_QUEUE_ERROR_INVALIDTYPE 203,10191
#define HAL_DMA_QUEUE_ERROR_OUTOFRANGE 205,10414
#define HAL_DMA_QUEUE_ERROR_NOTFOUND 206,10527
#define DMA_LINKEDLIST_NORMAL 215,10771
#define DMA_LINKEDLIST_CIRCULAR 216,10881
#define DMA_DATA_RIGHTALIGN_ZEROPADDED 225,11119
#define DMA_DATA_RIGHTALIGN_LEFTTRUNC 228,11456
#define DMA_DATA_RIGHTALIGN_SIGNEXT 231,11791
#define DMA_DATA_LEFTALIGN_RIGHTTRUNC 234,12123
#define DMA_DATA_PACK 237,12450
#define DMA_DATA_UNPACK 239,12673
#define DMA_EXCHANGE_NONE 249,13021
#define DMA_EXCHANGE_DEST_BYTE 250,13152
#define DMA_EXCHANGE_DEST_HALFWORD 251,13283
#define DMA_EXCHANGE_SRC_BYTE 252,13414
#define DMA_TRIG_POLARITY_MASKED 261,13679
#define DMA_TRIG_POLARITY_RISING 262,13833
#define DMA_TRIG_POLARITY_FALLING 263,13987
#define DMA_TRIGM_BLOCK_TRANSFER 272,14263
#define DMA_TRIGM_REPEATED_BLOCK_TRANSFER 273,14402
#define DMA_TRIGM_LLI_LINK_TRANSFER 274,14541
#define DMA_TRIGM_SINGLE_BURST_TRANSFER 275,14680
#define GPDMA1_TRIGGER_EXTI_LINE0 285,14979
#define GPDMA1_TRIGGER_EXTI_LINE1 286,15081
#define GPDMA1_TRIGGER_EXTI_LINE2 287,15183
#define GPDMA1_TRIGGER_EXTI_LINE3 288,15285
#define GPDMA1_TRIGGER_EXTI_LINE4 289,15387
#define GPDMA1_TRIGGER_EXTI_LINE5 290,15489
#define GPDMA1_TRIGGER_EXTI_LINE6 291,15591
#define GPDMA1_TRIGGER_EXTI_LINE7 292,15693
#define GPDMA1_TRIGGER_TAMP_TRG1 293,15795
#define GPDMA1_TRIGGER_TAMP_TRG2 294,15897
#define GPDMA1_TRIGGER_TAMP_TRG3 296,16030
#define GPDMA1_TRIGGER_LPTIM1_CH1 298,16162
#define GPDMA1_TRIGGER_LPTIM1_CH2 299,16264
#define GPDMA1_TRIGGER_LPTIM2_CH1 300,16366
#define GPDMA1_TRIGGER_LPTIM2_CH2 301,16468
#define GPDMA1_TRIGGER_RTC_ALRA_TRG 302,16570
#define GPDMA1_TRIGGER_RTC_ALRB_TRG 303,16672
#define GPDMA1_TRIGGER_RTC_WUT_TRG 304,16774
#define GPDMA1_TRIGGER_GPDMA1_CH0_TCF 305,16876
#define GPDMA1_TRIGGER_GPDMA1_CH1_TCF 306,16978
#define GPDMA1_TRIGGER_GPDMA1_CH2_TCF 307,17080
#define GPDMA1_TRIGGER_GPDMA1_CH3_TCF 308,17182
#define GPDMA1_TRIGGER_GPDMA1_CH4_TCF 309,17284
#define GPDMA1_TRIGGER_GPDMA1_CH5_TCF 310,17386
#define GPDMA1_TRIGGER_GPDMA1_CH6_TCF 311,17488
#define GPDMA1_TRIGGER_GPDMA1_CH7_TCF 312,17590
#define GPDMA1_TRIGGER_GPDMA2_CH0_TCF 313,17692
#define GPDMA1_TRIGGER_GPDMA2_CH1_TCF 314,17794
#define GPDMA1_TRIGGER_GPDMA2_CH2_TCF 315,17896
#define GPDMA1_TRIGGER_GPDMA2_CH3_TCF 316,17998
#define GPDMA1_TRIGGER_GPDMA2_CH4_TCF 317,18100
#define GPDMA1_TRIGGER_GPDMA2_CH5_TCF 318,18202
#define GPDMA1_TRIGGER_GPDMA2_CH6_TCF 319,18304
#define GPDMA1_TRIGGER_GPDMA2_CH7_TCF 320,18406
#define GPDMA1_TRIGGER_TIM2_TRGO 321,18508
#define GPDMA1_TRIGGER_TIM15_TRGO 323,18631
#define GPDMA1_TRIGGER_TIM12_TRGO 326,18774
#define GPDMA1_TRIGGER_LPTIM3_CH1 329,18918
#define GPDMA1_TRIGGER_LPTIM3_CH2 330,19020
#define GPDMA1_TRIGGER_LPTIM4_AIT 333,19165
#define GPDMA1_TRIGGER_LPTIM5_CH1 336,19310
#define GPDMA1_TRIGGER_LPTIM5_CH2 337,19412
#define GPDMA1_TRIGGER_LPTIM6_CH1 340,19557
#define GPDMA1_TRIGGER_LPTIM6_CH2 341,19659
#define GPDMA1_TRIGGER_COMP1_OUT 344,19803
#define GPDMA1_TRIGGER_EVENTOUT 347,20000
#define GPDMA2_TRIGGER_EXTI_LINE0 351,20183
#define GPDMA2_TRIGGER_EXTI_LINE1 352,20285
#define GPDMA2_TRIGGER_EXTI_LINE2 353,20387
#define GPDMA2_TRIGGER_EXTI_LINE3 354,20489
#define GPDMA2_TRIGGER_EXTI_LINE4 355,20591
#define GPDMA2_TRIGGER_EXTI_LINE5 356,20693
#define GPDMA2_TRIGGER_EXTI_LINE6 357,20795
#define GPDMA2_TRIGGER_EXTI_LINE7 358,20897
#define GPDMA2_TRIGGER_TAMP_TRG1 359,20999
#define GPDMA2_TRIGGER_TAMP_TRG2 360,21101
#define GPDMA2_TRIGGER_TAMP_TRG3 361,21203
#define GPDMA2_TRIGGER_LPTIM1_CH1 362,21305
#define GPDMA2_TRIGGER_LPTIM1_CH2 363,21407
#define GPDMA2_TRIGGER_LPTIM2_CH1 364,21509
#define GPDMA2_TRIGGER_LPTIM2_CH2 365,21611
#define GPDMA2_TRIGGER_RTC_ALRA_TRG 366,21713
#define GPDMA2_TRIGGER_RTC_ALRB_TRG 367,21815
#define GPDMA2_TRIGGER_RTC_WUT_TRG 368,21917
#define GPDMA2_TRIGGER_GPDMA1_CH0_TCF 369,22019
#define GPDMA2_TRIGGER_GPDMA1_CH1_TCF 370,22121
#define GPDMA2_TRIGGER_GPDMA1_CH2_TCF 371,22223
#define GPDMA2_TRIGGER_GPDMA1_CH3_TCF 372,22325
#define GPDMA2_TRIGGER_GPDMA1_CH4_TCF 373,22427
#define GPDMA2_TRIGGER_GPDMA1_CH5_TCF 374,22529
#define GPDMA2_TRIGGER_GPDMA1_CH6_TCF 375,22631
#define GPDMA2_TRIGGER_GPDMA1_CH7_TCF 376,22733
#define GPDMA2_TRIGGER_GPDMA2_CH0_TCF 377,22835
#define GPDMA2_TRIGGER_GPDMA2_CH1_TCF 378,22937
#define GPDMA2_TRIGGER_GPDMA2_CH2_TCF 379,23039
#define GPDMA2_TRIGGER_GPDMA2_CH3_TCF 380,23141
#define GPDMA2_TRIGGER_GPDMA2_CH4_TCF 381,23243
#define GPDMA2_TRIGGER_GPDMA2_CH5_TCF 382,23345
#define GPDMA2_TRIGGER_GPDMA2_CH6_TCF 383,23447
#define GPDMA2_TRIGGER_GPDMA2_CH7_TCF 384,23549
#define GPDMA2_TRIGGER_TIM2_TRGO 385,23651
#define GPDMA2_TRIGGER_TIM15_TRGO 387,23774
#define GPDMA2_TRIGGER_TIM12_TRGO 390,23917
#define GPDMA2_TRIGGER_LPTIM3_CH1 393,24061
#define GPDMA2_TRIGGER_LPTIM3_CH2 394,24163
#define GPDMA2_TRIGGER_LPTIM4_AIT 397,24308
#define GPDMA2_TRIGGER_LPTIM5_CH1 400,24453
#define GPDMA2_TRIGGER_LPTIM5_CH2 401,24555
#define GPDMA2_TRIGGER_LPTIM6_CH1 404,24700
#define GPDMA2_TRIGGER_LPTIM6_CH2 405,24802
#define GPDMA2_TRIGGER_COMP1_OUT 408,24946
#define GPDMA2_TRIGGER_EVENTOUT 411,25143
#define DMA_GPDMA_LINEAR_NODE 421,25414
#define DMA_GPDMA_2D_NODE 422,25560
#define DMA_LINK_ALLOCATED_PORT0 431,25863
#define DMA_LINK_ALLOCATED_PORT1 432,25939
#define DMA_LSM_FULL_EXECUTION 441,26143
#define DMA_LSM_1LINK_EXECUTION 442,26241
  uint32_t cllr_offset;581,32372
  uint32_t previousnode_addr;583,32433
  uint32_t currentnode_pos;585,32494
  uint32_t currentnode_addr;587,32555
  uint32_t nextnode_addr;589,32616
} DMA_NodeInQInfoTypeDef;591,32677
#define DMA_LINKEDLIST 601,32963
#define DMA_CHANNEL_TYPE_LINEAR_ADDR 603,33060
#define DMA_CHANNEL_TYPE_2D_ADDR 604,33155
#define DMA_CHANNEL_TYPE_GPDMA 605,33250
#define NODE_TYPE_MASK 607,33347
#define NODE_CLLR_IDX 608,33442
#define NODE_CLLR_IDX_POS 609,33537
#define NODE_MAXIMUM_SIZE 611,33634
#define NODE_STATIC_FORMAT 613,33731
#define NODE_DYNAMIC_FORMAT 614,33826
#define UPDATE_CLLR_POSITION 616,33923
#define UPDATE_CLLR_VALUE 617,34018
#define LASTNODE_ISNOT_CIRCULAR 619,34115
#define LASTNODE_IS_CIRCULAR 620,34210
#define QUEUE_TYPE_STATIC 622,34307
#define QUEUE_TYPE_DYNAMIC 623,34402
#define NODE_CTR1_DEFAULT_OFFSET 625,34499
#define NODE_CTR2_DEFAULT_OFFSET 626,34594
#define NODE_CBR1_DEFAULT_OFFSET 627,34689
#define NODE_CSAR_DEFAULT_OFFSET 628,34784
#define NODE_CDAR_DEFAULT_OFFSET 629,34879
#define NODE_CTR3_DEFAULT_OFFSET 630,34974
#define NODE_CBR2_DEFAULT_OFFSET 631,35069
#define NODE_CLLR_2D_DEFAULT_OFFSET 632,35164
#define NODE_CLLR_LINEAR_DEFAULT_OFFSET 633,35259
#define DMA_BURST_ADDR_OFFSET_MIN 635,35356
#define DMA_BURST_ADDR_OFFSET_MAX 636,35451
#define DMA_BLOCK_ADDR_OFFSET_MIN 637,35546
#define DMA_BLOCK_ADDR_OFFSET_MAX 638,35641
#define IS_DMA_DATA_ALIGNMENT(648,35986
#define IS_DMA_DATA_EXCHANGE(653,36195
#define IS_DMA_REPEAT_COUNT(656,36346
#define IS_DMA_BURST_ADDR_OFFSET(659,36457
#define IS_DMA_BLOCK_ADDR_OFFSET(663,36632
#define IS_DMA_LINK_ALLOCATED_PORT(667,36807
#define IS_DMA_LINK_STEP_MODE(670,36922
#define IS_DMA_TRIGGER_MODE(674,37053
#define IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(680,37324
#define IS_DMA_LINKEDLIST_MODE(686,37590
#define IS_DMA_TRIGGER_POLARITY(690,37719
#define IS_DMA_TRIGGER_SELECTION(696,37938
#define IS_DMA_TRIGGER_SELECTION(698,38034
#define IS_DMA_NODE_TYPE(701,38146

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_exti.h,4015
#define STM32H5xx_HAL_EXTI_H21,796
  HAL_EXTI_COMMON_CB_ID 46,1288
  HAL_EXTI_RISING_CB_ID 47,1331
  HAL_EXTI_FALLING_CB_ID 48,1374
} EXTI_CallbackIDTypeDef;49,1417
  uint32_t Line;57,1524
  void (* RisingCallback)58,1587
  void (* FallingCallback)59,1654
} EXTI_HandleTypeDef;60,1722
  uint32_t Line;67,1830
  uint32_t Mode;69,1969
  uint32_t Trigger;71,2125
  uint32_t GPIOSel;73,2270
} EXTI_ConfigTypeDef;76,2500
#define EXTI_LINE_0 90,2757
#define EXTI_LINE_1 91,2838
#define EXTI_LINE_2 92,2919
#define EXTI_LINE_3 93,3000
#define EXTI_LINE_4 94,3081
#define EXTI_LINE_5 95,3162
#define EXTI_LINE_6 96,3243
#define EXTI_LINE_7 97,3324
#define EXTI_LINE_8 98,3405
#define EXTI_LINE_9 99,3486
#define EXTI_LINE_10 100,3567
#define EXTI_LINE_11 101,3648
#define EXTI_LINE_12 102,3729
#define EXTI_LINE_13 103,3810
#define EXTI_LINE_14 104,3891
#define EXTI_LINE_15 105,3972
#define EXTI_LINE_16 106,4053
#define EXTI_LINE_17 107,4134
#define EXTI_LINE_18 109,4244
#define EXTI_LINE_19 111,4354
#define EXTI_LINE_20 113,4464
#define EXTI_LINE_21 115,4574
#define EXTI_LINE_22 116,4655
#define EXTI_LINE_23 118,4765
#define EXTI_LINE_24 120,4875
#define EXTI_LINE_25 121,4956
#define EXTI_LINE_26 122,5037
#define EXTI_LINE_27 123,5118
#define EXTI_LINE_28 124,5199
#define EXTI_LINE_29 125,5280
#define EXTI_LINE_30 127,5390
#define EXTI_LINE_31 129,5500
#define EXTI_LINE_32 131,5610
#define EXTI_LINE_33 134,5749
#define EXTI_LINE_34 137,5888
#define EXTI_LINE_35 140,6027
#define EXTI_LINE_36 143,6166
#define EXTI_LINE_37 145,6276
#define EXTI_LINE_38 146,6357
#define EXTI_LINE_39 147,6438
#define EXTI_LINE_40 148,6519
#define EXTI_LINE_41 149,6600
#define EXTI_LINE_42 150,6681
#define EXTI_LINE_43 152,6791
#define EXTI_LINE_44 155,6930
#define EXTI_LINE_45 159,7098
#define EXTI_LINE_46 161,7197
#define EXTI_LINE_47 163,7296
#define EXTI_LINE_48 165,7406
#define EXTI_LINE_49 167,7516
#define EXTI_LINE_50 168,7597
#define EXTI_LINE_51 170,7707
#define EXTI_LINE_52 173,7846
#define EXTI_LINE_53 175,7956
#define EXTI_LINE_54 177,8066
#define EXTI_LINE_55 180,8205
#define EXTI_LINE_56 183,8344
#define EXTI_LINE_57 186,8483
#define EXTI_LINE_58 190,8641
#define EXTI_MODE_NONE 200,8841
#define EXTI_MODE_INTERRUPT 201,8898
#define EXTI_MODE_EVENT 202,8955
#define EXTI_TRIGGER_NONE 210,9089
#define EXTI_TRIGGER_RISING 211,9146
#define EXTI_TRIGGER_FALLING 212,9203
#define EXTI_TRIGGER_RISING_FALLING 213,9260
#define EXTI_GPIOA 222,9439
#define EXTI_GPIOB 223,9496
#define EXTI_GPIOC 224,9553
#define EXTI_GPIOD 225,9610
#define EXTI_GPIOE 227,9687
#define EXTI_GPIOF 230,9784
#define EXTI_GPIOG 233,9881
#define EXTI_GPIOH 235,9958
#define EXTI_GPIOI 237,10035
#define  EXTI_LINE_SEC 251,10535
#define  EXTI_LINE_NSEC 253,10660
#define  EXTI_LINE_PRIV 256,10818
#define  EXTI_LINE_NPRIV 258,10944
#define EXTI_ATTRIBUTES_UNLOCKED 268,11339
#define EXTI_ATTRIBUTES_LOCKED 270,11464
#define EXTI_PROPERTY_SHIFT 295,11970
#define EXTI_DIRECT 296,12020
#define EXTI_CONFIG 297,12096
#define EXTI_GPIO 298,12172
#define EXTI_RESERVED 299,12264
#define EXTI_PROPERTY_MASK 300,12340
#define EXTI_REG_SHIFT 305,12479
#define EXTI_REG1 306,12528
#define EXTI_REG2 307,12599
#define EXTI_REG_MASK 308,12670
#define EXTI_PIN_MASK 309,12739
#define EXTI_MODE_MASK 314,12859
#define EXTI_TRIGGER_MASK 319,13006
#define EXTI_LINE_NB 325,13168
#define EXTI_LINE_NB 327,13248
#define EXTI_LINE_NB 329,13304
#define EXTI_LINE_ATTR_SEC_MASK 335,13452
#define EXTI_LINE_ATTR_PRIV_MASK 336,13504
#define IS_EXTI_LINE(345,13728
#define IS_EXTI_MODE(353,14450
#define IS_EXTI_TRIGGER(356,14635
#define IS_EXTI_PENDING_EDGE(358,14733
#define IS_EXTI_CONFIG_LINE(361,14918
#define IS_EXTI_GPIO_PORT(364,15029
#define IS_EXTI_GPIO_PORT(374,15713
#define IS_EXTI_GPIO_PORT(383,16308
#define IS_EXTI_GPIO_PIN(390,16696
#define IS_EXTI_LINE_ATTRIBUTES(395,16826
#define IS_EXTI_LINE_ATTRIBUTES(404,17505

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_flash.h,9050
#define STM32H5xx_HAL_FLASH_H21,799
  HAL_LockTypeDef        Lock;48,1317
  uint32_t               ErrorCode;50,1441
  uint32_t               ProcedureOnGoing;52,1565
  uint32_t               Address;55,1750
  uint32_t               Bank;57,1874
  uint32_t               Sector;60,2056
  uint32_t               NbSectorsToErase;62,2180
} FLASH_ProcessTypeDef;65,2359
#define FLASH_FLAG_BSY 80,2671
#define FLASH_FLAG_WBNE 81,2764
#define FLASH_FLAG_DBNE 82,2875
#define FLASH_FLAG_EOP 83,2985
#define FLASH_FLAG_WRPERR 84,3090
#define FLASH_FLAG_PGSERR 85,3201
#define FLASH_FLAG_STRBERR 86,3312
#define FLASH_FLAG_INCERR 87,3413
#define FLASH_FLAG_OBKERR 89,3552
#define FLASH_FLAG_OBKWERR 90,3650
#define FLASH_FLAG_OPTCHANGEERR 92,3784
#define FLASH_FLAG_ECCC 93,3897
#define FLASH_FLAG_ECCD 94,4000
#define FLASH_FLAG_SR_ERRORS 97,4135
#define FLASH_FLAG_SR_ERRORS 102,4483
#define FLASH_FLAG_ECCR_ERRORS 106,4763
#define FLASH_FLAG_ALL_ERRORS 107,4848
#define FLASH_IT_EOP 116,5114
#define FLASH_IT_WRPERR 117,5223
#define FLASH_IT_PGSERR 118,5332
#define FLASH_IT_STRBERR 119,5441
#define FLASH_IT_INCERR 120,5540
#define FLASH_IT_OBKERR 122,5677
#define FLASH_IT_OBKWERR 123,5773
#define FLASH_IT_OPTCHANGEERR 125,5905
#define FLASH_IT_ECCC 126,6018
#define FLASH_IT_ALL 129,6165
#define FLASH_IT_ALL 135,6596
#define HAL_FLASH_ERROR_NONE 149,7092
#define HAL_FLASH_ERROR_WRP 150,7202
#define HAL_FLASH_ERROR_PGS 151,7312
#define HAL_FLASH_ERROR_STRB 152,7422
#define HAL_FLASH_ERROR_INC 153,7532
#define HAL_FLASH_ERROR_OBK 155,7673
#define HAL_FLASH_ERROR_OBKW 156,7783
#define HAL_FLASH_ERROR_OB_CHANGE 158,7923
#define HAL_FLASH_ERROR_ECCC 159,8033
#define HAL_FLASH_ERROR_ECCD 160,8143
#define FLASH_TYPEPROGRAM_QUADWORD 169,8405
#define FLASH_TYPEPROGRAM_QUADWORD_NS 171,8647
#define FLASH_TYPEPROGRAM_QUADWORD_OBK 174,8921
#define FLASH_TYPEPROGRAM_QUADWORD_OBK_ALT 176,9164
#define FLASH_TYPEPROGRAM_HALFWORD_EDATA 180,9474
#define FLASH_TYPEPROGRAM_HALFWORD_EDATA_NS 182,9715
#define FLASH_TYPEPROGRAM_QUADWORD 186,9999
#define FLASH_TYPEPROGRAM_QUADWORD_OBK 189,10274
#define FLASH_TYPEPROGRAM_QUADWORD_OBK_ALT 191,10517
#define FLASH_TYPEPROGRAM_HALFWORD_EDATA 195,10827
#define FLASH_TYPEPROGRAM_HALFWORD_OTP 199,11137
#define FLASH_LATENCY_0 208,11454
#define FLASH_LATENCY_1 209,11547
#define FLASH_LATENCY_2 210,11640
#define FLASH_LATENCY_3 211,11733
#define FLASH_LATENCY_4 212,11826
#define FLASH_LATENCY_5 213,11919
#define FLASH_LATENCY_6 214,12012
#define FLASH_LATENCY_7 215,12105
#define FLASH_LATENCY_8 216,12198
#define FLASH_LATENCY_9 217,12291
#define FLASH_LATENCY_10 218,12384
#define FLASH_LATENCY_11 219,12477
#define FLASH_LATENCY_12 220,12570
#define FLASH_LATENCY_13 221,12663
#define FLASH_LATENCY_14 222,12756
#define FLASH_LATENCY_15 223,12849
#define FLASH_KEY1 231,13014
#define FLASH_KEY2 232,13062
#define FLASH_OPT_KEY1 233,13110
#define FLASH_OPT_KEY2 234,13158
#define FLASH_OBK_KEY1 236,13237
#define FLASH_OBK_KEY2 237,13285
#define FLASH_SECTOR_0 246,13441
#define FLASH_SECTOR_1 247,13512
#define FLASH_SECTOR_2 248,13583
#define FLASH_SECTOR_3 249,13654
#define FLASH_SECTOR_4 250,13725
#define FLASH_SECTOR_5 251,13796
#define FLASH_SECTOR_6 252,13867
#define FLASH_SECTOR_7 253,13938
#define FLASH_SECTOR_8 255,14038
#define FLASH_SECTOR_9 256,14109
#define FLASH_SECTOR_10 257,14180
#define FLASH_SECTOR_11 258,14251
#define FLASH_SECTOR_12 259,14322
#define FLASH_SECTOR_13 260,14393
#define FLASH_SECTOR_14 261,14464
#define FLASH_SECTOR_15 262,14535
#define FLASH_SECTOR_16 263,14606
#define FLASH_SECTOR_17 264,14677
#define FLASH_SECTOR_18 265,14748
#define FLASH_SECTOR_19 266,14819
#define FLASH_SECTOR_20 267,14890
#define FLASH_SECTOR_21 268,14961
#define FLASH_SECTOR_22 269,15032
#define FLASH_SECTOR_23 270,15103
#define FLASH_SECTOR_24 271,15174
#define FLASH_SECTOR_25 272,15245
#define FLASH_SECTOR_26 273,15316
#define FLASH_SECTOR_27 274,15387
#define FLASH_SECTOR_28 275,15458
#define FLASH_SECTOR_29 276,15529
#define FLASH_SECTOR_30 277,15600
#define FLASH_SECTOR_31 278,15671
#define FLASH_SECTOR_32 281,15810
#define FLASH_SECTOR_33 282,15881
#define FLASH_SECTOR_34 283,15952
#define FLASH_SECTOR_35 284,16023
#define FLASH_SECTOR_36 285,16094
#define FLASH_SECTOR_37 286,16165
#define FLASH_SECTOR_38 287,16236
#define FLASH_SECTOR_39 288,16307
#define FLASH_SECTOR_40 289,16378
#define FLASH_SECTOR_41 290,16449
#define FLASH_SECTOR_42 291,16520
#define FLASH_SECTOR_43 292,16591
#define FLASH_SECTOR_44 293,16662
#define FLASH_SECTOR_45 294,16733
#define FLASH_SECTOR_46 295,16804
#define FLASH_SECTOR_47 296,16875
#define FLASH_SECTOR_48 297,16946
#define FLASH_SECTOR_49 298,17017
#define FLASH_SECTOR_50 299,17088
#define FLASH_SECTOR_51 300,17159
#define FLASH_SECTOR_52 301,17230
#define FLASH_SECTOR_53 302,17301
#define FLASH_SECTOR_54 303,17372
#define FLASH_SECTOR_55 304,17443
#define FLASH_SECTOR_56 305,17514
#define FLASH_SECTOR_57 306,17585
#define FLASH_SECTOR_58 307,17656
#define FLASH_SECTOR_59 308,17727
#define FLASH_SECTOR_60 309,17798
#define FLASH_SECTOR_61 310,17869
#define FLASH_SECTOR_62 311,17940
#define FLASH_SECTOR_63 312,18011
#define FLASH_SECTOR_64 313,18082
#define FLASH_SECTOR_65 314,18153
#define FLASH_SECTOR_66 315,18224
#define FLASH_SECTOR_67 316,18295
#define FLASH_SECTOR_68 317,18366
#define FLASH_SECTOR_69 318,18437
#define FLASH_SECTOR_70 319,18508
#define FLASH_SECTOR_71 320,18579
#define FLASH_SECTOR_72 321,18650
#define FLASH_SECTOR_73 322,18721
#define FLASH_SECTOR_74 323,18792
#define FLASH_SECTOR_75 324,18863
#define FLASH_SECTOR_76 325,18934
#define FLASH_SECTOR_77 326,19005
#define FLASH_SECTOR_78 327,19076
#define FLASH_SECTOR_79 328,19147
#define FLASH_SECTOR_80 329,19218
#define FLASH_SECTOR_81 330,19289
#define FLASH_SECTOR_82 331,19360
#define FLASH_SECTOR_83 332,19431
#define FLASH_SECTOR_84 333,19502
#define FLASH_SECTOR_85 334,19573
#define FLASH_SECTOR_86 335,19644
#define FLASH_SECTOR_87 336,19715
#define FLASH_SECTOR_88 337,19786
#define FLASH_SECTOR_89 338,19857
#define FLASH_SECTOR_90 339,19928
#define FLASH_SECTOR_91 340,19999
#define FLASH_SECTOR_92 341,20070
#define FLASH_SECTOR_93 342,20141
#define FLASH_SECTOR_94 343,20212
#define FLASH_SECTOR_95 344,20283
#define FLASH_SECTOR_96 345,20354
#define FLASH_SECTOR_97 346,20425
#define FLASH_SECTOR_98 347,20496
#define FLASH_SECTOR_99 348,20567
#define FLASH_SECTOR_100 349,20638
#define FLASH_SECTOR_101 350,20709
#define FLASH_SECTOR_102 351,20780
#define FLASH_SECTOR_103 352,20851
#define FLASH_SECTOR_104 353,20922
#define FLASH_SECTOR_105 354,20993
#define FLASH_SECTOR_106 355,21064
#define FLASH_SECTOR_107 356,21135
#define FLASH_SECTOR_108 357,21206
#define FLASH_SECTOR_109 358,21277
#define FLASH_SECTOR_110 359,21348
#define FLASH_SECTOR_111 360,21419
#define FLASH_SECTOR_112 361,21490
#define FLASH_SECTOR_113 362,21561
#define FLASH_SECTOR_114 363,21632
#define FLASH_SECTOR_115 364,21703
#define FLASH_SECTOR_116 365,21774
#define FLASH_SECTOR_117 366,21845
#define FLASH_SECTOR_118 367,21916
#define FLASH_SECTOR_119 368,21987
#define FLASH_SECTOR_120 369,22058
#define FLASH_SECTOR_121 370,22129
#define FLASH_SECTOR_122 371,22200
#define FLASH_SECTOR_123 372,22271
#define FLASH_SECTOR_124 373,22342
#define FLASH_SECTOR_125 374,22413
#define FLASH_SECTOR_126 375,22484
#define FLASH_SECTOR_127 376,22555
#define __HAL_FLASH_SET_LATENCY(412,23915
#define __HAL_FLASH_GET_LATENCY(435,25047
#define __HAL_FLASH_ENABLE_IT(454,26048
#define __HAL_FLASH_ENABLE_IT_NS(463,26989
#define __HAL_FLASH_ENABLE_IT(470,27615
#define __HAL_FLASH_DISABLE_IT(494,29111
#define __HAL_FLASH_DISABLE_IT_NS(503,30072
#define __HAL_FLASH_DISABLE_IT(511,30822
#define __HAL_FLASH_GET_FLAG(538,32510
#define __HAL_FLASH_GET_FLAG_NS(546,33402
#define __HAL_FLASH_GET_FLAG(553,34059
#define __HAL_FLASH_CLEAR_FLAG(581,35790
#define __HAL_FLASH_CLEAR_FLAG_NS(593,37131
#define __HAL_FLASH_CLEAR_FLAG(602,37995
#define FLASH_TIMEOUT_VALUE 676,40623
#define FLASH_OBK 679,40717
#define FLASH_OTP 682,40802
#define FLASH_EDATA 685,40894
#define FLASH_NON_SECURE_MASK 688,40985
#define FLASH_EDATA_SECTOR_NB 690,41040
#define IS_FLASH_TYPEPROGRAM(701,41450
#define IS_FLASH_TYPEPROGRAM(709,42281
#define IS_FLASH_TYPEPROGRAM(715,42741
#define IS_FLASH_TYPEPROGRAM(721,43328
#define IS_FLASH_USER_MEM_ADDRESS(727,43692
#define IS_FLASH_OBK_ADDRESS(730,43966
#define IS_FLASH_EDATA_ADDRESS(736,44497
#define IS_FLASH_USER_MEM_ADDRESS(742,45008
#define IS_FLASH_OBK_ADDRESS(745,45245
#define IS_FLASH_EDATA_ADDRESS(749,45528
#define IS_FLASH_OTP_ADDRESS(754,45822
#define IS_FLASH_BANK(757,46040
#define IS_FLASH_BANK_EXCLUSIVE(761,46358
#define IS_FLASH_SECTOR(764,46551
#define IS_FLASH_LATENCY(766,46624
#define IS_FLASH_SECURE_OPERATION(784,48596
#define IS_FLASH_SECURE_OPERATION(786,48705

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_flash_ex.h,11900
#define STM32H5xx_HAL_FLASH_EX_H21,805
  uint32_t TypeErase;48,1331
  uint32_t Banks;51,1479
  uint32_t Sector;55,1727
  uint32_t NbSectors;58,1902
} FLASH_EraseInitTypeDef;61,2132
  uint32_t OptionType;69,2254
  uint32_t ProductState;72,2411
  uint32_t USERType;75,2566
  uint32_t USERConfig;78,2776
  uint32_t USERConfig2;87,3507
  uint32_t Banks;94,4074
  uint32_t WRPState;97,4254
  uint32_t WRPSector;100,4424
  uint32_t BootConfig;103,4615
  uint32_t BootAddr;106,4828
  uint32_t BootLock;109,5002
  uint32_t OTPBlockLock;112,5195
  uint32_t HDPStartSector;115,5363
  uint32_t HDPEndSector;118,5571
  uint32_t EDATASize;121,5777
  uint32_t WMSecStartSector;125,6019
  uint32_t WMSecEndSector;127,6233
} FLASH_OBProgramInitTypeDef;131,6480
  uint32_t Bank;138,6608
  uint32_t BBAttributesType;140,6840
  uint32_t BBAttributes_array[BBAttributes_array143,7117
} FLASH_BBAttributesTypeDef;148,7625
  uint32_t OperationType;155,7739
  uint32_t FlashArea;157,7894
  uint32_t Address;159,8056
} FLASH_OperationTypeDef;161,8238
  uint32_t Banks;168,8351
  uint32_t NbSectors;170,8511
} FLASH_HDPExtensionTypeDef;172,8690
  uint32_t               Area;179,8795
  uint32_t               Address;182,8991
  uint32_t               Data;184,9063
} FLASH_EccInfoTypeDef;185,9132
#define FLASH_TYPEERASE_SECTORS 200,9474
#define FLASH_TYPEERASE_SECTORS_NS 202,9711
#define FLASH_TYPEERASE_MASSERASE 204,9948
#define FLASH_TYPEERASE_MASSERASE_NS 206,10182
#define FLASH_TYPEERASE_OBK_ALT 209,10451
#define FLASH_TYPEERASE_SECTORS 213,10716
#define FLASH_TYPEERASE_MASSERASE 215,10946
#define FLASH_TYPEERASE_OBK_ALT 218,11204
#define FLASH_ECC_AREA_USER_BANK1 227,11585
#define FLASH_ECC_AREA_USER_BANK2 228,11695
#define FLASH_ECC_AREA_SYSTEM 229,11805
#define FLASH_ECC_AREA_OBK 231,11946
#define FLASH_ECC_AREA_OTP 233,12086
#define FLASH_ECC_AREA_EDATA 235,12233
#define OPTIONBYTE_WRP 248,12486
#define OPTIONBYTE_PROD_STATE 249,12568
#define OPTIONBYTE_USER 250,12650
#define OPTIONBYTE_BOOTADDR 251,12732
#define OPTIONBYTE_BOOT_LOCK 252,12822
#define OPTIONBYTE_OTP_LOCK 253,12909
#define OPTIONBYTE_HDP 254,12995
#define OPTIONBYTE_EDATA 256,13130
#define OPTIONBYTE_WMSEC 259,13334
#define OPTIONBYTE_ALL 263,13539
#define OPTIONBYTE_ALL 269,13938
#define OPTIONBYTE_ALL 273,14271
#define OB_USER_BOR_LEV 285,14728
#define OB_USER_BORH_EN 286,14803
#define OB_USER_IWDG_SW 287,14885
#define OB_USER_WWDG_SW 288,14975
#define OB_USER_NRST_STOP 289,15060
#define OB_USER_NRST_STDBY 290,15163
#define OB_USER_IO_VDD_HSLV 291,15269
#define OB_USER_IO_VDDIO2_HSLV 292,15375
#define OB_USER_IWDG_STOP 293,15482
#define OB_USER_IWDG_STDBY 294,15590
#define OB_USER_BOOT_UBE 296,15737
#define OB_USER_SWAP_BANK 298,15849
#define OB_USER_SRAM1_3_RST 301,15961
#define OB_USER_SRAM1_RST 304,16137
#define OB_USER_SRAM2_RST 306,16263
#define OB_USER_BKPRAM_ECC 307,16352
#define OB_USER_SRAM3_ECC 308,16458
#define OB_USER_SRAM2_ECC 309,16559
#define OB_USER_SRAM1_ECC 310,16660
#define OB_USER_USBPD_DIS 312,16799
#define OB_USER_TZEN 315,16966
#define OB_USER_ALL 319,17202
#define OB_USER_ALL 327,17815
#define OB_BOR_LEVEL_1 341,18515
#define OB_BOR_LEVEL_2 342,18627
#define OB_BOR_LEVEL_3 343,18739
#define OB_BORH_DISABLE 351,18952
#define OB_BORH_ENABLE 352,19048
#define OB_IWDG_HW 360,19251
#define OB_IWDG_SW 361,19341
#define OB_WWDG_HW 369,19537
#define OB_WWDG_SW 370,19630
#define OB_STOP_RST 378,19827
#define OB_STOP_NORST 379,19933
#define OB_STANDBY_RST 387,20146
#define OB_STANDBY_NORST 388,20258
#define OB_PROD_STATE_OPEN 396,20463
#define OB_PROD_STATE_PROVISIONING 397,20550
#define OB_PROD_STATE_IROT_PROVISIONED 398,20637
#define OB_PROD_STATE_TZ_CLOSED 399,20724
#define OB_PROD_STATE_CLOSED 400,20811
#define OB_PROD_STATE_LOCKED 401,20898
#define OB_PROD_STATE_REGRESSION 402,20985
#define OB_PROD_STATE_NS_REGRESSION 403,21072
#define OB_IO_VDD_HSLV_DISABLE 411,21266
#define OB_IO_VDD_HSLV_ENABLE 412,21385
#define OB_IO_VDDIO2_HSLV_DISABLE 420,21616
#define OB_IO_VDDIO2_HSLV_ENABLE 422,21810
#define OB_IWDG_STOP_FREEZE 431,22111
#define OB_IWDG_STOP_ACTIVE 432,22207
#define OB_IWDG_STDBY_FREEZE 440,22417
#define OB_IWDG_STDBY_ACTIVE 441,22517
#define OB_UBE_OEM_IROT 450,22744
#define OB_UBE_ST_IROT 451,22847
#define OB_SWAP_BANK_DISABLE 460,23079
#define OB_SWAP_BANK_ENABLE 461,23160
#define OB_SRAM1_3_RST_ERASE 470,23398
#define OB_SRAM1_3_RST_NOT_ERASE 471,23520
#define OB_SRAM1_RST_ERASE 482,23904
#define OB_SRAM1_RST_NOT_ERASE 483,24019
#define OB_SRAM2_RST_ERASE 493,24287
#define OB_SRAM2_RST_NOT_ERASE 494,24402
#define OB_BKPRAM_ECC_ENABLE 502,24633
#define OB_BKPRAM_ECC_DISABLE 503,24725
#define OB_SRAM3_ECC_ENABLE 512,24969
#define OB_SRAM3_ECC_DISABLE 513,25059
#define OB_SRAM2_ECC_ENABLE 522,25300
#define OB_SRAM2_ECC_DISABLE 523,25390
#define OB_SRAM1_ECC_ENABLE 532,25633
#define OB_SRAM1_ECC_DISABLE 533,25723
#define OB_USBPD_DIS_ENABLE 543,26008
#define OB_USBPD_DIS_DISABLE 544,26107
#define OB_TZEN_DISABLE 553,26379
#define OB_TZEN_ENABLE 554,26482
#define FLASH_BANK_1 563,26690
#define FLASH_BANK_2 564,26771
#define FLASH_BANK_BOTH 565,26852
#define OB_WRP_SECTOR_0TO3 574,27098
#define OB_WRP_SECTOR_4TO7 575,27195
#define OB_WRP_SECTOR_8TO11 576,27292
#define OB_WRP_SECTOR_12TO15 577,27389
#define OB_WRP_SECTOR_16TO19 578,27486
#define OB_WRP_SECTOR_20TO23 579,27583
#define OB_WRP_SECTOR_24TO27 580,27680
#define OB_WRP_SECTOR_28TO31 581,27777
#define OB_WRP_SECTOR_32TO35 582,27874
#define OB_WRP_SECTOR_36TO39 583,27971
#define OB_WRP_SECTOR_40TO43 584,28068
#define OB_WRP_SECTOR_44TO47 585,28165
#define OB_WRP_SECTOR_48TO51 586,28262
#define OB_WRP_SECTOR_52TO55 587,28359
#define OB_WRP_SECTOR_56TO59 588,28456
#define OB_WRP_SECTOR_60TO63 589,28553
#define OB_WRP_SECTOR_64TO67 590,28650
#define OB_WRP_SECTOR_68TO71 591,28747
#define OB_WRP_SECTOR_72TO75 592,28844
#define OB_WRP_SECTOR_76TO79 593,28941
#define OB_WRP_SECTOR_80TO83 594,29038
#define OB_WRP_SECTOR_84TO87 595,29135
#define OB_WRP_SECTOR_88TO91 596,29232
#define OB_WRP_SECTOR_92TO95 597,29329
#define OB_WRP_SECTOR_96TO99 598,29426
#define OB_WRP_SECTOR_100TO103 599,29523
#define OB_WRP_SECTOR_104TO107 600,29620
#define OB_WRP_SECTOR_108TO111 601,29717
#define OB_WRP_SECTOR_112TO115 602,29814
#define OB_WRP_SECTOR_116TO119 603,29911
#define OB_WRP_SECTOR_120TO123 604,30008
#define OB_WRP_SECTOR_124TO127 605,30105
#define OB_WRP_SECTOR_ALL 606,30202
#define OB_WRP_SECTOR_0TO3 608,30330
#define OB_WRP_SECTOR_4TO7 609,30427
#define OB_WRP_SECTOR_8TO11 610,30524
#define OB_WRP_SECTOR_12TO15 611,30621
#define OB_WRP_SECTOR_16TO19 612,30718
#define OB_WRP_SECTOR_20TO23 613,30815
#define OB_WRP_SECTOR_24TO27 614,30912
#define OB_WRP_SECTOR_28TO31 615,31009
#define OB_WRP_SECTOR_ALL 616,31106
#define OB_WRP_SECTOR_0 618,31210
#define OB_WRP_SECTOR_1 619,31307
#define OB_WRP_SECTOR_2 620,31404
#define OB_WRP_SECTOR_3 621,31501
#define OB_WRP_SECTOR_4 622,31598
#define OB_WRP_SECTOR_5 623,31695
#define OB_WRP_SECTOR_6 624,31792
#define OB_WRP_SECTOR_7 625,31889
#define OB_WRP_SECTOR_ALL 626,31986
#define FLASH_PROGRAMMING_DELAY_0 635,32220
#define FLASH_PROGRAMMING_DELAY_1 637,32412
#define FLASH_PROGRAMMING_DELAY_2 639,32612
#define FLASH_OTP_BLOCK_0 648,32897
#define FLASH_OTP_BLOCK_1 649,32968
#define FLASH_OTP_BLOCK_2 650,33039
#define FLASH_OTP_BLOCK_3 651,33110
#define FLASH_OTP_BLOCK_4 652,33181
#define FLASH_OTP_BLOCK_5 653,33252
#define FLASH_OTP_BLOCK_6 654,33323
#define FLASH_OTP_BLOCK_7 655,33394
#define FLASH_OTP_BLOCK_8 656,33465
#define FLASH_OTP_BLOCK_9 657,33536
#define FLASH_OTP_BLOCK_10 658,33607
#define FLASH_OTP_BLOCK_11 659,33678
#define FLASH_OTP_BLOCK_12 660,33749
#define FLASH_OTP_BLOCK_13 661,33820
#define FLASH_OTP_BLOCK_14 662,33891
#define FLASH_OTP_BLOCK_15 663,33962
#define FLASH_OTP_BLOCK_16 664,34033
#define FLASH_OTP_BLOCK_17 665,34104
#define FLASH_OTP_BLOCK_18 666,34175
#define FLASH_OTP_BLOCK_19 667,34246
#define FLASH_OTP_BLOCK_20 668,34317
#define FLASH_OTP_BLOCK_21 669,34388
#define FLASH_OTP_BLOCK_22 670,34459
#define FLASH_OTP_BLOCK_23 671,34530
#define FLASH_OTP_BLOCK_24 672,34601
#define FLASH_OTP_BLOCK_25 673,34672
#define FLASH_OTP_BLOCK_26 674,34743
#define FLASH_OTP_BLOCK_27 675,34814
#define FLASH_OTP_BLOCK_28 676,34885
#define FLASH_OTP_BLOCK_29 677,34956
#define FLASH_OTP_BLOCK_30 678,35027
#define FLASH_OTP_BLOCK_31 679,35098
#define FLASH_OTP_BLOCK_ALL 680,35169
#define OB_WRPSTATE_DISABLE 688,35322
#define OB_WRPSTATE_ENABLE 689,35436
#define OB_BOOT_NS 697,35659
#define OB_BOOT_SEC 699,35794
#define OB_BOOT_LOCK_DISABLE 708,35992
#define OB_BOOT_LOCK_ENABLE 709,36057
#define FLASH_BB_SEC 717,36219
#define FLASH_BB_PRIV 718,36306
#define FLASH_NSPRIV_GRANTED 726,36481
#define FLASH_NSPRIV_DENIED 728,36687
#define FLASH_SPRIV_GRANTED 731,36881
#define FLASH_SPRIV_DENIED 734,37119
#define FLASH_OBK_SWAP_OFFSET_NO_DATA 745,37467
#define FLASH_OBK_SWAP_OFFSET_HDPL0 746,37589
#define FLASH_OBK_SWAP_OFFSET_HDPL1 747,37711
#define FLASH_OBK_SWAP_OFFSET_HDPL2 748,37833
#define FLASH_OBK_SWAP_OFFSET_HDPL3_S 749,37955
#define FLASH_OBK_SWAP_OFFSET_ALL 751,38141
#define FLASH_OPERATION_TYPE_NONE 761,38449
#define FLASH_OPERATION_TYPE_QUADWORD 762,38571
#define FLASH_OPERATION_TYPE_OBKALTERASE 764,38724
#define FLASH_OPERATION_TYPE_SECTORERASE 767,38982
#define FLASH_OPERATION_TYPE_BANKERASE 768,39104
#define FLASH_OPERATION_TYPE_MASSERASE 769,39226
#define FLASH_OPERATION_TYPE_OPTIONCHANGE 770,39348
#define FLASH_OPERATION_TYPE_OBKSWAP 772,39501
#define FLASH_OPERATION_AREA_BANK_1 782,39866
#define FLASH_OPERATION_AREA_BANK_2 783,39982
#define FLASH_OPERATION_AREA_SYSF 784,40098
#define FLASH_OPERATION_AREA_DATA 786,40251
#define FLASH_OPERATION_AREA_OTP 788,40403
#define FLASH_INV_DISABLE 797,40690
#define FLASH_INV_ENABLE 798,40789
#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE(815,41193
#define __HAL_FLASH_PREFETCH_BUFFER_DISABLE(821,41359
#define __HAL_FLASH_SMART_PREFETCH_BUFFER_ENABLE(827,41532
#define __HAL_FLASH_SMART_PREFETCH_BUFFER_DISABLE(833,41712
#define __HAL_FLASH_SET_PROGRAM_DELAY(841,42008
#define __HAL_FLASH_GET_PROGRAM_DELAY(848,42291
#define FLASH_TYPEPROGRAM_OB 915,44970
#define FLASH_ADDRESS_OFFSET_OTP 916,45082
#define FLASH_ADDRESS_OFFSET_EDATA 917,45191
#define IS_FLASH_TYPEERASE(930,45651
#define IS_FLASH_TYPEERASE(937,46206
#define IS_FLASH_TYPEERASE(941,46512
#define IS_WRPSTATE(946,46769
#define IS_OPTIONBYTE(949,46956
#define IS_OB_PRODUCT_STATE(952,47147
#define IS_OB_USER_BOR_LEVEL(961,47997
#define IS_OB_USER_BORH_EN(964,48180
#define IS_OB_USER_IWDG(966,48286
#define IS_OB_USER_WWDG(968,48383
#define IS_OB_USER_STOP(970,48480
#define IS_OB_USER_STANDBY(972,48581
#define IS_OB_USER_IO_VDD_HSLV(974,48688
#define IS_OB_USER_IO_VDDIO2_HSLV(977,48877
#define IS_OB_USER_IWDG_STOP(980,49069
#define IS_OB_USER_IWDG_STDBY(982,49184
#define IS_OB_USER_BOOT_UBE(984,49301
#define IS_OB_USER_SWAP_BANK(986,49407
#define IS_OB_USER_SRAM1_3_RST(989,49563
#define IS_OB_USER_SRAM1_RST(993,49761
#define IS_OB_USER_SRAM2_RST(996,49915
#define IS_OB_USER_BKPRAM_ECC(998,50032
#define IS_OB_USER_SRAM3_ECC(1001,50188
#define IS_OB_USER_SRAM1_ECC(1005,50379
#define IS_OB_USER_SRAM2_ECC(1008,50532
#define IS_OB_USER_USBPD_DIS(1011,50685
#define IS_OB_USER_TZEN(1013,50836
#define IS_OB_USER_TYPE(1015,50942
#define IS_OB_BOOT_CONFIG(1019,51161
#define IS_OB_BOOT_CONFIG(1021,51260
#define IS_OB_BOOT_LOCK(1024,51360
#define IS_FLASH_BB_EXCLUSIVE(1027,51540
#define IS_FLASH_BB_EXCLUSIVE(1029,51644
#define IS_FLASH_CFGPRIVMODE(1032,51747
#define IS_FLASH_CFGSECINV(1035,51885
#define IS_FLASH_EDATA_SIZE(1038,52024

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_gpio.h,2290
#define STM32H5xx_HAL_GPIO_H21,796
  uint32_t Pin;49,1346
  uint32_t Mode;52,1498
  uint32_t Pull;55,1660
  uint32_t Speed;58,1839
  uint32_t Alternate;61,1993
} GPIO_InitTypeDef;63,2176
  GPIO_PIN_RESET 70,2279
  GPIO_PIN_SET71,2303
} GPIO_PinState;72,2319
#define GPIO_PIN_0 84,2566
#define GPIO_PIN_1 85,2646
#define GPIO_PIN_2 86,2726
#define GPIO_PIN_3 87,2806
#define GPIO_PIN_4 88,2886
#define GPIO_PIN_5 89,2966
#define GPIO_PIN_6 90,3046
#define GPIO_PIN_7 91,3126
#define GPIO_PIN_8 92,3206
#define GPIO_PIN_9 93,3286
#define GPIO_PIN_10 94,3366
#define GPIO_PIN_11 95,3446
#define GPIO_PIN_12 96,3526
#define GPIO_PIN_13 97,3606
#define GPIO_PIN_14 98,3686
#define GPIO_PIN_15 99,3766
#define GPIO_PIN_ALL 100,3846
#define GPIO_PIN_MASK 102,3928
#define  GPIO_MODE_INPUT 118,4551
#define  GPIO_MODE_OUTPUT_PP 120,4691
#define  GPIO_MODE_OUTPUT_OD 122,4830
#define  GPIO_MODE_AF_PP 124,4970
#define  GPIO_MODE_AF_OD 126,5110
#define  GPIO_MODE_ANALOG 128,5250
#define  GPIO_MODE_IT_RISING 130,5390
#define  GPIO_MODE_IT_FALLING 132,5530
#define  GPIO_MODE_IT_RISING_FALLING 134,5670
#define  GPIO_MODE_EVT_RISING 136,5809
#define  GPIO_MODE_EVT_FALLING 138,5948
#define  GPIO_MODE_EVT_RISING_FALLING 140,6088
#define  GPIO_SPEED_FREQ_LOW 149,6265
#define  GPIO_SPEED_FREQ_MEDIUM 150,6342
#define  GPIO_SPEED_FREQ_HIGH 151,6419
#define  GPIO_SPEED_FREQ_VERY_HIGH 152,6496
#define  GPIO_NOPULL 161,6692
#define  GPIO_PULLUP 162,6781
#define  GPIO_PULLDOWN 163,6870
#define  GPIO_PIN_SEC 174,7160
#define  GPIO_PIN_NSEC 175,7239
#define __HAL_GPIO_EXTI_GET_RISING_IT(196,7833
#define __HAL_GPIO_EXTI_CLEAR_RISING_IT(204,8165
#define __HAL_GPIO_EXTI_GET_FALLING_IT(212,8546
#define __HAL_GPIO_EXTI_CLEAR_FALLING_IT(220,8879
#define __HAL_GPIO_EXTI_GET_IT(228,9247
#define __HAL_GPIO_EXTI_CLEAR_IT(237,9688
#define __HAL_GPIO_EXTI_GENERATE_SWIT(250,10189
#define __HAL_GPIO_EXTI_GET_FLAG(258,10555
#define __HAL_GPIO_EXTI_CLEAR_FLAG(266,10883
#define IS_GPIO_PIN_ACTION(276,11152
#define IS_GPIO_PIN(278,11252
#define IS_GPIO_SINGLE_PIN(281,11434
#define IS_GPIO_COMMON_PIN(298,12552
#define IS_GPIO_MODE(301,12681
#define IS_GPIO_SPEED(314,13712
#define IS_GPIO_PULL(319,14051
#define IS_GPIO_PIN_ATTRIBUTES(325,14333

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_gpio_ex.h,6367
#define STM32H5xx_HAL_GPIO_EX_H21,811
#define GPIO_AF0_RTC_50HZ 52,1539
#define GPIO_AF0_MCO 53,1652
#define GPIO_AF0_SWJ 54,1765
#define GPIO_AF0_TRACE 55,1878
#define GPIO_AF0_CSLEEP 56,1991
#define GPIO_AF0_CSTOP 57,2104
#define GPIO_AF0_CRS 58,2217
#define GPIO_AF0_DMA2D 60,2350
#define GPIO_AF0_GFXTIM 63,2504
#define GPIO_AF1_TIM1 69,2680
#define GPIO_AF1_TIM2 70,2793
#define GPIO_AF1_TIM16 72,2926
#define GPIO_AF1_TIM17 75,3079
#define GPIO_AF1_LPTIM1 78,3239
#define GPIO_AF1_ADF1 81,3397
#define GPIO_AF2_LPTIM1 88,3598
#define GPIO_AF2_LPTIM3 91,3758
#define GPIO_AF2_SAI1 94,3911
#define GPIO_AF2_TIM3 96,4043
#define GPIO_AF2_TIM4 98,4175
#define GPIO_AF2_TIM5 101,4326
#define GPIO_AF2_TIM8 104,4510
#define GPIO_AF2_TIM12 107,4684
#define GPIO_AF2_TIM15 110,4837
#define GPIO_AF2_TIM13 113,5068
#define GPIO_AF2_TIM14 114,5181
#define GPIO_AF3_I3C1 120,5407
#define GPIO_AF3_I3C2 122,5539
#define GPIO_AF3_LPTIM2 124,5671
#define GPIO_AF3_LPTIM3 126,5805
#define GPIO_AF3_LPUART1 128,5939
#define GPIO_AF3_OCTOSPI1 130,6075
#define GPIO_AF3_TIM1 133,6238
#define GPIO_AF3_TIM8 136,6396
#define GPIO_AF3_COMP1 139,6626
#define GPIO_AF3_COMP2 140,6739
#define GPIO_AF3_ADF1 143,6942
#define GPIO_AF3_I2C3 146,7172
#define GPIO_AF4_CEC 153,7416
#define GPIO_AF4_DCMI 157,7668
#define GPIO_AF4_PSSI 161,7890
#define GPIO_AF4_I2C1 163,8022
#define GPIO_AF4_I2C2 164,8135
#define GPIO_AF4_I2C3 166,8267
#define GPIO_AF4_I2C4 169,8418
#define GPIO_AF4_LPTIM1 171,8550
#define GPIO_AF4_LPTIM2 172,8663
#define GPIO_AF4_SPI1 173,8776
#define GPIO_AF4_SPI3 175,8941
#define GPIO_AF4_TIM15 178,9115
#define GPIO_AF4_USART1 180,9248
#define GPIO_AF4_USART2 182,9387
#define GPIO_AF4_SAI1 185,9624
#define GPIO_AF4_MDF1 188,9827
#define GPIO_AF4_ADF1 191,9978
#define GPIO_AF5_CEC 198,10170
#define GPIO_AF5_I3C1 201,10328
#define GPIO_AF5_SPI3 202,10441
#define GPIO_AF5_LPTIM1 204,10580
#define GPIO_AF5_SPI1 205,10693
#define GPIO_AF5_SPI2 206,10806
#define GPIO_AF5_SPI4 208,10938
#define GPIO_AF5_SPI5 211,11089
#define GPIO_AF5_SPI6 214,11240
#define GPIO_AF5_I3C2 217,11470
#define GPIO_AF5_GFXTIM 219,11604
#define GPIO_AF5_AUDIOCLK 221,11738
#define GPIO_AF5_USART2 222,11851
#define GPIO_AF6_I2C4 229,12096
#define GPIO_AF6_OCTOSPI1 232,12251
#define GPIO_AF6_SAI1 235,12406
#define GPIO_AF6_SPI1 238,12614
#define GPIO_AF6_SPI2 239,12727
#define GPIO_AF6_SPI3 241,12896
#define GPIO_AF6_SPI4 243,13028
#define GPIO_AF6_UART4 246,13180
#define GPIO_AF6_USART6 249,13365
#define GPIO_AF6_UART12 252,13540
#define GPIO_AF6_USART10 255,13696
#define GPIO_AF6_UCPD1 258,13851
#define GPIO_AF6_I2C2 261,14082
#define GPIO_AF6_ETH 262,14195
#define GPIO_AF6_I2C1 263,14308
#define GPIO_AF6_USART12 264,14421
#define GPIO_AF7_SDMMC1 271,14668
#define GPIO_AF7_SPI2 273,14802
#define GPIO_AF7_SPI3 274,14915
#define GPIO_AF7_SPI6 276,15047
#define GPIO_AF7_UART7 279,15199
#define GPIO_AF7_UART8 282,15352
#define GPIO_AF7_UART12 286,15608
#define GPIO_AF7_USART1 289,15813
#define GPIO_AF7_USART2 290,15926
#define GPIO_AF7_USART3 291,16039
#define GPIO_AF7_USART6 293,16173
#define GPIO_AF7_USART10 296,16329
#define GPIO_AF7_USART11 299,16486
#define GPIO_AF7_ETH 302,16719
#define GPIO_AF8_I2C2 308,16966
#define GPIO_AF8_I3C1 309,17079
#define GPIO_AF8_USART1 310,17192
#define GPIO_AF8_LPUART1 312,17331
#define GPIO_AF8_SAI2 314,17463
#define GPIO_AF8_SDMMC1 317,17616
#define GPIO_AF8_SPI6 320,17769
#define GPIO_AF8_UART4 323,17921
#define GPIO_AF8_UART5 326,18074
#define GPIO_AF8_UART8 329,18227
#define GPIO_AF8_ETH 332,18458
#define GPIO_AF8_FMC 333,18571
#define GPIO_AF8_I3C2 334,18684
#define GPIO_AF8_OCTOSPI1 335,18797
#define GPIO_AF8_OCTOSPI2 338,19004
#define GPIO_AF8_MDF1 341,19159
#define GPIO_AF9_FDCAN1 347,19333
#define GPIO_AF9_FDCAN2 349,19467
#define GPIO_AF9_FMC 352,19625
#define GPIO_AF9_OCTOSPI1 355,19785
#define GPIO_AF9_SDMMC2 358,19942
#define GPIO_AF9_TIM13 361,20096
#define GPIO_AF9_TIM14 364,20249
#define GPIO_AF9_USART2 367,20408
#define GPIO_AF9_USART3 368,20521
#define GPIO_AF9_I2C3 371,20712
#define GPIO_AF9_I3C2 372,20825
#define GPIO_AF9_OCTOSPI2 375,21002
#define GPIO_AF9_FDCAN3 378,21159
#define GPIO_AF10_CRS 384,21336
#define GPIO_AF10_I3C1 386,21475
#define GPIO_AF10_SPI3 387,21588
#define GPIO_AF10_I3C2 390,21803
#define GPIO_AF10_FMC 393,21996
#define GPIO_AF10_OCTOSPI1 396,22156
#define GPIO_AF10_SAI2 399,22311
#define GPIO_AF10_SDMMC1 402,22495
#define GPIO_AF10_SDMMC2 405,22670
#define GPIO_AF10_TIM8 408,22823
#define GPIO_AF10_USB 411,22980
#define GPIO_AF10_LCD 414,23136
#define GPIO_AF10_ETH 417,23285
#define GPIO_AF10_OCTOSPI2 420,23439
#define GPIO_AF10_OTG_FS 423,23600
#define GPIO_AF10_OTG_HS 426,23763
#define GPIO_AF11_ETH 433,23961
#define GPIO_AF11_FMC 436,24116
#define GPIO_AF11_OCTOSPI1 439,24276
#define GPIO_AF11_SDMMC1 442,24464
#define GPIO_AF11_SDMMC2 445,24639
#define GPIO_AF11_UART7 448,24793
#define GPIO_AF11_UART9 451,24946
#define GPIO_AF11_UCPD1 454,25099
#define GPIO_AF11_I2C1 457,25258
#define GPIO_AF11_I2C2 458,25371
#define GPIO_AF11_SPI2 459,25484
#define GPIO_AF11_USART2 460,25597
#define GPIO_AF11_LCD 463,25754
#define GPIO_AF12_FMC 470,25952
#define GPIO_AF12_SDMMC1 473,26110
#define GPIO_AF12_COMP1 476,26270
#define GPIO_AF12_SPI1 477,26383
#define GPIO_AF12_ETH 480,26620
#define GPIO_AF13_DCMI 487,26866
#define GPIO_AF13_PSSI 488,26979
#define GPIO_AF13_FMC 491,27135
#define GPIO_AF13_LPTIM5 494,27293
#define GPIO_AF13_USART2 497,27453
#define GPIO_AF13_USART3 498,27566
#define GPIO_AF13_LPTIM6 501,27803
#define GPIO_AF13_LCD 504,28005
#define GPIO_AF14_LPTIM1 511,28205
#define GPIO_AF14_LPTIM2 512,28318
#define GPIO_AF14_TIM1 513,28431
#define GPIO_AF14_TIM2 514,28544
#define GPIO_AF14_TIM3 515,28657
#define GPIO_AF14_LPTIM3 518,28817
#define GPIO_AF14_LPTIM4 521,28972
#define GPIO_AF14_LPTIM5 524,29127
#define GPIO_AF14_LPTIM6 527,29282
#define GPIO_AF14_TIM2 530,29538
#define GPIO_AF14_UART5 533,29757
#define GPIO_AF14_USART6 536,29942
#define GPIO_AF14_LCD 539,30114
#define GPIO_AF14_PLAY1_IN 542,30265
#define GPIO_AF14_PLAY1_OUT 543,30378
#define GPIO_AF15_EVENTOUT 549,30554
#define IS_GPIO_AF(551,30647
#define GPIO_GET_INDEX(577,31301

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_i2c.h,6739
#define STM32H5xx_HAL_I2C_H21,793
  uint32_t Timing;49,1404
  uint32_t OwnAddress1;53,1654
  uint32_t AddressingMode;56,1824
  uint32_t DualAddressMode;59,2021
  uint32_t OwnAddress2;62,2212
  uint32_t OwnAddress2Masks;65,2408
  uint32_t GeneralCallMode;69,2690
  uint32_t NoStretchMode;72,2886
} I2C_InitTypeDef;75,3065
  HAL_I2C_STATE_RESET 110,4425
  HAL_I2C_STATE_READY 111,4521
  HAL_I2C_STATE_BUSY 112,4617
  HAL_I2C_STATE_BUSY_TX 113,4713
  HAL_I2C_STATE_BUSY_RX 114,4809
  HAL_I2C_STATE_LISTEN 115,4905
  HAL_I2C_STATE_BUSY_TX_LISTEN 116,5001
  HAL_I2C_STATE_BUSY_RX_LISTEN 118,5190
  HAL_I2C_STATE_ABORT 120,5376
} HAL_I2C_StateTypeDef;122,5474
  HAL_I2C_MODE_NONE 148,6267
  HAL_I2C_MODE_MASTER 149,6363
  HAL_I2C_MODE_SLAVE 150,6459
  HAL_I2C_MODE_MEM 151,6555
} HAL_I2C_ModeTypeDef;153,6653
#define HAL_I2C_ERROR_NONE 163,6820
#define HAL_I2C_ERROR_BERR 164,6900
#define HAL_I2C_ERROR_ARLO 165,6980
#define HAL_I2C_ERROR_AF 166,7060
#define HAL_I2C_ERROR_OVR 167,7140
#define HAL_I2C_ERROR_DMA 168,7220
#define HAL_I2C_ERROR_TIMEOUT 169,7300
#define HAL_I2C_ERROR_SIZE 170,7380
#define HAL_I2C_ERROR_DMA_PARAM 171,7460
#define HAL_I2C_ERROR_INVALID_CALLBACK 173,7583
#define HAL_I2C_ERROR_INVALID_PARAM 175,7717
typedef struct __I2C_HandleTypeDef184,7968
  I2C_TypeDef                *Instance;Instance186,8007
  I2C_InitTypeDef            Init;188,8105
  uint8_t                    *pBuffPtr;pBuffPtr190,8203
  uint16_t                   XferSize;192,8301
  __IO uint16_t              XferCount;194,8399
  __IO uint32_t              XferOptions;196,8497
  __IO uint32_t              PreviousState;199,8691
  HAL_StatusTypeDef(*XferISR)XferISR201,8789
  DMA_HandleTypeDef          *hdmatx;hdmatx205,8985
  DMA_HandleTypeDef          *hdmarx;hdmarx207,9083
  HAL_LockTypeDef            Lock;211,9218
  __IO HAL_I2C_StateTypeDef  State;213,9316
  __IO HAL_I2C_ModeTypeDef   Mode;215,9414
  __IO uint32_t              ErrorCode;217,9512
  __IO uint32_t              AddrEventCount;219,9610
  __IO uint32_t              Devaddress;221,9708
  __IO uint32_t              Memaddress;223,9806
  void (* MasterTxCpltCallback)226,9947
  void (* MasterRxCpltCallback)228,10068
  void (* SlaveTxCpltCallback)230,10189
  void (* SlaveRxCpltCallback)232,10309
  void (* ListenCpltCallback)234,10429
  void (* MemTxCpltCallback)236,10548
  void (* MemRxCpltCallback)238,10666
  void (* ErrorCallback)240,10784
  void (* AbortCpltCallback)242,10898
  void (* AddrCallback)245,11018
  void (* MspInitCallback)248,11175
  void (* MspDeInitCallback)250,11291
} I2C_HandleTypeDef;254,11457
  HAL_I2C_MASTER_TX_COMPLETE_CB_ID 262,11608
  HAL_I2C_MASTER_RX_COMPLETE_CB_ID 263,11715
  HAL_I2C_SLAVE_TX_COMPLETE_CB_ID 264,11822
  HAL_I2C_SLAVE_RX_COMPLETE_CB_ID 265,11929
  HAL_I2C_LISTEN_COMPLETE_CB_ID 266,12036
  HAL_I2C_MEM_TX_COMPLETE_CB_ID 267,12143
  HAL_I2C_MEM_RX_COMPLETE_CB_ID 268,12250
  HAL_I2C_ERROR_CB_ID 269,12357
  HAL_I2C_ABORT_CB_ID 270,12464
  HAL_I2C_MSPINIT_CB_ID 272,12573
  HAL_I2C_MSPDEINIT_CB_ID 273,12680
} HAL_I2C_CallbackIDTypeDef;275,12789
typedef  void (*pI2C_CallbackTypeDef)pI2C_CallbackTypeDef280,12881
typedef  void (*pI2C_AddrCallbackTypeDef)pI2C_AddrCallbackTypeDef282,12991
#define I2C_FIRST_FRAME 303,13539
#define I2C_FIRST_AND_NEXT_FRAME 304,13609
#define I2C_NEXT_FRAME 305,13699
#define I2C_FIRST_AND_LAST_FRAME 306,13789
#define I2C_LAST_FRAME 307,13859
#define I2C_LAST_FRAME_NO_STOP 308,13929
#define  I2C_OTHER_FRAME 313,14112
#define  I2C_OTHER_AND_LAST_FRAME 314,14167
#define I2C_ADDRESSINGMODE_7BIT 322,14312
#define I2C_ADDRESSINGMODE_10BIT 323,14367
#define I2C_DUALADDRESS_DISABLE 331,14522
#define I2C_DUALADDRESS_ENABLE 332,14577
#define I2C_OA2_NOMASK 340,14729
#define I2C_OA2_MASK01 341,14787
#define I2C_OA2_MASK02 342,14845
#define I2C_OA2_MASK03 343,14903
#define I2C_OA2_MASK04 344,14961
#define I2C_OA2_MASK05 345,15019
#define I2C_OA2_MASK06 346,15077
#define I2C_OA2_MASK07 347,15135
#define I2C_GENERALCALL_DISABLE 355,15309
#define I2C_GENERALCALL_ENABLE 356,15364
#define I2C_NOSTRETCH_DISABLE 364,15507
#define I2C_NOSTRETCH_ENABLE 365,15562
#define I2C_MEMADD_SIZE_8BIT 373,15719
#define I2C_MEMADD_SIZE_16BIT 374,15774
#define I2C_DIRECTION_TRANSMIT 382,15941
#define I2C_DIRECTION_RECEIVE 383,15996
#define  I2C_RELOAD_MODE 391,16141
#define  I2C_AUTOEND_MODE 392,16197
#define  I2C_SOFTEND_MODE 393,16254
#define  I2C_NO_STARTSTOP 401,16402
#define  I2C_GENERATE_STOP 402,16457
#define  I2C_GENERATE_START_READ 403,16537
#define  I2C_GENERATE_START_WRITE 404,16635
#define I2C_IT_ERRI 415,16984
#define I2C_IT_TCI 416,17039
#define I2C_IT_STOPI 417,17093
#define I2C_IT_NACKI 418,17149
#define I2C_IT_ADDRI 419,17205
#define I2C_IT_RXI 420,17261
#define I2C_IT_TXI 421,17315
#define I2C_FLAG_TXE 429,17459
#define I2C_FLAG_TXIS 430,17512
#define I2C_FLAG_RXNE 431,17566
#define I2C_FLAG_ADDR 432,17620
#define I2C_FLAG_AF 433,17674
#define I2C_FLAG_STOPF 434,17729
#define I2C_FLAG_TC 435,17784
#define I2C_FLAG_TCR 436,17836
#define I2C_FLAG_BERR 437,17889
#define I2C_FLAG_ARLO 438,17943
#define I2C_FLAG_OVR 439,17997
#define I2C_FLAG_PECERR 440,18050
#define I2C_FLAG_TIMEOUT 441,18106
#define I2C_FLAG_ALERT 442,18163
#define I2C_FLAG_BUSY 443,18218
#define I2C_FLAG_DIR 444,18272
#define __HAL_I2C_RESET_HANDLE_STATE(464,18675
#define __HAL_I2C_RESET_HANDLE_STATE(470,19220
#define __HAL_I2C_ENABLE_IT(487,20102
#define __HAL_I2C_DISABLE_IT(503,20946
#define __HAL_I2C_GET_IT_SOURCE(519,21870
#define I2C_FLAG_MASK 545,23453
#define __HAL_I2C_GET_FLAG(546,23491
#define __HAL_I2C_CLEAR_FLAG(566,24625
#define __HAL_I2C_ENABLE(574,25035
#define __HAL_I2C_DISABLE(580,25275
#define __HAL_I2C_GENERATE_NACK(586,25536
#define IS_I2C_ADDRESSING_MODE(741,33960
#define IS_I2C_DUAL_ADDRESS(744,34125
#define IS_I2C_OWN_ADDRESS2_MASK(747,34294
#define IS_I2C_GENERAL_CALL(756,34885
#define IS_I2C_NO_STRETCH(759,35048
#define IS_I2C_MEMADD_SIZE(762,35213
#define IS_TRANSFER_MODE(765,35372
#define IS_TRANSFER_REQUEST(769,35599
#define IS_I2C_TRANSFER_OPTIONS_REQUEST(774,35937
#define IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(782,36621
#define I2C_RESET_CR2(785,36818
#define I2C_GET_ADDR_MATCH(790,37222
#define I2C_GET_DIR(792,37407
#define I2C_GET_STOP_MODE(794,37586
#define I2C_GET_OWN_ADDRESS1(795,37685
#define I2C_GET_OWN_ADDRESS2(796,37794
#define IS_I2C_OWN_ADDRESS1(798,37905
#define IS_I2C_OWN_ADDRESS2(799,37984
#define I2C_MEM_ADD_MSB(801,38071
#define I2C_MEM_ADD_LSB(803,38279
#define I2C_GENERATE_START(805,38393
#define I2C_CHECK_FLAG(813,39128
#define I2C_CHECK_IT_SOURCE(815,39327

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_i2c_ex.h,321
#define STM32H5xx_HAL_I2C_EX_H21,808
#define I2C_ANALOGFILTER_ENABLE 47,1423
#define I2C_ANALOGFILTER_DISABLE 48,1476
#define I2C_FASTMODEPLUS_ENABLE 56,1629
#define I2C_FASTMODEPLUS_DISABLE 57,1745
#define IS_I2C_ANALOG_FILTER(124,3464
#define IS_I2C_DIGITAL_FILTER(127,3633
#define IS_I2C_FASTMODEPLUS(129,3702

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_icache.h,1376
#define STM32H5xx_HAL_ICACHE_H21,801
  uint32_t BaseAddress;50,1391
  uint32_t RemapAddress;52,1494
  uint32_t Size;54,1598
  uint32_t TrafficRoute;57,1774
  uint32_t OutputBurstType;60,1951
} ICACHE_RegionConfigTypeDef;62,2134
#define ICACHE_1WAY 76,2446
#define ICACHE_2WAYS 77,2546
#define ICACHE_MONITOR_HIT_MISS 85,2734
#define ICACHE_MONITOR_HIT 86,2843
#define ICACHE_MONITOR_MISS 87,2945
#define ICACHE_REGION_0 96,3165
#define ICACHE_REGION_1 97,3226
#define ICACHE_REGION_2 98,3287
#define ICACHE_REGION_3 99,3348
#define ICACHE_REGIONSIZE_2MB 107,3499
#define ICACHE_REGIONSIZE_4MB 108,3567
#define ICACHE_REGIONSIZE_8MB 109,3635
#define ICACHE_REGIONSIZE_16MB 110,3703
#define ICACHE_REGIONSIZE_32MB 111,3772
#define ICACHE_REGIONSIZE_64MB 112,3841
#define ICACHE_REGIONSIZE_128MB 113,3910
#define ICACHE_MASTER1_PORT 121,4074
#define ICACHE_MASTER2_PORT 122,4155
#define ICACHE_OUTPUT_BURST_WRAP 130,4338
#define ICACHE_OUTPUT_BURST_INCR 131,4411
#define ICACHE_IT_BUSYEND 140,4594
#define ICACHE_IT_ERROR 141,4681
#define ICACHE_FLAG_BUSY 149,4840
#define ICACHE_FLAG_BUSYEND 150,4918
#define ICACHE_FLAG_ERROR 151,5000
#define __HAL_ICACHE_ENABLE_IT(176,5786
#define __HAL_ICACHE_DISABLE_IT(184,6206
#define __HAL_ICACHE_GET_IT_SOURCE(193,6716
#define __HAL_ICACHE_GET_FLAG(204,7257
#define __HAL_ICACHE_CLEAR_FLAG(212,7663

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_pwr.h,4725
#define STM32H5xx_HAL_PWR_H21,793
  uint32_t PVDLevel;49,1332
  uint32_t Mode;53,1538
} PWR_PVDTypeDef;55,1699
#define PWR_PVDLEVEL_0 69,1990
#define PWR_PVDLEVEL_1 70,2089
#define PWR_PVDLEVEL_2 71,2188
#define PWR_PVDLEVEL_3 72,2287
#define PWR_PVDLEVEL_4 73,2386
#define PWR_PVDLEVEL_5 74,2485
#define PWR_PVDLEVEL_6 75,2584
#define PWR_PVDLEVEL_7 76,2683
#define PWR_PVD_MODE_NORMAL 85,2951
#define PWR_PVD_MODE_IT_RISING 86,3072
#define PWR_PVD_MODE_IT_FALLING 87,3193
#define PWR_PVD_MODE_IT_RISING_FALLING 89,3407
#define PWR_PVD_MODE_EVENT_RISING 91,3628
#define PWR_PVD_MODE_EVENT_FALLING 92,3749
#define PWR_PVD_MODE_EVENT_RISING_FALLING 93,3870
#define PWR_MAINREGULATOR_ON 101,4111
#define PWR_LOWPOWERREGULATOR_ON 102,4198
#define PWR_SLEEPENTRY_WFI 110,4377
#define PWR_SLEEPENTRY_WFE 111,4475
#define PWR_STOPENTRY_WFI 119,4663
#define PWR_STOPENTRY_WFE 120,4759
#define PWR_FLAG_STOPF 128,4925
#define PWR_FLAG_SBF 129,5027
#define PWR_FLAG_VOSRDY 130,5129
#define PWR_FLAG_ACTVOSRDY 131,5231
#define PWR_FLAG_BRR 132,5333
#define PWR_FLAG_VBATL 133,5435
#define PWR_FLAG_VBATH 134,5537
#define PWR_FLAG_TEMPL 135,5639
#define PWR_FLAG_TEMPH 136,5741
#define PWR_FLAG_AVDO 137,5843
#define PWR_FLAG_VDDIO2RDY 138,5945
#define PWR_FLAG_PVDO 139,6047
#define PWR_FLAG_USB33RDY 140,6149
#define PWR_WAKEUP_FLAG1 142,6253
#define PWR_WAKEUP_FLAG2 143,6355
#define PWR_WAKEUP_FLAG3 144,6457
#define PWR_WAKEUP_FLAG4 145,6559
#define PWR_WAKEUP_FLAG5 146,6661
#define PWR_WAKEUP_FLAG6 147,6763
#define PWR_WAKEUP_FLAG7 148,6865
#define PWR_WAKEUP_FLAG8 149,6967
#define PWR_WAKEUP_ALL_FLAG 150,7069
#define PWR_WAKEUP_PIN1 160,7314
#define PWR_WAKEUP_PIN2 161,7360
#define PWR_WAKEUP_PIN3 162,7406
#define PWR_WAKEUP_PIN4 163,7452
#define PWR_WAKEUP_PIN5 164,7498
#define PWR_WAKEUP_PIN6 166,7575
#define PWR_WAKEUP_PIN7 167,7621
#define PWR_WAKEUP_PIN8 168,7667
#define PWR_WAKEUP_PIN1_HIGH 172,7775
#define PWR_WAKEUP_PIN2_HIGH 173,7821
#define PWR_WAKEUP_PIN3_HIGH 174,7867
#define PWR_WAKEUP_PIN4_HIGH 175,7913
#define PWR_WAKEUP_PIN5_HIGH 176,7959
#define PWR_WAKEUP_PIN6_HIGH 178,8036
#define PWR_WAKEUP_PIN7_HIGH 179,8082
#define PWR_WAKEUP_PIN8_HIGH 180,8128
#define PWR_WAKEUP_PIN1_LOW 184,8235
#define PWR_WAKEUP_PIN2_LOW 185,8299
#define PWR_WAKEUP_PIN3_LOW 186,8363
#define PWR_WAKEUP_PIN4_LOW 187,8427
#define PWR_WAKEUP_PIN5_LOW 188,8491
#define PWR_WAKEUP_PIN6_LOW 190,8586
#define PWR_WAKEUP_PIN7_LOW 191,8650
#define PWR_WAKEUP_PIN8_LOW 192,8714
#define PWR_WKUP1 203,8914
#define PWR_WKUP2 204,9014
#define PWR_WKUP3 205,9114
#define PWR_WKUP4 206,9214
#define PWR_WKUP5 207,9314
#define PWR_WKUP6 208,9414
#define PWR_WKUP7 209,9514
#define PWR_WKUP8 210,9614
#define PWR_RET 211,9714
#define PWR_LPM 212,9814
#define PWR_SCM 213,9914
#define PWR_VB 214,10014
#define PWR_VUSB 215,10114
#define PWR_ALL 216,10214
#define PWR_ALL 221,10469
#define PWR_NSEC_PRIV 233,10786
#define PWR_NSEC_NPRIV 234,10891
#define PWR_PRIV 236,11003
#define PWR_NPRIV 237,11108
#define PWR_SEC_PRIV 239,11247
#define PWR_SEC_NPRIV 240,11352
#define __HAL_PWR_GET_FLAG(311,16774
#define __HAL_PWR_GET_FLAG(334,19274
#define __HAL_PWR_CLEAR_FLAG(381,23540
#define __HAL_PWR_CLEAR_FLAG(394,24490
#define __HAL_PWR_PVD_EXTI_ENABLE_IT(409,25302
#define __HAL_PWR_PVD_EXTI_DISABLE_IT(415,25467
#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT(421,25621
#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT(427,25776
#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE(433,25956
#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(439,26141
#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE(445,26329
#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(451,26516
#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE(457,26714
#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE(468,27139
#define __HAL_PWR_PVD_EXTI_GENERATE_SWIT(479,27560
#define __HAL_PWR_PVD_EXTI_GET_RISING_FLAG(485,27779
#define __HAL_PWR_PVD_EXTI_GET_FALLING_FLAG(492,28042
#define __HAL_PWR_PVD_EXTI_CLEAR_RISING_FLAG(499,28257
#define __HAL_PWR_PVD_EXTI_CLEAR_FALLING_FLAG(505,28435
#define __HAL_PWR_PVD_EXTI_CLEAR_FLAG(511,28606
#define PWR_EXTI_LINE_PVD 527,29096
#define  PWR_EWUP_MASK 530,29197
#define PWR_ITEM_ATTR_NSEC_PRIV_MASK 533,29262
#define PWR_ITEM_ATTR_SEC_PRIV_MASK 534,29367
#define IS_PWR_WAKEUP_PIN(546,29709
#define IS_PWR_WAKEUP_PIN(561,30720
#define IS_PWR_PVD_LEVEL(573,31415
#define IS_PWR_PVD_MODE(580,31775
#define IS_PWR_SLEEP_ENTRY(590,32247
#define IS_PWR_STOP_ENTRY(593,32388
#define IS_PWR_ITEMS_ATTRIBUTES(597,32555
#define IS_PWR_ATTRIBUTES(602,32786
#define IS_PWR_ATTRIBUTES(606,33019
#define IS_PWR_ATTRIBUTES(609,33178

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_pwr_ex.h,3343
#define STM32H5xx_HAL_PWR_EX_H21,808
  uint32_t AVDLevel;49,1365
  uint32_t Mode;54,1604
} PWREx_AVDTypeDef;58,1837
  uint32_t WakeUpPin;65,1955
  uint32_t PinPolarity;70,2205
  uint32_t PinPull;75,2457
} PWREx_WakeupPinTypeDef;79,2687
#define PWR_EXTERNAL_SOURCE_SUPPLY 93,2990
#define PWR_SUPPLY_CONFIG_MASK 97,3239
#define PWR_SUPPLY_CONFIG_MASK 99,3331
#define PWR_PIN_POLARITY_HIGH 108,3529
#define PWR_PIN_POLARITY_LOW 109,3574
#define PWR_PIN_NO_PULL 117,3713
#define PWR_PIN_PULL_UP 118,3754
#define PWR_PIN_PULL_DOWN 119,3795
#define PWR_AVDLEVEL_0 127,3938
#define PWR_AVDLEVEL_1 128,4037
#define PWR_AVDLEVEL_2 129,4136
#define PWR_AVDLEVEL_3 130,4235
#define PWR_AVD_MODE_NORMAL 138,4414
#define PWR_AVD_MODE_IT_RISING 139,4536
#define PWR_AVD_MODE_IT_FALLING 140,4658
#define PWR_AVD_MODE_IT_RISING_FALLING 142,4870
#define PWR_AVD_MODE_EVENT_RISING 144,5082
#define PWR_AVD_MODE_EVENT_FALLING 145,5204
#define PWR_AVD_MODE_EVENT_RISING_FALLING 146,5326
#define PWR_REGULATOR_VOLTAGE_SCALE0 154,5558
#define PWR_REGULATOR_VOLTAGE_SCALE1 155,5644
#define PWR_REGULATOR_VOLTAGE_SCALE2 156,5730
#define PWR_REGULATOR_VOLTAGE_SCALE3 157,5816
#define PWR_REGULATOR_SVOS_SCALE5 165,6026
#define PWR_REGULATOR_SVOS_SCALE4 166,6079
#define PWR_REGULATOR_SVOS_SCALE3 167,6132
#define PWR_BATTERY_CHARGING_RESISTOR_5 175,6340
#define PWR_BATTERY_CHARGING_RESISTOR_1_5 176,6448
#define PWR_RAM1_MEMORY_BLOCK 184,6660
#define PWR_RAM2_16_MEMORY_BLOCK 186,6819
#define PWR_RAM2_48_MEMORY_BLOCK 187,6943
#define PWR_RAM2_LOW_16_MEMORY_BLOCK 189,7105
#define PWR_RAM2_HIGH_16_MEMORY_BLOCK 190,7229
#define PWR_RAM2_48_MEMORY_BLOCK 191,7353
#define PWR_RAM2_MEMORY_BLOCK 193,7484
#define PWR_RAM3_MEMORY_BLOCK 196,7674
#define PWR_ETHERNET_MEMORY_BLOCK 199,7864
#define PWR_EXTI_LINE_AVD 209,8117
#define __HAL_PWR_AVD_EXTI_ENABLE_IT(229,8551
#define __HAL_PWR_AVD_EXTI_DISABLE_IT(235,8703
#define __HAL_PWR_AVD_EXTI_ENABLE_EVENT(241,8863
#define __HAL_PWR_AVD_EXTI_DISABLE_EVENT(247,9024
#define __HAL_PWR_AVD_EXTI_ENABLE_RISING_EDGE(253,9203
#define __HAL_PWR_AVD_EXTI_DISABLE_RISING_EDGE(259,9387
#define __HAL_PWR_AVD_EXTI_ENABLE_FALLING_EDGE(265,9574
#define __HAL_PWR_AVD_EXTI_DISABLE_FALLING_EDGE(271,9760
#define __HAL_PWR_AVD_EXTI_ENABLE_RISING_FALLING_EDGE(277,9959
#define __HAL_PWR_AVD_EXTI_DISABLE_RISING_FALLING_EDGE(287,10319
#define __HAL_PWR_PVD_AVD_EXTI_GET_RISING_FLAG(298,10710
#define __HAL_PWR_PVD_AVD_EXTI_GET_FALLING_FLAG(306,11027
#define __HAL_PWR_PVD_AVD_EXTI_CLEAR_FLAG(313,11279
#define __HAL_PWR_AVD_EXTI_GENERATE_SWIT(324,11632
#define __HAL_PWR_VOLTAGESCALING_CONFIG(348,13637
#define AVD_MODE_IT 370,14422
#define AVD_MODE_EVT 371,14469
#define AVD_RISING_EDGE 372,14516
#define AVD_FALLING_EDGE 373,14563
#define AVD_RISING_FALLING_EDGE 374,14610
#define IS_PWR_SUPPLY(389,14908
#define IS_PWR_WAKEUP_PIN_POLARITY(392,15034
#define IS_PWR_WAKEUP_PIN_PULL(396,15264
#define IS_PWR_WAKEUP_FLAG(401,15514
#define IS_PWR_VOLTAGE_SCALING_RANGE(410,16033
#define IS_PWR_STOP_MODE_REGULATOR_VOLTAGE(416,16464
#define IS_PWR_BATTERY_RESISTOR_SELECT(421,16817
#define IS_PWR_MEMORY_BLOCK(426,17095
#define IS_PWR_MEMORY_BLOCK(432,17530
#define IS_PWR_MEMORY_BLOCK(438,17954
#define IS_PWR_AVD_LEVEL(443,18177
#define IS_PWR_AVD_MODE(449,18472

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_rcc.h,60076
#define __STM32H5xx_HAL_RCC_H21,796
  uint32_t PLLState;48,1318
  uint32_t PLLSource;51,1493
  uint32_t PLLM;54,1666
  uint32_t PLLN;57,1851
  uint32_t PLLP;60,2043
  uint32_t PLLQ;64,2321
  uint32_t PLLR;67,2503
  uint32_t PLLRGE;70,2685
  uint32_t PLLVCOSEL;73,2853
  uint32_t PLLFRACN;76,3025
} RCC_PLLInitTypeDef;79,3231
  uint32_t OscillatorType;86,3396
  uint32_t HSEState;89,3589
  uint32_t LSEState;92,3774
  uint32_t HSIState;95,3959
  uint32_t HSIDiv;98,4144
  uint32_t HSICalibrationValue;101,4335
  uint32_t LSIState;105,4626
  uint32_t CSIState;108,4811
  uint32_t CSICalibrationValue;111,4973
  uint32_t HSI48State;114,5204
  RCC_PLLInitTypeDef PLL;117,5392
} RCC_OscInitTypeDef;119,5512
  uint32_t ClockType;126,5652
  uint32_t SYSCLKSource;129,5830
  uint32_t AHBCLKDivider;132,6028
  uint32_t APB1CLKDivider;135,6262
  uint32_t APB2CLKDivider;138,6498
  uint32_t APB3CLKDivider;141,6734
} RCC_ClkInitTypeDef;143,6973
#define RCC_OSCILLATORTYPE_NONE 165,7351
#define RCC_OSCILLATORTYPE_HSE 166,7450
#define RCC_OSCILLATORTYPE_HSI 167,7531
#define RCC_OSCILLATORTYPE_LSE 168,7612
#define RCC_OSCILLATORTYPE_LSI 169,7693
#define RCC_OSCILLATORTYPE_CSI 170,7774
#define RCC_OSCILLATORTYPE_HSI48 171,7855
#define RCC_HSE_OFF 179,8014
#define RCC_HSE_ON 180,8145
#define RCC_HSE_BYPASS 181,8274
#define RCC_HSE_BYPASS_DIGITAL 182,8425
#define RCC_LSE_OFF 190,8653
#define RCC_LSE_ON 191,8791
#define RCC_LSE_BYPASS 192,8928
#define RCC_LSE_BYPASS_DIGITAL 193,9086
#define RCC_HSI_OFF 201,9321
#define RCC_HSI_ON 202,9415
#define RCC_HSICALIBRATION_DEFAULT 204,9509
#define RCC_HSI_DIV1 212,9677
#define RCC_HSI_DIV2 213,9789
#define RCC_HSI_DIV4 214,9902
#define RCC_HSI_DIV8 215,10015
#define RCC_LSI_OFF 223,10204
#define RCC_LSI_ON 224,10294
#define RCC_CSI_OFF 232,10458
#define RCC_CSI_ON 233,10549
#define RCC_CSICALIBRATION_DEFAULT 235,10640
#define RCC_HSI48_OFF 243,10817
#define RCC_HSI48_ON 244,10909
#define RCC_PLL_NONE 252,11082
#define RCC_PLL_OFF 253,11134
#define RCC_PLL_ON 254,11186
#define RCC_PLL1_DIVP 262,11333
#define RCC_PLL1_DIVQ 263,11392
#define RCC_PLL1_DIVR 264,11451
#define RCC_PLL1_VCIRANGE_0 272,11599
#define RCC_PLL1_VCIRANGE_1 273,11745
#define RCC_PLL1_VCIRANGE_2 274,11891
#define RCC_PLL1_VCIRANGE_3 275,12037
#define RCC_PLL1_VCORANGE_WIDE 283,12272
#define RCC_PLL1_VCORANGE_MEDIUM 284,12396
#define RCC_PLL1_SOURCE_NONE 293,12617
#define RCC_PLL1_SOURCE_HSI 294,12673
#define RCC_PLL1_SOURCE_CSI 295,12738
#define RCC_PLL1_SOURCE_HSE 296,12803
#define RCC_CLOCKTYPE_SYSCLK 305,12987
#define RCC_CLOCKTYPE_HCLK 306,13070
#define RCC_CLOCKTYPE_PCLK1 307,13151
#define RCC_CLOCKTYPE_PCLK2 308,13233
#define RCC_CLOCKTYPE_PCLK3 309,13315
#define RCC_SYSCLKSOURCE_HSI 317,13491
#define RCC_SYSCLKSOURCE_CSI 318,13606
#define RCC_SYSCLKSOURCE_HSE 319,13721
#define RCC_SYSCLKSOURCE_PLLCLK 320,13836
#define RCC_SYSCLKSOURCE_STATUS_HSI 328,14060
#define RCC_SYSCLKSOURCE_STATUS_CSI 329,14171
#define RCC_SYSCLKSOURCE_STATUS_HSE 330,14282
#define RCC_SYSCLKSOURCE_STATUS_PLLCLK 331,14393
#define RCC_SYSCLK_DIV1 339,14593
#define RCC_SYSCLK_DIV2 340,14737
#define RCC_SYSCLK_DIV4 341,14882
#define RCC_SYSCLK_DIV8 342,15027
#define RCC_SYSCLK_DIV16 343,15172
#define RCC_SYSCLK_DIV64 344,15318
#define RCC_SYSCLK_DIV128 345,15464
#define RCC_SYSCLK_DIV256 346,15611
#define RCC_SYSCLK_DIV512 347,15758
#define RCC_HCLK_DIV1 355,16015
#define RCC_HCLK_DIV2 356,16140
#define RCC_HCLK_DIV4 357,16266
#define RCC_HCLK_DIV8 358,16392
#define RCC_HCLK_DIV16 359,16518
#define RCC_RTC_HSE_NOCLOCK 367,16736
#define RCC_RTC_HSE_DIV2 368,16790
#define RCC_RTC_HSE_DIV3 369,16844
#define RCC_RTC_HSE_DIV4 370,16898
#define RCC_RTC_HSE_DIV5 371,16952
#define RCC_RTC_HSE_DIV6 372,17006
#define RCC_RTC_HSE_DIV7 373,17060
#define RCC_RTC_HSE_DIV8 374,17114
#define RCC_RTC_HSE_DIV9 375,17168
#define RCC_RTC_HSE_DIV10 376,17222
#define RCC_RTC_HSE_DIV11 377,17276
#define RCC_RTC_HSE_DIV12 378,17330
#define RCC_RTC_HSE_DIV13 379,17384
#define RCC_RTC_HSE_DIV14 380,17438
#define RCC_RTC_HSE_DIV15 381,17492
#define RCC_RTC_HSE_DIV16 382,17546
#define RCC_RTC_HSE_DIV17 383,17600
#define RCC_RTC_HSE_DIV18 384,17654
#define RCC_RTC_HSE_DIV19 385,17708
#define RCC_RTC_HSE_DIV20 386,17762
#define RCC_RTC_HSE_DIV21 387,17816
#define RCC_RTC_HSE_DIV22 388,17870
#define RCC_RTC_HSE_DIV23 389,17924
#define RCC_RTC_HSE_DIV24 390,17978
#define RCC_RTC_HSE_DIV25 391,18032
#define RCC_RTC_HSE_DIV26 392,18086
#define RCC_RTC_HSE_DIV27 393,18140
#define RCC_RTC_HSE_DIV28 394,18194
#define RCC_RTC_HSE_DIV29 395,18248
#define RCC_RTC_HSE_DIV30 396,18302
#define RCC_RTC_HSE_DIV31 397,18356
#define RCC_RTC_HSE_DIV32 398,18410
#define RCC_RTC_HSE_DIV33 399,18464
#define RCC_RTC_HSE_DIV34 400,18518
#define RCC_RTC_HSE_DIV35 401,18572
#define RCC_RTC_HSE_DIV36 402,18626
#define RCC_RTC_HSE_DIV37 403,18680
#define RCC_RTC_HSE_DIV38 404,18734
#define RCC_RTC_HSE_DIV39 405,18788
#define RCC_RTC_HSE_DIV40 406,18842
#define RCC_RTC_HSE_DIV41 407,18896
#define RCC_RTC_HSE_DIV42 408,18950
#define RCC_RTC_HSE_DIV43 409,19004
#define RCC_RTC_HSE_DIV44 410,19058
#define RCC_RTC_HSE_DIV45 411,19112
#define RCC_RTC_HSE_DIV46 412,19166
#define RCC_RTC_HSE_DIV47 413,19220
#define RCC_RTC_HSE_DIV48 414,19274
#define RCC_RTC_HSE_DIV49 415,19328
#define RCC_RTC_HSE_DIV50 416,19382
#define RCC_RTC_HSE_DIV51 417,19436
#define RCC_RTC_HSE_DIV52 418,19490
#define RCC_RTC_HSE_DIV53 419,19544
#define RCC_RTC_HSE_DIV54 420,19598
#define RCC_RTC_HSE_DIV55 421,19652
#define RCC_RTC_HSE_DIV56 422,19706
#define RCC_RTC_HSE_DIV57 423,19760
#define RCC_RTC_HSE_DIV58 424,19814
#define RCC_RTC_HSE_DIV59 425,19868
#define RCC_RTC_HSE_DIV60 426,19922
#define RCC_RTC_HSE_DIV61 427,19976
#define RCC_RTC_HSE_DIV62 428,20030
#define RCC_RTC_HSE_DIV63 429,20084
#define RCC_RTCCLKSOURCE_NO_CLK 437,20226
#define RCC_RTCCLKSOURCE_LSE 438,20328
#define RCC_RTCCLKSOURCE_LSI 439,20442
#define RCC_RTCCLKSOURCE_HSE_DIVx 440,20556
#define RCC_RTCCLKSOURCE_HSE_DIV2 441,20683
#define RCC_RTCCLKSOURCE_HSE_DIV3 442,20737
#define RCC_RTCCLKSOURCE_HSE_DIV4 443,20791
#define RCC_RTCCLKSOURCE_HSE_DIV5 444,20845
#define RCC_RTCCLKSOURCE_HSE_DIV6 445,20899
#define RCC_RTCCLKSOURCE_HSE_DIV7 446,20953
#define RCC_RTCCLKSOURCE_HSE_DIV8 447,21007
#define RCC_RTCCLKSOURCE_HSE_DIV9 448,21061
#define RCC_RTCCLKSOURCE_HSE_DIV10 449,21115
#define RCC_RTCCLKSOURCE_HSE_DIV11 450,21169
#define RCC_RTCCLKSOURCE_HSE_DIV12 451,21223
#define RCC_RTCCLKSOURCE_HSE_DIV13 452,21277
#define RCC_RTCCLKSOURCE_HSE_DIV14 453,21331
#define RCC_RTCCLKSOURCE_HSE_DIV15 454,21385
#define RCC_RTCCLKSOURCE_HSE_DIV16 455,21439
#define RCC_RTCCLKSOURCE_HSE_DIV17 456,21493
#define RCC_RTCCLKSOURCE_HSE_DIV18 457,21547
#define RCC_RTCCLKSOURCE_HSE_DIV19 458,21601
#define RCC_RTCCLKSOURCE_HSE_DIV20 459,21655
#define RCC_RTCCLKSOURCE_HSE_DIV21 460,21709
#define RCC_RTCCLKSOURCE_HSE_DIV22 461,21763
#define RCC_RTCCLKSOURCE_HSE_DIV23 462,21817
#define RCC_RTCCLKSOURCE_HSE_DIV24 463,21871
#define RCC_RTCCLKSOURCE_HSE_DIV25 464,21925
#define RCC_RTCCLKSOURCE_HSE_DIV26 465,21979
#define RCC_RTCCLKSOURCE_HSE_DIV27 466,22033
#define RCC_RTCCLKSOURCE_HSE_DIV28 467,22087
#define RCC_RTCCLKSOURCE_HSE_DIV29 468,22141
#define RCC_RTCCLKSOURCE_HSE_DIV30 469,22195
#define RCC_RTCCLKSOURCE_HSE_DIV31 470,22249
#define RCC_RTCCLKSOURCE_HSE_DIV32 471,22303
#define RCC_RTCCLKSOURCE_HSE_DIV33 472,22357
#define RCC_RTCCLKSOURCE_HSE_DIV34 473,22411
#define RCC_RTCCLKSOURCE_HSE_DIV35 474,22465
#define RCC_RTCCLKSOURCE_HSE_DIV36 475,22519
#define RCC_RTCCLKSOURCE_HSE_DIV37 476,22573
#define RCC_RTCCLKSOURCE_HSE_DIV38 477,22627
#define RCC_RTCCLKSOURCE_HSE_DIV39 478,22681
#define RCC_RTCCLKSOURCE_HSE_DIV40 479,22735
#define RCC_RTCCLKSOURCE_HSE_DIV41 480,22789
#define RCC_RTCCLKSOURCE_HSE_DIV42 481,22843
#define RCC_RTCCLKSOURCE_HSE_DIV43 482,22897
#define RCC_RTCCLKSOURCE_HSE_DIV44 483,22951
#define RCC_RTCCLKSOURCE_HSE_DIV45 484,23005
#define RCC_RTCCLKSOURCE_HSE_DIV46 485,23059
#define RCC_RTCCLKSOURCE_HSE_DIV47 486,23113
#define RCC_RTCCLKSOURCE_HSE_DIV48 487,23167
#define RCC_RTCCLKSOURCE_HSE_DIV49 488,23221
#define RCC_RTCCLKSOURCE_HSE_DIV50 489,23275
#define RCC_RTCCLKSOURCE_HSE_DIV51 490,23329
#define RCC_RTCCLKSOURCE_HSE_DIV52 491,23383
#define RCC_RTCCLKSOURCE_HSE_DIV53 492,23437
#define RCC_RTCCLKSOURCE_HSE_DIV54 493,23491
#define RCC_RTCCLKSOURCE_HSE_DIV55 494,23545
#define RCC_RTCCLKSOURCE_HSE_DIV56 495,23599
#define RCC_RTCCLKSOURCE_HSE_DIV57 496,23653
#define RCC_RTCCLKSOURCE_HSE_DIV58 497,23707
#define RCC_RTCCLKSOURCE_HSE_DIV59 498,23761
#define RCC_RTCCLKSOURCE_HSE_DIV60 499,23815
#define RCC_RTCCLKSOURCE_HSE_DIV61 500,23869
#define RCC_RTCCLKSOURCE_HSE_DIV62 501,23923
#define RCC_RTCCLKSOURCE_HSE_DIV63 502,23977
#define RCC_MCO1 510,24105
#define RCC_MCO2 511,24159
#define RCC_MCO1SOURCE_HSI 519,24308
#define RCC_MCO1SOURCE_LSE 520,24364
#define RCC_MCO1SOURCE_HSE 521,24426
#define RCC_MCO1SOURCE_PLL1Q 522,24488
#define RCC_MCO1SOURCE_HSI48 523,24583
#define RCC_MCO2SOURCE_SYSCLK 532,24742
#define RCC_MCO2SOURCE_PLL2P 533,24797
#define RCC_MCO2SOURCE_HSE 534,24858
#define RCC_MCO2SOURCE_PLL1P 535,24919
#define RCC_MCO2SOURCE_CSI 536,25013
#define RCC_MCO2SOURCE_LSI 537,25074
#define RCC_MCODIV_1 546,25266
#define RCC_MCODIV_2 547,25327
#define RCC_MCODIV_3 548,25388
#define RCC_MCODIV_4 549,25483
#define RCC_MCODIV_5 550,25544
#define RCC_MCODIV_6 551,25639
#define RCC_MCODIV_7 552,25734
#define RCC_MCODIV_8 553,25851
#define RCC_MCODIV_9 554,25912
#define RCC_MCODIV_10 555,26007
#define RCC_MCODIV_11 556,26102
#define RCC_MCODIV_12 557,26219
#define RCC_MCODIV_13 558,26314
#define RCC_MCODIV_14 559,26431
#define RCC_MCODIV_15 560,26548
#define RCC_IT_LSIRDY 568,26682
#define RCC_IT_LSERDY 569,26777
#define RCC_IT_CSIRDY 570,26872
#define RCC_IT_HSIRDY 571,26967
#define RCC_IT_HSERDY 572,27064
#define RCC_IT_HSI48RDY 573,27159
#define RCC_IT_PLL1RDY 574,27256
#define RCC_IT_PLL2RDY 575,27352
#define RCC_IT_PLL3RDY 577,27476
#define RCC_IT_HSECSS 579,27600
#define RCC_FLAG_CSIRDY 595,28078
#define RCC_FLAG_HSIRDY 596,28202
#define RCC_FLAG_HSIDIVF 597,28326
#define RCC_FLAG_HSERDY 598,28452
#define RCC_FLAG_PLL1RDY 599,28576
#define RCC_FLAG_PLL2RDY 600,28701
#define RCC_FLAG_PLL3RDY 602,28854
#define RCC_FLAG_HSI48RDY 604,29007
#define RCC_FLAG_LSERDY 607,29169
#define RCC_FLAG_LSECSSD 608,29296
#define RCC_FLAG_LSIRDY 609,29449
#define RCC_FLAG_RMVF 612,29611
#define RCC_FLAG_PINRST 613,29740
#define RCC_FLAG_BORRST 614,29866
#define RCC_FLAG_SFTRST 615,29992
#define RCC_FLAG_IWDGRST 616,30123
#define RCC_FLAG_WWDGRST 617,30266
#define RCC_FLAG_LPWRRST 618,30404
#define RCC_RESET_FLAG_PIN 627,30614
#define RCC_RESET_FLAG_PWR 628,30696
#define RCC_RESET_FLAG_SW 629,30789
#define RCC_RESET_FLAG_IWDG 630,30876
#define RCC_RESET_FLAG_WWDG 631,30975
#define RCC_RESET_FLAG_LPWR 632,31069
#define RCC_RESET_FLAG_ALL 633,31157
#define RCC_LSEDRIVE_LOW 642,31455
#define RCC_LSEDRIVE_MEDIUMLOW 643,31553
#define RCC_LSEDRIVE_MEDIUMHIGH 644,31658
#define RCC_LSEDRIVE_HIGH 645,31764
#define RCC_STOP_WAKEUPCLOCK_HSI 653,31958
#define RCC_STOP_WAKEUPCLOCK_CSI 654,32071
#define RCC_STOP_KERWAKEUPCLOCK_HSI 662,32289
#define RCC_STOP_KERWAKEUPCLOCK_CSI 663,32415
#define RCC_HSI 674,32695
#define RCC_HSE 675,32754
#define RCC_CSI 676,32813
#define RCC_LSI 677,32872
#define RCC_LSE 678,32931
#define RCC_SYSCLK 679,32990
#define RCC_PRESC 680,33052
#define RCC_PLL1 681,33113
#define RCC_PLL2 682,33173
#define RCC_PLL3 683,33233
#define RCC_HSI48 684,33293
#define RCC_RMVF 685,33354
#define RCC_CKPERSEL 686,33414
#define RCC_ALL 687,33478
#define RCC_NSEC_PRIV 700,33948
#define RCC_NSEC_NPRIV 701,34055
#define RCC_PRIV 703,34169
#define RCC_NPRIV 704,34265
#define RCC_SEC_PRIV 707,34459
#define RCC_SEC_NPRIV 708,34566
#define __HAL_RCC_GPDMA1_CLK_ENABLE(732,35265
#define __HAL_RCC_GPDMA2_CLK_ENABLE(740,35862
#define __HAL_RCC_CORDIC_CLK_ENABLE(749,36473
#define __HAL_RCC_FMAC_CLK_ENABLE(759,37103
#define __HAL_RCC_CRC_CLK_ENABLE(768,37701
#define __HAL_RCC_RAMCFG_CLK_ENABLE(776,38278
#define __HAL_RCC_FLASH_CLK_ENABLE(784,38861
#define __HAL_RCC_ETH_CLK_ENABLE(793,39460
#define __HAL_RCC_ETHTX_CLK_ENABLE(801,40035
#define __HAL_RCC_ETHRX_CLK_ENABLE(809,40614
#define __HAL_RCC_GTZC1_CLK_ENABLE(818,41209
#define __HAL_RCC_BKPRAM_CLK_ENABLE(826,41790
#define __HAL_RCC_DCACHE1_CLK_ENABLE(835,42395
#define __HAL_RCC_SRAM1_CLK_ENABLE(844,43002
#define __HAL_RCC_GPDMA1_CLK_DISABLE(852,43583
#define __HAL_RCC_GPDMA2_CLK_DISABLE(854,43679
#define __HAL_RCC_CORDIC_CLK_DISABLE(857,43796
#define __HAL_RCC_FMAC_CLK_DISABLE(861,43932
#define __HAL_RCC_FLASH_CLK_DISABLE(864,44045
#define __HAL_RCC_CRC_CLK_DISABLE(866,44140
#define __HAL_RCC_RAMCFG_CLK_DISABLE(868,44233
#define __HAL_RCC_ETH_CLK_DISABLE(871,44347
#define __HAL_RCC_ETHTX_CLK_DISABLE(873,44440
#define __HAL_RCC_ETHRX_CLK_DISABLE(875,44535
#define __HAL_RCC_GTZC1_CLK_DISABLE(878,44646
#define __HAL_RCC_BKPRAM_CLK_DISABLE(880,44741
#define __HAL_RCC_DCACHE1_CLK_DISABLE(883,44859
#define __HAL_RCC_SRAM1_CLK_DISABLE(886,44978
#define __HAL_RCC_GPIOA_CLK_ENABLE(899,45454
#define __HAL_RCC_GPIOB_CLK_ENABLE(907,46035
#define __HAL_RCC_GPIOC_CLK_ENABLE(915,46616
#define __HAL_RCC_GPIOD_CLK_ENABLE(923,47197
#define __HAL_RCC_GPIOE_CLK_ENABLE(932,47798
#define __HAL_RCC_GPIOF_CLK_ENABLE(942,48419
#define __HAL_RCC_GPIOG_CLK_ENABLE(952,49040
#define __HAL_RCC_GPIOH_CLK_ENABLE(961,49641
#define __HAL_RCC_GPIOI_CLK_ENABLE(970,50242
#define __HAL_RCC_ADC_CLK_ENABLE(979,50843
#define __HAL_RCC_DAC1_CLK_ENABLE(987,51420
#define __HAL_RCC_DCMI_PSSI_CLK_ENABLE(996,52018
#define __HAL_RCC_DCMI_CLK_ENABLE(1004,52605
#define __HAL_RCC_AES_CLK_ENABLE(1008,52762
#define __HAL_RCC_HASH_CLK_ENABLE(1018,53376
#define __HAL_RCC_RNG_CLK_ENABLE(1027,53987
#define __HAL_RCC_PKA_CLK_ENABLE(1036,54582
#define __HAL_RCC_SAES_CLK_ENABLE(1046,55196
#define __HAL_RCC_SRAM2_CLK_ENABLE(1055,55794
#define __HAL_RCC_SRAM3_CLK_ENABLE(1063,56398
#define __HAL_RCC_GPIOA_CLK_DISABLE(1072,57004
#define __HAL_RCC_GPIOB_CLK_DISABLE(1074,57099
#define __HAL_RCC_GPIOC_CLK_DISABLE(1076,57194
#define __HAL_RCC_GPIOD_CLK_DISABLE(1078,57289
#define __HAL_RCC_GPIOE_CLK_DISABLE(1081,57404
#define __HAL_RCC_GPIOF_CLK_DISABLE(1085,57539
#define __HAL_RCC_GPIOG_CLK_DISABLE(1089,57674
#define __HAL_RCC_GPIOH_CLK_DISABLE(1092,57789
#define __HAL_RCC_GPIOI_CLK_DISABLE(1095,57904
#define __HAL_RCC_ADC_CLK_DISABLE(1098,58019
#define __HAL_RCC_DAC1_CLK_DISABLE(1100,58112
#define __HAL_RCC_DCMI_PSSI_CLK_DISABLE(1103,58225
#define __HAL_RCC_DCMI_CLK_DISABLE(1104,58322
#define __HAL_RCC_AES_CLK_DISABLE(1108,58480
#define __HAL_RCC_HASH_CLK_DISABLE(1112,58611
#define __HAL_RCC_RNG_CLK_DISABLE(1115,58724
#define __HAL_RCC_PKA_CLK_DISABLE(1118,58835
#define __HAL_RCC_SAES_CLK_DISABLE(1122,58965
#define __HAL_RCC_SRAM2_CLK_DISABLE(1125,59078
#define __HAL_RCC_SRAM3_CLK_DISABLE(1128,59198
#define __HAL_RCC_OTFDEC1_CLK_ENABLE(1143,59710
#define __HAL_RCC_OTFDEC2_CLK_ENABLE(1153,60367
#define __HAL_RCC_SDMMC1_CLK_ENABLE(1163,61023
#define __HAL_RCC_SDMMC2_CLK_ENABLE(1173,61676
#define __HAL_RCC_FMC_CLK_ENABLE(1183,62331
#define __HAL_RCC_OSPI1_CLK_ENABLE(1193,62982
#define __HAL_RCC_OSPI2_CLK_ENABLE(1203,63643
#define __HAL_RCC_OSPIM_CLK_ENABLE(1213,64304
#define __HAL_RCC_OTFDEC1_CLK_DISABLE(1223,64964
#define __HAL_RCC_OTFDEC2_CLK_DISABLE(1227,65105
#define __HAL_RCC_SDMMC1_CLK_DISABLE(1231,65245
#define __HAL_RCC_SDMMC2_CLK_DISABLE(1235,65383
#define __HAL_RCC_FMC_CLK_DISABLE(1239,65523
#define __HAL_RCC_OSPI1_CLK_DISABLE(1243,65662
#define __HAL_RCC_OSPI2_CLK_DISABLE(1247,65806
#define __HAL_RCC_OSPIM_CLK_DISABLE(1251,65950
#define __HAL_RCC_TIM2_CLK_ENABLE(1266,66443
#define __HAL_RCC_TIM3_CLK_ENABLE(1274,67033
#define __HAL_RCC_TIM4_CLK_ENABLE(1283,67642
#define __HAL_RCC_TIM5_CLK_ENABLE(1293,68270
#define __HAL_RCC_TIM6_CLK_ENABLE(1302,68879
#define __HAL_RCC_TIM7_CLK_ENABLE(1310,69469
#define __HAL_RCC_TIM12_CLK_ENABLE(1319,70079
#define __HAL_RCC_TIM13_CLK_ENABLE(1330,70713
#define __HAL_RCC_TIM14_CLK_ENABLE(1340,71345
#define __HAL_RCC_WWDG_CLK_ENABLE(1349,71957
#define __HAL_RCC_OPAMP_CLK_ENABLE(1358,72568
#define __HAL_RCC_SPI2_CLK_ENABLE(1367,73181
#define __HAL_RCC_SPI3_CLK_ENABLE(1375,73771
#define __HAL_RCC_COMP_CLK_ENABLE(1384,74381
#define __HAL_RCC_USART2_CLK_ENABLE(1393,74991
#define __HAL_RCC_USART3_CLK_ENABLE(1401,75585
#define __HAL_RCC_UART4_CLK_ENABLE(1410,76199
#define __HAL_RCC_UART5_CLK_ENABLE(1420,76831
#define  __HAL_RCC_I2C1_CLK_ENABLE(1429,77443
#define  __HAL_RCC_I2C2_CLK_ENABLE(1437,78033
#define  __HAL_RCC_I3C1_CLK_ENABLE(1445,78623
#define   __HAL_RCC_CRS_CLK_ENABLE(1453,79213
#define __HAL_RCC_USART6_CLK_ENABLE(1462,79822
#define __HAL_RCC_USART10_CLK_ENABLE(1472,80459
#define __HAL_RCC_USART11_CLK_ENABLE(1482,81099
#define __HAL_RCC_CEC_CLK_ENABLE(1492,81735
#define __HAL_RCC_UART7_CLK_ENABLE(1502,82361
#define __HAL_RCC_UART8_CLK_ENABLE(1512,82993
#define __HAL_RCC_UART9_CLK_ENABLE(1522,83625
#define __HAL_RCC_UART12_CLK_ENABLE(1532,84258
#define __HAL_RCC_DTS_CLK_ENABLE(1541,84873
#define __HAL_RCC_LPTIM2_CLK_ENABLE(1549,85461
#define __HAL_RCC_FDCAN_CLK_ENABLE(1557,86055
#define __HAL_RCC_UCPD1_CLK_ENABLE(1566,86667
#define __HAL_RCC_TIM2_CLK_DISABLE(1575,87279
#define __HAL_RCC_TIM3_CLK_DISABLE(1577,87372
#define __HAL_RCC_TIM4_CLK_DISABLE(1580,87484
#define __HAL_RCC_TIM5_CLK_DISABLE(1584,87615
#define __HAL_RCC_TIM6_CLK_DISABLE(1587,87727
#define __HAL_RCC_TIM7_CLK_DISABLE(1589,87820
#define __HAL_RCC_TIM12_CLK_DISABLE(1592,87933
#define __HAL_RCC_TIM13_CLK_DISABLE(1596,88067
#define __HAL_RCC_TIM14_CLK_DISABLE(1600,88201
#define __HAL_RCC_WWDG_CLK_DISABLE(1603,88315
#define __HAL_RCC_OPAMP_CLK_DISABLE(1606,88429
#define __HAL_RCC_SPI2_CLK_DISABLE(1609,88544
#define __HAL_RCC_SPI3_CLK_DISABLE(1611,88637
#define __HAL_RCC_COMP_CLK_DISABLE(1614,88750
#define __HAL_RCC_USART2_CLK_DISABLE(1617,88863
#define __HAL_RCC_USART3_CLK_DISABLE(1619,88958
#define __HAL_RCC_UART4_CLK_DISABLE(1622,89073
#define __HAL_RCC_UART5_CLK_DISABLE(1626,89207
#define __HAL_RCC_I2C1_CLK_DISABLE(1629,89321
#define __HAL_RCC_I2C2_CLK_DISABLE(1631,89414
#define __HAL_RCC_I3C1_CLK_DISABLE(1633,89507
#define __HAL_RCC_CRS_CLK_DISABLE(1635,89600
#define __HAL_RCC_USART6_CLK_DISABLE(1638,89713
#define __HAL_RCC_USART10_CLK_DISABLE(1642,89851
#define __HAL_RCC_USART11_CLK_DISABLE(1646,89991
#define __HAL_RCC_CEC_CLK_DISABLE(1650,90127
#define __HAL_RCC_UART7_CLK_DISABLE(1654,90257
#define __HAL_RCC_UART8_CLK_DISABLE(1658,90391
#define __HAL_RCC_UART9_CLK_DISABLE(1663,90527
#define __HAL_RCC_UART12_CLK_DISABLE(1667,90662
#define __HAL_RCC_DTS_CLK_DISABLE(1670,90778
#define __HAL_RCC_LPTIM2_CLK_DISABLE(1672,90871
#define __HAL_RCC_FDCAN_CLK_DISABLE(1674,90966
#define __HAL_RCC_UCPD1_CLK_DISABLE(1677,91080
#define __HAL_RCC_TIM1_CLK_ENABLE(1691,91564
#define __HAL_RCC_SPI1_CLK_ENABLE(1699,92150
#define __HAL_RCC_TIM8_CLK_ENABLE(1708,92755
#define __HAL_RCC_USART1_CLK_ENABLE(1717,93360
#define __HAL_RCC_TIM15_CLK_ENABLE(1726,93970
#define __HAL_RCC_TIM16_CLK_ENABLE(1736,94598
#define __HAL_RCC_TIM17_CLK_ENABLE(1746,95226
#define __HAL_RCC_SPI4_CLK_ENABLE(1756,95853
#define __HAL_RCC_SPI6_CLK_ENABLE(1766,96477
#define __HAL_RCC_SAI1_CLK_ENABLE(1776,97101
#define __HAL_RCC_SAI2_CLK_ENABLE(1786,97725
#define __HAL_RCC_USB_CLK_ENABLE(1796,98355
#define __HAL_RCC_LTDC_CLK_ENABLE(1806,98981
#define __HAL_RCC_GFXTIM_CLK_ENABLE(1816,99605
#define __HAL_RCC_TIM1_CLK_DISABLE(1825,100214
#define __HAL_RCC_SPI1_CLK_DISABLE(1827,100308
#define __HAL_RCC_TIM8_CLK_DISABLE(1830,100421
#define __HAL_RCC_USART1_CLK_DISABLE(1833,100534
#define __HAL_RCC_TIM15_CLK_DISABLE(1836,100650
#define __HAL_RCC_TIM16_CLK_DISABLE(1840,100785
#define __HAL_RCC_TIM17_CLK_DISABLE(1844,100920
#define __HAL_RCC_SPI4_CLK_DISABLE(1848,101054
#define __HAL_RCC_SPI6_CLK_DISABLE(1852,101186
#define __HAL_RCC_SAI1_CLK_DISABLE(1856,101318
#define __HAL_RCC_SAI2_CLK_DISABLE(1860,101450
#define __HAL_RCC_USB_CLK_DISABLE(1864,101588
#define __HAL_RCC_LTDC_CLK_DISABLE(1868,101725
#define __HAL_RCC_GFXTIM_CLK_DISABLE(1872,101859
#define __HAL_RCC_SBS_CLK_ENABLE(1885,102344
#define __HAL_RCC_SPI5_CLK_ENABLE(1894,102940
#define __HAL_RCC_LPUART1_CLK_ENABLE(1903,103545
#define __HAL_RCC_I2C3_CLK_ENABLE(1912,104156
#define __HAL_RCC_I2C4_CLK_ENABLE(1922,104780
#define __HAL_RCC_I3C2_CLK_ENABLE(1932,105404
#define __HAL_RCC_LPTIM1_CLK_ENABLE(1941,106009
#define __HAL_RCC_LPTIM3_CLK_ENABLE(1950,106620
#define __HAL_RCC_LPTIM4_CLK_ENABLE(1960,107252
#define __HAL_RCC_LPTIM5_CLK_ENABLE(1970,107884
#define __HAL_RCC_LPTIM6_CLK_ENABLE(1980,108516
#define __HAL_RCC_VREF_CLK_ENABLE(1990,109149
#define __HAL_RCC_RTC_CLK_ENABLE(1999,109757
#define __HAL_RCC_PLAY1_CLK_ENABLE(2008,110361
#define __HAL_RCC_PLAY1APB_CLK_ENABLE(2016,110949
#define __HAL_RCC_SBS_CLK_DISABLE(2025,111563
#define __HAL_RCC_SPI5_CLK_DISABLE(2028,111675
#define __HAL_RCC_LPUART1_CLK_DISABLE(2031,111788
#define __HAL_RCC_I2C3_CLK_DISABLE(2034,111904
#define __HAL_RCC_I2C4_CLK_DISABLE(2038,112036
#define __HAL_RCC_I3C2_CLK_DISABLE(2042,112168
#define __HAL_RCC_LPTIM1_CLK_DISABLE(2045,112281
#define __HAL_RCC_LPTIM3_CLK_DISABLE(2048,112398
#define __HAL_RCC_LPTIM4_CLK_DISABLE(2052,112536
#define __HAL_RCC_LPTIM5_CLK_DISABLE(2056,112674
#define __HAL_RCC_LPTIM6_CLK_DISABLE(2060,112812
#define __HAL_RCC_VREF_CLK_DISABLE(2064,112951
#define __HAL_RCC_RTC_CLK_DISABLE(2067,113067
#define __HAL_RCC_PLAY1_CLK_DISABLE(2070,113184
#define __HAL_RCC_PLAY1APB_CLK_DISABLE(2071,113277
#define __HAL_RCC_AHB1_CLK_DISABLE(2086,113976
#define __HAL_RCC_AHB2_CLK_DISABLE(2094,114544
#define __HAL_RCC_AHB4_CLK_DISABLE(2103,115142
#define __HAL_RCC_APB1_CLK_DISABLE(2112,115741
#define __HAL_RCC_APB2_CLK_DISABLE(2120,116309
#define __HAL_RCC_APB3_CLK_DISABLE(2128,116878
#define __HAL_RCC_AHB1_CLK_ENABLE(2137,117449
#define __HAL_RCC_AHB2_CLK_ENABLE(2139,117541
#define __HAL_RCC_AHB4_CLK_ENABLE(2142,117663
#define __HAL_RCC_APB1_CLK_ENABLE(2145,117785
#define __HAL_RCC_APB2_CLK_ENABLE(2147,117877
#define __HAL_RCC_APB3_CLK_ENABLE(2149,117969
#define __HAL_RCC_GPDMA1_IS_CLK_ENABLED(2162,118475
#define __HAL_RCC_GPDMA2_IS_CLK_ENABLED(2164,118579
#define __HAL_RCC_FLASH_IS_CLK_ENABLED(2166,118683
#define __HAL_RCC_CRC_IS_CLK_ENABLED(2168,118786
#define __HAL_RCC_CORDIC_IS_CLK_ENABLED(2171,118908
#define __HAL_RCC_FMAC_IS_CLK_ENABLED(2175,119052
#define __HAL_RCC_RAMCFG_IS_CLK_ENABLED(2178,119173
#define __HAL_RCC_ETH_IS_CLK_ENABLED(2181,119295
#define __HAL_RCC_ETHTX_IS_CLK_ENABLED(2183,119396
#define __HAL_RCC_ETHRX_IS_CLK_ENABLED(2185,119499
#define __HAL_RCC_GTZC1_IS_CLK_ENABLED(2188,119618
#define __HAL_RCC_BKPRAM_IS_CLK_ENABLED(2190,119721
#define __HAL_RCC_DCACHE1_IS_CLK_ENABLED(2193,119847
#define __HAL_RCC_SRAM1_IS_CLK_ENABLED(2196,119974
#define __HAL_RCC_GPDMA1_IS_CLK_DISABLED(2199,120079
#define __HAL_RCC_GPDMA2_IS_CLK_DISABLED(2201,120183
#define __HAL_RCC_FLASH_IS_CLK_DISABLED(2203,120287
#define __HAL_RCC_CRC_IS_CLK_DISABLED(2205,120390
#define __HAL_RCC_CORDIC_IS_CLK_DISABLED(2208,120512
#define __HAL_RCC_FMAC_IS_CLK_DISABLED(2212,120656
#define __HAL_RCC_RAMCFG_IS_CLK_DISABLED(2215,120777
#define __HAL_RCC_ETH_IS_CLK_DISABLED(2218,120899
#define __HAL_RCC_ETHTX_IS_CLK_DISABLED(2220,121000
#define __HAL_RCC_ETHRX_IS_CLK_DISABLED(2222,121103
#define __HAL_RCC_GTZC1_IS_CLK_DISABLED(2225,121222
#define __HAL_RCC_BKPRAM_IS_CLK_DISABLED(2227,121325
#define __HAL_RCC_DCACHE1_IS_CLK_DISABLED(2230,121451
#define __HAL_RCC_SRAM1_IS_CLK_DISABLED(2233,121578
#define __HAL_RCC_GPIOA_IS_CLK_ENABLED(2246,122095
#define __HAL_RCC_GPIOB_IS_CLK_ENABLED(2248,122198
#define __HAL_RCC_GPIOC_IS_CLK_ENABLED(2250,122301
#define __HAL_RCC_GPIOD_IS_CLK_ENABLED(2252,122404
#define __HAL_RCC_GPIOE_IS_CLK_ENABLED(2255,122527
#define __HAL_RCC_GPIOF_IS_CLK_ENABLED(2259,122670
#define __HAL_RCC_GPIOG_IS_CLK_ENABLED(2263,122813
#define __HAL_RCC_GPIOH_IS_CLK_ENABLED(2266,122936
#define __HAL_RCC_GPIOI_IS_CLK_ENABLED(2269,123059
#define __HAL_RCC_ADC_IS_CLK_ENABLED(2272,123182
#define __HAL_RCC_DAC1_IS_CLK_ENABLED(2274,123283
#define __HAL_RCC_DCMI_PSSI_IS_CLK_ENABLED(2277,123404
#define __HAL_RCC_DCMI_IS_CLK_ENABLED(2278,123509
#define __HAL_RCC_AES_IS_CLK_ENABLED(2282,123669
#define __HAL_RCC_HASH_IS_CLK_ENABLED(2286,123807
#define __HAL_RCC_RNG_IS_CLK_ENABLED(2289,123928
#define __HAL_RCC_PKA_IS_CLK_ENABLED(2291,124029
#define __HAL_RCC_SAES_IS_CLK_ENABLED(2294,124149
#define __HAL_RCC_SRAM2_IS_CLK_ENABLED(2297,124268
#define __HAL_RCC_SRAM3_IS_CLK_ENABLED(2300,124396
#define __HAL_RCC_GPIOA_IS_CLK_DISABLED(2303,124524
#define __HAL_RCC_GPIOB_IS_CLK_DISABLED(2305,124627
#define __HAL_RCC_GPIOC_IS_CLK_DISABLED(2307,124730
#define __HAL_RCC_GPIOD_IS_CLK_DISABLED(2309,124833
#define __HAL_RCC_GPIOE_IS_CLK_DISABLED(2312,124956
#define __HAL_RCC_GPIOF_IS_CLK_DISABLED(2316,125099
#define __HAL_RCC_GPIOG_IS_CLK_DISABLED(2320,125242
#define __HAL_RCC_GPIOH_IS_CLK_DISABLED(2323,125365
#define __HAL_RCC_GPIOI_IS_CLK_DISABLED(2326,125488
#define __HAL_RCC_ADC_IS_CLK_DISABLED(2329,125611
#define __HAL_RCC_DAC1_IS_CLK_DISABLED(2331,125712
#define __HAL_RCC_DCMI_PSSI_IS_CLK_DISABLED(2334,125833
#define __HAL_RCC_DCMI_IS_CLK_DISABLED(2335,125938
#define __HAL_RCC_AES_IS_CLK_DISABLED(2339,126099
#define __HAL_RCC_HASH_IS_CLK_DISABLED(2343,126237
#define __HAL_RCC_RNG_IS_CLK_DISABLED(2346,126358
#define __HAL_RCC_PKA_IS_CLK_DISABLED(2348,126459
#define __HAL_RCC_SAES_IS_CLK_DISABLED(2351,126579
#define __HAL_RCC_SRAM2_IS_CLK_DISABLED(2354,126700
#define __HAL_RCC_SRAM3_IS_CLK_DISABLED(2357,126828
#define __HAL_RCC_OTFDEC1_IS_CLK_ENABLED(2372,127392
#define __HAL_RCC_OTFDEC2_IS_CLK_ENABLED(2376,127543
#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED(2380,127693
#define __HAL_RCC_SDMMC2_IS_CLK_ENABLED(2384,127841
#define __HAL_RCC_FMC_IS_CLK_ENABLED(2388,127991
#define __HAL_RCC_OSPI1_IS_CLK_ENABLED(2392,128140
#define __HAL_RCC_OSPI2_IS_CLK_ENABLED(2396,128294
#define __HAL_RCC_OSPIM_IS_CLK_ENABLED(2400,128448
#define __HAL_RCC_OTFDEC1_IS_CLK_DISABLED(2404,128601
#define __HAL_RCC_OTFDEC2_IS_CLK_DISABLED(2408,128752
#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED(2412,128902
#define __HAL_RCC_SDMMC2_IS_CLK_DISABLED(2416,129050
#define __HAL_RCC_FMC_IS_CLK_DISABLED(2420,129200
#define __HAL_RCC_OSPI1_IS_CLK_DISABLED(2424,129349
#define __HAL_RCC_OSPI2_IS_CLK_DISABLED(2428,129503
#define __HAL_RCC_OSPIM_IS_CLK_DISABLED(2432,129657
#define __HAL_RCC_TIM2_IS_CLK_ENABLED(2449,130208
#define __HAL_RCC_TIM3_IS_CLK_ENABLED(2451,130311
#define __HAL_RCC_TIM4_IS_CLK_ENABLED(2454,130433
#define __HAL_RCC_TIM5_IS_CLK_ENABLED(2458,130574
#define __HAL_RCC_TIM6_IS_CLK_ENABLED(2461,130696
#define __HAL_RCC_TIM7_IS_CLK_ENABLED(2463,130799
#define __HAL_RCC_TIM12_IS_CLK_ENABLED(2466,130922
#define __HAL_RCC_TIM13_IS_CLK_ENABLED(2470,131066
#define __HAL_RCC_TIM14_IS_CLK_ENABLED(2474,131210
#define __HAL_RCC_WWDG_IS_CLK_ENABLED(2477,131334
#define __HAL_RCC_OPAMP_IS_CLK_ENABLED(2480,131458
#define __HAL_RCC_SPI2_IS_CLK_ENABLED(2483,131583
#define __HAL_RCC_SPI3_IS_CLK_ENABLED(2485,131686
#define __HAL_RCC_COMP_IS_CLK_ENABLED(2488,131809
#define __HAL_RCC_USART2_IS_CLK_ENABLED(2491,131931
#define __HAL_RCC_USART3_IS_CLK_ENABLED(2493,132036
#define __HAL_RCC_UART4_IS_CLK_ENABLED(2496,132161
#define __HAL_RCC_UART5_IS_CLK_ENABLED(2500,132305
#define __HAL_RCC_I2C1_IS_CLK_ENABLED(2503,132429
#define __HAL_RCC_I2C2_IS_CLK_ENABLED(2505,132532
#define __HAL_RCC_I3C1_IS_CLK_ENABLED(2507,132635
#define __HAL_RCC_CRS_IS_CLK_ENABLED(2509,132738
#define __HAL_RCC_USART6_IS_CLK_ENABLED(2512,132861
#define __HAL_RCC_USART10_IS_CLK_ENABLED(2516,133009
#define __HAL_RCC_USART11_IS_CLK_ENABLED(2520,133159
#define __HAL_RCC_CEC_IS_CLK_ENABLED(2524,133305
#define __HAL_RCC_UART7_IS_CLK_ENABLED(2528,133445
#define __HAL_RCC_UART8_IS_CLK_ENABLED(2532,133589
#define __HAL_RCC_UART9_IS_CLK_ENABLED(2537,133735
#define __HAL_RCC_UART12_IS_CLK_ENABLED(2541,133880
#define __HAL_RCC_DTS_IS_CLK_ENABLED(2544,134006
#define __HAL_RCC_LPTIM2_IS_CLK_ENABLED(2546,134108
#define __HAL_RCC_FDCAN_IS_CLK_ENABLED(2548,134213
#define __HAL_RCC_UCPD1_IS_CLK_ENABLED(2551,134337
#define __HAL_RCC_TIM2_IS_CLK_DISABLED(2555,134463
#define __HAL_RCC_TIM3_IS_CLK_DISABLED(2557,134567
#define __HAL_RCC_TIM4_IS_CLK_DISABLED(2560,134690
#define __HAL_RCC_TIM5_IS_CLK_DISABLED(2564,134832
#define __HAL_RCC_TIM6_IS_CLK_DISABLED(2567,134955
#define __HAL_RCC_TIM7_IS_CLK_DISABLED(2569,135059
#define __HAL_RCC_TIM12_IS_CLK_DISABLED(2572,135183
#define __HAL_RCC_TIM13_IS_CLK_DISABLED(2576,135328
#define __HAL_RCC_TIM14_IS_CLK_DISABLED(2580,135473
#define __HAL_RCC_WWDG_IS_CLK_DISABLED(2583,135598
#define __HAL_RCC_OPAMP_IS_CLK_DISABLED(2586,135723
#define __HAL_RCC_SPI2_IS_CLK_DISABLED(2589,135849
#define __HAL_RCC_SPI3_IS_CLK_DISABLED(2591,135953
#define __HAL_RCC_COMP_IS_CLK_DISABLED(2594,136077
#define __HAL_RCC_USART2_IS_CLK_DISABLED(2597,136200
#define __HAL_RCC_USART3_IS_CLK_DISABLED(2599,136306
#define __HAL_RCC_UART4_IS_CLK_DISABLED(2602,136432
#define __HAL_RCC_UART5_IS_CLK_DISABLED(2606,136577
#define __HAL_RCC_I2C1_IS_CLK_DISABLED(2609,136702
#define __HAL_RCC_I2C2_IS_CLK_DISABLED(2611,136806
#define __HAL_RCC_I3C1_IS_CLK_DISABLED(2613,136910
#define __HAL_RCC_CRS_IS_CLK_DISABLED(2615,137014
#define __HAL_RCC_USART6_IS_CLK_DISABLED(2618,137138
#define __HAL_RCC_USART10_IS_CLK_DISABLED(2622,137287
#define __HAL_RCC_USART11_IS_CLK_DISABLED(2626,137438
#define __HAL_RCC_CEC_IS_CLK_DISABLED(2630,137585
#define __HAL_RCC_UART7_IS_CLK_DISABLED(2634,137726
#define __HAL_RCC_UART8_IS_CLK_DISABLED(2638,137871
#define __HAL_RCC_UART9_IS_CLK_DISABLED(2643,138018
#define __HAL_RCC_UART12_IS_CLK_DISABLED(2647,138164
#define __HAL_RCC_DTS_IS_CLK_DISABLED(2650,138291
#define __HAL_RCC_LPTIM2_IS_CLK_DISABLED(2652,138394
#define __HAL_RCC_FDCAN_IS_CLK_DISABLED(2654,138500
#define __HAL_RCC_UCPD1_IS_CLK_DISABLED(2657,138625
#define __HAL_RCC_TIM1_IS_CLK_ENABLED(2671,139164
#define __HAL_RCC_SPI1_IS_CLK_ENABLED(2673,139265
#define __HAL_RCC_TIM8_IS_CLK_ENABLED(2676,139385
#define __HAL_RCC_USART1_IS_CLK_ENABLED(2679,139505
#define __HAL_RCC_TIM15_IS_CLK_ENABLED(2682,139628
#define __HAL_RCC_TIM16_IS_CLK_ENABLED(2686,139770
#define __HAL_RCC_TIM17_IS_CLK_ENABLED(2690,139912
#define __HAL_RCC_SPI4_IS_CLK_ENABLED(2694,140053
#define __HAL_RCC_SPI6_IS_CLK_ENABLED(2698,140192
#define __HAL_RCC_SAI1_IS_CLK_ENABLED(2702,140331
#define __HAL_RCC_SAI2_IS_CLK_ENABLED(2706,140470
#define __HAL_RCC_USB_IS_CLK_ENABLED(2710,140615
#define __HAL_RCC_LTDC_IS_CLK_ENABLED(2714,140759
#define __HAL_RCC_GFXTIM_IS_CLK_ENABLED(2718,140900
#define __HAL_RCC_TIM1_IS_CLK_DISABLED(2721,141024
#define __HAL_RCC_SPI1_IS_CLK_DISABLED(2723,141125
#define __HAL_RCC_TIM8_IS_CLK_DISABLED(2726,141245
#define __HAL_RCC_USART1_IS_CLK_DISABLED(2729,141365
#define __HAL_RCC_TIM15_IS_CLK_DISABLED(2732,141488
#define __HAL_RCC_TIM16_IS_CLK_DISABLED(2736,141630
#define __HAL_RCC_TIM17_IS_CLK_DISABLED(2740,141772
#define __HAL_RCC_SPI4_IS_CLK_DISABLED(2744,141913
#define __HAL_RCC_SPI6_IS_CLK_DISABLED(2748,142052
#define __HAL_RCC_SAI1_IS_CLK_DISABLED(2752,142191
#define __HAL_RCC_SAI2_IS_CLK_DISABLED(2756,142330
#define __HAL_RCC_USB_IS_CLK_DISABLED(2760,142475
#define __HAL_RCC_LTDC_IS_CLK_DISABLED(2764,142619
#define __HAL_RCC_GFXTIM_IS_CLK_DISABLED(2768,142760
#define __HAL_RCC_SBS_IS_CLK_ENABLED(2782,143298
#define __HAL_RCC_SPI5_IS_CLK_ENABLED(2785,143420
#define __HAL_RCC_LPUART1_IS_CLK_ENABLED(2788,143543
#define __HAL_RCC_I2C3_IS_CLK_ENABLED(2791,143669
#define __HAL_RCC_I2C4_IS_CLK_ENABLED(2795,143811
#define __HAL_RCC_I3C2_IS_CLK_ENABLED(2799,143953
#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED(2802,144076
#define __HAL_RCC_LPTIM3_IS_CLK_ENABLED(2805,144203
#define __HAL_RCC_LPTIM4_IS_CLK_ENABLED(2809,144351
#define __HAL_RCC_LPTIM5_IS_CLK_ENABLED(2813,144499
#define __HAL_RCC_LPTIM6_IS_CLK_ENABLED(2817,144647
#define __HAL_RCC_VREF_IS_CLK_ENABLED(2821,144796
#define __HAL_RCC_RTC_IS_CLK_ENABLED(2824,144922
#define __HAL_RCC_PLAY1_IS_CLK_ENABLED(2827,145048
#define __HAL_RCC_PLAY1APB_IS_CLK_ENABLED(2828,145151
#define __HAL_RCC_SBS_IS_CLK_DISABLED(2831,145279
#define __HAL_RCC_SPI5_IS_CLK_DISABLED(2834,145401
#define __HAL_RCC_LPUART1_IS_CLK_DISABLED(2837,145524
#define __HAL_RCC_I2C3_IS_CLK_DISABLED(2840,145650
#define __HAL_RCC_I2C4_IS_CLK_DISABLED(2844,145792
#define __HAL_RCC_I3C2_IS_CLK_DISABLED(2848,145934
#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED(2851,146057
#define __HAL_RCC_LPTIM3_IS_CLK_DISABLED(2854,146184
#define __HAL_RCC_LPTIM4_IS_CLK_DISABLED(2858,146332
#define __HAL_RCC_LPTIM5_IS_CLK_DISABLED(2862,146480
#define __HAL_RCC_LPTIM6_IS_CLK_DISABLED(2866,146628
#define __HAL_RCC_VREF_IS_CLK_DISABLED(2870,146777
#define __HAL_RCC_RTC_IS_CLK_DISABLED(2873,146903
#define __HAL_RCC_PLAY1_IS_CLK_DISABLED(2876,147029
#define __HAL_RCC_PLAY1APB_IS_CLK_DISABLED(2877,147132
#define __HAL_RCC_AHB1_IS_CLK_DISABLED(2893,147852
#define __HAL_RCC_AHB2_IS_CLK_DISABLED(2895,147953
#define __HAL_RCC_AHB4_IS_CLK_DISABLED(2898,148084
#define __HAL_RCC_APB1_IS_CLK_DISABLED(2901,148215
#define __HAL_RCC_APB2_IS_CLK_DISABLED(2903,148316
#define __HAL_RCC_APB3_IS_CLK_DISABLED(2905,148417
#define __HAL_RCC_AHB1_FORCE_RESET(2916,148688
#define __HAL_RCC_GPDMA1_FORCE_RESET(2918,148771
#define __HAL_RCC_GPDMA2_FORCE_RESET(2920,148863
#define __HAL_RCC_CORDIC_FORCE_RESET(2923,148976
#define __HAL_RCC_FMAC_FORCE_RESET(2927,149108
#define __HAL_RCC_CRC_FORCE_RESET(2930,149217
#define __HAL_RCC_RAMCFG_FORCE_RESET(2932,149306
#define __HAL_RCC_ETH_FORCE_RESET(2935,149416
#define __HAL_RCC_GTZC1_FORCE_RESET(2938,149523
#define __HAL_RCC_AHB1_RELEASE_RESET(2941,149616
#define __HAL_RCC_GPDMA1_RELEASE_RESET(2943,149699
#define __HAL_RCC_GPDMA2_RELEASE_RESET(2945,149793
#define __HAL_RCC_CORDIC_RELEASE_RESET(2948,149908
#define __HAL_RCC_FMAC_RELEASE_RESET(2952,150042
#define __HAL_RCC_CRC_RELEASE_RESET(2955,150153
#define __HAL_RCC_RAMCFG_RELEASE_RESET(2957,150244
#define __HAL_RCC_ETH_RELEASE_RESET(2960,150356
#define __HAL_RCC_GTZC1_RELEASE_RESET(2963,150465
#define __HAL_RCC_AHB2_FORCE_RESET(2974,150728
#define __HAL_RCC_GPIOA_FORCE_RESET(2976,150811
#define __HAL_RCC_GPIOB_FORCE_RESET(2978,150902
#define __HAL_RCC_GPIOC_FORCE_RESET(2980,150993
#define __HAL_RCC_GPIOD_FORCE_RESET(2982,151084
#define __HAL_RCC_GPIOE_FORCE_RESET(2985,151195
#define __HAL_RCC_GPIOF_FORCE_RESET(2989,151326
#define __HAL_RCC_GPIOG_FORCE_RESET(2993,151457
#define __HAL_RCC_GPIOH_FORCE_RESET(2996,151568
#define __HAL_RCC_GPIOI_FORCE_RESET(2999,151679
#define __HAL_RCC_ADC_FORCE_RESET(3002,151790
#define __HAL_RCC_DAC1_FORCE_RESET(3004,151879
#define __HAL_RCC_DCMI_PSSI_FORCE_RESET(3007,151988
#define __HAL_RCC_DCMI_FORCE_RESET(3008,152082
#define __HAL_RCC_AES_FORCE_RESET(3012,152237
#define __HAL_RCC_HASH_FORCE_RESET(3016,152364
#define __HAL_RCC_RNG_FORCE_RESET(3019,152474
#define __HAL_RCC_PKA_FORCE_RESET(3022,152582
#define __HAL_RCC_SAES_FORCE_RESET(3026,152709
#define __HAL_RCC_OTGPHY_FORCE_RESET(3030,152857
#define __HAL_RCC_AHB2_RELEASE_RESET(3033,152991
#define __HAL_RCC_GPIOA_RELEASE_RESET(3035,153074
#define __HAL_RCC_GPIOB_RELEASE_RESET(3037,153167
#define __HAL_RCC_GPIOC_RELEASE_RESET(3039,153260
#define __HAL_RCC_GPIOD_RELEASE_RESET(3041,153353
#define __HAL_RCC_GPIOE_RELEASE_RESET(3044,153466
#define __HAL_RCC_GPIOF_RELEASE_RESET(3048,153599
#define __HAL_RCC_GPIOG_RELEASE_RESET(3052,153732
#define __HAL_RCC_GPIOH_RELEASE_RESET(3055,153845
#define __HAL_RCC_GPIOI_RELEASE_RESET(3058,153958
#define __HAL_RCC_ADC_RELEASE_RESET(3061,154071
#define __HAL_RCC_DAC1_RELEASE_RESET(3063,154162
#define __HAL_RCC_DCMI_PSSI_RELEASE_RESET(3066,154273
#define __HAL_RCC_DCMI_RELEASE_RESET(3067,154371
#define __HAL_RCC_AES_RELEASE_RESET(3071,154528
#define __HAL_RCC_HASH_RELEASE_RESET(3075,154659
#define __HAL_RCC_RNG_RELEASE_RESET(3078,154773
#define __HAL_RCC_PKA_RELEASE_RESET(3081,154885
#define __HAL_RCC_SAES_RELEASE_RESET(3085,155016
#define __HAL_RCC_OTGPHY_RELEASE_RESET(3089,155168
#define __HAL_RCC_AHB4_FORCE_RESET(3102,155499
#define __HAL_RCC_OTFDEC1_FORCE_RESET(3106,155627
#define __HAL_RCC_SDMMC1_FORCE_RESET(3110,155763
#define __HAL_RCC_SDMMC2_FORCE_RESET(3114,155897
#define __HAL_RCC_FMC_FORCE_RESET(3118,156033
#define __HAL_RCC_OSPI1_FORCE_RESET(3122,156168
#define __HAL_RCC_OSPI2_FORCE_RESET(3126,156308
#define __HAL_RCC_OSPIM_FORCE_RESET(3130,156448
#define __HAL_RCC_OTFDEC2_FORCE_RESET(3134,156587
#define __HAL_RCC_AHB4_RELEASE_RESET(3138,156725
#define __HAL_RCC_OTFDEC1_RELEASE_RESET(3142,156853
#define __HAL_RCC_SDMMC1_RELEASE_RESET(3146,156991
#define __HAL_RCC_SDMMC2_RELEASE_RESET(3150,157127
#define __HAL_RCC_FMC_RELEASE_RESET(3154,157265
#define __HAL_RCC_OSPI1_RELEASE_RESET(3158,157402
#define __HAL_RCC_OSPI2_RELEASE_RESET(3162,157544
#define __HAL_RCC_OSPIM_RELEASE_RESET(3166,157686
#define __HAL_RCC_OTFDEC2_RELEASE_RESET(3170,157827
#define __HAL_RCC_APB1_FORCE_RESET(3183,158116
#define __HAL_RCC_TIM2_FORCE_RESET(3188,158410
#define __HAL_RCC_TIM3_FORCE_RESET(3190,158501
#define __HAL_RCC_TIM4_FORCE_RESET(3193,158611
#define __HAL_RCC_TIM5_FORCE_RESET(3197,158740
#define __HAL_RCC_TIM6_FORCE_RESET(3200,158850
#define __HAL_RCC_TIM7_FORCE_RESET(3202,158941
#define __HAL_RCC_TIM12_FORCE_RESET(3205,159052
#define __HAL_RCC_TIM13_FORCE_RESET(3209,159184
#define __HAL_RCC_TIM14_FORCE_RESET(3213,159316
#define __HAL_RCC_OPAMP_FORCE_RESET(3217,159449
#define __HAL_RCC_SPI2_FORCE_RESET(3220,159562
#define __HAL_RCC_SPI3_FORCE_RESET(3222,159653
#define __HAL_RCC_COMP_FORCE_RESET(3225,159764
#define __HAL_RCC_USART2_FORCE_RESET(3228,159875
#define __HAL_RCC_USART3_FORCE_RESET(3230,159968
#define __HAL_RCC_UART4_FORCE_RESET(3233,160081
#define __HAL_RCC_UART5_FORCE_RESET(3237,160213
#define __HAL_RCC_I2C1_FORCE_RESET(3240,160325
#define __HAL_RCC_I2C2_FORCE_RESET(3242,160416
#define __HAL_RCC_I3C1_FORCE_RESET(3244,160507
#define __HAL_RCC_CRS_FORCE_RESET(3246,160598
#define __HAL_RCC_USART6_FORCE_RESET(3249,160709
#define __HAL_RCC_USART10_FORCE_RESET(3253,160845
#define __HAL_RCC_USART11_FORCE_RESET(3257,160983
#define __HAL_RCC_CEC_FORCE_RESET(3261,161117
#define __HAL_RCC_UART7_FORCE_RESET(3265,161245
#define __HAL_RCC_UART8_FORCE_RESET(3269,161377
#define __HAL_RCC_UART9_FORCE_RESET(3274,161511
#define __HAL_RCC_UART12_FORCE_RESET(3278,161644
#define __HAL_RCC_DTS_FORCE_RESET(3281,161758
#define __HAL_RCC_LPTIM2_FORCE_RESET(3283,161848
#define __HAL_RCC_FDCAN_FORCE_RESET(3285,161941
#define __HAL_RCC_UCPD1_FORCE_RESET(3288,162053
#define __HAL_RCC_APB1_RELEASE_RESET(3292,162167
#define __HAL_RCC_TIM2_RELEASE_RESET(3297,162461
#define __HAL_RCC_TIM3_RELEASE_RESET(3299,162555
#define __HAL_RCC_TIM4_RELEASE_RESET(3302,162668
#define __HAL_RCC_TIM5_RELEASE_RESET(3306,162800
#define __HAL_RCC_TIM6_RELEASE_RESET(3309,162913
#define __HAL_RCC_TIM7_RELEASE_RESET(3311,163007
#define __HAL_RCC_TIM12_RELEASE_RESET(3314,163121
#define __HAL_RCC_TIM13_RELEASE_RESET(3318,163256
#define __HAL_RCC_TIM14_RELEASE_RESET(3322,163391
#define __HAL_RCC_OPAMP_RELEASE_RESET(3326,163527
#define __HAL_RCC_SPI2_RELEASE_RESET(3329,163643
#define __HAL_RCC_SPI3_RELEASE_RESET(3331,163737
#define __HAL_RCC_COMP_RELEASE_RESET(3334,163851
#define __HAL_RCC_USART2_RELEASE_RESET(3337,163965
#define __HAL_RCC_USART3_RELEASE_RESET(3339,164061
#define __HAL_RCC_UART4_RELEASE_RESET(3342,164177
#define __HAL_RCC_UART5_RELEASE_RESET(3346,164312
#define __HAL_RCC_I2C1_RELEASE_RESET(3349,164427
#define __HAL_RCC_I2C2_RELEASE_RESET(3351,164521
#define __HAL_RCC_I3C1_RELEASE_RESET(3353,164615
#define __HAL_RCC_CRS_RELEASE_RESET(3355,164709
#define __HAL_RCC_USART6_RELEASE_RESET(3358,164823
#define __HAL_RCC_USART10_RELEASE_RESET(3362,164962
#define __HAL_RCC_USART11_RELEASE_RESET(3366,165103
#define __HAL_RCC_CEC_RELEASE_RESET(3370,165240
#define __HAL_RCC_UART7_RELEASE_RESET(3374,165371
#define __HAL_RCC_UART8_RELEASE_RESET(3378,165506
#define __HAL_RCC_UART9_RELEASE_RESET(3383,165643
#define __HAL_RCC_UART12_RELEASE_RESET(3387,165779
#define __HAL_RCC_DTS_RELEASE_RESET(3390,165896
#define __HAL_RCC_LPTIM2_RELEASE_RESET(3392,165989
#define __HAL_RCC_FDCAN_RELEASE_RESET(3394,166085
#define __HAL_RCC_UCPD1_RELEASE_RESET(3397,166200
#define __HAL_RCC_APB2_FORCE_RESET(3409,166485
#define __HAL_RCC_TIM1_FORCE_RESET(3411,166572
#define __HAL_RCC_SPI1_FORCE_RESET(3413,166666
#define __HAL_RCC_TIM8_FORCE_RESET(3416,166779
#define __HAL_RCC_USART1_FORCE_RESET(3419,166892
#define __HAL_RCC_TIM15_FORCE_RESET(3422,167008
#define __HAL_RCC_TIM16_FORCE_RESET(3426,167143
#define __HAL_RCC_TIM17_FORCE_RESET(3430,167278
#define __HAL_RCC_SPI4_FORCE_RESET(3434,167412
#define __HAL_RCC_SPI6_FORCE_RESET(3438,167544
#define __HAL_RCC_SAI1_FORCE_RESET(3442,167676
#define __HAL_RCC_SAI2_FORCE_RESET(3446,167808
#define __HAL_RCC_LTDC_FORCE_RESET(3450,167940
#define __HAL_RCC_GFXTIM_FORCE_RESET(3454,168074
#define __HAL_RCC_USB_FORCE_RESET(3458,168216
#define __HAL_RCC_APB2_RELEASE_RESET(3461,168334
#define __HAL_RCC_TIM1_RELEASE_RESET(3463,168421
#define __HAL_RCC_SPI1_RELEASE_RESET(3465,168517
#define __HAL_RCC_TIM8_RELEASE_RESET(3468,168632
#define __HAL_RCC_USART1_RELEASE_RESET(3471,168747
#define __HAL_RCC_TIM15_RELEASE_RESET(3474,168865
#define __HAL_RCC_TIM16_RELEASE_RESET(3478,169002
#define __HAL_RCC_TIM17_RELEASE_RESET(3482,169139
#define __HAL_RCC_SPI4_RELEASE_RESET(3486,169275
#define __HAL_RCC_SPI6_RELEASE_RESET(3490,169409
#define __HAL_RCC_SAI1_RELEASE_RESET(3494,169543
#define __HAL_RCC_SAI2_RELEASE_RESET(3498,169677
#define __HAL_RCC_LTDC_RELEASE_RESET(3502,169811
#define __HAL_RCC_GFXTIM_RELEASE_RESET(3506,169947
#define __HAL_RCC_USB_RELEASE_RESET(3510,170091
#define __HAL_RCC_APB3_FORCE_RESET(3522,170381
#define __HAL_RCC_SPI5_FORCE_RESET(3525,170488
#define __HAL_RCC_LPUART1_FORCE_RESET(3528,170602
#define __HAL_RCC_I2C3_FORCE_RESET(3531,170719
#define __HAL_RCC_I2C4_FORCE_RESET(3535,170852
#define __HAL_RCC_I3C2_FORCE_RESET(3539,170985
#define __HAL_RCC_LPTIM1_FORCE_RESET(3542,171099
#define __HAL_RCC_LPTIM3_FORCE_RESET(3545,171217
#define __HAL_RCC_LPTIM4_FORCE_RESET(3549,171356
#define __HAL_RCC_LPTIM5_FORCE_RESET(3553,171495
#define __HAL_RCC_LPTIM6_FORCE_RESET(3557,171634
#define __HAL_RCC_VREF_FORCE_RESET(3561,171774
#define __HAL_RCC_PLAY1_FORCE_RESET(3565,171911
#define __HAL_RCC_PLAY1POR_FORCE_RESET(3566,172005
#define __HAL_RCC_APB3_RELEASE_RESET(3569,172121
#define __HAL_RCC_SPI5_RELEASE_RESET(3572,172228
#define __HAL_RCC_LPUART1_RELEASE_RESET(3575,172344
#define __HAL_RCC_I2C3_RELEASE_RESET(3578,172463
#define __HAL_RCC_I2C4_RELEASE_RESET(3582,172598
#define __HAL_RCC_I3C2_RELEASE_RESET(3586,172733
#define __HAL_RCC_LPTIM1_RELEASE_RESET(3589,172849
#define __HAL_RCC_LPTIM3_RELEASE_RESET(3592,172969
#define __HAL_RCC_LPTIM4_RELEASE_RESET(3596,173110
#define __HAL_RCC_LPTIM5_RELEASE_RESET(3600,173251
#define __HAL_RCC_LPTIM6_RELEASE_RESET(3604,173392
#define __HAL_RCC_VREF_RELEASE_RESET(3608,173534
#define __HAL_RCC_PLAY1_RELEASE_RESET(3612,173673
#define __HAL_RCC_PLAY1POR_RELEASE_RESET(3613,173769
#define __HAL_RCC_GPDMA1_CLK_SLEEP_ENABLE(3626,174275
#define __HAL_RCC_GPDMA2_CLK_SLEEP_ENABLE(3628,174380
#define __HAL_RCC_FLASH_CLK_SLEEP_ENABLE(3630,174485
#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE(3632,174589
#define __HAL_RCC_CORDIC_CLK_SLEEP_ENABLE(3635,174712
#define __HAL_RCC_FMAC_CLK_SLEEP_ENABLE(3639,174857
#define __HAL_RCC_RAMCFG_CLK_SLEEP_ENABLE(3642,174979
#define __HAL_RCC_ETH_CLK_SLEEP_ENABLE(3645,175102
#define __HAL_RCC_ETHTX_CLK_SLEEP_ENABLE(3647,175204
#define __HAL_RCC_ETHRX_CLK_SLEEP_ENABLE(3649,175308
#define __HAL_RCC_ETHINTERN_CLK_SLEEP_ENABLE(3652,175450
#define __HAL_RCC_GTZC1_CLK_SLEEP_ENABLE(3656,175610
#define __HAL_RCC_BKPRAM_CLK_SLEEP_ENABLE(3658,175714
#define __HAL_RCC_ICACHE_CLK_SLEEP_ENABLE(3660,175819
#define __HAL_RCC_DCACHE1_CLK_SLEEP_ENABLE(3663,175946
#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE(3666,176074
#define __HAL_RCC_GPDMA1_CLK_SLEEP_DISABLE(3669,176180
#define __HAL_RCC_GPDMA2_CLK_SLEEP_DISABLE(3671,176287
#define __HAL_RCC_FLASH_CLK_SLEEP_DISABLE(3673,176394
#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE(3675,176500
#define __HAL_RCC_CORDIC_CLK_SLEEP_DISABLE(3678,176625
#define __HAL_RCC_FMAC_CLK_SLEEP_DISABLE(3682,176772
#define __HAL_RCC_RAMCFG_CLK_SLEEP_DISABLE(3685,176896
#define __HAL_RCC_ETH_CLK_SLEEP_DISABLE(3688,177021
#define __HAL_RCC_ETHTX_CLK_SLEEP_DISABLE(3690,177125
#define __HAL_RCC_ETHRX_CLK_SLEEP_DISABLE(3692,177231
#define __HAL_RCC_ETHINTERN_CLK_SLEEP_DISABLE(3695,177375
#define __HAL_RCC_GTZC1_CLK_SLEEP_DISABLE(3699,177537
#define __HAL_RCC_BKPRAM_CLK_SLEEP_DISABLE(3701,177643
#define __HAL_RCC_ICACHE_CLK_SLEEP_DISABLE(3703,177750
#define __HAL_RCC_DCACHE1_CLK_SLEEP_DISABLE(3706,177879
#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE(3709,178009
#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE(3722,178505
#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE(3724,178609
#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE(3726,178713
#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE(3728,178817
#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE(3731,178941
#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE(3735,179085
#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE(3739,179229
#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE(3742,179353
#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE(3745,179477
#define __HAL_RCC_ADC_CLK_SLEEP_ENABLE(3748,179601
#define __HAL_RCC_DAC1_CLK_SLEEP_ENABLE(3750,179703
#define __HAL_RCC_DCMI_PSSI_CLK_SLEEP_ENABLE(3753,179825
#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE(3754,179931
#define __HAL_RCC_OTGPHY_CLK_SLEEP_ENABLE(3758,180113
#define __HAL_RCC_AES_CLK_SLEEP_ENABLE(3762,180276
#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE(3766,180416
#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE(3769,180538
#define __HAL_RCC_PKA_CLK_SLEEP_ENABLE(3772,180658
#define __HAL_RCC_SAES_CLK_SLEEP_ENABLE(3776,180795
#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE(3779,180916
#define __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE(3782,181045
#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE(3785,181174
#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE(3787,181280
#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE(3789,181386
#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE(3791,181492
#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE(3794,181618
#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE(3798,181764
#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE(3802,181910
#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE(3805,182036
#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE(3808,182162
#define __HAL_RCC_ADC_CLK_SLEEP_DISABLE(3811,182288
#define __HAL_RCC_DAC1_CLK_SLEEP_DISABLE(3813,182392
#define __HAL_RCC_DCMI_PSSI_CLK_SLEEP_DISABLE(3816,182516
#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE(3817,182624
#define __HAL_RCC_OTGPHY_CLK_SLEEP_DISABLE(3821,182806
#define __HAL_RCC_AES_CLK_SLEEP_DISABLE(3825,182970
#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE(3829,183112
#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE(3832,183236
#define __HAL_RCC_PKA_CLK_SLEEP_DISABLE(3835,183358
#define __HAL_RCC_SAES_CLK_SLEEP_DISABLE(3838,183478
#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE(3840,183583
#define __HAL_RCC_SRAM3_CLK_SLEEP_DISABLE(3843,183714
#define __HAL_RCC_OTFDEC1_CLK_SLEEP_ENABLE(3857,184244
#define __HAL_RCC_OTFDEC2_CLK_SLEEP_ENABLE(3861,184394
#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE(3865,184543
#define __HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE(3869,184689
#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE(3873,184837
#define __HAL_RCC_OSPI1_CLK_SLEEP_ENABLE(3877,184985
#define __HAL_RCC_OSPI2_CLK_SLEEP_ENABLE(3881,185138
#define __HAL_RCC_OSPIM_CLK_SLEEP_ENABLE(3885,185291
#define __HAL_RCC_OTFDEC1_CLK_SLEEP_DISABLE(3889,185443
#define __HAL_RCC_OTFDEC2_CLK_SLEEP_DISABLE(3893,185595
#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE(3897,185746
#define __HAL_RCC_SDMMC2_CLK_SLEEP_DISABLE(3901,185894
#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE(3905,186044
#define __HAL_RCC_OSPI1_CLK_SLEEP_DISABLE(3909,186194
#define __HAL_RCC_OSPI2_CLK_SLEEP_DISABLE(3913,186349
#define __HAL_RCC_OSPIM_CLK_SLEEP_DISABLE(3917,186504
#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE(3931,187015
#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE(3933,187117
#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE(3936,187238
#define __HAL_RCC_TIM5_CLK_SLEEP_ENABLE(3940,187378
#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE(3943,187499
#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE(3945,187601
#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE(3948,187723
#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE(3952,187866
#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE(3956,188009
#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE(3959,188132
#define __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE(3962,188255
#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE(3965,188379
#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE(3967,188481
#define __HAL_RCC_COMP_CLK_SLEEP_ENABLE(3970,188603
#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE(3973,188725
#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE(3975,188829
#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE(3978,188953
#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE(3982,189096
#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE(3985,189219
#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE(3987,189321
#define __HAL_RCC_I3C1_CLK_SLEEP_ENABLE(3989,189423
#define __HAL_RCC_CRS_CLK_SLEEP_ENABLE(3991,189525
#define __HAL_RCC_USART6_CLK_SLEEP_ENABLE(3994,189647
#define __HAL_RCC_USART10_CLK_SLEEP_ENABLE(3998,189794
#define __HAL_RCC_USART11_CLK_SLEEP_ENABLE(4002,189943
#define __HAL_RCC_CEC_CLK_SLEEP_ENABLE(4006,190088
#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE(4010,190227
#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE(4014,190370
#define __HAL_RCC_UART9_CLK_SLEEP_ENABLE(4019,190515
#define __HAL_RCC_UART12_CLK_SLEEP_ENABLE(4023,190659
#define __HAL_RCC_DTS_CLK_SLEEP_ENABLE(4026,190785
#define __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE(4028,190886
#define __HAL_RCC_FDCAN_CLK_SLEEP_ENABLE(4030,190990
#define __HAL_RCC_UCPD1_CLK_SLEEP_ENABLE(4033,191113
#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE(4036,191236
#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE(4038,191340
#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE(4041,191463
#define __HAL_RCC_TIM5_CLK_SLEEP_DISABLE(4045,191605
#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE(4048,191728
#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE(4050,191832
#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE(4053,191956
#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE(4057,192101
#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE(4061,192246
#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE(4064,192371
#define __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE(4067,192496
#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE(4070,192622
#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE(4072,192726
#define __HAL_RCC_COMP_CLK_SLEEP_DISABLE(4075,192850
#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE(4078,192974
#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE(4080,193080
#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE(4083,193206
#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE(4087,193351
#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE(4090,193476
#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE(4092,193580
#define __HAL_RCC_I3C1_CLK_SLEEP_DISABLE(4094,193684
#define __HAL_RCC_CRS_CLK_SLEEP_DISABLE(4096,193788
#define __HAL_RCC_USART6_CLK_SLEEP_DISABLE(4099,193912
#define __HAL_RCC_USART10_CLK_SLEEP_DISABLE(4103,194061
#define __HAL_RCC_USART11_CLK_SLEEP_DISABLE(4107,194212
#define __HAL_RCC_CEC_CLK_SLEEP_DISABLE(4111,194359
#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE(4115,194500
#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE(4119,194645
#define __HAL_RCC_UART9_CLK_SLEEP_DISABLE(4124,194792
#define __HAL_RCC_UART12_CLK_SLEEP_DISABLE(4128,194938
#define __HAL_RCC_DTS_CLK_SLEEP_DISABLE(4131,195065
#define __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE(4133,195168
#define __HAL_RCC_FDCAN_CLK_SLEEP_DISABLE(4135,195274
#define __HAL_RCC_UCPD1_CLK_SLEEP_DISABLE(4138,195399
#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE(4151,195901
#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE(4153,196004
#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE(4156,196126
#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE(4159,196248
#define __HAL_RCC_TIM15_CLK_SLEEP_ENABLE(4162,196373
#define __HAL_RCC_TIM16_CLK_SLEEP_ENABLE(4166,196517
#define __HAL_RCC_TIM17_CLK_SLEEP_ENABLE(4170,196661
#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE(4174,196804
#define __HAL_RCC_SPI6_CLK_SLEEP_ENABLE(4178,196945
#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE(4182,197086
#define __HAL_RCC_SAI2_CLK_SLEEP_ENABLE(4186,197227
#define __HAL_RCC_LTDC_CLK_SLEEP_ENABLE(4190,197368
#define __HAL_RCC_GFXTIM_CLK_SLEEP_ENABLE(4194,197511
#define __HAL_RCC_USB_CLK_SLEEP_ENABLE(4198,197662
#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE(4201,197789
#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE(4203,197894
#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE(4206,198018
#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE(4209,198142
#define __HAL_RCC_TIM15_CLK_SLEEP_DISABLE(4212,198269
#define __HAL_RCC_TIM16_CLK_SLEEP_DISABLE(4216,198415
#define __HAL_RCC_TIM17_CLK_SLEEP_DISABLE(4220,198561
#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE(4224,198706
#define __HAL_RCC_SPI6_CLK_SLEEP_DISABLE(4228,198849
#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE(4232,198992
#define __HAL_RCC_SAI2_CLK_SLEEP_DISABLE(4236,199135
#define __HAL_RCC_LTDC_CLK_SLEEP_DISABLE(4241,199280
#define __HAL_RCC_GFXTIM_CLK_SLEEP_DISABLE(4245,199425
#define __HAL_RCC_USB_CLK_SLEEP_DISABLE(4249,199577
#define __HAL_RCC_SBS_CLK_SLEEP_ENABLE(4262,200083
#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE(4265,200204
#define __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE(4268,200326
#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE(4271,200451
#define __HAL_RCC_I2C4_CLK_SLEEP_ENABLE(4275,200592
#define __HAL_RCC_I3C2_CLK_SLEEP_ENABLE(4279,200733
#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE(4282,200855
#define __HAL_RCC_LPTIM3_CLK_SLEEP_ENABLE(4285,200981
#define __HAL_RCC_LPTIM4_CLK_SLEEP_ENABLE(4289,201128
#define __HAL_RCC_LPTIM5_CLK_SLEEP_ENABLE(4293,201275
#define __HAL_RCC_LPTIM6_CLK_SLEEP_ENABLE(4297,201422
#define __HAL_RCC_VREF_CLK_SLEEP_ENABLE(4301,201570
#define __HAL_RCC_RTC_CLK_SLEEP_ENABLE(4304,201695
#define __HAL_RCC_PLAY1_CLK_SLEEP_ENABLE(4307,201820
#define __HAL_RCC_SBS_CLK_SLEEP_DISABLE(4310,201944
#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE(4313,202067
#define __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE(4316,202191
#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE(4319,202318
#define __HAL_RCC_I2C4_CLK_SLEEP_DISABLE(4323,202461
#define __HAL_RCC_I3C2_CLK_SLEEP_DISABLE(4327,202604
#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE(4330,202728
#define __HAL_RCC_LPTIM3_CLK_SLEEP_DISABLE(4333,202856
#define __HAL_RCC_LPTIM4_CLK_SLEEP_DISABLE(4337,203005
#define __HAL_RCC_LPTIM5_CLK_SLEEP_DISABLE(4341,203154
#define __HAL_RCC_LPTIM6_CLK_SLEEP_DISABLE(4345,203303
#define __HAL_RCC_VREF_CLK_SLEEP_DISABLE(4349,203453
#define __HAL_RCC_RTC_CLK_SLEEP_DISABLE(4352,203580
#define __HAL_RCC_PLAY1_CLK_SLEEP_DISABLE(4355,203707
#define __HAL_RCC_BACKUPRESET_FORCE(4372,204234
#define __HAL_RCC_BACKUPRESET_RELEASE(4374,204313
#define __HAL_RCC_RTC_ENABLE(4392,204937
#define __HAL_RCC_RTC_DISABLE(4394,205014
#define __HAL_RCC_HSI_DIVIDER_CONFIG(4408,205629
#define __HAL_RCC_GET_HSI_DIVIDER(4420,206128
#define __HAL_RCC_HSI_ENABLE(4438,207248
#define __HAL_RCC_HSI_DISABLE(4440,207314
#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(4450,207862
#define __HAL_RCC_HSISTOP_ENABLE(4462,208555
#define __HAL_RCC_HSISTOP_DISABLE(4464,208631
#define __HAL_RCC_CSI_ENABLE(4484,209803
#define __HAL_RCC_CSI_DISABLE(4486,209869
#define __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(4494,210328
#define __HAL_RCC_CSISTOP_ENABLE(4508,211197
#define __HAL_RCC_CSISTOP_DISABLE(4509,211271
#define __HAL_RCC_LSI_ENABLE(4520,211836
#define __HAL_RCC_LSI_DISABLE(4522,211913
#define __HAL_RCC_HSE_CONFIG(4545,213413
#define __HAL_RCC_LSE_CONFIG(4599,216464
#define __HAL_RCC_HSI48_ENABLE(4638,218556
#define __HAL_RCC_HSI48_DISABLE(4640,218626
#define __HAL_RCC_RTC_CLKPRESCALER(4663,220131
#define __HAL_RCC_RTC_CONFIG(4667,220398
#define  __HAL_RCC_GET_RTC_SOURCE(4681,221374
#define __HAL_RCC_GET_RTC_HSE_PRESCALER(4751,227249
#define __HAL_RCC_PLL1_ENABLE(4760,227785
#define __HAL_RCC_PLL1_DISABLE(4761,227858
#define __HAL_RCC_PLL1_CLKOUT_ENABLE(4777,228809
#define __HAL_RCC_PLL1_CLKOUT_DISABLE(4779,228914
#define __HAL_RCC_GET_PLL1_CLKOUT_CONFIG(4791,229626
#define __HAL_RCC_PLL1_FRACN_ENABLE(4798,229954
#define __HAL_RCC_PLL1_FRACN_DISABLE(4800,230045
#define __HAL_RCC_PLL1_CONFIG(4836,232063
#define __HAL_RCC_PLL1_PLLSOURCE_CONFIG(4854,233320
#define __HAL_RCC_PLL1_DIVM_CONFIG(4869,234006
#define  __HAL_RCC_PLL1_FRACN_CONFIG(4887,234846
#define __HAL_RCC_PLL1_VCIRANGE(4899,235600
#define __HAL_RCC_PLL1_VCORANGE(4911,236143
#define __HAL_RCC_GET_PLL1_OSCSOURCE(4922,236810
#define __HAL_RCC_SYSCLK_CONFIG(4934,237478
#define __HAL_RCC_GET_SYSCLK_SOURCE(4945,238083
#define __HAL_RCC_LSEDRIVE_CONFIG(4961,239062
#define __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(4973,239711
#define __HAL_RCC_HSECSS_RECOVCLK_CONFIG 4976,239834
#define __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(4986,240341
#define __HAL_RCC_MCO1_CONFIG(5005,241352
#define __HAL_RCC_MCO2_CONFIG(5021,242396
#define __HAL_RCC_ENABLE_IT(5051,243761
#define __HAL_RCC_DISABLE_IT(5071,244851
#define __HAL_RCC_CLEAR_IT(5091,245972
#define __HAL_RCC_GET_IT(5110,247032
#define __HAL_RCC_CLEAR_RESET_FLAGS(5117,247371
#define __HAL_RCC_GET_FLAG(5144,248927
#define RCC_HSE_TIMEOUT_VALUE 5164,249591
#define RCC_HSI_TIMEOUT_VALUE 5165,249651
#define RCC_CSI_TIMEOUT_VALUE 5166,249743
#define RCC_DBP_TIMEOUT_VALUE 5167,249835
#define RCC_LSE_TIMEOUT_VALUE 5168,249927
#define RCC_CR_REG_INDEX 5174,250038
#define RCC_BDCR_REG_INDEX 5175,250082
#define RCC_RSR_REG_INDEX 5176,250126
#define RCC_FLAG_MASK 5178,250172
#define RCC_OSCILLATORTYPE_ALL 5181,250249
#define IS_RCC_OSCILLATORTYPE(5195,250670
#define IS_RCC_HSE(5199,250880
#define IS_RCC_LSE(5202,251080
#define IS_RCC_HSI(5205,251280
#define IS_RCC_HSIDIV(5207,251371
#define IS_RCC_HSI_CALIBRATION_VALUE(5210,251565
#define IS_RCC_LSI(5213,251747
#define IS_RCC_CSI(5215,251837
#define IS_RCC_CSICALIBRATION_VALUE(5217,251927
#define IS_RCC_HSI48(5220,252107
#define IS_RCC_PLL(5222,252209
#define IS_RCC_PLL1_SOURCE(5225,252340
#define IS_RCC_PLL1_DIVM_VALUE(5229,252568
#define IS_RCC_PLL1_MULN_VALUE(5230,252645
#define IS_RCC_PLL1_DIVP_VALUE(5231,252723
#define IS_RCC_PLL1_DIVQ_VALUE(5232,252801
#define IS_RCC_PLL1_DIVR_VALUE(5233,252879
#define IS_RCC_PLL1_CLOCKOUT_VALUE(5235,252959
#define IS_RCC_PLL1_VCIRGE_VALUE(5239,253185
#define IS_RCC_PLL1_VCORGE_VALUE(5244,253503
#define IS_RCC_PLL1_FRACN_VALUE(5246,253625
#define IS_RCC_CLOCKTYPE(5248,253686
#define IS_RCC_SYSCLKSOURCE(5250,253755
#define IS_RCC_HCLK(5255,254100
#define IS_RCC_PCLK(5261,254601
#define IS_RCC_RTCCLKSOURCE(5265,254867
#define IS_RCC_MCO(5300,257958
#define IS_RCC_MCO1SOURCE(5302,258033
#define IS_RCC_MCO2SOURCE(5306,258333
#define IS_RCC_MCODIV(5310,258674
#define IS_RCC_LSE_DRIVE(5320,259445
#define IS_RCC_LSE_DRIVE(5324,259694
#define IS_RCC_STOP_WAKEUPCLOCK(5330,260094
#define IS_RCC_STOP_KERWAKEUPCLOCK(5333,260280
#define IS_RCC_ITEM_ATTRIBUTES(5338,260497
#define IS_RCC_SINGLE_ITEM_ATTRIBUTES(5340,260598
#define IS_RCC_ATTRIBUTES(5356,261657
#define IS_RCC_ATTRIBUTES(5361,262001
#define IS_RCC_ATTRIBUTES(5363,262117

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_rcc_ex.h,27817
#define __STM32H5xx_HAL_RCC_EX_H21,811
  uint32_t PLL2Source;48,1330
  uint32_t PLL2M;51,1510
  uint32_t PLL2N;54,1698
  uint32_t PLL2P;57,1893
  uint32_t PLL2Q;60,2077
  uint32_t PLL2R;63,2263
  uint32_t PLL2RGE;67,2551
  uint32_t PLL2VCOSEL;70,2722
  uint32_t PLL2FRACN;73,2897
  uint32_t PLL2ClockOut;76,3106
} RCC_PLL2InitTypeDef;78,3310
  uint32_t PLL3Source;87,3441
  uint32_t PLL3M;90,3621
  uint32_t PLL3N;93,3809
  uint32_t PLL3P;96,4004
  uint32_t PLL3Q;99,4184
  uint32_t PLL3R;102,4370
  uint32_t PLL3RGE;106,4658
  uint32_t PLL3VCOSEL;109,4829
  uint32_t PLL3FRACN;112,5004
  uint32_t PLL3ClockOut;115,5213
} RCC_PLL3InitTypeDef;117,5417
  uint32_t PLL1_P_Frequency;125,5551
  uint32_t PLL1_Q_Frequency;126,5581
  uint32_t PLL1_R_Frequency;127,5611
} PLL1_ClocksTypeDef;128,5641
  uint32_t PLL2_P_Frequency;135,5746
  uint32_t PLL2_Q_Frequency;136,5776
  uint32_t PLL2_R_Frequency;137,5806
} PLL2_ClocksTypeDef;138,5836
  uint32_t PLL3_P_Frequency;146,5969
  uint32_t PLL3_Q_Frequency;147,5999
  uint32_t PLL3_R_Frequency;148,6029
} PLL3_ClocksTypeDef;149,6059
  uint64_t PeriphClockSelection;158,6198
  RCC_PLL2InitTypeDef PLL2;161,6389
  RCC_PLL3InitTypeDef PLL3;166,6670
  uint32_t CkperClockSelection;171,6952
  uint32_t Usart1ClockSelection;174,7132
  uint32_t Usart2ClockSelection;177,7314
  uint32_t Usart3ClockSelection;180,7496
  uint32_t Uart4ClockSelection;184,7698
  uint32_t Uart5ClockSelection;189,7918
  uint32_t Usart6ClockSelection;194,8139
  uint32_t Uart7ClockSelection;199,8362
  uint32_t Uart8ClockSelection;204,8582
  uint32_t Uart9ClockSelection;209,8802
  uint32_t Usart10ClockSelection;214,9024
  uint32_t Usart11ClockSelection;219,9253
  uint32_t Uart12ClockSelection;224,9481
  uint32_t Lpuart1ClockSelection;228,9685
  uint32_t I2c1ClockSelection;231,9869
  uint32_t I2c2ClockSelection;234,10047
  uint32_t I2c3ClockSelection;238,10244
  uint32_t I2c4ClockSelection;243,10460
  uint32_t I3c1ClockSelection;247,10657
  uint32_t I3c2ClockSelection;251,10854
  uint32_t Lptim1ClockSelection;255,11050
  uint32_t Lptim2ClockSelection;258,11229
  uint32_t Lptim3ClockSelection;262,11432
  uint32_t Lptim4ClockSelection;267,11656
  uint32_t Lptim5ClockSelection;272,11880
  uint32_t Lptim6ClockSelection;277,12104
  uint32_t FdcanClockSelection;281,12307
  uint32_t Sai1ClockSelection;284,12511
  uint32_t Sai2ClockSelection;289,12726
  uint32_t RngClockSelection;293,12922
  uint32_t Sdmmc1ClockSelection;297,13120
  uint32_t Sdmmc2ClockSelection;302,13344
  uint32_t AdcDacClockSelection;306,13547
  uint32_t DacLowPowerClockSelection;309,13751
  uint32_t OspiClockSelection;313,14007
  uint32_t Spi1ClockSelection;317,14211
  uint32_t Spi2ClockSelection;320,14392
  uint32_t Spi3ClockSelection;323,14573
  uint32_t Spi4ClockSelection;327,14773
  uint32_t Spi5ClockSelection;332,14992
  uint32_t Spi6ClockSelection;337,15211
  uint32_t RTCClockSelection;341,15411
  uint32_t CecClockSelection;345,15603
  uint32_t UsbClockSelection;350,15822
  uint32_t TimPresSelection;354,16023
} RCC_PeriphCLKInitTypeDef;356,16217
  uint32_t Prescaler;365,16344
  uint32_t Source;368,16541
  uint32_t Polarity;371,16722
  uint32_t ReloadValue;374,16926
  uint32_t ErrorLimitValue;380,17407
  uint32_t HSI48CalibrationValue;384,17705
} RCC_CRSInitTypeDef;388,18000
  uint32_t ReloadValue;395,18112
  uint32_t HSI48CalibrationValue;398,18304
  uint32_t FreqErrorCapture;401,18498
  uint32_t FreqErrorDirection;405,18792
} RCC_CRSSynchroInfoTypeDef;410,19227
#define RCC_LSCOSOURCE_LSI 426,19562
#define RCC_LSCOSOURCE_LSE 427,19690
#define RCC_PERIPHCLK_USART1 435,19927
#define RCC_PERIPHCLK_USART2 436,19991
#define RCC_PERIPHCLK_USART3 437,20055
#define RCC_PERIPHCLK_UART4 439,20139
#define RCC_PERIPHCLK_UART5 442,20243
#define RCC_PERIPHCLK_USART6 445,20348
#define RCC_PERIPHCLK_UART7 448,20453
#define RCC_PERIPHCLK_UART8 451,20557
#define RCC_PERIPHCLK_UART9 454,20661
#define RCC_PERIPHCLK_USART10 457,20767
#define RCC_PERIPHCLK_USART11 460,20875
#define RCC_PERIPHCLK_UART12 463,20982
#define RCC_PERIPHCLK_LPUART1 465,21067
#define RCC_PERIPHCLK_I2C1 466,21131
#define RCC_PERIPHCLK_I2C2 467,21195
#define RCC_PERIPHCLK_I2C3 469,21278
#define RCC_PERIPHCLK_I3C1 471,21361
#define RCC_PERIPHCLK_LPTIM1 472,21425
#define RCC_PERIPHCLK_LPTIM2 473,21489
#define RCC_PERIPHCLK_SAI1 475,21572
#define RCC_PERIPHCLK_SAI2 478,21674
#define RCC_PERIPHCLK_ADCDAC 480,21757
#define RCC_PERIPHCLK_ADC 481,21821
#define RCC_PERIPHCLK_DAC 482,21883
#define RCC_PERIPHCLK_SDMMC1 484,21966
#define RCC_PERIPHCLK_SDMMC2 487,22072
#define RCC_PERIPHCLK_CKPER 489,22157
#define RCC_PERIPHCLK_RTC 490,22221
#define RCC_PERIPHCLK_RNG 491,22285
#define RCC_PERIPHCLK_SPI1 492,22349
#define RCC_PERIPHCLK_SPI2 493,22413
#define RCC_PERIPHCLK_SPI3 494,22477
#define RCC_PERIPHCLK_SPI4 496,22560
#define RCC_PERIPHCLK_SPI5 499,22662
#define RCC_PERIPHCLK_SPI6 502,22764
#define RCC_PERIPHCLK_OSPI 505,22871
#define RCC_PERIPHCLK_FDCAN 507,22959
#define RCC_PERIPHCLK_CEC 509,23042
#define RCC_PERIPHCLK_USB 512,23150
#define RCC_PERIPHCLK_LPTIM3 515,23262
#define RCC_PERIPHCLK_LPTIM4 518,23370
#define RCC_PERIPHCLK_LPTIM5 521,23478
#define RCC_PERIPHCLK_LPTIM6 524,23586
#define RCC_PERIPHCLK_DAC_LP 526,23674
#define RCC_PERIPHCLK_I2C4 528,23760
#define RCC_PERIPHCLK_TIM 530,23846
#define RCC_PERIPHCLK_I3C2 532,23932
#define RCC_PLL2_DIVP 542,24116
#define RCC_PLL2_DIVQ 543,24175
#define RCC_PLL2_DIVR 544,24234
#define RCC_PLL3_DIVP 553,24416
#define RCC_PLL3_DIVQ 554,24475
#define RCC_PLL3_DIVR 555,24534
#define RCC_PLL2_VCIRANGE_0 564,24710
#define RCC_PLL2_VCIRANGE_1 565,24852
#define RCC_PLL2_VCIRANGE_2 566,24994
#define RCC_PLL2_VCIRANGE_3 567,25136
#define RCC_PLL2_VCORANGE_WIDE 575,25367
#define RCC_PLL2_VCORANGE_MEDIUM 576,25499
#define RCC_PLL2_SOURCE_NONE 585,25728
#define RCC_PLL2_SOURCE_HSI 586,25781
#define RCC_PLL2_SOURCE_CSI 587,25843
#define RCC_PLL2_SOURCE_HSE 588,25905
#define RCC_PLL3_VCIRANGE_0 597,26110
#define RCC_PLL3_VCIRANGE_1 598,26252
#define RCC_PLL3_VCIRANGE_2 599,26394
#define RCC_PLL3_VCIRANGE_3 600,26536
#define RCC_PLL3_VCORANGE_WIDE 608,26767
#define RCC_PLL3_VCORANGE_MEDIUM 609,26900
#define RCC_PLL3_SOURCE_NONE 617,27128
#define RCC_PLL3_SOURCE_HSI 618,27181
#define RCC_PLL3_SOURCE_CSI 619,27243
#define RCC_PLL3_SOURCE_HSE 620,27305
#define RCC_USART1CLKSOURCE_PCLK2 629,27517
#define RCC_USART1CLKSOURCE_PLL2Q 630,27581
#define RCC_USART1CLKSOURCE_PLL3Q 632,27672
#define RCC_USART1CLKSOURCE_HSI 634,27763
#define RCC_USART1CLKSOURCE_CSI 635,27853
#define RCC_USART1CLKSOURCE_LSE 636,27916
#define RCC_USART2CLKSOURCE_PCLK1 644,28102
#define RCC_USART2CLKSOURCE_PLL2Q 645,28166
#define RCC_USART2CLKSOURCE_PLL3Q 647,28257
#define RCC_USART2CLKSOURCE_HSI 649,28348
#define RCC_USART2CLKSOURCE_CSI 650,28438
#define RCC_USART2CLKSOURCE_LSE 651,28501
#define RCC_USART3CLKSOURCE_PCLK1 659,28687
#define RCC_USART3CLKSOURCE_PLL2Q 660,28751
#define RCC_USART3CLKSOURCE_PLL3Q 662,28842
#define RCC_USART3CLKSOURCE_HSI 664,28933
#define RCC_USART3CLKSOURCE_CSI 665,29023
#define RCC_USART3CLKSOURCE_LSE 666,29086
#define RCC_UART4CLKSOURCE_PCLK1 675,29290
#define RCC_UART4CLKSOURCE_PLL2Q 676,29353
#define RCC_UART4CLKSOURCE_PLL3Q 677,29414
#define RCC_UART4CLKSOURCE_HSI 678,29475
#define RCC_UART4CLKSOURCE_CSI 679,29562
#define RCC_UART4CLKSOURCE_LSE 680,29623
#define RCC_UART5CLKSOURCE_PCLK1 690,29844
#define RCC_UART5CLKSOURCE_PLL2Q 691,29907
#define RCC_UART5CLKSOURCE_PLL3Q 692,29968
#define RCC_UART5CLKSOURCE_HSI 693,30029
#define RCC_UART5CLKSOURCE_CSI 694,30116
#define RCC_UART5CLKSOURCE_LSE 695,30177
#define RCC_USART6CLKSOURCE_PCLK1 705,30401
#define RCC_USART6CLKSOURCE_PLL2Q 706,30465
#define RCC_USART6CLKSOURCE_PLL3Q 707,30528
#define RCC_USART6CLKSOURCE_HSI 708,30591
#define RCC_USART6CLKSOURCE_CSI 709,30681
#define RCC_USART6CLKSOURCE_LSE 710,30744
#define RCC_UART7CLKSOURCE_PCLK1 720,30969
#define RCC_UART7CLKSOURCE_PLL2Q 721,31032
#define RCC_UART7CLKSOURCE_PLL3Q 722,31093
#define RCC_UART7CLKSOURCE_HSI 723,31154
#define RCC_UART7CLKSOURCE_CSI 724,31241
#define RCC_UART7CLKSOURCE_LSE 725,31302
#define RCC_UART8CLKSOURCE_PCLK1 735,31523
#define RCC_UART8CLKSOURCE_PLL2Q 736,31586
#define RCC_UART8CLKSOURCE_PLL3Q 737,31647
#define RCC_UART8CLKSOURCE_HSI 738,31708
#define RCC_UART8CLKSOURCE_CSI 739,31795
#define RCC_UART8CLKSOURCE_LSE 740,31856
#define RCC_UART9CLKSOURCE_PCLK1 750,32077
#define RCC_UART9CLKSOURCE_PLL2Q 751,32140
#define RCC_UART9CLKSOURCE_PLL3Q 752,32201
#define RCC_UART9CLKSOURCE_HSI 753,32262
#define RCC_UART9CLKSOURCE_CSI 754,32349
#define RCC_UART9CLKSOURCE_LSE 755,32410
#define RCC_USART10CLKSOURCE_PCLK1 765,32637
#define RCC_USART10CLKSOURCE_PLL2Q 766,32701
#define RCC_USART10CLKSOURCE_PLL3Q 767,32765
#define RCC_USART10CLKSOURCE_HSI 768,32829
#define RCC_USART10CLKSOURCE_CSI 769,32921
#define RCC_USART10CLKSOURCE_LSE 770,32985
#define RCC_USART11CLKSOURCE_PCLK1 780,33219
#define RCC_USART11CLKSOURCE_PLL2Q 781,33284
#define RCC_USART11CLKSOURCE_PLL3Q 782,33349
#define RCC_USART11CLKSOURCE_HSI 783,33414
#define RCC_USART11CLKSOURCE_CSI 784,33507
#define RCC_USART11CLKSOURCE_LSE 785,33572
#define RCC_UART12CLKSOURCE_PCLK1 795,33804
#define RCC_UART12CLKSOURCE_PLL2Q 796,33869
#define RCC_UART12CLKSOURCE_PLL3Q 797,33933
#define RCC_UART12CLKSOURCE_HSI 798,33997
#define RCC_UART12CLKSOURCE_CSI 799,34088
#define RCC_UART12CLKSOURCE_LSE 800,34152
#define RCC_LPUART1CLKSOURCE_PCLK3 809,34362
#define RCC_LPUART1CLKSOURCE_PLL2Q 810,34427
#define RCC_LPUART1CLKSOURCE_PLL3Q 812,34521
#define RCC_LPUART1CLKSOURCE_HSI 814,34615
#define RCC_LPUART1CLKSOURCE_CSI 815,34708
#define RCC_LPUART1CLKSOURCE_LSE 816,34774
#define RCC_I2C1CLKSOURCE_PCLK1 825,34961
#define RCC_I2C1CLKSOURCE_PLL3R 827,35053
#define RCC_I2C1CLKSOURCE_PLL2R 829,35121
#define RCC_I2C1CLKSOURCE_HSI 831,35210
#define RCC_I2C1CLKSOURCE_CSI 832,35271
#define RCC_I2C2CLKSOURCE_PCLK1 840,35448
#define RCC_I2C2CLKSOURCE_PLL3R 842,35540
#define RCC_I2C2CLKSOURCE_PLL2R 844,35608
#define RCC_I2C2CLKSOURCE_HSI 846,35697
#define RCC_I2C2CLKSOURCE_CSI 847,35758
#define RCC_I2C3CLKSOURCE_PCLK3 856,35954
#define RCC_I2C3CLKSOURCE_PLL3R 857,36018
#define RCC_I2C3CLKSOURCE_HSI 858,36079
#define RCC_I2C3CLKSOURCE_CSI 859,36140
#define RCC_I2C4CLKSOURCE_PCLK3 869,36355
#define RCC_I2C4CLKSOURCE_PLL3R 870,36419
#define RCC_I2C4CLKSOURCE_HSI 871,36480
#define RCC_I2C4CLKSOURCE_CSI 872,36541
#define RCC_I3C1CLKSOURCE_PCLK1 881,36737
#define RCC_I3C1CLKSOURCE_PLL3R 883,36829
#define RCC_I3C1CLKSOURCE_PLL2R 885,36897
#define RCC_I3C1CLKSOURCE_HSI 887,36986
#define RCC_I3C2CLKSOURCE_PCLK3 896,37158
#define RCC_I3C2CLKSOURCE_PLL3R 898,37250
#define RCC_I3C2CLKSOURCE_PLL2R 900,37318
#define RCC_I3C2CLKSOURCE_HSI 902,37407
#define RCC_RNGCLKSOURCE_HSI48 911,37584
#define RCC_RNGCLKSOURCE_PLL1Q 912,37647
#define RCC_RNGCLKSOURCE_LSE 913,37707
#define RCC_RNGCLKSOURCE_LSI 914,37767
#define RCC_SPI1CLKSOURCE_PLL1Q 922,37942
#define RCC_SPI1CLKSOURCE_PLL2P 923,38005
#define RCC_SPI1CLKSOURCE_PLL3P 925,38094
#define RCC_SPI1CLKSOURCE_PIN 927,38183
#define RCC_SPI1CLKSOURCE_CLKP 928,38268
#define RCC_SPI2CLKSOURCE_PLL1Q 936,38421
#define RCC_SPI2CLKSOURCE_PLL2P 937,38484
#define RCC_SPI2CLKSOURCE_PLL3P 939,38573
#define RCC_SPI2CLKSOURCE_PIN 941,38662
#define RCC_SPI2CLKSOURCE_CLKP 942,38747
#define RCC_SPI3CLKSOURCE_PLL1Q 950,38900
#define RCC_SPI3CLKSOURCE_PLL2P 951,38963
#define RCC_SPI3CLKSOURCE_PLL3P 953,39052
#define RCC_SPI3CLKSOURCE_PIN 955,39141
#define RCC_SPI3CLKSOURCE_CLKP 956,39226
#define RCC_SPI4CLKSOURCE_PCLK2 965,39398
#define RCC_SPI4CLKSOURCE_PLL2Q 966,39462
#define RCC_SPI4CLKSOURCE_PLL3Q 967,39524
#define RCC_SPI4CLKSOURCE_HSI 968,39586
#define RCC_SPI4CLKSOURCE_CSI 969,39673
#define RCC_SPI4CLKSOURCE_HSE 970,39735
#define RCC_SPI5CLKSOURCE_PCLK3 980,39951
#define RCC_SPI5CLKSOURCE_PLL2Q 981,40015
#define RCC_SPI5CLKSOURCE_PLL3Q 982,40077
#define RCC_SPI5CLKSOURCE_HSI 983,40139
#define RCC_SPI5CLKSOURCE_CSI 984,40226
#define RCC_SPI5CLKSOURCE_HSE 985,40288
#define RCC_SPI6CLKSOURCE_PCLK2 995,40504
#define RCC_SPI6CLKSOURCE_PLL2Q 996,40568
#define RCC_SPI6CLKSOURCE_PLL3Q 997,40630
#define RCC_SPI6CLKSOURCE_HSI 998,40692
#define RCC_SPI6CLKSOURCE_CSI 999,40779
#define RCC_SPI6CLKSOURCE_HSE 1000,40841
#define RCC_LPTIM1CLKSOURCE_PCLK3 1009,41042
#define RCC_LPTIM1CLKSOURCE_PLL2P 1010,41106
#define RCC_LPTIM1CLKSOURCE_PLL3R 1012,41198
#define RCC_LPTIM1CLKSOURCE_LSE 1014,41290
#define RCC_LPTIM1CLKSOURCE_LSI 1015,41380
#define RCC_LPTIM1CLKSOURCE_CLKP 1016,41444
#define RCC_LPTIM2CLKSOURCE_PCLK1 1024,41630
#define RCC_LPTIM2CLKSOURCE_PLL2P 1025,41694
#define RCC_LPTIM2CLKSOURCE_PLL3R 1027,41786
#define RCC_LPTIM2CLKSOURCE_LSE 1029,41878
#define RCC_LPTIM2CLKSOURCE_LSI 1030,41968
#define RCC_LPTIM2CLKSOURCE_CLKP 1031,42032
#define RCC_LPTIM3CLKSOURCE_PCLK3 1040,42239
#define RCC_LPTIM3CLKSOURCE_PLL2P 1041,42303
#define RCC_LPTIM3CLKSOURCE_PLL3R 1042,42367
#define RCC_LPTIM3CLKSOURCE_LSE 1043,42431
#define RCC_LPTIM3CLKSOURCE_LSI 1044,42521
#define RCC_LPTIM3CLKSOURCE_CLKP 1045,42585
#define RCC_LPTIM4CLKSOURCE_PCLK3 1055,42813
#define RCC_LPTIM4CLKSOURCE_PLL2P 1056,42877
#define RCC_LPTIM4CLKSOURCE_PLL3R 1057,42941
#define RCC_LPTIM4CLKSOURCE_LSE 1058,43005
#define RCC_LPTIM4CLKSOURCE_LSI 1059,43095
#define RCC_LPTIM4CLKSOURCE_CLKP 1060,43159
#define RCC_LPTIM5CLKSOURCE_PCLK3 1070,43387
#define RCC_LPTIM5CLKSOURCE_PLL2P 1071,43451
#define RCC_LPTIM5CLKSOURCE_PLL3R 1072,43515
#define RCC_LPTIM5CLKSOURCE_LSE 1073,43579
#define RCC_LPTIM5CLKSOURCE_LSI 1074,43669
#define RCC_LPTIM5CLKSOURCE_CLKP 1075,43733
#define RCC_LPTIM6CLKSOURCE_PCLK3 1085,43961
#define RCC_LPTIM6CLKSOURCE_PLL2P 1086,44025
#define RCC_LPTIM6CLKSOURCE_PLL3R 1087,44089
#define RCC_LPTIM6CLKSOURCE_LSE 1088,44153
#define RCC_LPTIM6CLKSOURCE_LSI 1089,44243
#define RCC_LPTIM6CLKSOURCE_CLKP 1090,44307
#define RCC_FDCANCLKSOURCE_HSE 1099,44519
#define RCC_FDCANCLKSOURCE_PLL1Q 1100,44583
#define RCC_FDCANCLKSOURCE_PLL2Q 1101,44646
#define RCC_ADCDACCLKSOURCE_HCLK 1109,44812
#define RCC_ADCDACCLKSOURCE_SYSCLK 1110,44878
#define RCC_ADCDACCLKSOURCE_PLL2R 1111,44943
#define RCC_ADCDACCLKSOURCE_HSE 1112,45008
#define RCC_ADCDACCLKSOURCE_HSI 1113,45099
#define RCC_ADCDACCLKSOURCE_CSI 1114,45164
#define RCC_DACLPCLKSOURCE_LSE 1123,45374
#define RCC_DACLPCLKSOURCE_LSI 1124,45432
#define RCC_SAI1CLKSOURCE_PLL1Q 1133,45595
#define RCC_SAI1CLKSOURCE_PLL2P 1134,45659
#define RCC_SAI1CLKSOURCE_PLL3P 1135,45720
#define RCC_SAI1CLKSOURCE_PIN 1136,45781
#define RCC_SAI1CLKSOURCE_CLKP 1137,45867
#define RCC_SAI2CLKSOURCE_PLL1Q 1147,46058
#define RCC_SAI2CLKSOURCE_PLL2P 1148,46122
#define RCC_SAI2CLKSOURCE_PLL3P 1149,46183
#define RCC_SAI2CLKSOURCE_PIN 1150,46244
#define RCC_SAI2CLKSOURCE_CLKP 1151,46330
#define RCC_CLKPSOURCE_HSI 1160,46509
#define RCC_CLKPSOURCE_CSI 1161,46562
#define RCC_CLKPSOURCE_HSE 1162,46624
#define RCC_SDMMC1CLKSOURCE_PLL1Q 1171,46803
#define RCC_SDMMC1CLKSOURCE_PLL2R 1172,46866
#define RCC_SDMMC2CLKSOURCE_PLL1Q 1182,47065
#define RCC_SDMMC2CLKSOURCE_PLL2R 1183,47128
#define RCC_OSPICLKSOURCE_HCLK 1193,47328
#define RCC_OSPICLKSOURCE_PLL1Q 1194,47389
#define RCC_OSPICLKSOURCE_PLL2R 1195,47451
#define RCC_OSPICLKSOURCE_CLKP 1196,47513
#define RCC_CECCLKSOURCE_LSE 1206,47733
#define RCC_CECCLKSOURCE_LSI 1207,47800
#define RCC_CECCLKSOURCE_CSI_DIV122 1208,47864
#define RCC_USBCLKSOURCE_PLL1Q 1218,48068
#define RCC_USBCLKSOURCE_PLL3Q 1220,48157
#define RCC_USBCLKSOURCE_PLL2Q 1222,48225
#define RCC_USBCLKSOURCE_HSI48 1224,48314
#define RCC_TIMPRES_DEACTIVATED 1233,48508
#define RCC_TIMPRES_ACTIVATED 1234,48563
#define RCC_CRS_NONE 1245,48728
#define RCC_CRS_TIMEOUT 1246,48792
#define RCC_CRS_SYNCOK 1247,48856
#define RCC_CRS_SYNCWARN 1248,48920
#define RCC_CRS_SYNCERR 1249,48984
#define RCC_CRS_SYNCMISS 1250,49048
#define RCC_CRS_TRIMOVF 1251,49112
#define RCC_CRS_SYNC_SOURCE_GPIO 1259,49274
#define RCC_CRS_SYNC_SOURCE_LSE 1260,49373
#define RCC_CRS_SYNC_SOURCE_USB 1261,49471
#define RCC_CRS_SYNC_DIV1 1269,49682
#define RCC_CRS_SYNC_DIV2 1270,49803
#define RCC_CRS_SYNC_DIV4 1271,49915
#define RCC_CRS_SYNC_DIV8 1272,50027
#define RCC_CRS_SYNC_DIV16 1273,50139
#define RCC_CRS_SYNC_DIV32 1274,50252
#define RCC_CRS_SYNC_DIV64 1275,50365
#define RCC_CRS_SYNC_DIV128 1276,50478
#define RCC_CRS_SYNC_POLARITY_RISING 1284,50694
#define RCC_CRS_SYNC_POLARITY_FALLING 1285,50806
#define RCC_CRS_RELOADVALUE_DEFAULT 1293,51017
#define RCC_CRS_ERRORLIMIT_DEFAULT 1303,51482
#define RCC_CRS_HSI48CALIBRATION_DEFAULT 1311,51702
#define RCC_CRS_FREQERRORDIR_UP 1323,52383
#define RCC_CRS_FREQERRORDIR_DOWN 1324,52520
#define RCC_CRS_IT_SYNCOK 1332,52765
#define RCC_CRS_IT_SYNCWARN 1333,52849
#define RCC_CRS_IT_ERR 1334,52932
#define RCC_CRS_IT_ESYNC 1335,53008
#define RCC_CRS_IT_SYNCERR 1336,53092
#define RCC_CRS_IT_SYNCMISS 1337,53173
#define RCC_CRS_IT_TRIMOVF 1338,53255
#define RCC_CRS_FLAG_SYNCOK 1346,53438
#define RCC_CRS_FLAG_SYNCWARN 1347,53531
#define RCC_CRS_FLAG_ERR 1348,53624
#define RCC_CRS_FLAG_ESYNC 1349,53712
#define RCC_CRS_FLAG_SYNCERR 1350,53805
#define RCC_CRS_FLAG_SYNCMISS 1351,53886
#define RCC_CRS_FLAG_TRIMOVF 1352,53967
#define __HAL_RCC_TIMIC_ENABLE(1372,54513
#define __HAL_RCC_TIMIC_DISABLE(1373,54685
#define __HAL_RCC_PLL2_PLLSOURCE_CONFIG(1385,55458
#define __HAL_RCC_GET_PLL2_OSCSOURCE(1396,56183
#define __HAL_RCC_PLL2_CONFIG(1429,58006
#define __HAL_RCC_PLL2_MULN_CONFIG(1453,59443
#define __HAL_RCC_PLL2_DIVM_CONFIG(1468,60150
#define __HAL_RCC_PLL2_DIVP_CONFIG(1483,60820
#define __HAL_RCC_PLL2_DIVQ_CONFIG(1498,61491
#define __HAL_RCC_PLL2_DIVR_CONFIG(1513,62162
#define __HAL_RCC_PLL2_ENABLE(1523,62661
#define __HAL_RCC_PLL2_DISABLE(1524,62727
#define __HAL_RCC_PLL2_CLKOUT_ENABLE(1539,63748
#define __HAL_RCC_PLL2_CLKOUT_DISABLE(1540,63851
#define __HAL_RCC_GET_PLL2_CLKOUT_CONFIG(1553,64739
#define __HAL_RCC_PLL2_FRACN_ENABLE(1560,65074
#define __HAL_RCC_PLL2_FRACN_DISABLE(1561,65163
#define  __HAL_RCC_PLL2_FRACN_CONFIG(1577,65941
#define __HAL_RCC_PLL2_VCIRANGE(1589,66724
#define __HAL_RCC_PLL2_VCORANGE(1600,67263
#define __HAL_RCC_PLL3_PLLSOURCE_CONFIG(1614,68066
#define __HAL_RCC_GET_PLL3_OSCSOURCE(1625,68795
#define __HAL_RCC_PLL3_CONFIG(1658,70599
#define __HAL_RCC_PLL3_MULN_CONFIG(1683,72042
#define __HAL_RCC_PLL3_DIVM_CONFIG(1698,72749
#define __HAL_RCC_PLL3_DIVP_CONFIG(1713,73420
#define __HAL_RCC_PLL3_DIVQ_CONFIG(1728,74091
#define __HAL_RCC_PLL3_DIVR_CONFIG(1743,74762
#define  __HAL_RCC_PLL3_FRACN_CONFIG(1760,75589
#define __HAL_RCC_PLL3_VCIRANGE(1773,76377
#define __HAL_RCC_PLL3_VCORANGE(1784,76901
#define __HAL_RCC_PLL3_ENABLE(1799,77547
#define __HAL_RCC_PLL3_DISABLE(1800,77613
#define __HAL_RCC_PLL3_FRACN_ENABLE(1807,77908
#define __HAL_RCC_PLL3_FRACN_DISABLE(1808,77997
#define __HAL_RCC_PLL3_CLKOUT_ENABLE(1824,78971
#define __HAL_RCC_PLL3_CLKOUT_DISABLE(1825,79073
#define __HAL_RCC_GET_PLL3_CLKOUT_CONFIG(1839,79913
#define __HAL_RCC_ADCDAC_CONFIG(1853,80897
#define __HAL_RCC_GET_ADCDAC_SOURCE(1865,81774
#define __HAL_RCC_DAC_LP_CONFIG(1874,82351
#define __HAL_RCC_GET_DAC_LP_SOURCE(1882,82845
#define __HAL_RCC_FDCAN_CONFIG(1893,83462
#define __HAL_RCC_GET_FDCAN_SOURCE(1902,84008
#define __HAL_RCC_LPTIM1_CONFIG(1918,84896
#define __HAL_RCC_GET_LPTIM1_SOURCE(1932,85727
#define __HAL_RCC_LPTIM2_CONFIG(1948,86617
#define __HAL_RCC_GET_LPTIM2_SOURCE(1962,87448
#define __HAL_RCC_LPTIM3_CONFIG(1977,88292
#define __HAL_RCC_GET_LPTIM3_SOURCE(1989,89056
#define __HAL_RCC_LPTIM4_CONFIG(2005,89921
#define __HAL_RCC_GET_LPTIM4_SOURCE(2017,90685
#define __HAL_RCC_LPTIM5_CONFIG(2033,91550
#define __HAL_RCC_GET_LPTIM5_SOURCE(2045,92314
#define __HAL_RCC_LPTIM6_CONFIG(2061,93179
#define __HAL_RCC_GET_LPTIM6_SOURCE(2073,93943
#define __HAL_RCC_SPI1_CONFIG(2086,94644
#define __HAL_RCC_GET_SPI1_SOURCE(2099,95351
#define __HAL_RCC_SPI2_CONFIG(2111,96027
#define __HAL_RCC_GET_SPI2_SOURCE(2124,96734
#define __HAL_RCC_SPI3_CONFIG(2136,97385
#define __HAL_RCC_GET_SPI3_SOURCE(2149,98067
#define __HAL_RCC_SPI4_CONFIG(2161,98734
#define __HAL_RCC_GET_SPI4_SOURCE(2173,99401
#define __HAL_RCC_SPI5_CONFIG(2186,100087
#define __HAL_RCC_GET_SPI5_SOURCE(2198,100754
#define __HAL_RCC_SPI6_CONFIG(2211,101428
#define __HAL_RCC_GET_SPI6_SOURCE(2223,102095
#define __HAL_RCC_I2C1_CONFIG(2240,102932
#define __HAL_RCC_GET_I2C1_SOURCE(2254,103693
#define __HAL_RCC_I2C2_CONFIG(2270,104511
#define __HAL_RCC_GET_I2C2_SOURCE(2284,105272
#define __HAL_RCC_I2C3_CONFIG(2297,105915
#define __HAL_RCC_GET_I2C3_SOURCE(2307,106482
#define __HAL_RCC_I2C4_CONFIG(2321,107148
#define __HAL_RCC_GET_I2C4_SOURCE(2331,107719
#define __HAL_RCC_I3C1_CONFIG(2347,108483
#define __HAL_RCC_GET_I3C1_SOURCE(2360,109171
#define __HAL_RCC_I3C2_CONFIG(2376,109895
#define __HAL_RCC_GET_I3C2_SOURCE(2388,110538
#define __HAL_RCC_USART1_CONFIG(2405,111436
#define __HAL_RCC_GET_USART1_SOURCE(2419,112260
#define __HAL_RCC_USART2_CONFIG(2435,113143
#define __HAL_RCC_GET_USART2_SOURCE(2449,113967
#define __HAL_RCC_USART3_CONFIG(2465,114850
#define __HAL_RCC_GET_USART3_SOURCE(2479,115674
#define __HAL_RCC_UART4_CONFIG(2494,116509
#define __HAL_RCC_GET_UART4_SOURCE(2506,117264
#define __HAL_RCC_UART5_CONFIG(2522,118117
#define __HAL_RCC_GET_UART5_SOURCE(2534,118872
#define __HAL_RCC_USART6_CONFIG(2550,119727
#define __HAL_RCC_GET_USART6_SOURCE(2562,120484
#define __HAL_RCC_UART7_CONFIG(2578,121325
#define __HAL_RCC_GET_UART7_SOURCE(2590,122065
#define __HAL_RCC_UART8_CONFIG(2606,122903
#define __HAL_RCC_GET_UART8_SOURCE(2618,123643
#define __HAL_RCC_UART9_CONFIG(2634,124481
#define __HAL_RCC_GET_UART9_SOURCE(2646,125221
#define __HAL_RCC_USART10_CONFIG(2662,126093
#define __HAL_RCC_GET_USART10_SOURCE(2674,126867
#define __HAL_RCC_USART11_CONFIG(2690,127745
#define __HAL_RCC_GET_USART11_SOURCE(2702,128519
#define __HAL_RCC_UART12_CONFIG(2718,129380
#define __HAL_RCC_GET_UART12_SOURCE(2730,130137
#define __HAL_RCC_LPUART1_CONFIG(2747,131057
#define __HAL_RCC_GET_LPUART1_SOURCE(2761,131898
#define __HAL_RCC_OSPI_CONFIG(2773,132591
#define __HAL_RCC_GET_OSPI_SOURCE(2783,133214
#define __HAL_RCC_SDMMC1_CONFIG(2794,133721
#define __HAL_RCC_GET_SDMMC1_SOURCE(2802,134144
#define __HAL_RCC_SDMMC2_CONFIG(2813,134650
#define __HAL_RCC_GET_SDMMC2_SOURCE(2821,135073
#define __HAL_RCC_RNG_CONFIG(2833,135668
#define __HAL_RCC_GET_RNG_SOURCE(2843,136200
#define __HAL_RCC_SAI1_CONFIG(2857,136936
#define __HAL_RCC_GET_SAI1_SOURCE(2868,137603
#define __HAL_RCC_SAI2_CONFIG(2883,138361
#define __HAL_RCC_GET_SAI2_SOURCE(2894,139029
#define __HAL_RCC_CLKP_CONFIG(2904,139625
#define __HAL_RCC_GET_CLKP_SOURCE(2913,140158
#define __HAL_RCC_CEC_CONFIG(2923,140688
#define __HAL_RCC_GET_CEC_SOURCE(2932,141165
#define __HAL_RCC_USB_CONFIG(2947,141896
#define __HAL_RCC_GET_USB_SOURCE(2960,142555
#define __HAL_RCC_TIMCLKPRESCALER(2973,143360
#define __HAL_RCC_CRS_ENABLE_IT(2989,144148
#define __HAL_RCC_CRS_DISABLE_IT(3001,144771
#define __HAL_RCC_CRS_GET_IT_SOURCE(3012,145422
#define  RCC_CRS_IT_ERROR_MASK 3026,146292
#define __HAL_RCC_CRS_CLEAR_IT(3029,146479
#define __HAL_RCC_CRS_GET_FLAG(3054,147984
#define RCC_CRS_FLAG_ERROR_MASK 3073,148896
#define __HAL_RCC_CRS_CLEAR_FLAG(3076,149089
#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE(3100,150180
#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE(3106,150363
#define __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE(3113,150636
#define __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE(3119,150834
#define __HAL_RCC_CRS_RELOADVALUE_CALCULATE(3131,151565
#define RCC_PERIPHCLOCK_ALL 3146,151920
#define RCC_PERIPHCLOCK_ALL 3162,153565
#define RCC_PERIPHCLOCK_ALL 3178,155191
#define RCC_PERIPHCLOCK_ALL 3189,156267
#define IS_RCC_PLL2_SOURCE(3206,157216
#define IS_RCC_PLL2_DIVM_VALUE(3210,157444
#define IS_RCC_PLL2_MULN_VALUE(3211,157521
#define IS_RCC_PLL2_DIVP_VALUE(3212,157599
#define IS_RCC_PLL2_DIVQ_VALUE(3213,157677
#define IS_RCC_PLL2_DIVR_VALUE(3214,157755
#define IS_RCC_PLL2_FRACN_VALUE(3216,157835
#define IS_RCC_PLL2_VCIRGE_VALUE(3218,157896
#define IS_RCC_PLL2_VCORGE_VALUE(3223,158214
#define IS_RCC_PLL2_CLOCKOUT_VALUE(3225,158336
#define IS_RCC_PLL3_SOURCE(3228,158464
#define IS_RCC_PLL3_VCIRGE_VALUE(3232,158692
#define IS_RCC_PLL3_DIVM_VALUE(3237,159010
#define IS_RCC_PLL3_MULN_VALUE(3238,159087
#define IS_RCC_PLL3_DIVP_VALUE(3239,159165
#define IS_RCC_PLL3_DIVQ_VALUE(3240,159243
#define IS_RCC_PLL3_DIVR_VALUE(3241,159321
#define IS_RCC_PLL3_FRACN_VALUE(3243,159401
#define IS_RCC_PLL3_VCORGE_VALUE(3245,159462
#define IS_RCC_PLL3_CLOCKOUT_VALUE(3247,159584
#define IS_RCC_LSCOSOURCE(3251,159714
#define IS_RCC_CLKPSOURCE(3254,159876
#define IS_RCC_PERIPHCLOCK(3258,160103
#define IS_RCC_USART1CLKSOURCE(3261,160352
#define IS_RCC_USART2CLKSOURCE(3269,160713
#define IS_RCC_USART3CLKSOURCE(3277,161074
#define IS_RCC_USART1CLKSOURCE(3286,161442
#define IS_RCC_USART2CLKSOURCE(3293,161750
#define IS_RCC_USART3CLKSOURCE(3300,162058
#define IS_RCC_UART4CLKSOURCE(3310,162416
#define IS_RCC_UART5CLKSOURCE(3320,162810
#define IS_RCC_USART6CLKSOURCE(3330,163205
#define IS_RCC_UART7CLKSOURCE(3340,163607
#define IS_RCC_UART8CLKSOURCE(3350,164001
#define IS_RCC_UART9CLKSOURCE(3360,164395
#define IS_RCC_USART10CLKSOURCE(3370,164791
#define IS_RCC_USART11CLKSOURCE(3380,165203
#define IS_RCC_UART12CLKSOURCE(3390,165614
#define IS_RCC_LPUART1CLKSOURCE(3400,166024
#define IS_RCC_LPUART1CLKSOURCE(3409,166395
#define IS_RCC_I2C1CLKSOURCE(3419,166763
#define IS_RCC_I2C2CLKSOURCE(3425,167009
#define IS_RCC_I2C1CLKSOURCE(3432,167262
#define IS_RCC_I2C2CLKSOURCE(3438,167508
#define IS_RCC_I2C3CLKSOURCE(3448,167805
#define IS_RCC_I2C4CLKSOURCE(3456,168089
#define IS_RCC_I3C1CLKSOURCE(3464,168382
#define IS_RCC_I3C1CLKSOURCE(3470,168584
#define IS_RCC_I3C2CLKSOURCE(3479,168856
#define IS_RCC_I3C2CLKSOURCE(3484,169056
#define IS_RCC_SAI1CLK(3492,169308
#define IS_RCC_SAI2CLK(3502,169636
#define IS_RCC_LPTIM1CLK(3511,169971
#define IS_RCC_LPTIM2CLK(3519,170327
#define IS_RCC_LPTIM1CLK(3528,170690
#define IS_RCC_LPTIM2CLK(3535,170994
#define IS_RCC_LPTIM3CLK(3545,171349
#define IS_RCC_LPTIM4CLK(3556,171751
#define IS_RCC_LPTIM5CLK(3567,172151
#define IS_RCC_LPTIM6CLK(3577,172549
#define IS_RCC_FDCANCLK(3586,172926
#define IS_RCC_SDMMC1CLKSOURCE(3592,173141
#define IS_RCC_SDMMC2CLKSOURCE(3598,173334
#define IS_RCC_RNGCLKSOURCE(3603,173504
#define IS_RCC_ADCDACCLKSOURCE(3609,173747
#define IS_RCC_DACLPCLKSOURCE(3617,174113
#define IS_RCC_OSPICLKSOURCE(3622,174281
#define IS_RCC_SPI1CLKSOURCE(3630,174578
#define IS_RCC_SPI2CLKSOURCE(3637,174874
#define IS_RCC_SPI3CLKSOURCE(3644,175170
#define IS_RCC_SPI1CLKSOURCE(3651,175470
#define IS_RCC_SPI2CLKSOURCE(3657,175715
#define IS_RCC_SPI3CLKSOURCE(3663,175960
#define IS_RCC_SPI4CLKSOURCE(3672,176253
#define IS_RCC_SPI5CLKSOURCE(3682,176637
#define IS_RCC_SPI6CLKSOURCE(3692,177021
#define IS_RCC_USBCLKSOURCE(3703,177439
#define IS_RCC_USBCLKSOURCE(3708,177635
#define IS_RCC_CECCLKSOURCE(3716,177897
#define IS_RCC_TIMPRES(3722,178105
#define IS_RCC_CRS_SYNC_SOURCE(3728,178247
#define IS_RCC_CRS_SYNC_DIV(3732,178522
#define IS_RCC_CRS_SYNC_POLARITY(3737,179001
#define IS_RCC_CRS_RELOADVALUE(3740,179206
#define IS_RCC_CRS_ERRORLIMIT(3742,179279
#define IS_RCC_CRS_HSI48CALIBRATION(3744,179350
#define IS_RCC_CRS_FREQERRORDIR(3746,179425

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_sai.h,9682
#define STM32H5xx_HAL_SAI_H21,793
  FunctionalState  Activation;51,1400
  uint32_t         MicPairsNbr;52,1470
  uint32_t         ClockEnable;54,1667
} SAI_PdmInitTypeDef;56,1856
  uint32_t AudioMode;67,2051
  uint32_t Synchro;70,2221
  uint32_t SynchroExt;73,2402
  uint32_t MckOutput;79,2866
  uint32_t OutputDrive;82,3069
  uint32_t NoDivider;87,3442
  uint32_t FIFOThreshold;94,4052
  uint32_t AudioFrequency;97,4232
  uint32_t Mckdiv;100,4411
  uint32_t MckOverSampling;105,4808
  uint32_t MonoStereoMode;108,4995
  uint32_t CompandingMode;111,5185
  uint32_t TriState;114,5366
  SAI_PdmInitTypeDef PdmInit;117,5545
  uint32_t Protocol;122,5767
  uint32_t DataSize;125,5931
  uint32_t FirstBit;128,6097
  uint32_t ClockStrobing;131,6299
} SAI_InitTypeDef;133,6490
  HAL_SAI_STATE_RESET 140,6585
  HAL_SAI_STATE_READY 141,6664
  HAL_SAI_STATE_BUSY 142,6743
  HAL_SAI_STATE_BUSY_TX 143,6822
  HAL_SAI_STATE_BUSY_RX 144,6901
} HAL_SAI_StateTypeDef;145,6980
typedef void (*SAIcallback)SAIcallback150,7054
  uint32_t FrameLength;164,7365
  uint32_t ActiveFrameLength;170,7924
  uint32_t FSDefinition;175,8324
  uint32_t FSPolarity;178,8513
  uint32_t FSOffset;181,8698
} SAI_FrameInitTypeDef;184,8879
  uint32_t FirstBitOffset;197,9272
  uint32_t SlotSize;200,9479
  uint32_t SlotNumber;203,9635
  uint32_t SlotActive;206,9828
} SAI_SlotInitTypeDef;208,10018
typedef struct __SAI_HandleTypeDef217,10201
  SAI_Block_TypeDef         *Instance;Instance219,10240
  SAI_InitTypeDef           Init;221,10327
  SAI_FrameInitTypeDef      FrameInit;223,10409
  SAI_SlotInitTypeDef       SlotInit;225,10497
  uint8_t                  *pBuffPtr;pBuffPtr227,10584
  uint16_t                  XferSize;229,10668
  uint16_t                  XferCount;231,10739
  DMA_HandleTypeDef         *hdmatx;hdmatx233,10813
  DMA_HandleTypeDef         *hdmarx;hdmarx235,10895
  SAIcallback               mutecallback;237,10977
  void (*InterruptServiceRoutine)InterruptServiceRoutine239,11048
  HAL_LockTypeDef           Lock;241,11159
  __IO HAL_SAI_StateTypeDef State;243,11231
  __IO uint32_t             ErrorCode;245,11308
  void (*RxCpltCallback)RxCpltCallback248,11419
  void (*RxHalfCpltCallback)RxHalfCpltCallback249,11523
  void (*TxCpltCallback)TxCpltCallback250,11632
  void (*TxHalfCpltCallback)TxHalfCpltCallback251,11737
  void (*ErrorCallback)ErrorCallback252,11847
  void (*MspInitCallback)MspInitCallback253,11940
  void (*MspDeInitCallback)MspDeInitCallback254,12036
} SAI_HandleTypeDef;256,12180
  HAL_SAI_RX_COMPLETE_CB_ID 264,12327
  HAL_SAI_RX_HALFCOMPLETE_CB_ID 265,12410
  HAL_SAI_TX_COMPLETE_CB_ID 266,12498
  HAL_SAI_TX_HALFCOMPLETE_CB_ID 267,12582
  HAL_SAI_ERROR_CB_ID 268,12671
  HAL_SAI_MSPINIT_CB_ID 269,12743
  HAL_SAI_MSPDEINIT_CB_ID 270,12818
} HAL_SAI_CallbackIDTypeDef;271,12896
typedef void (*pSAI_CallbackTypeDef)pSAI_CallbackTypeDef276,12984
#define HAL_SAI_ERROR_NONE 294,13353
#define HAL_SAI_ERROR_OVR 295,13423
#define HAL_SAI_ERROR_UDR 296,13498
#define HAL_SAI_ERROR_AFSDET 297,13574
#define HAL_SAI_ERROR_LFSDET 298,13679
#define HAL_SAI_ERROR_CNREADY 299,13777
#define HAL_SAI_ERROR_WCKCFG 300,13854
#define HAL_SAI_ERROR_TIMEOUT 301,13941
#define HAL_SAI_ERROR_DMA 302,14016
#define HAL_SAI_ERROR_INVALID_CALLBACK 304,14130
#define SAI_SYNCEXT_DISABLE 313,14356
#define SAI_SYNCEXT_OUTBLOCKA_ENABLE 314,14397
#define SAI_SYNCEXT_OUTBLOCKB_ENABLE 315,14438
#define SAI_MCK_OUTPUT_DISABLE 323,14579
#define SAI_MCK_OUTPUT_ENABLE 324,14628
#define SAI_I2S_STANDARD 332,14766
#define SAI_I2S_MSBJUSTIFIED 333,14800
#define SAI_I2S_LSBJUSTIFIED 334,14834
#define SAI_PCM_LONG 335,14868
#define SAI_PCM_SHORT 336,14902
#define SAI_PROTOCOL_DATASIZE_16BIT 344,15031
#define SAI_PROTOCOL_DATASIZE_16BITEXTENDED 345,15079
#define SAI_PROTOCOL_DATASIZE_24BIT 346,15127
#define SAI_PROTOCOL_DATASIZE_32BIT 347,15175
#define SAI_AUDIO_FREQUENCY_192K 355,15313
#define SAI_AUDIO_FREQUENCY_96K 356,15364
#define SAI_AUDIO_FREQUENCY_48K 357,15414
#define SAI_AUDIO_FREQUENCY_44K 358,15464
#define SAI_AUDIO_FREQUENCY_32K 359,15514
#define SAI_AUDIO_FREQUENCY_22K 360,15564
#define SAI_AUDIO_FREQUENCY_16K 361,15614
#define SAI_AUDIO_FREQUENCY_11K 362,15664
#define SAI_AUDIO_FREQUENCY_8K 363,15714
#define SAI_AUDIO_FREQUENCY_MCKDIV 364,15763
#define SAI_MCK_OVERSAMPLING_DISABLE 372,15922
#define SAI_MCK_OVERSAMPLING_ENABLE 373,15977
#define SAI_PDM_CLOCK1_ENABLE 381,16124
#define SAI_PDM_CLOCK2_ENABLE 382,16175
#define SAI_MODEMASTER_TX 390,16306
#define SAI_MODEMASTER_RX 391,16353
#define SAI_MODESLAVE_TX 392,16404
#define SAI_MODESLAVE_RX 393,16455
#define SAI_FREE_PROTOCOL 402,16616
#define SAI_SPDIF_PROTOCOL 403,16671
#define SAI_AC97_PROTOCOL 404,16732
#define SAI_DATASIZE_8 412,16883
#define SAI_DATASIZE_10 413,16925
#define SAI_DATASIZE_16 414,16985
#define SAI_DATASIZE_20 415,17027
#define SAI_DATASIZE_24 416,17087
#define SAI_DATASIZE_32 417,17147
#define SAI_FIRSTBIT_MSB 425,17335
#define SAI_FIRSTBIT_LSB 426,17390
#define SAI_CLOCKSTROBING_FALLINGEDGE 434,17551
#define SAI_CLOCKSTROBING_RISINGEDGE 435,17597
#define SAI_ASYNCHRONOUS 443,17745
#define SAI_SYNCHRONOUS 444,17812
#define SAI_SYNCHRONOUS_EXT_SAI1 445,17907
#define SAI_SYNCHRONOUS_EXT_SAI2 446,17994
#define SAI_OUTPUTDRIVE_DISABLE 454,18177
#define SAI_OUTPUTDRIVE_ENABLE 455,18231
#define SAI_MASTERDIVIDER_ENABLE 463,18380
#define SAI_MASTERDIVIDER_DISABLE 464,18434
#define SAI_FS_STARTFRAME 472,18589
#define SAI_FS_CHANNEL_IDENTIFICATION 473,18644
#define SAI_FS_ACTIVE_LOW 481,18797
#define SAI_FS_ACTIVE_HIGH 482,18853
#define SAI_FS_FIRSTBIT 490,19003
#define SAI_FS_BEFOREFIRSTBIT 491,19058
#define SAI_SLOTSIZE_DATASIZE 499,19207
#define SAI_SLOTSIZE_16B 500,19262
#define SAI_SLOTSIZE_32B 501,19325
#define SAI_SLOT_NOTACTIVE 509,19482
#define SAI_SLOTACTIVE_0 510,19532
#define SAI_SLOTACTIVE_1 511,19582
#define SAI_SLOTACTIVE_2 512,19632
#define SAI_SLOTACTIVE_3 513,19682
#define SAI_SLOTACTIVE_4 514,19732
#define SAI_SLOTACTIVE_5 515,19782
#define SAI_SLOTACTIVE_6 516,19832
#define SAI_SLOTACTIVE_7 517,19882
#define SAI_SLOTACTIVE_8 518,19932
#define SAI_SLOTACTIVE_9 519,19982
#define SAI_SLOTACTIVE_10 520,20032
#define SAI_SLOTACTIVE_11 521,20082
#define SAI_SLOTACTIVE_12 522,20132
#define SAI_SLOTACTIVE_13 523,20182
#define SAI_SLOTACTIVE_14 524,20232
#define SAI_SLOTACTIVE_15 525,20282
#define SAI_SLOTACTIVE_ALL 526,20332
#define SAI_STEREOMODE 534,20474
#define SAI_MONOMODE 535,20524
#define SAI_OUTPUT_NOTRELEASED 543,20674
#define SAI_OUTPUT_RELEASED 544,20721
#define SAI_FIFOTHRESHOLD_EMPTY 552,20870
#define SAI_FIFOTHRESHOLD_1QF 553,20916
#define SAI_FIFOTHRESHOLD_HF 554,20965
#define SAI_FIFOTHRESHOLD_3QF 555,21014
#define SAI_FIFOTHRESHOLD_FULL 556,21082
#define SAI_NOCOMPANDING 564,21233
#define SAI_ULAW_1CPL_COMPANDING 565,21287
#define SAI_ALAW_1CPL_COMPANDING 566,21345
#define SAI_ULAW_2CPL_COMPANDING 567,21423
#define SAI_ALAW_2CPL_COMPANDING 568,21498
#define SAI_ZERO_VALUE 576,21683
#define SAI_LAST_SENT_VALUE 577,21739
#define SAI_IT_OVRUDR 585,21914
#define SAI_IT_MUTEDET 586,21975
#define SAI_IT_WCKCFG 587,22037
#define SAI_IT_FREQ 588,22098
#define SAI_IT_CNRDY 589,22157
#define SAI_IT_AFSDET 590,22217
#define SAI_IT_LFSDET 591,22278
#define SAI_FLAG_OVRUDR 599,22444
#define SAI_FLAG_MUTEDET 600,22502
#define SAI_FLAG_WCKCFG 601,22561
#define SAI_FLAG_FREQ 602,22619
#define SAI_FLAG_CNRDY 603,22675
#define SAI_FLAG_AFSDET 604,22732
#define SAI_FLAG_LFSDET 605,22790
#define SAI_FIFOSTATUS_EMPTY 613,22956
#define SAI_FIFOSTATUS_LESS1QUARTERFULL 614,23011
#define SAI_FIFOSTATUS_1QUARTERFULL 615,23066
#define SAI_FIFOSTATUS_HALFFULL 616,23121
#define SAI_FIFOSTATUS_3QUARTERFULL 617,23176
#define SAI_FIFOSTATUS_FULL 618,23231
#define __HAL_SAI_RESET_HANDLE_STATE(638,23702
#define __HAL_SAI_RESET_HANDLE_STATE(644,24168
#define __HAL_SAI_ENABLE_IT(660,25114
#define __HAL_SAI_DISABLE_IT(675,26029
#define __HAL_SAI_GET_IT_SOURCE(690,27012
#define __HAL_SAI_GET_FLAG(706,27990
#define __HAL_SAI_CLEAR_FLAG(722,28834
#define __HAL_SAI_ENABLE(728,29032
#define __HAL_SAI_DISABLE(734,29221
#define IS_SAI_BLOCK_SYNCEXT(827,33005
#define IS_SAI_SUPPORTED_PROTOCOL(831,33247
#define IS_SAI_PROTOCOL_DATASIZE(837,33684
#define IS_SAI_AUDIO_FREQUENCY(842,34087
#define IS_SAI_BLOCK_MCK_OVERSAMPLING(853,34917
#define IS_SAI_PDM_MIC_PAIRS_NUMBER(856,35102
#define IS_SAI_PDM_CLOCK_ENABLE(858,35187
#define IS_SAI_BLOCK_MODE(861,35362
#define IS_SAI_BLOCK_PROTOCOL(866,35639
#define IS_SAI_BLOCK_DATASIZE(870,35883
#define IS_SAI_BLOCK_FIRST_BIT(877,36355
#define IS_SAI_BLOCK_CLOCK_STROBING(880,36495
#define IS_SAI_BLOCK_SYNCHRO(883,36678
#define IS_SAI_BLOCK_MCK_OUTPUT(888,37016
#define IS_SAI_BLOCK_OUTPUT_DRIVE(891,37177
#define IS_SAI_BLOCK_NODIVIDER(894,37344
#define IS_SAI_BLOCK_MUTE_COUNTER(897,37525
#define IS_SAI_BLOCK_MUTE_VALUE(899,37590
#define IS_SAI_BLOCK_COMPANDING_MODE(902,37751
#define IS_SAI_BLOCK_FIFO_THRESHOLD(908,38199
#define IS_SAI_BLOCK_TRISTATE_MANAGEMENT(914,38679
#define IS_SAI_MONO_STEREO_MODE(917,38855
#define IS_SAI_SLOT_ACTIVE(920,38994
#define IS_SAI_BLOCK_SLOT_NUMBER(922,39066
#define IS_SAI_BLOCK_SLOT_SIZE(924,39150
#define IS_SAI_BLOCK_FIRSTBIT_OFFSET(928,39377
#define IS_SAI_BLOCK_FS_OFFSET(930,39443
#define IS_SAI_BLOCK_FS_POLARITY(933,39599
#define IS_SAI_BLOCK_FS_DEFINITION(936,39766
#define IS_SAI_BLOCK_MASTER_DIVIDER(939,39956
#define IS_SAI_BLOCK_FRAME_LENGTH(941,40023
#define IS_SAI_BLOCK_ACTIVE_FRAME(943,40109

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_sai_ex.h,206
#define STM32H5xx_HAL_SAI_EX_H21,808
  uint32_t MicPair;50,1356
  uint32_t LeftDelay;53,1541
  uint32_t RightDelay;56,1744
} SAIEx_PdmMicDelayParamTypeDef;58,1946
#define IS_SAI_PDM_MIC_DELAY(88,2815

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_tim.h,25027
#define STM32H5xx_HAL_TIM_H21,793
  uint32_t Prescaler;48,1318
  uint32_t CounterMode;52,1638
  uint32_t Period;55,1798
  uint32_t ClockDivision;62,2414
  uint32_t RepetitionCounter;65,2577
  uint32_t AutoReloadPreload;76,3463
} TIM_Base_InitTypeDef;78,3634
  uint32_t OCMode;85,3758
  uint32_t Pulse;88,3922
  uint32_t OCPolarity;94,4376
  uint32_t OCNPolarity;97,4542
  uint32_t OCFastMode;101,4837
  uint32_t OCIdleState;106,5089
  uint32_t OCNIdleState;110,5401
} TIM_OC_InitTypeDef;113,5713
  uint32_t OCMode;120,5835
  uint32_t Pulse;123,5999
  uint32_t OCPolarity;129,6453
  uint32_t OCNPolarity;132,6619
  uint32_t OCIdleState;136,6914
  uint32_t OCNIdleState;140,7226
  uint32_t ICPolarity;144,7540
  uint32_t ICSelection;147,7721
  uint32_t ICFilter;150,7876
} TIM_OnePulse_InitTypeDef;152,8051
  uint32_t  ICPolarity;159,8178
  uint32_t ICSelection;162,8357
  uint32_t ICPrescaler;165,8511
  uint32_t ICFilter;168,8683
} TIM_IC_InitTypeDef;170,8857
  uint32_t EncoderMode;177,8972
  uint32_t IC1Polarity;180,9143
  uint32_t IC1Selection;183,9324
  uint32_t IC1Prescaler;186,9480
  uint32_t IC1Filter;189,9654
  uint32_t IC2Polarity;192,9832
  uint32_t IC2Selection;195,10013
  uint32_t IC2Prescaler;198,10168
  uint32_t IC2Filter;201,10342
} TIM_Encoder_InitTypeDef;203,10518
  uint32_t ClockSource;210,10639
  uint32_t ClockPolarity;212,10783
  uint32_t ClockPrescaler;214,10930
  uint32_t ClockFilter;216,11079
} TIM_ClockConfigTypeDef;218,11240
  uint32_t ClearInputState;225,11370
  uint32_t ClearInputSource;227,11513
  uint32_t ClearInputPolarity;229,11678
  uint32_t ClearInputPrescaler;231,11846
  uint32_t ClearInputFilter;234,12094
} TIM_ClearInputConfigTypeDef;236,12271
  uint32_t  MasterOutputTrigger;245,12495
  uint32_t  MasterOutputTrigger2;247,12676
  uint32_t  MasterSlaveMode;249,12861
} TIM_MasterConfigTypeDef;256,13497
  uint32_t  SlaveMode;263,13615
  uint32_t  InputTrigger;265,13766
  uint32_t  TriggerPolarity;267,13924
  uint32_t  TriggerPrescaler;269,14083
  uint32_t  TriggerFilter;271,14244
} TIM_SlaveConfigTypeDef;274,14418
  uint32_t OffStateRunMode;283,14672
  uint32_t OffStateIDLEMode;285,14829
  uint32_t LockLevel;287,14988
  uint32_t DeadTime;289,15101
  uint32_t BreakState;291,15235
  uint32_t BreakPolarity;293,15365
  uint32_t BreakFilter;295,15492
  uint32_t BreakAFMode;297,15642
  uint32_t Break2State;299,15805
  uint32_t Break2Polarity;301,15937
  uint32_t Break2Filter;303,16066
  uint32_t Break2AFMode;305,16207
  uint32_t AutomaticOutput;307,16372
} TIM_BreakDeadTimeConfigTypeDef;309,16511
  HAL_TIM_STATE_RESET 316,16621
  HAL_TIM_STATE_READY 317,16720
  HAL_TIM_STATE_BUSY 318,16819
  HAL_TIM_STATE_TIMEOUT 319,16918
  HAL_TIM_STATE_ERROR 320,17017
} HAL_TIM_StateTypeDef;321,17116
  HAL_TIM_CHANNEL_STATE_RESET 328,17214
  HAL_TIM_CHANNEL_STATE_READY 329,17327
  HAL_TIM_CHANNEL_STATE_BUSY 330,17440
} HAL_TIM_ChannelStateTypeDef;331,17553
  HAL_DMA_BURST_STATE_RESET 338,17656
  HAL_DMA_BURST_STATE_READY 339,17741
  HAL_DMA_BURST_STATE_BUSY 340,17826
} HAL_TIM_DMABurstStateTypeDef;341,17911
  HAL_TIM_ACTIVE_CHANNEL_1 348,18028
  HAL_TIM_ACTIVE_CHANNEL_2 349,18111
  HAL_TIM_ACTIVE_CHANNEL_3 350,18194
  HAL_TIM_ACTIVE_CHANNEL_4 351,18277
  HAL_TIM_ACTIVE_CHANNEL_5 352,18360
  HAL_TIM_ACTIVE_CHANNEL_6 353,18443
  HAL_TIM_ACTIVE_CHANNEL_CLEARED 354,18526
} HAL_TIM_ActiveChannel;355,18609
  TIM_TypeDef                        *Instance;Instance366,18853
  TIM_Base_InitTypeDef               Init;367,18968
  HAL_TIM_ActiveChannel              Channel;368,19083
  DMA_HandleTypeDef                  *hdma[hdma369,19198
  HAL_LockTypeDef                    Lock;371,19394
  __IO HAL_TIM_StateTypeDef          State;372,19509
  __IO HAL_TIM_ChannelStateTypeDef   ChannelState[ChannelState373,19624
  __IO HAL_TIM_ChannelStateTypeDef   ChannelNState[ChannelNState374,19739
  __IO HAL_TIM_DMABurstStateTypeDef  DMABurstState;375,19854
  void (* Base_MspInitCallback)378,20014
  void (* Base_MspDeInitCallback)379,20159
  void (* IC_MspInitCallback)380,20304
  void (* IC_MspDeInitCallback)381,20449
  void (* OC_MspInitCallback)382,20594
  void (* OC_MspDeInitCallback)383,20739
  void (* PWM_MspInitCallback)384,20884
  void (* PWM_MspDeInitCallback)385,21029
  void (* OnePulse_MspInitCallback)386,21174
  void (* OnePulse_MspDeInitCallback)387,21319
  void (* Encoder_MspInitCallback)388,21464
  void (* Encoder_MspDeInitCallback)389,21609
  void (* HallSensor_MspInitCallback)390,21754
  void (* HallSensor_MspDeInitCallback)391,21899
  void (* PeriodElapsedCallback)392,22044
  void (* PeriodElapsedHalfCpltCallback)393,22189
  void (* TriggerCallback)394,22334
  void (* TriggerHalfCpltCallback)395,22479
  void (* IC_CaptureCallback)396,22624
  void (* IC_CaptureHalfCpltCallback)397,22769
  void (* OC_DelayElapsedCallback)398,22914
  void (* PWM_PulseFinishedCallback)399,23059
  void (* PWM_PulseFinishedHalfCpltCallback)400,23204
  void (* ErrorCallback)401,23349
  void (* CommutationCallback)402,23494
  void (* CommutationHalfCpltCallback)403,23639
  void (* BreakCallback)404,23784
  void (* Break2Callback)405,23929
  void (* EncoderIndexCallback)406,24074
  void (* DirectionChangeCallback)407,24219
  void (* IndexErrorCallback)408,24364
  void (* TransitionErrorCallback)409,24509
} TIM_HandleTypeDef;411,24699
  HAL_TIM_BASE_MSPINIT_CB_ID 419,24850
  , HAL_TIM_BASE_MSPDEINIT_CB_ID 420,24970
  , HAL_TIM_IC_MSPINIT_CB_ID 421,25090
  , HAL_TIM_IC_MSPDEINIT_CB_ID 422,25210
  , HAL_TIM_OC_MSPINIT_CB_ID 423,25330
  , HAL_TIM_OC_MSPDEINIT_CB_ID 424,25450
  , HAL_TIM_PWM_MSPINIT_CB_ID 425,25570
  , HAL_TIM_PWM_MSPDEINIT_CB_ID 426,25690
  , HAL_TIM_ONE_PULSE_MSPINIT_CB_ID 427,25810
  , HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID 428,25930
  , HAL_TIM_ENCODER_MSPINIT_CB_ID 429,26050
  , HAL_TIM_ENCODER_MSPDEINIT_CB_ID 430,26170
  , HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID 431,26290
  , HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID 432,26410
  , HAL_TIM_PERIOD_ELAPSED_CB_ID 433,26530
  , HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID 434,26650
  , HAL_TIM_TRIGGER_CB_ID 435,26770
  , HAL_TIM_TRIGGER_HALF_CB_ID 436,26890
  , HAL_TIM_IC_CAPTURE_CB_ID 437,27010
  , HAL_TIM_IC_CAPTURE_HALF_CB_ID 438,27130
  , HAL_TIM_OC_DELAY_ELAPSED_CB_ID 439,27250
  , HAL_TIM_PWM_PULSE_FINISHED_CB_ID 440,27370
  , HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID 441,27490
  , HAL_TIM_ERROR_CB_ID 442,27610
  , HAL_TIM_COMMUTATION_CB_ID 443,27730
  , HAL_TIM_COMMUTATION_HALF_CB_ID 444,27850
  , HAL_TIM_BREAK_CB_ID 445,27970
  , HAL_TIM_BREAK2_CB_ID 446,28090
  , HAL_TIM_ENCODER_INDEX_CB_ID 447,28210
  , HAL_TIM_DIRECTION_CHANGE_CB_ID 448,28330
  , HAL_TIM_INDEX_ERROR_CB_ID 449,28450
  , HAL_TIM_TRANSITION_ERROR_CB_ID 450,28570
} HAL_TIM_CallbackIDTypeDef;451,28690
typedef  void (*pTIM_CallbackTypeDef)pTIM_CallbackTypeDef456,28782
#define TIM_CLEARINPUTSOURCE_NONE 473,29278
#define TIM_CLEARINPUTSOURCE_ETR 474,29389
#define TIM_CLEARINPUTSOURCE_COMP1 476,29553
#define TIM_CLEARINPUTSOURCE_COMP2 477,29685
#define TIM_DMABASE_CR1 486,29938
#define TIM_DMABASE_CR2 487,29994
#define TIM_DMABASE_SMCR 488,30050
#define TIM_DMABASE_DIER 489,30106
#define TIM_DMABASE_SR 490,30162
#define TIM_DMABASE_EGR 491,30218
#define TIM_DMABASE_CCMR1 492,30274
#define TIM_DMABASE_CCMR2 493,30330
#define TIM_DMABASE_CCER 494,30386
#define TIM_DMABASE_CNT 495,30442
#define TIM_DMABASE_PSC 496,30498
#define TIM_DMABASE_ARR 497,30554
#define TIM_DMABASE_RCR 498,30610
#define TIM_DMABASE_CCR1 499,30666
#define TIM_DMABASE_CCR2 500,30722
#define TIM_DMABASE_CCR3 501,30778
#define TIM_DMABASE_CCR4 502,30834
#define TIM_DMABASE_BDTR 503,30890
#define TIM_DMABASE_CCR5 504,30946
#define TIM_DMABASE_CCR6 505,31002
#define TIM_DMABASE_CCMR3 506,31058
#define TIM_DMABASE_DTR2 507,31114
#define TIM_DMABASE_ECR 508,31170
#define TIM_DMABASE_TISEL 509,31226
#define TIM_DMABASE_AF1 510,31282
#define TIM_DMABASE_AF2 511,31338
#define TIM_DMABASE_OR1 512,31394
#define TIM_EVENTSOURCE_UPDATE 520,31534
#define TIM_EVENTSOURCE_CC1 521,31668
#define TIM_EVENTSOURCE_CC2 522,31786
#define TIM_EVENTSOURCE_CC3 523,31904
#define TIM_EVENTSOURCE_CC4 524,32022
#define TIM_EVENTSOURCE_COM 525,32140
#define TIM_EVENTSOURCE_TRIGGER 526,32241
#define TIM_EVENTSOURCE_BREAK 527,32338
#define TIM_EVENTSOURCE_BREAK2 528,32433
#define  TIM_INPUTCHANNELPOLARITY_RISING 536,32634
#define  TIM_INPUTCHANNELPOLARITY_FALLING 537,32747
#define  TIM_INPUTCHANNELPOLARITY_BOTHEDGE 538,32860
#define TIM_ETRPOLARITY_INVERTED 546,33057
#define TIM_ETRPOLARITY_NONINVERTED 547,33170
#define TIM_ETRPRESCALER_DIV1 555,33369
#define TIM_ETRPRESCALER_DIV2 556,33479
#define TIM_ETRPRESCALER_DIV4 557,33601
#define TIM_ETRPRESCALER_DIV8 558,33723
#define TIM_COUNTERMODE_UP 566,33929
#define TIM_COUNTERMODE_DOWN 567,34047
#define TIM_COUNTERMODE_CENTERALIGNED1 568,34165
#define TIM_COUNTERMODE_CENTERALIGNED2 569,34283
#define TIM_COUNTERMODE_CENTERALIGNED3 570,34401
#define TIM_UIFREMAP_DISABLE 578,34633
#define TIM_UIFREMAP_ENABLE 579,34759
#define TIM_CLOCKDIVISION_DIV1 587,34971
#define TIM_CLOCKDIVISION_DIV2 588,35091
#define TIM_CLOCKDIVISION_DIV4 589,35211
#define TIM_OUTPUTSTATE_DISABLE 597,35431
#define TIM_OUTPUTSTATE_ENABLE 598,35554
#define TIM_AUTORELOAD_PRELOAD_DISABLE 606,35772
#define TIM_AUTORELOAD_PRELOAD_ENABLE 607,35895
#define TIM_OCFAST_DISABLE 616,36110
#define TIM_OCFAST_ENABLE 617,36227
#define TIM_OUTPUTNSTATE_DISABLE 625,36460
#define TIM_OUTPUTNSTATE_ENABLE 626,36567
#define TIM_OCPOLARITY_HIGH 634,36780
#define TIM_OCPOLARITY_LOW 635,36902
#define TIM_OCNPOLARITY_HIGH 643,37146
#define TIM_OCNPOLARITY_LOW 644,37281
#define TIM_OCIDLESTATE_SET 652,37526
#define TIM_OCIDLESTATE_RESET 653,37651
#define TIM_OCNIDLESTATE_SET 661,37902
#define TIM_OCNIDLESTATE_RESET 662,38042
#define  TIM_ICPOLARITY_RISING 670,38286
#define  TIM_ICPOLARITY_FALLING 671,38440
#define  TIM_ICPOLARITY_BOTHEDGE 672,38594
#define  TIM_ENCODERINPUTPOLARITY_RISING 680,38852
#define  TIM_ENCODERINPUTPOLARITY_FALLING 681,38982
#define TIM_ICSELECTION_DIRECTTI 689,39218
#define TIM_ICSELECTION_INDIRECTTI 690,39396
#define TIM_ICSELECTION_TRC 691,39574
#define TIM_ICPSC_DIV1 699,39827
#define TIM_ICPSC_DIV2 700,39985
#define TIM_ICPSC_DIV4 701,40143
#define TIM_ICPSC_DIV8 702,40301
#define TIM_OPMODE_SINGLE 710,40547
#define TIM_OPMODE_REPETITIVE 711,40684
#define TIM_ENCODERMODE_TI1 719,40905
#define TIM_ENCODERMODE_TI2 720,41124
#define TIM_ENCODERMODE_TI12 721,41343
#define TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X2 722,41595
#define TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X1 723,41765
#define TIM_ENCODERMODE_DIRECTIONALCLOCK_X2 724,41975
#define TIM_ENCODERMODE_DIRECTIONALCLOCK_X1_TI12 725,42142
#define TIM_ENCODERMODE_X1_TI1 726,42369
#define TIM_ENCODERMODE_X1_TI2 727,42592
#define TIM_IT_UPDATE 735,42915
#define TIM_IT_CC1 736,43032
#define TIM_IT_CC2 737,43149
#define TIM_IT_CC3 738,43266
#define TIM_IT_CC4 739,43383
#define TIM_IT_COM 740,43500
#define TIM_IT_TRIGGER 741,43617
#define TIM_IT_BREAK 742,43734
#define TIM_IT_IDX 743,43851
#define TIM_IT_DIR 744,43968
#define TIM_IT_IERR 745,44085
#define TIM_IT_TERR 746,44202
#define TIM_COMMUTATION_TRGI 754,44416
#define TIM_COMMUTATION_SOFTWARE 755,44642
#define TIM_DMA_UPDATE 763,44903
#define TIM_DMA_CC1 764,45037
#define TIM_DMA_CC2 765,45188
#define TIM_DMA_CC3 766,45345
#define TIM_DMA_CC4 767,45502
#define TIM_DMA_COM 768,45659
#define TIM_DMA_TRIGGER 769,45798
#define TIM_CCDMAREQUEST_CC 777,46028
#define TIM_CCDMAREQUEST_UPDATE 778,46181
#define TIM_FLAG_UPDATE 786,46407
#define TIM_FLAG_CC1 787,46526
#define TIM_FLAG_CC2 788,46648
#define TIM_FLAG_CC3 789,46770
#define TIM_FLAG_CC4 790,46892
#define TIM_FLAG_CC5 791,47014
#define TIM_FLAG_CC6 792,47136
#define TIM_FLAG_COM 793,47258
#define TIM_FLAG_TRIGGER 794,47377
#define TIM_FLAG_BREAK 795,47496
#define TIM_FLAG_BREAK2 796,47615
#define TIM_FLAG_SYSTEM_BREAK 797,47734
#define TIM_FLAG_CC1OF 798,47853
#define TIM_FLAG_CC2OF 799,47972
#define TIM_FLAG_CC3OF 800,48091
#define TIM_FLAG_CC4OF 801,48210
#define TIM_FLAG_IDX 802,48329
#define TIM_FLAG_DIR 803,48448
#define TIM_FLAG_IERR 804,48567
#define TIM_FLAG_TERR 805,48686
#define TIM_CHANNEL_1 813,48879
#define TIM_CHANNEL_2 814,49010
#define TIM_CHANNEL_3 815,49141
#define TIM_CHANNEL_4 816,49272
#define TIM_CHANNEL_5 817,49403
#define TIM_CHANNEL_6 818,49534
#define TIM_CHANNEL_ALL 819,49665
#define TIM_CLOCKSOURCE_INTERNAL 827,49881
#define TIM_CLOCKSOURCE_ETRMODE1 828,50001
#define TIM_CLOCKSOURCE_ETRMODE2 829,50121
#define TIM_CLOCKSOURCE_TI1ED 830,50241
#define TIM_CLOCKSOURCE_TI1 831,50361
#define TIM_CLOCKSOURCE_TI2 832,50481
#define TIM_CLOCKSOURCE_ITR0 833,50601
#define TIM_CLOCKSOURCE_ITR1 834,50721
#define TIM_CLOCKSOURCE_ITR2 835,50841
#define TIM_CLOCKSOURCE_ITR3 836,50961
#define TIM_CLOCKSOURCE_ITR4 837,51081
#define TIM_CLOCKSOURCE_ITR5 838,51201
#define TIM_CLOCKSOURCE_ITR6 839,51321
#define TIM_CLOCKSOURCE_ITR7 840,51441
#define TIM_CLOCKSOURCE_ITR8 841,51561
#define TIM_CLOCKSOURCE_ITR9 842,51681
#define TIM_CLOCKSOURCE_ITR10 843,51801
#define TIM_CLOCKSOURCE_ITR11 844,51921
#define TIM_CLOCKSOURCE_ITR12 845,52041
#define TIM_CLOCKPOLARITY_INVERTED 853,52249
#define TIM_CLOCKPOLARITY_NONINVERTED 854,52370
#define TIM_CLOCKPOLARITY_RISING 855,52491
#define TIM_CLOCKPOLARITY_FALLING 856,52611
#define TIM_CLOCKPOLARITY_BOTHEDGE 857,52731
#define TIM_CLOCKPRESCALER_DIV1 865,52941
#define TIM_CLOCKPRESCALER_DIV2 866,53103
#define TIM_CLOCKPRESCALER_DIV4 867,53265
#define TIM_CLOCKPRESCALER_DIV8 868,53427
#define TIM_CLEARINPUTPOLARITY_INVERTED 876,53688
#define TIM_CLEARINPUTPOLARITY_NONINVERTED 877,53799
#define TIM_CLEARINPUTPRESCALER_DIV1 885,54011
#define TIM_CLEARINPUTPRESCALER_DIV2 886,54171
#define TIM_CLEARINPUTPRESCALER_DIV4 887,54331
#define TIM_CLEARINPUTPRESCALER_DIV8 888,54491
#define TIM_OSSR_ENABLE 896,54796
#define TIM_OSSR_DISABLE 897,54969
#define TIM_OSSI_ENABLE 905,55289
#define TIM_OSSI_DISABLE 906,55462
#define TIM_LOCKLEVEL_OFF 913,55714
#define TIM_LOCKLEVEL_1 914,55816
#define TIM_LOCKLEVEL_2 915,55918
#define TIM_LOCKLEVEL_3 916,56020
#define TIM_BREAK_ENABLE 924,56226
#define TIM_BREAK_DISABLE 925,56343
#define TIM_BREAKPOLARITY_LOW 933,56554
#define TIM_BREAKPOLARITY_HIGH 934,56674
#define TIM_BREAK_AFMODE_INPUT 942,56908
#define TIM_BREAK_AFMODE_BIDIRECTIONAL 943,57027
#define TIM_BREAK2_DISABLE 951,57261
#define TIM_BREAK2_ENABLE 952,57380
#define TIM_BREAK2POLARITY_LOW 960,57595
#define TIM_BREAK2POLARITY_HIGH 961,57717
#define TIM_BREAK2_AFMODE_INPUT 969,57955
#define TIM_BREAK2_AFMODE_BIDIRECTIONAL 970,58076
#define TIM_AUTOMATICOUTPUT_DISABLE 978,58305
#define TIM_AUTOMATICOUTPUT_ENABLE 979,58426
#define TIM_GROUPCH5_NONE 987,58748
#define TIM_GROUPCH5_OC1REFC 988,58889
#define TIM_GROUPCH5_OC2REFC 989,59030
#define TIM_GROUPCH5_OC3REFC 990,59171
#define TIM_TRGO_RESET 998,59414
#define TIM_TRGO_ENABLE 999,59568
#define TIM_TRGO_UPDATE 1000,59722
#define TIM_TRGO_OC1 1001,59876
#define TIM_TRGO_OC1REF 1002,60030
#define TIM_TRGO_OC2REF 1003,60184
#define TIM_TRGO_OC3REF 1004,60338
#define TIM_TRGO_OC4REF 1005,60492
#define TIM_TRGO_ENCODER_CLK 1006,60646
#define TIM_TRGO2_RESET 1014,60914
#define TIM_TRGO2_ENABLE 1015,61103
#define TIM_TRGO2_UPDATE 1016,61292
#define TIM_TRGO2_OC1 1017,61481
#define TIM_TRGO2_OC1REF 1018,61670
#define TIM_TRGO2_OC2REF 1019,61859
#define TIM_TRGO2_OC3REF 1020,62048
#define TIM_TRGO2_OC4REF 1021,62237
#define TIM_TRGO2_OC5REF 1022,62426
#define TIM_TRGO2_OC6REF 1023,62615
#define TIM_TRGO2_OC4REF_RISINGFALLING 1024,62804
#define TIM_TRGO2_OC6REF_RISINGFALLING 1025,62993
#define TIM_TRGO2_OC4REF_RISING_OC6REF_RISING 1026,63182
#define TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING 1027,63371
#define TIM_TRGO2_OC5REF_RISING_OC6REF_RISING 1028,63560
#define TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING 1029,63749
#define TIM_MASTERSLAVEMODE_ENABLE 1037,64032
#define TIM_MASTERSLAVEMODE_DISABLE 1038,64131
#define TIM_SLAVEMODE_DISABLE 1046,64330
#define TIM_SLAVEMODE_RESET 1047,64465
#define TIM_SLAVEMODE_GATED 1048,64600
#define TIM_SLAVEMODE_TRIGGER 1049,64735
#define TIM_SLAVEMODE_EXTERNAL1 1050,64870
#define TIM_SLAVEMODE_COMBINED_RESETTRIGGER 1051,65005
#define TIM_SLAVEMODE_COMBINED_GATEDRESET 1052,65140
#define TIM_OCMODE_TIMING 1060,65391
#define TIM_OCMODE_ACTIVE 1061,65540
#define TIM_OCMODE_INACTIVE 1062,65689
#define TIM_OCMODE_TOGGLE 1063,65838
#define TIM_OCMODE_PWM1 1064,65987
#define TIM_OCMODE_PWM2 1065,66136
#define TIM_OCMODE_FORCED_ACTIVE 1066,66285
#define TIM_OCMODE_FORCED_INACTIVE 1067,66434
#define TIM_OCMODE_RETRIGERRABLE_OPM1 1068,66583
#define TIM_OCMODE_RETRIGERRABLE_OPM2 1069,66732
#define TIM_OCMODE_COMBINED_PWM1 1070,66881
#define TIM_OCMODE_COMBINED_PWM2 1071,67030
#define TIM_OCMODE_ASYMMETRIC_PWM1 1072,67179
#define TIM_OCMODE_ASYMMETRIC_PWM2 1073,67328
#define TIM_OCMODE_PULSE_ON_COMPARE 1074,67477
#define TIM_OCMODE_DIRECTION_OUTPUT 1075,67626
#define TIM_TS_ITR0 1083,67869
#define TIM_TS_ITR1 1084,68012
#define TIM_TS_ITR2 1085,68155
#define TIM_TS_ITR3 1086,68298
#define TIM_TS_ITR4 1087,68441
#define TIM_TS_ITR5 1088,68584
#define TIM_TS_ITR6 1089,68727
#define TIM_TS_ITR7 1090,68870
#define TIM_TS_ITR8 1091,69013
#define TIM_TS_ITR9 1092,69156
#define TIM_TS_ITR10 1093,69299
#define TIM_TS_ITR11 1094,69442
#define TIM_TS_ITR12 1095,69585
#define TIM_TS_TI1F_ED 1096,69728
#define TIM_TS_TI1FP1 1097,69871
#define TIM_TS_TI2FP2 1098,70014
#define TIM_TS_ETRF 1099,70157
#define TIM_TS_NONE 1100,70300
#define TIM_TRIGGERPOLARITY_INVERTED 1108,70535
#define TIM_TRIGGERPOLARITY_NONINVERTED 1109,70676
#define TIM_TRIGGERPOLARITY_RISING 1110,70817
#define TIM_TRIGGERPOLARITY_FALLING 1111,70958
#define TIM_TRIGGERPOLARITY_BOTHEDGE 1112,71099
#define TIM_TRIGGERPRESCALER_DIV1 1120,71334
#define TIM_TRIGGERPRESCALER_DIV2 1121,71498
#define TIM_TRIGGERPRESCALER_DIV4 1122,71662
#define TIM_TRIGGERPRESCALER_DIV8 1123,71826
#define TIM_TI1SELECTION_CH1 1131,72082
#define TIM_TI1SELECTION_XORCOMBINATION 1132,72214
#define TIM_DMABURSTLENGTH_1TRANSFER 1140,72475
#define TIM_DMABURSTLENGTH_2TRANSFERS 1141,72639
#define TIM_DMABURSTLENGTH_3TRANSFERS 1142,72803
#define TIM_DMABURSTLENGTH_4TRANSFERS 1143,72967
#define TIM_DMABURSTLENGTH_5TRANSFERS 1144,73131
#define TIM_DMABURSTLENGTH_6TRANSFERS 1145,73295
#define TIM_DMABURSTLENGTH_7TRANSFERS 1146,73459
#define TIM_DMABURSTLENGTH_8TRANSFERS 1147,73623
#define TIM_DMABURSTLENGTH_9TRANSFERS 1148,73787
#define TIM_DMABURSTLENGTH_10TRANSFERS 1149,73951
#define TIM_DMABURSTLENGTH_11TRANSFERS 1150,74115
#define TIM_DMABURSTLENGTH_12TRANSFERS 1151,74279
#define TIM_DMABURSTLENGTH_13TRANSFERS 1152,74443
#define TIM_DMABURSTLENGTH_14TRANSFERS 1153,74607
#define TIM_DMABURSTLENGTH_15TRANSFERS 1154,74771
#define TIM_DMABURSTLENGTH_16TRANSFERS 1155,74935
#define TIM_DMABURSTLENGTH_17TRANSFERS 1156,75099
#define TIM_DMABURSTLENGTH_18TRANSFERS 1157,75263
#define TIM_DMABURSTLENGTH_19TRANSFERS 1158,75427
#define TIM_DMABURSTLENGTH_20TRANSFERS 1159,75591
#define TIM_DMABURSTLENGTH_21TRANSFERS 1160,75755
#define TIM_DMABURSTLENGTH_22TRANSFERS 1161,75919
#define TIM_DMABURSTLENGTH_23TRANSFERS 1162,76083
#define TIM_DMABURSTLENGTH_24TRANSFERS 1163,76247
#define TIM_DMABURSTLENGTH_25TRANSFERS 1164,76411
#define TIM_DMABURSTLENGTH_26TRANSFERS 1165,76575
#define TIM_DMA_ID_UPDATE 1173,76827
#define TIM_DMA_ID_CC1 1174,76956
#define TIM_DMA_ID_CC2 1175,77096
#define TIM_DMA_ID_CC3 1176,77236
#define TIM_DMA_ID_CC4 1177,77376
#define TIM_DMA_ID_COMMUTATION 1178,77516
#define TIM_DMA_ID_TRIGGER 1179,77650
#define TIM_CCx_ENABLE 1187,77881
#define TIM_CCx_DISABLE 1188,78005
#define TIM_CCxN_ENABLE 1189,78130
#define TIM_CCxN_DISABLE 1190,78259
#define TIM_BREAK_SYSTEM_ECC 1198,78472
#define TIM_BREAK_SYSTEM_PVD 1199,78621
#define TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR 1200,78827
#define TIM_BREAK_SYSTEM_LOCKUP 1201,78984
#define __HAL_TIM_RESET_HANDLE_STATE(1221,79559
#define __HAL_TIM_RESET_HANDLE_STATE(1250,82844
#define __HAL_TIM_ENABLE(1271,84607
#define __HAL_TIM_MOE_ENABLE(1278,84813
#define __HAL_TIM_DISABLE(1285,85021
#define __HAL_TIM_MOE_DISABLE(1303,85570
#define __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(1320,86073
#define __HAL_TIM_ENABLE_IT(1340,87135
#define __HAL_TIM_DISABLE_IT(1360,88200
#define __HAL_TIM_ENABLE_DMA(1375,88995
#define __HAL_TIM_DISABLE_DMA(1390,89785
#define __HAL_TIM_GET_FLAG(1418,91516
#define __HAL_TIM_CLEAR_FLAG(1446,93237
#define __HAL_TIM_GET_IT_SOURCE(1467,94345
#define __HAL_TIM_CLEAR_IT(1488,95495
#define __HAL_TIM_UIFREMAP_ENABLE(1498,95942
#define __HAL_TIM_UIFREMAP_DISABLE(1506,96178
#define __HAL_TIM_GET_UIFCPY(1514,96450
#define __HAL_TIM_IS_TIM_COUNTING_DOWN(1523,96910
#define __HAL_TIM_SET_PRESCALER(1531,97201
#define __HAL_TIM_SET_COUNTER(1542,97786
#define __HAL_TIM_GET_COUNTER(1549,98075
#define __HAL_TIM_SET_AUTORELOAD(1557,98396
#define __HAL_TIM_GET_AUTORELOAD(1568,98838
#define __HAL_TIM_SET_CLOCKDIVISION(1580,99386
#define __HAL_TIM_GET_CLOCKDIVISION(1595,100037
#define __HAL_TIM_SET_ICPRESCALER(1615,101101
#define __HAL_TIM_GET_ICPRESCALER(1636,102253
#define __HAL_TIM_SET_COMPARE(1656,103404
#define __HAL_TIM_GET_COMPARE(1677,104754
#define __HAL_TIM_ENABLE_OCxPRELOAD(1698,105804
#define __HAL_TIM_DISABLE_OCxPRELOAD(1719,106985
#define __HAL_TIM_ENABLE_OCxFAST(1744,108486
#define __HAL_TIM_DISABLE_OCxFAST(1769,109942
#define __HAL_TIM_URS_ENABLE(1785,110856
#define __HAL_TIM_URS_DISABLE(1798,111414
#define __HAL_TIM_SET_CAPTUREPOLARITY(1815,112252
#define __HAL_TIM_SELECT_CCDMAREQUEST(1829,113029
#define TIM_CCER_CCxE_MASK 1843,113538
#define TIM_CCER_CCxNE_MASK 1844,113643
#define IS_TIM_CLEARINPUT_SOURCE(1855,114042
#define IS_TIM_CLEARINPUT_SOURCE(1860,114429
#define IS_TIM_DMA_BASE(1864,114646
#define IS_TIM_EVENT_SOURCE(1891,116592
#define IS_TIM_COUNTER_MODE(1893,116716
#define IS_TIM_UIFREMAP_MODE(1899,117203
#define IS_TIM_CLOCKDIVISION_DIV(1902,117374
#define IS_TIM_AUTORELOAD_PRELOAD(1906,117636
#define IS_TIM_FAST_STATE(1909,117825
#define IS_TIM_OC_POLARITY(1912,117994
#define IS_TIM_OCN_POLARITY(1915,118171
#define IS_TIM_OCIDLE_STATE(1918,118350
#define IS_TIM_OCNIDLE_STATE(1921,118524
#define IS_TIM_ENCODERINPUT_POLARITY(1924,118700
#define IS_TIM_IC_POLARITY(1927,118925
#define IS_TIM_IC_SELECTION(1931,119205
#define IS_TIM_IC_PRESCALER(1935,119488
#define IS_TIM_CCX_CHANNEL(1940,119830
#define IS_TIM_OPM_MODE(1944,120128
#define IS_TIM_ENCODER_MODE(1947,120298
#define IS_TIM_DMA_SOURCE(1957,121241
#define IS_TIM_CHANNELS(1959,121363
#define IS_TIM_OPM_CHANNELS(1967,121944
#define IS_TIM_PERIOD(1970,122108
#define IS_TIM_COMPLEMENTARY_CHANNELS(1974,122407
#define IS_TIM_CLOCKSOURCE(1979,122769
#define IS_TIM_CLOCKPOLARITY(1999,124417
#define IS_TIM_CLOCKPRESCALER(2005,124912
#define IS_TIM_CLOCKFILTER(2010,125298
#define IS_TIM_CLEARINPUT_POLARITY(2012,125372
#define IS_TIM_CLEARINPUT_PRESCALER(2015,125589
#define IS_TIM_CLEARINPUT_FILTER(2020,126019
#define IS_TIM_OSSR_STATE(2022,126094
#define IS_TIM_OSSI_STATE(2025,126259
#define IS_TIM_LOCK_LEVEL(2028,126424
#define IS_TIM_BREAK_FILTER(2033,126760
#define IS_TIM_BREAK_STATE(2035,126833
#define IS_TIM_BREAK_POLARITY(2038,127000
#define IS_TIM_BREAK_AFMODE(2041,127185
#define IS_TIM_BREAK2_STATE(2045,127369
#define IS_TIM_BREAK2_POLARITY(2048,127538
#define IS_TIM_BREAK2_AFMODE(2051,127727
#define IS_TIM_AUTOMATIC_OUTPUT_STATE(2055,127915
#define IS_TIM_GROUPCH5(2058,128114
#define IS_TIM_TRGO_SOURCE(2060,128199
#define IS_TIM_TRGO2_SOURCE(2070,128922
#define IS_TIM_MSM_STATE(2088,130688
#define IS_TIM_SLAVE_MODE(2091,130871
#define IS_TIM_PWM_MODE(2099,131532
#define IS_TIM_OC_MODE(2106,132049
#define IS_TIM_TRIGGERPOLARITY(2117,132915
#define IS_TIM_TRIGGERPRESCALER(2123,133443
#define IS_TIM_TRIGGERFILTER(2128,133845
#define IS_TIM_TI1SELECTION(2130,133916
#define IS_TIM_DMA_LENGTH(2133,134123
#define IS_TIM_DMA_DATA_LENGTH(2160,136695
#define IS_TIM_IC_FILTER(2162,136783
#define IS_TIM_DEADTIME(2164,136852
#define IS_TIM_BREAK_SYSTEM(2166,136922
#define IS_TIM_SLAVEMODE_TRIGGER_ENABLED(2171,137330
#define TIM_SET_ICPRESCALERVALUE(2174,137546
#define TIM_RESET_ICPRESCALERVALUE(2180,137955
#define TIM_SET_CAPTUREPOLARITY(2186,138363
#define TIM_RESET_CAPTUREPOLARITY(2192,138793
#define TIM_CHANNEL_STATE_GET(2198,139260
#define TIM_CHANNEL_STATE_SET(2206,139714
#define TIM_CHANNEL_STATE_SET_ALL(2214,140332
#define TIM_CHANNEL_N_STATE_GET(2229,141707
#define TIM_CHANNEL_N_STATE_SET(2235,142023
#define TIM_CHANNEL_N_STATE_SET_ALL(2241,142455

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_tim_ex.h,9914
#define STM32H5xx_HAL_TIM_EX_H21,808
  uint32_t IC1Polarity;49,1353
  uint32_t IC1Prescaler;52,1546
  uint32_t IC1Filter;55,1732
  uint32_t Commutation_Delay;58,1922
} TIM_HallSensor_InitTypeDef;60,2154
  uint32_t Source;67,2267
  uint32_t Enable;69,2446
  uint32_t Polarity;71,2645
} TIMEx_BreakInputConfigTypeDef;73,2829
  uint32_t Polarity;80,2940
  uint32_t Prescaler;82,3083
  uint32_t Filter;84,3228
  uint32_t  Blanking;86,3375
  FunctionalState  FirstIndexEnable;88,3575
  uint32_t Position;90,3731
  uint32_t Direction;92,3924
} TIMEx_EncoderIndexConfigTypeDef;94,4113
#define TIM_TIM1_ETR_GPIO 109,4488
#define TIM_TIM1_ETR_COMP1 111,4654
#define TIM_TIM1_ETR_COMP2 114,4840
#define TIM_TIM1_ETR_ADC1_AWD1 116,5006
#define TIM_TIM1_ETR_ADC1_AWD2 117,5152
#define TIM_TIM1_ETR_ADC1_AWD3 118,5298
#define TIM_TIM2_ETR_GPIO 120,5446
#define TIM_TIM2_ETR_COMP1 122,5612
#define TIM_TIM2_ETR_COMP2 125,5798
#define TIM_TIM2_ETR_LSE 127,5964
#define TIM_TIM2_ETR_SAI1_FSA 129,6129
#define TIM_TIM2_ETR_SAI1_FSB 130,6275
#define TIM_TIM2_ETR_TIM3_ETR 132,6440
#define TIM_TIM2_ETR_TIM4_ETR 134,6605
#define TIM_TIM2_ETR_TIM5_ETR 137,6789
#define TIM_TIM2_ETR_USB_SOF 140,6979
#define TIM_TIM2_ETR_USBHS_SOF 142,7152
#define TIM_TIM2_ETR_USBFS_SOF 143,7298
#define TIM_TIM2_ETR_ETH_PPS 146,7490
#define TIM_TIM2_ETR_PLAY1_OUT0 149,7677
#define TIM_TIM3_ETR_GPIO 152,7845
#define TIM_TIM3_ETR_COMP1 154,8011
#define TIM_TIM3_ETR_COMP2 157,8197
#define TIM_TIM3_ETR_ADC2_AWD1 160,8382
#define TIM_TIM3_ETR_ADC2_AWD2 161,8528
#define TIM_TIM3_ETR_ADC2_AWD3 162,8674
#define TIM_TIM3_ETR_TIM2_ETR 164,8839
#define TIM_TIM3_ETR_TIM4_ETR 166,9004
#define TIM_TIM3_ETR_TIM5_ETR 169,9188
#define TIM_TIM3_ETR_ETH_PPS 172,9374
#define TIM_TIM3_ETR_PLAY1_OUT0 175,9561
#define TIM_TIM4_ETR_GPIO 179,9748
#define TIM_TIM4_ETR_COMP1 181,9932
#define TIM_TIM4_ETR_COMP2 182,10078
#define TIM_TIM4_ETR_TIM2_ETR 184,10253
#define TIM_TIM4_ETR_TIM3_ETR 185,10399
#define TIM_TIM4_ETR_TIM5_ETR 186,10545
#define TIM_TIM5_ETR_GPIO 190,10731
#define TIM_TIM5_ETR_SAI2_FSA 191,10877
#define TIM_TIM5_ETR_SAI2_FSB 192,11023
#define TIM_TIM5_ETR_COMP1 194,11207
#define TIM_TIM5_ETR_COMP2 195,11353
#define TIM_TIM5_ETR_TIM2_ETR 197,11528
#define TIM_TIM5_ETR_TIM3_ETR 198,11674
#define TIM_TIM5_ETR_TIM4_ETR 199,11820
#define TIM_TIM5_ETR_USB_SOF 201,11991
#define TIM_TIM5_ETR_USBHS_SOF 203,12164
#define TIM_TIM5_ETR_USBFS_SOF 204,12310
#define TIM_TIM8_ETR_GPIO 209,12521
#define TIM_TIM8_ETR_COMP1 211,12705
#define TIM_TIM8_ETR_COMP2 212,12851
#define TIM_TIM8_ETR_ADC2_AWD1 214,13026
#define TIM_TIM8_ETR_ADC2_AWD2 215,13172
#define TIM_TIM8_ETR_ADC2_AWD3 216,13318
#define TIM_TIM8_ETR_ADC3_AWD1 218,13483
#define TIM_TIM8_ETR_ADC3_AWD2 219,13629
#define TIM_TIM8_ETR_ADC3_AWD3 220,13775
#define TIM_BREAKINPUT_BRK 230,14052
#define TIM_BREAKINPUT_BRK2 231,14160
#define TIM_BREAKINPUTSOURCE_BKIN 239,14375
#define TIM_BREAKINPUTSOURCE_COMP1 241,14540
#define TIM_BREAKINPUTSOURCE_COMP2 244,14718
#define TIM_BREAKINPUTSOURCE_PLAY1 247,14896
#define TIM_BREAKINPUTSOURCE_MDF1 250,15089
#define TIM_BREAKINPUTSOURCE_DISABLE 259,15384
#define TIM_BREAKINPUTSOURCE_ENABLE 260,15504
#define TIM_BREAKINPUTSOURCE_POLARITY_LOW 268,15741
#define TIM_BREAKINPUTSOURCE_POLARITY_HIGH 269,15863
#define TIM_TIM1_TI1_GPIO 277,16099
#define TIM_TIM1_TI1_COMP1 279,16283
#define TIM_TIM1_TI1_COMP2 280,16429
#define TIM_TIM1_TI1_COMP1 282,16597
#define TIM_TIM1_TI2_GPIO 284,16772
#define TIM_TIM1_TI3_GPIO 285,16913
#define TIM_TIM1_TI4_GPIO 286,17054
#define TIM_TIM2_TI1_GPIO 288,17197
#define TIM_TIM2_TI1_LSI 290,17367
#define TIM_TIM2_TI1_LSE 291,17512
#define TIM_TIM2_TI1_RTC_WKUP 292,17657
#define TIM_TIM2_TI1_TIM3_TI1 293,17802
#define TIM_TIM2_TI1_ETH_PPS 296,17994
#define TIM_TIM2_TI1_COMP1 299,18198
#define TIM_TIM2_TI1_COMP2 300,18347
#define TIM_TIM2_TI1_PLAY1_OUT3 301,18496
#define TIM_TIM2_TI2_GPIO 303,18676
#define TIM_TIM2_TI2_HSI_1024 305,18843
#define TIM_TIM2_TI2_CSI_128 306,18988
#define TIM_TIM2_TI2_MCO2 307,19133
#define TIM_TIM2_TI2_MCO1 308,19278
#define TIM_TIM2_TI2_COMP1 311,19487
#define TIM_TIM2_TI2_COMP2 312,19636
#define TIM_TIM2_TI3_GPIO 314,19814
#define TIM_TIM2_TI4_GPIO 315,19955
#define TIM_TIM2_TI4_COMP1 317,20122
#define TIM_TIM3_TI1_GPIO 320,20292
#define TIM_TIM3_TI1_COMP1 322,20459
#define TIM_TIM3_TI1_MCO1 323,20604
#define TIM_TIM3_TI1_TIM2_TI1 324,20749
#define TIM_TIM3_TI1_HSE_1MHZ 325,20894
#define TIM_TIM3_TI1_ETH_PPS 328,21086
#define TIM_TIM3_TI1_COMP1 331,21289
#define TIM_TIM3_TI1_COMP2 332,21438
#define TIM_TIM3_TI1_PLAY1_OUT3 333,21587
#define TIM_TIM3_TI2_GPIO 335,21767
#define TIM_TIM3_TI2_CSI_128 337,21934
#define TIM_TIM3_TI2_MCO2 338,22079
#define TIM_TIM3_TI2_HSI_1024 339,22224
#define TIM_TIM3_TI2_COMP1 342,22433
#define TIM_TIM3_TI2_COMP2 343,22582
#define TIM_TIM3_TI3_GPIO 345,22760
#define TIM_TIM3_TI4_GPIO 346,22901
#define TIM_TIM4_TI1_GPIO 349,23063
#define TIM_TIM4_TI1_COMP1 351,23242
#define TIM_TIM4_TI1_COMP2 352,23391
#define TIM_TIM4_TI2_GPIO 354,23569
#define TIM_TIM4_TI3_GPIO 355,23710
#define TIM_TIM4_TI4_GPIO 356,23851
#define TIM_TIM5_TI1_GPIO 360,24032
#define TIM_TIM5_TI1_COMP1 362,24211
#define TIM_TIM5_TI1_COMP2 363,24360
#define TIM_TIM5_TI2_GPIO 365,24538
#define TIM_TIM5_TI3_GPIO 366,24679
#define TIM_TIM5_TI4_GPIO 367,24820
#define TIM_TIM8_TI1_GPIO 371,25001
#define TIM_TIM8_TI1_COMP1 373,25180
#define TIM_TIM8_TI1_COMP2 374,25329
#define TIM_TIM8_TI2_GPIO 376,25507
#define TIM_TIM8_TI3_GPIO 377,25648
#define TIM_TIM8_TI4_GPIO 378,25789
#define TIM_TIM12_TI1_GPIO 382,25971
#define TIM_TIM12_TI1_COMP1 384,26155
#define TIM_TIM12_TI1_COMP2 385,26305
#define TIM_TIM12_TI1_HSI_1024 387,26484
#define TIM_TIM12_TI1_CSI_128 388,26630
#define TIM_TIM12_TI2_GPIO 389,26776
#define TIM_TIM12_TI2_COMP2 391,26938
#define TIM_TIM13_TI1_GPIO 396,27150
#define TIM_TIM13_TI1_I3C1_IBIACK 398,27311
#define TIM_TIM13_TI1_COMP1 401,27518
#define TIM_TIM13_TI1_COMP2 402,27668
#define TIM_TIM14_TI1_GPIO 407,27889
#define TIM_TIM14_TI1_I3C2_IBIACK 409,28050
#define TIM_TIM14_TI1_COMP1 412,28257
#define TIM_TIM14_TI1_COMP2 413,28407
#define TIM_TIM15_TI1_GPIO 418,28628
#define TIM_TIM15_TI1_TIM2 419,28772
#define TIM_TIM15_TI1_TIM3 420,28916
#define TIM_TIM15_TI1_TIM4 421,29060
#define TIM_TIM15_TI1_LSE 422,29204
#define TIM_TIM15_TI1_CSI_128 423,29348
#define TIM_TIM15_TI1_MCO2 424,29492
#define TIM_TIM15_TI1_COMP1 426,29674
#define TIM_TIM15_TI1_COMP2 427,29824
#define TIM_TIM15_TI2_GPIO 429,30003
#define TIM_TIM15_TI2_TIM2 430,30147
#define TIM_TIM15_TI2_TIM3 431,30291
#define TIM_TIM15_TI2_TIM4 432,30435
#define TIM_TIM15_TI2_COMP1 434,30617
#define TIM_TIM15_TI2_COMP2 435,30767
#define TIM_TIM16_TI1_GPIO 440,30988
#define TIM_TIM16_TI1_LSI 441,31130
#define TIM_TIM16_TI1_LSE 442,31272
#define TIM_TIM16_TI1_RTC_WKUP 443,31414
#define TIM_TIM16_TI1_COMP1 445,31594
#define TIM_TIM16_TI1_COMP2 446,31744
#define TIM_TIM17_TI1_GPIO 451,31965
#define TIM_TIM17_TI1_HSE_1MHZ 452,32111
#define TIM_TIM17_TI1_MCO1 453,32257
#define TIM_TIM17_TI1_COMP1 455,32441
#define TIM_TIM17_TI1_COMP2 456,32591
#define TIM_SMS_PRELOAD_SOURCE_UPDATE 466,32908
#define TIM_SMS_PRELOAD_SOURCE_INDEX 467,33034
#define TIM_ENCODERINDEX_BLANKING_DISABLE 475,33275
#define TIM_ENCODERINDEX_BLANKING_TI3 476,33379
#define TIM_ENCODERINDEX_BLANKING_TI4 477,33492
#define TIM_ENCODERINDEX_POSITION_00 486,33722
#define TIM_ENCODERINDEX_POSITION_01 487,33845
#define TIM_ENCODERINDEX_POSITION_10 488,33968
#define TIM_ENCODERINDEX_POSITION_11 489,34091
#define TIM_ENCODERINDEX_POSITION_0 490,34214
#define TIM_ENCODERINDEX_POSITION_1 491,34402
#define TIM_ENCODERINDEX_DIRECTION_UP_DOWN 499,34707
#define TIM_ENCODERINDEX_DIRECTION_UP 500,34827
#define TIM_ENCODERINDEX_DIRECTION_DOWN 501,34947
#define TIM_ENCODERINDEX_POLARITY_INVERTED 509,35182
#define TIM_ENCODERINDEX_POLARITY_NONINVERTED 510,35296
#define TIM_ENCODERINDEX_PRESCALER_DIV1 518,35528
#define TIM_ENCODERINDEX_PRESCALER_DIV2 519,35691
#define TIM_ENCODERINDEX_PRESCALER_DIV4 520,35854
#define TIM_ENCODERINDEX_PRESCALER_DIV8 521,36017
#define __HAL_TIM_CALC_PSC(543,36833
#define __HAL_TIM_CALC_PERIOD(554,37377
#define __HAL_TIM_CALC_PERIOD_DITHER(567,38084
#define __HAL_TIM_CALC_PULSE(580,38748
#define __HAL_TIM_CALC_PULSE_DITHER(594,39507
#define __HAL_TIM_CALC_PERIOD_BY_DELAY(608,40246
#define __HAL_TIM_CALC_PERIOD_DITHER_BY_DELAY(623,41129
#define IS_TIM_REMAP(636,41655
#define IS_TIM_BREAKINPUT(637,41735
#define IS_TIM_BREAKINPUTSOURCE(640,41953
#define IS_TIM_BREAKINPUTSOURCE(646,42455
#define IS_TIM_BREAKINPUTSOURCE(649,42652
#define IS_TIM_BREAKINPUTSOURCE_STATE(652,42773
#define IS_TIM_BREAKINPUTSOURCE_POLARITY(655,42977
#define IS_TIM_TISEL(658,43211
#define IS_TIM_TISEL_TIX_INSTANCE(660,43293
#define IS_TIM_CLOCKSOURCE_INSTANCE(663,43450
#define IS_TIM_TRIGGER_INSTANCE(695,45308
#define IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE(721,46519
#define IS_TIM_CLOCKSOURCE_INSTANCE(738,47314
#define IS_TIM_TRIGGER_INSTANCE(891,56647
#define IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE(1029,64192
#define IS_TIM_RTCPREEN_SELECTION(1145,70191
#define IS_TIM_OC_CHANNEL_MODE(1149,70333
#define IS_TIM_PULSEONCOMPARE_CHANNEL(1154,70622
#define IS_TIM_PULSEONCOMPARE_INSTANCE(1158,70762
#define IS_TIM_PULSEONCOMPARE_WIDTH(1160,70845
#define IS_TIM_PULSEONCOMPARE_WIDTHPRESCALER(1162,70921
#define IS_TIM_SLAVE_PRELOAD_SOURCE(1164,71013
#define IS_TIM_ENCODERINDEX_POLARITY(1167,71222
#define IS_TIM_ENCODERINDEX_PRESCALER(1170,71464
#define IS_TIM_ENCODERINDEX_FILTER(1175,71934
#define IS_TIM_ENCODERINDEX_POSITION(1177,72019
#define IS_TIM_ENCODERINDEX_DIRECTION(1184,72700
#define IS_TIM_ENCODERINDEX_BLANKING(1188,73058

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_uart.h,13662
#define STM32H5xx_HAL_UART_H21,796
  uint32_t BaudRate;48,1306
  uint32_t WordLength;66,2743
  uint32_t StopBits;69,2960
  uint32_t Parity;72,3150
  uint32_t Mode;79,3714
  uint32_t HwFlowCtl;82,3923
  uint32_t OverSampling;86,4193
  uint32_t OneBitSampling;90,4486
  uint32_t ClockPrescaler;94,4845
} UART_InitTypeDef;97,5061
  uint32_t AdvFeatureInit;104,5186
  uint32_t TxPinLevelInvert;109,5552
  uint32_t RxPinLevelInvert;112,5743
  uint32_t DataInvert;115,5934
  uint32_t Swap;119,6200
  uint32_t OverrunDisable;122,6386
  uint32_t DMADisableonRxError;126,6631
  uint32_t AutoBaudRateEnable;130,6887
  uint32_t AutoBaudRateMode;133,7091
  uint32_t MSBFirst;137,7368
} UART_AdvFeatureInitTypeDef;139,7555
typedef uint32_t HAL_UART_StateTypeDef;181,9469
  UART_CLOCKSOURCE_PCLK1 188,9582
  UART_CLOCKSOURCE_PLL2Q 189,9660
  UART_CLOCKSOURCE_PLL3Q 190,9738
  UART_CLOCKSOURCE_HSI 191,9816
  UART_CLOCKSOURCE_CSI 192,9894
  UART_CLOCKSOURCE_LSE 193,9972
  UART_CLOCKSOURCE_UNDEFINED 194,10050
} UART_ClockSourceTypeDef;195,10128
typedef uint32_t HAL_UART_RxTypeTypeDef;206,10630
typedef uint32_t HAL_UART_RxEventTypeTypeDef;217,11132
typedef struct __UART_HandleTypeDef222,11238
  USART_TypeDef            *Instance;Instance224,11278
  UART_InitTypeDef         Init;226,11377
  UART_AdvFeatureInitTypeDef AdvancedInit;228,11476
  const uint8_t            *pTxBuffPtr;pTxBuffPtr230,11589
  uint16_t                 TxXferSize;232,11688
  __IO uint16_t            TxXferCount;234,11787
  uint8_t                  *pRxBuffPtr;pRxBuffPtr236,11886
  uint16_t                 RxXferSize;238,11985
  __IO uint16_t            RxXferCount;240,12084
  uint16_t                 Mask;242,12183
  uint32_t                 FifoMode;244,12282
  uint16_t                 NbRxDataToProcess;247,12503
  uint16_t                 NbTxDataToProcess;249,12617
  __IO HAL_UART_RxTypeTypeDef ReceptionType;251,12731
  __IO HAL_UART_RxEventTypeTypeDef RxEventType;253,12830
  void (*RxISR)RxISR255,12929
  void (*TxISR)TxISR257,13028
  DMA_HandleTypeDef        *hdmatx;hdmatx260,13164
  DMA_HandleTypeDef        *hdmarx;hdmarx262,13263
  HAL_LockTypeDef           Lock;265,13399
  __IO HAL_UART_StateTypeDef    gState;267,13498
  __IO HAL_UART_StateTypeDef    RxState;271,13834
  __IO uint32_t                 ErrorCode;274,14066
  void (* TxHalfCpltCallback)277,14209
  void (* TxCpltCallback)278,14330
  void (* RxHalfCpltCallback)279,14451
  void (* RxCpltCallback)280,14572
  void (* ErrorCallback)281,14693
  void (* AbortCpltCallback)282,14814
  void (* AbortTransmitCpltCallback)283,14935
  void (* AbortReceiveCpltCallback)284,15056
  void (* WakeupCallback)285,15177
  void (* RxFifoFullCallback)286,15298
  void (* TxFifoEmptyCallback)287,15419
  void (* RxEventCallback)288,15540
  void (* MspInitCallback)290,15663
  void (* MspDeInitCallback)291,15784
} UART_HandleTypeDef;294,15954
  HAL_UART_TX_HALFCOMPLETE_CB_ID 302,16108
  HAL_UART_TX_COMPLETE_CB_ID 303,16211
  HAL_UART_RX_HALFCOMPLETE_CB_ID 304,16314
  HAL_UART_RX_COMPLETE_CB_ID 305,16417
  HAL_UART_ERROR_CB_ID 306,16520
  HAL_UART_ABORT_COMPLETE_CB_ID 307,16623
  HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID 308,16726
  HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID 309,16829
  HAL_UART_WAKEUP_CB_ID 310,16932
  HAL_UART_RX_FIFO_FULL_CB_ID 311,17035
  HAL_UART_TX_FIFO_EMPTY_CB_ID 312,17138
  HAL_UART_MSPINIT_CB_ID 314,17243
  HAL_UART_MSPDEINIT_CB_ID 315,17346
} HAL_UART_CallbackIDTypeDef;317,17451
typedef  void (*pUART_CallbackTypeDef)pUART_CallbackTypeDef322,17545
typedef  void (*pUART_RxEventCallbackTypeDef)pUART_RxEventCallbackTypeDef323,17658
#define  HAL_UART_STATE_RESET 340,18130
#define  HAL_UART_STATE_READY 342,18321
#define  HAL_UART_STATE_BUSY 344,18523
#define  HAL_UART_STATE_BUSY_TX 346,18708
#define  HAL_UART_STATE_BUSY_RX 348,18899
#define  HAL_UART_STATE_BUSY_TX_RX 350,19088
#define  HAL_UART_STATE_TIMEOUT 353,19435
#define  HAL_UART_STATE_ERROR 355,19603
#define  HAL_UART_ERROR_NONE 364,19859
#define  HAL_UART_ERROR_PE 365,19950
#define  HAL_UART_ERROR_NE 366,20041
#define  HAL_UART_ERROR_FE 367,20132
#define  HAL_UART_ERROR_ORE 368,20223
#define  HAL_UART_ERROR_DMA 370,20351
#define  HAL_UART_ERROR_RTO 372,20479
#define  HAL_UART_ERROR_INVALID_CALLBACK 375,20616
#define UART_STOPBITS_0_5 384,20845
#define UART_STOPBITS_1 385,20966
#define UART_STOPBITS_1_5 386,21087
#define UART_STOPBITS_2 387,21208
#define UART_PARITY_NONE 395,21404
#define UART_PARITY_EVEN 396,21504
#define UART_PARITY_ODD 397,21604
#define UART_HWCONTROL_NONE 405,21808
#define UART_HWCONTROL_RTS 406,21925
#define UART_HWCONTROL_CTS 407,22042
#define UART_HWCONTROL_RTS_CTS 408,22159
#define UART_MODE_RX 416,22355
#define UART_MODE_TX 417,22455
#define UART_MODE_TX_RX 418,22555
#define UART_STATE_DISABLE 426,22728
#define UART_STATE_ENABLE 427,22816
#define UART_OVERSAMPLING_16 435,22992
#define UART_OVERSAMPLING_8 436,23084
#define UART_ONE_BIT_SAMPLE_DISABLE 444,23276
#define UART_ONE_BIT_SAMPLE_ENABLE 445,23374
#define UART_PRESCALER_DIV1 453,23564
#define UART_PRESCALER_DIV2 454,23638
#define UART_PRESCALER_DIV4 455,23712
#define UART_PRESCALER_DIV6 456,23786
#define UART_PRESCALER_DIV8 457,23860
#define UART_PRESCALER_DIV10 458,23934
#define UART_PRESCALER_DIV12 459,24008
#define UART_PRESCALER_DIV16 460,24082
#define UART_PRESCALER_DIV32 461,24156
#define UART_PRESCALER_DIV64 462,24230
#define UART_PRESCALER_DIV128 463,24304
#define UART_PRESCALER_DIV256 464,24378
#define UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT 472,24570
#define UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE 474,24782
#define UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME 476,24994
#define UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME 478,25206
#define UART_RECEIVER_TIMEOUT_DISABLE 487,25512
#define UART_RECEIVER_TIMEOUT_ENABLE 488,25622
#define UART_LIN_DISABLE 496,25834
#define UART_LIN_ENABLE 497,25949
#define UART_LINBREAKDETECTLENGTH_10B 505,26165
#define UART_LINBREAKDETECTLENGTH_11B 506,26279
#define UART_DMA_TX_DISABLE 515,26508
#define UART_DMA_TX_ENABLE 516,26609
#define UART_DMA_RX_DISABLE 524,26786
#define UART_DMA_RX_ENABLE 525,26888
#define UART_HALF_DUPLEX_DISABLE 534,27132
#define UART_HALF_DUPLEX_ENABLE 535,27239
#define UART_WAKEUPMETHOD_IDLELINE 543,27438
#define UART_WAKEUPMETHOD_ADDRESSMARK 544,27548
#define UART_AUTOBAUD_REQUEST 552,27756
#define UART_SENDBREAK_REQUEST 553,27860
#define UART_MUTE_MODE_REQUEST 554,27964
#define UART_RXDATA_FLUSH_REQUEST 555,28068
#define UART_TXDATA_FLUSH_REQUEST 556,28172
#define UART_ADVFEATURE_NO_INIT 564,28412
#define UART_ADVFEATURE_TXINVERT_INIT 565,28531
#define UART_ADVFEATURE_RXINVERT_INIT 566,28650
#define UART_ADVFEATURE_DATAINVERT_INIT 567,28769
#define UART_ADVFEATURE_SWAP_INIT 568,28888
#define UART_ADVFEATURE_RXOVERRUNDISABLE_INIT 569,29007
#define UART_ADVFEATURE_DMADISABLEONERROR_INIT 571,29163
#define UART_ADVFEATURE_AUTOBAUDRATE_INIT 573,29319
#define UART_ADVFEATURE_MSBFIRST_INIT 574,29438
#define UART_ADVFEATURE_TXINV_DISABLE 582,29671
#define UART_ADVFEATURE_TXINV_ENABLE 583,29786
#define UART_ADVFEATURE_RXINV_DISABLE 591,30015
#define UART_ADVFEATURE_RXINV_ENABLE 592,30130
#define UART_ADVFEATURE_DATAINV_DISABLE 600,30354
#define UART_ADVFEATURE_DATAINV_ENABLE 601,30461
#define UART_ADVFEATURE_SWAP_DISABLE 609,30672
#define UART_ADVFEATURE_SWAP_ENABLE 610,30773
#define UART_ADVFEATURE_OVERRUN_ENABLE 618,30984
#define UART_ADVFEATURE_OVERRUN_DISABLE 619,31080
#define UART_ADVFEATURE_AUTOBAUDRATE_DISABLE 627,31295
#define UART_ADVFEATURE_AUTOBAUDRATE_ENABLE 628,31408
#define UART_ADVFEATURE_DMA_ENABLEONRXERROR 637,31685
#define UART_ADVFEATURE_DMA_DISABLEONRXERROR 638,31793
#define UART_ADVFEATURE_MSBFIRST_DISABLE 647,32037
#define UART_ADVFEATURE_MSBFIRST_ENABLE 649,32258
#define UART_ADVFEATURE_STOPMODE_DISABLE 658,32592
#define UART_ADVFEATURE_STOPMODE_ENABLE 659,32692
#define UART_ADVFEATURE_MUTEMODE_DISABLE 667,32898
#define UART_ADVFEATURE_MUTEMODE_ENABLE 668,32998
#define UART_CR2_ADDRESS_LSB_POS 676,33227
#define UART_WAKEUP_ON_ADDRESS 684,33464
#define UART_WAKEUP_ON_STARTBIT 685,33585
#define UART_WAKEUP_ON_READDATA_NONEMPTY 686,33706
#define UART_DE_POLARITY_HIGH 695,34048
#define UART_DE_POLARITY_LOW 696,34161
#define UART_CR1_DEAT_ADDRESS_LSB_POS 704,34420
#define UART_CR1_DEDT_ADDRESS_LSB_POS 713,34752
#define UART_IT_MASK 722,35044
#define HAL_UART_TIMEOUT_VALUE 730,35257
#define UART_FLAG_TXFT 740,35558
#define UART_FLAG_RXFT 741,35677
#define UART_FLAG_RXFF 742,35796
#define UART_FLAG_TXFE 743,35915
#define UART_FLAG_REACK 744,36034
#define UART_FLAG_TEACK 745,36153
#define UART_FLAG_WUF 746,36272
#define UART_FLAG_RWU 747,36391
#define UART_FLAG_SBKF 748,36510
#define UART_FLAG_CMF 749,36629
#define UART_FLAG_BUSY 750,36748
#define UART_FLAG_ABRF 751,36867
#define UART_FLAG_ABRE 752,36986
#define UART_FLAG_RTOF 753,37105
#define UART_FLAG_CTS 754,37224
#define UART_FLAG_CTSIF 755,37343
#define UART_FLAG_LBDF 756,37462
#define UART_FLAG_TXE 757,37581
#define UART_FLAG_TXFNF 758,37700
#define UART_FLAG_TC 759,37819
#define UART_FLAG_RXNE 760,37938
#define UART_FLAG_RXFNE 761,38057
#define UART_FLAG_IDLE 762,38176
#define UART_FLAG_ORE 763,38295
#define UART_FLAG_NE 764,38414
#define UART_FLAG_FE 765,38533
#define UART_FLAG_PE 766,38652
#define UART_IT_PE 789,39695
#define UART_IT_TXE 790,39816
#define UART_IT_TXFNF 791,39937
#define UART_IT_TC 792,40058
#define UART_IT_RXNE 793,40179
#define UART_IT_RXFNE 794,40300
#define UART_IT_IDLE 795,40421
#define UART_IT_LBD 796,40542
#define UART_IT_CTS 797,40663
#define UART_IT_CM 798,40784
#define UART_IT_WUF 799,40905
#define UART_IT_RXFF 800,41026
#define UART_IT_TXFE 801,41147
#define UART_IT_RXFT 802,41268
#define UART_IT_TXFT 803,41389
#define UART_IT_RTO 804,41510
#define UART_IT_ERR 806,41633
#define UART_IT_ORE 808,41756
#define UART_IT_NE 809,41877
#define UART_IT_FE 810,41998
#define UART_CLEAR_PEF 818,42220
#define UART_CLEAR_FEF 819,42334
#define UART_CLEAR_NEF 820,42448
#define UART_CLEAR_OREF 821,42562
#define UART_CLEAR_IDLEF 822,42676
#define UART_CLEAR_TXFECF 823,42790
#define UART_CLEAR_TCF 824,42904
#define UART_CLEAR_LBDF 825,43018
#define UART_CLEAR_CTSF 826,43132
#define UART_CLEAR_CMF 827,43246
#define UART_CLEAR_WUF 828,43360
#define UART_CLEAR_RTOF 829,43474
#define HAL_UART_RECEPTION_STANDARD 837,43693
#define HAL_UART_RECEPTION_TOIDLE 838,43814
#define HAL_UART_RECEPTION_TORTO 839,43935
#define HAL_UART_RECEPTION_TOCHARMATCH 840,44056
#define HAL_UART_RXEVENT_TC 848,44278
#define HAL_UART_RXEVENT_HT 849,44400
#define HAL_UART_RXEVENT_IDLE 850,44522
#define __HAL_UART_RESET_HANDLE_STATE(869,44985
#define __HAL_UART_RESET_HANDLE_STATE(876,45598
#define __HAL_UART_FLUSH_DRREGISTER(886,46154
#define __HAL_UART_CLEAR_FLAG(910,47531
#define __HAL_UART_CLEAR_PEFLAG(916,47749
#define __HAL_UART_CLEAR_FEFLAG(922,47970
#define __HAL_UART_CLEAR_NEFLAG(928,48191
#define __HAL_UART_CLEAR_OREFLAG(934,48412
#define __HAL_UART_CLEAR_IDLEFLAG(940,48637
#define __HAL_UART_CLEAR_TXFECF(946,48871
#define __HAL_UART_GET_FLAG(980,51006
#define __HAL_UART_ENABLE_IT(1005,52574
#define __HAL_UART_DISABLE_IT(1038,54910
#define __HAL_UART_GET_IT(1071,57311
#define __HAL_UART_GET_IT_SOURCE(1097,59044
#define __HAL_UART_CLEAR_IT(1124,61029
#define __HAL_UART_SEND_REQ(1137,61750
#define __HAL_UART_ONE_BIT_SAMPLE_ENABLE(1143,61982
#define __HAL_UART_ONE_BIT_SAMPLE_DISABLE(1149,62215
#define __HAL_UART_ENABLE(1155,62424
#define __HAL_UART_DISABLE(1161,62631
#define __HAL_UART_HWCONTROL_CTS_ENABLE(1176,63677
#define __HAL_UART_HWCONTROL_CTS_DISABLE(1195,64912
#define __HAL_UART_HWCONTROL_RTS_ENABLE(1214,66149
#define __HAL_UART_HWCONTROL_RTS_DISABLE(1233,67380
#define UART_GET_DIV_FACTOR(1250,68013
#define UART_DIV_LPUART(1269,69046
#define UART_DIV_SAMPLING8(1280,69579
#define UART_DIV_SAMPLING16(1289,70024
#define UART_INSTANCE_LOWPOWER(1296,70402
#define IS_UART_BAUDRATE(1304,70835
#define IS_UART_ASSERTIONTIME(1310,71044
#define IS_UART_DEASSERTIONTIME(1316,71254
#define IS_UART_STOPBITS(1323,71530
#define IS_LPUART_STOPBITS(1333,72075
#define IS_UART_PARITY(1341,72418
#define IS_UART_HARDWARE_FLOW_CONTROL(1350,72844
#define IS_UART_MODE(1361,73273
#define IS_UART_STATE(1368,73553
#define IS_UART_OVERSAMPLING(1376,73885
#define IS_UART_ONE_BIT_SAMPLE(1384,74245
#define IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(1392,74639
#define IS_UART_RECEIVER_TIMEOUT(1402,75323
#define IS_UART_RECEIVER_TIMEOUT_VALUE(1410,75740
#define IS_UART_LIN(1417,75997
#define IS_UART_LIN_BREAK_DETECT_LENGTH(1425,76349
#define IS_UART_DMA_TX(1434,76772
#define IS_UART_DMA_RX(1442,77107
#define IS_UART_HALF_DUPLEX(1451,77489
#define IS_UART_WAKEUPMETHOD(1459,77852
#define IS_UART_REQUEST_PARAMETER(1467,78223
#define IS_UART_ADVFEATURE_INIT(1479,78944
#define IS_UART_ADVFEATURE_INIT(1489,79876
#define IS_UART_ADVFEATURE_TXINV(1504,80938
#define IS_UART_ADVFEATURE_RXINV(1512,81333
#define IS_UART_ADVFEATURE_DATAINV(1520,81738
#define IS_UART_ADVFEATURE_SWAP(1528,82152
#define IS_UART_OVERRUN(1536,82535
#define IS_UART_ADVFEATURE_AUTOBAUDRATE(1544,82941
#define IS_UART_ADVFEATURE_DMAONRXERROR(1554,83518
#define IS_UART_ADVFEATURE_MSBFIRST(1563,83975
#define IS_UART_ADVFEATURE_STOPMODE(1571,84381
#define IS_UART_MUTE_MODE(1579,84775
#define IS_UART_WAKEUP_SELECTION(1587,85149
#define IS_UART_DE_POLARITY(1596,85647
#define IS_UART_PRESCALER(1604,86033

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_uart_ex.h,1287
#define STM32H5xx_HAL_UART_EX_H21,811
  uint32_t WakeUpEvent;48,1339
  uint16_t AddressLength;53,1717
  uint8_t Address;56,1915
} UART_WakeUpTypeDef;57,1997
#define UART_WORDLENGTH_7B 71,2275
#define UART_WORDLENGTH_8B 72,2357
#define UART_WORDLENGTH_9B 73,2439
#define UART_ADDRESS_DETECT_4B 81,2629
#define UART_ADDRESS_DETECT_7B 82,2718
#define UART_FIFOMODE_DISABLE 91,2921
#define UART_FIFOMODE_ENABLE 92,3002
#define UART_TXFIFO_THRESHOLD_1_8 101,3236
#define UART_TXFIFO_THRESHOLD_1_4 102,3356
#define UART_TXFIFO_THRESHOLD_1_2 103,3476
#define UART_TXFIFO_THRESHOLD_3_4 104,3596
#define UART_TXFIFO_THRESHOLD_7_8 105,3716
#define UART_TXFIFO_THRESHOLD_8_8 106,3836
#define UART_RXFIFO_THRESHOLD_1_8 115,4109
#define UART_RXFIFO_THRESHOLD_1_4 116,4229
#define UART_RXFIFO_THRESHOLD_1_2 117,4349
#define UART_RXFIFO_THRESHOLD_3_4 118,4469
#define UART_RXFIFO_THRESHOLD_7_8 119,4589
#define UART_RXFIFO_THRESHOLD_8_8 120,4709
#define UART_GETCLOCKSOURCE(205,7635
#define UART_GETCLOCKSOURCE(265,11706
#define UART_GETCLOCKSOURCE(301,14074
#define UART_MASK_COMPUTATION(336,16212
#define IS_UART_WORD_LENGTH(382,19253
#define IS_UART_ADDRESSLENGTH_DETECT(391,19703
#define IS_UART_TXFIFO_THRESHOLD(399,20105
#define IS_UART_RXFIFO_THRESHOLD(411,20921

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_usart.h,7819
#define STM32H5xx_HAL_USART_H21,799
  uint32_t BaudRate;48,1314
  uint32_t WordLength;60,2297
  uint32_t StopBits;63,2519
  uint32_t Parity;66,2714
  uint32_t Mode;73,3290
  uint32_t CLKPolarity;76,3504
  uint32_t CLKPhase;79,3705
  uint32_t CLKLastBit;82,3920
  uint32_t ClockPrescaler;86,4252
} USART_InitTypeDef;88,4472
  HAL_USART_STATE_RESET 95,4574
  HAL_USART_STATE_READY 96,4678
  HAL_USART_STATE_BUSY 97,4782
  HAL_USART_STATE_BUSY_TX 98,4886
  HAL_USART_STATE_BUSY_RX 99,4990
  HAL_USART_STATE_BUSY_TX_RX 100,5094
  HAL_USART_STATE_TIMEOUT 101,5198
  HAL_USART_STATE_ERROR 102,5302
} HAL_USART_StateTypeDef;103,5406
  USART_CLOCKSOURCE_PCLK1 110,5508
  USART_CLOCKSOURCE_PCLK2 111,5583
  USART_CLOCKSOURCE_HSI 112,5658
  USART_CLOCKSOURCE_CSI 113,5733
  USART_CLOCKSOURCE_LSE 114,5808
  USART_CLOCKSOURCE_PLL2Q 115,5883
  USART_CLOCKSOURCE_PLL3Q 116,5958
  USART_CLOCKSOURCE_UNDEFINED 117,6033
} USART_ClockSourceTypeDef;118,6108
typedef struct __USART_HandleTypeDef123,6197
  USART_TypeDef                 *Instance;Instance125,6238
  USART_InitTypeDef             Init;127,6342
  const uint8_t                 *pTxBuffPtr;pTxBuffPtr129,6446
  uint16_t                      TxXferSize;131,6550
  __IO uint16_t                 TxXferCount;133,6654
  uint8_t                       *pRxBuffPtr;pRxBuffPtr135,6758
  uint16_t                      RxXferSize;137,6862
  __IO uint16_t                 RxXferCount;139,6966
  uint16_t                      Mask;141,7070
  uint16_t                      NbRxDataToProcess;143,7174
  uint16_t                      NbTxDataToProcess;145,7292
  uint32_t                      SlaveMode;147,7410
  uint32_t                      FifoMode;150,7635
  void (*RxISR)RxISR153,7864
  void (*TxISR)TxISR155,7968
  DMA_HandleTypeDef             *hdmatx;hdmatx158,8109
  DMA_HandleTypeDef             *hdmarx;hdmarx160,8213
  HAL_LockTypeDef               Lock;163,8354
  __IO HAL_USART_StateTypeDef   State;165,8458
  __IO uint32_t                 ErrorCode;167,8562
  void (* TxHalfCpltCallback)170,8711
  void (* TxCpltCallback)171,8835
  void (* RxHalfCpltCallback)172,8959
  void (* RxCpltCallback)173,9083
  void (* TxRxCpltCallback)174,9207
  void (* ErrorCallback)175,9331
  void (* AbortCpltCallback)176,9455
  void (* RxFifoFullCallback)177,9579
  void (* TxFifoEmptyCallback)178,9703
  void (* MspInitCallback)180,9829
  void (* MspDeInitCallback)181,9953
} USART_HandleTypeDef;184,10127
  HAL_USART_TX_HALFCOMPLETE_CB_ID 192,10284
  HAL_USART_TX_COMPLETE_CB_ID 193,10389
  HAL_USART_RX_HALFCOMPLETE_CB_ID 194,10494
  HAL_USART_RX_COMPLETE_CB_ID 195,10599
  HAL_USART_TX_RX_COMPLETE_CB_ID 196,10704
  HAL_USART_ERROR_CB_ID 197,10809
  HAL_USART_ABORT_COMPLETE_CB_ID 198,10914
  HAL_USART_RX_FIFO_FULL_CB_ID 199,11019
  HAL_USART_TX_FIFO_EMPTY_CB_ID 200,11124
  HAL_USART_MSPINIT_CB_ID 202,11231
  HAL_USART_MSPDEINIT_CB_ID 203,11336
} HAL_USART_CallbackIDTypeDef;205,11443
typedef  void (*pUSART_CallbackTypeDef)pUSART_CallbackTypeDef210,11539
#define HAL_USART_ERROR_NONE 226,11969
#define HAL_USART_ERROR_PE 227,12062
#define HAL_USART_ERROR_NE 228,12155
#define HAL_USART_ERROR_FE 229,12248
#define HAL_USART_ERROR_ORE 230,12341
#define HAL_USART_ERROR_DMA 232,12471
#define HAL_USART_ERROR_UDR 234,12601
#define HAL_USART_ERROR_INVALID_CALLBACK 236,12739
#define  HAL_USART_ERROR_RTO 238,12879
#define USART_STOPBITS_0_5 246,13064
#define USART_STOPBITS_1 247,13186
#define USART_STOPBITS_1_5 248,13308
#define USART_STOPBITS_2 249,13430
#define USART_PARITY_NONE 257,13631
#define USART_PARITY_EVEN 258,13729
#define USART_PARITY_ODD 259,13827
#define USART_MODE_RX 267,13999
#define USART_MODE_TX 268,14099
#define USART_MODE_TX_RX 269,14199
#define USART_CLOCK_DISABLE 277,14374
#define USART_CLOCK_ENABLE 278,14465
#define USART_POLARITY_LOW 286,14649
#define USART_POLARITY_HIGH 287,14755
#define USART_PHASE_1EDGE 295,14949
#define USART_PHASE_2EDGE 296,15064
#define USART_LASTBIT_DISABLE 304,15260
#define USART_LASTBIT_ENABLE 305,15391
#define USART_PRESCALER_DIV1 313,15616
#define USART_PRESCALER_DIV2 314,15691
#define USART_PRESCALER_DIV4 315,15766
#define USART_PRESCALER_DIV6 316,15841
#define USART_PRESCALER_DIV8 317,15916
#define USART_PRESCALER_DIV10 318,15991
#define USART_PRESCALER_DIV12 319,16066
#define USART_PRESCALER_DIV16 320,16141
#define USART_PRESCALER_DIV32 321,16216
#define USART_PRESCALER_DIV64 322,16291
#define USART_PRESCALER_DIV128 323,16366
#define USART_PRESCALER_DIV256 324,16441
#define USART_RXDATA_FLUSH_REQUEST 333,16619
#define USART_TXDATA_FLUSH_REQUEST 334,16721
#define USART_FLAG_TXFT 344,17006
#define USART_FLAG_RXFT 345,17126
#define USART_FLAG_RXFF 346,17246
#define USART_FLAG_TXFE 347,17366
#define USART_FLAG_REACK 348,17486
#define USART_FLAG_TEACK 349,17606
#define USART_FLAG_BUSY 350,17726
#define USART_FLAG_UDR 351,17846
#define USART_FLAG_TXE 352,17966
#define USART_FLAG_TXFNF 353,18086
#define USART_FLAG_RTOF 354,18206
#define USART_FLAG_TC 355,18326
#define USART_FLAG_RXNE 356,18446
#define USART_FLAG_RXFNE 357,18566
#define USART_FLAG_IDLE 358,18686
#define USART_FLAG_ORE 359,18806
#define USART_FLAG_NE 360,18926
#define USART_FLAG_FE 361,19046
#define USART_FLAG_PE 362,19166
#define USART_IT_PE 378,19773
#define USART_IT_TXE 379,19887
#define USART_IT_TXFNF 380,20001
#define USART_IT_TC 381,20115
#define USART_IT_RXNE 382,20229
#define USART_IT_RXFNE 383,20343
#define USART_IT_IDLE 384,20457
#define USART_IT_ERR 385,20571
#define USART_IT_ORE 386,20685
#define USART_IT_NE 387,20799
#define USART_IT_FE 388,20913
#define USART_IT_RXFF 389,21027
#define USART_IT_TXFE 390,21141
#define USART_IT_RXFT 391,21255
#define USART_IT_TXFT 392,21369
#define USART_CLEAR_PEF 401,21590
#define USART_CLEAR_FEF 402,21707
#define USART_CLEAR_NEF 403,21824
#define USART_CLEAR_OREF 404,21941
#define USART_CLEAR_IDLEF 405,22058
#define USART_CLEAR_TCF 406,22175
#define USART_CLEAR_UDRF 407,22292
#define USART_CLEAR_TXFECF 408,22409
#define USART_CLEAR_RTOF 409,22526
#define USART_IT_MASK 417,22749
#define USART_CR_MASK 418,22851
#define USART_CR_POS 419,22950
#define USART_ISR_MASK 420,23053
#define USART_ISR_POS 421,23156
#define __HAL_USART_RESET_HANDLE_STATE(440,23603
#define __HAL_USART_RESET_HANDLE_STATE(446,24091
#define __HAL_USART_GET_FLAG(474,25795
#define __HAL_USART_CLEAR_FLAG(491,26839
#define __HAL_USART_CLEAR_PEFLAG(497,27060
#define __HAL_USART_CLEAR_FEFLAG(503,27286
#define __HAL_USART_CLEAR_NEFLAG(509,27512
#define __HAL_USART_CLEAR_OREFLAG(515,27738
#define __HAL_USART_CLEAR_IDLEFLAG(521,27968
#define __HAL_USART_CLEAR_TXFECF(527,28207
#define __HAL_USART_CLEAR_UDRFLAG(533,28440
#define __HAL_USART_ENABLE_IT(553,29681
#define __HAL_USART_DISABLE_IT(578,31255
#define __HAL_USART_GET_IT(605,32997
#define __HAL_USART_GET_IT_SOURCE(629,34608
#define __HAL_USART_CLEAR_IT(652,36347
#define __HAL_USART_SEND_REQ(663,36873
#define __HAL_USART_ONE_BIT_SAMPLE_ENABLE(669,37113
#define __HAL_USART_ONE_BIT_SAMPLE_DISABLE(675,37349
#define __HAL_USART_ENABLE(681,37561
#define __HAL_USART_DISABLE(687,37769
#define USART_GET_DIV_FACTOR(702,38223
#define USART_DIV_SAMPLING8(721,39283
#define USART_GETCLOCKSOURCE(731,39750
#define USART_GETCLOCKSOURCE(901,50907
#define USART_GETCLOCKSOURCE(1017,58453
#define IS_USART_BAUDRATE(1104,64045
#define IS_USART_STOPBITS(1111,64329
#define IS_USART_PARITY(1121,64848
#define IS_USART_MODE(1130,65267
#define IS_USART_CLOCK(1137,65541
#define IS_USART_POLARITY(1145,65871
#define IS_USART_PHASE(1152,66157
#define IS_USART_LASTBIT(1159,66492
#define IS_USART_REQUEST_PARAMETER(1167,66847
#define IS_USART_PRESCALER(1175,67242

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_usart_ex.h,1189
#define STM32H5xx_HAL_USART_EX_H21,814
#define USART_WORDLENGTH_7B 47,1423
#define USART_WORDLENGTH_8B 48,1517
#define USART_WORDLENGTH_9B 49,1611
#define USART_NSS_HARD 57,1819
#define USART_NSS_SOFT 58,1953
#define USART_SLAVEMODE_DISABLE 68,2228
#define USART_SLAVEMODE_ENABLE 69,2316
#define USART_FIFOMODE_DISABLE 78,2523
#define USART_FIFOMODE_ENABLE 79,2618
#define USART_TXFIFO_THRESHOLD_1_8 88,2859
#define USART_TXFIFO_THRESHOLD_1_4 89,2979
#define USART_TXFIFO_THRESHOLD_1_2 90,3099
#define USART_TXFIFO_THRESHOLD_3_4 91,3219
#define USART_TXFIFO_THRESHOLD_7_8 92,3339
#define USART_TXFIFO_THRESHOLD_8_8 93,3459
#define USART_RXFIFO_THRESHOLD_1_8 102,3725
#define USART_RXFIFO_THRESHOLD_1_4 103,3850
#define USART_RXFIFO_THRESHOLD_1_2 104,3975
#define USART_RXFIFO_THRESHOLD_3_4 105,4100
#define USART_RXFIFO_THRESHOLD_7_8 106,4225
#define USART_RXFIFO_THRESHOLD_8_8 107,4350
#define USART_MASK_COMPUTATION(130,5197
#define IS_USART_WORD_LENGTH(176,8240
#define IS_USART_NSS(185,8720
#define IS_USART_SLAVEMODE(193,9024
#define IS_USART_FIFO_MODE_STATE(201,9368
#define IS_USART_TXFIFO_THRESHOLD(209,9756
#define IS_USART_RXFIFO_THRESHOLD(221,10597

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_bus.h,9202
#define __STM32H5xx_LL_BUS_H38,1475
#define LL_AHB_BRANCH_CLK_AHB1 71,2421
#define LL_AHB_BRANCH_CLK_AHB2 72,2480
#define LL_AHB_BRANCH_CLK_AHB4 74,2569
#define LL_APB_BRANCH_CLK_APB1 83,2752
#define LL_APB_BRANCH_CLK_APB2 84,2811
#define LL_APB_BRANCH_CLK_APB3 85,2870
#define LL_AHB1_GRP1_PERIPH_ALL 94,3045
#define LL_AHB1_GRP1_PERIPH_ALL 96,3123
#define LL_AHB1_GRP1_PERIPH_ALL 98,3185
#define LL_AHB1_GRP1_PERIPH_GPDMA1 100,3261
#define LL_AHB1_GRP1_PERIPH_GPDMA2 101,3325
#define LL_AHB1_GRP1_PERIPH_CORDIC 103,3410
#define LL_AHB1_GRP1_PERIPH_FMAC 106,3514
#define LL_AHB1_GRP1_PERIPH_FLASH 108,3595
#define LL_AHB1_GRP1_PERIPH_ETH 110,3676
#define LL_AHB1_GRP1_PERIPH_ETHTX 111,3737
#define LL_AHB1_GRP1_PERIPH_ETHRX 112,3800
#define LL_AHB1_GRP1_PERIPH_ETHINTERN 115,3915
#define LL_AHB1_GRP1_PERIPH_CRC 117,4012
#define LL_AHB1_GRP1_PERIPH_RAMCFG 118,4073
#define LL_AHB1_GRP1_PERIPH_GTZC1 119,4137
#define LL_AHB1_GRP1_PERIPH_BKPSRAM 120,4200
#define LL_AHB1_GRP1_PERIPH_ICACHE 121,4264
#define LL_AHB1_GRP1_PERIPH_DCACHE1 123,4354
#define LL_AHB1_GRP1_PERIPH_SRAM1 125,4441
#define LL_AHB2_GRP1_PERIPH_ALL 134,4619
#define LL_AHB2_GRP1_PERIPH_ALL 136,4697
#define LL_AHB2_GRP1_PERIPH_ALL 138,4760
#define LL_AHB2_GRP1_PERIPH_GPIOA 140,4836
#define LL_AHB2_GRP1_PERIPH_GPIOB 141,4900
#define LL_AHB2_GRP1_PERIPH_GPIOC 142,4964
#define LL_AHB2_GRP1_PERIPH_GPIOD 143,5028
#define LL_AHB2_GRP1_PERIPH_GPIOE 145,5112
#define LL_AHB2_GRP1_PERIPH_GPIOF 148,5216
#define LL_AHB2_GRP1_PERIPH_GPIOG 151,5320
#define LL_AHB2_GRP1_PERIPH_GPIOH 153,5404
#define LL_AHB2_GRP1_PERIPH_GPIOI 155,5488
#define LL_AHB2_GRP1_PERIPH_ADC 157,5572
#define LL_AHB2_GRP1_PERIPH_DAC1 158,5634
#define LL_AHB2_GRP1_PERIPH_DCMI_PSSI 160,5716
#define LL_AHB2_GRP1_PERIPH_AES 163,5821
#define LL_AHB2_GRP1_PERIPH_HASH 166,5920
#define LL_AHB2_GRP1_PERIPH_RNG 168,6002
#define LL_AHB2_GRP1_PERIPH_PKA 170,6082
#define LL_AHB2_GRP1_PERIPH_SAES 173,6181
#define LL_AHB2_GRP1_PERIPH_SRAM2 175,6263
#define LL_AHB2_GRP1_PERIPH_SRAM3 177,6352
#define LL_AHB4_GRP1_PERIPH_ALL 186,6564
#define LL_AHB4_GRP1_PERIPH_OTFDEC 187,6620
#define LL_AHB4_GRP1_PERIPH_SDMMC1 188,6686
#define LL_AHB4_GRP1_PERIPH_SDMMC2 190,6772
#define LL_AHB4_GRP1_PERIPH_FMC 192,6857
#define LL_AHB4_GRP1_PERIPH_OSPI1 193,6919
#define LL_APB1_GRP1_PERIPH_ALL 203,7133
#define LL_APB1_GRP1_PERIPH_ALL 205,7211
#define LL_APB1_GRP1_PERIPH_ALL 207,7273
#define LL_APB1_GRP1_PERIPH_TIM2 209,7347
#define LL_APB1_GRP1_PERIPH_TIM3 210,7410
#define LL_APB1_GRP1_PERIPH_TIM4 212,7492
#define LL_APB1_GRP1_PERIPH_TIM5 215,7592
#define LL_APB1_GRP1_PERIPH_TIM6 217,7673
#define LL_APB1_GRP1_PERIPH_TIM7 218,7736
#define LL_APB1_GRP1_PERIPH_TIM12 220,7819
#define LL_APB1_GRP1_PERIPH_TIM13 223,7922
#define LL_APB1_GRP1_PERIPH_TIM14 226,8025
#define LL_APB1_GRP1_PERIPH_WWDG 228,8108
#define LL_APB1_GRP1_PERIPH_OPAMP 230,8192
#define LL_APB1_GRP1_PERIPH_SPI2 232,8277
#define LL_APB1_GRP1_PERIPH_SPI3 233,8340
#define LL_APB1_GRP1_PERIPH_COMP 235,8423
#define LL_APB1_GRP1_PERIPH_USART2 237,8506
#define LL_APB1_GRP1_PERIPH_USART3 238,8571
#define LL_APB1_GRP1_PERIPH_UART4 240,8656
#define LL_APB1_GRP1_PERIPH_UART5 243,8759
#define LL_APB1_GRP1_PERIPH_I2C1 245,8842
#define LL_APB1_GRP1_PERIPH_I2C2 246,8905
#define LL_APB1_GRP1_PERIPH_I3C1 247,8968
#define LL_APB1_GRP1_PERIPH_CRS 248,9031
#define LL_APB1_GRP1_PERIPH_USART6 250,9114
#define LL_APB1_GRP1_PERIPH_USART10 253,9221
#define LL_APB1_GRP1_PERIPH_USART11 256,9330
#define LL_APB1_GRP1_PERIPH_CEC 259,9435
#define LL_APB1_GRP1_PERIPH_UART7 262,9534
#define LL_APB1_GRP1_PERIPH_UART8 265,9638
#define LL_APB1_GRP2_PERIPH_ALL 276,9839
#define LL_APB1_GRP2_PERIPH_ALL 278,9902
#define LL_APB1_GRP2_PERIPH_UART9 281,9998
#define LL_APB1_GRP2_PERIPH_UART12 284,10104
#define LL_APB1_GRP2_PERIPH_DTS 286,10190
#define LL_APB1_GRP2_PERIPH_LPTIM2 287,10253
#define LL_APB1_GRP2_PERIPH_FDCAN 288,10319
#define LL_APB1_GRP2_PERIPH_UCPD1 290,10404
#define LL_APB2_GRP1_PERIPH_ALL 300,10604
#define LL_APB2_GRP1_PERIPH_ALL 302,10681
#define LL_APB2_GRP1_PERIPH_ALL 304,10744
#define LL_APB2_GRP1_PERIPH_TIM1 306,10819
#define LL_APB2_GRP1_PERIPH_SPI1 307,10882
#define LL_APB2_GRP1_PERIPH_TIM8 309,10964
#define LL_APB2_GRP1_PERIPH_USART1 311,11046
#define LL_APB2_GRP1_PERIPH_TIM15 313,11131
#define LL_APB2_GRP1_PERIPH_TIM16 316,11235
#define LL_APB2_GRP1_PERIPH_TIM17 319,11339
#define LL_APB2_GRP1_PERIPH_SPI4 322,11442
#define LL_APB2_GRP1_PERIPH_SPI6 325,11543
#define LL_APB2_GRP1_PERIPH_SAI1 328,11644
#define LL_APB2_GRP1_PERIPH_SAI2 331,11745
#define LL_APB2_GRP1_PERIPH_USB 334,11852
#define LL_APB3_GRP1_PERIPH_ALL 344,12053
#define LL_APB3_GRP1_PERIPH_ALL 346,12129
#define LL_APB3_GRP1_PERIPH_ALL 348,12191
#define LL_APB3_GRP1_PERIPH_SBS 350,12265
#define LL_APB3_GRP1_PERIPH_SPI5 352,12345
#define LL_APB3_GRP1_PERIPH_LPUART1 354,12426
#define LL_APB3_GRP1_PERIPH_I2C3 356,12510
#define LL_APB3_GRP1_PERIPH_I2C4 359,12610
#define LL_APB3_GRP1_PERIPH_I3C2 362,12710
#define LL_APB3_GRP1_PERIPH_LPTIM1 364,12791
#define LL_APB3_GRP1_PERIPH_LPTIM3 366,12876
#define LL_APB3_GRP1_PERIPH_LPTIM4 369,12982
#define LL_APB3_GRP1_PERIPH_LPTIM5 372,13088
#define LL_APB3_GRP1_PERIPH_LPTIM6 375,13194
#define LL_APB3_GRP1_PERIPH_VREF 377,13279
#define LL_APB3_GRP1_PERIPH_RTCAPB 378,13341
__STATIC_INLINE void LL_AHB_DisableClock(409,14271
__STATIC_INLINE void LL_AHB_EnableClock(427,14886
__STATIC_INLINE uint32_t LL_AHB_IsDisabledClock(449,15685
__STATIC_INLINE void LL_APB_DisableClock(472,16347
__STATIC_INLINE void LL_APB_EnableClock(488,16892
__STATIC_INLINE uint32_t LL_APB_IsDisabledClock(508,17621
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(560,19729
__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(605,21936
__STATIC_INLINE void LL_AHB1_GRP1_DisableClock(646,23962
__STATIC_INLINE void LL_AHB1_GRP1_ForceReset(675,25253
__STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(704,26567
__STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(745,28679
__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClockSleep(790,31022
__STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(831,33195
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(889,35902
__STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(944,38755
__STATIC_INLINE void LL_AHB2_GRP1_DisableClock(995,41432
__STATIC_INLINE void LL_AHB2_GRP1_ForceReset(1042,43775
__STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(1089,46151
__STATIC_INLINE void LL_AHB2_GRP1_EnableClockSleep(1140,48897
__STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClockSleep(1195,51888
__STATIC_INLINE void LL_AHB2_GRP1_DisableClockSleep(1246,54699
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(1277,55770
__STATIC_INLINE uint32_t LL_AHB4_GRP1_IsEnabledClock(1302,56850
__STATIC_INLINE void LL_AHB4_GRP1_DisableClock(1323,57777
__STATIC_INLINE void LL_AHB4_GRP1_ForceReset(1343,58609
__STATIC_INLINE void LL_AHB4_GRP1_ReleaseReset(1364,59509
__STATIC_INLINE void LL_AHB4_GRP1_EnableClockSleep(1385,60450
__STATIC_INLINE uint32_t LL_AHB4_GRP1_IsEnabledClockSleep(1410,61594
__STATIC_INLINE void LL_AHB4_GRP1_DisableClockSleep(1431,62596
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(1507,66259
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(1537,67554
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(1605,71144
__STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(1630,72323
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(1694,75751
__STATIC_INLINE void LL_APB1_GRP2_DisableClock(1719,76845
__STATIC_INLINE void LL_APB1_GRP1_ForceReset(1781,80093
__STATIC_INLINE void LL_APB1_GRP2_ForceReset(1806,81177
__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(1868,84468
__STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(1893,85570
__STATIC_INLINE void LL_APB1_GRP1_EnableClockSleep(1957,89133
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClockSleep(2025,92946
__STATIC_INLINE void LL_APB1_GRP1_DisableClockSleep(2089,96578
__STATIC_INLINE void LL_APB1_GRP2_EnableClockSleep(2115,97810
__STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClockSleep(2145,99246
__STATIC_INLINE void LL_APB1_GRP2_DisableClockSleep(2171,100525
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(2216,102410
__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(2258,104419
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(2295,106264
__STATIC_INLINE void LL_APB2_GRP1_ForceReset(2333,108070
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(2370,109897
__STATIC_INLINE void LL_APB2_GRP1_EnableClockSleep(2407,111788
__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClockSleep(2449,113915
__STATIC_INLINE void LL_APB2_GRP1_DisableClockSleep(2486,115876
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(2531,117772
__STATIC_INLINE uint32_t LL_APB3_GRP1_IsEnabledClock(2572,119797
__STATIC_INLINE void LL_APB3_GRP1_DisableClock(2609,121660
__STATIC_INLINE void LL_APB3_GRP1_ForceReset(2643,123284
__STATIC_INLINE void LL_APB3_GRP1_ReleaseReset(2677,124927
__STATIC_INLINE void LL_APB3_GRP1_EnableClockSleep(2714,126824
__STATIC_INLINE uint32_t LL_APB3_GRP1_IsEnabledClockSleep(2756,128947
__STATIC_INLINE void LL_APB3_GRP1_DisableClockSleep(2793,130914

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_cortex.h,5187
#define STM32H5xx_LL_CORTEX_H40,1790
#define MPU_ACCESS_MSK 64,2468
#define LL_SYSTICK_CLKSOURCE_EXTERNAL 79,2996
#define LL_SYSTICK_CLKSOURCE_HCLK 81,3208
#define LL_SYSTICK_CLKSOURCE_HCLK_DIV8 85,3473
#define LL_HANDLER_FAULT_USG 95,3645
#define LL_HANDLER_FAULT_BUS 96,3748
#define LL_HANDLER_FAULT_MEM 97,3849
#define LL_HANDLER_FAULT_SECURE 98,3964
#define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE 106,4204
#define LL_MPU_CTRL_HARDFAULT_NMI 108,4427
#define LL_MPU_CTRL_PRIVILEGED_DEFAULT 110,4649
#define LL_MPU_CTRL_HFNMI_PRIVDEF 112,4872
#define  LL_MPU_DEVICE_nGnRnE 121,5194
#define  LL_MPU_DEVICE_nGnRE 122,5302
#define  LL_MPU_DEVICE_nGRE 123,5410
#define  LL_MPU_DEVICE_GRE 124,5518
#define  LL_MPU_WRITE_THROUGH 126,5628
#define  LL_MPU_NOT_CACHEABLE 127,5717
#define  LL_MPU_WRITE_BACK 128,5806
#define  LL_MPU_TRANSIENT 130,5897
#define  LL_MPU_NON_TRANSIENT 131,5986
#define  LL_MPU_NO_ALLOCATE 133,6077
#define  LL_MPU_W_ALLOCATE 134,6171
#define  LL_MPU_R_ALLOCATE 135,6265
#define  LL_MPU_RW_ALLOCATE 136,6359
#define LL_MPU_REGION_ENABLE 144,6559
#define LL_MPU_REGION_DISABLE 145,6635
#define LL_MPU_INSTRUCTION_ACCESS_ENABLE 153,6827
#define LL_MPU_INSTRUCTION_ACCESS_DISABLE 155,7047
#define LL_MPU_ACCESS_NOT_SHAREABLE 163,7286
#define LL_MPU_ACCESS_OUTER_SHAREABLE 164,7390
#define LL_MPU_ACCESS_INNER_SHAREABLE 165,7494
#define LL_MPU_REGION_PRIV_RW 173,7734
#define LL_MPU_REGION_ALL_RW 174,7856
#define LL_MPU_REGION_PRIV_RO 175,7978
#define LL_MPU_REGION_ALL_RO 176,8100
#define LL_MPU_REGION_NUMBER0 184,8326
#define LL_MPU_REGION_NUMBER1 185,8403
#define LL_MPU_REGION_NUMBER2 186,8480
#define LL_MPU_REGION_NUMBER3 187,8557
#define LL_MPU_REGION_NUMBER4 188,8634
#define LL_MPU_REGION_NUMBER5 189,8711
#define LL_MPU_REGION_NUMBER6 190,8788
#define LL_MPU_REGION_NUMBER7 191,8865
#define LL_MPU_REGION_NUMBER8 193,9006
#define LL_MPU_REGION_NUMBER9 194,9083
#define LL_MPU_REGION_NUMBER10 195,9160
#define LL_MPU_REGION_NUMBER11 196,9237
#define LL_MPU_ATTRIBUTES_NUMBER0 205,9466
#define LL_MPU_ATTRIBUTES_NUMBER1 206,9545
#define LL_MPU_ATTRIBUTES_NUMBER2 207,9624
#define LL_MPU_ATTRIBUTES_NUMBER3 208,9703
#define LL_MPU_ATTRIBUTES_NUMBER4 209,9782
#define LL_MPU_ATTRIBUTES_NUMBER5 210,9861
#define LL_MPU_ATTRIBUTES_NUMBER6 211,9940
#define LL_MPU_ATTRIBUTES_NUMBER7 212,10019
__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(239,10766
__STATIC_INLINE void LL_SYSTICK_SetClkSource(252,11256
__STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource(271,11796
__STATIC_INLINE void LL_SYSTICK_EnableIT(281,12057
__STATIC_INLINE void LL_SYSTICK_DisableIT(291,12303
__STATIC_INLINE uint32_t LL_SYSTICK_IsEnabledIT(301,12594
__STATIC_INLINE void LL_LPM_EnableSleep(319,13013
__STATIC_INLINE void LL_LPM_EnableDeepSleep(330,13343
__STATIC_INLINE void LL_LPM_EnableSleepOnExit(343,13838
__STATIC_INLINE void LL_LPM_DisableSleepOnExit(354,14173
__STATIC_INLINE void LL_LPM_EnableEventOnPend(366,14573
__STATIC_INLINE void LL_LPM_DisableEventOnPend(378,14967
__STATIC_INLINE void LL_HANDLER_EnableFault(407,15962
__STATIC_INLINE void LL_HANDLER_DisableFault(428,16827
__STATIC_INLINE uint32_t LL_CPUID_GetImplementer(447,17225
__STATIC_INLINE uint32_t LL_CPUID_GetVariant(457,17601
__STATIC_INLINE uint32_t LL_CPUID_GetArchitecture(467,17956
__STATIC_INLINE uint32_t LL_CPUID_GetParNo(477,18280
__STATIC_INLINE uint32_t LL_CPUID_GetRevision(487,18664
__STATIC_INLINE void LL_MPU_Enable(510,19310
__STATIC_INLINE void LL_MPU_Enable_NS(534,20373
__STATIC_INLINE void LL_MPU_Disable(553,21101
__STATIC_INLINE void LL_MPU_Disable_NS(572,21835
__STATIC_INLINE uint32_t LL_MPU_IsEnabled(592,22566
__STATIC_INLINE uint32_t LL_MPU_IsEnabled_NS(603,22942
__STATIC_INLINE void LL_MPU_EnableRegion(629,23979
__STATIC_INLINE uint32_t LL_MPU_IsEnabled_Region(658,25065
__STATIC_INLINE void LL_MPU_EnableRegion_NS(683,26005
__STATIC_INLINE uint32_t LL_MPU_IsEnabled_Region_NS(707,26874
__STATIC_INLINE void LL_MPU_DisableRegion(738,28094
__STATIC_INLINE void LL_MPU_DisableRegion_NS(764,29053
__STATIC_INLINE void LL_MPU_ConfigRegion(818,31650
__STATIC_INLINE void LL_MPU_ConfigRegion_NS(871,34438
__STATIC_INLINE void LL_MPU_ConfigRegionAddress(909,36172
__STATIC_INLINE void LL_MPU_ConfigRegionAddress_NS(941,37570
__STATIC_INLINE void LL_MPU_ConfigAttributes(970,38786
__STATIC_INLINE void LL_MPU_ConfigAttributes_NS(1003,40210
__STATIC_INLINE void LL_MPU_SetRegionLimitAddress(1042,41831
__STATIC_INLINE uint32_t LL_MPU_GetRegionLimitAddress(1070,42931
__STATIC_INLINE void LL_MPU_SetRegionBaseAddress(1099,44122
__STATIC_INLINE uint32_t LL_MPU_GetRegionBaseAddress(1127,45280
__STATIC_INLINE void LL_MPU_SetRegionAccess(1163,47039
__STATIC_INLINE uint32_t LL_MPU_GetRegionAccess(1199,48719
__STATIC_INLINE void LL_MPU_SetRegionLimitAddress_NS(1224,49785
__STATIC_INLINE uint32_t LL_MPU_GetRegionLimitAddress_NS(1247,50683
__STATIC_INLINE void LL_MPU_SetRegionBaseAddress_NS(1271,51660
__STATIC_INLINE uint32_t LL_MPU_GetRegionBaseAddress_NS(1294,52549
__STATIC_INLINE void LL_MPU_SetRegionAccess_NS(1326,54102
__STATIC_INLINE uint32_t LL_MPU_GetRegionAccess_NS(1357,55599

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_crs.h,4067
#define STM32H5xx_LL_CRS_H21,790
#define CRS_POSITION_TRIM 48,1487
#define CRS_POSITION_FECAP 49,1572
#define CRS_POSITION_FELIM 50,1658
#define LL_CRS_ISR_SYNCOKF 69,2240
#define LL_CRS_ISR_SYNCWARNF 70,2300
#define LL_CRS_ISR_ERRF 71,2362
#define LL_CRS_ISR_ESYNCF 72,2419
#define LL_CRS_ISR_SYNCERR 73,2478
#define LL_CRS_ISR_SYNCMISS 74,2538
#define LL_CRS_ISR_TRIMOVF 75,2599
#define LL_CRS_CR_SYNCOKIE 84,2828
#define LL_CRS_CR_SYNCWARNIE 85,2888
#define LL_CRS_CR_ERRIE 86,2950
#define LL_CRS_CR_ESYNCIE 87,3007
#define LL_CRS_SYNC_DIV_1 95,3166
#define LL_CRS_SYNC_DIV_2 96,3297
#define LL_CRS_SYNC_DIV_4 97,3419
#define LL_CRS_SYNC_DIV_8 98,3541
#define LL_CRS_SYNC_DIV_16 99,3663
#define LL_CRS_SYNC_DIV_32 100,3786
#define LL_CRS_SYNC_DIV_64 101,3909
#define LL_CRS_SYNC_DIV_128 102,4032
#define LL_CRS_SYNC_SOURCE_GPIO 110,4258
#define LL_CRS_SYNC_SOURCE_LSE 111,4361
#define LL_CRS_SYNC_SOURCE_USB 112,4463
#define LL_CRS_SYNC_POLARITY_RISING 120,4684
#define LL_CRS_SYNC_POLARITY_FALLING 121,4798
#define LL_CRS_FREQ_ERROR_DIR_UP 129,5002
#define LL_CRS_FREQ_ERROR_DIR_DOWN 130,5137
#define LL_CRS_RELOADVALUE_DEFAULT 143,5590
#define LL_CRS_ERRORLIMIT_DEFAULT 148,5709
#define LL_CRS_HSI48CALIBRATION_DEFAULT 156,6068
#define LL_CRS_WriteReg(181,6627
#define LL_CRS_ReadReg(189,6895
#define __LL_CRS_CALC_CALCULATE_RELOADVALUE(209,7763
__STATIC_INLINE void LL_CRS_EnableFreqErrorCounter(234,8384
__STATIC_INLINE void LL_CRS_DisableFreqErrorCounter(244,8628
__STATIC_INLINE uint32_t LL_CRS_IsEnabledFreqErrorCounter(254,8914
__STATIC_INLINE void LL_CRS_EnableAutoTrimming(264,9202
__STATIC_INLINE void LL_CRS_DisableAutoTrimming(274,9448
__STATIC_INLINE uint32_t LL_CRS_IsEnabledAutoTrimming(284,9728
__STATIC_INLINE void LL_CRS_SetHSI48SmoothTrimming(297,10284
__STATIC_INLINE uint32_t LL_CRS_GetHSI48SmoothTrimming(307,10617
__STATIC_INLINE void LL_CRS_SetReloadCounter(320,11165
__STATIC_INLINE uint32_t LL_CRS_GetReloadCounter(330,11463
__STATIC_INLINE void LL_CRS_SetFreqErrorLimit(342,11867
__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorLimit(352,12186
__STATIC_INLINE void LL_CRS_SetSyncDivider(371,12877
__STATIC_INLINE uint32_t LL_CRS_GetSyncDivider(389,13519
__STATIC_INLINE void LL_CRS_SetSyncSignalSource(403,13984
__STATIC_INLINE uint32_t LL_CRS_GetSyncSignalSource(416,14427
__STATIC_INLINE void LL_CRS_SetSyncPolarity(429,14882
__STATIC_INLINE uint32_t LL_CRS_GetSyncPolarity(441,15308
__STATIC_INLINE void LL_CRS_ConfigSynchronization(465,16718
__STATIC_INLINE void LL_CRS_GenerateEvent_SWSYNC(487,17429
__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorDirection(500,17866
__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorCapture(510,18234
__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCOK(528,18647
__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCWARN(538,18972
__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ERR(548,19319
__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ESYNC(558,19633
__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCERR(568,19952
__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCMISS(578,20283
__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_TRIMOVF(588,20622
__STATIC_INLINE void LL_CRS_ClearFlag_SYNCOK(598,20909
__STATIC_INLINE void LL_CRS_ClearFlag_SYNCWARN(608,21147
__STATIC_INLINE void LL_CRS_ClearFlag_ERR(619,21436
__STATIC_INLINE void LL_CRS_ClearFlag_ESYNC(629,21661
__STATIC_INLINE void LL_CRS_EnableIT_SYNCOK(647,21986
__STATIC_INLINE void LL_CRS_DisableIT_SYNCOK(657,22221
__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCOK(667,22498
__STATIC_INLINE void LL_CRS_EnableIT_SYNCWARN(677,22784
__STATIC_INLINE void LL_CRS_DisableIT_SYNCWARN(687,23024
__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCWARN(697,23306
__STATIC_INLINE void LL_CRS_EnableIT_ERR(707,23614
__STATIC_INLINE void LL_CRS_DisableIT_ERR(717,23860
__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ERR(727,24148
__STATIC_INLINE void LL_CRS_EnableIT_ESYNC(737,24423
__STATIC_INLINE void LL_CRS_DisableIT_ESYNC(747,24655
__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ESYNC(757,24929

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_dma.h,35588
#define STM32H5xx_LL_DMA_H41,1955
#define DMA_CHANNEL0_OFFSET 66,2516
#define DMA_CHANNEL1_OFFSET 67,2561
#define DMA_CHANNEL2_OFFSET 68,2606
#define DMA_CHANNEL3_OFFSET 69,2651
#define DMA_CHANNEL4_OFFSET 70,2696
#define DMA_CHANNEL5_OFFSET 71,2741
#define DMA_CHANNEL6_OFFSET 72,2786
#define DMA_CHANNEL7_OFFSET 73,2831
static const uint32_t LL_DMA_CH_OFFSET_TAB[LL_DMA_CH_OFFSET_TAB77,2975
  uint32_t SrcAddress;101,3666
  uint32_t DestAddress;107,4225
  uint32_t Direction;113,4789
  uint32_t BlkHWRequest;119,5332
  uint32_t DataAlignment;125,5869
  uint32_t SrcBurstLength;131,6408
  uint32_t DestBurstLength;137,6971
  uint32_t SrcDataWidth;143,7539
  uint32_t DestDataWidth;149,8075
  uint32_t SrcIncMode;155,8621
  uint32_t DestIncMode;161,9171
  uint32_t Priority;167,9731
  uint32_t BlkDataLength;173,10269
  uint32_t BlkRptCount;179,10835
  uint32_t TriggerMode;186,11462
  uint32_t TriggerPolarity;192,11988
  uint32_t TriggerSelection;198,12528
  uint32_t Request;204,13070
  uint32_t TransferEventMode;210,13617
  uint32_t DestHWordExchange;216,14157
  uint32_t DestByteExchange;222,14711
  uint32_t SrcByteExchange;228,15256
  uint32_t SrcAllocatedPort;234,15795
  uint32_t DestAllocatedPort;240,16339
  uint32_t LinkAllocatedPort;246,16893
  uint32_t LinkStepMode;252,17447
  uint32_t SrcAddrUpdateMode;258,17977
  uint32_t DestAddrUpdateMode;264,18526
  uint32_t SrcAddrOffset;270,19081
  uint32_t DestAddrOffset;276,19612
  uint32_t BlkRptSrcAddrUpdateMode;282,20148
  uint32_t BlkRptDestAddrUpdateMode;288,20720
  uint32_t BlkRptSrcAddrOffset;294,21298
  uint32_t BlkRptDestAddrOffset;300,21842
  uint32_t LinkedListBaseAddr;306,22391
  uint32_t LinkedListAddrOffset;313,23014
  uint32_t Mode;319,23538
} LL_DMA_InitTypeDef;321,23752
  uint32_t Priority;329,23868
  uint32_t LinkStepMode;335,24390
  uint32_t LinkAllocatedPort;341,24904
  uint32_t TransferEventMode;347,25442
} LL_DMA_InitLinkedListTypeDef;352,25964
  uint32_t DestSecure;368,26492
  uint32_t DestAllocatedPort;372,26763
  uint32_t DestHWordExchange;375,26977
  uint32_t DestByteExchange;378,27195
  uint32_t DestBurstLength;381,27408
  uint32_t DestIncMode;384,27641
  uint32_t DestDataWidth;387,27855
  uint32_t SrcSecure;391,28129
  uint32_t SrcAllocatedPort;395,28395
  uint32_t SrcByteExchange;398,28604
  uint32_t DataAlignment;401,28812
  uint32_t SrcBurstLength;404,29023
  uint32_t SrcIncMode;407,29251
  uint32_t SrcDataWidth;410,29460
  uint32_t TransferEventMode;422,30073
  uint32_t TriggerPolarity;425,30280
  uint32_t TriggerSelection;428,30490
  uint32_t TriggerMode;431,30701
  uint32_t BlkHWRequest;434,30901
  uint32_t Direction;437,31111
  uint32_t Request;440,31317
  uint32_t Mode;443,31533
  uint32_t BlkRptDestAddrUpdateMode;460,32339
  uint32_t BlkRptSrcAddrUpdateMode;464,32653
  uint32_t DestAddrUpdateMode;468,32962
  uint32_t SrcAddrUpdateMode;471,33185
  uint32_t BlkRptCount;474,33403
  uint32_t BlkDataLength;478,33742
  uint32_t SrcAddress;490,34470
  uint32_t DestAddress;503,35186
  uint32_t DestAddrOffset;519,36178
  uint32_t SrcAddrOffset;522,36394
  uint32_t BlkRptDestAddrOffset;538,37267
  uint32_t BlkRptSrcAddrOffset;541,37496
  uint32_t UpdateRegisters;554,38243
  uint32_t NodeType;563,38799
} LL_DMA_InitNodeTypeDef;565,38999
  __IO uint32_t LinkRegisters[LinkRegisters576,39361
} LL_DMA_LinkNodeTypeDef;578,39399
#define LL_DMA_CHANNEL_0 594,39701
#define LL_DMA_CHANNEL_1 595,39737
#define LL_DMA_CHANNEL_2 596,39773
#define LL_DMA_CHANNEL_3 597,39809
#define LL_DMA_CHANNEL_4 598,39845
#define LL_DMA_CHANNEL_5 599,39881
#define LL_DMA_CHANNEL_6 600,39917
#define LL_DMA_CHANNEL_7 601,39953
#define LL_DMA_CHANNEL_8 602,39989
#define LL_DMA_CHANNEL_9 603,40025
#define LL_DMA_CHANNEL_10 604,40061
#define LL_DMA_CHANNEL_11 605,40097
#define LL_DMA_CHANNEL_12 606,40133
#define LL_DMA_CHANNEL_13 607,40169
#define LL_DMA_CHANNEL_14 608,40205
#define LL_DMA_CHANNEL_15 609,40241
#define LL_DMA_CHANNEL_ALL 611,40311
#define LL_DMA_CLLR_OFFSET0 621,40498
#define LL_DMA_CLLR_OFFSET1 622,40535
#define LL_DMA_CLLR_OFFSET2 623,40572
#define LL_DMA_CLLR_OFFSET3 624,40609
#define LL_DMA_CLLR_OFFSET4 625,40646
#define LL_DMA_CLLR_OFFSET5 626,40683
#define LL_DMA_CLLR_OFFSET6 627,40720
#define LL_DMA_CLLR_OFFSET7 628,40757
#define LL_DMA_LOW_PRIORITY_LOW_WEIGHT 637,40917
#define LL_DMA_LOW_PRIORITY_MID_WEIGHT 638,41024
#define LL_DMA_LOW_PRIORITY_HIGH_WEIGHT 639,41131
#define LL_DMA_HIGH_PRIORITY 640,41238
#define LL_DMA_LINK_ALLOCATED_PORT0 648,41459
#define LL_DMA_LINK_ALLOCATED_PORT1 649,41545
#define LL_DMA_LSM_FULL_EXECUTION 657,41721
#define LL_DMA_LSM_1LINK_EXECUTION 658,41821
#define LL_DMA_DEST_HALFWORD_PRESERVE 666,42035
#define LL_DMA_DEST_HALFWORD_EXCHANGE 668,42276
#define LL_DMA_DEST_BYTE_PRESERVE 677,42619
#define LL_DMA_DEST_BYTE_EXCHANGE 678,42739
#define LL_DMA_SRC_BYTE_PRESERVE 686,42958
#define LL_DMA_SRC_BYTE_EXCHANGE 687,43068
#define LL_DMA_SRC_ALLOCATED_PORT0 695,43282
#define LL_DMA_SRC_ALLOCATED_PORT1 696,43363
#define LL_DMA_DEST_ALLOCATED_PORT0 704,43558
#define LL_DMA_DEST_ALLOCATED_PORT1 705,43645
#define LL_DMA_DEST_FIXED 713,43846
#define LL_DMA_DEST_INCREMENT 714,43938
#define LL_DMA_DEST_DATAWIDTH_BYTE 722,44136
#define LL_DMA_DEST_DATAWIDTH_HALFWORD 723,44242
#define LL_DMA_DEST_DATAWIDTH_WORD 724,44348
#define LL_DMA_DATA_ALIGN_ZEROPADD 732,44544
#define LL_DMA_DATA_ALIGN_SIGNEXTPADD 738,45153
#define LL_DMA_DATA_PACK_UNPACK 744,45778
#define LL_DMA_SRC_FIXED 755,46297
#define LL_DMA_SRC_INCREMENT 756,46375
#define LL_DMA_SRC_DATAWIDTH_BYTE 764,46558
#define LL_DMA_SRC_DATAWIDTH_HALFWORD 765,46659
#define LL_DMA_SRC_DATAWIDTH_WORD 766,46760
#define LL_DMA_HWREQUEST_SINGLEBURST 774,46958
#define LL_DMA_HWREQUEST_BLK 776,47196
#define LL_DMA_TCEM_BLK_TRANSFER 785,47534
#define LL_DMA_TCEM_RPT_BLK_TRANSFER 787,47767
#define LL_DMA_TCEM_EACH_LLITEM_TRANSFER 789,48000
#define LL_DMA_TCEM_LAST_LLITEM_TRANSFER 791,48233
#define LL_DMA_TRIG_POLARITY_MASKED 800,48560
#define LL_DMA_TRIG_POLARITY_RISING 802,48787
#define LL_DMA_TRIG_POLARITY_FALLING 804,49024
#define LL_DMA_TRIGM_BLK_TRANSFER 813,49357
#define LL_DMA_TRIGM_RPT_BLK_TRANSFER 815,49589
#define LL_DMA_TRIGM_LLI_LINK_TRANSFER 817,49830
#define LL_DMA_TRIGM_SINGLBURST_TRANSFER 819,50065
#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY 828,50402
#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 829,50499
#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH 830,50596
#define LL_DMA_NORMAL 838,50778
#define LL_DMA_PFCTRL 839,50876
#define LL_DMA_BLKRPT_SRC_ADDR_INCREMENT 847,51103
#define LL_DMA_BLKRPT_SRC_ADDR_DECREMENT 849,51343
#define LL_DMA_BLKRPT_DEST_ADDR_INCREMENT 858,51718
#define LL_DMA_BLKRPT_DEST_ADDR_DECREMENT 860,51956
#define LL_DMA_BURST_SRC_ADDR_INCREMENT 869,52308
#define LL_DMA_BURST_SRC_ADDR_DECREMENT 871,52545
#define LL_DMA_BURST_DEST_ADDR_INCREMENT 880,52902
#define LL_DMA_BURST_DEST_ADDR_DECREMENT 882,53139
#define LL_DMA_CHANNEL_NSEC 892,53552
#define LL_DMA_CHANNEL_SEC 893,53617
#define LL_DMA_CHANNEL_SRC_NSEC 901,53794
#define LL_DMA_CHANNEL_SRC_SEC 902,53882
#define LL_DMA_CHANNEL_DEST_NSEC 910,54092
#define LL_DMA_CHANNEL_DEST_SEC 911,54186
#define LL_DMA_GPDMA_LINEAR_NODE 920,54448
#define LL_DMA_GPDMA_2D_NODE 921,54537
#define LL_DMA_UPDATE_CTR1 930,54743
#define LL_DMA_UPDATE_CTR2 932,54919
#define LL_DMA_UPDATE_CBR1 934,55095
#define LL_DMA_UPDATE_CSAR 936,55271
#define LL_DMA_UPDATE_CDAR 938,55447
#define LL_DMA_UPDATE_CTR3 940,55623
#define LL_DMA_UPDATE_CBR2 942,55799
#define LL_DMA_UPDATE_CLLR 944,55975
#define LL_GPDMA1_REQUEST_ADC1 954,56279
#define LL_GPDMA1_REQUEST_ADC2 956,56392
#define LL_GPDMA1_REQUEST_DAC1_CH1 958,56504
#define LL_GPDMA1_REQUEST_DAC1_CH2 959,56597
#define LL_GPDMA1_REQUEST_TIM6_UP 960,56690
#define LL_GPDMA1_REQUEST_TIM7_UP 961,56783
#define LL_GPDMA1_REQUEST_SPI1_RX 962,56876
#define LL_GPDMA1_REQUEST_SPI1_TX 963,56969
#define LL_GPDMA1_REQUEST_SPI2_RX 964,57062
#define LL_GPDMA1_REQUEST_SPI2_TX 965,57155
#define LL_GPDMA1_REQUEST_SPI3_RX 966,57248
#define LL_GPDMA1_REQUEST_SPI3_TX 967,57341
#define LL_GPDMA1_REQUEST_I2C1_RX 968,57434
#define LL_GPDMA1_REQUEST_I2C1_TX 969,57527
#define LL_GPDMA1_REQUEST_I2C2_RX 970,57620
#define LL_GPDMA1_REQUEST_I2C2_TX 971,57713
#define LL_GPDMA1_REQUEST_I2C3_RX 973,57826
#define LL_GPDMA1_REQUEST_I2C3_TX 974,57919
#define LL_GPDMA1_REQUEST_USART1_RX 976,58031
#define LL_GPDMA1_REQUEST_USART1_TX 977,58124
#define LL_GPDMA1_REQUEST_USART2_RX 978,58217
#define LL_GPDMA1_REQUEST_USART2_TX 979,58310
#define LL_GPDMA1_REQUEST_USART3_RX 980,58403
#define LL_GPDMA1_REQUEST_USART3_TX 981,58496
#define LL_GPDMA1_REQUEST_UART4_RX 983,58610
#define LL_GPDMA1_REQUEST_UART4_TX 984,58703
#define LL_GPDMA1_REQUEST_UART5_RX 987,58837
#define LL_GPDMA1_REQUEST_UART5_TX 988,58930
#define LL_GPDMA1_REQUEST_USART6_RX 991,59064
#define LL_GPDMA1_REQUEST_USART6_TX 992,59157
#define LL_GPDMA1_REQUEST_UART7_RX 995,59292
#define LL_GPDMA1_REQUEST_UART7_TX 996,59385
#define LL_GPDMA1_REQUEST_UART8_RX 999,59519
#define LL_GPDMA1_REQUEST_UART8_TX 1000,59612
#define LL_GPDMA1_REQUEST_UART9_RX 1003,59746
#define LL_GPDMA1_REQUEST_UART9_TX 1004,59839
#define LL_GPDMA1_REQUEST_USART10_RX 1007,59975
#define LL_GPDMA1_REQUEST_USART10_TX 1008,60068
#define LL_GPDMA1_REQUEST_USART11_RX 1011,60206
#define LL_GPDMA1_REQUEST_USART11_TX 1012,60299
#define LL_GPDMA1_REQUEST_UART12_RX 1015,60436
#define LL_GPDMA1_REQUEST_UART12_TX 1016,60529
#define LL_GPDMA1_REQUEST_LPUART1_RX 1018,60643
#define LL_GPDMA1_REQUEST_LPUART1_TX 1019,60736
#define LL_GPDMA1_REQUEST_SPI4_RX 1021,60849
#define LL_GPDMA1_REQUEST_SPI4_TX 1022,60942
#define LL_GPDMA1_REQUEST_SPI5_RX 1025,61074
#define LL_GPDMA1_REQUEST_SPI5_TX 1026,61167
#define LL_GPDMA1_REQUEST_SPI6_RX 1029,61299
#define LL_GPDMA1_REQUEST_SPI6_TX 1030,61392
#define LL_GPDMA1_REQUEST_SAI1_A 1033,61524
#define LL_GPDMA1_REQUEST_SAI1_B 1034,61617
#define LL_GPDMA1_REQUEST_SAI2_A 1037,61749
#define LL_GPDMA1_REQUEST_SAI2_B 1038,61842
#define LL_GPDMA1_REQUEST_OCTOSPI1 1041,61978
#define LL_GPDMA1_REQUEST_TIM1_CH1 1043,62094
#define LL_GPDMA1_REQUEST_TIM1_CH2 1044,62187
#define LL_GPDMA1_REQUEST_TIM1_CH3 1045,62280
#define LL_GPDMA1_REQUEST_TIM1_CH4 1046,62373
#define LL_GPDMA1_REQUEST_TIM1_UP 1047,62466
#define LL_GPDMA1_REQUEST_TIM1_TRIG 1048,62559
#define LL_GPDMA1_REQUEST_TIM1_COM 1049,62652
#define LL_GPDMA1_REQUEST_TIM8_CH1 1051,62765
#define LL_GPDMA1_REQUEST_TIM8_CH2 1052,62858
#define LL_GPDMA1_REQUEST_TIM8_CH3 1053,62951
#define LL_GPDMA1_REQUEST_TIM8_CH4 1054,63044
#define LL_GPDMA1_REQUEST_TIM8_UP 1055,63137
#define LL_GPDMA1_REQUEST_TIM8_TRIG 1056,63230
#define LL_GPDMA1_REQUEST_TIM8_COM 1057,63323
#define LL_GPDMA1_REQUEST_TIM2_CH1 1059,63435
#define LL_GPDMA1_REQUEST_TIM2_CH2 1060,63528
#define LL_GPDMA1_REQUEST_TIM2_CH3 1061,63621
#define LL_GPDMA1_REQUEST_TIM2_CH4 1062,63714
#define LL_GPDMA1_REQUEST_TIM2_UP 1063,63807
#define LL_GPDMA1_REQUEST_TIM3_CH1 1064,63900
#define LL_GPDMA1_REQUEST_TIM3_CH2 1065,63993
#define LL_GPDMA1_REQUEST_TIM3_CH3 1066,64086
#define LL_GPDMA1_REQUEST_TIM3_CH4 1067,64179
#define LL_GPDMA1_REQUEST_TIM3_UP 1068,64272
#define LL_GPDMA1_REQUEST_TIM3_TRIG 1069,64365
#define LL_GPDMA1_REQUEST_TIM4_CH1 1071,64478
#define LL_GPDMA1_REQUEST_TIM4_CH2 1072,64571
#define LL_GPDMA1_REQUEST_TIM4_CH3 1073,64664
#define LL_GPDMA1_REQUEST_TIM4_CH4 1074,64757
#define LL_GPDMA1_REQUEST_TIM4_UP 1075,64850
#define LL_GPDMA1_REQUEST_TIM5_CH1 1078,64982
#define LL_GPDMA1_REQUEST_TIM5_CH2 1079,65075
#define LL_GPDMA1_REQUEST_TIM5_CH3 1080,65168
#define LL_GPDMA1_REQUEST_TIM5_CH4 1081,65261
#define LL_GPDMA1_REQUEST_TIM5_UP 1082,65354
#define LL_GPDMA1_REQUEST_TIM5_TRIG 1083,65447
#define LL_GPDMA1_REQUEST_TIM15_CH1 1086,65580
#define LL_GPDMA1_REQUEST_TIM15_UP 1087,65673
#define LL_GPDMA1_REQUEST_TIM15_TRIG 1088,65766
#define LL_GPDMA1_REQUEST_TIM15_COM 1089,65859
#define LL_GPDMA1_REQUEST_TIM16_CH1 1092,65993
#define LL_GPDMA1_REQUEST_TIM16_UP 1093,66086
#define LL_GPDMA1_REQUEST_TIM17_CH1 1096,66220
#define LL_GPDMA1_REQUEST_TIM17_UP 1097,66313
#define LL_GPDMA1_REQUEST_LPTIM1_IC1 1099,66426
#define LL_GPDMA1_REQUEST_LPTIM1_IC2 1100,66519
#define LL_GPDMA1_REQUEST_LPTIM1_UE 1101,66612
#define LL_GPDMA1_REQUEST_LPTIM2_IC1 1102,66705
#define LL_GPDMA1_REQUEST_LPTIM2_IC2 1103,66798
#define LL_GPDMA1_REQUEST_LPTIM2_UE 1104,66891
#define LL_GPDMA1_REQUEST_DCMI 1106,67004
#define LL_GPDMA1_REQUEST_AES_OUT 1109,67135
#define LL_GPDMA1_REQUEST_AES_IN 1110,67228
#define LL_GPDMA1_REQUEST_HASH_IN 1112,67339
#define LL_GPDMA1_REQUEST_UCPD1_RX 1114,67453
#define LL_GPDMA1_REQUEST_UCPD1_TX 1115,67546
#define LL_GPDMA1_REQUEST_CORDIC_READ 1118,67681
#define LL_GPDMA1_REQUEST_CORDIC_WRITE 1119,67774
#define LL_GPDMA1_REQUEST_FMAC_READ 1122,67908
#define LL_GPDMA1_REQUEST_FMAC_WRITE 1123,68001
#define LL_GPDMA1_REQUEST_SAES_OUT 1126,68133
#define LL_GPDMA1_REQUEST_SAES_IN 1127,68226
#define LL_GPDMA1_REQUEST_I3C1_RX 1129,68338
#define LL_GPDMA1_REQUEST_I3C1_TX 1130,68431
#define LL_GPDMA1_REQUEST_I3C1_TC 1131,68524
#define LL_GPDMA1_REQUEST_I3C1_RS 1132,68617
#define LL_GPDMA1_REQUEST_I2C4_RX 1134,68730
#define LL_GPDMA1_REQUEST_I2C4_TX 1135,68823
#define LL_GPDMA1_REQUEST_LPTIM3_IC1 1138,68957
#define LL_GPDMA1_REQUEST_LPTIM3_IC2 1139,69050
#define LL_GPDMA1_REQUEST_LPTIM3_UE 1140,69143
#define LL_GPDMA1_REQUEST_LPTIM5_IC1 1143,69279
#define LL_GPDMA1_REQUEST_LPTIM5_IC2 1144,69372
#define LL_GPDMA1_REQUEST_LPTIM5_UE 1145,69465
#define LL_GPDMA1_REQUEST_LPTIM6_IC1 1148,69601
#define LL_GPDMA1_REQUEST_LPTIM6_IC2 1149,69694
#define LL_GPDMA1_REQUEST_LPTIM6_UE 1150,69787
#define LL_GPDMA1_REQUEST_I3C2_RX 1153,69921
#define LL_GPDMA1_REQUEST_I3C2_TX 1154,70014
#define LL_GPDMA1_REQUEST_I3C2_TC 1155,70107
#define LL_GPDMA1_REQUEST_I3C2_RS 1156,70200
#define LL_GPDMA2_REQUEST_ADC1 1160,70346
#define LL_GPDMA2_REQUEST_ADC2 1162,70459
#define LL_GPDMA2_REQUEST_DAC1_CH1 1164,70571
#define LL_GPDMA2_REQUEST_DAC1_CH2 1165,70664
#define LL_GPDMA2_REQUEST_TIM6_UP 1166,70757
#define LL_GPDMA2_REQUEST_TIM7_UP 1167,70850
#define LL_GPDMA2_REQUEST_SPI1_RX 1168,70943
#define LL_GPDMA2_REQUEST_SPI1_TX 1169,71036
#define LL_GPDMA2_REQUEST_SPI2_RX 1170,71129
#define LL_GPDMA2_REQUEST_SPI2_TX 1171,71222
#define LL_GPDMA2_REQUEST_SPI3_RX 1172,71315
#define LL_GPDMA2_REQUEST_SPI3_TX 1173,71408
#define LL_GPDMA2_REQUEST_I2C1_RX 1174,71501
#define LL_GPDMA2_REQUEST_I2C1_TX 1175,71594
#define LL_GPDMA2_REQUEST_I2C2_RX 1176,71687
#define LL_GPDMA2_REQUEST_I2C2_TX 1177,71780
#define LL_GPDMA2_REQUEST_I2C3_RX 1179,71893
#define LL_GPDMA2_REQUEST_I2C3_TX 1180,71986
#define LL_GPDMA2_REQUEST_USART1_RX 1182,72098
#define LL_GPDMA2_REQUEST_USART1_TX 1183,72191
#define LL_GPDMA2_REQUEST_USART2_RX 1184,72284
#define LL_GPDMA2_REQUEST_USART2_TX 1185,72377
#define LL_GPDMA2_REQUEST_USART3_RX 1186,72470
#define LL_GPDMA2_REQUEST_USART3_TX 1187,72563
#define LL_GPDMA2_REQUEST_UART4_RX 1189,72677
#define LL_GPDMA2_REQUEST_UART4_TX 1190,72770
#define LL_GPDMA2_REQUEST_UART5_RX 1193,72904
#define LL_GPDMA2_REQUEST_UART5_TX 1194,72997
#define LL_GPDMA2_REQUEST_USART6_RX 1197,73131
#define LL_GPDMA2_REQUEST_USART6_TX 1198,73224
#define LL_GPDMA2_REQUEST_UART7_RX 1201,73359
#define LL_GPDMA2_REQUEST_UART7_TX 1202,73452
#define LL_GPDMA2_REQUEST_UART8_RX 1205,73586
#define LL_GPDMA2_REQUEST_UART8_TX 1206,73679
#define LL_GPDMA2_REQUEST_UART9_RX 1209,73813
#define LL_GPDMA2_REQUEST_UART9_TX 1210,73906
#define LL_GPDMA2_REQUEST_USART10_RX 1213,74042
#define LL_GPDMA2_REQUEST_USART10_TX 1214,74135
#define LL_GPDMA2_REQUEST_USART11_RX 1217,74273
#define LL_GPDMA2_REQUEST_USART11_TX 1218,74366
#define LL_GPDMA2_REQUEST_UART12_RX 1221,74503
#define LL_GPDMA2_REQUEST_UART12_TX 1222,74596
#define LL_GPDMA2_REQUEST_LPUART1_RX 1224,74710
#define LL_GPDMA2_REQUEST_LPUART1_TX 1225,74803
#define LL_GPDMA2_REQUEST_SPI4_RX 1227,74916
#define LL_GPDMA2_REQUEST_SPI4_TX 1228,75009
#define LL_GPDMA2_REQUEST_SPI5_RX 1231,75141
#define LL_GPDMA2_REQUEST_SPI5_TX 1232,75234
#define LL_GPDMA2_REQUEST_SPI6_RX 1235,75366
#define LL_GPDMA2_REQUEST_SPI6_TX 1236,75459
#define LL_GPDMA2_REQUEST_SAI1_A 1239,75591
#define LL_GPDMA2_REQUEST_SAI1_B 1240,75684
#define LL_GPDMA2_REQUEST_SAI2_A 1243,75816
#define LL_GPDMA2_REQUEST_SAI2_B 1244,75909
#define LL_GPDMA2_REQUEST_OCTOSPI1 1247,76045
#define LL_GPDMA2_REQUEST_TIM1_CH1 1249,76161
#define LL_GPDMA2_REQUEST_TIM1_CH2 1250,76254
#define LL_GPDMA2_REQUEST_TIM1_CH3 1251,76347
#define LL_GPDMA2_REQUEST_TIM1_CH4 1252,76440
#define LL_GPDMA2_REQUEST_TIM1_UP 1253,76533
#define LL_GPDMA2_REQUEST_TIM1_TRIG 1254,76626
#define LL_GPDMA2_REQUEST_TIM1_COM 1255,76719
#define LL_GPDMA2_REQUEST_TIM8_CH1 1257,76832
#define LL_GPDMA2_REQUEST_TIM8_CH2 1258,76925
#define LL_GPDMA2_REQUEST_TIM8_CH3 1259,77018
#define LL_GPDMA2_REQUEST_TIM8_CH4 1260,77111
#define LL_GPDMA2_REQUEST_TIM8_UP 1261,77204
#define LL_GPDMA2_REQUEST_TIM8_TRIG 1262,77297
#define LL_GPDMA2_REQUEST_TIM8_COM 1263,77390
#define LL_GPDMA2_REQUEST_TIM2_CH1 1265,77502
#define LL_GPDMA2_REQUEST_TIM2_CH2 1266,77595
#define LL_GPDMA2_REQUEST_TIM2_CH3 1267,77688
#define LL_GPDMA2_REQUEST_TIM2_CH4 1268,77781
#define LL_GPDMA2_REQUEST_TIM2_UP 1269,77874
#define LL_GPDMA2_REQUEST_TIM3_CH1 1270,77967
#define LL_GPDMA2_REQUEST_TIM3_CH2 1271,78060
#define LL_GPDMA2_REQUEST_TIM3_CH3 1272,78153
#define LL_GPDMA2_REQUEST_TIM3_CH4 1273,78246
#define LL_GPDMA2_REQUEST_TIM3_UP 1274,78339
#define LL_GPDMA2_REQUEST_TIM3_TRIG 1275,78432
#define LL_GPDMA2_REQUEST_TIM4_CH1 1277,78545
#define LL_GPDMA2_REQUEST_TIM4_CH2 1278,78638
#define LL_GPDMA2_REQUEST_TIM4_CH3 1279,78731
#define LL_GPDMA2_REQUEST_TIM4_CH4 1280,78824
#define LL_GPDMA2_REQUEST_TIM4_UP 1281,78917
#define LL_GPDMA2_REQUEST_TIM5_CH1 1284,79049
#define LL_GPDMA2_REQUEST_TIM5_CH2 1285,79142
#define LL_GPDMA2_REQUEST_TIM5_CH3 1286,79235
#define LL_GPDMA2_REQUEST_TIM5_CH4 1287,79328
#define LL_GPDMA2_REQUEST_TIM5_UP 1288,79421
#define LL_GPDMA2_REQUEST_TIM5_TRIG 1289,79514
#define LL_GPDMA2_REQUEST_TIM15_CH1 1292,79647
#define LL_GPDMA2_REQUEST_TIM15_UP 1293,79740
#define LL_GPDMA2_REQUEST_TIM15_TRIG 1294,79833
#define LL_GPDMA2_REQUEST_TIM15_COM 1295,79926
#define LL_GPDMA2_REQUEST_TIM16_CH1 1298,80060
#define LL_GPDMA2_REQUEST_TIM16_UP 1299,80153
#define LL_GPDMA2_REQUEST_TIM17_CH1 1302,80287
#define LL_GPDMA2_REQUEST_TIM17_UP 1303,80380
#define LL_GPDMA2_REQUEST_LPTIM1_IC1 1305,80493
#define LL_GPDMA2_REQUEST_LPTIM1_IC2 1306,80586
#define LL_GPDMA2_REQUEST_LPTIM1_UE 1307,80679
#define LL_GPDMA2_REQUEST_LPTIM2_IC1 1308,80772
#define LL_GPDMA2_REQUEST_LPTIM2_IC2 1309,80865
#define LL_GPDMA2_REQUEST_LPTIM2_UE 1310,80958
#define LL_GPDMA2_REQUEST_DCMI 1312,81071
#define LL_GPDMA2_REQUEST_AES_OUT 1315,81202
#define LL_GPDMA2_REQUEST_AES_IN 1316,81295
#define LL_GPDMA2_REQUEST_HASH_IN 1318,81406
#define LL_GPDMA2_REQUEST_UCPD1_RX 1320,81520
#define LL_GPDMA2_REQUEST_UCPD1_TX 1321,81613
#define LL_GPDMA2_REQUEST_CORDIC_READ 1324,81748
#define LL_GPDMA2_REQUEST_CORDIC_WRITE 1325,81841
#define LL_GPDMA2_REQUEST_FMAC_READ 1328,81975
#define LL_GPDMA2_REQUEST_FMAC_WRITE 1329,82068
#define LL_GPDMA2_REQUEST_SAES_OUT 1332,82200
#define LL_GPDMA2_REQUEST_SAES_IN 1333,82293
#define LL_GPDMA2_REQUEST_I3C1_RX 1335,82405
#define LL_GPDMA2_REQUEST_I3C1_TX 1336,82498
#define LL_GPDMA2_REQUEST_I3C1_TC 1337,82591
#define LL_GPDMA2_REQUEST_I3C1_RS 1338,82684
#define LL_GPDMA2_REQUEST_I2C4_RX 1340,82797
#define LL_GPDMA2_REQUEST_I2C4_TX 1341,82890
#define LL_GPDMA2_REQUEST_LPTIM3_IC1 1344,83024
#define LL_GPDMA2_REQUEST_LPTIM3_IC2 1345,83117
#define LL_GPDMA2_REQUEST_LPTIM3_UE 1346,83210
#define LL_GPDMA2_REQUEST_LPTIM5_IC1 1349,83346
#define LL_GPDMA2_REQUEST_LPTIM5_IC2 1350,83439
#define LL_GPDMA2_REQUEST_LPTIM5_UE 1351,83532
#define LL_GPDMA2_REQUEST_LPTIM6_IC1 1354,83668
#define LL_GPDMA2_REQUEST_LPTIM6_IC2 1355,83761
#define LL_GPDMA2_REQUEST_LPTIM6_UE 1356,83854
#define LL_GPDMA2_REQUEST_I3C2_RX 1359,83988
#define LL_GPDMA2_REQUEST_I3C2_TX 1360,84081
#define LL_GPDMA2_REQUEST_I3C2_TC 1361,84174
#define LL_GPDMA2_REQUEST_I3C2_RS 1362,84267
#define LL_GPDMA1_TRIGGER_EXTI_LINE0 1373,84509
#define LL_GPDMA1_TRIGGER_EXTI_LINE1 1374,84620
#define LL_GPDMA1_TRIGGER_EXTI_LINE2 1375,84731
#define LL_GPDMA1_TRIGGER_EXTI_LINE3 1376,84842
#define LL_GPDMA1_TRIGGER_EXTI_LINE4 1377,84953
#define LL_GPDMA1_TRIGGER_EXTI_LINE5 1378,85064
#define LL_GPDMA1_TRIGGER_EXTI_LINE6 1379,85175
#define LL_GPDMA1_TRIGGER_EXTI_LINE7 1380,85286
#define LL_GPDMA1_TRIGGER_TAMP_TRG1 1381,85397
#define LL_GPDMA1_TRIGGER_TAMP_TRG2 1382,85508
#define LL_GPDMA1_TRIGGER_TAMP_TRG3 1384,85650
#define LL_GPDMA1_TRIGGER_LPTIM1_CH1 1386,85791
#define LL_GPDMA1_TRIGGER_LPTIM1_CH2 1387,85902
#define LL_GPDMA1_TRIGGER_LPTIM2_CH1 1388,86013
#define LL_GPDMA1_TRIGGER_LPTIM2_CH2 1389,86124
#define LL_GPDMA1_TRIGGER_RTC_ALRA_TRG 1390,86235
#define LL_GPDMA1_TRIGGER_RTC_ALRB_TRG 1391,86346
#define LL_GPDMA1_TRIGGER_RTC_WUT_TRG 1392,86457
#define LL_GPDMA1_TRIGGER_GPDMA1_CH0_TCF 1393,86568
#define LL_GPDMA1_TRIGGER_GPDMA1_CH1_TCF 1394,86679
#define LL_GPDMA1_TRIGGER_GPDMA1_CH2_TCF 1395,86790
#define LL_GPDMA1_TRIGGER_GPDMA1_CH3_TCF 1396,86901
#define LL_GPDMA1_TRIGGER_GPDMA1_CH4_TCF 1397,87012
#define LL_GPDMA1_TRIGGER_GPDMA1_CH5_TCF 1398,87123
#define LL_GPDMA1_TRIGGER_GPDMA1_CH6_TCF 1399,87234
#define LL_GPDMA1_TRIGGER_GPDMA1_CH7_TCF 1400,87345
#define LL_GPDMA1_TRIGGER_GPDMA2_CH0_TCF 1401,87456
#define LL_GPDMA1_TRIGGER_GPDMA2_CH1_TCF 1402,87567
#define LL_GPDMA1_TRIGGER_GPDMA2_CH2_TCF 1403,87678
#define LL_GPDMA1_TRIGGER_GPDMA2_CH3_TCF 1404,87789
#define LL_GPDMA1_TRIGGER_GPDMA2_CH4_TCF 1405,87900
#define LL_GPDMA1_TRIGGER_GPDMA2_CH5_TCF 1406,88011
#define LL_GPDMA1_TRIGGER_GPDMA2_CH6_TCF 1407,88122
#define LL_GPDMA1_TRIGGER_GPDMA2_CH7_TCF 1408,88233
#define LL_GPDMA1_TRIGGER_TIM2_TRGO 1409,88344
#define LL_GPDMA1_TRIGGER_TIM15_TRGO 1411,88476
#define LL_GPDMA1_TRIGGER_TIM12_TRGO 1414,88628
#define LL_GPDMA1_TRIGGER_LPTIM3_CH1 1417,88781
#define LL_GPDMA1_TRIGGER_LPTIM3_CH2 1418,88892
#define LL_GPDMA1_TRIGGER_LPTIM4_AIT 1421,89046
#define LL_GPDMA1_TRIGGER_LPTIM5_CH1 1424,89200
#define LL_GPDMA1_TRIGGER_LPTIM5_CH2 1425,89311
#define LL_GPDMA1_TRIGGER_LPTIM6_CH1 1428,89465
#define LL_GPDMA1_TRIGGER_LPTIM6_CH2 1429,89576
#define LL_GPDMA1_TRIGGER_COMP1_OUT 1432,89729
#define LL_GPDMA1_TRIGGER_EVENTOUT 1435,89935
#define LL_GPDMA2_TRIGGER_EXTI_LINE0 1439,90136
#define LL_GPDMA2_TRIGGER_EXTI_LINE1 1440,90247
#define LL_GPDMA2_TRIGGER_EXTI_LINE2 1441,90358
#define LL_GPDMA2_TRIGGER_EXTI_LINE3 1442,90469
#define LL_GPDMA2_TRIGGER_EXTI_LINE4 1443,90580
#define LL_GPDMA2_TRIGGER_EXTI_LINE5 1444,90691
#define LL_GPDMA2_TRIGGER_EXTI_LINE6 1445,90802
#define LL_GPDMA2_TRIGGER_EXTI_LINE7 1446,90913
#define LL_GPDMA2_TRIGGER_TAMP_TRG1 1447,91024
#define LL_GPDMA2_TRIGGER_TAMP_TRG2 1448,91135
#define LL_GPDMA2_TRIGGER_TAMP_TRG3 1449,91246
#define LL_GPDMA2_TRIGGER_LPTIM1_CH1 1450,91357
#define LL_GPDMA2_TRIGGER_LPTIM1_CH2 1451,91468
#define LL_GPDMA2_TRIGGER_LPTIM2_CH1 1452,91579
#define LL_GPDMA2_TRIGGER_LPTIM2_CH2 1453,91690
#define LL_GPDMA2_TRIGGER_RTC_ALRA_TRG 1454,91801
#define LL_GPDMA2_TRIGGER_RTC_ALRB_TRG 1455,91912
#define LL_GPDMA2_TRIGGER_RTC_WUT_TRG 1456,92023
#define LL_GPDMA2_TRIGGER_GPDMA1_CH0_TCF 1457,92134
#define LL_GPDMA2_TRIGGER_GPDMA1_CH1_TCF 1458,92245
#define LL_GPDMA2_TRIGGER_GPDMA1_CH2_TCF 1459,92356
#define LL_GPDMA2_TRIGGER_GPDMA1_CH3_TCF 1460,92467
#define LL_GPDMA2_TRIGGER_GPDMA1_CH4_TCF 1461,92578
#define LL_GPDMA2_TRIGGER_GPDMA1_CH5_TCF 1462,92689
#define LL_GPDMA2_TRIGGER_GPDMA1_CH6_TCF 1463,92800
#define LL_GPDMA2_TRIGGER_GPDMA1_CH7_TCF 1464,92911
#define LL_GPDMA2_TRIGGER_GPDMA2_CH0_TCF 1465,93022
#define LL_GPDMA2_TRIGGER_GPDMA2_CH1_TCF 1466,93133
#define LL_GPDMA2_TRIGGER_GPDMA2_CH2_TCF 1467,93244
#define LL_GPDMA2_TRIGGER_GPDMA2_CH3_TCF 1468,93355
#define LL_GPDMA2_TRIGGER_GPDMA2_CH4_TCF 1469,93466
#define LL_GPDMA2_TRIGGER_GPDMA2_CH5_TCF 1470,93577
#define LL_GPDMA2_TRIGGER_GPDMA2_CH6_TCF 1471,93688
#define LL_GPDMA2_TRIGGER_GPDMA2_CH7_TCF 1472,93799
#define LL_GPDMA2_TRIGGER_TIM2_TRGO 1473,93910
#define LL_GPDMA2_TRIGGER_TIM15_TRGO 1475,94042
#define LL_GPDMA2_TRIGGER_TIM12_TRGO 1478,94194
#define LL_GPDMA2_TRIGGER_LPTIM3_CH1 1481,94347
#define LL_GPDMA2_TRIGGER_LPTIM3_CH2 1482,94458
#define LL_GPDMA2_TRIGGER_LPTIM4_AIT 1485,94612
#define LL_GPDMA2_TRIGGER_LPTIM5_CH1 1488,94766
#define LL_GPDMA2_TRIGGER_LPTIM5_CH2 1489,94877
#define LL_GPDMA2_TRIGGER_LPTIM6_CH1 1492,95031
#define LL_GPDMA2_TRIGGER_LPTIM6_CH2 1493,95142
#define LL_GPDMA2_TRIGGER_COMP1_OUT 1496,95295
#define LL_GPDMA2_TRIGGER_EVENTOUT 1499,95501
#define LL_DMA_WriteReg(1525,96201
#define LL_DMA_ReadReg(1533,96480
#define LL_DMA_GET_INSTANCE(1546,96786
#define LL_DMA_GET_CHANNEL(1554,97079
#define LL_DMA_GET_CHANNEL_INSTANCE(1578,98783
__STATIC_INLINE void LL_DMA_EnableChannel(1643,103304
__STATIC_INLINE void LL_DMA_DisableChannel(1665,104152
__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(1688,105074
__STATIC_INLINE void LL_DMA_ResetChannel(1711,105979
__STATIC_INLINE void LL_DMA_SuspendChannel(1733,106830
__STATIC_INLINE void LL_DMA_ResumeChannel(1755,107680
__STATIC_INLINE uint32_t LL_DMA_IsSuspendedChannel(1777,108568
__STATIC_INLINE void LL_DMA_SetLinkedListBaseAddr(1802,109608
__STATIC_INLINE uint32_t LL_DMA_GetLinkedListBaseAddr(1826,110686
__STATIC_INLINE void LL_DMA_ConfigControl(1855,112174
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(1883,113402
__STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(1909,114567
__STATIC_INLINE void LL_DMA_SetLinkAllocatedPort(1933,115584
__STATIC_INLINE uint32_t LL_DMA_GetLinkAllocatedPort(1957,116611
__STATIC_INLINE void LL_DMA_SetLinkStepMode(1982,117662
__STATIC_INLINE uint32_t LL_DMA_GetLinkStepMode(2006,118700
__STATIC_INLINE void LL_DMA_ConfigTransfer(2049,121177
__STATIC_INLINE void LL_DMA_ConfigBurstLength(2075,122383
__STATIC_INLINE void LL_DMA_ConfigChannelSecure(2107,124101
__STATIC_INLINE void LL_DMA_EnableChannelDestSecure(2131,125224
__STATIC_INLINE void LL_DMA_DisableChannelDestSecure(2153,126147
__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannelDestSecure(2177,127187
__STATIC_INLINE void LL_DMA_EnableChannelSrcSecure(2202,128261
__STATIC_INLINE void LL_DMA_DisableChannelSrcSecure(2224,129179
__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannelSrcSecure(2248,130214
__STATIC_INLINE void LL_DMA_SetDestAllocatedPort(2274,131312
__STATIC_INLINE uint32_t LL_DMA_GetDestAllocatedPort(2298,132341
__STATIC_INLINE void LL_DMA_SetDestHWordExchange(2322,133366
__STATIC_INLINE uint32_t LL_DMA_GetDestHWordExchange(2346,134404
__STATIC_INLINE void LL_DMA_SetDestByteExchange(2370,135414
__STATIC_INLINE uint32_t LL_DMA_GetDestByteExchange(2394,136435
__STATIC_INLINE void LL_DMA_SetSrcByteExchange(2418,137435
__STATIC_INLINE uint32_t LL_DMA_GetSrcByteExchange(2442,138445
__STATIC_INLINE void LL_DMA_SetDestBurstLength(2464,139318
__STATIC_INLINE uint32_t LL_DMA_GetDestBurstLength(2486,140253
__STATIC_INLINE void LL_DMA_SetDestIncMode(2511,141288
__STATIC_INLINE uint32_t LL_DMA_GetDestIncMode(2535,142318
__STATIC_INLINE void LL_DMA_SetDestDataWidth(2561,143435
__STATIC_INLINE uint32_t LL_DMA_GetDestDataWidth(2587,144568
__STATIC_INLINE void LL_DMA_SetSrcAllocatedPort(2611,145576
__STATIC_INLINE uint32_t LL_DMA_GetSrcAllocatedPort(2635,146594
__STATIC_INLINE void LL_DMA_SetDataAlignment(2661,147703
__STATIC_INLINE uint32_t LL_DMA_GetDataAlignment(2687,148818
__STATIC_INLINE void LL_DMA_SetSrcBurstLength(2709,149682
__STATIC_INLINE uint32_t LL_DMA_GetSrcBurstLength(2732,150626
__STATIC_INLINE void LL_DMA_SetSrcIncMode(2758,151712
__STATIC_INLINE uint32_t LL_DMA_GetSrcIncMode(2782,152731
__STATIC_INLINE void LL_DMA_SetSrcDataWidth(2808,153837
__STATIC_INLINE uint32_t LL_DMA_GetSrcDataWidth(2834,154958
__STATIC_INLINE void LL_DMA_ConfigChannelTransfer(2873,157271
__STATIC_INLINE void LL_DMA_SetTransferEventMode(2902,158615
__STATIC_INLINE uint32_t LL_DMA_GetTransferEventMode(2929,159811
__STATIC_INLINE void LL_DMA_SetTriggerPolarity(2955,160934
__STATIC_INLINE uint32_t LL_DMA_GetTriggerPolarity(2981,162069
__STATIC_INLINE void LL_DMA_SetTriggerMode(3008,163293
__STATIC_INLINE uint32_t LL_DMA_GetTriggerMode(3035,164516
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(3062,165755
__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(3089,167025
__STATIC_INLINE void LL_DMA_SetBlkHWRequest(3115,168127
__STATIC_INLINE uint32_t LL_DMA_GetBlkHWRequest(3140,169191
__STATIC_INLINE void LL_DMA_SetPeriphRequest(3438,184488
__STATIC_INLINE  uint32_t LL_DMA_GetPeriphRequest(3735,199778
__STATIC_INLINE void LL_DMA_SetHWTrigger(3871,206722
__STATIC_INLINE  uint32_t LL_DMA_GetHWTrigger(4007,213711
__STATIC_INLINE void LL_DMA_SetTransferMode(4027,214529
__STATIC_INLINE  uint32_t LL_DMA_GetTransferMode(4046,215322
__STATIC_INLINE void LL_DMA_ConfigBlkRptAddrUpdate(4071,216707
__STATIC_INLINE void LL_DMA_ConfigBlkCounters(4093,217770
__STATIC_INLINE void LL_DMA_SetBlkRptDestAddrUpdate(4114,218806
__STATIC_INLINE uint32_t LL_DMA_GetBlkRptDestAddrUpdate(4134,219753
__STATIC_INLINE void LL_DMA_SetBlkRptSrcAddrUpdate(4153,220622
__STATIC_INLINE uint32_t LL_DMA_GetBlkRptSrcAddrUpdate(4173,221557
__STATIC_INLINE void LL_DMA_SetDestAddrUpdate(4192,222405
__STATIC_INLINE uint32_t LL_DMA_GetDestAddrUpdate(4211,223256
__STATIC_INLINE void LL_DMA_SetSrcAddrUpdate(4230,224088
__STATIC_INLINE uint32_t LL_DMA_GetSrcAddrUpdate(4249,224928
__STATIC_INLINE void LL_DMA_SetBlkRptCount(4267,225665
__STATIC_INLINE uint32_t LL_DMA_GetBlkRptCount(4284,226391
__STATIC_INLINE void LL_DMA_SetBlkDataLength(4308,227375
__STATIC_INLINE uint32_t LL_DMA_GetBlkDataLength(4331,228331
__STATIC_INLINE void LL_DMA_ConfigAddresses(4357,229461
__STATIC_INLINE void LL_DMA_SetSrcAddress(4382,230554
__STATIC_INLINE uint32_t LL_DMA_GetSrcAddress(4404,231442
__STATIC_INLINE void LL_DMA_SetDestAddress(4427,232346
__STATIC_INLINE uint32_t LL_DMA_GetDestAddress(4449,233243
__STATIC_INLINE void LL_DMA_ConfigAddrUpdateValue(4469,234140
__STATIC_INLINE void LL_DMA_SetDestAddrUpdateValue(4488,235020
__STATIC_INLINE uint32_t LL_DMA_GetDestAddrUpdateValue(4505,235775
__STATIC_INLINE void LL_DMA_SetSrcAddrUpdateValue(4523,236514
__STATIC_INLINE uint32_t LL_DMA_GetSrcAddrUpdateValue(4540,237236
__STATIC_INLINE void LL_DMA_ConfigBlkRptAddrUpdateValue(4560,238201
__STATIC_INLINE void LL_DMA_SetBlkRptDestAddrUpdateValue(4579,239152
__STATIC_INLINE uint32_t LL_DMA_GetBlkRptDestAddrUpdateValue(4597,240013
__STATIC_INLINE void LL_DMA_SetBlkRptSrcAddrUpdateValue(4615,240791
__STATIC_INLINE uint32_t LL_DMA_GetBlkRptSrcAddrUpdateValue(4633,241598
__STATIC_INLINE void LL_DMA_ConfigLinkUpdate(4673,243724
__STATIC_INLINE void LL_DMA_EnableCTR1Update(4698,244925
__STATIC_INLINE void LL_DMA_DisableCTR1Update(4720,245812
__STATIC_INLINE uint32_t LL_DMA_IsEnabledCTR1Update(4742,246733
__STATIC_INLINE void LL_DMA_EnableCTR2Update(4765,247679
__STATIC_INLINE void LL_DMA_DisableCTR2Update(4787,248566
__STATIC_INLINE uint32_t LL_DMA_IsEnabledCTR2Update(4809,249487
__STATIC_INLINE void LL_DMA_EnableCBR1Update(4832,250433
__STATIC_INLINE void LL_DMA_DisableCBR1Update(4854,251320
__STATIC_INLINE uint32_t LL_DMA_IsEnabledCBR1Update(4876,252241
__STATIC_INLINE void LL_DMA_EnableCSARUpdate(4899,253187
__STATIC_INLINE void LL_DMA_DisableCSARUpdate(4921,254074
__STATIC_INLINE uint32_t LL_DMA_IsEnabledCSARUpdate(4943,254995
__STATIC_INLINE void LL_DMA_EnableCDARUpdate(4966,255941
__STATIC_INLINE void LL_DMA_DisableCDARUpdate(4988,256828
__STATIC_INLINE uint32_t LL_DMA_IsEnabledCDARUpdate(5010,257749
__STATIC_INLINE void LL_DMA_EnableCTR3Update(5027,258456
__STATIC_INLINE void LL_DMA_DisableCTR3Update(5043,259104
__STATIC_INLINE uint32_t LL_DMA_IsEnabledCTR3Update(5059,259786
__STATIC_INLINE void LL_DMA_EnableCBR2Update(5076,260493
__STATIC_INLINE void LL_DMA_DisableCBR2Update(5092,261141
__STATIC_INLINE uint32_t LL_DMA_IsEnabledCBR2Update(5108,261823
__STATIC_INLINE void LL_DMA_EnableCLLRUpdate(5131,262769
__STATIC_INLINE void LL_DMA_DisableCLLRUpdate(5153,263656
__STATIC_INLINE uint32_t LL_DMA_IsEnabledCLLRUpdate(5175,264577
__STATIC_INLINE void LL_DMA_SetLinkedListAddrOffset(5199,265598
__STATIC_INLINE uint32_t LL_DMA_GetLinkedListAddrOffset(5223,266640
__STATIC_INLINE uint32_t LL_DMA_GetFIFOLevel(5245,267509
__STATIC_INLINE void LL_DMA_EnableChannelSecure(5269,268496
__STATIC_INLINE void LL_DMA_DisableChannelSecure(5290,269291
__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannelSecure(5313,270220
__STATIC_INLINE void LL_DMA_EnableChannelPrivilege(5336,271160
__STATIC_INLINE void LL_DMA_DisableChannelPrivilege(5357,271979
__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannelPrivilege(5378,272818
__STATIC_INLINE void LL_DMA_EnableChannelLockAttribute(5401,273804
__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannelLockAttribute(5424,274753
__STATIC_INLINE void LL_DMA_ClearFlag_TO(5455,275775
__STATIC_INLINE void LL_DMA_ClearFlag_SUSP(5477,276632
__STATIC_INLINE void LL_DMA_ClearFlag_USE(5499,277500
__STATIC_INLINE void LL_DMA_ClearFlag_ULE(5521,278367
__STATIC_INLINE void LL_DMA_ClearFlag_DTE(5543,279234
__STATIC_INLINE void LL_DMA_ClearFlag_HT(5565,280094
__STATIC_INLINE void LL_DMA_ClearFlag_TC(5587,280956
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TO(5609,281832
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_SUSP(5632,282763
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_USE(5655,283707
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_ULE(5678,284648
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DTE(5701,285590
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT(5724,286525
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC(5747,287461
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_IDLE(5770,288386
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_MIS(5793,289333
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_SMIS(5816,290277
__STATIC_INLINE void LL_DMA_EnableIT_TO(5846,291310
__STATIC_INLINE void LL_DMA_EnableIT_SUSP(5868,292168
__STATIC_INLINE void LL_DMA_EnableIT_USE(5890,293037
__STATIC_INLINE void LL_DMA_EnableIT_ULE(5912,293912
__STATIC_INLINE void LL_DMA_EnableIT_DTE(5934,294780
__STATIC_INLINE void LL_DMA_EnableIT_HT(5956,295650
__STATIC_INLINE void LL_DMA_EnableIT_TC(5978,296513
__STATIC_INLINE void LL_DMA_DisableIT_TO(6000,297374
__STATIC_INLINE void LL_DMA_DisableIT_SUSP(6022,298237
__STATIC_INLINE void LL_DMA_DisableIT_USE(6044,299111
__STATIC_INLINE void LL_DMA_DisableIT_ULE(6066,299991
__STATIC_INLINE void LL_DMA_DisableIT_DTE(6088,300864
__STATIC_INLINE void LL_DMA_DisableIT_HT(6110,301739
__STATIC_INLINE void LL_DMA_DisableIT_TC(6132,302607
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TO(6154,303502
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_SUSP(6177,304452
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_USE(6200,305415
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_ULE(6223,306381
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_DTE(6246,307340
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(6269,308300
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(6292,309252

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_exti.h,7314
#define STM32H5xx_LL_EXTI_H21,793
#define LL_EXTI_REGISTER_PINPOS_SHFT 43,1341
  uint32_t Line_0_31;62,1902
  uint32_t Line_32_63;65,2123
  FunctionalState LineCommand;68,2345
  uint8_t Mode;71,2532
  uint8_t Trigger;74,2707
} LL_EXTI_InitTypeDef;76,2905
#define LL_EXTI_LINE_0 91,3197
#define LL_EXTI_LINE_1 92,3285
#define LL_EXTI_LINE_2 93,3373
#define LL_EXTI_LINE_3 94,3461
#define LL_EXTI_LINE_4 95,3549
#define LL_EXTI_LINE_5 96,3637
#define LL_EXTI_LINE_6 97,3725
#define LL_EXTI_LINE_7 98,3813
#define LL_EXTI_LINE_8 99,3901
#define LL_EXTI_LINE_9 100,3989
#define LL_EXTI_LINE_10 101,4077
#define LL_EXTI_LINE_11 102,4166
#define LL_EXTI_LINE_12 103,4255
#define LL_EXTI_LINE_13 104,4344
#define LL_EXTI_LINE_14 105,4433
#define LL_EXTI_LINE_15 106,4522
#define LL_EXTI_LINE_16 107,4611
#define LL_EXTI_LINE_17 108,4700
#define LL_EXTI_LINE_18 110,4818
#define LL_EXTI_LINE_19 112,4936
#define LL_EXTI_LINE_20 114,5054
#define LL_EXTI_LINE_21 116,5172
#define LL_EXTI_LINE_22 117,5261
#define LL_EXTI_LINE_23 119,5379
#define LL_EXTI_LINE_24 121,5497
#define LL_EXTI_LINE_25 122,5586
#define LL_EXTI_LINE_26 123,5675
#define LL_EXTI_LINE_27 124,5764
#define LL_EXTI_LINE_28 125,5853
#define LL_EXTI_LINE_29 126,5942
#define LL_EXTI_LINE_30 128,6060
#define LL_EXTI_LINE_31 131,6207
#define LL_EXTI_LINE_ALL_0_31 133,6325
#define LL_EXTI_LINE_32 136,6459
#define LL_EXTI_LINE_33 139,6606
#define LL_EXTI_LINE_34 142,6753
#define LL_EXTI_LINE_35 145,6900
#define LL_EXTI_LINE_36 148,7047
#define LL_EXTI_LINE_37 150,7165
#define LL_EXTI_LINE_38 151,7254
#define LL_EXTI_LINE_39 152,7343
#define LL_EXTI_LINE_40 153,7432
#define LL_EXTI_LINE_41 154,7521
#define LL_EXTI_LINE_42 155,7610
#define LL_EXTI_LINE_43 157,7728
#define LL_EXTI_LINE_44 160,7875
#define LL_EXTI_LINE_45 163,8022
#define LL_EXTI_LINE_46 166,8158
#define LL_EXTI_LINE_47 168,8265
#define LL_EXTI_LINE_48 170,8383
#define LL_EXTI_LINE_49 172,8501
#define LL_EXTI_LINE_50 173,8590
#define LL_EXTI_LINE_51 175,8708
#define LL_EXTI_LINE_52 178,8855
#define LL_EXTI_LINE_53 180,8973
#define LL_EXTI_LINE_54 182,9091
#define LL_EXTI_LINE_55 185,9238
#define LL_EXTI_LINE_56 188,9385
#define LL_EXTI_LINE_57 191,9532
#define LL_EXTI_LINE_58 194,9679
#define LL_EXTI_LINE_59 197,9826
#define LL_EXTI_LINE_60 200,9973
#define LL_EXTI_LINE_61 203,10120
#define LL_EXTI_LINE_62 206,10267
#define LL_EXTI_LINE_63 209,10414
#define LL_EXTI_LINE_ALL_32_63 211,10532
#define LL_EXTI_LINE_ALL 213,10625
#define LL_EXTI_LINE_NONE 216,10750
#define LL_EXTI_EXTI_PORTA 222,10941
#define LL_EXTI_EXTI_PORTB 223,11047
#define LL_EXTI_EXTI_PORTC 224,11153
#define LL_EXTI_EXTI_PORTD 225,11259
#define LL_EXTI_EXTI_PORTE 227,11385
#define LL_EXTI_EXTI_PORTF 230,11532
#define LL_EXTI_EXTI_PORTG 233,11679
#define LL_EXTI_EXTI_PORTH 235,11806
#define LL_EXTI_EXTI_PORTI 237,11953
#define LL_EXTI_EXTI_LINE0 247,12147
#define LL_EXTI_EXTI_LINE1 248,12272
#define LL_EXTI_EXTI_LINE2 249,12397
#define LL_EXTI_EXTI_LINE3 250,12522
#define LL_EXTI_EXTI_LINE4 251,12647
#define LL_EXTI_EXTI_LINE5 252,12772
#define LL_EXTI_EXTI_LINE6 253,12897
#define LL_EXTI_EXTI_LINE7 254,13022
#define LL_EXTI_EXTI_LINE8 255,13147
#define LL_EXTI_EXTI_LINE9 256,13272
#define LL_EXTI_EXTI_LINE10 257,13397
#define LL_EXTI_EXTI_LINE11 258,13522
#define LL_EXTI_EXTI_LINE12 259,13647
#define LL_EXTI_EXTI_LINE13 260,13772
#define LL_EXTI_EXTI_LINE14 261,13897
#define LL_EXTI_EXTI_LINE15 262,14022
#define LL_EXTI_MODE_IT 274,14270
#define LL_EXTI_MODE_EVENT 275,14351
#define LL_EXTI_MODE_IT_EVENT 276,14428
#define LL_EXTI_TRIGGER_NONE 284,14599
#define LL_EXTI_TRIGGER_RISING 285,14681
#define LL_EXTI_TRIGGER_FALLING 286,14767
#define LL_EXTI_TRIGGER_RISING_FALLING 287,14854
#define LL_EXTI_WriteReg(316,15457
#define LL_EXTI_ReadReg(323,15666
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(385,17789
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(426,19316
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(474,21211
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(516,22745
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(564,24678
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_32_63(606,26289
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(659,28133
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(700,29672
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(745,31381
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(785,32886
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(830,34633
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_32_63(870,36215
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(914,37901
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(937,38929
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(973,40465
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(999,41575
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(1028,42707
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_32_63(1047,43452
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(1091,45149
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(1114,46157
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(1149,47686
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(1172,48748
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_0_31(1201,49883
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_32_63(1217,50530
__STATIC_INLINE void LL_EXTI_GenerateSWI_0_31(1259,52156
__STATIC_INLINE void LL_EXTI_GenerateSWI_32_63(1280,53079
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFallingFlag_0_31(1319,54454
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFallingFlag_32_63(1337,55252
__STATIC_INLINE uint32_t LL_EXTI_ReadFallingFlag_0_31(1368,56619
__STATIC_INLINE uint32_t LL_EXTI_ReadFallingFlag_32_63(1386,57434
__STATIC_INLINE void LL_EXTI_ClearFallingFlag_0_31(1417,58700
__STATIC_INLINE void LL_EXTI_ClearFallingFlag_32_63(1435,59415
__STATIC_INLINE uint32_t LL_EXTI_IsActiveRisingFlag_0_31(1466,60697
__STATIC_INLINE uint32_t LL_EXTI_IsActiveRisingFlag_32_63(1484,61491
__STATIC_INLINE uint32_t LL_EXTI_ReadRisingFlag_0_31(1515,62854
__STATIC_INLINE uint32_t LL_EXTI_ReadRisingFlag_32_63(1533,63665
__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(1564,64927
__STATIC_INLINE void LL_EXTI_ClearRisingFlag_32_63(1582,65638
__STATIC_INLINE void LL_EXTI_SetEXTISource(1645,68325
__STATIC_INLINE uint32_t LL_EXTI_GetEXTISource(1701,71024
__STATIC_INLINE void LL_EXTI_EnableSecure_0_31(1757,73075
__STATIC_INLINE void LL_EXTI_EnableSecure_32_63(1796,74569
__STATIC_INLINE void LL_EXTI_DisableSecure_0_31(1841,76287
__STATIC_INLINE void LL_EXTI_DisableSecure_32_63(1880,77786
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledSecure_0_31(1928,79609
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledSecure_32_63(1967,81185
__STATIC_INLINE void LL_EXTI_EnablePrivilege_0_31(2021,83089
__STATIC_INLINE void LL_EXTI_EnablePrivilege_32_63(2060,84593
__STATIC_INLINE void LL_EXTI_DisablePrivilege_0_31(2105,86321
__STATIC_INLINE void LL_EXTI_DisablePrivilege_32_63(2144,87830
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledPrivilege_0_31(2189,89596
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledPrivilege_32_63(2228,91182
__STATIC_INLINE void LL_EXTI_EnableLockAttribute(2239,91554
__STATIC_INLINE uint32_t LL_EXTI_IsEnabledLockAttribute(2249,91829

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_gpio.h,3678
#define __STM32H5xx_LL_GPIO_H21,795
  uint32_t Pin;66,2052
  uint32_t Mode;69,2216
  uint32_t Speed;75,2552
  uint32_t OutputType;81,2881
  uint32_t Pull;87,3232
  uint32_t Alternate;93,3581
} LL_GPIO_InitTypeDef;98,3954
#define LL_GPIO_PIN_0 113,4246
#define LL_GPIO_PIN_1 114,4325
#define LL_GPIO_PIN_2 115,4404
#define LL_GPIO_PIN_3 116,4483
#define LL_GPIO_PIN_4 117,4562
#define LL_GPIO_PIN_5 118,4641
#define LL_GPIO_PIN_6 119,4720
#define LL_GPIO_PIN_7 120,4799
#define LL_GPIO_PIN_8 121,4878
#define LL_GPIO_PIN_9 122,4957
#define LL_GPIO_PIN_10 123,5036
#define LL_GPIO_PIN_11 124,5117
#define LL_GPIO_PIN_12 125,5198
#define LL_GPIO_PIN_13 126,5279
#define LL_GPIO_PIN_14 127,5360
#define LL_GPIO_PIN_15 128,5441
#define LL_GPIO_PIN_ALL 129,5522
#define LL_GPIO_MODE_INPUT 142,6167
#define LL_GPIO_MODE_OUTPUT 143,6251
#define LL_GPIO_MODE_ALTERNATE 144,6342
#define LL_GPIO_MODE_ANALOG 145,6445
#define LL_GPIO_OUTPUT_PUSHPULL 153,6616
#define LL_GPIO_OUTPUT_OPENDRAIN 154,6714
#define LL_GPIO_SPEED_FREQ_LOW 162,6895
#define LL_GPIO_SPEED_FREQ_MEDIUM 163,6992
#define LL_GPIO_SPEED_FREQ_HIGH 164,7098
#define LL_GPIO_SPEED_FREQ_VERY_HIGH 165,7204
#define LL_GPIO_SPEED_LOW 169,7329
#define LL_GPIO_SPEED_MEDIUM 170,7396
#define LL_GPIO_SPEED_FAST 171,7466
#define LL_GPIO_SPEED_HIGH 172,7534
#define LL_GPIO_PULL_NO 177,7672
#define LL_GPIO_PULL_UP 178,7757
#define LL_GPIO_PULL_DOWN 179,7847
#define LL_GPIO_AF_0 187,8022
#define LL_GPIO_AF_1 188,8115
#define LL_GPIO_AF_2 189,8208
#define LL_GPIO_AF_3 190,8301
#define LL_GPIO_AF_4 191,8394
#define LL_GPIO_AF_5 192,8487
#define LL_GPIO_AF_6 193,8580
#define LL_GPIO_AF_7 194,8673
#define LL_GPIO_AF_8 195,8766
#define LL_GPIO_AF_9 196,8859
#define LL_GPIO_AF_10 197,8952
#define LL_GPIO_AF_11 198,9046
#define LL_GPIO_AF_12 199,9140
#define LL_GPIO_AF_13 200,9234
#define LL_GPIO_AF_14 201,9328
#define LL_GPIO_AF_15 202,9422
#define LL_GPIO_WriteReg(227,10024
#define LL_GPIO_ReadReg(235,10295
__STATIC_INLINE void LL_GPIO_SetPinMode(283,11922
__STATIC_INLINE uint32_t LL_GPIO_GetPinMode(318,13419
__STATIC_INLINE void LL_GPIO_SetPinOutputType(353,14923
__STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(387,16347
__STATIC_INLINE void LL_GPIO_SetPinSpeed(424,17898
__STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(461,19529
__STATIC_INLINE void LL_GPIO_SetPinPull(496,20992
__STATIC_INLINE uint32_t LL_GPIO_GetPinPull(529,22351
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(569,23999
__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(606,25482
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(646,27141
__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(684,28716
__STATIC_INLINE void LL_GPIO_LockPin(719,30205
__STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(754,31544
__STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(765,31939
__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(784,32417
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(813,33492
__STATIC_INLINE void LL_GPIO_WriteOutputPort(825,33899
__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(836,34256
__STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(865,35333
__STATIC_INLINE void LL_GPIO_SetOutputPin(894,36411
__STATIC_INLINE void LL_GPIO_ResetOutputPin(923,37444
__STATIC_INLINE void LL_GPIO_TogglePin(952,38472
__STATIC_INLINE void LL_GPIO_EnableHighSPeedLowVoltage(984,39834
__STATIC_INLINE void LL_GPIO_DisableHighSPeedLowVoltage(1016,41139
__STATIC_INLINE uint32_t LL_GPIO_IsEnabledHighSPeedLowVoltage(1047,42485
__STATIC_INLINE void LL_GPIO_EnablePinSecure(1078,43661
__STATIC_INLINE void LL_GPIO_DisablePinSecure(1108,44717
__STATIC_INLINE uint32_t LL_GPIO_IsEnabledPinSecure(1139,45849

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_i2c.h,12192
#define STM32H5xx_LL_I2C_H21,790
  uint32_t PeripheralMode;68,1931
  uint32_t Timing;74,2272
  uint32_t AnalogFilter;81,2747
  uint32_t DigitalFilter;87,3149
  uint32_t OwnAddress1;93,3516
  uint32_t TypeAcknowledge;99,3881
  uint32_t OwnAddrSize;106,4356
} LL_I2C_InitTypeDef;111,4726
#define LL_I2C_ICR_ADDRCF 126,5110
#define LL_I2C_ICR_NACKCF 127,5210
#define LL_I2C_ICR_STOPCF 128,5310
#define LL_I2C_ICR_BERRCF 129,5410
#define LL_I2C_ICR_ARLOCF 130,5510
#define LL_I2C_ICR_OVRCF 131,5610
#define LL_I2C_ICR_PECCF 132,5710
#define LL_I2C_ICR_TIMOUTCF 133,5810
#define LL_I2C_ICR_ALERTCF 134,5910
#define LL_I2C_ISR_TXE 143,6173
#define LL_I2C_ISR_TXIS 144,6286
#define LL_I2C_ISR_RXNE 145,6399
#define LL_I2C_ISR_ADDR 146,6512
#define LL_I2C_ISR_NACKF 147,6625
#define LL_I2C_ISR_STOPF 148,6738
#define LL_I2C_ISR_TC 149,6851
#define LL_I2C_ISR_TCR 150,6964
#define LL_I2C_ISR_BERR 151,7077
#define LL_I2C_ISR_ARLO 152,7190
#define LL_I2C_ISR_OVR 153,7303
#define LL_I2C_ISR_PECERR 154,7416
#define LL_I2C_ISR_TIMEOUT 155,7529
#define LL_I2C_ISR_ALERT 156,7642
#define LL_I2C_ISR_BUSY 157,7755
#define LL_I2C_CR1_TXIE 166,8037
#define LL_I2C_CR1_RXIE 167,8158
#define LL_I2C_CR1_ADDRIE 168,8279
#define LL_I2C_CR1_NACKIE 169,8400
#define LL_I2C_CR1_STOPIE 170,8521
#define LL_I2C_CR1_TCIE 171,8642
#define LL_I2C_CR1_ERRIE 172,8763
#define LL_I2C_MODE_I2C 180,8976
#define LL_I2C_MODE_SMBUS_HOST 181,9094
#define LL_I2C_MODE_SMBUS_DEVICE 182,9212
#define LL_I2C_MODE_SMBUS_DEVICE_ARP 184,9430
#define LL_I2C_ANALOGFILTER_ENABLE 192,9655
#define LL_I2C_ANALOGFILTER_DISABLE 193,9759
#define LL_I2C_ADDRESSING_MODE_7BIT 201,9962
#define LL_I2C_ADDRESSING_MODE_10BIT 202,10082
#define LL_I2C_OWNADDRESS1_7BIT 210,10295
#define LL_I2C_OWNADDRESS1_10BIT 211,10406
#define LL_I2C_OWNADDRESS2_NOMASK 219,10609
#define LL_I2C_OWNADDRESS2_MASK01 220,10724
#define LL_I2C_OWNADDRESS2_MASK02 221,10839
#define LL_I2C_OWNADDRESS2_MASK03 222,10954
#define LL_I2C_OWNADDRESS2_MASK04 223,11069
#define LL_I2C_OWNADDRESS2_MASK05 224,11184
#define LL_I2C_OWNADDRESS2_MASK06 225,11299
#define LL_I2C_OWNADDRESS2_MASK07 226,11414
#define LL_I2C_ACK 235,11725
#define LL_I2C_NACK 236,11844
#define LL_I2C_ADDRSLAVE_7BIT 244,12054
#define LL_I2C_ADDRSLAVE_10BIT 245,12156
#define LL_I2C_REQUEST_WRITE 253,12353
#define LL_I2C_REQUEST_READ 254,12464
#define LL_I2C_MODE_RELOAD 262,12658
#define LL_I2C_MODE_AUTOEND 263,12764
#define LL_I2C_MODE_SOFTEND 265,12975
#define LL_I2C_MODE_SMBUS_RELOAD 267,13185
#define LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC 269,13398
#define LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC 271,13611
#define LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC 273,13823
#define LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC 275,13985
#define LL_I2C_GENERATE_NOSTARTSTOP 284,14242
#define LL_I2C_GENERATE_STOP 286,14349
#define LL_I2C_GENERATE_START_READ 288,14498
#define LL_I2C_GENERATE_START_WRITE 290,14642
#define LL_I2C_GENERATE_RESTART_7BIT_READ 292,14770
#define LL_I2C_GENERATE_RESTART_7BIT_WRITE 294,14937
#define LL_I2C_GENERATE_RESTART_10BIT_READ 296,15087
#define LL_I2C_GENERATE_RESTART_10BIT_WRITE 299,15330
#define LL_I2C_DIRECTION_WRITE 308,15571
#define LL_I2C_DIRECTION_READ 310,15787
#define LL_I2C_DMA_REG_DATA_TRANSMIT 319,16094
#define LL_I2C_DMA_REG_DATA_RECEIVE 321,16298
#define LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW 330,16615
#define LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH 332,16831
#define LL_I2C_SMBUS_TIMEOUTA 341,17155
#define LL_I2C_SMBUS_TIMEOUTB 342,17275
#define LL_I2C_SMBUS_ALL_TIMEOUT 344,17509
#define LL_I2C_WriteReg(371,18237
#define LL_I2C_ReadReg(379,18505
#define __LL_I2C_CONVERT_TIMINGS(400,19542
__STATIC_INLINE void LL_I2C_Enable(429,20530
__STATIC_INLINE void LL_I2C_Disable(443,21024
__STATIC_INLINE uint32_t LL_I2C_IsEnabled(454,21326
__STATIC_INLINE void LL_I2C_ConfigFilters(475,22486
__STATIC_INLINE void LL_I2C_SetDigitalFilter(492,23467
__STATIC_INLINE uint32_t LL_I2C_GetDigitalFilter(503,23866
__STATIC_INLINE void LL_I2C_EnableAnalogFilter(515,24275
__STATIC_INLINE void LL_I2C_DisableAnalogFilter(527,24644
__STATIC_INLINE uint32_t LL_I2C_IsEnabledAnalogFilter(538,24973
__STATIC_INLINE void LL_I2C_EnableDMAReq_TX(549,25315
__STATIC_INLINE void LL_I2C_DisableDMAReq_TX(560,25600
__STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_TX(571,25933
__STATIC_INLINE void LL_I2C_EnableDMAReq_RX(582,26271
__STATIC_INLINE void LL_I2C_DisableDMAReq_RX(593,26553
__STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_RX(604,26883
__STATIC_INLINE uint32_t LL_I2C_DMA_GetRegAddr(619,27501
__STATIC_INLINE void LL_I2C_EnableClockStretching(644,28164
__STATIC_INLINE void LL_I2C_DisableClockStretching(656,28536
__STATIC_INLINE uint32_t LL_I2C_IsEnabledClockStretching(667,28871
__STATIC_INLINE void LL_I2C_EnableSlaveByteControl(678,29239
__STATIC_INLINE void LL_I2C_DisableSlaveByteControl(689,29544
__STATIC_INLINE uint32_t LL_I2C_IsEnabledSlaveByteControl(700,29896
__STATIC_INLINE void LL_I2C_EnableWakeUpFromStop(714,30478
__STATIC_INLINE void LL_I2C_DisableWakeUpFromStop(727,30930
__STATIC_INLINE uint32_t LL_I2C_IsEnabledWakeUpFromStop(740,31429
__STATIC_INLINE void LL_I2C_EnableGeneralCall(752,31813
__STATIC_INLINE void LL_I2C_DisableGeneralCall(764,32141
__STATIC_INLINE uint32_t LL_I2C_IsEnabledGeneralCall(775,32461
__STATIC_INLINE void LL_I2C_EnableFastModePlus(787,32839
__STATIC_INLINE void LL_I2C_DisableFastModePlus(799,33165
__STATIC_INLINE uint32_t LL_I2C_IsEnabledFastModePlus(810,33496
__STATIC_INLINE void LL_I2C_EnableAutoClearFlag_ADDR(821,33844
__STATIC_INLINE void LL_I2C_DisableAutoClearFlag_ADDR(832,34151
__STATIC_INLINE uint32_t LL_I2C_IsEnabledAutoClearFlag_ADDR(843,34509
__STATIC_INLINE void LL_I2C_EnableAutoClearFlag_STOP(854,34873
__STATIC_INLINE void LL_I2C_DisableAutoClearFlag_STOP(865,35181
__STATIC_INLINE uint32_t LL_I2C_IsEnabledAutoClearFlag_STOP(876,35540
__STATIC_INLINE void LL_I2C_SetMasterAddressingMode(891,36192
__STATIC_INLINE uint32_t LL_I2C_GetMasterAddressingMode(904,36680
__STATIC_INLINE void LL_I2C_SetOwnAddress1(920,37316
__STATIC_INLINE void LL_I2C_EnableOwnAddress1(931,37707
__STATIC_INLINE void LL_I2C_DisableOwnAddress1(942,38012
__STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress1(953,38347
__STATIC_INLINE void LL_I2C_SetOwnAddress2(976,39350
__STATIC_INLINE void LL_I2C_EnableOwnAddress2(987,39740
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(998,40046
__STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress2(1009,40381
__STATIC_INLINE void LL_I2C_SetTiming(1023,40990
__STATIC_INLINE uint32_t LL_I2C_GetTimingPrescaler(1034,41323
__STATIC_INLINE uint32_t LL_I2C_GetClockLowPeriod(1045,41711
__STATIC_INLINE uint32_t LL_I2C_GetClockHighPeriod(1056,42098
__STATIC_INLINE uint32_t LL_I2C_GetDataHoldTime(1067,42471
__STATIC_INLINE uint32_t LL_I2C_GetDataSetupTime(1078,42847
__STATIC_INLINE void LL_I2C_SetMode(1097,43649
__STATIC_INLINE uint32_t LL_I2C_GetMode(1115,44400
__STATIC_INLINE void LL_I2C_EnableSMBusAlert(1133,45114
__STATIC_INLINE void LL_I2C_DisableSMBusAlert(1151,45831
__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusAlert(1164,46322
__STATIC_INLINE void LL_I2C_EnableSMBusPEC(1177,46823
__STATIC_INLINE void LL_I2C_DisableSMBusPEC(1190,47264
__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPEC(1203,47752
__STATIC_INLINE void LL_I2C_ConfigSMBusTimeout(1224,48808
__STATIC_INLINE void LL_I2C_SetSMBusTimeoutA(1241,49733
__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutA(1254,50229
__STATIC_INLINE void LL_I2C_SetSMBusTimeoutAMode(1271,50979
__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutAMode(1286,51616
__STATIC_INLINE void LL_I2C_SetSMBusTimeoutB(1301,52304
__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutB(1314,52849
__STATIC_INLINE void LL_I2C_EnableSMBusTimeout(1332,53636
__STATIC_INLINE void LL_I2C_DisableSMBusTimeout(1350,54383
__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusTimeout(1368,55179
__STATIC_INLINE void LL_I2C_EnableIT_TX(1388,55667
__STATIC_INLINE void LL_I2C_DisableIT_TX(1399,55930
__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TX(1410,56244
__STATIC_INLINE void LL_I2C_EnableIT_RX(1421,56560
__STATIC_INLINE void LL_I2C_DisableIT_RX(1432,56823
__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_RX(1443,57137
__STATIC_INLINE void LL_I2C_EnableIT_ADDR(1454,57482
__STATIC_INLINE void LL_I2C_DisableIT_ADDR(1465,57778
__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ADDR(1476,58103
__STATIC_INLINE void LL_I2C_EnableIT_NACK(1487,58447
__STATIC_INLINE void LL_I2C_DisableIT_NACK(1498,58736
__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_NACK(1509,59072
__STATIC_INLINE void LL_I2C_EnableIT_STOP(1520,59406
__STATIC_INLINE void LL_I2C_DisableIT_STOP(1531,59685
__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_STOP(1542,60011
__STATIC_INLINE void LL_I2C_EnableIT_TC(1556,60485
__STATIC_INLINE void LL_I2C_DisableIT_TC(1570,60900
__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TC(1581,61223
__STATIC_INLINE void LL_I2C_EnableIT_ERR(1601,62011
__STATIC_INLINE void LL_I2C_DisableIT_ERR(1621,62748
__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ERR(1632,63064
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(1653,63664
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(1666,64158
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(1679,64672
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(1692,65188
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_NACK(1705,65672
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(1718,66132
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TC(1731,66636
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TCR(1744,67122
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BERR(1757,67591
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ARLO(1770,68039
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_OVR(1783,68543
__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_PECERR(1798,69201
__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_TIMEOUT(1813,69850
__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_ALERT(1829,70553
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(1842,71014
__STATIC_INLINE void LL_I2C_ClearFlag_ADDR(1853,71341
__STATIC_INLINE void LL_I2C_ClearFlag_NACK(1864,71615
__STATIC_INLINE void LL_I2C_ClearFlag_STOP(1875,71888
__STATIC_INLINE void LL_I2C_ClearFlag_TXE(1887,72280
__STATIC_INLINE void LL_I2C_ClearFlag_BERR(1898,72546
__STATIC_INLINE void LL_I2C_ClearFlag_ARLO(1909,72821
__STATIC_INLINE void LL_I2C_ClearFlag_OVR(1920,73095
__STATIC_INLINE void LL_I2C_ClearSMBusFlag_PECERR(1933,73523
__STATIC_INLINE void LL_I2C_ClearSMBusFlag_TIMEOUT(1946,73968
__STATIC_INLINE void LL_I2C_ClearSMBusFlag_ALERT(1959,74403
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(1980,74995
__STATIC_INLINE void LL_I2C_DisableAutoEndMode(1992,75409
__STATIC_INLINE uint32_t LL_I2C_IsEnabledAutoEndMode(2003,75744
__STATIC_INLINE void LL_I2C_EnableReloadMode(2015,76208
__STATIC_INLINE void LL_I2C_DisableReloadMode(2027,76593
__STATIC_INLINE uint32_t LL_I2C_IsEnabledReloadMode(2038,76911
__STATIC_INLINE void LL_I2C_SetTransferSize(2051,77433
__STATIC_INLINE uint32_t LL_I2C_GetTransferSize(2062,77835
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(2078,78469
__STATIC_INLINE void LL_I2C_GenerateStartCondition(2091,78954
__STATIC_INLINE void LL_I2C_GenerateStopCondition(2102,79287
__STATIC_INLINE void LL_I2C_EnableAuto10BitRead(2116,79846
__STATIC_INLINE void LL_I2C_DisableAuto10BitRead(2128,80283
__STATIC_INLINE uint32_t LL_I2C_IsEnabledAuto10BitRead(2139,80661
__STATIC_INLINE void LL_I2C_SetTransferRequest(2154,81264
__STATIC_INLINE uint32_t LL_I2C_GetTransferRequest(2167,81752
__STATIC_INLINE void LL_I2C_SetSlaveAddr(2180,82253
__STATIC_INLINE uint32_t LL_I2C_GetSlaveAddr(2191,82615
__STATIC_INLINE void LL_I2C_HandleTransfer(2234,84877
__STATIC_INLINE uint32_t LL_I2C_GetTransferDirection(2261,86294
__STATIC_INLINE uint32_t LL_I2C_GetAddressMatchCode(2272,86653
__STATIC_INLINE void LL_I2C_EnableSMBusPECCompare(2289,87503
__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPECCompare(2302,88012
__STATIC_INLINE uint32_t LL_I2C_GetSMBusPEC(2315,88555
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(2326,88894
__STATIC_INLINE void LL_I2C_TransmitData8(2338,89265

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_icache.h,3525
#define STM32H5xx_LL_ICACHE_H21,798
  uint32_t BaseAddress;55,1736
  uint32_t RemapAddress;57,1833
  uint32_t Size;59,1925
  uint32_t TrafficRoute;62,2107
  uint32_t OutputBurstType;65,2290
} LL_ICACHE_RegionTypeDef;67,2479
#define LL_ICACHE_1WAY 82,2799
#define LL_ICACHE_2WAYS 83,2899
#define LL_ICACHE_MONITOR_HIT 91,3093
#define LL_ICACHE_MONITOR_MISS 92,3200
#define LL_ICACHE_MONITOR_ALL 93,3308
#define LL_ICACHE_SR_BUSYF 102,3586
#define LL_ICACHE_SR_BSYENDF 103,3664
#define LL_ICACHE_SR_ERRF 104,3746
#define LL_ICACHE_FCR_CBSYENDF 113,4005
#define LL_ICACHE_FCR_CERRF 114,4087
#define LL_ICACHE_IER_BSYENDIE 123,4350
#define LL_ICACHE_IER_ERRIE 124,4437
#define LL_ICACHE_REGION_0 133,4650
#define LL_ICACHE_REGION_1 134,4711
#define LL_ICACHE_REGION_2 135,4772
#define LL_ICACHE_REGION_3 136,4833
#define LL_ICACHE_REGIONSIZE_2MB 144,4990
#define LL_ICACHE_REGIONSIZE_4MB 145,5058
#define LL_ICACHE_REGIONSIZE_8MB 146,5126
#define LL_ICACHE_REGIONSIZE_16MB 147,5194
#define LL_ICACHE_REGIONSIZE_32MB 148,5263
#define LL_ICACHE_REGIONSIZE_64MB 149,5332
#define LL_ICACHE_REGIONSIZE_128MB 150,5401
#define LL_ICACHE_MASTER1_PORT 158,5571
#define LL_ICACHE_MASTER2_PORT 159,5652
#define LL_ICACHE_OUTPUT_BURST_WRAP 167,5841
#define LL_ICACHE_OUTPUT_BURST_INCR 168,5914
#define LL_ICACHE_WriteReg(193,6493
#define LL_ICACHE_ReadReg(200,6708
__STATIC_INLINE void LL_ICACHE_Enable(223,7170
__STATIC_INLINE void LL_ICACHE_Disable(233,7381
__STATIC_INLINE uint32_t LL_ICACHE_IsEnabled(243,7631
__STATIC_INLINE void LL_ICACHE_SetMode(256,8051
__STATIC_INLINE uint32_t LL_ICACHE_GetMode(268,8428
__STATIC_INLINE void LL_ICACHE_Invalidate(279,8730
__STATIC_INLINE void LL_ICACHE_EnableMonitors(302,9344
__STATIC_INLINE void LL_ICACHE_DisableMonitors(317,9885
__STATIC_INLINE uint32_t LL_ICACHE_IsEnabledMonitors(332,10483
__STATIC_INLINE void LL_ICACHE_ResetMonitors(347,11063
__STATIC_INLINE uint32_t LL_ICACHE_GetHitMonitor(361,11511
__STATIC_INLINE uint32_t LL_ICACHE_GetMissMonitor(372,11852
__STATIC_INLINE void LL_ICACHE_EnableIT_BSYEND(390,12170
__STATIC_INLINE void LL_ICACHE_DisableIT_BSYEND(400,12413
__STATIC_INLINE uint32_t LL_ICACHE_IsEnabledIT_BSYEND(410,12707
__STATIC_INLINE void LL_ICACHE_EnableIT_ERR(420,12998
__STATIC_INLINE void LL_ICACHE_DisableIT_ERR(430,13228
__STATIC_INLINE uint32_t LL_ICACHE_IsEnabledIT_ERR(440,13510
__STATIC_INLINE uint32_t LL_ICACHE_IsActiveFlag_BUSY(458,13940
__STATIC_INLINE uint32_t LL_ICACHE_IsActiveFlag_BSYEND(468,14269
__STATIC_INLINE uint32_t LL_ICACHE_IsActiveFlag_ERR(478,14594
__STATIC_INLINE void LL_ICACHE_ClearFlag_BSYEND(488,14888
__STATIC_INLINE void LL_ICACHE_ClearFlag_ERR(498,15123
__STATIC_INLINE void LL_ICACHE_EnableRegion(523,15797
__STATIC_INLINE void LL_ICACHE_DisableRegion(539,16345
__STATIC_INLINE uint32_t LL_ICACHE_IsEnabledRegion(555,16934
__STATIC_INLINE void LL_ICACHE_SetRegionBaseAddress(573,17702
__STATIC_INLINE uint32_t LL_ICACHE_GetRegionBaseAddress(591,18521
__STATIC_INLINE void LL_ICACHE_SetRegionRemapAddress(609,19257
__STATIC_INLINE uint32_t LL_ICACHE_GetRegionRemapAddress(626,20017
__STATIC_INLINE void LL_ICACHE_SetRegionSize(650,21056
__STATIC_INLINE uint32_t LL_ICACHE_GetRegionSize(673,22062
__STATIC_INLINE void LL_ICACHE_SetRegionOutputBurstType(692,22860
__STATIC_INLINE uint32_t LL_ICACHE_GetRegionOutputBurstType(710,23636
__STATIC_INLINE void LL_ICACHE_SetRegionMasterPort(729,24406
__STATIC_INLINE uint32_t LL_ICACHE_GetRegionMasterPort(747,25162

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_pwr.h,12296
#define STM32H5xx_LL_PWR_H21,790
#define LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET 52,1640
#define LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK 53,1693
#define LL_PWR_PMCR_CSSF 72,2261
#define LL_PWR_WUSCR_CWUF1 73,2346
#define LL_PWR_WUSCR_CWUF2 74,2431
#define LL_PWR_WUSCR_CWUF3 75,2516
#define LL_PWR_WUSCR_CWUF4 76,2601
#define LL_PWR_WUSCR_CWUF5 77,2686
#define LL_PWR_WUSCR_CWUF6 78,2771
#define LL_PWR_WUSCR_CWUF7 79,2856
#define LL_PWR_WUSCR_CWUF8 80,2941
#define LL_PWR_WUSCR_CWUF_ALL 81,3026
#define LL_PWR_FLAG_VOSRDY 90,3274
#define LL_PWR_FLAG_ACTVOSRDY 91,3390
#define LL_PWR_FLAG_STOPF 92,3506
#define LL_PWR_FLAG_SBF 93,3622
#define LL_PWR_FLAG_AVDO 94,3738
#define LL_PWR_FLAG_VDDIO2RDY 95,3854
#define LL_PWR_FLAG_PVDO 96,3970
#define LL_PWR_FLAG_USB33RDY 97,4086
#define LL_PWR_FLAG_TEMPH 98,4202
#define LL_PWR_FLAG_TEMPL 99,4318
#define LL_PWR_FLAG_VBATH 100,4434
#define LL_PWR_FLAG_VBATL 101,4533
#define LL_PWR_WAKEUP_FLAG1 104,4635
#define LL_PWR_WAKEUP_FLAG2 105,4708
#define LL_PWR_WAKEUP_FLAG3 106,4781
#define LL_PWR_WAKEUP_FLAG4 107,4854
#define LL_PWR_WAKEUP_FLAG5 108,4927
#define LL_PWR_WAKEUP_FLAG6 109,5000
#define LL_PWR_WAKEUP_FLAG7 110,5073
#define LL_PWR_WAKEUP_FLAG8 111,5146
#define LL_PWR_STOP_MODE 119,5329
#define LL_PWR_STANDBY_MODE 120,5404
#define LL_PWR_REGU_VOLTAGE_SCALE0 130,5611
#define LL_PWR_REGU_VOLTAGE_SCALE1 131,5695
#define LL_PWR_REGU_VOLTAGE_SCALE2 132,5779
#define LL_PWR_REGU_VOLTAGE_SCALE3 133,5863
#define LL_PWR_REGU_VOLTAGE_SVOS_SCALE5 141,6066
#define LL_PWR_REGU_VOLTAGE_SVOS_SCALE4 142,6205
#define LL_PWR_REGU_VOLTAGE_SVOS_SCALE3 143,6344
#define LL_PWR_PVDLEVEL_0 151,6606
#define LL_PWR_PVDLEVEL_1 152,6727
#define LL_PWR_PVDLEVEL_2 153,6848
#define LL_PWR_PVDLEVEL_3 154,6969
#define LL_PWR_PVDLEVEL_4 155,7090
#define LL_PWR_PVDLEVEL_5 156,7211
#define LL_PWR_PVDLEVEL_6 157,7332
#define LL_PWR_PVDLEVEL_7 158,7453
#define LL_PWR_AVDLEVEL_0 167,7790
#define LL_PWR_AVDLEVEL_1 168,7892
#define LL_PWR_AVDLEVEL_2 169,7994
#define LL_PWR_AVDLEVEL_3 170,8096
#define LL_PWR_WAKEUP_PIN1 179,8287
#define LL_PWR_WAKEUP_PIN2 180,8359
#define LL_PWR_WAKEUP_PIN3 181,8431
#define LL_PWR_WAKEUP_PIN4 182,8503
#define LL_PWR_WAKEUP_PIN5 183,8575
#define LL_PWR_WAKEUP_PIN6 184,8647
#define LL_PWR_WAKEUP_PIN7 185,8719
#define LL_PWR_WAKEUP_PIN8 186,8791
#define LL_PWR_WAKEUP_PIN_NOPULL 194,8971
#define LL_PWR_WAKEUP_PIN_PULLUP 195,9068
#define LL_PWR_WAKEUP_PIN_PULLDOWN 196,9165
#define LL_PWR_EXTERNAL_SOURCE_SUPPLY 204,9367
#define LL_PWR_BATT_CHARG_RESISTOR_5K 213,9703
#define LL_PWR_BATT_CHARG_RESISTOR_1_5K 214,9812
#define LL_PWR_WAKEUP_PIN1_NSEC 222,10031
#define LL_PWR_WAKEUP_PIN1_SEC 223,10128
#define LL_PWR_WAKEUP_PIN2_NSEC 224,10225
#define LL_PWR_WAKEUP_PIN2_SEC 225,10322
#define LL_PWR_WAKEUP_PIN3_NSEC 226,10419
#define LL_PWR_WAKEUP_PIN3_SEC 227,10516
#define LL_PWR_WAKEUP_PIN4_NSEC 228,10613
#define LL_PWR_WAKEUP_PIN4_SEC 229,10710
#define LL_PWR_WAKEUP_PIN5_NSEC 230,10807
#define LL_PWR_WAKEUP_PIN5_SEC 231,10904
#define LL_PWR_WAKEUP_PIN6_NSEC 232,11001
#define LL_PWR_WAKEUP_PIN6_SEC 233,11098
#define LL_PWR_WAKEUP_PIN7_NSEC 234,11195
#define LL_PWR_WAKEUP_PIN7_SEC 235,11292
#define LL_PWR_WAKEUP_PIN8_NSEC 236,11389
#define LL_PWR_WAKEUP_PIN8_SEC 237,11486
#define LL_PWR_RET_NSEC 239,11585
#define LL_PWR_RET_SEC 240,11682
#define LL_PWR_LPM_NSEC 241,11779
#define LL_PWR_LPM_SEC 242,11876
#define LL_PWR_VDM_NSEC 243,11973
#define LL_PWR_VDM_SEC 244,12070
#define LL_PWR_VB_NSEC 245,12167
#define LL_PWR_VB_SEC 246,12264
#define LL_PWR_APC_NSEC 247,12361
#define LL_PWR_APC_SEC 248,12458
#define LL_PWR_WriteReg(273,13033
#define LL_PWR_ReadReg(280,13247
__STATIC_INLINE void LL_PWR_SetPowerMode(307,13866
__STATIC_INLINE uint32_t LL_PWR_GetPowerMode(319,14236
__STATIC_INLINE void LL_PWR_SetStopModeRegulVoltageScaling(333,14755
__STATIC_INLINE uint32_t LL_PWR_GetStopModeRegulVoltageScaling(346,15283
__STATIC_INLINE void LL_PWR_EnableFlashPowerDown(356,15562
__STATIC_INLINE void LL_PWR_DisableFlashPowerDown(366,15809
__STATIC_INLINE uint32_t LL_PWR_IsEnabledFlashPowerDown(376,16091
__STATIC_INLINE void LL_PWR_EnableAnalogBooster(386,16385
__STATIC_INLINE void LL_PWR_DisableAnalogBooster(396,16632
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAnalogBooster(406,16914
__STATIC_INLINE void LL_PWR_EnableAnalogVoltageReady(416,17256
__STATIC_INLINE void LL_PWR_DisableAnalogVoltageReady(426,17514
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAnalogVoltageReady(436,17809
__STATIC_INLINE void LL_PWR_EnableAHBRAM1ShutOff(446,18120
__STATIC_INLINE void LL_PWR_DisableAHBRAM1ShutOff(456,18372
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAHBRAM1ShutOff(466,18658
__STATIC_INLINE void LL_PWR_EnableAHBRAM2_48K_ShutOff(476,19012
__STATIC_INLINE void LL_PWR_DisableAHBRAM2_48K_ShutOff(486,19290
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAHBRAM2_48K_ShutOff(496,19593
__STATIC_INLINE void LL_PWR_EnableAHBRAM2_16K_ShutOff(508,19994
__STATIC_INLINE void LL_PWR_DisableAHBRAM2_16K_ShutOff(518,20272
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAHBRAM2_16K_ShutOff(528,20575
__STATIC_INLINE void LL_PWR_EnableAHBRAM2_High_16K_ShutOff(540,20987
__STATIC_INLINE void LL_PWR_DisableAHBRAM2_High_16K_ShutOff(550,21282
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAHBRAM2_High_16K_ShutOff(560,21597
__STATIC_INLINE void LL_PWR_EnableAHBRAM2_Low_16K_ShutOff(572,22015
__STATIC_INLINE void LL_PWR_DisableAHBRAM2_Low_16K_ShutOff(582,22307
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAHBRAM2_Low_16K_ShutOff(592,22628
__STATIC_INLINE void LL_PWR_EnableAHBRAM2ShutOff(604,23015
__STATIC_INLINE void LL_PWR_DisableAHBRAM2ShutOff(614,23267
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAHBRAM2ShutOff(624,23554
__STATIC_INLINE void LL_PWR_EnableAHBRAM3ShutOff(636,23920
__STATIC_INLINE void LL_PWR_DisableAHBRAM3ShutOff(646,24172
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAHBRAM3ShutOff(656,24459
__STATIC_INLINE void LL_PWR_EnableETHERNETRAMShutOff(668,24839
__STATIC_INLINE void LL_PWR_DisableETHERNETRAMShutOff(678,25109
__STATIC_INLINE uint32_t LL_PWR_IsEnabledETHERNETRAMShutOff(688,25414
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(704,26050
__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(718,26594
__STATIC_INLINE uint32_t LL_PWR_GetCurrentVOS(732,27131
__STATIC_INLINE void LL_PWR_EnableBkUpRegulator(747,27864
__STATIC_INLINE void LL_PWR_DisableBkUpRegulator(757,28092
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpRegulator(767,28358
__STATIC_INLINE void LL_PWR_EnableMonitoring(777,28647
__STATIC_INLINE void LL_PWR_DisableMonitoring(787,28886
__STATIC_INLINE uint32_t LL_PWR_IsEnabledMonitoring(797,29163
__STATIC_INLINE void LL_PWR_EnableBatteryCharging(807,29449
__STATIC_INLINE void LL_PWR_DisableBatteryCharging(817,29689
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBatteryCharging(827,29964
__STATIC_INLINE void LL_PWR_SetBattChargResistor(840,30449
__STATIC_INLINE uint32_t LL_PWR_GetBattChargResistor(852,30884
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(862,31143
__STATIC_INLINE void LL_PWR_DisableBkUpAccess(872,31377
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(882,31636
__STATIC_INLINE void LL_PWR_EnableUCPDStandbyMode(895,32094
__STATIC_INLINE void LL_PWR_DisableUCPDStandbyMode(908,32528
__STATIC_INLINE uint32_t LL_PWR_IsEnabledUCPDStandbyMode(919,32876
__STATIC_INLINE void LL_PWR_EnableUCPDDeadBattery(936,33699
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(951,34401
__STATIC_INLINE uint32_t LL_PWR_IsEnabledUCPDDeadBattery(966,35143
__STATIC_INLINE void LL_PWR_ConfigSupply(979,35606
__STATIC_INLINE uint32_t LL_PWR_GetSupply(990,35924
__STATIC_INLINE void LL_PWR_EnablePVD(1006,36435
__STATIC_INLINE void LL_PWR_DisablePVD(1016,36651
__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(1026,36902
__STATIC_INLINE void LL_PWR_SetPVDLevel(1045,37609
__STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(1063,38229
__STATIC_INLINE void LL_PWR_EnableAVD(1074,38476
__STATIC_INLINE void LL_PWR_DisableAVD(1084,38699
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAVD(1094,38957
__STATIC_INLINE void LL_PWR_SetAVDLevel(1109,39513
__STATIC_INLINE uint32_t LL_PWR_GetAVDLevel(1123,40017
__STATIC_INLINE void LL_PWR_EnableUSBVoltageDetector(1134,40322
__STATIC_INLINE void LL_PWR_DisableUSBVoltageDetector(1144,40592
__STATIC_INLINE uint32_t LL_PWR_IsEnabledUSBVoltageDetector(1154,40897
__STATIC_INLINE void LL_PWR_EnableVddUSB(1164,41201
#define LL_PWR_EnableVDDUSB 1168,41300
__STATIC_INLINE void LL_PWR_DisableVddUSB(1175,41525
#define LL_PWR_DisableVDDUSB 1179,41627
__STATIC_INLINE uint32_t LL_PWR_IsEnabledVddUSB(1186,41886
#define LL_PWR_IsEnabledVDDUSB 1190,42040
__STATIC_INLINE void LL_PWR_EnableWakeUpPin(1207,42714
__STATIC_INLINE void LL_PWR_DisableWakeUpPin(1226,43368
__STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(1245,44046
__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityLow(1271,45234
__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityHigh(1297,46417
__STATIC_INLINE uint32_t LL_PWR_IsWakeUpPinPolarityLow(1323,47600
__STATIC_INLINE void LL_PWR_SetWakeUpPinPullNone(1350,48808
__STATIC_INLINE void LL_PWR_SetWakeUpPinPullUp(1383,50395
__STATIC_INLINE void LL_PWR_SetWakeUpPinPullDown(1415,51993
__STATIC_INLINE uint32_t LL_PWR_GetWakeUpPinPull(1450,53754
__STATIC_INLINE void LL_PWR_EnableIORetention(1466,54555
__STATIC_INLINE void LL_PWR_DisableIORetention(1476,54795
__STATIC_INLINE uint32_t LL_PWR_IsEnabledIORetention(1486,55070
__STATIC_INLINE void LL_PWR_EnableJTAGIORetention(1496,55371
__STATIC_INLINE void LL_PWR_DisableJTAGIORetention(1506,55627
__STATIC_INLINE uint32_t LL_PWR_IsEnabledJTAGIORetention(1516,55918
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(1534,56413
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SB(1544,56744
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_STOP(1554,57066
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(1564,57404
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_AVDO(1574,57740
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_ACTVOS(1585,58134
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VDDUSB(1596,58530
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VDDIO2(1607,58884
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_BRR(1617,59190
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VBATL(1627,59519
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VBATH(1637,59850
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_TEMPL(1648,60204
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_TEMPH(1659,60559
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU1(1669,60895
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU2(1679,61227
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU3(1689,61559
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU4(1699,61891
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU5(1709,62223
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU6(1720,62584
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU7(1732,62973
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU8(1744,63362
__STATIC_INLINE void LL_PWR_ClearFlag_STOP(1755,63657
__STATIC_INLINE void LL_PWR_ClearFlag_SB(1765,63878
__STATIC_INLINE void LL_PWR_ClearFlag_WU1(1775,64101
__STATIC_INLINE void LL_PWR_ClearFlag_WU2(1785,64328
__STATIC_INLINE void LL_PWR_ClearFlag_WU3(1795,64555
__STATIC_INLINE void LL_PWR_ClearFlag_WU4(1805,64782
__STATIC_INLINE void LL_PWR_ClearFlag_WU5(1815,65009
__STATIC_INLINE void LL_PWR_ClearFlag_WU6(1826,65267
__STATIC_INLINE void LL_PWR_ClearFlag_WU7(1838,65555
__STATIC_INLINE void LL_PWR_ClearFlag_WU8(1850,65843
__STATIC_INLINE void LL_PWR_ClearFlag_WU(1861,66101
__STATIC_INLINE void LL_PWR_EnableNSecurePrivilege(1879,66493
__STATIC_INLINE void LL_PWR_DisableNSecurePrivilege(1889,66765
__STATIC_INLINE uint32_t LL_PWR_IsEnabledNSecurePrivilege(1899,67072
__STATIC_INLINE void LL_PWR_EnableNSecurePrivilege(1909,67399
__STATIC_INLINE void LL_PWR_DisableNSecurePrivilege(1919,67669
__STATIC_INLINE uint32_t LL_PWR_IsEnabledNSecurePrivilege(1929,67974
__STATIC_INLINE void LL_PWR_EnableSecurePrivilege(1941,68388
__STATIC_INLINE void LL_PWR_DisableSecurePrivilege(1951,68655
__STATIC_INLINE uint32_t LL_PWR_IsEnabledSecurePrivilege(1963,69065
__STATIC_INLINE void LL_PWR_ConfigSecure(2003,71276
__STATIC_INLINE uint32_t LL_PWR_GetConfigSecure(2039,73324

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_rcc.h,39401
#define __STM32H5xx_LL_RCC_H21,792
#define RCC_SECURE_MASK 47,1470
#define UNUSED(54,1636
#define CCIPR1_OFFSET 64,2036
#define CCIPR2_OFFSET 65,2068
#define CCIPR3_OFFSET 66,2100
#define CCIPR4_OFFSET 67,2132
#define CCIPR5_OFFSET 68,2164
#define LL_RCC_REG_SHIFT 70,2198
#define LL_RCC_POS_SHIFT 71,2231
#define LL_RCC_CONFIG_SHIFT 72,2264
#define LL_RCC_MASK_SHIFT 73,2298
#define LL_CLKSOURCE_SHIFT(75,2334
#define LL_CLKSOURCE_MASK(77,2433
#define LL_CLKSOURCE_CONFIG(80,2617
#define LL_CLKSOURCE_REG(83,2801
#define LL_CLKSOURCE(85,2900
  uint32_t SYSCLK_Frequency;105,3726
  uint32_t HCLK_Frequency;106,3794
  uint32_t PCLK1_Frequency;107,3860
  uint32_t PCLK2_Frequency;108,3927
  uint32_t PCLK3_Frequency;109,3994
} LL_RCC_ClocksTypeDef;110,4061
  uint32_t PLL_P_Frequency;117,4162
  uint32_t PLL_Q_Frequency;118,4191
  uint32_t PLL_R_Frequency;119,4220
} LL_PLL_ClocksTypeDef;120,4249
#define HSE_VALUE 143,4797
#define HSI_VALUE 147,4925
#define CSI_VALUE 151,5053
#define LSE_VALUE 155,5180
#define LSI_VALUE 159,5308
#define HSI48_VALUE 163,5438
#define EXTERNAL_CLOCK_VALUE 167,5581
#define LL_RCC_HSI_DIV_1 177,5793
#define LL_RCC_HSI_DIV_2 178,5891
#define LL_RCC_HSI_DIV_4 179,5989
#define LL_RCC_HSI_DIV_8 180,6087
#define LL_RCC_LSEDRIVE_LOW 188,6287
#define LL_RCC_LSEDRIVE_MEDIUMLOW 189,6398
#define LL_RCC_LSEDRIVE_MEDIUMHIGH 190,6514
#define LL_RCC_LSEDRIVE_HIGH 191,6631
#define LL_RCC_SYS_CLKSOURCE_HSI 199,6852
#define LL_RCC_SYS_CLKSOURCE_CSI 200,6982
#define LL_RCC_SYS_CLKSOURCE_HSE 201,7112
#define LL_RCC_SYS_CLKSOURCE_PLL1 202,7242
#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI 210,7471
#define LL_RCC_SYS_CLKSOURCE_STATUS_CSI 211,7596
#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE 212,7721
#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL1 213,7846
#define LL_RCC_HSE_ANALOG_TYPE 221,8053
#define LL_RCC_HSE_DIGITAL_TYPE 222,8178
#define LL_RCC_LSE_ANALOG_TYPE 230,8394
#define LL_RCC_LSE_DIGITAL_TYPE 231,8519
#define LL_RCC_LSCO_CLKSOURCE_LSI 239,8734
#define LL_RCC_LSCO_CLKSOURCE_LSE 240,8845
#define LL_RCC_SYSCLK_DIV_1 248,9042
#define LL_RCC_SYSCLK_DIV_2 249,9193
#define LL_RCC_SYSCLK_DIV_4 250,9345
#define LL_RCC_SYSCLK_DIV_8 251,9497
#define LL_RCC_SYSCLK_DIV_16 252,9649
#define LL_RCC_SYSCLK_DIV_64 253,9802
#define LL_RCC_SYSCLK_DIV_128 254,9955
#define LL_RCC_SYSCLK_DIV_256 255,10109
#define LL_RCC_SYSCLK_DIV_512 256,10263
#define LL_RCC_APB1_DIV_1 264,10518
#define LL_RCC_APB1_DIV_2 265,10666
#define LL_RCC_APB1_DIV_4 266,10815
#define LL_RCC_APB1_DIV_8 267,10964
#define LL_RCC_APB1_DIV_16 268,11113
#define LL_RCC_APB2_DIV_1 276,11365
#define LL_RCC_APB2_DIV_2 277,11513
#define LL_RCC_APB2_DIV_4 278,11662
#define LL_RCC_APB2_DIV_8 279,11811
#define LL_RCC_APB2_DIV_16 280,11960
#define LL_RCC_APB3_DIV_1 288,12212
#define LL_RCC_APB3_DIV_2 289,12360
#define LL_RCC_APB3_DIV_4 290,12509
#define LL_RCC_APB3_DIV_8 291,12658
#define LL_RCC_APB3_DIV_16 292,12807
#define LL_RCC_AHB1_PERIPH_DIS 300,13068
#define LL_RCC_AHB2_PERIPH_DIS 308,13316
#define LL_RCC_AHB4_PERIPH_DIS 316,13564
#define LL_RCC_APB1_PERIPH_DIS 324,13812
#define LL_RCC_APB2_PERIPH_DIS 332,14060
#define LL_RCC_APB3_PERIPH_DIS 340,14308
#define LL_RCC_SYSTICK_CLKSOURCE_HCLKDIV8 348,14555
#define LL_RCC_SYSTICK_CLKSOURCE_LSI 349,14678
#define LL_RCC_SYSTICK_CLKSOURCE_LSE 350,14795
#define LL_RCC_SYSWAKEUP_CLKSOURCE_HSI 358,15048
#define LL_RCC_SYSWAKEUP_CLKSOURCE_CSI 359,15183
#define LL_RCC_KERWAKEUP_CLKSOURCE_HSI 367,15436
#define LL_RCC_KERWAKEUP_CLKSOURCE_CSI 368,15572
#define LL_RCC_RTC_HSE_NOCLOCK 376,15798
#define LL_RCC_RTC_HSE_DIV_2 377,15856
#define LL_RCC_RTC_HSE_DIV_3 378,15914
#define LL_RCC_RTC_HSE_DIV_4 379,15972
#define LL_RCC_RTC_HSE_DIV_5 380,16030
#define LL_RCC_RTC_HSE_DIV_6 381,16088
#define LL_RCC_RTC_HSE_DIV_7 382,16146
#define LL_RCC_RTC_HSE_DIV_8 383,16204
#define LL_RCC_RTC_HSE_DIV_9 384,16262
#define LL_RCC_RTC_HSE_DIV_10 385,16320
#define LL_RCC_RTC_HSE_DIV_11 386,16378
#define LL_RCC_RTC_HSE_DIV_12 387,16436
#define LL_RCC_RTC_HSE_DIV_13 388,16494
#define LL_RCC_RTC_HSE_DIV_14 389,16552
#define LL_RCC_RTC_HSE_DIV_15 390,16610
#define LL_RCC_RTC_HSE_DIV_16 391,16668
#define LL_RCC_RTC_HSE_DIV_17 392,16726
#define LL_RCC_RTC_HSE_DIV_18 393,16784
#define LL_RCC_RTC_HSE_DIV_19 394,16842
#define LL_RCC_RTC_HSE_DIV_20 395,16900
#define LL_RCC_RTC_HSE_DIV_21 396,16958
#define LL_RCC_RTC_HSE_DIV_22 397,17016
#define LL_RCC_RTC_HSE_DIV_23 398,17074
#define LL_RCC_RTC_HSE_DIV_24 399,17132
#define LL_RCC_RTC_HSE_DIV_25 400,17190
#define LL_RCC_RTC_HSE_DIV_26 401,17248
#define LL_RCC_RTC_HSE_DIV_27 402,17306
#define LL_RCC_RTC_HSE_DIV_28 403,17364
#define LL_RCC_RTC_HSE_DIV_29 404,17422
#define LL_RCC_RTC_HSE_DIV_30 405,17480
#define LL_RCC_RTC_HSE_DIV_31 406,17538
#define LL_RCC_RTC_HSE_DIV_32 407,17596
#define LL_RCC_RTC_HSE_DIV_33 408,17654
#define LL_RCC_RTC_HSE_DIV_34 409,17712
#define LL_RCC_RTC_HSE_DIV_35 410,17770
#define LL_RCC_RTC_HSE_DIV_36 411,17828
#define LL_RCC_RTC_HSE_DIV_37 412,17886
#define LL_RCC_RTC_HSE_DIV_38 413,17944
#define LL_RCC_RTC_HSE_DIV_39 414,18002
#define LL_RCC_RTC_HSE_DIV_40 415,18060
#define LL_RCC_RTC_HSE_DIV_41 416,18118
#define LL_RCC_RTC_HSE_DIV_42 417,18176
#define LL_RCC_RTC_HSE_DIV_43 418,18234
#define LL_RCC_RTC_HSE_DIV_44 419,18292
#define LL_RCC_RTC_HSE_DIV_45 420,18350
#define LL_RCC_RTC_HSE_DIV_46 421,18408
#define LL_RCC_RTC_HSE_DIV_47 422,18466
#define LL_RCC_RTC_HSE_DIV_48 423,18524
#define LL_RCC_RTC_HSE_DIV_49 424,18582
#define LL_RCC_RTC_HSE_DIV_50 425,18640
#define LL_RCC_RTC_HSE_DIV_51 426,18698
#define LL_RCC_RTC_HSE_DIV_52 427,18756
#define LL_RCC_RTC_HSE_DIV_53 428,18814
#define LL_RCC_RTC_HSE_DIV_54 429,18872
#define LL_RCC_RTC_HSE_DIV_55 430,18930
#define LL_RCC_RTC_HSE_DIV_56 431,18988
#define LL_RCC_RTC_HSE_DIV_57 432,19046
#define LL_RCC_RTC_HSE_DIV_58 433,19104
#define LL_RCC_RTC_HSE_DIV_59 434,19162
#define LL_RCC_RTC_HSE_DIV_60 435,19220
#define LL_RCC_RTC_HSE_DIV_61 436,19278
#define LL_RCC_RTC_HSE_DIV_62 437,19336
#define LL_RCC_RTC_HSE_DIV_63 438,19394
#define LL_RCC_TIM_PRESCALER_TWICE 446,19565
#define LL_RCC_TIM_PRESCALER_FOUR_TIMES 447,19634
#define LL_RCC_MCO1SOURCE_HSI 455,19801
#define LL_RCC_MCO1SOURCE_LSE 456,19896
#define LL_RCC_MCO1SOURCE_HSE 457,19999
#define LL_RCC_MCO1SOURCE_PLL1Q 458,20102
#define LL_RCC_MCO1SOURCE_HSI48 460,20281
#define LL_RCC_MCO2SOURCE_SYSCLK 461,20384
#define LL_RCC_MCO2SOURCE_PLL2P 462,20479
#define LL_RCC_MCO2SOURCE_HSE 463,20582
#define LL_RCC_MCO2SOURCE_PLL1P 464,20685
#define LL_RCC_MCO2SOURCE_CSI 466,20864
#define LL_RCC_MCO2SOURCE_LSI 467,20967
#define LL_RCC_MCO1_DIV_1 476,21230
#define LL_RCC_MCO1_DIV_2 477,21333
#define LL_RCC_MCO1_DIV_3 478,21436
#define LL_RCC_MCO1_DIV_4 480,21617
#define LL_RCC_MCO1_DIV_5 481,21720
#define LL_RCC_MCO1_DIV_6 483,21901
#define LL_RCC_MCO1_DIV_7 485,22082
#define LL_RCC_MCO1_DIV_8 487,22285
#define LL_RCC_MCO1_DIV_9 488,22388
#define LL_RCC_MCO1_DIV_10 490,22569
#define LL_RCC_MCO1_DIV_11 492,22750
#define LL_RCC_MCO1_DIV_12 494,22953
#define LL_RCC_MCO1_DIV_13 496,23134
#define LL_RCC_MCO1_DIV_14 498,23337
#define LL_RCC_MCO1_DIV_15 500,23540
#define LL_RCC_MCO2_DIV_1 501,23641
#define LL_RCC_MCO2_DIV_2 502,23744
#define LL_RCC_MCO2_DIV_3 503,23847
#define LL_RCC_MCO2_DIV_4 505,24028
#define LL_RCC_MCO2_DIV_5 506,24131
#define LL_RCC_MCO2_DIV_6 508,24312
#define LL_RCC_MCO2_DIV_7 510,24493
#define LL_RCC_MCO2_DIV_8 512,24696
#define LL_RCC_MCO2_DIV_9 513,24799
#define LL_RCC_MCO2_DIV_10 515,24980
#define LL_RCC_MCO2_DIV_11 517,25161
#define LL_RCC_MCO2_DIV_12 519,25364
#define LL_RCC_MCO2_DIV_13 521,25545
#define LL_RCC_MCO2_DIV_14 523,25748
#define LL_RCC_MCO2_DIV_15 525,25951
#define LL_RCC_PERIPH_FREQUENCY_NO 534,26189
#define LL_RCC_PERIPH_FREQUENCY_NA 535,26318
#define LL_RCC_RTC_CLKSOURCE_NONE 544,26582
#define LL_RCC_RTC_CLKSOURCE_LSE 545,26687
#define LL_RCC_RTC_CLKSOURCE_LSI 546,26804
#define LL_RCC_RTC_CLKSOURCE_HSE_DIV 547,26921
#define LL_RCC_USART1_CLKSOURCE_PCLK2 555,27174
#define LL_RCC_USART1_CLKSOURCE_PLL2Q 556,27394
#define LL_RCC_USART1_CLKSOURCE_PLL3Q 558,27642
#define LL_RCC_USART1_CLKSOURCE_HSI 560,27881
#define LL_RCC_USART1_CLKSOURCE_CSI 561,28101
#define LL_RCC_USART1_CLKSOURCE_LSE 562,28321
#define LL_RCC_USART2_CLKSOURCE_PCLK1 564,28543
#define LL_RCC_USART2_CLKSOURCE_PLL2Q 565,28763
#define LL_RCC_USART2_CLKSOURCE_PLL3Q 567,29011
#define LL_RCC_USART2_CLKSOURCE_HSI 569,29250
#define LL_RCC_USART2_CLKSOURCE_CSI 570,29470
#define LL_RCC_USART2_CLKSOURCE_LSE 571,29690
#define LL_RCC_USART3_CLKSOURCE_PCLK1 573,29912
#define LL_RCC_USART3_CLKSOURCE_PLL2Q 574,30132
#define LL_RCC_USART3_CLKSOURCE_PLL3Q 576,30380
#define LL_RCC_USART3_CLKSOURCE_HSI 578,30619
#define LL_RCC_USART3_CLKSOURCE_CSI 579,30839
#define LL_RCC_USART3_CLKSOURCE_LSE 580,31059
#define LL_RCC_USART6_CLKSOURCE_PCLK1 583,31302
#define LL_RCC_USART6_CLKSOURCE_PLL2Q 584,31522
#define LL_RCC_USART6_CLKSOURCE_PLL3Q 585,31742
#define LL_RCC_USART6_CLKSOURCE_HSI 586,31962
#define LL_RCC_USART6_CLKSOURCE_CSI 587,32182
#define LL_RCC_USART6_CLKSOURCE_LSE 588,32402
#define LL_RCC_USART10_CLKSOURCE_PCLK1 592,32667
#define LL_RCC_USART10_CLKSOURCE_PLL2Q 593,32891
#define LL_RCC_USART10_CLKSOURCE_PLL3Q 594,33115
#define LL_RCC_USART10_CLKSOURCE_HSI 595,33339
#define LL_RCC_USART10_CLKSOURCE_CSI 596,33563
#define LL_RCC_USART10_CLKSOURCE_LSE 597,33787
#define LL_RCC_USART11_CLKSOURCE_PCLK1 601,34057
#define LL_RCC_USART11_CLKSOURCE_PLL2Q 602,34281
#define LL_RCC_USART11_CLKSOURCE_PLL3Q 603,34505
#define LL_RCC_USART11_CLKSOURCE_HSI 604,34729
#define LL_RCC_USART11_CLKSOURCE_CSI 605,34953
#define LL_RCC_USART11_CLKSOURCE_LSE 606,35177
#define LL_RCC_UART4_CLKSOURCE_PCLK1 616,35559
#define LL_RCC_UART4_CLKSOURCE_PLL2Q 617,35781
#define LL_RCC_UART4_CLKSOURCE_PLL3Q 618,36003
#define LL_RCC_UART4_CLKSOURCE_HSI 619,36225
#define LL_RCC_UART4_CLKSOURCE_CSI 620,36447
#define LL_RCC_UART4_CLKSOURCE_LSE 621,36669
#define LL_RCC_UART5_CLKSOURCE_PCLK1 623,36893
#define LL_RCC_UART5_CLKSOURCE_PLL2Q 624,37115
#define LL_RCC_UART5_CLKSOURCE_PLL3Q 625,37337
#define LL_RCC_UART5_CLKSOURCE_HSI 626,37559
#define LL_RCC_UART5_CLKSOURCE_CSI 627,37781
#define LL_RCC_UART5_CLKSOURCE_LSE 628,38003
#define LL_RCC_UART7_CLKSOURCE_PCLK1 630,38227
#define LL_RCC_UART7_CLKSOURCE_PLL2Q 631,38449
#define LL_RCC_UART7_CLKSOURCE_PLL3Q 632,38671
#define LL_RCC_UART7_CLKSOURCE_HSI 633,38893
#define LL_RCC_UART7_CLKSOURCE_CSI 634,39115
#define LL_RCC_UART7_CLKSOURCE_LSE 635,39337
#define LL_RCC_UART8_CLKSOURCE_PCLK1 637,39561
#define LL_RCC_UART8_CLKSOURCE_PLL2Q 638,39783
#define LL_RCC_UART8_CLKSOURCE_PLL3Q 639,40005
#define LL_RCC_UART8_CLKSOURCE_HSI 640,40227
#define LL_RCC_UART8_CLKSOURCE_CSI 641,40449
#define LL_RCC_UART8_CLKSOURCE_LSE 642,40671
#define LL_RCC_UART9_CLKSOURCE_PCLK1 644,40895
#define LL_RCC_UART9_CLKSOURCE_PLL2Q 645,41117
#define LL_RCC_UART9_CLKSOURCE_PLL3Q 646,41339
#define LL_RCC_UART9_CLKSOURCE_HSI 647,41561
#define LL_RCC_UART9_CLKSOURCE_CSI 648,41783
#define LL_RCC_UART9_CLKSOURCE_LSE 649,42005
#define LL_RCC_UART12_CLKSOURCE_PCLK1 651,42229
#define LL_RCC_UART12_CLKSOURCE_PLL2Q 652,42452
#define LL_RCC_UART12_CLKSOURCE_PLL3Q 653,42675
#define LL_RCC_UART12_CLKSOURCE_HSI 654,42898
#define LL_RCC_UART12_CLKSOURCE_CSI 655,43121
#define LL_RCC_UART12_CLKSOURCE_LSE 656,43344
#define LL_RCC_LPUART1_CLKSOURCE_PCLK3 665,43707
#define LL_RCC_LPUART1_CLKSOURCE_PLL2Q 666,43854
#define LL_RCC_LPUART1_CLKSOURCE_PLL3Q 668,44029
#define LL_RCC_LPUART1_CLKSOURCE_HSI 670,44195
#define LL_RCC_LPUART1_CLKSOURCE_CSI 671,44342
#define LL_RCC_LPUART1_CLKSOURCE_LSE 672,44489
#define LL_RCC_I2C1_CLKSOURCE_PCLK1 680,44750
#define LL_RCC_I2C1_CLKSOURCE_PLL3R 682,44967
#define LL_RCC_I2C1_CLKSOURCE_PLL2R 684,45164
#define LL_RCC_I2C1_CLKSOURCE_HSI 686,45373
#define LL_RCC_I2C1_CLKSOURCE_CSI 687,45560
#define LL_RCC_I2C2_CLKSOURCE_PCLK1 689,45749
#define LL_RCC_I2C2_CLKSOURCE_PLL3R 691,45966
#define LL_RCC_I2C2_CLKSOURCE_PLL2R 693,46163
#define LL_RCC_I2C2_CLKSOURCE_HSI 695,46372
#define LL_RCC_I2C2_CLKSOURCE_CSI 696,46559
#define LL_RCC_I2C3_CLKSOURCE_PCLK3 699,46767
#define LL_RCC_I2C3_CLKSOURCE_PLL3R 700,46956
#define LL_RCC_I2C3_CLKSOURCE_HSI 701,47146
#define LL_RCC_I2C3_CLKSOURCE_CSI 702,47333
#define LL_RCC_I2C4_CLKSOURCE_PCLK3 706,47560
#define LL_RCC_I2C4_CLKSOURCE_PLL3R 707,47749
#define LL_RCC_I2C4_CLKSOURCE_HSI 708,47939
#define LL_RCC_I2C4_CLKSOURCE_CSI 709,48126
#define LL_RCC_I3C1_CLKSOURCE_PCLK1 718,48446
#define LL_RCC_I3C1_CLKSOURCE_PLL3R 720,48663
#define LL_RCC_I3C1_CLKSOURCE_PLL2R 722,48860
#define LL_RCC_I3C1_CLKSOURCE_HSI 724,49069
#define LL_RCC_I3C1_CLKSOURCE_NONE 725,49256
#define LL_RCC_I3C2_CLKSOURCE_PCLK3 728,49465
#define LL_RCC_I3C2_CLKSOURCE_PLL3R 730,49682
#define LL_RCC_I3C2_CLKSOURCE_PLL2R 732,49879
#define LL_RCC_I3C2_CLKSOURCE_HSI 734,50088
#define LL_RCC_I3C2_CLKSOURCE_NONE 735,50275
#define LL_RCC_SPI1_CLKSOURCE_PLL1Q 744,50596
#define LL_RCC_SPI1_CLKSOURCE_PLL2P 745,50806
#define LL_RCC_SPI1_CLKSOURCE_PLL3P 747,51044
#define LL_RCC_SPI1_CLKSOURCE_PIN 749,51273
#define LL_RCC_SPI1_CLKSOURCE_CLKP 750,51483
#define LL_RCC_SPI2_CLKSOURCE_PLL1Q 752,51695
#define LL_RCC_SPI2_CLKSOURCE_PLL2P 753,51905
#define LL_RCC_SPI2_CLKSOURCE_PLL3P 755,52143
#define LL_RCC_SPI2_CLKSOURCE_PIN 757,52372
#define LL_RCC_SPI2_CLKSOURCE_CLKP 758,52582
#define LL_RCC_SPI3_CLKSOURCE_PLL1Q 760,52794
#define LL_RCC_SPI3_CLKSOURCE_PLL2P 761,53004
#define LL_RCC_SPI3_CLKSOURCE_PLL3P 763,53242
#define LL_RCC_SPI3_CLKSOURCE_PIN 765,53471
#define LL_RCC_SPI3_CLKSOURCE_CLKP 766,53681
#define LL_RCC_SPI4_CLKSOURCE_PCLK2 769,53912
#define LL_RCC_SPI4_CLKSOURCE_PLL2Q 770,54122
#define LL_RCC_SPI4_CLKSOURCE_PLL3Q 771,54332
#define LL_RCC_SPI4_CLKSOURCE_HSI 772,54542
#define LL_RCC_SPI4_CLKSOURCE_CSI 773,54752
#define LL_RCC_SPI4_CLKSOURCE_HSE 774,54962
#define LL_RCC_SPI5_CLKSOURCE_PCLK3 778,55212
#define LL_RCC_SPI5_CLKSOURCE_PLL2Q 779,55422
#define LL_RCC_SPI5_CLKSOURCE_PLL3Q 780,55632
#define LL_RCC_SPI5_CLKSOURCE_HSI 781,55842
#define LL_RCC_SPI5_CLKSOURCE_CSI 782,56052
#define LL_RCC_SPI5_CLKSOURCE_HSE 783,56262
#define LL_RCC_SPI6_CLKSOURCE_PCLK2 787,56512
#define LL_RCC_SPI6_CLKSOURCE_PLL2Q 788,56722
#define LL_RCC_SPI6_CLKSOURCE_PLL3Q 789,56932
#define LL_RCC_SPI6_CLKSOURCE_HSI 790,57142
#define LL_RCC_SPI6_CLKSOURCE_CSI 791,57352
#define LL_RCC_SPI6_CLKSOURCE_HSE 792,57562
#define LL_RCC_LPTIM1_CLKSOURCE_PCLK3 801,57909
#define LL_RCC_LPTIM1_CLKSOURCE_PLL2P 802,58129
#define LL_RCC_LPTIM1_CLKSOURCE_PLL3R 804,58379
#define LL_RCC_LPTIM1_CLKSOURCE_LSE 806,58620
#define LL_RCC_LPTIM1_CLKSOURCE_LSI 807,58840
#define LL_RCC_LPTIM1_CLKSOURCE_CLKP 808,59060
#define LL_RCC_LPTIM2_CLKSOURCE_PCLK1 810,59282
#define LL_RCC_LPTIM2_CLKSOURCE_PLL2P 811,59502
#define LL_RCC_LPTIM2_CLKSOURCE_PLL3R 813,59752
#define LL_RCC_LPTIM2_CLKSOURCE_LSE 815,59993
#define LL_RCC_LPTIM2_CLKSOURCE_LSI 816,60213
#define LL_RCC_LPTIM2_CLKSOURCE_CLKP 817,60433
#define LL_RCC_LPTIM3_CLKSOURCE_PCLK3 820,60676
#define LL_RCC_LPTIM3_CLKSOURCE_PLL2P 821,60896
#define LL_RCC_LPTIM3_CLKSOURCE_PLL3R 822,61118
#define LL_RCC_LPTIM3_CLKSOURCE_LSE 823,61340
#define LL_RCC_LPTIM3_CLKSOURCE_LSI 824,61560
#define LL_RCC_LPTIM3_CLKSOURCE_CLKP 825,61780
#define LL_RCC_LPTIM4_CLKSOURCE_PCLK3 829,62044
#define LL_RCC_LPTIM4_CLKSOURCE_PLL2P 830,62264
#define LL_RCC_LPTIM4_CLKSOURCE_PLL3R 831,62486
#define LL_RCC_LPTIM4_CLKSOURCE_LSE 832,62708
#define LL_RCC_LPTIM4_CLKSOURCE_LSI 833,62928
#define LL_RCC_LPTIM4_CLKSOURCE_CLKP 834,63148
#define LL_RCC_LPTIM5_CLKSOURCE_PCLK3 838,63412
#define LL_RCC_LPTIM5_CLKSOURCE_PLL2P 839,63632
#define LL_RCC_LPTIM5_CLKSOURCE_PLL3R 840,63854
#define LL_RCC_LPTIM5_CLKSOURCE_LSE 841,64076
#define LL_RCC_LPTIM5_CLKSOURCE_LSI 842,64296
#define LL_RCC_LPTIM5_CLKSOURCE_CLKP 843,64516
#define LL_RCC_LPTIM6_CLKSOURCE_PCLK3 847,64780
#define LL_RCC_LPTIM6_CLKSOURCE_PLL2P 848,65000
#define LL_RCC_LPTIM6_CLKSOURCE_PLL3R 849,65222
#define LL_RCC_LPTIM6_CLKSOURCE_LSE 850,65444
#define LL_RCC_LPTIM6_CLKSOURCE_LSI 851,65664
#define LL_RCC_LPTIM6_CLKSOURCE_CLKP 852,65884
#define LL_RCC_FDCAN_CLKSOURCE_HSE 861,66249
#define LL_RCC_FDCAN_CLKSOURCE_PLL1Q 862,66371
#define LL_RCC_FDCAN_CLKSOURCE_PLL2Q 863,66496
#define LL_RCC_FDCAN_CLKSOURCE_NONE 864,66621
#define LL_RCC_SAI1_CLKSOURCE_PLL1Q 873,66875
#define LL_RCC_SAI1_CLKSOURCE_PLL2P 874,67085
#define LL_RCC_SAI1_CLKSOURCE_PLL3P 875,67295
#define LL_RCC_SAI1_CLKSOURCE_PIN 876,67505
#define LL_RCC_SAI1_CLKSOURCE_CLKP 877,67723
#define LL_RCC_SAI2_CLKSOURCE_PLL1Q 879,67933
#define LL_RCC_SAI2_CLKSOURCE_PLL2P 880,68143
#define LL_RCC_SAI2_CLKSOURCE_PLL3P 881,68353
#define LL_RCC_SAI2_CLKSOURCE_PIN 882,68563
#define LL_RCC_SAI2_CLKSOURCE_CLKP 883,68781
#define LL_RCC_SDMMC1_CLKSOURCE_PLL1Q 893,69154
#define LL_RCC_SDMMC1_CLKSOURCE_PLL2R 894,69341
#define LL_RCC_SDMMC2_CLKSOURCE_PLL1Q 896,69549
#define LL_RCC_SDMMC2_CLKSOURCE_PLL2R 897,69736
#define LL_RCC_RNG_CLKSOURCE_HSI48 907,70076
#define LL_RCC_RNG_CLKSOURCE_PLL1Q 908,70189
#define LL_RCC_RNG_CLKSOURCE_LSE 909,70303
#define LL_RCC_RNG_CLKSOURCE_LSI 910,70414
#define LL_RCC_USB_CLKSOURCE_NONE 919,70663
#define LL_RCC_USB_CLKSOURCE_PLL1Q 920,70773
#define LL_RCC_USB_CLKSOURCE_PLL3Q 922,70915
#define LL_RCC_USB_CLKSOURCE_HSI48 924,71048
#define LL_RCC_ADCDAC_CLKSOURCE_HCLK 933,71305
#define LL_RCC_ADCDAC_CLKSOURCE_SYSCLK 934,71446
#define LL_RCC_ADCDAC_CLKSOURCE_PLL2R 935,71590
#define LL_RCC_ADCDAC_CLKSOURCE_HSE 936,71734
#define LL_RCC_ADCDAC_CLKSOURCE_HSI 937,71875
#define LL_RCC_ADCDAC_CLKSOURCE_CSI 938,72016
#define LL_RCC_DAC_LP_CLKSOURCE_LSE 946,72280
#define LL_RCC_DAC_LP_CLKSOURCE_LSI 947,72410
#define LL_RCC_CEC_CLKSOURCE_LSE 956,72671
#define LL_RCC_CEC_CLKSOURCE_LSI 957,72788
#define LL_RCC_CEC_CLKSOURCE_CSI_DIV122 958,72905
#define LL_RCC_CEC_CLKSOURCE_NONE 959,73036
#define LL_RCC_OSPI_CLKSOURCE_HCLK 969,73328
#define LL_RCC_OSPI_CLKSOURCE_PLL1Q 970,73466
#define LL_RCC_OSPI_CLKSOURCE_PLL2R 971,73607
#define LL_RCC_OSPI_CLKSOURCE_CLKP 972,73748
#define LL_RCC_CLKP_CLKSOURCE_HSI 981,74018
#define LL_RCC_CLKP_CLKSOURCE_CSI 982,74145
#define LL_RCC_CLKP_CLKSOURCE_HSE 983,74272
#define LL_RCC_CLKP_CLKSOURCE_NONE 984,74399
#define LL_RCC_USART1_CLKSOURCE 992,74628
#define LL_RCC_USART2_CLKSOURCE 993,74800
#define LL_RCC_USART3_CLKSOURCE 994,74972
#define LL_RCC_USART6_CLKSOURCE 996,75165
#define LL_RCC_USART10_CLKSOURCE 999,75380
#define LL_RCC_USART11_CLKSOURCE 1002,75597
#define LL_RCC_UART4_CLKSOURCE 1012,75911
#define LL_RCC_UART5_CLKSOURCE 1013,76079
#define LL_RCC_UART7_CLKSOURCE 1014,76247
#define LL_RCC_UART8_CLKSOURCE 1015,76415
#define LL_RCC_UART9_CLKSOURCE 1016,76583
#define LL_RCC_UART12_CLKSOURCE 1017,76751
#define LL_RCC_SPI1_CLKSOURCE 1026,77035
#define LL_RCC_SPI2_CLKSOURCE 1027,77200
#define LL_RCC_SPI3_CLKSOURCE 1028,77365
#define LL_RCC_SPI4_CLKSOURCE 1030,77549
#define LL_RCC_SPI5_CLKSOURCE 1033,77752
#define LL_RCC_SPI6_CLKSOURCE 1036,77955
#define LL_RCC_LPUART1_CLKSOURCE 1045,78242
#define LL_RCC_I2C1_CLKSOURCE 1053,78443
#define LL_RCC_I2C2_CLKSOURCE 1054,78607
#define LL_RCC_I2C3_CLKSOURCE 1056,78790
#define LL_RCC_I2C4_CLKSOURCE 1059,78992
#define LL_RCC_I3C1_CLKSOURCE 1068,79272
#define LL_RCC_I3C2_CLKSOURCE 1070,79455
#define LL_RCC_LPTIM1_CLKSOURCE 1079,79739
#define LL_RCC_LPTIM2_CLKSOURCE 1080,79915
#define LL_RCC_LPTIM3_CLKSOURCE 1082,80112
#define LL_RCC_LPTIM4_CLKSOURCE 1085,80330
#define LL_RCC_LPTIM5_CLKSOURCE 1088,80548
#define LL_RCC_LPTIM6_CLKSOURCE 1091,80766
#define LL_RCC_SAI1_CLKSOURCE 1101,81080
#define LL_RCC_SAI2_CLKSOURCE 1102,81245
#define LL_RCC_SDMMC1_CLKSOURCE 1112,81550
#define LL_RCC_SDMMC2_CLKSOURCE 1114,81753
#define LL_RCC_RNG_CLKSOURCE 1124,82072
#define LL_RCC_USB_CLKSOURCE 1133,82293
#define LL_RCC_ADCDAC_CLKSOURCE 1142,82520
#define LL_RCC_DAC_LP_CLKSOURCE 1150,82731
#define LL_RCC_CEC_CLKSOURCE 1158,82930
#define LL_RCC_FDCAN_CLKSOURCE 1166,83097
#define LL_RCC_OCTOSPI_CLKSOURCE 1174,83311
#define LL_RCC_CLKP_CLKSOURCE 1182,83516
#define LL_RCC_PLL1SOURCE_NONE 1190,83713
#define LL_RCC_PLL1SOURCE_HSI 1191,83865
#define LL_RCC_PLL1SOURCE_CSI 1192,84018
#define LL_RCC_PLL1SOURCE_HSE 1193,84171
#define LL_RCC_PLLINPUTRANGE_1_2 1201,84422
#define LL_RCC_PLLINPUTRANGE_2_4 1202,84553
#define LL_RCC_PLLINPUTRANGE_4_8 1203,84684
#define LL_RCC_PLLINPUTRANGE_8_16 1204,84815
#define LL_RCC_PLLVCORANGE_WIDE 1212,85044
#define LL_RCC_PLLVCORANGE_MEDIUM 1213,85147
#define LL_RCC_PLL2SOURCE_NONE 1222,85348
#define LL_RCC_PLL2SOURCE_HSI 1223,85500
#define LL_RCC_PLL2SOURCE_CSI 1224,85653
#define LL_RCC_PLL2SOURCE_HSE 1225,85806
#define LL_RCC_PLL3SOURCE_NONE 1233,86055
#define LL_RCC_PLL3SOURCE_HSI 1234,86207
#define LL_RCC_PLL3SOURCE_CSI 1235,86360
#define LL_RCC_PLL3SOURCE_HSE 1236,86513
#define LL_RCC_ALL_SEC 1246,86862
#define LL_RCC_ALL_NSEC 1247,86977
#define LL_RCC_HSI_SEC 1249,87094
#define LL_RCC_HSI_NSEC 1250,87213
#define LL_RCC_HSE_SEC 1251,87338
#define LL_RCC_HSE_NSEC 1252,87457
#define LL_RCC_CSI_SEC 1253,87582
#define LL_RCC_CSI_NSEC 1254,87701
#define LL_RCC_LSI_SEC 1255,87826
#define LL_RCC_LSI_NSEC 1256,87945
#define LL_RCC_LSE_SEC 1257,88070
#define LL_RCC_LSE_NSEC 1258,88189
#define LL_RCC_SYSCLK_SEC 1259,88314
#define LL_RCC_SYSCLK_NSEC 1260,88461
#define LL_RCC_PRESCALERS_SEC 1261,88614
#define LL_RCC_PRESCALERS_NSEC 1262,88743
#define LL_RCC_PLL1_SEC 1263,88878
#define LL_RCC_PLL1_NSEC 1264,89002
#define LL_RCC_PLL2_SEC 1265,89132
#define LL_RCC_PLL2_NSEC 1266,89252
#define LL_RCC_PLL3_SEC 1267,89378
#define LL_RCC_PLL3_NSEC 1268,89498
#define LL_RCC_HSI48_SEC 1269,89624
#define LL_RCC_HSI48_NSEC 1270,89745
#define LL_RCC_RESET_FLAGS_SEC 1271,89872
#define LL_RCC_RESET_FLAGS_NSEC 1272,89984
#define LL_RCC_CKPERSEL_SEC 1273,90103
#define LL_RCC_CKPERSEL_NSEC 1274,90224
#define LL_RCC_WriteReg(1299,90849
#define LL_RCC_ReadReg(1306,91055
#define __LL_RCC_CALC_PLL1CLK_P_FREQ(1326,91772
#define __LL_RCC_CALC_PLL1CLK_Q_FREQ(1339,92468
#define __LL_RCC_CALC_PLL1CLK_R_FREQ(1353,93166
#define __LL_RCC_CALC_PLL2CLK_P_FREQ(1366,93860
#define __LL_RCC_CALC_PLL2CLK_Q_FREQ(1379,94555
#define __LL_RCC_CALC_PLL2CLK_R_FREQ(1392,95251
#define __LL_RCC_CALC_PLL3CLK_P_FREQ(1405,95947
#define __LL_RCC_CALC_PLL3CLK_Q_FREQ(1418,96636
#define __LL_RCC_CALC_PLL3CLK_R_FREQ(1431,97325
#define __LL_RCC_CALC_HCLK_FREQ(1449,98143
#define __LL_RCC_CALC_PCLK1_FREQ(1463,98764
#define __LL_RCC_CALC_PCLK2_FREQ(1477,99388
#define __LL_RCC_CALC_PCLK3_FREQ(1492,99992
#define __LL_RCC_CALC_HSI_FREQ(1504,100489
__STATIC_INLINE void LL_RCC_HSE_EnableCSS(1528,100982
__STATIC_INLINE void LL_RCC_HSE_EnableBypass(1538,101227
__STATIC_INLINE void LL_RCC_HSE_DisableBypass(1548,101475
__STATIC_INLINE void LL_RCC_HSE_Enable(1558,101713
__STATIC_INLINE void LL_RCC_HSE_Disable(1568,101943
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(1578,102184
__STATIC_INLINE void LL_RCC_HSE_SetExternalClockType(1592,102719
__STATIC_INLINE uint32_t LL_RCC_HSE_GetExternalClockType(1604,103151
__STATIC_INLINE void LL_RCC_HSI_Enable(1622,103471
__STATIC_INLINE void LL_RCC_HSI_Disable(1632,103684
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(1642,103923
__STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(1653,104283
__STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(1663,104549
__STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(1673,104824
__STATIC_INLINE uint32_t LL_RCC_HSI_IsDividerReady(1683,105146
__STATIC_INLINE void LL_RCC_HSI_SetDivider(1698,105646
__STATIC_INLINE uint32_t LL_RCC_HSI_GetDivider(1712,106075
__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(1724,106464
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(1738,107036
__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(1748,107384
__STATIC_INLINE void LL_RCC_CSI_Enable(1766,107738
__STATIC_INLINE void LL_RCC_CSI_Disable(1776,107951
__STATIC_INLINE uint32_t LL_RCC_CSI_IsReady(1786,108190
__STATIC_INLINE void LL_RCC_CSI_EnableInStopMode(1796,108510
__STATIC_INLINE void LL_RCC_CSI_DisableInStopMode(1806,108796
__STATIC_INLINE uint32_t LL_RCC_CSI_IsEnabledInStopMode(1816,109071
__STATIC_INLINE uint32_t LL_RCC_CSI_GetCalibration(1828,109503
__STATIC_INLINE void LL_RCC_CSI_SetCalibTrimming(1842,110073
__STATIC_INLINE uint32_t LL_RCC_CSI_GetCalibTrimming(1852,110399
__STATIC_INLINE void LL_RCC_HSI48_Enable(1870,110749
__STATIC_INLINE void LL_RCC_HSI48_Disable(1880,110958
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(1890,111206
__STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(1900,111518
__STATIC_INLINE void LL_RCC_LSE_Enable(1918,111888
__STATIC_INLINE void LL_RCC_LSE_Disable(1928,112125
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(1938,112370
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(1948,112661
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(1958,112912
__STATIC_INLINE void LL_RCC_LSE_SetExternalClockType(1974,113466
__STATIC_INLINE uint32_t LL_RCC_LSE_GetExternalClockType(1986,113904
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(2002,114516
__STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(2016,115028
__STATIC_INLINE void LL_RCC_LSE_EnableCSS(2026,115298
__STATIC_INLINE void LL_RCC_LSE_DisableCSS(2038,115681
__STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(2048,115946
__STATIC_INLINE void LL_RCC_LSI_Enable(2066,116289
__STATIC_INLINE void LL_RCC_LSI_Disable(2076,116507
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(2086,116745
__STATIC_INLINE void LL_RCC_LSCO_Enable(2106,117110
__STATIC_INLINE void LL_RCC_LSCO_Disable(2116,117354
__STATIC_INLINE void LL_RCC_LSCO_SetSource(2129,117784
__STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(2141,118206
__STATIC_INLINE void LL_RCC_SetSysClkSource(2164,118808
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(2178,119327
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(2198,120041
__STATIC_INLINE void LL_RCC_SetSystickClockSource(2212,120542
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(2228,121097
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(2244,121632
__STATIC_INLINE void LL_RCC_SetAPB3Prescaler(2260,122167
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(2279,122861
__STATIC_INLINE uint32_t LL_RCC_GetSystickClockSource(2292,123328
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(2307,123843
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(2322,124346
__STATIC_INLINE uint32_t LL_RCC_GetAPB3Prescaler(2337,124849
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(2350,125310
__STATIC_INLINE uint32_t LL_RCC_GetClkAfterWakeFromStop(2362,125755
__STATIC_INLINE void LL_RCC_ConfigMCO(2425,128182
__STATIC_INLINE void LL_RCC_SetClockSource(2640,139216
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(2696,142067
__STATIC_INLINE void LL_RCC_SetUARTClockSource(2749,144609
__STATIC_INLINE void LL_RCC_SetLPUARTClockSource(2769,145363
__STATIC_INLINE void LL_RCC_SetI2CClockSource(2804,146997
__STATIC_INLINE void LL_RCC_SetI3CClockSource(2827,147929
__STATIC_INLINE void LL_RCC_SetSPIClockSource(2878,150400
__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(2932,153129
__STATIC_INLINE void LL_RCC_SetFDCANClockSource(2947,153630
__STATIC_INLINE void LL_RCC_SetSAIClockSource(2970,154580
__STATIC_INLINE void LL_RCC_SetSDMMCClockSource(2988,155238
__STATIC_INLINE void LL_RCC_SetRNGClockSource(3004,155789
__STATIC_INLINE void LL_RCC_SetUSBClockSource(3022,156423
__STATIC_INLINE void LL_RCC_SetADCDACClockSource(3040,157121
__STATIC_INLINE void LL_RCC_SetDACLPClockSource(3053,157601
__STATIC_INLINE void LL_RCC_SetCECClockSource(3068,158128
__STATIC_INLINE void LL_RCC_SetOCTOSPIClockSource(3085,158741
__STATIC_INLINE void LL_RCC_SetCLKPClockSource(3101,159333
__STATIC_INLINE uint32_t LL_RCC_GetClockSource(3342,171853
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(3404,175134
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(3463,177980
__STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(3484,178815
__STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(3523,180656
__STATIC_INLINE uint32_t LL_RCC_GetI3CClockSource(3549,181767
__STATIC_INLINE uint32_t LL_RCC_GetSPIClockSource(3606,184552
__STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(3666,187612
__STATIC_INLINE void LL_RCC_TIMIC_Enable(3676,187885
__STATIC_INLINE void LL_RCC_TIMIC_Disable(3686,188144
__STATIC_INLINE uint32_t LL_RCC_GetFDCANClockSource(3701,188709
__STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(3726,189771
__STATIC_INLINE uint32_t LL_RCC_GetSDMMCClockSource(3748,190625
__STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(3765,191254
__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(3784,191956
__STATIC_INLINE uint32_t LL_RCC_GetADCDACClockSource(3803,192728
__STATIC_INLINE uint32_t LL_RCC_GetDACLPClockSource(3817,193276
__STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(3832,193854
__STATIC_INLINE uint32_t LL_RCC_GetOCTOSPIClockSource(3849,194520
__STATIC_INLINE uint32_t LL_RCC_GetCLKPClockSource(3866,195177
__STATIC_INLINE void LL_RCC_SetKerWakeUpClkSource(3879,195641
__STATIC_INLINE uint32_t LL_RCC_GetKerWakeUpClkSource(3891,196084
__STATIC_INLINE void LL_RCC_SetRTCClockSource(3917,196926
__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(3931,197420
__STATIC_INLINE void LL_RCC_EnableRTC(3941,197655
__STATIC_INLINE void LL_RCC_DisableRTC(3951,197859
__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(3961,198111
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(3971,198394
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(3981,198646
__STATIC_INLINE void LL_RCC_SetRTC_HSEPrescaler(4055,201801
__STATIC_INLINE uint32_t LL_RCC_GetRTC_HSEPrescaler(4128,204951
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(4150,205481
__STATIC_INLINE uint32_t LL_RCC_GetTIMPrescaler(4162,205895
__STATIC_INLINE void LL_RCC_PLL1_Enable(4180,206206
__STATIC_INLINE void LL_RCC_PLL1_Disable(4191,206488
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsReady(4201,206723
__STATIC_INLINE void LL_RCC_PLL1P_Enable(4212,207070
__STATIC_INLINE void LL_RCC_PLL1P_Disable(4224,207406
__STATIC_INLINE void LL_RCC_PLL1Q_Enable(4235,207705
__STATIC_INLINE void LL_RCC_PLL1Q_Disable(4247,208051
__STATIC_INLINE void LL_RCC_PLL1R_Enable(4258,208350
__STATIC_INLINE void LL_RCC_PLL1R_Disable(4270,208696
__STATIC_INLINE uint32_t LL_RCC_PLL1P_IsEnabled(4280,208961
__STATIC_INLINE uint32_t LL_RCC_PLL1Q_IsEnabled(4290,209278
__STATIC_INLINE uint32_t LL_RCC_PLL1R_IsEnabled(4300,209595
__STATIC_INLINE void LL_RCC_PLL1_ConfigDomain_SYS(4322,210667
__STATIC_INLINE void LL_RCC_PLL1_SetSource(4339,211471
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetSource(4353,211987
__STATIC_INLINE void LL_RCC_PLL1_SetN(4363,212306
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetN(4373,212618
__STATIC_INLINE void LL_RCC_PLL1_SetP(4384,213015
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetP(4395,213347
__STATIC_INLINE void LL_RCC_PLL1_SetQ(4407,213725
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetQ(4418,214067
__STATIC_INLINE void LL_RCC_PLL1_SetR(4429,214431
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetR(4440,214765
__STATIC_INLINE void LL_RCC_PLL1_SetM(4450,215118
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetM(4460,215429
__STATIC_INLINE void LL_RCC_PLL1FRACN_Enable(4470,215715
__STATIC_INLINE uint32_t LL_RCC_PLL1FRACN_IsEnabled(4480,215996
__STATIC_INLINE void LL_RCC_PLL1FRACN_Disable(4490,216303
__STATIC_INLINE void LL_RCC_PLL1_SetFRACN(4500,216609
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetFRACN(4510,216938
__STATIC_INLINE void LL_RCC_PLL1_SetVCOInputRange(4526,217577
__STATIC_INLINE void LL_RCC_PLL1_SetVCOOutputRange(4540,218126
__STATIC_INLINE void LL_RCC_PLL2_Enable(4558,218483
__STATIC_INLINE void LL_RCC_PLL2_Disable(4568,218686
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(4578,218917
__STATIC_INLINE void LL_RCC_PLL2_SetSource(4593,219446
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetSource(4607,219962
__STATIC_INLINE void LL_RCC_PLL2_SetM(4618,220329
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetM(4628,220615
__STATIC_INLINE void LL_RCC_PLL2_SetN(4638,220943
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetN(4648,221244
__STATIC_INLINE void LL_RCC_PLL2_SetP(4659,221610
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetP(4670,221940
__STATIC_INLINE void LL_RCC_PLL2_SetQ(4682,222310
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetQ(4693,222644
__STATIC_INLINE void  LL_RCC_PLL2_SetR(4704,223034
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetR(4715,223373
__STATIC_INLINE void LL_RCC_PLL2P_Enable(4725,223649
__STATIC_INLINE void LL_RCC_PLL2P_Disable(4737,223986
__STATIC_INLINE void LL_RCC_PLL2Q_Enable(4747,224211
__STATIC_INLINE void LL_RCC_PLL2Q_Disable(4759,224547
__STATIC_INLINE void LL_RCC_PLL2R_Enable(4769,224772
__STATIC_INLINE void LL_RCC_PLL2R_Disable(4781,225109
__STATIC_INLINE uint32_t LL_RCC_PLL2P_IsEnabled(4791,225375
__STATIC_INLINE uint32_t LL_RCC_PLL2Q_IsEnabled(4801,225693
__STATIC_INLINE uint32_t LL_RCC_PLL2R_IsEnabled(4811,226011
__STATIC_INLINE void LL_RCC_PLL2FRACN_Enable(4821,226306
__STATIC_INLINE uint32_t LL_RCC_PLL2FRACN_IsEnabled(4831,226587
__STATIC_INLINE void LL_RCC_PLL2FRACN_Disable(4841,226894
__STATIC_INLINE void LL_RCC_PLL2_SetFRACN(4851,227200
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetFRACN(4861,227529
__STATIC_INLINE void LL_RCC_PLL2_SetVCOInputRange(4877,228168
__STATIC_INLINE void LL_RCC_PLL2_SetVCOOutputRange(4891,228718
__STATIC_INLINE void LL_RCC_PLL3_Enable(4910,229103
__STATIC_INLINE void LL_RCC_PLL3_Disable(4920,229306
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(4930,229540
__STATIC_INLINE void LL_RCC_PLL3_SetSource(4946,230070
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetSource(4960,230584
__STATIC_INLINE void LL_RCC_PLL3_SetN(4970,230892
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetN(4980,231193
__STATIC_INLINE void LL_RCC_PLL3_SetP(4991,231559
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetP(5002,231889
__STATIC_INLINE void LL_RCC_PLL3_SetQ(5013,232257
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetQ(5024,232591
__STATIC_INLINE void LL_RCC_PLL3_SetR(5035,232960
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetR(5046,233298
__STATIC_INLINE void LL_RCC_PLL3_SetM(5056,233627
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetM(5066,233913
__STATIC_INLINE void LL_RCC_PLL3P_Enable(5076,234180
__STATIC_INLINE void LL_RCC_PLL3P_Disable(5088,234517
__STATIC_INLINE void LL_RCC_PLL3Q_Enable(5098,234742
__STATIC_INLINE void LL_RCC_PLL3Q_Disable(5110,235079
__STATIC_INLINE void LL_RCC_PLL3R_Enable(5120,235304
__STATIC_INLINE void LL_RCC_PLL3R_Disable(5132,235641
__STATIC_INLINE uint32_t LL_RCC_PLL3P_IsEnabled(5142,235907
__STATIC_INLINE uint32_t LL_RCC_PLL3Q_IsEnabled(5152,236225
__STATIC_INLINE uint32_t LL_RCC_PLL3R_IsEnabled(5162,236543
__STATIC_INLINE void LL_RCC_PLL3FRACN_Enable(5172,236838
__STATIC_INLINE uint32_t LL_RCC_PLL3FRACN_IsEnabled(5182,237119
__STATIC_INLINE void LL_RCC_PLL3FRACN_Disable(5192,237426
__STATIC_INLINE void LL_RCC_PLL3_SetFRACN(5202,237732
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetFRACN(5212,238061
__STATIC_INLINE void LL_RCC_PLL3_SetVCOInputRange(5228,238700
__STATIC_INLINE void LL_RCC_PLL3_SetVCOOutputRange(5242,239250
__STATIC_INLINE void LL_RCC_EnableSecPrivilegedMode(5262,239736
__STATIC_INLINE void LL_RCC_DisableSecPrivilegedMode(5272,240002
__STATIC_INLINE void LL_RCC_EnableNSecPrivilegedMode(5285,240368
__STATIC_INLINE void LL_RCC_DisableNSecPrivilegedMode(5295,240642
__STATIC_INLINE uint32_t LL_RCC_IsEnabledSecPrivilegedMode(5305,240958
__STATIC_INLINE uint32_t LL_RCC_IsEnabledNSecPrivilegedMode(5315,241328
__STATIC_INLINE void LL_RCC_EnablePrivilegedMode(5326,241638
__STATIC_INLINE void LL_RCC_DisablePrivilegedMode(5336,241889
__STATIC_INLINE uint32_t LL_RCC_IsEnabledPrivilegedMode(5346,242188
__STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(5366,242617
__STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(5376,242855
__STATIC_INLINE void LL_RCC_ClearFlag_CSIRDY(5386,243093
__STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(5396,243331
__STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(5406,243569
__STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(5417,243814
__STATIC_INLINE void LL_RCC_ClearFlag_PLL1RDY(5427,244059
__STATIC_INLINE void LL_RCC_ClearFlag_PLL2RDY(5437,244302
__STATIC_INLINE void LL_RCC_ClearFlag_PLL3RDY(5448,244573
__STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(5459,244847
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(5469,245120
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(5479,245444
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_CSIRDY(5489,245768
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(5499,246092
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(5509,246416
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(5519,246744
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLL1RDY(5528,247075
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLL2RDY(5538,247405
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLL3RDY(5549,247763
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(5560,248124
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(5570,248464
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(5580,248793
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(5590,249115
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(5600,249439
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(5610,249771
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_BORRST(5620,250093
__STATIC_INLINE void LL_RCC_ClearResetFlags(5630,250386
__STATIC_INLINE void LL_RCC_EnableIT_LSIRDY(5648,250703
__STATIC_INLINE void LL_RCC_EnableIT_LSERDY(5658,250936
__STATIC_INLINE void LL_RCC_EnableIT_CSIRDY(5668,251169
__STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(5678,251402
__STATIC_INLINE void LL_RCC_EnableIT_HSERDY(5688,251635
__STATIC_INLINE void LL_RCC_EnableIT_HSI48RDY(5698,251873
__STATIC_INLINE void LL_RCC_EnableIT_PLL1RDY(5708,252113
__STATIC_INLINE void LL_RCC_EnableIT_PLL2RDY(5718,252351
__STATIC_INLINE void LL_RCC_EnableIT_PLL3RDY(5729,252617
__STATIC_INLINE void LL_RCC_DisableIT_LSIRDY(5740,252873
__STATIC_INLINE void LL_RCC_DisableIT_LSERDY(5750,253111
__STATIC_INLINE void LL_RCC_DisableIT_CSIRDY(5760,253349
__STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(5770,253587
__STATIC_INLINE void LL_RCC_DisableIT_HSERDY(5780,253825
__STATIC_INLINE void LL_RCC_DisableIT_HSI48RDY(5790,254068
__STATIC_INLINE void LL_RCC_DisableIT_PLL1RDY(5800,254313
__STATIC_INLINE void LL_RCC_DisableIT_PLL2RDY(5810,254556
__STATIC_INLINE void LL_RCC_DisableIT_PLL3RDY(5821,254827
__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(5832,255139
__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(5842,255479
__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_CSIRDY(5852,255819
__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(5862,256159
__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(5872,256499
__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSI48RDY(5882,256844
__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLL1RDY(5891,257191
__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLL2RDY(5901,257537
__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLL3RDY(5912,257911
__STATIC_INLINE void LL_RCC_ConfigSecure(5960,260150
__STATIC_INLINE uint32_t LL_RCC_GetConfigSecure(6000,262280

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_system.h,11011
#define STM32H5xx_LL_SYSTEM_H33,1336
#define LL_SBS_HDPL_INCREMENT_VALUE 59,2033
#define LL_SBS_DBG_UNLOCK 60,2151
#define LL_SBS_ACCESS_PORT_UNLOCK 61,2262
#define LL_SBS_DBG_CONFIG_LOCK 62,2379
#define LL_SBS_DBG_CONFIG_UNLOCK 63,2502
#define LL_SBS_DEBUG_SEC_NSEC 64,2627
#define LL_SBS_DEBUG_NSEC 65,2762
#define LL_SBS_FASTMODEPLUS_PB6 81,3322
#define LL_SBS_FASTMODEPLUS_PB7 82,3416
#define LL_SBS_FASTMODEPLUS_PB8 83,3510
#define LL_SBS_FASTMODEPLUS_PB9 85,3635
#define LL_SBS_VDD_CELL_CODE 94,3872
#define LL_SBS_VDD_REGISTER_CODE 95,4002
#define LL_SBS_VDDIO_CELL_CODE 103,4260
#define LL_SBS_VDDIO_REGISTER_CODE 104,4391
#define LL_SBS_ETH_MII 113,4667
#define LL_SBS_ETH_RMII 114,4796
#define LL_SBS_MEMORIES_ERASE_MCLR_ON_GOING 124,5075
#define LL_SBS_MEMORIES_ERASE_MCLR_ENDED 125,5252
#define LL_SBS_MEMORIES_ERASE_IPMEE_ON_GOING 126,5408
#define LL_SBS_MEMORIES_ERASE_IPMEE_ENDED 127,5583
#define LL_SBS_TIMBREAK_ECC 135,5829
#define LL_SBS_TIMBREAK_PVD 137,6053
#define LL_SBS_TIMBREAK_SRAM_ECC 140,6388
#define LL_SBS_TIMBREAK_LOCKUP 142,6625
#define LL_SBS_EPOCH_SEL_NONSECURE 152,6961
#define LL_SBS_EPOCH_SEL_SECURE 153,7066
#define LL_SBS_EPOCH_SEL_PUFCHECK 154,7167
#define LL_SBS_OBKHDPL_INCR_0 163,7392
#define LL_SBS_OBKHDPL_INCR_1 164,7565
#define LL_SBS_OBKHDPL_INCR_2 165,7738
#define LL_SBS_OBKHDPL_INCR_3 166,7911
#define LL_SBS_HDPL_VALUE_0 174,8171
#define LL_SBS_HDPL_VALUE_1 175,8274
#define LL_SBS_HDPL_VALUE_2 176,8377
#define LL_SBS_HDPL_VALUE_3 177,8480
#define LL_SBS_MPU_NSEC 186,8720
#define LL_SBS_VTOR_NSEC 187,8859
#define LL_SBS_LOCK_ALL_NSEC 188,8999
#define LL_SBS_SAU 198,9345
#define LL_SBS_MPU_SEC 199,9464
#define LL_SBS_VTOR_AIRCR_SEC 200,9590
#define LL_SBS_LOCK_ALL_SEC 201,9722
#define LL_SBS_CLOCK_SEC 210,10036
#define LL_SBS_CLOCK_NSEC 211,10152
#define LL_SBS_CLASSB_SEC 212,10274
#define LL_SBS_CLASSB_NSEC 213,10388
#define LL_SBS_FPU_SEC 214,10508
#define LL_SBS_FPU_NSEC 215,10618
#define LL_DBGMCU_TRACE_NONE 224,10871
#define LL_DBGMCU_TRACE_ASYNCH 225,11011
#define LL_DBGMCU_TRACE_SYNCH_SIZE1 226,11154
#define LL_DBGMCU_TRACE_SYNCH_SIZE2 227,11323
#define LL_DBGMCU_TRACE_SYNCH_SIZE4 228,11492
#define LL_DBGMCU_APB1_GRP1_TIM2_STOP 236,11774
#define LL_DBGMCU_APB1_GRP1_TIM3_STOP 237,11918
#define LL_DBGMCU_APB1_GRP1_TIM4_STOP 239,12081
#define LL_DBGMCU_APB1_GRP1_TIM5_STOP 242,12263
#define LL_DBGMCU_APB1_GRP1_TIM6_STOP 244,12426
#define LL_DBGMCU_APB1_GRP1_TIM7_STOP 245,12570
#define LL_DBGMCU_APB1_GRP1_TIM12_STOP 247,12734
#define LL_DBGMCU_APB1_GRP1_TIM13_STOP 250,12919
#define LL_DBGMCU_APB1_GRP1_TIM14_STOP 253,13104
#define LL_DBGMCU_APB1_GRP1_WWDG_STOP 255,13269
#define LL_DBGMCU_APB1_GRP1_IWDG_STOP 256,13421
#define LL_DBGMCU_APB1_GRP1_I2C1_STOP 257,13578
#define LL_DBGMCU_APB1_GRP1_I2C2_STOP 258,13694
#define LL_DBGMCU_APB1_GRP1_I3C1_STOP 259,13810
#define LL_DBGMCU_APB1_GRP2_LPTIM2_STOP 267,14039
#define LL_DBGMCU_APB2_GRP1_TIM1_STOP 275,14298
#define LL_DBGMCU_APB2_GRP1_TIM8_STOP 277,14461
#define LL_DBGMCU_APB2_GRP1_TIM15_STOP 280,14644
#define LL_DBGMCU_APB2_GRP1_TIM16_STOP 283,14829
#define LL_DBGMCU_APB2_GRP1_TIM17_STOP 286,15014
#define LL_DBGMCU_APB3_GRP1_I2C3_STOP 296,15311
#define LL_DBGMCU_APB3_GRP1_I2C4_STOP 299,15493
#define LL_DBGMCU_APB3_GRP1_I3C2_STOP 302,15675
#define LL_DBGMCU_APB3_GRP1_LPTIM1_STOP 304,15838
#define LL_DBGMCU_APB3_GRP1_LPTIM3_STOP 306,16005
#define LL_DBGMCU_APB3_GRP1_LPTIM4_STOP 309,16193
#define LL_DBGMCU_APB3_GRP1_LPTIM5_STOP 312,16381
#define LL_DBGMCU_APB3_GRP1_LPTIM6_STOP 315,16569
#define LL_DBGMCU_APB3_GRP1_RTC_STOP 317,16736
#define LL_VREFBUF_VOLTAGE_SCALE0 327,16998
#define LL_VREFBUF_VOLTAGE_SCALE1 328,17131
#define LL_VREFBUF_VOLTAGE_SCALE2 329,17264
#define LL_VREFBUF_VOLTAGE_SCALE3 330,17397
#define LL_FLASH_LATENCY_0 339,17643
#define LL_FLASH_LATENCY_1 340,17741
#define LL_FLASH_LATENCY_2 341,17838
#define LL_FLASH_LATENCY_3 342,17936
#define LL_FLASH_LATENCY_4 343,18036
#define LL_FLASH_LATENCY_5 344,18135
#define LL_FLASH_LATENCY_6 345,18234
#define LL_FLASH_LATENCY_7 346,18331
#define LL_FLASH_LATENCY_8 347,18431
#define LL_FLASH_LATENCY_9 348,18531
#define LL_FLASH_LATENCY_10 349,18630
#define LL_FLASH_LATENCY_11 350,18728
#define LL_FLASH_LATENCY_12 351,18829
#define LL_FLASH_LATENCY_13 352,18930
#define LL_FLASH_LATENCY_14 353,19033
#define LL_FLASH_LATENCY_15 354,19136
__STATIC_INLINE void LL_SBS_SetPHYInterface(383,19898
__STATIC_INLINE uint32_t LL_SBS_GetPHYInterface(395,20278
__STATIC_INLINE void LL_SBS_EnableFastModePlus(412,20928
__STATIC_INLINE void LL_SBS_DisableFastModePlus(428,21549
__STATIC_INLINE void LL_SBS_EnableIT_FPU_IOC(438,21839
__STATIC_INLINE void LL_SBS_EnableIT_FPU_DZC(448,22101
__STATIC_INLINE void LL_SBS_EnableIT_FPU_UFC(458,22358
__STATIC_INLINE void LL_SBS_EnableIT_FPU_OFC(468,22614
__STATIC_INLINE void LL_SBS_EnableIT_FPU_IDC(478,22876
__STATIC_INLINE void LL_SBS_EnableIT_FPU_IXC(488,23131
__STATIC_INLINE void LL_SBS_DisableIT_FPU_IOC(498,23398
__STATIC_INLINE void LL_SBS_DisableIT_FPU_DZC(508,23666
__STATIC_INLINE void LL_SBS_DisableIT_FPU_UFC(518,23928
__STATIC_INLINE void LL_SBS_DisableIT_FPU_OFC(528,24189
__STATIC_INLINE void LL_SBS_DisableIT_FPU_IDC(538,24456
__STATIC_INLINE void LL_SBS_DisableIT_FPU_IXC(548,24716
__STATIC_INLINE uint32_t LL_SBS_IsEnabledIT_FPU_IOC(558,25038
__STATIC_INLINE uint32_t LL_SBS_IsEnabledIT_FPU_DZC(568,25408
__STATIC_INLINE uint32_t LL_SBS_IsEnabledIT_FPU_UFC(578,25773
__STATIC_INLINE uint32_t LL_SBS_IsEnabledIT_FPU_OFC(588,26137
__STATIC_INLINE uint32_t LL_SBS_IsEnabledIT_FPU_IDC(598,26503
__STATIC_INLINE uint32_t LL_SBS_IsEnabledIT_FPU_IXC(608,26862
__STATIC_INLINE void LL_SBS_SetTIMBreakInputs(627,27674
__STATIC_INLINE uint32_t LL_SBS_GetTIMBreakInputs(644,28412
__STATIC_INLINE void LL_SBS_EPOCHSelection(660,29142
__STATIC_INLINE uint32_t LL_SBS_GetEPOCHSelection(673,29724
__STATIC_INLINE  void LL_SBS_FLASH_DisableECCNMI(684,30093
__STATIC_INLINE  void LL_SBS_FLASH_EnableECCNMI(694,30399
__STATIC_INLINE void LL_SBS_IncrementHDPLValue(708,30735
__STATIC_INLINE uint32_t LL_SBS_GetHDPLValue(723,31267
__STATIC_INLINE void LL_SBS_SetOBKHDPL(740,31910
__STATIC_INLINE  uint32_t LL_SBS_GetOBKHDPL(755,32522
__STATIC_INLINE void LL_SBS_SetAuthDbgHDPL(778,33144
__STATIC_INLINE uint32_t LL_SBS_GetAuthDbgHDPL(791,33652
__STATIC_INLINE void LL_SBS_SetAuthDbgSec(806,34301
__STATIC_INLINE uint32_t LL_SBS_GetAuthDbgSec(819,34893
__STATIC_INLINE void LL_SBS_UnlockDebug(830,35188
__STATIC_INLINE uint32_t LL_SBS_IsUnlockedDebug(840,35463
__STATIC_INLINE void LL_SBS_UnlockAccessPort(850,35743
__STATIC_INLINE uint32_t LL_SBS_IsUnlockedAccessPort(860,36040
__STATIC_INLINE void LL_SBS_LockDebugConfig(870,36342
__STATIC_INLINE uint32_t LL_SBS_IsLockedDebugConfig(880,36653
__STATIC_INLINE void LL_SBS_NonSecureLock(906,37563
__STATIC_INLINE uint32_t LL_SBS_GetNonSecureLock(922,38247
__STATIC_INLINE void LL_SBS_SecureLock(943,39212
__STATIC_INLINE uint32_t LL_SBS_GetSecureLock(961,40014
__STATIC_INLINE void LL_SBS_ConfigSecure(989,40992
__STATIC_INLINE uint32_t LL_SBS_GetConfigSecure(1005,41664
__STATIC_INLINE uint32_t LL_SBS_GetPMOSVddCompensationValue(1028,42243
__STATIC_INLINE uint32_t LL_SBS_GetNMOSVddCompensationValue(1038,42607
__STATIC_INLINE uint32_t LL_SBS_GetPMOSVddIO2CompensationValue(1048,42977
__STATIC_INLINE uint32_t LL_SBS_GetNMOSVddIO2CompensationValue(1058,43350
__STATIC_INLINE void LL_SBS_SetPMOSVddCompensationCode(1071,43840
__STATIC_INLINE uint32_t LL_SBS_GetPMOSVddCompensationCode(1081,44237
__STATIC_INLINE void LL_SBS_SetPMOSVddIOCompensationCode(1094,44730
__STATIC_INLINE uint32_t LL_SBS_GetPMOSVddIOCompensationCode(1104,45128
__STATIC_INLINE void LL_SBS_SetNMOSVddCompensationCode(1117,45614
__STATIC_INLINE uint32_t LL_SBS_GetNMOSVddCompensationCode(1127,46031
__STATIC_INLINE void LL_SBS_SetNMOSVddIOCompensationCode(1140,46524
__STATIC_INLINE uint32_t LL_SBS_GetNMOSVddIOCompensationCode(1151,46929
__STATIC_INLINE void LL_SBS_EnableVddCompensationCell(1163,47354
__STATIC_INLINE void LL_SBS_EnableVddIOCompensationCell(1175,47752
__STATIC_INLINE void LL_SBS_DisableVddCompensationCell(1187,48146
__STATIC_INLINE void LL_SBS_DisableVddIOCompensationCell(1199,48549
__STATIC_INLINE uint32_t LL_SBS_IsEnabled_VddCompensationCell(1209,48852
__STATIC_INLINE uint32_t LL_SBS_IsEnabled_VddIOCompensationCell(1219,49202
__STATIC_INLINE uint32_t LL_SBS_IsActiveFlag_VddCMPCR(1229,49535
__STATIC_INLINE uint32_t LL_SBS_IsActiveFlag_VddIOCMPCR(1239,49866
__STATIC_INLINE void LL_SBS_SetVddCellCompensationCode(1254,50533
__STATIC_INLINE void LL_SBS_SetVddIOCellCompensationCode(1268,51170
__STATIC_INLINE uint32_t LL_SBS_GetVddCellCompensationCode(1280,51713
__STATIC_INLINE uint32_t LL_SBS_GetVddIOCellCompensationCode(1292,52278
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(1310,52696
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(1321,53077
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(1331,53390
__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(1341,53651
__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(1351,53919
__STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(1361,54192
__STATIC_INLINE void LL_DBGMCU_EnableTraceClock(1372,54449
__STATIC_INLINE void LL_DBGMCU_DisableTraceClock(1382,54699
__STATIC_INLINE uint32_t LL_DBGMCU_IsEnabledTraceClock(1393,54989
__STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(1410,55697
__STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(1426,56380
__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(1451,57532
__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(1463,57953
__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(1488,59068
__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(1500,59497
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(1516,60112
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(1532,60727
__STATIC_INLINE void LL_DBGMCU_APB3_GRP1_FreezePeriph(1547,61286
__STATIC_INLINE void LL_DBGMCU_APB3_GRP1_UnFreezePeriph(1562,61846
__STATIC_INLINE void LL_VREFBUF_Enable(1581,62206
__STATIC_INLINE void LL_VREFBUF_Disable(1591,62440
__STATIC_INLINE void LL_VREFBUF_EnableHIZ(1601,62695
__STATIC_INLINE void LL_VREFBUF_DisableHIZ(1611,62996
__STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(1626,63508
__STATIC_INLINE uint32_t LL_VREFBUF_GetVoltageScaling(1640,64021
__STATIC_INLINE uint32_t LL_VREFBUF_IsVREFReady(1650,64319
__STATIC_INLINE uint32_t LL_VREFBUF_GetTrimming(1660,64633
__STATIC_INLINE void LL_VREFBUF_SetTrimming(1671,64994
__STATIC_INLINE void LL_FLASH_SetLatency(1706,66065
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(1732,67032
__STATIC_INLINE void LL_SBS_ClearEraseEndStatus(1751,67424
__STATIC_INLINE uint32_t LL_SBS_GetEraseEndStatus(1763,67914
__STATIC_INLINE void LL_SBS_ClearEraseAfterResetStatus(1773,68239
__STATIC_INLINE uint32_t LL_SBS_GetEraseAfterResetStatus(1785,68761

Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_utils.h,1922
#define __STM32H5xx_LL_UTILS_H33,1253
#define LL_MAX_DELAY 59,1910
#define UID_BASE_ADDRESS 64,2025
#define FLASHSIZE_BASE_ADDRESS 69,2136
#define PACKAGE_BASE_ADDRESS 74,2250
  uint32_t PLLM;97,2730
  uint32_t PLLN;103,3037
  uint32_t PLLP;109,3352
  uint32_t FRACN;116,3719
  uint32_t VCO_Input;122,4025
  uint32_t VCO_Output;128,4321
} LL_UTILS_PLLInitTypeDef;134,4617
  uint32_t SYSCLKDivider;141,4763
  uint32_t APB1CLKDivider;147,5163
  uint32_t APB2CLKDivider;153,5563
  uint32_t APB3CLKDivider;159,5963
} LL_UTILS_ClkInitTypeDef;165,6363
#define LL_UTILS_HSEBYPASS_OFF 179,6651
#define LL_UTILS_HSEBYPASS_ON 180,6759
#define LL_UTILS_HSEBYPASS_DIGITAL_ON 181,6867
#define LL_UTILS_PACKAGETYPE_LQFP64 189,7059
#define LL_UTILS_PACKAGETYPE_VFQFPN68 190,7178
#define LL_UTILS_PACKAGETYPE_LQFP100 191,7297
#define LL_UTILS_PACKAGETYPE_UFBGA176 192,7416
#define LL_UTILS_PACKAGETYPE_LQFP144 193,7535
#define LL_UTILS_PACKAGETYPE_LQFP48 194,7654
#define LL_UTILS_PACKAGETYPE_UFBGA169 195,7773
#define LL_UTILS_PACKAGETYPE_LQFP176 196,7892
#define LL_UTILS_PACKAGETYPE_UFQFPN32 197,8011
#define LL_UTILS_PACKAGETYPE_LQFP100_SMPS 198,8130
#define LL_UTILS_PACKAGETYPE_UFBGA176_SMPS 199,8249
#define LL_UTILS_PACKAGETYPE_LQFP144_SMPS 200,8368
#define LL_UTILS_PACKAGETYPE_LQFP176_SMPS 201,8487
#define LL_UTILS_PACKAGETYPE_UFBGA169_SMPS 202,8606
#define LL_UTILS_PACKAGETYPE_WLCSP25 203,8725
#define LL_UTILS_PACKAGETYPE_UFQFPN48 204,8844
#define LL_UTILS_PACKAGETYPE_WLCSP39 205,8963
#define LL_UTILS_PACKAGETYPE_UFBGA100 206,9082
#define LL_UTILS_PACKAGETYPE_UFBGA144 207,9201
__STATIC_INLINE uint32_t LL_GetUID_Word0(231,9878
__STATIC_INLINE uint32_t LL_GetUID_Word1(240,10168
__STATIC_INLINE uint32_t LL_GetUID_Word2(249,10454
__STATIC_INLINE uint32_t LL_GetFlashSize(260,10831
__STATIC_INLINE uint32_t LL_GetPackageType(289,12182
__STATIC_INLINE void LL_InitTick(310,12808

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal.c,3284
#define __STM32H5XX_HAL_VERSION_MAIN 53,2085
#define __STM32H5XX_HAL_VERSION_SUB1 54,2162
#define __STM32H5XX_HAL_VERSION_SUB2 55,2239
#define __STM32H5XX_HAL_VERSION_RC 56,2316
#define __STM32H5XX_HAL_VERSION 57,2397
#define VREFBUF_TIMEOUT_VALUE 63,2739
#define SBS_HDPL_INCREMENT_VALUE 67,2875
#define SBS_DEBUG_LOCK_VALUE 70,2981
#define SBS_DEBUG_UNLOCK_VALUE 71,3030
__IO uint32_t uwTick;80,3524
uint32_t uwTickPrio 81,3547
HAL_TickFreqTypeDef uwTickFreq 82,3618
HAL_StatusTypeDef HAL_Init(143,7026
HAL_StatusTypeDef HAL_DeInit(177,8028
__weak void HAL_MspInit(211,8761
__weak void HAL_MspDeInit(222,9019
__weak HAL_StatusTypeDef HAL_InitTick(245,10207
__weak void HAL_IncTick(335,13149
__weak uint32_t HAL_GetTick(346,13431
uint32_t HAL_GetTickPrio(355,13581
HAL_StatusTypeDef HAL_SetTickFreq(364,13709
HAL_TickFreqTypeDef HAL_GetTickFreq(397,14440
__weak void HAL_Delay(413,15040
__weak void HAL_SuspendTick(439,15810
__weak void HAL_ResumeTick(455,16406
uint32_t HAL_GetHalVersion(465,16643
uint32_t HAL_GetREVID(474,16824
uint32_t HAL_GetDEVID(483,17006
uint32_t HAL_GetUIDw0(492,17226
uint32_t HAL_GetUIDw1(501,17443
uint32_t HAL_GetUIDw2(510,17666
void HAL_DBGMCU_EnableDBGStopMode(539,18500
void HAL_DBGMCU_DisableDBGStopMode(548,18678
void HAL_DBGMCU_EnableDBGStandbyMode(557,18861
void HAL_DBGMCU_DisableDBGStandbyMode(566,19048
void HAL_VREFBUF_VoltageScalingConfig(605,20773
void HAL_VREFBUF_HighImpedanceConfig(621,21411
void HAL_VREFBUF_TrimmingConfig(633,21702
HAL_StatusTypeDef HAL_EnableVREFBUF(645,22026
void HAL_DisableVREFBUF(671,22526
void HAL_SBS_ETHInterfaceSelect(709,23994
void HAL_SBS_EnableVddIO1CompensationCell(724,24473
void HAL_SBS_DisableVddIO1CompensationCell(735,24781
void HAL_SBS_EnableVddIO2CompensationCell(746,25091
void HAL_SBS_DisableVddIO2CompensationCell(757,25402
void HAL_SBS_VDDCompensationCodeSelect(770,25953
void HAL_SBS_VDDIOCompensationCodeSelect(785,26634
uint32_t HAL_SBS_GetVddIO1CompensationCellReadyFlag(796,26972
uint32_t HAL_SBS_GetVddIO2CompensationCellReadyFlag(805,27232
void HAL_SBS_VDDCompensationCodeConfig(820,27818
void HAL_SBS_VDDIOCompensationCodeConfig(839,28696
uint32_t HAL_SBS_GetNMOSVddCompensationValue(852,29239
uint32_t HAL_SBS_GetPMOSVddCompensationValue(861,29461
uint32_t HAL_SBS_GetNMOSVddIO2CompensationValue(870,29712
uint32_t HAL_SBS_GetPMOSVddIO2CompensationValue(880,29968
void HAL_SBS_FLASH_DisableECCNMI(890,30232
void HAL_SBS_FLASH_EnableECCNMI(900,30444
uint32_t HAL_SBS_FLASH_ECCNMI_IsDisabled(910,30688
void HAL_SBS_IncrementHDPLValue(938,31557
uint32_t HAL_SBS_GetHDPLValue(953,32014
void HAL_SBS_EPOCHSelection(988,33364
uint32_t HAL_SBS_GetEPOCHSelection(1003,33949
void HAL_SBS_SetOBKHDPL(1020,34574
uint32_t HAL_SBS_GetOBKHDPL(1037,35196
void HAL_SBS_OpenAccessPort(1071,36360
void HAL_SBS_OpenDebug(1081,36651
HAL_StatusTypeDef HAL_SBS_ConfigDebugLevel(1094,37183
uint32_t HAL_SBS_GetDebugLevel(1116,37767
void HAL_SBS_LockDebugConfig(1127,38140
void HAL_SBS_ConfigDebugSecurity(1141,38682
uint32_t HAL_SBS_GetDebugSecurity(1153,39203
void HAL_SBS_Lock(1183,40187
HAL_StatusTypeDef HAL_SBS_GetLock(1204,40946
void HAL_SBS_ConfigAttributes(1255,42528
HAL_StatusTypeDef HAL_SBS_GetConfigAttributes(1288,43292

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_cortex.c,1206
void HAL_NVIC_SetPriorityGrouping(184,9654
void HAL_NVIC_SetPriority(207,10673
void HAL_NVIC_EnableIRQ(230,11600
void HAL_NVIC_DisableIRQ(247,12151
void HAL_NVIC_SystemReset(260,12421
uint32_t HAL_NVIC_GetPriorityGrouping(270,12671
void HAL_NVIC_GetPriority(298,14141
void HAL_NVIC_SetPendingIRQ(315,14907
uint32_t HAL_NVIC_GetPendingIRQ(331,15553
void HAL_NVIC_ClearPendingIRQ(345,16036
uint32_t HAL_NVIC_GetActive(360,16637
uint32_t HAL_SYSTICK_Config(393,17604
void HAL_SYSTICK_CLKSourceConfig(424,18697
uint32_t HAL_SYSTICK_GetCLKSourceConfig(463,20289
void HAL_SYSTICK_IRQHandler(505,21340
__weak void HAL_SYSTICK_Callback(514,21470
void HAL_MPU_Enable(551,22587
void HAL_MPU_Enable_NS(579,23754
void HAL_MPU_Disable(600,24502
void HAL_MPU_Disable_NS(621,25227
void HAL_MPU_EnableRegion(644,26072
void HAL_MPU_EnableRegion_NS(663,26622
void HAL_MPU_DisableRegion(682,27152
void HAL_MPU_DisableRegion_NS(701,27708
void HAL_MPU_ConfigRegion(720,28298
void HAL_MPU_ConfigRegion_NS(732,28782
void HAL_MPU_ConfigMemoryAttributes(744,29210
void HAL_MPU_ConfigMemoryAttributes_NS(756,29714
static void MPU_ConfigRegion(783,30459
static void MPU_ConfigMemoryAttributes(824,32417

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_dma.c,873
HAL_StatusTypeDef HAL_DMA_Init(242,12062
HAL_StatusTypeDef HAL_DMA_DeInit(326,14720
HAL_StatusTypeDef HAL_DMA_Start(466,19548
HAL_StatusTypeDef HAL_DMA_Start_IT(521,21223
HAL_StatusTypeDef HAL_DMA_Abort(593,23621
HAL_StatusTypeDef HAL_DMA_Abort_IT(685,26234
HAL_StatusTypeDef HAL_DMA_PollForTransfer(721,27237
void HAL_DMA_IRQHandler(893,31861
HAL_StatusTypeDef HAL_DMA_RegisterCallback(1129,40132
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(1208,42313
HAL_DMA_StateTypeDef HAL_DMA_GetState(1316,45110
uint32_t HAL_DMA_GetError(1328,45499
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(1372,47580
HAL_StatusTypeDef HAL_DMA_GetConfigChannelAttributes(1460,50304
HAL_StatusTypeDef HAL_DMA_LockChannelAttributes(1508,52045
HAL_StatusTypeDef HAL_DMA_GetLockChannelAttributes(1540,53106
static void DMA_SetConfig(1588,54591
static void DMA_Init(1613,55610

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_dma_ex.c,2682
HAL_StatusTypeDef HAL_DMAEx_List_Init(604,36345
HAL_StatusTypeDef HAL_DMAEx_List_DeInit(673,38410
HAL_StatusTypeDef HAL_DMAEx_List_Start(815,42652
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(877,44685
HAL_StatusTypeDef HAL_DMAEx_List_BuildNode(1045,52031
HAL_StatusTypeDef HAL_DMAEx_List_GetNodeConfig(1120,55882
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode(1144,56877
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode_Head(1274,60883
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode_Tail(1353,63097
HAL_StatusTypeDef HAL_DMAEx_List_RemoveNode(1440,65597
HAL_StatusTypeDef HAL_DMAEx_List_RemoveNode_Head(1581,69877
HAL_StatusTypeDef HAL_DMAEx_List_RemoveNode_Tail(1678,72471
HAL_StatusTypeDef HAL_DMAEx_List_ReplaceNode(1773,75117
HAL_StatusTypeDef HAL_DMAEx_List_ReplaceNode_Head(1936,80765
HAL_StatusTypeDef HAL_DMAEx_List_ReplaceNode_Tail(2033,83613
HAL_StatusTypeDef HAL_DMAEx_List_ResetQ(2124,86365
HAL_StatusTypeDef HAL_DMAEx_List_InsertQ(2196,88392
HAL_StatusTypeDef HAL_DMAEx_List_InsertQ_Head(2404,95974
HAL_StatusTypeDef HAL_DMAEx_List_InsertQ_Tail(2541,100539
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularModeConfig(2677,105071
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularMode(2772,107703
HAL_StatusTypeDef HAL_DMAEx_List_ClearCircularMode(2855,109833
HAL_StatusTypeDef HAL_DMAEx_List_ConvertQToDynamic(2926,111685
HAL_StatusTypeDef HAL_DMAEx_List_ConvertQToStatic(3028,114820
HAL_StatusTypeDef HAL_DMAEx_List_LinkQ(3105,117147
HAL_StatusTypeDef HAL_DMAEx_List_UnLinkQ(3186,119251
HAL_StatusTypeDef HAL_DMAEx_ConfigDataHandling(3255,121713
HAL_StatusTypeDef HAL_DMAEx_ConfigTrigger(3295,123180
HAL_StatusTypeDef HAL_DMAEx_ConfigRepeatBlock(3340,124884
HAL_StatusTypeDef HAL_DMAEx_Suspend(3479,130214
HAL_StatusTypeDef HAL_DMAEx_Suspend_IT(3538,131708
HAL_StatusTypeDef HAL_DMAEx_Resume(3572,132563
uint32_t HAL_DMAEx_GetFifoLevel(3633,134347
static void DMA_List_Init(3657,135064
static void DMA_List_BuildNode(3710,136977
static void DMA_List_GetNodeConfig(3931,147073
static uint32_t DMA_List_CheckNodesBaseAddresses(4092,155734
static uint32_t DMA_List_CheckNodesTypes(4135,157137
static void DMA_List_GetCLLRNodeInfo(4192,158566
static uint32_t DMA_List_FindNode(4236,160164
static void DMA_List_ResetQueueNodes(4328,163187
static void DMA_List_FillNode(4371,164814
static void DMA_List_ConvertNodeToDynamic(4391,165496
static void DMA_List_ConvertNodeToStatic(4456,168259
static void DMA_List_FormatNode(4506,170457
static void DMA_List_ClearUnusedFields(4536,171514
static void DMA_List_UpdateDynamicQueueNodesCLLR(4552,172115
static void DMA_List_UpdateStaticQueueNodesCLLR(4628,174964
static void DMA_List_CleanQueue(4682,176950

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_exti.c,788
#define EXTI_MODE_OFFSET 103,4027
#define EXTI_CONFIG_OFFSET 104,4147
#define EXTI_PRIVCFGR_OFFSET 106,4357
#define EXTI_SECCFGR_OFFSET 107,4476
HAL_StatusTypeDef HAL_EXTI_SetConfigLine(139,5543
HAL_StatusTypeDef HAL_EXTI_GetConfigLine(261,8727
HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(355,11355
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(421,13348
HAL_StatusTypeDef HAL_EXTI_GetHandle(457,14247
void HAL_EXTI_IRQHandler(498,15097
uint32_t HAL_EXTI_GetPending(552,16517
void HAL_EXTI_ClearPending(596,17836
void HAL_EXTI_GenerateSWI(632,18845
void HAL_EXTI_ConfigLineAttributes(683,20766
HAL_StatusTypeDef HAL_EXTI_GetConfigLineAttributes(756,22774
HAL_StatusTypeDef HAL_EXTI_LockConfigAttributes(817,24269
HAL_StatusTypeDef HAL_EXTI_GetLockConfigAttributes(829,24588

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_flash.c,755
FLASH_ProcessTypeDef pFlash 107,4470
HAL_StatusTypeDef HAL_FLASH_Program(162,6632
HAL_StatusTypeDef HAL_FLASH_Program_IT(266,10382
void HAL_FLASH_IRQHandler(358,13402
__weak void HAL_FLASH_EndOfOperationCallback(500,18086
__weak void HAL_FLASH_OperationErrorCallback(518,18821
HAL_StatusTypeDef HAL_FLASH_Unlock(551,19767
HAL_StatusTypeDef HAL_FLASH_Lock(593,20800
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(627,21612
HAL_StatusTypeDef HAL_FLASH_OB_Lock(649,22159
HAL_StatusTypeDef HAL_FLASH_OB_Launch(667,22576
uint32_t HAL_FLASH_GetError(712,24149
HAL_StatusTypeDef FLASH_WaitForLastOperation(736,24562
static void FLASH_Program_QuadWord(816,27048
static void FLASH_Program_QuadWord_OBK(858,28289
static void FLASH_Program_HalfWord(901,29653

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_flash_ex.c,1983
HAL_StatusTypeDef HAL_FLASHEx_Erase(168,7823
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(256,10551
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(339,13278
void HAL_FLASHEx_OBGetConfig(449,16761
HAL_StatusTypeDef HAL_FLASHEx_OBK_Unlock(502,18847
HAL_StatusTypeDef HAL_FLASHEx_OBK_Lock(541,19909
HAL_StatusTypeDef HAL_FLASHEx_OBK_Swap(575,20951
void HAL_FLASHEx_GetOperation(609,22130
HAL_StatusTypeDef HAL_FLASHEx_ConfigBBAttributes(650,23621
void HAL_FLASHEx_GetConfigBBAttributes(724,25798
void HAL_FLASHEx_ConfigPrivMode(779,27492
uint32_t HAL_FLASHEx_GetPrivMode(800,28498
HAL_StatusTypeDef HAL_FLASHEx_ConfigSecInversion(820,29219
uint32_t HAL_FLASHEx_GetSecInversion(852,30111
HAL_StatusTypeDef HAL_FLASHEx_ConfigHDPExtension(871,30716
static void FLASH_MassErase(917,31998
void FLASH_Erase_Sector(964,33448
static void FLASH_OBKErase(1000,34439
static void FLASH_OB_EnableWRP(1025,35432
static void FLASH_OB_DisableWRP(1056,36549
static void FLASH_OB_GetWRP(1090,37796
static void FLASH_OB_ProdStateConfig(1129,38763
static uint32_t FLASH_OB_GetProdState(1143,39236
static void FLASH_OB_UserConfig(1173,40823
static void FLASH_OB_GetUser(1436,50380
static void FLASH_OB_BootAddrConfig(1453,51036
static void FLASH_OB_BootLockConfig(1489,52234
static void FLASH_OB_GetBootConfig(1527,53612
static void FLASH_OB_OTP_LockConfig(1553,54455
static uint32_t FLASH_OB_OTP_GetLock(1564,54797
static void FLASH_OB_WMSECConfig(1588,55793
static void FLASH_OB_GetWMSEC(1623,57084
static void FLASH_OB_HDPConfig(1662,58460
static void FLASH_OB_GetHDP(1697,59674
static void FLASH_OB_EDATAConfig(1741,61493
static void FLASH_OB_GetEDATA(1791,63026
void HAL_FLASHEx_EnableEccCorrectionInterrupt(1844,64282
void HAL_FLASHEx_DisableEccCorrectionInterrupt(1854,64477
void HAL_FLASHEx_GetEccInfo(1867,64878
void HAL_FLASHEx_ECCD_IRQHandler(1968,68702
__weak void HAL_FLASHEx_EccCorrectionCallback(1987,69201
__weak void HAL_FLASHEx_EccDetectionCallback(1998,69520

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_gpio.c,867
#define GPIO_MODE 126,5926
#define EXTI_MODE 127,5971
#define GPIO_MODE_IT 128,6016
#define GPIO_MODE_EVT 129,6061
#define RISING_EDGE 130,6106
#define FALLING_EDGE 131,6151
#define GPIO_OUTPUT_TYPE 132,6196
#define GPIO_NUMBER 133,6241
void HAL_GPIO_Init(178,7967
void HAL_GPIO_DeInit(309,12837
GPIO_PinState HAL_GPIO_ReadPin(390,15723
void HAL_GPIO_WritePin(425,16972
void HAL_GPIO_WriteMultipleStatePin(456,18273
void HAL_GPIO_TogglePin(475,18937
HAL_StatusTypeDef HAL_GPIO_LockPin(501,19999
void HAL_GPIO_EnableHighSPeedLowVoltage(540,21485
void HAL_GPIO_DisableHighSPeedLowVoltage(562,22517
void HAL_GPIO_EXTI_IRQHandler(577,22950
__weak void HAL_GPIO_EXTI_Rising_Callback(598,23530
__weak void HAL_GPIO_EXTI_Falling_Callback(613,24013
void HAL_GPIO_ConfigPinAttributes(651,25397
HAL_StatusTypeDef HAL_GPIO_GetConfigPinAttributes(693,26733

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_i2c.c,5504
#define TIMING_CLEAR_MASK 342,22101
#define I2C_TIMEOUT_ADDR 343,22184
#define I2C_TIMEOUT_BUSY 344,22242
#define I2C_TIMEOUT_DIR 345,22300
#define I2C_TIMEOUT_RXNE 346,22358
#define I2C_TIMEOUT_STOPF 347,22416
#define I2C_TIMEOUT_TC 348,22474
#define I2C_TIMEOUT_TCR 349,22532
#define I2C_TIMEOUT_TXIS 350,22590
#define I2C_TIMEOUT_FLAG 351,22648
#define MAX_NBYTE_SIZE 353,22708
#define SLAVE_ADDR_SHIFT 354,22742
#define SLAVE_ADDR_MSK 355,22775
#define I2C_STATE_MSK 358,22864
#define I2C_STATE_NONE 362,23200
#define I2C_STATE_MASTER_BUSY_TX 364,23290
#define I2C_STATE_MASTER_BUSY_RX 367,23534
#define I2C_STATE_SLAVE_BUSY_TX 370,23778
#define I2C_STATE_SLAVE_BUSY_RX 373,24020
#define I2C_STATE_MEM_BUSY_TX 376,24263
#define I2C_STATE_MEM_BUSY_RX 379,24504
#define I2C_XFER_TX_IT 385,24818
#define I2C_XFER_RX_IT 387,24996
#define I2C_XFER_LISTEN_IT 389,25174
#define I2C_XFER_ERROR_IT 392,25374
#define I2C_XFER_CPLT_IT 394,25564
#define I2C_XFER_RELOAD_IT 395,25672
#define I2C_NO_OPTION_FRAME 398,25853
#define I2C_GET_DMA_REMAIN_DATA(409,26148
HAL_StatusTypeDef HAL_I2C_Init(541,32778
HAL_StatusTypeDef HAL_I2C_DeInit(656,37601
__weak void HAL_I2C_MspInit(702,38801
__weak void HAL_I2C_MspDeInit(718,39309
HAL_StatusTypeDef HAL_I2C_RegisterCallback(752,41221
HAL_StatusTypeDef HAL_I2C_UnRegisterCallback(878,45333
HAL_StatusTypeDef HAL_I2C_RegisterAddrCallback(980,48815
HAL_StatusTypeDef HAL_I2C_UnRegisterAddrCallback(1015,49748
HAL_StatusTypeDef HAL_I2C_Master_Transmit(1125,53782
HAL_StatusTypeDef HAL_I2C_Master_Receive(1244,57453
HAL_StatusTypeDef HAL_I2C_Slave_Transmit(1362,60970
HAL_StatusTypeDef HAL_I2C_Slave_Receive(1549,66097
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(1679,69857
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(1750,72131
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(1819,74240
HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(1883,76210
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(1936,78021
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(2117,83838
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(2296,89486
HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(2466,94658
HAL_StatusTypeDef HAL_I2C_Mem_Write(2610,99099
HAL_StatusTypeDef HAL_I2C_Mem_Read(2747,103274
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(2884,107568
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(2972,110550
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(3060,113532
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(3240,119102
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(3420,124613
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(3546,128328
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(3638,131563
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(3841,138327
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(3929,141345
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(4129,147911
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(4232,151571
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(4451,158615
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(4554,162275
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(4769,168997
HAL_StatusTypeDef HAL_I2C_DisableListen_IT(4793,169604
HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(4826,170706
void HAL_I2C_EV_IRQHandler(4890,172605
void HAL_I2C_ER_IRQHandler(4909,173259
__weak void HAL_I2C_MasterTxCpltCallback(4961,175014
__weak void HAL_I2C_MasterRxCpltCallback(4977,175562
__weak void HAL_I2C_SlaveTxCpltCallback(4992,176104
__weak void HAL_I2C_SlaveRxCpltCallback(5008,176649
__weak void HAL_I2C_AddrCallback(5026,177343
__weak void HAL_I2C_ListenCpltCallback(5044,177971
__weak void HAL_I2C_MemTxCpltCallback(5060,178517
__weak void HAL_I2C_MemRxCpltCallback(5076,179059
__weak void HAL_I2C_ErrorCallback(5092,179582
__weak void HAL_I2C_AbortCpltCallback(5108,180097
HAL_I2C_StateTypeDef HAL_I2C_GetState(5143,181191
HAL_I2C_ModeTypeDef HAL_I2C_GetMode(5155,181552
uint32_t HAL_I2C_GetError(5166,181873
static HAL_StatusTypeDef I2C_Master_ISR_IT(5191,182438
static HAL_StatusTypeDef I2C_Mem_ISR_IT(5337,186965
static HAL_StatusTypeDef I2C_Slave_ISR_IT(5480,191462
static HAL_StatusTypeDef I2C_Master_ISR_DMA(5621,196027
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(5761,200182
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(5909,204817
static HAL_StatusTypeDef I2C_RequestMemoryWrite(6054,209706
static HAL_StatusTypeDef I2C_RequestMemoryRead(6109,211640
static void I2C_ITAddrCplt(6158,213102
static void I2C_ITMasterSeqCplt(6253,215962
static void I2C_ITSlaveSeqCplt(6306,217512
static void I2C_ITMasterCplt(6382,219651
static void I2C_ITSlaveCplt(6525,223569
static void I2C_ITListenCplt(6743,230257
static void I2C_ITError(6794,231661
static void I2C_TreatErrorCallback(6929,235673
static void I2C_Flush_TXDR(6967,236659
static void I2C_DMAMasterTransmitCplt(6989,237223
static void I2C_DMASlaveTransmitCplt(7067,239556
static void I2C_DMAMasterReceiveCplt(7096,240479
static void I2C_DMASlaveReceiveCplt(7174,242810
static void I2C_DMAError(7203,243712
static void I2C_DMAAbort(7222,244264
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(7253,245241
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(7293,246521
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(7334,247793
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(7372,248994
static HAL_StatusTypeDef I2C_IsErrorOccurred(7449,251339
static void I2C_TransferConfig(7590,255642
static void I2C_Enable_IRQ(7617,256909
static void I2C_Disable_IRQ(7712,259885
static void I2C_ConvertOtherXferOptions(7775,261669

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_i2c_ex.c,274
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(95,3914
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(139,5072
HAL_StatusTypeDef HAL_I2CEx_EnableWakeUp(207,6779
HAL_StatusTypeDef HAL_I2CEx_DisableWakeUp(246,7693
HAL_StatusTypeDef HAL_I2CEx_ConfigFastModePlus(303,9156

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_icache.c,1313
#define ICACHE_INVALIDATE_TIMEOUT_VALUE 99,4698
#define ICACHE_DISABLE_TIMEOUT_VALUE 100,4761
#define IS_ICACHE_ASSOCIATIVITY_MODE(111,5004
#define IS_ICACHE_MONITOR_TYPE(114,5167
#define IS_ICACHE_REGION_NUMBER(119,5464
#define IS_ICACHE_REGION_SIZE(121,5531
#define IS_ICACHE_REGION_TRAFFIC_ROUTE(129,6166
#define IS_ICACHE_REGION_OUTPUT_BURST_TYPE(132,6382
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(171,7982
HAL_StatusTypeDef HAL_ICACHE_DeInit(195,8527
HAL_StatusTypeDef HAL_ICACHE_Enable(230,9824
HAL_StatusTypeDef HAL_ICACHE_Disable(243,10175
uint32_t HAL_ICACHE_IsEnabled(278,11112
HAL_StatusTypeDef HAL_ICACHE_Invalidate(289,11468
HAL_StatusTypeDef HAL_ICACHE_Invalidate_IT(313,12212
HAL_StatusTypeDef HAL_ICACHE_WaitForInvalidateComplete(342,12985
HAL_StatusTypeDef HAL_ICACHE_Monitor_Start(384,14211
HAL_StatusTypeDef HAL_ICACHE_Monitor_Stop(404,14900
HAL_StatusTypeDef HAL_ICACHE_Monitor_Reset(423,15534
uint32_t HAL_ICACHE_Monitor_GetHitValue(440,16029
uint32_t HAL_ICACHE_Monitor_GetMissValue(450,16307
void HAL_ICACHE_IRQHandler(480,17245
__weak void HAL_ICACHE_InvalidateCompleteCallback(516,18322
__weak void HAL_ICACHE_ErrorCallback(526,18610
HAL_StatusTypeDef  HAL_ICACHE_EnableRemapRegion(560,19816
HAL_StatusTypeDef  HAL_ICACHE_DisableRemapRegion(615,21996

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr.c,892
#define PVD_RISING_EDGE 49,1559
#define PVD_FALLING_EDGE 51,1713
#define PVD_MODE_IT 53,1868
#define PVD_MODE_EVT 55,2027
void HAL_PWR_DeInit(94,3385
void HAL_PWR_EnableBkUpAccess(106,3757
void HAL_PWR_DisableBkUpAccess(117,4057
HAL_StatusTypeDef HAL_PWR_ConfigPVD(144,4875
void HAL_PWR_EnablePVD(190,6161
void HAL_PWR_DisablePVD(199,6330
void HAL_PWR_EnableWakeUpPin(226,7786
void HAL_PWR_DisableWakeUpPin(258,9390
void HAL_PWR_EnterSLEEPMode(291,10983
void HAL_PWR_EnterSTOPMode(345,13260
void HAL_PWR_EnterSTANDBYMode(387,14533
void HAL_PWR_EnableSleepOnExit(414,15384
void HAL_PWR_DisableSleepOnExit(427,15841
void HAL_PWR_EnableSEVOnPend(440,16312
void HAL_PWR_DisableSEVOnPend(452,16700
void HAL_PWR_PVD_IRQHandler(466,17224
__weak void HAL_PWR_PVDCallback(491,17820
void HAL_PWR_ConfigAttributes(527,19223
HAL_StatusTypeDef HAL_PWR_GetConfigAttributes(610,21612

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_pwr_ex.c,2101
#define PWR_PORTI_AVAILABLE_PINS 47,1652
#define PWR_FLAG_SETTING_DELAY 49,1736
#define PVM_RISING_EDGE 54,1846
#define PVM_FALLING_EDGE 55,1950
#define PVM_MODE_IT 56,2054
#define PVM_MODE_EVT 57,2158
#define PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET 67,2414
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(109,3893
uint32_t HAL_PWREx_GetSupplyConfig(141,4653
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(162,5684
uint32_t HAL_PWREx_GetVoltageRange(196,6614
HAL_StatusTypeDef HAL_PWREx_ControlStopModeVoltageScaling(222,7966
uint32_t HAL_PWREx_GetStopModeVoltageRange(237,8411
void HAL_PWREx_ConfigAVD(268,9463
void HAL_PWREx_EnableAVD(312,10688
void HAL_PWREx_DisableAVD(322,10895
void HAL_PWREx_EnableUSBVoltageDetector(333,11138
void HAL_PWREx_DisableUSBVoltageDetector(343,11362
void HAL_PWREx_EnableVddUSB(355,11701
void HAL_PWREx_DisableVddUSB(364,11855
void HAL_PWREx_EnableMonitoring(374,12067
void HAL_PWREx_DisableMonitoring(383,12241
void HAL_PWREx_EnableUCPDStandbyMode(393,12464
void HAL_PWREx_DisableUCPDStandbyMode(404,12786
void HAL_PWREx_EnableUCPDDeadBattery(420,13389
void HAL_PWREx_DisableUCPDDeadBattery(434,13923
void HAL_PWREx_EnableBatteryCharging(450,14553
void HAL_PWREx_DisableBatteryCharging(466,14962
void HAL_PWREx_EnableAnalogBooster(478,15321
void HAL_PWREx_DisableAnalogBooster(491,15590
void HAL_PWREx_PVD_AVD_IRQHandler(506,16055
__weak void HAL_PWREx_PVD_AVD_Rising_Callback(533,16806
__weak void HAL_PWREx_PVD_AVD_Falling_Callback(544,17108
void HAL_PWREx_EnableWakeUpPin(573,18042
void HAL_PWREx_DisableWakeUpPin(614,19846
void HAL_PWREx_EnableFlashPowerDown(647,20833
void HAL_PWREx_DisableFlashPowerDown(661,21297
void HAL_PWREx_EnableMemoryShutOff(694,23658
void HAL_PWREx_DisableMemoryShutOff(726,25796
HAL_StatusTypeDef HAL_PWREx_EnableBkupRAMRetention(742,26333
void HAL_PWREx_DisableBkupRAMRetention(756,26768
void HAL_PWREx_EnableStandbyIORetention(791,28238
void HAL_PWREx_DisableStandbyIORetention(801,28463
void HAL_PWREx_EnableStandbyJTAGIORetention(813,28837
void HAL_PWREx_DisableStandbyJTAGIORetention(823,29078

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_rcc.c,1118
#define RCC_LSI_TIMEOUT_VALUE 74,2966
#define RCC_HSI48_TIMEOUT_VALUE 75,3055
#define RCC_PLL_TIMEOUT_VALUE 76,3144
#define RCC_CLOCKSWITCH_TIMEOUT_VALUE 77,3233
#define RCC_PLL_FRAC_WAIT_VALUE 78,3305
#define MCO1_CLK_ENABLE(92,3619
#define MCO1_GPIO_PORT 93,3679
#define MCO1_PIN 94,3716
#define MCO2_CLK_ENABLE(96,3760
#define MCO2_GPIO_PORT 97,3821
#define MCO2_PIN 98,3859
HAL_StatusTypeDef HAL_RCC_DeInit(259,14397
HAL_StatusTypeDef HAL_RCC_OscConfig(460,19793
HAL_StatusTypeDef HAL_RCC_ClockConfig(1032,39054
void HAL_RCC_MCOConfig(1311,49431
uint32_t HAL_RCC_GetSysClockFreq(1390,53019
uint32_t HAL_RCC_GetHCLKFreq(1496,56749
uint32_t HAL_RCC_GetPCLK1Freq(1511,57290
uint32_t HAL_RCC_GetPCLK2Freq(1523,57805
uint32_t HAL_RCC_GetPCLK3Freq(1535,58320
void HAL_RCC_GetOscConfig(1547,58811
void HAL_RCC_GetClockConfig(1624,62272
uint32_t HAL_RCC_GetResetSource(1662,63968
void HAL_RCC_EnableCSS(1685,64735
void HAL_RCC_NMI_IRQHandler(1695,64970
__weak void HAL_RCC_CSSCallback(1712,65363
void HAL_RCC_ConfigAttributes(1754,67021
HAL_StatusTypeDef HAL_RCC_GetConfigAttributes(1834,69440

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_rcc_ex.c,1609
#define PLL1_TIMEOUT_VALUE 44,1522
#define PLL2_TIMEOUT_VALUE 45,1608
#define PLL3_TIMEOUT_VALUE 47,1722
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(154,7536
void HAL_RCCEx_GetPeriphCLKConfig(2454,92244
void HAL_RCCEx_GetPLL1ClockFreq(2833,109417
void HAL_RCCEx_GetPLL2ClockFreq(2970,114956
void HAL_RCCEx_GetPLL3ClockFreq(3104,120516
uint32_t HAL_RCCEx_GetPeriphCLKFreq(3280,128949
HAL_StatusTypeDef HAL_RCCEx_EnablePLL2(5369,195433
HAL_StatusTypeDef HAL_RCCEx_DisablePLL2(5457,198125
HAL_StatusTypeDef HAL_RCCEx_EnablePLL3(5493,199148
HAL_StatusTypeDef HAL_RCCEx_DisablePLL3(5582,201840
void HAL_RCCEx_WakeUpStopCLKConfig(5621,203054
void HAL_RCCEx_KerWakeUpStopCLKConfig(5636,203586
void HAL_RCCEx_EnableLSECSS(5650,204078
void HAL_RCCEx_DisableLSECSS(5660,204335
void HAL_RCCEx_LSECSS_IRQHandler(5669,204524
__weak void HAL_RCCEx_LSECSS_Callback(5682,204827
void HAL_RCCEx_EnableLSCO(5697,205473
void HAL_RCCEx_DisableLSCO(5723,206107
void HAL_RCCEx_CRSConfig(5820,210771
void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(5862,212401
void HAL_RCCEx_CRSGetSynchronizationInfo(5872,212645
uint32_t HAL_RCCEx_CRSWaitSynchronization(5905,214034
void HAL_RCCEx_CRS_IRQHandler(5988,216168
__weak void HAL_RCCEx_CRS_SyncOkCallback(6053,218001
__weak void HAL_RCCEx_CRS_SyncWarnCallback(6064,218333
__weak void HAL_RCCEx_CRS_ExpectedSyncCallback(6075,218674
__weak void HAL_RCCEx_CRS_ErrorCallback(6091,219261
static HAL_StatusTypeDef RCCEx_PLLSource_Enable(6120,219872
static HAL_StatusTypeDef RCCEx_PLL2_Config(6208,222330
static HAL_StatusTypeDef RCCEx_PLL3_Config(6290,224923

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_sai.c,2357
  SAI_MODE_DMA,236,11073
  SAI_MODE_IT237,11090
} SAI_ModeTypedef;238,11105
#define SAI_DEFAULT_TIMEOUT 247,11302
#define SAI_LONG_TIMEOUT 248,11339
#define SAI_SPDIF_FRAME_LENGTH 249,11379
#define SAI_AC97_FRAME_LENGTH 250,11417
HAL_StatusTypeDef HAL_SAI_InitProtocol(333,14963
HAL_StatusTypeDef HAL_SAI_Init(372,16066
HAL_StatusTypeDef HAL_SAI_DeInit(663,27046
__weak void HAL_SAI_MspInit(731,28632
__weak void HAL_SAI_MspDeInit(747,29131
HAL_StatusTypeDef HAL_SAI_RegisterCallback(774,30379
HAL_StatusTypeDef HAL_SAI_UnRegisterCallback(866,33501
HAL_StatusTypeDef HAL_SAI_Transmit(988,37492
HAL_StatusTypeDef HAL_SAI_Receive(1101,40753
HAL_StatusTypeDef HAL_SAI_Transmit_IT(1211,43865
HAL_StatusTypeDef HAL_SAI_Receive_IT(1273,45549
HAL_StatusTypeDef HAL_SAI_DMAPause(1331,47038
HAL_StatusTypeDef HAL_SAI_DMAResume(1351,47572
HAL_StatusTypeDef HAL_SAI_DMAStop(1378,48259
HAL_StatusTypeDef HAL_SAI_Abort(1440,49907
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(1512,51947
HAL_StatusTypeDef HAL_SAI_Receive_DMA(1643,55684
HAL_StatusTypeDef HAL_SAI_EnableTxMuteMode(1756,58913
HAL_StatusTypeDef HAL_SAI_DisableTxMuteMode(1775,59495
HAL_StatusTypeDef HAL_SAI_EnableRxMuteMode(1793,60083
HAL_StatusTypeDef HAL_SAI_DisableRxMuteMode(1816,60861
void HAL_SAI_IRQHandler(1835,61398
__weak void HAL_SAI_TxCpltCallback(2110,70848
__weak void HAL_SAI_TxHalfCpltCallback(2126,71372
__weak void HAL_SAI_RxCpltCallback(2142,71899
__weak void HAL_SAI_RxHalfCpltCallback(2158,72423
__weak void HAL_SAI_ErrorCallback(2174,72938
HAL_SAI_StateTypeDef HAL_SAI_GetState(2209,73983
uint32_t HAL_SAI_GetError(2220,74313
static HAL_StatusTypeDef SAI_InitI2S(2249,75113
static HAL_StatusTypeDef SAI_InitPCM(2344,78425
static void SAI_FillFifo(2414,80652
static uint32_t SAI_InterruptFlag(2457,82021
static HAL_StatusTypeDef SAI_Disable(2490,82904
static void SAI_Transmit_IT8Bit(2520,83686
static void SAI_Transmit_IT16Bit(2549,84545
static void SAI_Transmit_IT32Bit(2582,85527
static void SAI_Receive_IT8Bit(2619,86649
static void SAI_Receive_IT16Bit(2650,87558
static void SAI_Receive_IT32Bit(2686,88568
static void SAI_DMATxCplt(2726,89704
static void SAI_DMATxHalfCplt(2757,90636
static void SAI_DMARxCplt(2774,91192
static void SAI_DMARxHalfCplt(2804,92115
static void SAI_DMAError(2821,92666
static void SAI_DMAAbort(2855,93716

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_sai_ex.c,173
#define SAI_PDM_DELAY_MASK 44,1508
#define SAI_PDM_DELAY_OFFSET 45,1551
#define SAI_PDM_RIGHT_DELAY_OFFSET 46,1591
HAL_StatusTypeDef HAL_SAIEx_ConfigPdmMicDelay(78,2638

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_tim.c,6337
#define TIMx_AF2_OCRSEL 209,10915
HAL_StatusTypeDef HAL_TIM_Base_Init(281,14440
HAL_StatusTypeDef HAL_TIM_Base_DeInit(341,16241
__weak void HAL_TIM_Base_MspInit(384,17397
__weak void HAL_TIM_Base_MspDeInit(399,17806
HAL_StatusTypeDef HAL_TIM_Base_Start(415,18231
HAL_StatusTypeDef HAL_TIM_Base_Stop(454,19101
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(474,19564
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(516,20543
HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(541,21223
HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(610,22988
HAL_StatusTypeDef HAL_TIM_OC_Init(665,24908
HAL_StatusTypeDef HAL_TIM_OC_DeInit(725,26721
__weak void HAL_TIM_OC_MspInit(768,27893
__weak void HAL_TIM_OC_MspDeInit(783,28318
HAL_StatusTypeDef HAL_TIM_OC_Start(806,29230
HAL_StatusTypeDef HAL_TIM_OC_Stop(862,30946
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(897,32099
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(990,34545
HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(1067,36647
HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(1231,41742
HAL_StatusTypeDef HAL_TIM_PWM_Init(1334,44765
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(1394,46561
__weak void HAL_TIM_PWM_MspInit(1437,47717
__weak void HAL_TIM_PWM_MspDeInit(1452,48122
HAL_StatusTypeDef HAL_TIM_PWM_Start(1475,49007
HAL_StatusTypeDef HAL_TIM_PWM_Stop(1531,50700
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(1566,51829
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(1659,54252
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(1736,56335
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(1899,61413
HAL_StatusTypeDef HAL_TIM_IC_Init(2002,64544
HAL_StatusTypeDef HAL_TIM_IC_DeInit(2062,66354
__weak void HAL_TIM_IC_MspInit(2105,67524
__weak void HAL_TIM_IC_MspDeInit(2120,67933
HAL_StatusTypeDef HAL_TIM_IC_Start(2141,68720
HAL_StatusTypeDef HAL_TIM_IC_Stop(2193,70482
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(2223,71562
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(2315,74165
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(2387,76193
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(2546,81424
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(2651,84966
HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(2720,87202
__weak void HAL_TIM_OnePulse_MspInit(2765,88564
__weak void HAL_TIM_OnePulse_MspDeInit(2780,88991
HAL_StatusTypeDef HAL_TIM_OnePulse_Start(2800,89749
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(2857,92359
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(2900,94161
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(2963,96984
HAL_StatusTypeDef HAL_TIM_Encoder_Init(3042,100341
HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(3157,104389
__weak void HAL_TIM_Encoder_MspInit(3202,105762
__weak void HAL_TIM_Encoder_MspDeInit(3217,106203
HAL_StatusTypeDef HAL_TIM_Encoder_Start(3237,106961
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(3331,110150
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(3391,112152
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(3491,115606
HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(3556,118079
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(3769,125469
void HAL_TIM_IRQHandler(3846,128105
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(4132,137305
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(4231,140105
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(4332,143301
HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(4480,148048
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(4637,153226
HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(4784,157811
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(4983,164750
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(5093,168431
HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(5239,172953
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(5438,179859
HAL_StatusTypeDef HAL_TIM_GenerateEvent(5522,182500
HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(5561,183757
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(5741,189368
HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(5904,195638
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(5936,196615
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(5976,197909
uint32_t HAL_TIM_ReadCapturedValue(6019,199278
HAL_StatusTypeDef TIM_DMA_Start_IT(6083,200693
__weak void HAL_TIM_PeriodElapsedCallback(6145,202423
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(6160,202876
__weak void HAL_TIM_OC_DelayElapsedCallback(6175,203334
__weak void HAL_TIM_IC_CaptureCallback(6190,203779
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(6205,204228
__weak void HAL_TIM_PWM_PulseFinishedCallback(6220,204681
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(6235,205146
__weak void HAL_TIM_TriggerCallback(6250,205617
__weak void HAL_TIM_TriggerHalfCpltCallback(6265,206066
__weak void HAL_TIM_ErrorCallback(6280,206506
HAL_StatusTypeDef HAL_TIM_RegisterCallback(6331,209800
HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(6594,219146
HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(6882,229209
HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(6892,229438
HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(6902,229651
HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(6912,229878
HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(6922,230106
HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(6932,230352
HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(6942,230584
HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(6960,231218
HAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(6977,231684
void TIM_DMAError(7002,232120
static void TIM_DMADelayPulseCplt(7045,233380
void TIM_DMADelayPulseHalfCplt(7084,234358
void TIM_DMACaptureCplt(7123,235340
void TIM_DMACaptureHalfCplt(7162,236290
static void TIM_DMAPeriodElapsedCplt(7201,237261
static void TIM_DMAPeriodElapsedHalfCplt(7217,237723
static void TIM_DMATriggerCplt(7233,238185
static void TIM_DMATriggerHalfCplt(7249,238623
void TIM_Base_SetConfig(7266,239113
static void TIM_OC1_SetConfig(7321,240698
void TIM_OC2_SetConfig(7397,242790
static void TIM_OC3_SetConfig(7473,244919
static void TIM_OC4_SetConfig(7548,247045
static void TIM_OC5_SetConfig(7626,249213
static void TIM_OC6_SetConfig(7680,250645
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(7735,252072
void TIM_TI1_SetConfig(7879,257108
static void TIM_TI1_ConfigInputStage(7926,258532
static void TIM_TI2_SetConfig(7969,260293
static void TIM_TI2_ConfigInputStage(8009,261639
static void TIM_TI3_SetConfig(8052,263410
static void TIM_TI4_SetConfig(8100,265377
static void TIM_ITRx_SetConfig(8152,267386
void TIM_ETR_SetConfig(8182,268747
void TIM_CCxChannelCmd(8214,269989
void TIM_ResetCallback(8238,270762

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_tim_ex.c,3968
#define TIM_BREAKINPUT_REARM_TIMEOUT 109,5282
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(157,7404
HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(259,11215
__weak void HAL_TIMEx_HallSensor_MspInit(304,12613
__weak void HAL_TIMEx_HallSensor_MspDeInit(319,13062
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(334,13524
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(388,15603
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(416,16658
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(473,18857
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(506,20137
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(582,22665
HAL_StatusTypeDef HAL_TIMEx_OCN_Start(645,25031
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(697,26627
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(730,27765
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(825,30299
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(908,32644
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(1068,37742
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(1167,40700
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(1218,42269
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(1251,43391
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(1345,45906
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(1428,48237
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(1588,53322
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(1687,56279
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(1736,58550
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(1775,60172
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(1830,62657
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(1922,66904
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(1986,69960
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(2051,73128
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(2099,74813
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(2172,77169
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(2240,80465
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(2416,89268
HAL_StatusTypeDef  HAL_TIMEx_TISelection(2569,100544
HAL_StatusTypeDef HAL_TIMEx_GroupChannel5(2623,102298
HAL_StatusTypeDef HAL_TIMEx_DisarmBreakInput(2661,103570
HAL_StatusTypeDef HAL_TIMEx_ReArmBreakInput(2715,105268
HAL_StatusTypeDef HAL_TIMEx_DitheringEnable(2798,108768
HAL_StatusTypeDef HAL_TIMEx_DitheringDisable(2822,110084
HAL_StatusTypeDef HAL_TIMEx_OC_ConfigPulseOnCompare(2840,110738
HAL_StatusTypeDef HAL_TIMEx_ConfigSlaveModePreload(2885,112398
HAL_StatusTypeDef HAL_TIMEx_EnableSlaveModePreload(2900,112869
HAL_StatusTypeDef HAL_TIMEx_DisableSlaveModePreload(2914,113259
HAL_StatusTypeDef HAL_TIMEx_EnableDeadTimePreload(2928,113604
HAL_StatusTypeDef HAL_TIMEx_DisableDeadTimePreload(2942,113945
HAL_StatusTypeDef HAL_TIMEx_ConfigDeadTime(2958,114408
HAL_StatusTypeDef HAL_TIMEx_ConfigAsymmetricalDeadTime(2975,114969
HAL_StatusTypeDef HAL_TIMEx_EnableAsymmetricalDeadTime(2990,115416
HAL_StatusTypeDef HAL_TIMEx_DisableAsymmetricalDeadTime(3004,115767
HAL_StatusTypeDef HAL_TIMEx_ConfigEncoderIndex(3022,116440
HAL_StatusTypeDef HAL_TIMEx_EnableEncoderIndex(3063,118172
HAL_StatusTypeDef HAL_TIMEx_DisableEncoderIndex(3077,118515
HAL_StatusTypeDef HAL_TIMEx_EnableEncoderFirstIndex(3091,118866
HAL_StatusTypeDef HAL_TIMEx_DisableEncoderFirstIndex(3105,119222
__weak void HAL_TIMEx_CommutCallback(3139,120138
__weak void HAL_TIMEx_CommutHalfCpltCallback(3153,120576
__weak void HAL_TIMEx_BreakCallback(3168,121022
__weak void HAL_TIMEx_Break2Callback(3183,121452
__weak void HAL_TIMEx_EncoderIndexCallback(3198,121880
__weak void HAL_TIMEx_DirectionChangeCallback(3213,122323
__weak void HAL_TIMEx_IndexErrorCallback(3228,122767
__weak void HAL_TIMEx_TransitionErrorCallback(3243,123206
HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(3277,124217
HAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(3293,124796
void TIMEx_DMACommutationCplt(3322,125464
void TIMEx_DMACommutationHalfCplt(3341,125981
static void TIM_DMADelayPulseNCplt(3361,126539
static void TIM_DMAErrorCCxN(3400,127521
static void TIM_CCxNChannelCmd(3451,129268

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_uart.c,4001
#define USART_CR1_FIELDS 180,8709
#define USART_CR3_FIELDS 183,8976
#define LPUART_BRR_MIN 186,9224
#define LPUART_BRR_MAX 187,9304
#define UART_BRR_MIN 189,9386
#define UART_BRR_MAX 190,9464
const uint16_t UARTPrescTable[UARTPrescTable231,11289
HAL_StatusTypeDef HAL_UART_Init(309,14981
HAL_StatusTypeDef HAL_HalfDuplex_Init(384,17188
HAL_StatusTypeDef HAL_LIN_Init(459,19593
HAL_StatusTypeDef HAL_MultiProcessor_Init(558,23104
HAL_StatusTypeDef HAL_UART_DeInit(634,25447
__weak void HAL_UART_MspInit(681,26632
__weak void HAL_UART_MspDeInit(696,27029
HAL_StatusTypeDef HAL_UART_RegisterCallback(732,29057
HAL_StatusTypeDef HAL_UART_UnRegisterCallback(860,33235
HAL_StatusTypeDef HAL_UART_RegisterRxEventCallback(965,36990
HAL_StatusTypeDef HAL_UART_UnRegisterRxEventCallback(996,37732
HAL_StatusTypeDef HAL_UART_Transmit(1119,43132
HAL_StatusTypeDef HAL_UART_Receive(1217,46155
HAL_StatusTypeDef HAL_UART_Transmit_IT(1309,48890
HAL_StatusTypeDef HAL_UART_Receive_IT(1385,51291
HAL_StatusTypeDef HAL_UART_Transmit_DMA(1435,52921
HAL_StatusTypeDef HAL_UART_Receive_DMA(1544,56669
HAL_StatusTypeDef HAL_UART_DMAPause(1580,57600
HAL_StatusTypeDef HAL_UART_DMAResume(1642,59548
HAL_StatusTypeDef HAL_UART_DMAStop(1691,60796
HAL_StatusTypeDef HAL_UART_Abort(1767,63493
HAL_StatusTypeDef HAL_UART_AbortTransmit(1876,67487
HAL_StatusTypeDef HAL_UART_AbortReceive(1939,69752
HAL_StatusTypeDef HAL_UART_Abort_IT(2011,72562
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(2170,78141
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(2265,81719
void HAL_UART_IRQHandler(2362,85199
__weak void HAL_UART_TxCpltCallback(2724,98739
__weak void HAL_UART_TxHalfCpltCallback(2739,99163
__weak void HAL_UART_RxCpltCallback(2754,99588
__weak void HAL_UART_RxHalfCpltCallback(2769,100012
__weak void HAL_UART_ErrorCallback(2784,100426
__weak void HAL_UART_AbortCpltCallback(2799,100841
__weak void HAL_UART_AbortTransmitCpltCallback(2814,101264
__weak void HAL_UART_AbortReceiveCpltCallback(2829,101711
__weak void HAL_UARTEx_RxEventCallback(2846,102384
void HAL_UART_ReceiverTimeout_Config(2894,104623
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(2909,105161
HAL_StatusTypeDef HAL_UART_DisableReceiverTimeout(2947,106030
HAL_StatusTypeDef HAL_MultiProcessor_EnableMuteMode(2985,106885
HAL_StatusTypeDef HAL_MultiProcessor_DisableMuteMode(3005,107479
void HAL_MultiProcessor_EnterMuteMode(3025,108080
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(3035,108348
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(3058,108984
HAL_StatusTypeDef HAL_LIN_SendBreak(3082,109585
HAL_UART_StateTypeDef HAL_UART_GetState(3127,110785
uint32_t HAL_UART_GetError(3143,111246
void UART_InitCallbacksToDefault(3165,111628
HAL_StatusTypeDef UART_SetConfig(3189,113311
void UART_AdvFeatureConfig(3346,118970
HAL_StatusTypeDef UART_CheckIdleState(3422,122512
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(3491,124703
HAL_StatusTypeDef UART_Start_Receive_IT(3559,127031
HAL_StatusTypeDef UART_Start_Receive_DMA(3632,129552
static void UART_EndTxTransfer(3728,132652
static void UART_EndRxTransfer(3745,133229
static void UART_DMATransmitCplt(3772,134159
static void UART_DMATxHalfCplt(3808,135222
static void UART_DMAReceiveCplt(3826,135744
static void UART_DMARxHalfCplt(3889,137929
static void UART_DMAError(3927,139204
static void UART_DMAAbortOnError(3967,140426
static void UART_DMATxAbortCallback(3990,141236
static void UART_DMARxAbortCallback(4045,143041
static void UART_DMATxOnlyAbortCallback(4097,144791
static void UART_DMARxOnlyAbortCallback(4130,145951
static void UART_TxISR_8BIT(4164,147178
static void UART_TxISR_16BIT(4193,148068
static void UART_TxISR_8BIT_FIFOEN(4225,149056
static void UART_TxISR_16BIT_FIFOEN(4265,150266
static void UART_EndTransmit_IT(4306,151504
static void UART_RxISR_8BIT(4331,152237
static void UART_RxISR_16BIT(4422,155263
static void UART_RxISR_8BIT_FIFOEN(4515,158362
static void UART_RxISR_16BIT_FIFOEN(4678,164326

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_uart_ex.c,1074
#define RX_FIFO_DEPTH 63,2365
#define TX_FIFO_DEPTH 66,2419
HAL_StatusTypeDef HAL_RS485Ex_Init(166,7304
__weak void HAL_UARTEx_WakeupCallback(274,10563
__weak void HAL_UARTEx_RxFifoFullCallback(289,10982
__weak void HAL_UARTEx_TxFifoEmptyCallback(304,11410
HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(389,15929
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(427,17235
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(482,18782
HAL_StatusTypeDef HAL_UARTEx_DisableStopMode(501,19163
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(520,19553
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(561,20496
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(607,21756
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(656,23207
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(713,25611
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(844,29918
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(910,32569
HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(979,35728
static void UARTEx_Wakeup_AddressConfig(1003,36259
static void UARTEx_SetNbDataToProcess(1021,36969

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_usart.c,2794
#define USART_DUMMY_DATA 158,7905
#define USART_TEACK_REACK_TIMEOUT 159,8027
#define USART_CR1_FIELDS 160,8149
#define USART_CR2_FIELDS 164,8513
#define USART_CR3_FIELDS 168,8883
#define USART_BRR_MIN 170,9060
#define USART_BRR_MAX 171,9140
HAL_StatusTypeDef HAL_USART_Init(278,14233
HAL_StatusTypeDef HAL_USART_DeInit(340,15894
__weak void HAL_USART_MspInit(383,16911
__weak void HAL_USART_MspDeInit(398,17316
HAL_StatusTypeDef HAL_USART_RegisterCallback(431,19084
HAL_StatusTypeDef HAL_USART_UnRegisterCallback(555,23039
HAL_StatusTypeDef HAL_USART_Transmit(745,30897
HAL_StatusTypeDef HAL_USART_Receive(851,34148
HAL_StatusTypeDef HAL_USART_TransmitReceive(971,37956
HAL_StatusTypeDef HAL_USART_Transmit_IT(1132,42840
HAL_StatusTypeDef HAL_USART_Receive_IT(1223,45854
HAL_StatusTypeDef HAL_USART_TransmitReceive_IT(1345,49937
HAL_StatusTypeDef HAL_USART_Transmit_DMA(1468,53970
HAL_StatusTypeDef HAL_USART_Receive_DMA(1589,58009
HAL_StatusTypeDef HAL_USART_TransmitReceive_DMA(1772,64529
HAL_StatusTypeDef HAL_USART_DMAPause(1955,70546
HAL_StatusTypeDef HAL_USART_DMAResume(2040,72942
HAL_StatusTypeDef HAL_USART_DMAStop(2117,74806
HAL_StatusTypeDef HAL_USART_Abort(2178,77065
HAL_StatusTypeDef HAL_USART_Abort_IT(2282,80969
void HAL_USART_IRQHandler(2420,85487
__weak void HAL_USART_TxCpltCallback(2664,94012
__weak void HAL_USART_TxHalfCpltCallback(2679,94442
__weak void HAL_USART_RxCpltCallback(2694,94873
__weak void HAL_USART_RxHalfCpltCallback(2709,95300
__weak void HAL_USART_TxRxCpltCallback(2724,95764
__weak void HAL_USART_ErrorCallback(2739,96181
__weak void HAL_USART_AbortCpltCallback(2754,96604
HAL_USART_StateTypeDef HAL_USART_GetState(2791,97753
uint32_t HAL_USART_GetError(2802,98102
void USART_InitCallbacksToDefault(2825,98495
static void USART_EndTransfer(2845,99905
static void USART_DMATransmitCplt(2862,100596
static void USART_DMATxHalfCplt(2904,101810
static void USART_DMAReceiveCplt(2922,102348
static void USART_DMARxHalfCplt(2999,104878
static void USART_DMAError(3017,105411
static void USART_DMAAbortOnError(3043,106213
static void USART_DMATxAbortCallback(3066,107040
static void USART_DMARxAbortCallback(3114,108590
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(3164,110181
static HAL_StatusTypeDef USART_SetConfig(3192,110959
static HAL_StatusTypeDef USART_CheckIdleState(3311,116115
static void USART_TxISR_8BIT(3361,117701
static void USART_TxISR_16BIT(3396,118872
static void USART_TxISR_8BIT_FIFOEN(3432,120069
static void USART_TxISR_16BIT_FIFOEN(3477,121536
static void USART_EndTransmit_IT(3520,122856
static void USART_RxISR_8BIT(3577,124727
static void USART_RxISR_16BIT(3668,127933
static void USART_RxISR_8BIT_FIFOEN(3761,131192
static void USART_RxISR_16BIT_FIFOEN(3894,136138

Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_usart_ex.c,614
#define RX_FIFO_DEPTH 61,2234
#define TX_FIFO_DEPTH 64,2289
__weak void HAL_USARTEx_RxFifoFullCallback(109,3711
__weak void HAL_USARTEx_TxFifoEmptyCallback(124,4147
HAL_StatusTypeDef HAL_USARTEx_EnableSlaveMode(174,6337
HAL_StatusTypeDef HAL_USARTEx_DisableSlaveMode(222,7621
HAL_StatusTypeDef HAL_USARTEx_ConfigNSS(270,9008
HAL_StatusTypeDef HAL_USARTEx_EnableFifoMode(308,9930
HAL_StatusTypeDef HAL_USARTEx_DisableFifoMode(349,10894
HAL_StatusTypeDef HAL_USARTEx_SetTxFifoThreshold(395,12179
HAL_StatusTypeDef HAL_USARTEx_SetRxFifoThreshold(444,13657
static void USARTEx_SetNbDataToProcess(499,14941

Core/Src/memorymap.c,0
