// Seed: 2552482603
module module_0;
  wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    input wire id_8,
    input supply1 id_9,
    input wor id_10,
    input tri0 id_11,
    output uwire id_12,
    input wand id_13,
    output tri1 id_14,
    input supply0 id_15,
    input tri0 id_16,
    output tri id_17,
    output tri id_18,
    output tri0 id_19,
    input tri1 id_20,
    input tri0 id_21,
    input tri0 id_22
);
  supply1 id_24, id_25;
  wire id_26;
  assign id_24 = 1;
  wire id_27;
  assign id_12 = 1'b0;
  final id_0 = 1;
  module_0();
endmodule
