Netlist_File: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/bin2bcd/results_dir/bin2bcd/run_1/synth_1_1/impl_1_1_1/packing/fabric_bin2bcd_post_synth.net Netlist_ID: SHA256:cc31c6f3d64896a1f5e3daca4a51faf1c639835ac78e6e8d53f806debc5aa7f8
Array size: 12 x 10 logic blocks

#block name	x	y	subblk	layer	block number
#----------	--	--	------	-----	------------
$abc$2856$new_new_n23__	3	5	0	0	#0
$iopadmap$bcd[5]	2	5	0	0	#1
out:$iopadmap$bcd[2]	10	6	66	0	#2
out:$iopadmap$bcd[3]	10	6	52	0	#3
out:$iopadmap$bcd[4]	10	7	66	0	#4
out:$iopadmap$bcd[1]	10	5	52	0	#5
out:$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911	1	6	52	0	#6
out:$iopadmap$bcd[9]	3	1	66	0	#7
out:$iopadmap$bcd[5]	10	7	52	0	#8
out:$iopadmap$bcd[6]	10	8	66	0	#9
out:$iopadmap$bcd[7]	10	8	52	0	#10
out:$iopadmap$bcd[8]	2	1	71	0	#11
out:$auto$rs_design_edit.cc:700:execute$2901	1	7	66	0	#12
out:$auto$rs_design_edit.cc:700:execute$2902	1	7	52	0	#13
out:$auto$rs_design_edit.cc:700:execute$2903	1	8	66	0	#14
out:$auto$rs_design_edit.cc:700:execute$2904	1	8	52	0	#15
out:$auto$rs_design_edit.cc:700:execute$2905	10	2	71	0	#16
out:$auto$rs_design_edit.cc:700:execute$2906	10	3	66	0	#17
out:$auto$rs_design_edit.cc:700:execute$2907	10	3	52	0	#18
out:$auto$rs_design_edit.cc:700:execute$2908	10	4	66	0	#19
out:$auto$rs_design_edit.cc:700:execute$2909	10	4	52	0	#20
out:$auto$rs_design_edit.cc:700:execute$2910	10	5	66	0	#21
$auto$rs_design_edit.cc:332:add_wire_btw_prims$2912	1	2	17	0	#22
$iopadmap$bin[1]	1	3	23	0	#23
$iopadmap$bin[2]	1	3	12	0	#24
$iopadmap$bin[3]	1	4	23	0	#25
$iopadmap$bin[4]	1	4	12	0	#26
$iopadmap$bin[5]	1	5	23	0	#27
$iopadmap$bin[6]	1	5	12	0	#28
$iopadmap$bin[7]	1	6	23	0	#29
