// Seed: 1573082994
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  function automatic id_6;
    input id_7, id_8;
    input id_9;
    reg id_10;
    begin
      id_10 <= id_10 ==? id_5;
    end
  endfunction
  assign id_9 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3,
    input wor id_4,
    input supply0 id_5,
    input wand id_6,
    input wand id_7,
    output tri0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply0 id_12,
    input wand id_13,
    output uwire id_14
);
  wire id_16;
  module_0(
      id_16, id_16, id_16, id_16, id_16
  );
endmodule
