{:input (genetic.crossover/dumb-crossover 1534520421 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_10_11 , \\wire:missing_edge , wire2_13, wire3_18, wire14_15_24, \\wire23_29_30_:missing );\n  wire \\:missing_edge ;\n  input \\wire0_:missing_10_11 ;\n  wire \\wire0_:missing_10_11 ;\n  wire \\wire12_13_:missing_16 ;\n  wire \\wire12_13_:missing_17 ;\n  input wire14_15_24;\n  wire wire14_15_24;\n  wire wire19;\n  input \\wire23_29_30_:missing ;\n  wire \\wire23_29_30_:missing ;\n  wire wire26_30;\n  wire wire27_39;\n  wire wire28_13;\n  wire \\wire29_:missing ;\n  output wire2_13;\n  wire wire2_13;\n  wire wire32_14;\n  wire wire32_15;\n  wire wire32_16;\n  wire wire32_18;\n  wire wire32_20;\n  wire \\wire32_29_30_:missing ;\n  wire wire32_31;\n  wire \\wire32_36_:missing_40 ;\n  wire \\wire32_:missing_10 ;\n  wire \\wire32_:missing_11 ;\n  wire \\wire32_:missing_33_34 ;\n  wire \\wire32_:missing_33_35 ;\n  wire \\wire32_:missing_38 ;\n  output wire3_18;\n  wire wire3_18;\n  wire \\wire5_:missing ;\n  wire \\wire6_:missing_19 ;\n  wire \\wire8_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_13_22 ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_15_21 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_31_42 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_41 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire8_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire19 = 2'hx >> \\wire6_:missing_19 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire26_30;\n  assign \\wire:missing_edge  = 2'h1 >> wire27_39;\n  assign \\wire:missing_edge  = 2'h1 >> wire28_13;\n  assign \\wire29_:missing  = 4'h6 >> { \\wire23_29_30_:missing , \\wire32_29_30_:missing  };\n  assign \\wire9_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire26_30 = 4'h8 >> { \\wire23_29_30_:missing , \\wire32_29_30_:missing  };\n  assign \\wire:missing_31_42  = 4'h8 >> { \\wire:missing_edge , wire32_31 };\n  assign \\wire32_:missing_10  = 4'h2 >> { \\wire32_:missing_33_35 , \\wire32_:missing_33_34  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire32_:missing_33_35 , \\wire32_:missing_33_34  };\n  assign \\wire:missing_10  = 4'h8 >> { \\wire0_:missing_10_11 , \\wire32_:missing_10  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire32_36_:missing_40 ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire0_:missing_10_11 , \\wire32_:missing_11  };\n  assign \\wire:missing_edge  = 4'h4 >> { \\wire12_13_:missing_17 , \\wire12_13_:missing_16  };\n  assign \\wire:missing_13  = 4'h8 >> { \\wire12_13_:missing_17 , \\wire12_13_:missing_16  };\n  assign \\wire:missing_14  = 4'h6 >> { wire32_14, wire14_15_24 };\n  assign \\wire:missing_15_21  = 4'h8 >> { wire14_15_24, wire32_15 };\n  assign \\wire5_:missing  = 1'h0;\n  assign \\wire6_:missing_19  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_31_42 ;\n  assign \\wire:missing_41  = \\wire:missing_edge ;\n  assign wire27_39 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire32_:missing_38 ;\n  assign \\wire:missing_37  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire32_36_:missing_40 ;\n  assign \\wire32_:missing_33_35  = \\wire:missing_edge ;\n  assign \\wire32_:missing_33_34  = \\wire:missing_edge ;\n  assign \\wire:missing_22  = \\wire:missing_13_22 ;\n  assign \\wire:missing_edge  = \\wire:missing_15_21 ;\n  assign \\wire:missing_edge  = wire32_20;\n  assign wire3_18 = wire32_18;\n  assign \\wire12_13_:missing_17  = \\wire:missing_edge ;\n  assign \\wire12_13_:missing_16  = wire32_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:3.1-87.10\" *)\nmodule postsynth(\\wire0_:missing_10_11 , \\wire:missing_edge , wire2_13, wire3_18, wire14_15_24, \\wire23_29_30_:missing );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:5.9-5.30\" *)\n  input \\wire0_:missing_10_11 ;\n  wire \\wire0_:missing_10_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:8.8-8.30\" *)\n  wire \\wire12_13_:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:9.9-9.21\" *)\n  input wire14_15_24;\n  wire wire14_15_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:11.8-11.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:12.9-12.31\" *)\n  input \\wire23_29_30_:missing ;\n  wire \\wire23_29_30_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:15.8-15.17\" *)\n  wire wire27_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:18.10-18.18\" *)\n  output wire2_13;\n  wire wire2_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:23.8-23.17\" *)\n  wire wire32_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:24.8-24.17\" *)\n  wire wire32_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:27.8-27.30\" *)\n  wire \\wire32_36_:missing_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:28.8-28.27\" *)\n  wire \\wire32_:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:30.8-30.30\" *)\n  wire \\wire32_:missing_33_34 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:31.8-31.30\" *)\n  wire \\wire32_:missing_33_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:32.8-32.27\" *)\n  wire \\wire32_:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:33.10-33.18\" *)\n  output wire3_18;\n  wire wire3_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:35.8-35.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:36.8-36.26\" *)\n  wire \\wire6_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:37.8-37.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:38.8-38.23\" *)\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:43.8-43.27\" *)\n  wire \\wire:missing_15_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:45.8-45.27\" *)\n  wire \\wire:missing_31_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:46.8-46.24\" *)\n  wire \\wire:missing_37 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:47.8-47.24\" *)\n  wire \\wire:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B40D36D.v:48.9-48.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire12_13_:missing_17  = 1'h0;\n  assign wire19 = 1'hx;\n  assign wire27_39 = 1'h0;\n  assign wire2_13 = 1'hx;\n  assign wire32_18 = 1'hx;\n  assign wire32_20 = 1'h0;\n  assign \\wire32_36_:missing_40  = 1'h0;\n  assign \\wire32_:missing_10  = 1'h0;\n  assign \\wire32_:missing_33_34  = 1'h0;\n  assign \\wire32_:missing_33_35  = 1'h0;\n  assign \\wire32_:missing_38  = 1'h0;\n  assign wire3_18 = 1'hx;\n  assign \\wire5_:missing  = 1'h0;\n  assign \\wire6_:missing_19  = 1'h1;\n  assign \\wire8_:missing  = 1'h1;\n  assign \\wire9_:missing  = 1'h1;\n  assign \\wire:missing_15_21  = 1'h0;\n  assign \\wire:missing_31_42  = 1'h0;\n  assign \\wire:missing_37  = 1'h0;\n  assign \\wire:missing_41  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:19:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji/src/top.v'.\nSBY  3:19:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] Copy '/tmp/fuzzmount2DDF5D8C/4B40D36D.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji/src/4B40D36D.v'.\nSBY  3:19:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] Copy '/tmp/fuzzmount2DDF5D8C/4B40D36D.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji/src/4B40D36D.post.v'.\nSBY  3:19:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] engine_0: abc pdr\nSBY  3:19:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:19:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4B40D36D.v:63$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4B40D36D.v:63$36.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:19:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4B40D36D.v:58$31_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4B40D36D.v:58$31.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:19:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4B40D36D.v:64$37_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4B40D36D.v:64$37.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:19:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4B40D36D.v:54$27_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4B40D36D.v:54$27.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:19:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4B40D36D.v:52$25_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4B40D36D.v:52$25.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:19:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4B40D36D.v:67$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4B40D36D.v:67$40.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:19:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] base: Warning: Wire presynth.\\wire3_18 is used but has no driver.\nSBY  3:19:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] base: Warning: Wire presynth.\\wire2_13 is used but has no driver.\nSBY  3:19:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] base: finished (returncode=0)\nSBY  3:19:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:19:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] aig: Warning: Wire presynth.\\wire3_18 is used but has no driver.\nSBY  3:19:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] aig: Warning: Wire presynth.\\wire2_13 is used but has no driver.\nSBY  3:19:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] aig: finished (returncode=0)\nSBY  3:19:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:19:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:19:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] engine_0: Warning: The network has no constraints.\nSBY  3:19:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:19:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] engine_0: finished (returncode=0)\nSBY  3:19:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] engine_0: Status returned by engine: FAIL\nSBY  3:19:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:19:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:19:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:19:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji'.\nSBY  3:19:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzo5bgfji] DONE (FAIL, rc=2)\n", :err ""}}}