<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="DE2_70">
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Greyscale:wine1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_7ch.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Greyscale:wine1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_ach.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component" CBX_FILE_NAME="dcfifo_m2o1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component" CBX_FILE_NAME="dcfifo_m2o1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component" CBX_FILE_NAME="dcfifo_m2o1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Greyscale:wine1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_8ch.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component" CBX_FILE_NAME="shift_taps_0jn.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component" CBX_FILE_NAME="dcfifo_m2o1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Greyscale:wine1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_2ch.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Greyscale:wine1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_6ch.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Histo:H0|SRAM:DispRam|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_uio1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_uio1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Histo:H0|SRAM:HisRam|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_uio1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" CBX_FILE_NAME="dcfifo_m2o1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Greyscale:wine1|lpm_divide:Div0" CBX_FILE_NAME="lpm_divide_3gm.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Greyscale:wine1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_3ch.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component" CBX_FILE_NAME="dcfifo_m2o1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component" CBX_FILE_NAME="dcfifo_m2o1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" CBX_FILE_NAME="dcfifo_m2o1.tdf"/>
	</PROJECT>
</LOG_ROOT>
