set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow Model"} {whack_a_mole_sim.vo whack_a_mole_sim_v.sdo}}
}
