sv xilinx_vip --include "D:/Vivado/2024.1/data/xilinx_vip/include" --include "../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/ec67/hdl" --include "../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/b28c/hdl" \
"D:/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"D:/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"D:/Vivado/2024.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"D:/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"D:/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"D:/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"D:/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
"D:/Vivado/2024.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
"D:/Vivado/2024.1/data/xilinx_vip/hdl/rst_vip_if.sv" \

verilog xil_defaultlib --include "D:/Vivado/2024.1/data/xilinx_vip/include" --include "../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/ec67/hdl" --include "../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/b28c/hdl" \
"../../../LED_Test.srcs/sources_1/new/top.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
