
projekt_e_nucleuo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c18  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08006df0  08006df0  00007df0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e44  08006e44  00008020  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006e44  08006e44  00007e44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e4c  08006e4c  00008020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e4c  08006e4c  00007e4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e50  08006e50  00007e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  08006e54  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c8  20000020  08006e74  00008020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006e8  08006e74  000086e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015a41  00000000  00000000  00008050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029f8  00000000  00000000  0001da91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001310  00000000  00000000  00020490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ef0  00000000  00000000  000217a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026f27  00000000  00000000  00022690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000161b1  00000000  00000000  000495b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe0ba  00000000  00000000  0005f768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015d822  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000512c  00000000  00000000  0015d868  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00162994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000020 	.word	0x20000020
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08006dd8 	.word	0x08006dd8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000024 	.word	0x20000024
 8000214:	08006dd8 	.word	0x08006dd8

08000218 <strcmp>:
 8000218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000220:	2a01      	cmp	r2, #1
 8000222:	bf28      	it	cs
 8000224:	429a      	cmpcs	r2, r3
 8000226:	d0f7      	beq.n	8000218 <strcmp>
 8000228:	1ad0      	subs	r0, r2, r3
 800022a:	4770      	bx	lr

0800022c <__aeabi_uldivmod>:
 800022c:	b953      	cbnz	r3, 8000244 <__aeabi_uldivmod+0x18>
 800022e:	b94a      	cbnz	r2, 8000244 <__aeabi_uldivmod+0x18>
 8000230:	2900      	cmp	r1, #0
 8000232:	bf08      	it	eq
 8000234:	2800      	cmpeq	r0, #0
 8000236:	bf1c      	itt	ne
 8000238:	f04f 31ff 	movne.w	r1, #4294967295
 800023c:	f04f 30ff 	movne.w	r0, #4294967295
 8000240:	f000 b988 	b.w	8000554 <__aeabi_idiv0>
 8000244:	f1ad 0c08 	sub.w	ip, sp, #8
 8000248:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000258:	b004      	add	sp, #16
 800025a:	4770      	bx	lr

0800025c <__udivmoddi4>:
 800025c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000260:	9d08      	ldr	r5, [sp, #32]
 8000262:	468e      	mov	lr, r1
 8000264:	4604      	mov	r4, r0
 8000266:	4688      	mov	r8, r1
 8000268:	2b00      	cmp	r3, #0
 800026a:	d14a      	bne.n	8000302 <__udivmoddi4+0xa6>
 800026c:	428a      	cmp	r2, r1
 800026e:	4617      	mov	r7, r2
 8000270:	d962      	bls.n	8000338 <__udivmoddi4+0xdc>
 8000272:	fab2 f682 	clz	r6, r2
 8000276:	b14e      	cbz	r6, 800028c <__udivmoddi4+0x30>
 8000278:	f1c6 0320 	rsb	r3, r6, #32
 800027c:	fa01 f806 	lsl.w	r8, r1, r6
 8000280:	fa20 f303 	lsr.w	r3, r0, r3
 8000284:	40b7      	lsls	r7, r6
 8000286:	ea43 0808 	orr.w	r8, r3, r8
 800028a:	40b4      	lsls	r4, r6
 800028c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000290:	fa1f fc87 	uxth.w	ip, r7
 8000294:	fbb8 f1fe 	udiv	r1, r8, lr
 8000298:	0c23      	lsrs	r3, r4, #16
 800029a:	fb0e 8811 	mls	r8, lr, r1, r8
 800029e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a2:	fb01 f20c 	mul.w	r2, r1, ip
 80002a6:	429a      	cmp	r2, r3
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0x62>
 80002aa:	18fb      	adds	r3, r7, r3
 80002ac:	f101 30ff 	add.w	r0, r1, #4294967295
 80002b0:	f080 80ea 	bcs.w	8000488 <__udivmoddi4+0x22c>
 80002b4:	429a      	cmp	r2, r3
 80002b6:	f240 80e7 	bls.w	8000488 <__udivmoddi4+0x22c>
 80002ba:	3902      	subs	r1, #2
 80002bc:	443b      	add	r3, r7
 80002be:	1a9a      	subs	r2, r3, r2
 80002c0:	b2a3      	uxth	r3, r4
 80002c2:	fbb2 f0fe 	udiv	r0, r2, lr
 80002c6:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ce:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d2:	459c      	cmp	ip, r3
 80002d4:	d909      	bls.n	80002ea <__udivmoddi4+0x8e>
 80002d6:	18fb      	adds	r3, r7, r3
 80002d8:	f100 32ff 	add.w	r2, r0, #4294967295
 80002dc:	f080 80d6 	bcs.w	800048c <__udivmoddi4+0x230>
 80002e0:	459c      	cmp	ip, r3
 80002e2:	f240 80d3 	bls.w	800048c <__udivmoddi4+0x230>
 80002e6:	443b      	add	r3, r7
 80002e8:	3802      	subs	r0, #2
 80002ea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ee:	eba3 030c 	sub.w	r3, r3, ip
 80002f2:	2100      	movs	r1, #0
 80002f4:	b11d      	cbz	r5, 80002fe <__udivmoddi4+0xa2>
 80002f6:	40f3      	lsrs	r3, r6
 80002f8:	2200      	movs	r2, #0
 80002fa:	e9c5 3200 	strd	r3, r2, [r5]
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	428b      	cmp	r3, r1
 8000304:	d905      	bls.n	8000312 <__udivmoddi4+0xb6>
 8000306:	b10d      	cbz	r5, 800030c <__udivmoddi4+0xb0>
 8000308:	e9c5 0100 	strd	r0, r1, [r5]
 800030c:	2100      	movs	r1, #0
 800030e:	4608      	mov	r0, r1
 8000310:	e7f5      	b.n	80002fe <__udivmoddi4+0xa2>
 8000312:	fab3 f183 	clz	r1, r3
 8000316:	2900      	cmp	r1, #0
 8000318:	d146      	bne.n	80003a8 <__udivmoddi4+0x14c>
 800031a:	4573      	cmp	r3, lr
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xc8>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 8105 	bhi.w	800052e <__udivmoddi4+0x2d2>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb6e 0203 	sbc.w	r2, lr, r3
 800032a:	2001      	movs	r0, #1
 800032c:	4690      	mov	r8, r2
 800032e:	2d00      	cmp	r5, #0
 8000330:	d0e5      	beq.n	80002fe <__udivmoddi4+0xa2>
 8000332:	e9c5 4800 	strd	r4, r8, [r5]
 8000336:	e7e2      	b.n	80002fe <__udivmoddi4+0xa2>
 8000338:	2a00      	cmp	r2, #0
 800033a:	f000 8090 	beq.w	800045e <__udivmoddi4+0x202>
 800033e:	fab2 f682 	clz	r6, r2
 8000342:	2e00      	cmp	r6, #0
 8000344:	f040 80a4 	bne.w	8000490 <__udivmoddi4+0x234>
 8000348:	1a8a      	subs	r2, r1, r2
 800034a:	0c03      	lsrs	r3, r0, #16
 800034c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000350:	b280      	uxth	r0, r0
 8000352:	b2bc      	uxth	r4, r7
 8000354:	2101      	movs	r1, #1
 8000356:	fbb2 fcfe 	udiv	ip, r2, lr
 800035a:	fb0e 221c 	mls	r2, lr, ip, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb04 f20c 	mul.w	r2, r4, ip
 8000366:	429a      	cmp	r2, r3
 8000368:	d907      	bls.n	800037a <__udivmoddi4+0x11e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x11c>
 8000372:	429a      	cmp	r2, r3
 8000374:	f200 80e0 	bhi.w	8000538 <__udivmoddi4+0x2dc>
 8000378:	46c4      	mov	ip, r8
 800037a:	1a9b      	subs	r3, r3, r2
 800037c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000380:	fb0e 3312 	mls	r3, lr, r2, r3
 8000384:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000388:	fb02 f404 	mul.w	r4, r2, r4
 800038c:	429c      	cmp	r4, r3
 800038e:	d907      	bls.n	80003a0 <__udivmoddi4+0x144>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f102 30ff 	add.w	r0, r2, #4294967295
 8000396:	d202      	bcs.n	800039e <__udivmoddi4+0x142>
 8000398:	429c      	cmp	r4, r3
 800039a:	f200 80ca 	bhi.w	8000532 <__udivmoddi4+0x2d6>
 800039e:	4602      	mov	r2, r0
 80003a0:	1b1b      	subs	r3, r3, r4
 80003a2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003a6:	e7a5      	b.n	80002f4 <__udivmoddi4+0x98>
 80003a8:	f1c1 0620 	rsb	r6, r1, #32
 80003ac:	408b      	lsls	r3, r1
 80003ae:	fa22 f706 	lsr.w	r7, r2, r6
 80003b2:	431f      	orrs	r7, r3
 80003b4:	fa0e f401 	lsl.w	r4, lr, r1
 80003b8:	fa20 f306 	lsr.w	r3, r0, r6
 80003bc:	fa2e fe06 	lsr.w	lr, lr, r6
 80003c0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003c4:	4323      	orrs	r3, r4
 80003c6:	fa00 f801 	lsl.w	r8, r0, r1
 80003ca:	fa1f fc87 	uxth.w	ip, r7
 80003ce:	fbbe f0f9 	udiv	r0, lr, r9
 80003d2:	0c1c      	lsrs	r4, r3, #16
 80003d4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003d8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003dc:	fb00 fe0c 	mul.w	lr, r0, ip
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	fa02 f201 	lsl.w	r2, r2, r1
 80003e6:	d909      	bls.n	80003fc <__udivmoddi4+0x1a0>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ee:	f080 809c 	bcs.w	800052a <__udivmoddi4+0x2ce>
 80003f2:	45a6      	cmp	lr, r4
 80003f4:	f240 8099 	bls.w	800052a <__udivmoddi4+0x2ce>
 80003f8:	3802      	subs	r0, #2
 80003fa:	443c      	add	r4, r7
 80003fc:	eba4 040e 	sub.w	r4, r4, lr
 8000400:	fa1f fe83 	uxth.w	lr, r3
 8000404:	fbb4 f3f9 	udiv	r3, r4, r9
 8000408:	fb09 4413 	mls	r4, r9, r3, r4
 800040c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000410:	fb03 fc0c 	mul.w	ip, r3, ip
 8000414:	45a4      	cmp	ip, r4
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1ce>
 8000418:	193c      	adds	r4, r7, r4
 800041a:	f103 3eff 	add.w	lr, r3, #4294967295
 800041e:	f080 8082 	bcs.w	8000526 <__udivmoddi4+0x2ca>
 8000422:	45a4      	cmp	ip, r4
 8000424:	d97f      	bls.n	8000526 <__udivmoddi4+0x2ca>
 8000426:	3b02      	subs	r3, #2
 8000428:	443c      	add	r4, r7
 800042a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800042e:	eba4 040c 	sub.w	r4, r4, ip
 8000432:	fba0 ec02 	umull	lr, ip, r0, r2
 8000436:	4564      	cmp	r4, ip
 8000438:	4673      	mov	r3, lr
 800043a:	46e1      	mov	r9, ip
 800043c:	d362      	bcc.n	8000504 <__udivmoddi4+0x2a8>
 800043e:	d05f      	beq.n	8000500 <__udivmoddi4+0x2a4>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x1fe>
 8000442:	ebb8 0203 	subs.w	r2, r8, r3
 8000446:	eb64 0409 	sbc.w	r4, r4, r9
 800044a:	fa04 f606 	lsl.w	r6, r4, r6
 800044e:	fa22 f301 	lsr.w	r3, r2, r1
 8000452:	431e      	orrs	r6, r3
 8000454:	40cc      	lsrs	r4, r1
 8000456:	e9c5 6400 	strd	r6, r4, [r5]
 800045a:	2100      	movs	r1, #0
 800045c:	e74f      	b.n	80002fe <__udivmoddi4+0xa2>
 800045e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000462:	0c01      	lsrs	r1, r0, #16
 8000464:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000468:	b280      	uxth	r0, r0
 800046a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800046e:	463b      	mov	r3, r7
 8000470:	4638      	mov	r0, r7
 8000472:	463c      	mov	r4, r7
 8000474:	46b8      	mov	r8, r7
 8000476:	46be      	mov	lr, r7
 8000478:	2620      	movs	r6, #32
 800047a:	fbb1 f1f7 	udiv	r1, r1, r7
 800047e:	eba2 0208 	sub.w	r2, r2, r8
 8000482:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000486:	e766      	b.n	8000356 <__udivmoddi4+0xfa>
 8000488:	4601      	mov	r1, r0
 800048a:	e718      	b.n	80002be <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e72c      	b.n	80002ea <__udivmoddi4+0x8e>
 8000490:	f1c6 0220 	rsb	r2, r6, #32
 8000494:	fa2e f302 	lsr.w	r3, lr, r2
 8000498:	40b7      	lsls	r7, r6
 800049a:	40b1      	lsls	r1, r6
 800049c:	fa20 f202 	lsr.w	r2, r0, r2
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	430a      	orrs	r2, r1
 80004a6:	fbb3 f8fe 	udiv	r8, r3, lr
 80004aa:	b2bc      	uxth	r4, r7
 80004ac:	fb0e 3318 	mls	r3, lr, r8, r3
 80004b0:	0c11      	lsrs	r1, r2, #16
 80004b2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b6:	fb08 f904 	mul.w	r9, r8, r4
 80004ba:	40b0      	lsls	r0, r6
 80004bc:	4589      	cmp	r9, r1
 80004be:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004c2:	b280      	uxth	r0, r0
 80004c4:	d93e      	bls.n	8000544 <__udivmoddi4+0x2e8>
 80004c6:	1879      	adds	r1, r7, r1
 80004c8:	f108 3cff 	add.w	ip, r8, #4294967295
 80004cc:	d201      	bcs.n	80004d2 <__udivmoddi4+0x276>
 80004ce:	4589      	cmp	r9, r1
 80004d0:	d81f      	bhi.n	8000512 <__udivmoddi4+0x2b6>
 80004d2:	eba1 0109 	sub.w	r1, r1, r9
 80004d6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004da:	fb09 f804 	mul.w	r8, r9, r4
 80004de:	fb0e 1119 	mls	r1, lr, r9, r1
 80004e2:	b292      	uxth	r2, r2
 80004e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d229      	bcs.n	8000540 <__udivmoddi4+0x2e4>
 80004ec:	18ba      	adds	r2, r7, r2
 80004ee:	f109 31ff 	add.w	r1, r9, #4294967295
 80004f2:	d2c4      	bcs.n	800047e <__udivmoddi4+0x222>
 80004f4:	4542      	cmp	r2, r8
 80004f6:	d2c2      	bcs.n	800047e <__udivmoddi4+0x222>
 80004f8:	f1a9 0102 	sub.w	r1, r9, #2
 80004fc:	443a      	add	r2, r7
 80004fe:	e7be      	b.n	800047e <__udivmoddi4+0x222>
 8000500:	45f0      	cmp	r8, lr
 8000502:	d29d      	bcs.n	8000440 <__udivmoddi4+0x1e4>
 8000504:	ebbe 0302 	subs.w	r3, lr, r2
 8000508:	eb6c 0c07 	sbc.w	ip, ip, r7
 800050c:	3801      	subs	r0, #1
 800050e:	46e1      	mov	r9, ip
 8000510:	e796      	b.n	8000440 <__udivmoddi4+0x1e4>
 8000512:	eba7 0909 	sub.w	r9, r7, r9
 8000516:	4449      	add	r1, r9
 8000518:	f1a8 0c02 	sub.w	ip, r8, #2
 800051c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000520:	fb09 f804 	mul.w	r8, r9, r4
 8000524:	e7db      	b.n	80004de <__udivmoddi4+0x282>
 8000526:	4673      	mov	r3, lr
 8000528:	e77f      	b.n	800042a <__udivmoddi4+0x1ce>
 800052a:	4650      	mov	r0, sl
 800052c:	e766      	b.n	80003fc <__udivmoddi4+0x1a0>
 800052e:	4608      	mov	r0, r1
 8000530:	e6fd      	b.n	800032e <__udivmoddi4+0xd2>
 8000532:	443b      	add	r3, r7
 8000534:	3a02      	subs	r2, #2
 8000536:	e733      	b.n	80003a0 <__udivmoddi4+0x144>
 8000538:	f1ac 0c02 	sub.w	ip, ip, #2
 800053c:	443b      	add	r3, r7
 800053e:	e71c      	b.n	800037a <__udivmoddi4+0x11e>
 8000540:	4649      	mov	r1, r9
 8000542:	e79c      	b.n	800047e <__udivmoddi4+0x222>
 8000544:	eba1 0109 	sub.w	r1, r1, r9
 8000548:	46c4      	mov	ip, r8
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	e7c4      	b.n	80004de <__udivmoddi4+0x282>

08000554 <__aeabi_idiv0>:
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop

08000558 <MAX30003_ReadECG>:
#include "MAX30003.h"

#include <stdint.h>

int MAX30003_ReadECG(SPI_HandleTypeDef *hspi)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b088      	sub	sp, #32
 800055c:	af02      	add	r7, sp, #8
 800055e:	6078      	str	r0, [r7, #4]
    uint8_t tx_buf[4];
    uint8_t rx_buf[4] = {0,0,0,0};
 8000560:	2300      	movs	r3, #0
 8000562:	60fb      	str	r3, [r7, #12]
    int ecg_sample;

    /* Read ECG FIFO command */
    tx_buf[0] = (0x21 << 1) | 1;  // ECG_FIFO read
 8000564:	2343      	movs	r3, #67	@ 0x43
 8000566:	743b      	strb	r3, [r7, #16]
    tx_buf[1] = 0x00;
 8000568:	2300      	movs	r3, #0
 800056a:	747b      	strb	r3, [r7, #17]
    tx_buf[2] = 0x00;
 800056c:	2300      	movs	r3, #0
 800056e:	74bb      	strb	r3, [r7, #18]
    tx_buf[3] = 0x00;
 8000570:	2300      	movs	r3, #0
 8000572:	74fb      	strb	r3, [r7, #19]

    MAX30003_CS_Low();
 8000574:	f000 f828 	bl	80005c8 <MAX30003_CS_Low>

    HAL_SPI_TransmitReceive(hspi, tx_buf, rx_buf, 4, HAL_MAX_DELAY); //ubiti ne šaljemo ništa osim komande za FIFO read
 8000578:	f107 020c 	add.w	r2, r7, #12
 800057c:	f107 0110 	add.w	r1, r7, #16
 8000580:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000584:	9300      	str	r3, [sp, #0]
 8000586:	2304      	movs	r3, #4
 8000588:	6878      	ldr	r0, [r7, #4]
 800058a:	f002 fff2 	bl	8003572 <HAL_SPI_TransmitReceive>

    MAX30003_CS_High();
 800058e:	f000 f822 	bl	80005d6 <MAX30003_CS_High>
     * ECG FIFO data format:
     * [23:6] = ECG sample (18-bit signed)
     * [5:0]  = status bits
     */

    ecg_sample = ((int32_t)rx_buf[1] << 16) |
 8000592:	7b7b      	ldrb	r3, [r7, #13]
 8000594:	041a      	lsls	r2, r3, #16
                 ((int32_t)rx_buf[2] << 8)  |
 8000596:	7bbb      	ldrb	r3, [r7, #14]
 8000598:	021b      	lsls	r3, r3, #8
    ecg_sample = ((int32_t)rx_buf[1] << 16) |
 800059a:	4313      	orrs	r3, r2
                 ((int32_t)rx_buf[3]);
 800059c:	7bfa      	ldrb	r2, [r7, #15]
    ecg_sample = ((int32_t)rx_buf[1] << 16) |
 800059e:	4313      	orrs	r3, r2
 80005a0:	617b      	str	r3, [r7, #20]

    ecg_sample >>= 6;  // Remove status bits
 80005a2:	697b      	ldr	r3, [r7, #20]
 80005a4:	119b      	asrs	r3, r3, #6
 80005a6:	617b      	str	r3, [r7, #20]

    /* Sign extend 18-bit value */
    if (ecg_sample & (1 << 17))
 80005a8:	697b      	ldr	r3, [r7, #20]
 80005aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d005      	beq.n	80005be <MAX30003_ReadECG+0x66>
    {
        ecg_sample |= 0xFFFC0000;
 80005b2:	697b      	ldr	r3, [r7, #20]
 80005b4:	ea6f 3383 	mvn.w	r3, r3, lsl #14
 80005b8:	ea6f 3393 	mvn.w	r3, r3, lsr #14
 80005bc:	617b      	str	r3, [r7, #20]
    }

    return ecg_sample;
 80005be:	697b      	ldr	r3, [r7, #20]
}
 80005c0:	4618      	mov	r0, r3
 80005c2:	3718      	adds	r7, #24
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}

080005c8 <MAX30003_CS_Low>:


static void MAX30003_CS_Low(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
    //HAL_GPIO_WritePin(MAX30003_CS_PORT, MAX30003_CS_PIN, GPIO_PIN_RESET);
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr

080005d6 <MAX30003_CS_High>:

static void MAX30003_CS_High(void)
{
 80005d6:	b480      	push	{r7}
 80005d8:	af00      	add	r7, sp, #0
  //  HAL_GPIO_WritePin(MAX30003_CS_PORT, MAX30003_CS_PIN, GPIO_PIN_SET);
}
 80005da:	bf00      	nop
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr

080005e4 <PanTompkins_Process>:
    rr_missed_limit = (default_rr * 166) / 100;

    bpm = 75;
}

int PanTompkins_Process(int raw_sample) {
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b08c      	sub	sp, #48	@ 0x30
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
    int sample, peaki, loc_max, loc_max_idx, idx, val, j;
    int rr;

    n_samples++;
 80005ec:	4b72      	ldr	r3, [pc, #456]	@ (80007b8 <PanTompkins_Process+0x1d4>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	3301      	adds	r3, #1
 80005f2:	4a71      	ldr	r2, [pc, #452]	@ (80007b8 <PanTompkins_Process+0x1d4>)
 80005f4:	6013      	str	r3, [r2, #0]

    /* ---- Filter Chain ---- */
    sample = LowPassFilter(raw_sample);
 80005f6:	6878      	ldr	r0, [r7, #4]
 80005f8:	f000 fa8a 	bl	8000b10 <LowPassFilter>
 80005fc:	61f8      	str	r0, [r7, #28]
    sample = HighPassFilter(sample);
 80005fe:	69f8      	ldr	r0, [r7, #28]
 8000600:	f000 fad8 	bl	8000bb4 <HighPassFilter>
 8000604:	61f8      	str	r0, [r7, #28]

    // Store filtered signal
    filtered[filtered_idx] = sample;
 8000606:	4b6d      	ldr	r3, [pc, #436]	@ (80007bc <PanTompkins_Process+0x1d8>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	496d      	ldr	r1, [pc, #436]	@ (80007c0 <PanTompkins_Process+0x1dc>)
 800060c:	69fa      	ldr	r2, [r7, #28]
 800060e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    int current_f_idx = filtered_idx;
 8000612:	4b6a      	ldr	r3, [pc, #424]	@ (80007bc <PanTompkins_Process+0x1d8>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	61bb      	str	r3, [r7, #24]
    filtered_idx = (filtered_idx + 1) % BUF_SIZE;
 8000618:	4b68      	ldr	r3, [pc, #416]	@ (80007bc <PanTompkins_Process+0x1d8>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	3301      	adds	r3, #1
 800061e:	425a      	negs	r2, r3
 8000620:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000624:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000628:	bf58      	it	pl
 800062a:	4253      	negpl	r3, r2
 800062c:	4a63      	ldr	r2, [pc, #396]	@ (80007bc <PanTompkins_Process+0x1d8>)
 800062e:	6013      	str	r3, [r2, #0]

    // Derivative, squaring, and integration
    sample = Derivative(sample);
 8000630:	69f8      	ldr	r0, [r7, #28]
 8000632:	f000 fb07 	bl	8000c44 <Derivative>
 8000636:	61f8      	str	r0, [r7, #28]
    sample = sample * sample;
 8000638:	69fb      	ldr	r3, [r7, #28]
 800063a:	fb03 f303 	mul.w	r3, r3, r3
 800063e:	61fb      	str	r3, [r7, #28]
    sample = MovingWindowIntegral(sample);
 8000640:	69f8      	ldr	r0, [r7, #28]
 8000642:	f000 fb2f 	bl	8000ca4 <MovingWindowIntegral>
 8000646:	61f8      	str	r0, [r7, #28]

    /* ---- Update peak detection buffer ---- */
    integrated[0] = integrated[1];
 8000648:	4b5e      	ldr	r3, [pc, #376]	@ (80007c4 <PanTompkins_Process+0x1e0>)
 800064a:	685b      	ldr	r3, [r3, #4]
 800064c:	4a5d      	ldr	r2, [pc, #372]	@ (80007c4 <PanTompkins_Process+0x1e0>)
 800064e:	6013      	str	r3, [r2, #0]
    integrated[1] = integrated[2];
 8000650:	4b5c      	ldr	r3, [pc, #368]	@ (80007c4 <PanTompkins_Process+0x1e0>)
 8000652:	689b      	ldr	r3, [r3, #8]
 8000654:	4a5b      	ldr	r2, [pc, #364]	@ (80007c4 <PanTompkins_Process+0x1e0>)
 8000656:	6053      	str	r3, [r2, #4]
    integrated[2] = sample;
 8000658:	4a5a      	ldr	r2, [pc, #360]	@ (80007c4 <PanTompkins_Process+0x1e0>)
 800065a:	69fb      	ldr	r3, [r7, #28]
 800065c:	6093      	str	r3, [r2, #8]

    /* ---- Peak Detection ---- */
    // Check if middle sample is a peak
    if (integrated[1] > integrated[0] && integrated[1] > integrated[2]) {
 800065e:	4b59      	ldr	r3, [pc, #356]	@ (80007c4 <PanTompkins_Process+0x1e0>)
 8000660:	685a      	ldr	r2, [r3, #4]
 8000662:	4b58      	ldr	r3, [pc, #352]	@ (80007c4 <PanTompkins_Process+0x1e0>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	429a      	cmp	r2, r3
 8000668:	f340 812c 	ble.w	80008c4 <PanTompkins_Process+0x2e0>
 800066c:	4b55      	ldr	r3, [pc, #340]	@ (80007c4 <PanTompkins_Process+0x1e0>)
 800066e:	685a      	ldr	r2, [r3, #4]
 8000670:	4b54      	ldr	r3, [pc, #336]	@ (80007c4 <PanTompkins_Process+0x1e0>)
 8000672:	689b      	ldr	r3, [r3, #8]
 8000674:	429a      	cmp	r2, r3
 8000676:	f340 8125 	ble.w	80008c4 <PanTompkins_Process+0x2e0>
        peaki = integrated[1];
 800067a:	4b52      	ldr	r3, [pc, #328]	@ (80007c4 <PanTompkins_Process+0x1e0>)
 800067c:	685b      	ldr	r3, [r3, #4]
 800067e:	617b      	str	r3, [r7, #20]

        // Check if it's above primary threshold
        if (peaki >= thresholdi1) {
 8000680:	4b51      	ldr	r3, [pc, #324]	@ (80007c8 <PanTompkins_Process+0x1e4>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	697a      	ldr	r2, [r7, #20]
 8000686:	429a      	cmp	r2, r3
 8000688:	db70      	blt.n	800076c <PanTompkins_Process+0x188>
            // Update signal peak for integrated signal
            spki = (peaki >> 3) + (spki - (spki >> 3));
 800068a:	697b      	ldr	r3, [r7, #20]
 800068c:	10da      	asrs	r2, r3, #3
 800068e:	4b4f      	ldr	r3, [pc, #316]	@ (80007cc <PanTompkins_Process+0x1e8>)
 8000690:	6819      	ldr	r1, [r3, #0]
 8000692:	4b4e      	ldr	r3, [pc, #312]	@ (80007cc <PanTompkins_Process+0x1e8>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	10db      	asrs	r3, r3, #3
 8000698:	1acb      	subs	r3, r1, r3
 800069a:	4413      	add	r3, r2
 800069c:	4a4b      	ldr	r2, [pc, #300]	@ (80007cc <PanTompkins_Process+0x1e8>)
 800069e:	6013      	str	r3, [r2, #0]

            // Search back in filtered signal for actual QRS location
            loc_max = 0;
 80006a0:	2300      	movs	r3, #0
 80006a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            loc_max_idx = 0;
 80006a4:	2300      	movs	r3, #0
 80006a6:	62bb      	str	r3, [r7, #40]	@ 0x28

            for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 80006a8:	2300      	movs	r3, #0
 80006aa:	623b      	str	r3, [r7, #32]
 80006ac:	e021      	b.n	80006f2 <PanTompkins_Process+0x10e>
                idx = (current_f_idx - j + BUF_SIZE) % BUF_SIZE;
 80006ae:	69ba      	ldr	r2, [r7, #24]
 80006b0:	6a3b      	ldr	r3, [r7, #32]
 80006b2:	1ad3      	subs	r3, r2, r3
 80006b4:	3340      	adds	r3, #64	@ 0x40
 80006b6:	425a      	negs	r2, r3
 80006b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80006bc:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80006c0:	bf58      	it	pl
 80006c2:	4253      	negpl	r3, r2
 80006c4:	60fb      	str	r3, [r7, #12]
                val = filtered[idx];
 80006c6:	4a3e      	ldr	r2, [pc, #248]	@ (80007c0 <PanTompkins_Process+0x1dc>)
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006ce:	627b      	str	r3, [r7, #36]	@ 0x24
                if (val < 0) val = -val;
 80006d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	da02      	bge.n	80006dc <PanTompkins_Process+0xf8>
 80006d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006d8:	425b      	negs	r3, r3
 80006da:	627b      	str	r3, [r7, #36]	@ 0x24

                if (val > loc_max) {
 80006dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80006de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006e0:	429a      	cmp	r2, r3
 80006e2:	dd03      	ble.n	80006ec <PanTompkins_Process+0x108>
                    loc_max = val;
 80006e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    loc_max_idx = j;
 80006e8:	6a3b      	ldr	r3, [r7, #32]
 80006ea:	62bb      	str	r3, [r7, #40]	@ 0x28
            for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 80006ec:	6a3b      	ldr	r3, [r7, #32]
 80006ee:	3301      	adds	r3, #1
 80006f0:	623b      	str	r3, [r7, #32]
 80006f2:	6a3b      	ldr	r3, [r7, #32]
 80006f4:	2b18      	cmp	r3, #24
 80006f6:	ddda      	ble.n	80006ae <PanTompkins_Process+0xca>
                }
            }

            // Check if filtered peak is above threshold
            if (loc_max >= thresholdf1) {
 80006f8:	4b35      	ldr	r3, [pc, #212]	@ (80007d0 <PanTompkins_Process+0x1ec>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80006fe:	429a      	cmp	r2, r3
 8000700:	db28      	blt.n	8000754 <PanTompkins_Process+0x170>
                // Update signal peak for filtered signal
                spkf = (loc_max >> 3) + (spkf - (spkf >> 3));
 8000702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000704:	10da      	asrs	r2, r3, #3
 8000706:	4b33      	ldr	r3, [pc, #204]	@ (80007d4 <PanTompkins_Process+0x1f0>)
 8000708:	6819      	ldr	r1, [r3, #0]
 800070a:	4b32      	ldr	r3, [pc, #200]	@ (80007d4 <PanTompkins_Process+0x1f0>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	10db      	asrs	r3, r3, #3
 8000710:	1acb      	subs	r3, r1, r3
 8000712:	4413      	add	r3, r2
 8000714:	4a2f      	ldr	r2, [pc, #188]	@ (80007d4 <PanTompkins_Process+0x1f0>)
 8000716:	6013      	str	r3, [r2, #0]

                // Calculate R-peak position
                last_r_n_samples = r_n_samples;
 8000718:	4b2f      	ldr	r3, [pc, #188]	@ (80007d8 <PanTompkins_Process+0x1f4>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a2f      	ldr	r2, [pc, #188]	@ (80007dc <PanTompkins_Process+0x1f8>)
 800071e:	6013      	str	r3, [r2, #0]
                r_n_samples = n_samples - loc_max_idx - 1;  // -1 because we detect on previous sample
 8000720:	4b25      	ldr	r3, [pc, #148]	@ (80007b8 <PanTompkins_Process+0x1d4>)
 8000722:	681a      	ldr	r2, [r3, #0]
 8000724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000726:	1ad3      	subs	r3, r2, r3
 8000728:	3b01      	subs	r3, #1
 800072a:	4a2b      	ldr	r2, [pc, #172]	@ (80007d8 <PanTompkins_Process+0x1f4>)
 800072c:	6013      	str	r3, [r2, #0]

                // Calculate RR interval
                if (last_r_n_samples > 0) {
 800072e:	4b2b      	ldr	r3, [pc, #172]	@ (80007dc <PanTompkins_Process+0x1f8>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	2b00      	cmp	r3, #0
 8000734:	f340 80c4 	ble.w	80008c0 <PanTompkins_Process+0x2dc>
                    rr = r_n_samples - last_r_n_samples;
 8000738:	4b27      	ldr	r3, [pc, #156]	@ (80007d8 <PanTompkins_Process+0x1f4>)
 800073a:	681a      	ldr	r2, [r3, #0]
 800073c:	4b27      	ldr	r3, [pc, #156]	@ (80007dc <PanTompkins_Process+0x1f8>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	1ad3      	subs	r3, r2, r3
 8000742:	613b      	str	r3, [r7, #16]

                    // Sanity check: RR should be at least refractory period
                    if (rr >= REFRACTORY_SAMPLES) {
 8000744:	693b      	ldr	r3, [r7, #16]
 8000746:	2b1f      	cmp	r3, #31
 8000748:	f340 80ba 	ble.w	80008c0 <PanTompkins_Process+0x2dc>
                        UpdateRRAverage(rr);
 800074c:	6938      	ldr	r0, [r7, #16]
 800074e:	f000 f8dd 	bl	800090c <UpdateRRAverage>
 8000752:	e0b5      	b.n	80008c0 <PanTompkins_Process+0x2dc>
                    }
                }
            } else {
                // Filtered peak too low - update noise peak
                npkf = (loc_max >> 3) + (npkf - (npkf >> 3));
 8000754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000756:	10da      	asrs	r2, r3, #3
 8000758:	4b21      	ldr	r3, [pc, #132]	@ (80007e0 <PanTompkins_Process+0x1fc>)
 800075a:	6819      	ldr	r1, [r3, #0]
 800075c:	4b20      	ldr	r3, [pc, #128]	@ (80007e0 <PanTompkins_Process+0x1fc>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	10db      	asrs	r3, r3, #3
 8000762:	1acb      	subs	r3, r1, r3
 8000764:	4413      	add	r3, r2
 8000766:	4a1e      	ldr	r2, [pc, #120]	@ (80007e0 <PanTompkins_Process+0x1fc>)
 8000768:	6013      	str	r3, [r2, #0]
 800076a:	e0a9      	b.n	80008c0 <PanTompkins_Process+0x2dc>
            }

        } else if (peaki >= thresholdi2) {
 800076c:	4b1d      	ldr	r3, [pc, #116]	@ (80007e4 <PanTompkins_Process+0x200>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	697a      	ldr	r2, [r7, #20]
 8000772:	429a      	cmp	r2, r3
 8000774:	f2c0 8097 	blt.w	80008a6 <PanTompkins_Process+0x2c2>
            // Check for missed beat (secondary threshold)
            if (r_n_samples > 0 && (n_samples - r_n_samples) >= rr_missed_limit) {
 8000778:	4b17      	ldr	r3, [pc, #92]	@ (80007d8 <PanTompkins_Process+0x1f4>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	2b00      	cmp	r3, #0
 800077e:	f340 8086 	ble.w	800088e <PanTompkins_Process+0x2aa>
 8000782:	4b0d      	ldr	r3, [pc, #52]	@ (80007b8 <PanTompkins_Process+0x1d4>)
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	4b14      	ldr	r3, [pc, #80]	@ (80007d8 <PanTompkins_Process+0x1f4>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	1ad2      	subs	r2, r2, r3
 800078c:	4b16      	ldr	r3, [pc, #88]	@ (80007e8 <PanTompkins_Process+0x204>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	429a      	cmp	r2, r3
 8000792:	db7c      	blt.n	800088e <PanTompkins_Process+0x2aa>
                // Update signal peak with reduced weight
                spki = (peaki >> 2) + (spki - (spki >> 2));
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	109a      	asrs	r2, r3, #2
 8000798:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <PanTompkins_Process+0x1e8>)
 800079a:	6819      	ldr	r1, [r3, #0]
 800079c:	4b0b      	ldr	r3, [pc, #44]	@ (80007cc <PanTompkins_Process+0x1e8>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	109b      	asrs	r3, r3, #2
 80007a2:	1acb      	subs	r3, r1, r3
 80007a4:	4413      	add	r3, r2
 80007a6:	4a09      	ldr	r2, [pc, #36]	@ (80007cc <PanTompkins_Process+0x1e8>)
 80007a8:	6013      	str	r3, [r2, #0]

                // Search back in filtered signal
                loc_max = 0;
 80007aa:	2300      	movs	r3, #0
 80007ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
                loc_max_idx = 0;
 80007ae:	2300      	movs	r3, #0
 80007b0:	62bb      	str	r3, [r7, #40]	@ 0x28

                for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 80007b2:	2300      	movs	r3, #0
 80007b4:	623b      	str	r3, [r7, #32]
 80007b6:	e03b      	b.n	8000830 <PanTompkins_Process+0x24c>
 80007b8:	2000016c 	.word	0x2000016c
 80007bc:	20000148 	.word	0x20000148
 80007c0:	2000003c 	.word	0x2000003c
 80007c4:	2000013c 	.word	0x2000013c
 80007c8:	2000015c 	.word	0x2000015c
 80007cc:	2000014c 	.word	0x2000014c
 80007d0:	20000164 	.word	0x20000164
 80007d4:	20000154 	.word	0x20000154
 80007d8:	20000000 	.word	0x20000000
 80007dc:	20000004 	.word	0x20000004
 80007e0:	20000158 	.word	0x20000158
 80007e4:	20000160 	.word	0x20000160
 80007e8:	200001c8 	.word	0x200001c8
                    idx = (current_f_idx - j + BUF_SIZE) % BUF_SIZE;
 80007ec:	69ba      	ldr	r2, [r7, #24]
 80007ee:	6a3b      	ldr	r3, [r7, #32]
 80007f0:	1ad3      	subs	r3, r2, r3
 80007f2:	3340      	adds	r3, #64	@ 0x40
 80007f4:	425a      	negs	r2, r3
 80007f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80007fa:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80007fe:	bf58      	it	pl
 8000800:	4253      	negpl	r3, r2
 8000802:	60fb      	str	r3, [r7, #12]
                    val = filtered[idx];
 8000804:	4a38      	ldr	r2, [pc, #224]	@ (80008e8 <PanTompkins_Process+0x304>)
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800080c:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (val < 0) val = -val;
 800080e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000810:	2b00      	cmp	r3, #0
 8000812:	da02      	bge.n	800081a <PanTompkins_Process+0x236>
 8000814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000816:	425b      	negs	r3, r3
 8000818:	627b      	str	r3, [r7, #36]	@ 0x24

                    if (val > loc_max) {
 800081a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800081c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800081e:	429a      	cmp	r2, r3
 8000820:	dd03      	ble.n	800082a <PanTompkins_Process+0x246>
                        loc_max = val;
 8000822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000824:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        loc_max_idx = j;
 8000826:	6a3b      	ldr	r3, [r7, #32]
 8000828:	62bb      	str	r3, [r7, #40]	@ 0x28
                for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 800082a:	6a3b      	ldr	r3, [r7, #32]
 800082c:	3301      	adds	r3, #1
 800082e:	623b      	str	r3, [r7, #32]
 8000830:	6a3b      	ldr	r3, [r7, #32]
 8000832:	2b18      	cmp	r3, #24
 8000834:	ddda      	ble.n	80007ec <PanTompkins_Process+0x208>
                    }
                }

                if (loc_max >= thresholdf2) {
 8000836:	4b2d      	ldr	r3, [pc, #180]	@ (80008ec <PanTompkins_Process+0x308>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800083c:	429a      	cmp	r2, r3
 800083e:	db3e      	blt.n	80008be <PanTompkins_Process+0x2da>
                    spkf = (loc_max >> 2) + (spkf - (spkf >> 2));
 8000840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000842:	109a      	asrs	r2, r3, #2
 8000844:	4b2a      	ldr	r3, [pc, #168]	@ (80008f0 <PanTompkins_Process+0x30c>)
 8000846:	6819      	ldr	r1, [r3, #0]
 8000848:	4b29      	ldr	r3, [pc, #164]	@ (80008f0 <PanTompkins_Process+0x30c>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	109b      	asrs	r3, r3, #2
 800084e:	1acb      	subs	r3, r1, r3
 8000850:	4413      	add	r3, r2
 8000852:	4a27      	ldr	r2, [pc, #156]	@ (80008f0 <PanTompkins_Process+0x30c>)
 8000854:	6013      	str	r3, [r2, #0]

                    last_r_n_samples = r_n_samples;
 8000856:	4b27      	ldr	r3, [pc, #156]	@ (80008f4 <PanTompkins_Process+0x310>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	4a27      	ldr	r2, [pc, #156]	@ (80008f8 <PanTompkins_Process+0x314>)
 800085c:	6013      	str	r3, [r2, #0]
                    r_n_samples = n_samples - loc_max_idx - 1;
 800085e:	4b27      	ldr	r3, [pc, #156]	@ (80008fc <PanTompkins_Process+0x318>)
 8000860:	681a      	ldr	r2, [r3, #0]
 8000862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000864:	1ad3      	subs	r3, r2, r3
 8000866:	3b01      	subs	r3, #1
 8000868:	4a22      	ldr	r2, [pc, #136]	@ (80008f4 <PanTompkins_Process+0x310>)
 800086a:	6013      	str	r3, [r2, #0]

                    if (last_r_n_samples > 0) {
 800086c:	4b22      	ldr	r3, [pc, #136]	@ (80008f8 <PanTompkins_Process+0x314>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	2b00      	cmp	r3, #0
 8000872:	dd24      	ble.n	80008be <PanTompkins_Process+0x2da>
                        rr = r_n_samples - last_r_n_samples;
 8000874:	4b1f      	ldr	r3, [pc, #124]	@ (80008f4 <PanTompkins_Process+0x310>)
 8000876:	681a      	ldr	r2, [r3, #0]
 8000878:	4b1f      	ldr	r3, [pc, #124]	@ (80008f8 <PanTompkins_Process+0x314>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	1ad3      	subs	r3, r2, r3
 800087e:	613b      	str	r3, [r7, #16]
                        if (rr >= REFRACTORY_SAMPLES) {
 8000880:	693b      	ldr	r3, [r7, #16]
 8000882:	2b1f      	cmp	r3, #31
 8000884:	dd1b      	ble.n	80008be <PanTompkins_Process+0x2da>
                            UpdateRRAverage(rr);
 8000886:	6938      	ldr	r0, [r7, #16]
 8000888:	f000 f840 	bl	800090c <UpdateRRAverage>
                if (loc_max >= thresholdf2) {
 800088c:	e017      	b.n	80008be <PanTompkins_Process+0x2da>
                        }
                    }
                }
            } else {
                // Not a missed beat - update noise peak
                npki = (peaki >> 3) + (npki - (npki >> 3));
 800088e:	697b      	ldr	r3, [r7, #20]
 8000890:	10da      	asrs	r2, r3, #3
 8000892:	4b1b      	ldr	r3, [pc, #108]	@ (8000900 <PanTompkins_Process+0x31c>)
 8000894:	6819      	ldr	r1, [r3, #0]
 8000896:	4b1a      	ldr	r3, [pc, #104]	@ (8000900 <PanTompkins_Process+0x31c>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	10db      	asrs	r3, r3, #3
 800089c:	1acb      	subs	r3, r1, r3
 800089e:	4413      	add	r3, r2
 80008a0:	4a17      	ldr	r2, [pc, #92]	@ (8000900 <PanTompkins_Process+0x31c>)
 80008a2:	6013      	str	r3, [r2, #0]
 80008a4:	e00c      	b.n	80008c0 <PanTompkins_Process+0x2dc>
            }
        } else {
            // Below both thresholds - update noise peak
            npki = (peaki >> 3) + (npki - (npki >> 3));
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	10da      	asrs	r2, r3, #3
 80008aa:	4b15      	ldr	r3, [pc, #84]	@ (8000900 <PanTompkins_Process+0x31c>)
 80008ac:	6819      	ldr	r1, [r3, #0]
 80008ae:	4b14      	ldr	r3, [pc, #80]	@ (8000900 <PanTompkins_Process+0x31c>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	10db      	asrs	r3, r3, #3
 80008b4:	1acb      	subs	r3, r1, r3
 80008b6:	4413      	add	r3, r2
 80008b8:	4a11      	ldr	r2, [pc, #68]	@ (8000900 <PanTompkins_Process+0x31c>)
 80008ba:	6013      	str	r3, [r2, #0]
 80008bc:	e000      	b.n	80008c0 <PanTompkins_Process+0x2dc>
                if (loc_max >= thresholdf2) {
 80008be:	bf00      	nop
        }

        // Update thresholds after every peak
        UpdateThresholds();
 80008c0:	f000 f8da 	bl	8000a78 <UpdateThresholds>
    }

    // Calculate BPM from limited average
    if (rr_avg_limited > 0) {
 80008c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000904 <PanTompkins_Process+0x320>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	dd07      	ble.n	80008dc <PanTompkins_Process+0x2f8>
        bpm = (60 * FS) / rr_avg_limited;
 80008cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000904 <PanTompkins_Process+0x320>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	f44f 52f0 	mov.w	r2, #7680	@ 0x1e00
 80008d4:	fb92 f3f3 	sdiv	r3, r2, r3
 80008d8:	4a0b      	ldr	r2, [pc, #44]	@ (8000908 <PanTompkins_Process+0x324>)
 80008da:	6013      	str	r3, [r2, #0]
    }

    return bpm;
 80008dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000908 <PanTompkins_Process+0x324>)
 80008de:	681b      	ldr	r3, [r3, #0]
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3730      	adds	r7, #48	@ 0x30
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	2000003c 	.word	0x2000003c
 80008ec:	20000168 	.word	0x20000168
 80008f0:	20000154 	.word	0x20000154
 80008f4:	20000000 	.word	0x20000000
 80008f8:	20000004 	.word	0x20000004
 80008fc:	2000016c 	.word	0x2000016c
 8000900:	20000150 	.word	0x20000150
 8000904:	200001bc 	.word	0x200001bc
 8000908:	200001cc 	.word	0x200001cc

0800090c <UpdateRRAverage>:

static void UpdateRRAverage(int rr) {
 800090c:	b480      	push	{r7}
 800090e:	b087      	sub	sp, #28
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
    int i, sum, sum_limited;

    // Update RR average (all beats)
    rr_buffer[rr_idx] = rr;
 8000914:	4b4e      	ldr	r3, [pc, #312]	@ (8000a50 <UpdateRRAverage+0x144>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	494e      	ldr	r1, [pc, #312]	@ (8000a54 <UpdateRRAverage+0x148>)
 800091a:	687a      	ldr	r2, [r7, #4]
 800091c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    rr_idx = (rr_idx + 1) % 8;
 8000920:	4b4b      	ldr	r3, [pc, #300]	@ (8000a50 <UpdateRRAverage+0x144>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	3301      	adds	r3, #1
 8000926:	425a      	negs	r2, r3
 8000928:	f003 0307 	and.w	r3, r3, #7
 800092c:	f002 0207 	and.w	r2, r2, #7
 8000930:	bf58      	it	pl
 8000932:	4253      	negpl	r3, r2
 8000934:	4a46      	ldr	r2, [pc, #280]	@ (8000a50 <UpdateRRAverage+0x144>)
 8000936:	6013      	str	r3, [r2, #0]

    sum = 0;
 8000938:	2300      	movs	r3, #0
 800093a:	613b      	str	r3, [r7, #16]
    for (i = 0; i < 8; i++) {
 800093c:	2300      	movs	r3, #0
 800093e:	617b      	str	r3, [r7, #20]
 8000940:	e009      	b.n	8000956 <UpdateRRAverage+0x4a>
        sum += rr_buffer[i];
 8000942:	4a44      	ldr	r2, [pc, #272]	@ (8000a54 <UpdateRRAverage+0x148>)
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	4413      	add	r3, r2
 800094e:	613b      	str	r3, [r7, #16]
    for (i = 0; i < 8; i++) {
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	3301      	adds	r3, #1
 8000954:	617b      	str	r3, [r7, #20]
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	2b07      	cmp	r3, #7
 800095a:	ddf2      	ble.n	8000942 <UpdateRRAverage+0x36>
    }
    rr_avg = sum >> 3;
 800095c:	693b      	ldr	r3, [r7, #16]
 800095e:	10db      	asrs	r3, r3, #3
 8000960:	4a3d      	ldr	r2, [pc, #244]	@ (8000a58 <UpdateRRAverage+0x14c>)
 8000962:	6013      	str	r3, [r2, #0]

    // Update RR limited average (only regular beats within 92%-116%)
    if (rr_avg_limited == 0) {
 8000964:	4b3d      	ldr	r3, [pc, #244]	@ (8000a5c <UpdateRRAverage+0x150>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d111      	bne.n	8000990 <UpdateRRAverage+0x84>
        rr_avg_limited = rr;
 800096c:	4a3b      	ldr	r2, [pc, #236]	@ (8000a5c <UpdateRRAverage+0x150>)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	6013      	str	r3, [r2, #0]
        for (i = 0; i < 8; i++) {
 8000972:	2300      	movs	r3, #0
 8000974:	617b      	str	r3, [r7, #20]
 8000976:	e007      	b.n	8000988 <UpdateRRAverage+0x7c>
            rr_limited_buffer[i] = rr;
 8000978:	4939      	ldr	r1, [pc, #228]	@ (8000a60 <UpdateRRAverage+0x154>)
 800097a:	697b      	ldr	r3, [r7, #20]
 800097c:	687a      	ldr	r2, [r7, #4]
 800097e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (i = 0; i < 8; i++) {
 8000982:	697b      	ldr	r3, [r7, #20]
 8000984:	3301      	adds	r3, #1
 8000986:	617b      	str	r3, [r7, #20]
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	2b07      	cmp	r3, #7
 800098c:	ddf4      	ble.n	8000978 <UpdateRRAverage+0x6c>
 800098e:	e031      	b.n	80009f4 <UpdateRRAverage+0xe8>
        }
    } else {
        // Check if RR is within acceptable range
        if (rr >= rr_low_limit && rr <= rr_high_limit) {
 8000990:	4b34      	ldr	r3, [pc, #208]	@ (8000a64 <UpdateRRAverage+0x158>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	687a      	ldr	r2, [r7, #4]
 8000996:	429a      	cmp	r2, r3
 8000998:	db2c      	blt.n	80009f4 <UpdateRRAverage+0xe8>
 800099a:	4b33      	ldr	r3, [pc, #204]	@ (8000a68 <UpdateRRAverage+0x15c>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	687a      	ldr	r2, [r7, #4]
 80009a0:	429a      	cmp	r2, r3
 80009a2:	dc27      	bgt.n	80009f4 <UpdateRRAverage+0xe8>
            rr_limited_buffer[rr_lim_idx] = rr;
 80009a4:	4b31      	ldr	r3, [pc, #196]	@ (8000a6c <UpdateRRAverage+0x160>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	492d      	ldr	r1, [pc, #180]	@ (8000a60 <UpdateRRAverage+0x154>)
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            rr_lim_idx = (rr_lim_idx + 1) % 8;
 80009b0:	4b2e      	ldr	r3, [pc, #184]	@ (8000a6c <UpdateRRAverage+0x160>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	3301      	adds	r3, #1
 80009b6:	425a      	negs	r2, r3
 80009b8:	f003 0307 	and.w	r3, r3, #7
 80009bc:	f002 0207 	and.w	r2, r2, #7
 80009c0:	bf58      	it	pl
 80009c2:	4253      	negpl	r3, r2
 80009c4:	4a29      	ldr	r2, [pc, #164]	@ (8000a6c <UpdateRRAverage+0x160>)
 80009c6:	6013      	str	r3, [r2, #0]

            sum_limited = 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	60fb      	str	r3, [r7, #12]
            for (i = 0; i < 8; i++) {
 80009cc:	2300      	movs	r3, #0
 80009ce:	617b      	str	r3, [r7, #20]
 80009d0:	e009      	b.n	80009e6 <UpdateRRAverage+0xda>
                sum_limited += rr_limited_buffer[i];
 80009d2:	4a23      	ldr	r2, [pc, #140]	@ (8000a60 <UpdateRRAverage+0x154>)
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009da:	68fa      	ldr	r2, [r7, #12]
 80009dc:	4413      	add	r3, r2
 80009de:	60fb      	str	r3, [r7, #12]
            for (i = 0; i < 8; i++) {
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	3301      	adds	r3, #1
 80009e4:	617b      	str	r3, [r7, #20]
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	2b07      	cmp	r3, #7
 80009ea:	ddf2      	ble.n	80009d2 <UpdateRRAverage+0xc6>
            }
            rr_avg_limited = sum_limited >> 3;
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	10db      	asrs	r3, r3, #3
 80009f0:	4a1a      	ldr	r2, [pc, #104]	@ (8000a5c <UpdateRRAverage+0x150>)
 80009f2:	6013      	str	r3, [r2, #0]
        }
    }

    // Update limits based on limited average
    rr_low_limit = (rr_avg_limited * 92) / 100;
 80009f4:	4b19      	ldr	r3, [pc, #100]	@ (8000a5c <UpdateRRAverage+0x150>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	225c      	movs	r2, #92	@ 0x5c
 80009fa:	fb02 f303 	mul.w	r3, r2, r3
 80009fe:	4a1c      	ldr	r2, [pc, #112]	@ (8000a70 <UpdateRRAverage+0x164>)
 8000a00:	fb82 1203 	smull	r1, r2, r2, r3
 8000a04:	1152      	asrs	r2, r2, #5
 8000a06:	17db      	asrs	r3, r3, #31
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	4a16      	ldr	r2, [pc, #88]	@ (8000a64 <UpdateRRAverage+0x158>)
 8000a0c:	6013      	str	r3, [r2, #0]
    rr_high_limit = (rr_avg_limited * 116) / 100;
 8000a0e:	4b13      	ldr	r3, [pc, #76]	@ (8000a5c <UpdateRRAverage+0x150>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	2274      	movs	r2, #116	@ 0x74
 8000a14:	fb02 f303 	mul.w	r3, r2, r3
 8000a18:	4a15      	ldr	r2, [pc, #84]	@ (8000a70 <UpdateRRAverage+0x164>)
 8000a1a:	fb82 1203 	smull	r1, r2, r2, r3
 8000a1e:	1152      	asrs	r2, r2, #5
 8000a20:	17db      	asrs	r3, r3, #31
 8000a22:	1ad3      	subs	r3, r2, r3
 8000a24:	4a10      	ldr	r2, [pc, #64]	@ (8000a68 <UpdateRRAverage+0x15c>)
 8000a26:	6013      	str	r3, [r2, #0]
    rr_missed_limit = (rr_avg_limited * 166) / 100;
 8000a28:	4b0c      	ldr	r3, [pc, #48]	@ (8000a5c <UpdateRRAverage+0x150>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	22a6      	movs	r2, #166	@ 0xa6
 8000a2e:	fb02 f303 	mul.w	r3, r2, r3
 8000a32:	4a0f      	ldr	r2, [pc, #60]	@ (8000a70 <UpdateRRAverage+0x164>)
 8000a34:	fb82 1203 	smull	r1, r2, r2, r3
 8000a38:	1152      	asrs	r2, r2, #5
 8000a3a:	17db      	asrs	r3, r3, #31
 8000a3c:	1ad3      	subs	r3, r2, r3
 8000a3e:	4a0d      	ldr	r2, [pc, #52]	@ (8000a74 <UpdateRRAverage+0x168>)
 8000a40:	6013      	str	r3, [r2, #0]
}
 8000a42:	bf00      	nop
 8000a44:	371c      	adds	r7, #28
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	200001b0 	.word	0x200001b0
 8000a54:	20000170 	.word	0x20000170
 8000a58:	200001b8 	.word	0x200001b8
 8000a5c:	200001bc 	.word	0x200001bc
 8000a60:	20000190 	.word	0x20000190
 8000a64:	200001c0 	.word	0x200001c0
 8000a68:	200001c4 	.word	0x200001c4
 8000a6c:	200001b4 	.word	0x200001b4
 8000a70:	51eb851f 	.word	0x51eb851f
 8000a74:	200001c8 	.word	0x200001c8

08000a78 <UpdateThresholds>:

static void UpdateThresholds(void) {
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
    // Prevent noise peaks from growing too large
    if (npki > spki) npki = spki;
 8000a7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000af0 <UpdateThresholds+0x78>)
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	4b1c      	ldr	r3, [pc, #112]	@ (8000af4 <UpdateThresholds+0x7c>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	dd03      	ble.n	8000a90 <UpdateThresholds+0x18>
 8000a88:	4b1a      	ldr	r3, [pc, #104]	@ (8000af4 <UpdateThresholds+0x7c>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a18      	ldr	r2, [pc, #96]	@ (8000af0 <UpdateThresholds+0x78>)
 8000a8e:	6013      	str	r3, [r2, #0]
    if (npkf > spkf) npkf = spkf;
 8000a90:	4b19      	ldr	r3, [pc, #100]	@ (8000af8 <UpdateThresholds+0x80>)
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	4b19      	ldr	r3, [pc, #100]	@ (8000afc <UpdateThresholds+0x84>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	dd03      	ble.n	8000aa4 <UpdateThresholds+0x2c>
 8000a9c:	4b17      	ldr	r3, [pc, #92]	@ (8000afc <UpdateThresholds+0x84>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a15      	ldr	r2, [pc, #84]	@ (8000af8 <UpdateThresholds+0x80>)
 8000aa2:	6013      	str	r3, [r2, #0]

    thresholdi1 = npki + ((spki - npki) >> 2);
 8000aa4:	4b13      	ldr	r3, [pc, #76]	@ (8000af4 <UpdateThresholds+0x7c>)
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	4b11      	ldr	r3, [pc, #68]	@ (8000af0 <UpdateThresholds+0x78>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	1ad3      	subs	r3, r2, r3
 8000aae:	109a      	asrs	r2, r3, #2
 8000ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8000af0 <UpdateThresholds+0x78>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4413      	add	r3, r2
 8000ab6:	4a12      	ldr	r2, [pc, #72]	@ (8000b00 <UpdateThresholds+0x88>)
 8000ab8:	6013      	str	r3, [r2, #0]
    thresholdi2 = thresholdi1 >> 1;
 8000aba:	4b11      	ldr	r3, [pc, #68]	@ (8000b00 <UpdateThresholds+0x88>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	105b      	asrs	r3, r3, #1
 8000ac0:	4a10      	ldr	r2, [pc, #64]	@ (8000b04 <UpdateThresholds+0x8c>)
 8000ac2:	6013      	str	r3, [r2, #0]

    thresholdf1 = npkf + ((spkf - npkf) >> 2);
 8000ac4:	4b0d      	ldr	r3, [pc, #52]	@ (8000afc <UpdateThresholds+0x84>)
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8000af8 <UpdateThresholds+0x80>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	109a      	asrs	r2, r3, #2
 8000ad0:	4b09      	ldr	r3, [pc, #36]	@ (8000af8 <UpdateThresholds+0x80>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	4a0c      	ldr	r2, [pc, #48]	@ (8000b08 <UpdateThresholds+0x90>)
 8000ad8:	6013      	str	r3, [r2, #0]
    thresholdf2 = thresholdf1 >> 1;
 8000ada:	4b0b      	ldr	r3, [pc, #44]	@ (8000b08 <UpdateThresholds+0x90>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	105b      	asrs	r3, r3, #1
 8000ae0:	4a0a      	ldr	r2, [pc, #40]	@ (8000b0c <UpdateThresholds+0x94>)
 8000ae2:	6013      	str	r3, [r2, #0]
}
 8000ae4:	bf00      	nop
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	20000150 	.word	0x20000150
 8000af4:	2000014c 	.word	0x2000014c
 8000af8:	20000158 	.word	0x20000158
 8000afc:	20000154 	.word	0x20000154
 8000b00:	2000015c 	.word	0x2000015c
 8000b04:	20000160 	.word	0x20000160
 8000b08:	20000164 	.word	0x20000164
 8000b0c:	20000168 	.word	0x20000168

08000b10 <LowPassFilter>:

/* ================= Filters ================= */

int LowPassFilter(int data) {
 8000b10:	b480      	push	{r7}
 8000b12:	b085      	sub	sp, #20
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
    static int y1 = 0, y2 = 0, x[26], n = 12;
    x[n] = x[n + 13] = data;
 8000b18:	4b22      	ldr	r3, [pc, #136]	@ (8000ba4 <LowPassFilter+0x94>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	330d      	adds	r3, #13
 8000b1e:	4922      	ldr	r1, [pc, #136]	@ (8000ba8 <LowPassFilter+0x98>)
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000b26:	4a1f      	ldr	r2, [pc, #124]	@ (8000ba4 <LowPassFilter+0x94>)
 8000b28:	6812      	ldr	r2, [r2, #0]
 8000b2a:	491f      	ldr	r1, [pc, #124]	@ (8000ba8 <LowPassFilter+0x98>)
 8000b2c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b30:	491d      	ldr	r1, [pc, #116]	@ (8000ba8 <LowPassFilter+0x98>)
 8000b32:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
    int y0 = (y1 << 1) - y2 + x[n] - (x[n + 6] << 1) + x[n + 12];
 8000b36:	4b1d      	ldr	r3, [pc, #116]	@ (8000bac <LowPassFilter+0x9c>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	005a      	lsls	r2, r3, #1
 8000b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb0 <LowPassFilter+0xa0>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	1ad2      	subs	r2, r2, r3
 8000b42:	4b18      	ldr	r3, [pc, #96]	@ (8000ba4 <LowPassFilter+0x94>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4918      	ldr	r1, [pc, #96]	@ (8000ba8 <LowPassFilter+0x98>)
 8000b48:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b4c:	441a      	add	r2, r3
 8000b4e:	4b15      	ldr	r3, [pc, #84]	@ (8000ba4 <LowPassFilter+0x94>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	3306      	adds	r3, #6
 8000b54:	4914      	ldr	r1, [pc, #80]	@ (8000ba8 <LowPassFilter+0x98>)
 8000b56:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b5a:	005b      	lsls	r3, r3, #1
 8000b5c:	1ad2      	subs	r2, r2, r3
 8000b5e:	4b11      	ldr	r3, [pc, #68]	@ (8000ba4 <LowPassFilter+0x94>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	330c      	adds	r3, #12
 8000b64:	4910      	ldr	r1, [pc, #64]	@ (8000ba8 <LowPassFilter+0x98>)
 8000b66:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	60fb      	str	r3, [r7, #12]
    y2 = y1;
 8000b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bac <LowPassFilter+0x9c>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4a0f      	ldr	r2, [pc, #60]	@ (8000bb0 <LowPassFilter+0xa0>)
 8000b74:	6013      	str	r3, [r2, #0]
    y1 = y0;
 8000b76:	4a0d      	ldr	r2, [pc, #52]	@ (8000bac <LowPassFilter+0x9c>)
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	6013      	str	r3, [r2, #0]
    if (--n < 0) n = 12;
 8000b7c:	4b09      	ldr	r3, [pc, #36]	@ (8000ba4 <LowPassFilter+0x94>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	3b01      	subs	r3, #1
 8000b82:	4a08      	ldr	r2, [pc, #32]	@ (8000ba4 <LowPassFilter+0x94>)
 8000b84:	6013      	str	r3, [r2, #0]
 8000b86:	4b07      	ldr	r3, [pc, #28]	@ (8000ba4 <LowPassFilter+0x94>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	da02      	bge.n	8000b94 <LowPassFilter+0x84>
 8000b8e:	4b05      	ldr	r3, [pc, #20]	@ (8000ba4 <LowPassFilter+0x94>)
 8000b90:	220c      	movs	r2, #12
 8000b92:	601a      	str	r2, [r3, #0]
    return y0 >> 5;
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	115b      	asrs	r3, r3, #5
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3714      	adds	r7, #20
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba2:	4770      	bx	lr
 8000ba4:	20000008 	.word	0x20000008
 8000ba8:	200001d0 	.word	0x200001d0
 8000bac:	20000238 	.word	0x20000238
 8000bb0:	2000023c 	.word	0x2000023c

08000bb4 <HighPassFilter>:

int HighPassFilter(int data) {
 8000bb4:	b480      	push	{r7}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
    static int y1 = 0, x[66], n = 32;
    x[n] = x[n + 33] = data;
 8000bbc:	4b1e      	ldr	r3, [pc, #120]	@ (8000c38 <HighPassFilter+0x84>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	3321      	adds	r3, #33	@ 0x21
 8000bc2:	491e      	ldr	r1, [pc, #120]	@ (8000c3c <HighPassFilter+0x88>)
 8000bc4:	687a      	ldr	r2, [r7, #4]
 8000bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000bca:	4a1b      	ldr	r2, [pc, #108]	@ (8000c38 <HighPassFilter+0x84>)
 8000bcc:	6812      	ldr	r2, [r2, #0]
 8000bce:	491b      	ldr	r1, [pc, #108]	@ (8000c3c <HighPassFilter+0x88>)
 8000bd0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000bd4:	4919      	ldr	r1, [pc, #100]	@ (8000c3c <HighPassFilter+0x88>)
 8000bd6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
    int y0 = y1 + x[n] - x[n + 32];
 8000bda:	4b17      	ldr	r3, [pc, #92]	@ (8000c38 <HighPassFilter+0x84>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a17      	ldr	r2, [pc, #92]	@ (8000c3c <HighPassFilter+0x88>)
 8000be0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000be4:	4b16      	ldr	r3, [pc, #88]	@ (8000c40 <HighPassFilter+0x8c>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	441a      	add	r2, r3
 8000bea:	4b13      	ldr	r3, [pc, #76]	@ (8000c38 <HighPassFilter+0x84>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	3320      	adds	r3, #32
 8000bf0:	4912      	ldr	r1, [pc, #72]	@ (8000c3c <HighPassFilter+0x88>)
 8000bf2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000bf6:	1ad3      	subs	r3, r2, r3
 8000bf8:	60fb      	str	r3, [r7, #12]
    y1 = y0;
 8000bfa:	4a11      	ldr	r2, [pc, #68]	@ (8000c40 <HighPassFilter+0x8c>)
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	6013      	str	r3, [r2, #0]
    if (--n < 0) n = 32;
 8000c00:	4b0d      	ldr	r3, [pc, #52]	@ (8000c38 <HighPassFilter+0x84>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	3b01      	subs	r3, #1
 8000c06:	4a0c      	ldr	r2, [pc, #48]	@ (8000c38 <HighPassFilter+0x84>)
 8000c08:	6013      	str	r3, [r2, #0]
 8000c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c38 <HighPassFilter+0x84>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	da02      	bge.n	8000c18 <HighPassFilter+0x64>
 8000c12:	4b09      	ldr	r3, [pc, #36]	@ (8000c38 <HighPassFilter+0x84>)
 8000c14:	2220      	movs	r2, #32
 8000c16:	601a      	str	r2, [r3, #0]
    return x[n + 16] - (y0 >> 5);
 8000c18:	4b07      	ldr	r3, [pc, #28]	@ (8000c38 <HighPassFilter+0x84>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	3310      	adds	r3, #16
 8000c1e:	4a07      	ldr	r2, [pc, #28]	@ (8000c3c <HighPassFilter+0x88>)
 8000c20:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	115b      	asrs	r3, r3, #5
 8000c28:	1ad3      	subs	r3, r2, r3
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3714      	adds	r7, #20
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	2000000c 	.word	0x2000000c
 8000c3c:	20000240 	.word	0x20000240
 8000c40:	20000348 	.word	0x20000348

08000c44 <Derivative>:

int Derivative(int data) {
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
    static int x_d[4];
    int y = (data << 1) + x_d[3] - x_d[1] - (x_d[0] << 1);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	005a      	lsls	r2, r3, #1
 8000c50:	4b13      	ldr	r3, [pc, #76]	@ (8000ca0 <Derivative+0x5c>)
 8000c52:	68db      	ldr	r3, [r3, #12]
 8000c54:	441a      	add	r2, r3
 8000c56:	4b12      	ldr	r3, [pc, #72]	@ (8000ca0 <Derivative+0x5c>)
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	1ad2      	subs	r2, r2, r3
 8000c5c:	4b10      	ldr	r3, [pc, #64]	@ (8000ca0 <Derivative+0x5c>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	60bb      	str	r3, [r7, #8]
    int i;
    for (i = 0; i < 3; i++) x_d[i] = x_d[i + 1];
 8000c66:	2300      	movs	r3, #0
 8000c68:	60fb      	str	r3, [r7, #12]
 8000c6a:	e00b      	b.n	8000c84 <Derivative+0x40>
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	3301      	adds	r3, #1
 8000c70:	4a0b      	ldr	r2, [pc, #44]	@ (8000ca0 <Derivative+0x5c>)
 8000c72:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c76:	490a      	ldr	r1, [pc, #40]	@ (8000ca0 <Derivative+0x5c>)
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	3301      	adds	r3, #1
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	2b02      	cmp	r3, #2
 8000c88:	ddf0      	ble.n	8000c6c <Derivative+0x28>
    x_d[3] = data;
 8000c8a:	4a05      	ldr	r2, [pc, #20]	@ (8000ca0 <Derivative+0x5c>)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	60d3      	str	r3, [r2, #12]
    return y >> 3;
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	10db      	asrs	r3, r3, #3
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3714      	adds	r7, #20
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	2000034c 	.word	0x2000034c

08000ca4 <MovingWindowIntegral>:

int MovingWindowIntegral(int data) {
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
    static int x[32], i = 0;
    static long sum = 0;

    sum -= x[i];
 8000cac:	4b1a      	ldr	r3, [pc, #104]	@ (8000d18 <MovingWindowIntegral+0x74>)
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d1c <MovingWindowIntegral+0x78>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	491a      	ldr	r1, [pc, #104]	@ (8000d20 <MovingWindowIntegral+0x7c>)
 8000cb6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000cba:	1ad3      	subs	r3, r2, r3
 8000cbc:	4a16      	ldr	r2, [pc, #88]	@ (8000d18 <MovingWindowIntegral+0x74>)
 8000cbe:	6013      	str	r3, [r2, #0]
    sum += data;
 8000cc0:	4b15      	ldr	r3, [pc, #84]	@ (8000d18 <MovingWindowIntegral+0x74>)
 8000cc2:	681a      	ldr	r2, [r3, #0]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	4a13      	ldr	r2, [pc, #76]	@ (8000d18 <MovingWindowIntegral+0x74>)
 8000cca:	6013      	str	r3, [r2, #0]
    x[i] = data;
 8000ccc:	4b13      	ldr	r3, [pc, #76]	@ (8000d1c <MovingWindowIntegral+0x78>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4913      	ldr	r1, [pc, #76]	@ (8000d20 <MovingWindowIntegral+0x7c>)
 8000cd2:	687a      	ldr	r2, [r7, #4]
 8000cd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if (++i == 32) i = 0;
 8000cd8:	4b10      	ldr	r3, [pc, #64]	@ (8000d1c <MovingWindowIntegral+0x78>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	4a0f      	ldr	r2, [pc, #60]	@ (8000d1c <MovingWindowIntegral+0x78>)
 8000ce0:	6013      	str	r3, [r2, #0]
 8000ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d1c <MovingWindowIntegral+0x78>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	2b20      	cmp	r3, #32
 8000ce8:	d102      	bne.n	8000cf0 <MovingWindowIntegral+0x4c>
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <MovingWindowIntegral+0x78>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	601a      	str	r2, [r3, #0]

    long ly = sum >> 5;
 8000cf0:	4b09      	ldr	r3, [pc, #36]	@ (8000d18 <MovingWindowIntegral+0x74>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	115b      	asrs	r3, r3, #5
 8000cf6:	60fb      	str	r3, [r7, #12]
    if (ly > 32400) return 32400;
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	f647 6290 	movw	r2, #32400	@ 0x7e90
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	dd02      	ble.n	8000d08 <MovingWindowIntegral+0x64>
 8000d02:	f647 6390 	movw	r3, #32400	@ 0x7e90
 8000d06:	e000      	b.n	8000d0a <MovingWindowIntegral+0x66>
    return (int)ly;
 8000d08:	68fb      	ldr	r3, [r7, #12]
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3714      	adds	r7, #20
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	2000035c 	.word	0x2000035c
 8000d1c:	20000360 	.word	0x20000360
 8000d20:	20000364 	.word	0x20000364

08000d24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d28:	f000 fd83 	bl	8001832 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d2c:	f000 f85a 	bl	8000de4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d30:	f000 f9be 	bl	80010b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d34:	f000 f97a 	bl	800102c <MX_DMA_Init>
  MX_UART4_Init();
 8000d38:	f000 f92c 	bl	8000f94 <MX_UART4_Init>
  MX_SPI2_Init();
 8000d3c:	f000 f89e 	bl	8000e7c <MX_SPI2_Init>
  MX_TIM2_Init();
 8000d40:	f000 f8da 	bl	8000ef8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8000d44:	481e      	ldr	r0, [pc, #120]	@ (8000dc0 <main+0x9c>)
 8000d46:	f003 f90f 	bl	8003f68 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart4, &rx_byte, 1); //omogucujemo interrupt da povežemo python sa mikrokontrolerom
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	491d      	ldr	r1, [pc, #116]	@ (8000dc4 <main+0xa0>)
 8000d4e:	481e      	ldr	r0, [pc, #120]	@ (8000dc8 <main+0xa4>)
 8000d50:	f003 ff1a 	bl	8004b88 <HAL_UART_Receive_IT>

  myPacket.header = 0xAA;
 8000d54:	4b1d      	ldr	r3, [pc, #116]	@ (8000dcc <main+0xa8>)
 8000d56:	22aa      	movs	r2, #170	@ 0xaa
 8000d58:	701a      	strb	r2, [r3, #0]
  myPacket.footer = 0x0A;
 8000d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dcc <main+0xa8>)
 8000d5c:	220a      	movs	r2, #10
 8000d5e:	725a      	strb	r2, [r3, #9]
  myPacket.bpm = 0;
 8000d60:	4b1a      	ldr	r3, [pc, #104]	@ (8000dcc <main+0xa8>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	715a      	strb	r2, [r3, #5]
 8000d66:	2200      	movs	r2, #0
 8000d68:	719a      	strb	r2, [r3, #6]
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	71da      	strb	r2, [r3, #7]
 8000d6e:	2200      	movs	r2, #0
 8000d70:	721a      	strb	r2, [r3, #8]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (streaming)
 8000d72:	4b17      	ldr	r3, [pc, #92]	@ (8000dd0 <main+0xac>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d0fa      	beq.n	8000d72 <main+0x4e>
	    {
	      if(transfer_complete == 0){
 8000d7c:	4b15      	ldr	r3, [pc, #84]	@ (8000dd4 <main+0xb0>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	b2db      	uxtb	r3, r3
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d1f5      	bne.n	8000d72 <main+0x4e>
	    	  transfer_complete = 1;
 8000d86:	4b13      	ldr	r3, [pc, #76]	@ (8000dd4 <main+0xb0>)
 8000d88:	2201      	movs	r2, #1
 8000d8a:	701a      	strb	r2, [r3, #0]
	    	  ecg_data = MAX30003_ReadECG(&hspi2);
 8000d8c:	4812      	ldr	r0, [pc, #72]	@ (8000dd8 <main+0xb4>)
 8000d8e:	f7ff fbe3 	bl	8000558 <MAX30003_ReadECG>
 8000d92:	4603      	mov	r3, r0
 8000d94:	4a11      	ldr	r2, [pc, #68]	@ (8000ddc <main+0xb8>)
 8000d96:	6013      	str	r3, [r2, #0]
	    	  bpm_main = PanTompkins_Process(ecg_data);
 8000d98:	4b10      	ldr	r3, [pc, #64]	@ (8000ddc <main+0xb8>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff fc21 	bl	80005e4 <PanTompkins_Process>
 8000da2:	4603      	mov	r3, r0
 8000da4:	4a0e      	ldr	r2, [pc, #56]	@ (8000de0 <main+0xbc>)
 8000da6:	6013      	str	r3, [r2, #0]
	    	  myPacket.bpm = bpm_main;
 8000da8:	4b0d      	ldr	r3, [pc, #52]	@ (8000de0 <main+0xbc>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a07      	ldr	r2, [pc, #28]	@ (8000dcc <main+0xa8>)
 8000dae:	f8c2 3005 	str.w	r3, [r2, #5]
	    	  HAL_UART_Transmit(&huart4, (uint8_t*)&myPacket, sizeof(myPacket), 5); //5 ms timeout
 8000db2:	2305      	movs	r3, #5
 8000db4:	220a      	movs	r2, #10
 8000db6:	4905      	ldr	r1, [pc, #20]	@ (8000dcc <main+0xa8>)
 8000db8:	4803      	ldr	r0, [pc, #12]	@ (8000dc8 <main+0xa4>)
 8000dba:	f003 fe57 	bl	8004a6c <HAL_UART_Transmit>
	  if (streaming)
 8000dbe:	e7d8      	b.n	8000d72 <main+0x4e>
 8000dc0:	20000508 	.word	0x20000508
 8000dc4:	200006a8 	.word	0x200006a8
 8000dc8:	20000554 	.word	0x20000554
 8000dcc:	200006d8 	.word	0x200006d8
 8000dd0:	200006cd 	.word	0x200006cd
 8000dd4:	20000010 	.word	0x20000010
 8000dd8:	200003e4 	.word	0x200003e4
 8000ddc:	200006d4 	.word	0x200006d4
 8000de0:	200006d0 	.word	0x200006d0

08000de4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b094      	sub	sp, #80	@ 0x50
 8000de8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dea:	f107 0318 	add.w	r3, r7, #24
 8000dee:	2238      	movs	r2, #56	@ 0x38
 8000df0:	2100      	movs	r1, #0
 8000df2:	4618      	mov	r0, r3
 8000df4:	f005 ffc4 	bl	8006d80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000df8:	1d3b      	adds	r3, r7, #4
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
 8000e00:	609a      	str	r2, [r3, #8]
 8000e02:	60da      	str	r2, [r3, #12]
 8000e04:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e06:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e0a:	f001 fad7 	bl	80023bc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e12:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e16:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e18:	2340      	movs	r3, #64	@ 0x40
 8000e1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e1c:	2302      	movs	r3, #2
 8000e1e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e20:	2302      	movs	r3, #2
 8000e22:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000e24:	2301      	movs	r3, #1
 8000e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000e28:	2309      	movs	r3, #9
 8000e2a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e30:	2302      	movs	r3, #2
 8000e32:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e34:	2302      	movs	r3, #2
 8000e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e38:	f107 0318 	add.w	r3, r7, #24
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f001 fb71 	bl	8002524 <HAL_RCC_OscConfig>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000e48:	f000 fa86 	bl	8001358 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e4c:	230f      	movs	r3, #15
 8000e4e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e50:	2303      	movs	r3, #3
 8000e52:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e54:	2300      	movs	r3, #0
 8000e56:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e60:	1d3b      	adds	r3, r7, #4
 8000e62:	2102      	movs	r1, #2
 8000e64:	4618      	mov	r0, r3
 8000e66:	f001 fe6f 	bl	8002b48 <HAL_RCC_ClockConfig>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000e70:	f000 fa72 	bl	8001358 <Error_Handler>
  }
}
 8000e74:	bf00      	nop
 8000e76:	3750      	adds	r7, #80	@ 0x50
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000e80:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef0 <MX_SPI2_Init+0x74>)
 8000e82:	4a1c      	ldr	r2, [pc, #112]	@ (8000ef4 <MX_SPI2_Init+0x78>)
 8000e84:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e86:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef0 <MX_SPI2_Init+0x74>)
 8000e88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e8c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e8e:	4b18      	ldr	r3, [pc, #96]	@ (8000ef0 <MX_SPI2_Init+0x74>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000e94:	4b16      	ldr	r3, [pc, #88]	@ (8000ef0 <MX_SPI2_Init+0x74>)
 8000e96:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000e9a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e9c:	4b14      	ldr	r3, [pc, #80]	@ (8000ef0 <MX_SPI2_Init+0x74>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ea2:	4b13      	ldr	r3, [pc, #76]	@ (8000ef0 <MX_SPI2_Init+0x74>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000ea8:	4b11      	ldr	r3, [pc, #68]	@ (8000ef0 <MX_SPI2_Init+0x74>)
 8000eaa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000eae:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000eb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef0 <MX_SPI2_Init+0x74>)
 8000eb2:	2210      	movs	r2, #16
 8000eb4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef0 <MX_SPI2_Init+0x74>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef0 <MX_SPI2_Init+0x74>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef0 <MX_SPI2_Init+0x74>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000ec8:	4b09      	ldr	r3, [pc, #36]	@ (8000ef0 <MX_SPI2_Init+0x74>)
 8000eca:	2207      	movs	r2, #7
 8000ecc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ece:	4b08      	ldr	r3, [pc, #32]	@ (8000ef0 <MX_SPI2_Init+0x74>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ed4:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <MX_SPI2_Init+0x74>)
 8000ed6:	2208      	movs	r2, #8
 8000ed8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000eda:	4805      	ldr	r0, [pc, #20]	@ (8000ef0 <MX_SPI2_Init+0x74>)
 8000edc:	f002 fa9e 	bl	800341c <HAL_SPI_Init>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000ee6:	f000 fa37 	bl	8001358 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	200003e4 	.word	0x200003e4
 8000ef4:	40003800 	.word	0x40003800

08000ef8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b088      	sub	sp, #32
 8000efc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000efe:	f107 0310 	add.w	r3, r7, #16
 8000f02:	2200      	movs	r2, #0
 8000f04:	601a      	str	r2, [r3, #0]
 8000f06:	605a      	str	r2, [r3, #4]
 8000f08:	609a      	str	r2, [r3, #8]
 8000f0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f0c:	1d3b      	adds	r3, r7, #4
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
 8000f12:	605a      	str	r2, [r3, #4]
 8000f14:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f16:	4b1e      	ldr	r3, [pc, #120]	@ (8000f90 <MX_TIM2_Init+0x98>)
 8000f18:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f1c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200;
 8000f1e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f90 <MX_TIM2_Init+0x98>)
 8000f20:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8000f24:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f26:	4b1a      	ldr	r3, [pc, #104]	@ (8000f90 <MX_TIM2_Init+0x98>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 78;
 8000f2c:	4b18      	ldr	r3, [pc, #96]	@ (8000f90 <MX_TIM2_Init+0x98>)
 8000f2e:	224e      	movs	r2, #78	@ 0x4e
 8000f30:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f32:	4b17      	ldr	r3, [pc, #92]	@ (8000f90 <MX_TIM2_Init+0x98>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f38:	4b15      	ldr	r3, [pc, #84]	@ (8000f90 <MX_TIM2_Init+0x98>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f3e:	4814      	ldr	r0, [pc, #80]	@ (8000f90 <MX_TIM2_Init+0x98>)
 8000f40:	f002 ffba 	bl	8003eb8 <HAL_TIM_Base_Init>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000f4a:	f000 fa05 	bl	8001358 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f52:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f54:	f107 0310 	add.w	r3, r7, #16
 8000f58:	4619      	mov	r1, r3
 8000f5a:	480d      	ldr	r0, [pc, #52]	@ (8000f90 <MX_TIM2_Init+0x98>)
 8000f5c:	f003 f9cc 	bl	80042f8 <HAL_TIM_ConfigClockSource>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000f66:	f000 f9f7 	bl	8001358 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	4619      	mov	r1, r3
 8000f76:	4806      	ldr	r0, [pc, #24]	@ (8000f90 <MX_TIM2_Init+0x98>)
 8000f78:	f003 fc4c 	bl	8004814 <HAL_TIMEx_MasterConfigSynchronization>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000f82:	f000 f9e9 	bl	8001358 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f86:	bf00      	nop
 8000f88:	3720      	adds	r7, #32
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000508 	.word	0x20000508

08000f94 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000f98:	4b22      	ldr	r3, [pc, #136]	@ (8001024 <MX_UART4_Init+0x90>)
 8000f9a:	4a23      	ldr	r2, [pc, #140]	@ (8001028 <MX_UART4_Init+0x94>)
 8000f9c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000f9e:	4b21      	ldr	r3, [pc, #132]	@ (8001024 <MX_UART4_Init+0x90>)
 8000fa0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fa4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000fa6:	4b1f      	ldr	r3, [pc, #124]	@ (8001024 <MX_UART4_Init+0x90>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000fac:	4b1d      	ldr	r3, [pc, #116]	@ (8001024 <MX_UART4_Init+0x90>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000fb2:	4b1c      	ldr	r3, [pc, #112]	@ (8001024 <MX_UART4_Init+0x90>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000fb8:	4b1a      	ldr	r3, [pc, #104]	@ (8001024 <MX_UART4_Init+0x90>)
 8000fba:	220c      	movs	r2, #12
 8000fbc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fbe:	4b19      	ldr	r3, [pc, #100]	@ (8001024 <MX_UART4_Init+0x90>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fc4:	4b17      	ldr	r3, [pc, #92]	@ (8001024 <MX_UART4_Init+0x90>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fca:	4b16      	ldr	r3, [pc, #88]	@ (8001024 <MX_UART4_Init+0x90>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000fd0:	4b14      	ldr	r3, [pc, #80]	@ (8001024 <MX_UART4_Init+0x90>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fd6:	4b13      	ldr	r3, [pc, #76]	@ (8001024 <MX_UART4_Init+0x90>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000fdc:	4811      	ldr	r0, [pc, #68]	@ (8001024 <MX_UART4_Init+0x90>)
 8000fde:	f003 fcf5 	bl	80049cc <HAL_UART_Init>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000fe8:	f000 f9b6 	bl	8001358 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fec:	2100      	movs	r1, #0
 8000fee:	480d      	ldr	r0, [pc, #52]	@ (8001024 <MX_UART4_Init+0x90>)
 8000ff0:	f005 fdfb 	bl	8006bea <HAL_UARTEx_SetTxFifoThreshold>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000ffa:	f000 f9ad 	bl	8001358 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ffe:	2100      	movs	r1, #0
 8001000:	4808      	ldr	r0, [pc, #32]	@ (8001024 <MX_UART4_Init+0x90>)
 8001002:	f005 fe30 	bl	8006c66 <HAL_UARTEx_SetRxFifoThreshold>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800100c:	f000 f9a4 	bl	8001358 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001010:	4804      	ldr	r0, [pc, #16]	@ (8001024 <MX_UART4_Init+0x90>)
 8001012:	f005 fdb1 	bl	8006b78 <HAL_UARTEx_DisableFifoMode>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800101c:	f000 f99c 	bl	8001358 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20000554 	.word	0x20000554
 8001028:	40004c00 	.word	0x40004c00

0800102c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001032:	4b1e      	ldr	r3, [pc, #120]	@ (80010ac <MX_DMA_Init+0x80>)
 8001034:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001036:	4a1d      	ldr	r2, [pc, #116]	@ (80010ac <MX_DMA_Init+0x80>)
 8001038:	f043 0304 	orr.w	r3, r3, #4
 800103c:	6493      	str	r3, [r2, #72]	@ 0x48
 800103e:	4b1b      	ldr	r3, [pc, #108]	@ (80010ac <MX_DMA_Init+0x80>)
 8001040:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001042:	f003 0304 	and.w	r3, r3, #4
 8001046:	607b      	str	r3, [r7, #4]
 8001048:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800104a:	4b18      	ldr	r3, [pc, #96]	@ (80010ac <MX_DMA_Init+0x80>)
 800104c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800104e:	4a17      	ldr	r2, [pc, #92]	@ (80010ac <MX_DMA_Init+0x80>)
 8001050:	f043 0301 	orr.w	r3, r3, #1
 8001054:	6493      	str	r3, [r2, #72]	@ 0x48
 8001056:	4b15      	ldr	r3, [pc, #84]	@ (80010ac <MX_DMA_Init+0x80>)
 8001058:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	603b      	str	r3, [r7, #0]
 8001060:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001062:	2200      	movs	r2, #0
 8001064:	2100      	movs	r1, #0
 8001066:	200b      	movs	r0, #11
 8001068:	f000 fd2f 	bl	8001aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800106c:	200b      	movs	r0, #11
 800106e:	f000 fd46 	bl	8001afe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001072:	2200      	movs	r2, #0
 8001074:	2100      	movs	r1, #0
 8001076:	200c      	movs	r0, #12
 8001078:	f000 fd27 	bl	8001aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800107c:	200c      	movs	r0, #12
 800107e:	f000 fd3e 	bl	8001afe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001082:	2200      	movs	r2, #0
 8001084:	2100      	movs	r1, #0
 8001086:	200d      	movs	r0, #13
 8001088:	f000 fd1f 	bl	8001aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800108c:	200d      	movs	r0, #13
 800108e:	f000 fd36 	bl	8001afe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001092:	2200      	movs	r2, #0
 8001094:	2100      	movs	r1, #0
 8001096:	200e      	movs	r0, #14
 8001098:	f000 fd17 	bl	8001aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800109c:	200e      	movs	r0, #14
 800109e:	f000 fd2e 	bl	8001afe <HAL_NVIC_EnableIRQ>

}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40021000 	.word	0x40021000

080010b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b08a      	sub	sp, #40	@ 0x28
 80010b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b6:	f107 0314 	add.w	r3, r7, #20
 80010ba:	2200      	movs	r2, #0
 80010bc:	601a      	str	r2, [r3, #0]
 80010be:	605a      	str	r2, [r3, #4]
 80010c0:	609a      	str	r2, [r3, #8]
 80010c2:	60da      	str	r2, [r3, #12]
 80010c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010c6:	4b42      	ldr	r3, [pc, #264]	@ (80011d0 <MX_GPIO_Init+0x120>)
 80010c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ca:	4a41      	ldr	r2, [pc, #260]	@ (80011d0 <MX_GPIO_Init+0x120>)
 80010cc:	f043 0304 	orr.w	r3, r3, #4
 80010d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010d2:	4b3f      	ldr	r3, [pc, #252]	@ (80011d0 <MX_GPIO_Init+0x120>)
 80010d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d6:	f003 0304 	and.w	r3, r3, #4
 80010da:	613b      	str	r3, [r7, #16]
 80010dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010de:	4b3c      	ldr	r3, [pc, #240]	@ (80011d0 <MX_GPIO_Init+0x120>)
 80010e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e2:	4a3b      	ldr	r2, [pc, #236]	@ (80011d0 <MX_GPIO_Init+0x120>)
 80010e4:	f043 0320 	orr.w	r3, r3, #32
 80010e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ea:	4b39      	ldr	r3, [pc, #228]	@ (80011d0 <MX_GPIO_Init+0x120>)
 80010ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ee:	f003 0320 	and.w	r3, r3, #32
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f6:	4b36      	ldr	r3, [pc, #216]	@ (80011d0 <MX_GPIO_Init+0x120>)
 80010f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fa:	4a35      	ldr	r2, [pc, #212]	@ (80011d0 <MX_GPIO_Init+0x120>)
 80010fc:	f043 0301 	orr.w	r3, r3, #1
 8001100:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001102:	4b33      	ldr	r3, [pc, #204]	@ (80011d0 <MX_GPIO_Init+0x120>)
 8001104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	60bb      	str	r3, [r7, #8]
 800110c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800110e:	4b30      	ldr	r3, [pc, #192]	@ (80011d0 <MX_GPIO_Init+0x120>)
 8001110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001112:	4a2f      	ldr	r2, [pc, #188]	@ (80011d0 <MX_GPIO_Init+0x120>)
 8001114:	f043 0302 	orr.w	r3, r3, #2
 8001118:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800111a:	4b2d      	ldr	r3, [pc, #180]	@ (80011d0 <MX_GPIO_Init+0x120>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111e:	f003 0302 	and.w	r3, r3, #2
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001126:	2200      	movs	r2, #0
 8001128:	2120      	movs	r1, #32
 800112a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800112e:	f001 f909 	bl	8002344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001132:	2200      	movs	r2, #0
 8001134:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001138:	4826      	ldr	r0, [pc, #152]	@ (80011d4 <MX_GPIO_Init+0x124>)
 800113a:	f001 f903 	bl	8002344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800113e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001142:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001144:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001148:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114a:	2300      	movs	r3, #0
 800114c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800114e:	f107 0314 	add.w	r3, r7, #20
 8001152:	4619      	mov	r1, r3
 8001154:	481f      	ldr	r0, [pc, #124]	@ (80011d4 <MX_GPIO_Init+0x124>)
 8001156:	f000 ff73 	bl	8002040 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_Pin LPUART1_RX_Pin */
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800115a:	230c      	movs	r3, #12
 800115c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115e:	2302      	movs	r3, #2
 8001160:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001166:	2300      	movs	r3, #0
 8001168:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800116a:	230c      	movs	r3, #12
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800116e:	f107 0314 	add.w	r3, r7, #20
 8001172:	4619      	mov	r1, r3
 8001174:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001178:	f000 ff62 	bl	8002040 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800117c:	2320      	movs	r3, #32
 800117e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001180:	2301      	movs	r3, #1
 8001182:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001188:	2300      	movs	r3, #0
 800118a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800118c:	f107 0314 	add.w	r3, r7, #20
 8001190:	4619      	mov	r1, r3
 8001192:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001196:	f000 ff53 	bl	8002040 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800119a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800119e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a0:	2301      	movs	r3, #1
 80011a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a4:	2300      	movs	r3, #0
 80011a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a8:	2300      	movs	r3, #0
 80011aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ac:	f107 0314 	add.w	r3, r7, #20
 80011b0:	4619      	mov	r1, r3
 80011b2:	4808      	ldr	r0, [pc, #32]	@ (80011d4 <MX_GPIO_Init+0x124>)
 80011b4:	f000 ff44 	bl	8002040 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80011b8:	2200      	movs	r2, #0
 80011ba:	2100      	movs	r1, #0
 80011bc:	2028      	movs	r0, #40	@ 0x28
 80011be:	f000 fc84 	bl	8001aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011c2:	2028      	movs	r0, #40	@ 0x28
 80011c4:	f000 fc9b 	bl	8001afe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011c8:	bf00      	nop
 80011ca:	3728      	adds	r7, #40	@ 0x28
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40021000 	.word	0x40021000
 80011d4:	48000800 	.word	0x48000800

080011d8 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
//Nakon što se triggera interrupt na rx, ova se funkcija automatski poziva

{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART4)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a2b      	ldr	r2, [pc, #172]	@ (8001294 <HAL_UART_RxCpltCallback+0xbc>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d14f      	bne.n	800128a <HAL_UART_RxCpltCallback+0xb2>
    {
        if (rx_byte == '\n')   // kraj poruke, poruke koje šaljemo iz pythonu moraju zavrsavat na '\n'
 80011ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001298 <HAL_UART_RxCpltCallback+0xc0>)
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	2b0a      	cmp	r3, #10
 80011f0:	d134      	bne.n	800125c <HAL_UART_RxCpltCallback+0x84>
        {
            rx_buffer[rx_index] = '\0';
 80011f2:	4b2a      	ldr	r3, [pc, #168]	@ (800129c <HAL_UART_RxCpltCallback+0xc4>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	461a      	mov	r2, r3
 80011f8:	4b29      	ldr	r3, [pc, #164]	@ (80012a0 <HAL_UART_RxCpltCallback+0xc8>)
 80011fa:	2100      	movs	r1, #0
 80011fc:	5499      	strb	r1, [r3, r2]
            rx_index = 0;
 80011fe:	4b27      	ldr	r3, [pc, #156]	@ (800129c <HAL_UART_RxCpltCallback+0xc4>)
 8001200:	2200      	movs	r2, #0
 8001202:	701a      	strb	r2, [r3, #0]

            if (strcmp(rx_buffer, "#?#") == 0)
 8001204:	4927      	ldr	r1, [pc, #156]	@ (80012a4 <HAL_UART_RxCpltCallback+0xcc>)
 8001206:	4826      	ldr	r0, [pc, #152]	@ (80012a0 <HAL_UART_RxCpltCallback+0xc8>)
 8001208:	f7ff f806 	bl	8000218 <strcmp>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d106      	bne.n	8001220 <HAL_UART_RxCpltCallback+0x48>
            {
                // SYNC zahtjev saljemo sa uartom u python skriptu
            	//preko uarta5 šaljemo znak !, koji sadrži samo jedan bajt i timeout je 100ms
                HAL_UART_Transmit(&huart4, (uint8_t*)"!", 1, 100);
 8001212:	2364      	movs	r3, #100	@ 0x64
 8001214:	2201      	movs	r2, #1
 8001216:	4924      	ldr	r1, [pc, #144]	@ (80012a8 <HAL_UART_RxCpltCallback+0xd0>)
 8001218:	4824      	ldr	r0, [pc, #144]	@ (80012ac <HAL_UART_RxCpltCallback+0xd4>)
 800121a:	f003 fc27 	bl	8004a6c <HAL_UART_Transmit>
 800121e:	e02f      	b.n	8001280 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if (strcmp(rx_buffer, "#A#") == 0)
 8001220:	4923      	ldr	r1, [pc, #140]	@ (80012b0 <HAL_UART_RxCpltCallback+0xd8>)
 8001222:	481f      	ldr	r0, [pc, #124]	@ (80012a0 <HAL_UART_RxCpltCallback+0xc8>)
 8001224:	f7fe fff8 	bl	8000218 <strcmp>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d107      	bne.n	800123e <HAL_UART_RxCpltCallback+0x66>
            {
            	//strcmp(a,b) - usporedjuje dva stringa i ako su jednaki vraca nulu
                // START STREAM
            	HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 800122e:	2201      	movs	r2, #1
 8001230:	4919      	ldr	r1, [pc, #100]	@ (8001298 <HAL_UART_RxCpltCallback+0xc0>)
 8001232:	481e      	ldr	r0, [pc, #120]	@ (80012ac <HAL_UART_RxCpltCallback+0xd4>)
 8001234:	f003 fca8 	bl	8004b88 <HAL_UART_Receive_IT>
            	start_stream();
 8001238:	f000 f878 	bl	800132c <start_stream>
 800123c:	e020      	b.n	8001280 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if (strcmp(rx_buffer, "#S#") == 0)
 800123e:	491d      	ldr	r1, [pc, #116]	@ (80012b4 <HAL_UART_RxCpltCallback+0xdc>)
 8001240:	4817      	ldr	r0, [pc, #92]	@ (80012a0 <HAL_UART_RxCpltCallback+0xc8>)
 8001242:	f7fe ffe9 	bl	8000218 <strcmp>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d102      	bne.n	8001252 <HAL_UART_RxCpltCallback+0x7a>
            {
                // STOP STREAM
                stop_streaming();
 800124c:	f000 f85a 	bl	8001304 <stop_streaming>
 8001250:	e016      	b.n	8001280 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if(strcmp(rx_buffer, "#D#") == 0)
 8001252:	4919      	ldr	r1, [pc, #100]	@ (80012b8 <HAL_UART_RxCpltCallback+0xe0>)
 8001254:	4812      	ldr	r0, [pc, #72]	@ (80012a0 <HAL_UART_RxCpltCallback+0xc8>)
 8001256:	f7fe ffdf 	bl	8000218 <strcmp>
 800125a:	e011      	b.n	8001280 <HAL_UART_RxCpltCallback+0xa8>

            }
        }
        else
        {
            rx_buffer[rx_index++] = rx_byte;
 800125c:	4b0f      	ldr	r3, [pc, #60]	@ (800129c <HAL_UART_RxCpltCallback+0xc4>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	1c5a      	adds	r2, r3, #1
 8001262:	b2d1      	uxtb	r1, r2
 8001264:	4a0d      	ldr	r2, [pc, #52]	@ (800129c <HAL_UART_RxCpltCallback+0xc4>)
 8001266:	7011      	strb	r1, [r2, #0]
 8001268:	461a      	mov	r2, r3
 800126a:	4b0b      	ldr	r3, [pc, #44]	@ (8001298 <HAL_UART_RxCpltCallback+0xc0>)
 800126c:	7819      	ldrb	r1, [r3, #0]
 800126e:	4b0c      	ldr	r3, [pc, #48]	@ (80012a0 <HAL_UART_RxCpltCallback+0xc8>)
 8001270:	5499      	strb	r1, [r3, r2]
            if (rx_index >= sizeof(rx_buffer))
 8001272:	4b0a      	ldr	r3, [pc, #40]	@ (800129c <HAL_UART_RxCpltCallback+0xc4>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b1f      	cmp	r3, #31
 8001278:	d902      	bls.n	8001280 <HAL_UART_RxCpltCallback+0xa8>
                rx_index = 0;
 800127a:	4b08      	ldr	r3, [pc, #32]	@ (800129c <HAL_UART_RxCpltCallback+0xc4>)
 800127c:	2200      	movs	r2, #0
 800127e:	701a      	strb	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 8001280:	2201      	movs	r2, #1
 8001282:	4905      	ldr	r1, [pc, #20]	@ (8001298 <HAL_UART_RxCpltCallback+0xc0>)
 8001284:	4809      	ldr	r0, [pc, #36]	@ (80012ac <HAL_UART_RxCpltCallback+0xd4>)
 8001286:	f003 fc7f 	bl	8004b88 <HAL_UART_Receive_IT>

    }
}
 800128a:	bf00      	nop
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	40004c00 	.word	0x40004c00
 8001298:	200006a8 	.word	0x200006a8
 800129c:	200006cc 	.word	0x200006cc
 80012a0:	200006ac 	.word	0x200006ac
 80012a4:	08006df0 	.word	0x08006df0
 80012a8:	08006df4 	.word	0x08006df4
 80012ac:	20000554 	.word	0x20000554
 80012b0:	08006df8 	.word	0x08006df8
 80012b4:	08006dfc 	.word	0x08006dfc
 80012b8:	08006e00 	.word	0x08006e00

080012bc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012cc:	d10d      	bne.n	80012ea <HAL_TIM_PeriodElapsedCallback+0x2e>

		if (streaming)
 80012ce:	4b09      	ldr	r3, [pc, #36]	@ (80012f4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d008      	beq.n	80012ea <HAL_TIM_PeriodElapsedCallback+0x2e>
			   {
			     // Pošalji paket


			      HAL_UART_Transmit(&huart4, (uint8_t*)&myPacket, sizeof(myPacket), 5); //5 ms timeout
 80012d8:	2305      	movs	r3, #5
 80012da:	220a      	movs	r2, #10
 80012dc:	4906      	ldr	r1, [pc, #24]	@ (80012f8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80012de:	4807      	ldr	r0, [pc, #28]	@ (80012fc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80012e0:	f003 fbc4 	bl	8004a6c <HAL_UART_Transmit>

			      transfer_complete = 0; //znaci da mozemo po sljedeci podatak sa SPI
 80012e4:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	701a      	strb	r2, [r3, #0]
			   }

	}


}
 80012ea:	bf00      	nop
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	200006cd 	.word	0x200006cd
 80012f8:	200006d8 	.word	0x200006d8
 80012fc:	20000554 	.word	0x20000554
 8001300:	20000010 	.word	0x20000010

08001304 <stop_streaming>:


void stop_streaming(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
	transfer_complete = 0;
 8001308:	4b05      	ldr	r3, [pc, #20]	@ (8001320 <stop_streaming+0x1c>)
 800130a:	2200      	movs	r2, #0
 800130c:	701a      	strb	r2, [r3, #0]
    streaming = 0;
 800130e:	4b05      	ldr	r3, [pc, #20]	@ (8001324 <stop_streaming+0x20>)
 8001310:	2200      	movs	r2, #0
 8001312:	701a      	strb	r2, [r3, #0]
    HAL_UART_AbortTransmit(&huart4);
 8001314:	4804      	ldr	r0, [pc, #16]	@ (8001328 <stop_streaming+0x24>)
 8001316:	f003 fc83 	bl	8004c20 <HAL_UART_AbortTransmit>
}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000010 	.word	0x20000010
 8001324:	200006cd 	.word	0x200006cd
 8001328:	20000554 	.word	0x20000554

0800132c <start_stream>:


void start_stream(void){
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
	if (!streaming)
 8001330:	4b07      	ldr	r3, [pc, #28]	@ (8001350 <start_stream+0x24>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	b2db      	uxtb	r3, r3
 8001336:	2b00      	cmp	r3, #0
 8001338:	d105      	bne.n	8001346 <start_stream+0x1a>
	  {
	    streaming = 1;
 800133a:	4b05      	ldr	r3, [pc, #20]	@ (8001350 <start_stream+0x24>)
 800133c:	2201      	movs	r2, #1
 800133e:	701a      	strb	r2, [r3, #0]
	    transfer_complete = 1;
 8001340:	4b04      	ldr	r3, [pc, #16]	@ (8001354 <start_stream+0x28>)
 8001342:	2201      	movs	r2, #1
 8001344:	701a      	strb	r2, [r3, #0]
	  }
}
 8001346:	bf00      	nop
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr
 8001350:	200006cd 	.word	0x200006cd
 8001354:	20000010 	.word	0x20000010

08001358 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800135c:	b672      	cpsid	i
}
 800135e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001360:	bf00      	nop
 8001362:	e7fd      	b.n	8001360 <Error_Handler+0x8>

08001364 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800136a:	4b0f      	ldr	r3, [pc, #60]	@ (80013a8 <HAL_MspInit+0x44>)
 800136c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800136e:	4a0e      	ldr	r2, [pc, #56]	@ (80013a8 <HAL_MspInit+0x44>)
 8001370:	f043 0301 	orr.w	r3, r3, #1
 8001374:	6613      	str	r3, [r2, #96]	@ 0x60
 8001376:	4b0c      	ldr	r3, [pc, #48]	@ (80013a8 <HAL_MspInit+0x44>)
 8001378:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001382:	4b09      	ldr	r3, [pc, #36]	@ (80013a8 <HAL_MspInit+0x44>)
 8001384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001386:	4a08      	ldr	r2, [pc, #32]	@ (80013a8 <HAL_MspInit+0x44>)
 8001388:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800138c:	6593      	str	r3, [r2, #88]	@ 0x58
 800138e:	4b06      	ldr	r3, [pc, #24]	@ (80013a8 <HAL_MspInit+0x44>)
 8001390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001392:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001396:	603b      	str	r3, [r7, #0]
 8001398:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800139a:	f001 f8b3 	bl	8002504 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800139e:	bf00      	nop
 80013a0:	3708      	adds	r7, #8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40021000 	.word	0x40021000

080013ac <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08a      	sub	sp, #40	@ 0x28
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b4:	f107 0314 	add.w	r3, r7, #20
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	605a      	str	r2, [r3, #4]
 80013be:	609a      	str	r2, [r3, #8]
 80013c0:	60da      	str	r2, [r3, #12]
 80013c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a45      	ldr	r2, [pc, #276]	@ (80014e0 <HAL_SPI_MspInit+0x134>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	f040 8083 	bne.w	80014d6 <HAL_SPI_MspInit+0x12a>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80013d0:	4b44      	ldr	r3, [pc, #272]	@ (80014e4 <HAL_SPI_MspInit+0x138>)
 80013d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013d4:	4a43      	ldr	r2, [pc, #268]	@ (80014e4 <HAL_SPI_MspInit+0x138>)
 80013d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013da:	6593      	str	r3, [r2, #88]	@ 0x58
 80013dc:	4b41      	ldr	r3, [pc, #260]	@ (80014e4 <HAL_SPI_MspInit+0x138>)
 80013de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013e4:	613b      	str	r3, [r7, #16]
 80013e6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e8:	4b3e      	ldr	r3, [pc, #248]	@ (80014e4 <HAL_SPI_MspInit+0x138>)
 80013ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ec:	4a3d      	ldr	r2, [pc, #244]	@ (80014e4 <HAL_SPI_MspInit+0x138>)
 80013ee:	f043 0302 	orr.w	r3, r3, #2
 80013f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013f4:	4b3b      	ldr	r3, [pc, #236]	@ (80014e4 <HAL_SPI_MspInit+0x138>)
 80013f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f8:	f003 0302 	and.w	r3, r3, #2
 80013fc:	60fb      	str	r3, [r7, #12]
 80013fe:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001400:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001404:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001406:	2302      	movs	r3, #2
 8001408:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140e:	2300      	movs	r3, #0
 8001410:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001412:	2305      	movs	r3, #5
 8001414:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001416:	f107 0314 	add.w	r3, r7, #20
 800141a:	4619      	mov	r1, r3
 800141c:	4832      	ldr	r0, [pc, #200]	@ (80014e8 <HAL_SPI_MspInit+0x13c>)
 800141e:	f000 fe0f 	bl	8002040 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel3;
 8001422:	4b32      	ldr	r3, [pc, #200]	@ (80014ec <HAL_SPI_MspInit+0x140>)
 8001424:	4a32      	ldr	r2, [pc, #200]	@ (80014f0 <HAL_SPI_MspInit+0x144>)
 8001426:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8001428:	4b30      	ldr	r3, [pc, #192]	@ (80014ec <HAL_SPI_MspInit+0x140>)
 800142a:	220c      	movs	r2, #12
 800142c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800142e:	4b2f      	ldr	r3, [pc, #188]	@ (80014ec <HAL_SPI_MspInit+0x140>)
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001434:	4b2d      	ldr	r3, [pc, #180]	@ (80014ec <HAL_SPI_MspInit+0x140>)
 8001436:	2200      	movs	r2, #0
 8001438:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800143a:	4b2c      	ldr	r3, [pc, #176]	@ (80014ec <HAL_SPI_MspInit+0x140>)
 800143c:	2280      	movs	r2, #128	@ 0x80
 800143e:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001440:	4b2a      	ldr	r3, [pc, #168]	@ (80014ec <HAL_SPI_MspInit+0x140>)
 8001442:	2200      	movs	r2, #0
 8001444:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001446:	4b29      	ldr	r3, [pc, #164]	@ (80014ec <HAL_SPI_MspInit+0x140>)
 8001448:	2200      	movs	r2, #0
 800144a:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800144c:	4b27      	ldr	r3, [pc, #156]	@ (80014ec <HAL_SPI_MspInit+0x140>)
 800144e:	2200      	movs	r2, #0
 8001450:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001452:	4b26      	ldr	r3, [pc, #152]	@ (80014ec <HAL_SPI_MspInit+0x140>)
 8001454:	2200      	movs	r2, #0
 8001456:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001458:	4824      	ldr	r0, [pc, #144]	@ (80014ec <HAL_SPI_MspInit+0x140>)
 800145a:	f000 fb6b 	bl	8001b34 <HAL_DMA_Init>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8001464:	f7ff ff78 	bl	8001358 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4a20      	ldr	r2, [pc, #128]	@ (80014ec <HAL_SPI_MspInit+0x140>)
 800146c:	659a      	str	r2, [r3, #88]	@ 0x58
 800146e:	4a1f      	ldr	r2, [pc, #124]	@ (80014ec <HAL_SPI_MspInit+0x140>)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel4;
 8001474:	4b1f      	ldr	r3, [pc, #124]	@ (80014f4 <HAL_SPI_MspInit+0x148>)
 8001476:	4a20      	ldr	r2, [pc, #128]	@ (80014f8 <HAL_SPI_MspInit+0x14c>)
 8001478:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 800147a:	4b1e      	ldr	r3, [pc, #120]	@ (80014f4 <HAL_SPI_MspInit+0x148>)
 800147c:	220d      	movs	r2, #13
 800147e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001480:	4b1c      	ldr	r3, [pc, #112]	@ (80014f4 <HAL_SPI_MspInit+0x148>)
 8001482:	2210      	movs	r2, #16
 8001484:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001486:	4b1b      	ldr	r3, [pc, #108]	@ (80014f4 <HAL_SPI_MspInit+0x148>)
 8001488:	2200      	movs	r2, #0
 800148a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800148c:	4b19      	ldr	r3, [pc, #100]	@ (80014f4 <HAL_SPI_MspInit+0x148>)
 800148e:	2280      	movs	r2, #128	@ 0x80
 8001490:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001492:	4b18      	ldr	r3, [pc, #96]	@ (80014f4 <HAL_SPI_MspInit+0x148>)
 8001494:	2200      	movs	r2, #0
 8001496:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001498:	4b16      	ldr	r3, [pc, #88]	@ (80014f4 <HAL_SPI_MspInit+0x148>)
 800149a:	2200      	movs	r2, #0
 800149c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800149e:	4b15      	ldr	r3, [pc, #84]	@ (80014f4 <HAL_SPI_MspInit+0x148>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014a4:	4b13      	ldr	r3, [pc, #76]	@ (80014f4 <HAL_SPI_MspInit+0x148>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80014aa:	4812      	ldr	r0, [pc, #72]	@ (80014f4 <HAL_SPI_MspInit+0x148>)
 80014ac:	f000 fb42 	bl	8001b34 <HAL_DMA_Init>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 80014b6:	f7ff ff4f 	bl	8001358 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a0d      	ldr	r2, [pc, #52]	@ (80014f4 <HAL_SPI_MspInit+0x148>)
 80014be:	655a      	str	r2, [r3, #84]	@ 0x54
 80014c0:	4a0c      	ldr	r2, [pc, #48]	@ (80014f4 <HAL_SPI_MspInit+0x148>)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80014c6:	2200      	movs	r2, #0
 80014c8:	2100      	movs	r1, #0
 80014ca:	2024      	movs	r0, #36	@ 0x24
 80014cc:	f000 fafd 	bl	8001aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80014d0:	2024      	movs	r0, #36	@ 0x24
 80014d2:	f000 fb14 	bl	8001afe <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80014d6:	bf00      	nop
 80014d8:	3728      	adds	r7, #40	@ 0x28
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40003800 	.word	0x40003800
 80014e4:	40021000 	.word	0x40021000
 80014e8:	48000400 	.word	0x48000400
 80014ec:	20000448 	.word	0x20000448
 80014f0:	40020030 	.word	0x40020030
 80014f4:	200004a8 	.word	0x200004a8
 80014f8:	40020044 	.word	0x40020044

080014fc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800150c:	d113      	bne.n	8001536 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800150e:	4b0c      	ldr	r3, [pc, #48]	@ (8001540 <HAL_TIM_Base_MspInit+0x44>)
 8001510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001512:	4a0b      	ldr	r2, [pc, #44]	@ (8001540 <HAL_TIM_Base_MspInit+0x44>)
 8001514:	f043 0301 	orr.w	r3, r3, #1
 8001518:	6593      	str	r3, [r2, #88]	@ 0x58
 800151a:	4b09      	ldr	r3, [pc, #36]	@ (8001540 <HAL_TIM_Base_MspInit+0x44>)
 800151c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800151e:	f003 0301 	and.w	r3, r3, #1
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001526:	2200      	movs	r2, #0
 8001528:	2100      	movs	r1, #0
 800152a:	201c      	movs	r0, #28
 800152c:	f000 facd 	bl	8001aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001530:	201c      	movs	r0, #28
 8001532:	f000 fae4 	bl	8001afe <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001536:	bf00      	nop
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40021000 	.word	0x40021000

08001544 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b09e      	sub	sp, #120	@ 0x78
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
 800155a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800155c:	f107 0310 	add.w	r3, r7, #16
 8001560:	2254      	movs	r2, #84	@ 0x54
 8001562:	2100      	movs	r1, #0
 8001564:	4618      	mov	r0, r3
 8001566:	f005 fc0b 	bl	8006d80 <memset>
  if(huart->Instance==UART4)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4a4d      	ldr	r2, [pc, #308]	@ (80016a4 <HAL_UART_MspInit+0x160>)
 8001570:	4293      	cmp	r3, r2
 8001572:	f040 8092 	bne.w	800169a <HAL_UART_MspInit+0x156>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001576:	2308      	movs	r3, #8
 8001578:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800157a:	2300      	movs	r3, #0
 800157c:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800157e:	f107 0310 	add.w	r3, r7, #16
 8001582:	4618      	mov	r0, r3
 8001584:	f001 fcfc 	bl	8002f80 <HAL_RCCEx_PeriphCLKConfig>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800158e:	f7ff fee3 	bl	8001358 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001592:	4b45      	ldr	r3, [pc, #276]	@ (80016a8 <HAL_UART_MspInit+0x164>)
 8001594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001596:	4a44      	ldr	r2, [pc, #272]	@ (80016a8 <HAL_UART_MspInit+0x164>)
 8001598:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800159c:	6593      	str	r3, [r2, #88]	@ 0x58
 800159e:	4b42      	ldr	r3, [pc, #264]	@ (80016a8 <HAL_UART_MspInit+0x164>)
 80015a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015aa:	4b3f      	ldr	r3, [pc, #252]	@ (80016a8 <HAL_UART_MspInit+0x164>)
 80015ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ae:	4a3e      	ldr	r2, [pc, #248]	@ (80016a8 <HAL_UART_MspInit+0x164>)
 80015b0:	f043 0304 	orr.w	r3, r3, #4
 80015b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015b6:	4b3c      	ldr	r3, [pc, #240]	@ (80016a8 <HAL_UART_MspInit+0x164>)
 80015b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ba:	f003 0304 	and.w	r3, r3, #4
 80015be:	60bb      	str	r3, [r7, #8]
 80015c0:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015c2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80015c6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c8:	2302      	movs	r3, #2
 80015ca:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d0:	2300      	movs	r3, #0
 80015d2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80015d4:	2305      	movs	r3, #5
 80015d6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015d8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80015dc:	4619      	mov	r1, r3
 80015de:	4833      	ldr	r0, [pc, #204]	@ (80016ac <HAL_UART_MspInit+0x168>)
 80015e0:	f000 fd2e 	bl	8002040 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Channel1;
 80015e4:	4b32      	ldr	r3, [pc, #200]	@ (80016b0 <HAL_UART_MspInit+0x16c>)
 80015e6:	4a33      	ldr	r2, [pc, #204]	@ (80016b4 <HAL_UART_MspInit+0x170>)
 80015e8:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 80015ea:	4b31      	ldr	r3, [pc, #196]	@ (80016b0 <HAL_UART_MspInit+0x16c>)
 80015ec:	221e      	movs	r2, #30
 80015ee:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015f0:	4b2f      	ldr	r3, [pc, #188]	@ (80016b0 <HAL_UART_MspInit+0x16c>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015f6:	4b2e      	ldr	r3, [pc, #184]	@ (80016b0 <HAL_UART_MspInit+0x16c>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80015fc:	4b2c      	ldr	r3, [pc, #176]	@ (80016b0 <HAL_UART_MspInit+0x16c>)
 80015fe:	2280      	movs	r2, #128	@ 0x80
 8001600:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001602:	4b2b      	ldr	r3, [pc, #172]	@ (80016b0 <HAL_UART_MspInit+0x16c>)
 8001604:	2200      	movs	r2, #0
 8001606:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001608:	4b29      	ldr	r3, [pc, #164]	@ (80016b0 <HAL_UART_MspInit+0x16c>)
 800160a:	2200      	movs	r2, #0
 800160c:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800160e:	4b28      	ldr	r3, [pc, #160]	@ (80016b0 <HAL_UART_MspInit+0x16c>)
 8001610:	2200      	movs	r2, #0
 8001612:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001614:	4b26      	ldr	r3, [pc, #152]	@ (80016b0 <HAL_UART_MspInit+0x16c>)
 8001616:	2200      	movs	r2, #0
 8001618:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800161a:	4825      	ldr	r0, [pc, #148]	@ (80016b0 <HAL_UART_MspInit+0x16c>)
 800161c:	f000 fa8a 	bl	8001b34 <HAL_DMA_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8001626:	f7ff fe97 	bl	8001358 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4a20      	ldr	r2, [pc, #128]	@ (80016b0 <HAL_UART_MspInit+0x16c>)
 800162e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001632:	4a1f      	ldr	r2, [pc, #124]	@ (80016b0 <HAL_UART_MspInit+0x16c>)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Channel2;
 8001638:	4b1f      	ldr	r3, [pc, #124]	@ (80016b8 <HAL_UART_MspInit+0x174>)
 800163a:	4a20      	ldr	r2, [pc, #128]	@ (80016bc <HAL_UART_MspInit+0x178>)
 800163c:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 800163e:	4b1e      	ldr	r3, [pc, #120]	@ (80016b8 <HAL_UART_MspInit+0x174>)
 8001640:	221f      	movs	r2, #31
 8001642:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001644:	4b1c      	ldr	r3, [pc, #112]	@ (80016b8 <HAL_UART_MspInit+0x174>)
 8001646:	2210      	movs	r2, #16
 8001648:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800164a:	4b1b      	ldr	r3, [pc, #108]	@ (80016b8 <HAL_UART_MspInit+0x174>)
 800164c:	2200      	movs	r2, #0
 800164e:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001650:	4b19      	ldr	r3, [pc, #100]	@ (80016b8 <HAL_UART_MspInit+0x174>)
 8001652:	2280      	movs	r2, #128	@ 0x80
 8001654:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001656:	4b18      	ldr	r3, [pc, #96]	@ (80016b8 <HAL_UART_MspInit+0x174>)
 8001658:	2200      	movs	r2, #0
 800165a:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800165c:	4b16      	ldr	r3, [pc, #88]	@ (80016b8 <HAL_UART_MspInit+0x174>)
 800165e:	2200      	movs	r2, #0
 8001660:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8001662:	4b15      	ldr	r3, [pc, #84]	@ (80016b8 <HAL_UART_MspInit+0x174>)
 8001664:	2200      	movs	r2, #0
 8001666:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001668:	4b13      	ldr	r3, [pc, #76]	@ (80016b8 <HAL_UART_MspInit+0x174>)
 800166a:	2200      	movs	r2, #0
 800166c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800166e:	4812      	ldr	r0, [pc, #72]	@ (80016b8 <HAL_UART_MspInit+0x174>)
 8001670:	f000 fa60 	bl	8001b34 <HAL_DMA_Init>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 800167a:	f7ff fe6d 	bl	8001358 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a0d      	ldr	r2, [pc, #52]	@ (80016b8 <HAL_UART_MspInit+0x174>)
 8001682:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001684:	4a0c      	ldr	r2, [pc, #48]	@ (80016b8 <HAL_UART_MspInit+0x174>)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800168a:	2200      	movs	r2, #0
 800168c:	2100      	movs	r1, #0
 800168e:	2034      	movs	r0, #52	@ 0x34
 8001690:	f000 fa1b 	bl	8001aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001694:	2034      	movs	r0, #52	@ 0x34
 8001696:	f000 fa32 	bl	8001afe <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 800169a:	bf00      	nop
 800169c:	3778      	adds	r7, #120	@ 0x78
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	40004c00 	.word	0x40004c00
 80016a8:	40021000 	.word	0x40021000
 80016ac:	48000800 	.word	0x48000800
 80016b0:	200005e8 	.word	0x200005e8
 80016b4:	40020008 	.word	0x40020008
 80016b8:	20000648 	.word	0x20000648
 80016bc:	4002001c 	.word	0x4002001c

080016c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016c4:	bf00      	nop
 80016c6:	e7fd      	b.n	80016c4 <NMI_Handler+0x4>

080016c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016cc:	bf00      	nop
 80016ce:	e7fd      	b.n	80016cc <HardFault_Handler+0x4>

080016d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016d4:	bf00      	nop
 80016d6:	e7fd      	b.n	80016d4 <MemManage_Handler+0x4>

080016d8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016dc:	bf00      	nop
 80016de:	e7fd      	b.n	80016dc <BusFault_Handler+0x4>

080016e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016e4:	bf00      	nop
 80016e6:	e7fd      	b.n	80016e4 <UsageFault_Handler+0x4>

080016e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016ec:	bf00      	nop
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016f6:	b480      	push	{r7}
 80016f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016fa:	bf00      	nop
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr

08001712 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001716:	f000 f8df 	bl	80018d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
	...

08001720 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001724:	4802      	ldr	r0, [pc, #8]	@ (8001730 <DMA1_Channel1_IRQHandler+0x10>)
 8001726:	f000 fb6d 	bl	8001e04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800172a:	bf00      	nop
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	200005e8 	.word	0x200005e8

08001734 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8001738:	4802      	ldr	r0, [pc, #8]	@ (8001744 <DMA1_Channel2_IRQHandler+0x10>)
 800173a:	f000 fb63 	bl	8001e04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	20000648 	.word	0x20000648

08001748 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800174c:	4802      	ldr	r0, [pc, #8]	@ (8001758 <DMA1_Channel3_IRQHandler+0x10>)
 800174e:	f000 fb59 	bl	8001e04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000448 	.word	0x20000448

0800175c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001760:	4802      	ldr	r0, [pc, #8]	@ (800176c <DMA1_Channel4_IRQHandler+0x10>)
 8001762:	f000 fb4f 	bl	8001e04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	200004a8 	.word	0x200004a8

08001770 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001774:	4802      	ldr	r0, [pc, #8]	@ (8001780 <TIM2_IRQHandler+0x10>)
 8001776:	f002 fc6f 	bl	8004058 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000508 	.word	0x20000508

08001784 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001788:	4802      	ldr	r0, [pc, #8]	@ (8001794 <SPI2_IRQHandler+0x10>)
 800178a:	f002 f911 	bl	80039b0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	200003e4 	.word	0x200003e4

08001798 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800179c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80017a0:	f000 fde8 	bl	8002374 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80017ac:	4802      	ldr	r0, [pc, #8]	@ (80017b8 <UART4_IRQHandler+0x10>)
 80017ae:	f003 fac7 	bl	8004d40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000554 	.word	0x20000554

080017bc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80017c0:	4b06      	ldr	r3, [pc, #24]	@ (80017dc <SystemInit+0x20>)
 80017c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017c6:	4a05      	ldr	r2, [pc, #20]	@ (80017dc <SystemInit+0x20>)
 80017c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017d0:	bf00      	nop
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	e000ed00 	.word	0xe000ed00

080017e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80017e0:	480d      	ldr	r0, [pc, #52]	@ (8001818 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80017e2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017e4:	f7ff ffea 	bl	80017bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017e8:	480c      	ldr	r0, [pc, #48]	@ (800181c <LoopForever+0x6>)
  ldr r1, =_edata
 80017ea:	490d      	ldr	r1, [pc, #52]	@ (8001820 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001824 <LoopForever+0xe>)
  movs r3, #0
 80017ee:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80017f0:	e002      	b.n	80017f8 <LoopCopyDataInit>

080017f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017f6:	3304      	adds	r3, #4

080017f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017fc:	d3f9      	bcc.n	80017f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001828 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001800:	4c0a      	ldr	r4, [pc, #40]	@ (800182c <LoopForever+0x16>)
  movs r3, #0
 8001802:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001804:	e001      	b.n	800180a <LoopFillZerobss>

08001806 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001806:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001808:	3204      	adds	r2, #4

0800180a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800180a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800180c:	d3fb      	bcc.n	8001806 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800180e:	f005 fabf 	bl	8006d90 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001812:	f7ff fa87 	bl	8000d24 <main>

08001816 <LoopForever>:

LoopForever:
    b LoopForever
 8001816:	e7fe      	b.n	8001816 <LoopForever>
  ldr   r0, =_estack
 8001818:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800181c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001820:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8001824:	08006e54 	.word	0x08006e54
  ldr r2, =_sbss
 8001828:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 800182c:	200006e8 	.word	0x200006e8

08001830 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001830:	e7fe      	b.n	8001830 <ADC1_2_IRQHandler>

08001832 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001838:	2300      	movs	r3, #0
 800183a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800183c:	2003      	movs	r0, #3
 800183e:	f000 f939 	bl	8001ab4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001842:	2000      	movs	r0, #0
 8001844:	f000 f80e 	bl	8001864 <HAL_InitTick>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d002      	beq.n	8001854 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	71fb      	strb	r3, [r7, #7]
 8001852:	e001      	b.n	8001858 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001854:	f7ff fd86 	bl	8001364 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001858:	79fb      	ldrb	r3, [r7, #7]

}
 800185a:	4618      	mov	r0, r3
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
	...

08001864 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800186c:	2300      	movs	r3, #0
 800186e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001870:	4b16      	ldr	r3, [pc, #88]	@ (80018cc <HAL_InitTick+0x68>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d022      	beq.n	80018be <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001878:	4b15      	ldr	r3, [pc, #84]	@ (80018d0 <HAL_InitTick+0x6c>)
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4b13      	ldr	r3, [pc, #76]	@ (80018cc <HAL_InitTick+0x68>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001884:	fbb1 f3f3 	udiv	r3, r1, r3
 8001888:	fbb2 f3f3 	udiv	r3, r2, r3
 800188c:	4618      	mov	r0, r3
 800188e:	f000 f944 	bl	8001b1a <HAL_SYSTICK_Config>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d10f      	bne.n	80018b8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2b0f      	cmp	r3, #15
 800189c:	d809      	bhi.n	80018b2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800189e:	2200      	movs	r2, #0
 80018a0:	6879      	ldr	r1, [r7, #4]
 80018a2:	f04f 30ff 	mov.w	r0, #4294967295
 80018a6:	f000 f910 	bl	8001aca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018aa:	4a0a      	ldr	r2, [pc, #40]	@ (80018d4 <HAL_InitTick+0x70>)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6013      	str	r3, [r2, #0]
 80018b0:	e007      	b.n	80018c2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	73fb      	strb	r3, [r7, #15]
 80018b6:	e004      	b.n	80018c2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	73fb      	strb	r3, [r7, #15]
 80018bc:	e001      	b.n	80018c2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80018c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3710      	adds	r7, #16
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	2000001c 	.word	0x2000001c
 80018d0:	20000014 	.word	0x20000014
 80018d4:	20000018 	.word	0x20000018

080018d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018dc:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <HAL_IncTick+0x1c>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	4b05      	ldr	r3, [pc, #20]	@ (80018f8 <HAL_IncTick+0x20>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4413      	add	r3, r2
 80018e6:	4a03      	ldr	r2, [pc, #12]	@ (80018f4 <HAL_IncTick+0x1c>)
 80018e8:	6013      	str	r3, [r2, #0]
}
 80018ea:	bf00      	nop
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	200006e4 	.word	0x200006e4
 80018f8:	2000001c 	.word	0x2000001c

080018fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001900:	4b03      	ldr	r3, [pc, #12]	@ (8001910 <HAL_GetTick+0x14>)
 8001902:	681b      	ldr	r3, [r3, #0]
}
 8001904:	4618      	mov	r0, r3
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	200006e4 	.word	0x200006e4

08001914 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f003 0307 	and.w	r3, r3, #7
 8001922:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001924:	4b0c      	ldr	r3, [pc, #48]	@ (8001958 <__NVIC_SetPriorityGrouping+0x44>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800192a:	68ba      	ldr	r2, [r7, #8]
 800192c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001930:	4013      	ands	r3, r2
 8001932:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800193c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001940:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001944:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001946:	4a04      	ldr	r2, [pc, #16]	@ (8001958 <__NVIC_SetPriorityGrouping+0x44>)
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	60d3      	str	r3, [r2, #12]
}
 800194c:	bf00      	nop
 800194e:	3714      	adds	r7, #20
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001960:	4b04      	ldr	r3, [pc, #16]	@ (8001974 <__NVIC_GetPriorityGrouping+0x18>)
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	0a1b      	lsrs	r3, r3, #8
 8001966:	f003 0307 	and.w	r3, r3, #7
}
 800196a:	4618      	mov	r0, r3
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	e000ed00 	.word	0xe000ed00

08001978 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001986:	2b00      	cmp	r3, #0
 8001988:	db0b      	blt.n	80019a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	f003 021f 	and.w	r2, r3, #31
 8001990:	4907      	ldr	r1, [pc, #28]	@ (80019b0 <__NVIC_EnableIRQ+0x38>)
 8001992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001996:	095b      	lsrs	r3, r3, #5
 8001998:	2001      	movs	r0, #1
 800199a:	fa00 f202 	lsl.w	r2, r0, r2
 800199e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019a2:	bf00      	nop
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	e000e100 	.word	0xe000e100

080019b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	6039      	str	r1, [r7, #0]
 80019be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	db0a      	blt.n	80019de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	b2da      	uxtb	r2, r3
 80019cc:	490c      	ldr	r1, [pc, #48]	@ (8001a00 <__NVIC_SetPriority+0x4c>)
 80019ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d2:	0112      	lsls	r2, r2, #4
 80019d4:	b2d2      	uxtb	r2, r2
 80019d6:	440b      	add	r3, r1
 80019d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019dc:	e00a      	b.n	80019f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	b2da      	uxtb	r2, r3
 80019e2:	4908      	ldr	r1, [pc, #32]	@ (8001a04 <__NVIC_SetPriority+0x50>)
 80019e4:	79fb      	ldrb	r3, [r7, #7]
 80019e6:	f003 030f 	and.w	r3, r3, #15
 80019ea:	3b04      	subs	r3, #4
 80019ec:	0112      	lsls	r2, r2, #4
 80019ee:	b2d2      	uxtb	r2, r2
 80019f0:	440b      	add	r3, r1
 80019f2:	761a      	strb	r2, [r3, #24]
}
 80019f4:	bf00      	nop
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	e000e100 	.word	0xe000e100
 8001a04:	e000ed00 	.word	0xe000ed00

08001a08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b089      	sub	sp, #36	@ 0x24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f003 0307 	and.w	r3, r3, #7
 8001a1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	f1c3 0307 	rsb	r3, r3, #7
 8001a22:	2b04      	cmp	r3, #4
 8001a24:	bf28      	it	cs
 8001a26:	2304      	movcs	r3, #4
 8001a28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	3304      	adds	r3, #4
 8001a2e:	2b06      	cmp	r3, #6
 8001a30:	d902      	bls.n	8001a38 <NVIC_EncodePriority+0x30>
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	3b03      	subs	r3, #3
 8001a36:	e000      	b.n	8001a3a <NVIC_EncodePriority+0x32>
 8001a38:	2300      	movs	r3, #0
 8001a3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	fa02 f303 	lsl.w	r3, r2, r3
 8001a46:	43da      	mvns	r2, r3
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	401a      	ands	r2, r3
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a50:	f04f 31ff 	mov.w	r1, #4294967295
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	fa01 f303 	lsl.w	r3, r1, r3
 8001a5a:	43d9      	mvns	r1, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a60:	4313      	orrs	r3, r2
         );
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3724      	adds	r7, #36	@ 0x24
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
	...

08001a70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a80:	d301      	bcc.n	8001a86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a82:	2301      	movs	r3, #1
 8001a84:	e00f      	b.n	8001aa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a86:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab0 <SysTick_Config+0x40>)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	3b01      	subs	r3, #1
 8001a8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a8e:	210f      	movs	r1, #15
 8001a90:	f04f 30ff 	mov.w	r0, #4294967295
 8001a94:	f7ff ff8e 	bl	80019b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a98:	4b05      	ldr	r3, [pc, #20]	@ (8001ab0 <SysTick_Config+0x40>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a9e:	4b04      	ldr	r3, [pc, #16]	@ (8001ab0 <SysTick_Config+0x40>)
 8001aa0:	2207      	movs	r2, #7
 8001aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	e000e010 	.word	0xe000e010

08001ab4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f7ff ff29 	bl	8001914 <__NVIC_SetPriorityGrouping>
}
 8001ac2:	bf00      	nop
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b086      	sub	sp, #24
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	60b9      	str	r1, [r7, #8]
 8001ad4:	607a      	str	r2, [r7, #4]
 8001ad6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ad8:	f7ff ff40 	bl	800195c <__NVIC_GetPriorityGrouping>
 8001adc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ade:	687a      	ldr	r2, [r7, #4]
 8001ae0:	68b9      	ldr	r1, [r7, #8]
 8001ae2:	6978      	ldr	r0, [r7, #20]
 8001ae4:	f7ff ff90 	bl	8001a08 <NVIC_EncodePriority>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aee:	4611      	mov	r1, r2
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff ff5f 	bl	80019b4 <__NVIC_SetPriority>
}
 8001af6:	bf00      	nop
 8001af8:	3718      	adds	r7, #24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}

08001afe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b082      	sub	sp, #8
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	4603      	mov	r3, r0
 8001b06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff ff33 	bl	8001978 <__NVIC_EnableIRQ>
}
 8001b12:	bf00      	nop
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b082      	sub	sp, #8
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f7ff ffa4 	bl	8001a70 <SysTick_Config>
 8001b28:	4603      	mov	r3, r0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d101      	bne.n	8001b46 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e08d      	b.n	8001c62 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	4b47      	ldr	r3, [pc, #284]	@ (8001c6c <HAL_DMA_Init+0x138>)
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d80f      	bhi.n	8001b72 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	461a      	mov	r2, r3
 8001b58:	4b45      	ldr	r3, [pc, #276]	@ (8001c70 <HAL_DMA_Init+0x13c>)
 8001b5a:	4413      	add	r3, r2
 8001b5c:	4a45      	ldr	r2, [pc, #276]	@ (8001c74 <HAL_DMA_Init+0x140>)
 8001b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b62:	091b      	lsrs	r3, r3, #4
 8001b64:	009a      	lsls	r2, r3, #2
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4a42      	ldr	r2, [pc, #264]	@ (8001c78 <HAL_DMA_Init+0x144>)
 8001b6e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001b70:	e00e      	b.n	8001b90 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	461a      	mov	r2, r3
 8001b78:	4b40      	ldr	r3, [pc, #256]	@ (8001c7c <HAL_DMA_Init+0x148>)
 8001b7a:	4413      	add	r3, r2
 8001b7c:	4a3d      	ldr	r2, [pc, #244]	@ (8001c74 <HAL_DMA_Init+0x140>)
 8001b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b82:	091b      	lsrs	r3, r3, #4
 8001b84:	009a      	lsls	r2, r3, #2
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4a3c      	ldr	r2, [pc, #240]	@ (8001c80 <HAL_DMA_Init+0x14c>)
 8001b8e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2202      	movs	r2, #2
 8001b94:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001ba6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001baa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001bb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	691b      	ldr	r3, [r3, #16]
 8001bba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	699b      	ldr	r3, [r3, #24]
 8001bc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bcc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a1b      	ldr	r3, [r3, #32]
 8001bd2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001bd4:	68fa      	ldr	r2, [r7, #12]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	68fa      	ldr	r2, [r7, #12]
 8001be0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f000 f9ca 	bl	8001f7c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001bf0:	d102      	bne.n	8001bf8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685a      	ldr	r2, [r3, #4]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c00:	b2d2      	uxtb	r2, r2
 8001c02:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001c0c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d010      	beq.n	8001c38 <HAL_DMA_Init+0x104>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	2b04      	cmp	r3, #4
 8001c1c:	d80c      	bhi.n	8001c38 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f000 f9ea 	bl	8001ff8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001c34:	605a      	str	r2, [r3, #4]
 8001c36:	e008      	b.n	8001c4a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3710      	adds	r7, #16
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40020407 	.word	0x40020407
 8001c70:	bffdfff8 	.word	0xbffdfff8
 8001c74:	cccccccd 	.word	0xcccccccd
 8001c78:	40020000 	.word	0x40020000
 8001c7c:	bffdfbf8 	.word	0xbffdfbf8
 8001c80:	40020400 	.word	0x40020400

08001c84 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d005      	beq.n	8001ca8 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2204      	movs	r2, #4
 8001ca0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	73fb      	strb	r3, [r7, #15]
 8001ca6:	e037      	b.n	8001d18 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f022 020e 	bic.w	r2, r2, #14
 8001cb6:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cc2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001cc6:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f022 0201 	bic.w	r2, r2, #1
 8001cd6:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cdc:	f003 021f 	and.w	r2, r3, #31
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce4:	2101      	movs	r1, #1
 8001ce6:	fa01 f202 	lsl.w	r2, r1, r2
 8001cea:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001cf4:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d00c      	beq.n	8001d18 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d08:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d0c:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001d16:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2200      	movs	r2, #0
 8001d24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3714      	adds	r7, #20
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr

08001d36 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b084      	sub	sp, #16
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d00d      	beq.n	8001d6a <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2204      	movs	r2, #4
 8001d52:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2201      	movs	r2, #1
 8001d58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	73fb      	strb	r3, [r7, #15]
 8001d68:	e047      	b.n	8001dfa <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f022 020e 	bic.w	r2, r2, #14
 8001d78:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f022 0201 	bic.w	r2, r2, #1
 8001d88:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d98:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d9e:	f003 021f 	and.w	r2, r3, #31
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da6:	2101      	movs	r1, #1
 8001da8:	fa01 f202 	lsl.w	r2, r1, r2
 8001dac:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001db6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d00c      	beq.n	8001dda <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001dce:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001dd8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d003      	beq.n	8001dfa <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	4798      	blx	r3
    }
  }
  return status;
 8001dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e20:	f003 031f 	and.w	r3, r3, #31
 8001e24:	2204      	movs	r2, #4
 8001e26:	409a      	lsls	r2, r3
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d026      	beq.n	8001e7e <HAL_DMA_IRQHandler+0x7a>
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	f003 0304 	and.w	r3, r3, #4
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d021      	beq.n	8001e7e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0320 	and.w	r3, r3, #32
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d107      	bne.n	8001e58 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f022 0204 	bic.w	r2, r2, #4
 8001e56:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e5c:	f003 021f 	and.w	r2, r3, #31
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e64:	2104      	movs	r1, #4
 8001e66:	fa01 f202 	lsl.w	r2, r1, r2
 8001e6a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d071      	beq.n	8001f58 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001e7c:	e06c      	b.n	8001f58 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e82:	f003 031f 	and.w	r3, r3, #31
 8001e86:	2202      	movs	r2, #2
 8001e88:	409a      	lsls	r2, r3
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d02e      	beq.n	8001ef0 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	f003 0302 	and.w	r3, r3, #2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d029      	beq.n	8001ef0 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 0320 	and.w	r3, r3, #32
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d10b      	bne.n	8001ec2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f022 020a 	bic.w	r2, r2, #10
 8001eb8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec6:	f003 021f 	and.w	r2, r3, #31
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ece:	2102      	movs	r1, #2
 8001ed0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ed4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d038      	beq.n	8001f58 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001eee:	e033      	b.n	8001f58 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef4:	f003 031f 	and.w	r3, r3, #31
 8001ef8:	2208      	movs	r2, #8
 8001efa:	409a      	lsls	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	4013      	ands	r3, r2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d02a      	beq.n	8001f5a <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	f003 0308 	and.w	r3, r3, #8
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d025      	beq.n	8001f5a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f022 020e 	bic.w	r2, r2, #14
 8001f1c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f22:	f003 021f 	and.w	r2, r3, #31
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	fa01 f202 	lsl.w	r2, r1, r2
 8001f30:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2201      	movs	r2, #1
 8001f36:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d004      	beq.n	8001f5a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001f58:	bf00      	nop
 8001f5a:	bf00      	nop
}
 8001f5c:	3710      	adds	r7, #16
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001f62:	b480      	push	{r7}
 8001f64:	b083      	sub	sp, #12
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
	...

08001f7c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b087      	sub	sp, #28
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	461a      	mov	r2, r3
 8001f8a:	4b16      	ldr	r3, [pc, #88]	@ (8001fe4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d802      	bhi.n	8001f96 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001f90:	4b15      	ldr	r3, [pc, #84]	@ (8001fe8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001f92:	617b      	str	r3, [r7, #20]
 8001f94:	e001      	b.n	8001f9a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8001f96:	4b15      	ldr	r3, [pc, #84]	@ (8001fec <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001f98:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	3b08      	subs	r3, #8
 8001fa6:	4a12      	ldr	r2, [pc, #72]	@ (8001ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fac:	091b      	lsrs	r3, r3, #4
 8001fae:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb4:	089b      	lsrs	r3, r3, #2
 8001fb6:	009a      	lsls	r2, r3, #2
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	4413      	add	r3, r2
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a0b      	ldr	r2, [pc, #44]	@ (8001ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001fc6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f003 031f 	and.w	r3, r3, #31
 8001fce:	2201      	movs	r2, #1
 8001fd0:	409a      	lsls	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001fd6:	bf00      	nop
 8001fd8:	371c      	adds	r7, #28
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	40020407 	.word	0x40020407
 8001fe8:	40020800 	.word	0x40020800
 8001fec:	40020820 	.word	0x40020820
 8001ff0:	cccccccd 	.word	0xcccccccd
 8001ff4:	40020880 	.word	0x40020880

08001ff8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	b2db      	uxtb	r3, r3
 8002006:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	4b0b      	ldr	r3, [pc, #44]	@ (8002038 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800200c:	4413      	add	r3, r2
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	461a      	mov	r2, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a08      	ldr	r2, [pc, #32]	@ (800203c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800201a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	3b01      	subs	r3, #1
 8002020:	f003 031f 	and.w	r3, r3, #31
 8002024:	2201      	movs	r2, #1
 8002026:	409a      	lsls	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800202c:	bf00      	nop
 800202e:	3714      	adds	r7, #20
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	1000823f 	.word	0x1000823f
 800203c:	40020940 	.word	0x40020940

08002040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002040:	b480      	push	{r7}
 8002042:	b087      	sub	sp, #28
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800204a:	2300      	movs	r3, #0
 800204c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800204e:	e15a      	b.n	8002306 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	2101      	movs	r1, #1
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	fa01 f303 	lsl.w	r3, r1, r3
 800205c:	4013      	ands	r3, r2
 800205e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2b00      	cmp	r3, #0
 8002064:	f000 814c 	beq.w	8002300 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f003 0303 	and.w	r3, r3, #3
 8002070:	2b01      	cmp	r3, #1
 8002072:	d005      	beq.n	8002080 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800207c:	2b02      	cmp	r3, #2
 800207e:	d130      	bne.n	80020e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	2203      	movs	r2, #3
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	43db      	mvns	r3, r3
 8002092:	693a      	ldr	r2, [r7, #16]
 8002094:	4013      	ands	r3, r2
 8002096:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	68da      	ldr	r2, [r3, #12]
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	693a      	ldr	r2, [r7, #16]
 80020ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020b6:	2201      	movs	r2, #1
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	43db      	mvns	r3, r3
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	4013      	ands	r3, r2
 80020c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	091b      	lsrs	r3, r3, #4
 80020cc:	f003 0201 	and.w	r2, r3, #1
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	fa02 f303 	lsl.w	r3, r2, r3
 80020d6:	693a      	ldr	r2, [r7, #16]
 80020d8:	4313      	orrs	r3, r2
 80020da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	693a      	ldr	r2, [r7, #16]
 80020e0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f003 0303 	and.w	r3, r3, #3
 80020ea:	2b03      	cmp	r3, #3
 80020ec:	d017      	beq.n	800211e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	2203      	movs	r2, #3
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43db      	mvns	r3, r3
 8002100:	693a      	ldr	r2, [r7, #16]
 8002102:	4013      	ands	r3, r2
 8002104:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	fa02 f303 	lsl.w	r3, r2, r3
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	4313      	orrs	r3, r2
 8002116:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	693a      	ldr	r2, [r7, #16]
 800211c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f003 0303 	and.w	r3, r3, #3
 8002126:	2b02      	cmp	r3, #2
 8002128:	d123      	bne.n	8002172 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	08da      	lsrs	r2, r3, #3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	3208      	adds	r2, #8
 8002132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002136:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	f003 0307 	and.w	r3, r3, #7
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	220f      	movs	r2, #15
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	43db      	mvns	r3, r3
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	4013      	ands	r3, r2
 800214c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	691a      	ldr	r2, [r3, #16]
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	f003 0307 	and.w	r3, r3, #7
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	4313      	orrs	r3, r2
 8002162:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	08da      	lsrs	r2, r3, #3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3208      	adds	r2, #8
 800216c:	6939      	ldr	r1, [r7, #16]
 800216e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	005b      	lsls	r3, r3, #1
 800217c:	2203      	movs	r2, #3
 800217e:	fa02 f303 	lsl.w	r3, r2, r3
 8002182:	43db      	mvns	r3, r3
 8002184:	693a      	ldr	r2, [r7, #16]
 8002186:	4013      	ands	r3, r2
 8002188:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f003 0203 	and.w	r2, r3, #3
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	fa02 f303 	lsl.w	r3, r2, r3
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	4313      	orrs	r3, r2
 800219e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	693a      	ldr	r2, [r7, #16]
 80021a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	f000 80a6 	beq.w	8002300 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021b4:	4b5b      	ldr	r3, [pc, #364]	@ (8002324 <HAL_GPIO_Init+0x2e4>)
 80021b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021b8:	4a5a      	ldr	r2, [pc, #360]	@ (8002324 <HAL_GPIO_Init+0x2e4>)
 80021ba:	f043 0301 	orr.w	r3, r3, #1
 80021be:	6613      	str	r3, [r2, #96]	@ 0x60
 80021c0:	4b58      	ldr	r3, [pc, #352]	@ (8002324 <HAL_GPIO_Init+0x2e4>)
 80021c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021c4:	f003 0301 	and.w	r3, r3, #1
 80021c8:	60bb      	str	r3, [r7, #8]
 80021ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021cc:	4a56      	ldr	r2, [pc, #344]	@ (8002328 <HAL_GPIO_Init+0x2e8>)
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	089b      	lsrs	r3, r3, #2
 80021d2:	3302      	adds	r3, #2
 80021d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	f003 0303 	and.w	r3, r3, #3
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	220f      	movs	r2, #15
 80021e4:	fa02 f303 	lsl.w	r3, r2, r3
 80021e8:	43db      	mvns	r3, r3
 80021ea:	693a      	ldr	r2, [r7, #16]
 80021ec:	4013      	ands	r3, r2
 80021ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80021f6:	d01f      	beq.n	8002238 <HAL_GPIO_Init+0x1f8>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4a4c      	ldr	r2, [pc, #304]	@ (800232c <HAL_GPIO_Init+0x2ec>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d019      	beq.n	8002234 <HAL_GPIO_Init+0x1f4>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a4b      	ldr	r2, [pc, #300]	@ (8002330 <HAL_GPIO_Init+0x2f0>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d013      	beq.n	8002230 <HAL_GPIO_Init+0x1f0>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4a4a      	ldr	r2, [pc, #296]	@ (8002334 <HAL_GPIO_Init+0x2f4>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d00d      	beq.n	800222c <HAL_GPIO_Init+0x1ec>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a49      	ldr	r2, [pc, #292]	@ (8002338 <HAL_GPIO_Init+0x2f8>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d007      	beq.n	8002228 <HAL_GPIO_Init+0x1e8>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	4a48      	ldr	r2, [pc, #288]	@ (800233c <HAL_GPIO_Init+0x2fc>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d101      	bne.n	8002224 <HAL_GPIO_Init+0x1e4>
 8002220:	2305      	movs	r3, #5
 8002222:	e00a      	b.n	800223a <HAL_GPIO_Init+0x1fa>
 8002224:	2306      	movs	r3, #6
 8002226:	e008      	b.n	800223a <HAL_GPIO_Init+0x1fa>
 8002228:	2304      	movs	r3, #4
 800222a:	e006      	b.n	800223a <HAL_GPIO_Init+0x1fa>
 800222c:	2303      	movs	r3, #3
 800222e:	e004      	b.n	800223a <HAL_GPIO_Init+0x1fa>
 8002230:	2302      	movs	r3, #2
 8002232:	e002      	b.n	800223a <HAL_GPIO_Init+0x1fa>
 8002234:	2301      	movs	r3, #1
 8002236:	e000      	b.n	800223a <HAL_GPIO_Init+0x1fa>
 8002238:	2300      	movs	r3, #0
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	f002 0203 	and.w	r2, r2, #3
 8002240:	0092      	lsls	r2, r2, #2
 8002242:	4093      	lsls	r3, r2
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	4313      	orrs	r3, r2
 8002248:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800224a:	4937      	ldr	r1, [pc, #220]	@ (8002328 <HAL_GPIO_Init+0x2e8>)
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	089b      	lsrs	r3, r3, #2
 8002250:	3302      	adds	r3, #2
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002258:	4b39      	ldr	r3, [pc, #228]	@ (8002340 <HAL_GPIO_Init+0x300>)
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	43db      	mvns	r3, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4013      	ands	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d003      	beq.n	800227c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	4313      	orrs	r3, r2
 800227a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800227c:	4a30      	ldr	r2, [pc, #192]	@ (8002340 <HAL_GPIO_Init+0x300>)
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002282:	4b2f      	ldr	r3, [pc, #188]	@ (8002340 <HAL_GPIO_Init+0x300>)
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	43db      	mvns	r3, r3
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	4013      	ands	r3, r2
 8002290:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d003      	beq.n	80022a6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022a6:	4a26      	ldr	r2, [pc, #152]	@ (8002340 <HAL_GPIO_Init+0x300>)
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80022ac:	4b24      	ldr	r3, [pc, #144]	@ (8002340 <HAL_GPIO_Init+0x300>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	43db      	mvns	r3, r3
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4013      	ands	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d003      	beq.n	80022d0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	4313      	orrs	r3, r2
 80022ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022d0:	4a1b      	ldr	r2, [pc, #108]	@ (8002340 <HAL_GPIO_Init+0x300>)
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80022d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002340 <HAL_GPIO_Init+0x300>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	43db      	mvns	r3, r3
 80022e0:	693a      	ldr	r2, [r7, #16]
 80022e2:	4013      	ands	r3, r2
 80022e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d003      	beq.n	80022fa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022fa:	4a11      	ldr	r2, [pc, #68]	@ (8002340 <HAL_GPIO_Init+0x300>)
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	3301      	adds	r3, #1
 8002304:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	fa22 f303 	lsr.w	r3, r2, r3
 8002310:	2b00      	cmp	r3, #0
 8002312:	f47f ae9d 	bne.w	8002050 <HAL_GPIO_Init+0x10>
  }
}
 8002316:	bf00      	nop
 8002318:	bf00      	nop
 800231a:	371c      	adds	r7, #28
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr
 8002324:	40021000 	.word	0x40021000
 8002328:	40010000 	.word	0x40010000
 800232c:	48000400 	.word	0x48000400
 8002330:	48000800 	.word	0x48000800
 8002334:	48000c00 	.word	0x48000c00
 8002338:	48001000 	.word	0x48001000
 800233c:	48001400 	.word	0x48001400
 8002340:	40010400 	.word	0x40010400

08002344 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	460b      	mov	r3, r1
 800234e:	807b      	strh	r3, [r7, #2]
 8002350:	4613      	mov	r3, r2
 8002352:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002354:	787b      	ldrb	r3, [r7, #1]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d003      	beq.n	8002362 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800235a:	887a      	ldrh	r2, [r7, #2]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002360:	e002      	b.n	8002368 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002362:	887a      	ldrh	r2, [r7, #2]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002368:	bf00      	nop
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	4603      	mov	r3, r0
 800237c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800237e:	4b08      	ldr	r3, [pc, #32]	@ (80023a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002380:	695a      	ldr	r2, [r3, #20]
 8002382:	88fb      	ldrh	r3, [r7, #6]
 8002384:	4013      	ands	r3, r2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d006      	beq.n	8002398 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800238a:	4a05      	ldr	r2, [pc, #20]	@ (80023a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800238c:	88fb      	ldrh	r3, [r7, #6]
 800238e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002390:	88fb      	ldrh	r3, [r7, #6]
 8002392:	4618      	mov	r0, r3
 8002394:	f000 f806 	bl	80023a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002398:	bf00      	nop
 800239a:	3708      	adds	r7, #8
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40010400 	.word	0x40010400

080023a4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80023ae:	bf00      	nop
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
	...

080023bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80023bc:	b480      	push	{r7}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d141      	bne.n	800244e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80023ca:	4b4b      	ldr	r3, [pc, #300]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80023d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023d6:	d131      	bne.n	800243c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80023d8:	4b47      	ldr	r3, [pc, #284]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80023de:	4a46      	ldr	r2, [pc, #280]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80023e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80023e8:	4b43      	ldr	r3, [pc, #268]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80023f0:	4a41      	ldr	r2, [pc, #260]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80023f8:	4b40      	ldr	r3, [pc, #256]	@ (80024fc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2232      	movs	r2, #50	@ 0x32
 80023fe:	fb02 f303 	mul.w	r3, r2, r3
 8002402:	4a3f      	ldr	r2, [pc, #252]	@ (8002500 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002404:	fba2 2303 	umull	r2, r3, r2, r3
 8002408:	0c9b      	lsrs	r3, r3, #18
 800240a:	3301      	adds	r3, #1
 800240c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800240e:	e002      	b.n	8002416 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	3b01      	subs	r3, #1
 8002414:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002416:	4b38      	ldr	r3, [pc, #224]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002418:	695b      	ldr	r3, [r3, #20]
 800241a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800241e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002422:	d102      	bne.n	800242a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1f2      	bne.n	8002410 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800242a:	4b33      	ldr	r3, [pc, #204]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002432:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002436:	d158      	bne.n	80024ea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e057      	b.n	80024ec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800243c:	4b2e      	ldr	r3, [pc, #184]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800243e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002442:	4a2d      	ldr	r2, [pc, #180]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002444:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002448:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800244c:	e04d      	b.n	80024ea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002454:	d141      	bne.n	80024da <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002456:	4b28      	ldr	r3, [pc, #160]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800245e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002462:	d131      	bne.n	80024c8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002464:	4b24      	ldr	r3, [pc, #144]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002466:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800246a:	4a23      	ldr	r2, [pc, #140]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800246c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002470:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002474:	4b20      	ldr	r3, [pc, #128]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800247c:	4a1e      	ldr	r2, [pc, #120]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800247e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002482:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002484:	4b1d      	ldr	r3, [pc, #116]	@ (80024fc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2232      	movs	r2, #50	@ 0x32
 800248a:	fb02 f303 	mul.w	r3, r2, r3
 800248e:	4a1c      	ldr	r2, [pc, #112]	@ (8002500 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002490:	fba2 2303 	umull	r2, r3, r2, r3
 8002494:	0c9b      	lsrs	r3, r3, #18
 8002496:	3301      	adds	r3, #1
 8002498:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800249a:	e002      	b.n	80024a2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	3b01      	subs	r3, #1
 80024a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80024a2:	4b15      	ldr	r3, [pc, #84]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024ae:	d102      	bne.n	80024b6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d1f2      	bne.n	800249c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80024b6:	4b10      	ldr	r3, [pc, #64]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024c2:	d112      	bne.n	80024ea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80024c4:	2303      	movs	r3, #3
 80024c6:	e011      	b.n	80024ec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024c8:	4b0b      	ldr	r3, [pc, #44]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024ce:	4a0a      	ldr	r2, [pc, #40]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80024d8:	e007      	b.n	80024ea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80024da:	4b07      	ldr	r3, [pc, #28]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80024e2:	4a05      	ldr	r2, [pc, #20]	@ (80024f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024e4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024e8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3714      	adds	r7, #20
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr
 80024f8:	40007000 	.word	0x40007000
 80024fc:	20000014 	.word	0x20000014
 8002500:	431bde83 	.word	0x431bde83

08002504 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002508:	4b05      	ldr	r3, [pc, #20]	@ (8002520 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	4a04      	ldr	r2, [pc, #16]	@ (8002520 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800250e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002512:	6093      	str	r3, [r2, #8]
}
 8002514:	bf00      	nop
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	40007000 	.word	0x40007000

08002524 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b088      	sub	sp, #32
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e2fe      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	2b00      	cmp	r3, #0
 8002540:	d075      	beq.n	800262e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002542:	4b97      	ldr	r3, [pc, #604]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f003 030c 	and.w	r3, r3, #12
 800254a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800254c:	4b94      	ldr	r3, [pc, #592]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	f003 0303 	and.w	r3, r3, #3
 8002554:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	2b0c      	cmp	r3, #12
 800255a:	d102      	bne.n	8002562 <HAL_RCC_OscConfig+0x3e>
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	2b03      	cmp	r3, #3
 8002560:	d002      	beq.n	8002568 <HAL_RCC_OscConfig+0x44>
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	2b08      	cmp	r3, #8
 8002566:	d10b      	bne.n	8002580 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002568:	4b8d      	ldr	r3, [pc, #564]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d05b      	beq.n	800262c <HAL_RCC_OscConfig+0x108>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d157      	bne.n	800262c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e2d9      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002588:	d106      	bne.n	8002598 <HAL_RCC_OscConfig+0x74>
 800258a:	4b85      	ldr	r3, [pc, #532]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a84      	ldr	r2, [pc, #528]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 8002590:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002594:	6013      	str	r3, [r2, #0]
 8002596:	e01d      	b.n	80025d4 <HAL_RCC_OscConfig+0xb0>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025a0:	d10c      	bne.n	80025bc <HAL_RCC_OscConfig+0x98>
 80025a2:	4b7f      	ldr	r3, [pc, #508]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a7e      	ldr	r2, [pc, #504]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80025a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025ac:	6013      	str	r3, [r2, #0]
 80025ae:	4b7c      	ldr	r3, [pc, #496]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a7b      	ldr	r2, [pc, #492]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80025b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025b8:	6013      	str	r3, [r2, #0]
 80025ba:	e00b      	b.n	80025d4 <HAL_RCC_OscConfig+0xb0>
 80025bc:	4b78      	ldr	r3, [pc, #480]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a77      	ldr	r2, [pc, #476]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80025c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025c6:	6013      	str	r3, [r2, #0]
 80025c8:	4b75      	ldr	r3, [pc, #468]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a74      	ldr	r2, [pc, #464]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80025ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d013      	beq.n	8002604 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025dc:	f7ff f98e 	bl	80018fc <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025e4:	f7ff f98a 	bl	80018fc <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b64      	cmp	r3, #100	@ 0x64
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e29e      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025f6:	4b6a      	ldr	r3, [pc, #424]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d0f0      	beq.n	80025e4 <HAL_RCC_OscConfig+0xc0>
 8002602:	e014      	b.n	800262e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002604:	f7ff f97a 	bl	80018fc <HAL_GetTick>
 8002608:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800260c:	f7ff f976 	bl	80018fc <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b64      	cmp	r3, #100	@ 0x64
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e28a      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800261e:	4b60      	ldr	r3, [pc, #384]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1f0      	bne.n	800260c <HAL_RCC_OscConfig+0xe8>
 800262a:	e000      	b.n	800262e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800262c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d075      	beq.n	8002726 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800263a:	4b59      	ldr	r3, [pc, #356]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	f003 030c 	and.w	r3, r3, #12
 8002642:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002644:	4b56      	ldr	r3, [pc, #344]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	f003 0303 	and.w	r3, r3, #3
 800264c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	2b0c      	cmp	r3, #12
 8002652:	d102      	bne.n	800265a <HAL_RCC_OscConfig+0x136>
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	2b02      	cmp	r3, #2
 8002658:	d002      	beq.n	8002660 <HAL_RCC_OscConfig+0x13c>
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	2b04      	cmp	r3, #4
 800265e:	d11f      	bne.n	80026a0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002660:	4b4f      	ldr	r3, [pc, #316]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002668:	2b00      	cmp	r3, #0
 800266a:	d005      	beq.n	8002678 <HAL_RCC_OscConfig+0x154>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d101      	bne.n	8002678 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e25d      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002678:	4b49      	ldr	r3, [pc, #292]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	691b      	ldr	r3, [r3, #16]
 8002684:	061b      	lsls	r3, r3, #24
 8002686:	4946      	ldr	r1, [pc, #280]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 8002688:	4313      	orrs	r3, r2
 800268a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800268c:	4b45      	ldr	r3, [pc, #276]	@ (80027a4 <HAL_RCC_OscConfig+0x280>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4618      	mov	r0, r3
 8002692:	f7ff f8e7 	bl	8001864 <HAL_InitTick>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d043      	beq.n	8002724 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e249      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d023      	beq.n	80026f0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026a8:	4b3d      	ldr	r3, [pc, #244]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a3c      	ldr	r2, [pc, #240]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80026ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b4:	f7ff f922 	bl	80018fc <HAL_GetTick>
 80026b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026bc:	f7ff f91e 	bl	80018fc <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e232      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026ce:	4b34      	ldr	r3, [pc, #208]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d0f0      	beq.n	80026bc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026da:	4b31      	ldr	r3, [pc, #196]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	691b      	ldr	r3, [r3, #16]
 80026e6:	061b      	lsls	r3, r3, #24
 80026e8:	492d      	ldr	r1, [pc, #180]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	604b      	str	r3, [r1, #4]
 80026ee:	e01a      	b.n	8002726 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026f0:	4b2b      	ldr	r3, [pc, #172]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a2a      	ldr	r2, [pc, #168]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 80026f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026fc:	f7ff f8fe 	bl	80018fc <HAL_GetTick>
 8002700:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002702:	e008      	b.n	8002716 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002704:	f7ff f8fa 	bl	80018fc <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b02      	cmp	r3, #2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e20e      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002716:	4b22      	ldr	r3, [pc, #136]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800271e:	2b00      	cmp	r3, #0
 8002720:	d1f0      	bne.n	8002704 <HAL_RCC_OscConfig+0x1e0>
 8002722:	e000      	b.n	8002726 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002724:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0308 	and.w	r3, r3, #8
 800272e:	2b00      	cmp	r3, #0
 8002730:	d041      	beq.n	80027b6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d01c      	beq.n	8002774 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800273a:	4b19      	ldr	r3, [pc, #100]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 800273c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002740:	4a17      	ldr	r2, [pc, #92]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 8002742:	f043 0301 	orr.w	r3, r3, #1
 8002746:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800274a:	f7ff f8d7 	bl	80018fc <HAL_GetTick>
 800274e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002750:	e008      	b.n	8002764 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002752:	f7ff f8d3 	bl	80018fc <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b02      	cmp	r3, #2
 800275e:	d901      	bls.n	8002764 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e1e7      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002764:	4b0e      	ldr	r3, [pc, #56]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 8002766:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d0ef      	beq.n	8002752 <HAL_RCC_OscConfig+0x22e>
 8002772:	e020      	b.n	80027b6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002774:	4b0a      	ldr	r3, [pc, #40]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 8002776:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800277a:	4a09      	ldr	r2, [pc, #36]	@ (80027a0 <HAL_RCC_OscConfig+0x27c>)
 800277c:	f023 0301 	bic.w	r3, r3, #1
 8002780:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002784:	f7ff f8ba 	bl	80018fc <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800278a:	e00d      	b.n	80027a8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800278c:	f7ff f8b6 	bl	80018fc <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	2b02      	cmp	r3, #2
 8002798:	d906      	bls.n	80027a8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e1ca      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
 800279e:	bf00      	nop
 80027a0:	40021000 	.word	0x40021000
 80027a4:	20000018 	.word	0x20000018
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027a8:	4b8c      	ldr	r3, [pc, #560]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 80027aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027ae:	f003 0302 	and.w	r3, r3, #2
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d1ea      	bne.n	800278c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0304 	and.w	r3, r3, #4
 80027be:	2b00      	cmp	r3, #0
 80027c0:	f000 80a6 	beq.w	8002910 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027c4:	2300      	movs	r3, #0
 80027c6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80027c8:	4b84      	ldr	r3, [pc, #528]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 80027ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d101      	bne.n	80027d8 <HAL_RCC_OscConfig+0x2b4>
 80027d4:	2301      	movs	r3, #1
 80027d6:	e000      	b.n	80027da <HAL_RCC_OscConfig+0x2b6>
 80027d8:	2300      	movs	r3, #0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d00d      	beq.n	80027fa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027de:	4b7f      	ldr	r3, [pc, #508]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 80027e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e2:	4a7e      	ldr	r2, [pc, #504]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 80027e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80027ea:	4b7c      	ldr	r3, [pc, #496]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 80027ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027f2:	60fb      	str	r3, [r7, #12]
 80027f4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80027f6:	2301      	movs	r3, #1
 80027f8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027fa:	4b79      	ldr	r3, [pc, #484]	@ (80029e0 <HAL_RCC_OscConfig+0x4bc>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002802:	2b00      	cmp	r3, #0
 8002804:	d118      	bne.n	8002838 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002806:	4b76      	ldr	r3, [pc, #472]	@ (80029e0 <HAL_RCC_OscConfig+0x4bc>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a75      	ldr	r2, [pc, #468]	@ (80029e0 <HAL_RCC_OscConfig+0x4bc>)
 800280c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002810:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002812:	f7ff f873 	bl	80018fc <HAL_GetTick>
 8002816:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002818:	e008      	b.n	800282c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800281a:	f7ff f86f 	bl	80018fc <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d901      	bls.n	800282c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e183      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800282c:	4b6c      	ldr	r3, [pc, #432]	@ (80029e0 <HAL_RCC_OscConfig+0x4bc>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002834:	2b00      	cmp	r3, #0
 8002836:	d0f0      	beq.n	800281a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	2b01      	cmp	r3, #1
 800283e:	d108      	bne.n	8002852 <HAL_RCC_OscConfig+0x32e>
 8002840:	4b66      	ldr	r3, [pc, #408]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 8002842:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002846:	4a65      	ldr	r2, [pc, #404]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 8002848:	f043 0301 	orr.w	r3, r3, #1
 800284c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002850:	e024      	b.n	800289c <HAL_RCC_OscConfig+0x378>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	2b05      	cmp	r3, #5
 8002858:	d110      	bne.n	800287c <HAL_RCC_OscConfig+0x358>
 800285a:	4b60      	ldr	r3, [pc, #384]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 800285c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002860:	4a5e      	ldr	r2, [pc, #376]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 8002862:	f043 0304 	orr.w	r3, r3, #4
 8002866:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800286a:	4b5c      	ldr	r3, [pc, #368]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 800286c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002870:	4a5a      	ldr	r2, [pc, #360]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 8002872:	f043 0301 	orr.w	r3, r3, #1
 8002876:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800287a:	e00f      	b.n	800289c <HAL_RCC_OscConfig+0x378>
 800287c:	4b57      	ldr	r3, [pc, #348]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 800287e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002882:	4a56      	ldr	r2, [pc, #344]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 8002884:	f023 0301 	bic.w	r3, r3, #1
 8002888:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800288c:	4b53      	ldr	r3, [pc, #332]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 800288e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002892:	4a52      	ldr	r2, [pc, #328]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 8002894:	f023 0304 	bic.w	r3, r3, #4
 8002898:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d016      	beq.n	80028d2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028a4:	f7ff f82a 	bl	80018fc <HAL_GetTick>
 80028a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028aa:	e00a      	b.n	80028c2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ac:	f7ff f826 	bl	80018fc <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e138      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028c2:	4b46      	ldr	r3, [pc, #280]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 80028c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028c8:	f003 0302 	and.w	r3, r3, #2
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d0ed      	beq.n	80028ac <HAL_RCC_OscConfig+0x388>
 80028d0:	e015      	b.n	80028fe <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d2:	f7ff f813 	bl	80018fc <HAL_GetTick>
 80028d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028d8:	e00a      	b.n	80028f0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028da:	f7ff f80f 	bl	80018fc <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d901      	bls.n	80028f0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e121      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028f0:	4b3a      	ldr	r3, [pc, #232]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 80028f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d1ed      	bne.n	80028da <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80028fe:	7ffb      	ldrb	r3, [r7, #31]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d105      	bne.n	8002910 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002904:	4b35      	ldr	r3, [pc, #212]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 8002906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002908:	4a34      	ldr	r2, [pc, #208]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 800290a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800290e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0320 	and.w	r3, r3, #32
 8002918:	2b00      	cmp	r3, #0
 800291a:	d03c      	beq.n	8002996 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	699b      	ldr	r3, [r3, #24]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d01c      	beq.n	800295e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002924:	4b2d      	ldr	r3, [pc, #180]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 8002926:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800292a:	4a2c      	ldr	r2, [pc, #176]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 800292c:	f043 0301 	orr.w	r3, r3, #1
 8002930:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002934:	f7fe ffe2 	bl	80018fc <HAL_GetTick>
 8002938:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800293a:	e008      	b.n	800294e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800293c:	f7fe ffde 	bl	80018fc <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b02      	cmp	r3, #2
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e0f2      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800294e:	4b23      	ldr	r3, [pc, #140]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 8002950:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	2b00      	cmp	r3, #0
 800295a:	d0ef      	beq.n	800293c <HAL_RCC_OscConfig+0x418>
 800295c:	e01b      	b.n	8002996 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800295e:	4b1f      	ldr	r3, [pc, #124]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 8002960:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002964:	4a1d      	ldr	r2, [pc, #116]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 8002966:	f023 0301 	bic.w	r3, r3, #1
 800296a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800296e:	f7fe ffc5 	bl	80018fc <HAL_GetTick>
 8002972:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002974:	e008      	b.n	8002988 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002976:	f7fe ffc1 	bl	80018fc <HAL_GetTick>
 800297a:	4602      	mov	r2, r0
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	2b02      	cmp	r3, #2
 8002982:	d901      	bls.n	8002988 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002984:	2303      	movs	r3, #3
 8002986:	e0d5      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002988:	4b14      	ldr	r3, [pc, #80]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 800298a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1ef      	bne.n	8002976 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	69db      	ldr	r3, [r3, #28]
 800299a:	2b00      	cmp	r3, #0
 800299c:	f000 80c9 	beq.w	8002b32 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029a0:	4b0e      	ldr	r3, [pc, #56]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f003 030c 	and.w	r3, r3, #12
 80029a8:	2b0c      	cmp	r3, #12
 80029aa:	f000 8083 	beq.w	8002ab4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d15e      	bne.n	8002a74 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029b6:	4b09      	ldr	r3, [pc, #36]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a08      	ldr	r2, [pc, #32]	@ (80029dc <HAL_RCC_OscConfig+0x4b8>)
 80029bc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c2:	f7fe ff9b 	bl	80018fc <HAL_GetTick>
 80029c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029c8:	e00c      	b.n	80029e4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ca:	f7fe ff97 	bl	80018fc <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d905      	bls.n	80029e4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e0ab      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
 80029dc:	40021000 	.word	0x40021000
 80029e0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029e4:	4b55      	ldr	r3, [pc, #340]	@ (8002b3c <HAL_RCC_OscConfig+0x618>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d1ec      	bne.n	80029ca <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029f0:	4b52      	ldr	r3, [pc, #328]	@ (8002b3c <HAL_RCC_OscConfig+0x618>)
 80029f2:	68da      	ldr	r2, [r3, #12]
 80029f4:	4b52      	ldr	r3, [pc, #328]	@ (8002b40 <HAL_RCC_OscConfig+0x61c>)
 80029f6:	4013      	ands	r3, r2
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	6a11      	ldr	r1, [r2, #32]
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a00:	3a01      	subs	r2, #1
 8002a02:	0112      	lsls	r2, r2, #4
 8002a04:	4311      	orrs	r1, r2
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002a0a:	0212      	lsls	r2, r2, #8
 8002a0c:	4311      	orrs	r1, r2
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002a12:	0852      	lsrs	r2, r2, #1
 8002a14:	3a01      	subs	r2, #1
 8002a16:	0552      	lsls	r2, r2, #21
 8002a18:	4311      	orrs	r1, r2
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002a1e:	0852      	lsrs	r2, r2, #1
 8002a20:	3a01      	subs	r2, #1
 8002a22:	0652      	lsls	r2, r2, #25
 8002a24:	4311      	orrs	r1, r2
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002a2a:	06d2      	lsls	r2, r2, #27
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	4943      	ldr	r1, [pc, #268]	@ (8002b3c <HAL_RCC_OscConfig+0x618>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a34:	4b41      	ldr	r3, [pc, #260]	@ (8002b3c <HAL_RCC_OscConfig+0x618>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a40      	ldr	r2, [pc, #256]	@ (8002b3c <HAL_RCC_OscConfig+0x618>)
 8002a3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a3e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a40:	4b3e      	ldr	r3, [pc, #248]	@ (8002b3c <HAL_RCC_OscConfig+0x618>)
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	4a3d      	ldr	r2, [pc, #244]	@ (8002b3c <HAL_RCC_OscConfig+0x618>)
 8002a46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a4a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a4c:	f7fe ff56 	bl	80018fc <HAL_GetTick>
 8002a50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a54:	f7fe ff52 	bl	80018fc <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e066      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a66:	4b35      	ldr	r3, [pc, #212]	@ (8002b3c <HAL_RCC_OscConfig+0x618>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0f0      	beq.n	8002a54 <HAL_RCC_OscConfig+0x530>
 8002a72:	e05e      	b.n	8002b32 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a74:	4b31      	ldr	r3, [pc, #196]	@ (8002b3c <HAL_RCC_OscConfig+0x618>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a30      	ldr	r2, [pc, #192]	@ (8002b3c <HAL_RCC_OscConfig+0x618>)
 8002a7a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a80:	f7fe ff3c 	bl	80018fc <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a88:	f7fe ff38 	bl	80018fc <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e04c      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a9a:	4b28      	ldr	r3, [pc, #160]	@ (8002b3c <HAL_RCC_OscConfig+0x618>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d1f0      	bne.n	8002a88 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002aa6:	4b25      	ldr	r3, [pc, #148]	@ (8002b3c <HAL_RCC_OscConfig+0x618>)
 8002aa8:	68da      	ldr	r2, [r3, #12]
 8002aaa:	4924      	ldr	r1, [pc, #144]	@ (8002b3c <HAL_RCC_OscConfig+0x618>)
 8002aac:	4b25      	ldr	r3, [pc, #148]	@ (8002b44 <HAL_RCC_OscConfig+0x620>)
 8002aae:	4013      	ands	r3, r2
 8002ab0:	60cb      	str	r3, [r1, #12]
 8002ab2:	e03e      	b.n	8002b32 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	69db      	ldr	r3, [r3, #28]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d101      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e039      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002ac0:	4b1e      	ldr	r3, [pc, #120]	@ (8002b3c <HAL_RCC_OscConfig+0x618>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	f003 0203 	and.w	r2, r3, #3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a1b      	ldr	r3, [r3, #32]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d12c      	bne.n	8002b2e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ade:	3b01      	subs	r3, #1
 8002ae0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d123      	bne.n	8002b2e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d11b      	bne.n	8002b2e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b00:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d113      	bne.n	8002b2e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b10:	085b      	lsrs	r3, r3, #1
 8002b12:	3b01      	subs	r3, #1
 8002b14:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d109      	bne.n	8002b2e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b24:	085b      	lsrs	r3, r3, #1
 8002b26:	3b01      	subs	r3, #1
 8002b28:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d001      	beq.n	8002b32 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e000      	b.n	8002b34 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002b32:	2300      	movs	r3, #0
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3720      	adds	r7, #32
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	019f800c 	.word	0x019f800c
 8002b44:	feeefffc 	.word	0xfeeefffc

08002b48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b086      	sub	sp, #24
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002b52:	2300      	movs	r3, #0
 8002b54:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d101      	bne.n	8002b60 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e11e      	b.n	8002d9e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b60:	4b91      	ldr	r3, [pc, #580]	@ (8002da8 <HAL_RCC_ClockConfig+0x260>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 030f 	and.w	r3, r3, #15
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d910      	bls.n	8002b90 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b6e:	4b8e      	ldr	r3, [pc, #568]	@ (8002da8 <HAL_RCC_ClockConfig+0x260>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f023 020f 	bic.w	r2, r3, #15
 8002b76:	498c      	ldr	r1, [pc, #560]	@ (8002da8 <HAL_RCC_ClockConfig+0x260>)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b7e:	4b8a      	ldr	r3, [pc, #552]	@ (8002da8 <HAL_RCC_ClockConfig+0x260>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	683a      	ldr	r2, [r7, #0]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d001      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e106      	b.n	8002d9e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0301 	and.w	r3, r3, #1
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d073      	beq.n	8002c84 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	2b03      	cmp	r3, #3
 8002ba2:	d129      	bne.n	8002bf8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ba4:	4b81      	ldr	r3, [pc, #516]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d101      	bne.n	8002bb4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e0f4      	b.n	8002d9e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002bb4:	f000 f99e 	bl	8002ef4 <RCC_GetSysClockFreqFromPLLSource>
 8002bb8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	4a7c      	ldr	r2, [pc, #496]	@ (8002db0 <HAL_RCC_ClockConfig+0x268>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d93f      	bls.n	8002c42 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002bc2:	4b7a      	ldr	r3, [pc, #488]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d009      	beq.n	8002be2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d033      	beq.n	8002c42 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d12f      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002be2:	4b72      	ldr	r3, [pc, #456]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002bea:	4a70      	ldr	r2, [pc, #448]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002bec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bf0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002bf2:	2380      	movs	r3, #128	@ 0x80
 8002bf4:	617b      	str	r3, [r7, #20]
 8002bf6:	e024      	b.n	8002c42 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d107      	bne.n	8002c10 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c00:	4b6a      	ldr	r3, [pc, #424]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d109      	bne.n	8002c20 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e0c6      	b.n	8002d9e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c10:	4b66      	ldr	r3, [pc, #408]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d101      	bne.n	8002c20 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e0be      	b.n	8002d9e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002c20:	f000 f8ce 	bl	8002dc0 <HAL_RCC_GetSysClockFreq>
 8002c24:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	4a61      	ldr	r2, [pc, #388]	@ (8002db0 <HAL_RCC_ClockConfig+0x268>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d909      	bls.n	8002c42 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c2e:	4b5f      	ldr	r3, [pc, #380]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c36:	4a5d      	ldr	r2, [pc, #372]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002c38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c3c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002c3e:	2380      	movs	r3, #128	@ 0x80
 8002c40:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c42:	4b5a      	ldr	r3, [pc, #360]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f023 0203 	bic.w	r2, r3, #3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	4957      	ldr	r1, [pc, #348]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c54:	f7fe fe52 	bl	80018fc <HAL_GetTick>
 8002c58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c5a:	e00a      	b.n	8002c72 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c5c:	f7fe fe4e 	bl	80018fc <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e095      	b.n	8002d9e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c72:	4b4e      	ldr	r3, [pc, #312]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f003 020c 	and.w	r2, r3, #12
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d1eb      	bne.n	8002c5c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0302 	and.w	r3, r3, #2
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d023      	beq.n	8002cd8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0304 	and.w	r3, r3, #4
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d005      	beq.n	8002ca8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c9c:	4b43      	ldr	r3, [pc, #268]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	4a42      	ldr	r2, [pc, #264]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002ca2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002ca6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0308 	and.w	r3, r3, #8
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d007      	beq.n	8002cc4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002cb4:	4b3d      	ldr	r3, [pc, #244]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002cbc:	4a3b      	ldr	r2, [pc, #236]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002cbe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002cc2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cc4:	4b39      	ldr	r3, [pc, #228]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	4936      	ldr	r1, [pc, #216]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	608b      	str	r3, [r1, #8]
 8002cd6:	e008      	b.n	8002cea <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	2b80      	cmp	r3, #128	@ 0x80
 8002cdc:	d105      	bne.n	8002cea <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002cde:	4b33      	ldr	r3, [pc, #204]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	4a32      	ldr	r2, [pc, #200]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002ce4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002ce8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cea:	4b2f      	ldr	r3, [pc, #188]	@ (8002da8 <HAL_RCC_ClockConfig+0x260>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 030f 	and.w	r3, r3, #15
 8002cf2:	683a      	ldr	r2, [r7, #0]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d21d      	bcs.n	8002d34 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cf8:	4b2b      	ldr	r3, [pc, #172]	@ (8002da8 <HAL_RCC_ClockConfig+0x260>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f023 020f 	bic.w	r2, r3, #15
 8002d00:	4929      	ldr	r1, [pc, #164]	@ (8002da8 <HAL_RCC_ClockConfig+0x260>)
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d08:	f7fe fdf8 	bl	80018fc <HAL_GetTick>
 8002d0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d0e:	e00a      	b.n	8002d26 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d10:	f7fe fdf4 	bl	80018fc <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e03b      	b.n	8002d9e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d26:	4b20      	ldr	r3, [pc, #128]	@ (8002da8 <HAL_RCC_ClockConfig+0x260>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 030f 	and.w	r3, r3, #15
 8002d2e:	683a      	ldr	r2, [r7, #0]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d1ed      	bne.n	8002d10 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0304 	and.w	r3, r3, #4
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d008      	beq.n	8002d52 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d40:	4b1a      	ldr	r3, [pc, #104]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	4917      	ldr	r1, [pc, #92]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0308 	and.w	r3, r3, #8
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d009      	beq.n	8002d72 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d5e:	4b13      	ldr	r3, [pc, #76]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	691b      	ldr	r3, [r3, #16]
 8002d6a:	00db      	lsls	r3, r3, #3
 8002d6c:	490f      	ldr	r1, [pc, #60]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d72:	f000 f825 	bl	8002dc0 <HAL_RCC_GetSysClockFreq>
 8002d76:	4602      	mov	r2, r0
 8002d78:	4b0c      	ldr	r3, [pc, #48]	@ (8002dac <HAL_RCC_ClockConfig+0x264>)
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	091b      	lsrs	r3, r3, #4
 8002d7e:	f003 030f 	and.w	r3, r3, #15
 8002d82:	490c      	ldr	r1, [pc, #48]	@ (8002db4 <HAL_RCC_ClockConfig+0x26c>)
 8002d84:	5ccb      	ldrb	r3, [r1, r3]
 8002d86:	f003 031f 	and.w	r3, r3, #31
 8002d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8002db8 <HAL_RCC_ClockConfig+0x270>)
 8002d90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002d92:	4b0a      	ldr	r3, [pc, #40]	@ (8002dbc <HAL_RCC_ClockConfig+0x274>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7fe fd64 	bl	8001864 <HAL_InitTick>
 8002d9c:	4603      	mov	r3, r0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3718      	adds	r7, #24
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	40022000 	.word	0x40022000
 8002dac:	40021000 	.word	0x40021000
 8002db0:	04c4b400 	.word	0x04c4b400
 8002db4:	08006e04 	.word	0x08006e04
 8002db8:	20000014 	.word	0x20000014
 8002dbc:	20000018 	.word	0x20000018

08002dc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b087      	sub	sp, #28
 8002dc4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002dc6:	4b2c      	ldr	r3, [pc, #176]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f003 030c 	and.w	r3, r3, #12
 8002dce:	2b04      	cmp	r3, #4
 8002dd0:	d102      	bne.n	8002dd8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002dd2:	4b2a      	ldr	r3, [pc, #168]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002dd4:	613b      	str	r3, [r7, #16]
 8002dd6:	e047      	b.n	8002e68 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002dd8:	4b27      	ldr	r3, [pc, #156]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f003 030c 	and.w	r3, r3, #12
 8002de0:	2b08      	cmp	r3, #8
 8002de2:	d102      	bne.n	8002dea <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002de4:	4b26      	ldr	r3, [pc, #152]	@ (8002e80 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002de6:	613b      	str	r3, [r7, #16]
 8002de8:	e03e      	b.n	8002e68 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002dea:	4b23      	ldr	r3, [pc, #140]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	f003 030c 	and.w	r3, r3, #12
 8002df2:	2b0c      	cmp	r3, #12
 8002df4:	d136      	bne.n	8002e64 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002df6:	4b20      	ldr	r3, [pc, #128]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	f003 0303 	and.w	r3, r3, #3
 8002dfe:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e00:	4b1d      	ldr	r3, [pc, #116]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	091b      	lsrs	r3, r3, #4
 8002e06:	f003 030f 	and.w	r3, r3, #15
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2b03      	cmp	r3, #3
 8002e12:	d10c      	bne.n	8002e2e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e14:	4a1a      	ldr	r2, [pc, #104]	@ (8002e80 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e1c:	4a16      	ldr	r2, [pc, #88]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e1e:	68d2      	ldr	r2, [r2, #12]
 8002e20:	0a12      	lsrs	r2, r2, #8
 8002e22:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e26:	fb02 f303 	mul.w	r3, r2, r3
 8002e2a:	617b      	str	r3, [r7, #20]
      break;
 8002e2c:	e00c      	b.n	8002e48 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e2e:	4a13      	ldr	r2, [pc, #76]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e36:	4a10      	ldr	r2, [pc, #64]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e38:	68d2      	ldr	r2, [r2, #12]
 8002e3a:	0a12      	lsrs	r2, r2, #8
 8002e3c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e40:	fb02 f303 	mul.w	r3, r2, r3
 8002e44:	617b      	str	r3, [r7, #20]
      break;
 8002e46:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e48:	4b0b      	ldr	r3, [pc, #44]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	0e5b      	lsrs	r3, r3, #25
 8002e4e:	f003 0303 	and.w	r3, r3, #3
 8002e52:	3301      	adds	r3, #1
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002e58:	697a      	ldr	r2, [r7, #20]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e60:	613b      	str	r3, [r7, #16]
 8002e62:	e001      	b.n	8002e68 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002e64:	2300      	movs	r3, #0
 8002e66:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002e68:	693b      	ldr	r3, [r7, #16]
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	371c      	adds	r7, #28
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	00f42400 	.word	0x00f42400
 8002e80:	016e3600 	.word	0x016e3600

08002e84 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e88:	4b03      	ldr	r3, [pc, #12]	@ (8002e98 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	20000014 	.word	0x20000014

08002e9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002ea0:	f7ff fff0 	bl	8002e84 <HAL_RCC_GetHCLKFreq>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	4b06      	ldr	r3, [pc, #24]	@ (8002ec0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	0a1b      	lsrs	r3, r3, #8
 8002eac:	f003 0307 	and.w	r3, r3, #7
 8002eb0:	4904      	ldr	r1, [pc, #16]	@ (8002ec4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002eb2:	5ccb      	ldrb	r3, [r1, r3]
 8002eb4:	f003 031f 	and.w	r3, r3, #31
 8002eb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	40021000 	.word	0x40021000
 8002ec4:	08006e14 	.word	0x08006e14

08002ec8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002ecc:	f7ff ffda 	bl	8002e84 <HAL_RCC_GetHCLKFreq>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	4b06      	ldr	r3, [pc, #24]	@ (8002eec <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	0adb      	lsrs	r3, r3, #11
 8002ed8:	f003 0307 	and.w	r3, r3, #7
 8002edc:	4904      	ldr	r1, [pc, #16]	@ (8002ef0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002ede:	5ccb      	ldrb	r3, [r1, r3]
 8002ee0:	f003 031f 	and.w	r3, r3, #31
 8002ee4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	08006e14 	.word	0x08006e14

08002ef4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b087      	sub	sp, #28
 8002ef8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002efa:	4b1e      	ldr	r3, [pc, #120]	@ (8002f74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	f003 0303 	and.w	r3, r3, #3
 8002f02:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f04:	4b1b      	ldr	r3, [pc, #108]	@ (8002f74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	091b      	lsrs	r3, r3, #4
 8002f0a:	f003 030f 	and.w	r3, r3, #15
 8002f0e:	3301      	adds	r3, #1
 8002f10:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	2b03      	cmp	r3, #3
 8002f16:	d10c      	bne.n	8002f32 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f18:	4a17      	ldr	r2, [pc, #92]	@ (8002f78 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f20:	4a14      	ldr	r2, [pc, #80]	@ (8002f74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f22:	68d2      	ldr	r2, [r2, #12]
 8002f24:	0a12      	lsrs	r2, r2, #8
 8002f26:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f2a:	fb02 f303 	mul.w	r3, r2, r3
 8002f2e:	617b      	str	r3, [r7, #20]
    break;
 8002f30:	e00c      	b.n	8002f4c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f32:	4a12      	ldr	r2, [pc, #72]	@ (8002f7c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f3a:	4a0e      	ldr	r2, [pc, #56]	@ (8002f74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f3c:	68d2      	ldr	r2, [r2, #12]
 8002f3e:	0a12      	lsrs	r2, r2, #8
 8002f40:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f44:	fb02 f303 	mul.w	r3, r2, r3
 8002f48:	617b      	str	r3, [r7, #20]
    break;
 8002f4a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f4c:	4b09      	ldr	r3, [pc, #36]	@ (8002f74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	0e5b      	lsrs	r3, r3, #25
 8002f52:	f003 0303 	and.w	r3, r3, #3
 8002f56:	3301      	adds	r3, #1
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002f5c:	697a      	ldr	r2, [r7, #20]
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f64:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002f66:	687b      	ldr	r3, [r7, #4]
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	371c      	adds	r7, #28
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr
 8002f74:	40021000 	.word	0x40021000
 8002f78:	016e3600 	.word	0x016e3600
 8002f7c:	00f42400 	.word	0x00f42400

08002f80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b086      	sub	sp, #24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f88:	2300      	movs	r3, #0
 8002f8a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	f000 8098 	beq.w	80030ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fa2:	4b43      	ldr	r3, [pc, #268]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d10d      	bne.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fae:	4b40      	ldr	r3, [pc, #256]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fb2:	4a3f      	ldr	r2, [pc, #252]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fba:	4b3d      	ldr	r3, [pc, #244]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fc2:	60bb      	str	r3, [r7, #8]
 8002fc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fca:	4b3a      	ldr	r3, [pc, #232]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a39      	ldr	r2, [pc, #228]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002fd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fd4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fd6:	f7fe fc91 	bl	80018fc <HAL_GetTick>
 8002fda:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002fdc:	e009      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fde:	f7fe fc8d 	bl	80018fc <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d902      	bls.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	74fb      	strb	r3, [r7, #19]
        break;
 8002ff0:	e005      	b.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ff2:	4b30      	ldr	r3, [pc, #192]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d0ef      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002ffe:	7cfb      	ldrb	r3, [r7, #19]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d159      	bne.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003004:	4b2a      	ldr	r3, [pc, #168]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003006:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800300a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800300e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d01e      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800301a:	697a      	ldr	r2, [r7, #20]
 800301c:	429a      	cmp	r2, r3
 800301e:	d019      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003020:	4b23      	ldr	r3, [pc, #140]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003022:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003026:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800302a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800302c:	4b20      	ldr	r3, [pc, #128]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800302e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003032:	4a1f      	ldr	r2, [pc, #124]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003034:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003038:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800303c:	4b1c      	ldr	r3, [pc, #112]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800303e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003042:	4a1b      	ldr	r2, [pc, #108]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003044:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003048:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800304c:	4a18      	ldr	r2, [pc, #96]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	2b00      	cmp	r3, #0
 800305c:	d016      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800305e:	f7fe fc4d 	bl	80018fc <HAL_GetTick>
 8003062:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003064:	e00b      	b.n	800307e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003066:	f7fe fc49 	bl	80018fc <HAL_GetTick>
 800306a:	4602      	mov	r2, r0
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003074:	4293      	cmp	r3, r2
 8003076:	d902      	bls.n	800307e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	74fb      	strb	r3, [r7, #19]
            break;
 800307c:	e006      	b.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800307e:	4b0c      	ldr	r3, [pc, #48]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003080:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003084:	f003 0302 	and.w	r3, r3, #2
 8003088:	2b00      	cmp	r3, #0
 800308a:	d0ec      	beq.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800308c:	7cfb      	ldrb	r3, [r7, #19]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d10b      	bne.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003092:	4b07      	ldr	r3, [pc, #28]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003094:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003098:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030a0:	4903      	ldr	r1, [pc, #12]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80030a8:	e008      	b.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80030aa:	7cfb      	ldrb	r3, [r7, #19]
 80030ac:	74bb      	strb	r3, [r7, #18]
 80030ae:	e005      	b.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80030b0:	40021000 	.word	0x40021000
 80030b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030b8:	7cfb      	ldrb	r3, [r7, #19]
 80030ba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030bc:	7c7b      	ldrb	r3, [r7, #17]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d105      	bne.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030c2:	4ba7      	ldr	r3, [pc, #668]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030c6:	4aa6      	ldr	r2, [pc, #664]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030cc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00a      	beq.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030da:	4ba1      	ldr	r3, [pc, #644]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030e0:	f023 0203 	bic.w	r2, r3, #3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	499d      	ldr	r1, [pc, #628]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00a      	beq.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030fc:	4b98      	ldr	r3, [pc, #608]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003102:	f023 020c 	bic.w	r2, r3, #12
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	4995      	ldr	r1, [pc, #596]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800310c:	4313      	orrs	r3, r2
 800310e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0304 	and.w	r3, r3, #4
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00a      	beq.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800311e:	4b90      	ldr	r3, [pc, #576]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003124:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	498c      	ldr	r1, [pc, #560]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800312e:	4313      	orrs	r3, r2
 8003130:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0308 	and.w	r3, r3, #8
 800313c:	2b00      	cmp	r3, #0
 800313e:	d00a      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003140:	4b87      	ldr	r3, [pc, #540]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003146:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	4984      	ldr	r1, [pc, #528]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003150:	4313      	orrs	r3, r2
 8003152:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 0310 	and.w	r3, r3, #16
 800315e:	2b00      	cmp	r3, #0
 8003160:	d00a      	beq.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003162:	4b7f      	ldr	r3, [pc, #508]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003168:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	497b      	ldr	r1, [pc, #492]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003172:	4313      	orrs	r3, r2
 8003174:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0320 	and.w	r3, r3, #32
 8003180:	2b00      	cmp	r3, #0
 8003182:	d00a      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003184:	4b76      	ldr	r3, [pc, #472]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800318a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	4973      	ldr	r1, [pc, #460]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003194:	4313      	orrs	r3, r2
 8003196:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d00a      	beq.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031a6:	4b6e      	ldr	r3, [pc, #440]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ac:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	69db      	ldr	r3, [r3, #28]
 80031b4:	496a      	ldr	r1, [pc, #424]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031b6:	4313      	orrs	r3, r2
 80031b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d00a      	beq.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031c8:	4b65      	ldr	r3, [pc, #404]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ce:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6a1b      	ldr	r3, [r3, #32]
 80031d6:	4962      	ldr	r1, [pc, #392]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d00a      	beq.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031ea:	4b5d      	ldr	r3, [pc, #372]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f8:	4959      	ldr	r1, [pc, #356]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00a      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800320c:	4b54      	ldr	r3, [pc, #336]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800320e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003212:	f023 0203 	bic.w	r2, r3, #3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800321a:	4951      	ldr	r1, [pc, #324]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800321c:	4313      	orrs	r3, r2
 800321e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00a      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800322e:	4b4c      	ldr	r3, [pc, #304]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003234:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800323c:	4948      	ldr	r1, [pc, #288]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800323e:	4313      	orrs	r3, r2
 8003240:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800324c:	2b00      	cmp	r3, #0
 800324e:	d015      	beq.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003250:	4b43      	ldr	r3, [pc, #268]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003256:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800325e:	4940      	ldr	r1, [pc, #256]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003260:	4313      	orrs	r3, r2
 8003262:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800326a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800326e:	d105      	bne.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003270:	4b3b      	ldr	r3, [pc, #236]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	4a3a      	ldr	r2, [pc, #232]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003276:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800327a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003284:	2b00      	cmp	r3, #0
 8003286:	d015      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003288:	4b35      	ldr	r3, [pc, #212]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800328a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800328e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003296:	4932      	ldr	r1, [pc, #200]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003298:	4313      	orrs	r3, r2
 800329a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032a6:	d105      	bne.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032a8:	4b2d      	ldr	r3, [pc, #180]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	4a2c      	ldr	r2, [pc, #176]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032b2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d015      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80032c0:	4b27      	ldr	r3, [pc, #156]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ce:	4924      	ldr	r1, [pc, #144]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032d0:	4313      	orrs	r3, r2
 80032d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032de:	d105      	bne.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032e0:	4b1f      	ldr	r3, [pc, #124]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	4a1e      	ldr	r2, [pc, #120]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032ea:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d015      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032f8:	4b19      	ldr	r3, [pc, #100]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003306:	4916      	ldr	r1, [pc, #88]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003308:	4313      	orrs	r3, r2
 800330a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003312:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003316:	d105      	bne.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003318:	4b11      	ldr	r3, [pc, #68]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	4a10      	ldr	r2, [pc, #64]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800331e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003322:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d019      	beq.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003330:	4b0b      	ldr	r3, [pc, #44]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003336:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333e:	4908      	ldr	r1, [pc, #32]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003340:	4313      	orrs	r3, r2
 8003342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800334e:	d109      	bne.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003350:	4b03      	ldr	r3, [pc, #12]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	4a02      	ldr	r2, [pc, #8]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003356:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800335a:	60d3      	str	r3, [r2, #12]
 800335c:	e002      	b.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800335e:	bf00      	nop
 8003360:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d015      	beq.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003370:	4b29      	ldr	r3, [pc, #164]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003376:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800337e:	4926      	ldr	r1, [pc, #152]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003380:	4313      	orrs	r3, r2
 8003382:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800338a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800338e:	d105      	bne.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003390:	4b21      	ldr	r3, [pc, #132]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	4a20      	ldr	r2, [pc, #128]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003396:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800339a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d015      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80033a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ae:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033b6:	4918      	ldr	r1, [pc, #96]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033b8:	4313      	orrs	r3, r2
 80033ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033c6:	d105      	bne.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80033c8:	4b13      	ldr	r3, [pc, #76]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	4a12      	ldr	r2, [pc, #72]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033d2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d015      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80033e0:	4b0d      	ldr	r3, [pc, #52]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033ee:	490a      	ldr	r1, [pc, #40]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033f0:	4313      	orrs	r3, r2
 80033f2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033fe:	d105      	bne.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003400:	4b05      	ldr	r3, [pc, #20]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	4a04      	ldr	r2, [pc, #16]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003406:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800340a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800340c:	7cbb      	ldrb	r3, [r7, #18]
}
 800340e:	4618      	mov	r0, r3
 8003410:	3718      	adds	r7, #24
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	40021000 	.word	0x40021000

0800341c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e09d      	b.n	800356a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003432:	2b00      	cmp	r3, #0
 8003434:	d108      	bne.n	8003448 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800343e:	d009      	beq.n	8003454 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	61da      	str	r2, [r3, #28]
 8003446:	e005      	b.n	8003454 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003460:	b2db      	uxtb	r3, r3
 8003462:	2b00      	cmp	r3, #0
 8003464:	d106      	bne.n	8003474 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2200      	movs	r2, #0
 800346a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f7fd ff9c 	bl	80013ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2202      	movs	r2, #2
 8003478:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800348a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003494:	d902      	bls.n	800349c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003496:	2300      	movs	r3, #0
 8003498:	60fb      	str	r3, [r7, #12]
 800349a:	e002      	b.n	80034a2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800349c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034a0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80034aa:	d007      	beq.n	80034bc <HAL_SPI_Init+0xa0>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80034b4:	d002      	beq.n	80034bc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80034cc:	431a      	orrs	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	691b      	ldr	r3, [r3, #16]
 80034d2:	f003 0302 	and.w	r3, r3, #2
 80034d6:	431a      	orrs	r2, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	695b      	ldr	r3, [r3, #20]
 80034dc:	f003 0301 	and.w	r3, r3, #1
 80034e0:	431a      	orrs	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	699b      	ldr	r3, [r3, #24]
 80034e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034ea:	431a      	orrs	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	69db      	ldr	r3, [r3, #28]
 80034f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034f4:	431a      	orrs	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034fe:	ea42 0103 	orr.w	r1, r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003506:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	430a      	orrs	r2, r1
 8003510:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	699b      	ldr	r3, [r3, #24]
 8003516:	0c1b      	lsrs	r3, r3, #16
 8003518:	f003 0204 	and.w	r2, r3, #4
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003520:	f003 0310 	and.w	r3, r3, #16
 8003524:	431a      	orrs	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800352a:	f003 0308 	and.w	r3, r3, #8
 800352e:	431a      	orrs	r2, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003538:	ea42 0103 	orr.w	r1, r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	430a      	orrs	r2, r1
 8003548:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	69da      	ldr	r2, [r3, #28]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003558:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}

08003572 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003572:	b580      	push	{r7, lr}
 8003574:	b08a      	sub	sp, #40	@ 0x28
 8003576:	af00      	add	r7, sp, #0
 8003578:	60f8      	str	r0, [r7, #12]
 800357a:	60b9      	str	r1, [r7, #8]
 800357c:	607a      	str	r2, [r7, #4]
 800357e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003580:	2301      	movs	r3, #1
 8003582:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003584:	f7fe f9ba 	bl	80018fc <HAL_GetTick>
 8003588:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003590:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003598:	887b      	ldrh	r3, [r7, #2]
 800359a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800359c:	887b      	ldrh	r3, [r7, #2]
 800359e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80035a0:	7ffb      	ldrb	r3, [r7, #31]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d00c      	beq.n	80035c0 <HAL_SPI_TransmitReceive+0x4e>
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80035ac:	d106      	bne.n	80035bc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d102      	bne.n	80035bc <HAL_SPI_TransmitReceive+0x4a>
 80035b6:	7ffb      	ldrb	r3, [r7, #31]
 80035b8:	2b04      	cmp	r3, #4
 80035ba:	d001      	beq.n	80035c0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80035bc:	2302      	movs	r3, #2
 80035be:	e1f3      	b.n	80039a8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d005      	beq.n	80035d2 <HAL_SPI_TransmitReceive+0x60>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d002      	beq.n	80035d2 <HAL_SPI_TransmitReceive+0x60>
 80035cc:	887b      	ldrh	r3, [r7, #2]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d101      	bne.n	80035d6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e1e8      	b.n	80039a8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d101      	bne.n	80035e4 <HAL_SPI_TransmitReceive+0x72>
 80035e0:	2302      	movs	r3, #2
 80035e2:	e1e1      	b.n	80039a8 <HAL_SPI_TransmitReceive+0x436>
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	2b04      	cmp	r3, #4
 80035f6:	d003      	beq.n	8003600 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2205      	movs	r2, #5
 80035fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2200      	movs	r2, #0
 8003604:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	887a      	ldrh	r2, [r7, #2]
 8003610:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	887a      	ldrh	r2, [r7, #2]
 8003618:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	887a      	ldrh	r2, [r7, #2]
 8003626:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	887a      	ldrh	r2, [r7, #2]
 800362c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003642:	d802      	bhi.n	800364a <HAL_SPI_TransmitReceive+0xd8>
 8003644:	8abb      	ldrh	r3, [r7, #20]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d908      	bls.n	800365c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	685a      	ldr	r2, [r3, #4]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003658:	605a      	str	r2, [r3, #4]
 800365a:	e007      	b.n	800366c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	685a      	ldr	r2, [r3, #4]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800366a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003676:	2b40      	cmp	r3, #64	@ 0x40
 8003678:	d007      	beq.n	800368a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003688:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003692:	f240 8083 	bls.w	800379c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d002      	beq.n	80036a4 <HAL_SPI_TransmitReceive+0x132>
 800369e:	8afb      	ldrh	r3, [r7, #22]
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d16f      	bne.n	8003784 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036a8:	881a      	ldrh	r2, [r3, #0]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036b4:	1c9a      	adds	r2, r3, #2
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036be:	b29b      	uxth	r3, r3
 80036c0:	3b01      	subs	r3, #1
 80036c2:	b29a      	uxth	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036c8:	e05c      	b.n	8003784 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f003 0302 	and.w	r3, r3, #2
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d11b      	bne.n	8003710 <HAL_SPI_TransmitReceive+0x19e>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036dc:	b29b      	uxth	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d016      	beq.n	8003710 <HAL_SPI_TransmitReceive+0x19e>
 80036e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d113      	bne.n	8003710 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036ec:	881a      	ldrh	r2, [r3, #0]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f8:	1c9a      	adds	r2, r3, #2
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003702:	b29b      	uxth	r3, r3
 8003704:	3b01      	subs	r3, #1
 8003706:	b29a      	uxth	r2, r3
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800370c:	2300      	movs	r3, #0
 800370e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	2b01      	cmp	r3, #1
 800371c:	d11c      	bne.n	8003758 <HAL_SPI_TransmitReceive+0x1e6>
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003724:	b29b      	uxth	r3, r3
 8003726:	2b00      	cmp	r3, #0
 8003728:	d016      	beq.n	8003758 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	68da      	ldr	r2, [r3, #12]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003734:	b292      	uxth	r2, r2
 8003736:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373c:	1c9a      	adds	r2, r3, #2
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003748:	b29b      	uxth	r3, r3
 800374a:	3b01      	subs	r3, #1
 800374c:	b29a      	uxth	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003754:	2301      	movs	r3, #1
 8003756:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003758:	f7fe f8d0 	bl	80018fc <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	6a3b      	ldr	r3, [r7, #32]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003764:	429a      	cmp	r2, r3
 8003766:	d80d      	bhi.n	8003784 <HAL_SPI_TransmitReceive+0x212>
 8003768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800376a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800376e:	d009      	beq.n	8003784 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e111      	b.n	80039a8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003788:	b29b      	uxth	r3, r3
 800378a:	2b00      	cmp	r3, #0
 800378c:	d19d      	bne.n	80036ca <HAL_SPI_TransmitReceive+0x158>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003794:	b29b      	uxth	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d197      	bne.n	80036ca <HAL_SPI_TransmitReceive+0x158>
 800379a:	e0e5      	b.n	8003968 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d003      	beq.n	80037ac <HAL_SPI_TransmitReceive+0x23a>
 80037a4:	8afb      	ldrh	r3, [r7, #22]
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	f040 80d1 	bne.w	800394e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d912      	bls.n	80037dc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ba:	881a      	ldrh	r2, [r3, #0]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037c6:	1c9a      	adds	r2, r3, #2
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	3b02      	subs	r3, #2
 80037d4:	b29a      	uxth	r2, r3
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80037da:	e0b8      	b.n	800394e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	330c      	adds	r3, #12
 80037e6:	7812      	ldrb	r2, [r2, #0]
 80037e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ee:	1c5a      	adds	r2, r3, #1
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	3b01      	subs	r3, #1
 80037fc:	b29a      	uxth	r2, r3
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003802:	e0a4      	b.n	800394e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f003 0302 	and.w	r3, r3, #2
 800380e:	2b02      	cmp	r3, #2
 8003810:	d134      	bne.n	800387c <HAL_SPI_TransmitReceive+0x30a>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003816:	b29b      	uxth	r3, r3
 8003818:	2b00      	cmp	r3, #0
 800381a:	d02f      	beq.n	800387c <HAL_SPI_TransmitReceive+0x30a>
 800381c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381e:	2b01      	cmp	r3, #1
 8003820:	d12c      	bne.n	800387c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003826:	b29b      	uxth	r3, r3
 8003828:	2b01      	cmp	r3, #1
 800382a:	d912      	bls.n	8003852 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003830:	881a      	ldrh	r2, [r3, #0]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800383c:	1c9a      	adds	r2, r3, #2
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003846:	b29b      	uxth	r3, r3
 8003848:	3b02      	subs	r3, #2
 800384a:	b29a      	uxth	r2, r3
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003850:	e012      	b.n	8003878 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	330c      	adds	r3, #12
 800385c:	7812      	ldrb	r2, [r2, #0]
 800385e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003864:	1c5a      	adds	r2, r3, #1
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800386e:	b29b      	uxth	r3, r3
 8003870:	3b01      	subs	r3, #1
 8003872:	b29a      	uxth	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003878:	2300      	movs	r3, #0
 800387a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f003 0301 	and.w	r3, r3, #1
 8003886:	2b01      	cmp	r3, #1
 8003888:	d148      	bne.n	800391c <HAL_SPI_TransmitReceive+0x3aa>
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003890:	b29b      	uxth	r3, r3
 8003892:	2b00      	cmp	r3, #0
 8003894:	d042      	beq.n	800391c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800389c:	b29b      	uxth	r3, r3
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d923      	bls.n	80038ea <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68da      	ldr	r2, [r3, #12]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ac:	b292      	uxth	r2, r2
 80038ae:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b4:	1c9a      	adds	r2, r3, #2
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	3b02      	subs	r3, #2
 80038c4:	b29a      	uxth	r2, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d81f      	bhi.n	8003918 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	685a      	ldr	r2, [r3, #4]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80038e6:	605a      	str	r2, [r3, #4]
 80038e8:	e016      	b.n	8003918 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f103 020c 	add.w	r2, r3, #12
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f6:	7812      	ldrb	r2, [r2, #0]
 80038f8:	b2d2      	uxtb	r2, r2
 80038fa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003900:	1c5a      	adds	r2, r3, #1
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800390c:	b29b      	uxth	r3, r3
 800390e:	3b01      	subs	r3, #1
 8003910:	b29a      	uxth	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003918:	2301      	movs	r3, #1
 800391a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800391c:	f7fd ffee 	bl	80018fc <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	6a3b      	ldr	r3, [r7, #32]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003928:	429a      	cmp	r2, r3
 800392a:	d803      	bhi.n	8003934 <HAL_SPI_TransmitReceive+0x3c2>
 800392c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800392e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003932:	d102      	bne.n	800393a <HAL_SPI_TransmitReceive+0x3c8>
 8003934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003936:	2b00      	cmp	r3, #0
 8003938:	d109      	bne.n	800394e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e02c      	b.n	80039a8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003952:	b29b      	uxth	r3, r3
 8003954:	2b00      	cmp	r3, #0
 8003956:	f47f af55 	bne.w	8003804 <HAL_SPI_TransmitReceive+0x292>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003960:	b29b      	uxth	r3, r3
 8003962:	2b00      	cmp	r3, #0
 8003964:	f47f af4e 	bne.w	8003804 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003968:	6a3a      	ldr	r2, [r7, #32]
 800396a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800396c:	68f8      	ldr	r0, [r7, #12]
 800396e:	f000 fa5d 	bl	8003e2c <SPI_EndRxTxTransaction>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d008      	beq.n	800398a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2220      	movs	r2, #32
 800397c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e00e      	b.n	80039a8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2201      	movs	r2, #1
 800398e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e000      	b.n	80039a8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80039a6:	2300      	movs	r3, #0
  }
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3728      	adds	r7, #40	@ 0x28
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}

080039b0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b088      	sub	sp, #32
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	099b      	lsrs	r3, r3, #6
 80039cc:	f003 0301 	and.w	r3, r3, #1
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d10f      	bne.n	80039f4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00a      	beq.n	80039f4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	099b      	lsrs	r3, r3, #6
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d004      	beq.n	80039f4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	4798      	blx	r3
    return;
 80039f2:	e0d7      	b.n	8003ba4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	085b      	lsrs	r3, r3, #1
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d00a      	beq.n	8003a16 <HAL_SPI_IRQHandler+0x66>
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	09db      	lsrs	r3, r3, #7
 8003a04:	f003 0301 	and.w	r3, r3, #1
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d004      	beq.n	8003a16 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	4798      	blx	r3
    return;
 8003a14:	e0c6      	b.n	8003ba4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	095b      	lsrs	r3, r3, #5
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d10c      	bne.n	8003a3c <HAL_SPI_IRQHandler+0x8c>
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	099b      	lsrs	r3, r3, #6
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d106      	bne.n	8003a3c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003a2e:	69bb      	ldr	r3, [r7, #24]
 8003a30:	0a1b      	lsrs	r3, r3, #8
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	f000 80b4 	beq.w	8003ba4 <HAL_SPI_IRQHandler+0x1f4>
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	095b      	lsrs	r3, r3, #5
 8003a40:	f003 0301 	and.w	r3, r3, #1
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	f000 80ad 	beq.w	8003ba4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	099b      	lsrs	r3, r3, #6
 8003a4e:	f003 0301 	and.w	r3, r3, #1
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d023      	beq.n	8003a9e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b03      	cmp	r3, #3
 8003a60:	d011      	beq.n	8003a86 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a66:	f043 0204 	orr.w	r2, r3, #4
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a6e:	2300      	movs	r3, #0
 8003a70:	617b      	str	r3, [r7, #20]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	617b      	str	r3, [r7, #20]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	617b      	str	r3, [r7, #20]
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	e00b      	b.n	8003a9e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a86:	2300      	movs	r3, #0
 8003a88:	613b      	str	r3, [r7, #16]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	613b      	str	r3, [r7, #16]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	613b      	str	r3, [r7, #16]
 8003a9a:	693b      	ldr	r3, [r7, #16]
        return;
 8003a9c:	e082      	b.n	8003ba4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003a9e:	69bb      	ldr	r3, [r7, #24]
 8003aa0:	095b      	lsrs	r3, r3, #5
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d014      	beq.n	8003ad4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aae:	f043 0201 	orr.w	r2, r3, #1
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	60fb      	str	r3, [r7, #12]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	60fb      	str	r3, [r7, #12]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ad0:	601a      	str	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	0a1b      	lsrs	r3, r3, #8
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d00c      	beq.n	8003afa <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ae4:	f043 0208 	orr.w	r2, r3, #8
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003aec:	2300      	movs	r3, #0
 8003aee:	60bb      	str	r3, [r7, #8]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	60bb      	str	r3, [r7, #8]
 8003af8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d04f      	beq.n	8003ba2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003b10:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2201      	movs	r2, #1
 8003b16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	f003 0302 	and.w	r3, r3, #2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d104      	bne.n	8003b2e <HAL_SPI_IRQHandler+0x17e>
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	f003 0301 	and.w	r3, r3, #1
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d034      	beq.n	8003b98 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	685a      	ldr	r2, [r3, #4]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f022 0203 	bic.w	r2, r2, #3
 8003b3c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d011      	beq.n	8003b6a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b4a:	4a18      	ldr	r2, [pc, #96]	@ (8003bac <HAL_SPI_IRQHandler+0x1fc>)
 8003b4c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7fe f8ef 	bl	8001d36 <HAL_DMA_Abort_IT>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d005      	beq.n	8003b6a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b62:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d016      	beq.n	8003ba0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b76:	4a0d      	ldr	r2, [pc, #52]	@ (8003bac <HAL_SPI_IRQHandler+0x1fc>)
 8003b78:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7fe f8d9 	bl	8001d36 <HAL_DMA_Abort_IT>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00a      	beq.n	8003ba0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b8e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8003b96:	e003      	b.n	8003ba0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f000 f809 	bl	8003bb0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003b9e:	e000      	b.n	8003ba2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003ba0:	bf00      	nop
    return;
 8003ba2:	bf00      	nop
  }
}
 8003ba4:	3720      	adds	r7, #32
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	08003bc5 	.word	0x08003bc5

08003bb0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b083      	sub	sp, #12
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003bb8:	bf00      	nop
 8003bba:	370c      	adds	r7, #12
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr

08003bc4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bd0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f7ff ffe5 	bl	8003bb0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003be6:	bf00      	nop
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
	...

08003bf0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b088      	sub	sp, #32
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	60b9      	str	r1, [r7, #8]
 8003bfa:	603b      	str	r3, [r7, #0]
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c00:	f7fd fe7c 	bl	80018fc <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c08:	1a9b      	subs	r3, r3, r2
 8003c0a:	683a      	ldr	r2, [r7, #0]
 8003c0c:	4413      	add	r3, r2
 8003c0e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c10:	f7fd fe74 	bl	80018fc <HAL_GetTick>
 8003c14:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c16:	4b39      	ldr	r3, [pc, #228]	@ (8003cfc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	015b      	lsls	r3, r3, #5
 8003c1c:	0d1b      	lsrs	r3, r3, #20
 8003c1e:	69fa      	ldr	r2, [r7, #28]
 8003c20:	fb02 f303 	mul.w	r3, r2, r3
 8003c24:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c26:	e054      	b.n	8003cd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c2e:	d050      	beq.n	8003cd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c30:	f7fd fe64 	bl	80018fc <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	69fa      	ldr	r2, [r7, #28]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d902      	bls.n	8003c46 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d13d      	bne.n	8003cc2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	685a      	ldr	r2, [r3, #4]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003c54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c5e:	d111      	bne.n	8003c84 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c68:	d004      	beq.n	8003c74 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c72:	d107      	bne.n	8003c84 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c8c:	d10f      	bne.n	8003cae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c9c:	601a      	str	r2, [r3, #0]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003cac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e017      	b.n	8003cf2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d101      	bne.n	8003ccc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	3b01      	subs	r3, #1
 8003cd0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689a      	ldr	r2, [r3, #8]
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	4013      	ands	r3, r2
 8003cdc:	68ba      	ldr	r2, [r7, #8]
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	bf0c      	ite	eq
 8003ce2:	2301      	moveq	r3, #1
 8003ce4:	2300      	movne	r3, #0
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	461a      	mov	r2, r3
 8003cea:	79fb      	ldrb	r3, [r7, #7]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d19b      	bne.n	8003c28 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003cf0:	2300      	movs	r3, #0
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3720      	adds	r7, #32
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	20000014 	.word	0x20000014

08003d00 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b08a      	sub	sp, #40	@ 0x28
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	60b9      	str	r1, [r7, #8]
 8003d0a:	607a      	str	r2, [r7, #4]
 8003d0c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003d12:	f7fd fdf3 	bl	80018fc <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d1a:	1a9b      	subs	r3, r3, r2
 8003d1c:	683a      	ldr	r2, [r7, #0]
 8003d1e:	4413      	add	r3, r2
 8003d20:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003d22:	f7fd fdeb 	bl	80018fc <HAL_GetTick>
 8003d26:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	330c      	adds	r3, #12
 8003d2e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003d30:	4b3d      	ldr	r3, [pc, #244]	@ (8003e28 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	4613      	mov	r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	4413      	add	r3, r2
 8003d3a:	00da      	lsls	r2, r3, #3
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	0d1b      	lsrs	r3, r3, #20
 8003d40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d42:	fb02 f303 	mul.w	r3, r2, r3
 8003d46:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003d48:	e060      	b.n	8003e0c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003d50:	d107      	bne.n	8003d62 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d104      	bne.n	8003d62 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003d60:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d68:	d050      	beq.n	8003e0c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d6a:	f7fd fdc7 	bl	80018fc <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	6a3b      	ldr	r3, [r7, #32]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d902      	bls.n	8003d80 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d13d      	bne.n	8003dfc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	685a      	ldr	r2, [r3, #4]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003d8e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d98:	d111      	bne.n	8003dbe <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003da2:	d004      	beq.n	8003dae <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dac:	d107      	bne.n	8003dbe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dbc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003dc6:	d10f      	bne.n	8003de8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003dd6:	601a      	str	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003de6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e010      	b.n	8003e1e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d101      	bne.n	8003e06 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003e02:	2300      	movs	r3, #0
 8003e04:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	689a      	ldr	r2, [r3, #8]
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	4013      	ands	r3, r2
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d196      	bne.n	8003d4a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3728      	adds	r7, #40	@ 0x28
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	20000014 	.word	0x20000014

08003e2c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b086      	sub	sp, #24
 8003e30:	af02      	add	r7, sp, #8
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	60b9      	str	r1, [r7, #8]
 8003e36:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	9300      	str	r3, [sp, #0]
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	f7ff ff5b 	bl	8003d00 <SPI_WaitFifoStateUntilTimeout>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d007      	beq.n	8003e60 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e54:	f043 0220 	orr.w	r2, r3, #32
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e027      	b.n	8003eb0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	9300      	str	r3, [sp, #0]
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	2200      	movs	r2, #0
 8003e68:	2180      	movs	r1, #128	@ 0x80
 8003e6a:	68f8      	ldr	r0, [r7, #12]
 8003e6c:	f7ff fec0 	bl	8003bf0 <SPI_WaitFlagStateUntilTimeout>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d007      	beq.n	8003e86 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e7a:	f043 0220 	orr.w	r2, r3, #32
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	e014      	b.n	8003eb0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	9300      	str	r3, [sp, #0]
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003e92:	68f8      	ldr	r0, [r7, #12]
 8003e94:	f7ff ff34 	bl	8003d00 <SPI_WaitFifoStateUntilTimeout>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d007      	beq.n	8003eae <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ea2:	f043 0220 	orr.w	r2, r3, #32
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e000      	b.n	8003eb0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3710      	adds	r7, #16
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d101      	bne.n	8003eca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e049      	b.n	8003f5e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d106      	bne.n	8003ee4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f7fd fb0c 	bl	80014fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2202      	movs	r2, #2
 8003ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	3304      	adds	r3, #4
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	4610      	mov	r0, r2
 8003ef8:	f000 fb3c 	bl	8004574 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
	...

08003f68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b085      	sub	sp, #20
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d001      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e054      	b.n	800402a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68da      	ldr	r2, [r3, #12]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f042 0201 	orr.w	r2, r2, #1
 8003f96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a26      	ldr	r2, [pc, #152]	@ (8004038 <HAL_TIM_Base_Start_IT+0xd0>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d022      	beq.n	8003fe8 <HAL_TIM_Base_Start_IT+0x80>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003faa:	d01d      	beq.n	8003fe8 <HAL_TIM_Base_Start_IT+0x80>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a22      	ldr	r2, [pc, #136]	@ (800403c <HAL_TIM_Base_Start_IT+0xd4>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d018      	beq.n	8003fe8 <HAL_TIM_Base_Start_IT+0x80>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a21      	ldr	r2, [pc, #132]	@ (8004040 <HAL_TIM_Base_Start_IT+0xd8>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d013      	beq.n	8003fe8 <HAL_TIM_Base_Start_IT+0x80>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a1f      	ldr	r2, [pc, #124]	@ (8004044 <HAL_TIM_Base_Start_IT+0xdc>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d00e      	beq.n	8003fe8 <HAL_TIM_Base_Start_IT+0x80>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a1e      	ldr	r2, [pc, #120]	@ (8004048 <HAL_TIM_Base_Start_IT+0xe0>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d009      	beq.n	8003fe8 <HAL_TIM_Base_Start_IT+0x80>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a1c      	ldr	r2, [pc, #112]	@ (800404c <HAL_TIM_Base_Start_IT+0xe4>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d004      	beq.n	8003fe8 <HAL_TIM_Base_Start_IT+0x80>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a1b      	ldr	r2, [pc, #108]	@ (8004050 <HAL_TIM_Base_Start_IT+0xe8>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d115      	bne.n	8004014 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	689a      	ldr	r2, [r3, #8]
 8003fee:	4b19      	ldr	r3, [pc, #100]	@ (8004054 <HAL_TIM_Base_Start_IT+0xec>)
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2b06      	cmp	r3, #6
 8003ff8:	d015      	beq.n	8004026 <HAL_TIM_Base_Start_IT+0xbe>
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004000:	d011      	beq.n	8004026 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f042 0201 	orr.w	r2, r2, #1
 8004010:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004012:	e008      	b.n	8004026 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f042 0201 	orr.w	r2, r2, #1
 8004022:	601a      	str	r2, [r3, #0]
 8004024:	e000      	b.n	8004028 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004026:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004028:	2300      	movs	r3, #0
}
 800402a:	4618      	mov	r0, r3
 800402c:	3714      	adds	r7, #20
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr
 8004036:	bf00      	nop
 8004038:	40012c00 	.word	0x40012c00
 800403c:	40000400 	.word	0x40000400
 8004040:	40000800 	.word	0x40000800
 8004044:	40000c00 	.word	0x40000c00
 8004048:	40013400 	.word	0x40013400
 800404c:	40014000 	.word	0x40014000
 8004050:	40015000 	.word	0x40015000
 8004054:	00010007 	.word	0x00010007

08004058 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	f003 0302 	and.w	r3, r3, #2
 8004076:	2b00      	cmp	r3, #0
 8004078:	d020      	beq.n	80040bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f003 0302 	and.w	r3, r3, #2
 8004080:	2b00      	cmp	r3, #0
 8004082:	d01b      	beq.n	80040bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f06f 0202 	mvn.w	r2, #2
 800408c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2201      	movs	r2, #1
 8004092:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	f003 0303 	and.w	r3, r3, #3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d003      	beq.n	80040aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 fa48 	bl	8004538 <HAL_TIM_IC_CaptureCallback>
 80040a8:	e005      	b.n	80040b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 fa3a 	bl	8004524 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f000 fa4b 	bl	800454c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	f003 0304 	and.w	r3, r3, #4
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d020      	beq.n	8004108 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f003 0304 	and.w	r3, r3, #4
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d01b      	beq.n	8004108 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f06f 0204 	mvn.w	r2, #4
 80040d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2202      	movs	r2, #2
 80040de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	699b      	ldr	r3, [r3, #24]
 80040e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d003      	beq.n	80040f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f000 fa22 	bl	8004538 <HAL_TIM_IC_CaptureCallback>
 80040f4:	e005      	b.n	8004102 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 fa14 	bl	8004524 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f000 fa25 	bl	800454c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	f003 0308 	and.w	r3, r3, #8
 800410e:	2b00      	cmp	r3, #0
 8004110:	d020      	beq.n	8004154 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f003 0308 	and.w	r3, r3, #8
 8004118:	2b00      	cmp	r3, #0
 800411a:	d01b      	beq.n	8004154 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f06f 0208 	mvn.w	r2, #8
 8004124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2204      	movs	r2, #4
 800412a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	69db      	ldr	r3, [r3, #28]
 8004132:	f003 0303 	and.w	r3, r3, #3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d003      	beq.n	8004142 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 f9fc 	bl	8004538 <HAL_TIM_IC_CaptureCallback>
 8004140:	e005      	b.n	800414e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f000 f9ee 	bl	8004524 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f000 f9ff 	bl	800454c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	f003 0310 	and.w	r3, r3, #16
 800415a:	2b00      	cmp	r3, #0
 800415c:	d020      	beq.n	80041a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f003 0310 	and.w	r3, r3, #16
 8004164:	2b00      	cmp	r3, #0
 8004166:	d01b      	beq.n	80041a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f06f 0210 	mvn.w	r2, #16
 8004170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2208      	movs	r2, #8
 8004176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	69db      	ldr	r3, [r3, #28]
 800417e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 f9d6 	bl	8004538 <HAL_TIM_IC_CaptureCallback>
 800418c:	e005      	b.n	800419a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 f9c8 	bl	8004524 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f000 f9d9 	bl	800454c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	f003 0301 	and.w	r3, r3, #1
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d00c      	beq.n	80041c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f003 0301 	and.w	r3, r3, #1
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d007      	beq.n	80041c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f06f 0201 	mvn.w	r2, #1
 80041bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f7fd f87c 	bl	80012bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d104      	bne.n	80041d8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d00c      	beq.n	80041f2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d007      	beq.n	80041f2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80041ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f000 fbb1 	bl	8004954 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d00c      	beq.n	8004216 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004202:	2b00      	cmp	r3, #0
 8004204:	d007      	beq.n	8004216 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800420e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f000 fba9 	bl	8004968 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800421c:	2b00      	cmp	r3, #0
 800421e:	d00c      	beq.n	800423a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004226:	2b00      	cmp	r3, #0
 8004228:	d007      	beq.n	800423a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004232:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f000 f993 	bl	8004560 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	f003 0320 	and.w	r3, r3, #32
 8004240:	2b00      	cmp	r3, #0
 8004242:	d00c      	beq.n	800425e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f003 0320 	and.w	r3, r3, #32
 800424a:	2b00      	cmp	r3, #0
 800424c:	d007      	beq.n	800425e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f06f 0220 	mvn.w	r2, #32
 8004256:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f000 fb71 	bl	8004940 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d00c      	beq.n	8004282 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d007      	beq.n	8004282 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800427a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 fb7d 	bl	800497c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00c      	beq.n	80042a6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d007      	beq.n	80042a6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800429e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f000 fb75 	bl	8004990 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d00c      	beq.n	80042ca <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d007      	beq.n	80042ca <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80042c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f000 fb6d 	bl	80049a4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00c      	beq.n	80042ee <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d007      	beq.n	80042ee <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80042e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f000 fb65 	bl	80049b8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042ee:	bf00      	nop
 80042f0:	3710      	adds	r7, #16
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
	...

080042f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004302:	2300      	movs	r3, #0
 8004304:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800430c:	2b01      	cmp	r3, #1
 800430e:	d101      	bne.n	8004314 <HAL_TIM_ConfigClockSource+0x1c>
 8004310:	2302      	movs	r3, #2
 8004312:	e0f6      	b.n	8004502 <HAL_TIM_ConfigClockSource+0x20a>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2202      	movs	r2, #2
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004332:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004336:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800433e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	68ba      	ldr	r2, [r7, #8]
 8004346:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a6f      	ldr	r2, [pc, #444]	@ (800450c <HAL_TIM_ConfigClockSource+0x214>)
 800434e:	4293      	cmp	r3, r2
 8004350:	f000 80c1 	beq.w	80044d6 <HAL_TIM_ConfigClockSource+0x1de>
 8004354:	4a6d      	ldr	r2, [pc, #436]	@ (800450c <HAL_TIM_ConfigClockSource+0x214>)
 8004356:	4293      	cmp	r3, r2
 8004358:	f200 80c6 	bhi.w	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800435c:	4a6c      	ldr	r2, [pc, #432]	@ (8004510 <HAL_TIM_ConfigClockSource+0x218>)
 800435e:	4293      	cmp	r3, r2
 8004360:	f000 80b9 	beq.w	80044d6 <HAL_TIM_ConfigClockSource+0x1de>
 8004364:	4a6a      	ldr	r2, [pc, #424]	@ (8004510 <HAL_TIM_ConfigClockSource+0x218>)
 8004366:	4293      	cmp	r3, r2
 8004368:	f200 80be 	bhi.w	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800436c:	4a69      	ldr	r2, [pc, #420]	@ (8004514 <HAL_TIM_ConfigClockSource+0x21c>)
 800436e:	4293      	cmp	r3, r2
 8004370:	f000 80b1 	beq.w	80044d6 <HAL_TIM_ConfigClockSource+0x1de>
 8004374:	4a67      	ldr	r2, [pc, #412]	@ (8004514 <HAL_TIM_ConfigClockSource+0x21c>)
 8004376:	4293      	cmp	r3, r2
 8004378:	f200 80b6 	bhi.w	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800437c:	4a66      	ldr	r2, [pc, #408]	@ (8004518 <HAL_TIM_ConfigClockSource+0x220>)
 800437e:	4293      	cmp	r3, r2
 8004380:	f000 80a9 	beq.w	80044d6 <HAL_TIM_ConfigClockSource+0x1de>
 8004384:	4a64      	ldr	r2, [pc, #400]	@ (8004518 <HAL_TIM_ConfigClockSource+0x220>)
 8004386:	4293      	cmp	r3, r2
 8004388:	f200 80ae 	bhi.w	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800438c:	4a63      	ldr	r2, [pc, #396]	@ (800451c <HAL_TIM_ConfigClockSource+0x224>)
 800438e:	4293      	cmp	r3, r2
 8004390:	f000 80a1 	beq.w	80044d6 <HAL_TIM_ConfigClockSource+0x1de>
 8004394:	4a61      	ldr	r2, [pc, #388]	@ (800451c <HAL_TIM_ConfigClockSource+0x224>)
 8004396:	4293      	cmp	r3, r2
 8004398:	f200 80a6 	bhi.w	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800439c:	4a60      	ldr	r2, [pc, #384]	@ (8004520 <HAL_TIM_ConfigClockSource+0x228>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	f000 8099 	beq.w	80044d6 <HAL_TIM_ConfigClockSource+0x1de>
 80043a4:	4a5e      	ldr	r2, [pc, #376]	@ (8004520 <HAL_TIM_ConfigClockSource+0x228>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	f200 809e 	bhi.w	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80043ac:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80043b0:	f000 8091 	beq.w	80044d6 <HAL_TIM_ConfigClockSource+0x1de>
 80043b4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80043b8:	f200 8096 	bhi.w	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80043bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043c0:	f000 8089 	beq.w	80044d6 <HAL_TIM_ConfigClockSource+0x1de>
 80043c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043c8:	f200 808e 	bhi.w	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80043cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043d0:	d03e      	beq.n	8004450 <HAL_TIM_ConfigClockSource+0x158>
 80043d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043d6:	f200 8087 	bhi.w	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80043da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043de:	f000 8086 	beq.w	80044ee <HAL_TIM_ConfigClockSource+0x1f6>
 80043e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043e6:	d87f      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80043e8:	2b70      	cmp	r3, #112	@ 0x70
 80043ea:	d01a      	beq.n	8004422 <HAL_TIM_ConfigClockSource+0x12a>
 80043ec:	2b70      	cmp	r3, #112	@ 0x70
 80043ee:	d87b      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80043f0:	2b60      	cmp	r3, #96	@ 0x60
 80043f2:	d050      	beq.n	8004496 <HAL_TIM_ConfigClockSource+0x19e>
 80043f4:	2b60      	cmp	r3, #96	@ 0x60
 80043f6:	d877      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80043f8:	2b50      	cmp	r3, #80	@ 0x50
 80043fa:	d03c      	beq.n	8004476 <HAL_TIM_ConfigClockSource+0x17e>
 80043fc:	2b50      	cmp	r3, #80	@ 0x50
 80043fe:	d873      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8004400:	2b40      	cmp	r3, #64	@ 0x40
 8004402:	d058      	beq.n	80044b6 <HAL_TIM_ConfigClockSource+0x1be>
 8004404:	2b40      	cmp	r3, #64	@ 0x40
 8004406:	d86f      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8004408:	2b30      	cmp	r3, #48	@ 0x30
 800440a:	d064      	beq.n	80044d6 <HAL_TIM_ConfigClockSource+0x1de>
 800440c:	2b30      	cmp	r3, #48	@ 0x30
 800440e:	d86b      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8004410:	2b20      	cmp	r3, #32
 8004412:	d060      	beq.n	80044d6 <HAL_TIM_ConfigClockSource+0x1de>
 8004414:	2b20      	cmp	r3, #32
 8004416:	d867      	bhi.n	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8004418:	2b00      	cmp	r3, #0
 800441a:	d05c      	beq.n	80044d6 <HAL_TIM_ConfigClockSource+0x1de>
 800441c:	2b10      	cmp	r3, #16
 800441e:	d05a      	beq.n	80044d6 <HAL_TIM_ConfigClockSource+0x1de>
 8004420:	e062      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004432:	f000 f9cf 	bl	80047d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004444:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68ba      	ldr	r2, [r7, #8]
 800444c:	609a      	str	r2, [r3, #8]
      break;
 800444e:	e04f      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004460:	f000 f9b8 	bl	80047d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	689a      	ldr	r2, [r3, #8]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004472:	609a      	str	r2, [r3, #8]
      break;
 8004474:	e03c      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004482:	461a      	mov	r2, r3
 8004484:	f000 f92a 	bl	80046dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2150      	movs	r1, #80	@ 0x50
 800448e:	4618      	mov	r0, r3
 8004490:	f000 f983 	bl	800479a <TIM_ITRx_SetConfig>
      break;
 8004494:	e02c      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044a2:	461a      	mov	r2, r3
 80044a4:	f000 f949 	bl	800473a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2160      	movs	r1, #96	@ 0x60
 80044ae:	4618      	mov	r0, r3
 80044b0:	f000 f973 	bl	800479a <TIM_ITRx_SetConfig>
      break;
 80044b4:	e01c      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044c2:	461a      	mov	r2, r3
 80044c4:	f000 f90a 	bl	80046dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	2140      	movs	r1, #64	@ 0x40
 80044ce:	4618      	mov	r0, r3
 80044d0:	f000 f963 	bl	800479a <TIM_ITRx_SetConfig>
      break;
 80044d4:	e00c      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4619      	mov	r1, r3
 80044e0:	4610      	mov	r0, r2
 80044e2:	f000 f95a 	bl	800479a <TIM_ITRx_SetConfig>
      break;
 80044e6:	e003      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	73fb      	strb	r3, [r7, #15]
      break;
 80044ec:	e000      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80044ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004500:	7bfb      	ldrb	r3, [r7, #15]
}
 8004502:	4618      	mov	r0, r3
 8004504:	3710      	adds	r7, #16
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
 800450a:	bf00      	nop
 800450c:	00100070 	.word	0x00100070
 8004510:	00100060 	.word	0x00100060
 8004514:	00100050 	.word	0x00100050
 8004518:	00100040 	.word	0x00100040
 800451c:	00100030 	.word	0x00100030
 8004520:	00100020 	.word	0x00100020

08004524 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800452c:	bf00      	nop
 800452e:	370c      	adds	r7, #12
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004554:	bf00      	nop
 8004556:	370c      	adds	r7, #12
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr

08004560 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004568:	bf00      	nop
 800456a:	370c      	adds	r7, #12
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	4a4c      	ldr	r2, [pc, #304]	@ (80046b8 <TIM_Base_SetConfig+0x144>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d017      	beq.n	80045bc <TIM_Base_SetConfig+0x48>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004592:	d013      	beq.n	80045bc <TIM_Base_SetConfig+0x48>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a49      	ldr	r2, [pc, #292]	@ (80046bc <TIM_Base_SetConfig+0x148>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d00f      	beq.n	80045bc <TIM_Base_SetConfig+0x48>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a48      	ldr	r2, [pc, #288]	@ (80046c0 <TIM_Base_SetConfig+0x14c>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d00b      	beq.n	80045bc <TIM_Base_SetConfig+0x48>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a47      	ldr	r2, [pc, #284]	@ (80046c4 <TIM_Base_SetConfig+0x150>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d007      	beq.n	80045bc <TIM_Base_SetConfig+0x48>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	4a46      	ldr	r2, [pc, #280]	@ (80046c8 <TIM_Base_SetConfig+0x154>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d003      	beq.n	80045bc <TIM_Base_SetConfig+0x48>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	4a45      	ldr	r2, [pc, #276]	@ (80046cc <TIM_Base_SetConfig+0x158>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d108      	bne.n	80045ce <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	68fa      	ldr	r2, [r7, #12]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a39      	ldr	r2, [pc, #228]	@ (80046b8 <TIM_Base_SetConfig+0x144>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d023      	beq.n	800461e <TIM_Base_SetConfig+0xaa>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045dc:	d01f      	beq.n	800461e <TIM_Base_SetConfig+0xaa>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a36      	ldr	r2, [pc, #216]	@ (80046bc <TIM_Base_SetConfig+0x148>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d01b      	beq.n	800461e <TIM_Base_SetConfig+0xaa>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a35      	ldr	r2, [pc, #212]	@ (80046c0 <TIM_Base_SetConfig+0x14c>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d017      	beq.n	800461e <TIM_Base_SetConfig+0xaa>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a34      	ldr	r2, [pc, #208]	@ (80046c4 <TIM_Base_SetConfig+0x150>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d013      	beq.n	800461e <TIM_Base_SetConfig+0xaa>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a33      	ldr	r2, [pc, #204]	@ (80046c8 <TIM_Base_SetConfig+0x154>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d00f      	beq.n	800461e <TIM_Base_SetConfig+0xaa>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a33      	ldr	r2, [pc, #204]	@ (80046d0 <TIM_Base_SetConfig+0x15c>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d00b      	beq.n	800461e <TIM_Base_SetConfig+0xaa>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a32      	ldr	r2, [pc, #200]	@ (80046d4 <TIM_Base_SetConfig+0x160>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d007      	beq.n	800461e <TIM_Base_SetConfig+0xaa>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a31      	ldr	r2, [pc, #196]	@ (80046d8 <TIM_Base_SetConfig+0x164>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d003      	beq.n	800461e <TIM_Base_SetConfig+0xaa>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a2c      	ldr	r2, [pc, #176]	@ (80046cc <TIM_Base_SetConfig+0x158>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d108      	bne.n	8004630 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004624:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	68fa      	ldr	r2, [r7, #12]
 800462c:	4313      	orrs	r3, r2
 800462e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	4313      	orrs	r3, r2
 800463c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	68fa      	ldr	r2, [r7, #12]
 8004642:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	689a      	ldr	r2, [r3, #8]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4a18      	ldr	r2, [pc, #96]	@ (80046b8 <TIM_Base_SetConfig+0x144>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d013      	beq.n	8004684 <TIM_Base_SetConfig+0x110>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4a1a      	ldr	r2, [pc, #104]	@ (80046c8 <TIM_Base_SetConfig+0x154>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d00f      	beq.n	8004684 <TIM_Base_SetConfig+0x110>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a1a      	ldr	r2, [pc, #104]	@ (80046d0 <TIM_Base_SetConfig+0x15c>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d00b      	beq.n	8004684 <TIM_Base_SetConfig+0x110>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a19      	ldr	r2, [pc, #100]	@ (80046d4 <TIM_Base_SetConfig+0x160>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d007      	beq.n	8004684 <TIM_Base_SetConfig+0x110>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a18      	ldr	r2, [pc, #96]	@ (80046d8 <TIM_Base_SetConfig+0x164>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d003      	beq.n	8004684 <TIM_Base_SetConfig+0x110>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4a13      	ldr	r2, [pc, #76]	@ (80046cc <TIM_Base_SetConfig+0x158>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d103      	bne.n	800468c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	691a      	ldr	r2, [r3, #16]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	f003 0301 	and.w	r3, r3, #1
 800469a:	2b01      	cmp	r3, #1
 800469c:	d105      	bne.n	80046aa <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	f023 0201 	bic.w	r2, r3, #1
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	611a      	str	r2, [r3, #16]
  }
}
 80046aa:	bf00      	nop
 80046ac:	3714      	adds	r7, #20
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	40012c00 	.word	0x40012c00
 80046bc:	40000400 	.word	0x40000400
 80046c0:	40000800 	.word	0x40000800
 80046c4:	40000c00 	.word	0x40000c00
 80046c8:	40013400 	.word	0x40013400
 80046cc:	40015000 	.word	0x40015000
 80046d0:	40014000 	.word	0x40014000
 80046d4:	40014400 	.word	0x40014400
 80046d8:	40014800 	.word	0x40014800

080046dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046dc:	b480      	push	{r7}
 80046de:	b087      	sub	sp, #28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6a1b      	ldr	r3, [r3, #32]
 80046ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6a1b      	ldr	r3, [r3, #32]
 80046f2:	f023 0201 	bic.w	r2, r3, #1
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004706:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	011b      	lsls	r3, r3, #4
 800470c:	693a      	ldr	r2, [r7, #16]
 800470e:	4313      	orrs	r3, r2
 8004710:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	f023 030a 	bic.w	r3, r3, #10
 8004718:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800471a:	697a      	ldr	r2, [r7, #20]
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	4313      	orrs	r3, r2
 8004720:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	693a      	ldr	r2, [r7, #16]
 8004726:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	697a      	ldr	r2, [r7, #20]
 800472c:	621a      	str	r2, [r3, #32]
}
 800472e:	bf00      	nop
 8004730:	371c      	adds	r7, #28
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr

0800473a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800473a:	b480      	push	{r7}
 800473c:	b087      	sub	sp, #28
 800473e:	af00      	add	r7, sp, #0
 8004740:	60f8      	str	r0, [r7, #12]
 8004742:	60b9      	str	r1, [r7, #8]
 8004744:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6a1b      	ldr	r3, [r3, #32]
 8004750:	f023 0210 	bic.w	r2, r3, #16
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	699b      	ldr	r3, [r3, #24]
 800475c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004764:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	031b      	lsls	r3, r3, #12
 800476a:	693a      	ldr	r2, [r7, #16]
 800476c:	4313      	orrs	r3, r2
 800476e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004776:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	011b      	lsls	r3, r3, #4
 800477c:	697a      	ldr	r2, [r7, #20]
 800477e:	4313      	orrs	r3, r2
 8004780:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	693a      	ldr	r2, [r7, #16]
 8004786:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	621a      	str	r2, [r3, #32]
}
 800478e:	bf00      	nop
 8004790:	371c      	adds	r7, #28
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr

0800479a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800479a:	b480      	push	{r7}
 800479c:	b085      	sub	sp, #20
 800479e:	af00      	add	r7, sp, #0
 80047a0:	6078      	str	r0, [r7, #4]
 80047a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80047b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047b6:	683a      	ldr	r2, [r7, #0]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	f043 0307 	orr.w	r3, r3, #7
 80047c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	68fa      	ldr	r2, [r7, #12]
 80047c6:	609a      	str	r2, [r3, #8]
}
 80047c8:	bf00      	nop
 80047ca:	3714      	adds	r7, #20
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b087      	sub	sp, #28
 80047d8:	af00      	add	r7, sp, #0
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	60b9      	str	r1, [r7, #8]
 80047de:	607a      	str	r2, [r7, #4]
 80047e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	021a      	lsls	r2, r3, #8
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	431a      	orrs	r2, r3
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	4313      	orrs	r3, r2
 8004800:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	697a      	ldr	r2, [r7, #20]
 8004806:	609a      	str	r2, [r3, #8]
}
 8004808:	bf00      	nop
 800480a:	371c      	adds	r7, #28
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr

08004814 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004814:	b480      	push	{r7}
 8004816:	b085      	sub	sp, #20
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004824:	2b01      	cmp	r3, #1
 8004826:	d101      	bne.n	800482c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004828:	2302      	movs	r3, #2
 800482a:	e074      	b.n	8004916 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2202      	movs	r2, #2
 8004838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a34      	ldr	r2, [pc, #208]	@ (8004924 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d009      	beq.n	800486a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a33      	ldr	r2, [pc, #204]	@ (8004928 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d004      	beq.n	800486a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a31      	ldr	r2, [pc, #196]	@ (800492c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d108      	bne.n	800487c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004870:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	4313      	orrs	r3, r2
 800487a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004886:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68fa      	ldr	r2, [r7, #12]
 800488e:	4313      	orrs	r3, r2
 8004890:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	68fa      	ldr	r2, [r7, #12]
 8004898:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a21      	ldr	r2, [pc, #132]	@ (8004924 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d022      	beq.n	80048ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ac:	d01d      	beq.n	80048ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a1f      	ldr	r2, [pc, #124]	@ (8004930 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d018      	beq.n	80048ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a1d      	ldr	r2, [pc, #116]	@ (8004934 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d013      	beq.n	80048ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a1c      	ldr	r2, [pc, #112]	@ (8004938 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d00e      	beq.n	80048ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a15      	ldr	r2, [pc, #84]	@ (8004928 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d009      	beq.n	80048ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a18      	ldr	r2, [pc, #96]	@ (800493c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d004      	beq.n	80048ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a11      	ldr	r2, [pc, #68]	@ (800492c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d10c      	bne.n	8004904 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	68ba      	ldr	r2, [r7, #8]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004914:	2300      	movs	r3, #0
}
 8004916:	4618      	mov	r0, r3
 8004918:	3714      	adds	r7, #20
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr
 8004922:	bf00      	nop
 8004924:	40012c00 	.word	0x40012c00
 8004928:	40013400 	.word	0x40013400
 800492c:	40015000 	.word	0x40015000
 8004930:	40000400 	.word	0x40000400
 8004934:	40000800 	.word	0x40000800
 8004938:	40000c00 	.word	0x40000c00
 800493c:	40014000 	.word	0x40014000

08004940 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004948:	bf00      	nop
 800494a:	370c      	adds	r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr

08004954 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800495c:	bf00      	nop
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004984:	bf00      	nop
 8004986:	370c      	adds	r7, #12
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004998:	bf00      	nop
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr

080049a4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80049ac:	bf00      	nop
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr

080049b8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e042      	b.n	8004a64 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d106      	bne.n	80049f6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f7fc fda7 	bl	8001544 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2224      	movs	r2, #36	@ 0x24
 80049fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f022 0201 	bic.w	r2, r2, #1
 8004a0c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d002      	beq.n	8004a1c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 fff0 	bl	80059fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f000 fcf1 	bl	8005404 <UART_SetConfig>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d101      	bne.n	8004a2c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e01b      	b.n	8004a64 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	685a      	ldr	r2, [r3, #4]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	689a      	ldr	r2, [r3, #8]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f042 0201 	orr.w	r2, r2, #1
 8004a5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f001 f86f 	bl	8005b40 <UART_CheckIdleState>
 8004a62:	4603      	mov	r3, r0
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3708      	adds	r7, #8
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b08a      	sub	sp, #40	@ 0x28
 8004a70:	af02      	add	r7, sp, #8
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	603b      	str	r3, [r7, #0]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a82:	2b20      	cmp	r3, #32
 8004a84:	d17b      	bne.n	8004b7e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d002      	beq.n	8004a92 <HAL_UART_Transmit+0x26>
 8004a8c:	88fb      	ldrh	r3, [r7, #6]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d101      	bne.n	8004a96 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e074      	b.n	8004b80 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2221      	movs	r2, #33	@ 0x21
 8004aa2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004aa6:	f7fc ff29 	bl	80018fc <HAL_GetTick>
 8004aaa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	88fa      	ldrh	r2, [r7, #6]
 8004ab0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	88fa      	ldrh	r2, [r7, #6]
 8004ab8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ac4:	d108      	bne.n	8004ad8 <HAL_UART_Transmit+0x6c>
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d104      	bne.n	8004ad8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	61bb      	str	r3, [r7, #24]
 8004ad6:	e003      	b.n	8004ae0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004adc:	2300      	movs	r3, #0
 8004ade:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ae0:	e030      	b.n	8004b44 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	9300      	str	r3, [sp, #0]
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	2180      	movs	r1, #128	@ 0x80
 8004aec:	68f8      	ldr	r0, [r7, #12]
 8004aee:	f001 f8d1 	bl	8005c94 <UART_WaitOnFlagUntilTimeout>
 8004af2:	4603      	mov	r3, r0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d005      	beq.n	8004b04 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2220      	movs	r2, #32
 8004afc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e03d      	b.n	8004b80 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004b04:	69fb      	ldr	r3, [r7, #28]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d10b      	bne.n	8004b22 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b0a:	69bb      	ldr	r3, [r7, #24]
 8004b0c:	881b      	ldrh	r3, [r3, #0]
 8004b0e:	461a      	mov	r2, r3
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b18:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	3302      	adds	r3, #2
 8004b1e:	61bb      	str	r3, [r7, #24]
 8004b20:	e007      	b.n	8004b32 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	781a      	ldrb	r2, [r3, #0]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	3301      	adds	r3, #1
 8004b30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	3b01      	subs	r3, #1
 8004b3c:	b29a      	uxth	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1c8      	bne.n	8004ae2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	9300      	str	r3, [sp, #0]
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	2200      	movs	r2, #0
 8004b58:	2140      	movs	r1, #64	@ 0x40
 8004b5a:	68f8      	ldr	r0, [r7, #12]
 8004b5c:	f001 f89a 	bl	8005c94 <UART_WaitOnFlagUntilTimeout>
 8004b60:	4603      	mov	r3, r0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d005      	beq.n	8004b72 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2220      	movs	r2, #32
 8004b6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e006      	b.n	8004b80 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2220      	movs	r2, #32
 8004b76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	e000      	b.n	8004b80 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004b7e:	2302      	movs	r3, #2
  }
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3720      	adds	r7, #32
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}

08004b88 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b08a      	sub	sp, #40	@ 0x28
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	60b9      	str	r1, [r7, #8]
 8004b92:	4613      	mov	r3, r2
 8004b94:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b9c:	2b20      	cmp	r3, #32
 8004b9e:	d137      	bne.n	8004c10 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d002      	beq.n	8004bac <HAL_UART_Receive_IT+0x24>
 8004ba6:	88fb      	ldrh	r3, [r7, #6]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d101      	bne.n	8004bb0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e030      	b.n	8004c12 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a18      	ldr	r2, [pc, #96]	@ (8004c1c <HAL_UART_Receive_IT+0x94>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d01f      	beq.n	8004c00 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d018      	beq.n	8004c00 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	e853 3f00 	ldrex	r3, [r3]
 8004bda:	613b      	str	r3, [r7, #16]
   return(result);
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004be2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	461a      	mov	r2, r3
 8004bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bec:	623b      	str	r3, [r7, #32]
 8004bee:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf0:	69f9      	ldr	r1, [r7, #28]
 8004bf2:	6a3a      	ldr	r2, [r7, #32]
 8004bf4:	e841 2300 	strex	r3, r2, [r1]
 8004bf8:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d1e6      	bne.n	8004bce <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004c00:	88fb      	ldrh	r3, [r7, #6]
 8004c02:	461a      	mov	r2, r3
 8004c04:	68b9      	ldr	r1, [r7, #8]
 8004c06:	68f8      	ldr	r0, [r7, #12]
 8004c08:	f001 f8b2 	bl	8005d70 <UART_Start_Receive_IT>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	e000      	b.n	8004c12 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c10:	2302      	movs	r3, #2
  }
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3728      	adds	r7, #40	@ 0x28
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	40008000 	.word	0x40008000

08004c20 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b094      	sub	sp, #80	@ 0x50
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  /* Disable TCIE, TXEIE and TXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c30:	e853 3f00 	ldrex	r3, [r3]
 8004c34:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c38:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004c3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	461a      	mov	r2, r3
 8004c44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c46:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c48:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c4e:	e841 2300 	strex	r3, r2, [r1]
 8004c52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d1e6      	bne.n	8004c28 <HAL_UART_AbortTransmit+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	3308      	adds	r3, #8
 8004c60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c62:	6a3b      	ldr	r3, [r7, #32]
 8004c64:	e853 3f00 	ldrex	r3, [r3]
 8004c68:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004c70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	3308      	adds	r3, #8
 8004c78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c82:	e841 2300 	strex	r3, r2, [r1]
 8004c86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d1e5      	bne.n	8004c5a <HAL_UART_AbortTransmit+0x3a>

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c98:	2b80      	cmp	r3, #128	@ 0x80
 8004c9a:	d137      	bne.n	8004d0c <HAL_UART_AbortTransmit+0xec>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	3308      	adds	r3, #8
 8004ca2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	e853 3f00 	ldrex	r3, [r3]
 8004caa:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cb2:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	3308      	adds	r3, #8
 8004cba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cbc:	61ba      	str	r2, [r7, #24]
 8004cbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc0:	6979      	ldr	r1, [r7, #20]
 8004cc2:	69ba      	ldr	r2, [r7, #24]
 8004cc4:	e841 2300 	strex	r3, r2, [r1]
 8004cc8:	613b      	str	r3, [r7, #16]
   return(result);
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d1e5      	bne.n	8004c9c <HAL_UART_AbortTransmit+0x7c>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d019      	beq.n	8004d0c <HAL_UART_AbortTransmit+0xec>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cdc:	2200      	movs	r2, #0
 8004cde:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f7fc ffcd 	bl	8001c84 <HAL_DMA_Abort>
 8004cea:	4603      	mov	r3, r0
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d00d      	beq.n	8004d0c <HAL_UART_AbortTransmit+0xec>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f7fd f934 	bl	8001f62 <HAL_DMA_GetError>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b20      	cmp	r3, #32
 8004cfe:	d105      	bne.n	8004d0c <HAL_UART_AbortTransmit+0xec>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2210      	movs	r2, #16
 8004d04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	e015      	b.n	8004d38 <HAL_UART_AbortTransmit+0x118>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d1c:	d107      	bne.n	8004d2e <HAL_UART_AbortTransmit+0x10e>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	699a      	ldr	r2, [r3, #24]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f042 0210 	orr.w	r2, r2, #16
 8004d2c:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2220      	movs	r2, #32
 8004d32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3750      	adds	r7, #80	@ 0x50
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b0ba      	sub	sp, #232	@ 0xe8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	69db      	ldr	r3, [r3, #28]
 8004d4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004d66:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004d6a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004d6e:	4013      	ands	r3, r2
 8004d70:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004d74:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d11b      	bne.n	8004db4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004d7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d80:	f003 0320 	and.w	r3, r3, #32
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d015      	beq.n	8004db4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004d88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d8c:	f003 0320 	and.w	r3, r3, #32
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d105      	bne.n	8004da0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004d94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d009      	beq.n	8004db4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	f000 8300 	beq.w	80053aa <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	4798      	blx	r3
      }
      return;
 8004db2:	e2fa      	b.n	80053aa <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004db4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	f000 8123 	beq.w	8005004 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004dbe:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004dc2:	4b8d      	ldr	r3, [pc, #564]	@ (8004ff8 <HAL_UART_IRQHandler+0x2b8>)
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d106      	bne.n	8004dd8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004dca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004dce:	4b8b      	ldr	r3, [pc, #556]	@ (8004ffc <HAL_UART_IRQHandler+0x2bc>)
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	f000 8116 	beq.w	8005004 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004dd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ddc:	f003 0301 	and.w	r3, r3, #1
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d011      	beq.n	8004e08 <HAL_UART_IRQHandler+0xc8>
 8004de4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004de8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d00b      	beq.n	8004e08 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	2201      	movs	r2, #1
 8004df6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dfe:	f043 0201 	orr.w	r2, r3, #1
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e0c:	f003 0302 	and.w	r3, r3, #2
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d011      	beq.n	8004e38 <HAL_UART_IRQHandler+0xf8>
 8004e14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e18:	f003 0301 	and.w	r3, r3, #1
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d00b      	beq.n	8004e38 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2202      	movs	r2, #2
 8004e26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e2e:	f043 0204 	orr.w	r2, r3, #4
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e3c:	f003 0304 	and.w	r3, r3, #4
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d011      	beq.n	8004e68 <HAL_UART_IRQHandler+0x128>
 8004e44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e48:	f003 0301 	and.w	r3, r3, #1
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00b      	beq.n	8004e68 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2204      	movs	r2, #4
 8004e56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e5e:	f043 0202 	orr.w	r2, r3, #2
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004e68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e6c:	f003 0308 	and.w	r3, r3, #8
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d017      	beq.n	8004ea4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004e74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e78:	f003 0320 	and.w	r3, r3, #32
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d105      	bne.n	8004e8c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004e80:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004e84:	4b5c      	ldr	r3, [pc, #368]	@ (8004ff8 <HAL_UART_IRQHandler+0x2b8>)
 8004e86:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d00b      	beq.n	8004ea4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2208      	movs	r2, #8
 8004e92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e9a:	f043 0208 	orr.w	r2, r3, #8
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004ea4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ea8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d012      	beq.n	8004ed6 <HAL_UART_IRQHandler+0x196>
 8004eb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004eb4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00c      	beq.n	8004ed6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004ec4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ecc:	f043 0220 	orr.w	r2, r3, #32
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	f000 8266 	beq.w	80053ae <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004ee2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ee6:	f003 0320 	and.w	r3, r3, #32
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d013      	beq.n	8004f16 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004eee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ef2:	f003 0320 	and.w	r3, r3, #32
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d105      	bne.n	8004f06 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004efa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004efe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d007      	beq.n	8004f16 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d003      	beq.n	8004f16 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f1c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f2a:	2b40      	cmp	r3, #64	@ 0x40
 8004f2c:	d005      	beq.n	8004f3a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004f2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f32:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d054      	beq.n	8004fe4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f001 f83a 	bl	8005fb4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f4a:	2b40      	cmp	r3, #64	@ 0x40
 8004f4c:	d146      	bne.n	8004fdc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	3308      	adds	r3, #8
 8004f54:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f58:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f5c:	e853 3f00 	ldrex	r3, [r3]
 8004f60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004f64:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f6c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	3308      	adds	r3, #8
 8004f76:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004f7a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004f7e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f82:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004f86:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004f8a:	e841 2300 	strex	r3, r2, [r1]
 8004f8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004f92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d1d9      	bne.n	8004f4e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d017      	beq.n	8004fd4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004faa:	4a15      	ldr	r2, [pc, #84]	@ (8005000 <HAL_UART_IRQHandler+0x2c0>)
 8004fac:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f7fc febe 	bl	8001d36 <HAL_DMA_Abort_IT>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d019      	beq.n	8004ff4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8004fce:	4610      	mov	r0, r2
 8004fd0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fd2:	e00f      	b.n	8004ff4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f000 f9ff 	bl	80053d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fda:	e00b      	b.n	8004ff4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f000 f9fb 	bl	80053d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fe2:	e007      	b.n	8004ff4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f000 f9f7 	bl	80053d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8004ff2:	e1dc      	b.n	80053ae <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff4:	bf00      	nop
    return;
 8004ff6:	e1da      	b.n	80053ae <HAL_UART_IRQHandler+0x66e>
 8004ff8:	10000001 	.word	0x10000001
 8004ffc:	04000120 	.word	0x04000120
 8005000:	08006081 	.word	0x08006081

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005008:	2b01      	cmp	r3, #1
 800500a:	f040 8170 	bne.w	80052ee <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800500e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005012:	f003 0310 	and.w	r3, r3, #16
 8005016:	2b00      	cmp	r3, #0
 8005018:	f000 8169 	beq.w	80052ee <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800501c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005020:	f003 0310 	and.w	r3, r3, #16
 8005024:	2b00      	cmp	r3, #0
 8005026:	f000 8162 	beq.w	80052ee <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2210      	movs	r2, #16
 8005030:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800503c:	2b40      	cmp	r3, #64	@ 0x40
 800503e:	f040 80d8 	bne.w	80051f2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005050:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005054:	2b00      	cmp	r3, #0
 8005056:	f000 80af 	beq.w	80051b8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005060:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005064:	429a      	cmp	r2, r3
 8005066:	f080 80a7 	bcs.w	80051b8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005070:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 0320 	and.w	r3, r3, #32
 8005082:	2b00      	cmp	r3, #0
 8005084:	f040 8087 	bne.w	8005196 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005090:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005094:	e853 3f00 	ldrex	r3, [r3]
 8005098:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800509c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80050a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	461a      	mov	r2, r3
 80050ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80050b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80050b6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80050be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80050c2:	e841 2300 	strex	r3, r2, [r1]
 80050c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80050ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d1da      	bne.n	8005088 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	3308      	adds	r3, #8
 80050d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050dc:	e853 3f00 	ldrex	r3, [r3]
 80050e0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80050e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050e4:	f023 0301 	bic.w	r3, r3, #1
 80050e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	3308      	adds	r3, #8
 80050f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80050f6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80050fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050fc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80050fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005102:	e841 2300 	strex	r3, r2, [r1]
 8005106:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005108:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1e1      	bne.n	80050d2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	3308      	adds	r3, #8
 8005114:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005116:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005118:	e853 3f00 	ldrex	r3, [r3]
 800511c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800511e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005120:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005124:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	3308      	adds	r3, #8
 800512e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005132:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005134:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005136:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005138:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800513a:	e841 2300 	strex	r3, r2, [r1]
 800513e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005140:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005142:	2b00      	cmp	r3, #0
 8005144:	d1e3      	bne.n	800510e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2220      	movs	r2, #32
 800514a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800515a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800515c:	e853 3f00 	ldrex	r3, [r3]
 8005160:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005162:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005164:	f023 0310 	bic.w	r3, r3, #16
 8005168:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	461a      	mov	r2, r3
 8005172:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005176:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005178:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800517a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800517c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800517e:	e841 2300 	strex	r3, r2, [r1]
 8005182:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005184:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005186:	2b00      	cmp	r3, #0
 8005188:	d1e4      	bne.n	8005154 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005190:	4618      	mov	r0, r3
 8005192:	f7fc fd77 	bl	8001c84 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2202      	movs	r2, #2
 800519a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80051a8:	b29b      	uxth	r3, r3
 80051aa:	1ad3      	subs	r3, r2, r3
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	4619      	mov	r1, r3
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f000 f91b 	bl	80053ec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80051b6:	e0fc      	b.n	80053b2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80051be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051c2:	429a      	cmp	r2, r3
 80051c4:	f040 80f5 	bne.w	80053b2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 0320 	and.w	r3, r3, #32
 80051d6:	2b20      	cmp	r3, #32
 80051d8:	f040 80eb 	bne.w	80053b2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2202      	movs	r2, #2
 80051e0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80051e8:	4619      	mov	r1, r3
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 f8fe 	bl	80053ec <HAL_UARTEx_RxEventCallback>
      return;
 80051f0:	e0df      	b.n	80053b2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80051fe:	b29b      	uxth	r3, r3
 8005200:	1ad3      	subs	r3, r2, r3
 8005202:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800520c:	b29b      	uxth	r3, r3
 800520e:	2b00      	cmp	r3, #0
 8005210:	f000 80d1 	beq.w	80053b6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8005214:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005218:	2b00      	cmp	r3, #0
 800521a:	f000 80cc 	beq.w	80053b6 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005226:	e853 3f00 	ldrex	r3, [r3]
 800522a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800522c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800522e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005232:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	461a      	mov	r2, r3
 800523c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005240:	647b      	str	r3, [r7, #68]	@ 0x44
 8005242:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005244:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005246:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005248:	e841 2300 	strex	r3, r2, [r1]
 800524c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800524e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005250:	2b00      	cmp	r3, #0
 8005252:	d1e4      	bne.n	800521e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	3308      	adds	r3, #8
 800525a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800525c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800525e:	e853 3f00 	ldrex	r3, [r3]
 8005262:	623b      	str	r3, [r7, #32]
   return(result);
 8005264:	6a3b      	ldr	r3, [r7, #32]
 8005266:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800526a:	f023 0301 	bic.w	r3, r3, #1
 800526e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	3308      	adds	r3, #8
 8005278:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800527c:	633a      	str	r2, [r7, #48]	@ 0x30
 800527e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005280:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005282:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005284:	e841 2300 	strex	r3, r2, [r1]
 8005288:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800528a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800528c:	2b00      	cmp	r3, #0
 800528e:	d1e1      	bne.n	8005254 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2220      	movs	r2, #32
 8005294:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	e853 3f00 	ldrex	r3, [r3]
 80052b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f023 0310 	bic.w	r3, r3, #16
 80052b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	461a      	mov	r2, r3
 80052c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80052c6:	61fb      	str	r3, [r7, #28]
 80052c8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ca:	69b9      	ldr	r1, [r7, #24]
 80052cc:	69fa      	ldr	r2, [r7, #28]
 80052ce:	e841 2300 	strex	r3, r2, [r1]
 80052d2:	617b      	str	r3, [r7, #20]
   return(result);
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d1e4      	bne.n	80052a4 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2202      	movs	r2, #2
 80052de:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80052e4:	4619      	mov	r1, r3
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f000 f880 	bl	80053ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80052ec:	e063      	b.n	80053b6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80052ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00e      	beq.n	8005318 <HAL_UART_IRQHandler+0x5d8>
 80052fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005302:	2b00      	cmp	r3, #0
 8005304:	d008      	beq.n	8005318 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800530e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f001 fc13 	bl	8006b3c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005316:	e051      	b.n	80053bc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005318:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800531c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005320:	2b00      	cmp	r3, #0
 8005322:	d014      	beq.n	800534e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005324:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005328:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800532c:	2b00      	cmp	r3, #0
 800532e:	d105      	bne.n	800533c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005330:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005334:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005338:	2b00      	cmp	r3, #0
 800533a:	d008      	beq.n	800534e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005340:	2b00      	cmp	r3, #0
 8005342:	d03a      	beq.n	80053ba <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	4798      	blx	r3
    }
    return;
 800534c:	e035      	b.n	80053ba <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800534e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005356:	2b00      	cmp	r3, #0
 8005358:	d009      	beq.n	800536e <HAL_UART_IRQHandler+0x62e>
 800535a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800535e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005362:	2b00      	cmp	r3, #0
 8005364:	d003      	beq.n	800536e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 fe9c 	bl	80060a4 <UART_EndTransmit_IT>
    return;
 800536c:	e026      	b.n	80053bc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800536e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005372:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005376:	2b00      	cmp	r3, #0
 8005378:	d009      	beq.n	800538e <HAL_UART_IRQHandler+0x64e>
 800537a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800537e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005382:	2b00      	cmp	r3, #0
 8005384:	d003      	beq.n	800538e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f001 fbec 	bl	8006b64 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800538c:	e016      	b.n	80053bc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800538e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005392:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005396:	2b00      	cmp	r3, #0
 8005398:	d010      	beq.n	80053bc <HAL_UART_IRQHandler+0x67c>
 800539a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	da0c      	bge.n	80053bc <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f001 fbd4 	bl	8006b50 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80053a8:	e008      	b.n	80053bc <HAL_UART_IRQHandler+0x67c>
      return;
 80053aa:	bf00      	nop
 80053ac:	e006      	b.n	80053bc <HAL_UART_IRQHandler+0x67c>
    return;
 80053ae:	bf00      	nop
 80053b0:	e004      	b.n	80053bc <HAL_UART_IRQHandler+0x67c>
      return;
 80053b2:	bf00      	nop
 80053b4:	e002      	b.n	80053bc <HAL_UART_IRQHandler+0x67c>
      return;
 80053b6:	bf00      	nop
 80053b8:	e000      	b.n	80053bc <HAL_UART_IRQHandler+0x67c>
    return;
 80053ba:	bf00      	nop
  }
}
 80053bc:	37e8      	adds	r7, #232	@ 0xe8
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop

080053c4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80053cc:	bf00      	nop
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	460b      	mov	r3, r1
 80053f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80053f8:	bf00      	nop
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005404:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005408:	b08c      	sub	sp, #48	@ 0x30
 800540a:	af00      	add	r7, sp, #0
 800540c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800540e:	2300      	movs	r3, #0
 8005410:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	689a      	ldr	r2, [r3, #8]
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	691b      	ldr	r3, [r3, #16]
 800541c:	431a      	orrs	r2, r3
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	695b      	ldr	r3, [r3, #20]
 8005422:	431a      	orrs	r2, r3
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	69db      	ldr	r3, [r3, #28]
 8005428:	4313      	orrs	r3, r2
 800542a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	4baa      	ldr	r3, [pc, #680]	@ (80056dc <UART_SetConfig+0x2d8>)
 8005434:	4013      	ands	r3, r2
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	6812      	ldr	r2, [r2, #0]
 800543a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800543c:	430b      	orrs	r3, r1
 800543e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	68da      	ldr	r2, [r3, #12]
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	430a      	orrs	r2, r1
 8005454:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	699b      	ldr	r3, [r3, #24]
 800545a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a9f      	ldr	r2, [pc, #636]	@ (80056e0 <UART_SetConfig+0x2dc>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d004      	beq.n	8005470 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	6a1b      	ldr	r3, [r3, #32]
 800546a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800546c:	4313      	orrs	r3, r2
 800546e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800547a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800547e:	697a      	ldr	r2, [r7, #20]
 8005480:	6812      	ldr	r2, [r2, #0]
 8005482:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005484:	430b      	orrs	r3, r1
 8005486:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800548e:	f023 010f 	bic.w	r1, r3, #15
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	430a      	orrs	r2, r1
 800549c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a90      	ldr	r2, [pc, #576]	@ (80056e4 <UART_SetConfig+0x2e0>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d125      	bne.n	80054f4 <UART_SetConfig+0xf0>
 80054a8:	4b8f      	ldr	r3, [pc, #572]	@ (80056e8 <UART_SetConfig+0x2e4>)
 80054aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ae:	f003 0303 	and.w	r3, r3, #3
 80054b2:	2b03      	cmp	r3, #3
 80054b4:	d81a      	bhi.n	80054ec <UART_SetConfig+0xe8>
 80054b6:	a201      	add	r2, pc, #4	@ (adr r2, 80054bc <UART_SetConfig+0xb8>)
 80054b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054bc:	080054cd 	.word	0x080054cd
 80054c0:	080054dd 	.word	0x080054dd
 80054c4:	080054d5 	.word	0x080054d5
 80054c8:	080054e5 	.word	0x080054e5
 80054cc:	2301      	movs	r3, #1
 80054ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054d2:	e116      	b.n	8005702 <UART_SetConfig+0x2fe>
 80054d4:	2302      	movs	r3, #2
 80054d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054da:	e112      	b.n	8005702 <UART_SetConfig+0x2fe>
 80054dc:	2304      	movs	r3, #4
 80054de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054e2:	e10e      	b.n	8005702 <UART_SetConfig+0x2fe>
 80054e4:	2308      	movs	r3, #8
 80054e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054ea:	e10a      	b.n	8005702 <UART_SetConfig+0x2fe>
 80054ec:	2310      	movs	r3, #16
 80054ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054f2:	e106      	b.n	8005702 <UART_SetConfig+0x2fe>
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a7c      	ldr	r2, [pc, #496]	@ (80056ec <UART_SetConfig+0x2e8>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d138      	bne.n	8005570 <UART_SetConfig+0x16c>
 80054fe:	4b7a      	ldr	r3, [pc, #488]	@ (80056e8 <UART_SetConfig+0x2e4>)
 8005500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005504:	f003 030c 	and.w	r3, r3, #12
 8005508:	2b0c      	cmp	r3, #12
 800550a:	d82d      	bhi.n	8005568 <UART_SetConfig+0x164>
 800550c:	a201      	add	r2, pc, #4	@ (adr r2, 8005514 <UART_SetConfig+0x110>)
 800550e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005512:	bf00      	nop
 8005514:	08005549 	.word	0x08005549
 8005518:	08005569 	.word	0x08005569
 800551c:	08005569 	.word	0x08005569
 8005520:	08005569 	.word	0x08005569
 8005524:	08005559 	.word	0x08005559
 8005528:	08005569 	.word	0x08005569
 800552c:	08005569 	.word	0x08005569
 8005530:	08005569 	.word	0x08005569
 8005534:	08005551 	.word	0x08005551
 8005538:	08005569 	.word	0x08005569
 800553c:	08005569 	.word	0x08005569
 8005540:	08005569 	.word	0x08005569
 8005544:	08005561 	.word	0x08005561
 8005548:	2300      	movs	r3, #0
 800554a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800554e:	e0d8      	b.n	8005702 <UART_SetConfig+0x2fe>
 8005550:	2302      	movs	r3, #2
 8005552:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005556:	e0d4      	b.n	8005702 <UART_SetConfig+0x2fe>
 8005558:	2304      	movs	r3, #4
 800555a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800555e:	e0d0      	b.n	8005702 <UART_SetConfig+0x2fe>
 8005560:	2308      	movs	r3, #8
 8005562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005566:	e0cc      	b.n	8005702 <UART_SetConfig+0x2fe>
 8005568:	2310      	movs	r3, #16
 800556a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800556e:	e0c8      	b.n	8005702 <UART_SetConfig+0x2fe>
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a5e      	ldr	r2, [pc, #376]	@ (80056f0 <UART_SetConfig+0x2ec>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d125      	bne.n	80055c6 <UART_SetConfig+0x1c2>
 800557a:	4b5b      	ldr	r3, [pc, #364]	@ (80056e8 <UART_SetConfig+0x2e4>)
 800557c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005580:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005584:	2b30      	cmp	r3, #48	@ 0x30
 8005586:	d016      	beq.n	80055b6 <UART_SetConfig+0x1b2>
 8005588:	2b30      	cmp	r3, #48	@ 0x30
 800558a:	d818      	bhi.n	80055be <UART_SetConfig+0x1ba>
 800558c:	2b20      	cmp	r3, #32
 800558e:	d00a      	beq.n	80055a6 <UART_SetConfig+0x1a2>
 8005590:	2b20      	cmp	r3, #32
 8005592:	d814      	bhi.n	80055be <UART_SetConfig+0x1ba>
 8005594:	2b00      	cmp	r3, #0
 8005596:	d002      	beq.n	800559e <UART_SetConfig+0x19a>
 8005598:	2b10      	cmp	r3, #16
 800559a:	d008      	beq.n	80055ae <UART_SetConfig+0x1aa>
 800559c:	e00f      	b.n	80055be <UART_SetConfig+0x1ba>
 800559e:	2300      	movs	r3, #0
 80055a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055a4:	e0ad      	b.n	8005702 <UART_SetConfig+0x2fe>
 80055a6:	2302      	movs	r3, #2
 80055a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055ac:	e0a9      	b.n	8005702 <UART_SetConfig+0x2fe>
 80055ae:	2304      	movs	r3, #4
 80055b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055b4:	e0a5      	b.n	8005702 <UART_SetConfig+0x2fe>
 80055b6:	2308      	movs	r3, #8
 80055b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055bc:	e0a1      	b.n	8005702 <UART_SetConfig+0x2fe>
 80055be:	2310      	movs	r3, #16
 80055c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055c4:	e09d      	b.n	8005702 <UART_SetConfig+0x2fe>
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a4a      	ldr	r2, [pc, #296]	@ (80056f4 <UART_SetConfig+0x2f0>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d125      	bne.n	800561c <UART_SetConfig+0x218>
 80055d0:	4b45      	ldr	r3, [pc, #276]	@ (80056e8 <UART_SetConfig+0x2e4>)
 80055d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055d6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80055da:	2bc0      	cmp	r3, #192	@ 0xc0
 80055dc:	d016      	beq.n	800560c <UART_SetConfig+0x208>
 80055de:	2bc0      	cmp	r3, #192	@ 0xc0
 80055e0:	d818      	bhi.n	8005614 <UART_SetConfig+0x210>
 80055e2:	2b80      	cmp	r3, #128	@ 0x80
 80055e4:	d00a      	beq.n	80055fc <UART_SetConfig+0x1f8>
 80055e6:	2b80      	cmp	r3, #128	@ 0x80
 80055e8:	d814      	bhi.n	8005614 <UART_SetConfig+0x210>
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d002      	beq.n	80055f4 <UART_SetConfig+0x1f0>
 80055ee:	2b40      	cmp	r3, #64	@ 0x40
 80055f0:	d008      	beq.n	8005604 <UART_SetConfig+0x200>
 80055f2:	e00f      	b.n	8005614 <UART_SetConfig+0x210>
 80055f4:	2300      	movs	r3, #0
 80055f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055fa:	e082      	b.n	8005702 <UART_SetConfig+0x2fe>
 80055fc:	2302      	movs	r3, #2
 80055fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005602:	e07e      	b.n	8005702 <UART_SetConfig+0x2fe>
 8005604:	2304      	movs	r3, #4
 8005606:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800560a:	e07a      	b.n	8005702 <UART_SetConfig+0x2fe>
 800560c:	2308      	movs	r3, #8
 800560e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005612:	e076      	b.n	8005702 <UART_SetConfig+0x2fe>
 8005614:	2310      	movs	r3, #16
 8005616:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800561a:	e072      	b.n	8005702 <UART_SetConfig+0x2fe>
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a35      	ldr	r2, [pc, #212]	@ (80056f8 <UART_SetConfig+0x2f4>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d12a      	bne.n	800567c <UART_SetConfig+0x278>
 8005626:	4b30      	ldr	r3, [pc, #192]	@ (80056e8 <UART_SetConfig+0x2e4>)
 8005628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800562c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005630:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005634:	d01a      	beq.n	800566c <UART_SetConfig+0x268>
 8005636:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800563a:	d81b      	bhi.n	8005674 <UART_SetConfig+0x270>
 800563c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005640:	d00c      	beq.n	800565c <UART_SetConfig+0x258>
 8005642:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005646:	d815      	bhi.n	8005674 <UART_SetConfig+0x270>
 8005648:	2b00      	cmp	r3, #0
 800564a:	d003      	beq.n	8005654 <UART_SetConfig+0x250>
 800564c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005650:	d008      	beq.n	8005664 <UART_SetConfig+0x260>
 8005652:	e00f      	b.n	8005674 <UART_SetConfig+0x270>
 8005654:	2300      	movs	r3, #0
 8005656:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800565a:	e052      	b.n	8005702 <UART_SetConfig+0x2fe>
 800565c:	2302      	movs	r3, #2
 800565e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005662:	e04e      	b.n	8005702 <UART_SetConfig+0x2fe>
 8005664:	2304      	movs	r3, #4
 8005666:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800566a:	e04a      	b.n	8005702 <UART_SetConfig+0x2fe>
 800566c:	2308      	movs	r3, #8
 800566e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005672:	e046      	b.n	8005702 <UART_SetConfig+0x2fe>
 8005674:	2310      	movs	r3, #16
 8005676:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800567a:	e042      	b.n	8005702 <UART_SetConfig+0x2fe>
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a17      	ldr	r2, [pc, #92]	@ (80056e0 <UART_SetConfig+0x2dc>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d13a      	bne.n	80056fc <UART_SetConfig+0x2f8>
 8005686:	4b18      	ldr	r3, [pc, #96]	@ (80056e8 <UART_SetConfig+0x2e4>)
 8005688:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800568c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005690:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005694:	d01a      	beq.n	80056cc <UART_SetConfig+0x2c8>
 8005696:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800569a:	d81b      	bhi.n	80056d4 <UART_SetConfig+0x2d0>
 800569c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056a0:	d00c      	beq.n	80056bc <UART_SetConfig+0x2b8>
 80056a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056a6:	d815      	bhi.n	80056d4 <UART_SetConfig+0x2d0>
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d003      	beq.n	80056b4 <UART_SetConfig+0x2b0>
 80056ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056b0:	d008      	beq.n	80056c4 <UART_SetConfig+0x2c0>
 80056b2:	e00f      	b.n	80056d4 <UART_SetConfig+0x2d0>
 80056b4:	2300      	movs	r3, #0
 80056b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056ba:	e022      	b.n	8005702 <UART_SetConfig+0x2fe>
 80056bc:	2302      	movs	r3, #2
 80056be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056c2:	e01e      	b.n	8005702 <UART_SetConfig+0x2fe>
 80056c4:	2304      	movs	r3, #4
 80056c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056ca:	e01a      	b.n	8005702 <UART_SetConfig+0x2fe>
 80056cc:	2308      	movs	r3, #8
 80056ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056d2:	e016      	b.n	8005702 <UART_SetConfig+0x2fe>
 80056d4:	2310      	movs	r3, #16
 80056d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056da:	e012      	b.n	8005702 <UART_SetConfig+0x2fe>
 80056dc:	cfff69f3 	.word	0xcfff69f3
 80056e0:	40008000 	.word	0x40008000
 80056e4:	40013800 	.word	0x40013800
 80056e8:	40021000 	.word	0x40021000
 80056ec:	40004400 	.word	0x40004400
 80056f0:	40004800 	.word	0x40004800
 80056f4:	40004c00 	.word	0x40004c00
 80056f8:	40005000 	.word	0x40005000
 80056fc:	2310      	movs	r3, #16
 80056fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4aae      	ldr	r2, [pc, #696]	@ (80059c0 <UART_SetConfig+0x5bc>)
 8005708:	4293      	cmp	r3, r2
 800570a:	f040 8097 	bne.w	800583c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800570e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005712:	2b08      	cmp	r3, #8
 8005714:	d823      	bhi.n	800575e <UART_SetConfig+0x35a>
 8005716:	a201      	add	r2, pc, #4	@ (adr r2, 800571c <UART_SetConfig+0x318>)
 8005718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800571c:	08005741 	.word	0x08005741
 8005720:	0800575f 	.word	0x0800575f
 8005724:	08005749 	.word	0x08005749
 8005728:	0800575f 	.word	0x0800575f
 800572c:	0800574f 	.word	0x0800574f
 8005730:	0800575f 	.word	0x0800575f
 8005734:	0800575f 	.word	0x0800575f
 8005738:	0800575f 	.word	0x0800575f
 800573c:	08005757 	.word	0x08005757
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005740:	f7fd fbac 	bl	8002e9c <HAL_RCC_GetPCLK1Freq>
 8005744:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005746:	e010      	b.n	800576a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005748:	4b9e      	ldr	r3, [pc, #632]	@ (80059c4 <UART_SetConfig+0x5c0>)
 800574a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800574c:	e00d      	b.n	800576a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800574e:	f7fd fb37 	bl	8002dc0 <HAL_RCC_GetSysClockFreq>
 8005752:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005754:	e009      	b.n	800576a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005756:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800575a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800575c:	e005      	b.n	800576a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800575e:	2300      	movs	r3, #0
 8005760:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005768:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800576a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576c:	2b00      	cmp	r3, #0
 800576e:	f000 8130 	beq.w	80059d2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005776:	4a94      	ldr	r2, [pc, #592]	@ (80059c8 <UART_SetConfig+0x5c4>)
 8005778:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800577c:	461a      	mov	r2, r3
 800577e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005780:	fbb3 f3f2 	udiv	r3, r3, r2
 8005784:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	685a      	ldr	r2, [r3, #4]
 800578a:	4613      	mov	r3, r2
 800578c:	005b      	lsls	r3, r3, #1
 800578e:	4413      	add	r3, r2
 8005790:	69ba      	ldr	r2, [r7, #24]
 8005792:	429a      	cmp	r2, r3
 8005794:	d305      	bcc.n	80057a2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800579c:	69ba      	ldr	r2, [r7, #24]
 800579e:	429a      	cmp	r2, r3
 80057a0:	d903      	bls.n	80057aa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80057a8:	e113      	b.n	80059d2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ac:	2200      	movs	r2, #0
 80057ae:	60bb      	str	r3, [r7, #8]
 80057b0:	60fa      	str	r2, [r7, #12]
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b6:	4a84      	ldr	r2, [pc, #528]	@ (80059c8 <UART_SetConfig+0x5c4>)
 80057b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057bc:	b29b      	uxth	r3, r3
 80057be:	2200      	movs	r2, #0
 80057c0:	603b      	str	r3, [r7, #0]
 80057c2:	607a      	str	r2, [r7, #4]
 80057c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057c8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80057cc:	f7fa fd2e 	bl	800022c <__aeabi_uldivmod>
 80057d0:	4602      	mov	r2, r0
 80057d2:	460b      	mov	r3, r1
 80057d4:	4610      	mov	r0, r2
 80057d6:	4619      	mov	r1, r3
 80057d8:	f04f 0200 	mov.w	r2, #0
 80057dc:	f04f 0300 	mov.w	r3, #0
 80057e0:	020b      	lsls	r3, r1, #8
 80057e2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80057e6:	0202      	lsls	r2, r0, #8
 80057e8:	6979      	ldr	r1, [r7, #20]
 80057ea:	6849      	ldr	r1, [r1, #4]
 80057ec:	0849      	lsrs	r1, r1, #1
 80057ee:	2000      	movs	r0, #0
 80057f0:	460c      	mov	r4, r1
 80057f2:	4605      	mov	r5, r0
 80057f4:	eb12 0804 	adds.w	r8, r2, r4
 80057f8:	eb43 0905 	adc.w	r9, r3, r5
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	469a      	mov	sl, r3
 8005804:	4693      	mov	fp, r2
 8005806:	4652      	mov	r2, sl
 8005808:	465b      	mov	r3, fp
 800580a:	4640      	mov	r0, r8
 800580c:	4649      	mov	r1, r9
 800580e:	f7fa fd0d 	bl	800022c <__aeabi_uldivmod>
 8005812:	4602      	mov	r2, r0
 8005814:	460b      	mov	r3, r1
 8005816:	4613      	mov	r3, r2
 8005818:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800581a:	6a3b      	ldr	r3, [r7, #32]
 800581c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005820:	d308      	bcc.n	8005834 <UART_SetConfig+0x430>
 8005822:	6a3b      	ldr	r3, [r7, #32]
 8005824:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005828:	d204      	bcs.n	8005834 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	6a3a      	ldr	r2, [r7, #32]
 8005830:	60da      	str	r2, [r3, #12]
 8005832:	e0ce      	b.n	80059d2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800583a:	e0ca      	b.n	80059d2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	69db      	ldr	r3, [r3, #28]
 8005840:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005844:	d166      	bne.n	8005914 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005846:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800584a:	2b08      	cmp	r3, #8
 800584c:	d827      	bhi.n	800589e <UART_SetConfig+0x49a>
 800584e:	a201      	add	r2, pc, #4	@ (adr r2, 8005854 <UART_SetConfig+0x450>)
 8005850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005854:	08005879 	.word	0x08005879
 8005858:	08005881 	.word	0x08005881
 800585c:	08005889 	.word	0x08005889
 8005860:	0800589f 	.word	0x0800589f
 8005864:	0800588f 	.word	0x0800588f
 8005868:	0800589f 	.word	0x0800589f
 800586c:	0800589f 	.word	0x0800589f
 8005870:	0800589f 	.word	0x0800589f
 8005874:	08005897 	.word	0x08005897
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005878:	f7fd fb10 	bl	8002e9c <HAL_RCC_GetPCLK1Freq>
 800587c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800587e:	e014      	b.n	80058aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005880:	f7fd fb22 	bl	8002ec8 <HAL_RCC_GetPCLK2Freq>
 8005884:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005886:	e010      	b.n	80058aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005888:	4b4e      	ldr	r3, [pc, #312]	@ (80059c4 <UART_SetConfig+0x5c0>)
 800588a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800588c:	e00d      	b.n	80058aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800588e:	f7fd fa97 	bl	8002dc0 <HAL_RCC_GetSysClockFreq>
 8005892:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005894:	e009      	b.n	80058aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005896:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800589a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800589c:	e005      	b.n	80058aa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800589e:	2300      	movs	r3, #0
 80058a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80058a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	f000 8090 	beq.w	80059d2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b6:	4a44      	ldr	r2, [pc, #272]	@ (80059c8 <UART_SetConfig+0x5c4>)
 80058b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058bc:	461a      	mov	r2, r3
 80058be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80058c4:	005a      	lsls	r2, r3, #1
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	085b      	lsrs	r3, r3, #1
 80058cc:	441a      	add	r2, r3
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80058d6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058d8:	6a3b      	ldr	r3, [r7, #32]
 80058da:	2b0f      	cmp	r3, #15
 80058dc:	d916      	bls.n	800590c <UART_SetConfig+0x508>
 80058de:	6a3b      	ldr	r3, [r7, #32]
 80058e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058e4:	d212      	bcs.n	800590c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058e6:	6a3b      	ldr	r3, [r7, #32]
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	f023 030f 	bic.w	r3, r3, #15
 80058ee:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058f0:	6a3b      	ldr	r3, [r7, #32]
 80058f2:	085b      	lsrs	r3, r3, #1
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	f003 0307 	and.w	r3, r3, #7
 80058fa:	b29a      	uxth	r2, r3
 80058fc:	8bfb      	ldrh	r3, [r7, #30]
 80058fe:	4313      	orrs	r3, r2
 8005900:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	8bfa      	ldrh	r2, [r7, #30]
 8005908:	60da      	str	r2, [r3, #12]
 800590a:	e062      	b.n	80059d2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800590c:	2301      	movs	r3, #1
 800590e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005912:	e05e      	b.n	80059d2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005914:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005918:	2b08      	cmp	r3, #8
 800591a:	d828      	bhi.n	800596e <UART_SetConfig+0x56a>
 800591c:	a201      	add	r2, pc, #4	@ (adr r2, 8005924 <UART_SetConfig+0x520>)
 800591e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005922:	bf00      	nop
 8005924:	08005949 	.word	0x08005949
 8005928:	08005951 	.word	0x08005951
 800592c:	08005959 	.word	0x08005959
 8005930:	0800596f 	.word	0x0800596f
 8005934:	0800595f 	.word	0x0800595f
 8005938:	0800596f 	.word	0x0800596f
 800593c:	0800596f 	.word	0x0800596f
 8005940:	0800596f 	.word	0x0800596f
 8005944:	08005967 	.word	0x08005967
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005948:	f7fd faa8 	bl	8002e9c <HAL_RCC_GetPCLK1Freq>
 800594c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800594e:	e014      	b.n	800597a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005950:	f7fd faba 	bl	8002ec8 <HAL_RCC_GetPCLK2Freq>
 8005954:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005956:	e010      	b.n	800597a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005958:	4b1a      	ldr	r3, [pc, #104]	@ (80059c4 <UART_SetConfig+0x5c0>)
 800595a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800595c:	e00d      	b.n	800597a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800595e:	f7fd fa2f 	bl	8002dc0 <HAL_RCC_GetSysClockFreq>
 8005962:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005964:	e009      	b.n	800597a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005966:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800596a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800596c:	e005      	b.n	800597a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800596e:	2300      	movs	r3, #0
 8005970:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005978:	bf00      	nop
    }

    if (pclk != 0U)
 800597a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800597c:	2b00      	cmp	r3, #0
 800597e:	d028      	beq.n	80059d2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005984:	4a10      	ldr	r2, [pc, #64]	@ (80059c8 <UART_SetConfig+0x5c4>)
 8005986:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800598a:	461a      	mov	r2, r3
 800598c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	085b      	lsrs	r3, r3, #1
 8005998:	441a      	add	r2, r3
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	fbb2 f3f3 	udiv	r3, r2, r3
 80059a2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059a4:	6a3b      	ldr	r3, [r7, #32]
 80059a6:	2b0f      	cmp	r3, #15
 80059a8:	d910      	bls.n	80059cc <UART_SetConfig+0x5c8>
 80059aa:	6a3b      	ldr	r3, [r7, #32]
 80059ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059b0:	d20c      	bcs.n	80059cc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059b2:	6a3b      	ldr	r3, [r7, #32]
 80059b4:	b29a      	uxth	r2, r3
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	60da      	str	r2, [r3, #12]
 80059bc:	e009      	b.n	80059d2 <UART_SetConfig+0x5ce>
 80059be:	bf00      	nop
 80059c0:	40008000 	.word	0x40008000
 80059c4:	00f42400 	.word	0x00f42400
 80059c8:	08006e1c 	.word	0x08006e1c
      }
      else
      {
        ret = HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	2201      	movs	r2, #1
 80059d6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	2201      	movs	r2, #1
 80059de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	2200      	movs	r2, #0
 80059e6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	2200      	movs	r2, #0
 80059ec:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80059ee:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3730      	adds	r7, #48	@ 0x30
 80059f6:	46bd      	mov	sp, r7
 80059f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080059fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a08:	f003 0308 	and.w	r3, r3, #8
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d00a      	beq.n	8005a26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	430a      	orrs	r2, r1
 8005a24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a2a:	f003 0301 	and.w	r3, r3, #1
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00a      	beq.n	8005a48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	430a      	orrs	r2, r1
 8005a46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4c:	f003 0302 	and.w	r3, r3, #2
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d00a      	beq.n	8005a6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	430a      	orrs	r2, r1
 8005a68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a6e:	f003 0304 	and.w	r3, r3, #4
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00a      	beq.n	8005a8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	430a      	orrs	r2, r1
 8005a8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a90:	f003 0310 	and.w	r3, r3, #16
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d00a      	beq.n	8005aae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	430a      	orrs	r2, r1
 8005aac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab2:	f003 0320 	and.w	r3, r3, #32
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d00a      	beq.n	8005ad0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	430a      	orrs	r2, r1
 8005ace:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d01a      	beq.n	8005b12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	430a      	orrs	r2, r1
 8005af0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005af6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005afa:	d10a      	bne.n	8005b12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	430a      	orrs	r2, r1
 8005b10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00a      	beq.n	8005b34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	430a      	orrs	r2, r1
 8005b32:	605a      	str	r2, [r3, #4]
  }
}
 8005b34:	bf00      	nop
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b098      	sub	sp, #96	@ 0x60
 8005b44:	af02      	add	r7, sp, #8
 8005b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b50:	f7fb fed4 	bl	80018fc <HAL_GetTick>
 8005b54:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f003 0308 	and.w	r3, r3, #8
 8005b60:	2b08      	cmp	r3, #8
 8005b62:	d12f      	bne.n	8005bc4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b64:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b68:	9300      	str	r3, [sp, #0]
 8005b6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 f88e 	bl	8005c94 <UART_WaitOnFlagUntilTimeout>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d022      	beq.n	8005bc4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b86:	e853 3f00 	ldrex	r3, [r3]
 8005b8a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b92:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	461a      	mov	r2, r3
 8005b9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b9e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ba2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ba4:	e841 2300 	strex	r3, r2, [r1]
 8005ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005baa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d1e6      	bne.n	8005b7e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2220      	movs	r2, #32
 8005bb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bc0:	2303      	movs	r3, #3
 8005bc2:	e063      	b.n	8005c8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0304 	and.w	r3, r3, #4
 8005bce:	2b04      	cmp	r3, #4
 8005bd0:	d149      	bne.n	8005c66 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bd2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005bd6:	9300      	str	r3, [sp, #0]
 8005bd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005be0:	6878      	ldr	r0, [r7, #4]
 8005be2:	f000 f857 	bl	8005c94 <UART_WaitOnFlagUntilTimeout>
 8005be6:	4603      	mov	r3, r0
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d03c      	beq.n	8005c66 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf4:	e853 3f00 	ldrex	r3, [r3]
 8005bf8:	623b      	str	r3, [r7, #32]
   return(result);
 8005bfa:	6a3b      	ldr	r3, [r7, #32]
 8005bfc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	461a      	mov	r2, r3
 8005c08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c0a:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c12:	e841 2300 	strex	r3, r2, [r1]
 8005c16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1e6      	bne.n	8005bec <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	3308      	adds	r3, #8
 8005c24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	e853 3f00 	ldrex	r3, [r3]
 8005c2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f023 0301 	bic.w	r3, r3, #1
 8005c34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	3308      	adds	r3, #8
 8005c3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c3e:	61fa      	str	r2, [r7, #28]
 8005c40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c42:	69b9      	ldr	r1, [r7, #24]
 8005c44:	69fa      	ldr	r2, [r7, #28]
 8005c46:	e841 2300 	strex	r3, r2, [r1]
 8005c4a:	617b      	str	r3, [r7, #20]
   return(result);
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d1e5      	bne.n	8005c1e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2220      	movs	r2, #32
 8005c56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	e012      	b.n	8005c8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2220      	movs	r2, #32
 8005c6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2220      	movs	r2, #32
 8005c72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c8a:	2300      	movs	r3, #0
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	3758      	adds	r7, #88	@ 0x58
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	60f8      	str	r0, [r7, #12]
 8005c9c:	60b9      	str	r1, [r7, #8]
 8005c9e:	603b      	str	r3, [r7, #0]
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ca4:	e04f      	b.n	8005d46 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cac:	d04b      	beq.n	8005d46 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cae:	f7fb fe25 	bl	80018fc <HAL_GetTick>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	1ad3      	subs	r3, r2, r3
 8005cb8:	69ba      	ldr	r2, [r7, #24]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d302      	bcc.n	8005cc4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005cbe:	69bb      	ldr	r3, [r7, #24]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d101      	bne.n	8005cc8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005cc4:	2303      	movs	r3, #3
 8005cc6:	e04e      	b.n	8005d66 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 0304 	and.w	r3, r3, #4
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d037      	beq.n	8005d46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	2b80      	cmp	r3, #128	@ 0x80
 8005cda:	d034      	beq.n	8005d46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	2b40      	cmp	r3, #64	@ 0x40
 8005ce0:	d031      	beq.n	8005d46 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	69db      	ldr	r3, [r3, #28]
 8005ce8:	f003 0308 	and.w	r3, r3, #8
 8005cec:	2b08      	cmp	r3, #8
 8005cee:	d110      	bne.n	8005d12 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2208      	movs	r2, #8
 8005cf6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cf8:	68f8      	ldr	r0, [r7, #12]
 8005cfa:	f000 f95b 	bl	8005fb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2208      	movs	r2, #8
 8005d02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e029      	b.n	8005d66 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	69db      	ldr	r3, [r3, #28]
 8005d18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d20:	d111      	bne.n	8005d46 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d2c:	68f8      	ldr	r0, [r7, #12]
 8005d2e:	f000 f941 	bl	8005fb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2220      	movs	r2, #32
 8005d36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005d42:	2303      	movs	r3, #3
 8005d44:	e00f      	b.n	8005d66 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	69da      	ldr	r2, [r3, #28]
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	4013      	ands	r3, r2
 8005d50:	68ba      	ldr	r2, [r7, #8]
 8005d52:	429a      	cmp	r2, r3
 8005d54:	bf0c      	ite	eq
 8005d56:	2301      	moveq	r3, #1
 8005d58:	2300      	movne	r3, #0
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	79fb      	ldrb	r3, [r7, #7]
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d0a0      	beq.n	8005ca6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d64:	2300      	movs	r3, #0
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3710      	adds	r7, #16
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}
	...

08005d70 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b0a3      	sub	sp, #140	@ 0x8c
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	4613      	mov	r3, r2
 8005d7c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	68ba      	ldr	r2, [r7, #8]
 8005d82:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	88fa      	ldrh	r2, [r7, #6]
 8005d88:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	88fa      	ldrh	r2, [r7, #6]
 8005d90:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	2200      	movs	r2, #0
 8005d98:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005da2:	d10e      	bne.n	8005dc2 <UART_Start_Receive_IT+0x52>
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	691b      	ldr	r3, [r3, #16]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d105      	bne.n	8005db8 <UART_Start_Receive_IT+0x48>
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005db2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005db6:	e02d      	b.n	8005e14 <UART_Start_Receive_IT+0xa4>
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	22ff      	movs	r2, #255	@ 0xff
 8005dbc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005dc0:	e028      	b.n	8005e14 <UART_Start_Receive_IT+0xa4>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d10d      	bne.n	8005de6 <UART_Start_Receive_IT+0x76>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d104      	bne.n	8005ddc <UART_Start_Receive_IT+0x6c>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	22ff      	movs	r2, #255	@ 0xff
 8005dd6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005dda:	e01b      	b.n	8005e14 <UART_Start_Receive_IT+0xa4>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	227f      	movs	r2, #127	@ 0x7f
 8005de0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005de4:	e016      	b.n	8005e14 <UART_Start_Receive_IT+0xa4>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005dee:	d10d      	bne.n	8005e0c <UART_Start_Receive_IT+0x9c>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	691b      	ldr	r3, [r3, #16]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d104      	bne.n	8005e02 <UART_Start_Receive_IT+0x92>
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	227f      	movs	r2, #127	@ 0x7f
 8005dfc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005e00:	e008      	b.n	8005e14 <UART_Start_Receive_IT+0xa4>
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	223f      	movs	r2, #63	@ 0x3f
 8005e06:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005e0a:	e003      	b.n	8005e14 <UART_Start_Receive_IT+0xa4>
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2222      	movs	r2, #34	@ 0x22
 8005e20:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	3308      	adds	r3, #8
 8005e2a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e2e:	e853 3f00 	ldrex	r3, [r3]
 8005e32:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8005e34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e36:	f043 0301 	orr.w	r3, r3, #1
 8005e3a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	3308      	adds	r3, #8
 8005e44:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005e48:	673a      	str	r2, [r7, #112]	@ 0x70
 8005e4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e4c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8005e4e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8005e50:	e841 2300 	strex	r3, r2, [r1]
 8005e54:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8005e56:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1e3      	bne.n	8005e24 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e64:	d14f      	bne.n	8005f06 <UART_Start_Receive_IT+0x196>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005e6c:	88fa      	ldrh	r2, [r7, #6]
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d349      	bcc.n	8005f06 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e7a:	d107      	bne.n	8005e8c <UART_Start_Receive_IT+0x11c>
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d103      	bne.n	8005e8c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	4a47      	ldr	r2, [pc, #284]	@ (8005fa4 <UART_Start_Receive_IT+0x234>)
 8005e88:	675a      	str	r2, [r3, #116]	@ 0x74
 8005e8a:	e002      	b.n	8005e92 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	4a46      	ldr	r2, [pc, #280]	@ (8005fa8 <UART_Start_Receive_IT+0x238>)
 8005e90:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	691b      	ldr	r3, [r3, #16]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d01a      	beq.n	8005ed0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ea2:	e853 3f00 	ldrex	r3, [r3]
 8005ea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005ea8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005eaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005eae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005ebc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ebe:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005ec2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005ec4:	e841 2300 	strex	r3, r2, [r1]
 8005ec8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8005eca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d1e4      	bne.n	8005e9a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	3308      	adds	r3, #8
 8005ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005eda:	e853 3f00 	ldrex	r3, [r3]
 8005ede:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ee2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ee6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	3308      	adds	r3, #8
 8005eee:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005ef0:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005ef2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005ef6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ef8:	e841 2300 	strex	r3, r2, [r1]
 8005efc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005efe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d1e5      	bne.n	8005ed0 <UART_Start_Receive_IT+0x160>
 8005f04:	e046      	b.n	8005f94 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f0e:	d107      	bne.n	8005f20 <UART_Start_Receive_IT+0x1b0>
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	691b      	ldr	r3, [r3, #16]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d103      	bne.n	8005f20 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	4a24      	ldr	r2, [pc, #144]	@ (8005fac <UART_Start_Receive_IT+0x23c>)
 8005f1c:	675a      	str	r2, [r3, #116]	@ 0x74
 8005f1e:	e002      	b.n	8005f26 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	4a23      	ldr	r2, [pc, #140]	@ (8005fb0 <UART_Start_Receive_IT+0x240>)
 8005f24:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	691b      	ldr	r3, [r3, #16]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d019      	beq.n	8005f62 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f36:	e853 3f00 	ldrex	r3, [r3]
 8005f3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005f42:	677b      	str	r3, [r7, #116]	@ 0x74
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	461a      	mov	r2, r3
 8005f4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f4e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f50:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005f52:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005f54:	e841 2300 	strex	r3, r2, [r1]
 8005f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d1e6      	bne.n	8005f2e <UART_Start_Receive_IT+0x1be>
 8005f60:	e018      	b.n	8005f94 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	e853 3f00 	ldrex	r3, [r3]
 8005f6e:	613b      	str	r3, [r7, #16]
   return(result);
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	f043 0320 	orr.w	r3, r3, #32
 8005f76:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	461a      	mov	r2, r3
 8005f7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f80:	623b      	str	r3, [r7, #32]
 8005f82:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f84:	69f9      	ldr	r1, [r7, #28]
 8005f86:	6a3a      	ldr	r2, [r7, #32]
 8005f88:	e841 2300 	strex	r3, r2, [r1]
 8005f8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f8e:	69bb      	ldr	r3, [r7, #24]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d1e6      	bne.n	8005f62 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8005f94:	2300      	movs	r3, #0
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	378c      	adds	r7, #140	@ 0x8c
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	080067d1 	.word	0x080067d1
 8005fa8:	0800646d 	.word	0x0800646d
 8005fac:	080062b5 	.word	0x080062b5
 8005fb0:	080060fd 	.word	0x080060fd

08005fb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b095      	sub	sp, #84	@ 0x54
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fc4:	e853 3f00 	ldrex	r3, [r3]
 8005fc8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fda:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fdc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fde:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005fe0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005fe2:	e841 2300 	strex	r3, r2, [r1]
 8005fe6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d1e6      	bne.n	8005fbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	3308      	adds	r3, #8
 8005ff4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff6:	6a3b      	ldr	r3, [r7, #32]
 8005ff8:	e853 3f00 	ldrex	r3, [r3]
 8005ffc:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006004:	f023 0301 	bic.w	r3, r3, #1
 8006008:	64bb      	str	r3, [r7, #72]	@ 0x48
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	3308      	adds	r3, #8
 8006010:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006012:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006014:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006016:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006018:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800601a:	e841 2300 	strex	r3, r2, [r1]
 800601e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006022:	2b00      	cmp	r3, #0
 8006024:	d1e3      	bne.n	8005fee <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800602a:	2b01      	cmp	r3, #1
 800602c:	d118      	bne.n	8006060 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	e853 3f00 	ldrex	r3, [r3]
 800603a:	60bb      	str	r3, [r7, #8]
   return(result);
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	f023 0310 	bic.w	r3, r3, #16
 8006042:	647b      	str	r3, [r7, #68]	@ 0x44
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	461a      	mov	r2, r3
 800604a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800604c:	61bb      	str	r3, [r7, #24]
 800604e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006050:	6979      	ldr	r1, [r7, #20]
 8006052:	69ba      	ldr	r2, [r7, #24]
 8006054:	e841 2300 	strex	r3, r2, [r1]
 8006058:	613b      	str	r3, [r7, #16]
   return(result);
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d1e6      	bne.n	800602e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2220      	movs	r2, #32
 8006064:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2200      	movs	r2, #0
 8006072:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006074:	bf00      	nop
 8006076:	3754      	adds	r7, #84	@ 0x54
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800608c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2200      	movs	r2, #0
 8006092:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006096:	68f8      	ldr	r0, [r7, #12]
 8006098:	f7ff f99e 	bl	80053d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800609c:	bf00      	nop
 800609e:	3710      	adds	r7, #16
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}

080060a4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b088      	sub	sp, #32
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	e853 3f00 	ldrex	r3, [r3]
 80060b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060c0:	61fb      	str	r3, [r7, #28]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	461a      	mov	r2, r3
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	61bb      	str	r3, [r7, #24]
 80060cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ce:	6979      	ldr	r1, [r7, #20]
 80060d0:	69ba      	ldr	r2, [r7, #24]
 80060d2:	e841 2300 	strex	r3, r2, [r1]
 80060d6:	613b      	str	r3, [r7, #16]
   return(result);
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d1e6      	bne.n	80060ac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2220      	movs	r2, #32
 80060e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f7ff f969 	bl	80053c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060f2:	bf00      	nop
 80060f4:	3720      	adds	r7, #32
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
	...

080060fc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b09c      	sub	sp, #112	@ 0x70
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800610a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006114:	2b22      	cmp	r3, #34	@ 0x22
 8006116:	f040 80be 	bne.w	8006296 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006120:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006124:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006128:	b2d9      	uxtb	r1, r3
 800612a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800612e:	b2da      	uxtb	r2, r3
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006134:	400a      	ands	r2, r1
 8006136:	b2d2      	uxtb	r2, r2
 8006138:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800613e:	1c5a      	adds	r2, r3, #1
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800614a:	b29b      	uxth	r3, r3
 800614c:	3b01      	subs	r3, #1
 800614e:	b29a      	uxth	r2, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800615c:	b29b      	uxth	r3, r3
 800615e:	2b00      	cmp	r3, #0
 8006160:	f040 80a1 	bne.w	80062a6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800616a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800616c:	e853 3f00 	ldrex	r3, [r3]
 8006170:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006172:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006174:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006178:	66bb      	str	r3, [r7, #104]	@ 0x68
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	461a      	mov	r2, r3
 8006180:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006182:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006184:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006186:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006188:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800618a:	e841 2300 	strex	r3, r2, [r1]
 800618e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006190:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006192:	2b00      	cmp	r3, #0
 8006194:	d1e6      	bne.n	8006164 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	3308      	adds	r3, #8
 800619c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800619e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061a0:	e853 3f00 	ldrex	r3, [r3]
 80061a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80061a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061a8:	f023 0301 	bic.w	r3, r3, #1
 80061ac:	667b      	str	r3, [r7, #100]	@ 0x64
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	3308      	adds	r3, #8
 80061b4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80061b6:	647a      	str	r2, [r7, #68]	@ 0x44
 80061b8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80061bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80061be:	e841 2300 	strex	r3, r2, [r1]
 80061c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80061c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1e5      	bne.n	8006196 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2220      	movs	r2, #32
 80061ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2200      	movs	r2, #0
 80061d6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a33      	ldr	r2, [pc, #204]	@ (80062b0 <UART_RxISR_8BIT+0x1b4>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d01f      	beq.n	8006228 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d018      	beq.n	8006228 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fe:	e853 3f00 	ldrex	r3, [r3]
 8006202:	623b      	str	r3, [r7, #32]
   return(result);
 8006204:	6a3b      	ldr	r3, [r7, #32]
 8006206:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800620a:	663b      	str	r3, [r7, #96]	@ 0x60
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	461a      	mov	r2, r3
 8006212:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006214:	633b      	str	r3, [r7, #48]	@ 0x30
 8006216:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006218:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800621a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800621c:	e841 2300 	strex	r3, r2, [r1]
 8006220:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006224:	2b00      	cmp	r3, #0
 8006226:	d1e6      	bne.n	80061f6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800622c:	2b01      	cmp	r3, #1
 800622e:	d12e      	bne.n	800628e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	e853 3f00 	ldrex	r3, [r3]
 8006242:	60fb      	str	r3, [r7, #12]
   return(result);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f023 0310 	bic.w	r3, r3, #16
 800624a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	461a      	mov	r2, r3
 8006252:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006254:	61fb      	str	r3, [r7, #28]
 8006256:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006258:	69b9      	ldr	r1, [r7, #24]
 800625a:	69fa      	ldr	r2, [r7, #28]
 800625c:	e841 2300 	strex	r3, r2, [r1]
 8006260:	617b      	str	r3, [r7, #20]
   return(result);
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d1e6      	bne.n	8006236 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	69db      	ldr	r3, [r3, #28]
 800626e:	f003 0310 	and.w	r3, r3, #16
 8006272:	2b10      	cmp	r3, #16
 8006274:	d103      	bne.n	800627e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	2210      	movs	r2, #16
 800627c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006284:	4619      	mov	r1, r3
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f7ff f8b0 	bl	80053ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800628c:	e00b      	b.n	80062a6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f7fa ffa2 	bl	80011d8 <HAL_UART_RxCpltCallback>
}
 8006294:	e007      	b.n	80062a6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	699a      	ldr	r2, [r3, #24]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f042 0208 	orr.w	r2, r2, #8
 80062a4:	619a      	str	r2, [r3, #24]
}
 80062a6:	bf00      	nop
 80062a8:	3770      	adds	r7, #112	@ 0x70
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	40008000 	.word	0x40008000

080062b4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b09c      	sub	sp, #112	@ 0x70
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80062c2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062cc:	2b22      	cmp	r3, #34	@ 0x22
 80062ce:	f040 80be 	bne.w	800644e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062e0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80062e2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80062e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80062ea:	4013      	ands	r3, r2
 80062ec:	b29a      	uxth	r2, r3
 80062ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80062f0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062f6:	1c9a      	adds	r2, r3, #2
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006302:	b29b      	uxth	r3, r3
 8006304:	3b01      	subs	r3, #1
 8006306:	b29a      	uxth	r2, r3
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006314:	b29b      	uxth	r3, r3
 8006316:	2b00      	cmp	r3, #0
 8006318:	f040 80a1 	bne.w	800645e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006322:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006324:	e853 3f00 	ldrex	r3, [r3]
 8006328:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800632a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800632c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006330:	667b      	str	r3, [r7, #100]	@ 0x64
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	461a      	mov	r2, r3
 8006338:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800633a:	657b      	str	r3, [r7, #84]	@ 0x54
 800633c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006340:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006342:	e841 2300 	strex	r3, r2, [r1]
 8006346:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006348:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800634a:	2b00      	cmp	r3, #0
 800634c:	d1e6      	bne.n	800631c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	3308      	adds	r3, #8
 8006354:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006358:	e853 3f00 	ldrex	r3, [r3]
 800635c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800635e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006360:	f023 0301 	bic.w	r3, r3, #1
 8006364:	663b      	str	r3, [r7, #96]	@ 0x60
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	3308      	adds	r3, #8
 800636c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800636e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006370:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006372:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006374:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006376:	e841 2300 	strex	r3, r2, [r1]
 800637a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800637c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800637e:	2b00      	cmp	r3, #0
 8006380:	d1e5      	bne.n	800634e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2220      	movs	r2, #32
 8006386:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2200      	movs	r2, #0
 800638e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a33      	ldr	r2, [pc, #204]	@ (8006468 <UART_RxISR_16BIT+0x1b4>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d01f      	beq.n	80063e0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d018      	beq.n	80063e0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b4:	6a3b      	ldr	r3, [r7, #32]
 80063b6:	e853 3f00 	ldrex	r3, [r3]
 80063ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80063c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	461a      	mov	r2, r3
 80063ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063ce:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063d4:	e841 2300 	strex	r3, r2, [r1]
 80063d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d1e6      	bne.n	80063ae <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d12e      	bne.n	8006446 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	e853 3f00 	ldrex	r3, [r3]
 80063fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	f023 0310 	bic.w	r3, r3, #16
 8006402:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	461a      	mov	r2, r3
 800640a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800640c:	61bb      	str	r3, [r7, #24]
 800640e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006410:	6979      	ldr	r1, [r7, #20]
 8006412:	69ba      	ldr	r2, [r7, #24]
 8006414:	e841 2300 	strex	r3, r2, [r1]
 8006418:	613b      	str	r3, [r7, #16]
   return(result);
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d1e6      	bne.n	80063ee <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	69db      	ldr	r3, [r3, #28]
 8006426:	f003 0310 	and.w	r3, r3, #16
 800642a:	2b10      	cmp	r3, #16
 800642c:	d103      	bne.n	8006436 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2210      	movs	r2, #16
 8006434:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800643c:	4619      	mov	r1, r3
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f7fe ffd4 	bl	80053ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006444:	e00b      	b.n	800645e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f7fa fec6 	bl	80011d8 <HAL_UART_RxCpltCallback>
}
 800644c:	e007      	b.n	800645e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	699a      	ldr	r2, [r3, #24]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f042 0208 	orr.w	r2, r2, #8
 800645c:	619a      	str	r2, [r3, #24]
}
 800645e:	bf00      	nop
 8006460:	3770      	adds	r7, #112	@ 0x70
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	40008000 	.word	0x40008000

0800646c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b0ac      	sub	sp, #176	@ 0xb0
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800647a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	69db      	ldr	r3, [r3, #28]
 8006484:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80064a2:	2b22      	cmp	r3, #34	@ 0x22
 80064a4:	f040 8183 	bne.w	80067ae <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80064ae:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80064b2:	e126      	b.n	8006702 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ba:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80064be:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80064c2:	b2d9      	uxtb	r1, r3
 80064c4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80064c8:	b2da      	uxtb	r2, r3
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064ce:	400a      	ands	r2, r1
 80064d0:	b2d2      	uxtb	r2, r2
 80064d2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064d8:	1c5a      	adds	r2, r3, #1
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	3b01      	subs	r3, #1
 80064e8:	b29a      	uxth	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	69db      	ldr	r3, [r3, #28]
 80064f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80064fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80064fe:	f003 0307 	and.w	r3, r3, #7
 8006502:	2b00      	cmp	r3, #0
 8006504:	d053      	beq.n	80065ae <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006506:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800650a:	f003 0301 	and.w	r3, r3, #1
 800650e:	2b00      	cmp	r3, #0
 8006510:	d011      	beq.n	8006536 <UART_RxISR_8BIT_FIFOEN+0xca>
 8006512:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800651a:	2b00      	cmp	r3, #0
 800651c:	d00b      	beq.n	8006536 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	2201      	movs	r2, #1
 8006524:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800652c:	f043 0201 	orr.w	r2, r3, #1
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006536:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800653a:	f003 0302 	and.w	r3, r3, #2
 800653e:	2b00      	cmp	r3, #0
 8006540:	d011      	beq.n	8006566 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8006542:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006546:	f003 0301 	and.w	r3, r3, #1
 800654a:	2b00      	cmp	r3, #0
 800654c:	d00b      	beq.n	8006566 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	2202      	movs	r2, #2
 8006554:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800655c:	f043 0204 	orr.w	r2, r3, #4
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006566:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800656a:	f003 0304 	and.w	r3, r3, #4
 800656e:	2b00      	cmp	r3, #0
 8006570:	d011      	beq.n	8006596 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8006572:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006576:	f003 0301 	and.w	r3, r3, #1
 800657a:	2b00      	cmp	r3, #0
 800657c:	d00b      	beq.n	8006596 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	2204      	movs	r2, #4
 8006584:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800658c:	f043 0202 	orr.w	r2, r3, #2
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800659c:	2b00      	cmp	r3, #0
 800659e:	d006      	beq.n	80065ae <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f7fe ff19 	bl	80053d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	f040 80a3 	bne.w	8006702 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80065c4:	e853 3f00 	ldrex	r3, [r3]
 80065c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80065ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80065cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	461a      	mov	r2, r3
 80065da:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80065de:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80065e0:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80065e4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80065e6:	e841 2300 	strex	r3, r2, [r1]
 80065ea:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80065ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d1e4      	bne.n	80065bc <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	3308      	adds	r3, #8
 80065f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065fc:	e853 3f00 	ldrex	r3, [r3]
 8006600:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006602:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006604:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006608:	f023 0301 	bic.w	r3, r3, #1
 800660c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	3308      	adds	r3, #8
 8006616:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800661a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800661c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800661e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006620:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006622:	e841 2300 	strex	r3, r2, [r1]
 8006626:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006628:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800662a:	2b00      	cmp	r3, #0
 800662c:	d1e1      	bne.n	80065f2 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2220      	movs	r2, #32
 8006632:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2200      	movs	r2, #0
 800663a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a60      	ldr	r2, [pc, #384]	@ (80067c8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d021      	beq.n	8006690 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006656:	2b00      	cmp	r3, #0
 8006658:	d01a      	beq.n	8006690 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006660:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006662:	e853 3f00 	ldrex	r3, [r3]
 8006666:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006668:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800666a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800666e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	461a      	mov	r2, r3
 8006678:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800667c:	657b      	str	r3, [r7, #84]	@ 0x54
 800667e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006680:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006682:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006684:	e841 2300 	strex	r3, r2, [r1]
 8006688:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800668a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800668c:	2b00      	cmp	r3, #0
 800668e:	d1e4      	bne.n	800665a <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006694:	2b01      	cmp	r3, #1
 8006696:	d130      	bne.n	80066fa <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2200      	movs	r2, #0
 800669c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066a6:	e853 3f00 	ldrex	r3, [r3]
 80066aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ae:	f023 0310 	bic.w	r3, r3, #16
 80066b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	461a      	mov	r2, r3
 80066bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80066c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066c8:	e841 2300 	strex	r3, r2, [r1]
 80066cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d1e4      	bne.n	800669e <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	69db      	ldr	r3, [r3, #28]
 80066da:	f003 0310 	and.w	r3, r3, #16
 80066de:	2b10      	cmp	r3, #16
 80066e0:	d103      	bne.n	80066ea <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	2210      	movs	r2, #16
 80066e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80066f0:	4619      	mov	r1, r3
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f7fe fe7a 	bl	80053ec <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80066f8:	e00e      	b.n	8006718 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f7fa fd6c 	bl	80011d8 <HAL_UART_RxCpltCallback>
        break;
 8006700:	e00a      	b.n	8006718 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006702:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8006706:	2b00      	cmp	r3, #0
 8006708:	d006      	beq.n	8006718 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800670a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800670e:	f003 0320 	and.w	r3, r3, #32
 8006712:	2b00      	cmp	r3, #0
 8006714:	f47f aece 	bne.w	80064b4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800671e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006722:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006726:	2b00      	cmp	r3, #0
 8006728:	d049      	beq.n	80067be <UART_RxISR_8BIT_FIFOEN+0x352>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006730:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8006734:	429a      	cmp	r2, r3
 8006736:	d242      	bcs.n	80067be <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	3308      	adds	r3, #8
 800673e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006740:	6a3b      	ldr	r3, [r7, #32]
 8006742:	e853 3f00 	ldrex	r3, [r3]
 8006746:	61fb      	str	r3, [r7, #28]
   return(result);
 8006748:	69fb      	ldr	r3, [r7, #28]
 800674a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800674e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	3308      	adds	r3, #8
 8006758:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800675c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800675e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006760:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006762:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006764:	e841 2300 	strex	r3, r2, [r1]
 8006768:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800676a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800676c:	2b00      	cmp	r3, #0
 800676e:	d1e3      	bne.n	8006738 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	4a16      	ldr	r2, [pc, #88]	@ (80067cc <UART_RxISR_8BIT_FIFOEN+0x360>)
 8006774:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	e853 3f00 	ldrex	r3, [r3]
 8006782:	60bb      	str	r3, [r7, #8]
   return(result);
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	f043 0320 	orr.w	r3, r3, #32
 800678a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	461a      	mov	r2, r3
 8006794:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006798:	61bb      	str	r3, [r7, #24]
 800679a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679c:	6979      	ldr	r1, [r7, #20]
 800679e:	69ba      	ldr	r2, [r7, #24]
 80067a0:	e841 2300 	strex	r3, r2, [r1]
 80067a4:	613b      	str	r3, [r7, #16]
   return(result);
 80067a6:	693b      	ldr	r3, [r7, #16]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1e4      	bne.n	8006776 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80067ac:	e007      	b.n	80067be <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	699a      	ldr	r2, [r3, #24]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f042 0208 	orr.w	r2, r2, #8
 80067bc:	619a      	str	r2, [r3, #24]
}
 80067be:	bf00      	nop
 80067c0:	37b0      	adds	r7, #176	@ 0xb0
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	40008000 	.word	0x40008000
 80067cc:	080060fd 	.word	0x080060fd

080067d0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b0ae      	sub	sp, #184	@ 0xb8
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80067de:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	69db      	ldr	r3, [r3, #28]
 80067e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006806:	2b22      	cmp	r3, #34	@ 0x22
 8006808:	f040 8187 	bne.w	8006b1a <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006812:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006816:	e12a      	b.n	8006a6e <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800681e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006826:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800682a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800682e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8006832:	4013      	ands	r3, r2
 8006834:	b29a      	uxth	r2, r3
 8006836:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800683a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006840:	1c9a      	adds	r2, r3, #2
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800684c:	b29b      	uxth	r3, r3
 800684e:	3b01      	subs	r3, #1
 8006850:	b29a      	uxth	r2, r3
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	69db      	ldr	r3, [r3, #28]
 800685e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006862:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006866:	f003 0307 	and.w	r3, r3, #7
 800686a:	2b00      	cmp	r3, #0
 800686c:	d053      	beq.n	8006916 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800686e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006872:	f003 0301 	and.w	r3, r3, #1
 8006876:	2b00      	cmp	r3, #0
 8006878:	d011      	beq.n	800689e <UART_RxISR_16BIT_FIFOEN+0xce>
 800687a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800687e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006882:	2b00      	cmp	r3, #0
 8006884:	d00b      	beq.n	800689e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2201      	movs	r2, #1
 800688c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006894:	f043 0201 	orr.w	r2, r3, #1
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800689e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80068a2:	f003 0302 	and.w	r3, r3, #2
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d011      	beq.n	80068ce <UART_RxISR_16BIT_FIFOEN+0xfe>
 80068aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80068ae:	f003 0301 	and.w	r3, r3, #1
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d00b      	beq.n	80068ce <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2202      	movs	r2, #2
 80068bc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068c4:	f043 0204 	orr.w	r2, r3, #4
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80068d2:	f003 0304 	and.w	r3, r3, #4
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d011      	beq.n	80068fe <UART_RxISR_16BIT_FIFOEN+0x12e>
 80068da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80068de:	f003 0301 	and.w	r3, r3, #1
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d00b      	beq.n	80068fe <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	2204      	movs	r2, #4
 80068ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068f4:	f043 0202 	orr.w	r2, r3, #2
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006904:	2b00      	cmp	r3, #0
 8006906:	d006      	beq.n	8006916 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f7fe fd65 	bl	80053d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800691c:	b29b      	uxth	r3, r3
 800691e:	2b00      	cmp	r3, #0
 8006920:	f040 80a5 	bne.w	8006a6e <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800692a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800692c:	e853 3f00 	ldrex	r3, [r3]
 8006930:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006932:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006934:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006938:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	461a      	mov	r2, r3
 8006942:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006946:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800694a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800694c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800694e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006952:	e841 2300 	strex	r3, r2, [r1]
 8006956:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006958:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800695a:	2b00      	cmp	r3, #0
 800695c:	d1e2      	bne.n	8006924 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	3308      	adds	r3, #8
 8006964:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006966:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006968:	e853 3f00 	ldrex	r3, [r3]
 800696c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800696e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006970:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006974:	f023 0301 	bic.w	r3, r3, #1
 8006978:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	3308      	adds	r3, #8
 8006982:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8006986:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006988:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800698a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800698c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800698e:	e841 2300 	strex	r3, r2, [r1]
 8006992:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006994:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006996:	2b00      	cmp	r3, #0
 8006998:	d1e1      	bne.n	800695e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2220      	movs	r2, #32
 800699e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a60      	ldr	r2, [pc, #384]	@ (8006b34 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d021      	beq.n	80069fc <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d01a      	beq.n	80069fc <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069ce:	e853 3f00 	ldrex	r3, [r3]
 80069d2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80069d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80069da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	461a      	mov	r2, r3
 80069e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80069e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80069ea:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80069ee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80069f0:	e841 2300 	strex	r3, r2, [r1]
 80069f4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80069f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d1e4      	bne.n	80069c6 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d130      	bne.n	8006a66 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a12:	e853 3f00 	ldrex	r3, [r3]
 8006a16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a1a:	f023 0310 	bic.w	r3, r3, #16
 8006a1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	461a      	mov	r2, r3
 8006a28:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006a2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a2e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a34:	e841 2300 	strex	r3, r2, [r1]
 8006a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d1e4      	bne.n	8006a0a <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	69db      	ldr	r3, [r3, #28]
 8006a46:	f003 0310 	and.w	r3, r3, #16
 8006a4a:	2b10      	cmp	r3, #16
 8006a4c:	d103      	bne.n	8006a56 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	2210      	movs	r2, #16
 8006a54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006a5c:	4619      	mov	r1, r3
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f7fe fcc4 	bl	80053ec <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8006a64:	e00e      	b.n	8006a84 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f7fa fbb6 	bl	80011d8 <HAL_UART_RxCpltCallback>
        break;
 8006a6c:	e00a      	b.n	8006a84 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006a6e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d006      	beq.n	8006a84 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8006a76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006a7a:	f003 0320 	and.w	r3, r3, #32
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	f47f aeca 	bne.w	8006818 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a8a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006a8e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d049      	beq.n	8006b2a <UART_RxISR_16BIT_FIFOEN+0x35a>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006a9c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d242      	bcs.n	8006b2a <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	3308      	adds	r3, #8
 8006aaa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aae:	e853 3f00 	ldrex	r3, [r3]
 8006ab2:	623b      	str	r3, [r7, #32]
   return(result);
 8006ab4:	6a3b      	ldr	r3, [r7, #32]
 8006ab6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006aba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	3308      	adds	r3, #8
 8006ac4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8006ac8:	633a      	str	r2, [r7, #48]	@ 0x30
 8006aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006acc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ace:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ad0:	e841 2300 	strex	r3, r2, [r1]
 8006ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d1e3      	bne.n	8006aa4 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	4a16      	ldr	r2, [pc, #88]	@ (8006b38 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8006ae0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	e853 3f00 	ldrex	r3, [r3]
 8006aee:	60fb      	str	r3, [r7, #12]
   return(result);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f043 0320 	orr.w	r3, r3, #32
 8006af6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	461a      	mov	r2, r3
 8006b00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b04:	61fb      	str	r3, [r7, #28]
 8006b06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b08:	69b9      	ldr	r1, [r7, #24]
 8006b0a:	69fa      	ldr	r2, [r7, #28]
 8006b0c:	e841 2300 	strex	r3, r2, [r1]
 8006b10:	617b      	str	r3, [r7, #20]
   return(result);
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d1e4      	bne.n	8006ae2 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006b18:	e007      	b.n	8006b2a <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	699a      	ldr	r2, [r3, #24]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f042 0208 	orr.w	r2, r2, #8
 8006b28:	619a      	str	r2, [r3, #24]
}
 8006b2a:	bf00      	nop
 8006b2c:	37b8      	adds	r7, #184	@ 0xb8
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
 8006b32:	bf00      	nop
 8006b34:	40008000 	.word	0x40008000
 8006b38:	080062b5 	.word	0x080062b5

08006b3c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006b44:	bf00      	nop
 8006b46:	370c      	adds	r7, #12
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006b58:	bf00      	nop
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006b6c:	bf00      	nop
 8006b6e:	370c      	adds	r7, #12
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr

08006b78 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b085      	sub	sp, #20
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d101      	bne.n	8006b8e <HAL_UARTEx_DisableFifoMode+0x16>
 8006b8a:	2302      	movs	r3, #2
 8006b8c:	e027      	b.n	8006bde <HAL_UARTEx_DisableFifoMode+0x66>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2201      	movs	r2, #1
 8006b92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2224      	movs	r2, #36	@ 0x24
 8006b9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f022 0201 	bic.w	r2, r2, #1
 8006bb4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006bbc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	68fa      	ldr	r2, [r7, #12]
 8006bca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2220      	movs	r2, #32
 8006bd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006bdc:	2300      	movs	r3, #0
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3714      	adds	r7, #20
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr

08006bea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b084      	sub	sp, #16
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6078      	str	r0, [r7, #4]
 8006bf2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d101      	bne.n	8006c02 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006bfe:	2302      	movs	r3, #2
 8006c00:	e02d      	b.n	8006c5e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2201      	movs	r2, #1
 8006c06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2224      	movs	r2, #36	@ 0x24
 8006c0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f022 0201 	bic.w	r2, r2, #1
 8006c28:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	683a      	ldr	r2, [r7, #0]
 8006c3a:	430a      	orrs	r2, r1
 8006c3c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f000 f850 	bl	8006ce4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68fa      	ldr	r2, [r7, #12]
 8006c4a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2220      	movs	r2, #32
 8006c50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2200      	movs	r2, #0
 8006c58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c5c:	2300      	movs	r3, #0
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3710      	adds	r7, #16
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}

08006c66 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c66:	b580      	push	{r7, lr}
 8006c68:	b084      	sub	sp, #16
 8006c6a:	af00      	add	r7, sp, #0
 8006c6c:	6078      	str	r0, [r7, #4]
 8006c6e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	d101      	bne.n	8006c7e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006c7a:	2302      	movs	r3, #2
 8006c7c:	e02d      	b.n	8006cda <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2201      	movs	r2, #1
 8006c82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2224      	movs	r2, #36	@ 0x24
 8006c8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	681a      	ldr	r2, [r3, #0]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f022 0201 	bic.w	r2, r2, #1
 8006ca4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	683a      	ldr	r2, [r7, #0]
 8006cb6:	430a      	orrs	r2, r1
 8006cb8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f000 f812 	bl	8006ce4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	68fa      	ldr	r2, [r7, #12]
 8006cc6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2220      	movs	r2, #32
 8006ccc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006cd8:	2300      	movs	r3, #0
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3710      	adds	r7, #16
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
	...

08006ce4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b085      	sub	sp, #20
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d108      	bne.n	8006d06 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006d04:	e031      	b.n	8006d6a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006d06:	2308      	movs	r3, #8
 8006d08:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006d0a:	2308      	movs	r3, #8
 8006d0c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	0e5b      	lsrs	r3, r3, #25
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	f003 0307 	and.w	r3, r3, #7
 8006d1c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	0f5b      	lsrs	r3, r3, #29
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	f003 0307 	and.w	r3, r3, #7
 8006d2c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d2e:	7bbb      	ldrb	r3, [r7, #14]
 8006d30:	7b3a      	ldrb	r2, [r7, #12]
 8006d32:	4911      	ldr	r1, [pc, #68]	@ (8006d78 <UARTEx_SetNbDataToProcess+0x94>)
 8006d34:	5c8a      	ldrb	r2, [r1, r2]
 8006d36:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006d3a:	7b3a      	ldrb	r2, [r7, #12]
 8006d3c:	490f      	ldr	r1, [pc, #60]	@ (8006d7c <UARTEx_SetNbDataToProcess+0x98>)
 8006d3e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d40:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d44:	b29a      	uxth	r2, r3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d4c:	7bfb      	ldrb	r3, [r7, #15]
 8006d4e:	7b7a      	ldrb	r2, [r7, #13]
 8006d50:	4909      	ldr	r1, [pc, #36]	@ (8006d78 <UARTEx_SetNbDataToProcess+0x94>)
 8006d52:	5c8a      	ldrb	r2, [r1, r2]
 8006d54:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006d58:	7b7a      	ldrb	r2, [r7, #13]
 8006d5a:	4908      	ldr	r1, [pc, #32]	@ (8006d7c <UARTEx_SetNbDataToProcess+0x98>)
 8006d5c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d5e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d62:	b29a      	uxth	r2, r3
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006d6a:	bf00      	nop
 8006d6c:	3714      	adds	r7, #20
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr
 8006d76:	bf00      	nop
 8006d78:	08006e34 	.word	0x08006e34
 8006d7c:	08006e3c 	.word	0x08006e3c

08006d80 <memset>:
 8006d80:	4402      	add	r2, r0
 8006d82:	4603      	mov	r3, r0
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d100      	bne.n	8006d8a <memset+0xa>
 8006d88:	4770      	bx	lr
 8006d8a:	f803 1b01 	strb.w	r1, [r3], #1
 8006d8e:	e7f9      	b.n	8006d84 <memset+0x4>

08006d90 <__libc_init_array>:
 8006d90:	b570      	push	{r4, r5, r6, lr}
 8006d92:	4d0d      	ldr	r5, [pc, #52]	@ (8006dc8 <__libc_init_array+0x38>)
 8006d94:	4c0d      	ldr	r4, [pc, #52]	@ (8006dcc <__libc_init_array+0x3c>)
 8006d96:	1b64      	subs	r4, r4, r5
 8006d98:	10a4      	asrs	r4, r4, #2
 8006d9a:	2600      	movs	r6, #0
 8006d9c:	42a6      	cmp	r6, r4
 8006d9e:	d109      	bne.n	8006db4 <__libc_init_array+0x24>
 8006da0:	4d0b      	ldr	r5, [pc, #44]	@ (8006dd0 <__libc_init_array+0x40>)
 8006da2:	4c0c      	ldr	r4, [pc, #48]	@ (8006dd4 <__libc_init_array+0x44>)
 8006da4:	f000 f818 	bl	8006dd8 <_init>
 8006da8:	1b64      	subs	r4, r4, r5
 8006daa:	10a4      	asrs	r4, r4, #2
 8006dac:	2600      	movs	r6, #0
 8006dae:	42a6      	cmp	r6, r4
 8006db0:	d105      	bne.n	8006dbe <__libc_init_array+0x2e>
 8006db2:	bd70      	pop	{r4, r5, r6, pc}
 8006db4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006db8:	4798      	blx	r3
 8006dba:	3601      	adds	r6, #1
 8006dbc:	e7ee      	b.n	8006d9c <__libc_init_array+0xc>
 8006dbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dc2:	4798      	blx	r3
 8006dc4:	3601      	adds	r6, #1
 8006dc6:	e7f2      	b.n	8006dae <__libc_init_array+0x1e>
 8006dc8:	08006e4c 	.word	0x08006e4c
 8006dcc:	08006e4c 	.word	0x08006e4c
 8006dd0:	08006e4c 	.word	0x08006e4c
 8006dd4:	08006e50 	.word	0x08006e50

08006dd8 <_init>:
 8006dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dda:	bf00      	nop
 8006ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dde:	bc08      	pop	{r3}
 8006de0:	469e      	mov	lr, r3
 8006de2:	4770      	bx	lr

08006de4 <_fini>:
 8006de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006de6:	bf00      	nop
 8006de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dea:	bc08      	pop	{r3}
 8006dec:	469e      	mov	lr, r3
 8006dee:	4770      	bx	lr
