// AUTO-GENERATED by tools/gen_sh4_ir_tables.py â€“ DO NOT EDIT
#pragma once
ADD_IMM = 183,
ADD_REG = 184,
BRA = 185,
FMOV_LOAD_R0 = 186,
FMOV_STORE_PREDEC = 187,
FMOV_STORE_R0 = 188,
ILLEGAL = 189,
JSR = 190,
LOAD16_IMM = 191,
LOAD16_PC = 192,
LOAD16_R0 = 193,
LOAD32_IMM = 194,
LOAD32_PC = 195,
LOAD32_R0 = 196,
LOAD8_R0 = 197,
MOV_IMM = 198,
MOV_REG = 199,
RTS = 200,
STORE16_R0 = 201,
STORE16_R0_REG = 202,
STORE16_Rm_R0RN = 203,
STORE32_R0 = 204,
STORE32_R0_REG = 205,
STORE32_Rm_R0RN = 206,
STORE8_R0 = 207,
STORE8_R0_REG = 208,
STORE8_Rm_R0RN = 209,
STSL_MACL_PREDEC = 210,
STSL_PR_PREDEC = 211,
