// Seed: 3644677979
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_2 = id_2;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input wor id_2,
    input wor id_3,
    input uwire id_4
    , id_7,
    input supply1 id_5
);
  id_8 :
  assert property (@(posedge id_2) 1)
  else $display(id_5);
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
