strict digraph "" {
	node [label="\N"];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f271baf0390>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="16:AS
q = ram[addr];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ram', 'addr']"];
}
