
Efinity Interface Designer Timing Report
Version: 2023.2.307
Date: 2024-04-21 19:01

Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.

Device: T120F324
Project: Uartecho
Timing Model: C4 (final)

---------- 1. PLL Timing Report (begin) ----------

+--------------+----------+-----------------+--------------------------+----------+-------------------+---------------------------------+---------------------------------+
| PLL Instance | Resource | Reference Clock | Core Clock Reference Pin | FB Mode  | Core Feedback Pin | PLL Compensation Delay Max (ns) | PLL Compensation Delay Min (ns) |
+--------------+----------+-----------------+--------------------------+----------+-------------------+---------------------------------+---------------------------------+
|    my_pll    | PLL_TR0  |     external    |                          | internal |                   |               N/A               |               N/A               |
+--------------+----------+-----------------+--------------------------+----------+-------------------+---------------------------------+---------------------------------+

+--------------+-------------+-----------------------+
|    Clock     | Period (ns) | Phase Shift (degrees) |
+--------------+-------------+-----------------------+
| io_systemClk |   49.9949   |           0           |
+--------------+-------------+-----------------------+

---------- PLL Timing Report (end) ----------

---------- 2. GPIO Timing Report (begin) ----------

Non-registered GPIO Configuration:
===================================

+---------------+---------------+-----------+----------+----------+
| Instance Name |    Pin Name   | Parameter | Max (ns) | Min (ns) |
+---------------+---------------+-----------+----------+----------+
| my_pll_refclk | my_pll_refclk |  GPIO_IN  |  1.476   |  0.738   |
+---------------+---------------+-----------+----------+----------+

Registered GPIO Configuration:
===============================

+----------------------------+--------------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+
|       Instance Name        |  Clock Pin   | Max Setup (ns) | Min Setup (ns) | Max Hold (ns) | Min Hold (ns) | Max Clock To Out (ns) | Min Clock To Out (ns) |
+----------------------------+--------------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+
| system_spi_0_io_sclk_write | io_systemClk |                |                |               |               |         4.539         |         2.269         |
|     system_spi_0_io_ss     | io_systemClk |                |                |               |               |         4.539         |         2.269         |
|   system_spi_0_io_data_0   | io_systemClk |     1.891      |     0.946      |     -0.148    |     -0.074    |                       |                       |
|   system_spi_0_io_data_0   | io_systemClk |                |                |               |               |         4.539         |         2.237         |
|   system_spi_0_io_data_1   | io_systemClk |     1.891      |     0.946      |     -0.148    |     -0.074    |                       |                       |
|   system_spi_0_io_data_1   | io_systemClk |                |                |               |               |         4.539         |         2.237         |
|   system_spi_0_io_data_2   | io_systemClk |     1.891      |     0.946      |     -0.148    |     -0.074    |                       |                       |
|   system_spi_0_io_data_2   | io_systemClk |                |                |               |               |         4.539         |         2.237         |
|   system_spi_0_io_data_3   | io_systemClk |     1.891      |     0.946      |     -0.148    |     -0.074    |                       |                       |
|   system_spi_0_io_data_3   | io_systemClk |                |                |               |               |         4.539         |         2.237         |
+----------------------------+--------------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+

---------- GPIO Timing Report (end) ----------

---------- 3. LVDS Rx Timing Report (begin) ----------

Non-registered LVDS GPIO Configuration:
========================================

+----------------------+----------------------+-----------+----------+----------+
|    Instance Name     |       Pin Name       | Parameter | Max (ns) | Min (ns) |
+----------------------+----------------------+-----------+----------+----------+
|    io_asyncResetn    |    io_asyncResetn    |  GPIO_IN  |  1.714   |  0.857   |
| system_uart_0_io_rxd | system_uart_0_io_rxd |  GPIO_IN  |  1.714   |  0.857   |
| system_uart_0_io_txd | system_uart_0_io_txd |  GPIO_OUT |  3.542   |  1.771   |
+----------------------+----------------------+-----------+----------+----------+

---------- LVDS Rx Timing Report (end) ----------

---------- 4. JTAG Timing Report (begin) ----------

+---------------+----------------+-----------+----------+----------+
| Instance Name |    Pin Name    | Parameter | Max (ns) | Min (ns) |
+---------------+----------------+-----------+----------+----------+
|   jtag_inst1  | jtag_inst1_TDI |  JTAG_IN  |  2.415   |  1.208   |
|   jtag_inst1  | jtag_inst1_TMS |  JTAG_IN  |  1.755   |  0.877   |
+---------------+----------------+-----------+----------+----------+

---------- JTAG Timing Report (end) ----------
