{"Source Block": ["zipcpu/rtl/core/prefetch.v@102:116@HdlStmProcess", "\t\t\t\to_wb_stb <= 1'b0;\n\t\tend\n\n\treg\tinvalid;\n\tinitial\tinvalid = 1'b0;\n\talways @(posedge i_clk)\n\t\tif (!o_wb_cyc)\n\t\t\tinvalid <= 1'b0;\n\t\telse if ((i_new_pc)||(i_clear_cache))\n\t\t\tinvalid <= (!o_wb_stb);\n\n\talways @(posedge i_clk)\n\t\tif (i_new_pc)\n\t\t\to_wb_addr <= i_pc;\n\t\telse if ((!o_wb_cyc)&&(i_stalled_n)&&(!invalid))\n"], "Clone Blocks": [["zipcpu/rtl/core/prefetch.v@108:122", "\t\tif (!o_wb_cyc)\n\t\t\tinvalid <= 1'b0;\n\t\telse if ((i_new_pc)||(i_clear_cache))\n\t\t\tinvalid <= (!o_wb_stb);\n\n\talways @(posedge i_clk)\n\t\tif (i_new_pc)\n\t\t\to_wb_addr <= i_pc;\n\t\telse if ((!o_wb_cyc)&&(i_stalled_n)&&(!invalid))\n\t\t\to_wb_addr <= o_wb_addr + 1'b1;\n\n\talways @(posedge i_clk)\n\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\t\to_i <= i_wb_data;\n\n"]], "Diff Content": {"Delete": [[111, "\t\t\tinvalid <= (!o_wb_stb);\n"]], "Add": [[111, "\t\t\tinvalid <= 1'b1;\n"]]}}