#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001552eef97d0 .scope module, "register_file_tb" "register_file_tb" 2 1;
 .timescale 0 0;
v000001552ef03010_0 .net "a", 31 0, L_000001552ef094d0;  1 drivers
v000001552ef03ec0_0 .var "clk", 0 0;
v000001552ef03f60_0 .net "data_out1", 31 0, v000001552eed2510_0;  1 drivers
v000001552ef03ba0_0 .net "data_out2", 31 0, v000001552eed25b0_0;  1 drivers
v000001552ef03b00_0 .var/i "i", 31 0;
v000001552ef03560_0 .var "read_addr1", 4 0;
v000001552ef03c40_0 .var "read_addr2", 4 0;
v000001552ef03920_0 .var "read_enable", 0 0;
v000001552ef03e20_0 .var "reset", 0 0;
v000001552ef039c0_0 .var "write_addr", 4 0;
v000001552ef04000_0 .var "write_data", 31 0;
v000001552ef03100_0 .var "write_enable", 0 0;
S_000001552eef9960 .scope module, "rf" "register_file" 2 14, 3 1 0, S_000001552eef97d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read_enable";
    .port_info 3 /INPUT 5 "read_addr1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "data_out1";
    .port_info 9 /OUTPUT 32 "data_out2";
    .port_info 10 /OUTPUT 32 "a";
v000001552eef9100_31 .array/port v000001552eef9100, 31;
L_000001552ef094d0 .functor BUFZ 32, v000001552eef9100_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001552eefa080_0 .net "a", 31 0, L_000001552ef094d0;  alias, 1 drivers
v000001552effbd10_0 .net "clk", 0 0, v000001552ef03ec0_0;  1 drivers
v000001552eef9100 .array "data", 31 0, 31 0;
v000001552eed2510_0 .var "data_out1", 31 0;
v000001552eed25b0_0 .var "data_out2", 31 0;
v000001552eed2650_0 .var/i "i", 31 0;
v000001552eed26f0_0 .net "read_addr1", 4 0, v000001552ef03560_0;  1 drivers
v000001552eed2790_0 .net "read_addr2", 4 0, v000001552ef03c40_0;  1 drivers
v000001552eed2830_0 .net "read_enable", 0 0, v000001552ef03920_0;  1 drivers
v000001552eed28d0_0 .net "reset", 0 0, v000001552ef03e20_0;  1 drivers
v000001552ef02e30_0 .net "write_addr", 4 0, v000001552ef039c0_0;  1 drivers
v000001552ef02ed0_0 .net "write_data", 31 0, v000001552ef04000_0;  1 drivers
v000001552ef02f70_0 .net "write_enable", 0 0, v000001552ef03100_0;  1 drivers
v000001552eef9100_0 .array/port v000001552eef9100, 0;
v000001552eef9100_1 .array/port v000001552eef9100, 1;
E_000001552effa690/0 .event anyedge, v000001552eed2830_0, v000001552eed26f0_0, v000001552eef9100_0, v000001552eef9100_1;
v000001552eef9100_2 .array/port v000001552eef9100, 2;
v000001552eef9100_3 .array/port v000001552eef9100, 3;
v000001552eef9100_4 .array/port v000001552eef9100, 4;
v000001552eef9100_5 .array/port v000001552eef9100, 5;
E_000001552effa690/1 .event anyedge, v000001552eef9100_2, v000001552eef9100_3, v000001552eef9100_4, v000001552eef9100_5;
v000001552eef9100_6 .array/port v000001552eef9100, 6;
v000001552eef9100_7 .array/port v000001552eef9100, 7;
v000001552eef9100_8 .array/port v000001552eef9100, 8;
v000001552eef9100_9 .array/port v000001552eef9100, 9;
E_000001552effa690/2 .event anyedge, v000001552eef9100_6, v000001552eef9100_7, v000001552eef9100_8, v000001552eef9100_9;
v000001552eef9100_10 .array/port v000001552eef9100, 10;
v000001552eef9100_11 .array/port v000001552eef9100, 11;
v000001552eef9100_12 .array/port v000001552eef9100, 12;
v000001552eef9100_13 .array/port v000001552eef9100, 13;
E_000001552effa690/3 .event anyedge, v000001552eef9100_10, v000001552eef9100_11, v000001552eef9100_12, v000001552eef9100_13;
v000001552eef9100_14 .array/port v000001552eef9100, 14;
v000001552eef9100_15 .array/port v000001552eef9100, 15;
v000001552eef9100_16 .array/port v000001552eef9100, 16;
v000001552eef9100_17 .array/port v000001552eef9100, 17;
E_000001552effa690/4 .event anyedge, v000001552eef9100_14, v000001552eef9100_15, v000001552eef9100_16, v000001552eef9100_17;
v000001552eef9100_18 .array/port v000001552eef9100, 18;
v000001552eef9100_19 .array/port v000001552eef9100, 19;
v000001552eef9100_20 .array/port v000001552eef9100, 20;
v000001552eef9100_21 .array/port v000001552eef9100, 21;
E_000001552effa690/5 .event anyedge, v000001552eef9100_18, v000001552eef9100_19, v000001552eef9100_20, v000001552eef9100_21;
v000001552eef9100_22 .array/port v000001552eef9100, 22;
v000001552eef9100_23 .array/port v000001552eef9100, 23;
v000001552eef9100_24 .array/port v000001552eef9100, 24;
v000001552eef9100_25 .array/port v000001552eef9100, 25;
E_000001552effa690/6 .event anyedge, v000001552eef9100_22, v000001552eef9100_23, v000001552eef9100_24, v000001552eef9100_25;
v000001552eef9100_26 .array/port v000001552eef9100, 26;
v000001552eef9100_27 .array/port v000001552eef9100, 27;
v000001552eef9100_28 .array/port v000001552eef9100, 28;
v000001552eef9100_29 .array/port v000001552eef9100, 29;
E_000001552effa690/7 .event anyedge, v000001552eef9100_26, v000001552eef9100_27, v000001552eef9100_28, v000001552eef9100_29;
v000001552eef9100_30 .array/port v000001552eef9100, 30;
E_000001552effa690/8 .event anyedge, v000001552eef9100_30, v000001552eef9100_31, v000001552eed2790_0;
E_000001552effa690 .event/or E_000001552effa690/0, E_000001552effa690/1, E_000001552effa690/2, E_000001552effa690/3, E_000001552effa690/4, E_000001552effa690/5, E_000001552effa690/6, E_000001552effa690/7, E_000001552effa690/8;
E_000001552effa790 .event posedge, v000001552eed28d0_0, v000001552effbd10_0;
    .scope S_000001552eef9960;
T_0 ;
    %wait E_000001552effa790;
    %load/vec4 v000001552eed28d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001552eed2650_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001552eed2650_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001552eed2650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001552eef9100, 0, 4;
    %load/vec4 v000001552eed2650_0;
    %addi 1, 0, 32;
    %store/vec4 v000001552eed2650_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001552ef02f70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v000001552ef02ed0_0;
    %load/vec4 v000001552ef02e30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001552eef9100, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001552eef9960;
T_1 ;
    %wait E_000001552effa690;
    %load/vec4 v000001552eed2830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001552eed26f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001552eef9100, 4;
    %store/vec4 v000001552eed2510_0, 0, 32;
    %load/vec4 v000001552eed2790_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001552eef9100, 4;
    %store/vec4 v000001552eed25b0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v000001552eed2510_0, 0, 32;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v000001552eed25b0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001552eef97d0;
T_2 ;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v000001552ef03ec0_0;
    %inv;
    %store/vec4 v000001552ef03ec0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001552eef97d0;
T_3 ;
    %vpi_call 2 31 "$dumpfile", "Dumpfiles/register_file.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001552eef97d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001552ef03100_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001552ef04000_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001552ef039c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001552ef03920_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001552ef03560_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001552ef03c40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001552ef03ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001552ef03e20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001552ef03e20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001552ef03e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001552ef03100_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001552ef03b00_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001552ef03b00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %delay 10, 0;
    %load/vec4 v000001552ef03b00_0;
    %pad/s 5;
    %store/vec4 v000001552ef039c0_0, 0, 5;
    %load/vec4 v000001552ef03b00_0;
    %store/vec4 v000001552ef04000_0, 0, 32;
    %load/vec4 v000001552ef03b00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001552ef03b00_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001552ef03100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001552ef03920_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001552ef03560_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001552ef03c40_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v000001552ef03c40_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Testbench/register_file_tb.v";
    "Components/register_file.v";
