

================================================================
== Vitis HLS Report for 'load_layer_params_from_DRAM'
================================================================
* Date:           Tue Mar 28 06:22:00 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      612|      612|  6.120 us|  6.120 us|  612|  612|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH  |      589|      589|         3|          1|          1|   588|       yes|
        |- BIAS                                                        |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1 : II = 1, D = 2, States = { 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 23 22 
22 --> 21 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_group_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %kernel_group_offset"   --->   Operation 24 'read' 'kernel_group_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_offset = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %kernel_group_offset_read, i2 0" [utils.cpp:70]   --->   Operation 25 'bitconcatenate' 'kernel_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_offset_cast = zext i6 %kernel_offset" [utils.cpp:70]   --->   Operation 26 'zext' 'kernel_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (4.52ns)   --->   "%empty = mul i15 %kernel_offset_cast, i15 294" [utils.cpp:70]   --->   Operation 27 'mul' 'empty' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weights"   --->   Operation 28 'read' 'weights_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %empty" [utils.cpp:70]   --->   Operation 29 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.52ns)   --->   "%empty_36 = add i64 %p_cast, i64 %weights_read" [utils.cpp:70]   --->   Operation 30 'add' 'empty_36' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_36, i32 1, i32 63" [utils.cpp:73]   --->   Operation 31 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i63 %trunc_ln" [utils.cpp:73]   --->   Operation 32 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln73" [utils.cpp:73]   --->   Operation 33 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 34 [7/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 34 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 35 [6/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 35 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 36 [5/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 36 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 37 [4/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 37 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 38 [3/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 38 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 39 [2/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 39 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias"   --->   Operation 40 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 41 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 42 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 43 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%p_read72 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 44 'read' 'p_read72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_11, void @empty_2, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 46 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln73 = br void" [utils.cpp:73]   --->   Operation 47 'br' 'br_ln73' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 5.67>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i10 0, void, i10 %add_ln73_1, void %.split316" [utils.cpp:73]   --->   Operation 48 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%f = phi i3 0, void, i3 %select_ln73_1, void %.split316" [utils.cpp:73]   --->   Operation 49 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i8 0, void, i8 %select_ln76_2, void %.split316" [utils.cpp:76]   --->   Operation 50 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%c = phi i2 0, void, i2 %select_ln76_1, void %.split316" [utils.cpp:76]   --->   Operation 51 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 0, void, i6 %select_ln79_2, void %.split316" [utils.cpp:79]   --->   Operation 52 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%kh = phi i3 0, void, i3 %select_ln79_1, void %.split316" [utils.cpp:84]   --->   Operation 53 'phi' 'kh' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%kw = phi i3 0, void, i3 %add_ln82, void %.split316" [utils.cpp:82]   --->   Operation 54 'phi' 'kw' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln73_1 = add i10 %indvar_flatten33, i10 1" [utils.cpp:73]   --->   Operation 55 'add' 'add_ln73_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (1.77ns)   --->   "%icmp_ln73 = icmp_eq  i10 %indvar_flatten33, i10 588" [utils.cpp:73]   --->   Operation 57 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.split9, void" [utils.cpp:73]   --->   Operation 58 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (1.65ns)   --->   "%add_ln73 = add i3 %f, i3 1" [utils.cpp:73]   --->   Operation 59 'add' 'add_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (1.55ns)   --->   "%icmp_ln76 = icmp_eq  i8 %indvar_flatten11, i8 147" [utils.cpp:76]   --->   Operation 60 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln73)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (0.99ns)   --->   "%select_ln73 = select i1 %icmp_ln76, i2 0, i2 %c" [utils.cpp:73]   --->   Operation 61 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.98ns)   --->   "%select_ln73_1 = select i1 %icmp_ln76, i3 %add_ln73, i3 %f" [utils.cpp:73]   --->   Operation 62 'select' 'select_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.97ns)   --->   "%xor_ln73 = xor i1 %icmp_ln76, i1 1" [utils.cpp:73]   --->   Operation 63 'xor' 'xor_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (1.42ns)   --->   "%icmp_ln79 = icmp_eq  i6 %indvar_flatten, i6 49" [utils.cpp:79]   --->   Operation 64 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln73)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln73_1 = and i1 %icmp_ln79, i1 %xor_ln73" [utils.cpp:73]   --->   Operation 65 'and' 'and_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (1.56ns)   --->   "%add_ln76 = add i2 %select_ln73, i2 1" [utils.cpp:76]   --->   Operation 66 'add' 'add_ln76' <Predicate = (!icmp_ln73)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.97ns)   --->   "%or_ln76 = or i1 %and_ln73_1, i1 %icmp_ln76" [utils.cpp:76]   --->   Operation 67 'or' 'or_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (0.99ns)   --->   "%select_ln76_1 = select i1 %and_ln73_1, i2 %add_ln76, i2 %select_ln73" [utils.cpp:76]   --->   Operation 68 'select' 'select_ln76_1' <Predicate = (!icmp_ln73)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln79_1 = add i6 %indvar_flatten, i6 1" [utils.cpp:79]   --->   Operation 69 'add' 'add_ln79_1' <Predicate = (!icmp_ln73)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (1.18ns)   --->   "%select_ln79_2 = select i1 %or_ln76, i6 1, i6 %add_ln79_1" [utils.cpp:79]   --->   Operation 70 'select' 'select_ln79_2' <Predicate = (!icmp_ln73)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 71 [1/1] (1.91ns)   --->   "%add_ln76_1 = add i8 %indvar_flatten11, i8 1" [utils.cpp:76]   --->   Operation 71 'add' 'add_ln76_1' <Predicate = (!icmp_ln73)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (1.24ns)   --->   "%select_ln76_2 = select i1 %icmp_ln76, i8 1, i8 %add_ln76_1" [utils.cpp:76]   --->   Operation 72 'select' 'select_ln76_2' <Predicate = (!icmp_ln73)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i3 %select_ln73_1" [utils.cpp:84]   --->   Operation 73 'zext' 'zext_ln84' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln73_1, i2 0" [utils.cpp:84]   --->   Operation 74 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i5 %tmp_7" [utils.cpp:84]   --->   Operation 75 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (1.78ns)   --->   "%sub_ln84 = sub i6 %zext_ln84_1, i6 %zext_ln84" [utils.cpp:84]   --->   Operation 76 'sub' 'sub_ln84' <Predicate = (!icmp_ln73)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i6 %sub_ln84" [utils.cpp:76]   --->   Operation 77 'sext' 'sext_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (1.13ns)   --->   "%icmp_ln82 = icmp_eq  i3 %kw, i3 7" [utils.cpp:82]   --->   Operation 78 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln73)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln76)   --->   "%and_ln73 = and i1 %icmp_ln82, i1 %xor_ln73" [utils.cpp:73]   --->   Operation 79 'and' 'and_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.98ns)   --->   "%select_ln76 = select i1 %or_ln76, i3 0, i3 %kh" [utils.cpp:76]   --->   Operation 80 'select' 'select_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i2 %select_ln76_1" [utils.cpp:84]   --->   Operation 81 'zext' 'zext_ln84_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (1.82ns)   --->   "%add_ln84 = add i7 %sext_ln76, i7 %zext_ln84_2" [utils.cpp:84]   --->   Operation 82 'add' 'add_ln84' <Predicate = (!icmp_ln73)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln84 = shl i7 %add_ln84, i7 3" [utils.cpp:84]   --->   Operation 83 'shl' 'shl_ln84' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln84_1 = sub i7 %shl_ln84, i7 %add_ln84" [utils.cpp:84]   --->   Operation 84 'sub' 'sub_ln84_1' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln76)   --->   "%xor_ln76 = xor i1 %icmp_ln79, i1 1" [utils.cpp:76]   --->   Operation 85 'xor' 'xor_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln76)   --->   "%or_ln76_1 = or i1 %icmp_ln76, i1 %xor_ln76" [utils.cpp:76]   --->   Operation 86 'or' 'or_ln76_1' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76 = and i1 %and_ln73, i1 %or_ln76_1" [utils.cpp:76]   --->   Operation 87 'and' 'and_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (1.65ns)   --->   "%add_ln79 = add i3 %select_ln76, i3 1" [utils.cpp:79]   --->   Operation 88 'add' 'add_ln79' <Predicate = (!icmp_ln73)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%or_ln79 = or i1 %and_ln76, i1 %and_ln73_1" [utils.cpp:79]   --->   Operation 89 'or' 'or_ln79' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%or_ln79_1 = or i1 %or_ln79, i1 %icmp_ln76" [utils.cpp:79]   --->   Operation 90 'or' 'or_ln79_1' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln79 = select i1 %or_ln79_1, i3 0, i3 %kw" [utils.cpp:79]   --->   Operation 91 'select' 'select_ln79' <Predicate = (!icmp_ln73)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.98ns)   --->   "%select_ln79_1 = select i1 %and_ln76, i3 %add_ln79, i3 %select_ln76" [utils.cpp:79]   --->   Operation 92 'select' 'select_ln79_1' <Predicate = (!icmp_ln73)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i3 %select_ln79" [utils.cpp:84]   --->   Operation 93 'zext' 'zext_ln84_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln84_1 = add i7 %sub_ln84_1, i7 %zext_ln84_3" [utils.cpp:84]   --->   Operation 94 'add' 'add_ln84_1' <Predicate = (!icmp_ln73)> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 95 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr" [utils.cpp:84]   --->   Operation 95 'read' 'wt_addr_read' <Predicate = (!icmp_ln73)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 96 [1/1] (1.30ns)   --->   "%switch_ln84 = switch i3 %select_ln79_1, void %branch6, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4, i3 5, void %branch5" [utils.cpp:84]   --->   Operation 96 'switch' 'switch_ln84' <Predicate = (!icmp_ln73)> <Delay = 1.30>
ST_11 : Operation 97 [1/1] (1.65ns)   --->   "%add_ln82 = add i3 %select_ln79, i3 1" [utils.cpp:82]   --->   Operation 97 'add' 'add_ln82' <Predicate = (!icmp_ln73)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 588, i64 588, i64 588"   --->   Operation 100 'speclooptripcount' 'empty_38' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 103 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln84_4 = zext i7 %add_ln84_1" [utils.cpp:84]   --->   Operation 106 'zext' 'zext_ln84_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%weight_buf_addr = getelementptr i16 %weight_buf, i64 0, i64 %zext_ln84_4" [utils.cpp:84]   --->   Operation 107 'getelementptr' 'weight_buf_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%weight_buf1_addr = getelementptr i16 %weight_buf1, i64 0, i64 %zext_ln84_4" [utils.cpp:84]   --->   Operation 108 'getelementptr' 'weight_buf1_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%weight_buf2_addr = getelementptr i16 %weight_buf2, i64 0, i64 %zext_ln84_4" [utils.cpp:84]   --->   Operation 109 'getelementptr' 'weight_buf2_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%weight_buf3_addr = getelementptr i16 %weight_buf3, i64 0, i64 %zext_ln84_4" [utils.cpp:84]   --->   Operation 110 'getelementptr' 'weight_buf3_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%weight_buf4_addr = getelementptr i16 %weight_buf4, i64 0, i64 %zext_ln84_4" [utils.cpp:84]   --->   Operation 111 'getelementptr' 'weight_buf4_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%weight_buf5_addr = getelementptr i16 %weight_buf5, i64 0, i64 %zext_ln84_4" [utils.cpp:84]   --->   Operation 112 'getelementptr' 'weight_buf5_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%weight_buf6_addr = getelementptr i16 %weight_buf6, i64 0, i64 %zext_ln84_4" [utils.cpp:84]   --->   Operation 113 'getelementptr' 'weight_buf6_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [utils.cpp:82]   --->   Operation 114 'specloopname' 'specloopname_ln82' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %wt_addr_read, i7 %weight_buf5_addr" [utils.cpp:84]   --->   Operation 115 'store' 'store_ln84' <Predicate = (select_ln79_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.split316" [utils.cpp:84]   --->   Operation 116 'br' 'br_ln84' <Predicate = (select_ln79_1 == 5)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %wt_addr_read, i7 %weight_buf4_addr" [utils.cpp:84]   --->   Operation 117 'store' 'store_ln84' <Predicate = (select_ln79_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.split316" [utils.cpp:84]   --->   Operation 118 'br' 'br_ln84' <Predicate = (select_ln79_1 == 4)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %wt_addr_read, i7 %weight_buf3_addr" [utils.cpp:84]   --->   Operation 119 'store' 'store_ln84' <Predicate = (select_ln79_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.split316" [utils.cpp:84]   --->   Operation 120 'br' 'br_ln84' <Predicate = (select_ln79_1 == 3)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %wt_addr_read, i7 %weight_buf2_addr" [utils.cpp:84]   --->   Operation 121 'store' 'store_ln84' <Predicate = (select_ln79_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.split316" [utils.cpp:84]   --->   Operation 122 'br' 'br_ln84' <Predicate = (select_ln79_1 == 2)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %wt_addr_read, i7 %weight_buf1_addr" [utils.cpp:84]   --->   Operation 123 'store' 'store_ln84' <Predicate = (select_ln79_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.split316" [utils.cpp:84]   --->   Operation 124 'br' 'br_ln84' <Predicate = (select_ln79_1 == 1)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %wt_addr_read, i7 %weight_buf_addr" [utils.cpp:84]   --->   Operation 125 'store' 'store_ln84' <Predicate = (select_ln79_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.split316" [utils.cpp:84]   --->   Operation 126 'br' 'br_ln84' <Predicate = (select_ln79_1 == 0)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %wt_addr_read, i7 %weight_buf6_addr" [utils.cpp:84]   --->   Operation 127 'store' 'store_ln84' <Predicate = (select_ln79_1 == 7) | (select_ln79_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.split316" [utils.cpp:84]   --->   Operation 128 'br' 'br_ln84' <Predicate = (select_ln79_1 == 7) | (select_ln79_1 == 6)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 3.52>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%bias_buf9_04 = alloca i32 1"   --->   Operation 129 'alloca' 'bias_buf9_04' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32 1"   --->   Operation 130 'alloca' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%write_flag9_0 = alloca i32 1"   --->   Operation 131 'alloca' 'write_flag9_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%bias_buf8_05 = alloca i32 1"   --->   Operation 132 'alloca' 'bias_buf8_05' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%bias_buf_06 = alloca i32 1"   --->   Operation 133 'alloca' 'bias_buf_06' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%write_flag6_0 = alloca i32 1"   --->   Operation 134 'alloca' 'write_flag6_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%bias_buf7_07 = alloca i32 1"   --->   Operation 135 'alloca' 'bias_buf7_07' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%write_flag3_0 = alloca i32 1"   --->   Operation 136 'alloca' 'write_flag3_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %kernel_group_offset_read, i3 0"   --->   Operation 137 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%p_cast2 = zext i7 %tmp"   --->   Operation 138 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (3.52ns)   --->   "%empty_39 = add i64 %p_cast2, i64 %bias_read"   --->   Operation 139 'add' 'empty_39' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_39, i32 1, i32 63" [utils.cpp:91]   --->   Operation 140 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i63 %trunc_ln2" [utils.cpp:91]   --->   Operation 141 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%wt_addr_1 = getelementptr i16 %wt, i64 %sext_ln91" [utils.cpp:91]   --->   Operation 142 'getelementptr' 'wt_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln91 = store i1 0, i1 %write_flag3_0" [utils.cpp:91]   --->   Operation 143 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln91 = store i1 0, i1 %write_flag6_0" [utils.cpp:91]   --->   Operation 144 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln91 = store i1 0, i1 %write_flag9_0" [utils.cpp:91]   --->   Operation 145 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln91 = store i1 0, i1 %write_flag_0" [utils.cpp:91]   --->   Operation 146 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 147 [7/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 147 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 148 [6/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 148 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 149 [5/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 149 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 150 [4/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 150 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 151 [3/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 151 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 152 [2/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 152 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 153 [1/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 153 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 154 [1/1] (1.58ns)   --->   "%br_ln91 = br void" [utils.cpp:91]   --->   Operation 154 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>

State 21 <SV = 18> <Delay = 1.65>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%f_1 = phi i3 0, void, i3 %add_ln91, void %.split21" [utils.cpp:91]   --->   Operation 155 'phi' 'f_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (1.65ns)   --->   "%add_ln91 = add i3 %f_1, i3 1" [utils.cpp:91]   --->   Operation 156 'add' 'add_ln91' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 157 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (1.13ns)   --->   "%icmp_ln91 = icmp_eq  i3 %f_1, i3 4" [utils.cpp:91]   --->   Operation 158 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 159 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split, void" [utils.cpp:91]   --->   Operation 160 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i3 %f_1" [utils.cpp:93]   --->   Operation 161 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (1.30ns)   --->   "%switch_ln93 = switch i2 %trunc_ln93, void %branch10, i2 0, void %.split..split21_crit_edge, i2 1, void %branch8, i2 2, void %branch9" [utils.cpp:93]   --->   Operation 162 'switch' 'switch_ln93' <Predicate = (!icmp_ln91)> <Delay = 1.30>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 163 'br' 'br_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [utils.cpp:91]   --->   Operation 164 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (7.30ns)   --->   "%wt_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr_1" [utils.cpp:93]   --->   Operation 165 'read' 'wt_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 166 [1/1] (1.58ns)   --->   "%store_ln93 = store i1 1, i1 %write_flag6_0" [utils.cpp:93]   --->   Operation 166 'store' 'store_ln93' <Predicate = (trunc_ln93 == 2)> <Delay = 1.58>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln93 = store i16 %wt_addr_1_read, i16 %bias_buf8_05" [utils.cpp:93]   --->   Operation 167 'store' 'store_ln93' <Predicate = (trunc_ln93 == 2)> <Delay = 0.00>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split21" [utils.cpp:93]   --->   Operation 168 'br' 'br_ln93' <Predicate = (trunc_ln93 == 2)> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (1.58ns)   --->   "%store_ln93 = store i1 1, i1 %write_flag3_0" [utils.cpp:93]   --->   Operation 169 'store' 'store_ln93' <Predicate = (trunc_ln93 == 1)> <Delay = 1.58>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln93 = store i16 %wt_addr_1_read, i16 %bias_buf7_07" [utils.cpp:93]   --->   Operation 170 'store' 'store_ln93' <Predicate = (trunc_ln93 == 1)> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split21" [utils.cpp:93]   --->   Operation 171 'br' 'br_ln93' <Predicate = (trunc_ln93 == 1)> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln93 = store i16 %wt_addr_1_read, i16 %bias_buf_06" [utils.cpp:93]   --->   Operation 172 'store' 'store_ln93' <Predicate = (trunc_ln93 == 0)> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (1.58ns)   --->   "%store_ln93 = store i1 1, i1 %write_flag_0" [utils.cpp:93]   --->   Operation 173 'store' 'store_ln93' <Predicate = (trunc_ln93 == 0)> <Delay = 1.58>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split21" [utils.cpp:93]   --->   Operation 174 'br' 'br_ln93' <Predicate = (trunc_ln93 == 0)> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (1.58ns)   --->   "%store_ln93 = store i1 1, i1 %write_flag9_0" [utils.cpp:93]   --->   Operation 175 'store' 'store_ln93' <Predicate = (trunc_ln93 == 3)> <Delay = 1.58>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln93 = store i16 %wt_addr_1_read, i16 %bias_buf9_04" [utils.cpp:93]   --->   Operation 176 'store' 'store_ln93' <Predicate = (trunc_ln93 == 3)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split21" [utils.cpp:93]   --->   Operation 177 'br' 'br_ln93' <Predicate = (trunc_ln93 == 3)> <Delay = 0.00>

State 23 <SV = 19> <Delay = 0.80>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%bias_buf9_04_load = load i16 %bias_buf9_04" [utils.cpp:96]   --->   Operation 178 'load' 'bias_buf9_04_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0" [utils.cpp:96]   --->   Operation 179 'load' 'write_flag_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%write_flag9_0_load = load i1 %write_flag9_0" [utils.cpp:96]   --->   Operation 180 'load' 'write_flag9_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%bias_buf8_05_load = load i16 %bias_buf8_05" [utils.cpp:96]   --->   Operation 181 'load' 'bias_buf8_05_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%bias_buf_06_load = load i16 %bias_buf_06" [utils.cpp:96]   --->   Operation 182 'load' 'bias_buf_06_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%write_flag6_0_load = load i1 %write_flag6_0" [utils.cpp:96]   --->   Operation 183 'load' 'write_flag6_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%bias_buf7_07_load = load i16 %bias_buf7_07" [utils.cpp:96]   --->   Operation 184 'load' 'bias_buf7_07_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%write_flag3_0_load = load i1 %write_flag3_0" [utils.cpp:96]   --->   Operation 185 'load' 'write_flag3_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.80ns)   --->   "%select_ln96 = select i1 %write_flag_0_load, i16 %bias_buf_06_load, i16 %p_read72" [utils.cpp:96]   --->   Operation 186 'select' 'select_ln96' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 187 [1/1] (0.80ns)   --->   "%select_ln96_1 = select i1 %write_flag3_0_load, i16 %bias_buf7_07_load, i16 %p_read_3" [utils.cpp:96]   --->   Operation 187 'select' 'select_ln96_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 188 [1/1] (0.80ns)   --->   "%select_ln96_2 = select i1 %write_flag6_0_load, i16 %bias_buf8_05_load, i16 %p_read_2" [utils.cpp:96]   --->   Operation 188 'select' 'select_ln96_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 189 [1/1] (0.80ns)   --->   "%select_ln96_3 = select i1 %write_flag9_0_load, i16 %bias_buf9_04_load, i16 %p_read_1" [utils.cpp:96]   --->   Operation 189 'select' 'select_ln96_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i16 %select_ln96" [utils.cpp:96]   --->   Operation 190 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i16 %select_ln96_1" [utils.cpp:96]   --->   Operation 191 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i64 %mrv_1, i16 %select_ln96_2" [utils.cpp:96]   --->   Operation 192 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i64 %mrv_2, i16 %select_ln96_3" [utils.cpp:96]   --->   Operation 193 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%ret_ln96 = ret i64 %mrv_3" [utils.cpp:96]   --->   Operation 194 'ret' 'ret_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.52ns
The critical path consists of the following:
	wire read on port 'kernel_group_offset' [16]  (0 ns)
	'mul' operation ('empty', utils.cpp:70) [26]  (4.52 ns)

 <State 2>: 3.52ns
The critical path consists of the following:
	wire read on port 'weights' [18]  (0 ns)
	'add' operation ('empty_36', utils.cpp:70) [28]  (3.52 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'wt' (utils.cpp:73) [32]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'wt' (utils.cpp:73) [32]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'wt' (utils.cpp:73) [32]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'wt' (utils.cpp:73) [32]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'wt' (utils.cpp:73) [32]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'wt' (utils.cpp:73) [32]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'wt' (utils.cpp:73) [32]  (7.3 ns)

 <State 10>: 5.67ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten11', utils.cpp:76) with incoming values : ('select_ln76_2', utils.cpp:76) [37]  (0 ns)
	'icmp' operation ('icmp_ln76', utils.cpp:76) [50]  (1.55 ns)
	'xor' operation ('xor_ln73', utils.cpp:73) [59]  (0.978 ns)
	'and' operation ('and_ln73_1', utils.cpp:73) [63]  (0.978 ns)
	'or' operation ('or_ln76', utils.cpp:76) [66]  (0.978 ns)
	'select' operation ('select_ln79_2', utils.cpp:79) [121]  (1.19 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read on port 'wt' (utils.cpp:84) [95]  (7.3 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('weight_buf6_addr', utils.cpp:84) [93]  (0 ns)
	'store' operation ('store_ln84', utils.cpp:84) of variable 'wt_addr_read', utils.cpp:84 on array 'weight_buf6' [116]  (3.25 ns)

 <State 13>: 3.52ns
The critical path consists of the following:
	'add' operation ('empty_39') [136]  (3.52 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'wt' (utils.cpp:91) [140]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'wt' (utils.cpp:91) [140]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'wt' (utils.cpp:91) [140]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'wt' (utils.cpp:91) [140]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'wt' (utils.cpp:91) [140]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'wt' (utils.cpp:91) [140]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request on port 'wt' (utils.cpp:91) [140]  (7.3 ns)

 <State 21>: 1.65ns
The critical path consists of the following:
	'phi' operation ('f', utils.cpp:91) with incoming values : ('add_ln91', utils.cpp:91) [147]  (0 ns)
	'add' operation ('add_ln91', utils.cpp:91) [148]  (1.65 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus read on port 'wt' (utils.cpp:93) [156]  (7.3 ns)
	'store' operation ('store_ln93', utils.cpp:93) of variable 'wt_addr_1_read', utils.cpp:93 on local variable 'bias_buf_06' [167]  (0 ns)

 <State 23>: 0.805ns
The critical path consists of the following:
	'load' operation ('write_flag_0_load', utils.cpp:96) on local variable 'write_flag_0' [178]  (0 ns)
	'select' operation ('bias_buf.V[0]', utils.cpp:96) [185]  (0.805 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
