# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do lab01_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/user/cefet/eeb31/labs/lab01/hex_to_seven.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:30 on Mar 11,2023
# vcom -reportprogress 300 -93 -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_to_seven
# -- Compiling architecture arch of hex_to_seven
# End time: 20:53:30 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:41 on Mar 11,2023
# vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_to_seven
# -- Compiling architecture arch of hex_to_seven
# End time: 20:54:41 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:41 on Mar 11,2023
# vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_to_seven_hex
# -- Compiling architecture arch of hex_to_seven_hex
# ** Error: C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd(13): (vcom-1339) Selected signal assignment choices cover only 16 out of 6561 cases.
# ** Error: C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd(33): VHDL Compiler exiting
# End time: 20:54:41 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/test_hex_to_seven.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:41 on Mar 11,2023
# vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/test_hex_to_seven.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_hex_to_seven
# -- Compiling architecture arch of test_hex_to_seven
# End time: 20:54:41 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test_hex_to_seven
# vsim work.test_hex_to_seven 
# Start time: 20:58:58 on Mar 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_hex_to_seven(arch)
# Loading work.hex_to_seven(arch)
# ** Error: (vsim-3173) Entity 'C:/user/cefet/eeb31/labs/lab01/simulation/modelsim/rtl_work.hex_to_seven_hex' has no architecture.
# Load interrupted
# Error loading design
# End time: 20:59:02 on Mar 11,2023, Elapsed time: 0:00:04
# Errors: 1, Warnings: 0
vcom -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:05 on Mar 11,2023
# vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_to_seven
# -- Compiling architecture arch of hex_to_seven
# End time: 20:59:05 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:05 on Mar 11,2023
# vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_to_seven_hex
# -- Compiling architecture arch of hex_to_seven_hex
# ** Error: C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd(13): (vcom-1339) Selected signal assignment choices cover only 16 out of 6561 cases.
# ** Error: C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd(33): VHDL Compiler exiting
# End time: 20:59:05 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/user/cefet/eeb31/labs/lab01/test_hex_to_seven.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:05 on Mar 11,2023
# vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/test_hex_to_seven.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_hex_to_seven
# -- Compiling architecture arch of test_hex_to_seven
# End time: 20:59:05 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.hex_to_seven_hex
# vsim work.hex_to_seven_hex 
# Start time: 20:59:11 on Mar 11,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/user/cefet/eeb31/labs/lab01/simulation/modelsim/rtl_work.hex_to_seven_hex' has no architecture.
# Error loading design
# End time: 20:59:12 on Mar 11,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.test_hex_to_seven
# vsim work.test_hex_to_seven 
# Start time: 20:59:12 on Mar 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_hex_to_seven(arch)
# Loading work.hex_to_seven(arch)
# ** Error: (vsim-3173) Entity 'C:/user/cefet/eeb31/labs/lab01/simulation/modelsim/rtl_work.hex_to_seven_hex' has no architecture.
# Load interrupted
# Error loading design
# End time: 20:59:13 on Mar 11,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.test_hex_to_seven
# vsim work.test_hex_to_seven 
# Start time: 20:59:13 on Mar 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_hex_to_seven(arch)
# Loading work.hex_to_seven(arch)
# ** Error: (vsim-3173) Entity 'C:/user/cefet/eeb31/labs/lab01/simulation/modelsim/rtl_work.hex_to_seven_hex' has no architecture.
# Load interrupted
# Error loading design
# End time: 20:59:13 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.test_hex_to_seven
# vsim work.test_hex_to_seven 
# Start time: 20:59:15 on Mar 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_hex_to_seven(arch)
# Loading work.hex_to_seven(arch)
# ** Error: (vsim-3173) Entity 'C:/user/cefet/eeb31/labs/lab01/simulation/modelsim/rtl_work.hex_to_seven_hex' has no architecture.
# Load interrupted
# Error loading design
# End time: 20:59:15 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:27 on Mar 11,2023
# vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_to_seven
# -- Compiling architecture arch of hex_to_seven
# End time: 20:59:28 on Mar 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Mar 11,2023
# vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_to_seven_hex
# -- Compiling architecture arch of hex_to_seven_hex
# ** Error: C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd(13): (vcom-1339) Selected signal assignment choices cover only 16 out of 6561 cases.
# ** Error: C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd(33): VHDL Compiler exiting
# End time: 20:59:28 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/test_hex_to_seven.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Mar 11,2023
# vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/test_hex_to_seven.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_hex_to_seven
# -- Compiling architecture arch of test_hex_to_seven
# End time: 20:59:28 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:08 on Mar 11,2023
# vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_to_seven
# -- Compiling architecture arch of hex_to_seven
# End time: 21:00:08 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:08 on Mar 11,2023
# vcom -reportprogress 300 -work work C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_to_seven_hex
# -- Compiling architecture arch of hex_to_seven_hex
# ** Error: C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd(13): (vcom-1339) Selected signal assignment choices cover only 16 out of 6561 cases.
# ** Error: C:/user/cefet/eeb31/labs/lab01/hex_to_seven_hex.vhd(33): VHDL Compiler exiting
# End time: 21:00:08 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vsim work.test_hex_to_seven
# vsim work.test_hex_to_seven 
# Start time: 21:00:27 on Mar 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_hex_to_seven(arch)
# Loading work.hex_to_seven(arch)
# ** Error: (vsim-3173) Entity 'C:/user/cefet/eeb31/labs/lab01/simulation/modelsim/rtl_work.hex_to_seven_hex' has no architecture.
# Load interrupted
# Error loading design
# End time: 21:00:27 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim rtl_work.test_hex_to_seven
# vsim rtl_work.test_hex_to_seven 
# Start time: 21:00:41 on Mar 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.test_hex_to_seven(arch)
# Loading rtl_work.hex_to_seven(arch)
# ** Error: (vsim-3173) Entity 'C:/user/cefet/eeb31/labs/lab01/simulation/modelsim/rtl_work.hex_to_seven_hex' has no architecture.
# Load interrupted
# Error loading design
# End time: 21:00:41 on Mar 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
