design_1_xbip_dsp48_macro_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xbip_dsp48_macro_0_0/sim/design_1_xbip_dsp48_macro_0_0.vhd,incdir="$ref_dir/../../../../../fpga/fpga.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../../fpga/fpga.srcs/sources_1/bd/design_1/ipshared/5123"
design_1_clk_wiz_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v,incdir="$ref_dir/../../../../../fpga/fpga.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../../fpga/fpga.srcs/sources_1/bd/design_1/ipshared/5123"
design_1_clk_wiz_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.v,incdir="$ref_dir/../../../../../fpga/fpga.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../../fpga/fpga.srcs/sources_1/bd/design_1/ipshared/5123"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../../fpga/fpga.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../../fpga/fpga.srcs/sources_1/bd/design_1/ipshared/5123"
glbl.v,Verilog,xil_defaultlib,glbl.v
