0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.gen/sources_1/bd/uproc_top_level/hdl/uproc_top_level_wrapper.vhd,1713488235,vhdl,,,,uproc_top_level_wrapper,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_blk_mem_gen_0_0/sim/uproc_top_level_blk_mem_gen_0_0.v,1713421891,verilog,,C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_blk_mem_gen_1_0/sim/uproc_top_level_blk_mem_gen_1_0.v,,uproc_top_level_blk_mem_gen_0_0,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_blk_mem_gen_1_0/sim/uproc_top_level_blk_mem_gen_1_0.v,1713421891,verilog,,,,uproc_top_level_blk_mem_gen_1_0,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_clock_div25_0_0/sim/uproc_top_level_clock_div25_0_0.vhd,1713421891,vhdl,,,,uproc_top_level_clock_div25_0_0,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_clock_div_0_0/sim/uproc_top_level_clock_div_0_0.vhd,1713421890,vhdl,,,,uproc_top_level_clock_div_0_0,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_controls_0_0/sim/uproc_top_level_controls_0_0.vhd,1713421890,vhdl,,,,uproc_top_level_controls_0_0,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_debounce_0_0/sim/uproc_top_level_debounce_0_0.vhd,1713421890,vhdl,,,,uproc_top_level_debounce_0_0,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_framebuffer_0_0/sim/uproc_top_level_framebuffer_0_0.vhd,1713421890,vhdl,,,,uproc_top_level_framebuffer_0_0,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_my_alu_0_0/sim/uproc_top_level_my_alu_0_0.vhd,1713421890,vhdl,,,,uproc_top_level_my_alu_0_0,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_pixel_pusher_0_0/sim/uproc_top_level_pixel_pusher_0_0.vhd,1713421890,vhdl,,,,uproc_top_level_pixel_pusher_0_0,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_regs_0_0/sim/uproc_top_level_regs_0_0.vhd,1713421890,vhdl,,,,uproc_top_level_regs_0_0,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_uart_0_0/sim/uproc_top_level_uart_0_0.vhd,1713421891,vhdl,,,,uproc_top_level_uart_0_0,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.ip_user_files/bd/uproc_top_level/ip/uproc_top_level_vga_ctrl_0_0/sim/uproc_top_level_vga_ctrl_0_0.vhd,1713421890,vhdl,,,,uproc_top_level_vga_ctrl_0_0,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.ip_user_files/bd/uproc_top_level/sim/uproc_top_level.vhd,1713421890,vhdl,,,,uproc_top_level,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.srcs/sim_1/new/top_tb.vhd,1713389888,vhdl,,,,top_tb,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.srcs/sources_1/new/clock_div.vhd,1713417325,vhdl,,,,clock_div,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.srcs/sources_1/new/clock_div25Mhz.vhd,1713416346,vhdl,,,,clock_div25,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.srcs/sources_1/new/controls.vhd,1713488114,vhdl,,,,controls,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.srcs/sources_1/new/debounce.vhd,1708981749,vhdl,,,,debounce,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.srcs/sources_1/new/framebuffer.vhd,1713485184,vhdl,,,,framebuffer,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.srcs/sources_1/new/my_alu.vhd,1713426385,vhdl,,,,my_alu,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.srcs/sources_1/new/pixel_pusher.vhd,1713485998,vhdl,,,,pixel_pusher,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.srcs/sources_1/new/regs.vhd,1713479828,vhdl,,,,regs,,,,,,,,
C:/Users/Auto/Documents/College/2024 Spring - Senior/Embedded/Projects/Lab5v2.1/Lab5v2.srcs/sources_1/new/vga_ctrl.vhd,1712273801,vhdl,,,,vga_ctrl,,,,,,,,
