// Seed: 1625620114
`timescale 1ps / 1ps
module module_0 (
    output logic id_1,
    input id_2,
    inout id_3,
    input id_4
);
  timeunit 1ps;
endmodule
