============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/XILINX_EXE/TD_5.6/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     13456
   Run Date =   Sun Nov 12 12:46:20 2023

   Run on =     DESKTOP-1HJPLU7
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/rom_weight.v
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-5007 WARNING: identifier 'weight1' is used before its declaration in ../../ahb_pwm.v(361)
HDL-5007 WARNING: identifier 'weight48' is used before its declaration in ../../ahb_pwm.v(363)
HDL-5007 WARNING: identifier 'weight47' is used before its declaration in ../../ahb_pwm.v(364)
HDL-5007 WARNING: identifier 'weight46' is used before its declaration in ../../ahb_pwm.v(365)
HDL-5007 WARNING: identifier 'weight45' is used before its declaration in ../../ahb_pwm.v(366)
HDL-5007 WARNING: identifier 'weight44' is used before its declaration in ../../ahb_pwm.v(367)
HDL-5007 WARNING: identifier 'weight43' is used before its declaration in ../../ahb_pwm.v(368)
HDL-5007 WARNING: identifier 'weight42' is used before its declaration in ../../ahb_pwm.v(369)
HDL-5007 WARNING: identifier 'weight41' is used before its declaration in ../../ahb_pwm.v(370)
HDL-5007 WARNING: identifier 'weight40' is used before its declaration in ../../ahb_pwm.v(371)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../gpio_controler.v
RUN-1001 : Project manager successfully analyzed 6 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (878 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 1726 instances
RUN-0007 : 830 luts, 853 seqs, 0 mslices, 0 lslices, 25 pads, 12 brams, 0 dsps
RUN-1001 : There are total 1961 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1781 nets have 2 pins
RUN-1001 : 61 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     816     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |  27   |     1      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 28
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1724 instances, 830 luts, 853 seqs, 0 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-0007 : Cell area utilization is 14%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 8722, tnet num: 1959, tinst num: 1724, tnode num: 12133, tedge num: 13654.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1959 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.208124s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 255151
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 173703, overlap = 22.5
PHY-3002 : Step(2): len = 121136, overlap = 22.5
PHY-3002 : Step(3): len = 103365, overlap = 24.75
PHY-3002 : Step(4): len = 79684, overlap = 25.6875
PHY-3002 : Step(5): len = 69504.6, overlap = 27.8438
PHY-3002 : Step(6): len = 61931.3, overlap = 32.2188
PHY-3002 : Step(7): len = 56975.1, overlap = 32.0938
PHY-3002 : Step(8): len = 52628.1, overlap = 33.6875
PHY-3002 : Step(9): len = 51342.9, overlap = 36.7812
PHY-3002 : Step(10): len = 47037.4, overlap = 38
PHY-3002 : Step(11): len = 46611.2, overlap = 38.7812
PHY-3002 : Step(12): len = 43676.1, overlap = 40.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.1074e-06
PHY-3002 : Step(13): len = 48985.4, overlap = 38.6562
PHY-3002 : Step(14): len = 50292.7, overlap = 38.8438
PHY-3002 : Step(15): len = 51006.4, overlap = 36.7188
PHY-3002 : Step(16): len = 48668.2, overlap = 36.4375
PHY-3002 : Step(17): len = 47750.3, overlap = 34.1875
PHY-3002 : Step(18): len = 47381.8, overlap = 36.75
PHY-3002 : Step(19): len = 47415.1, overlap = 41.75
PHY-3002 : Step(20): len = 46460.9, overlap = 37.1875
PHY-3002 : Step(21): len = 46270.5, overlap = 38.1562
PHY-3002 : Step(22): len = 44476.2, overlap = 35.5625
PHY-3002 : Step(23): len = 43925.9, overlap = 35.4375
PHY-3002 : Step(24): len = 43893.8, overlap = 37.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.82148e-05
PHY-3002 : Step(25): len = 45420.1, overlap = 28.3438
PHY-3002 : Step(26): len = 45671.7, overlap = 28.3438
PHY-3002 : Step(27): len = 45791.8, overlap = 28.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.64296e-05
PHY-3002 : Step(28): len = 46287, overlap = 23.4062
PHY-3002 : Step(29): len = 46423.3, overlap = 27.7812
PHY-3002 : Step(30): len = 46904.2, overlap = 20.4062
PHY-3002 : Step(31): len = 47041.7, overlap = 20.2188
PHY-3002 : Step(32): len = 46724.7, overlap = 19.8125
PHY-3002 : Step(33): len = 46417, overlap = 23.5625
PHY-3002 : Step(34): len = 46277.2, overlap = 29.6875
PHY-3002 : Step(35): len = 46314.1, overlap = 27.25
PHY-3002 : Step(36): len = 46516.1, overlap = 22.6875
PHY-3002 : Step(37): len = 46636.5, overlap = 18.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.28592e-05
PHY-3002 : Step(38): len = 46752.9, overlap = 18.4062
PHY-3002 : Step(39): len = 46795.7, overlap = 18.4062
PHY-3002 : Step(40): len = 46818.3, overlap = 18.5312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008176s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1959 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037317s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.6924e-06
PHY-3002 : Step(41): len = 47214.5, overlap = 50.9062
PHY-3002 : Step(42): len = 47283.5, overlap = 51.4375
PHY-3002 : Step(43): len = 45054.7, overlap = 59.1875
PHY-3002 : Step(44): len = 44247.1, overlap = 61.3438
PHY-3002 : Step(45): len = 41780.3, overlap = 70.875
PHY-3002 : Step(46): len = 41835, overlap = 78.9062
PHY-3002 : Step(47): len = 41346.3, overlap = 86.9062
PHY-3002 : Step(48): len = 41712.5, overlap = 86.8438
PHY-3002 : Step(49): len = 41788.1, overlap = 83.5
PHY-3002 : Step(50): len = 41683.7, overlap = 81.3438
PHY-3002 : Step(51): len = 41762.5, overlap = 80.5625
PHY-3002 : Step(52): len = 42207.1, overlap = 80.9062
PHY-3002 : Step(53): len = 42754.3, overlap = 82.25
PHY-3002 : Step(54): len = 42449, overlap = 77.4062
PHY-3002 : Step(55): len = 42145.9, overlap = 70.9688
PHY-3002 : Step(56): len = 41870.4, overlap = 64.7188
PHY-3002 : Step(57): len = 40844.9, overlap = 64.8125
PHY-3002 : Step(58): len = 40534.4, overlap = 64.5
PHY-3002 : Step(59): len = 39094.1, overlap = 61.3438
PHY-3002 : Step(60): len = 38215.3, overlap = 62.5
PHY-3002 : Step(61): len = 37264.4, overlap = 62.5938
PHY-3002 : Step(62): len = 36907.8, overlap = 63.8125
PHY-3002 : Step(63): len = 35761.5, overlap = 65.6562
PHY-3002 : Step(64): len = 34960.4, overlap = 64.4375
PHY-3002 : Step(65): len = 34949.8, overlap = 64.125
PHY-3002 : Step(66): len = 34407.9, overlap = 64.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.38481e-06
PHY-3002 : Step(67): len = 34293.9, overlap = 62.5
PHY-3002 : Step(68): len = 34293.9, overlap = 62.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.78322e-06
PHY-3002 : Step(69): len = 36083.1, overlap = 49.75
PHY-3002 : Step(70): len = 36083.1, overlap = 49.75
PHY-3002 : Step(71): len = 35304.5, overlap = 48.6562
PHY-3002 : Step(72): len = 35304.5, overlap = 48.6562
PHY-3002 : Step(73): len = 35727, overlap = 45.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.35725e-06
PHY-3002 : Step(74): len = 36894.3, overlap = 37.4375
PHY-3002 : Step(75): len = 37202.5, overlap = 36.3125
PHY-3002 : Step(76): len = 37424.7, overlap = 30.7188
PHY-3002 : Step(77): len = 37424.7, overlap = 30.7188
PHY-3002 : Step(78): len = 37181.7, overlap = 30.7812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.79662e-05
PHY-3002 : Step(79): len = 38969, overlap = 27.1875
PHY-3002 : Step(80): len = 39184.3, overlap = 26.1562
PHY-3002 : Step(81): len = 38704.2, overlap = 24.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1959 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036429s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.5094e-05
PHY-3002 : Step(82): len = 39854.7, overlap = 47.0938
PHY-3002 : Step(83): len = 40258.9, overlap = 45.8438
PHY-3002 : Step(84): len = 38945.9, overlap = 48.8438
PHY-3002 : Step(85): len = 37762.5, overlap = 49.25
PHY-3002 : Step(86): len = 37359.1, overlap = 50.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.0188e-05
PHY-3002 : Step(87): len = 38044, overlap = 47.7812
PHY-3002 : Step(88): len = 38044, overlap = 47.7812
PHY-3002 : Step(89): len = 37547.8, overlap = 48.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.15791e-05
PHY-3002 : Step(90): len = 39040.6, overlap = 44.8125
PHY-3002 : Step(91): len = 39184.3, overlap = 44.2812
PHY-3002 : Step(92): len = 38609.3, overlap = 41.375
PHY-3002 : Step(93): len = 38609.3, overlap = 41.375
PHY-3002 : Step(94): len = 38542.1, overlap = 40.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.97548e-05
PHY-3002 : Step(95): len = 39755.8, overlap = 36.625
PHY-3002 : Step(96): len = 39998.8, overlap = 34.9688
PHY-3002 : Step(97): len = 40019.6, overlap = 31.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00019951
PHY-3002 : Step(98): len = 40215.2, overlap = 30.25
PHY-3002 : Step(99): len = 40215.2, overlap = 30.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000322807
PHY-3002 : Step(100): len = 40508.7, overlap = 29.3125
PHY-3002 : Step(101): len = 40508.7, overlap = 29.3125
PHY-3002 : Step(102): len = 40619.1, overlap = 29.0625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000522301
PHY-3002 : Step(103): len = 41271.8, overlap = 27.5
PHY-3002 : Step(104): len = 41531.9, overlap = 27.75
PHY-3002 : Step(105): len = 41828.8, overlap = 25.1562
PHY-3002 : Step(106): len = 41982.8, overlap = 24.8438
PHY-3002 : Step(107): len = 42133.7, overlap = 24.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 8722, tnet num: 1959, tinst num: 1724, tnode num: 12133, tedge num: 13654.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 24.25 peak overflow 0.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1961.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 57560, over cnt = 262(2%), over = 1012, worst = 13
PHY-1001 : End global iterations;  0.115850s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (134.9%)

PHY-1001 : Congestion index: top1 = 57.78, top5 = 45.49, top10 = 37.92, top15 = 32.58.
PHY-1001 : End incremental global routing;  0.138874s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (135.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1959 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.045831s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.211944s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (118.0%)

OPT-1001 : Current memory(MB): used = 158, reserve = 130, peak = 158.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1400/1961.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 57560, over cnt = 262(2%), over = 1012, worst = 13
PHY-1002 : len = 64152, over cnt = 136(1%), over = 358, worst = 13
PHY-1002 : len = 67944, over cnt = 14(0%), over = 17, worst = 2
PHY-1002 : len = 68152, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 68200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.147356s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (95.4%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 45.83, top10 = 38.94, top15 = 34.22.
OPT-1001 : End congestion update;  0.167330s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1959 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037561s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.204969s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.1%)

OPT-1001 : Current memory(MB): used = 160, reserve = 132, peak = 160.
OPT-1001 : End physical optimization;  0.620771s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (108.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 830 LUT to BLE ...
SYN-4008 : Packed 830 LUT and 35 SEQ to BLE.
SYN-4003 : Packing 818 remaining SEQ's ...
SYN-4005 : Packed 670 SEQ with LUT/SLICE
SYN-4006 : 125 single LUT's are left
SYN-4006 : 148 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 978/1091 primitive instances ...
PHY-3001 : End packing;  0.090324s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.8%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 623 instances
RUN-1001 : 290 mslices, 290 lslices, 25 pads, 12 brams, 0 dsps
RUN-1001 : There are total 1926 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1714 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 54 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 621 instances, 580 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 24%
PHY-3001 : After packing: Len = 46362.2, Over = 59.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 7716, tnet num: 1924, tinst num: 621, tnode num: 10127, tedge num: 12049.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1924 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.243482s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.19826e-05
PHY-3002 : Step(108): len = 44251.1, overlap = 54.75
PHY-3002 : Step(109): len = 43837.8, overlap = 55.75
PHY-3002 : Step(110): len = 43141.5, overlap = 63
PHY-3002 : Step(111): len = 42405.5, overlap = 62.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.39653e-05
PHY-3002 : Step(112): len = 43516.7, overlap = 57.5
PHY-3002 : Step(113): len = 43969.4, overlap = 57.75
PHY-3002 : Step(114): len = 44013.7, overlap = 55.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.79306e-05
PHY-3002 : Step(115): len = 45048.2, overlap = 54.75
PHY-3002 : Step(116): len = 45681.9, overlap = 50.75
PHY-3002 : Step(117): len = 45473.2, overlap = 48.25
PHY-3002 : Step(118): len = 45439.4, overlap = 47.25
PHY-3002 : Step(119): len = 45518.1, overlap = 51
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000142272
PHY-3002 : Step(120): len = 46074.5, overlap = 49
PHY-3002 : Step(121): len = 46680.4, overlap = 49.75
PHY-3002 : Step(122): len = 47127.2, overlap = 48
PHY-3002 : Step(123): len = 47522, overlap = 43.5
PHY-3002 : Step(124): len = 47763.4, overlap = 43.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.122266s wall, 0.046875s user + 0.265625s system = 0.312500s CPU (255.6%)

PHY-3001 : Trial Legalized: Len = 56498.2
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1924 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032564s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000105623
PHY-3002 : Step(125): len = 49966.1, overlap = 36.25
PHY-3002 : Step(126): len = 48955.6, overlap = 38.5
PHY-3002 : Step(127): len = 48429.2, overlap = 40.75
PHY-3002 : Step(128): len = 48044.9, overlap = 40.75
PHY-3002 : Step(129): len = 47921.8, overlap = 40
PHY-3002 : Step(130): len = 47707.4, overlap = 39.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000211247
PHY-3002 : Step(131): len = 48197, overlap = 39
PHY-3002 : Step(132): len = 48819.4, overlap = 41.5
PHY-3002 : Step(133): len = 48859.5, overlap = 41.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000378453
PHY-3002 : Step(134): len = 49143.4, overlap = 39.75
PHY-3002 : Step(135): len = 50000.7, overlap = 38.5
PHY-3002 : Step(136): len = 50458.6, overlap = 36
PHY-3002 : Step(137): len = 50586.4, overlap = 35.75
PHY-3002 : Step(138): len = 50790.1, overlap = 35.75
PHY-3002 : Step(139): len = 50965.3, overlap = 34.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003241s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 53498.2, Over = 0
PHY-3001 : End spreading;  0.003739s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 53498.2, Over = 0
RUN-1003 : finish command "place" in  3.557570s wall, 5.765625s user + 2.609375s system = 8.375000s CPU (235.4%)

RUN-1004 : used memory is 147 MB, reserved memory is 123 MB, peak memory is 163 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 623 instances
RUN-1001 : 290 mslices, 290 lslices, 25 pads, 12 brams, 0 dsps
RUN-1001 : There are total 1926 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1714 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 54 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 7716, tnet num: 1924, tinst num: 621, tnode num: 10127, tedge num: 12049.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 290 mslices, 290 lslices, 25 pads, 12 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1924 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 72080, over cnt = 281(2%), over = 450, worst = 5
PHY-1002 : len = 74216, over cnt = 139(1%), over = 191, worst = 4
PHY-1002 : len = 77000, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 77120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.209059s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (112.1%)

PHY-1001 : Congestion index: top1 = 48.89, top5 = 41.40, top10 = 37.80, top15 = 34.74.
PHY-1001 : End global routing;  0.240426s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (110.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 179, reserve = 152, peak = 179.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 267, reserve = 241, peak = 267.
PHY-1001 : End build detailed router design. 1.330358s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 14584, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.106620s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.6%)

PHY-1001 : Current memory(MB): used = 278, reserve = 252, peak = 278.
PHY-1001 : End phase 1; 0.108913s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Patch 893 net; 1.111014s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (99.9%)

PHY-1022 : len = 154528, over cnt = 562(0%), over = 579, worst = 3, crit = 0
PHY-1001 : Current memory(MB): used = 281, reserve = 255, peak = 281.
PHY-1001 : End initial routed; 1.637522s wall, 1.718750s user + 0.031250s system = 1.750000s CPU (106.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1910(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.349482s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (98.4%)

PHY-1001 : Current memory(MB): used = 285, reserve = 259, peak = 285.
PHY-1001 : End phase 2; 1.987116s wall, 2.062500s user + 0.031250s system = 2.093750s CPU (105.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 154528, over cnt = 562(0%), over = 579, worst = 3, crit = 0
PHY-1001 : End optimize timing; 0.008499s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (183.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 149344, over cnt = 164(0%), over = 164, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.190989s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (98.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 149288, over cnt = 47(0%), over = 47, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.390019s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (96.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 149616, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.109401s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 149952, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.098171s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 149992, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.052368s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 149992, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.089661s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (87.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 149992, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.137689s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 149992, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.026151s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.7%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 150056, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.036995s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (126.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1910(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.375292s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 241 feed throughs used by 92 nets
PHY-1001 : End commit to database; 0.226833s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.4%)

PHY-1001 : Current memory(MB): used = 298, reserve = 273, peak = 298.
PHY-1001 : End phase 3; 2.782204s wall, 2.765625s user + 0.000000s system = 2.765625s CPU (99.4%)

PHY-1003 : Routed, final wirelength = 150056
PHY-1001 : Current memory(MB): used = 299, reserve = 273, peak = 299.
PHY-1001 : End export database. 0.006496s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (240.6%)

PHY-1001 : End detail routing;  6.296562s wall, 6.343750s user + 0.046875s system = 6.390625s CPU (101.5%)

RUN-1003 : finish command "route" in  6.824903s wall, 6.875000s user + 0.078125s system = 6.953125s CPU (101.9%)

RUN-1004 : used memory is 266 MB, reserved memory is 242 MB, peak memory is 299 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        19
  #input                    6
  #output                  13
  #inout                    0

Utilization Statistics
#lut                      846   out of   5824   14.53%
#reg                      853   out of   5824   14.65%
#le                       994
  #lut only               141   out of    994   14.19%
  #reg only               148   out of    994   14.89%
  #lut&reg                705   out of    994   70.93%
#dsp                        0   out of     10    0.00%
#bram                      12   out of     26   46.15%
  #bram9k                  12
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       19   out of     55   34.55%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet           Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf     GCLK               pll                u_pll/pll_inst.clkc0    542
#2        I_clk_25m_dup_1    GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance    |Module     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------+
|top         |SF1_SOC    |994    |846     |0       |853     |12      |0       |
|  u_SF1_MCU |SF1_MCU    |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm    |994    |846     |0       |853     |12      |0       |
|    uut     |rom_weight |0      |0       |0       |0       |12      |0       |
|  u_pll     |pll        |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1703  
    #2          2        57   
    #3          3        16   
    #4          4        19   
    #5        5-10       36   
    #6        11-50      70   
    #7       51-100      2    
    #8       101-500     4    
    #9        >500       1    
  Average     2.74            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 621
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1926, pip num: 16787
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 241
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 608 valid insts, and 43273 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111110000000000000000000
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  1.994475s wall, 9.765625s user + 0.031250s system = 9.796875s CPU (491.2%)

RUN-1004 : used memory is 273 MB, reserved memory is 250 MB, peak memory is 429 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231112_124620.log"
