// Seed: 857551232
module module_0 (
    input wire id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    output wor id_4,
    output supply0 id_5
);
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    output supply1 id_2,
    input uwire id_3,
    input wor id_4,
    output wor id_5,
    input tri1 id_6,
    output tri id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    input wire id_11,
    input tri id_12,
    input tri id_13,
    output wand id_14,
    input wire id_15,
    output wor id_16,
    input wand id_17,
    input supply1 id_18
);
  wire id_20;
  assign id_8 = id_15;
  assign id_8 = id_17;
  module_0(
      id_15, id_1, id_6, id_4, id_1, id_2
  );
  wor id_21;
  assign id_21 = 1'b0;
  wire id_22;
  if (id_0) assign id_5 = id_17.id_0;
  else assign id_7 = id_17;
endmodule
