{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1416716703107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1416716703111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 22 20:25:02 2014 " "Processing started: Sat Nov 22 20:25:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1416716703111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1416716703111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vgacam -c vgacam " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vgacam -c vgacam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1416716703111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1416716703598 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vgacam EP3C5E144C8 " "Selected device EP3C5E144C8 for design \"vgacam\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1416716703971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1416716704044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1416716704044 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "Medium between 0.500 Mhz and 2.000 Mhz 0.45 MHz to 0.98 MHz " "Can't achieve requested Medium bandwidth type; current PLL requires a bandwidth value of between 0.500 Mhz and 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz" {  } { { "db/pll_altpll.v" "" { Text "H:/lab7_mps/fullframeArray/db/pll_altpll.v" 92 -1 0 } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "" 0 -1 1416716704102 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 17 27 0 0 " "Implementing clock multiplication of 17, clock division of 27, and phase shift of 0 degrees (0 ps) for pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "H:/lab7_mps/fullframeArray/db/pll_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1416716704102 ""}  } { { "db/pll_altpll.v" "" { Text "H:/lab7_mps/fullframeArray/db/pll_altpll.v" 92 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1416716704102 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1416716704262 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Device EP3C10E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1416716704620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1416716704620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1416716704620 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1416716704620 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 3722 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1416716704632 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 3724 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1416716704632 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 3726 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1416716704632 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 3728 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1416716704632 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1416716704632 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1416716704637 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1800 " "TimeQuest Timing Analyzer is analyzing 1800 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1416716705886 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgacam.sdc " "Synopsys Design Constraints File file not found: 'vgacam.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1416716705893 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1416716705894 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1416716705901 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1416716705943 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1416716705943 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1416716705967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1416716706195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[1\] " "Destination node final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[1\]" {  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 52 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|xyCoord:xyCoord|hcnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 1943 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1416716706195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[2\] " "Destination node final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[2\]" {  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 52 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|xyCoord:xyCoord|hcnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 1944 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1416716706195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[3\] " "Destination node final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[3\]" {  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 52 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|xyCoord:xyCoord|hcnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 1945 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1416716706195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[5\] " "Destination node final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[5\]" {  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 52 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|xyCoord:xyCoord|hcnt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 1947 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1416716706195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[6\] " "Destination node final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[6\]" {  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 52 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|xyCoord:xyCoord|hcnt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 1948 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1416716706195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[7\] " "Destination node final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[7\]" {  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 52 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|xyCoord:xyCoord|hcnt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 1949 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1416716706195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[8\] " "Destination node final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[8\]" {  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 52 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|xyCoord:xyCoord|hcnt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 1950 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1416716706195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[9\] " "Destination node final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[9\]" {  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 52 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|xyCoord:xyCoord|hcnt[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 1951 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1416716706195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|vcnt\[0\] " "Destination node final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|vcnt\[0\]" {  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 52 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|xyCoord:xyCoord|vcnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 1934 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1416716706195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|vcnt\[1\] " "Destination node final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|vcnt\[1\]" {  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 52 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|xyCoord:xyCoord|vcnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 1933 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1416716706195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1416716706195 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1416716706195 ""}  } { { "vga.sv" "" { Text "H:/lab7_mps/fullframeArray/vga.sv" 5 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 3709 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1416716706195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1416716706205 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL2E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1416716706205 ""}  } { { "db/pll_altpll.v" "" { Text "H:/lab7_mps/fullframeArray/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 1991 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1416716706205 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[0\]\[7\]~1  " "Automatically promoted node final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[0\]\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1416716706205 ""}  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 70 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|makeArray:makeArray|mem[0][0][7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 3623 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1416716706205 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[10\]\[7\]~0  " "Automatically promoted node final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[10\]\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1416716706206 ""}  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 70 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|makeArray:makeArray|mem[0][10][7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 3402 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1416716706206 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[11\]\[7\]~0  " "Automatically promoted node final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[11\]\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1416716706206 ""}  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 70 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|makeArray:makeArray|mem[0][11][7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 3408 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1416716706206 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[12\]\[7\]~0  " "Automatically promoted node final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[12\]\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1416716706206 ""}  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 70 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|makeArray:makeArray|mem[0][12][7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 3398 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1416716706206 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[13\]\[7\]~0  " "Automatically promoted node final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[13\]\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1416716706206 ""}  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 70 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|makeArray:makeArray|mem[0][13][7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 3396 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1416716706206 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[14\]\[7\]~0  " "Automatically promoted node final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[14\]\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1416716706207 ""}  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 70 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|makeArray:makeArray|mem[0][14][7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 3400 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1416716706207 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[1\]\[7\]~0  " "Automatically promoted node final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[1\]\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1416716706207 ""}  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 70 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|makeArray:makeArray|mem[0][1][7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 3621 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1416716706207 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[2\]\[7\]~0  " "Automatically promoted node final_project_fpga:final_project_fpga\|makeArray:makeArray\|mem\[0\]\[2\]\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1416716706207 ""}  } { { "finalcamera.sv" "" { Text "H:/lab7_mps/fullframeArray/finalcamera.sv" 70 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|makeArray:makeArray|mem[0][2][7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 0 { 0 ""} 0 3622 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1416716706207 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1416716707239 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1416716707241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1416716707241 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1416716707244 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1416716707246 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1416716707248 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1416716707364 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1416716707370 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1416716707370 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1416716707452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1416716708939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1416716710088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1416716710112 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1416716714140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1416716714141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1416716715542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 7.2% " "2e+03 ns of routing delay (approximately 7.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "" 0 -1 1416716720346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "H:/lab7_mps/fullframeArray/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1416716721710 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1416716721710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1416716734285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1416716734289 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1416716734289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1416716734478 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1416716735331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1416716735506 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1416716736726 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/lab7_mps/fullframeArray/vgacam.fit.smsg " "Generated suppressed messages file H:/lab7_mps/fullframeArray/vgacam.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1416716740197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1416716742764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 22 20:25:42 2014 " "Processing ended: Sat Nov 22 20:25:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1416716742764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1416716742764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1416716742764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1416716742764 ""}
