INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/wu/__PYNQ__/hls_ok/render/render/render.hlsrun_package_summary, at Mon Oct 27 17:27:58 2025
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run package -work_dir /home/wu/__PYNQ__/hls_ok/render/render -config /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg -cmdlineconfig /home/wu/__PYNQ__/hls_ok/render/render/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Oct 27 17:27:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'wu' on host 'ubuntu' (Linux_x86_64 version 6.11.0-13-generic) on Mon Oct 27 17:28:00 CST 2025
INFO: [HLS 200-10] On os Ubuntu 24.10
INFO: [HLS 200-10] In directory '/home/wu/__PYNQ__/hls_ok/render'
INFO: [HLS 200-2005] Using work_dir /home/wu/__PYNQ__/hls_ok/render/render 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/get_index.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/get_index.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/get_index.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/get_index.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/main.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/main.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/main.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/main.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_move.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/rotate_move.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_move.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/rotate_move.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_norm.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/rotate_norm.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_norm.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/rotate_norm.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/triangle.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/triangle.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/triangle.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/triangle.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/zbuffer.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/zbuffer.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/zbuffer.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/zbuffer.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=main_process' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(21)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=100MHz' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=25%' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
DEBUG: find group with different end. main_process_main_process_inst.grp_main_process_Pipeline_VITIS_LOOP_274_14_fu_453

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Oct 27 17:28:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/wu/__PYNQ__/hls_ok/render/render/hls/hls_data.json outdir=/home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip srcdir=/home/wu/__PYNQ__/hls_ok/render/render/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/misc
INFO: Copied 40 verilog file(s) to /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/hdl/verilog
INFO: Copied 36 vhdl file(s) to /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/hdl/vhdl
Generating 2 subcores in /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/hdl/ip.tmp:
impl/misc/main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl
impl/misc/main_process_sitodp_32s_64_6_no_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/hdl/verilog
INFO: Generating main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip via file impl/misc/main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: Done generating main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip via file impl/misc/main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl
INFO: Generating main_process_sitodp_32s_64_6_no_dsp_1_ip via file impl/misc/main_process_sitodp_32s_64_6_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_process_sitodp_32s_64_6_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_process_sitodp_32s_64_6_no_dsp_1_ip'...
INFO: Done generating main_process_sitodp_32s_64_6_no_dsp_1_ip via file impl/misc/main_process_sitodp_32s_64_6_no_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/hdl/vhdl/main_process.vhd (main_process)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface i_a11
INFO: Add data interface i_a12
INFO: Add data interface i_a13
INFO: Add data interface i_a21
INFO: Add data interface i_a22
INFO: Add data interface i_a23
INFO: Add data interface i_a31
INFO: Add data interface i_a32
INFO: Add data interface i_a33
INFO: Add data interface i_p1
INFO: Add data interface i_p2
INFO: Add data interface i_p3
INFO: Add data interface y_scale
INFO: Add data interface z_scale
INFO: Add axi4stream interface data_stream
INFO: Add axi4stream interface output_stream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/component.xml
INFO: Created IP archive /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/xilinx_com_hls_main_process_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Oct 27 17:28:15 2025...
INFO: [HLS 200-802] Generated output file render/main_process.zip
INFO: [HLS 200-112] Total CPU user time: 14.59 seconds. Total CPU system time: 3.57 seconds. Total elapsed time: 16.33 seconds; peak allocated memory: 609.422 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 19s
