// Seed: 3065379381
module module_0 (
    output wand id_0,
    output wand id_1,
    input wire id_2,
    input wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input wand id_7,
    input wire id_8,
    input tri id_9,
    input tri id_10,
    input tri0 id_11,
    input tri1 id_12
    , id_16,
    output tri1 id_13,
    input tri0 id_14
);
  assign id_1 = id_2;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wand id_2,
    output tri0 id_3,
    input wor id_4,
    output wire id_5,
    input supply0 id_6
);
  reg id_8;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_0,
      id_6,
      id_4,
      id_1,
      id_6,
      id_6,
      id_0,
      id_0,
      id_0,
      id_6,
      id_3,
      id_2
  );
  wire id_9;
  always @(1 == 1) begin : LABEL_0
    id_3 = 'd0;
    id_8 <= 1'b0;
  end
endmodule
