âš¡ 8-bit ALU with Pipelining

ğŸ“Œ Project Overview

This project implements an 8-bit Arithmetic Logic Unit (ALU) in Verilog with pipelining to improve throughput.
The design supports multiple arithmetic and logical operations, and was verified using Synopsys VCS with functional simulation and waveform analysis.

ğŸ¯ Key Features

âœ… RTL design in Verilog

âœ… Implements core operations: Addition, Subtraction, AND, OR, XOR, etc.

âœ… 3-stage pipelining for higher performance

âœ… Comprehensive testbench for validation

âœ… Achieved successful simulation on Synopsys VCS

ğŸ“‚ Files in this Project

ALU.sv â†’ RTL design (8-bit ALU with pipeline)

ALU_tb.sv â†’ Testbench with stimulus

waveforms/ â†’ Simulation results

ğŸ› ï¸ Tools & Methodology

Language: Verilog

Simulator: Synopsys VCS

Verification: Functional simulation, pipeline validation, waveform analysis
