
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Wed Oct  1 00:32:52 2025

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
############################  Search PATH ################################
lappend search_path /home/IC/Projects/std_cells
/home/IC/Projects/std_cells
lappend search_path /home/IC/Projects/rtl
/home/IC/Projects/std_cells /home/IC/Projects/rtl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
######################### Formality Setup File ###########################
set synopsys_auto_setup true
true
set_svf "../../syn/SYS_TOP.svf"
SVF set to '../../syn/SYS_TOP.svf'.
1
####################### Read Reference tech libs ########################
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Ref'
Current container set to 'Ref'
Loading db file '/home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
###################  Read Reference Design Files ######################## 
read_verilog -container Ref "SYS_TOP.v"
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Projects/rtl/SYS_TOP.v'
1
read_verilog -container Ref "sys_ctrl.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/sys_ctrl.v'
1
read_verilog -container Ref "alu.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/alu.v'
1
read_verilog -container Ref "CLK_GATE.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/CLK_GATE.v'
1
read_verilog -container Ref "reg_file.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/reg_file.v'
1
read_verilog -container Ref "reset_sync.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/reset_sync.v'
1
read_verilog -container Ref "data_sync.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/data_sync.v'
1
read_verilog -container Ref "fifo_top.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/fifo_top.v'
1
read_verilog -container Ref "fifo_wptr.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/fifo_wptr.v'
1
read_verilog -container Ref "fifo_memory.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/fifo_memory.v'
1
read_verilog -container Ref "fifo_rptr.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/fifo_rptr.v'
1
read_verilog -container Ref "BIT_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/BIT_SYNC.v'
1
read_verilog -container Ref "pluse_gen.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/pluse_gen.v'
1
read_verilog -container Ref "UART_RX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/UART_RX.v'
1
read_verilog -container Ref "uart_rx_fsm.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/uart_rx_fsm.v'
1
read_verilog -container Ref "edge_bit_counter.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/edge_bit_counter.v'
1
read_verilog -container Ref "data_sampling.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/data_sampling.v'
1
read_verilog -container Ref "deserializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/deserializer.v'
1
read_verilog -container Ref "strt_chk.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/strt_chk.v'
1
read_verilog -container Ref "par_chk.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/par_chk.v'
1
read_verilog -container Ref "stp_chk.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/stp_chk.v'
1
read_verilog -container Ref "clock_divider.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/clock_divider.v'
1
read_verilog -container Ref "pre_mux.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/pre_mux.v'
1
read_verilog -container Ref "uart_tr.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/uart_tr.v'
1
read_verilog -container Ref "fsm_uart.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/fsm_uart.v'
1
read_verilog -container Ref "mux4_1.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/mux4_1.v'
1
read_verilog -container Ref "parity_calc.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/parity_calc.v'
1
read_verilog -container Ref "serializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/serializer.v'
1
read_verilog -container Ref "mux2X1.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/rtl/mux2X1.v'
1
######################## set the top Reference Design ######################## 
set_reference_design SYS_TOP
Reference design set to 'Ref:/WORK/SYS_TOP'
1
set_top SYS_TOP
Setting top design to 'Ref:/WORK/SYS_TOP'
Status:   Elaborating design SYS_TOP   ...  
Status:   Elaborating design mux2X1   ...  
Status:   Elaborating design sys_cnrt   ...  
Status:   Elaborating design alu   ...  
Status:   Elaborating design CLK_GATE   ...  
Status:   Elaborating design reg_file   ...  
Status:   Elaborating design reset_sync   ...  
Status:   Elaborating design data_sync   ...  
Status:   Elaborating design fifo_top   ...  
Status:   Elaborating design fifo_wptr   ...  
Status:   Elaborating design fifo_memory   ...  
Status:   Elaborating design fifo_rptr   ...  
Status:   Elaborating design BIT_SYNC   ...  
Status:   Elaborating design pluse_gen   ...  
Status:   Elaborating design UART_RX   ...  
Status:   Elaborating design uart_rx_fsm  DATA_WIDTH=8 ...  
Information: Created design named 'uart_rx_fsm_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design edge_bit_counter   ...  
Status:   Elaborating design data_sampling   ...  
Status:   Elaborating design deserializer  DATA_WIDTH=8 ...  
Information: Created design named 'deserializer_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design strt_chk   ...  
Status:   Elaborating design par_chk  DATA_WIDTH=8 ...  
Information: Created design named 'par_chk_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design stp_chk   ...  
Status:   Elaborating design clock_divider   ...  
Status:   Elaborating design pre_mux   ...  
Status:   Elaborating design uart_tr   ...  
Status:   Elaborating design fsm_uart   ...  
Status:   Elaborating design mux4_1   ...  
Status:   Elaborating design parity_calc   ...  
Status:   Elaborating design serializer   ...  
Warning: Index may take values outside array bound, may cause simulation mismatch .. (Signal: data_set Block: /serializer File: /home/IC/Projects/rtl/serializer.v Line: 40)  (FMR_ELAB-147)
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design set to 'Ref:/WORK/SYS_TOP' with warnings
   ATTENTION: RTL interpretation messages were produced during link.
              Verification results may disagree with a logic simulator.

************ RTL Interpretation Summary ************
************ Design: Ref:/WORK/SYS_TOP
1 FMR_ELAB-147 message produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************

Reference design set to 'Ref:/WORK/SYS_TOP'
1
####################### Read Implementation tech libs ######################## 
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Imp'
Current container set to 'Imp'
Loading db file '/home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
#################### Read Implementation Design Files ######################## 
read_verilog -container Imp -netlist "/home/IC/Projects/syn//netlists/SYS_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/syn/netlists/SYS_TOP.v'
1
####################  set the top Implementation Design ######################
set_implementation_design SYS_TOP
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
set_top SYS_TOP
Setting top design to 'Imp:/WORK/SYS_TOP'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/SYS_TOP'
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
set_dont_verify_points -type port Ref:/WORK/*/*SO*
Set don't verify point 'Ref:/WORK/SYS_TOP/SO'
1
set_dont_verify_points -type port Imp:/WORK/*/*SO*
Set don't verify point 'Imp:/WORK/SYS_TOP/SO'
1
############################### contants #####################################
# all atpg enable (test_mode, scan_enable) are zero during formal compare
#test_mode
set_constant Ref:/WORK/*/*test_mode* 0
Set 'Ref:/WORK/CLK_GATE/test_mode' to constant 0
Set 'Ref:/WORK/SYS_TOP/test_mode' to constant 0
1
set_constant Imp:/WORK/*/*test_mode* 0
Set 'Imp:/WORK/CLK_GATE/test_mode' to constant 0
Set 'Imp:/WORK/SYS_TOP/test_mode' to constant 0
1
#scan_enable
set_constant Ref:/WORK/*/*SE* 0
Set 'Ref:/WORK/SYS_TOP/SE' to constant 0
Set 'Ref:/WORK/mux2X1/SEL' to constant 0
1
set_constant Imp:/WORK/*/*SE* 0
Set 'Imp:/WORK/SYS_TOP/SE' to constant 0
Set 'Imp:/WORK/mux2X1_0/SEL' to constant 0
Set 'Imp:/WORK/mux2X1_1/SEL' to constant 0
Set 'Imp:/WORK/mux2X1_2/SEL' to constant 0
Set 'Imp:/WORK/mux2X1_3/SEL' to constant 0
Set 'Imp:/WORK/mux2X1_4/SEL' to constant 0
Set 'Imp:/WORK/mux2X1_5/SEL' to constant 0
Set 'Imp:/WORK/mux2X1_6/SEL' to constant 0
1
## matching Compare points
match
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
Status:  Checking designs...
    Warning: 9 (20) undriven nets found in reference (implementation) design; see formality1.log for list (FM-399)
    Info:  2 (0) multiply-driven nets found in reference (implementation) design; see formality1.log for list.
Status:  Building verification models...
Status:  Processing Guide Commands...

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
environment         :          2          0          0          0          2
instance_map        :         28          0          0          0         28
mark                :         20          0          0          0         20
multiplier          :          2          0          0          0          2
reg_constant        :          2          0          0          0          2
transformation
   map              :         27          0          0          0         27
   share            :          4          0          0          0          4
uniquify            :          2          2          0          0          4

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

SVF files read:
      ../../syn/SYS_TOP.svf

SVF files produced:
  /home/IC/Projects/Formality/post-dft/formality1_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 266 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 5(0) Unmatched reference(implementation) unread points    
****************************************************************************************

1
## verify
set successful [verify]
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
    
*********************************** Matching Results ***********************************    
 266 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 5(0) Unmatched reference(implementation) unread points    
****************************************************************************************

Status:  Verifying...

************ RTL Interpretation Summary ************
************ Design: Ref:/WORK/SYS_TOP
1 FMR_ELAB-147 message produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************


***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
   ATTENTION: RTL interpretation messages were produced during link
              of reference design.
              Verification results may disagree with a logic simulator.
-----------------------------------------------------------------------
 Reference design: Ref:/WORK/SYS_TOP
 Implementation design: Imp:/WORK/SYS_TOP
 266 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       3     262       1     266
Failing (not equivalent)       0       0       0       0       0       0       0       0
Not Compared
  Constant reg                                                         9       0       9
  Don't verify                 0       0       0       0       1       0       0       1
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
report_passing_points > "reports/passing_points.rpt"
report_failing_points > "reports/failing_points.rpt"
report_aborted_points > "reports/aborted_points.rpt"
report_unverified_points > "reports/unverified_points.rpt"
start_gui
     1  source -echo -verbose fm_script.tcl
1
1
fm_shell (verify)> 