---
{"dg-publish":true,"tags":["risc-v","体系结构"],"permalink":"/work diary/RISC-V/处理器设计参考设计总结/","dgPassFrontmatter":true}
---

### 1.[NanoCore/src at master · JunnanLi/NanoCore · GitHub](https://github.com/JunnanLi/NanoCore/tree/master/src)
简介：顺序双发射RISC-V处理器，但是没有readme，没有文档和架构图，csdn文档：[手搓顺序双发射RISC-V核（支持32IM指令）——IFU详解_riscv多发射-CSDN博客](https://blog.csdn.net/li_xuan_li_xuan/article/details/142531302)

### 2.([GitHub - chipsalliance/Cores-VeeR-EH1: VeeR EH1 core](https://github.com/chipsalliance/Cores-VeeR-EH1))
简介：SweRV EH1，SweRV EH1是WD开发的其中一款RISC-V core，支持RV32IMC，双发射，单线程，9级流水，性能应该说是相当不错，28nm可以跑到1GHz。而且还有份详细的文档，不愧是大厂出品。
![Pasted image 20250516111708.png](/img/user/work%20diary/imgs/Pasted%20image%2020250516111708.png)
### 3.(https://github.com/ridecore/ridecore)

### 4.[rsd-devel/rsd: RSD: RISC-V Out-of-Order Superscalar Processor](https://github.com/rsd-devel/rsd)

### 5.[https://github.com/MoonbaseOtago/vroom](vroom)
