// Seed: 616032668
module module_0 (
    input uwire id_0,
    input wire id_1,
    input wand id_2,
    input wor id_3,
    input wire id_4,
    input supply1 id_5,
    input tri id_6,
    output wand id_7
    , id_10,
    input wor id_8
);
  wand id_11;
  wire id_12;
  generate
    assign id_11 = 1;
  endgenerate
  assign id_11 = 1;
  wire id_13;
endmodule
module module_0 (
    input supply0 id_0,
    input uwire module_1,
    output wor id_2,
    output wand id_3,
    output supply1 id_4,
    input uwire id_5,
    output wand id_6,
    output tri0 id_7,
    input wand id_8,
    input supply0 id_9,
    input wire id_10,
    output wand id_11
    , id_37,
    output tri1 id_12,
    input uwire id_13,
    output tri0 id_14,
    input uwire id_15,
    input tri id_16,
    input tri0 id_17,
    input tri1 id_18,
    input tri1 id_19,
    input wand id_20,
    input tri0 id_21,
    output wand id_22,
    input wire id_23,
    input uwire id_24,
    output wand id_25,
    input wand id_26,
    input tri1 id_27,
    input tri id_28,
    input tri0 id_29,
    output tri1 id_30,
    input supply0 id_31
    , id_38,
    input wand id_32,
    input wor id_33,
    input uwire id_34,
    output uwire id_35
);
  assign id_3 = id_28;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_31,
      id_28,
      id_15,
      id_31,
      id_16,
      id_30,
      id_31
  );
  assign modCall_1.id_4 = 0;
  wire id_39 = 1'd0;
  assign id_37 = 1 * 1'd0 - 1'b0;
  and primCall (
      id_3,
      id_31,
      id_5,
      id_24,
      id_23,
      id_34,
      id_0,
      id_32,
      id_33,
      id_38,
      id_29,
      id_9,
      id_26,
      id_13,
      id_16,
      id_20,
      id_15,
      id_21,
      id_10,
      id_27,
      id_28,
      id_17,
      id_18,
      id_37,
      id_8,
      id_19
  );
endmodule
