DMA_TO_DEVICE,VAR_0
ETH_ZLEN,VAR_1
NETDEV_TX_BUSY,VAR_2
NETDEV_TX_OK,VAR_3
REG_TX_POLL_DEMAND,VAR_4
TX_BUF_SIZE,VAR_5
TX_DESC0_DMA_OWN,VAR_6
TX_DESC1_BUF_SIZE_MASK,VAR_7
TX_DESC1_END,VAR_8
TX_DESC1_FTS,VAR_9
TX_DESC1_LTS,VAR_10
TX_DESC2_ADDRESS_PHYS,VAR_11
TX_DESC2_ADDRESS_VIRT,VAR_12
TX_DESC_NUM_MASK,VAR_13
TX_NEXT,FUNC_0
TX_REG_DESC_SIZE,VAR_14
TX_REG_OFFSET_DESC0,VAR_15
TX_REG_OFFSET_DESC1,VAR_16
TX_REG_OFFSET_DESC2,VAR_17
dma_map_single,FUNC_1
dma_mapping_error,FUNC_2
dma_sync_single_for_device,FUNC_3
memset,FUNC_4
moxart_desc_read,FUNC_5
moxart_desc_write,FUNC_6
moxart_tx_queue_space,FUNC_7
net_dbg_ratelimited,FUNC_8
netdev_err,FUNC_9
netdev_priv,FUNC_10
netif_stop_queue,FUNC_11
netif_trans_update,FUNC_12
rmb,FUNC_13
spin_lock_irq,FUNC_14
spin_unlock_irq,FUNC_15
wmb,FUNC_16
writel,FUNC_17
moxart_mac_start_xmit,FUNC_18
skb,VAR_18
ndev,VAR_19
priv,VAR_20
desc,VAR_21
len,VAR_22
tx_head,VAR_23
txdes1,VAR_24
ret,VAR_25
