INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_or_gate/project_or_gate.srcs/sources_1/new/or gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_or_gate/project_or_gate.srcs/sim_1/new/or gate testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate_testbench
