// Seed: 893096847
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output supply1 id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = -1;
  logic id_5;
endmodule
module module_1 #(
    parameter id_14 = 32'd63
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  inout logic [7:0] id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  module_0 modCall_1 (
      id_21,
      id_11,
      id_21,
      id_20
  );
  inout wire _id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  if (1) begin : LABEL_0
    assign id_22[1'b0 : id_14] = id_7;
  end else begin : LABEL_1
    wire id_24;
  end
endmodule
