--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf
-ucf ddr2_pinning.ucf -ucf pinning.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_div_rst" MAXDELAY = 0.46 
ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.484ns.
--------------------------------------------------------------------------------
Slack:                  -0.024ns INST_DDR2_RAM_CORE/top_00/dqs_div_rst
Error:      0.484ns delay exceeds   0.460ns timing constraint by 0.024ns
From                              To                                Delay(ns)
H4.I                              SLICE_X1Y67.G3                        0.484  
H4.I                              SLICE_X0Y66.F3                        0.378  
H4.I                              SLICE_X0Y67.F4                        0.432  
H4.I                              SLICE_X0Y67.G4                        0.429  
H4.I                              SLICE_X1Y66.F3                        0.452  
H4.I                              SLICE_X1Y66.G2                        0.440  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.716ns.
--------------------------------------------------------------------------------
Slack:                  0.291ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>
Report:    2.716ns delay meets   3.007ns timing constraint by 0.291ns
From                              To                                Delay(ns)
SLICE_X1Y52.X                     SLICE_X1Y50.CE                        0.784  
SLICE_X1Y52.X                     SLICE_X1Y49.CE                        0.792  
SLICE_X1Y52.X                     SLICE_X2Y62.SR                        2.043  
SLICE_X1Y52.X                     SLICE_X0Y58.SR                        0.757  
SLICE_X1Y52.X                     SLICE_X0Y50.SR                        2.716  
SLICE_X1Y52.X                     SLICE_X2Y52.SR                        2.448  
SLICE_X1Y52.X                     SLICE_X0Y52.SR                        1.595  
SLICE_X1Y52.X                     SLICE_X2Y50.SR                        2.454  
SLICE_X1Y52.X                     SLICE_X2Y58.SR                        2.049  
SLICE_X1Y52.X                     SLICE_X0Y62.SR                        0.767  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.315ns.
--------------------------------------------------------------------------------
Slack:                  4.075ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<0>
Report:    2.315ns delay meets   6.390ns timing constraint by 4.075ns
From                              To                                Delay(ns)
SLICE_X1Y50.YQ                    SLICE_X1Y50.F4                        0.659  
SLICE_X1Y50.YQ                    SLICE_X1Y49.F1                        0.700  
SLICE_X1Y50.YQ                    SLICE_X1Y49.G1                        0.713  
SLICE_X1Y50.YQ                    SLICE_X2Y62.G1                        2.029  
SLICE_X1Y50.YQ                    SLICE_X0Y58.G1                        1.202  
SLICE_X1Y50.YQ                    SLICE_X0Y50.G1                        0.780  
SLICE_X1Y50.YQ                    SLICE_X2Y52.G1                        0.972  
SLICE_X1Y50.YQ                    SLICE_X0Y52.G1                        0.631  
SLICE_X1Y50.YQ                    SLICE_X2Y50.G1                        0.780  
SLICE_X1Y50.YQ                    SLICE_X2Y58.G1                        2.008  
SLICE_X1Y50.YQ                    SLICE_X0Y62.G1                        2.315  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.791ns.
--------------------------------------------------------------------------------
Slack:                  4.599ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<1>
Report:    1.791ns delay meets   6.390ns timing constraint by 4.599ns
From                              To                                Delay(ns)
SLICE_X1Y50.XQ                    SLICE_X1Y50.F3                        0.581  
SLICE_X1Y50.XQ                    SLICE_X1Y50.G3                        0.613  
SLICE_X1Y50.XQ                    SLICE_X1Y49.F4                        0.562  
SLICE_X1Y50.XQ                    SLICE_X1Y49.G4                        0.564  
SLICE_X1Y50.XQ                    SLICE_X2Y62.G2                        1.271  
SLICE_X1Y50.XQ                    SLICE_X0Y58.G2                        1.259  
SLICE_X1Y50.XQ                    SLICE_X0Y50.G2                        0.659  
SLICE_X1Y50.XQ                    SLICE_X2Y52.G2                        0.935  
SLICE_X1Y50.XQ                    SLICE_X0Y52.G2                        1.791  
SLICE_X1Y50.XQ                    SLICE_X2Y50.G2                        0.595  
SLICE_X1Y50.XQ                    SLICE_X2Y58.G2                        1.300  
SLICE_X1Y50.XQ                    SLICE_X0Y62.G2                        1.528  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.920ns.
--------------------------------------------------------------------------------
Slack:                  4.470ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<2>
Report:    1.920ns delay meets   6.390ns timing constraint by 4.470ns
From                              To                                Delay(ns)
SLICE_X1Y49.YQ                    SLICE_X1Y50.F2                        0.639  
SLICE_X1Y49.YQ                    SLICE_X1Y50.G2                        0.621  
SLICE_X1Y49.YQ                    SLICE_X1Y49.F3                        0.520  
SLICE_X1Y49.YQ                    SLICE_X1Y49.G3                        0.552  
SLICE_X1Y49.YQ                    SLICE_X2Y62.G3                        1.648  
SLICE_X1Y49.YQ                    SLICE_X0Y58.G3                        1.630  
SLICE_X1Y49.YQ                    SLICE_X0Y50.G3                        0.560  
SLICE_X1Y49.YQ                    SLICE_X2Y52.G3                        0.813  
SLICE_X1Y49.YQ                    SLICE_X0Y52.G3                        1.085  
SLICE_X1Y49.YQ                    SLICE_X2Y50.G3                        0.812  
SLICE_X1Y49.YQ                    SLICE_X2Y58.G3                        1.358  
SLICE_X1Y49.YQ                    SLICE_X0Y62.G3                        1.920  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.117ns.
--------------------------------------------------------------------------------
Slack:                  4.273ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<3>
Report:    2.117ns delay meets   6.390ns timing constraint by 4.273ns
From                              To                                Delay(ns)
SLICE_X1Y49.XQ                    SLICE_X1Y50.F1                        0.705  
SLICE_X1Y49.XQ                    SLICE_X1Y50.G4                        0.463  
SLICE_X1Y49.XQ                    SLICE_X1Y49.F2                        1.440  
SLICE_X1Y49.XQ                    SLICE_X1Y49.G2                        1.422  
SLICE_X1Y49.XQ                    SLICE_X2Y62.G4                        2.117  
SLICE_X1Y49.XQ                    SLICE_X0Y58.G4                        1.180  
SLICE_X1Y49.XQ                    SLICE_X0Y50.G4                        0.638  
SLICE_X1Y49.XQ                    SLICE_X2Y52.G4                        0.875  
SLICE_X1Y49.XQ                    SLICE_X0Y52.G4                        0.910  
SLICE_X1Y49.XQ                    SLICE_X2Y50.G4                        0.606  
SLICE_X1Y49.XQ                    SLICE_X2Y58.G4                        1.881  
SLICE_X1Y49.XQ                    SLICE_X0Y62.G4                        1.845  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.296ns.
--------------------------------------------------------------------------------
Slack:                  1.711ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>
Report:    1.296ns delay meets   3.007ns timing constraint by 1.711ns
From                              To                                Delay(ns)
SLICE_X1Y52.Y                     SLICE_X2Y63.SR                        0.810  
SLICE_X1Y52.Y                     SLICE_X0Y59.SR                        0.804  
SLICE_X1Y52.Y                     SLICE_X0Y51.SR                        0.978  
SLICE_X1Y52.Y                     SLICE_X2Y53.SR                        0.795  
SLICE_X1Y52.Y                     SLICE_X0Y53.SR                        0.785  
SLICE_X1Y52.Y                     SLICE_X2Y51.SR                        1.296  
SLICE_X1Y52.Y                     SLICE_X2Y59.SR                        0.800  
SLICE_X1Y52.Y                     SLICE_X0Y63.SR                        0.812  
SLICE_X1Y52.Y                     SLICE_X3Y50.CE                        0.828  
SLICE_X1Y52.Y                     SLICE_X3Y49.CE                        0.781  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.232ns.
--------------------------------------------------------------------------------
Slack:                  4.158ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<0>
Report:    2.232ns delay meets   6.390ns timing constraint by 4.158ns
From                              To                                Delay(ns)
SLICE_X3Y49.YQ                    SLICE_X2Y63.G1                        1.688  
SLICE_X3Y49.YQ                    SLICE_X0Y59.G1                        2.232  
SLICE_X3Y49.YQ                    SLICE_X0Y51.G1                        0.902  
SLICE_X3Y49.YQ                    SLICE_X2Y53.G1                        0.893  
SLICE_X3Y49.YQ                    SLICE_X0Y53.G1                        0.902  
SLICE_X3Y49.YQ                    SLICE_X2Y51.G1                        0.681  
SLICE_X3Y49.YQ                    SLICE_X2Y59.G1                        2.227  
SLICE_X3Y49.YQ                    SLICE_X0Y63.G1                        1.697  
SLICE_X3Y49.YQ                    SLICE_X3Y50.F4                        0.560  
SLICE_X3Y49.YQ                    SLICE_X3Y50.G4                        0.562  
SLICE_X3Y49.YQ                    SLICE_X3Y49.F1                        0.921  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.467ns.
--------------------------------------------------------------------------------
Slack:                  4.923ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<1>
Report:    1.467ns delay meets   6.390ns timing constraint by 4.923ns
From                              To                                Delay(ns)
SLICE_X3Y49.XQ                    SLICE_X2Y63.G2                        1.198  
SLICE_X3Y49.XQ                    SLICE_X0Y59.G2                        1.120  
SLICE_X3Y49.XQ                    SLICE_X0Y51.G2                        0.570  
SLICE_X3Y49.XQ                    SLICE_X2Y53.G2                        1.197  
SLICE_X3Y49.XQ                    SLICE_X0Y53.G2                        0.851  
SLICE_X3Y49.XQ                    SLICE_X2Y51.G2                        0.921  
SLICE_X3Y49.XQ                    SLICE_X2Y59.G2                        1.467  
SLICE_X3Y49.XQ                    SLICE_X0Y63.G2                        1.190  
SLICE_X3Y49.XQ                    SLICE_X3Y50.F1                        0.684  
SLICE_X3Y49.XQ                    SLICE_X3Y50.G1                        0.697  
SLICE_X3Y49.XQ                    SLICE_X3Y49.F4                        0.691  
SLICE_X3Y49.XQ                    SLICE_X3Y49.G4                        0.693  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.676ns.
--------------------------------------------------------------------------------
Slack:                  4.714ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<2>
Report:    1.676ns delay meets   6.390ns timing constraint by 4.714ns
From                              To                                Delay(ns)
SLICE_X3Y50.YQ                    SLICE_X2Y63.G3                        1.393  
SLICE_X3Y50.YQ                    SLICE_X0Y59.G3                        1.409  
SLICE_X3Y50.YQ                    SLICE_X0Y51.G3                        0.873  
SLICE_X3Y50.YQ                    SLICE_X2Y53.G3                        0.565  
SLICE_X3Y50.YQ                    SLICE_X0Y53.G3                        0.998  
SLICE_X3Y50.YQ                    SLICE_X2Y51.G3                        0.650  
SLICE_X3Y50.YQ                    SLICE_X2Y59.G3                        1.401  
SLICE_X3Y50.YQ                    SLICE_X0Y63.G3                        1.676  
SLICE_X3Y50.YQ                    SLICE_X3Y50.F2                        0.729  
SLICE_X3Y50.YQ                    SLICE_X3Y50.G2                        0.711  
SLICE_X3Y50.YQ                    SLICE_X3Y49.F2                        0.713  
SLICE_X3Y50.YQ                    SLICE_X3Y49.G2                        0.695  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.022ns.
--------------------------------------------------------------------------------
Slack:                  4.368ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<3>
Report:    2.022ns delay meets   6.390ns timing constraint by 4.368ns
From                              To                                Delay(ns)
SLICE_X3Y50.XQ                    SLICE_X2Y63.G4                        2.022  
SLICE_X3Y50.XQ                    SLICE_X0Y59.G4                        1.772  
SLICE_X3Y50.XQ                    SLICE_X0Y51.G4                        0.560  
SLICE_X3Y50.XQ                    SLICE_X2Y53.G4                        0.632  
SLICE_X3Y50.XQ                    SLICE_X0Y53.G4                        0.632  
SLICE_X3Y50.XQ                    SLICE_X2Y51.G4                        0.698  
SLICE_X3Y50.XQ                    SLICE_X2Y59.G4                        1.164  
SLICE_X3Y50.XQ                    SLICE_X0Y63.G4                        1.479  
SLICE_X3Y50.XQ                    SLICE_X3Y50.F3                        0.531  
SLICE_X3Y50.XQ                    SLICE_X3Y50.G3                        0.563  
SLICE_X3Y50.XQ                    SLICE_X3Y49.F3                        0.822  
SLICE_X3Y50.XQ                    SLICE_X3Y49.G3                        0.854  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.342ns.
--------------------------------------------------------------------------------
Slack:                  1.665ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>
Report:    1.342ns delay meets   3.007ns timing constraint by 1.665ns
From                              To                                Delay(ns)
SLICE_X3Y72.X                     SLICE_X0Y70.SR                        1.251  
SLICE_X3Y72.X                     SLICE_X2Y78.SR                        0.776  
SLICE_X3Y72.X                     SLICE_X2Y68.SR                        0.837  
SLICE_X3Y72.X                     SLICE_X2Y76.SR                        0.772  
SLICE_X3Y72.X                     SLICE_X0Y76.SR                        0.929  
SLICE_X3Y72.X                     SLICE_X2Y70.SR                        0.831  
SLICE_X3Y72.X                     SLICE_X0Y68.SR                        0.975  
SLICE_X3Y72.X                     SLICE_X0Y78.SR                        1.342  
SLICE_X3Y72.X                     SLICE_X1Y70.CE                        0.722  
SLICE_X3Y72.X                     SLICE_X1Y69.CE                        1.256  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.039ns.
--------------------------------------------------------------------------------
Slack:                  4.351ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<4>
Report:    2.039ns delay meets   6.390ns timing constraint by 4.351ns
From                              To                                Delay(ns)
SLICE_X1Y69.YQ                    SLICE_X0Y70.G1                        0.684  
SLICE_X1Y69.YQ                    SLICE_X2Y78.G1                        1.499  
SLICE_X1Y69.YQ                    SLICE_X2Y68.G1                        0.926  
SLICE_X1Y69.YQ                    SLICE_X2Y76.G1                        1.230  
SLICE_X1Y69.YQ                    SLICE_X0Y76.G1                        1.220  
SLICE_X1Y69.YQ                    SLICE_X2Y70.G1                        2.039  
SLICE_X1Y69.YQ                    SLICE_X0Y68.G1                        0.687  
SLICE_X1Y69.YQ                    SLICE_X0Y78.G1                        1.780  
SLICE_X1Y69.YQ                    SLICE_X1Y70.F4                        0.563  
SLICE_X1Y69.YQ                    SLICE_X1Y70.G4                        0.565  
SLICE_X1Y69.YQ                    SLICE_X1Y69.F4                        0.566  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.889ns.
--------------------------------------------------------------------------------
Slack:                  4.501ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<5>
Report:    1.889ns delay meets   6.390ns timing constraint by 4.501ns
From                              To                                Delay(ns)
SLICE_X1Y69.XQ                    SLICE_X0Y70.G2                        0.722  
SLICE_X1Y69.XQ                    SLICE_X2Y78.G2                        1.354  
SLICE_X1Y69.XQ                    SLICE_X2Y68.G2                        0.555  
SLICE_X1Y69.XQ                    SLICE_X2Y76.G2                        1.623  
SLICE_X1Y69.XQ                    SLICE_X0Y76.G2                        1.342  
SLICE_X1Y69.XQ                    SLICE_X2Y70.G2                        0.722  
SLICE_X1Y69.XQ                    SLICE_X0Y68.G2                        0.619  
SLICE_X1Y69.XQ                    SLICE_X0Y78.G2                        1.889  
SLICE_X1Y69.XQ                    SLICE_X1Y70.F3                        0.644  
SLICE_X1Y69.XQ                    SLICE_X1Y70.G3                        0.676  
SLICE_X1Y69.XQ                    SLICE_X1Y69.F3                        0.541  
SLICE_X1Y69.XQ                    SLICE_X1Y69.G3                        0.573  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.250ns.
--------------------------------------------------------------------------------
Slack:                  5.140ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<6>
Report:    1.250ns delay meets   6.390ns timing constraint by 5.140ns
From                              To                                Delay(ns)
SLICE_X1Y70.YQ                    SLICE_X0Y70.G3                        1.171  
SLICE_X1Y70.YQ                    SLICE_X2Y78.G3                        1.082  
SLICE_X1Y70.YQ                    SLICE_X2Y68.G3                        0.549  
SLICE_X1Y70.YQ                    SLICE_X2Y76.G3                        0.736  
SLICE_X1Y70.YQ                    SLICE_X0Y76.G3                        0.736  
SLICE_X1Y70.YQ                    SLICE_X2Y70.G3                        0.784  
SLICE_X1Y70.YQ                    SLICE_X0Y68.G3                        0.549  
SLICE_X1Y70.YQ                    SLICE_X0Y78.G3                        1.075  
SLICE_X1Y70.YQ                    SLICE_X1Y70.F2                        1.250  
SLICE_X1Y70.YQ                    SLICE_X1Y70.G2                        1.232  
SLICE_X1Y70.YQ                    SLICE_X1Y69.F2                        0.628  
SLICE_X1Y70.YQ                    SLICE_X1Y69.G4                        0.451  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.216ns.
--------------------------------------------------------------------------------
Slack:                  4.174ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<7>
Report:    2.216ns delay meets   6.390ns timing constraint by 4.174ns
From                              To                                Delay(ns)
SLICE_X1Y70.XQ                    SLICE_X0Y70.G4                        1.138  
SLICE_X1Y70.XQ                    SLICE_X2Y78.G4                        1.415  
SLICE_X1Y70.XQ                    SLICE_X2Y68.G4                        1.947  
SLICE_X1Y70.XQ                    SLICE_X2Y76.G4                        1.415  
SLICE_X1Y70.XQ                    SLICE_X0Y76.G4                        1.678  
SLICE_X1Y70.XQ                    SLICE_X2Y70.G4                        2.216  
SLICE_X1Y70.XQ                    SLICE_X0Y68.G4                        0.590  
SLICE_X1Y70.XQ                    SLICE_X0Y78.G4                        1.947  
SLICE_X1Y70.XQ                    SLICE_X1Y70.F1                        1.205  
SLICE_X1Y70.XQ                    SLICE_X1Y70.G1                        1.218  
SLICE_X1Y70.XQ                    SLICE_X1Y69.F1                        0.657  
SLICE_X1Y70.XQ                    SLICE_X1Y69.G1                        0.670  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.372ns.
--------------------------------------------------------------------------------
Slack:                  1.635ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>
Report:    1.372ns delay meets   3.007ns timing constraint by 1.635ns
From                              To                                Delay(ns)
SLICE_X3Y73.X                     SLICE_X0Y71.SR                        0.643  
SLICE_X3Y73.X                     SLICE_X2Y79.SR                        0.499  
SLICE_X3Y73.X                     SLICE_X2Y69.SR                        0.892  
SLICE_X3Y73.X                     SLICE_X2Y77.SR                        0.493  
SLICE_X3Y73.X                     SLICE_X0Y77.SR                        1.372  
SLICE_X3Y73.X                     SLICE_X2Y71.SR                        0.695  
SLICE_X3Y73.X                     SLICE_X0Y69.SR                        0.888  
SLICE_X3Y73.X                     SLICE_X0Y79.SR                        0.761  
SLICE_X3Y73.X                     SLICE_X3Y70.CE                        1.186  
SLICE_X3Y73.X                     SLICE_X3Y69.CE                        0.917  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.259ns.
--------------------------------------------------------------------------------
Slack:                  5.131ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<4>
Report:    1.259ns delay meets   6.390ns timing constraint by 5.131ns
From                              To                                Delay(ns)
SLICE_X3Y69.YQ                    SLICE_X0Y71.G1                        1.173  
SLICE_X3Y69.YQ                    SLICE_X2Y79.G1                        1.259  
SLICE_X3Y69.YQ                    SLICE_X2Y69.G1                        0.731  
SLICE_X3Y69.YQ                    SLICE_X2Y77.G1                        1.259  
SLICE_X3Y69.YQ                    SLICE_X0Y77.G1                        1.240  
SLICE_X3Y69.YQ                    SLICE_X2Y71.G1                        0.728  
SLICE_X3Y69.YQ                    SLICE_X0Y69.G1                        0.698  
SLICE_X3Y69.YQ                    SLICE_X0Y79.G1                        1.240  
SLICE_X3Y69.YQ                    SLICE_X3Y70.F4                        0.607  
SLICE_X3Y69.YQ                    SLICE_X3Y70.G4                        0.609  
SLICE_X3Y69.YQ                    SLICE_X3Y69.F4                        0.610  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.686ns.
--------------------------------------------------------------------------------
Slack:                  4.704ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<5>
Report:    1.686ns delay meets   6.390ns timing constraint by 4.704ns
From                              To                                Delay(ns)
SLICE_X3Y69.XQ                    SLICE_X0Y71.G2                        0.879  
SLICE_X3Y69.XQ                    SLICE_X2Y79.G2                        1.141  
SLICE_X3Y69.XQ                    SLICE_X2Y69.G2                        0.590  
SLICE_X3Y69.XQ                    SLICE_X2Y77.G2                        1.140  
SLICE_X3Y69.XQ                    SLICE_X0Y77.G2                        1.417  
SLICE_X3Y69.XQ                    SLICE_X2Y71.G2                        0.687  
SLICE_X3Y69.XQ                    SLICE_X0Y69.G2                        0.590  
SLICE_X3Y69.XQ                    SLICE_X0Y79.G2                        1.686  
SLICE_X3Y69.XQ                    SLICE_X3Y70.F3                        0.609  
SLICE_X3Y69.XQ                    SLICE_X3Y70.G3                        0.641  
SLICE_X3Y69.XQ                    SLICE_X3Y69.F1                        0.685  
SLICE_X3Y69.XQ                    SLICE_X3Y69.G1                        0.698  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.352ns.
--------------------------------------------------------------------------------
Slack:                  5.038ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<6>
Report:    1.352ns delay meets   6.390ns timing constraint by 5.038ns
From                              To                                Delay(ns)
SLICE_X3Y70.YQ                    SLICE_X0Y71.G3                        0.593  
SLICE_X3Y70.YQ                    SLICE_X2Y79.G3                        1.080  
SLICE_X3Y70.YQ                    SLICE_X2Y69.G3                        0.524  
SLICE_X3Y70.YQ                    SLICE_X2Y77.G3                        1.079  
SLICE_X3Y70.YQ                    SLICE_X0Y77.G3                        1.352  
SLICE_X3Y70.YQ                    SLICE_X2Y71.G3                        0.593  
SLICE_X3Y70.YQ                    SLICE_X0Y69.G3                        0.796  
SLICE_X3Y70.YQ                    SLICE_X0Y79.G3                        1.352  
SLICE_X3Y70.YQ                    SLICE_X3Y70.F2                        0.672  
SLICE_X3Y70.YQ                    SLICE_X3Y70.G2                        0.654  
SLICE_X3Y70.YQ                    SLICE_X3Y69.F3                        0.519  
SLICE_X3Y70.YQ                    SLICE_X3Y69.G3                        0.551  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.334ns.
--------------------------------------------------------------------------------
Slack:                  5.056ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<7>
Report:    1.334ns delay meets   6.390ns timing constraint by 5.056ns
From                              To                                Delay(ns)
SLICE_X3Y70.XQ                    SLICE_X0Y71.G4                        0.554  
SLICE_X3Y70.XQ                    SLICE_X2Y79.G4                        1.126  
SLICE_X3Y70.XQ                    SLICE_X2Y69.G4                        0.530  
SLICE_X3Y70.XQ                    SLICE_X2Y77.G4                        0.794  
SLICE_X3Y70.XQ                    SLICE_X0Y77.G4                        0.790  
SLICE_X3Y70.XQ                    SLICE_X2Y71.G4                        0.626  
SLICE_X3Y70.XQ                    SLICE_X0Y69.G4                        0.843  
SLICE_X3Y70.XQ                    SLICE_X0Y79.G4                        1.334  
SLICE_X3Y70.XQ                    SLICE_X3Y70.F1                        0.693  
SLICE_X3Y70.XQ                    SLICE_X3Y70.G1                        0.706  
SLICE_X3Y70.XQ                    SLICE_X3Y69.F2                        1.030  
SLICE_X3Y70.XQ                    SLICE_X3Y69.G2                        1.012  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X3Y55.Y                     SLICE_X2Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<0>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.579ns.
--------------------------------------------------------------------------------
Slack:                  0.001ns INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<0>
Report:    0.579ns delay meets   0.580ns timing constraint by 0.001ns
From                              To                                Delay(ns)
K3.I                              SLICE_X0Y54.F3                        0.425  
K3.I                              SLICE_X0Y54.G4                        0.488  
K3.I                              SLICE_X0Y55.F3                        0.425  
K3.I                              SLICE_X0Y55.G3                        0.436  
K3.I                              SLICE_X2Y54.F3                        0.436  
K3.I                              SLICE_X2Y54.G4                        0.499  
K3.I                              SLICE_X2Y55.F4                        0.453  
K3.I                              SLICE_X2Y55.G3                        0.437  
K3.I                              SLICE_X3Y54.G2                        0.498  
K3.I                              SLICE_X1Y54.G3                        0.450  
K3.I                              SLICE_X3Y55.G1                        0.579  
K3.I                              SLICE_X1Y55.G1                        0.568  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X3Y54.Y                     SLICE_X2Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X2Y55.Y                     SLICE_X3Y55.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X2Y54.X                     SLICE_X2Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X2Y54.Y                     SLICE_X3Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X1Y55.Y                     SLICE_X0Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X1Y54.Y                     SLICE_X0Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X0Y55.Y                     SLICE_X1Y55.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X0Y54.X                     SLICE_X0Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X0Y54.Y                     SLICE_X1Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X3Y75.Y                     SLICE_X2Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<1>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.553ns.
--------------------------------------------------------------------------------
Slack:                  0.027ns INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<1>
Report:    0.553ns delay meets   0.580ns timing constraint by 0.027ns
From                              To                                Delay(ns)
K6.I                              SLICE_X3Y75.G1                        0.553  
K6.I                              SLICE_X1Y75.G1                        0.543  
K6.I                              SLICE_X3Y74.G2                        0.485  
K6.I                              SLICE_X1Y74.G3                        0.424  
K6.I                              SLICE_X0Y74.F3                        0.412  
K6.I                              SLICE_X0Y74.G4                        0.463  
K6.I                              SLICE_X0Y75.F3                        0.412  
K6.I                              SLICE_X0Y75.G3                        0.413  
K6.I                              SLICE_X2Y74.F4                        0.427  
K6.I                              SLICE_X2Y74.G3                        0.424  
K6.I                              SLICE_X2Y75.F4                        0.427  
K6.I                              SLICE_X2Y75.G3                        0.424  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X3Y74.Y                     SLICE_X2Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X2Y75.Y                     SLICE_X3Y75.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X2Y74.X                     SLICE_X2Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X2Y74.Y                     SLICE_X3Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X1Y75.Y                     SLICE_X0Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X1Y74.Y                     SLICE_X0Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X0Y75.Y                     SLICE_X1Y75.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X0Y74.X                     SLICE_X0Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X0Y74.Y                     SLICE_X1Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay5"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.074ns.
--------------------------------------------------------------------------------
Slack:                  0.126ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5
Report:    0.074ns delay meets   0.200ns timing constraint by 0.126ns
From                              To                                Delay(ns)
SLICE_X1Y66.Y                     SLICE_X0Y67.F2                        0.074  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div"        
 MAXDELAY = 3.007 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.358ns.
--------------------------------------------------------------------------------
Slack:                  1.649ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div
Report:    1.358ns delay meets   3.007ns timing constraint by 1.649ns
From                              To                                Delay(ns)
SLICE_X0Y67.X                     SLICE_X1Y52.F2                        1.220  
SLICE_X0Y67.X                     SLICE_X3Y72.F1                        0.815  
SLICE_X0Y67.X                     SLICE_X3Y72.G1                        0.828  
SLICE_X0Y67.X                     SLICE_X3Y53.G3                        1.358  
SLICE_X0Y67.X                     SLICE_X1Y72.BY                        0.926  
SLICE_X0Y67.X                     SLICE_X1Y53.BY                        1.237  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay3"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3
Report:    0.155ns delay meets   0.200ns timing constraint by 0.045ns
From                              To                                Delay(ns)
SLICE_X1Y67.Y                     SLICE_X0Y66.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay4"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.046ns.
--------------------------------------------------------------------------------
Slack:                  0.154ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4
Report:    0.046ns delay meets   0.200ns timing constraint by 0.154ns
From                              To                                Delay(ns)
SLICE_X0Y66.X                     SLICE_X1Y66.G4                        0.046  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay1"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.044ns.
--------------------------------------------------------------------------------
Slack:                  0.156ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1
Report:    0.044ns delay meets   0.200ns timing constraint by 0.156ns
From                              To                                Delay(ns)
SLICE_X1Y66.X                     SLICE_X0Y67.G3                        0.044  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay2"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.095ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2
Report:    0.105ns delay meets   0.200ns timing constraint by 0.095ns
From                              To                                Delay(ns)
SLICE_X0Y67.Y                     SLICE_X1Y67.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<7>" MAXDELAY      
   = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<7>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y23.X                    SLICE_X28Y20.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<15>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<15>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y21.X                    SLICE_X28Y18.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<23>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<23>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y19.X                    SLICE_X28Y16.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5187 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5187 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------
Slack: 3.519ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = 
PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4435 paths analyzed, 1507 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.382ns.
--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/data_out_4 (SLICE_X4Y53.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_4 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/data_out_4 (FF)
  Requirement:          1.880ns
  Data Path Delay:      1.642ns (Levels of Logic = 0)
  Clock Path Skew:      -0.204ns (1.517 - 1.721)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_4 to INST_MMU/INST_DDR2_Control_VHDL/data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.YQ       Tcko                  0.676   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb<5>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_4
    SLICE_X4Y53.BY       net (fanout=1)        0.580   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb<4>
    SLICE_X4Y53.CLK      Tdick                 0.386   INST_MMU/INST_DDR2_Control_VHDL/data_out<5>
                                                       INST_MMU/INST_DDR2_Control_VHDL/data_out_4
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (1.062ns logic, 0.580ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/data_out_6 (SLICE_X4Y54.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_6 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/data_out_6 (FF)
  Requirement:          1.880ns
  Data Path Delay:      1.642ns (Levels of Logic = 0)
  Clock Path Skew:      -0.204ns (1.513 - 1.717)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_6 to INST_MMU/INST_DDR2_Control_VHDL/data_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.YQ       Tcko                  0.676   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb<7>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_6
    SLICE_X4Y54.BY       net (fanout=1)        0.580   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb<6>
    SLICE_X4Y54.CLK      Tdick                 0.386   INST_MMU/INST_DDR2_Control_VHDL/data_out<7>
                                                       INST_MMU/INST_DDR2_Control_VHDL/data_out_6
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (1.062ns logic, 0.580ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/data_out_10 (SLICE_X5Y81.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_10 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/data_out_10 (FF)
  Requirement:          1.880ns
  Data Path Delay:      1.570ns (Levels of Logic = 0)
  Clock Path Skew:      -0.252ns (1.498 - 1.750)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_10 to INST_MMU/INST_DDR2_Control_VHDL/data_out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y80.YQ       Tcko                  0.676   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb<11>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_10
    SLICE_X5Y81.BY       net (fanout=1)        0.580   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb<10>
    SLICE_X5Y81.CLK      Tdick                 0.314   INST_MMU/INST_DDR2_Control_VHDL/data_out<11>
                                                       INST_MMU/INST_DDR2_Control_VHDL/data_out_10
    -------------------------------------------------  ---------------------------
    Total                                      1.570ns (0.990ns logic, 0.580ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_7/SRL16E (SLICE_X6Y10.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.664ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_19 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_7/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.012 - 0.017)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_19 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_7/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y12.XQ       Tcko                  0.473   INST_MMU/INST_DDR2_Control_VHDL/input_adress<19>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_19
    SLICE_X6Y10.BX       net (fanout=1)        0.332   INST_MMU/INST_DDR2_Control_VHDL/input_adress<19>
    SLICE_X6Y10.CLK      Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg<7>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_7/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.327ns logic, 0.332ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_6/SRL16E (SLICE_X6Y10.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_18 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_6/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.670ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.012 - 0.017)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_18 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_6/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y12.YQ       Tcko                  0.464   INST_MMU/INST_DDR2_Control_VHDL/input_adress<19>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_18
    SLICE_X6Y10.BY       net (fanout=1)        0.332   INST_MMU/INST_DDR2_Control_VHDL/input_adress<18>
    SLICE_X6Y10.CLK      Tdh         (-Th)     0.126   INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg<7>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_6/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (0.338ns logic, 0.332ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_3/SRL16E (SLICE_X6Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.686ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_5 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_3/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.048 - 0.043)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_5 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_3/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.XQ       Tcko                  0.505   INST_MMU/INST_DDR2_Control_VHDL/input_adress<5>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_5
    SLICE_X6Y20.BX       net (fanout=1)        0.332   INST_MMU/INST_DDR2_Control_VHDL/input_adress<5>
    SLICE_X6Y20.CLK      Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg<3>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_3/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.359ns logic, 0.332ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/r_burst_done/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/r_burst_done/SR
  Location pin: SLICE_X0Y27.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/r_burst_done/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/r_burst_done/SR
  Location pin: SLICE_X0Y27.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/r_burst_done/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/r_command_register_1/SR
  Location pin: SLICE_X0Y27.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm 
= PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK         
PHASE 1.879675 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 873 paths analyzed, 521 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.841ns.
--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24 (SLICE_X16Y78.G2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.725ns (Levels of Logic = 2)
  Clock Path Skew:      -0.116ns (0.570 - 0.686)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.YQ       Tcko                  0.676   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X6Y46.BX       net (fanout=3)        0.999   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X6Y46.X        Tbxx                  0.860   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X16Y78.G2      net (fanout=32)       3.373   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X16Y78.CLK     Tgck                  0.817   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<25>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<7>1
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24
    -------------------------------------------------  ---------------------------
    Total                                      6.725ns (2.353ns logic, 4.372ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.711ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (0.570 - 0.688)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X6Y46.G1       net (fanout=4)        0.903   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X6Y46.X        Tif5x                 0.987   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X16Y78.G2      net (fanout=32)       3.373   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X16Y78.CLK     Tgck                  0.817   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<25>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<7>1
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24
    -------------------------------------------------  ---------------------------
    Total                                      6.711ns (2.435ns logic, 4.276ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.384ns (Levels of Logic = 2)
  Clock Path Skew:      -0.116ns (0.570 - 0.686)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.YQ       Tcko                  0.676   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X6Y46.G2       net (fanout=3)        0.531   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X6Y46.X        Tif5x                 0.987   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X16Y78.G2      net (fanout=32)       3.373   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X16Y78.CLK     Tgck                  0.817   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<25>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<7>1
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24
    -------------------------------------------------  ---------------------------
    Total                                      6.384ns (2.480ns logic, 3.904ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data270_2_0/SRL16E (SLICE_X2Y64.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_16 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data270_2_0/SRL16E (FF)
  Requirement:          3.759ns
  Data Path Delay:      2.834ns (Levels of Logic = 1)
  Clock Path Skew:      -0.072ns (0.449 - 0.521)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb falling at 5.638ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_16 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data270_2_0/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.YQ       Tcko                  0.676   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4<17>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_16
    SLICE_X2Y64.BY       net (fanout=1)        1.983   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4<16>
    SLICE_X2Y64.CLK      Tds                   0.175   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2<1>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data270_2_0/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.834ns (0.851ns logic, 1.983ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RB_FSM_FFd1 (SLICE_X1Y65.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_DDR2_RAM_CORE/top_00/controller0/ACK_REG_INST1 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RB_FSM_FFd1 (FF)
  Requirement:          5.638ns
  Data Path Delay:      4.401ns (Levels of Logic = 1)
  Clock Path Skew:      -0.359ns (1.463 - 1.822)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_DDR2_RAM_CORE/top_00/controller0/ACK_REG_INST1 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RB_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y13.YQ       Tcko                  0.676   user_cmd_ack
                                                       INST_DDR2_RAM_CORE/top_00/controller0/ACK_REG_INST1
    SLICE_X1Y65.G3       net (fanout=11)       2.998   user_cmd_ack
    SLICE_X1Y65.CLK      Tgck                  0.727   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RB_FSM_FFd2
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RB_FSM_FFd1-In1
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RB_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (1.403ns logic, 2.998ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E (SLICE_X0Y37.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.665ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_5 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.302 - 0.248)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_5 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.XQ       Tcko                  0.473   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<5>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_5
    SLICE_X0Y37.BX       net (fanout=2)        0.392   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<5>
    SLICE_X0Y37.CLK      Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2<5>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.327ns logic, 0.392ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E (SLICE_X0Y37.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_4 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.730ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.302 - 0.248)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_4 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.YQ       Tcko                  0.464   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<5>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_4
    SLICE_X0Y37.BY       net (fanout=2)        0.392   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<4>
    SLICE_X0Y37.CLK      Tdh         (-Th)     0.126   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2<5>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.730ns (0.338ns logic, 0.392ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_10/SRL16E (SLICE_X8Y76.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_10 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_10/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.032 - 0.027)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_10 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_10/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.YQ       Tcko                  0.464   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<11>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_10
    SLICE_X8Y76.BY       net (fanout=2)        0.399   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<10>
    SLICE_X8Y76.CLK      Tdh         (-Th)     0.126   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2<11>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_10/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.338ns logic, 0.399ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2/SR
  Location pin: SLICE_X6Y45.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2/SR
  Location pin: SLICE_X6Y45.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1/SR
  Location pin: SLICE_X6Y45.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      7.519ns|      4.800ns|      7.382ns|            0|            0|            0|         5308|
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|      7.382ns|          N/A|            0|            0|         4435|            0|
| ucture_top0_clk_dcm0_clk0dcm  |             |             |             |             |             |             |             |
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|      6.841ns|          N/A|            0|            0|          873|            0|
| ucture_top0_clk_dcm0_clk90dcm |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLKB_130M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKB_130M      |    6.841|    4.760|    3.682|    7.202|
clk_50mhz      |    6.841|    4.760|    3.682|    7.202|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKB_130M      |    6.841|    4.760|    3.682|    7.202|
clk_50mhz      |    6.841|    4.760|    3.682|    7.202|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 24  (Setup/Max: 24, Hold: 0)

Constraints cover 5308 paths, 52 nets, and 3229 connections

Design statistics:
   Minimum period:   7.382ns{1}   (Maximum frequency: 135.465MHz)
   Maximum net delay:   2.716ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 08 11:25:22 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 270 MB



