	{ "mmIH_VMID_0_LUT", REG_MMIO, 0x0000, 0, &mmIH_VMID_0_LUT[0], sizeof(mmIH_VMID_0_LUT)/sizeof(mmIH_VMID_0_LUT[0]), 0, 0 },
	{ "mmIH_VMID_1_LUT", REG_MMIO, 0x0001, 0, &mmIH_VMID_1_LUT[0], sizeof(mmIH_VMID_1_LUT)/sizeof(mmIH_VMID_1_LUT[0]), 0, 0 },
	{ "mmIH_VMID_2_LUT", REG_MMIO, 0x0002, 0, &mmIH_VMID_2_LUT[0], sizeof(mmIH_VMID_2_LUT)/sizeof(mmIH_VMID_2_LUT[0]), 0, 0 },
	{ "mmIH_VMID_3_LUT", REG_MMIO, 0x0003, 0, &mmIH_VMID_3_LUT[0], sizeof(mmIH_VMID_3_LUT)/sizeof(mmIH_VMID_3_LUT[0]), 0, 0 },
	{ "mmIH_VMID_4_LUT", REG_MMIO, 0x0004, 0, &mmIH_VMID_4_LUT[0], sizeof(mmIH_VMID_4_LUT)/sizeof(mmIH_VMID_4_LUT[0]), 0, 0 },
	{ "mmIH_VMID_5_LUT", REG_MMIO, 0x0005, 0, &mmIH_VMID_5_LUT[0], sizeof(mmIH_VMID_5_LUT)/sizeof(mmIH_VMID_5_LUT[0]), 0, 0 },
	{ "mmIH_VMID_6_LUT", REG_MMIO, 0x0006, 0, &mmIH_VMID_6_LUT[0], sizeof(mmIH_VMID_6_LUT)/sizeof(mmIH_VMID_6_LUT[0]), 0, 0 },
	{ "mmIH_VMID_7_LUT", REG_MMIO, 0x0007, 0, &mmIH_VMID_7_LUT[0], sizeof(mmIH_VMID_7_LUT)/sizeof(mmIH_VMID_7_LUT[0]), 0, 0 },
	{ "mmIH_VMID_8_LUT", REG_MMIO, 0x0008, 0, &mmIH_VMID_8_LUT[0], sizeof(mmIH_VMID_8_LUT)/sizeof(mmIH_VMID_8_LUT[0]), 0, 0 },
	{ "mmIH_VMID_9_LUT", REG_MMIO, 0x0009, 0, &mmIH_VMID_9_LUT[0], sizeof(mmIH_VMID_9_LUT)/sizeof(mmIH_VMID_9_LUT[0]), 0, 0 },
	{ "mmIH_VMID_10_LUT", REG_MMIO, 0x000a, 0, &mmIH_VMID_10_LUT[0], sizeof(mmIH_VMID_10_LUT)/sizeof(mmIH_VMID_10_LUT[0]), 0, 0 },
	{ "mmIH_VMID_11_LUT", REG_MMIO, 0x000b, 0, &mmIH_VMID_11_LUT[0], sizeof(mmIH_VMID_11_LUT)/sizeof(mmIH_VMID_11_LUT[0]), 0, 0 },
	{ "mmIH_VMID_12_LUT", REG_MMIO, 0x000c, 0, &mmIH_VMID_12_LUT[0], sizeof(mmIH_VMID_12_LUT)/sizeof(mmIH_VMID_12_LUT[0]), 0, 0 },
	{ "mmIH_VMID_13_LUT", REG_MMIO, 0x000d, 0, &mmIH_VMID_13_LUT[0], sizeof(mmIH_VMID_13_LUT)/sizeof(mmIH_VMID_13_LUT[0]), 0, 0 },
	{ "mmIH_VMID_14_LUT", REG_MMIO, 0x000e, 0, &mmIH_VMID_14_LUT[0], sizeof(mmIH_VMID_14_LUT)/sizeof(mmIH_VMID_14_LUT[0]), 0, 0 },
	{ "mmIH_VMID_15_LUT", REG_MMIO, 0x000f, 0, &mmIH_VMID_15_LUT[0], sizeof(mmIH_VMID_15_LUT)/sizeof(mmIH_VMID_15_LUT[0]), 0, 0 },
	{ "mmIH_VMID_0_LUT_MM", REG_MMIO, 0x0010, 0, &mmIH_VMID_0_LUT_MM[0], sizeof(mmIH_VMID_0_LUT_MM)/sizeof(mmIH_VMID_0_LUT_MM[0]), 0, 0 },
	{ "mmIH_VMID_1_LUT_MM", REG_MMIO, 0x0011, 0, &mmIH_VMID_1_LUT_MM[0], sizeof(mmIH_VMID_1_LUT_MM)/sizeof(mmIH_VMID_1_LUT_MM[0]), 0, 0 },
	{ "mmIH_VMID_2_LUT_MM", REG_MMIO, 0x0012, 0, &mmIH_VMID_2_LUT_MM[0], sizeof(mmIH_VMID_2_LUT_MM)/sizeof(mmIH_VMID_2_LUT_MM[0]), 0, 0 },
	{ "mmIH_VMID_3_LUT_MM", REG_MMIO, 0x0013, 0, &mmIH_VMID_3_LUT_MM[0], sizeof(mmIH_VMID_3_LUT_MM)/sizeof(mmIH_VMID_3_LUT_MM[0]), 0, 0 },
	{ "mmIH_VMID_4_LUT_MM", REG_MMIO, 0x0014, 0, &mmIH_VMID_4_LUT_MM[0], sizeof(mmIH_VMID_4_LUT_MM)/sizeof(mmIH_VMID_4_LUT_MM[0]), 0, 0 },
	{ "mmIH_VMID_5_LUT_MM", REG_MMIO, 0x0015, 0, &mmIH_VMID_5_LUT_MM[0], sizeof(mmIH_VMID_5_LUT_MM)/sizeof(mmIH_VMID_5_LUT_MM[0]), 0, 0 },
	{ "mmIH_VMID_6_LUT_MM", REG_MMIO, 0x0016, 0, &mmIH_VMID_6_LUT_MM[0], sizeof(mmIH_VMID_6_LUT_MM)/sizeof(mmIH_VMID_6_LUT_MM[0]), 0, 0 },
	{ "mmIH_VMID_7_LUT_MM", REG_MMIO, 0x0017, 0, &mmIH_VMID_7_LUT_MM[0], sizeof(mmIH_VMID_7_LUT_MM)/sizeof(mmIH_VMID_7_LUT_MM[0]), 0, 0 },
	{ "mmIH_VMID_8_LUT_MM", REG_MMIO, 0x0018, 0, &mmIH_VMID_8_LUT_MM[0], sizeof(mmIH_VMID_8_LUT_MM)/sizeof(mmIH_VMID_8_LUT_MM[0]), 0, 0 },
	{ "mmIH_VMID_9_LUT_MM", REG_MMIO, 0x0019, 0, &mmIH_VMID_9_LUT_MM[0], sizeof(mmIH_VMID_9_LUT_MM)/sizeof(mmIH_VMID_9_LUT_MM[0]), 0, 0 },
	{ "mmIH_VMID_10_LUT_MM", REG_MMIO, 0x001a, 0, &mmIH_VMID_10_LUT_MM[0], sizeof(mmIH_VMID_10_LUT_MM)/sizeof(mmIH_VMID_10_LUT_MM[0]), 0, 0 },
	{ "mmIH_VMID_11_LUT_MM", REG_MMIO, 0x001b, 0, &mmIH_VMID_11_LUT_MM[0], sizeof(mmIH_VMID_11_LUT_MM)/sizeof(mmIH_VMID_11_LUT_MM[0]), 0, 0 },
	{ "mmIH_VMID_12_LUT_MM", REG_MMIO, 0x001c, 0, &mmIH_VMID_12_LUT_MM[0], sizeof(mmIH_VMID_12_LUT_MM)/sizeof(mmIH_VMID_12_LUT_MM[0]), 0, 0 },
	{ "mmIH_VMID_13_LUT_MM", REG_MMIO, 0x001d, 0, &mmIH_VMID_13_LUT_MM[0], sizeof(mmIH_VMID_13_LUT_MM)/sizeof(mmIH_VMID_13_LUT_MM[0]), 0, 0 },
	{ "mmIH_VMID_14_LUT_MM", REG_MMIO, 0x001e, 0, &mmIH_VMID_14_LUT_MM[0], sizeof(mmIH_VMID_14_LUT_MM)/sizeof(mmIH_VMID_14_LUT_MM[0]), 0, 0 },
	{ "mmIH_VMID_15_LUT_MM", REG_MMIO, 0x001f, 0, &mmIH_VMID_15_LUT_MM[0], sizeof(mmIH_VMID_15_LUT_MM)/sizeof(mmIH_VMID_15_LUT_MM[0]), 0, 0 },
	{ "mmIH_COOKIE_0", REG_MMIO, 0x0020, 0, &mmIH_COOKIE_0[0], sizeof(mmIH_COOKIE_0)/sizeof(mmIH_COOKIE_0[0]), 0, 0 },
	{ "mmIH_COOKIE_1", REG_MMIO, 0x0021, 0, &mmIH_COOKIE_1[0], sizeof(mmIH_COOKIE_1)/sizeof(mmIH_COOKIE_1[0]), 0, 0 },
	{ "mmIH_COOKIE_2", REG_MMIO, 0x0022, 0, &mmIH_COOKIE_2[0], sizeof(mmIH_COOKIE_2)/sizeof(mmIH_COOKIE_2[0]), 0, 0 },
	{ "mmIH_COOKIE_3", REG_MMIO, 0x0023, 0, &mmIH_COOKIE_3[0], sizeof(mmIH_COOKIE_3)/sizeof(mmIH_COOKIE_3[0]), 0, 0 },
	{ "mmIH_COOKIE_4", REG_MMIO, 0x0024, 0, &mmIH_COOKIE_4[0], sizeof(mmIH_COOKIE_4)/sizeof(mmIH_COOKIE_4[0]), 0, 0 },
	{ "mmIH_COOKIE_5", REG_MMIO, 0x0025, 0, &mmIH_COOKIE_5[0], sizeof(mmIH_COOKIE_5)/sizeof(mmIH_COOKIE_5[0]), 0, 0 },
	{ "mmIH_COOKIE_6", REG_MMIO, 0x0026, 0, &mmIH_COOKIE_6[0], sizeof(mmIH_COOKIE_6)/sizeof(mmIH_COOKIE_6[0]), 0, 0 },
	{ "mmIH_COOKIE_7", REG_MMIO, 0x0027, 0, &mmIH_COOKIE_7[0], sizeof(mmIH_COOKIE_7)/sizeof(mmIH_COOKIE_7[0]), 0, 0 },
	{ "mmIH_REGISTER_LAST_PART0", REG_MMIO, 0x003f, 0, &mmIH_REGISTER_LAST_PART0[0], sizeof(mmIH_REGISTER_LAST_PART0)/sizeof(mmIH_REGISTER_LAST_PART0[0]), 0, 0 },
	{ "mmSEM_REQ_INPUT_0", REG_MMIO, 0x0040, 0, &mmSEM_REQ_INPUT_0[0], sizeof(mmSEM_REQ_INPUT_0)/sizeof(mmSEM_REQ_INPUT_0[0]), 0, 0 },
	{ "mmSEM_REQ_INPUT_1", REG_MMIO, 0x0041, 0, &mmSEM_REQ_INPUT_1[0], sizeof(mmSEM_REQ_INPUT_1)/sizeof(mmSEM_REQ_INPUT_1[0]), 0, 0 },
	{ "mmSEM_REQ_INPUT_2", REG_MMIO, 0x0042, 0, &mmSEM_REQ_INPUT_2[0], sizeof(mmSEM_REQ_INPUT_2)/sizeof(mmSEM_REQ_INPUT_2[0]), 0, 0 },
	{ "mmSEM_REQ_INPUT_3", REG_MMIO, 0x0043, 0, &mmSEM_REQ_INPUT_3[0], sizeof(mmSEM_REQ_INPUT_3)/sizeof(mmSEM_REQ_INPUT_3[0]), 0, 0 },
	{ "mmSEM_REGISTER_LAST_PART0", REG_MMIO, 0x007f, 0, &mmSEM_REGISTER_LAST_PART0[0], sizeof(mmSEM_REGISTER_LAST_PART0)/sizeof(mmSEM_REGISTER_LAST_PART0[0]), 0, 0 },
	{ "mmIH_RB_CNTL", REG_MMIO, 0x0080, 0, &mmIH_RB_CNTL[0], sizeof(mmIH_RB_CNTL)/sizeof(mmIH_RB_CNTL[0]), 0, 0 },
	{ "mmIH_RB_BASE", REG_MMIO, 0x0081, 0, &mmIH_RB_BASE[0], sizeof(mmIH_RB_BASE)/sizeof(mmIH_RB_BASE[0]), 0, 0 },
	{ "mmIH_RB_BASE_HI", REG_MMIO, 0x0082, 0, &mmIH_RB_BASE_HI[0], sizeof(mmIH_RB_BASE_HI)/sizeof(mmIH_RB_BASE_HI[0]), 0, 0 },
	{ "mmIH_RB_RPTR", REG_MMIO, 0x0083, 0, &mmIH_RB_RPTR[0], sizeof(mmIH_RB_RPTR)/sizeof(mmIH_RB_RPTR[0]), 0, 0 },
	{ "mmIH_RB_WPTR", REG_MMIO, 0x0084, 0, &mmIH_RB_WPTR[0], sizeof(mmIH_RB_WPTR)/sizeof(mmIH_RB_WPTR[0]), 0, 0 },
	{ "mmIH_RB_WPTR_ADDR_HI", REG_MMIO, 0x0085, 0, &mmIH_RB_WPTR_ADDR_HI[0], sizeof(mmIH_RB_WPTR_ADDR_HI)/sizeof(mmIH_RB_WPTR_ADDR_HI[0]), 0, 0 },
	{ "mmIH_RB_WPTR_ADDR_LO", REG_MMIO, 0x0086, 0, &mmIH_RB_WPTR_ADDR_LO[0], sizeof(mmIH_RB_WPTR_ADDR_LO)/sizeof(mmIH_RB_WPTR_ADDR_LO[0]), 0, 0 },
	{ "mmIH_DOORBELL_RPTR", REG_MMIO, 0x0087, 0, &mmIH_DOORBELL_RPTR[0], sizeof(mmIH_DOORBELL_RPTR)/sizeof(mmIH_DOORBELL_RPTR[0]), 0, 0 },
	{ "mmIH_RB_CNTL_RING1", REG_MMIO, 0x0088, 0, &mmIH_RB_CNTL_RING1[0], sizeof(mmIH_RB_CNTL_RING1)/sizeof(mmIH_RB_CNTL_RING1[0]), 0, 0 },
	{ "mmIH_RB_BASE_RING1", REG_MMIO, 0x0089, 0, &mmIH_RB_BASE_RING1[0], sizeof(mmIH_RB_BASE_RING1)/sizeof(mmIH_RB_BASE_RING1[0]), 0, 0 },
	{ "mmIH_RB_BASE_HI_RING1", REG_MMIO, 0x008a, 0, &mmIH_RB_BASE_HI_RING1[0], sizeof(mmIH_RB_BASE_HI_RING1)/sizeof(mmIH_RB_BASE_HI_RING1[0]), 0, 0 },
	{ "mmIH_RB_RPTR_RING1", REG_MMIO, 0x008b, 0, &mmIH_RB_RPTR_RING1[0], sizeof(mmIH_RB_RPTR_RING1)/sizeof(mmIH_RB_RPTR_RING1[0]), 0, 0 },
	{ "mmIH_RB_WPTR_RING1", REG_MMIO, 0x008c, 0, &mmIH_RB_WPTR_RING1[0], sizeof(mmIH_RB_WPTR_RING1)/sizeof(mmIH_RB_WPTR_RING1[0]), 0, 0 },
	{ "mmIH_DOORBELL_RPTR_RING1", REG_MMIO, 0x008f, 0, &mmIH_DOORBELL_RPTR_RING1[0], sizeof(mmIH_DOORBELL_RPTR_RING1)/sizeof(mmIH_DOORBELL_RPTR_RING1[0]), 0, 0 },
	{ "mmIH_RB_CNTL_RING2", REG_MMIO, 0x0090, 0, &mmIH_RB_CNTL_RING2[0], sizeof(mmIH_RB_CNTL_RING2)/sizeof(mmIH_RB_CNTL_RING2[0]), 0, 0 },
	{ "mmIH_RB_BASE_RING2", REG_MMIO, 0x0091, 0, &mmIH_RB_BASE_RING2[0], sizeof(mmIH_RB_BASE_RING2)/sizeof(mmIH_RB_BASE_RING2[0]), 0, 0 },
	{ "mmIH_RB_BASE_HI_RING2", REG_MMIO, 0x0092, 0, &mmIH_RB_BASE_HI_RING2[0], sizeof(mmIH_RB_BASE_HI_RING2)/sizeof(mmIH_RB_BASE_HI_RING2[0]), 0, 0 },
	{ "mmIH_RB_RPTR_RING2", REG_MMIO, 0x0093, 0, &mmIH_RB_RPTR_RING2[0], sizeof(mmIH_RB_RPTR_RING2)/sizeof(mmIH_RB_RPTR_RING2[0]), 0, 0 },
	{ "mmIH_RB_WPTR_RING2", REG_MMIO, 0x0094, 0, &mmIH_RB_WPTR_RING2[0], sizeof(mmIH_RB_WPTR_RING2)/sizeof(mmIH_RB_WPTR_RING2[0]), 0, 0 },
	{ "mmIH_DOORBELL_RPTR_RING2", REG_MMIO, 0x0097, 0, &mmIH_DOORBELL_RPTR_RING2[0], sizeof(mmIH_DOORBELL_RPTR_RING2)/sizeof(mmIH_DOORBELL_RPTR_RING2[0]), 0, 0 },
	{ "mmIH_VERSION", REG_MMIO, 0x0098, 0, &mmIH_VERSION[0], sizeof(mmIH_VERSION)/sizeof(mmIH_VERSION[0]), 0, 0 },
	{ "mmIH_CNTL", REG_MMIO, 0x00c0, 0, &mmIH_CNTL[0], sizeof(mmIH_CNTL)/sizeof(mmIH_CNTL[0]), 0, 0 },
	{ "mmIH_CNTL2", REG_MMIO, 0x00c1, 0, &mmIH_CNTL2[0], sizeof(mmIH_CNTL2)/sizeof(mmIH_CNTL2[0]), 0, 0 },
	{ "mmIH_STATUS", REG_MMIO, 0x00c2, 0, &mmIH_STATUS[0], sizeof(mmIH_STATUS)/sizeof(mmIH_STATUS[0]), 0, 0 },
	{ "mmIH_PERFMON_CNTL", REG_MMIO, 0x00c3, 0, &mmIH_PERFMON_CNTL[0], sizeof(mmIH_PERFMON_CNTL)/sizeof(mmIH_PERFMON_CNTL[0]), 0, 0 },
	{ "mmIH_PERFCOUNTER0_RESULT", REG_MMIO, 0x00c4, 0, &mmIH_PERFCOUNTER0_RESULT[0], sizeof(mmIH_PERFCOUNTER0_RESULT)/sizeof(mmIH_PERFCOUNTER0_RESULT[0]), 0, 0 },
	{ "mmIH_PERFCOUNTER1_RESULT", REG_MMIO, 0x00c5, 0, &mmIH_PERFCOUNTER1_RESULT[0], sizeof(mmIH_PERFCOUNTER1_RESULT)/sizeof(mmIH_PERFCOUNTER1_RESULT[0]), 0, 0 },
	{ "mmIH_DSM_MATCH_VALUE_BIT_31_0", REG_MMIO, 0x00c7, 0, &mmIH_DSM_MATCH_VALUE_BIT_31_0[0], sizeof(mmIH_DSM_MATCH_VALUE_BIT_31_0)/sizeof(mmIH_DSM_MATCH_VALUE_BIT_31_0[0]), 0, 0 },
	{ "mmIH_DSM_MATCH_VALUE_BIT_63_32", REG_MMIO, 0x00c8, 0, &mmIH_DSM_MATCH_VALUE_BIT_63_32[0], sizeof(mmIH_DSM_MATCH_VALUE_BIT_63_32)/sizeof(mmIH_DSM_MATCH_VALUE_BIT_63_32[0]), 0, 0 },
	{ "mmIH_DSM_MATCH_VALUE_BIT_95_64", REG_MMIO, 0x00c9, 0, &mmIH_DSM_MATCH_VALUE_BIT_95_64[0], sizeof(mmIH_DSM_MATCH_VALUE_BIT_95_64)/sizeof(mmIH_DSM_MATCH_VALUE_BIT_95_64[0]), 0, 0 },
	{ "mmIH_DSM_MATCH_FIELD_CONTROL", REG_MMIO, 0x00ca, 0, &mmIH_DSM_MATCH_FIELD_CONTROL[0], sizeof(mmIH_DSM_MATCH_FIELD_CONTROL)/sizeof(mmIH_DSM_MATCH_FIELD_CONTROL[0]), 0, 0 },
	{ "mmIH_DSM_MATCH_DATA_CONTROL", REG_MMIO, 0x00cb, 0, &mmIH_DSM_MATCH_DATA_CONTROL[0], sizeof(mmIH_DSM_MATCH_DATA_CONTROL)/sizeof(mmIH_DSM_MATCH_DATA_CONTROL[0]), 0, 0 },
	{ "mmIH_DSM_MATCH_FCN_ID", REG_MMIO, 0x00cc, 0, &mmIH_DSM_MATCH_FCN_ID[0], sizeof(mmIH_DSM_MATCH_FCN_ID)/sizeof(mmIH_DSM_MATCH_FCN_ID[0]), 0, 0 },
	{ "mmIH_LIMIT_INT_RATE_CNTL", REG_MMIO, 0x00cd, 0, &mmIH_LIMIT_INT_RATE_CNTL[0], sizeof(mmIH_LIMIT_INT_RATE_CNTL)/sizeof(mmIH_LIMIT_INT_RATE_CNTL[0]), 0, 0 },
	{ "mmIH_VF_RB_STATUS", REG_MMIO, 0x00ce, 0, &mmIH_VF_RB_STATUS[0], sizeof(mmIH_VF_RB_STATUS)/sizeof(mmIH_VF_RB_STATUS[0]), 0, 0 },
	{ "mmIH_VF_RB_STATUS2", REG_MMIO, 0x00cf, 0, &mmIH_VF_RB_STATUS2[0], sizeof(mmIH_VF_RB_STATUS2)/sizeof(mmIH_VF_RB_STATUS2[0]), 0, 0 },
	{ "mmIH_VF_RB1_STATUS", REG_MMIO, 0x00d0, 0, &mmIH_VF_RB1_STATUS[0], sizeof(mmIH_VF_RB1_STATUS)/sizeof(mmIH_VF_RB1_STATUS[0]), 0, 0 },
	{ "mmIH_VF_RB1_STATUS2", REG_MMIO, 0x00d1, 0, &mmIH_VF_RB1_STATUS2[0], sizeof(mmIH_VF_RB1_STATUS2)/sizeof(mmIH_VF_RB1_STATUS2[0]), 0, 0 },
	{ "mmIH_VF_RB2_STATUS", REG_MMIO, 0x00d2, 0, &mmIH_VF_RB2_STATUS[0], sizeof(mmIH_VF_RB2_STATUS)/sizeof(mmIH_VF_RB2_STATUS[0]), 0, 0 },
	{ "mmIH_VF_RB2_STATUS2", REG_MMIO, 0x00d3, 0, &mmIH_VF_RB2_STATUS2[0], sizeof(mmIH_VF_RB2_STATUS2)/sizeof(mmIH_VF_RB2_STATUS2[0]), 0, 0 },
	{ "mmIH_INT_FLOOD_CNTL", REG_MMIO, 0x00d5, 0, &mmIH_INT_FLOOD_CNTL[0], sizeof(mmIH_INT_FLOOD_CNTL)/sizeof(mmIH_INT_FLOOD_CNTL[0]), 0, 0 },
	{ "mmIH_RB0_INT_FLOOD_STATUS", REG_MMIO, 0x00d6, 0, &mmIH_RB0_INT_FLOOD_STATUS[0], sizeof(mmIH_RB0_INT_FLOOD_STATUS)/sizeof(mmIH_RB0_INT_FLOOD_STATUS[0]), 0, 0 },
	{ "mmIH_RB1_INT_FLOOD_STATUS", REG_MMIO, 0x00d7, 0, &mmIH_RB1_INT_FLOOD_STATUS[0], sizeof(mmIH_RB1_INT_FLOOD_STATUS)/sizeof(mmIH_RB1_INT_FLOOD_STATUS[0]), 0, 0 },
	{ "mmIH_RB2_INT_FLOOD_STATUS", REG_MMIO, 0x00d8, 0, &mmIH_RB2_INT_FLOOD_STATUS[0], sizeof(mmIH_RB2_INT_FLOOD_STATUS)/sizeof(mmIH_RB2_INT_FLOOD_STATUS[0]), 0, 0 },
	{ "mmIH_INT_FLOOD_STATUS", REG_MMIO, 0x00d9, 0, &mmIH_INT_FLOOD_STATUS[0], sizeof(mmIH_INT_FLOOD_STATUS)/sizeof(mmIH_INT_FLOOD_STATUS[0]), 0, 0 },
	{ "mmIH_STORM_CLIENT_LIST_CNTL", REG_MMIO, 0x00da, 0, &mmIH_STORM_CLIENT_LIST_CNTL[0], sizeof(mmIH_STORM_CLIENT_LIST_CNTL)/sizeof(mmIH_STORM_CLIENT_LIST_CNTL[0]), 0, 0 },
	{ "mmIH_CLK_CTRL", REG_MMIO, 0x00db, 0, &mmIH_CLK_CTRL[0], sizeof(mmIH_CLK_CTRL)/sizeof(mmIH_CLK_CTRL[0]), 0, 0 },
	{ "mmIH_INT_FLAGS", REG_MMIO, 0x00dc, 0, &mmIH_INT_FLAGS[0], sizeof(mmIH_INT_FLAGS)/sizeof(mmIH_INT_FLAGS[0]), 0, 0 },
	{ "mmIH_LAST_INT_INFO0", REG_MMIO, 0x00dd, 0, &mmIH_LAST_INT_INFO0[0], sizeof(mmIH_LAST_INT_INFO0)/sizeof(mmIH_LAST_INT_INFO0[0]), 0, 0 },
	{ "mmIH_LAST_INT_INFO1", REG_MMIO, 0x00de, 0, &mmIH_LAST_INT_INFO1[0], sizeof(mmIH_LAST_INT_INFO1)/sizeof(mmIH_LAST_INT_INFO1[0]), 0, 0 },
	{ "mmIH_LAST_INT_INFO2", REG_MMIO, 0x00df, 0, &mmIH_LAST_INT_INFO2[0], sizeof(mmIH_LAST_INT_INFO2)/sizeof(mmIH_LAST_INT_INFO2[0]), 0, 0 },
	{ "mmIH_SCRATCH", REG_MMIO, 0x00e0, 0, &mmIH_SCRATCH[0], sizeof(mmIH_SCRATCH)/sizeof(mmIH_SCRATCH[0]), 0, 0 },
	{ "mmIH_CLIENT_CREDIT_ERROR", REG_MMIO, 0x00e1, 0, &mmIH_CLIENT_CREDIT_ERROR[0], sizeof(mmIH_CLIENT_CREDIT_ERROR)/sizeof(mmIH_CLIENT_CREDIT_ERROR[0]), 0, 0 },
	{ "mmIH_GPU_IOV_VIOLATION_LOG", REG_MMIO, 0x00e2, 0, &mmIH_GPU_IOV_VIOLATION_LOG[0], sizeof(mmIH_GPU_IOV_VIOLATION_LOG)/sizeof(mmIH_GPU_IOV_VIOLATION_LOG[0]), 0, 0 },
	{ "mmIH_COOKIE_REC_VIOLATION_LOG", REG_MMIO, 0x00e3, 0, &mmIH_COOKIE_REC_VIOLATION_LOG[0], sizeof(mmIH_COOKIE_REC_VIOLATION_LOG)/sizeof(mmIH_COOKIE_REC_VIOLATION_LOG[0]), 0, 0 },
	{ "mmIH_CREDIT_STATUS", REG_MMIO, 0x00e4, 0, &mmIH_CREDIT_STATUS[0], sizeof(mmIH_CREDIT_STATUS)/sizeof(mmIH_CREDIT_STATUS[0]), 0, 0 },
	{ "mmIH_MMHUB_ERROR", REG_MMIO, 0x00e5, 0, &mmIH_MMHUB_ERROR[0], sizeof(mmIH_MMHUB_ERROR)/sizeof(mmIH_MMHUB_ERROR[0]), 0, 0 },
	{ "mmIH_REGISTER_LAST_PART2", REG_MMIO, 0x00ff, 0, &mmIH_REGISTER_LAST_PART2[0], sizeof(mmIH_REGISTER_LAST_PART2)/sizeof(mmIH_REGISTER_LAST_PART2[0]), 0, 0 },
	{ "mmSEM_CLK_CTRL", REG_MMIO, 0x0100, 0, &mmSEM_CLK_CTRL[0], sizeof(mmSEM_CLK_CTRL)/sizeof(mmSEM_CLK_CTRL[0]), 0, 0 },
	{ "mmSEM_UTC_CREDIT", REG_MMIO, 0x0101, 0, &mmSEM_UTC_CREDIT[0], sizeof(mmSEM_UTC_CREDIT)/sizeof(mmSEM_UTC_CREDIT[0]), 0, 0 },
	{ "mmSEM_UTC_CONFIG", REG_MMIO, 0x0102, 0, &mmSEM_UTC_CONFIG[0], sizeof(mmSEM_UTC_CONFIG)/sizeof(mmSEM_UTC_CONFIG[0]), 0, 0 },
	{ "mmSEM_UTCL2_TRAN_EN_LUT", REG_MMIO, 0x0103, 0, &mmSEM_UTCL2_TRAN_EN_LUT[0], sizeof(mmSEM_UTCL2_TRAN_EN_LUT)/sizeof(mmSEM_UTCL2_TRAN_EN_LUT[0]), 0, 0 },
	{ "mmSEM_MCIF_CONFIG", REG_MMIO, 0x0104, 0, &mmSEM_MCIF_CONFIG[0], sizeof(mmSEM_MCIF_CONFIG)/sizeof(mmSEM_MCIF_CONFIG[0]), 0, 0 },
	{ "mmSEM_PERFMON_CNTL", REG_MMIO, 0x0105, 0, &mmSEM_PERFMON_CNTL[0], sizeof(mmSEM_PERFMON_CNTL)/sizeof(mmSEM_PERFMON_CNTL[0]), 0, 0 },
	{ "mmSEM_PERFCOUNTER0_RESULT", REG_MMIO, 0x0106, 0, &mmSEM_PERFCOUNTER0_RESULT[0], sizeof(mmSEM_PERFCOUNTER0_RESULT)/sizeof(mmSEM_PERFCOUNTER0_RESULT[0]), 0, 0 },
	{ "mmSEM_PERFCOUNTER1_RESULT", REG_MMIO, 0x0107, 0, &mmSEM_PERFCOUNTER1_RESULT[0], sizeof(mmSEM_PERFCOUNTER1_RESULT)/sizeof(mmSEM_PERFCOUNTER1_RESULT[0]), 0, 0 },
	{ "mmSEM_STATUS", REG_MMIO, 0x0108, 0, &mmSEM_STATUS[0], sizeof(mmSEM_STATUS)/sizeof(mmSEM_STATUS[0]), 0, 0 },
	{ "mmSEM_MAILBOX_CLIENTCONFIG", REG_MMIO, 0x0109, 0, &mmSEM_MAILBOX_CLIENTCONFIG[0], sizeof(mmSEM_MAILBOX_CLIENTCONFIG)/sizeof(mmSEM_MAILBOX_CLIENTCONFIG[0]), 0, 0 },
	{ "mmSEM_MAILBOX", REG_MMIO, 0x010a, 0, &mmSEM_MAILBOX[0], sizeof(mmSEM_MAILBOX)/sizeof(mmSEM_MAILBOX[0]), 0, 0 },
	{ "mmSEM_MAILBOX_CONTROL", REG_MMIO, 0x010b, 0, &mmSEM_MAILBOX_CONTROL[0], sizeof(mmSEM_MAILBOX_CONTROL)/sizeof(mmSEM_MAILBOX_CONTROL[0]), 0, 0 },
	{ "mmSEM_CHICKEN_BITS", REG_MMIO, 0x010c, 0, &mmSEM_CHICKEN_BITS[0], sizeof(mmSEM_CHICKEN_BITS)/sizeof(mmSEM_CHICKEN_BITS[0]), 0, 0 },
	{ "mmSEM_MAILBOX_CLIENTCONFIG_EXTRA", REG_MMIO, 0x010d, 0, &mmSEM_MAILBOX_CLIENTCONFIG_EXTRA[0], sizeof(mmSEM_MAILBOX_CLIENTCONFIG_EXTRA)/sizeof(mmSEM_MAILBOX_CLIENTCONFIG_EXTRA[0]), 0, 0 },
	{ "mmSEM_GPU_IOV_VIOLATION_LOG", REG_MMIO, 0x010e, 0, &mmSEM_GPU_IOV_VIOLATION_LOG[0], sizeof(mmSEM_GPU_IOV_VIOLATION_LOG)/sizeof(mmSEM_GPU_IOV_VIOLATION_LOG[0]), 0, 0 },
	{ "mmSEM_OUTSTANDING_THRESHOLD", REG_MMIO, 0x010f, 0, &mmSEM_OUTSTANDING_THRESHOLD[0], sizeof(mmSEM_OUTSTANDING_THRESHOLD)/sizeof(mmSEM_OUTSTANDING_THRESHOLD[0]), 0, 0 },
	{ "mmSEM_REGISTER_LAST_PART2", REG_MMIO, 0x017f, 0, &mmSEM_REGISTER_LAST_PART2[0], sizeof(mmSEM_REGISTER_LAST_PART2)/sizeof(mmSEM_REGISTER_LAST_PART2[0]), 0, 0 },
	{ "mmIH_ACTIVE_FCN_ID", REG_MMIO, 0x0180, 0, &mmIH_ACTIVE_FCN_ID[0], sizeof(mmIH_ACTIVE_FCN_ID)/sizeof(mmIH_ACTIVE_FCN_ID[0]), 0, 0 },
	{ "mmIH_VIRT_RESET_REQ", REG_MMIO, 0x0181, 0, &mmIH_VIRT_RESET_REQ[0], sizeof(mmIH_VIRT_RESET_REQ)/sizeof(mmIH_VIRT_RESET_REQ[0]), 0, 0 },
	{ "mmIH_CLIENT_CFG", REG_MMIO, 0x0184, 0, &mmIH_CLIENT_CFG[0], sizeof(mmIH_CLIENT_CFG)/sizeof(mmIH_CLIENT_CFG[0]), 0, 0 },
	{ "mmIH_CLIENT_CFG_INDEX", REG_MMIO, 0x0188, 0, &mmIH_CLIENT_CFG_INDEX[0], sizeof(mmIH_CLIENT_CFG_INDEX)/sizeof(mmIH_CLIENT_CFG_INDEX[0]), 0, 0 },
	{ "mmIH_CLIENT_CFG_DATA", REG_MMIO, 0x0189, 0, &mmIH_CLIENT_CFG_DATA[0], sizeof(mmIH_CLIENT_CFG_DATA)/sizeof(mmIH_CLIENT_CFG_DATA[0]), 0, 0 },
	{ "mmIH_CID_REMAP_INDEX", REG_MMIO, 0x018a, 0, &mmIH_CID_REMAP_INDEX[0], sizeof(mmIH_CID_REMAP_INDEX)/sizeof(mmIH_CID_REMAP_INDEX[0]), 0, 0 },
	{ "mmIH_CID_REMAP_DATA", REG_MMIO, 0x018b, 0, &mmIH_CID_REMAP_DATA[0], sizeof(mmIH_CID_REMAP_DATA)/sizeof(mmIH_CID_REMAP_DATA[0]), 0, 0 },
	{ "mmIH_CHICKEN", REG_MMIO, 0x018c, 0, &mmIH_CHICKEN[0], sizeof(mmIH_CHICKEN)/sizeof(mmIH_CHICKEN[0]), 0, 0 },
	{ "mmIH_MMHUB_CNTL", REG_MMIO, 0x018d, 0, &mmIH_MMHUB_CNTL[0], sizeof(mmIH_MMHUB_CNTL)/sizeof(mmIH_MMHUB_CNTL[0]), 0, 0 },
	{ "mmIH_INT_DROP_CNTL", REG_MMIO, 0x018e, 0, &mmIH_INT_DROP_CNTL[0], sizeof(mmIH_INT_DROP_CNTL)/sizeof(mmIH_INT_DROP_CNTL[0]), 0, 0 },
	{ "mmIH_INT_DROP_MATCH_VALUE0", REG_MMIO, 0x018f, 0, &mmIH_INT_DROP_MATCH_VALUE0[0], sizeof(mmIH_INT_DROP_MATCH_VALUE0)/sizeof(mmIH_INT_DROP_MATCH_VALUE0[0]), 0, 0 },
	{ "mmIH_INT_DROP_MATCH_VALUE1", REG_MMIO, 0x0190, 0, &mmIH_INT_DROP_MATCH_VALUE1[0], sizeof(mmIH_INT_DROP_MATCH_VALUE1)/sizeof(mmIH_INT_DROP_MATCH_VALUE1[0]), 0, 0 },
	{ "mmIH_INT_DROP_MATCH_MASK0", REG_MMIO, 0x0191, 0, &mmIH_INT_DROP_MATCH_MASK0[0], sizeof(mmIH_INT_DROP_MATCH_MASK0)/sizeof(mmIH_INT_DROP_MATCH_MASK0[0]), 0, 0 },
	{ "mmIH_INT_DROP_MATCH_MASK1", REG_MMIO, 0x0192, 0, &mmIH_INT_DROP_MATCH_MASK1[0], sizeof(mmIH_INT_DROP_MATCH_MASK1)/sizeof(mmIH_INT_DROP_MATCH_MASK1[0]), 0, 0 },
	{ "mmIH_REGISTER_LAST_PART1", REG_MMIO, 0x019f, 0, &mmIH_REGISTER_LAST_PART1[0], sizeof(mmIH_REGISTER_LAST_PART1)/sizeof(mmIH_REGISTER_LAST_PART1[0]), 0, 0 },
	{ "mmSEM_ACTIVE_FCN_ID", REG_MMIO, 0x01a0, 0, &mmSEM_ACTIVE_FCN_ID[0], sizeof(mmSEM_ACTIVE_FCN_ID)/sizeof(mmSEM_ACTIVE_FCN_ID[0]), 0, 0 },
	{ "mmSEM_VIRT_RESET_REQ", REG_MMIO, 0x01a1, 0, &mmSEM_VIRT_RESET_REQ[0], sizeof(mmSEM_VIRT_RESET_REQ)/sizeof(mmSEM_VIRT_RESET_REQ[0]), 0, 0 },
	{ "mmSEM_RESP_SDMA0", REG_MMIO, 0x01a4, 0, &mmSEM_RESP_SDMA0[0], sizeof(mmSEM_RESP_SDMA0)/sizeof(mmSEM_RESP_SDMA0[0]), 0, 0 },
	{ "mmSEM_RESP_SDMA1", REG_MMIO, 0x01a5, 0, &mmSEM_RESP_SDMA1[0], sizeof(mmSEM_RESP_SDMA1)/sizeof(mmSEM_RESP_SDMA1[0]), 0, 0 },
	{ "mmSEM_RESP_UVD", REG_MMIO, 0x01a6, 0, &mmSEM_RESP_UVD[0], sizeof(mmSEM_RESP_UVD)/sizeof(mmSEM_RESP_UVD[0]), 0, 0 },
	{ "mmSEM_RESP_VCE_0", REG_MMIO, 0x01a7, 0, &mmSEM_RESP_VCE_0[0], sizeof(mmSEM_RESP_VCE_0)/sizeof(mmSEM_RESP_VCE_0[0]), 0, 0 },
	{ "mmSEM_RESP_ACP", REG_MMIO, 0x01a8, 0, &mmSEM_RESP_ACP[0], sizeof(mmSEM_RESP_ACP)/sizeof(mmSEM_RESP_ACP[0]), 0, 0 },
	{ "mmSEM_RESP_ISP", REG_MMIO, 0x01a9, 0, &mmSEM_RESP_ISP[0], sizeof(mmSEM_RESP_ISP)/sizeof(mmSEM_RESP_ISP[0]), 0, 0 },
	{ "mmSEM_RESP_VCE_1", REG_MMIO, 0x01aa, 0, &mmSEM_RESP_VCE_1[0], sizeof(mmSEM_RESP_VCE_1)/sizeof(mmSEM_RESP_VCE_1[0]), 0, 0 },
	{ "mmSEM_RESP_VP8", REG_MMIO, 0x01ab, 0, &mmSEM_RESP_VP8[0], sizeof(mmSEM_RESP_VP8)/sizeof(mmSEM_RESP_VP8[0]), 0, 0 },
	{ "mmSEM_RESP_GC", REG_MMIO, 0x01ac, 0, &mmSEM_RESP_GC[0], sizeof(mmSEM_RESP_GC)/sizeof(mmSEM_RESP_GC[0]), 0, 0 },
	{ "mmSEM_CID_REMAP_INDEX", REG_MMIO, 0x01b0, 0, &mmSEM_CID_REMAP_INDEX[0], sizeof(mmSEM_CID_REMAP_INDEX)/sizeof(mmSEM_CID_REMAP_INDEX[0]), 0, 0 },
	{ "mmSEM_CID_REMAP_DATA", REG_MMIO, 0x01b1, 0, &mmSEM_CID_REMAP_DATA[0], sizeof(mmSEM_CID_REMAP_DATA)/sizeof(mmSEM_CID_REMAP_DATA[0]), 0, 0 },
	{ "mmSEM_ATOMIC_OP_LUT", REG_MMIO, 0x01b2, 0, &mmSEM_ATOMIC_OP_LUT[0], sizeof(mmSEM_ATOMIC_OP_LUT)/sizeof(mmSEM_ATOMIC_OP_LUT[0]), 0, 0 },
	{ "mmSEM_EDC_CONFIG", REG_MMIO, 0x01b3, 0, &mmSEM_EDC_CONFIG[0], sizeof(mmSEM_EDC_CONFIG)/sizeof(mmSEM_EDC_CONFIG[0]), 0, 0 },
	{ "mmSEM_CHICKEN_BITS2", REG_MMIO, 0x01b4, 0, &mmSEM_CHICKEN_BITS2[0], sizeof(mmSEM_CHICKEN_BITS2)/sizeof(mmSEM_CHICKEN_BITS2[0]), 0, 0 },
	{ "mmSEM_MMHUB_CNTL", REG_MMIO, 0x01b5, 0, &mmSEM_MMHUB_CNTL[0], sizeof(mmSEM_MMHUB_CNTL)/sizeof(mmSEM_MMHUB_CNTL[0]), 0, 0 },
	{ "mmSEM_REGISTER_LAST_PART1", REG_MMIO, 0x01bf, 0, &mmSEM_REGISTER_LAST_PART1[0], sizeof(mmSEM_REGISTER_LAST_PART1)/sizeof(mmSEM_REGISTER_LAST_PART1[0]), 0, 0 },
