#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Apr  4 17:10:39 2021
# Process ID: 6748
# Current directory: C:/work/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17952 C:\work\ip_repo\edit_textlcd_v1_0.xpr
# Log file: C:/work/ip_repo/vivado.log
# Journal file: C:/work/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/ip_repo/edit_textlcd_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/work/ip_repo/textlcd_1.0/hdl/textlcd_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/work/ip_repo/textlcd_1.0/hdl/textlcd_v1_0.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/ip_repo/textlcd_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
ipx::open_ipxact_file {C:\work\ip_repo\textlcd_1.0\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'c:/work/ip_repo/textlcd_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/work/ip_repo/textlcd_1.0/hdl/textlcd_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/work/ip_repo/textlcd_1.0/hdl/textlcd_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/work/ip_repo/textlcd_1.0/src/textlcd.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/work/ip_repo/textlcd_1.0/hdl/textlcd_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/work/ip_repo/textlcd_1.0/hdl/textlcd_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/work/ip_repo/textlcd_1.0/src/textlcd.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/work/ip_repo/textlcd_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/work/ip_repo/textlcd_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/work/ip_repo/textlcd_1.0'
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr  4 17:13:56 2021...
