
---------- Begin Simulation Statistics ----------
final_tick                               103308064514001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 765918                       # Simulator instruction rate (inst/s)
host_mem_usage                                1859580                       # Number of bytes of host memory used
host_op_rate                                   903174                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9327.27                       # Real time elapsed on the host
host_tick_rate                              181923960                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7143924688                       # Number of instructions simulated
sim_ops                                    8424150507                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.696855                       # Number of seconds simulated
sim_ticks                                1696854550501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes        53248                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           13                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           13                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            2                      
system.ruby.DMA_Controller.I.allocI_store |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total          832                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |         128    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total          128                      
system.ruby.DMA_Controller.M.allocTBE    |         128    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total          128                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total          832                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |        1910    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total         1910                      
system.ruby.DMA_Controller.S.SloadSEvent |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           11                      
system.ruby.DMA_Controller.S.allocTBE    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total            2                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            2                      
system.ruby.DMA_Controller.SloadSEvent   |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           11                      
system.ruby.DMA_Controller.Stallmandatory_in |        1910    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total         1910                      
system.ruby.DMA_Controller.allocI_load   |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            2                      
system.ruby.DMA_Controller.allocI_store  |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total          832                      
system.ruby.DMA_Controller.allocTBE      |         130    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total          130                      
system.ruby.DMA_Controller.deallocfwdfrom_in |         128    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total          128                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            2                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total          832                      
system.ruby.Directory_Controller.I.allocTBE |     6131933     25.76%     25.76% |     5970780     25.08%     50.85% |     5943914     24.97%     75.82% |     5755908     24.18%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     23802535                      
system.ruby.Directory_Controller.I.deallocTBE |     6131119     25.76%     25.76% |     5970008     25.08%     50.85% |     5943161     24.97%     75.82% |     5755113     24.18%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     23799401                      
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in::total            3                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |        2778     16.11%     16.11% |       11142     64.61%     80.72% |        2272     13.18%     93.90% |        1052      6.10%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total        17244                      
system.ruby.Directory_Controller.M.allocTBE |     3218194     24.67%     24.67% |     3261808     25.01%     49.68% |     3293441     25.25%     74.93% |     3270005     25.07%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total     13043448                      
system.ruby.Directory_Controller.M.deallocTBE |     3218530     24.67%     24.67% |     3262129     25.01%     49.68% |     3293779     25.25%     74.93% |     3270331     25.07%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total     13044769                      
system.ruby.Directory_Controller.M_GetM.Progress |       10157     14.25%     14.25% |       17292     24.27%     38.52% |       42085     59.06%     97.58% |        1723      2.42%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total        71257                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |           3      3.16%      3.16% |           9      9.47%     12.63% |          80     84.21%     96.84% |           3      3.16%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total           95                      
system.ruby.Directory_Controller.M_GetS.Progress |       35874     20.96%     20.96% |       64670     37.79%     58.75% |       52201     30.50%     89.25% |       18390     10.75%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total       171135                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |         912     32.18%     32.18% |         142      5.01%     37.19% |        1273     44.92%     82.11% |         507     17.89%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total         2834                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |       11856     35.61%     35.61% |       11337     34.05%     69.66% |        5807     17.44%     87.10% |        4294     12.90%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total        33294                      
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in |           8     42.11%     42.11% |           5     26.32%     68.42% |           3     15.79%     84.21% |           3     15.79%    100.00%
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in::total           19                      
system.ruby.Directory_Controller.Progress |       46031     18.99%     18.99% |       81962     33.81%     52.80% |       94286     38.90%     91.70% |       20113      8.30%    100.00%
system.ruby.Directory_Controller.Progress::total       242392                      
system.ruby.Directory_Controller.S.allocTBE |     7584748     26.43%     26.43% |     7151306     24.92%     51.35% |     7002150     24.40%     75.75% |     6959256     24.25%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     28697460                      
system.ruby.Directory_Controller.S.deallocTBE |     7585226     26.43%     26.43% |     7151757     24.92%     51.35% |     7002565     24.40%     75.75% |     6959725     24.25%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     28699273                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |        7437     17.88%     17.88% |        9277     22.31%     40.19% |       15317     36.83%     77.02% |        9559     22.98%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total        41590                      
system.ruby.Directory_Controller.S_GetM.allocTBE |       29490     17.97%     17.97% |       66851     40.74%     58.71% |       50953     31.05%     89.76% |       16801     10.24%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total       164095                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |       29490     17.97%     17.97% |       66851     40.74%     58.71% |       50953     31.05%     89.76% |       16801     10.24%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total       164095                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |           0      0.00%      0.00% |           5      5.49%      5.49% |          86     94.51%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total           91                      
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in |          56      7.54%      7.54% |         322     43.34%     50.87% |         352     47.38%     98.25% |          13      1.75%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in::total          743                      
system.ruby.Directory_Controller.S_GetML1C1C1_3.Stallreqto_in |          16     27.12%     27.12% |          12     20.34%     47.46% |          11     18.64%     66.10% |          20     33.90%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_3.Stallreqto_in::total           59                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |       14920     35.04%     35.04% |       15636     36.72%     71.77% |        5829     13.69%     85.46% |        6191     14.54%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total        42576                      
system.ruby.Directory_Controller.Stallreqto_in |       37986     27.42%     27.42% |       47887     34.56%     61.98% |       31032     22.40%     84.38% |       21643     15.62%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total       138548                      
system.ruby.Directory_Controller.allocTBE |    16964365     25.82%     25.82% |    16450745     25.04%     50.85% |    16290458     24.79%     75.65% |    16001970     24.35%    100.00%
system.ruby.Directory_Controller.allocTBE::total     65707538                      
system.ruby.Directory_Controller.deallocTBE |    16964365     25.82%     25.82% |    16450745     25.04%     50.85% |    16290458     24.79%     75.65% |    16001970     24.35%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     65707538                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2922788057                      
system.ruby.IFETCH.hit_latency_hist_seqr |  2922788057    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2922788057                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   2932962646                      
system.ruby.IFETCH.latency_hist_seqr     |  2932962646    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2932962646                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples     10174589                      
system.ruby.IFETCH.miss_latency_hist_seqr |    10174589    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total     10174589                      
system.ruby.L1Cache_Controller.I.allocI_load |     6238472     27.26%     27.26% |     4506326     19.69%     46.94% |     4598816     20.09%     67.03% |     7545529     32.97%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     22889143                      
system.ruby.L1Cache_Controller.I.allocI_store |     1667019     23.86%     23.86% |     1632676     23.37%     47.23% |     1594819     22.83%     70.05% |     2092587     29.95%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      6987101                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     7904526     26.46%     26.46% |     6138038     20.55%     47.01% |     6192620     20.73%     67.74% |     9637097     32.26%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     29872281                      
system.ruby.L1Cache_Controller.I_store.Progress |        7157     54.10%     54.10% |        2143     16.20%     70.29% |        1880     14.21%     84.50% |        2050     15.50%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total        13230                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |          83     22.19%     22.19% |          81     21.66%     43.85% |          99     26.47%     70.32% |         111     29.68%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total          374                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    95507019     21.81%     21.81% |   116579873     26.62%     48.43% |   107080071     24.45%     72.87% |   118798966     27.13%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    437965929                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    78526463     22.92%     22.92% |    84651786     24.71%     47.63% |    81404049     23.76%     71.39% |    98020608     28.61%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    342602906                      
system.ruby.L1Cache_Controller.M.allocTBE |     3069910     23.54%     23.54% |     3172318     24.32%     47.86% |     3048436     23.37%     71.23% |     3752604     28.77%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total     13043268                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |     3070067     23.54%     23.54% |     3172440     24.32%     47.86% |     3048588     23.37%     71.23% |     3752790     28.77%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total     13043885                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |       15969     26.59%     26.59% |       15634     26.03%     52.62% |       14318     23.84%     76.46% |       14141     23.54%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total        60062                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           3     33.33%     33.33% |           0      0.00%     33.33% |           2     22.22%     55.56% |           4     44.44%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            9                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           9     30.00%     30.00% |           0      0.00%     30.00% |           7     23.33%     53.33% |          14     46.67%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total           30                      
system.ruby.L1Cache_Controller.MloadMEvent |    95507019     21.81%     21.81% |   116579873     26.62%     48.43% |   107080071     24.45%     72.87% |   118798966     27.13%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    437965929                      
system.ruby.L1Cache_Controller.MstoreMEvent |    78526463     22.92%     22.92% |    84651786     24.71%     47.63% |    81404049     23.76%     71.39% |    98020608     28.61%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    342602906                      
system.ruby.L1Cache_Controller.Progress  |     1461438     23.39%     23.39% |     1578807     25.26%     48.65% |     1498866     23.99%     72.64% |     1709947     27.36%    100.00%
system.ruby.L1Cache_Controller.Progress::total      6249058                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   717830755     23.20%     23.20% |   785198971     25.38%     48.58% |   763288482     24.67%     73.25% |   827428561     26.75%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   3093746769                      
system.ruby.L1Cache_Controller.S.allocTBE |     6286662     27.27%     27.27% |     4546139     19.72%     46.98% |     4639088     20.12%     67.10% |     7585020     32.90%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     23056909                      
system.ruby.L1Cache_Controller.S.deallocTBE |       48998     28.64%     28.64% |       40655     23.76%     52.39% |       41135     24.04%     76.43% |       40324     23.57%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total       171112                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     6238472     27.26%     27.26% |     4506326     19.69%     46.94% |     4598816     20.09%     67.03% |     7545528     32.97%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total     22889142                      
system.ruby.L1Cache_Controller.S_evict.Progress |           5     21.74%     21.74% |           7     30.43%     52.17% |           2      8.70%     60.87% |           9     39.13%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total           23                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |        6657     26.64%     26.64% |        6008     24.04%     50.68% |        6050     24.21%     74.89% |        6276     25.11%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total        24991                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           6     13.95%     13.95% |          14     32.56%     46.51% |          11     25.58%     72.09% |          12     27.91%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total           43                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |          28     13.21%     13.21% |          70     33.02%     46.23% |          54     25.47%     71.70% |          60     28.30%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total          212                      
system.ruby.L1Cache_Controller.S_store.Progress |     1454266     23.32%     23.32% |     1576643     25.28%     48.61% |     1496971     24.01%     72.61% |     1707872     27.39%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      6235752                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |           0      0.00%      0.00% |          15     23.08%     23.08% |          35     53.85%     76.92% |          15     23.08%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total           65                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total            1                      
system.ruby.L1Cache_Controller.SloadSEvent |   717830755     23.20%     23.20% |   785198971     25.38%     48.58% |   763288482     24.67%     73.25% |   827428561     26.75%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   3093746769                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |          83     18.91%     18.91% |          96     21.87%     40.77% |         134     30.52%     71.30% |         126     28.70%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total          439                      
system.ruby.L1Cache_Controller.Stallmandatory_in |       22663     26.57%     26.57% |       21712     25.46%     52.03% |       20429     23.95%     75.98% |       20491     24.02%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total        85295                      
system.ruby.L1Cache_Controller.allocI_load |     6238472     27.26%     27.26% |     4506326     19.69%     46.94% |     4598816     20.09%     67.03% |     7545529     32.97%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     22889143                      
system.ruby.L1Cache_Controller.allocI_store |     1667019     23.86%     23.86% |     1632676     23.37%     47.23% |     1594819     22.83%     70.05% |     2092587     29.95%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      6987101                      
system.ruby.L1Cache_Controller.allocTBE  |     9356572     25.92%     25.92% |     7718457     21.38%     47.30% |     7687524     21.29%     68.59% |    11337624     31.41%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     36100177                      
system.ruby.L1Cache_Controller.deallocTBE |       48998     28.64%     28.64% |       40655     23.76%     52.39% |       41135     24.04%     76.43% |       40324     23.57%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total       171112                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     7904526     26.46%     26.46% |     6138038     20.55%     47.01% |     6192620     20.73%     67.74% |     9637097     32.26%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     29872281                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     6238472     27.26%     27.26% |     4506326     19.69%     46.94% |     4598816     20.09%     67.03% |     7545528     32.97%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total     22889142                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |     3070067     23.54%     23.54% |     3172440     24.32%     47.86% |     3048588     23.37%     71.23% |     3752790     28.77%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total     13043885                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    608924641                      
system.ruby.LD.hit_latency_hist_seqr     |   608924641    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    608924641                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    621639194                      
system.ruby.LD.latency_hist_seqr         |   621639194    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     621639194                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples     12714553                      
system.ruby.LD.miss_latency_hist_seqr    |    12714553    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     12714553                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples      1130135                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |     1130135    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total      1130135                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples      1534778                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |     1534778    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total      1534778                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples       404643                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |      404643    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total       404643                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples      1534778                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |     1534778    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total      1534778                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples      1534778                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |     1534778    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total      1534778                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples     16237158                      
system.ruby.RMW_Read.hit_latency_hist_seqr |    16237158    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total     16237158                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples     16724457                      
system.ruby.RMW_Read.latency_hist_seqr   |    16724457    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total     16724457                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples       487299                      
system.ruby.RMW_Read.miss_latency_hist_seqr |      487299    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total       487299                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    323700835                      
system.ruby.ST.hit_latency_hist_seqr     |   323700835    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    323700835                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    335852778                      
system.ruby.ST.latency_hist_seqr         |   335852778    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     335852778                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples     12151943                      
system.ruby.ST.miss_latency_hist_seqr    |    12151943    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total     12151943                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.013730                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.983803                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.005102                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5645.684551                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.003656                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   500.000028                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.016264                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.038372                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  9498.492678                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.003665                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999974                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.013319                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.982372                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.004969                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5526.114288                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.003584                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.015767                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.046699                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  6795.668983                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.003592                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999974                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.013180                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.967294                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.004877                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5517.804381                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.003562                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999913                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.015626                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.150763                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  7316.333724                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.003570                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999880                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.012839                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.979225                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.004774                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5453.749748                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.003538                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999968                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.015458                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.121199                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 12050.460738                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.003547                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999943                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles          356                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  6492.433662                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time   499.484652                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time   499.450443                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 137839.737700                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   3874315604                      
system.ruby.hit_latency_hist_seqr        |  3874315604    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   3874315604                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            36                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     6.906806                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6433.604257                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.332508                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  3462.962519                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.005054                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.000152                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.002760                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16484.541927                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000086                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   776.148716                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles            51                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     7.333645                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6542.562258                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.349682                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  2990.813069                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.004052                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.000027                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.002274                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16662.422925                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   707.342334                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles            49                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs    10.908997                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6499.107394                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.339056                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2976.722788                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.004058                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.000022                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.002267                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16317.543235                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000078                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   685.877405                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles            33                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     9.922360                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6519.679618                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.393275                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  4269.548901                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.006149                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.896993                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.003344                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16496.098470                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000080                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   673.419425                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     3910248631                      
system.ruby.latency_hist_seqr            |  3910248631    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       3910248631                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     35933027                      
system.ruby.miss_latency_hist_seqr       |    35933027    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     35933027                      
system.ruby.network.average_flit_latency    16.662119                      
system.ruby.network.average_flit_network_latency    12.477407                      
system.ruby.network.average_flit_queueing_latency     4.184712                      
system.ruby.network.average_flit_vnet_latency |   15.000148                       |    5.006301                       |   10.489919                      
system.ruby.network.average_flit_vqueue_latency |    5.937461                       |    6.000003                       |    1.000901                      
system.ruby.network.average_hops             1.001466                      
system.ruby.network.average_packet_latency    15.909526                      
system.ruby.network.average_packet_network_latency    12.419332                      
system.ruby.network.average_packet_queueing_latency     3.490193                      
system.ruby.network.average_packet_vnet_latency |   24.805653                       |    5.006301                       |    8.913504                      
system.ruby.network.average_packet_vqueue_latency |    5.892828                       |    6.000003                       |    1.000576                      
system.ruby.network.avg_link_utilization     0.289863                      
system.ruby.network.avg_vc_load          |    0.119457     41.21%     41.21% |    0.013980      4.82%     46.03% |    0.013341      4.60%     50.64% |    0.013332      4.60%     55.24% |    0.019908      6.87%     62.10% |    0.002226      0.77%     62.87% |    0.002213      0.76%     63.64% |    0.002213      0.76%     64.40% |    0.076231     26.30%     90.70% |    0.009752      3.36%     94.06% |    0.008607      2.97%     97.03% |    0.008604      2.97%    100.00%
system.ruby.network.avg_vc_load::total       0.289863                      
system.ruby.network.ext_in_link_utilization    327743715                      
system.ruby.network.ext_out_link_utilization    327743714                      
system.ruby.network.flit_network_latency |  2714310337                       |   150408741                       |  1224672731                      
system.ruby.network.flit_queueing_latency |  1074396878                       |   180263392                       |   116852762                      
system.ruby.network.flits_injected       |   180952248     55.21%     55.21% |    30043884      9.17%     64.38% |   116747587     35.62%    100.00%
system.ruby.network.flits_injected::total    327743719                      
system.ruby.network.flits_received       |   180952243     55.21%     55.21% |    30043884      9.17%     64.38% |   116747587     35.62%    100.00%
system.ruby.network.flits_received::total    327743714                      
system.ruby.network.int_link_utilization    328224052                      
system.ruby.network.packet_network_latency |   906206557                       |   150408741                       |   584221762                      
system.ruby.network.packet_queueing_latency |   215278330                       |   180263392                       |    65581190                      
system.ruby.network.packets_injected     |    36532260     27.65%     27.65% |    30043884     22.74%     50.39% |    65543443     49.61%    100.00%
system.ruby.network.packets_injected::total    132119587                      
system.ruby.network.packets_received     |    36532259     27.65%     27.65% |    30043884     22.74%     50.39% |    65543443     49.61%    100.00%
system.ruby.network.packets_received::total    132119586                      
system.ruby.network.routers0.buffer_reads    163925622                      
system.ruby.network.routers0.buffer_writes    163925622                      
system.ruby.network.routers0.crossbar_activity    163925622                      
system.ruby.network.routers0.sw_input_arbiter_activity    164216005                      
system.ruby.network.routers0.sw_output_arbiter_activity    163925622                      
system.ruby.network.routers1.buffer_reads    159801030                      
system.ruby.network.routers1.buffer_writes    159801030                      
system.ruby.network.routers1.crossbar_activity    159801030                      
system.ruby.network.routers1.sw_input_arbiter_activity    160081140                      
system.ruby.network.routers1.sw_output_arbiter_activity    159801030                      
system.ruby.network.routers2.buffer_reads    156776141                      
system.ruby.network.routers2.buffer_writes    156776141                      
system.ruby.network.routers2.crossbar_activity    156776141                      
system.ruby.network.routers2.sw_input_arbiter_activity    157050606                      
system.ruby.network.routers2.sw_output_arbiter_activity    156776141                      
system.ruby.network.routers3.buffer_reads    175464973                      
system.ruby.network.routers3.buffer_writes    175464973                      
system.ruby.network.routers3.crossbar_activity    175464973                      
system.ruby.network.routers3.sw_input_arbiter_activity    175731345                      
system.ruby.network.routers3.sw_output_arbiter_activity    175464973                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   3910248632                      
system.ruby.outstanding_req_hist_seqr::mean     1.000146                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000101                      
system.ruby.outstanding_req_hist_seqr::stdev     0.012076                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  3909678356     99.99%     99.99% |      570276      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   3910248632                      
system.switch_cpus0.Branches                 74660867                       # Number of branches fetched
system.switch_cpus0.committedInsts          491211733                       # Number of instructions committed
system.switch_cpus0.committedOps            815150595                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          148986509                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               579243                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           77937412                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses               136223                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.166393                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          672291736                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses               105924                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.833607                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              3392216898                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      2827775719.144762                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    420657251                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    309843782                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     59901842                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses       7456341                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts              7456341                       # number of float instructions
system.switch_cpus0.num_fp_register_reads      6762836                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes      1551690                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            9259246                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      564441178.855238                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    807127562                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           807127562                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1759505726                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    658794356                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          148271891                       # Number of load instructions
system.switch_cpus0.num_mem_refs            226085868                       # number of memory refs
system.switch_cpus0.num_store_insts          77813977                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      5313564      0.65%      0.65% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        582682806     71.46%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          557239      0.07%     72.18% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv           359692      0.04%     72.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         141006      0.02%     72.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     72.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           8032      0.00%     72.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     72.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     72.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     72.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     72.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     72.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd          275242      0.03%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu            6214      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             384      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc           5035      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift          1116      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       147152793     18.05%     90.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       71917358      8.82%     99.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead      1119098      0.14%     99.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      5896619      0.72%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         815436198                       # Class of executed instruction
system.switch_cpus1.Branches                 68187446                       # Number of branches fetched
system.switch_cpus1.committedInsts          548370862                       # Number of instructions committed
system.switch_cpus1.committedOps            843709808                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          156217437                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               481014                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           83567760                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses               119237                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.164644                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          752784091                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                79749                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.835356                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              3392552610                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      2833987895.736002                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    401623964                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    348107971                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     56382836                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses       8977821                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts              8977821                       # number of float instructions
system.switch_cpus1.num_fp_register_reads      8145265                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes      1899143                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            6596774                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      558564714.263998                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    838550003                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           838550003                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1873233355                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    688029712                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          155609529                       # Number of load instructions
system.switch_cpus1.num_mem_refs            239068612                       # number of memory refs
system.switch_cpus1.num_store_insts          83459083                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      2975092      0.35%      0.35% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        600682826     71.17%     71.52% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          601276      0.07%     71.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv           195836      0.02%     71.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         170714      0.02%     71.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     71.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           1760      0.00%     71.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     71.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     71.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     71.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     71.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     71.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd          340958      0.04%     71.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu           10010      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             450      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc           6025      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift          1302      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       154244058     18.27%     89.95% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       76382167      9.05%     99.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead      1365471      0.16%     99.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      7076916      0.84%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         844054861                       # Class of executed instruction
system.switch_cpus2.Branches                 68368660                       # Number of branches fetched
system.switch_cpus2.committedInsts          527525084                       # Number of instructions committed
system.switch_cpus2.committedOps            822721802                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          153197178                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               472860                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           80435961                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses               122716                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.186035                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          724238607                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                82735                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.813965                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              3393708854                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      2762359502.949442                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    399573875                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    334855409                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     56423573                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses       8100078                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts              8100078                       # number of float instructions
system.switch_cpus2.num_fp_register_reads      7301210                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      1733643                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            6650300                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      631349351.050558                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    817162056                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           817162056                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1816206123                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    669829190                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          152612542                       # Number of load instructions
system.switch_cpus2.num_mem_refs            232937848                       # number of memory refs
system.switch_cpus2.num_store_insts          80325306                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      3117242      0.38%      0.38% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        585800878     71.17%     71.55% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          536918      0.07%     71.62% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv           193759      0.02%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         152042      0.02%     71.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           1472      0.00%     71.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     71.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     71.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     71.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd          301828      0.04%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu            8832      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             388      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc           4975      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            85      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       151347562     18.39%     90.09% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       73960537      8.99%     99.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      1264980      0.15%     99.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      6364769      0.77%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         823056267                       # Class of executed instruction
system.switch_cpus3.Branches                 84683183                       # Number of branches fetched
system.switch_cpus3.committedInsts          571823492                       # Number of instructions committed
system.switch_cpus3.committedOps            937574785                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          171849562                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               713816                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           97945117                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses               166204                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.001405                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          784038309                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses               121688                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.998595                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              3393709018                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      3388941187.116612                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    467400228                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    349958027                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     67268936                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses      11353738                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts             11353738                       # number of float instructions
system.switch_cpus3.num_fp_register_reads      9196560                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes      3131570                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls           11036928                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      4767830.883388                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    928069268                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           928069268                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   2043976150                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    749188171                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          170952016                       # Number of load instructions
system.switch_cpus3.num_mem_refs            268747681                       # number of memory refs
system.switch_cpus3.num_store_insts          97795665                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      7017893      0.75%      0.75% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        661297885     70.46%     71.20% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          659783      0.07%     71.27% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv           380745      0.04%     71.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         158490      0.02%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           1648      0.00%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd          314842      0.03%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu            8248      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             296      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc           5252      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           236      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       168308921     17.93%     89.30% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       89575261      9.54%     98.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead      2643095      0.28%     99.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      8220404      0.88%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         938592999                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          685                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          342                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 923025434.213450                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 221191365.699620                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          342    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value      1463500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    993090500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          342                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 1380291895000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 315674698501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 101612097920500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions           26                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean    169469375                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 155620706.360357                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value      9218000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    549010000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 1694470635001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   2033632500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 101611560246500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          592                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          296                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 953867349.665541                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 159617446.506007                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          296    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value       385000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    991268500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          296                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 1414304285000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 282344735501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 101611415493500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          604                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          302                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 925091264.907285                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 224034031.621600                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          302    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      1119000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    993109500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          302                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 1417270205499                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 279377562002                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 101611416746500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 1696854550501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 1696854550501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 1696854550501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 1696854550501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      9654528                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           9654528                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       150852                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             150852                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      5689661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              5689661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      5689661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             5689661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    150852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             737498                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     150852                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   150852                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             9436                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9427                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9422                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9360                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9442                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9567                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9628                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9702                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9527                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9427                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            9248                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            9375                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            9340                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            9282                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            9445                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9224                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   926329746                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 754260000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             3754804746                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     6140.65                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               24890.65                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                  126292                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                83.72                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               150852                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                 150279                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    389                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     21                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     13                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     13                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     15                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     14                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     16                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     51                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     29                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     6                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        24558                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   393.123870                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   271.935690                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   280.853992                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         5716     23.28%     23.28% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         3451     14.05%     37.33% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         2981     12.14%     49.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2826     11.51%     60.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         3004     12.23%     73.21% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         2597     10.57%     83.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895         2515     10.24%     94.02% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023         1455      5.92%     99.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           13      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        24558                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               9654528                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                9654528                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        5.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     5.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1696854013000                       # Total gap between requests
system.mem_ctrls2.avgGap                  11248468.78                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      9654528                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 5689661.495824423619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       150852                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   3754804746                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     24890.65                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   83.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2     11936226                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total     11936226                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2     11936226                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total     11936226                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       150852                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       150852                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       150852                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       150852                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2  11490170648                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total  11490170648                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2  11490170648                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total  11490170648                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2     12087078                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total     12087078                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2     12087078                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total     12087078                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.012480                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.012480                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.012480                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.012480                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 76168.500570                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 76168.500570                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 76168.500570                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 76168.500570                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       150852                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       150852                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       150852                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       150852                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   8429371400                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   8429371400                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   8429371400                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   8429371400                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.012480                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.012480                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.012480                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.012480                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 55878.419908                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 55878.419908                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 55878.419908                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 55878.419908                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      8684886                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      8684886                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       150852                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       150852                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2  11490170648                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total  11490170648                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      8835738                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      8835738                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.017073                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.017073                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 76168.500570                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 76168.500570                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       150852                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       150852                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   8429371400                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   8429371400                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.017073                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.017073                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 55878.419908                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 55878.419908                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2      3251340                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total      3251340                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2      3251340                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total      3251340                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     118147.719335                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  101611210349500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 118147.719335                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.450698                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.450698                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       150852                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       150844                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.575455                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses     193544100                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses     12087078                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            85251600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            45312300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          534557520                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    133947880560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     51316857180                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    608377824000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      794307683160                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       468.105933                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 1581176734253                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  56661540000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  59016276248                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            90106800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            47885310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          542525760                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    133947880560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     51969099630                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    607828361280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      794425859340                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       468.175578                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 1579741218750                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  56661540000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  60451791751                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      9652160                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           9652160                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       150815                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             150815                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      5688266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              5688266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      5688266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             5688266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    150815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             737430                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     150815                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   150815                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             9440                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9440                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9412                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9349                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9425                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9570                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9633                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9693                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9527                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9383                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            9223                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            9402                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            9328                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            9301                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            9445                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            9244                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   935392493                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 754075000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             3763173743                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     6202.25                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               24952.25                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                  126362                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                83.79                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               150815                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                 150251                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    382                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     19                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     14                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     14                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     15                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     51                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     28                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        24451                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   394.749990                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   273.969528                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   280.501790                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         5588     22.85%     22.85% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         3442     14.08%     36.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3035     12.41%     49.34% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2821     11.54%     60.88% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         2965     12.13%     73.01% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         2626     10.74%     83.75% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895         2534     10.36%     94.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023         1427      5.84%     99.95% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           13      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        24451                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               9652160                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                9652160                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        5.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     5.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1696852819000                       # Total gap between requests
system.mem_ctrls3.avgGap                  11251220.50                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      9652160                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 5688265.972560923547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       150815                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   3763173743                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     24952.25                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   83.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3     11857738                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total     11857738                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3     11857738                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total     11857738                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       150815                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       150815                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       150815                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       150815                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3  11496574685                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total  11496574685                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3  11496574685                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total  11496574685                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3     12008553                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total     12008553                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3     12008553                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total     12008553                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.012559                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.012559                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.012559                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.012559                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 76229.650134                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 76229.650134                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 76229.650134                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 76229.650134                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       150815                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       150815                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       150815                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       150815                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   8436543435                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   8436543435                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   8436543435                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   8436543435                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.012559                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.012559                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.012559                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.012559                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 55939.683951                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 55939.683951                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 55939.683951                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 55939.683951                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      8589460                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      8589460                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       150815                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       150815                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3  11496574685                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total  11496574685                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      8740275                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      8740275                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.017255                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.017255                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 76229.650134                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 76229.650134                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       150815                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       150815                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   8436543435                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   8436543435                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.017255                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.017255                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 55939.683951                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 55939.683951                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      3268278                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      3268278                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      3268278                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      3268278                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     118100.751966                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  101611210136500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 118100.751966                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.450519                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.450519                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       150815                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       150805                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.575314                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses     192287663                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses     12008553                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            84780360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            45061830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          534450420                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    133947880560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     51332180490                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    608364836640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      794309190300                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       468.106822                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 1581144121751                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  56661540000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  59048888750                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            89814060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            47729715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          542368680                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    133947880560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     51987908490                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    607812809760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      794428511265                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       468.177140                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 1579699603500                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  56661540000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  60493407001                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      9659456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           9659456                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       150929                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             150929                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      5692566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              5692566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      5692566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             5692566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    150929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             737660                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     150929                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   150929                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             9424                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9461                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9410                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9364                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9448                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9569                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9645                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9691                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9534                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9425                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            9226                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            9417                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            9340                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            9307                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            9440                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   913114992                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 754645000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             3743033742                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     6049.96                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               24799.96                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  126324                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                83.70                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               150929                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 150322                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    422                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     21                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     15                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     15                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     52                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     30                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        24605                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   392.581020                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   271.186057                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   280.958793                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         5776     23.47%     23.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         3395     13.80%     37.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3047     12.38%     49.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2835     11.52%     61.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         2990     12.15%     73.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         2586     10.51%     83.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         2535     10.30%     94.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         1428      5.80%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           13      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        24605                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               9659456                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                9659456                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        5.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     5.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1696841566000                       # Total gap between requests
system.mem_ctrls0.avgGap                  11242647.64                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      9659456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 5692565.692886302248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       150929                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   3743033742                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     24799.96                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   83.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0     12255278                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total     12255278                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0     12255278                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total     12255278                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       150929                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       150929                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       150929                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       150929                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0  11482375571                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total  11482375571                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0  11482375571                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total  11482375571                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0     12406207                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total     12406207                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0     12406207                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total     12406207                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.012166                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.012166                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.012166                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.012166                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 76077.994097                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 76077.994097                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 76077.994097                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 76077.994097                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       150929                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       150929                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       150929                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       150929                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   8419973321                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   8419973321                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   8419973321                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   8419973321                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.012166                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.012166                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.012166                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.012166                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 55787.643998                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 55787.643998                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 55787.643998                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 55787.643998                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      9047255                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      9047255                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       150929                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       150929                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0  11482375571                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total  11482375571                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      9198184                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      9198184                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.016409                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.016409                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 76077.994097                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 76077.994097                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       150929                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       150929                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   8419973321                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   8419973321                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.016409                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.016409                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 55787.643998                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 55787.643998                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0      3208023                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total      3208023                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0      3208023                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total      3208023                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     118214.258380                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  101611210031500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 118214.258380                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.450952                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.450952                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       150929                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       150922                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.575748                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses     198650241                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses     12406207                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            85494360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            45441330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          534907380                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    133947880560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     51425795010                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    608286128160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      794325646800                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       468.116520                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1580937791251                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  56661540000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  59255219250                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            90185340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            47934645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          542725680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    133947880560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     51952131870                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    607842977760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      794423835855                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       468.174385                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1579777939251                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  56661540000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  60415071250                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      9650560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           9650560                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       150790                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             150790                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      5687323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              5687323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      5687323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             5687323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    150790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000615500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             737384                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     150790                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   150790                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9456                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9438                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9419                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9365                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9428                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9547                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9623                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9680                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9516                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9417                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            9230                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            9386                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            9326                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            9305                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            9442                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9212                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   941309243                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 753950000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             3768621743                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     6242.52                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               24992.52                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  126323                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                83.77                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               150790                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 150205                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    402                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     52                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     27                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        24465                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   394.456080                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   273.293845                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   280.702841                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         5673     23.19%     23.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         3359     13.73%     36.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3038     12.42%     49.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2820     11.53%     60.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         3026     12.37%     73.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         2546     10.41%     83.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         2583     10.56%     94.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         1407      5.75%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           13      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        24465                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               9650560                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                9650560                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        5.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     5.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1696854444000                       # Total gap between requests
system.mem_ctrls1.avgGap                  11253096.65                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      9650560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 5687323.051436937414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       150790                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   3768621743                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     24992.52                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   83.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1     12010981                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total     12010981                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1     12010981                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total     12010981                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       150790                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       150790                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       150790                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       150790                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1  11500763710                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total  11500763710                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1  11500763710                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total  11500763710                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1     12161771                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total     12161771                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1     12161771                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total     12161771                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.012399                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.012399                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.012399                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.012399                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 76270.069036                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 76270.069036                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 76270.069036                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 76270.069036                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       150790                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       150790                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       150790                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       150790                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   8441236462                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   8441236462                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   8441236462                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   8441236462                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.012399                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.012399                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.012399                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.012399                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 55980.081318                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 55980.081318                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 55980.081318                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 55980.081318                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      8766483                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      8766483                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       150790                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       150790                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1  11500763710                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total  11500763710                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      8917273                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      8917273                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.016910                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.016910                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 76270.069036                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 76270.069036                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       150790                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       150790                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   8441236462                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   8441236462                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.016910                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.016910                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 55980.081318                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 55980.081318                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      3244498                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      3244498                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      3244498                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      3244498                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     118095.300012                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  101611210031500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 118095.300012                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.450498                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.450498                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       150790                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       150780                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.575218                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses     194739126                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses     12161771                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            85023120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            45190860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          534314760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    133947880560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     51353128560                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    608347114560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      794312652420                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       468.108862                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1581097318252                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  56661540000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  59095692249                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            89671260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            47653815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          542325840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    133947880560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     51951207900                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    607843755840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      794422495215                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       468.173595                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1579780329500                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  56661540000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  60412681001                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 7823                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7823                       # Transaction distribution
system.iobus.trans_dist::WriteReq               59793                       # Transaction distribution
system.iobus.trans_dist::WriteResp              59793                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        22642                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3614                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3556                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3650                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        33498                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3464                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        22006                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3408                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        32500                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3938                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        22736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        34346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         4062                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        22902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        34840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  135232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        45284                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         7228                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         7112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         7300                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        66945                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio           91                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         6928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        44012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         6816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         6856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        64709                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         7876                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         7652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        45472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         7692                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        68692                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         8124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         7860                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         7892                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        45804                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        69680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   270122                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 103308064514001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy            38814695                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy            39423047                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              116000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            38891183                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy            24274000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy            22767500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy            23970500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               36499                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            23442000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy            39112001                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
