<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />
<meta content="The AD-QUADMXFE1-EBZ reference design is a processor based (e.g. Microblaze) embedded system, which showcases the QUAD-MXFE evaluation board." name="description" />

    <title>AD-QUADMXFE1-EBZ HDL project &#8212; HDL  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=8e8a900e" />
    <link rel="stylesheet" type="text/css" href="../../_static/app.min.css?v=31a9e0ba" />
    <script async="async" src="../../_static/app.umd.js?v=3a4867e9"></script>
    <link rel="icon" href="../../_static/icon.svg"/>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="AD353XR HDL project" href="../ad353xr/index.html" />
    <link rel="prev" title="AD-GMSL2ETH-SL HDL project" href="../ad_gmsl2eth_sl/index.html" />
   
  
  
  <meta name="repository" content="hdl">
  <meta name="version" content="">
  
    <meta name="page_source_suffix" content=".rst">
  
  
  


<style>
  body {
    
  }

  body.dark {
    
  }

  @media (prefers-color-scheme: dark) {
    body:not(.light) {
      
    }
  }
</style>
  </head>
  
    <body>
  
  <input type="checkbox" id="input-show-toc">
  <input type="checkbox" id="input-show-localtoc">
  <input type="checkbox" id="input-show-repotoc">

  
  <div class="search-area">
    <form action="" method="get">
      <input type="text" name="q" aria-labelledby="search-documentation" value="" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" role="search" placeholder="Search"/>
      <button class="icon"></button>
    </form>
  </div>
  

  <header>
    <div id="left">
      <label id="show-sidebar" class="icon" for="input-show-toc" title="Show/hide index"></label>
    </div>
    <div id="right">
      <span>
        <a id="logo-org" href="https://analog.com" aria-label="Analog Devices Inc. landing page"></a>
        <div class="vertical-divider"></div>
        
        <label id="show-repotoc" for="input-show-repotoc" title="Show/hide docs" tabindex="0">Docs</label>
        
        <a id="logo" href="../../index.html">
          <div>HDL</div>
        </a>
      </span>
      <span class="reverse">
        <label id="show-localtoc" class="icon" for="input-show-localtoc" title="Show/hide contents"></label>
      </span>
    </div>
  </header>


  <div class="repotoc-tree overlay">
    <root>
  <a href="../../index.html" class="current">HDL</a>
</root>

  </div>
    <div class="localtoc">
      <div class="tocwrapper">
        <div class="header localtoc-header">
          <a id="scroll-up" href="#top-anchor" title="Back to top"></a>
        </div>
        <nav>
          <ul>
<li><a class="reference internal" href="#">AD-QUADMXFE1-EBZ HDL project</a><ul>
<li><a class="reference internal" href="#overview">Overview</a></li>
<li><a class="reference internal" href="#supported-boards">Supported boards</a></li>
<li><a class="reference internal" href="#supported-devices">Supported devices</a></li>
<li><a class="reference internal" href="#supported-carriers">Supported carriers</a></li>
<li><a class="reference internal" href="#block-design">Block design</a><ul>
<li><a class="reference internal" href="#block-diagram">Block diagram</a><ul>
<li><a class="reference internal" href="#default-configuration">Default configuration</a></li>
<li><a class="reference internal" href="#example-block-design-with-dac-adc-m-8-l-4">Example block design with DAC &amp; ADC {M=8 L=4}</a></li>
</ul>
</li>
<li><a class="reference internal" href="#configuration-modes">Configuration modes</a></li>
<li><a class="reference internal" href="#clock-scheme">Clock scheme</a><ul>
<li><a class="reference internal" href="#limitations">Limitations</a></li>
</ul>
</li>
<li><a class="reference internal" href="#cpu-memory-interconnects-addresses">CPU/Memory interconnects addresses</a></li>
<li><a class="reference internal" href="#spi-connections">SPI connections</a></li>
<li><a class="reference internal" href="#gpios">GPIOs</a></li>
<li><a class="reference internal" href="#interrupts">Interrupts</a></li>
</ul>
</li>
<li><a class="reference internal" href="#building-the-hdl-project">Building the HDL project</a></li>
<li><a class="reference internal" href="#software-considerations">Software considerations</a><ul>
<li><a class="reference internal" href="#adc-crossbar-config">ADC - crossbar config</a></li>
<li><a class="reference internal" href="#dac-crossbar-config">DAC - crossbar config</a></li>
</ul>
</li>
<li><a class="reference internal" href="#resources">Resources</a><ul>
<li><a class="reference internal" href="#systems-related">Systems related</a></li>
<li><a class="reference internal" href="#hardware-related">Hardware related</a></li>
<li><a class="reference internal" href="#hdl-related">HDL related</a></li>
<li><a class="reference internal" href="#software-related">Software related</a></li>
</ul>
</li>
<li><a class="reference internal" href="#more-information">More information</a></li>
<li><a class="reference internal" href="#support">Support</a></li>
</ul>
</li>
</ul>

        </nav>
      </div>
    </div>

  
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
    <a id="logo" href="../../index.html">
      <img class="only-light" src="../../_static/HDL_logo_cropped.svg"/>
      <img class="only-dark" src="../../_static/HDL_logo_w_cropped.svg"/>
    </a><input id="input-switch-toc" type="checkbox">
<label id="show-repotoc" for="input-switch-toc">
All content
</label>
<label id="show-toc" for="input-switch-toc">
Content on this topic
</label>
<div class="repotoc-tree">
  <root>
  <a href="../../index.html" class="current">HDL</a>
</root>

</div>
<div class="toc-tree">
  <html>
  <body><ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1" id="toctree-collapse-1"/><div class="collapse"><a class="reference internal" href="../../user_guide/index.html">User Guide</a><label for="toctree-collapse-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/git_repository.html">Git repository</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/releases.html">Releases</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_hdl.html">Build an HDL project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_boot_bin.html">Build the BOOT.BIN</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_intel_boot_image.html">Build the Intel Boot Image</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/architecture.html">HDL architecture</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1-1" id="toctree-collapse-1-1"/><div class="collapse"><a class="reference internal" href="../../user_guide/ip_cores/index.html">IP cores</a><label for="toctree-collapse-1-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/creating_new_ip.html">Creating a new IP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/use_adi_ips.html">Use ADI IPs into your own project</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/interfaces.html">Interfaces</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/axi_adc/index.html">Generic AXI ADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/axi_dac/index.html">Generic AXI DAC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/porting_project.html">Porting HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/customize_hdl.html">Customize HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/hdl_coding_guidelines.html">HDL coding guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/docs_guidelines.html">Documentation guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/contributing.html">Contributing to HDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/third_party.html">Third party forks</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2" id="toctree-collapse-2"/><div class="collapse"><a class="reference internal" href="../../library/index.html">IP Cores</a><label for="toctree-collapse-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-1" id="toctree-collapse-2-1"/><div class="collapse"><a class="reference internal" href="../../library/i3c_controller/index.html">I3C Controller</a><label for="toctree-collapse-2-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../library/i3c_controller/i3c_controller_host_interface.html">Host Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/i3c_controller/i3c_controller_core.html">Core Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/i3c_controller/interface.html">Interface</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-2" id="toctree-collapse-2-2"/><div class="collapse"><a class="reference internal" href="../../library/jesd204/index.html">JESD204 Interface Framework</a><label for="toctree-collapse-2-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/generic_jesd_bds/index.html">Generic JESD204 block designs</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/axi_jesd204_tx/index.html">JESD204B/C Link Transmit Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/axi_jesd204_rx/index.html">JESD204B/C Link Receive Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_adc/index.html">ADC JESD204B/C Transport Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_dac/index.html">DAC JESD204B/C Transport Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/xgt_wizard/index.html">Xilinx FPGAs Transceivers Wizard</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/versal_transceiver_subsystem/index.html">AMD Versal Adaptive SoC Transceiver Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/troubleshoot/troubleshoot_jesd204_tx.html">Troubleshooting JESD204 TX links</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-3" id="toctree-collapse-2-3"/><div class="collapse"><a class="reference internal" href="../../library/spi_engine/index.html">SPI Engine</a><label for="toctree-collapse-2-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/spi_engine_execution.html">Execution Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/axi_spi_engine.html">AXI Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/spi_engine_offload.html">Offload Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/spi_engine_interconnect.html">Interconnect Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/control-interface.html">Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/offload-control-interface.html">Offload Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/spi-bus-interface.html">SPI Bus Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/instruction-format.html">Instruction Set Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/pipeline-delays.html">Pipeline Delays</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/tutorial.html">Tutorial - PulSAR ADC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad35xxr/index.html">AXI AD35XXR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad408x/index.html">AXI AD408x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad485x/index.html">AXI AD485x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad7405/index.html">AXI AD7405</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad7606x/index.html">AXI AD7606x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad7616/index.html">AXI AD7616</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad7768/index.html">AXI AD7768</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad777x/index.html">AXI AD777x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9265/index.html">AXI AD9265</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9361/index.html">AXI AD9361</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9467/index.html">AXI AD9467</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9783/index.html">AXI AD9783</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9963/index.html">AXI AD9963</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ada4355/index.html">AXI ADA4355</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_adaq8092/index.html">AXI ADAQ8092</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_adrv9001/index.html">AXI ADRV9001</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ltc235x/index.html">AXI LTC235X</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ltc2387/index.html">AXI LTC2387</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/data_offload/index.html">Data Offload</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_dmac/index.html">AXI DMAC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_hdmi_rx/index.html">AXI HDMI RX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_hdmi_tx/index.html">AXI HDMI TX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_adc_decimate/index.html">AXI ADC Decimate</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_adc_trigger/index.html">AXI ADC Trigger</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_adxcvr/index.html">AXI ADXCVR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_clkgen/index.html">AXI CLK Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_clock_monitor/index.html">AXI Clock Monitor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_dac_interpolate/index.html">AXI DAC Interpolate</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_fan_control/index.html">AXI Fan Control</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_laser_driver/index.html">AXI Laser Driver</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_logic_analyzer/index.html">AXI Logic Analyzer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_pwm_gen/index.html">AXI PWM Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_sysid/index.html">AXI System ID</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_tdd/index.html">AXI TDD</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-4" id="toctree-collapse-2-4"/><div class="collapse"><a class="reference internal" href="../../library/cn0363/index.html">CN0363</a><label for="toctree-collapse-2-4"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../library/cn0363/cn0363_dma_sequencer.html">CN0363 DMA Sequencer</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/cn0363/cn0363_phase_data_sync.html">CN0363 Phase Data Sync</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../library/common/ad_dds/index.html">AD Direct Digital Synthesis</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-5" id="toctree-collapse-2-5"/><div class="collapse"><a class="reference internal" href="../../library/corundum/index.html">Corundum Network Stack</a><label for="toctree-collapse-2-5"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../library/corundum/corundum_core/index.html">Corundum Core</a></li>
<li class="toctree-l3"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-5-1" id="toctree-collapse-2-5-1"/><div class="collapse"><a class="reference internal" href="../../library/corundum/ethernet/index.html">Corundum Ethernet Core</a><label for="toctree-collapse-2-5-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l4"><a class="reference internal" href="../../library/corundum/ethernet/vcu118/index.html">VCU118</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../library/corundum/ethernet/k26/index.html">K26</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_axis_fifo/index.html">AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_axis_fifo_asym/index.html">Asymmetric AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_extract/index.html">Util Extract</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_mii_to_rmii/index.html">Util MII to RMII</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_pack/util_cpack2.html">Channel CPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_pack/util_upack2.html">Channel UPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_rfifo/index.html">Util RFIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_sigma_delta_spi/index.html">Util Sigma Delta SPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_var_fifo/index.html">Util VAR FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_wfifo/index.html">Util WFIFO</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-6" id="toctree-collapse-2-6"/><div class="collapse"><a class="reference internal" href="../../library/xilinx/index.html">AMD Xilinx Specific IPs</a><label for="toctree-collapse-2-6"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../library/xilinx/util_adxcvr/index.html">UTIL_ADXCVR</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9144/index.html">AXI AD9144 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9371/index.html">AXI AD9371 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9643/index.html">AXI AD9643 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9671/index.html">AXI AD9671 (OBSOLETE)</a></li>
</ul>
</li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-3" id="toctree-collapse-3" checked=""/><div class="collapse"><a class="reference internal" href="../index.html">Projects</a><label for="toctree-collapse-3"><div class="icon"></div></label></div><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../ad_gmsl2eth_sl/index.html">AD-GMSL2ETH-SL</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">AD-QUADMXFE1-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad353xr/index.html">AD353XR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad35xxr_evb/index.html">AD35XXR-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad4052_ardz/index.html">AD4052-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad4062_ardz/index.html">AD4062-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad408x_fmc_evb/index.html">AD408X-FMC-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad4110/index.html">AD4110-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad411x_ad717x/index.html">AD411x-AD717x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad4134_fmc/index.html">AD4134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad4170_asdz/index.html">AD4170-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad4630_fmc/index.html">AD4630-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad469x_evb/index.html">AD469X-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad485x_fmcz/index.html">AD485X-FMCZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad488x_fmc_evb/index.html">AD488X-FMC-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad5758_sdz/index.html">AD5758-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad5766_sdz/index.html">AD5766-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad57xx_ardz/index.html">AD57XX-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad6676evb/index.html">AD6676EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7124_asdz/index.html">AD7124-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7134_fmc/index.html">AD7134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad719x_asdz/index.html">AD719X-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad738x_fmc/index.html">AD738X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7405_fmc/index.html">AD7405-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7606x_fmc/index.html">AD7606X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7616_sdz/index.html">AD7616-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad77681evb/index.html">AD7768-1-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7768evb/index.html">AD7768-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad777x_fmcz/index.html">AD777X-FMCZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9081_fmca_ebz/index.html">AD9081-FMCA-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9081_fmca_ebz_x_band/index.html">AD9081-FMCA-EBZ-X-BAND</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9083_evb/index.html">AD9083-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9084_ebz/index.html">AD9084-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad916x_fmc/index.html">AD916x-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9208_dual_ebz/index.html">AD9208-DUAL-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9209_fmca_ebz/index.html">AD9209-FMCA-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9213_dual_ebz/index.html">AD9213-DUAL-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9213_evb/index.html">AD9213-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9265_fmc/index.html">AD9265-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9434_fmc/index.html">AD9434-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9467_fmc/index.html">AD9467-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9656_fmc/index.html">AD9656-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9694_fmc/index.html">AD9694-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9695_fmc/index.html">AD9695-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9783_ebz/index.html">AD9783-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ada4355_fmc/index.html">ADA4355-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adaq7980_sdz/index.html">ADAQ7980-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adaq8092_fmc/index.html">ADAQ8092-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../admx6001_ebz/index.html">ADMX6001-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9001/index.html">ADRV9001</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9001_dual/index.html">ADRV9001-DUAL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9009/index.html">ADRV9009</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9009zu11eg/index.html">ADRV9009-ZU11EG</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9026/index.html">ADRV9026</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv904x/index.html">ADRV904x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9361z7035/index.html">ADRV9361Z7035</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9364z7020/index.html">ADRV9364Z7020</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9371x/index.html">ADRV9371x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adv7511/index.html">ADV7511</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adv7513/index.html">ADV7513</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arradio/index.html">ARRADIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0363/index.html">CN0363</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0506/index.html">CN0506</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0540/index.html">CN0540</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0561/index.html">CN0561</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0577/index.html">CN0577</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0579/index.html">CN0579</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0585/index.html">CN0585</a></li>
<li class="toctree-l2"><a class="reference internal" href="../dac_fmc_ebz/index.html">DAC-FMC-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../daq2/index.html">DAQ2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../daq3/index.html">DAQ3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../dc2677a/index.html">DC2677A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fmcomms2/index.html">FMCOMMS2/3/4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fmcomms5/index.html">FMCOMMS5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fmcomms8/index.html">FMCOMMS8</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fmcomms11/index.html">FMCOMMS11</a></li>
<li class="toctree-l2"><a class="reference internal" href="../jupiter_sdr/index.html">JUPITER-SDR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../m2k/index.html">M2K</a></li>
<li class="toctree-l2"><a class="reference internal" href="../max96724/index.html">MAX96724</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pluto/index.html">PLUTO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pulsar_adc/index.html">PULSAR-ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pulsar_lvds_adc/index.html">PULSAR-LVDS-ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9739a_fmc/index.html">AD9739A-FMC (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad_fmclidar1_ebz/index.html">AD-FMCLIDAR1-EBZ (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fmcadc2/index.html">FMCADC2 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fmcadc5/index.html">FMCADC5 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fmcjesdadc1/index.html">FMCJESDADC1 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../imageon/index.html">IMAGEON (OBSOLETE)</a></li>
</ul>
</li>
</ul>
</body>
</html>

</div>
        </div>
      </div>

  <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper" id="top-anchor">
          <div class="body-header">
  <nav class="breadcrumb"><ol><li><a href="../index.html">Projects</a></li></ol></nav>
</div>
          <div class="body" role="main">
            
  <section id="ad-quadmxfe1-ebz-hdl-project">
<span id="ad-quadmxfe1-ebz"></span><h1>AD-QUADMXFE1-EBZ HDL project<a class="headerlink" href="#ad-quadmxfe1-ebz-hdl-project" title="Permalink to this heading"></a></h1>
<section id="overview">
<h2>Overview<a class="headerlink" href="#overview" title="Permalink to this heading"></a></h2>
<p>The <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad_quadmxfe1_ebz" target="_blank">AD-QUADMXFE1-EBZ</a> reference design
is a processor based (e.g. Microblaze) embedded system, which showcases the
<a class="icon adi reference external" href="https://www.analog.com/QUAD-MXFE" target="_blank">QUAD-MXFE</a> evaluation board.</p>
<p>The Quad-MxFE System Development Platform contains four MxFE
(Mixed-signal Front End) software defined, direct RF sampling transceivers,
as well as associated RF front-ends, clocking, and power circuitry.
The target application is phased array radars, electronic warfare, and
ground-based SATCOM, specifically a 16 transmit/16 receive channel direct
sampling phased array at L/S/C band (0.1 GHz to ~5GHz).</p>
<ul class="simple">
<li><p>16x RF receive (RX) channels (32x digital RX channels), with 16 ADCs going
from 1.5 GSPS to 4 GSPS, and 48x Digital Down Converters (DDCs), each
including complex Numerically-Controlled Oscillators (NCOs)</p></li>
<li><p>16x RF transmit (TX) channels (32x digital TX channels), with 16 DACs going
from 3 GSPS to 12 GSPS, and 48x Digital Up Converters (DUCs), each
including complex Numerically-Controlled Oscillators (NCOs)</p></li>
</ul>
</section>
<section id="supported-boards">
<h2>Supported boards<a class="headerlink" href="#supported-boards" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/QUAD-MXFE" target="_blank">QUAD-MXFE</a></p></li>
</ul>
</section>
<section id="supported-devices">
<h2>Supported devices<a class="headerlink" href="#supported-devices" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9081" target="_blank">AD9081</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9082" target="_blank">AD9082</a></p></li>
</ul>
</section>
<section id="supported-carriers">
<h2>Supported carriers<a class="headerlink" href="#supported-carriers" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p><a class="icon link reference external" href="https://www.xilinx.com/VCU118" target="_blank">VCU118</a> on FMC+</p></li>
</ul>
</section>
<section id="block-design">
<h2>Block design<a class="headerlink" href="#block-design" title="Permalink to this heading"></a></h2>
<p>The design consists from a receive and a transmit chain.</p>
<p>The receive chain transports the captured samples from ADC to the system
memory (DDR). Before transferring the data to DDR the samples are stored
in a buffer implemented on block rams from the FPGA fabric
(<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_adcfifo" target="_blank">util_adcfifo</a>). The size of the buffer is
sized to store up to M x 16k samples per converter if a single channel is
selected or 16k samples per converter if all channels are selected.</p>
<p>The transmit chain transports samples from the system memory to the DAC
devices. Before streaming out the data to the DAC through the JESD link
the samples first are loaded into a buffer
(<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_dacfifo" target="_blank">util_dacfifo</a>) which will cyclically
stream the samples at the tx_device_clk data rate.</p>
<p>All cores from the receive and transmit chains are programmable through
an AXI-Lite interface.</p>
<p>The transmit and receive chains must operate at the same data rates having
a common device clock.</p>
<section id="block-diagram">
<h3>Block diagram<a class="headerlink" href="#block-diagram" title="Permalink to this heading"></a></h3>
<p>The data path and clock domains are depicted in the below diagrams.</p>
<section id="default-configuration">
<h4>Default configuration<a class="headerlink" href="#default-configuration" title="Permalink to this heading"></a></h4>
<p>The 4 MxFE RX and TX links are connected to a single transceiver block
(AMD Xilinx’s JESD204 PHY IP) having 8 RX and 16 TX lanes in total.</p>
<p>The 4 RX links merge into a single receive Link Layer and a single Transport
Layer having a compatible configuration as described below.</p>
<p>Similarly to RX, the single transmit Link Layer and Transport Layer handle
the 4 TX links.</p>
<p>The number of lanes on RX is reduced to half to keep the same lane rate as
the TX link (which has double the number of channels of RX).</p>
<ul class="simple">
<li><p>JESD204C with lane rate 16.5Gbps</p></li>
<li><p>REF_CLK_RATE=250 MHz</p></li>
<li><p>RX: L=2, M=8, S=1, NP=16, PLL_SEL=2 (QPLL1)</p></li>
<li><p>TX: L=4, M=16, S=1, NP=16, PLL_SEL=2 (QPLL1)</p></li>
</ul>
<a class="reference internal image-reference" href="../../_images/ad_quadmxfe1_ebz_jesd204c_block_diagram.svg"><img alt="AD-QUADMXFE1-EBZ/VCU118 block diagram" class="align-center" src="../../_images/ad_quadmxfe1_ebz_jesd204c_block_diagram.svg" width="1000" /></a>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>This configuration was built with the following parameters, and it is
equivalent to running only <code class="docutils literal notranslate"><span class="pre">make</span></code>:</p>
<div class="code-shell"><div><div class="no-select float-left highlight-default notranslate"><div class="highlight"><pre><span></span>/hdl/projects/ad_quadmxfe1_ebz/vcu118$
</pre></div>
</div>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>make<span class="w"> </span><span class="nv">JESD_MODE</span><span class="o">=</span>64B66B<span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">RX_LANE_RATE</span><span class="o">=</span><span class="m">16</span>.5<span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">TX_LANE_RATE</span><span class="o">=</span><span class="m">16</span>.5<span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">REF_CLK_RATE</span><span class="o">=</span><span class="m">250</span><span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">RX_JESD_M</span><span class="o">=</span><span class="m">8</span><span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">RX_JESD_L</span><span class="o">=</span><span class="m">2</span><span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">TX_JESD_M</span><span class="o">=</span><span class="m">16</span><span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">TX_JESD_L</span><span class="o">=</span><span class="m">4</span>
</pre></div>
</div>
<div class="clear-left"></div></div></div></div>
<div><div class="collapsible docutils container">
<input class="collapsible_input" id="4c80a64e596fafa408353d91751efaf74f167bf3" name="4c80a64e596fafa408353d91751efaf74f167bf3" type="checkbox"></input><label for="4c80a64e596fafa408353d91751efaf74f167bf3"><p>Click here for details on the block diagram modules</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 10.0%" />
<col style="width: 20.0%" />
<col style="width: 35.0%" />
<col style="width: 35.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Block name</p></th>
<th class="head"><p>IP name</p></th>
<th class="head"><p>Documentation</p></th>
<th class="head"><p>Additional info</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AXI_DMAC</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_dmac" target="_blank">axi_dmac</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_dmac/index.html#axi-dmac"><span class="std std-ref">AXI DMAC</span></a></p></td>
<td><p>2 instances, one for RX and one for TX</p></td>
</tr>
<tr class="row-odd"><td><p>DATA_OFFLOAD</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/data_offload" target="_blank">data_offload</a></p></td>
<td><p><a class="reference internal" href="../../library/data_offload/index.html#data-offload"><span class="std std-ref">Data Offload</span></a></p></td>
<td><p>2 instances, one for RX and one for TX</p></td>
</tr>
<tr class="row-even"><td><p>RX JESD LINK</p></td>
<td><p>axi_mxfe_rx_jesd</p></td>
<td><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_rx/index.html#axi-jesd204-rx"><span class="std std-ref">JESD204B/C Link Receive Peripheral</span></a></p></td>
<td><p>Instantiaded by <code class="docutils literal notranslate"><span class="pre">adi_axi_jesd204_rx_create</span></code> procedure</p></td>
</tr>
<tr class="row-odd"><td><p>RX JESD TPL</p></td>
<td><p>rx_mxfe_tpl_core</p></td>
<td><p><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_adc/index.html#ad-ip-jesd204-tpl-adc"><span class="std std-ref">ADC JESD204B/C Transport Peripheral</span></a></p></td>
<td><p>Instantiated by <code class="docutils literal notranslate"><span class="pre">adi_tpl_jesd204_rx_create</span></code> procedure</p></td>
</tr>
<tr class="row-even"><td><p>TX JESD LINK</p></td>
<td><p>axi_mxfe_tx_jesd</p></td>
<td><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_tx/index.html#axi-jesd204-tx"><span class="std std-ref">JESD204B/C Link Transmit Peripheral</span></a></p></td>
<td><p>Instantiaded by <code class="docutils literal notranslate"><span class="pre">adi_axi_jesd204_tx_create</span></code> procedure</p></td>
</tr>
<tr class="row-odd"><td><p>TX JESD TPL</p></td>
<td><p>tx_mxfe_tpl_core</p></td>
<td><p><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_dac/index.html#ad-ip-jesd204-tpl-dac"><span class="std std-ref">DAC JESD204B/C Transport Peripheral</span></a></p></td>
<td><p>Instantiated by <code class="docutils literal notranslate"><span class="pre">adi_tpl_jesd204_tx_create</span></code> procedure</p></td>
</tr>
<tr class="row-even"><td><p>UTIL_CPACK</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_pack/util_cpack2" target="_blank">util_cpack2</a></p></td>
<td><p><a class="reference internal" href="../../library/util_pack/util_cpack2.html#util-cpack2"><span class="std std-ref">Channel CPACK Utility</span></a></p></td>
<td><p>—</p></td>
</tr>
<tr class="row-odd"><td><p>UTIL_UPACK</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_pack/util_upack2" target="_blank">util_upack2</a></p></td>
<td><p><a class="reference internal" href="../../library/util_pack/util_upack2.html#util-upack2"><span class="std std-ref">Channel UPACK Utility</span></a></p></td>
<td><p>—</p></td>
</tr>
<tr class="row-even"><td><p>QUADS 121-122</p></td>
<td><p>jesd204_phy_121_122</p></td>
<td><p><a class="icon link reference external" href="https://docs.amd.com/v/u/en-US/pg198-jesd204-phy" target="_blank">AMD PG198</a></p></td>
<td><p>AMD Xilinx JESD204 PHY IP</p></td>
</tr>
<tr class="row-odd"><td><p>QUADS 125-126</p></td>
<td><p>jesd204_phy_125_126</p></td>
<td><p><a class="icon link reference external" href="https://docs.amd.com/v/u/en-US/pg198-jesd204-phy" target="_blank">AMD PG198</a></p></td>
<td><p>AMD Xilinx JESD204 PHY IP</p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div></section>
<section id="example-block-design-with-dac-adc-m-8-l-4">
<h4>Example block design with DAC &amp; ADC {M=8 L=4}<a class="headerlink" href="#example-block-design-with-dac-adc-m-8-l-4" title="Permalink to this heading"></a></h4>
<p>The 4 MxFE RX and TX links are connected to a single transceiver block,
having 16x RX and 16x TX lanes in total (4 * L).</p>
<p>The 4 RX links merge into a single receive Link Layer, and a single
Transport Layer, having a compatible configuration as detailed below.
Similarly, the single transmit Link Layer and Transport Layer handle the
four TX links.</p>
<ul class="simple">
<li><p>JESD204B with lane rate 10Gbps</p></li>
<li><p>RX, TX: L=4, M=8, S=1, NP=16, NUM_LINKS=4</p></li>
</ul>
<a class="reference internal image-reference" href="../../_images/ad_quadmxfe1_ebz_jesd204b_block_diagram.svg"><img alt="AD-QUADMXFE1-EBZ/VCU118 JESD204B block diagram" class="align-center" src="../../_images/ad_quadmxfe1_ebz_jesd204b_block_diagram.svg" width="1000" /></a>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>This configuration was built using the <code class="docutils literal notranslate"><span class="pre">make</span></code> command with the following
parameters:</p>
<div class="code-shell"><div><div class="no-select float-left highlight-default notranslate"><div class="highlight"><pre><span></span>/hdl/projects/ad_quadmxfe1_ebz/vcu118$
</pre></div>
</div>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>make<span class="w"> </span><span class="nv">JESD_MODE</span><span class="o">=</span>8B10B<span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">RX_JESD_L</span><span class="o">=</span><span class="m">4</span><span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">RX_JESD_M</span><span class="o">=</span><span class="m">8</span><span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">RX_JESD_NP</span><span class="o">=</span><span class="m">16</span><span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">RX_NUM_LINKS</span><span class="o">=</span><span class="m">4</span><span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">TX_JESD_L</span><span class="o">=</span><span class="m">4</span><span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">TX_JESD_M</span><span class="o">=</span><span class="m">8</span><span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">TX_JESD_NP</span><span class="o">=</span><span class="m">16</span><span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">TX_NUM_LINKS</span><span class="o">=</span><span class="m">4</span>
</pre></div>
</div>
<div class="clear-left"></div></div></div></div>
<div><div class="collapsible docutils container">
<input class="collapsible_input" id="9fd2fc2ae35618a9adee5759dfe38b0b2814455d" name="9fd2fc2ae35618a9adee5759dfe38b0b2814455d" type="checkbox"></input><label for="9fd2fc2ae35618a9adee5759dfe38b0b2814455d"><p>Click here for details on the block diagram modules</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 10.0%" />
<col style="width: 20.0%" />
<col style="width: 35.0%" />
<col style="width: 35.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Block name</p></th>
<th class="head"><p>IP name</p></th>
<th class="head"><p>Documentation</p></th>
<th class="head"><p>Additional info</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AXI_ADXCVR</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/xilinx/axi_adxcvr" target="_blank">axi_adxcvr</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_adxcvr/index.html#axi-adxcvr"><span class="std std-ref">AXI ADXCVR</span></a></p></td>
<td><p>2 instances, one for RX and one for TX</p></td>
</tr>
<tr class="row-odd"><td><p>AXI_DMAC</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_dmac" target="_blank">axi_dmac</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_dmac/index.html#axi-dmac"><span class="std std-ref">AXI DMAC</span></a></p></td>
<td><p>2 instances, one for RX and one for TX</p></td>
</tr>
<tr class="row-even"><td><p>DATA_OFFLOAD</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/data_offload" target="_blank">data_offload</a></p></td>
<td><p><a class="reference internal" href="../../library/data_offload/index.html#data-offload"><span class="std std-ref">Data Offload</span></a></p></td>
<td><p>2 instances, one for RX and one for TX</p></td>
</tr>
<tr class="row-odd"><td><p>RX JESD LINK</p></td>
<td><p>axi_mxfe_rx_jesd</p></td>
<td><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_rx/index.html#axi-jesd204-rx"><span class="std std-ref">JESD204B/C Link Receive Peripheral</span></a></p></td>
<td><p>Instantiaded by <code class="docutils literal notranslate"><span class="pre">adi_axi_jesd204_rx_create</span></code> procedure</p></td>
</tr>
<tr class="row-even"><td><p>RX JESD TPL</p></td>
<td><p>rx_mxfe_tpl_core</p></td>
<td><p><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_adc/index.html#ad-ip-jesd204-tpl-adc"><span class="std std-ref">ADC JESD204B/C Transport Peripheral</span></a></p></td>
<td><p>Instantiated by <code class="docutils literal notranslate"><span class="pre">adi_tpl_jesd204_rx_create</span></code> procedure</p></td>
</tr>
<tr class="row-odd"><td><p>TX JESD LINK</p></td>
<td><p>axi_mxfe_tx_jesd</p></td>
<td><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_tx/index.html#axi-jesd204-tx"><span class="std std-ref">JESD204B/C Link Transmit Peripheral</span></a></p></td>
<td><p>Instantiaded by <code class="docutils literal notranslate"><span class="pre">adi_axi_jesd204_tx_create</span></code> procedure</p></td>
</tr>
<tr class="row-even"><td><p>TX JESD TPL</p></td>
<td><p>tx_mxfe_tpl_core</p></td>
<td><p><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_dac/index.html#ad-ip-jesd204-tpl-dac"><span class="std std-ref">DAC JESD204B/C Transport Peripheral</span></a></p></td>
<td><p>Instantiated by <code class="docutils literal notranslate"><span class="pre">adi_tpl_jesd204_tx_create</span></code> procedure</p></td>
</tr>
<tr class="row-odd"><td><p>UTIL_ADXCVR</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/xilinx/util_adxcvr" target="_blank">util_adxcvr</a></p></td>
<td><p><a class="reference internal" href="../../library/xilinx/util_adxcvr/index.html#util-adxcvr"><span class="std std-ref">UTIL_ADXCVR core for AMD Xilinx devices</span></a></p></td>
<td><p>Used for both AXI ADXCVR instances</p></td>
</tr>
<tr class="row-even"><td><p>UTIL_CPACK</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_pack/util_cpack2" target="_blank">util_cpack2</a></p></td>
<td><p><a class="reference internal" href="../../library/util_pack/util_cpack2.html#util-cpack2"><span class="std std-ref">Channel CPACK Utility</span></a></p></td>
<td><p>—</p></td>
</tr>
<tr class="row-odd"><td><p>UTIL_UPACK</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_pack/util_upack2" target="_blank">util_upack2</a></p></td>
<td><p><a class="reference internal" href="../../library/util_pack/util_upack2.html#util-upack2"><span class="std std-ref">Channel UPACK Utility</span></a></p></td>
<td><p>—</p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div></section>
</section>
<section id="configuration-modes">
<h3>Configuration modes<a class="headerlink" href="#configuration-modes" title="Permalink to this heading"></a></h3>
<p>The following are the parameters of this project that can be configured:</p>
<ul class="simple">
<li><p>JESD_MODE: used link layer encoder mode</p>
<ul>
<li><p>64B66B - 64b66b link layer defined in JESD204C, uses AMD IP as Physical Layer</p></li>
<li><p>8B10B - 8b10b link layer defined in JESD204B, uses ADI IP as Physical Layer</p></li>
</ul>
</li>
<li><p>RX_LANE_RATE: lane rate of the RX link (MxFE to FPGA)</p></li>
<li><p>TX_LANE_RATE: lane rate of the TX link (FPGA to MxFE)</p></li>
<li><p>[RX/TX]_PLL_SEL: used only in 64B66B mode:</p>
<ul>
<li><p>0 - CPLL for lane rates 4-12.5 Gbps and integer sub-multiples</p></li>
<li><p>1 - QPLL0 for lane rates 19.6-32.75 Gbps and integer sub-multiples (e.g. 9.8-16.375)</p></li>
<li><p>2 - QPLL1 for lane rates 16.0-26.0 Gbps and integer sub-multiple (e.g. 8.0-13.0)</p></li>
<li><p>For more details, see JESD204 PHY v4.0 Product Guide (<a class="icon link reference external" href="https://docs.amd.com/v/u/en-US/pg198-jesd204-phy" target="_blank">AMD PG198</a>) and
UltraScale Architecture GTY Transceivers User Guide (<a class="icon link reference external" href="https://docs.amd.com/v/u/en-US/ug578-ultrascale-gty-transceivers" target="_blank">AMD UG578</a>)</p></li>
</ul>
</li>
<li><p>REF_CLK_RATE: the rate of the reference clock, used only in 64B66B mode</p></li>
<li><p>[RX/TX]_JESD_M: number of converters per link</p></li>
<li><p>[RX/TX]_JESD_L: number of lanes per link</p></li>
<li><p>[RX/TX]_JESD_S: number of samples per frame</p></li>
<li><p>[RX/TX]_JESD_NP: number of bits per sample</p></li>
<li><p>[RX/TX]_NUM_LINKS: number of links</p></li>
<li><p>RX_KS_PER_CHANNEL: RX number of samples stored in internal buffers in
kilosamples per converter (M), for each channel in a block RAM, for a
contiguous capture</p></li>
<li><p>TX_KS_PER_CHANNEL: TX number of samples loaded for each channel in a
block RAM for a contiguous cyclic streaming</p></li>
<li><p>DAC_TPL_XBAR_ENABLE: enable NxN crossbar functionality at the transport
layer, where N is the number of channels</p></li>
</ul>
</section>
<section id="clock-scheme">
<h3>Clock scheme<a class="headerlink" href="#clock-scheme" title="Permalink to this heading"></a></h3>
<a class="reference internal image-reference" href="../../_images/ad_quadmxfe1_ebz_clock_scheme.svg"><img alt="AD-QUADMXFE1-EBZ/VCU118 clock scheme" class="align-center" src="../../_images/ad_quadmxfe1_ebz_clock_scheme.svg" width="400" /></a>
<section id="limitations">
<h4>Limitations<a class="headerlink" href="#limitations" title="Permalink to this heading"></a></h4>
<p>One <a class="icon adi reference external" href="https://www.analog.com/AD9081" target="_blank">MxFE</a> has 8 lanes, with maximum lane rate supported in
JESD204C = 24.75Gbps.</p>
<p>Maximum data rate for one MxFE per direction
= 8 * 24.75Gbps * 64/66 = 192 Gbps = 24 GB/s.</p>
<p>The existing Quad board has half the lanes, so this gives us 12GB/s per MxFE
per direction. The bandwidth requirement per direction is
= 4 * 12GB/s = 48 GB/s.</p>
<p>By direction, we imply FPGA to DAC path or ADC to FPGA path.</p>
<p>The theoretical throughput of the DDR from the <a class="icon link reference external" href="https://www.xilinx.com/VCU118" target="_blank">VCU118</a> is 19.2 GB/s,
so far away from the exiting quad MxFE requirements, but an HBM FPGA would
solve that.</p>
</section>
</section>
<section id="cpu-memory-interconnects-addresses">
<h3>CPU/Memory interconnects addresses<a class="headerlink" href="#cpu-memory-interconnects-addresses" title="Permalink to this heading"></a></h3>
<p>The addresses are dependent on the architecture of the FPGA, having an offset
added to the base address from HDL (see more at <a class="reference internal" href="../../user_guide/architecture.html#architecture-cpu-intercon-addr"><span class="std std-ref">CPU/Memory interconnects addresses</span></a>).</p>
<p>Depending on the value of the parameter $ADI_PHY_SEL, some IPs are instantiated
and some are not. If JESD204C is chosen, then the JESD physical layer used will
be the AMD Xilinx JESD204 PHY (see <a class="icon link reference external" href="https://docs.amd.com/v/u/en-US/pg198-jesd204-phy" target="_blank">AMD PG198</a>), otherwise the ADI
<a class="reference internal" href="../../library/xilinx/util_adxcvr/index.html#util-adxcvr"><span class="std std-ref">UTIL_ADXCVR core for AMD Xilinx devices</span></a>.</p>
<p>Check-out the table below to find out the conditions.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Instance</p></th>
<th class="head"><p>Depends on parameter</p></th>
<th class="head"><p>Zynq/Microblaze</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>axi_mxfe_rx_xcvr</p></td>
<td><p>$ADI_PHY_SEL==1</p></td>
<td><p>0x44A6_0000</p></td>
</tr>
<tr class="row-odd"><td><p>jesd204_phy_121_122</p></td>
<td><p>$ADI_PHY_SEL==0</p></td>
<td><p>0x44A6_0000</p></td>
</tr>
<tr class="row-even"><td><p>rx_mxfe_tpl_core</p></td>
<td></td>
<td><p>0x44A1_0000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_rx_jesd</p></td>
<td></td>
<td><p>0x44A9_0000</p></td>
</tr>
<tr class="row-even"><td><p>axi_mxfe_rx_dma</p></td>
<td></td>
<td><p>0x7C42_0000</p></td>
</tr>
<tr class="row-odd"><td><p>mxfe_rx_data_offload</p></td>
<td></td>
<td><p>0x7C45_0000</p></td>
</tr>
<tr class="row-even"><td><p>axi_mxfe_tx_xcvr</p></td>
<td><p>$ADI_PHY_SEL==1</p></td>
<td><p>0x44B6_0000</p></td>
</tr>
<tr class="row-odd"><td><p>jesd204_phy_125_126</p></td>
<td><p>$ADI_PHY_SEL==0</p></td>
<td><p>0x44B6_0000</p></td>
</tr>
<tr class="row-even"><td><p>tx_mxfe_tpl_core</p></td>
<td></td>
<td><p>0x44B1_0000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_tx_jesd</p></td>
<td></td>
<td><p>0x44B9_0000</p></td>
</tr>
<tr class="row-even"><td><p>axi_mxfe_tx_dma</p></td>
<td></td>
<td><p>0x7C43_0000</p></td>
</tr>
<tr class="row-odd"><td><p>mxfe_tx_data_offload</p></td>
<td></td>
<td><p>0x7C46_0000</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="spi-connections">
<h3>SPI connections<a class="headerlink" href="#spi-connections" title="Permalink to this heading"></a></h3>
<p>The <a class="icon adi reference external" href="https://www.analog.com/AD9081" target="_blank">AD9081</a> SPI interface is a 4-wire SPI by default, however the part
can be run in a 3-wire interface if desired. There is a separate SPI bus for
each of the AD9081s to allow for parallel operation if desired, but the FPGA
currently supports sequential operation.</p>
<p>The <a class="icon adi reference external" href="https://www.analog.com/HMC7043" target="_blank">HMC7043</a> and <a class="icon adi reference external" href="https://www.analog.com/ADF4371" target="_blank">ADF4371</a> are both wired for 3-wire SPI only. The
ADF4371s share a common SPI bus with 4 CS lines. The HMC7043 has a separate
dedicated SPI bus as well.</p>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>SPI type</p></th>
<th class="head"><p>SPI manager instance</p></th>
<th class="head"><p>SPI subordinate</p></th>
<th class="head"><p>CS</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PS</p></td>
<td><p>SPI 1</p></td>
<td><p>AD9081</p></td>
<td><p>3:0</p></td>
</tr>
<tr class="row-odd"><td><p>PS</p></td>
<td><p>SPI 2</p></td>
<td><p>HMC7043</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>PS</p></td>
<td><p>SPI 2</p></td>
<td><p>ADF4371</p></td>
<td><p>3:0</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="gpios">
<h3>GPIOs<a class="headerlink" href="#gpios" title="Permalink to this heading"></a></h3>
<p>GPIO muxing enables multiple functions of gpio_0 pins, to have either the
NCO sync function or to be regular software-controllable GPIOs.</p>
<p>e.g. function selection for gpio[0] line of MxFE(0,1,2,3) done through GPIO[108].</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>GPIO signal</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>HDL GPIO EMIO</p></th>
<th class="head"><p>Software GPIO</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>mxfe0/1/2/3_gpio0</p></td>
<td><p>INOUT</p></td>
<td><p>64</p></td>
<td><p>118</p></td>
</tr>
<tr class="row-odd"><td><p>mxfe0/1/2/3_gpio1</p></td>
<td><p>INOUT</p></td>
<td><p>65</p></td>
<td><p>119</p></td>
</tr>
<tr class="row-even"><td><p>mxfe0/1/2/3_gpio2</p></td>
<td><p>INOUT</p></td>
<td><p>66</p></td>
<td><p>120</p></td>
</tr>
<tr class="row-odd"><td><p>mxfe0/1/2/3_gpio3</p></td>
<td><p>INOUT</p></td>
<td><p>67</p></td>
<td><p>121</p></td>
</tr>
<tr class="row-even"><td><p>mxfe0/1/2/3_gpio4</p></td>
<td><p>INOUT</p></td>
<td><p>68</p></td>
<td><p>122</p></td>
</tr>
<tr class="row-odd"><td><p>mxfe0/1/2/3_gpio5</p></td>
<td><p>INOUT</p></td>
<td><p>69</p></td>
<td><p>123</p></td>
</tr>
<tr class="row-even"><td><p>mxfe0/1/2/3_gpio6</p></td>
<td><p>INOUT</p></td>
<td><p>70</p></td>
<td><p>124</p></td>
</tr>
<tr class="row-odd"><td><p>mxfe0/1/2/3_gpio7</p></td>
<td><p>INOUT</p></td>
<td><p>71</p></td>
<td><p>125</p></td>
</tr>
<tr class="row-even"><td><p>mxfe0/1/2/3_gpio8</p></td>
<td><p>INOUT</p></td>
<td><p>72</p></td>
<td><p>126</p></td>
</tr>
<tr class="row-odd"><td><p>mxfe0/1/2/3_gpio9</p></td>
<td><p>INOUT</p></td>
<td><p>73</p></td>
<td><p>127</p></td>
</tr>
<tr class="row-even"><td><p>mxfe0/1/2/3_gpio10</p></td>
<td><p>INOUT</p></td>
<td><p>74</p></td>
<td><p>128</p></td>
</tr>
</tbody>
</table>
</div>
<p>Function selection for the first six GPIO lines is done with the following
control GPIOs:</p>
<ul class="simple">
<li><p>MxFE(0,1,2,3)_gpio[0] = GPIO[108] (see
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad_quadmxfe1_ebz/common/quad_mxfe_gpio_mux.v#L532" target="_blank">here</a>)</p></li>
</ul>
<p><strong>GPIO_0_MODE (GPIO[108]) = 0 -&gt; Software-controlled GPIO</strong></p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>GPIO name</p></th>
<th class="head"><p>Pin direction</p></th>
<th class="head"><p>Pin data out</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>MxFE0_gpio[0]</p></td>
<td><p>SW controlled</p></td>
<td><p>SW controlled</p></td>
</tr>
<tr class="row-odd"><td><p>MxFE1_gpio[0]</p></td>
<td><p>SW controlled</p></td>
<td><p>SW controlled</p></td>
</tr>
<tr class="row-even"><td><p>MxFE2_gpio[0]</p></td>
<td><p>SW controlled</p></td>
<td><p>SW controlled</p></td>
</tr>
<tr class="row-odd"><td><p>MxFE3_gpio[0]</p></td>
<td><p>SW controlled</p></td>
<td><p>SW controlled</p></td>
</tr>
</tbody>
</table>
</div>
<p><strong>GPIO_0_MODE (GPIO[108]) = 1 -&gt; LMFC based Master-Slave NCO sync</strong></p>
<p>See <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad_quadmxfe1_ebz/common/quad_mxfe_gpio_mux.v#L397" target="_blank">here</a>.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>GPIO name</p></th>
<th class="head"><p>Pin direction</p></th>
<th class="head"><p>Pin data out</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>MxFE0_gpio[0]</p></td>
<td><p>OUT</p></td>
<td><p>MxFE3_gpio[0]</p></td>
</tr>
<tr class="row-odd"><td><p>MxFE1_gpio[0]</p></td>
<td><p>OUT</p></td>
<td><p>MxFE3_gpio[0]</p></td>
</tr>
<tr class="row-even"><td><p>MxFE2_gpio[0]</p></td>
<td><p>OUT</p></td>
<td><p>MxFE3_gpio[0]</p></td>
</tr>
<tr class="row-odd"><td><p>MxFE3_gpio[0]</p></td>
<td><p>IN</p></td>
<td><p>—</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="interrupts">
<h3>Interrupts<a class="headerlink" href="#interrupts" title="Permalink to this heading"></a></h3>
<p>Below are the Programmable Logic interrupts used in this project.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Instance name</p></th>
<th class="head"><p>HDL</p></th>
<th class="head"><p>Linux MicroBlaze</p></th>
<th class="head"><p>Actual MicroBlaze</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>axi_mxfe_tx_jesd</p></td>
<td><p>15</p></td>
<td><p>59</p></td>
<td><p>91</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_rx_jesd</p></td>
<td><p>14</p></td>
<td><p>58</p></td>
<td><p>90</p></td>
</tr>
<tr class="row-even"><td><p>axi_mxfe_tx_dma</p></td>
<td><p>13</p></td>
<td><p>57</p></td>
<td><p>89</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_rx_dma</p></td>
<td><p>12</p></td>
<td><p>56</p></td>
<td><p>88</p></td>
</tr>
<tr class="row-even"><td><p>axi_gpio_2</p></td>
<td><p>8</p></td>
<td><p>52</p></td>
<td><p>84</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>
<section id="building-the-hdl-project">
<h2>Building the HDL project<a class="headerlink" href="#building-the-hdl-project" title="Permalink to this heading"></a></h2>
<p>The design is built upon ADI’s generic HDL reference design framework.
ADI distributes the bit/elf files of these projects as part of the
<a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-software/kuiper-linux" target="_blank">ADI Kuiper Linux</a>.
If you want to build the sources, ADI makes them available on the
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/" target="_blank">HDL repository</a>. To get the source you must
<a class="icon link reference external" href="https://git-scm.com/book/en/v2/Git-Basics-Getting-a-Git-Repository" target="_blank">clone</a>
the HDL repository.</p>
<p>Then go to the hdl/projects/ad_quadmxfe1_ebz/vcu118 location and run the make
command.</p>
<p><strong>Linux/Cygwin/WSL</strong></p>
<p>Example of running the <code class="docutils literal notranslate"><span class="pre">make</span></code> command without parameters (using the default
configuration):</p>
<div class="code-shell"><div><div class="no-select float-left highlight-default notranslate"><div class="highlight"><pre><span></span>~$
</pre></div>
</div>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="nb">cd</span><span class="w"> </span>hdl/projects/ad_quadmxfe1_ebz/vcu118
</pre></div>
</div>
<div class="clear-left"></div></div><div><div class="no-select float-left highlight-default notranslate"><div class="highlight"><pre><span></span>~/hdl/projects/ad_quadmxfe1_ebz/vcu118$
</pre></div>
</div>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>make
</pre></div>
</div>
<div class="clear-left"></div></div></div><p>Example of running the <code class="docutils literal notranslate"><span class="pre">make</span></code> command with parameters:</p>
<div class="code-shell"><div><div class="no-select float-left highlight-default notranslate"><div class="highlight"><pre><span></span>~$
</pre></div>
</div>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="nb">cd</span><span class="w"> </span>hdl/projects/ad_quadmxfe1_ebz/vcu118
</pre></div>
</div>
<div class="clear-left"></div></div><div><div class="no-select float-left highlight-default notranslate"><div class="highlight"><pre><span></span>~/hdl/projects/ad_quadmxfe1_ebz/vcu118$
</pre></div>
</div>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>make<span class="w"> </span><span class="nv">JESD_MODE</span><span class="o">=</span>8B10B<span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">RX_JESD_M</span><span class="o">=</span><span class="m">4</span><span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">RX_JESD_L</span><span class="o">=</span><span class="m">2</span><span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">TX_JESD_M</span><span class="o">=</span><span class="m">4</span><span class="w"> </span><span class="se">\</span>
<span class="w">     </span><span class="nv">TX_JESD_L</span><span class="o">=</span><span class="m">2</span>
</pre></div>
</div>
<div class="clear-left"></div></div></div><div><div class="collapsible docutils container">
<input class="collapsible_input" id="285b9b62205b645f94abf5aae8d66f7a654cbefa" name="285b9b62205b645f94abf5aae8d66f7a654cbefa" type="checkbox"></input><label for="285b9b62205b645f94abf5aae8d66f7a654cbefa"><p>Example configurations</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<p>Configuration names are encoded with <code class="docutils literal notranslate"><span class="pre">[B/C]_[TX</span> <span class="pre">MODE]_[RX</span> <span class="pre">MODE]</span></code> where
[B/C]: B for 8B/10B (a.k.a. JESD204B) and C for 64B66B (a.k.a. JESD204C).</p>
<p>If a value is not specified, then the default value applies.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"></th>
<th class="head"><p>default</p></th>
<th class="head"><p>B_9_10</p></th>
<th class="head"><p>B_5_6</p></th>
<th class="head"><p>C_10_11</p></th>
<th class="head"><p>C_11_4</p></th>
<th class="head"><p>C_23_25</p></th>
<th class="head"><p>C_29_24</p></th>
<th class="head"><p>C_12_13</p></th>
<th class="head"><p>C_3_2</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>JESD_MODE</p></td>
<td><p>64B66B</p></td>
<td><p><strong>8B10B</strong></p></td>
<td><p><strong>8B10B</strong></p></td>
<td><p>64B66B</p></td>
<td><p>64B66B</p></td>
<td><p>64B66B</p></td>
<td><p>64B66B</p></td>
<td><p>64B66B</p></td>
<td><p>64B66B</p></td>
</tr>
<tr class="row-odd"><td><p>RX_LANE_RATE</p></td>
<td><p>16.5</p></td>
<td><p>N/A</p></td>
<td><p>N/A</p></td>
<td><p>16.5</p></td>
<td><p>16.5</p></td>
<td><p>24.75</p></td>
<td><p>24.75</p></td>
<td><p>24.75</p></td>
<td><p>16.5</p></td>
</tr>
<tr class="row-even"><td><p>TX_LANE_RATE</p></td>
<td><p>16.5</p></td>
<td><p>N/A</p></td>
<td><p>N/A</p></td>
<td><p>16.5</p></td>
<td><p>16.5</p></td>
<td><p>24.75</p></td>
<td><p>24.75</p></td>
<td><p>24.75</p></td>
<td><p>16.5</p></td>
</tr>
<tr class="row-odd"><td><p>RX_PLL_SEL</p></td>
<td><p>2</p></td>
<td><p>N/A</p></td>
<td><p>N/A</p></td>
<td></td>
<td></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>TX_PLL_SEL</p></td>
<td><p>2</p></td>
<td><p>N/A</p></td>
<td><p>N/A</p></td>
<td></td>
<td></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>REF_CLK_RATE</p></td>
<td><p>250</p></td>
<td><p>N/A</p></td>
<td><p>N/A</p></td>
<td><p>250</p></td>
<td><p>250</p></td>
<td><p>250</p></td>
<td><p>250</p></td>
<td><p>250</p></td>
<td><p>250</p></td>
</tr>
<tr class="row-even"><td><p>RX_JESD_M</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
<td><p>2</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>RX_JESD_L</p></td>
<td><p>2</p></td>
<td><p>4</p></td>
<td><p>2</p></td>
<td><p>4</p></td>
<td><p>2</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>RX_JESD_S</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>2</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>RX_JESD_NP</p></td>
<td><p>16</p></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td><p>12</p></td>
<td><p>12</p></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>RX_NUM_LINKS</p></td>
<td><p>4</p></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>TX_JESD_M</p></td>
<td><p>16</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>16</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
<td><p>2</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>TX_JESD_L</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>2</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>TX_JESD_S</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>2</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>TX_JESD_NP</p></td>
<td><p>16</p></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td><p>12</p></td>
<td><p>12</p></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>TX_NUM_LINKS</p></td>
<td><p>4</p></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>RX_KS_PER_CHANNEL</p></td>
<td><p>32</p></td>
<td></td>
<td></td>
<td><p>64</p></td>
<td><p>32</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>64</p></td>
<td><p>16</p></td>
</tr>
<tr class="row-odd"><td><p>TX_KS_PER_CHANNEL</p></td>
<td><p>16</p></td>
<td></td>
<td></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>64</p></td>
<td><p>16</p></td>
</tr>
<tr class="row-even"><td><p>DAC_TPL_XBAR_ENABLE</p></td>
<td><p>0</p></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div><p>The result of the build, if parameters were used, will be in a folder named
by the configuration used:</p>
<p>if the following command was run</p>
<p><code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">JESD_MODE=8B10B</span> <span class="pre">RX_JESD_M=4</span> <span class="pre">RX_JESD_L=2</span> <span class="pre">TX_JESD_M=4</span> <span class="pre">TX_JESD_L=2</span></code></p>
<p>then the folder name will be:</p>
<p><code class="docutils literal notranslate"><span class="pre">MODE8B10B_RXM4_RXL2_TXM4_TXL2</span></code>
because of truncation of some keywords so the name will not exceed the limits
of the Operating System (<code class="docutils literal notranslate"><span class="pre">JESD</span></code>, <code class="docutils literal notranslate"><span class="pre">LANE</span></code>, etc. are removed) of 260
characters.</p>
<p>A more comprehensive build guide can be found in the <a class="reference internal" href="../../user_guide/build_hdl.html#build-hdl"><span class="std std-ref">Build an HDL project</span></a> user guide.</p>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>Make sure you install the fans/heat sinks before powering on the setup!
For more details, read
<a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/eval/user-guides/quadmxfe/boardhardwaredetails#thermal_considerations" target="_blank">here</a>.</p>
</div>
</section>
<section id="software-considerations">
<h2>Software considerations<a class="headerlink" href="#software-considerations" title="Permalink to this heading"></a></h2>
<section id="adc-crossbar-config">
<h3>ADC - crossbar config<a class="headerlink" href="#adc-crossbar-config" title="Permalink to this heading"></a></h3>
<p>Due to physical constraints, RX lanes are reordered as described in the
following table.</p>
<p>For example, physical lane 2 from ADC connects to logical lane 7
from the FPGA. Therefore the crossbar from the device must be set
accordingly.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>logical lane</p></th>
<th class="head"><p>0</p></th>
<th class="head"><p>1</p></th>
<th class="head"><p>2</p></th>
<th class="head"><p>3</p></th>
<th class="head"><p>4</p></th>
<th class="head"><p>5</p></th>
<th class="head"><p>6</p></th>
<th class="head"><p>7</p></th>
<th class="head"><p>8</p></th>
<th class="head"><p>9</p></th>
<th class="head"><p>10</p></th>
<th class="head"><p>11</p></th>
<th class="head"><p>12</p></th>
<th class="head"><p>13</p></th>
<th class="head"><p>14</p></th>
<th class="head"><p>15</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>physical lane</p></td>
<td><p>13</p></td>
<td><p>10</p></td>
<td><p>11</p></td>
<td><p>9</p></td>
<td><p>3</p></td>
<td><p>15</p></td>
<td><p>12</p></td>
<td><p>14</p></td>
<td><p>2</p></td>
<td><p>5</p></td>
<td><p>0</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
<td><p>7</p></td>
<td><p>6</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="dac-crossbar-config">
<h3>DAC - crossbar config<a class="headerlink" href="#dac-crossbar-config" title="Permalink to this heading"></a></h3>
<p>Due to physical constraints, TX lanes are reordered as described in the
following table:</p>
<p>For example, physical lane 2 from DAC connects to logical lane 10
from the FPGA. Therefore the crossbar from the device must be set
accordingly.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>logical lane</p></th>
<th class="head"><p>0</p></th>
<th class="head"><p>1</p></th>
<th class="head"><p>2</p></th>
<th class="head"><p>3</p></th>
<th class="head"><p>4</p></th>
<th class="head"><p>5</p></th>
<th class="head"><p>6</p></th>
<th class="head"><p>7</p></th>
<th class="head"><p>8</p></th>
<th class="head"><p>9</p></th>
<th class="head"><p>10</p></th>
<th class="head"><p>11</p></th>
<th class="head"><p>12</p></th>
<th class="head"><p>13</p></th>
<th class="head"><p>14</p></th>
<th class="head"><p>15</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>physical lane</p></td>
<td><p>13</p></td>
<td><p>8</p></td>
<td><p>9</p></td>
<td><p>7</p></td>
<td><p>3</p></td>
<td><p>15</p></td>
<td><p>12</p></td>
<td><p>14</p></td>
<td><p>6</p></td>
<td><p>5</p></td>
<td><p>2</p></td>
<td><p>4</p></td>
<td><p>0</p></td>
<td><p>10</p></td>
<td><p>1</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>
<section id="resources">
<h2>Resources<a class="headerlink" href="#resources" title="Permalink to this heading"></a></h2>
<section id="systems-related">
<h3>Systems related<a class="headerlink" href="#systems-related" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/eval/user-guides/quadmxfe" target="_blank">Quad-MxFE Prototyping Platform User Guide</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/eval/user-guides/quadmxfe/multichipsynchronization" target="_blank">Multi-Chip Synchronization with the Quad-MxFE + Calibration Board</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/eval/user-guides/quadmxfe/calboard" target="_blank">Quad MxFE Calibration Board</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/eval/user-guides/quadmxfe/quickbringup" target="_blank">Quad-MxFE Quick Start Guide with High Speed Converter Toolbox</a></p></li>
</ul>
</section>
<section id="hardware-related">
<h3>Hardware related<a class="headerlink" href="#hardware-related" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p>Product datasheets:</p>
<ul>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9081" target="_blank">AD9081</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9082" target="_blank">AD9082</a></p></li>
</ul>
</li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/eval/user-guides/quadmxfe/boardhardwaredetails" target="_blank">Quad-MxFE Board Hardware Details</a></p></li>
<li><p><a class="icon link reference external" href="https://www.analog.com/media/en/technical-documentation/user-guides/ad9081-ad9082-ug-1578.pdf" target="_blank">AD9081 UG-1578, Device User Guide</a></p></li>
</ul>
</section>
<section id="hdl-related">
<h3>HDL related<a class="headerlink" href="#hdl-related" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad_quadmxfe1_ebz" target="_blank">AD_QUADMXFE1_EBZ HDL project source code</a></p></li>
</ul>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 30.0%" />
<col style="width: 35.0%" />
<col style="width: 35.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>IP name</p></th>
<th class="head"><p>Source code link</p></th>
<th class="head"><p>Documentation link</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AXI_ADXCVR for AMD</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/xilinx/axi_adxcvr" target="_blank">library/xilinx/axi_adxcvr</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_adxcvr/index.html#axi-adxcvr-amd"><span class="std std-ref">AMD Xilinx Devices</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_DMAC</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_dmac" target="_blank">library/axi_dmac</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_dmac/index.html#axi-dmac"><span class="std std-ref">AXI DMAC</span></a></p></td>
</tr>
<tr class="row-even"><td><p>AXI_JESD204_RX</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/jesd204/axi_jesd204_rx" target="_blank">library/jesd204/axi_jesd204_rx</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_rx/index.html#axi-jesd204-rx"><span class="std std-ref">JESD204B/C Link Receive Peripheral</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_JESD204_TX</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/jesd204/axi_jesd204_tx" target="_blank">library/jesd204/axi_jesd204_tx</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_tx/index.html#axi-jesd204-tx"><span class="std std-ref">JESD204B/C Link Transmit Peripheral</span></a></p></td>
</tr>
<tr class="row-even"><td><p>AXI_SYSID</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_sysid" target="_blank">library/axi_sysid</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_sysid/index.html#axi-sysid"><span class="std std-ref">AXI System ID</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>DATA_OFFLOAD</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/data_offload" target="_blank">library/data_offload</a></p></td>
<td><p><a class="reference internal" href="../../library/data_offload/index.html#data-offload"><span class="std std-ref">Data Offload</span></a></p></td>
</tr>
<tr class="row-even"><td><p>JESD204_TPL_ADC</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/jesd204/ad_ip_jesd204_tpl_adc" target="_blank">library/jesd204/ad_ip_jesd204_tpl_adc</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_adc/index.html#ad-ip-jesd204-tpl-adc"><span class="std std-ref">ADC JESD204B/C Transport Peripheral</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>JESD204_TPL_DAC</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/jesd204/ad_ip_jesd204_tpl_dac" target="_blank">library/jesd204/ad_ip_jesd204_tpl_dac</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_dac/index.html#ad-ip-jesd204-tpl-dac"><span class="std std-ref">DAC JESD204B/C Transport Peripheral</span></a></p></td>
</tr>
<tr class="row-even"><td><p>UTIL_ADXCVR for AMD</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/xilinx/util_adxcvr" target="_blank">library/xilinx/util_adxcvr</a></p></td>
<td><p><a class="reference internal" href="../../library/xilinx/util_adxcvr/index.html#util-adxcvr"><span class="std std-ref">UTIL_ADXCVR core for AMD Xilinx devices</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>UTIL_CPACK2</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_pack/util_cpack2" target="_blank">library/util_pack/util_cpack2</a></p></td>
<td><p><a class="reference internal" href="../../library/util_pack/util_cpack2.html#util-cpack2"><span class="std std-ref">Channel CPACK Utility</span></a></p></td>
</tr>
<tr class="row-even"><td><p>UTIL_PAD</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_pad" target="_blank">library/util_pad</a></p></td>
<td><p>—</p></td>
</tr>
<tr class="row-odd"><td><p>UTIL_UPACK2</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_pack/util_upack2" target="_blank">library/util_pack/util_upack2</a></p></td>
<td><p><a class="reference internal" href="../../library/util_pack/util_upack2.html#util-upack2"><span class="std std-ref">Channel UPACK Utility</span></a></p></td>
</tr>
<tr class="row-even"><td><p>SYSID_ROM</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/sysid_rom" target="_blank">library/sysid_rom</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_sysid/index.html#axi-sysid"><span class="std std-ref">AXI System ID</span></a></p></td>
</tr>
</tbody>
</table>
</div>
<ul class="simple">
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/fpga/docs/hdl/generic_jesd_bds" target="_blank">[Wiki] Generic JESD204B block designs</a></p></li>
<li><p><a class="reference internal" href="../../library/jesd204/index.html#jesd204"><span class="std std-ref">JESD204 Interface Framework</span></a></p></li>
</ul>
</section>
<section id="software-related">
<h3>Software related<a class="headerlink" href="#software-related" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/eval/user-guides/quadmxfe/quick-start" target="_blank">Quad-MxFE Software Quick Start Guide</a></p></li>
</ul>
<div><div class="collapsible docutils container">
<input class="collapsible_input" id="8d0583f0c784508b27588e501aebf5c2913ac120" name="8d0583f0c784508b27588e501aebf5c2913ac120" type="checkbox"></input><label for="8d0583f0c784508b27588e501aebf5c2913ac120"><p>Click here to see a list of all the Linux device trees available.</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<ul class="simple">
<li><p>AD9081 TX mode 11, RX mode 4:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_11_rxmode_4.dts" target="_blank">vcu118_quad_ad9081_204c_txmode_11_rxmode_4.dts</a></p></li>
<li><p>for Quad MxFE rev. C: <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_11_rxmode_4_revc.dts" target="_blank">vcu118_quad_ad9081_204c_txmode_11_rxmode_4_revc.dts</a></p></li>
<li><p>for direct 6 GHz: <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_11_rxmode_4_direct_6g.dts" target="_blank">vcu118_quad_ad9081_204c_txmode_11_rxmode_4_direct_6g.dts</a></p></li>
</ul>
</li>
<li><p>AD9081 TX mode 5, RX mode 6:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9081_204b_txmode_5_rxmode_6.dts" target="_blank">vcu118_quad_ad9081_204b_txmode_5_rxmode_6.dts</a></p></li>
<li><p>for Quad MxFE rev. C: <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9081_204b_txmode_5_rxmode_6_revc.dts" target="_blank">vcu118_quad_ad9081_204b_txmode_5_rxmode_6_revc.dts</a></p></li>
</ul>
</li>
<li><p>AD9081 TX mode 9, RX mode 10:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9081_204b_txmode_9_rxmode_10.dts" target="_blank">vcu118_quad_ad9081_204b_txmode_9_rxmode_10.dts</a></p></li>
<li><p>for Quad MxFE rev. C: <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9081_204b_txmode_9_rxmode_10_revc.dts" target="_blank">vcu118_quad_ad9081_204b_txmode_9_rxmode_10_revc.dts</a></p></li>
</ul>
</li>
<li><p>AD9081 TX mode 10, RX mode 11:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_10_rxmode_11.dts" target="_blank">vcu118_quad_ad9081_204c_txmode_10_rxmode_11.dts</a></p></li>
<li><p>for Quad MxFE rev. C: <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_10_rxmode_11_revc.dts" target="_blank">vcu118_quad_ad9081_204c_txmode_10_rxmode_11_revc.dts</a></p></li>
</ul>
</li>
<li><p>AD9081 TX mode 29, RX mode 24:</p>
<ul>
<li><p>(for Quad MxFE rev. C): <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_29_rxmode_24_revc.dts" target="_blank">vcu118_quad_ad9081_204c_txmode_29_rxmode_24_revc.dts</a></p></li>
</ul>
</li>
<li><p>AD9082 TX mode 3, RX mode 2:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9082_204c_txmode_3_rxmode_2.dts" target="_blank">vcu118_quad_ad9082_204c_txmode_3_rxmode_2.dts</a></p></li>
<li><p>with on-chip PLL: <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9082_204c_txmode_3_rxmode_2_onchip_pll.dts" target="_blank">vcu118_quad_ad9082_204c_txmode_3_rxmode_2_onchip_pll.dts</a> (check the comments in the dts for hardware changes)</p></li>
</ul>
</li>
<li><p>AD9082 TX mode 12, RX mode 13:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9082_204c_txmode_12_rxmode_13.dts" target="_blank">vcu118_quad_ad9082_204c_txmode_12_rxmode_13.dts</a></p></li>
<li><p>with on-chip PLL: <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9082_204c_txmode_12_rxmode_13_onchip_pll.dts" target="_blank">vcu118_quad_ad9082_204c_txmode_12_rxmode_13_onchip_pll.dts</a> (check the comments in the dts for hardware changes)</p></li>
</ul>
</li>
<li><p>AD9082 TX mode 23, RX mode 25:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9082_204c_txmode_23_rxmode_25.dts" target="_blank">vcu118_quad_ad9082_204c_txmode_23_rxmode_25.dts</a></p></li>
<li><p>for Quad MxFE rev. C: <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_23_rxmode_25_revc.dts" target="_blank">vcu118_quad_ad9081_204c_txmode_23_rxmode_25_revc.dts</a></p></li>
<li><p>with on-chip PLL: <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/microblaze/boot/dts/vcu118_quad_ad9082_204c_txmode_23_rxmode_25_onchip_pll.dts" target="_blank">vcu118_quad_ad9082_204c_txmode_23_rxmode_25_onchip_pll.dts</a> (check the comments in the dts for hardware changes)</p></li>
</ul>
</li>
</ul>
</div>
</div>
</div></section>
</section>
<section id="more-information">
<h2>More information<a class="headerlink" href="#more-information" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p><a class="reference internal" href="../../user_guide/index.html#user-guide"><span class="std std-ref">ADI HDL User guide</span></a></p></li>
</ul>
</section>
<section id="support">
<h2>Support<a class="headerlink" href="#support" title="Permalink to this heading"></a></h2>
<p><a class="icon link reference external" href="https://www.analog.com/en/index.html" target="_blank">Analog Devices, Inc.</a> will provide <strong>limited</strong> online support for anyone
using the <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/" target="_blank">reference design</a> with <a class="icon link reference external" href="https://www.analog.com/en/index.html" target="_blank">ADI</a> components via the
<a class="icon ez reference external" href="https://ez.analog.com/fpga" target="_blank">EngineerZone</a> FPGA reference designs forum.</p>
<p>For questions regarding the <a class="icon link reference external" href="https://www.analog.com/en/index.html" target="_blank">ADI</a> Linux device drivers, device trees, etc.
from our <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/" target="_blank">Linux GitHub repository</a>, the team will offer support
on the <a class="icon ez reference external" href="https://ez.analog.com/linux-software-drivers" target="_blank">EngineerZone</a> Linux software drivers forum.</p>
<p>For questions concerning the <a class="icon link reference external" href="https://www.analog.com/en/index.html" target="_blank">ADI</a> No-OS drivers, from our
<a class="icon git reference external" href="https://github.com/analogdevicesinc/no-OS/" target="_blank">No-OS GitHub repository</a>, the team will offer support on the
<a class="icon ez reference external" href="https://ez.analog.com/microcontroller-no-os-drivers" target="_blank">EngineerZone</a> microcontroller No-OS drivers forum.</p>
<p>It should be noted, that the older the tools’ versions and release branches
are, the lower the chances to receive support from <a class="icon link reference external" href="https://www.analog.com/en/index.html" target="_blank">ADI</a> engineers.</p>
</section>
</section>


          </div>
              <div class="related">
                &nbsp;
    <a href="../ad_gmsl2eth_sl/index.html" title="Previous document (Alt+Shift+LeftArrow)" class="prev">AD-GMSL2ETH-SL HDL project</a>
    <a href="../ad353xr/index.html" title="Next document (Alt+Shift+RightArrow)" class="next">AD353XR HDL project</a>
              </div>
          
        </div>
      </div>
  </div>

  <label id="cancel-area-show-toc" for="input-show-toc"></label>
  <label id="cancel-area-show-localtoc" for="input-show-localtoc"></label>
    <footer>
      &#169;2023-2025, Analog Devices, Inc.
      
      |
      Made with <a href="https://www.sphinx-doc.org/">Sphinx</a>
      &amp; <a href="https://github.com/analogdevicesinc/doctools">Doctools</a>
      
    </footer>
  </body>
</html>