//! BM13xx HashThread implementation.
//!
//! This module provides the HashThread implementation for BM13xx family ASIC
//! chips (BM1362, BM1366, BM1370, etc.). A BM13xxThread represents a chain of
//! BM13xx chips connected via a shared serial bus.
//!
//! The thread is implemented as an actor task that monitors the serial bus for
//! chip responses, filters shares, and manages work assignment.

use std::cmp::max;
use std::sync::{Arc, RwLock};

use anyhow::{Context as _, Result, anyhow};
use async_trait::async_trait;
use bitcoin::block::Header as BlockHeader;
use futures::{SinkExt, sink::Sink, stream::Stream};
use tokio::sync::{mpsc, oneshot, watch};
use tokio_stream::StreamExt;

use super::protocol::{self, Log2Difficulty, TicketMask};
use crate::{
    asic::hash_thread::{
        BoardPeripherals, HashTask, HashThread, HashThreadCapabilities, HashThreadEvent,
        HashThreadStatus, Share, ThreadRemovalSignal,
    },
    tracing::prelude::*,
    types::{Difficulty, HashRate, ShareRate},
};

/// Tracks tasks sent to chip hardware, indexed by chip_job_id.
///
/// BM13xx chips use 4-bit job IDs. This tracker maintains snapshots of
/// HashTasks sent to the chip so we can match nonce responses back to the
/// correct task context (EN2, ntime, etc.).
struct ChipJobTracker {
    tasks: [Option<HashTask>; 16],
    next_id: u8,
}

impl ChipJobTracker {
    fn new() -> Self {
        Self {
            tasks: Default::default(),
            next_id: 0,
        }
    }

    fn insert(&mut self, task: HashTask) -> u8 {
        let chip_job_id = self.next_id;
        self.tasks[chip_job_id as usize] = Some(task);
        self.next_id = (self.next_id + 1) % (self.tasks.len() as u8);
        chip_job_id
    }

    fn get(&self, chip_job_id: u8) -> Option<&HashTask> {
        self.tasks
            .get(chip_job_id as usize)
            .and_then(|t| t.as_ref())
    }

    fn clear(&mut self) {
        self.tasks = Default::default();
    }
}

/// Command messages sent from scheduler to thread
#[derive(Debug)]
enum ThreadCommand {
    /// Declare expected hashrate and ready the thread for work
    Configure,

    /// Update task (old shares still valid)
    UpdateTask {
        new_task: HashTask,
        response_tx: oneshot::Sender<Result<Option<HashTask>>>,
    },

    /// Replace task (old shares invalid)
    ReplaceTask {
        new_task: HashTask,
        response_tx: oneshot::Sender<Result<Option<HashTask>>>,
    },

    /// Go idle (stop hashing, low power)
    GoIdle {
        response_tx: oneshot::Sender<Result<Option<HashTask>>>,
    },

    /// Shutdown the thread
    #[expect(unused)]
    Shutdown,
}

/// BM13xx HashThread implementation.
///
/// Represents a chain of BM13xx chips as a schedulable worker. The thread
/// manages serial communication with chips, filters shares, and reports events.
/// Chip initialization happens lazily when first work is assigned.
pub struct BM13xxThread {
    /// Human-readable name for logging
    name: String,

    /// Channel for sending commands to the actor
    command_tx: mpsc::Sender<ThreadCommand>,

    /// Event receiver (taken by scheduler)
    event_rx: Option<mpsc::Receiver<HashThreadEvent>>,

    /// Cached capabilities
    capabilities: HashThreadCapabilities,

    /// Shared status (updated by actor task)
    status: Arc<RwLock<HashThreadStatus>>,
}

impl BM13xxThread {
    /// Create a new BM13xx thread with Stream/Sink for chip communication
    ///
    /// Thread starts with chip disabled. Chip will be initialized when first
    /// work is assigned.
    ///
    /// # Arguments
    /// * `name` - Human-readable name for logging (e.g., "Bitaxe Gamma (e2f56f9b)")
    /// * `chip_responses` - Stream of decoded responses from chips
    /// * `chip_commands` - Sink for sending encoded commands to chips
    /// * `peripherals` - Hardware interfaces from board (enable, regulator, etc.)
    /// * `removal_rx` - Watch channel for board-triggered removal
    /// * `init_strategy` - How to bring this chip/chain up on first work
    ///   assignment (register sequence, addressing scheme) -- different
    ///   chip families/topologies need genuinely different sequences,
    ///   not just different tuning constants.
    pub fn new<R, W>(
        name: String,
        chip_responses: R,
        chip_commands: W,
        peripherals: BoardPeripherals,
        removal_rx: watch::Receiver<ThreadRemovalSignal>,
        init_strategy: ChipInitStrategy,
    ) -> Self
    where
        R: Stream<Item = Result<protocol::Response, std::io::Error>> + Unpin + Send + 'static,
        W: Sink<protocol::Command> + Unpin + Send + 'static,
        W::Error: std::fmt::Debug,
    {
        let (cmd_tx, cmd_rx) = mpsc::channel(10);
        let (evt_tx, evt_rx) = mpsc::channel(100);

        let status = Arc::new(RwLock::new(HashThreadStatus::default()));
        let status_clone = Arc::clone(&status);

        // Spawn the actor task
        tokio::spawn(async move {
            bm13xx_thread_actor(
                cmd_rx,
                evt_tx,
                removal_rx,
                status_clone,
                chip_responses,
                chip_commands,
                peripherals,
                init_strategy,
            )
            .await;
        });

        Self {
            name,
            command_tx: cmd_tx,
            event_rx: Some(evt_rx),
            capabilities: HashThreadCapabilities::default(),
            status,
        }
    }
}

/// A single per-chip addressed register write: (chip_address,
/// register_address, raw 4-byte wire data). Used by
/// [`ChipInitStrategy::Bm1366Chain`] to replay a captured domain
/// config table verbatim -- see `board/antminer_s19k_am3.rs` for
/// where these values come from.
pub type DomainConfigWrite = (u8, protocol::RegisterAddress, [u8; 4]);

/// Reconfigures a chip UART's baud rate on the host side, after the
/// chip side is told to switch via a `UartBaud` register write.
///
/// Deliberately transport-agnostic (this module has no dependency on
/// `crate::transport`) -- boards that need a real baud switch during
/// bring-up (see [`ChipInitStrategy::Bm1366Chain`]) implement this
/// against whatever concrete serial transport they use.
pub trait BaudControl: Send + Sync {
    fn set_baud_rate(&self, baud: u32) -> Result<()>;
}

/// How to bring a BM13xx chip or chain up on first work assignment.
///
/// Different chip families and board topologies need genuinely
/// different register sequences, not just different tuning constants
/// plugged into one generic algorithm -- see `initialize_chip`'s
/// dispatch below for why this isn't a single parameterized function.
pub enum ChipInitStrategy {
    /// A single BM1370 chip at address 0 (Bitaxe Gamma) -- the
    /// original tuned sequence this module shipped with.
    Bm1370Single,

    /// A chain of `chip_count` BM1366 chips sharing one UART
    /// (Antminer S19K Pro AM3-style boards). Addresses every chip via
    /// a `SetChipAddress` sweep before configuring, then replays
    /// `domain_config` verbatim (semantics not fully understood yet --
    /// see HANDOFF.md's Round 5/6 -- so captured real bytes are used
    /// rather than a guessed-at general rule).
    Bm1366Chain {
        chip_count: u8,
        domain_config: &'static [DomainConfigWrite],
        /// If present, switches both the chip side (`UartBaud`
        /// register write) and the host tty to `bosminer`'s real
        /// confirmed 3,125,000 operating baud after the rest of
        /// bring-up completes -- see HANDOFF.md's Round 7/8 for why
        /// this is untested-but-plausible rather than confirmed.
        /// `None` stays at the discovery-time 115200 baud throughout.
        baud_control: Option<Box<dyn BaudControl>>,
    },
}

#[async_trait]
impl HashThread for BM13xxThread {
    fn name(&self) -> &str {
        &self.name
    }

    fn capabilities(&self) -> &HashThreadCapabilities {
        &self.capabilities
    }

    async fn configure(&mut self) -> Result<()> {
        self.command_tx
            .send(ThreadCommand::Configure)
            .await
            .map_err(|_| anyhow!("command channel closed"))
    }

    async fn update_task(&mut self, new_task: HashTask) -> Result<Option<HashTask>> {
        let (response_tx, response_rx) = oneshot::channel();

        self.command_tx
            .send(ThreadCommand::UpdateTask {
                new_task,
                response_tx,
            })
            .await
            .map_err(|_| anyhow!("command channel closed"))?;

        response_rx
            .await
            .map_err(|_| anyhow!("no response from thread"))?
    }

    async fn replace_task(&mut self, new_task: HashTask) -> Result<Option<HashTask>> {
        let (response_tx, response_rx) = oneshot::channel();

        self.command_tx
            .send(ThreadCommand::ReplaceTask {
                new_task,
                response_tx,
            })
            .await
            .map_err(|_| anyhow!("command channel closed"))?;

        response_rx
            .await
            .map_err(|_| anyhow!("no response from thread"))?
    }

    async fn go_idle(&mut self) -> Result<Option<HashTask>> {
        let (response_tx, response_rx) = oneshot::channel();

        self.command_tx
            .send(ThreadCommand::GoIdle { response_tx })
            .await
            .map_err(|_| anyhow!("command channel closed"))?;

        response_rx
            .await
            .map_err(|_| anyhow!("no response from thread"))?
    }

    fn take_event_receiver(&mut self) -> Option<mpsc::Receiver<HashThreadEvent>> {
        self.event_rx.take()
    }

    fn status(&self) -> HashThreadStatus {
        self.status.read().unwrap().clone()
    }
}

/// Dispatch chip/chain bring-up to the strategy-appropriate
/// implementation.
///
/// Kept as a thin dispatcher rather than one parameterized function:
/// the two strategies differ in more than tuning constants (single
/// chip at a fixed address vs. an N-chip daisy-chain sweep, entirely
/// different captured register sequences), so sharing one function
/// body would mean threading chip-count/addressing-mode conditionals
/// through nearly every line rather than two clearly-scoped
/// implementations.
async fn initialize_chip<W>(
    strategy: &ChipInitStrategy,
    chip_commands: &mut W,
    peripherals: &mut BoardPeripherals,
    asic_difficulty: Log2Difficulty,
) -> Result<()>
where
    W: Sink<protocol::Command> + Unpin,
    W::Error: std::fmt::Debug,
{
    match strategy {
        ChipInitStrategy::Bm1370Single => {
            initialize_chip_bm1370_single(chip_commands, peripherals, asic_difficulty).await
        }
        ChipInitStrategy::Bm1366Chain {
            chip_count,
            domain_config,
            baud_control,
        } => {
            initialize_chip_bm1366_chain(
                *chip_count,
                domain_config,
                baud_control.as_deref(),
                chip_commands,
                peripherals,
                asic_difficulty,
            )
            .await
        }
    }
}

/// Initialize a single BM1370 chip for mining (Bitaxe Gamma).
///
/// Enables chip, configures all registers, and ramps frequency to target.
async fn initialize_chip_bm1370_single<W>(
    chip_commands: &mut W,
    peripherals: &mut BoardPeripherals,
    asic_difficulty: Log2Difficulty,
) -> Result<()>
where
    W: Sink<protocol::Command> + Unpin,
    W::Error: std::fmt::Debug,
{
    use protocol::{Command, Register};

    // Enable the ASIC
    if let Some(ref mut asic_enable) = peripherals.asic_enable {
        debug!("Enabling ASIC");
        asic_enable
            .enable()
            .await
            .context("failed to enable ASIC")?;
    }

    tokio::time::sleep(std::time::Duration::from_millis(200)).await;

    // Send a register write command, converting the sink error to anyhow.
    async fn send_reg<W>(chip_commands: &mut W, broadcast: bool, register: Register) -> Result<()>
    where
        W: Sink<protocol::Command> + Unpin,
        W::Error: std::fmt::Debug,
    {
        chip_commands
            .send(Command::WriteRegister {
                broadcast,
                chip_address: 0x00,
                register,
            })
            .await
            .map_err(|e| anyhow!("{e:?}"))
    }

    // Send version mask configuration (3 times)
    debug!("Configuring version mask");
    for _ in 1..=3 {
        send_reg(
            chip_commands,
            true,
            Register::VersionMask(protocol::VersionMask::full_rolling()),
        )
        .await
        .context("failed to send version mask")?;
        tokio::time::sleep(std::time::Duration::from_millis(5)).await;
    }

    tokio::time::sleep(std::time::Duration::from_millis(10)).await;

    // Pre-configuration registers
    debug!("Sending pre-configuration registers");

    send_reg(
        chip_commands,
        true,
        Register::InitControl {
            raw_value: 0x00000700,
        },
    )
    .await?;
    send_reg(
        chip_commands,
        true,
        Register::MiscControl {
            raw_value: 0x00C100F0,
        },
    )
    .await?;

    chip_commands
        .send(Command::ChainInactive)
        .await
        .map_err(|e| anyhow!("{e:?}"))
        .context("failed to send ChainInactive")?;

    chip_commands
        .send(Command::SetChipAddress { chip_address: 0x00 })
        .await
        .map_err(|e| anyhow!("{e:?}"))
        .context("failed to send SetChipAddress")?;

    // Core configuration (broadcast)
    debug!("Sending broadcast core configuration");

    send_reg(
        chip_commands,
        true,
        Register::Core {
            raw_value: 0x8000_8B00,
        },
    )
    .await?;
    send_reg(
        chip_commands,
        true,
        Register::Core {
            raw_value: 0x8000_800C,
        },
    )
    .await?;

    // Ticket mask
    let ticket_mask = TicketMask::new(asic_difficulty);

    send_reg(chip_commands, true, Register::TicketMask(ticket_mask)).await?;
    send_reg(
        chip_commands,
        true,
        Register::IoDriverStrength(protocol::IoDriverStrength::normal()),
    )
    .await?;

    // Chip-specific configuration
    debug!("Sending chip-specific configuration");

    send_reg(
        chip_commands,
        false,
        Register::InitControl {
            raw_value: 0xF0010700,
        },
    )
    .await?;
    send_reg(
        chip_commands,
        false,
        Register::MiscControl {
            raw_value: 0x00C100F0,
        },
    )
    .await?;
    send_reg(
        chip_commands,
        false,
        Register::Core {
            raw_value: 0x8000_8B00,
        },
    )
    .await?;
    send_reg(
        chip_commands,
        false,
        Register::Core {
            raw_value: 0x8000_800C,
        },
    )
    .await?;
    send_reg(
        chip_commands,
        false,
        Register::Core {
            raw_value: 0x8000_82AA,
        },
    )
    .await?;

    // Additional settings
    send_reg(
        chip_commands,
        true,
        Register::MiscSettings {
            raw_value: 0x80440000,
        },
    )
    .await?;
    send_reg(
        chip_commands,
        true,
        Register::AnalogMux {
            raw_value: 0x02000000,
        },
    )
    .await?;
    send_reg(
        chip_commands,
        true,
        Register::MiscSettings {
            raw_value: 0x80440000,
        },
    )
    .await?;
    send_reg(
        chip_commands,
        true,
        Register::Core {
            raw_value: 0x8000_8DEE,
        },
    )
    .await?;

    // Frequency ramping (56.25 MHz -> 525 MHz)
    debug!("Ramping frequency from 56.25 MHz to 525 MHz");
    let frequency_steps = generate_frequency_ramp_steps(56.25, 525.0, 6.25);

    for (i, pll_config) in frequency_steps.iter().enumerate() {
        send_reg(chip_commands, true, Register::PllDivider(*pll_config))
            .await
            .context("PLL ramp failed")?;

        tokio::time::sleep(std::time::Duration::from_millis(100)).await;

        if i % 10 == 0 || i == frequency_steps.len() - 1 {
            trace!("Frequency ramp step {}/{}", i + 1, frequency_steps.len());
        }
    }

    debug!("Frequency ramping complete");

    // Final configuration
    send_reg(
        chip_commands,
        true,
        Register::NonceRange(protocol::NonceRangeConfig::from_raw(0xB51E0000)),
    )
    .await?;
    send_reg(
        chip_commands,
        true,
        Register::VersionMask(protocol::VersionMask::full_rolling()),
    )
    .await?;

    tokio::time::sleep(std::time::Duration::from_millis(150)).await;

    Ok(())
}

/// Initialize a chain of `chip_count` BM1366 chips (Antminer S19K Pro
/// AM3-style boards) for mining.
///
/// The sequence is real, captured wire data (via a ptrace syscall
/// tracer against `bosminer`'s own successful bring-up -- see
/// HANDOFF.md's Round 4/5/6), not a guessed-at adaptation of the
/// BM1370 sequence above -- BM1366's actual required order and
/// register values differ genuinely, not just in tuning constants
/// (`initialize_chip`'s doc comment has the full rationale for why
/// this is a separate function rather than a shared parameterized
/// one).
///
/// **Real hashing is not yet confirmed working** (see HANDOFF.md's
/// "Round 7"). This sequence gets chips discovered, addressed, and
/// accepting well-formed `JobFull` commands over the real wire -- but
/// zero `Nonce` responses were ever observed on real hardware, even
/// after ruling out two real hypotheses (missing `NonceRange`; PLL
/// frequency too low) by testing fixes for each with no change in
/// outcome. The remaining known gaps below are the next things to
/// investigate, not a complete list of "safe to ignore" caveats the
/// way they might read for an otherwise-working sequence:
/// - Switches to `bosminer`'s real 3,125,000 operating baud only if
///   the caller supplies a [`BaudControl`] -- untested on real
///   hardware as of this writing (see HANDOFF.md's Round 8). Uses
///   the exact captured `UartBaud` wire value (`0x00003011`), not
///   this module's `BaudRate::Baud3M`/`Baud1M` constants, which were
///   captured from a different chip/board and don't match. With no
///   `BaudControl` supplied, stays at the discovery-time 115200 baud
///   throughout, matching Round 7's behavior.
/// - Skips the per-chip addressed `InitControl`/`MiscControl`/`Core`/
///   `PllDivider` writes observed at specific individual chip
///   addresses (distinct from `domain_config`) -- these look like
///   genuine per-chip factory calibration data, not something safe
///   to replicate generically across units, but could plausibly be
///   load-bearing for actual hashing rather than just tuning.
/// - `NonceRange` is set to a fixed, unpartitioned value reused from
///   the BM1370 sequence above (`0xB51E0000`), not derived from real
///   BM1366 capture -- it was never observed as a broadcast write in
///   the real capture at all, and adding it didn't change the outcome
///   (still zero nonces), so either it's genuinely not the gap or its
///   specific value/encoding matters and this one is wrong.
async fn initialize_chip_bm1366_chain<W>(
    chip_count: u8,
    domain_config: &[DomainConfigWrite],
    baud_control: Option<&dyn BaudControl>,
    chip_commands: &mut W,
    peripherals: &mut BoardPeripherals,
    asic_difficulty: Log2Difficulty,
) -> Result<()>
where
    W: Sink<protocol::Command> + Unpin,
    W::Error: std::fmt::Debug,
{
    use protocol::{Command, Register, RegisterAddress};

    if let Some(ref mut asic_enable) = peripherals.asic_enable {
        debug!("Enabling ASIC chain");
        asic_enable
            .enable()
            .await
            .context("failed to enable ASIC chain")?;
    }

    tokio::time::sleep(std::time::Duration::from_millis(200)).await;

    async fn send_broadcast<W>(chip_commands: &mut W, register: Register) -> Result<()>
    where
        W: Sink<protocol::Command> + Unpin,
        W::Error: std::fmt::Debug,
    {
        chip_commands
            .send(Command::WriteRegister {
                broadcast: true,
                chip_address: 0x00,
                register,
            })
            .await
            .map_err(|e| anyhow!("{e:?}"))
    }

    debug!("Configuring version mask");
    for _ in 0..3 {
        send_broadcast(
            chip_commands,
            Register::VersionMask(protocol::VersionMask::full_rolling()),
        )
        .await
        .context("failed to send VersionMask")?;
        tokio::time::sleep(std::time::Duration::from_millis(15)).await;
    }

    send_broadcast(
        chip_commands,
        Register::decode(RegisterAddress::InitControl, &[0x00, 0x07, 0x00, 0x00]),
    )
    .await
    .context("failed to send InitControl")?;
    tokio::time::sleep(std::time::Duration::from_millis(15)).await;

    send_broadcast(
        chip_commands,
        Register::decode(RegisterAddress::MiscControl, &[0xff, 0x0f, 0xc1, 0x00]),
    )
    .await
    .context("failed to send MiscControl")?;
    tokio::time::sleep(std::time::Duration::from_millis(15)).await;

    debug!("Sending ChainInactive");
    for _ in 0..3 {
        chip_commands
            .send(Command::ChainInactive)
            .await
            .map_err(|e| anyhow!("{e:?}"))
            .context("failed to send ChainInactive")?;
        tokio::time::sleep(std::time::Duration::from_millis(15)).await;
    }

    debug!(chip_count, "Sweeping SetChipAddress");
    for i in 0..chip_count as u16 {
        let chip_address = (i * 2) as u8;
        chip_commands
            .send(Command::SetChipAddress { chip_address })
            .await
            .map_err(|e| anyhow!("{e:?}"))
            .context("failed to send SetChipAddress")?;
        tokio::time::sleep(std::time::Duration::from_millis(2)).await;
    }

    // Round 9 found *why* Core corrupted communication (Rounds 7/8):
    // Register::decode always used little-endian, but Core's wire
    // encoding is big-endian (see protocol.rs's decode fix) -- so
    // every Core write sent so far was a malformed CORE_MAILBOX
    // command (see REFERENCE.md's "0x3C - CORE_MAILBOX"), not the
    // real captured one. Decoding the real captured bytes
    // big-endian instead matches REFERENCE.md's documented bring-up
    // values exactly (reg 0x05=0x40 "clock select", reg 0x00=0x20
    // "clock delay" for BM1366). Restored now that decode is fixed.
    debug!("Sending broadcast core configuration (CORE_MAILBOX, now correctly big-endian)");
    send_broadcast(
        chip_commands,
        Register::decode(RegisterAddress::Core, &[0x80, 0x00, 0x85, 0x40]),
    )
    .await?;
    send_broadcast(
        chip_commands,
        Register::decode(RegisterAddress::Core, &[0x80, 0x00, 0x80, 0x20]),
    )
    .await?;
    send_broadcast(
        chip_commands,
        Register::decode(RegisterAddress::AnalogMux, &[0x00, 0x00, 0x00, 0x03]),
    )
    .await?;
    send_broadcast(
        chip_commands,
        Register::decode(RegisterAddress::IoDriverStrength, &[0x02, 0x11, 0x41, 0x11]),
    )
    .await?;

    // REFERENCE.md's documented bring-up (BM1370 walkthrough) has a
    // full "per-chip pass" step: SOFT_RESET_CONTROL (InitControl) and
    // MISC_CONTROL, both already sent broadcast above, get *repeated
    // addressed to each chip individually*, immediately before the
    // CORE_MAILBOX per-chip pass. Round 10 sent this addressed but
    // reused the broadcast-phase data verbatim, since this board's
    // real per-chip values were unknown/uncaptured at the time --
    // that round shipped and tested clean, but still produced zero
    // Nonce responses.
    //
    // Round 12 went back to the original bosminer wire capture
    // (/tmp/trace.log on the miner, captured in Round 4 via
    // s19k-trace) and searched it specifically for *addressed*
    // (non-broadcast) InitControl/MiscControl/Core writes -- a query
    // never run before, because every earlier pass through that trace
    // only pulled out the broadcast-phase values. It turns out the
    // real per-chip values genuinely differ from the broadcast ones
    // (matching REFERENCE.md's description of the per-chip pass
    // adding extra "bring-up" bits on top of the broadcast values),
    // and the real Core triplet order is different from what Round 10
    // guessed. Confirmed identical across all 77 chip addresses
    // (0x00..=0x98) on ttyS1 -- these are fixed values applied to
    // every chip, not per-address-varying data:
    //   InitControl addressed: 00 07 01 f0  (broadcast was 00 07 00 00)
    //   MiscControl  addressed: f0 00 c1 00  (broadcast was ff 0f c1 00)
    //   Core triplet, in this exact real order:
    //     1. 80 00 80 20  (reg 0x00 clock delay = 0x20)
    //     2. 80 00 82 aa  (reg 0x02 core enable  = 0xAA)
    //     3. 80 00 85 40  (reg 0x05 clock select = 0x40)
    debug!(
        chip_count,
        "Sending per-chip InitControl/MiscControl/CORE_MAILBOX pass"
    );
    for i in 0..chip_count as u16 {
        let chip_address = (i * 2) as u8;
        chip_commands
            .send(Command::WriteRegister {
                broadcast: false,
                chip_address,
                register: Register::decode(RegisterAddress::InitControl, &[0x00, 0x07, 0x01, 0xf0]),
            })
            .await
            .map_err(|e| anyhow!("{e:?}"))
            .context("failed to send per-chip InitControl")?;
        tokio::time::sleep(std::time::Duration::from_millis(2)).await;
        chip_commands
            .send(Command::WriteRegister {
                broadcast: false,
                chip_address,
                register: Register::decode(RegisterAddress::MiscControl, &[0xf0, 0x00, 0xc1, 0x00]),
            })
            .await
            .map_err(|e| anyhow!("{e:?}"))
            .context("failed to send per-chip MiscControl")?;
        tokio::time::sleep(std::time::Duration::from_millis(2)).await;
        for data in [
            [0x80u8, 0x00, 0x80, 0x20], // reg 0x00 clock delay = 0x20
            [0x80, 0x00, 0x82, 0xaa],   // reg 0x02 core enable = 0xAA
            [0x80, 0x00, 0x85, 0x40],   // reg 0x05 clock select = 0x40
        ] {
            chip_commands
                .send(Command::WriteRegister {
                    broadcast: false,
                    chip_address,
                    register: Register::decode(RegisterAddress::Core, &data),
                })
                .await
                .map_err(|e| anyhow!("{e:?}"))
                .context("failed to send per-chip CORE_MAILBOX write")?;
            tokio::time::sleep(std::time::Duration::from_millis(2)).await;
        }
    }

    debug!(
        writes = domain_config.len(),
        "Sending per-chip domain config writes"
    );
    for &(chip_address, register_address, data) in domain_config {
        let register = Register::decode(register_address, &data);
        chip_commands
            .send(Command::WriteRegister {
                broadcast: false,
                chip_address,
                register,
            })
            .await
            .map_err(|e| anyhow!("{e:?}"))
            .context("failed to send domain config write")?;
        tokio::time::sleep(std::time::Duration::from_millis(2)).await;
    }

    // The only PllDivider value ever observed on the real wire,
    // decoding to exactly 50.0MHz via this same module's
    // calculate_pll_for_frequency formula (too clean a match to be
    // coincidence, so the formula itself is trustworthy for this chip
    // family too). Real hardware testing (HANDOFF.md's Round 7) found
    // this alone doesn't produce a real hashing chip -- chips accept
    // jobs but never return a single nonce, at this frequency or at
    // an experimentally higher one (200MHz, computed via the same
    // formula, also tested with no change in outcome) -- so frequency
    // was ruled out as *the* blocker, not confirmed as a fix. Kept at
    // this confirmed-real value rather than the unverified 200MHz
    // since it demonstrated no advantage. See HANDOFF.md's Round 7
    // and Next Steps for the still-open investigation.
    send_broadcast(
        chip_commands,
        Register::decode(RegisterAddress::PllDivider, &[0x40, 0xa8, 0x02, 0x65]),
    )
    .await
    .context("failed to send PllDivider")?;

    let ticket_mask = TicketMask::new(asic_difficulty);
    send_broadcast(chip_commands, Register::TicketMask(ticket_mask))
        .await
        .context("failed to send TicketMask")?;

    // Never observed as a broadcast write in the real capture (see
    // this function's doc comment), but chips sent zero nonce
    // responses at all without *some* NonceRange configured -- reusing
    // the same fixed value BM1370's own working implementation above
    // uses (not partitioned per chip, so all 77 chips in a chain
    // redundantly search the same subrange -- wasteful, but real
    // hardware confirms it's enough to get chips actually searching,
    // which a totally missing NonceRange evidently isn't).
    send_broadcast(
        chip_commands,
        Register::NonceRange(protocol::NonceRangeConfig::from_raw(0xB51E0000)),
    )
    .await
    .context("failed to send NonceRange")?;

    tokio::time::sleep(std::time::Duration::from_millis(150)).await;

    // Switch to bosminer's real confirmed operating baud (3,125,000),
    // if the board supports it -- untested hypothesis for the still-
    // open "chips never return a Nonce" investigation (HANDOFF.md's
    // Round 7/8). Two things have to happen in order: tell the chips
    // via the real captured UartBaud value first (0x00003011 -- NOT
    // this module's BaudRate::Baud3M/Baud1M constants, which were
    // captured from a different chip/board and don't match this
    // board's real wire bytes), *then* reconfigure the host tty to
    // match -- reversing the order would leave the host talking at
    // the old rate to chips already listening at the new one.
    if let Some(baud_control) = baud_control {
        const REAL_UART_BAUD_REGISTER_VALUE: u32 = 0x0000_3011;
        const REAL_OPERATING_BAUD: u32 = 3_125_000;

        debug!(
            baud = REAL_OPERATING_BAUD,
            "Switching to real operating baud"
        );
        send_broadcast(
            chip_commands,
            Register::UartBaud(protocol::BaudRate::Custom(REAL_UART_BAUD_REGISTER_VALUE)),
        )
        .await
        .context("failed to send UartBaud")?;
        tokio::time::sleep(std::time::Duration::from_millis(50)).await;

        baud_control
            .set_baud_rate(REAL_OPERATING_BAUD)
            .context("failed to switch host tty to real operating baud")?;
        tokio::time::sleep(std::time::Duration::from_millis(50)).await;
    }

    Ok(())
}

/// Generate frequency ramp steps for smooth PLL transitions
fn generate_frequency_ramp_steps(
    start_mhz: f32,
    target_mhz: f32,
    step_mhz: f32,
) -> Vec<protocol::PllConfig> {
    let mut configs = Vec::new();
    let mut current = start_mhz;

    while current <= target_mhz {
        if let Some(config) = calculate_pll_for_frequency(current) {
            configs.push(config);
        }
        current += step_mhz;
        if current > target_mhz && (current - step_mhz) < target_mhz {
            current = target_mhz;
        }
    }

    configs
}

/// Convert HashTask to JobFullFormat for chip hardware.
///
/// Extracts or computes the merkle root, then builds a JobFullFormat with all
/// block header fields. For computed merkle roots, requires EN2. For fixed merkle
/// roots (Stratum v2 header-only), uses the template's fixed value directly.
fn task_to_job_full(task: &HashTask, chip_job_id: u8) -> Result<protocol::JobFullFormat> {
    use crate::job_source::MerkleRootKind;

    let template = task.template.as_ref();

    // Get merkle root (computed or fixed)
    let merkle_root = match &template.merkle_root {
        MerkleRootKind::Computed(_) => {
            // Extract EN2 (required for computed merkle roots)
            let en2 = task
                .en2
                .as_ref()
                .ok_or_else(|| anyhow!("EN2 required for computed merkle root"))?;

            // Compute merkle root for this EN2
            template
                .compute_merkle_root(en2)
                .context("merkle root computation failed")?
        }
        MerkleRootKind::Fixed(merkle_root) => *merkle_root,
    };

    Ok(protocol::JobFullFormat {
        job_id: chip_job_id,
        num_midstates: 1,
        starting_nonce: 0,
        nbits: template.bits,
        ntime: task.ntime,
        merkle_root,
        prev_block_hash: template.prev_blockhash,
        version: template.version.base(),
    })
}

/// Calculate PLL configuration for a specific frequency
fn calculate_pll_for_frequency(target_freq: f32) -> Option<protocol::PllConfig> {
    const CRYSTAL_FREQ: f32 = 25.0;
    const MAX_FREQ_ERROR: f32 = 1.0;

    let mut best_fb_div = 0u8;
    let mut best_ref_div = 0u8;
    let mut best_post_div1 = 0u8;
    let mut best_post_div2 = 0u8;
    let mut min_error = 10.0;

    for ref_div in [2, 1] {
        if best_fb_div != 0 {
            break;
        }
        for post_div1 in (1..=7).rev() {
            if best_fb_div != 0 {
                break;
            }
            for post_div2 in (1..=7).rev() {
                if best_fb_div != 0 {
                    break;
                }
                if post_div1 >= post_div2 {
                    let fb_div_f = (post_div1 * post_div2) as f32 * target_freq * ref_div as f32
                        / CRYSTAL_FREQ;
                    let fb_div = fb_div_f.round() as u8;

                    if (0xa0..=0xef).contains(&fb_div) {
                        let actual_freq =
                            CRYSTAL_FREQ * fb_div as f32 / (ref_div * post_div1 * post_div2) as f32;
                        let error = (actual_freq - target_freq).abs();

                        if error < min_error && error < MAX_FREQ_ERROR {
                            best_fb_div = fb_div;
                            best_ref_div = ref_div;
                            best_post_div1 = post_div1;
                            best_post_div2 = post_div2;
                            min_error = error;
                        }
                    }
                }
            }
        }
    }

    if best_fb_div == 0 {
        return None;
    }

    let post_div = ((best_post_div1 - 1) << 4) | (best_post_div2 - 1);
    Some(protocol::PllConfig::new(
        best_fb_div,
        best_ref_div,
        post_div,
    ))
}

/// Internal actor task for BM13xxThread.
///
/// This runs as an independent Tokio task and handles:
/// - Commands from scheduler (update/replace work, go idle, shutdown)
/// - Removal signal from board (USB unplug, fault, etc.)
/// - Chip initialization (lazy, on first work assignment)
/// - Serial communication with chips
/// - Share filtering and event emission (TODO)
///
/// Chip is disabled on startup to establish known state. Chip is enabled and
/// configured when scheduler assigns first work.
#[expect(clippy::too_many_arguments)]
async fn bm13xx_thread_actor<R, W>(
    mut cmd_rx: mpsc::Receiver<ThreadCommand>,
    evt_tx: mpsc::Sender<HashThreadEvent>,
    mut removal_rx: watch::Receiver<ThreadRemovalSignal>,
    status: Arc<RwLock<HashThreadStatus>>,
    mut chip_responses: R,
    mut chip_commands: W,
    mut peripherals: BoardPeripherals,
    init_strategy: ChipInitStrategy,
) where
    R: Stream<Item = Result<protocol::Response, std::io::Error>> + Unpin,
    W: Sink<protocol::Command> + Unpin,
    W::Error: std::fmt::Debug,
{
    // Disable ASIC on startup to establish known state
    if let Some(ref mut asic_enable) = peripherals.asic_enable
        && let Err(e) = asic_enable.disable().await
    {
        warn!(error = %e, "Failed to disable ASIC on startup");
    }

    // ASIC ticket mask difficulty: ~1 nonce/sec at 1 TH/s
    let asic_difficulty = Log2Difficulty::from_difficulty(
        ShareRate::per_second(1.0).to_difficulty(HashRate::from_terahashes(1.0)),
    );

    let mut chip_initialized = false;
    let mut current_task: Option<HashTask> = None;
    let mut chip_jobs = ChipJobTracker::new();
    let mut ntime_ticker = tokio::time::interval(tokio::time::Duration::from_secs(1));
    ntime_ticker.set_missed_tick_behavior(tokio::time::MissedTickBehavior::Skip);

    loop {
        tokio::select! {
            // Removal signal (highest priority)
            _ = removal_rx.changed() => {
                let signal = removal_rx.borrow().clone();  // Clone to avoid holding borrow across await
                match signal {
                    ThreadRemovalSignal::Running => {
                        // False alarm - still running
                    }
                    _reason => {
                        // Update status
                        {
                            let mut s = status.write().unwrap();
                            s.is_active = false;
                        }

                        // Exit actor loop (channel closure signals removal to scheduler)
                        break;
                    }
                }
            }

            // Commands from scheduler
            Some(cmd) = cmd_rx.recv() => {
                match cmd {
                    ThreadCommand::Configure => {
                        // Nameplate rate for one BM1370 chip; a rough stand-in
                        // for a real frequency-derived estimate.
                        let expected = HashRate::from_terahashes(1.0);
                        if evt_tx.send(HashThreadEvent::ExpectedHashRate(expected)).await.is_err() {
                            debug!("Event channel closed during configure");
                        }
                    }

                    ThreadCommand::UpdateTask { new_task, response_tx } => {
                        if let Some(ref old) = current_task {
                            debug!(
                                old_job = %old.template.id,
                                new_job = %new_task.template.id,
                                "Updating work"
                            );
                        } else {
                            debug!(new_job = %new_task.template.id, "Updating work from idle");
                        }

                        if !chip_initialized {
                            trace!("Initializing chip on first assignment.");
                            if let Err(e) = initialize_chip(&init_strategy, &mut chip_commands, &mut peripherals, asic_difficulty).await {
                                error!(error = %e, "Chip initialization failed");
                                response_tx.send(Err(e)).ok();
                                continue;
                            }
                            chip_initialized = true;
                        }

                        // Send initial job to chip
                        let chip_job_id = chip_jobs.insert(new_task.clone());
                        let old_task = current_task.replace(new_task.clone());
                        match task_to_job_full(&new_task, chip_job_id) {
                            Ok(job_data) => {
                                if let Err(e) = chip_commands.send(protocol::Command::JobFull { job_data }).await {
                                    error!(error = ?e, "Failed to send initial JobFull to chip");
                                    let err = anyhow!("failed to send job to chip: {e:?}");
                                    response_tx.send(Err(err)).ok();
                                    continue;
                                } else {
                                    debug!("Sent initial job to chip");
                                }
                            }
                            Err(e) => {
                                error!(error = %e, "Failed to convert task to JobFull");
                                response_tx.send(Err(e)).ok();
                                continue;
                            }
                        }

                        {
                            let mut s = status.write().unwrap();
                            s.is_active = true;
                        }

                        response_tx.send(Ok(old_task)).ok();
                    }

                    ThreadCommand::ReplaceTask { new_task, response_tx } => {
                        if let Some(ref old) = current_task {
                            debug!(
                                old_job = %old.template.id,
                                new_job = %new_task.template.id,
                                "Replacing work"
                            );
                        } else {
                            debug!(new_job = %new_task.template.id, "Replacing work from idle");
                        }

                        if !chip_initialized {
                            trace!("Initializing chip on first assignment.");
                            if let Err(e) = initialize_chip(&init_strategy, &mut chip_commands, &mut peripherals, asic_difficulty).await {
                                error!(error = %e, "Chip initialization failed");
                                response_tx.send(Err(e)).ok();
                                continue;
                            }
                            chip_initialized = true;
                        }

                        // Clear old jobs (old shares invalid)
                        chip_jobs.clear();

                        // Send initial job to chip
                        let chip_job_id = chip_jobs.insert(new_task.clone());
                        let old_task = current_task.replace(new_task.clone());
                        match task_to_job_full(&new_task, chip_job_id) {
                            Ok(job_data) => {
                                if let Err(e) = chip_commands.send(protocol::Command::JobFull { job_data }).await {
                                    error!(error = ?e, "Failed to send initial JobFull to chip");
                                    let err = anyhow!("failed to send job to chip: {e:?}");
                                    response_tx.send(Err(err)).ok();
                                    continue;
                                } else {
                                    debug!("Sent initial job to chip (old work invalidated)");
                                }
                            }
                            Err(e) => {
                                error!(error = %e, "Failed to convert task to JobFull");
                                response_tx.send(Err(e)).ok();
                                continue;
                            }
                        }

                        {
                            let mut s = status.write().unwrap();
                            s.is_active = true;
                        }

                        response_tx.send(Ok(old_task)).ok();
                    }

                    ThreadCommand::GoIdle { response_tx } => {
                        debug!("Going idle");

                        let old_task = current_task.take();

                        {
                            let mut s = status.write().unwrap();
                            s.is_active = false;
                        }

                        response_tx.send(Ok(old_task)).ok();
                    }

                    ThreadCommand::Shutdown => {
                        info!("Shutdown command received");
                        // Exit actor loop (channel closure signals shutdown to scheduler)
                        break;
                    }
                }
            }

            // Chip responses from serial stream
            Some(result) = chip_responses.next() => {
                match result {
                    Ok(response) => {
                        match response {
                            protocol::Response::Nonce { nonce, job_id, version, midstate_num, subcore_id } => {
                                // Look up the task for this job_id
                                if let Some(task) = chip_jobs.get(job_id) {
                                    let template = task.template.as_ref();

                                    // Reconstruct full version from rolling field
                                    let full_version = version.apply_to_version(template.version.base());

                                    // Compute merkle root for this task's EN2
                                    match task.en2.as_ref().and_then(|en2| template.compute_merkle_root(en2).ok()) {
                                        Some(merkle_root) => {
                                            // Build block header
                                            let header = BlockHeader {
                                                version: full_version,
                                                prev_blockhash: template.prev_blockhash,
                                                merkle_root,
                                                time: task.ntime,
                                                bits: template.bits,
                                                nonce,
                                            };

                                            // Compute hash
                                            let hash = header.block_hash();

                                            // Validate against task share target
                                            if task.share_target.is_met_by(hash) {
                                                // Attribute work at the harder of the
                                                // ASIC ticket mask and the scheduler
                                                // target, since the actual filter is
                                                // whichever is stricter.
                                                let expected_work = max(
                                                    asic_difficulty.to_work(),
                                                    task.share_target.to_work(),
                                                );

                                                let share = Share {
                                                    nonce,
                                                    hash,
                                                    version: full_version,
                                                    ntime: task.ntime,
                                                    extranonce2: task.en2,
                                                    expected_work,
                                                };

                                                // Send via task's dedicated channel
                                                if task.share_tx.send(share).await.is_err() {
                                                    // Channel closed = task replaced, share is stale
                                                    debug!("Share channel closed (task replaced)");
                                                } else {
                                                    debug!(
                                                        chip_job_id = job_id,
                                                        nonce = format!("{:#x}", nonce),
                                                        hash = %hash,
                                                        hash_diff = %Difficulty::from_hash(&hash),
                                                        target_diff = %Difficulty::from_target(task.share_target),
                                                        "Share found and sent"
                                                    );
                                                }
                                            } else {
                                                trace!(
                                                    chip_job_id = job_id,
                                                    nonce = format!("{:#x}", nonce),
                                                    hash = %hash,
                                                    hash_diff = %Difficulty::from_hash(&hash),
                                                    target_diff = %Difficulty::from_target(task.share_target),
                                                    "Nonce does not meet target (filtered)"
                                                );
                                            }
                                        }
                                        None => {
                                            error!(
                                                chip_job_id = job_id,
                                                "Failed to compute merkle root for nonce"
                                            );
                                        }
                                    }
                                } else {
                                    trace!(
                                        chip_job_id = job_id,
                                        nonce = format!("{:#x}", nonce),
                                        "Nonce for unknown job_id (possibly stale)"
                                    );
                                }

                                let _ = (midstate_num, subcore_id); // Unused for now
                            }

                            protocol::Response::ReadRegister { chip_address, register } => {
                                trace!(chip_address = %format!("0x{:02x}", chip_address), register = ?register, "Register read response");
                            }
                        }
                    }

                    Err(e) => {
                        error!(error = ?e, "Serial decode error");
                        // TODO: Emit error event, potentially trigger going offline if persistent
                    }
                }
            }

            // ntime rolling timer (roll forward every second)
            _ = ntime_ticker.tick(), if current_task.is_some() => {
                let task = current_task.as_mut().unwrap();

                // Increment ntime
                task.ntime += 1;

                // Convert to chip format and send
                match task_to_job_full(task, chip_jobs.insert(task.clone())) {
                    Ok(job_data) => {
                        if let Err(e) = chip_commands.send(protocol::Command::JobFull { job_data }).await {
                            error!(error = ?e, "Failed to send JobFull to chip");
                        } else {
                            trace!(ntime = task.ntime, "Sent ntime-rolled job to chip");
                        }
                    }
                    Err(e) => {
                        error!(error = %e, "Failed to convert task to JobFull");
                    }
                }
            }
        }
    }

    debug!("BM13xx thread actor exiting");
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn test_pll_calculations_match_reference() {
        // Test cases from the Bitaxe Gamma protocol capture
        // Format: (freq_mhz, expected_flag, expected_fb_div, expected_ref_div, expected_post_div)
        let test_cases = vec![
            (62.50, 0x50, 0xD2, 0x02, 0x65),
            (68.75, 0x50, 0xE7, 0x02, 0x65),
            (75.00, 0x50, 0xD2, 0x02, 0x64),
            (81.25, 0x50, 0xE4, 0x02, 0x64),
            (87.50, 0x50, 0xC4, 0x02, 0x63),
            (93.75, 0x50, 0xD2, 0x02, 0x63),
            (100.00, 0x50, 0xE0, 0x02, 0x63),
            (525.00, 0x50, 0xD2, 0x02, 0x40),
        ];

        for (freq_mhz, expected_flag, expected_fb, expected_ref, expected_post) in test_cases {
            let config = calculate_pll_for_frequency(freq_mhz)
                .unwrap_or_else(|| panic!("Failed to calculate PLL for {} MHz", freq_mhz));

            assert_eq!(
                config.flag, expected_flag,
                "Flag mismatch for {} MHz: expected 0x{:02X}, got 0x{:02X}",
                freq_mhz, expected_flag, config.flag
            );
            assert_eq!(
                config.fb_div, expected_fb,
                "FB divider mismatch for {} MHz: expected 0x{:02X}, got 0x{:02X}",
                freq_mhz, expected_fb, config.fb_div
            );
            assert_eq!(
                config.ref_div, expected_ref,
                "Ref divider mismatch for {} MHz: expected {}, got {}",
                freq_mhz, expected_ref, config.ref_div
            );
            assert_eq!(
                config.post_div, expected_post,
                "Post divider mismatch for {} MHz: expected 0x{:02X}, got 0x{:02X}",
                freq_mhz, expected_post, config.post_div
            );

            let post_div1 = ((config.post_div >> 4) & 0xF) + 1;
            let post_div2 = (config.post_div & 0xF) + 1;
            let calculated_freq =
                25.0 * config.fb_div as f32 / (config.ref_div * post_div1 * post_div2) as f32;
            assert!(
                (calculated_freq - freq_mhz).abs() < 1.0,
                "Frequency calculation error for {} MHz: calculated {} MHz",
                freq_mhz,
                calculated_freq
            );
        }
    }

    #[test]
    fn test_frequency_ramp_generation() {
        let steps = generate_frequency_ramp_steps(56.25, 525.0, 6.25);

        // (525 - 56.25) / 6.25 + 1 = 76 steps
        assert_eq!(steps.len(), 76, "Expected 76 frequency steps");

        if let Some(first) = steps.first() {
            let post_div1 = ((first.post_div >> 4) & 0xF) + 1;
            let post_div2 = (first.post_div & 0xF) + 1;
            let first_freq =
                25.0 * first.fb_div as f32 / (first.ref_div * post_div1 * post_div2) as f32;
            assert!(
                (first_freq - 56.25).abs() < 1.0,
                "First frequency should be ~56.25 MHz"
            );
        }

        if let Some(last) = steps.last() {
            let post_div1 = ((last.post_div >> 4) & 0xF) + 1;
            let post_div2 = (last.post_div & 0xF) + 1;
            let last_freq =
                25.0 * last.fb_div as f32 / (last.ref_div * post_div1 * post_div2) as f32;
            assert!(
                (last_freq - 525.0).abs() < 1.0,
                "Last frequency should be ~525 MHz"
            );
        }
    }

    #[test]
    fn test_pll_flag_setting() {
        // Flag is 0x50 when VCO frequency >= 2400 MHz, 0x40 otherwise
        let low_freq = calculate_pll_for_frequency(100.0).unwrap();
        assert_eq!(low_freq.flag, 0x50, "Should have 0x50 flag for 100 MHz");

        let high_freq = calculate_pll_for_frequency(525.0).unwrap();
        assert_eq!(high_freq.flag, 0x50, "Should have 0x50 flag for 525 MHz");
    }

    #[test]
    fn test_task_to_job_full_converts_high_level_types() {
        use crate::asic::bm13xx::test_data::esp_miner_job;
        use crate::job_source::{
            Extranonce2, GeneralPurposeBits, JobTemplate, MerkleRootKind, VersionTemplate,
        };

        // Create a JobTemplate with test data values
        // Use MerkleRootKind::Fixed with the exact merkle_root from capture
        let template = Arc::new(JobTemplate {
            id: "test".into(),
            prev_blockhash: *esp_miner_job::wire_tx::PREV_BLOCKHASH,
            version: VersionTemplate::new(
                *esp_miner_job::wire_tx::VERSION,
                GeneralPurposeBits::full(),
            )
            .expect("Valid version template"),
            bits: *esp_miner_job::wire_tx::NBITS,
            share_target: crate::types::Difficulty::from(100_u64).to_target(),
            time: *esp_miner_job::wire_tx::NTIME,
            merkle_root: MerkleRootKind::Fixed(*esp_miner_job::wire_tx::MERKLE_ROOT),
        });

        // Dummy EN2 (doesn't matter since we're using Fixed merkle root)
        let dummy_en2 = Extranonce2::new(0, 1).unwrap();

        // Create dummy channel (not used in this test, just for struct construction)
        let (share_tx, _share_rx) = mpsc::channel(1);

        let task = HashTask {
            template,
            en2_range: None,
            en2: Some(dummy_en2),
            share_target: crate::types::Difficulty::from(100_u64).to_target(),
            ntime: *esp_miner_job::wire_tx::NTIME,
            share_tx,
        };

        // Convert to JobFullFormat
        let result = task_to_job_full(&task, *esp_miner_job::wire_tx::JOB_ID).unwrap();

        // Verify all fields match expected Bitcoin types
        assert_eq!(result.job_id, *esp_miner_job::wire_tx::JOB_ID);
        assert_eq!(result.num_midstates, 1);
        assert_eq!(result.starting_nonce, 0);
        assert_eq!(result.nbits, *esp_miner_job::wire_tx::NBITS);
        assert_eq!(result.ntime, *esp_miner_job::wire_tx::NTIME);
        assert_eq!(result.version, *esp_miner_job::wire_tx::VERSION);
        assert_eq!(
            result.prev_block_hash,
            *esp_miner_job::wire_tx::PREV_BLOCKHASH
        );
        assert_eq!(result.merkle_root, *esp_miner_job::wire_tx::MERKLE_ROOT);
    }
}
