// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_98 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_394_p2;
reg   [0:0] icmp_ln86_reg_1329;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1329_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1329_pp0_iter2_reg;
wire   [0:0] icmp_ln86_31_fu_400_p2;
reg   [0:0] icmp_ln86_31_reg_1340;
wire   [0:0] icmp_ln86_32_fu_406_p2;
reg   [0:0] icmp_ln86_32_reg_1346;
reg   [0:0] icmp_ln86_32_reg_1346_pp0_iter1_reg;
wire   [0:0] icmp_ln86_33_fu_412_p2;
reg   [0:0] icmp_ln86_33_reg_1352;
wire   [0:0] icmp_ln86_34_fu_418_p2;
reg   [0:0] icmp_ln86_34_reg_1358;
wire   [0:0] icmp_ln86_35_fu_424_p2;
reg   [0:0] icmp_ln86_35_reg_1365;
reg   [0:0] icmp_ln86_35_reg_1365_pp0_iter1_reg;
reg   [0:0] icmp_ln86_35_reg_1365_pp0_iter2_reg;
wire   [0:0] icmp_ln86_36_fu_430_p2;
reg   [0:0] icmp_ln86_36_reg_1371;
reg   [0:0] icmp_ln86_36_reg_1371_pp0_iter1_reg;
reg   [0:0] icmp_ln86_36_reg_1371_pp0_iter2_reg;
reg   [0:0] icmp_ln86_36_reg_1371_pp0_iter3_reg;
wire   [0:0] icmp_ln86_37_fu_436_p2;
reg   [0:0] icmp_ln86_37_reg_1377;
reg   [0:0] icmp_ln86_37_reg_1377_pp0_iter1_reg;
wire   [0:0] icmp_ln86_38_fu_442_p2;
reg   [0:0] icmp_ln86_38_reg_1383;
reg   [0:0] icmp_ln86_38_reg_1383_pp0_iter1_reg;
wire   [0:0] icmp_ln86_39_fu_448_p2;
reg   [0:0] icmp_ln86_39_reg_1389;
reg   [0:0] icmp_ln86_39_reg_1389_pp0_iter1_reg;
reg   [0:0] icmp_ln86_39_reg_1389_pp0_iter2_reg;
wire   [0:0] icmp_ln86_40_fu_454_p2;
reg   [0:0] icmp_ln86_40_reg_1395;
reg   [0:0] icmp_ln86_40_reg_1395_pp0_iter1_reg;
reg   [0:0] icmp_ln86_40_reg_1395_pp0_iter2_reg;
reg   [0:0] icmp_ln86_40_reg_1395_pp0_iter3_reg;
wire   [0:0] icmp_ln86_41_fu_470_p2;
reg   [0:0] icmp_ln86_41_reg_1401;
reg   [0:0] icmp_ln86_41_reg_1401_pp0_iter1_reg;
reg   [0:0] icmp_ln86_41_reg_1401_pp0_iter2_reg;
reg   [0:0] icmp_ln86_41_reg_1401_pp0_iter3_reg;
wire   [0:0] icmp_ln86_42_fu_476_p2;
reg   [0:0] icmp_ln86_42_reg_1407;
reg   [0:0] icmp_ln86_42_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_42_reg_1407_pp0_iter2_reg;
reg   [0:0] icmp_ln86_42_reg_1407_pp0_iter3_reg;
reg   [0:0] icmp_ln86_42_reg_1407_pp0_iter4_reg;
wire   [0:0] icmp_ln86_43_fu_482_p2;
reg   [0:0] icmp_ln86_43_reg_1413;
reg   [0:0] icmp_ln86_43_reg_1413_pp0_iter1_reg;
reg   [0:0] icmp_ln86_43_reg_1413_pp0_iter2_reg;
reg   [0:0] icmp_ln86_43_reg_1413_pp0_iter3_reg;
reg   [0:0] icmp_ln86_43_reg_1413_pp0_iter4_reg;
reg   [0:0] icmp_ln86_43_reg_1413_pp0_iter5_reg;
wire   [0:0] icmp_ln86_44_fu_488_p2;
reg   [0:0] icmp_ln86_44_reg_1419;
wire   [0:0] icmp_ln86_45_fu_494_p2;
reg   [0:0] icmp_ln86_45_reg_1424;
reg   [0:0] icmp_ln86_45_reg_1424_pp0_iter1_reg;
wire   [0:0] icmp_ln86_46_fu_500_p2;
reg   [0:0] icmp_ln86_46_reg_1429;
reg   [0:0] icmp_ln86_46_reg_1429_pp0_iter1_reg;
wire   [0:0] icmp_ln86_47_fu_506_p2;
reg   [0:0] icmp_ln86_47_reg_1434;
reg   [0:0] icmp_ln86_47_reg_1434_pp0_iter1_reg;
wire   [0:0] icmp_ln86_48_fu_512_p2;
reg   [0:0] icmp_ln86_48_reg_1439;
reg   [0:0] icmp_ln86_48_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_48_reg_1439_pp0_iter2_reg;
wire   [0:0] icmp_ln86_49_fu_518_p2;
reg   [0:0] icmp_ln86_49_reg_1444;
reg   [0:0] icmp_ln86_49_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_49_reg_1444_pp0_iter2_reg;
wire   [0:0] icmp_ln86_50_fu_524_p2;
reg   [0:0] icmp_ln86_50_reg_1449;
reg   [0:0] icmp_ln86_50_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_50_reg_1449_pp0_iter2_reg;
wire   [0:0] icmp_ln86_51_fu_530_p2;
reg   [0:0] icmp_ln86_51_reg_1454;
reg   [0:0] icmp_ln86_51_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_51_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_51_reg_1454_pp0_iter3_reg;
wire   [0:0] icmp_ln86_52_fu_546_p2;
reg   [0:0] icmp_ln86_52_reg_1459;
reg   [0:0] icmp_ln86_52_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_52_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_52_reg_1459_pp0_iter3_reg;
wire   [0:0] icmp_ln86_53_fu_552_p2;
reg   [0:0] icmp_ln86_53_reg_1464;
reg   [0:0] icmp_ln86_53_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_53_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_53_reg_1464_pp0_iter3_reg;
wire   [0:0] icmp_ln86_54_fu_558_p2;
reg   [0:0] icmp_ln86_54_reg_1469;
reg   [0:0] icmp_ln86_54_reg_1469_pp0_iter1_reg;
reg   [0:0] icmp_ln86_54_reg_1469_pp0_iter2_reg;
reg   [0:0] icmp_ln86_54_reg_1469_pp0_iter3_reg;
reg   [0:0] icmp_ln86_54_reg_1469_pp0_iter4_reg;
wire   [0:0] icmp_ln86_55_fu_564_p2;
reg   [0:0] icmp_ln86_55_reg_1474;
reg   [0:0] icmp_ln86_55_reg_1474_pp0_iter1_reg;
reg   [0:0] icmp_ln86_55_reg_1474_pp0_iter2_reg;
reg   [0:0] icmp_ln86_55_reg_1474_pp0_iter3_reg;
reg   [0:0] icmp_ln86_55_reg_1474_pp0_iter4_reg;
wire   [0:0] icmp_ln86_56_fu_570_p2;
reg   [0:0] icmp_ln86_56_reg_1479;
reg   [0:0] icmp_ln86_56_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_56_reg_1479_pp0_iter2_reg;
reg   [0:0] icmp_ln86_56_reg_1479_pp0_iter3_reg;
reg   [0:0] icmp_ln86_56_reg_1479_pp0_iter4_reg;
wire   [0:0] icmp_ln86_57_fu_576_p2;
reg   [0:0] icmp_ln86_57_reg_1484;
reg   [0:0] icmp_ln86_57_reg_1484_pp0_iter1_reg;
reg   [0:0] icmp_ln86_57_reg_1484_pp0_iter2_reg;
reg   [0:0] icmp_ln86_57_reg_1484_pp0_iter3_reg;
reg   [0:0] icmp_ln86_57_reg_1484_pp0_iter4_reg;
reg   [0:0] icmp_ln86_57_reg_1484_pp0_iter5_reg;
wire   [0:0] and_ln102_fu_582_p2;
reg   [0:0] and_ln102_reg_1489;
wire   [0:0] xor_ln104_fu_588_p2;
reg   [0:0] xor_ln104_reg_1496;
wire   [0:0] and_ln102_39_fu_603_p2;
reg   [0:0] and_ln102_39_reg_1502;
wire   [0:0] and_ln104_7_fu_612_p2;
reg   [0:0] and_ln104_7_reg_1507;
wire   [0:0] and_ln102_40_fu_617_p2;
reg   [0:0] and_ln102_40_reg_1512;
reg   [0:0] and_ln102_40_reg_1512_pp0_iter2_reg;
wire   [0:0] and_ln102_44_fu_638_p2;
reg   [0:0] and_ln102_44_reg_1518;
wire   [0:0] or_ln117_28_fu_668_p2;
reg   [0:0] or_ln117_28_reg_1524;
wire   [1:0] select_ln117_fu_674_p3;
reg   [1:0] select_ln117_reg_1530;
wire   [0:0] or_ln117_30_fu_682_p2;
reg   [0:0] or_ln117_30_reg_1535;
wire   [0:0] or_ln117_34_fu_688_p2;
reg   [0:0] or_ln117_34_reg_1542;
reg   [0:0] or_ln117_34_reg_1542_pp0_iter2_reg;
wire   [0:0] and_ln102_38_fu_693_p2;
reg   [0:0] and_ln102_38_reg_1549;
wire   [0:0] and_ln104_6_fu_702_p2;
reg   [0:0] and_ln104_6_reg_1555;
reg   [0:0] and_ln104_6_reg_1555_pp0_iter3_reg;
wire   [0:0] and_ln102_41_fu_707_p2;
reg   [0:0] and_ln102_41_reg_1561;
reg   [0:0] and_ln102_41_reg_1561_pp0_iter3_reg;
wire   [0:0] and_ln102_45_fu_722_p2;
reg   [0:0] and_ln102_45_reg_1568;
wire   [3:0] select_ln117_36_fu_823_p3;
reg   [3:0] select_ln117_36_reg_1573;
wire   [0:0] or_ln117_36_fu_830_p2;
reg   [0:0] or_ln117_36_reg_1578;
wire   [0:0] and_ln104_9_fu_840_p2;
reg   [0:0] and_ln104_9_reg_1584;
wire   [0:0] and_ln102_47_fu_854_p2;
reg   [0:0] and_ln102_47_reg_1589;
wire   [0:0] or_ln117_39_fu_922_p2;
reg   [0:0] or_ln117_39_reg_1595;
wire   [3:0] select_ln117_42_fu_935_p3;
reg   [3:0] select_ln117_42_reg_1600;
wire   [0:0] or_ln117_41_fu_943_p2;
reg   [0:0] or_ln117_41_reg_1605;
wire   [0:0] or_ln117_45_fu_947_p2;
reg   [0:0] or_ln117_45_reg_1612;
reg   [0:0] or_ln117_45_reg_1612_pp0_iter4_reg;
wire   [0:0] and_ln102_42_fu_951_p2;
reg   [0:0] and_ln102_42_reg_1620;
wire   [0:0] and_ln104_10_fu_960_p2;
reg   [0:0] and_ln104_10_reg_1626;
reg   [0:0] and_ln104_10_reg_1626_pp0_iter5_reg;
wire   [0:0] and_ln102_48_fu_975_p2;
reg   [0:0] and_ln102_48_reg_1632;
wire   [4:0] select_ln117_48_fu_1066_p3;
reg   [4:0] select_ln117_48_reg_1637;
wire   [0:0] or_ln117_47_fu_1073_p2;
reg   [0:0] or_ln117_47_reg_1642;
wire   [0:0] or_ln117_51_fu_1156_p2;
reg   [0:0] or_ln117_51_reg_1648;
wire   [4:0] select_ln117_54_fu_1170_p3;
reg   [4:0] select_ln117_54_reg_1653;
wire    ap_block_pp0_stage0;
wire   [14:0] tmp_fu_460_p4;
wire   [15:0] tmp_1_fu_536_p4;
wire   [0:0] xor_ln104_15_fu_593_p2;
wire   [0:0] xor_ln104_17_fu_607_p2;
wire   [0:0] and_ln104_fu_598_p2;
wire   [0:0] xor_ln104_18_fu_622_p2;
wire   [0:0] and_ln102_43_fu_633_p2;
wire   [0:0] and_ln104_8_fu_627_p2;
wire   [0:0] and_ln102_50_fu_643_p2;
wire   [0:0] or_ln117_26_fu_654_p2;
wire   [0:0] or_ln117_27_fu_659_p2;
wire   [0:0] or_ln117_fu_648_p2;
wire   [1:0] zext_ln117_fu_664_p1;
wire   [0:0] xor_ln104_16_fu_697_p2;
wire   [0:0] xor_ln104_21_fu_712_p2;
wire   [0:0] and_ln102_51_fu_726_p2;
wire   [0:0] xor_ln104_22_fu_717_p2;
wire   [0:0] and_ln102_54_fu_740_p2;
wire   [0:0] and_ln102_52_fu_731_p2;
wire   [1:0] select_ln117_30_fu_755_p3;
wire   [0:0] or_ln117_29_fu_750_p2;
wire   [2:0] zext_ln117_4_fu_761_p1;
wire   [0:0] and_ln102_53_fu_736_p2;
wire   [2:0] select_ln117_31_fu_765_p3;
wire   [0:0] or_ln117_31_fu_773_p2;
wire   [2:0] select_ln117_32_fu_778_p3;
wire   [0:0] or_ln117_32_fu_785_p2;
wire   [0:0] and_ln102_55_fu_745_p2;
wire   [2:0] select_ln117_33_fu_789_p3;
wire   [2:0] select_ln117_34_fu_803_p3;
wire   [0:0] or_ln117_33_fu_797_p2;
wire   [3:0] zext_ln117_5_fu_811_p1;
wire   [3:0] select_ln117_35_fu_815_p3;
wire   [0:0] xor_ln104_19_fu_835_p2;
wire   [0:0] xor_ln104_23_fu_845_p2;
wire   [0:0] and_ln102_57_fu_863_p2;
wire   [0:0] and_ln102_46_fu_850_p2;
wire   [0:0] and_ln102_56_fu_859_p2;
wire   [0:0] or_ln117_35_fu_878_p2;
wire   [0:0] and_ln102_58_fu_868_p2;
wire   [3:0] select_ln117_37_fu_883_p3;
wire   [0:0] or_ln117_37_fu_890_p2;
wire   [3:0] select_ln117_38_fu_895_p3;
wire   [0:0] and_ln102_59_fu_873_p2;
wire   [3:0] select_ln117_39_fu_902_p3;
wire   [0:0] or_ln117_38_fu_910_p2;
wire   [3:0] select_ln117_40_fu_915_p3;
wire   [3:0] select_ln117_41_fu_927_p3;
wire   [0:0] xor_ln104_20_fu_955_p2;
wire   [0:0] xor_ln104_24_fu_965_p2;
wire   [0:0] and_ln102_60_fu_980_p2;
wire   [0:0] xor_ln104_25_fu_970_p2;
wire   [0:0] and_ln102_63_fu_994_p2;
wire   [0:0] and_ln102_61_fu_985_p2;
wire   [0:0] or_ln117_40_fu_1004_p2;
wire   [4:0] zext_ln117_6_fu_1009_p1;
wire   [0:0] and_ln102_62_fu_990_p2;
wire   [4:0] select_ln117_43_fu_1012_p3;
wire   [0:0] or_ln117_42_fu_1020_p2;
wire   [4:0] select_ln117_44_fu_1025_p3;
wire   [0:0] or_ln117_43_fu_1032_p2;
wire   [0:0] and_ln102_64_fu_999_p2;
wire   [4:0] select_ln117_45_fu_1036_p3;
wire   [0:0] or_ln117_44_fu_1044_p2;
wire   [4:0] select_ln117_46_fu_1050_p3;
wire   [4:0] select_ln117_47_fu_1058_p3;
wire   [0:0] xor_ln104_26_fu_1078_p2;
wire   [0:0] and_ln102_66_fu_1091_p2;
wire   [0:0] and_ln102_49_fu_1083_p2;
wire   [0:0] and_ln102_65_fu_1087_p2;
wire   [0:0] or_ln117_46_fu_1106_p2;
wire   [0:0] and_ln102_67_fu_1096_p2;
wire   [4:0] select_ln117_49_fu_1111_p3;
wire   [0:0] or_ln117_48_fu_1118_p2;
wire   [4:0] select_ln117_50_fu_1123_p3;
wire   [0:0] or_ln117_49_fu_1130_p2;
wire   [0:0] and_ln102_68_fu_1101_p2;
wire   [4:0] select_ln117_51_fu_1134_p3;
wire   [0:0] or_ln117_50_fu_1142_p2;
wire   [4:0] select_ln117_52_fu_1148_p3;
wire   [4:0] select_ln117_53_fu_1162_p3;
wire   [0:0] xor_ln104_27_fu_1178_p2;
wire   [0:0] and_ln102_69_fu_1183_p2;
wire   [0:0] and_ln102_70_fu_1188_p2;
wire   [0:0] or_ln117_52_fu_1193_p2;
wire   [12:0] agg_result_fu_1205_p59;
wire   [4:0] agg_result_fu_1205_p60;
wire   [12:0] agg_result_fu_1205_p61;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
wire   [4:0] agg_result_fu_1205_p1;
wire   [4:0] agg_result_fu_1205_p3;
wire   [4:0] agg_result_fu_1205_p5;
wire   [4:0] agg_result_fu_1205_p7;
wire   [4:0] agg_result_fu_1205_p9;
wire   [4:0] agg_result_fu_1205_p11;
wire   [4:0] agg_result_fu_1205_p13;
wire   [4:0] agg_result_fu_1205_p15;
wire   [4:0] agg_result_fu_1205_p17;
wire   [4:0] agg_result_fu_1205_p19;
wire   [4:0] agg_result_fu_1205_p21;
wire   [4:0] agg_result_fu_1205_p23;
wire   [4:0] agg_result_fu_1205_p25;
wire   [4:0] agg_result_fu_1205_p27;
wire   [4:0] agg_result_fu_1205_p29;
wire   [4:0] agg_result_fu_1205_p31;
wire  signed [4:0] agg_result_fu_1205_p33;
wire  signed [4:0] agg_result_fu_1205_p35;
wire  signed [4:0] agg_result_fu_1205_p37;
wire  signed [4:0] agg_result_fu_1205_p39;
wire  signed [4:0] agg_result_fu_1205_p41;
wire  signed [4:0] agg_result_fu_1205_p43;
wire  signed [4:0] agg_result_fu_1205_p45;
wire  signed [4:0] agg_result_fu_1205_p47;
wire  signed [4:0] agg_result_fu_1205_p49;
wire  signed [4:0] agg_result_fu_1205_p51;
wire  signed [4:0] agg_result_fu_1205_p53;
wire  signed [4:0] agg_result_fu_1205_p55;
wire  signed [4:0] agg_result_fu_1205_p57;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_59_5_13_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_59_5_13_1_1_x_U2724(
    .din0(13'd7875),
    .din1(13'd7592),
    .din2(13'd108),
    .din3(13'd7128),
    .din4(13'd8115),
    .din5(13'd218),
    .din6(13'd7829),
    .din7(13'd1188),
    .din8(13'd339),
    .din9(13'd2647),
    .din10(13'd710),
    .din11(13'd7844),
    .din12(13'd1221),
    .din13(13'd8190),
    .din14(13'd8088),
    .din15(13'd1517),
    .din16(13'd8017),
    .din17(13'd7151),
    .din18(13'd211),
    .din19(13'd7905),
    .din20(13'd8103),
    .din21(13'd7737),
    .din22(13'd245),
    .din23(13'd43),
    .din24(13'd7396),
    .din25(13'd7932),
    .din26(13'd7098),
    .din27(13'd8168),
    .din28(13'd81),
    .def(agg_result_fu_1205_p59),
    .sel(agg_result_fu_1205_p60),
    .dout(agg_result_fu_1205_p61)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_38_reg_1549 <= and_ln102_38_fu_693_p2;
        and_ln102_39_reg_1502 <= and_ln102_39_fu_603_p2;
        and_ln102_40_reg_1512 <= and_ln102_40_fu_617_p2;
        and_ln102_40_reg_1512_pp0_iter2_reg <= and_ln102_40_reg_1512;
        and_ln102_41_reg_1561 <= and_ln102_41_fu_707_p2;
        and_ln102_41_reg_1561_pp0_iter3_reg <= and_ln102_41_reg_1561;
        and_ln102_42_reg_1620 <= and_ln102_42_fu_951_p2;
        and_ln102_44_reg_1518 <= and_ln102_44_fu_638_p2;
        and_ln102_45_reg_1568 <= and_ln102_45_fu_722_p2;
        and_ln102_47_reg_1589 <= and_ln102_47_fu_854_p2;
        and_ln102_48_reg_1632 <= and_ln102_48_fu_975_p2;
        and_ln102_reg_1489 <= and_ln102_fu_582_p2;
        and_ln104_10_reg_1626 <= and_ln104_10_fu_960_p2;
        and_ln104_10_reg_1626_pp0_iter5_reg <= and_ln104_10_reg_1626;
        and_ln104_6_reg_1555 <= and_ln104_6_fu_702_p2;
        and_ln104_6_reg_1555_pp0_iter3_reg <= and_ln104_6_reg_1555;
        and_ln104_7_reg_1507 <= and_ln104_7_fu_612_p2;
        and_ln104_9_reg_1584 <= and_ln104_9_fu_840_p2;
        icmp_ln86_31_reg_1340 <= icmp_ln86_31_fu_400_p2;
        icmp_ln86_32_reg_1346 <= icmp_ln86_32_fu_406_p2;
        icmp_ln86_32_reg_1346_pp0_iter1_reg <= icmp_ln86_32_reg_1346;
        icmp_ln86_33_reg_1352 <= icmp_ln86_33_fu_412_p2;
        icmp_ln86_34_reg_1358 <= icmp_ln86_34_fu_418_p2;
        icmp_ln86_35_reg_1365 <= icmp_ln86_35_fu_424_p2;
        icmp_ln86_35_reg_1365_pp0_iter1_reg <= icmp_ln86_35_reg_1365;
        icmp_ln86_35_reg_1365_pp0_iter2_reg <= icmp_ln86_35_reg_1365_pp0_iter1_reg;
        icmp_ln86_36_reg_1371 <= icmp_ln86_36_fu_430_p2;
        icmp_ln86_36_reg_1371_pp0_iter1_reg <= icmp_ln86_36_reg_1371;
        icmp_ln86_36_reg_1371_pp0_iter2_reg <= icmp_ln86_36_reg_1371_pp0_iter1_reg;
        icmp_ln86_36_reg_1371_pp0_iter3_reg <= icmp_ln86_36_reg_1371_pp0_iter2_reg;
        icmp_ln86_37_reg_1377 <= icmp_ln86_37_fu_436_p2;
        icmp_ln86_37_reg_1377_pp0_iter1_reg <= icmp_ln86_37_reg_1377;
        icmp_ln86_38_reg_1383 <= icmp_ln86_38_fu_442_p2;
        icmp_ln86_38_reg_1383_pp0_iter1_reg <= icmp_ln86_38_reg_1383;
        icmp_ln86_39_reg_1389 <= icmp_ln86_39_fu_448_p2;
        icmp_ln86_39_reg_1389_pp0_iter1_reg <= icmp_ln86_39_reg_1389;
        icmp_ln86_39_reg_1389_pp0_iter2_reg <= icmp_ln86_39_reg_1389_pp0_iter1_reg;
        icmp_ln86_40_reg_1395 <= icmp_ln86_40_fu_454_p2;
        icmp_ln86_40_reg_1395_pp0_iter1_reg <= icmp_ln86_40_reg_1395;
        icmp_ln86_40_reg_1395_pp0_iter2_reg <= icmp_ln86_40_reg_1395_pp0_iter1_reg;
        icmp_ln86_40_reg_1395_pp0_iter3_reg <= icmp_ln86_40_reg_1395_pp0_iter2_reg;
        icmp_ln86_41_reg_1401 <= icmp_ln86_41_fu_470_p2;
        icmp_ln86_41_reg_1401_pp0_iter1_reg <= icmp_ln86_41_reg_1401;
        icmp_ln86_41_reg_1401_pp0_iter2_reg <= icmp_ln86_41_reg_1401_pp0_iter1_reg;
        icmp_ln86_41_reg_1401_pp0_iter3_reg <= icmp_ln86_41_reg_1401_pp0_iter2_reg;
        icmp_ln86_42_reg_1407 <= icmp_ln86_42_fu_476_p2;
        icmp_ln86_42_reg_1407_pp0_iter1_reg <= icmp_ln86_42_reg_1407;
        icmp_ln86_42_reg_1407_pp0_iter2_reg <= icmp_ln86_42_reg_1407_pp0_iter1_reg;
        icmp_ln86_42_reg_1407_pp0_iter3_reg <= icmp_ln86_42_reg_1407_pp0_iter2_reg;
        icmp_ln86_42_reg_1407_pp0_iter4_reg <= icmp_ln86_42_reg_1407_pp0_iter3_reg;
        icmp_ln86_43_reg_1413 <= icmp_ln86_43_fu_482_p2;
        icmp_ln86_43_reg_1413_pp0_iter1_reg <= icmp_ln86_43_reg_1413;
        icmp_ln86_43_reg_1413_pp0_iter2_reg <= icmp_ln86_43_reg_1413_pp0_iter1_reg;
        icmp_ln86_43_reg_1413_pp0_iter3_reg <= icmp_ln86_43_reg_1413_pp0_iter2_reg;
        icmp_ln86_43_reg_1413_pp0_iter4_reg <= icmp_ln86_43_reg_1413_pp0_iter3_reg;
        icmp_ln86_43_reg_1413_pp0_iter5_reg <= icmp_ln86_43_reg_1413_pp0_iter4_reg;
        icmp_ln86_44_reg_1419 <= icmp_ln86_44_fu_488_p2;
        icmp_ln86_45_reg_1424 <= icmp_ln86_45_fu_494_p2;
        icmp_ln86_45_reg_1424_pp0_iter1_reg <= icmp_ln86_45_reg_1424;
        icmp_ln86_46_reg_1429 <= icmp_ln86_46_fu_500_p2;
        icmp_ln86_46_reg_1429_pp0_iter1_reg <= icmp_ln86_46_reg_1429;
        icmp_ln86_47_reg_1434 <= icmp_ln86_47_fu_506_p2;
        icmp_ln86_47_reg_1434_pp0_iter1_reg <= icmp_ln86_47_reg_1434;
        icmp_ln86_48_reg_1439 <= icmp_ln86_48_fu_512_p2;
        icmp_ln86_48_reg_1439_pp0_iter1_reg <= icmp_ln86_48_reg_1439;
        icmp_ln86_48_reg_1439_pp0_iter2_reg <= icmp_ln86_48_reg_1439_pp0_iter1_reg;
        icmp_ln86_49_reg_1444 <= icmp_ln86_49_fu_518_p2;
        icmp_ln86_49_reg_1444_pp0_iter1_reg <= icmp_ln86_49_reg_1444;
        icmp_ln86_49_reg_1444_pp0_iter2_reg <= icmp_ln86_49_reg_1444_pp0_iter1_reg;
        icmp_ln86_50_reg_1449 <= icmp_ln86_50_fu_524_p2;
        icmp_ln86_50_reg_1449_pp0_iter1_reg <= icmp_ln86_50_reg_1449;
        icmp_ln86_50_reg_1449_pp0_iter2_reg <= icmp_ln86_50_reg_1449_pp0_iter1_reg;
        icmp_ln86_51_reg_1454 <= icmp_ln86_51_fu_530_p2;
        icmp_ln86_51_reg_1454_pp0_iter1_reg <= icmp_ln86_51_reg_1454;
        icmp_ln86_51_reg_1454_pp0_iter2_reg <= icmp_ln86_51_reg_1454_pp0_iter1_reg;
        icmp_ln86_51_reg_1454_pp0_iter3_reg <= icmp_ln86_51_reg_1454_pp0_iter2_reg;
        icmp_ln86_52_reg_1459 <= icmp_ln86_52_fu_546_p2;
        icmp_ln86_52_reg_1459_pp0_iter1_reg <= icmp_ln86_52_reg_1459;
        icmp_ln86_52_reg_1459_pp0_iter2_reg <= icmp_ln86_52_reg_1459_pp0_iter1_reg;
        icmp_ln86_52_reg_1459_pp0_iter3_reg <= icmp_ln86_52_reg_1459_pp0_iter2_reg;
        icmp_ln86_53_reg_1464 <= icmp_ln86_53_fu_552_p2;
        icmp_ln86_53_reg_1464_pp0_iter1_reg <= icmp_ln86_53_reg_1464;
        icmp_ln86_53_reg_1464_pp0_iter2_reg <= icmp_ln86_53_reg_1464_pp0_iter1_reg;
        icmp_ln86_53_reg_1464_pp0_iter3_reg <= icmp_ln86_53_reg_1464_pp0_iter2_reg;
        icmp_ln86_54_reg_1469 <= icmp_ln86_54_fu_558_p2;
        icmp_ln86_54_reg_1469_pp0_iter1_reg <= icmp_ln86_54_reg_1469;
        icmp_ln86_54_reg_1469_pp0_iter2_reg <= icmp_ln86_54_reg_1469_pp0_iter1_reg;
        icmp_ln86_54_reg_1469_pp0_iter3_reg <= icmp_ln86_54_reg_1469_pp0_iter2_reg;
        icmp_ln86_54_reg_1469_pp0_iter4_reg <= icmp_ln86_54_reg_1469_pp0_iter3_reg;
        icmp_ln86_55_reg_1474 <= icmp_ln86_55_fu_564_p2;
        icmp_ln86_55_reg_1474_pp0_iter1_reg <= icmp_ln86_55_reg_1474;
        icmp_ln86_55_reg_1474_pp0_iter2_reg <= icmp_ln86_55_reg_1474_pp0_iter1_reg;
        icmp_ln86_55_reg_1474_pp0_iter3_reg <= icmp_ln86_55_reg_1474_pp0_iter2_reg;
        icmp_ln86_55_reg_1474_pp0_iter4_reg <= icmp_ln86_55_reg_1474_pp0_iter3_reg;
        icmp_ln86_56_reg_1479 <= icmp_ln86_56_fu_570_p2;
        icmp_ln86_56_reg_1479_pp0_iter1_reg <= icmp_ln86_56_reg_1479;
        icmp_ln86_56_reg_1479_pp0_iter2_reg <= icmp_ln86_56_reg_1479_pp0_iter1_reg;
        icmp_ln86_56_reg_1479_pp0_iter3_reg <= icmp_ln86_56_reg_1479_pp0_iter2_reg;
        icmp_ln86_56_reg_1479_pp0_iter4_reg <= icmp_ln86_56_reg_1479_pp0_iter3_reg;
        icmp_ln86_57_reg_1484 <= icmp_ln86_57_fu_576_p2;
        icmp_ln86_57_reg_1484_pp0_iter1_reg <= icmp_ln86_57_reg_1484;
        icmp_ln86_57_reg_1484_pp0_iter2_reg <= icmp_ln86_57_reg_1484_pp0_iter1_reg;
        icmp_ln86_57_reg_1484_pp0_iter3_reg <= icmp_ln86_57_reg_1484_pp0_iter2_reg;
        icmp_ln86_57_reg_1484_pp0_iter4_reg <= icmp_ln86_57_reg_1484_pp0_iter3_reg;
        icmp_ln86_57_reg_1484_pp0_iter5_reg <= icmp_ln86_57_reg_1484_pp0_iter4_reg;
        icmp_ln86_reg_1329 <= icmp_ln86_fu_394_p2;
        icmp_ln86_reg_1329_pp0_iter1_reg <= icmp_ln86_reg_1329;
        icmp_ln86_reg_1329_pp0_iter2_reg <= icmp_ln86_reg_1329_pp0_iter1_reg;
        or_ln117_28_reg_1524 <= or_ln117_28_fu_668_p2;
        or_ln117_30_reg_1535 <= or_ln117_30_fu_682_p2;
        or_ln117_34_reg_1542 <= or_ln117_34_fu_688_p2;
        or_ln117_34_reg_1542_pp0_iter2_reg <= or_ln117_34_reg_1542;
        or_ln117_36_reg_1578 <= or_ln117_36_fu_830_p2;
        or_ln117_39_reg_1595 <= or_ln117_39_fu_922_p2;
        or_ln117_41_reg_1605 <= or_ln117_41_fu_943_p2;
        or_ln117_45_reg_1612 <= or_ln117_45_fu_947_p2;
        or_ln117_45_reg_1612_pp0_iter4_reg <= or_ln117_45_reg_1612;
        or_ln117_47_reg_1642 <= or_ln117_47_fu_1073_p2;
        or_ln117_51_reg_1648 <= or_ln117_51_fu_1156_p2;
        select_ln117_36_reg_1573 <= select_ln117_36_fu_823_p3;
        select_ln117_42_reg_1600 <= select_ln117_42_fu_935_p3;
        select_ln117_48_reg_1637 <= select_ln117_48_fu_1066_p3;
        select_ln117_54_reg_1653 <= select_ln117_54_fu_1170_p3;
        select_ln117_reg_1530 <= select_ln117_fu_674_p3;
        xor_ln104_reg_1496 <= xor_ln104_fu_588_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1205_p59 = 'bx;

assign agg_result_fu_1205_p60 = ((or_ln117_52_fu_1193_p2[0:0] == 1'b1) ? select_ln117_54_reg_1653 : 5'd28);

assign and_ln102_38_fu_693_p2 = (xor_ln104_reg_1496 & icmp_ln86_32_reg_1346_pp0_iter1_reg);

assign and_ln102_39_fu_603_p2 = (icmp_ln86_33_reg_1352 & and_ln102_reg_1489);

assign and_ln102_40_fu_617_p2 = (icmp_ln86_34_reg_1358 & and_ln104_fu_598_p2);

assign and_ln102_41_fu_707_p2 = (icmp_ln86_35_reg_1365_pp0_iter1_reg & and_ln102_38_fu_693_p2);

assign and_ln102_42_fu_951_p2 = (icmp_ln86_36_reg_1371_pp0_iter3_reg & and_ln104_6_reg_1555_pp0_iter3_reg);

assign and_ln102_43_fu_633_p2 = (icmp_ln86_37_reg_1377 & and_ln102_39_fu_603_p2);

assign and_ln102_44_fu_638_p2 = (icmp_ln86_38_reg_1383 & and_ln104_7_fu_612_p2);

assign and_ln102_45_fu_722_p2 = (icmp_ln86_39_reg_1389_pp0_iter1_reg & and_ln102_40_reg_1512);

assign and_ln102_46_fu_850_p2 = (icmp_ln86_40_reg_1395_pp0_iter2_reg & and_ln102_41_reg_1561);

assign and_ln102_47_fu_854_p2 = (icmp_ln86_41_reg_1401_pp0_iter2_reg & and_ln104_9_fu_840_p2);

assign and_ln102_48_fu_975_p2 = (icmp_ln86_42_reg_1407_pp0_iter3_reg & and_ln102_42_fu_951_p2);

assign and_ln102_49_fu_1083_p2 = (icmp_ln86_43_reg_1413_pp0_iter4_reg & and_ln104_10_reg_1626);

assign and_ln102_50_fu_643_p2 = (icmp_ln86_44_reg_1419 & and_ln102_43_fu_633_p2);

assign and_ln102_51_fu_726_p2 = (xor_ln104_21_fu_712_p2 & icmp_ln86_45_reg_1424_pp0_iter1_reg);

assign and_ln102_52_fu_731_p2 = (and_ln102_51_fu_726_p2 & and_ln102_39_reg_1502);

assign and_ln102_53_fu_736_p2 = (icmp_ln86_46_reg_1429_pp0_iter1_reg & and_ln102_44_reg_1518);

assign and_ln102_54_fu_740_p2 = (xor_ln104_22_fu_717_p2 & icmp_ln86_47_reg_1434_pp0_iter1_reg);

assign and_ln102_55_fu_745_p2 = (and_ln104_7_reg_1507 & and_ln102_54_fu_740_p2);

assign and_ln102_56_fu_859_p2 = (icmp_ln86_48_reg_1439_pp0_iter2_reg & and_ln102_45_reg_1568);

assign and_ln102_57_fu_863_p2 = (xor_ln104_23_fu_845_p2 & icmp_ln86_49_reg_1444_pp0_iter2_reg);

assign and_ln102_58_fu_868_p2 = (and_ln102_57_fu_863_p2 & and_ln102_40_reg_1512_pp0_iter2_reg);

assign and_ln102_59_fu_873_p2 = (icmp_ln86_50_reg_1449_pp0_iter2_reg & and_ln102_46_fu_850_p2);

assign and_ln102_60_fu_980_p2 = (xor_ln104_24_fu_965_p2 & icmp_ln86_51_reg_1454_pp0_iter3_reg);

assign and_ln102_61_fu_985_p2 = (and_ln102_60_fu_980_p2 & and_ln102_41_reg_1561_pp0_iter3_reg);

assign and_ln102_62_fu_990_p2 = (icmp_ln86_52_reg_1459_pp0_iter3_reg & and_ln102_47_reg_1589);

assign and_ln102_63_fu_994_p2 = (xor_ln104_25_fu_970_p2 & icmp_ln86_53_reg_1464_pp0_iter3_reg);

assign and_ln102_64_fu_999_p2 = (and_ln104_9_reg_1584 & and_ln102_63_fu_994_p2);

assign and_ln102_65_fu_1087_p2 = (icmp_ln86_54_reg_1469_pp0_iter4_reg & and_ln102_48_reg_1632);

assign and_ln102_66_fu_1091_p2 = (xor_ln104_26_fu_1078_p2 & icmp_ln86_55_reg_1474_pp0_iter4_reg);

assign and_ln102_67_fu_1096_p2 = (and_ln102_66_fu_1091_p2 & and_ln102_42_reg_1620);

assign and_ln102_68_fu_1101_p2 = (icmp_ln86_56_reg_1479_pp0_iter4_reg & and_ln102_49_fu_1083_p2);

assign and_ln102_69_fu_1183_p2 = (xor_ln104_27_fu_1178_p2 & icmp_ln86_57_reg_1484_pp0_iter5_reg);

assign and_ln102_70_fu_1188_p2 = (and_ln104_10_reg_1626_pp0_iter5_reg & and_ln102_69_fu_1183_p2);

assign and_ln102_fu_582_p2 = (icmp_ln86_fu_394_p2 & icmp_ln86_31_fu_400_p2);

assign and_ln104_10_fu_960_p2 = (xor_ln104_20_fu_955_p2 & and_ln104_6_reg_1555_pp0_iter3_reg);

assign and_ln104_6_fu_702_p2 = (xor_ln104_reg_1496 & xor_ln104_16_fu_697_p2);

assign and_ln104_7_fu_612_p2 = (xor_ln104_17_fu_607_p2 & and_ln102_reg_1489);

assign and_ln104_8_fu_627_p2 = (xor_ln104_18_fu_622_p2 & and_ln104_fu_598_p2);

assign and_ln104_9_fu_840_p2 = (xor_ln104_19_fu_835_p2 & and_ln102_38_reg_1549);

assign and_ln104_fu_598_p2 = (xor_ln104_15_fu_593_p2 & icmp_ln86_reg_1329);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1205_p61;

assign icmp_ln86_31_fu_400_p2 = (($signed(p_read20_int_reg) < $signed(18'd144725)) ? 1'b1 : 1'b0);

assign icmp_ln86_32_fu_406_p2 = (($signed(p_read19_int_reg) < $signed(18'd265)) ? 1'b1 : 1'b0);

assign icmp_ln86_33_fu_412_p2 = (($signed(p_read1_int_reg) < $signed(18'd2636)) ? 1'b1 : 1'b0);

assign icmp_ln86_34_fu_418_p2 = (($signed(p_read9_int_reg) < $signed(18'd1298)) ? 1'b1 : 1'b0);

assign icmp_ln86_35_fu_424_p2 = (($signed(p_read19_int_reg) < $signed(18'd259)) ? 1'b1 : 1'b0);

assign icmp_ln86_36_fu_430_p2 = (($signed(p_read20_int_reg) < $signed(18'd10912)) ? 1'b1 : 1'b0);

assign icmp_ln86_37_fu_436_p2 = (($signed(p_read18_int_reg) < $signed(18'd127)) ? 1'b1 : 1'b0);

assign icmp_ln86_38_fu_442_p2 = (($signed(p_read17_int_reg) < $signed(18'd1423)) ? 1'b1 : 1'b0);

assign icmp_ln86_39_fu_448_p2 = (($signed(p_read21_int_reg) < $signed(18'd149841)) ? 1'b1 : 1'b0);

assign icmp_ln86_40_fu_454_p2 = (($signed(p_read3_int_reg) < $signed(18'd74187)) ? 1'b1 : 1'b0);

assign icmp_ln86_41_fu_470_p2 = (($signed(tmp_fu_460_p4) < $signed(15'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_42_fu_476_p2 = (($signed(p_read19_int_reg) < $signed(18'd272)) ? 1'b1 : 1'b0);

assign icmp_ln86_43_fu_482_p2 = (($signed(p_read12_int_reg) < $signed(18'd394)) ? 1'b1 : 1'b0);

assign icmp_ln86_44_fu_488_p2 = (($signed(p_read10_int_reg) < $signed(18'd453)) ? 1'b1 : 1'b0);

assign icmp_ln86_45_fu_494_p2 = (($signed(p_read2_int_reg) < $signed(18'd6358)) ? 1'b1 : 1'b0);

assign icmp_ln86_46_fu_500_p2 = (($signed(p_read4_int_reg) < $signed(18'd2991)) ? 1'b1 : 1'b0);

assign icmp_ln86_47_fu_506_p2 = (($signed(p_read11_int_reg) < $signed(18'd219)) ? 1'b1 : 1'b0);

assign icmp_ln86_48_fu_512_p2 = (($signed(p_read8_int_reg) < $signed(18'd41)) ? 1'b1 : 1'b0);

assign icmp_ln86_49_fu_518_p2 = (($signed(p_read6_int_reg) < $signed(18'd497)) ? 1'b1 : 1'b0);

assign icmp_ln86_50_fu_524_p2 = (($signed(p_read13_int_reg) < $signed(18'd3405)) ? 1'b1 : 1'b0);

assign icmp_ln86_51_fu_530_p2 = (($signed(p_read16_int_reg) < $signed(18'd46)) ? 1'b1 : 1'b0);

assign icmp_ln86_52_fu_546_p2 = (($signed(tmp_1_fu_536_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_53_fu_552_p2 = (($signed(p_read20_int_reg) < $signed(18'd10710)) ? 1'b1 : 1'b0);

assign icmp_ln86_54_fu_558_p2 = (($signed(p_read20_int_reg) < $signed(18'd4733)) ? 1'b1 : 1'b0);

assign icmp_ln86_55_fu_564_p2 = (($signed(p_read14_int_reg) < $signed(18'd848)) ? 1'b1 : 1'b0);

assign icmp_ln86_56_fu_570_p2 = (($signed(p_read5_int_reg) < $signed(18'd913)) ? 1'b1 : 1'b0);

assign icmp_ln86_57_fu_576_p2 = (($signed(p_read15_int_reg) < $signed(18'd22)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_394_p2 = (($signed(p_read1_int_reg) < $signed(18'd17334)) ? 1'b1 : 1'b0);

assign or_ln117_26_fu_654_p2 = (xor_ln104_fu_588_p2 | icmp_ln86_31_reg_1340);

assign or_ln117_27_fu_659_p2 = (or_ln117_26_fu_654_p2 | icmp_ln86_34_reg_1358);

assign or_ln117_28_fu_668_p2 = (and_ln104_8_fu_627_p2 | and_ln102_43_fu_633_p2);

assign or_ln117_29_fu_750_p2 = (or_ln117_28_reg_1524 | and_ln102_52_fu_731_p2);

assign or_ln117_30_fu_682_p2 = (and_ln104_8_fu_627_p2 | and_ln102_39_fu_603_p2);

assign or_ln117_31_fu_773_p2 = (or_ln117_30_reg_1535 | and_ln102_53_fu_736_p2);

assign or_ln117_32_fu_785_p2 = (or_ln117_30_reg_1535 | and_ln102_44_reg_1518);

assign or_ln117_33_fu_797_p2 = (or_ln117_32_fu_785_p2 | and_ln102_55_fu_745_p2);

assign or_ln117_34_fu_688_p2 = (and_ln104_8_fu_627_p2 | and_ln102_reg_1489);

assign or_ln117_35_fu_878_p2 = (or_ln117_34_reg_1542_pp0_iter2_reg | and_ln102_56_fu_859_p2);

assign or_ln117_36_fu_830_p2 = (or_ln117_34_reg_1542 | and_ln102_45_fu_722_p2);

assign or_ln117_37_fu_890_p2 = (or_ln117_36_reg_1578 | and_ln102_58_fu_868_p2);

assign or_ln117_38_fu_910_p2 = (icmp_ln86_reg_1329_pp0_iter2_reg | and_ln102_59_fu_873_p2);

assign or_ln117_39_fu_922_p2 = (icmp_ln86_reg_1329_pp0_iter2_reg | and_ln102_46_fu_850_p2);

assign or_ln117_40_fu_1004_p2 = (or_ln117_39_reg_1595 | and_ln102_61_fu_985_p2);

assign or_ln117_41_fu_943_p2 = (icmp_ln86_reg_1329_pp0_iter2_reg | and_ln102_41_reg_1561);

assign or_ln117_42_fu_1020_p2 = (or_ln117_41_reg_1605 | and_ln102_62_fu_990_p2);

assign or_ln117_43_fu_1032_p2 = (or_ln117_41_reg_1605 | and_ln102_47_reg_1589);

assign or_ln117_44_fu_1044_p2 = (or_ln117_43_fu_1032_p2 | and_ln102_64_fu_999_p2);

assign or_ln117_45_fu_947_p2 = (icmp_ln86_reg_1329_pp0_iter2_reg | and_ln102_38_reg_1549);

assign or_ln117_46_fu_1106_p2 = (or_ln117_45_reg_1612_pp0_iter4_reg | and_ln102_65_fu_1087_p2);

assign or_ln117_47_fu_1073_p2 = (or_ln117_45_reg_1612 | and_ln102_48_fu_975_p2);

assign or_ln117_48_fu_1118_p2 = (or_ln117_47_reg_1642 | and_ln102_67_fu_1096_p2);

assign or_ln117_49_fu_1130_p2 = (or_ln117_45_reg_1612_pp0_iter4_reg | and_ln102_42_reg_1620);

assign or_ln117_50_fu_1142_p2 = (or_ln117_49_fu_1130_p2 | and_ln102_68_fu_1101_p2);

assign or_ln117_51_fu_1156_p2 = (or_ln117_49_fu_1130_p2 | and_ln102_49_fu_1083_p2);

assign or_ln117_52_fu_1193_p2 = (or_ln117_51_reg_1648 | and_ln102_70_fu_1188_p2);

assign or_ln117_fu_648_p2 = (and_ln104_8_fu_627_p2 | and_ln102_50_fu_643_p2);

assign select_ln117_30_fu_755_p3 = ((or_ln117_28_reg_1524[0:0] == 1'b1) ? select_ln117_reg_1530 : 2'd3);

assign select_ln117_31_fu_765_p3 = ((or_ln117_29_fu_750_p2[0:0] == 1'b1) ? zext_ln117_4_fu_761_p1 : 3'd4);

assign select_ln117_32_fu_778_p3 = ((or_ln117_30_reg_1535[0:0] == 1'b1) ? select_ln117_31_fu_765_p3 : 3'd5);

assign select_ln117_33_fu_789_p3 = ((or_ln117_31_fu_773_p2[0:0] == 1'b1) ? select_ln117_32_fu_778_p3 : 3'd6);

assign select_ln117_34_fu_803_p3 = ((or_ln117_32_fu_785_p2[0:0] == 1'b1) ? select_ln117_33_fu_789_p3 : 3'd7);

assign select_ln117_35_fu_815_p3 = ((or_ln117_33_fu_797_p2[0:0] == 1'b1) ? zext_ln117_5_fu_811_p1 : 4'd8);

assign select_ln117_36_fu_823_p3 = ((or_ln117_34_reg_1542[0:0] == 1'b1) ? select_ln117_35_fu_815_p3 : 4'd9);

assign select_ln117_37_fu_883_p3 = ((or_ln117_35_fu_878_p2[0:0] == 1'b1) ? select_ln117_36_reg_1573 : 4'd10);

assign select_ln117_38_fu_895_p3 = ((or_ln117_36_reg_1578[0:0] == 1'b1) ? select_ln117_37_fu_883_p3 : 4'd11);

assign select_ln117_39_fu_902_p3 = ((or_ln117_37_fu_890_p2[0:0] == 1'b1) ? select_ln117_38_fu_895_p3 : 4'd12);

assign select_ln117_40_fu_915_p3 = ((icmp_ln86_reg_1329_pp0_iter2_reg[0:0] == 1'b1) ? select_ln117_39_fu_902_p3 : 4'd13);

assign select_ln117_41_fu_927_p3 = ((or_ln117_38_fu_910_p2[0:0] == 1'b1) ? select_ln117_40_fu_915_p3 : 4'd14);

assign select_ln117_42_fu_935_p3 = ((or_ln117_39_fu_922_p2[0:0] == 1'b1) ? select_ln117_41_fu_927_p3 : 4'd15);

assign select_ln117_43_fu_1012_p3 = ((or_ln117_40_fu_1004_p2[0:0] == 1'b1) ? zext_ln117_6_fu_1009_p1 : 5'd16);

assign select_ln117_44_fu_1025_p3 = ((or_ln117_41_reg_1605[0:0] == 1'b1) ? select_ln117_43_fu_1012_p3 : 5'd17);

assign select_ln117_45_fu_1036_p3 = ((or_ln117_42_fu_1020_p2[0:0] == 1'b1) ? select_ln117_44_fu_1025_p3 : 5'd18);

assign select_ln117_46_fu_1050_p3 = ((or_ln117_43_fu_1032_p2[0:0] == 1'b1) ? select_ln117_45_fu_1036_p3 : 5'd19);

assign select_ln117_47_fu_1058_p3 = ((or_ln117_44_fu_1044_p2[0:0] == 1'b1) ? select_ln117_46_fu_1050_p3 : 5'd20);

assign select_ln117_48_fu_1066_p3 = ((or_ln117_45_reg_1612[0:0] == 1'b1) ? select_ln117_47_fu_1058_p3 : 5'd21);

assign select_ln117_49_fu_1111_p3 = ((or_ln117_46_fu_1106_p2[0:0] == 1'b1) ? select_ln117_48_reg_1637 : 5'd22);

assign select_ln117_50_fu_1123_p3 = ((or_ln117_47_reg_1642[0:0] == 1'b1) ? select_ln117_49_fu_1111_p3 : 5'd23);

assign select_ln117_51_fu_1134_p3 = ((or_ln117_48_fu_1118_p2[0:0] == 1'b1) ? select_ln117_50_fu_1123_p3 : 5'd24);

assign select_ln117_52_fu_1148_p3 = ((or_ln117_49_fu_1130_p2[0:0] == 1'b1) ? select_ln117_51_fu_1134_p3 : 5'd25);

assign select_ln117_53_fu_1162_p3 = ((or_ln117_50_fu_1142_p2[0:0] == 1'b1) ? select_ln117_52_fu_1148_p3 : 5'd26);

assign select_ln117_54_fu_1170_p3 = ((or_ln117_51_fu_1156_p2[0:0] == 1'b1) ? select_ln117_53_fu_1162_p3 : 5'd27);

assign select_ln117_fu_674_p3 = ((or_ln117_fu_648_p2[0:0] == 1'b1) ? zext_ln117_fu_664_p1 : 2'd2);

assign tmp_1_fu_536_p4 = {{p_read7_int_reg[17:2]}};

assign tmp_fu_460_p4 = {{p_read7_int_reg[17:3]}};

assign xor_ln104_15_fu_593_p2 = (icmp_ln86_31_reg_1340 ^ 1'd1);

assign xor_ln104_16_fu_697_p2 = (icmp_ln86_32_reg_1346_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_17_fu_607_p2 = (icmp_ln86_33_reg_1352 ^ 1'd1);

assign xor_ln104_18_fu_622_p2 = (icmp_ln86_34_reg_1358 ^ 1'd1);

assign xor_ln104_19_fu_835_p2 = (icmp_ln86_35_reg_1365_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_20_fu_955_p2 = (icmp_ln86_36_reg_1371_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_21_fu_712_p2 = (icmp_ln86_37_reg_1377_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_22_fu_717_p2 = (icmp_ln86_38_reg_1383_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_23_fu_845_p2 = (icmp_ln86_39_reg_1389_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_24_fu_965_p2 = (icmp_ln86_40_reg_1395_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_25_fu_970_p2 = (icmp_ln86_41_reg_1401_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_26_fu_1078_p2 = (icmp_ln86_42_reg_1407_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_27_fu_1178_p2 = (icmp_ln86_43_reg_1413_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_588_p2 = (icmp_ln86_reg_1329 ^ 1'd1);

assign zext_ln117_4_fu_761_p1 = select_ln117_30_fu_755_p3;

assign zext_ln117_5_fu_811_p1 = select_ln117_34_fu_803_p3;

assign zext_ln117_6_fu_1009_p1 = select_ln117_42_reg_1600;

assign zext_ln117_fu_664_p1 = or_ln117_27_fu_659_p2;

endmodule //conifer_jettag_accelerator_decision_function_98
