{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 17 17:16:08 2015 " "Info: Processing started: Tue Nov 17 17:16:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/download.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[0\] register register controlUnit:try\|state.decode controlUnit:try\|state.start 405.02 MHz Internal " "Info: Clock \"KEY\[0\]\" Internal fmax is restricted to 405.02 MHz between source register \"controlUnit:try\|state.decode\" and destination register \"controlUnit:try\|state.start\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.413 ns + Longest register register " "Info: + Longest register to register delay is 1.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlUnit:try\|state.decode 1 REG LCFF_X46_Y5_N27 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y5_N27; Fanout = 11; REG Node = 'controlUnit:try\|state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlUnit:try|state.decode } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.461 ns) 0.847 ns controlUnit:try\|WideOr3~0 2 COMB LCCOMB_X46_Y5_N12 2 " "Info: 2: + IC(0.386 ns) + CELL(0.461 ns) = 0.847 ns; Loc. = LCCOMB_X46_Y5_N12; Fanout = 2; COMB Node = 'controlUnit:try\|WideOr3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { controlUnit:try|state.decode controlUnit:try|WideOr3~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 1.317 ns controlUnit:try\|Selector1~0 3 COMB LCCOMB_X46_Y5_N8 1 " "Info: 3: + IC(0.292 ns) + CELL(0.178 ns) = 1.317 ns; Loc. = LCCOMB_X46_Y5_N8; Fanout = 1; COMB Node = 'controlUnit:try\|Selector1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { controlUnit:try|WideOr3~0 controlUnit:try|Selector1~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.413 ns controlUnit:try\|state.start 4 REG LCFF_X46_Y5_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.413 ns; Loc. = LCFF_X46_Y5_N9; Fanout = 2; REG Node = 'controlUnit:try\|state.start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { controlUnit:try|Selector1~0 controlUnit:try|state.start } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.735 ns ( 52.02 % ) " "Info: Total cell delay = 0.735 ns ( 52.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.678 ns ( 47.98 % ) " "Info: Total interconnect delay = 0.678 ns ( 47.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { controlUnit:try|state.decode controlUnit:try|WideOr3~0 controlUnit:try|Selector1~0 controlUnit:try|state.start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.413 ns" { controlUnit:try|state.decode {} controlUnit:try|WideOr3~0 {} controlUnit:try|Selector1~0 {} controlUnit:try|state.start {} } { 0.000ns 0.386ns 0.292ns 0.000ns } { 0.000ns 0.461ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.216 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 CLK PIN_R22 11 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 11; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.602 ns) 3.216 ns controlUnit:try\|state.start 2 REG LCFF_X46_Y5_N9 2 " "Info: 2: + IC(1.750 ns) + CELL(0.602 ns) = 3.216 ns; Loc. = LCFF_X46_Y5_N9; Fanout = 2; REG Node = 'controlUnit:try\|state.start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { KEY[0] controlUnit:try|state.start } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 45.58 % ) " "Info: Total cell delay = 1.466 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.750 ns ( 54.42 % ) " "Info: Total interconnect delay = 1.750 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { KEY[0] controlUnit:try|state.start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { KEY[0] {} KEY[0]~combout {} controlUnit:try|state.start {} } { 0.000ns 0.000ns 1.750ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.216 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 3.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 CLK PIN_R22 11 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 11; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.602 ns) 3.216 ns controlUnit:try\|state.decode 2 REG LCFF_X46_Y5_N27 11 " "Info: 2: + IC(1.750 ns) + CELL(0.602 ns) = 3.216 ns; Loc. = LCFF_X46_Y5_N27; Fanout = 11; REG Node = 'controlUnit:try\|state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { KEY[0] controlUnit:try|state.decode } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 45.58 % ) " "Info: Total cell delay = 1.466 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.750 ns ( 54.42 % ) " "Info: Total interconnect delay = 1.750 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { KEY[0] controlUnit:try|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { KEY[0] {} KEY[0]~combout {} controlUnit:try|state.decode {} } { 0.000ns 0.000ns 1.750ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { KEY[0] controlUnit:try|state.start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { KEY[0] {} KEY[0]~combout {} controlUnit:try|state.start {} } { 0.000ns 0.000ns 1.750ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { KEY[0] controlUnit:try|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { KEY[0] {} KEY[0]~combout {} controlUnit:try|state.decode {} } { 0.000ns 0.000ns 1.750ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { controlUnit:try|state.decode controlUnit:try|WideOr3~0 controlUnit:try|Selector1~0 controlUnit:try|state.start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.413 ns" { controlUnit:try|state.decode {} controlUnit:try|WideOr3~0 {} controlUnit:try|Selector1~0 {} controlUnit:try|state.start {} } { 0.000ns 0.386ns 0.292ns 0.000ns } { 0.000ns 0.461ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { KEY[0] controlUnit:try|state.start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { KEY[0] {} KEY[0]~combout {} controlUnit:try|state.start {} } { 0.000ns 0.000ns 1.750ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { KEY[0] controlUnit:try|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { KEY[0] {} KEY[0]~combout {} controlUnit:try|state.decode {} } { 0.000ns 0.000ns 1.750ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlUnit:try|state.start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { controlUnit:try|state.start {} } {  } {  } "" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "controlUnit:try\|state.Input SW\[9\] KEY\[0\] 1.471 ns register " "Info: tsu for register \"controlUnit:try\|state.Input\" (data pin = \"SW\[9\]\", clock pin = \"KEY\[0\]\") is 1.471 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.725 ns + Longest pin register " "Info: + Longest pin to register delay is 4.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[9\] 1 PIN PIN_L2 8 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 8; PIN Node = 'SW\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/download.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.322 ns) 3.915 ns rtl~0 2 COMB LCCOMB_X46_Y5_N4 1 " "Info: 2: + IC(2.567 ns) + CELL(0.322 ns) = 3.915 ns; Loc. = LCCOMB_X46_Y5_N4; Fanout = 1; COMB Node = 'rtl~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { SW[9] rtl~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.178 ns) 4.629 ns controlUnit:try\|Selector2~0 3 COMB LCCOMB_X46_Y5_N24 1 " "Info: 3: + IC(0.536 ns) + CELL(0.178 ns) = 4.629 ns; Loc. = LCCOMB_X46_Y5_N24; Fanout = 1; COMB Node = 'controlUnit:try\|Selector2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { rtl~0 controlUnit:try|Selector2~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.725 ns controlUnit:try\|state.Input 4 REG LCFF_X46_Y5_N25 5 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.725 ns; Loc. = LCFF_X46_Y5_N25; Fanout = 5; REG Node = 'controlUnit:try\|state.Input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { controlUnit:try|Selector2~0 controlUnit:try|state.Input } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns ( 34.33 % ) " "Info: Total cell delay = 1.622 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.103 ns ( 65.67 % ) " "Info: Total interconnect delay = 3.103 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.725 ns" { SW[9] rtl~0 controlUnit:try|Selector2~0 controlUnit:try|state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.725 ns" { SW[9] {} SW[9]~combout {} rtl~0 {} controlUnit:try|Selector2~0 {} controlUnit:try|state.Input {} } { 0.000ns 0.000ns 2.567ns 0.536ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.216 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 CLK PIN_R22 11 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 11; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.602 ns) 3.216 ns controlUnit:try\|state.Input 2 REG LCFF_X46_Y5_N25 5 " "Info: 2: + IC(1.750 ns) + CELL(0.602 ns) = 3.216 ns; Loc. = LCFF_X46_Y5_N25; Fanout = 5; REG Node = 'controlUnit:try\|state.Input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { KEY[0] controlUnit:try|state.Input } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 45.58 % ) " "Info: Total cell delay = 1.466 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.750 ns ( 54.42 % ) " "Info: Total interconnect delay = 1.750 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { KEY[0] controlUnit:try|state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { KEY[0] {} KEY[0]~combout {} controlUnit:try|state.Input {} } { 0.000ns 0.000ns 1.750ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.725 ns" { SW[9] rtl~0 controlUnit:try|Selector2~0 controlUnit:try|state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.725 ns" { SW[9] {} SW[9]~combout {} rtl~0 {} controlUnit:try|Selector2~0 {} controlUnit:try|state.Input {} } { 0.000ns 0.000ns 2.567ns 0.536ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { KEY[0] controlUnit:try|state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { KEY[0] {} KEY[0]~combout {} controlUnit:try|state.Input {} } { 0.000ns 0.000ns 1.750ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] LEDG\[1\] controlUnit:try\|state.decode 11.018 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"LEDG\[1\]\" through register \"controlUnit:try\|state.decode\" is 11.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.216 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 3.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 CLK PIN_R22 11 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 11; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.602 ns) 3.216 ns controlUnit:try\|state.decode 2 REG LCFF_X46_Y5_N27 11 " "Info: 2: + IC(1.750 ns) + CELL(0.602 ns) = 3.216 ns; Loc. = LCFF_X46_Y5_N27; Fanout = 11; REG Node = 'controlUnit:try\|state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { KEY[0] controlUnit:try|state.decode } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 45.58 % ) " "Info: Total cell delay = 1.466 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.750 ns ( 54.42 % ) " "Info: Total interconnect delay = 1.750 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { KEY[0] controlUnit:try|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { KEY[0] {} KEY[0]~combout {} controlUnit:try|state.decode {} } { 0.000ns 0.000ns 1.750ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.525 ns + Longest register pin " "Info: + Longest register to pin delay is 7.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlUnit:try\|state.decode 1 REG LCFF_X46_Y5_N27 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y5_N27; Fanout = 11; REG Node = 'controlUnit:try\|state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlUnit:try|state.decode } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.278 ns) 2.180 ns controlUnit:try\|WideOr8~0 2 COMB LCCOMB_X46_Y5_N6 1 " "Info: 2: + IC(1.902 ns) + CELL(0.278 ns) = 2.180 ns; Loc. = LCCOMB_X46_Y5_N6; Fanout = 1; COMB Node = 'controlUnit:try\|WideOr8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { controlUnit:try|state.decode controlUnit:try|WideOr8~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.521 ns) 3.799 ns controlUnit:try\|WideOr8 3 COMB LCCOMB_X49_Y4_N0 1 " "Info: 3: + IC(1.098 ns) + CELL(0.521 ns) = 3.799 ns; Loc. = LCCOMB_X49_Y4_N0; Fanout = 1; COMB Node = 'controlUnit:try\|WideOr8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { controlUnit:try|WideOr8~0 controlUnit:try|WideOr8 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(2.850 ns) 7.525 ns LEDG\[1\] 4 PIN PIN_U21 0 " "Info: 4: + IC(0.876 ns) + CELL(2.850 ns) = 7.525 ns; Loc. = PIN_U21; Fanout = 0; PIN Node = 'LEDG\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.726 ns" { controlUnit:try|WideOr8 LEDG[1] } "NODE_NAME" } } { "download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/download.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.649 ns ( 48.49 % ) " "Info: Total cell delay = 3.649 ns ( 48.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.876 ns ( 51.51 % ) " "Info: Total interconnect delay = 3.876 ns ( 51.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.525 ns" { controlUnit:try|state.decode controlUnit:try|WideOr8~0 controlUnit:try|WideOr8 LEDG[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.525 ns" { controlUnit:try|state.decode {} controlUnit:try|WideOr8~0 {} controlUnit:try|WideOr8 {} LEDG[1] {} } { 0.000ns 1.902ns 1.098ns 0.876ns } { 0.000ns 0.278ns 0.521ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { KEY[0] controlUnit:try|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { KEY[0] {} KEY[0]~combout {} controlUnit:try|state.decode {} } { 0.000ns 0.000ns 1.750ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.525 ns" { controlUnit:try|state.decode controlUnit:try|WideOr8~0 controlUnit:try|WideOr8 LEDG[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.525 ns" { controlUnit:try|state.decode {} controlUnit:try|WideOr8~0 {} controlUnit:try|WideOr8 {} LEDG[1] {} } { 0.000ns 1.902ns 1.098ns 0.876ns } { 0.000ns 0.278ns 0.521ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[4\] LEDR\[7\] 7.693 ns Longest " "Info: Longest tpd from source pin \"SW\[4\]\" to destination pin \"LEDR\[7\]\" is 7.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[4\] 1 PIN PIN_W12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_W12; Fanout = 1; PIN Node = 'SW\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/download.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.544 ns) 3.273 ns controlUnit:try\|Selector0~0 2 COMB LCCOMB_X49_Y4_N16 1 " "Info: 2: + IC(1.723 ns) + CELL(0.544 ns) = 3.273 ns; Loc. = LCCOMB_X49_Y4_N16; Fanout = 1; COMB Node = 'controlUnit:try\|Selector0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { SW[4] controlUnit:try|Selector0~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.278 ns) 3.843 ns controlUnit:try\|Selector0~1 3 COMB LCCOMB_X49_Y4_N18 1 " "Info: 3: + IC(0.292 ns) + CELL(0.278 ns) = 3.843 ns; Loc. = LCCOMB_X49_Y4_N18; Fanout = 1; COMB Node = 'controlUnit:try\|Selector0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { controlUnit:try|Selector0~0 controlUnit:try|Selector0~1 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(2.995 ns) 7.693 ns LEDR\[7\] 4 PIN PIN_U18 0 " "Info: 4: + IC(0.855 ns) + CELL(2.995 ns) = 7.693 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDR\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.850 ns" { controlUnit:try|Selector0~1 LEDR[7] } "NODE_NAME" } } { "download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/download.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.823 ns ( 62.69 % ) " "Info: Total cell delay = 4.823 ns ( 62.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.870 ns ( 37.31 % ) " "Info: Total interconnect delay = 2.870 ns ( 37.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.693 ns" { SW[4] controlUnit:try|Selector0~0 controlUnit:try|Selector0~1 LEDR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.693 ns" { SW[4] {} SW[4]~combout {} controlUnit:try|Selector0~0 {} controlUnit:try|Selector0~1 {} LEDR[7] {} } { 0.000ns 0.000ns 1.723ns 0.292ns 0.855ns } { 0.000ns 1.006ns 0.544ns 0.278ns 2.995ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controlUnit:try\|state.start SW\[6\] KEY\[0\] 0.384 ns register " "Info: th for register \"controlUnit:try\|state.start\" (data pin = \"SW\[6\]\", clock pin = \"KEY\[0\]\") is 0.384 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.216 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 3.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 CLK PIN_R22 11 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 11; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.602 ns) 3.216 ns controlUnit:try\|state.start 2 REG LCFF_X46_Y5_N9 2 " "Info: 2: + IC(1.750 ns) + CELL(0.602 ns) = 3.216 ns; Loc. = LCFF_X46_Y5_N9; Fanout = 2; REG Node = 'controlUnit:try\|state.start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { KEY[0] controlUnit:try|state.start } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 45.58 % ) " "Info: Total cell delay = 1.466 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.750 ns ( 54.42 % ) " "Info: Total interconnect delay = 1.750 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { KEY[0] controlUnit:try|state.start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { KEY[0] {} KEY[0]~combout {} controlUnit:try|state.start {} } { 0.000ns 0.000ns 1.750ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.118 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[6\] 1 PIN PIN_U11 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U11; Fanout = 2; PIN Node = 'SW\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/download.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.322 ns) 3.022 ns controlUnit:try\|Selector1~0 2 COMB LCCOMB_X46_Y5_N8 1 " "Info: 2: + IC(1.694 ns) + CELL(0.322 ns) = 3.022 ns; Loc. = LCCOMB_X46_Y5_N8; Fanout = 1; COMB Node = 'controlUnit:try\|Selector1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { SW[6] controlUnit:try|Selector1~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.118 ns controlUnit:try\|state.start 3 REG LCFF_X46_Y5_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.118 ns; Loc. = LCFF_X46_Y5_N9; Fanout = 2; REG Node = 'controlUnit:try\|state.start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { controlUnit:try|Selector1~0 controlUnit:try|state.start } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 45.67 % ) " "Info: Total cell delay = 1.424 ns ( 45.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.694 ns ( 54.33 % ) " "Info: Total interconnect delay = 1.694 ns ( 54.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { SW[6] controlUnit:try|Selector1~0 controlUnit:try|state.start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { SW[6] {} SW[6]~combout {} controlUnit:try|Selector1~0 {} controlUnit:try|state.start {} } { 0.000ns 0.000ns 1.694ns 0.000ns } { 0.000ns 1.006ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { KEY[0] controlUnit:try|state.start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { KEY[0] {} KEY[0]~combout {} controlUnit:try|state.start {} } { 0.000ns 0.000ns 1.750ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { SW[6] controlUnit:try|Selector1~0 controlUnit:try|state.start } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { SW[6] {} SW[6]~combout {} controlUnit:try|Selector1~0 {} controlUnit:try|state.start {} } { 0.000ns 0.000ns 1.694ns 0.000ns } { 0.000ns 1.006ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 17 17:16:09 2015 " "Info: Processing ended: Tue Nov 17 17:16:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
