{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718836667463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718836667475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 19:37:47 2024 " "Processing started: Wed Jun 19 19:37:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718836667475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718836667475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Jogo -c Jogo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Jogo -c Jogo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718836667475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718836670981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718836670981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Controle " "Found design unit 1: VGA-Controle" {  } { { "VGA.vhd" "" { Text "C:/Users/JaZ/Documents/vga/VGA.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718836713059 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/JaZ/Documents/vga/VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718836713059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718836713059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Random-Behavioral " "Found design unit 1: Random-Behavioral" {  } { { "Random.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Random.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718836713079 ""} { "Info" "ISGN_ENTITY_NAME" "1 Random " "Found entity 1: Random" {  } { { "Random.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Random.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718836713079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718836713079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Game-Controle " "Found design unit 1: Game-Controle" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718836713100 ""} { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718836713100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718836713100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jogo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jogo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Jogo " "Found entity 1: Jogo" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718836713109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718836713109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controles_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controles_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controles_clk-Comportamento " "Found design unit 1: Controles_clk-Comportamento" {  } { { "Controles_clk.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Controles_clk.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718836713128 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controles_clk " "Found entity 1: Controles_clk" {  } { { "Controles_clk.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Controles_clk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718836713128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718836713128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Jogo " "Elaborating entity \"Jogo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718836713759 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pts2\[7..0\] pts " "Bus \"pts2\[7..0\]\" found using same base name as \"pts\", which might lead to a name conflict." {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 216 704 721 848 "pts2\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1718836713790 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pts2\[7\] pts " "Bus \"pts2\[7\]\" found using same base name as \"pts\", which might lead to a name conflict." {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 832 720 816 849 "pts2\[7\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1718836713790 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pts2\[6\] pts " "Bus \"pts2\[6\]\" found using same base name as \"pts\", which might lead to a name conflict." {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 848 720 816 865 "pts2\[6\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1718836713790 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pts2\[5\] pts " "Bus \"pts2\[5\]\" found using same base name as \"pts\", which might lead to a name conflict." {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 864 720 816 881 "pts2\[5\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1718836713790 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pts2\[4\] pts " "Bus \"pts2\[4\]\" found using same base name as \"pts\", which might lead to a name conflict." {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 880 720 816 897 "pts2\[4\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1718836713790 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pts2\[3\] pts " "Bus \"pts2\[3\]\" found using same base name as \"pts\", which might lead to a name conflict." {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 1024 720 816 1041 "pts2\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1718836713790 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pts2\[2\] pts " "Bus \"pts2\[2\]\" found using same base name as \"pts\", which might lead to a name conflict." {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 1040 720 816 1057 "pts2\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1718836713790 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pts2\[1\] pts " "Bus \"pts2\[1\]\" found using same base name as \"pts\", which might lead to a name conflict." {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 1056 720 816 1073 "pts2\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1718836713790 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pts2\[0\] pts " "Bus \"pts2\[0\]\" found using same base name as \"pts\", which might lead to a name conflict." {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 1072 720 816 1089 "pts2\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1718836713790 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "r3 " "Pin \"r3\" overlaps another pin, block, or symbol" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 144 1192 1368 160 "r3" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1718836713792 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "r1 " "Pin \"r1\" overlaps another pin, block, or symbol" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 160 1192 1368 176 "r1" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1718836713792 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "g3 " "Pin \"g3\" overlaps another pin, block, or symbol" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 184 1192 1368 200 "g3" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1718836713792 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "g1 " "Pin \"g1\" overlaps another pin, block, or symbol" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 200 1192 1368 216 "g1" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1718836713792 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "b3 " "Pin \"b3\" overlaps another pin, block, or symbol" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 224 1192 1368 240 "b3" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1718836713792 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "b1 " "Pin \"b1\" overlaps another pin, block, or symbol" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 240 1192 1368 256 "b1" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1718836713794 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pts " "Converted elements in bus name \"pts\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts\[7..0\] pts7..0 " "Converted element name(s) from \"pts\[7..0\]\" to \"pts7..0\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 200 728 745 472 "pts\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713794 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts\[7\] pts7 " "Converted element name(s) from \"pts\[7\]\" to \"pts7\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 456 744 816 473 "pts\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713794 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts\[6\] pts6 " "Converted element name(s) from \"pts\[6\]\" to \"pts6\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 472 744 816 489 "pts\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713794 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts\[5\] pts5 " "Converted element name(s) from \"pts\[5\]\" to \"pts5\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 488 744 816 505 "pts\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713794 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts\[4\] pts4 " "Converted element name(s) from \"pts\[4\]\" to \"pts4\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 504 744 816 521 "pts\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713794 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts\[3\] pts3 " "Converted element name(s) from \"pts\[3\]\" to \"pts3\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 640 744 816 657 "pts\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713794 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts\[2\] pts2 " "Converted element name(s) from \"pts\[2\]\" to \"pts2\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 656 744 816 673 "pts\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713794 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts\[1\] pts1 " "Converted element name(s) from \"pts\[1\]\" to \"pts1\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 672 744 816 689 "pts\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713794 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts\[0\] pts0 " "Converted element name(s) from \"pts\[0\]\" to \"pts0\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 688 744 816 705 "pts\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713794 ""}  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 200 728 745 472 "pts\[7..0\]" "" } { 456 744 816 473 "pts\[7\]" "" } { 472 744 816 489 "pts\[6\]" "" } { 488 744 816 505 "pts\[5\]" "" } { 504 744 816 521 "pts\[4\]" "" } { 640 744 816 657 "pts\[3\]" "" } { 656 744 816 673 "pts\[2\]" "" } { 672 744 816 689 "pts\[1\]" "" } { 688 744 816 705 "pts\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1718836713794 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pts2 " "Converted elements in bus name \"pts2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts2\[7..0\] pts27..0 " "Converted element name(s) from \"pts2\[7..0\]\" to \"pts27..0\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 216 704 721 848 "pts2\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713796 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts2\[7\] pts27 " "Converted element name(s) from \"pts2\[7\]\" to \"pts27\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 832 720 816 849 "pts2\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713796 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts2\[6\] pts26 " "Converted element name(s) from \"pts2\[6\]\" to \"pts26\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 848 720 816 865 "pts2\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713796 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts2\[5\] pts25 " "Converted element name(s) from \"pts2\[5\]\" to \"pts25\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 864 720 816 881 "pts2\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713796 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts2\[4\] pts24 " "Converted element name(s) from \"pts2\[4\]\" to \"pts24\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 880 720 816 897 "pts2\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713796 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts2\[3\] pts23 " "Converted element name(s) from \"pts2\[3\]\" to \"pts23\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 1024 720 816 1041 "pts2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713796 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts2\[2\] pts22 " "Converted element name(s) from \"pts2\[2\]\" to \"pts22\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 1040 720 816 1057 "pts2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713796 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts2\[1\] pts21 " "Converted element name(s) from \"pts2\[1\]\" to \"pts21\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 1056 720 816 1073 "pts2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713796 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pts2\[0\] pts20 " "Converted element name(s) from \"pts2\[0\]\" to \"pts20\"" {  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 1072 720 816 1089 "pts2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1718836713796 ""}  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 216 704 721 848 "pts2\[7..0\]" "" } { 832 720 816 849 "pts2\[7\]" "" } { 848 720 816 865 "pts2\[6\]" "" } { 864 720 816 881 "pts2\[5\]" "" } { 880 720 816 897 "pts2\[4\]" "" } { 1024 720 816 1041 "pts2\[3\]" "" } { 1040 720 816 1057 "pts2\[2\]" "" } { 1056 720 816 1073 "pts2\[1\]" "" } { 1072 720 816 1089 "pts2\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1718836713796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:svsv " "Elaborating entity \"VGA\" for hierarchy \"VGA:svsv\"" {  } { { "Jogo.bdf" "svsv" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 72 840 1032 248 "svsv" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718836713824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controles_clk Controles_clk:inst " "Elaborating entity \"Controles_clk\" for hierarchy \"Controles_clk:inst\"" {  } { { "Jogo.bdf" "inst" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 40 -328 -144 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718836713856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_25mhz Controles_clk.vhd(18) " "Verilog HDL or VHDL warning at Controles_clk.vhd(18): object \"count_25mhz\" assigned a value but never read" {  } { { "Controles_clk.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Controles_clk.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718836713880 "|Jogo|Controles_clk:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game Game:uykycfr " "Elaborating entity \"Game\" for hierarchy \"Game:uykycfr\"" {  } { { "Jogo.bdf" "uykycfr" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 104 504 712 312 "uykycfr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718836713884 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "posXJog1 Game.vhd(46) " "VHDL Signal Declaration warning at Game.vhd(46): used explicit default value for signal \"posXJog1\" because signal was never assigned a value" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1718836713914 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "posXJog2 Game.vhd(48) " "VHDL Signal Declaration warning at Game.vhd(48): used explicit default value for signal \"posXJog2\" because signal was never assigned a value" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1718836713914 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "veloJog1 Game.vhd(51) " "VHDL Signal Declaration warning at Game.vhd(51): used explicit default value for signal \"veloJog1\" because signal was never assigned a value" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1718836713914 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "veloJog2 Game.vhd(52) " "VHDL Signal Declaration warning at Game.vhd(52): used explicit default value for signal \"veloJog2\" because signal was never assigned a value" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1718836713914 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posx Game.vhd(183) " "VHDL Process Statement warning at Game.vhd(183): signal \"posx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718836713914 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posy Game.vhd(184) " "VHDL Process Statement warning at Game.vhd(184): signal \"posy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718836713914 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posXJog1 Game.vhd(186) " "VHDL Process Statement warning at Game.vhd(186): signal \"posXJog1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718836713914 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x Game.vhd(186) " "VHDL Process Statement warning at Game.vhd(186): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718836713914 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posYJog1 Game.vhd(187) " "VHDL Process Statement warning at Game.vhd(187): signal \"posYJog1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718836713914 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y Game.vhd(187) " "VHDL Process Statement warning at Game.vhd(187): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718836713914 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posXJog2 Game.vhd(188) " "VHDL Process Statement warning at Game.vhd(188): signal \"posXJog2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718836713916 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x Game.vhd(188) " "VHDL Process Statement warning at Game.vhd(188): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718836713916 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posYJog2 Game.vhd(189) " "VHDL Process Statement warning at Game.vhd(189): signal \"posYJog2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718836713916 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y Game.vhd(189) " "VHDL Process Statement warning at Game.vhd(189): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718836713916 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posXBola Game.vhd(196) " "VHDL Process Statement warning at Game.vhd(196): signal \"posXBola\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718836713916 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x Game.vhd(196) " "VHDL Process Statement warning at Game.vhd(196): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718836713916 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posYBola Game.vhd(197) " "VHDL Process Statement warning at Game.vhd(197): signal \"posYBola\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718836713916 "|Jogo|Game:uykycfr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y Game.vhd(197) " "VHDL Process Statement warning at Game.vhd(197): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Game.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718836713916 "|Jogo|Game:uykycfr"}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador.vhd 2 1 " "Using design file decodificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador-comportamento " "Found design unit 1: Decodificador-comportamento" {  } { { "decodificador.vhd" "" { Text "C:/Users/JaZ/Documents/vga/decodificador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718836713950 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/JaZ/Documents/vga/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718836713950 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718836713950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Decodificador:sadgbfb " "Elaborating entity \"Decodificador\" for hierarchy \"Decodificador:sadgbfb\"" {  } { { "Jogo.bdf" "sadgbfb" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 816 816 936 992 "sadgbfb" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718836713952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718836716716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718836718694 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718836718694 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "740 " "Implemented 740 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718836719418 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718836719418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "692 " "Implemented 692 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718836719418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718836719418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718836719474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 19:38:39 2024 " "Processing ended: Wed Jun 19 19:38:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718836719474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718836719474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718836719474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718836719474 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1718836723573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718836723583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 19:38:41 2024 " "Processing started: Wed Jun 19 19:38:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718836723583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1718836723583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Jogo -c Jogo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Jogo -c Jogo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1718836723583 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1718836726574 ""}
{ "Info" "0" "" "Project  = Jogo" {  } {  } 0 0 "Project  = Jogo" 0 0 "Fitter" 0 0 1718836726574 ""}
{ "Info" "0" "" "Revision = Jogo" {  } {  } 0 0 "Revision = Jogo" 0 0 "Fitter" 0 0 1718836726574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1718836726822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1718836726822 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Jogo 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Jogo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1718836726848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718836726959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718836726959 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1718836727735 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1718836727782 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718836728536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718836728536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718836728536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718836728536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718836728536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718836728536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718836728536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718836728536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718836728536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718836728536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718836728536 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1718836728536 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/JaZ/Documents/vga/" { { 0 { 0 ""} 0 1459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718836728575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/JaZ/Documents/vga/" { { 0 { 0 ""} 0 1461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718836728575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/JaZ/Documents/vga/" { { 0 { 0 ""} 0 1463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718836728575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/JaZ/Documents/vga/" { { 0 { 0 ""} 0 1465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718836728575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/JaZ/Documents/vga/" { { 0 { 0 ""} 0 1467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718836728575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/JaZ/Documents/vga/" { { 0 { 0 ""} 0 1469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718836728575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/JaZ/Documents/vga/" { { 0 { 0 ""} 0 1471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718836728575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/JaZ/Documents/vga/" { { 0 { 0 ""} 0 1473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718836728575 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1718836728575 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718836728580 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718836728580 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718836728580 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718836728580 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1718836728588 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 48 " "No exact pin location assignment(s) for 28 pins of 48 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1718836729282 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Jogo.sdc " "Synopsys Design Constraints File file not found: 'Jogo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1718836730502 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1718836730504 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1718836730516 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1718836730516 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1718836730518 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718836730630 ""}  } { { "Jogo.bdf" "" { Schematic "C:/Users/JaZ/Documents/vga/Jogo.bdf" { { 64 -592 -424 80 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/JaZ/Documents/vga/" { { 0 { 0 ""} 0 1449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718836730630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controles_clk:inst\|out_40hz  " "Automatically promoted node Controles_clk:inst\|out_40hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718836730630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controles_clk:inst\|out_40hz~0 " "Destination node Controles_clk:inst\|out_40hz~0" {  } { { "Controles_clk.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Controles_clk.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JaZ/Documents/vga/" { { 0 { 0 ""} 0 1340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718836730630 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1718836730630 ""}  } { { "Controles_clk.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Controles_clk.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JaZ/Documents/vga/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718836730630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controles_clk:inst\|out_25mhz  " "Automatically promoted node Controles_clk:inst\|out_25mhz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718836730630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controles_clk:inst\|out_25mhz~0 " "Destination node Controles_clk:inst\|out_25mhz~0" {  } { { "Controles_clk.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Controles_clk.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JaZ/Documents/vga/" { { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718836730630 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1718836730630 ""}  } { { "Controles_clk.vhd" "" { Text "C:/Users/JaZ/Documents/vga/Controles_clk.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JaZ/Documents/vga/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718836730630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1718836731562 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718836731564 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718836731564 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718836731568 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718836731572 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1718836731574 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1718836731574 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1718836731576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1718836731648 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1718836731650 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1718836731650 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 2.5V 0 28 0 " "Number of I/O pins in group: 28 (unused VREF, 2.5V VCCIO, 0 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1718836731665 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1718836731665 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1718836731665 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718836731667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718836731667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 11 25 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718836731667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 44 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718836731667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718836731667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718836731667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718836731667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 5 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718836731667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718836731667 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1718836731667 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1718836731667 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H2A " "Node \"H2A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H2A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718836731938 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H2B " "Node \"H2B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H2B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718836731938 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H2C " "Node \"H2C\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H2C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718836731938 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H2D " "Node \"H2D\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H2D" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718836731938 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H2E " "Node \"H2E\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H2E" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718836731938 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H2F " "Node \"H2F\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H2F" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718836731938 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H2G " "Node \"H2G\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H2G" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718836731938 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H3A " "Node \"H3A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H3A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718836731938 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H3B " "Node \"H3B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H3B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718836731938 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H3C " "Node \"H3C\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H3C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718836731938 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H3D " "Node \"H3D\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H3D" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718836731938 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H3E " "Node \"H3E\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H3E" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718836731938 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H3F " "Node \"H3F\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H3F" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718836731938 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H3G " "Node \"H3G\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H3G" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718836731938 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1718836731938 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718836731940 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1718836731966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1718836736410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718836736832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1718836736915 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1718836749525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718836749525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1718836750758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X33_Y33 X44_Y43 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "C:/Users/JaZ/Documents/vga/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43"} { { 12 { 0 ""} 33 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1718836754143 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1718836754143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1718836757575 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1718836757575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718836757583 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.20 " "Total time spent on timing analysis during the Fitter is 1.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1718836757992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718836758016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718836759433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718836759433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718836761255 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718836762628 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1718836763223 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/JaZ/Documents/vga/output_files/Jogo.fit.smsg " "Generated suppressed messages file C:/Users/JaZ/Documents/vga/output_files/Jogo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1718836763423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5438 " "Peak virtual memory: 5438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718836764732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 19:39:24 2024 " "Processing ended: Wed Jun 19 19:39:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718836764732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718836764732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718836764732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718836764732 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1718836767658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718836767666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 19:39:27 2024 " "Processing started: Wed Jun 19 19:39:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718836767666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1718836767666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Jogo -c Jogo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Jogo -c Jogo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1718836767666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1718836768283 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1718836772111 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1718836772428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718836774013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 19:39:34 2024 " "Processing ended: Wed Jun 19 19:39:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718836774013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718836774013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718836774013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1718836774013 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1718836775099 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1718836776790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718836776800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 19:39:35 2024 " "Processing started: Wed Jun 19 19:39:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718836776800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1718836776800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Jogo -c Jogo " "Command: quartus_sta Jogo -c Jogo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1718836776800 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1718836777176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1718836777902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1718836777902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718836777990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718836777990 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Jogo.sdc " "Synopsys Design Constraints File file not found: 'Jogo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1718836778591 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1718836778593 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controles_clk:inst\|out_40hz Controles_clk:inst\|out_40hz " "create_clock -period 1.000 -name Controles_clk:inst\|out_40hz Controles_clk:inst\|out_40hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718836778597 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718836778597 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controles_clk:inst\|out_25mhz Controles_clk:inst\|out_25mhz " "create_clock -period 1.000 -name Controles_clk:inst\|out_25mhz Controles_clk:inst\|out_25mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718836778597 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718836778597 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1718836778605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718836778607 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1718836778609 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1718836778659 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1718836778677 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718836778685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.246 " "Worst-case setup slack is -8.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836778689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836778689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.246            -679.012 Controles_clk:inst\|out_40hz  " "   -8.246            -679.012 Controles_clk:inst\|out_40hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836778689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.574            -204.151 Controles_clk:inst\|out_25mhz  " "   -6.574            -204.151 Controles_clk:inst\|out_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836778689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.963             -46.665 clk  " "   -3.963             -46.665 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836778689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718836778689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836778713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836778713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 Controles_clk:inst\|out_40hz  " "    0.322               0.000 Controles_clk:inst\|out_40hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836778713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 Controles_clk:inst\|out_25mhz  " "    0.435               0.000 Controles_clk:inst\|out_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836778713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 clk  " "    0.630               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836778713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718836778713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718836778719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718836778735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836778747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836778747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.269 clk  " "   -3.000             -35.269 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836778747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -143.106 Controles_clk:inst\|out_40hz  " "   -1.403            -143.106 Controles_clk:inst\|out_40hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836778747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -74.359 Controles_clk:inst\|out_25mhz  " "   -1.403             -74.359 Controles_clk:inst\|out_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836778747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718836778747 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718836778791 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1718836778874 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1718836781150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718836781387 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718836781405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.440 " "Worst-case setup slack is -7.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.440            -607.751 Controles_clk:inst\|out_40hz  " "   -7.440            -607.751 Controles_clk:inst\|out_40hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.909            -184.067 Controles_clk:inst\|out_25mhz  " "   -5.909            -184.067 Controles_clk:inst\|out_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.603             -40.398 clk  " "   -3.603             -40.398 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718836781411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 Controles_clk:inst\|out_40hz  " "    0.288               0.000 Controles_clk:inst\|out_40hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 Controles_clk:inst\|out_25mhz  " "    0.399               0.000 Controles_clk:inst\|out_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 clk  " "    0.583               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718836781421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718836781431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718836781435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.269 clk  " "   -3.000             -35.269 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -143.106 Controles_clk:inst\|out_40hz  " "   -1.403            -143.106 Controles_clk:inst\|out_40hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -74.359 Controles_clk:inst\|out_25mhz  " "   -1.403             -74.359 Controles_clk:inst\|out_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718836781439 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718836781469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718836781872 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718836781876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.826 " "Worst-case setup slack is -2.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.826            -220.966 Controles_clk:inst\|out_40hz  " "   -2.826            -220.966 Controles_clk:inst\|out_40hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.147             -56.531 Controles_clk:inst\|out_25mhz  " "   -2.147             -56.531 Controles_clk:inst\|out_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.198              -6.611 clk  " "   -1.198              -6.611 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718836781882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 Controles_clk:inst\|out_40hz  " "    0.140               0.000 Controles_clk:inst\|out_40hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 Controles_clk:inst\|out_25mhz  " "    0.174               0.000 Controles_clk:inst\|out_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 clk  " "    0.243               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718836781922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718836781930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718836781942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.798 clk  " "   -3.000             -26.798 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -102.000 Controles_clk:inst\|out_40hz  " "   -1.000            -102.000 Controles_clk:inst\|out_40hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -53.000 Controles_clk:inst\|out_25mhz  " "   -1.000             -53.000 Controles_clk:inst\|out_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718836781946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718836781946 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718836783664 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718836783666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718836783824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 19:39:43 2024 " "Processing ended: Wed Jun 19 19:39:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718836783824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718836783824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718836783824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718836783824 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus Prime Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718836784714 ""}
