# CMOS-3-bit-Wallace-Tree-Multiplier

This repository contains the design, test and chracterization of a CMOS 3-bitm Wallace Tree Multiplier designed in Synopsys Custom Compiler using a 28nm PDK. <br/>
This project was done as a part of Analog Hackathon conductued by IITH, Synopsys and VSD.

# Table of Contents
 * [Introduction](#Introduction)
 * [Current Starving Technique](#Current-Starving-Technique)
 * [Differential End Current Starved VCO](#Differential-End-Current-Starved-VCO)
 * [Tools Used](#Tools-Used)
 * [Pre-Layout Schematics and Simulations](#Pre-Layout-Schematics-and-Simulations)
 * [Netlist of the Circuit](#Netlist-of-the-Circuit)
 * [Observations](#Observations)
 * [Author](#Author)
 * [Acknowledgements](#Acknowledgements)
 * [References](#References)

# Author:
• Subham Mohapatra, B.Tech(EEE), National Institute of Technology Karnataka, Surathkal. <a href='www.linkedin.com/in/subham-nitk/'>LinkedIn</a></br>


# Acknowledgements:
• <a href='https://www.iith.ac.in/events/2022/02/15/Cloud-Based-Analog-IC-Design-Hackathon/'>Cloud Based Analog IC Design Hackathon</a></br>
• <a href='https://www.synopsys.com/'>Synopsys India</a></br>
• <a href='https://www.vlsisystemdesign.com/'>VLSI System Design (VSD) Corp. Pvt. Ltd India</a></br>


# References:
[1] Implementation of a CMOS Wallace-tree Multiplier, Xiaoping
Li, Xingguo Xiong, Hassan Bajwa, Prabir Patra Department of
Electrical and Computer Engineering, University of Bridgeport,
Bridgeport, CT 06604 </br>
[2] N. Sureka, R. Porselvi and K. Kumuthapriya, ”An efficient high
speed Wallace tree multiplier,” 2013 International Conference on
Information Communication and Embedded Systems (ICICES),
2013, pp. 1023-1026, doi: 10.1109/ICICES.2013.6508192
