
TSAT_P_P_001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5fc  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000056c  0800a6b8  0800a6b8  0001a6b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac24  0800ac24  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ac24  0800ac24  0001ac24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac2c  0800ac2c  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac2c  0800ac2c  0001ac2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac30  0800ac30  0001ac30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800ac34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d8  200001d8  0800ae0c  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005b0  0800ae0c  000205b0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013b23  00000000  00000000  00020243  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028aa  00000000  00000000  00033d66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011f0  00000000  00000000  00036610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e25  00000000  00000000  00037800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a7a9  00000000  00000000  00038625  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000163bd  00000000  00000000  00052dce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a67ce  00000000  00000000  0006918b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005638  00000000  00000000  0010f95c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00114f94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001d8 	.word	0x200001d8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800a6a0 	.word	0x0800a6a0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001dc 	.word	0x200001dc
 8000100:	0800a6a0 	.word	0x0800a6a0

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f885 	bl	8001548 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 ffd5 	bl	80013f8 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f877 	bl	8001548 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f86d 	bl	8001548 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f000 fffd 	bl	800147c <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f000 fff3 	bl	800147c <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f876 	bl	80005c4 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_d2uiz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	2200      	movs	r2, #0
 80004e8:	4b0c      	ldr	r3, [pc, #48]	; (800051c <__aeabi_d2uiz+0x38>)
 80004ea:	0004      	movs	r4, r0
 80004ec:	000d      	movs	r5, r1
 80004ee:	f7ff ffcf 	bl	8000490 <__aeabi_dcmpge>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	d104      	bne.n	8000500 <__aeabi_d2uiz+0x1c>
 80004f6:	0020      	movs	r0, r4
 80004f8:	0029      	movs	r1, r5
 80004fa:	f001 feeb 	bl	80022d4 <__aeabi_d2iz>
 80004fe:	bd70      	pop	{r4, r5, r6, pc}
 8000500:	4b06      	ldr	r3, [pc, #24]	; (800051c <__aeabi_d2uiz+0x38>)
 8000502:	2200      	movs	r2, #0
 8000504:	0020      	movs	r0, r4
 8000506:	0029      	movs	r1, r5
 8000508:	f001 fb44 	bl	8001b94 <__aeabi_dsub>
 800050c:	f001 fee2 	bl	80022d4 <__aeabi_d2iz>
 8000510:	2380      	movs	r3, #128	; 0x80
 8000512:	061b      	lsls	r3, r3, #24
 8000514:	469c      	mov	ip, r3
 8000516:	4460      	add	r0, ip
 8000518:	e7f1      	b.n	80004fe <__aeabi_d2uiz+0x1a>
 800051a:	46c0      	nop			; (mov r8, r8)
 800051c:	41e00000 	.word	0x41e00000

08000520 <__aeabi_d2lz>:
 8000520:	b570      	push	{r4, r5, r6, lr}
 8000522:	0005      	movs	r5, r0
 8000524:	000c      	movs	r4, r1
 8000526:	2200      	movs	r2, #0
 8000528:	2300      	movs	r3, #0
 800052a:	0028      	movs	r0, r5
 800052c:	0021      	movs	r1, r4
 800052e:	f7ff ff91 	bl	8000454 <__aeabi_dcmplt>
 8000532:	2800      	cmp	r0, #0
 8000534:	d108      	bne.n	8000548 <__aeabi_d2lz+0x28>
 8000536:	0028      	movs	r0, r5
 8000538:	0021      	movs	r1, r4
 800053a:	f000 f80f 	bl	800055c <__aeabi_d2ulz>
 800053e:	0002      	movs	r2, r0
 8000540:	000b      	movs	r3, r1
 8000542:	0010      	movs	r0, r2
 8000544:	0019      	movs	r1, r3
 8000546:	bd70      	pop	{r4, r5, r6, pc}
 8000548:	2380      	movs	r3, #128	; 0x80
 800054a:	061b      	lsls	r3, r3, #24
 800054c:	18e1      	adds	r1, r4, r3
 800054e:	0028      	movs	r0, r5
 8000550:	f000 f804 	bl	800055c <__aeabi_d2ulz>
 8000554:	2300      	movs	r3, #0
 8000556:	4242      	negs	r2, r0
 8000558:	418b      	sbcs	r3, r1
 800055a:	e7f2      	b.n	8000542 <__aeabi_d2lz+0x22>

0800055c <__aeabi_d2ulz>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	2200      	movs	r2, #0
 8000560:	4b0b      	ldr	r3, [pc, #44]	; (8000590 <__aeabi_d2ulz+0x34>)
 8000562:	000d      	movs	r5, r1
 8000564:	0004      	movs	r4, r0
 8000566:	f001 f853 	bl	8001610 <__aeabi_dmul>
 800056a:	f7ff ffbb 	bl	80004e4 <__aeabi_d2uiz>
 800056e:	0006      	movs	r6, r0
 8000570:	f001 ff16 	bl	80023a0 <__aeabi_ui2d>
 8000574:	2200      	movs	r2, #0
 8000576:	4b07      	ldr	r3, [pc, #28]	; (8000594 <__aeabi_d2ulz+0x38>)
 8000578:	f001 f84a 	bl	8001610 <__aeabi_dmul>
 800057c:	0002      	movs	r2, r0
 800057e:	000b      	movs	r3, r1
 8000580:	0020      	movs	r0, r4
 8000582:	0029      	movs	r1, r5
 8000584:	f001 fb06 	bl	8001b94 <__aeabi_dsub>
 8000588:	f7ff ffac 	bl	80004e4 <__aeabi_d2uiz>
 800058c:	0031      	movs	r1, r6
 800058e:	bd70      	pop	{r4, r5, r6, pc}
 8000590:	3df00000 	.word	0x3df00000
 8000594:	41f00000 	.word	0x41f00000

08000598 <__aeabi_l2d>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	0006      	movs	r6, r0
 800059c:	0008      	movs	r0, r1
 800059e:	f001 fecf 	bl	8002340 <__aeabi_i2d>
 80005a2:	2200      	movs	r2, #0
 80005a4:	4b06      	ldr	r3, [pc, #24]	; (80005c0 <__aeabi_l2d+0x28>)
 80005a6:	f001 f833 	bl	8001610 <__aeabi_dmul>
 80005aa:	000d      	movs	r5, r1
 80005ac:	0004      	movs	r4, r0
 80005ae:	0030      	movs	r0, r6
 80005b0:	f001 fef6 	bl	80023a0 <__aeabi_ui2d>
 80005b4:	002b      	movs	r3, r5
 80005b6:	0022      	movs	r2, r4
 80005b8:	f000 f8d0 	bl	800075c <__aeabi_dadd>
 80005bc:	bd70      	pop	{r4, r5, r6, pc}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	41f00000 	.word	0x41f00000

080005c4 <__udivmoddi4>:
 80005c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005c6:	4657      	mov	r7, sl
 80005c8:	464e      	mov	r6, r9
 80005ca:	4645      	mov	r5, r8
 80005cc:	46de      	mov	lr, fp
 80005ce:	b5e0      	push	{r5, r6, r7, lr}
 80005d0:	0004      	movs	r4, r0
 80005d2:	000d      	movs	r5, r1
 80005d4:	4692      	mov	sl, r2
 80005d6:	4699      	mov	r9, r3
 80005d8:	b083      	sub	sp, #12
 80005da:	428b      	cmp	r3, r1
 80005dc:	d830      	bhi.n	8000640 <__udivmoddi4+0x7c>
 80005de:	d02d      	beq.n	800063c <__udivmoddi4+0x78>
 80005e0:	4649      	mov	r1, r9
 80005e2:	4650      	mov	r0, sl
 80005e4:	f001 ffa6 	bl	8002534 <__clzdi2>
 80005e8:	0029      	movs	r1, r5
 80005ea:	0006      	movs	r6, r0
 80005ec:	0020      	movs	r0, r4
 80005ee:	f001 ffa1 	bl	8002534 <__clzdi2>
 80005f2:	1a33      	subs	r3, r6, r0
 80005f4:	4698      	mov	r8, r3
 80005f6:	3b20      	subs	r3, #32
 80005f8:	d434      	bmi.n	8000664 <__udivmoddi4+0xa0>
 80005fa:	469b      	mov	fp, r3
 80005fc:	4653      	mov	r3, sl
 80005fe:	465a      	mov	r2, fp
 8000600:	4093      	lsls	r3, r2
 8000602:	4642      	mov	r2, r8
 8000604:	001f      	movs	r7, r3
 8000606:	4653      	mov	r3, sl
 8000608:	4093      	lsls	r3, r2
 800060a:	001e      	movs	r6, r3
 800060c:	42af      	cmp	r7, r5
 800060e:	d83b      	bhi.n	8000688 <__udivmoddi4+0xc4>
 8000610:	42af      	cmp	r7, r5
 8000612:	d100      	bne.n	8000616 <__udivmoddi4+0x52>
 8000614:	e079      	b.n	800070a <__udivmoddi4+0x146>
 8000616:	465b      	mov	r3, fp
 8000618:	1ba4      	subs	r4, r4, r6
 800061a:	41bd      	sbcs	r5, r7
 800061c:	2b00      	cmp	r3, #0
 800061e:	da00      	bge.n	8000622 <__udivmoddi4+0x5e>
 8000620:	e076      	b.n	8000710 <__udivmoddi4+0x14c>
 8000622:	2200      	movs	r2, #0
 8000624:	2300      	movs	r3, #0
 8000626:	9200      	str	r2, [sp, #0]
 8000628:	9301      	str	r3, [sp, #4]
 800062a:	2301      	movs	r3, #1
 800062c:	465a      	mov	r2, fp
 800062e:	4093      	lsls	r3, r2
 8000630:	9301      	str	r3, [sp, #4]
 8000632:	2301      	movs	r3, #1
 8000634:	4642      	mov	r2, r8
 8000636:	4093      	lsls	r3, r2
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	e029      	b.n	8000690 <__udivmoddi4+0xcc>
 800063c:	4282      	cmp	r2, r0
 800063e:	d9cf      	bls.n	80005e0 <__udivmoddi4+0x1c>
 8000640:	2200      	movs	r2, #0
 8000642:	2300      	movs	r3, #0
 8000644:	9200      	str	r2, [sp, #0]
 8000646:	9301      	str	r3, [sp, #4]
 8000648:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <__udivmoddi4+0x8e>
 800064e:	601c      	str	r4, [r3, #0]
 8000650:	605d      	str	r5, [r3, #4]
 8000652:	9800      	ldr	r0, [sp, #0]
 8000654:	9901      	ldr	r1, [sp, #4]
 8000656:	b003      	add	sp, #12
 8000658:	bcf0      	pop	{r4, r5, r6, r7}
 800065a:	46bb      	mov	fp, r7
 800065c:	46b2      	mov	sl, r6
 800065e:	46a9      	mov	r9, r5
 8000660:	46a0      	mov	r8, r4
 8000662:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000664:	4642      	mov	r2, r8
 8000666:	469b      	mov	fp, r3
 8000668:	2320      	movs	r3, #32
 800066a:	1a9b      	subs	r3, r3, r2
 800066c:	4652      	mov	r2, sl
 800066e:	40da      	lsrs	r2, r3
 8000670:	4641      	mov	r1, r8
 8000672:	0013      	movs	r3, r2
 8000674:	464a      	mov	r2, r9
 8000676:	408a      	lsls	r2, r1
 8000678:	0017      	movs	r7, r2
 800067a:	4642      	mov	r2, r8
 800067c:	431f      	orrs	r7, r3
 800067e:	4653      	mov	r3, sl
 8000680:	4093      	lsls	r3, r2
 8000682:	001e      	movs	r6, r3
 8000684:	42af      	cmp	r7, r5
 8000686:	d9c3      	bls.n	8000610 <__udivmoddi4+0x4c>
 8000688:	2200      	movs	r2, #0
 800068a:	2300      	movs	r3, #0
 800068c:	9200      	str	r2, [sp, #0]
 800068e:	9301      	str	r3, [sp, #4]
 8000690:	4643      	mov	r3, r8
 8000692:	2b00      	cmp	r3, #0
 8000694:	d0d8      	beq.n	8000648 <__udivmoddi4+0x84>
 8000696:	07fb      	lsls	r3, r7, #31
 8000698:	0872      	lsrs	r2, r6, #1
 800069a:	431a      	orrs	r2, r3
 800069c:	4646      	mov	r6, r8
 800069e:	087b      	lsrs	r3, r7, #1
 80006a0:	e00e      	b.n	80006c0 <__udivmoddi4+0xfc>
 80006a2:	42ab      	cmp	r3, r5
 80006a4:	d101      	bne.n	80006aa <__udivmoddi4+0xe6>
 80006a6:	42a2      	cmp	r2, r4
 80006a8:	d80c      	bhi.n	80006c4 <__udivmoddi4+0x100>
 80006aa:	1aa4      	subs	r4, r4, r2
 80006ac:	419d      	sbcs	r5, r3
 80006ae:	2001      	movs	r0, #1
 80006b0:	1924      	adds	r4, r4, r4
 80006b2:	416d      	adcs	r5, r5
 80006b4:	2100      	movs	r1, #0
 80006b6:	3e01      	subs	r6, #1
 80006b8:	1824      	adds	r4, r4, r0
 80006ba:	414d      	adcs	r5, r1
 80006bc:	2e00      	cmp	r6, #0
 80006be:	d006      	beq.n	80006ce <__udivmoddi4+0x10a>
 80006c0:	42ab      	cmp	r3, r5
 80006c2:	d9ee      	bls.n	80006a2 <__udivmoddi4+0xde>
 80006c4:	3e01      	subs	r6, #1
 80006c6:	1924      	adds	r4, r4, r4
 80006c8:	416d      	adcs	r5, r5
 80006ca:	2e00      	cmp	r6, #0
 80006cc:	d1f8      	bne.n	80006c0 <__udivmoddi4+0xfc>
 80006ce:	9800      	ldr	r0, [sp, #0]
 80006d0:	9901      	ldr	r1, [sp, #4]
 80006d2:	465b      	mov	r3, fp
 80006d4:	1900      	adds	r0, r0, r4
 80006d6:	4169      	adcs	r1, r5
 80006d8:	2b00      	cmp	r3, #0
 80006da:	db24      	blt.n	8000726 <__udivmoddi4+0x162>
 80006dc:	002b      	movs	r3, r5
 80006de:	465a      	mov	r2, fp
 80006e0:	4644      	mov	r4, r8
 80006e2:	40d3      	lsrs	r3, r2
 80006e4:	002a      	movs	r2, r5
 80006e6:	40e2      	lsrs	r2, r4
 80006e8:	001c      	movs	r4, r3
 80006ea:	465b      	mov	r3, fp
 80006ec:	0015      	movs	r5, r2
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	db2a      	blt.n	8000748 <__udivmoddi4+0x184>
 80006f2:	0026      	movs	r6, r4
 80006f4:	409e      	lsls	r6, r3
 80006f6:	0033      	movs	r3, r6
 80006f8:	0026      	movs	r6, r4
 80006fa:	4647      	mov	r7, r8
 80006fc:	40be      	lsls	r6, r7
 80006fe:	0032      	movs	r2, r6
 8000700:	1a80      	subs	r0, r0, r2
 8000702:	4199      	sbcs	r1, r3
 8000704:	9000      	str	r0, [sp, #0]
 8000706:	9101      	str	r1, [sp, #4]
 8000708:	e79e      	b.n	8000648 <__udivmoddi4+0x84>
 800070a:	42a3      	cmp	r3, r4
 800070c:	d8bc      	bhi.n	8000688 <__udivmoddi4+0xc4>
 800070e:	e782      	b.n	8000616 <__udivmoddi4+0x52>
 8000710:	4642      	mov	r2, r8
 8000712:	2320      	movs	r3, #32
 8000714:	2100      	movs	r1, #0
 8000716:	1a9b      	subs	r3, r3, r2
 8000718:	2200      	movs	r2, #0
 800071a:	9100      	str	r1, [sp, #0]
 800071c:	9201      	str	r2, [sp, #4]
 800071e:	2201      	movs	r2, #1
 8000720:	40da      	lsrs	r2, r3
 8000722:	9201      	str	r2, [sp, #4]
 8000724:	e785      	b.n	8000632 <__udivmoddi4+0x6e>
 8000726:	4642      	mov	r2, r8
 8000728:	2320      	movs	r3, #32
 800072a:	1a9b      	subs	r3, r3, r2
 800072c:	002a      	movs	r2, r5
 800072e:	4646      	mov	r6, r8
 8000730:	409a      	lsls	r2, r3
 8000732:	0023      	movs	r3, r4
 8000734:	40f3      	lsrs	r3, r6
 8000736:	4644      	mov	r4, r8
 8000738:	4313      	orrs	r3, r2
 800073a:	002a      	movs	r2, r5
 800073c:	40e2      	lsrs	r2, r4
 800073e:	001c      	movs	r4, r3
 8000740:	465b      	mov	r3, fp
 8000742:	0015      	movs	r5, r2
 8000744:	2b00      	cmp	r3, #0
 8000746:	dad4      	bge.n	80006f2 <__udivmoddi4+0x12e>
 8000748:	4642      	mov	r2, r8
 800074a:	002f      	movs	r7, r5
 800074c:	2320      	movs	r3, #32
 800074e:	0026      	movs	r6, r4
 8000750:	4097      	lsls	r7, r2
 8000752:	1a9b      	subs	r3, r3, r2
 8000754:	40de      	lsrs	r6, r3
 8000756:	003b      	movs	r3, r7
 8000758:	4333      	orrs	r3, r6
 800075a:	e7cd      	b.n	80006f8 <__udivmoddi4+0x134>

0800075c <__aeabi_dadd>:
 800075c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800075e:	464f      	mov	r7, r9
 8000760:	4646      	mov	r6, r8
 8000762:	46d6      	mov	lr, sl
 8000764:	0004      	movs	r4, r0
 8000766:	b5c0      	push	{r6, r7, lr}
 8000768:	001f      	movs	r7, r3
 800076a:	030b      	lsls	r3, r1, #12
 800076c:	0010      	movs	r0, r2
 800076e:	004e      	lsls	r6, r1, #1
 8000770:	0a5b      	lsrs	r3, r3, #9
 8000772:	0fcd      	lsrs	r5, r1, #31
 8000774:	0f61      	lsrs	r1, r4, #29
 8000776:	007a      	lsls	r2, r7, #1
 8000778:	4319      	orrs	r1, r3
 800077a:	00e3      	lsls	r3, r4, #3
 800077c:	033c      	lsls	r4, r7, #12
 800077e:	0fff      	lsrs	r7, r7, #31
 8000780:	46bc      	mov	ip, r7
 8000782:	0a64      	lsrs	r4, r4, #9
 8000784:	0f47      	lsrs	r7, r0, #29
 8000786:	4327      	orrs	r7, r4
 8000788:	0d76      	lsrs	r6, r6, #21
 800078a:	0d52      	lsrs	r2, r2, #21
 800078c:	00c0      	lsls	r0, r0, #3
 800078e:	46b9      	mov	r9, r7
 8000790:	4680      	mov	r8, r0
 8000792:	1ab7      	subs	r7, r6, r2
 8000794:	4565      	cmp	r5, ip
 8000796:	d100      	bne.n	800079a <__aeabi_dadd+0x3e>
 8000798:	e09b      	b.n	80008d2 <__aeabi_dadd+0x176>
 800079a:	2f00      	cmp	r7, #0
 800079c:	dc00      	bgt.n	80007a0 <__aeabi_dadd+0x44>
 800079e:	e084      	b.n	80008aa <__aeabi_dadd+0x14e>
 80007a0:	2a00      	cmp	r2, #0
 80007a2:	d100      	bne.n	80007a6 <__aeabi_dadd+0x4a>
 80007a4:	e0be      	b.n	8000924 <__aeabi_dadd+0x1c8>
 80007a6:	4ac8      	ldr	r2, [pc, #800]	; (8000ac8 <__aeabi_dadd+0x36c>)
 80007a8:	4296      	cmp	r6, r2
 80007aa:	d100      	bne.n	80007ae <__aeabi_dadd+0x52>
 80007ac:	e124      	b.n	80009f8 <__aeabi_dadd+0x29c>
 80007ae:	2280      	movs	r2, #128	; 0x80
 80007b0:	464c      	mov	r4, r9
 80007b2:	0412      	lsls	r2, r2, #16
 80007b4:	4314      	orrs	r4, r2
 80007b6:	46a1      	mov	r9, r4
 80007b8:	2f38      	cmp	r7, #56	; 0x38
 80007ba:	dd00      	ble.n	80007be <__aeabi_dadd+0x62>
 80007bc:	e167      	b.n	8000a8e <__aeabi_dadd+0x332>
 80007be:	2f1f      	cmp	r7, #31
 80007c0:	dd00      	ble.n	80007c4 <__aeabi_dadd+0x68>
 80007c2:	e1d6      	b.n	8000b72 <__aeabi_dadd+0x416>
 80007c4:	2220      	movs	r2, #32
 80007c6:	464c      	mov	r4, r9
 80007c8:	1bd2      	subs	r2, r2, r7
 80007ca:	4094      	lsls	r4, r2
 80007cc:	46a2      	mov	sl, r4
 80007ce:	4644      	mov	r4, r8
 80007d0:	40fc      	lsrs	r4, r7
 80007d2:	0020      	movs	r0, r4
 80007d4:	4654      	mov	r4, sl
 80007d6:	4304      	orrs	r4, r0
 80007d8:	4640      	mov	r0, r8
 80007da:	4090      	lsls	r0, r2
 80007dc:	1e42      	subs	r2, r0, #1
 80007de:	4190      	sbcs	r0, r2
 80007e0:	464a      	mov	r2, r9
 80007e2:	40fa      	lsrs	r2, r7
 80007e4:	4304      	orrs	r4, r0
 80007e6:	1a89      	subs	r1, r1, r2
 80007e8:	1b1c      	subs	r4, r3, r4
 80007ea:	42a3      	cmp	r3, r4
 80007ec:	4192      	sbcs	r2, r2
 80007ee:	4252      	negs	r2, r2
 80007f0:	1a8b      	subs	r3, r1, r2
 80007f2:	469a      	mov	sl, r3
 80007f4:	4653      	mov	r3, sl
 80007f6:	021b      	lsls	r3, r3, #8
 80007f8:	d400      	bmi.n	80007fc <__aeabi_dadd+0xa0>
 80007fa:	e0d4      	b.n	80009a6 <__aeabi_dadd+0x24a>
 80007fc:	4653      	mov	r3, sl
 80007fe:	025a      	lsls	r2, r3, #9
 8000800:	0a53      	lsrs	r3, r2, #9
 8000802:	469a      	mov	sl, r3
 8000804:	4653      	mov	r3, sl
 8000806:	2b00      	cmp	r3, #0
 8000808:	d100      	bne.n	800080c <__aeabi_dadd+0xb0>
 800080a:	e104      	b.n	8000a16 <__aeabi_dadd+0x2ba>
 800080c:	4650      	mov	r0, sl
 800080e:	f001 fe73 	bl	80024f8 <__clzsi2>
 8000812:	0003      	movs	r3, r0
 8000814:	3b08      	subs	r3, #8
 8000816:	2220      	movs	r2, #32
 8000818:	0020      	movs	r0, r4
 800081a:	1ad2      	subs	r2, r2, r3
 800081c:	4651      	mov	r1, sl
 800081e:	40d0      	lsrs	r0, r2
 8000820:	4099      	lsls	r1, r3
 8000822:	0002      	movs	r2, r0
 8000824:	409c      	lsls	r4, r3
 8000826:	430a      	orrs	r2, r1
 8000828:	42b3      	cmp	r3, r6
 800082a:	da00      	bge.n	800082e <__aeabi_dadd+0xd2>
 800082c:	e102      	b.n	8000a34 <__aeabi_dadd+0x2d8>
 800082e:	1b9b      	subs	r3, r3, r6
 8000830:	1c59      	adds	r1, r3, #1
 8000832:	291f      	cmp	r1, #31
 8000834:	dd00      	ble.n	8000838 <__aeabi_dadd+0xdc>
 8000836:	e0a7      	b.n	8000988 <__aeabi_dadd+0x22c>
 8000838:	2320      	movs	r3, #32
 800083a:	0010      	movs	r0, r2
 800083c:	0026      	movs	r6, r4
 800083e:	1a5b      	subs	r3, r3, r1
 8000840:	409c      	lsls	r4, r3
 8000842:	4098      	lsls	r0, r3
 8000844:	40ce      	lsrs	r6, r1
 8000846:	40ca      	lsrs	r2, r1
 8000848:	1e63      	subs	r3, r4, #1
 800084a:	419c      	sbcs	r4, r3
 800084c:	4330      	orrs	r0, r6
 800084e:	4692      	mov	sl, r2
 8000850:	2600      	movs	r6, #0
 8000852:	4304      	orrs	r4, r0
 8000854:	0763      	lsls	r3, r4, #29
 8000856:	d009      	beq.n	800086c <__aeabi_dadd+0x110>
 8000858:	230f      	movs	r3, #15
 800085a:	4023      	ands	r3, r4
 800085c:	2b04      	cmp	r3, #4
 800085e:	d005      	beq.n	800086c <__aeabi_dadd+0x110>
 8000860:	1d23      	adds	r3, r4, #4
 8000862:	42a3      	cmp	r3, r4
 8000864:	41a4      	sbcs	r4, r4
 8000866:	4264      	negs	r4, r4
 8000868:	44a2      	add	sl, r4
 800086a:	001c      	movs	r4, r3
 800086c:	4653      	mov	r3, sl
 800086e:	021b      	lsls	r3, r3, #8
 8000870:	d400      	bmi.n	8000874 <__aeabi_dadd+0x118>
 8000872:	e09b      	b.n	80009ac <__aeabi_dadd+0x250>
 8000874:	4b94      	ldr	r3, [pc, #592]	; (8000ac8 <__aeabi_dadd+0x36c>)
 8000876:	3601      	adds	r6, #1
 8000878:	429e      	cmp	r6, r3
 800087a:	d100      	bne.n	800087e <__aeabi_dadd+0x122>
 800087c:	e0b8      	b.n	80009f0 <__aeabi_dadd+0x294>
 800087e:	4653      	mov	r3, sl
 8000880:	4992      	ldr	r1, [pc, #584]	; (8000acc <__aeabi_dadd+0x370>)
 8000882:	08e4      	lsrs	r4, r4, #3
 8000884:	400b      	ands	r3, r1
 8000886:	0019      	movs	r1, r3
 8000888:	075b      	lsls	r3, r3, #29
 800088a:	4323      	orrs	r3, r4
 800088c:	0572      	lsls	r2, r6, #21
 800088e:	024c      	lsls	r4, r1, #9
 8000890:	0b24      	lsrs	r4, r4, #12
 8000892:	0d52      	lsrs	r2, r2, #21
 8000894:	0512      	lsls	r2, r2, #20
 8000896:	07ed      	lsls	r5, r5, #31
 8000898:	4322      	orrs	r2, r4
 800089a:	432a      	orrs	r2, r5
 800089c:	0018      	movs	r0, r3
 800089e:	0011      	movs	r1, r2
 80008a0:	bce0      	pop	{r5, r6, r7}
 80008a2:	46ba      	mov	sl, r7
 80008a4:	46b1      	mov	r9, r6
 80008a6:	46a8      	mov	r8, r5
 80008a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008aa:	2f00      	cmp	r7, #0
 80008ac:	d048      	beq.n	8000940 <__aeabi_dadd+0x1e4>
 80008ae:	1b97      	subs	r7, r2, r6
 80008b0:	2e00      	cmp	r6, #0
 80008b2:	d000      	beq.n	80008b6 <__aeabi_dadd+0x15a>
 80008b4:	e10e      	b.n	8000ad4 <__aeabi_dadd+0x378>
 80008b6:	000c      	movs	r4, r1
 80008b8:	431c      	orrs	r4, r3
 80008ba:	d100      	bne.n	80008be <__aeabi_dadd+0x162>
 80008bc:	e1b7      	b.n	8000c2e <__aeabi_dadd+0x4d2>
 80008be:	1e7c      	subs	r4, r7, #1
 80008c0:	2f01      	cmp	r7, #1
 80008c2:	d100      	bne.n	80008c6 <__aeabi_dadd+0x16a>
 80008c4:	e226      	b.n	8000d14 <__aeabi_dadd+0x5b8>
 80008c6:	4d80      	ldr	r5, [pc, #512]	; (8000ac8 <__aeabi_dadd+0x36c>)
 80008c8:	42af      	cmp	r7, r5
 80008ca:	d100      	bne.n	80008ce <__aeabi_dadd+0x172>
 80008cc:	e1d5      	b.n	8000c7a <__aeabi_dadd+0x51e>
 80008ce:	0027      	movs	r7, r4
 80008d0:	e107      	b.n	8000ae2 <__aeabi_dadd+0x386>
 80008d2:	2f00      	cmp	r7, #0
 80008d4:	dc00      	bgt.n	80008d8 <__aeabi_dadd+0x17c>
 80008d6:	e0b2      	b.n	8000a3e <__aeabi_dadd+0x2e2>
 80008d8:	2a00      	cmp	r2, #0
 80008da:	d047      	beq.n	800096c <__aeabi_dadd+0x210>
 80008dc:	4a7a      	ldr	r2, [pc, #488]	; (8000ac8 <__aeabi_dadd+0x36c>)
 80008de:	4296      	cmp	r6, r2
 80008e0:	d100      	bne.n	80008e4 <__aeabi_dadd+0x188>
 80008e2:	e089      	b.n	80009f8 <__aeabi_dadd+0x29c>
 80008e4:	2280      	movs	r2, #128	; 0x80
 80008e6:	464c      	mov	r4, r9
 80008e8:	0412      	lsls	r2, r2, #16
 80008ea:	4314      	orrs	r4, r2
 80008ec:	46a1      	mov	r9, r4
 80008ee:	2f38      	cmp	r7, #56	; 0x38
 80008f0:	dc6b      	bgt.n	80009ca <__aeabi_dadd+0x26e>
 80008f2:	2f1f      	cmp	r7, #31
 80008f4:	dc00      	bgt.n	80008f8 <__aeabi_dadd+0x19c>
 80008f6:	e16e      	b.n	8000bd6 <__aeabi_dadd+0x47a>
 80008f8:	003a      	movs	r2, r7
 80008fa:	4648      	mov	r0, r9
 80008fc:	3a20      	subs	r2, #32
 80008fe:	40d0      	lsrs	r0, r2
 8000900:	4684      	mov	ip, r0
 8000902:	2f20      	cmp	r7, #32
 8000904:	d007      	beq.n	8000916 <__aeabi_dadd+0x1ba>
 8000906:	2240      	movs	r2, #64	; 0x40
 8000908:	4648      	mov	r0, r9
 800090a:	1bd2      	subs	r2, r2, r7
 800090c:	4090      	lsls	r0, r2
 800090e:	0002      	movs	r2, r0
 8000910:	4640      	mov	r0, r8
 8000912:	4310      	orrs	r0, r2
 8000914:	4680      	mov	r8, r0
 8000916:	4640      	mov	r0, r8
 8000918:	1e42      	subs	r2, r0, #1
 800091a:	4190      	sbcs	r0, r2
 800091c:	4662      	mov	r2, ip
 800091e:	0004      	movs	r4, r0
 8000920:	4314      	orrs	r4, r2
 8000922:	e057      	b.n	80009d4 <__aeabi_dadd+0x278>
 8000924:	464a      	mov	r2, r9
 8000926:	4302      	orrs	r2, r0
 8000928:	d100      	bne.n	800092c <__aeabi_dadd+0x1d0>
 800092a:	e103      	b.n	8000b34 <__aeabi_dadd+0x3d8>
 800092c:	1e7a      	subs	r2, r7, #1
 800092e:	2f01      	cmp	r7, #1
 8000930:	d100      	bne.n	8000934 <__aeabi_dadd+0x1d8>
 8000932:	e193      	b.n	8000c5c <__aeabi_dadd+0x500>
 8000934:	4c64      	ldr	r4, [pc, #400]	; (8000ac8 <__aeabi_dadd+0x36c>)
 8000936:	42a7      	cmp	r7, r4
 8000938:	d100      	bne.n	800093c <__aeabi_dadd+0x1e0>
 800093a:	e18a      	b.n	8000c52 <__aeabi_dadd+0x4f6>
 800093c:	0017      	movs	r7, r2
 800093e:	e73b      	b.n	80007b8 <__aeabi_dadd+0x5c>
 8000940:	4c63      	ldr	r4, [pc, #396]	; (8000ad0 <__aeabi_dadd+0x374>)
 8000942:	1c72      	adds	r2, r6, #1
 8000944:	4222      	tst	r2, r4
 8000946:	d000      	beq.n	800094a <__aeabi_dadd+0x1ee>
 8000948:	e0e0      	b.n	8000b0c <__aeabi_dadd+0x3b0>
 800094a:	000a      	movs	r2, r1
 800094c:	431a      	orrs	r2, r3
 800094e:	2e00      	cmp	r6, #0
 8000950:	d000      	beq.n	8000954 <__aeabi_dadd+0x1f8>
 8000952:	e174      	b.n	8000c3e <__aeabi_dadd+0x4e2>
 8000954:	2a00      	cmp	r2, #0
 8000956:	d100      	bne.n	800095a <__aeabi_dadd+0x1fe>
 8000958:	e1d0      	b.n	8000cfc <__aeabi_dadd+0x5a0>
 800095a:	464a      	mov	r2, r9
 800095c:	4302      	orrs	r2, r0
 800095e:	d000      	beq.n	8000962 <__aeabi_dadd+0x206>
 8000960:	e1e3      	b.n	8000d2a <__aeabi_dadd+0x5ce>
 8000962:	074a      	lsls	r2, r1, #29
 8000964:	08db      	lsrs	r3, r3, #3
 8000966:	4313      	orrs	r3, r2
 8000968:	08c9      	lsrs	r1, r1, #3
 800096a:	e029      	b.n	80009c0 <__aeabi_dadd+0x264>
 800096c:	464a      	mov	r2, r9
 800096e:	4302      	orrs	r2, r0
 8000970:	d100      	bne.n	8000974 <__aeabi_dadd+0x218>
 8000972:	e17d      	b.n	8000c70 <__aeabi_dadd+0x514>
 8000974:	1e7a      	subs	r2, r7, #1
 8000976:	2f01      	cmp	r7, #1
 8000978:	d100      	bne.n	800097c <__aeabi_dadd+0x220>
 800097a:	e0e0      	b.n	8000b3e <__aeabi_dadd+0x3e2>
 800097c:	4c52      	ldr	r4, [pc, #328]	; (8000ac8 <__aeabi_dadd+0x36c>)
 800097e:	42a7      	cmp	r7, r4
 8000980:	d100      	bne.n	8000984 <__aeabi_dadd+0x228>
 8000982:	e166      	b.n	8000c52 <__aeabi_dadd+0x4f6>
 8000984:	0017      	movs	r7, r2
 8000986:	e7b2      	b.n	80008ee <__aeabi_dadd+0x192>
 8000988:	0010      	movs	r0, r2
 800098a:	3b1f      	subs	r3, #31
 800098c:	40d8      	lsrs	r0, r3
 800098e:	2920      	cmp	r1, #32
 8000990:	d003      	beq.n	800099a <__aeabi_dadd+0x23e>
 8000992:	2340      	movs	r3, #64	; 0x40
 8000994:	1a5b      	subs	r3, r3, r1
 8000996:	409a      	lsls	r2, r3
 8000998:	4314      	orrs	r4, r2
 800099a:	1e63      	subs	r3, r4, #1
 800099c:	419c      	sbcs	r4, r3
 800099e:	2300      	movs	r3, #0
 80009a0:	2600      	movs	r6, #0
 80009a2:	469a      	mov	sl, r3
 80009a4:	4304      	orrs	r4, r0
 80009a6:	0763      	lsls	r3, r4, #29
 80009a8:	d000      	beq.n	80009ac <__aeabi_dadd+0x250>
 80009aa:	e755      	b.n	8000858 <__aeabi_dadd+0xfc>
 80009ac:	4652      	mov	r2, sl
 80009ae:	08e3      	lsrs	r3, r4, #3
 80009b0:	0752      	lsls	r2, r2, #29
 80009b2:	4313      	orrs	r3, r2
 80009b4:	4652      	mov	r2, sl
 80009b6:	0037      	movs	r7, r6
 80009b8:	08d1      	lsrs	r1, r2, #3
 80009ba:	4a43      	ldr	r2, [pc, #268]	; (8000ac8 <__aeabi_dadd+0x36c>)
 80009bc:	4297      	cmp	r7, r2
 80009be:	d01f      	beq.n	8000a00 <__aeabi_dadd+0x2a4>
 80009c0:	0309      	lsls	r1, r1, #12
 80009c2:	057a      	lsls	r2, r7, #21
 80009c4:	0b0c      	lsrs	r4, r1, #12
 80009c6:	0d52      	lsrs	r2, r2, #21
 80009c8:	e764      	b.n	8000894 <__aeabi_dadd+0x138>
 80009ca:	4642      	mov	r2, r8
 80009cc:	464c      	mov	r4, r9
 80009ce:	4314      	orrs	r4, r2
 80009d0:	1e62      	subs	r2, r4, #1
 80009d2:	4194      	sbcs	r4, r2
 80009d4:	18e4      	adds	r4, r4, r3
 80009d6:	429c      	cmp	r4, r3
 80009d8:	4192      	sbcs	r2, r2
 80009da:	4252      	negs	r2, r2
 80009dc:	4692      	mov	sl, r2
 80009de:	448a      	add	sl, r1
 80009e0:	4653      	mov	r3, sl
 80009e2:	021b      	lsls	r3, r3, #8
 80009e4:	d5df      	bpl.n	80009a6 <__aeabi_dadd+0x24a>
 80009e6:	4b38      	ldr	r3, [pc, #224]	; (8000ac8 <__aeabi_dadd+0x36c>)
 80009e8:	3601      	adds	r6, #1
 80009ea:	429e      	cmp	r6, r3
 80009ec:	d000      	beq.n	80009f0 <__aeabi_dadd+0x294>
 80009ee:	e0b3      	b.n	8000b58 <__aeabi_dadd+0x3fc>
 80009f0:	0032      	movs	r2, r6
 80009f2:	2400      	movs	r4, #0
 80009f4:	2300      	movs	r3, #0
 80009f6:	e74d      	b.n	8000894 <__aeabi_dadd+0x138>
 80009f8:	074a      	lsls	r2, r1, #29
 80009fa:	08db      	lsrs	r3, r3, #3
 80009fc:	4313      	orrs	r3, r2
 80009fe:	08c9      	lsrs	r1, r1, #3
 8000a00:	001a      	movs	r2, r3
 8000a02:	430a      	orrs	r2, r1
 8000a04:	d100      	bne.n	8000a08 <__aeabi_dadd+0x2ac>
 8000a06:	e200      	b.n	8000e0a <__aeabi_dadd+0x6ae>
 8000a08:	2480      	movs	r4, #128	; 0x80
 8000a0a:	0324      	lsls	r4, r4, #12
 8000a0c:	430c      	orrs	r4, r1
 8000a0e:	0324      	lsls	r4, r4, #12
 8000a10:	4a2d      	ldr	r2, [pc, #180]	; (8000ac8 <__aeabi_dadd+0x36c>)
 8000a12:	0b24      	lsrs	r4, r4, #12
 8000a14:	e73e      	b.n	8000894 <__aeabi_dadd+0x138>
 8000a16:	0020      	movs	r0, r4
 8000a18:	f001 fd6e 	bl	80024f8 <__clzsi2>
 8000a1c:	0003      	movs	r3, r0
 8000a1e:	3318      	adds	r3, #24
 8000a20:	2b1f      	cmp	r3, #31
 8000a22:	dc00      	bgt.n	8000a26 <__aeabi_dadd+0x2ca>
 8000a24:	e6f7      	b.n	8000816 <__aeabi_dadd+0xba>
 8000a26:	0022      	movs	r2, r4
 8000a28:	3808      	subs	r0, #8
 8000a2a:	4082      	lsls	r2, r0
 8000a2c:	2400      	movs	r4, #0
 8000a2e:	42b3      	cmp	r3, r6
 8000a30:	db00      	blt.n	8000a34 <__aeabi_dadd+0x2d8>
 8000a32:	e6fc      	b.n	800082e <__aeabi_dadd+0xd2>
 8000a34:	1af6      	subs	r6, r6, r3
 8000a36:	4b25      	ldr	r3, [pc, #148]	; (8000acc <__aeabi_dadd+0x370>)
 8000a38:	401a      	ands	r2, r3
 8000a3a:	4692      	mov	sl, r2
 8000a3c:	e70a      	b.n	8000854 <__aeabi_dadd+0xf8>
 8000a3e:	2f00      	cmp	r7, #0
 8000a40:	d02b      	beq.n	8000a9a <__aeabi_dadd+0x33e>
 8000a42:	1b97      	subs	r7, r2, r6
 8000a44:	2e00      	cmp	r6, #0
 8000a46:	d100      	bne.n	8000a4a <__aeabi_dadd+0x2ee>
 8000a48:	e0b8      	b.n	8000bbc <__aeabi_dadd+0x460>
 8000a4a:	4c1f      	ldr	r4, [pc, #124]	; (8000ac8 <__aeabi_dadd+0x36c>)
 8000a4c:	42a2      	cmp	r2, r4
 8000a4e:	d100      	bne.n	8000a52 <__aeabi_dadd+0x2f6>
 8000a50:	e11c      	b.n	8000c8c <__aeabi_dadd+0x530>
 8000a52:	2480      	movs	r4, #128	; 0x80
 8000a54:	0424      	lsls	r4, r4, #16
 8000a56:	4321      	orrs	r1, r4
 8000a58:	2f38      	cmp	r7, #56	; 0x38
 8000a5a:	dd00      	ble.n	8000a5e <__aeabi_dadd+0x302>
 8000a5c:	e11e      	b.n	8000c9c <__aeabi_dadd+0x540>
 8000a5e:	2f1f      	cmp	r7, #31
 8000a60:	dd00      	ble.n	8000a64 <__aeabi_dadd+0x308>
 8000a62:	e19e      	b.n	8000da2 <__aeabi_dadd+0x646>
 8000a64:	2620      	movs	r6, #32
 8000a66:	000c      	movs	r4, r1
 8000a68:	1bf6      	subs	r6, r6, r7
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	40b3      	lsls	r3, r6
 8000a6e:	40b4      	lsls	r4, r6
 8000a70:	40f8      	lsrs	r0, r7
 8000a72:	1e5e      	subs	r6, r3, #1
 8000a74:	41b3      	sbcs	r3, r6
 8000a76:	40f9      	lsrs	r1, r7
 8000a78:	4304      	orrs	r4, r0
 8000a7a:	431c      	orrs	r4, r3
 8000a7c:	4489      	add	r9, r1
 8000a7e:	4444      	add	r4, r8
 8000a80:	4544      	cmp	r4, r8
 8000a82:	419b      	sbcs	r3, r3
 8000a84:	425b      	negs	r3, r3
 8000a86:	444b      	add	r3, r9
 8000a88:	469a      	mov	sl, r3
 8000a8a:	0016      	movs	r6, r2
 8000a8c:	e7a8      	b.n	80009e0 <__aeabi_dadd+0x284>
 8000a8e:	4642      	mov	r2, r8
 8000a90:	464c      	mov	r4, r9
 8000a92:	4314      	orrs	r4, r2
 8000a94:	1e62      	subs	r2, r4, #1
 8000a96:	4194      	sbcs	r4, r2
 8000a98:	e6a6      	b.n	80007e8 <__aeabi_dadd+0x8c>
 8000a9a:	4c0d      	ldr	r4, [pc, #52]	; (8000ad0 <__aeabi_dadd+0x374>)
 8000a9c:	1c72      	adds	r2, r6, #1
 8000a9e:	4222      	tst	r2, r4
 8000aa0:	d000      	beq.n	8000aa4 <__aeabi_dadd+0x348>
 8000aa2:	e0a8      	b.n	8000bf6 <__aeabi_dadd+0x49a>
 8000aa4:	000a      	movs	r2, r1
 8000aa6:	431a      	orrs	r2, r3
 8000aa8:	2e00      	cmp	r6, #0
 8000aaa:	d000      	beq.n	8000aae <__aeabi_dadd+0x352>
 8000aac:	e10a      	b.n	8000cc4 <__aeabi_dadd+0x568>
 8000aae:	2a00      	cmp	r2, #0
 8000ab0:	d100      	bne.n	8000ab4 <__aeabi_dadd+0x358>
 8000ab2:	e15e      	b.n	8000d72 <__aeabi_dadd+0x616>
 8000ab4:	464a      	mov	r2, r9
 8000ab6:	4302      	orrs	r2, r0
 8000ab8:	d000      	beq.n	8000abc <__aeabi_dadd+0x360>
 8000aba:	e161      	b.n	8000d80 <__aeabi_dadd+0x624>
 8000abc:	074a      	lsls	r2, r1, #29
 8000abe:	08db      	lsrs	r3, r3, #3
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	08c9      	lsrs	r1, r1, #3
 8000ac4:	e77c      	b.n	80009c0 <__aeabi_dadd+0x264>
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	000007ff 	.word	0x000007ff
 8000acc:	ff7fffff 	.word	0xff7fffff
 8000ad0:	000007fe 	.word	0x000007fe
 8000ad4:	4ccf      	ldr	r4, [pc, #828]	; (8000e14 <__aeabi_dadd+0x6b8>)
 8000ad6:	42a2      	cmp	r2, r4
 8000ad8:	d100      	bne.n	8000adc <__aeabi_dadd+0x380>
 8000ada:	e0ce      	b.n	8000c7a <__aeabi_dadd+0x51e>
 8000adc:	2480      	movs	r4, #128	; 0x80
 8000ade:	0424      	lsls	r4, r4, #16
 8000ae0:	4321      	orrs	r1, r4
 8000ae2:	2f38      	cmp	r7, #56	; 0x38
 8000ae4:	dc5b      	bgt.n	8000b9e <__aeabi_dadd+0x442>
 8000ae6:	2f1f      	cmp	r7, #31
 8000ae8:	dd00      	ble.n	8000aec <__aeabi_dadd+0x390>
 8000aea:	e0dc      	b.n	8000ca6 <__aeabi_dadd+0x54a>
 8000aec:	2520      	movs	r5, #32
 8000aee:	000c      	movs	r4, r1
 8000af0:	1bed      	subs	r5, r5, r7
 8000af2:	001e      	movs	r6, r3
 8000af4:	40ab      	lsls	r3, r5
 8000af6:	40ac      	lsls	r4, r5
 8000af8:	40fe      	lsrs	r6, r7
 8000afa:	1e5d      	subs	r5, r3, #1
 8000afc:	41ab      	sbcs	r3, r5
 8000afe:	4334      	orrs	r4, r6
 8000b00:	40f9      	lsrs	r1, r7
 8000b02:	431c      	orrs	r4, r3
 8000b04:	464b      	mov	r3, r9
 8000b06:	1a5b      	subs	r3, r3, r1
 8000b08:	4699      	mov	r9, r3
 8000b0a:	e04c      	b.n	8000ba6 <__aeabi_dadd+0x44a>
 8000b0c:	464a      	mov	r2, r9
 8000b0e:	1a1c      	subs	r4, r3, r0
 8000b10:	1a88      	subs	r0, r1, r2
 8000b12:	42a3      	cmp	r3, r4
 8000b14:	4192      	sbcs	r2, r2
 8000b16:	4252      	negs	r2, r2
 8000b18:	4692      	mov	sl, r2
 8000b1a:	0002      	movs	r2, r0
 8000b1c:	4650      	mov	r0, sl
 8000b1e:	1a12      	subs	r2, r2, r0
 8000b20:	4692      	mov	sl, r2
 8000b22:	0212      	lsls	r2, r2, #8
 8000b24:	d478      	bmi.n	8000c18 <__aeabi_dadd+0x4bc>
 8000b26:	4653      	mov	r3, sl
 8000b28:	4323      	orrs	r3, r4
 8000b2a:	d000      	beq.n	8000b2e <__aeabi_dadd+0x3d2>
 8000b2c:	e66a      	b.n	8000804 <__aeabi_dadd+0xa8>
 8000b2e:	2100      	movs	r1, #0
 8000b30:	2500      	movs	r5, #0
 8000b32:	e745      	b.n	80009c0 <__aeabi_dadd+0x264>
 8000b34:	074a      	lsls	r2, r1, #29
 8000b36:	08db      	lsrs	r3, r3, #3
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	08c9      	lsrs	r1, r1, #3
 8000b3c:	e73d      	b.n	80009ba <__aeabi_dadd+0x25e>
 8000b3e:	181c      	adds	r4, r3, r0
 8000b40:	429c      	cmp	r4, r3
 8000b42:	419b      	sbcs	r3, r3
 8000b44:	4449      	add	r1, r9
 8000b46:	468a      	mov	sl, r1
 8000b48:	425b      	negs	r3, r3
 8000b4a:	449a      	add	sl, r3
 8000b4c:	4653      	mov	r3, sl
 8000b4e:	2601      	movs	r6, #1
 8000b50:	021b      	lsls	r3, r3, #8
 8000b52:	d400      	bmi.n	8000b56 <__aeabi_dadd+0x3fa>
 8000b54:	e727      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000b56:	2602      	movs	r6, #2
 8000b58:	4652      	mov	r2, sl
 8000b5a:	4baf      	ldr	r3, [pc, #700]	; (8000e18 <__aeabi_dadd+0x6bc>)
 8000b5c:	2101      	movs	r1, #1
 8000b5e:	401a      	ands	r2, r3
 8000b60:	0013      	movs	r3, r2
 8000b62:	4021      	ands	r1, r4
 8000b64:	0862      	lsrs	r2, r4, #1
 8000b66:	430a      	orrs	r2, r1
 8000b68:	07dc      	lsls	r4, r3, #31
 8000b6a:	085b      	lsrs	r3, r3, #1
 8000b6c:	469a      	mov	sl, r3
 8000b6e:	4314      	orrs	r4, r2
 8000b70:	e670      	b.n	8000854 <__aeabi_dadd+0xf8>
 8000b72:	003a      	movs	r2, r7
 8000b74:	464c      	mov	r4, r9
 8000b76:	3a20      	subs	r2, #32
 8000b78:	40d4      	lsrs	r4, r2
 8000b7a:	46a4      	mov	ip, r4
 8000b7c:	2f20      	cmp	r7, #32
 8000b7e:	d007      	beq.n	8000b90 <__aeabi_dadd+0x434>
 8000b80:	2240      	movs	r2, #64	; 0x40
 8000b82:	4648      	mov	r0, r9
 8000b84:	1bd2      	subs	r2, r2, r7
 8000b86:	4090      	lsls	r0, r2
 8000b88:	0002      	movs	r2, r0
 8000b8a:	4640      	mov	r0, r8
 8000b8c:	4310      	orrs	r0, r2
 8000b8e:	4680      	mov	r8, r0
 8000b90:	4640      	mov	r0, r8
 8000b92:	1e42      	subs	r2, r0, #1
 8000b94:	4190      	sbcs	r0, r2
 8000b96:	4662      	mov	r2, ip
 8000b98:	0004      	movs	r4, r0
 8000b9a:	4314      	orrs	r4, r2
 8000b9c:	e624      	b.n	80007e8 <__aeabi_dadd+0x8c>
 8000b9e:	4319      	orrs	r1, r3
 8000ba0:	000c      	movs	r4, r1
 8000ba2:	1e63      	subs	r3, r4, #1
 8000ba4:	419c      	sbcs	r4, r3
 8000ba6:	4643      	mov	r3, r8
 8000ba8:	1b1c      	subs	r4, r3, r4
 8000baa:	45a0      	cmp	r8, r4
 8000bac:	419b      	sbcs	r3, r3
 8000bae:	4649      	mov	r1, r9
 8000bb0:	425b      	negs	r3, r3
 8000bb2:	1acb      	subs	r3, r1, r3
 8000bb4:	469a      	mov	sl, r3
 8000bb6:	4665      	mov	r5, ip
 8000bb8:	0016      	movs	r6, r2
 8000bba:	e61b      	b.n	80007f4 <__aeabi_dadd+0x98>
 8000bbc:	000c      	movs	r4, r1
 8000bbe:	431c      	orrs	r4, r3
 8000bc0:	d100      	bne.n	8000bc4 <__aeabi_dadd+0x468>
 8000bc2:	e0c7      	b.n	8000d54 <__aeabi_dadd+0x5f8>
 8000bc4:	1e7c      	subs	r4, r7, #1
 8000bc6:	2f01      	cmp	r7, #1
 8000bc8:	d100      	bne.n	8000bcc <__aeabi_dadd+0x470>
 8000bca:	e0f9      	b.n	8000dc0 <__aeabi_dadd+0x664>
 8000bcc:	4e91      	ldr	r6, [pc, #580]	; (8000e14 <__aeabi_dadd+0x6b8>)
 8000bce:	42b7      	cmp	r7, r6
 8000bd0:	d05c      	beq.n	8000c8c <__aeabi_dadd+0x530>
 8000bd2:	0027      	movs	r7, r4
 8000bd4:	e740      	b.n	8000a58 <__aeabi_dadd+0x2fc>
 8000bd6:	2220      	movs	r2, #32
 8000bd8:	464c      	mov	r4, r9
 8000bda:	4640      	mov	r0, r8
 8000bdc:	1bd2      	subs	r2, r2, r7
 8000bde:	4094      	lsls	r4, r2
 8000be0:	40f8      	lsrs	r0, r7
 8000be2:	4304      	orrs	r4, r0
 8000be4:	4640      	mov	r0, r8
 8000be6:	4090      	lsls	r0, r2
 8000be8:	1e42      	subs	r2, r0, #1
 8000bea:	4190      	sbcs	r0, r2
 8000bec:	464a      	mov	r2, r9
 8000bee:	40fa      	lsrs	r2, r7
 8000bf0:	4304      	orrs	r4, r0
 8000bf2:	1889      	adds	r1, r1, r2
 8000bf4:	e6ee      	b.n	80009d4 <__aeabi_dadd+0x278>
 8000bf6:	4c87      	ldr	r4, [pc, #540]	; (8000e14 <__aeabi_dadd+0x6b8>)
 8000bf8:	42a2      	cmp	r2, r4
 8000bfa:	d100      	bne.n	8000bfe <__aeabi_dadd+0x4a2>
 8000bfc:	e6f9      	b.n	80009f2 <__aeabi_dadd+0x296>
 8000bfe:	1818      	adds	r0, r3, r0
 8000c00:	4298      	cmp	r0, r3
 8000c02:	419b      	sbcs	r3, r3
 8000c04:	4449      	add	r1, r9
 8000c06:	425b      	negs	r3, r3
 8000c08:	18cb      	adds	r3, r1, r3
 8000c0a:	07dc      	lsls	r4, r3, #31
 8000c0c:	0840      	lsrs	r0, r0, #1
 8000c0e:	085b      	lsrs	r3, r3, #1
 8000c10:	469a      	mov	sl, r3
 8000c12:	0016      	movs	r6, r2
 8000c14:	4304      	orrs	r4, r0
 8000c16:	e6c6      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000c18:	4642      	mov	r2, r8
 8000c1a:	1ad4      	subs	r4, r2, r3
 8000c1c:	45a0      	cmp	r8, r4
 8000c1e:	4180      	sbcs	r0, r0
 8000c20:	464b      	mov	r3, r9
 8000c22:	4240      	negs	r0, r0
 8000c24:	1a59      	subs	r1, r3, r1
 8000c26:	1a0b      	subs	r3, r1, r0
 8000c28:	469a      	mov	sl, r3
 8000c2a:	4665      	mov	r5, ip
 8000c2c:	e5ea      	b.n	8000804 <__aeabi_dadd+0xa8>
 8000c2e:	464b      	mov	r3, r9
 8000c30:	464a      	mov	r2, r9
 8000c32:	08c0      	lsrs	r0, r0, #3
 8000c34:	075b      	lsls	r3, r3, #29
 8000c36:	4665      	mov	r5, ip
 8000c38:	4303      	orrs	r3, r0
 8000c3a:	08d1      	lsrs	r1, r2, #3
 8000c3c:	e6bd      	b.n	80009ba <__aeabi_dadd+0x25e>
 8000c3e:	2a00      	cmp	r2, #0
 8000c40:	d000      	beq.n	8000c44 <__aeabi_dadd+0x4e8>
 8000c42:	e08e      	b.n	8000d62 <__aeabi_dadd+0x606>
 8000c44:	464b      	mov	r3, r9
 8000c46:	4303      	orrs	r3, r0
 8000c48:	d117      	bne.n	8000c7a <__aeabi_dadd+0x51e>
 8000c4a:	2180      	movs	r1, #128	; 0x80
 8000c4c:	2500      	movs	r5, #0
 8000c4e:	0309      	lsls	r1, r1, #12
 8000c50:	e6da      	b.n	8000a08 <__aeabi_dadd+0x2ac>
 8000c52:	074a      	lsls	r2, r1, #29
 8000c54:	08db      	lsrs	r3, r3, #3
 8000c56:	4313      	orrs	r3, r2
 8000c58:	08c9      	lsrs	r1, r1, #3
 8000c5a:	e6d1      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000c5c:	1a1c      	subs	r4, r3, r0
 8000c5e:	464a      	mov	r2, r9
 8000c60:	42a3      	cmp	r3, r4
 8000c62:	419b      	sbcs	r3, r3
 8000c64:	1a89      	subs	r1, r1, r2
 8000c66:	425b      	negs	r3, r3
 8000c68:	1acb      	subs	r3, r1, r3
 8000c6a:	469a      	mov	sl, r3
 8000c6c:	2601      	movs	r6, #1
 8000c6e:	e5c1      	b.n	80007f4 <__aeabi_dadd+0x98>
 8000c70:	074a      	lsls	r2, r1, #29
 8000c72:	08db      	lsrs	r3, r3, #3
 8000c74:	4313      	orrs	r3, r2
 8000c76:	08c9      	lsrs	r1, r1, #3
 8000c78:	e69f      	b.n	80009ba <__aeabi_dadd+0x25e>
 8000c7a:	4643      	mov	r3, r8
 8000c7c:	08d8      	lsrs	r0, r3, #3
 8000c7e:	464b      	mov	r3, r9
 8000c80:	464a      	mov	r2, r9
 8000c82:	075b      	lsls	r3, r3, #29
 8000c84:	4665      	mov	r5, ip
 8000c86:	4303      	orrs	r3, r0
 8000c88:	08d1      	lsrs	r1, r2, #3
 8000c8a:	e6b9      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000c8c:	4643      	mov	r3, r8
 8000c8e:	08d8      	lsrs	r0, r3, #3
 8000c90:	464b      	mov	r3, r9
 8000c92:	464a      	mov	r2, r9
 8000c94:	075b      	lsls	r3, r3, #29
 8000c96:	4303      	orrs	r3, r0
 8000c98:	08d1      	lsrs	r1, r2, #3
 8000c9a:	e6b1      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000c9c:	4319      	orrs	r1, r3
 8000c9e:	000c      	movs	r4, r1
 8000ca0:	1e63      	subs	r3, r4, #1
 8000ca2:	419c      	sbcs	r4, r3
 8000ca4:	e6eb      	b.n	8000a7e <__aeabi_dadd+0x322>
 8000ca6:	003c      	movs	r4, r7
 8000ca8:	000d      	movs	r5, r1
 8000caa:	3c20      	subs	r4, #32
 8000cac:	40e5      	lsrs	r5, r4
 8000cae:	2f20      	cmp	r7, #32
 8000cb0:	d003      	beq.n	8000cba <__aeabi_dadd+0x55e>
 8000cb2:	2440      	movs	r4, #64	; 0x40
 8000cb4:	1be4      	subs	r4, r4, r7
 8000cb6:	40a1      	lsls	r1, r4
 8000cb8:	430b      	orrs	r3, r1
 8000cba:	001c      	movs	r4, r3
 8000cbc:	1e63      	subs	r3, r4, #1
 8000cbe:	419c      	sbcs	r4, r3
 8000cc0:	432c      	orrs	r4, r5
 8000cc2:	e770      	b.n	8000ba6 <__aeabi_dadd+0x44a>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	d0e1      	beq.n	8000c8c <__aeabi_dadd+0x530>
 8000cc8:	464a      	mov	r2, r9
 8000cca:	4302      	orrs	r2, r0
 8000ccc:	d0c1      	beq.n	8000c52 <__aeabi_dadd+0x4f6>
 8000cce:	074a      	lsls	r2, r1, #29
 8000cd0:	08db      	lsrs	r3, r3, #3
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	2280      	movs	r2, #128	; 0x80
 8000cd6:	08c9      	lsrs	r1, r1, #3
 8000cd8:	0312      	lsls	r2, r2, #12
 8000cda:	4211      	tst	r1, r2
 8000cdc:	d008      	beq.n	8000cf0 <__aeabi_dadd+0x594>
 8000cde:	4648      	mov	r0, r9
 8000ce0:	08c4      	lsrs	r4, r0, #3
 8000ce2:	4214      	tst	r4, r2
 8000ce4:	d104      	bne.n	8000cf0 <__aeabi_dadd+0x594>
 8000ce6:	4643      	mov	r3, r8
 8000ce8:	0021      	movs	r1, r4
 8000cea:	08db      	lsrs	r3, r3, #3
 8000cec:	0742      	lsls	r2, r0, #29
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	0f5a      	lsrs	r2, r3, #29
 8000cf2:	00db      	lsls	r3, r3, #3
 8000cf4:	0752      	lsls	r2, r2, #29
 8000cf6:	08db      	lsrs	r3, r3, #3
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	e681      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000cfc:	464b      	mov	r3, r9
 8000cfe:	4303      	orrs	r3, r0
 8000d00:	d100      	bne.n	8000d04 <__aeabi_dadd+0x5a8>
 8000d02:	e714      	b.n	8000b2e <__aeabi_dadd+0x3d2>
 8000d04:	464b      	mov	r3, r9
 8000d06:	464a      	mov	r2, r9
 8000d08:	08c0      	lsrs	r0, r0, #3
 8000d0a:	075b      	lsls	r3, r3, #29
 8000d0c:	4665      	mov	r5, ip
 8000d0e:	4303      	orrs	r3, r0
 8000d10:	08d1      	lsrs	r1, r2, #3
 8000d12:	e655      	b.n	80009c0 <__aeabi_dadd+0x264>
 8000d14:	1ac4      	subs	r4, r0, r3
 8000d16:	45a0      	cmp	r8, r4
 8000d18:	4180      	sbcs	r0, r0
 8000d1a:	464b      	mov	r3, r9
 8000d1c:	4240      	negs	r0, r0
 8000d1e:	1a59      	subs	r1, r3, r1
 8000d20:	1a0b      	subs	r3, r1, r0
 8000d22:	469a      	mov	sl, r3
 8000d24:	4665      	mov	r5, ip
 8000d26:	2601      	movs	r6, #1
 8000d28:	e564      	b.n	80007f4 <__aeabi_dadd+0x98>
 8000d2a:	1a1c      	subs	r4, r3, r0
 8000d2c:	464a      	mov	r2, r9
 8000d2e:	42a3      	cmp	r3, r4
 8000d30:	4180      	sbcs	r0, r0
 8000d32:	1a8a      	subs	r2, r1, r2
 8000d34:	4240      	negs	r0, r0
 8000d36:	1a12      	subs	r2, r2, r0
 8000d38:	4692      	mov	sl, r2
 8000d3a:	0212      	lsls	r2, r2, #8
 8000d3c:	d549      	bpl.n	8000dd2 <__aeabi_dadd+0x676>
 8000d3e:	4642      	mov	r2, r8
 8000d40:	1ad4      	subs	r4, r2, r3
 8000d42:	45a0      	cmp	r8, r4
 8000d44:	4180      	sbcs	r0, r0
 8000d46:	464b      	mov	r3, r9
 8000d48:	4240      	negs	r0, r0
 8000d4a:	1a59      	subs	r1, r3, r1
 8000d4c:	1a0b      	subs	r3, r1, r0
 8000d4e:	469a      	mov	sl, r3
 8000d50:	4665      	mov	r5, ip
 8000d52:	e57f      	b.n	8000854 <__aeabi_dadd+0xf8>
 8000d54:	464b      	mov	r3, r9
 8000d56:	464a      	mov	r2, r9
 8000d58:	08c0      	lsrs	r0, r0, #3
 8000d5a:	075b      	lsls	r3, r3, #29
 8000d5c:	4303      	orrs	r3, r0
 8000d5e:	08d1      	lsrs	r1, r2, #3
 8000d60:	e62b      	b.n	80009ba <__aeabi_dadd+0x25e>
 8000d62:	464a      	mov	r2, r9
 8000d64:	08db      	lsrs	r3, r3, #3
 8000d66:	4302      	orrs	r2, r0
 8000d68:	d138      	bne.n	8000ddc <__aeabi_dadd+0x680>
 8000d6a:	074a      	lsls	r2, r1, #29
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	08c9      	lsrs	r1, r1, #3
 8000d70:	e646      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000d72:	464b      	mov	r3, r9
 8000d74:	464a      	mov	r2, r9
 8000d76:	08c0      	lsrs	r0, r0, #3
 8000d78:	075b      	lsls	r3, r3, #29
 8000d7a:	4303      	orrs	r3, r0
 8000d7c:	08d1      	lsrs	r1, r2, #3
 8000d7e:	e61f      	b.n	80009c0 <__aeabi_dadd+0x264>
 8000d80:	181c      	adds	r4, r3, r0
 8000d82:	429c      	cmp	r4, r3
 8000d84:	419b      	sbcs	r3, r3
 8000d86:	4449      	add	r1, r9
 8000d88:	468a      	mov	sl, r1
 8000d8a:	425b      	negs	r3, r3
 8000d8c:	449a      	add	sl, r3
 8000d8e:	4653      	mov	r3, sl
 8000d90:	021b      	lsls	r3, r3, #8
 8000d92:	d400      	bmi.n	8000d96 <__aeabi_dadd+0x63a>
 8000d94:	e607      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000d96:	4652      	mov	r2, sl
 8000d98:	4b1f      	ldr	r3, [pc, #124]	; (8000e18 <__aeabi_dadd+0x6bc>)
 8000d9a:	2601      	movs	r6, #1
 8000d9c:	401a      	ands	r2, r3
 8000d9e:	4692      	mov	sl, r2
 8000da0:	e601      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000da2:	003c      	movs	r4, r7
 8000da4:	000e      	movs	r6, r1
 8000da6:	3c20      	subs	r4, #32
 8000da8:	40e6      	lsrs	r6, r4
 8000daa:	2f20      	cmp	r7, #32
 8000dac:	d003      	beq.n	8000db6 <__aeabi_dadd+0x65a>
 8000dae:	2440      	movs	r4, #64	; 0x40
 8000db0:	1be4      	subs	r4, r4, r7
 8000db2:	40a1      	lsls	r1, r4
 8000db4:	430b      	orrs	r3, r1
 8000db6:	001c      	movs	r4, r3
 8000db8:	1e63      	subs	r3, r4, #1
 8000dba:	419c      	sbcs	r4, r3
 8000dbc:	4334      	orrs	r4, r6
 8000dbe:	e65e      	b.n	8000a7e <__aeabi_dadd+0x322>
 8000dc0:	4443      	add	r3, r8
 8000dc2:	4283      	cmp	r3, r0
 8000dc4:	4180      	sbcs	r0, r0
 8000dc6:	4449      	add	r1, r9
 8000dc8:	468a      	mov	sl, r1
 8000dca:	4240      	negs	r0, r0
 8000dcc:	001c      	movs	r4, r3
 8000dce:	4482      	add	sl, r0
 8000dd0:	e6bc      	b.n	8000b4c <__aeabi_dadd+0x3f0>
 8000dd2:	4653      	mov	r3, sl
 8000dd4:	4323      	orrs	r3, r4
 8000dd6:	d100      	bne.n	8000dda <__aeabi_dadd+0x67e>
 8000dd8:	e6a9      	b.n	8000b2e <__aeabi_dadd+0x3d2>
 8000dda:	e5e4      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000ddc:	074a      	lsls	r2, r1, #29
 8000dde:	4313      	orrs	r3, r2
 8000de0:	2280      	movs	r2, #128	; 0x80
 8000de2:	08c9      	lsrs	r1, r1, #3
 8000de4:	0312      	lsls	r2, r2, #12
 8000de6:	4211      	tst	r1, r2
 8000de8:	d009      	beq.n	8000dfe <__aeabi_dadd+0x6a2>
 8000dea:	4648      	mov	r0, r9
 8000dec:	08c4      	lsrs	r4, r0, #3
 8000dee:	4214      	tst	r4, r2
 8000df0:	d105      	bne.n	8000dfe <__aeabi_dadd+0x6a2>
 8000df2:	4643      	mov	r3, r8
 8000df4:	4665      	mov	r5, ip
 8000df6:	0021      	movs	r1, r4
 8000df8:	08db      	lsrs	r3, r3, #3
 8000dfa:	0742      	lsls	r2, r0, #29
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	0f5a      	lsrs	r2, r3, #29
 8000e00:	00db      	lsls	r3, r3, #3
 8000e02:	08db      	lsrs	r3, r3, #3
 8000e04:	0752      	lsls	r2, r2, #29
 8000e06:	4313      	orrs	r3, r2
 8000e08:	e5fa      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	4a01      	ldr	r2, [pc, #4]	; (8000e14 <__aeabi_dadd+0x6b8>)
 8000e0e:	001c      	movs	r4, r3
 8000e10:	e540      	b.n	8000894 <__aeabi_dadd+0x138>
 8000e12:	46c0      	nop			; (mov r8, r8)
 8000e14:	000007ff 	.word	0x000007ff
 8000e18:	ff7fffff 	.word	0xff7fffff

08000e1c <__aeabi_ddiv>:
 8000e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e1e:	4657      	mov	r7, sl
 8000e20:	464e      	mov	r6, r9
 8000e22:	4645      	mov	r5, r8
 8000e24:	46de      	mov	lr, fp
 8000e26:	b5e0      	push	{r5, r6, r7, lr}
 8000e28:	030c      	lsls	r4, r1, #12
 8000e2a:	001f      	movs	r7, r3
 8000e2c:	004b      	lsls	r3, r1, #1
 8000e2e:	4681      	mov	r9, r0
 8000e30:	4692      	mov	sl, r2
 8000e32:	0005      	movs	r5, r0
 8000e34:	b085      	sub	sp, #20
 8000e36:	0b24      	lsrs	r4, r4, #12
 8000e38:	0d5b      	lsrs	r3, r3, #21
 8000e3a:	0fce      	lsrs	r6, r1, #31
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d100      	bne.n	8000e42 <__aeabi_ddiv+0x26>
 8000e40:	e152      	b.n	80010e8 <__aeabi_ddiv+0x2cc>
 8000e42:	4ad2      	ldr	r2, [pc, #840]	; (800118c <__aeabi_ddiv+0x370>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d100      	bne.n	8000e4a <__aeabi_ddiv+0x2e>
 8000e48:	e16e      	b.n	8001128 <__aeabi_ddiv+0x30c>
 8000e4a:	0f42      	lsrs	r2, r0, #29
 8000e4c:	00e4      	lsls	r4, r4, #3
 8000e4e:	4314      	orrs	r4, r2
 8000e50:	2280      	movs	r2, #128	; 0x80
 8000e52:	0412      	lsls	r2, r2, #16
 8000e54:	4322      	orrs	r2, r4
 8000e56:	4690      	mov	r8, r2
 8000e58:	4acd      	ldr	r2, [pc, #820]	; (8001190 <__aeabi_ddiv+0x374>)
 8000e5a:	00c5      	lsls	r5, r0, #3
 8000e5c:	4693      	mov	fp, r2
 8000e5e:	449b      	add	fp, r3
 8000e60:	2300      	movs	r3, #0
 8000e62:	4699      	mov	r9, r3
 8000e64:	9300      	str	r3, [sp, #0]
 8000e66:	033c      	lsls	r4, r7, #12
 8000e68:	007b      	lsls	r3, r7, #1
 8000e6a:	4650      	mov	r0, sl
 8000e6c:	0b24      	lsrs	r4, r4, #12
 8000e6e:	0d5b      	lsrs	r3, r3, #21
 8000e70:	0fff      	lsrs	r7, r7, #31
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d100      	bne.n	8000e78 <__aeabi_ddiv+0x5c>
 8000e76:	e11a      	b.n	80010ae <__aeabi_ddiv+0x292>
 8000e78:	4ac4      	ldr	r2, [pc, #784]	; (800118c <__aeabi_ddiv+0x370>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d100      	bne.n	8000e80 <__aeabi_ddiv+0x64>
 8000e7e:	e15e      	b.n	800113e <__aeabi_ddiv+0x322>
 8000e80:	0f42      	lsrs	r2, r0, #29
 8000e82:	00e4      	lsls	r4, r4, #3
 8000e84:	4322      	orrs	r2, r4
 8000e86:	2480      	movs	r4, #128	; 0x80
 8000e88:	0424      	lsls	r4, r4, #16
 8000e8a:	4314      	orrs	r4, r2
 8000e8c:	4ac0      	ldr	r2, [pc, #768]	; (8001190 <__aeabi_ddiv+0x374>)
 8000e8e:	00c1      	lsls	r1, r0, #3
 8000e90:	4694      	mov	ip, r2
 8000e92:	465a      	mov	r2, fp
 8000e94:	4463      	add	r3, ip
 8000e96:	1ad3      	subs	r3, r2, r3
 8000e98:	469b      	mov	fp, r3
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	0033      	movs	r3, r6
 8000e9e:	407b      	eors	r3, r7
 8000ea0:	469a      	mov	sl, r3
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	2b0f      	cmp	r3, #15
 8000ea6:	d827      	bhi.n	8000ef8 <__aeabi_ddiv+0xdc>
 8000ea8:	4aba      	ldr	r2, [pc, #744]	; (8001194 <__aeabi_ddiv+0x378>)
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	58d3      	ldr	r3, [r2, r3]
 8000eae:	469f      	mov	pc, r3
 8000eb0:	46b2      	mov	sl, r6
 8000eb2:	9b00      	ldr	r3, [sp, #0]
 8000eb4:	2b02      	cmp	r3, #2
 8000eb6:	d016      	beq.n	8000ee6 <__aeabi_ddiv+0xca>
 8000eb8:	2b03      	cmp	r3, #3
 8000eba:	d100      	bne.n	8000ebe <__aeabi_ddiv+0xa2>
 8000ebc:	e287      	b.n	80013ce <__aeabi_ddiv+0x5b2>
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d000      	beq.n	8000ec4 <__aeabi_ddiv+0xa8>
 8000ec2:	e0d5      	b.n	8001070 <__aeabi_ddiv+0x254>
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2500      	movs	r5, #0
 8000eca:	051b      	lsls	r3, r3, #20
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	4652      	mov	r2, sl
 8000ed0:	07d2      	lsls	r2, r2, #31
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	0028      	movs	r0, r5
 8000ed6:	0019      	movs	r1, r3
 8000ed8:	b005      	add	sp, #20
 8000eda:	bcf0      	pop	{r4, r5, r6, r7}
 8000edc:	46bb      	mov	fp, r7
 8000ede:	46b2      	mov	sl, r6
 8000ee0:	46a9      	mov	r9, r5
 8000ee2:	46a0      	mov	r8, r4
 8000ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	2500      	movs	r5, #0
 8000eea:	4ba8      	ldr	r3, [pc, #672]	; (800118c <__aeabi_ddiv+0x370>)
 8000eec:	e7ed      	b.n	8000eca <__aeabi_ddiv+0xae>
 8000eee:	46ba      	mov	sl, r7
 8000ef0:	46a0      	mov	r8, r4
 8000ef2:	000d      	movs	r5, r1
 8000ef4:	9000      	str	r0, [sp, #0]
 8000ef6:	e7dc      	b.n	8000eb2 <__aeabi_ddiv+0x96>
 8000ef8:	4544      	cmp	r4, r8
 8000efa:	d200      	bcs.n	8000efe <__aeabi_ddiv+0xe2>
 8000efc:	e1c4      	b.n	8001288 <__aeabi_ddiv+0x46c>
 8000efe:	d100      	bne.n	8000f02 <__aeabi_ddiv+0xe6>
 8000f00:	e1bf      	b.n	8001282 <__aeabi_ddiv+0x466>
 8000f02:	2301      	movs	r3, #1
 8000f04:	425b      	negs	r3, r3
 8000f06:	469c      	mov	ip, r3
 8000f08:	002e      	movs	r6, r5
 8000f0a:	4640      	mov	r0, r8
 8000f0c:	2500      	movs	r5, #0
 8000f0e:	44e3      	add	fp, ip
 8000f10:	0223      	lsls	r3, r4, #8
 8000f12:	0e0c      	lsrs	r4, r1, #24
 8000f14:	431c      	orrs	r4, r3
 8000f16:	0c1b      	lsrs	r3, r3, #16
 8000f18:	4699      	mov	r9, r3
 8000f1a:	0423      	lsls	r3, r4, #16
 8000f1c:	020a      	lsls	r2, r1, #8
 8000f1e:	0c1f      	lsrs	r7, r3, #16
 8000f20:	4649      	mov	r1, r9
 8000f22:	9200      	str	r2, [sp, #0]
 8000f24:	9701      	str	r7, [sp, #4]
 8000f26:	f7ff f98f 	bl	8000248 <__aeabi_uidivmod>
 8000f2a:	0002      	movs	r2, r0
 8000f2c:	437a      	muls	r2, r7
 8000f2e:	040b      	lsls	r3, r1, #16
 8000f30:	0c31      	lsrs	r1, r6, #16
 8000f32:	4680      	mov	r8, r0
 8000f34:	4319      	orrs	r1, r3
 8000f36:	428a      	cmp	r2, r1
 8000f38:	d907      	bls.n	8000f4a <__aeabi_ddiv+0x12e>
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	425b      	negs	r3, r3
 8000f3e:	469c      	mov	ip, r3
 8000f40:	1909      	adds	r1, r1, r4
 8000f42:	44e0      	add	r8, ip
 8000f44:	428c      	cmp	r4, r1
 8000f46:	d800      	bhi.n	8000f4a <__aeabi_ddiv+0x12e>
 8000f48:	e201      	b.n	800134e <__aeabi_ddiv+0x532>
 8000f4a:	1a88      	subs	r0, r1, r2
 8000f4c:	4649      	mov	r1, r9
 8000f4e:	f7ff f97b 	bl	8000248 <__aeabi_uidivmod>
 8000f52:	9a01      	ldr	r2, [sp, #4]
 8000f54:	0436      	lsls	r6, r6, #16
 8000f56:	4342      	muls	r2, r0
 8000f58:	0409      	lsls	r1, r1, #16
 8000f5a:	0c36      	lsrs	r6, r6, #16
 8000f5c:	0003      	movs	r3, r0
 8000f5e:	430e      	orrs	r6, r1
 8000f60:	42b2      	cmp	r2, r6
 8000f62:	d904      	bls.n	8000f6e <__aeabi_ddiv+0x152>
 8000f64:	1936      	adds	r6, r6, r4
 8000f66:	3b01      	subs	r3, #1
 8000f68:	42b4      	cmp	r4, r6
 8000f6a:	d800      	bhi.n	8000f6e <__aeabi_ddiv+0x152>
 8000f6c:	e1e9      	b.n	8001342 <__aeabi_ddiv+0x526>
 8000f6e:	1ab0      	subs	r0, r6, r2
 8000f70:	4642      	mov	r2, r8
 8000f72:	9e00      	ldr	r6, [sp, #0]
 8000f74:	0412      	lsls	r2, r2, #16
 8000f76:	431a      	orrs	r2, r3
 8000f78:	0c33      	lsrs	r3, r6, #16
 8000f7a:	001f      	movs	r7, r3
 8000f7c:	0c11      	lsrs	r1, r2, #16
 8000f7e:	4690      	mov	r8, r2
 8000f80:	9302      	str	r3, [sp, #8]
 8000f82:	0413      	lsls	r3, r2, #16
 8000f84:	0432      	lsls	r2, r6, #16
 8000f86:	0c16      	lsrs	r6, r2, #16
 8000f88:	0032      	movs	r2, r6
 8000f8a:	0c1b      	lsrs	r3, r3, #16
 8000f8c:	435a      	muls	r2, r3
 8000f8e:	9603      	str	r6, [sp, #12]
 8000f90:	437b      	muls	r3, r7
 8000f92:	434e      	muls	r6, r1
 8000f94:	4379      	muls	r1, r7
 8000f96:	0c17      	lsrs	r7, r2, #16
 8000f98:	46bc      	mov	ip, r7
 8000f9a:	199b      	adds	r3, r3, r6
 8000f9c:	4463      	add	r3, ip
 8000f9e:	429e      	cmp	r6, r3
 8000fa0:	d903      	bls.n	8000faa <__aeabi_ddiv+0x18e>
 8000fa2:	2680      	movs	r6, #128	; 0x80
 8000fa4:	0276      	lsls	r6, r6, #9
 8000fa6:	46b4      	mov	ip, r6
 8000fa8:	4461      	add	r1, ip
 8000faa:	0c1e      	lsrs	r6, r3, #16
 8000fac:	1871      	adds	r1, r6, r1
 8000fae:	0416      	lsls	r6, r2, #16
 8000fb0:	041b      	lsls	r3, r3, #16
 8000fb2:	0c36      	lsrs	r6, r6, #16
 8000fb4:	199e      	adds	r6, r3, r6
 8000fb6:	4288      	cmp	r0, r1
 8000fb8:	d302      	bcc.n	8000fc0 <__aeabi_ddiv+0x1a4>
 8000fba:	d112      	bne.n	8000fe2 <__aeabi_ddiv+0x1c6>
 8000fbc:	42b5      	cmp	r5, r6
 8000fbe:	d210      	bcs.n	8000fe2 <__aeabi_ddiv+0x1c6>
 8000fc0:	4643      	mov	r3, r8
 8000fc2:	1e5a      	subs	r2, r3, #1
 8000fc4:	9b00      	ldr	r3, [sp, #0]
 8000fc6:	469c      	mov	ip, r3
 8000fc8:	4465      	add	r5, ip
 8000fca:	001f      	movs	r7, r3
 8000fcc:	429d      	cmp	r5, r3
 8000fce:	419b      	sbcs	r3, r3
 8000fd0:	425b      	negs	r3, r3
 8000fd2:	191b      	adds	r3, r3, r4
 8000fd4:	18c0      	adds	r0, r0, r3
 8000fd6:	4284      	cmp	r4, r0
 8000fd8:	d200      	bcs.n	8000fdc <__aeabi_ddiv+0x1c0>
 8000fda:	e19e      	b.n	800131a <__aeabi_ddiv+0x4fe>
 8000fdc:	d100      	bne.n	8000fe0 <__aeabi_ddiv+0x1c4>
 8000fde:	e199      	b.n	8001314 <__aeabi_ddiv+0x4f8>
 8000fe0:	4690      	mov	r8, r2
 8000fe2:	1bae      	subs	r6, r5, r6
 8000fe4:	42b5      	cmp	r5, r6
 8000fe6:	41ad      	sbcs	r5, r5
 8000fe8:	1a40      	subs	r0, r0, r1
 8000fea:	426d      	negs	r5, r5
 8000fec:	1b40      	subs	r0, r0, r5
 8000fee:	4284      	cmp	r4, r0
 8000ff0:	d100      	bne.n	8000ff4 <__aeabi_ddiv+0x1d8>
 8000ff2:	e1d2      	b.n	800139a <__aeabi_ddiv+0x57e>
 8000ff4:	4649      	mov	r1, r9
 8000ff6:	f7ff f927 	bl	8000248 <__aeabi_uidivmod>
 8000ffa:	9a01      	ldr	r2, [sp, #4]
 8000ffc:	040b      	lsls	r3, r1, #16
 8000ffe:	4342      	muls	r2, r0
 8001000:	0c31      	lsrs	r1, r6, #16
 8001002:	0005      	movs	r5, r0
 8001004:	4319      	orrs	r1, r3
 8001006:	428a      	cmp	r2, r1
 8001008:	d900      	bls.n	800100c <__aeabi_ddiv+0x1f0>
 800100a:	e16c      	b.n	80012e6 <__aeabi_ddiv+0x4ca>
 800100c:	1a88      	subs	r0, r1, r2
 800100e:	4649      	mov	r1, r9
 8001010:	f7ff f91a 	bl	8000248 <__aeabi_uidivmod>
 8001014:	9a01      	ldr	r2, [sp, #4]
 8001016:	0436      	lsls	r6, r6, #16
 8001018:	4342      	muls	r2, r0
 800101a:	0409      	lsls	r1, r1, #16
 800101c:	0c36      	lsrs	r6, r6, #16
 800101e:	0003      	movs	r3, r0
 8001020:	430e      	orrs	r6, r1
 8001022:	42b2      	cmp	r2, r6
 8001024:	d900      	bls.n	8001028 <__aeabi_ddiv+0x20c>
 8001026:	e153      	b.n	80012d0 <__aeabi_ddiv+0x4b4>
 8001028:	9803      	ldr	r0, [sp, #12]
 800102a:	1ab6      	subs	r6, r6, r2
 800102c:	0002      	movs	r2, r0
 800102e:	042d      	lsls	r5, r5, #16
 8001030:	431d      	orrs	r5, r3
 8001032:	9f02      	ldr	r7, [sp, #8]
 8001034:	042b      	lsls	r3, r5, #16
 8001036:	0c1b      	lsrs	r3, r3, #16
 8001038:	435a      	muls	r2, r3
 800103a:	437b      	muls	r3, r7
 800103c:	469c      	mov	ip, r3
 800103e:	0c29      	lsrs	r1, r5, #16
 8001040:	4348      	muls	r0, r1
 8001042:	0c13      	lsrs	r3, r2, #16
 8001044:	4484      	add	ip, r0
 8001046:	4463      	add	r3, ip
 8001048:	4379      	muls	r1, r7
 800104a:	4298      	cmp	r0, r3
 800104c:	d903      	bls.n	8001056 <__aeabi_ddiv+0x23a>
 800104e:	2080      	movs	r0, #128	; 0x80
 8001050:	0240      	lsls	r0, r0, #9
 8001052:	4684      	mov	ip, r0
 8001054:	4461      	add	r1, ip
 8001056:	0c18      	lsrs	r0, r3, #16
 8001058:	0412      	lsls	r2, r2, #16
 800105a:	041b      	lsls	r3, r3, #16
 800105c:	0c12      	lsrs	r2, r2, #16
 800105e:	1840      	adds	r0, r0, r1
 8001060:	189b      	adds	r3, r3, r2
 8001062:	4286      	cmp	r6, r0
 8001064:	d200      	bcs.n	8001068 <__aeabi_ddiv+0x24c>
 8001066:	e100      	b.n	800126a <__aeabi_ddiv+0x44e>
 8001068:	d100      	bne.n	800106c <__aeabi_ddiv+0x250>
 800106a:	e0fb      	b.n	8001264 <__aeabi_ddiv+0x448>
 800106c:	2301      	movs	r3, #1
 800106e:	431d      	orrs	r5, r3
 8001070:	4b49      	ldr	r3, [pc, #292]	; (8001198 <__aeabi_ddiv+0x37c>)
 8001072:	445b      	add	r3, fp
 8001074:	2b00      	cmp	r3, #0
 8001076:	dc00      	bgt.n	800107a <__aeabi_ddiv+0x25e>
 8001078:	e0aa      	b.n	80011d0 <__aeabi_ddiv+0x3b4>
 800107a:	076a      	lsls	r2, r5, #29
 800107c:	d000      	beq.n	8001080 <__aeabi_ddiv+0x264>
 800107e:	e13d      	b.n	80012fc <__aeabi_ddiv+0x4e0>
 8001080:	08e9      	lsrs	r1, r5, #3
 8001082:	4642      	mov	r2, r8
 8001084:	01d2      	lsls	r2, r2, #7
 8001086:	d506      	bpl.n	8001096 <__aeabi_ddiv+0x27a>
 8001088:	4642      	mov	r2, r8
 800108a:	4b44      	ldr	r3, [pc, #272]	; (800119c <__aeabi_ddiv+0x380>)
 800108c:	401a      	ands	r2, r3
 800108e:	2380      	movs	r3, #128	; 0x80
 8001090:	4690      	mov	r8, r2
 8001092:	00db      	lsls	r3, r3, #3
 8001094:	445b      	add	r3, fp
 8001096:	4a42      	ldr	r2, [pc, #264]	; (80011a0 <__aeabi_ddiv+0x384>)
 8001098:	4293      	cmp	r3, r2
 800109a:	dd00      	ble.n	800109e <__aeabi_ddiv+0x282>
 800109c:	e723      	b.n	8000ee6 <__aeabi_ddiv+0xca>
 800109e:	4642      	mov	r2, r8
 80010a0:	055b      	lsls	r3, r3, #21
 80010a2:	0755      	lsls	r5, r2, #29
 80010a4:	0252      	lsls	r2, r2, #9
 80010a6:	430d      	orrs	r5, r1
 80010a8:	0b12      	lsrs	r2, r2, #12
 80010aa:	0d5b      	lsrs	r3, r3, #21
 80010ac:	e70d      	b.n	8000eca <__aeabi_ddiv+0xae>
 80010ae:	4651      	mov	r1, sl
 80010b0:	4321      	orrs	r1, r4
 80010b2:	d100      	bne.n	80010b6 <__aeabi_ddiv+0x29a>
 80010b4:	e07c      	b.n	80011b0 <__aeabi_ddiv+0x394>
 80010b6:	2c00      	cmp	r4, #0
 80010b8:	d100      	bne.n	80010bc <__aeabi_ddiv+0x2a0>
 80010ba:	e0fb      	b.n	80012b4 <__aeabi_ddiv+0x498>
 80010bc:	0020      	movs	r0, r4
 80010be:	f001 fa1b 	bl	80024f8 <__clzsi2>
 80010c2:	0002      	movs	r2, r0
 80010c4:	3a0b      	subs	r2, #11
 80010c6:	231d      	movs	r3, #29
 80010c8:	1a9b      	subs	r3, r3, r2
 80010ca:	4652      	mov	r2, sl
 80010cc:	0001      	movs	r1, r0
 80010ce:	40da      	lsrs	r2, r3
 80010d0:	4653      	mov	r3, sl
 80010d2:	3908      	subs	r1, #8
 80010d4:	408b      	lsls	r3, r1
 80010d6:	408c      	lsls	r4, r1
 80010d8:	0019      	movs	r1, r3
 80010da:	4314      	orrs	r4, r2
 80010dc:	4b31      	ldr	r3, [pc, #196]	; (80011a4 <__aeabi_ddiv+0x388>)
 80010de:	4458      	add	r0, fp
 80010e0:	469b      	mov	fp, r3
 80010e2:	4483      	add	fp, r0
 80010e4:	2000      	movs	r0, #0
 80010e6:	e6d9      	b.n	8000e9c <__aeabi_ddiv+0x80>
 80010e8:	0003      	movs	r3, r0
 80010ea:	4323      	orrs	r3, r4
 80010ec:	4698      	mov	r8, r3
 80010ee:	d044      	beq.n	800117a <__aeabi_ddiv+0x35e>
 80010f0:	2c00      	cmp	r4, #0
 80010f2:	d100      	bne.n	80010f6 <__aeabi_ddiv+0x2da>
 80010f4:	e0cf      	b.n	8001296 <__aeabi_ddiv+0x47a>
 80010f6:	0020      	movs	r0, r4
 80010f8:	f001 f9fe 	bl	80024f8 <__clzsi2>
 80010fc:	0001      	movs	r1, r0
 80010fe:	0002      	movs	r2, r0
 8001100:	390b      	subs	r1, #11
 8001102:	231d      	movs	r3, #29
 8001104:	1a5b      	subs	r3, r3, r1
 8001106:	4649      	mov	r1, r9
 8001108:	0010      	movs	r0, r2
 800110a:	40d9      	lsrs	r1, r3
 800110c:	3808      	subs	r0, #8
 800110e:	4084      	lsls	r4, r0
 8001110:	000b      	movs	r3, r1
 8001112:	464d      	mov	r5, r9
 8001114:	4323      	orrs	r3, r4
 8001116:	4698      	mov	r8, r3
 8001118:	4085      	lsls	r5, r0
 800111a:	4b23      	ldr	r3, [pc, #140]	; (80011a8 <__aeabi_ddiv+0x38c>)
 800111c:	1a9b      	subs	r3, r3, r2
 800111e:	469b      	mov	fp, r3
 8001120:	2300      	movs	r3, #0
 8001122:	4699      	mov	r9, r3
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	e69e      	b.n	8000e66 <__aeabi_ddiv+0x4a>
 8001128:	0002      	movs	r2, r0
 800112a:	4322      	orrs	r2, r4
 800112c:	4690      	mov	r8, r2
 800112e:	d11d      	bne.n	800116c <__aeabi_ddiv+0x350>
 8001130:	2208      	movs	r2, #8
 8001132:	469b      	mov	fp, r3
 8001134:	2302      	movs	r3, #2
 8001136:	2500      	movs	r5, #0
 8001138:	4691      	mov	r9, r2
 800113a:	9300      	str	r3, [sp, #0]
 800113c:	e693      	b.n	8000e66 <__aeabi_ddiv+0x4a>
 800113e:	4651      	mov	r1, sl
 8001140:	4321      	orrs	r1, r4
 8001142:	d109      	bne.n	8001158 <__aeabi_ddiv+0x33c>
 8001144:	2302      	movs	r3, #2
 8001146:	464a      	mov	r2, r9
 8001148:	431a      	orrs	r2, r3
 800114a:	4b18      	ldr	r3, [pc, #96]	; (80011ac <__aeabi_ddiv+0x390>)
 800114c:	4691      	mov	r9, r2
 800114e:	469c      	mov	ip, r3
 8001150:	2400      	movs	r4, #0
 8001152:	2002      	movs	r0, #2
 8001154:	44e3      	add	fp, ip
 8001156:	e6a1      	b.n	8000e9c <__aeabi_ddiv+0x80>
 8001158:	2303      	movs	r3, #3
 800115a:	464a      	mov	r2, r9
 800115c:	431a      	orrs	r2, r3
 800115e:	4b13      	ldr	r3, [pc, #76]	; (80011ac <__aeabi_ddiv+0x390>)
 8001160:	4691      	mov	r9, r2
 8001162:	469c      	mov	ip, r3
 8001164:	4651      	mov	r1, sl
 8001166:	2003      	movs	r0, #3
 8001168:	44e3      	add	fp, ip
 800116a:	e697      	b.n	8000e9c <__aeabi_ddiv+0x80>
 800116c:	220c      	movs	r2, #12
 800116e:	469b      	mov	fp, r3
 8001170:	2303      	movs	r3, #3
 8001172:	46a0      	mov	r8, r4
 8001174:	4691      	mov	r9, r2
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	e675      	b.n	8000e66 <__aeabi_ddiv+0x4a>
 800117a:	2304      	movs	r3, #4
 800117c:	4699      	mov	r9, r3
 800117e:	2300      	movs	r3, #0
 8001180:	469b      	mov	fp, r3
 8001182:	3301      	adds	r3, #1
 8001184:	2500      	movs	r5, #0
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	e66d      	b.n	8000e66 <__aeabi_ddiv+0x4a>
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	000007ff 	.word	0x000007ff
 8001190:	fffffc01 	.word	0xfffffc01
 8001194:	0800a734 	.word	0x0800a734
 8001198:	000003ff 	.word	0x000003ff
 800119c:	feffffff 	.word	0xfeffffff
 80011a0:	000007fe 	.word	0x000007fe
 80011a4:	000003f3 	.word	0x000003f3
 80011a8:	fffffc0d 	.word	0xfffffc0d
 80011ac:	fffff801 	.word	0xfffff801
 80011b0:	464a      	mov	r2, r9
 80011b2:	2301      	movs	r3, #1
 80011b4:	431a      	orrs	r2, r3
 80011b6:	4691      	mov	r9, r2
 80011b8:	2400      	movs	r4, #0
 80011ba:	2001      	movs	r0, #1
 80011bc:	e66e      	b.n	8000e9c <__aeabi_ddiv+0x80>
 80011be:	2300      	movs	r3, #0
 80011c0:	2280      	movs	r2, #128	; 0x80
 80011c2:	469a      	mov	sl, r3
 80011c4:	2500      	movs	r5, #0
 80011c6:	4b88      	ldr	r3, [pc, #544]	; (80013e8 <__aeabi_ddiv+0x5cc>)
 80011c8:	0312      	lsls	r2, r2, #12
 80011ca:	e67e      	b.n	8000eca <__aeabi_ddiv+0xae>
 80011cc:	2501      	movs	r5, #1
 80011ce:	426d      	negs	r5, r5
 80011d0:	2201      	movs	r2, #1
 80011d2:	1ad2      	subs	r2, r2, r3
 80011d4:	2a38      	cmp	r2, #56	; 0x38
 80011d6:	dd00      	ble.n	80011da <__aeabi_ddiv+0x3be>
 80011d8:	e674      	b.n	8000ec4 <__aeabi_ddiv+0xa8>
 80011da:	2a1f      	cmp	r2, #31
 80011dc:	dc00      	bgt.n	80011e0 <__aeabi_ddiv+0x3c4>
 80011de:	e0bd      	b.n	800135c <__aeabi_ddiv+0x540>
 80011e0:	211f      	movs	r1, #31
 80011e2:	4249      	negs	r1, r1
 80011e4:	1acb      	subs	r3, r1, r3
 80011e6:	4641      	mov	r1, r8
 80011e8:	40d9      	lsrs	r1, r3
 80011ea:	000b      	movs	r3, r1
 80011ec:	2a20      	cmp	r2, #32
 80011ee:	d004      	beq.n	80011fa <__aeabi_ddiv+0x3de>
 80011f0:	4641      	mov	r1, r8
 80011f2:	4a7e      	ldr	r2, [pc, #504]	; (80013ec <__aeabi_ddiv+0x5d0>)
 80011f4:	445a      	add	r2, fp
 80011f6:	4091      	lsls	r1, r2
 80011f8:	430d      	orrs	r5, r1
 80011fa:	0029      	movs	r1, r5
 80011fc:	1e4a      	subs	r2, r1, #1
 80011fe:	4191      	sbcs	r1, r2
 8001200:	4319      	orrs	r1, r3
 8001202:	2307      	movs	r3, #7
 8001204:	001d      	movs	r5, r3
 8001206:	2200      	movs	r2, #0
 8001208:	400d      	ands	r5, r1
 800120a:	420b      	tst	r3, r1
 800120c:	d100      	bne.n	8001210 <__aeabi_ddiv+0x3f4>
 800120e:	e0d0      	b.n	80013b2 <__aeabi_ddiv+0x596>
 8001210:	220f      	movs	r2, #15
 8001212:	2300      	movs	r3, #0
 8001214:	400a      	ands	r2, r1
 8001216:	2a04      	cmp	r2, #4
 8001218:	d100      	bne.n	800121c <__aeabi_ddiv+0x400>
 800121a:	e0c7      	b.n	80013ac <__aeabi_ddiv+0x590>
 800121c:	1d0a      	adds	r2, r1, #4
 800121e:	428a      	cmp	r2, r1
 8001220:	4189      	sbcs	r1, r1
 8001222:	4249      	negs	r1, r1
 8001224:	185b      	adds	r3, r3, r1
 8001226:	0011      	movs	r1, r2
 8001228:	021a      	lsls	r2, r3, #8
 800122a:	d400      	bmi.n	800122e <__aeabi_ddiv+0x412>
 800122c:	e0be      	b.n	80013ac <__aeabi_ddiv+0x590>
 800122e:	2301      	movs	r3, #1
 8001230:	2200      	movs	r2, #0
 8001232:	2500      	movs	r5, #0
 8001234:	e649      	b.n	8000eca <__aeabi_ddiv+0xae>
 8001236:	2280      	movs	r2, #128	; 0x80
 8001238:	4643      	mov	r3, r8
 800123a:	0312      	lsls	r2, r2, #12
 800123c:	4213      	tst	r3, r2
 800123e:	d008      	beq.n	8001252 <__aeabi_ddiv+0x436>
 8001240:	4214      	tst	r4, r2
 8001242:	d106      	bne.n	8001252 <__aeabi_ddiv+0x436>
 8001244:	4322      	orrs	r2, r4
 8001246:	0312      	lsls	r2, r2, #12
 8001248:	46ba      	mov	sl, r7
 800124a:	000d      	movs	r5, r1
 800124c:	4b66      	ldr	r3, [pc, #408]	; (80013e8 <__aeabi_ddiv+0x5cc>)
 800124e:	0b12      	lsrs	r2, r2, #12
 8001250:	e63b      	b.n	8000eca <__aeabi_ddiv+0xae>
 8001252:	2280      	movs	r2, #128	; 0x80
 8001254:	4643      	mov	r3, r8
 8001256:	0312      	lsls	r2, r2, #12
 8001258:	431a      	orrs	r2, r3
 800125a:	0312      	lsls	r2, r2, #12
 800125c:	46b2      	mov	sl, r6
 800125e:	4b62      	ldr	r3, [pc, #392]	; (80013e8 <__aeabi_ddiv+0x5cc>)
 8001260:	0b12      	lsrs	r2, r2, #12
 8001262:	e632      	b.n	8000eca <__aeabi_ddiv+0xae>
 8001264:	2b00      	cmp	r3, #0
 8001266:	d100      	bne.n	800126a <__aeabi_ddiv+0x44e>
 8001268:	e702      	b.n	8001070 <__aeabi_ddiv+0x254>
 800126a:	19a6      	adds	r6, r4, r6
 800126c:	1e6a      	subs	r2, r5, #1
 800126e:	42a6      	cmp	r6, r4
 8001270:	d200      	bcs.n	8001274 <__aeabi_ddiv+0x458>
 8001272:	e089      	b.n	8001388 <__aeabi_ddiv+0x56c>
 8001274:	4286      	cmp	r6, r0
 8001276:	d200      	bcs.n	800127a <__aeabi_ddiv+0x45e>
 8001278:	e09f      	b.n	80013ba <__aeabi_ddiv+0x59e>
 800127a:	d100      	bne.n	800127e <__aeabi_ddiv+0x462>
 800127c:	e0af      	b.n	80013de <__aeabi_ddiv+0x5c2>
 800127e:	0015      	movs	r5, r2
 8001280:	e6f4      	b.n	800106c <__aeabi_ddiv+0x250>
 8001282:	42a9      	cmp	r1, r5
 8001284:	d900      	bls.n	8001288 <__aeabi_ddiv+0x46c>
 8001286:	e63c      	b.n	8000f02 <__aeabi_ddiv+0xe6>
 8001288:	4643      	mov	r3, r8
 800128a:	07de      	lsls	r6, r3, #31
 800128c:	0858      	lsrs	r0, r3, #1
 800128e:	086b      	lsrs	r3, r5, #1
 8001290:	431e      	orrs	r6, r3
 8001292:	07ed      	lsls	r5, r5, #31
 8001294:	e63c      	b.n	8000f10 <__aeabi_ddiv+0xf4>
 8001296:	f001 f92f 	bl	80024f8 <__clzsi2>
 800129a:	0001      	movs	r1, r0
 800129c:	0002      	movs	r2, r0
 800129e:	3115      	adds	r1, #21
 80012a0:	3220      	adds	r2, #32
 80012a2:	291c      	cmp	r1, #28
 80012a4:	dc00      	bgt.n	80012a8 <__aeabi_ddiv+0x48c>
 80012a6:	e72c      	b.n	8001102 <__aeabi_ddiv+0x2e6>
 80012a8:	464b      	mov	r3, r9
 80012aa:	3808      	subs	r0, #8
 80012ac:	4083      	lsls	r3, r0
 80012ae:	2500      	movs	r5, #0
 80012b0:	4698      	mov	r8, r3
 80012b2:	e732      	b.n	800111a <__aeabi_ddiv+0x2fe>
 80012b4:	f001 f920 	bl	80024f8 <__clzsi2>
 80012b8:	0003      	movs	r3, r0
 80012ba:	001a      	movs	r2, r3
 80012bc:	3215      	adds	r2, #21
 80012be:	3020      	adds	r0, #32
 80012c0:	2a1c      	cmp	r2, #28
 80012c2:	dc00      	bgt.n	80012c6 <__aeabi_ddiv+0x4aa>
 80012c4:	e6ff      	b.n	80010c6 <__aeabi_ddiv+0x2aa>
 80012c6:	4654      	mov	r4, sl
 80012c8:	3b08      	subs	r3, #8
 80012ca:	2100      	movs	r1, #0
 80012cc:	409c      	lsls	r4, r3
 80012ce:	e705      	b.n	80010dc <__aeabi_ddiv+0x2c0>
 80012d0:	1936      	adds	r6, r6, r4
 80012d2:	3b01      	subs	r3, #1
 80012d4:	42b4      	cmp	r4, r6
 80012d6:	d900      	bls.n	80012da <__aeabi_ddiv+0x4be>
 80012d8:	e6a6      	b.n	8001028 <__aeabi_ddiv+0x20c>
 80012da:	42b2      	cmp	r2, r6
 80012dc:	d800      	bhi.n	80012e0 <__aeabi_ddiv+0x4c4>
 80012de:	e6a3      	b.n	8001028 <__aeabi_ddiv+0x20c>
 80012e0:	1e83      	subs	r3, r0, #2
 80012e2:	1936      	adds	r6, r6, r4
 80012e4:	e6a0      	b.n	8001028 <__aeabi_ddiv+0x20c>
 80012e6:	1909      	adds	r1, r1, r4
 80012e8:	3d01      	subs	r5, #1
 80012ea:	428c      	cmp	r4, r1
 80012ec:	d900      	bls.n	80012f0 <__aeabi_ddiv+0x4d4>
 80012ee:	e68d      	b.n	800100c <__aeabi_ddiv+0x1f0>
 80012f0:	428a      	cmp	r2, r1
 80012f2:	d800      	bhi.n	80012f6 <__aeabi_ddiv+0x4da>
 80012f4:	e68a      	b.n	800100c <__aeabi_ddiv+0x1f0>
 80012f6:	1e85      	subs	r5, r0, #2
 80012f8:	1909      	adds	r1, r1, r4
 80012fa:	e687      	b.n	800100c <__aeabi_ddiv+0x1f0>
 80012fc:	220f      	movs	r2, #15
 80012fe:	402a      	ands	r2, r5
 8001300:	2a04      	cmp	r2, #4
 8001302:	d100      	bne.n	8001306 <__aeabi_ddiv+0x4ea>
 8001304:	e6bc      	b.n	8001080 <__aeabi_ddiv+0x264>
 8001306:	1d29      	adds	r1, r5, #4
 8001308:	42a9      	cmp	r1, r5
 800130a:	41ad      	sbcs	r5, r5
 800130c:	426d      	negs	r5, r5
 800130e:	08c9      	lsrs	r1, r1, #3
 8001310:	44a8      	add	r8, r5
 8001312:	e6b6      	b.n	8001082 <__aeabi_ddiv+0x266>
 8001314:	42af      	cmp	r7, r5
 8001316:	d900      	bls.n	800131a <__aeabi_ddiv+0x4fe>
 8001318:	e662      	b.n	8000fe0 <__aeabi_ddiv+0x1c4>
 800131a:	4281      	cmp	r1, r0
 800131c:	d804      	bhi.n	8001328 <__aeabi_ddiv+0x50c>
 800131e:	d000      	beq.n	8001322 <__aeabi_ddiv+0x506>
 8001320:	e65e      	b.n	8000fe0 <__aeabi_ddiv+0x1c4>
 8001322:	42ae      	cmp	r6, r5
 8001324:	d800      	bhi.n	8001328 <__aeabi_ddiv+0x50c>
 8001326:	e65b      	b.n	8000fe0 <__aeabi_ddiv+0x1c4>
 8001328:	2302      	movs	r3, #2
 800132a:	425b      	negs	r3, r3
 800132c:	469c      	mov	ip, r3
 800132e:	9b00      	ldr	r3, [sp, #0]
 8001330:	44e0      	add	r8, ip
 8001332:	469c      	mov	ip, r3
 8001334:	4465      	add	r5, ip
 8001336:	429d      	cmp	r5, r3
 8001338:	419b      	sbcs	r3, r3
 800133a:	425b      	negs	r3, r3
 800133c:	191b      	adds	r3, r3, r4
 800133e:	18c0      	adds	r0, r0, r3
 8001340:	e64f      	b.n	8000fe2 <__aeabi_ddiv+0x1c6>
 8001342:	42b2      	cmp	r2, r6
 8001344:	d800      	bhi.n	8001348 <__aeabi_ddiv+0x52c>
 8001346:	e612      	b.n	8000f6e <__aeabi_ddiv+0x152>
 8001348:	1e83      	subs	r3, r0, #2
 800134a:	1936      	adds	r6, r6, r4
 800134c:	e60f      	b.n	8000f6e <__aeabi_ddiv+0x152>
 800134e:	428a      	cmp	r2, r1
 8001350:	d800      	bhi.n	8001354 <__aeabi_ddiv+0x538>
 8001352:	e5fa      	b.n	8000f4a <__aeabi_ddiv+0x12e>
 8001354:	1e83      	subs	r3, r0, #2
 8001356:	4698      	mov	r8, r3
 8001358:	1909      	adds	r1, r1, r4
 800135a:	e5f6      	b.n	8000f4a <__aeabi_ddiv+0x12e>
 800135c:	4b24      	ldr	r3, [pc, #144]	; (80013f0 <__aeabi_ddiv+0x5d4>)
 800135e:	0028      	movs	r0, r5
 8001360:	445b      	add	r3, fp
 8001362:	4641      	mov	r1, r8
 8001364:	409d      	lsls	r5, r3
 8001366:	4099      	lsls	r1, r3
 8001368:	40d0      	lsrs	r0, r2
 800136a:	1e6b      	subs	r3, r5, #1
 800136c:	419d      	sbcs	r5, r3
 800136e:	4643      	mov	r3, r8
 8001370:	4301      	orrs	r1, r0
 8001372:	4329      	orrs	r1, r5
 8001374:	40d3      	lsrs	r3, r2
 8001376:	074a      	lsls	r2, r1, #29
 8001378:	d100      	bne.n	800137c <__aeabi_ddiv+0x560>
 800137a:	e755      	b.n	8001228 <__aeabi_ddiv+0x40c>
 800137c:	220f      	movs	r2, #15
 800137e:	400a      	ands	r2, r1
 8001380:	2a04      	cmp	r2, #4
 8001382:	d000      	beq.n	8001386 <__aeabi_ddiv+0x56a>
 8001384:	e74a      	b.n	800121c <__aeabi_ddiv+0x400>
 8001386:	e74f      	b.n	8001228 <__aeabi_ddiv+0x40c>
 8001388:	0015      	movs	r5, r2
 800138a:	4286      	cmp	r6, r0
 800138c:	d000      	beq.n	8001390 <__aeabi_ddiv+0x574>
 800138e:	e66d      	b.n	800106c <__aeabi_ddiv+0x250>
 8001390:	9a00      	ldr	r2, [sp, #0]
 8001392:	429a      	cmp	r2, r3
 8001394:	d000      	beq.n	8001398 <__aeabi_ddiv+0x57c>
 8001396:	e669      	b.n	800106c <__aeabi_ddiv+0x250>
 8001398:	e66a      	b.n	8001070 <__aeabi_ddiv+0x254>
 800139a:	4b16      	ldr	r3, [pc, #88]	; (80013f4 <__aeabi_ddiv+0x5d8>)
 800139c:	445b      	add	r3, fp
 800139e:	2b00      	cmp	r3, #0
 80013a0:	dc00      	bgt.n	80013a4 <__aeabi_ddiv+0x588>
 80013a2:	e713      	b.n	80011cc <__aeabi_ddiv+0x3b0>
 80013a4:	2501      	movs	r5, #1
 80013a6:	2100      	movs	r1, #0
 80013a8:	44a8      	add	r8, r5
 80013aa:	e66a      	b.n	8001082 <__aeabi_ddiv+0x266>
 80013ac:	075d      	lsls	r5, r3, #29
 80013ae:	025b      	lsls	r3, r3, #9
 80013b0:	0b1a      	lsrs	r2, r3, #12
 80013b2:	08c9      	lsrs	r1, r1, #3
 80013b4:	2300      	movs	r3, #0
 80013b6:	430d      	orrs	r5, r1
 80013b8:	e587      	b.n	8000eca <__aeabi_ddiv+0xae>
 80013ba:	9900      	ldr	r1, [sp, #0]
 80013bc:	3d02      	subs	r5, #2
 80013be:	004a      	lsls	r2, r1, #1
 80013c0:	428a      	cmp	r2, r1
 80013c2:	41bf      	sbcs	r7, r7
 80013c4:	427f      	negs	r7, r7
 80013c6:	193f      	adds	r7, r7, r4
 80013c8:	19f6      	adds	r6, r6, r7
 80013ca:	9200      	str	r2, [sp, #0]
 80013cc:	e7dd      	b.n	800138a <__aeabi_ddiv+0x56e>
 80013ce:	2280      	movs	r2, #128	; 0x80
 80013d0:	4643      	mov	r3, r8
 80013d2:	0312      	lsls	r2, r2, #12
 80013d4:	431a      	orrs	r2, r3
 80013d6:	0312      	lsls	r2, r2, #12
 80013d8:	4b03      	ldr	r3, [pc, #12]	; (80013e8 <__aeabi_ddiv+0x5cc>)
 80013da:	0b12      	lsrs	r2, r2, #12
 80013dc:	e575      	b.n	8000eca <__aeabi_ddiv+0xae>
 80013de:	9900      	ldr	r1, [sp, #0]
 80013e0:	4299      	cmp	r1, r3
 80013e2:	d3ea      	bcc.n	80013ba <__aeabi_ddiv+0x59e>
 80013e4:	0015      	movs	r5, r2
 80013e6:	e7d3      	b.n	8001390 <__aeabi_ddiv+0x574>
 80013e8:	000007ff 	.word	0x000007ff
 80013ec:	0000043e 	.word	0x0000043e
 80013f0:	0000041e 	.word	0x0000041e
 80013f4:	000003ff 	.word	0x000003ff

080013f8 <__eqdf2>:
 80013f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013fa:	464e      	mov	r6, r9
 80013fc:	4645      	mov	r5, r8
 80013fe:	46de      	mov	lr, fp
 8001400:	4657      	mov	r7, sl
 8001402:	4690      	mov	r8, r2
 8001404:	b5e0      	push	{r5, r6, r7, lr}
 8001406:	0017      	movs	r7, r2
 8001408:	031a      	lsls	r2, r3, #12
 800140a:	0b12      	lsrs	r2, r2, #12
 800140c:	0005      	movs	r5, r0
 800140e:	4684      	mov	ip, r0
 8001410:	4819      	ldr	r0, [pc, #100]	; (8001478 <__eqdf2+0x80>)
 8001412:	030e      	lsls	r6, r1, #12
 8001414:	004c      	lsls	r4, r1, #1
 8001416:	4691      	mov	r9, r2
 8001418:	005a      	lsls	r2, r3, #1
 800141a:	0fdb      	lsrs	r3, r3, #31
 800141c:	469b      	mov	fp, r3
 800141e:	0b36      	lsrs	r6, r6, #12
 8001420:	0d64      	lsrs	r4, r4, #21
 8001422:	0fc9      	lsrs	r1, r1, #31
 8001424:	0d52      	lsrs	r2, r2, #21
 8001426:	4284      	cmp	r4, r0
 8001428:	d019      	beq.n	800145e <__eqdf2+0x66>
 800142a:	4282      	cmp	r2, r0
 800142c:	d010      	beq.n	8001450 <__eqdf2+0x58>
 800142e:	2001      	movs	r0, #1
 8001430:	4294      	cmp	r4, r2
 8001432:	d10e      	bne.n	8001452 <__eqdf2+0x5a>
 8001434:	454e      	cmp	r6, r9
 8001436:	d10c      	bne.n	8001452 <__eqdf2+0x5a>
 8001438:	2001      	movs	r0, #1
 800143a:	45c4      	cmp	ip, r8
 800143c:	d109      	bne.n	8001452 <__eqdf2+0x5a>
 800143e:	4559      	cmp	r1, fp
 8001440:	d017      	beq.n	8001472 <__eqdf2+0x7a>
 8001442:	2c00      	cmp	r4, #0
 8001444:	d105      	bne.n	8001452 <__eqdf2+0x5a>
 8001446:	0030      	movs	r0, r6
 8001448:	4328      	orrs	r0, r5
 800144a:	1e43      	subs	r3, r0, #1
 800144c:	4198      	sbcs	r0, r3
 800144e:	e000      	b.n	8001452 <__eqdf2+0x5a>
 8001450:	2001      	movs	r0, #1
 8001452:	bcf0      	pop	{r4, r5, r6, r7}
 8001454:	46bb      	mov	fp, r7
 8001456:	46b2      	mov	sl, r6
 8001458:	46a9      	mov	r9, r5
 800145a:	46a0      	mov	r8, r4
 800145c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800145e:	0033      	movs	r3, r6
 8001460:	2001      	movs	r0, #1
 8001462:	432b      	orrs	r3, r5
 8001464:	d1f5      	bne.n	8001452 <__eqdf2+0x5a>
 8001466:	42a2      	cmp	r2, r4
 8001468:	d1f3      	bne.n	8001452 <__eqdf2+0x5a>
 800146a:	464b      	mov	r3, r9
 800146c:	433b      	orrs	r3, r7
 800146e:	d1f0      	bne.n	8001452 <__eqdf2+0x5a>
 8001470:	e7e2      	b.n	8001438 <__eqdf2+0x40>
 8001472:	2000      	movs	r0, #0
 8001474:	e7ed      	b.n	8001452 <__eqdf2+0x5a>
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	000007ff 	.word	0x000007ff

0800147c <__gedf2>:
 800147c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800147e:	4647      	mov	r7, r8
 8001480:	46ce      	mov	lr, r9
 8001482:	0004      	movs	r4, r0
 8001484:	0018      	movs	r0, r3
 8001486:	0016      	movs	r6, r2
 8001488:	031b      	lsls	r3, r3, #12
 800148a:	0b1b      	lsrs	r3, r3, #12
 800148c:	4d2d      	ldr	r5, [pc, #180]	; (8001544 <__gedf2+0xc8>)
 800148e:	004a      	lsls	r2, r1, #1
 8001490:	4699      	mov	r9, r3
 8001492:	b580      	push	{r7, lr}
 8001494:	0043      	lsls	r3, r0, #1
 8001496:	030f      	lsls	r7, r1, #12
 8001498:	46a4      	mov	ip, r4
 800149a:	46b0      	mov	r8, r6
 800149c:	0b3f      	lsrs	r7, r7, #12
 800149e:	0d52      	lsrs	r2, r2, #21
 80014a0:	0fc9      	lsrs	r1, r1, #31
 80014a2:	0d5b      	lsrs	r3, r3, #21
 80014a4:	0fc0      	lsrs	r0, r0, #31
 80014a6:	42aa      	cmp	r2, r5
 80014a8:	d021      	beq.n	80014ee <__gedf2+0x72>
 80014aa:	42ab      	cmp	r3, r5
 80014ac:	d013      	beq.n	80014d6 <__gedf2+0x5a>
 80014ae:	2a00      	cmp	r2, #0
 80014b0:	d122      	bne.n	80014f8 <__gedf2+0x7c>
 80014b2:	433c      	orrs	r4, r7
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d102      	bne.n	80014be <__gedf2+0x42>
 80014b8:	464d      	mov	r5, r9
 80014ba:	432e      	orrs	r6, r5
 80014bc:	d022      	beq.n	8001504 <__gedf2+0x88>
 80014be:	2c00      	cmp	r4, #0
 80014c0:	d010      	beq.n	80014e4 <__gedf2+0x68>
 80014c2:	4281      	cmp	r1, r0
 80014c4:	d022      	beq.n	800150c <__gedf2+0x90>
 80014c6:	2002      	movs	r0, #2
 80014c8:	3901      	subs	r1, #1
 80014ca:	4008      	ands	r0, r1
 80014cc:	3801      	subs	r0, #1
 80014ce:	bcc0      	pop	{r6, r7}
 80014d0:	46b9      	mov	r9, r7
 80014d2:	46b0      	mov	r8, r6
 80014d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014d6:	464d      	mov	r5, r9
 80014d8:	432e      	orrs	r6, r5
 80014da:	d129      	bne.n	8001530 <__gedf2+0xb4>
 80014dc:	2a00      	cmp	r2, #0
 80014de:	d1f0      	bne.n	80014c2 <__gedf2+0x46>
 80014e0:	433c      	orrs	r4, r7
 80014e2:	d1ee      	bne.n	80014c2 <__gedf2+0x46>
 80014e4:	2800      	cmp	r0, #0
 80014e6:	d1f2      	bne.n	80014ce <__gedf2+0x52>
 80014e8:	2001      	movs	r0, #1
 80014ea:	4240      	negs	r0, r0
 80014ec:	e7ef      	b.n	80014ce <__gedf2+0x52>
 80014ee:	003d      	movs	r5, r7
 80014f0:	4325      	orrs	r5, r4
 80014f2:	d11d      	bne.n	8001530 <__gedf2+0xb4>
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d0ee      	beq.n	80014d6 <__gedf2+0x5a>
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d1e2      	bne.n	80014c2 <__gedf2+0x46>
 80014fc:	464c      	mov	r4, r9
 80014fe:	4326      	orrs	r6, r4
 8001500:	d1df      	bne.n	80014c2 <__gedf2+0x46>
 8001502:	e7e0      	b.n	80014c6 <__gedf2+0x4a>
 8001504:	2000      	movs	r0, #0
 8001506:	2c00      	cmp	r4, #0
 8001508:	d0e1      	beq.n	80014ce <__gedf2+0x52>
 800150a:	e7dc      	b.n	80014c6 <__gedf2+0x4a>
 800150c:	429a      	cmp	r2, r3
 800150e:	dc0a      	bgt.n	8001526 <__gedf2+0xaa>
 8001510:	dbe8      	blt.n	80014e4 <__gedf2+0x68>
 8001512:	454f      	cmp	r7, r9
 8001514:	d8d7      	bhi.n	80014c6 <__gedf2+0x4a>
 8001516:	d00e      	beq.n	8001536 <__gedf2+0xba>
 8001518:	2000      	movs	r0, #0
 800151a:	454f      	cmp	r7, r9
 800151c:	d2d7      	bcs.n	80014ce <__gedf2+0x52>
 800151e:	2900      	cmp	r1, #0
 8001520:	d0e2      	beq.n	80014e8 <__gedf2+0x6c>
 8001522:	0008      	movs	r0, r1
 8001524:	e7d3      	b.n	80014ce <__gedf2+0x52>
 8001526:	4243      	negs	r3, r0
 8001528:	4158      	adcs	r0, r3
 800152a:	0040      	lsls	r0, r0, #1
 800152c:	3801      	subs	r0, #1
 800152e:	e7ce      	b.n	80014ce <__gedf2+0x52>
 8001530:	2002      	movs	r0, #2
 8001532:	4240      	negs	r0, r0
 8001534:	e7cb      	b.n	80014ce <__gedf2+0x52>
 8001536:	45c4      	cmp	ip, r8
 8001538:	d8c5      	bhi.n	80014c6 <__gedf2+0x4a>
 800153a:	2000      	movs	r0, #0
 800153c:	45c4      	cmp	ip, r8
 800153e:	d2c6      	bcs.n	80014ce <__gedf2+0x52>
 8001540:	e7ed      	b.n	800151e <__gedf2+0xa2>
 8001542:	46c0      	nop			; (mov r8, r8)
 8001544:	000007ff 	.word	0x000007ff

08001548 <__ledf2>:
 8001548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800154a:	4647      	mov	r7, r8
 800154c:	46ce      	mov	lr, r9
 800154e:	0004      	movs	r4, r0
 8001550:	0018      	movs	r0, r3
 8001552:	0016      	movs	r6, r2
 8001554:	031b      	lsls	r3, r3, #12
 8001556:	0b1b      	lsrs	r3, r3, #12
 8001558:	4d2c      	ldr	r5, [pc, #176]	; (800160c <__ledf2+0xc4>)
 800155a:	004a      	lsls	r2, r1, #1
 800155c:	4699      	mov	r9, r3
 800155e:	b580      	push	{r7, lr}
 8001560:	0043      	lsls	r3, r0, #1
 8001562:	030f      	lsls	r7, r1, #12
 8001564:	46a4      	mov	ip, r4
 8001566:	46b0      	mov	r8, r6
 8001568:	0b3f      	lsrs	r7, r7, #12
 800156a:	0d52      	lsrs	r2, r2, #21
 800156c:	0fc9      	lsrs	r1, r1, #31
 800156e:	0d5b      	lsrs	r3, r3, #21
 8001570:	0fc0      	lsrs	r0, r0, #31
 8001572:	42aa      	cmp	r2, r5
 8001574:	d00d      	beq.n	8001592 <__ledf2+0x4a>
 8001576:	42ab      	cmp	r3, r5
 8001578:	d010      	beq.n	800159c <__ledf2+0x54>
 800157a:	2a00      	cmp	r2, #0
 800157c:	d127      	bne.n	80015ce <__ledf2+0x86>
 800157e:	433c      	orrs	r4, r7
 8001580:	2b00      	cmp	r3, #0
 8001582:	d111      	bne.n	80015a8 <__ledf2+0x60>
 8001584:	464d      	mov	r5, r9
 8001586:	432e      	orrs	r6, r5
 8001588:	d10e      	bne.n	80015a8 <__ledf2+0x60>
 800158a:	2000      	movs	r0, #0
 800158c:	2c00      	cmp	r4, #0
 800158e:	d015      	beq.n	80015bc <__ledf2+0x74>
 8001590:	e00e      	b.n	80015b0 <__ledf2+0x68>
 8001592:	003d      	movs	r5, r7
 8001594:	4325      	orrs	r5, r4
 8001596:	d110      	bne.n	80015ba <__ledf2+0x72>
 8001598:	4293      	cmp	r3, r2
 800159a:	d118      	bne.n	80015ce <__ledf2+0x86>
 800159c:	464d      	mov	r5, r9
 800159e:	432e      	orrs	r6, r5
 80015a0:	d10b      	bne.n	80015ba <__ledf2+0x72>
 80015a2:	2a00      	cmp	r2, #0
 80015a4:	d102      	bne.n	80015ac <__ledf2+0x64>
 80015a6:	433c      	orrs	r4, r7
 80015a8:	2c00      	cmp	r4, #0
 80015aa:	d00b      	beq.n	80015c4 <__ledf2+0x7c>
 80015ac:	4281      	cmp	r1, r0
 80015ae:	d014      	beq.n	80015da <__ledf2+0x92>
 80015b0:	2002      	movs	r0, #2
 80015b2:	3901      	subs	r1, #1
 80015b4:	4008      	ands	r0, r1
 80015b6:	3801      	subs	r0, #1
 80015b8:	e000      	b.n	80015bc <__ledf2+0x74>
 80015ba:	2002      	movs	r0, #2
 80015bc:	bcc0      	pop	{r6, r7}
 80015be:	46b9      	mov	r9, r7
 80015c0:	46b0      	mov	r8, r6
 80015c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015c4:	2800      	cmp	r0, #0
 80015c6:	d1f9      	bne.n	80015bc <__ledf2+0x74>
 80015c8:	2001      	movs	r0, #1
 80015ca:	4240      	negs	r0, r0
 80015cc:	e7f6      	b.n	80015bc <__ledf2+0x74>
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d1ec      	bne.n	80015ac <__ledf2+0x64>
 80015d2:	464c      	mov	r4, r9
 80015d4:	4326      	orrs	r6, r4
 80015d6:	d1e9      	bne.n	80015ac <__ledf2+0x64>
 80015d8:	e7ea      	b.n	80015b0 <__ledf2+0x68>
 80015da:	429a      	cmp	r2, r3
 80015dc:	dd04      	ble.n	80015e8 <__ledf2+0xa0>
 80015de:	4243      	negs	r3, r0
 80015e0:	4158      	adcs	r0, r3
 80015e2:	0040      	lsls	r0, r0, #1
 80015e4:	3801      	subs	r0, #1
 80015e6:	e7e9      	b.n	80015bc <__ledf2+0x74>
 80015e8:	429a      	cmp	r2, r3
 80015ea:	dbeb      	blt.n	80015c4 <__ledf2+0x7c>
 80015ec:	454f      	cmp	r7, r9
 80015ee:	d8df      	bhi.n	80015b0 <__ledf2+0x68>
 80015f0:	d006      	beq.n	8001600 <__ledf2+0xb8>
 80015f2:	2000      	movs	r0, #0
 80015f4:	454f      	cmp	r7, r9
 80015f6:	d2e1      	bcs.n	80015bc <__ledf2+0x74>
 80015f8:	2900      	cmp	r1, #0
 80015fa:	d0e5      	beq.n	80015c8 <__ledf2+0x80>
 80015fc:	0008      	movs	r0, r1
 80015fe:	e7dd      	b.n	80015bc <__ledf2+0x74>
 8001600:	45c4      	cmp	ip, r8
 8001602:	d8d5      	bhi.n	80015b0 <__ledf2+0x68>
 8001604:	2000      	movs	r0, #0
 8001606:	45c4      	cmp	ip, r8
 8001608:	d2d8      	bcs.n	80015bc <__ledf2+0x74>
 800160a:	e7f5      	b.n	80015f8 <__ledf2+0xb0>
 800160c:	000007ff 	.word	0x000007ff

08001610 <__aeabi_dmul>:
 8001610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001612:	4645      	mov	r5, r8
 8001614:	46de      	mov	lr, fp
 8001616:	4657      	mov	r7, sl
 8001618:	464e      	mov	r6, r9
 800161a:	b5e0      	push	{r5, r6, r7, lr}
 800161c:	001f      	movs	r7, r3
 800161e:	030b      	lsls	r3, r1, #12
 8001620:	0b1b      	lsrs	r3, r3, #12
 8001622:	469b      	mov	fp, r3
 8001624:	004d      	lsls	r5, r1, #1
 8001626:	0fcb      	lsrs	r3, r1, #31
 8001628:	0004      	movs	r4, r0
 800162a:	4691      	mov	r9, r2
 800162c:	4698      	mov	r8, r3
 800162e:	b087      	sub	sp, #28
 8001630:	0d6d      	lsrs	r5, r5, #21
 8001632:	d100      	bne.n	8001636 <__aeabi_dmul+0x26>
 8001634:	e1cd      	b.n	80019d2 <__aeabi_dmul+0x3c2>
 8001636:	4bce      	ldr	r3, [pc, #824]	; (8001970 <__aeabi_dmul+0x360>)
 8001638:	429d      	cmp	r5, r3
 800163a:	d100      	bne.n	800163e <__aeabi_dmul+0x2e>
 800163c:	e1e9      	b.n	8001a12 <__aeabi_dmul+0x402>
 800163e:	465a      	mov	r2, fp
 8001640:	0f43      	lsrs	r3, r0, #29
 8001642:	00d2      	lsls	r2, r2, #3
 8001644:	4313      	orrs	r3, r2
 8001646:	2280      	movs	r2, #128	; 0x80
 8001648:	0412      	lsls	r2, r2, #16
 800164a:	431a      	orrs	r2, r3
 800164c:	00c3      	lsls	r3, r0, #3
 800164e:	469a      	mov	sl, r3
 8001650:	4bc8      	ldr	r3, [pc, #800]	; (8001974 <__aeabi_dmul+0x364>)
 8001652:	4693      	mov	fp, r2
 8001654:	469c      	mov	ip, r3
 8001656:	2300      	movs	r3, #0
 8001658:	2600      	movs	r6, #0
 800165a:	4465      	add	r5, ip
 800165c:	9300      	str	r3, [sp, #0]
 800165e:	033c      	lsls	r4, r7, #12
 8001660:	007b      	lsls	r3, r7, #1
 8001662:	4648      	mov	r0, r9
 8001664:	0b24      	lsrs	r4, r4, #12
 8001666:	0d5b      	lsrs	r3, r3, #21
 8001668:	0fff      	lsrs	r7, r7, #31
 800166a:	2b00      	cmp	r3, #0
 800166c:	d100      	bne.n	8001670 <__aeabi_dmul+0x60>
 800166e:	e189      	b.n	8001984 <__aeabi_dmul+0x374>
 8001670:	4abf      	ldr	r2, [pc, #764]	; (8001970 <__aeabi_dmul+0x360>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d019      	beq.n	80016aa <__aeabi_dmul+0x9a>
 8001676:	0f42      	lsrs	r2, r0, #29
 8001678:	00e4      	lsls	r4, r4, #3
 800167a:	4322      	orrs	r2, r4
 800167c:	2480      	movs	r4, #128	; 0x80
 800167e:	0424      	lsls	r4, r4, #16
 8001680:	4314      	orrs	r4, r2
 8001682:	4abc      	ldr	r2, [pc, #752]	; (8001974 <__aeabi_dmul+0x364>)
 8001684:	2100      	movs	r1, #0
 8001686:	4694      	mov	ip, r2
 8001688:	4642      	mov	r2, r8
 800168a:	4463      	add	r3, ip
 800168c:	195b      	adds	r3, r3, r5
 800168e:	9301      	str	r3, [sp, #4]
 8001690:	9b01      	ldr	r3, [sp, #4]
 8001692:	407a      	eors	r2, r7
 8001694:	3301      	adds	r3, #1
 8001696:	00c0      	lsls	r0, r0, #3
 8001698:	b2d2      	uxtb	r2, r2
 800169a:	9302      	str	r3, [sp, #8]
 800169c:	2e0a      	cmp	r6, #10
 800169e:	dd1c      	ble.n	80016da <__aeabi_dmul+0xca>
 80016a0:	003a      	movs	r2, r7
 80016a2:	2e0b      	cmp	r6, #11
 80016a4:	d05e      	beq.n	8001764 <__aeabi_dmul+0x154>
 80016a6:	4647      	mov	r7, r8
 80016a8:	e056      	b.n	8001758 <__aeabi_dmul+0x148>
 80016aa:	4649      	mov	r1, r9
 80016ac:	4bb0      	ldr	r3, [pc, #704]	; (8001970 <__aeabi_dmul+0x360>)
 80016ae:	4321      	orrs	r1, r4
 80016b0:	18eb      	adds	r3, r5, r3
 80016b2:	9301      	str	r3, [sp, #4]
 80016b4:	2900      	cmp	r1, #0
 80016b6:	d12a      	bne.n	800170e <__aeabi_dmul+0xfe>
 80016b8:	2080      	movs	r0, #128	; 0x80
 80016ba:	2202      	movs	r2, #2
 80016bc:	0100      	lsls	r0, r0, #4
 80016be:	002b      	movs	r3, r5
 80016c0:	4684      	mov	ip, r0
 80016c2:	4316      	orrs	r6, r2
 80016c4:	4642      	mov	r2, r8
 80016c6:	4463      	add	r3, ip
 80016c8:	407a      	eors	r2, r7
 80016ca:	b2d2      	uxtb	r2, r2
 80016cc:	9302      	str	r3, [sp, #8]
 80016ce:	2e0a      	cmp	r6, #10
 80016d0:	dd00      	ble.n	80016d4 <__aeabi_dmul+0xc4>
 80016d2:	e231      	b.n	8001b38 <__aeabi_dmul+0x528>
 80016d4:	2000      	movs	r0, #0
 80016d6:	2400      	movs	r4, #0
 80016d8:	2102      	movs	r1, #2
 80016da:	2e02      	cmp	r6, #2
 80016dc:	dc26      	bgt.n	800172c <__aeabi_dmul+0x11c>
 80016de:	3e01      	subs	r6, #1
 80016e0:	2e01      	cmp	r6, #1
 80016e2:	d852      	bhi.n	800178a <__aeabi_dmul+0x17a>
 80016e4:	2902      	cmp	r1, #2
 80016e6:	d04c      	beq.n	8001782 <__aeabi_dmul+0x172>
 80016e8:	2901      	cmp	r1, #1
 80016ea:	d000      	beq.n	80016ee <__aeabi_dmul+0xde>
 80016ec:	e118      	b.n	8001920 <__aeabi_dmul+0x310>
 80016ee:	2300      	movs	r3, #0
 80016f0:	2400      	movs	r4, #0
 80016f2:	2500      	movs	r5, #0
 80016f4:	051b      	lsls	r3, r3, #20
 80016f6:	4323      	orrs	r3, r4
 80016f8:	07d2      	lsls	r2, r2, #31
 80016fa:	4313      	orrs	r3, r2
 80016fc:	0028      	movs	r0, r5
 80016fe:	0019      	movs	r1, r3
 8001700:	b007      	add	sp, #28
 8001702:	bcf0      	pop	{r4, r5, r6, r7}
 8001704:	46bb      	mov	fp, r7
 8001706:	46b2      	mov	sl, r6
 8001708:	46a9      	mov	r9, r5
 800170a:	46a0      	mov	r8, r4
 800170c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800170e:	2180      	movs	r1, #128	; 0x80
 8001710:	2203      	movs	r2, #3
 8001712:	0109      	lsls	r1, r1, #4
 8001714:	002b      	movs	r3, r5
 8001716:	468c      	mov	ip, r1
 8001718:	4316      	orrs	r6, r2
 800171a:	4642      	mov	r2, r8
 800171c:	4463      	add	r3, ip
 800171e:	407a      	eors	r2, r7
 8001720:	b2d2      	uxtb	r2, r2
 8001722:	9302      	str	r3, [sp, #8]
 8001724:	2e0a      	cmp	r6, #10
 8001726:	dd00      	ble.n	800172a <__aeabi_dmul+0x11a>
 8001728:	e228      	b.n	8001b7c <__aeabi_dmul+0x56c>
 800172a:	2103      	movs	r1, #3
 800172c:	2501      	movs	r5, #1
 800172e:	40b5      	lsls	r5, r6
 8001730:	46ac      	mov	ip, r5
 8001732:	26a6      	movs	r6, #166	; 0xa6
 8001734:	4663      	mov	r3, ip
 8001736:	00f6      	lsls	r6, r6, #3
 8001738:	4035      	ands	r5, r6
 800173a:	4233      	tst	r3, r6
 800173c:	d10b      	bne.n	8001756 <__aeabi_dmul+0x146>
 800173e:	2690      	movs	r6, #144	; 0x90
 8001740:	00b6      	lsls	r6, r6, #2
 8001742:	4233      	tst	r3, r6
 8001744:	d118      	bne.n	8001778 <__aeabi_dmul+0x168>
 8001746:	3eb9      	subs	r6, #185	; 0xb9
 8001748:	3eff      	subs	r6, #255	; 0xff
 800174a:	421e      	tst	r6, r3
 800174c:	d01d      	beq.n	800178a <__aeabi_dmul+0x17a>
 800174e:	46a3      	mov	fp, r4
 8001750:	4682      	mov	sl, r0
 8001752:	9100      	str	r1, [sp, #0]
 8001754:	e000      	b.n	8001758 <__aeabi_dmul+0x148>
 8001756:	0017      	movs	r7, r2
 8001758:	9900      	ldr	r1, [sp, #0]
 800175a:	003a      	movs	r2, r7
 800175c:	2902      	cmp	r1, #2
 800175e:	d010      	beq.n	8001782 <__aeabi_dmul+0x172>
 8001760:	465c      	mov	r4, fp
 8001762:	4650      	mov	r0, sl
 8001764:	2903      	cmp	r1, #3
 8001766:	d1bf      	bne.n	80016e8 <__aeabi_dmul+0xd8>
 8001768:	2380      	movs	r3, #128	; 0x80
 800176a:	031b      	lsls	r3, r3, #12
 800176c:	431c      	orrs	r4, r3
 800176e:	0324      	lsls	r4, r4, #12
 8001770:	0005      	movs	r5, r0
 8001772:	4b7f      	ldr	r3, [pc, #508]	; (8001970 <__aeabi_dmul+0x360>)
 8001774:	0b24      	lsrs	r4, r4, #12
 8001776:	e7bd      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001778:	2480      	movs	r4, #128	; 0x80
 800177a:	2200      	movs	r2, #0
 800177c:	4b7c      	ldr	r3, [pc, #496]	; (8001970 <__aeabi_dmul+0x360>)
 800177e:	0324      	lsls	r4, r4, #12
 8001780:	e7b8      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001782:	2400      	movs	r4, #0
 8001784:	2500      	movs	r5, #0
 8001786:	4b7a      	ldr	r3, [pc, #488]	; (8001970 <__aeabi_dmul+0x360>)
 8001788:	e7b4      	b.n	80016f4 <__aeabi_dmul+0xe4>
 800178a:	4653      	mov	r3, sl
 800178c:	041e      	lsls	r6, r3, #16
 800178e:	0c36      	lsrs	r6, r6, #16
 8001790:	0c1f      	lsrs	r7, r3, #16
 8001792:	0033      	movs	r3, r6
 8001794:	0c01      	lsrs	r1, r0, #16
 8001796:	0400      	lsls	r0, r0, #16
 8001798:	0c00      	lsrs	r0, r0, #16
 800179a:	4343      	muls	r3, r0
 800179c:	4698      	mov	r8, r3
 800179e:	0003      	movs	r3, r0
 80017a0:	437b      	muls	r3, r7
 80017a2:	4699      	mov	r9, r3
 80017a4:	0033      	movs	r3, r6
 80017a6:	434b      	muls	r3, r1
 80017a8:	469c      	mov	ip, r3
 80017aa:	4643      	mov	r3, r8
 80017ac:	000d      	movs	r5, r1
 80017ae:	0c1b      	lsrs	r3, r3, #16
 80017b0:	469a      	mov	sl, r3
 80017b2:	437d      	muls	r5, r7
 80017b4:	44cc      	add	ip, r9
 80017b6:	44d4      	add	ip, sl
 80017b8:	9500      	str	r5, [sp, #0]
 80017ba:	45e1      	cmp	r9, ip
 80017bc:	d904      	bls.n	80017c8 <__aeabi_dmul+0x1b8>
 80017be:	2380      	movs	r3, #128	; 0x80
 80017c0:	025b      	lsls	r3, r3, #9
 80017c2:	4699      	mov	r9, r3
 80017c4:	444d      	add	r5, r9
 80017c6:	9500      	str	r5, [sp, #0]
 80017c8:	4663      	mov	r3, ip
 80017ca:	0c1b      	lsrs	r3, r3, #16
 80017cc:	001d      	movs	r5, r3
 80017ce:	4663      	mov	r3, ip
 80017d0:	041b      	lsls	r3, r3, #16
 80017d2:	469c      	mov	ip, r3
 80017d4:	4643      	mov	r3, r8
 80017d6:	041b      	lsls	r3, r3, #16
 80017d8:	0c1b      	lsrs	r3, r3, #16
 80017da:	4698      	mov	r8, r3
 80017dc:	4663      	mov	r3, ip
 80017de:	4443      	add	r3, r8
 80017e0:	9303      	str	r3, [sp, #12]
 80017e2:	0c23      	lsrs	r3, r4, #16
 80017e4:	4698      	mov	r8, r3
 80017e6:	0033      	movs	r3, r6
 80017e8:	0424      	lsls	r4, r4, #16
 80017ea:	0c24      	lsrs	r4, r4, #16
 80017ec:	4363      	muls	r3, r4
 80017ee:	469c      	mov	ip, r3
 80017f0:	0023      	movs	r3, r4
 80017f2:	437b      	muls	r3, r7
 80017f4:	4699      	mov	r9, r3
 80017f6:	4643      	mov	r3, r8
 80017f8:	435e      	muls	r6, r3
 80017fa:	435f      	muls	r7, r3
 80017fc:	444e      	add	r6, r9
 80017fe:	4663      	mov	r3, ip
 8001800:	46b2      	mov	sl, r6
 8001802:	0c1e      	lsrs	r6, r3, #16
 8001804:	4456      	add	r6, sl
 8001806:	45b1      	cmp	r9, r6
 8001808:	d903      	bls.n	8001812 <__aeabi_dmul+0x202>
 800180a:	2380      	movs	r3, #128	; 0x80
 800180c:	025b      	lsls	r3, r3, #9
 800180e:	4699      	mov	r9, r3
 8001810:	444f      	add	r7, r9
 8001812:	0c33      	lsrs	r3, r6, #16
 8001814:	4699      	mov	r9, r3
 8001816:	003b      	movs	r3, r7
 8001818:	444b      	add	r3, r9
 800181a:	9305      	str	r3, [sp, #20]
 800181c:	4663      	mov	r3, ip
 800181e:	46ac      	mov	ip, r5
 8001820:	041f      	lsls	r7, r3, #16
 8001822:	0c3f      	lsrs	r7, r7, #16
 8001824:	0436      	lsls	r6, r6, #16
 8001826:	19f6      	adds	r6, r6, r7
 8001828:	44b4      	add	ip, r6
 800182a:	4663      	mov	r3, ip
 800182c:	9304      	str	r3, [sp, #16]
 800182e:	465b      	mov	r3, fp
 8001830:	0c1b      	lsrs	r3, r3, #16
 8001832:	469c      	mov	ip, r3
 8001834:	465b      	mov	r3, fp
 8001836:	041f      	lsls	r7, r3, #16
 8001838:	0c3f      	lsrs	r7, r7, #16
 800183a:	003b      	movs	r3, r7
 800183c:	4343      	muls	r3, r0
 800183e:	4699      	mov	r9, r3
 8001840:	4663      	mov	r3, ip
 8001842:	4343      	muls	r3, r0
 8001844:	469a      	mov	sl, r3
 8001846:	464b      	mov	r3, r9
 8001848:	4660      	mov	r0, ip
 800184a:	0c1b      	lsrs	r3, r3, #16
 800184c:	469b      	mov	fp, r3
 800184e:	4348      	muls	r0, r1
 8001850:	4379      	muls	r1, r7
 8001852:	4451      	add	r1, sl
 8001854:	4459      	add	r1, fp
 8001856:	458a      	cmp	sl, r1
 8001858:	d903      	bls.n	8001862 <__aeabi_dmul+0x252>
 800185a:	2380      	movs	r3, #128	; 0x80
 800185c:	025b      	lsls	r3, r3, #9
 800185e:	469a      	mov	sl, r3
 8001860:	4450      	add	r0, sl
 8001862:	0c0b      	lsrs	r3, r1, #16
 8001864:	469a      	mov	sl, r3
 8001866:	464b      	mov	r3, r9
 8001868:	041b      	lsls	r3, r3, #16
 800186a:	0c1b      	lsrs	r3, r3, #16
 800186c:	4699      	mov	r9, r3
 800186e:	003b      	movs	r3, r7
 8001870:	4363      	muls	r3, r4
 8001872:	0409      	lsls	r1, r1, #16
 8001874:	4645      	mov	r5, r8
 8001876:	4449      	add	r1, r9
 8001878:	4699      	mov	r9, r3
 800187a:	4663      	mov	r3, ip
 800187c:	435c      	muls	r4, r3
 800187e:	436b      	muls	r3, r5
 8001880:	469c      	mov	ip, r3
 8001882:	464b      	mov	r3, r9
 8001884:	0c1b      	lsrs	r3, r3, #16
 8001886:	4698      	mov	r8, r3
 8001888:	436f      	muls	r7, r5
 800188a:	193f      	adds	r7, r7, r4
 800188c:	4447      	add	r7, r8
 800188e:	4450      	add	r0, sl
 8001890:	42bc      	cmp	r4, r7
 8001892:	d903      	bls.n	800189c <__aeabi_dmul+0x28c>
 8001894:	2380      	movs	r3, #128	; 0x80
 8001896:	025b      	lsls	r3, r3, #9
 8001898:	4698      	mov	r8, r3
 800189a:	44c4      	add	ip, r8
 800189c:	9b04      	ldr	r3, [sp, #16]
 800189e:	9d00      	ldr	r5, [sp, #0]
 80018a0:	4698      	mov	r8, r3
 80018a2:	4445      	add	r5, r8
 80018a4:	42b5      	cmp	r5, r6
 80018a6:	41b6      	sbcs	r6, r6
 80018a8:	4273      	negs	r3, r6
 80018aa:	4698      	mov	r8, r3
 80018ac:	464b      	mov	r3, r9
 80018ae:	041e      	lsls	r6, r3, #16
 80018b0:	9b05      	ldr	r3, [sp, #20]
 80018b2:	043c      	lsls	r4, r7, #16
 80018b4:	4699      	mov	r9, r3
 80018b6:	0c36      	lsrs	r6, r6, #16
 80018b8:	19a4      	adds	r4, r4, r6
 80018ba:	444c      	add	r4, r9
 80018bc:	46a1      	mov	r9, r4
 80018be:	4683      	mov	fp, r0
 80018c0:	186e      	adds	r6, r5, r1
 80018c2:	44c1      	add	r9, r8
 80018c4:	428e      	cmp	r6, r1
 80018c6:	4189      	sbcs	r1, r1
 80018c8:	44cb      	add	fp, r9
 80018ca:	465d      	mov	r5, fp
 80018cc:	4249      	negs	r1, r1
 80018ce:	186d      	adds	r5, r5, r1
 80018d0:	429c      	cmp	r4, r3
 80018d2:	41a4      	sbcs	r4, r4
 80018d4:	45c1      	cmp	r9, r8
 80018d6:	419b      	sbcs	r3, r3
 80018d8:	4583      	cmp	fp, r0
 80018da:	4180      	sbcs	r0, r0
 80018dc:	428d      	cmp	r5, r1
 80018de:	4189      	sbcs	r1, r1
 80018e0:	425b      	negs	r3, r3
 80018e2:	4264      	negs	r4, r4
 80018e4:	431c      	orrs	r4, r3
 80018e6:	4240      	negs	r0, r0
 80018e8:	9b03      	ldr	r3, [sp, #12]
 80018ea:	4249      	negs	r1, r1
 80018ec:	4301      	orrs	r1, r0
 80018ee:	0270      	lsls	r0, r6, #9
 80018f0:	0c3f      	lsrs	r7, r7, #16
 80018f2:	4318      	orrs	r0, r3
 80018f4:	19e4      	adds	r4, r4, r7
 80018f6:	1e47      	subs	r7, r0, #1
 80018f8:	41b8      	sbcs	r0, r7
 80018fa:	1864      	adds	r4, r4, r1
 80018fc:	4464      	add	r4, ip
 80018fe:	0df6      	lsrs	r6, r6, #23
 8001900:	0261      	lsls	r1, r4, #9
 8001902:	4330      	orrs	r0, r6
 8001904:	0dec      	lsrs	r4, r5, #23
 8001906:	026e      	lsls	r6, r5, #9
 8001908:	430c      	orrs	r4, r1
 800190a:	4330      	orrs	r0, r6
 800190c:	01c9      	lsls	r1, r1, #7
 800190e:	d400      	bmi.n	8001912 <__aeabi_dmul+0x302>
 8001910:	e0f1      	b.n	8001af6 <__aeabi_dmul+0x4e6>
 8001912:	2101      	movs	r1, #1
 8001914:	0843      	lsrs	r3, r0, #1
 8001916:	4001      	ands	r1, r0
 8001918:	430b      	orrs	r3, r1
 800191a:	07e0      	lsls	r0, r4, #31
 800191c:	4318      	orrs	r0, r3
 800191e:	0864      	lsrs	r4, r4, #1
 8001920:	4915      	ldr	r1, [pc, #84]	; (8001978 <__aeabi_dmul+0x368>)
 8001922:	9b02      	ldr	r3, [sp, #8]
 8001924:	468c      	mov	ip, r1
 8001926:	4463      	add	r3, ip
 8001928:	2b00      	cmp	r3, #0
 800192a:	dc00      	bgt.n	800192e <__aeabi_dmul+0x31e>
 800192c:	e097      	b.n	8001a5e <__aeabi_dmul+0x44e>
 800192e:	0741      	lsls	r1, r0, #29
 8001930:	d009      	beq.n	8001946 <__aeabi_dmul+0x336>
 8001932:	210f      	movs	r1, #15
 8001934:	4001      	ands	r1, r0
 8001936:	2904      	cmp	r1, #4
 8001938:	d005      	beq.n	8001946 <__aeabi_dmul+0x336>
 800193a:	1d01      	adds	r1, r0, #4
 800193c:	4281      	cmp	r1, r0
 800193e:	4180      	sbcs	r0, r0
 8001940:	4240      	negs	r0, r0
 8001942:	1824      	adds	r4, r4, r0
 8001944:	0008      	movs	r0, r1
 8001946:	01e1      	lsls	r1, r4, #7
 8001948:	d506      	bpl.n	8001958 <__aeabi_dmul+0x348>
 800194a:	2180      	movs	r1, #128	; 0x80
 800194c:	00c9      	lsls	r1, r1, #3
 800194e:	468c      	mov	ip, r1
 8001950:	4b0a      	ldr	r3, [pc, #40]	; (800197c <__aeabi_dmul+0x36c>)
 8001952:	401c      	ands	r4, r3
 8001954:	9b02      	ldr	r3, [sp, #8]
 8001956:	4463      	add	r3, ip
 8001958:	4909      	ldr	r1, [pc, #36]	; (8001980 <__aeabi_dmul+0x370>)
 800195a:	428b      	cmp	r3, r1
 800195c:	dd00      	ble.n	8001960 <__aeabi_dmul+0x350>
 800195e:	e710      	b.n	8001782 <__aeabi_dmul+0x172>
 8001960:	0761      	lsls	r1, r4, #29
 8001962:	08c5      	lsrs	r5, r0, #3
 8001964:	0264      	lsls	r4, r4, #9
 8001966:	055b      	lsls	r3, r3, #21
 8001968:	430d      	orrs	r5, r1
 800196a:	0b24      	lsrs	r4, r4, #12
 800196c:	0d5b      	lsrs	r3, r3, #21
 800196e:	e6c1      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001970:	000007ff 	.word	0x000007ff
 8001974:	fffffc01 	.word	0xfffffc01
 8001978:	000003ff 	.word	0x000003ff
 800197c:	feffffff 	.word	0xfeffffff
 8001980:	000007fe 	.word	0x000007fe
 8001984:	464b      	mov	r3, r9
 8001986:	4323      	orrs	r3, r4
 8001988:	d059      	beq.n	8001a3e <__aeabi_dmul+0x42e>
 800198a:	2c00      	cmp	r4, #0
 800198c:	d100      	bne.n	8001990 <__aeabi_dmul+0x380>
 800198e:	e0a3      	b.n	8001ad8 <__aeabi_dmul+0x4c8>
 8001990:	0020      	movs	r0, r4
 8001992:	f000 fdb1 	bl	80024f8 <__clzsi2>
 8001996:	0001      	movs	r1, r0
 8001998:	0003      	movs	r3, r0
 800199a:	390b      	subs	r1, #11
 800199c:	221d      	movs	r2, #29
 800199e:	1a52      	subs	r2, r2, r1
 80019a0:	4649      	mov	r1, r9
 80019a2:	0018      	movs	r0, r3
 80019a4:	40d1      	lsrs	r1, r2
 80019a6:	464a      	mov	r2, r9
 80019a8:	3808      	subs	r0, #8
 80019aa:	4082      	lsls	r2, r0
 80019ac:	4084      	lsls	r4, r0
 80019ae:	0010      	movs	r0, r2
 80019b0:	430c      	orrs	r4, r1
 80019b2:	4a74      	ldr	r2, [pc, #464]	; (8001b84 <__aeabi_dmul+0x574>)
 80019b4:	1aeb      	subs	r3, r5, r3
 80019b6:	4694      	mov	ip, r2
 80019b8:	4642      	mov	r2, r8
 80019ba:	4463      	add	r3, ip
 80019bc:	9301      	str	r3, [sp, #4]
 80019be:	9b01      	ldr	r3, [sp, #4]
 80019c0:	407a      	eors	r2, r7
 80019c2:	3301      	adds	r3, #1
 80019c4:	2100      	movs	r1, #0
 80019c6:	b2d2      	uxtb	r2, r2
 80019c8:	9302      	str	r3, [sp, #8]
 80019ca:	2e0a      	cmp	r6, #10
 80019cc:	dd00      	ble.n	80019d0 <__aeabi_dmul+0x3c0>
 80019ce:	e667      	b.n	80016a0 <__aeabi_dmul+0x90>
 80019d0:	e683      	b.n	80016da <__aeabi_dmul+0xca>
 80019d2:	465b      	mov	r3, fp
 80019d4:	4303      	orrs	r3, r0
 80019d6:	469a      	mov	sl, r3
 80019d8:	d02a      	beq.n	8001a30 <__aeabi_dmul+0x420>
 80019da:	465b      	mov	r3, fp
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d06d      	beq.n	8001abc <__aeabi_dmul+0x4ac>
 80019e0:	4658      	mov	r0, fp
 80019e2:	f000 fd89 	bl	80024f8 <__clzsi2>
 80019e6:	0001      	movs	r1, r0
 80019e8:	0003      	movs	r3, r0
 80019ea:	390b      	subs	r1, #11
 80019ec:	221d      	movs	r2, #29
 80019ee:	1a52      	subs	r2, r2, r1
 80019f0:	0021      	movs	r1, r4
 80019f2:	0018      	movs	r0, r3
 80019f4:	465d      	mov	r5, fp
 80019f6:	40d1      	lsrs	r1, r2
 80019f8:	3808      	subs	r0, #8
 80019fa:	4085      	lsls	r5, r0
 80019fc:	000a      	movs	r2, r1
 80019fe:	4084      	lsls	r4, r0
 8001a00:	432a      	orrs	r2, r5
 8001a02:	4693      	mov	fp, r2
 8001a04:	46a2      	mov	sl, r4
 8001a06:	4d5f      	ldr	r5, [pc, #380]	; (8001b84 <__aeabi_dmul+0x574>)
 8001a08:	2600      	movs	r6, #0
 8001a0a:	1aed      	subs	r5, r5, r3
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	9300      	str	r3, [sp, #0]
 8001a10:	e625      	b.n	800165e <__aeabi_dmul+0x4e>
 8001a12:	465b      	mov	r3, fp
 8001a14:	4303      	orrs	r3, r0
 8001a16:	469a      	mov	sl, r3
 8001a18:	d105      	bne.n	8001a26 <__aeabi_dmul+0x416>
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	469b      	mov	fp, r3
 8001a1e:	3302      	adds	r3, #2
 8001a20:	2608      	movs	r6, #8
 8001a22:	9300      	str	r3, [sp, #0]
 8001a24:	e61b      	b.n	800165e <__aeabi_dmul+0x4e>
 8001a26:	2303      	movs	r3, #3
 8001a28:	4682      	mov	sl, r0
 8001a2a:	260c      	movs	r6, #12
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	e616      	b.n	800165e <__aeabi_dmul+0x4e>
 8001a30:	2300      	movs	r3, #0
 8001a32:	469b      	mov	fp, r3
 8001a34:	3301      	adds	r3, #1
 8001a36:	2604      	movs	r6, #4
 8001a38:	2500      	movs	r5, #0
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	e60f      	b.n	800165e <__aeabi_dmul+0x4e>
 8001a3e:	4642      	mov	r2, r8
 8001a40:	3301      	adds	r3, #1
 8001a42:	9501      	str	r5, [sp, #4]
 8001a44:	431e      	orrs	r6, r3
 8001a46:	9b01      	ldr	r3, [sp, #4]
 8001a48:	407a      	eors	r2, r7
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	2400      	movs	r4, #0
 8001a4e:	2000      	movs	r0, #0
 8001a50:	2101      	movs	r1, #1
 8001a52:	b2d2      	uxtb	r2, r2
 8001a54:	9302      	str	r3, [sp, #8]
 8001a56:	2e0a      	cmp	r6, #10
 8001a58:	dd00      	ble.n	8001a5c <__aeabi_dmul+0x44c>
 8001a5a:	e621      	b.n	80016a0 <__aeabi_dmul+0x90>
 8001a5c:	e63d      	b.n	80016da <__aeabi_dmul+0xca>
 8001a5e:	2101      	movs	r1, #1
 8001a60:	1ac9      	subs	r1, r1, r3
 8001a62:	2938      	cmp	r1, #56	; 0x38
 8001a64:	dd00      	ble.n	8001a68 <__aeabi_dmul+0x458>
 8001a66:	e642      	b.n	80016ee <__aeabi_dmul+0xde>
 8001a68:	291f      	cmp	r1, #31
 8001a6a:	dd47      	ble.n	8001afc <__aeabi_dmul+0x4ec>
 8001a6c:	261f      	movs	r6, #31
 8001a6e:	0025      	movs	r5, r4
 8001a70:	4276      	negs	r6, r6
 8001a72:	1af3      	subs	r3, r6, r3
 8001a74:	40dd      	lsrs	r5, r3
 8001a76:	002b      	movs	r3, r5
 8001a78:	2920      	cmp	r1, #32
 8001a7a:	d005      	beq.n	8001a88 <__aeabi_dmul+0x478>
 8001a7c:	4942      	ldr	r1, [pc, #264]	; (8001b88 <__aeabi_dmul+0x578>)
 8001a7e:	9d02      	ldr	r5, [sp, #8]
 8001a80:	468c      	mov	ip, r1
 8001a82:	4465      	add	r5, ip
 8001a84:	40ac      	lsls	r4, r5
 8001a86:	4320      	orrs	r0, r4
 8001a88:	1e41      	subs	r1, r0, #1
 8001a8a:	4188      	sbcs	r0, r1
 8001a8c:	4318      	orrs	r0, r3
 8001a8e:	2307      	movs	r3, #7
 8001a90:	001d      	movs	r5, r3
 8001a92:	2400      	movs	r4, #0
 8001a94:	4005      	ands	r5, r0
 8001a96:	4203      	tst	r3, r0
 8001a98:	d04a      	beq.n	8001b30 <__aeabi_dmul+0x520>
 8001a9a:	230f      	movs	r3, #15
 8001a9c:	2400      	movs	r4, #0
 8001a9e:	4003      	ands	r3, r0
 8001aa0:	2b04      	cmp	r3, #4
 8001aa2:	d042      	beq.n	8001b2a <__aeabi_dmul+0x51a>
 8001aa4:	1d03      	adds	r3, r0, #4
 8001aa6:	4283      	cmp	r3, r0
 8001aa8:	4180      	sbcs	r0, r0
 8001aaa:	4240      	negs	r0, r0
 8001aac:	1824      	adds	r4, r4, r0
 8001aae:	0018      	movs	r0, r3
 8001ab0:	0223      	lsls	r3, r4, #8
 8001ab2:	d53a      	bpl.n	8001b2a <__aeabi_dmul+0x51a>
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	2400      	movs	r4, #0
 8001ab8:	2500      	movs	r5, #0
 8001aba:	e61b      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001abc:	f000 fd1c 	bl	80024f8 <__clzsi2>
 8001ac0:	0001      	movs	r1, r0
 8001ac2:	0003      	movs	r3, r0
 8001ac4:	3115      	adds	r1, #21
 8001ac6:	3320      	adds	r3, #32
 8001ac8:	291c      	cmp	r1, #28
 8001aca:	dd8f      	ble.n	80019ec <__aeabi_dmul+0x3dc>
 8001acc:	3808      	subs	r0, #8
 8001ace:	2200      	movs	r2, #0
 8001ad0:	4084      	lsls	r4, r0
 8001ad2:	4692      	mov	sl, r2
 8001ad4:	46a3      	mov	fp, r4
 8001ad6:	e796      	b.n	8001a06 <__aeabi_dmul+0x3f6>
 8001ad8:	f000 fd0e 	bl	80024f8 <__clzsi2>
 8001adc:	0001      	movs	r1, r0
 8001ade:	0003      	movs	r3, r0
 8001ae0:	3115      	adds	r1, #21
 8001ae2:	3320      	adds	r3, #32
 8001ae4:	291c      	cmp	r1, #28
 8001ae6:	dc00      	bgt.n	8001aea <__aeabi_dmul+0x4da>
 8001ae8:	e758      	b.n	800199c <__aeabi_dmul+0x38c>
 8001aea:	0002      	movs	r2, r0
 8001aec:	464c      	mov	r4, r9
 8001aee:	3a08      	subs	r2, #8
 8001af0:	2000      	movs	r0, #0
 8001af2:	4094      	lsls	r4, r2
 8001af4:	e75d      	b.n	80019b2 <__aeabi_dmul+0x3a2>
 8001af6:	9b01      	ldr	r3, [sp, #4]
 8001af8:	9302      	str	r3, [sp, #8]
 8001afa:	e711      	b.n	8001920 <__aeabi_dmul+0x310>
 8001afc:	4b23      	ldr	r3, [pc, #140]	; (8001b8c <__aeabi_dmul+0x57c>)
 8001afe:	0026      	movs	r6, r4
 8001b00:	469c      	mov	ip, r3
 8001b02:	0003      	movs	r3, r0
 8001b04:	9d02      	ldr	r5, [sp, #8]
 8001b06:	40cb      	lsrs	r3, r1
 8001b08:	4465      	add	r5, ip
 8001b0a:	40ae      	lsls	r6, r5
 8001b0c:	431e      	orrs	r6, r3
 8001b0e:	0003      	movs	r3, r0
 8001b10:	40ab      	lsls	r3, r5
 8001b12:	1e58      	subs	r0, r3, #1
 8001b14:	4183      	sbcs	r3, r0
 8001b16:	0030      	movs	r0, r6
 8001b18:	4318      	orrs	r0, r3
 8001b1a:	40cc      	lsrs	r4, r1
 8001b1c:	0743      	lsls	r3, r0, #29
 8001b1e:	d0c7      	beq.n	8001ab0 <__aeabi_dmul+0x4a0>
 8001b20:	230f      	movs	r3, #15
 8001b22:	4003      	ands	r3, r0
 8001b24:	2b04      	cmp	r3, #4
 8001b26:	d1bd      	bne.n	8001aa4 <__aeabi_dmul+0x494>
 8001b28:	e7c2      	b.n	8001ab0 <__aeabi_dmul+0x4a0>
 8001b2a:	0765      	lsls	r5, r4, #29
 8001b2c:	0264      	lsls	r4, r4, #9
 8001b2e:	0b24      	lsrs	r4, r4, #12
 8001b30:	08c0      	lsrs	r0, r0, #3
 8001b32:	2300      	movs	r3, #0
 8001b34:	4305      	orrs	r5, r0
 8001b36:	e5dd      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001b38:	2500      	movs	r5, #0
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	2e0f      	cmp	r6, #15
 8001b3e:	d10c      	bne.n	8001b5a <__aeabi_dmul+0x54a>
 8001b40:	2480      	movs	r4, #128	; 0x80
 8001b42:	465b      	mov	r3, fp
 8001b44:	0324      	lsls	r4, r4, #12
 8001b46:	4223      	tst	r3, r4
 8001b48:	d00e      	beq.n	8001b68 <__aeabi_dmul+0x558>
 8001b4a:	4221      	tst	r1, r4
 8001b4c:	d10c      	bne.n	8001b68 <__aeabi_dmul+0x558>
 8001b4e:	430c      	orrs	r4, r1
 8001b50:	0324      	lsls	r4, r4, #12
 8001b52:	003a      	movs	r2, r7
 8001b54:	4b0e      	ldr	r3, [pc, #56]	; (8001b90 <__aeabi_dmul+0x580>)
 8001b56:	0b24      	lsrs	r4, r4, #12
 8001b58:	e5cc      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001b5a:	2e0b      	cmp	r6, #11
 8001b5c:	d000      	beq.n	8001b60 <__aeabi_dmul+0x550>
 8001b5e:	e5a2      	b.n	80016a6 <__aeabi_dmul+0x96>
 8001b60:	468b      	mov	fp, r1
 8001b62:	46aa      	mov	sl, r5
 8001b64:	9300      	str	r3, [sp, #0]
 8001b66:	e5f7      	b.n	8001758 <__aeabi_dmul+0x148>
 8001b68:	2480      	movs	r4, #128	; 0x80
 8001b6a:	465b      	mov	r3, fp
 8001b6c:	0324      	lsls	r4, r4, #12
 8001b6e:	431c      	orrs	r4, r3
 8001b70:	0324      	lsls	r4, r4, #12
 8001b72:	4642      	mov	r2, r8
 8001b74:	4655      	mov	r5, sl
 8001b76:	4b06      	ldr	r3, [pc, #24]	; (8001b90 <__aeabi_dmul+0x580>)
 8001b78:	0b24      	lsrs	r4, r4, #12
 8001b7a:	e5bb      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001b7c:	464d      	mov	r5, r9
 8001b7e:	0021      	movs	r1, r4
 8001b80:	2303      	movs	r3, #3
 8001b82:	e7db      	b.n	8001b3c <__aeabi_dmul+0x52c>
 8001b84:	fffffc0d 	.word	0xfffffc0d
 8001b88:	0000043e 	.word	0x0000043e
 8001b8c:	0000041e 	.word	0x0000041e
 8001b90:	000007ff 	.word	0x000007ff

08001b94 <__aeabi_dsub>:
 8001b94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b96:	4657      	mov	r7, sl
 8001b98:	464e      	mov	r6, r9
 8001b9a:	4645      	mov	r5, r8
 8001b9c:	46de      	mov	lr, fp
 8001b9e:	b5e0      	push	{r5, r6, r7, lr}
 8001ba0:	000d      	movs	r5, r1
 8001ba2:	0004      	movs	r4, r0
 8001ba4:	0019      	movs	r1, r3
 8001ba6:	0010      	movs	r0, r2
 8001ba8:	032b      	lsls	r3, r5, #12
 8001baa:	0a5b      	lsrs	r3, r3, #9
 8001bac:	0f62      	lsrs	r2, r4, #29
 8001bae:	431a      	orrs	r2, r3
 8001bb0:	00e3      	lsls	r3, r4, #3
 8001bb2:	030c      	lsls	r4, r1, #12
 8001bb4:	0a64      	lsrs	r4, r4, #9
 8001bb6:	0f47      	lsrs	r7, r0, #29
 8001bb8:	4327      	orrs	r7, r4
 8001bba:	4cd0      	ldr	r4, [pc, #832]	; (8001efc <__aeabi_dsub+0x368>)
 8001bbc:	006e      	lsls	r6, r5, #1
 8001bbe:	4691      	mov	r9, r2
 8001bc0:	b083      	sub	sp, #12
 8001bc2:	004a      	lsls	r2, r1, #1
 8001bc4:	00c0      	lsls	r0, r0, #3
 8001bc6:	4698      	mov	r8, r3
 8001bc8:	46a2      	mov	sl, r4
 8001bca:	0d76      	lsrs	r6, r6, #21
 8001bcc:	0fed      	lsrs	r5, r5, #31
 8001bce:	0d52      	lsrs	r2, r2, #21
 8001bd0:	0fc9      	lsrs	r1, r1, #31
 8001bd2:	9001      	str	r0, [sp, #4]
 8001bd4:	42a2      	cmp	r2, r4
 8001bd6:	d100      	bne.n	8001bda <__aeabi_dsub+0x46>
 8001bd8:	e0b9      	b.n	8001d4e <__aeabi_dsub+0x1ba>
 8001bda:	2401      	movs	r4, #1
 8001bdc:	4061      	eors	r1, r4
 8001bde:	468b      	mov	fp, r1
 8001be0:	428d      	cmp	r5, r1
 8001be2:	d100      	bne.n	8001be6 <__aeabi_dsub+0x52>
 8001be4:	e08d      	b.n	8001d02 <__aeabi_dsub+0x16e>
 8001be6:	1ab4      	subs	r4, r6, r2
 8001be8:	46a4      	mov	ip, r4
 8001bea:	2c00      	cmp	r4, #0
 8001bec:	dc00      	bgt.n	8001bf0 <__aeabi_dsub+0x5c>
 8001bee:	e0b7      	b.n	8001d60 <__aeabi_dsub+0x1cc>
 8001bf0:	2a00      	cmp	r2, #0
 8001bf2:	d100      	bne.n	8001bf6 <__aeabi_dsub+0x62>
 8001bf4:	e0cb      	b.n	8001d8e <__aeabi_dsub+0x1fa>
 8001bf6:	4ac1      	ldr	r2, [pc, #772]	; (8001efc <__aeabi_dsub+0x368>)
 8001bf8:	4296      	cmp	r6, r2
 8001bfa:	d100      	bne.n	8001bfe <__aeabi_dsub+0x6a>
 8001bfc:	e186      	b.n	8001f0c <__aeabi_dsub+0x378>
 8001bfe:	2280      	movs	r2, #128	; 0x80
 8001c00:	0412      	lsls	r2, r2, #16
 8001c02:	4317      	orrs	r7, r2
 8001c04:	4662      	mov	r2, ip
 8001c06:	2a38      	cmp	r2, #56	; 0x38
 8001c08:	dd00      	ble.n	8001c0c <__aeabi_dsub+0x78>
 8001c0a:	e1a4      	b.n	8001f56 <__aeabi_dsub+0x3c2>
 8001c0c:	2a1f      	cmp	r2, #31
 8001c0e:	dd00      	ble.n	8001c12 <__aeabi_dsub+0x7e>
 8001c10:	e21d      	b.n	800204e <__aeabi_dsub+0x4ba>
 8001c12:	4661      	mov	r1, ip
 8001c14:	2220      	movs	r2, #32
 8001c16:	003c      	movs	r4, r7
 8001c18:	1a52      	subs	r2, r2, r1
 8001c1a:	0001      	movs	r1, r0
 8001c1c:	4090      	lsls	r0, r2
 8001c1e:	4094      	lsls	r4, r2
 8001c20:	1e42      	subs	r2, r0, #1
 8001c22:	4190      	sbcs	r0, r2
 8001c24:	4662      	mov	r2, ip
 8001c26:	46a0      	mov	r8, r4
 8001c28:	4664      	mov	r4, ip
 8001c2a:	40d7      	lsrs	r7, r2
 8001c2c:	464a      	mov	r2, r9
 8001c2e:	40e1      	lsrs	r1, r4
 8001c30:	4644      	mov	r4, r8
 8001c32:	1bd2      	subs	r2, r2, r7
 8001c34:	4691      	mov	r9, r2
 8001c36:	430c      	orrs	r4, r1
 8001c38:	4304      	orrs	r4, r0
 8001c3a:	1b1c      	subs	r4, r3, r4
 8001c3c:	42a3      	cmp	r3, r4
 8001c3e:	4192      	sbcs	r2, r2
 8001c40:	464b      	mov	r3, r9
 8001c42:	4252      	negs	r2, r2
 8001c44:	1a9b      	subs	r3, r3, r2
 8001c46:	469a      	mov	sl, r3
 8001c48:	4653      	mov	r3, sl
 8001c4a:	021b      	lsls	r3, r3, #8
 8001c4c:	d400      	bmi.n	8001c50 <__aeabi_dsub+0xbc>
 8001c4e:	e12b      	b.n	8001ea8 <__aeabi_dsub+0x314>
 8001c50:	4653      	mov	r3, sl
 8001c52:	025a      	lsls	r2, r3, #9
 8001c54:	0a53      	lsrs	r3, r2, #9
 8001c56:	469a      	mov	sl, r3
 8001c58:	4653      	mov	r3, sl
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d100      	bne.n	8001c60 <__aeabi_dsub+0xcc>
 8001c5e:	e166      	b.n	8001f2e <__aeabi_dsub+0x39a>
 8001c60:	4650      	mov	r0, sl
 8001c62:	f000 fc49 	bl	80024f8 <__clzsi2>
 8001c66:	0003      	movs	r3, r0
 8001c68:	3b08      	subs	r3, #8
 8001c6a:	2220      	movs	r2, #32
 8001c6c:	0020      	movs	r0, r4
 8001c6e:	1ad2      	subs	r2, r2, r3
 8001c70:	4651      	mov	r1, sl
 8001c72:	40d0      	lsrs	r0, r2
 8001c74:	4099      	lsls	r1, r3
 8001c76:	0002      	movs	r2, r0
 8001c78:	409c      	lsls	r4, r3
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	429e      	cmp	r6, r3
 8001c7e:	dd00      	ble.n	8001c82 <__aeabi_dsub+0xee>
 8001c80:	e164      	b.n	8001f4c <__aeabi_dsub+0x3b8>
 8001c82:	1b9b      	subs	r3, r3, r6
 8001c84:	1c59      	adds	r1, r3, #1
 8001c86:	291f      	cmp	r1, #31
 8001c88:	dd00      	ble.n	8001c8c <__aeabi_dsub+0xf8>
 8001c8a:	e0fe      	b.n	8001e8a <__aeabi_dsub+0x2f6>
 8001c8c:	2320      	movs	r3, #32
 8001c8e:	0010      	movs	r0, r2
 8001c90:	0026      	movs	r6, r4
 8001c92:	1a5b      	subs	r3, r3, r1
 8001c94:	409c      	lsls	r4, r3
 8001c96:	4098      	lsls	r0, r3
 8001c98:	40ce      	lsrs	r6, r1
 8001c9a:	40ca      	lsrs	r2, r1
 8001c9c:	1e63      	subs	r3, r4, #1
 8001c9e:	419c      	sbcs	r4, r3
 8001ca0:	4330      	orrs	r0, r6
 8001ca2:	4692      	mov	sl, r2
 8001ca4:	2600      	movs	r6, #0
 8001ca6:	4304      	orrs	r4, r0
 8001ca8:	0763      	lsls	r3, r4, #29
 8001caa:	d009      	beq.n	8001cc0 <__aeabi_dsub+0x12c>
 8001cac:	230f      	movs	r3, #15
 8001cae:	4023      	ands	r3, r4
 8001cb0:	2b04      	cmp	r3, #4
 8001cb2:	d005      	beq.n	8001cc0 <__aeabi_dsub+0x12c>
 8001cb4:	1d23      	adds	r3, r4, #4
 8001cb6:	42a3      	cmp	r3, r4
 8001cb8:	41a4      	sbcs	r4, r4
 8001cba:	4264      	negs	r4, r4
 8001cbc:	44a2      	add	sl, r4
 8001cbe:	001c      	movs	r4, r3
 8001cc0:	4653      	mov	r3, sl
 8001cc2:	021b      	lsls	r3, r3, #8
 8001cc4:	d400      	bmi.n	8001cc8 <__aeabi_dsub+0x134>
 8001cc6:	e0f2      	b.n	8001eae <__aeabi_dsub+0x31a>
 8001cc8:	4b8c      	ldr	r3, [pc, #560]	; (8001efc <__aeabi_dsub+0x368>)
 8001cca:	3601      	adds	r6, #1
 8001ccc:	429e      	cmp	r6, r3
 8001cce:	d100      	bne.n	8001cd2 <__aeabi_dsub+0x13e>
 8001cd0:	e10f      	b.n	8001ef2 <__aeabi_dsub+0x35e>
 8001cd2:	4653      	mov	r3, sl
 8001cd4:	498a      	ldr	r1, [pc, #552]	; (8001f00 <__aeabi_dsub+0x36c>)
 8001cd6:	08e4      	lsrs	r4, r4, #3
 8001cd8:	400b      	ands	r3, r1
 8001cda:	0019      	movs	r1, r3
 8001cdc:	075b      	lsls	r3, r3, #29
 8001cde:	4323      	orrs	r3, r4
 8001ce0:	0572      	lsls	r2, r6, #21
 8001ce2:	024c      	lsls	r4, r1, #9
 8001ce4:	0b24      	lsrs	r4, r4, #12
 8001ce6:	0d52      	lsrs	r2, r2, #21
 8001ce8:	0512      	lsls	r2, r2, #20
 8001cea:	4322      	orrs	r2, r4
 8001cec:	07ed      	lsls	r5, r5, #31
 8001cee:	432a      	orrs	r2, r5
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	0011      	movs	r1, r2
 8001cf4:	b003      	add	sp, #12
 8001cf6:	bcf0      	pop	{r4, r5, r6, r7}
 8001cf8:	46bb      	mov	fp, r7
 8001cfa:	46b2      	mov	sl, r6
 8001cfc:	46a9      	mov	r9, r5
 8001cfe:	46a0      	mov	r8, r4
 8001d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d02:	1ab4      	subs	r4, r6, r2
 8001d04:	46a4      	mov	ip, r4
 8001d06:	2c00      	cmp	r4, #0
 8001d08:	dd59      	ble.n	8001dbe <__aeabi_dsub+0x22a>
 8001d0a:	2a00      	cmp	r2, #0
 8001d0c:	d100      	bne.n	8001d10 <__aeabi_dsub+0x17c>
 8001d0e:	e0b0      	b.n	8001e72 <__aeabi_dsub+0x2de>
 8001d10:	4556      	cmp	r6, sl
 8001d12:	d100      	bne.n	8001d16 <__aeabi_dsub+0x182>
 8001d14:	e0fa      	b.n	8001f0c <__aeabi_dsub+0x378>
 8001d16:	2280      	movs	r2, #128	; 0x80
 8001d18:	0412      	lsls	r2, r2, #16
 8001d1a:	4317      	orrs	r7, r2
 8001d1c:	4662      	mov	r2, ip
 8001d1e:	2a38      	cmp	r2, #56	; 0x38
 8001d20:	dd00      	ble.n	8001d24 <__aeabi_dsub+0x190>
 8001d22:	e0d4      	b.n	8001ece <__aeabi_dsub+0x33a>
 8001d24:	2a1f      	cmp	r2, #31
 8001d26:	dc00      	bgt.n	8001d2a <__aeabi_dsub+0x196>
 8001d28:	e1c0      	b.n	80020ac <__aeabi_dsub+0x518>
 8001d2a:	0039      	movs	r1, r7
 8001d2c:	3a20      	subs	r2, #32
 8001d2e:	40d1      	lsrs	r1, r2
 8001d30:	4662      	mov	r2, ip
 8001d32:	2a20      	cmp	r2, #32
 8001d34:	d006      	beq.n	8001d44 <__aeabi_dsub+0x1b0>
 8001d36:	4664      	mov	r4, ip
 8001d38:	2240      	movs	r2, #64	; 0x40
 8001d3a:	1b12      	subs	r2, r2, r4
 8001d3c:	003c      	movs	r4, r7
 8001d3e:	4094      	lsls	r4, r2
 8001d40:	4304      	orrs	r4, r0
 8001d42:	9401      	str	r4, [sp, #4]
 8001d44:	9c01      	ldr	r4, [sp, #4]
 8001d46:	1e62      	subs	r2, r4, #1
 8001d48:	4194      	sbcs	r4, r2
 8001d4a:	430c      	orrs	r4, r1
 8001d4c:	e0c3      	b.n	8001ed6 <__aeabi_dsub+0x342>
 8001d4e:	003c      	movs	r4, r7
 8001d50:	4304      	orrs	r4, r0
 8001d52:	d02b      	beq.n	8001dac <__aeabi_dsub+0x218>
 8001d54:	468b      	mov	fp, r1
 8001d56:	428d      	cmp	r5, r1
 8001d58:	d02e      	beq.n	8001db8 <__aeabi_dsub+0x224>
 8001d5a:	4c6a      	ldr	r4, [pc, #424]	; (8001f04 <__aeabi_dsub+0x370>)
 8001d5c:	46a4      	mov	ip, r4
 8001d5e:	44b4      	add	ip, r6
 8001d60:	4664      	mov	r4, ip
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	d05f      	beq.n	8001e26 <__aeabi_dsub+0x292>
 8001d66:	1b94      	subs	r4, r2, r6
 8001d68:	46a4      	mov	ip, r4
 8001d6a:	2e00      	cmp	r6, #0
 8001d6c:	d000      	beq.n	8001d70 <__aeabi_dsub+0x1dc>
 8001d6e:	e120      	b.n	8001fb2 <__aeabi_dsub+0x41e>
 8001d70:	464c      	mov	r4, r9
 8001d72:	431c      	orrs	r4, r3
 8001d74:	d100      	bne.n	8001d78 <__aeabi_dsub+0x1e4>
 8001d76:	e1c7      	b.n	8002108 <__aeabi_dsub+0x574>
 8001d78:	4661      	mov	r1, ip
 8001d7a:	1e4c      	subs	r4, r1, #1
 8001d7c:	2901      	cmp	r1, #1
 8001d7e:	d100      	bne.n	8001d82 <__aeabi_dsub+0x1ee>
 8001d80:	e223      	b.n	80021ca <__aeabi_dsub+0x636>
 8001d82:	4d5e      	ldr	r5, [pc, #376]	; (8001efc <__aeabi_dsub+0x368>)
 8001d84:	45ac      	cmp	ip, r5
 8001d86:	d100      	bne.n	8001d8a <__aeabi_dsub+0x1f6>
 8001d88:	e1d8      	b.n	800213c <__aeabi_dsub+0x5a8>
 8001d8a:	46a4      	mov	ip, r4
 8001d8c:	e11a      	b.n	8001fc4 <__aeabi_dsub+0x430>
 8001d8e:	003a      	movs	r2, r7
 8001d90:	4302      	orrs	r2, r0
 8001d92:	d100      	bne.n	8001d96 <__aeabi_dsub+0x202>
 8001d94:	e0e4      	b.n	8001f60 <__aeabi_dsub+0x3cc>
 8001d96:	0022      	movs	r2, r4
 8001d98:	3a01      	subs	r2, #1
 8001d9a:	2c01      	cmp	r4, #1
 8001d9c:	d100      	bne.n	8001da0 <__aeabi_dsub+0x20c>
 8001d9e:	e1c3      	b.n	8002128 <__aeabi_dsub+0x594>
 8001da0:	4956      	ldr	r1, [pc, #344]	; (8001efc <__aeabi_dsub+0x368>)
 8001da2:	428c      	cmp	r4, r1
 8001da4:	d100      	bne.n	8001da8 <__aeabi_dsub+0x214>
 8001da6:	e0b1      	b.n	8001f0c <__aeabi_dsub+0x378>
 8001da8:	4694      	mov	ip, r2
 8001daa:	e72b      	b.n	8001c04 <__aeabi_dsub+0x70>
 8001dac:	2401      	movs	r4, #1
 8001dae:	4061      	eors	r1, r4
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d000      	beq.n	8001db8 <__aeabi_dsub+0x224>
 8001db6:	e716      	b.n	8001be6 <__aeabi_dsub+0x52>
 8001db8:	4952      	ldr	r1, [pc, #328]	; (8001f04 <__aeabi_dsub+0x370>)
 8001dba:	468c      	mov	ip, r1
 8001dbc:	44b4      	add	ip, r6
 8001dbe:	4664      	mov	r4, ip
 8001dc0:	2c00      	cmp	r4, #0
 8001dc2:	d100      	bne.n	8001dc6 <__aeabi_dsub+0x232>
 8001dc4:	e0d3      	b.n	8001f6e <__aeabi_dsub+0x3da>
 8001dc6:	1b91      	subs	r1, r2, r6
 8001dc8:	468c      	mov	ip, r1
 8001dca:	2e00      	cmp	r6, #0
 8001dcc:	d100      	bne.n	8001dd0 <__aeabi_dsub+0x23c>
 8001dce:	e15e      	b.n	800208e <__aeabi_dsub+0x4fa>
 8001dd0:	494a      	ldr	r1, [pc, #296]	; (8001efc <__aeabi_dsub+0x368>)
 8001dd2:	428a      	cmp	r2, r1
 8001dd4:	d100      	bne.n	8001dd8 <__aeabi_dsub+0x244>
 8001dd6:	e1be      	b.n	8002156 <__aeabi_dsub+0x5c2>
 8001dd8:	2180      	movs	r1, #128	; 0x80
 8001dda:	464c      	mov	r4, r9
 8001ddc:	0409      	lsls	r1, r1, #16
 8001dde:	430c      	orrs	r4, r1
 8001de0:	46a1      	mov	r9, r4
 8001de2:	4661      	mov	r1, ip
 8001de4:	2938      	cmp	r1, #56	; 0x38
 8001de6:	dd00      	ble.n	8001dea <__aeabi_dsub+0x256>
 8001de8:	e1ba      	b.n	8002160 <__aeabi_dsub+0x5cc>
 8001dea:	291f      	cmp	r1, #31
 8001dec:	dd00      	ble.n	8001df0 <__aeabi_dsub+0x25c>
 8001dee:	e227      	b.n	8002240 <__aeabi_dsub+0x6ac>
 8001df0:	2420      	movs	r4, #32
 8001df2:	1a64      	subs	r4, r4, r1
 8001df4:	4649      	mov	r1, r9
 8001df6:	40a1      	lsls	r1, r4
 8001df8:	001e      	movs	r6, r3
 8001dfa:	4688      	mov	r8, r1
 8001dfc:	4661      	mov	r1, ip
 8001dfe:	40a3      	lsls	r3, r4
 8001e00:	40ce      	lsrs	r6, r1
 8001e02:	4641      	mov	r1, r8
 8001e04:	1e5c      	subs	r4, r3, #1
 8001e06:	41a3      	sbcs	r3, r4
 8001e08:	4331      	orrs	r1, r6
 8001e0a:	4319      	orrs	r1, r3
 8001e0c:	000c      	movs	r4, r1
 8001e0e:	4663      	mov	r3, ip
 8001e10:	4649      	mov	r1, r9
 8001e12:	40d9      	lsrs	r1, r3
 8001e14:	187f      	adds	r7, r7, r1
 8001e16:	1824      	adds	r4, r4, r0
 8001e18:	4284      	cmp	r4, r0
 8001e1a:	419b      	sbcs	r3, r3
 8001e1c:	425b      	negs	r3, r3
 8001e1e:	469a      	mov	sl, r3
 8001e20:	0016      	movs	r6, r2
 8001e22:	44ba      	add	sl, r7
 8001e24:	e05d      	b.n	8001ee2 <__aeabi_dsub+0x34e>
 8001e26:	4c38      	ldr	r4, [pc, #224]	; (8001f08 <__aeabi_dsub+0x374>)
 8001e28:	1c72      	adds	r2, r6, #1
 8001e2a:	4222      	tst	r2, r4
 8001e2c:	d000      	beq.n	8001e30 <__aeabi_dsub+0x29c>
 8001e2e:	e0df      	b.n	8001ff0 <__aeabi_dsub+0x45c>
 8001e30:	464a      	mov	r2, r9
 8001e32:	431a      	orrs	r2, r3
 8001e34:	2e00      	cmp	r6, #0
 8001e36:	d000      	beq.n	8001e3a <__aeabi_dsub+0x2a6>
 8001e38:	e15c      	b.n	80020f4 <__aeabi_dsub+0x560>
 8001e3a:	2a00      	cmp	r2, #0
 8001e3c:	d100      	bne.n	8001e40 <__aeabi_dsub+0x2ac>
 8001e3e:	e1cf      	b.n	80021e0 <__aeabi_dsub+0x64c>
 8001e40:	003a      	movs	r2, r7
 8001e42:	4302      	orrs	r2, r0
 8001e44:	d100      	bne.n	8001e48 <__aeabi_dsub+0x2b4>
 8001e46:	e17f      	b.n	8002148 <__aeabi_dsub+0x5b4>
 8001e48:	1a1c      	subs	r4, r3, r0
 8001e4a:	464a      	mov	r2, r9
 8001e4c:	42a3      	cmp	r3, r4
 8001e4e:	4189      	sbcs	r1, r1
 8001e50:	1bd2      	subs	r2, r2, r7
 8001e52:	4249      	negs	r1, r1
 8001e54:	1a52      	subs	r2, r2, r1
 8001e56:	4692      	mov	sl, r2
 8001e58:	0212      	lsls	r2, r2, #8
 8001e5a:	d400      	bmi.n	8001e5e <__aeabi_dsub+0x2ca>
 8001e5c:	e20a      	b.n	8002274 <__aeabi_dsub+0x6e0>
 8001e5e:	1ac4      	subs	r4, r0, r3
 8001e60:	42a0      	cmp	r0, r4
 8001e62:	4180      	sbcs	r0, r0
 8001e64:	464b      	mov	r3, r9
 8001e66:	4240      	negs	r0, r0
 8001e68:	1aff      	subs	r7, r7, r3
 8001e6a:	1a3b      	subs	r3, r7, r0
 8001e6c:	469a      	mov	sl, r3
 8001e6e:	465d      	mov	r5, fp
 8001e70:	e71a      	b.n	8001ca8 <__aeabi_dsub+0x114>
 8001e72:	003a      	movs	r2, r7
 8001e74:	4302      	orrs	r2, r0
 8001e76:	d073      	beq.n	8001f60 <__aeabi_dsub+0x3cc>
 8001e78:	0022      	movs	r2, r4
 8001e7a:	3a01      	subs	r2, #1
 8001e7c:	2c01      	cmp	r4, #1
 8001e7e:	d100      	bne.n	8001e82 <__aeabi_dsub+0x2ee>
 8001e80:	e0cb      	b.n	800201a <__aeabi_dsub+0x486>
 8001e82:	4554      	cmp	r4, sl
 8001e84:	d042      	beq.n	8001f0c <__aeabi_dsub+0x378>
 8001e86:	4694      	mov	ip, r2
 8001e88:	e748      	b.n	8001d1c <__aeabi_dsub+0x188>
 8001e8a:	0010      	movs	r0, r2
 8001e8c:	3b1f      	subs	r3, #31
 8001e8e:	40d8      	lsrs	r0, r3
 8001e90:	2920      	cmp	r1, #32
 8001e92:	d003      	beq.n	8001e9c <__aeabi_dsub+0x308>
 8001e94:	2340      	movs	r3, #64	; 0x40
 8001e96:	1a5b      	subs	r3, r3, r1
 8001e98:	409a      	lsls	r2, r3
 8001e9a:	4314      	orrs	r4, r2
 8001e9c:	1e63      	subs	r3, r4, #1
 8001e9e:	419c      	sbcs	r4, r3
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	2600      	movs	r6, #0
 8001ea4:	469a      	mov	sl, r3
 8001ea6:	4304      	orrs	r4, r0
 8001ea8:	0763      	lsls	r3, r4, #29
 8001eaa:	d000      	beq.n	8001eae <__aeabi_dsub+0x31a>
 8001eac:	e6fe      	b.n	8001cac <__aeabi_dsub+0x118>
 8001eae:	4652      	mov	r2, sl
 8001eb0:	08e3      	lsrs	r3, r4, #3
 8001eb2:	0752      	lsls	r2, r2, #29
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	4652      	mov	r2, sl
 8001eb8:	46b4      	mov	ip, r6
 8001eba:	08d2      	lsrs	r2, r2, #3
 8001ebc:	490f      	ldr	r1, [pc, #60]	; (8001efc <__aeabi_dsub+0x368>)
 8001ebe:	458c      	cmp	ip, r1
 8001ec0:	d02a      	beq.n	8001f18 <__aeabi_dsub+0x384>
 8001ec2:	0312      	lsls	r2, r2, #12
 8001ec4:	0b14      	lsrs	r4, r2, #12
 8001ec6:	4662      	mov	r2, ip
 8001ec8:	0552      	lsls	r2, r2, #21
 8001eca:	0d52      	lsrs	r2, r2, #21
 8001ecc:	e70c      	b.n	8001ce8 <__aeabi_dsub+0x154>
 8001ece:	003c      	movs	r4, r7
 8001ed0:	4304      	orrs	r4, r0
 8001ed2:	1e62      	subs	r2, r4, #1
 8001ed4:	4194      	sbcs	r4, r2
 8001ed6:	18e4      	adds	r4, r4, r3
 8001ed8:	429c      	cmp	r4, r3
 8001eda:	4192      	sbcs	r2, r2
 8001edc:	4252      	negs	r2, r2
 8001ede:	444a      	add	r2, r9
 8001ee0:	4692      	mov	sl, r2
 8001ee2:	4653      	mov	r3, sl
 8001ee4:	021b      	lsls	r3, r3, #8
 8001ee6:	d5df      	bpl.n	8001ea8 <__aeabi_dsub+0x314>
 8001ee8:	4b04      	ldr	r3, [pc, #16]	; (8001efc <__aeabi_dsub+0x368>)
 8001eea:	3601      	adds	r6, #1
 8001eec:	429e      	cmp	r6, r3
 8001eee:	d000      	beq.n	8001ef2 <__aeabi_dsub+0x35e>
 8001ef0:	e0a0      	b.n	8002034 <__aeabi_dsub+0x4a0>
 8001ef2:	0032      	movs	r2, r6
 8001ef4:	2400      	movs	r4, #0
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	e6f6      	b.n	8001ce8 <__aeabi_dsub+0x154>
 8001efa:	46c0      	nop			; (mov r8, r8)
 8001efc:	000007ff 	.word	0x000007ff
 8001f00:	ff7fffff 	.word	0xff7fffff
 8001f04:	fffff801 	.word	0xfffff801
 8001f08:	000007fe 	.word	0x000007fe
 8001f0c:	08db      	lsrs	r3, r3, #3
 8001f0e:	464a      	mov	r2, r9
 8001f10:	0752      	lsls	r2, r2, #29
 8001f12:	4313      	orrs	r3, r2
 8001f14:	464a      	mov	r2, r9
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	0019      	movs	r1, r3
 8001f1a:	4311      	orrs	r1, r2
 8001f1c:	d100      	bne.n	8001f20 <__aeabi_dsub+0x38c>
 8001f1e:	e1b5      	b.n	800228c <__aeabi_dsub+0x6f8>
 8001f20:	2480      	movs	r4, #128	; 0x80
 8001f22:	0324      	lsls	r4, r4, #12
 8001f24:	4314      	orrs	r4, r2
 8001f26:	0324      	lsls	r4, r4, #12
 8001f28:	4ad5      	ldr	r2, [pc, #852]	; (8002280 <__aeabi_dsub+0x6ec>)
 8001f2a:	0b24      	lsrs	r4, r4, #12
 8001f2c:	e6dc      	b.n	8001ce8 <__aeabi_dsub+0x154>
 8001f2e:	0020      	movs	r0, r4
 8001f30:	f000 fae2 	bl	80024f8 <__clzsi2>
 8001f34:	0003      	movs	r3, r0
 8001f36:	3318      	adds	r3, #24
 8001f38:	2b1f      	cmp	r3, #31
 8001f3a:	dc00      	bgt.n	8001f3e <__aeabi_dsub+0x3aa>
 8001f3c:	e695      	b.n	8001c6a <__aeabi_dsub+0xd6>
 8001f3e:	0022      	movs	r2, r4
 8001f40:	3808      	subs	r0, #8
 8001f42:	4082      	lsls	r2, r0
 8001f44:	2400      	movs	r4, #0
 8001f46:	429e      	cmp	r6, r3
 8001f48:	dc00      	bgt.n	8001f4c <__aeabi_dsub+0x3b8>
 8001f4a:	e69a      	b.n	8001c82 <__aeabi_dsub+0xee>
 8001f4c:	1af6      	subs	r6, r6, r3
 8001f4e:	4bcd      	ldr	r3, [pc, #820]	; (8002284 <__aeabi_dsub+0x6f0>)
 8001f50:	401a      	ands	r2, r3
 8001f52:	4692      	mov	sl, r2
 8001f54:	e6a8      	b.n	8001ca8 <__aeabi_dsub+0x114>
 8001f56:	003c      	movs	r4, r7
 8001f58:	4304      	orrs	r4, r0
 8001f5a:	1e62      	subs	r2, r4, #1
 8001f5c:	4194      	sbcs	r4, r2
 8001f5e:	e66c      	b.n	8001c3a <__aeabi_dsub+0xa6>
 8001f60:	464a      	mov	r2, r9
 8001f62:	08db      	lsrs	r3, r3, #3
 8001f64:	0752      	lsls	r2, r2, #29
 8001f66:	4313      	orrs	r3, r2
 8001f68:	464a      	mov	r2, r9
 8001f6a:	08d2      	lsrs	r2, r2, #3
 8001f6c:	e7a6      	b.n	8001ebc <__aeabi_dsub+0x328>
 8001f6e:	4cc6      	ldr	r4, [pc, #792]	; (8002288 <__aeabi_dsub+0x6f4>)
 8001f70:	1c72      	adds	r2, r6, #1
 8001f72:	4222      	tst	r2, r4
 8001f74:	d000      	beq.n	8001f78 <__aeabi_dsub+0x3e4>
 8001f76:	e0ac      	b.n	80020d2 <__aeabi_dsub+0x53e>
 8001f78:	464a      	mov	r2, r9
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	2e00      	cmp	r6, #0
 8001f7e:	d000      	beq.n	8001f82 <__aeabi_dsub+0x3ee>
 8001f80:	e105      	b.n	800218e <__aeabi_dsub+0x5fa>
 8001f82:	2a00      	cmp	r2, #0
 8001f84:	d100      	bne.n	8001f88 <__aeabi_dsub+0x3f4>
 8001f86:	e156      	b.n	8002236 <__aeabi_dsub+0x6a2>
 8001f88:	003a      	movs	r2, r7
 8001f8a:	4302      	orrs	r2, r0
 8001f8c:	d100      	bne.n	8001f90 <__aeabi_dsub+0x3fc>
 8001f8e:	e0db      	b.n	8002148 <__aeabi_dsub+0x5b4>
 8001f90:	181c      	adds	r4, r3, r0
 8001f92:	429c      	cmp	r4, r3
 8001f94:	419b      	sbcs	r3, r3
 8001f96:	444f      	add	r7, r9
 8001f98:	46ba      	mov	sl, r7
 8001f9a:	425b      	negs	r3, r3
 8001f9c:	449a      	add	sl, r3
 8001f9e:	4653      	mov	r3, sl
 8001fa0:	021b      	lsls	r3, r3, #8
 8001fa2:	d400      	bmi.n	8001fa6 <__aeabi_dsub+0x412>
 8001fa4:	e780      	b.n	8001ea8 <__aeabi_dsub+0x314>
 8001fa6:	4652      	mov	r2, sl
 8001fa8:	4bb6      	ldr	r3, [pc, #728]	; (8002284 <__aeabi_dsub+0x6f0>)
 8001faa:	2601      	movs	r6, #1
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e77a      	b.n	8001ea8 <__aeabi_dsub+0x314>
 8001fb2:	4cb3      	ldr	r4, [pc, #716]	; (8002280 <__aeabi_dsub+0x6ec>)
 8001fb4:	42a2      	cmp	r2, r4
 8001fb6:	d100      	bne.n	8001fba <__aeabi_dsub+0x426>
 8001fb8:	e0c0      	b.n	800213c <__aeabi_dsub+0x5a8>
 8001fba:	2480      	movs	r4, #128	; 0x80
 8001fbc:	464d      	mov	r5, r9
 8001fbe:	0424      	lsls	r4, r4, #16
 8001fc0:	4325      	orrs	r5, r4
 8001fc2:	46a9      	mov	r9, r5
 8001fc4:	4664      	mov	r4, ip
 8001fc6:	2c38      	cmp	r4, #56	; 0x38
 8001fc8:	dc53      	bgt.n	8002072 <__aeabi_dsub+0x4de>
 8001fca:	4661      	mov	r1, ip
 8001fcc:	2c1f      	cmp	r4, #31
 8001fce:	dd00      	ble.n	8001fd2 <__aeabi_dsub+0x43e>
 8001fd0:	e0cd      	b.n	800216e <__aeabi_dsub+0x5da>
 8001fd2:	2520      	movs	r5, #32
 8001fd4:	001e      	movs	r6, r3
 8001fd6:	1b2d      	subs	r5, r5, r4
 8001fd8:	464c      	mov	r4, r9
 8001fda:	40ab      	lsls	r3, r5
 8001fdc:	40ac      	lsls	r4, r5
 8001fde:	40ce      	lsrs	r6, r1
 8001fe0:	1e5d      	subs	r5, r3, #1
 8001fe2:	41ab      	sbcs	r3, r5
 8001fe4:	4334      	orrs	r4, r6
 8001fe6:	4323      	orrs	r3, r4
 8001fe8:	464c      	mov	r4, r9
 8001fea:	40cc      	lsrs	r4, r1
 8001fec:	1b3f      	subs	r7, r7, r4
 8001fee:	e045      	b.n	800207c <__aeabi_dsub+0x4e8>
 8001ff0:	464a      	mov	r2, r9
 8001ff2:	1a1c      	subs	r4, r3, r0
 8001ff4:	1bd1      	subs	r1, r2, r7
 8001ff6:	42a3      	cmp	r3, r4
 8001ff8:	4192      	sbcs	r2, r2
 8001ffa:	4252      	negs	r2, r2
 8001ffc:	4692      	mov	sl, r2
 8001ffe:	000a      	movs	r2, r1
 8002000:	4651      	mov	r1, sl
 8002002:	1a52      	subs	r2, r2, r1
 8002004:	4692      	mov	sl, r2
 8002006:	0212      	lsls	r2, r2, #8
 8002008:	d500      	bpl.n	800200c <__aeabi_dsub+0x478>
 800200a:	e083      	b.n	8002114 <__aeabi_dsub+0x580>
 800200c:	4653      	mov	r3, sl
 800200e:	4323      	orrs	r3, r4
 8002010:	d000      	beq.n	8002014 <__aeabi_dsub+0x480>
 8002012:	e621      	b.n	8001c58 <__aeabi_dsub+0xc4>
 8002014:	2200      	movs	r2, #0
 8002016:	2500      	movs	r5, #0
 8002018:	e753      	b.n	8001ec2 <__aeabi_dsub+0x32e>
 800201a:	181c      	adds	r4, r3, r0
 800201c:	429c      	cmp	r4, r3
 800201e:	419b      	sbcs	r3, r3
 8002020:	444f      	add	r7, r9
 8002022:	46ba      	mov	sl, r7
 8002024:	425b      	negs	r3, r3
 8002026:	449a      	add	sl, r3
 8002028:	4653      	mov	r3, sl
 800202a:	2601      	movs	r6, #1
 800202c:	021b      	lsls	r3, r3, #8
 800202e:	d400      	bmi.n	8002032 <__aeabi_dsub+0x49e>
 8002030:	e73a      	b.n	8001ea8 <__aeabi_dsub+0x314>
 8002032:	2602      	movs	r6, #2
 8002034:	4652      	mov	r2, sl
 8002036:	4b93      	ldr	r3, [pc, #588]	; (8002284 <__aeabi_dsub+0x6f0>)
 8002038:	2101      	movs	r1, #1
 800203a:	401a      	ands	r2, r3
 800203c:	0013      	movs	r3, r2
 800203e:	4021      	ands	r1, r4
 8002040:	0862      	lsrs	r2, r4, #1
 8002042:	430a      	orrs	r2, r1
 8002044:	07dc      	lsls	r4, r3, #31
 8002046:	085b      	lsrs	r3, r3, #1
 8002048:	469a      	mov	sl, r3
 800204a:	4314      	orrs	r4, r2
 800204c:	e62c      	b.n	8001ca8 <__aeabi_dsub+0x114>
 800204e:	0039      	movs	r1, r7
 8002050:	3a20      	subs	r2, #32
 8002052:	40d1      	lsrs	r1, r2
 8002054:	4662      	mov	r2, ip
 8002056:	2a20      	cmp	r2, #32
 8002058:	d006      	beq.n	8002068 <__aeabi_dsub+0x4d4>
 800205a:	4664      	mov	r4, ip
 800205c:	2240      	movs	r2, #64	; 0x40
 800205e:	1b12      	subs	r2, r2, r4
 8002060:	003c      	movs	r4, r7
 8002062:	4094      	lsls	r4, r2
 8002064:	4304      	orrs	r4, r0
 8002066:	9401      	str	r4, [sp, #4]
 8002068:	9c01      	ldr	r4, [sp, #4]
 800206a:	1e62      	subs	r2, r4, #1
 800206c:	4194      	sbcs	r4, r2
 800206e:	430c      	orrs	r4, r1
 8002070:	e5e3      	b.n	8001c3a <__aeabi_dsub+0xa6>
 8002072:	4649      	mov	r1, r9
 8002074:	4319      	orrs	r1, r3
 8002076:	000b      	movs	r3, r1
 8002078:	1e5c      	subs	r4, r3, #1
 800207a:	41a3      	sbcs	r3, r4
 800207c:	1ac4      	subs	r4, r0, r3
 800207e:	42a0      	cmp	r0, r4
 8002080:	419b      	sbcs	r3, r3
 8002082:	425b      	negs	r3, r3
 8002084:	1afb      	subs	r3, r7, r3
 8002086:	469a      	mov	sl, r3
 8002088:	465d      	mov	r5, fp
 800208a:	0016      	movs	r6, r2
 800208c:	e5dc      	b.n	8001c48 <__aeabi_dsub+0xb4>
 800208e:	4649      	mov	r1, r9
 8002090:	4319      	orrs	r1, r3
 8002092:	d100      	bne.n	8002096 <__aeabi_dsub+0x502>
 8002094:	e0ae      	b.n	80021f4 <__aeabi_dsub+0x660>
 8002096:	4661      	mov	r1, ip
 8002098:	4664      	mov	r4, ip
 800209a:	3901      	subs	r1, #1
 800209c:	2c01      	cmp	r4, #1
 800209e:	d100      	bne.n	80020a2 <__aeabi_dsub+0x50e>
 80020a0:	e0e0      	b.n	8002264 <__aeabi_dsub+0x6d0>
 80020a2:	4c77      	ldr	r4, [pc, #476]	; (8002280 <__aeabi_dsub+0x6ec>)
 80020a4:	45a4      	cmp	ip, r4
 80020a6:	d056      	beq.n	8002156 <__aeabi_dsub+0x5c2>
 80020a8:	468c      	mov	ip, r1
 80020aa:	e69a      	b.n	8001de2 <__aeabi_dsub+0x24e>
 80020ac:	4661      	mov	r1, ip
 80020ae:	2220      	movs	r2, #32
 80020b0:	003c      	movs	r4, r7
 80020b2:	1a52      	subs	r2, r2, r1
 80020b4:	4094      	lsls	r4, r2
 80020b6:	0001      	movs	r1, r0
 80020b8:	4090      	lsls	r0, r2
 80020ba:	46a0      	mov	r8, r4
 80020bc:	4664      	mov	r4, ip
 80020be:	1e42      	subs	r2, r0, #1
 80020c0:	4190      	sbcs	r0, r2
 80020c2:	4662      	mov	r2, ip
 80020c4:	40e1      	lsrs	r1, r4
 80020c6:	4644      	mov	r4, r8
 80020c8:	40d7      	lsrs	r7, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	4304      	orrs	r4, r0
 80020ce:	44b9      	add	r9, r7
 80020d0:	e701      	b.n	8001ed6 <__aeabi_dsub+0x342>
 80020d2:	496b      	ldr	r1, [pc, #428]	; (8002280 <__aeabi_dsub+0x6ec>)
 80020d4:	428a      	cmp	r2, r1
 80020d6:	d100      	bne.n	80020da <__aeabi_dsub+0x546>
 80020d8:	e70c      	b.n	8001ef4 <__aeabi_dsub+0x360>
 80020da:	1818      	adds	r0, r3, r0
 80020dc:	4298      	cmp	r0, r3
 80020de:	419b      	sbcs	r3, r3
 80020e0:	444f      	add	r7, r9
 80020e2:	425b      	negs	r3, r3
 80020e4:	18fb      	adds	r3, r7, r3
 80020e6:	07dc      	lsls	r4, r3, #31
 80020e8:	0840      	lsrs	r0, r0, #1
 80020ea:	085b      	lsrs	r3, r3, #1
 80020ec:	469a      	mov	sl, r3
 80020ee:	0016      	movs	r6, r2
 80020f0:	4304      	orrs	r4, r0
 80020f2:	e6d9      	b.n	8001ea8 <__aeabi_dsub+0x314>
 80020f4:	2a00      	cmp	r2, #0
 80020f6:	d000      	beq.n	80020fa <__aeabi_dsub+0x566>
 80020f8:	e081      	b.n	80021fe <__aeabi_dsub+0x66a>
 80020fa:	003b      	movs	r3, r7
 80020fc:	4303      	orrs	r3, r0
 80020fe:	d11d      	bne.n	800213c <__aeabi_dsub+0x5a8>
 8002100:	2280      	movs	r2, #128	; 0x80
 8002102:	2500      	movs	r5, #0
 8002104:	0312      	lsls	r2, r2, #12
 8002106:	e70b      	b.n	8001f20 <__aeabi_dsub+0x38c>
 8002108:	08c0      	lsrs	r0, r0, #3
 800210a:	077b      	lsls	r3, r7, #29
 800210c:	465d      	mov	r5, fp
 800210e:	4303      	orrs	r3, r0
 8002110:	08fa      	lsrs	r2, r7, #3
 8002112:	e6d3      	b.n	8001ebc <__aeabi_dsub+0x328>
 8002114:	1ac4      	subs	r4, r0, r3
 8002116:	42a0      	cmp	r0, r4
 8002118:	4180      	sbcs	r0, r0
 800211a:	464b      	mov	r3, r9
 800211c:	4240      	negs	r0, r0
 800211e:	1aff      	subs	r7, r7, r3
 8002120:	1a3b      	subs	r3, r7, r0
 8002122:	469a      	mov	sl, r3
 8002124:	465d      	mov	r5, fp
 8002126:	e597      	b.n	8001c58 <__aeabi_dsub+0xc4>
 8002128:	1a1c      	subs	r4, r3, r0
 800212a:	464a      	mov	r2, r9
 800212c:	42a3      	cmp	r3, r4
 800212e:	419b      	sbcs	r3, r3
 8002130:	1bd7      	subs	r7, r2, r7
 8002132:	425b      	negs	r3, r3
 8002134:	1afb      	subs	r3, r7, r3
 8002136:	469a      	mov	sl, r3
 8002138:	2601      	movs	r6, #1
 800213a:	e585      	b.n	8001c48 <__aeabi_dsub+0xb4>
 800213c:	08c0      	lsrs	r0, r0, #3
 800213e:	077b      	lsls	r3, r7, #29
 8002140:	465d      	mov	r5, fp
 8002142:	4303      	orrs	r3, r0
 8002144:	08fa      	lsrs	r2, r7, #3
 8002146:	e6e7      	b.n	8001f18 <__aeabi_dsub+0x384>
 8002148:	464a      	mov	r2, r9
 800214a:	08db      	lsrs	r3, r3, #3
 800214c:	0752      	lsls	r2, r2, #29
 800214e:	4313      	orrs	r3, r2
 8002150:	464a      	mov	r2, r9
 8002152:	08d2      	lsrs	r2, r2, #3
 8002154:	e6b5      	b.n	8001ec2 <__aeabi_dsub+0x32e>
 8002156:	08c0      	lsrs	r0, r0, #3
 8002158:	077b      	lsls	r3, r7, #29
 800215a:	4303      	orrs	r3, r0
 800215c:	08fa      	lsrs	r2, r7, #3
 800215e:	e6db      	b.n	8001f18 <__aeabi_dsub+0x384>
 8002160:	4649      	mov	r1, r9
 8002162:	4319      	orrs	r1, r3
 8002164:	000b      	movs	r3, r1
 8002166:	1e59      	subs	r1, r3, #1
 8002168:	418b      	sbcs	r3, r1
 800216a:	001c      	movs	r4, r3
 800216c:	e653      	b.n	8001e16 <__aeabi_dsub+0x282>
 800216e:	464d      	mov	r5, r9
 8002170:	3c20      	subs	r4, #32
 8002172:	40e5      	lsrs	r5, r4
 8002174:	2920      	cmp	r1, #32
 8002176:	d005      	beq.n	8002184 <__aeabi_dsub+0x5f0>
 8002178:	2440      	movs	r4, #64	; 0x40
 800217a:	1a64      	subs	r4, r4, r1
 800217c:	4649      	mov	r1, r9
 800217e:	40a1      	lsls	r1, r4
 8002180:	430b      	orrs	r3, r1
 8002182:	4698      	mov	r8, r3
 8002184:	4643      	mov	r3, r8
 8002186:	1e5c      	subs	r4, r3, #1
 8002188:	41a3      	sbcs	r3, r4
 800218a:	432b      	orrs	r3, r5
 800218c:	e776      	b.n	800207c <__aeabi_dsub+0x4e8>
 800218e:	2a00      	cmp	r2, #0
 8002190:	d0e1      	beq.n	8002156 <__aeabi_dsub+0x5c2>
 8002192:	003a      	movs	r2, r7
 8002194:	08db      	lsrs	r3, r3, #3
 8002196:	4302      	orrs	r2, r0
 8002198:	d100      	bne.n	800219c <__aeabi_dsub+0x608>
 800219a:	e6b8      	b.n	8001f0e <__aeabi_dsub+0x37a>
 800219c:	464a      	mov	r2, r9
 800219e:	0752      	lsls	r2, r2, #29
 80021a0:	2480      	movs	r4, #128	; 0x80
 80021a2:	4313      	orrs	r3, r2
 80021a4:	464a      	mov	r2, r9
 80021a6:	0324      	lsls	r4, r4, #12
 80021a8:	08d2      	lsrs	r2, r2, #3
 80021aa:	4222      	tst	r2, r4
 80021ac:	d007      	beq.n	80021be <__aeabi_dsub+0x62a>
 80021ae:	08fe      	lsrs	r6, r7, #3
 80021b0:	4226      	tst	r6, r4
 80021b2:	d104      	bne.n	80021be <__aeabi_dsub+0x62a>
 80021b4:	465d      	mov	r5, fp
 80021b6:	0032      	movs	r2, r6
 80021b8:	08c3      	lsrs	r3, r0, #3
 80021ba:	077f      	lsls	r7, r7, #29
 80021bc:	433b      	orrs	r3, r7
 80021be:	0f59      	lsrs	r1, r3, #29
 80021c0:	00db      	lsls	r3, r3, #3
 80021c2:	0749      	lsls	r1, r1, #29
 80021c4:	08db      	lsrs	r3, r3, #3
 80021c6:	430b      	orrs	r3, r1
 80021c8:	e6a6      	b.n	8001f18 <__aeabi_dsub+0x384>
 80021ca:	1ac4      	subs	r4, r0, r3
 80021cc:	42a0      	cmp	r0, r4
 80021ce:	4180      	sbcs	r0, r0
 80021d0:	464b      	mov	r3, r9
 80021d2:	4240      	negs	r0, r0
 80021d4:	1aff      	subs	r7, r7, r3
 80021d6:	1a3b      	subs	r3, r7, r0
 80021d8:	469a      	mov	sl, r3
 80021da:	465d      	mov	r5, fp
 80021dc:	2601      	movs	r6, #1
 80021de:	e533      	b.n	8001c48 <__aeabi_dsub+0xb4>
 80021e0:	003b      	movs	r3, r7
 80021e2:	4303      	orrs	r3, r0
 80021e4:	d100      	bne.n	80021e8 <__aeabi_dsub+0x654>
 80021e6:	e715      	b.n	8002014 <__aeabi_dsub+0x480>
 80021e8:	08c0      	lsrs	r0, r0, #3
 80021ea:	077b      	lsls	r3, r7, #29
 80021ec:	465d      	mov	r5, fp
 80021ee:	4303      	orrs	r3, r0
 80021f0:	08fa      	lsrs	r2, r7, #3
 80021f2:	e666      	b.n	8001ec2 <__aeabi_dsub+0x32e>
 80021f4:	08c0      	lsrs	r0, r0, #3
 80021f6:	077b      	lsls	r3, r7, #29
 80021f8:	4303      	orrs	r3, r0
 80021fa:	08fa      	lsrs	r2, r7, #3
 80021fc:	e65e      	b.n	8001ebc <__aeabi_dsub+0x328>
 80021fe:	003a      	movs	r2, r7
 8002200:	08db      	lsrs	r3, r3, #3
 8002202:	4302      	orrs	r2, r0
 8002204:	d100      	bne.n	8002208 <__aeabi_dsub+0x674>
 8002206:	e682      	b.n	8001f0e <__aeabi_dsub+0x37a>
 8002208:	464a      	mov	r2, r9
 800220a:	0752      	lsls	r2, r2, #29
 800220c:	2480      	movs	r4, #128	; 0x80
 800220e:	4313      	orrs	r3, r2
 8002210:	464a      	mov	r2, r9
 8002212:	0324      	lsls	r4, r4, #12
 8002214:	08d2      	lsrs	r2, r2, #3
 8002216:	4222      	tst	r2, r4
 8002218:	d007      	beq.n	800222a <__aeabi_dsub+0x696>
 800221a:	08fe      	lsrs	r6, r7, #3
 800221c:	4226      	tst	r6, r4
 800221e:	d104      	bne.n	800222a <__aeabi_dsub+0x696>
 8002220:	465d      	mov	r5, fp
 8002222:	0032      	movs	r2, r6
 8002224:	08c3      	lsrs	r3, r0, #3
 8002226:	077f      	lsls	r7, r7, #29
 8002228:	433b      	orrs	r3, r7
 800222a:	0f59      	lsrs	r1, r3, #29
 800222c:	00db      	lsls	r3, r3, #3
 800222e:	08db      	lsrs	r3, r3, #3
 8002230:	0749      	lsls	r1, r1, #29
 8002232:	430b      	orrs	r3, r1
 8002234:	e670      	b.n	8001f18 <__aeabi_dsub+0x384>
 8002236:	08c0      	lsrs	r0, r0, #3
 8002238:	077b      	lsls	r3, r7, #29
 800223a:	4303      	orrs	r3, r0
 800223c:	08fa      	lsrs	r2, r7, #3
 800223e:	e640      	b.n	8001ec2 <__aeabi_dsub+0x32e>
 8002240:	464c      	mov	r4, r9
 8002242:	3920      	subs	r1, #32
 8002244:	40cc      	lsrs	r4, r1
 8002246:	4661      	mov	r1, ip
 8002248:	2920      	cmp	r1, #32
 800224a:	d006      	beq.n	800225a <__aeabi_dsub+0x6c6>
 800224c:	4666      	mov	r6, ip
 800224e:	2140      	movs	r1, #64	; 0x40
 8002250:	1b89      	subs	r1, r1, r6
 8002252:	464e      	mov	r6, r9
 8002254:	408e      	lsls	r6, r1
 8002256:	4333      	orrs	r3, r6
 8002258:	4698      	mov	r8, r3
 800225a:	4643      	mov	r3, r8
 800225c:	1e59      	subs	r1, r3, #1
 800225e:	418b      	sbcs	r3, r1
 8002260:	431c      	orrs	r4, r3
 8002262:	e5d8      	b.n	8001e16 <__aeabi_dsub+0x282>
 8002264:	181c      	adds	r4, r3, r0
 8002266:	4284      	cmp	r4, r0
 8002268:	4180      	sbcs	r0, r0
 800226a:	444f      	add	r7, r9
 800226c:	46ba      	mov	sl, r7
 800226e:	4240      	negs	r0, r0
 8002270:	4482      	add	sl, r0
 8002272:	e6d9      	b.n	8002028 <__aeabi_dsub+0x494>
 8002274:	4653      	mov	r3, sl
 8002276:	4323      	orrs	r3, r4
 8002278:	d100      	bne.n	800227c <__aeabi_dsub+0x6e8>
 800227a:	e6cb      	b.n	8002014 <__aeabi_dsub+0x480>
 800227c:	e614      	b.n	8001ea8 <__aeabi_dsub+0x314>
 800227e:	46c0      	nop			; (mov r8, r8)
 8002280:	000007ff 	.word	0x000007ff
 8002284:	ff7fffff 	.word	0xff7fffff
 8002288:	000007fe 	.word	0x000007fe
 800228c:	2300      	movs	r3, #0
 800228e:	4a01      	ldr	r2, [pc, #4]	; (8002294 <__aeabi_dsub+0x700>)
 8002290:	001c      	movs	r4, r3
 8002292:	e529      	b.n	8001ce8 <__aeabi_dsub+0x154>
 8002294:	000007ff 	.word	0x000007ff

08002298 <__aeabi_dcmpun>:
 8002298:	b570      	push	{r4, r5, r6, lr}
 800229a:	0005      	movs	r5, r0
 800229c:	480c      	ldr	r0, [pc, #48]	; (80022d0 <__aeabi_dcmpun+0x38>)
 800229e:	031c      	lsls	r4, r3, #12
 80022a0:	0016      	movs	r6, r2
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	030a      	lsls	r2, r1, #12
 80022a6:	0049      	lsls	r1, r1, #1
 80022a8:	0b12      	lsrs	r2, r2, #12
 80022aa:	0d49      	lsrs	r1, r1, #21
 80022ac:	0b24      	lsrs	r4, r4, #12
 80022ae:	0d5b      	lsrs	r3, r3, #21
 80022b0:	4281      	cmp	r1, r0
 80022b2:	d008      	beq.n	80022c6 <__aeabi_dcmpun+0x2e>
 80022b4:	4a06      	ldr	r2, [pc, #24]	; (80022d0 <__aeabi_dcmpun+0x38>)
 80022b6:	2000      	movs	r0, #0
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d103      	bne.n	80022c4 <__aeabi_dcmpun+0x2c>
 80022bc:	0020      	movs	r0, r4
 80022be:	4330      	orrs	r0, r6
 80022c0:	1e43      	subs	r3, r0, #1
 80022c2:	4198      	sbcs	r0, r3
 80022c4:	bd70      	pop	{r4, r5, r6, pc}
 80022c6:	2001      	movs	r0, #1
 80022c8:	432a      	orrs	r2, r5
 80022ca:	d1fb      	bne.n	80022c4 <__aeabi_dcmpun+0x2c>
 80022cc:	e7f2      	b.n	80022b4 <__aeabi_dcmpun+0x1c>
 80022ce:	46c0      	nop			; (mov r8, r8)
 80022d0:	000007ff 	.word	0x000007ff

080022d4 <__aeabi_d2iz>:
 80022d4:	000a      	movs	r2, r1
 80022d6:	b530      	push	{r4, r5, lr}
 80022d8:	4c13      	ldr	r4, [pc, #76]	; (8002328 <__aeabi_d2iz+0x54>)
 80022da:	0053      	lsls	r3, r2, #1
 80022dc:	0309      	lsls	r1, r1, #12
 80022de:	0005      	movs	r5, r0
 80022e0:	0b09      	lsrs	r1, r1, #12
 80022e2:	2000      	movs	r0, #0
 80022e4:	0d5b      	lsrs	r3, r3, #21
 80022e6:	0fd2      	lsrs	r2, r2, #31
 80022e8:	42a3      	cmp	r3, r4
 80022ea:	dd04      	ble.n	80022f6 <__aeabi_d2iz+0x22>
 80022ec:	480f      	ldr	r0, [pc, #60]	; (800232c <__aeabi_d2iz+0x58>)
 80022ee:	4283      	cmp	r3, r0
 80022f0:	dd02      	ble.n	80022f8 <__aeabi_d2iz+0x24>
 80022f2:	4b0f      	ldr	r3, [pc, #60]	; (8002330 <__aeabi_d2iz+0x5c>)
 80022f4:	18d0      	adds	r0, r2, r3
 80022f6:	bd30      	pop	{r4, r5, pc}
 80022f8:	2080      	movs	r0, #128	; 0x80
 80022fa:	0340      	lsls	r0, r0, #13
 80022fc:	4301      	orrs	r1, r0
 80022fe:	480d      	ldr	r0, [pc, #52]	; (8002334 <__aeabi_d2iz+0x60>)
 8002300:	1ac0      	subs	r0, r0, r3
 8002302:	281f      	cmp	r0, #31
 8002304:	dd08      	ble.n	8002318 <__aeabi_d2iz+0x44>
 8002306:	480c      	ldr	r0, [pc, #48]	; (8002338 <__aeabi_d2iz+0x64>)
 8002308:	1ac3      	subs	r3, r0, r3
 800230a:	40d9      	lsrs	r1, r3
 800230c:	000b      	movs	r3, r1
 800230e:	4258      	negs	r0, r3
 8002310:	2a00      	cmp	r2, #0
 8002312:	d1f0      	bne.n	80022f6 <__aeabi_d2iz+0x22>
 8002314:	0018      	movs	r0, r3
 8002316:	e7ee      	b.n	80022f6 <__aeabi_d2iz+0x22>
 8002318:	4c08      	ldr	r4, [pc, #32]	; (800233c <__aeabi_d2iz+0x68>)
 800231a:	40c5      	lsrs	r5, r0
 800231c:	46a4      	mov	ip, r4
 800231e:	4463      	add	r3, ip
 8002320:	4099      	lsls	r1, r3
 8002322:	000b      	movs	r3, r1
 8002324:	432b      	orrs	r3, r5
 8002326:	e7f2      	b.n	800230e <__aeabi_d2iz+0x3a>
 8002328:	000003fe 	.word	0x000003fe
 800232c:	0000041d 	.word	0x0000041d
 8002330:	7fffffff 	.word	0x7fffffff
 8002334:	00000433 	.word	0x00000433
 8002338:	00000413 	.word	0x00000413
 800233c:	fffffbed 	.word	0xfffffbed

08002340 <__aeabi_i2d>:
 8002340:	b570      	push	{r4, r5, r6, lr}
 8002342:	2800      	cmp	r0, #0
 8002344:	d016      	beq.n	8002374 <__aeabi_i2d+0x34>
 8002346:	17c3      	asrs	r3, r0, #31
 8002348:	18c5      	adds	r5, r0, r3
 800234a:	405d      	eors	r5, r3
 800234c:	0fc4      	lsrs	r4, r0, #31
 800234e:	0028      	movs	r0, r5
 8002350:	f000 f8d2 	bl	80024f8 <__clzsi2>
 8002354:	4b11      	ldr	r3, [pc, #68]	; (800239c <__aeabi_i2d+0x5c>)
 8002356:	1a1b      	subs	r3, r3, r0
 8002358:	280a      	cmp	r0, #10
 800235a:	dc16      	bgt.n	800238a <__aeabi_i2d+0x4a>
 800235c:	0002      	movs	r2, r0
 800235e:	002e      	movs	r6, r5
 8002360:	3215      	adds	r2, #21
 8002362:	4096      	lsls	r6, r2
 8002364:	220b      	movs	r2, #11
 8002366:	1a12      	subs	r2, r2, r0
 8002368:	40d5      	lsrs	r5, r2
 800236a:	055b      	lsls	r3, r3, #21
 800236c:	032d      	lsls	r5, r5, #12
 800236e:	0b2d      	lsrs	r5, r5, #12
 8002370:	0d5b      	lsrs	r3, r3, #21
 8002372:	e003      	b.n	800237c <__aeabi_i2d+0x3c>
 8002374:	2400      	movs	r4, #0
 8002376:	2300      	movs	r3, #0
 8002378:	2500      	movs	r5, #0
 800237a:	2600      	movs	r6, #0
 800237c:	051b      	lsls	r3, r3, #20
 800237e:	432b      	orrs	r3, r5
 8002380:	07e4      	lsls	r4, r4, #31
 8002382:	4323      	orrs	r3, r4
 8002384:	0030      	movs	r0, r6
 8002386:	0019      	movs	r1, r3
 8002388:	bd70      	pop	{r4, r5, r6, pc}
 800238a:	380b      	subs	r0, #11
 800238c:	4085      	lsls	r5, r0
 800238e:	055b      	lsls	r3, r3, #21
 8002390:	032d      	lsls	r5, r5, #12
 8002392:	2600      	movs	r6, #0
 8002394:	0b2d      	lsrs	r5, r5, #12
 8002396:	0d5b      	lsrs	r3, r3, #21
 8002398:	e7f0      	b.n	800237c <__aeabi_i2d+0x3c>
 800239a:	46c0      	nop			; (mov r8, r8)
 800239c:	0000041e 	.word	0x0000041e

080023a0 <__aeabi_ui2d>:
 80023a0:	b510      	push	{r4, lr}
 80023a2:	1e04      	subs	r4, r0, #0
 80023a4:	d010      	beq.n	80023c8 <__aeabi_ui2d+0x28>
 80023a6:	f000 f8a7 	bl	80024f8 <__clzsi2>
 80023aa:	4b0f      	ldr	r3, [pc, #60]	; (80023e8 <__aeabi_ui2d+0x48>)
 80023ac:	1a1b      	subs	r3, r3, r0
 80023ae:	280a      	cmp	r0, #10
 80023b0:	dc11      	bgt.n	80023d6 <__aeabi_ui2d+0x36>
 80023b2:	220b      	movs	r2, #11
 80023b4:	0021      	movs	r1, r4
 80023b6:	1a12      	subs	r2, r2, r0
 80023b8:	40d1      	lsrs	r1, r2
 80023ba:	3015      	adds	r0, #21
 80023bc:	030a      	lsls	r2, r1, #12
 80023be:	055b      	lsls	r3, r3, #21
 80023c0:	4084      	lsls	r4, r0
 80023c2:	0b12      	lsrs	r2, r2, #12
 80023c4:	0d5b      	lsrs	r3, r3, #21
 80023c6:	e001      	b.n	80023cc <__aeabi_ui2d+0x2c>
 80023c8:	2300      	movs	r3, #0
 80023ca:	2200      	movs	r2, #0
 80023cc:	051b      	lsls	r3, r3, #20
 80023ce:	4313      	orrs	r3, r2
 80023d0:	0020      	movs	r0, r4
 80023d2:	0019      	movs	r1, r3
 80023d4:	bd10      	pop	{r4, pc}
 80023d6:	0022      	movs	r2, r4
 80023d8:	380b      	subs	r0, #11
 80023da:	4082      	lsls	r2, r0
 80023dc:	055b      	lsls	r3, r3, #21
 80023de:	0312      	lsls	r2, r2, #12
 80023e0:	2400      	movs	r4, #0
 80023e2:	0b12      	lsrs	r2, r2, #12
 80023e4:	0d5b      	lsrs	r3, r3, #21
 80023e6:	e7f1      	b.n	80023cc <__aeabi_ui2d+0x2c>
 80023e8:	0000041e 	.word	0x0000041e

080023ec <__aeabi_d2f>:
 80023ec:	0002      	movs	r2, r0
 80023ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023f0:	004b      	lsls	r3, r1, #1
 80023f2:	030d      	lsls	r5, r1, #12
 80023f4:	0f40      	lsrs	r0, r0, #29
 80023f6:	0d5b      	lsrs	r3, r3, #21
 80023f8:	0fcc      	lsrs	r4, r1, #31
 80023fa:	0a6d      	lsrs	r5, r5, #9
 80023fc:	493a      	ldr	r1, [pc, #232]	; (80024e8 <__aeabi_d2f+0xfc>)
 80023fe:	4305      	orrs	r5, r0
 8002400:	1c58      	adds	r0, r3, #1
 8002402:	00d7      	lsls	r7, r2, #3
 8002404:	4208      	tst	r0, r1
 8002406:	d00a      	beq.n	800241e <__aeabi_d2f+0x32>
 8002408:	4938      	ldr	r1, [pc, #224]	; (80024ec <__aeabi_d2f+0x100>)
 800240a:	1859      	adds	r1, r3, r1
 800240c:	29fe      	cmp	r1, #254	; 0xfe
 800240e:	dd16      	ble.n	800243e <__aeabi_d2f+0x52>
 8002410:	20ff      	movs	r0, #255	; 0xff
 8002412:	2200      	movs	r2, #0
 8002414:	05c0      	lsls	r0, r0, #23
 8002416:	4310      	orrs	r0, r2
 8002418:	07e4      	lsls	r4, r4, #31
 800241a:	4320      	orrs	r0, r4
 800241c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800241e:	2b00      	cmp	r3, #0
 8002420:	d106      	bne.n	8002430 <__aeabi_d2f+0x44>
 8002422:	433d      	orrs	r5, r7
 8002424:	d026      	beq.n	8002474 <__aeabi_d2f+0x88>
 8002426:	2205      	movs	r2, #5
 8002428:	0192      	lsls	r2, r2, #6
 800242a:	0a52      	lsrs	r2, r2, #9
 800242c:	b2d8      	uxtb	r0, r3
 800242e:	e7f1      	b.n	8002414 <__aeabi_d2f+0x28>
 8002430:	432f      	orrs	r7, r5
 8002432:	d0ed      	beq.n	8002410 <__aeabi_d2f+0x24>
 8002434:	2280      	movs	r2, #128	; 0x80
 8002436:	03d2      	lsls	r2, r2, #15
 8002438:	20ff      	movs	r0, #255	; 0xff
 800243a:	432a      	orrs	r2, r5
 800243c:	e7ea      	b.n	8002414 <__aeabi_d2f+0x28>
 800243e:	2900      	cmp	r1, #0
 8002440:	dd1b      	ble.n	800247a <__aeabi_d2f+0x8e>
 8002442:	0192      	lsls	r2, r2, #6
 8002444:	1e50      	subs	r0, r2, #1
 8002446:	4182      	sbcs	r2, r0
 8002448:	00ed      	lsls	r5, r5, #3
 800244a:	0f7f      	lsrs	r7, r7, #29
 800244c:	432a      	orrs	r2, r5
 800244e:	433a      	orrs	r2, r7
 8002450:	0753      	lsls	r3, r2, #29
 8002452:	d047      	beq.n	80024e4 <__aeabi_d2f+0xf8>
 8002454:	230f      	movs	r3, #15
 8002456:	4013      	ands	r3, r2
 8002458:	2b04      	cmp	r3, #4
 800245a:	d000      	beq.n	800245e <__aeabi_d2f+0x72>
 800245c:	3204      	adds	r2, #4
 800245e:	2380      	movs	r3, #128	; 0x80
 8002460:	04db      	lsls	r3, r3, #19
 8002462:	4013      	ands	r3, r2
 8002464:	d03e      	beq.n	80024e4 <__aeabi_d2f+0xf8>
 8002466:	1c48      	adds	r0, r1, #1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	d0d1      	beq.n	8002410 <__aeabi_d2f+0x24>
 800246c:	0192      	lsls	r2, r2, #6
 800246e:	0a52      	lsrs	r2, r2, #9
 8002470:	b2c0      	uxtb	r0, r0
 8002472:	e7cf      	b.n	8002414 <__aeabi_d2f+0x28>
 8002474:	2000      	movs	r0, #0
 8002476:	2200      	movs	r2, #0
 8002478:	e7cc      	b.n	8002414 <__aeabi_d2f+0x28>
 800247a:	000a      	movs	r2, r1
 800247c:	3217      	adds	r2, #23
 800247e:	db2f      	blt.n	80024e0 <__aeabi_d2f+0xf4>
 8002480:	2680      	movs	r6, #128	; 0x80
 8002482:	0436      	lsls	r6, r6, #16
 8002484:	432e      	orrs	r6, r5
 8002486:	251e      	movs	r5, #30
 8002488:	1a6d      	subs	r5, r5, r1
 800248a:	2d1f      	cmp	r5, #31
 800248c:	dd11      	ble.n	80024b2 <__aeabi_d2f+0xc6>
 800248e:	2202      	movs	r2, #2
 8002490:	4252      	negs	r2, r2
 8002492:	1a52      	subs	r2, r2, r1
 8002494:	0031      	movs	r1, r6
 8002496:	40d1      	lsrs	r1, r2
 8002498:	2d20      	cmp	r5, #32
 800249a:	d004      	beq.n	80024a6 <__aeabi_d2f+0xba>
 800249c:	4a14      	ldr	r2, [pc, #80]	; (80024f0 <__aeabi_d2f+0x104>)
 800249e:	4694      	mov	ip, r2
 80024a0:	4463      	add	r3, ip
 80024a2:	409e      	lsls	r6, r3
 80024a4:	4337      	orrs	r7, r6
 80024a6:	003a      	movs	r2, r7
 80024a8:	1e53      	subs	r3, r2, #1
 80024aa:	419a      	sbcs	r2, r3
 80024ac:	430a      	orrs	r2, r1
 80024ae:	2100      	movs	r1, #0
 80024b0:	e7ce      	b.n	8002450 <__aeabi_d2f+0x64>
 80024b2:	4a10      	ldr	r2, [pc, #64]	; (80024f4 <__aeabi_d2f+0x108>)
 80024b4:	0038      	movs	r0, r7
 80024b6:	4694      	mov	ip, r2
 80024b8:	4463      	add	r3, ip
 80024ba:	4098      	lsls	r0, r3
 80024bc:	003a      	movs	r2, r7
 80024be:	1e41      	subs	r1, r0, #1
 80024c0:	4188      	sbcs	r0, r1
 80024c2:	409e      	lsls	r6, r3
 80024c4:	40ea      	lsrs	r2, r5
 80024c6:	4330      	orrs	r0, r6
 80024c8:	4302      	orrs	r2, r0
 80024ca:	2100      	movs	r1, #0
 80024cc:	0753      	lsls	r3, r2, #29
 80024ce:	d1c1      	bne.n	8002454 <__aeabi_d2f+0x68>
 80024d0:	2180      	movs	r1, #128	; 0x80
 80024d2:	0013      	movs	r3, r2
 80024d4:	04c9      	lsls	r1, r1, #19
 80024d6:	2001      	movs	r0, #1
 80024d8:	400b      	ands	r3, r1
 80024da:	420a      	tst	r2, r1
 80024dc:	d1c6      	bne.n	800246c <__aeabi_d2f+0x80>
 80024de:	e7a3      	b.n	8002428 <__aeabi_d2f+0x3c>
 80024e0:	2300      	movs	r3, #0
 80024e2:	e7a0      	b.n	8002426 <__aeabi_d2f+0x3a>
 80024e4:	000b      	movs	r3, r1
 80024e6:	e79f      	b.n	8002428 <__aeabi_d2f+0x3c>
 80024e8:	000007fe 	.word	0x000007fe
 80024ec:	fffffc80 	.word	0xfffffc80
 80024f0:	fffffca2 	.word	0xfffffca2
 80024f4:	fffffc82 	.word	0xfffffc82

080024f8 <__clzsi2>:
 80024f8:	211c      	movs	r1, #28
 80024fa:	2301      	movs	r3, #1
 80024fc:	041b      	lsls	r3, r3, #16
 80024fe:	4298      	cmp	r0, r3
 8002500:	d301      	bcc.n	8002506 <__clzsi2+0xe>
 8002502:	0c00      	lsrs	r0, r0, #16
 8002504:	3910      	subs	r1, #16
 8002506:	0a1b      	lsrs	r3, r3, #8
 8002508:	4298      	cmp	r0, r3
 800250a:	d301      	bcc.n	8002510 <__clzsi2+0x18>
 800250c:	0a00      	lsrs	r0, r0, #8
 800250e:	3908      	subs	r1, #8
 8002510:	091b      	lsrs	r3, r3, #4
 8002512:	4298      	cmp	r0, r3
 8002514:	d301      	bcc.n	800251a <__clzsi2+0x22>
 8002516:	0900      	lsrs	r0, r0, #4
 8002518:	3904      	subs	r1, #4
 800251a:	a202      	add	r2, pc, #8	; (adr r2, 8002524 <__clzsi2+0x2c>)
 800251c:	5c10      	ldrb	r0, [r2, r0]
 800251e:	1840      	adds	r0, r0, r1
 8002520:	4770      	bx	lr
 8002522:	46c0      	nop			; (mov r8, r8)
 8002524:	02020304 	.word	0x02020304
 8002528:	01010101 	.word	0x01010101
	...

08002534 <__clzdi2>:
 8002534:	b510      	push	{r4, lr}
 8002536:	2900      	cmp	r1, #0
 8002538:	d103      	bne.n	8002542 <__clzdi2+0xe>
 800253a:	f7ff ffdd 	bl	80024f8 <__clzsi2>
 800253e:	3020      	adds	r0, #32
 8002540:	e002      	b.n	8002548 <__clzdi2+0x14>
 8002542:	0008      	movs	r0, r1
 8002544:	f7ff ffd8 	bl	80024f8 <__clzsi2>
 8002548:	bd10      	pop	{r4, pc}
 800254a:	46c0      	nop			; (mov r8, r8)

0800254c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800254c:	b5b0      	push	{r4, r5, r7, lr}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002550:	f000 fdd6 	bl	8003100 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002554:	f000 f86c 	bl	8002630 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002558:	f000 fa00 	bl	800295c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800255c:	f000 f97c 	bl	8002858 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8002560:	f000 f92c 	bl	80027bc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8002564:	f000 f9c6 	bl	80028f4 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8002568:	f000 f8aa 	bl	80026c0 <MX_I2C1_Init>
  MX_TIM6_Init();
 800256c:	f000 f8e8 	bl	8002740 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit ( &huart2 , (uint8_t*) hello , strlen (hello) , UART_TIMEOUT ) ;
 8002570:	4b28      	ldr	r3, [pc, #160]	; (8002614 <main+0xc8>)
 8002572:	681c      	ldr	r4, [r3, #0]
 8002574:	4b27      	ldr	r3, [pc, #156]	; (8002614 <main+0xc8>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	0018      	movs	r0, r3
 800257a:	f7fd fdc3 	bl	8000104 <strlen>
 800257e:	0003      	movs	r3, r0
 8002580:	b29a      	uxth	r2, r3
 8002582:	23fa      	movs	r3, #250	; 0xfa
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	4824      	ldr	r0, [pc, #144]	; (8002618 <main+0xcc>)
 8002588:	0021      	movs	r1, r4
 800258a:	f002 fcd9 	bl	8004f40 <HAL_UART_Transmit>
  __HAL_TIM_CLEAR_IT ( &htim6 , TIM_IT_UPDATE ) ;
 800258e:	4b23      	ldr	r3, [pc, #140]	; (800261c <main+0xd0>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2202      	movs	r2, #2
 8002594:	4252      	negs	r2, r2
 8002596:	611a      	str	r2, [r3, #16]
  my_astro_off () ;
 8002598:	f000 fa7a 	bl	8002a90 <my_astro_off>
  astronode_send_mpn_rr () ;
  astronode_send_msn_rr () ;
  astronode_send_mgi_rr () ;
  my_astro_off () ;
  */
  my_lx6_on () ;
 800259c:	f000 fa8a 	bl	8002ab4 <my_lx6_on>
  my_ldg_on () ;
 80025a0:	f000 fa6a 	bl	8002a78 <my_ldg_on>
  fix_quality = 0 ;
 80025a4:	4b1e      	ldr	r3, [pc, #120]	; (8002620 <main+0xd4>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	701a      	strb	r2, [r3, #0]
  can_see_nmea_rmc_flag = false ;
 80025aa:	4b1e      	ldr	r3, [pc, #120]	; (8002624 <main+0xd8>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	701a      	strb	r2, [r3, #0]
  tim_seconds = 0 ;
 80025b0:	4b1d      	ldr	r3, [pc, #116]	; (8002628 <main+0xdc>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]
  //HAL_TIM_Base_Start_IT ( &htim6 ) ;
  while ( tim_seconds < 1200 )
 80025b6:	e01f      	b.n	80025f8 <main+0xac>
  {
	  //HAL_UART_Receive ( HUART_Lx6 , &rxd_byte , 1 , UART_TIMEOUT ) ;
	  HAL_UART_Receive ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Receive nmea from DBG "sim_nmea_uart" python script
 80025b8:	23fa      	movs	r3, #250	; 0xfa
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	491b      	ldr	r1, [pc, #108]	; (800262c <main+0xe0>)
 80025be:	4816      	ldr	r0, [pc, #88]	; (8002618 <main+0xcc>)
 80025c0:	2201      	movs	r2, #1
 80025c2:	f002 fd59 	bl	8005078 <HAL_UART_Receive>
	  //HAL_UART_Transmit ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Transmit all nmea to DBG
	  if ( rxd_byte )
 80025c6:	4b19      	ldr	r3, [pc, #100]	; (800262c <main+0xe0>)
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d006      	beq.n	80025dc <main+0x90>
	  {
		  HAL_UART_Transmit ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Transmit all nmea to DBG
 80025ce:	23fa      	movs	r3, #250	; 0xfa
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	4916      	ldr	r1, [pc, #88]	; (800262c <main+0xe0>)
 80025d4:	4810      	ldr	r0, [pc, #64]	; (8002618 <main+0xcc>)
 80025d6:	2201      	movs	r2, #1
 80025d8:	f002 fcb2 	bl	8004f40 <HAL_UART_Transmit>
					  seek_fix_loop_flag = false ;
				  }
			  }
		  }*/
	  }
	  rxd_byte = 0 ;
 80025dc:	4b13      	ldr	r3, [pc, #76]	; (800262c <main+0xe0>)
 80025de:	2200      	movs	r2, #0
 80025e0:	701a      	strb	r2, [r3, #0]
	  if ( tim_seconds > 10 && !can_see_nmea_rmc_flag )
 80025e2:	4b11      	ldr	r3, [pc, #68]	; (8002628 <main+0xdc>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2b0a      	cmp	r3, #10
 80025e8:	d906      	bls.n	80025f8 <main+0xac>
 80025ea:	4b0e      	ldr	r3, [pc, #56]	; (8002624 <main+0xd8>)
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	2201      	movs	r2, #1
 80025f0:	4053      	eors	r3, r2
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d106      	bne.n	8002606 <main+0xba>
  while ( tim_seconds < 1200 )
 80025f8:	4b0b      	ldr	r3, [pc, #44]	; (8002628 <main+0xdc>)
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	2396      	movs	r3, #150	; 0x96
 80025fe:	00db      	lsls	r3, r3, #3
 8002600:	429a      	cmp	r2, r3
 8002602:	d3d9      	bcc.n	80025b8 <main+0x6c>
 8002604:	e000      	b.n	8002608 <main+0xbc>
	  {
		  break ;
 8002606:	46c0      	nop			; (mov r8, r8)
	  }
  }
  HAL_TIM_Base_Stop_IT ( &htim6 ) ;
 8002608:	4b04      	ldr	r3, [pc, #16]	; (800261c <main+0xd0>)
 800260a:	0018      	movs	r0, r3
 800260c:	f002 f97c 	bl	8004908 <HAL_TIM_Base_Stop_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002610:	e7fe      	b.n	8002610 <main+0xc4>
 8002612:	46c0      	nop			; (mov r8, r8)
 8002614:	20000000 	.word	0x20000000
 8002618:	20000328 	.word	0x20000328
 800261c:	20000248 	.word	0x20000248
 8002620:	20000451 	.word	0x20000451
 8002624:	20000458 	.word	0x20000458
 8002628:	20000454 	.word	0x20000454
 800262c:	20000450 	.word	0x20000450

08002630 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002630:	b590      	push	{r4, r7, lr}
 8002632:	b093      	sub	sp, #76	; 0x4c
 8002634:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002636:	2410      	movs	r4, #16
 8002638:	193b      	adds	r3, r7, r4
 800263a:	0018      	movs	r0, r3
 800263c:	2338      	movs	r3, #56	; 0x38
 800263e:	001a      	movs	r2, r3
 8002640:	2100      	movs	r1, #0
 8002642:	f005 fac5 	bl	8007bd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002646:	003b      	movs	r3, r7
 8002648:	0018      	movs	r0, r3
 800264a:	2310      	movs	r3, #16
 800264c:	001a      	movs	r2, r3
 800264e:	2100      	movs	r1, #0
 8002650:	f005 fabe 	bl	8007bd0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002654:	2380      	movs	r3, #128	; 0x80
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	0018      	movs	r0, r3
 800265a:	f001 fa35 	bl	8003ac8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800265e:	193b      	adds	r3, r7, r4
 8002660:	2202      	movs	r2, #2
 8002662:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002664:	193b      	adds	r3, r7, r4
 8002666:	2280      	movs	r2, #128	; 0x80
 8002668:	0052      	lsls	r2, r2, #1
 800266a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800266c:	193b      	adds	r3, r7, r4
 800266e:	2200      	movs	r2, #0
 8002670:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002672:	193b      	adds	r3, r7, r4
 8002674:	2240      	movs	r2, #64	; 0x40
 8002676:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002678:	193b      	adds	r3, r7, r4
 800267a:	2200      	movs	r2, #0
 800267c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800267e:	193b      	adds	r3, r7, r4
 8002680:	0018      	movs	r0, r3
 8002682:	f001 fa6d 	bl	8003b60 <HAL_RCC_OscConfig>
 8002686:	1e03      	subs	r3, r0, #0
 8002688:	d001      	beq.n	800268e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800268a:	f000 fa41 	bl	8002b10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800268e:	003b      	movs	r3, r7
 8002690:	2207      	movs	r2, #7
 8002692:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002694:	003b      	movs	r3, r7
 8002696:	2200      	movs	r2, #0
 8002698:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800269a:	003b      	movs	r3, r7
 800269c:	2200      	movs	r2, #0
 800269e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026a0:	003b      	movs	r3, r7
 80026a2:	2200      	movs	r2, #0
 80026a4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80026a6:	003b      	movs	r3, r7
 80026a8:	2100      	movs	r1, #0
 80026aa:	0018      	movs	r0, r3
 80026ac:	f001 fd72 	bl	8004194 <HAL_RCC_ClockConfig>
 80026b0:	1e03      	subs	r3, r0, #0
 80026b2:	d001      	beq.n	80026b8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80026b4:	f000 fa2c 	bl	8002b10 <Error_Handler>
  }
}
 80026b8:	46c0      	nop			; (mov r8, r8)
 80026ba:	46bd      	mov	sp, r7
 80026bc:	b013      	add	sp, #76	; 0x4c
 80026be:	bd90      	pop	{r4, r7, pc}

080026c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80026c4:	4b1b      	ldr	r3, [pc, #108]	; (8002734 <MX_I2C1_Init+0x74>)
 80026c6:	4a1c      	ldr	r2, [pc, #112]	; (8002738 <MX_I2C1_Init+0x78>)
 80026c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80026ca:	4b1a      	ldr	r3, [pc, #104]	; (8002734 <MX_I2C1_Init+0x74>)
 80026cc:	4a1b      	ldr	r2, [pc, #108]	; (800273c <MX_I2C1_Init+0x7c>)
 80026ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80026d0:	4b18      	ldr	r3, [pc, #96]	; (8002734 <MX_I2C1_Init+0x74>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026d6:	4b17      	ldr	r3, [pc, #92]	; (8002734 <MX_I2C1_Init+0x74>)
 80026d8:	2201      	movs	r2, #1
 80026da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026dc:	4b15      	ldr	r3, [pc, #84]	; (8002734 <MX_I2C1_Init+0x74>)
 80026de:	2200      	movs	r2, #0
 80026e0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80026e2:	4b14      	ldr	r3, [pc, #80]	; (8002734 <MX_I2C1_Init+0x74>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80026e8:	4b12      	ldr	r3, [pc, #72]	; (8002734 <MX_I2C1_Init+0x74>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026ee:	4b11      	ldr	r3, [pc, #68]	; (8002734 <MX_I2C1_Init+0x74>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026f4:	4b0f      	ldr	r3, [pc, #60]	; (8002734 <MX_I2C1_Init+0x74>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80026fa:	4b0e      	ldr	r3, [pc, #56]	; (8002734 <MX_I2C1_Init+0x74>)
 80026fc:	0018      	movs	r0, r3
 80026fe:	f001 f8b5 	bl	800386c <HAL_I2C_Init>
 8002702:	1e03      	subs	r3, r0, #0
 8002704:	d001      	beq.n	800270a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002706:	f000 fa03 	bl	8002b10 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800270a:	4b0a      	ldr	r3, [pc, #40]	; (8002734 <MX_I2C1_Init+0x74>)
 800270c:	2100      	movs	r1, #0
 800270e:	0018      	movs	r0, r3
 8002710:	f001 f942 	bl	8003998 <HAL_I2CEx_ConfigAnalogFilter>
 8002714:	1e03      	subs	r3, r0, #0
 8002716:	d001      	beq.n	800271c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002718:	f000 f9fa 	bl	8002b10 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800271c:	4b05      	ldr	r3, [pc, #20]	; (8002734 <MX_I2C1_Init+0x74>)
 800271e:	2100      	movs	r1, #0
 8002720:	0018      	movs	r0, r3
 8002722:	f001 f985 	bl	8003a30 <HAL_I2CEx_ConfigDigitalFilter>
 8002726:	1e03      	subs	r3, r0, #0
 8002728:	d001      	beq.n	800272e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800272a:	f000 f9f1 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800272e:	46c0      	nop			; (mov r8, r8)
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	200001f4 	.word	0x200001f4
 8002738:	40005400 	.word	0x40005400
 800273c:	00303d5b 	.word	0x00303d5b

08002740 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002746:	1d3b      	adds	r3, r7, #4
 8002748:	0018      	movs	r0, r3
 800274a:	230c      	movs	r3, #12
 800274c:	001a      	movs	r2, r3
 800274e:	2100      	movs	r1, #0
 8002750:	f005 fa3e 	bl	8007bd0 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002754:	4b15      	ldr	r3, [pc, #84]	; (80027ac <MX_TIM6_Init+0x6c>)
 8002756:	4a16      	ldr	r2, [pc, #88]	; (80027b0 <MX_TIM6_Init+0x70>)
 8002758:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 800275a:	4b14      	ldr	r3, [pc, #80]	; (80027ac <MX_TIM6_Init+0x6c>)
 800275c:	4a15      	ldr	r2, [pc, #84]	; (80027b4 <MX_TIM6_Init+0x74>)
 800275e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002760:	4b12      	ldr	r3, [pc, #72]	; (80027ac <MX_TIM6_Init+0x6c>)
 8002762:	2200      	movs	r2, #0
 8002764:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002766:	4b11      	ldr	r3, [pc, #68]	; (80027ac <MX_TIM6_Init+0x6c>)
 8002768:	4a13      	ldr	r2, [pc, #76]	; (80027b8 <MX_TIM6_Init+0x78>)
 800276a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800276c:	4b0f      	ldr	r3, [pc, #60]	; (80027ac <MX_TIM6_Init+0x6c>)
 800276e:	2200      	movs	r2, #0
 8002770:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002772:	4b0e      	ldr	r3, [pc, #56]	; (80027ac <MX_TIM6_Init+0x6c>)
 8002774:	0018      	movs	r0, r3
 8002776:	f002 f86f 	bl	8004858 <HAL_TIM_Base_Init>
 800277a:	1e03      	subs	r3, r0, #0
 800277c:	d001      	beq.n	8002782 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800277e:	f000 f9c7 	bl	8002b10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002782:	1d3b      	adds	r3, r7, #4
 8002784:	2200      	movs	r2, #0
 8002786:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002788:	1d3b      	adds	r3, r7, #4
 800278a:	2200      	movs	r2, #0
 800278c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800278e:	1d3a      	adds	r2, r7, #4
 8002790:	4b06      	ldr	r3, [pc, #24]	; (80027ac <MX_TIM6_Init+0x6c>)
 8002792:	0011      	movs	r1, r2
 8002794:	0018      	movs	r0, r3
 8002796:	f002 fab7 	bl	8004d08 <HAL_TIMEx_MasterConfigSynchronization>
 800279a:	1e03      	subs	r3, r0, #0
 800279c:	d001      	beq.n	80027a2 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 800279e:	f000 f9b7 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80027a2:	46c0      	nop			; (mov r8, r8)
 80027a4:	46bd      	mov	sp, r7
 80027a6:	b004      	add	sp, #16
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	46c0      	nop			; (mov r8, r8)
 80027ac:	20000248 	.word	0x20000248
 80027b0:	40001000 	.word	0x40001000
 80027b4:	00003e7f 	.word	0x00003e7f
 80027b8:	000003e7 	.word	0x000003e7

080027bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80027c0:	4b23      	ldr	r3, [pc, #140]	; (8002850 <MX_USART1_UART_Init+0x94>)
 80027c2:	4a24      	ldr	r2, [pc, #144]	; (8002854 <MX_USART1_UART_Init+0x98>)
 80027c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80027c6:	4b22      	ldr	r3, [pc, #136]	; (8002850 <MX_USART1_UART_Init+0x94>)
 80027c8:	2296      	movs	r2, #150	; 0x96
 80027ca:	0192      	lsls	r2, r2, #6
 80027cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80027ce:	4b20      	ldr	r3, [pc, #128]	; (8002850 <MX_USART1_UART_Init+0x94>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80027d4:	4b1e      	ldr	r3, [pc, #120]	; (8002850 <MX_USART1_UART_Init+0x94>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80027da:	4b1d      	ldr	r3, [pc, #116]	; (8002850 <MX_USART1_UART_Init+0x94>)
 80027dc:	2200      	movs	r2, #0
 80027de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80027e0:	4b1b      	ldr	r3, [pc, #108]	; (8002850 <MX_USART1_UART_Init+0x94>)
 80027e2:	220c      	movs	r2, #12
 80027e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027e6:	4b1a      	ldr	r3, [pc, #104]	; (8002850 <MX_USART1_UART_Init+0x94>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80027ec:	4b18      	ldr	r3, [pc, #96]	; (8002850 <MX_USART1_UART_Init+0x94>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027f2:	4b17      	ldr	r3, [pc, #92]	; (8002850 <MX_USART1_UART_Init+0x94>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80027f8:	4b15      	ldr	r3, [pc, #84]	; (8002850 <MX_USART1_UART_Init+0x94>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027fe:	4b14      	ldr	r3, [pc, #80]	; (8002850 <MX_USART1_UART_Init+0x94>)
 8002800:	2200      	movs	r2, #0
 8002802:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002804:	4b12      	ldr	r3, [pc, #72]	; (8002850 <MX_USART1_UART_Init+0x94>)
 8002806:	0018      	movs	r0, r3
 8002808:	f002 fb04 	bl	8004e14 <HAL_UART_Init>
 800280c:	1e03      	subs	r3, r0, #0
 800280e:	d001      	beq.n	8002814 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002810:	f000 f97e 	bl	8002b10 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002814:	4b0e      	ldr	r3, [pc, #56]	; (8002850 <MX_USART1_UART_Init+0x94>)
 8002816:	2100      	movs	r1, #0
 8002818:	0018      	movs	r0, r3
 800281a:	f003 f9d1 	bl	8005bc0 <HAL_UARTEx_SetTxFifoThreshold>
 800281e:	1e03      	subs	r3, r0, #0
 8002820:	d001      	beq.n	8002826 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002822:	f000 f975 	bl	8002b10 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002826:	4b0a      	ldr	r3, [pc, #40]	; (8002850 <MX_USART1_UART_Init+0x94>)
 8002828:	2100      	movs	r1, #0
 800282a:	0018      	movs	r0, r3
 800282c:	f003 fa08 	bl	8005c40 <HAL_UARTEx_SetRxFifoThreshold>
 8002830:	1e03      	subs	r3, r0, #0
 8002832:	d001      	beq.n	8002838 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002834:	f000 f96c 	bl	8002b10 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002838:	4b05      	ldr	r3, [pc, #20]	; (8002850 <MX_USART1_UART_Init+0x94>)
 800283a:	0018      	movs	r0, r3
 800283c:	f003 f986 	bl	8005b4c <HAL_UARTEx_DisableFifoMode>
 8002840:	1e03      	subs	r3, r0, #0
 8002842:	d001      	beq.n	8002848 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002844:	f000 f964 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002848:	46c0      	nop			; (mov r8, r8)
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	46c0      	nop			; (mov r8, r8)
 8002850:	20000294 	.word	0x20000294
 8002854:	40013800 	.word	0x40013800

08002858 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800285c:	4b23      	ldr	r3, [pc, #140]	; (80028ec <MX_USART2_UART_Init+0x94>)
 800285e:	4a24      	ldr	r2, [pc, #144]	; (80028f0 <MX_USART2_UART_Init+0x98>)
 8002860:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002862:	4b22      	ldr	r3, [pc, #136]	; (80028ec <MX_USART2_UART_Init+0x94>)
 8002864:	22e1      	movs	r2, #225	; 0xe1
 8002866:	0252      	lsls	r2, r2, #9
 8002868:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800286a:	4b20      	ldr	r3, [pc, #128]	; (80028ec <MX_USART2_UART_Init+0x94>)
 800286c:	2200      	movs	r2, #0
 800286e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002870:	4b1e      	ldr	r3, [pc, #120]	; (80028ec <MX_USART2_UART_Init+0x94>)
 8002872:	2200      	movs	r2, #0
 8002874:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002876:	4b1d      	ldr	r3, [pc, #116]	; (80028ec <MX_USART2_UART_Init+0x94>)
 8002878:	2200      	movs	r2, #0
 800287a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800287c:	4b1b      	ldr	r3, [pc, #108]	; (80028ec <MX_USART2_UART_Init+0x94>)
 800287e:	220c      	movs	r2, #12
 8002880:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002882:	4b1a      	ldr	r3, [pc, #104]	; (80028ec <MX_USART2_UART_Init+0x94>)
 8002884:	2200      	movs	r2, #0
 8002886:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002888:	4b18      	ldr	r3, [pc, #96]	; (80028ec <MX_USART2_UART_Init+0x94>)
 800288a:	2200      	movs	r2, #0
 800288c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800288e:	4b17      	ldr	r3, [pc, #92]	; (80028ec <MX_USART2_UART_Init+0x94>)
 8002890:	2200      	movs	r2, #0
 8002892:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002894:	4b15      	ldr	r3, [pc, #84]	; (80028ec <MX_USART2_UART_Init+0x94>)
 8002896:	2200      	movs	r2, #0
 8002898:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800289a:	4b14      	ldr	r3, [pc, #80]	; (80028ec <MX_USART2_UART_Init+0x94>)
 800289c:	2200      	movs	r2, #0
 800289e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028a0:	4b12      	ldr	r3, [pc, #72]	; (80028ec <MX_USART2_UART_Init+0x94>)
 80028a2:	0018      	movs	r0, r3
 80028a4:	f002 fab6 	bl	8004e14 <HAL_UART_Init>
 80028a8:	1e03      	subs	r3, r0, #0
 80028aa:	d001      	beq.n	80028b0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80028ac:	f000 f930 	bl	8002b10 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028b0:	4b0e      	ldr	r3, [pc, #56]	; (80028ec <MX_USART2_UART_Init+0x94>)
 80028b2:	2100      	movs	r1, #0
 80028b4:	0018      	movs	r0, r3
 80028b6:	f003 f983 	bl	8005bc0 <HAL_UARTEx_SetTxFifoThreshold>
 80028ba:	1e03      	subs	r3, r0, #0
 80028bc:	d001      	beq.n	80028c2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80028be:	f000 f927 	bl	8002b10 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028c2:	4b0a      	ldr	r3, [pc, #40]	; (80028ec <MX_USART2_UART_Init+0x94>)
 80028c4:	2100      	movs	r1, #0
 80028c6:	0018      	movs	r0, r3
 80028c8:	f003 f9ba 	bl	8005c40 <HAL_UARTEx_SetRxFifoThreshold>
 80028cc:	1e03      	subs	r3, r0, #0
 80028ce:	d001      	beq.n	80028d4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80028d0:	f000 f91e 	bl	8002b10 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80028d4:	4b05      	ldr	r3, [pc, #20]	; (80028ec <MX_USART2_UART_Init+0x94>)
 80028d6:	0018      	movs	r0, r3
 80028d8:	f003 f938 	bl	8005b4c <HAL_UARTEx_DisableFifoMode>
 80028dc:	1e03      	subs	r3, r0, #0
 80028de:	d001      	beq.n	80028e4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80028e0:	f000 f916 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028e4:	46c0      	nop			; (mov r8, r8)
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	46c0      	nop			; (mov r8, r8)
 80028ec:	20000328 	.word	0x20000328
 80028f0:	40004400 	.word	0x40004400

080028f4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80028f8:	4b16      	ldr	r3, [pc, #88]	; (8002954 <MX_USART3_UART_Init+0x60>)
 80028fa:	4a17      	ldr	r2, [pc, #92]	; (8002958 <MX_USART3_UART_Init+0x64>)
 80028fc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80028fe:	4b15      	ldr	r3, [pc, #84]	; (8002954 <MX_USART3_UART_Init+0x60>)
 8002900:	2296      	movs	r2, #150	; 0x96
 8002902:	0192      	lsls	r2, r2, #6
 8002904:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002906:	4b13      	ldr	r3, [pc, #76]	; (8002954 <MX_USART3_UART_Init+0x60>)
 8002908:	2200      	movs	r2, #0
 800290a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800290c:	4b11      	ldr	r3, [pc, #68]	; (8002954 <MX_USART3_UART_Init+0x60>)
 800290e:	2200      	movs	r2, #0
 8002910:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002912:	4b10      	ldr	r3, [pc, #64]	; (8002954 <MX_USART3_UART_Init+0x60>)
 8002914:	2200      	movs	r2, #0
 8002916:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002918:	4b0e      	ldr	r3, [pc, #56]	; (8002954 <MX_USART3_UART_Init+0x60>)
 800291a:	220c      	movs	r2, #12
 800291c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800291e:	4b0d      	ldr	r3, [pc, #52]	; (8002954 <MX_USART3_UART_Init+0x60>)
 8002920:	2200      	movs	r2, #0
 8002922:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002924:	4b0b      	ldr	r3, [pc, #44]	; (8002954 <MX_USART3_UART_Init+0x60>)
 8002926:	2200      	movs	r2, #0
 8002928:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800292a:	4b0a      	ldr	r3, [pc, #40]	; (8002954 <MX_USART3_UART_Init+0x60>)
 800292c:	2200      	movs	r2, #0
 800292e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002930:	4b08      	ldr	r3, [pc, #32]	; (8002954 <MX_USART3_UART_Init+0x60>)
 8002932:	2200      	movs	r2, #0
 8002934:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002936:	4b07      	ldr	r3, [pc, #28]	; (8002954 <MX_USART3_UART_Init+0x60>)
 8002938:	2200      	movs	r2, #0
 800293a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800293c:	4b05      	ldr	r3, [pc, #20]	; (8002954 <MX_USART3_UART_Init+0x60>)
 800293e:	0018      	movs	r0, r3
 8002940:	f002 fa68 	bl	8004e14 <HAL_UART_Init>
 8002944:	1e03      	subs	r3, r0, #0
 8002946:	d001      	beq.n	800294c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002948:	f000 f8e2 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800294c:	46c0      	nop			; (mov r8, r8)
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	46c0      	nop			; (mov r8, r8)
 8002954:	200003bc 	.word	0x200003bc
 8002958:	40004800 	.word	0x40004800

0800295c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800295c:	b590      	push	{r4, r7, lr}
 800295e:	b08b      	sub	sp, #44	; 0x2c
 8002960:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002962:	2414      	movs	r4, #20
 8002964:	193b      	adds	r3, r7, r4
 8002966:	0018      	movs	r0, r3
 8002968:	2314      	movs	r3, #20
 800296a:	001a      	movs	r2, r3
 800296c:	2100      	movs	r1, #0
 800296e:	f005 f92f 	bl	8007bd0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002972:	4b3d      	ldr	r3, [pc, #244]	; (8002a68 <MX_GPIO_Init+0x10c>)
 8002974:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002976:	4b3c      	ldr	r3, [pc, #240]	; (8002a68 <MX_GPIO_Init+0x10c>)
 8002978:	2104      	movs	r1, #4
 800297a:	430a      	orrs	r2, r1
 800297c:	635a      	str	r2, [r3, #52]	; 0x34
 800297e:	4b3a      	ldr	r3, [pc, #232]	; (8002a68 <MX_GPIO_Init+0x10c>)
 8002980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002982:	2204      	movs	r2, #4
 8002984:	4013      	ands	r3, r2
 8002986:	613b      	str	r3, [r7, #16]
 8002988:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800298a:	4b37      	ldr	r3, [pc, #220]	; (8002a68 <MX_GPIO_Init+0x10c>)
 800298c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800298e:	4b36      	ldr	r3, [pc, #216]	; (8002a68 <MX_GPIO_Init+0x10c>)
 8002990:	2120      	movs	r1, #32
 8002992:	430a      	orrs	r2, r1
 8002994:	635a      	str	r2, [r3, #52]	; 0x34
 8002996:	4b34      	ldr	r3, [pc, #208]	; (8002a68 <MX_GPIO_Init+0x10c>)
 8002998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800299a:	2220      	movs	r2, #32
 800299c:	4013      	ands	r3, r2
 800299e:	60fb      	str	r3, [r7, #12]
 80029a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029a2:	4b31      	ldr	r3, [pc, #196]	; (8002a68 <MX_GPIO_Init+0x10c>)
 80029a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029a6:	4b30      	ldr	r3, [pc, #192]	; (8002a68 <MX_GPIO_Init+0x10c>)
 80029a8:	2101      	movs	r1, #1
 80029aa:	430a      	orrs	r2, r1
 80029ac:	635a      	str	r2, [r3, #52]	; 0x34
 80029ae:	4b2e      	ldr	r3, [pc, #184]	; (8002a68 <MX_GPIO_Init+0x10c>)
 80029b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029b2:	2201      	movs	r2, #1
 80029b4:	4013      	ands	r3, r2
 80029b6:	60bb      	str	r3, [r7, #8]
 80029b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ba:	4b2b      	ldr	r3, [pc, #172]	; (8002a68 <MX_GPIO_Init+0x10c>)
 80029bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029be:	4b2a      	ldr	r3, [pc, #168]	; (8002a68 <MX_GPIO_Init+0x10c>)
 80029c0:	2102      	movs	r1, #2
 80029c2:	430a      	orrs	r2, r1
 80029c4:	635a      	str	r2, [r3, #52]	; 0x34
 80029c6:	4b28      	ldr	r3, [pc, #160]	; (8002a68 <MX_GPIO_Init+0x10c>)
 80029c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029ca:	2202      	movs	r2, #2
 80029cc:	4013      	ands	r3, r2
 80029ce:	607b      	str	r3, [r7, #4]
 80029d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, L86_RST_Pin|ASTRO_RST_Pin|L86_PWR_SW_Pin, GPIO_PIN_RESET);
 80029d2:	238c      	movs	r3, #140	; 0x8c
 80029d4:	015b      	lsls	r3, r3, #5
 80029d6:	4825      	ldr	r0, [pc, #148]	; (8002a6c <MX_GPIO_Init+0x110>)
 80029d8:	2200      	movs	r2, #0
 80029da:	0019      	movs	r1, r3
 80029dc:	f000 ff28 	bl	8003830 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RSTA11_Pin|ASTRO_EVENT_Pin
 80029e0:	4923      	ldr	r1, [pc, #140]	; (8002a70 <MX_GPIO_Init+0x114>)
 80029e2:	23a0      	movs	r3, #160	; 0xa0
 80029e4:	05db      	lsls	r3, r3, #23
 80029e6:	2200      	movs	r2, #0
 80029e8:	0018      	movs	r0, r3
 80029ea:	f000 ff21 	bl	8003830 <HAL_GPIO_WritePin>
                          |ASTRO_WAKEUP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : L86_RST_Pin ASTRO_RST_Pin L86_PWR_SW_Pin */
  GPIO_InitStruct.Pin = L86_RST_Pin|ASTRO_RST_Pin|L86_PWR_SW_Pin;
 80029ee:	193b      	adds	r3, r7, r4
 80029f0:	228c      	movs	r2, #140	; 0x8c
 80029f2:	0152      	lsls	r2, r2, #5
 80029f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029f6:	193b      	adds	r3, r7, r4
 80029f8:	2201      	movs	r2, #1
 80029fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fc:	193b      	adds	r3, r7, r4
 80029fe:	2200      	movs	r2, #0
 8002a00:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a02:	193b      	adds	r3, r7, r4
 8002a04:	2200      	movs	r2, #0
 8002a06:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a08:	193b      	adds	r3, r7, r4
 8002a0a:	4a18      	ldr	r2, [pc, #96]	; (8002a6c <MX_GPIO_Init+0x110>)
 8002a0c:	0019      	movs	r1, r3
 8002a0e:	0010      	movs	r0, r2
 8002a10:	f000 fcda 	bl	80033c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin ASTRO_PWR_SW_Pin ASTRO_RSTA11_Pin ASTRO_EVENT_Pin
                           ASTRO_WAKEUP_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RSTA11_Pin|ASTRO_EVENT_Pin
 8002a14:	193b      	adds	r3, r7, r4
 8002a16:	4a16      	ldr	r2, [pc, #88]	; (8002a70 <MX_GPIO_Init+0x114>)
 8002a18:	601a      	str	r2, [r3, #0]
                          |ASTRO_WAKEUP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a1a:	193b      	adds	r3, r7, r4
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a20:	193b      	adds	r3, r7, r4
 8002a22:	2200      	movs	r2, #0
 8002a24:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a26:	193b      	adds	r3, r7, r4
 8002a28:	2200      	movs	r2, #0
 8002a2a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a2c:	193a      	adds	r2, r7, r4
 8002a2e:	23a0      	movs	r3, #160	; 0xa0
 8002a30:	05db      	lsls	r3, r3, #23
 8002a32:	0011      	movs	r1, r2
 8002a34:	0018      	movs	r0, r3
 8002a36:	f000 fcc7 	bl	80033c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIS_INT1_EXTI8_Pin LIS_INT2_EXTI9_Pin */
  GPIO_InitStruct.Pin = LIS_INT1_EXTI8_Pin|LIS_INT2_EXTI9_Pin;
 8002a3a:	0021      	movs	r1, r4
 8002a3c:	187b      	adds	r3, r7, r1
 8002a3e:	22c0      	movs	r2, #192	; 0xc0
 8002a40:	0092      	lsls	r2, r2, #2
 8002a42:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a44:	187b      	adds	r3, r7, r1
 8002a46:	2288      	movs	r2, #136	; 0x88
 8002a48:	0352      	lsls	r2, r2, #13
 8002a4a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4c:	187b      	adds	r3, r7, r1
 8002a4e:	2200      	movs	r2, #0
 8002a50:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a52:	187b      	adds	r3, r7, r1
 8002a54:	4a07      	ldr	r2, [pc, #28]	; (8002a74 <MX_GPIO_Init+0x118>)
 8002a56:	0019      	movs	r1, r3
 8002a58:	0010      	movs	r0, r2
 8002a5a:	f000 fcb5 	bl	80033c8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002a5e:	46c0      	nop			; (mov r8, r8)
 8002a60:	46bd      	mov	sp, r7
 8002a62:	b00b      	add	sp, #44	; 0x2c
 8002a64:	bd90      	pop	{r4, r7, pc}
 8002a66:	46c0      	nop			; (mov r8, r8)
 8002a68:	40021000 	.word	0x40021000
 8002a6c:	50000800 	.word	0x50000800
 8002a70:	00009860 	.word	0x00009860
 8002a74:	50000400 	.word	0x50000400

08002a78 <my_ldg_on>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
    return ( get_systick () - starting_value > duration ) ? true : false ;
}
void my_ldg_on ( void )
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOA , LDG_Pin , GPIO_PIN_SET ) ;
 8002a7c:	23a0      	movs	r3, #160	; 0xa0
 8002a7e:	05db      	lsls	r3, r3, #23
 8002a80:	2201      	movs	r2, #1
 8002a82:	2120      	movs	r1, #32
 8002a84:	0018      	movs	r0, r3
 8002a86:	f000 fed3 	bl	8003830 <HAL_GPIO_WritePin>
}
 8002a8a:	46c0      	nop			; (mov r8, r8)
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <my_astro_off>:
{
	HAL_GPIO_WritePin ( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_SET ) ;
	MX_USART1_UART_Init () ;
}
void my_astro_off ( void )
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 8002a94:	23a0      	movs	r3, #160	; 0xa0
 8002a96:	05db      	lsls	r3, r3, #23
 8002a98:	2200      	movs	r2, #0
 8002a9a:	2140      	movs	r1, #64	; 0x40
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	f000 fec7 	bl	8003830 <HAL_GPIO_WritePin>
	HAL_UART_DeInit ( HUART_ASTRO ) ;
 8002aa2:	4b03      	ldr	r3, [pc, #12]	; (8002ab0 <my_astro_off+0x20>)
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	f002 fa0b 	bl	8004ec0 <HAL_UART_DeInit>
}
 8002aaa:	46c0      	nop			; (mov r8, r8)
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	20000294 	.word	0x20000294

08002ab4 <my_lx6_on>:
void my_lx6_on ( void )
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOC , L86_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8002ab8:	2380      	movs	r3, #128	; 0x80
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	4808      	ldr	r0, [pc, #32]	; (8002ae0 <my_lx6_on+0x2c>)
 8002abe:	2201      	movs	r2, #1
 8002ac0:	0019      	movs	r1, r3
 8002ac2:	f000 feb5 	bl	8003830 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_SET ) ;
 8002ac6:	2380      	movs	r3, #128	; 0x80
 8002ac8:	015b      	lsls	r3, r3, #5
 8002aca:	4805      	ldr	r0, [pc, #20]	; (8002ae0 <my_lx6_on+0x2c>)
 8002acc:	2201      	movs	r2, #1
 8002ace:	0019      	movs	r1, r3
 8002ad0:	f000 feae 	bl	8003830 <HAL_GPIO_WritePin>
	MX_USART3_UART_Init () ;
 8002ad4:	f7ff ff0e 	bl	80028f4 <MX_USART3_UART_Init>
}
 8002ad8:	46c0      	nop			; (mov r8, r8)
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	46c0      	nop			; (mov r8, r8)
 8002ae0:	50000800 	.word	0x50000800

08002ae4 <HAL_TIM_PeriodElapsedCallback>:
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_RESET ) ;
	HAL_UART_DeInit ( HUART_Lx6 ) ;
}

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a05      	ldr	r2, [pc, #20]	; (8002b08 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d104      	bne.n	8002b00 <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		tim_seconds++ ;
 8002af6:	4b05      	ldr	r3, [pc, #20]	; (8002b0c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	1c5a      	adds	r2, r3, #1
 8002afc:	4b03      	ldr	r3, [pc, #12]	; (8002b0c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002afe:	601a      	str	r2, [r3, #0]
	}
}
 8002b00:	46c0      	nop			; (mov r8, r8)
 8002b02:	46bd      	mov	sp, r7
 8002b04:	b002      	add	sp, #8
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40001000 	.word	0x40001000
 8002b0c:	20000454 	.word	0x20000454

08002b10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b14:	b672      	cpsid	i
}
 8002b16:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b18:	e7fe      	b.n	8002b18 <Error_Handler+0x8>
	...

08002b1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b22:	4b0f      	ldr	r3, [pc, #60]	; (8002b60 <HAL_MspInit+0x44>)
 8002b24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b26:	4b0e      	ldr	r3, [pc, #56]	; (8002b60 <HAL_MspInit+0x44>)
 8002b28:	2101      	movs	r1, #1
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	641a      	str	r2, [r3, #64]	; 0x40
 8002b2e:	4b0c      	ldr	r3, [pc, #48]	; (8002b60 <HAL_MspInit+0x44>)
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	2201      	movs	r2, #1
 8002b34:	4013      	ands	r3, r2
 8002b36:	607b      	str	r3, [r7, #4]
 8002b38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b3a:	4b09      	ldr	r3, [pc, #36]	; (8002b60 <HAL_MspInit+0x44>)
 8002b3c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b3e:	4b08      	ldr	r3, [pc, #32]	; (8002b60 <HAL_MspInit+0x44>)
 8002b40:	2180      	movs	r1, #128	; 0x80
 8002b42:	0549      	lsls	r1, r1, #21
 8002b44:	430a      	orrs	r2, r1
 8002b46:	63da      	str	r2, [r3, #60]	; 0x3c
 8002b48:	4b05      	ldr	r3, [pc, #20]	; (8002b60 <HAL_MspInit+0x44>)
 8002b4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b4c:	2380      	movs	r3, #128	; 0x80
 8002b4e:	055b      	lsls	r3, r3, #21
 8002b50:	4013      	ands	r3, r2
 8002b52:	603b      	str	r3, [r7, #0]
 8002b54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b56:	46c0      	nop			; (mov r8, r8)
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	b002      	add	sp, #8
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	46c0      	nop			; (mov r8, r8)
 8002b60:	40021000 	.word	0x40021000

08002b64 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b64:	b590      	push	{r4, r7, lr}
 8002b66:	b097      	sub	sp, #92	; 0x5c
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b6c:	2344      	movs	r3, #68	; 0x44
 8002b6e:	18fb      	adds	r3, r7, r3
 8002b70:	0018      	movs	r0, r3
 8002b72:	2314      	movs	r3, #20
 8002b74:	001a      	movs	r2, r3
 8002b76:	2100      	movs	r1, #0
 8002b78:	f005 f82a 	bl	8007bd0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b7c:	2410      	movs	r4, #16
 8002b7e:	193b      	adds	r3, r7, r4
 8002b80:	0018      	movs	r0, r3
 8002b82:	2334      	movs	r3, #52	; 0x34
 8002b84:	001a      	movs	r2, r3
 8002b86:	2100      	movs	r1, #0
 8002b88:	f005 f822 	bl	8007bd0 <memset>
  if(hi2c->Instance==I2C1)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a22      	ldr	r2, [pc, #136]	; (8002c1c <HAL_I2C_MspInit+0xb8>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d13d      	bne.n	8002c12 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002b96:	193b      	adds	r3, r7, r4
 8002b98:	2220      	movs	r2, #32
 8002b9a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002b9c:	193b      	adds	r3, r7, r4
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ba2:	193b      	adds	r3, r7, r4
 8002ba4:	0018      	movs	r0, r3
 8002ba6:	f001 fc9f 	bl	80044e8 <HAL_RCCEx_PeriphCLKConfig>
 8002baa:	1e03      	subs	r3, r0, #0
 8002bac:	d001      	beq.n	8002bb2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002bae:	f7ff ffaf 	bl	8002b10 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bb2:	4b1b      	ldr	r3, [pc, #108]	; (8002c20 <HAL_I2C_MspInit+0xbc>)
 8002bb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bb6:	4b1a      	ldr	r3, [pc, #104]	; (8002c20 <HAL_I2C_MspInit+0xbc>)
 8002bb8:	2102      	movs	r1, #2
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	635a      	str	r2, [r3, #52]	; 0x34
 8002bbe:	4b18      	ldr	r3, [pc, #96]	; (8002c20 <HAL_I2C_MspInit+0xbc>)
 8002bc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bc2:	2202      	movs	r2, #2
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = LIS_SCL_Pin|LIS_SDA_Pin;
 8002bca:	2144      	movs	r1, #68	; 0x44
 8002bcc:	187b      	adds	r3, r7, r1
 8002bce:	22c0      	movs	r2, #192	; 0xc0
 8002bd0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002bd2:	187b      	adds	r3, r7, r1
 8002bd4:	2212      	movs	r2, #18
 8002bd6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd8:	187b      	adds	r3, r7, r1
 8002bda:	2200      	movs	r2, #0
 8002bdc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bde:	187b      	adds	r3, r7, r1
 8002be0:	2200      	movs	r2, #0
 8002be2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002be4:	187b      	adds	r3, r7, r1
 8002be6:	2206      	movs	r2, #6
 8002be8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bea:	187b      	adds	r3, r7, r1
 8002bec:	4a0d      	ldr	r2, [pc, #52]	; (8002c24 <HAL_I2C_MspInit+0xc0>)
 8002bee:	0019      	movs	r1, r3
 8002bf0:	0010      	movs	r0, r2
 8002bf2:	f000 fbe9 	bl	80033c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002bf6:	4b0a      	ldr	r3, [pc, #40]	; (8002c20 <HAL_I2C_MspInit+0xbc>)
 8002bf8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bfa:	4b09      	ldr	r3, [pc, #36]	; (8002c20 <HAL_I2C_MspInit+0xbc>)
 8002bfc:	2180      	movs	r1, #128	; 0x80
 8002bfe:	0389      	lsls	r1, r1, #14
 8002c00:	430a      	orrs	r2, r1
 8002c02:	63da      	str	r2, [r3, #60]	; 0x3c
 8002c04:	4b06      	ldr	r3, [pc, #24]	; (8002c20 <HAL_I2C_MspInit+0xbc>)
 8002c06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c08:	2380      	movs	r3, #128	; 0x80
 8002c0a:	039b      	lsls	r3, r3, #14
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	60bb      	str	r3, [r7, #8]
 8002c10:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002c12:	46c0      	nop			; (mov r8, r8)
 8002c14:	46bd      	mov	sp, r7
 8002c16:	b017      	add	sp, #92	; 0x5c
 8002c18:	bd90      	pop	{r4, r7, pc}
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	40005400 	.word	0x40005400
 8002c20:	40021000 	.word	0x40021000
 8002c24:	50000400 	.word	0x50000400

08002c28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a0d      	ldr	r2, [pc, #52]	; (8002c6c <HAL_TIM_Base_MspInit+0x44>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d113      	bne.n	8002c62 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002c3a:	4b0d      	ldr	r3, [pc, #52]	; (8002c70 <HAL_TIM_Base_MspInit+0x48>)
 8002c3c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c3e:	4b0c      	ldr	r3, [pc, #48]	; (8002c70 <HAL_TIM_Base_MspInit+0x48>)
 8002c40:	2110      	movs	r1, #16
 8002c42:	430a      	orrs	r2, r1
 8002c44:	63da      	str	r2, [r3, #60]	; 0x3c
 8002c46:	4b0a      	ldr	r3, [pc, #40]	; (8002c70 <HAL_TIM_Base_MspInit+0x48>)
 8002c48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c4a:	2210      	movs	r2, #16
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	60fb      	str	r3, [r7, #12]
 8002c50:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 8002c52:	2200      	movs	r2, #0
 8002c54:	2100      	movs	r1, #0
 8002c56:	2011      	movs	r0, #17
 8002c58:	f000 fb84 	bl	8003364 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8002c5c:	2011      	movs	r0, #17
 8002c5e:	f000 fb96 	bl	800338e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002c62:	46c0      	nop			; (mov r8, r8)
 8002c64:	46bd      	mov	sp, r7
 8002c66:	b004      	add	sp, #16
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	46c0      	nop			; (mov r8, r8)
 8002c6c:	40001000 	.word	0x40001000
 8002c70:	40021000 	.word	0x40021000

08002c74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c74:	b590      	push	{r4, r7, lr}
 8002c76:	b09b      	sub	sp, #108	; 0x6c
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c7c:	2354      	movs	r3, #84	; 0x54
 8002c7e:	18fb      	adds	r3, r7, r3
 8002c80:	0018      	movs	r0, r3
 8002c82:	2314      	movs	r3, #20
 8002c84:	001a      	movs	r2, r3
 8002c86:	2100      	movs	r1, #0
 8002c88:	f004 ffa2 	bl	8007bd0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c8c:	2420      	movs	r4, #32
 8002c8e:	193b      	adds	r3, r7, r4
 8002c90:	0018      	movs	r0, r3
 8002c92:	2334      	movs	r3, #52	; 0x34
 8002c94:	001a      	movs	r2, r3
 8002c96:	2100      	movs	r1, #0
 8002c98:	f004 ff9a 	bl	8007bd0 <memset>
  if(huart->Instance==USART1)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a61      	ldr	r2, [pc, #388]	; (8002e28 <HAL_UART_MspInit+0x1b4>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d140      	bne.n	8002d28 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002ca6:	193b      	adds	r3, r7, r4
 8002ca8:	2201      	movs	r2, #1
 8002caa:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002cac:	193b      	adds	r3, r7, r4
 8002cae:	2200      	movs	r2, #0
 8002cb0:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002cb2:	193b      	adds	r3, r7, r4
 8002cb4:	0018      	movs	r0, r3
 8002cb6:	f001 fc17 	bl	80044e8 <HAL_RCCEx_PeriphCLKConfig>
 8002cba:	1e03      	subs	r3, r0, #0
 8002cbc:	d001      	beq.n	8002cc2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002cbe:	f7ff ff27 	bl	8002b10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cc2:	4b5a      	ldr	r3, [pc, #360]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002cc4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cc6:	4b59      	ldr	r3, [pc, #356]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002cc8:	2180      	movs	r1, #128	; 0x80
 8002cca:	01c9      	lsls	r1, r1, #7
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	641a      	str	r2, [r3, #64]	; 0x40
 8002cd0:	4b56      	ldr	r3, [pc, #344]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002cd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cd4:	2380      	movs	r3, #128	; 0x80
 8002cd6:	01db      	lsls	r3, r3, #7
 8002cd8:	4013      	ands	r3, r2
 8002cda:	61fb      	str	r3, [r7, #28]
 8002cdc:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cde:	4b53      	ldr	r3, [pc, #332]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002ce0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ce2:	4b52      	ldr	r3, [pc, #328]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002ce4:	2101      	movs	r1, #1
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	635a      	str	r2, [r3, #52]	; 0x34
 8002cea:	4b50      	ldr	r3, [pc, #320]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002cec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cee:	2201      	movs	r2, #1
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]
 8002cf4:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ASTRO_TXD_Pin|ASTRO_RXD_Pin;
 8002cf6:	2154      	movs	r1, #84	; 0x54
 8002cf8:	187b      	adds	r3, r7, r1
 8002cfa:	22c0      	movs	r2, #192	; 0xc0
 8002cfc:	00d2      	lsls	r2, r2, #3
 8002cfe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d00:	187b      	adds	r3, r7, r1
 8002d02:	2202      	movs	r2, #2
 8002d04:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d06:	187b      	adds	r3, r7, r1
 8002d08:	2200      	movs	r2, #0
 8002d0a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d0c:	187b      	adds	r3, r7, r1
 8002d0e:	2200      	movs	r2, #0
 8002d10:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002d12:	187b      	adds	r3, r7, r1
 8002d14:	2201      	movs	r2, #1
 8002d16:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d18:	187a      	adds	r2, r7, r1
 8002d1a:	23a0      	movs	r3, #160	; 0xa0
 8002d1c:	05db      	lsls	r3, r3, #23
 8002d1e:	0011      	movs	r1, r2
 8002d20:	0018      	movs	r0, r3
 8002d22:	f000 fb51 	bl	80033c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002d26:	e07b      	b.n	8002e20 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART2)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a40      	ldr	r2, [pc, #256]	; (8002e30 <HAL_UART_MspInit+0x1bc>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d140      	bne.n	8002db4 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002d32:	2120      	movs	r1, #32
 8002d34:	187b      	adds	r3, r7, r1
 8002d36:	2202      	movs	r2, #2
 8002d38:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002d3a:	187b      	adds	r3, r7, r1
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d40:	187b      	adds	r3, r7, r1
 8002d42:	0018      	movs	r0, r3
 8002d44:	f001 fbd0 	bl	80044e8 <HAL_RCCEx_PeriphCLKConfig>
 8002d48:	1e03      	subs	r3, r0, #0
 8002d4a:	d001      	beq.n	8002d50 <HAL_UART_MspInit+0xdc>
      Error_Handler();
 8002d4c:	f7ff fee0 	bl	8002b10 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d50:	4b36      	ldr	r3, [pc, #216]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002d52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d54:	4b35      	ldr	r3, [pc, #212]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002d56:	2180      	movs	r1, #128	; 0x80
 8002d58:	0289      	lsls	r1, r1, #10
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d5e:	4b33      	ldr	r3, [pc, #204]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002d60:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d62:	2380      	movs	r3, #128	; 0x80
 8002d64:	029b      	lsls	r3, r3, #10
 8002d66:	4013      	ands	r3, r2
 8002d68:	617b      	str	r3, [r7, #20]
 8002d6a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d6c:	4b2f      	ldr	r3, [pc, #188]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002d6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d70:	4b2e      	ldr	r3, [pc, #184]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002d72:	2101      	movs	r1, #1
 8002d74:	430a      	orrs	r2, r1
 8002d76:	635a      	str	r2, [r3, #52]	; 0x34
 8002d78:	4b2c      	ldr	r3, [pc, #176]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002d7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	4013      	ands	r3, r2
 8002d80:	613b      	str	r3, [r7, #16]
 8002d82:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DBG_TXD_Pin|DBG_RXD_Pin;
 8002d84:	2154      	movs	r1, #84	; 0x54
 8002d86:	187b      	adds	r3, r7, r1
 8002d88:	220c      	movs	r2, #12
 8002d8a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d8c:	187b      	adds	r3, r7, r1
 8002d8e:	2202      	movs	r2, #2
 8002d90:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d92:	187b      	adds	r3, r7, r1
 8002d94:	2201      	movs	r2, #1
 8002d96:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d98:	187b      	adds	r3, r7, r1
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002d9e:	187b      	adds	r3, r7, r1
 8002da0:	2201      	movs	r2, #1
 8002da2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002da4:	187a      	adds	r2, r7, r1
 8002da6:	23a0      	movs	r3, #160	; 0xa0
 8002da8:	05db      	lsls	r3, r3, #23
 8002daa:	0011      	movs	r1, r2
 8002dac:	0018      	movs	r0, r3
 8002dae:	f000 fb0b 	bl	80033c8 <HAL_GPIO_Init>
}
 8002db2:	e035      	b.n	8002e20 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART3)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a1e      	ldr	r2, [pc, #120]	; (8002e34 <HAL_UART_MspInit+0x1c0>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d130      	bne.n	8002e20 <HAL_UART_MspInit+0x1ac>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002dbe:	4b1b      	ldr	r3, [pc, #108]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002dc0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002dc2:	4b1a      	ldr	r3, [pc, #104]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002dc4:	2180      	movs	r1, #128	; 0x80
 8002dc6:	02c9      	lsls	r1, r1, #11
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	63da      	str	r2, [r3, #60]	; 0x3c
 8002dcc:	4b17      	ldr	r3, [pc, #92]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002dce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002dd0:	2380      	movs	r3, #128	; 0x80
 8002dd2:	02db      	lsls	r3, r3, #11
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	60fb      	str	r3, [r7, #12]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dda:	4b14      	ldr	r3, [pc, #80]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002ddc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dde:	4b13      	ldr	r3, [pc, #76]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002de0:	2104      	movs	r1, #4
 8002de2:	430a      	orrs	r2, r1
 8002de4:	635a      	str	r2, [r3, #52]	; 0x34
 8002de6:	4b11      	ldr	r3, [pc, #68]	; (8002e2c <HAL_UART_MspInit+0x1b8>)
 8002de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dea:	2204      	movs	r2, #4
 8002dec:	4013      	ands	r3, r2
 8002dee:	60bb      	str	r3, [r7, #8]
 8002df0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = L86_RXD_Pin|L86_TXD_Pin;
 8002df2:	2154      	movs	r1, #84	; 0x54
 8002df4:	187b      	adds	r3, r7, r1
 8002df6:	22c0      	movs	r2, #192	; 0xc0
 8002df8:	0112      	lsls	r2, r2, #4
 8002dfa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dfc:	187b      	adds	r3, r7, r1
 8002dfe:	2202      	movs	r2, #2
 8002e00:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e02:	187b      	adds	r3, r7, r1
 8002e04:	2200      	movs	r2, #0
 8002e06:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e08:	187b      	adds	r3, r7, r1
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 8002e0e:	187b      	adds	r3, r7, r1
 8002e10:	2200      	movs	r2, #0
 8002e12:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e14:	187b      	adds	r3, r7, r1
 8002e16:	4a08      	ldr	r2, [pc, #32]	; (8002e38 <HAL_UART_MspInit+0x1c4>)
 8002e18:	0019      	movs	r1, r3
 8002e1a:	0010      	movs	r0, r2
 8002e1c:	f000 fad4 	bl	80033c8 <HAL_GPIO_Init>
}
 8002e20:	46c0      	nop			; (mov r8, r8)
 8002e22:	46bd      	mov	sp, r7
 8002e24:	b01b      	add	sp, #108	; 0x6c
 8002e26:	bd90      	pop	{r4, r7, pc}
 8002e28:	40013800 	.word	0x40013800
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	40004400 	.word	0x40004400
 8002e34:	40004800 	.word	0x40004800
 8002e38:	50000800 	.word	0x50000800

08002e3c <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a1c      	ldr	r2, [pc, #112]	; (8002ebc <HAL_UART_MspDeInit+0x80>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d10e      	bne.n	8002e6c <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002e4e:	4b1c      	ldr	r3, [pc, #112]	; (8002ec0 <HAL_UART_MspDeInit+0x84>)
 8002e50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e52:	4b1b      	ldr	r3, [pc, #108]	; (8002ec0 <HAL_UART_MspDeInit+0x84>)
 8002e54:	491b      	ldr	r1, [pc, #108]	; (8002ec4 <HAL_UART_MspDeInit+0x88>)
 8002e56:	400a      	ands	r2, r1
 8002e58:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, ASTRO_TXD_Pin|ASTRO_RXD_Pin);
 8002e5a:	23c0      	movs	r3, #192	; 0xc0
 8002e5c:	00da      	lsls	r2, r3, #3
 8002e5e:	23a0      	movs	r3, #160	; 0xa0
 8002e60:	05db      	lsls	r3, r3, #23
 8002e62:	0011      	movs	r1, r2
 8002e64:	0018      	movs	r0, r3
 8002e66:	f000 fc13 	bl	8003690 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 8002e6a:	e023      	b.n	8002eb4 <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART2)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a15      	ldr	r2, [pc, #84]	; (8002ec8 <HAL_UART_MspDeInit+0x8c>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d10c      	bne.n	8002e90 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 8002e76:	4b12      	ldr	r3, [pc, #72]	; (8002ec0 <HAL_UART_MspDeInit+0x84>)
 8002e78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e7a:	4b11      	ldr	r3, [pc, #68]	; (8002ec0 <HAL_UART_MspDeInit+0x84>)
 8002e7c:	4913      	ldr	r1, [pc, #76]	; (8002ecc <HAL_UART_MspDeInit+0x90>)
 8002e7e:	400a      	ands	r2, r1
 8002e80:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TXD_Pin|DBG_RXD_Pin);
 8002e82:	23a0      	movs	r3, #160	; 0xa0
 8002e84:	05db      	lsls	r3, r3, #23
 8002e86:	210c      	movs	r1, #12
 8002e88:	0018      	movs	r0, r3
 8002e8a:	f000 fc01 	bl	8003690 <HAL_GPIO_DeInit>
}
 8002e8e:	e011      	b.n	8002eb4 <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART3)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a0e      	ldr	r2, [pc, #56]	; (8002ed0 <HAL_UART_MspDeInit+0x94>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d10c      	bne.n	8002eb4 <HAL_UART_MspDeInit+0x78>
    __HAL_RCC_USART3_CLK_DISABLE();
 8002e9a:	4b09      	ldr	r3, [pc, #36]	; (8002ec0 <HAL_UART_MspDeInit+0x84>)
 8002e9c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e9e:	4b08      	ldr	r3, [pc, #32]	; (8002ec0 <HAL_UART_MspDeInit+0x84>)
 8002ea0:	490c      	ldr	r1, [pc, #48]	; (8002ed4 <HAL_UART_MspDeInit+0x98>)
 8002ea2:	400a      	ands	r2, r1
 8002ea4:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOC, L86_RXD_Pin|L86_TXD_Pin);
 8002ea6:	23c0      	movs	r3, #192	; 0xc0
 8002ea8:	011b      	lsls	r3, r3, #4
 8002eaa:	4a0b      	ldr	r2, [pc, #44]	; (8002ed8 <HAL_UART_MspDeInit+0x9c>)
 8002eac:	0019      	movs	r1, r3
 8002eae:	0010      	movs	r0, r2
 8002eb0:	f000 fbee 	bl	8003690 <HAL_GPIO_DeInit>
}
 8002eb4:	46c0      	nop			; (mov r8, r8)
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	b002      	add	sp, #8
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	40013800 	.word	0x40013800
 8002ec0:	40021000 	.word	0x40021000
 8002ec4:	ffffbfff 	.word	0xffffbfff
 8002ec8:	40004400 	.word	0x40004400
 8002ecc:	fffdffff 	.word	0xfffdffff
 8002ed0:	40004800 	.word	0x40004800
 8002ed4:	fffbffff 	.word	0xfffbffff
 8002ed8:	50000800 	.word	0x50000800

08002edc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ee0:	e7fe      	b.n	8002ee0 <NMI_Handler+0x4>

08002ee2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ee6:	e7fe      	b.n	8002ee6 <HardFault_Handler+0x4>

08002ee8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002eec:	46c0      	nop			; (mov r8, r8)
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ef6:	46c0      	nop			; (mov r8, r8)
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}

08002efc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f00:	f000 f968 	bl	80031d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f04:	46c0      	nop			; (mov r8, r8)
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
	...

08002f0c <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002f10:	4b03      	ldr	r3, [pc, #12]	; (8002f20 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8002f12:	0018      	movs	r0, r3
 8002f14:	f001 fd26 	bl	8004964 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8002f18:	46c0      	nop			; (mov r8, r8)
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	46c0      	nop			; (mov r8, r8)
 8002f20:	20000248 	.word	0x20000248

08002f24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
  return 1;
 8002f28:	2301      	movs	r3, #1
}
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <_kill>:

int _kill(int pid, int sig)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f3a:	f004 fec7 	bl	8007ccc <__errno>
 8002f3e:	0003      	movs	r3, r0
 8002f40:	2216      	movs	r2, #22
 8002f42:	601a      	str	r2, [r3, #0]
  return -1;
 8002f44:	2301      	movs	r3, #1
 8002f46:	425b      	negs	r3, r3
}
 8002f48:	0018      	movs	r0, r3
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	b002      	add	sp, #8
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <_exit>:

void _exit (int status)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f58:	2301      	movs	r3, #1
 8002f5a:	425a      	negs	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	0011      	movs	r1, r2
 8002f60:	0018      	movs	r0, r3
 8002f62:	f7ff ffe5 	bl	8002f30 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f66:	e7fe      	b.n	8002f66 <_exit+0x16>

08002f68 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b086      	sub	sp, #24
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	60b9      	str	r1, [r7, #8]
 8002f72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f74:	2300      	movs	r3, #0
 8002f76:	617b      	str	r3, [r7, #20]
 8002f78:	e00a      	b.n	8002f90 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f7a:	e000      	b.n	8002f7e <_read+0x16>
 8002f7c:	bf00      	nop
 8002f7e:	0001      	movs	r1, r0
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	1c5a      	adds	r2, r3, #1
 8002f84:	60ba      	str	r2, [r7, #8]
 8002f86:	b2ca      	uxtb	r2, r1
 8002f88:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	617b      	str	r3, [r7, #20]
 8002f90:	697a      	ldr	r2, [r7, #20]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	429a      	cmp	r2, r3
 8002f96:	dbf0      	blt.n	8002f7a <_read+0x12>
  }

  return len;
 8002f98:	687b      	ldr	r3, [r7, #4]
}
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	b006      	add	sp, #24
 8002fa0:	bd80      	pop	{r7, pc}

08002fa2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	b086      	sub	sp, #24
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	60f8      	str	r0, [r7, #12]
 8002faa:	60b9      	str	r1, [r7, #8]
 8002fac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fae:	2300      	movs	r3, #0
 8002fb0:	617b      	str	r3, [r7, #20]
 8002fb2:	e009      	b.n	8002fc8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	1c5a      	adds	r2, r3, #1
 8002fb8:	60ba      	str	r2, [r7, #8]
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	0018      	movs	r0, r3
 8002fbe:	e000      	b.n	8002fc2 <_write+0x20>
 8002fc0:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	617b      	str	r3, [r7, #20]
 8002fc8:	697a      	ldr	r2, [r7, #20]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	dbf1      	blt.n	8002fb4 <_write+0x12>
  }
  return len;
 8002fd0:	687b      	ldr	r3, [r7, #4]
}
 8002fd2:	0018      	movs	r0, r3
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	b006      	add	sp, #24
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <_close>:

int _close(int file)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	b082      	sub	sp, #8
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	425b      	negs	r3, r3
}
 8002fe6:	0018      	movs	r0, r3
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	b002      	add	sp, #8
 8002fec:	bd80      	pop	{r7, pc}

08002fee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b082      	sub	sp, #8
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
 8002ff6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	2280      	movs	r2, #128	; 0x80
 8002ffc:	0192      	lsls	r2, r2, #6
 8002ffe:	605a      	str	r2, [r3, #4]
  return 0;
 8003000:	2300      	movs	r3, #0
}
 8003002:	0018      	movs	r0, r3
 8003004:	46bd      	mov	sp, r7
 8003006:	b002      	add	sp, #8
 8003008:	bd80      	pop	{r7, pc}

0800300a <_isatty>:

int _isatty(int file)
{
 800300a:	b580      	push	{r7, lr}
 800300c:	b082      	sub	sp, #8
 800300e:	af00      	add	r7, sp, #0
 8003010:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003012:	2301      	movs	r3, #1
}
 8003014:	0018      	movs	r0, r3
 8003016:	46bd      	mov	sp, r7
 8003018:	b002      	add	sp, #8
 800301a:	bd80      	pop	{r7, pc}

0800301c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003028:	2300      	movs	r3, #0
}
 800302a:	0018      	movs	r0, r3
 800302c:	46bd      	mov	sp, r7
 800302e:	b004      	add	sp, #16
 8003030:	bd80      	pop	{r7, pc}
	...

08003034 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800303c:	4a14      	ldr	r2, [pc, #80]	; (8003090 <_sbrk+0x5c>)
 800303e:	4b15      	ldr	r3, [pc, #84]	; (8003094 <_sbrk+0x60>)
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003048:	4b13      	ldr	r3, [pc, #76]	; (8003098 <_sbrk+0x64>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d102      	bne.n	8003056 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003050:	4b11      	ldr	r3, [pc, #68]	; (8003098 <_sbrk+0x64>)
 8003052:	4a12      	ldr	r2, [pc, #72]	; (800309c <_sbrk+0x68>)
 8003054:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003056:	4b10      	ldr	r3, [pc, #64]	; (8003098 <_sbrk+0x64>)
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	18d3      	adds	r3, r2, r3
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	429a      	cmp	r2, r3
 8003062:	d207      	bcs.n	8003074 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003064:	f004 fe32 	bl	8007ccc <__errno>
 8003068:	0003      	movs	r3, r0
 800306a:	220c      	movs	r2, #12
 800306c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800306e:	2301      	movs	r3, #1
 8003070:	425b      	negs	r3, r3
 8003072:	e009      	b.n	8003088 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003074:	4b08      	ldr	r3, [pc, #32]	; (8003098 <_sbrk+0x64>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800307a:	4b07      	ldr	r3, [pc, #28]	; (8003098 <_sbrk+0x64>)
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	18d2      	adds	r2, r2, r3
 8003082:	4b05      	ldr	r3, [pc, #20]	; (8003098 <_sbrk+0x64>)
 8003084:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003086:	68fb      	ldr	r3, [r7, #12]
}
 8003088:	0018      	movs	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	b006      	add	sp, #24
 800308e:	bd80      	pop	{r7, pc}
 8003090:	20009000 	.word	0x20009000
 8003094:	00000400 	.word	0x00000400
 8003098:	2000045c 	.word	0x2000045c
 800309c:	200005b0 	.word	0x200005b0

080030a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030a4:	46c0      	nop			; (mov r8, r8)
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
	...

080030ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80030ac:	480d      	ldr	r0, [pc, #52]	; (80030e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80030ae:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80030b0:	f7ff fff6 	bl	80030a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80030b4:	480c      	ldr	r0, [pc, #48]	; (80030e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80030b6:	490d      	ldr	r1, [pc, #52]	; (80030ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80030b8:	4a0d      	ldr	r2, [pc, #52]	; (80030f0 <LoopForever+0xe>)
  movs r3, #0
 80030ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030bc:	e002      	b.n	80030c4 <LoopCopyDataInit>

080030be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030c2:	3304      	adds	r3, #4

080030c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030c8:	d3f9      	bcc.n	80030be <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030ca:	4a0a      	ldr	r2, [pc, #40]	; (80030f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80030cc:	4c0a      	ldr	r4, [pc, #40]	; (80030f8 <LoopForever+0x16>)
  movs r3, #0
 80030ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030d0:	e001      	b.n	80030d6 <LoopFillZerobss>

080030d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030d4:	3204      	adds	r2, #4

080030d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030d8:	d3fb      	bcc.n	80030d2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80030da:	f004 fdfd 	bl	8007cd8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80030de:	f7ff fa35 	bl	800254c <main>

080030e2 <LoopForever>:

LoopForever:
  b LoopForever
 80030e2:	e7fe      	b.n	80030e2 <LoopForever>
  ldr   r0, =_estack
 80030e4:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80030e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030ec:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80030f0:	0800ac34 	.word	0x0800ac34
  ldr r2, =_sbss
 80030f4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80030f8:	200005b0 	.word	0x200005b0

080030fc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80030fc:	e7fe      	b.n	80030fc <ADC1_COMP_IRQHandler>
	...

08003100 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003106:	1dfb      	adds	r3, r7, #7
 8003108:	2200      	movs	r2, #0
 800310a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800310c:	4b0b      	ldr	r3, [pc, #44]	; (800313c <HAL_Init+0x3c>)
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	4b0a      	ldr	r3, [pc, #40]	; (800313c <HAL_Init+0x3c>)
 8003112:	2180      	movs	r1, #128	; 0x80
 8003114:	0049      	lsls	r1, r1, #1
 8003116:	430a      	orrs	r2, r1
 8003118:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800311a:	2000      	movs	r0, #0
 800311c:	f000 f810 	bl	8003140 <HAL_InitTick>
 8003120:	1e03      	subs	r3, r0, #0
 8003122:	d003      	beq.n	800312c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003124:	1dfb      	adds	r3, r7, #7
 8003126:	2201      	movs	r2, #1
 8003128:	701a      	strb	r2, [r3, #0]
 800312a:	e001      	b.n	8003130 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800312c:	f7ff fcf6 	bl	8002b1c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003130:	1dfb      	adds	r3, r7, #7
 8003132:	781b      	ldrb	r3, [r3, #0]
}
 8003134:	0018      	movs	r0, r3
 8003136:	46bd      	mov	sp, r7
 8003138:	b002      	add	sp, #8
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40022000 	.word	0x40022000

08003140 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003140:	b590      	push	{r4, r7, lr}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003148:	230f      	movs	r3, #15
 800314a:	18fb      	adds	r3, r7, r3
 800314c:	2200      	movs	r2, #0
 800314e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003150:	4b1d      	ldr	r3, [pc, #116]	; (80031c8 <HAL_InitTick+0x88>)
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d02b      	beq.n	80031b0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003158:	4b1c      	ldr	r3, [pc, #112]	; (80031cc <HAL_InitTick+0x8c>)
 800315a:	681c      	ldr	r4, [r3, #0]
 800315c:	4b1a      	ldr	r3, [pc, #104]	; (80031c8 <HAL_InitTick+0x88>)
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	0019      	movs	r1, r3
 8003162:	23fa      	movs	r3, #250	; 0xfa
 8003164:	0098      	lsls	r0, r3, #2
 8003166:	f7fc ffe9 	bl	800013c <__udivsi3>
 800316a:	0003      	movs	r3, r0
 800316c:	0019      	movs	r1, r3
 800316e:	0020      	movs	r0, r4
 8003170:	f7fc ffe4 	bl	800013c <__udivsi3>
 8003174:	0003      	movs	r3, r0
 8003176:	0018      	movs	r0, r3
 8003178:	f000 f919 	bl	80033ae <HAL_SYSTICK_Config>
 800317c:	1e03      	subs	r3, r0, #0
 800317e:	d112      	bne.n	80031a6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b03      	cmp	r3, #3
 8003184:	d80a      	bhi.n	800319c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003186:	6879      	ldr	r1, [r7, #4]
 8003188:	2301      	movs	r3, #1
 800318a:	425b      	negs	r3, r3
 800318c:	2200      	movs	r2, #0
 800318e:	0018      	movs	r0, r3
 8003190:	f000 f8e8 	bl	8003364 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003194:	4b0e      	ldr	r3, [pc, #56]	; (80031d0 <HAL_InitTick+0x90>)
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	601a      	str	r2, [r3, #0]
 800319a:	e00d      	b.n	80031b8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800319c:	230f      	movs	r3, #15
 800319e:	18fb      	adds	r3, r7, r3
 80031a0:	2201      	movs	r2, #1
 80031a2:	701a      	strb	r2, [r3, #0]
 80031a4:	e008      	b.n	80031b8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80031a6:	230f      	movs	r3, #15
 80031a8:	18fb      	adds	r3, r7, r3
 80031aa:	2201      	movs	r2, #1
 80031ac:	701a      	strb	r2, [r3, #0]
 80031ae:	e003      	b.n	80031b8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80031b0:	230f      	movs	r3, #15
 80031b2:	18fb      	adds	r3, r7, r3
 80031b4:	2201      	movs	r2, #1
 80031b6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80031b8:	230f      	movs	r3, #15
 80031ba:	18fb      	adds	r3, r7, r3
 80031bc:	781b      	ldrb	r3, [r3, #0]
}
 80031be:	0018      	movs	r0, r3
 80031c0:	46bd      	mov	sp, r7
 80031c2:	b005      	add	sp, #20
 80031c4:	bd90      	pop	{r4, r7, pc}
 80031c6:	46c0      	nop			; (mov r8, r8)
 80031c8:	2000000c 	.word	0x2000000c
 80031cc:	20000004 	.word	0x20000004
 80031d0:	20000008 	.word	0x20000008

080031d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80031d8:	4b05      	ldr	r3, [pc, #20]	; (80031f0 <HAL_IncTick+0x1c>)
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	001a      	movs	r2, r3
 80031de:	4b05      	ldr	r3, [pc, #20]	; (80031f4 <HAL_IncTick+0x20>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	18d2      	adds	r2, r2, r3
 80031e4:	4b03      	ldr	r3, [pc, #12]	; (80031f4 <HAL_IncTick+0x20>)
 80031e6:	601a      	str	r2, [r3, #0]
}
 80031e8:	46c0      	nop			; (mov r8, r8)
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	46c0      	nop			; (mov r8, r8)
 80031f0:	2000000c 	.word	0x2000000c
 80031f4:	20000460 	.word	0x20000460

080031f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
  return uwTick;
 80031fc:	4b02      	ldr	r3, [pc, #8]	; (8003208 <HAL_GetTick+0x10>)
 80031fe:	681b      	ldr	r3, [r3, #0]
}
 8003200:	0018      	movs	r0, r3
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	46c0      	nop			; (mov r8, r8)
 8003208:	20000460 	.word	0x20000460

0800320c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	0002      	movs	r2, r0
 8003214:	1dfb      	adds	r3, r7, #7
 8003216:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003218:	1dfb      	adds	r3, r7, #7
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	2b7f      	cmp	r3, #127	; 0x7f
 800321e:	d809      	bhi.n	8003234 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003220:	1dfb      	adds	r3, r7, #7
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	001a      	movs	r2, r3
 8003226:	231f      	movs	r3, #31
 8003228:	401a      	ands	r2, r3
 800322a:	4b04      	ldr	r3, [pc, #16]	; (800323c <__NVIC_EnableIRQ+0x30>)
 800322c:	2101      	movs	r1, #1
 800322e:	4091      	lsls	r1, r2
 8003230:	000a      	movs	r2, r1
 8003232:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003234:	46c0      	nop			; (mov r8, r8)
 8003236:	46bd      	mov	sp, r7
 8003238:	b002      	add	sp, #8
 800323a:	bd80      	pop	{r7, pc}
 800323c:	e000e100 	.word	0xe000e100

08003240 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003240:	b590      	push	{r4, r7, lr}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	0002      	movs	r2, r0
 8003248:	6039      	str	r1, [r7, #0]
 800324a:	1dfb      	adds	r3, r7, #7
 800324c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800324e:	1dfb      	adds	r3, r7, #7
 8003250:	781b      	ldrb	r3, [r3, #0]
 8003252:	2b7f      	cmp	r3, #127	; 0x7f
 8003254:	d828      	bhi.n	80032a8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003256:	4a2f      	ldr	r2, [pc, #188]	; (8003314 <__NVIC_SetPriority+0xd4>)
 8003258:	1dfb      	adds	r3, r7, #7
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	b25b      	sxtb	r3, r3
 800325e:	089b      	lsrs	r3, r3, #2
 8003260:	33c0      	adds	r3, #192	; 0xc0
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	589b      	ldr	r3, [r3, r2]
 8003266:	1dfa      	adds	r2, r7, #7
 8003268:	7812      	ldrb	r2, [r2, #0]
 800326a:	0011      	movs	r1, r2
 800326c:	2203      	movs	r2, #3
 800326e:	400a      	ands	r2, r1
 8003270:	00d2      	lsls	r2, r2, #3
 8003272:	21ff      	movs	r1, #255	; 0xff
 8003274:	4091      	lsls	r1, r2
 8003276:	000a      	movs	r2, r1
 8003278:	43d2      	mvns	r2, r2
 800327a:	401a      	ands	r2, r3
 800327c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	019b      	lsls	r3, r3, #6
 8003282:	22ff      	movs	r2, #255	; 0xff
 8003284:	401a      	ands	r2, r3
 8003286:	1dfb      	adds	r3, r7, #7
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	0018      	movs	r0, r3
 800328c:	2303      	movs	r3, #3
 800328e:	4003      	ands	r3, r0
 8003290:	00db      	lsls	r3, r3, #3
 8003292:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003294:	481f      	ldr	r0, [pc, #124]	; (8003314 <__NVIC_SetPriority+0xd4>)
 8003296:	1dfb      	adds	r3, r7, #7
 8003298:	781b      	ldrb	r3, [r3, #0]
 800329a:	b25b      	sxtb	r3, r3
 800329c:	089b      	lsrs	r3, r3, #2
 800329e:	430a      	orrs	r2, r1
 80032a0:	33c0      	adds	r3, #192	; 0xc0
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80032a6:	e031      	b.n	800330c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032a8:	4a1b      	ldr	r2, [pc, #108]	; (8003318 <__NVIC_SetPriority+0xd8>)
 80032aa:	1dfb      	adds	r3, r7, #7
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	0019      	movs	r1, r3
 80032b0:	230f      	movs	r3, #15
 80032b2:	400b      	ands	r3, r1
 80032b4:	3b08      	subs	r3, #8
 80032b6:	089b      	lsrs	r3, r3, #2
 80032b8:	3306      	adds	r3, #6
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	18d3      	adds	r3, r2, r3
 80032be:	3304      	adds	r3, #4
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	1dfa      	adds	r2, r7, #7
 80032c4:	7812      	ldrb	r2, [r2, #0]
 80032c6:	0011      	movs	r1, r2
 80032c8:	2203      	movs	r2, #3
 80032ca:	400a      	ands	r2, r1
 80032cc:	00d2      	lsls	r2, r2, #3
 80032ce:	21ff      	movs	r1, #255	; 0xff
 80032d0:	4091      	lsls	r1, r2
 80032d2:	000a      	movs	r2, r1
 80032d4:	43d2      	mvns	r2, r2
 80032d6:	401a      	ands	r2, r3
 80032d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	019b      	lsls	r3, r3, #6
 80032de:	22ff      	movs	r2, #255	; 0xff
 80032e0:	401a      	ands	r2, r3
 80032e2:	1dfb      	adds	r3, r7, #7
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	0018      	movs	r0, r3
 80032e8:	2303      	movs	r3, #3
 80032ea:	4003      	ands	r3, r0
 80032ec:	00db      	lsls	r3, r3, #3
 80032ee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032f0:	4809      	ldr	r0, [pc, #36]	; (8003318 <__NVIC_SetPriority+0xd8>)
 80032f2:	1dfb      	adds	r3, r7, #7
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	001c      	movs	r4, r3
 80032f8:	230f      	movs	r3, #15
 80032fa:	4023      	ands	r3, r4
 80032fc:	3b08      	subs	r3, #8
 80032fe:	089b      	lsrs	r3, r3, #2
 8003300:	430a      	orrs	r2, r1
 8003302:	3306      	adds	r3, #6
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	18c3      	adds	r3, r0, r3
 8003308:	3304      	adds	r3, #4
 800330a:	601a      	str	r2, [r3, #0]
}
 800330c:	46c0      	nop			; (mov r8, r8)
 800330e:	46bd      	mov	sp, r7
 8003310:	b003      	add	sp, #12
 8003312:	bd90      	pop	{r4, r7, pc}
 8003314:	e000e100 	.word	0xe000e100
 8003318:	e000ed00 	.word	0xe000ed00

0800331c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	1e5a      	subs	r2, r3, #1
 8003328:	2380      	movs	r3, #128	; 0x80
 800332a:	045b      	lsls	r3, r3, #17
 800332c:	429a      	cmp	r2, r3
 800332e:	d301      	bcc.n	8003334 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003330:	2301      	movs	r3, #1
 8003332:	e010      	b.n	8003356 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003334:	4b0a      	ldr	r3, [pc, #40]	; (8003360 <SysTick_Config+0x44>)
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	3a01      	subs	r2, #1
 800333a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800333c:	2301      	movs	r3, #1
 800333e:	425b      	negs	r3, r3
 8003340:	2103      	movs	r1, #3
 8003342:	0018      	movs	r0, r3
 8003344:	f7ff ff7c 	bl	8003240 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003348:	4b05      	ldr	r3, [pc, #20]	; (8003360 <SysTick_Config+0x44>)
 800334a:	2200      	movs	r2, #0
 800334c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800334e:	4b04      	ldr	r3, [pc, #16]	; (8003360 <SysTick_Config+0x44>)
 8003350:	2207      	movs	r2, #7
 8003352:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003354:	2300      	movs	r3, #0
}
 8003356:	0018      	movs	r0, r3
 8003358:	46bd      	mov	sp, r7
 800335a:	b002      	add	sp, #8
 800335c:	bd80      	pop	{r7, pc}
 800335e:	46c0      	nop			; (mov r8, r8)
 8003360:	e000e010 	.word	0xe000e010

08003364 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	60b9      	str	r1, [r7, #8]
 800336c:	607a      	str	r2, [r7, #4]
 800336e:	210f      	movs	r1, #15
 8003370:	187b      	adds	r3, r7, r1
 8003372:	1c02      	adds	r2, r0, #0
 8003374:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003376:	68ba      	ldr	r2, [r7, #8]
 8003378:	187b      	adds	r3, r7, r1
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	b25b      	sxtb	r3, r3
 800337e:	0011      	movs	r1, r2
 8003380:	0018      	movs	r0, r3
 8003382:	f7ff ff5d 	bl	8003240 <__NVIC_SetPriority>
}
 8003386:	46c0      	nop			; (mov r8, r8)
 8003388:	46bd      	mov	sp, r7
 800338a:	b004      	add	sp, #16
 800338c:	bd80      	pop	{r7, pc}

0800338e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800338e:	b580      	push	{r7, lr}
 8003390:	b082      	sub	sp, #8
 8003392:	af00      	add	r7, sp, #0
 8003394:	0002      	movs	r2, r0
 8003396:	1dfb      	adds	r3, r7, #7
 8003398:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800339a:	1dfb      	adds	r3, r7, #7
 800339c:	781b      	ldrb	r3, [r3, #0]
 800339e:	b25b      	sxtb	r3, r3
 80033a0:	0018      	movs	r0, r3
 80033a2:	f7ff ff33 	bl	800320c <__NVIC_EnableIRQ>
}
 80033a6:	46c0      	nop			; (mov r8, r8)
 80033a8:	46bd      	mov	sp, r7
 80033aa:	b002      	add	sp, #8
 80033ac:	bd80      	pop	{r7, pc}

080033ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033ae:	b580      	push	{r7, lr}
 80033b0:	b082      	sub	sp, #8
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	0018      	movs	r0, r3
 80033ba:	f7ff ffaf 	bl	800331c <SysTick_Config>
 80033be:	0003      	movs	r3, r0
}
 80033c0:	0018      	movs	r0, r3
 80033c2:	46bd      	mov	sp, r7
 80033c4:	b002      	add	sp, #8
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b086      	sub	sp, #24
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033d2:	2300      	movs	r3, #0
 80033d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033d6:	e147      	b.n	8003668 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2101      	movs	r1, #1
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	4091      	lsls	r1, r2
 80033e2:	000a      	movs	r2, r1
 80033e4:	4013      	ands	r3, r2
 80033e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d100      	bne.n	80033f0 <HAL_GPIO_Init+0x28>
 80033ee:	e138      	b.n	8003662 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	2203      	movs	r2, #3
 80033f6:	4013      	ands	r3, r2
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d005      	beq.n	8003408 <HAL_GPIO_Init+0x40>
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2203      	movs	r2, #3
 8003402:	4013      	ands	r3, r2
 8003404:	2b02      	cmp	r3, #2
 8003406:	d130      	bne.n	800346a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	2203      	movs	r2, #3
 8003414:	409a      	lsls	r2, r3
 8003416:	0013      	movs	r3, r2
 8003418:	43da      	mvns	r2, r3
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	4013      	ands	r3, r2
 800341e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	68da      	ldr	r2, [r3, #12]
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	005b      	lsls	r3, r3, #1
 8003428:	409a      	lsls	r2, r3
 800342a:	0013      	movs	r3, r2
 800342c:	693a      	ldr	r2, [r7, #16]
 800342e:	4313      	orrs	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	693a      	ldr	r2, [r7, #16]
 8003436:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800343e:	2201      	movs	r2, #1
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	409a      	lsls	r2, r3
 8003444:	0013      	movs	r3, r2
 8003446:	43da      	mvns	r2, r3
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	4013      	ands	r3, r2
 800344c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	091b      	lsrs	r3, r3, #4
 8003454:	2201      	movs	r2, #1
 8003456:	401a      	ands	r2, r3
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	409a      	lsls	r2, r3
 800345c:	0013      	movs	r3, r2
 800345e:	693a      	ldr	r2, [r7, #16]
 8003460:	4313      	orrs	r3, r2
 8003462:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	2203      	movs	r2, #3
 8003470:	4013      	ands	r3, r2
 8003472:	2b03      	cmp	r3, #3
 8003474:	d017      	beq.n	80034a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	005b      	lsls	r3, r3, #1
 8003480:	2203      	movs	r2, #3
 8003482:	409a      	lsls	r2, r3
 8003484:	0013      	movs	r3, r2
 8003486:	43da      	mvns	r2, r3
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	4013      	ands	r3, r2
 800348c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	689a      	ldr	r2, [r3, #8]
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	409a      	lsls	r2, r3
 8003498:	0013      	movs	r3, r2
 800349a:	693a      	ldr	r2, [r7, #16]
 800349c:	4313      	orrs	r3, r2
 800349e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	693a      	ldr	r2, [r7, #16]
 80034a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	2203      	movs	r2, #3
 80034ac:	4013      	ands	r3, r2
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d123      	bne.n	80034fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	08da      	lsrs	r2, r3, #3
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	3208      	adds	r2, #8
 80034ba:	0092      	lsls	r2, r2, #2
 80034bc:	58d3      	ldr	r3, [r2, r3]
 80034be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	2207      	movs	r2, #7
 80034c4:	4013      	ands	r3, r2
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	220f      	movs	r2, #15
 80034ca:	409a      	lsls	r2, r3
 80034cc:	0013      	movs	r3, r2
 80034ce:	43da      	mvns	r2, r3
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	4013      	ands	r3, r2
 80034d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	691a      	ldr	r2, [r3, #16]
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	2107      	movs	r1, #7
 80034de:	400b      	ands	r3, r1
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	409a      	lsls	r2, r3
 80034e4:	0013      	movs	r3, r2
 80034e6:	693a      	ldr	r2, [r7, #16]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	08da      	lsrs	r2, r3, #3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	3208      	adds	r2, #8
 80034f4:	0092      	lsls	r2, r2, #2
 80034f6:	6939      	ldr	r1, [r7, #16]
 80034f8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	005b      	lsls	r3, r3, #1
 8003504:	2203      	movs	r2, #3
 8003506:	409a      	lsls	r2, r3
 8003508:	0013      	movs	r3, r2
 800350a:	43da      	mvns	r2, r3
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	4013      	ands	r3, r2
 8003510:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	2203      	movs	r2, #3
 8003518:	401a      	ands	r2, r3
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	005b      	lsls	r3, r3, #1
 800351e:	409a      	lsls	r2, r3
 8003520:	0013      	movs	r3, r2
 8003522:	693a      	ldr	r2, [r7, #16]
 8003524:	4313      	orrs	r3, r2
 8003526:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	693a      	ldr	r2, [r7, #16]
 800352c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685a      	ldr	r2, [r3, #4]
 8003532:	23c0      	movs	r3, #192	; 0xc0
 8003534:	029b      	lsls	r3, r3, #10
 8003536:	4013      	ands	r3, r2
 8003538:	d100      	bne.n	800353c <HAL_GPIO_Init+0x174>
 800353a:	e092      	b.n	8003662 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800353c:	4a50      	ldr	r2, [pc, #320]	; (8003680 <HAL_GPIO_Init+0x2b8>)
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	089b      	lsrs	r3, r3, #2
 8003542:	3318      	adds	r3, #24
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	589b      	ldr	r3, [r3, r2]
 8003548:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	2203      	movs	r2, #3
 800354e:	4013      	ands	r3, r2
 8003550:	00db      	lsls	r3, r3, #3
 8003552:	220f      	movs	r2, #15
 8003554:	409a      	lsls	r2, r3
 8003556:	0013      	movs	r3, r2
 8003558:	43da      	mvns	r2, r3
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	4013      	ands	r3, r2
 800355e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	23a0      	movs	r3, #160	; 0xa0
 8003564:	05db      	lsls	r3, r3, #23
 8003566:	429a      	cmp	r2, r3
 8003568:	d013      	beq.n	8003592 <HAL_GPIO_Init+0x1ca>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a45      	ldr	r2, [pc, #276]	; (8003684 <HAL_GPIO_Init+0x2bc>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d00d      	beq.n	800358e <HAL_GPIO_Init+0x1c6>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a44      	ldr	r2, [pc, #272]	; (8003688 <HAL_GPIO_Init+0x2c0>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d007      	beq.n	800358a <HAL_GPIO_Init+0x1c2>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a43      	ldr	r2, [pc, #268]	; (800368c <HAL_GPIO_Init+0x2c4>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d101      	bne.n	8003586 <HAL_GPIO_Init+0x1be>
 8003582:	2303      	movs	r3, #3
 8003584:	e006      	b.n	8003594 <HAL_GPIO_Init+0x1cc>
 8003586:	2305      	movs	r3, #5
 8003588:	e004      	b.n	8003594 <HAL_GPIO_Init+0x1cc>
 800358a:	2302      	movs	r3, #2
 800358c:	e002      	b.n	8003594 <HAL_GPIO_Init+0x1cc>
 800358e:	2301      	movs	r3, #1
 8003590:	e000      	b.n	8003594 <HAL_GPIO_Init+0x1cc>
 8003592:	2300      	movs	r3, #0
 8003594:	697a      	ldr	r2, [r7, #20]
 8003596:	2103      	movs	r1, #3
 8003598:	400a      	ands	r2, r1
 800359a:	00d2      	lsls	r2, r2, #3
 800359c:	4093      	lsls	r3, r2
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80035a4:	4936      	ldr	r1, [pc, #216]	; (8003680 <HAL_GPIO_Init+0x2b8>)
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	089b      	lsrs	r3, r3, #2
 80035aa:	3318      	adds	r3, #24
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	693a      	ldr	r2, [r7, #16]
 80035b0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80035b2:	4b33      	ldr	r3, [pc, #204]	; (8003680 <HAL_GPIO_Init+0x2b8>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	43da      	mvns	r2, r3
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	4013      	ands	r3, r2
 80035c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	685a      	ldr	r2, [r3, #4]
 80035c6:	2380      	movs	r3, #128	; 0x80
 80035c8:	035b      	lsls	r3, r3, #13
 80035ca:	4013      	ands	r3, r2
 80035cc:	d003      	beq.n	80035d6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80035ce:	693a      	ldr	r2, [r7, #16]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80035d6:	4b2a      	ldr	r3, [pc, #168]	; (8003680 <HAL_GPIO_Init+0x2b8>)
 80035d8:	693a      	ldr	r2, [r7, #16]
 80035da:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80035dc:	4b28      	ldr	r3, [pc, #160]	; (8003680 <HAL_GPIO_Init+0x2b8>)
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	43da      	mvns	r2, r3
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	4013      	ands	r3, r2
 80035ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	685a      	ldr	r2, [r3, #4]
 80035f0:	2380      	movs	r3, #128	; 0x80
 80035f2:	039b      	lsls	r3, r3, #14
 80035f4:	4013      	ands	r3, r2
 80035f6:	d003      	beq.n	8003600 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003600:	4b1f      	ldr	r3, [pc, #124]	; (8003680 <HAL_GPIO_Init+0x2b8>)
 8003602:	693a      	ldr	r2, [r7, #16]
 8003604:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003606:	4a1e      	ldr	r2, [pc, #120]	; (8003680 <HAL_GPIO_Init+0x2b8>)
 8003608:	2384      	movs	r3, #132	; 0x84
 800360a:	58d3      	ldr	r3, [r2, r3]
 800360c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	43da      	mvns	r2, r3
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	4013      	ands	r3, r2
 8003616:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	685a      	ldr	r2, [r3, #4]
 800361c:	2380      	movs	r3, #128	; 0x80
 800361e:	029b      	lsls	r3, r3, #10
 8003620:	4013      	ands	r3, r2
 8003622:	d003      	beq.n	800362c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003624:	693a      	ldr	r2, [r7, #16]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	4313      	orrs	r3, r2
 800362a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800362c:	4914      	ldr	r1, [pc, #80]	; (8003680 <HAL_GPIO_Init+0x2b8>)
 800362e:	2284      	movs	r2, #132	; 0x84
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003634:	4a12      	ldr	r2, [pc, #72]	; (8003680 <HAL_GPIO_Init+0x2b8>)
 8003636:	2380      	movs	r3, #128	; 0x80
 8003638:	58d3      	ldr	r3, [r2, r3]
 800363a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	43da      	mvns	r2, r3
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	4013      	ands	r3, r2
 8003644:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	685a      	ldr	r2, [r3, #4]
 800364a:	2380      	movs	r3, #128	; 0x80
 800364c:	025b      	lsls	r3, r3, #9
 800364e:	4013      	ands	r3, r2
 8003650:	d003      	beq.n	800365a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003652:	693a      	ldr	r2, [r7, #16]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	4313      	orrs	r3, r2
 8003658:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800365a:	4909      	ldr	r1, [pc, #36]	; (8003680 <HAL_GPIO_Init+0x2b8>)
 800365c:	2280      	movs	r2, #128	; 0x80
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	3301      	adds	r3, #1
 8003666:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	40da      	lsrs	r2, r3
 8003670:	1e13      	subs	r3, r2, #0
 8003672:	d000      	beq.n	8003676 <HAL_GPIO_Init+0x2ae>
 8003674:	e6b0      	b.n	80033d8 <HAL_GPIO_Init+0x10>
  }
}
 8003676:	46c0      	nop			; (mov r8, r8)
 8003678:	46c0      	nop			; (mov r8, r8)
 800367a:	46bd      	mov	sp, r7
 800367c:	b006      	add	sp, #24
 800367e:	bd80      	pop	{r7, pc}
 8003680:	40021800 	.word	0x40021800
 8003684:	50000400 	.word	0x50000400
 8003688:	50000800 	.word	0x50000800
 800368c:	50000c00 	.word	0x50000c00

08003690 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800369a:	2300      	movs	r3, #0
 800369c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800369e:	e0b4      	b.n	800380a <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80036a0:	2201      	movs	r2, #1
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	409a      	lsls	r2, r3
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	4013      	ands	r3, r2
 80036aa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d100      	bne.n	80036b4 <HAL_GPIO_DeInit+0x24>
 80036b2:	e0a7      	b.n	8003804 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 80036b4:	4a5a      	ldr	r2, [pc, #360]	; (8003820 <HAL_GPIO_DeInit+0x190>)
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	089b      	lsrs	r3, r3, #2
 80036ba:	3318      	adds	r3, #24
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	589b      	ldr	r3, [r3, r2]
 80036c0:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	2203      	movs	r2, #3
 80036c6:	4013      	ands	r3, r2
 80036c8:	00db      	lsls	r3, r3, #3
 80036ca:	220f      	movs	r2, #15
 80036cc:	409a      	lsls	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	4013      	ands	r3, r2
 80036d2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	23a0      	movs	r3, #160	; 0xa0
 80036d8:	05db      	lsls	r3, r3, #23
 80036da:	429a      	cmp	r2, r3
 80036dc:	d013      	beq.n	8003706 <HAL_GPIO_DeInit+0x76>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a50      	ldr	r2, [pc, #320]	; (8003824 <HAL_GPIO_DeInit+0x194>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d00d      	beq.n	8003702 <HAL_GPIO_DeInit+0x72>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a4f      	ldr	r2, [pc, #316]	; (8003828 <HAL_GPIO_DeInit+0x198>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d007      	beq.n	80036fe <HAL_GPIO_DeInit+0x6e>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a4e      	ldr	r2, [pc, #312]	; (800382c <HAL_GPIO_DeInit+0x19c>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d101      	bne.n	80036fa <HAL_GPIO_DeInit+0x6a>
 80036f6:	2303      	movs	r3, #3
 80036f8:	e006      	b.n	8003708 <HAL_GPIO_DeInit+0x78>
 80036fa:	2305      	movs	r3, #5
 80036fc:	e004      	b.n	8003708 <HAL_GPIO_DeInit+0x78>
 80036fe:	2302      	movs	r3, #2
 8003700:	e002      	b.n	8003708 <HAL_GPIO_DeInit+0x78>
 8003702:	2301      	movs	r3, #1
 8003704:	e000      	b.n	8003708 <HAL_GPIO_DeInit+0x78>
 8003706:	2300      	movs	r3, #0
 8003708:	697a      	ldr	r2, [r7, #20]
 800370a:	2103      	movs	r1, #3
 800370c:	400a      	ands	r2, r1
 800370e:	00d2      	lsls	r2, r2, #3
 8003710:	4093      	lsls	r3, r2
 8003712:	68fa      	ldr	r2, [r7, #12]
 8003714:	429a      	cmp	r2, r3
 8003716:	d136      	bne.n	8003786 <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003718:	4a41      	ldr	r2, [pc, #260]	; (8003820 <HAL_GPIO_DeInit+0x190>)
 800371a:	2380      	movs	r3, #128	; 0x80
 800371c:	58d3      	ldr	r3, [r2, r3]
 800371e:	693a      	ldr	r2, [r7, #16]
 8003720:	43d2      	mvns	r2, r2
 8003722:	493f      	ldr	r1, [pc, #252]	; (8003820 <HAL_GPIO_DeInit+0x190>)
 8003724:	4013      	ands	r3, r2
 8003726:	2280      	movs	r2, #128	; 0x80
 8003728:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 800372a:	4a3d      	ldr	r2, [pc, #244]	; (8003820 <HAL_GPIO_DeInit+0x190>)
 800372c:	2384      	movs	r3, #132	; 0x84
 800372e:	58d3      	ldr	r3, [r2, r3]
 8003730:	693a      	ldr	r2, [r7, #16]
 8003732:	43d2      	mvns	r2, r2
 8003734:	493a      	ldr	r1, [pc, #232]	; (8003820 <HAL_GPIO_DeInit+0x190>)
 8003736:	4013      	ands	r3, r2
 8003738:	2284      	movs	r2, #132	; 0x84
 800373a:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800373c:	4b38      	ldr	r3, [pc, #224]	; (8003820 <HAL_GPIO_DeInit+0x190>)
 800373e:	685a      	ldr	r2, [r3, #4]
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	43d9      	mvns	r1, r3
 8003744:	4b36      	ldr	r3, [pc, #216]	; (8003820 <HAL_GPIO_DeInit+0x190>)
 8003746:	400a      	ands	r2, r1
 8003748:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800374a:	4b35      	ldr	r3, [pc, #212]	; (8003820 <HAL_GPIO_DeInit+0x190>)
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	43d9      	mvns	r1, r3
 8003752:	4b33      	ldr	r3, [pc, #204]	; (8003820 <HAL_GPIO_DeInit+0x190>)
 8003754:	400a      	ands	r2, r1
 8003756:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	2203      	movs	r2, #3
 800375c:	4013      	ands	r3, r2
 800375e:	00db      	lsls	r3, r3, #3
 8003760:	220f      	movs	r2, #15
 8003762:	409a      	lsls	r2, r3
 8003764:	0013      	movs	r3, r2
 8003766:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8003768:	4a2d      	ldr	r2, [pc, #180]	; (8003820 <HAL_GPIO_DeInit+0x190>)
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	089b      	lsrs	r3, r3, #2
 800376e:	3318      	adds	r3, #24
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	589a      	ldr	r2, [r3, r2]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	43d9      	mvns	r1, r3
 8003778:	4829      	ldr	r0, [pc, #164]	; (8003820 <HAL_GPIO_DeInit+0x190>)
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	089b      	lsrs	r3, r3, #2
 800377e:	400a      	ands	r2, r1
 8003780:	3318      	adds	r3, #24
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	005b      	lsls	r3, r3, #1
 800378e:	2103      	movs	r1, #3
 8003790:	4099      	lsls	r1, r3
 8003792:	000b      	movs	r3, r1
 8003794:	431a      	orrs	r2, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	08da      	lsrs	r2, r3, #3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	3208      	adds	r2, #8
 80037a2:	0092      	lsls	r2, r2, #2
 80037a4:	58d3      	ldr	r3, [r2, r3]
 80037a6:	697a      	ldr	r2, [r7, #20]
 80037a8:	2107      	movs	r1, #7
 80037aa:	400a      	ands	r2, r1
 80037ac:	0092      	lsls	r2, r2, #2
 80037ae:	210f      	movs	r1, #15
 80037b0:	4091      	lsls	r1, r2
 80037b2:	000a      	movs	r2, r1
 80037b4:	43d1      	mvns	r1, r2
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	08d2      	lsrs	r2, r2, #3
 80037ba:	4019      	ands	r1, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	3208      	adds	r2, #8
 80037c0:	0092      	lsls	r2, r2, #2
 80037c2:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	697a      	ldr	r2, [r7, #20]
 80037ca:	0052      	lsls	r2, r2, #1
 80037cc:	2103      	movs	r1, #3
 80037ce:	4091      	lsls	r1, r2
 80037d0:	000a      	movs	r2, r1
 80037d2:	43d2      	mvns	r2, r2
 80037d4:	401a      	ands	r2, r3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	2101      	movs	r1, #1
 80037e0:	697a      	ldr	r2, [r7, #20]
 80037e2:	4091      	lsls	r1, r2
 80037e4:	000a      	movs	r2, r1
 80037e6:	43d2      	mvns	r2, r2
 80037e8:	401a      	ands	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	697a      	ldr	r2, [r7, #20]
 80037f4:	0052      	lsls	r2, r2, #1
 80037f6:	2103      	movs	r1, #3
 80037f8:	4091      	lsls	r1, r2
 80037fa:	000a      	movs	r2, r1
 80037fc:	43d2      	mvns	r2, r2
 80037fe:	401a      	ands	r2, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	3301      	adds	r3, #1
 8003808:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	40da      	lsrs	r2, r3
 8003810:	1e13      	subs	r3, r2, #0
 8003812:	d000      	beq.n	8003816 <HAL_GPIO_DeInit+0x186>
 8003814:	e744      	b.n	80036a0 <HAL_GPIO_DeInit+0x10>
  }
}
 8003816:	46c0      	nop			; (mov r8, r8)
 8003818:	46c0      	nop			; (mov r8, r8)
 800381a:	46bd      	mov	sp, r7
 800381c:	b006      	add	sp, #24
 800381e:	bd80      	pop	{r7, pc}
 8003820:	40021800 	.word	0x40021800
 8003824:	50000400 	.word	0x50000400
 8003828:	50000800 	.word	0x50000800
 800382c:	50000c00 	.word	0x50000c00

08003830 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	0008      	movs	r0, r1
 800383a:	0011      	movs	r1, r2
 800383c:	1cbb      	adds	r3, r7, #2
 800383e:	1c02      	adds	r2, r0, #0
 8003840:	801a      	strh	r2, [r3, #0]
 8003842:	1c7b      	adds	r3, r7, #1
 8003844:	1c0a      	adds	r2, r1, #0
 8003846:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003848:	1c7b      	adds	r3, r7, #1
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d004      	beq.n	800385a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003850:	1cbb      	adds	r3, r7, #2
 8003852:	881a      	ldrh	r2, [r3, #0]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003858:	e003      	b.n	8003862 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800385a:	1cbb      	adds	r3, r7, #2
 800385c:	881a      	ldrh	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	46bd      	mov	sp, r7
 8003866:	b002      	add	sp, #8
 8003868:	bd80      	pop	{r7, pc}
	...

0800386c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d101      	bne.n	800387e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e082      	b.n	8003984 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2241      	movs	r2, #65	; 0x41
 8003882:	5c9b      	ldrb	r3, [r3, r2]
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b00      	cmp	r3, #0
 8003888:	d107      	bne.n	800389a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2240      	movs	r2, #64	; 0x40
 800388e:	2100      	movs	r1, #0
 8003890:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	0018      	movs	r0, r3
 8003896:	f7ff f965 	bl	8002b64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2241      	movs	r2, #65	; 0x41
 800389e:	2124      	movs	r1, #36	; 0x24
 80038a0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2101      	movs	r1, #1
 80038ae:	438a      	bics	r2, r1
 80038b0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685a      	ldr	r2, [r3, #4]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4934      	ldr	r1, [pc, #208]	; (800398c <HAL_I2C_Init+0x120>)
 80038bc:	400a      	ands	r2, r1
 80038be:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	689a      	ldr	r2, [r3, #8]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4931      	ldr	r1, [pc, #196]	; (8003990 <HAL_I2C_Init+0x124>)
 80038cc:	400a      	ands	r2, r1
 80038ce:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d108      	bne.n	80038ea <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2180      	movs	r1, #128	; 0x80
 80038e2:	0209      	lsls	r1, r1, #8
 80038e4:	430a      	orrs	r2, r1
 80038e6:	609a      	str	r2, [r3, #8]
 80038e8:	e007      	b.n	80038fa <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	689a      	ldr	r2, [r3, #8]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2184      	movs	r1, #132	; 0x84
 80038f4:	0209      	lsls	r1, r1, #8
 80038f6:	430a      	orrs	r2, r1
 80038f8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d104      	bne.n	800390c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2280      	movs	r2, #128	; 0x80
 8003908:	0112      	lsls	r2, r2, #4
 800390a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	685a      	ldr	r2, [r3, #4]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	491f      	ldr	r1, [pc, #124]	; (8003994 <HAL_I2C_Init+0x128>)
 8003918:	430a      	orrs	r2, r1
 800391a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	68da      	ldr	r2, [r3, #12]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	491a      	ldr	r1, [pc, #104]	; (8003990 <HAL_I2C_Init+0x124>)
 8003928:	400a      	ands	r2, r1
 800392a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	691a      	ldr	r2, [r3, #16]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	695b      	ldr	r3, [r3, #20]
 8003934:	431a      	orrs	r2, r3
 8003936:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	430a      	orrs	r2, r1
 8003944:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	69d9      	ldr	r1, [r3, #28]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a1a      	ldr	r2, [r3, #32]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	430a      	orrs	r2, r1
 8003954:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2101      	movs	r1, #1
 8003962:	430a      	orrs	r2, r1
 8003964:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2241      	movs	r2, #65	; 0x41
 8003970:	2120      	movs	r1, #32
 8003972:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2242      	movs	r2, #66	; 0x42
 800397e:	2100      	movs	r1, #0
 8003980:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003982:	2300      	movs	r3, #0
}
 8003984:	0018      	movs	r0, r3
 8003986:	46bd      	mov	sp, r7
 8003988:	b002      	add	sp, #8
 800398a:	bd80      	pop	{r7, pc}
 800398c:	f0ffffff 	.word	0xf0ffffff
 8003990:	ffff7fff 	.word	0xffff7fff
 8003994:	02008000 	.word	0x02008000

08003998 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
 80039a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2241      	movs	r2, #65	; 0x41
 80039a6:	5c9b      	ldrb	r3, [r3, r2]
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	2b20      	cmp	r3, #32
 80039ac:	d138      	bne.n	8003a20 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2240      	movs	r2, #64	; 0x40
 80039b2:	5c9b      	ldrb	r3, [r3, r2]
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d101      	bne.n	80039bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80039b8:	2302      	movs	r3, #2
 80039ba:	e032      	b.n	8003a22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2240      	movs	r2, #64	; 0x40
 80039c0:	2101      	movs	r1, #1
 80039c2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2241      	movs	r2, #65	; 0x41
 80039c8:	2124      	movs	r1, #36	; 0x24
 80039ca:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2101      	movs	r1, #1
 80039d8:	438a      	bics	r2, r1
 80039da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4911      	ldr	r1, [pc, #68]	; (8003a2c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80039e8:	400a      	ands	r2, r1
 80039ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	6819      	ldr	r1, [r3, #0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	683a      	ldr	r2, [r7, #0]
 80039f8:	430a      	orrs	r2, r1
 80039fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2101      	movs	r1, #1
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2241      	movs	r2, #65	; 0x41
 8003a10:	2120      	movs	r1, #32
 8003a12:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2240      	movs	r2, #64	; 0x40
 8003a18:	2100      	movs	r1, #0
 8003a1a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	e000      	b.n	8003a22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003a20:	2302      	movs	r3, #2
  }
}
 8003a22:	0018      	movs	r0, r3
 8003a24:	46bd      	mov	sp, r7
 8003a26:	b002      	add	sp, #8
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	46c0      	nop			; (mov r8, r8)
 8003a2c:	ffffefff 	.word	0xffffefff

08003a30 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2241      	movs	r2, #65	; 0x41
 8003a3e:	5c9b      	ldrb	r3, [r3, r2]
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	2b20      	cmp	r3, #32
 8003a44:	d139      	bne.n	8003aba <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2240      	movs	r2, #64	; 0x40
 8003a4a:	5c9b      	ldrb	r3, [r3, r2]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d101      	bne.n	8003a54 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003a50:	2302      	movs	r3, #2
 8003a52:	e033      	b.n	8003abc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2240      	movs	r2, #64	; 0x40
 8003a58:	2101      	movs	r1, #1
 8003a5a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2241      	movs	r2, #65	; 0x41
 8003a60:	2124      	movs	r1, #36	; 0x24
 8003a62:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2101      	movs	r1, #1
 8003a70:	438a      	bics	r2, r1
 8003a72:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	4a11      	ldr	r2, [pc, #68]	; (8003ac4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003a80:	4013      	ands	r3, r2
 8003a82:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	021b      	lsls	r3, r3, #8
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2101      	movs	r1, #1
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2241      	movs	r2, #65	; 0x41
 8003aaa:	2120      	movs	r1, #32
 8003aac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2240      	movs	r2, #64	; 0x40
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	e000      	b.n	8003abc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003aba:	2302      	movs	r3, #2
  }
}
 8003abc:	0018      	movs	r0, r3
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	b004      	add	sp, #16
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	fffff0ff 	.word	0xfffff0ff

08003ac8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003ad0:	4b19      	ldr	r3, [pc, #100]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a19      	ldr	r2, [pc, #100]	; (8003b3c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	0019      	movs	r1, r3
 8003ada:	4b17      	ldr	r3, [pc, #92]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	2380      	movs	r3, #128	; 0x80
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d11f      	bne.n	8003b2c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003aec:	4b14      	ldr	r3, [pc, #80]	; (8003b40 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	0013      	movs	r3, r2
 8003af2:	005b      	lsls	r3, r3, #1
 8003af4:	189b      	adds	r3, r3, r2
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	4912      	ldr	r1, [pc, #72]	; (8003b44 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003afa:	0018      	movs	r0, r3
 8003afc:	f7fc fb1e 	bl	800013c <__udivsi3>
 8003b00:	0003      	movs	r3, r0
 8003b02:	3301      	adds	r3, #1
 8003b04:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b06:	e008      	b.n	8003b1a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d003      	beq.n	8003b16 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	3b01      	subs	r3, #1
 8003b12:	60fb      	str	r3, [r7, #12]
 8003b14:	e001      	b.n	8003b1a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e009      	b.n	8003b2e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b1a:	4b07      	ldr	r3, [pc, #28]	; (8003b38 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003b1c:	695a      	ldr	r2, [r3, #20]
 8003b1e:	2380      	movs	r3, #128	; 0x80
 8003b20:	00db      	lsls	r3, r3, #3
 8003b22:	401a      	ands	r2, r3
 8003b24:	2380      	movs	r3, #128	; 0x80
 8003b26:	00db      	lsls	r3, r3, #3
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d0ed      	beq.n	8003b08 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	0018      	movs	r0, r3
 8003b30:	46bd      	mov	sp, r7
 8003b32:	b004      	add	sp, #16
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	46c0      	nop			; (mov r8, r8)
 8003b38:	40007000 	.word	0x40007000
 8003b3c:	fffff9ff 	.word	0xfffff9ff
 8003b40:	20000004 	.word	0x20000004
 8003b44:	000f4240 	.word	0x000f4240

08003b48 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003b4c:	4b03      	ldr	r3, [pc, #12]	; (8003b5c <LL_RCC_GetAPB1Prescaler+0x14>)
 8003b4e:	689a      	ldr	r2, [r3, #8]
 8003b50:	23e0      	movs	r3, #224	; 0xe0
 8003b52:	01db      	lsls	r3, r3, #7
 8003b54:	4013      	ands	r3, r2
}
 8003b56:	0018      	movs	r0, r3
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	40021000 	.word	0x40021000

08003b60 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b088      	sub	sp, #32
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d101      	bne.n	8003b72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e2fe      	b.n	8004170 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2201      	movs	r2, #1
 8003b78:	4013      	ands	r3, r2
 8003b7a:	d100      	bne.n	8003b7e <HAL_RCC_OscConfig+0x1e>
 8003b7c:	e07c      	b.n	8003c78 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b7e:	4bc3      	ldr	r3, [pc, #780]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	2238      	movs	r2, #56	; 0x38
 8003b84:	4013      	ands	r3, r2
 8003b86:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b88:	4bc0      	ldr	r3, [pc, #768]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	2203      	movs	r2, #3
 8003b8e:	4013      	ands	r3, r2
 8003b90:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	2b10      	cmp	r3, #16
 8003b96:	d102      	bne.n	8003b9e <HAL_RCC_OscConfig+0x3e>
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	2b03      	cmp	r3, #3
 8003b9c:	d002      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	2b08      	cmp	r3, #8
 8003ba2:	d10b      	bne.n	8003bbc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ba4:	4bb9      	ldr	r3, [pc, #740]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	2380      	movs	r3, #128	; 0x80
 8003baa:	029b      	lsls	r3, r3, #10
 8003bac:	4013      	ands	r3, r2
 8003bae:	d062      	beq.n	8003c76 <HAL_RCC_OscConfig+0x116>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d15e      	bne.n	8003c76 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e2d9      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685a      	ldr	r2, [r3, #4]
 8003bc0:	2380      	movs	r3, #128	; 0x80
 8003bc2:	025b      	lsls	r3, r3, #9
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d107      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x78>
 8003bc8:	4bb0      	ldr	r3, [pc, #704]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	4baf      	ldr	r3, [pc, #700]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003bce:	2180      	movs	r1, #128	; 0x80
 8003bd0:	0249      	lsls	r1, r1, #9
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	601a      	str	r2, [r3, #0]
 8003bd6:	e020      	b.n	8003c1a <HAL_RCC_OscConfig+0xba>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	23a0      	movs	r3, #160	; 0xa0
 8003bde:	02db      	lsls	r3, r3, #11
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d10e      	bne.n	8003c02 <HAL_RCC_OscConfig+0xa2>
 8003be4:	4ba9      	ldr	r3, [pc, #676]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	4ba8      	ldr	r3, [pc, #672]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003bea:	2180      	movs	r1, #128	; 0x80
 8003bec:	02c9      	lsls	r1, r1, #11
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	601a      	str	r2, [r3, #0]
 8003bf2:	4ba6      	ldr	r3, [pc, #664]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	4ba5      	ldr	r3, [pc, #660]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003bf8:	2180      	movs	r1, #128	; 0x80
 8003bfa:	0249      	lsls	r1, r1, #9
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	601a      	str	r2, [r3, #0]
 8003c00:	e00b      	b.n	8003c1a <HAL_RCC_OscConfig+0xba>
 8003c02:	4ba2      	ldr	r3, [pc, #648]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	4ba1      	ldr	r3, [pc, #644]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003c08:	49a1      	ldr	r1, [pc, #644]	; (8003e90 <HAL_RCC_OscConfig+0x330>)
 8003c0a:	400a      	ands	r2, r1
 8003c0c:	601a      	str	r2, [r3, #0]
 8003c0e:	4b9f      	ldr	r3, [pc, #636]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	4b9e      	ldr	r3, [pc, #632]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003c14:	499f      	ldr	r1, [pc, #636]	; (8003e94 <HAL_RCC_OscConfig+0x334>)
 8003c16:	400a      	ands	r2, r1
 8003c18:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d014      	beq.n	8003c4c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c22:	f7ff fae9 	bl	80031f8 <HAL_GetTick>
 8003c26:	0003      	movs	r3, r0
 8003c28:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c2a:	e008      	b.n	8003c3e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c2c:	f7ff fae4 	bl	80031f8 <HAL_GetTick>
 8003c30:	0002      	movs	r2, r0
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b64      	cmp	r3, #100	; 0x64
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e298      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c3e:	4b93      	ldr	r3, [pc, #588]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	2380      	movs	r3, #128	; 0x80
 8003c44:	029b      	lsls	r3, r3, #10
 8003c46:	4013      	ands	r3, r2
 8003c48:	d0f0      	beq.n	8003c2c <HAL_RCC_OscConfig+0xcc>
 8003c4a:	e015      	b.n	8003c78 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c4c:	f7ff fad4 	bl	80031f8 <HAL_GetTick>
 8003c50:	0003      	movs	r3, r0
 8003c52:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c54:	e008      	b.n	8003c68 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c56:	f7ff facf 	bl	80031f8 <HAL_GetTick>
 8003c5a:	0002      	movs	r2, r0
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	2b64      	cmp	r3, #100	; 0x64
 8003c62:	d901      	bls.n	8003c68 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e283      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c68:	4b88      	ldr	r3, [pc, #544]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	2380      	movs	r3, #128	; 0x80
 8003c6e:	029b      	lsls	r3, r3, #10
 8003c70:	4013      	ands	r3, r2
 8003c72:	d1f0      	bne.n	8003c56 <HAL_RCC_OscConfig+0xf6>
 8003c74:	e000      	b.n	8003c78 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c76:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2202      	movs	r2, #2
 8003c7e:	4013      	ands	r3, r2
 8003c80:	d100      	bne.n	8003c84 <HAL_RCC_OscConfig+0x124>
 8003c82:	e099      	b.n	8003db8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c84:	4b81      	ldr	r3, [pc, #516]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	2238      	movs	r2, #56	; 0x38
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c8e:	4b7f      	ldr	r3, [pc, #508]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	2203      	movs	r2, #3
 8003c94:	4013      	ands	r3, r2
 8003c96:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	2b10      	cmp	r3, #16
 8003c9c:	d102      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x144>
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d002      	beq.n	8003caa <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d135      	bne.n	8003d16 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003caa:	4b78      	ldr	r3, [pc, #480]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	2380      	movs	r3, #128	; 0x80
 8003cb0:	00db      	lsls	r3, r3, #3
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	d005      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x162>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e256      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cc2:	4b72      	ldr	r3, [pc, #456]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	4a74      	ldr	r2, [pc, #464]	; (8003e98 <HAL_RCC_OscConfig+0x338>)
 8003cc8:	4013      	ands	r3, r2
 8003cca:	0019      	movs	r1, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	695b      	ldr	r3, [r3, #20]
 8003cd0:	021a      	lsls	r2, r3, #8
 8003cd2:	4b6e      	ldr	r3, [pc, #440]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cd8:	69bb      	ldr	r3, [r7, #24]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d112      	bne.n	8003d04 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003cde:	4b6b      	ldr	r3, [pc, #428]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a6e      	ldr	r2, [pc, #440]	; (8003e9c <HAL_RCC_OscConfig+0x33c>)
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	0019      	movs	r1, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	691a      	ldr	r2, [r3, #16]
 8003cec:	4b67      	ldr	r3, [pc, #412]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003cf2:	4b66      	ldr	r3, [pc, #408]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	0adb      	lsrs	r3, r3, #11
 8003cf8:	2207      	movs	r2, #7
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	4a68      	ldr	r2, [pc, #416]	; (8003ea0 <HAL_RCC_OscConfig+0x340>)
 8003cfe:	40da      	lsrs	r2, r3
 8003d00:	4b68      	ldr	r3, [pc, #416]	; (8003ea4 <HAL_RCC_OscConfig+0x344>)
 8003d02:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003d04:	4b68      	ldr	r3, [pc, #416]	; (8003ea8 <HAL_RCC_OscConfig+0x348>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	0018      	movs	r0, r3
 8003d0a:	f7ff fa19 	bl	8003140 <HAL_InitTick>
 8003d0e:	1e03      	subs	r3, r0, #0
 8003d10:	d051      	beq.n	8003db6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e22c      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d030      	beq.n	8003d80 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003d1e:	4b5b      	ldr	r3, [pc, #364]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a5e      	ldr	r2, [pc, #376]	; (8003e9c <HAL_RCC_OscConfig+0x33c>)
 8003d24:	4013      	ands	r3, r2
 8003d26:	0019      	movs	r1, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	691a      	ldr	r2, [r3, #16]
 8003d2c:	4b57      	ldr	r3, [pc, #348]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003d32:	4b56      	ldr	r3, [pc, #344]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	4b55      	ldr	r3, [pc, #340]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003d38:	2180      	movs	r1, #128	; 0x80
 8003d3a:	0049      	lsls	r1, r1, #1
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d40:	f7ff fa5a 	bl	80031f8 <HAL_GetTick>
 8003d44:	0003      	movs	r3, r0
 8003d46:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d48:	e008      	b.n	8003d5c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d4a:	f7ff fa55 	bl	80031f8 <HAL_GetTick>
 8003d4e:	0002      	movs	r2, r0
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	2b02      	cmp	r3, #2
 8003d56:	d901      	bls.n	8003d5c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003d58:	2303      	movs	r3, #3
 8003d5a:	e209      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d5c:	4b4b      	ldr	r3, [pc, #300]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	2380      	movs	r3, #128	; 0x80
 8003d62:	00db      	lsls	r3, r3, #3
 8003d64:	4013      	ands	r3, r2
 8003d66:	d0f0      	beq.n	8003d4a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d68:	4b48      	ldr	r3, [pc, #288]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	4a4a      	ldr	r2, [pc, #296]	; (8003e98 <HAL_RCC_OscConfig+0x338>)
 8003d6e:	4013      	ands	r3, r2
 8003d70:	0019      	movs	r1, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	021a      	lsls	r2, r3, #8
 8003d78:	4b44      	ldr	r3, [pc, #272]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	605a      	str	r2, [r3, #4]
 8003d7e:	e01b      	b.n	8003db8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003d80:	4b42      	ldr	r3, [pc, #264]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	4b41      	ldr	r3, [pc, #260]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003d86:	4949      	ldr	r1, [pc, #292]	; (8003eac <HAL_RCC_OscConfig+0x34c>)
 8003d88:	400a      	ands	r2, r1
 8003d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d8c:	f7ff fa34 	bl	80031f8 <HAL_GetTick>
 8003d90:	0003      	movs	r3, r0
 8003d92:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d94:	e008      	b.n	8003da8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d96:	f7ff fa2f 	bl	80031f8 <HAL_GetTick>
 8003d9a:	0002      	movs	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d901      	bls.n	8003da8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e1e3      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003da8:	4b38      	ldr	r3, [pc, #224]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	2380      	movs	r3, #128	; 0x80
 8003dae:	00db      	lsls	r3, r3, #3
 8003db0:	4013      	ands	r3, r2
 8003db2:	d1f0      	bne.n	8003d96 <HAL_RCC_OscConfig+0x236>
 8003db4:	e000      	b.n	8003db8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003db6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2208      	movs	r2, #8
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	d047      	beq.n	8003e52 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003dc2:	4b32      	ldr	r3, [pc, #200]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	2238      	movs	r2, #56	; 0x38
 8003dc8:	4013      	ands	r3, r2
 8003dca:	2b18      	cmp	r3, #24
 8003dcc:	d10a      	bne.n	8003de4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003dce:	4b2f      	ldr	r3, [pc, #188]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003dd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dd2:	2202      	movs	r2, #2
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	d03c      	beq.n	8003e52 <HAL_RCC_OscConfig+0x2f2>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d138      	bne.n	8003e52 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e1c5      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	699b      	ldr	r3, [r3, #24]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d019      	beq.n	8003e20 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003dec:	4b27      	ldr	r3, [pc, #156]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003dee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003df0:	4b26      	ldr	r3, [pc, #152]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003df2:	2101      	movs	r1, #1
 8003df4:	430a      	orrs	r2, r1
 8003df6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df8:	f7ff f9fe 	bl	80031f8 <HAL_GetTick>
 8003dfc:	0003      	movs	r3, r0
 8003dfe:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e00:	e008      	b.n	8003e14 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e02:	f7ff f9f9 	bl	80031f8 <HAL_GetTick>
 8003e06:	0002      	movs	r2, r0
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d901      	bls.n	8003e14 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003e10:	2303      	movs	r3, #3
 8003e12:	e1ad      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e14:	4b1d      	ldr	r3, [pc, #116]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003e16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e18:	2202      	movs	r2, #2
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	d0f1      	beq.n	8003e02 <HAL_RCC_OscConfig+0x2a2>
 8003e1e:	e018      	b.n	8003e52 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003e20:	4b1a      	ldr	r3, [pc, #104]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003e22:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e24:	4b19      	ldr	r3, [pc, #100]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003e26:	2101      	movs	r1, #1
 8003e28:	438a      	bics	r2, r1
 8003e2a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e2c:	f7ff f9e4 	bl	80031f8 <HAL_GetTick>
 8003e30:	0003      	movs	r3, r0
 8003e32:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e34:	e008      	b.n	8003e48 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e36:	f7ff f9df 	bl	80031f8 <HAL_GetTick>
 8003e3a:	0002      	movs	r2, r0
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d901      	bls.n	8003e48 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e193      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e48:	4b10      	ldr	r3, [pc, #64]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003e4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e4c:	2202      	movs	r2, #2
 8003e4e:	4013      	ands	r3, r2
 8003e50:	d1f1      	bne.n	8003e36 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2204      	movs	r2, #4
 8003e58:	4013      	ands	r3, r2
 8003e5a:	d100      	bne.n	8003e5e <HAL_RCC_OscConfig+0x2fe>
 8003e5c:	e0c6      	b.n	8003fec <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e5e:	231f      	movs	r3, #31
 8003e60:	18fb      	adds	r3, r7, r3
 8003e62:	2200      	movs	r2, #0
 8003e64:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003e66:	4b09      	ldr	r3, [pc, #36]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	2238      	movs	r2, #56	; 0x38
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	2b20      	cmp	r3, #32
 8003e70:	d11e      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003e72:	4b06      	ldr	r3, [pc, #24]	; (8003e8c <HAL_RCC_OscConfig+0x32c>)
 8003e74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e76:	2202      	movs	r2, #2
 8003e78:	4013      	ands	r3, r2
 8003e7a:	d100      	bne.n	8003e7e <HAL_RCC_OscConfig+0x31e>
 8003e7c:	e0b6      	b.n	8003fec <HAL_RCC_OscConfig+0x48c>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d000      	beq.n	8003e88 <HAL_RCC_OscConfig+0x328>
 8003e86:	e0b1      	b.n	8003fec <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e171      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
 8003e8c:	40021000 	.word	0x40021000
 8003e90:	fffeffff 	.word	0xfffeffff
 8003e94:	fffbffff 	.word	0xfffbffff
 8003e98:	ffff80ff 	.word	0xffff80ff
 8003e9c:	ffffc7ff 	.word	0xffffc7ff
 8003ea0:	00f42400 	.word	0x00f42400
 8003ea4:	20000004 	.word	0x20000004
 8003ea8:	20000008 	.word	0x20000008
 8003eac:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003eb0:	4bb1      	ldr	r3, [pc, #708]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003eb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003eb4:	2380      	movs	r3, #128	; 0x80
 8003eb6:	055b      	lsls	r3, r3, #21
 8003eb8:	4013      	ands	r3, r2
 8003eba:	d101      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x360>
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e000      	b.n	8003ec2 <HAL_RCC_OscConfig+0x362>
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d011      	beq.n	8003eea <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003ec6:	4bac      	ldr	r3, [pc, #688]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003ec8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003eca:	4bab      	ldr	r3, [pc, #684]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003ecc:	2180      	movs	r1, #128	; 0x80
 8003ece:	0549      	lsls	r1, r1, #21
 8003ed0:	430a      	orrs	r2, r1
 8003ed2:	63da      	str	r2, [r3, #60]	; 0x3c
 8003ed4:	4ba8      	ldr	r3, [pc, #672]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003ed6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ed8:	2380      	movs	r3, #128	; 0x80
 8003eda:	055b      	lsls	r3, r3, #21
 8003edc:	4013      	ands	r3, r2
 8003ede:	60fb      	str	r3, [r7, #12]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003ee2:	231f      	movs	r3, #31
 8003ee4:	18fb      	adds	r3, r7, r3
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eea:	4ba4      	ldr	r3, [pc, #656]	; (800417c <HAL_RCC_OscConfig+0x61c>)
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	2380      	movs	r3, #128	; 0x80
 8003ef0:	005b      	lsls	r3, r3, #1
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	d11a      	bne.n	8003f2c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ef6:	4ba1      	ldr	r3, [pc, #644]	; (800417c <HAL_RCC_OscConfig+0x61c>)
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	4ba0      	ldr	r3, [pc, #640]	; (800417c <HAL_RCC_OscConfig+0x61c>)
 8003efc:	2180      	movs	r1, #128	; 0x80
 8003efe:	0049      	lsls	r1, r1, #1
 8003f00:	430a      	orrs	r2, r1
 8003f02:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003f04:	f7ff f978 	bl	80031f8 <HAL_GetTick>
 8003f08:	0003      	movs	r3, r0
 8003f0a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f0c:	e008      	b.n	8003f20 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f0e:	f7ff f973 	bl	80031f8 <HAL_GetTick>
 8003f12:	0002      	movs	r2, r0
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d901      	bls.n	8003f20 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e127      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f20:	4b96      	ldr	r3, [pc, #600]	; (800417c <HAL_RCC_OscConfig+0x61c>)
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	2380      	movs	r3, #128	; 0x80
 8003f26:	005b      	lsls	r3, r3, #1
 8003f28:	4013      	ands	r3, r2
 8003f2a:	d0f0      	beq.n	8003f0e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d106      	bne.n	8003f42 <HAL_RCC_OscConfig+0x3e2>
 8003f34:	4b90      	ldr	r3, [pc, #576]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003f36:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f38:	4b8f      	ldr	r3, [pc, #572]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003f3a:	2101      	movs	r1, #1
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f40:	e01c      	b.n	8003f7c <HAL_RCC_OscConfig+0x41c>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	2b05      	cmp	r3, #5
 8003f48:	d10c      	bne.n	8003f64 <HAL_RCC_OscConfig+0x404>
 8003f4a:	4b8b      	ldr	r3, [pc, #556]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003f4c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f4e:	4b8a      	ldr	r3, [pc, #552]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003f50:	2104      	movs	r1, #4
 8003f52:	430a      	orrs	r2, r1
 8003f54:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f56:	4b88      	ldr	r3, [pc, #544]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003f58:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f5a:	4b87      	ldr	r3, [pc, #540]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003f5c:	2101      	movs	r1, #1
 8003f5e:	430a      	orrs	r2, r1
 8003f60:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f62:	e00b      	b.n	8003f7c <HAL_RCC_OscConfig+0x41c>
 8003f64:	4b84      	ldr	r3, [pc, #528]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003f66:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f68:	4b83      	ldr	r3, [pc, #524]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003f6a:	2101      	movs	r1, #1
 8003f6c:	438a      	bics	r2, r1
 8003f6e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f70:	4b81      	ldr	r3, [pc, #516]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003f72:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f74:	4b80      	ldr	r3, [pc, #512]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003f76:	2104      	movs	r1, #4
 8003f78:	438a      	bics	r2, r1
 8003f7a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d014      	beq.n	8003fae <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f84:	f7ff f938 	bl	80031f8 <HAL_GetTick>
 8003f88:	0003      	movs	r3, r0
 8003f8a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f8c:	e009      	b.n	8003fa2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f8e:	f7ff f933 	bl	80031f8 <HAL_GetTick>
 8003f92:	0002      	movs	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	4a79      	ldr	r2, [pc, #484]	; (8004180 <HAL_RCC_OscConfig+0x620>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d901      	bls.n	8003fa2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e0e6      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fa2:	4b75      	ldr	r3, [pc, #468]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003fa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	4013      	ands	r3, r2
 8003faa:	d0f0      	beq.n	8003f8e <HAL_RCC_OscConfig+0x42e>
 8003fac:	e013      	b.n	8003fd6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fae:	f7ff f923 	bl	80031f8 <HAL_GetTick>
 8003fb2:	0003      	movs	r3, r0
 8003fb4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fb6:	e009      	b.n	8003fcc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fb8:	f7ff f91e 	bl	80031f8 <HAL_GetTick>
 8003fbc:	0002      	movs	r2, r0
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	4a6f      	ldr	r2, [pc, #444]	; (8004180 <HAL_RCC_OscConfig+0x620>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d901      	bls.n	8003fcc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	e0d1      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fcc:	4b6a      	ldr	r3, [pc, #424]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003fce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fd0:	2202      	movs	r2, #2
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	d1f0      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003fd6:	231f      	movs	r3, #31
 8003fd8:	18fb      	adds	r3, r7, r3
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d105      	bne.n	8003fec <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003fe0:	4b65      	ldr	r3, [pc, #404]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003fe2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003fe4:	4b64      	ldr	r3, [pc, #400]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003fe6:	4967      	ldr	r1, [pc, #412]	; (8004184 <HAL_RCC_OscConfig+0x624>)
 8003fe8:	400a      	ands	r2, r1
 8003fea:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	69db      	ldr	r3, [r3, #28]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d100      	bne.n	8003ff6 <HAL_RCC_OscConfig+0x496>
 8003ff4:	e0bb      	b.n	800416e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ff6:	4b60      	ldr	r3, [pc, #384]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	2238      	movs	r2, #56	; 0x38
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	2b10      	cmp	r3, #16
 8004000:	d100      	bne.n	8004004 <HAL_RCC_OscConfig+0x4a4>
 8004002:	e07b      	b.n	80040fc <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	69db      	ldr	r3, [r3, #28]
 8004008:	2b02      	cmp	r3, #2
 800400a:	d156      	bne.n	80040ba <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800400c:	4b5a      	ldr	r3, [pc, #360]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	4b59      	ldr	r3, [pc, #356]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8004012:	495d      	ldr	r1, [pc, #372]	; (8004188 <HAL_RCC_OscConfig+0x628>)
 8004014:	400a      	ands	r2, r1
 8004016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004018:	f7ff f8ee 	bl	80031f8 <HAL_GetTick>
 800401c:	0003      	movs	r3, r0
 800401e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004020:	e008      	b.n	8004034 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004022:	f7ff f8e9 	bl	80031f8 <HAL_GetTick>
 8004026:	0002      	movs	r2, r0
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	2b02      	cmp	r3, #2
 800402e:	d901      	bls.n	8004034 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e09d      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004034:	4b50      	ldr	r3, [pc, #320]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	2380      	movs	r3, #128	; 0x80
 800403a:	049b      	lsls	r3, r3, #18
 800403c:	4013      	ands	r3, r2
 800403e:	d1f0      	bne.n	8004022 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004040:	4b4d      	ldr	r3, [pc, #308]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	4a51      	ldr	r2, [pc, #324]	; (800418c <HAL_RCC_OscConfig+0x62c>)
 8004046:	4013      	ands	r3, r2
 8004048:	0019      	movs	r1, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a1a      	ldr	r2, [r3, #32]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004058:	021b      	lsls	r3, r3, #8
 800405a:	431a      	orrs	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004060:	431a      	orrs	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004066:	431a      	orrs	r2, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800406c:	431a      	orrs	r2, r3
 800406e:	4b42      	ldr	r3, [pc, #264]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8004070:	430a      	orrs	r2, r1
 8004072:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004074:	4b40      	ldr	r3, [pc, #256]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	4b3f      	ldr	r3, [pc, #252]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 800407a:	2180      	movs	r1, #128	; 0x80
 800407c:	0449      	lsls	r1, r1, #17
 800407e:	430a      	orrs	r2, r1
 8004080:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004082:	4b3d      	ldr	r3, [pc, #244]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8004084:	68da      	ldr	r2, [r3, #12]
 8004086:	4b3c      	ldr	r3, [pc, #240]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 8004088:	2180      	movs	r1, #128	; 0x80
 800408a:	0549      	lsls	r1, r1, #21
 800408c:	430a      	orrs	r2, r1
 800408e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004090:	f7ff f8b2 	bl	80031f8 <HAL_GetTick>
 8004094:	0003      	movs	r3, r0
 8004096:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004098:	e008      	b.n	80040ac <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800409a:	f7ff f8ad 	bl	80031f8 <HAL_GetTick>
 800409e:	0002      	movs	r2, r0
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d901      	bls.n	80040ac <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e061      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040ac:	4b32      	ldr	r3, [pc, #200]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	2380      	movs	r3, #128	; 0x80
 80040b2:	049b      	lsls	r3, r3, #18
 80040b4:	4013      	ands	r3, r2
 80040b6:	d0f0      	beq.n	800409a <HAL_RCC_OscConfig+0x53a>
 80040b8:	e059      	b.n	800416e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040ba:	4b2f      	ldr	r3, [pc, #188]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	4b2e      	ldr	r3, [pc, #184]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 80040c0:	4931      	ldr	r1, [pc, #196]	; (8004188 <HAL_RCC_OscConfig+0x628>)
 80040c2:	400a      	ands	r2, r1
 80040c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c6:	f7ff f897 	bl	80031f8 <HAL_GetTick>
 80040ca:	0003      	movs	r3, r0
 80040cc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040ce:	e008      	b.n	80040e2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040d0:	f7ff f892 	bl	80031f8 <HAL_GetTick>
 80040d4:	0002      	movs	r2, r0
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d901      	bls.n	80040e2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e046      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040e2:	4b25      	ldr	r3, [pc, #148]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	2380      	movs	r3, #128	; 0x80
 80040e8:	049b      	lsls	r3, r3, #18
 80040ea:	4013      	ands	r3, r2
 80040ec:	d1f0      	bne.n	80040d0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80040ee:	4b22      	ldr	r3, [pc, #136]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 80040f0:	68da      	ldr	r2, [r3, #12]
 80040f2:	4b21      	ldr	r3, [pc, #132]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 80040f4:	4926      	ldr	r1, [pc, #152]	; (8004190 <HAL_RCC_OscConfig+0x630>)
 80040f6:	400a      	ands	r2, r1
 80040f8:	60da      	str	r2, [r3, #12]
 80040fa:	e038      	b.n	800416e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	69db      	ldr	r3, [r3, #28]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d101      	bne.n	8004108 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e033      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004108:	4b1b      	ldr	r3, [pc, #108]	; (8004178 <HAL_RCC_OscConfig+0x618>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	2203      	movs	r2, #3
 8004112:	401a      	ands	r2, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a1b      	ldr	r3, [r3, #32]
 8004118:	429a      	cmp	r2, r3
 800411a:	d126      	bne.n	800416a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	2270      	movs	r2, #112	; 0x70
 8004120:	401a      	ands	r2, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004126:	429a      	cmp	r2, r3
 8004128:	d11f      	bne.n	800416a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800412a:	697a      	ldr	r2, [r7, #20]
 800412c:	23fe      	movs	r3, #254	; 0xfe
 800412e:	01db      	lsls	r3, r3, #7
 8004130:	401a      	ands	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004136:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004138:	429a      	cmp	r2, r3
 800413a:	d116      	bne.n	800416a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800413c:	697a      	ldr	r2, [r7, #20]
 800413e:	23f8      	movs	r3, #248	; 0xf8
 8004140:	039b      	lsls	r3, r3, #14
 8004142:	401a      	ands	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004148:	429a      	cmp	r2, r3
 800414a:	d10e      	bne.n	800416a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800414c:	697a      	ldr	r2, [r7, #20]
 800414e:	23e0      	movs	r3, #224	; 0xe0
 8004150:	051b      	lsls	r3, r3, #20
 8004152:	401a      	ands	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004158:	429a      	cmp	r2, r3
 800415a:	d106      	bne.n	800416a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	0f5b      	lsrs	r3, r3, #29
 8004160:	075a      	lsls	r2, r3, #29
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004166:	429a      	cmp	r2, r3
 8004168:	d001      	beq.n	800416e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e000      	b.n	8004170 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	0018      	movs	r0, r3
 8004172:	46bd      	mov	sp, r7
 8004174:	b008      	add	sp, #32
 8004176:	bd80      	pop	{r7, pc}
 8004178:	40021000 	.word	0x40021000
 800417c:	40007000 	.word	0x40007000
 8004180:	00001388 	.word	0x00001388
 8004184:	efffffff 	.word	0xefffffff
 8004188:	feffffff 	.word	0xfeffffff
 800418c:	11c1808c 	.word	0x11c1808c
 8004190:	eefefffc 	.word	0xeefefffc

08004194 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d101      	bne.n	80041a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e0e9      	b.n	800437c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041a8:	4b76      	ldr	r3, [pc, #472]	; (8004384 <HAL_RCC_ClockConfig+0x1f0>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2207      	movs	r2, #7
 80041ae:	4013      	ands	r3, r2
 80041b0:	683a      	ldr	r2, [r7, #0]
 80041b2:	429a      	cmp	r2, r3
 80041b4:	d91e      	bls.n	80041f4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041b6:	4b73      	ldr	r3, [pc, #460]	; (8004384 <HAL_RCC_ClockConfig+0x1f0>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	2207      	movs	r2, #7
 80041bc:	4393      	bics	r3, r2
 80041be:	0019      	movs	r1, r3
 80041c0:	4b70      	ldr	r3, [pc, #448]	; (8004384 <HAL_RCC_ClockConfig+0x1f0>)
 80041c2:	683a      	ldr	r2, [r7, #0]
 80041c4:	430a      	orrs	r2, r1
 80041c6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80041c8:	f7ff f816 	bl	80031f8 <HAL_GetTick>
 80041cc:	0003      	movs	r3, r0
 80041ce:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80041d0:	e009      	b.n	80041e6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041d2:	f7ff f811 	bl	80031f8 <HAL_GetTick>
 80041d6:	0002      	movs	r2, r0
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	4a6a      	ldr	r2, [pc, #424]	; (8004388 <HAL_RCC_ClockConfig+0x1f4>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d901      	bls.n	80041e6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e0ca      	b.n	800437c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80041e6:	4b67      	ldr	r3, [pc, #412]	; (8004384 <HAL_RCC_ClockConfig+0x1f0>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2207      	movs	r2, #7
 80041ec:	4013      	ands	r3, r2
 80041ee:	683a      	ldr	r2, [r7, #0]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d1ee      	bne.n	80041d2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2202      	movs	r2, #2
 80041fa:	4013      	ands	r3, r2
 80041fc:	d015      	beq.n	800422a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	2204      	movs	r2, #4
 8004204:	4013      	ands	r3, r2
 8004206:	d006      	beq.n	8004216 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004208:	4b60      	ldr	r3, [pc, #384]	; (800438c <HAL_RCC_ClockConfig+0x1f8>)
 800420a:	689a      	ldr	r2, [r3, #8]
 800420c:	4b5f      	ldr	r3, [pc, #380]	; (800438c <HAL_RCC_ClockConfig+0x1f8>)
 800420e:	21e0      	movs	r1, #224	; 0xe0
 8004210:	01c9      	lsls	r1, r1, #7
 8004212:	430a      	orrs	r2, r1
 8004214:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004216:	4b5d      	ldr	r3, [pc, #372]	; (800438c <HAL_RCC_ClockConfig+0x1f8>)
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	4a5d      	ldr	r2, [pc, #372]	; (8004390 <HAL_RCC_ClockConfig+0x1fc>)
 800421c:	4013      	ands	r3, r2
 800421e:	0019      	movs	r1, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	689a      	ldr	r2, [r3, #8]
 8004224:	4b59      	ldr	r3, [pc, #356]	; (800438c <HAL_RCC_ClockConfig+0x1f8>)
 8004226:	430a      	orrs	r2, r1
 8004228:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2201      	movs	r2, #1
 8004230:	4013      	ands	r3, r2
 8004232:	d057      	beq.n	80042e4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	2b01      	cmp	r3, #1
 800423a:	d107      	bne.n	800424c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800423c:	4b53      	ldr	r3, [pc, #332]	; (800438c <HAL_RCC_ClockConfig+0x1f8>)
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	2380      	movs	r3, #128	; 0x80
 8004242:	029b      	lsls	r3, r3, #10
 8004244:	4013      	ands	r3, r2
 8004246:	d12b      	bne.n	80042a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e097      	b.n	800437c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	2b02      	cmp	r3, #2
 8004252:	d107      	bne.n	8004264 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004254:	4b4d      	ldr	r3, [pc, #308]	; (800438c <HAL_RCC_ClockConfig+0x1f8>)
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	2380      	movs	r3, #128	; 0x80
 800425a:	049b      	lsls	r3, r3, #18
 800425c:	4013      	ands	r3, r2
 800425e:	d11f      	bne.n	80042a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	e08b      	b.n	800437c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d107      	bne.n	800427c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800426c:	4b47      	ldr	r3, [pc, #284]	; (800438c <HAL_RCC_ClockConfig+0x1f8>)
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	2380      	movs	r3, #128	; 0x80
 8004272:	00db      	lsls	r3, r3, #3
 8004274:	4013      	ands	r3, r2
 8004276:	d113      	bne.n	80042a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e07f      	b.n	800437c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	2b03      	cmp	r3, #3
 8004282:	d106      	bne.n	8004292 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004284:	4b41      	ldr	r3, [pc, #260]	; (800438c <HAL_RCC_ClockConfig+0x1f8>)
 8004286:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004288:	2202      	movs	r2, #2
 800428a:	4013      	ands	r3, r2
 800428c:	d108      	bne.n	80042a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e074      	b.n	800437c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004292:	4b3e      	ldr	r3, [pc, #248]	; (800438c <HAL_RCC_ClockConfig+0x1f8>)
 8004294:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004296:	2202      	movs	r2, #2
 8004298:	4013      	ands	r3, r2
 800429a:	d101      	bne.n	80042a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e06d      	b.n	800437c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80042a0:	4b3a      	ldr	r3, [pc, #232]	; (800438c <HAL_RCC_ClockConfig+0x1f8>)
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	2207      	movs	r2, #7
 80042a6:	4393      	bics	r3, r2
 80042a8:	0019      	movs	r1, r3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	685a      	ldr	r2, [r3, #4]
 80042ae:	4b37      	ldr	r3, [pc, #220]	; (800438c <HAL_RCC_ClockConfig+0x1f8>)
 80042b0:	430a      	orrs	r2, r1
 80042b2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042b4:	f7fe ffa0 	bl	80031f8 <HAL_GetTick>
 80042b8:	0003      	movs	r3, r0
 80042ba:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042bc:	e009      	b.n	80042d2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042be:	f7fe ff9b 	bl	80031f8 <HAL_GetTick>
 80042c2:	0002      	movs	r2, r0
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	4a2f      	ldr	r2, [pc, #188]	; (8004388 <HAL_RCC_ClockConfig+0x1f4>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d901      	bls.n	80042d2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80042ce:	2303      	movs	r3, #3
 80042d0:	e054      	b.n	800437c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042d2:	4b2e      	ldr	r3, [pc, #184]	; (800438c <HAL_RCC_ClockConfig+0x1f8>)
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	2238      	movs	r2, #56	; 0x38
 80042d8:	401a      	ands	r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	00db      	lsls	r3, r3, #3
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d1ec      	bne.n	80042be <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042e4:	4b27      	ldr	r3, [pc, #156]	; (8004384 <HAL_RCC_ClockConfig+0x1f0>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2207      	movs	r2, #7
 80042ea:	4013      	ands	r3, r2
 80042ec:	683a      	ldr	r2, [r7, #0]
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d21e      	bcs.n	8004330 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042f2:	4b24      	ldr	r3, [pc, #144]	; (8004384 <HAL_RCC_ClockConfig+0x1f0>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2207      	movs	r2, #7
 80042f8:	4393      	bics	r3, r2
 80042fa:	0019      	movs	r1, r3
 80042fc:	4b21      	ldr	r3, [pc, #132]	; (8004384 <HAL_RCC_ClockConfig+0x1f0>)
 80042fe:	683a      	ldr	r2, [r7, #0]
 8004300:	430a      	orrs	r2, r1
 8004302:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004304:	f7fe ff78 	bl	80031f8 <HAL_GetTick>
 8004308:	0003      	movs	r3, r0
 800430a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800430c:	e009      	b.n	8004322 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800430e:	f7fe ff73 	bl	80031f8 <HAL_GetTick>
 8004312:	0002      	movs	r2, r0
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	1ad3      	subs	r3, r2, r3
 8004318:	4a1b      	ldr	r2, [pc, #108]	; (8004388 <HAL_RCC_ClockConfig+0x1f4>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d901      	bls.n	8004322 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e02c      	b.n	800437c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004322:	4b18      	ldr	r3, [pc, #96]	; (8004384 <HAL_RCC_ClockConfig+0x1f0>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	2207      	movs	r2, #7
 8004328:	4013      	ands	r3, r2
 800432a:	683a      	ldr	r2, [r7, #0]
 800432c:	429a      	cmp	r2, r3
 800432e:	d1ee      	bne.n	800430e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2204      	movs	r2, #4
 8004336:	4013      	ands	r3, r2
 8004338:	d009      	beq.n	800434e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800433a:	4b14      	ldr	r3, [pc, #80]	; (800438c <HAL_RCC_ClockConfig+0x1f8>)
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	4a15      	ldr	r2, [pc, #84]	; (8004394 <HAL_RCC_ClockConfig+0x200>)
 8004340:	4013      	ands	r3, r2
 8004342:	0019      	movs	r1, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	68da      	ldr	r2, [r3, #12]
 8004348:	4b10      	ldr	r3, [pc, #64]	; (800438c <HAL_RCC_ClockConfig+0x1f8>)
 800434a:	430a      	orrs	r2, r1
 800434c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800434e:	f000 f829 	bl	80043a4 <HAL_RCC_GetSysClockFreq>
 8004352:	0001      	movs	r1, r0
 8004354:	4b0d      	ldr	r3, [pc, #52]	; (800438c <HAL_RCC_ClockConfig+0x1f8>)
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	0a1b      	lsrs	r3, r3, #8
 800435a:	220f      	movs	r2, #15
 800435c:	401a      	ands	r2, r3
 800435e:	4b0e      	ldr	r3, [pc, #56]	; (8004398 <HAL_RCC_ClockConfig+0x204>)
 8004360:	0092      	lsls	r2, r2, #2
 8004362:	58d3      	ldr	r3, [r2, r3]
 8004364:	221f      	movs	r2, #31
 8004366:	4013      	ands	r3, r2
 8004368:	000a      	movs	r2, r1
 800436a:	40da      	lsrs	r2, r3
 800436c:	4b0b      	ldr	r3, [pc, #44]	; (800439c <HAL_RCC_ClockConfig+0x208>)
 800436e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004370:	4b0b      	ldr	r3, [pc, #44]	; (80043a0 <HAL_RCC_ClockConfig+0x20c>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	0018      	movs	r0, r3
 8004376:	f7fe fee3 	bl	8003140 <HAL_InitTick>
 800437a:	0003      	movs	r3, r0
}
 800437c:	0018      	movs	r0, r3
 800437e:	46bd      	mov	sp, r7
 8004380:	b004      	add	sp, #16
 8004382:	bd80      	pop	{r7, pc}
 8004384:	40022000 	.word	0x40022000
 8004388:	00001388 	.word	0x00001388
 800438c:	40021000 	.word	0x40021000
 8004390:	fffff0ff 	.word	0xfffff0ff
 8004394:	ffff8fff 	.word	0xffff8fff
 8004398:	0800a774 	.word	0x0800a774
 800439c:	20000004 	.word	0x20000004
 80043a0:	20000008 	.word	0x20000008

080043a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b086      	sub	sp, #24
 80043a8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043aa:	4b3c      	ldr	r3, [pc, #240]	; (800449c <HAL_RCC_GetSysClockFreq+0xf8>)
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	2238      	movs	r2, #56	; 0x38
 80043b0:	4013      	ands	r3, r2
 80043b2:	d10f      	bne.n	80043d4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80043b4:	4b39      	ldr	r3, [pc, #228]	; (800449c <HAL_RCC_GetSysClockFreq+0xf8>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	0adb      	lsrs	r3, r3, #11
 80043ba:	2207      	movs	r2, #7
 80043bc:	4013      	ands	r3, r2
 80043be:	2201      	movs	r2, #1
 80043c0:	409a      	lsls	r2, r3
 80043c2:	0013      	movs	r3, r2
 80043c4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80043c6:	6839      	ldr	r1, [r7, #0]
 80043c8:	4835      	ldr	r0, [pc, #212]	; (80044a0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80043ca:	f7fb feb7 	bl	800013c <__udivsi3>
 80043ce:	0003      	movs	r3, r0
 80043d0:	613b      	str	r3, [r7, #16]
 80043d2:	e05d      	b.n	8004490 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043d4:	4b31      	ldr	r3, [pc, #196]	; (800449c <HAL_RCC_GetSysClockFreq+0xf8>)
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	2238      	movs	r2, #56	; 0x38
 80043da:	4013      	ands	r3, r2
 80043dc:	2b08      	cmp	r3, #8
 80043de:	d102      	bne.n	80043e6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80043e0:	4b30      	ldr	r3, [pc, #192]	; (80044a4 <HAL_RCC_GetSysClockFreq+0x100>)
 80043e2:	613b      	str	r3, [r7, #16]
 80043e4:	e054      	b.n	8004490 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043e6:	4b2d      	ldr	r3, [pc, #180]	; (800449c <HAL_RCC_GetSysClockFreq+0xf8>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	2238      	movs	r2, #56	; 0x38
 80043ec:	4013      	ands	r3, r2
 80043ee:	2b10      	cmp	r3, #16
 80043f0:	d138      	bne.n	8004464 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80043f2:	4b2a      	ldr	r3, [pc, #168]	; (800449c <HAL_RCC_GetSysClockFreq+0xf8>)
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	2203      	movs	r2, #3
 80043f8:	4013      	ands	r3, r2
 80043fa:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80043fc:	4b27      	ldr	r3, [pc, #156]	; (800449c <HAL_RCC_GetSysClockFreq+0xf8>)
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	091b      	lsrs	r3, r3, #4
 8004402:	2207      	movs	r2, #7
 8004404:	4013      	ands	r3, r2
 8004406:	3301      	adds	r3, #1
 8004408:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2b03      	cmp	r3, #3
 800440e:	d10d      	bne.n	800442c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004410:	68b9      	ldr	r1, [r7, #8]
 8004412:	4824      	ldr	r0, [pc, #144]	; (80044a4 <HAL_RCC_GetSysClockFreq+0x100>)
 8004414:	f7fb fe92 	bl	800013c <__udivsi3>
 8004418:	0003      	movs	r3, r0
 800441a:	0019      	movs	r1, r3
 800441c:	4b1f      	ldr	r3, [pc, #124]	; (800449c <HAL_RCC_GetSysClockFreq+0xf8>)
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	0a1b      	lsrs	r3, r3, #8
 8004422:	227f      	movs	r2, #127	; 0x7f
 8004424:	4013      	ands	r3, r2
 8004426:	434b      	muls	r3, r1
 8004428:	617b      	str	r3, [r7, #20]
        break;
 800442a:	e00d      	b.n	8004448 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800442c:	68b9      	ldr	r1, [r7, #8]
 800442e:	481c      	ldr	r0, [pc, #112]	; (80044a0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004430:	f7fb fe84 	bl	800013c <__udivsi3>
 8004434:	0003      	movs	r3, r0
 8004436:	0019      	movs	r1, r3
 8004438:	4b18      	ldr	r3, [pc, #96]	; (800449c <HAL_RCC_GetSysClockFreq+0xf8>)
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	0a1b      	lsrs	r3, r3, #8
 800443e:	227f      	movs	r2, #127	; 0x7f
 8004440:	4013      	ands	r3, r2
 8004442:	434b      	muls	r3, r1
 8004444:	617b      	str	r3, [r7, #20]
        break;
 8004446:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004448:	4b14      	ldr	r3, [pc, #80]	; (800449c <HAL_RCC_GetSysClockFreq+0xf8>)
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	0f5b      	lsrs	r3, r3, #29
 800444e:	2207      	movs	r2, #7
 8004450:	4013      	ands	r3, r2
 8004452:	3301      	adds	r3, #1
 8004454:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004456:	6879      	ldr	r1, [r7, #4]
 8004458:	6978      	ldr	r0, [r7, #20]
 800445a:	f7fb fe6f 	bl	800013c <__udivsi3>
 800445e:	0003      	movs	r3, r0
 8004460:	613b      	str	r3, [r7, #16]
 8004462:	e015      	b.n	8004490 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004464:	4b0d      	ldr	r3, [pc, #52]	; (800449c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	2238      	movs	r2, #56	; 0x38
 800446a:	4013      	ands	r3, r2
 800446c:	2b20      	cmp	r3, #32
 800446e:	d103      	bne.n	8004478 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004470:	2380      	movs	r3, #128	; 0x80
 8004472:	021b      	lsls	r3, r3, #8
 8004474:	613b      	str	r3, [r7, #16]
 8004476:	e00b      	b.n	8004490 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004478:	4b08      	ldr	r3, [pc, #32]	; (800449c <HAL_RCC_GetSysClockFreq+0xf8>)
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	2238      	movs	r2, #56	; 0x38
 800447e:	4013      	ands	r3, r2
 8004480:	2b18      	cmp	r3, #24
 8004482:	d103      	bne.n	800448c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004484:	23fa      	movs	r3, #250	; 0xfa
 8004486:	01db      	lsls	r3, r3, #7
 8004488:	613b      	str	r3, [r7, #16]
 800448a:	e001      	b.n	8004490 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800448c:	2300      	movs	r3, #0
 800448e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004490:	693b      	ldr	r3, [r7, #16]
}
 8004492:	0018      	movs	r0, r3
 8004494:	46bd      	mov	sp, r7
 8004496:	b006      	add	sp, #24
 8004498:	bd80      	pop	{r7, pc}
 800449a:	46c0      	nop			; (mov r8, r8)
 800449c:	40021000 	.word	0x40021000
 80044a0:	00f42400 	.word	0x00f42400
 80044a4:	007a1200 	.word	0x007a1200

080044a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044ac:	4b02      	ldr	r3, [pc, #8]	; (80044b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80044ae:	681b      	ldr	r3, [r3, #0]
}
 80044b0:	0018      	movs	r0, r3
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	46c0      	nop			; (mov r8, r8)
 80044b8:	20000004 	.word	0x20000004

080044bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044bc:	b5b0      	push	{r4, r5, r7, lr}
 80044be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80044c0:	f7ff fff2 	bl	80044a8 <HAL_RCC_GetHCLKFreq>
 80044c4:	0004      	movs	r4, r0
 80044c6:	f7ff fb3f 	bl	8003b48 <LL_RCC_GetAPB1Prescaler>
 80044ca:	0003      	movs	r3, r0
 80044cc:	0b1a      	lsrs	r2, r3, #12
 80044ce:	4b05      	ldr	r3, [pc, #20]	; (80044e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80044d0:	0092      	lsls	r2, r2, #2
 80044d2:	58d3      	ldr	r3, [r2, r3]
 80044d4:	221f      	movs	r2, #31
 80044d6:	4013      	ands	r3, r2
 80044d8:	40dc      	lsrs	r4, r3
 80044da:	0023      	movs	r3, r4
}
 80044dc:	0018      	movs	r0, r3
 80044de:	46bd      	mov	sp, r7
 80044e0:	bdb0      	pop	{r4, r5, r7, pc}
 80044e2:	46c0      	nop			; (mov r8, r8)
 80044e4:	0800a7b4 	.word	0x0800a7b4

080044e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b086      	sub	sp, #24
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80044f0:	2313      	movs	r3, #19
 80044f2:	18fb      	adds	r3, r7, r3
 80044f4:	2200      	movs	r2, #0
 80044f6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80044f8:	2312      	movs	r3, #18
 80044fa:	18fb      	adds	r3, r7, r3
 80044fc:	2200      	movs	r2, #0
 80044fe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	2380      	movs	r3, #128	; 0x80
 8004506:	029b      	lsls	r3, r3, #10
 8004508:	4013      	ands	r3, r2
 800450a:	d100      	bne.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800450c:	e0a3      	b.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800450e:	2011      	movs	r0, #17
 8004510:	183b      	adds	r3, r7, r0
 8004512:	2200      	movs	r2, #0
 8004514:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004516:	4bc3      	ldr	r3, [pc, #780]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004518:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800451a:	2380      	movs	r3, #128	; 0x80
 800451c:	055b      	lsls	r3, r3, #21
 800451e:	4013      	ands	r3, r2
 8004520:	d110      	bne.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004522:	4bc0      	ldr	r3, [pc, #768]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004524:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004526:	4bbf      	ldr	r3, [pc, #764]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004528:	2180      	movs	r1, #128	; 0x80
 800452a:	0549      	lsls	r1, r1, #21
 800452c:	430a      	orrs	r2, r1
 800452e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004530:	4bbc      	ldr	r3, [pc, #752]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004532:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004534:	2380      	movs	r3, #128	; 0x80
 8004536:	055b      	lsls	r3, r3, #21
 8004538:	4013      	ands	r3, r2
 800453a:	60bb      	str	r3, [r7, #8]
 800453c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800453e:	183b      	adds	r3, r7, r0
 8004540:	2201      	movs	r2, #1
 8004542:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004544:	4bb8      	ldr	r3, [pc, #736]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	4bb7      	ldr	r3, [pc, #732]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800454a:	2180      	movs	r1, #128	; 0x80
 800454c:	0049      	lsls	r1, r1, #1
 800454e:	430a      	orrs	r2, r1
 8004550:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004552:	f7fe fe51 	bl	80031f8 <HAL_GetTick>
 8004556:	0003      	movs	r3, r0
 8004558:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800455a:	e00b      	b.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800455c:	f7fe fe4c 	bl	80031f8 <HAL_GetTick>
 8004560:	0002      	movs	r2, r0
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	2b02      	cmp	r3, #2
 8004568:	d904      	bls.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800456a:	2313      	movs	r3, #19
 800456c:	18fb      	adds	r3, r7, r3
 800456e:	2203      	movs	r2, #3
 8004570:	701a      	strb	r2, [r3, #0]
        break;
 8004572:	e005      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004574:	4bac      	ldr	r3, [pc, #688]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	2380      	movs	r3, #128	; 0x80
 800457a:	005b      	lsls	r3, r3, #1
 800457c:	4013      	ands	r3, r2
 800457e:	d0ed      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004580:	2313      	movs	r3, #19
 8004582:	18fb      	adds	r3, r7, r3
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d154      	bne.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800458a:	4ba6      	ldr	r3, [pc, #664]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800458c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800458e:	23c0      	movs	r3, #192	; 0xc0
 8004590:	009b      	lsls	r3, r3, #2
 8004592:	4013      	ands	r3, r2
 8004594:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d019      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a0:	697a      	ldr	r2, [r7, #20]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d014      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80045a6:	4b9f      	ldr	r3, [pc, #636]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80045a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045aa:	4aa0      	ldr	r2, [pc, #640]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80045ac:	4013      	ands	r3, r2
 80045ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80045b0:	4b9c      	ldr	r3, [pc, #624]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80045b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045b4:	4b9b      	ldr	r3, [pc, #620]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80045b6:	2180      	movs	r1, #128	; 0x80
 80045b8:	0249      	lsls	r1, r1, #9
 80045ba:	430a      	orrs	r2, r1
 80045bc:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045be:	4b99      	ldr	r3, [pc, #612]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80045c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045c2:	4b98      	ldr	r3, [pc, #608]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80045c4:	499a      	ldr	r1, [pc, #616]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80045c6:	400a      	ands	r2, r1
 80045c8:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80045ca:	4b96      	ldr	r3, [pc, #600]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80045cc:	697a      	ldr	r2, [r7, #20]
 80045ce:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	2201      	movs	r2, #1
 80045d4:	4013      	ands	r3, r2
 80045d6:	d016      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d8:	f7fe fe0e 	bl	80031f8 <HAL_GetTick>
 80045dc:	0003      	movs	r3, r0
 80045de:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045e0:	e00c      	b.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045e2:	f7fe fe09 	bl	80031f8 <HAL_GetTick>
 80045e6:	0002      	movs	r2, r0
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	4a91      	ldr	r2, [pc, #580]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d904      	bls.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80045f2:	2313      	movs	r3, #19
 80045f4:	18fb      	adds	r3, r7, r3
 80045f6:	2203      	movs	r2, #3
 80045f8:	701a      	strb	r2, [r3, #0]
            break;
 80045fa:	e004      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045fc:	4b89      	ldr	r3, [pc, #548]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80045fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004600:	2202      	movs	r2, #2
 8004602:	4013      	ands	r3, r2
 8004604:	d0ed      	beq.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004606:	2313      	movs	r3, #19
 8004608:	18fb      	adds	r3, r7, r3
 800460a:	781b      	ldrb	r3, [r3, #0]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d10a      	bne.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004610:	4b84      	ldr	r3, [pc, #528]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004612:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004614:	4a85      	ldr	r2, [pc, #532]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004616:	4013      	ands	r3, r2
 8004618:	0019      	movs	r1, r3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800461e:	4b81      	ldr	r3, [pc, #516]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004620:	430a      	orrs	r2, r1
 8004622:	65da      	str	r2, [r3, #92]	; 0x5c
 8004624:	e00c      	b.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004626:	2312      	movs	r3, #18
 8004628:	18fb      	adds	r3, r7, r3
 800462a:	2213      	movs	r2, #19
 800462c:	18ba      	adds	r2, r7, r2
 800462e:	7812      	ldrb	r2, [r2, #0]
 8004630:	701a      	strb	r2, [r3, #0]
 8004632:	e005      	b.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004634:	2312      	movs	r3, #18
 8004636:	18fb      	adds	r3, r7, r3
 8004638:	2213      	movs	r2, #19
 800463a:	18ba      	adds	r2, r7, r2
 800463c:	7812      	ldrb	r2, [r2, #0]
 800463e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004640:	2311      	movs	r3, #17
 8004642:	18fb      	adds	r3, r7, r3
 8004644:	781b      	ldrb	r3, [r3, #0]
 8004646:	2b01      	cmp	r3, #1
 8004648:	d105      	bne.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800464a:	4b76      	ldr	r3, [pc, #472]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800464c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800464e:	4b75      	ldr	r3, [pc, #468]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004650:	4979      	ldr	r1, [pc, #484]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8004652:	400a      	ands	r2, r1
 8004654:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2201      	movs	r2, #1
 800465c:	4013      	ands	r3, r2
 800465e:	d009      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004660:	4b70      	ldr	r3, [pc, #448]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004664:	2203      	movs	r2, #3
 8004666:	4393      	bics	r3, r2
 8004668:	0019      	movs	r1, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	4b6d      	ldr	r3, [pc, #436]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004670:	430a      	orrs	r2, r1
 8004672:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2202      	movs	r2, #2
 800467a:	4013      	ands	r3, r2
 800467c:	d009      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800467e:	4b69      	ldr	r3, [pc, #420]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004680:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004682:	220c      	movs	r2, #12
 8004684:	4393      	bics	r3, r2
 8004686:	0019      	movs	r1, r3
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689a      	ldr	r2, [r3, #8]
 800468c:	4b65      	ldr	r3, [pc, #404]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800468e:	430a      	orrs	r2, r1
 8004690:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2210      	movs	r2, #16
 8004698:	4013      	ands	r3, r2
 800469a:	d009      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800469c:	4b61      	ldr	r3, [pc, #388]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800469e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046a0:	4a66      	ldr	r2, [pc, #408]	; (800483c <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80046a2:	4013      	ands	r3, r2
 80046a4:	0019      	movs	r1, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	68da      	ldr	r2, [r3, #12]
 80046aa:	4b5e      	ldr	r3, [pc, #376]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80046ac:	430a      	orrs	r2, r1
 80046ae:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	2380      	movs	r3, #128	; 0x80
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	4013      	ands	r3, r2
 80046ba:	d009      	beq.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80046bc:	4b59      	ldr	r3, [pc, #356]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80046be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046c0:	4a5f      	ldr	r2, [pc, #380]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80046c2:	4013      	ands	r3, r2
 80046c4:	0019      	movs	r1, r3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	699a      	ldr	r2, [r3, #24]
 80046ca:	4b56      	ldr	r3, [pc, #344]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80046cc:	430a      	orrs	r2, r1
 80046ce:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	2380      	movs	r3, #128	; 0x80
 80046d6:	00db      	lsls	r3, r3, #3
 80046d8:	4013      	ands	r3, r2
 80046da:	d009      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80046dc:	4b51      	ldr	r3, [pc, #324]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80046de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046e0:	4a58      	ldr	r2, [pc, #352]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80046e2:	4013      	ands	r3, r2
 80046e4:	0019      	movs	r1, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	69da      	ldr	r2, [r3, #28]
 80046ea:	4b4e      	ldr	r3, [pc, #312]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80046ec:	430a      	orrs	r2, r1
 80046ee:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	2220      	movs	r2, #32
 80046f6:	4013      	ands	r3, r2
 80046f8:	d009      	beq.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80046fa:	4b4a      	ldr	r3, [pc, #296]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80046fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046fe:	4a52      	ldr	r2, [pc, #328]	; (8004848 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8004700:	4013      	ands	r3, r2
 8004702:	0019      	movs	r1, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	691a      	ldr	r2, [r3, #16]
 8004708:	4b46      	ldr	r3, [pc, #280]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800470a:	430a      	orrs	r2, r1
 800470c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	2380      	movs	r3, #128	; 0x80
 8004714:	01db      	lsls	r3, r3, #7
 8004716:	4013      	ands	r3, r2
 8004718:	d015      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800471a:	4b42      	ldr	r3, [pc, #264]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800471c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	0899      	lsrs	r1, r3, #2
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a1a      	ldr	r2, [r3, #32]
 8004726:	4b3f      	ldr	r3, [pc, #252]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004728:	430a      	orrs	r2, r1
 800472a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6a1a      	ldr	r2, [r3, #32]
 8004730:	2380      	movs	r3, #128	; 0x80
 8004732:	05db      	lsls	r3, r3, #23
 8004734:	429a      	cmp	r2, r3
 8004736:	d106      	bne.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004738:	4b3a      	ldr	r3, [pc, #232]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800473a:	68da      	ldr	r2, [r3, #12]
 800473c:	4b39      	ldr	r3, [pc, #228]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800473e:	2180      	movs	r1, #128	; 0x80
 8004740:	0249      	lsls	r1, r1, #9
 8004742:	430a      	orrs	r2, r1
 8004744:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	2380      	movs	r3, #128	; 0x80
 800474c:	031b      	lsls	r3, r3, #12
 800474e:	4013      	ands	r3, r2
 8004750:	d009      	beq.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004752:	4b34      	ldr	r3, [pc, #208]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004756:	2240      	movs	r2, #64	; 0x40
 8004758:	4393      	bics	r3, r2
 800475a:	0019      	movs	r1, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004760:	4b30      	ldr	r3, [pc, #192]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004762:	430a      	orrs	r2, r1
 8004764:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	2380      	movs	r3, #128	; 0x80
 800476c:	039b      	lsls	r3, r3, #14
 800476e:	4013      	ands	r3, r2
 8004770:	d016      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004772:	4b2c      	ldr	r3, [pc, #176]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004774:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004776:	4a35      	ldr	r2, [pc, #212]	; (800484c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004778:	4013      	ands	r3, r2
 800477a:	0019      	movs	r1, r3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004780:	4b28      	ldr	r3, [pc, #160]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004782:	430a      	orrs	r2, r1
 8004784:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800478a:	2380      	movs	r3, #128	; 0x80
 800478c:	03db      	lsls	r3, r3, #15
 800478e:	429a      	cmp	r2, r3
 8004790:	d106      	bne.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004792:	4b24      	ldr	r3, [pc, #144]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004794:	68da      	ldr	r2, [r3, #12]
 8004796:	4b23      	ldr	r3, [pc, #140]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004798:	2180      	movs	r1, #128	; 0x80
 800479a:	0449      	lsls	r1, r1, #17
 800479c:	430a      	orrs	r2, r1
 800479e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	2380      	movs	r3, #128	; 0x80
 80047a6:	03db      	lsls	r3, r3, #15
 80047a8:	4013      	ands	r3, r2
 80047aa:	d016      	beq.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80047ac:	4b1d      	ldr	r3, [pc, #116]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047b0:	4a27      	ldr	r2, [pc, #156]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80047b2:	4013      	ands	r3, r2
 80047b4:	0019      	movs	r1, r3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047ba:	4b1a      	ldr	r3, [pc, #104]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047bc:	430a      	orrs	r2, r1
 80047be:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047c4:	2380      	movs	r3, #128	; 0x80
 80047c6:	045b      	lsls	r3, r3, #17
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d106      	bne.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80047cc:	4b15      	ldr	r3, [pc, #84]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047ce:	68da      	ldr	r2, [r3, #12]
 80047d0:	4b14      	ldr	r3, [pc, #80]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047d2:	2180      	movs	r1, #128	; 0x80
 80047d4:	0449      	lsls	r1, r1, #17
 80047d6:	430a      	orrs	r2, r1
 80047d8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	2380      	movs	r3, #128	; 0x80
 80047e0:	011b      	lsls	r3, r3, #4
 80047e2:	4013      	ands	r3, r2
 80047e4:	d016      	beq.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80047e6:	4b0f      	ldr	r3, [pc, #60]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ea:	4a1a      	ldr	r2, [pc, #104]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 80047ec:	4013      	ands	r3, r2
 80047ee:	0019      	movs	r1, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	695a      	ldr	r2, [r3, #20]
 80047f4:	4b0b      	ldr	r3, [pc, #44]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047f6:	430a      	orrs	r2, r1
 80047f8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	695a      	ldr	r2, [r3, #20]
 80047fe:	2380      	movs	r3, #128	; 0x80
 8004800:	01db      	lsls	r3, r3, #7
 8004802:	429a      	cmp	r2, r3
 8004804:	d106      	bne.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004806:	4b07      	ldr	r3, [pc, #28]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004808:	68da      	ldr	r2, [r3, #12]
 800480a:	4b06      	ldr	r3, [pc, #24]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800480c:	2180      	movs	r1, #128	; 0x80
 800480e:	0249      	lsls	r1, r1, #9
 8004810:	430a      	orrs	r2, r1
 8004812:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004814:	2312      	movs	r3, #18
 8004816:	18fb      	adds	r3, r7, r3
 8004818:	781b      	ldrb	r3, [r3, #0]
}
 800481a:	0018      	movs	r0, r3
 800481c:	46bd      	mov	sp, r7
 800481e:	b006      	add	sp, #24
 8004820:	bd80      	pop	{r7, pc}
 8004822:	46c0      	nop			; (mov r8, r8)
 8004824:	40021000 	.word	0x40021000
 8004828:	40007000 	.word	0x40007000
 800482c:	fffffcff 	.word	0xfffffcff
 8004830:	fffeffff 	.word	0xfffeffff
 8004834:	00001388 	.word	0x00001388
 8004838:	efffffff 	.word	0xefffffff
 800483c:	fffff3ff 	.word	0xfffff3ff
 8004840:	fff3ffff 	.word	0xfff3ffff
 8004844:	ffcfffff 	.word	0xffcfffff
 8004848:	ffffcfff 	.word	0xffffcfff
 800484c:	ffbfffff 	.word	0xffbfffff
 8004850:	feffffff 	.word	0xfeffffff
 8004854:	ffff3fff 	.word	0xffff3fff

08004858 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b082      	sub	sp, #8
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e04a      	b.n	8004900 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	223d      	movs	r2, #61	; 0x3d
 800486e:	5c9b      	ldrb	r3, [r3, r2]
 8004870:	b2db      	uxtb	r3, r3
 8004872:	2b00      	cmp	r3, #0
 8004874:	d107      	bne.n	8004886 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	223c      	movs	r2, #60	; 0x3c
 800487a:	2100      	movs	r1, #0
 800487c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	0018      	movs	r0, r3
 8004882:	f7fe f9d1 	bl	8002c28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	223d      	movs	r2, #61	; 0x3d
 800488a:	2102      	movs	r1, #2
 800488c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	3304      	adds	r3, #4
 8004896:	0019      	movs	r1, r3
 8004898:	0010      	movs	r0, r2
 800489a:	f000 f9b5 	bl	8004c08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2248      	movs	r2, #72	; 0x48
 80048a2:	2101      	movs	r1, #1
 80048a4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	223e      	movs	r2, #62	; 0x3e
 80048aa:	2101      	movs	r1, #1
 80048ac:	5499      	strb	r1, [r3, r2]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	223f      	movs	r2, #63	; 0x3f
 80048b2:	2101      	movs	r1, #1
 80048b4:	5499      	strb	r1, [r3, r2]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2240      	movs	r2, #64	; 0x40
 80048ba:	2101      	movs	r1, #1
 80048bc:	5499      	strb	r1, [r3, r2]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2241      	movs	r2, #65	; 0x41
 80048c2:	2101      	movs	r1, #1
 80048c4:	5499      	strb	r1, [r3, r2]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2242      	movs	r2, #66	; 0x42
 80048ca:	2101      	movs	r1, #1
 80048cc:	5499      	strb	r1, [r3, r2]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2243      	movs	r2, #67	; 0x43
 80048d2:	2101      	movs	r1, #1
 80048d4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2244      	movs	r2, #68	; 0x44
 80048da:	2101      	movs	r1, #1
 80048dc:	5499      	strb	r1, [r3, r2]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2245      	movs	r2, #69	; 0x45
 80048e2:	2101      	movs	r1, #1
 80048e4:	5499      	strb	r1, [r3, r2]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2246      	movs	r2, #70	; 0x46
 80048ea:	2101      	movs	r1, #1
 80048ec:	5499      	strb	r1, [r3, r2]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2247      	movs	r2, #71	; 0x47
 80048f2:	2101      	movs	r1, #1
 80048f4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	223d      	movs	r2, #61	; 0x3d
 80048fa:	2101      	movs	r1, #1
 80048fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80048fe:	2300      	movs	r3, #0
}
 8004900:	0018      	movs	r0, r3
 8004902:	46bd      	mov	sp, r7
 8004904:	b002      	add	sp, #8
 8004906:	bd80      	pop	{r7, pc}

08004908 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b082      	sub	sp, #8
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68da      	ldr	r2, [r3, #12]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2101      	movs	r1, #1
 800491c:	438a      	bics	r2, r1
 800491e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	4a0d      	ldr	r2, [pc, #52]	; (800495c <HAL_TIM_Base_Stop_IT+0x54>)
 8004928:	4013      	ands	r3, r2
 800492a:	d10d      	bne.n	8004948 <HAL_TIM_Base_Stop_IT+0x40>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	4a0b      	ldr	r2, [pc, #44]	; (8004960 <HAL_TIM_Base_Stop_IT+0x58>)
 8004934:	4013      	ands	r3, r2
 8004936:	d107      	bne.n	8004948 <HAL_TIM_Base_Stop_IT+0x40>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2101      	movs	r1, #1
 8004944:	438a      	bics	r2, r1
 8004946:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	223d      	movs	r2, #61	; 0x3d
 800494c:	2101      	movs	r1, #1
 800494e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004950:	2300      	movs	r3, #0
}
 8004952:	0018      	movs	r0, r3
 8004954:	46bd      	mov	sp, r7
 8004956:	b002      	add	sp, #8
 8004958:	bd80      	pop	{r7, pc}
 800495a:	46c0      	nop			; (mov r8, r8)
 800495c:	00001111 	.word	0x00001111
 8004960:	00000444 	.word	0x00000444

08004964 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	691b      	ldr	r3, [r3, #16]
 8004972:	2202      	movs	r2, #2
 8004974:	4013      	ands	r3, r2
 8004976:	2b02      	cmp	r3, #2
 8004978:	d124      	bne.n	80049c4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	2202      	movs	r2, #2
 8004982:	4013      	ands	r3, r2
 8004984:	2b02      	cmp	r3, #2
 8004986:	d11d      	bne.n	80049c4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2203      	movs	r2, #3
 800498e:	4252      	negs	r2, r2
 8004990:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2201      	movs	r2, #1
 8004996:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	2203      	movs	r2, #3
 80049a0:	4013      	ands	r3, r2
 80049a2:	d004      	beq.n	80049ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	0018      	movs	r0, r3
 80049a8:	f000 f916 	bl	8004bd8 <HAL_TIM_IC_CaptureCallback>
 80049ac:	e007      	b.n	80049be <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	0018      	movs	r0, r3
 80049b2:	f000 f909 	bl	8004bc8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	0018      	movs	r0, r3
 80049ba:	f000 f915 	bl	8004be8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	2204      	movs	r2, #4
 80049cc:	4013      	ands	r3, r2
 80049ce:	2b04      	cmp	r3, #4
 80049d0:	d125      	bne.n	8004a1e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	2204      	movs	r2, #4
 80049da:	4013      	ands	r3, r2
 80049dc:	2b04      	cmp	r3, #4
 80049de:	d11e      	bne.n	8004a1e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2205      	movs	r2, #5
 80049e6:	4252      	negs	r2, r2
 80049e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2202      	movs	r2, #2
 80049ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	699a      	ldr	r2, [r3, #24]
 80049f6:	23c0      	movs	r3, #192	; 0xc0
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	4013      	ands	r3, r2
 80049fc:	d004      	beq.n	8004a08 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	0018      	movs	r0, r3
 8004a02:	f000 f8e9 	bl	8004bd8 <HAL_TIM_IC_CaptureCallback>
 8004a06:	e007      	b.n	8004a18 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	0018      	movs	r0, r3
 8004a0c:	f000 f8dc 	bl	8004bc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	0018      	movs	r0, r3
 8004a14:	f000 f8e8 	bl	8004be8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	2208      	movs	r2, #8
 8004a26:	4013      	ands	r3, r2
 8004a28:	2b08      	cmp	r3, #8
 8004a2a:	d124      	bne.n	8004a76 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68db      	ldr	r3, [r3, #12]
 8004a32:	2208      	movs	r2, #8
 8004a34:	4013      	ands	r3, r2
 8004a36:	2b08      	cmp	r3, #8
 8004a38:	d11d      	bne.n	8004a76 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2209      	movs	r2, #9
 8004a40:	4252      	negs	r2, r2
 8004a42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2204      	movs	r2, #4
 8004a48:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	69db      	ldr	r3, [r3, #28]
 8004a50:	2203      	movs	r2, #3
 8004a52:	4013      	ands	r3, r2
 8004a54:	d004      	beq.n	8004a60 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	0018      	movs	r0, r3
 8004a5a:	f000 f8bd 	bl	8004bd8 <HAL_TIM_IC_CaptureCallback>
 8004a5e:	e007      	b.n	8004a70 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	0018      	movs	r0, r3
 8004a64:	f000 f8b0 	bl	8004bc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	0018      	movs	r0, r3
 8004a6c:	f000 f8bc 	bl	8004be8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	691b      	ldr	r3, [r3, #16]
 8004a7c:	2210      	movs	r2, #16
 8004a7e:	4013      	ands	r3, r2
 8004a80:	2b10      	cmp	r3, #16
 8004a82:	d125      	bne.n	8004ad0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	2210      	movs	r2, #16
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	2b10      	cmp	r3, #16
 8004a90:	d11e      	bne.n	8004ad0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2211      	movs	r2, #17
 8004a98:	4252      	negs	r2, r2
 8004a9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2208      	movs	r2, #8
 8004aa0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	69da      	ldr	r2, [r3, #28]
 8004aa8:	23c0      	movs	r3, #192	; 0xc0
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	4013      	ands	r3, r2
 8004aae:	d004      	beq.n	8004aba <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	0018      	movs	r0, r3
 8004ab4:	f000 f890 	bl	8004bd8 <HAL_TIM_IC_CaptureCallback>
 8004ab8:	e007      	b.n	8004aca <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	0018      	movs	r0, r3
 8004abe:	f000 f883 	bl	8004bc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	f000 f88f 	bl	8004be8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	4013      	ands	r3, r2
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d10f      	bne.n	8004afe <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d108      	bne.n	8004afe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2202      	movs	r2, #2
 8004af2:	4252      	negs	r2, r2
 8004af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	0018      	movs	r0, r3
 8004afa:	f7fd fff3 	bl	8002ae4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	691b      	ldr	r3, [r3, #16]
 8004b04:	2280      	movs	r2, #128	; 0x80
 8004b06:	4013      	ands	r3, r2
 8004b08:	2b80      	cmp	r3, #128	; 0x80
 8004b0a:	d10f      	bne.n	8004b2c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	2280      	movs	r2, #128	; 0x80
 8004b14:	4013      	ands	r3, r2
 8004b16:	2b80      	cmp	r3, #128	; 0x80
 8004b18:	d108      	bne.n	8004b2c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2281      	movs	r2, #129	; 0x81
 8004b20:	4252      	negs	r2, r2
 8004b22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	0018      	movs	r0, r3
 8004b28:	f000 f964 	bl	8004df4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	691a      	ldr	r2, [r3, #16]
 8004b32:	2380      	movs	r3, #128	; 0x80
 8004b34:	005b      	lsls	r3, r3, #1
 8004b36:	401a      	ands	r2, r3
 8004b38:	2380      	movs	r3, #128	; 0x80
 8004b3a:	005b      	lsls	r3, r3, #1
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d10e      	bne.n	8004b5e <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	2280      	movs	r2, #128	; 0x80
 8004b48:	4013      	ands	r3, r2
 8004b4a:	2b80      	cmp	r3, #128	; 0x80
 8004b4c:	d107      	bne.n	8004b5e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a1c      	ldr	r2, [pc, #112]	; (8004bc4 <HAL_TIM_IRQHandler+0x260>)
 8004b54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	0018      	movs	r0, r3
 8004b5a:	f000 f953 	bl	8004e04 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	2240      	movs	r2, #64	; 0x40
 8004b66:	4013      	ands	r3, r2
 8004b68:	2b40      	cmp	r3, #64	; 0x40
 8004b6a:	d10f      	bne.n	8004b8c <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	2240      	movs	r2, #64	; 0x40
 8004b74:	4013      	ands	r3, r2
 8004b76:	2b40      	cmp	r3, #64	; 0x40
 8004b78:	d108      	bne.n	8004b8c <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	2241      	movs	r2, #65	; 0x41
 8004b80:	4252      	negs	r2, r2
 8004b82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	0018      	movs	r0, r3
 8004b88:	f000 f836 	bl	8004bf8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	2220      	movs	r2, #32
 8004b94:	4013      	ands	r3, r2
 8004b96:	2b20      	cmp	r3, #32
 8004b98:	d10f      	bne.n	8004bba <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	2220      	movs	r2, #32
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	2b20      	cmp	r3, #32
 8004ba6:	d108      	bne.n	8004bba <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	2221      	movs	r2, #33	; 0x21
 8004bae:	4252      	negs	r2, r2
 8004bb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	0018      	movs	r0, r3
 8004bb6:	f000 f915 	bl	8004de4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004bba:	46c0      	nop			; (mov r8, r8)
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	b002      	add	sp, #8
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	46c0      	nop			; (mov r8, r8)
 8004bc4:	fffffeff 	.word	0xfffffeff

08004bc8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b082      	sub	sp, #8
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004bd0:	46c0      	nop			; (mov r8, r8)
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	b002      	add	sp, #8
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004be0:	46c0      	nop			; (mov r8, r8)
 8004be2:	46bd      	mov	sp, r7
 8004be4:	b002      	add	sp, #8
 8004be6:	bd80      	pop	{r7, pc}

08004be8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b082      	sub	sp, #8
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bf0:	46c0      	nop			; (mov r8, r8)
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	b002      	add	sp, #8
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c00:	46c0      	nop			; (mov r8, r8)
 8004c02:	46bd      	mov	sp, r7
 8004c04:	b002      	add	sp, #8
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a34      	ldr	r2, [pc, #208]	; (8004cec <TIM_Base_SetConfig+0xe4>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d008      	beq.n	8004c32 <TIM_Base_SetConfig+0x2a>
 8004c20:	687a      	ldr	r2, [r7, #4]
 8004c22:	2380      	movs	r3, #128	; 0x80
 8004c24:	05db      	lsls	r3, r3, #23
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d003      	beq.n	8004c32 <TIM_Base_SetConfig+0x2a>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	4a30      	ldr	r2, [pc, #192]	; (8004cf0 <TIM_Base_SetConfig+0xe8>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d108      	bne.n	8004c44 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2270      	movs	r2, #112	; 0x70
 8004c36:	4393      	bics	r3, r2
 8004c38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	4a29      	ldr	r2, [pc, #164]	; (8004cec <TIM_Base_SetConfig+0xe4>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d018      	beq.n	8004c7e <TIM_Base_SetConfig+0x76>
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	2380      	movs	r3, #128	; 0x80
 8004c50:	05db      	lsls	r3, r3, #23
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d013      	beq.n	8004c7e <TIM_Base_SetConfig+0x76>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a25      	ldr	r2, [pc, #148]	; (8004cf0 <TIM_Base_SetConfig+0xe8>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d00f      	beq.n	8004c7e <TIM_Base_SetConfig+0x76>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a24      	ldr	r2, [pc, #144]	; (8004cf4 <TIM_Base_SetConfig+0xec>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d00b      	beq.n	8004c7e <TIM_Base_SetConfig+0x76>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a23      	ldr	r2, [pc, #140]	; (8004cf8 <TIM_Base_SetConfig+0xf0>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d007      	beq.n	8004c7e <TIM_Base_SetConfig+0x76>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a22      	ldr	r2, [pc, #136]	; (8004cfc <TIM_Base_SetConfig+0xf4>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d003      	beq.n	8004c7e <TIM_Base_SetConfig+0x76>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a21      	ldr	r2, [pc, #132]	; (8004d00 <TIM_Base_SetConfig+0xf8>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d108      	bne.n	8004c90 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	4a20      	ldr	r2, [pc, #128]	; (8004d04 <TIM_Base_SetConfig+0xfc>)
 8004c82:	4013      	ands	r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	68fa      	ldr	r2, [r7, #12]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2280      	movs	r2, #128	; 0x80
 8004c94:	4393      	bics	r3, r2
 8004c96:	001a      	movs	r2, r3
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	695b      	ldr	r3, [r3, #20]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	68fa      	ldr	r2, [r7, #12]
 8004ca4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	689a      	ldr	r2, [r3, #8]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a0c      	ldr	r2, [pc, #48]	; (8004cec <TIM_Base_SetConfig+0xe4>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d00b      	beq.n	8004cd6 <TIM_Base_SetConfig+0xce>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a0d      	ldr	r2, [pc, #52]	; (8004cf8 <TIM_Base_SetConfig+0xf0>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d007      	beq.n	8004cd6 <TIM_Base_SetConfig+0xce>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a0c      	ldr	r2, [pc, #48]	; (8004cfc <TIM_Base_SetConfig+0xf4>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d003      	beq.n	8004cd6 <TIM_Base_SetConfig+0xce>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a0b      	ldr	r2, [pc, #44]	; (8004d00 <TIM_Base_SetConfig+0xf8>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d103      	bne.n	8004cde <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	691a      	ldr	r2, [r3, #16]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	615a      	str	r2, [r3, #20]
}
 8004ce4:	46c0      	nop			; (mov r8, r8)
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	b004      	add	sp, #16
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	40012c00 	.word	0x40012c00
 8004cf0:	40000400 	.word	0x40000400
 8004cf4:	40002000 	.word	0x40002000
 8004cf8:	40014000 	.word	0x40014000
 8004cfc:	40014400 	.word	0x40014400
 8004d00:	40014800 	.word	0x40014800
 8004d04:	fffffcff 	.word	0xfffffcff

08004d08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	223c      	movs	r2, #60	; 0x3c
 8004d16:	5c9b      	ldrb	r3, [r3, r2]
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d101      	bne.n	8004d20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d1c:	2302      	movs	r3, #2
 8004d1e:	e055      	b.n	8004dcc <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	223c      	movs	r2, #60	; 0x3c
 8004d24:	2101      	movs	r1, #1
 8004d26:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	223d      	movs	r2, #61	; 0x3d
 8004d2c:	2102      	movs	r1, #2
 8004d2e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a23      	ldr	r2, [pc, #140]	; (8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d108      	bne.n	8004d5c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	4a22      	ldr	r2, [pc, #136]	; (8004dd8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004d4e:	4013      	ands	r3, r2
 8004d50:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	68fa      	ldr	r2, [r7, #12]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2270      	movs	r2, #112	; 0x70
 8004d60:	4393      	bics	r3, r2
 8004d62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	68fa      	ldr	r2, [r7, #12]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	68fa      	ldr	r2, [r7, #12]
 8004d74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a16      	ldr	r2, [pc, #88]	; (8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d00f      	beq.n	8004da0 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	2380      	movs	r3, #128	; 0x80
 8004d86:	05db      	lsls	r3, r3, #23
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d009      	beq.n	8004da0 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a12      	ldr	r2, [pc, #72]	; (8004ddc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d004      	beq.n	8004da0 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a11      	ldr	r2, [pc, #68]	; (8004de0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d10c      	bne.n	8004dba <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	2280      	movs	r2, #128	; 0x80
 8004da4:	4393      	bics	r3, r2
 8004da6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	68ba      	ldr	r2, [r7, #8]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	68ba      	ldr	r2, [r7, #8]
 8004db8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	223d      	movs	r2, #61	; 0x3d
 8004dbe:	2101      	movs	r1, #1
 8004dc0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	223c      	movs	r2, #60	; 0x3c
 8004dc6:	2100      	movs	r1, #0
 8004dc8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004dca:	2300      	movs	r3, #0
}
 8004dcc:	0018      	movs	r0, r3
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	b004      	add	sp, #16
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	40012c00 	.word	0x40012c00
 8004dd8:	ff0fffff 	.word	0xff0fffff
 8004ddc:	40000400 	.word	0x40000400
 8004de0:	40014000 	.word	0x40014000

08004de4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004dec:	46c0      	nop			; (mov r8, r8)
 8004dee:	46bd      	mov	sp, r7
 8004df0:	b002      	add	sp, #8
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b082      	sub	sp, #8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004dfc:	46c0      	nop			; (mov r8, r8)
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	b002      	add	sp, #8
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b082      	sub	sp, #8
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004e0c:	46c0      	nop			; (mov r8, r8)
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	b002      	add	sp, #8
 8004e12:	bd80      	pop	{r7, pc}

08004e14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d101      	bne.n	8004e26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e046      	b.n	8004eb4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2288      	movs	r2, #136	; 0x88
 8004e2a:	589b      	ldr	r3, [r3, r2]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d107      	bne.n	8004e40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2284      	movs	r2, #132	; 0x84
 8004e34:	2100      	movs	r1, #0
 8004e36:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	0018      	movs	r0, r3
 8004e3c:	f7fd ff1a 	bl	8002c74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2288      	movs	r2, #136	; 0x88
 8004e44:	2124      	movs	r1, #36	; 0x24
 8004e46:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2101      	movs	r1, #1
 8004e54:	438a      	bics	r2, r1
 8004e56:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	0018      	movs	r0, r3
 8004e5c:	f000 f9ee 	bl	800523c <UART_SetConfig>
 8004e60:	0003      	movs	r3, r0
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d101      	bne.n	8004e6a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e024      	b.n	8004eb4 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d003      	beq.n	8004e7a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	0018      	movs	r0, r3
 8004e76:	f000 fc9f 	bl	80057b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	685a      	ldr	r2, [r3, #4]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	490d      	ldr	r1, [pc, #52]	; (8004ebc <HAL_UART_Init+0xa8>)
 8004e86:	400a      	ands	r2, r1
 8004e88:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	689a      	ldr	r2, [r3, #8]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	212a      	movs	r1, #42	; 0x2a
 8004e96:	438a      	bics	r2, r1
 8004e98:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2101      	movs	r1, #1
 8004ea6:	430a      	orrs	r2, r1
 8004ea8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	0018      	movs	r0, r3
 8004eae:	f000 fd37 	bl	8005920 <UART_CheckIdleState>
 8004eb2:	0003      	movs	r3, r0
}
 8004eb4:	0018      	movs	r0, r3
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	b002      	add	sp, #8
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	ffffb7ff 	.word	0xffffb7ff

08004ec0 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d101      	bne.n	8004ed2 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e032      	b.n	8004f38 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2288      	movs	r2, #136	; 0x88
 8004ed6:	2124      	movs	r1, #36	; 0x24
 8004ed8:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2101      	movs	r1, #1
 8004ee6:	438a      	bics	r2, r1
 8004ee8:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	2200      	movs	r2, #0
 8004f00:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	0018      	movs	r0, r3
 8004f06:	f7fd ff99 	bl	8002e3c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2290      	movs	r2, #144	; 0x90
 8004f0e:	2100      	movs	r1, #0
 8004f10:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2288      	movs	r2, #136	; 0x88
 8004f16:	2100      	movs	r1, #0
 8004f18:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	228c      	movs	r2, #140	; 0x8c
 8004f1e:	2100      	movs	r1, #0
 8004f20:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2284      	movs	r2, #132	; 0x84
 8004f32:	2100      	movs	r1, #0
 8004f34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	0018      	movs	r0, r3
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	b002      	add	sp, #8
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b08a      	sub	sp, #40	; 0x28
 8004f44:	af02      	add	r7, sp, #8
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	60b9      	str	r1, [r7, #8]
 8004f4a:	603b      	str	r3, [r7, #0]
 8004f4c:	1dbb      	adds	r3, r7, #6
 8004f4e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2288      	movs	r2, #136	; 0x88
 8004f54:	589b      	ldr	r3, [r3, r2]
 8004f56:	2b20      	cmp	r3, #32
 8004f58:	d000      	beq.n	8004f5c <HAL_UART_Transmit+0x1c>
 8004f5a:	e088      	b.n	800506e <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d003      	beq.n	8004f6a <HAL_UART_Transmit+0x2a>
 8004f62:	1dbb      	adds	r3, r7, #6
 8004f64:	881b      	ldrh	r3, [r3, #0]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d101      	bne.n	8004f6e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e080      	b.n	8005070 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	689a      	ldr	r2, [r3, #8]
 8004f72:	2380      	movs	r3, #128	; 0x80
 8004f74:	015b      	lsls	r3, r3, #5
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d109      	bne.n	8004f8e <HAL_UART_Transmit+0x4e>
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d105      	bne.n	8004f8e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	2201      	movs	r2, #1
 8004f86:	4013      	ands	r3, r2
 8004f88:	d001      	beq.n	8004f8e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e070      	b.n	8005070 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2290      	movs	r2, #144	; 0x90
 8004f92:	2100      	movs	r1, #0
 8004f94:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2288      	movs	r2, #136	; 0x88
 8004f9a:	2121      	movs	r1, #33	; 0x21
 8004f9c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f9e:	f7fe f92b 	bl	80031f8 <HAL_GetTick>
 8004fa2:	0003      	movs	r3, r0
 8004fa4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	1dba      	adds	r2, r7, #6
 8004faa:	2154      	movs	r1, #84	; 0x54
 8004fac:	8812      	ldrh	r2, [r2, #0]
 8004fae:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	1dba      	adds	r2, r7, #6
 8004fb4:	2156      	movs	r1, #86	; 0x56
 8004fb6:	8812      	ldrh	r2, [r2, #0]
 8004fb8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	689a      	ldr	r2, [r3, #8]
 8004fbe:	2380      	movs	r3, #128	; 0x80
 8004fc0:	015b      	lsls	r3, r3, #5
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d108      	bne.n	8004fd8 <HAL_UART_Transmit+0x98>
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d104      	bne.n	8004fd8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	61bb      	str	r3, [r7, #24]
 8004fd6:	e003      	b.n	8004fe0 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004fe0:	e02c      	b.n	800503c <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	9300      	str	r3, [sp, #0]
 8004fea:	0013      	movs	r3, r2
 8004fec:	2200      	movs	r2, #0
 8004fee:	2180      	movs	r1, #128	; 0x80
 8004ff0:	f000 fce4 	bl	80059bc <UART_WaitOnFlagUntilTimeout>
 8004ff4:	1e03      	subs	r3, r0, #0
 8004ff6:	d001      	beq.n	8004ffc <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	e039      	b.n	8005070 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d10b      	bne.n	800501a <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	881b      	ldrh	r3, [r3, #0]
 8005006:	001a      	movs	r2, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	05d2      	lsls	r2, r2, #23
 800500e:	0dd2      	lsrs	r2, r2, #23
 8005010:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005012:	69bb      	ldr	r3, [r7, #24]
 8005014:	3302      	adds	r3, #2
 8005016:	61bb      	str	r3, [r7, #24]
 8005018:	e007      	b.n	800502a <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	781a      	ldrb	r2, [r3, #0]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	3301      	adds	r3, #1
 8005028:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2256      	movs	r2, #86	; 0x56
 800502e:	5a9b      	ldrh	r3, [r3, r2]
 8005030:	b29b      	uxth	r3, r3
 8005032:	3b01      	subs	r3, #1
 8005034:	b299      	uxth	r1, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2256      	movs	r2, #86	; 0x56
 800503a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2256      	movs	r2, #86	; 0x56
 8005040:	5a9b      	ldrh	r3, [r3, r2]
 8005042:	b29b      	uxth	r3, r3
 8005044:	2b00      	cmp	r3, #0
 8005046:	d1cc      	bne.n	8004fe2 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005048:	697a      	ldr	r2, [r7, #20]
 800504a:	68f8      	ldr	r0, [r7, #12]
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	0013      	movs	r3, r2
 8005052:	2200      	movs	r2, #0
 8005054:	2140      	movs	r1, #64	; 0x40
 8005056:	f000 fcb1 	bl	80059bc <UART_WaitOnFlagUntilTimeout>
 800505a:	1e03      	subs	r3, r0, #0
 800505c:	d001      	beq.n	8005062 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e006      	b.n	8005070 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2288      	movs	r2, #136	; 0x88
 8005066:	2120      	movs	r1, #32
 8005068:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800506a:	2300      	movs	r3, #0
 800506c:	e000      	b.n	8005070 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 800506e:	2302      	movs	r3, #2
  }
}
 8005070:	0018      	movs	r0, r3
 8005072:	46bd      	mov	sp, r7
 8005074:	b008      	add	sp, #32
 8005076:	bd80      	pop	{r7, pc}

08005078 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b08a      	sub	sp, #40	; 0x28
 800507c:	af02      	add	r7, sp, #8
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	60b9      	str	r1, [r7, #8]
 8005082:	603b      	str	r3, [r7, #0]
 8005084:	1dbb      	adds	r3, r7, #6
 8005086:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	228c      	movs	r2, #140	; 0x8c
 800508c:	589b      	ldr	r3, [r3, r2]
 800508e:	2b20      	cmp	r3, #32
 8005090:	d000      	beq.n	8005094 <HAL_UART_Receive+0x1c>
 8005092:	e0cc      	b.n	800522e <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d003      	beq.n	80050a2 <HAL_UART_Receive+0x2a>
 800509a:	1dbb      	adds	r3, r7, #6
 800509c:	881b      	ldrh	r3, [r3, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d101      	bne.n	80050a6 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e0c4      	b.n	8005230 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	689a      	ldr	r2, [r3, #8]
 80050aa:	2380      	movs	r3, #128	; 0x80
 80050ac:	015b      	lsls	r3, r3, #5
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d109      	bne.n	80050c6 <HAL_UART_Receive+0x4e>
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	691b      	ldr	r3, [r3, #16]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d105      	bne.n	80050c6 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	2201      	movs	r2, #1
 80050be:	4013      	ands	r3, r2
 80050c0:	d001      	beq.n	80050c6 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e0b4      	b.n	8005230 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2290      	movs	r2, #144	; 0x90
 80050ca:	2100      	movs	r1, #0
 80050cc:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	228c      	movs	r2, #140	; 0x8c
 80050d2:	2122      	movs	r1, #34	; 0x22
 80050d4:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050dc:	f7fe f88c 	bl	80031f8 <HAL_GetTick>
 80050e0:	0003      	movs	r3, r0
 80050e2:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	1dba      	adds	r2, r7, #6
 80050e8:	215c      	movs	r1, #92	; 0x5c
 80050ea:	8812      	ldrh	r2, [r2, #0]
 80050ec:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	1dba      	adds	r2, r7, #6
 80050f2:	215e      	movs	r1, #94	; 0x5e
 80050f4:	8812      	ldrh	r2, [r2, #0]
 80050f6:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	689a      	ldr	r2, [r3, #8]
 80050fc:	2380      	movs	r3, #128	; 0x80
 80050fe:	015b      	lsls	r3, r3, #5
 8005100:	429a      	cmp	r2, r3
 8005102:	d10d      	bne.n	8005120 <HAL_UART_Receive+0xa8>
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	691b      	ldr	r3, [r3, #16]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d104      	bne.n	8005116 <HAL_UART_Receive+0x9e>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2260      	movs	r2, #96	; 0x60
 8005110:	4949      	ldr	r1, [pc, #292]	; (8005238 <HAL_UART_Receive+0x1c0>)
 8005112:	5299      	strh	r1, [r3, r2]
 8005114:	e02e      	b.n	8005174 <HAL_UART_Receive+0xfc>
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2260      	movs	r2, #96	; 0x60
 800511a:	21ff      	movs	r1, #255	; 0xff
 800511c:	5299      	strh	r1, [r3, r2]
 800511e:	e029      	b.n	8005174 <HAL_UART_Receive+0xfc>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d10d      	bne.n	8005144 <HAL_UART_Receive+0xcc>
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	691b      	ldr	r3, [r3, #16]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d104      	bne.n	800513a <HAL_UART_Receive+0xc2>
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2260      	movs	r2, #96	; 0x60
 8005134:	21ff      	movs	r1, #255	; 0xff
 8005136:	5299      	strh	r1, [r3, r2]
 8005138:	e01c      	b.n	8005174 <HAL_UART_Receive+0xfc>
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2260      	movs	r2, #96	; 0x60
 800513e:	217f      	movs	r1, #127	; 0x7f
 8005140:	5299      	strh	r1, [r3, r2]
 8005142:	e017      	b.n	8005174 <HAL_UART_Receive+0xfc>
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	689a      	ldr	r2, [r3, #8]
 8005148:	2380      	movs	r3, #128	; 0x80
 800514a:	055b      	lsls	r3, r3, #21
 800514c:	429a      	cmp	r2, r3
 800514e:	d10d      	bne.n	800516c <HAL_UART_Receive+0xf4>
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d104      	bne.n	8005162 <HAL_UART_Receive+0xea>
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2260      	movs	r2, #96	; 0x60
 800515c:	217f      	movs	r1, #127	; 0x7f
 800515e:	5299      	strh	r1, [r3, r2]
 8005160:	e008      	b.n	8005174 <HAL_UART_Receive+0xfc>
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2260      	movs	r2, #96	; 0x60
 8005166:	213f      	movs	r1, #63	; 0x3f
 8005168:	5299      	strh	r1, [r3, r2]
 800516a:	e003      	b.n	8005174 <HAL_UART_Receive+0xfc>
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2260      	movs	r2, #96	; 0x60
 8005170:	2100      	movs	r1, #0
 8005172:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8005174:	2312      	movs	r3, #18
 8005176:	18fb      	adds	r3, r7, r3
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	2160      	movs	r1, #96	; 0x60
 800517c:	5a52      	ldrh	r2, [r2, r1]
 800517e:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	689a      	ldr	r2, [r3, #8]
 8005184:	2380      	movs	r3, #128	; 0x80
 8005186:	015b      	lsls	r3, r3, #5
 8005188:	429a      	cmp	r2, r3
 800518a:	d108      	bne.n	800519e <HAL_UART_Receive+0x126>
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	691b      	ldr	r3, [r3, #16]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d104      	bne.n	800519e <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8005194:	2300      	movs	r3, #0
 8005196:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	61bb      	str	r3, [r7, #24]
 800519c:	e003      	b.n	80051a6 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051a2:	2300      	movs	r3, #0
 80051a4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80051a6:	e036      	b.n	8005216 <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80051a8:	697a      	ldr	r2, [r7, #20]
 80051aa:	68f8      	ldr	r0, [r7, #12]
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	9300      	str	r3, [sp, #0]
 80051b0:	0013      	movs	r3, r2
 80051b2:	2200      	movs	r2, #0
 80051b4:	2120      	movs	r1, #32
 80051b6:	f000 fc01 	bl	80059bc <UART_WaitOnFlagUntilTimeout>
 80051ba:	1e03      	subs	r3, r0, #0
 80051bc:	d001      	beq.n	80051c2 <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e036      	b.n	8005230 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d10e      	bne.n	80051e6 <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	2212      	movs	r2, #18
 80051d2:	18ba      	adds	r2, r7, r2
 80051d4:	8812      	ldrh	r2, [r2, #0]
 80051d6:	4013      	ands	r3, r2
 80051d8:	b29a      	uxth	r2, r3
 80051da:	69bb      	ldr	r3, [r7, #24]
 80051dc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80051de:	69bb      	ldr	r3, [r7, #24]
 80051e0:	3302      	adds	r3, #2
 80051e2:	61bb      	str	r3, [r7, #24]
 80051e4:	e00e      	b.n	8005204 <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	2212      	movs	r2, #18
 80051f0:	18ba      	adds	r2, r7, r2
 80051f2:	8812      	ldrh	r2, [r2, #0]
 80051f4:	b2d2      	uxtb	r2, r2
 80051f6:	4013      	ands	r3, r2
 80051f8:	b2da      	uxtb	r2, r3
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	3301      	adds	r3, #1
 8005202:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	225e      	movs	r2, #94	; 0x5e
 8005208:	5a9b      	ldrh	r3, [r3, r2]
 800520a:	b29b      	uxth	r3, r3
 800520c:	3b01      	subs	r3, #1
 800520e:	b299      	uxth	r1, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	225e      	movs	r2, #94	; 0x5e
 8005214:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	225e      	movs	r2, #94	; 0x5e
 800521a:	5a9b      	ldrh	r3, [r3, r2]
 800521c:	b29b      	uxth	r3, r3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1c2      	bne.n	80051a8 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	228c      	movs	r2, #140	; 0x8c
 8005226:	2120      	movs	r1, #32
 8005228:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800522a:	2300      	movs	r3, #0
 800522c:	e000      	b.n	8005230 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 800522e:	2302      	movs	r3, #2
  }
}
 8005230:	0018      	movs	r0, r3
 8005232:	46bd      	mov	sp, r7
 8005234:	b008      	add	sp, #32
 8005236:	bd80      	pop	{r7, pc}
 8005238:	000001ff 	.word	0x000001ff

0800523c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800523c:	b5b0      	push	{r4, r5, r7, lr}
 800523e:	b090      	sub	sp, #64	; 0x40
 8005240:	af00      	add	r7, sp, #0
 8005242:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005244:	231a      	movs	r3, #26
 8005246:	2220      	movs	r2, #32
 8005248:	189b      	adds	r3, r3, r2
 800524a:	19db      	adds	r3, r3, r7
 800524c:	2200      	movs	r2, #0
 800524e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005252:	689a      	ldr	r2, [r3, #8]
 8005254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005256:	691b      	ldr	r3, [r3, #16]
 8005258:	431a      	orrs	r2, r3
 800525a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	431a      	orrs	r2, r3
 8005260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005262:	69db      	ldr	r3, [r3, #28]
 8005264:	4313      	orrs	r3, r2
 8005266:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4aaf      	ldr	r2, [pc, #700]	; (800552c <UART_SetConfig+0x2f0>)
 8005270:	4013      	ands	r3, r2
 8005272:	0019      	movs	r1, r3
 8005274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800527a:	430b      	orrs	r3, r1
 800527c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800527e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	4aaa      	ldr	r2, [pc, #680]	; (8005530 <UART_SetConfig+0x2f4>)
 8005286:	4013      	ands	r3, r2
 8005288:	0018      	movs	r0, r3
 800528a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800528c:	68d9      	ldr	r1, [r3, #12]
 800528e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	0003      	movs	r3, r0
 8005294:	430b      	orrs	r3, r1
 8005296:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529a:	699b      	ldr	r3, [r3, #24]
 800529c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800529e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4aa4      	ldr	r2, [pc, #656]	; (8005534 <UART_SetConfig+0x2f8>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d004      	beq.n	80052b2 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80052a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052aa:	6a1b      	ldr	r3, [r3, #32]
 80052ac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80052ae:	4313      	orrs	r3, r2
 80052b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80052b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	4a9f      	ldr	r2, [pc, #636]	; (8005538 <UART_SetConfig+0x2fc>)
 80052ba:	4013      	ands	r3, r2
 80052bc:	0019      	movs	r1, r3
 80052be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052c4:	430b      	orrs	r3, r1
 80052c6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80052c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ce:	220f      	movs	r2, #15
 80052d0:	4393      	bics	r3, r2
 80052d2:	0018      	movs	r0, r3
 80052d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80052d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	0003      	movs	r3, r0
 80052de:	430b      	orrs	r3, r1
 80052e0:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a95      	ldr	r2, [pc, #596]	; (800553c <UART_SetConfig+0x300>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d131      	bne.n	8005350 <UART_SetConfig+0x114>
 80052ec:	4b94      	ldr	r3, [pc, #592]	; (8005540 <UART_SetConfig+0x304>)
 80052ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052f0:	2203      	movs	r2, #3
 80052f2:	4013      	ands	r3, r2
 80052f4:	2b03      	cmp	r3, #3
 80052f6:	d01d      	beq.n	8005334 <UART_SetConfig+0xf8>
 80052f8:	d823      	bhi.n	8005342 <UART_SetConfig+0x106>
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d00c      	beq.n	8005318 <UART_SetConfig+0xdc>
 80052fe:	d820      	bhi.n	8005342 <UART_SetConfig+0x106>
 8005300:	2b00      	cmp	r3, #0
 8005302:	d002      	beq.n	800530a <UART_SetConfig+0xce>
 8005304:	2b01      	cmp	r3, #1
 8005306:	d00e      	beq.n	8005326 <UART_SetConfig+0xea>
 8005308:	e01b      	b.n	8005342 <UART_SetConfig+0x106>
 800530a:	231b      	movs	r3, #27
 800530c:	2220      	movs	r2, #32
 800530e:	189b      	adds	r3, r3, r2
 8005310:	19db      	adds	r3, r3, r7
 8005312:	2200      	movs	r2, #0
 8005314:	701a      	strb	r2, [r3, #0]
 8005316:	e0b4      	b.n	8005482 <UART_SetConfig+0x246>
 8005318:	231b      	movs	r3, #27
 800531a:	2220      	movs	r2, #32
 800531c:	189b      	adds	r3, r3, r2
 800531e:	19db      	adds	r3, r3, r7
 8005320:	2202      	movs	r2, #2
 8005322:	701a      	strb	r2, [r3, #0]
 8005324:	e0ad      	b.n	8005482 <UART_SetConfig+0x246>
 8005326:	231b      	movs	r3, #27
 8005328:	2220      	movs	r2, #32
 800532a:	189b      	adds	r3, r3, r2
 800532c:	19db      	adds	r3, r3, r7
 800532e:	2204      	movs	r2, #4
 8005330:	701a      	strb	r2, [r3, #0]
 8005332:	e0a6      	b.n	8005482 <UART_SetConfig+0x246>
 8005334:	231b      	movs	r3, #27
 8005336:	2220      	movs	r2, #32
 8005338:	189b      	adds	r3, r3, r2
 800533a:	19db      	adds	r3, r3, r7
 800533c:	2208      	movs	r2, #8
 800533e:	701a      	strb	r2, [r3, #0]
 8005340:	e09f      	b.n	8005482 <UART_SetConfig+0x246>
 8005342:	231b      	movs	r3, #27
 8005344:	2220      	movs	r2, #32
 8005346:	189b      	adds	r3, r3, r2
 8005348:	19db      	adds	r3, r3, r7
 800534a:	2210      	movs	r2, #16
 800534c:	701a      	strb	r2, [r3, #0]
 800534e:	e098      	b.n	8005482 <UART_SetConfig+0x246>
 8005350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a7b      	ldr	r2, [pc, #492]	; (8005544 <UART_SetConfig+0x308>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d131      	bne.n	80053be <UART_SetConfig+0x182>
 800535a:	4b79      	ldr	r3, [pc, #484]	; (8005540 <UART_SetConfig+0x304>)
 800535c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800535e:	220c      	movs	r2, #12
 8005360:	4013      	ands	r3, r2
 8005362:	2b0c      	cmp	r3, #12
 8005364:	d01d      	beq.n	80053a2 <UART_SetConfig+0x166>
 8005366:	d823      	bhi.n	80053b0 <UART_SetConfig+0x174>
 8005368:	2b08      	cmp	r3, #8
 800536a:	d00c      	beq.n	8005386 <UART_SetConfig+0x14a>
 800536c:	d820      	bhi.n	80053b0 <UART_SetConfig+0x174>
 800536e:	2b00      	cmp	r3, #0
 8005370:	d002      	beq.n	8005378 <UART_SetConfig+0x13c>
 8005372:	2b04      	cmp	r3, #4
 8005374:	d00e      	beq.n	8005394 <UART_SetConfig+0x158>
 8005376:	e01b      	b.n	80053b0 <UART_SetConfig+0x174>
 8005378:	231b      	movs	r3, #27
 800537a:	2220      	movs	r2, #32
 800537c:	189b      	adds	r3, r3, r2
 800537e:	19db      	adds	r3, r3, r7
 8005380:	2200      	movs	r2, #0
 8005382:	701a      	strb	r2, [r3, #0]
 8005384:	e07d      	b.n	8005482 <UART_SetConfig+0x246>
 8005386:	231b      	movs	r3, #27
 8005388:	2220      	movs	r2, #32
 800538a:	189b      	adds	r3, r3, r2
 800538c:	19db      	adds	r3, r3, r7
 800538e:	2202      	movs	r2, #2
 8005390:	701a      	strb	r2, [r3, #0]
 8005392:	e076      	b.n	8005482 <UART_SetConfig+0x246>
 8005394:	231b      	movs	r3, #27
 8005396:	2220      	movs	r2, #32
 8005398:	189b      	adds	r3, r3, r2
 800539a:	19db      	adds	r3, r3, r7
 800539c:	2204      	movs	r2, #4
 800539e:	701a      	strb	r2, [r3, #0]
 80053a0:	e06f      	b.n	8005482 <UART_SetConfig+0x246>
 80053a2:	231b      	movs	r3, #27
 80053a4:	2220      	movs	r2, #32
 80053a6:	189b      	adds	r3, r3, r2
 80053a8:	19db      	adds	r3, r3, r7
 80053aa:	2208      	movs	r2, #8
 80053ac:	701a      	strb	r2, [r3, #0]
 80053ae:	e068      	b.n	8005482 <UART_SetConfig+0x246>
 80053b0:	231b      	movs	r3, #27
 80053b2:	2220      	movs	r2, #32
 80053b4:	189b      	adds	r3, r3, r2
 80053b6:	19db      	adds	r3, r3, r7
 80053b8:	2210      	movs	r2, #16
 80053ba:	701a      	strb	r2, [r3, #0]
 80053bc:	e061      	b.n	8005482 <UART_SetConfig+0x246>
 80053be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a61      	ldr	r2, [pc, #388]	; (8005548 <UART_SetConfig+0x30c>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d106      	bne.n	80053d6 <UART_SetConfig+0x19a>
 80053c8:	231b      	movs	r3, #27
 80053ca:	2220      	movs	r2, #32
 80053cc:	189b      	adds	r3, r3, r2
 80053ce:	19db      	adds	r3, r3, r7
 80053d0:	2200      	movs	r2, #0
 80053d2:	701a      	strb	r2, [r3, #0]
 80053d4:	e055      	b.n	8005482 <UART_SetConfig+0x246>
 80053d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a5c      	ldr	r2, [pc, #368]	; (800554c <UART_SetConfig+0x310>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d106      	bne.n	80053ee <UART_SetConfig+0x1b2>
 80053e0:	231b      	movs	r3, #27
 80053e2:	2220      	movs	r2, #32
 80053e4:	189b      	adds	r3, r3, r2
 80053e6:	19db      	adds	r3, r3, r7
 80053e8:	2200      	movs	r2, #0
 80053ea:	701a      	strb	r2, [r3, #0]
 80053ec:	e049      	b.n	8005482 <UART_SetConfig+0x246>
 80053ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a50      	ldr	r2, [pc, #320]	; (8005534 <UART_SetConfig+0x2f8>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d13e      	bne.n	8005476 <UART_SetConfig+0x23a>
 80053f8:	4b51      	ldr	r3, [pc, #324]	; (8005540 <UART_SetConfig+0x304>)
 80053fa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053fc:	23c0      	movs	r3, #192	; 0xc0
 80053fe:	011b      	lsls	r3, r3, #4
 8005400:	4013      	ands	r3, r2
 8005402:	22c0      	movs	r2, #192	; 0xc0
 8005404:	0112      	lsls	r2, r2, #4
 8005406:	4293      	cmp	r3, r2
 8005408:	d027      	beq.n	800545a <UART_SetConfig+0x21e>
 800540a:	22c0      	movs	r2, #192	; 0xc0
 800540c:	0112      	lsls	r2, r2, #4
 800540e:	4293      	cmp	r3, r2
 8005410:	d82a      	bhi.n	8005468 <UART_SetConfig+0x22c>
 8005412:	2280      	movs	r2, #128	; 0x80
 8005414:	0112      	lsls	r2, r2, #4
 8005416:	4293      	cmp	r3, r2
 8005418:	d011      	beq.n	800543e <UART_SetConfig+0x202>
 800541a:	2280      	movs	r2, #128	; 0x80
 800541c:	0112      	lsls	r2, r2, #4
 800541e:	4293      	cmp	r3, r2
 8005420:	d822      	bhi.n	8005468 <UART_SetConfig+0x22c>
 8005422:	2b00      	cmp	r3, #0
 8005424:	d004      	beq.n	8005430 <UART_SetConfig+0x1f4>
 8005426:	2280      	movs	r2, #128	; 0x80
 8005428:	00d2      	lsls	r2, r2, #3
 800542a:	4293      	cmp	r3, r2
 800542c:	d00e      	beq.n	800544c <UART_SetConfig+0x210>
 800542e:	e01b      	b.n	8005468 <UART_SetConfig+0x22c>
 8005430:	231b      	movs	r3, #27
 8005432:	2220      	movs	r2, #32
 8005434:	189b      	adds	r3, r3, r2
 8005436:	19db      	adds	r3, r3, r7
 8005438:	2200      	movs	r2, #0
 800543a:	701a      	strb	r2, [r3, #0]
 800543c:	e021      	b.n	8005482 <UART_SetConfig+0x246>
 800543e:	231b      	movs	r3, #27
 8005440:	2220      	movs	r2, #32
 8005442:	189b      	adds	r3, r3, r2
 8005444:	19db      	adds	r3, r3, r7
 8005446:	2202      	movs	r2, #2
 8005448:	701a      	strb	r2, [r3, #0]
 800544a:	e01a      	b.n	8005482 <UART_SetConfig+0x246>
 800544c:	231b      	movs	r3, #27
 800544e:	2220      	movs	r2, #32
 8005450:	189b      	adds	r3, r3, r2
 8005452:	19db      	adds	r3, r3, r7
 8005454:	2204      	movs	r2, #4
 8005456:	701a      	strb	r2, [r3, #0]
 8005458:	e013      	b.n	8005482 <UART_SetConfig+0x246>
 800545a:	231b      	movs	r3, #27
 800545c:	2220      	movs	r2, #32
 800545e:	189b      	adds	r3, r3, r2
 8005460:	19db      	adds	r3, r3, r7
 8005462:	2208      	movs	r2, #8
 8005464:	701a      	strb	r2, [r3, #0]
 8005466:	e00c      	b.n	8005482 <UART_SetConfig+0x246>
 8005468:	231b      	movs	r3, #27
 800546a:	2220      	movs	r2, #32
 800546c:	189b      	adds	r3, r3, r2
 800546e:	19db      	adds	r3, r3, r7
 8005470:	2210      	movs	r2, #16
 8005472:	701a      	strb	r2, [r3, #0]
 8005474:	e005      	b.n	8005482 <UART_SetConfig+0x246>
 8005476:	231b      	movs	r3, #27
 8005478:	2220      	movs	r2, #32
 800547a:	189b      	adds	r3, r3, r2
 800547c:	19db      	adds	r3, r3, r7
 800547e:	2210      	movs	r2, #16
 8005480:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a2b      	ldr	r2, [pc, #172]	; (8005534 <UART_SetConfig+0x2f8>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d000      	beq.n	800548e <UART_SetConfig+0x252>
 800548c:	e0a9      	b.n	80055e2 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800548e:	231b      	movs	r3, #27
 8005490:	2220      	movs	r2, #32
 8005492:	189b      	adds	r3, r3, r2
 8005494:	19db      	adds	r3, r3, r7
 8005496:	781b      	ldrb	r3, [r3, #0]
 8005498:	2b08      	cmp	r3, #8
 800549a:	d015      	beq.n	80054c8 <UART_SetConfig+0x28c>
 800549c:	dc18      	bgt.n	80054d0 <UART_SetConfig+0x294>
 800549e:	2b04      	cmp	r3, #4
 80054a0:	d00d      	beq.n	80054be <UART_SetConfig+0x282>
 80054a2:	dc15      	bgt.n	80054d0 <UART_SetConfig+0x294>
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d002      	beq.n	80054ae <UART_SetConfig+0x272>
 80054a8:	2b02      	cmp	r3, #2
 80054aa:	d005      	beq.n	80054b8 <UART_SetConfig+0x27c>
 80054ac:	e010      	b.n	80054d0 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054ae:	f7ff f805 	bl	80044bc <HAL_RCC_GetPCLK1Freq>
 80054b2:	0003      	movs	r3, r0
 80054b4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80054b6:	e014      	b.n	80054e2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054b8:	4b25      	ldr	r3, [pc, #148]	; (8005550 <UART_SetConfig+0x314>)
 80054ba:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80054bc:	e011      	b.n	80054e2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054be:	f7fe ff71 	bl	80043a4 <HAL_RCC_GetSysClockFreq>
 80054c2:	0003      	movs	r3, r0
 80054c4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80054c6:	e00c      	b.n	80054e2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054c8:	2380      	movs	r3, #128	; 0x80
 80054ca:	021b      	lsls	r3, r3, #8
 80054cc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80054ce:	e008      	b.n	80054e2 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80054d0:	2300      	movs	r3, #0
 80054d2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80054d4:	231a      	movs	r3, #26
 80054d6:	2220      	movs	r2, #32
 80054d8:	189b      	adds	r3, r3, r2
 80054da:	19db      	adds	r3, r3, r7
 80054dc:	2201      	movs	r2, #1
 80054de:	701a      	strb	r2, [r3, #0]
        break;
 80054e0:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80054e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d100      	bne.n	80054ea <UART_SetConfig+0x2ae>
 80054e8:	e14b      	b.n	8005782 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80054ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054ee:	4b19      	ldr	r3, [pc, #100]	; (8005554 <UART_SetConfig+0x318>)
 80054f0:	0052      	lsls	r2, r2, #1
 80054f2:	5ad3      	ldrh	r3, [r2, r3]
 80054f4:	0019      	movs	r1, r3
 80054f6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80054f8:	f7fa fe20 	bl	800013c <__udivsi3>
 80054fc:	0003      	movs	r3, r0
 80054fe:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005502:	685a      	ldr	r2, [r3, #4]
 8005504:	0013      	movs	r3, r2
 8005506:	005b      	lsls	r3, r3, #1
 8005508:	189b      	adds	r3, r3, r2
 800550a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800550c:	429a      	cmp	r2, r3
 800550e:	d305      	bcc.n	800551c <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005516:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005518:	429a      	cmp	r2, r3
 800551a:	d91d      	bls.n	8005558 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 800551c:	231a      	movs	r3, #26
 800551e:	2220      	movs	r2, #32
 8005520:	189b      	adds	r3, r3, r2
 8005522:	19db      	adds	r3, r3, r7
 8005524:	2201      	movs	r2, #1
 8005526:	701a      	strb	r2, [r3, #0]
 8005528:	e12b      	b.n	8005782 <UART_SetConfig+0x546>
 800552a:	46c0      	nop			; (mov r8, r8)
 800552c:	cfff69f3 	.word	0xcfff69f3
 8005530:	ffffcfff 	.word	0xffffcfff
 8005534:	40008000 	.word	0x40008000
 8005538:	11fff4ff 	.word	0x11fff4ff
 800553c:	40013800 	.word	0x40013800
 8005540:	40021000 	.word	0x40021000
 8005544:	40004400 	.word	0x40004400
 8005548:	40004800 	.word	0x40004800
 800554c:	40004c00 	.word	0x40004c00
 8005550:	00f42400 	.word	0x00f42400
 8005554:	0800a7d4 	.word	0x0800a7d4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005558:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800555a:	61bb      	str	r3, [r7, #24]
 800555c:	2300      	movs	r3, #0
 800555e:	61fb      	str	r3, [r7, #28]
 8005560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005562:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005564:	4b92      	ldr	r3, [pc, #584]	; (80057b0 <UART_SetConfig+0x574>)
 8005566:	0052      	lsls	r2, r2, #1
 8005568:	5ad3      	ldrh	r3, [r2, r3]
 800556a:	613b      	str	r3, [r7, #16]
 800556c:	2300      	movs	r3, #0
 800556e:	617b      	str	r3, [r7, #20]
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	69b8      	ldr	r0, [r7, #24]
 8005576:	69f9      	ldr	r1, [r7, #28]
 8005578:	f7fa ff94 	bl	80004a4 <__aeabi_uldivmod>
 800557c:	0002      	movs	r2, r0
 800557e:	000b      	movs	r3, r1
 8005580:	0e11      	lsrs	r1, r2, #24
 8005582:	021d      	lsls	r5, r3, #8
 8005584:	430d      	orrs	r5, r1
 8005586:	0214      	lsls	r4, r2, #8
 8005588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	085b      	lsrs	r3, r3, #1
 800558e:	60bb      	str	r3, [r7, #8]
 8005590:	2300      	movs	r3, #0
 8005592:	60fb      	str	r3, [r7, #12]
 8005594:	68b8      	ldr	r0, [r7, #8]
 8005596:	68f9      	ldr	r1, [r7, #12]
 8005598:	1900      	adds	r0, r0, r4
 800559a:	4169      	adcs	r1, r5
 800559c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	603b      	str	r3, [r7, #0]
 80055a2:	2300      	movs	r3, #0
 80055a4:	607b      	str	r3, [r7, #4]
 80055a6:	683a      	ldr	r2, [r7, #0]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f7fa ff7b 	bl	80004a4 <__aeabi_uldivmod>
 80055ae:	0002      	movs	r2, r0
 80055b0:	000b      	movs	r3, r1
 80055b2:	0013      	movs	r3, r2
 80055b4:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80055b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055b8:	23c0      	movs	r3, #192	; 0xc0
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	429a      	cmp	r2, r3
 80055be:	d309      	bcc.n	80055d4 <UART_SetConfig+0x398>
 80055c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055c2:	2380      	movs	r3, #128	; 0x80
 80055c4:	035b      	lsls	r3, r3, #13
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d204      	bcs.n	80055d4 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80055ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055d0:	60da      	str	r2, [r3, #12]
 80055d2:	e0d6      	b.n	8005782 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80055d4:	231a      	movs	r3, #26
 80055d6:	2220      	movs	r2, #32
 80055d8:	189b      	adds	r3, r3, r2
 80055da:	19db      	adds	r3, r3, r7
 80055dc:	2201      	movs	r2, #1
 80055de:	701a      	strb	r2, [r3, #0]
 80055e0:	e0cf      	b.n	8005782 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e4:	69da      	ldr	r2, [r3, #28]
 80055e6:	2380      	movs	r3, #128	; 0x80
 80055e8:	021b      	lsls	r3, r3, #8
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d000      	beq.n	80055f0 <UART_SetConfig+0x3b4>
 80055ee:	e070      	b.n	80056d2 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80055f0:	231b      	movs	r3, #27
 80055f2:	2220      	movs	r2, #32
 80055f4:	189b      	adds	r3, r3, r2
 80055f6:	19db      	adds	r3, r3, r7
 80055f8:	781b      	ldrb	r3, [r3, #0]
 80055fa:	2b08      	cmp	r3, #8
 80055fc:	d015      	beq.n	800562a <UART_SetConfig+0x3ee>
 80055fe:	dc18      	bgt.n	8005632 <UART_SetConfig+0x3f6>
 8005600:	2b04      	cmp	r3, #4
 8005602:	d00d      	beq.n	8005620 <UART_SetConfig+0x3e4>
 8005604:	dc15      	bgt.n	8005632 <UART_SetConfig+0x3f6>
 8005606:	2b00      	cmp	r3, #0
 8005608:	d002      	beq.n	8005610 <UART_SetConfig+0x3d4>
 800560a:	2b02      	cmp	r3, #2
 800560c:	d005      	beq.n	800561a <UART_SetConfig+0x3de>
 800560e:	e010      	b.n	8005632 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005610:	f7fe ff54 	bl	80044bc <HAL_RCC_GetPCLK1Freq>
 8005614:	0003      	movs	r3, r0
 8005616:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005618:	e014      	b.n	8005644 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800561a:	4b66      	ldr	r3, [pc, #408]	; (80057b4 <UART_SetConfig+0x578>)
 800561c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800561e:	e011      	b.n	8005644 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005620:	f7fe fec0 	bl	80043a4 <HAL_RCC_GetSysClockFreq>
 8005624:	0003      	movs	r3, r0
 8005626:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005628:	e00c      	b.n	8005644 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800562a:	2380      	movs	r3, #128	; 0x80
 800562c:	021b      	lsls	r3, r3, #8
 800562e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005630:	e008      	b.n	8005644 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8005632:	2300      	movs	r3, #0
 8005634:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005636:	231a      	movs	r3, #26
 8005638:	2220      	movs	r2, #32
 800563a:	189b      	adds	r3, r3, r2
 800563c:	19db      	adds	r3, r3, r7
 800563e:	2201      	movs	r2, #1
 8005640:	701a      	strb	r2, [r3, #0]
        break;
 8005642:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005646:	2b00      	cmp	r3, #0
 8005648:	d100      	bne.n	800564c <UART_SetConfig+0x410>
 800564a:	e09a      	b.n	8005782 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800564c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800564e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005650:	4b57      	ldr	r3, [pc, #348]	; (80057b0 <UART_SetConfig+0x574>)
 8005652:	0052      	lsls	r2, r2, #1
 8005654:	5ad3      	ldrh	r3, [r2, r3]
 8005656:	0019      	movs	r1, r3
 8005658:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800565a:	f7fa fd6f 	bl	800013c <__udivsi3>
 800565e:	0003      	movs	r3, r0
 8005660:	005a      	lsls	r2, r3, #1
 8005662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	085b      	lsrs	r3, r3, #1
 8005668:	18d2      	adds	r2, r2, r3
 800566a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	0019      	movs	r1, r3
 8005670:	0010      	movs	r0, r2
 8005672:	f7fa fd63 	bl	800013c <__udivsi3>
 8005676:	0003      	movs	r3, r0
 8005678:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800567a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800567c:	2b0f      	cmp	r3, #15
 800567e:	d921      	bls.n	80056c4 <UART_SetConfig+0x488>
 8005680:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005682:	2380      	movs	r3, #128	; 0x80
 8005684:	025b      	lsls	r3, r3, #9
 8005686:	429a      	cmp	r2, r3
 8005688:	d21c      	bcs.n	80056c4 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800568a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800568c:	b29a      	uxth	r2, r3
 800568e:	200e      	movs	r0, #14
 8005690:	2420      	movs	r4, #32
 8005692:	1903      	adds	r3, r0, r4
 8005694:	19db      	adds	r3, r3, r7
 8005696:	210f      	movs	r1, #15
 8005698:	438a      	bics	r2, r1
 800569a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800569c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800569e:	085b      	lsrs	r3, r3, #1
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	2207      	movs	r2, #7
 80056a4:	4013      	ands	r3, r2
 80056a6:	b299      	uxth	r1, r3
 80056a8:	1903      	adds	r3, r0, r4
 80056aa:	19db      	adds	r3, r3, r7
 80056ac:	1902      	adds	r2, r0, r4
 80056ae:	19d2      	adds	r2, r2, r7
 80056b0:	8812      	ldrh	r2, [r2, #0]
 80056b2:	430a      	orrs	r2, r1
 80056b4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80056b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	1902      	adds	r2, r0, r4
 80056bc:	19d2      	adds	r2, r2, r7
 80056be:	8812      	ldrh	r2, [r2, #0]
 80056c0:	60da      	str	r2, [r3, #12]
 80056c2:	e05e      	b.n	8005782 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80056c4:	231a      	movs	r3, #26
 80056c6:	2220      	movs	r2, #32
 80056c8:	189b      	adds	r3, r3, r2
 80056ca:	19db      	adds	r3, r3, r7
 80056cc:	2201      	movs	r2, #1
 80056ce:	701a      	strb	r2, [r3, #0]
 80056d0:	e057      	b.n	8005782 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80056d2:	231b      	movs	r3, #27
 80056d4:	2220      	movs	r2, #32
 80056d6:	189b      	adds	r3, r3, r2
 80056d8:	19db      	adds	r3, r3, r7
 80056da:	781b      	ldrb	r3, [r3, #0]
 80056dc:	2b08      	cmp	r3, #8
 80056de:	d015      	beq.n	800570c <UART_SetConfig+0x4d0>
 80056e0:	dc18      	bgt.n	8005714 <UART_SetConfig+0x4d8>
 80056e2:	2b04      	cmp	r3, #4
 80056e4:	d00d      	beq.n	8005702 <UART_SetConfig+0x4c6>
 80056e6:	dc15      	bgt.n	8005714 <UART_SetConfig+0x4d8>
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d002      	beq.n	80056f2 <UART_SetConfig+0x4b6>
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	d005      	beq.n	80056fc <UART_SetConfig+0x4c0>
 80056f0:	e010      	b.n	8005714 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056f2:	f7fe fee3 	bl	80044bc <HAL_RCC_GetPCLK1Freq>
 80056f6:	0003      	movs	r3, r0
 80056f8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80056fa:	e014      	b.n	8005726 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056fc:	4b2d      	ldr	r3, [pc, #180]	; (80057b4 <UART_SetConfig+0x578>)
 80056fe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005700:	e011      	b.n	8005726 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005702:	f7fe fe4f 	bl	80043a4 <HAL_RCC_GetSysClockFreq>
 8005706:	0003      	movs	r3, r0
 8005708:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800570a:	e00c      	b.n	8005726 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800570c:	2380      	movs	r3, #128	; 0x80
 800570e:	021b      	lsls	r3, r3, #8
 8005710:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005712:	e008      	b.n	8005726 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8005714:	2300      	movs	r3, #0
 8005716:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005718:	231a      	movs	r3, #26
 800571a:	2220      	movs	r2, #32
 800571c:	189b      	adds	r3, r3, r2
 800571e:	19db      	adds	r3, r3, r7
 8005720:	2201      	movs	r2, #1
 8005722:	701a      	strb	r2, [r3, #0]
        break;
 8005724:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005728:	2b00      	cmp	r3, #0
 800572a:	d02a      	beq.n	8005782 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800572c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800572e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005730:	4b1f      	ldr	r3, [pc, #124]	; (80057b0 <UART_SetConfig+0x574>)
 8005732:	0052      	lsls	r2, r2, #1
 8005734:	5ad3      	ldrh	r3, [r2, r3]
 8005736:	0019      	movs	r1, r3
 8005738:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800573a:	f7fa fcff 	bl	800013c <__udivsi3>
 800573e:	0003      	movs	r3, r0
 8005740:	001a      	movs	r2, r3
 8005742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	085b      	lsrs	r3, r3, #1
 8005748:	18d2      	adds	r2, r2, r3
 800574a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	0019      	movs	r1, r3
 8005750:	0010      	movs	r0, r2
 8005752:	f7fa fcf3 	bl	800013c <__udivsi3>
 8005756:	0003      	movs	r3, r0
 8005758:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800575a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800575c:	2b0f      	cmp	r3, #15
 800575e:	d90a      	bls.n	8005776 <UART_SetConfig+0x53a>
 8005760:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005762:	2380      	movs	r3, #128	; 0x80
 8005764:	025b      	lsls	r3, r3, #9
 8005766:	429a      	cmp	r2, r3
 8005768:	d205      	bcs.n	8005776 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800576a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800576c:	b29a      	uxth	r2, r3
 800576e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	60da      	str	r2, [r3, #12]
 8005774:	e005      	b.n	8005782 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8005776:	231a      	movs	r3, #26
 8005778:	2220      	movs	r2, #32
 800577a:	189b      	adds	r3, r3, r2
 800577c:	19db      	adds	r3, r3, r7
 800577e:	2201      	movs	r2, #1
 8005780:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005784:	226a      	movs	r2, #106	; 0x6a
 8005786:	2101      	movs	r1, #1
 8005788:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800578a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578c:	2268      	movs	r2, #104	; 0x68
 800578e:	2101      	movs	r1, #1
 8005790:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005794:	2200      	movs	r2, #0
 8005796:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579a:	2200      	movs	r2, #0
 800579c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800579e:	231a      	movs	r3, #26
 80057a0:	2220      	movs	r2, #32
 80057a2:	189b      	adds	r3, r3, r2
 80057a4:	19db      	adds	r3, r3, r7
 80057a6:	781b      	ldrb	r3, [r3, #0]
}
 80057a8:	0018      	movs	r0, r3
 80057aa:	46bd      	mov	sp, r7
 80057ac:	b010      	add	sp, #64	; 0x40
 80057ae:	bdb0      	pop	{r4, r5, r7, pc}
 80057b0:	0800a7d4 	.word	0x0800a7d4
 80057b4:	00f42400 	.word	0x00f42400

080057b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057c4:	2201      	movs	r2, #1
 80057c6:	4013      	ands	r3, r2
 80057c8:	d00b      	beq.n	80057e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	4a4a      	ldr	r2, [pc, #296]	; (80058fc <UART_AdvFeatureConfig+0x144>)
 80057d2:	4013      	ands	r3, r2
 80057d4:	0019      	movs	r1, r3
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	430a      	orrs	r2, r1
 80057e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057e6:	2202      	movs	r2, #2
 80057e8:	4013      	ands	r3, r2
 80057ea:	d00b      	beq.n	8005804 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	4a43      	ldr	r2, [pc, #268]	; (8005900 <UART_AdvFeatureConfig+0x148>)
 80057f4:	4013      	ands	r3, r2
 80057f6:	0019      	movs	r1, r3
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	430a      	orrs	r2, r1
 8005802:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005808:	2204      	movs	r2, #4
 800580a:	4013      	ands	r3, r2
 800580c:	d00b      	beq.n	8005826 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	4a3b      	ldr	r2, [pc, #236]	; (8005904 <UART_AdvFeatureConfig+0x14c>)
 8005816:	4013      	ands	r3, r2
 8005818:	0019      	movs	r1, r3
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	430a      	orrs	r2, r1
 8005824:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800582a:	2208      	movs	r2, #8
 800582c:	4013      	ands	r3, r2
 800582e:	d00b      	beq.n	8005848 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	4a34      	ldr	r2, [pc, #208]	; (8005908 <UART_AdvFeatureConfig+0x150>)
 8005838:	4013      	ands	r3, r2
 800583a:	0019      	movs	r1, r3
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	430a      	orrs	r2, r1
 8005846:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800584c:	2210      	movs	r2, #16
 800584e:	4013      	ands	r3, r2
 8005850:	d00b      	beq.n	800586a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	4a2c      	ldr	r2, [pc, #176]	; (800590c <UART_AdvFeatureConfig+0x154>)
 800585a:	4013      	ands	r3, r2
 800585c:	0019      	movs	r1, r3
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	430a      	orrs	r2, r1
 8005868:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800586e:	2220      	movs	r2, #32
 8005870:	4013      	ands	r3, r2
 8005872:	d00b      	beq.n	800588c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	4a25      	ldr	r2, [pc, #148]	; (8005910 <UART_AdvFeatureConfig+0x158>)
 800587c:	4013      	ands	r3, r2
 800587e:	0019      	movs	r1, r3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	430a      	orrs	r2, r1
 800588a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005890:	2240      	movs	r2, #64	; 0x40
 8005892:	4013      	ands	r3, r2
 8005894:	d01d      	beq.n	80058d2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	4a1d      	ldr	r2, [pc, #116]	; (8005914 <UART_AdvFeatureConfig+0x15c>)
 800589e:	4013      	ands	r3, r2
 80058a0:	0019      	movs	r1, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	430a      	orrs	r2, r1
 80058ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80058b2:	2380      	movs	r3, #128	; 0x80
 80058b4:	035b      	lsls	r3, r3, #13
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d10b      	bne.n	80058d2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	4a15      	ldr	r2, [pc, #84]	; (8005918 <UART_AdvFeatureConfig+0x160>)
 80058c2:	4013      	ands	r3, r2
 80058c4:	0019      	movs	r1, r3
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	430a      	orrs	r2, r1
 80058d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058d6:	2280      	movs	r2, #128	; 0x80
 80058d8:	4013      	ands	r3, r2
 80058da:	d00b      	beq.n	80058f4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	4a0e      	ldr	r2, [pc, #56]	; (800591c <UART_AdvFeatureConfig+0x164>)
 80058e4:	4013      	ands	r3, r2
 80058e6:	0019      	movs	r1, r3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	430a      	orrs	r2, r1
 80058f2:	605a      	str	r2, [r3, #4]
  }
}
 80058f4:	46c0      	nop			; (mov r8, r8)
 80058f6:	46bd      	mov	sp, r7
 80058f8:	b002      	add	sp, #8
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	fffdffff 	.word	0xfffdffff
 8005900:	fffeffff 	.word	0xfffeffff
 8005904:	fffbffff 	.word	0xfffbffff
 8005908:	ffff7fff 	.word	0xffff7fff
 800590c:	ffffefff 	.word	0xffffefff
 8005910:	ffffdfff 	.word	0xffffdfff
 8005914:	ffefffff 	.word	0xffefffff
 8005918:	ff9fffff 	.word	0xff9fffff
 800591c:	fff7ffff 	.word	0xfff7ffff

08005920 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b086      	sub	sp, #24
 8005924:	af02      	add	r7, sp, #8
 8005926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2290      	movs	r2, #144	; 0x90
 800592c:	2100      	movs	r1, #0
 800592e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005930:	f7fd fc62 	bl	80031f8 <HAL_GetTick>
 8005934:	0003      	movs	r3, r0
 8005936:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	2208      	movs	r2, #8
 8005940:	4013      	ands	r3, r2
 8005942:	2b08      	cmp	r3, #8
 8005944:	d10c      	bne.n	8005960 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2280      	movs	r2, #128	; 0x80
 800594a:	0391      	lsls	r1, r2, #14
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	4a1a      	ldr	r2, [pc, #104]	; (80059b8 <UART_CheckIdleState+0x98>)
 8005950:	9200      	str	r2, [sp, #0]
 8005952:	2200      	movs	r2, #0
 8005954:	f000 f832 	bl	80059bc <UART_WaitOnFlagUntilTimeout>
 8005958:	1e03      	subs	r3, r0, #0
 800595a:	d001      	beq.n	8005960 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	e026      	b.n	80059ae <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	2204      	movs	r2, #4
 8005968:	4013      	ands	r3, r2
 800596a:	2b04      	cmp	r3, #4
 800596c:	d10c      	bne.n	8005988 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2280      	movs	r2, #128	; 0x80
 8005972:	03d1      	lsls	r1, r2, #15
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	4a10      	ldr	r2, [pc, #64]	; (80059b8 <UART_CheckIdleState+0x98>)
 8005978:	9200      	str	r2, [sp, #0]
 800597a:	2200      	movs	r2, #0
 800597c:	f000 f81e 	bl	80059bc <UART_WaitOnFlagUntilTimeout>
 8005980:	1e03      	subs	r3, r0, #0
 8005982:	d001      	beq.n	8005988 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e012      	b.n	80059ae <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2288      	movs	r2, #136	; 0x88
 800598c:	2120      	movs	r1, #32
 800598e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	228c      	movs	r2, #140	; 0x8c
 8005994:	2120      	movs	r1, #32
 8005996:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2284      	movs	r2, #132	; 0x84
 80059a8:	2100      	movs	r1, #0
 80059aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	0018      	movs	r0, r3
 80059b0:	46bd      	mov	sp, r7
 80059b2:	b004      	add	sp, #16
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	46c0      	nop			; (mov r8, r8)
 80059b8:	01ffffff 	.word	0x01ffffff

080059bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b094      	sub	sp, #80	; 0x50
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	60f8      	str	r0, [r7, #12]
 80059c4:	60b9      	str	r1, [r7, #8]
 80059c6:	603b      	str	r3, [r7, #0]
 80059c8:	1dfb      	adds	r3, r7, #7
 80059ca:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059cc:	e0a7      	b.n	8005b1e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80059d0:	3301      	adds	r3, #1
 80059d2:	d100      	bne.n	80059d6 <UART_WaitOnFlagUntilTimeout+0x1a>
 80059d4:	e0a3      	b.n	8005b1e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059d6:	f7fd fc0f 	bl	80031f8 <HAL_GetTick>
 80059da:	0002      	movs	r2, r0
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d302      	bcc.n	80059ec <UART_WaitOnFlagUntilTimeout+0x30>
 80059e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d13f      	bne.n	8005a6c <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059ec:	f3ef 8310 	mrs	r3, PRIMASK
 80059f0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80059f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80059f4:	647b      	str	r3, [r7, #68]	; 0x44
 80059f6:	2301      	movs	r3, #1
 80059f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059fc:	f383 8810 	msr	PRIMASK, r3
}
 8005a00:	46c0      	nop			; (mov r8, r8)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	494e      	ldr	r1, [pc, #312]	; (8005b48 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8005a0e:	400a      	ands	r2, r1
 8005a10:	601a      	str	r2, [r3, #0]
 8005a12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a14:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a18:	f383 8810 	msr	PRIMASK, r3
}
 8005a1c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a1e:	f3ef 8310 	mrs	r3, PRIMASK
 8005a22:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005a24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a26:	643b      	str	r3, [r7, #64]	; 0x40
 8005a28:	2301      	movs	r3, #1
 8005a2a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a2e:	f383 8810 	msr	PRIMASK, r3
}
 8005a32:	46c0      	nop			; (mov r8, r8)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	689a      	ldr	r2, [r3, #8]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2101      	movs	r1, #1
 8005a40:	438a      	bics	r2, r1
 8005a42:	609a      	str	r2, [r3, #8]
 8005a44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a46:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a4a:	f383 8810 	msr	PRIMASK, r3
}
 8005a4e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2288      	movs	r2, #136	; 0x88
 8005a54:	2120      	movs	r1, #32
 8005a56:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	228c      	movs	r2, #140	; 0x8c
 8005a5c:	2120      	movs	r1, #32
 8005a5e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2284      	movs	r2, #132	; 0x84
 8005a64:	2100      	movs	r1, #0
 8005a66:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e069      	b.n	8005b40 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	2204      	movs	r2, #4
 8005a74:	4013      	ands	r3, r2
 8005a76:	d052      	beq.n	8005b1e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	69da      	ldr	r2, [r3, #28]
 8005a7e:	2380      	movs	r3, #128	; 0x80
 8005a80:	011b      	lsls	r3, r3, #4
 8005a82:	401a      	ands	r2, r3
 8005a84:	2380      	movs	r3, #128	; 0x80
 8005a86:	011b      	lsls	r3, r3, #4
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d148      	bne.n	8005b1e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	2280      	movs	r2, #128	; 0x80
 8005a92:	0112      	lsls	r2, r2, #4
 8005a94:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a96:	f3ef 8310 	mrs	r3, PRIMASK
 8005a9a:	613b      	str	r3, [r7, #16]
  return(result);
 8005a9c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005a9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	f383 8810 	msr	PRIMASK, r3
}
 8005aaa:	46c0      	nop			; (mov r8, r8)
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4924      	ldr	r1, [pc, #144]	; (8005b48 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8005ab8:	400a      	ands	r2, r1
 8005aba:	601a      	str	r2, [r3, #0]
 8005abc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005abe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ac0:	69bb      	ldr	r3, [r7, #24]
 8005ac2:	f383 8810 	msr	PRIMASK, r3
}
 8005ac6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ac8:	f3ef 8310 	mrs	r3, PRIMASK
 8005acc:	61fb      	str	r3, [r7, #28]
  return(result);
 8005ace:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ad0:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ad6:	6a3b      	ldr	r3, [r7, #32]
 8005ad8:	f383 8810 	msr	PRIMASK, r3
}
 8005adc:	46c0      	nop			; (mov r8, r8)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	689a      	ldr	r2, [r3, #8]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2101      	movs	r1, #1
 8005aea:	438a      	bics	r2, r1
 8005aec:	609a      	str	r2, [r3, #8]
 8005aee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005af0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af4:	f383 8810 	msr	PRIMASK, r3
}
 8005af8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2288      	movs	r2, #136	; 0x88
 8005afe:	2120      	movs	r1, #32
 8005b00:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	228c      	movs	r2, #140	; 0x8c
 8005b06:	2120      	movs	r1, #32
 8005b08:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2290      	movs	r2, #144	; 0x90
 8005b0e:	2120      	movs	r1, #32
 8005b10:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2284      	movs	r2, #132	; 0x84
 8005b16:	2100      	movs	r1, #0
 8005b18:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e010      	b.n	8005b40 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	69db      	ldr	r3, [r3, #28]
 8005b24:	68ba      	ldr	r2, [r7, #8]
 8005b26:	4013      	ands	r3, r2
 8005b28:	68ba      	ldr	r2, [r7, #8]
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	425a      	negs	r2, r3
 8005b2e:	4153      	adcs	r3, r2
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	001a      	movs	r2, r3
 8005b34:	1dfb      	adds	r3, r7, #7
 8005b36:	781b      	ldrb	r3, [r3, #0]
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	d100      	bne.n	8005b3e <UART_WaitOnFlagUntilTimeout+0x182>
 8005b3c:	e747      	b.n	80059ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
}
 8005b40:	0018      	movs	r0, r3
 8005b42:	46bd      	mov	sp, r7
 8005b44:	b014      	add	sp, #80	; 0x50
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	fffffe5f 	.word	0xfffffe5f

08005b4c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b084      	sub	sp, #16
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2284      	movs	r2, #132	; 0x84
 8005b58:	5c9b      	ldrb	r3, [r3, r2]
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d101      	bne.n	8005b62 <HAL_UARTEx_DisableFifoMode+0x16>
 8005b5e:	2302      	movs	r3, #2
 8005b60:	e027      	b.n	8005bb2 <HAL_UARTEx_DisableFifoMode+0x66>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2284      	movs	r2, #132	; 0x84
 8005b66:	2101      	movs	r1, #1
 8005b68:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2288      	movs	r2, #136	; 0x88
 8005b6e:	2124      	movs	r1, #36	; 0x24
 8005b70:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	681a      	ldr	r2, [r3, #0]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	2101      	movs	r1, #1
 8005b86:	438a      	bics	r2, r1
 8005b88:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	4a0b      	ldr	r2, [pc, #44]	; (8005bbc <HAL_UARTEx_DisableFifoMode+0x70>)
 8005b8e:	4013      	ands	r3, r2
 8005b90:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68fa      	ldr	r2, [r7, #12]
 8005b9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2288      	movs	r2, #136	; 0x88
 8005ba4:	2120      	movs	r1, #32
 8005ba6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2284      	movs	r2, #132	; 0x84
 8005bac:	2100      	movs	r1, #0
 8005bae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005bb0:	2300      	movs	r3, #0
}
 8005bb2:	0018      	movs	r0, r3
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	b004      	add	sp, #16
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	46c0      	nop			; (mov r8, r8)
 8005bbc:	dfffffff 	.word	0xdfffffff

08005bc0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b084      	sub	sp, #16
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2284      	movs	r2, #132	; 0x84
 8005bce:	5c9b      	ldrb	r3, [r3, r2]
 8005bd0:	2b01      	cmp	r3, #1
 8005bd2:	d101      	bne.n	8005bd8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005bd4:	2302      	movs	r3, #2
 8005bd6:	e02e      	b.n	8005c36 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2284      	movs	r2, #132	; 0x84
 8005bdc:	2101      	movs	r1, #1
 8005bde:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2288      	movs	r2, #136	; 0x88
 8005be4:	2124      	movs	r1, #36	; 0x24
 8005be6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2101      	movs	r1, #1
 8005bfc:	438a      	bics	r2, r1
 8005bfe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	00db      	lsls	r3, r3, #3
 8005c08:	08d9      	lsrs	r1, r3, #3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	683a      	ldr	r2, [r7, #0]
 8005c10:	430a      	orrs	r2, r1
 8005c12:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	0018      	movs	r0, r3
 8005c18:	f000 f854 	bl	8005cc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2288      	movs	r2, #136	; 0x88
 8005c28:	2120      	movs	r1, #32
 8005c2a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2284      	movs	r2, #132	; 0x84
 8005c30:	2100      	movs	r1, #0
 8005c32:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	0018      	movs	r0, r3
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	b004      	add	sp, #16
 8005c3c:	bd80      	pop	{r7, pc}
	...

08005c40 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b084      	sub	sp, #16
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2284      	movs	r2, #132	; 0x84
 8005c4e:	5c9b      	ldrb	r3, [r3, r2]
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	d101      	bne.n	8005c58 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005c54:	2302      	movs	r3, #2
 8005c56:	e02f      	b.n	8005cb8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2284      	movs	r2, #132	; 0x84
 8005c5c:	2101      	movs	r1, #1
 8005c5e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2288      	movs	r2, #136	; 0x88
 8005c64:	2124      	movs	r1, #36	; 0x24
 8005c66:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	2101      	movs	r1, #1
 8005c7c:	438a      	bics	r2, r1
 8005c7e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	4a0e      	ldr	r2, [pc, #56]	; (8005cc0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8005c88:	4013      	ands	r3, r2
 8005c8a:	0019      	movs	r1, r3
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	683a      	ldr	r2, [r7, #0]
 8005c92:	430a      	orrs	r2, r1
 8005c94:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	0018      	movs	r0, r3
 8005c9a:	f000 f813 	bl	8005cc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2288      	movs	r2, #136	; 0x88
 8005caa:	2120      	movs	r1, #32
 8005cac:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2284      	movs	r2, #132	; 0x84
 8005cb2:	2100      	movs	r1, #0
 8005cb4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005cb6:	2300      	movs	r3, #0
}
 8005cb8:	0018      	movs	r0, r3
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	b004      	add	sp, #16
 8005cbe:	bd80      	pop	{r7, pc}
 8005cc0:	f1ffffff 	.word	0xf1ffffff

08005cc4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cc6:	b085      	sub	sp, #20
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d108      	bne.n	8005ce6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	226a      	movs	r2, #106	; 0x6a
 8005cd8:	2101      	movs	r1, #1
 8005cda:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2268      	movs	r2, #104	; 0x68
 8005ce0:	2101      	movs	r1, #1
 8005ce2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005ce4:	e043      	b.n	8005d6e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005ce6:	260f      	movs	r6, #15
 8005ce8:	19bb      	adds	r3, r7, r6
 8005cea:	2208      	movs	r2, #8
 8005cec:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005cee:	200e      	movs	r0, #14
 8005cf0:	183b      	adds	r3, r7, r0
 8005cf2:	2208      	movs	r2, #8
 8005cf4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	0e5b      	lsrs	r3, r3, #25
 8005cfe:	b2da      	uxtb	r2, r3
 8005d00:	240d      	movs	r4, #13
 8005d02:	193b      	adds	r3, r7, r4
 8005d04:	2107      	movs	r1, #7
 8005d06:	400a      	ands	r2, r1
 8005d08:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	0f5b      	lsrs	r3, r3, #29
 8005d12:	b2da      	uxtb	r2, r3
 8005d14:	250c      	movs	r5, #12
 8005d16:	197b      	adds	r3, r7, r5
 8005d18:	2107      	movs	r1, #7
 8005d1a:	400a      	ands	r2, r1
 8005d1c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d1e:	183b      	adds	r3, r7, r0
 8005d20:	781b      	ldrb	r3, [r3, #0]
 8005d22:	197a      	adds	r2, r7, r5
 8005d24:	7812      	ldrb	r2, [r2, #0]
 8005d26:	4914      	ldr	r1, [pc, #80]	; (8005d78 <UARTEx_SetNbDataToProcess+0xb4>)
 8005d28:	5c8a      	ldrb	r2, [r1, r2]
 8005d2a:	435a      	muls	r2, r3
 8005d2c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8005d2e:	197b      	adds	r3, r7, r5
 8005d30:	781b      	ldrb	r3, [r3, #0]
 8005d32:	4a12      	ldr	r2, [pc, #72]	; (8005d7c <UARTEx_SetNbDataToProcess+0xb8>)
 8005d34:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d36:	0019      	movs	r1, r3
 8005d38:	f7fa fa8a 	bl	8000250 <__divsi3>
 8005d3c:	0003      	movs	r3, r0
 8005d3e:	b299      	uxth	r1, r3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	226a      	movs	r2, #106	; 0x6a
 8005d44:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d46:	19bb      	adds	r3, r7, r6
 8005d48:	781b      	ldrb	r3, [r3, #0]
 8005d4a:	193a      	adds	r2, r7, r4
 8005d4c:	7812      	ldrb	r2, [r2, #0]
 8005d4e:	490a      	ldr	r1, [pc, #40]	; (8005d78 <UARTEx_SetNbDataToProcess+0xb4>)
 8005d50:	5c8a      	ldrb	r2, [r1, r2]
 8005d52:	435a      	muls	r2, r3
 8005d54:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8005d56:	193b      	adds	r3, r7, r4
 8005d58:	781b      	ldrb	r3, [r3, #0]
 8005d5a:	4a08      	ldr	r2, [pc, #32]	; (8005d7c <UARTEx_SetNbDataToProcess+0xb8>)
 8005d5c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d5e:	0019      	movs	r1, r3
 8005d60:	f7fa fa76 	bl	8000250 <__divsi3>
 8005d64:	0003      	movs	r3, r0
 8005d66:	b299      	uxth	r1, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2268      	movs	r2, #104	; 0x68
 8005d6c:	5299      	strh	r1, [r3, r2]
}
 8005d6e:	46c0      	nop			; (mov r8, r8)
 8005d70:	46bd      	mov	sp, r7
 8005d72:	b005      	add	sp, #20
 8005d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d76:	46c0      	nop			; (mov r8, r8)
 8005d78:	0800a7ec 	.word	0x0800a7ec
 8005d7c:	0800a7f4 	.word	0x0800a7f4

08005d80 <malloc>:
 8005d80:	b510      	push	{r4, lr}
 8005d82:	4b03      	ldr	r3, [pc, #12]	; (8005d90 <malloc+0x10>)
 8005d84:	0001      	movs	r1, r0
 8005d86:	6818      	ldr	r0, [r3, #0]
 8005d88:	f000 f826 	bl	8005dd8 <_malloc_r>
 8005d8c:	bd10      	pop	{r4, pc}
 8005d8e:	46c0      	nop			; (mov r8, r8)
 8005d90:	200001d4 	.word	0x200001d4

08005d94 <sbrk_aligned>:
 8005d94:	b570      	push	{r4, r5, r6, lr}
 8005d96:	4e0f      	ldr	r6, [pc, #60]	; (8005dd4 <sbrk_aligned+0x40>)
 8005d98:	000d      	movs	r5, r1
 8005d9a:	6831      	ldr	r1, [r6, #0]
 8005d9c:	0004      	movs	r4, r0
 8005d9e:	2900      	cmp	r1, #0
 8005da0:	d102      	bne.n	8005da8 <sbrk_aligned+0x14>
 8005da2:	f001 ff6d 	bl	8007c80 <_sbrk_r>
 8005da6:	6030      	str	r0, [r6, #0]
 8005da8:	0029      	movs	r1, r5
 8005daa:	0020      	movs	r0, r4
 8005dac:	f001 ff68 	bl	8007c80 <_sbrk_r>
 8005db0:	1c43      	adds	r3, r0, #1
 8005db2:	d00a      	beq.n	8005dca <sbrk_aligned+0x36>
 8005db4:	2303      	movs	r3, #3
 8005db6:	1cc5      	adds	r5, r0, #3
 8005db8:	439d      	bics	r5, r3
 8005dba:	42a8      	cmp	r0, r5
 8005dbc:	d007      	beq.n	8005dce <sbrk_aligned+0x3a>
 8005dbe:	1a29      	subs	r1, r5, r0
 8005dc0:	0020      	movs	r0, r4
 8005dc2:	f001 ff5d 	bl	8007c80 <_sbrk_r>
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	d101      	bne.n	8005dce <sbrk_aligned+0x3a>
 8005dca:	2501      	movs	r5, #1
 8005dcc:	426d      	negs	r5, r5
 8005dce:	0028      	movs	r0, r5
 8005dd0:	bd70      	pop	{r4, r5, r6, pc}
 8005dd2:	46c0      	nop			; (mov r8, r8)
 8005dd4:	20000468 	.word	0x20000468

08005dd8 <_malloc_r>:
 8005dd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dda:	2203      	movs	r2, #3
 8005ddc:	1ccb      	adds	r3, r1, #3
 8005dde:	4393      	bics	r3, r2
 8005de0:	3308      	adds	r3, #8
 8005de2:	0006      	movs	r6, r0
 8005de4:	001f      	movs	r7, r3
 8005de6:	2b0c      	cmp	r3, #12
 8005de8:	d238      	bcs.n	8005e5c <_malloc_r+0x84>
 8005dea:	270c      	movs	r7, #12
 8005dec:	42b9      	cmp	r1, r7
 8005dee:	d837      	bhi.n	8005e60 <_malloc_r+0x88>
 8005df0:	0030      	movs	r0, r6
 8005df2:	f000 f873 	bl	8005edc <__malloc_lock>
 8005df6:	4b38      	ldr	r3, [pc, #224]	; (8005ed8 <_malloc_r+0x100>)
 8005df8:	9300      	str	r3, [sp, #0]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	001c      	movs	r4, r3
 8005dfe:	2c00      	cmp	r4, #0
 8005e00:	d133      	bne.n	8005e6a <_malloc_r+0x92>
 8005e02:	0039      	movs	r1, r7
 8005e04:	0030      	movs	r0, r6
 8005e06:	f7ff ffc5 	bl	8005d94 <sbrk_aligned>
 8005e0a:	0004      	movs	r4, r0
 8005e0c:	1c43      	adds	r3, r0, #1
 8005e0e:	d15e      	bne.n	8005ece <_malloc_r+0xf6>
 8005e10:	9b00      	ldr	r3, [sp, #0]
 8005e12:	681c      	ldr	r4, [r3, #0]
 8005e14:	0025      	movs	r5, r4
 8005e16:	2d00      	cmp	r5, #0
 8005e18:	d14e      	bne.n	8005eb8 <_malloc_r+0xe0>
 8005e1a:	2c00      	cmp	r4, #0
 8005e1c:	d051      	beq.n	8005ec2 <_malloc_r+0xea>
 8005e1e:	6823      	ldr	r3, [r4, #0]
 8005e20:	0029      	movs	r1, r5
 8005e22:	18e3      	adds	r3, r4, r3
 8005e24:	0030      	movs	r0, r6
 8005e26:	9301      	str	r3, [sp, #4]
 8005e28:	f001 ff2a 	bl	8007c80 <_sbrk_r>
 8005e2c:	9b01      	ldr	r3, [sp, #4]
 8005e2e:	4283      	cmp	r3, r0
 8005e30:	d147      	bne.n	8005ec2 <_malloc_r+0xea>
 8005e32:	6823      	ldr	r3, [r4, #0]
 8005e34:	0030      	movs	r0, r6
 8005e36:	1aff      	subs	r7, r7, r3
 8005e38:	0039      	movs	r1, r7
 8005e3a:	f7ff ffab 	bl	8005d94 <sbrk_aligned>
 8005e3e:	3001      	adds	r0, #1
 8005e40:	d03f      	beq.n	8005ec2 <_malloc_r+0xea>
 8005e42:	6823      	ldr	r3, [r4, #0]
 8005e44:	19db      	adds	r3, r3, r7
 8005e46:	6023      	str	r3, [r4, #0]
 8005e48:	9b00      	ldr	r3, [sp, #0]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d040      	beq.n	8005ed2 <_malloc_r+0xfa>
 8005e50:	685a      	ldr	r2, [r3, #4]
 8005e52:	42a2      	cmp	r2, r4
 8005e54:	d133      	bne.n	8005ebe <_malloc_r+0xe6>
 8005e56:	2200      	movs	r2, #0
 8005e58:	605a      	str	r2, [r3, #4]
 8005e5a:	e014      	b.n	8005e86 <_malloc_r+0xae>
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	dac5      	bge.n	8005dec <_malloc_r+0x14>
 8005e60:	230c      	movs	r3, #12
 8005e62:	2500      	movs	r5, #0
 8005e64:	6033      	str	r3, [r6, #0]
 8005e66:	0028      	movs	r0, r5
 8005e68:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005e6a:	6821      	ldr	r1, [r4, #0]
 8005e6c:	1bc9      	subs	r1, r1, r7
 8005e6e:	d420      	bmi.n	8005eb2 <_malloc_r+0xda>
 8005e70:	290b      	cmp	r1, #11
 8005e72:	d918      	bls.n	8005ea6 <_malloc_r+0xce>
 8005e74:	19e2      	adds	r2, r4, r7
 8005e76:	6027      	str	r7, [r4, #0]
 8005e78:	42a3      	cmp	r3, r4
 8005e7a:	d112      	bne.n	8005ea2 <_malloc_r+0xca>
 8005e7c:	9b00      	ldr	r3, [sp, #0]
 8005e7e:	601a      	str	r2, [r3, #0]
 8005e80:	6863      	ldr	r3, [r4, #4]
 8005e82:	6011      	str	r1, [r2, #0]
 8005e84:	6053      	str	r3, [r2, #4]
 8005e86:	0030      	movs	r0, r6
 8005e88:	0025      	movs	r5, r4
 8005e8a:	f000 f82f 	bl	8005eec <__malloc_unlock>
 8005e8e:	2207      	movs	r2, #7
 8005e90:	350b      	adds	r5, #11
 8005e92:	1d23      	adds	r3, r4, #4
 8005e94:	4395      	bics	r5, r2
 8005e96:	1aea      	subs	r2, r5, r3
 8005e98:	429d      	cmp	r5, r3
 8005e9a:	d0e4      	beq.n	8005e66 <_malloc_r+0x8e>
 8005e9c:	1b5b      	subs	r3, r3, r5
 8005e9e:	50a3      	str	r3, [r4, r2]
 8005ea0:	e7e1      	b.n	8005e66 <_malloc_r+0x8e>
 8005ea2:	605a      	str	r2, [r3, #4]
 8005ea4:	e7ec      	b.n	8005e80 <_malloc_r+0xa8>
 8005ea6:	6862      	ldr	r2, [r4, #4]
 8005ea8:	42a3      	cmp	r3, r4
 8005eaa:	d1d5      	bne.n	8005e58 <_malloc_r+0x80>
 8005eac:	9b00      	ldr	r3, [sp, #0]
 8005eae:	601a      	str	r2, [r3, #0]
 8005eb0:	e7e9      	b.n	8005e86 <_malloc_r+0xae>
 8005eb2:	0023      	movs	r3, r4
 8005eb4:	6864      	ldr	r4, [r4, #4]
 8005eb6:	e7a2      	b.n	8005dfe <_malloc_r+0x26>
 8005eb8:	002c      	movs	r4, r5
 8005eba:	686d      	ldr	r5, [r5, #4]
 8005ebc:	e7ab      	b.n	8005e16 <_malloc_r+0x3e>
 8005ebe:	0013      	movs	r3, r2
 8005ec0:	e7c4      	b.n	8005e4c <_malloc_r+0x74>
 8005ec2:	230c      	movs	r3, #12
 8005ec4:	0030      	movs	r0, r6
 8005ec6:	6033      	str	r3, [r6, #0]
 8005ec8:	f000 f810 	bl	8005eec <__malloc_unlock>
 8005ecc:	e7cb      	b.n	8005e66 <_malloc_r+0x8e>
 8005ece:	6027      	str	r7, [r4, #0]
 8005ed0:	e7d9      	b.n	8005e86 <_malloc_r+0xae>
 8005ed2:	605b      	str	r3, [r3, #4]
 8005ed4:	deff      	udf	#255	; 0xff
 8005ed6:	46c0      	nop			; (mov r8, r8)
 8005ed8:	20000464 	.word	0x20000464

08005edc <__malloc_lock>:
 8005edc:	b510      	push	{r4, lr}
 8005ede:	4802      	ldr	r0, [pc, #8]	; (8005ee8 <__malloc_lock+0xc>)
 8005ee0:	f001 ff1f 	bl	8007d22 <__retarget_lock_acquire_recursive>
 8005ee4:	bd10      	pop	{r4, pc}
 8005ee6:	46c0      	nop			; (mov r8, r8)
 8005ee8:	200005ac 	.word	0x200005ac

08005eec <__malloc_unlock>:
 8005eec:	b510      	push	{r4, lr}
 8005eee:	4802      	ldr	r0, [pc, #8]	; (8005ef8 <__malloc_unlock+0xc>)
 8005ef0:	f001 ff18 	bl	8007d24 <__retarget_lock_release_recursive>
 8005ef4:	bd10      	pop	{r4, pc}
 8005ef6:	46c0      	nop			; (mov r8, r8)
 8005ef8:	200005ac 	.word	0x200005ac

08005efc <sulp>:
 8005efc:	b570      	push	{r4, r5, r6, lr}
 8005efe:	0016      	movs	r6, r2
 8005f00:	000d      	movs	r5, r1
 8005f02:	f003 fd0b 	bl	800991c <__ulp>
 8005f06:	2e00      	cmp	r6, #0
 8005f08:	d00d      	beq.n	8005f26 <sulp+0x2a>
 8005f0a:	236b      	movs	r3, #107	; 0x6b
 8005f0c:	006a      	lsls	r2, r5, #1
 8005f0e:	0d52      	lsrs	r2, r2, #21
 8005f10:	1a9b      	subs	r3, r3, r2
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	dd07      	ble.n	8005f26 <sulp+0x2a>
 8005f16:	2400      	movs	r4, #0
 8005f18:	4a03      	ldr	r2, [pc, #12]	; (8005f28 <sulp+0x2c>)
 8005f1a:	051b      	lsls	r3, r3, #20
 8005f1c:	189d      	adds	r5, r3, r2
 8005f1e:	002b      	movs	r3, r5
 8005f20:	0022      	movs	r2, r4
 8005f22:	f7fb fb75 	bl	8001610 <__aeabi_dmul>
 8005f26:	bd70      	pop	{r4, r5, r6, pc}
 8005f28:	3ff00000 	.word	0x3ff00000

08005f2c <_strtod_l>:
 8005f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f2e:	b0a1      	sub	sp, #132	; 0x84
 8005f30:	9219      	str	r2, [sp, #100]	; 0x64
 8005f32:	2200      	movs	r2, #0
 8005f34:	2600      	movs	r6, #0
 8005f36:	2700      	movs	r7, #0
 8005f38:	9004      	str	r0, [sp, #16]
 8005f3a:	9107      	str	r1, [sp, #28]
 8005f3c:	921c      	str	r2, [sp, #112]	; 0x70
 8005f3e:	911b      	str	r1, [sp, #108]	; 0x6c
 8005f40:	780a      	ldrb	r2, [r1, #0]
 8005f42:	2a2b      	cmp	r2, #43	; 0x2b
 8005f44:	d055      	beq.n	8005ff2 <_strtod_l+0xc6>
 8005f46:	d841      	bhi.n	8005fcc <_strtod_l+0xa0>
 8005f48:	2a0d      	cmp	r2, #13
 8005f4a:	d83b      	bhi.n	8005fc4 <_strtod_l+0x98>
 8005f4c:	2a08      	cmp	r2, #8
 8005f4e:	d83b      	bhi.n	8005fc8 <_strtod_l+0x9c>
 8005f50:	2a00      	cmp	r2, #0
 8005f52:	d044      	beq.n	8005fde <_strtod_l+0xb2>
 8005f54:	2200      	movs	r2, #0
 8005f56:	920f      	str	r2, [sp, #60]	; 0x3c
 8005f58:	2100      	movs	r1, #0
 8005f5a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005f5c:	9109      	str	r1, [sp, #36]	; 0x24
 8005f5e:	782a      	ldrb	r2, [r5, #0]
 8005f60:	2a30      	cmp	r2, #48	; 0x30
 8005f62:	d000      	beq.n	8005f66 <_strtod_l+0x3a>
 8005f64:	e085      	b.n	8006072 <_strtod_l+0x146>
 8005f66:	786a      	ldrb	r2, [r5, #1]
 8005f68:	3120      	adds	r1, #32
 8005f6a:	438a      	bics	r2, r1
 8005f6c:	2a58      	cmp	r2, #88	; 0x58
 8005f6e:	d000      	beq.n	8005f72 <_strtod_l+0x46>
 8005f70:	e075      	b.n	800605e <_strtod_l+0x132>
 8005f72:	9302      	str	r3, [sp, #8]
 8005f74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f76:	4a97      	ldr	r2, [pc, #604]	; (80061d4 <_strtod_l+0x2a8>)
 8005f78:	9301      	str	r3, [sp, #4]
 8005f7a:	ab1c      	add	r3, sp, #112	; 0x70
 8005f7c:	9300      	str	r3, [sp, #0]
 8005f7e:	9804      	ldr	r0, [sp, #16]
 8005f80:	ab1d      	add	r3, sp, #116	; 0x74
 8005f82:	a91b      	add	r1, sp, #108	; 0x6c
 8005f84:	f002 fe40 	bl	8008c08 <__gethex>
 8005f88:	230f      	movs	r3, #15
 8005f8a:	0002      	movs	r2, r0
 8005f8c:	401a      	ands	r2, r3
 8005f8e:	0004      	movs	r4, r0
 8005f90:	9205      	str	r2, [sp, #20]
 8005f92:	4218      	tst	r0, r3
 8005f94:	d005      	beq.n	8005fa2 <_strtod_l+0x76>
 8005f96:	2a06      	cmp	r2, #6
 8005f98:	d12d      	bne.n	8005ff6 <_strtod_l+0xca>
 8005f9a:	1c6b      	adds	r3, r5, #1
 8005f9c:	931b      	str	r3, [sp, #108]	; 0x6c
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	930f      	str	r3, [sp, #60]	; 0x3c
 8005fa2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d002      	beq.n	8005fae <_strtod_l+0x82>
 8005fa8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005faa:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005fac:	6013      	str	r3, [r2, #0]
 8005fae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d01b      	beq.n	8005fec <_strtod_l+0xc0>
 8005fb4:	2380      	movs	r3, #128	; 0x80
 8005fb6:	0032      	movs	r2, r6
 8005fb8:	061b      	lsls	r3, r3, #24
 8005fba:	18fb      	adds	r3, r7, r3
 8005fbc:	0010      	movs	r0, r2
 8005fbe:	0019      	movs	r1, r3
 8005fc0:	b021      	add	sp, #132	; 0x84
 8005fc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fc4:	2a20      	cmp	r2, #32
 8005fc6:	d1c5      	bne.n	8005f54 <_strtod_l+0x28>
 8005fc8:	3101      	adds	r1, #1
 8005fca:	e7b8      	b.n	8005f3e <_strtod_l+0x12>
 8005fcc:	2a2d      	cmp	r2, #45	; 0x2d
 8005fce:	d1c1      	bne.n	8005f54 <_strtod_l+0x28>
 8005fd0:	3a2c      	subs	r2, #44	; 0x2c
 8005fd2:	920f      	str	r2, [sp, #60]	; 0x3c
 8005fd4:	1c4a      	adds	r2, r1, #1
 8005fd6:	921b      	str	r2, [sp, #108]	; 0x6c
 8005fd8:	784a      	ldrb	r2, [r1, #1]
 8005fda:	2a00      	cmp	r2, #0
 8005fdc:	d1bc      	bne.n	8005f58 <_strtod_l+0x2c>
 8005fde:	9b07      	ldr	r3, [sp, #28]
 8005fe0:	931b      	str	r3, [sp, #108]	; 0x6c
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	930f      	str	r3, [sp, #60]	; 0x3c
 8005fe6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d1dd      	bne.n	8005fa8 <_strtod_l+0x7c>
 8005fec:	0032      	movs	r2, r6
 8005fee:	003b      	movs	r3, r7
 8005ff0:	e7e4      	b.n	8005fbc <_strtod_l+0x90>
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	e7ed      	b.n	8005fd2 <_strtod_l+0xa6>
 8005ff6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005ff8:	2a00      	cmp	r2, #0
 8005ffa:	d007      	beq.n	800600c <_strtod_l+0xe0>
 8005ffc:	2135      	movs	r1, #53	; 0x35
 8005ffe:	a81e      	add	r0, sp, #120	; 0x78
 8006000:	f003 fd7d 	bl	8009afe <__copybits>
 8006004:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006006:	9804      	ldr	r0, [sp, #16]
 8006008:	f003 f946 	bl	8009298 <_Bfree>
 800600c:	9805      	ldr	r0, [sp, #20]
 800600e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006010:	3801      	subs	r0, #1
 8006012:	2804      	cmp	r0, #4
 8006014:	d806      	bhi.n	8006024 <_strtod_l+0xf8>
 8006016:	f7fa f87d 	bl	8000114 <__gnu_thumb1_case_uqi>
 800601a:	0312      	.short	0x0312
 800601c:	1e1c      	.short	0x1e1c
 800601e:	12          	.byte	0x12
 800601f:	00          	.byte	0x00
 8006020:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8006022:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 8006024:	05e4      	lsls	r4, r4, #23
 8006026:	d502      	bpl.n	800602e <_strtod_l+0x102>
 8006028:	2380      	movs	r3, #128	; 0x80
 800602a:	061b      	lsls	r3, r3, #24
 800602c:	431f      	orrs	r7, r3
 800602e:	4b6a      	ldr	r3, [pc, #424]	; (80061d8 <_strtod_l+0x2ac>)
 8006030:	423b      	tst	r3, r7
 8006032:	d1b6      	bne.n	8005fa2 <_strtod_l+0x76>
 8006034:	f001 fe4a 	bl	8007ccc <__errno>
 8006038:	2322      	movs	r3, #34	; 0x22
 800603a:	6003      	str	r3, [r0, #0]
 800603c:	e7b1      	b.n	8005fa2 <_strtod_l+0x76>
 800603e:	4967      	ldr	r1, [pc, #412]	; (80061dc <_strtod_l+0x2b0>)
 8006040:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006042:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8006044:	400a      	ands	r2, r1
 8006046:	4966      	ldr	r1, [pc, #408]	; (80061e0 <_strtod_l+0x2b4>)
 8006048:	185b      	adds	r3, r3, r1
 800604a:	051b      	lsls	r3, r3, #20
 800604c:	431a      	orrs	r2, r3
 800604e:	0017      	movs	r7, r2
 8006050:	e7e8      	b.n	8006024 <_strtod_l+0xf8>
 8006052:	4f61      	ldr	r7, [pc, #388]	; (80061d8 <_strtod_l+0x2ac>)
 8006054:	e7e6      	b.n	8006024 <_strtod_l+0xf8>
 8006056:	2601      	movs	r6, #1
 8006058:	4f62      	ldr	r7, [pc, #392]	; (80061e4 <_strtod_l+0x2b8>)
 800605a:	4276      	negs	r6, r6
 800605c:	e7e2      	b.n	8006024 <_strtod_l+0xf8>
 800605e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006060:	1c5a      	adds	r2, r3, #1
 8006062:	921b      	str	r2, [sp, #108]	; 0x6c
 8006064:	785b      	ldrb	r3, [r3, #1]
 8006066:	2b30      	cmp	r3, #48	; 0x30
 8006068:	d0f9      	beq.n	800605e <_strtod_l+0x132>
 800606a:	2b00      	cmp	r3, #0
 800606c:	d099      	beq.n	8005fa2 <_strtod_l+0x76>
 800606e:	2301      	movs	r3, #1
 8006070:	9309      	str	r3, [sp, #36]	; 0x24
 8006072:	2500      	movs	r5, #0
 8006074:	220a      	movs	r2, #10
 8006076:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006078:	950d      	str	r5, [sp, #52]	; 0x34
 800607a:	9310      	str	r3, [sp, #64]	; 0x40
 800607c:	9508      	str	r5, [sp, #32]
 800607e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8006080:	7804      	ldrb	r4, [r0, #0]
 8006082:	0023      	movs	r3, r4
 8006084:	3b30      	subs	r3, #48	; 0x30
 8006086:	b2d9      	uxtb	r1, r3
 8006088:	2909      	cmp	r1, #9
 800608a:	d927      	bls.n	80060dc <_strtod_l+0x1b0>
 800608c:	2201      	movs	r2, #1
 800608e:	4956      	ldr	r1, [pc, #344]	; (80061e8 <_strtod_l+0x2bc>)
 8006090:	f001 fda6 	bl	8007be0 <strncmp>
 8006094:	2800      	cmp	r0, #0
 8006096:	d031      	beq.n	80060fc <_strtod_l+0x1d0>
 8006098:	2000      	movs	r0, #0
 800609a:	0023      	movs	r3, r4
 800609c:	4684      	mov	ip, r0
 800609e:	9a08      	ldr	r2, [sp, #32]
 80060a0:	900c      	str	r0, [sp, #48]	; 0x30
 80060a2:	9205      	str	r2, [sp, #20]
 80060a4:	2220      	movs	r2, #32
 80060a6:	0019      	movs	r1, r3
 80060a8:	4391      	bics	r1, r2
 80060aa:	000a      	movs	r2, r1
 80060ac:	2100      	movs	r1, #0
 80060ae:	9106      	str	r1, [sp, #24]
 80060b0:	2a45      	cmp	r2, #69	; 0x45
 80060b2:	d000      	beq.n	80060b6 <_strtod_l+0x18a>
 80060b4:	e0c2      	b.n	800623c <_strtod_l+0x310>
 80060b6:	9b05      	ldr	r3, [sp, #20]
 80060b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060ba:	4303      	orrs	r3, r0
 80060bc:	4313      	orrs	r3, r2
 80060be:	428b      	cmp	r3, r1
 80060c0:	d08d      	beq.n	8005fde <_strtod_l+0xb2>
 80060c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80060c4:	9307      	str	r3, [sp, #28]
 80060c6:	3301      	adds	r3, #1
 80060c8:	931b      	str	r3, [sp, #108]	; 0x6c
 80060ca:	9b07      	ldr	r3, [sp, #28]
 80060cc:	785b      	ldrb	r3, [r3, #1]
 80060ce:	2b2b      	cmp	r3, #43	; 0x2b
 80060d0:	d071      	beq.n	80061b6 <_strtod_l+0x28a>
 80060d2:	000c      	movs	r4, r1
 80060d4:	2b2d      	cmp	r3, #45	; 0x2d
 80060d6:	d174      	bne.n	80061c2 <_strtod_l+0x296>
 80060d8:	2401      	movs	r4, #1
 80060da:	e06d      	b.n	80061b8 <_strtod_l+0x28c>
 80060dc:	9908      	ldr	r1, [sp, #32]
 80060de:	2908      	cmp	r1, #8
 80060e0:	dc09      	bgt.n	80060f6 <_strtod_l+0x1ca>
 80060e2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80060e4:	4351      	muls	r1, r2
 80060e6:	185b      	adds	r3, r3, r1
 80060e8:	930d      	str	r3, [sp, #52]	; 0x34
 80060ea:	9b08      	ldr	r3, [sp, #32]
 80060ec:	3001      	adds	r0, #1
 80060ee:	3301      	adds	r3, #1
 80060f0:	9308      	str	r3, [sp, #32]
 80060f2:	901b      	str	r0, [sp, #108]	; 0x6c
 80060f4:	e7c3      	b.n	800607e <_strtod_l+0x152>
 80060f6:	4355      	muls	r5, r2
 80060f8:	195d      	adds	r5, r3, r5
 80060fa:	e7f6      	b.n	80060ea <_strtod_l+0x1be>
 80060fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80060fe:	1c5a      	adds	r2, r3, #1
 8006100:	921b      	str	r2, [sp, #108]	; 0x6c
 8006102:	9a08      	ldr	r2, [sp, #32]
 8006104:	785b      	ldrb	r3, [r3, #1]
 8006106:	2a00      	cmp	r2, #0
 8006108:	d03a      	beq.n	8006180 <_strtod_l+0x254>
 800610a:	900c      	str	r0, [sp, #48]	; 0x30
 800610c:	9205      	str	r2, [sp, #20]
 800610e:	001a      	movs	r2, r3
 8006110:	3a30      	subs	r2, #48	; 0x30
 8006112:	2a09      	cmp	r2, #9
 8006114:	d912      	bls.n	800613c <_strtod_l+0x210>
 8006116:	2201      	movs	r2, #1
 8006118:	4694      	mov	ip, r2
 800611a:	e7c3      	b.n	80060a4 <_strtod_l+0x178>
 800611c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800611e:	3001      	adds	r0, #1
 8006120:	1c5a      	adds	r2, r3, #1
 8006122:	921b      	str	r2, [sp, #108]	; 0x6c
 8006124:	785b      	ldrb	r3, [r3, #1]
 8006126:	2b30      	cmp	r3, #48	; 0x30
 8006128:	d0f8      	beq.n	800611c <_strtod_l+0x1f0>
 800612a:	001a      	movs	r2, r3
 800612c:	3a31      	subs	r2, #49	; 0x31
 800612e:	2a08      	cmp	r2, #8
 8006130:	d83c      	bhi.n	80061ac <_strtod_l+0x280>
 8006132:	900c      	str	r0, [sp, #48]	; 0x30
 8006134:	2000      	movs	r0, #0
 8006136:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006138:	9005      	str	r0, [sp, #20]
 800613a:	9210      	str	r2, [sp, #64]	; 0x40
 800613c:	001a      	movs	r2, r3
 800613e:	1c41      	adds	r1, r0, #1
 8006140:	3a30      	subs	r2, #48	; 0x30
 8006142:	2b30      	cmp	r3, #48	; 0x30
 8006144:	d016      	beq.n	8006174 <_strtod_l+0x248>
 8006146:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006148:	185b      	adds	r3, r3, r1
 800614a:	930c      	str	r3, [sp, #48]	; 0x30
 800614c:	9b05      	ldr	r3, [sp, #20]
 800614e:	210a      	movs	r1, #10
 8006150:	469c      	mov	ip, r3
 8006152:	4484      	add	ip, r0
 8006154:	4563      	cmp	r3, ip
 8006156:	d115      	bne.n	8006184 <_strtod_l+0x258>
 8006158:	9905      	ldr	r1, [sp, #20]
 800615a:	9b05      	ldr	r3, [sp, #20]
 800615c:	3101      	adds	r1, #1
 800615e:	1809      	adds	r1, r1, r0
 8006160:	181b      	adds	r3, r3, r0
 8006162:	9105      	str	r1, [sp, #20]
 8006164:	2b08      	cmp	r3, #8
 8006166:	dc19      	bgt.n	800619c <_strtod_l+0x270>
 8006168:	230a      	movs	r3, #10
 800616a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800616c:	434b      	muls	r3, r1
 800616e:	2100      	movs	r1, #0
 8006170:	18d3      	adds	r3, r2, r3
 8006172:	930d      	str	r3, [sp, #52]	; 0x34
 8006174:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006176:	0008      	movs	r0, r1
 8006178:	1c5a      	adds	r2, r3, #1
 800617a:	921b      	str	r2, [sp, #108]	; 0x6c
 800617c:	785b      	ldrb	r3, [r3, #1]
 800617e:	e7c6      	b.n	800610e <_strtod_l+0x1e2>
 8006180:	9808      	ldr	r0, [sp, #32]
 8006182:	e7d0      	b.n	8006126 <_strtod_l+0x1fa>
 8006184:	1c5c      	adds	r4, r3, #1
 8006186:	2b08      	cmp	r3, #8
 8006188:	dc04      	bgt.n	8006194 <_strtod_l+0x268>
 800618a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800618c:	434b      	muls	r3, r1
 800618e:	930d      	str	r3, [sp, #52]	; 0x34
 8006190:	0023      	movs	r3, r4
 8006192:	e7df      	b.n	8006154 <_strtod_l+0x228>
 8006194:	2c10      	cmp	r4, #16
 8006196:	dcfb      	bgt.n	8006190 <_strtod_l+0x264>
 8006198:	434d      	muls	r5, r1
 800619a:	e7f9      	b.n	8006190 <_strtod_l+0x264>
 800619c:	9b05      	ldr	r3, [sp, #20]
 800619e:	2100      	movs	r1, #0
 80061a0:	2b10      	cmp	r3, #16
 80061a2:	dce7      	bgt.n	8006174 <_strtod_l+0x248>
 80061a4:	230a      	movs	r3, #10
 80061a6:	435d      	muls	r5, r3
 80061a8:	1955      	adds	r5, r2, r5
 80061aa:	e7e3      	b.n	8006174 <_strtod_l+0x248>
 80061ac:	2200      	movs	r2, #0
 80061ae:	920c      	str	r2, [sp, #48]	; 0x30
 80061b0:	9205      	str	r2, [sp, #20]
 80061b2:	3201      	adds	r2, #1
 80061b4:	e7b0      	b.n	8006118 <_strtod_l+0x1ec>
 80061b6:	2400      	movs	r4, #0
 80061b8:	9b07      	ldr	r3, [sp, #28]
 80061ba:	3302      	adds	r3, #2
 80061bc:	931b      	str	r3, [sp, #108]	; 0x6c
 80061be:	9b07      	ldr	r3, [sp, #28]
 80061c0:	789b      	ldrb	r3, [r3, #2]
 80061c2:	001a      	movs	r2, r3
 80061c4:	3a30      	subs	r2, #48	; 0x30
 80061c6:	2a09      	cmp	r2, #9
 80061c8:	d914      	bls.n	80061f4 <_strtod_l+0x2c8>
 80061ca:	9a07      	ldr	r2, [sp, #28]
 80061cc:	921b      	str	r2, [sp, #108]	; 0x6c
 80061ce:	2200      	movs	r2, #0
 80061d0:	e033      	b.n	800623a <_strtod_l+0x30e>
 80061d2:	46c0      	nop			; (mov r8, r8)
 80061d4:	0800a800 	.word	0x0800a800
 80061d8:	7ff00000 	.word	0x7ff00000
 80061dc:	ffefffff 	.word	0xffefffff
 80061e0:	00000433 	.word	0x00000433
 80061e4:	7fffffff 	.word	0x7fffffff
 80061e8:	0800a7fc 	.word	0x0800a7fc
 80061ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80061ee:	1c5a      	adds	r2, r3, #1
 80061f0:	921b      	str	r2, [sp, #108]	; 0x6c
 80061f2:	785b      	ldrb	r3, [r3, #1]
 80061f4:	2b30      	cmp	r3, #48	; 0x30
 80061f6:	d0f9      	beq.n	80061ec <_strtod_l+0x2c0>
 80061f8:	2200      	movs	r2, #0
 80061fa:	9206      	str	r2, [sp, #24]
 80061fc:	001a      	movs	r2, r3
 80061fe:	3a31      	subs	r2, #49	; 0x31
 8006200:	2a08      	cmp	r2, #8
 8006202:	d81b      	bhi.n	800623c <_strtod_l+0x310>
 8006204:	3b30      	subs	r3, #48	; 0x30
 8006206:	930e      	str	r3, [sp, #56]	; 0x38
 8006208:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800620a:	9306      	str	r3, [sp, #24]
 800620c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800620e:	1c59      	adds	r1, r3, #1
 8006210:	911b      	str	r1, [sp, #108]	; 0x6c
 8006212:	785b      	ldrb	r3, [r3, #1]
 8006214:	001a      	movs	r2, r3
 8006216:	3a30      	subs	r2, #48	; 0x30
 8006218:	2a09      	cmp	r2, #9
 800621a:	d93a      	bls.n	8006292 <_strtod_l+0x366>
 800621c:	9a06      	ldr	r2, [sp, #24]
 800621e:	1a8a      	subs	r2, r1, r2
 8006220:	49b2      	ldr	r1, [pc, #712]	; (80064ec <_strtod_l+0x5c0>)
 8006222:	9106      	str	r1, [sp, #24]
 8006224:	2a08      	cmp	r2, #8
 8006226:	dc04      	bgt.n	8006232 <_strtod_l+0x306>
 8006228:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800622a:	9206      	str	r2, [sp, #24]
 800622c:	428a      	cmp	r2, r1
 800622e:	dd00      	ble.n	8006232 <_strtod_l+0x306>
 8006230:	9106      	str	r1, [sp, #24]
 8006232:	2c00      	cmp	r4, #0
 8006234:	d002      	beq.n	800623c <_strtod_l+0x310>
 8006236:	9a06      	ldr	r2, [sp, #24]
 8006238:	4252      	negs	r2, r2
 800623a:	9206      	str	r2, [sp, #24]
 800623c:	9a05      	ldr	r2, [sp, #20]
 800623e:	2a00      	cmp	r2, #0
 8006240:	d14d      	bne.n	80062de <_strtod_l+0x3b2>
 8006242:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006244:	4310      	orrs	r0, r2
 8006246:	d000      	beq.n	800624a <_strtod_l+0x31e>
 8006248:	e6ab      	b.n	8005fa2 <_strtod_l+0x76>
 800624a:	4662      	mov	r2, ip
 800624c:	2a00      	cmp	r2, #0
 800624e:	d000      	beq.n	8006252 <_strtod_l+0x326>
 8006250:	e6c5      	b.n	8005fde <_strtod_l+0xb2>
 8006252:	2b69      	cmp	r3, #105	; 0x69
 8006254:	d027      	beq.n	80062a6 <_strtod_l+0x37a>
 8006256:	dc23      	bgt.n	80062a0 <_strtod_l+0x374>
 8006258:	2b49      	cmp	r3, #73	; 0x49
 800625a:	d024      	beq.n	80062a6 <_strtod_l+0x37a>
 800625c:	2b4e      	cmp	r3, #78	; 0x4e
 800625e:	d000      	beq.n	8006262 <_strtod_l+0x336>
 8006260:	e6bd      	b.n	8005fde <_strtod_l+0xb2>
 8006262:	49a3      	ldr	r1, [pc, #652]	; (80064f0 <_strtod_l+0x5c4>)
 8006264:	a81b      	add	r0, sp, #108	; 0x6c
 8006266:	f002 ff05 	bl	8009074 <__match>
 800626a:	2800      	cmp	r0, #0
 800626c:	d100      	bne.n	8006270 <_strtod_l+0x344>
 800626e:	e6b6      	b.n	8005fde <_strtod_l+0xb2>
 8006270:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	2b28      	cmp	r3, #40	; 0x28
 8006276:	d12c      	bne.n	80062d2 <_strtod_l+0x3a6>
 8006278:	499e      	ldr	r1, [pc, #632]	; (80064f4 <_strtod_l+0x5c8>)
 800627a:	aa1e      	add	r2, sp, #120	; 0x78
 800627c:	a81b      	add	r0, sp, #108	; 0x6c
 800627e:	f002 ff0d 	bl	800909c <__hexnan>
 8006282:	2805      	cmp	r0, #5
 8006284:	d125      	bne.n	80062d2 <_strtod_l+0x3a6>
 8006286:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006288:	4a9b      	ldr	r2, [pc, #620]	; (80064f8 <_strtod_l+0x5cc>)
 800628a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800628c:	431a      	orrs	r2, r3
 800628e:	0017      	movs	r7, r2
 8006290:	e687      	b.n	8005fa2 <_strtod_l+0x76>
 8006292:	220a      	movs	r2, #10
 8006294:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006296:	434a      	muls	r2, r1
 8006298:	18d2      	adds	r2, r2, r3
 800629a:	3a30      	subs	r2, #48	; 0x30
 800629c:	920e      	str	r2, [sp, #56]	; 0x38
 800629e:	e7b5      	b.n	800620c <_strtod_l+0x2e0>
 80062a0:	2b6e      	cmp	r3, #110	; 0x6e
 80062a2:	d0de      	beq.n	8006262 <_strtod_l+0x336>
 80062a4:	e69b      	b.n	8005fde <_strtod_l+0xb2>
 80062a6:	4995      	ldr	r1, [pc, #596]	; (80064fc <_strtod_l+0x5d0>)
 80062a8:	a81b      	add	r0, sp, #108	; 0x6c
 80062aa:	f002 fee3 	bl	8009074 <__match>
 80062ae:	2800      	cmp	r0, #0
 80062b0:	d100      	bne.n	80062b4 <_strtod_l+0x388>
 80062b2:	e694      	b.n	8005fde <_strtod_l+0xb2>
 80062b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80062b6:	4992      	ldr	r1, [pc, #584]	; (8006500 <_strtod_l+0x5d4>)
 80062b8:	3b01      	subs	r3, #1
 80062ba:	a81b      	add	r0, sp, #108	; 0x6c
 80062bc:	931b      	str	r3, [sp, #108]	; 0x6c
 80062be:	f002 fed9 	bl	8009074 <__match>
 80062c2:	2800      	cmp	r0, #0
 80062c4:	d102      	bne.n	80062cc <_strtod_l+0x3a0>
 80062c6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80062c8:	3301      	adds	r3, #1
 80062ca:	931b      	str	r3, [sp, #108]	; 0x6c
 80062cc:	2600      	movs	r6, #0
 80062ce:	4f8a      	ldr	r7, [pc, #552]	; (80064f8 <_strtod_l+0x5cc>)
 80062d0:	e667      	b.n	8005fa2 <_strtod_l+0x76>
 80062d2:	488c      	ldr	r0, [pc, #560]	; (8006504 <_strtod_l+0x5d8>)
 80062d4:	f001 fd3c 	bl	8007d50 <nan>
 80062d8:	0006      	movs	r6, r0
 80062da:	000f      	movs	r7, r1
 80062dc:	e661      	b.n	8005fa2 <_strtod_l+0x76>
 80062de:	9b06      	ldr	r3, [sp, #24]
 80062e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80062e2:	1a9b      	subs	r3, r3, r2
 80062e4:	9309      	str	r3, [sp, #36]	; 0x24
 80062e6:	9b08      	ldr	r3, [sp, #32]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d101      	bne.n	80062f0 <_strtod_l+0x3c4>
 80062ec:	9b05      	ldr	r3, [sp, #20]
 80062ee:	9308      	str	r3, [sp, #32]
 80062f0:	9c05      	ldr	r4, [sp, #20]
 80062f2:	2c10      	cmp	r4, #16
 80062f4:	dd00      	ble.n	80062f8 <_strtod_l+0x3cc>
 80062f6:	2410      	movs	r4, #16
 80062f8:	980d      	ldr	r0, [sp, #52]	; 0x34
 80062fa:	f7fc f851 	bl	80023a0 <__aeabi_ui2d>
 80062fe:	9b05      	ldr	r3, [sp, #20]
 8006300:	0006      	movs	r6, r0
 8006302:	000f      	movs	r7, r1
 8006304:	2b09      	cmp	r3, #9
 8006306:	dd15      	ble.n	8006334 <_strtod_l+0x408>
 8006308:	0022      	movs	r2, r4
 800630a:	4b7f      	ldr	r3, [pc, #508]	; (8006508 <_strtod_l+0x5dc>)
 800630c:	3a09      	subs	r2, #9
 800630e:	00d2      	lsls	r2, r2, #3
 8006310:	189b      	adds	r3, r3, r2
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	f7fb f97b 	bl	8001610 <__aeabi_dmul>
 800631a:	0006      	movs	r6, r0
 800631c:	0028      	movs	r0, r5
 800631e:	000f      	movs	r7, r1
 8006320:	f7fc f83e 	bl	80023a0 <__aeabi_ui2d>
 8006324:	0002      	movs	r2, r0
 8006326:	000b      	movs	r3, r1
 8006328:	0030      	movs	r0, r6
 800632a:	0039      	movs	r1, r7
 800632c:	f7fa fa16 	bl	800075c <__aeabi_dadd>
 8006330:	0006      	movs	r6, r0
 8006332:	000f      	movs	r7, r1
 8006334:	9b05      	ldr	r3, [sp, #20]
 8006336:	2b0f      	cmp	r3, #15
 8006338:	dc39      	bgt.n	80063ae <_strtod_l+0x482>
 800633a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800633c:	2b00      	cmp	r3, #0
 800633e:	d100      	bne.n	8006342 <_strtod_l+0x416>
 8006340:	e62f      	b.n	8005fa2 <_strtod_l+0x76>
 8006342:	dd24      	ble.n	800638e <_strtod_l+0x462>
 8006344:	2b16      	cmp	r3, #22
 8006346:	dc09      	bgt.n	800635c <_strtod_l+0x430>
 8006348:	496f      	ldr	r1, [pc, #444]	; (8006508 <_strtod_l+0x5dc>)
 800634a:	00db      	lsls	r3, r3, #3
 800634c:	18c9      	adds	r1, r1, r3
 800634e:	0032      	movs	r2, r6
 8006350:	6808      	ldr	r0, [r1, #0]
 8006352:	6849      	ldr	r1, [r1, #4]
 8006354:	003b      	movs	r3, r7
 8006356:	f7fb f95b 	bl	8001610 <__aeabi_dmul>
 800635a:	e7bd      	b.n	80062d8 <_strtod_l+0x3ac>
 800635c:	2325      	movs	r3, #37	; 0x25
 800635e:	9a05      	ldr	r2, [sp, #20]
 8006360:	1a9b      	subs	r3, r3, r2
 8006362:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006364:	4293      	cmp	r3, r2
 8006366:	db22      	blt.n	80063ae <_strtod_l+0x482>
 8006368:	240f      	movs	r4, #15
 800636a:	9b05      	ldr	r3, [sp, #20]
 800636c:	4d66      	ldr	r5, [pc, #408]	; (8006508 <_strtod_l+0x5dc>)
 800636e:	1ae4      	subs	r4, r4, r3
 8006370:	00e1      	lsls	r1, r4, #3
 8006372:	1869      	adds	r1, r5, r1
 8006374:	0032      	movs	r2, r6
 8006376:	6808      	ldr	r0, [r1, #0]
 8006378:	6849      	ldr	r1, [r1, #4]
 800637a:	003b      	movs	r3, r7
 800637c:	f7fb f948 	bl	8001610 <__aeabi_dmul>
 8006380:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006382:	1b1c      	subs	r4, r3, r4
 8006384:	00e4      	lsls	r4, r4, #3
 8006386:	192d      	adds	r5, r5, r4
 8006388:	682a      	ldr	r2, [r5, #0]
 800638a:	686b      	ldr	r3, [r5, #4]
 800638c:	e7e3      	b.n	8006356 <_strtod_l+0x42a>
 800638e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006390:	3316      	adds	r3, #22
 8006392:	db0c      	blt.n	80063ae <_strtod_l+0x482>
 8006394:	9906      	ldr	r1, [sp, #24]
 8006396:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006398:	4b5b      	ldr	r3, [pc, #364]	; (8006508 <_strtod_l+0x5dc>)
 800639a:	1a52      	subs	r2, r2, r1
 800639c:	00d2      	lsls	r2, r2, #3
 800639e:	189b      	adds	r3, r3, r2
 80063a0:	0030      	movs	r0, r6
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	0039      	movs	r1, r7
 80063a8:	f7fa fd38 	bl	8000e1c <__aeabi_ddiv>
 80063ac:	e794      	b.n	80062d8 <_strtod_l+0x3ac>
 80063ae:	9b05      	ldr	r3, [sp, #20]
 80063b0:	1b1c      	subs	r4, r3, r4
 80063b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063b4:	18e4      	adds	r4, r4, r3
 80063b6:	2c00      	cmp	r4, #0
 80063b8:	dd72      	ble.n	80064a0 <_strtod_l+0x574>
 80063ba:	220f      	movs	r2, #15
 80063bc:	0023      	movs	r3, r4
 80063be:	4013      	ands	r3, r2
 80063c0:	4214      	tst	r4, r2
 80063c2:	d00a      	beq.n	80063da <_strtod_l+0x4ae>
 80063c4:	4950      	ldr	r1, [pc, #320]	; (8006508 <_strtod_l+0x5dc>)
 80063c6:	00db      	lsls	r3, r3, #3
 80063c8:	18c9      	adds	r1, r1, r3
 80063ca:	0032      	movs	r2, r6
 80063cc:	6808      	ldr	r0, [r1, #0]
 80063ce:	6849      	ldr	r1, [r1, #4]
 80063d0:	003b      	movs	r3, r7
 80063d2:	f7fb f91d 	bl	8001610 <__aeabi_dmul>
 80063d6:	0006      	movs	r6, r0
 80063d8:	000f      	movs	r7, r1
 80063da:	230f      	movs	r3, #15
 80063dc:	439c      	bics	r4, r3
 80063de:	d04a      	beq.n	8006476 <_strtod_l+0x54a>
 80063e0:	3326      	adds	r3, #38	; 0x26
 80063e2:	33ff      	adds	r3, #255	; 0xff
 80063e4:	429c      	cmp	r4, r3
 80063e6:	dd22      	ble.n	800642e <_strtod_l+0x502>
 80063e8:	2300      	movs	r3, #0
 80063ea:	9305      	str	r3, [sp, #20]
 80063ec:	9306      	str	r3, [sp, #24]
 80063ee:	930d      	str	r3, [sp, #52]	; 0x34
 80063f0:	9308      	str	r3, [sp, #32]
 80063f2:	2322      	movs	r3, #34	; 0x22
 80063f4:	2600      	movs	r6, #0
 80063f6:	9a04      	ldr	r2, [sp, #16]
 80063f8:	4f3f      	ldr	r7, [pc, #252]	; (80064f8 <_strtod_l+0x5cc>)
 80063fa:	6013      	str	r3, [r2, #0]
 80063fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063fe:	42b3      	cmp	r3, r6
 8006400:	d100      	bne.n	8006404 <_strtod_l+0x4d8>
 8006402:	e5ce      	b.n	8005fa2 <_strtod_l+0x76>
 8006404:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006406:	9804      	ldr	r0, [sp, #16]
 8006408:	f002 ff46 	bl	8009298 <_Bfree>
 800640c:	9908      	ldr	r1, [sp, #32]
 800640e:	9804      	ldr	r0, [sp, #16]
 8006410:	f002 ff42 	bl	8009298 <_Bfree>
 8006414:	9906      	ldr	r1, [sp, #24]
 8006416:	9804      	ldr	r0, [sp, #16]
 8006418:	f002 ff3e 	bl	8009298 <_Bfree>
 800641c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800641e:	9804      	ldr	r0, [sp, #16]
 8006420:	f002 ff3a 	bl	8009298 <_Bfree>
 8006424:	9905      	ldr	r1, [sp, #20]
 8006426:	9804      	ldr	r0, [sp, #16]
 8006428:	f002 ff36 	bl	8009298 <_Bfree>
 800642c:	e5b9      	b.n	8005fa2 <_strtod_l+0x76>
 800642e:	2300      	movs	r3, #0
 8006430:	0030      	movs	r0, r6
 8006432:	0039      	movs	r1, r7
 8006434:	4d35      	ldr	r5, [pc, #212]	; (800650c <_strtod_l+0x5e0>)
 8006436:	1124      	asrs	r4, r4, #4
 8006438:	9307      	str	r3, [sp, #28]
 800643a:	2c01      	cmp	r4, #1
 800643c:	dc1e      	bgt.n	800647c <_strtod_l+0x550>
 800643e:	2b00      	cmp	r3, #0
 8006440:	d001      	beq.n	8006446 <_strtod_l+0x51a>
 8006442:	0006      	movs	r6, r0
 8006444:	000f      	movs	r7, r1
 8006446:	4b32      	ldr	r3, [pc, #200]	; (8006510 <_strtod_l+0x5e4>)
 8006448:	9a07      	ldr	r2, [sp, #28]
 800644a:	18ff      	adds	r7, r7, r3
 800644c:	4b2f      	ldr	r3, [pc, #188]	; (800650c <_strtod_l+0x5e0>)
 800644e:	00d2      	lsls	r2, r2, #3
 8006450:	189d      	adds	r5, r3, r2
 8006452:	6828      	ldr	r0, [r5, #0]
 8006454:	6869      	ldr	r1, [r5, #4]
 8006456:	0032      	movs	r2, r6
 8006458:	003b      	movs	r3, r7
 800645a:	f7fb f8d9 	bl	8001610 <__aeabi_dmul>
 800645e:	4b26      	ldr	r3, [pc, #152]	; (80064f8 <_strtod_l+0x5cc>)
 8006460:	4a2c      	ldr	r2, [pc, #176]	; (8006514 <_strtod_l+0x5e8>)
 8006462:	0006      	movs	r6, r0
 8006464:	400b      	ands	r3, r1
 8006466:	4293      	cmp	r3, r2
 8006468:	d8be      	bhi.n	80063e8 <_strtod_l+0x4bc>
 800646a:	4a2b      	ldr	r2, [pc, #172]	; (8006518 <_strtod_l+0x5ec>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d913      	bls.n	8006498 <_strtod_l+0x56c>
 8006470:	2601      	movs	r6, #1
 8006472:	4f2a      	ldr	r7, [pc, #168]	; (800651c <_strtod_l+0x5f0>)
 8006474:	4276      	negs	r6, r6
 8006476:	2300      	movs	r3, #0
 8006478:	9307      	str	r3, [sp, #28]
 800647a:	e088      	b.n	800658e <_strtod_l+0x662>
 800647c:	2201      	movs	r2, #1
 800647e:	4214      	tst	r4, r2
 8006480:	d004      	beq.n	800648c <_strtod_l+0x560>
 8006482:	682a      	ldr	r2, [r5, #0]
 8006484:	686b      	ldr	r3, [r5, #4]
 8006486:	f7fb f8c3 	bl	8001610 <__aeabi_dmul>
 800648a:	2301      	movs	r3, #1
 800648c:	9a07      	ldr	r2, [sp, #28]
 800648e:	1064      	asrs	r4, r4, #1
 8006490:	3201      	adds	r2, #1
 8006492:	9207      	str	r2, [sp, #28]
 8006494:	3508      	adds	r5, #8
 8006496:	e7d0      	b.n	800643a <_strtod_l+0x50e>
 8006498:	23d4      	movs	r3, #212	; 0xd4
 800649a:	049b      	lsls	r3, r3, #18
 800649c:	18cf      	adds	r7, r1, r3
 800649e:	e7ea      	b.n	8006476 <_strtod_l+0x54a>
 80064a0:	2c00      	cmp	r4, #0
 80064a2:	d0e8      	beq.n	8006476 <_strtod_l+0x54a>
 80064a4:	4264      	negs	r4, r4
 80064a6:	230f      	movs	r3, #15
 80064a8:	0022      	movs	r2, r4
 80064aa:	401a      	ands	r2, r3
 80064ac:	421c      	tst	r4, r3
 80064ae:	d00a      	beq.n	80064c6 <_strtod_l+0x59a>
 80064b0:	4b15      	ldr	r3, [pc, #84]	; (8006508 <_strtod_l+0x5dc>)
 80064b2:	00d2      	lsls	r2, r2, #3
 80064b4:	189b      	adds	r3, r3, r2
 80064b6:	0030      	movs	r0, r6
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	0039      	movs	r1, r7
 80064be:	f7fa fcad 	bl	8000e1c <__aeabi_ddiv>
 80064c2:	0006      	movs	r6, r0
 80064c4:	000f      	movs	r7, r1
 80064c6:	1124      	asrs	r4, r4, #4
 80064c8:	d0d5      	beq.n	8006476 <_strtod_l+0x54a>
 80064ca:	2c1f      	cmp	r4, #31
 80064cc:	dd28      	ble.n	8006520 <_strtod_l+0x5f4>
 80064ce:	2300      	movs	r3, #0
 80064d0:	9305      	str	r3, [sp, #20]
 80064d2:	9306      	str	r3, [sp, #24]
 80064d4:	930d      	str	r3, [sp, #52]	; 0x34
 80064d6:	9308      	str	r3, [sp, #32]
 80064d8:	2322      	movs	r3, #34	; 0x22
 80064da:	9a04      	ldr	r2, [sp, #16]
 80064dc:	2600      	movs	r6, #0
 80064de:	6013      	str	r3, [r2, #0]
 80064e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064e2:	2700      	movs	r7, #0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d18d      	bne.n	8006404 <_strtod_l+0x4d8>
 80064e8:	e55b      	b.n	8005fa2 <_strtod_l+0x76>
 80064ea:	46c0      	nop			; (mov r8, r8)
 80064ec:	00004e1f 	.word	0x00004e1f
 80064f0:	0800a95e 	.word	0x0800a95e
 80064f4:	0800a814 	.word	0x0800a814
 80064f8:	7ff00000 	.word	0x7ff00000
 80064fc:	0800a956 	.word	0x0800a956
 8006500:	0800a995 	.word	0x0800a995
 8006504:	0800ac20 	.word	0x0800ac20
 8006508:	0800ab00 	.word	0x0800ab00
 800650c:	0800aad8 	.word	0x0800aad8
 8006510:	fcb00000 	.word	0xfcb00000
 8006514:	7ca00000 	.word	0x7ca00000
 8006518:	7c900000 	.word	0x7c900000
 800651c:	7fefffff 	.word	0x7fefffff
 8006520:	2310      	movs	r3, #16
 8006522:	0022      	movs	r2, r4
 8006524:	401a      	ands	r2, r3
 8006526:	9207      	str	r2, [sp, #28]
 8006528:	421c      	tst	r4, r3
 800652a:	d001      	beq.n	8006530 <_strtod_l+0x604>
 800652c:	335a      	adds	r3, #90	; 0x5a
 800652e:	9307      	str	r3, [sp, #28]
 8006530:	0030      	movs	r0, r6
 8006532:	0039      	movs	r1, r7
 8006534:	2300      	movs	r3, #0
 8006536:	4dc4      	ldr	r5, [pc, #784]	; (8006848 <_strtod_l+0x91c>)
 8006538:	2201      	movs	r2, #1
 800653a:	4214      	tst	r4, r2
 800653c:	d004      	beq.n	8006548 <_strtod_l+0x61c>
 800653e:	682a      	ldr	r2, [r5, #0]
 8006540:	686b      	ldr	r3, [r5, #4]
 8006542:	f7fb f865 	bl	8001610 <__aeabi_dmul>
 8006546:	2301      	movs	r3, #1
 8006548:	1064      	asrs	r4, r4, #1
 800654a:	3508      	adds	r5, #8
 800654c:	2c00      	cmp	r4, #0
 800654e:	d1f3      	bne.n	8006538 <_strtod_l+0x60c>
 8006550:	2b00      	cmp	r3, #0
 8006552:	d001      	beq.n	8006558 <_strtod_l+0x62c>
 8006554:	0006      	movs	r6, r0
 8006556:	000f      	movs	r7, r1
 8006558:	9b07      	ldr	r3, [sp, #28]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d00f      	beq.n	800657e <_strtod_l+0x652>
 800655e:	236b      	movs	r3, #107	; 0x6b
 8006560:	007a      	lsls	r2, r7, #1
 8006562:	0d52      	lsrs	r2, r2, #21
 8006564:	0039      	movs	r1, r7
 8006566:	1a9b      	subs	r3, r3, r2
 8006568:	2b00      	cmp	r3, #0
 800656a:	dd08      	ble.n	800657e <_strtod_l+0x652>
 800656c:	2b1f      	cmp	r3, #31
 800656e:	dc00      	bgt.n	8006572 <_strtod_l+0x646>
 8006570:	e121      	b.n	80067b6 <_strtod_l+0x88a>
 8006572:	2600      	movs	r6, #0
 8006574:	2b34      	cmp	r3, #52	; 0x34
 8006576:	dc00      	bgt.n	800657a <_strtod_l+0x64e>
 8006578:	e116      	b.n	80067a8 <_strtod_l+0x87c>
 800657a:	27dc      	movs	r7, #220	; 0xdc
 800657c:	04bf      	lsls	r7, r7, #18
 800657e:	2200      	movs	r2, #0
 8006580:	2300      	movs	r3, #0
 8006582:	0030      	movs	r0, r6
 8006584:	0039      	movs	r1, r7
 8006586:	f7f9 ff5f 	bl	8000448 <__aeabi_dcmpeq>
 800658a:	2800      	cmp	r0, #0
 800658c:	d19f      	bne.n	80064ce <_strtod_l+0x5a2>
 800658e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006590:	9a08      	ldr	r2, [sp, #32]
 8006592:	9300      	str	r3, [sp, #0]
 8006594:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006596:	9b05      	ldr	r3, [sp, #20]
 8006598:	9804      	ldr	r0, [sp, #16]
 800659a:	f002 fee5 	bl	8009368 <__s2b>
 800659e:	900d      	str	r0, [sp, #52]	; 0x34
 80065a0:	2800      	cmp	r0, #0
 80065a2:	d100      	bne.n	80065a6 <_strtod_l+0x67a>
 80065a4:	e720      	b.n	80063e8 <_strtod_l+0x4bc>
 80065a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065a8:	9906      	ldr	r1, [sp, #24]
 80065aa:	17da      	asrs	r2, r3, #31
 80065ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80065ae:	1a5b      	subs	r3, r3, r1
 80065b0:	401a      	ands	r2, r3
 80065b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065b4:	9215      	str	r2, [sp, #84]	; 0x54
 80065b6:	43db      	mvns	r3, r3
 80065b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065ba:	17db      	asrs	r3, r3, #31
 80065bc:	401a      	ands	r2, r3
 80065be:	2300      	movs	r3, #0
 80065c0:	9218      	str	r2, [sp, #96]	; 0x60
 80065c2:	9305      	str	r3, [sp, #20]
 80065c4:	9306      	str	r3, [sp, #24]
 80065c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065c8:	9804      	ldr	r0, [sp, #16]
 80065ca:	6859      	ldr	r1, [r3, #4]
 80065cc:	f002 fe20 	bl	8009210 <_Balloc>
 80065d0:	9008      	str	r0, [sp, #32]
 80065d2:	2800      	cmp	r0, #0
 80065d4:	d100      	bne.n	80065d8 <_strtod_l+0x6ac>
 80065d6:	e70c      	b.n	80063f2 <_strtod_l+0x4c6>
 80065d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065da:	300c      	adds	r0, #12
 80065dc:	0019      	movs	r1, r3
 80065de:	691a      	ldr	r2, [r3, #16]
 80065e0:	310c      	adds	r1, #12
 80065e2:	3202      	adds	r2, #2
 80065e4:	0092      	lsls	r2, r2, #2
 80065e6:	f001 fba9 	bl	8007d3c <memcpy>
 80065ea:	ab1e      	add	r3, sp, #120	; 0x78
 80065ec:	9301      	str	r3, [sp, #4]
 80065ee:	ab1d      	add	r3, sp, #116	; 0x74
 80065f0:	9300      	str	r3, [sp, #0]
 80065f2:	0032      	movs	r2, r6
 80065f4:	003b      	movs	r3, r7
 80065f6:	9804      	ldr	r0, [sp, #16]
 80065f8:	9610      	str	r6, [sp, #64]	; 0x40
 80065fa:	9711      	str	r7, [sp, #68]	; 0x44
 80065fc:	f003 f9f6 	bl	80099ec <__d2b>
 8006600:	901c      	str	r0, [sp, #112]	; 0x70
 8006602:	2800      	cmp	r0, #0
 8006604:	d100      	bne.n	8006608 <_strtod_l+0x6dc>
 8006606:	e6f4      	b.n	80063f2 <_strtod_l+0x4c6>
 8006608:	2101      	movs	r1, #1
 800660a:	9804      	ldr	r0, [sp, #16]
 800660c:	f002 ff40 	bl	8009490 <__i2b>
 8006610:	9006      	str	r0, [sp, #24]
 8006612:	2800      	cmp	r0, #0
 8006614:	d100      	bne.n	8006618 <_strtod_l+0x6ec>
 8006616:	e6ec      	b.n	80063f2 <_strtod_l+0x4c6>
 8006618:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800661a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800661c:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800661e:	1ad4      	subs	r4, r2, r3
 8006620:	2b00      	cmp	r3, #0
 8006622:	db01      	blt.n	8006628 <_strtod_l+0x6fc>
 8006624:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8006626:	195d      	adds	r5, r3, r5
 8006628:	9907      	ldr	r1, [sp, #28]
 800662a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800662c:	1a5b      	subs	r3, r3, r1
 800662e:	2136      	movs	r1, #54	; 0x36
 8006630:	189b      	adds	r3, r3, r2
 8006632:	1a8a      	subs	r2, r1, r2
 8006634:	4985      	ldr	r1, [pc, #532]	; (800684c <_strtod_l+0x920>)
 8006636:	2001      	movs	r0, #1
 8006638:	468c      	mov	ip, r1
 800663a:	2100      	movs	r1, #0
 800663c:	3b01      	subs	r3, #1
 800663e:	9114      	str	r1, [sp, #80]	; 0x50
 8006640:	9012      	str	r0, [sp, #72]	; 0x48
 8006642:	4563      	cmp	r3, ip
 8006644:	da07      	bge.n	8006656 <_strtod_l+0x72a>
 8006646:	4661      	mov	r1, ip
 8006648:	1ac9      	subs	r1, r1, r3
 800664a:	1a52      	subs	r2, r2, r1
 800664c:	291f      	cmp	r1, #31
 800664e:	dd00      	ble.n	8006652 <_strtod_l+0x726>
 8006650:	e0b6      	b.n	80067c0 <_strtod_l+0x894>
 8006652:	4088      	lsls	r0, r1
 8006654:	9012      	str	r0, [sp, #72]	; 0x48
 8006656:	18ab      	adds	r3, r5, r2
 8006658:	930c      	str	r3, [sp, #48]	; 0x30
 800665a:	18a4      	adds	r4, r4, r2
 800665c:	9b07      	ldr	r3, [sp, #28]
 800665e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006660:	191c      	adds	r4, r3, r4
 8006662:	002b      	movs	r3, r5
 8006664:	4295      	cmp	r5, r2
 8006666:	dd00      	ble.n	800666a <_strtod_l+0x73e>
 8006668:	0013      	movs	r3, r2
 800666a:	42a3      	cmp	r3, r4
 800666c:	dd00      	ble.n	8006670 <_strtod_l+0x744>
 800666e:	0023      	movs	r3, r4
 8006670:	2b00      	cmp	r3, #0
 8006672:	dd04      	ble.n	800667e <_strtod_l+0x752>
 8006674:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006676:	1ae4      	subs	r4, r4, r3
 8006678:	1ad2      	subs	r2, r2, r3
 800667a:	920c      	str	r2, [sp, #48]	; 0x30
 800667c:	1aed      	subs	r5, r5, r3
 800667e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006680:	2b00      	cmp	r3, #0
 8006682:	dd17      	ble.n	80066b4 <_strtod_l+0x788>
 8006684:	001a      	movs	r2, r3
 8006686:	9906      	ldr	r1, [sp, #24]
 8006688:	9804      	ldr	r0, [sp, #16]
 800668a:	f002 ffc9 	bl	8009620 <__pow5mult>
 800668e:	9006      	str	r0, [sp, #24]
 8006690:	2800      	cmp	r0, #0
 8006692:	d100      	bne.n	8006696 <_strtod_l+0x76a>
 8006694:	e6ad      	b.n	80063f2 <_strtod_l+0x4c6>
 8006696:	0001      	movs	r1, r0
 8006698:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800669a:	9804      	ldr	r0, [sp, #16]
 800669c:	f002 ff10 	bl	80094c0 <__multiply>
 80066a0:	900e      	str	r0, [sp, #56]	; 0x38
 80066a2:	2800      	cmp	r0, #0
 80066a4:	d100      	bne.n	80066a8 <_strtod_l+0x77c>
 80066a6:	e6a4      	b.n	80063f2 <_strtod_l+0x4c6>
 80066a8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80066aa:	9804      	ldr	r0, [sp, #16]
 80066ac:	f002 fdf4 	bl	8009298 <_Bfree>
 80066b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80066b2:	931c      	str	r3, [sp, #112]	; 0x70
 80066b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	dd00      	ble.n	80066bc <_strtod_l+0x790>
 80066ba:	e087      	b.n	80067cc <_strtod_l+0x8a0>
 80066bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066be:	2b00      	cmp	r3, #0
 80066c0:	dd08      	ble.n	80066d4 <_strtod_l+0x7a8>
 80066c2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80066c4:	9908      	ldr	r1, [sp, #32]
 80066c6:	9804      	ldr	r0, [sp, #16]
 80066c8:	f002 ffaa 	bl	8009620 <__pow5mult>
 80066cc:	9008      	str	r0, [sp, #32]
 80066ce:	2800      	cmp	r0, #0
 80066d0:	d100      	bne.n	80066d4 <_strtod_l+0x7a8>
 80066d2:	e68e      	b.n	80063f2 <_strtod_l+0x4c6>
 80066d4:	2c00      	cmp	r4, #0
 80066d6:	dd08      	ble.n	80066ea <_strtod_l+0x7be>
 80066d8:	0022      	movs	r2, r4
 80066da:	9908      	ldr	r1, [sp, #32]
 80066dc:	9804      	ldr	r0, [sp, #16]
 80066de:	f002 fffb 	bl	80096d8 <__lshift>
 80066e2:	9008      	str	r0, [sp, #32]
 80066e4:	2800      	cmp	r0, #0
 80066e6:	d100      	bne.n	80066ea <_strtod_l+0x7be>
 80066e8:	e683      	b.n	80063f2 <_strtod_l+0x4c6>
 80066ea:	2d00      	cmp	r5, #0
 80066ec:	dd08      	ble.n	8006700 <_strtod_l+0x7d4>
 80066ee:	002a      	movs	r2, r5
 80066f0:	9906      	ldr	r1, [sp, #24]
 80066f2:	9804      	ldr	r0, [sp, #16]
 80066f4:	f002 fff0 	bl	80096d8 <__lshift>
 80066f8:	9006      	str	r0, [sp, #24]
 80066fa:	2800      	cmp	r0, #0
 80066fc:	d100      	bne.n	8006700 <_strtod_l+0x7d4>
 80066fe:	e678      	b.n	80063f2 <_strtod_l+0x4c6>
 8006700:	9a08      	ldr	r2, [sp, #32]
 8006702:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006704:	9804      	ldr	r0, [sp, #16]
 8006706:	f003 f871 	bl	80097ec <__mdiff>
 800670a:	9005      	str	r0, [sp, #20]
 800670c:	2800      	cmp	r0, #0
 800670e:	d100      	bne.n	8006712 <_strtod_l+0x7e6>
 8006710:	e66f      	b.n	80063f2 <_strtod_l+0x4c6>
 8006712:	2200      	movs	r2, #0
 8006714:	68c3      	ldr	r3, [r0, #12]
 8006716:	9906      	ldr	r1, [sp, #24]
 8006718:	60c2      	str	r2, [r0, #12]
 800671a:	930c      	str	r3, [sp, #48]	; 0x30
 800671c:	f003 f84a 	bl	80097b4 <__mcmp>
 8006720:	2800      	cmp	r0, #0
 8006722:	da5d      	bge.n	80067e0 <_strtod_l+0x8b4>
 8006724:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006726:	4333      	orrs	r3, r6
 8006728:	d000      	beq.n	800672c <_strtod_l+0x800>
 800672a:	e088      	b.n	800683e <_strtod_l+0x912>
 800672c:	033b      	lsls	r3, r7, #12
 800672e:	d000      	beq.n	8006732 <_strtod_l+0x806>
 8006730:	e085      	b.n	800683e <_strtod_l+0x912>
 8006732:	22d6      	movs	r2, #214	; 0xd6
 8006734:	4b46      	ldr	r3, [pc, #280]	; (8006850 <_strtod_l+0x924>)
 8006736:	04d2      	lsls	r2, r2, #19
 8006738:	403b      	ands	r3, r7
 800673a:	4293      	cmp	r3, r2
 800673c:	d97f      	bls.n	800683e <_strtod_l+0x912>
 800673e:	9b05      	ldr	r3, [sp, #20]
 8006740:	695b      	ldr	r3, [r3, #20]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d103      	bne.n	800674e <_strtod_l+0x822>
 8006746:	9b05      	ldr	r3, [sp, #20]
 8006748:	691b      	ldr	r3, [r3, #16]
 800674a:	2b01      	cmp	r3, #1
 800674c:	dd77      	ble.n	800683e <_strtod_l+0x912>
 800674e:	9905      	ldr	r1, [sp, #20]
 8006750:	2201      	movs	r2, #1
 8006752:	9804      	ldr	r0, [sp, #16]
 8006754:	f002 ffc0 	bl	80096d8 <__lshift>
 8006758:	9906      	ldr	r1, [sp, #24]
 800675a:	9005      	str	r0, [sp, #20]
 800675c:	f003 f82a 	bl	80097b4 <__mcmp>
 8006760:	2800      	cmp	r0, #0
 8006762:	dd6c      	ble.n	800683e <_strtod_l+0x912>
 8006764:	9907      	ldr	r1, [sp, #28]
 8006766:	003b      	movs	r3, r7
 8006768:	4a39      	ldr	r2, [pc, #228]	; (8006850 <_strtod_l+0x924>)
 800676a:	2900      	cmp	r1, #0
 800676c:	d100      	bne.n	8006770 <_strtod_l+0x844>
 800676e:	e094      	b.n	800689a <_strtod_l+0x96e>
 8006770:	0011      	movs	r1, r2
 8006772:	20d6      	movs	r0, #214	; 0xd6
 8006774:	4039      	ands	r1, r7
 8006776:	04c0      	lsls	r0, r0, #19
 8006778:	4281      	cmp	r1, r0
 800677a:	dd00      	ble.n	800677e <_strtod_l+0x852>
 800677c:	e08d      	b.n	800689a <_strtod_l+0x96e>
 800677e:	23dc      	movs	r3, #220	; 0xdc
 8006780:	049b      	lsls	r3, r3, #18
 8006782:	4299      	cmp	r1, r3
 8006784:	dc00      	bgt.n	8006788 <_strtod_l+0x85c>
 8006786:	e6a7      	b.n	80064d8 <_strtod_l+0x5ac>
 8006788:	0030      	movs	r0, r6
 800678a:	0039      	movs	r1, r7
 800678c:	4b31      	ldr	r3, [pc, #196]	; (8006854 <_strtod_l+0x928>)
 800678e:	2200      	movs	r2, #0
 8006790:	f7fa ff3e 	bl	8001610 <__aeabi_dmul>
 8006794:	4b2e      	ldr	r3, [pc, #184]	; (8006850 <_strtod_l+0x924>)
 8006796:	0006      	movs	r6, r0
 8006798:	000f      	movs	r7, r1
 800679a:	420b      	tst	r3, r1
 800679c:	d000      	beq.n	80067a0 <_strtod_l+0x874>
 800679e:	e631      	b.n	8006404 <_strtod_l+0x4d8>
 80067a0:	2322      	movs	r3, #34	; 0x22
 80067a2:	9a04      	ldr	r2, [sp, #16]
 80067a4:	6013      	str	r3, [r2, #0]
 80067a6:	e62d      	b.n	8006404 <_strtod_l+0x4d8>
 80067a8:	234b      	movs	r3, #75	; 0x4b
 80067aa:	1a9a      	subs	r2, r3, r2
 80067ac:	3b4c      	subs	r3, #76	; 0x4c
 80067ae:	4093      	lsls	r3, r2
 80067b0:	4019      	ands	r1, r3
 80067b2:	000f      	movs	r7, r1
 80067b4:	e6e3      	b.n	800657e <_strtod_l+0x652>
 80067b6:	2201      	movs	r2, #1
 80067b8:	4252      	negs	r2, r2
 80067ba:	409a      	lsls	r2, r3
 80067bc:	4016      	ands	r6, r2
 80067be:	e6de      	b.n	800657e <_strtod_l+0x652>
 80067c0:	4925      	ldr	r1, [pc, #148]	; (8006858 <_strtod_l+0x92c>)
 80067c2:	1acb      	subs	r3, r1, r3
 80067c4:	0001      	movs	r1, r0
 80067c6:	4099      	lsls	r1, r3
 80067c8:	9114      	str	r1, [sp, #80]	; 0x50
 80067ca:	e743      	b.n	8006654 <_strtod_l+0x728>
 80067cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067ce:	991c      	ldr	r1, [sp, #112]	; 0x70
 80067d0:	9804      	ldr	r0, [sp, #16]
 80067d2:	f002 ff81 	bl	80096d8 <__lshift>
 80067d6:	901c      	str	r0, [sp, #112]	; 0x70
 80067d8:	2800      	cmp	r0, #0
 80067da:	d000      	beq.n	80067de <_strtod_l+0x8b2>
 80067dc:	e76e      	b.n	80066bc <_strtod_l+0x790>
 80067de:	e608      	b.n	80063f2 <_strtod_l+0x4c6>
 80067e0:	970e      	str	r7, [sp, #56]	; 0x38
 80067e2:	2800      	cmp	r0, #0
 80067e4:	d177      	bne.n	80068d6 <_strtod_l+0x9aa>
 80067e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067e8:	033b      	lsls	r3, r7, #12
 80067ea:	0b1b      	lsrs	r3, r3, #12
 80067ec:	2a00      	cmp	r2, #0
 80067ee:	d039      	beq.n	8006864 <_strtod_l+0x938>
 80067f0:	4a1a      	ldr	r2, [pc, #104]	; (800685c <_strtod_l+0x930>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d139      	bne.n	800686a <_strtod_l+0x93e>
 80067f6:	2101      	movs	r1, #1
 80067f8:	9b07      	ldr	r3, [sp, #28]
 80067fa:	4249      	negs	r1, r1
 80067fc:	0032      	movs	r2, r6
 80067fe:	0008      	movs	r0, r1
 8006800:	2b00      	cmp	r3, #0
 8006802:	d00b      	beq.n	800681c <_strtod_l+0x8f0>
 8006804:	24d4      	movs	r4, #212	; 0xd4
 8006806:	4b12      	ldr	r3, [pc, #72]	; (8006850 <_strtod_l+0x924>)
 8006808:	0008      	movs	r0, r1
 800680a:	403b      	ands	r3, r7
 800680c:	04e4      	lsls	r4, r4, #19
 800680e:	42a3      	cmp	r3, r4
 8006810:	d804      	bhi.n	800681c <_strtod_l+0x8f0>
 8006812:	306c      	adds	r0, #108	; 0x6c
 8006814:	0d1b      	lsrs	r3, r3, #20
 8006816:	1ac3      	subs	r3, r0, r3
 8006818:	4099      	lsls	r1, r3
 800681a:	0008      	movs	r0, r1
 800681c:	4282      	cmp	r2, r0
 800681e:	d124      	bne.n	800686a <_strtod_l+0x93e>
 8006820:	4b0f      	ldr	r3, [pc, #60]	; (8006860 <_strtod_l+0x934>)
 8006822:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006824:	4299      	cmp	r1, r3
 8006826:	d102      	bne.n	800682e <_strtod_l+0x902>
 8006828:	3201      	adds	r2, #1
 800682a:	d100      	bne.n	800682e <_strtod_l+0x902>
 800682c:	e5e1      	b.n	80063f2 <_strtod_l+0x4c6>
 800682e:	4b08      	ldr	r3, [pc, #32]	; (8006850 <_strtod_l+0x924>)
 8006830:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006832:	2600      	movs	r6, #0
 8006834:	401a      	ands	r2, r3
 8006836:	0013      	movs	r3, r2
 8006838:	2280      	movs	r2, #128	; 0x80
 800683a:	0352      	lsls	r2, r2, #13
 800683c:	189f      	adds	r7, r3, r2
 800683e:	9b07      	ldr	r3, [sp, #28]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d1a1      	bne.n	8006788 <_strtod_l+0x85c>
 8006844:	e5de      	b.n	8006404 <_strtod_l+0x4d8>
 8006846:	46c0      	nop			; (mov r8, r8)
 8006848:	0800a828 	.word	0x0800a828
 800684c:	fffffc02 	.word	0xfffffc02
 8006850:	7ff00000 	.word	0x7ff00000
 8006854:	39500000 	.word	0x39500000
 8006858:	fffffbe2 	.word	0xfffffbe2
 800685c:	000fffff 	.word	0x000fffff
 8006860:	7fefffff 	.word	0x7fefffff
 8006864:	4333      	orrs	r3, r6
 8006866:	d100      	bne.n	800686a <_strtod_l+0x93e>
 8006868:	e77c      	b.n	8006764 <_strtod_l+0x838>
 800686a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800686c:	2b00      	cmp	r3, #0
 800686e:	d01d      	beq.n	80068ac <_strtod_l+0x980>
 8006870:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006872:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006874:	4213      	tst	r3, r2
 8006876:	d0e2      	beq.n	800683e <_strtod_l+0x912>
 8006878:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800687a:	0030      	movs	r0, r6
 800687c:	0039      	movs	r1, r7
 800687e:	9a07      	ldr	r2, [sp, #28]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d017      	beq.n	80068b4 <_strtod_l+0x988>
 8006884:	f7ff fb3a 	bl	8005efc <sulp>
 8006888:	0002      	movs	r2, r0
 800688a:	000b      	movs	r3, r1
 800688c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800688e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006890:	f7f9 ff64 	bl	800075c <__aeabi_dadd>
 8006894:	0006      	movs	r6, r0
 8006896:	000f      	movs	r7, r1
 8006898:	e7d1      	b.n	800683e <_strtod_l+0x912>
 800689a:	2601      	movs	r6, #1
 800689c:	4013      	ands	r3, r2
 800689e:	4a98      	ldr	r2, [pc, #608]	; (8006b00 <_strtod_l+0xbd4>)
 80068a0:	4276      	negs	r6, r6
 80068a2:	189b      	adds	r3, r3, r2
 80068a4:	4a97      	ldr	r2, [pc, #604]	; (8006b04 <_strtod_l+0xbd8>)
 80068a6:	431a      	orrs	r2, r3
 80068a8:	0017      	movs	r7, r2
 80068aa:	e7c8      	b.n	800683e <_strtod_l+0x912>
 80068ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80068ae:	4233      	tst	r3, r6
 80068b0:	d0c5      	beq.n	800683e <_strtod_l+0x912>
 80068b2:	e7e1      	b.n	8006878 <_strtod_l+0x94c>
 80068b4:	f7ff fb22 	bl	8005efc <sulp>
 80068b8:	0002      	movs	r2, r0
 80068ba:	000b      	movs	r3, r1
 80068bc:	9810      	ldr	r0, [sp, #64]	; 0x40
 80068be:	9911      	ldr	r1, [sp, #68]	; 0x44
 80068c0:	f7fb f968 	bl	8001b94 <__aeabi_dsub>
 80068c4:	2200      	movs	r2, #0
 80068c6:	2300      	movs	r3, #0
 80068c8:	0006      	movs	r6, r0
 80068ca:	000f      	movs	r7, r1
 80068cc:	f7f9 fdbc 	bl	8000448 <__aeabi_dcmpeq>
 80068d0:	2800      	cmp	r0, #0
 80068d2:	d0b4      	beq.n	800683e <_strtod_l+0x912>
 80068d4:	e600      	b.n	80064d8 <_strtod_l+0x5ac>
 80068d6:	9906      	ldr	r1, [sp, #24]
 80068d8:	9805      	ldr	r0, [sp, #20]
 80068da:	f003 f8e7 	bl	8009aac <__ratio>
 80068de:	2380      	movs	r3, #128	; 0x80
 80068e0:	2200      	movs	r2, #0
 80068e2:	05db      	lsls	r3, r3, #23
 80068e4:	0004      	movs	r4, r0
 80068e6:	000d      	movs	r5, r1
 80068e8:	f7f9 fdbe 	bl	8000468 <__aeabi_dcmple>
 80068ec:	2800      	cmp	r0, #0
 80068ee:	d06d      	beq.n	80069cc <_strtod_l+0xaa0>
 80068f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d000      	beq.n	80068f8 <_strtod_l+0x9cc>
 80068f6:	e07e      	b.n	80069f6 <_strtod_l+0xaca>
 80068f8:	2e00      	cmp	r6, #0
 80068fa:	d158      	bne.n	80069ae <_strtod_l+0xa82>
 80068fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068fe:	031b      	lsls	r3, r3, #12
 8006900:	d000      	beq.n	8006904 <_strtod_l+0x9d8>
 8006902:	e07f      	b.n	8006a04 <_strtod_l+0xad8>
 8006904:	2200      	movs	r2, #0
 8006906:	0020      	movs	r0, r4
 8006908:	0029      	movs	r1, r5
 800690a:	4b7f      	ldr	r3, [pc, #508]	; (8006b08 <_strtod_l+0xbdc>)
 800690c:	f7f9 fda2 	bl	8000454 <__aeabi_dcmplt>
 8006910:	2800      	cmp	r0, #0
 8006912:	d158      	bne.n	80069c6 <_strtod_l+0xa9a>
 8006914:	0020      	movs	r0, r4
 8006916:	0029      	movs	r1, r5
 8006918:	2200      	movs	r2, #0
 800691a:	4b7c      	ldr	r3, [pc, #496]	; (8006b0c <_strtod_l+0xbe0>)
 800691c:	f7fa fe78 	bl	8001610 <__aeabi_dmul>
 8006920:	0004      	movs	r4, r0
 8006922:	000d      	movs	r5, r1
 8006924:	2380      	movs	r3, #128	; 0x80
 8006926:	061b      	lsls	r3, r3, #24
 8006928:	940a      	str	r4, [sp, #40]	; 0x28
 800692a:	18eb      	adds	r3, r5, r3
 800692c:	930b      	str	r3, [sp, #44]	; 0x2c
 800692e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006930:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006932:	9212      	str	r2, [sp, #72]	; 0x48
 8006934:	9313      	str	r3, [sp, #76]	; 0x4c
 8006936:	4a76      	ldr	r2, [pc, #472]	; (8006b10 <_strtod_l+0xbe4>)
 8006938:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800693a:	4013      	ands	r3, r2
 800693c:	9314      	str	r3, [sp, #80]	; 0x50
 800693e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006940:	4b74      	ldr	r3, [pc, #464]	; (8006b14 <_strtod_l+0xbe8>)
 8006942:	429a      	cmp	r2, r3
 8006944:	d000      	beq.n	8006948 <_strtod_l+0xa1c>
 8006946:	e091      	b.n	8006a6c <_strtod_l+0xb40>
 8006948:	4a73      	ldr	r2, [pc, #460]	; (8006b18 <_strtod_l+0xbec>)
 800694a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800694c:	4694      	mov	ip, r2
 800694e:	4463      	add	r3, ip
 8006950:	001f      	movs	r7, r3
 8006952:	0030      	movs	r0, r6
 8006954:	0019      	movs	r1, r3
 8006956:	f002 ffe1 	bl	800991c <__ulp>
 800695a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800695c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800695e:	f7fa fe57 	bl	8001610 <__aeabi_dmul>
 8006962:	0032      	movs	r2, r6
 8006964:	003b      	movs	r3, r7
 8006966:	f7f9 fef9 	bl	800075c <__aeabi_dadd>
 800696a:	4a69      	ldr	r2, [pc, #420]	; (8006b10 <_strtod_l+0xbe4>)
 800696c:	4b6b      	ldr	r3, [pc, #428]	; (8006b1c <_strtod_l+0xbf0>)
 800696e:	0006      	movs	r6, r0
 8006970:	400a      	ands	r2, r1
 8006972:	429a      	cmp	r2, r3
 8006974:	d949      	bls.n	8006a0a <_strtod_l+0xade>
 8006976:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006978:	4b69      	ldr	r3, [pc, #420]	; (8006b20 <_strtod_l+0xbf4>)
 800697a:	429a      	cmp	r2, r3
 800697c:	d103      	bne.n	8006986 <_strtod_l+0xa5a>
 800697e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006980:	3301      	adds	r3, #1
 8006982:	d100      	bne.n	8006986 <_strtod_l+0xa5a>
 8006984:	e535      	b.n	80063f2 <_strtod_l+0x4c6>
 8006986:	2601      	movs	r6, #1
 8006988:	4f65      	ldr	r7, [pc, #404]	; (8006b20 <_strtod_l+0xbf4>)
 800698a:	4276      	negs	r6, r6
 800698c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800698e:	9804      	ldr	r0, [sp, #16]
 8006990:	f002 fc82 	bl	8009298 <_Bfree>
 8006994:	9908      	ldr	r1, [sp, #32]
 8006996:	9804      	ldr	r0, [sp, #16]
 8006998:	f002 fc7e 	bl	8009298 <_Bfree>
 800699c:	9906      	ldr	r1, [sp, #24]
 800699e:	9804      	ldr	r0, [sp, #16]
 80069a0:	f002 fc7a 	bl	8009298 <_Bfree>
 80069a4:	9905      	ldr	r1, [sp, #20]
 80069a6:	9804      	ldr	r0, [sp, #16]
 80069a8:	f002 fc76 	bl	8009298 <_Bfree>
 80069ac:	e60b      	b.n	80065c6 <_strtod_l+0x69a>
 80069ae:	2e01      	cmp	r6, #1
 80069b0:	d103      	bne.n	80069ba <_strtod_l+0xa8e>
 80069b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d100      	bne.n	80069ba <_strtod_l+0xa8e>
 80069b8:	e58e      	b.n	80064d8 <_strtod_l+0x5ac>
 80069ba:	2300      	movs	r3, #0
 80069bc:	4c59      	ldr	r4, [pc, #356]	; (8006b24 <_strtod_l+0xbf8>)
 80069be:	930a      	str	r3, [sp, #40]	; 0x28
 80069c0:	940b      	str	r4, [sp, #44]	; 0x2c
 80069c2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80069c4:	e01c      	b.n	8006a00 <_strtod_l+0xad4>
 80069c6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80069c8:	4d50      	ldr	r5, [pc, #320]	; (8006b0c <_strtod_l+0xbe0>)
 80069ca:	e7ab      	b.n	8006924 <_strtod_l+0x9f8>
 80069cc:	2200      	movs	r2, #0
 80069ce:	0020      	movs	r0, r4
 80069d0:	0029      	movs	r1, r5
 80069d2:	4b4e      	ldr	r3, [pc, #312]	; (8006b0c <_strtod_l+0xbe0>)
 80069d4:	f7fa fe1c 	bl	8001610 <__aeabi_dmul>
 80069d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069da:	0004      	movs	r4, r0
 80069dc:	000b      	movs	r3, r1
 80069de:	000d      	movs	r5, r1
 80069e0:	2a00      	cmp	r2, #0
 80069e2:	d104      	bne.n	80069ee <_strtod_l+0xac2>
 80069e4:	2280      	movs	r2, #128	; 0x80
 80069e6:	0612      	lsls	r2, r2, #24
 80069e8:	900a      	str	r0, [sp, #40]	; 0x28
 80069ea:	188b      	adds	r3, r1, r2
 80069ec:	e79e      	b.n	800692c <_strtod_l+0xa00>
 80069ee:	0002      	movs	r2, r0
 80069f0:	920a      	str	r2, [sp, #40]	; 0x28
 80069f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80069f4:	e79b      	b.n	800692e <_strtod_l+0xa02>
 80069f6:	2300      	movs	r3, #0
 80069f8:	4c43      	ldr	r4, [pc, #268]	; (8006b08 <_strtod_l+0xbdc>)
 80069fa:	930a      	str	r3, [sp, #40]	; 0x28
 80069fc:	940b      	str	r4, [sp, #44]	; 0x2c
 80069fe:	2400      	movs	r4, #0
 8006a00:	4d41      	ldr	r5, [pc, #260]	; (8006b08 <_strtod_l+0xbdc>)
 8006a02:	e794      	b.n	800692e <_strtod_l+0xa02>
 8006a04:	2300      	movs	r3, #0
 8006a06:	4c47      	ldr	r4, [pc, #284]	; (8006b24 <_strtod_l+0xbf8>)
 8006a08:	e7f7      	b.n	80069fa <_strtod_l+0xace>
 8006a0a:	23d4      	movs	r3, #212	; 0xd4
 8006a0c:	049b      	lsls	r3, r3, #18
 8006a0e:	18cf      	adds	r7, r1, r3
 8006a10:	9b07      	ldr	r3, [sp, #28]
 8006a12:	970e      	str	r7, [sp, #56]	; 0x38
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d1b9      	bne.n	800698c <_strtod_l+0xa60>
 8006a18:	4b3d      	ldr	r3, [pc, #244]	; (8006b10 <_strtod_l+0xbe4>)
 8006a1a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006a1c:	403b      	ands	r3, r7
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	d1b4      	bne.n	800698c <_strtod_l+0xa60>
 8006a22:	0020      	movs	r0, r4
 8006a24:	0029      	movs	r1, r5
 8006a26:	f7f9 fd7b 	bl	8000520 <__aeabi_d2lz>
 8006a2a:	f7f9 fdb5 	bl	8000598 <__aeabi_l2d>
 8006a2e:	0002      	movs	r2, r0
 8006a30:	000b      	movs	r3, r1
 8006a32:	0020      	movs	r0, r4
 8006a34:	0029      	movs	r1, r5
 8006a36:	f7fb f8ad 	bl	8001b94 <__aeabi_dsub>
 8006a3a:	033b      	lsls	r3, r7, #12
 8006a3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a3e:	0b1b      	lsrs	r3, r3, #12
 8006a40:	4333      	orrs	r3, r6
 8006a42:	4313      	orrs	r3, r2
 8006a44:	0004      	movs	r4, r0
 8006a46:	000d      	movs	r5, r1
 8006a48:	4a37      	ldr	r2, [pc, #220]	; (8006b28 <_strtod_l+0xbfc>)
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d054      	beq.n	8006af8 <_strtod_l+0xbcc>
 8006a4e:	4b37      	ldr	r3, [pc, #220]	; (8006b2c <_strtod_l+0xc00>)
 8006a50:	f7f9 fd00 	bl	8000454 <__aeabi_dcmplt>
 8006a54:	2800      	cmp	r0, #0
 8006a56:	d000      	beq.n	8006a5a <_strtod_l+0xb2e>
 8006a58:	e4d4      	b.n	8006404 <_strtod_l+0x4d8>
 8006a5a:	0020      	movs	r0, r4
 8006a5c:	0029      	movs	r1, r5
 8006a5e:	4a34      	ldr	r2, [pc, #208]	; (8006b30 <_strtod_l+0xc04>)
 8006a60:	4b2a      	ldr	r3, [pc, #168]	; (8006b0c <_strtod_l+0xbe0>)
 8006a62:	f7f9 fd0b 	bl	800047c <__aeabi_dcmpgt>
 8006a66:	2800      	cmp	r0, #0
 8006a68:	d090      	beq.n	800698c <_strtod_l+0xa60>
 8006a6a:	e4cb      	b.n	8006404 <_strtod_l+0x4d8>
 8006a6c:	9b07      	ldr	r3, [sp, #28]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d02b      	beq.n	8006aca <_strtod_l+0xb9e>
 8006a72:	23d4      	movs	r3, #212	; 0xd4
 8006a74:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006a76:	04db      	lsls	r3, r3, #19
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	d826      	bhi.n	8006aca <_strtod_l+0xb9e>
 8006a7c:	0020      	movs	r0, r4
 8006a7e:	0029      	movs	r1, r5
 8006a80:	4a2c      	ldr	r2, [pc, #176]	; (8006b34 <_strtod_l+0xc08>)
 8006a82:	4b2d      	ldr	r3, [pc, #180]	; (8006b38 <_strtod_l+0xc0c>)
 8006a84:	f7f9 fcf0 	bl	8000468 <__aeabi_dcmple>
 8006a88:	2800      	cmp	r0, #0
 8006a8a:	d017      	beq.n	8006abc <_strtod_l+0xb90>
 8006a8c:	0020      	movs	r0, r4
 8006a8e:	0029      	movs	r1, r5
 8006a90:	f7f9 fd28 	bl	80004e4 <__aeabi_d2uiz>
 8006a94:	2800      	cmp	r0, #0
 8006a96:	d100      	bne.n	8006a9a <_strtod_l+0xb6e>
 8006a98:	3001      	adds	r0, #1
 8006a9a:	f7fb fc81 	bl	80023a0 <__aeabi_ui2d>
 8006a9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006aa0:	0004      	movs	r4, r0
 8006aa2:	000b      	movs	r3, r1
 8006aa4:	000d      	movs	r5, r1
 8006aa6:	2a00      	cmp	r2, #0
 8006aa8:	d122      	bne.n	8006af0 <_strtod_l+0xbc4>
 8006aaa:	2280      	movs	r2, #128	; 0x80
 8006aac:	0612      	lsls	r2, r2, #24
 8006aae:	188b      	adds	r3, r1, r2
 8006ab0:	9016      	str	r0, [sp, #88]	; 0x58
 8006ab2:	9317      	str	r3, [sp, #92]	; 0x5c
 8006ab4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006ab6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006ab8:	9212      	str	r2, [sp, #72]	; 0x48
 8006aba:	9313      	str	r3, [sp, #76]	; 0x4c
 8006abc:	22d6      	movs	r2, #214	; 0xd6
 8006abe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ac0:	04d2      	lsls	r2, r2, #19
 8006ac2:	189b      	adds	r3, r3, r2
 8006ac4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006ac6:	1a9b      	subs	r3, r3, r2
 8006ac8:	9313      	str	r3, [sp, #76]	; 0x4c
 8006aca:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006acc:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006ace:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8006ad0:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8006ad2:	f002 ff23 	bl	800991c <__ulp>
 8006ad6:	0002      	movs	r2, r0
 8006ad8:	000b      	movs	r3, r1
 8006ada:	0030      	movs	r0, r6
 8006adc:	0039      	movs	r1, r7
 8006ade:	f7fa fd97 	bl	8001610 <__aeabi_dmul>
 8006ae2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006ae4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ae6:	f7f9 fe39 	bl	800075c <__aeabi_dadd>
 8006aea:	0006      	movs	r6, r0
 8006aec:	000f      	movs	r7, r1
 8006aee:	e78f      	b.n	8006a10 <_strtod_l+0xae4>
 8006af0:	0002      	movs	r2, r0
 8006af2:	9216      	str	r2, [sp, #88]	; 0x58
 8006af4:	9317      	str	r3, [sp, #92]	; 0x5c
 8006af6:	e7dd      	b.n	8006ab4 <_strtod_l+0xb88>
 8006af8:	4b10      	ldr	r3, [pc, #64]	; (8006b3c <_strtod_l+0xc10>)
 8006afa:	f7f9 fcab 	bl	8000454 <__aeabi_dcmplt>
 8006afe:	e7b2      	b.n	8006a66 <_strtod_l+0xb3a>
 8006b00:	fff00000 	.word	0xfff00000
 8006b04:	000fffff 	.word	0x000fffff
 8006b08:	3ff00000 	.word	0x3ff00000
 8006b0c:	3fe00000 	.word	0x3fe00000
 8006b10:	7ff00000 	.word	0x7ff00000
 8006b14:	7fe00000 	.word	0x7fe00000
 8006b18:	fcb00000 	.word	0xfcb00000
 8006b1c:	7c9fffff 	.word	0x7c9fffff
 8006b20:	7fefffff 	.word	0x7fefffff
 8006b24:	bff00000 	.word	0xbff00000
 8006b28:	94a03595 	.word	0x94a03595
 8006b2c:	3fdfffff 	.word	0x3fdfffff
 8006b30:	35afe535 	.word	0x35afe535
 8006b34:	ffc00000 	.word	0xffc00000
 8006b38:	41dfffff 	.word	0x41dfffff
 8006b3c:	3fcfffff 	.word	0x3fcfffff

08006b40 <_strtod_r>:
 8006b40:	b510      	push	{r4, lr}
 8006b42:	4b02      	ldr	r3, [pc, #8]	; (8006b4c <_strtod_r+0xc>)
 8006b44:	f7ff f9f2 	bl	8005f2c <_strtod_l>
 8006b48:	bd10      	pop	{r4, pc}
 8006b4a:	46c0      	nop			; (mov r8, r8)
 8006b4c:	2000001c 	.word	0x2000001c

08006b50 <_strtol_l.constprop.0>:
 8006b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b52:	b087      	sub	sp, #28
 8006b54:	001e      	movs	r6, r3
 8006b56:	9005      	str	r0, [sp, #20]
 8006b58:	9101      	str	r1, [sp, #4]
 8006b5a:	9202      	str	r2, [sp, #8]
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d048      	beq.n	8006bf2 <_strtol_l.constprop.0+0xa2>
 8006b60:	000b      	movs	r3, r1
 8006b62:	2e24      	cmp	r6, #36	; 0x24
 8006b64:	d845      	bhi.n	8006bf2 <_strtol_l.constprop.0+0xa2>
 8006b66:	4a3b      	ldr	r2, [pc, #236]	; (8006c54 <_strtol_l.constprop.0+0x104>)
 8006b68:	2108      	movs	r1, #8
 8006b6a:	4694      	mov	ip, r2
 8006b6c:	001a      	movs	r2, r3
 8006b6e:	4660      	mov	r0, ip
 8006b70:	7814      	ldrb	r4, [r2, #0]
 8006b72:	3301      	adds	r3, #1
 8006b74:	5d00      	ldrb	r0, [r0, r4]
 8006b76:	001d      	movs	r5, r3
 8006b78:	0007      	movs	r7, r0
 8006b7a:	400f      	ands	r7, r1
 8006b7c:	4208      	tst	r0, r1
 8006b7e:	d1f5      	bne.n	8006b6c <_strtol_l.constprop.0+0x1c>
 8006b80:	2c2d      	cmp	r4, #45	; 0x2d
 8006b82:	d13d      	bne.n	8006c00 <_strtol_l.constprop.0+0xb0>
 8006b84:	2701      	movs	r7, #1
 8006b86:	781c      	ldrb	r4, [r3, #0]
 8006b88:	1c95      	adds	r5, r2, #2
 8006b8a:	2e00      	cmp	r6, #0
 8006b8c:	d05e      	beq.n	8006c4c <_strtol_l.constprop.0+0xfc>
 8006b8e:	2e10      	cmp	r6, #16
 8006b90:	d109      	bne.n	8006ba6 <_strtol_l.constprop.0+0x56>
 8006b92:	2c30      	cmp	r4, #48	; 0x30
 8006b94:	d107      	bne.n	8006ba6 <_strtol_l.constprop.0+0x56>
 8006b96:	2220      	movs	r2, #32
 8006b98:	782b      	ldrb	r3, [r5, #0]
 8006b9a:	4393      	bics	r3, r2
 8006b9c:	2b58      	cmp	r3, #88	; 0x58
 8006b9e:	d150      	bne.n	8006c42 <_strtol_l.constprop.0+0xf2>
 8006ba0:	2610      	movs	r6, #16
 8006ba2:	786c      	ldrb	r4, [r5, #1]
 8006ba4:	3502      	adds	r5, #2
 8006ba6:	4b2c      	ldr	r3, [pc, #176]	; (8006c58 <_strtol_l.constprop.0+0x108>)
 8006ba8:	0031      	movs	r1, r6
 8006baa:	18fb      	adds	r3, r7, r3
 8006bac:	0018      	movs	r0, r3
 8006bae:	9303      	str	r3, [sp, #12]
 8006bb0:	f7f9 fb4a 	bl	8000248 <__aeabi_uidivmod>
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	9104      	str	r1, [sp, #16]
 8006bb8:	2101      	movs	r1, #1
 8006bba:	4684      	mov	ip, r0
 8006bbc:	0010      	movs	r0, r2
 8006bbe:	4249      	negs	r1, r1
 8006bc0:	0023      	movs	r3, r4
 8006bc2:	3b30      	subs	r3, #48	; 0x30
 8006bc4:	2b09      	cmp	r3, #9
 8006bc6:	d903      	bls.n	8006bd0 <_strtol_l.constprop.0+0x80>
 8006bc8:	3b11      	subs	r3, #17
 8006bca:	2b19      	cmp	r3, #25
 8006bcc:	d81d      	bhi.n	8006c0a <_strtol_l.constprop.0+0xba>
 8006bce:	330a      	adds	r3, #10
 8006bd0:	429e      	cmp	r6, r3
 8006bd2:	dd1e      	ble.n	8006c12 <_strtol_l.constprop.0+0xc2>
 8006bd4:	1c54      	adds	r4, r2, #1
 8006bd6:	d009      	beq.n	8006bec <_strtol_l.constprop.0+0x9c>
 8006bd8:	000a      	movs	r2, r1
 8006bda:	4584      	cmp	ip, r0
 8006bdc:	d306      	bcc.n	8006bec <_strtol_l.constprop.0+0x9c>
 8006bde:	d102      	bne.n	8006be6 <_strtol_l.constprop.0+0x96>
 8006be0:	9c04      	ldr	r4, [sp, #16]
 8006be2:	429c      	cmp	r4, r3
 8006be4:	db02      	blt.n	8006bec <_strtol_l.constprop.0+0x9c>
 8006be6:	2201      	movs	r2, #1
 8006be8:	4370      	muls	r0, r6
 8006bea:	1818      	adds	r0, r3, r0
 8006bec:	782c      	ldrb	r4, [r5, #0]
 8006bee:	3501      	adds	r5, #1
 8006bf0:	e7e6      	b.n	8006bc0 <_strtol_l.constprop.0+0x70>
 8006bf2:	f001 f86b 	bl	8007ccc <__errno>
 8006bf6:	2316      	movs	r3, #22
 8006bf8:	6003      	str	r3, [r0, #0]
 8006bfa:	2000      	movs	r0, #0
 8006bfc:	b007      	add	sp, #28
 8006bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c00:	2c2b      	cmp	r4, #43	; 0x2b
 8006c02:	d1c2      	bne.n	8006b8a <_strtol_l.constprop.0+0x3a>
 8006c04:	781c      	ldrb	r4, [r3, #0]
 8006c06:	1c95      	adds	r5, r2, #2
 8006c08:	e7bf      	b.n	8006b8a <_strtol_l.constprop.0+0x3a>
 8006c0a:	0023      	movs	r3, r4
 8006c0c:	3b61      	subs	r3, #97	; 0x61
 8006c0e:	2b19      	cmp	r3, #25
 8006c10:	d9dd      	bls.n	8006bce <_strtol_l.constprop.0+0x7e>
 8006c12:	1c53      	adds	r3, r2, #1
 8006c14:	d109      	bne.n	8006c2a <_strtol_l.constprop.0+0xda>
 8006c16:	2322      	movs	r3, #34	; 0x22
 8006c18:	9a05      	ldr	r2, [sp, #20]
 8006c1a:	9803      	ldr	r0, [sp, #12]
 8006c1c:	6013      	str	r3, [r2, #0]
 8006c1e:	9b02      	ldr	r3, [sp, #8]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d0eb      	beq.n	8006bfc <_strtol_l.constprop.0+0xac>
 8006c24:	1e6b      	subs	r3, r5, #1
 8006c26:	9301      	str	r3, [sp, #4]
 8006c28:	e007      	b.n	8006c3a <_strtol_l.constprop.0+0xea>
 8006c2a:	2f00      	cmp	r7, #0
 8006c2c:	d000      	beq.n	8006c30 <_strtol_l.constprop.0+0xe0>
 8006c2e:	4240      	negs	r0, r0
 8006c30:	9b02      	ldr	r3, [sp, #8]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d0e2      	beq.n	8006bfc <_strtol_l.constprop.0+0xac>
 8006c36:	2a00      	cmp	r2, #0
 8006c38:	d1f4      	bne.n	8006c24 <_strtol_l.constprop.0+0xd4>
 8006c3a:	9b02      	ldr	r3, [sp, #8]
 8006c3c:	9a01      	ldr	r2, [sp, #4]
 8006c3e:	601a      	str	r2, [r3, #0]
 8006c40:	e7dc      	b.n	8006bfc <_strtol_l.constprop.0+0xac>
 8006c42:	2430      	movs	r4, #48	; 0x30
 8006c44:	2e00      	cmp	r6, #0
 8006c46:	d1ae      	bne.n	8006ba6 <_strtol_l.constprop.0+0x56>
 8006c48:	3608      	adds	r6, #8
 8006c4a:	e7ac      	b.n	8006ba6 <_strtol_l.constprop.0+0x56>
 8006c4c:	2c30      	cmp	r4, #48	; 0x30
 8006c4e:	d0a2      	beq.n	8006b96 <_strtol_l.constprop.0+0x46>
 8006c50:	260a      	movs	r6, #10
 8006c52:	e7a8      	b.n	8006ba6 <_strtol_l.constprop.0+0x56>
 8006c54:	0800a851 	.word	0x0800a851
 8006c58:	7fffffff 	.word	0x7fffffff

08006c5c <_strtol_r>:
 8006c5c:	b510      	push	{r4, lr}
 8006c5e:	f7ff ff77 	bl	8006b50 <_strtol_l.constprop.0>
 8006c62:	bd10      	pop	{r4, pc}

08006c64 <__cvt>:
 8006c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c66:	001e      	movs	r6, r3
 8006c68:	2300      	movs	r3, #0
 8006c6a:	0014      	movs	r4, r2
 8006c6c:	b08b      	sub	sp, #44	; 0x2c
 8006c6e:	429e      	cmp	r6, r3
 8006c70:	da04      	bge.n	8006c7c <__cvt+0x18>
 8006c72:	2180      	movs	r1, #128	; 0x80
 8006c74:	0609      	lsls	r1, r1, #24
 8006c76:	1873      	adds	r3, r6, r1
 8006c78:	001e      	movs	r6, r3
 8006c7a:	232d      	movs	r3, #45	; 0x2d
 8006c7c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006c7e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006c80:	7013      	strb	r3, [r2, #0]
 8006c82:	2320      	movs	r3, #32
 8006c84:	2203      	movs	r2, #3
 8006c86:	439f      	bics	r7, r3
 8006c88:	2f46      	cmp	r7, #70	; 0x46
 8006c8a:	d007      	beq.n	8006c9c <__cvt+0x38>
 8006c8c:	003b      	movs	r3, r7
 8006c8e:	3b45      	subs	r3, #69	; 0x45
 8006c90:	4259      	negs	r1, r3
 8006c92:	414b      	adcs	r3, r1
 8006c94:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006c96:	3a01      	subs	r2, #1
 8006c98:	18cb      	adds	r3, r1, r3
 8006c9a:	9310      	str	r3, [sp, #64]	; 0x40
 8006c9c:	ab09      	add	r3, sp, #36	; 0x24
 8006c9e:	9304      	str	r3, [sp, #16]
 8006ca0:	ab08      	add	r3, sp, #32
 8006ca2:	9303      	str	r3, [sp, #12]
 8006ca4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ca6:	9200      	str	r2, [sp, #0]
 8006ca8:	9302      	str	r3, [sp, #8]
 8006caa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006cac:	0022      	movs	r2, r4
 8006cae:	9301      	str	r3, [sp, #4]
 8006cb0:	0033      	movs	r3, r6
 8006cb2:	f001 f8e7 	bl	8007e84 <_dtoa_r>
 8006cb6:	0005      	movs	r5, r0
 8006cb8:	2f47      	cmp	r7, #71	; 0x47
 8006cba:	d102      	bne.n	8006cc2 <__cvt+0x5e>
 8006cbc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006cbe:	07db      	lsls	r3, r3, #31
 8006cc0:	d528      	bpl.n	8006d14 <__cvt+0xb0>
 8006cc2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006cc4:	18eb      	adds	r3, r5, r3
 8006cc6:	9307      	str	r3, [sp, #28]
 8006cc8:	2f46      	cmp	r7, #70	; 0x46
 8006cca:	d114      	bne.n	8006cf6 <__cvt+0x92>
 8006ccc:	782b      	ldrb	r3, [r5, #0]
 8006cce:	2b30      	cmp	r3, #48	; 0x30
 8006cd0:	d10c      	bne.n	8006cec <__cvt+0x88>
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	0020      	movs	r0, r4
 8006cd8:	0031      	movs	r1, r6
 8006cda:	f7f9 fbb5 	bl	8000448 <__aeabi_dcmpeq>
 8006cde:	2800      	cmp	r0, #0
 8006ce0:	d104      	bne.n	8006cec <__cvt+0x88>
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006ce6:	1a9b      	subs	r3, r3, r2
 8006ce8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006cea:	6013      	str	r3, [r2, #0]
 8006cec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006cee:	9a07      	ldr	r2, [sp, #28]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	18d3      	adds	r3, r2, r3
 8006cf4:	9307      	str	r3, [sp, #28]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	0020      	movs	r0, r4
 8006cfc:	0031      	movs	r1, r6
 8006cfe:	f7f9 fba3 	bl	8000448 <__aeabi_dcmpeq>
 8006d02:	2800      	cmp	r0, #0
 8006d04:	d001      	beq.n	8006d0a <__cvt+0xa6>
 8006d06:	9b07      	ldr	r3, [sp, #28]
 8006d08:	9309      	str	r3, [sp, #36]	; 0x24
 8006d0a:	2230      	movs	r2, #48	; 0x30
 8006d0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d0e:	9907      	ldr	r1, [sp, #28]
 8006d10:	428b      	cmp	r3, r1
 8006d12:	d306      	bcc.n	8006d22 <__cvt+0xbe>
 8006d14:	0028      	movs	r0, r5
 8006d16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d18:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006d1a:	1b5b      	subs	r3, r3, r5
 8006d1c:	6013      	str	r3, [r2, #0]
 8006d1e:	b00b      	add	sp, #44	; 0x2c
 8006d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d22:	1c59      	adds	r1, r3, #1
 8006d24:	9109      	str	r1, [sp, #36]	; 0x24
 8006d26:	701a      	strb	r2, [r3, #0]
 8006d28:	e7f0      	b.n	8006d0c <__cvt+0xa8>

08006d2a <__exponent>:
 8006d2a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d2c:	1c83      	adds	r3, r0, #2
 8006d2e:	b087      	sub	sp, #28
 8006d30:	9303      	str	r3, [sp, #12]
 8006d32:	0005      	movs	r5, r0
 8006d34:	000c      	movs	r4, r1
 8006d36:	232b      	movs	r3, #43	; 0x2b
 8006d38:	7002      	strb	r2, [r0, #0]
 8006d3a:	2900      	cmp	r1, #0
 8006d3c:	da01      	bge.n	8006d42 <__exponent+0x18>
 8006d3e:	424c      	negs	r4, r1
 8006d40:	3302      	adds	r3, #2
 8006d42:	706b      	strb	r3, [r5, #1]
 8006d44:	2c09      	cmp	r4, #9
 8006d46:	dd2f      	ble.n	8006da8 <__exponent+0x7e>
 8006d48:	270a      	movs	r7, #10
 8006d4a:	ab04      	add	r3, sp, #16
 8006d4c:	1dde      	adds	r6, r3, #7
 8006d4e:	0020      	movs	r0, r4
 8006d50:	0039      	movs	r1, r7
 8006d52:	9601      	str	r6, [sp, #4]
 8006d54:	f7f9 fb62 	bl	800041c <__aeabi_idivmod>
 8006d58:	3e01      	subs	r6, #1
 8006d5a:	3130      	adds	r1, #48	; 0x30
 8006d5c:	0020      	movs	r0, r4
 8006d5e:	7031      	strb	r1, [r6, #0]
 8006d60:	0039      	movs	r1, r7
 8006d62:	9402      	str	r4, [sp, #8]
 8006d64:	f7f9 fa74 	bl	8000250 <__divsi3>
 8006d68:	9b02      	ldr	r3, [sp, #8]
 8006d6a:	0004      	movs	r4, r0
 8006d6c:	2b63      	cmp	r3, #99	; 0x63
 8006d6e:	dcee      	bgt.n	8006d4e <__exponent+0x24>
 8006d70:	9b01      	ldr	r3, [sp, #4]
 8006d72:	3430      	adds	r4, #48	; 0x30
 8006d74:	1e9a      	subs	r2, r3, #2
 8006d76:	0013      	movs	r3, r2
 8006d78:	9903      	ldr	r1, [sp, #12]
 8006d7a:	7014      	strb	r4, [r2, #0]
 8006d7c:	a804      	add	r0, sp, #16
 8006d7e:	3007      	adds	r0, #7
 8006d80:	4298      	cmp	r0, r3
 8006d82:	d80c      	bhi.n	8006d9e <__exponent+0x74>
 8006d84:	2300      	movs	r3, #0
 8006d86:	4282      	cmp	r2, r0
 8006d88:	d804      	bhi.n	8006d94 <__exponent+0x6a>
 8006d8a:	aa04      	add	r2, sp, #16
 8006d8c:	3309      	adds	r3, #9
 8006d8e:	189b      	adds	r3, r3, r2
 8006d90:	9a01      	ldr	r2, [sp, #4]
 8006d92:	1a9b      	subs	r3, r3, r2
 8006d94:	9a03      	ldr	r2, [sp, #12]
 8006d96:	18d3      	adds	r3, r2, r3
 8006d98:	1b58      	subs	r0, r3, r5
 8006d9a:	b007      	add	sp, #28
 8006d9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d9e:	7818      	ldrb	r0, [r3, #0]
 8006da0:	3301      	adds	r3, #1
 8006da2:	7008      	strb	r0, [r1, #0]
 8006da4:	3101      	adds	r1, #1
 8006da6:	e7e9      	b.n	8006d7c <__exponent+0x52>
 8006da8:	2330      	movs	r3, #48	; 0x30
 8006daa:	3430      	adds	r4, #48	; 0x30
 8006dac:	70ab      	strb	r3, [r5, #2]
 8006dae:	70ec      	strb	r4, [r5, #3]
 8006db0:	1d2b      	adds	r3, r5, #4
 8006db2:	e7f1      	b.n	8006d98 <__exponent+0x6e>

08006db4 <_printf_float>:
 8006db4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006db6:	b095      	sub	sp, #84	; 0x54
 8006db8:	000c      	movs	r4, r1
 8006dba:	9208      	str	r2, [sp, #32]
 8006dbc:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8006dbe:	9309      	str	r3, [sp, #36]	; 0x24
 8006dc0:	0007      	movs	r7, r0
 8006dc2:	f000 ff1f 	bl	8007c04 <_localeconv_r>
 8006dc6:	6803      	ldr	r3, [r0, #0]
 8006dc8:	0018      	movs	r0, r3
 8006dca:	930c      	str	r3, [sp, #48]	; 0x30
 8006dcc:	f7f9 f99a 	bl	8000104 <strlen>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	9312      	str	r3, [sp, #72]	; 0x48
 8006dd4:	7e23      	ldrb	r3, [r4, #24]
 8006dd6:	2207      	movs	r2, #7
 8006dd8:	930a      	str	r3, [sp, #40]	; 0x28
 8006dda:	6823      	ldr	r3, [r4, #0]
 8006ddc:	900d      	str	r0, [sp, #52]	; 0x34
 8006dde:	930b      	str	r3, [sp, #44]	; 0x2c
 8006de0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006de2:	682b      	ldr	r3, [r5, #0]
 8006de4:	05c9      	lsls	r1, r1, #23
 8006de6:	d547      	bpl.n	8006e78 <_printf_float+0xc4>
 8006de8:	189b      	adds	r3, r3, r2
 8006dea:	4393      	bics	r3, r2
 8006dec:	001a      	movs	r2, r3
 8006dee:	3208      	adds	r2, #8
 8006df0:	602a      	str	r2, [r5, #0]
 8006df2:	681e      	ldr	r6, [r3, #0]
 8006df4:	685d      	ldr	r5, [r3, #4]
 8006df6:	0032      	movs	r2, r6
 8006df8:	002b      	movs	r3, r5
 8006dfa:	64a2      	str	r2, [r4, #72]	; 0x48
 8006dfc:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006dfe:	2201      	movs	r2, #1
 8006e00:	006b      	lsls	r3, r5, #1
 8006e02:	085b      	lsrs	r3, r3, #1
 8006e04:	930e      	str	r3, [sp, #56]	; 0x38
 8006e06:	0030      	movs	r0, r6
 8006e08:	4bab      	ldr	r3, [pc, #684]	; (80070b8 <_printf_float+0x304>)
 8006e0a:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006e0c:	4252      	negs	r2, r2
 8006e0e:	f7fb fa43 	bl	8002298 <__aeabi_dcmpun>
 8006e12:	2800      	cmp	r0, #0
 8006e14:	d132      	bne.n	8006e7c <_printf_float+0xc8>
 8006e16:	2201      	movs	r2, #1
 8006e18:	0030      	movs	r0, r6
 8006e1a:	4ba7      	ldr	r3, [pc, #668]	; (80070b8 <_printf_float+0x304>)
 8006e1c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006e1e:	4252      	negs	r2, r2
 8006e20:	f7f9 fb22 	bl	8000468 <__aeabi_dcmple>
 8006e24:	2800      	cmp	r0, #0
 8006e26:	d129      	bne.n	8006e7c <_printf_float+0xc8>
 8006e28:	2200      	movs	r2, #0
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	0030      	movs	r0, r6
 8006e2e:	0029      	movs	r1, r5
 8006e30:	f7f9 fb10 	bl	8000454 <__aeabi_dcmplt>
 8006e34:	2800      	cmp	r0, #0
 8006e36:	d003      	beq.n	8006e40 <_printf_float+0x8c>
 8006e38:	0023      	movs	r3, r4
 8006e3a:	222d      	movs	r2, #45	; 0x2d
 8006e3c:	3343      	adds	r3, #67	; 0x43
 8006e3e:	701a      	strb	r2, [r3, #0]
 8006e40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e42:	4d9e      	ldr	r5, [pc, #632]	; (80070bc <_printf_float+0x308>)
 8006e44:	2b47      	cmp	r3, #71	; 0x47
 8006e46:	d900      	bls.n	8006e4a <_printf_float+0x96>
 8006e48:	4d9d      	ldr	r5, [pc, #628]	; (80070c0 <_printf_float+0x30c>)
 8006e4a:	2303      	movs	r3, #3
 8006e4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e4e:	6123      	str	r3, [r4, #16]
 8006e50:	3301      	adds	r3, #1
 8006e52:	439a      	bics	r2, r3
 8006e54:	2300      	movs	r3, #0
 8006e56:	6022      	str	r2, [r4, #0]
 8006e58:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e5c:	0021      	movs	r1, r4
 8006e5e:	9300      	str	r3, [sp, #0]
 8006e60:	0038      	movs	r0, r7
 8006e62:	9b08      	ldr	r3, [sp, #32]
 8006e64:	aa13      	add	r2, sp, #76	; 0x4c
 8006e66:	f000 f9fb 	bl	8007260 <_printf_common>
 8006e6a:	3001      	adds	r0, #1
 8006e6c:	d000      	beq.n	8006e70 <_printf_float+0xbc>
 8006e6e:	e0a3      	b.n	8006fb8 <_printf_float+0x204>
 8006e70:	2001      	movs	r0, #1
 8006e72:	4240      	negs	r0, r0
 8006e74:	b015      	add	sp, #84	; 0x54
 8006e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e78:	3307      	adds	r3, #7
 8006e7a:	e7b6      	b.n	8006dea <_printf_float+0x36>
 8006e7c:	0032      	movs	r2, r6
 8006e7e:	002b      	movs	r3, r5
 8006e80:	0030      	movs	r0, r6
 8006e82:	0029      	movs	r1, r5
 8006e84:	f7fb fa08 	bl	8002298 <__aeabi_dcmpun>
 8006e88:	2800      	cmp	r0, #0
 8006e8a:	d00b      	beq.n	8006ea4 <_printf_float+0xf0>
 8006e8c:	2d00      	cmp	r5, #0
 8006e8e:	da03      	bge.n	8006e98 <_printf_float+0xe4>
 8006e90:	0023      	movs	r3, r4
 8006e92:	222d      	movs	r2, #45	; 0x2d
 8006e94:	3343      	adds	r3, #67	; 0x43
 8006e96:	701a      	strb	r2, [r3, #0]
 8006e98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e9a:	4d8a      	ldr	r5, [pc, #552]	; (80070c4 <_printf_float+0x310>)
 8006e9c:	2b47      	cmp	r3, #71	; 0x47
 8006e9e:	d9d4      	bls.n	8006e4a <_printf_float+0x96>
 8006ea0:	4d89      	ldr	r5, [pc, #548]	; (80070c8 <_printf_float+0x314>)
 8006ea2:	e7d2      	b.n	8006e4a <_printf_float+0x96>
 8006ea4:	2220      	movs	r2, #32
 8006ea6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006ea8:	6863      	ldr	r3, [r4, #4]
 8006eaa:	4391      	bics	r1, r2
 8006eac:	910e      	str	r1, [sp, #56]	; 0x38
 8006eae:	1c5a      	adds	r2, r3, #1
 8006eb0:	d14a      	bne.n	8006f48 <_printf_float+0x194>
 8006eb2:	3307      	adds	r3, #7
 8006eb4:	6063      	str	r3, [r4, #4]
 8006eb6:	2380      	movs	r3, #128	; 0x80
 8006eb8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006eba:	00db      	lsls	r3, r3, #3
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	9206      	str	r2, [sp, #24]
 8006ec2:	aa12      	add	r2, sp, #72	; 0x48
 8006ec4:	9205      	str	r2, [sp, #20]
 8006ec6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ec8:	6023      	str	r3, [r4, #0]
 8006eca:	9204      	str	r2, [sp, #16]
 8006ecc:	aa11      	add	r2, sp, #68	; 0x44
 8006ece:	9203      	str	r2, [sp, #12]
 8006ed0:	2223      	movs	r2, #35	; 0x23
 8006ed2:	a908      	add	r1, sp, #32
 8006ed4:	9301      	str	r3, [sp, #4]
 8006ed6:	6863      	ldr	r3, [r4, #4]
 8006ed8:	1852      	adds	r2, r2, r1
 8006eda:	9202      	str	r2, [sp, #8]
 8006edc:	9300      	str	r3, [sp, #0]
 8006ede:	0032      	movs	r2, r6
 8006ee0:	002b      	movs	r3, r5
 8006ee2:	0038      	movs	r0, r7
 8006ee4:	f7ff febe 	bl	8006c64 <__cvt>
 8006ee8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006eea:	0005      	movs	r5, r0
 8006eec:	2b47      	cmp	r3, #71	; 0x47
 8006eee:	d109      	bne.n	8006f04 <_printf_float+0x150>
 8006ef0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ef2:	1cda      	adds	r2, r3, #3
 8006ef4:	db02      	blt.n	8006efc <_printf_float+0x148>
 8006ef6:	6862      	ldr	r2, [r4, #4]
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	dd49      	ble.n	8006f90 <_printf_float+0x1dc>
 8006efc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006efe:	3b02      	subs	r3, #2
 8006f00:	b2db      	uxtb	r3, r3
 8006f02:	930a      	str	r3, [sp, #40]	; 0x28
 8006f04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f06:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006f08:	2b65      	cmp	r3, #101	; 0x65
 8006f0a:	d824      	bhi.n	8006f56 <_printf_float+0x1a2>
 8006f0c:	0020      	movs	r0, r4
 8006f0e:	001a      	movs	r2, r3
 8006f10:	3901      	subs	r1, #1
 8006f12:	3050      	adds	r0, #80	; 0x50
 8006f14:	9111      	str	r1, [sp, #68]	; 0x44
 8006f16:	f7ff ff08 	bl	8006d2a <__exponent>
 8006f1a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f1c:	900b      	str	r0, [sp, #44]	; 0x2c
 8006f1e:	1813      	adds	r3, r2, r0
 8006f20:	6123      	str	r3, [r4, #16]
 8006f22:	2a01      	cmp	r2, #1
 8006f24:	dc02      	bgt.n	8006f2c <_printf_float+0x178>
 8006f26:	6822      	ldr	r2, [r4, #0]
 8006f28:	07d2      	lsls	r2, r2, #31
 8006f2a:	d501      	bpl.n	8006f30 <_printf_float+0x17c>
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	6123      	str	r3, [r4, #16]
 8006f30:	2323      	movs	r3, #35	; 0x23
 8006f32:	aa08      	add	r2, sp, #32
 8006f34:	189b      	adds	r3, r3, r2
 8006f36:	781b      	ldrb	r3, [r3, #0]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d100      	bne.n	8006f3e <_printf_float+0x18a>
 8006f3c:	e78d      	b.n	8006e5a <_printf_float+0xa6>
 8006f3e:	0023      	movs	r3, r4
 8006f40:	222d      	movs	r2, #45	; 0x2d
 8006f42:	3343      	adds	r3, #67	; 0x43
 8006f44:	701a      	strb	r2, [r3, #0]
 8006f46:	e788      	b.n	8006e5a <_printf_float+0xa6>
 8006f48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f4a:	2a47      	cmp	r2, #71	; 0x47
 8006f4c:	d1b3      	bne.n	8006eb6 <_printf_float+0x102>
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d1b1      	bne.n	8006eb6 <_printf_float+0x102>
 8006f52:	3301      	adds	r3, #1
 8006f54:	e7ae      	b.n	8006eb4 <_printf_float+0x100>
 8006f56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f58:	2b66      	cmp	r3, #102	; 0x66
 8006f5a:	d11b      	bne.n	8006f94 <_printf_float+0x1e0>
 8006f5c:	6863      	ldr	r3, [r4, #4]
 8006f5e:	2900      	cmp	r1, #0
 8006f60:	dd09      	ble.n	8006f76 <_printf_float+0x1c2>
 8006f62:	6121      	str	r1, [r4, #16]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d102      	bne.n	8006f6e <_printf_float+0x1ba>
 8006f68:	6822      	ldr	r2, [r4, #0]
 8006f6a:	07d2      	lsls	r2, r2, #31
 8006f6c:	d50b      	bpl.n	8006f86 <_printf_float+0x1d2>
 8006f6e:	3301      	adds	r3, #1
 8006f70:	185b      	adds	r3, r3, r1
 8006f72:	6123      	str	r3, [r4, #16]
 8006f74:	e007      	b.n	8006f86 <_printf_float+0x1d2>
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d103      	bne.n	8006f82 <_printf_float+0x1ce>
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	6821      	ldr	r1, [r4, #0]
 8006f7e:	4211      	tst	r1, r2
 8006f80:	d000      	beq.n	8006f84 <_printf_float+0x1d0>
 8006f82:	1c9a      	adds	r2, r3, #2
 8006f84:	6122      	str	r2, [r4, #16]
 8006f86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f88:	65a3      	str	r3, [r4, #88]	; 0x58
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f8e:	e7cf      	b.n	8006f30 <_printf_float+0x17c>
 8006f90:	2367      	movs	r3, #103	; 0x67
 8006f92:	930a      	str	r3, [sp, #40]	; 0x28
 8006f94:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006f96:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f98:	4299      	cmp	r1, r3
 8006f9a:	db06      	blt.n	8006faa <_printf_float+0x1f6>
 8006f9c:	6823      	ldr	r3, [r4, #0]
 8006f9e:	6121      	str	r1, [r4, #16]
 8006fa0:	07db      	lsls	r3, r3, #31
 8006fa2:	d5f0      	bpl.n	8006f86 <_printf_float+0x1d2>
 8006fa4:	3101      	adds	r1, #1
 8006fa6:	6121      	str	r1, [r4, #16]
 8006fa8:	e7ed      	b.n	8006f86 <_printf_float+0x1d2>
 8006faa:	2201      	movs	r2, #1
 8006fac:	2900      	cmp	r1, #0
 8006fae:	dc01      	bgt.n	8006fb4 <_printf_float+0x200>
 8006fb0:	1892      	adds	r2, r2, r2
 8006fb2:	1a52      	subs	r2, r2, r1
 8006fb4:	189b      	adds	r3, r3, r2
 8006fb6:	e7dc      	b.n	8006f72 <_printf_float+0x1be>
 8006fb8:	6822      	ldr	r2, [r4, #0]
 8006fba:	0553      	lsls	r3, r2, #21
 8006fbc:	d408      	bmi.n	8006fd0 <_printf_float+0x21c>
 8006fbe:	6923      	ldr	r3, [r4, #16]
 8006fc0:	002a      	movs	r2, r5
 8006fc2:	0038      	movs	r0, r7
 8006fc4:	9908      	ldr	r1, [sp, #32]
 8006fc6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006fc8:	47a8      	blx	r5
 8006fca:	3001      	adds	r0, #1
 8006fcc:	d12a      	bne.n	8007024 <_printf_float+0x270>
 8006fce:	e74f      	b.n	8006e70 <_printf_float+0xbc>
 8006fd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fd2:	2b65      	cmp	r3, #101	; 0x65
 8006fd4:	d800      	bhi.n	8006fd8 <_printf_float+0x224>
 8006fd6:	e0ec      	b.n	80071b2 <_printf_float+0x3fe>
 8006fd8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006fda:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006fdc:	2200      	movs	r2, #0
 8006fde:	2300      	movs	r3, #0
 8006fe0:	f7f9 fa32 	bl	8000448 <__aeabi_dcmpeq>
 8006fe4:	2800      	cmp	r0, #0
 8006fe6:	d034      	beq.n	8007052 <_printf_float+0x29e>
 8006fe8:	2301      	movs	r3, #1
 8006fea:	0038      	movs	r0, r7
 8006fec:	4a37      	ldr	r2, [pc, #220]	; (80070cc <_printf_float+0x318>)
 8006fee:	9908      	ldr	r1, [sp, #32]
 8006ff0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006ff2:	47a8      	blx	r5
 8006ff4:	3001      	adds	r0, #1
 8006ff6:	d100      	bne.n	8006ffa <_printf_float+0x246>
 8006ff8:	e73a      	b.n	8006e70 <_printf_float+0xbc>
 8006ffa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006ffc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ffe:	429a      	cmp	r2, r3
 8007000:	db02      	blt.n	8007008 <_printf_float+0x254>
 8007002:	6823      	ldr	r3, [r4, #0]
 8007004:	07db      	lsls	r3, r3, #31
 8007006:	d50d      	bpl.n	8007024 <_printf_float+0x270>
 8007008:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800700a:	0038      	movs	r0, r7
 800700c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800700e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007010:	9908      	ldr	r1, [sp, #32]
 8007012:	47a8      	blx	r5
 8007014:	2500      	movs	r5, #0
 8007016:	3001      	adds	r0, #1
 8007018:	d100      	bne.n	800701c <_printf_float+0x268>
 800701a:	e729      	b.n	8006e70 <_printf_float+0xbc>
 800701c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800701e:	3b01      	subs	r3, #1
 8007020:	42ab      	cmp	r3, r5
 8007022:	dc0a      	bgt.n	800703a <_printf_float+0x286>
 8007024:	6823      	ldr	r3, [r4, #0]
 8007026:	079b      	lsls	r3, r3, #30
 8007028:	d500      	bpl.n	800702c <_printf_float+0x278>
 800702a:	e116      	b.n	800725a <_printf_float+0x4a6>
 800702c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800702e:	68e0      	ldr	r0, [r4, #12]
 8007030:	4298      	cmp	r0, r3
 8007032:	db00      	blt.n	8007036 <_printf_float+0x282>
 8007034:	e71e      	b.n	8006e74 <_printf_float+0xc0>
 8007036:	0018      	movs	r0, r3
 8007038:	e71c      	b.n	8006e74 <_printf_float+0xc0>
 800703a:	0022      	movs	r2, r4
 800703c:	2301      	movs	r3, #1
 800703e:	0038      	movs	r0, r7
 8007040:	9908      	ldr	r1, [sp, #32]
 8007042:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007044:	321a      	adds	r2, #26
 8007046:	47b0      	blx	r6
 8007048:	3001      	adds	r0, #1
 800704a:	d100      	bne.n	800704e <_printf_float+0x29a>
 800704c:	e710      	b.n	8006e70 <_printf_float+0xbc>
 800704e:	3501      	adds	r5, #1
 8007050:	e7e4      	b.n	800701c <_printf_float+0x268>
 8007052:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007054:	2b00      	cmp	r3, #0
 8007056:	dc3b      	bgt.n	80070d0 <_printf_float+0x31c>
 8007058:	2301      	movs	r3, #1
 800705a:	0038      	movs	r0, r7
 800705c:	4a1b      	ldr	r2, [pc, #108]	; (80070cc <_printf_float+0x318>)
 800705e:	9908      	ldr	r1, [sp, #32]
 8007060:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007062:	47b0      	blx	r6
 8007064:	3001      	adds	r0, #1
 8007066:	d100      	bne.n	800706a <_printf_float+0x2b6>
 8007068:	e702      	b.n	8006e70 <_printf_float+0xbc>
 800706a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800706c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800706e:	4313      	orrs	r3, r2
 8007070:	d102      	bne.n	8007078 <_printf_float+0x2c4>
 8007072:	6823      	ldr	r3, [r4, #0]
 8007074:	07db      	lsls	r3, r3, #31
 8007076:	d5d5      	bpl.n	8007024 <_printf_float+0x270>
 8007078:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800707a:	0038      	movs	r0, r7
 800707c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800707e:	9908      	ldr	r1, [sp, #32]
 8007080:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007082:	47b0      	blx	r6
 8007084:	2300      	movs	r3, #0
 8007086:	3001      	adds	r0, #1
 8007088:	d100      	bne.n	800708c <_printf_float+0x2d8>
 800708a:	e6f1      	b.n	8006e70 <_printf_float+0xbc>
 800708c:	930a      	str	r3, [sp, #40]	; 0x28
 800708e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007090:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007092:	425b      	negs	r3, r3
 8007094:	4293      	cmp	r3, r2
 8007096:	dc01      	bgt.n	800709c <_printf_float+0x2e8>
 8007098:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800709a:	e791      	b.n	8006fc0 <_printf_float+0x20c>
 800709c:	0022      	movs	r2, r4
 800709e:	2301      	movs	r3, #1
 80070a0:	0038      	movs	r0, r7
 80070a2:	9908      	ldr	r1, [sp, #32]
 80070a4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80070a6:	321a      	adds	r2, #26
 80070a8:	47b0      	blx	r6
 80070aa:	3001      	adds	r0, #1
 80070ac:	d100      	bne.n	80070b0 <_printf_float+0x2fc>
 80070ae:	e6df      	b.n	8006e70 <_printf_float+0xbc>
 80070b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070b2:	3301      	adds	r3, #1
 80070b4:	e7ea      	b.n	800708c <_printf_float+0x2d8>
 80070b6:	46c0      	nop			; (mov r8, r8)
 80070b8:	7fefffff 	.word	0x7fefffff
 80070bc:	0800a951 	.word	0x0800a951
 80070c0:	0800a955 	.word	0x0800a955
 80070c4:	0800a959 	.word	0x0800a959
 80070c8:	0800a95d 	.word	0x0800a95d
 80070cc:	0800a961 	.word	0x0800a961
 80070d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80070d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80070d4:	920a      	str	r2, [sp, #40]	; 0x28
 80070d6:	429a      	cmp	r2, r3
 80070d8:	dd00      	ble.n	80070dc <_printf_float+0x328>
 80070da:	930a      	str	r3, [sp, #40]	; 0x28
 80070dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070de:	2b00      	cmp	r3, #0
 80070e0:	dc3d      	bgt.n	800715e <_printf_float+0x3aa>
 80070e2:	2300      	movs	r3, #0
 80070e4:	930e      	str	r3, [sp, #56]	; 0x38
 80070e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070e8:	43db      	mvns	r3, r3
 80070ea:	17db      	asrs	r3, r3, #31
 80070ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80070ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80070f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80070f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80070f6:	4013      	ands	r3, r2
 80070f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80070fa:	1ad3      	subs	r3, r2, r3
 80070fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80070fe:	4293      	cmp	r3, r2
 8007100:	dc36      	bgt.n	8007170 <_printf_float+0x3bc>
 8007102:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007104:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007106:	429a      	cmp	r2, r3
 8007108:	db40      	blt.n	800718c <_printf_float+0x3d8>
 800710a:	6823      	ldr	r3, [r4, #0]
 800710c:	07db      	lsls	r3, r3, #31
 800710e:	d43d      	bmi.n	800718c <_printf_float+0x3d8>
 8007110:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8007112:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007114:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007116:	1af3      	subs	r3, r6, r3
 8007118:	1ab6      	subs	r6, r6, r2
 800711a:	429e      	cmp	r6, r3
 800711c:	dd00      	ble.n	8007120 <_printf_float+0x36c>
 800711e:	001e      	movs	r6, r3
 8007120:	2e00      	cmp	r6, #0
 8007122:	dc3c      	bgt.n	800719e <_printf_float+0x3ea>
 8007124:	2300      	movs	r3, #0
 8007126:	930a      	str	r3, [sp, #40]	; 0x28
 8007128:	43f3      	mvns	r3, r6
 800712a:	17db      	asrs	r3, r3, #31
 800712c:	930b      	str	r3, [sp, #44]	; 0x2c
 800712e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007130:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007132:	1a9b      	subs	r3, r3, r2
 8007134:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007136:	4032      	ands	r2, r6
 8007138:	1a9b      	subs	r3, r3, r2
 800713a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800713c:	4293      	cmp	r3, r2
 800713e:	dc00      	bgt.n	8007142 <_printf_float+0x38e>
 8007140:	e770      	b.n	8007024 <_printf_float+0x270>
 8007142:	0022      	movs	r2, r4
 8007144:	2301      	movs	r3, #1
 8007146:	0038      	movs	r0, r7
 8007148:	9908      	ldr	r1, [sp, #32]
 800714a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800714c:	321a      	adds	r2, #26
 800714e:	47a8      	blx	r5
 8007150:	3001      	adds	r0, #1
 8007152:	d100      	bne.n	8007156 <_printf_float+0x3a2>
 8007154:	e68c      	b.n	8006e70 <_printf_float+0xbc>
 8007156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007158:	3301      	adds	r3, #1
 800715a:	930a      	str	r3, [sp, #40]	; 0x28
 800715c:	e7e7      	b.n	800712e <_printf_float+0x37a>
 800715e:	002a      	movs	r2, r5
 8007160:	0038      	movs	r0, r7
 8007162:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007164:	9908      	ldr	r1, [sp, #32]
 8007166:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007168:	47b0      	blx	r6
 800716a:	3001      	adds	r0, #1
 800716c:	d1b9      	bne.n	80070e2 <_printf_float+0x32e>
 800716e:	e67f      	b.n	8006e70 <_printf_float+0xbc>
 8007170:	0022      	movs	r2, r4
 8007172:	2301      	movs	r3, #1
 8007174:	0038      	movs	r0, r7
 8007176:	9908      	ldr	r1, [sp, #32]
 8007178:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800717a:	321a      	adds	r2, #26
 800717c:	47b0      	blx	r6
 800717e:	3001      	adds	r0, #1
 8007180:	d100      	bne.n	8007184 <_printf_float+0x3d0>
 8007182:	e675      	b.n	8006e70 <_printf_float+0xbc>
 8007184:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007186:	3301      	adds	r3, #1
 8007188:	930e      	str	r3, [sp, #56]	; 0x38
 800718a:	e7b0      	b.n	80070ee <_printf_float+0x33a>
 800718c:	0038      	movs	r0, r7
 800718e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007190:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007192:	9908      	ldr	r1, [sp, #32]
 8007194:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007196:	47b0      	blx	r6
 8007198:	3001      	adds	r0, #1
 800719a:	d1b9      	bne.n	8007110 <_printf_float+0x35c>
 800719c:	e668      	b.n	8006e70 <_printf_float+0xbc>
 800719e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071a0:	0038      	movs	r0, r7
 80071a2:	18ea      	adds	r2, r5, r3
 80071a4:	9908      	ldr	r1, [sp, #32]
 80071a6:	0033      	movs	r3, r6
 80071a8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80071aa:	47a8      	blx	r5
 80071ac:	3001      	adds	r0, #1
 80071ae:	d1b9      	bne.n	8007124 <_printf_float+0x370>
 80071b0:	e65e      	b.n	8006e70 <_printf_float+0xbc>
 80071b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	dc02      	bgt.n	80071be <_printf_float+0x40a>
 80071b8:	2301      	movs	r3, #1
 80071ba:	421a      	tst	r2, r3
 80071bc:	d03a      	beq.n	8007234 <_printf_float+0x480>
 80071be:	2301      	movs	r3, #1
 80071c0:	002a      	movs	r2, r5
 80071c2:	0038      	movs	r0, r7
 80071c4:	9908      	ldr	r1, [sp, #32]
 80071c6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80071c8:	47b0      	blx	r6
 80071ca:	3001      	adds	r0, #1
 80071cc:	d100      	bne.n	80071d0 <_printf_float+0x41c>
 80071ce:	e64f      	b.n	8006e70 <_printf_float+0xbc>
 80071d0:	0038      	movs	r0, r7
 80071d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80071d6:	9908      	ldr	r1, [sp, #32]
 80071d8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80071da:	47b0      	blx	r6
 80071dc:	3001      	adds	r0, #1
 80071de:	d100      	bne.n	80071e2 <_printf_float+0x42e>
 80071e0:	e646      	b.n	8006e70 <_printf_float+0xbc>
 80071e2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80071e4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80071e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071e8:	2200      	movs	r2, #0
 80071ea:	001e      	movs	r6, r3
 80071ec:	2300      	movs	r3, #0
 80071ee:	f7f9 f92b 	bl	8000448 <__aeabi_dcmpeq>
 80071f2:	2800      	cmp	r0, #0
 80071f4:	d11c      	bne.n	8007230 <_printf_float+0x47c>
 80071f6:	0033      	movs	r3, r6
 80071f8:	1c6a      	adds	r2, r5, #1
 80071fa:	3b01      	subs	r3, #1
 80071fc:	0038      	movs	r0, r7
 80071fe:	9908      	ldr	r1, [sp, #32]
 8007200:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007202:	47a8      	blx	r5
 8007204:	3001      	adds	r0, #1
 8007206:	d10f      	bne.n	8007228 <_printf_float+0x474>
 8007208:	e632      	b.n	8006e70 <_printf_float+0xbc>
 800720a:	0022      	movs	r2, r4
 800720c:	2301      	movs	r3, #1
 800720e:	0038      	movs	r0, r7
 8007210:	9908      	ldr	r1, [sp, #32]
 8007212:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007214:	321a      	adds	r2, #26
 8007216:	47b0      	blx	r6
 8007218:	3001      	adds	r0, #1
 800721a:	d100      	bne.n	800721e <_printf_float+0x46a>
 800721c:	e628      	b.n	8006e70 <_printf_float+0xbc>
 800721e:	3501      	adds	r5, #1
 8007220:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007222:	3b01      	subs	r3, #1
 8007224:	42ab      	cmp	r3, r5
 8007226:	dcf0      	bgt.n	800720a <_printf_float+0x456>
 8007228:	0022      	movs	r2, r4
 800722a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800722c:	3250      	adds	r2, #80	; 0x50
 800722e:	e6c8      	b.n	8006fc2 <_printf_float+0x20e>
 8007230:	2500      	movs	r5, #0
 8007232:	e7f5      	b.n	8007220 <_printf_float+0x46c>
 8007234:	002a      	movs	r2, r5
 8007236:	e7e1      	b.n	80071fc <_printf_float+0x448>
 8007238:	0022      	movs	r2, r4
 800723a:	2301      	movs	r3, #1
 800723c:	0038      	movs	r0, r7
 800723e:	9908      	ldr	r1, [sp, #32]
 8007240:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007242:	3219      	adds	r2, #25
 8007244:	47b0      	blx	r6
 8007246:	3001      	adds	r0, #1
 8007248:	d100      	bne.n	800724c <_printf_float+0x498>
 800724a:	e611      	b.n	8006e70 <_printf_float+0xbc>
 800724c:	3501      	adds	r5, #1
 800724e:	68e3      	ldr	r3, [r4, #12]
 8007250:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007252:	1a9b      	subs	r3, r3, r2
 8007254:	42ab      	cmp	r3, r5
 8007256:	dcef      	bgt.n	8007238 <_printf_float+0x484>
 8007258:	e6e8      	b.n	800702c <_printf_float+0x278>
 800725a:	2500      	movs	r5, #0
 800725c:	e7f7      	b.n	800724e <_printf_float+0x49a>
 800725e:	46c0      	nop			; (mov r8, r8)

08007260 <_printf_common>:
 8007260:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007262:	0016      	movs	r6, r2
 8007264:	9301      	str	r3, [sp, #4]
 8007266:	688a      	ldr	r2, [r1, #8]
 8007268:	690b      	ldr	r3, [r1, #16]
 800726a:	000c      	movs	r4, r1
 800726c:	9000      	str	r0, [sp, #0]
 800726e:	4293      	cmp	r3, r2
 8007270:	da00      	bge.n	8007274 <_printf_common+0x14>
 8007272:	0013      	movs	r3, r2
 8007274:	0022      	movs	r2, r4
 8007276:	6033      	str	r3, [r6, #0]
 8007278:	3243      	adds	r2, #67	; 0x43
 800727a:	7812      	ldrb	r2, [r2, #0]
 800727c:	2a00      	cmp	r2, #0
 800727e:	d001      	beq.n	8007284 <_printf_common+0x24>
 8007280:	3301      	adds	r3, #1
 8007282:	6033      	str	r3, [r6, #0]
 8007284:	6823      	ldr	r3, [r4, #0]
 8007286:	069b      	lsls	r3, r3, #26
 8007288:	d502      	bpl.n	8007290 <_printf_common+0x30>
 800728a:	6833      	ldr	r3, [r6, #0]
 800728c:	3302      	adds	r3, #2
 800728e:	6033      	str	r3, [r6, #0]
 8007290:	6822      	ldr	r2, [r4, #0]
 8007292:	2306      	movs	r3, #6
 8007294:	0015      	movs	r5, r2
 8007296:	401d      	ands	r5, r3
 8007298:	421a      	tst	r2, r3
 800729a:	d027      	beq.n	80072ec <_printf_common+0x8c>
 800729c:	0023      	movs	r3, r4
 800729e:	3343      	adds	r3, #67	; 0x43
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	1e5a      	subs	r2, r3, #1
 80072a4:	4193      	sbcs	r3, r2
 80072a6:	6822      	ldr	r2, [r4, #0]
 80072a8:	0692      	lsls	r2, r2, #26
 80072aa:	d430      	bmi.n	800730e <_printf_common+0xae>
 80072ac:	0022      	movs	r2, r4
 80072ae:	9901      	ldr	r1, [sp, #4]
 80072b0:	9800      	ldr	r0, [sp, #0]
 80072b2:	9d08      	ldr	r5, [sp, #32]
 80072b4:	3243      	adds	r2, #67	; 0x43
 80072b6:	47a8      	blx	r5
 80072b8:	3001      	adds	r0, #1
 80072ba:	d025      	beq.n	8007308 <_printf_common+0xa8>
 80072bc:	2206      	movs	r2, #6
 80072be:	6823      	ldr	r3, [r4, #0]
 80072c0:	2500      	movs	r5, #0
 80072c2:	4013      	ands	r3, r2
 80072c4:	2b04      	cmp	r3, #4
 80072c6:	d105      	bne.n	80072d4 <_printf_common+0x74>
 80072c8:	6833      	ldr	r3, [r6, #0]
 80072ca:	68e5      	ldr	r5, [r4, #12]
 80072cc:	1aed      	subs	r5, r5, r3
 80072ce:	43eb      	mvns	r3, r5
 80072d0:	17db      	asrs	r3, r3, #31
 80072d2:	401d      	ands	r5, r3
 80072d4:	68a3      	ldr	r3, [r4, #8]
 80072d6:	6922      	ldr	r2, [r4, #16]
 80072d8:	4293      	cmp	r3, r2
 80072da:	dd01      	ble.n	80072e0 <_printf_common+0x80>
 80072dc:	1a9b      	subs	r3, r3, r2
 80072de:	18ed      	adds	r5, r5, r3
 80072e0:	2600      	movs	r6, #0
 80072e2:	42b5      	cmp	r5, r6
 80072e4:	d120      	bne.n	8007328 <_printf_common+0xc8>
 80072e6:	2000      	movs	r0, #0
 80072e8:	e010      	b.n	800730c <_printf_common+0xac>
 80072ea:	3501      	adds	r5, #1
 80072ec:	68e3      	ldr	r3, [r4, #12]
 80072ee:	6832      	ldr	r2, [r6, #0]
 80072f0:	1a9b      	subs	r3, r3, r2
 80072f2:	42ab      	cmp	r3, r5
 80072f4:	ddd2      	ble.n	800729c <_printf_common+0x3c>
 80072f6:	0022      	movs	r2, r4
 80072f8:	2301      	movs	r3, #1
 80072fa:	9901      	ldr	r1, [sp, #4]
 80072fc:	9800      	ldr	r0, [sp, #0]
 80072fe:	9f08      	ldr	r7, [sp, #32]
 8007300:	3219      	adds	r2, #25
 8007302:	47b8      	blx	r7
 8007304:	3001      	adds	r0, #1
 8007306:	d1f0      	bne.n	80072ea <_printf_common+0x8a>
 8007308:	2001      	movs	r0, #1
 800730a:	4240      	negs	r0, r0
 800730c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800730e:	2030      	movs	r0, #48	; 0x30
 8007310:	18e1      	adds	r1, r4, r3
 8007312:	3143      	adds	r1, #67	; 0x43
 8007314:	7008      	strb	r0, [r1, #0]
 8007316:	0021      	movs	r1, r4
 8007318:	1c5a      	adds	r2, r3, #1
 800731a:	3145      	adds	r1, #69	; 0x45
 800731c:	7809      	ldrb	r1, [r1, #0]
 800731e:	18a2      	adds	r2, r4, r2
 8007320:	3243      	adds	r2, #67	; 0x43
 8007322:	3302      	adds	r3, #2
 8007324:	7011      	strb	r1, [r2, #0]
 8007326:	e7c1      	b.n	80072ac <_printf_common+0x4c>
 8007328:	0022      	movs	r2, r4
 800732a:	2301      	movs	r3, #1
 800732c:	9901      	ldr	r1, [sp, #4]
 800732e:	9800      	ldr	r0, [sp, #0]
 8007330:	9f08      	ldr	r7, [sp, #32]
 8007332:	321a      	adds	r2, #26
 8007334:	47b8      	blx	r7
 8007336:	3001      	adds	r0, #1
 8007338:	d0e6      	beq.n	8007308 <_printf_common+0xa8>
 800733a:	3601      	adds	r6, #1
 800733c:	e7d1      	b.n	80072e2 <_printf_common+0x82>
	...

08007340 <_printf_i>:
 8007340:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007342:	b08b      	sub	sp, #44	; 0x2c
 8007344:	9206      	str	r2, [sp, #24]
 8007346:	000a      	movs	r2, r1
 8007348:	3243      	adds	r2, #67	; 0x43
 800734a:	9307      	str	r3, [sp, #28]
 800734c:	9005      	str	r0, [sp, #20]
 800734e:	9204      	str	r2, [sp, #16]
 8007350:	7e0a      	ldrb	r2, [r1, #24]
 8007352:	000c      	movs	r4, r1
 8007354:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007356:	2a78      	cmp	r2, #120	; 0x78
 8007358:	d809      	bhi.n	800736e <_printf_i+0x2e>
 800735a:	2a62      	cmp	r2, #98	; 0x62
 800735c:	d80b      	bhi.n	8007376 <_printf_i+0x36>
 800735e:	2a00      	cmp	r2, #0
 8007360:	d100      	bne.n	8007364 <_printf_i+0x24>
 8007362:	e0be      	b.n	80074e2 <_printf_i+0x1a2>
 8007364:	497c      	ldr	r1, [pc, #496]	; (8007558 <_printf_i+0x218>)
 8007366:	9103      	str	r1, [sp, #12]
 8007368:	2a58      	cmp	r2, #88	; 0x58
 800736a:	d100      	bne.n	800736e <_printf_i+0x2e>
 800736c:	e093      	b.n	8007496 <_printf_i+0x156>
 800736e:	0026      	movs	r6, r4
 8007370:	3642      	adds	r6, #66	; 0x42
 8007372:	7032      	strb	r2, [r6, #0]
 8007374:	e022      	b.n	80073bc <_printf_i+0x7c>
 8007376:	0010      	movs	r0, r2
 8007378:	3863      	subs	r0, #99	; 0x63
 800737a:	2815      	cmp	r0, #21
 800737c:	d8f7      	bhi.n	800736e <_printf_i+0x2e>
 800737e:	f7f8 fed3 	bl	8000128 <__gnu_thumb1_case_shi>
 8007382:	0016      	.short	0x0016
 8007384:	fff6001f 	.word	0xfff6001f
 8007388:	fff6fff6 	.word	0xfff6fff6
 800738c:	001ffff6 	.word	0x001ffff6
 8007390:	fff6fff6 	.word	0xfff6fff6
 8007394:	fff6fff6 	.word	0xfff6fff6
 8007398:	003600a3 	.word	0x003600a3
 800739c:	fff60083 	.word	0xfff60083
 80073a0:	00b4fff6 	.word	0x00b4fff6
 80073a4:	0036fff6 	.word	0x0036fff6
 80073a8:	fff6fff6 	.word	0xfff6fff6
 80073ac:	0087      	.short	0x0087
 80073ae:	0026      	movs	r6, r4
 80073b0:	681a      	ldr	r2, [r3, #0]
 80073b2:	3642      	adds	r6, #66	; 0x42
 80073b4:	1d11      	adds	r1, r2, #4
 80073b6:	6019      	str	r1, [r3, #0]
 80073b8:	6813      	ldr	r3, [r2, #0]
 80073ba:	7033      	strb	r3, [r6, #0]
 80073bc:	2301      	movs	r3, #1
 80073be:	e0a2      	b.n	8007506 <_printf_i+0x1c6>
 80073c0:	6818      	ldr	r0, [r3, #0]
 80073c2:	6809      	ldr	r1, [r1, #0]
 80073c4:	1d02      	adds	r2, r0, #4
 80073c6:	060d      	lsls	r5, r1, #24
 80073c8:	d50b      	bpl.n	80073e2 <_printf_i+0xa2>
 80073ca:	6805      	ldr	r5, [r0, #0]
 80073cc:	601a      	str	r2, [r3, #0]
 80073ce:	2d00      	cmp	r5, #0
 80073d0:	da03      	bge.n	80073da <_printf_i+0x9a>
 80073d2:	232d      	movs	r3, #45	; 0x2d
 80073d4:	9a04      	ldr	r2, [sp, #16]
 80073d6:	426d      	negs	r5, r5
 80073d8:	7013      	strb	r3, [r2, #0]
 80073da:	4b5f      	ldr	r3, [pc, #380]	; (8007558 <_printf_i+0x218>)
 80073dc:	270a      	movs	r7, #10
 80073de:	9303      	str	r3, [sp, #12]
 80073e0:	e01b      	b.n	800741a <_printf_i+0xda>
 80073e2:	6805      	ldr	r5, [r0, #0]
 80073e4:	601a      	str	r2, [r3, #0]
 80073e6:	0649      	lsls	r1, r1, #25
 80073e8:	d5f1      	bpl.n	80073ce <_printf_i+0x8e>
 80073ea:	b22d      	sxth	r5, r5
 80073ec:	e7ef      	b.n	80073ce <_printf_i+0x8e>
 80073ee:	680d      	ldr	r5, [r1, #0]
 80073f0:	6819      	ldr	r1, [r3, #0]
 80073f2:	1d08      	adds	r0, r1, #4
 80073f4:	6018      	str	r0, [r3, #0]
 80073f6:	062e      	lsls	r6, r5, #24
 80073f8:	d501      	bpl.n	80073fe <_printf_i+0xbe>
 80073fa:	680d      	ldr	r5, [r1, #0]
 80073fc:	e003      	b.n	8007406 <_printf_i+0xc6>
 80073fe:	066d      	lsls	r5, r5, #25
 8007400:	d5fb      	bpl.n	80073fa <_printf_i+0xba>
 8007402:	680d      	ldr	r5, [r1, #0]
 8007404:	b2ad      	uxth	r5, r5
 8007406:	4b54      	ldr	r3, [pc, #336]	; (8007558 <_printf_i+0x218>)
 8007408:	2708      	movs	r7, #8
 800740a:	9303      	str	r3, [sp, #12]
 800740c:	2a6f      	cmp	r2, #111	; 0x6f
 800740e:	d000      	beq.n	8007412 <_printf_i+0xd2>
 8007410:	3702      	adds	r7, #2
 8007412:	0023      	movs	r3, r4
 8007414:	2200      	movs	r2, #0
 8007416:	3343      	adds	r3, #67	; 0x43
 8007418:	701a      	strb	r2, [r3, #0]
 800741a:	6863      	ldr	r3, [r4, #4]
 800741c:	60a3      	str	r3, [r4, #8]
 800741e:	2b00      	cmp	r3, #0
 8007420:	db03      	blt.n	800742a <_printf_i+0xea>
 8007422:	2104      	movs	r1, #4
 8007424:	6822      	ldr	r2, [r4, #0]
 8007426:	438a      	bics	r2, r1
 8007428:	6022      	str	r2, [r4, #0]
 800742a:	2d00      	cmp	r5, #0
 800742c:	d102      	bne.n	8007434 <_printf_i+0xf4>
 800742e:	9e04      	ldr	r6, [sp, #16]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d00c      	beq.n	800744e <_printf_i+0x10e>
 8007434:	9e04      	ldr	r6, [sp, #16]
 8007436:	0028      	movs	r0, r5
 8007438:	0039      	movs	r1, r7
 800743a:	f7f8 ff05 	bl	8000248 <__aeabi_uidivmod>
 800743e:	9b03      	ldr	r3, [sp, #12]
 8007440:	3e01      	subs	r6, #1
 8007442:	5c5b      	ldrb	r3, [r3, r1]
 8007444:	7033      	strb	r3, [r6, #0]
 8007446:	002b      	movs	r3, r5
 8007448:	0005      	movs	r5, r0
 800744a:	429f      	cmp	r7, r3
 800744c:	d9f3      	bls.n	8007436 <_printf_i+0xf6>
 800744e:	2f08      	cmp	r7, #8
 8007450:	d109      	bne.n	8007466 <_printf_i+0x126>
 8007452:	6823      	ldr	r3, [r4, #0]
 8007454:	07db      	lsls	r3, r3, #31
 8007456:	d506      	bpl.n	8007466 <_printf_i+0x126>
 8007458:	6862      	ldr	r2, [r4, #4]
 800745a:	6923      	ldr	r3, [r4, #16]
 800745c:	429a      	cmp	r2, r3
 800745e:	dc02      	bgt.n	8007466 <_printf_i+0x126>
 8007460:	2330      	movs	r3, #48	; 0x30
 8007462:	3e01      	subs	r6, #1
 8007464:	7033      	strb	r3, [r6, #0]
 8007466:	9b04      	ldr	r3, [sp, #16]
 8007468:	1b9b      	subs	r3, r3, r6
 800746a:	6123      	str	r3, [r4, #16]
 800746c:	9b07      	ldr	r3, [sp, #28]
 800746e:	0021      	movs	r1, r4
 8007470:	9300      	str	r3, [sp, #0]
 8007472:	9805      	ldr	r0, [sp, #20]
 8007474:	9b06      	ldr	r3, [sp, #24]
 8007476:	aa09      	add	r2, sp, #36	; 0x24
 8007478:	f7ff fef2 	bl	8007260 <_printf_common>
 800747c:	3001      	adds	r0, #1
 800747e:	d147      	bne.n	8007510 <_printf_i+0x1d0>
 8007480:	2001      	movs	r0, #1
 8007482:	4240      	negs	r0, r0
 8007484:	b00b      	add	sp, #44	; 0x2c
 8007486:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007488:	2220      	movs	r2, #32
 800748a:	6809      	ldr	r1, [r1, #0]
 800748c:	430a      	orrs	r2, r1
 800748e:	6022      	str	r2, [r4, #0]
 8007490:	2278      	movs	r2, #120	; 0x78
 8007492:	4932      	ldr	r1, [pc, #200]	; (800755c <_printf_i+0x21c>)
 8007494:	9103      	str	r1, [sp, #12]
 8007496:	0021      	movs	r1, r4
 8007498:	3145      	adds	r1, #69	; 0x45
 800749a:	700a      	strb	r2, [r1, #0]
 800749c:	6819      	ldr	r1, [r3, #0]
 800749e:	6822      	ldr	r2, [r4, #0]
 80074a0:	c920      	ldmia	r1!, {r5}
 80074a2:	0610      	lsls	r0, r2, #24
 80074a4:	d402      	bmi.n	80074ac <_printf_i+0x16c>
 80074a6:	0650      	lsls	r0, r2, #25
 80074a8:	d500      	bpl.n	80074ac <_printf_i+0x16c>
 80074aa:	b2ad      	uxth	r5, r5
 80074ac:	6019      	str	r1, [r3, #0]
 80074ae:	07d3      	lsls	r3, r2, #31
 80074b0:	d502      	bpl.n	80074b8 <_printf_i+0x178>
 80074b2:	2320      	movs	r3, #32
 80074b4:	4313      	orrs	r3, r2
 80074b6:	6023      	str	r3, [r4, #0]
 80074b8:	2710      	movs	r7, #16
 80074ba:	2d00      	cmp	r5, #0
 80074bc:	d1a9      	bne.n	8007412 <_printf_i+0xd2>
 80074be:	2220      	movs	r2, #32
 80074c0:	6823      	ldr	r3, [r4, #0]
 80074c2:	4393      	bics	r3, r2
 80074c4:	6023      	str	r3, [r4, #0]
 80074c6:	e7a4      	b.n	8007412 <_printf_i+0xd2>
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	680d      	ldr	r5, [r1, #0]
 80074cc:	1d10      	adds	r0, r2, #4
 80074ce:	6949      	ldr	r1, [r1, #20]
 80074d0:	6018      	str	r0, [r3, #0]
 80074d2:	6813      	ldr	r3, [r2, #0]
 80074d4:	062e      	lsls	r6, r5, #24
 80074d6:	d501      	bpl.n	80074dc <_printf_i+0x19c>
 80074d8:	6019      	str	r1, [r3, #0]
 80074da:	e002      	b.n	80074e2 <_printf_i+0x1a2>
 80074dc:	066d      	lsls	r5, r5, #25
 80074de:	d5fb      	bpl.n	80074d8 <_printf_i+0x198>
 80074e0:	8019      	strh	r1, [r3, #0]
 80074e2:	2300      	movs	r3, #0
 80074e4:	9e04      	ldr	r6, [sp, #16]
 80074e6:	6123      	str	r3, [r4, #16]
 80074e8:	e7c0      	b.n	800746c <_printf_i+0x12c>
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	1d11      	adds	r1, r2, #4
 80074ee:	6019      	str	r1, [r3, #0]
 80074f0:	6816      	ldr	r6, [r2, #0]
 80074f2:	2100      	movs	r1, #0
 80074f4:	0030      	movs	r0, r6
 80074f6:	6862      	ldr	r2, [r4, #4]
 80074f8:	f000 fc15 	bl	8007d26 <memchr>
 80074fc:	2800      	cmp	r0, #0
 80074fe:	d001      	beq.n	8007504 <_printf_i+0x1c4>
 8007500:	1b80      	subs	r0, r0, r6
 8007502:	6060      	str	r0, [r4, #4]
 8007504:	6863      	ldr	r3, [r4, #4]
 8007506:	6123      	str	r3, [r4, #16]
 8007508:	2300      	movs	r3, #0
 800750a:	9a04      	ldr	r2, [sp, #16]
 800750c:	7013      	strb	r3, [r2, #0]
 800750e:	e7ad      	b.n	800746c <_printf_i+0x12c>
 8007510:	0032      	movs	r2, r6
 8007512:	6923      	ldr	r3, [r4, #16]
 8007514:	9906      	ldr	r1, [sp, #24]
 8007516:	9805      	ldr	r0, [sp, #20]
 8007518:	9d07      	ldr	r5, [sp, #28]
 800751a:	47a8      	blx	r5
 800751c:	3001      	adds	r0, #1
 800751e:	d0af      	beq.n	8007480 <_printf_i+0x140>
 8007520:	6823      	ldr	r3, [r4, #0]
 8007522:	079b      	lsls	r3, r3, #30
 8007524:	d415      	bmi.n	8007552 <_printf_i+0x212>
 8007526:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007528:	68e0      	ldr	r0, [r4, #12]
 800752a:	4298      	cmp	r0, r3
 800752c:	daaa      	bge.n	8007484 <_printf_i+0x144>
 800752e:	0018      	movs	r0, r3
 8007530:	e7a8      	b.n	8007484 <_printf_i+0x144>
 8007532:	0022      	movs	r2, r4
 8007534:	2301      	movs	r3, #1
 8007536:	9906      	ldr	r1, [sp, #24]
 8007538:	9805      	ldr	r0, [sp, #20]
 800753a:	9e07      	ldr	r6, [sp, #28]
 800753c:	3219      	adds	r2, #25
 800753e:	47b0      	blx	r6
 8007540:	3001      	adds	r0, #1
 8007542:	d09d      	beq.n	8007480 <_printf_i+0x140>
 8007544:	3501      	adds	r5, #1
 8007546:	68e3      	ldr	r3, [r4, #12]
 8007548:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800754a:	1a9b      	subs	r3, r3, r2
 800754c:	42ab      	cmp	r3, r5
 800754e:	dcf0      	bgt.n	8007532 <_printf_i+0x1f2>
 8007550:	e7e9      	b.n	8007526 <_printf_i+0x1e6>
 8007552:	2500      	movs	r5, #0
 8007554:	e7f7      	b.n	8007546 <_printf_i+0x206>
 8007556:	46c0      	nop			; (mov r8, r8)
 8007558:	0800a963 	.word	0x0800a963
 800755c:	0800a974 	.word	0x0800a974

08007560 <_scanf_float>:
 8007560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007562:	b08b      	sub	sp, #44	; 0x2c
 8007564:	0016      	movs	r6, r2
 8007566:	9002      	str	r0, [sp, #8]
 8007568:	22ae      	movs	r2, #174	; 0xae
 800756a:	2000      	movs	r0, #0
 800756c:	9307      	str	r3, [sp, #28]
 800756e:	688b      	ldr	r3, [r1, #8]
 8007570:	000f      	movs	r7, r1
 8007572:	1e59      	subs	r1, r3, #1
 8007574:	0052      	lsls	r2, r2, #1
 8007576:	9006      	str	r0, [sp, #24]
 8007578:	4291      	cmp	r1, r2
 800757a:	d905      	bls.n	8007588 <_scanf_float+0x28>
 800757c:	3b5e      	subs	r3, #94	; 0x5e
 800757e:	3bff      	subs	r3, #255	; 0xff
 8007580:	9306      	str	r3, [sp, #24]
 8007582:	235e      	movs	r3, #94	; 0x5e
 8007584:	33ff      	adds	r3, #255	; 0xff
 8007586:	60bb      	str	r3, [r7, #8]
 8007588:	23f0      	movs	r3, #240	; 0xf0
 800758a:	683a      	ldr	r2, [r7, #0]
 800758c:	00db      	lsls	r3, r3, #3
 800758e:	4313      	orrs	r3, r2
 8007590:	603b      	str	r3, [r7, #0]
 8007592:	003b      	movs	r3, r7
 8007594:	2400      	movs	r4, #0
 8007596:	331c      	adds	r3, #28
 8007598:	001d      	movs	r5, r3
 800759a:	9304      	str	r3, [sp, #16]
 800759c:	9403      	str	r4, [sp, #12]
 800759e:	9409      	str	r4, [sp, #36]	; 0x24
 80075a0:	9408      	str	r4, [sp, #32]
 80075a2:	9401      	str	r4, [sp, #4]
 80075a4:	9405      	str	r4, [sp, #20]
 80075a6:	68ba      	ldr	r2, [r7, #8]
 80075a8:	2a00      	cmp	r2, #0
 80075aa:	d00a      	beq.n	80075c2 <_scanf_float+0x62>
 80075ac:	6833      	ldr	r3, [r6, #0]
 80075ae:	781b      	ldrb	r3, [r3, #0]
 80075b0:	2b4e      	cmp	r3, #78	; 0x4e
 80075b2:	d844      	bhi.n	800763e <_scanf_float+0xde>
 80075b4:	0018      	movs	r0, r3
 80075b6:	2b40      	cmp	r3, #64	; 0x40
 80075b8:	d82c      	bhi.n	8007614 <_scanf_float+0xb4>
 80075ba:	382b      	subs	r0, #43	; 0x2b
 80075bc:	b2c1      	uxtb	r1, r0
 80075be:	290e      	cmp	r1, #14
 80075c0:	d92a      	bls.n	8007618 <_scanf_float+0xb8>
 80075c2:	9b01      	ldr	r3, [sp, #4]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d003      	beq.n	80075d0 <_scanf_float+0x70>
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	4aa3      	ldr	r2, [pc, #652]	; (8007858 <_scanf_float+0x2f8>)
 80075cc:	4013      	ands	r3, r2
 80075ce:	603b      	str	r3, [r7, #0]
 80075d0:	9b03      	ldr	r3, [sp, #12]
 80075d2:	3b01      	subs	r3, #1
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d900      	bls.n	80075da <_scanf_float+0x7a>
 80075d8:	e0f9      	b.n	80077ce <_scanf_float+0x26e>
 80075da:	24be      	movs	r4, #190	; 0xbe
 80075dc:	0064      	lsls	r4, r4, #1
 80075de:	9b04      	ldr	r3, [sp, #16]
 80075e0:	429d      	cmp	r5, r3
 80075e2:	d900      	bls.n	80075e6 <_scanf_float+0x86>
 80075e4:	e0e9      	b.n	80077ba <_scanf_float+0x25a>
 80075e6:	2301      	movs	r3, #1
 80075e8:	9303      	str	r3, [sp, #12]
 80075ea:	e183      	b.n	80078f4 <_scanf_float+0x394>
 80075ec:	0018      	movs	r0, r3
 80075ee:	3861      	subs	r0, #97	; 0x61
 80075f0:	280d      	cmp	r0, #13
 80075f2:	d8e6      	bhi.n	80075c2 <_scanf_float+0x62>
 80075f4:	f7f8 fd98 	bl	8000128 <__gnu_thumb1_case_shi>
 80075f8:	ffe50083 	.word	0xffe50083
 80075fc:	ffe5ffe5 	.word	0xffe5ffe5
 8007600:	00a200b6 	.word	0x00a200b6
 8007604:	ffe5ffe5 	.word	0xffe5ffe5
 8007608:	ffe50089 	.word	0xffe50089
 800760c:	ffe5ffe5 	.word	0xffe5ffe5
 8007610:	0065ffe5 	.word	0x0065ffe5
 8007614:	3841      	subs	r0, #65	; 0x41
 8007616:	e7eb      	b.n	80075f0 <_scanf_float+0x90>
 8007618:	280e      	cmp	r0, #14
 800761a:	d8d2      	bhi.n	80075c2 <_scanf_float+0x62>
 800761c:	f7f8 fd84 	bl	8000128 <__gnu_thumb1_case_shi>
 8007620:	ffd1004b 	.word	0xffd1004b
 8007624:	0098004b 	.word	0x0098004b
 8007628:	0020ffd1 	.word	0x0020ffd1
 800762c:	00400040 	.word	0x00400040
 8007630:	00400040 	.word	0x00400040
 8007634:	00400040 	.word	0x00400040
 8007638:	00400040 	.word	0x00400040
 800763c:	0040      	.short	0x0040
 800763e:	2b6e      	cmp	r3, #110	; 0x6e
 8007640:	d809      	bhi.n	8007656 <_scanf_float+0xf6>
 8007642:	2b60      	cmp	r3, #96	; 0x60
 8007644:	d8d2      	bhi.n	80075ec <_scanf_float+0x8c>
 8007646:	2b54      	cmp	r3, #84	; 0x54
 8007648:	d07d      	beq.n	8007746 <_scanf_float+0x1e6>
 800764a:	2b59      	cmp	r3, #89	; 0x59
 800764c:	d1b9      	bne.n	80075c2 <_scanf_float+0x62>
 800764e:	2c07      	cmp	r4, #7
 8007650:	d1b7      	bne.n	80075c2 <_scanf_float+0x62>
 8007652:	2408      	movs	r4, #8
 8007654:	e02c      	b.n	80076b0 <_scanf_float+0x150>
 8007656:	2b74      	cmp	r3, #116	; 0x74
 8007658:	d075      	beq.n	8007746 <_scanf_float+0x1e6>
 800765a:	2b79      	cmp	r3, #121	; 0x79
 800765c:	d0f7      	beq.n	800764e <_scanf_float+0xee>
 800765e:	e7b0      	b.n	80075c2 <_scanf_float+0x62>
 8007660:	6839      	ldr	r1, [r7, #0]
 8007662:	05c8      	lsls	r0, r1, #23
 8007664:	d51c      	bpl.n	80076a0 <_scanf_float+0x140>
 8007666:	2380      	movs	r3, #128	; 0x80
 8007668:	4399      	bics	r1, r3
 800766a:	9b01      	ldr	r3, [sp, #4]
 800766c:	6039      	str	r1, [r7, #0]
 800766e:	3301      	adds	r3, #1
 8007670:	9301      	str	r3, [sp, #4]
 8007672:	9b06      	ldr	r3, [sp, #24]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d003      	beq.n	8007680 <_scanf_float+0x120>
 8007678:	3b01      	subs	r3, #1
 800767a:	3201      	adds	r2, #1
 800767c:	9306      	str	r3, [sp, #24]
 800767e:	60ba      	str	r2, [r7, #8]
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	3b01      	subs	r3, #1
 8007684:	60bb      	str	r3, [r7, #8]
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	3301      	adds	r3, #1
 800768a:	613b      	str	r3, [r7, #16]
 800768c:	6873      	ldr	r3, [r6, #4]
 800768e:	3b01      	subs	r3, #1
 8007690:	6073      	str	r3, [r6, #4]
 8007692:	2b00      	cmp	r3, #0
 8007694:	dc00      	bgt.n	8007698 <_scanf_float+0x138>
 8007696:	e086      	b.n	80077a6 <_scanf_float+0x246>
 8007698:	6833      	ldr	r3, [r6, #0]
 800769a:	3301      	adds	r3, #1
 800769c:	6033      	str	r3, [r6, #0]
 800769e:	e782      	b.n	80075a6 <_scanf_float+0x46>
 80076a0:	9a03      	ldr	r2, [sp, #12]
 80076a2:	1912      	adds	r2, r2, r4
 80076a4:	2a00      	cmp	r2, #0
 80076a6:	d18c      	bne.n	80075c2 <_scanf_float+0x62>
 80076a8:	683a      	ldr	r2, [r7, #0]
 80076aa:	496c      	ldr	r1, [pc, #432]	; (800785c <_scanf_float+0x2fc>)
 80076ac:	400a      	ands	r2, r1
 80076ae:	603a      	str	r2, [r7, #0]
 80076b0:	702b      	strb	r3, [r5, #0]
 80076b2:	3501      	adds	r5, #1
 80076b4:	e7e4      	b.n	8007680 <_scanf_float+0x120>
 80076b6:	2180      	movs	r1, #128	; 0x80
 80076b8:	683a      	ldr	r2, [r7, #0]
 80076ba:	420a      	tst	r2, r1
 80076bc:	d081      	beq.n	80075c2 <_scanf_float+0x62>
 80076be:	438a      	bics	r2, r1
 80076c0:	e7f5      	b.n	80076ae <_scanf_float+0x14e>
 80076c2:	9a03      	ldr	r2, [sp, #12]
 80076c4:	2a00      	cmp	r2, #0
 80076c6:	d10f      	bne.n	80076e8 <_scanf_float+0x188>
 80076c8:	9a01      	ldr	r2, [sp, #4]
 80076ca:	2a00      	cmp	r2, #0
 80076cc:	d10f      	bne.n	80076ee <_scanf_float+0x18e>
 80076ce:	683a      	ldr	r2, [r7, #0]
 80076d0:	21e0      	movs	r1, #224	; 0xe0
 80076d2:	0010      	movs	r0, r2
 80076d4:	00c9      	lsls	r1, r1, #3
 80076d6:	4008      	ands	r0, r1
 80076d8:	4288      	cmp	r0, r1
 80076da:	d108      	bne.n	80076ee <_scanf_float+0x18e>
 80076dc:	4960      	ldr	r1, [pc, #384]	; (8007860 <_scanf_float+0x300>)
 80076de:	400a      	ands	r2, r1
 80076e0:	603a      	str	r2, [r7, #0]
 80076e2:	2201      	movs	r2, #1
 80076e4:	9203      	str	r2, [sp, #12]
 80076e6:	e7e3      	b.n	80076b0 <_scanf_float+0x150>
 80076e8:	9a03      	ldr	r2, [sp, #12]
 80076ea:	2a02      	cmp	r2, #2
 80076ec:	d059      	beq.n	80077a2 <_scanf_float+0x242>
 80076ee:	2c01      	cmp	r4, #1
 80076f0:	d002      	beq.n	80076f8 <_scanf_float+0x198>
 80076f2:	2c04      	cmp	r4, #4
 80076f4:	d000      	beq.n	80076f8 <_scanf_float+0x198>
 80076f6:	e764      	b.n	80075c2 <_scanf_float+0x62>
 80076f8:	3401      	adds	r4, #1
 80076fa:	b2e4      	uxtb	r4, r4
 80076fc:	e7d8      	b.n	80076b0 <_scanf_float+0x150>
 80076fe:	9a03      	ldr	r2, [sp, #12]
 8007700:	2a01      	cmp	r2, #1
 8007702:	d000      	beq.n	8007706 <_scanf_float+0x1a6>
 8007704:	e75d      	b.n	80075c2 <_scanf_float+0x62>
 8007706:	2202      	movs	r2, #2
 8007708:	e7ec      	b.n	80076e4 <_scanf_float+0x184>
 800770a:	2c00      	cmp	r4, #0
 800770c:	d110      	bne.n	8007730 <_scanf_float+0x1d0>
 800770e:	9a01      	ldr	r2, [sp, #4]
 8007710:	2a00      	cmp	r2, #0
 8007712:	d000      	beq.n	8007716 <_scanf_float+0x1b6>
 8007714:	e758      	b.n	80075c8 <_scanf_float+0x68>
 8007716:	683a      	ldr	r2, [r7, #0]
 8007718:	21e0      	movs	r1, #224	; 0xe0
 800771a:	0010      	movs	r0, r2
 800771c:	00c9      	lsls	r1, r1, #3
 800771e:	4008      	ands	r0, r1
 8007720:	4288      	cmp	r0, r1
 8007722:	d000      	beq.n	8007726 <_scanf_float+0x1c6>
 8007724:	e754      	b.n	80075d0 <_scanf_float+0x70>
 8007726:	494e      	ldr	r1, [pc, #312]	; (8007860 <_scanf_float+0x300>)
 8007728:	3401      	adds	r4, #1
 800772a:	400a      	ands	r2, r1
 800772c:	603a      	str	r2, [r7, #0]
 800772e:	e7bf      	b.n	80076b0 <_scanf_float+0x150>
 8007730:	21fd      	movs	r1, #253	; 0xfd
 8007732:	1ee2      	subs	r2, r4, #3
 8007734:	420a      	tst	r2, r1
 8007736:	d000      	beq.n	800773a <_scanf_float+0x1da>
 8007738:	e743      	b.n	80075c2 <_scanf_float+0x62>
 800773a:	e7dd      	b.n	80076f8 <_scanf_float+0x198>
 800773c:	2c02      	cmp	r4, #2
 800773e:	d000      	beq.n	8007742 <_scanf_float+0x1e2>
 8007740:	e73f      	b.n	80075c2 <_scanf_float+0x62>
 8007742:	2403      	movs	r4, #3
 8007744:	e7b4      	b.n	80076b0 <_scanf_float+0x150>
 8007746:	2c06      	cmp	r4, #6
 8007748:	d000      	beq.n	800774c <_scanf_float+0x1ec>
 800774a:	e73a      	b.n	80075c2 <_scanf_float+0x62>
 800774c:	2407      	movs	r4, #7
 800774e:	e7af      	b.n	80076b0 <_scanf_float+0x150>
 8007750:	683a      	ldr	r2, [r7, #0]
 8007752:	0591      	lsls	r1, r2, #22
 8007754:	d400      	bmi.n	8007758 <_scanf_float+0x1f8>
 8007756:	e734      	b.n	80075c2 <_scanf_float+0x62>
 8007758:	4942      	ldr	r1, [pc, #264]	; (8007864 <_scanf_float+0x304>)
 800775a:	400a      	ands	r2, r1
 800775c:	603a      	str	r2, [r7, #0]
 800775e:	9a01      	ldr	r2, [sp, #4]
 8007760:	9205      	str	r2, [sp, #20]
 8007762:	e7a5      	b.n	80076b0 <_scanf_float+0x150>
 8007764:	21a0      	movs	r1, #160	; 0xa0
 8007766:	2080      	movs	r0, #128	; 0x80
 8007768:	683a      	ldr	r2, [r7, #0]
 800776a:	00c9      	lsls	r1, r1, #3
 800776c:	4011      	ands	r1, r2
 800776e:	00c0      	lsls	r0, r0, #3
 8007770:	4281      	cmp	r1, r0
 8007772:	d006      	beq.n	8007782 <_scanf_float+0x222>
 8007774:	4202      	tst	r2, r0
 8007776:	d100      	bne.n	800777a <_scanf_float+0x21a>
 8007778:	e723      	b.n	80075c2 <_scanf_float+0x62>
 800777a:	9901      	ldr	r1, [sp, #4]
 800777c:	2900      	cmp	r1, #0
 800777e:	d100      	bne.n	8007782 <_scanf_float+0x222>
 8007780:	e726      	b.n	80075d0 <_scanf_float+0x70>
 8007782:	0591      	lsls	r1, r2, #22
 8007784:	d404      	bmi.n	8007790 <_scanf_float+0x230>
 8007786:	9901      	ldr	r1, [sp, #4]
 8007788:	9805      	ldr	r0, [sp, #20]
 800778a:	9509      	str	r5, [sp, #36]	; 0x24
 800778c:	1a09      	subs	r1, r1, r0
 800778e:	9108      	str	r1, [sp, #32]
 8007790:	4933      	ldr	r1, [pc, #204]	; (8007860 <_scanf_float+0x300>)
 8007792:	400a      	ands	r2, r1
 8007794:	21c0      	movs	r1, #192	; 0xc0
 8007796:	0049      	lsls	r1, r1, #1
 8007798:	430a      	orrs	r2, r1
 800779a:	603a      	str	r2, [r7, #0]
 800779c:	2200      	movs	r2, #0
 800779e:	9201      	str	r2, [sp, #4]
 80077a0:	e786      	b.n	80076b0 <_scanf_float+0x150>
 80077a2:	2203      	movs	r2, #3
 80077a4:	e79e      	b.n	80076e4 <_scanf_float+0x184>
 80077a6:	23c0      	movs	r3, #192	; 0xc0
 80077a8:	005b      	lsls	r3, r3, #1
 80077aa:	0031      	movs	r1, r6
 80077ac:	58fb      	ldr	r3, [r7, r3]
 80077ae:	9802      	ldr	r0, [sp, #8]
 80077b0:	4798      	blx	r3
 80077b2:	2800      	cmp	r0, #0
 80077b4:	d100      	bne.n	80077b8 <_scanf_float+0x258>
 80077b6:	e6f6      	b.n	80075a6 <_scanf_float+0x46>
 80077b8:	e703      	b.n	80075c2 <_scanf_float+0x62>
 80077ba:	3d01      	subs	r5, #1
 80077bc:	593b      	ldr	r3, [r7, r4]
 80077be:	0032      	movs	r2, r6
 80077c0:	7829      	ldrb	r1, [r5, #0]
 80077c2:	9802      	ldr	r0, [sp, #8]
 80077c4:	4798      	blx	r3
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	3b01      	subs	r3, #1
 80077ca:	613b      	str	r3, [r7, #16]
 80077cc:	e707      	b.n	80075de <_scanf_float+0x7e>
 80077ce:	1e63      	subs	r3, r4, #1
 80077d0:	2b06      	cmp	r3, #6
 80077d2:	d80e      	bhi.n	80077f2 <_scanf_float+0x292>
 80077d4:	9503      	str	r5, [sp, #12]
 80077d6:	2c02      	cmp	r4, #2
 80077d8:	d920      	bls.n	800781c <_scanf_float+0x2bc>
 80077da:	1b63      	subs	r3, r4, r5
 80077dc:	b2db      	uxtb	r3, r3
 80077de:	9306      	str	r3, [sp, #24]
 80077e0:	9b03      	ldr	r3, [sp, #12]
 80077e2:	9a06      	ldr	r2, [sp, #24]
 80077e4:	189b      	adds	r3, r3, r2
 80077e6:	b2db      	uxtb	r3, r3
 80077e8:	2b03      	cmp	r3, #3
 80077ea:	d827      	bhi.n	800783c <_scanf_float+0x2dc>
 80077ec:	3c03      	subs	r4, #3
 80077ee:	b2e4      	uxtb	r4, r4
 80077f0:	1b2d      	subs	r5, r5, r4
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	05da      	lsls	r2, r3, #23
 80077f6:	d552      	bpl.n	800789e <_scanf_float+0x33e>
 80077f8:	055b      	lsls	r3, r3, #21
 80077fa:	d535      	bpl.n	8007868 <_scanf_float+0x308>
 80077fc:	24be      	movs	r4, #190	; 0xbe
 80077fe:	0064      	lsls	r4, r4, #1
 8007800:	9b04      	ldr	r3, [sp, #16]
 8007802:	429d      	cmp	r5, r3
 8007804:	d800      	bhi.n	8007808 <_scanf_float+0x2a8>
 8007806:	e6ee      	b.n	80075e6 <_scanf_float+0x86>
 8007808:	3d01      	subs	r5, #1
 800780a:	593b      	ldr	r3, [r7, r4]
 800780c:	0032      	movs	r2, r6
 800780e:	7829      	ldrb	r1, [r5, #0]
 8007810:	9802      	ldr	r0, [sp, #8]
 8007812:	4798      	blx	r3
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	3b01      	subs	r3, #1
 8007818:	613b      	str	r3, [r7, #16]
 800781a:	e7f1      	b.n	8007800 <_scanf_float+0x2a0>
 800781c:	24be      	movs	r4, #190	; 0xbe
 800781e:	0064      	lsls	r4, r4, #1
 8007820:	9b04      	ldr	r3, [sp, #16]
 8007822:	429d      	cmp	r5, r3
 8007824:	d800      	bhi.n	8007828 <_scanf_float+0x2c8>
 8007826:	e6de      	b.n	80075e6 <_scanf_float+0x86>
 8007828:	3d01      	subs	r5, #1
 800782a:	593b      	ldr	r3, [r7, r4]
 800782c:	0032      	movs	r2, r6
 800782e:	7829      	ldrb	r1, [r5, #0]
 8007830:	9802      	ldr	r0, [sp, #8]
 8007832:	4798      	blx	r3
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	3b01      	subs	r3, #1
 8007838:	613b      	str	r3, [r7, #16]
 800783a:	e7f1      	b.n	8007820 <_scanf_float+0x2c0>
 800783c:	9b03      	ldr	r3, [sp, #12]
 800783e:	0032      	movs	r2, r6
 8007840:	3b01      	subs	r3, #1
 8007842:	7819      	ldrb	r1, [r3, #0]
 8007844:	9303      	str	r3, [sp, #12]
 8007846:	23be      	movs	r3, #190	; 0xbe
 8007848:	005b      	lsls	r3, r3, #1
 800784a:	58fb      	ldr	r3, [r7, r3]
 800784c:	9802      	ldr	r0, [sp, #8]
 800784e:	4798      	blx	r3
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	3b01      	subs	r3, #1
 8007854:	613b      	str	r3, [r7, #16]
 8007856:	e7c3      	b.n	80077e0 <_scanf_float+0x280>
 8007858:	fffffeff 	.word	0xfffffeff
 800785c:	fffffe7f 	.word	0xfffffe7f
 8007860:	fffff87f 	.word	0xfffff87f
 8007864:	fffffd7f 	.word	0xfffffd7f
 8007868:	693b      	ldr	r3, [r7, #16]
 800786a:	1e6c      	subs	r4, r5, #1
 800786c:	7821      	ldrb	r1, [r4, #0]
 800786e:	3b01      	subs	r3, #1
 8007870:	613b      	str	r3, [r7, #16]
 8007872:	2965      	cmp	r1, #101	; 0x65
 8007874:	d00c      	beq.n	8007890 <_scanf_float+0x330>
 8007876:	2945      	cmp	r1, #69	; 0x45
 8007878:	d00a      	beq.n	8007890 <_scanf_float+0x330>
 800787a:	23be      	movs	r3, #190	; 0xbe
 800787c:	005b      	lsls	r3, r3, #1
 800787e:	58fb      	ldr	r3, [r7, r3]
 8007880:	0032      	movs	r2, r6
 8007882:	9802      	ldr	r0, [sp, #8]
 8007884:	4798      	blx	r3
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	1eac      	subs	r4, r5, #2
 800788a:	3b01      	subs	r3, #1
 800788c:	7821      	ldrb	r1, [r4, #0]
 800788e:	613b      	str	r3, [r7, #16]
 8007890:	23be      	movs	r3, #190	; 0xbe
 8007892:	005b      	lsls	r3, r3, #1
 8007894:	0032      	movs	r2, r6
 8007896:	58fb      	ldr	r3, [r7, r3]
 8007898:	9802      	ldr	r0, [sp, #8]
 800789a:	4798      	blx	r3
 800789c:	0025      	movs	r5, r4
 800789e:	683a      	ldr	r2, [r7, #0]
 80078a0:	2310      	movs	r3, #16
 80078a2:	0011      	movs	r1, r2
 80078a4:	4019      	ands	r1, r3
 80078a6:	9103      	str	r1, [sp, #12]
 80078a8:	421a      	tst	r2, r3
 80078aa:	d15b      	bne.n	8007964 <_scanf_float+0x404>
 80078ac:	22c0      	movs	r2, #192	; 0xc0
 80078ae:	7029      	strb	r1, [r5, #0]
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	00d2      	lsls	r2, r2, #3
 80078b4:	4013      	ands	r3, r2
 80078b6:	2280      	movs	r2, #128	; 0x80
 80078b8:	00d2      	lsls	r2, r2, #3
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d11d      	bne.n	80078fa <_scanf_float+0x39a>
 80078be:	9b05      	ldr	r3, [sp, #20]
 80078c0:	9a01      	ldr	r2, [sp, #4]
 80078c2:	9901      	ldr	r1, [sp, #4]
 80078c4:	1a9a      	subs	r2, r3, r2
 80078c6:	428b      	cmp	r3, r1
 80078c8:	d124      	bne.n	8007914 <_scanf_float+0x3b4>
 80078ca:	2200      	movs	r2, #0
 80078cc:	9904      	ldr	r1, [sp, #16]
 80078ce:	9802      	ldr	r0, [sp, #8]
 80078d0:	f7ff f936 	bl	8006b40 <_strtod_r>
 80078d4:	9b07      	ldr	r3, [sp, #28]
 80078d6:	683a      	ldr	r2, [r7, #0]
 80078d8:	0004      	movs	r4, r0
 80078da:	000d      	movs	r5, r1
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	0791      	lsls	r1, r2, #30
 80078e0:	d525      	bpl.n	800792e <_scanf_float+0x3ce>
 80078e2:	9907      	ldr	r1, [sp, #28]
 80078e4:	1d1a      	adds	r2, r3, #4
 80078e6:	600a      	str	r2, [r1, #0]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	601c      	str	r4, [r3, #0]
 80078ec:	605d      	str	r5, [r3, #4]
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	3301      	adds	r3, #1
 80078f2:	60fb      	str	r3, [r7, #12]
 80078f4:	9803      	ldr	r0, [sp, #12]
 80078f6:	b00b      	add	sp, #44	; 0x2c
 80078f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078fa:	9b08      	ldr	r3, [sp, #32]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d0e4      	beq.n	80078ca <_scanf_float+0x36a>
 8007900:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007902:	9a03      	ldr	r2, [sp, #12]
 8007904:	1c59      	adds	r1, r3, #1
 8007906:	9802      	ldr	r0, [sp, #8]
 8007908:	230a      	movs	r3, #10
 800790a:	f7ff f9a7 	bl	8006c5c <_strtol_r>
 800790e:	9b08      	ldr	r3, [sp, #32]
 8007910:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007912:	1ac2      	subs	r2, r0, r3
 8007914:	003b      	movs	r3, r7
 8007916:	3370      	adds	r3, #112	; 0x70
 8007918:	33ff      	adds	r3, #255	; 0xff
 800791a:	429d      	cmp	r5, r3
 800791c:	d302      	bcc.n	8007924 <_scanf_float+0x3c4>
 800791e:	003d      	movs	r5, r7
 8007920:	356f      	adds	r5, #111	; 0x6f
 8007922:	35ff      	adds	r5, #255	; 0xff
 8007924:	0028      	movs	r0, r5
 8007926:	4910      	ldr	r1, [pc, #64]	; (8007968 <_scanf_float+0x408>)
 8007928:	f000 f8e6 	bl	8007af8 <siprintf>
 800792c:	e7cd      	b.n	80078ca <_scanf_float+0x36a>
 800792e:	1d19      	adds	r1, r3, #4
 8007930:	0752      	lsls	r2, r2, #29
 8007932:	d502      	bpl.n	800793a <_scanf_float+0x3da>
 8007934:	9a07      	ldr	r2, [sp, #28]
 8007936:	6011      	str	r1, [r2, #0]
 8007938:	e7d6      	b.n	80078e8 <_scanf_float+0x388>
 800793a:	9a07      	ldr	r2, [sp, #28]
 800793c:	0020      	movs	r0, r4
 800793e:	6011      	str	r1, [r2, #0]
 8007940:	681e      	ldr	r6, [r3, #0]
 8007942:	0022      	movs	r2, r4
 8007944:	002b      	movs	r3, r5
 8007946:	0029      	movs	r1, r5
 8007948:	f7fa fca6 	bl	8002298 <__aeabi_dcmpun>
 800794c:	2800      	cmp	r0, #0
 800794e:	d004      	beq.n	800795a <_scanf_float+0x3fa>
 8007950:	4806      	ldr	r0, [pc, #24]	; (800796c <_scanf_float+0x40c>)
 8007952:	f000 fa03 	bl	8007d5c <nanf>
 8007956:	6030      	str	r0, [r6, #0]
 8007958:	e7c9      	b.n	80078ee <_scanf_float+0x38e>
 800795a:	0020      	movs	r0, r4
 800795c:	0029      	movs	r1, r5
 800795e:	f7fa fd45 	bl	80023ec <__aeabi_d2f>
 8007962:	e7f8      	b.n	8007956 <_scanf_float+0x3f6>
 8007964:	2300      	movs	r3, #0
 8007966:	e63f      	b.n	80075e8 <_scanf_float+0x88>
 8007968:	0800a985 	.word	0x0800a985
 800796c:	0800ac20 	.word	0x0800ac20

08007970 <std>:
 8007970:	2300      	movs	r3, #0
 8007972:	b510      	push	{r4, lr}
 8007974:	0004      	movs	r4, r0
 8007976:	6003      	str	r3, [r0, #0]
 8007978:	6043      	str	r3, [r0, #4]
 800797a:	6083      	str	r3, [r0, #8]
 800797c:	8181      	strh	r1, [r0, #12]
 800797e:	6643      	str	r3, [r0, #100]	; 0x64
 8007980:	81c2      	strh	r2, [r0, #14]
 8007982:	6103      	str	r3, [r0, #16]
 8007984:	6143      	str	r3, [r0, #20]
 8007986:	6183      	str	r3, [r0, #24]
 8007988:	0019      	movs	r1, r3
 800798a:	2208      	movs	r2, #8
 800798c:	305c      	adds	r0, #92	; 0x5c
 800798e:	f000 f91f 	bl	8007bd0 <memset>
 8007992:	4b0b      	ldr	r3, [pc, #44]	; (80079c0 <std+0x50>)
 8007994:	6224      	str	r4, [r4, #32]
 8007996:	6263      	str	r3, [r4, #36]	; 0x24
 8007998:	4b0a      	ldr	r3, [pc, #40]	; (80079c4 <std+0x54>)
 800799a:	62a3      	str	r3, [r4, #40]	; 0x28
 800799c:	4b0a      	ldr	r3, [pc, #40]	; (80079c8 <std+0x58>)
 800799e:	62e3      	str	r3, [r4, #44]	; 0x2c
 80079a0:	4b0a      	ldr	r3, [pc, #40]	; (80079cc <std+0x5c>)
 80079a2:	6323      	str	r3, [r4, #48]	; 0x30
 80079a4:	4b0a      	ldr	r3, [pc, #40]	; (80079d0 <std+0x60>)
 80079a6:	429c      	cmp	r4, r3
 80079a8:	d005      	beq.n	80079b6 <std+0x46>
 80079aa:	4b0a      	ldr	r3, [pc, #40]	; (80079d4 <std+0x64>)
 80079ac:	429c      	cmp	r4, r3
 80079ae:	d002      	beq.n	80079b6 <std+0x46>
 80079b0:	4b09      	ldr	r3, [pc, #36]	; (80079d8 <std+0x68>)
 80079b2:	429c      	cmp	r4, r3
 80079b4:	d103      	bne.n	80079be <std+0x4e>
 80079b6:	0020      	movs	r0, r4
 80079b8:	3058      	adds	r0, #88	; 0x58
 80079ba:	f000 f9b1 	bl	8007d20 <__retarget_lock_init_recursive>
 80079be:	bd10      	pop	{r4, pc}
 80079c0:	08007b39 	.word	0x08007b39
 80079c4:	08007b61 	.word	0x08007b61
 80079c8:	08007b99 	.word	0x08007b99
 80079cc:	08007bc5 	.word	0x08007bc5
 80079d0:	2000046c 	.word	0x2000046c
 80079d4:	200004d4 	.word	0x200004d4
 80079d8:	2000053c 	.word	0x2000053c

080079dc <stdio_exit_handler>:
 80079dc:	b510      	push	{r4, lr}
 80079de:	4a03      	ldr	r2, [pc, #12]	; (80079ec <stdio_exit_handler+0x10>)
 80079e0:	4903      	ldr	r1, [pc, #12]	; (80079f0 <stdio_exit_handler+0x14>)
 80079e2:	4804      	ldr	r0, [pc, #16]	; (80079f4 <stdio_exit_handler+0x18>)
 80079e4:	f000 f86c 	bl	8007ac0 <_fwalk_sglue>
 80079e8:	bd10      	pop	{r4, pc}
 80079ea:	46c0      	nop			; (mov r8, r8)
 80079ec:	20000010 	.word	0x20000010
 80079f0:	08009f79 	.word	0x08009f79
 80079f4:	20000188 	.word	0x20000188

080079f8 <cleanup_stdio>:
 80079f8:	6841      	ldr	r1, [r0, #4]
 80079fa:	4b0b      	ldr	r3, [pc, #44]	; (8007a28 <cleanup_stdio+0x30>)
 80079fc:	b510      	push	{r4, lr}
 80079fe:	0004      	movs	r4, r0
 8007a00:	4299      	cmp	r1, r3
 8007a02:	d001      	beq.n	8007a08 <cleanup_stdio+0x10>
 8007a04:	f002 fab8 	bl	8009f78 <_fflush_r>
 8007a08:	68a1      	ldr	r1, [r4, #8]
 8007a0a:	4b08      	ldr	r3, [pc, #32]	; (8007a2c <cleanup_stdio+0x34>)
 8007a0c:	4299      	cmp	r1, r3
 8007a0e:	d002      	beq.n	8007a16 <cleanup_stdio+0x1e>
 8007a10:	0020      	movs	r0, r4
 8007a12:	f002 fab1 	bl	8009f78 <_fflush_r>
 8007a16:	68e1      	ldr	r1, [r4, #12]
 8007a18:	4b05      	ldr	r3, [pc, #20]	; (8007a30 <cleanup_stdio+0x38>)
 8007a1a:	4299      	cmp	r1, r3
 8007a1c:	d002      	beq.n	8007a24 <cleanup_stdio+0x2c>
 8007a1e:	0020      	movs	r0, r4
 8007a20:	f002 faaa 	bl	8009f78 <_fflush_r>
 8007a24:	bd10      	pop	{r4, pc}
 8007a26:	46c0      	nop			; (mov r8, r8)
 8007a28:	2000046c 	.word	0x2000046c
 8007a2c:	200004d4 	.word	0x200004d4
 8007a30:	2000053c 	.word	0x2000053c

08007a34 <global_stdio_init.part.0>:
 8007a34:	b510      	push	{r4, lr}
 8007a36:	4b09      	ldr	r3, [pc, #36]	; (8007a5c <global_stdio_init.part.0+0x28>)
 8007a38:	4a09      	ldr	r2, [pc, #36]	; (8007a60 <global_stdio_init.part.0+0x2c>)
 8007a3a:	2104      	movs	r1, #4
 8007a3c:	601a      	str	r2, [r3, #0]
 8007a3e:	4809      	ldr	r0, [pc, #36]	; (8007a64 <global_stdio_init.part.0+0x30>)
 8007a40:	2200      	movs	r2, #0
 8007a42:	f7ff ff95 	bl	8007970 <std>
 8007a46:	2201      	movs	r2, #1
 8007a48:	2109      	movs	r1, #9
 8007a4a:	4807      	ldr	r0, [pc, #28]	; (8007a68 <global_stdio_init.part.0+0x34>)
 8007a4c:	f7ff ff90 	bl	8007970 <std>
 8007a50:	2202      	movs	r2, #2
 8007a52:	2112      	movs	r1, #18
 8007a54:	4805      	ldr	r0, [pc, #20]	; (8007a6c <global_stdio_init.part.0+0x38>)
 8007a56:	f7ff ff8b 	bl	8007970 <std>
 8007a5a:	bd10      	pop	{r4, pc}
 8007a5c:	200005a4 	.word	0x200005a4
 8007a60:	080079dd 	.word	0x080079dd
 8007a64:	2000046c 	.word	0x2000046c
 8007a68:	200004d4 	.word	0x200004d4
 8007a6c:	2000053c 	.word	0x2000053c

08007a70 <__sfp_lock_acquire>:
 8007a70:	b510      	push	{r4, lr}
 8007a72:	4802      	ldr	r0, [pc, #8]	; (8007a7c <__sfp_lock_acquire+0xc>)
 8007a74:	f000 f955 	bl	8007d22 <__retarget_lock_acquire_recursive>
 8007a78:	bd10      	pop	{r4, pc}
 8007a7a:	46c0      	nop			; (mov r8, r8)
 8007a7c:	200005ad 	.word	0x200005ad

08007a80 <__sfp_lock_release>:
 8007a80:	b510      	push	{r4, lr}
 8007a82:	4802      	ldr	r0, [pc, #8]	; (8007a8c <__sfp_lock_release+0xc>)
 8007a84:	f000 f94e 	bl	8007d24 <__retarget_lock_release_recursive>
 8007a88:	bd10      	pop	{r4, pc}
 8007a8a:	46c0      	nop			; (mov r8, r8)
 8007a8c:	200005ad 	.word	0x200005ad

08007a90 <__sinit>:
 8007a90:	b510      	push	{r4, lr}
 8007a92:	0004      	movs	r4, r0
 8007a94:	f7ff ffec 	bl	8007a70 <__sfp_lock_acquire>
 8007a98:	6a23      	ldr	r3, [r4, #32]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d002      	beq.n	8007aa4 <__sinit+0x14>
 8007a9e:	f7ff ffef 	bl	8007a80 <__sfp_lock_release>
 8007aa2:	bd10      	pop	{r4, pc}
 8007aa4:	4b04      	ldr	r3, [pc, #16]	; (8007ab8 <__sinit+0x28>)
 8007aa6:	6223      	str	r3, [r4, #32]
 8007aa8:	4b04      	ldr	r3, [pc, #16]	; (8007abc <__sinit+0x2c>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d1f6      	bne.n	8007a9e <__sinit+0xe>
 8007ab0:	f7ff ffc0 	bl	8007a34 <global_stdio_init.part.0>
 8007ab4:	e7f3      	b.n	8007a9e <__sinit+0xe>
 8007ab6:	46c0      	nop			; (mov r8, r8)
 8007ab8:	080079f9 	.word	0x080079f9
 8007abc:	200005a4 	.word	0x200005a4

08007ac0 <_fwalk_sglue>:
 8007ac0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ac2:	0014      	movs	r4, r2
 8007ac4:	2600      	movs	r6, #0
 8007ac6:	9000      	str	r0, [sp, #0]
 8007ac8:	9101      	str	r1, [sp, #4]
 8007aca:	68a5      	ldr	r5, [r4, #8]
 8007acc:	6867      	ldr	r7, [r4, #4]
 8007ace:	3f01      	subs	r7, #1
 8007ad0:	d504      	bpl.n	8007adc <_fwalk_sglue+0x1c>
 8007ad2:	6824      	ldr	r4, [r4, #0]
 8007ad4:	2c00      	cmp	r4, #0
 8007ad6:	d1f8      	bne.n	8007aca <_fwalk_sglue+0xa>
 8007ad8:	0030      	movs	r0, r6
 8007ada:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007adc:	89ab      	ldrh	r3, [r5, #12]
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d908      	bls.n	8007af4 <_fwalk_sglue+0x34>
 8007ae2:	220e      	movs	r2, #14
 8007ae4:	5eab      	ldrsh	r3, [r5, r2]
 8007ae6:	3301      	adds	r3, #1
 8007ae8:	d004      	beq.n	8007af4 <_fwalk_sglue+0x34>
 8007aea:	0029      	movs	r1, r5
 8007aec:	9800      	ldr	r0, [sp, #0]
 8007aee:	9b01      	ldr	r3, [sp, #4]
 8007af0:	4798      	blx	r3
 8007af2:	4306      	orrs	r6, r0
 8007af4:	3568      	adds	r5, #104	; 0x68
 8007af6:	e7ea      	b.n	8007ace <_fwalk_sglue+0xe>

08007af8 <siprintf>:
 8007af8:	b40e      	push	{r1, r2, r3}
 8007afa:	b500      	push	{lr}
 8007afc:	490b      	ldr	r1, [pc, #44]	; (8007b2c <siprintf+0x34>)
 8007afe:	b09c      	sub	sp, #112	; 0x70
 8007b00:	ab1d      	add	r3, sp, #116	; 0x74
 8007b02:	9002      	str	r0, [sp, #8]
 8007b04:	9006      	str	r0, [sp, #24]
 8007b06:	9107      	str	r1, [sp, #28]
 8007b08:	9104      	str	r1, [sp, #16]
 8007b0a:	4809      	ldr	r0, [pc, #36]	; (8007b30 <siprintf+0x38>)
 8007b0c:	4909      	ldr	r1, [pc, #36]	; (8007b34 <siprintf+0x3c>)
 8007b0e:	cb04      	ldmia	r3!, {r2}
 8007b10:	9105      	str	r1, [sp, #20]
 8007b12:	6800      	ldr	r0, [r0, #0]
 8007b14:	a902      	add	r1, sp, #8
 8007b16:	9301      	str	r3, [sp, #4]
 8007b18:	f002 f8a4 	bl	8009c64 <_svfiprintf_r>
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	9b02      	ldr	r3, [sp, #8]
 8007b20:	701a      	strb	r2, [r3, #0]
 8007b22:	b01c      	add	sp, #112	; 0x70
 8007b24:	bc08      	pop	{r3}
 8007b26:	b003      	add	sp, #12
 8007b28:	4718      	bx	r3
 8007b2a:	46c0      	nop			; (mov r8, r8)
 8007b2c:	7fffffff 	.word	0x7fffffff
 8007b30:	200001d4 	.word	0x200001d4
 8007b34:	ffff0208 	.word	0xffff0208

08007b38 <__sread>:
 8007b38:	b570      	push	{r4, r5, r6, lr}
 8007b3a:	000c      	movs	r4, r1
 8007b3c:	250e      	movs	r5, #14
 8007b3e:	5f49      	ldrsh	r1, [r1, r5]
 8007b40:	f000 f88a 	bl	8007c58 <_read_r>
 8007b44:	2800      	cmp	r0, #0
 8007b46:	db03      	blt.n	8007b50 <__sread+0x18>
 8007b48:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007b4a:	181b      	adds	r3, r3, r0
 8007b4c:	6563      	str	r3, [r4, #84]	; 0x54
 8007b4e:	bd70      	pop	{r4, r5, r6, pc}
 8007b50:	89a3      	ldrh	r3, [r4, #12]
 8007b52:	4a02      	ldr	r2, [pc, #8]	; (8007b5c <__sread+0x24>)
 8007b54:	4013      	ands	r3, r2
 8007b56:	81a3      	strh	r3, [r4, #12]
 8007b58:	e7f9      	b.n	8007b4e <__sread+0x16>
 8007b5a:	46c0      	nop			; (mov r8, r8)
 8007b5c:	ffffefff 	.word	0xffffefff

08007b60 <__swrite>:
 8007b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b62:	001f      	movs	r7, r3
 8007b64:	898b      	ldrh	r3, [r1, #12]
 8007b66:	0005      	movs	r5, r0
 8007b68:	000c      	movs	r4, r1
 8007b6a:	0016      	movs	r6, r2
 8007b6c:	05db      	lsls	r3, r3, #23
 8007b6e:	d505      	bpl.n	8007b7c <__swrite+0x1c>
 8007b70:	230e      	movs	r3, #14
 8007b72:	5ec9      	ldrsh	r1, [r1, r3]
 8007b74:	2200      	movs	r2, #0
 8007b76:	2302      	movs	r3, #2
 8007b78:	f000 f85a 	bl	8007c30 <_lseek_r>
 8007b7c:	89a3      	ldrh	r3, [r4, #12]
 8007b7e:	4a05      	ldr	r2, [pc, #20]	; (8007b94 <__swrite+0x34>)
 8007b80:	0028      	movs	r0, r5
 8007b82:	4013      	ands	r3, r2
 8007b84:	81a3      	strh	r3, [r4, #12]
 8007b86:	0032      	movs	r2, r6
 8007b88:	230e      	movs	r3, #14
 8007b8a:	5ee1      	ldrsh	r1, [r4, r3]
 8007b8c:	003b      	movs	r3, r7
 8007b8e:	f000 f889 	bl	8007ca4 <_write_r>
 8007b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b94:	ffffefff 	.word	0xffffefff

08007b98 <__sseek>:
 8007b98:	b570      	push	{r4, r5, r6, lr}
 8007b9a:	000c      	movs	r4, r1
 8007b9c:	250e      	movs	r5, #14
 8007b9e:	5f49      	ldrsh	r1, [r1, r5]
 8007ba0:	f000 f846 	bl	8007c30 <_lseek_r>
 8007ba4:	89a3      	ldrh	r3, [r4, #12]
 8007ba6:	1c42      	adds	r2, r0, #1
 8007ba8:	d103      	bne.n	8007bb2 <__sseek+0x1a>
 8007baa:	4a05      	ldr	r2, [pc, #20]	; (8007bc0 <__sseek+0x28>)
 8007bac:	4013      	ands	r3, r2
 8007bae:	81a3      	strh	r3, [r4, #12]
 8007bb0:	bd70      	pop	{r4, r5, r6, pc}
 8007bb2:	2280      	movs	r2, #128	; 0x80
 8007bb4:	0152      	lsls	r2, r2, #5
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	81a3      	strh	r3, [r4, #12]
 8007bba:	6560      	str	r0, [r4, #84]	; 0x54
 8007bbc:	e7f8      	b.n	8007bb0 <__sseek+0x18>
 8007bbe:	46c0      	nop			; (mov r8, r8)
 8007bc0:	ffffefff 	.word	0xffffefff

08007bc4 <__sclose>:
 8007bc4:	b510      	push	{r4, lr}
 8007bc6:	230e      	movs	r3, #14
 8007bc8:	5ec9      	ldrsh	r1, [r1, r3]
 8007bca:	f000 f81f 	bl	8007c0c <_close_r>
 8007bce:	bd10      	pop	{r4, pc}

08007bd0 <memset>:
 8007bd0:	0003      	movs	r3, r0
 8007bd2:	1882      	adds	r2, r0, r2
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d100      	bne.n	8007bda <memset+0xa>
 8007bd8:	4770      	bx	lr
 8007bda:	7019      	strb	r1, [r3, #0]
 8007bdc:	3301      	adds	r3, #1
 8007bde:	e7f9      	b.n	8007bd4 <memset+0x4>

08007be0 <strncmp>:
 8007be0:	b530      	push	{r4, r5, lr}
 8007be2:	0005      	movs	r5, r0
 8007be4:	1e10      	subs	r0, r2, #0
 8007be6:	d00b      	beq.n	8007c00 <strncmp+0x20>
 8007be8:	2400      	movs	r4, #0
 8007bea:	3a01      	subs	r2, #1
 8007bec:	5d2b      	ldrb	r3, [r5, r4]
 8007bee:	5d08      	ldrb	r0, [r1, r4]
 8007bf0:	4283      	cmp	r3, r0
 8007bf2:	d104      	bne.n	8007bfe <strncmp+0x1e>
 8007bf4:	42a2      	cmp	r2, r4
 8007bf6:	d002      	beq.n	8007bfe <strncmp+0x1e>
 8007bf8:	3401      	adds	r4, #1
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d1f6      	bne.n	8007bec <strncmp+0xc>
 8007bfe:	1a18      	subs	r0, r3, r0
 8007c00:	bd30      	pop	{r4, r5, pc}
	...

08007c04 <_localeconv_r>:
 8007c04:	4800      	ldr	r0, [pc, #0]	; (8007c08 <_localeconv_r+0x4>)
 8007c06:	4770      	bx	lr
 8007c08:	2000010c 	.word	0x2000010c

08007c0c <_close_r>:
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	b570      	push	{r4, r5, r6, lr}
 8007c10:	4d06      	ldr	r5, [pc, #24]	; (8007c2c <_close_r+0x20>)
 8007c12:	0004      	movs	r4, r0
 8007c14:	0008      	movs	r0, r1
 8007c16:	602b      	str	r3, [r5, #0]
 8007c18:	f7fb f9df 	bl	8002fda <_close>
 8007c1c:	1c43      	adds	r3, r0, #1
 8007c1e:	d103      	bne.n	8007c28 <_close_r+0x1c>
 8007c20:	682b      	ldr	r3, [r5, #0]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d000      	beq.n	8007c28 <_close_r+0x1c>
 8007c26:	6023      	str	r3, [r4, #0]
 8007c28:	bd70      	pop	{r4, r5, r6, pc}
 8007c2a:	46c0      	nop			; (mov r8, r8)
 8007c2c:	200005a8 	.word	0x200005a8

08007c30 <_lseek_r>:
 8007c30:	b570      	push	{r4, r5, r6, lr}
 8007c32:	0004      	movs	r4, r0
 8007c34:	0008      	movs	r0, r1
 8007c36:	0011      	movs	r1, r2
 8007c38:	001a      	movs	r2, r3
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	4d05      	ldr	r5, [pc, #20]	; (8007c54 <_lseek_r+0x24>)
 8007c3e:	602b      	str	r3, [r5, #0]
 8007c40:	f7fb f9ec 	bl	800301c <_lseek>
 8007c44:	1c43      	adds	r3, r0, #1
 8007c46:	d103      	bne.n	8007c50 <_lseek_r+0x20>
 8007c48:	682b      	ldr	r3, [r5, #0]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d000      	beq.n	8007c50 <_lseek_r+0x20>
 8007c4e:	6023      	str	r3, [r4, #0]
 8007c50:	bd70      	pop	{r4, r5, r6, pc}
 8007c52:	46c0      	nop			; (mov r8, r8)
 8007c54:	200005a8 	.word	0x200005a8

08007c58 <_read_r>:
 8007c58:	b570      	push	{r4, r5, r6, lr}
 8007c5a:	0004      	movs	r4, r0
 8007c5c:	0008      	movs	r0, r1
 8007c5e:	0011      	movs	r1, r2
 8007c60:	001a      	movs	r2, r3
 8007c62:	2300      	movs	r3, #0
 8007c64:	4d05      	ldr	r5, [pc, #20]	; (8007c7c <_read_r+0x24>)
 8007c66:	602b      	str	r3, [r5, #0]
 8007c68:	f7fb f97e 	bl	8002f68 <_read>
 8007c6c:	1c43      	adds	r3, r0, #1
 8007c6e:	d103      	bne.n	8007c78 <_read_r+0x20>
 8007c70:	682b      	ldr	r3, [r5, #0]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d000      	beq.n	8007c78 <_read_r+0x20>
 8007c76:	6023      	str	r3, [r4, #0]
 8007c78:	bd70      	pop	{r4, r5, r6, pc}
 8007c7a:	46c0      	nop			; (mov r8, r8)
 8007c7c:	200005a8 	.word	0x200005a8

08007c80 <_sbrk_r>:
 8007c80:	2300      	movs	r3, #0
 8007c82:	b570      	push	{r4, r5, r6, lr}
 8007c84:	4d06      	ldr	r5, [pc, #24]	; (8007ca0 <_sbrk_r+0x20>)
 8007c86:	0004      	movs	r4, r0
 8007c88:	0008      	movs	r0, r1
 8007c8a:	602b      	str	r3, [r5, #0]
 8007c8c:	f7fb f9d2 	bl	8003034 <_sbrk>
 8007c90:	1c43      	adds	r3, r0, #1
 8007c92:	d103      	bne.n	8007c9c <_sbrk_r+0x1c>
 8007c94:	682b      	ldr	r3, [r5, #0]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d000      	beq.n	8007c9c <_sbrk_r+0x1c>
 8007c9a:	6023      	str	r3, [r4, #0]
 8007c9c:	bd70      	pop	{r4, r5, r6, pc}
 8007c9e:	46c0      	nop			; (mov r8, r8)
 8007ca0:	200005a8 	.word	0x200005a8

08007ca4 <_write_r>:
 8007ca4:	b570      	push	{r4, r5, r6, lr}
 8007ca6:	0004      	movs	r4, r0
 8007ca8:	0008      	movs	r0, r1
 8007caa:	0011      	movs	r1, r2
 8007cac:	001a      	movs	r2, r3
 8007cae:	2300      	movs	r3, #0
 8007cb0:	4d05      	ldr	r5, [pc, #20]	; (8007cc8 <_write_r+0x24>)
 8007cb2:	602b      	str	r3, [r5, #0]
 8007cb4:	f7fb f975 	bl	8002fa2 <_write>
 8007cb8:	1c43      	adds	r3, r0, #1
 8007cba:	d103      	bne.n	8007cc4 <_write_r+0x20>
 8007cbc:	682b      	ldr	r3, [r5, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d000      	beq.n	8007cc4 <_write_r+0x20>
 8007cc2:	6023      	str	r3, [r4, #0]
 8007cc4:	bd70      	pop	{r4, r5, r6, pc}
 8007cc6:	46c0      	nop			; (mov r8, r8)
 8007cc8:	200005a8 	.word	0x200005a8

08007ccc <__errno>:
 8007ccc:	4b01      	ldr	r3, [pc, #4]	; (8007cd4 <__errno+0x8>)
 8007cce:	6818      	ldr	r0, [r3, #0]
 8007cd0:	4770      	bx	lr
 8007cd2:	46c0      	nop			; (mov r8, r8)
 8007cd4:	200001d4 	.word	0x200001d4

08007cd8 <__libc_init_array>:
 8007cd8:	b570      	push	{r4, r5, r6, lr}
 8007cda:	2600      	movs	r6, #0
 8007cdc:	4c0c      	ldr	r4, [pc, #48]	; (8007d10 <__libc_init_array+0x38>)
 8007cde:	4d0d      	ldr	r5, [pc, #52]	; (8007d14 <__libc_init_array+0x3c>)
 8007ce0:	1b64      	subs	r4, r4, r5
 8007ce2:	10a4      	asrs	r4, r4, #2
 8007ce4:	42a6      	cmp	r6, r4
 8007ce6:	d109      	bne.n	8007cfc <__libc_init_array+0x24>
 8007ce8:	2600      	movs	r6, #0
 8007cea:	f002 fcd9 	bl	800a6a0 <_init>
 8007cee:	4c0a      	ldr	r4, [pc, #40]	; (8007d18 <__libc_init_array+0x40>)
 8007cf0:	4d0a      	ldr	r5, [pc, #40]	; (8007d1c <__libc_init_array+0x44>)
 8007cf2:	1b64      	subs	r4, r4, r5
 8007cf4:	10a4      	asrs	r4, r4, #2
 8007cf6:	42a6      	cmp	r6, r4
 8007cf8:	d105      	bne.n	8007d06 <__libc_init_array+0x2e>
 8007cfa:	bd70      	pop	{r4, r5, r6, pc}
 8007cfc:	00b3      	lsls	r3, r6, #2
 8007cfe:	58eb      	ldr	r3, [r5, r3]
 8007d00:	4798      	blx	r3
 8007d02:	3601      	adds	r6, #1
 8007d04:	e7ee      	b.n	8007ce4 <__libc_init_array+0xc>
 8007d06:	00b3      	lsls	r3, r6, #2
 8007d08:	58eb      	ldr	r3, [r5, r3]
 8007d0a:	4798      	blx	r3
 8007d0c:	3601      	adds	r6, #1
 8007d0e:	e7f2      	b.n	8007cf6 <__libc_init_array+0x1e>
 8007d10:	0800ac2c 	.word	0x0800ac2c
 8007d14:	0800ac2c 	.word	0x0800ac2c
 8007d18:	0800ac30 	.word	0x0800ac30
 8007d1c:	0800ac2c 	.word	0x0800ac2c

08007d20 <__retarget_lock_init_recursive>:
 8007d20:	4770      	bx	lr

08007d22 <__retarget_lock_acquire_recursive>:
 8007d22:	4770      	bx	lr

08007d24 <__retarget_lock_release_recursive>:
 8007d24:	4770      	bx	lr

08007d26 <memchr>:
 8007d26:	b2c9      	uxtb	r1, r1
 8007d28:	1882      	adds	r2, r0, r2
 8007d2a:	4290      	cmp	r0, r2
 8007d2c:	d101      	bne.n	8007d32 <memchr+0xc>
 8007d2e:	2000      	movs	r0, #0
 8007d30:	4770      	bx	lr
 8007d32:	7803      	ldrb	r3, [r0, #0]
 8007d34:	428b      	cmp	r3, r1
 8007d36:	d0fb      	beq.n	8007d30 <memchr+0xa>
 8007d38:	3001      	adds	r0, #1
 8007d3a:	e7f6      	b.n	8007d2a <memchr+0x4>

08007d3c <memcpy>:
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	b510      	push	{r4, lr}
 8007d40:	429a      	cmp	r2, r3
 8007d42:	d100      	bne.n	8007d46 <memcpy+0xa>
 8007d44:	bd10      	pop	{r4, pc}
 8007d46:	5ccc      	ldrb	r4, [r1, r3]
 8007d48:	54c4      	strb	r4, [r0, r3]
 8007d4a:	3301      	adds	r3, #1
 8007d4c:	e7f8      	b.n	8007d40 <memcpy+0x4>
	...

08007d50 <nan>:
 8007d50:	2000      	movs	r0, #0
 8007d52:	4901      	ldr	r1, [pc, #4]	; (8007d58 <nan+0x8>)
 8007d54:	4770      	bx	lr
 8007d56:	46c0      	nop			; (mov r8, r8)
 8007d58:	7ff80000 	.word	0x7ff80000

08007d5c <nanf>:
 8007d5c:	4800      	ldr	r0, [pc, #0]	; (8007d60 <nanf+0x4>)
 8007d5e:	4770      	bx	lr
 8007d60:	7fc00000 	.word	0x7fc00000

08007d64 <quorem>:
 8007d64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d66:	6902      	ldr	r2, [r0, #16]
 8007d68:	690b      	ldr	r3, [r1, #16]
 8007d6a:	b089      	sub	sp, #36	; 0x24
 8007d6c:	0007      	movs	r7, r0
 8007d6e:	9104      	str	r1, [sp, #16]
 8007d70:	2000      	movs	r0, #0
 8007d72:	429a      	cmp	r2, r3
 8007d74:	db69      	blt.n	8007e4a <quorem+0xe6>
 8007d76:	3b01      	subs	r3, #1
 8007d78:	009c      	lsls	r4, r3, #2
 8007d7a:	9301      	str	r3, [sp, #4]
 8007d7c:	000b      	movs	r3, r1
 8007d7e:	3314      	adds	r3, #20
 8007d80:	9306      	str	r3, [sp, #24]
 8007d82:	191b      	adds	r3, r3, r4
 8007d84:	9305      	str	r3, [sp, #20]
 8007d86:	003b      	movs	r3, r7
 8007d88:	3314      	adds	r3, #20
 8007d8a:	9303      	str	r3, [sp, #12]
 8007d8c:	191c      	adds	r4, r3, r4
 8007d8e:	9b05      	ldr	r3, [sp, #20]
 8007d90:	6826      	ldr	r6, [r4, #0]
 8007d92:	681d      	ldr	r5, [r3, #0]
 8007d94:	0030      	movs	r0, r6
 8007d96:	3501      	adds	r5, #1
 8007d98:	0029      	movs	r1, r5
 8007d9a:	f7f8 f9cf 	bl	800013c <__udivsi3>
 8007d9e:	9002      	str	r0, [sp, #8]
 8007da0:	42ae      	cmp	r6, r5
 8007da2:	d329      	bcc.n	8007df8 <quorem+0x94>
 8007da4:	9b06      	ldr	r3, [sp, #24]
 8007da6:	2600      	movs	r6, #0
 8007da8:	469c      	mov	ip, r3
 8007daa:	9d03      	ldr	r5, [sp, #12]
 8007dac:	9606      	str	r6, [sp, #24]
 8007dae:	4662      	mov	r2, ip
 8007db0:	ca08      	ldmia	r2!, {r3}
 8007db2:	6828      	ldr	r0, [r5, #0]
 8007db4:	4694      	mov	ip, r2
 8007db6:	9a02      	ldr	r2, [sp, #8]
 8007db8:	b299      	uxth	r1, r3
 8007dba:	4351      	muls	r1, r2
 8007dbc:	0c1b      	lsrs	r3, r3, #16
 8007dbe:	4353      	muls	r3, r2
 8007dc0:	1989      	adds	r1, r1, r6
 8007dc2:	0c0a      	lsrs	r2, r1, #16
 8007dc4:	189b      	adds	r3, r3, r2
 8007dc6:	9307      	str	r3, [sp, #28]
 8007dc8:	0c1e      	lsrs	r6, r3, #16
 8007dca:	9b06      	ldr	r3, [sp, #24]
 8007dcc:	b282      	uxth	r2, r0
 8007dce:	18d2      	adds	r2, r2, r3
 8007dd0:	466b      	mov	r3, sp
 8007dd2:	b289      	uxth	r1, r1
 8007dd4:	8b9b      	ldrh	r3, [r3, #28]
 8007dd6:	1a52      	subs	r2, r2, r1
 8007dd8:	0c01      	lsrs	r1, r0, #16
 8007dda:	1ac9      	subs	r1, r1, r3
 8007ddc:	1413      	asrs	r3, r2, #16
 8007dde:	18cb      	adds	r3, r1, r3
 8007de0:	1419      	asrs	r1, r3, #16
 8007de2:	b292      	uxth	r2, r2
 8007de4:	041b      	lsls	r3, r3, #16
 8007de6:	4313      	orrs	r3, r2
 8007de8:	c508      	stmia	r5!, {r3}
 8007dea:	9b05      	ldr	r3, [sp, #20]
 8007dec:	9106      	str	r1, [sp, #24]
 8007dee:	4563      	cmp	r3, ip
 8007df0:	d2dd      	bcs.n	8007dae <quorem+0x4a>
 8007df2:	6823      	ldr	r3, [r4, #0]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d030      	beq.n	8007e5a <quorem+0xf6>
 8007df8:	0038      	movs	r0, r7
 8007dfa:	9904      	ldr	r1, [sp, #16]
 8007dfc:	f001 fcda 	bl	80097b4 <__mcmp>
 8007e00:	2800      	cmp	r0, #0
 8007e02:	db21      	blt.n	8007e48 <quorem+0xe4>
 8007e04:	0038      	movs	r0, r7
 8007e06:	2600      	movs	r6, #0
 8007e08:	9b02      	ldr	r3, [sp, #8]
 8007e0a:	9c04      	ldr	r4, [sp, #16]
 8007e0c:	3301      	adds	r3, #1
 8007e0e:	9302      	str	r3, [sp, #8]
 8007e10:	3014      	adds	r0, #20
 8007e12:	3414      	adds	r4, #20
 8007e14:	6803      	ldr	r3, [r0, #0]
 8007e16:	cc02      	ldmia	r4!, {r1}
 8007e18:	b29d      	uxth	r5, r3
 8007e1a:	19ad      	adds	r5, r5, r6
 8007e1c:	b28a      	uxth	r2, r1
 8007e1e:	1aaa      	subs	r2, r5, r2
 8007e20:	0c09      	lsrs	r1, r1, #16
 8007e22:	0c1b      	lsrs	r3, r3, #16
 8007e24:	1a5b      	subs	r3, r3, r1
 8007e26:	1411      	asrs	r1, r2, #16
 8007e28:	185b      	adds	r3, r3, r1
 8007e2a:	141e      	asrs	r6, r3, #16
 8007e2c:	b292      	uxth	r2, r2
 8007e2e:	041b      	lsls	r3, r3, #16
 8007e30:	4313      	orrs	r3, r2
 8007e32:	c008      	stmia	r0!, {r3}
 8007e34:	9b05      	ldr	r3, [sp, #20]
 8007e36:	42a3      	cmp	r3, r4
 8007e38:	d2ec      	bcs.n	8007e14 <quorem+0xb0>
 8007e3a:	9b01      	ldr	r3, [sp, #4]
 8007e3c:	9a03      	ldr	r2, [sp, #12]
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	18d3      	adds	r3, r2, r3
 8007e42:	681a      	ldr	r2, [r3, #0]
 8007e44:	2a00      	cmp	r2, #0
 8007e46:	d015      	beq.n	8007e74 <quorem+0x110>
 8007e48:	9802      	ldr	r0, [sp, #8]
 8007e4a:	b009      	add	sp, #36	; 0x24
 8007e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e4e:	6823      	ldr	r3, [r4, #0]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d106      	bne.n	8007e62 <quorem+0xfe>
 8007e54:	9b01      	ldr	r3, [sp, #4]
 8007e56:	3b01      	subs	r3, #1
 8007e58:	9301      	str	r3, [sp, #4]
 8007e5a:	9b03      	ldr	r3, [sp, #12]
 8007e5c:	3c04      	subs	r4, #4
 8007e5e:	42a3      	cmp	r3, r4
 8007e60:	d3f5      	bcc.n	8007e4e <quorem+0xea>
 8007e62:	9b01      	ldr	r3, [sp, #4]
 8007e64:	613b      	str	r3, [r7, #16]
 8007e66:	e7c7      	b.n	8007df8 <quorem+0x94>
 8007e68:	681a      	ldr	r2, [r3, #0]
 8007e6a:	2a00      	cmp	r2, #0
 8007e6c:	d106      	bne.n	8007e7c <quorem+0x118>
 8007e6e:	9a01      	ldr	r2, [sp, #4]
 8007e70:	3a01      	subs	r2, #1
 8007e72:	9201      	str	r2, [sp, #4]
 8007e74:	9a03      	ldr	r2, [sp, #12]
 8007e76:	3b04      	subs	r3, #4
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	d3f5      	bcc.n	8007e68 <quorem+0x104>
 8007e7c:	9b01      	ldr	r3, [sp, #4]
 8007e7e:	613b      	str	r3, [r7, #16]
 8007e80:	e7e2      	b.n	8007e48 <quorem+0xe4>
	...

08007e84 <_dtoa_r>:
 8007e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e86:	0014      	movs	r4, r2
 8007e88:	001d      	movs	r5, r3
 8007e8a:	69c6      	ldr	r6, [r0, #28]
 8007e8c:	b09d      	sub	sp, #116	; 0x74
 8007e8e:	9408      	str	r4, [sp, #32]
 8007e90:	9509      	str	r5, [sp, #36]	; 0x24
 8007e92:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8007e94:	9004      	str	r0, [sp, #16]
 8007e96:	2e00      	cmp	r6, #0
 8007e98:	d10f      	bne.n	8007eba <_dtoa_r+0x36>
 8007e9a:	2010      	movs	r0, #16
 8007e9c:	f7fd ff70 	bl	8005d80 <malloc>
 8007ea0:	9b04      	ldr	r3, [sp, #16]
 8007ea2:	1e02      	subs	r2, r0, #0
 8007ea4:	61d8      	str	r0, [r3, #28]
 8007ea6:	d104      	bne.n	8007eb2 <_dtoa_r+0x2e>
 8007ea8:	21ef      	movs	r1, #239	; 0xef
 8007eaa:	4bc6      	ldr	r3, [pc, #792]	; (80081c4 <_dtoa_r+0x340>)
 8007eac:	48c6      	ldr	r0, [pc, #792]	; (80081c8 <_dtoa_r+0x344>)
 8007eae:	f002 f8a1 	bl	8009ff4 <__assert_func>
 8007eb2:	6046      	str	r6, [r0, #4]
 8007eb4:	6086      	str	r6, [r0, #8]
 8007eb6:	6006      	str	r6, [r0, #0]
 8007eb8:	60c6      	str	r6, [r0, #12]
 8007eba:	9b04      	ldr	r3, [sp, #16]
 8007ebc:	69db      	ldr	r3, [r3, #28]
 8007ebe:	6819      	ldr	r1, [r3, #0]
 8007ec0:	2900      	cmp	r1, #0
 8007ec2:	d00b      	beq.n	8007edc <_dtoa_r+0x58>
 8007ec4:	685a      	ldr	r2, [r3, #4]
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	4093      	lsls	r3, r2
 8007eca:	604a      	str	r2, [r1, #4]
 8007ecc:	608b      	str	r3, [r1, #8]
 8007ece:	9804      	ldr	r0, [sp, #16]
 8007ed0:	f001 f9e2 	bl	8009298 <_Bfree>
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	9b04      	ldr	r3, [sp, #16]
 8007ed8:	69db      	ldr	r3, [r3, #28]
 8007eda:	601a      	str	r2, [r3, #0]
 8007edc:	2d00      	cmp	r5, #0
 8007ede:	da1e      	bge.n	8007f1e <_dtoa_r+0x9a>
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	603b      	str	r3, [r7, #0]
 8007ee4:	006b      	lsls	r3, r5, #1
 8007ee6:	085b      	lsrs	r3, r3, #1
 8007ee8:	9309      	str	r3, [sp, #36]	; 0x24
 8007eea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007eec:	4bb7      	ldr	r3, [pc, #732]	; (80081cc <_dtoa_r+0x348>)
 8007eee:	4ab7      	ldr	r2, [pc, #732]	; (80081cc <_dtoa_r+0x348>)
 8007ef0:	403b      	ands	r3, r7
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d116      	bne.n	8007f24 <_dtoa_r+0xa0>
 8007ef6:	4bb6      	ldr	r3, [pc, #728]	; (80081d0 <_dtoa_r+0x34c>)
 8007ef8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007efa:	6013      	str	r3, [r2, #0]
 8007efc:	033b      	lsls	r3, r7, #12
 8007efe:	0b1b      	lsrs	r3, r3, #12
 8007f00:	4323      	orrs	r3, r4
 8007f02:	d101      	bne.n	8007f08 <_dtoa_r+0x84>
 8007f04:	f000 fdb5 	bl	8008a72 <_dtoa_r+0xbee>
 8007f08:	4bb2      	ldr	r3, [pc, #712]	; (80081d4 <_dtoa_r+0x350>)
 8007f0a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007f0c:	9306      	str	r3, [sp, #24]
 8007f0e:	2a00      	cmp	r2, #0
 8007f10:	d002      	beq.n	8007f18 <_dtoa_r+0x94>
 8007f12:	4bb1      	ldr	r3, [pc, #708]	; (80081d8 <_dtoa_r+0x354>)
 8007f14:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007f16:	6013      	str	r3, [r2, #0]
 8007f18:	9806      	ldr	r0, [sp, #24]
 8007f1a:	b01d      	add	sp, #116	; 0x74
 8007f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f1e:	2300      	movs	r3, #0
 8007f20:	603b      	str	r3, [r7, #0]
 8007f22:	e7e2      	b.n	8007eea <_dtoa_r+0x66>
 8007f24:	9a08      	ldr	r2, [sp, #32]
 8007f26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f28:	9210      	str	r2, [sp, #64]	; 0x40
 8007f2a:	9311      	str	r3, [sp, #68]	; 0x44
 8007f2c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007f2e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007f30:	2200      	movs	r2, #0
 8007f32:	2300      	movs	r3, #0
 8007f34:	f7f8 fa88 	bl	8000448 <__aeabi_dcmpeq>
 8007f38:	1e06      	subs	r6, r0, #0
 8007f3a:	d009      	beq.n	8007f50 <_dtoa_r+0xcc>
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007f40:	6013      	str	r3, [r2, #0]
 8007f42:	4ba6      	ldr	r3, [pc, #664]	; (80081dc <_dtoa_r+0x358>)
 8007f44:	9306      	str	r3, [sp, #24]
 8007f46:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d0e5      	beq.n	8007f18 <_dtoa_r+0x94>
 8007f4c:	4ba4      	ldr	r3, [pc, #656]	; (80081e0 <_dtoa_r+0x35c>)
 8007f4e:	e7e1      	b.n	8007f14 <_dtoa_r+0x90>
 8007f50:	ab1a      	add	r3, sp, #104	; 0x68
 8007f52:	9301      	str	r3, [sp, #4]
 8007f54:	ab1b      	add	r3, sp, #108	; 0x6c
 8007f56:	9300      	str	r3, [sp, #0]
 8007f58:	9804      	ldr	r0, [sp, #16]
 8007f5a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007f5c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007f5e:	f001 fd45 	bl	80099ec <__d2b>
 8007f62:	007a      	lsls	r2, r7, #1
 8007f64:	9005      	str	r0, [sp, #20]
 8007f66:	0d52      	lsrs	r2, r2, #21
 8007f68:	d100      	bne.n	8007f6c <_dtoa_r+0xe8>
 8007f6a:	e07b      	b.n	8008064 <_dtoa_r+0x1e0>
 8007f6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007f6e:	9617      	str	r6, [sp, #92]	; 0x5c
 8007f70:	0319      	lsls	r1, r3, #12
 8007f72:	4b9c      	ldr	r3, [pc, #624]	; (80081e4 <_dtoa_r+0x360>)
 8007f74:	0b09      	lsrs	r1, r1, #12
 8007f76:	430b      	orrs	r3, r1
 8007f78:	499b      	ldr	r1, [pc, #620]	; (80081e8 <_dtoa_r+0x364>)
 8007f7a:	1857      	adds	r7, r2, r1
 8007f7c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007f7e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007f80:	0019      	movs	r1, r3
 8007f82:	2200      	movs	r2, #0
 8007f84:	4b99      	ldr	r3, [pc, #612]	; (80081ec <_dtoa_r+0x368>)
 8007f86:	f7f9 fe05 	bl	8001b94 <__aeabi_dsub>
 8007f8a:	4a99      	ldr	r2, [pc, #612]	; (80081f0 <_dtoa_r+0x36c>)
 8007f8c:	4b99      	ldr	r3, [pc, #612]	; (80081f4 <_dtoa_r+0x370>)
 8007f8e:	f7f9 fb3f 	bl	8001610 <__aeabi_dmul>
 8007f92:	4a99      	ldr	r2, [pc, #612]	; (80081f8 <_dtoa_r+0x374>)
 8007f94:	4b99      	ldr	r3, [pc, #612]	; (80081fc <_dtoa_r+0x378>)
 8007f96:	f7f8 fbe1 	bl	800075c <__aeabi_dadd>
 8007f9a:	0004      	movs	r4, r0
 8007f9c:	0038      	movs	r0, r7
 8007f9e:	000d      	movs	r5, r1
 8007fa0:	f7fa f9ce 	bl	8002340 <__aeabi_i2d>
 8007fa4:	4a96      	ldr	r2, [pc, #600]	; (8008200 <_dtoa_r+0x37c>)
 8007fa6:	4b97      	ldr	r3, [pc, #604]	; (8008204 <_dtoa_r+0x380>)
 8007fa8:	f7f9 fb32 	bl	8001610 <__aeabi_dmul>
 8007fac:	0002      	movs	r2, r0
 8007fae:	000b      	movs	r3, r1
 8007fb0:	0020      	movs	r0, r4
 8007fb2:	0029      	movs	r1, r5
 8007fb4:	f7f8 fbd2 	bl	800075c <__aeabi_dadd>
 8007fb8:	0004      	movs	r4, r0
 8007fba:	000d      	movs	r5, r1
 8007fbc:	f7fa f98a 	bl	80022d4 <__aeabi_d2iz>
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	9003      	str	r0, [sp, #12]
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	0020      	movs	r0, r4
 8007fc8:	0029      	movs	r1, r5
 8007fca:	f7f8 fa43 	bl	8000454 <__aeabi_dcmplt>
 8007fce:	2800      	cmp	r0, #0
 8007fd0:	d00b      	beq.n	8007fea <_dtoa_r+0x166>
 8007fd2:	9803      	ldr	r0, [sp, #12]
 8007fd4:	f7fa f9b4 	bl	8002340 <__aeabi_i2d>
 8007fd8:	002b      	movs	r3, r5
 8007fda:	0022      	movs	r2, r4
 8007fdc:	f7f8 fa34 	bl	8000448 <__aeabi_dcmpeq>
 8007fe0:	4243      	negs	r3, r0
 8007fe2:	4158      	adcs	r0, r3
 8007fe4:	9b03      	ldr	r3, [sp, #12]
 8007fe6:	1a1b      	subs	r3, r3, r0
 8007fe8:	9303      	str	r3, [sp, #12]
 8007fea:	2301      	movs	r3, #1
 8007fec:	9316      	str	r3, [sp, #88]	; 0x58
 8007fee:	9b03      	ldr	r3, [sp, #12]
 8007ff0:	2b16      	cmp	r3, #22
 8007ff2:	d810      	bhi.n	8008016 <_dtoa_r+0x192>
 8007ff4:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007ff6:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007ff8:	9a03      	ldr	r2, [sp, #12]
 8007ffa:	4b83      	ldr	r3, [pc, #524]	; (8008208 <_dtoa_r+0x384>)
 8007ffc:	00d2      	lsls	r2, r2, #3
 8007ffe:	189b      	adds	r3, r3, r2
 8008000:	681a      	ldr	r2, [r3, #0]
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	f7f8 fa26 	bl	8000454 <__aeabi_dcmplt>
 8008008:	2800      	cmp	r0, #0
 800800a:	d047      	beq.n	800809c <_dtoa_r+0x218>
 800800c:	9b03      	ldr	r3, [sp, #12]
 800800e:	3b01      	subs	r3, #1
 8008010:	9303      	str	r3, [sp, #12]
 8008012:	2300      	movs	r3, #0
 8008014:	9316      	str	r3, [sp, #88]	; 0x58
 8008016:	2200      	movs	r2, #0
 8008018:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800801a:	920a      	str	r2, [sp, #40]	; 0x28
 800801c:	1bdb      	subs	r3, r3, r7
 800801e:	1e5a      	subs	r2, r3, #1
 8008020:	d53e      	bpl.n	80080a0 <_dtoa_r+0x21c>
 8008022:	2201      	movs	r2, #1
 8008024:	1ad3      	subs	r3, r2, r3
 8008026:	930a      	str	r3, [sp, #40]	; 0x28
 8008028:	2300      	movs	r3, #0
 800802a:	930c      	str	r3, [sp, #48]	; 0x30
 800802c:	9b03      	ldr	r3, [sp, #12]
 800802e:	2b00      	cmp	r3, #0
 8008030:	db38      	blt.n	80080a4 <_dtoa_r+0x220>
 8008032:	9a03      	ldr	r2, [sp, #12]
 8008034:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008036:	4694      	mov	ip, r2
 8008038:	4463      	add	r3, ip
 800803a:	930c      	str	r3, [sp, #48]	; 0x30
 800803c:	2300      	movs	r3, #0
 800803e:	9213      	str	r2, [sp, #76]	; 0x4c
 8008040:	930d      	str	r3, [sp, #52]	; 0x34
 8008042:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008044:	2401      	movs	r4, #1
 8008046:	2b09      	cmp	r3, #9
 8008048:	d867      	bhi.n	800811a <_dtoa_r+0x296>
 800804a:	2b05      	cmp	r3, #5
 800804c:	dd02      	ble.n	8008054 <_dtoa_r+0x1d0>
 800804e:	2400      	movs	r4, #0
 8008050:	3b04      	subs	r3, #4
 8008052:	9322      	str	r3, [sp, #136]	; 0x88
 8008054:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008056:	1e98      	subs	r0, r3, #2
 8008058:	2803      	cmp	r0, #3
 800805a:	d867      	bhi.n	800812c <_dtoa_r+0x2a8>
 800805c:	f7f8 f85a 	bl	8000114 <__gnu_thumb1_case_uqi>
 8008060:	5b383a2b 	.word	0x5b383a2b
 8008064:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008066:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8008068:	18f6      	adds	r6, r6, r3
 800806a:	4b68      	ldr	r3, [pc, #416]	; (800820c <_dtoa_r+0x388>)
 800806c:	18f2      	adds	r2, r6, r3
 800806e:	2a20      	cmp	r2, #32
 8008070:	dd0f      	ble.n	8008092 <_dtoa_r+0x20e>
 8008072:	2340      	movs	r3, #64	; 0x40
 8008074:	1a9b      	subs	r3, r3, r2
 8008076:	409f      	lsls	r7, r3
 8008078:	4b65      	ldr	r3, [pc, #404]	; (8008210 <_dtoa_r+0x38c>)
 800807a:	0038      	movs	r0, r7
 800807c:	18f3      	adds	r3, r6, r3
 800807e:	40dc      	lsrs	r4, r3
 8008080:	4320      	orrs	r0, r4
 8008082:	f7fa f98d 	bl	80023a0 <__aeabi_ui2d>
 8008086:	2201      	movs	r2, #1
 8008088:	4b62      	ldr	r3, [pc, #392]	; (8008214 <_dtoa_r+0x390>)
 800808a:	1e77      	subs	r7, r6, #1
 800808c:	18cb      	adds	r3, r1, r3
 800808e:	9217      	str	r2, [sp, #92]	; 0x5c
 8008090:	e776      	b.n	8007f80 <_dtoa_r+0xfc>
 8008092:	2320      	movs	r3, #32
 8008094:	0020      	movs	r0, r4
 8008096:	1a9b      	subs	r3, r3, r2
 8008098:	4098      	lsls	r0, r3
 800809a:	e7f2      	b.n	8008082 <_dtoa_r+0x1fe>
 800809c:	9016      	str	r0, [sp, #88]	; 0x58
 800809e:	e7ba      	b.n	8008016 <_dtoa_r+0x192>
 80080a0:	920c      	str	r2, [sp, #48]	; 0x30
 80080a2:	e7c3      	b.n	800802c <_dtoa_r+0x1a8>
 80080a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080a6:	9a03      	ldr	r2, [sp, #12]
 80080a8:	1a9b      	subs	r3, r3, r2
 80080aa:	930a      	str	r3, [sp, #40]	; 0x28
 80080ac:	4253      	negs	r3, r2
 80080ae:	930d      	str	r3, [sp, #52]	; 0x34
 80080b0:	2300      	movs	r3, #0
 80080b2:	9313      	str	r3, [sp, #76]	; 0x4c
 80080b4:	e7c5      	b.n	8008042 <_dtoa_r+0x1be>
 80080b6:	2300      	movs	r3, #0
 80080b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80080ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80080bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80080be:	9307      	str	r3, [sp, #28]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	dc13      	bgt.n	80080ec <_dtoa_r+0x268>
 80080c4:	2301      	movs	r3, #1
 80080c6:	001a      	movs	r2, r3
 80080c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80080ca:	9307      	str	r3, [sp, #28]
 80080cc:	9223      	str	r2, [sp, #140]	; 0x8c
 80080ce:	e00d      	b.n	80080ec <_dtoa_r+0x268>
 80080d0:	2301      	movs	r3, #1
 80080d2:	e7f1      	b.n	80080b8 <_dtoa_r+0x234>
 80080d4:	2300      	movs	r3, #0
 80080d6:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80080d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80080da:	4694      	mov	ip, r2
 80080dc:	9b03      	ldr	r3, [sp, #12]
 80080de:	4463      	add	r3, ip
 80080e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80080e2:	3301      	adds	r3, #1
 80080e4:	9307      	str	r3, [sp, #28]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	dc00      	bgt.n	80080ec <_dtoa_r+0x268>
 80080ea:	2301      	movs	r3, #1
 80080ec:	9a04      	ldr	r2, [sp, #16]
 80080ee:	2100      	movs	r1, #0
 80080f0:	69d0      	ldr	r0, [r2, #28]
 80080f2:	2204      	movs	r2, #4
 80080f4:	0015      	movs	r5, r2
 80080f6:	3514      	adds	r5, #20
 80080f8:	429d      	cmp	r5, r3
 80080fa:	d91b      	bls.n	8008134 <_dtoa_r+0x2b0>
 80080fc:	6041      	str	r1, [r0, #4]
 80080fe:	9804      	ldr	r0, [sp, #16]
 8008100:	f001 f886 	bl	8009210 <_Balloc>
 8008104:	9006      	str	r0, [sp, #24]
 8008106:	2800      	cmp	r0, #0
 8008108:	d117      	bne.n	800813a <_dtoa_r+0x2b6>
 800810a:	21b0      	movs	r1, #176	; 0xb0
 800810c:	4b42      	ldr	r3, [pc, #264]	; (8008218 <_dtoa_r+0x394>)
 800810e:	482e      	ldr	r0, [pc, #184]	; (80081c8 <_dtoa_r+0x344>)
 8008110:	9a06      	ldr	r2, [sp, #24]
 8008112:	31ff      	adds	r1, #255	; 0xff
 8008114:	e6cb      	b.n	8007eae <_dtoa_r+0x2a>
 8008116:	2301      	movs	r3, #1
 8008118:	e7dd      	b.n	80080d6 <_dtoa_r+0x252>
 800811a:	2300      	movs	r3, #0
 800811c:	940f      	str	r4, [sp, #60]	; 0x3c
 800811e:	9322      	str	r3, [sp, #136]	; 0x88
 8008120:	3b01      	subs	r3, #1
 8008122:	930b      	str	r3, [sp, #44]	; 0x2c
 8008124:	9307      	str	r3, [sp, #28]
 8008126:	2200      	movs	r2, #0
 8008128:	3313      	adds	r3, #19
 800812a:	e7cf      	b.n	80080cc <_dtoa_r+0x248>
 800812c:	2301      	movs	r3, #1
 800812e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008130:	3b02      	subs	r3, #2
 8008132:	e7f6      	b.n	8008122 <_dtoa_r+0x29e>
 8008134:	3101      	adds	r1, #1
 8008136:	0052      	lsls	r2, r2, #1
 8008138:	e7dc      	b.n	80080f4 <_dtoa_r+0x270>
 800813a:	9b04      	ldr	r3, [sp, #16]
 800813c:	9a06      	ldr	r2, [sp, #24]
 800813e:	69db      	ldr	r3, [r3, #28]
 8008140:	601a      	str	r2, [r3, #0]
 8008142:	9b07      	ldr	r3, [sp, #28]
 8008144:	2b0e      	cmp	r3, #14
 8008146:	d900      	bls.n	800814a <_dtoa_r+0x2c6>
 8008148:	e0e5      	b.n	8008316 <_dtoa_r+0x492>
 800814a:	2c00      	cmp	r4, #0
 800814c:	d100      	bne.n	8008150 <_dtoa_r+0x2cc>
 800814e:	e0e2      	b.n	8008316 <_dtoa_r+0x492>
 8008150:	9b03      	ldr	r3, [sp, #12]
 8008152:	2b00      	cmp	r3, #0
 8008154:	dd64      	ble.n	8008220 <_dtoa_r+0x39c>
 8008156:	210f      	movs	r1, #15
 8008158:	9a03      	ldr	r2, [sp, #12]
 800815a:	4b2b      	ldr	r3, [pc, #172]	; (8008208 <_dtoa_r+0x384>)
 800815c:	400a      	ands	r2, r1
 800815e:	00d2      	lsls	r2, r2, #3
 8008160:	189b      	adds	r3, r3, r2
 8008162:	681e      	ldr	r6, [r3, #0]
 8008164:	685f      	ldr	r7, [r3, #4]
 8008166:	9b03      	ldr	r3, [sp, #12]
 8008168:	2402      	movs	r4, #2
 800816a:	111d      	asrs	r5, r3, #4
 800816c:	05db      	lsls	r3, r3, #23
 800816e:	d50a      	bpl.n	8008186 <_dtoa_r+0x302>
 8008170:	4b2a      	ldr	r3, [pc, #168]	; (800821c <_dtoa_r+0x398>)
 8008172:	400d      	ands	r5, r1
 8008174:	6a1a      	ldr	r2, [r3, #32]
 8008176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008178:	9810      	ldr	r0, [sp, #64]	; 0x40
 800817a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800817c:	f7f8 fe4e 	bl	8000e1c <__aeabi_ddiv>
 8008180:	9008      	str	r0, [sp, #32]
 8008182:	9109      	str	r1, [sp, #36]	; 0x24
 8008184:	3401      	adds	r4, #1
 8008186:	4b25      	ldr	r3, [pc, #148]	; (800821c <_dtoa_r+0x398>)
 8008188:	930e      	str	r3, [sp, #56]	; 0x38
 800818a:	2d00      	cmp	r5, #0
 800818c:	d108      	bne.n	80081a0 <_dtoa_r+0x31c>
 800818e:	9808      	ldr	r0, [sp, #32]
 8008190:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008192:	0032      	movs	r2, r6
 8008194:	003b      	movs	r3, r7
 8008196:	f7f8 fe41 	bl	8000e1c <__aeabi_ddiv>
 800819a:	9008      	str	r0, [sp, #32]
 800819c:	9109      	str	r1, [sp, #36]	; 0x24
 800819e:	e05a      	b.n	8008256 <_dtoa_r+0x3d2>
 80081a0:	2301      	movs	r3, #1
 80081a2:	421d      	tst	r5, r3
 80081a4:	d009      	beq.n	80081ba <_dtoa_r+0x336>
 80081a6:	18e4      	adds	r4, r4, r3
 80081a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081aa:	0030      	movs	r0, r6
 80081ac:	681a      	ldr	r2, [r3, #0]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	0039      	movs	r1, r7
 80081b2:	f7f9 fa2d 	bl	8001610 <__aeabi_dmul>
 80081b6:	0006      	movs	r6, r0
 80081b8:	000f      	movs	r7, r1
 80081ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081bc:	106d      	asrs	r5, r5, #1
 80081be:	3308      	adds	r3, #8
 80081c0:	e7e2      	b.n	8008188 <_dtoa_r+0x304>
 80081c2:	46c0      	nop			; (mov r8, r8)
 80081c4:	0800a99f 	.word	0x0800a99f
 80081c8:	0800a9b6 	.word	0x0800a9b6
 80081cc:	7ff00000 	.word	0x7ff00000
 80081d0:	0000270f 	.word	0x0000270f
 80081d4:	0800a99b 	.word	0x0800a99b
 80081d8:	0800a99e 	.word	0x0800a99e
 80081dc:	0800a961 	.word	0x0800a961
 80081e0:	0800a962 	.word	0x0800a962
 80081e4:	3ff00000 	.word	0x3ff00000
 80081e8:	fffffc01 	.word	0xfffffc01
 80081ec:	3ff80000 	.word	0x3ff80000
 80081f0:	636f4361 	.word	0x636f4361
 80081f4:	3fd287a7 	.word	0x3fd287a7
 80081f8:	8b60c8b3 	.word	0x8b60c8b3
 80081fc:	3fc68a28 	.word	0x3fc68a28
 8008200:	509f79fb 	.word	0x509f79fb
 8008204:	3fd34413 	.word	0x3fd34413
 8008208:	0800ab00 	.word	0x0800ab00
 800820c:	00000432 	.word	0x00000432
 8008210:	00000412 	.word	0x00000412
 8008214:	fe100000 	.word	0xfe100000
 8008218:	0800aa0e 	.word	0x0800aa0e
 800821c:	0800aad8 	.word	0x0800aad8
 8008220:	9b03      	ldr	r3, [sp, #12]
 8008222:	2402      	movs	r4, #2
 8008224:	2b00      	cmp	r3, #0
 8008226:	d016      	beq.n	8008256 <_dtoa_r+0x3d2>
 8008228:	9810      	ldr	r0, [sp, #64]	; 0x40
 800822a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800822c:	220f      	movs	r2, #15
 800822e:	425d      	negs	r5, r3
 8008230:	402a      	ands	r2, r5
 8008232:	4bdd      	ldr	r3, [pc, #884]	; (80085a8 <_dtoa_r+0x724>)
 8008234:	00d2      	lsls	r2, r2, #3
 8008236:	189b      	adds	r3, r3, r2
 8008238:	681a      	ldr	r2, [r3, #0]
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	f7f9 f9e8 	bl	8001610 <__aeabi_dmul>
 8008240:	2701      	movs	r7, #1
 8008242:	2300      	movs	r3, #0
 8008244:	9008      	str	r0, [sp, #32]
 8008246:	9109      	str	r1, [sp, #36]	; 0x24
 8008248:	4ed8      	ldr	r6, [pc, #864]	; (80085ac <_dtoa_r+0x728>)
 800824a:	112d      	asrs	r5, r5, #4
 800824c:	2d00      	cmp	r5, #0
 800824e:	d000      	beq.n	8008252 <_dtoa_r+0x3ce>
 8008250:	e091      	b.n	8008376 <_dtoa_r+0x4f2>
 8008252:	2b00      	cmp	r3, #0
 8008254:	d1a1      	bne.n	800819a <_dtoa_r+0x316>
 8008256:	9e08      	ldr	r6, [sp, #32]
 8008258:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800825a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800825c:	2b00      	cmp	r3, #0
 800825e:	d100      	bne.n	8008262 <_dtoa_r+0x3de>
 8008260:	e094      	b.n	800838c <_dtoa_r+0x508>
 8008262:	2200      	movs	r2, #0
 8008264:	0030      	movs	r0, r6
 8008266:	0039      	movs	r1, r7
 8008268:	4bd1      	ldr	r3, [pc, #836]	; (80085b0 <_dtoa_r+0x72c>)
 800826a:	f7f8 f8f3 	bl	8000454 <__aeabi_dcmplt>
 800826e:	2800      	cmp	r0, #0
 8008270:	d100      	bne.n	8008274 <_dtoa_r+0x3f0>
 8008272:	e08b      	b.n	800838c <_dtoa_r+0x508>
 8008274:	9b07      	ldr	r3, [sp, #28]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d100      	bne.n	800827c <_dtoa_r+0x3f8>
 800827a:	e087      	b.n	800838c <_dtoa_r+0x508>
 800827c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800827e:	2b00      	cmp	r3, #0
 8008280:	dd45      	ble.n	800830e <_dtoa_r+0x48a>
 8008282:	9b03      	ldr	r3, [sp, #12]
 8008284:	2200      	movs	r2, #0
 8008286:	3b01      	subs	r3, #1
 8008288:	930e      	str	r3, [sp, #56]	; 0x38
 800828a:	0030      	movs	r0, r6
 800828c:	4bc9      	ldr	r3, [pc, #804]	; (80085b4 <_dtoa_r+0x730>)
 800828e:	0039      	movs	r1, r7
 8008290:	f7f9 f9be 	bl	8001610 <__aeabi_dmul>
 8008294:	9008      	str	r0, [sp, #32]
 8008296:	9109      	str	r1, [sp, #36]	; 0x24
 8008298:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800829a:	3401      	adds	r4, #1
 800829c:	0020      	movs	r0, r4
 800829e:	9e08      	ldr	r6, [sp, #32]
 80082a0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80082a2:	9312      	str	r3, [sp, #72]	; 0x48
 80082a4:	f7fa f84c 	bl	8002340 <__aeabi_i2d>
 80082a8:	0032      	movs	r2, r6
 80082aa:	003b      	movs	r3, r7
 80082ac:	f7f9 f9b0 	bl	8001610 <__aeabi_dmul>
 80082b0:	2200      	movs	r2, #0
 80082b2:	4bc1      	ldr	r3, [pc, #772]	; (80085b8 <_dtoa_r+0x734>)
 80082b4:	f7f8 fa52 	bl	800075c <__aeabi_dadd>
 80082b8:	4ac0      	ldr	r2, [pc, #768]	; (80085bc <_dtoa_r+0x738>)
 80082ba:	9014      	str	r0, [sp, #80]	; 0x50
 80082bc:	9115      	str	r1, [sp, #84]	; 0x54
 80082be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80082c0:	9c15      	ldr	r4, [sp, #84]	; 0x54
 80082c2:	4694      	mov	ip, r2
 80082c4:	9308      	str	r3, [sp, #32]
 80082c6:	9409      	str	r4, [sp, #36]	; 0x24
 80082c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80082ca:	4463      	add	r3, ip
 80082cc:	9318      	str	r3, [sp, #96]	; 0x60
 80082ce:	9309      	str	r3, [sp, #36]	; 0x24
 80082d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d15e      	bne.n	8008394 <_dtoa_r+0x510>
 80082d6:	2200      	movs	r2, #0
 80082d8:	4bb9      	ldr	r3, [pc, #740]	; (80085c0 <_dtoa_r+0x73c>)
 80082da:	0030      	movs	r0, r6
 80082dc:	0039      	movs	r1, r7
 80082de:	f7f9 fc59 	bl	8001b94 <__aeabi_dsub>
 80082e2:	9a08      	ldr	r2, [sp, #32]
 80082e4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80082e6:	0004      	movs	r4, r0
 80082e8:	000d      	movs	r5, r1
 80082ea:	f7f8 f8c7 	bl	800047c <__aeabi_dcmpgt>
 80082ee:	2800      	cmp	r0, #0
 80082f0:	d000      	beq.n	80082f4 <_dtoa_r+0x470>
 80082f2:	e2b3      	b.n	800885c <_dtoa_r+0x9d8>
 80082f4:	48b3      	ldr	r0, [pc, #716]	; (80085c4 <_dtoa_r+0x740>)
 80082f6:	9915      	ldr	r1, [sp, #84]	; 0x54
 80082f8:	4684      	mov	ip, r0
 80082fa:	4461      	add	r1, ip
 80082fc:	000b      	movs	r3, r1
 80082fe:	0020      	movs	r0, r4
 8008300:	0029      	movs	r1, r5
 8008302:	9a08      	ldr	r2, [sp, #32]
 8008304:	f7f8 f8a6 	bl	8000454 <__aeabi_dcmplt>
 8008308:	2800      	cmp	r0, #0
 800830a:	d000      	beq.n	800830e <_dtoa_r+0x48a>
 800830c:	e2a3      	b.n	8008856 <_dtoa_r+0x9d2>
 800830e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008310:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8008312:	9308      	str	r3, [sp, #32]
 8008314:	9409      	str	r4, [sp, #36]	; 0x24
 8008316:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008318:	2b00      	cmp	r3, #0
 800831a:	da00      	bge.n	800831e <_dtoa_r+0x49a>
 800831c:	e179      	b.n	8008612 <_dtoa_r+0x78e>
 800831e:	9a03      	ldr	r2, [sp, #12]
 8008320:	2a0e      	cmp	r2, #14
 8008322:	dd00      	ble.n	8008326 <_dtoa_r+0x4a2>
 8008324:	e175      	b.n	8008612 <_dtoa_r+0x78e>
 8008326:	4ba0      	ldr	r3, [pc, #640]	; (80085a8 <_dtoa_r+0x724>)
 8008328:	00d2      	lsls	r2, r2, #3
 800832a:	189b      	adds	r3, r3, r2
 800832c:	681e      	ldr	r6, [r3, #0]
 800832e:	685f      	ldr	r7, [r3, #4]
 8008330:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008332:	2b00      	cmp	r3, #0
 8008334:	db00      	blt.n	8008338 <_dtoa_r+0x4b4>
 8008336:	e0e5      	b.n	8008504 <_dtoa_r+0x680>
 8008338:	9b07      	ldr	r3, [sp, #28]
 800833a:	2b00      	cmp	r3, #0
 800833c:	dd00      	ble.n	8008340 <_dtoa_r+0x4bc>
 800833e:	e0e1      	b.n	8008504 <_dtoa_r+0x680>
 8008340:	d000      	beq.n	8008344 <_dtoa_r+0x4c0>
 8008342:	e288      	b.n	8008856 <_dtoa_r+0x9d2>
 8008344:	2200      	movs	r2, #0
 8008346:	0030      	movs	r0, r6
 8008348:	0039      	movs	r1, r7
 800834a:	4b9d      	ldr	r3, [pc, #628]	; (80085c0 <_dtoa_r+0x73c>)
 800834c:	f7f9 f960 	bl	8001610 <__aeabi_dmul>
 8008350:	9a08      	ldr	r2, [sp, #32]
 8008352:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008354:	f7f8 f89c 	bl	8000490 <__aeabi_dcmpge>
 8008358:	9e07      	ldr	r6, [sp, #28]
 800835a:	0037      	movs	r7, r6
 800835c:	2800      	cmp	r0, #0
 800835e:	d000      	beq.n	8008362 <_dtoa_r+0x4de>
 8008360:	e25f      	b.n	8008822 <_dtoa_r+0x99e>
 8008362:	9b06      	ldr	r3, [sp, #24]
 8008364:	9a06      	ldr	r2, [sp, #24]
 8008366:	3301      	adds	r3, #1
 8008368:	9308      	str	r3, [sp, #32]
 800836a:	2331      	movs	r3, #49	; 0x31
 800836c:	7013      	strb	r3, [r2, #0]
 800836e:	9b03      	ldr	r3, [sp, #12]
 8008370:	3301      	adds	r3, #1
 8008372:	9303      	str	r3, [sp, #12]
 8008374:	e25a      	b.n	800882c <_dtoa_r+0x9a8>
 8008376:	423d      	tst	r5, r7
 8008378:	d005      	beq.n	8008386 <_dtoa_r+0x502>
 800837a:	6832      	ldr	r2, [r6, #0]
 800837c:	6873      	ldr	r3, [r6, #4]
 800837e:	f7f9 f947 	bl	8001610 <__aeabi_dmul>
 8008382:	003b      	movs	r3, r7
 8008384:	3401      	adds	r4, #1
 8008386:	106d      	asrs	r5, r5, #1
 8008388:	3608      	adds	r6, #8
 800838a:	e75f      	b.n	800824c <_dtoa_r+0x3c8>
 800838c:	9b03      	ldr	r3, [sp, #12]
 800838e:	930e      	str	r3, [sp, #56]	; 0x38
 8008390:	9b07      	ldr	r3, [sp, #28]
 8008392:	e783      	b.n	800829c <_dtoa_r+0x418>
 8008394:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008396:	4b84      	ldr	r3, [pc, #528]	; (80085a8 <_dtoa_r+0x724>)
 8008398:	3a01      	subs	r2, #1
 800839a:	00d2      	lsls	r2, r2, #3
 800839c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800839e:	189b      	adds	r3, r3, r2
 80083a0:	9c08      	ldr	r4, [sp, #32]
 80083a2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80083a4:	681a      	ldr	r2, [r3, #0]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	2900      	cmp	r1, #0
 80083aa:	d051      	beq.n	8008450 <_dtoa_r+0x5cc>
 80083ac:	2000      	movs	r0, #0
 80083ae:	4986      	ldr	r1, [pc, #536]	; (80085c8 <_dtoa_r+0x744>)
 80083b0:	f7f8 fd34 	bl	8000e1c <__aeabi_ddiv>
 80083b4:	0022      	movs	r2, r4
 80083b6:	002b      	movs	r3, r5
 80083b8:	f7f9 fbec 	bl	8001b94 <__aeabi_dsub>
 80083bc:	9a06      	ldr	r2, [sp, #24]
 80083be:	0004      	movs	r4, r0
 80083c0:	4694      	mov	ip, r2
 80083c2:	000d      	movs	r5, r1
 80083c4:	9b06      	ldr	r3, [sp, #24]
 80083c6:	9314      	str	r3, [sp, #80]	; 0x50
 80083c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80083ca:	4463      	add	r3, ip
 80083cc:	9318      	str	r3, [sp, #96]	; 0x60
 80083ce:	0039      	movs	r1, r7
 80083d0:	0030      	movs	r0, r6
 80083d2:	f7f9 ff7f 	bl	80022d4 <__aeabi_d2iz>
 80083d6:	9012      	str	r0, [sp, #72]	; 0x48
 80083d8:	f7f9 ffb2 	bl	8002340 <__aeabi_i2d>
 80083dc:	0002      	movs	r2, r0
 80083de:	000b      	movs	r3, r1
 80083e0:	0030      	movs	r0, r6
 80083e2:	0039      	movs	r1, r7
 80083e4:	f7f9 fbd6 	bl	8001b94 <__aeabi_dsub>
 80083e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80083ea:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80083ec:	3301      	adds	r3, #1
 80083ee:	9308      	str	r3, [sp, #32]
 80083f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80083f2:	0006      	movs	r6, r0
 80083f4:	3330      	adds	r3, #48	; 0x30
 80083f6:	7013      	strb	r3, [r2, #0]
 80083f8:	0022      	movs	r2, r4
 80083fa:	002b      	movs	r3, r5
 80083fc:	000f      	movs	r7, r1
 80083fe:	f7f8 f829 	bl	8000454 <__aeabi_dcmplt>
 8008402:	2800      	cmp	r0, #0
 8008404:	d174      	bne.n	80084f0 <_dtoa_r+0x66c>
 8008406:	0032      	movs	r2, r6
 8008408:	003b      	movs	r3, r7
 800840a:	2000      	movs	r0, #0
 800840c:	4968      	ldr	r1, [pc, #416]	; (80085b0 <_dtoa_r+0x72c>)
 800840e:	f7f9 fbc1 	bl	8001b94 <__aeabi_dsub>
 8008412:	0022      	movs	r2, r4
 8008414:	002b      	movs	r3, r5
 8008416:	f7f8 f81d 	bl	8000454 <__aeabi_dcmplt>
 800841a:	2800      	cmp	r0, #0
 800841c:	d000      	beq.n	8008420 <_dtoa_r+0x59c>
 800841e:	e0d7      	b.n	80085d0 <_dtoa_r+0x74c>
 8008420:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008422:	9a08      	ldr	r2, [sp, #32]
 8008424:	4293      	cmp	r3, r2
 8008426:	d100      	bne.n	800842a <_dtoa_r+0x5a6>
 8008428:	e771      	b.n	800830e <_dtoa_r+0x48a>
 800842a:	2200      	movs	r2, #0
 800842c:	0020      	movs	r0, r4
 800842e:	0029      	movs	r1, r5
 8008430:	4b60      	ldr	r3, [pc, #384]	; (80085b4 <_dtoa_r+0x730>)
 8008432:	f7f9 f8ed 	bl	8001610 <__aeabi_dmul>
 8008436:	4b5f      	ldr	r3, [pc, #380]	; (80085b4 <_dtoa_r+0x730>)
 8008438:	0004      	movs	r4, r0
 800843a:	000d      	movs	r5, r1
 800843c:	0030      	movs	r0, r6
 800843e:	0039      	movs	r1, r7
 8008440:	2200      	movs	r2, #0
 8008442:	f7f9 f8e5 	bl	8001610 <__aeabi_dmul>
 8008446:	9b08      	ldr	r3, [sp, #32]
 8008448:	0006      	movs	r6, r0
 800844a:	000f      	movs	r7, r1
 800844c:	9314      	str	r3, [sp, #80]	; 0x50
 800844e:	e7be      	b.n	80083ce <_dtoa_r+0x54a>
 8008450:	0020      	movs	r0, r4
 8008452:	0029      	movs	r1, r5
 8008454:	f7f9 f8dc 	bl	8001610 <__aeabi_dmul>
 8008458:	9a06      	ldr	r2, [sp, #24]
 800845a:	9b06      	ldr	r3, [sp, #24]
 800845c:	4694      	mov	ip, r2
 800845e:	9308      	str	r3, [sp, #32]
 8008460:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008462:	9014      	str	r0, [sp, #80]	; 0x50
 8008464:	9115      	str	r1, [sp, #84]	; 0x54
 8008466:	4463      	add	r3, ip
 8008468:	9319      	str	r3, [sp, #100]	; 0x64
 800846a:	0030      	movs	r0, r6
 800846c:	0039      	movs	r1, r7
 800846e:	f7f9 ff31 	bl	80022d4 <__aeabi_d2iz>
 8008472:	9018      	str	r0, [sp, #96]	; 0x60
 8008474:	f7f9 ff64 	bl	8002340 <__aeabi_i2d>
 8008478:	0002      	movs	r2, r0
 800847a:	000b      	movs	r3, r1
 800847c:	0030      	movs	r0, r6
 800847e:	0039      	movs	r1, r7
 8008480:	f7f9 fb88 	bl	8001b94 <__aeabi_dsub>
 8008484:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8008486:	9b08      	ldr	r3, [sp, #32]
 8008488:	3630      	adds	r6, #48	; 0x30
 800848a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800848c:	701e      	strb	r6, [r3, #0]
 800848e:	3301      	adds	r3, #1
 8008490:	0004      	movs	r4, r0
 8008492:	000d      	movs	r5, r1
 8008494:	9308      	str	r3, [sp, #32]
 8008496:	4293      	cmp	r3, r2
 8008498:	d12d      	bne.n	80084f6 <_dtoa_r+0x672>
 800849a:	9814      	ldr	r0, [sp, #80]	; 0x50
 800849c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800849e:	9a06      	ldr	r2, [sp, #24]
 80084a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80084a2:	4694      	mov	ip, r2
 80084a4:	4463      	add	r3, ip
 80084a6:	2200      	movs	r2, #0
 80084a8:	9308      	str	r3, [sp, #32]
 80084aa:	4b47      	ldr	r3, [pc, #284]	; (80085c8 <_dtoa_r+0x744>)
 80084ac:	f7f8 f956 	bl	800075c <__aeabi_dadd>
 80084b0:	0002      	movs	r2, r0
 80084b2:	000b      	movs	r3, r1
 80084b4:	0020      	movs	r0, r4
 80084b6:	0029      	movs	r1, r5
 80084b8:	f7f7 ffe0 	bl	800047c <__aeabi_dcmpgt>
 80084bc:	2800      	cmp	r0, #0
 80084be:	d000      	beq.n	80084c2 <_dtoa_r+0x63e>
 80084c0:	e086      	b.n	80085d0 <_dtoa_r+0x74c>
 80084c2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80084c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80084c6:	2000      	movs	r0, #0
 80084c8:	493f      	ldr	r1, [pc, #252]	; (80085c8 <_dtoa_r+0x744>)
 80084ca:	f7f9 fb63 	bl	8001b94 <__aeabi_dsub>
 80084ce:	0002      	movs	r2, r0
 80084d0:	000b      	movs	r3, r1
 80084d2:	0020      	movs	r0, r4
 80084d4:	0029      	movs	r1, r5
 80084d6:	f7f7 ffbd 	bl	8000454 <__aeabi_dcmplt>
 80084da:	2800      	cmp	r0, #0
 80084dc:	d100      	bne.n	80084e0 <_dtoa_r+0x65c>
 80084de:	e716      	b.n	800830e <_dtoa_r+0x48a>
 80084e0:	9b08      	ldr	r3, [sp, #32]
 80084e2:	001a      	movs	r2, r3
 80084e4:	3a01      	subs	r2, #1
 80084e6:	9208      	str	r2, [sp, #32]
 80084e8:	7812      	ldrb	r2, [r2, #0]
 80084ea:	2a30      	cmp	r2, #48	; 0x30
 80084ec:	d0f8      	beq.n	80084e0 <_dtoa_r+0x65c>
 80084ee:	9308      	str	r3, [sp, #32]
 80084f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084f2:	9303      	str	r3, [sp, #12]
 80084f4:	e046      	b.n	8008584 <_dtoa_r+0x700>
 80084f6:	2200      	movs	r2, #0
 80084f8:	4b2e      	ldr	r3, [pc, #184]	; (80085b4 <_dtoa_r+0x730>)
 80084fa:	f7f9 f889 	bl	8001610 <__aeabi_dmul>
 80084fe:	0006      	movs	r6, r0
 8008500:	000f      	movs	r7, r1
 8008502:	e7b2      	b.n	800846a <_dtoa_r+0x5e6>
 8008504:	9b06      	ldr	r3, [sp, #24]
 8008506:	9a06      	ldr	r2, [sp, #24]
 8008508:	930a      	str	r3, [sp, #40]	; 0x28
 800850a:	9b07      	ldr	r3, [sp, #28]
 800850c:	9c08      	ldr	r4, [sp, #32]
 800850e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008510:	3b01      	subs	r3, #1
 8008512:	189b      	adds	r3, r3, r2
 8008514:	930b      	str	r3, [sp, #44]	; 0x2c
 8008516:	0032      	movs	r2, r6
 8008518:	003b      	movs	r3, r7
 800851a:	0020      	movs	r0, r4
 800851c:	0029      	movs	r1, r5
 800851e:	f7f8 fc7d 	bl	8000e1c <__aeabi_ddiv>
 8008522:	f7f9 fed7 	bl	80022d4 <__aeabi_d2iz>
 8008526:	9007      	str	r0, [sp, #28]
 8008528:	f7f9 ff0a 	bl	8002340 <__aeabi_i2d>
 800852c:	0032      	movs	r2, r6
 800852e:	003b      	movs	r3, r7
 8008530:	f7f9 f86e 	bl	8001610 <__aeabi_dmul>
 8008534:	0002      	movs	r2, r0
 8008536:	000b      	movs	r3, r1
 8008538:	0020      	movs	r0, r4
 800853a:	0029      	movs	r1, r5
 800853c:	f7f9 fb2a 	bl	8001b94 <__aeabi_dsub>
 8008540:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008542:	001a      	movs	r2, r3
 8008544:	3201      	adds	r2, #1
 8008546:	920a      	str	r2, [sp, #40]	; 0x28
 8008548:	9208      	str	r2, [sp, #32]
 800854a:	9a07      	ldr	r2, [sp, #28]
 800854c:	3230      	adds	r2, #48	; 0x30
 800854e:	701a      	strb	r2, [r3, #0]
 8008550:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008552:	429a      	cmp	r2, r3
 8008554:	d14f      	bne.n	80085f6 <_dtoa_r+0x772>
 8008556:	0002      	movs	r2, r0
 8008558:	000b      	movs	r3, r1
 800855a:	f7f8 f8ff 	bl	800075c <__aeabi_dadd>
 800855e:	0032      	movs	r2, r6
 8008560:	003b      	movs	r3, r7
 8008562:	0004      	movs	r4, r0
 8008564:	000d      	movs	r5, r1
 8008566:	f7f7 ff89 	bl	800047c <__aeabi_dcmpgt>
 800856a:	2800      	cmp	r0, #0
 800856c:	d12e      	bne.n	80085cc <_dtoa_r+0x748>
 800856e:	0032      	movs	r2, r6
 8008570:	003b      	movs	r3, r7
 8008572:	0020      	movs	r0, r4
 8008574:	0029      	movs	r1, r5
 8008576:	f7f7 ff67 	bl	8000448 <__aeabi_dcmpeq>
 800857a:	2800      	cmp	r0, #0
 800857c:	d002      	beq.n	8008584 <_dtoa_r+0x700>
 800857e:	9b07      	ldr	r3, [sp, #28]
 8008580:	07de      	lsls	r6, r3, #31
 8008582:	d423      	bmi.n	80085cc <_dtoa_r+0x748>
 8008584:	9905      	ldr	r1, [sp, #20]
 8008586:	9804      	ldr	r0, [sp, #16]
 8008588:	f000 fe86 	bl	8009298 <_Bfree>
 800858c:	2300      	movs	r3, #0
 800858e:	9a08      	ldr	r2, [sp, #32]
 8008590:	7013      	strb	r3, [r2, #0]
 8008592:	9b03      	ldr	r3, [sp, #12]
 8008594:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008596:	3301      	adds	r3, #1
 8008598:	6013      	str	r3, [r2, #0]
 800859a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800859c:	2b00      	cmp	r3, #0
 800859e:	d100      	bne.n	80085a2 <_dtoa_r+0x71e>
 80085a0:	e4ba      	b.n	8007f18 <_dtoa_r+0x94>
 80085a2:	9a08      	ldr	r2, [sp, #32]
 80085a4:	601a      	str	r2, [r3, #0]
 80085a6:	e4b7      	b.n	8007f18 <_dtoa_r+0x94>
 80085a8:	0800ab00 	.word	0x0800ab00
 80085ac:	0800aad8 	.word	0x0800aad8
 80085b0:	3ff00000 	.word	0x3ff00000
 80085b4:	40240000 	.word	0x40240000
 80085b8:	401c0000 	.word	0x401c0000
 80085bc:	fcc00000 	.word	0xfcc00000
 80085c0:	40140000 	.word	0x40140000
 80085c4:	7cc00000 	.word	0x7cc00000
 80085c8:	3fe00000 	.word	0x3fe00000
 80085cc:	9b03      	ldr	r3, [sp, #12]
 80085ce:	930e      	str	r3, [sp, #56]	; 0x38
 80085d0:	9b08      	ldr	r3, [sp, #32]
 80085d2:	9308      	str	r3, [sp, #32]
 80085d4:	3b01      	subs	r3, #1
 80085d6:	781a      	ldrb	r2, [r3, #0]
 80085d8:	2a39      	cmp	r2, #57	; 0x39
 80085da:	d108      	bne.n	80085ee <_dtoa_r+0x76a>
 80085dc:	9a06      	ldr	r2, [sp, #24]
 80085de:	429a      	cmp	r2, r3
 80085e0:	d1f7      	bne.n	80085d2 <_dtoa_r+0x74e>
 80085e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80085e4:	9906      	ldr	r1, [sp, #24]
 80085e6:	3201      	adds	r2, #1
 80085e8:	920e      	str	r2, [sp, #56]	; 0x38
 80085ea:	2230      	movs	r2, #48	; 0x30
 80085ec:	700a      	strb	r2, [r1, #0]
 80085ee:	781a      	ldrb	r2, [r3, #0]
 80085f0:	3201      	adds	r2, #1
 80085f2:	701a      	strb	r2, [r3, #0]
 80085f4:	e77c      	b.n	80084f0 <_dtoa_r+0x66c>
 80085f6:	2200      	movs	r2, #0
 80085f8:	4ba9      	ldr	r3, [pc, #676]	; (80088a0 <_dtoa_r+0xa1c>)
 80085fa:	f7f9 f809 	bl	8001610 <__aeabi_dmul>
 80085fe:	2200      	movs	r2, #0
 8008600:	2300      	movs	r3, #0
 8008602:	0004      	movs	r4, r0
 8008604:	000d      	movs	r5, r1
 8008606:	f7f7 ff1f 	bl	8000448 <__aeabi_dcmpeq>
 800860a:	2800      	cmp	r0, #0
 800860c:	d100      	bne.n	8008610 <_dtoa_r+0x78c>
 800860e:	e782      	b.n	8008516 <_dtoa_r+0x692>
 8008610:	e7b8      	b.n	8008584 <_dtoa_r+0x700>
 8008612:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8008614:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008616:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008618:	2f00      	cmp	r7, #0
 800861a:	d012      	beq.n	8008642 <_dtoa_r+0x7be>
 800861c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800861e:	2a01      	cmp	r2, #1
 8008620:	dc6e      	bgt.n	8008700 <_dtoa_r+0x87c>
 8008622:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008624:	2a00      	cmp	r2, #0
 8008626:	d065      	beq.n	80086f4 <_dtoa_r+0x870>
 8008628:	4a9e      	ldr	r2, [pc, #632]	; (80088a4 <_dtoa_r+0xa20>)
 800862a:	189b      	adds	r3, r3, r2
 800862c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800862e:	2101      	movs	r1, #1
 8008630:	18d2      	adds	r2, r2, r3
 8008632:	920a      	str	r2, [sp, #40]	; 0x28
 8008634:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008636:	9804      	ldr	r0, [sp, #16]
 8008638:	18d3      	adds	r3, r2, r3
 800863a:	930c      	str	r3, [sp, #48]	; 0x30
 800863c:	f000 ff28 	bl	8009490 <__i2b>
 8008640:	0007      	movs	r7, r0
 8008642:	2c00      	cmp	r4, #0
 8008644:	d00e      	beq.n	8008664 <_dtoa_r+0x7e0>
 8008646:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008648:	2b00      	cmp	r3, #0
 800864a:	dd0b      	ble.n	8008664 <_dtoa_r+0x7e0>
 800864c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800864e:	0023      	movs	r3, r4
 8008650:	4294      	cmp	r4, r2
 8008652:	dd00      	ble.n	8008656 <_dtoa_r+0x7d2>
 8008654:	0013      	movs	r3, r2
 8008656:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008658:	1ae4      	subs	r4, r4, r3
 800865a:	1ad2      	subs	r2, r2, r3
 800865c:	920a      	str	r2, [sp, #40]	; 0x28
 800865e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008660:	1ad3      	subs	r3, r2, r3
 8008662:	930c      	str	r3, [sp, #48]	; 0x30
 8008664:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008666:	2b00      	cmp	r3, #0
 8008668:	d01e      	beq.n	80086a8 <_dtoa_r+0x824>
 800866a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800866c:	2b00      	cmp	r3, #0
 800866e:	d05c      	beq.n	800872a <_dtoa_r+0x8a6>
 8008670:	2d00      	cmp	r5, #0
 8008672:	dd10      	ble.n	8008696 <_dtoa_r+0x812>
 8008674:	0039      	movs	r1, r7
 8008676:	002a      	movs	r2, r5
 8008678:	9804      	ldr	r0, [sp, #16]
 800867a:	f000 ffd1 	bl	8009620 <__pow5mult>
 800867e:	9a05      	ldr	r2, [sp, #20]
 8008680:	0001      	movs	r1, r0
 8008682:	0007      	movs	r7, r0
 8008684:	9804      	ldr	r0, [sp, #16]
 8008686:	f000 ff1b 	bl	80094c0 <__multiply>
 800868a:	0006      	movs	r6, r0
 800868c:	9905      	ldr	r1, [sp, #20]
 800868e:	9804      	ldr	r0, [sp, #16]
 8008690:	f000 fe02 	bl	8009298 <_Bfree>
 8008694:	9605      	str	r6, [sp, #20]
 8008696:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008698:	1b5a      	subs	r2, r3, r5
 800869a:	42ab      	cmp	r3, r5
 800869c:	d004      	beq.n	80086a8 <_dtoa_r+0x824>
 800869e:	9905      	ldr	r1, [sp, #20]
 80086a0:	9804      	ldr	r0, [sp, #16]
 80086a2:	f000 ffbd 	bl	8009620 <__pow5mult>
 80086a6:	9005      	str	r0, [sp, #20]
 80086a8:	2101      	movs	r1, #1
 80086aa:	9804      	ldr	r0, [sp, #16]
 80086ac:	f000 fef0 	bl	8009490 <__i2b>
 80086b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80086b2:	0006      	movs	r6, r0
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	dd3a      	ble.n	800872e <_dtoa_r+0x8aa>
 80086b8:	001a      	movs	r2, r3
 80086ba:	0001      	movs	r1, r0
 80086bc:	9804      	ldr	r0, [sp, #16]
 80086be:	f000 ffaf 	bl	8009620 <__pow5mult>
 80086c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80086c4:	0006      	movs	r6, r0
 80086c6:	2500      	movs	r5, #0
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	dc38      	bgt.n	800873e <_dtoa_r+0x8ba>
 80086cc:	2500      	movs	r5, #0
 80086ce:	9b08      	ldr	r3, [sp, #32]
 80086d0:	42ab      	cmp	r3, r5
 80086d2:	d130      	bne.n	8008736 <_dtoa_r+0x8b2>
 80086d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086d6:	031b      	lsls	r3, r3, #12
 80086d8:	42ab      	cmp	r3, r5
 80086da:	d12c      	bne.n	8008736 <_dtoa_r+0x8b2>
 80086dc:	4b72      	ldr	r3, [pc, #456]	; (80088a8 <_dtoa_r+0xa24>)
 80086de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086e0:	4213      	tst	r3, r2
 80086e2:	d028      	beq.n	8008736 <_dtoa_r+0x8b2>
 80086e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086e6:	3501      	adds	r5, #1
 80086e8:	3301      	adds	r3, #1
 80086ea:	930a      	str	r3, [sp, #40]	; 0x28
 80086ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086ee:	3301      	adds	r3, #1
 80086f0:	930c      	str	r3, [sp, #48]	; 0x30
 80086f2:	e020      	b.n	8008736 <_dtoa_r+0x8b2>
 80086f4:	2336      	movs	r3, #54	; 0x36
 80086f6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80086f8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80086fa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80086fc:	1a9b      	subs	r3, r3, r2
 80086fe:	e795      	b.n	800862c <_dtoa_r+0x7a8>
 8008700:	9b07      	ldr	r3, [sp, #28]
 8008702:	1e5d      	subs	r5, r3, #1
 8008704:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008706:	42ab      	cmp	r3, r5
 8008708:	db07      	blt.n	800871a <_dtoa_r+0x896>
 800870a:	1b5d      	subs	r5, r3, r5
 800870c:	9b07      	ldr	r3, [sp, #28]
 800870e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008710:	2b00      	cmp	r3, #0
 8008712:	da8b      	bge.n	800862c <_dtoa_r+0x7a8>
 8008714:	1ae4      	subs	r4, r4, r3
 8008716:	2300      	movs	r3, #0
 8008718:	e788      	b.n	800862c <_dtoa_r+0x7a8>
 800871a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800871c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800871e:	1aeb      	subs	r3, r5, r3
 8008720:	18d3      	adds	r3, r2, r3
 8008722:	950d      	str	r5, [sp, #52]	; 0x34
 8008724:	9313      	str	r3, [sp, #76]	; 0x4c
 8008726:	2500      	movs	r5, #0
 8008728:	e7f0      	b.n	800870c <_dtoa_r+0x888>
 800872a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800872c:	e7b7      	b.n	800869e <_dtoa_r+0x81a>
 800872e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008730:	2500      	movs	r5, #0
 8008732:	2b01      	cmp	r3, #1
 8008734:	ddca      	ble.n	80086cc <_dtoa_r+0x848>
 8008736:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008738:	2001      	movs	r0, #1
 800873a:	2b00      	cmp	r3, #0
 800873c:	d008      	beq.n	8008750 <_dtoa_r+0x8cc>
 800873e:	6933      	ldr	r3, [r6, #16]
 8008740:	3303      	adds	r3, #3
 8008742:	009b      	lsls	r3, r3, #2
 8008744:	18f3      	adds	r3, r6, r3
 8008746:	6858      	ldr	r0, [r3, #4]
 8008748:	f000 fe5a 	bl	8009400 <__hi0bits>
 800874c:	2320      	movs	r3, #32
 800874e:	1a18      	subs	r0, r3, r0
 8008750:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008752:	1818      	adds	r0, r3, r0
 8008754:	0002      	movs	r2, r0
 8008756:	231f      	movs	r3, #31
 8008758:	401a      	ands	r2, r3
 800875a:	4218      	tst	r0, r3
 800875c:	d047      	beq.n	80087ee <_dtoa_r+0x96a>
 800875e:	3301      	adds	r3, #1
 8008760:	1a9b      	subs	r3, r3, r2
 8008762:	2b04      	cmp	r3, #4
 8008764:	dd3f      	ble.n	80087e6 <_dtoa_r+0x962>
 8008766:	231c      	movs	r3, #28
 8008768:	1a9b      	subs	r3, r3, r2
 800876a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800876c:	18e4      	adds	r4, r4, r3
 800876e:	18d2      	adds	r2, r2, r3
 8008770:	920a      	str	r2, [sp, #40]	; 0x28
 8008772:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008774:	18d3      	adds	r3, r2, r3
 8008776:	930c      	str	r3, [sp, #48]	; 0x30
 8008778:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800877a:	2b00      	cmp	r3, #0
 800877c:	dd05      	ble.n	800878a <_dtoa_r+0x906>
 800877e:	001a      	movs	r2, r3
 8008780:	9905      	ldr	r1, [sp, #20]
 8008782:	9804      	ldr	r0, [sp, #16]
 8008784:	f000 ffa8 	bl	80096d8 <__lshift>
 8008788:	9005      	str	r0, [sp, #20]
 800878a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800878c:	2b00      	cmp	r3, #0
 800878e:	dd05      	ble.n	800879c <_dtoa_r+0x918>
 8008790:	0031      	movs	r1, r6
 8008792:	001a      	movs	r2, r3
 8008794:	9804      	ldr	r0, [sp, #16]
 8008796:	f000 ff9f 	bl	80096d8 <__lshift>
 800879a:	0006      	movs	r6, r0
 800879c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d027      	beq.n	80087f2 <_dtoa_r+0x96e>
 80087a2:	0031      	movs	r1, r6
 80087a4:	9805      	ldr	r0, [sp, #20]
 80087a6:	f001 f805 	bl	80097b4 <__mcmp>
 80087aa:	2800      	cmp	r0, #0
 80087ac:	da21      	bge.n	80087f2 <_dtoa_r+0x96e>
 80087ae:	9b03      	ldr	r3, [sp, #12]
 80087b0:	220a      	movs	r2, #10
 80087b2:	3b01      	subs	r3, #1
 80087b4:	9303      	str	r3, [sp, #12]
 80087b6:	9905      	ldr	r1, [sp, #20]
 80087b8:	2300      	movs	r3, #0
 80087ba:	9804      	ldr	r0, [sp, #16]
 80087bc:	f000 fd90 	bl	80092e0 <__multadd>
 80087c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80087c2:	9005      	str	r0, [sp, #20]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d100      	bne.n	80087ca <_dtoa_r+0x946>
 80087c8:	e15d      	b.n	8008a86 <_dtoa_r+0xc02>
 80087ca:	2300      	movs	r3, #0
 80087cc:	0039      	movs	r1, r7
 80087ce:	220a      	movs	r2, #10
 80087d0:	9804      	ldr	r0, [sp, #16]
 80087d2:	f000 fd85 	bl	80092e0 <__multadd>
 80087d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087d8:	0007      	movs	r7, r0
 80087da:	2b00      	cmp	r3, #0
 80087dc:	dc49      	bgt.n	8008872 <_dtoa_r+0x9ee>
 80087de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80087e0:	2b02      	cmp	r3, #2
 80087e2:	dc0e      	bgt.n	8008802 <_dtoa_r+0x97e>
 80087e4:	e045      	b.n	8008872 <_dtoa_r+0x9ee>
 80087e6:	2b04      	cmp	r3, #4
 80087e8:	d0c6      	beq.n	8008778 <_dtoa_r+0x8f4>
 80087ea:	331c      	adds	r3, #28
 80087ec:	e7bd      	b.n	800876a <_dtoa_r+0x8e6>
 80087ee:	0013      	movs	r3, r2
 80087f0:	e7fb      	b.n	80087ea <_dtoa_r+0x966>
 80087f2:	9b07      	ldr	r3, [sp, #28]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	dc36      	bgt.n	8008866 <_dtoa_r+0x9e2>
 80087f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80087fa:	2b02      	cmp	r3, #2
 80087fc:	dd33      	ble.n	8008866 <_dtoa_r+0x9e2>
 80087fe:	9b07      	ldr	r3, [sp, #28]
 8008800:	930b      	str	r3, [sp, #44]	; 0x2c
 8008802:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008804:	2b00      	cmp	r3, #0
 8008806:	d10c      	bne.n	8008822 <_dtoa_r+0x99e>
 8008808:	0031      	movs	r1, r6
 800880a:	2205      	movs	r2, #5
 800880c:	9804      	ldr	r0, [sp, #16]
 800880e:	f000 fd67 	bl	80092e0 <__multadd>
 8008812:	0006      	movs	r6, r0
 8008814:	0001      	movs	r1, r0
 8008816:	9805      	ldr	r0, [sp, #20]
 8008818:	f000 ffcc 	bl	80097b4 <__mcmp>
 800881c:	2800      	cmp	r0, #0
 800881e:	dd00      	ble.n	8008822 <_dtoa_r+0x99e>
 8008820:	e59f      	b.n	8008362 <_dtoa_r+0x4de>
 8008822:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008824:	43db      	mvns	r3, r3
 8008826:	9303      	str	r3, [sp, #12]
 8008828:	9b06      	ldr	r3, [sp, #24]
 800882a:	9308      	str	r3, [sp, #32]
 800882c:	2500      	movs	r5, #0
 800882e:	0031      	movs	r1, r6
 8008830:	9804      	ldr	r0, [sp, #16]
 8008832:	f000 fd31 	bl	8009298 <_Bfree>
 8008836:	2f00      	cmp	r7, #0
 8008838:	d100      	bne.n	800883c <_dtoa_r+0x9b8>
 800883a:	e6a3      	b.n	8008584 <_dtoa_r+0x700>
 800883c:	2d00      	cmp	r5, #0
 800883e:	d005      	beq.n	800884c <_dtoa_r+0x9c8>
 8008840:	42bd      	cmp	r5, r7
 8008842:	d003      	beq.n	800884c <_dtoa_r+0x9c8>
 8008844:	0029      	movs	r1, r5
 8008846:	9804      	ldr	r0, [sp, #16]
 8008848:	f000 fd26 	bl	8009298 <_Bfree>
 800884c:	0039      	movs	r1, r7
 800884e:	9804      	ldr	r0, [sp, #16]
 8008850:	f000 fd22 	bl	8009298 <_Bfree>
 8008854:	e696      	b.n	8008584 <_dtoa_r+0x700>
 8008856:	2600      	movs	r6, #0
 8008858:	0037      	movs	r7, r6
 800885a:	e7e2      	b.n	8008822 <_dtoa_r+0x99e>
 800885c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800885e:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8008860:	9303      	str	r3, [sp, #12]
 8008862:	0037      	movs	r7, r6
 8008864:	e57d      	b.n	8008362 <_dtoa_r+0x4de>
 8008866:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008868:	2b00      	cmp	r3, #0
 800886a:	d100      	bne.n	800886e <_dtoa_r+0x9ea>
 800886c:	e0c3      	b.n	80089f6 <_dtoa_r+0xb72>
 800886e:	9b07      	ldr	r3, [sp, #28]
 8008870:	930b      	str	r3, [sp, #44]	; 0x2c
 8008872:	2c00      	cmp	r4, #0
 8008874:	dd05      	ble.n	8008882 <_dtoa_r+0x9fe>
 8008876:	0039      	movs	r1, r7
 8008878:	0022      	movs	r2, r4
 800887a:	9804      	ldr	r0, [sp, #16]
 800887c:	f000 ff2c 	bl	80096d8 <__lshift>
 8008880:	0007      	movs	r7, r0
 8008882:	0038      	movs	r0, r7
 8008884:	2d00      	cmp	r5, #0
 8008886:	d024      	beq.n	80088d2 <_dtoa_r+0xa4e>
 8008888:	6879      	ldr	r1, [r7, #4]
 800888a:	9804      	ldr	r0, [sp, #16]
 800888c:	f000 fcc0 	bl	8009210 <_Balloc>
 8008890:	1e04      	subs	r4, r0, #0
 8008892:	d111      	bne.n	80088b8 <_dtoa_r+0xa34>
 8008894:	0022      	movs	r2, r4
 8008896:	4b05      	ldr	r3, [pc, #20]	; (80088ac <_dtoa_r+0xa28>)
 8008898:	4805      	ldr	r0, [pc, #20]	; (80088b0 <_dtoa_r+0xa2c>)
 800889a:	4906      	ldr	r1, [pc, #24]	; (80088b4 <_dtoa_r+0xa30>)
 800889c:	f7ff fb07 	bl	8007eae <_dtoa_r+0x2a>
 80088a0:	40240000 	.word	0x40240000
 80088a4:	00000433 	.word	0x00000433
 80088a8:	7ff00000 	.word	0x7ff00000
 80088ac:	0800aa0e 	.word	0x0800aa0e
 80088b0:	0800a9b6 	.word	0x0800a9b6
 80088b4:	000002ef 	.word	0x000002ef
 80088b8:	0039      	movs	r1, r7
 80088ba:	693a      	ldr	r2, [r7, #16]
 80088bc:	310c      	adds	r1, #12
 80088be:	3202      	adds	r2, #2
 80088c0:	0092      	lsls	r2, r2, #2
 80088c2:	300c      	adds	r0, #12
 80088c4:	f7ff fa3a 	bl	8007d3c <memcpy>
 80088c8:	2201      	movs	r2, #1
 80088ca:	0021      	movs	r1, r4
 80088cc:	9804      	ldr	r0, [sp, #16]
 80088ce:	f000 ff03 	bl	80096d8 <__lshift>
 80088d2:	9b06      	ldr	r3, [sp, #24]
 80088d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80088d6:	9307      	str	r3, [sp, #28]
 80088d8:	3b01      	subs	r3, #1
 80088da:	189b      	adds	r3, r3, r2
 80088dc:	2201      	movs	r2, #1
 80088de:	003d      	movs	r5, r7
 80088e0:	0007      	movs	r7, r0
 80088e2:	930e      	str	r3, [sp, #56]	; 0x38
 80088e4:	9b08      	ldr	r3, [sp, #32]
 80088e6:	4013      	ands	r3, r2
 80088e8:	930d      	str	r3, [sp, #52]	; 0x34
 80088ea:	0031      	movs	r1, r6
 80088ec:	9805      	ldr	r0, [sp, #20]
 80088ee:	f7ff fa39 	bl	8007d64 <quorem>
 80088f2:	0029      	movs	r1, r5
 80088f4:	0004      	movs	r4, r0
 80088f6:	900b      	str	r0, [sp, #44]	; 0x2c
 80088f8:	9805      	ldr	r0, [sp, #20]
 80088fa:	f000 ff5b 	bl	80097b4 <__mcmp>
 80088fe:	003a      	movs	r2, r7
 8008900:	900c      	str	r0, [sp, #48]	; 0x30
 8008902:	0031      	movs	r1, r6
 8008904:	9804      	ldr	r0, [sp, #16]
 8008906:	f000 ff71 	bl	80097ec <__mdiff>
 800890a:	2201      	movs	r2, #1
 800890c:	68c3      	ldr	r3, [r0, #12]
 800890e:	3430      	adds	r4, #48	; 0x30
 8008910:	9008      	str	r0, [sp, #32]
 8008912:	920a      	str	r2, [sp, #40]	; 0x28
 8008914:	2b00      	cmp	r3, #0
 8008916:	d104      	bne.n	8008922 <_dtoa_r+0xa9e>
 8008918:	0001      	movs	r1, r0
 800891a:	9805      	ldr	r0, [sp, #20]
 800891c:	f000 ff4a 	bl	80097b4 <__mcmp>
 8008920:	900a      	str	r0, [sp, #40]	; 0x28
 8008922:	9908      	ldr	r1, [sp, #32]
 8008924:	9804      	ldr	r0, [sp, #16]
 8008926:	f000 fcb7 	bl	8009298 <_Bfree>
 800892a:	9b07      	ldr	r3, [sp, #28]
 800892c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800892e:	3301      	adds	r3, #1
 8008930:	9308      	str	r3, [sp, #32]
 8008932:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008934:	4313      	orrs	r3, r2
 8008936:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008938:	4313      	orrs	r3, r2
 800893a:	d109      	bne.n	8008950 <_dtoa_r+0xacc>
 800893c:	2c39      	cmp	r4, #57	; 0x39
 800893e:	d022      	beq.n	8008986 <_dtoa_r+0xb02>
 8008940:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008942:	2b00      	cmp	r3, #0
 8008944:	dd01      	ble.n	800894a <_dtoa_r+0xac6>
 8008946:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008948:	3431      	adds	r4, #49	; 0x31
 800894a:	9b07      	ldr	r3, [sp, #28]
 800894c:	701c      	strb	r4, [r3, #0]
 800894e:	e76e      	b.n	800882e <_dtoa_r+0x9aa>
 8008950:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008952:	2b00      	cmp	r3, #0
 8008954:	db04      	blt.n	8008960 <_dtoa_r+0xadc>
 8008956:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008958:	4313      	orrs	r3, r2
 800895a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800895c:	4313      	orrs	r3, r2
 800895e:	d11e      	bne.n	800899e <_dtoa_r+0xb1a>
 8008960:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008962:	2b00      	cmp	r3, #0
 8008964:	ddf1      	ble.n	800894a <_dtoa_r+0xac6>
 8008966:	9905      	ldr	r1, [sp, #20]
 8008968:	2201      	movs	r2, #1
 800896a:	9804      	ldr	r0, [sp, #16]
 800896c:	f000 feb4 	bl	80096d8 <__lshift>
 8008970:	0031      	movs	r1, r6
 8008972:	9005      	str	r0, [sp, #20]
 8008974:	f000 ff1e 	bl	80097b4 <__mcmp>
 8008978:	2800      	cmp	r0, #0
 800897a:	dc02      	bgt.n	8008982 <_dtoa_r+0xafe>
 800897c:	d1e5      	bne.n	800894a <_dtoa_r+0xac6>
 800897e:	07e3      	lsls	r3, r4, #31
 8008980:	d5e3      	bpl.n	800894a <_dtoa_r+0xac6>
 8008982:	2c39      	cmp	r4, #57	; 0x39
 8008984:	d1df      	bne.n	8008946 <_dtoa_r+0xac2>
 8008986:	2339      	movs	r3, #57	; 0x39
 8008988:	9a07      	ldr	r2, [sp, #28]
 800898a:	7013      	strb	r3, [r2, #0]
 800898c:	9b08      	ldr	r3, [sp, #32]
 800898e:	9308      	str	r3, [sp, #32]
 8008990:	3b01      	subs	r3, #1
 8008992:	781a      	ldrb	r2, [r3, #0]
 8008994:	2a39      	cmp	r2, #57	; 0x39
 8008996:	d063      	beq.n	8008a60 <_dtoa_r+0xbdc>
 8008998:	3201      	adds	r2, #1
 800899a:	701a      	strb	r2, [r3, #0]
 800899c:	e747      	b.n	800882e <_dtoa_r+0x9aa>
 800899e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	dd03      	ble.n	80089ac <_dtoa_r+0xb28>
 80089a4:	2c39      	cmp	r4, #57	; 0x39
 80089a6:	d0ee      	beq.n	8008986 <_dtoa_r+0xb02>
 80089a8:	3401      	adds	r4, #1
 80089aa:	e7ce      	b.n	800894a <_dtoa_r+0xac6>
 80089ac:	9b07      	ldr	r3, [sp, #28]
 80089ae:	9a07      	ldr	r2, [sp, #28]
 80089b0:	701c      	strb	r4, [r3, #0]
 80089b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d03e      	beq.n	8008a36 <_dtoa_r+0xbb2>
 80089b8:	2300      	movs	r3, #0
 80089ba:	220a      	movs	r2, #10
 80089bc:	9905      	ldr	r1, [sp, #20]
 80089be:	9804      	ldr	r0, [sp, #16]
 80089c0:	f000 fc8e 	bl	80092e0 <__multadd>
 80089c4:	2300      	movs	r3, #0
 80089c6:	9005      	str	r0, [sp, #20]
 80089c8:	220a      	movs	r2, #10
 80089ca:	0029      	movs	r1, r5
 80089cc:	9804      	ldr	r0, [sp, #16]
 80089ce:	42bd      	cmp	r5, r7
 80089d0:	d106      	bne.n	80089e0 <_dtoa_r+0xb5c>
 80089d2:	f000 fc85 	bl	80092e0 <__multadd>
 80089d6:	0005      	movs	r5, r0
 80089d8:	0007      	movs	r7, r0
 80089da:	9b08      	ldr	r3, [sp, #32]
 80089dc:	9307      	str	r3, [sp, #28]
 80089de:	e784      	b.n	80088ea <_dtoa_r+0xa66>
 80089e0:	f000 fc7e 	bl	80092e0 <__multadd>
 80089e4:	0039      	movs	r1, r7
 80089e6:	0005      	movs	r5, r0
 80089e8:	2300      	movs	r3, #0
 80089ea:	220a      	movs	r2, #10
 80089ec:	9804      	ldr	r0, [sp, #16]
 80089ee:	f000 fc77 	bl	80092e0 <__multadd>
 80089f2:	0007      	movs	r7, r0
 80089f4:	e7f1      	b.n	80089da <_dtoa_r+0xb56>
 80089f6:	9b07      	ldr	r3, [sp, #28]
 80089f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80089fa:	2500      	movs	r5, #0
 80089fc:	0031      	movs	r1, r6
 80089fe:	9805      	ldr	r0, [sp, #20]
 8008a00:	f7ff f9b0 	bl	8007d64 <quorem>
 8008a04:	9b06      	ldr	r3, [sp, #24]
 8008a06:	3030      	adds	r0, #48	; 0x30
 8008a08:	5558      	strb	r0, [r3, r5]
 8008a0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a0c:	3501      	adds	r5, #1
 8008a0e:	0004      	movs	r4, r0
 8008a10:	42ab      	cmp	r3, r5
 8008a12:	dd07      	ble.n	8008a24 <_dtoa_r+0xba0>
 8008a14:	2300      	movs	r3, #0
 8008a16:	220a      	movs	r2, #10
 8008a18:	9905      	ldr	r1, [sp, #20]
 8008a1a:	9804      	ldr	r0, [sp, #16]
 8008a1c:	f000 fc60 	bl	80092e0 <__multadd>
 8008a20:	9005      	str	r0, [sp, #20]
 8008a22:	e7eb      	b.n	80089fc <_dtoa_r+0xb78>
 8008a24:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a26:	2301      	movs	r3, #1
 8008a28:	2a00      	cmp	r2, #0
 8008a2a:	dd00      	ble.n	8008a2e <_dtoa_r+0xbaa>
 8008a2c:	0013      	movs	r3, r2
 8008a2e:	2500      	movs	r5, #0
 8008a30:	9a06      	ldr	r2, [sp, #24]
 8008a32:	18d3      	adds	r3, r2, r3
 8008a34:	9308      	str	r3, [sp, #32]
 8008a36:	9905      	ldr	r1, [sp, #20]
 8008a38:	2201      	movs	r2, #1
 8008a3a:	9804      	ldr	r0, [sp, #16]
 8008a3c:	f000 fe4c 	bl	80096d8 <__lshift>
 8008a40:	0031      	movs	r1, r6
 8008a42:	9005      	str	r0, [sp, #20]
 8008a44:	f000 feb6 	bl	80097b4 <__mcmp>
 8008a48:	2800      	cmp	r0, #0
 8008a4a:	dc9f      	bgt.n	800898c <_dtoa_r+0xb08>
 8008a4c:	d101      	bne.n	8008a52 <_dtoa_r+0xbce>
 8008a4e:	07e4      	lsls	r4, r4, #31
 8008a50:	d49c      	bmi.n	800898c <_dtoa_r+0xb08>
 8008a52:	9b08      	ldr	r3, [sp, #32]
 8008a54:	9308      	str	r3, [sp, #32]
 8008a56:	3b01      	subs	r3, #1
 8008a58:	781a      	ldrb	r2, [r3, #0]
 8008a5a:	2a30      	cmp	r2, #48	; 0x30
 8008a5c:	d0fa      	beq.n	8008a54 <_dtoa_r+0xbd0>
 8008a5e:	e6e6      	b.n	800882e <_dtoa_r+0x9aa>
 8008a60:	9a06      	ldr	r2, [sp, #24]
 8008a62:	429a      	cmp	r2, r3
 8008a64:	d193      	bne.n	800898e <_dtoa_r+0xb0a>
 8008a66:	9b03      	ldr	r3, [sp, #12]
 8008a68:	3301      	adds	r3, #1
 8008a6a:	9303      	str	r3, [sp, #12]
 8008a6c:	2331      	movs	r3, #49	; 0x31
 8008a6e:	7013      	strb	r3, [r2, #0]
 8008a70:	e6dd      	b.n	800882e <_dtoa_r+0x9aa>
 8008a72:	4b09      	ldr	r3, [pc, #36]	; (8008a98 <_dtoa_r+0xc14>)
 8008a74:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008a76:	9306      	str	r3, [sp, #24]
 8008a78:	4b08      	ldr	r3, [pc, #32]	; (8008a9c <_dtoa_r+0xc18>)
 8008a7a:	2a00      	cmp	r2, #0
 8008a7c:	d001      	beq.n	8008a82 <_dtoa_r+0xbfe>
 8008a7e:	f7ff fa49 	bl	8007f14 <_dtoa_r+0x90>
 8008a82:	f7ff fa49 	bl	8007f18 <_dtoa_r+0x94>
 8008a86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	dcb6      	bgt.n	80089fa <_dtoa_r+0xb76>
 8008a8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a8e:	2b02      	cmp	r3, #2
 8008a90:	dd00      	ble.n	8008a94 <_dtoa_r+0xc10>
 8008a92:	e6b6      	b.n	8008802 <_dtoa_r+0x97e>
 8008a94:	e7b1      	b.n	80089fa <_dtoa_r+0xb76>
 8008a96:	46c0      	nop			; (mov r8, r8)
 8008a98:	0800a992 	.word	0x0800a992
 8008a9c:	0800a99a 	.word	0x0800a99a

08008aa0 <_free_r>:
 8008aa0:	b570      	push	{r4, r5, r6, lr}
 8008aa2:	0005      	movs	r5, r0
 8008aa4:	2900      	cmp	r1, #0
 8008aa6:	d010      	beq.n	8008aca <_free_r+0x2a>
 8008aa8:	1f0c      	subs	r4, r1, #4
 8008aaa:	6823      	ldr	r3, [r4, #0]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	da00      	bge.n	8008ab2 <_free_r+0x12>
 8008ab0:	18e4      	adds	r4, r4, r3
 8008ab2:	0028      	movs	r0, r5
 8008ab4:	f7fd fa12 	bl	8005edc <__malloc_lock>
 8008ab8:	4a1d      	ldr	r2, [pc, #116]	; (8008b30 <_free_r+0x90>)
 8008aba:	6813      	ldr	r3, [r2, #0]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d105      	bne.n	8008acc <_free_r+0x2c>
 8008ac0:	6063      	str	r3, [r4, #4]
 8008ac2:	6014      	str	r4, [r2, #0]
 8008ac4:	0028      	movs	r0, r5
 8008ac6:	f7fd fa11 	bl	8005eec <__malloc_unlock>
 8008aca:	bd70      	pop	{r4, r5, r6, pc}
 8008acc:	42a3      	cmp	r3, r4
 8008ace:	d908      	bls.n	8008ae2 <_free_r+0x42>
 8008ad0:	6820      	ldr	r0, [r4, #0]
 8008ad2:	1821      	adds	r1, r4, r0
 8008ad4:	428b      	cmp	r3, r1
 8008ad6:	d1f3      	bne.n	8008ac0 <_free_r+0x20>
 8008ad8:	6819      	ldr	r1, [r3, #0]
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	1809      	adds	r1, r1, r0
 8008ade:	6021      	str	r1, [r4, #0]
 8008ae0:	e7ee      	b.n	8008ac0 <_free_r+0x20>
 8008ae2:	001a      	movs	r2, r3
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d001      	beq.n	8008aee <_free_r+0x4e>
 8008aea:	42a3      	cmp	r3, r4
 8008aec:	d9f9      	bls.n	8008ae2 <_free_r+0x42>
 8008aee:	6811      	ldr	r1, [r2, #0]
 8008af0:	1850      	adds	r0, r2, r1
 8008af2:	42a0      	cmp	r0, r4
 8008af4:	d10b      	bne.n	8008b0e <_free_r+0x6e>
 8008af6:	6820      	ldr	r0, [r4, #0]
 8008af8:	1809      	adds	r1, r1, r0
 8008afa:	1850      	adds	r0, r2, r1
 8008afc:	6011      	str	r1, [r2, #0]
 8008afe:	4283      	cmp	r3, r0
 8008b00:	d1e0      	bne.n	8008ac4 <_free_r+0x24>
 8008b02:	6818      	ldr	r0, [r3, #0]
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	1841      	adds	r1, r0, r1
 8008b08:	6011      	str	r1, [r2, #0]
 8008b0a:	6053      	str	r3, [r2, #4]
 8008b0c:	e7da      	b.n	8008ac4 <_free_r+0x24>
 8008b0e:	42a0      	cmp	r0, r4
 8008b10:	d902      	bls.n	8008b18 <_free_r+0x78>
 8008b12:	230c      	movs	r3, #12
 8008b14:	602b      	str	r3, [r5, #0]
 8008b16:	e7d5      	b.n	8008ac4 <_free_r+0x24>
 8008b18:	6820      	ldr	r0, [r4, #0]
 8008b1a:	1821      	adds	r1, r4, r0
 8008b1c:	428b      	cmp	r3, r1
 8008b1e:	d103      	bne.n	8008b28 <_free_r+0x88>
 8008b20:	6819      	ldr	r1, [r3, #0]
 8008b22:	685b      	ldr	r3, [r3, #4]
 8008b24:	1809      	adds	r1, r1, r0
 8008b26:	6021      	str	r1, [r4, #0]
 8008b28:	6063      	str	r3, [r4, #4]
 8008b2a:	6054      	str	r4, [r2, #4]
 8008b2c:	e7ca      	b.n	8008ac4 <_free_r+0x24>
 8008b2e:	46c0      	nop			; (mov r8, r8)
 8008b30:	20000464 	.word	0x20000464

08008b34 <rshift>:
 8008b34:	0002      	movs	r2, r0
 8008b36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b38:	6904      	ldr	r4, [r0, #16]
 8008b3a:	114b      	asrs	r3, r1, #5
 8008b3c:	b085      	sub	sp, #20
 8008b3e:	3214      	adds	r2, #20
 8008b40:	9302      	str	r3, [sp, #8]
 8008b42:	114d      	asrs	r5, r1, #5
 8008b44:	0013      	movs	r3, r2
 8008b46:	42ac      	cmp	r4, r5
 8008b48:	dd32      	ble.n	8008bb0 <rshift+0x7c>
 8008b4a:	261f      	movs	r6, #31
 8008b4c:	000f      	movs	r7, r1
 8008b4e:	114b      	asrs	r3, r1, #5
 8008b50:	009b      	lsls	r3, r3, #2
 8008b52:	00a5      	lsls	r5, r4, #2
 8008b54:	18d3      	adds	r3, r2, r3
 8008b56:	4037      	ands	r7, r6
 8008b58:	1955      	adds	r5, r2, r5
 8008b5a:	9300      	str	r3, [sp, #0]
 8008b5c:	9701      	str	r7, [sp, #4]
 8008b5e:	4231      	tst	r1, r6
 8008b60:	d10d      	bne.n	8008b7e <rshift+0x4a>
 8008b62:	0016      	movs	r6, r2
 8008b64:	0019      	movs	r1, r3
 8008b66:	428d      	cmp	r5, r1
 8008b68:	d836      	bhi.n	8008bd8 <rshift+0xa4>
 8008b6a:	9900      	ldr	r1, [sp, #0]
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	3903      	subs	r1, #3
 8008b70:	428d      	cmp	r5, r1
 8008b72:	d302      	bcc.n	8008b7a <rshift+0x46>
 8008b74:	9b02      	ldr	r3, [sp, #8]
 8008b76:	1ae4      	subs	r4, r4, r3
 8008b78:	00a3      	lsls	r3, r4, #2
 8008b7a:	18d3      	adds	r3, r2, r3
 8008b7c:	e018      	b.n	8008bb0 <rshift+0x7c>
 8008b7e:	2120      	movs	r1, #32
 8008b80:	9e01      	ldr	r6, [sp, #4]
 8008b82:	9f01      	ldr	r7, [sp, #4]
 8008b84:	1b89      	subs	r1, r1, r6
 8008b86:	9e00      	ldr	r6, [sp, #0]
 8008b88:	9103      	str	r1, [sp, #12]
 8008b8a:	ce02      	ldmia	r6!, {r1}
 8008b8c:	4694      	mov	ip, r2
 8008b8e:	40f9      	lsrs	r1, r7
 8008b90:	42b5      	cmp	r5, r6
 8008b92:	d816      	bhi.n	8008bc2 <rshift+0x8e>
 8008b94:	9e00      	ldr	r6, [sp, #0]
 8008b96:	2300      	movs	r3, #0
 8008b98:	3601      	adds	r6, #1
 8008b9a:	42b5      	cmp	r5, r6
 8008b9c:	d303      	bcc.n	8008ba6 <rshift+0x72>
 8008b9e:	9b02      	ldr	r3, [sp, #8]
 8008ba0:	1ae3      	subs	r3, r4, r3
 8008ba2:	009b      	lsls	r3, r3, #2
 8008ba4:	3b04      	subs	r3, #4
 8008ba6:	18d3      	adds	r3, r2, r3
 8008ba8:	6019      	str	r1, [r3, #0]
 8008baa:	2900      	cmp	r1, #0
 8008bac:	d000      	beq.n	8008bb0 <rshift+0x7c>
 8008bae:	3304      	adds	r3, #4
 8008bb0:	1a99      	subs	r1, r3, r2
 8008bb2:	1089      	asrs	r1, r1, #2
 8008bb4:	6101      	str	r1, [r0, #16]
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	d101      	bne.n	8008bbe <rshift+0x8a>
 8008bba:	2300      	movs	r3, #0
 8008bbc:	6143      	str	r3, [r0, #20]
 8008bbe:	b005      	add	sp, #20
 8008bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bc2:	6837      	ldr	r7, [r6, #0]
 8008bc4:	9b03      	ldr	r3, [sp, #12]
 8008bc6:	409f      	lsls	r7, r3
 8008bc8:	430f      	orrs	r7, r1
 8008bca:	4661      	mov	r1, ip
 8008bcc:	c180      	stmia	r1!, {r7}
 8008bce:	468c      	mov	ip, r1
 8008bd0:	9b01      	ldr	r3, [sp, #4]
 8008bd2:	ce02      	ldmia	r6!, {r1}
 8008bd4:	40d9      	lsrs	r1, r3
 8008bd6:	e7db      	b.n	8008b90 <rshift+0x5c>
 8008bd8:	c980      	ldmia	r1!, {r7}
 8008bda:	c680      	stmia	r6!, {r7}
 8008bdc:	e7c3      	b.n	8008b66 <rshift+0x32>

08008bde <__hexdig_fun>:
 8008bde:	0002      	movs	r2, r0
 8008be0:	3a30      	subs	r2, #48	; 0x30
 8008be2:	0003      	movs	r3, r0
 8008be4:	2a09      	cmp	r2, #9
 8008be6:	d802      	bhi.n	8008bee <__hexdig_fun+0x10>
 8008be8:	3b20      	subs	r3, #32
 8008bea:	b2d8      	uxtb	r0, r3
 8008bec:	4770      	bx	lr
 8008bee:	0002      	movs	r2, r0
 8008bf0:	3a61      	subs	r2, #97	; 0x61
 8008bf2:	2a05      	cmp	r2, #5
 8008bf4:	d801      	bhi.n	8008bfa <__hexdig_fun+0x1c>
 8008bf6:	3b47      	subs	r3, #71	; 0x47
 8008bf8:	e7f7      	b.n	8008bea <__hexdig_fun+0xc>
 8008bfa:	001a      	movs	r2, r3
 8008bfc:	3a41      	subs	r2, #65	; 0x41
 8008bfe:	2000      	movs	r0, #0
 8008c00:	2a05      	cmp	r2, #5
 8008c02:	d8f3      	bhi.n	8008bec <__hexdig_fun+0xe>
 8008c04:	3b27      	subs	r3, #39	; 0x27
 8008c06:	e7f0      	b.n	8008bea <__hexdig_fun+0xc>

08008c08 <__gethex>:
 8008c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c0a:	b089      	sub	sp, #36	; 0x24
 8008c0c:	9307      	str	r3, [sp, #28]
 8008c0e:	2302      	movs	r3, #2
 8008c10:	9201      	str	r2, [sp, #4]
 8008c12:	680a      	ldr	r2, [r1, #0]
 8008c14:	425b      	negs	r3, r3
 8008c16:	9003      	str	r0, [sp, #12]
 8008c18:	9106      	str	r1, [sp, #24]
 8008c1a:	1c96      	adds	r6, r2, #2
 8008c1c:	1a9b      	subs	r3, r3, r2
 8008c1e:	199a      	adds	r2, r3, r6
 8008c20:	9600      	str	r6, [sp, #0]
 8008c22:	9205      	str	r2, [sp, #20]
 8008c24:	9a00      	ldr	r2, [sp, #0]
 8008c26:	3601      	adds	r6, #1
 8008c28:	7810      	ldrb	r0, [r2, #0]
 8008c2a:	2830      	cmp	r0, #48	; 0x30
 8008c2c:	d0f7      	beq.n	8008c1e <__gethex+0x16>
 8008c2e:	f7ff ffd6 	bl	8008bde <__hexdig_fun>
 8008c32:	2300      	movs	r3, #0
 8008c34:	001d      	movs	r5, r3
 8008c36:	9302      	str	r3, [sp, #8]
 8008c38:	4298      	cmp	r0, r3
 8008c3a:	d11d      	bne.n	8008c78 <__gethex+0x70>
 8008c3c:	2201      	movs	r2, #1
 8008c3e:	49a6      	ldr	r1, [pc, #664]	; (8008ed8 <__gethex+0x2d0>)
 8008c40:	9800      	ldr	r0, [sp, #0]
 8008c42:	f7fe ffcd 	bl	8007be0 <strncmp>
 8008c46:	0007      	movs	r7, r0
 8008c48:	42a8      	cmp	r0, r5
 8008c4a:	d169      	bne.n	8008d20 <__gethex+0x118>
 8008c4c:	9b00      	ldr	r3, [sp, #0]
 8008c4e:	0034      	movs	r4, r6
 8008c50:	7858      	ldrb	r0, [r3, #1]
 8008c52:	f7ff ffc4 	bl	8008bde <__hexdig_fun>
 8008c56:	2301      	movs	r3, #1
 8008c58:	9302      	str	r3, [sp, #8]
 8008c5a:	42a8      	cmp	r0, r5
 8008c5c:	d02f      	beq.n	8008cbe <__gethex+0xb6>
 8008c5e:	9600      	str	r6, [sp, #0]
 8008c60:	9b00      	ldr	r3, [sp, #0]
 8008c62:	7818      	ldrb	r0, [r3, #0]
 8008c64:	2830      	cmp	r0, #48	; 0x30
 8008c66:	d009      	beq.n	8008c7c <__gethex+0x74>
 8008c68:	f7ff ffb9 	bl	8008bde <__hexdig_fun>
 8008c6c:	4242      	negs	r2, r0
 8008c6e:	4142      	adcs	r2, r0
 8008c70:	2301      	movs	r3, #1
 8008c72:	0035      	movs	r5, r6
 8008c74:	9202      	str	r2, [sp, #8]
 8008c76:	9305      	str	r3, [sp, #20]
 8008c78:	9c00      	ldr	r4, [sp, #0]
 8008c7a:	e004      	b.n	8008c86 <__gethex+0x7e>
 8008c7c:	9b00      	ldr	r3, [sp, #0]
 8008c7e:	3301      	adds	r3, #1
 8008c80:	9300      	str	r3, [sp, #0]
 8008c82:	e7ed      	b.n	8008c60 <__gethex+0x58>
 8008c84:	3401      	adds	r4, #1
 8008c86:	7820      	ldrb	r0, [r4, #0]
 8008c88:	f7ff ffa9 	bl	8008bde <__hexdig_fun>
 8008c8c:	1e07      	subs	r7, r0, #0
 8008c8e:	d1f9      	bne.n	8008c84 <__gethex+0x7c>
 8008c90:	2201      	movs	r2, #1
 8008c92:	0020      	movs	r0, r4
 8008c94:	4990      	ldr	r1, [pc, #576]	; (8008ed8 <__gethex+0x2d0>)
 8008c96:	f7fe ffa3 	bl	8007be0 <strncmp>
 8008c9a:	2800      	cmp	r0, #0
 8008c9c:	d10d      	bne.n	8008cba <__gethex+0xb2>
 8008c9e:	2d00      	cmp	r5, #0
 8008ca0:	d106      	bne.n	8008cb0 <__gethex+0xa8>
 8008ca2:	3401      	adds	r4, #1
 8008ca4:	0025      	movs	r5, r4
 8008ca6:	7820      	ldrb	r0, [r4, #0]
 8008ca8:	f7ff ff99 	bl	8008bde <__hexdig_fun>
 8008cac:	2800      	cmp	r0, #0
 8008cae:	d102      	bne.n	8008cb6 <__gethex+0xae>
 8008cb0:	1b2d      	subs	r5, r5, r4
 8008cb2:	00af      	lsls	r7, r5, #2
 8008cb4:	e003      	b.n	8008cbe <__gethex+0xb6>
 8008cb6:	3401      	adds	r4, #1
 8008cb8:	e7f5      	b.n	8008ca6 <__gethex+0x9e>
 8008cba:	2d00      	cmp	r5, #0
 8008cbc:	d1f8      	bne.n	8008cb0 <__gethex+0xa8>
 8008cbe:	2220      	movs	r2, #32
 8008cc0:	7823      	ldrb	r3, [r4, #0]
 8008cc2:	0026      	movs	r6, r4
 8008cc4:	4393      	bics	r3, r2
 8008cc6:	2b50      	cmp	r3, #80	; 0x50
 8008cc8:	d11d      	bne.n	8008d06 <__gethex+0xfe>
 8008cca:	7863      	ldrb	r3, [r4, #1]
 8008ccc:	2b2b      	cmp	r3, #43	; 0x2b
 8008cce:	d02c      	beq.n	8008d2a <__gethex+0x122>
 8008cd0:	2b2d      	cmp	r3, #45	; 0x2d
 8008cd2:	d02e      	beq.n	8008d32 <__gethex+0x12a>
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	1c66      	adds	r6, r4, #1
 8008cd8:	9304      	str	r3, [sp, #16]
 8008cda:	7830      	ldrb	r0, [r6, #0]
 8008cdc:	f7ff ff7f 	bl	8008bde <__hexdig_fun>
 8008ce0:	1e43      	subs	r3, r0, #1
 8008ce2:	b2db      	uxtb	r3, r3
 8008ce4:	2b18      	cmp	r3, #24
 8008ce6:	d82b      	bhi.n	8008d40 <__gethex+0x138>
 8008ce8:	3810      	subs	r0, #16
 8008cea:	0005      	movs	r5, r0
 8008cec:	7870      	ldrb	r0, [r6, #1]
 8008cee:	f7ff ff76 	bl	8008bde <__hexdig_fun>
 8008cf2:	1e43      	subs	r3, r0, #1
 8008cf4:	b2db      	uxtb	r3, r3
 8008cf6:	3601      	adds	r6, #1
 8008cf8:	2b18      	cmp	r3, #24
 8008cfa:	d91c      	bls.n	8008d36 <__gethex+0x12e>
 8008cfc:	9b04      	ldr	r3, [sp, #16]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d000      	beq.n	8008d04 <__gethex+0xfc>
 8008d02:	426d      	negs	r5, r5
 8008d04:	197f      	adds	r7, r7, r5
 8008d06:	9b06      	ldr	r3, [sp, #24]
 8008d08:	601e      	str	r6, [r3, #0]
 8008d0a:	9b02      	ldr	r3, [sp, #8]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d019      	beq.n	8008d44 <__gethex+0x13c>
 8008d10:	2600      	movs	r6, #0
 8008d12:	9b05      	ldr	r3, [sp, #20]
 8008d14:	42b3      	cmp	r3, r6
 8008d16:	d100      	bne.n	8008d1a <__gethex+0x112>
 8008d18:	3606      	adds	r6, #6
 8008d1a:	0030      	movs	r0, r6
 8008d1c:	b009      	add	sp, #36	; 0x24
 8008d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d20:	2301      	movs	r3, #1
 8008d22:	2700      	movs	r7, #0
 8008d24:	9c00      	ldr	r4, [sp, #0]
 8008d26:	9302      	str	r3, [sp, #8]
 8008d28:	e7c9      	b.n	8008cbe <__gethex+0xb6>
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	9304      	str	r3, [sp, #16]
 8008d2e:	1ca6      	adds	r6, r4, #2
 8008d30:	e7d3      	b.n	8008cda <__gethex+0xd2>
 8008d32:	2301      	movs	r3, #1
 8008d34:	e7fa      	b.n	8008d2c <__gethex+0x124>
 8008d36:	230a      	movs	r3, #10
 8008d38:	435d      	muls	r5, r3
 8008d3a:	182d      	adds	r5, r5, r0
 8008d3c:	3d10      	subs	r5, #16
 8008d3e:	e7d5      	b.n	8008cec <__gethex+0xe4>
 8008d40:	0026      	movs	r6, r4
 8008d42:	e7e0      	b.n	8008d06 <__gethex+0xfe>
 8008d44:	9b00      	ldr	r3, [sp, #0]
 8008d46:	9902      	ldr	r1, [sp, #8]
 8008d48:	1ae3      	subs	r3, r4, r3
 8008d4a:	3b01      	subs	r3, #1
 8008d4c:	2b07      	cmp	r3, #7
 8008d4e:	dc0a      	bgt.n	8008d66 <__gethex+0x15e>
 8008d50:	9803      	ldr	r0, [sp, #12]
 8008d52:	f000 fa5d 	bl	8009210 <_Balloc>
 8008d56:	1e05      	subs	r5, r0, #0
 8008d58:	d108      	bne.n	8008d6c <__gethex+0x164>
 8008d5a:	002a      	movs	r2, r5
 8008d5c:	21e4      	movs	r1, #228	; 0xe4
 8008d5e:	4b5f      	ldr	r3, [pc, #380]	; (8008edc <__gethex+0x2d4>)
 8008d60:	485f      	ldr	r0, [pc, #380]	; (8008ee0 <__gethex+0x2d8>)
 8008d62:	f001 f947 	bl	8009ff4 <__assert_func>
 8008d66:	3101      	adds	r1, #1
 8008d68:	105b      	asrs	r3, r3, #1
 8008d6a:	e7ef      	b.n	8008d4c <__gethex+0x144>
 8008d6c:	0003      	movs	r3, r0
 8008d6e:	3314      	adds	r3, #20
 8008d70:	9302      	str	r3, [sp, #8]
 8008d72:	9305      	str	r3, [sp, #20]
 8008d74:	2300      	movs	r3, #0
 8008d76:	001e      	movs	r6, r3
 8008d78:	9304      	str	r3, [sp, #16]
 8008d7a:	9b00      	ldr	r3, [sp, #0]
 8008d7c:	42a3      	cmp	r3, r4
 8008d7e:	d33f      	bcc.n	8008e00 <__gethex+0x1f8>
 8008d80:	9c05      	ldr	r4, [sp, #20]
 8008d82:	9b02      	ldr	r3, [sp, #8]
 8008d84:	c440      	stmia	r4!, {r6}
 8008d86:	1ae4      	subs	r4, r4, r3
 8008d88:	10a4      	asrs	r4, r4, #2
 8008d8a:	0030      	movs	r0, r6
 8008d8c:	612c      	str	r4, [r5, #16]
 8008d8e:	f000 fb37 	bl	8009400 <__hi0bits>
 8008d92:	9b01      	ldr	r3, [sp, #4]
 8008d94:	0164      	lsls	r4, r4, #5
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	1a26      	subs	r6, r4, r0
 8008d9a:	9300      	str	r3, [sp, #0]
 8008d9c:	429e      	cmp	r6, r3
 8008d9e:	dd51      	ble.n	8008e44 <__gethex+0x23c>
 8008da0:	1af6      	subs	r6, r6, r3
 8008da2:	0031      	movs	r1, r6
 8008da4:	0028      	movs	r0, r5
 8008da6:	f000 fecb 	bl	8009b40 <__any_on>
 8008daa:	1e04      	subs	r4, r0, #0
 8008dac:	d016      	beq.n	8008ddc <__gethex+0x1d4>
 8008dae:	2401      	movs	r4, #1
 8008db0:	231f      	movs	r3, #31
 8008db2:	0020      	movs	r0, r4
 8008db4:	1e72      	subs	r2, r6, #1
 8008db6:	4013      	ands	r3, r2
 8008db8:	4098      	lsls	r0, r3
 8008dba:	0003      	movs	r3, r0
 8008dbc:	1151      	asrs	r1, r2, #5
 8008dbe:	9802      	ldr	r0, [sp, #8]
 8008dc0:	0089      	lsls	r1, r1, #2
 8008dc2:	5809      	ldr	r1, [r1, r0]
 8008dc4:	4219      	tst	r1, r3
 8008dc6:	d009      	beq.n	8008ddc <__gethex+0x1d4>
 8008dc8:	42a2      	cmp	r2, r4
 8008dca:	dd06      	ble.n	8008dda <__gethex+0x1d2>
 8008dcc:	0028      	movs	r0, r5
 8008dce:	1eb1      	subs	r1, r6, #2
 8008dd0:	f000 feb6 	bl	8009b40 <__any_on>
 8008dd4:	3402      	adds	r4, #2
 8008dd6:	2800      	cmp	r0, #0
 8008dd8:	d100      	bne.n	8008ddc <__gethex+0x1d4>
 8008dda:	2402      	movs	r4, #2
 8008ddc:	0031      	movs	r1, r6
 8008dde:	0028      	movs	r0, r5
 8008de0:	f7ff fea8 	bl	8008b34 <rshift>
 8008de4:	19bf      	adds	r7, r7, r6
 8008de6:	9b01      	ldr	r3, [sp, #4]
 8008de8:	689b      	ldr	r3, [r3, #8]
 8008dea:	42bb      	cmp	r3, r7
 8008dec:	da3a      	bge.n	8008e64 <__gethex+0x25c>
 8008dee:	0029      	movs	r1, r5
 8008df0:	9803      	ldr	r0, [sp, #12]
 8008df2:	f000 fa51 	bl	8009298 <_Bfree>
 8008df6:	2300      	movs	r3, #0
 8008df8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008dfa:	26a3      	movs	r6, #163	; 0xa3
 8008dfc:	6013      	str	r3, [r2, #0]
 8008dfe:	e78c      	b.n	8008d1a <__gethex+0x112>
 8008e00:	3c01      	subs	r4, #1
 8008e02:	7823      	ldrb	r3, [r4, #0]
 8008e04:	2b2e      	cmp	r3, #46	; 0x2e
 8008e06:	d012      	beq.n	8008e2e <__gethex+0x226>
 8008e08:	9b04      	ldr	r3, [sp, #16]
 8008e0a:	2b20      	cmp	r3, #32
 8008e0c:	d104      	bne.n	8008e18 <__gethex+0x210>
 8008e0e:	9b05      	ldr	r3, [sp, #20]
 8008e10:	c340      	stmia	r3!, {r6}
 8008e12:	2600      	movs	r6, #0
 8008e14:	9305      	str	r3, [sp, #20]
 8008e16:	9604      	str	r6, [sp, #16]
 8008e18:	7820      	ldrb	r0, [r4, #0]
 8008e1a:	f7ff fee0 	bl	8008bde <__hexdig_fun>
 8008e1e:	230f      	movs	r3, #15
 8008e20:	4018      	ands	r0, r3
 8008e22:	9b04      	ldr	r3, [sp, #16]
 8008e24:	4098      	lsls	r0, r3
 8008e26:	3304      	adds	r3, #4
 8008e28:	4306      	orrs	r6, r0
 8008e2a:	9304      	str	r3, [sp, #16]
 8008e2c:	e7a5      	b.n	8008d7a <__gethex+0x172>
 8008e2e:	9b00      	ldr	r3, [sp, #0]
 8008e30:	42a3      	cmp	r3, r4
 8008e32:	d8e9      	bhi.n	8008e08 <__gethex+0x200>
 8008e34:	2201      	movs	r2, #1
 8008e36:	0020      	movs	r0, r4
 8008e38:	4927      	ldr	r1, [pc, #156]	; (8008ed8 <__gethex+0x2d0>)
 8008e3a:	f7fe fed1 	bl	8007be0 <strncmp>
 8008e3e:	2800      	cmp	r0, #0
 8008e40:	d1e2      	bne.n	8008e08 <__gethex+0x200>
 8008e42:	e79a      	b.n	8008d7a <__gethex+0x172>
 8008e44:	9b00      	ldr	r3, [sp, #0]
 8008e46:	2400      	movs	r4, #0
 8008e48:	429e      	cmp	r6, r3
 8008e4a:	dacc      	bge.n	8008de6 <__gethex+0x1de>
 8008e4c:	1b9e      	subs	r6, r3, r6
 8008e4e:	0029      	movs	r1, r5
 8008e50:	0032      	movs	r2, r6
 8008e52:	9803      	ldr	r0, [sp, #12]
 8008e54:	f000 fc40 	bl	80096d8 <__lshift>
 8008e58:	0003      	movs	r3, r0
 8008e5a:	3314      	adds	r3, #20
 8008e5c:	0005      	movs	r5, r0
 8008e5e:	1bbf      	subs	r7, r7, r6
 8008e60:	9302      	str	r3, [sp, #8]
 8008e62:	e7c0      	b.n	8008de6 <__gethex+0x1de>
 8008e64:	9b01      	ldr	r3, [sp, #4]
 8008e66:	685e      	ldr	r6, [r3, #4]
 8008e68:	42be      	cmp	r6, r7
 8008e6a:	dd70      	ble.n	8008f4e <__gethex+0x346>
 8008e6c:	9b00      	ldr	r3, [sp, #0]
 8008e6e:	1bf6      	subs	r6, r6, r7
 8008e70:	42b3      	cmp	r3, r6
 8008e72:	dc37      	bgt.n	8008ee4 <__gethex+0x2dc>
 8008e74:	9b01      	ldr	r3, [sp, #4]
 8008e76:	68db      	ldr	r3, [r3, #12]
 8008e78:	2b02      	cmp	r3, #2
 8008e7a:	d024      	beq.n	8008ec6 <__gethex+0x2be>
 8008e7c:	2b03      	cmp	r3, #3
 8008e7e:	d026      	beq.n	8008ece <__gethex+0x2c6>
 8008e80:	2b01      	cmp	r3, #1
 8008e82:	d117      	bne.n	8008eb4 <__gethex+0x2ac>
 8008e84:	9b00      	ldr	r3, [sp, #0]
 8008e86:	42b3      	cmp	r3, r6
 8008e88:	d114      	bne.n	8008eb4 <__gethex+0x2ac>
 8008e8a:	2b01      	cmp	r3, #1
 8008e8c:	d10b      	bne.n	8008ea6 <__gethex+0x29e>
 8008e8e:	9b01      	ldr	r3, [sp, #4]
 8008e90:	9a07      	ldr	r2, [sp, #28]
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	2662      	movs	r6, #98	; 0x62
 8008e96:	6013      	str	r3, [r2, #0]
 8008e98:	2301      	movs	r3, #1
 8008e9a:	9a02      	ldr	r2, [sp, #8]
 8008e9c:	612b      	str	r3, [r5, #16]
 8008e9e:	6013      	str	r3, [r2, #0]
 8008ea0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ea2:	601d      	str	r5, [r3, #0]
 8008ea4:	e739      	b.n	8008d1a <__gethex+0x112>
 8008ea6:	9900      	ldr	r1, [sp, #0]
 8008ea8:	0028      	movs	r0, r5
 8008eaa:	3901      	subs	r1, #1
 8008eac:	f000 fe48 	bl	8009b40 <__any_on>
 8008eb0:	2800      	cmp	r0, #0
 8008eb2:	d1ec      	bne.n	8008e8e <__gethex+0x286>
 8008eb4:	0029      	movs	r1, r5
 8008eb6:	9803      	ldr	r0, [sp, #12]
 8008eb8:	f000 f9ee 	bl	8009298 <_Bfree>
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008ec0:	2650      	movs	r6, #80	; 0x50
 8008ec2:	6013      	str	r3, [r2, #0]
 8008ec4:	e729      	b.n	8008d1a <__gethex+0x112>
 8008ec6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d1f3      	bne.n	8008eb4 <__gethex+0x2ac>
 8008ecc:	e7df      	b.n	8008e8e <__gethex+0x286>
 8008ece:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d1dc      	bne.n	8008e8e <__gethex+0x286>
 8008ed4:	e7ee      	b.n	8008eb4 <__gethex+0x2ac>
 8008ed6:	46c0      	nop			; (mov r8, r8)
 8008ed8:	0800a7fc 	.word	0x0800a7fc
 8008edc:	0800aa0e 	.word	0x0800aa0e
 8008ee0:	0800aa1f 	.word	0x0800aa1f
 8008ee4:	1e77      	subs	r7, r6, #1
 8008ee6:	2c00      	cmp	r4, #0
 8008ee8:	d12f      	bne.n	8008f4a <__gethex+0x342>
 8008eea:	2f00      	cmp	r7, #0
 8008eec:	d004      	beq.n	8008ef8 <__gethex+0x2f0>
 8008eee:	0039      	movs	r1, r7
 8008ef0:	0028      	movs	r0, r5
 8008ef2:	f000 fe25 	bl	8009b40 <__any_on>
 8008ef6:	0004      	movs	r4, r0
 8008ef8:	231f      	movs	r3, #31
 8008efa:	117a      	asrs	r2, r7, #5
 8008efc:	401f      	ands	r7, r3
 8008efe:	3b1e      	subs	r3, #30
 8008f00:	40bb      	lsls	r3, r7
 8008f02:	9902      	ldr	r1, [sp, #8]
 8008f04:	0092      	lsls	r2, r2, #2
 8008f06:	5852      	ldr	r2, [r2, r1]
 8008f08:	421a      	tst	r2, r3
 8008f0a:	d001      	beq.n	8008f10 <__gethex+0x308>
 8008f0c:	2302      	movs	r3, #2
 8008f0e:	431c      	orrs	r4, r3
 8008f10:	9b00      	ldr	r3, [sp, #0]
 8008f12:	0031      	movs	r1, r6
 8008f14:	1b9b      	subs	r3, r3, r6
 8008f16:	2602      	movs	r6, #2
 8008f18:	0028      	movs	r0, r5
 8008f1a:	9300      	str	r3, [sp, #0]
 8008f1c:	f7ff fe0a 	bl	8008b34 <rshift>
 8008f20:	9b01      	ldr	r3, [sp, #4]
 8008f22:	685f      	ldr	r7, [r3, #4]
 8008f24:	2c00      	cmp	r4, #0
 8008f26:	d041      	beq.n	8008fac <__gethex+0x3a4>
 8008f28:	9b01      	ldr	r3, [sp, #4]
 8008f2a:	68db      	ldr	r3, [r3, #12]
 8008f2c:	2b02      	cmp	r3, #2
 8008f2e:	d010      	beq.n	8008f52 <__gethex+0x34a>
 8008f30:	2b03      	cmp	r3, #3
 8008f32:	d012      	beq.n	8008f5a <__gethex+0x352>
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	d106      	bne.n	8008f46 <__gethex+0x33e>
 8008f38:	07a2      	lsls	r2, r4, #30
 8008f3a:	d504      	bpl.n	8008f46 <__gethex+0x33e>
 8008f3c:	9a02      	ldr	r2, [sp, #8]
 8008f3e:	6812      	ldr	r2, [r2, #0]
 8008f40:	4314      	orrs	r4, r2
 8008f42:	421c      	tst	r4, r3
 8008f44:	d10c      	bne.n	8008f60 <__gethex+0x358>
 8008f46:	2310      	movs	r3, #16
 8008f48:	e02f      	b.n	8008faa <__gethex+0x3a2>
 8008f4a:	2401      	movs	r4, #1
 8008f4c:	e7d4      	b.n	8008ef8 <__gethex+0x2f0>
 8008f4e:	2601      	movs	r6, #1
 8008f50:	e7e8      	b.n	8008f24 <__gethex+0x31c>
 8008f52:	2301      	movs	r3, #1
 8008f54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008f56:	1a9b      	subs	r3, r3, r2
 8008f58:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d0f2      	beq.n	8008f46 <__gethex+0x33e>
 8008f60:	692b      	ldr	r3, [r5, #16]
 8008f62:	2000      	movs	r0, #0
 8008f64:	9302      	str	r3, [sp, #8]
 8008f66:	009b      	lsls	r3, r3, #2
 8008f68:	9304      	str	r3, [sp, #16]
 8008f6a:	002b      	movs	r3, r5
 8008f6c:	9a04      	ldr	r2, [sp, #16]
 8008f6e:	3314      	adds	r3, #20
 8008f70:	1899      	adds	r1, r3, r2
 8008f72:	681a      	ldr	r2, [r3, #0]
 8008f74:	1c54      	adds	r4, r2, #1
 8008f76:	d01e      	beq.n	8008fb6 <__gethex+0x3ae>
 8008f78:	3201      	adds	r2, #1
 8008f7a:	601a      	str	r2, [r3, #0]
 8008f7c:	002b      	movs	r3, r5
 8008f7e:	3314      	adds	r3, #20
 8008f80:	2e02      	cmp	r6, #2
 8008f82:	d141      	bne.n	8009008 <__gethex+0x400>
 8008f84:	9a01      	ldr	r2, [sp, #4]
 8008f86:	9900      	ldr	r1, [sp, #0]
 8008f88:	6812      	ldr	r2, [r2, #0]
 8008f8a:	3a01      	subs	r2, #1
 8008f8c:	428a      	cmp	r2, r1
 8008f8e:	d10b      	bne.n	8008fa8 <__gethex+0x3a0>
 8008f90:	221f      	movs	r2, #31
 8008f92:	9800      	ldr	r0, [sp, #0]
 8008f94:	1149      	asrs	r1, r1, #5
 8008f96:	4002      	ands	r2, r0
 8008f98:	2001      	movs	r0, #1
 8008f9a:	0004      	movs	r4, r0
 8008f9c:	4094      	lsls	r4, r2
 8008f9e:	0089      	lsls	r1, r1, #2
 8008fa0:	58cb      	ldr	r3, [r1, r3]
 8008fa2:	4223      	tst	r3, r4
 8008fa4:	d000      	beq.n	8008fa8 <__gethex+0x3a0>
 8008fa6:	2601      	movs	r6, #1
 8008fa8:	2320      	movs	r3, #32
 8008faa:	431e      	orrs	r6, r3
 8008fac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fae:	601d      	str	r5, [r3, #0]
 8008fb0:	9b07      	ldr	r3, [sp, #28]
 8008fb2:	601f      	str	r7, [r3, #0]
 8008fb4:	e6b1      	b.n	8008d1a <__gethex+0x112>
 8008fb6:	c301      	stmia	r3!, {r0}
 8008fb8:	4299      	cmp	r1, r3
 8008fba:	d8da      	bhi.n	8008f72 <__gethex+0x36a>
 8008fbc:	68ab      	ldr	r3, [r5, #8]
 8008fbe:	9a02      	ldr	r2, [sp, #8]
 8008fc0:	429a      	cmp	r2, r3
 8008fc2:	db18      	blt.n	8008ff6 <__gethex+0x3ee>
 8008fc4:	6869      	ldr	r1, [r5, #4]
 8008fc6:	9803      	ldr	r0, [sp, #12]
 8008fc8:	3101      	adds	r1, #1
 8008fca:	f000 f921 	bl	8009210 <_Balloc>
 8008fce:	1e04      	subs	r4, r0, #0
 8008fd0:	d104      	bne.n	8008fdc <__gethex+0x3d4>
 8008fd2:	0022      	movs	r2, r4
 8008fd4:	2184      	movs	r1, #132	; 0x84
 8008fd6:	4b1c      	ldr	r3, [pc, #112]	; (8009048 <__gethex+0x440>)
 8008fd8:	481c      	ldr	r0, [pc, #112]	; (800904c <__gethex+0x444>)
 8008fda:	e6c2      	b.n	8008d62 <__gethex+0x15a>
 8008fdc:	0029      	movs	r1, r5
 8008fde:	692a      	ldr	r2, [r5, #16]
 8008fe0:	310c      	adds	r1, #12
 8008fe2:	3202      	adds	r2, #2
 8008fe4:	0092      	lsls	r2, r2, #2
 8008fe6:	300c      	adds	r0, #12
 8008fe8:	f7fe fea8 	bl	8007d3c <memcpy>
 8008fec:	0029      	movs	r1, r5
 8008fee:	9803      	ldr	r0, [sp, #12]
 8008ff0:	f000 f952 	bl	8009298 <_Bfree>
 8008ff4:	0025      	movs	r5, r4
 8008ff6:	692b      	ldr	r3, [r5, #16]
 8008ff8:	1c5a      	adds	r2, r3, #1
 8008ffa:	612a      	str	r2, [r5, #16]
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	3304      	adds	r3, #4
 8009000:	009b      	lsls	r3, r3, #2
 8009002:	18eb      	adds	r3, r5, r3
 8009004:	605a      	str	r2, [r3, #4]
 8009006:	e7b9      	b.n	8008f7c <__gethex+0x374>
 8009008:	692a      	ldr	r2, [r5, #16]
 800900a:	9902      	ldr	r1, [sp, #8]
 800900c:	428a      	cmp	r2, r1
 800900e:	dd09      	ble.n	8009024 <__gethex+0x41c>
 8009010:	2101      	movs	r1, #1
 8009012:	0028      	movs	r0, r5
 8009014:	f7ff fd8e 	bl	8008b34 <rshift>
 8009018:	9b01      	ldr	r3, [sp, #4]
 800901a:	3701      	adds	r7, #1
 800901c:	689b      	ldr	r3, [r3, #8]
 800901e:	42bb      	cmp	r3, r7
 8009020:	dac1      	bge.n	8008fa6 <__gethex+0x39e>
 8009022:	e6e4      	b.n	8008dee <__gethex+0x1e6>
 8009024:	221f      	movs	r2, #31
 8009026:	9c00      	ldr	r4, [sp, #0]
 8009028:	9900      	ldr	r1, [sp, #0]
 800902a:	2601      	movs	r6, #1
 800902c:	4014      	ands	r4, r2
 800902e:	4211      	tst	r1, r2
 8009030:	d0ba      	beq.n	8008fa8 <__gethex+0x3a0>
 8009032:	9a04      	ldr	r2, [sp, #16]
 8009034:	189b      	adds	r3, r3, r2
 8009036:	3b04      	subs	r3, #4
 8009038:	6818      	ldr	r0, [r3, #0]
 800903a:	f000 f9e1 	bl	8009400 <__hi0bits>
 800903e:	2320      	movs	r3, #32
 8009040:	1b1b      	subs	r3, r3, r4
 8009042:	4298      	cmp	r0, r3
 8009044:	dbe4      	blt.n	8009010 <__gethex+0x408>
 8009046:	e7af      	b.n	8008fa8 <__gethex+0x3a0>
 8009048:	0800aa0e 	.word	0x0800aa0e
 800904c:	0800aa1f 	.word	0x0800aa1f

08009050 <L_shift>:
 8009050:	2308      	movs	r3, #8
 8009052:	b570      	push	{r4, r5, r6, lr}
 8009054:	2520      	movs	r5, #32
 8009056:	1a9a      	subs	r2, r3, r2
 8009058:	0092      	lsls	r2, r2, #2
 800905a:	1aad      	subs	r5, r5, r2
 800905c:	6843      	ldr	r3, [r0, #4]
 800905e:	6804      	ldr	r4, [r0, #0]
 8009060:	001e      	movs	r6, r3
 8009062:	40ae      	lsls	r6, r5
 8009064:	40d3      	lsrs	r3, r2
 8009066:	4334      	orrs	r4, r6
 8009068:	6004      	str	r4, [r0, #0]
 800906a:	6043      	str	r3, [r0, #4]
 800906c:	3004      	adds	r0, #4
 800906e:	4288      	cmp	r0, r1
 8009070:	d3f4      	bcc.n	800905c <L_shift+0xc>
 8009072:	bd70      	pop	{r4, r5, r6, pc}

08009074 <__match>:
 8009074:	b530      	push	{r4, r5, lr}
 8009076:	6803      	ldr	r3, [r0, #0]
 8009078:	780c      	ldrb	r4, [r1, #0]
 800907a:	3301      	adds	r3, #1
 800907c:	2c00      	cmp	r4, #0
 800907e:	d102      	bne.n	8009086 <__match+0x12>
 8009080:	6003      	str	r3, [r0, #0]
 8009082:	2001      	movs	r0, #1
 8009084:	bd30      	pop	{r4, r5, pc}
 8009086:	781a      	ldrb	r2, [r3, #0]
 8009088:	0015      	movs	r5, r2
 800908a:	3d41      	subs	r5, #65	; 0x41
 800908c:	2d19      	cmp	r5, #25
 800908e:	d800      	bhi.n	8009092 <__match+0x1e>
 8009090:	3220      	adds	r2, #32
 8009092:	3101      	adds	r1, #1
 8009094:	42a2      	cmp	r2, r4
 8009096:	d0ef      	beq.n	8009078 <__match+0x4>
 8009098:	2000      	movs	r0, #0
 800909a:	e7f3      	b.n	8009084 <__match+0x10>

0800909c <__hexnan>:
 800909c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800909e:	680b      	ldr	r3, [r1, #0]
 80090a0:	b08b      	sub	sp, #44	; 0x2c
 80090a2:	9201      	str	r2, [sp, #4]
 80090a4:	9901      	ldr	r1, [sp, #4]
 80090a6:	115a      	asrs	r2, r3, #5
 80090a8:	0092      	lsls	r2, r2, #2
 80090aa:	188a      	adds	r2, r1, r2
 80090ac:	9202      	str	r2, [sp, #8]
 80090ae:	0019      	movs	r1, r3
 80090b0:	221f      	movs	r2, #31
 80090b2:	4011      	ands	r1, r2
 80090b4:	9008      	str	r0, [sp, #32]
 80090b6:	9106      	str	r1, [sp, #24]
 80090b8:	4213      	tst	r3, r2
 80090ba:	d002      	beq.n	80090c2 <__hexnan+0x26>
 80090bc:	9b02      	ldr	r3, [sp, #8]
 80090be:	3304      	adds	r3, #4
 80090c0:	9302      	str	r3, [sp, #8]
 80090c2:	9b02      	ldr	r3, [sp, #8]
 80090c4:	2500      	movs	r5, #0
 80090c6:	1f1f      	subs	r7, r3, #4
 80090c8:	003e      	movs	r6, r7
 80090ca:	003c      	movs	r4, r7
 80090cc:	9b08      	ldr	r3, [sp, #32]
 80090ce:	603d      	str	r5, [r7, #0]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	9507      	str	r5, [sp, #28]
 80090d4:	9305      	str	r3, [sp, #20]
 80090d6:	9503      	str	r5, [sp, #12]
 80090d8:	9b05      	ldr	r3, [sp, #20]
 80090da:	3301      	adds	r3, #1
 80090dc:	9309      	str	r3, [sp, #36]	; 0x24
 80090de:	9b05      	ldr	r3, [sp, #20]
 80090e0:	785b      	ldrb	r3, [r3, #1]
 80090e2:	9304      	str	r3, [sp, #16]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d028      	beq.n	800913a <__hexnan+0x9e>
 80090e8:	9804      	ldr	r0, [sp, #16]
 80090ea:	f7ff fd78 	bl	8008bde <__hexdig_fun>
 80090ee:	2800      	cmp	r0, #0
 80090f0:	d154      	bne.n	800919c <__hexnan+0x100>
 80090f2:	9b04      	ldr	r3, [sp, #16]
 80090f4:	2b20      	cmp	r3, #32
 80090f6:	d819      	bhi.n	800912c <__hexnan+0x90>
 80090f8:	9b03      	ldr	r3, [sp, #12]
 80090fa:	9a07      	ldr	r2, [sp, #28]
 80090fc:	4293      	cmp	r3, r2
 80090fe:	dd12      	ble.n	8009126 <__hexnan+0x8a>
 8009100:	42b4      	cmp	r4, r6
 8009102:	d206      	bcs.n	8009112 <__hexnan+0x76>
 8009104:	2d07      	cmp	r5, #7
 8009106:	dc04      	bgt.n	8009112 <__hexnan+0x76>
 8009108:	002a      	movs	r2, r5
 800910a:	0031      	movs	r1, r6
 800910c:	0020      	movs	r0, r4
 800910e:	f7ff ff9f 	bl	8009050 <L_shift>
 8009112:	9b01      	ldr	r3, [sp, #4]
 8009114:	2508      	movs	r5, #8
 8009116:	429c      	cmp	r4, r3
 8009118:	d905      	bls.n	8009126 <__hexnan+0x8a>
 800911a:	1f26      	subs	r6, r4, #4
 800911c:	2500      	movs	r5, #0
 800911e:	0034      	movs	r4, r6
 8009120:	9b03      	ldr	r3, [sp, #12]
 8009122:	6035      	str	r5, [r6, #0]
 8009124:	9307      	str	r3, [sp, #28]
 8009126:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009128:	9305      	str	r3, [sp, #20]
 800912a:	e7d5      	b.n	80090d8 <__hexnan+0x3c>
 800912c:	9b04      	ldr	r3, [sp, #16]
 800912e:	2b29      	cmp	r3, #41	; 0x29
 8009130:	d159      	bne.n	80091e6 <__hexnan+0x14a>
 8009132:	9b05      	ldr	r3, [sp, #20]
 8009134:	9a08      	ldr	r2, [sp, #32]
 8009136:	3302      	adds	r3, #2
 8009138:	6013      	str	r3, [r2, #0]
 800913a:	9b03      	ldr	r3, [sp, #12]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d052      	beq.n	80091e6 <__hexnan+0x14a>
 8009140:	42b4      	cmp	r4, r6
 8009142:	d206      	bcs.n	8009152 <__hexnan+0xb6>
 8009144:	2d07      	cmp	r5, #7
 8009146:	dc04      	bgt.n	8009152 <__hexnan+0xb6>
 8009148:	002a      	movs	r2, r5
 800914a:	0031      	movs	r1, r6
 800914c:	0020      	movs	r0, r4
 800914e:	f7ff ff7f 	bl	8009050 <L_shift>
 8009152:	9b01      	ldr	r3, [sp, #4]
 8009154:	429c      	cmp	r4, r3
 8009156:	d935      	bls.n	80091c4 <__hexnan+0x128>
 8009158:	001a      	movs	r2, r3
 800915a:	0023      	movs	r3, r4
 800915c:	cb02      	ldmia	r3!, {r1}
 800915e:	c202      	stmia	r2!, {r1}
 8009160:	429f      	cmp	r7, r3
 8009162:	d2fb      	bcs.n	800915c <__hexnan+0xc0>
 8009164:	9b02      	ldr	r3, [sp, #8]
 8009166:	1c62      	adds	r2, r4, #1
 8009168:	1ed9      	subs	r1, r3, #3
 800916a:	2304      	movs	r3, #4
 800916c:	4291      	cmp	r1, r2
 800916e:	d305      	bcc.n	800917c <__hexnan+0xe0>
 8009170:	9b02      	ldr	r3, [sp, #8]
 8009172:	3b04      	subs	r3, #4
 8009174:	1b1b      	subs	r3, r3, r4
 8009176:	089b      	lsrs	r3, r3, #2
 8009178:	3301      	adds	r3, #1
 800917a:	009b      	lsls	r3, r3, #2
 800917c:	9a01      	ldr	r2, [sp, #4]
 800917e:	18d3      	adds	r3, r2, r3
 8009180:	2200      	movs	r2, #0
 8009182:	c304      	stmia	r3!, {r2}
 8009184:	429f      	cmp	r7, r3
 8009186:	d2fc      	bcs.n	8009182 <__hexnan+0xe6>
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d104      	bne.n	8009198 <__hexnan+0xfc>
 800918e:	9b01      	ldr	r3, [sp, #4]
 8009190:	429f      	cmp	r7, r3
 8009192:	d126      	bne.n	80091e2 <__hexnan+0x146>
 8009194:	2301      	movs	r3, #1
 8009196:	603b      	str	r3, [r7, #0]
 8009198:	2005      	movs	r0, #5
 800919a:	e025      	b.n	80091e8 <__hexnan+0x14c>
 800919c:	9b03      	ldr	r3, [sp, #12]
 800919e:	3501      	adds	r5, #1
 80091a0:	3301      	adds	r3, #1
 80091a2:	9303      	str	r3, [sp, #12]
 80091a4:	2d08      	cmp	r5, #8
 80091a6:	dd06      	ble.n	80091b6 <__hexnan+0x11a>
 80091a8:	9b01      	ldr	r3, [sp, #4]
 80091aa:	429c      	cmp	r4, r3
 80091ac:	d9bb      	bls.n	8009126 <__hexnan+0x8a>
 80091ae:	2300      	movs	r3, #0
 80091b0:	2501      	movs	r5, #1
 80091b2:	3c04      	subs	r4, #4
 80091b4:	6023      	str	r3, [r4, #0]
 80091b6:	220f      	movs	r2, #15
 80091b8:	6823      	ldr	r3, [r4, #0]
 80091ba:	4010      	ands	r0, r2
 80091bc:	011b      	lsls	r3, r3, #4
 80091be:	4303      	orrs	r3, r0
 80091c0:	6023      	str	r3, [r4, #0]
 80091c2:	e7b0      	b.n	8009126 <__hexnan+0x8a>
 80091c4:	9b06      	ldr	r3, [sp, #24]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d0de      	beq.n	8009188 <__hexnan+0xec>
 80091ca:	2320      	movs	r3, #32
 80091cc:	9a06      	ldr	r2, [sp, #24]
 80091ce:	9902      	ldr	r1, [sp, #8]
 80091d0:	1a9b      	subs	r3, r3, r2
 80091d2:	2201      	movs	r2, #1
 80091d4:	4252      	negs	r2, r2
 80091d6:	40da      	lsrs	r2, r3
 80091d8:	3904      	subs	r1, #4
 80091da:	680b      	ldr	r3, [r1, #0]
 80091dc:	4013      	ands	r3, r2
 80091de:	600b      	str	r3, [r1, #0]
 80091e0:	e7d2      	b.n	8009188 <__hexnan+0xec>
 80091e2:	3f04      	subs	r7, #4
 80091e4:	e7d0      	b.n	8009188 <__hexnan+0xec>
 80091e6:	2004      	movs	r0, #4
 80091e8:	b00b      	add	sp, #44	; 0x2c
 80091ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080091ec <__ascii_mbtowc>:
 80091ec:	b082      	sub	sp, #8
 80091ee:	2900      	cmp	r1, #0
 80091f0:	d100      	bne.n	80091f4 <__ascii_mbtowc+0x8>
 80091f2:	a901      	add	r1, sp, #4
 80091f4:	1e10      	subs	r0, r2, #0
 80091f6:	d006      	beq.n	8009206 <__ascii_mbtowc+0x1a>
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d006      	beq.n	800920a <__ascii_mbtowc+0x1e>
 80091fc:	7813      	ldrb	r3, [r2, #0]
 80091fe:	600b      	str	r3, [r1, #0]
 8009200:	7810      	ldrb	r0, [r2, #0]
 8009202:	1e43      	subs	r3, r0, #1
 8009204:	4198      	sbcs	r0, r3
 8009206:	b002      	add	sp, #8
 8009208:	4770      	bx	lr
 800920a:	2002      	movs	r0, #2
 800920c:	4240      	negs	r0, r0
 800920e:	e7fa      	b.n	8009206 <__ascii_mbtowc+0x1a>

08009210 <_Balloc>:
 8009210:	b570      	push	{r4, r5, r6, lr}
 8009212:	69c5      	ldr	r5, [r0, #28]
 8009214:	0006      	movs	r6, r0
 8009216:	000c      	movs	r4, r1
 8009218:	2d00      	cmp	r5, #0
 800921a:	d10e      	bne.n	800923a <_Balloc+0x2a>
 800921c:	2010      	movs	r0, #16
 800921e:	f7fc fdaf 	bl	8005d80 <malloc>
 8009222:	1e02      	subs	r2, r0, #0
 8009224:	61f0      	str	r0, [r6, #28]
 8009226:	d104      	bne.n	8009232 <_Balloc+0x22>
 8009228:	216b      	movs	r1, #107	; 0x6b
 800922a:	4b19      	ldr	r3, [pc, #100]	; (8009290 <_Balloc+0x80>)
 800922c:	4819      	ldr	r0, [pc, #100]	; (8009294 <_Balloc+0x84>)
 800922e:	f000 fee1 	bl	8009ff4 <__assert_func>
 8009232:	6045      	str	r5, [r0, #4]
 8009234:	6085      	str	r5, [r0, #8]
 8009236:	6005      	str	r5, [r0, #0]
 8009238:	60c5      	str	r5, [r0, #12]
 800923a:	69f5      	ldr	r5, [r6, #28]
 800923c:	68eb      	ldr	r3, [r5, #12]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d013      	beq.n	800926a <_Balloc+0x5a>
 8009242:	69f3      	ldr	r3, [r6, #28]
 8009244:	00a2      	lsls	r2, r4, #2
 8009246:	68db      	ldr	r3, [r3, #12]
 8009248:	189b      	adds	r3, r3, r2
 800924a:	6818      	ldr	r0, [r3, #0]
 800924c:	2800      	cmp	r0, #0
 800924e:	d118      	bne.n	8009282 <_Balloc+0x72>
 8009250:	2101      	movs	r1, #1
 8009252:	000d      	movs	r5, r1
 8009254:	40a5      	lsls	r5, r4
 8009256:	1d6a      	adds	r2, r5, #5
 8009258:	0030      	movs	r0, r6
 800925a:	0092      	lsls	r2, r2, #2
 800925c:	f000 fee8 	bl	800a030 <_calloc_r>
 8009260:	2800      	cmp	r0, #0
 8009262:	d00c      	beq.n	800927e <_Balloc+0x6e>
 8009264:	6044      	str	r4, [r0, #4]
 8009266:	6085      	str	r5, [r0, #8]
 8009268:	e00d      	b.n	8009286 <_Balloc+0x76>
 800926a:	2221      	movs	r2, #33	; 0x21
 800926c:	2104      	movs	r1, #4
 800926e:	0030      	movs	r0, r6
 8009270:	f000 fede 	bl	800a030 <_calloc_r>
 8009274:	69f3      	ldr	r3, [r6, #28]
 8009276:	60e8      	str	r0, [r5, #12]
 8009278:	68db      	ldr	r3, [r3, #12]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d1e1      	bne.n	8009242 <_Balloc+0x32>
 800927e:	2000      	movs	r0, #0
 8009280:	bd70      	pop	{r4, r5, r6, pc}
 8009282:	6802      	ldr	r2, [r0, #0]
 8009284:	601a      	str	r2, [r3, #0]
 8009286:	2300      	movs	r3, #0
 8009288:	6103      	str	r3, [r0, #16]
 800928a:	60c3      	str	r3, [r0, #12]
 800928c:	e7f8      	b.n	8009280 <_Balloc+0x70>
 800928e:	46c0      	nop			; (mov r8, r8)
 8009290:	0800a99f 	.word	0x0800a99f
 8009294:	0800aa7f 	.word	0x0800aa7f

08009298 <_Bfree>:
 8009298:	b570      	push	{r4, r5, r6, lr}
 800929a:	69c6      	ldr	r6, [r0, #28]
 800929c:	0005      	movs	r5, r0
 800929e:	000c      	movs	r4, r1
 80092a0:	2e00      	cmp	r6, #0
 80092a2:	d10e      	bne.n	80092c2 <_Bfree+0x2a>
 80092a4:	2010      	movs	r0, #16
 80092a6:	f7fc fd6b 	bl	8005d80 <malloc>
 80092aa:	1e02      	subs	r2, r0, #0
 80092ac:	61e8      	str	r0, [r5, #28]
 80092ae:	d104      	bne.n	80092ba <_Bfree+0x22>
 80092b0:	218f      	movs	r1, #143	; 0x8f
 80092b2:	4b09      	ldr	r3, [pc, #36]	; (80092d8 <_Bfree+0x40>)
 80092b4:	4809      	ldr	r0, [pc, #36]	; (80092dc <_Bfree+0x44>)
 80092b6:	f000 fe9d 	bl	8009ff4 <__assert_func>
 80092ba:	6046      	str	r6, [r0, #4]
 80092bc:	6086      	str	r6, [r0, #8]
 80092be:	6006      	str	r6, [r0, #0]
 80092c0:	60c6      	str	r6, [r0, #12]
 80092c2:	2c00      	cmp	r4, #0
 80092c4:	d007      	beq.n	80092d6 <_Bfree+0x3e>
 80092c6:	69eb      	ldr	r3, [r5, #28]
 80092c8:	6862      	ldr	r2, [r4, #4]
 80092ca:	68db      	ldr	r3, [r3, #12]
 80092cc:	0092      	lsls	r2, r2, #2
 80092ce:	189b      	adds	r3, r3, r2
 80092d0:	681a      	ldr	r2, [r3, #0]
 80092d2:	6022      	str	r2, [r4, #0]
 80092d4:	601c      	str	r4, [r3, #0]
 80092d6:	bd70      	pop	{r4, r5, r6, pc}
 80092d8:	0800a99f 	.word	0x0800a99f
 80092dc:	0800aa7f 	.word	0x0800aa7f

080092e0 <__multadd>:
 80092e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092e2:	000e      	movs	r6, r1
 80092e4:	9001      	str	r0, [sp, #4]
 80092e6:	000c      	movs	r4, r1
 80092e8:	001d      	movs	r5, r3
 80092ea:	2000      	movs	r0, #0
 80092ec:	690f      	ldr	r7, [r1, #16]
 80092ee:	3614      	adds	r6, #20
 80092f0:	6833      	ldr	r3, [r6, #0]
 80092f2:	3001      	adds	r0, #1
 80092f4:	b299      	uxth	r1, r3
 80092f6:	4351      	muls	r1, r2
 80092f8:	0c1b      	lsrs	r3, r3, #16
 80092fa:	4353      	muls	r3, r2
 80092fc:	1949      	adds	r1, r1, r5
 80092fe:	0c0d      	lsrs	r5, r1, #16
 8009300:	195b      	adds	r3, r3, r5
 8009302:	0c1d      	lsrs	r5, r3, #16
 8009304:	b289      	uxth	r1, r1
 8009306:	041b      	lsls	r3, r3, #16
 8009308:	185b      	adds	r3, r3, r1
 800930a:	c608      	stmia	r6!, {r3}
 800930c:	4287      	cmp	r7, r0
 800930e:	dcef      	bgt.n	80092f0 <__multadd+0x10>
 8009310:	2d00      	cmp	r5, #0
 8009312:	d022      	beq.n	800935a <__multadd+0x7a>
 8009314:	68a3      	ldr	r3, [r4, #8]
 8009316:	42bb      	cmp	r3, r7
 8009318:	dc19      	bgt.n	800934e <__multadd+0x6e>
 800931a:	6861      	ldr	r1, [r4, #4]
 800931c:	9801      	ldr	r0, [sp, #4]
 800931e:	3101      	adds	r1, #1
 8009320:	f7ff ff76 	bl	8009210 <_Balloc>
 8009324:	1e06      	subs	r6, r0, #0
 8009326:	d105      	bne.n	8009334 <__multadd+0x54>
 8009328:	0032      	movs	r2, r6
 800932a:	21ba      	movs	r1, #186	; 0xba
 800932c:	4b0c      	ldr	r3, [pc, #48]	; (8009360 <__multadd+0x80>)
 800932e:	480d      	ldr	r0, [pc, #52]	; (8009364 <__multadd+0x84>)
 8009330:	f000 fe60 	bl	8009ff4 <__assert_func>
 8009334:	0021      	movs	r1, r4
 8009336:	6922      	ldr	r2, [r4, #16]
 8009338:	310c      	adds	r1, #12
 800933a:	3202      	adds	r2, #2
 800933c:	0092      	lsls	r2, r2, #2
 800933e:	300c      	adds	r0, #12
 8009340:	f7fe fcfc 	bl	8007d3c <memcpy>
 8009344:	0021      	movs	r1, r4
 8009346:	9801      	ldr	r0, [sp, #4]
 8009348:	f7ff ffa6 	bl	8009298 <_Bfree>
 800934c:	0034      	movs	r4, r6
 800934e:	1d3b      	adds	r3, r7, #4
 8009350:	009b      	lsls	r3, r3, #2
 8009352:	18e3      	adds	r3, r4, r3
 8009354:	605d      	str	r5, [r3, #4]
 8009356:	1c7b      	adds	r3, r7, #1
 8009358:	6123      	str	r3, [r4, #16]
 800935a:	0020      	movs	r0, r4
 800935c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800935e:	46c0      	nop			; (mov r8, r8)
 8009360:	0800aa0e 	.word	0x0800aa0e
 8009364:	0800aa7f 	.word	0x0800aa7f

08009368 <__s2b>:
 8009368:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800936a:	0006      	movs	r6, r0
 800936c:	0018      	movs	r0, r3
 800936e:	000c      	movs	r4, r1
 8009370:	3008      	adds	r0, #8
 8009372:	2109      	movs	r1, #9
 8009374:	9301      	str	r3, [sp, #4]
 8009376:	0015      	movs	r5, r2
 8009378:	f7f6 ff6a 	bl	8000250 <__divsi3>
 800937c:	2301      	movs	r3, #1
 800937e:	2100      	movs	r1, #0
 8009380:	4283      	cmp	r3, r0
 8009382:	db0a      	blt.n	800939a <__s2b+0x32>
 8009384:	0030      	movs	r0, r6
 8009386:	f7ff ff43 	bl	8009210 <_Balloc>
 800938a:	1e01      	subs	r1, r0, #0
 800938c:	d108      	bne.n	80093a0 <__s2b+0x38>
 800938e:	000a      	movs	r2, r1
 8009390:	4b19      	ldr	r3, [pc, #100]	; (80093f8 <__s2b+0x90>)
 8009392:	481a      	ldr	r0, [pc, #104]	; (80093fc <__s2b+0x94>)
 8009394:	31d3      	adds	r1, #211	; 0xd3
 8009396:	f000 fe2d 	bl	8009ff4 <__assert_func>
 800939a:	005b      	lsls	r3, r3, #1
 800939c:	3101      	adds	r1, #1
 800939e:	e7ef      	b.n	8009380 <__s2b+0x18>
 80093a0:	9b08      	ldr	r3, [sp, #32]
 80093a2:	6143      	str	r3, [r0, #20]
 80093a4:	2301      	movs	r3, #1
 80093a6:	6103      	str	r3, [r0, #16]
 80093a8:	2d09      	cmp	r5, #9
 80093aa:	dd18      	ble.n	80093de <__s2b+0x76>
 80093ac:	0023      	movs	r3, r4
 80093ae:	3309      	adds	r3, #9
 80093b0:	001f      	movs	r7, r3
 80093b2:	9300      	str	r3, [sp, #0]
 80093b4:	1964      	adds	r4, r4, r5
 80093b6:	783b      	ldrb	r3, [r7, #0]
 80093b8:	220a      	movs	r2, #10
 80093ba:	0030      	movs	r0, r6
 80093bc:	3b30      	subs	r3, #48	; 0x30
 80093be:	f7ff ff8f 	bl	80092e0 <__multadd>
 80093c2:	3701      	adds	r7, #1
 80093c4:	0001      	movs	r1, r0
 80093c6:	42a7      	cmp	r7, r4
 80093c8:	d1f5      	bne.n	80093b6 <__s2b+0x4e>
 80093ca:	002c      	movs	r4, r5
 80093cc:	9b00      	ldr	r3, [sp, #0]
 80093ce:	3c08      	subs	r4, #8
 80093d0:	191c      	adds	r4, r3, r4
 80093d2:	002f      	movs	r7, r5
 80093d4:	9b01      	ldr	r3, [sp, #4]
 80093d6:	429f      	cmp	r7, r3
 80093d8:	db04      	blt.n	80093e4 <__s2b+0x7c>
 80093da:	0008      	movs	r0, r1
 80093dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80093de:	2509      	movs	r5, #9
 80093e0:	340a      	adds	r4, #10
 80093e2:	e7f6      	b.n	80093d2 <__s2b+0x6a>
 80093e4:	1b63      	subs	r3, r4, r5
 80093e6:	5ddb      	ldrb	r3, [r3, r7]
 80093e8:	220a      	movs	r2, #10
 80093ea:	0030      	movs	r0, r6
 80093ec:	3b30      	subs	r3, #48	; 0x30
 80093ee:	f7ff ff77 	bl	80092e0 <__multadd>
 80093f2:	3701      	adds	r7, #1
 80093f4:	0001      	movs	r1, r0
 80093f6:	e7ed      	b.n	80093d4 <__s2b+0x6c>
 80093f8:	0800aa0e 	.word	0x0800aa0e
 80093fc:	0800aa7f 	.word	0x0800aa7f

08009400 <__hi0bits>:
 8009400:	0003      	movs	r3, r0
 8009402:	0c02      	lsrs	r2, r0, #16
 8009404:	2000      	movs	r0, #0
 8009406:	4282      	cmp	r2, r0
 8009408:	d101      	bne.n	800940e <__hi0bits+0xe>
 800940a:	041b      	lsls	r3, r3, #16
 800940c:	3010      	adds	r0, #16
 800940e:	0e1a      	lsrs	r2, r3, #24
 8009410:	d101      	bne.n	8009416 <__hi0bits+0x16>
 8009412:	3008      	adds	r0, #8
 8009414:	021b      	lsls	r3, r3, #8
 8009416:	0f1a      	lsrs	r2, r3, #28
 8009418:	d101      	bne.n	800941e <__hi0bits+0x1e>
 800941a:	3004      	adds	r0, #4
 800941c:	011b      	lsls	r3, r3, #4
 800941e:	0f9a      	lsrs	r2, r3, #30
 8009420:	d101      	bne.n	8009426 <__hi0bits+0x26>
 8009422:	3002      	adds	r0, #2
 8009424:	009b      	lsls	r3, r3, #2
 8009426:	2b00      	cmp	r3, #0
 8009428:	db03      	blt.n	8009432 <__hi0bits+0x32>
 800942a:	3001      	adds	r0, #1
 800942c:	005b      	lsls	r3, r3, #1
 800942e:	d400      	bmi.n	8009432 <__hi0bits+0x32>
 8009430:	2020      	movs	r0, #32
 8009432:	4770      	bx	lr

08009434 <__lo0bits>:
 8009434:	6803      	ldr	r3, [r0, #0]
 8009436:	0001      	movs	r1, r0
 8009438:	2207      	movs	r2, #7
 800943a:	0018      	movs	r0, r3
 800943c:	4010      	ands	r0, r2
 800943e:	4213      	tst	r3, r2
 8009440:	d00d      	beq.n	800945e <__lo0bits+0x2a>
 8009442:	3a06      	subs	r2, #6
 8009444:	2000      	movs	r0, #0
 8009446:	4213      	tst	r3, r2
 8009448:	d105      	bne.n	8009456 <__lo0bits+0x22>
 800944a:	3002      	adds	r0, #2
 800944c:	4203      	tst	r3, r0
 800944e:	d003      	beq.n	8009458 <__lo0bits+0x24>
 8009450:	40d3      	lsrs	r3, r2
 8009452:	0010      	movs	r0, r2
 8009454:	600b      	str	r3, [r1, #0]
 8009456:	4770      	bx	lr
 8009458:	089b      	lsrs	r3, r3, #2
 800945a:	600b      	str	r3, [r1, #0]
 800945c:	e7fb      	b.n	8009456 <__lo0bits+0x22>
 800945e:	b29a      	uxth	r2, r3
 8009460:	2a00      	cmp	r2, #0
 8009462:	d101      	bne.n	8009468 <__lo0bits+0x34>
 8009464:	2010      	movs	r0, #16
 8009466:	0c1b      	lsrs	r3, r3, #16
 8009468:	b2da      	uxtb	r2, r3
 800946a:	2a00      	cmp	r2, #0
 800946c:	d101      	bne.n	8009472 <__lo0bits+0x3e>
 800946e:	3008      	adds	r0, #8
 8009470:	0a1b      	lsrs	r3, r3, #8
 8009472:	071a      	lsls	r2, r3, #28
 8009474:	d101      	bne.n	800947a <__lo0bits+0x46>
 8009476:	3004      	adds	r0, #4
 8009478:	091b      	lsrs	r3, r3, #4
 800947a:	079a      	lsls	r2, r3, #30
 800947c:	d101      	bne.n	8009482 <__lo0bits+0x4e>
 800947e:	3002      	adds	r0, #2
 8009480:	089b      	lsrs	r3, r3, #2
 8009482:	07da      	lsls	r2, r3, #31
 8009484:	d4e9      	bmi.n	800945a <__lo0bits+0x26>
 8009486:	3001      	adds	r0, #1
 8009488:	085b      	lsrs	r3, r3, #1
 800948a:	d1e6      	bne.n	800945a <__lo0bits+0x26>
 800948c:	2020      	movs	r0, #32
 800948e:	e7e2      	b.n	8009456 <__lo0bits+0x22>

08009490 <__i2b>:
 8009490:	b510      	push	{r4, lr}
 8009492:	000c      	movs	r4, r1
 8009494:	2101      	movs	r1, #1
 8009496:	f7ff febb 	bl	8009210 <_Balloc>
 800949a:	2800      	cmp	r0, #0
 800949c:	d107      	bne.n	80094ae <__i2b+0x1e>
 800949e:	2146      	movs	r1, #70	; 0x46
 80094a0:	4c05      	ldr	r4, [pc, #20]	; (80094b8 <__i2b+0x28>)
 80094a2:	0002      	movs	r2, r0
 80094a4:	4b05      	ldr	r3, [pc, #20]	; (80094bc <__i2b+0x2c>)
 80094a6:	0020      	movs	r0, r4
 80094a8:	31ff      	adds	r1, #255	; 0xff
 80094aa:	f000 fda3 	bl	8009ff4 <__assert_func>
 80094ae:	2301      	movs	r3, #1
 80094b0:	6144      	str	r4, [r0, #20]
 80094b2:	6103      	str	r3, [r0, #16]
 80094b4:	bd10      	pop	{r4, pc}
 80094b6:	46c0      	nop			; (mov r8, r8)
 80094b8:	0800aa7f 	.word	0x0800aa7f
 80094bc:	0800aa0e 	.word	0x0800aa0e

080094c0 <__multiply>:
 80094c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094c2:	0015      	movs	r5, r2
 80094c4:	690a      	ldr	r2, [r1, #16]
 80094c6:	692b      	ldr	r3, [r5, #16]
 80094c8:	000c      	movs	r4, r1
 80094ca:	b08b      	sub	sp, #44	; 0x2c
 80094cc:	429a      	cmp	r2, r3
 80094ce:	da01      	bge.n	80094d4 <__multiply+0x14>
 80094d0:	002c      	movs	r4, r5
 80094d2:	000d      	movs	r5, r1
 80094d4:	6927      	ldr	r7, [r4, #16]
 80094d6:	692e      	ldr	r6, [r5, #16]
 80094d8:	6861      	ldr	r1, [r4, #4]
 80094da:	19bb      	adds	r3, r7, r6
 80094dc:	9303      	str	r3, [sp, #12]
 80094de:	68a3      	ldr	r3, [r4, #8]
 80094e0:	19ba      	adds	r2, r7, r6
 80094e2:	4293      	cmp	r3, r2
 80094e4:	da00      	bge.n	80094e8 <__multiply+0x28>
 80094e6:	3101      	adds	r1, #1
 80094e8:	f7ff fe92 	bl	8009210 <_Balloc>
 80094ec:	9002      	str	r0, [sp, #8]
 80094ee:	2800      	cmp	r0, #0
 80094f0:	d106      	bne.n	8009500 <__multiply+0x40>
 80094f2:	21b1      	movs	r1, #177	; 0xb1
 80094f4:	4b48      	ldr	r3, [pc, #288]	; (8009618 <__multiply+0x158>)
 80094f6:	4849      	ldr	r0, [pc, #292]	; (800961c <__multiply+0x15c>)
 80094f8:	9a02      	ldr	r2, [sp, #8]
 80094fa:	0049      	lsls	r1, r1, #1
 80094fc:	f000 fd7a 	bl	8009ff4 <__assert_func>
 8009500:	9b02      	ldr	r3, [sp, #8]
 8009502:	2200      	movs	r2, #0
 8009504:	3314      	adds	r3, #20
 8009506:	469c      	mov	ip, r3
 8009508:	19bb      	adds	r3, r7, r6
 800950a:	009b      	lsls	r3, r3, #2
 800950c:	4463      	add	r3, ip
 800950e:	9304      	str	r3, [sp, #16]
 8009510:	4663      	mov	r3, ip
 8009512:	9904      	ldr	r1, [sp, #16]
 8009514:	428b      	cmp	r3, r1
 8009516:	d32a      	bcc.n	800956e <__multiply+0xae>
 8009518:	0023      	movs	r3, r4
 800951a:	00bf      	lsls	r7, r7, #2
 800951c:	3314      	adds	r3, #20
 800951e:	3514      	adds	r5, #20
 8009520:	9308      	str	r3, [sp, #32]
 8009522:	00b6      	lsls	r6, r6, #2
 8009524:	19db      	adds	r3, r3, r7
 8009526:	9305      	str	r3, [sp, #20]
 8009528:	19ab      	adds	r3, r5, r6
 800952a:	9309      	str	r3, [sp, #36]	; 0x24
 800952c:	2304      	movs	r3, #4
 800952e:	9306      	str	r3, [sp, #24]
 8009530:	0023      	movs	r3, r4
 8009532:	9a05      	ldr	r2, [sp, #20]
 8009534:	3315      	adds	r3, #21
 8009536:	9501      	str	r5, [sp, #4]
 8009538:	429a      	cmp	r2, r3
 800953a:	d305      	bcc.n	8009548 <__multiply+0x88>
 800953c:	1b13      	subs	r3, r2, r4
 800953e:	3b15      	subs	r3, #21
 8009540:	089b      	lsrs	r3, r3, #2
 8009542:	3301      	adds	r3, #1
 8009544:	009b      	lsls	r3, r3, #2
 8009546:	9306      	str	r3, [sp, #24]
 8009548:	9b01      	ldr	r3, [sp, #4]
 800954a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800954c:	4293      	cmp	r3, r2
 800954e:	d310      	bcc.n	8009572 <__multiply+0xb2>
 8009550:	9b03      	ldr	r3, [sp, #12]
 8009552:	2b00      	cmp	r3, #0
 8009554:	dd05      	ble.n	8009562 <__multiply+0xa2>
 8009556:	9b04      	ldr	r3, [sp, #16]
 8009558:	3b04      	subs	r3, #4
 800955a:	9304      	str	r3, [sp, #16]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d056      	beq.n	8009610 <__multiply+0x150>
 8009562:	9b02      	ldr	r3, [sp, #8]
 8009564:	9a03      	ldr	r2, [sp, #12]
 8009566:	0018      	movs	r0, r3
 8009568:	611a      	str	r2, [r3, #16]
 800956a:	b00b      	add	sp, #44	; 0x2c
 800956c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800956e:	c304      	stmia	r3!, {r2}
 8009570:	e7cf      	b.n	8009512 <__multiply+0x52>
 8009572:	9b01      	ldr	r3, [sp, #4]
 8009574:	6818      	ldr	r0, [r3, #0]
 8009576:	b280      	uxth	r0, r0
 8009578:	2800      	cmp	r0, #0
 800957a:	d01e      	beq.n	80095ba <__multiply+0xfa>
 800957c:	4667      	mov	r7, ip
 800957e:	2500      	movs	r5, #0
 8009580:	9e08      	ldr	r6, [sp, #32]
 8009582:	ce02      	ldmia	r6!, {r1}
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	9307      	str	r3, [sp, #28]
 8009588:	b28b      	uxth	r3, r1
 800958a:	4343      	muls	r3, r0
 800958c:	001a      	movs	r2, r3
 800958e:	466b      	mov	r3, sp
 8009590:	8b9b      	ldrh	r3, [r3, #28]
 8009592:	18d3      	adds	r3, r2, r3
 8009594:	195b      	adds	r3, r3, r5
 8009596:	0c0d      	lsrs	r5, r1, #16
 8009598:	4345      	muls	r5, r0
 800959a:	9a07      	ldr	r2, [sp, #28]
 800959c:	0c11      	lsrs	r1, r2, #16
 800959e:	1869      	adds	r1, r5, r1
 80095a0:	0c1a      	lsrs	r2, r3, #16
 80095a2:	188a      	adds	r2, r1, r2
 80095a4:	b29b      	uxth	r3, r3
 80095a6:	0c15      	lsrs	r5, r2, #16
 80095a8:	0412      	lsls	r2, r2, #16
 80095aa:	431a      	orrs	r2, r3
 80095ac:	9b05      	ldr	r3, [sp, #20]
 80095ae:	c704      	stmia	r7!, {r2}
 80095b0:	42b3      	cmp	r3, r6
 80095b2:	d8e6      	bhi.n	8009582 <__multiply+0xc2>
 80095b4:	4663      	mov	r3, ip
 80095b6:	9a06      	ldr	r2, [sp, #24]
 80095b8:	509d      	str	r5, [r3, r2]
 80095ba:	9b01      	ldr	r3, [sp, #4]
 80095bc:	6818      	ldr	r0, [r3, #0]
 80095be:	0c00      	lsrs	r0, r0, #16
 80095c0:	d020      	beq.n	8009604 <__multiply+0x144>
 80095c2:	4663      	mov	r3, ip
 80095c4:	0025      	movs	r5, r4
 80095c6:	4661      	mov	r1, ip
 80095c8:	2700      	movs	r7, #0
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	3514      	adds	r5, #20
 80095ce:	682a      	ldr	r2, [r5, #0]
 80095d0:	680e      	ldr	r6, [r1, #0]
 80095d2:	b292      	uxth	r2, r2
 80095d4:	4342      	muls	r2, r0
 80095d6:	0c36      	lsrs	r6, r6, #16
 80095d8:	1992      	adds	r2, r2, r6
 80095da:	19d2      	adds	r2, r2, r7
 80095dc:	0416      	lsls	r6, r2, #16
 80095de:	b29b      	uxth	r3, r3
 80095e0:	431e      	orrs	r6, r3
 80095e2:	600e      	str	r6, [r1, #0]
 80095e4:	cd40      	ldmia	r5!, {r6}
 80095e6:	684b      	ldr	r3, [r1, #4]
 80095e8:	0c36      	lsrs	r6, r6, #16
 80095ea:	4346      	muls	r6, r0
 80095ec:	b29b      	uxth	r3, r3
 80095ee:	0c12      	lsrs	r2, r2, #16
 80095f0:	18f3      	adds	r3, r6, r3
 80095f2:	189b      	adds	r3, r3, r2
 80095f4:	9a05      	ldr	r2, [sp, #20]
 80095f6:	0c1f      	lsrs	r7, r3, #16
 80095f8:	3104      	adds	r1, #4
 80095fa:	42aa      	cmp	r2, r5
 80095fc:	d8e7      	bhi.n	80095ce <__multiply+0x10e>
 80095fe:	4662      	mov	r2, ip
 8009600:	9906      	ldr	r1, [sp, #24]
 8009602:	5053      	str	r3, [r2, r1]
 8009604:	9b01      	ldr	r3, [sp, #4]
 8009606:	3304      	adds	r3, #4
 8009608:	9301      	str	r3, [sp, #4]
 800960a:	2304      	movs	r3, #4
 800960c:	449c      	add	ip, r3
 800960e:	e79b      	b.n	8009548 <__multiply+0x88>
 8009610:	9b03      	ldr	r3, [sp, #12]
 8009612:	3b01      	subs	r3, #1
 8009614:	9303      	str	r3, [sp, #12]
 8009616:	e79b      	b.n	8009550 <__multiply+0x90>
 8009618:	0800aa0e 	.word	0x0800aa0e
 800961c:	0800aa7f 	.word	0x0800aa7f

08009620 <__pow5mult>:
 8009620:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009622:	2303      	movs	r3, #3
 8009624:	0015      	movs	r5, r2
 8009626:	0007      	movs	r7, r0
 8009628:	000e      	movs	r6, r1
 800962a:	401a      	ands	r2, r3
 800962c:	421d      	tst	r5, r3
 800962e:	d008      	beq.n	8009642 <__pow5mult+0x22>
 8009630:	4925      	ldr	r1, [pc, #148]	; (80096c8 <__pow5mult+0xa8>)
 8009632:	3a01      	subs	r2, #1
 8009634:	0092      	lsls	r2, r2, #2
 8009636:	5852      	ldr	r2, [r2, r1]
 8009638:	2300      	movs	r3, #0
 800963a:	0031      	movs	r1, r6
 800963c:	f7ff fe50 	bl	80092e0 <__multadd>
 8009640:	0006      	movs	r6, r0
 8009642:	10ad      	asrs	r5, r5, #2
 8009644:	d03d      	beq.n	80096c2 <__pow5mult+0xa2>
 8009646:	69fc      	ldr	r4, [r7, #28]
 8009648:	2c00      	cmp	r4, #0
 800964a:	d10f      	bne.n	800966c <__pow5mult+0x4c>
 800964c:	2010      	movs	r0, #16
 800964e:	f7fc fb97 	bl	8005d80 <malloc>
 8009652:	1e02      	subs	r2, r0, #0
 8009654:	61f8      	str	r0, [r7, #28]
 8009656:	d105      	bne.n	8009664 <__pow5mult+0x44>
 8009658:	21b4      	movs	r1, #180	; 0xb4
 800965a:	4b1c      	ldr	r3, [pc, #112]	; (80096cc <__pow5mult+0xac>)
 800965c:	481c      	ldr	r0, [pc, #112]	; (80096d0 <__pow5mult+0xb0>)
 800965e:	31ff      	adds	r1, #255	; 0xff
 8009660:	f000 fcc8 	bl	8009ff4 <__assert_func>
 8009664:	6044      	str	r4, [r0, #4]
 8009666:	6084      	str	r4, [r0, #8]
 8009668:	6004      	str	r4, [r0, #0]
 800966a:	60c4      	str	r4, [r0, #12]
 800966c:	69fb      	ldr	r3, [r7, #28]
 800966e:	689c      	ldr	r4, [r3, #8]
 8009670:	9301      	str	r3, [sp, #4]
 8009672:	2c00      	cmp	r4, #0
 8009674:	d108      	bne.n	8009688 <__pow5mult+0x68>
 8009676:	0038      	movs	r0, r7
 8009678:	4916      	ldr	r1, [pc, #88]	; (80096d4 <__pow5mult+0xb4>)
 800967a:	f7ff ff09 	bl	8009490 <__i2b>
 800967e:	9b01      	ldr	r3, [sp, #4]
 8009680:	0004      	movs	r4, r0
 8009682:	6098      	str	r0, [r3, #8]
 8009684:	2300      	movs	r3, #0
 8009686:	6003      	str	r3, [r0, #0]
 8009688:	2301      	movs	r3, #1
 800968a:	421d      	tst	r5, r3
 800968c:	d00a      	beq.n	80096a4 <__pow5mult+0x84>
 800968e:	0031      	movs	r1, r6
 8009690:	0022      	movs	r2, r4
 8009692:	0038      	movs	r0, r7
 8009694:	f7ff ff14 	bl	80094c0 <__multiply>
 8009698:	0031      	movs	r1, r6
 800969a:	9001      	str	r0, [sp, #4]
 800969c:	0038      	movs	r0, r7
 800969e:	f7ff fdfb 	bl	8009298 <_Bfree>
 80096a2:	9e01      	ldr	r6, [sp, #4]
 80096a4:	106d      	asrs	r5, r5, #1
 80096a6:	d00c      	beq.n	80096c2 <__pow5mult+0xa2>
 80096a8:	6820      	ldr	r0, [r4, #0]
 80096aa:	2800      	cmp	r0, #0
 80096ac:	d107      	bne.n	80096be <__pow5mult+0x9e>
 80096ae:	0022      	movs	r2, r4
 80096b0:	0021      	movs	r1, r4
 80096b2:	0038      	movs	r0, r7
 80096b4:	f7ff ff04 	bl	80094c0 <__multiply>
 80096b8:	2300      	movs	r3, #0
 80096ba:	6020      	str	r0, [r4, #0]
 80096bc:	6003      	str	r3, [r0, #0]
 80096be:	0004      	movs	r4, r0
 80096c0:	e7e2      	b.n	8009688 <__pow5mult+0x68>
 80096c2:	0030      	movs	r0, r6
 80096c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80096c6:	46c0      	nop			; (mov r8, r8)
 80096c8:	0800abc8 	.word	0x0800abc8
 80096cc:	0800a99f 	.word	0x0800a99f
 80096d0:	0800aa7f 	.word	0x0800aa7f
 80096d4:	00000271 	.word	0x00000271

080096d8 <__lshift>:
 80096d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096da:	000c      	movs	r4, r1
 80096dc:	0017      	movs	r7, r2
 80096de:	6923      	ldr	r3, [r4, #16]
 80096e0:	1155      	asrs	r5, r2, #5
 80096e2:	b087      	sub	sp, #28
 80096e4:	18eb      	adds	r3, r5, r3
 80096e6:	9302      	str	r3, [sp, #8]
 80096e8:	3301      	adds	r3, #1
 80096ea:	9301      	str	r3, [sp, #4]
 80096ec:	6849      	ldr	r1, [r1, #4]
 80096ee:	68a3      	ldr	r3, [r4, #8]
 80096f0:	9004      	str	r0, [sp, #16]
 80096f2:	9a01      	ldr	r2, [sp, #4]
 80096f4:	4293      	cmp	r3, r2
 80096f6:	db10      	blt.n	800971a <__lshift+0x42>
 80096f8:	9804      	ldr	r0, [sp, #16]
 80096fa:	f7ff fd89 	bl	8009210 <_Balloc>
 80096fe:	2300      	movs	r3, #0
 8009700:	0002      	movs	r2, r0
 8009702:	0006      	movs	r6, r0
 8009704:	0019      	movs	r1, r3
 8009706:	3214      	adds	r2, #20
 8009708:	4298      	cmp	r0, r3
 800970a:	d10c      	bne.n	8009726 <__lshift+0x4e>
 800970c:	31df      	adds	r1, #223	; 0xdf
 800970e:	0032      	movs	r2, r6
 8009710:	4b26      	ldr	r3, [pc, #152]	; (80097ac <__lshift+0xd4>)
 8009712:	4827      	ldr	r0, [pc, #156]	; (80097b0 <__lshift+0xd8>)
 8009714:	31ff      	adds	r1, #255	; 0xff
 8009716:	f000 fc6d 	bl	8009ff4 <__assert_func>
 800971a:	3101      	adds	r1, #1
 800971c:	005b      	lsls	r3, r3, #1
 800971e:	e7e8      	b.n	80096f2 <__lshift+0x1a>
 8009720:	0098      	lsls	r0, r3, #2
 8009722:	5011      	str	r1, [r2, r0]
 8009724:	3301      	adds	r3, #1
 8009726:	42ab      	cmp	r3, r5
 8009728:	dbfa      	blt.n	8009720 <__lshift+0x48>
 800972a:	43eb      	mvns	r3, r5
 800972c:	17db      	asrs	r3, r3, #31
 800972e:	401d      	ands	r5, r3
 8009730:	211f      	movs	r1, #31
 8009732:	0023      	movs	r3, r4
 8009734:	0038      	movs	r0, r7
 8009736:	00ad      	lsls	r5, r5, #2
 8009738:	1955      	adds	r5, r2, r5
 800973a:	6922      	ldr	r2, [r4, #16]
 800973c:	3314      	adds	r3, #20
 800973e:	0092      	lsls	r2, r2, #2
 8009740:	4008      	ands	r0, r1
 8009742:	4684      	mov	ip, r0
 8009744:	189a      	adds	r2, r3, r2
 8009746:	420f      	tst	r7, r1
 8009748:	d02a      	beq.n	80097a0 <__lshift+0xc8>
 800974a:	3101      	adds	r1, #1
 800974c:	1a09      	subs	r1, r1, r0
 800974e:	9105      	str	r1, [sp, #20]
 8009750:	2100      	movs	r1, #0
 8009752:	9503      	str	r5, [sp, #12]
 8009754:	4667      	mov	r7, ip
 8009756:	6818      	ldr	r0, [r3, #0]
 8009758:	40b8      	lsls	r0, r7
 800975a:	4308      	orrs	r0, r1
 800975c:	9903      	ldr	r1, [sp, #12]
 800975e:	c101      	stmia	r1!, {r0}
 8009760:	9103      	str	r1, [sp, #12]
 8009762:	9805      	ldr	r0, [sp, #20]
 8009764:	cb02      	ldmia	r3!, {r1}
 8009766:	40c1      	lsrs	r1, r0
 8009768:	429a      	cmp	r2, r3
 800976a:	d8f3      	bhi.n	8009754 <__lshift+0x7c>
 800976c:	0020      	movs	r0, r4
 800976e:	3015      	adds	r0, #21
 8009770:	2304      	movs	r3, #4
 8009772:	4282      	cmp	r2, r0
 8009774:	d304      	bcc.n	8009780 <__lshift+0xa8>
 8009776:	1b13      	subs	r3, r2, r4
 8009778:	3b15      	subs	r3, #21
 800977a:	089b      	lsrs	r3, r3, #2
 800977c:	3301      	adds	r3, #1
 800977e:	009b      	lsls	r3, r3, #2
 8009780:	50e9      	str	r1, [r5, r3]
 8009782:	2900      	cmp	r1, #0
 8009784:	d002      	beq.n	800978c <__lshift+0xb4>
 8009786:	9b02      	ldr	r3, [sp, #8]
 8009788:	3302      	adds	r3, #2
 800978a:	9301      	str	r3, [sp, #4]
 800978c:	9b01      	ldr	r3, [sp, #4]
 800978e:	9804      	ldr	r0, [sp, #16]
 8009790:	3b01      	subs	r3, #1
 8009792:	0021      	movs	r1, r4
 8009794:	6133      	str	r3, [r6, #16]
 8009796:	f7ff fd7f 	bl	8009298 <_Bfree>
 800979a:	0030      	movs	r0, r6
 800979c:	b007      	add	sp, #28
 800979e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097a0:	cb02      	ldmia	r3!, {r1}
 80097a2:	c502      	stmia	r5!, {r1}
 80097a4:	429a      	cmp	r2, r3
 80097a6:	d8fb      	bhi.n	80097a0 <__lshift+0xc8>
 80097a8:	e7f0      	b.n	800978c <__lshift+0xb4>
 80097aa:	46c0      	nop			; (mov r8, r8)
 80097ac:	0800aa0e 	.word	0x0800aa0e
 80097b0:	0800aa7f 	.word	0x0800aa7f

080097b4 <__mcmp>:
 80097b4:	b530      	push	{r4, r5, lr}
 80097b6:	690b      	ldr	r3, [r1, #16]
 80097b8:	6904      	ldr	r4, [r0, #16]
 80097ba:	0002      	movs	r2, r0
 80097bc:	1ae0      	subs	r0, r4, r3
 80097be:	429c      	cmp	r4, r3
 80097c0:	d10e      	bne.n	80097e0 <__mcmp+0x2c>
 80097c2:	3214      	adds	r2, #20
 80097c4:	009b      	lsls	r3, r3, #2
 80097c6:	3114      	adds	r1, #20
 80097c8:	0014      	movs	r4, r2
 80097ca:	18c9      	adds	r1, r1, r3
 80097cc:	18d2      	adds	r2, r2, r3
 80097ce:	3a04      	subs	r2, #4
 80097d0:	3904      	subs	r1, #4
 80097d2:	6815      	ldr	r5, [r2, #0]
 80097d4:	680b      	ldr	r3, [r1, #0]
 80097d6:	429d      	cmp	r5, r3
 80097d8:	d003      	beq.n	80097e2 <__mcmp+0x2e>
 80097da:	2001      	movs	r0, #1
 80097dc:	429d      	cmp	r5, r3
 80097de:	d303      	bcc.n	80097e8 <__mcmp+0x34>
 80097e0:	bd30      	pop	{r4, r5, pc}
 80097e2:	4294      	cmp	r4, r2
 80097e4:	d3f3      	bcc.n	80097ce <__mcmp+0x1a>
 80097e6:	e7fb      	b.n	80097e0 <__mcmp+0x2c>
 80097e8:	4240      	negs	r0, r0
 80097ea:	e7f9      	b.n	80097e0 <__mcmp+0x2c>

080097ec <__mdiff>:
 80097ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097ee:	000e      	movs	r6, r1
 80097f0:	0007      	movs	r7, r0
 80097f2:	0011      	movs	r1, r2
 80097f4:	0030      	movs	r0, r6
 80097f6:	b087      	sub	sp, #28
 80097f8:	0014      	movs	r4, r2
 80097fa:	f7ff ffdb 	bl	80097b4 <__mcmp>
 80097fe:	1e05      	subs	r5, r0, #0
 8009800:	d110      	bne.n	8009824 <__mdiff+0x38>
 8009802:	0001      	movs	r1, r0
 8009804:	0038      	movs	r0, r7
 8009806:	f7ff fd03 	bl	8009210 <_Balloc>
 800980a:	1e02      	subs	r2, r0, #0
 800980c:	d104      	bne.n	8009818 <__mdiff+0x2c>
 800980e:	4b3f      	ldr	r3, [pc, #252]	; (800990c <__mdiff+0x120>)
 8009810:	483f      	ldr	r0, [pc, #252]	; (8009910 <__mdiff+0x124>)
 8009812:	4940      	ldr	r1, [pc, #256]	; (8009914 <__mdiff+0x128>)
 8009814:	f000 fbee 	bl	8009ff4 <__assert_func>
 8009818:	2301      	movs	r3, #1
 800981a:	6145      	str	r5, [r0, #20]
 800981c:	6103      	str	r3, [r0, #16]
 800981e:	0010      	movs	r0, r2
 8009820:	b007      	add	sp, #28
 8009822:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009824:	2301      	movs	r3, #1
 8009826:	9301      	str	r3, [sp, #4]
 8009828:	2800      	cmp	r0, #0
 800982a:	db04      	blt.n	8009836 <__mdiff+0x4a>
 800982c:	0023      	movs	r3, r4
 800982e:	0034      	movs	r4, r6
 8009830:	001e      	movs	r6, r3
 8009832:	2300      	movs	r3, #0
 8009834:	9301      	str	r3, [sp, #4]
 8009836:	0038      	movs	r0, r7
 8009838:	6861      	ldr	r1, [r4, #4]
 800983a:	f7ff fce9 	bl	8009210 <_Balloc>
 800983e:	1e02      	subs	r2, r0, #0
 8009840:	d103      	bne.n	800984a <__mdiff+0x5e>
 8009842:	4b32      	ldr	r3, [pc, #200]	; (800990c <__mdiff+0x120>)
 8009844:	4832      	ldr	r0, [pc, #200]	; (8009910 <__mdiff+0x124>)
 8009846:	4934      	ldr	r1, [pc, #208]	; (8009918 <__mdiff+0x12c>)
 8009848:	e7e4      	b.n	8009814 <__mdiff+0x28>
 800984a:	9b01      	ldr	r3, [sp, #4]
 800984c:	2700      	movs	r7, #0
 800984e:	60c3      	str	r3, [r0, #12]
 8009850:	6920      	ldr	r0, [r4, #16]
 8009852:	3414      	adds	r4, #20
 8009854:	0083      	lsls	r3, r0, #2
 8009856:	18e3      	adds	r3, r4, r3
 8009858:	0021      	movs	r1, r4
 800985a:	9401      	str	r4, [sp, #4]
 800985c:	0034      	movs	r4, r6
 800985e:	9302      	str	r3, [sp, #8]
 8009860:	6933      	ldr	r3, [r6, #16]
 8009862:	3414      	adds	r4, #20
 8009864:	009b      	lsls	r3, r3, #2
 8009866:	18e3      	adds	r3, r4, r3
 8009868:	9303      	str	r3, [sp, #12]
 800986a:	0013      	movs	r3, r2
 800986c:	3314      	adds	r3, #20
 800986e:	469c      	mov	ip, r3
 8009870:	9305      	str	r3, [sp, #20]
 8009872:	9104      	str	r1, [sp, #16]
 8009874:	9b04      	ldr	r3, [sp, #16]
 8009876:	cc02      	ldmia	r4!, {r1}
 8009878:	cb20      	ldmia	r3!, {r5}
 800987a:	9304      	str	r3, [sp, #16]
 800987c:	b2ab      	uxth	r3, r5
 800987e:	19df      	adds	r7, r3, r7
 8009880:	b28b      	uxth	r3, r1
 8009882:	1afb      	subs	r3, r7, r3
 8009884:	0c09      	lsrs	r1, r1, #16
 8009886:	0c2d      	lsrs	r5, r5, #16
 8009888:	1a6d      	subs	r5, r5, r1
 800988a:	1419      	asrs	r1, r3, #16
 800988c:	1869      	adds	r1, r5, r1
 800988e:	b29b      	uxth	r3, r3
 8009890:	140f      	asrs	r7, r1, #16
 8009892:	0409      	lsls	r1, r1, #16
 8009894:	4319      	orrs	r1, r3
 8009896:	4663      	mov	r3, ip
 8009898:	c302      	stmia	r3!, {r1}
 800989a:	469c      	mov	ip, r3
 800989c:	9b03      	ldr	r3, [sp, #12]
 800989e:	42a3      	cmp	r3, r4
 80098a0:	d8e8      	bhi.n	8009874 <__mdiff+0x88>
 80098a2:	0031      	movs	r1, r6
 80098a4:	9c03      	ldr	r4, [sp, #12]
 80098a6:	3115      	adds	r1, #21
 80098a8:	2304      	movs	r3, #4
 80098aa:	428c      	cmp	r4, r1
 80098ac:	d304      	bcc.n	80098b8 <__mdiff+0xcc>
 80098ae:	1ba3      	subs	r3, r4, r6
 80098b0:	3b15      	subs	r3, #21
 80098b2:	089b      	lsrs	r3, r3, #2
 80098b4:	3301      	adds	r3, #1
 80098b6:	009b      	lsls	r3, r3, #2
 80098b8:	9901      	ldr	r1, [sp, #4]
 80098ba:	18cd      	adds	r5, r1, r3
 80098bc:	9905      	ldr	r1, [sp, #20]
 80098be:	002e      	movs	r6, r5
 80098c0:	18cb      	adds	r3, r1, r3
 80098c2:	469c      	mov	ip, r3
 80098c4:	9902      	ldr	r1, [sp, #8]
 80098c6:	428e      	cmp	r6, r1
 80098c8:	d310      	bcc.n	80098ec <__mdiff+0x100>
 80098ca:	9e02      	ldr	r6, [sp, #8]
 80098cc:	1ee9      	subs	r1, r5, #3
 80098ce:	2400      	movs	r4, #0
 80098d0:	428e      	cmp	r6, r1
 80098d2:	d304      	bcc.n	80098de <__mdiff+0xf2>
 80098d4:	0031      	movs	r1, r6
 80098d6:	3103      	adds	r1, #3
 80098d8:	1b49      	subs	r1, r1, r5
 80098da:	0889      	lsrs	r1, r1, #2
 80098dc:	008c      	lsls	r4, r1, #2
 80098de:	191b      	adds	r3, r3, r4
 80098e0:	3b04      	subs	r3, #4
 80098e2:	6819      	ldr	r1, [r3, #0]
 80098e4:	2900      	cmp	r1, #0
 80098e6:	d00f      	beq.n	8009908 <__mdiff+0x11c>
 80098e8:	6110      	str	r0, [r2, #16]
 80098ea:	e798      	b.n	800981e <__mdiff+0x32>
 80098ec:	ce02      	ldmia	r6!, {r1}
 80098ee:	b28c      	uxth	r4, r1
 80098f0:	19e4      	adds	r4, r4, r7
 80098f2:	0c0f      	lsrs	r7, r1, #16
 80098f4:	1421      	asrs	r1, r4, #16
 80098f6:	1879      	adds	r1, r7, r1
 80098f8:	b2a4      	uxth	r4, r4
 80098fa:	140f      	asrs	r7, r1, #16
 80098fc:	0409      	lsls	r1, r1, #16
 80098fe:	4321      	orrs	r1, r4
 8009900:	4664      	mov	r4, ip
 8009902:	c402      	stmia	r4!, {r1}
 8009904:	46a4      	mov	ip, r4
 8009906:	e7dd      	b.n	80098c4 <__mdiff+0xd8>
 8009908:	3801      	subs	r0, #1
 800990a:	e7e9      	b.n	80098e0 <__mdiff+0xf4>
 800990c:	0800aa0e 	.word	0x0800aa0e
 8009910:	0800aa7f 	.word	0x0800aa7f
 8009914:	00000237 	.word	0x00000237
 8009918:	00000245 	.word	0x00000245

0800991c <__ulp>:
 800991c:	2000      	movs	r0, #0
 800991e:	4b0b      	ldr	r3, [pc, #44]	; (800994c <__ulp+0x30>)
 8009920:	4019      	ands	r1, r3
 8009922:	4b0b      	ldr	r3, [pc, #44]	; (8009950 <__ulp+0x34>)
 8009924:	18c9      	adds	r1, r1, r3
 8009926:	4281      	cmp	r1, r0
 8009928:	dc06      	bgt.n	8009938 <__ulp+0x1c>
 800992a:	4249      	negs	r1, r1
 800992c:	150b      	asrs	r3, r1, #20
 800992e:	2b13      	cmp	r3, #19
 8009930:	dc03      	bgt.n	800993a <__ulp+0x1e>
 8009932:	2180      	movs	r1, #128	; 0x80
 8009934:	0309      	lsls	r1, r1, #12
 8009936:	4119      	asrs	r1, r3
 8009938:	4770      	bx	lr
 800993a:	3b14      	subs	r3, #20
 800993c:	2001      	movs	r0, #1
 800993e:	2b1e      	cmp	r3, #30
 8009940:	dc02      	bgt.n	8009948 <__ulp+0x2c>
 8009942:	2080      	movs	r0, #128	; 0x80
 8009944:	0600      	lsls	r0, r0, #24
 8009946:	40d8      	lsrs	r0, r3
 8009948:	2100      	movs	r1, #0
 800994a:	e7f5      	b.n	8009938 <__ulp+0x1c>
 800994c:	7ff00000 	.word	0x7ff00000
 8009950:	fcc00000 	.word	0xfcc00000

08009954 <__b2d>:
 8009954:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009956:	0006      	movs	r6, r0
 8009958:	6903      	ldr	r3, [r0, #16]
 800995a:	3614      	adds	r6, #20
 800995c:	009b      	lsls	r3, r3, #2
 800995e:	18f3      	adds	r3, r6, r3
 8009960:	1f1d      	subs	r5, r3, #4
 8009962:	682c      	ldr	r4, [r5, #0]
 8009964:	000f      	movs	r7, r1
 8009966:	0020      	movs	r0, r4
 8009968:	9301      	str	r3, [sp, #4]
 800996a:	f7ff fd49 	bl	8009400 <__hi0bits>
 800996e:	2220      	movs	r2, #32
 8009970:	1a12      	subs	r2, r2, r0
 8009972:	603a      	str	r2, [r7, #0]
 8009974:	0003      	movs	r3, r0
 8009976:	4a1c      	ldr	r2, [pc, #112]	; (80099e8 <__b2d+0x94>)
 8009978:	280a      	cmp	r0, #10
 800997a:	dc15      	bgt.n	80099a8 <__b2d+0x54>
 800997c:	210b      	movs	r1, #11
 800997e:	0027      	movs	r7, r4
 8009980:	1a09      	subs	r1, r1, r0
 8009982:	40cf      	lsrs	r7, r1
 8009984:	433a      	orrs	r2, r7
 8009986:	468c      	mov	ip, r1
 8009988:	0011      	movs	r1, r2
 800998a:	2200      	movs	r2, #0
 800998c:	42ae      	cmp	r6, r5
 800998e:	d202      	bcs.n	8009996 <__b2d+0x42>
 8009990:	9a01      	ldr	r2, [sp, #4]
 8009992:	3a08      	subs	r2, #8
 8009994:	6812      	ldr	r2, [r2, #0]
 8009996:	3315      	adds	r3, #21
 8009998:	409c      	lsls	r4, r3
 800999a:	4663      	mov	r3, ip
 800999c:	0027      	movs	r7, r4
 800999e:	40da      	lsrs	r2, r3
 80099a0:	4317      	orrs	r7, r2
 80099a2:	0038      	movs	r0, r7
 80099a4:	b003      	add	sp, #12
 80099a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099a8:	2700      	movs	r7, #0
 80099aa:	42ae      	cmp	r6, r5
 80099ac:	d202      	bcs.n	80099b4 <__b2d+0x60>
 80099ae:	9d01      	ldr	r5, [sp, #4]
 80099b0:	3d08      	subs	r5, #8
 80099b2:	682f      	ldr	r7, [r5, #0]
 80099b4:	210b      	movs	r1, #11
 80099b6:	4249      	negs	r1, r1
 80099b8:	468c      	mov	ip, r1
 80099ba:	449c      	add	ip, r3
 80099bc:	2b0b      	cmp	r3, #11
 80099be:	d010      	beq.n	80099e2 <__b2d+0x8e>
 80099c0:	4661      	mov	r1, ip
 80099c2:	2320      	movs	r3, #32
 80099c4:	408c      	lsls	r4, r1
 80099c6:	1a5b      	subs	r3, r3, r1
 80099c8:	0039      	movs	r1, r7
 80099ca:	40d9      	lsrs	r1, r3
 80099cc:	430c      	orrs	r4, r1
 80099ce:	4322      	orrs	r2, r4
 80099d0:	0011      	movs	r1, r2
 80099d2:	2200      	movs	r2, #0
 80099d4:	42b5      	cmp	r5, r6
 80099d6:	d901      	bls.n	80099dc <__b2d+0x88>
 80099d8:	3d04      	subs	r5, #4
 80099da:	682a      	ldr	r2, [r5, #0]
 80099dc:	4664      	mov	r4, ip
 80099de:	40a7      	lsls	r7, r4
 80099e0:	e7dd      	b.n	800999e <__b2d+0x4a>
 80099e2:	4322      	orrs	r2, r4
 80099e4:	0011      	movs	r1, r2
 80099e6:	e7dc      	b.n	80099a2 <__b2d+0x4e>
 80099e8:	3ff00000 	.word	0x3ff00000

080099ec <__d2b>:
 80099ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099ee:	2101      	movs	r1, #1
 80099f0:	0014      	movs	r4, r2
 80099f2:	001d      	movs	r5, r3
 80099f4:	9f08      	ldr	r7, [sp, #32]
 80099f6:	f7ff fc0b 	bl	8009210 <_Balloc>
 80099fa:	1e06      	subs	r6, r0, #0
 80099fc:	d105      	bne.n	8009a0a <__d2b+0x1e>
 80099fe:	0032      	movs	r2, r6
 8009a00:	4b24      	ldr	r3, [pc, #144]	; (8009a94 <__d2b+0xa8>)
 8009a02:	4825      	ldr	r0, [pc, #148]	; (8009a98 <__d2b+0xac>)
 8009a04:	4925      	ldr	r1, [pc, #148]	; (8009a9c <__d2b+0xb0>)
 8009a06:	f000 faf5 	bl	8009ff4 <__assert_func>
 8009a0a:	032b      	lsls	r3, r5, #12
 8009a0c:	006d      	lsls	r5, r5, #1
 8009a0e:	0b1b      	lsrs	r3, r3, #12
 8009a10:	0d6d      	lsrs	r5, r5, #21
 8009a12:	d125      	bne.n	8009a60 <__d2b+0x74>
 8009a14:	9301      	str	r3, [sp, #4]
 8009a16:	2c00      	cmp	r4, #0
 8009a18:	d028      	beq.n	8009a6c <__d2b+0x80>
 8009a1a:	4668      	mov	r0, sp
 8009a1c:	9400      	str	r4, [sp, #0]
 8009a1e:	f7ff fd09 	bl	8009434 <__lo0bits>
 8009a22:	9b01      	ldr	r3, [sp, #4]
 8009a24:	9900      	ldr	r1, [sp, #0]
 8009a26:	2800      	cmp	r0, #0
 8009a28:	d01e      	beq.n	8009a68 <__d2b+0x7c>
 8009a2a:	2220      	movs	r2, #32
 8009a2c:	001c      	movs	r4, r3
 8009a2e:	1a12      	subs	r2, r2, r0
 8009a30:	4094      	lsls	r4, r2
 8009a32:	0022      	movs	r2, r4
 8009a34:	40c3      	lsrs	r3, r0
 8009a36:	430a      	orrs	r2, r1
 8009a38:	6172      	str	r2, [r6, #20]
 8009a3a:	9301      	str	r3, [sp, #4]
 8009a3c:	9c01      	ldr	r4, [sp, #4]
 8009a3e:	61b4      	str	r4, [r6, #24]
 8009a40:	1e63      	subs	r3, r4, #1
 8009a42:	419c      	sbcs	r4, r3
 8009a44:	3401      	adds	r4, #1
 8009a46:	6134      	str	r4, [r6, #16]
 8009a48:	2d00      	cmp	r5, #0
 8009a4a:	d017      	beq.n	8009a7c <__d2b+0x90>
 8009a4c:	2435      	movs	r4, #53	; 0x35
 8009a4e:	4b14      	ldr	r3, [pc, #80]	; (8009aa0 <__d2b+0xb4>)
 8009a50:	18ed      	adds	r5, r5, r3
 8009a52:	182d      	adds	r5, r5, r0
 8009a54:	603d      	str	r5, [r7, #0]
 8009a56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a58:	1a24      	subs	r4, r4, r0
 8009a5a:	601c      	str	r4, [r3, #0]
 8009a5c:	0030      	movs	r0, r6
 8009a5e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009a60:	2280      	movs	r2, #128	; 0x80
 8009a62:	0352      	lsls	r2, r2, #13
 8009a64:	4313      	orrs	r3, r2
 8009a66:	e7d5      	b.n	8009a14 <__d2b+0x28>
 8009a68:	6171      	str	r1, [r6, #20]
 8009a6a:	e7e7      	b.n	8009a3c <__d2b+0x50>
 8009a6c:	a801      	add	r0, sp, #4
 8009a6e:	f7ff fce1 	bl	8009434 <__lo0bits>
 8009a72:	9b01      	ldr	r3, [sp, #4]
 8009a74:	2401      	movs	r4, #1
 8009a76:	6173      	str	r3, [r6, #20]
 8009a78:	3020      	adds	r0, #32
 8009a7a:	e7e4      	b.n	8009a46 <__d2b+0x5a>
 8009a7c:	4b09      	ldr	r3, [pc, #36]	; (8009aa4 <__d2b+0xb8>)
 8009a7e:	18c0      	adds	r0, r0, r3
 8009a80:	4b09      	ldr	r3, [pc, #36]	; (8009aa8 <__d2b+0xbc>)
 8009a82:	6038      	str	r0, [r7, #0]
 8009a84:	18e3      	adds	r3, r4, r3
 8009a86:	009b      	lsls	r3, r3, #2
 8009a88:	18f3      	adds	r3, r6, r3
 8009a8a:	6958      	ldr	r0, [r3, #20]
 8009a8c:	f7ff fcb8 	bl	8009400 <__hi0bits>
 8009a90:	0164      	lsls	r4, r4, #5
 8009a92:	e7e0      	b.n	8009a56 <__d2b+0x6a>
 8009a94:	0800aa0e 	.word	0x0800aa0e
 8009a98:	0800aa7f 	.word	0x0800aa7f
 8009a9c:	0000030f 	.word	0x0000030f
 8009aa0:	fffffbcd 	.word	0xfffffbcd
 8009aa4:	fffffbce 	.word	0xfffffbce
 8009aa8:	3fffffff 	.word	0x3fffffff

08009aac <__ratio>:
 8009aac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009aae:	b087      	sub	sp, #28
 8009ab0:	000f      	movs	r7, r1
 8009ab2:	a904      	add	r1, sp, #16
 8009ab4:	0006      	movs	r6, r0
 8009ab6:	f7ff ff4d 	bl	8009954 <__b2d>
 8009aba:	9000      	str	r0, [sp, #0]
 8009abc:	9101      	str	r1, [sp, #4]
 8009abe:	9c00      	ldr	r4, [sp, #0]
 8009ac0:	9d01      	ldr	r5, [sp, #4]
 8009ac2:	0038      	movs	r0, r7
 8009ac4:	a905      	add	r1, sp, #20
 8009ac6:	f7ff ff45 	bl	8009954 <__b2d>
 8009aca:	9002      	str	r0, [sp, #8]
 8009acc:	9103      	str	r1, [sp, #12]
 8009ace:	9a02      	ldr	r2, [sp, #8]
 8009ad0:	9b03      	ldr	r3, [sp, #12]
 8009ad2:	6930      	ldr	r0, [r6, #16]
 8009ad4:	6939      	ldr	r1, [r7, #16]
 8009ad6:	9e04      	ldr	r6, [sp, #16]
 8009ad8:	1a40      	subs	r0, r0, r1
 8009ada:	9905      	ldr	r1, [sp, #20]
 8009adc:	0140      	lsls	r0, r0, #5
 8009ade:	1a71      	subs	r1, r6, r1
 8009ae0:	1841      	adds	r1, r0, r1
 8009ae2:	0508      	lsls	r0, r1, #20
 8009ae4:	2900      	cmp	r1, #0
 8009ae6:	dd07      	ble.n	8009af8 <__ratio+0x4c>
 8009ae8:	9901      	ldr	r1, [sp, #4]
 8009aea:	1845      	adds	r5, r0, r1
 8009aec:	0020      	movs	r0, r4
 8009aee:	0029      	movs	r1, r5
 8009af0:	f7f7 f994 	bl	8000e1c <__aeabi_ddiv>
 8009af4:	b007      	add	sp, #28
 8009af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009af8:	9903      	ldr	r1, [sp, #12]
 8009afa:	1a0b      	subs	r3, r1, r0
 8009afc:	e7f6      	b.n	8009aec <__ratio+0x40>

08009afe <__copybits>:
 8009afe:	b570      	push	{r4, r5, r6, lr}
 8009b00:	0014      	movs	r4, r2
 8009b02:	0005      	movs	r5, r0
 8009b04:	3901      	subs	r1, #1
 8009b06:	6913      	ldr	r3, [r2, #16]
 8009b08:	1149      	asrs	r1, r1, #5
 8009b0a:	3101      	adds	r1, #1
 8009b0c:	0089      	lsls	r1, r1, #2
 8009b0e:	3414      	adds	r4, #20
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	1841      	adds	r1, r0, r1
 8009b14:	18e3      	adds	r3, r4, r3
 8009b16:	42a3      	cmp	r3, r4
 8009b18:	d80d      	bhi.n	8009b36 <__copybits+0x38>
 8009b1a:	0014      	movs	r4, r2
 8009b1c:	3411      	adds	r4, #17
 8009b1e:	2500      	movs	r5, #0
 8009b20:	429c      	cmp	r4, r3
 8009b22:	d803      	bhi.n	8009b2c <__copybits+0x2e>
 8009b24:	1a9b      	subs	r3, r3, r2
 8009b26:	3b11      	subs	r3, #17
 8009b28:	089b      	lsrs	r3, r3, #2
 8009b2a:	009d      	lsls	r5, r3, #2
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	1940      	adds	r0, r0, r5
 8009b30:	4281      	cmp	r1, r0
 8009b32:	d803      	bhi.n	8009b3c <__copybits+0x3e>
 8009b34:	bd70      	pop	{r4, r5, r6, pc}
 8009b36:	cc40      	ldmia	r4!, {r6}
 8009b38:	c540      	stmia	r5!, {r6}
 8009b3a:	e7ec      	b.n	8009b16 <__copybits+0x18>
 8009b3c:	c008      	stmia	r0!, {r3}
 8009b3e:	e7f7      	b.n	8009b30 <__copybits+0x32>

08009b40 <__any_on>:
 8009b40:	0002      	movs	r2, r0
 8009b42:	6900      	ldr	r0, [r0, #16]
 8009b44:	b510      	push	{r4, lr}
 8009b46:	3214      	adds	r2, #20
 8009b48:	114b      	asrs	r3, r1, #5
 8009b4a:	4298      	cmp	r0, r3
 8009b4c:	db13      	blt.n	8009b76 <__any_on+0x36>
 8009b4e:	dd0c      	ble.n	8009b6a <__any_on+0x2a>
 8009b50:	241f      	movs	r4, #31
 8009b52:	0008      	movs	r0, r1
 8009b54:	4020      	ands	r0, r4
 8009b56:	4221      	tst	r1, r4
 8009b58:	d007      	beq.n	8009b6a <__any_on+0x2a>
 8009b5a:	0099      	lsls	r1, r3, #2
 8009b5c:	588c      	ldr	r4, [r1, r2]
 8009b5e:	0021      	movs	r1, r4
 8009b60:	40c1      	lsrs	r1, r0
 8009b62:	4081      	lsls	r1, r0
 8009b64:	2001      	movs	r0, #1
 8009b66:	428c      	cmp	r4, r1
 8009b68:	d104      	bne.n	8009b74 <__any_on+0x34>
 8009b6a:	009b      	lsls	r3, r3, #2
 8009b6c:	18d3      	adds	r3, r2, r3
 8009b6e:	4293      	cmp	r3, r2
 8009b70:	d803      	bhi.n	8009b7a <__any_on+0x3a>
 8009b72:	2000      	movs	r0, #0
 8009b74:	bd10      	pop	{r4, pc}
 8009b76:	0003      	movs	r3, r0
 8009b78:	e7f7      	b.n	8009b6a <__any_on+0x2a>
 8009b7a:	3b04      	subs	r3, #4
 8009b7c:	6819      	ldr	r1, [r3, #0]
 8009b7e:	2900      	cmp	r1, #0
 8009b80:	d0f5      	beq.n	8009b6e <__any_on+0x2e>
 8009b82:	2001      	movs	r0, #1
 8009b84:	e7f6      	b.n	8009b74 <__any_on+0x34>

08009b86 <__ascii_wctomb>:
 8009b86:	0003      	movs	r3, r0
 8009b88:	1e08      	subs	r0, r1, #0
 8009b8a:	d005      	beq.n	8009b98 <__ascii_wctomb+0x12>
 8009b8c:	2aff      	cmp	r2, #255	; 0xff
 8009b8e:	d904      	bls.n	8009b9a <__ascii_wctomb+0x14>
 8009b90:	228a      	movs	r2, #138	; 0x8a
 8009b92:	2001      	movs	r0, #1
 8009b94:	601a      	str	r2, [r3, #0]
 8009b96:	4240      	negs	r0, r0
 8009b98:	4770      	bx	lr
 8009b9a:	2001      	movs	r0, #1
 8009b9c:	700a      	strb	r2, [r1, #0]
 8009b9e:	e7fb      	b.n	8009b98 <__ascii_wctomb+0x12>

08009ba0 <__ssputs_r>:
 8009ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ba2:	b085      	sub	sp, #20
 8009ba4:	9301      	str	r3, [sp, #4]
 8009ba6:	9203      	str	r2, [sp, #12]
 8009ba8:	688e      	ldr	r6, [r1, #8]
 8009baa:	9a01      	ldr	r2, [sp, #4]
 8009bac:	0007      	movs	r7, r0
 8009bae:	000c      	movs	r4, r1
 8009bb0:	680b      	ldr	r3, [r1, #0]
 8009bb2:	4296      	cmp	r6, r2
 8009bb4:	d831      	bhi.n	8009c1a <__ssputs_r+0x7a>
 8009bb6:	898a      	ldrh	r2, [r1, #12]
 8009bb8:	2190      	movs	r1, #144	; 0x90
 8009bba:	00c9      	lsls	r1, r1, #3
 8009bbc:	420a      	tst	r2, r1
 8009bbe:	d029      	beq.n	8009c14 <__ssputs_r+0x74>
 8009bc0:	2003      	movs	r0, #3
 8009bc2:	6921      	ldr	r1, [r4, #16]
 8009bc4:	1a5b      	subs	r3, r3, r1
 8009bc6:	9302      	str	r3, [sp, #8]
 8009bc8:	6963      	ldr	r3, [r4, #20]
 8009bca:	4343      	muls	r3, r0
 8009bcc:	0fdd      	lsrs	r5, r3, #31
 8009bce:	18ed      	adds	r5, r5, r3
 8009bd0:	9b01      	ldr	r3, [sp, #4]
 8009bd2:	9802      	ldr	r0, [sp, #8]
 8009bd4:	3301      	adds	r3, #1
 8009bd6:	181b      	adds	r3, r3, r0
 8009bd8:	106d      	asrs	r5, r5, #1
 8009bda:	42ab      	cmp	r3, r5
 8009bdc:	d900      	bls.n	8009be0 <__ssputs_r+0x40>
 8009bde:	001d      	movs	r5, r3
 8009be0:	0552      	lsls	r2, r2, #21
 8009be2:	d529      	bpl.n	8009c38 <__ssputs_r+0x98>
 8009be4:	0029      	movs	r1, r5
 8009be6:	0038      	movs	r0, r7
 8009be8:	f7fc f8f6 	bl	8005dd8 <_malloc_r>
 8009bec:	1e06      	subs	r6, r0, #0
 8009bee:	d02d      	beq.n	8009c4c <__ssputs_r+0xac>
 8009bf0:	9a02      	ldr	r2, [sp, #8]
 8009bf2:	6921      	ldr	r1, [r4, #16]
 8009bf4:	f7fe f8a2 	bl	8007d3c <memcpy>
 8009bf8:	89a2      	ldrh	r2, [r4, #12]
 8009bfa:	4b19      	ldr	r3, [pc, #100]	; (8009c60 <__ssputs_r+0xc0>)
 8009bfc:	401a      	ands	r2, r3
 8009bfe:	2380      	movs	r3, #128	; 0x80
 8009c00:	4313      	orrs	r3, r2
 8009c02:	81a3      	strh	r3, [r4, #12]
 8009c04:	9b02      	ldr	r3, [sp, #8]
 8009c06:	6126      	str	r6, [r4, #16]
 8009c08:	18f6      	adds	r6, r6, r3
 8009c0a:	6026      	str	r6, [r4, #0]
 8009c0c:	6165      	str	r5, [r4, #20]
 8009c0e:	9e01      	ldr	r6, [sp, #4]
 8009c10:	1aed      	subs	r5, r5, r3
 8009c12:	60a5      	str	r5, [r4, #8]
 8009c14:	9b01      	ldr	r3, [sp, #4]
 8009c16:	429e      	cmp	r6, r3
 8009c18:	d900      	bls.n	8009c1c <__ssputs_r+0x7c>
 8009c1a:	9e01      	ldr	r6, [sp, #4]
 8009c1c:	0032      	movs	r2, r6
 8009c1e:	9903      	ldr	r1, [sp, #12]
 8009c20:	6820      	ldr	r0, [r4, #0]
 8009c22:	f000 f9d4 	bl	8009fce <memmove>
 8009c26:	2000      	movs	r0, #0
 8009c28:	68a3      	ldr	r3, [r4, #8]
 8009c2a:	1b9b      	subs	r3, r3, r6
 8009c2c:	60a3      	str	r3, [r4, #8]
 8009c2e:	6823      	ldr	r3, [r4, #0]
 8009c30:	199b      	adds	r3, r3, r6
 8009c32:	6023      	str	r3, [r4, #0]
 8009c34:	b005      	add	sp, #20
 8009c36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c38:	002a      	movs	r2, r5
 8009c3a:	0038      	movs	r0, r7
 8009c3c:	f000 fa25 	bl	800a08a <_realloc_r>
 8009c40:	1e06      	subs	r6, r0, #0
 8009c42:	d1df      	bne.n	8009c04 <__ssputs_r+0x64>
 8009c44:	0038      	movs	r0, r7
 8009c46:	6921      	ldr	r1, [r4, #16]
 8009c48:	f7fe ff2a 	bl	8008aa0 <_free_r>
 8009c4c:	230c      	movs	r3, #12
 8009c4e:	2001      	movs	r0, #1
 8009c50:	603b      	str	r3, [r7, #0]
 8009c52:	89a2      	ldrh	r2, [r4, #12]
 8009c54:	3334      	adds	r3, #52	; 0x34
 8009c56:	4313      	orrs	r3, r2
 8009c58:	81a3      	strh	r3, [r4, #12]
 8009c5a:	4240      	negs	r0, r0
 8009c5c:	e7ea      	b.n	8009c34 <__ssputs_r+0x94>
 8009c5e:	46c0      	nop			; (mov r8, r8)
 8009c60:	fffffb7f 	.word	0xfffffb7f

08009c64 <_svfiprintf_r>:
 8009c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c66:	b0a1      	sub	sp, #132	; 0x84
 8009c68:	9003      	str	r0, [sp, #12]
 8009c6a:	001d      	movs	r5, r3
 8009c6c:	898b      	ldrh	r3, [r1, #12]
 8009c6e:	000f      	movs	r7, r1
 8009c70:	0016      	movs	r6, r2
 8009c72:	061b      	lsls	r3, r3, #24
 8009c74:	d511      	bpl.n	8009c9a <_svfiprintf_r+0x36>
 8009c76:	690b      	ldr	r3, [r1, #16]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d10e      	bne.n	8009c9a <_svfiprintf_r+0x36>
 8009c7c:	2140      	movs	r1, #64	; 0x40
 8009c7e:	f7fc f8ab 	bl	8005dd8 <_malloc_r>
 8009c82:	6038      	str	r0, [r7, #0]
 8009c84:	6138      	str	r0, [r7, #16]
 8009c86:	2800      	cmp	r0, #0
 8009c88:	d105      	bne.n	8009c96 <_svfiprintf_r+0x32>
 8009c8a:	230c      	movs	r3, #12
 8009c8c:	9a03      	ldr	r2, [sp, #12]
 8009c8e:	3801      	subs	r0, #1
 8009c90:	6013      	str	r3, [r2, #0]
 8009c92:	b021      	add	sp, #132	; 0x84
 8009c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c96:	2340      	movs	r3, #64	; 0x40
 8009c98:	617b      	str	r3, [r7, #20]
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	ac08      	add	r4, sp, #32
 8009c9e:	6163      	str	r3, [r4, #20]
 8009ca0:	3320      	adds	r3, #32
 8009ca2:	7663      	strb	r3, [r4, #25]
 8009ca4:	3310      	adds	r3, #16
 8009ca6:	76a3      	strb	r3, [r4, #26]
 8009ca8:	9507      	str	r5, [sp, #28]
 8009caa:	0035      	movs	r5, r6
 8009cac:	782b      	ldrb	r3, [r5, #0]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d001      	beq.n	8009cb6 <_svfiprintf_r+0x52>
 8009cb2:	2b25      	cmp	r3, #37	; 0x25
 8009cb4:	d148      	bne.n	8009d48 <_svfiprintf_r+0xe4>
 8009cb6:	1bab      	subs	r3, r5, r6
 8009cb8:	9305      	str	r3, [sp, #20]
 8009cba:	42b5      	cmp	r5, r6
 8009cbc:	d00b      	beq.n	8009cd6 <_svfiprintf_r+0x72>
 8009cbe:	0032      	movs	r2, r6
 8009cc0:	0039      	movs	r1, r7
 8009cc2:	9803      	ldr	r0, [sp, #12]
 8009cc4:	f7ff ff6c 	bl	8009ba0 <__ssputs_r>
 8009cc8:	3001      	adds	r0, #1
 8009cca:	d100      	bne.n	8009cce <_svfiprintf_r+0x6a>
 8009ccc:	e0af      	b.n	8009e2e <_svfiprintf_r+0x1ca>
 8009cce:	6963      	ldr	r3, [r4, #20]
 8009cd0:	9a05      	ldr	r2, [sp, #20]
 8009cd2:	189b      	adds	r3, r3, r2
 8009cd4:	6163      	str	r3, [r4, #20]
 8009cd6:	782b      	ldrb	r3, [r5, #0]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d100      	bne.n	8009cde <_svfiprintf_r+0x7a>
 8009cdc:	e0a7      	b.n	8009e2e <_svfiprintf_r+0x1ca>
 8009cde:	2201      	movs	r2, #1
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	4252      	negs	r2, r2
 8009ce4:	6062      	str	r2, [r4, #4]
 8009ce6:	a904      	add	r1, sp, #16
 8009ce8:	3254      	adds	r2, #84	; 0x54
 8009cea:	1852      	adds	r2, r2, r1
 8009cec:	1c6e      	adds	r6, r5, #1
 8009cee:	6023      	str	r3, [r4, #0]
 8009cf0:	60e3      	str	r3, [r4, #12]
 8009cf2:	60a3      	str	r3, [r4, #8]
 8009cf4:	7013      	strb	r3, [r2, #0]
 8009cf6:	65a3      	str	r3, [r4, #88]	; 0x58
 8009cf8:	4b55      	ldr	r3, [pc, #340]	; (8009e50 <_svfiprintf_r+0x1ec>)
 8009cfa:	2205      	movs	r2, #5
 8009cfc:	0018      	movs	r0, r3
 8009cfe:	7831      	ldrb	r1, [r6, #0]
 8009d00:	9305      	str	r3, [sp, #20]
 8009d02:	f7fe f810 	bl	8007d26 <memchr>
 8009d06:	1c75      	adds	r5, r6, #1
 8009d08:	2800      	cmp	r0, #0
 8009d0a:	d11f      	bne.n	8009d4c <_svfiprintf_r+0xe8>
 8009d0c:	6822      	ldr	r2, [r4, #0]
 8009d0e:	06d3      	lsls	r3, r2, #27
 8009d10:	d504      	bpl.n	8009d1c <_svfiprintf_r+0xb8>
 8009d12:	2353      	movs	r3, #83	; 0x53
 8009d14:	a904      	add	r1, sp, #16
 8009d16:	185b      	adds	r3, r3, r1
 8009d18:	2120      	movs	r1, #32
 8009d1a:	7019      	strb	r1, [r3, #0]
 8009d1c:	0713      	lsls	r3, r2, #28
 8009d1e:	d504      	bpl.n	8009d2a <_svfiprintf_r+0xc6>
 8009d20:	2353      	movs	r3, #83	; 0x53
 8009d22:	a904      	add	r1, sp, #16
 8009d24:	185b      	adds	r3, r3, r1
 8009d26:	212b      	movs	r1, #43	; 0x2b
 8009d28:	7019      	strb	r1, [r3, #0]
 8009d2a:	7833      	ldrb	r3, [r6, #0]
 8009d2c:	2b2a      	cmp	r3, #42	; 0x2a
 8009d2e:	d016      	beq.n	8009d5e <_svfiprintf_r+0xfa>
 8009d30:	0035      	movs	r5, r6
 8009d32:	2100      	movs	r1, #0
 8009d34:	200a      	movs	r0, #10
 8009d36:	68e3      	ldr	r3, [r4, #12]
 8009d38:	782a      	ldrb	r2, [r5, #0]
 8009d3a:	1c6e      	adds	r6, r5, #1
 8009d3c:	3a30      	subs	r2, #48	; 0x30
 8009d3e:	2a09      	cmp	r2, #9
 8009d40:	d94e      	bls.n	8009de0 <_svfiprintf_r+0x17c>
 8009d42:	2900      	cmp	r1, #0
 8009d44:	d111      	bne.n	8009d6a <_svfiprintf_r+0x106>
 8009d46:	e017      	b.n	8009d78 <_svfiprintf_r+0x114>
 8009d48:	3501      	adds	r5, #1
 8009d4a:	e7af      	b.n	8009cac <_svfiprintf_r+0x48>
 8009d4c:	9b05      	ldr	r3, [sp, #20]
 8009d4e:	6822      	ldr	r2, [r4, #0]
 8009d50:	1ac0      	subs	r0, r0, r3
 8009d52:	2301      	movs	r3, #1
 8009d54:	4083      	lsls	r3, r0
 8009d56:	4313      	orrs	r3, r2
 8009d58:	002e      	movs	r6, r5
 8009d5a:	6023      	str	r3, [r4, #0]
 8009d5c:	e7cc      	b.n	8009cf8 <_svfiprintf_r+0x94>
 8009d5e:	9b07      	ldr	r3, [sp, #28]
 8009d60:	1d19      	adds	r1, r3, #4
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	9107      	str	r1, [sp, #28]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	db01      	blt.n	8009d6e <_svfiprintf_r+0x10a>
 8009d6a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d6c:	e004      	b.n	8009d78 <_svfiprintf_r+0x114>
 8009d6e:	425b      	negs	r3, r3
 8009d70:	60e3      	str	r3, [r4, #12]
 8009d72:	2302      	movs	r3, #2
 8009d74:	4313      	orrs	r3, r2
 8009d76:	6023      	str	r3, [r4, #0]
 8009d78:	782b      	ldrb	r3, [r5, #0]
 8009d7a:	2b2e      	cmp	r3, #46	; 0x2e
 8009d7c:	d10a      	bne.n	8009d94 <_svfiprintf_r+0x130>
 8009d7e:	786b      	ldrb	r3, [r5, #1]
 8009d80:	2b2a      	cmp	r3, #42	; 0x2a
 8009d82:	d135      	bne.n	8009df0 <_svfiprintf_r+0x18c>
 8009d84:	9b07      	ldr	r3, [sp, #28]
 8009d86:	3502      	adds	r5, #2
 8009d88:	1d1a      	adds	r2, r3, #4
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	9207      	str	r2, [sp, #28]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	db2b      	blt.n	8009dea <_svfiprintf_r+0x186>
 8009d92:	9309      	str	r3, [sp, #36]	; 0x24
 8009d94:	4e2f      	ldr	r6, [pc, #188]	; (8009e54 <_svfiprintf_r+0x1f0>)
 8009d96:	2203      	movs	r2, #3
 8009d98:	0030      	movs	r0, r6
 8009d9a:	7829      	ldrb	r1, [r5, #0]
 8009d9c:	f7fd ffc3 	bl	8007d26 <memchr>
 8009da0:	2800      	cmp	r0, #0
 8009da2:	d006      	beq.n	8009db2 <_svfiprintf_r+0x14e>
 8009da4:	2340      	movs	r3, #64	; 0x40
 8009da6:	1b80      	subs	r0, r0, r6
 8009da8:	4083      	lsls	r3, r0
 8009daa:	6822      	ldr	r2, [r4, #0]
 8009dac:	3501      	adds	r5, #1
 8009dae:	4313      	orrs	r3, r2
 8009db0:	6023      	str	r3, [r4, #0]
 8009db2:	7829      	ldrb	r1, [r5, #0]
 8009db4:	2206      	movs	r2, #6
 8009db6:	4828      	ldr	r0, [pc, #160]	; (8009e58 <_svfiprintf_r+0x1f4>)
 8009db8:	1c6e      	adds	r6, r5, #1
 8009dba:	7621      	strb	r1, [r4, #24]
 8009dbc:	f7fd ffb3 	bl	8007d26 <memchr>
 8009dc0:	2800      	cmp	r0, #0
 8009dc2:	d03c      	beq.n	8009e3e <_svfiprintf_r+0x1da>
 8009dc4:	4b25      	ldr	r3, [pc, #148]	; (8009e5c <_svfiprintf_r+0x1f8>)
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d125      	bne.n	8009e16 <_svfiprintf_r+0x1b2>
 8009dca:	2207      	movs	r2, #7
 8009dcc:	9b07      	ldr	r3, [sp, #28]
 8009dce:	3307      	adds	r3, #7
 8009dd0:	4393      	bics	r3, r2
 8009dd2:	3308      	adds	r3, #8
 8009dd4:	9307      	str	r3, [sp, #28]
 8009dd6:	6963      	ldr	r3, [r4, #20]
 8009dd8:	9a04      	ldr	r2, [sp, #16]
 8009dda:	189b      	adds	r3, r3, r2
 8009ddc:	6163      	str	r3, [r4, #20]
 8009dde:	e764      	b.n	8009caa <_svfiprintf_r+0x46>
 8009de0:	4343      	muls	r3, r0
 8009de2:	0035      	movs	r5, r6
 8009de4:	2101      	movs	r1, #1
 8009de6:	189b      	adds	r3, r3, r2
 8009de8:	e7a6      	b.n	8009d38 <_svfiprintf_r+0xd4>
 8009dea:	2301      	movs	r3, #1
 8009dec:	425b      	negs	r3, r3
 8009dee:	e7d0      	b.n	8009d92 <_svfiprintf_r+0x12e>
 8009df0:	2300      	movs	r3, #0
 8009df2:	200a      	movs	r0, #10
 8009df4:	001a      	movs	r2, r3
 8009df6:	3501      	adds	r5, #1
 8009df8:	6063      	str	r3, [r4, #4]
 8009dfa:	7829      	ldrb	r1, [r5, #0]
 8009dfc:	1c6e      	adds	r6, r5, #1
 8009dfe:	3930      	subs	r1, #48	; 0x30
 8009e00:	2909      	cmp	r1, #9
 8009e02:	d903      	bls.n	8009e0c <_svfiprintf_r+0x1a8>
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d0c5      	beq.n	8009d94 <_svfiprintf_r+0x130>
 8009e08:	9209      	str	r2, [sp, #36]	; 0x24
 8009e0a:	e7c3      	b.n	8009d94 <_svfiprintf_r+0x130>
 8009e0c:	4342      	muls	r2, r0
 8009e0e:	0035      	movs	r5, r6
 8009e10:	2301      	movs	r3, #1
 8009e12:	1852      	adds	r2, r2, r1
 8009e14:	e7f1      	b.n	8009dfa <_svfiprintf_r+0x196>
 8009e16:	aa07      	add	r2, sp, #28
 8009e18:	9200      	str	r2, [sp, #0]
 8009e1a:	0021      	movs	r1, r4
 8009e1c:	003a      	movs	r2, r7
 8009e1e:	4b10      	ldr	r3, [pc, #64]	; (8009e60 <_svfiprintf_r+0x1fc>)
 8009e20:	9803      	ldr	r0, [sp, #12]
 8009e22:	f7fc ffc7 	bl	8006db4 <_printf_float>
 8009e26:	9004      	str	r0, [sp, #16]
 8009e28:	9b04      	ldr	r3, [sp, #16]
 8009e2a:	3301      	adds	r3, #1
 8009e2c:	d1d3      	bne.n	8009dd6 <_svfiprintf_r+0x172>
 8009e2e:	89bb      	ldrh	r3, [r7, #12]
 8009e30:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009e32:	065b      	lsls	r3, r3, #25
 8009e34:	d400      	bmi.n	8009e38 <_svfiprintf_r+0x1d4>
 8009e36:	e72c      	b.n	8009c92 <_svfiprintf_r+0x2e>
 8009e38:	2001      	movs	r0, #1
 8009e3a:	4240      	negs	r0, r0
 8009e3c:	e729      	b.n	8009c92 <_svfiprintf_r+0x2e>
 8009e3e:	aa07      	add	r2, sp, #28
 8009e40:	9200      	str	r2, [sp, #0]
 8009e42:	0021      	movs	r1, r4
 8009e44:	003a      	movs	r2, r7
 8009e46:	4b06      	ldr	r3, [pc, #24]	; (8009e60 <_svfiprintf_r+0x1fc>)
 8009e48:	9803      	ldr	r0, [sp, #12]
 8009e4a:	f7fd fa79 	bl	8007340 <_printf_i>
 8009e4e:	e7ea      	b.n	8009e26 <_svfiprintf_r+0x1c2>
 8009e50:	0800abd4 	.word	0x0800abd4
 8009e54:	0800abda 	.word	0x0800abda
 8009e58:	0800abde 	.word	0x0800abde
 8009e5c:	08006db5 	.word	0x08006db5
 8009e60:	08009ba1 	.word	0x08009ba1

08009e64 <__sflush_r>:
 8009e64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e66:	898b      	ldrh	r3, [r1, #12]
 8009e68:	0005      	movs	r5, r0
 8009e6a:	000c      	movs	r4, r1
 8009e6c:	071a      	lsls	r2, r3, #28
 8009e6e:	d45c      	bmi.n	8009f2a <__sflush_r+0xc6>
 8009e70:	684a      	ldr	r2, [r1, #4]
 8009e72:	2a00      	cmp	r2, #0
 8009e74:	dc04      	bgt.n	8009e80 <__sflush_r+0x1c>
 8009e76:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8009e78:	2a00      	cmp	r2, #0
 8009e7a:	dc01      	bgt.n	8009e80 <__sflush_r+0x1c>
 8009e7c:	2000      	movs	r0, #0
 8009e7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009e80:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8009e82:	2f00      	cmp	r7, #0
 8009e84:	d0fa      	beq.n	8009e7c <__sflush_r+0x18>
 8009e86:	2200      	movs	r2, #0
 8009e88:	2080      	movs	r0, #128	; 0x80
 8009e8a:	682e      	ldr	r6, [r5, #0]
 8009e8c:	602a      	str	r2, [r5, #0]
 8009e8e:	001a      	movs	r2, r3
 8009e90:	0140      	lsls	r0, r0, #5
 8009e92:	6a21      	ldr	r1, [r4, #32]
 8009e94:	4002      	ands	r2, r0
 8009e96:	4203      	tst	r3, r0
 8009e98:	d034      	beq.n	8009f04 <__sflush_r+0xa0>
 8009e9a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009e9c:	89a3      	ldrh	r3, [r4, #12]
 8009e9e:	075b      	lsls	r3, r3, #29
 8009ea0:	d506      	bpl.n	8009eb0 <__sflush_r+0x4c>
 8009ea2:	6863      	ldr	r3, [r4, #4]
 8009ea4:	1ac0      	subs	r0, r0, r3
 8009ea6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d001      	beq.n	8009eb0 <__sflush_r+0x4c>
 8009eac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009eae:	1ac0      	subs	r0, r0, r3
 8009eb0:	0002      	movs	r2, r0
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	0028      	movs	r0, r5
 8009eb6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8009eb8:	6a21      	ldr	r1, [r4, #32]
 8009eba:	47b8      	blx	r7
 8009ebc:	89a2      	ldrh	r2, [r4, #12]
 8009ebe:	1c43      	adds	r3, r0, #1
 8009ec0:	d106      	bne.n	8009ed0 <__sflush_r+0x6c>
 8009ec2:	6829      	ldr	r1, [r5, #0]
 8009ec4:	291d      	cmp	r1, #29
 8009ec6:	d82c      	bhi.n	8009f22 <__sflush_r+0xbe>
 8009ec8:	4b2a      	ldr	r3, [pc, #168]	; (8009f74 <__sflush_r+0x110>)
 8009eca:	410b      	asrs	r3, r1
 8009ecc:	07db      	lsls	r3, r3, #31
 8009ece:	d428      	bmi.n	8009f22 <__sflush_r+0xbe>
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	6063      	str	r3, [r4, #4]
 8009ed4:	6923      	ldr	r3, [r4, #16]
 8009ed6:	6023      	str	r3, [r4, #0]
 8009ed8:	04d2      	lsls	r2, r2, #19
 8009eda:	d505      	bpl.n	8009ee8 <__sflush_r+0x84>
 8009edc:	1c43      	adds	r3, r0, #1
 8009ede:	d102      	bne.n	8009ee6 <__sflush_r+0x82>
 8009ee0:	682b      	ldr	r3, [r5, #0]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d100      	bne.n	8009ee8 <__sflush_r+0x84>
 8009ee6:	6560      	str	r0, [r4, #84]	; 0x54
 8009ee8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009eea:	602e      	str	r6, [r5, #0]
 8009eec:	2900      	cmp	r1, #0
 8009eee:	d0c5      	beq.n	8009e7c <__sflush_r+0x18>
 8009ef0:	0023      	movs	r3, r4
 8009ef2:	3344      	adds	r3, #68	; 0x44
 8009ef4:	4299      	cmp	r1, r3
 8009ef6:	d002      	beq.n	8009efe <__sflush_r+0x9a>
 8009ef8:	0028      	movs	r0, r5
 8009efa:	f7fe fdd1 	bl	8008aa0 <_free_r>
 8009efe:	2000      	movs	r0, #0
 8009f00:	6360      	str	r0, [r4, #52]	; 0x34
 8009f02:	e7bc      	b.n	8009e7e <__sflush_r+0x1a>
 8009f04:	2301      	movs	r3, #1
 8009f06:	0028      	movs	r0, r5
 8009f08:	47b8      	blx	r7
 8009f0a:	1c43      	adds	r3, r0, #1
 8009f0c:	d1c6      	bne.n	8009e9c <__sflush_r+0x38>
 8009f0e:	682b      	ldr	r3, [r5, #0]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d0c3      	beq.n	8009e9c <__sflush_r+0x38>
 8009f14:	2b1d      	cmp	r3, #29
 8009f16:	d001      	beq.n	8009f1c <__sflush_r+0xb8>
 8009f18:	2b16      	cmp	r3, #22
 8009f1a:	d101      	bne.n	8009f20 <__sflush_r+0xbc>
 8009f1c:	602e      	str	r6, [r5, #0]
 8009f1e:	e7ad      	b.n	8009e7c <__sflush_r+0x18>
 8009f20:	89a2      	ldrh	r2, [r4, #12]
 8009f22:	2340      	movs	r3, #64	; 0x40
 8009f24:	4313      	orrs	r3, r2
 8009f26:	81a3      	strh	r3, [r4, #12]
 8009f28:	e7a9      	b.n	8009e7e <__sflush_r+0x1a>
 8009f2a:	690e      	ldr	r6, [r1, #16]
 8009f2c:	2e00      	cmp	r6, #0
 8009f2e:	d0a5      	beq.n	8009e7c <__sflush_r+0x18>
 8009f30:	680f      	ldr	r7, [r1, #0]
 8009f32:	600e      	str	r6, [r1, #0]
 8009f34:	1bba      	subs	r2, r7, r6
 8009f36:	9201      	str	r2, [sp, #4]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	079b      	lsls	r3, r3, #30
 8009f3c:	d100      	bne.n	8009f40 <__sflush_r+0xdc>
 8009f3e:	694a      	ldr	r2, [r1, #20]
 8009f40:	60a2      	str	r2, [r4, #8]
 8009f42:	9b01      	ldr	r3, [sp, #4]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	dd99      	ble.n	8009e7c <__sflush_r+0x18>
 8009f48:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009f4a:	0032      	movs	r2, r6
 8009f4c:	001f      	movs	r7, r3
 8009f4e:	0028      	movs	r0, r5
 8009f50:	9b01      	ldr	r3, [sp, #4]
 8009f52:	6a21      	ldr	r1, [r4, #32]
 8009f54:	47b8      	blx	r7
 8009f56:	2800      	cmp	r0, #0
 8009f58:	dc06      	bgt.n	8009f68 <__sflush_r+0x104>
 8009f5a:	2340      	movs	r3, #64	; 0x40
 8009f5c:	2001      	movs	r0, #1
 8009f5e:	89a2      	ldrh	r2, [r4, #12]
 8009f60:	4240      	negs	r0, r0
 8009f62:	4313      	orrs	r3, r2
 8009f64:	81a3      	strh	r3, [r4, #12]
 8009f66:	e78a      	b.n	8009e7e <__sflush_r+0x1a>
 8009f68:	9b01      	ldr	r3, [sp, #4]
 8009f6a:	1836      	adds	r6, r6, r0
 8009f6c:	1a1b      	subs	r3, r3, r0
 8009f6e:	9301      	str	r3, [sp, #4]
 8009f70:	e7e7      	b.n	8009f42 <__sflush_r+0xde>
 8009f72:	46c0      	nop			; (mov r8, r8)
 8009f74:	dfbffffe 	.word	0xdfbffffe

08009f78 <_fflush_r>:
 8009f78:	690b      	ldr	r3, [r1, #16]
 8009f7a:	b570      	push	{r4, r5, r6, lr}
 8009f7c:	0005      	movs	r5, r0
 8009f7e:	000c      	movs	r4, r1
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d102      	bne.n	8009f8a <_fflush_r+0x12>
 8009f84:	2500      	movs	r5, #0
 8009f86:	0028      	movs	r0, r5
 8009f88:	bd70      	pop	{r4, r5, r6, pc}
 8009f8a:	2800      	cmp	r0, #0
 8009f8c:	d004      	beq.n	8009f98 <_fflush_r+0x20>
 8009f8e:	6a03      	ldr	r3, [r0, #32]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d101      	bne.n	8009f98 <_fflush_r+0x20>
 8009f94:	f7fd fd7c 	bl	8007a90 <__sinit>
 8009f98:	220c      	movs	r2, #12
 8009f9a:	5ea3      	ldrsh	r3, [r4, r2]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d0f1      	beq.n	8009f84 <_fflush_r+0xc>
 8009fa0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009fa2:	07d2      	lsls	r2, r2, #31
 8009fa4:	d404      	bmi.n	8009fb0 <_fflush_r+0x38>
 8009fa6:	059b      	lsls	r3, r3, #22
 8009fa8:	d402      	bmi.n	8009fb0 <_fflush_r+0x38>
 8009faa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009fac:	f7fd feb9 	bl	8007d22 <__retarget_lock_acquire_recursive>
 8009fb0:	0028      	movs	r0, r5
 8009fb2:	0021      	movs	r1, r4
 8009fb4:	f7ff ff56 	bl	8009e64 <__sflush_r>
 8009fb8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009fba:	0005      	movs	r5, r0
 8009fbc:	07db      	lsls	r3, r3, #31
 8009fbe:	d4e2      	bmi.n	8009f86 <_fflush_r+0xe>
 8009fc0:	89a3      	ldrh	r3, [r4, #12]
 8009fc2:	059b      	lsls	r3, r3, #22
 8009fc4:	d4df      	bmi.n	8009f86 <_fflush_r+0xe>
 8009fc6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009fc8:	f7fd feac 	bl	8007d24 <__retarget_lock_release_recursive>
 8009fcc:	e7db      	b.n	8009f86 <_fflush_r+0xe>

08009fce <memmove>:
 8009fce:	b510      	push	{r4, lr}
 8009fd0:	4288      	cmp	r0, r1
 8009fd2:	d902      	bls.n	8009fda <memmove+0xc>
 8009fd4:	188b      	adds	r3, r1, r2
 8009fd6:	4298      	cmp	r0, r3
 8009fd8:	d303      	bcc.n	8009fe2 <memmove+0x14>
 8009fda:	2300      	movs	r3, #0
 8009fdc:	e007      	b.n	8009fee <memmove+0x20>
 8009fde:	5c8b      	ldrb	r3, [r1, r2]
 8009fe0:	5483      	strb	r3, [r0, r2]
 8009fe2:	3a01      	subs	r2, #1
 8009fe4:	d2fb      	bcs.n	8009fde <memmove+0x10>
 8009fe6:	bd10      	pop	{r4, pc}
 8009fe8:	5ccc      	ldrb	r4, [r1, r3]
 8009fea:	54c4      	strb	r4, [r0, r3]
 8009fec:	3301      	adds	r3, #1
 8009fee:	429a      	cmp	r2, r3
 8009ff0:	d1fa      	bne.n	8009fe8 <memmove+0x1a>
 8009ff2:	e7f8      	b.n	8009fe6 <memmove+0x18>

08009ff4 <__assert_func>:
 8009ff4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8009ff6:	0014      	movs	r4, r2
 8009ff8:	001a      	movs	r2, r3
 8009ffa:	4b09      	ldr	r3, [pc, #36]	; (800a020 <__assert_func+0x2c>)
 8009ffc:	0005      	movs	r5, r0
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	000e      	movs	r6, r1
 800a002:	68d8      	ldr	r0, [r3, #12]
 800a004:	4b07      	ldr	r3, [pc, #28]	; (800a024 <__assert_func+0x30>)
 800a006:	2c00      	cmp	r4, #0
 800a008:	d101      	bne.n	800a00e <__assert_func+0x1a>
 800a00a:	4b07      	ldr	r3, [pc, #28]	; (800a028 <__assert_func+0x34>)
 800a00c:	001c      	movs	r4, r3
 800a00e:	4907      	ldr	r1, [pc, #28]	; (800a02c <__assert_func+0x38>)
 800a010:	9301      	str	r3, [sp, #4]
 800a012:	9402      	str	r4, [sp, #8]
 800a014:	002b      	movs	r3, r5
 800a016:	9600      	str	r6, [sp, #0]
 800a018:	f000 f866 	bl	800a0e8 <fiprintf>
 800a01c:	f000 f874 	bl	800a108 <abort>
 800a020:	200001d4 	.word	0x200001d4
 800a024:	0800abe5 	.word	0x0800abe5
 800a028:	0800ac20 	.word	0x0800ac20
 800a02c:	0800abf2 	.word	0x0800abf2

0800a030 <_calloc_r>:
 800a030:	b570      	push	{r4, r5, r6, lr}
 800a032:	0c0b      	lsrs	r3, r1, #16
 800a034:	0c15      	lsrs	r5, r2, #16
 800a036:	2b00      	cmp	r3, #0
 800a038:	d11e      	bne.n	800a078 <_calloc_r+0x48>
 800a03a:	2d00      	cmp	r5, #0
 800a03c:	d10c      	bne.n	800a058 <_calloc_r+0x28>
 800a03e:	b289      	uxth	r1, r1
 800a040:	b294      	uxth	r4, r2
 800a042:	434c      	muls	r4, r1
 800a044:	0021      	movs	r1, r4
 800a046:	f7fb fec7 	bl	8005dd8 <_malloc_r>
 800a04a:	1e05      	subs	r5, r0, #0
 800a04c:	d01b      	beq.n	800a086 <_calloc_r+0x56>
 800a04e:	0022      	movs	r2, r4
 800a050:	2100      	movs	r1, #0
 800a052:	f7fd fdbd 	bl	8007bd0 <memset>
 800a056:	e016      	b.n	800a086 <_calloc_r+0x56>
 800a058:	1c2b      	adds	r3, r5, #0
 800a05a:	1c0c      	adds	r4, r1, #0
 800a05c:	b289      	uxth	r1, r1
 800a05e:	b292      	uxth	r2, r2
 800a060:	434a      	muls	r2, r1
 800a062:	b2a1      	uxth	r1, r4
 800a064:	b29c      	uxth	r4, r3
 800a066:	434c      	muls	r4, r1
 800a068:	0c13      	lsrs	r3, r2, #16
 800a06a:	18e4      	adds	r4, r4, r3
 800a06c:	0c23      	lsrs	r3, r4, #16
 800a06e:	d107      	bne.n	800a080 <_calloc_r+0x50>
 800a070:	0424      	lsls	r4, r4, #16
 800a072:	b292      	uxth	r2, r2
 800a074:	4314      	orrs	r4, r2
 800a076:	e7e5      	b.n	800a044 <_calloc_r+0x14>
 800a078:	2d00      	cmp	r5, #0
 800a07a:	d101      	bne.n	800a080 <_calloc_r+0x50>
 800a07c:	1c14      	adds	r4, r2, #0
 800a07e:	e7ed      	b.n	800a05c <_calloc_r+0x2c>
 800a080:	230c      	movs	r3, #12
 800a082:	2500      	movs	r5, #0
 800a084:	6003      	str	r3, [r0, #0]
 800a086:	0028      	movs	r0, r5
 800a088:	bd70      	pop	{r4, r5, r6, pc}

0800a08a <_realloc_r>:
 800a08a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a08c:	0007      	movs	r7, r0
 800a08e:	000e      	movs	r6, r1
 800a090:	0014      	movs	r4, r2
 800a092:	2900      	cmp	r1, #0
 800a094:	d105      	bne.n	800a0a2 <_realloc_r+0x18>
 800a096:	0011      	movs	r1, r2
 800a098:	f7fb fe9e 	bl	8005dd8 <_malloc_r>
 800a09c:	0005      	movs	r5, r0
 800a09e:	0028      	movs	r0, r5
 800a0a0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a0a2:	2a00      	cmp	r2, #0
 800a0a4:	d103      	bne.n	800a0ae <_realloc_r+0x24>
 800a0a6:	f7fe fcfb 	bl	8008aa0 <_free_r>
 800a0aa:	0025      	movs	r5, r4
 800a0ac:	e7f7      	b.n	800a09e <_realloc_r+0x14>
 800a0ae:	f000 f832 	bl	800a116 <_malloc_usable_size_r>
 800a0b2:	9001      	str	r0, [sp, #4]
 800a0b4:	4284      	cmp	r4, r0
 800a0b6:	d803      	bhi.n	800a0c0 <_realloc_r+0x36>
 800a0b8:	0035      	movs	r5, r6
 800a0ba:	0843      	lsrs	r3, r0, #1
 800a0bc:	42a3      	cmp	r3, r4
 800a0be:	d3ee      	bcc.n	800a09e <_realloc_r+0x14>
 800a0c0:	0021      	movs	r1, r4
 800a0c2:	0038      	movs	r0, r7
 800a0c4:	f7fb fe88 	bl	8005dd8 <_malloc_r>
 800a0c8:	1e05      	subs	r5, r0, #0
 800a0ca:	d0e8      	beq.n	800a09e <_realloc_r+0x14>
 800a0cc:	9b01      	ldr	r3, [sp, #4]
 800a0ce:	0022      	movs	r2, r4
 800a0d0:	429c      	cmp	r4, r3
 800a0d2:	d900      	bls.n	800a0d6 <_realloc_r+0x4c>
 800a0d4:	001a      	movs	r2, r3
 800a0d6:	0031      	movs	r1, r6
 800a0d8:	0028      	movs	r0, r5
 800a0da:	f7fd fe2f 	bl	8007d3c <memcpy>
 800a0de:	0031      	movs	r1, r6
 800a0e0:	0038      	movs	r0, r7
 800a0e2:	f7fe fcdd 	bl	8008aa0 <_free_r>
 800a0e6:	e7da      	b.n	800a09e <_realloc_r+0x14>

0800a0e8 <fiprintf>:
 800a0e8:	b40e      	push	{r1, r2, r3}
 800a0ea:	b517      	push	{r0, r1, r2, r4, lr}
 800a0ec:	4c05      	ldr	r4, [pc, #20]	; (800a104 <fiprintf+0x1c>)
 800a0ee:	ab05      	add	r3, sp, #20
 800a0f0:	cb04      	ldmia	r3!, {r2}
 800a0f2:	0001      	movs	r1, r0
 800a0f4:	6820      	ldr	r0, [r4, #0]
 800a0f6:	9301      	str	r3, [sp, #4]
 800a0f8:	f000 f83c 	bl	800a174 <_vfiprintf_r>
 800a0fc:	bc1e      	pop	{r1, r2, r3, r4}
 800a0fe:	bc08      	pop	{r3}
 800a100:	b003      	add	sp, #12
 800a102:	4718      	bx	r3
 800a104:	200001d4 	.word	0x200001d4

0800a108 <abort>:
 800a108:	2006      	movs	r0, #6
 800a10a:	b510      	push	{r4, lr}
 800a10c:	f000 fa1e 	bl	800a54c <raise>
 800a110:	2001      	movs	r0, #1
 800a112:	f7f8 ff1d 	bl	8002f50 <_exit>

0800a116 <_malloc_usable_size_r>:
 800a116:	1f0b      	subs	r3, r1, #4
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	1f18      	subs	r0, r3, #4
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	da01      	bge.n	800a124 <_malloc_usable_size_r+0xe>
 800a120:	580b      	ldr	r3, [r1, r0]
 800a122:	18c0      	adds	r0, r0, r3
 800a124:	4770      	bx	lr

0800a126 <__sfputc_r>:
 800a126:	6893      	ldr	r3, [r2, #8]
 800a128:	b510      	push	{r4, lr}
 800a12a:	3b01      	subs	r3, #1
 800a12c:	6093      	str	r3, [r2, #8]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	da04      	bge.n	800a13c <__sfputc_r+0x16>
 800a132:	6994      	ldr	r4, [r2, #24]
 800a134:	42a3      	cmp	r3, r4
 800a136:	db07      	blt.n	800a148 <__sfputc_r+0x22>
 800a138:	290a      	cmp	r1, #10
 800a13a:	d005      	beq.n	800a148 <__sfputc_r+0x22>
 800a13c:	6813      	ldr	r3, [r2, #0]
 800a13e:	1c58      	adds	r0, r3, #1
 800a140:	6010      	str	r0, [r2, #0]
 800a142:	7019      	strb	r1, [r3, #0]
 800a144:	0008      	movs	r0, r1
 800a146:	bd10      	pop	{r4, pc}
 800a148:	f000 f930 	bl	800a3ac <__swbuf_r>
 800a14c:	0001      	movs	r1, r0
 800a14e:	e7f9      	b.n	800a144 <__sfputc_r+0x1e>

0800a150 <__sfputs_r>:
 800a150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a152:	0006      	movs	r6, r0
 800a154:	000f      	movs	r7, r1
 800a156:	0014      	movs	r4, r2
 800a158:	18d5      	adds	r5, r2, r3
 800a15a:	42ac      	cmp	r4, r5
 800a15c:	d101      	bne.n	800a162 <__sfputs_r+0x12>
 800a15e:	2000      	movs	r0, #0
 800a160:	e007      	b.n	800a172 <__sfputs_r+0x22>
 800a162:	7821      	ldrb	r1, [r4, #0]
 800a164:	003a      	movs	r2, r7
 800a166:	0030      	movs	r0, r6
 800a168:	f7ff ffdd 	bl	800a126 <__sfputc_r>
 800a16c:	3401      	adds	r4, #1
 800a16e:	1c43      	adds	r3, r0, #1
 800a170:	d1f3      	bne.n	800a15a <__sfputs_r+0xa>
 800a172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a174 <_vfiprintf_r>:
 800a174:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a176:	b0a1      	sub	sp, #132	; 0x84
 800a178:	000f      	movs	r7, r1
 800a17a:	0015      	movs	r5, r2
 800a17c:	001e      	movs	r6, r3
 800a17e:	9003      	str	r0, [sp, #12]
 800a180:	2800      	cmp	r0, #0
 800a182:	d004      	beq.n	800a18e <_vfiprintf_r+0x1a>
 800a184:	6a03      	ldr	r3, [r0, #32]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d101      	bne.n	800a18e <_vfiprintf_r+0x1a>
 800a18a:	f7fd fc81 	bl	8007a90 <__sinit>
 800a18e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a190:	07db      	lsls	r3, r3, #31
 800a192:	d405      	bmi.n	800a1a0 <_vfiprintf_r+0x2c>
 800a194:	89bb      	ldrh	r3, [r7, #12]
 800a196:	059b      	lsls	r3, r3, #22
 800a198:	d402      	bmi.n	800a1a0 <_vfiprintf_r+0x2c>
 800a19a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a19c:	f7fd fdc1 	bl	8007d22 <__retarget_lock_acquire_recursive>
 800a1a0:	89bb      	ldrh	r3, [r7, #12]
 800a1a2:	071b      	lsls	r3, r3, #28
 800a1a4:	d502      	bpl.n	800a1ac <_vfiprintf_r+0x38>
 800a1a6:	693b      	ldr	r3, [r7, #16]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d113      	bne.n	800a1d4 <_vfiprintf_r+0x60>
 800a1ac:	0039      	movs	r1, r7
 800a1ae:	9803      	ldr	r0, [sp, #12]
 800a1b0:	f000 f93e 	bl	800a430 <__swsetup_r>
 800a1b4:	2800      	cmp	r0, #0
 800a1b6:	d00d      	beq.n	800a1d4 <_vfiprintf_r+0x60>
 800a1b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a1ba:	07db      	lsls	r3, r3, #31
 800a1bc:	d503      	bpl.n	800a1c6 <_vfiprintf_r+0x52>
 800a1be:	2001      	movs	r0, #1
 800a1c0:	4240      	negs	r0, r0
 800a1c2:	b021      	add	sp, #132	; 0x84
 800a1c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1c6:	89bb      	ldrh	r3, [r7, #12]
 800a1c8:	059b      	lsls	r3, r3, #22
 800a1ca:	d4f8      	bmi.n	800a1be <_vfiprintf_r+0x4a>
 800a1cc:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a1ce:	f7fd fda9 	bl	8007d24 <__retarget_lock_release_recursive>
 800a1d2:	e7f4      	b.n	800a1be <_vfiprintf_r+0x4a>
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	ac08      	add	r4, sp, #32
 800a1d8:	6163      	str	r3, [r4, #20]
 800a1da:	3320      	adds	r3, #32
 800a1dc:	7663      	strb	r3, [r4, #25]
 800a1de:	3310      	adds	r3, #16
 800a1e0:	76a3      	strb	r3, [r4, #26]
 800a1e2:	9607      	str	r6, [sp, #28]
 800a1e4:	002e      	movs	r6, r5
 800a1e6:	7833      	ldrb	r3, [r6, #0]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d001      	beq.n	800a1f0 <_vfiprintf_r+0x7c>
 800a1ec:	2b25      	cmp	r3, #37	; 0x25
 800a1ee:	d148      	bne.n	800a282 <_vfiprintf_r+0x10e>
 800a1f0:	1b73      	subs	r3, r6, r5
 800a1f2:	9305      	str	r3, [sp, #20]
 800a1f4:	42ae      	cmp	r6, r5
 800a1f6:	d00b      	beq.n	800a210 <_vfiprintf_r+0x9c>
 800a1f8:	002a      	movs	r2, r5
 800a1fa:	0039      	movs	r1, r7
 800a1fc:	9803      	ldr	r0, [sp, #12]
 800a1fe:	f7ff ffa7 	bl	800a150 <__sfputs_r>
 800a202:	3001      	adds	r0, #1
 800a204:	d100      	bne.n	800a208 <_vfiprintf_r+0x94>
 800a206:	e0af      	b.n	800a368 <_vfiprintf_r+0x1f4>
 800a208:	6963      	ldr	r3, [r4, #20]
 800a20a:	9a05      	ldr	r2, [sp, #20]
 800a20c:	189b      	adds	r3, r3, r2
 800a20e:	6163      	str	r3, [r4, #20]
 800a210:	7833      	ldrb	r3, [r6, #0]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d100      	bne.n	800a218 <_vfiprintf_r+0xa4>
 800a216:	e0a7      	b.n	800a368 <_vfiprintf_r+0x1f4>
 800a218:	2201      	movs	r2, #1
 800a21a:	2300      	movs	r3, #0
 800a21c:	4252      	negs	r2, r2
 800a21e:	6062      	str	r2, [r4, #4]
 800a220:	a904      	add	r1, sp, #16
 800a222:	3254      	adds	r2, #84	; 0x54
 800a224:	1852      	adds	r2, r2, r1
 800a226:	1c75      	adds	r5, r6, #1
 800a228:	6023      	str	r3, [r4, #0]
 800a22a:	60e3      	str	r3, [r4, #12]
 800a22c:	60a3      	str	r3, [r4, #8]
 800a22e:	7013      	strb	r3, [r2, #0]
 800a230:	65a3      	str	r3, [r4, #88]	; 0x58
 800a232:	4b59      	ldr	r3, [pc, #356]	; (800a398 <_vfiprintf_r+0x224>)
 800a234:	2205      	movs	r2, #5
 800a236:	0018      	movs	r0, r3
 800a238:	7829      	ldrb	r1, [r5, #0]
 800a23a:	9305      	str	r3, [sp, #20]
 800a23c:	f7fd fd73 	bl	8007d26 <memchr>
 800a240:	1c6e      	adds	r6, r5, #1
 800a242:	2800      	cmp	r0, #0
 800a244:	d11f      	bne.n	800a286 <_vfiprintf_r+0x112>
 800a246:	6822      	ldr	r2, [r4, #0]
 800a248:	06d3      	lsls	r3, r2, #27
 800a24a:	d504      	bpl.n	800a256 <_vfiprintf_r+0xe2>
 800a24c:	2353      	movs	r3, #83	; 0x53
 800a24e:	a904      	add	r1, sp, #16
 800a250:	185b      	adds	r3, r3, r1
 800a252:	2120      	movs	r1, #32
 800a254:	7019      	strb	r1, [r3, #0]
 800a256:	0713      	lsls	r3, r2, #28
 800a258:	d504      	bpl.n	800a264 <_vfiprintf_r+0xf0>
 800a25a:	2353      	movs	r3, #83	; 0x53
 800a25c:	a904      	add	r1, sp, #16
 800a25e:	185b      	adds	r3, r3, r1
 800a260:	212b      	movs	r1, #43	; 0x2b
 800a262:	7019      	strb	r1, [r3, #0]
 800a264:	782b      	ldrb	r3, [r5, #0]
 800a266:	2b2a      	cmp	r3, #42	; 0x2a
 800a268:	d016      	beq.n	800a298 <_vfiprintf_r+0x124>
 800a26a:	002e      	movs	r6, r5
 800a26c:	2100      	movs	r1, #0
 800a26e:	200a      	movs	r0, #10
 800a270:	68e3      	ldr	r3, [r4, #12]
 800a272:	7832      	ldrb	r2, [r6, #0]
 800a274:	1c75      	adds	r5, r6, #1
 800a276:	3a30      	subs	r2, #48	; 0x30
 800a278:	2a09      	cmp	r2, #9
 800a27a:	d94e      	bls.n	800a31a <_vfiprintf_r+0x1a6>
 800a27c:	2900      	cmp	r1, #0
 800a27e:	d111      	bne.n	800a2a4 <_vfiprintf_r+0x130>
 800a280:	e017      	b.n	800a2b2 <_vfiprintf_r+0x13e>
 800a282:	3601      	adds	r6, #1
 800a284:	e7af      	b.n	800a1e6 <_vfiprintf_r+0x72>
 800a286:	9b05      	ldr	r3, [sp, #20]
 800a288:	6822      	ldr	r2, [r4, #0]
 800a28a:	1ac0      	subs	r0, r0, r3
 800a28c:	2301      	movs	r3, #1
 800a28e:	4083      	lsls	r3, r0
 800a290:	4313      	orrs	r3, r2
 800a292:	0035      	movs	r5, r6
 800a294:	6023      	str	r3, [r4, #0]
 800a296:	e7cc      	b.n	800a232 <_vfiprintf_r+0xbe>
 800a298:	9b07      	ldr	r3, [sp, #28]
 800a29a:	1d19      	adds	r1, r3, #4
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	9107      	str	r1, [sp, #28]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	db01      	blt.n	800a2a8 <_vfiprintf_r+0x134>
 800a2a4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2a6:	e004      	b.n	800a2b2 <_vfiprintf_r+0x13e>
 800a2a8:	425b      	negs	r3, r3
 800a2aa:	60e3      	str	r3, [r4, #12]
 800a2ac:	2302      	movs	r3, #2
 800a2ae:	4313      	orrs	r3, r2
 800a2b0:	6023      	str	r3, [r4, #0]
 800a2b2:	7833      	ldrb	r3, [r6, #0]
 800a2b4:	2b2e      	cmp	r3, #46	; 0x2e
 800a2b6:	d10a      	bne.n	800a2ce <_vfiprintf_r+0x15a>
 800a2b8:	7873      	ldrb	r3, [r6, #1]
 800a2ba:	2b2a      	cmp	r3, #42	; 0x2a
 800a2bc:	d135      	bne.n	800a32a <_vfiprintf_r+0x1b6>
 800a2be:	9b07      	ldr	r3, [sp, #28]
 800a2c0:	3602      	adds	r6, #2
 800a2c2:	1d1a      	adds	r2, r3, #4
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	9207      	str	r2, [sp, #28]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	db2b      	blt.n	800a324 <_vfiprintf_r+0x1b0>
 800a2cc:	9309      	str	r3, [sp, #36]	; 0x24
 800a2ce:	4d33      	ldr	r5, [pc, #204]	; (800a39c <_vfiprintf_r+0x228>)
 800a2d0:	2203      	movs	r2, #3
 800a2d2:	0028      	movs	r0, r5
 800a2d4:	7831      	ldrb	r1, [r6, #0]
 800a2d6:	f7fd fd26 	bl	8007d26 <memchr>
 800a2da:	2800      	cmp	r0, #0
 800a2dc:	d006      	beq.n	800a2ec <_vfiprintf_r+0x178>
 800a2de:	2340      	movs	r3, #64	; 0x40
 800a2e0:	1b40      	subs	r0, r0, r5
 800a2e2:	4083      	lsls	r3, r0
 800a2e4:	6822      	ldr	r2, [r4, #0]
 800a2e6:	3601      	adds	r6, #1
 800a2e8:	4313      	orrs	r3, r2
 800a2ea:	6023      	str	r3, [r4, #0]
 800a2ec:	7831      	ldrb	r1, [r6, #0]
 800a2ee:	2206      	movs	r2, #6
 800a2f0:	482b      	ldr	r0, [pc, #172]	; (800a3a0 <_vfiprintf_r+0x22c>)
 800a2f2:	1c75      	adds	r5, r6, #1
 800a2f4:	7621      	strb	r1, [r4, #24]
 800a2f6:	f7fd fd16 	bl	8007d26 <memchr>
 800a2fa:	2800      	cmp	r0, #0
 800a2fc:	d043      	beq.n	800a386 <_vfiprintf_r+0x212>
 800a2fe:	4b29      	ldr	r3, [pc, #164]	; (800a3a4 <_vfiprintf_r+0x230>)
 800a300:	2b00      	cmp	r3, #0
 800a302:	d125      	bne.n	800a350 <_vfiprintf_r+0x1dc>
 800a304:	2207      	movs	r2, #7
 800a306:	9b07      	ldr	r3, [sp, #28]
 800a308:	3307      	adds	r3, #7
 800a30a:	4393      	bics	r3, r2
 800a30c:	3308      	adds	r3, #8
 800a30e:	9307      	str	r3, [sp, #28]
 800a310:	6963      	ldr	r3, [r4, #20]
 800a312:	9a04      	ldr	r2, [sp, #16]
 800a314:	189b      	adds	r3, r3, r2
 800a316:	6163      	str	r3, [r4, #20]
 800a318:	e764      	b.n	800a1e4 <_vfiprintf_r+0x70>
 800a31a:	4343      	muls	r3, r0
 800a31c:	002e      	movs	r6, r5
 800a31e:	2101      	movs	r1, #1
 800a320:	189b      	adds	r3, r3, r2
 800a322:	e7a6      	b.n	800a272 <_vfiprintf_r+0xfe>
 800a324:	2301      	movs	r3, #1
 800a326:	425b      	negs	r3, r3
 800a328:	e7d0      	b.n	800a2cc <_vfiprintf_r+0x158>
 800a32a:	2300      	movs	r3, #0
 800a32c:	200a      	movs	r0, #10
 800a32e:	001a      	movs	r2, r3
 800a330:	3601      	adds	r6, #1
 800a332:	6063      	str	r3, [r4, #4]
 800a334:	7831      	ldrb	r1, [r6, #0]
 800a336:	1c75      	adds	r5, r6, #1
 800a338:	3930      	subs	r1, #48	; 0x30
 800a33a:	2909      	cmp	r1, #9
 800a33c:	d903      	bls.n	800a346 <_vfiprintf_r+0x1d2>
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d0c5      	beq.n	800a2ce <_vfiprintf_r+0x15a>
 800a342:	9209      	str	r2, [sp, #36]	; 0x24
 800a344:	e7c3      	b.n	800a2ce <_vfiprintf_r+0x15a>
 800a346:	4342      	muls	r2, r0
 800a348:	002e      	movs	r6, r5
 800a34a:	2301      	movs	r3, #1
 800a34c:	1852      	adds	r2, r2, r1
 800a34e:	e7f1      	b.n	800a334 <_vfiprintf_r+0x1c0>
 800a350:	aa07      	add	r2, sp, #28
 800a352:	9200      	str	r2, [sp, #0]
 800a354:	0021      	movs	r1, r4
 800a356:	003a      	movs	r2, r7
 800a358:	4b13      	ldr	r3, [pc, #76]	; (800a3a8 <_vfiprintf_r+0x234>)
 800a35a:	9803      	ldr	r0, [sp, #12]
 800a35c:	f7fc fd2a 	bl	8006db4 <_printf_float>
 800a360:	9004      	str	r0, [sp, #16]
 800a362:	9b04      	ldr	r3, [sp, #16]
 800a364:	3301      	adds	r3, #1
 800a366:	d1d3      	bne.n	800a310 <_vfiprintf_r+0x19c>
 800a368:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a36a:	07db      	lsls	r3, r3, #31
 800a36c:	d405      	bmi.n	800a37a <_vfiprintf_r+0x206>
 800a36e:	89bb      	ldrh	r3, [r7, #12]
 800a370:	059b      	lsls	r3, r3, #22
 800a372:	d402      	bmi.n	800a37a <_vfiprintf_r+0x206>
 800a374:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a376:	f7fd fcd5 	bl	8007d24 <__retarget_lock_release_recursive>
 800a37a:	89bb      	ldrh	r3, [r7, #12]
 800a37c:	065b      	lsls	r3, r3, #25
 800a37e:	d500      	bpl.n	800a382 <_vfiprintf_r+0x20e>
 800a380:	e71d      	b.n	800a1be <_vfiprintf_r+0x4a>
 800a382:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a384:	e71d      	b.n	800a1c2 <_vfiprintf_r+0x4e>
 800a386:	aa07      	add	r2, sp, #28
 800a388:	9200      	str	r2, [sp, #0]
 800a38a:	0021      	movs	r1, r4
 800a38c:	003a      	movs	r2, r7
 800a38e:	4b06      	ldr	r3, [pc, #24]	; (800a3a8 <_vfiprintf_r+0x234>)
 800a390:	9803      	ldr	r0, [sp, #12]
 800a392:	f7fc ffd5 	bl	8007340 <_printf_i>
 800a396:	e7e3      	b.n	800a360 <_vfiprintf_r+0x1ec>
 800a398:	0800abd4 	.word	0x0800abd4
 800a39c:	0800abda 	.word	0x0800abda
 800a3a0:	0800abde 	.word	0x0800abde
 800a3a4:	08006db5 	.word	0x08006db5
 800a3a8:	0800a151 	.word	0x0800a151

0800a3ac <__swbuf_r>:
 800a3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ae:	0006      	movs	r6, r0
 800a3b0:	000d      	movs	r5, r1
 800a3b2:	0014      	movs	r4, r2
 800a3b4:	2800      	cmp	r0, #0
 800a3b6:	d004      	beq.n	800a3c2 <__swbuf_r+0x16>
 800a3b8:	6a03      	ldr	r3, [r0, #32]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d101      	bne.n	800a3c2 <__swbuf_r+0x16>
 800a3be:	f7fd fb67 	bl	8007a90 <__sinit>
 800a3c2:	69a3      	ldr	r3, [r4, #24]
 800a3c4:	60a3      	str	r3, [r4, #8]
 800a3c6:	89a3      	ldrh	r3, [r4, #12]
 800a3c8:	071b      	lsls	r3, r3, #28
 800a3ca:	d528      	bpl.n	800a41e <__swbuf_r+0x72>
 800a3cc:	6923      	ldr	r3, [r4, #16]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d025      	beq.n	800a41e <__swbuf_r+0x72>
 800a3d2:	6923      	ldr	r3, [r4, #16]
 800a3d4:	6820      	ldr	r0, [r4, #0]
 800a3d6:	b2ef      	uxtb	r7, r5
 800a3d8:	1ac0      	subs	r0, r0, r3
 800a3da:	6963      	ldr	r3, [r4, #20]
 800a3dc:	b2ed      	uxtb	r5, r5
 800a3de:	4283      	cmp	r3, r0
 800a3e0:	dc05      	bgt.n	800a3ee <__swbuf_r+0x42>
 800a3e2:	0021      	movs	r1, r4
 800a3e4:	0030      	movs	r0, r6
 800a3e6:	f7ff fdc7 	bl	8009f78 <_fflush_r>
 800a3ea:	2800      	cmp	r0, #0
 800a3ec:	d11d      	bne.n	800a42a <__swbuf_r+0x7e>
 800a3ee:	68a3      	ldr	r3, [r4, #8]
 800a3f0:	3001      	adds	r0, #1
 800a3f2:	3b01      	subs	r3, #1
 800a3f4:	60a3      	str	r3, [r4, #8]
 800a3f6:	6823      	ldr	r3, [r4, #0]
 800a3f8:	1c5a      	adds	r2, r3, #1
 800a3fa:	6022      	str	r2, [r4, #0]
 800a3fc:	701f      	strb	r7, [r3, #0]
 800a3fe:	6963      	ldr	r3, [r4, #20]
 800a400:	4283      	cmp	r3, r0
 800a402:	d004      	beq.n	800a40e <__swbuf_r+0x62>
 800a404:	89a3      	ldrh	r3, [r4, #12]
 800a406:	07db      	lsls	r3, r3, #31
 800a408:	d507      	bpl.n	800a41a <__swbuf_r+0x6e>
 800a40a:	2d0a      	cmp	r5, #10
 800a40c:	d105      	bne.n	800a41a <__swbuf_r+0x6e>
 800a40e:	0021      	movs	r1, r4
 800a410:	0030      	movs	r0, r6
 800a412:	f7ff fdb1 	bl	8009f78 <_fflush_r>
 800a416:	2800      	cmp	r0, #0
 800a418:	d107      	bne.n	800a42a <__swbuf_r+0x7e>
 800a41a:	0028      	movs	r0, r5
 800a41c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a41e:	0021      	movs	r1, r4
 800a420:	0030      	movs	r0, r6
 800a422:	f000 f805 	bl	800a430 <__swsetup_r>
 800a426:	2800      	cmp	r0, #0
 800a428:	d0d3      	beq.n	800a3d2 <__swbuf_r+0x26>
 800a42a:	2501      	movs	r5, #1
 800a42c:	426d      	negs	r5, r5
 800a42e:	e7f4      	b.n	800a41a <__swbuf_r+0x6e>

0800a430 <__swsetup_r>:
 800a430:	4b30      	ldr	r3, [pc, #192]	; (800a4f4 <__swsetup_r+0xc4>)
 800a432:	b570      	push	{r4, r5, r6, lr}
 800a434:	0005      	movs	r5, r0
 800a436:	6818      	ldr	r0, [r3, #0]
 800a438:	000c      	movs	r4, r1
 800a43a:	2800      	cmp	r0, #0
 800a43c:	d004      	beq.n	800a448 <__swsetup_r+0x18>
 800a43e:	6a03      	ldr	r3, [r0, #32]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d101      	bne.n	800a448 <__swsetup_r+0x18>
 800a444:	f7fd fb24 	bl	8007a90 <__sinit>
 800a448:	230c      	movs	r3, #12
 800a44a:	5ee2      	ldrsh	r2, [r4, r3]
 800a44c:	b293      	uxth	r3, r2
 800a44e:	0711      	lsls	r1, r2, #28
 800a450:	d423      	bmi.n	800a49a <__swsetup_r+0x6a>
 800a452:	06d9      	lsls	r1, r3, #27
 800a454:	d407      	bmi.n	800a466 <__swsetup_r+0x36>
 800a456:	2309      	movs	r3, #9
 800a458:	2001      	movs	r0, #1
 800a45a:	602b      	str	r3, [r5, #0]
 800a45c:	3337      	adds	r3, #55	; 0x37
 800a45e:	4313      	orrs	r3, r2
 800a460:	81a3      	strh	r3, [r4, #12]
 800a462:	4240      	negs	r0, r0
 800a464:	bd70      	pop	{r4, r5, r6, pc}
 800a466:	075b      	lsls	r3, r3, #29
 800a468:	d513      	bpl.n	800a492 <__swsetup_r+0x62>
 800a46a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a46c:	2900      	cmp	r1, #0
 800a46e:	d008      	beq.n	800a482 <__swsetup_r+0x52>
 800a470:	0023      	movs	r3, r4
 800a472:	3344      	adds	r3, #68	; 0x44
 800a474:	4299      	cmp	r1, r3
 800a476:	d002      	beq.n	800a47e <__swsetup_r+0x4e>
 800a478:	0028      	movs	r0, r5
 800a47a:	f7fe fb11 	bl	8008aa0 <_free_r>
 800a47e:	2300      	movs	r3, #0
 800a480:	6363      	str	r3, [r4, #52]	; 0x34
 800a482:	2224      	movs	r2, #36	; 0x24
 800a484:	89a3      	ldrh	r3, [r4, #12]
 800a486:	4393      	bics	r3, r2
 800a488:	81a3      	strh	r3, [r4, #12]
 800a48a:	2300      	movs	r3, #0
 800a48c:	6063      	str	r3, [r4, #4]
 800a48e:	6923      	ldr	r3, [r4, #16]
 800a490:	6023      	str	r3, [r4, #0]
 800a492:	2308      	movs	r3, #8
 800a494:	89a2      	ldrh	r2, [r4, #12]
 800a496:	4313      	orrs	r3, r2
 800a498:	81a3      	strh	r3, [r4, #12]
 800a49a:	6923      	ldr	r3, [r4, #16]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d10b      	bne.n	800a4b8 <__swsetup_r+0x88>
 800a4a0:	21a0      	movs	r1, #160	; 0xa0
 800a4a2:	2280      	movs	r2, #128	; 0x80
 800a4a4:	89a3      	ldrh	r3, [r4, #12]
 800a4a6:	0089      	lsls	r1, r1, #2
 800a4a8:	0092      	lsls	r2, r2, #2
 800a4aa:	400b      	ands	r3, r1
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	d003      	beq.n	800a4b8 <__swsetup_r+0x88>
 800a4b0:	0021      	movs	r1, r4
 800a4b2:	0028      	movs	r0, r5
 800a4b4:	f000 f892 	bl	800a5dc <__smakebuf_r>
 800a4b8:	220c      	movs	r2, #12
 800a4ba:	5ea3      	ldrsh	r3, [r4, r2]
 800a4bc:	2001      	movs	r0, #1
 800a4be:	001a      	movs	r2, r3
 800a4c0:	b299      	uxth	r1, r3
 800a4c2:	4002      	ands	r2, r0
 800a4c4:	4203      	tst	r3, r0
 800a4c6:	d00f      	beq.n	800a4e8 <__swsetup_r+0xb8>
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	60a2      	str	r2, [r4, #8]
 800a4cc:	6962      	ldr	r2, [r4, #20]
 800a4ce:	4252      	negs	r2, r2
 800a4d0:	61a2      	str	r2, [r4, #24]
 800a4d2:	2000      	movs	r0, #0
 800a4d4:	6922      	ldr	r2, [r4, #16]
 800a4d6:	4282      	cmp	r2, r0
 800a4d8:	d1c4      	bne.n	800a464 <__swsetup_r+0x34>
 800a4da:	0609      	lsls	r1, r1, #24
 800a4dc:	d5c2      	bpl.n	800a464 <__swsetup_r+0x34>
 800a4de:	2240      	movs	r2, #64	; 0x40
 800a4e0:	4313      	orrs	r3, r2
 800a4e2:	81a3      	strh	r3, [r4, #12]
 800a4e4:	3801      	subs	r0, #1
 800a4e6:	e7bd      	b.n	800a464 <__swsetup_r+0x34>
 800a4e8:	0788      	lsls	r0, r1, #30
 800a4ea:	d400      	bmi.n	800a4ee <__swsetup_r+0xbe>
 800a4ec:	6962      	ldr	r2, [r4, #20]
 800a4ee:	60a2      	str	r2, [r4, #8]
 800a4f0:	e7ef      	b.n	800a4d2 <__swsetup_r+0xa2>
 800a4f2:	46c0      	nop			; (mov r8, r8)
 800a4f4:	200001d4 	.word	0x200001d4

0800a4f8 <_raise_r>:
 800a4f8:	b570      	push	{r4, r5, r6, lr}
 800a4fa:	0004      	movs	r4, r0
 800a4fc:	000d      	movs	r5, r1
 800a4fe:	291f      	cmp	r1, #31
 800a500:	d904      	bls.n	800a50c <_raise_r+0x14>
 800a502:	2316      	movs	r3, #22
 800a504:	6003      	str	r3, [r0, #0]
 800a506:	2001      	movs	r0, #1
 800a508:	4240      	negs	r0, r0
 800a50a:	bd70      	pop	{r4, r5, r6, pc}
 800a50c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d004      	beq.n	800a51c <_raise_r+0x24>
 800a512:	008a      	lsls	r2, r1, #2
 800a514:	189b      	adds	r3, r3, r2
 800a516:	681a      	ldr	r2, [r3, #0]
 800a518:	2a00      	cmp	r2, #0
 800a51a:	d108      	bne.n	800a52e <_raise_r+0x36>
 800a51c:	0020      	movs	r0, r4
 800a51e:	f000 f831 	bl	800a584 <_getpid_r>
 800a522:	002a      	movs	r2, r5
 800a524:	0001      	movs	r1, r0
 800a526:	0020      	movs	r0, r4
 800a528:	f000 f81a 	bl	800a560 <_kill_r>
 800a52c:	e7ed      	b.n	800a50a <_raise_r+0x12>
 800a52e:	2000      	movs	r0, #0
 800a530:	2a01      	cmp	r2, #1
 800a532:	d0ea      	beq.n	800a50a <_raise_r+0x12>
 800a534:	1c51      	adds	r1, r2, #1
 800a536:	d103      	bne.n	800a540 <_raise_r+0x48>
 800a538:	2316      	movs	r3, #22
 800a53a:	3001      	adds	r0, #1
 800a53c:	6023      	str	r3, [r4, #0]
 800a53e:	e7e4      	b.n	800a50a <_raise_r+0x12>
 800a540:	2400      	movs	r4, #0
 800a542:	0028      	movs	r0, r5
 800a544:	601c      	str	r4, [r3, #0]
 800a546:	4790      	blx	r2
 800a548:	0020      	movs	r0, r4
 800a54a:	e7de      	b.n	800a50a <_raise_r+0x12>

0800a54c <raise>:
 800a54c:	b510      	push	{r4, lr}
 800a54e:	4b03      	ldr	r3, [pc, #12]	; (800a55c <raise+0x10>)
 800a550:	0001      	movs	r1, r0
 800a552:	6818      	ldr	r0, [r3, #0]
 800a554:	f7ff ffd0 	bl	800a4f8 <_raise_r>
 800a558:	bd10      	pop	{r4, pc}
 800a55a:	46c0      	nop			; (mov r8, r8)
 800a55c:	200001d4 	.word	0x200001d4

0800a560 <_kill_r>:
 800a560:	2300      	movs	r3, #0
 800a562:	b570      	push	{r4, r5, r6, lr}
 800a564:	4d06      	ldr	r5, [pc, #24]	; (800a580 <_kill_r+0x20>)
 800a566:	0004      	movs	r4, r0
 800a568:	0008      	movs	r0, r1
 800a56a:	0011      	movs	r1, r2
 800a56c:	602b      	str	r3, [r5, #0]
 800a56e:	f7f8 fcdf 	bl	8002f30 <_kill>
 800a572:	1c43      	adds	r3, r0, #1
 800a574:	d103      	bne.n	800a57e <_kill_r+0x1e>
 800a576:	682b      	ldr	r3, [r5, #0]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d000      	beq.n	800a57e <_kill_r+0x1e>
 800a57c:	6023      	str	r3, [r4, #0]
 800a57e:	bd70      	pop	{r4, r5, r6, pc}
 800a580:	200005a8 	.word	0x200005a8

0800a584 <_getpid_r>:
 800a584:	b510      	push	{r4, lr}
 800a586:	f7f8 fccd 	bl	8002f24 <_getpid>
 800a58a:	bd10      	pop	{r4, pc}

0800a58c <__swhatbuf_r>:
 800a58c:	b570      	push	{r4, r5, r6, lr}
 800a58e:	000e      	movs	r6, r1
 800a590:	001d      	movs	r5, r3
 800a592:	230e      	movs	r3, #14
 800a594:	5ec9      	ldrsh	r1, [r1, r3]
 800a596:	0014      	movs	r4, r2
 800a598:	b096      	sub	sp, #88	; 0x58
 800a59a:	2900      	cmp	r1, #0
 800a59c:	da0c      	bge.n	800a5b8 <__swhatbuf_r+0x2c>
 800a59e:	89b2      	ldrh	r2, [r6, #12]
 800a5a0:	2380      	movs	r3, #128	; 0x80
 800a5a2:	0011      	movs	r1, r2
 800a5a4:	4019      	ands	r1, r3
 800a5a6:	421a      	tst	r2, r3
 800a5a8:	d013      	beq.n	800a5d2 <__swhatbuf_r+0x46>
 800a5aa:	2100      	movs	r1, #0
 800a5ac:	3b40      	subs	r3, #64	; 0x40
 800a5ae:	2000      	movs	r0, #0
 800a5b0:	6029      	str	r1, [r5, #0]
 800a5b2:	6023      	str	r3, [r4, #0]
 800a5b4:	b016      	add	sp, #88	; 0x58
 800a5b6:	bd70      	pop	{r4, r5, r6, pc}
 800a5b8:	466a      	mov	r2, sp
 800a5ba:	f000 f84d 	bl	800a658 <_fstat_r>
 800a5be:	2800      	cmp	r0, #0
 800a5c0:	dbed      	blt.n	800a59e <__swhatbuf_r+0x12>
 800a5c2:	23f0      	movs	r3, #240	; 0xf0
 800a5c4:	9901      	ldr	r1, [sp, #4]
 800a5c6:	021b      	lsls	r3, r3, #8
 800a5c8:	4019      	ands	r1, r3
 800a5ca:	4b03      	ldr	r3, [pc, #12]	; (800a5d8 <__swhatbuf_r+0x4c>)
 800a5cc:	18c9      	adds	r1, r1, r3
 800a5ce:	424b      	negs	r3, r1
 800a5d0:	4159      	adcs	r1, r3
 800a5d2:	2380      	movs	r3, #128	; 0x80
 800a5d4:	00db      	lsls	r3, r3, #3
 800a5d6:	e7ea      	b.n	800a5ae <__swhatbuf_r+0x22>
 800a5d8:	ffffe000 	.word	0xffffe000

0800a5dc <__smakebuf_r>:
 800a5dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5de:	2602      	movs	r6, #2
 800a5e0:	898b      	ldrh	r3, [r1, #12]
 800a5e2:	0005      	movs	r5, r0
 800a5e4:	000c      	movs	r4, r1
 800a5e6:	4233      	tst	r3, r6
 800a5e8:	d006      	beq.n	800a5f8 <__smakebuf_r+0x1c>
 800a5ea:	0023      	movs	r3, r4
 800a5ec:	3347      	adds	r3, #71	; 0x47
 800a5ee:	6023      	str	r3, [r4, #0]
 800a5f0:	6123      	str	r3, [r4, #16]
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	6163      	str	r3, [r4, #20]
 800a5f6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800a5f8:	466a      	mov	r2, sp
 800a5fa:	ab01      	add	r3, sp, #4
 800a5fc:	f7ff ffc6 	bl	800a58c <__swhatbuf_r>
 800a600:	9900      	ldr	r1, [sp, #0]
 800a602:	0007      	movs	r7, r0
 800a604:	0028      	movs	r0, r5
 800a606:	f7fb fbe7 	bl	8005dd8 <_malloc_r>
 800a60a:	2800      	cmp	r0, #0
 800a60c:	d108      	bne.n	800a620 <__smakebuf_r+0x44>
 800a60e:	220c      	movs	r2, #12
 800a610:	5ea3      	ldrsh	r3, [r4, r2]
 800a612:	059a      	lsls	r2, r3, #22
 800a614:	d4ef      	bmi.n	800a5f6 <__smakebuf_r+0x1a>
 800a616:	2203      	movs	r2, #3
 800a618:	4393      	bics	r3, r2
 800a61a:	431e      	orrs	r6, r3
 800a61c:	81a6      	strh	r6, [r4, #12]
 800a61e:	e7e4      	b.n	800a5ea <__smakebuf_r+0xe>
 800a620:	2380      	movs	r3, #128	; 0x80
 800a622:	89a2      	ldrh	r2, [r4, #12]
 800a624:	6020      	str	r0, [r4, #0]
 800a626:	4313      	orrs	r3, r2
 800a628:	81a3      	strh	r3, [r4, #12]
 800a62a:	9b00      	ldr	r3, [sp, #0]
 800a62c:	6120      	str	r0, [r4, #16]
 800a62e:	6163      	str	r3, [r4, #20]
 800a630:	9b01      	ldr	r3, [sp, #4]
 800a632:	2b00      	cmp	r3, #0
 800a634:	d00c      	beq.n	800a650 <__smakebuf_r+0x74>
 800a636:	0028      	movs	r0, r5
 800a638:	230e      	movs	r3, #14
 800a63a:	5ee1      	ldrsh	r1, [r4, r3]
 800a63c:	f000 f81e 	bl	800a67c <_isatty_r>
 800a640:	2800      	cmp	r0, #0
 800a642:	d005      	beq.n	800a650 <__smakebuf_r+0x74>
 800a644:	2303      	movs	r3, #3
 800a646:	89a2      	ldrh	r2, [r4, #12]
 800a648:	439a      	bics	r2, r3
 800a64a:	3b02      	subs	r3, #2
 800a64c:	4313      	orrs	r3, r2
 800a64e:	81a3      	strh	r3, [r4, #12]
 800a650:	89a3      	ldrh	r3, [r4, #12]
 800a652:	433b      	orrs	r3, r7
 800a654:	81a3      	strh	r3, [r4, #12]
 800a656:	e7ce      	b.n	800a5f6 <__smakebuf_r+0x1a>

0800a658 <_fstat_r>:
 800a658:	2300      	movs	r3, #0
 800a65a:	b570      	push	{r4, r5, r6, lr}
 800a65c:	4d06      	ldr	r5, [pc, #24]	; (800a678 <_fstat_r+0x20>)
 800a65e:	0004      	movs	r4, r0
 800a660:	0008      	movs	r0, r1
 800a662:	0011      	movs	r1, r2
 800a664:	602b      	str	r3, [r5, #0]
 800a666:	f7f8 fcc2 	bl	8002fee <_fstat>
 800a66a:	1c43      	adds	r3, r0, #1
 800a66c:	d103      	bne.n	800a676 <_fstat_r+0x1e>
 800a66e:	682b      	ldr	r3, [r5, #0]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d000      	beq.n	800a676 <_fstat_r+0x1e>
 800a674:	6023      	str	r3, [r4, #0]
 800a676:	bd70      	pop	{r4, r5, r6, pc}
 800a678:	200005a8 	.word	0x200005a8

0800a67c <_isatty_r>:
 800a67c:	2300      	movs	r3, #0
 800a67e:	b570      	push	{r4, r5, r6, lr}
 800a680:	4d06      	ldr	r5, [pc, #24]	; (800a69c <_isatty_r+0x20>)
 800a682:	0004      	movs	r4, r0
 800a684:	0008      	movs	r0, r1
 800a686:	602b      	str	r3, [r5, #0]
 800a688:	f7f8 fcbf 	bl	800300a <_isatty>
 800a68c:	1c43      	adds	r3, r0, #1
 800a68e:	d103      	bne.n	800a698 <_isatty_r+0x1c>
 800a690:	682b      	ldr	r3, [r5, #0]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d000      	beq.n	800a698 <_isatty_r+0x1c>
 800a696:	6023      	str	r3, [r4, #0]
 800a698:	bd70      	pop	{r4, r5, r6, pc}
 800a69a:	46c0      	nop			; (mov r8, r8)
 800a69c:	200005a8 	.word	0x200005a8

0800a6a0 <_init>:
 800a6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6a2:	46c0      	nop			; (mov r8, r8)
 800a6a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6a6:	bc08      	pop	{r3}
 800a6a8:	469e      	mov	lr, r3
 800a6aa:	4770      	bx	lr

0800a6ac <_fini>:
 800a6ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ae:	46c0      	nop			; (mov r8, r8)
 800a6b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6b2:	bc08      	pop	{r3}
 800a6b4:	469e      	mov	lr, r3
 800a6b6:	4770      	bx	lr
