<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: src/CMSIS/Device/ATMEL/sam3u/include/component/component_dmac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00888_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">component_dmac.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3U_DMAC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3U_DMAC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="a00106.html">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="a00106.html#a8618227a5845a8e6336ff0183ef3a408">   42</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="a00106.html#a8618227a5845a8e6336ff0183ef3a408">DMAC_SADDR</a>;     </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="a00106.html#a9bc3603e0b88d0467a4d178a3b3bb9d7">   43</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="a00106.html#a9bc3603e0b88d0467a4d178a3b3bb9d7">DMAC_DADDR</a>;     </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="a00106.html#a06d96c78c355c318fb5154c6a5282d16">   44</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="a00106.html#a06d96c78c355c318fb5154c6a5282d16">DMAC_DSCR</a>;      </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="a00106.html#afe6fccc4f456f8753c8bad4218cadd0c">   45</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="a00106.html#afe6fccc4f456f8753c8bad4218cadd0c">DMAC_CTRLA</a>;     </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="a00106.html#a6c5591b7ebc91b724a189ba8d96fd929">   46</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="a00106.html#a6c5591b7ebc91b724a189ba8d96fd929">DMAC_CTRLB</a>;     </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="a00106.html#aebbc16cb410376a56f4662dbe9b1fc25">   47</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="a00106.html#aebbc16cb410376a56f4662dbe9b1fc25">DMAC_CFG</a>;       </div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       Reserved1[4];</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;} <a class="code" href="a00106.html">DmacCh_num</a>;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="a01544.html#ga536908541afbe0573014be8b6e74aaeb">   51</a></span>&#160;<span class="preprocessor">#define DMACCH_NUM_NUMBER 4</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="a00105.html">   52</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="a00105.html#a73bf53c50e9440002185ad1126434532">   53</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="a00105.html#a73bf53c50e9440002185ad1126434532">DMAC_GCFG</a>;      </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="a00105.html#aa02304ed154f34799ad9cc280be2ea74">   54</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="a00105.html#aa02304ed154f34799ad9cc280be2ea74">DMAC_EN</a>;        </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="a00105.html#a8477e9b88b34c1a4ad404a3091ee5c05">   55</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="a00105.html#a8477e9b88b34c1a4ad404a3091ee5c05">DMAC_SREQ</a>;      </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="a00105.html#a7a5c5b825491f12c69ca1bf6a1381165">   56</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="a00105.html#a7a5c5b825491f12c69ca1bf6a1381165">DMAC_CREQ</a>;      </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="a00105.html#a63ddc7a604990bfbc76a8b8d796522dc">   57</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="a00105.html#a63ddc7a604990bfbc76a8b8d796522dc">DMAC_LAST</a>;      </div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       Reserved1[1];</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="a00105.html#a6b42fa9bf22c3fec72c8d06658deaca1">   59</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>       <a class="code" href="a00105.html#a6b42fa9bf22c3fec72c8d06658deaca1">DMAC_EBCIER</a>;    </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="a00105.html#a79c5267d50a015455d08a4477cc3847e">   60</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>       <a class="code" href="a00105.html#a79c5267d50a015455d08a4477cc3847e">DMAC_EBCIDR</a>;    </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="a00105.html#a3fcd04d97f01c343d120b145a45f593e">   61</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       <a class="code" href="a00105.html#a3fcd04d97f01c343d120b145a45f593e">DMAC_EBCIMR</a>;    </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="a00105.html#a60fd3bc339196033ea04efe322221ffa">   62</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       <a class="code" href="a00105.html#a60fd3bc339196033ea04efe322221ffa">DMAC_EBCISR</a>;    </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="a00105.html#a6cb798ecde266c267e6fffcd9cce29a6">   63</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>       <a class="code" href="a00105.html#a6cb798ecde266c267e6fffcd9cce29a6">DMAC_CHER</a>;      </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="a00105.html#af594998ac17673ae67e73bea5b27b09b">   64</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>       <a class="code" href="a00105.html#af594998ac17673ae67e73bea5b27b09b">DMAC_CHDR</a>;      </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="a00105.html#add831ff3bd1db67eacb3f5ee30b65d77">   65</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       <a class="code" href="a00105.html#add831ff3bd1db67eacb3f5ee30b65d77">DMAC_CHSR</a>;      </div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       Reserved2[2];</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="a00105.html#a39bed8f957927d4b4792bc468e731d4d">   67</a></span>&#160;  <a class="code" href="a00106.html">DmacCh_num</a>  DMAC_CH_NUM[<a class="code" href="a01544.html#ga536908541afbe0573014be8b6e74aaeb">DMACCH_NUM_NUMBER</a>]; </div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       Reserved3[66];</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="a00105.html#aab6c8b96c803ec51932ab9d6e2c50931">   69</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>       <a class="code" href="a00105.html#aab6c8b96c803ec51932ab9d6e2c50931">DMAC_WPMR</a>;      </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a00105.html#a4d279f9d72c8fb37d9d028c6e588643f">   70</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>       <a class="code" href="a00105.html#a4d279f9d72c8fb37d9d028c6e588643f">DMAC_WPSR</a>;      </div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;} <a class="code" href="a00105.html">Dmac</a>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* -------- DMAC_GCFG : (DMAC Offset: 0x000) DMAC Global Configuration Register -------- */</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="a01544.html#gaaa2c112b41c2e5f4fab6734f2b44e56d">   74</a></span>&#160;<span class="preprocessor">#define DMAC_GCFG_ARB_CFG (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="a01544.html#ga4d33d67f3f42448c85437cc95d094d6e">   75</a></span>&#160;<span class="preprocessor">#define   DMAC_GCFG_ARB_CFG_FIXED (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a01544.html#ga0cd9e4414f7312e7926d77f051078651">   76</a></span>&#160;<span class="preprocessor">#define   DMAC_GCFG_ARB_CFG_ROUND_ROBIN (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_EN : (DMAC Offset: 0x004) DMAC Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a01544.html#ga5fbbb4ef6830ed2bcd40531a302cd1a8">   78</a></span>&#160;<span class="preprocessor">#define DMAC_EN_ENABLE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_SREQ : (DMAC Offset: 0x008) DMAC Software Single Request Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="a01544.html#ga7cff42a71b82976fcf420f0469b396f4">   80</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_SSREQ0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="a01544.html#ga2b11b6e11af54dd55320a9cb52d43e64">   81</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_DSREQ0 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="a01544.html#ga5dacb628861c41c39281bf2f130b31dc">   82</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_SSREQ1 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a01544.html#ga750a57cd6513e41e965a6ef30a50963b">   83</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_DSREQ1 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="a01544.html#ga2f9d70e1d8043549bd735a80dad0adc1">   84</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_SSREQ2 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="a01544.html#gabbba0e577926425b7adc6f6c7da72206">   85</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_DSREQ2 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a01544.html#gaed432ad54b38066ae37b5e2c12b25c04">   86</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_SSREQ3 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a01544.html#ga5b0244fd11da0c906382589151e70a6d">   87</a></span>&#160;<span class="preprocessor">#define DMAC_SREQ_DSREQ3 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_CREQ : (DMAC Offset: 0x00C) DMAC Software Chunk Transfer Request Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a01544.html#ga4c7de77d62d213d7e03ba677029f4276">   89</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_SCREQ0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="a01544.html#ga69b7ee868edea722e072dd381af6ad8f">   90</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_DCREQ0 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a01544.html#gad6b9c53f3e09f953436a6588f68d862e">   91</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_SCREQ1 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="a01544.html#gab6b360c080c6d26a3f948166cb7f0ece">   92</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_DCREQ1 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="a01544.html#ga10136a20401e2afc9ce868357b99a377">   93</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_SCREQ2 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="a01544.html#gaa68125590ee44dd377c76caec41a19c7">   94</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_DCREQ2 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="a01544.html#ga3ead8667748249c7dc45375aa5455744">   95</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_SCREQ3 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="a01544.html#ga6c955b87cd582c80ec868f46c408aeb5">   96</a></span>&#160;<span class="preprocessor">#define DMAC_CREQ_DCREQ3 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_LAST : (DMAC Offset: 0x010) DMAC Software Last Transfer Flag Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="a01544.html#ga7173a61f3af8af6ae78f88f47d6056d1">   98</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_SLAST0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="a01544.html#ga5fe615e08fba5251660546cbb182a93f">   99</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_DLAST0 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="a01544.html#ga916f69c4ef0a54d779d50dc9153f5239">  100</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_SLAST1 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a01544.html#ga53668b0f523fc04b325a4221b186f614">  101</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_DLAST1 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="a01544.html#ga9bc95e6215e8a74da30cccf90ee84643">  102</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_SLAST2 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a01544.html#ga3a8ed7357a7ea2c4c10f705d37f5f6f2">  103</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_DLAST2 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="a01544.html#gac667102c6d60ac5029106729f46c97ac">  104</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_SLAST3 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="a01544.html#ga5d876b7becd34903ab6ef6125e986423">  105</a></span>&#160;<span class="preprocessor">#define DMAC_LAST_DLAST3 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_EBCIER : (DMAC Offset: 0x018) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register. -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a01544.html#ga95a253197a3ea1e30cc025e2a60e1180">  107</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_BTC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="a01544.html#ga609fb429a5acd9a91d1a1dbb0fad7c9a">  108</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_BTC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="a01544.html#ga565897577fe1780111ae628ef5e7db36">  109</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_BTC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="a01544.html#ga341e9414905f471df1aded89b0cc6366">  110</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_BTC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a01544.html#ga56c2c1c6de1a1b60daf1762151b0c215">  111</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_CBTC0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="a01544.html#gab1bca7bf5137c6d47cb57b2bca1f8a17">  112</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_CBTC1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="a01544.html#gaf28acfb242f52e9f8d1134bf53406a4f">  113</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_CBTC2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="a01544.html#gacf6d567a6c737668af1936ce393854d0">  114</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_CBTC3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a01544.html#ga7e4cb6a2bb05de9ec21edba65ac15614">  115</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_ERR0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="a01544.html#ga42a0bba4592212cad8b4ad29fe50ec89">  116</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_ERR1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="a01544.html#ga7485682d08233cebcb32c6d43d20bc04">  117</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_ERR2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="a01544.html#ga1c25b188893991201b0c0bf64b6afaf6">  118</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIER_ERR3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_EBCIDR : (DMAC Offset: 0x01C) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register. -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a01544.html#ga263f01cd9ef032583cd1fc265f1aad10">  120</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_BTC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="a01544.html#ga977fa1ebe94cbd90b79118093c6aeb8c">  121</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_BTC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="a01544.html#ga609c62456b0a3d3b316b11a5c79d7378">  122</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_BTC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="a01544.html#ga9406bbd3bd85383c7754087b33aecfac">  123</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_BTC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="a01544.html#gabebda27d2fd78ef8a859fb56d61b7809">  124</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_CBTC0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="a01544.html#gaec9b8f30ccaf3acb82bf12e00656d0a3">  125</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_CBTC1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="a01544.html#gabb5efc0f5997c6da19d55e54280feb1c">  126</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_CBTC2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="a01544.html#ga53991363dae1cf49db28b8f48e633eb1">  127</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_CBTC3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a01544.html#ga659a0987a1f39b7f31318bdf318d9f8e">  128</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_ERR0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a01544.html#gaf032a8c6e7437734d79c8a5bbfb94b12">  129</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_ERR1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="a01544.html#gaf8a4c3f77c1746433fa7aed15dc21210">  130</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_ERR2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a01544.html#ga90604d1869b8c9f87439ff6729016f28">  131</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIDR_ERR3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_EBCIMR : (DMAC Offset: 0x020) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register. -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a01544.html#gaf05c8dcecbc49de49fcffae23b7d7102">  133</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_BTC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="a01544.html#ga77323951aa0109c5bc2133c315626804">  134</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_BTC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a01544.html#ga0a51690ab78be6edc9b97de009b23fde">  135</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_BTC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="a01544.html#ga954d3f9176e5e2bc5bea4f5e186b986d">  136</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_BTC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a01544.html#gae36b21624e3d7aea28fcaed010ada2d0">  137</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_CBTC0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a01544.html#ga69b8263c139d6341bdc6b51a1faa362c">  138</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_CBTC1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="a01544.html#ga49ebaff12a572e91abf4c488573ab88a">  139</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_CBTC2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a01544.html#gaddeb64c1862d6a0155ffe93739854c8f">  140</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_CBTC3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a01544.html#ga73a3d0dccf7e288c3c1e074b35e78980">  141</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_ERR0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="a01544.html#ga80696944d426c81336223800e0fc2d12">  142</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_ERR1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="a01544.html#gaecc3962b6cb97d78b1598f40c47bf726">  143</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_ERR2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a01544.html#gae029f6fceea8c18334cf8b1c2707f5cc">  144</a></span>&#160;<span class="preprocessor">#define DMAC_EBCIMR_ERR3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_EBCISR : (DMAC Offset: 0x024) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register. -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="a01544.html#gadc632fd053db41d9b2641ef4b026952b">  146</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_BTC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="a01544.html#gaeaaaab3e57bc4bae6f81c7c432ad499e">  147</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_BTC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="a01544.html#ga40e631f01ae1060b4a3a858d58b2e27e">  148</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_BTC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a01544.html#ga014b1188232600f585d60a7378016a2a">  149</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_BTC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="a01544.html#ga5b4a19cd56620e8e78f94cb2a1eac101">  150</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_CBTC0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="a01544.html#ga2ee4b975715302bcee7dd6ab27c97b24">  151</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_CBTC1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="a01544.html#ga26eb9dbfaa15020d1d957392c6211d98">  152</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_CBTC2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="a01544.html#gad9493163de2b09130561fabfbf60190d">  153</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_CBTC3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="a01544.html#ga64100ebd23f6e6b95fe28327b4e1b93f">  154</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_ERR0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="a01544.html#ga53e283ddc9ba1aa1fd990c42ccebfff3">  155</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_ERR1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="a01544.html#gabddab9dc0089b9c61cc4c0a69a375d5b">  156</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_ERR2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="a01544.html#ga3062ef312996d2adc4b004c76ae61b1c">  157</a></span>&#160;<span class="preprocessor">#define DMAC_EBCISR_ERR3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_CHER : (DMAC Offset: 0x028) DMAC Channel Handler Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="a01544.html#gad0f3871fb5dcc35f59cd67aa448c7ef5">  159</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_ENA0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="a01544.html#ga2748194e2c1edaedce61306d4582a86d">  160</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_ENA1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a01544.html#gaca5a2b542f77dafbfc5aceef73e66999">  161</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_ENA2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="a01544.html#ga54d0e405108d8e66028bf287e20bb48e">  162</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_ENA3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="a01544.html#gac151c22754bff6414583813dcb7a0d3c">  163</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_SUSP0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="a01544.html#gafc6d66f122f11ac2e212f4fb75450f43">  164</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_SUSP1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="a01544.html#ga5b0231c0f90f1f4a253eba9dea28ffe5">  165</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_SUSP2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="a01544.html#ga227a79c0bbcd1f9916de3c8b72e03709">  166</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_SUSP3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="a01544.html#ga33c8755b623e631b74fa6c7989dd0618">  167</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_KEEP0 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="a01544.html#gaa5f6dab23eb6c2db67a0d314cbee0711">  168</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_KEEP1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="a01544.html#ga3d31e58672392f1f9bf7a198dec734bb">  169</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_KEEP2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="a01544.html#ga0c8af35eaecc4f495133c783fd2fb621">  170</a></span>&#160;<span class="preprocessor">#define DMAC_CHER_KEEP3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_CHDR : (DMAC Offset: 0x02C) DMAC Channel Handler Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="a01544.html#gad0ae0e89a6945240f85d30a0dd6013c3">  172</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_DIS0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="a01544.html#gaef93bde6788ddaf6e2fc86e00f19b12a">  173</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_DIS1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="a01544.html#gafc5a7c3f42c375376d766d5d947dee64">  174</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_DIS2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="a01544.html#ga20a8a1203da754eeb6b9de83385cf32c">  175</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_DIS3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="a01544.html#ga0866ce4af808e71c77d64724cbd148a8">  176</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_RES0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="a01544.html#ga9f183789d4c77f4389e6e4c1be003380">  177</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_RES1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="a01544.html#ga3beb9b700556e294faa4ae284eb77b44">  178</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_RES2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="a01544.html#gaf135a7de5f3f7a376049d2cab9ad0556">  179</a></span>&#160;<span class="preprocessor">#define DMAC_CHDR_RES3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_CHSR : (DMAC Offset: 0x030) DMAC Channel Handler Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="a01544.html#gad2f61ae1a5d7a505a0f84eb4c600e88d">  181</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_ENA0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="a01544.html#gae1357de4080782e9fc045117901c815c">  182</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_ENA1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="a01544.html#ga9613fbb57d5e138a20f753855005b9bb">  183</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_ENA2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="a01544.html#ga391f50e2d91a2141c71b74bc85733d6b">  184</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_ENA3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="a01544.html#gafbf0965b528d16a4590cbb657337eedf">  185</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_SUSP0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="a01544.html#ga9a6cff78c79dcae139f4bdb97e8dc4b0">  186</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_SUSP1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="a01544.html#ga9cb28e2afa8624a4c2c5778d85b92a82">  187</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_SUSP2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="a01544.html#ga92c4d6fd5d621c1e45ea1c4e49193627">  188</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_SUSP3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="a01544.html#ga209f630bc561af34466cd56b3e6d5774">  189</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_EMPT0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="a01544.html#ga831f8d544d1a194ee13295b3d2cf32e5">  190</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_EMPT1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="a01544.html#gaea0a72696ec918d2544ddbe058b568cb">  191</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_EMPT2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="a01544.html#gac922142c1badc96657e73c42c5f1306d">  192</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_EMPT3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="a01544.html#ga02abaa4c38a2df15d14a2cd3ffc8bf6a">  193</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_STAL0 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="a01544.html#gaaea10ab2198d21789b766ec121370824">  194</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_STAL1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="a01544.html#gaa73135235022f0ba38475251702155ed">  195</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_STAL2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="a01544.html#ga35072dc456963d2efd07241ddc202829">  196</a></span>&#160;<span class="preprocessor">#define DMAC_CHSR_STAL3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_SADDR : (DMAC Offset: N/A) DMAC Channel Source Address Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define DMAC_SADDR_SADDR_Pos 0</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="a01544.html#gace270a839cffba4395ede9319211413b">  199</a></span>&#160;<span class="preprocessor">#define DMAC_SADDR_SADDR_Msk (0xffffffffu &lt;&lt; DMAC_SADDR_SADDR_Pos) </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define DMAC_SADDR_SADDR(value) ((DMAC_SADDR_SADDR_Msk &amp; ((value) &lt;&lt; DMAC_SADDR_SADDR_Pos)))</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/* -------- DMAC_DADDR : (DMAC Offset: N/A) DMAC Channel Destination Address Register -------- */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define DMAC_DADDR_DADDR_Pos 0</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="a01544.html#gaa91c9301ebe1fd2c65df66aab2a521a5">  203</a></span>&#160;<span class="preprocessor">#define DMAC_DADDR_DADDR_Msk (0xffffffffu &lt;&lt; DMAC_DADDR_DADDR_Pos) </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define DMAC_DADDR_DADDR(value) ((DMAC_DADDR_DADDR_Msk &amp; ((value) &lt;&lt; DMAC_DADDR_DADDR_Pos)))</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* -------- DMAC_DSCR : (DMAC Offset: N/A) DMAC Channel Descriptor Address Register -------- */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define DMAC_DSCR_DSCR_Pos 2</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="a01544.html#gaeef4555bee2acc4808782ae4bbda9848">  207</a></span>&#160;<span class="preprocessor">#define DMAC_DSCR_DSCR_Msk (0x3fffffffu &lt;&lt; DMAC_DSCR_DSCR_Pos) </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define DMAC_DSCR_DSCR(value) ((DMAC_DSCR_DSCR_Msk &amp; ((value) &lt;&lt; DMAC_DSCR_DSCR_Pos)))</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* -------- DMAC_CTRLA : (DMAC Offset: N/A) DMAC Channel Control A Register -------- */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define DMAC_CTRLA_BTSIZE_Pos 0</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="a01544.html#ga06c1f36a08f605091c2a3e052e46e158">  211</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_BTSIZE_Msk (0xffffu &lt;&lt; DMAC_CTRLA_BTSIZE_Pos) </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define DMAC_CTRLA_BTSIZE(value) ((DMAC_CTRLA_BTSIZE_Msk &amp; ((value) &lt;&lt; DMAC_CTRLA_BTSIZE_Pos)))</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define DMAC_CTRLA_SCSIZE_Pos 16</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="a01544.html#ga6af20f92d29efa5353eb59aba920964c">  214</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_SCSIZE_Msk (0x7u &lt;&lt; DMAC_CTRLA_SCSIZE_Pos) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="a01544.html#gaef113a33d27d1b8a15c6ef41e179aabf">  215</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_1 (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="a01544.html#gaa1393cc0a5115ff900accdd3ee9ec91a">  216</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_4 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="a01544.html#ga7b7b4a5efcf24531b2e87dc416e1d15b">  217</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_8 (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="a01544.html#ga8ac7b249746f9e2652354e76037ae73b">  218</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_16 (0x3u &lt;&lt; 16) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="a01544.html#ga808beddf629b2f7518aae9e3f7de808b">  219</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_32 (0x4u &lt;&lt; 16) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="a01544.html#ga63ccb1ba1071e131672e15a0139784f9">  220</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_64 (0x5u &lt;&lt; 16) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="a01544.html#ga3712e6c42cfef7940661aa23d26bff86">  221</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_128 (0x6u &lt;&lt; 16) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="a01544.html#ga0f56d8330b81da9624378a439318c731">  222</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_256 (0x7u &lt;&lt; 16) </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define DMAC_CTRLA_DCSIZE_Pos 20</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="a01544.html#gaf7cadad0b791052bf41577d3b753558b">  224</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_DCSIZE_Msk (0x7u &lt;&lt; DMAC_CTRLA_DCSIZE_Pos) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="a01544.html#ga223d473331bb001a7ac12575efc8c10b">  225</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_1 (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="a01544.html#gab6962bc603bbec6136ac87e11345c73f">  226</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="a01544.html#gaa2f3c883d7c092af6f2fe2316b61e2b1">  227</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_8 (0x2u &lt;&lt; 20) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="a01544.html#ga6f5e838fa4bf07f2a943bb6d9504f0d5">  228</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_16 (0x3u &lt;&lt; 20) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="a01544.html#ga335ed456019f3fd92657e2456fa23e90">  229</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_32 (0x4u &lt;&lt; 20) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="a01544.html#ga5257f69f748f743d36720305500235e8">  230</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_64 (0x5u &lt;&lt; 20) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="a01544.html#gaefe54f0f9f662c1d03d723e1f74168f2">  231</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_128 (0x6u &lt;&lt; 20) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="a01544.html#ga39ce2824f4711be0a2c4df5fbcb26d14">  232</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_256 (0x7u &lt;&lt; 20) </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define DMAC_CTRLA_SRC_WIDTH_Pos 24</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="a01544.html#ga1e41dc0041ab74230541cf09901b9111">  234</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_SRC_WIDTH_Msk (0x3u &lt;&lt; DMAC_CTRLA_SRC_WIDTH_Pos) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="a01544.html#ga9de1243d437a2a781194aa3b0d089d75">  235</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SRC_WIDTH_BYTE (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="a01544.html#ga4b3eeb328d4df4b19273d41c84c5d9ee">  236</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SRC_WIDTH_HALF_WORD (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="a01544.html#ga658190cadbf1134f967caa14eae2d2ce">  237</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_SRC_WIDTH_WORD (0x2u &lt;&lt; 24) </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define DMAC_CTRLA_DST_WIDTH_Pos 28</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="a01544.html#ga58330215c8a4bed60151c3d3d0d28e2e">  239</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_DST_WIDTH_Msk (0x3u &lt;&lt; DMAC_CTRLA_DST_WIDTH_Pos) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="a01544.html#ga02987e5967f69a2413e09989ca37350a">  240</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DST_WIDTH_BYTE (0x0u &lt;&lt; 28) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="a01544.html#ga535b7fd0785f01354dcadb09d073a08c">  241</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DST_WIDTH_HALF_WORD (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="a01544.html#ga2179fd2e6afea8042296fe17cc8e6f6e">  242</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLA_DST_WIDTH_WORD (0x2u &lt;&lt; 28) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="a01544.html#gaa98cfa7a6dbb6fa6e7d2a3eddc8f59b1">  243</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLA_DONE (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_CTRLB : (DMAC Offset: N/A) DMAC Channel Control B Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="a01544.html#gadfb2033335e78d5dc65fb79296c20392">  245</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLB_SRC_DSCR (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="a01544.html#ga065ad3d98660b7f8100db1aac8435dff">  246</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_SRC_DSCR_FETCH_FROM_MEM (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="a01544.html#ga0d86a23590dd49c7e4531313b9854f00">  247</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_SRC_DSCR_FETCH_DISABLE (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="a01544.html#gaad55b963f84a77260df70abc4545a870">  248</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLB_DST_DSCR (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="a01544.html#ga04d807f28b31a8a9f248f69d7c67ce64">  249</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_DST_DSCR_FETCH_FROM_MEM (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="a01544.html#gaef8fe7c4ea8e192ea773e9f28bc80aa1">  250</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_DST_DSCR_FETCH_DISABLE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define DMAC_CTRLB_FC_Pos 21</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="a01544.html#ga309f524a033fa1e5ec3fe06464aaee46">  252</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLB_FC_Msk (0x7u &lt;&lt; DMAC_CTRLB_FC_Pos) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="a01544.html#gab756765458d3d8288f2250e98ec7d434">  253</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_FC_MEM2MEM_DMA_FC (0x0u &lt;&lt; 21) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="a01544.html#ga0cbfdf6fd91a34b75e244be9ea1de77a">  254</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_FC_MEM2PER_DMA_FC (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="a01544.html#gaa6509a7eb05b66cd2f7f8361bcebf60c">  255</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_FC_PER2MEM_DMA_FC (0x2u &lt;&lt; 21) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="a01544.html#ga1d69a0eb81204775bc82c4c2df5e138c">  256</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_FC_PER2PER_DMA_FC (0x3u &lt;&lt; 21) </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define DMAC_CTRLB_SRC_INCR_Pos 24</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="a01544.html#gaffea2039c257cdd12a46e15b97b12f40">  258</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLB_SRC_INCR_Msk (0x3u &lt;&lt; DMAC_CTRLB_SRC_INCR_Pos) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="a01544.html#ga719240a0afdfcbc3122994e2e7bc53e3">  259</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_SRC_INCR_INCREMENTING (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="a01544.html#ga2d0df00713c5fc409ca8d94381087385">  260</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_SRC_INCR_DECREMENTING (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="a01544.html#ga4656f7a70ade970dc0d911511d1969fa">  261</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_SRC_INCR_FIXED (0x2u &lt;&lt; 24) </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define DMAC_CTRLB_DST_INCR_Pos 28</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="a01544.html#ga95920cf24bd6515f28e41cdab877fee2">  263</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLB_DST_INCR_Msk (0x3u &lt;&lt; DMAC_CTRLB_DST_INCR_Pos) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="a01544.html#ga34fe3e18891a23780c1e0ec3f57fc04d">  264</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_DST_INCR_INCREMENTING (0x0u &lt;&lt; 28) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="a01544.html#ga4941b2f72636b3727ada7ac5f22589ce">  265</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_DST_INCR_DECREMENTING (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="a01544.html#gaf1b25d6c2b1c66bc02c9d12e5eff933a">  266</a></span>&#160;<span class="preprocessor">#define   DMAC_CTRLB_DST_INCR_FIXED (0x2u &lt;&lt; 28) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="a01544.html#gae0e0b149bf094a4022c28e94328efee2">  267</a></span>&#160;<span class="preprocessor">#define DMAC_CTRLB_IEN (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_CFG : (DMAC Offset: N/A) DMAC Channel Configuration Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define DMAC_CFG_SRC_PER_Pos 0</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="a01544.html#ga6a5fd3e8ef4ce82063f8e0c0076c4749">  270</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_SRC_PER_Msk (0xfu &lt;&lt; DMAC_CFG_SRC_PER_Pos) </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define DMAC_CFG_SRC_PER(value) ((DMAC_CFG_SRC_PER_Msk &amp; ((value) &lt;&lt; DMAC_CFG_SRC_PER_Pos)))</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define DMAC_CFG_DST_PER_Pos 4</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="a01544.html#gaa43a550df889336eed78aed1919b2888">  273</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_DST_PER_Msk (0xfu &lt;&lt; DMAC_CFG_DST_PER_Pos) </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define DMAC_CFG_DST_PER(value) ((DMAC_CFG_DST_PER_Msk &amp; ((value) &lt;&lt; DMAC_CFG_DST_PER_Pos)))</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="a01544.html#gaf4bc6334461f402b4085969a4ac501ae">  275</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_SRC_H2SEL (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="a01544.html#gaf20ccadc8cfc64a702be435a35091425">  276</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_SRC_H2SEL_SW (0x0u &lt;&lt; 9) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="a01544.html#ga5cf3ede2943653b39442a83a15151e2b">  277</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_SRC_H2SEL_HW (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="a01544.html#ga7a3bca23244f4da8ae5a9ce5f7808ba3">  278</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_DST_H2SEL (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="a01544.html#gad40eaa8dd3c49a5a8afc54a730e68345">  279</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_DST_H2SEL_SW (0x0u &lt;&lt; 13) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="a01544.html#gaf535564668c9426f59b1bb7c71f67092">  280</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_DST_H2SEL_HW (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="a01544.html#gaaa3121a78a6d53d800f837f19af780a5">  281</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_SOD (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="a01544.html#ga66bd85ce6c9e5ce8c1e43367e6511776">  282</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_SOD_DISABLE (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="a01544.html#ga7dfcdf9c05259322bf260f00aef7aae5">  283</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_SOD_ENABLE (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="a01544.html#ga8003a4af36f64dab25eacbd4d265c711">  284</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_LOCK_IF (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="a01544.html#ga7e82515241bb7ec09049e4c36b8d52d7">  285</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_LOCK_IF_DISABLE (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="a01544.html#gadb440b6c59f48f84947e2358d2de9c78">  286</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_LOCK_IF_ENABLE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="a01544.html#gafc131f2d39e3a57796e0d64eca650684">  287</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_LOCK_B (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="a01544.html#ga83c8de64bd2094f3f85f5c32aab93674">  288</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_LOCK_B_DISABLE (0x0u &lt;&lt; 21) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="a01544.html#ga408a1d2f873dc23e8781201fd4f44b09">  289</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_LOCK_IF_L (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="a01544.html#ga93b63f479db64c605f43fc9a7385138c">  290</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_LOCK_IF_L_CHUNK (0x0u &lt;&lt; 22) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="a01544.html#gafd0260392549d79500e5a8a7d4caa2f5">  291</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_LOCK_IF_L_BUFFER (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define DMAC_CFG_AHB_PROT_Pos 24</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="a01544.html#ga349c55688a8ea065685046cd6c6c2b2d">  293</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_AHB_PROT_Msk (0x7u &lt;&lt; DMAC_CFG_AHB_PROT_Pos) </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define DMAC_CFG_AHB_PROT(value) ((DMAC_CFG_AHB_PROT_Msk &amp; ((value) &lt;&lt; DMAC_CFG_AHB_PROT_Pos)))</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define DMAC_CFG_FIFOCFG_Pos 28</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="a01544.html#ga09b5527553046c35a62f74a889cc429a">  296</a></span>&#160;<span class="preprocessor">#define DMAC_CFG_FIFOCFG_Msk (0x3u &lt;&lt; DMAC_CFG_FIFOCFG_Pos) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="a01544.html#ga2dc1bc4832db8073d8ba4491d1c5ab98">  297</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_FIFOCFG_ALAP_CFG (0x0u &lt;&lt; 28) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="a01544.html#gae7bbd8064325fa33c219ef6246a563d1">  298</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_FIFOCFG_HALF_CFG (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="a01544.html#gadb840e12f281f5b5f62a2c05fbe72b03">  299</a></span>&#160;<span class="preprocessor">#define   DMAC_CFG_FIFOCFG_ASAP_CFG (0x2u &lt;&lt; 28) </span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DMAC_WPMR : (DMAC Offset: 0x1E4) DMAC Write Protect Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="a01544.html#ga31945368db96e08bef00d1f926b19fc7">  301</a></span>&#160;<span class="preprocessor">#define DMAC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define DMAC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="a01544.html#ga42fc9c651268784ddee9e1d3ccdd3fcb">  303</a></span>&#160;<span class="preprocessor">#define DMAC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; DMAC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define DMAC_WPMR_WPKEY(value) ((DMAC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; DMAC_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/* -------- DMAC_WPSR : (DMAC Offset: 0x1E8) DMAC Write Protect Status Register -------- */</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="a01544.html#gaa8b7342990897a9dca2ee84f7bd76ee9">  306</a></span>&#160;<span class="preprocessor">#define DMAC_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define DMAC_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="a01544.html#ga668f5e95acee78728f78ec88a894d410">  308</a></span>&#160;<span class="preprocessor">#define DMAC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; DMAC_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3U_DMAC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="a01544_html_ga536908541afbe0573014be8b6e74aaeb"><div class="ttname"><a href="a01544.html#ga536908541afbe0573014be8b6e74aaeb">DMACCH_NUM_NUMBER</a></div><div class="ttdeci">#define DMACCH_NUM_NUMBER</div><div class="ttdoc">Dmac hardware registers. </div><div class="ttdef"><b>Definition:</b> component_dmac.h:51</div></div>
<div class="ttc" id="a00105_html_a6cb798ecde266c267e6fffcd9cce29a6"><div class="ttname"><a href="a00105.html#a6cb798ecde266c267e6fffcd9cce29a6">Dmac::DMAC_CHER</a></div><div class="ttdeci">WoReg DMAC_CHER</div><div class="ttdoc">(Dmac Offset: 0x028) DMAC Channel Handler Enable Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:63</div></div>
<div class="ttc" id="a00105_html_a7a5c5b825491f12c69ca1bf6a1381165"><div class="ttname"><a href="a00105.html#a7a5c5b825491f12c69ca1bf6a1381165">Dmac::DMAC_CREQ</a></div><div class="ttdeci">RwReg DMAC_CREQ</div><div class="ttdoc">(Dmac Offset: 0x00C) DMAC Software Chunk Transfer Request Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:56</div></div>
<div class="ttc" id="a01300_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:54</div></div>
<div class="ttc" id="a00106_html_a8618227a5845a8e6336ff0183ef3a408"><div class="ttname"><a href="a00106.html#a8618227a5845a8e6336ff0183ef3a408">DmacCh_num::DMAC_SADDR</a></div><div class="ttdeci">RwReg DMAC_SADDR</div><div class="ttdoc">(DmacCh_num Offset: 0x0) DMAC Channel Source Address Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:42</div></div>
<div class="ttc" id="a00105_html_add831ff3bd1db67eacb3f5ee30b65d77"><div class="ttname"><a href="a00105.html#add831ff3bd1db67eacb3f5ee30b65d77">Dmac::DMAC_CHSR</a></div><div class="ttdeci">RoReg DMAC_CHSR</div><div class="ttdoc">(Dmac Offset: 0x030) DMAC Channel Handler Status Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:65</div></div>
<div class="ttc" id="a00105_html_a3fcd04d97f01c343d120b145a45f593e"><div class="ttname"><a href="a00105.html#a3fcd04d97f01c343d120b145a45f593e">Dmac::DMAC_EBCIMR</a></div><div class="ttdeci">RoReg DMAC_EBCIMR</div><div class="ttdoc">(Dmac Offset: 0x020) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer comp...</div><div class="ttdef"><b>Definition:</b> component_dmac.h:61</div></div>
<div class="ttc" id="a01300_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:53</div></div>
<div class="ttc" id="a00105_html_a60fd3bc339196033ea04efe322221ffa"><div class="ttname"><a href="a00105.html#a60fd3bc339196033ea04efe322221ffa">Dmac::DMAC_EBCISR</a></div><div class="ttdeci">RoReg DMAC_EBCISR</div><div class="ttdoc">(Dmac Offset: 0x024) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer comp...</div><div class="ttdef"><b>Definition:</b> component_dmac.h:62</div></div>
<div class="ttc" id="a00105_html_aab6c8b96c803ec51932ab9d6e2c50931"><div class="ttname"><a href="a00105.html#aab6c8b96c803ec51932ab9d6e2c50931">Dmac::DMAC_WPMR</a></div><div class="ttdeci">RwReg DMAC_WPMR</div><div class="ttdoc">(Dmac Offset: 0x1E4) DMAC Write Protect Mode Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:69</div></div>
<div class="ttc" id="a00106_html"><div class="ttname"><a href="a00106.html">DmacCh_num</a></div><div class="ttdoc">DmacCh_num hardware registers. </div><div class="ttdef"><b>Definition:</b> component_dmac.h:41</div></div>
<div class="ttc" id="a00105_html_a63ddc7a604990bfbc76a8b8d796522dc"><div class="ttname"><a href="a00105.html#a63ddc7a604990bfbc76a8b8d796522dc">Dmac::DMAC_LAST</a></div><div class="ttdeci">RwReg DMAC_LAST</div><div class="ttdoc">(Dmac Offset: 0x010) DMAC Software Last Transfer Flag Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:57</div></div>
<div class="ttc" id="a00105_html_a79c5267d50a015455d08a4477cc3847e"><div class="ttname"><a href="a00105.html#a79c5267d50a015455d08a4477cc3847e">Dmac::DMAC_EBCIDR</a></div><div class="ttdeci">WoReg DMAC_EBCIDR</div><div class="ttdoc">(Dmac Offset: 0x01C) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Comp...</div><div class="ttdef"><b>Definition:</b> component_dmac.h:60</div></div>
<div class="ttc" id="a00105_html"><div class="ttname"><a href="a00105.html">Dmac</a></div><div class="ttdef"><b>Definition:</b> component_dmac.h:52</div></div>
<div class="ttc" id="a00105_html_a73bf53c50e9440002185ad1126434532"><div class="ttname"><a href="a00105.html#a73bf53c50e9440002185ad1126434532">Dmac::DMAC_GCFG</a></div><div class="ttdeci">RwReg DMAC_GCFG</div><div class="ttdoc">(Dmac Offset: 0x000) DMAC Global Configuration Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:53</div></div>
<div class="ttc" id="a00105_html_a6b42fa9bf22c3fec72c8d06658deaca1"><div class="ttname"><a href="a00105.html#a6b42fa9bf22c3fec72c8d06658deaca1">Dmac::DMAC_EBCIER</a></div><div class="ttdeci">WoReg DMAC_EBCIER</div><div class="ttdoc">(Dmac Offset: 0x018) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Comp...</div><div class="ttdef"><b>Definition:</b> component_dmac.h:59</div></div>
<div class="ttc" id="a00106_html_afe6fccc4f456f8753c8bad4218cadd0c"><div class="ttname"><a href="a00106.html#afe6fccc4f456f8753c8bad4218cadd0c">DmacCh_num::DMAC_CTRLA</a></div><div class="ttdeci">RwReg DMAC_CTRLA</div><div class="ttdoc">(DmacCh_num Offset: 0xC) DMAC Channel Control A Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:45</div></div>
<div class="ttc" id="a00105_html_a4d279f9d72c8fb37d9d028c6e588643f"><div class="ttname"><a href="a00105.html#a4d279f9d72c8fb37d9d028c6e588643f">Dmac::DMAC_WPSR</a></div><div class="ttdeci">RoReg DMAC_WPSR</div><div class="ttdoc">(Dmac Offset: 0x1E8) DMAC Write Protect Status Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:70</div></div>
<div class="ttc" id="a01300_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:49</div></div>
<div class="ttc" id="a00105_html_af594998ac17673ae67e73bea5b27b09b"><div class="ttname"><a href="a00105.html#af594998ac17673ae67e73bea5b27b09b">Dmac::DMAC_CHDR</a></div><div class="ttdeci">WoReg DMAC_CHDR</div><div class="ttdoc">(Dmac Offset: 0x02C) DMAC Channel Handler Disable Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:64</div></div>
<div class="ttc" id="a00106_html_a6c5591b7ebc91b724a189ba8d96fd929"><div class="ttname"><a href="a00106.html#a6c5591b7ebc91b724a189ba8d96fd929">DmacCh_num::DMAC_CTRLB</a></div><div class="ttdeci">RwReg DMAC_CTRLB</div><div class="ttdoc">(DmacCh_num Offset: 0x10) DMAC Channel Control B Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:46</div></div>
<div class="ttc" id="a00105_html_aa02304ed154f34799ad9cc280be2ea74"><div class="ttname"><a href="a00105.html#aa02304ed154f34799ad9cc280be2ea74">Dmac::DMAC_EN</a></div><div class="ttdeci">RwReg DMAC_EN</div><div class="ttdoc">(Dmac Offset: 0x004) DMAC Enable Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:54</div></div>
<div class="ttc" id="a00106_html_a06d96c78c355c318fb5154c6a5282d16"><div class="ttname"><a href="a00106.html#a06d96c78c355c318fb5154c6a5282d16">DmacCh_num::DMAC_DSCR</a></div><div class="ttdeci">RwReg DMAC_DSCR</div><div class="ttdoc">(DmacCh_num Offset: 0x8) DMAC Channel Descriptor Address Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:44</div></div>
<div class="ttc" id="a00105_html_a8477e9b88b34c1a4ad404a3091ee5c05"><div class="ttname"><a href="a00105.html#a8477e9b88b34c1a4ad404a3091ee5c05">Dmac::DMAC_SREQ</a></div><div class="ttdeci">RwReg DMAC_SREQ</div><div class="ttdoc">(Dmac Offset: 0x008) DMAC Software Single Request Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:55</div></div>
<div class="ttc" id="a00106_html_aebbc16cb410376a56f4662dbe9b1fc25"><div class="ttname"><a href="a00106.html#aebbc16cb410376a56f4662dbe9b1fc25">DmacCh_num::DMAC_CFG</a></div><div class="ttdeci">RwReg DMAC_CFG</div><div class="ttdoc">(DmacCh_num Offset: 0x14) DMAC Channel Configuration Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:47</div></div>
<div class="ttc" id="a00106_html_a9bc3603e0b88d0467a4d178a3b3bb9d7"><div class="ttname"><a href="a00106.html#a9bc3603e0b88d0467a4d178a3b3bb9d7">DmacCh_num::DMAC_DADDR</a></div><div class="ttdeci">RwReg DMAC_DADDR</div><div class="ttdoc">(DmacCh_num Offset: 0x4) DMAC Channel Destination Address Register </div><div class="ttdef"><b>Definition:</b> component_dmac.h:43</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aa91b471be3929d389112c1a38461b52.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_229331c2a0f67b9540d04d63b18e09c4.html">Device</a></li><li class="navelem"><a class="el" href="dir_6611863d838e2554ab277020077e2f0c.html">ATMEL</a></li><li class="navelem"><a class="el" href="dir_981676299a672802ec931b28a1bc41bd.html">sam3u</a></li><li class="navelem"><a class="el" href="dir_1f00365237d0e4acfed0aed2e99cdca7.html">include</a></li><li class="navelem"><a class="el" href="dir_fac242330207623ba6b82fc4a86c9c02.html">component</a></li><li class="navelem"><b>component_dmac.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
