0.6
2018.2
Jun 14 2018
20:41:02
E:/sandy/projects/co 2/pci/PCI13_12/PCI13_12.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/sandy/projects/co 2/pci/PCI13_12/PCI13_12.srcs/sources_1/new/master1.v,1545921462,verilog,,,,DEVICE;tb,,,,,,,,
