// Seed: 978397663
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  assign module_1.id_0 = 0;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output uwire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_19;
  assign id_9 = 1 || id_8;
  wire  id_20;
  wire  id_21;
  logic id_22;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input uwire id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply0 id_5,
    output wire id_6,
    input tri1 id_7,
    output tri id_8,
    input supply1 id_9,
    input supply1 id_10
    , id_16,
    input wand id_11,
    input uwire id_12,
    output uwire id_13,
    output wire id_14
);
  wire  id_17;
  logic id_18 = -1 == id_7;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18,
      id_16,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_16,
      id_16,
      id_17,
      id_17,
      id_16,
      id_16,
      id_18
  );
  assign id_16 = id_4;
endmodule
