14:20:14 INFO  : Registering command handlers for SDK TCF services
14:20:16 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\LAB04_HW\LAB04_HW.sdk\temp_xsdb_launch_script.tcl
14:20:20 INFO  : XSCT server has started successfully.
14:20:20 INFO  : Successfully done setting XSCT server connection channel  
14:20:25 INFO  : Successfully done setting SDK workspace  
14:20:25 INFO  : Processing command line option -hwspec D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper.hdf.
16:16:01 INFO  : Registering command handlers for SDK TCF services
16:16:01 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\LAB04_HW\LAB04_HW.sdk\temp_xsdb_launch_script.tcl
16:16:03 INFO  : XSCT server has started successfully.
16:16:04 INFO  : Processing command line option -hwspec D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper.hdf.
16:16:04 INFO  : Successfully done setting XSCT server connection channel  
16:16:04 INFO  : Successfully done setting SDK workspace  
16:16:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:16:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1567671160420,  Project:1567664267694
16:16:07 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper.hdf.
16:16:07 INFO  : Copied contents of D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:16:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:16:13 INFO  : 
16:16:13 INFO  : Updating hardware inferred compiler options for arithemetic.
16:17:33 INFO  : Clearing existing target manager status.
17:29:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:05 INFO  : 'jtag frequency' command is executed.
17:29:05 INFO  : Sourcing of 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:29:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:08 INFO  : Context for 'APU' is selected.
17:29:08 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:29:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:08 INFO  : Context for 'APU' is selected.
17:29:08 INFO  : 'stop' command is executed.
17:29:08 INFO  : 'ps7_init' command is executed.
17:29:08 INFO  : 'ps7_post_config' command is executed.
17:29:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:29:08 INFO  : Disconnected from the channel tcfchan#1.
17:29:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:45 INFO  : 'jtag frequency' command is executed.
17:29:45 INFO  : Sourcing of 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:29:47 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:47 INFO  : Context for 'APU' is selected.
17:29:49 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:29:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:50 INFO  : Context for 'APU' is selected.
17:29:50 INFO  : 'stop' command is executed.
17:29:50 INFO  : 'ps7_init' command is executed.
17:29:50 INFO  : 'ps7_post_config' command is executed.
17:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:50 INFO  : The application 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/arithemetic/Debug/arithemetic.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB04_HW/LAB04_HW.sdk/arithemetic/Debug/arithemetic.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:50 INFO  : 'con' command is executed.
17:29:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:29:50 INFO  : Disconnected from the channel tcfchan#2.
17:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:49:36 INFO  : 'jtag frequency' command is executed.
17:49:36 INFO  : Sourcing of 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:49:38 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:49:38 INFO  : Context for 'APU' is selected.
17:49:38 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:49:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:38 INFO  : Context for 'APU' is selected.
17:49:38 INFO  : 'stop' command is executed.
17:49:39 INFO  : 'ps7_init' command is executed.
17:49:39 INFO  : 'ps7_post_config' command is executed.
17:49:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:49:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:39 INFO  : The application 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/arithemetic/Debug/arithemetic.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB04_HW/LAB04_HW.sdk/arithemetic/Debug/arithemetic.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:39 INFO  : 'con' command is executed.
17:49:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:49:39 INFO  : Disconnected from the channel tcfchan#3.
17:54:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:54:15 INFO  : 'jtag frequency' command is executed.
17:54:15 INFO  : Sourcing of 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:54:17 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:54:17 INFO  : Context for 'APU' is selected.
17:54:17 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:54:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:17 INFO  : Context for 'APU' is selected.
17:54:17 INFO  : 'stop' command is executed.
17:54:17 INFO  : 'ps7_init' command is executed.
17:54:17 INFO  : 'ps7_post_config' command is executed.
17:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:18 INFO  : The application 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/arithemetic/Debug/arithemetic.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB04_HW/LAB04_HW.sdk/arithemetic/Debug/arithemetic.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:18 INFO  : 'con' command is executed.
17:54:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:54:18 INFO  : Disconnected from the channel tcfchan#4.
13:13:01 INFO  : Registering command handlers for SDK TCF services
13:13:03 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\LAB04_HW\LAB04_HW.sdk\temp_xsdb_launch_script.tcl
13:13:08 INFO  : XSCT server has started successfully.
13:13:09 INFO  : Successfully done setting XSCT server connection channel  
13:13:14 INFO  : Successfully done setting SDK workspace  
13:13:14 INFO  : Processing command line option -hwspec D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper.hdf.
13:13:14 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
