{
  "module_name": "rtl8225.c",
  "hash_id": "5739975ab8bfa0b926c533d56c63716ccadaa58bb7705c1d9f03357ce50e882b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtl818x/rtl8180/rtl8225.c",
  "human_readable_source": "\n\n \n\n#include <linux/pci.h>\n#include <linux/delay.h>\n#include <net/mac80211.h>\n\n#include \"rtl8180.h\"\n#include \"rtl8225.h\"\n\nstatic void rtl8225_write(struct ieee80211_hw *dev, u8 addr, u16 data)\n{\n\tstruct rtl8180_priv *priv = dev->priv;\n\tu16 reg80, reg84, reg82;\n\tu32 bangdata;\n\tint i;\n\n\tbangdata = (data << 4) | (addr & 0xf);\n\n\treg80 = rtl818x_ioread16(priv, &priv->map->RFPinsOutput) & 0xfff3;\n\treg82 = rtl818x_ioread16(priv, &priv->map->RFPinsEnable);\n\n\trtl818x_iowrite16(priv, &priv->map->RFPinsEnable, reg82 | 0x7);\n\n\treg84 = rtl818x_ioread16(priv, &priv->map->RFPinsSelect);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsSelect, reg84 | 0x7 | 0x400);\n\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\tudelay(10);\n\n\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, reg80 | (1 << 2));\n\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\tudelay(2);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, reg80);\n\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\tudelay(10);\n\n\tfor (i = 15; i >= 0; i--) {\n\t\tu16 reg = reg80;\n\n\t\tif (bangdata & (1 << i))\n\t\t\treg |= 1;\n\n\t\tif (i & 1)\n\t\t\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, reg);\n\n\t\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, reg | (1 << 1));\n\t\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, reg | (1 << 1));\n\n\t\tif (!(i & 1))\n\t\t\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, reg);\n\t}\n\n\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, reg80 | (1 << 2));\n\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\tudelay(10);\n\n\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, reg80 | (1 << 2));\n\trtl818x_iowrite16(priv, &priv->map->RFPinsSelect, reg84 | 0x400);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x1FFF);\n}\n\nstatic u16 rtl8225_read(struct ieee80211_hw *dev, u8 addr)\n{\n\tstruct rtl8180_priv *priv = dev->priv;\n\tu16 reg80, reg82, reg84, out;\n\tint i;\n\n\treg80 = rtl818x_ioread16(priv, &priv->map->RFPinsOutput);\n\treg82 = rtl818x_ioread16(priv, &priv->map->RFPinsEnable);\n\treg84 = rtl818x_ioread16(priv, &priv->map->RFPinsSelect) | 0x400;\n\n\treg80 &= ~0xF;\n\n\trtl818x_iowrite16(priv, &priv->map->RFPinsEnable, reg82 | 0x000F);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsSelect, reg84 | 0x000F);\n\n\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, reg80 | (1 << 2));\n\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\tudelay(4);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, reg80);\n\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\tudelay(5);\n\n\tfor (i = 4; i >= 0; i--) {\n\t\tu16 reg = reg80 | ((addr >> i) & 1);\n\n\t\tif (!(i & 1)) {\n\t\t\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, reg);\n\t\t\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\t\t\tudelay(1);\n\t\t}\n\n\t\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput,\n\t\t\t\t  reg | (1 << 1));\n\t\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\t\tudelay(2);\n\t\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput,\n\t\t\t\t  reg | (1 << 1));\n\t\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\t\tudelay(2);\n\n\t\tif (i & 1) {\n\t\t\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, reg);\n\t\t\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\t\t\tudelay(1);\n\t\t}\n\t}\n\n\trtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x000E);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsSelect, 0x040E);\n\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput,\n\t\t\t  reg80 | (1 << 3) | (1 << 1));\n\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\tudelay(2);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput,\n\t\t\t  reg80 | (1 << 3));\n\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\tudelay(2);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput,\n\t\t\t  reg80 | (1 << 3));\n\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\tudelay(2);\n\n\tout = 0;\n\tfor (i = 11; i >= 0; i--) {\n\t\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput,\n\t\t\t\t  reg80 | (1 << 3));\n\t\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\t\tudelay(1);\n\t\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput,\n\t\t\t\t  reg80 | (1 << 3) | (1 << 1));\n\t\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\t\tudelay(2);\n\t\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput,\n\t\t\t\t  reg80 | (1 << 3) | (1 << 1));\n\t\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\t\tudelay(2);\n\t\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput,\n\t\t\t\t  reg80 | (1 << 3) | (1 << 1));\n\t\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\t\tudelay(2);\n\n\t\tif (rtl818x_ioread16(priv, &priv->map->RFPinsInput) & (1 << 1))\n\t\t\tout |= 1 << i;\n\n\t\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput,\n\t\t\t\t  reg80 | (1 << 3));\n\t\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\t\tudelay(2);\n\t}\n\n\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput,\n\t\t\t  reg80 | (1 << 3) | (1 << 2));\n\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\tudelay(2);\n\n\trtl818x_iowrite16(priv, &priv->map->RFPinsEnable, reg82);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsSelect, reg84);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, 0x03A0);\n\n\treturn out;\n}\n\nstatic const u16 rtl8225bcd_rxgain[] = {\n\t0x0400, 0x0401, 0x0402, 0x0403, 0x0404, 0x0405, 0x0408, 0x0409,\n\t0x040a, 0x040b, 0x0502, 0x0503, 0x0504, 0x0505, 0x0540, 0x0541,\n\t0x0542, 0x0543, 0x0544, 0x0545, 0x0580, 0x0581, 0x0582, 0x0583,\n\t0x0584, 0x0585, 0x0588, 0x0589, 0x058a, 0x058b, 0x0643, 0x0644,\n\t0x0645, 0x0680, 0x0681, 0x0682, 0x0683, 0x0684, 0x0685, 0x0688,\n\t0x0689, 0x068a, 0x068b, 0x068c, 0x0742, 0x0743, 0x0744, 0x0745,\n\t0x0780, 0x0781, 0x0782, 0x0783, 0x0784, 0x0785, 0x0788, 0x0789,\n\t0x078a, 0x078b, 0x078c, 0x078d, 0x0790, 0x0791, 0x0792, 0x0793,\n\t0x0794, 0x0795, 0x0798, 0x0799, 0x079a, 0x079b, 0x079c, 0x079d,\n\t0x07a0, 0x07a1, 0x07a2, 0x07a3, 0x07a4, 0x07a5, 0x07a8, 0x07a9,\n\t0x07aa, 0x07ab, 0x07ac, 0x07ad, 0x07b0, 0x07b1, 0x07b2, 0x07b3,\n\t0x07b4, 0x07b5, 0x07b8, 0x07b9, 0x07ba, 0x07bb, 0x07bb\n};\n\nstatic const u8 rtl8225_agc[] = {\n\t0x9e, 0x9e, 0x9e, 0x9e, 0x9e, 0x9e, 0x9e, 0x9e,\n\t0x9d, 0x9c, 0x9b, 0x9a, 0x99, 0x98, 0x97, 0x96,\n\t0x95, 0x94, 0x93, 0x92, 0x91, 0x90, 0x8f, 0x8e,\n\t0x8d, 0x8c, 0x8b, 0x8a, 0x89, 0x88, 0x87, 0x86,\n\t0x85, 0x84, 0x83, 0x82, 0x81, 0x80, 0x3f, 0x3e,\n\t0x3d, 0x3c, 0x3b, 0x3a, 0x39, 0x38, 0x37, 0x36,\n\t0x35, 0x34, 0x33, 0x32, 0x31, 0x30, 0x2f, 0x2e,\n\t0x2d, 0x2c, 0x2b, 0x2a, 0x29, 0x28, 0x27, 0x26,\n\t0x25, 0x24, 0x23, 0x22, 0x21, 0x20, 0x1f, 0x1e,\n\t0x1d, 0x1c, 0x1b, 0x1a, 0x19, 0x18, 0x17, 0x16,\n\t0x15, 0x14, 0x13, 0x12, 0x11, 0x10, 0x0f, 0x0e,\n\t0x0d, 0x0c, 0x0b, 0x0a, 0x09, 0x08, 0x07, 0x06,\n\t0x05, 0x04, 0x03, 0x02, 0x01, 0x01, 0x01, 0x01,\n\t0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01,\n\t0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01,\n\t0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01\n};\n\nstatic const u8 rtl8225_gain[] = {\n\t0x23, 0x88, 0x7c, 0xa5,  \n\t0x23, 0x88, 0x7c, 0xb5,  \n\t0x23, 0x88, 0x7c, 0xc5,  \n\t0x33, 0x80, 0x79, 0xc5,  \n\t0x43, 0x78, 0x76, 0xc5,  \n\t0x53, 0x60, 0x73, 0xc5,  \n\t0x63, 0x58, 0x70, 0xc5,  \n};\n\nstatic const u8 rtl8225_threshold[] = {\n\t0x8d, 0x8d, 0x8d, 0x8d, 0x9d, 0xad, 0xbd\n};\n\nstatic const u8 rtl8225_tx_gain_cck_ofdm[] = {\n\t0x02, 0x06, 0x0e, 0x1e, 0x3e, 0x7e\n};\n\nstatic const u8 rtl8225_tx_power_cck[] = {\n\t0x18, 0x17, 0x15, 0x11, 0x0c, 0x08, 0x04, 0x02,\n\t0x1b, 0x1a, 0x17, 0x13, 0x0e, 0x09, 0x04, 0x02,\n\t0x1f, 0x1e, 0x1a, 0x15, 0x10, 0x0a, 0x05, 0x02,\n\t0x22, 0x21, 0x1d, 0x18, 0x11, 0x0b, 0x06, 0x02,\n\t0x26, 0x25, 0x21, 0x1b, 0x14, 0x0d, 0x06, 0x03,\n\t0x2b, 0x2a, 0x25, 0x1e, 0x16, 0x0e, 0x07, 0x03\n};\n\nstatic const u8 rtl8225_tx_power_cck_ch14[] = {\n\t0x18, 0x17, 0x15, 0x0c, 0x00, 0x00, 0x00, 0x00,\n\t0x1b, 0x1a, 0x17, 0x0e, 0x00, 0x00, 0x00, 0x00,\n\t0x1f, 0x1e, 0x1a, 0x0f, 0x00, 0x00, 0x00, 0x00,\n\t0x22, 0x21, 0x1d, 0x11, 0x00, 0x00, 0x00, 0x00,\n\t0x26, 0x25, 0x21, 0x13, 0x00, 0x00, 0x00, 0x00,\n\t0x2b, 0x2a, 0x25, 0x15, 0x00, 0x00, 0x00, 0x00\n};\n\nstatic const u8 rtl8225_tx_power_ofdm[] = {\n\t0x80, 0x90, 0xa2, 0xb5, 0xcb, 0xe4\n};\n\nstatic const u32 rtl8225_chan[] = {\n\t0x085c, 0x08dc, 0x095c, 0x09dc, 0x0a5c, 0x0adc, 0x0b5c,\n\t0x0bdc, 0x0c5c, 0x0cdc, 0x0d5c, 0x0ddc, 0x0e5c, 0x0f72\n};\n\nstatic void rtl8225_rf_set_tx_power(struct ieee80211_hw *dev, int channel)\n{\n\tstruct rtl8180_priv *priv = dev->priv;\n\tu8 cck_power, ofdm_power;\n\tconst u8 *tmp;\n\tu32 reg;\n\tint i;\n\n\tcck_power = priv->channels[channel - 1].hw_value & 0xFF;\n\tofdm_power = priv->channels[channel - 1].hw_value >> 8;\n\n\tcck_power = min(cck_power, (u8)35);\n\tofdm_power = min(ofdm_power, (u8)35);\n\n\trtl818x_iowrite8(priv, &priv->map->TX_GAIN_CCK,\n\t\t\t rtl8225_tx_gain_cck_ofdm[cck_power / 6] >> 1);\n\n\tif (channel == 14)\n\t\ttmp = &rtl8225_tx_power_cck_ch14[(cck_power % 6) * 8];\n\telse\n\t\ttmp = &rtl8225_tx_power_cck[(cck_power % 6) * 8];\n\n\tfor (i = 0; i < 8; i++)\n\t\trtl8225_write_phy_cck(dev, 0x44 + i, *tmp++);\n\n\tmsleep(1);  \n\n\t \n\t \n\trtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);\n\treg = rtl818x_ioread8(priv, &priv->map->CONFIG3);\n\trtl818x_iowrite8(priv, &priv->map->CONFIG3, reg | RTL818X_CONFIG3_ANAPARAM_WRITE);\n\trtl818x_iowrite32(priv, &priv->map->ANAPARAM2, RTL8225_ANAPARAM2_ON);\n\trtl818x_iowrite8(priv, &priv->map->CONFIG3, reg & ~RTL818X_CONFIG3_ANAPARAM_WRITE);\n\trtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);\n\n\trtl818x_iowrite8(priv, &priv->map->TX_GAIN_OFDM,\n\t\t\t rtl8225_tx_gain_cck_ofdm[ofdm_power/6] >> 1);\n\n\ttmp = &rtl8225_tx_power_ofdm[ofdm_power % 6];\n\n\trtl8225_write_phy_ofdm(dev, 5, *tmp);\n\trtl8225_write_phy_ofdm(dev, 7, *tmp);\n\n\tmsleep(1);\n}\n\nstatic void rtl8225_rf_init(struct ieee80211_hw *dev)\n{\n\tstruct rtl8180_priv *priv = dev->priv;\n\tint i;\n\n\trtl8180_set_anaparam(priv, RTL8225_ANAPARAM_ON);\n\n\t \n\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, 0x0480);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x1FFF);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsSelect, 0x0488);\n\trtl818x_iowrite8(priv, &priv->map->GP_ENABLE, 0);\n\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\tmsleep(200);\t \n\trtl818x_iowrite8(priv, &priv->map->GP_ENABLE, 0xFF & ~(1 << 6));\n\n\trtl818x_iowrite32(priv, &priv->map->RF_TIMING, 0x000a8008);\n\n\t \n\trtl818x_ioread16(priv, &priv->map->BRSR);\n\trtl818x_iowrite16(priv, &priv->map->BRSR, 0xFFFF);\n\trtl818x_iowrite32(priv, &priv->map->RF_PARA, 0x00100044);\n\trtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);\n\trtl818x_iowrite8(priv, &priv->map->CONFIG3, 0x44);\n\trtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);\n\n\trtl8225_write(dev, 0x0, 0x067);\n\trtl8225_write(dev, 0x1, 0xFE0);\n\trtl8225_write(dev, 0x2, 0x44D);\n\trtl8225_write(dev, 0x3, 0x441);\n\trtl8225_write(dev, 0x4, 0x8BE);\n\trtl8225_write(dev, 0x5, 0xBF0);\t\t \n\trtl8225_write(dev, 0x6, 0xAE6);\n\trtl8225_write(dev, 0x7, rtl8225_chan[0]);\n\trtl8225_write(dev, 0x8, 0x01F);\n\trtl8225_write(dev, 0x9, 0x334);\n\trtl8225_write(dev, 0xA, 0xFD4);\n\trtl8225_write(dev, 0xB, 0x391);\n\trtl8225_write(dev, 0xC, 0x050);\n\trtl8225_write(dev, 0xD, 0x6DB);\n\trtl8225_write(dev, 0xE, 0x029);\n\trtl8225_write(dev, 0xF, 0x914); msleep(1);\n\n\trtl8225_write(dev, 0x2, 0xC4D); msleep(100);\n\n\trtl8225_write(dev, 0x0, 0x127);\n\n\tfor (i = 0; i < ARRAY_SIZE(rtl8225bcd_rxgain); i++) {\n\t\trtl8225_write(dev, 0x1, i + 1);\n\t\trtl8225_write(dev, 0x2, rtl8225bcd_rxgain[i]);\n\t}\n\n\trtl8225_write(dev, 0x0, 0x027);\n\trtl8225_write(dev, 0x0, 0x22F);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x1FFF);\n\n\tfor (i = 0; i < ARRAY_SIZE(rtl8225_agc); i++) {\n\t\trtl8225_write_phy_ofdm(dev, 0xB, rtl8225_agc[i]);\n\t\tmsleep(1);\n\t\trtl8225_write_phy_ofdm(dev, 0xA, 0x80 + i);\n\t\tmsleep(1);\n\t}\n\n\tmsleep(1);\n\n\trtl8225_write_phy_ofdm(dev, 0x00, 0x01); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x01, 0x02); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x02, 0x62); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x03, 0x00); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x04, 0x00); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x05, 0x00); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x06, 0x00); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x07, 0x00); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x08, 0x00); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x09, 0xfe); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x0a, 0x09); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x0b, 0x80); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x0c, 0x01); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x0e, 0xd3); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x0f, 0x38); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x10, 0x84); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x11, 0x03); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x12, 0x20); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x13, 0x20); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x14, 0x00); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x15, 0x40); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x16, 0x00); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x17, 0x40); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x18, 0xef); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x19, 0x19); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x1a, 0x20); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x1b, 0x76); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x1c, 0x04); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x1e, 0x95); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x1f, 0x75); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x20, 0x1f); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x21, 0x27); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x22, 0x16); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x24, 0x46); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x25, 0x20); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x26, 0x90); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x27, 0x88); msleep(1);\n\n\trtl8225_write_phy_cck(dev, 0x00, 0x98); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x03, 0x20); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x04, 0x7e); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x05, 0x12); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x06, 0xfc); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x07, 0x78); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x08, 0x2e); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x10, 0x93); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x11, 0x88); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x12, 0x47); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x13, 0xd0);\n\trtl8225_write_phy_cck(dev, 0x19, 0x00);\n\trtl8225_write_phy_cck(dev, 0x1a, 0xa0);\n\trtl8225_write_phy_cck(dev, 0x1b, 0x08);\n\trtl8225_write_phy_cck(dev, 0x40, 0x86);\n\trtl8225_write_phy_cck(dev, 0x41, 0x8d); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x42, 0x15); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x43, 0x18); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x44, 0x1f); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x45, 0x1e); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x46, 0x1a); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x47, 0x15); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x48, 0x10); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x49, 0x0a); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x4a, 0x05); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x4b, 0x02); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x4c, 0x05); msleep(1);\n\n\trtl818x_iowrite8(priv, &priv->map->TESTR, 0x0D); msleep(1);\n\n\trtl8225_rf_set_tx_power(dev, 1);\n\n\t \n\trtl8225_write_phy_cck(dev, 0x10, 0x9b); msleep(1);\t \n\trtl8225_write_phy_ofdm(dev, 0x26, 0x90); msleep(1);\t \n\n\trtl818x_iowrite8(priv, &priv->map->TX_ANTENNA, 0x03);\t \n\tmsleep(1);\n\trtl818x_iowrite32(priv, (__le32 __iomem *)((void __iomem *)priv->map + 0x94), 0x15c00002);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x1FFF);\n\n\trtl8225_write(dev, 0x0c, 0x50);\n\t \n\trtl8225_write_phy_ofdm(dev, 0x0d, rtl8225_gain[4 * 4]);\n\trtl8225_write_phy_ofdm(dev, 0x23, rtl8225_gain[4 * 4 + 1]);\n\trtl8225_write_phy_ofdm(dev, 0x1b, rtl8225_gain[4 * 4 + 2]);\n\trtl8225_write_phy_ofdm(dev, 0x1d, rtl8225_gain[4 * 4 + 3]);\n\t \n\trtl8225_write_phy_cck(dev, 0x41, rtl8225_threshold[0]);\n}\n\nstatic const u8 rtl8225z2_tx_power_cck_ch14[] = {\n\t0x36, 0x35, 0x2e, 0x1b, 0x00, 0x00, 0x00, 0x00\n};\n\nstatic const u8 rtl8225z2_tx_power_cck_B[] = {\n\t0x30, 0x2f, 0x29, 0x21, 0x19, 0x10, 0x08, 0x04\n};\n\nstatic const u8 rtl8225z2_tx_power_cck_A[] = {\n\t0x33, 0x32, 0x2b, 0x23, 0x1a, 0x11, 0x08, 0x04\n};\n\nstatic const u8 rtl8225z2_tx_power_cck[] = {\n\t0x36, 0x35, 0x2e, 0x25, 0x1c, 0x12, 0x09, 0x04\n};\n\nstatic void rtl8225z2_rf_set_tx_power(struct ieee80211_hw *dev, int channel)\n{\n\tstruct rtl8180_priv *priv = dev->priv;\n\tu8 cck_power, ofdm_power;\n\tconst u8 *tmp;\n\tint i;\n\n\tcck_power = priv->channels[channel - 1].hw_value & 0xFF;\n\tofdm_power = priv->channels[channel - 1].hw_value >> 8;\n\n\tif (channel == 14)\n\t\ttmp = rtl8225z2_tx_power_cck_ch14;\n\telse if (cck_power == 12)\n\t\ttmp = rtl8225z2_tx_power_cck_B;\n\telse if (cck_power == 13)\n\t\ttmp = rtl8225z2_tx_power_cck_A;\n\telse\n\t\ttmp = rtl8225z2_tx_power_cck;\n\n\tfor (i = 0; i < 8; i++)\n\t\trtl8225_write_phy_cck(dev, 0x44 + i, *tmp++);\n\n\tcck_power = min(cck_power, (u8)35);\n\tif (cck_power == 13 || cck_power == 14)\n\t\tcck_power = 12;\n\tif (cck_power >= 15)\n\t\tcck_power -= 2;\n\n\trtl818x_iowrite8(priv, &priv->map->TX_GAIN_CCK, cck_power);\n\trtl818x_ioread8(priv, &priv->map->TX_GAIN_CCK);\n\tmsleep(1);\n\n\tofdm_power = min(ofdm_power, (u8)35);\n\trtl818x_iowrite8(priv, &priv->map->TX_GAIN_OFDM, ofdm_power);\n\n\trtl8225_write_phy_ofdm(dev, 2, 0x62);\n\trtl8225_write_phy_ofdm(dev, 5, 0x00);\n\trtl8225_write_phy_ofdm(dev, 6, 0x40);\n\trtl8225_write_phy_ofdm(dev, 7, 0x00);\n\trtl8225_write_phy_ofdm(dev, 8, 0x40);\n\n\tmsleep(1);\n}\n\nstatic const u16 rtl8225z2_rxgain[] = {\n\t0x0000, 0x0001, 0x0002, 0x0003, 0x0004, 0x0005, 0x0008, 0x0009,\n\t0x000a, 0x000b, 0x0102, 0x0103, 0x0104, 0x0105, 0x0140, 0x0141,\n\t0x0142, 0x0143, 0x0144, 0x0145, 0x0180, 0x0181, 0x0182, 0x0183,\n\t0x0184, 0x0185, 0x0188, 0x0189, 0x018a, 0x018b, 0x0243, 0x0244,\n\t0x0245, 0x0280, 0x0281, 0x0282, 0x0283, 0x0284, 0x0285, 0x0288,\n\t0x0289, 0x028a, 0x028b, 0x028c, 0x0342, 0x0343, 0x0344, 0x0345,\n\t0x0380, 0x0381, 0x0382, 0x0383, 0x0384, 0x0385, 0x0388, 0x0389,\n\t0x038a, 0x038b, 0x038c, 0x038d, 0x0390, 0x0391, 0x0392, 0x0393,\n\t0x0394, 0x0395, 0x0398, 0x0399, 0x039a, 0x039b, 0x039c, 0x039d,\n\t0x03a0, 0x03a1, 0x03a2, 0x03a3, 0x03a4, 0x03a5, 0x03a8, 0x03a9,\n\t0x03aa, 0x03ab, 0x03ac, 0x03ad, 0x03b0, 0x03b1, 0x03b2, 0x03b3,\n\t0x03b4, 0x03b5, 0x03b8, 0x03b9, 0x03ba, 0x03bb, 0x03bb\n};\n\nstatic void rtl8225z2_rf_init(struct ieee80211_hw *dev)\n{\n\tstruct rtl8180_priv *priv = dev->priv;\n\tint i;\n\n\trtl8180_set_anaparam(priv, RTL8225_ANAPARAM_ON);\n\n\t \n\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, 0x0480);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x1FFF);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsSelect, 0x0488);\n\trtl818x_iowrite8(priv, &priv->map->GP_ENABLE, 0);\n\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\tmsleep(200);\t \n\trtl818x_iowrite8(priv, &priv->map->GP_ENABLE, 0xFF & ~(1 << 6));\n\n\trtl818x_iowrite32(priv, &priv->map->RF_TIMING, 0x00088008);\n\n\t \n\trtl818x_ioread16(priv, &priv->map->BRSR);\n\trtl818x_iowrite16(priv, &priv->map->BRSR, 0xFFFF);\n\trtl818x_iowrite32(priv, &priv->map->RF_PARA, 0x00100044);\n\trtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);\n\trtl818x_iowrite8(priv, &priv->map->CONFIG3, 0x44);\n\trtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);\n\n\trtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x1FFF);\n\n\trtl8225_write(dev, 0x0, 0x0B7); msleep(1);\n\trtl8225_write(dev, 0x1, 0xEE0); msleep(1);\n\trtl8225_write(dev, 0x2, 0x44D); msleep(1);\n\trtl8225_write(dev, 0x3, 0x441); msleep(1);\n\trtl8225_write(dev, 0x4, 0x8C3); msleep(1);\n\trtl8225_write(dev, 0x5, 0xC72); msleep(1);\n\trtl8225_write(dev, 0x6, 0x0E6); msleep(1);\n\trtl8225_write(dev, 0x7, 0x82A); msleep(1);\n\trtl8225_write(dev, 0x8, 0x03F); msleep(1);\n\trtl8225_write(dev, 0x9, 0x335); msleep(1);\n\trtl8225_write(dev, 0xa, 0x9D4); msleep(1);\n\trtl8225_write(dev, 0xb, 0x7BB); msleep(1);\n\trtl8225_write(dev, 0xc, 0x850); msleep(1);\n\trtl8225_write(dev, 0xd, 0xCDF); msleep(1);\n\trtl8225_write(dev, 0xe, 0x02B); msleep(1);\n\trtl8225_write(dev, 0xf, 0x114); msleep(100);\n\n\tif (!(rtl8225_read(dev, 6) & (1 << 7))) {\n\t\trtl8225_write(dev, 0x02, 0x0C4D);\n\t\tmsleep(200);\n\t\trtl8225_write(dev, 0x02, 0x044D);\n\t\tmsleep(100);\n\t\t \n\t}\n\n\trtl8225_write(dev, 0x0, 0x1B7);\n\trtl8225_write(dev, 0x3, 0x002);\n\trtl8225_write(dev, 0x5, 0x004);\n\n\tfor (i = 0; i < ARRAY_SIZE(rtl8225z2_rxgain); i++) {\n\t\trtl8225_write(dev, 0x1, i + 1);\n\t\trtl8225_write(dev, 0x2, rtl8225z2_rxgain[i]);\n\t}\n\n\trtl8225_write(dev, 0x0, 0x0B7); msleep(100);\n\trtl8225_write(dev, 0x2, 0xC4D);\n\n\tmsleep(200);\n\trtl8225_write(dev, 0x2, 0x44D);\n\tmsleep(100);\n\n\trtl8225_write(dev, 0x00, 0x2BF);\n\trtl8225_write(dev, 0xFF, 0xFFFF);\n\n\trtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x1FFF);\n\n\tfor (i = 0; i < ARRAY_SIZE(rtl8225_agc); i++) {\n\t\trtl8225_write_phy_ofdm(dev, 0xB, rtl8225_agc[i]);\n\t\tmsleep(1);\n\t\trtl8225_write_phy_ofdm(dev, 0xA, 0x80 + i);\n\t\tmsleep(1);\n\t}\n\n\tmsleep(1);\n\n\trtl8225_write_phy_ofdm(dev, 0x00, 0x01); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x01, 0x02); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x02, 0x62); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x03, 0x00); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x04, 0x00); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x05, 0x00); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x06, 0x40); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x07, 0x00); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x08, 0x40); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x09, 0xfe); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x0a, 0x09); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x18, 0xef); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x0b, 0x80); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x0c, 0x01); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x0d, 0x43);\n\trtl8225_write_phy_ofdm(dev, 0x0e, 0xd3); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x0f, 0x38); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x10, 0x84); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x11, 0x06); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x12, 0x20); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x13, 0x20); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x14, 0x00); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x15, 0x40); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x16, 0x00); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x17, 0x40); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x18, 0xef); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x19, 0x19); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x1a, 0x20); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x1b, 0x11); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x1c, 0x04); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x1d, 0xc5); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x1e, 0xb3); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x1f, 0x75); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x20, 0x1f); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x21, 0x27); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x22, 0x16); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x23, 0x80); msleep(1);  \n\trtl8225_write_phy_ofdm(dev, 0x24, 0x46); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x25, 0x20); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x26, 0x90); msleep(1);\n\trtl8225_write_phy_ofdm(dev, 0x27, 0x88); msleep(1);\n\n\trtl8225_write_phy_cck(dev, 0x00, 0x98); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x03, 0x20); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x04, 0x7e); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x05, 0x12); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x06, 0xfc); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x07, 0x78); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x08, 0x2e); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x10, 0x93); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x11, 0x88); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x12, 0x47); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x13, 0xd0);\n\trtl8225_write_phy_cck(dev, 0x19, 0x00);\n\trtl8225_write_phy_cck(dev, 0x1a, 0xa0);\n\trtl8225_write_phy_cck(dev, 0x1b, 0x08);\n\trtl8225_write_phy_cck(dev, 0x40, 0x86);\n\trtl8225_write_phy_cck(dev, 0x41, 0x8a); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x42, 0x15); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x43, 0x18); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x44, 0x36); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x45, 0x35); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x46, 0x2e); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x47, 0x25); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x48, 0x1c); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x49, 0x12); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x4a, 0x09); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x4b, 0x04); msleep(1);\n\trtl8225_write_phy_cck(dev, 0x4c, 0x05); msleep(1);\n\n\trtl818x_iowrite8(priv, (u8 __iomem *)((void __iomem *)priv->map + 0x5B), 0x0D); msleep(1);\n\n\trtl8225z2_rf_set_tx_power(dev, 1);\n\n\t \n\trtl8225_write_phy_cck(dev, 0x10, 0x9b); msleep(1);\t \n\trtl8225_write_phy_ofdm(dev, 0x26, 0x90); msleep(1);\t \n\n\trtl818x_iowrite8(priv, &priv->map->TX_ANTENNA, 0x03);\t \n\tmsleep(1);\n\trtl818x_iowrite32(priv, (__le32 __iomem *)((void __iomem *)priv->map + 0x94), 0x15c00002);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x1FFF);\n}\n\nstatic void rtl8225_rf_stop(struct ieee80211_hw *dev)\n{\n\tstruct rtl8180_priv *priv = dev->priv;\n\tu8 reg;\n\n\trtl8225_write(dev, 0x4, 0x1f); msleep(1);\n\n\trtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);\n\treg = rtl818x_ioread8(priv, &priv->map->CONFIG3);\n\trtl818x_iowrite8(priv, &priv->map->CONFIG3, reg | RTL818X_CONFIG3_ANAPARAM_WRITE);\n\trtl818x_iowrite32(priv, &priv->map->ANAPARAM2, RTL8225_ANAPARAM2_OFF);\n\trtl818x_iowrite32(priv, &priv->map->ANAPARAM, RTL8225_ANAPARAM_OFF);\n\trtl818x_iowrite8(priv, &priv->map->CONFIG3, reg & ~RTL818X_CONFIG3_ANAPARAM_WRITE);\n\trtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);\n}\n\nstatic void rtl8225_rf_set_channel(struct ieee80211_hw *dev,\n\t\t\t\t   struct ieee80211_conf *conf)\n{\n\tstruct rtl8180_priv *priv = dev->priv;\n\tint chan =\n\t\tieee80211_frequency_to_channel(conf->chandef.chan->center_freq);\n\n\tif (priv->rf->init == rtl8225_rf_init)\n\t\trtl8225_rf_set_tx_power(dev, chan);\n\telse\n\t\trtl8225z2_rf_set_tx_power(dev, chan);\n\n\trtl8225_write(dev, 0x7, rtl8225_chan[chan - 1]);\n\tmsleep(10);\n}\n\nstatic const struct rtl818x_rf_ops rtl8225_ops = {\n\t.name\t\t= \"rtl8225\",\n\t.init\t\t= rtl8225_rf_init,\n\t.stop\t\t= rtl8225_rf_stop,\n\t.set_chan\t= rtl8225_rf_set_channel,\n};\n\nstatic const struct rtl818x_rf_ops rtl8225z2_ops = {\n\t.name\t\t= \"rtl8225z2\",\n\t.init\t\t= rtl8225z2_rf_init,\n\t.stop\t\t= rtl8225_rf_stop,\n\t.set_chan\t= rtl8225_rf_set_channel,\n};\n\nconst struct rtl818x_rf_ops * rtl8180_detect_rf(struct ieee80211_hw *dev)\n{\n\tstruct rtl8180_priv *priv = dev->priv;\n\tu16 reg8, reg9;\n\n\trtl818x_iowrite16(priv, &priv->map->RFPinsOutput, 0x0480);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsSelect, 0x0488);\n\trtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x1FFF);\n\trtl818x_ioread8(priv, &priv->map->EEPROM_CMD);\n\tmsleep(100);\n\n\trtl8225_write(dev, 0, 0x1B7);\n\n\treg8 = rtl8225_read(dev, 8);\n\treg9 = rtl8225_read(dev, 9);\n\n\trtl8225_write(dev, 0, 0x0B7);\n\n\tif (reg8 != 0x588 || reg9 != 0x700)\n\t\treturn &rtl8225_ops;\n\n\treturn &rtl8225z2_ops;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}