m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Integrator_Section/modelsim
Ezero_insertion
Z0 w1670271063
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
Z4 dC:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Zero_Insertion/modelsim
Z5 8C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Zero_Insertion/src/zero_insertion.vhd
Z6 FC:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Zero_Insertion/src/zero_insertion.vhd
l0
L6 1
VbSLDIWDPSK8EA7_5maU3z3
!s100 Fn[S7n>AliXhaWM3[QAm:3
Z7 OV;C;2020.1;71
32
Z8 !s110 1670497894
!i10b 1
Z9 !s108 1670497894.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Zero_Insertion/src/zero_insertion.vhd|
Z11 !s107 C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Zero_Insertion/src/zero_insertion.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Azero_insertion_arch
R1
R2
R3
DEx4 work 14 zero_insertion 0 22 bSLDIWDPSK8EA7_5maU3z3
!i122 0
l23
L21 7
Vcf@4Vg;:N^MVm1OW?W^Pb2
!s100 3H^oW1Gc86TTP6X52GGie0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ezero_insertion_tb
Z14 w1670498862
R1
R2
R3
!i122 7
R4
Z15 8C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Zero_Insertion/tb/zero_insertion_tb.vhd
Z16 FC:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Zero_Insertion/tb/zero_insertion_tb.vhd
l0
L6 1
VSSJnnfK9K7ZafFXLISlbe3
!s100 824MaZDEcPe5^RaIn<XIo1
R7
32
Z17 !s110 1670498871
!i10b 1
Z18 !s108 1670498871.000000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Zero_Insertion/tb/zero_insertion_tb.vhd|
Z20 !s107 C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Zero_Insertion/tb/zero_insertion_tb.vhd|
!i113 1
R12
R13
Aarch
R1
R2
R3
Z21 DEx4 work 17 zero_insertion_tb 0 22 SSJnnfK9K7ZafFXLISlbe3
!i122 7
l39
L9 70
VHW5J0Me[Z4PMlM0DakT@L0
!s100 :z`dD3hdoAVHEF4Tklo[Q1
R7
32
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
