%TF.GenerationSoftware,KiCad,Pcbnew,(6.0.9)*%
%TF.CreationDate,2023-01-03T09:52:10-05:00*%
%TF.ProjectId,cape,63617065-2e6b-4696-9361-645f70636258,1.4*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (6.0.9)) date 2023-01-03 09:52:10*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14O,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD16C,0.250000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U1,1,Vin*%
%TO.N,+3.3V*%
X121902500Y-64515000D03*
D11*
%TO.P,U1,2,3vo*%
%TO.N,unconnected-(U1-Pad2)*%
X124442500Y-64515000D03*
%TO.P,U1,3,GND*%
%TO.N,GNDD*%
X126982500Y-64515000D03*
%TO.P,U1,4,SDA*%
%TO.N,/I2C2.SDA*%
X129522500Y-64515000D03*
%TO.P,U1,5,SCL*%
%TO.N,/I2C2.SCL*%
X132062500Y-64515000D03*
%TO.P,U1,6,RST*%
%TO.N,/GPIO[117]*%
X134602500Y-64515000D03*
D12*
%TO.P,U1,7,PS0*%
%TO.N,unconnected-(U1-Pad7)*%
X124442500Y-46735000D03*
%TO.P,U1,8,PS1*%
%TO.N,unconnected-(U1-Pad8)*%
X126982500Y-46735000D03*
%TO.P,U1,9,INT*%
%TO.N,/GPIO_112*%
X129522500Y-46735000D03*
%TO.P,U1,10,ADR*%
%TO.N,unconnected-(U1-Pad10)*%
X132062500Y-46735000D03*
%TD*%
D10*
%TO.P,P2,1,Pin_1*%
%TO.N,GNDD*%
X76817500Y-37457500D03*
D11*
%TO.P,P2,2,Pin_2*%
X76817500Y-34917500D03*
%TO.P,P2,3,Pin_3*%
%TO.N,/MMC1.DAT[6]*%
X79357500Y-37457500D03*
%TO.P,P2,4,Pin_4*%
%TO.N,/MMC1.DAT[7]*%
X79357500Y-34917500D03*
%TO.P,P2,5,Pin_5*%
%TO.N,/MMC1.DAT[2]*%
X81897500Y-37457500D03*
%TO.P,P2,6,Pin_6*%
%TO.N,/MMC1.DAT[3]*%
X81897500Y-34917500D03*
%TO.P,P2,7,Pin_7*%
%TO.N,/GPIO[66]*%
X84437500Y-37457500D03*
%TO.P,P2,8,Pin_8*%
%TO.N,/GPIO[67]*%
X84437500Y-34917500D03*
%TO.P,P2,9,Pin_9*%
%TO.N,/GPIO[69]*%
X86977500Y-37457500D03*
%TO.P,P2,10,Pin_10*%
%TO.N,/GPIO[68]*%
X86977500Y-34917500D03*
%TO.P,P2,11,Pin_11*%
%TO.N,/GPIO[45]*%
X89517500Y-37457500D03*
%TO.P,P2,12,Pin_12*%
%TO.N,/GPIO[44]*%
X89517500Y-34917500D03*
%TO.P,P2,13,Pin_13*%
%TO.N,/GPIO[23]*%
X92057500Y-37457500D03*
%TO.P,P2,14,Pin_14*%
%TO.N,/GPIO[26]*%
X92057500Y-34917500D03*
%TO.P,P2,15,Pin_15*%
%TO.N,/GPIO[47]*%
X94597500Y-37457500D03*
%TO.P,P2,16,Pin_16*%
%TO.N,/GPIO[46]*%
X94597500Y-34917500D03*
%TO.P,P2,17,Pin_17*%
%TO.N,/GPIO[27]*%
X97137500Y-37457500D03*
%TO.P,P2,18,Pin_18*%
%TO.N,/GPIO[65]*%
X97137500Y-34917500D03*
%TO.P,P2,19,Pin_19*%
%TO.N,/GPIO[22]*%
X99677500Y-37457500D03*
%TO.P,P2,20,Pin_20*%
%TO.N,/MMC1.CMD*%
X99677500Y-34917500D03*
%TO.P,P2,21,Pin_21*%
%TO.N,/MMC1.CLK*%
X102217500Y-37457500D03*
%TO.P,P2,22,Pin_22*%
%TO.N,/MMC1.DAT[5]*%
X102217500Y-34917500D03*
%TO.P,P2,23,Pin_23*%
%TO.N,/MMC1.DAT[4]*%
X104757500Y-37457500D03*
%TO.P,P2,24,Pin_24*%
%TO.N,/MMC1.DAT[1]*%
X104757500Y-34917500D03*
%TO.P,P2,25,Pin_25*%
%TO.N,/MMC1.DAT[0]*%
X107297500Y-37457500D03*
%TO.P,P2,26,Pin_26*%
%TO.N,/LCD.PCLK*%
X107297500Y-34917500D03*
%TO.P,P2,27,Pin_27*%
%TO.N,/LCD.VSYNC*%
X109837500Y-37457500D03*
%TO.P,P2,28,Pin_28*%
%TO.N,/GPIO[61]*%
X109837500Y-34917500D03*
%TO.P,P2,29,Pin_29*%
%TO.N,/LCD.HSYNC*%
X112377500Y-37457500D03*
%TO.P,P2,30,Pin_30*%
%TO.N,/LCD.AC_BIAS_E*%
X112377500Y-34917500D03*
%TO.P,P2,31,Pin_31*%
%TO.N,/LCD.DATA[14]*%
X114917500Y-37457500D03*
%TO.P,P2,32,Pin_32*%
%TO.N,/LCD.DATA[15]*%
X114917500Y-34917500D03*
%TO.P,P2,33,Pin_33*%
%TO.N,/LCD.DATA[13]*%
X117457500Y-37457500D03*
%TO.P,P2,34,Pin_34*%
%TO.N,/LCD.DATA[11]*%
X117457500Y-34917500D03*
%TO.P,P2,35,Pin_35*%
%TO.N,/LCD.DATA[8]*%
X119997500Y-37457500D03*
%TO.P,P2,36,Pin_36*%
%TO.N,/LCD.DATA[10]*%
X119997500Y-34917500D03*
%TO.P,P2,37,Pin_37*%
%TO.N,/LCD.DATA[6]*%
X122537500Y-37457500D03*
%TO.P,P2,38,Pin_38*%
%TO.N,/LCD.DATA[9]*%
X122537500Y-34917500D03*
%TO.P,P2,39,Pin_39*%
%TO.N,/LCD.DATA[4]*%
X125077500Y-37457500D03*
%TO.P,P2,40,Pin_40*%
%TO.N,/LCD.DATA[7]*%
X125077500Y-34917500D03*
%TO.P,P2,41,Pin_41*%
%TO.N,/LCD.DATA[2]*%
X127617500Y-37457500D03*
%TO.P,P2,42,Pin_42*%
%TO.N,/LCD.DATA[5]*%
X127617500Y-34917500D03*
%TO.P,P2,43,Pin_43*%
%TO.N,/LCD.DATA[0]*%
X130157500Y-37457500D03*
%TO.P,P2,44,Pin_44*%
%TO.N,/LCD.DATA[3]*%
X130157500Y-34917500D03*
%TO.P,P2,45,Pin_45*%
%TO.N,GNDD*%
X132697500Y-37457500D03*
%TO.P,P2,46,Pin_46*%
%TO.N,/LCD.DATA[1]*%
X132697500Y-34917500D03*
%TD*%
D10*
%TO.P,P1,1,Pin_1*%
%TO.N,GNDD*%
X76817500Y-85717500D03*
D11*
%TO.P,P1,2,Pin_2*%
X76817500Y-83177500D03*
%TO.P,P1,3,Pin_3*%
%TO.N,+3.3V*%
X79357500Y-85717500D03*
%TO.P,P1,4,Pin_4*%
X79357500Y-83177500D03*
%TO.P,P1,5,Pin_5*%
%TO.N,+5V*%
X81897500Y-85717500D03*
%TO.P,P1,6,Pin_6*%
X81897500Y-83177500D03*
%TO.P,P1,7,Pin_7*%
%TO.N,VBUS*%
X84437500Y-85717500D03*
%TO.P,P1,8,Pin_8*%
X84437500Y-83177500D03*
%TO.P,P1,9,Pin_9*%
%TO.N,/PWR_BUT*%
X86977500Y-85717500D03*
%TO.P,P1,10,Pin_10*%
%TO.N,/~{SYS_RESET}*%
X86977500Y-83177500D03*
%TO.P,P1,11,Pin_11*%
%TO.N,/GPIO[30]*%
X89517500Y-85717500D03*
%TO.P,P1,12,Pin_12*%
%TO.N,/GPIO[60]*%
X89517500Y-83177500D03*
%TO.P,P1,13,Pin_13*%
%TO.N,/GPIO[31]*%
X92057500Y-85717500D03*
%TO.P,P1,14,Pin_14*%
%TO.N,/GPIO[40]*%
X92057500Y-83177500D03*
%TO.P,P1,15,Pin_15*%
%TO.N,/GPIO[48]*%
X94597500Y-85717500D03*
%TO.P,P1,16,Pin_16*%
%TO.N,/GPIO[51]*%
X94597500Y-83177500D03*
%TO.P,P1,17,Pin_17*%
%TO.N,/GPIO[4]*%
X97137500Y-85717500D03*
%TO.P,P1,18,Pin_18*%
%TO.N,/GPIO[5]*%
X97137500Y-83177500D03*
%TO.P,P1,19,Pin_19*%
%TO.N,/I2C2.SCL*%
X99677500Y-85717500D03*
%TO.P,P1,20,Pin_20*%
%TO.N,/I2C2.SDA*%
X99677500Y-83177500D03*
%TO.P,P1,21,Pin_21*%
%TO.N,/GPIO[3]*%
X102217500Y-85717500D03*
%TO.P,P1,22,Pin_22*%
%TO.N,/GPIO[2]*%
X102217500Y-83177500D03*
%TO.P,P1,23,Pin_23*%
%TO.N,/GPIO[49]*%
X104757500Y-85717500D03*
%TO.P,P1,24,Pin_24*%
%TO.N,/GPIO[15]*%
X104757500Y-83177500D03*
%TO.P,P1,25,Pin_25*%
%TO.N,/GPIO[117]*%
X107297500Y-85717500D03*
%TO.P,P1,26,Pin_26*%
%TO.N,/GPIO[14]*%
X107297500Y-83177500D03*
%TO.P,P1,27,Pin_27*%
%TO.N,/GPIO_115*%
X109837500Y-85717500D03*
%TO.P,P1,28,Pin_28*%
%TO.N,/SPI1.CS0*%
X109837500Y-83177500D03*
%TO.P,P1,29,Pin_29*%
%TO.N,/SPI1.D0*%
X112377500Y-85717500D03*
%TO.P,P1,30,Pin_30*%
%TO.N,/GPIO_112*%
X112377500Y-83177500D03*
%TO.P,P1,31,Pin_31*%
%TO.N,/SPI1.SCLK*%
X114917500Y-85717500D03*
%TO.P,P1,32,Pin_32*%
%TO.N,+1V8*%
X114917500Y-83177500D03*
%TO.P,P1,33,Pin_33*%
%TO.N,/AIN4*%
X117457500Y-85717500D03*
%TO.P,P1,34,Pin_34*%
%TO.N,GNDA*%
X117457500Y-83177500D03*
%TO.P,P1,35,Pin_35*%
%TO.N,/AIN6*%
X119997500Y-85717500D03*
%TO.P,P1,36,Pin_36*%
%TO.N,/AIN5*%
X119997500Y-83177500D03*
%TO.P,P1,37,Pin_37*%
%TO.N,/AIN2*%
X122537500Y-85717500D03*
%TO.P,P1,38,Pin_38*%
%TO.N,/AIN3*%
X122537500Y-83177500D03*
%TO.P,P1,39,Pin_39*%
%TO.N,/AIN0*%
X125077500Y-85717500D03*
%TO.P,P1,40,Pin_40*%
%TO.N,/AIN1*%
X125077500Y-83177500D03*
%TO.P,P1,41,Pin_41*%
%TO.N,/GPIO[20]*%
X127617500Y-85717500D03*
%TO.P,P1,42,Pin_42*%
%TO.N,/GPIO[7]*%
X127617500Y-83177500D03*
%TO.P,P1,43,Pin_43*%
%TO.N,GNDD*%
X130157500Y-85717500D03*
%TO.P,P1,44,Pin_44*%
X130157500Y-83177500D03*
%TO.P,P1,45,Pin_45*%
X132697500Y-85717500D03*
%TO.P,P1,46,Pin_46*%
X132697500Y-83177500D03*
%TD*%
D13*
%TO.P,R1,1*%
%TO.N,+3.3V*%
X121902500Y-69842500D03*
D14*
%TO.P,R1,2*%
%TO.N,/I2C2.SDA*%
X132062500Y-69842500D03*
%TD*%
D15*
%TO.P,U4,1,GND*%
%TO.N,GNDD*%
X97782500Y-46982500D03*
D14*
%TO.P,U4,2,VDD*%
%TO.N,+3.3V*%
X97782500Y-49522500D03*
%TO.P,U4,3,1B*%
%TO.N,Net-(U3-Pad1)*%
X97782500Y-52062500D03*
%TO.P,U4,4,1A*%
%TO.N,Net-(U3-Pad2)*%
X97782500Y-54602500D03*
%TO.P,U4,5,2A*%
%TO.N,Net-(U3-Pad3)*%
X97782500Y-57142500D03*
%TO.P,U4,6,2B*%
%TO.N,Net-(U3-Pad4)*%
X97782500Y-59682500D03*
%TO.P,U4,7,GND*%
%TO.N,GNDD*%
X97782500Y-62222500D03*
%TO.P,U4,8,VMOT*%
%TO.N,/+7.4V*%
X97782500Y-64762500D03*
%TO.P,U4,9,~{ENABLE}*%
%TO.N,unconnected-(U4-Pad9)*%
X110482500Y-64762500D03*
%TO.P,U4,10,MS1*%
%TO.N,unconnected-(U4-Pad10)*%
X110482500Y-62222500D03*
%TO.P,U4,11,MS2*%
%TO.N,unconnected-(U4-Pad11)*%
X110482500Y-59682500D03*
%TO.P,U4,12,MS3*%
%TO.N,unconnected-(U4-Pad12)*%
X110482500Y-57142500D03*
%TO.P,U4,13,~{RESET}*%
%TO.N,/GPIO[47]*%
X110482500Y-54602500D03*
%TO.P,U4,14,~{SLEEP}*%
%TO.N,/GPIO[27]*%
X110482500Y-52062500D03*
%TO.P,U4,15,STEP*%
%TO.N,/GPIO[65]*%
X110482500Y-49522500D03*
%TO.P,U4,16,DIR*%
%TO.N,/GPIO[61]*%
X110482500Y-46982500D03*
%TD*%
D13*
%TO.P,C2,1*%
%TO.N,+5V*%
X87652500Y-77462500D03*
%TO.P,C2,2*%
%TO.N,GNDD*%
X92652500Y-77462500D03*
%TD*%
%TO.P,C3,1*%
%TO.N,+5V*%
X100903600Y-74549200D03*
%TO.P,C3,2*%
%TO.N,GNDD*%
X105903600Y-74549200D03*
%TD*%
D10*
%TO.P,JP1,1,A*%
%TO.N,unconnected-(JP1-Pad1)*%
X70790000Y-72060000D03*
D11*
%TO.P,JP1,2,C*%
%TO.N,Net-(BT1-Pad1)*%
X73330000Y-72060000D03*
%TO.P,JP1,3,B*%
%TO.N,/+7.4V*%
X75870000Y-72060000D03*
%TD*%
D13*
%TO.P,C1,1*%
%TO.N,/+7.4V*%
X82532500Y-53332500D03*
%TO.P,C1,2*%
%TO.N,GNDD*%
X87532500Y-53332500D03*
%TD*%
D10*
%TO.P,U2,1,Vin*%
%TO.N,/+7.4V*%
X82532500Y-71830000D03*
D11*
%TO.P,U2,2,GND*%
%TO.N,GNDD*%
X85072500Y-71830000D03*
%TO.P,U2,3,Vout*%
%TO.N,+5V*%
X87612500Y-71830000D03*
%TD*%
D10*
%TO.P,U3,1,1B*%
%TO.N,Net-(U3-Pad1)*%
X92405000Y-51740000D03*
D11*
%TO.P,U3,2,1A*%
%TO.N,Net-(U3-Pad2)*%
X92405000Y-54280000D03*
%TO.P,U3,3,2A*%
%TO.N,Net-(U3-Pad3)*%
X92405000Y-56820000D03*
%TO.P,U3,4,2B*%
%TO.N,Net-(U3-Pad4)*%
X92405000Y-59360000D03*
%TD*%
D13*
%TO.P,R2,1*%
%TO.N,+3.3V*%
X121902500Y-73652500D03*
D14*
%TO.P,R2,2*%
%TO.N,/I2C2.SCL*%
X132062500Y-73652500D03*
%TD*%
D10*
%TO.P,BT1,1,+*%
%TO.N,Net-(BT1-Pad1)*%
X65710000Y-80950000D03*
D11*
%TO.P,BT1,2,-*%
%TO.N,GNDD*%
X63170000Y-80950000D03*
%TD*%
D10*
%TO.P,M1,1,PWM*%
%TO.N,/GPIO[23]*%
X87597500Y-41927500D03*
D11*
%TO.P,M1,2,+*%
%TO.N,/+7.4V*%
X85057500Y-41927500D03*
%TO.P,M1,3,-*%
%TO.N,GNDD*%
X82517500Y-41927500D03*
%TD*%
D16*
%TO.N,/+7.4V*%
X82532500Y-70730000D02*
X88500000Y-64762500D01*
%TO.N,/GPIO[61]*%
X111012500Y-36092500D02*
X109837500Y-34917500D01*
X110482500Y-46982500D02*
X111012500Y-46452500D01*
X111012500Y-46452500D02*
X111012500Y-36092500D01*
%TO.N,/GPIO[65]*%
X100852500Y-39892500D02*
X100852500Y-36970799D01*
X110482500Y-49522500D02*
X100852500Y-39892500D01*
X100164201Y-36282500D02*
X98502500Y-36282500D01*
X98502500Y-36282500D02*
X97137500Y-34917500D01*
X100852500Y-36970799D02*
X100164201Y-36282500D01*
%TO.N,/GPIO[27]*%
X110482500Y-52062500D02*
X97137500Y-38717500D01*
X97137500Y-38717500D02*
X97137500Y-37457500D01*
%TO.N,/GPIO[47]*%
X94597500Y-38717500D02*
X110482500Y-54602500D01*
X94597500Y-37457500D02*
X94597500Y-38717500D01*
%TO.N,/GPIO[23]*%
X87597500Y-41927500D02*
X87597500Y-41917500D01*
X87597500Y-41917500D02*
X92057500Y-37457500D01*
%TO.N,/I2C2.SDA*%
X106662500Y-76192500D02*
X126982500Y-76192500D01*
X99677500Y-83177500D02*
X106662500Y-76192500D01*
X126982500Y-76192500D02*
X132062500Y-71112500D01*
X132062500Y-69842500D02*
X129522500Y-69842500D01*
X132062500Y-71112500D02*
X132062500Y-69842500D01*
X129522500Y-69842500D02*
X129522500Y-64515000D01*
%TO.N,/I2C2.SCL*%
X103392500Y-82690799D02*
X103392500Y-83664201D01*
X104466650Y-81272500D02*
X103392500Y-82690799D01*
X102704201Y-84352500D02*
X101042500Y-84352500D01*
X134602500Y-71112500D02*
X134602500Y-67055000D01*
X132062500Y-73652500D02*
X134602500Y-71112500D01*
X132062500Y-73652500D02*
X132062500Y-76192500D01*
X101042500Y-84352500D02*
X99677500Y-85717500D01*
X132062500Y-76192500D02*
X130792500Y-77462500D01*
X108276650Y-77462500D02*
X104466650Y-81272500D01*
X134602500Y-67055000D02*
X132062500Y-64515000D01*
X130792500Y-77462500D02*
X108276650Y-77462500D01*
X103392500Y-83664201D02*
X102704201Y-84352500D01*
%TO.N,+5V*%
X81937500Y-83177500D02*
X81897500Y-83177500D01*
X81897500Y-83177500D02*
X81897500Y-85717500D01*
X87652500Y-77462500D02*
X81937500Y-83177500D01*
X92430800Y-74549200D02*
X100903600Y-74549200D01*
X87652500Y-77462500D02*
X89517500Y-77462500D01*
X89517500Y-77462500D02*
X92430800Y-74549200D01*
%TO.N,/GPIO_112*%
X134602500Y-80002500D02*
X138412500Y-76192500D01*
X112377500Y-83177500D02*
X115552500Y-80002500D01*
X138412500Y-76192500D02*
X138412500Y-59682500D01*
X129522500Y-50792500D02*
X129522500Y-46735000D01*
X115552500Y-80002500D02*
X134602500Y-80002500D01*
X138412500Y-59682500D02*
X129522500Y-50792500D01*
%TO.N,/GPIO[117]*%
X108662500Y-84352500D02*
X108662500Y-82690799D01*
X108662500Y-82690799D02*
X112620799Y-78732500D01*
X133332500Y-78732500D02*
X135872500Y-76192500D01*
X107297500Y-85717500D02*
X108662500Y-84352500D01*
X135872500Y-65785000D02*
X134602500Y-64515000D01*
X135872500Y-76192500D02*
X135872500Y-65785000D01*
X112620799Y-78732500D02*
X133332500Y-78732500D01*
%TO.N,VBUS*%
X84437500Y-83177500D02*
X84437500Y-85717500D01*
%TO.N,+3.3V*%
X85072500Y-74922500D02*
X79357500Y-80637500D01*
X121902500Y-64515000D02*
X116575000Y-69842500D01*
X79357500Y-80637500D02*
X79357500Y-83177500D01*
X90152500Y-74922500D02*
X85072500Y-74922500D01*
X95232500Y-69842500D02*
X90152500Y-74922500D01*
X116575000Y-69842500D02*
X107932500Y-69842500D01*
X121902500Y-64515000D02*
X121902500Y-69842500D01*
X107932500Y-59672500D02*
X97782500Y-49522500D01*
X107932500Y-69842500D02*
X95232500Y-69842500D01*
X121902500Y-73652500D02*
X121902500Y-69842500D01*
X107932500Y-69842500D02*
X107932500Y-59672500D01*
X79357500Y-83177500D02*
X79357500Y-85717500D01*
%TO.N,/+7.4V*%
X85057500Y-41927500D02*
X85057500Y-50807500D01*
X82532500Y-71830000D02*
X82532500Y-63492500D01*
X82302500Y-72060000D02*
X82532500Y-71830000D01*
X75870000Y-72060000D02*
X82302500Y-72060000D01*
X97782500Y-64762500D02*
X88500000Y-64762500D01*
X82532500Y-63492500D02*
X82532500Y-53332500D01*
X85057500Y-50807500D02*
X82532500Y-53332500D01*
X82532500Y-71830000D02*
X82532500Y-70730000D01*
%TO.N,Net-(BT1-Pad1)*%
X65710000Y-80950000D02*
X65710000Y-79680000D01*
X65710000Y-79680000D02*
X73330000Y-72060000D01*
%TO.N,Net-(U3-Pad1)*%
X92405000Y-51740000D02*
X97460000Y-51740000D01*
X97460000Y-51740000D02*
X97782500Y-52062500D01*
%TO.N,Net-(U3-Pad2)*%
X92727500Y-54602500D02*
X92405000Y-54280000D01*
X97782500Y-54602500D02*
X92727500Y-54602500D01*
%TO.N,Net-(U3-Pad3)*%
X97460000Y-56820000D02*
X97782500Y-57142500D01*
X92405000Y-56820000D02*
X97460000Y-56820000D01*
%TO.N,Net-(U3-Pad4)*%
X97782500Y-59682500D02*
X92727500Y-59682500D01*
X92727500Y-59682500D02*
X92405000Y-59360000D01*
%TD*%
M02*
