#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 19 15:50:19 2024
# Process ID: 22044
# Current directory: F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26052 F:\.mediaexplorer\cover\08我的伤口我的泪_mp4\08约书亚记_mp4\backup-pc\Data\Xilinx\Project\PTP\ptp\ptp.xpr
# Log file: F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/vivado.log
# Journal file: F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp'
INFO: [Project 1-313] Project file moved from 'D:/Xilinx/Project/PTP/ptp' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.430 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ptp_syn_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ptp_syn_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module field_extract
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/ptp_flup_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_flup_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/ptp_req_framegen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_req_framegen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/ptp_resp_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_resp_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/ptp_syn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_syn
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/ptp_sync_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_sync_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/vabus_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vabus_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.sim/ptp_syn_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ptp_syn_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj ptp_syn_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim'
"xelab -wto e6b4e91192644286a525dcf0dd8e19b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ptp_syn_tb_behav xil_defaultlib.ptp_syn_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e6b4e91192644286a525dcf0dd8e19b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ptp_syn_tb_behav xil_defaultlib.ptp_syn_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk_net' is not connected on this instance [F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.sim/ptp_syn_tb.v:222]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/ptp_syn.v" Line 39. Module ptp_syn doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/ptp_sync_parse.v" Line 9. Module ptp_sync_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/ptp_flup_parse.v" Line 9. Module ptp_flup_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/ptp_resp_parse.v" Line 9. Module ptp_resp_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/ptp_req_framegen.v" Line 6. Module ptp_req_framegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/vabus_mux.v" Line 6. Module vabus_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/ptp_syn.v" Line 39. Module ptp_syn doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/ptp_sync_parse.v" Line 9. Module ptp_sync_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/ptp_flup_parse.v" Line 9. Module ptp_flup_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/ptp_resp_parse.v" Line 9. Module ptp_resp_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=44) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=48) doesn't have a timescale but at least one module in design has a timescale.
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/field_extract.v" Line 9. Module field_extract(BYTES=10,OFFSET=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/ptp_req_framegen.v" Line 6. Module ptp_req_framegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.srcs/vabus_mux.v" Line 6. Module vabus_mux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.field_extract(BYTES=2,OFFSET=12)
Compiling module xil_defaultlib.field_extract(BYTES=1,OFFSET=14)
Compiling module xil_defaultlib.field_extract(BYTES=10,OFFSET=34...
Compiling module xil_defaultlib.field_extract(BYTES=2,OFFSET=44)
Compiling module xil_defaultlib.field_extract(BYTES=10,OFFSET=48...
Compiling module xil_defaultlib.ptp_sync_parse
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_scaled_adder [\ccm_scaled_adder(a_width=27,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_scaled_adder [\ccm_scaled_adder(a_width=34,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_scaled_adder [\ccm_scaled_adder(a_width=47,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.ccm [\ccm(c_xdevicefamily="kintexu",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ptp_flup_parse
Compiling module xil_defaultlib.field_extract(BYTES=10,OFFSET=58...
Compiling module xil_defaultlib.ptp_resp_parse
Compiling module xil_defaultlib.ptp_req_framegen
Compiling module xil_defaultlib.vabus_mux
Compiling module xil_defaultlib.ptp_syn
Compiling module xil_defaultlib.ptp_syn_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ptp_syn_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim/xsim.dir/ptp_syn_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 19 15:52:16 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1108.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'F:/.mediaexplorer/cover/08我的伤口我的泪_mp4/08约书亚记_mp4/backup-pc/Data/Xilinx/Project/PTP/ptp/ptp.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1108.430 ; gain = 0.000
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 19 15:52:36 2024...
