/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_intc_v4_1_11
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_intc_v4_1_11 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_intc_v4_1_11
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work axi_intc_v4_1_11 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_intc_v4_1_11/.cxl.vhdl.axi_intc_v4_1_11.axi_intc_v4_1_11.lin64.cmf
