{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 09 15:16:29 2010 " "Info: Processing started: Mon Aug 09 15:16:29 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rabbit_2_FPGA_2_DDS_FIFO -c Rabbit_2_FPGA_2_DDS_FIFO " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Rabbit_2_FPGA_2_DDS_FIFO -c Rabbit_2_FPGA_2_DDS_FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rabbit_2_FPGA_2_DDS_FIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Rabbit_2_FPGA_2_DDS_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rabbit_2_FPGA_2_DDS_FIFO " "Info: Found entity 1: Rabbit_2_FPGA_2_DDS_FIFO" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rabbit_2_FPGA_2_DDS_FIFO " "Info: Elaborating entity \"Rabbit_2_FPGA_2_DDS_FIFO\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DR_HOLD~reg0 data_in GND " "Warning: Reduced register \"DR_HOLD~reg0\" with stuck data_in port to stuck value GND" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OSK~reg0 data_in GND " "Warning: Reduced register \"OSK~reg0\" with stuck data_in port to stuck value GND" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 20 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "CSB~reg0 data_in GND " "Warning: Reduced register \"CSB~reg0\" with stuck data_in port to stuck value GND" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 21 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "L M " "Info: Duplicate register \"L\" merged to single register \"M\"" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 37 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "Q R " "Info: Duplicate register \"Q\" merged to single register \"R\"" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 46 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "OSK GND " "Warning: Pin \"OSK\" stuck at GND" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "CSB GND " "Warning: Pin \"CSB\" stuck at GND" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 21 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DR_HOLD GND " "Warning: Pin \"DR_HOLD\" stuck at GND" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 22 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "P\[8\] " "Info: Register \"P\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11558 " "Info: Implemented 11558 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Info: Implemented 25 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "11527 " "Info: Implemented 11527 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Allocated 177 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 09 15:18:29 2010 " "Info: Processing ended: Mon Aug 09 15:18:29 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Info: Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 09 15:18:30 2010 " "Info: Processing started: Mon Aug 09 15:18:30 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_FIFO -c Rabbit_2_FPGA_2_DDS_FIFO " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_FIFO -c Rabbit_2_FPGA_2_DDS_FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Rabbit_2_FPGA_2_DDS_FIFO EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Rabbit_2_FPGA_2_DDS_FIFO\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "15417 Top " "Info: Previous placement does not exist for 15417 of 15417 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ten_MHz_ext (placed in PIN P26 (CLK7, LVDSCLK3n, Input)) " "Info: Automatically promoted node ten_MHz_ext (placed in PIN P26 (CLK7, LVDSCLK3n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:01 " "Info: Finished register packing: elapsed time is 00:00:01" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Info: Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.162 ns register register " "Info: Estimated most critical path is register to register delay of 14.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[7\] 1 REG LAB_X47_Y16 466 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X47_Y16; Fanout = 466; REG Node = 'N\[7\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[7] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.275 ns) 2.192 ns Mux0~16279 2 COMB LAB_X24_Y22 1 " "Info: 2: + IC(1.917 ns) + CELL(0.275 ns) = 2.192 ns; Loc. = LAB_X24_Y22; Fanout = 1; COMB Node = 'Mux0~16279'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { N[7] Mux0~16279 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.753 ns Mux0~16280 3 COMB LAB_X24_Y22 1 " "Info: 3: + IC(0.290 ns) + CELL(0.271 ns) = 2.753 ns; Loc. = LAB_X24_Y22; Fanout = 1; COMB Node = 'Mux0~16280'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Mux0~16279 Mux0~16280 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.150 ns) 4.586 ns Mux0~16281 4 COMB LAB_X42_Y18 1 " "Info: 4: + IC(1.683 ns) + CELL(0.150 ns) = 4.586 ns; Loc. = LAB_X42_Y18; Fanout = 1; COMB Node = 'Mux0~16281'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { Mux0~16280 Mux0~16281 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 5.147 ns Mux0~16284 5 COMB LAB_X42_Y18 1 " "Info: 5: + IC(0.290 ns) + CELL(0.271 ns) = 5.147 ns; Loc. = LAB_X42_Y18; Fanout = 1; COMB Node = 'Mux0~16284'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Mux0~16281 Mux0~16284 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.712 ns Mux0~16285 6 COMB LAB_X42_Y18 1 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 5.712 ns; Loc. = LAB_X42_Y18; Fanout = 1; COMB Node = 'Mux0~16285'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux0~16284 Mux0~16285 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.271 ns) 7.609 ns Mux0~16296 7 COMB LAB_X35_Y11 1 " "Info: 7: + IC(1.626 ns) + CELL(0.271 ns) = 7.609 ns; Loc. = LAB_X35_Y11; Fanout = 1; COMB Node = 'Mux0~16296'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { Mux0~16285 Mux0~16296 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.419 ns) 8.968 ns Mux0~16339 8 COMB LAB_X36_Y19 1 " "Info: 8: + IC(0.940 ns) + CELL(0.419 ns) = 8.968 ns; Loc. = LAB_X36_Y19; Fanout = 1; COMB Node = 'Mux0~16339'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { Mux0~16296 Mux0~16339 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.271 ns) 9.989 ns Mux0~16382 9 COMB LAB_X33_Y19 1 " "Info: 9: + IC(0.750 ns) + CELL(0.271 ns) = 9.989 ns; Loc. = LAB_X33_Y19; Fanout = 1; COMB Node = 'Mux0~16382'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { Mux0~16339 Mux0~16382 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.419 ns) 11.826 ns Mux0~16553 10 COMB LAB_X48_Y17 1 " "Info: 10: + IC(1.418 ns) + CELL(0.419 ns) = 11.826 ns; Loc. = LAB_X48_Y17; Fanout = 1; COMB Node = 'Mux0~16553'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { Mux0~16382 Mux0~16553 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 12.387 ns Mux0~16724 11 COMB LAB_X48_Y17 1 " "Info: 11: + IC(0.290 ns) + CELL(0.271 ns) = 12.387 ns; Loc. = LAB_X48_Y17; Fanout = 1; COMB Node = 'Mux0~16724'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Mux0~16553 Mux0~16724 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 12.952 ns Mux0~16725 12 COMB LAB_X48_Y17 1 " "Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 12.952 ns; Loc. = LAB_X48_Y17; Fanout = 1; COMB Node = 'Mux0~16725'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux0~16724 Mux0~16725 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 13.513 ns Mux0~17130 13 COMB LAB_X48_Y17 1 " "Info: 13: + IC(0.290 ns) + CELL(0.271 ns) = 13.513 ns; Loc. = LAB_X48_Y17; Fanout = 1; COMB Node = 'Mux0~17130'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Mux0~16725 Mux0~17130 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 14.078 ns SDIO~1155 14 COMB LAB_X48_Y17 1 " "Info: 14: + IC(0.415 ns) + CELL(0.150 ns) = 14.078 ns; Loc. = LAB_X48_Y17; Fanout = 1; COMB Node = 'SDIO~1155'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux0~17130 SDIO~1155 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 14.162 ns SDIO~reg0 15 REG LAB_X48_Y17 3 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 14.162 ns; Loc. = LAB_X48_Y17; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~1155 SDIO~reg0 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.423 ns ( 24.17 % ) " "Info: Total cell delay = 3.423 ns ( 24.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.739 ns ( 75.83 % ) " "Info: Total interconnect delay = 10.739 ns ( 75.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.162 ns" { N[7] Mux0~16279 Mux0~16280 Mux0~16281 Mux0~16284 Mux0~16285 Mux0~16296 Mux0~16339 Mux0~16382 Mux0~16553 Mux0~16724 Mux0~16725 Mux0~17130 SDIO~1155 SDIO~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 65 " "Info: Average interconnect usage is 16% of the available device resources. Peak interconnect usage is 65%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X44_Y12 X54_Y23 " "Info: The peak interconnect region extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:48 " "Info: Fitter routing operations ending: elapsed time is 00:00:48" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Warning: Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDIO 0 " "Info: Pin \"SDIO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCLK 0 " "Info: Pin \"SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_UPDATE 0 " "Info: Pin \"IO_UPDATE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR_CTL 0 " "Info: Pin \"DR_CTL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OSK 0 " "Info: Pin \"OSK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CSB 0 " "Info: Pin \"CSB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR_HOLD 0 " "Info: Pin \"DR_HOLD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "trigger 0 " "Info: Pin \"trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_RESET 0 " "Info: Pin \"IO_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e_number\[0\] 0 " "Info: Pin \"e_number\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e_number\[1\] 0 " "Info: Pin \"e_number\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e_number\[2\] 0 " "Info: Pin \"e_number\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e_number\[3\] 0 " "Info: Pin \"e_number\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e_number\[4\] 0 " "Info: Pin \"e_number\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sweep_key_flag 0 " "Info: Pin \"sweep_key_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sweep_end_flag 0 " "Info: Pin \"sweep_end_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "complete_end_flag 0 " "Info: Pin \"complete_end_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e_flag 0 " "Info: Pin \"e_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "final_massive_stop 0 " "Info: Pin \"final_massive_stop\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_flag 0 " "Info: Pin \"reset_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "init_end_flag 0 " "Info: Pin \"init_end_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "init_key_flag 0 " "Info: Pin \"init_key_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "i_lsb 0 " "Info: Pin \"i_lsb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dont_read_flag 0 " "Info: Pin \"dont_read_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sweep_trigger_out 0 " "Info: Pin \"sweep_trigger_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OSK GND " "Info: Pin OSK has GND driving its datain port" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 20 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CSB GND " "Info: Pin CSB has GND driving its datain port" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CSB" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CSB } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CSB } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DR_HOLD GND " "Info: Pin DR_HOLD has GND driving its datain port" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 22 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DR_HOLD" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR_HOLD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR_HOLD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.fit.smsg " "Info: Generated suppressed messages file C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Allocated 291 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 09 15:20:26 2010 " "Info: Processing ended: Mon Aug 09 15:20:26 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Info: Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 09 15:20:27 2010 " "Info: Processing started: Mon Aug 09 15:20:27 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_FIFO -c Rabbit_2_FPGA_2_DDS_FIFO " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_FIFO -c Rabbit_2_FPGA_2_DDS_FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Allocated 214 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 09 15:20:41 2010 " "Info: Processing ended: Mon Aug 09 15:20:41 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 09 15:20:42 2010 " "Info: Processing started: Mon Aug 09 15:20:42 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_FIFO -c Rabbit_2_FPGA_2_DDS_FIFO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_FIFO -c Rabbit_2_FPGA_2_DDS_FIFO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 12 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register N\[3\] register SDIO~reg0 79.88 MHz 12.519 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 79.88 MHz between source register \"N\[3\]\" and destination register \"SDIO~reg0\" (period= 12.519 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.309 ns + Longest register register " "Info: + Longest register to register delay is 12.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[3\] 1 REG LCFF_X47_Y16_N7 447 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y16_N7; Fanout = 447; REG Node = 'N\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[3] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.150 ns) 1.941 ns Mux0~15639 2 COMB LCCOMB_X51_Y8_N4 1 " "Info: 2: + IC(1.791 ns) + CELL(0.150 ns) = 1.941 ns; Loc. = LCCOMB_X51_Y8_N4; Fanout = 1; COMB Node = 'Mux0~15639'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { N[3] Mux0~15639 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 2.474 ns Mux0~15640 3 COMB LCCOMB_X51_Y8_N16 1 " "Info: 3: + IC(0.258 ns) + CELL(0.275 ns) = 2.474 ns; Loc. = LCCOMB_X51_Y8_N16; Fanout = 1; COMB Node = 'Mux0~15640'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Mux0~15639 Mux0~15640 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.275 ns) 2.999 ns Mux0~15641 4 COMB LCCOMB_X51_Y8_N0 1 " "Info: 4: + IC(0.250 ns) + CELL(0.275 ns) = 2.999 ns; Loc. = LCCOMB_X51_Y8_N0; Fanout = 1; COMB Node = 'Mux0~15641'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { Mux0~15640 Mux0~15641 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 3.400 ns Mux0~15644 5 COMB LCCOMB_X51_Y8_N24 1 " "Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 3.400 ns; Loc. = LCCOMB_X51_Y8_N24; Fanout = 1; COMB Node = 'Mux0~15644'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Mux0~15641 Mux0~15644 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.275 ns) 5.186 ns Mux0~15645 6 COMB LCCOMB_X57_Y13_N24 1 " "Info: 6: + IC(1.511 ns) + CELL(0.275 ns) = 5.186 ns; Loc. = LCCOMB_X57_Y13_N24; Fanout = 1; COMB Node = 'Mux0~15645'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { Mux0~15644 Mux0~15645 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.271 ns) 7.013 ns Mux0~15656 7 COMB LCCOMB_X33_Y19_N4 1 " "Info: 7: + IC(1.556 ns) + CELL(0.271 ns) = 7.013 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 1; COMB Node = 'Mux0~15656'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { Mux0~15645 Mux0~15656 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.150 ns) 8.890 ns Mux0~15657 8 COMB LCCOMB_X51_Y17_N2 1 " "Info: 8: + IC(1.727 ns) + CELL(0.150 ns) = 8.890 ns; Loc. = LCCOMB_X51_Y17_N2; Fanout = 1; COMB Node = 'Mux0~15657'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { Mux0~15656 Mux0~15657 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 9.289 ns Mux0~15700 9 COMB LCCOMB_X51_Y17_N30 1 " "Info: 9: + IC(0.249 ns) + CELL(0.150 ns) = 9.289 ns; Loc. = LCCOMB_X51_Y17_N30; Fanout = 1; COMB Node = 'Mux0~15700'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Mux0~15657 Mux0~15700 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.275 ns) 10.234 ns Mux0~15871 10 COMB LCCOMB_X48_Y17_N28 1 " "Info: 10: + IC(0.670 ns) + CELL(0.275 ns) = 10.234 ns; Loc. = LCCOMB_X48_Y17_N28; Fanout = 1; COMB Node = 'Mux0~15871'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Mux0~15700 Mux0~15871 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.416 ns) 10.904 ns Mux0~16042 11 COMB LCCOMB_X48_Y17_N4 1 " "Info: 11: + IC(0.254 ns) + CELL(0.416 ns) = 10.904 ns; Loc. = LCCOMB_X48_Y17_N4; Fanout = 1; COMB Node = 'Mux0~16042'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { Mux0~15871 Mux0~16042 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 11.430 ns Mux0~16725 12 COMB LCCOMB_X48_Y17_N6 1 " "Info: 12: + IC(0.251 ns) + CELL(0.275 ns) = 11.430 ns; Loc. = LCCOMB_X48_Y17_N6; Fanout = 1; COMB Node = 'Mux0~16725'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { Mux0~16042 Mux0~16725 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 11.828 ns Mux0~17130 13 COMB LCCOMB_X48_Y17_N30 1 " "Info: 13: + IC(0.248 ns) + CELL(0.150 ns) = 11.828 ns; Loc. = LCCOMB_X48_Y17_N30; Fanout = 1; COMB Node = 'Mux0~17130'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Mux0~16725 Mux0~17130 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 12.225 ns SDIO~1155 14 COMB LCCOMB_X48_Y17_N22 1 " "Info: 14: + IC(0.247 ns) + CELL(0.150 ns) = 12.225 ns; Loc. = LCCOMB_X48_Y17_N22; Fanout = 1; COMB Node = 'SDIO~1155'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Mux0~17130 SDIO~1155 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.309 ns SDIO~reg0 15 REG LCFF_X48_Y17_N23 3 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 12.309 ns; Loc. = LCFF_X48_Y17_N23; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~1155 SDIO~reg0 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.046 ns ( 24.75 % ) " "Info: Total cell delay = 3.046 ns ( 24.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.263 ns ( 75.25 % ) " "Info: Total interconnect delay = 9.263 ns ( 75.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.309 ns" { N[3] Mux0~15639 Mux0~15640 Mux0~15641 Mux0~15644 Mux0~15645 Mux0~15656 Mux0~15657 Mux0~15700 Mux0~15871 Mux0~16042 Mux0~16725 Mux0~17130 SDIO~1155 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.309 ns" { N[3] Mux0~15639 Mux0~15640 Mux0~15641 Mux0~15644 Mux0~15645 Mux0~15656 Mux0~15657 Mux0~15700 Mux0~15871 Mux0~16042 Mux0~16725 Mux0~17130 SDIO~1155 SDIO~reg0 } { 0.000ns 1.791ns 0.258ns 0.250ns 0.251ns 1.511ns 1.556ns 1.727ns 0.249ns 0.670ns 0.254ns 0.251ns 0.248ns 0.247ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.275ns 0.150ns 0.275ns 0.271ns 0.150ns 0.150ns 0.275ns 0.416ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.684 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 154 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 154; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.684 ns SDIO~reg0 3 REG LCFF_X48_Y17_N23 3 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X48_Y17_N23; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 154 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 154; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.680 ns N\[3\] 3 REG LCFF_X47_Y16_N7 447 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X47_Y16_N7; Fanout = 447; REG Node = 'N\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[3] } { 0.000ns 0.000ns 0.113ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[3] } { 0.000ns 0.000ns 0.113ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.309 ns" { N[3] Mux0~15639 Mux0~15640 Mux0~15641 Mux0~15644 Mux0~15645 Mux0~15656 Mux0~15657 Mux0~15700 Mux0~15871 Mux0~16042 Mux0~16725 Mux0~17130 SDIO~1155 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.309 ns" { N[3] Mux0~15639 Mux0~15640 Mux0~15641 Mux0~15644 Mux0~15645 Mux0~15656 Mux0~15657 Mux0~15700 Mux0~15871 Mux0~16042 Mux0~16725 Mux0~17130 SDIO~1155 SDIO~reg0 } { 0.000ns 1.791ns 0.258ns 0.250ns 0.251ns 1.511ns 1.556ns 1.727ns 0.249ns 0.670ns 0.254ns 0.251ns 0.248ns 0.247ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.275ns 0.150ns 0.275ns 0.271ns 0.150ns 0.150ns 0.275ns 0.416ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[3] } { 0.000ns 0.000ns 0.113ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register i\[11\] register memory_reg\[1737\] 137.7 MHz 7.262 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 137.7 MHz between source register \"i\[11\]\" and destination register \"memory_reg\[1737\]\" (period= 7.262 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.071 ns + Longest register register " "Info: + Longest register to register delay is 7.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[11\] 1 REG LCFF_X42_Y16_N23 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y16_N23; Fanout = 19; REG Node = 'i\[11\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[11] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.398 ns) 1.474 ns Decoder2~12751 2 COMB LCCOMB_X46_Y17_N22 256 " "Info: 2: + IC(1.076 ns) + CELL(0.398 ns) = 1.474 ns; Loc. = LCCOMB_X46_Y17_N22; Fanout = 256; COMB Node = 'Decoder2~12751'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { i[11] Decoder2~12751 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.275 ns) 3.714 ns memory_reg~441437 3 COMB LCCOMB_X46_Y17_N24 1 " "Info: 3: + IC(1.965 ns) + CELL(0.275 ns) = 3.714 ns; Loc. = LCCOMB_X46_Y17_N24; Fanout = 1; COMB Node = 'memory_reg~441437'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { Decoder2~12751 memory_reg~441437 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.123 ns) + CELL(0.150 ns) 6.987 ns memory_reg~441438 4 COMB LCCOMB_X46_Y21_N6 1 " "Info: 4: + IC(3.123 ns) + CELL(0.150 ns) = 6.987 ns; Loc. = LCCOMB_X46_Y21_N6; Fanout = 1; COMB Node = 'memory_reg~441438'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { memory_reg~441437 memory_reg~441438 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.071 ns memory_reg\[1737\] 5 REG LCFF_X46_Y21_N7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.071 ns; Loc. = LCFF_X46_Y21_N7; Fanout = 2; REG Node = 'memory_reg\[1737\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~441438 memory_reg[1737] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 12.83 % ) " "Info: Total cell delay = 0.907 ns ( 12.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.164 ns ( 87.17 % ) " "Info: Total interconnect delay = 6.164 ns ( 87.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { i[11] Decoder2~12751 memory_reg~441437 memory_reg~441438 memory_reg[1737] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { i[11] Decoder2~12751 memory_reg~441437 memory_reg~441438 memory_reg[1737] } { 0.000ns 1.076ns 1.965ns 3.123ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.023 ns - Smallest " "Info: - Smallest clock skew is 0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.730 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3712 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3712; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.371 ns) + CELL(0.537 ns) 3.730 ns memory_reg\[1737\] 2 REG LCFF_X46_Y21_N7 2 " "Info: 2: + IC(2.371 ns) + CELL(0.537 ns) = 3.730 ns; Loc. = LCFF_X46_Y21_N7; Fanout = 2; REG Node = 'memory_reg\[1737\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { SCLK_PE_3 memory_reg[1737] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.43 % ) " "Info: Total cell delay = 1.359 ns ( 36.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.371 ns ( 63.57 % ) " "Info: Total interconnect delay = 2.371 ns ( 63.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.730 ns" { SCLK_PE_3 memory_reg[1737] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.730 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1737] } { 0.000ns 0.000ns 2.371ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 3.707 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 3.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3712 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3712; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.348 ns) + CELL(0.537 ns) 3.707 ns i\[11\] 2 REG LCFF_X42_Y16_N23 19 " "Info: 2: + IC(2.348 ns) + CELL(0.537 ns) = 3.707 ns; Loc. = LCFF_X42_Y16_N23; Fanout = 19; REG Node = 'i\[11\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { SCLK_PE_3 i[11] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.66 % ) " "Info: Total cell delay = 1.359 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.348 ns ( 63.34 % ) " "Info: Total interconnect delay = 2.348 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.707 ns" { SCLK_PE_3 i[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.707 ns" { SCLK_PE_3 SCLK_PE_3~combout i[11] } { 0.000ns 0.000ns 2.348ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.730 ns" { SCLK_PE_3 memory_reg[1737] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.730 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1737] } { 0.000ns 0.000ns 2.371ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.707 ns" { SCLK_PE_3 i[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.707 ns" { SCLK_PE_3 SCLK_PE_3~combout i[11] } { 0.000ns 0.000ns 2.348ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { i[11] Decoder2~12751 memory_reg~441437 memory_reg~441438 memory_reg[1737] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { i[11] Decoder2~12751 memory_reg~441437 memory_reg~441438 memory_reg[1737] } { 0.000ns 1.076ns 1.965ns 3.123ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.730 ns" { SCLK_PE_3 memory_reg[1737] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.730 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1737] } { 0.000ns 0.000ns 2.371ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.707 ns" { SCLK_PE_3 i[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.707 ns" { SCLK_PE_3 SCLK_PE_3~combout i[11] } { 0.000ns 0.000ns 2.348ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[3343\] SDIO_PE_5 SCLK_PE_3 6.997 ns register " "Info: tsu for register \"memory_reg\[3343\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is 6.997 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.619 ns + Longest pin register " "Info: + Longest pin to register delay is 10.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(9.255 ns) + CELL(0.438 ns) 10.535 ns memory_reg~445328 2 COMB LCCOMB_X20_Y17_N2 1 " "Info: 2: + IC(9.255 ns) + CELL(0.438 ns) = 10.535 ns; Loc. = LCCOMB_X20_Y17_N2; Fanout = 1; COMB Node = 'memory_reg~445328'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.693 ns" { SDIO_PE_5 memory_reg~445328 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.619 ns memory_reg\[3343\] 3 REG LCFF_X20_Y17_N3 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 10.619 ns; Loc. = LCFF_X20_Y17_N3; Fanout = 4; REG Node = 'memory_reg\[3343\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~445328 memory_reg[3343] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.364 ns ( 12.84 % ) " "Info: Total cell delay = 1.364 ns ( 12.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.255 ns ( 87.16 % ) " "Info: Total interconnect delay = 9.255 ns ( 87.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.619 ns" { SDIO_PE_5 memory_reg~445328 memory_reg[3343] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.619 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~445328 memory_reg[3343] } { 0.000ns 0.000ns 9.255ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.586 ns - Shortest register " "Info: - Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3712 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3712; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.227 ns) + CELL(0.537 ns) 3.586 ns memory_reg\[3343\] 2 REG LCFF_X20_Y17_N3 4 " "Info: 2: + IC(2.227 ns) + CELL(0.537 ns) = 3.586 ns; Loc. = LCFF_X20_Y17_N3; Fanout = 4; REG Node = 'memory_reg\[3343\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { SCLK_PE_3 memory_reg[3343] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 37.90 % ) " "Info: Total cell delay = 1.359 ns ( 37.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.227 ns ( 62.10 % ) " "Info: Total interconnect delay = 2.227 ns ( 62.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.586 ns" { SCLK_PE_3 memory_reg[3343] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.586 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[3343] } { 0.000ns 0.000ns 2.227ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.619 ns" { SDIO_PE_5 memory_reg~445328 memory_reg[3343] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.619 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~445328 memory_reg[3343] } { 0.000ns 0.000ns 9.255ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.586 ns" { SCLK_PE_3 memory_reg[3343] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.586 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[3343] } { 0.000ns 0.000ns 2.227ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext dont_read_flag dont_read_flag~reg0 10.329 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"dont_read_flag\" through register \"dont_read_flag~reg0\" is 10.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.636 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 154 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 154; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.537 ns) 2.636 ns dont_read_flag~reg0 3 REG LCFF_X37_Y10_N29 3717 " "Info: 3: + IC(0.987 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X37_Y10_N29; Fanout = 3717; REG Node = 'dont_read_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { ten_MHz_ext~clkctrl dont_read_flag~reg0 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.27 % ) " "Info: Total cell delay = 1.536 ns ( 58.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 41.73 % ) " "Info: Total interconnect delay = 1.100 ns ( 41.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { ten_MHz_ext ten_MHz_ext~clkctrl dont_read_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl dont_read_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.987ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 140 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.443 ns + Longest register pin " "Info: + Longest register to pin delay is 7.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dont_read_flag~reg0 1 REG LCFF_X37_Y10_N29 3717 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y10_N29; Fanout = 3717; REG Node = 'dont_read_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dont_read_flag~reg0 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.625 ns) + CELL(2.818 ns) 7.443 ns dont_read_flag 2 PIN PIN_AF23 0 " "Info: 2: + IC(4.625 ns) + CELL(2.818 ns) = 7.443 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'dont_read_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.443 ns" { dont_read_flag~reg0 dont_read_flag } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 37.86 % ) " "Info: Total cell delay = 2.818 ns ( 37.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.625 ns ( 62.14 % ) " "Info: Total interconnect delay = 4.625 ns ( 62.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.443 ns" { dont_read_flag~reg0 dont_read_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.443 ns" { dont_read_flag~reg0 dont_read_flag } { 0.000ns 4.625ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { ten_MHz_ext ten_MHz_ext~clkctrl dont_read_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl dont_read_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.987ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.443 ns" { dont_read_flag~reg0 dont_read_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.443 ns" { dont_read_flag~reg0 dont_read_flag } { 0.000ns 4.625ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "memory_reg\[552\] SDIO_PE_5 SCLK_PE_3 -1.963 ns register " "Info: th for register \"memory_reg\[552\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is -1.963 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.741 ns + Longest register " "Info: + Longest clock path from clock \"SCLK_PE_3\" to destination register is 3.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3712 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3712; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.537 ns) 3.741 ns memory_reg\[552\] 2 REG LCFF_X64_Y18_N19 2 " "Info: 2: + IC(2.382 ns) + CELL(0.537 ns) = 3.741 ns; Loc. = LCFF_X64_Y18_N19; Fanout = 2; REG Node = 'memory_reg\[552\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { SCLK_PE_3 memory_reg[552] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.33 % ) " "Info: Total cell delay = 1.359 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.382 ns ( 63.67 % ) " "Info: Total interconnect delay = 2.382 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { SCLK_PE_3 memory_reg[552] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.741 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[552] } { 0.000ns 0.000ns 2.382ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.970 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.894 ns) + CELL(0.150 ns) 5.886 ns memory_reg~442664 2 COMB LCCOMB_X64_Y18_N18 1 " "Info: 2: + IC(4.894 ns) + CELL(0.150 ns) = 5.886 ns; Loc. = LCCOMB_X64_Y18_N18; Fanout = 1; COMB Node = 'memory_reg~442664'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.044 ns" { SDIO_PE_5 memory_reg~442664 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.970 ns memory_reg\[552\] 3 REG LCFF_X64_Y18_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.970 ns; Loc. = LCFF_X64_Y18_N19; Fanout = 2; REG Node = 'memory_reg\[552\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~442664 memory_reg[552] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 18.02 % ) " "Info: Total cell delay = 1.076 ns ( 18.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.894 ns ( 81.98 % ) " "Info: Total interconnect delay = 4.894 ns ( 81.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.970 ns" { SDIO_PE_5 memory_reg~442664 memory_reg[552] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.970 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~442664 memory_reg[552] } { 0.000ns 0.000ns 4.894ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { SCLK_PE_3 memory_reg[552] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.741 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[552] } { 0.000ns 0.000ns 2.382ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.970 ns" { SDIO_PE_5 memory_reg~442664 memory_reg[552] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.970 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~442664 memory_reg[552] } { 0.000ns 0.000ns 4.894ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Allocated 188 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 09 15:20:47 2010 " "Info: Processing ended: Mon Aug 09 15:20:47 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
