[
  {
    "class":"firrtl.transforms.NoDCEAnnotation$"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"Verilog"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Ex|Ex>io_writeRfOp_en",
    "sources":[
      "~Ex|Ex>io_exInfo_opcode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Ex|Ex>io_writeRfOp_addr",
    "sources":[
      "~Ex|Ex>io_exInfo_rd",
      "~Ex|Ex>io_exInfo_opcode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Ex|Ex>io_writeRfOp_data",
    "sources":[
      "~Ex|Ex>io_exInfo_opcode",
      "~Ex|Ex>io_exInfo_aluop",
      "~Ex|Ex>io_exInfo_oprand1",
      "~Ex|Ex>io_exInfo_oprand2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Ex|Ex>io_exForwarding_data",
    "sources":[
      "~Ex|Ex>io_exInfo_aluop",
      "~Ex|Ex>io_exInfo_oprand1",
      "~Ex|Ex>io_exInfo_oprand2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Ex|Ex>io_exForwarding_addr",
    "sources":[
      "~Ex|Ex>io_exInfo_rd"
    ]
  }
]