
stm32f401cceu_Litium_Balancer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003420  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  080035b0  080035b0  000135b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003618  08003618  00013618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800361c  0800361c  0001361c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08003620  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020004  2**0
                  CONTENTS
  7 .bss          0000796c  20000004  20000004  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000200  20007970  20007970  00020004  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000bc25  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001c0a  00000000  00000000  0002bc59  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000c50  00000000  00000000  0002d868  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b58  00000000  00000000  0002e4b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005165  00000000  00000000  0002f010  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000442a  00000000  00000000  00034175  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003859f  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003590  00000000  00000000  0003861c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0003bbac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000004 	.word	0x20000004
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003598 	.word	0x08003598

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000008 	.word	0x20000008
 80001cc:	08003598 	.word	0x08003598

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800030e:	f1a4 0401 	sub.w	r4, r4, #1
 8000312:	d1e9      	bne.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f092 0f00 	teq	r2, #0
 80004ba:	bf14      	ite	ne
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e720      	b.n	8000314 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aedc 	beq.w	80002c2 <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6c1      	b.n	80002c2 <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b085      	sub	sp, #20
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000a12:	2300      	movs	r3, #0
 8000a14:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	685b      	ldr	r3, [r3, #4]
 8000a1a:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000a22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a26:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	791b      	ldrb	r3, [r3, #4]
 8000a2c:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000a32:	4313      	orrs	r3, r2
 8000a34:	68fa      	ldr	r2, [r7, #12]
 8000a36:	4313      	orrs	r3, r2
 8000a38:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	68fa      	ldr	r2, [r7, #12]
 8000a3e:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	689b      	ldr	r3, [r3, #8]
 8000a44:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000a46:	68fa      	ldr	r2, [r7, #12]
 8000a48:	4b18      	ldr	r3, [pc, #96]	; (8000aac <ADC_Init+0xa8>)
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000a56:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000a5c:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	795b      	ldrb	r3, [r3, #5]
 8000a62:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000a64:	4313      	orrs	r3, r2
 8000a66:	68fa      	ldr	r2, [r7, #12]
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	68fa      	ldr	r2, [r7, #12]
 8000a70:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a76:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000a7e:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	7d1b      	ldrb	r3, [r3, #20]
 8000a84:	3b01      	subs	r3, #1
 8000a86:	b2da      	uxtb	r2, r3
 8000a88:	7afb      	ldrb	r3, [r7, #11]
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000a8e:	7afb      	ldrb	r3, [r7, #11]
 8000a90:	051b      	lsls	r3, r3, #20
 8000a92:	68fa      	ldr	r2, [r7, #12]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	68fa      	ldr	r2, [r7, #12]
 8000a9c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000a9e:	bf00      	nop
 8000aa0:	3714      	adds	r7, #20
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	c0fff7fd 	.word	0xc0fff7fd

08000ab0 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000abc:	4b0e      	ldr	r3, [pc, #56]	; (8000af8 <ADC_CommonInit+0x48>)
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000ac2:	68fa      	ldr	r2, [r7, #12]
 8000ac4:	4b0d      	ldr	r3, [pc, #52]	; (8000afc <ADC_CommonInit+0x4c>)
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000ad2:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000ad8:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000ade:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000ae0:	68fa      	ldr	r2, [r7, #12]
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8000ae6:	4a04      	ldr	r2, [pc, #16]	; (8000af8 <ADC_CommonInit+0x48>)
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	6053      	str	r3, [r2, #4]
}
 8000aec:	bf00      	nop
 8000aee:	3714      	adds	r7, #20
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	40012300 	.word	0x40012300
 8000afc:	fffc30e0 	.word	0xfffc30e0

08000b00 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
 8000b08:	460b      	mov	r3, r1
 8000b0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b0c:	78fb      	ldrb	r3, [r7, #3]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d006      	beq.n	8000b20 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	689b      	ldr	r3, [r3, #8]
 8000b16:	f043 0201 	orr.w	r2, r3, #1
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000b1e:	e005      	b.n	8000b2c <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	689b      	ldr	r3, [r3, #8]
 8000b24:	f023 0201 	bic.w	r2, r3, #1
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	609a      	str	r2, [r3, #8]
}
 8000b2c:	bf00      	nop
 8000b2e:	370c      	adds	r7, #12
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr

08000b38 <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor and Vrefint channels.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)                
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	4603      	mov	r3, r0
 8000b40:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d006      	beq.n	8000b56 <ADC_TempSensorVrefintCmd+0x1e>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 8000b48:	4a09      	ldr	r2, [pc, #36]	; (8000b70 <ADC_TempSensorVrefintCmd+0x38>)
 8000b4a:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <ADC_TempSensorVrefintCmd+0x38>)
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000b52:	6053      	str	r3, [r2, #4]
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
  }
}
 8000b54:	e005      	b.n	8000b62 <ADC_TempSensorVrefintCmd+0x2a>
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
 8000b56:	4a06      	ldr	r2, [pc, #24]	; (8000b70 <ADC_TempSensorVrefintCmd+0x38>)
 8000b58:	4b05      	ldr	r3, [pc, #20]	; (8000b70 <ADC_TempSensorVrefintCmd+0x38>)
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000b60:	6053      	str	r3, [r2, #4]
}
 8000b62:	bf00      	nop
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	40012300 	.word	0x40012300

08000b74 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	4608      	mov	r0, r1
 8000b7e:	4611      	mov	r1, r2
 8000b80:	461a      	mov	r2, r3
 8000b82:	4603      	mov	r3, r0
 8000b84:	70fb      	strb	r3, [r7, #3]
 8000b86:	460b      	mov	r3, r1
 8000b88:	70bb      	strb	r3, [r7, #2]
 8000b8a:	4613      	mov	r3, r2
 8000b8c:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	60fb      	str	r3, [r7, #12]
 8000b92:	2300      	movs	r3, #0
 8000b94:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000b96:	78fb      	ldrb	r3, [r7, #3]
 8000b98:	2b09      	cmp	r3, #9
 8000b9a:	d923      	bls.n	8000be4 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8000ba2:	78fb      	ldrb	r3, [r7, #3]
 8000ba4:	f1a3 020a 	sub.w	r2, r3, #10
 8000ba8:	4613      	mov	r3, r2
 8000baa:	005b      	lsls	r3, r3, #1
 8000bac:	4413      	add	r3, r2
 8000bae:	2207      	movs	r2, #7
 8000bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb4:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000bb6:	68bb      	ldr	r3, [r7, #8]
 8000bb8:	43db      	mvns	r3, r3
 8000bba:	68fa      	ldr	r2, [r7, #12]
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000bc0:	7879      	ldrb	r1, [r7, #1]
 8000bc2:	78fb      	ldrb	r3, [r7, #3]
 8000bc4:	f1a3 020a 	sub.w	r2, r3, #10
 8000bc8:	4613      	mov	r3, r2
 8000bca:	005b      	lsls	r3, r3, #1
 8000bcc:	4413      	add	r3, r2
 8000bce:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd2:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000bd4:	68fa      	ldr	r2, [r7, #12]
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	68fa      	ldr	r2, [r7, #12]
 8000be0:	60da      	str	r2, [r3, #12]
 8000be2:	e01e      	b.n	8000c22 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	691b      	ldr	r3, [r3, #16]
 8000be8:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000bea:	78fa      	ldrb	r2, [r7, #3]
 8000bec:	4613      	mov	r3, r2
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	4413      	add	r3, r2
 8000bf2:	2207      	movs	r2, #7
 8000bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf8:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	43db      	mvns	r3, r3
 8000bfe:	68fa      	ldr	r2, [r7, #12]
 8000c00:	4013      	ands	r3, r2
 8000c02:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000c04:	7879      	ldrb	r1, [r7, #1]
 8000c06:	78fa      	ldrb	r2, [r7, #3]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	005b      	lsls	r3, r3, #1
 8000c0c:	4413      	add	r3, r2
 8000c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c12:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000c14:	68fa      	ldr	r2, [r7, #12]
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	68fa      	ldr	r2, [r7, #12]
 8000c20:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000c22:	78bb      	ldrb	r3, [r7, #2]
 8000c24:	2b06      	cmp	r3, #6
 8000c26:	d821      	bhi.n	8000c6c <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c2c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8000c2e:	78bb      	ldrb	r3, [r7, #2]
 8000c30:	1e5a      	subs	r2, r3, #1
 8000c32:	4613      	mov	r3, r2
 8000c34:	009b      	lsls	r3, r3, #2
 8000c36:	4413      	add	r3, r2
 8000c38:	221f      	movs	r2, #31
 8000c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3e:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000c40:	68bb      	ldr	r3, [r7, #8]
 8000c42:	43db      	mvns	r3, r3
 8000c44:	68fa      	ldr	r2, [r7, #12]
 8000c46:	4013      	ands	r3, r2
 8000c48:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000c4a:	78f9      	ldrb	r1, [r7, #3]
 8000c4c:	78bb      	ldrb	r3, [r7, #2]
 8000c4e:	1e5a      	subs	r2, r3, #1
 8000c50:	4613      	mov	r3, r2
 8000c52:	009b      	lsls	r3, r3, #2
 8000c54:	4413      	add	r3, r2
 8000c56:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5a:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000c5c:	68fa      	ldr	r2, [r7, #12]
 8000c5e:	68bb      	ldr	r3, [r7, #8]
 8000c60:	4313      	orrs	r3, r2
 8000c62:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	68fa      	ldr	r2, [r7, #12]
 8000c68:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000c6a:	e047      	b.n	8000cfc <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 8000c6c:	78bb      	ldrb	r3, [r7, #2]
 8000c6e:	2b0c      	cmp	r3, #12
 8000c70:	d821      	bhi.n	8000cb6 <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c76:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000c78:	78bb      	ldrb	r3, [r7, #2]
 8000c7a:	1fda      	subs	r2, r3, #7
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	4413      	add	r3, r2
 8000c82:	221f      	movs	r2, #31
 8000c84:	fa02 f303 	lsl.w	r3, r2, r3
 8000c88:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000c8a:	68bb      	ldr	r3, [r7, #8]
 8000c8c:	43db      	mvns	r3, r3
 8000c8e:	68fa      	ldr	r2, [r7, #12]
 8000c90:	4013      	ands	r3, r2
 8000c92:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000c94:	78f9      	ldrb	r1, [r7, #3]
 8000c96:	78bb      	ldrb	r3, [r7, #2]
 8000c98:	1fda      	subs	r2, r3, #7
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	4413      	add	r3, r2
 8000ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca4:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000ca6:	68fa      	ldr	r2, [r7, #12]
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	4313      	orrs	r3, r2
 8000cac:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	68fa      	ldr	r2, [r7, #12]
 8000cb2:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000cb4:	e022      	b.n	8000cfc <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cba:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000cbc:	78bb      	ldrb	r3, [r7, #2]
 8000cbe:	f1a3 020d 	sub.w	r2, r3, #13
 8000cc2:	4613      	mov	r3, r2
 8000cc4:	009b      	lsls	r3, r3, #2
 8000cc6:	4413      	add	r3, r2
 8000cc8:	221f      	movs	r2, #31
 8000cca:	fa02 f303 	lsl.w	r3, r2, r3
 8000cce:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	43db      	mvns	r3, r3
 8000cd4:	68fa      	ldr	r2, [r7, #12]
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000cda:	78f9      	ldrb	r1, [r7, #3]
 8000cdc:	78bb      	ldrb	r3, [r7, #2]
 8000cde:	f1a3 020d 	sub.w	r2, r3, #13
 8000ce2:	4613      	mov	r3, r2
 8000ce4:	009b      	lsls	r3, r3, #2
 8000ce6:	4413      	add	r3, r2
 8000ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8000cec:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000cee:	68fa      	ldr	r2, [r7, #12]
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	68fa      	ldr	r2, [r7, #12]
 8000cfa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000cfc:	bf00      	nop
 8000cfe:	3714      	adds	r7, #20
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	609a      	str	r2, [r3, #8]
}
 8000d1c:	bf00      	nop
 8000d1e:	370c      	adds	r7, #12
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr

08000d28 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	460b      	mov	r3, r1
 8000d32:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d34:	78fb      	ldrb	r3, [r7, #3]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d006      	beq.n	8000d48 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
  }
}
 8000d46:	e005      	b.n	8000d54 <ADC_DMACmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	609a      	str	r2, [r3, #8]
}
 8000d54:	bf00      	nop
 8000d56:	370c      	adds	r7, #12
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	460b      	mov	r3, r1
 8000d6a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d6c:	78fb      	ldrb	r3, [r7, #3]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d006      	beq.n	8000d80 <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	689b      	ldr	r3, [r3, #8]
 8000d76:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
  }
}
 8000d7e:	e005      	b.n	8000d8c <ADC_DMARequestAfterLastTransferCmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	689b      	ldr	r3, [r3, #8]
 8000d84:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	609a      	str	r2, [r3, #8]
}
 8000d8c:	bf00      	nop
 8000d8e:	370c      	adds	r7, #12
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr

08000d98 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b085      	sub	sp, #20
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000da2:	2300      	movs	r3, #0
 8000da4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000dac:	68fa      	ldr	r2, [r7, #12]
 8000dae:	4b25      	ldr	r3, [pc, #148]	; (8000e44 <DMA_Init+0xac>)
 8000db0:	4013      	ands	r3, r2
 8000db2:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000dc2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	699b      	ldr	r3, [r3, #24]
 8000dc8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000dce:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	6a1b      	ldr	r3, [r3, #32]
 8000dd4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000dda:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000de0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000de6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dec:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000dee:	68fa      	ldr	r2, [r7, #12]
 8000df0:	4313      	orrs	r3, r2
 8000df2:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	68fa      	ldr	r2, [r7, #12]
 8000df8:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	695b      	ldr	r3, [r3, #20]
 8000dfe:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	f023 0307 	bic.w	r3, r3, #7
 8000e06:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e10:	4313      	orrs	r3, r2
 8000e12:	68fa      	ldr	r2, [r7, #12]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	68fa      	ldr	r2, [r7, #12]
 8000e1c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	691a      	ldr	r2, [r3, #16]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685a      	ldr	r2, [r3, #4]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	689a      	ldr	r2, [r3, #8]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	60da      	str	r2, [r3, #12]
}
 8000e36:	bf00      	nop
 8000e38:	3714      	adds	r7, #20
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	f01c803f 	.word	0xf01c803f

08000e48 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	460b      	mov	r3, r1
 8000e52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000e54:	78fb      	ldrb	r3, [r7, #3]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d006      	beq.n	8000e68 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f043 0201 	orr.w	r2, r3, #1
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000e66:	e005      	b.n	8000e74 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f023 0201 	bic.w	r2, r3, #1
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	601a      	str	r2, [r3, #0]
}
 8000e74:	bf00      	nop
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr

08000e80 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b087      	sub	sp, #28
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	617b      	str	r3, [r7, #20]
 8000e8e:	2300      	movs	r3, #0
 8000e90:	613b      	str	r3, [r7, #16]
 8000e92:	2300      	movs	r3, #0
 8000e94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000e96:	2300      	movs	r3, #0
 8000e98:	617b      	str	r3, [r7, #20]
 8000e9a:	e076      	b.n	8000f8a <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea4:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	4013      	ands	r3, r2
 8000eae:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000eb0:	68fa      	ldr	r2, [r7, #12]
 8000eb2:	693b      	ldr	r3, [r7, #16]
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	d165      	bne.n	8000f84 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	2103      	movs	r1, #3
 8000ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ec6:	43db      	mvns	r3, r3
 8000ec8:	401a      	ands	r2, r3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	791b      	ldrb	r3, [r3, #4]
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee0:	431a      	orrs	r2, r3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	791b      	ldrb	r3, [r3, #4]
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d003      	beq.n	8000ef6 <GPIO_Init+0x76>
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	791b      	ldrb	r3, [r3, #4]
 8000ef2:	2b02      	cmp	r3, #2
 8000ef4:	d12e      	bne.n	8000f54 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	689a      	ldr	r2, [r3, #8]
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	005b      	lsls	r3, r3, #1
 8000efe:	2103      	movs	r1, #3
 8000f00:	fa01 f303 	lsl.w	r3, r1, r3
 8000f04:	43db      	mvns	r3, r3
 8000f06:	401a      	ands	r2, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	689a      	ldr	r2, [r3, #8]
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	795b      	ldrb	r3, [r3, #5]
 8000f14:	4619      	mov	r1, r3
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1e:	431a      	orrs	r2, r3
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685a      	ldr	r2, [r3, #4]
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	2301      	movs	r3, #1
 8000f30:	408b      	lsls	r3, r1
 8000f32:	43db      	mvns	r3, r3
 8000f34:	401a      	ands	r2, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	683a      	ldr	r2, [r7, #0]
 8000f40:	7992      	ldrb	r2, [r2, #6]
 8000f42:	4611      	mov	r1, r2
 8000f44:	697a      	ldr	r2, [r7, #20]
 8000f46:	b292      	uxth	r2, r2
 8000f48:	fa01 f202 	lsl.w	r2, r1, r2
 8000f4c:	b292      	uxth	r2, r2
 8000f4e:	431a      	orrs	r2, r3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	68da      	ldr	r2, [r3, #12]
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	2103      	movs	r1, #3
 8000f60:	fa01 f303 	lsl.w	r3, r1, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	401a      	ands	r2, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	68da      	ldr	r2, [r3, #12]
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	79db      	ldrb	r3, [r3, #7]
 8000f74:	4619      	mov	r1, r3
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f7e:	431a      	orrs	r2, r3
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	3301      	adds	r3, #1
 8000f88:	617b      	str	r3, [r7, #20]
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	2b0f      	cmp	r3, #15
 8000f8e:	d985      	bls.n	8000e9c <GPIO_Init+0x1c>
    }
  }
}
 8000f90:	bf00      	nop
 8000f92:	371c      	adds	r7, #28
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000faa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2200      	movs	r2, #0
 8000fb0:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2200      	movs	r2, #0
 8000fbc:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	71da      	strb	r2, [r3, #7]
}
 8000fc4:	bf00      	nop
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <GPIO_ReadInputData>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for 
  *                STM32F40xx/41xx and STM32F427x/437x devices. 
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	691b      	ldr	r3, [r3, #16]
 8000fdc:	b29b      	uxth	r3, r3
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr

08000fea <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000fea:	b480      	push	{r7}
 8000fec:	b083      	sub	sp, #12
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	887a      	ldrh	r2, [r7, #2]
 8000ffa:	831a      	strh	r2, [r3, #24]
}
 8000ffc:	bf00      	nop
 8000ffe:	370c      	adds	r7, #12
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr

08001008 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	460b      	mov	r3, r1
 8001012:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	835a      	strh	r2, [r3, #26]
}
 800101a:	bf00      	nop
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
	...

08001028 <IWDG_WriteAccessCmd>:
  *            @arg IWDG_WriteAccess_Enable: Enable write access to IWDG_PR and IWDG_RLR registers
  *            @arg IWDG_WriteAccess_Disable: Disable write access to IWDG_PR and IWDG_RLR registers
  * @retval None
  */
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
{
 8001028:	b480      	push	{r7}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  IWDG->KR = IWDG_WriteAccess;
 8001032:	4a04      	ldr	r2, [pc, #16]	; (8001044 <IWDG_WriteAccessCmd+0x1c>)
 8001034:	88fb      	ldrh	r3, [r7, #6]
 8001036:	6013      	str	r3, [r2, #0]
}
 8001038:	bf00      	nop
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	40003000 	.word	0x40003000

08001048 <IWDG_SetPrescaler>:
  *            @arg IWDG_Prescaler_128: IWDG prescaler set to 128
  *            @arg IWDG_Prescaler_256: IWDG prescaler set to 256
  * @retval None
  */
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
  IWDG->PR = IWDG_Prescaler;
 8001052:	4a04      	ldr	r2, [pc, #16]	; (8001064 <IWDG_SetPrescaler+0x1c>)
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	6053      	str	r3, [r2, #4]
}
 8001058:	bf00      	nop
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	40003000 	.word	0x40003000

08001068 <IWDG_SetReload>:
  * @param  Reload: specifies the IWDG Reload value.
  *          This parameter must be a number between 0 and 0x0FFF.
  * @retval None
  */
void IWDG_SetReload(uint16_t Reload)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));
  IWDG->RLR = Reload;
 8001072:	4a04      	ldr	r2, [pc, #16]	; (8001084 <IWDG_SetReload+0x1c>)
 8001074:	88fb      	ldrh	r3, [r7, #6]
 8001076:	6093      	str	r3, [r2, #8]
}
 8001078:	bf00      	nop
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	40003000 	.word	0x40003000

08001088 <IWDG_ReloadCounter>:
  *         (write access to IWDG_PR and IWDG_RLR registers disabled).
  * @param  None
  * @retval None
  */
void IWDG_ReloadCounter(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  IWDG->KR = KR_KEY_RELOAD;
 800108c:	4b04      	ldr	r3, [pc, #16]	; (80010a0 <IWDG_ReloadCounter+0x18>)
 800108e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001092:	601a      	str	r2, [r3, #0]
}
 8001094:	bf00      	nop
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	40003000 	.word	0x40003000

080010a4 <IWDG_Enable>:
  * @brief  Enables IWDG (write access to IWDG_PR and IWDG_RLR registers disabled).
  * @param  None
  * @retval None
  */
void IWDG_Enable(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  IWDG->KR = KR_KEY_ENABLE;
 80010a8:	4b04      	ldr	r3, [pc, #16]	; (80010bc <IWDG_Enable+0x18>)
 80010aa:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80010ae:	601a      	str	r2, [r3, #0]
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	40003000 	.word	0x40003000

080010c0 <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 80010ca:	4a04      	ldr	r2, [pc, #16]	; (80010dc <RCC_LSICmd+0x1c>)
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	6013      	str	r3, [r2, #0]
}
 80010d0:	bf00      	nop
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	42470e80 	.word	0x42470e80

080010e0 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	460b      	mov	r3, r1
 80010ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80010ec:	78fb      	ldrb	r3, [r7, #3]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d006      	beq.n	8001100 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80010f2:	490a      	ldr	r1, [pc, #40]	; (800111c <RCC_AHB1PeriphClockCmd+0x3c>)
 80010f4:	4b09      	ldr	r3, [pc, #36]	; (800111c <RCC_AHB1PeriphClockCmd+0x3c>)
 80010f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80010fe:	e006      	b.n	800110e <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001100:	4906      	ldr	r1, [pc, #24]	; (800111c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001102:	4b06      	ldr	r3, [pc, #24]	; (800111c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001104:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	43db      	mvns	r3, r3
 800110a:	4013      	ands	r3, r2
 800110c:	630b      	str	r3, [r1, #48]	; 0x30
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	40023800 	.word	0x40023800

08001120 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	460b      	mov	r3, r1
 800112a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800112c:	78fb      	ldrb	r3, [r7, #3]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d006      	beq.n	8001140 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001132:	490a      	ldr	r1, [pc, #40]	; (800115c <RCC_APB1PeriphClockCmd+0x3c>)
 8001134:	4b09      	ldr	r3, [pc, #36]	; (800115c <RCC_APB1PeriphClockCmd+0x3c>)
 8001136:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	4313      	orrs	r3, r2
 800113c:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800113e:	e006      	b.n	800114e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001140:	4906      	ldr	r1, [pc, #24]	; (800115c <RCC_APB1PeriphClockCmd+0x3c>)
 8001142:	4b06      	ldr	r3, [pc, #24]	; (800115c <RCC_APB1PeriphClockCmd+0x3c>)
 8001144:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	43db      	mvns	r3, r3
 800114a:	4013      	ands	r3, r2
 800114c:	640b      	str	r3, [r1, #64]	; 0x40
}
 800114e:	bf00      	nop
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	40023800 	.word	0x40023800

08001160 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	460b      	mov	r3, r1
 800116a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800116c:	78fb      	ldrb	r3, [r7, #3]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d006      	beq.n	8001180 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001172:	490a      	ldr	r1, [pc, #40]	; (800119c <RCC_APB2PeriphClockCmd+0x3c>)
 8001174:	4b09      	ldr	r3, [pc, #36]	; (800119c <RCC_APB2PeriphClockCmd+0x3c>)
 8001176:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	4313      	orrs	r3, r2
 800117c:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800117e:	e006      	b.n	800118e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001180:	4906      	ldr	r1, [pc, #24]	; (800119c <RCC_APB2PeriphClockCmd+0x3c>)
 8001182:	4b06      	ldr	r3, [pc, #24]	; (800119c <RCC_APB2PeriphClockCmd+0x3c>)
 8001184:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	43db      	mvns	r3, r3
 800118a:	4013      	ands	r3, r2
 800118c:	644b      	str	r3, [r1, #68]	; 0x44
}
 800118e:	bf00      	nop
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	40023800 	.word	0x40023800

080011a0 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b087      	sub	sp, #28
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80011aa:	2300      	movs	r3, #0
 80011ac:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80011ae:	2300      	movs	r3, #0
 80011b0:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80011b2:	2300      	movs	r3, #0
 80011b4:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80011b6:	79fb      	ldrb	r3, [r7, #7]
 80011b8:	095b      	lsrs	r3, r3, #5
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d103      	bne.n	80011cc <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 80011c4:	4b12      	ldr	r3, [pc, #72]	; (8001210 <RCC_GetFlagStatus+0x70>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	617b      	str	r3, [r7, #20]
 80011ca:	e009      	b.n	80011e0 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d103      	bne.n	80011da <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 80011d2:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <RCC_GetFlagStatus+0x70>)
 80011d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011d6:	617b      	str	r3, [r7, #20]
 80011d8:	e002      	b.n	80011e0 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80011da:	4b0d      	ldr	r3, [pc, #52]	; (8001210 <RCC_GetFlagStatus+0x70>)
 80011dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80011de:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	f003 031f 	and.w	r3, r3, #31
 80011e6:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80011e8:	697a      	ldr	r2, [r7, #20]
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	fa22 f303 	lsr.w	r3, r2, r3
 80011f0:	f003 0301 	and.w	r3, r3, #1
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d002      	beq.n	80011fe <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 80011f8:	2301      	movs	r3, #1
 80011fa:	74fb      	strb	r3, [r7, #19]
 80011fc:	e001      	b.n	8001202 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 80011fe:	2300      	movs	r3, #0
 8001200:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8001202:	7cfb      	ldrb	r3, [r7, #19]
}
 8001204:	4618      	mov	r0, r3
 8001206:	371c      	adds	r7, #28
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr
 8001210:	40023800 	.word	0x40023800

08001214 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800121e:	2300      	movs	r3, #0
 8001220:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	881b      	ldrh	r3, [r3, #0]
 8001226:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	4a29      	ldr	r2, [pc, #164]	; (80012d0 <TIM_TimeBaseInit+0xbc>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d013      	beq.n	8001258 <TIM_TimeBaseInit+0x44>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4a28      	ldr	r2, [pc, #160]	; (80012d4 <TIM_TimeBaseInit+0xc0>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d00f      	beq.n	8001258 <TIM_TimeBaseInit+0x44>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800123e:	d00b      	beq.n	8001258 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	4a25      	ldr	r2, [pc, #148]	; (80012d8 <TIM_TimeBaseInit+0xc4>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d007      	beq.n	8001258 <TIM_TimeBaseInit+0x44>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4a24      	ldr	r2, [pc, #144]	; (80012dc <TIM_TimeBaseInit+0xc8>)
 800124c:	4293      	cmp	r3, r2
 800124e:	d003      	beq.n	8001258 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	4a23      	ldr	r2, [pc, #140]	; (80012e0 <TIM_TimeBaseInit+0xcc>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d108      	bne.n	800126a <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001258:	89fb      	ldrh	r3, [r7, #14]
 800125a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800125e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	885a      	ldrh	r2, [r3, #2]
 8001264:	89fb      	ldrh	r3, [r7, #14]
 8001266:	4313      	orrs	r3, r2
 8001268:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4a1d      	ldr	r2, [pc, #116]	; (80012e4 <TIM_TimeBaseInit+0xd0>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d00c      	beq.n	800128c <TIM_TimeBaseInit+0x78>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a1c      	ldr	r2, [pc, #112]	; (80012e8 <TIM_TimeBaseInit+0xd4>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d008      	beq.n	800128c <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800127a:	89fb      	ldrh	r3, [r7, #14]
 800127c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001280:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	891a      	ldrh	r2, [r3, #8]
 8001286:	89fb      	ldrh	r3, [r7, #14]
 8001288:	4313      	orrs	r3, r2
 800128a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	89fa      	ldrh	r2, [r7, #14]
 8001290:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	685a      	ldr	r2, [r3, #4]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	881a      	ldrh	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4a0a      	ldr	r2, [pc, #40]	; (80012d0 <TIM_TimeBaseInit+0xbc>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d003      	beq.n	80012b2 <TIM_TimeBaseInit+0x9e>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a09      	ldr	r2, [pc, #36]	; (80012d4 <TIM_TimeBaseInit+0xc0>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d104      	bne.n	80012bc <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	7a9b      	ldrb	r3, [r3, #10]
 80012b6:	b29a      	uxth	r2, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2201      	movs	r2, #1
 80012c0:	829a      	strh	r2, [r3, #20]
}
 80012c2:	bf00      	nop
 80012c4:	3714      	adds	r7, #20
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	40010000 	.word	0x40010000
 80012d4:	40010400 	.word	0x40010400
 80012d8:	40000400 	.word	0x40000400
 80012dc:	40000800 	.word	0x40000800
 80012e0:	40000c00 	.word	0x40000c00
 80012e4:	40001000 	.word	0x40001000
 80012e8:	40001400 	.word	0x40001400

080012ec <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	f04f 32ff 	mov.w	r2, #4294967295
 80012fa:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2200      	movs	r2, #0
 8001300:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2200      	movs	r2, #0
 800130c:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2200      	movs	r2, #0
 8001312:	729a      	strb	r2, [r3, #10]
}
 8001314:	bf00      	nop
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	460b      	mov	r3, r1
 800132a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800132c:	78fb      	ldrb	r3, [r7, #3]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d008      	beq.n	8001344 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	881b      	ldrh	r3, [r3, #0]
 8001336:	b29b      	uxth	r3, r3
 8001338:	f043 0301 	orr.w	r3, r3, #1
 800133c:	b29a      	uxth	r2, r3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8001342:	e007      	b.n	8001354 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	881b      	ldrh	r3, [r3, #0]
 8001348:	b29b      	uxth	r3, r3
 800134a:	f023 0301 	bic.w	r3, r3, #1
 800134e:	b29a      	uxth	r2, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	801a      	strh	r2, [r3, #0]
}
 8001354:	bf00      	nop
 8001356:	370c      	adds	r7, #12
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr

08001360 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	460b      	mov	r3, r1
 800136a:	807b      	strh	r3, [r7, #2]
 800136c:	4613      	mov	r3, r2
 800136e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001370:	787b      	ldrb	r3, [r7, #1]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d008      	beq.n	8001388 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	899b      	ldrh	r3, [r3, #12]
 800137a:	b29a      	uxth	r2, r3
 800137c:	887b      	ldrh	r3, [r7, #2]
 800137e:	4313      	orrs	r3, r2
 8001380:	b29a      	uxth	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001386:	e009      	b.n	800139c <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	899b      	ldrh	r3, [r3, #12]
 800138c:	b29a      	uxth	r2, r3
 800138e:	887b      	ldrh	r3, [r7, #2]
 8001390:	43db      	mvns	r3, r3
 8001392:	b29b      	uxth	r3, r3
 8001394:	4013      	ands	r3, r2
 8001396:	b29a      	uxth	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	819a      	strh	r2, [r3, #12]
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	460b      	mov	r3, r1
 80013b2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80013b4:	887b      	ldrh	r3, [r7, #2]
 80013b6:	43db      	mvns	r3, r3
 80013b8:	b29a      	uxth	r2, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	821a      	strh	r2, [r3, #16]
}
 80013be:	bf00      	nop
 80013c0:	370c      	adds	r7, #12
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
	...

080013cc <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80013d6:	4909      	ldr	r1, [pc, #36]	; (80013fc <NVIC_EnableIRQ+0x30>)
 80013d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013dc:	095b      	lsrs	r3, r3, #5
 80013de:	79fa      	ldrb	r2, [r7, #7]
 80013e0:	f002 021f 	and.w	r2, r2, #31
 80013e4:	2001      	movs	r0, #1
 80013e6:	fa00 f202 	lsl.w	r2, r0, r2
 80013ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	e000e100 	.word	0xe000e100

08001400 <TIM4_IRQHandler>:
#include "misc.h"
#include "FreeRTOSConfig.h"


void TIM4_IRQHandler()
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0

        TIM_ClearITPendingBit(TIM4, TIM_IT_Update);
 8001404:	2101      	movs	r1, #1
 8001406:	4805      	ldr	r0, [pc, #20]	; (800141c <TIM4_IRQHandler+0x1c>)
 8001408:	f7ff ffce 	bl	80013a8 <TIM_ClearITPendingBit>
        ulHighFrequencyTimerTicks++;
 800140c:	4b04      	ldr	r3, [pc, #16]	; (8001420 <TIM4_IRQHandler+0x20>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	3301      	adds	r3, #1
 8001412:	4a03      	ldr	r2, [pc, #12]	; (8001420 <TIM4_IRQHandler+0x20>)
 8001414:	6013      	str	r3, [r2, #0]


}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	40000800 	.word	0x40000800
 8001420:	20007960 	.word	0x20007960

08001424 <SetupRunTimeStatsTimer>:

void SetupRunTimeStatsTimer(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef timer;
    //    TIM4
    //  4      APB1
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 800142a:	2101      	movs	r1, #1
 800142c:	2004      	movs	r0, #4
 800142e:	f7ff fe77 	bl	8001120 <RCC_APB1PeriphClockCmd>
    //    
    //     
    TIM_TimeBaseStructInit(&timer);
 8001432:	1d3b      	adds	r3, r7, #4
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff ff59 	bl	80012ec <TIM_TimeBaseStructInit>
    //  
    timer.TIM_Prescaler = 520 - 1;
 800143a:	f240 2307 	movw	r3, #519	; 0x207
 800143e:	80bb      	strh	r3, [r7, #4]
    //  ,      
    //         
    timer.TIM_Period = 50;
 8001440:	2332      	movs	r3, #50	; 0x32
 8001442:	60bb      	str	r3, [r7, #8]
    //  TIM4  
    TIM_TimeBaseInit(TIM4, &timer);
 8001444:	1d3b      	adds	r3, r7, #4
 8001446:	4619      	mov	r1, r3
 8001448:	4809      	ldr	r0, [pc, #36]	; (8001470 <SetupRunTimeStatsTimer+0x4c>)
 800144a:	f7ff fee3 	bl	8001214 <TIM_TimeBaseInit>
    //        ()
    TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 800144e:	2201      	movs	r2, #1
 8001450:	2101      	movs	r1, #1
 8001452:	4807      	ldr	r0, [pc, #28]	; (8001470 <SetupRunTimeStatsTimer+0x4c>)
 8001454:	f7ff ff84 	bl	8001360 <TIM_ITConfig>
    //  
    TIM_Cmd(TIM4, ENABLE);
 8001458:	2101      	movs	r1, #1
 800145a:	4805      	ldr	r0, [pc, #20]	; (8001470 <SetupRunTimeStatsTimer+0x4c>)
 800145c:	f7ff ff60 	bl	8001320 <TIM_Cmd>
    //   
    NVIC_EnableIRQ(TIM4_IRQn);
 8001460:	201e      	movs	r0, #30
 8001462:	f7ff ffb3 	bl	80013cc <NVIC_EnableIRQ>
}
 8001466:	bf00      	nop
 8001468:	3710      	adds	r7, #16
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40000800 	.word	0x40000800

08001474 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
 800147c:	2300      	movs	r3, #0
 800147e:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f003 0307 	and.w	r3, r3, #7
 8001486:	2b00      	cmp	r3, #0
 8001488:	d004      	beq.n	8001494 <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	f023 0307 	bic.w	r3, r3, #7
 8001490:	3308      	adds	r3, #8
 8001492:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
 8001494:	f001 f83c 	bl	8002510 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 8001498:	4b18      	ldr	r3, [pc, #96]	; (80014fc <pvPortMalloc+0x88>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d105      	bne.n	80014ac <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80014a0:	4b17      	ldr	r3, [pc, #92]	; (8001500 <pvPortMalloc+0x8c>)
 80014a2:	f023 0307 	bic.w	r3, r3, #7
 80014a6:	461a      	mov	r2, r3
 80014a8:	4b14      	ldr	r3, [pc, #80]	; (80014fc <pvPortMalloc+0x88>)
 80014aa:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80014ac:	4b15      	ldr	r3, [pc, #84]	; (8001504 <pvPortMalloc+0x90>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4413      	add	r3, r2
 80014b4:	f247 72f7 	movw	r2, #30711	; 0x77f7
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d813      	bhi.n	80014e4 <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
 80014bc:	4b11      	ldr	r3, [pc, #68]	; (8001504 <pvPortMalloc+0x90>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	441a      	add	r2, r3
 80014c4:	4b0f      	ldr	r3, [pc, #60]	; (8001504 <pvPortMalloc+0x90>)
 80014c6:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d90b      	bls.n	80014e4 <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 80014cc:	4b0b      	ldr	r3, [pc, #44]	; (80014fc <pvPortMalloc+0x88>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	4b0c      	ldr	r3, [pc, #48]	; (8001504 <pvPortMalloc+0x90>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4413      	add	r3, r2
 80014d6:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
 80014d8:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <pvPortMalloc+0x90>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	4413      	add	r3, r2
 80014e0:	4a08      	ldr	r2, [pc, #32]	; (8001504 <pvPortMalloc+0x90>)
 80014e2:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80014e4:	f001 f822 	bl	800252c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <pvPortMalloc+0x7e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 80014ee:	f001 fc8a 	bl	8002e06 <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
 80014f2:	68fb      	ldr	r3, [r7, #12]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3710      	adds	r7, #16
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20007824 	.word	0x20007824
 8001500:	20000028 	.word	0x20000028
 8001504:	20007820 	.word	0x20007820

08001508 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8001508:	b480      	push	{r7}
 800150a:	b085      	sub	sp, #20
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d009      	beq.n	800152a <vPortFree+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800151a:	f383 8811 	msr	BASEPRI, r3
 800151e:	f3bf 8f6f 	isb	sy
 8001522:	f3bf 8f4f 	dsb	sy
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	e7fe      	b.n	8001528 <vPortFree+0x20>
}
 800152a:	bf00      	nop
 800152c:	3714      	adds	r7, #20
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr

08001536 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001536:	b480      	push	{r7}
 8001538:	b083      	sub	sp, #12
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f103 0208 	add.w	r2, r3, #8
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f04f 32ff 	mov.w	r2, #4294967295
 800154e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	f103 0208 	add.w	r2, r3, #8
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f103 0208 	add.w	r2, r3, #8
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800156a:	bf00      	nop
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001576:	b480      	push	{r7}
 8001578:	b083      	sub	sp, #12
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2200      	movs	r2, #0
 8001582:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001584:	bf00      	nop
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr

08001590 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	68fa      	ldr	r2, [r7, #12]
 80015a4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	689a      	ldr	r2, [r3, #8]
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	683a      	ldr	r2, [r7, #0]
 80015b4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	683a      	ldr	r2, [r7, #0]
 80015ba:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	1c5a      	adds	r2, r3, #1
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	601a      	str	r2, [r3, #0]
}
 80015cc:	bf00      	nop
 80015ce:	3714      	adds	r7, #20
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015ee:	d103      	bne.n	80015f8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	691b      	ldr	r3, [r3, #16]
 80015f4:	60fb      	str	r3, [r7, #12]
 80015f6:	e00c      	b.n	8001612 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	3308      	adds	r3, #8
 80015fc:	60fb      	str	r3, [r7, #12]
 80015fe:	e002      	b.n	8001606 <vListInsert+0x2e>
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	60fb      	str	r3, [r7, #12]
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	429a      	cmp	r2, r3
 8001610:	d9f6      	bls.n	8001600 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	685a      	ldr	r2, [r3, #4]
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	683a      	ldr	r2, [r7, #0]
 8001620:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	68fa      	ldr	r2, [r7, #12]
 8001626:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	683a      	ldr	r2, [r7, #0]
 800162c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	687a      	ldr	r2, [r7, #4]
 8001632:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	1c5a      	adds	r2, r3, #1
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	601a      	str	r2, [r3, #0]
}
 800163e:	bf00      	nop
 8001640:	3714      	adds	r7, #20
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr

0800164a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800164a:	b480      	push	{r7}
 800164c:	b085      	sub	sp, #20
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	691b      	ldr	r3, [r3, #16]
 8001656:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	6892      	ldr	r2, [r2, #8]
 8001660:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	6852      	ldr	r2, [r2, #4]
 800166a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	685a      	ldr	r2, [r3, #4]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	429a      	cmp	r2, r3
 8001674:	d103      	bne.n	800167e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	689a      	ldr	r2, [r3, #8]
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2200      	movs	r2, #0
 8001682:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	1e5a      	subs	r2, r3, #1
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	681b      	ldr	r3, [r3, #0]
}
 8001692:	4618      	mov	r0, r3
 8001694:	3714      	adds	r7, #20
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
	...

080016a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80016a0:	b480      	push	{r7}
 80016a2:	b085      	sub	sp, #20
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	3b04      	subs	r3, #4
 80016b0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80016b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	3b04      	subs	r3, #4
 80016be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	f023 0201 	bic.w	r2, r3, #1
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	3b04      	subs	r3, #4
 80016ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80016d0:	4a0c      	ldr	r2, [pc, #48]	; (8001704 <pxPortInitialiseStack+0x64>)
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	3b14      	subs	r3, #20
 80016da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	3b04      	subs	r3, #4
 80016e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f06f 0202 	mvn.w	r2, #2
 80016ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	3b20      	subs	r3, #32
 80016f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80016f6:	68fb      	ldr	r3, [r7, #12]
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr
 8001704:	08001709 	.word	0x08001709

08001708 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800170e:	2300      	movs	r3, #0
 8001710:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001712:	4b11      	ldr	r3, [pc, #68]	; (8001758 <prvTaskExitError+0x50>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800171a:	d009      	beq.n	8001730 <prvTaskExitError+0x28>
 800171c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001720:	f383 8811 	msr	BASEPRI, r3
 8001724:	f3bf 8f6f 	isb	sy
 8001728:	f3bf 8f4f 	dsb	sy
 800172c:	60fb      	str	r3, [r7, #12]
 800172e:	e7fe      	b.n	800172e <prvTaskExitError+0x26>
 8001730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001734:	f383 8811 	msr	BASEPRI, r3
 8001738:	f3bf 8f6f 	isb	sy
 800173c:	f3bf 8f4f 	dsb	sy
 8001740:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8001742:	bf00      	nop
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d0fc      	beq.n	8001744 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800174a:	bf00      	nop
 800174c:	3714      	adds	r7, #20
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	20000000 	.word	0x20000000
 800175c:	00000000 	.word	0x00000000

08001760 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8001760:	4b07      	ldr	r3, [pc, #28]	; (8001780 <pxCurrentTCBConst2>)
 8001762:	6819      	ldr	r1, [r3, #0]
 8001764:	6808      	ldr	r0, [r1, #0]
 8001766:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800176a:	f380 8809 	msr	PSP, r0
 800176e:	f3bf 8f6f 	isb	sy
 8001772:	f04f 0000 	mov.w	r0, #0
 8001776:	f380 8811 	msr	BASEPRI, r0
 800177a:	4770      	bx	lr
 800177c:	f3af 8000 	nop.w

08001780 <pxCurrentTCBConst2>:
 8001780:	20007830 	.word	0x20007830
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8001784:	bf00      	nop
 8001786:	bf00      	nop

08001788 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8001788:	4808      	ldr	r0, [pc, #32]	; (80017ac <prvPortStartFirstTask+0x24>)
 800178a:	6800      	ldr	r0, [r0, #0]
 800178c:	6800      	ldr	r0, [r0, #0]
 800178e:	f380 8808 	msr	MSP, r0
 8001792:	f04f 0000 	mov.w	r0, #0
 8001796:	f380 8814 	msr	CONTROL, r0
 800179a:	b662      	cpsie	i
 800179c:	b661      	cpsie	f
 800179e:	f3bf 8f4f 	dsb	sy
 80017a2:	f3bf 8f6f 	isb	sy
 80017a6:	df00      	svc	0
 80017a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80017aa:	bf00      	nop
 80017ac:	e000ed08 	.word	0xe000ed08

080017b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80017b6:	4b44      	ldr	r3, [pc, #272]	; (80018c8 <xPortStartScheduler+0x118>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a44      	ldr	r2, [pc, #272]	; (80018cc <xPortStartScheduler+0x11c>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d109      	bne.n	80017d4 <xPortStartScheduler+0x24>
 80017c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017c4:	f383 8811 	msr	BASEPRI, r3
 80017c8:	f3bf 8f6f 	isb	sy
 80017cc:	f3bf 8f4f 	dsb	sy
 80017d0:	613b      	str	r3, [r7, #16]
 80017d2:	e7fe      	b.n	80017d2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80017d4:	4b3c      	ldr	r3, [pc, #240]	; (80018c8 <xPortStartScheduler+0x118>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a3d      	ldr	r2, [pc, #244]	; (80018d0 <xPortStartScheduler+0x120>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d109      	bne.n	80017f2 <xPortStartScheduler+0x42>
 80017de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017e2:	f383 8811 	msr	BASEPRI, r3
 80017e6:	f3bf 8f6f 	isb	sy
 80017ea:	f3bf 8f4f 	dsb	sy
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	e7fe      	b.n	80017f0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80017f2:	4b38      	ldr	r3, [pc, #224]	; (80018d4 <xPortStartScheduler+0x124>)
 80017f4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	22ff      	movs	r2, #255	; 0xff
 8001802:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	b2db      	uxtb	r3, r3
 800180a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800180c:	78fb      	ldrb	r3, [r7, #3]
 800180e:	b2db      	uxtb	r3, r3
 8001810:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001814:	b2da      	uxtb	r2, r3
 8001816:	4b30      	ldr	r3, [pc, #192]	; (80018d8 <xPortStartScheduler+0x128>)
 8001818:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800181a:	4b30      	ldr	r3, [pc, #192]	; (80018dc <xPortStartScheduler+0x12c>)
 800181c:	2207      	movs	r2, #7
 800181e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001820:	e009      	b.n	8001836 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8001822:	4b2e      	ldr	r3, [pc, #184]	; (80018dc <xPortStartScheduler+0x12c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	3b01      	subs	r3, #1
 8001828:	4a2c      	ldr	r2, [pc, #176]	; (80018dc <xPortStartScheduler+0x12c>)
 800182a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800182c:	78fb      	ldrb	r3, [r7, #3]
 800182e:	b2db      	uxtb	r3, r3
 8001830:	005b      	lsls	r3, r3, #1
 8001832:	b2db      	uxtb	r3, r3
 8001834:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001836:	78fb      	ldrb	r3, [r7, #3]
 8001838:	b2db      	uxtb	r3, r3
 800183a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800183e:	2b80      	cmp	r3, #128	; 0x80
 8001840:	d0ef      	beq.n	8001822 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8001842:	4b26      	ldr	r3, [pc, #152]	; (80018dc <xPortStartScheduler+0x12c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f1c3 0307 	rsb	r3, r3, #7
 800184a:	2b04      	cmp	r3, #4
 800184c:	d009      	beq.n	8001862 <xPortStartScheduler+0xb2>
 800184e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001852:	f383 8811 	msr	BASEPRI, r3
 8001856:	f3bf 8f6f 	isb	sy
 800185a:	f3bf 8f4f 	dsb	sy
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	e7fe      	b.n	8001860 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001862:	4b1e      	ldr	r3, [pc, #120]	; (80018dc <xPortStartScheduler+0x12c>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	021b      	lsls	r3, r3, #8
 8001868:	4a1c      	ldr	r2, [pc, #112]	; (80018dc <xPortStartScheduler+0x12c>)
 800186a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800186c:	4b1b      	ldr	r3, [pc, #108]	; (80018dc <xPortStartScheduler+0x12c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001874:	4a19      	ldr	r2, [pc, #100]	; (80018dc <xPortStartScheduler+0x12c>)
 8001876:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	b2da      	uxtb	r2, r3
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001880:	4a17      	ldr	r2, [pc, #92]	; (80018e0 <xPortStartScheduler+0x130>)
 8001882:	4b17      	ldr	r3, [pc, #92]	; (80018e0 <xPortStartScheduler+0x130>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800188a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800188c:	4a14      	ldr	r2, [pc, #80]	; (80018e0 <xPortStartScheduler+0x130>)
 800188e:	4b14      	ldr	r3, [pc, #80]	; (80018e0 <xPortStartScheduler+0x130>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8001896:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8001898:	f000 f8d6 	bl	8001a48 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800189c:	4b11      	ldr	r3, [pc, #68]	; (80018e4 <xPortStartScheduler+0x134>)
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80018a2:	f000 f8ed 	bl	8001a80 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80018a6:	4a10      	ldr	r2, [pc, #64]	; (80018e8 <xPortStartScheduler+0x138>)
 80018a8:	4b0f      	ldr	r3, [pc, #60]	; (80018e8 <xPortStartScheduler+0x138>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80018b0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80018b2:	f7ff ff69 	bl	8001788 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80018b6:	f000 ff8d 	bl	80027d4 <vTaskSwitchContext>
	prvTaskExitError();
 80018ba:	f7ff ff25 	bl	8001708 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3718      	adds	r7, #24
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	e000ed00 	.word	0xe000ed00
 80018cc:	410fc271 	.word	0x410fc271
 80018d0:	410fc270 	.word	0x410fc270
 80018d4:	e000e400 	.word	0xe000e400
 80018d8:	20007828 	.word	0x20007828
 80018dc:	2000782c 	.word	0x2000782c
 80018e0:	e000ed20 	.word	0xe000ed20
 80018e4:	20000000 	.word	0x20000000
 80018e8:	e000ef34 	.word	0xe000ef34

080018ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018f6:	f383 8811 	msr	BASEPRI, r3
 80018fa:	f3bf 8f6f 	isb	sy
 80018fe:	f3bf 8f4f 	dsb	sy
 8001902:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8001904:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <vPortEnterCritical+0x54>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	3301      	adds	r3, #1
 800190a:	4a0d      	ldr	r2, [pc, #52]	; (8001940 <vPortEnterCritical+0x54>)
 800190c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800190e:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <vPortEnterCritical+0x54>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2b01      	cmp	r3, #1
 8001914:	d10e      	bne.n	8001934 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001916:	4b0b      	ldr	r3, [pc, #44]	; (8001944 <vPortEnterCritical+0x58>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	b2db      	uxtb	r3, r3
 800191c:	2b00      	cmp	r3, #0
 800191e:	d009      	beq.n	8001934 <vPortEnterCritical+0x48>
 8001920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001924:	f383 8811 	msr	BASEPRI, r3
 8001928:	f3bf 8f6f 	isb	sy
 800192c:	f3bf 8f4f 	dsb	sy
 8001930:	603b      	str	r3, [r7, #0]
 8001932:	e7fe      	b.n	8001932 <vPortEnterCritical+0x46>
	}
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	20000000 	.word	0x20000000
 8001944:	e000ed04 	.word	0xe000ed04

08001948 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800194e:	4b11      	ldr	r3, [pc, #68]	; (8001994 <vPortExitCritical+0x4c>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d109      	bne.n	800196a <vPortExitCritical+0x22>
 8001956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800195a:	f383 8811 	msr	BASEPRI, r3
 800195e:	f3bf 8f6f 	isb	sy
 8001962:	f3bf 8f4f 	dsb	sy
 8001966:	607b      	str	r3, [r7, #4]
 8001968:	e7fe      	b.n	8001968 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800196a:	4b0a      	ldr	r3, [pc, #40]	; (8001994 <vPortExitCritical+0x4c>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	3b01      	subs	r3, #1
 8001970:	4a08      	ldr	r2, [pc, #32]	; (8001994 <vPortExitCritical+0x4c>)
 8001972:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001974:	4b07      	ldr	r3, [pc, #28]	; (8001994 <vPortExitCritical+0x4c>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d104      	bne.n	8001986 <vPortExitCritical+0x3e>
 800197c:	2300      	movs	r3, #0
 800197e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8001986:	bf00      	nop
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	20000000 	.word	0x20000000
	...

080019a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80019a0:	f3ef 8009 	mrs	r0, PSP
 80019a4:	f3bf 8f6f 	isb	sy
 80019a8:	4b15      	ldr	r3, [pc, #84]	; (8001a00 <pxCurrentTCBConst>)
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	f01e 0f10 	tst.w	lr, #16
 80019b0:	bf08      	it	eq
 80019b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80019b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019ba:	6010      	str	r0, [r2, #0]
 80019bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80019c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80019c4:	f380 8811 	msr	BASEPRI, r0
 80019c8:	f3bf 8f4f 	dsb	sy
 80019cc:	f3bf 8f6f 	isb	sy
 80019d0:	f000 ff00 	bl	80027d4 <vTaskSwitchContext>
 80019d4:	f04f 0000 	mov.w	r0, #0
 80019d8:	f380 8811 	msr	BASEPRI, r0
 80019dc:	bc09      	pop	{r0, r3}
 80019de:	6819      	ldr	r1, [r3, #0]
 80019e0:	6808      	ldr	r0, [r1, #0]
 80019e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019e6:	f01e 0f10 	tst.w	lr, #16
 80019ea:	bf08      	it	eq
 80019ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80019f0:	f380 8809 	msr	PSP, r0
 80019f4:	f3bf 8f6f 	isb	sy
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	f3af 8000 	nop.w

08001a00 <pxCurrentTCBConst>:
 8001a00:	20007830 	.word	0x20007830
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8001a04:	bf00      	nop
 8001a06:	bf00      	nop

08001a08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
	__asm volatile
 8001a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a12:	f383 8811 	msr	BASEPRI, r3
 8001a16:	f3bf 8f6f 	isb	sy
 8001a1a:	f3bf 8f4f 	dsb	sy
 8001a1e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8001a20:	f000 fe20 	bl	8002664 <xTaskIncrementTick>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d003      	beq.n	8001a32 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001a2a:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <SysTick_Handler+0x3c>)
 8001a2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	2300      	movs	r3, #0
 8001a34:	603b      	str	r3, [r7, #0]
	__asm volatile
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8001a3c:	bf00      	nop
 8001a3e:	3708      	adds	r7, #8
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	e000ed04 	.word	0xe000ed04

08001a48 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001a4c:	4b08      	ldr	r3, [pc, #32]	; (8001a70 <vPortSetupTimerInterrupt+0x28>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001a52:	4b08      	ldr	r3, [pc, #32]	; (8001a74 <vPortSetupTimerInterrupt+0x2c>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001a58:	4b07      	ldr	r3, [pc, #28]	; (8001a78 <vPortSetupTimerInterrupt+0x30>)
 8001a5a:	4a08      	ldr	r2, [pc, #32]	; (8001a7c <vPortSetupTimerInterrupt+0x34>)
 8001a5c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001a5e:	4b04      	ldr	r3, [pc, #16]	; (8001a70 <vPortSetupTimerInterrupt+0x28>)
 8001a60:	2207      	movs	r2, #7
 8001a62:	601a      	str	r2, [r3, #0]
}
 8001a64:	bf00      	nop
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	e000e010 	.word	0xe000e010
 8001a74:	e000e018 	.word	0xe000e018
 8001a78:	e000e014 	.word	0xe000e014
 8001a7c:	0001387f 	.word	0x0001387f

08001a80 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8001a80:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001a90 <vPortEnableVFP+0x10>
 8001a84:	6801      	ldr	r1, [r0, #0]
 8001a86:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001a8a:	6001      	str	r1, [r0, #0]
 8001a8c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8001a8e:	bf00      	nop
 8001a90:	e000ed88 	.word	0xe000ed88

08001a94 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d109      	bne.n	8001abc <xQueueGenericReset+0x28>
	__asm volatile
 8001aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001aac:	f383 8811 	msr	BASEPRI, r3
 8001ab0:	f3bf 8f6f 	isb	sy
 8001ab4:	f3bf 8f4f 	dsb	sy
 8001ab8:	60bb      	str	r3, [r7, #8]
 8001aba:	e7fe      	b.n	8001aba <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8001abc:	f7ff ff16 	bl	80018ec <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ac8:	68f9      	ldr	r1, [r7, #12]
 8001aca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001acc:	fb01 f303 	mul.w	r3, r1, r3
 8001ad0:	441a      	add	r2, r3
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001aec:	3b01      	subs	r3, #1
 8001aee:	68f9      	ldr	r1, [r7, #12]
 8001af0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001af2:	fb01 f303 	mul.w	r3, r1, r3
 8001af6:	441a      	add	r2, r3
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	22ff      	movs	r2, #255	; 0xff
 8001b00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	22ff      	movs	r2, #255	; 0xff
 8001b08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d114      	bne.n	8001b3c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	691b      	ldr	r3, [r3, #16]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d01a      	beq.n	8001b50 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	3310      	adds	r3, #16
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f000 ff1a 	bl	8002958 <xTaskRemoveFromEventList>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d012      	beq.n	8001b50 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001b2a:	4b0d      	ldr	r3, [pc, #52]	; (8001b60 <xQueueGenericReset+0xcc>)
 8001b2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	f3bf 8f4f 	dsb	sy
 8001b36:	f3bf 8f6f 	isb	sy
 8001b3a:	e009      	b.n	8001b50 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	3310      	adds	r3, #16
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff fcf8 	bl	8001536 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	3324      	adds	r3, #36	; 0x24
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7ff fcf3 	bl	8001536 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001b50:	f7ff fefa 	bl	8001948 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001b54:	2301      	movs	r3, #1
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	e000ed04 	.word	0xe000ed04

08001b64 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b08a      	sub	sp, #40	; 0x28
 8001b68:	af02      	add	r7, sp, #8
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	4613      	mov	r3, r2
 8001b70:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d109      	bne.n	8001b8c <xQueueGenericCreate+0x28>
 8001b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b7c:	f383 8811 	msr	BASEPRI, r3
 8001b80:	f3bf 8f6f 	isb	sy
 8001b84:	f3bf 8f4f 	dsb	sy
 8001b88:	613b      	str	r3, [r7, #16]
 8001b8a:	e7fe      	b.n	8001b8a <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d102      	bne.n	8001b98 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8001b92:	2300      	movs	r3, #0
 8001b94:	61fb      	str	r3, [r7, #28]
 8001b96:	e004      	b.n	8001ba2 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	68ba      	ldr	r2, [r7, #8]
 8001b9c:	fb02 f303 	mul.w	r3, r2, r3
 8001ba0:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	3350      	adds	r3, #80	; 0x50
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff fc64 	bl	8001474 <pvPortMalloc>
 8001bac:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d00d      	beq.n	8001bd0 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	3350      	adds	r3, #80	; 0x50
 8001bbc:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001bbe:	79fa      	ldrb	r2, [r7, #7]
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	9300      	str	r3, [sp, #0]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	697a      	ldr	r2, [r7, #20]
 8001bc8:	68b9      	ldr	r1, [r7, #8]
 8001bca:	68f8      	ldr	r0, [r7, #12]
 8001bcc:	f000 f805 	bl	8001bda <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001bd0:	69bb      	ldr	r3, [r7, #24]
	}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3720      	adds	r7, #32
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b084      	sub	sp, #16
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	60f8      	str	r0, [r7, #12]
 8001be2:	60b9      	str	r1, [r7, #8]
 8001be4:	607a      	str	r2, [r7, #4]
 8001be6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d103      	bne.n	8001bf6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	e002      	b.n	8001bfc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001bf6:	69bb      	ldr	r3, [r7, #24]
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001bfc:	69bb      	ldr	r3, [r7, #24]
 8001bfe:	68fa      	ldr	r2, [r7, #12]
 8001c00:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	68ba      	ldr	r2, [r7, #8]
 8001c06:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001c08:	2101      	movs	r1, #1
 8001c0a:	69b8      	ldr	r0, [r7, #24]
 8001c0c:	f7ff ff42 	bl	8001a94 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	78fa      	ldrb	r2, [r7, #3]
 8001c14:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001c18:	bf00      	nop
 8001c1a:	3710      	adds	r7, #16
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08c      	sub	sp, #48	; 0x30
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
 8001c2c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	62bb      	str	r3, [r7, #40]	; 0x28

	configASSERT( pxQueue );
 8001c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d109      	bne.n	8001c50 <xQueueGenericSend+0x30>
 8001c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c40:	f383 8811 	msr	BASEPRI, r3
 8001c44:	f3bf 8f6f 	isb	sy
 8001c48:	f3bf 8f4f 	dsb	sy
 8001c4c:	623b      	str	r3, [r7, #32]
 8001c4e:	e7fe      	b.n	8001c4e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d103      	bne.n	8001c5e <xQueueGenericSend+0x3e>
 8001c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d101      	bne.n	8001c62 <xQueueGenericSend+0x42>
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e000      	b.n	8001c64 <xQueueGenericSend+0x44>
 8001c62:	2300      	movs	r3, #0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d109      	bne.n	8001c7c <xQueueGenericSend+0x5c>
 8001c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c6c:	f383 8811 	msr	BASEPRI, r3
 8001c70:	f3bf 8f6f 	isb	sy
 8001c74:	f3bf 8f4f 	dsb	sy
 8001c78:	61fb      	str	r3, [r7, #28]
 8001c7a:	e7fe      	b.n	8001c7a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d103      	bne.n	8001c8a <xQueueGenericSend+0x6a>
 8001c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d101      	bne.n	8001c8e <xQueueGenericSend+0x6e>
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e000      	b.n	8001c90 <xQueueGenericSend+0x70>
 8001c8e:	2300      	movs	r3, #0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d109      	bne.n	8001ca8 <xQueueGenericSend+0x88>
 8001c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c98:	f383 8811 	msr	BASEPRI, r3
 8001c9c:	f3bf 8f6f 	isb	sy
 8001ca0:	f3bf 8f4f 	dsb	sy
 8001ca4:	61bb      	str	r3, [r7, #24]
 8001ca6:	e7fe      	b.n	8001ca6 <xQueueGenericSend+0x86>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001ca8:	f7ff fe20 	bl	80018ec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d302      	bcc.n	8001cbe <xQueueGenericSend+0x9e>
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d129      	bne.n	8001d12 <xQueueGenericSend+0xf2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001cbe:	683a      	ldr	r2, [r7, #0]
 8001cc0:	68b9      	ldr	r1, [r7, #8]
 8001cc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001cc4:	f000 f958 	bl	8001f78 <prvCopyDataToQueue>
 8001cc8:	6278      	str	r0, [r7, #36]	; 0x24

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d010      	beq.n	8001cf4 <xQueueGenericSend+0xd4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cd4:	3324      	adds	r3, #36	; 0x24
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f000 fe3e 	bl	8002958 <xTaskRemoveFromEventList>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d013      	beq.n	8001d0a <xQueueGenericSend+0xea>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001ce2:	4b40      	ldr	r3, [pc, #256]	; (8001de4 <xQueueGenericSend+0x1c4>)
 8001ce4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	f3bf 8f4f 	dsb	sy
 8001cee:	f3bf 8f6f 	isb	sy
 8001cf2:	e00a      	b.n	8001d0a <xQueueGenericSend+0xea>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d007      	beq.n	8001d0a <xQueueGenericSend+0xea>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001cfa:	4b3a      	ldr	r3, [pc, #232]	; (8001de4 <xQueueGenericSend+0x1c4>)
 8001cfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d00:	601a      	str	r2, [r3, #0]
 8001d02:	f3bf 8f4f 	dsb	sy
 8001d06:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001d0a:	f7ff fe1d 	bl	8001948 <vPortExitCritical>
				return pdPASS;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e063      	b.n	8001dda <xQueueGenericSend+0x1ba>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d103      	bne.n	8001d20 <xQueueGenericSend+0x100>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001d18:	f7ff fe16 	bl	8001948 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	e05c      	b.n	8001dda <xQueueGenericSend+0x1ba>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d106      	bne.n	8001d34 <xQueueGenericSend+0x114>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001d26:	f107 0310 	add.w	r3, r7, #16
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f000 fe76 	bl	8002a1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001d30:	2301      	movs	r3, #1
 8001d32:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001d34:	f7ff fe08 	bl	8001948 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001d38:	f000 fbea 	bl	8002510 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001d3c:	f7ff fdd6 	bl	80018ec <vPortEnterCritical>
 8001d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001d46:	b25b      	sxtb	r3, r3
 8001d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d4c:	d103      	bne.n	8001d56 <xQueueGenericSend+0x136>
 8001d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001d5c:	b25b      	sxtb	r3, r3
 8001d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d62:	d103      	bne.n	8001d6c <xQueueGenericSend+0x14c>
 8001d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001d6c:	f7ff fdec 	bl	8001948 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001d70:	1d3a      	adds	r2, r7, #4
 8001d72:	f107 0310 	add.w	r3, r7, #16
 8001d76:	4611      	mov	r1, r2
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f000 fe65 	bl	8002a48 <xTaskCheckForTimeOut>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d124      	bne.n	8001dce <xQueueGenericSend+0x1ae>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001d84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d86:	f000 f9ef 	bl	8002168 <prvIsQueueFull>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d018      	beq.n	8001dc2 <xQueueGenericSend+0x1a2>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d92:	3310      	adds	r3, #16
 8001d94:	687a      	ldr	r2, [r7, #4]
 8001d96:	4611      	mov	r1, r2
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f000 fdb9 	bl	8002910 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001d9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001da0:	f000 f97a 	bl	8002098 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001da4:	f000 fbc2 	bl	800252c <xTaskResumeAll>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	f47f af7c 	bne.w	8001ca8 <xQueueGenericSend+0x88>
				{
					portYIELD_WITHIN_API();
 8001db0:	4b0c      	ldr	r3, [pc, #48]	; (8001de4 <xQueueGenericSend+0x1c4>)
 8001db2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	f3bf 8f4f 	dsb	sy
 8001dbc:	f3bf 8f6f 	isb	sy
 8001dc0:	e772      	b.n	8001ca8 <xQueueGenericSend+0x88>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001dc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001dc4:	f000 f968 	bl	8002098 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001dc8:	f000 fbb0 	bl	800252c <xTaskResumeAll>
 8001dcc:	e76c      	b.n	8001ca8 <xQueueGenericSend+0x88>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001dce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001dd0:	f000 f962 	bl	8002098 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001dd4:	f000 fbaa 	bl	800252c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001dd8:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3730      	adds	r7, #48	; 0x30
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	e000ed04 	.word	0xe000ed04

08001de8 <xQueuePeek>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b08c      	sub	sp, #48	; 0x30
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	60f8      	str	r0, [r7, #12]
 8001df0:	60b9      	str	r1, [r7, #8]
 8001df2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8001df4:	2300      	movs	r3, #0
 8001df6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d109      	bne.n	8001e16 <xQueuePeek+0x2e>
 8001e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e06:	f383 8811 	msr	BASEPRI, r3
 8001e0a:	f3bf 8f6f 	isb	sy
 8001e0e:	f3bf 8f4f 	dsb	sy
 8001e12:	61fb      	str	r3, [r7, #28]
 8001e14:	e7fe      	b.n	8001e14 <xQueuePeek+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d103      	bne.n	8001e24 <xQueuePeek+0x3c>
 8001e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d101      	bne.n	8001e28 <xQueuePeek+0x40>
 8001e24:	2301      	movs	r3, #1
 8001e26:	e000      	b.n	8001e2a <xQueuePeek+0x42>
 8001e28:	2300      	movs	r3, #0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d109      	bne.n	8001e42 <xQueuePeek+0x5a>
 8001e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e32:	f383 8811 	msr	BASEPRI, r3
 8001e36:	f3bf 8f6f 	isb	sy
 8001e3a:	f3bf 8f4f 	dsb	sy
 8001e3e:	61bb      	str	r3, [r7, #24]
 8001e40:	e7fe      	b.n	8001e40 <xQueuePeek+0x58>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001e42:	f7ff fd53 	bl	80018ec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e4a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d021      	beq.n	8001e96 <xQueuePeek+0xae>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 8001e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	623b      	str	r3, [r7, #32]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001e58:	68b9      	ldr	r1, [r7, #8]
 8001e5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e5c:	f000 f8f6 	bl	800204c <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 8001e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e62:	6a3a      	ldr	r2, [r7, #32]
 8001e64:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d00f      	beq.n	8001e8e <xQueuePeek+0xa6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e70:	3324      	adds	r3, #36	; 0x24
 8001e72:	4618      	mov	r0, r3
 8001e74:	f000 fd70 	bl	8002958 <xTaskRemoveFromEventList>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d007      	beq.n	8001e8e <xQueuePeek+0xa6>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
 8001e7e:	4b3d      	ldr	r3, [pc, #244]	; (8001f74 <xQueuePeek+0x18c>)
 8001e80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e84:	601a      	str	r2, [r3, #0]
 8001e86:	f3bf 8f4f 	dsb	sy
 8001e8a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001e8e:	f7ff fd5b 	bl	8001948 <vPortExitCritical>
				return pdPASS;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e069      	b.n	8001f6a <xQueuePeek+0x182>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d103      	bne.n	8001ea4 <xQueuePeek+0xbc>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001e9c:	f7ff fd54 	bl	8001948 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	e062      	b.n	8001f6a <xQueuePeek+0x182>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d106      	bne.n	8001eb8 <xQueuePeek+0xd0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001eaa:	f107 0310 	add.w	r3, r7, #16
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f000 fdb4 	bl	8002a1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001eb8:	f7ff fd46 	bl	8001948 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001ebc:	f000 fb28 	bl	8002510 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001ec0:	f7ff fd14 	bl	80018ec <vPortEnterCritical>
 8001ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ec6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001eca:	b25b      	sxtb	r3, r3
 8001ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ed0:	d103      	bne.n	8001eda <xQueuePeek+0xf2>
 8001ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001edc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ee0:	b25b      	sxtb	r3, r3
 8001ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ee6:	d103      	bne.n	8001ef0 <xQueuePeek+0x108>
 8001ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eea:	2200      	movs	r2, #0
 8001eec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001ef0:	f7ff fd2a 	bl	8001948 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001ef4:	1d3a      	adds	r2, r7, #4
 8001ef6:	f107 0310 	add.w	r3, r7, #16
 8001efa:	4611      	mov	r1, r2
 8001efc:	4618      	mov	r0, r3
 8001efe:	f000 fda3 	bl	8002a48 <xTaskCheckForTimeOut>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d123      	bne.n	8001f50 <xQueuePeek+0x168>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001f08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001f0a:	f000 f917 	bl	800213c <prvIsQueueEmpty>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d017      	beq.n	8001f44 <xQueuePeek+0x15c>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f16:	3324      	adds	r3, #36	; 0x24
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	4611      	mov	r1, r2
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f000 fcf7 	bl	8002910 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001f22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001f24:	f000 f8b8 	bl	8002098 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001f28:	f000 fb00 	bl	800252c <xTaskResumeAll>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d187      	bne.n	8001e42 <xQueuePeek+0x5a>
				{
					portYIELD_WITHIN_API();
 8001f32:	4b10      	ldr	r3, [pc, #64]	; (8001f74 <xQueuePeek+0x18c>)
 8001f34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	f3bf 8f4f 	dsb	sy
 8001f3e:	f3bf 8f6f 	isb	sy
 8001f42:	e77e      	b.n	8001e42 <xQueuePeek+0x5a>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
 8001f44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001f46:	f000 f8a7 	bl	8002098 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001f4a:	f000 faef 	bl	800252c <xTaskResumeAll>
 8001f4e:	e778      	b.n	8001e42 <xQueuePeek+0x5a>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
 8001f50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001f52:	f000 f8a1 	bl	8002098 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001f56:	f000 fae9 	bl	800252c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001f5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001f5c:	f000 f8ee 	bl	800213c <prvIsQueueEmpty>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f43f af6d 	beq.w	8001e42 <xQueuePeek+0x5a>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001f68:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3730      	adds	r7, #48	; 0x30
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	e000ed04 	.word	0xe000ed04

08001f78 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001f84:	2300      	movs	r3, #0
 8001f86:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f8c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d10d      	bne.n	8001fb2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d14d      	bne.n	800203a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f000 fe36 	bl	8002c14 <xTaskPriorityDisinherit>
 8001fa8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2200      	movs	r2, #0
 8001fae:	609a      	str	r2, [r3, #8]
 8001fb0:	e043      	b.n	800203a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d119      	bne.n	8001fec <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	6858      	ldr	r0, [r3, #4]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	68b9      	ldr	r1, [r7, #8]
 8001fc4:	f001 fad4 	bl	8003570 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	685a      	ldr	r2, [r3, #4]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd0:	441a      	add	r2, r3
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	685a      	ldr	r2, [r3, #4]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d32b      	bcc.n	800203a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	605a      	str	r2, [r3, #4]
 8001fea:	e026      	b.n	800203a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	68d8      	ldr	r0, [r3, #12]
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	68b9      	ldr	r1, [r7, #8]
 8001ff8:	f001 faba 	bl	8003570 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	68da      	ldr	r2, [r3, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002004:	425b      	negs	r3, r3
 8002006:	441a      	add	r2, r3
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	68da      	ldr	r2, [r3, #12]
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	429a      	cmp	r2, r3
 8002016:	d207      	bcs.n	8002028 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	689a      	ldr	r2, [r3, #8]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002020:	425b      	negs	r3, r3
 8002022:	441a      	add	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b02      	cmp	r3, #2
 800202c:	d105      	bne.n	800203a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d002      	beq.n	800203a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	3b01      	subs	r3, #1
 8002038:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	1c5a      	adds	r2, r3, #1
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002042:	697b      	ldr	r3, [r7, #20]
}
 8002044:	4618      	mov	r0, r3
 8002046:	3718      	adds	r7, #24
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	2b00      	cmp	r3, #0
 800205c:	d018      	beq.n	8002090 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	68da      	ldr	r2, [r3, #12]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	441a      	add	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	68da      	ldr	r2, [r3, #12]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	429a      	cmp	r2, r3
 8002076:	d303      	bcc.n	8002080 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	68d9      	ldr	r1, [r3, #12]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002088:	461a      	mov	r2, r3
 800208a:	6838      	ldr	r0, [r7, #0]
 800208c:	f001 fa70 	bl	8003570 <memcpy>
	}
}
 8002090:	bf00      	nop
 8002092:	3708      	adds	r7, #8
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80020a0:	f7ff fc24 	bl	80018ec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80020aa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80020ac:	e011      	b.n	80020d2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d012      	beq.n	80020dc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	3324      	adds	r3, #36	; 0x24
 80020ba:	4618      	mov	r0, r3
 80020bc:	f000 fc4c 	bl	8002958 <xTaskRemoveFromEventList>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80020c6:	f000 fd1f 	bl	8002b08 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80020ca:	7bfb      	ldrb	r3, [r7, #15]
 80020cc:	3b01      	subs	r3, #1
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80020d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	dce9      	bgt.n	80020ae <prvUnlockQueue+0x16>
 80020da:	e000      	b.n	80020de <prvUnlockQueue+0x46>
					break;
 80020dc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	22ff      	movs	r2, #255	; 0xff
 80020e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80020e6:	f7ff fc2f 	bl	8001948 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80020ea:	f7ff fbff 	bl	80018ec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80020f4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80020f6:	e011      	b.n	800211c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	691b      	ldr	r3, [r3, #16]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d012      	beq.n	8002126 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	3310      	adds	r3, #16
 8002104:	4618      	mov	r0, r3
 8002106:	f000 fc27 	bl	8002958 <xTaskRemoveFromEventList>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002110:	f000 fcfa 	bl	8002b08 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002114:	7bbb      	ldrb	r3, [r7, #14]
 8002116:	3b01      	subs	r3, #1
 8002118:	b2db      	uxtb	r3, r3
 800211a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800211c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002120:	2b00      	cmp	r3, #0
 8002122:	dce9      	bgt.n	80020f8 <prvUnlockQueue+0x60>
 8002124:	e000      	b.n	8002128 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002126:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	22ff      	movs	r2, #255	; 0xff
 800212c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002130:	f7ff fc0a 	bl	8001948 <vPortExitCritical>
}
 8002134:	bf00      	nop
 8002136:	3710      	adds	r7, #16
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002144:	f7ff fbd2 	bl	80018ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800214c:	2b00      	cmp	r3, #0
 800214e:	d102      	bne.n	8002156 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002150:	2301      	movs	r3, #1
 8002152:	60fb      	str	r3, [r7, #12]
 8002154:	e001      	b.n	800215a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002156:	2300      	movs	r3, #0
 8002158:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800215a:	f7ff fbf5 	bl	8001948 <vPortExitCritical>

	return xReturn;
 800215e:	68fb      	ldr	r3, [r7, #12]
}
 8002160:	4618      	mov	r0, r3
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002170:	f7ff fbbc 	bl	80018ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800217c:	429a      	cmp	r2, r3
 800217e:	d102      	bne.n	8002186 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002180:	2301      	movs	r3, #1
 8002182:	60fb      	str	r3, [r7, #12]
 8002184:	e001      	b.n	800218a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002186:	2300      	movs	r3, #0
 8002188:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800218a:	f7ff fbdd 	bl	8001948 <vPortExitCritical>

	return xReturn;
 800218e:	68fb      	ldr	r3, [r7, #12]
}
 8002190:	4618      	mov	r0, r3
 8002192:	3710      	adds	r7, #16
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002198:	b580      	push	{r7, lr}
 800219a:	b08c      	sub	sp, #48	; 0x30
 800219c:	af04      	add	r7, sp, #16
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	60b9      	str	r1, [r7, #8]
 80021a2:	603b      	str	r3, [r7, #0]
 80021a4:	4613      	mov	r3, r2
 80021a6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80021a8:	88fb      	ldrh	r3, [r7, #6]
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff f961 	bl	8001474 <pvPortMalloc>
 80021b2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d00e      	beq.n	80021d8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80021ba:	2078      	movs	r0, #120	; 0x78
 80021bc:	f7ff f95a 	bl	8001474 <pvPortMalloc>
 80021c0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d003      	beq.n	80021d0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	697a      	ldr	r2, [r7, #20]
 80021cc:	631a      	str	r2, [r3, #48]	; 0x30
 80021ce:	e005      	b.n	80021dc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80021d0:	6978      	ldr	r0, [r7, #20]
 80021d2:	f7ff f999 	bl	8001508 <vPortFree>
 80021d6:	e001      	b.n	80021dc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80021d8:	2300      	movs	r3, #0
 80021da:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d013      	beq.n	800220a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80021e2:	88fa      	ldrh	r2, [r7, #6]
 80021e4:	2300      	movs	r3, #0
 80021e6:	9303      	str	r3, [sp, #12]
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	9302      	str	r3, [sp, #8]
 80021ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ee:	9301      	str	r3, [sp, #4]
 80021f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021f2:	9300      	str	r3, [sp, #0]
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	68b9      	ldr	r1, [r7, #8]
 80021f8:	68f8      	ldr	r0, [r7, #12]
 80021fa:	f000 f80e 	bl	800221a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80021fe:	69f8      	ldr	r0, [r7, #28]
 8002200:	f000 f89c 	bl	800233c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002204:	2301      	movs	r3, #1
 8002206:	61bb      	str	r3, [r7, #24]
 8002208:	e002      	b.n	8002210 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800220a:	f04f 33ff 	mov.w	r3, #4294967295
 800220e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002210:	69bb      	ldr	r3, [r7, #24]
	}
 8002212:	4618      	mov	r0, r3
 8002214:	3720      	adds	r7, #32
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b088      	sub	sp, #32
 800221e:	af00      	add	r7, sp, #0
 8002220:	60f8      	str	r0, [r7, #12]
 8002222:	60b9      	str	r1, [r7, #8]
 8002224:	607a      	str	r2, [r7, #4]
 8002226:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800222a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	461a      	mov	r2, r3
 8002232:	21a5      	movs	r1, #165	; 0xa5
 8002234:	f001 f9a7 	bl	8003586 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800223a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002242:	3b01      	subs	r3, #1
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	4413      	add	r3, r2
 8002248:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800224a:	69bb      	ldr	r3, [r7, #24]
 800224c:	f023 0307 	bic.w	r3, r3, #7
 8002250:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	f003 0307 	and.w	r3, r3, #7
 8002258:	2b00      	cmp	r3, #0
 800225a:	d009      	beq.n	8002270 <prvInitialiseNewTask+0x56>
 800225c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002260:	f383 8811 	msr	BASEPRI, r3
 8002264:	f3bf 8f6f 	isb	sy
 8002268:	f3bf 8f4f 	dsb	sy
 800226c:	617b      	str	r3, [r7, #20]
 800226e:	e7fe      	b.n	800226e <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d01f      	beq.n	80022b6 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
 800227a:	e012      	b.n	80022a2 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800227c:	68ba      	ldr	r2, [r7, #8]
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	4413      	add	r3, r2
 8002282:	7819      	ldrb	r1, [r3, #0]
 8002284:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	4413      	add	r3, r2
 800228a:	3334      	adds	r3, #52	; 0x34
 800228c:	460a      	mov	r2, r1
 800228e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002290:	68ba      	ldr	r2, [r7, #8]
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	4413      	add	r3, r2
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d006      	beq.n	80022aa <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	3301      	adds	r3, #1
 80022a0:	61fb      	str	r3, [r7, #28]
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	2b27      	cmp	r3, #39	; 0x27
 80022a6:	d9e9      	bls.n	800227c <prvInitialiseNewTask+0x62>
 80022a8:	e000      	b.n	80022ac <prvInitialiseNewTask+0x92>
			{
				break;
 80022aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80022ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
 80022b4:	e003      	b.n	80022be <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80022b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80022be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022c0:	2b07      	cmp	r3, #7
 80022c2:	d901      	bls.n	80022c8 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80022c4:	2307      	movs	r3, #7
 80022c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80022c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80022ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022d2:	665a      	str	r2, [r3, #100]	; 0x64
		pxNewTCB->uxMutexesHeld = 0;
 80022d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022d6:	2200      	movs	r2, #0
 80022d8:	669a      	str	r2, [r3, #104]	; 0x68
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80022da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022dc:	3304      	adds	r3, #4
 80022de:	4618      	mov	r0, r3
 80022e0:	f7ff f949 	bl	8001576 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80022e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022e6:	3318      	adds	r3, #24
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff f944 	bl	8001576 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80022ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022f6:	f1c3 0208 	rsb	r2, r3, #8
 80022fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80022fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002300:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002302:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8002304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002306:	2200      	movs	r2, #0
 8002308:	66da      	str	r2, [r3, #108]	; 0x6c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800230a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800230c:	2200      	movs	r2, #0
 800230e:	671a      	str	r2, [r3, #112]	; 0x70
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002312:	2200      	movs	r2, #0
 8002314:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002318:	683a      	ldr	r2, [r7, #0]
 800231a:	68f9      	ldr	r1, [r7, #12]
 800231c:	69b8      	ldr	r0, [r7, #24]
 800231e:	f7ff f9bf 	bl	80016a0 <pxPortInitialiseStack>
 8002322:	4602      	mov	r2, r0
 8002324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002326:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800232a:	2b00      	cmp	r3, #0
 800232c:	d002      	beq.n	8002334 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800232e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002330:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002332:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002334:	bf00      	nop
 8002336:	3720      	adds	r7, #32
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002344:	f7ff fad2 	bl	80018ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002348:	4b2c      	ldr	r3, [pc, #176]	; (80023fc <prvAddNewTaskToReadyList+0xc0>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	3301      	adds	r3, #1
 800234e:	4a2b      	ldr	r2, [pc, #172]	; (80023fc <prvAddNewTaskToReadyList+0xc0>)
 8002350:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002352:	4b2b      	ldr	r3, [pc, #172]	; (8002400 <prvAddNewTaskToReadyList+0xc4>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d109      	bne.n	800236e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800235a:	4a29      	ldr	r2, [pc, #164]	; (8002400 <prvAddNewTaskToReadyList+0xc4>)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002360:	4b26      	ldr	r3, [pc, #152]	; (80023fc <prvAddNewTaskToReadyList+0xc0>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d110      	bne.n	800238a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002368:	f000 fbf2 	bl	8002b50 <prvInitialiseTaskLists>
 800236c:	e00d      	b.n	800238a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800236e:	4b25      	ldr	r3, [pc, #148]	; (8002404 <prvAddNewTaskToReadyList+0xc8>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d109      	bne.n	800238a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002376:	4b22      	ldr	r3, [pc, #136]	; (8002400 <prvAddNewTaskToReadyList+0xc4>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002380:	429a      	cmp	r2, r3
 8002382:	d802      	bhi.n	800238a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002384:	4a1e      	ldr	r2, [pc, #120]	; (8002400 <prvAddNewTaskToReadyList+0xc4>)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800238a:	4b1f      	ldr	r3, [pc, #124]	; (8002408 <prvAddNewTaskToReadyList+0xcc>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	3301      	adds	r3, #1
 8002390:	4a1d      	ldr	r2, [pc, #116]	; (8002408 <prvAddNewTaskToReadyList+0xcc>)
 8002392:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002394:	4b1c      	ldr	r3, [pc, #112]	; (8002408 <prvAddNewTaskToReadyList+0xcc>)
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	65da      	str	r2, [r3, #92]	; 0x5c
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a0:	2201      	movs	r2, #1
 80023a2:	409a      	lsls	r2, r3
 80023a4:	4b19      	ldr	r3, [pc, #100]	; (800240c <prvAddNewTaskToReadyList+0xd0>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	4a18      	ldr	r2, [pc, #96]	; (800240c <prvAddNewTaskToReadyList+0xd0>)
 80023ac:	6013      	str	r3, [r2, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023b2:	4613      	mov	r3, r2
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	4413      	add	r3, r2
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4a15      	ldr	r2, [pc, #84]	; (8002410 <prvAddNewTaskToReadyList+0xd4>)
 80023bc:	441a      	add	r2, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	3304      	adds	r3, #4
 80023c2:	4619      	mov	r1, r3
 80023c4:	4610      	mov	r0, r2
 80023c6:	f7ff f8e3 	bl	8001590 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80023ca:	f7ff fabd 	bl	8001948 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80023ce:	4b0d      	ldr	r3, [pc, #52]	; (8002404 <prvAddNewTaskToReadyList+0xc8>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d00e      	beq.n	80023f4 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80023d6:	4b0a      	ldr	r3, [pc, #40]	; (8002400 <prvAddNewTaskToReadyList+0xc4>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d207      	bcs.n	80023f4 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80023e4:	4b0b      	ldr	r3, [pc, #44]	; (8002414 <prvAddNewTaskToReadyList+0xd8>)
 80023e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	f3bf 8f4f 	dsb	sy
 80023f0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80023f4:	bf00      	nop
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	2000792c 	.word	0x2000792c
 8002400:	20007830 	.word	0x20007830
 8002404:	20007938 	.word	0x20007938
 8002408:	20007948 	.word	0x20007948
 800240c:	20007934 	.word	0x20007934
 8002410:	20007834 	.word	0x20007834
 8002414:	e000ed04 	.word	0xe000ed04

08002418 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002420:	2300      	movs	r3, #0
 8002422:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d016      	beq.n	8002458 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800242a:	4b13      	ldr	r3, [pc, #76]	; (8002478 <vTaskDelay+0x60>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d009      	beq.n	8002446 <vTaskDelay+0x2e>
 8002432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002436:	f383 8811 	msr	BASEPRI, r3
 800243a:	f3bf 8f6f 	isb	sy
 800243e:	f3bf 8f4f 	dsb	sy
 8002442:	60bb      	str	r3, [r7, #8]
 8002444:	e7fe      	b.n	8002444 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8002446:	f000 f863 	bl	8002510 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800244a:	2100      	movs	r1, #0
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f000 fc65 	bl	8002d1c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002452:	f000 f86b 	bl	800252c <xTaskResumeAll>
 8002456:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d107      	bne.n	800246e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800245e:	4b07      	ldr	r3, [pc, #28]	; (800247c <vTaskDelay+0x64>)
 8002460:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002464:	601a      	str	r2, [r3, #0]
 8002466:	f3bf 8f4f 	dsb	sy
 800246a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800246e:	bf00      	nop
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	20007954 	.word	0x20007954
 800247c:	e000ed04 	.word	0xe000ed04

08002480 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8002486:	4b1c      	ldr	r3, [pc, #112]	; (80024f8 <vTaskStartScheduler+0x78>)
 8002488:	9301      	str	r3, [sp, #4]
 800248a:	2300      	movs	r3, #0
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	2300      	movs	r3, #0
 8002490:	2282      	movs	r2, #130	; 0x82
 8002492:	491a      	ldr	r1, [pc, #104]	; (80024fc <vTaskStartScheduler+0x7c>)
 8002494:	481a      	ldr	r0, [pc, #104]	; (8002500 <vTaskStartScheduler+0x80>)
 8002496:	f7ff fe7f 	bl	8002198 <xTaskCreate>
 800249a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d117      	bne.n	80024d2 <vTaskStartScheduler+0x52>
 80024a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024a6:	f383 8811 	msr	BASEPRI, r3
 80024aa:	f3bf 8f6f 	isb	sy
 80024ae:	f3bf 8f4f 	dsb	sy
 80024b2:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80024b4:	4b13      	ldr	r3, [pc, #76]	; (8002504 <vTaskStartScheduler+0x84>)
 80024b6:	f04f 32ff 	mov.w	r2, #4294967295
 80024ba:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80024bc:	4b12      	ldr	r3, [pc, #72]	; (8002508 <vTaskStartScheduler+0x88>)
 80024be:	2201      	movs	r2, #1
 80024c0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80024c2:	4b12      	ldr	r3, [pc, #72]	; (800250c <vTaskStartScheduler+0x8c>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */

		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80024c8:	f7fe ffac 	bl	8001424 <SetupRunTimeStatsTimer>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80024cc:	f7ff f970 	bl	80017b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80024d0:	e00d      	b.n	80024ee <vTaskStartScheduler+0x6e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d8:	d109      	bne.n	80024ee <vTaskStartScheduler+0x6e>
 80024da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024de:	f383 8811 	msr	BASEPRI, r3
 80024e2:	f3bf 8f6f 	isb	sy
 80024e6:	f3bf 8f4f 	dsb	sy
 80024ea:	607b      	str	r3, [r7, #4]
 80024ec:	e7fe      	b.n	80024ec <vTaskStartScheduler+0x6c>
}
 80024ee:	bf00      	nop
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	20007950 	.word	0x20007950
 80024fc:	080035b0 	.word	0x080035b0
 8002500:	08002b21 	.word	0x08002b21
 8002504:	2000794c 	.word	0x2000794c
 8002508:	20007938 	.word	0x20007938
 800250c:	20007930 	.word	0x20007930

08002510 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002514:	4b04      	ldr	r3, [pc, #16]	; (8002528 <vTaskSuspendAll+0x18>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	3301      	adds	r3, #1
 800251a:	4a03      	ldr	r2, [pc, #12]	; (8002528 <vTaskSuspendAll+0x18>)
 800251c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800251e:	bf00      	nop
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	20007954 	.word	0x20007954

0800252c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002532:	2300      	movs	r3, #0
 8002534:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002536:	2300      	movs	r3, #0
 8002538:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800253a:	4b41      	ldr	r3, [pc, #260]	; (8002640 <xTaskResumeAll+0x114>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d109      	bne.n	8002556 <xTaskResumeAll+0x2a>
 8002542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002546:	f383 8811 	msr	BASEPRI, r3
 800254a:	f3bf 8f6f 	isb	sy
 800254e:	f3bf 8f4f 	dsb	sy
 8002552:	603b      	str	r3, [r7, #0]
 8002554:	e7fe      	b.n	8002554 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002556:	f7ff f9c9 	bl	80018ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800255a:	4b39      	ldr	r3, [pc, #228]	; (8002640 <xTaskResumeAll+0x114>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	3b01      	subs	r3, #1
 8002560:	4a37      	ldr	r2, [pc, #220]	; (8002640 <xTaskResumeAll+0x114>)
 8002562:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002564:	4b36      	ldr	r3, [pc, #216]	; (8002640 <xTaskResumeAll+0x114>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d161      	bne.n	8002630 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800256c:	4b35      	ldr	r3, [pc, #212]	; (8002644 <xTaskResumeAll+0x118>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d05d      	beq.n	8002630 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002574:	e02e      	b.n	80025d4 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002576:	4b34      	ldr	r3, [pc, #208]	; (8002648 <xTaskResumeAll+0x11c>)
 8002578:	68db      	ldr	r3, [r3, #12]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	3318      	adds	r3, #24
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff f861 	bl	800164a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	3304      	adds	r3, #4
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff f85c 	bl	800164a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002596:	2201      	movs	r2, #1
 8002598:	409a      	lsls	r2, r3
 800259a:	4b2c      	ldr	r3, [pc, #176]	; (800264c <xTaskResumeAll+0x120>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4313      	orrs	r3, r2
 80025a0:	4a2a      	ldr	r2, [pc, #168]	; (800264c <xTaskResumeAll+0x120>)
 80025a2:	6013      	str	r3, [r2, #0]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025a8:	4613      	mov	r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	4413      	add	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	4a27      	ldr	r2, [pc, #156]	; (8002650 <xTaskResumeAll+0x124>)
 80025b2:	441a      	add	r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	3304      	adds	r3, #4
 80025b8:	4619      	mov	r1, r3
 80025ba:	4610      	mov	r0, r2
 80025bc:	f7fe ffe8 	bl	8001590 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025c4:	4b23      	ldr	r3, [pc, #140]	; (8002654 <xTaskResumeAll+0x128>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d302      	bcc.n	80025d4 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80025ce:	4b22      	ldr	r3, [pc, #136]	; (8002658 <xTaskResumeAll+0x12c>)
 80025d0:	2201      	movs	r2, #1
 80025d2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80025d4:	4b1c      	ldr	r3, [pc, #112]	; (8002648 <xTaskResumeAll+0x11c>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d1cc      	bne.n	8002576 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80025e2:	f000 faf7 	bl	8002bd4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80025e6:	4b1d      	ldr	r3, [pc, #116]	; (800265c <xTaskResumeAll+0x130>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d010      	beq.n	8002614 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80025f2:	f000 f837 	bl	8002664 <xTaskIncrementTick>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d002      	beq.n	8002602 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80025fc:	4b16      	ldr	r3, [pc, #88]	; (8002658 <xTaskResumeAll+0x12c>)
 80025fe:	2201      	movs	r2, #1
 8002600:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	3b01      	subs	r3, #1
 8002606:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1f1      	bne.n	80025f2 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800260e:	4b13      	ldr	r3, [pc, #76]	; (800265c <xTaskResumeAll+0x130>)
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002614:	4b10      	ldr	r3, [pc, #64]	; (8002658 <xTaskResumeAll+0x12c>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d009      	beq.n	8002630 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800261c:	2301      	movs	r3, #1
 800261e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002620:	4b0f      	ldr	r3, [pc, #60]	; (8002660 <xTaskResumeAll+0x134>)
 8002622:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	f3bf 8f4f 	dsb	sy
 800262c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002630:	f7ff f98a 	bl	8001948 <vPortExitCritical>

	return xAlreadyYielded;
 8002634:	68bb      	ldr	r3, [r7, #8]
}
 8002636:	4618      	mov	r0, r3
 8002638:	3710      	adds	r7, #16
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	20007954 	.word	0x20007954
 8002644:	2000792c 	.word	0x2000792c
 8002648:	20007904 	.word	0x20007904
 800264c:	20007934 	.word	0x20007934
 8002650:	20007834 	.word	0x20007834
 8002654:	20007830 	.word	0x20007830
 8002658:	20007940 	.word	0x20007940
 800265c:	2000793c 	.word	0x2000793c
 8002660:	e000ed04 	.word	0xe000ed04

08002664 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800266a:	2300      	movs	r3, #0
 800266c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800266e:	4b4e      	ldr	r3, [pc, #312]	; (80027a8 <xTaskIncrementTick+0x144>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	2b00      	cmp	r3, #0
 8002674:	f040 8087 	bne.w	8002786 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002678:	4b4c      	ldr	r3, [pc, #304]	; (80027ac <xTaskIncrementTick+0x148>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	3301      	adds	r3, #1
 800267e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002680:	4a4a      	ldr	r2, [pc, #296]	; (80027ac <xTaskIncrementTick+0x148>)
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d11f      	bne.n	80026cc <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800268c:	4b48      	ldr	r3, [pc, #288]	; (80027b0 <xTaskIncrementTick+0x14c>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d009      	beq.n	80026aa <xTaskIncrementTick+0x46>
 8002696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800269a:	f383 8811 	msr	BASEPRI, r3
 800269e:	f3bf 8f6f 	isb	sy
 80026a2:	f3bf 8f4f 	dsb	sy
 80026a6:	603b      	str	r3, [r7, #0]
 80026a8:	e7fe      	b.n	80026a8 <xTaskIncrementTick+0x44>
 80026aa:	4b41      	ldr	r3, [pc, #260]	; (80027b0 <xTaskIncrementTick+0x14c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	4b40      	ldr	r3, [pc, #256]	; (80027b4 <xTaskIncrementTick+0x150>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a3e      	ldr	r2, [pc, #248]	; (80027b0 <xTaskIncrementTick+0x14c>)
 80026b6:	6013      	str	r3, [r2, #0]
 80026b8:	4a3e      	ldr	r2, [pc, #248]	; (80027b4 <xTaskIncrementTick+0x150>)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6013      	str	r3, [r2, #0]
 80026be:	4b3e      	ldr	r3, [pc, #248]	; (80027b8 <xTaskIncrementTick+0x154>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	3301      	adds	r3, #1
 80026c4:	4a3c      	ldr	r2, [pc, #240]	; (80027b8 <xTaskIncrementTick+0x154>)
 80026c6:	6013      	str	r3, [r2, #0]
 80026c8:	f000 fa84 	bl	8002bd4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80026cc:	4b3b      	ldr	r3, [pc, #236]	; (80027bc <xTaskIncrementTick+0x158>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	693a      	ldr	r2, [r7, #16]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d348      	bcc.n	8002768 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80026d6:	4b36      	ldr	r3, [pc, #216]	; (80027b0 <xTaskIncrementTick+0x14c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d104      	bne.n	80026ea <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026e0:	4b36      	ldr	r3, [pc, #216]	; (80027bc <xTaskIncrementTick+0x158>)
 80026e2:	f04f 32ff 	mov.w	r2, #4294967295
 80026e6:	601a      	str	r2, [r3, #0]
					break;
 80026e8:	e03e      	b.n	8002768 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80026ea:	4b31      	ldr	r3, [pc, #196]	; (80027b0 <xTaskIncrementTick+0x14c>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d203      	bcs.n	800270a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002702:	4a2e      	ldr	r2, [pc, #184]	; (80027bc <xTaskIncrementTick+0x158>)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002708:	e02e      	b.n	8002768 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	3304      	adds	r3, #4
 800270e:	4618      	mov	r0, r3
 8002710:	f7fe ff9b 	bl	800164a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002718:	2b00      	cmp	r3, #0
 800271a:	d004      	beq.n	8002726 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	3318      	adds	r3, #24
 8002720:	4618      	mov	r0, r3
 8002722:	f7fe ff92 	bl	800164a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272a:	2201      	movs	r2, #1
 800272c:	409a      	lsls	r2, r3
 800272e:	4b24      	ldr	r3, [pc, #144]	; (80027c0 <xTaskIncrementTick+0x15c>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4313      	orrs	r3, r2
 8002734:	4a22      	ldr	r2, [pc, #136]	; (80027c0 <xTaskIncrementTick+0x15c>)
 8002736:	6013      	str	r3, [r2, #0]
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800273c:	4613      	mov	r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	4413      	add	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4a1f      	ldr	r2, [pc, #124]	; (80027c4 <xTaskIncrementTick+0x160>)
 8002746:	441a      	add	r2, r3
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	3304      	adds	r3, #4
 800274c:	4619      	mov	r1, r3
 800274e:	4610      	mov	r0, r2
 8002750:	f7fe ff1e 	bl	8001590 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002758:	4b1b      	ldr	r3, [pc, #108]	; (80027c8 <xTaskIncrementTick+0x164>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800275e:	429a      	cmp	r2, r3
 8002760:	d3b9      	bcc.n	80026d6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8002762:	2301      	movs	r3, #1
 8002764:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002766:	e7b6      	b.n	80026d6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002768:	4b17      	ldr	r3, [pc, #92]	; (80027c8 <xTaskIncrementTick+0x164>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800276e:	4915      	ldr	r1, [pc, #84]	; (80027c4 <xTaskIncrementTick+0x160>)
 8002770:	4613      	mov	r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	4413      	add	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	440b      	add	r3, r1
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2b01      	cmp	r3, #1
 800277e:	d907      	bls.n	8002790 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8002780:	2301      	movs	r3, #1
 8002782:	617b      	str	r3, [r7, #20]
 8002784:	e004      	b.n	8002790 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002786:	4b11      	ldr	r3, [pc, #68]	; (80027cc <xTaskIncrementTick+0x168>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	3301      	adds	r3, #1
 800278c:	4a0f      	ldr	r2, [pc, #60]	; (80027cc <xTaskIncrementTick+0x168>)
 800278e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002790:	4b0f      	ldr	r3, [pc, #60]	; (80027d0 <xTaskIncrementTick+0x16c>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8002798:	2301      	movs	r3, #1
 800279a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800279c:	697b      	ldr	r3, [r7, #20]
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3718      	adds	r7, #24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20007954 	.word	0x20007954
 80027ac:	20007930 	.word	0x20007930
 80027b0:	200078fc 	.word	0x200078fc
 80027b4:	20007900 	.word	0x20007900
 80027b8:	20007944 	.word	0x20007944
 80027bc:	2000794c 	.word	0x2000794c
 80027c0:	20007934 	.word	0x20007934
 80027c4:	20007834 	.word	0x20007834
 80027c8:	20007830 	.word	0x20007830
 80027cc:	2000793c 	.word	0x2000793c
 80027d0:	20007940 	.word	0x20007940

080027d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b088      	sub	sp, #32
 80027d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80027da:	4b45      	ldr	r3, [pc, #276]	; (80028f0 <vTaskSwitchContext+0x11c>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d003      	beq.n	80027ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80027e2:	4b44      	ldr	r3, [pc, #272]	; (80028f4 <vTaskSwitchContext+0x120>)
 80027e4:	2201      	movs	r2, #1
 80027e6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80027e8:	e07d      	b.n	80028e6 <vTaskSwitchContext+0x112>
		xYieldPending = pdFALSE;
 80027ea:	4b42      	ldr	r3, [pc, #264]	; (80028f4 <vTaskSwitchContext+0x120>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80027f0:	4b41      	ldr	r3, [pc, #260]	; (80028f8 <vTaskSwitchContext+0x124>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a41      	ldr	r2, [pc, #260]	; (80028fc <vTaskSwitchContext+0x128>)
 80027f6:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 80027f8:	4b40      	ldr	r3, [pc, #256]	; (80028fc <vTaskSwitchContext+0x128>)
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	4b40      	ldr	r3, [pc, #256]	; (8002900 <vTaskSwitchContext+0x12c>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	429a      	cmp	r2, r3
 8002802:	d909      	bls.n	8002818 <vTaskSwitchContext+0x44>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8002804:	4b3f      	ldr	r3, [pc, #252]	; (8002904 <vTaskSwitchContext+0x130>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 800280a:	4a3c      	ldr	r2, [pc, #240]	; (80028fc <vTaskSwitchContext+0x128>)
 800280c:	6810      	ldr	r0, [r2, #0]
 800280e:	4a3c      	ldr	r2, [pc, #240]	; (8002900 <vTaskSwitchContext+0x12c>)
 8002810:	6812      	ldr	r2, [r2, #0]
 8002812:	1a82      	subs	r2, r0, r2
 8002814:	440a      	add	r2, r1
 8002816:	66da      	str	r2, [r3, #108]	; 0x6c
			ulTaskSwitchedInTime = ulTotalRunTime;
 8002818:	4b38      	ldr	r3, [pc, #224]	; (80028fc <vTaskSwitchContext+0x128>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a38      	ldr	r2, [pc, #224]	; (8002900 <vTaskSwitchContext+0x12c>)
 800281e:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8002820:	4b38      	ldr	r3, [pc, #224]	; (8002904 <vTaskSwitchContext+0x130>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002826:	61fb      	str	r3, [r7, #28]
 8002828:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800282c:	61bb      	str	r3, [r7, #24]
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	429a      	cmp	r2, r3
 8002836:	d111      	bne.n	800285c <vTaskSwitchContext+0x88>
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	3304      	adds	r3, #4
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	429a      	cmp	r2, r3
 8002842:	d10b      	bne.n	800285c <vTaskSwitchContext+0x88>
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	3308      	adds	r3, #8
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	429a      	cmp	r2, r3
 800284e:	d105      	bne.n	800285c <vTaskSwitchContext+0x88>
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	330c      	adds	r3, #12
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	429a      	cmp	r2, r3
 800285a:	d008      	beq.n	800286e <vTaskSwitchContext+0x9a>
 800285c:	4b29      	ldr	r3, [pc, #164]	; (8002904 <vTaskSwitchContext+0x130>)
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	4b28      	ldr	r3, [pc, #160]	; (8002904 <vTaskSwitchContext+0x130>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	3334      	adds	r3, #52	; 0x34
 8002866:	4619      	mov	r1, r3
 8002868:	4610      	mov	r0, r2
 800286a:	f000 fabd 	bl	8002de8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800286e:	4b26      	ldr	r3, [pc, #152]	; (8002908 <vTaskSwitchContext+0x134>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	fab3 f383 	clz	r3, r3
 800287a:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800287c:	7afb      	ldrb	r3, [r7, #11]
 800287e:	f1c3 031f 	rsb	r3, r3, #31
 8002882:	617b      	str	r3, [r7, #20]
 8002884:	4921      	ldr	r1, [pc, #132]	; (800290c <vTaskSwitchContext+0x138>)
 8002886:	697a      	ldr	r2, [r7, #20]
 8002888:	4613      	mov	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	4413      	add	r3, r2
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	440b      	add	r3, r1
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d109      	bne.n	80028ac <vTaskSwitchContext+0xd8>
	__asm volatile
 8002898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800289c:	f383 8811 	msr	BASEPRI, r3
 80028a0:	f3bf 8f6f 	isb	sy
 80028a4:	f3bf 8f4f 	dsb	sy
 80028a8:	607b      	str	r3, [r7, #4]
 80028aa:	e7fe      	b.n	80028aa <vTaskSwitchContext+0xd6>
 80028ac:	697a      	ldr	r2, [r7, #20]
 80028ae:	4613      	mov	r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	4413      	add	r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	4a15      	ldr	r2, [pc, #84]	; (800290c <vTaskSwitchContext+0x138>)
 80028b8:	4413      	add	r3, r2
 80028ba:	613b      	str	r3, [r7, #16]
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	685a      	ldr	r2, [r3, #4]
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	605a      	str	r2, [r3, #4]
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	685a      	ldr	r2, [r3, #4]
 80028ca:	693b      	ldr	r3, [r7, #16]
 80028cc:	3308      	adds	r3, #8
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d104      	bne.n	80028dc <vTaskSwitchContext+0x108>
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	605a      	str	r2, [r3, #4]
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	4a08      	ldr	r2, [pc, #32]	; (8002904 <vTaskSwitchContext+0x130>)
 80028e4:	6013      	str	r3, [r2, #0]
}
 80028e6:	bf00      	nop
 80028e8:	3720      	adds	r7, #32
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	20007954 	.word	0x20007954
 80028f4:	20007940 	.word	0x20007940
 80028f8:	20007960 	.word	0x20007960
 80028fc:	2000795c 	.word	0x2000795c
 8002900:	20007958 	.word	0x20007958
 8002904:	20007830 	.word	0x20007830
 8002908:	20007934 	.word	0x20007934
 800290c:	20007834 	.word	0x20007834

08002910 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d109      	bne.n	8002934 <vTaskPlaceOnEventList+0x24>
 8002920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002924:	f383 8811 	msr	BASEPRI, r3
 8002928:	f3bf 8f6f 	isb	sy
 800292c:	f3bf 8f4f 	dsb	sy
 8002930:	60fb      	str	r3, [r7, #12]
 8002932:	e7fe      	b.n	8002932 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002934:	4b07      	ldr	r3, [pc, #28]	; (8002954 <vTaskPlaceOnEventList+0x44>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	3318      	adds	r3, #24
 800293a:	4619      	mov	r1, r3
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f7fe fe4b 	bl	80015d8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002942:	2101      	movs	r1, #1
 8002944:	6838      	ldr	r0, [r7, #0]
 8002946:	f000 f9e9 	bl	8002d1c <prvAddCurrentTaskToDelayedList>
}
 800294a:	bf00      	nop
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	20007830 	.word	0x20007830

08002958 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b086      	sub	sp, #24
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	68db      	ldr	r3, [r3, #12]
 8002966:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d109      	bne.n	8002982 <xTaskRemoveFromEventList+0x2a>
 800296e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002972:	f383 8811 	msr	BASEPRI, r3
 8002976:	f3bf 8f6f 	isb	sy
 800297a:	f3bf 8f4f 	dsb	sy
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	e7fe      	b.n	8002980 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	3318      	adds	r3, #24
 8002986:	4618      	mov	r0, r3
 8002988:	f7fe fe5f 	bl	800164a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800298c:	4b1d      	ldr	r3, [pc, #116]	; (8002a04 <xTaskRemoveFromEventList+0xac>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d11c      	bne.n	80029ce <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	3304      	adds	r3, #4
 8002998:	4618      	mov	r0, r3
 800299a:	f7fe fe56 	bl	800164a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a2:	2201      	movs	r2, #1
 80029a4:	409a      	lsls	r2, r3
 80029a6:	4b18      	ldr	r3, [pc, #96]	; (8002a08 <xTaskRemoveFromEventList+0xb0>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	4a16      	ldr	r2, [pc, #88]	; (8002a08 <xTaskRemoveFromEventList+0xb0>)
 80029ae:	6013      	str	r3, [r2, #0]
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029b4:	4613      	mov	r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	4413      	add	r3, r2
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	4a13      	ldr	r2, [pc, #76]	; (8002a0c <xTaskRemoveFromEventList+0xb4>)
 80029be:	441a      	add	r2, r3
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	3304      	adds	r3, #4
 80029c4:	4619      	mov	r1, r3
 80029c6:	4610      	mov	r0, r2
 80029c8:	f7fe fde2 	bl	8001590 <vListInsertEnd>
 80029cc:	e005      	b.n	80029da <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	3318      	adds	r3, #24
 80029d2:	4619      	mov	r1, r3
 80029d4:	480e      	ldr	r0, [pc, #56]	; (8002a10 <xTaskRemoveFromEventList+0xb8>)
 80029d6:	f7fe fddb 	bl	8001590 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029de:	4b0d      	ldr	r3, [pc, #52]	; (8002a14 <xTaskRemoveFromEventList+0xbc>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d905      	bls.n	80029f4 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80029e8:	2301      	movs	r3, #1
 80029ea:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80029ec:	4b0a      	ldr	r3, [pc, #40]	; (8002a18 <xTaskRemoveFromEventList+0xc0>)
 80029ee:	2201      	movs	r2, #1
 80029f0:	601a      	str	r2, [r3, #0]
 80029f2:	e001      	b.n	80029f8 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80029f4:	2300      	movs	r3, #0
 80029f6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80029f8:	697b      	ldr	r3, [r7, #20]
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3718      	adds	r7, #24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	20007954 	.word	0x20007954
 8002a08:	20007934 	.word	0x20007934
 8002a0c:	20007834 	.word	0x20007834
 8002a10:	20007904 	.word	0x20007904
 8002a14:	20007830 	.word	0x20007830
 8002a18:	20007940 	.word	0x20007940

08002a1c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002a24:	4b06      	ldr	r3, [pc, #24]	; (8002a40 <vTaskInternalSetTimeOutState+0x24>)
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002a2c:	4b05      	ldr	r3, [pc, #20]	; (8002a44 <vTaskInternalSetTimeOutState+0x28>)
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	605a      	str	r2, [r3, #4]
}
 8002a34:	bf00      	nop
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr
 8002a40:	20007944 	.word	0x20007944
 8002a44:	20007930 	.word	0x20007930

08002a48 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b088      	sub	sp, #32
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d109      	bne.n	8002a6c <xTaskCheckForTimeOut+0x24>
 8002a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a5c:	f383 8811 	msr	BASEPRI, r3
 8002a60:	f3bf 8f6f 	isb	sy
 8002a64:	f3bf 8f4f 	dsb	sy
 8002a68:	613b      	str	r3, [r7, #16]
 8002a6a:	e7fe      	b.n	8002a6a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d109      	bne.n	8002a86 <xTaskCheckForTimeOut+0x3e>
 8002a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a76:	f383 8811 	msr	BASEPRI, r3
 8002a7a:	f3bf 8f6f 	isb	sy
 8002a7e:	f3bf 8f4f 	dsb	sy
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	e7fe      	b.n	8002a84 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8002a86:	f7fe ff31 	bl	80018ec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002a8a:	4b1d      	ldr	r3, [pc, #116]	; (8002b00 <xTaskCheckForTimeOut+0xb8>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aa2:	d102      	bne.n	8002aaa <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	61fb      	str	r3, [r7, #28]
 8002aa8:	e023      	b.n	8002af2 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	4b15      	ldr	r3, [pc, #84]	; (8002b04 <xTaskCheckForTimeOut+0xbc>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d007      	beq.n	8002ac6 <xTaskCheckForTimeOut+0x7e>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685a      	ldr	r2, [r3, #4]
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d802      	bhi.n	8002ac6 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	61fb      	str	r3, [r7, #28]
 8002ac4:	e015      	b.n	8002af2 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d90b      	bls.n	8002ae8 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	1ad2      	subs	r2, r2, r3
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f7ff ff9d 	bl	8002a1c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	61fb      	str	r3, [r7, #28]
 8002ae6:	e004      	b.n	8002af2 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	2200      	movs	r2, #0
 8002aec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002aee:	2301      	movs	r3, #1
 8002af0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002af2:	f7fe ff29 	bl	8001948 <vPortExitCritical>

	return xReturn;
 8002af6:	69fb      	ldr	r3, [r7, #28]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3720      	adds	r7, #32
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	20007930 	.word	0x20007930
 8002b04:	20007944 	.word	0x20007944

08002b08 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002b0c:	4b03      	ldr	r3, [pc, #12]	; (8002b1c <vTaskMissedYield+0x14>)
 8002b0e:	2201      	movs	r2, #1
 8002b10:	601a      	str	r2, [r3, #0]
}
 8002b12:	bf00      	nop
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr
 8002b1c:	20007940 	.word	0x20007940

08002b20 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002b28:	f000 f84c 	bl	8002bc4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002b2c:	4b06      	ldr	r3, [pc, #24]	; (8002b48 <prvIdleTask+0x28>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d9f9      	bls.n	8002b28 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002b34:	4b05      	ldr	r3, [pc, #20]	; (8002b4c <prvIdleTask+0x2c>)
 8002b36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b3a:	601a      	str	r2, [r3, #0]
 8002b3c:	f3bf 8f4f 	dsb	sy
 8002b40:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002b44:	e7f0      	b.n	8002b28 <prvIdleTask+0x8>
 8002b46:	bf00      	nop
 8002b48:	20007834 	.word	0x20007834
 8002b4c:	e000ed04 	.word	0xe000ed04

08002b50 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002b56:	2300      	movs	r3, #0
 8002b58:	607b      	str	r3, [r7, #4]
 8002b5a:	e00c      	b.n	8002b76 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	4413      	add	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4a10      	ldr	r2, [pc, #64]	; (8002ba8 <prvInitialiseTaskLists+0x58>)
 8002b68:	4413      	add	r3, r2
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7fe fce3 	bl	8001536 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	3301      	adds	r3, #1
 8002b74:	607b      	str	r3, [r7, #4]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2b07      	cmp	r3, #7
 8002b7a:	d9ef      	bls.n	8002b5c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002b7c:	480b      	ldr	r0, [pc, #44]	; (8002bac <prvInitialiseTaskLists+0x5c>)
 8002b7e:	f7fe fcda 	bl	8001536 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002b82:	480b      	ldr	r0, [pc, #44]	; (8002bb0 <prvInitialiseTaskLists+0x60>)
 8002b84:	f7fe fcd7 	bl	8001536 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002b88:	480a      	ldr	r0, [pc, #40]	; (8002bb4 <prvInitialiseTaskLists+0x64>)
 8002b8a:	f7fe fcd4 	bl	8001536 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002b8e:	480a      	ldr	r0, [pc, #40]	; (8002bb8 <prvInitialiseTaskLists+0x68>)
 8002b90:	f7fe fcd1 	bl	8001536 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002b94:	4b09      	ldr	r3, [pc, #36]	; (8002bbc <prvInitialiseTaskLists+0x6c>)
 8002b96:	4a05      	ldr	r2, [pc, #20]	; (8002bac <prvInitialiseTaskLists+0x5c>)
 8002b98:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002b9a:	4b09      	ldr	r3, [pc, #36]	; (8002bc0 <prvInitialiseTaskLists+0x70>)
 8002b9c:	4a04      	ldr	r2, [pc, #16]	; (8002bb0 <prvInitialiseTaskLists+0x60>)
 8002b9e:	601a      	str	r2, [r3, #0]
}
 8002ba0:	bf00      	nop
 8002ba2:	3708      	adds	r7, #8
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	20007834 	.word	0x20007834
 8002bac:	200078d4 	.word	0x200078d4
 8002bb0:	200078e8 	.word	0x200078e8
 8002bb4:	20007904 	.word	0x20007904
 8002bb8:	20007918 	.word	0x20007918
 8002bbc:	200078fc 	.word	0x200078fc
 8002bc0:	20007900 	.word	0x20007900

08002bc4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002bc8:	bf00      	nop
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
	...

08002bd4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002bda:	4b0c      	ldr	r3, [pc, #48]	; (8002c0c <prvResetNextTaskUnblockTime+0x38>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d104      	bne.n	8002bee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002be4:	4b0a      	ldr	r3, [pc, #40]	; (8002c10 <prvResetNextTaskUnblockTime+0x3c>)
 8002be6:	f04f 32ff 	mov.w	r2, #4294967295
 8002bea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002bec:	e008      	b.n	8002c00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002bee:	4b07      	ldr	r3, [pc, #28]	; (8002c0c <prvResetNextTaskUnblockTime+0x38>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	4a04      	ldr	r2, [pc, #16]	; (8002c10 <prvResetNextTaskUnblockTime+0x3c>)
 8002bfe:	6013      	str	r3, [r2, #0]
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr
 8002c0c:	200078fc 	.word	0x200078fc
 8002c10:	2000794c 	.word	0x2000794c

08002c14 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002c20:	2300      	movs	r3, #0
 8002c22:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d06c      	beq.n	8002d04 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8002c2a:	4b39      	ldr	r3, [pc, #228]	; (8002d10 <xTaskPriorityDisinherit+0xfc>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	693a      	ldr	r2, [r7, #16]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d009      	beq.n	8002c48 <xTaskPriorityDisinherit+0x34>
 8002c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c38:	f383 8811 	msr	BASEPRI, r3
 8002c3c:	f3bf 8f6f 	isb	sy
 8002c40:	f3bf 8f4f 	dsb	sy
 8002c44:	60fb      	str	r3, [r7, #12]
 8002c46:	e7fe      	b.n	8002c46 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d109      	bne.n	8002c64 <xTaskPriorityDisinherit+0x50>
 8002c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c54:	f383 8811 	msr	BASEPRI, r3
 8002c58:	f3bf 8f6f 	isb	sy
 8002c5c:	f3bf 8f4f 	dsb	sy
 8002c60:	60bb      	str	r3, [r7, #8]
 8002c62:	e7fe      	b.n	8002c62 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c68:	1e5a      	subs	r2, r3, #1
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	669a      	str	r2, [r3, #104]	; 0x68

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d044      	beq.n	8002d04 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d140      	bne.n	8002d04 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	3304      	adds	r3, #4
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7fe fcdf 	bl	800164a <uxListRemove>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d115      	bne.n	8002cbe <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c96:	491f      	ldr	r1, [pc, #124]	; (8002d14 <xTaskPriorityDisinherit+0x100>)
 8002c98:	4613      	mov	r3, r2
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	4413      	add	r3, r2
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	440b      	add	r3, r1
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d10a      	bne.n	8002cbe <xTaskPriorityDisinherit+0xaa>
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cac:	2201      	movs	r2, #1
 8002cae:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb2:	43da      	mvns	r2, r3
 8002cb4:	4b18      	ldr	r3, [pc, #96]	; (8002d18 <xTaskPriorityDisinherit+0x104>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	4a17      	ldr	r2, [pc, #92]	; (8002d18 <xTaskPriorityDisinherit+0x104>)
 8002cbc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cca:	f1c3 0208 	rsb	r2, r3, #8
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	409a      	lsls	r2, r3
 8002cda:	4b0f      	ldr	r3, [pc, #60]	; (8002d18 <xTaskPriorityDisinherit+0x104>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	4a0d      	ldr	r2, [pc, #52]	; (8002d18 <xTaskPriorityDisinherit+0x104>)
 8002ce2:	6013      	str	r3, [r2, #0]
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ce8:	4613      	mov	r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	4413      	add	r3, r2
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	4a08      	ldr	r2, [pc, #32]	; (8002d14 <xTaskPriorityDisinherit+0x100>)
 8002cf2:	441a      	add	r2, r3
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	3304      	adds	r3, #4
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	4610      	mov	r0, r2
 8002cfc:	f7fe fc48 	bl	8001590 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002d00:	2301      	movs	r3, #1
 8002d02:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002d04:	697b      	ldr	r3, [r7, #20]
	}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3718      	adds	r7, #24
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	20007830 	.word	0x20007830
 8002d14:	20007834 	.word	0x20007834
 8002d18:	20007934 	.word	0x20007934

08002d1c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002d26:	4b29      	ldr	r3, [pc, #164]	; (8002dcc <prvAddCurrentTaskToDelayedList+0xb0>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002d2c:	4b28      	ldr	r3, [pc, #160]	; (8002dd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	3304      	adds	r3, #4
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7fe fc89 	bl	800164a <uxListRemove>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d10b      	bne.n	8002d56 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002d3e:	4b24      	ldr	r3, [pc, #144]	; (8002dd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d44:	2201      	movs	r2, #1
 8002d46:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4a:	43da      	mvns	r2, r3
 8002d4c:	4b21      	ldr	r3, [pc, #132]	; (8002dd4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4013      	ands	r3, r2
 8002d52:	4a20      	ldr	r2, [pc, #128]	; (8002dd4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002d54:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d5c:	d10a      	bne.n	8002d74 <prvAddCurrentTaskToDelayedList+0x58>
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d007      	beq.n	8002d74 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002d64:	4b1a      	ldr	r3, [pc, #104]	; (8002dd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	3304      	adds	r3, #4
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	481a      	ldr	r0, [pc, #104]	; (8002dd8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002d6e:	f7fe fc0f 	bl	8001590 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002d72:	e026      	b.n	8002dc2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002d74:	68fa      	ldr	r2, [r7, #12]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4413      	add	r3, r2
 8002d7a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002d7c:	4b14      	ldr	r3, [pc, #80]	; (8002dd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	68ba      	ldr	r2, [r7, #8]
 8002d82:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002d84:	68ba      	ldr	r2, [r7, #8]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d209      	bcs.n	8002da0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002d8c:	4b13      	ldr	r3, [pc, #76]	; (8002ddc <prvAddCurrentTaskToDelayedList+0xc0>)
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	4b0f      	ldr	r3, [pc, #60]	; (8002dd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	3304      	adds	r3, #4
 8002d96:	4619      	mov	r1, r3
 8002d98:	4610      	mov	r0, r2
 8002d9a:	f7fe fc1d 	bl	80015d8 <vListInsert>
}
 8002d9e:	e010      	b.n	8002dc2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002da0:	4b0f      	ldr	r3, [pc, #60]	; (8002de0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	4b0a      	ldr	r3, [pc, #40]	; (8002dd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	3304      	adds	r3, #4
 8002daa:	4619      	mov	r1, r3
 8002dac:	4610      	mov	r0, r2
 8002dae:	f7fe fc13 	bl	80015d8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002db2:	4b0c      	ldr	r3, [pc, #48]	; (8002de4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d202      	bcs.n	8002dc2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002dbc:	4a09      	ldr	r2, [pc, #36]	; (8002de4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	6013      	str	r3, [r2, #0]
}
 8002dc2:	bf00      	nop
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	20007930 	.word	0x20007930
 8002dd0:	20007830 	.word	0x20007830
 8002dd4:	20007934 	.word	0x20007934
 8002dd8:	20007918 	.word	0x20007918
 8002ddc:	20007900 	.word	0x20007900
 8002de0:	200078fc 	.word	0x200078fc
 8002de4:	2000794c 	.word	0x2000794c

08002de8 <vApplicationStackOverflowHook>:
xQueueHandle    configQ;
xQueueHandle    battVoltQ;
/* Private function prototypes */
/* Private functions */

void vApplicationStackOverflowHook( xTaskHandle *pxTask, signed portCHAR *pcTaskName ) {
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
 8002df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002df6:	f383 8811 	msr	BASEPRI, r3
 8002dfa:	f3bf 8f6f 	isb	sy
 8002dfe:	f3bf 8f4f 	dsb	sy
 8002e02:	60fb      	str	r3, [r7, #12]
    ( void ) pcTaskName;
    ( void ) pxTask;

	taskDISABLE_INTERRUPTS(); // game over

  for( ;; );
 8002e04:	e7fe      	b.n	8002e04 <vApplicationStackOverflowHook+0x1c>

08002e06 <vApplicationMallocFailedHook>:
}

void vApplicationMallocFailedHook(){
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e10:	f383 8811 	msr	BASEPRI, r3
 8002e14:	f3bf 8f6f 	isb	sy
 8002e18:	f3bf 8f4f 	dsb	sy
 8002e1c:	607b      	str	r3, [r7, #4]

	taskDISABLE_INTERRUPTS(); // game over
	for( ;; );
 8002e1e:	e7fe      	b.n	8002e1e <vApplicationMallocFailedHook+0x18>

08002e20 <ADC_Config>:

    TIM_Cmd(TIM8, ENABLE);
}

void ADC_Config(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b09a      	sub	sp, #104	; 0x68
 8002e24:	af00      	add	r7, sp, #0
	ADC_InitTypeDef       ADC_InitStructure;
	ADC_CommonInitTypeDef ADC_CommonInitStructure;
	DMA_InitTypeDef       DMA_InitStructure;

	/* DMA2 Stream0 channel2 configuration **************************************/
	DMA_Cmd(DMA2_Stream0, DISABLE);
 8002e26:	2100      	movs	r1, #0
 8002e28:	483a      	ldr	r0, [pc, #232]	; (8002f14 <ADC_Config+0xf4>)
 8002e2a:	f7fe f80d 	bl	8000e48 <DMA_Cmd>
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	607b      	str	r3, [r7, #4]
	DMA_InitStructure.DMA_PeripheralBaseAddr = (unsigned int)&ADC1->DR;
 8002e32:	4b39      	ldr	r3, [pc, #228]	; (8002f18 <ADC_Config+0xf8>)
 8002e34:	60bb      	str	r3, [r7, #8]
	DMA_InitStructure.DMA_Memory0BaseAddr = (unsigned int)&AdcBuf;
 8002e36:	4b39      	ldr	r3, [pc, #228]	; (8002f1c <ADC_Config+0xfc>)
 8002e38:	60fb      	str	r3, [r7, #12]
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	613b      	str	r3, [r7, #16]
	DMA_InitStructure.DMA_BufferSize = BuffSize;
 8002e3e:	2302      	movs	r3, #2
 8002e40:	617b      	str	r3, [r7, #20]
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8002e42:	2300      	movs	r3, #0
 8002e44:	61bb      	str	r3, [r7, #24]
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8002e46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e4a:	61fb      	str	r3, [r7, #28]
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8002e4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002e50:	623b      	str	r3, [r7, #32]
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8002e52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e56:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 8002e58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e5c:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 8002e5e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e62:	62fb      	str	r3, [r7, #44]	; 0x2c
//	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 8002e64:	2304      	movs	r3, #4
 8002e66:	633b      	str	r3, [r7, #48]	; 0x30
	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	63bb      	str	r3, [r7, #56]	; 0x38
	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8002e70:	2300      	movs	r3, #0
 8002e72:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMA_Init(DMA2_Stream0, &DMA_InitStructure);
 8002e74:	1d3b      	adds	r3, r7, #4
 8002e76:	4619      	mov	r1, r3
 8002e78:	4826      	ldr	r0, [pc, #152]	; (8002f14 <ADC_Config+0xf4>)
 8002e7a:	f7fd ff8d 	bl	8000d98 <DMA_Init>
	DMA_Cmd(DMA2_Stream0, ENABLE);
 8002e7e:	2101      	movs	r1, #1
 8002e80:	4824      	ldr	r0, [pc, #144]	; (8002f14 <ADC_Config+0xf4>)
 8002e82:	f7fd ffe1 	bl	8000e48 <DMA_Cmd>

	/* ADC Common Init **********************************************************/
	ADC_CommonInitStructure.ADC_Mode = ADC_Mode_Independent;
 8002e86:	2300      	movs	r3, #0
 8002e88:	643b      	str	r3, [r7, #64]	; 0x40
	ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div2;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	647b      	str	r3, [r7, #68]	; 0x44
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	64bb      	str	r3, [r7, #72]	; 0x48
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8002e92:	2300      	movs	r3, #0
 8002e94:	64fb      	str	r3, [r7, #76]	; 0x4c
	ADC_CommonInit(&ADC_CommonInitStructure);
 8002e96:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7fd fe08 	bl	8000ab0 <ADC_CommonInit>

	/* ADC1 Init ****************************************************************/
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	653b      	str	r3, [r7, #80]	; 0x50
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	65bb      	str	r3, [r7, #88]	; 0x58
	ADC_InitStructure.ADC_ExternalTrigConv = 0;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	65fb      	str	r3, [r7, #92]	; 0x5c
//	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Rising;
//	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_TRGO;

	//--------------------TEST-------------------------

	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	663b      	str	r3, [r7, #96]	; 0x60
	ADC_InitStructure.ADC_NbrOfConversion = ADC_CH;
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	ADC_Init(ADC1, &ADC_InitStructure);
 8002ec2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	4815      	ldr	r0, [pc, #84]	; (8002f20 <ADC_Config+0x100>)
 8002eca:	f7fd fd9b 	bl	8000a04 <ADC_Init>

	/* ADC1 regular channel configuration **************************************/
	ADC_RegularChannelConfig(ADC1, ADC_Channel_9, 1, ADC_SampleTime);
 8002ece:	2305      	movs	r3, #5
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	2109      	movs	r1, #9
 8002ed4:	4812      	ldr	r0, [pc, #72]	; (8002f20 <ADC_Config+0x100>)
 8002ed6:	f7fd fe4d 	bl	8000b74 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_Vrefint, 2, ADC_SampleTime);
 8002eda:	2305      	movs	r3, #5
 8002edc:	2202      	movs	r2, #2
 8002ede:	2111      	movs	r1, #17
 8002ee0:	480f      	ldr	r0, [pc, #60]	; (8002f20 <ADC_Config+0x100>)
 8002ee2:	f7fd fe47 	bl	8000b74 <ADC_RegularChannelConfig>

	/* Enable DMA request after last transfer (Single-ADC mode) */
	ADC_DMARequestAfterLastTransferCmd(ADC1, ENABLE);
 8002ee6:	2101      	movs	r1, #1
 8002ee8:	480d      	ldr	r0, [pc, #52]	; (8002f20 <ADC_Config+0x100>)
 8002eea:	f7fd ff39 	bl	8000d60 <ADC_DMARequestAfterLastTransferCmd>

	/* Enable ADC1 DMA */
	ADC_DMACmd(ADC1, ENABLE);
 8002eee:	2101      	movs	r1, #1
 8002ef0:	480b      	ldr	r0, [pc, #44]	; (8002f20 <ADC_Config+0x100>)
 8002ef2:	f7fd ff19 	bl	8000d28 <ADC_DMACmd>

//	enable continius conv mode
//	ADC_ContinuousModeCmd(ADC1, ENABLE);

	/* Enable ADC1 */
	ADC_Cmd(ADC1, ENABLE);
 8002ef6:	2101      	movs	r1, #1
 8002ef8:	4809      	ldr	r0, [pc, #36]	; (8002f20 <ADC_Config+0x100>)
 8002efa:	f7fd fe01 	bl	8000b00 <ADC_Cmd>


	/* Start ADC1 */
	ADC_SoftwareStartConv(ADC1);
 8002efe:	4808      	ldr	r0, [pc, #32]	; (8002f20 <ADC_Config+0x100>)
 8002f00:	f7fd ff02 	bl	8000d08 <ADC_SoftwareStartConv>

	ADC_TempSensorVrefintCmd(ENABLE);
 8002f04:	2001      	movs	r0, #1
 8002f06:	f7fd fe17 	bl	8000b38 <ADC_TempSensorVrefintCmd>
}
 8002f0a:	bf00      	nop
 8002f0c:	3768      	adds	r7, #104	; 0x68
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	40026410 	.word	0x40026410
 8002f18:	4001204c 	.word	0x4001204c
 8002f1c:	2000796c 	.word	0x2000796c
 8002f20:	40012000 	.word	0x40012000

08002f24 <GPIO_Config>:

void GPIO_Config(void){
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef    GPIO_InitStructure;
	/* Configure analog sensors pins ****************/
	GPIO_StructInit(&GPIO_InitStructure);
 8002f2a:	463b      	mov	r3, r7
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7fe f835 	bl	8000f9c <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
 8002f32:	2302      	movs	r3, #2
 8002f34:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8002f36:	2303      	movs	r3, #3
 8002f38:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002f3e:	463b      	mov	r3, r7
 8002f40:	4619      	mov	r1, r3
 8002f42:	4813      	ldr	r0, [pc, #76]	; (8002f90 <GPIO_Config+0x6c>)
 8002f44:	f7fd ff9c 	bl	8000e80 <GPIO_Init>

	// Configure DIP switch pins
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
 8002f48:	230f      	movs	r3, #15
 8002f4a:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8002f50:	2301      	movs	r3, #1
 8002f52:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002f54:	463b      	mov	r3, r7
 8002f56:	4619      	mov	r1, r3
 8002f58:	480e      	ldr	r0, [pc, #56]	; (8002f94 <GPIO_Config+0x70>)
 8002f5a:	f7fd ff91 	bl	8000e80 <GPIO_Init>

	// Configure resistor switchon pin
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;
 8002f5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f62:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8002f64:	2301      	movs	r3, #1
 8002f66:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002f68:	463b      	mov	r3, r7
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	4808      	ldr	r0, [pc, #32]	; (8002f90 <GPIO_Config+0x6c>)
 8002f6e:	f7fd ff87 	bl	8000e80 <GPIO_Init>

	// Configure resistors division pin
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8002f72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f76:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002f7c:	463b      	mov	r3, r7
 8002f7e:	4619      	mov	r1, r3
 8002f80:	4804      	ldr	r0, [pc, #16]	; (8002f94 <GPIO_Config+0x70>)
 8002f82:	f7fd ff7d 	bl	8000e80 <GPIO_Init>
}
 8002f86:	bf00      	nop
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	40020400 	.word	0x40020400
 8002f94:	40020000 	.word	0x40020000

08002f98 <vGetConfig>:

void vGetConfig (void *pvParameters){
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]

	uint16_t port;
	float balanceVoltage = 10; //      
 8002fa0:	4b39      	ldr	r3, [pc, #228]	; (8003088 <vGetConfig+0xf0>)
 8002fa2:	60bb      	str	r3, [r7, #8]

	while(1){
		port = GPIO_ReadInputData(GPIOA);
 8002fa4:	4839      	ldr	r0, [pc, #228]	; (800308c <vGetConfig+0xf4>)
 8002fa6:	f7fe f813 	bl	8000fd0 <GPIO_ReadInputData>
 8002faa:	4603      	mov	r3, r0
 8002fac:	81fb      	strh	r3, [r7, #14]
		port = port & 0b1111;
 8002fae:	89fb      	ldrh	r3, [r7, #14]
 8002fb0:	f003 030f 	and.w	r3, r3, #15
 8002fb4:	81fb      	strh	r3, [r7, #14]

		switch (port) {
 8002fb6:	89fb      	ldrh	r3, [r7, #14]
 8002fb8:	2b0f      	cmp	r3, #15
 8002fba:	d854      	bhi.n	8003066 <vGetConfig+0xce>
 8002fbc:	a201      	add	r2, pc, #4	; (adr r2, 8002fc4 <vGetConfig+0x2c>)
 8002fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fc2:	bf00      	nop
 8002fc4:	08003061 	.word	0x08003061
 8002fc8:	0800302f 	.word	0x0800302f
 8002fcc:	08003047 	.word	0x08003047
 8002fd0:	08003017 	.word	0x08003017
 8002fd4:	08003055 	.word	0x08003055
 8002fd8:	08003023 	.word	0x08003023
 8002fdc:	0800303b 	.word	0x0800303b
 8002fe0:	0800300b 	.word	0x0800300b
 8002fe4:	0800305b 	.word	0x0800305b
 8002fe8:	08003029 	.word	0x08003029
 8002fec:	08003041 	.word	0x08003041
 8002ff0:	08003011 	.word	0x08003011
 8002ff4:	0800304d 	.word	0x0800304d
 8002ff8:	0800301d 	.word	0x0800301d
 8002ffc:	08003035 	.word	0x08003035
 8003000:	08003005 	.word	0x08003005
			case SW0:
				balanceVoltage = 10;//  ,   
 8003004:	4b20      	ldr	r3, [pc, #128]	; (8003088 <vGetConfig+0xf0>)
 8003006:	60bb      	str	r3, [r7, #8]
				break;
 8003008:	e030      	b.n	800306c <vGetConfig+0xd4>
			case SW1:
				balanceVoltage = LiFePO4_3_65;
 800300a:	4b21      	ldr	r3, [pc, #132]	; (8003090 <vGetConfig+0xf8>)
 800300c:	60bb      	str	r3, [r7, #8]
				break;
 800300e:	e02d      	b.n	800306c <vGetConfig+0xd4>
			case SW2:
				balanceVoltage = LiFePO4_3_60;
 8003010:	4b20      	ldr	r3, [pc, #128]	; (8003094 <vGetConfig+0xfc>)
 8003012:	60bb      	str	r3, [r7, #8]
				break;
 8003014:	e02a      	b.n	800306c <vGetConfig+0xd4>
			case SW3:
				balanceVoltage = LiFePO4_3_55;
 8003016:	4b20      	ldr	r3, [pc, #128]	; (8003098 <vGetConfig+0x100>)
 8003018:	60bb      	str	r3, [r7, #8]
				break;
 800301a:	e027      	b.n	800306c <vGetConfig+0xd4>
			case SW4:
				balanceVoltage = LiFePO4_3_50;
 800301c:	4b1f      	ldr	r3, [pc, #124]	; (800309c <vGetConfig+0x104>)
 800301e:	60bb      	str	r3, [r7, #8]
				break;
 8003020:	e024      	b.n	800306c <vGetConfig+0xd4>
			case SW5:
				balanceVoltage = LiFePO4_3_45;
 8003022:	4b1f      	ldr	r3, [pc, #124]	; (80030a0 <vGetConfig+0x108>)
 8003024:	60bb      	str	r3, [r7, #8]
				break;
 8003026:	e021      	b.n	800306c <vGetConfig+0xd4>
			case SW6:
				balanceVoltage = LiFePO4_3_40;
 8003028:	4b1e      	ldr	r3, [pc, #120]	; (80030a4 <vGetConfig+0x10c>)
 800302a:	60bb      	str	r3, [r7, #8]
				break;
 800302c:	e01e      	b.n	800306c <vGetConfig+0xd4>
			case SW7:
				balanceVoltage = LiFePO4_3_35;
 800302e:	4b1e      	ldr	r3, [pc, #120]	; (80030a8 <vGetConfig+0x110>)
 8003030:	60bb      	str	r3, [r7, #8]
				break;
 8003032:	e01b      	b.n	800306c <vGetConfig+0xd4>
			case SW8:
				balanceVoltage = Li_ion_4_20;
 8003034:	4b1d      	ldr	r3, [pc, #116]	; (80030ac <vGetConfig+0x114>)
 8003036:	60bb      	str	r3, [r7, #8]
				break;
 8003038:	e018      	b.n	800306c <vGetConfig+0xd4>
			case SW9:
				balanceVoltage = Li_ion_4_15;
 800303a:	4b1d      	ldr	r3, [pc, #116]	; (80030b0 <vGetConfig+0x118>)
 800303c:	60bb      	str	r3, [r7, #8]
				break;
 800303e:	e015      	b.n	800306c <vGetConfig+0xd4>
			case SW10:
				balanceVoltage = Li_ion_4_10;
 8003040:	4b1c      	ldr	r3, [pc, #112]	; (80030b4 <vGetConfig+0x11c>)
 8003042:	60bb      	str	r3, [r7, #8]
				break;
 8003044:	e012      	b.n	800306c <vGetConfig+0xd4>
			case SW11:
				balanceVoltage = Li_ion_4_05;
 8003046:	4b1c      	ldr	r3, [pc, #112]	; (80030b8 <vGetConfig+0x120>)
 8003048:	60bb      	str	r3, [r7, #8]
				break;
 800304a:	e00f      	b.n	800306c <vGetConfig+0xd4>
			case SW12:
				balanceVoltage = Li_ion_4_00;
 800304c:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8003050:	60bb      	str	r3, [r7, #8]
				break;
 8003052:	e00b      	b.n	800306c <vGetConfig+0xd4>
			case SW13:
				balanceVoltage = Li_ion_3_95;
 8003054:	4b19      	ldr	r3, [pc, #100]	; (80030bc <vGetConfig+0x124>)
 8003056:	60bb      	str	r3, [r7, #8]
				break;
 8003058:	e008      	b.n	800306c <vGetConfig+0xd4>
			case SW14:
				balanceVoltage = Li_ion_3_90;
 800305a:	4b19      	ldr	r3, [pc, #100]	; (80030c0 <vGetConfig+0x128>)
 800305c:	60bb      	str	r3, [r7, #8]
				break;
 800305e:	e005      	b.n	800306c <vGetConfig+0xd4>
			case SW15:
				balanceVoltage = Li_ion_3_85;
 8003060:	4b18      	ldr	r3, [pc, #96]	; (80030c4 <vGetConfig+0x12c>)
 8003062:	60bb      	str	r3, [r7, #8]
				break;
 8003064:	e002      	b.n	800306c <vGetConfig+0xd4>
			default:
				balanceVoltage = 10; //   
 8003066:	4b08      	ldr	r3, [pc, #32]	; (8003088 <vGetConfig+0xf0>)
 8003068:	60bb      	str	r3, [r7, #8]
				break;
 800306a:	bf00      	nop
		}
		xQueueOverwrite(configQ, (void *) &balanceVoltage);
 800306c:	4b16      	ldr	r3, [pc, #88]	; (80030c8 <vGetConfig+0x130>)
 800306e:	6818      	ldr	r0, [r3, #0]
 8003070:	f107 0108 	add.w	r1, r7, #8
 8003074:	2302      	movs	r3, #2
 8003076:	2200      	movs	r2, #0
 8003078:	f7fe fdd2 	bl	8001c20 <xQueueGenericSend>
		vTaskDelay(delay_10s); // 10  
 800307c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003080:	f7ff f9ca 	bl	8002418 <vTaskDelay>
		port = GPIO_ReadInputData(GPIOA);
 8003084:	e78e      	b.n	8002fa4 <vGetConfig+0xc>
 8003086:	bf00      	nop
 8003088:	41200000 	.word	0x41200000
 800308c:	40020000 	.word	0x40020000
 8003090:	4069999a 	.word	0x4069999a
 8003094:	40666666 	.word	0x40666666
 8003098:	40633333 	.word	0x40633333
 800309c:	40600000 	.word	0x40600000
 80030a0:	405ccccd 	.word	0x405ccccd
 80030a4:	4059999a 	.word	0x4059999a
 80030a8:	40566666 	.word	0x40566666
 80030ac:	40866666 	.word	0x40866666
 80030b0:	4084cccd 	.word	0x4084cccd
 80030b4:	40833333 	.word	0x40833333
 80030b8:	4081999a 	.word	0x4081999a
 80030bc:	407ccccd 	.word	0x407ccccd
 80030c0:	4079999a 	.word	0x4079999a
 80030c4:	40766666 	.word	0x40766666
 80030c8:	20007968 	.word	0x20007968
 80030cc:	00000000 	.word	0x00000000

080030d0 <vGetBattVoltage>:
	}
	vTaskDelete(NULL);
}


void vGetBattVoltage (void *pvParameters){
 80030d0:	b590      	push	{r4, r7, lr}
 80030d2:	b085      	sub	sp, #20
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]

	//uint16_t	Vref;
	//Vref = 3300*(*VREFINT_CAL)/4095;

	while(1){
		vTaskDelay(delay_1s);
 80030d8:	2064      	movs	r0, #100	; 0x64
 80030da:	f7ff f99d 	bl	8002418 <vTaskDelay>
		//GPIO_ResetBits(GPIOA, GPIO_Pin_8);
		ADC_SoftwareStartConv(ADC1);
 80030de:	4826      	ldr	r0, [pc, #152]	; (8003178 <vGetBattVoltage+0xa8>)
 80030e0:	f7fd fe12 	bl	8000d08 <ADC_SoftwareStartConv>
		vTaskDelay(delay_1s);
 80030e4:	2064      	movs	r0, #100	; 0x64
 80030e6:	f7ff f997 	bl	8002418 <vTaskDelay>
		//GPIO_SetBits(GPIOA, GPIO_Pin_8);

		Vdd 		= 3300*(*VREFINT_CAL)/AdcBuf[1];
 80030ea:	4b24      	ldr	r3, [pc, #144]	; (800317c <vGetBattVoltage+0xac>)
 80030ec:	881b      	ldrh	r3, [r3, #0]
 80030ee:	461a      	mov	r2, r3
 80030f0:	f640 43e4 	movw	r3, #3300	; 0xce4
 80030f4:	fb03 f302 	mul.w	r3, r3, r2
 80030f8:	4a21      	ldr	r2, [pc, #132]	; (8003180 <vGetBattVoltage+0xb0>)
 80030fa:	8852      	ldrh	r2, [r2, #2]
 80030fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8003100:	81fb      	strh	r3, [r7, #14]
		battVoltage = Vdd * AdcBuf[0] / 4095;
 8003102:	89fb      	ldrh	r3, [r7, #14]
 8003104:	4a1e      	ldr	r2, [pc, #120]	; (8003180 <vGetBattVoltage+0xb0>)
 8003106:	8812      	ldrh	r2, [r2, #0]
 8003108:	fb02 f303 	mul.w	r3, r2, r3
 800310c:	4a1d      	ldr	r2, [pc, #116]	; (8003184 <vGetBattVoltage+0xb4>)
 800310e:	fb82 1203 	smull	r1, r2, r2, r3
 8003112:	441a      	add	r2, r3
 8003114:	12d2      	asrs	r2, r2, #11
 8003116:	17db      	asrs	r3, r3, #31
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	ee07 3a90 	vmov	s15, r3
 800311e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003122:	edc7 7a02 	vstr	s15, [r7, #8]
		battVoltage = battVoltage / (resDivCoef + 0.0001);
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	4618      	mov	r0, r3
 800312a:	f7fd f9b5 	bl	8000498 <__aeabi_f2d>
 800312e:	a310      	add	r3, pc, #64	; (adr r3, 8003170 <vGetBattVoltage+0xa0>)
 8003130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003134:	f7fd fb2e 	bl	8000794 <__aeabi_ddiv>
 8003138:	4603      	mov	r3, r0
 800313a:	460c      	mov	r4, r1
 800313c:	4618      	mov	r0, r3
 800313e:	4621      	mov	r1, r4
 8003140:	f7fd fc10 	bl	8000964 <__aeabi_d2f>
 8003144:	4603      	mov	r3, r0
 8003146:	60bb      	str	r3, [r7, #8]
		battVoltage = battVoltage / 1000;
 8003148:	ed97 7a02 	vldr	s14, [r7, #8]
 800314c:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8003188 <vGetBattVoltage+0xb8>
 8003150:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003154:	edc7 7a02 	vstr	s15, [r7, #8]
		battVoltage = battVoltage;
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	60bb      	str	r3, [r7, #8]

		xQueueOverwrite(battVoltQ, (void *) &battVoltage);
 800315c:	4b0b      	ldr	r3, [pc, #44]	; (800318c <vGetBattVoltage+0xbc>)
 800315e:	6818      	ldr	r0, [r3, #0]
 8003160:	f107 0108 	add.w	r1, r7, #8
 8003164:	2302      	movs	r3, #2
 8003166:	2200      	movs	r2, #0
 8003168:	f7fe fd5a 	bl	8001c20 <xQueueGenericSend>
		vTaskDelay(delay_1s);
 800316c:	e7b4      	b.n	80030d8 <vGetBattVoltage+0x8>
 800316e:	bf00      	nop
 8003170:	ce703afb 	.word	0xce703afb
 8003174:	3fd2d288 	.word	0x3fd2d288
 8003178:	40012000 	.word	0x40012000
 800317c:	1fff7a2a 	.word	0x1fff7a2a
 8003180:	2000796c 	.word	0x2000796c
 8003184:	80080081 	.word	0x80080081
 8003188:	447a0000 	.word	0x447a0000
 800318c:	20007964 	.word	0x20007964

08003190 <vMainMgmt>:
	}
	vTaskDelete(NULL);
}

void vMainMgmt (void *pvParameters){
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]

	float 		battVoltage;
	float 		configBalanceVoltage;

	vTaskDelay(delay_5s);
 8003198:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800319c:	f7ff f93c 	bl	8002418 <vTaskDelay>

	while(1){
		xQueuePeek(configQ,		&configBalanceVoltage,	0);
 80031a0:	4b15      	ldr	r3, [pc, #84]	; (80031f8 <vMainMgmt+0x68>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f107 0108 	add.w	r1, r7, #8
 80031a8:	2200      	movs	r2, #0
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7fe fe1c 	bl	8001de8 <xQueuePeek>
		xQueuePeek(battVoltQ,	&battVoltage,			0);
 80031b0:	4b12      	ldr	r3, [pc, #72]	; (80031fc <vMainMgmt+0x6c>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f107 010c 	add.w	r1, r7, #12
 80031b8:	2200      	movs	r2, #0
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7fe fe14 	bl	8001de8 <xQueuePeek>

		if(battVoltage > configBalanceVoltage){
 80031c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80031c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80031c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031d0:	dd08      	ble.n	80031e4 <vMainMgmt+0x54>
			//Switchon balance resistor
			GPIO_ResetBits(GPIOB, GPIO_Pin_15);
 80031d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031d6:	480a      	ldr	r0, [pc, #40]	; (8003200 <vMainMgmt+0x70>)
 80031d8:	f7fd ff16 	bl	8001008 <GPIO_ResetBits>
			vTaskDelay(delay_1s);
 80031dc:	2064      	movs	r0, #100	; 0x64
 80031de:	f7ff f91b 	bl	8002418 <vTaskDelay>
 80031e2:	e7dd      	b.n	80031a0 <vMainMgmt+0x10>
		}else{
			//Switchoff balance resistor
			GPIO_SetBits(GPIOB, GPIO_Pin_15);
 80031e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031e8:	4805      	ldr	r0, [pc, #20]	; (8003200 <vMainMgmt+0x70>)
 80031ea:	f7fd fefe 	bl	8000fea <GPIO_SetBits>
			vTaskDelay(delay_1s);
 80031ee:	2064      	movs	r0, #100	; 0x64
 80031f0:	f7ff f912 	bl	8002418 <vTaskDelay>
		xQueuePeek(configQ,		&configBalanceVoltage,	0);
 80031f4:	e7d4      	b.n	80031a0 <vMainMgmt+0x10>
 80031f6:	bf00      	nop
 80031f8:	20007968 	.word	0x20007968
 80031fc:	20007964 	.word	0x20007964
 8003200:	40020400 	.word	0x40020400

08003204 <vWatchdogTask>:
		}
	}
	vTaskDelete(NULL);
}

void vWatchdogTask (void *pvParameters){
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]

	/* Enable the LSI OSC */
	RCC_LSICmd(ENABLE);
 800320c:	2001      	movs	r0, #1
 800320e:	f7fd ff57 	bl	80010c0 <RCC_LSICmd>
	/* Wait till LSI is ready */

	int 	sw = 0;
 8003212:	2300      	movs	r3, #0
 8003214:	60fb      	str	r3, [r7, #12]

	while (sw){
 8003216:	e003      	b.n	8003220 <vWatchdogTask+0x1c>
		vTaskDelay(delay_5s);
 8003218:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800321c:	f7ff f8fc 	bl	8002418 <vTaskDelay>
	while (sw){
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1f8      	bne.n	8003218 <vWatchdogTask+0x14>
	}

	while (RCC_GetFlagStatus(RCC_FLAG_LSIRDY) == RESET)
 8003226:	e002      	b.n	800322e <vWatchdogTask+0x2a>
	{
		vTaskDelay(delay_0_5s);
 8003228:	2032      	movs	r0, #50	; 0x32
 800322a:	f7ff f8f5 	bl	8002418 <vTaskDelay>
	while (RCC_GetFlagStatus(RCC_FLAG_LSIRDY) == RESET)
 800322e:	2061      	movs	r0, #97	; 0x61
 8003230:	f7fd ffb6 	bl	80011a0 <RCC_GetFlagStatus>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d0f6      	beq.n	8003228 <vWatchdogTask+0x24>
	}

	/* Enable Watchdog*/
	IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 800323a:	f245 5055 	movw	r0, #21845	; 0x5555
 800323e:	f7fd fef3 	bl	8001028 <IWDG_WriteAccessCmd>
	IWDG_SetPrescaler(IWDG_Prescaler_64); // 4, 8, 16 ... 256
 8003242:	2004      	movs	r0, #4
 8003244:	f7fd ff00 	bl	8001048 <IWDG_SetPrescaler>
	IWDG_SetReload(0x0900);//This parameter must be a number between 0 and 0x0FFF.
 8003248:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800324c:	f7fd ff0c 	bl	8001068 <IWDG_SetReload>
	IWDG_ReloadCounter();
 8003250:	f7fd ff1a 	bl	8001088 <IWDG_ReloadCounter>
	IWDG_Enable();
 8003254:	f7fd ff26 	bl	80010a4 <IWDG_Enable>
	while (1)
	{
		IWDG_ReloadCounter();
 8003258:	f7fd ff16 	bl	8001088 <IWDG_ReloadCounter>
		vTaskDelay(delay_2s);
 800325c:	20c8      	movs	r0, #200	; 0xc8
 800325e:	f7ff f8db 	bl	8002418 <vTaskDelay>
		IWDG_ReloadCounter();
 8003262:	e7f9      	b.n	8003258 <vWatchdogTask+0x54>

08003264 <main>:
	}
	vTaskDelete(NULL);
}

int main(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af02      	add	r7, sp, #8

//Config GPIO RCC ************************************/
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800326a:	2101      	movs	r1, #1
 800326c:	2001      	movs	r0, #1
 800326e:	f7fd ff37 	bl	80010e0 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8003272:	2101      	movs	r1, #1
 8003274:	2002      	movs	r0, #2
 8003276:	f7fd ff33 	bl	80010e0 <RCC_AHB1PeriphClockCmd>
//Config GPIO RCC ------------------------------------

//Config ADC RCC ************************************/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 800327a:	2101      	movs	r1, #1
 800327c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003280:	f7fd ff6e 	bl	8001160 <RCC_APB2PeriphClockCmd>
//Config ADC RCC -------------------------------------

//Config DMA RCC ************************************/
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 8003284:	2101      	movs	r1, #1
 8003286:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800328a:	f7fd ff29 	bl	80010e0 <RCC_AHB1PeriphClockCmd>
//Config DMA RCC -------------------------------------

	GPIO_Config();
 800328e:	f7ff fe49 	bl	8002f24 <GPIO_Config>
	ADC_Config();
 8003292:	f7ff fdc5 	bl	8002e20 <ADC_Config>
//	ConfigTimer();

	configQ 	= xQueueCreate( QUEUE_LENGTH, sizeof(float));
 8003296:	2200      	movs	r2, #0
 8003298:	2104      	movs	r1, #4
 800329a:	2001      	movs	r0, #1
 800329c:	f7fe fc62 	bl	8001b64 <xQueueGenericCreate>
 80032a0:	4602      	mov	r2, r0
 80032a2:	4b1c      	ldr	r3, [pc, #112]	; (8003314 <main+0xb0>)
 80032a4:	601a      	str	r2, [r3, #0]
	battVoltQ	= xQueueCreate( QUEUE_LENGTH, sizeof(float));
 80032a6:	2200      	movs	r2, #0
 80032a8:	2104      	movs	r1, #4
 80032aa:	2001      	movs	r0, #1
 80032ac:	f7fe fc5a 	bl	8001b64 <xQueueGenericCreate>
 80032b0:	4602      	mov	r2, r0
 80032b2:	4b19      	ldr	r3, [pc, #100]	; (8003318 <main+0xb4>)
 80032b4:	601a      	str	r2, [r3, #0]

  /* TODO - Add your application code here */

	xTaskCreate (vGetBattVoltage ,(signed char*)"vGetBattVoltage"	, 200, NULL, tskIDLE_PRIORITY + 1, NULL);
 80032b6:	2300      	movs	r3, #0
 80032b8:	9301      	str	r3, [sp, #4]
 80032ba:	2301      	movs	r3, #1
 80032bc:	9300      	str	r3, [sp, #0]
 80032be:	2300      	movs	r3, #0
 80032c0:	22c8      	movs	r2, #200	; 0xc8
 80032c2:	4916      	ldr	r1, [pc, #88]	; (800331c <main+0xb8>)
 80032c4:	4816      	ldr	r0, [pc, #88]	; (8003320 <main+0xbc>)
 80032c6:	f7fe ff67 	bl	8002198 <xTaskCreate>
	xTaskCreate (vGetConfig 	 ,(signed char*)"vGetConfig"		, 200, NULL, tskIDLE_PRIORITY + 1, NULL);
 80032ca:	2300      	movs	r3, #0
 80032cc:	9301      	str	r3, [sp, #4]
 80032ce:	2301      	movs	r3, #1
 80032d0:	9300      	str	r3, [sp, #0]
 80032d2:	2300      	movs	r3, #0
 80032d4:	22c8      	movs	r2, #200	; 0xc8
 80032d6:	4913      	ldr	r1, [pc, #76]	; (8003324 <main+0xc0>)
 80032d8:	4813      	ldr	r0, [pc, #76]	; (8003328 <main+0xc4>)
 80032da:	f7fe ff5d 	bl	8002198 <xTaskCreate>
	xTaskCreate (vMainMgmt 		 ,(signed char*)"vMainMgmt"			, 200, NULL, tskIDLE_PRIORITY + 1, NULL);
 80032de:	2300      	movs	r3, #0
 80032e0:	9301      	str	r3, [sp, #4]
 80032e2:	2301      	movs	r3, #1
 80032e4:	9300      	str	r3, [sp, #0]
 80032e6:	2300      	movs	r3, #0
 80032e8:	22c8      	movs	r2, #200	; 0xc8
 80032ea:	4910      	ldr	r1, [pc, #64]	; (800332c <main+0xc8>)
 80032ec:	4810      	ldr	r0, [pc, #64]	; (8003330 <main+0xcc>)
 80032ee:	f7fe ff53 	bl	8002198 <xTaskCreate>
	xTaskCreate (vWatchdogTask	 ,(signed char*)"vWatchdogTask"		, 200, NULL, tskIDLE_PRIORITY + 1, NULL);
 80032f2:	2300      	movs	r3, #0
 80032f4:	9301      	str	r3, [sp, #4]
 80032f6:	2301      	movs	r3, #1
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	2300      	movs	r3, #0
 80032fc:	22c8      	movs	r2, #200	; 0xc8
 80032fe:	490d      	ldr	r1, [pc, #52]	; (8003334 <main+0xd0>)
 8003300:	480d      	ldr	r0, [pc, #52]	; (8003338 <main+0xd4>)
 8003302:	f7fe ff49 	bl	8002198 <xTaskCreate>
	vTaskStartScheduler();
 8003306:	f7ff f8bb 	bl	8002480 <vTaskStartScheduler>
 800330a:	2300      	movs	r3, #0

}
 800330c:	4618      	mov	r0, r3
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	20007968 	.word	0x20007968
 8003318:	20007964 	.word	0x20007964
 800331c:	080035e0 	.word	0x080035e0
 8003320:	080030d1 	.word	0x080030d1
 8003324:	080035f0 	.word	0x080035f0
 8003328:	08002f99 	.word	0x08002f99
 800332c:	080035fc 	.word	0x080035fc
 8003330:	08003191 	.word	0x08003191
 8003334:	08003608 	.word	0x08003608
 8003338:	08003205 	.word	0x08003205

0800333c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800333c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003374 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003340:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003342:	e003      	b.n	800334c <LoopCopyDataInit>

08003344 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003344:	4b0c      	ldr	r3, [pc, #48]	; (8003378 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003346:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003348:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800334a:	3104      	adds	r1, #4

0800334c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800334c:	480b      	ldr	r0, [pc, #44]	; (800337c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800334e:	4b0c      	ldr	r3, [pc, #48]	; (8003380 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003350:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003352:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003354:	d3f6      	bcc.n	8003344 <CopyDataInit>
  ldr  r2, =_sbss
 8003356:	4a0b      	ldr	r2, [pc, #44]	; (8003384 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003358:	e002      	b.n	8003360 <LoopFillZerobss>

0800335a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800335a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800335c:	f842 3b04 	str.w	r3, [r2], #4

08003360 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003360:	4b09      	ldr	r3, [pc, #36]	; (8003388 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003362:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003364:	d3f9      	bcc.n	800335a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003366:	f000 f82d 	bl	80033c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800336a:	f000 f8dd 	bl	8003528 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800336e:	f7ff ff79 	bl	8003264 <main>
  bx  lr    
 8003372:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003374:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8003378:	08003620 	.word	0x08003620
  ldr  r0, =_sdata
 800337c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003380:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 8003384:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8003388:	20007970 	.word	0x20007970

0800338c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800338c:	e7fe      	b.n	800338c <ADC_IRQHandler>

0800338e <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800338e:	b480      	push	{r7}
 8003390:	af00      	add	r7, sp, #0
}
 8003392:	bf00      	nop
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80033a0:	e7fe      	b.n	80033a0 <HardFault_Handler+0x4>

080033a2 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80033a2:	b480      	push	{r7}
 80033a4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80033a6:	e7fe      	b.n	80033a6 <MemManage_Handler+0x4>

080033a8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80033ac:	e7fe      	b.n	80033ac <BusFault_Handler+0x4>

080033ae <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80033ae:	b480      	push	{r7}
 80033b0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80033b2:	e7fe      	b.n	80033b2 <UsageFault_Handler+0x4>

080033b4 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80033b4:	b480      	push	{r7}
 80033b6:	af00      	add	r7, sp, #0
}
 80033b8:	bf00      	nop
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
	...

080033c4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80033c8:	4a16      	ldr	r2, [pc, #88]	; (8003424 <SystemInit+0x60>)
 80033ca:	4b16      	ldr	r3, [pc, #88]	; (8003424 <SystemInit+0x60>)
 80033cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80033d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80033d8:	4a13      	ldr	r2, [pc, #76]	; (8003428 <SystemInit+0x64>)
 80033da:	4b13      	ldr	r3, [pc, #76]	; (8003428 <SystemInit+0x64>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f043 0301 	orr.w	r3, r3, #1
 80033e2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80033e4:	4b10      	ldr	r3, [pc, #64]	; (8003428 <SystemInit+0x64>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80033ea:	4a0f      	ldr	r2, [pc, #60]	; (8003428 <SystemInit+0x64>)
 80033ec:	4b0e      	ldr	r3, [pc, #56]	; (8003428 <SystemInit+0x64>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80033f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033f8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80033fa:	4b0b      	ldr	r3, [pc, #44]	; (8003428 <SystemInit+0x64>)
 80033fc:	4a0b      	ldr	r2, [pc, #44]	; (800342c <SystemInit+0x68>)
 80033fe:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003400:	4a09      	ldr	r2, [pc, #36]	; (8003428 <SystemInit+0x64>)
 8003402:	4b09      	ldr	r3, [pc, #36]	; (8003428 <SystemInit+0x64>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800340a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800340c:	4b06      	ldr	r3, [pc, #24]	; (8003428 <SystemInit+0x64>)
 800340e:	2200      	movs	r2, #0
 8003410:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8003412:	f000 f80d 	bl	8003430 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003416:	4b03      	ldr	r3, [pc, #12]	; (8003424 <SystemInit+0x60>)
 8003418:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800341c:	609a      	str	r2, [r3, #8]
#endif
}
 800341e:	bf00      	nop
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	e000ed00 	.word	0xe000ed00
 8003428:	40023800 	.word	0x40023800
 800342c:	24003010 	.word	0x24003010

08003430 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003436:	2300      	movs	r3, #0
 8003438:	607b      	str	r3, [r7, #4]
 800343a:	2300      	movs	r3, #0
 800343c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800343e:	4a36      	ldr	r2, [pc, #216]	; (8003518 <SetSysClock+0xe8>)
 8003440:	4b35      	ldr	r3, [pc, #212]	; (8003518 <SetSysClock+0xe8>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003448:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800344a:	4b33      	ldr	r3, [pc, #204]	; (8003518 <SetSysClock+0xe8>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003452:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	3301      	adds	r3, #1
 8003458:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d103      	bne.n	8003468 <SetSysClock+0x38>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003466:	d1f0      	bne.n	800344a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003468:	4b2b      	ldr	r3, [pc, #172]	; (8003518 <SetSysClock+0xe8>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d002      	beq.n	800347a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003474:	2301      	movs	r3, #1
 8003476:	603b      	str	r3, [r7, #0]
 8003478:	e001      	b.n	800347e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800347a:	2300      	movs	r3, #0
 800347c:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d142      	bne.n	800350a <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003484:	4a24      	ldr	r2, [pc, #144]	; (8003518 <SetSysClock+0xe8>)
 8003486:	4b24      	ldr	r3, [pc, #144]	; (8003518 <SetSysClock+0xe8>)
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800348e:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8003490:	4a22      	ldr	r2, [pc, #136]	; (800351c <SetSysClock+0xec>)
 8003492:	4b22      	ldr	r3, [pc, #136]	; (800351c <SetSysClock+0xec>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800349a:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800349c:	4a1e      	ldr	r2, [pc, #120]	; (8003518 <SetSysClock+0xe8>)
 800349e:	4b1e      	ldr	r3, [pc, #120]	; (8003518 <SetSysClock+0xe8>)
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80034a4:	4a1c      	ldr	r2, [pc, #112]	; (8003518 <SetSysClock+0xe8>)
 80034a6:	4b1c      	ldr	r3, [pc, #112]	; (8003518 <SetSysClock+0xe8>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034ae:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80034b0:	4a19      	ldr	r2, [pc, #100]	; (8003518 <SetSysClock+0xe8>)
 80034b2:	4b19      	ldr	r3, [pc, #100]	; (8003518 <SetSysClock+0xe8>)
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80034ba:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80034bc:	4b16      	ldr	r3, [pc, #88]	; (8003518 <SetSysClock+0xe8>)
 80034be:	4a18      	ldr	r2, [pc, #96]	; (8003520 <SetSysClock+0xf0>)
 80034c0:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80034c2:	4a15      	ldr	r2, [pc, #84]	; (8003518 <SetSysClock+0xe8>)
 80034c4:	4b14      	ldr	r3, [pc, #80]	; (8003518 <SetSysClock+0xe8>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034cc:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80034ce:	bf00      	nop
 80034d0:	4b11      	ldr	r3, [pc, #68]	; (8003518 <SetSysClock+0xe8>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d0f9      	beq.n	80034d0 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80034dc:	4b11      	ldr	r3, [pc, #68]	; (8003524 <SetSysClock+0xf4>)
 80034de:	f240 7205 	movw	r2, #1797	; 0x705
 80034e2:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80034e4:	4a0c      	ldr	r2, [pc, #48]	; (8003518 <SetSysClock+0xe8>)
 80034e6:	4b0c      	ldr	r3, [pc, #48]	; (8003518 <SetSysClock+0xe8>)
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f023 0303 	bic.w	r3, r3, #3
 80034ee:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80034f0:	4a09      	ldr	r2, [pc, #36]	; (8003518 <SetSysClock+0xe8>)
 80034f2:	4b09      	ldr	r3, [pc, #36]	; (8003518 <SetSysClock+0xe8>)
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f043 0302 	orr.w	r3, r3, #2
 80034fa:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80034fc:	bf00      	nop
 80034fe:	4b06      	ldr	r3, [pc, #24]	; (8003518 <SetSysClock+0xe8>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f003 030c 	and.w	r3, r3, #12
 8003506:	2b08      	cmp	r3, #8
 8003508:	d1f9      	bne.n	80034fe <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800350a:	bf00      	nop
 800350c:	370c      	adds	r7, #12
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	40023800 	.word	0x40023800
 800351c:	40007000 	.word	0x40007000
 8003520:	07405419 	.word	0x07405419
 8003524:	40023c00 	.word	0x40023c00

08003528 <__libc_init_array>:
 8003528:	b570      	push	{r4, r5, r6, lr}
 800352a:	4e0d      	ldr	r6, [pc, #52]	; (8003560 <__libc_init_array+0x38>)
 800352c:	4c0d      	ldr	r4, [pc, #52]	; (8003564 <__libc_init_array+0x3c>)
 800352e:	1ba4      	subs	r4, r4, r6
 8003530:	10a4      	asrs	r4, r4, #2
 8003532:	2500      	movs	r5, #0
 8003534:	42a5      	cmp	r5, r4
 8003536:	d109      	bne.n	800354c <__libc_init_array+0x24>
 8003538:	4e0b      	ldr	r6, [pc, #44]	; (8003568 <__libc_init_array+0x40>)
 800353a:	4c0c      	ldr	r4, [pc, #48]	; (800356c <__libc_init_array+0x44>)
 800353c:	f000 f82c 	bl	8003598 <_init>
 8003540:	1ba4      	subs	r4, r4, r6
 8003542:	10a4      	asrs	r4, r4, #2
 8003544:	2500      	movs	r5, #0
 8003546:	42a5      	cmp	r5, r4
 8003548:	d105      	bne.n	8003556 <__libc_init_array+0x2e>
 800354a:	bd70      	pop	{r4, r5, r6, pc}
 800354c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003550:	4798      	blx	r3
 8003552:	3501      	adds	r5, #1
 8003554:	e7ee      	b.n	8003534 <__libc_init_array+0xc>
 8003556:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800355a:	4798      	blx	r3
 800355c:	3501      	adds	r5, #1
 800355e:	e7f2      	b.n	8003546 <__libc_init_array+0x1e>
 8003560:	08003618 	.word	0x08003618
 8003564:	08003618 	.word	0x08003618
 8003568:	08003618 	.word	0x08003618
 800356c:	0800361c 	.word	0x0800361c

08003570 <memcpy>:
 8003570:	b510      	push	{r4, lr}
 8003572:	1e43      	subs	r3, r0, #1
 8003574:	440a      	add	r2, r1
 8003576:	4291      	cmp	r1, r2
 8003578:	d100      	bne.n	800357c <memcpy+0xc>
 800357a:	bd10      	pop	{r4, pc}
 800357c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003580:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003584:	e7f7      	b.n	8003576 <memcpy+0x6>

08003586 <memset>:
 8003586:	4402      	add	r2, r0
 8003588:	4603      	mov	r3, r0
 800358a:	4293      	cmp	r3, r2
 800358c:	d100      	bne.n	8003590 <memset+0xa>
 800358e:	4770      	bx	lr
 8003590:	f803 1b01 	strb.w	r1, [r3], #1
 8003594:	e7f9      	b.n	800358a <memset+0x4>
	...

08003598 <_init>:
 8003598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800359a:	bf00      	nop
 800359c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800359e:	bc08      	pop	{r3}
 80035a0:	469e      	mov	lr, r3
 80035a2:	4770      	bx	lr

080035a4 <_fini>:
 80035a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035a6:	bf00      	nop
 80035a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035aa:	bc08      	pop	{r3}
 80035ac:	469e      	mov	lr, r3
 80035ae:	4770      	bx	lr
