$date
	Thu Oct 06 19:11:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_string2 $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 8 $ in [7:0] $end
$scope module u_string2 $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 8 % in [7:0] $end
$var wire 1 ! out $end
$var reg 3 & next_state [2:0] $end
$var reg 3 ' state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1 &
b110001 %
b110001 $
0#
0"
0!
$end
#5000
1!
b111 &
b1 '
1"
#10000
b10 &
0"
b101011 $
b101011 %
#15000
0!
b111 &
b10 '
1"
#20000
b11 &
0"
b101000 $
b101000 %
#25000
b111 &
b11 '
1"
#30000
b100 &
0"
b110001 $
b110001 %
#35000
b111 &
b100 '
1"
#40000
b110 &
0"
b101011 $
b101011 %
#45000
b111 &
b110 '
1"
#50000
b100 &
0"
b110010 $
b110010 %
#55000
b111 &
b100 '
1"
#60000
b110 &
0"
b101010 $
b101010 %
#65000
b111 &
b110 '
1"
#70000
b100 &
0"
b110001 $
b110001 %
#75000
b111 &
b100 '
1"
#80000
b110 &
0"
b101011 $
b101011 %
#85000
b111 &
b110 '
1"
#90000
b100 &
0"
b110010 $
b110010 %
#95000
b111 &
b100 '
1"
#100000
b101 &
0"
b101001 $
b101001 %
#105000
1!
b111 &
b101 '
1"
#110000
b10 &
0"
b101010 $
b101010 %
#115000
0!
b111 &
b10 '
1"
#120000
b11 &
0"
b101000 $
b101000 %
#125000
b111 &
b11 '
1"
#130000
b100 &
0"
b110011 $
b110011 %
#135000
b111 &
b100 '
1"
#140000
b101 &
0"
b101001 $
b101001 %
#145000
1!
b111 &
b101 '
1"
#150000
0"
