Timing Analyzer report for fmc_fpga
Wed Jul 26 20:09:32 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[2]'
 13. Slow 1200mV 85C Model Setup: 'spi_drive_20b:u_spi_drive|idel_flag0'
 14. Slow 1200mV 85C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'spi_drive_20b:u_spi_drive|idel_flag0'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 0C Model Setup: 'spi_drive_20b:u_spi_drive|idel_flag0'
 27. Slow 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 0C Model Hold: 'spi_drive_20b:u_spi_drive|idel_flag0'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[2]'
 38. Fast 1200mV 0C Model Setup: 'spi_drive_20b:u_spi_drive|idel_flag0'
 39. Fast 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[2]'
 42. Fast 1200mV 0C Model Hold: 'spi_drive_20b:u_spi_drive|idel_flag0'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; fmc_fpga                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE10F17C8                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.4%      ;
;     Processors 3-16        ;   0.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------+---------------------------------------------------------+
; FPGA_CS_NEL                                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                       ; { FPGA_CS_NEL }                                         ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 24.999 ; 40.0 MHz   ; 0.000 ; 12.499 ; 50.00      ; 3         ; 5           ;       ;        ;           ;            ; false    ; sys_clk ; PLL_CLK|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_CLK|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 3.333  ; 300.03 MHz ; 0.000 ; 1.666  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; sys_clk ; PLL_CLK|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_CLK|altpll_component|auto_generated|pll1|clk[2] } ;
; spi_drive_20b:u_spi_drive|idel_flag0                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                       ; { spi_drive_20b:u_spi_drive|idel_flag0 }                ;
; sys_clk                                             ; Base      ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                       ; { sys_clk }                                             ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+-------------+-----------------+-----------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                          ; Note                                           ;
+-------------+-----------------+-----------------------------------------------------+------------------------------------------------+
; 149.32 MHz  ; 149.32 MHz      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 1108.65 MHz ; 402.09 MHz      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+-----------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; -9.420 ; -147.071      ;
; spi_drive_20b:u_spi_drive|idel_flag0                ; -4.054 ; -234.749      ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; -1.504 ; -2.786        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.416 ; 0.000         ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.453 ; 0.000         ;
; spi_drive_20b:u_spi_drive|idel_flag0                ; 1.336 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; FPGA_CS_NEL                                         ; -3.000 ; -3.000        ;
; spi_drive_20b:u_spi_drive|idel_flag0                ; -1.487 ; -95.168       ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.846  ; 0.000         ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 12.217 ; 0.000         ;
; sys_clk                                             ; 20.767 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                  ;
+--------+-----------------------------------+------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                  ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -9.420 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.789     ; 4.573      ;
; -9.416 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.791     ; 4.567      ;
; -9.310 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.785     ; 4.467      ;
; -9.309 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.789     ; 4.462      ;
; -9.306 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.787     ; 4.461      ;
; -9.305 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.791     ; 4.456      ;
; -9.302 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.785     ; 4.459      ;
; -9.301 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.934     ; 4.309      ;
; -9.298 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.787     ; 4.453      ;
; -9.280 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.789     ; 4.433      ;
; -9.276 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.791     ; 4.427      ;
; -9.268 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.935     ; 4.275      ;
; -9.251 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.938     ; 4.255      ;
; -9.251 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.936     ; 4.257      ;
; -9.242 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.788     ; 4.396      ;
; -9.235 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.789     ; 4.388      ;
; -9.233 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.785     ; 4.390      ;
; -9.233 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.785     ; 4.390      ;
; -9.229 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.787     ; 4.384      ;
; -9.229 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.787     ; 4.384      ;
; -9.227 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.789     ; 4.380      ;
; -9.223 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.791     ; 4.374      ;
; -9.210 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.792     ; 4.360      ;
; -9.195 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.930     ; 4.207      ;
; -9.185 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.930     ; 4.197      ;
; -9.184 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.790     ; 4.336      ;
; -9.183 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.790     ; 4.335      ;
; -9.182 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.790     ; 4.334      ;
; -9.181 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.790     ; 4.333      ;
; -9.180 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.792     ; 4.330      ;
; -9.179 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.792     ; 4.329      ;
; -9.178 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.792     ; 4.328      ;
; -9.177 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.792     ; 4.327      ;
; -9.162 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.931     ; 4.173      ;
; -9.157 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.934     ; 4.165      ;
; -9.152 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.931     ; 4.163      ;
; -9.151 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.934     ; 4.159      ;
; -9.145 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.934     ; 4.153      ;
; -9.142 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.932     ; 4.152      ;
; -9.140 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.936     ; 4.146      ;
; -9.135 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.934     ; 4.143      ;
; -9.134 ; fmc_control:fmc_control1|addr[8]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.933     ; 4.143      ;
; -9.133 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.938     ; 4.137      ;
; -9.133 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.932     ; 4.143      ;
; -9.132 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.784     ; 4.290      ;
; -9.131 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.788     ; 4.285      ;
; -9.128 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.930     ; 4.140      ;
; -9.127 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.930     ; 4.139      ;
; -9.125 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.785     ; 4.282      ;
; -9.124 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.784     ; 4.282      ;
; -9.124 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.935     ; 4.131      ;
; -9.124 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.789     ; 4.277      ;
; -9.117 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.785     ; 4.274      ;
; -9.111 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.936     ; 4.117      ;
; -9.107 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.938     ; 4.111      ;
; -9.102 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.788     ; 4.256      ;
; -9.100 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.788     ; 4.254      ;
; -9.100 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.935     ; 4.107      ;
; -9.099 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.792     ; 4.249      ;
; -9.095 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.931     ; 4.106      ;
; -9.095 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.789     ; 4.248      ;
; -9.094 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.931     ; 4.105      ;
; -9.092 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.788     ; 4.246      ;
; -9.085 ; fmc_control:fmc_control1|addr[7]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.791     ; 4.236      ;
; -9.079 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.934     ; 4.087      ;
; -9.078 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.934     ; 4.086      ;
; -9.077 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.934     ; 4.085      ;
; -9.076 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.935     ; 4.083      ;
; -9.075 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.932     ; 4.085      ;
; -9.075 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.935     ; 4.082      ;
; -9.074 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.932     ; 4.084      ;
; -9.074 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.935     ; 4.081      ;
; -9.073 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.935     ; 4.080      ;
; -9.070 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.792     ; 4.220      ;
; -9.058 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.936     ; 4.064      ;
; -9.055 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.784     ; 4.213      ;
; -9.055 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.784     ; 4.213      ;
; -9.051 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.938     ; 4.055      ;
; -9.049 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.788     ; 4.203      ;
; -9.048 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.785     ; 4.205      ;
; -9.048 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.785     ; 4.205      ;
; -9.046 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.935     ; 4.053      ;
; -9.043 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.936     ; 4.049      ;
; -9.042 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.936     ; 4.048      ;
; -9.042 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.789     ; 4.195      ;
; -9.041 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.936     ; 4.047      ;
; -9.040 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[0]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.789     ; 4.193      ;
; -9.040 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.936     ; 4.046      ;
; -9.036 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[8]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.789     ; 4.189      ;
; -9.036 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[0]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.791     ; 4.187      ;
; -9.035 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[2]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.789     ; 4.188      ;
; -9.034 ; fmc_control:fmc_control1|addr[15] ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.790     ; 4.186      ;
; -9.032 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[8]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.791     ; 4.183      ;
; -9.031 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[2]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.791     ; 4.182      ;
; -9.028 ; fmc_control:fmc_control1|addr[8]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.929     ; 4.041      ;
; -9.026 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.939     ; 4.029      ;
; -9.025 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.939     ; 4.028      ;
; -9.024 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.939     ; 4.027      ;
; -9.023 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.788     ; 4.177      ;
; -9.023 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.788     ; 4.177      ;
+--------+-----------------------------------+------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_drive_20b:u_spi_drive|idel_flag0'                                                                                                                                                             ;
+--------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.054 ; spi_drive_20b:u_spi_drive|r_data_a[9]  ; ads8363_read:u_ads8363_read|data_a1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 6.339      ;
; -4.009 ; spi_drive_20b:u_spi_drive|r_data_a[3]  ; ads8363_read:u_ads8363_read|data_a1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 6.294      ;
; -3.983 ; spi_drive_20b:u_spi_drive|r_data_a[8]  ; ads8363_read:u_ads8363_read|data_a1[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 6.268      ;
; -3.867 ; spi_drive_20b:u_spi_drive|r_data_a[5]  ; ads8363_read:u_ads8363_read|data_a0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 6.152      ;
; -3.867 ; spi_drive_20b:u_spi_drive|r_data_a[5]  ; ads8363_read:u_ads8363_read|data_a1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 6.152      ;
; -3.853 ; spi_drive_20b:u_spi_drive|r_data_b[11] ; ads8363_read:u_ads8363_read|data_b1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 6.138      ;
; -3.850 ; spi_drive_20b:u_spi_drive|r_data_a[8]  ; ads8363_read:u_ads8363_read|data_a0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 6.135      ;
; -3.834 ; spi_drive_20b:u_spi_drive|r_data_b[5]  ; ads8363_read:u_ads8363_read|data_b0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 6.119      ;
; -3.818 ; spi_drive_20b:u_spi_drive|r_data_a[9]  ; ads8363_read:u_ads8363_read|data_a0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 6.103      ;
; -3.815 ; spi_drive_20b:u_spi_drive|r_data_a[3]  ; ads8363_read:u_ads8363_read|data_a0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 6.100      ;
; -3.814 ; spi_drive_20b:u_spi_drive|r_data_b[12] ; ads8363_read:u_ads8363_read|data_b0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 6.099      ;
; -3.799 ; spi_drive_20b:u_spi_drive|r_data_a[7]  ; ads8363_read:u_ads8363_read|data_a1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.362      ; 6.083      ;
; -3.786 ; spi_drive_20b:u_spi_drive|r_data_b[15] ; ads8363_read:u_ads8363_read|data_b0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 6.072      ;
; -3.770 ; spi_drive_20b:u_spi_drive|r_data_b[11] ; ads8363_read:u_ads8363_read|data_b0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 6.055      ;
; -3.769 ; spi_drive_20b:u_spi_drive|r_data_b[10] ; ads8363_read:u_ads8363_read|data_b0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.362      ; 6.053      ;
; -3.768 ; spi_drive_20b:u_spi_drive|r_data_a[6]  ; ads8363_read:u_ads8363_read|data_a0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.362      ; 6.052      ;
; -3.766 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.367      ; 6.055      ;
; -3.766 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.367      ; 6.055      ;
; -3.763 ; spi_drive_20b:u_spi_drive|r_data_b[14] ; ads8363_read:u_ads8363_read|data_b0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.367      ; 6.052      ;
; -3.752 ; spi_drive_20b:u_spi_drive|r_data_b[14] ; ads8363_read:u_ads8363_read|data_b1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.367      ; 6.041      ;
; -3.751 ; spi_drive_20b:u_spi_drive|r_data_a[4]  ; ads8363_read:u_ads8363_read|data_a1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 6.036      ;
; -3.749 ; spi_drive_20b:u_spi_drive|r_data_a[12] ; ads8363_read:u_ads8363_read|data_a1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 6.034      ;
; -3.721 ; spi_drive_20b:u_spi_drive|r_data_b[2]  ; ads8363_read:u_ads8363_read|data_b0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 6.007      ;
; -3.714 ; spi_drive_20b:u_spi_drive|r_data_a[1]  ; ads8363_read:u_ads8363_read|data_a0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.999      ;
; -3.708 ; spi_drive_20b:u_spi_drive|r_data_a[10] ; ads8363_read:u_ads8363_read|data_a1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.993      ;
; -3.707 ; spi_drive_20b:u_spi_drive|r_data_a[10] ; ads8363_read:u_ads8363_read|data_a0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.992      ;
; -3.704 ; spi_drive_20b:u_spi_drive|r_data_a[1]  ; ads8363_read:u_ads8363_read|data_a1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.989      ;
; -3.699 ; spi_drive_20b:u_spi_drive|r_data_b[15] ; ads8363_read:u_ads8363_read|data_b1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.984      ;
; -3.695 ; spi_drive_20b:u_spi_drive|r_data_a[14] ; ads8363_read:u_ads8363_read|data_a0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.980      ;
; -3.695 ; spi_drive_20b:u_spi_drive|r_data_a[14] ; ads8363_read:u_ads8363_read|data_a1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.980      ;
; -3.693 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.367      ; 5.982      ;
; -3.693 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.367      ; 5.982      ;
; -3.693 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.367      ; 5.982      ;
; -3.682 ; spi_drive_20b:u_spi_drive|r_data_a[11] ; ads8363_read:u_ads8363_read|data_a1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 5.968      ;
; -3.675 ; spi_drive_20b:u_spi_drive|r_data_a[15] ; ads8363_read:u_ads8363_read|data_a1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.960      ;
; -3.673 ; spi_drive_20b:u_spi_drive|r_data_a[15] ; ads8363_read:u_ads8363_read|data_a0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.958      ;
; -3.666 ; spi_drive_20b:u_spi_drive|r_data_b[16] ; ads8363_read:u_ads8363_read|data_b1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 5.952      ;
; -3.662 ; spi_drive_20b:u_spi_drive|r_data_a[6]  ; ads8363_read:u_ads8363_read|data_a1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.947      ;
; -3.644 ; spi_drive_20b:u_spi_drive|r_data_b[12] ; ads8363_read:u_ads8363_read|data_b1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.367      ; 5.933      ;
; -3.639 ; spi_drive_20b:u_spi_drive|r_data_b[4]  ; ads8363_read:u_ads8363_read|data_b0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.362      ; 5.923      ;
; -3.637 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.362      ; 5.921      ;
; -3.637 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.362      ; 5.921      ;
; -3.637 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.362      ; 5.921      ;
; -3.621 ; spi_drive_20b:u_spi_drive|r_data_b[16] ; ads8363_read:u_ads8363_read|data_b0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.906      ;
; -3.616 ; spi_drive_20b:u_spi_drive|r_data_a[13] ; ads8363_read:u_ads8363_read|data_a1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.901      ;
; -3.610 ; spi_drive_20b:u_spi_drive|r_data_b[9]  ; ads8363_read:u_ads8363_read|data_b0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.895      ;
; -3.607 ; spi_drive_20b:u_spi_drive|r_data_b[4]  ; ads8363_read:u_ads8363_read|data_b1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.892      ;
; -3.605 ; spi_drive_20b:u_spi_drive|r_data_a[7]  ; ads8363_read:u_ads8363_read|data_a0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.362      ; 5.889      ;
; -3.602 ; spi_drive_20b:u_spi_drive|r_data_b[13] ; ads8363_read:u_ads8363_read|data_b1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.887      ;
; -3.591 ; spi_drive_20b:u_spi_drive|r_data_b[13] ; ads8363_read:u_ads8363_read|data_b0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.876      ;
; -3.591 ; spi_drive_20b:u_spi_drive|r_data_a[12] ; ads8363_read:u_ads8363_read|data_a0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.876      ;
; -3.590 ; spi_drive_20b:u_spi_drive|r_data_a[4]  ; ads8363_read:u_ads8363_read|data_a0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.875      ;
; -3.585 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.870      ;
; -3.585 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.870      ;
; -3.585 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.870      ;
; -3.585 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.870      ;
; -3.585 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.870      ;
; -3.585 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.870      ;
; -3.585 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.870      ;
; -3.571 ; spi_drive_20b:u_spi_drive|r_data_b[1]  ; ads8363_read:u_ads8363_read|data_b0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.856      ;
; -3.567 ; spi_drive_20b:u_spi_drive|r_data_b[5]  ; ads8363_read:u_ads8363_read|data_b1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 5.853      ;
; -3.566 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.851      ;
; -3.565 ; spi_drive_20b:u_spi_drive|r_data_b[3]  ; ads8363_read:u_ads8363_read|data_b0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.850      ;
; -3.561 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.361      ; 5.844      ;
; -3.556 ; spi_drive_20b:u_spi_drive|r_data_b[3]  ; ads8363_read:u_ads8363_read|data_b1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 5.842      ;
; -3.548 ; spi_drive_20b:u_spi_drive|r_data_a[2]  ; ads8363_read:u_ads8363_read|data_a1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.833      ;
; -3.547 ; spi_drive_20b:u_spi_drive|r_data_a[2]  ; ads8363_read:u_ads8363_read|data_a0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.832      ;
; -3.546 ; spi_drive_20b:u_spi_drive|r_data_a[16] ; ads8363_read:u_ads8363_read|data_a1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 5.832      ;
; -3.543 ; spi_drive_20b:u_spi_drive|r_data_a[16] ; ads8363_read:u_ads8363_read|data_a0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.828      ;
; -3.534 ; spi_drive_20b:u_spi_drive|r_data_b[7]  ; ads8363_read:u_ads8363_read|data_b0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.819      ;
; -3.525 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.810      ;
; -3.525 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.810      ;
; -3.525 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.810      ;
; -3.525 ; spi_drive_20b:u_spi_drive|r_data_b[10] ; ads8363_read:u_ads8363_read|data_b1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.362      ; 5.809      ;
; -3.525 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.810      ;
; -3.525 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.810      ;
; -3.525 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.810      ;
; -3.523 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.362      ; 5.807      ;
; -3.523 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.362      ; 5.807      ;
; -3.523 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.362      ; 5.807      ;
; -3.501 ; spi_drive_20b:u_spi_drive|r_data_b[2]  ; ads8363_read:u_ads8363_read|data_b1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.786      ;
; -3.495 ; spi_drive_20b:u_spi_drive|r_data_a[11] ; ads8363_read:u_ads8363_read|data_a0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.780      ;
; -3.493 ; spi_drive_20b:u_spi_drive|r_data_b[1]  ; ads8363_read:u_ads8363_read|data_b1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 5.779      ;
; -3.424 ; spi_drive_20b:u_spi_drive|r_data_b[9]  ; ads8363_read:u_ads8363_read|data_b1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 5.710      ;
; -3.394 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 5.680      ;
; -3.394 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 5.680      ;
; -3.394 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 5.680      ;
; -3.394 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 5.680      ;
; -3.394 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 5.680      ;
; -3.377 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 5.663      ;
; -3.377 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.364      ; 5.663      ;
; -3.374 ; spi_drive_20b:u_spi_drive|r_data_b[7]  ; ads8363_read:u_ads8363_read|data_b1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.659      ;
; -3.367 ; spi_drive_20b:u_spi_drive|r_data_a[13] ; ads8363_read:u_ads8363_read|data_a0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.652      ;
; -3.355 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.640      ;
; -3.355 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.640      ;
; -3.355 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.640      ;
; -3.355 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.640      ;
; -3.343 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.362      ; 5.627      ;
; -3.334 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.619      ;
; -3.334 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.363      ; 5.619      ;
+--------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.504 ; spi_drive_20b:u_spi_drive|idel_flag0         ; ads8363_read:u_ads8363_read|spi_start        ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.023     ; 1.694      ;
; -1.408 ; spi_drive_20b:u_spi_drive|idel_flag0         ; ads8363_read:u_ads8363_read|spi_start        ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.023     ; 1.598      ;
; -1.282 ; spi_drive_20b:u_spi_drive|idel_flag0         ; spi_drive_20b:u_spi_drive|idel_flag1         ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.023     ; 1.472      ;
; -1.249 ; spi_drive_20b:u_spi_drive|idel_flag0         ; spi_drive_20b:u_spi_drive|idel_flag1         ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.023     ; 1.439      ;
; 18.302 ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.074     ; 6.624      ;
; 18.302 ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.074     ; 6.624      ;
; 18.470 ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.074     ; 6.456      ;
; 18.470 ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.074     ; 6.456      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.568 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.352      ;
; 18.632 ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.074     ; 6.294      ;
; 18.632 ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.074     ; 6.294      ;
; 18.690 ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]  ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.074     ; 6.236      ;
; 18.690 ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]  ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.074     ; 6.236      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.785 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 6.135      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[24] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[23] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[22] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[21] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[20] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[16] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.846 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 6.075      ;
; 18.925 ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]  ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.074     ; 6.001      ;
; 18.925 ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]  ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.074     ; 6.001      ;
; 18.939 ; spi_drive_20b:u_spi_drive|dely_state_cnt[21] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.075     ; 5.986      ;
; 18.939 ; spi_drive_20b:u_spi_drive|dely_state_cnt[21] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.075     ; 5.986      ;
; 18.940 ; spi_drive_20b:u_spi_drive|dely_state_cnt[17] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.075     ; 5.985      ;
; 18.940 ; spi_drive_20b:u_spi_drive|dely_state_cnt[17] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.075     ; 5.985      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.955 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.080     ; 5.965      ;
; 18.990 ; spi_drive_20b:u_spi_drive|dely_state_cnt[19] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.075     ; 5.935      ;
; 18.990 ; spi_drive_20b:u_spi_drive|dely_state_cnt[19] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.075     ; 5.935      ;
; 19.058 ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]  ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.074     ; 5.868      ;
; 19.058 ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]  ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.074     ; 5.868      ;
; 19.063 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 5.858      ;
; 19.063 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 5.858      ;
; 19.063 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 5.858      ;
; 19.063 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 5.858      ;
; 19.063 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 5.858      ;
; 19.063 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 5.858      ;
; 19.063 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[24] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 5.858      ;
; 19.063 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[23] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 5.858      ;
; 19.063 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[22] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 5.858      ;
; 19.063 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[21] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 5.858      ;
; 19.063 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[20] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 5.858      ;
; 19.063 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 5.858      ;
; 19.063 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 5.858      ;
; 19.063 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.079     ; 5.858      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.416 ; spi_drive_20b:u_spi_drive|idel_flag0           ; spi_drive_20b:u_spi_drive|idel_flag1           ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.392      ;
; 0.448 ; spi_drive_20b:u_spi_drive|idel_flag0           ; spi_drive_20b:u_spi_drive|idel_flag1           ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.424      ;
; 0.453 ; spi_drive_20b:u_spi_drive|spi_clk0             ; spi_drive_20b:u_spi_drive|spi_clk0             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|current_state.RandW  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_drive_20b:u_spi_drive|stdone               ; spi_drive_20b:u_spi_drive|stdone               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ads8363_read:u_ads8363_read|flash_start[1]     ; ads8363_read:u_ads8363_read|flash_start[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ads8363_read:u_ads8363_read|flash_start[0]     ; ads8363_read:u_ads8363_read|flash_start[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ads8363_read:u_ads8363_read|flash_start[2]     ; ads8363_read:u_ads8363_read|flash_start[2]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; spi_drive_20b:u_spi_drive|clk_cnt              ; spi_drive_20b:u_spi_drive|clk_cnt              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.498 ; ads8363_read:u_ads8363_read|flash_start[0]     ; ads8363_read:u_ads8363_read|flash_start[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.791      ;
; 0.501 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[17] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ads8363_read:u_ads8363_read|flash_start[2]     ; ads8363_read:u_ads8363_read|flash_start[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[17] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.512 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[6]  ; spi_drive_20b:u_spi_drive|r_data_b[6]          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[6]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.804      ;
; 0.513 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[8]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.805      ;
; 0.514 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[8]  ; spi_drive_20b:u_spi_drive|r_data_b[8]          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.806      ;
; 0.517 ; ads8363_read:u_ads8363_read|flash_start[2]     ; ads8363_read:u_ads8363_read|spi_start          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.526 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[16] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[13] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[11] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[10] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[7]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[4]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[16] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[2]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[15] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[16] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[6]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[12] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[11] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[1]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.529 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[3]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.540 ; spi_drive_20b:u_spi_drive|idel_flag0           ; ads8363_read:u_ads8363_read|spi_start          ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.516      ;
; 0.642 ; spi_drive_20b:u_spi_drive|idel_flag0           ; ads8363_read:u_ads8363_read|spi_start          ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.618      ;
; 0.684 ; ads8363_read:u_ads8363_read|spi_start          ; spi_drive_20b:u_spi_drive|current_state.RandW  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.977      ;
; 0.714 ; spi_drive_20b:u_spi_drive|dely_cnt             ; spi_drive_20b:u_spi_drive|cmd_buffer[19]       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.007      ;
; 0.723 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[14] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.016      ;
; 0.724 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[12] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; spi_drive_20b:u_spi_drive|spi_cs               ; spi_drive_20b:u_spi_drive|dely_cnt             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[2]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.725 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[13] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.725 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[7]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.726 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[8]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[1]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[5]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.727 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[4]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.019      ;
; 0.728 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[15] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[16] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.020      ;
; 0.728 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[14] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.020      ;
; 0.732 ; spi_drive_20b:u_spi_drive|dely_cnt             ; spi_drive_20b:u_spi_drive|clk_cnt              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.025      ;
; 0.734 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[6]  ; spi_drive_20b:u_spi_drive|r_data_a[6]          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.027      ;
; 0.741 ; spi_drive_20b:u_spi_drive|spi_clk0             ; spi_drive_20b:u_spi_drive|spi_clk              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.746 ; spi_drive_20b:u_spi_drive|bit_cnt[1]           ; spi_drive_20b:u_spi_drive|bit_cnt[1]           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.753 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|spi_clk0             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.756 ; ads8363_read:u_ads8363_read|flash_start[1]     ; ads8363_read:u_ads8363_read|flash_start[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; ads8363_read:u_ads8363_read|flash_start[1]     ; ads8363_read:u_ads8363_read|flash_start[2]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.758 ; ads8363_read:u_ads8363_read|flash_start[0]     ; ads8363_read:u_ads8363_read|flash_start[2]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.051      ;
; 0.760 ; ads8363_read:u_ads8363_read|flash_start[2]     ; ads8363_read:u_ads8363_read|flash_start[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; spi_drive_20b:u_spi_drive|dely_state_cnt[15]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[15]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; spi_drive_20b:u_spi_drive|dely_state_cnt[3]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[3]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; spi_drive_20b:u_spi_drive|dely_state_cnt[19]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[19]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[13]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[11]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; spi_drive_20b:u_spi_drive|dely_state_cnt[1]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[1]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; spi_drive_20b:u_spi_drive|dely_state_cnt[29]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[29]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; spi_drive_20b:u_spi_drive|dely_state_cnt[21]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[21]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; spi_drive_20b:u_spi_drive|dely_state_cnt[17]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[17]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; spi_drive_20b:u_spi_drive|dely_state_cnt[27]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[27]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; spi_drive_20b:u_spi_drive|bit_cnt[2]           ; spi_drive_20b:u_spi_drive|bit_cnt[2]           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; spi_drive_20b:u_spi_drive|dely_state_cnt[31]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[31]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; spi_drive_20b:u_spi_drive|dely_state_cnt[16]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[16]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; spi_drive_20b:u_spi_drive|bit_cnt[0]           ; spi_drive_20b:u_spi_drive|bit_cnt[0]           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; spi_drive_20b:u_spi_drive|dely_state_cnt[25]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[25]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; spi_drive_20b:u_spi_drive|dely_state_cnt[23]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[23]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; spi_drive_20b:u_spi_drive|dely_state_cnt[22]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[22]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; spi_drive_20b:u_spi_drive|dely_state_cnt[18]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[18]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; spi_drive_20b:u_spi_drive|dely_state_cnt[14]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[14]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; spi_drive_20b:u_spi_drive|dely_state_cnt[12]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[12]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; spi_drive_20b:u_spi_drive|dely_state_cnt[4]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[4]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; spi_drive_20b:u_spi_drive|dely_state_cnt[30]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[30]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; spi_drive_20b:u_spi_drive|dely_state_cnt[20]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[20]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[10]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; spi_drive_20b:u_spi_drive|dely_state_cnt[28]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[28]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; spi_drive_20b:u_spi_drive|dely_state_cnt[26]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[26]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; spi_drive_20b:u_spi_drive|dely_state_cnt[24]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[24]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; spi_drive_20b:u_spi_drive|stdone               ; spi_drive_20b:u_spi_drive|current_state.RandW  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|spi_clk              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|idel_flag0           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|spi_mosi             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|spi_cs               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.779 ; spi_drive_20b:u_spi_drive|bit_cnt[3]           ; spi_drive_20b:u_spi_drive|bit_cnt[3]           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.786 ; ads8363_read:u_ads8363_read|flash_start[1]     ; ads8363_read:u_ads8363_read|spi_start          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.786 ; ads8363_read:u_ads8363_read|flash_start[0]     ; ads8363_read:u_ads8363_read|spi_start          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; spi_drive_20b:u_spi_drive|dely_state_cnt[0]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[0]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.079      ;
; 0.791 ; spi_drive_20b:u_spi_drive|bit_cnt[4]           ; spi_drive_20b:u_spi_drive|bit_cnt[4]           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[15] ; fmc_control:fmc_control1|rd_data_reg[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[14] ; fmc_control:fmc_control1|rd_data_reg[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[13] ; fmc_control:fmc_control1|rd_data_reg[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[12] ; fmc_control:fmc_control1|rd_data_reg[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[11] ; fmc_control:fmc_control1|rd_data_reg[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[10] ; fmc_control:fmc_control1|rd_data_reg[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[9]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[8]  ; fmc_control:fmc_control1|rd_data_reg[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[7]  ; fmc_control:fmc_control1|rd_data_reg[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[6]  ; fmc_control:fmc_control1|rd_data_reg[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[5]  ; fmc_control:fmc_control1|rd_data_reg[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[4]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[3]  ; fmc_control:fmc_control1|rd_data_reg[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[2]  ; fmc_control:fmc_control1|rd_data_reg[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[1]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fmc_control:fmc_control1|rd_data_reg[0]  ; fmc_control:fmc_control1|rd_data_reg[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 2.036 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 2.753      ;
; 2.036 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 2.753      ;
; 2.036 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 2.753      ;
; 2.036 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 2.753      ;
; 2.055 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 2.772      ;
; 2.055 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 2.772      ;
; 2.055 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 2.772      ;
; 2.055 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 2.772      ;
; 2.254 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[0]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 2.971      ;
; 2.254 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[2]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 2.971      ;
; 2.254 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[8]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 2.971      ;
; 2.308 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[0]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 3.025      ;
; 2.308 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[2]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 3.025      ;
; 2.308 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[8]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 3.025      ;
; 2.518 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 3.239      ;
; 2.518 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 3.239      ;
; 2.518 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 3.239      ;
; 2.518 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 3.239      ;
; 2.581 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[3]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 3.296      ;
; 2.604 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 3.325      ;
; 2.604 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 3.325      ;
; 2.604 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 3.325      ;
; 2.604 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 3.325      ;
; 2.625 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 3.341      ;
; 2.625 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 3.341      ;
; 2.625 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 3.341      ;
; 2.625 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 3.341      ;
; 2.665 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[3]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 3.380      ;
; 2.706 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 3.422      ;
; 2.706 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 3.422      ;
; 2.706 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 3.422      ;
; 2.706 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 3.422      ;
; 3.381 ; ads8363_read:u_ads8363_read|data_b1[3]   ; fmc_control:fmc_control1|rd_data_reg[3]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.334      ;
; 3.417 ; ads8363_read:u_ads8363_read|data_b0[13]  ; fmc_control:fmc_control1|rd_data_reg[13] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.371      ;
; 3.417 ; ads8363_read:u_ads8363_read|data_b0[9]   ; fmc_control:fmc_control1|rd_data_reg[9]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.371      ;
; 3.479 ; ads8363_read:u_ads8363_read|data_b1[2]   ; fmc_control:fmc_control1|rd_data_reg[2]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.432      ;
; 3.501 ; ads8363_read:u_ads8363_read|data_b1[9]   ; fmc_control:fmc_control1|rd_data_reg[9]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.455      ;
; 3.502 ; ads8363_read:u_ads8363_read|data_b1[13]  ; fmc_control:fmc_control1|rd_data_reg[13] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.456      ;
; 3.604 ; ads8363_read:u_ads8363_read|data_b0[10]  ; fmc_control:fmc_control1|rd_data_reg[10] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.558      ;
; 3.626 ; ads8363_read:u_ads8363_read|data_b0[3]   ; fmc_control:fmc_control1|rd_data_reg[3]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.580      ;
; 3.632 ; ads8363_read:u_ads8363_read|data_b0[0]   ; fmc_control:fmc_control1|rd_data_reg[0]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.586      ;
; 3.651 ; ads8363_read:u_ads8363_read|data_b0[2]   ; fmc_control:fmc_control1|rd_data_reg[2]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.605      ;
; 3.657 ; ads8363_read:u_ads8363_read|data_b0[15]  ; fmc_control:fmc_control1|rd_data_reg[15] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.611      ;
; 3.664 ; ads8363_read:u_ads8363_read|data_b0[4]   ; fmc_control:fmc_control1|rd_data_reg[4]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.618      ;
; 3.665 ; ads8363_read:u_ads8363_read|data_b1[11]  ; fmc_control:fmc_control1|rd_data_reg[11] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.619      ;
; 3.679 ; ads8363_read:u_ads8363_read|data_b1[8]   ; fmc_control:fmc_control1|rd_data_reg[8]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.632      ;
; 3.704 ; ads8363_read:u_ads8363_read|data_a1[7]   ; fmc_control:fmc_control1|rd_data_reg[7]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.658      ;
; 3.716 ; ads8363_read:u_ads8363_read|data_a1[9]   ; fmc_control:fmc_control1|rd_data_reg[9]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.670      ;
; 3.733 ; ads8363_read:u_ads8363_read|data_a1[14]  ; fmc_control:fmc_control1|rd_data_reg[14] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.687      ;
; 3.734 ; ads8363_read:u_ads8363_read|data_a1[5]   ; fmc_control:fmc_control1|rd_data_reg[5]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.687      ;
; 3.744 ; ads8363_read:u_ads8363_read|data_b0[1]   ; fmc_control:fmc_control1|rd_data_reg[1]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.354     ; 1.702      ;
; 3.751 ; ads8363_read:u_ads8363_read|data_a1[13]  ; fmc_control:fmc_control1|rd_data_reg[13] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.705      ;
; 3.754 ; ads8363_read:u_ads8363_read|data_a1[12]  ; fmc_control:fmc_control1|rd_data_reg[12] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.707      ;
; 3.754 ; ads8363_read:u_ads8363_read|data_a0[3]   ; fmc_control:fmc_control1|rd_data_reg[3]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.707      ;
; 3.765 ; ads8363_read:u_ads8363_read|data_a1[10]  ; fmc_control:fmc_control1|rd_data_reg[10] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.718      ;
; 3.768 ; ads8363_read:u_ads8363_read|data_a1[6]   ; fmc_control:fmc_control1|rd_data_reg[6]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.722      ;
; 3.771 ; ads8363_read:u_ads8363_read|data_b0[11]  ; fmc_control:fmc_control1|rd_data_reg[11] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.354     ; 1.729      ;
; 3.777 ; ads8363_read:u_ads8363_read|data_b0[8]   ; fmc_control:fmc_control1|rd_data_reg[8]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.731      ;
; 3.781 ; ads8363_read:u_ads8363_read|data_a0[7]   ; fmc_control:fmc_control1|rd_data_reg[7]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.735      ;
; 3.787 ; ads8363_read:u_ads8363_read|data_b1[12]  ; fmc_control:fmc_control1|rd_data_reg[12] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.740      ;
; 3.789 ; ads8363_read:u_ads8363_read|data_b1[5]   ; fmc_control:fmc_control1|rd_data_reg[5]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.742      ;
; 3.789 ; ads8363_read:u_ads8363_read|data_b1[7]   ; fmc_control:fmc_control1|rd_data_reg[7]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.742      ;
; 3.793 ; ads8363_read:u_ads8363_read|data_b1[6]   ; fmc_control:fmc_control1|rd_data_reg[6]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.746      ;
; 3.809 ; ads8363_read:u_ads8363_read|data_a0[14]  ; fmc_control:fmc_control1|rd_data_reg[14] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.763      ;
; 3.853 ; ads8363_read:u_ads8363_read|data_a1[0]   ; fmc_control:fmc_control1|rd_data_reg[0]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.807      ;
; 3.863 ; ads8363_read:u_ads8363_read|data_b1[4]   ; fmc_control:fmc_control1|rd_data_reg[4]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.816      ;
; 3.878 ; ads8363_read:u_ads8363_read|data_b1[15]  ; fmc_control:fmc_control1|rd_data_reg[15] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.831      ;
; 3.914 ; ads8363_read:u_ads8363_read|data_a0[6]   ; fmc_control:fmc_control1|rd_data_reg[6]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.868      ;
; 3.923 ; ads8363_read:u_ads8363_read|data_a0[5]   ; fmc_control:fmc_control1|rd_data_reg[5]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.877      ;
; 3.933 ; ads8363_read:u_ads8363_read|data_b1[1]   ; fmc_control:fmc_control1|rd_data_reg[1]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.353     ; 1.892      ;
; 3.934 ; ads8363_read:u_ads8363_read|data_b1[0]   ; fmc_control:fmc_control1|rd_data_reg[0]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.887      ;
; 3.943 ; ads8363_read:u_ads8363_read|data_a0[15]  ; fmc_control:fmc_control1|rd_data_reg[15] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.897      ;
; 3.948 ; ads8363_read:u_ads8363_read|data_a0[10]  ; fmc_control:fmc_control1|rd_data_reg[10] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.902      ;
; 3.955 ; ads8363_read:u_ads8363_read|data_a1[1]   ; fmc_control:fmc_control1|rd_data_reg[1]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.909      ;
; 3.957 ; ads8363_read:u_ads8363_read|data_b0[12]  ; fmc_control:fmc_control1|rd_data_reg[12] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.910      ;
; 3.958 ; ads8363_read:u_ads8363_read|data_a0[2]   ; fmc_control:fmc_control1|rd_data_reg[2]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.912      ;
; 3.958 ; ads8363_read:u_ads8363_read|data_a0[0]   ; fmc_control:fmc_control1|rd_data_reg[0]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.912      ;
; 3.960 ; ads8363_read:u_ads8363_read|data_b0[7]   ; fmc_control:fmc_control1|rd_data_reg[7]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.913      ;
; 3.964 ; ads8363_read:u_ads8363_read|data_a1[4]   ; fmc_control:fmc_control1|rd_data_reg[4]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.918      ;
; 3.975 ; ads8363_read:u_ads8363_read|data_a1[2]   ; fmc_control:fmc_control1|rd_data_reg[2]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.929      ;
; 3.977 ; ads8363_read:u_ads8363_read|data_a0[1]   ; fmc_control:fmc_control1|rd_data_reg[1]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.931      ;
; 3.982 ; ads8363_read:u_ads8363_read|data_a1[15]  ; fmc_control:fmc_control1|rd_data_reg[15] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.359     ; 1.935      ;
; 4.011 ; ads8363_read:u_ads8363_read|data_a0[8]   ; fmc_control:fmc_control1|rd_data_reg[8]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.965      ;
; 4.013 ; ads8363_read:u_ads8363_read|data_a1[11]  ; fmc_control:fmc_control1|rd_data_reg[11] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.358     ; 1.967      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_drive_20b:u_spi_drive|idel_flag0'                                                                                                                                                             ;
+-------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                 ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.336 ; spi_drive_20b:u_spi_drive|r_data_b[6]  ; ads8363_read:u_ads8363_read|data_b1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 4.543      ;
; 1.415 ; spi_drive_20b:u_spi_drive|r_data_b[8]  ; ads8363_read:u_ads8363_read|data_b1[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 4.622      ;
; 1.482 ; spi_drive_20b:u_spi_drive|r_data_b[8]  ; ads8363_read:u_ads8363_read|data_b0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 4.689      ;
; 1.545 ; spi_drive_20b:u_spi_drive|r_data_b[6]  ; ads8363_read:u_ads8363_read|data_b0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 4.752      ;
; 1.872 ; spi_drive_20b:u_spi_drive|r_data_a[13] ; ads8363_read:u_ads8363_read|data_a0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.080      ;
; 1.903 ; spi_drive_20b:u_spi_drive|r_data_b[10] ; ads8363_read:u_ads8363_read|data_b1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.111      ;
; 1.920 ; spi_drive_20b:u_spi_drive|r_data_b[3]  ; ads8363_read:u_ads8363_read|data_b1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.927      ; 5.129      ;
; 1.980 ; spi_drive_20b:u_spi_drive|r_data_b[3]  ; ads8363_read:u_ads8363_read|data_b0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.188      ;
; 1.983 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.929      ; 5.194      ;
; 1.983 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.929      ; 5.194      ;
; 1.983 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.929      ; 5.194      ;
; 1.983 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.929      ; 5.194      ;
; 1.985 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.924      ; 5.191      ;
; 1.985 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.924      ; 5.191      ;
; 1.985 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.924      ; 5.191      ;
; 1.991 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.929      ; 5.202      ;
; 1.991 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.929      ; 5.202      ;
; 1.991 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.929      ; 5.202      ;
; 1.991 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.929      ; 5.202      ;
; 2.004 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.212      ;
; 2.004 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.212      ;
; 2.004 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.212      ;
; 2.004 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.212      ;
; 2.004 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.212      ;
; 2.004 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.212      ;
; 2.004 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.212      ;
; 2.016 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.224      ;
; 2.016 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.224      ;
; 2.016 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.224      ;
; 2.016 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.224      ;
; 2.016 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.224      ;
; 2.016 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.224      ;
; 2.016 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.224      ;
; 2.016 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.224      ;
; 2.021 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.924      ; 5.227      ;
; 2.025 ; spi_drive_20b:u_spi_drive|r_data_a[12] ; ads8363_read:u_ads8363_read|data_a0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.232      ;
; 2.029 ; spi_drive_20b:u_spi_drive|r_data_b[1]  ; ads8363_read:u_ads8363_read|data_b0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.237      ;
; 2.043 ; spi_drive_20b:u_spi_drive|r_data_a[2]  ; ads8363_read:u_ads8363_read|data_a0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.250      ;
; 2.044 ; spi_drive_20b:u_spi_drive|r_data_a[16] ; ads8363_read:u_ads8363_read|data_a0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.252      ;
; 2.044 ; spi_drive_20b:u_spi_drive|r_data_a[2]  ; ads8363_read:u_ads8363_read|data_a1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.251      ;
; 2.048 ; spi_drive_20b:u_spi_drive|r_data_a[16] ; ads8363_read:u_ads8363_read|data_a1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.256      ;
; 2.055 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.263      ;
; 2.055 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.263      ;
; 2.065 ; spi_drive_20b:u_spi_drive|r_data_a[11] ; ads8363_read:u_ads8363_read|data_a0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.273      ;
; 2.065 ; spi_drive_20b:u_spi_drive|r_data_b[2]  ; ads8363_read:u_ads8363_read|data_b1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.273      ;
; 2.066 ; spi_drive_20b:u_spi_drive|r_data_b[7]  ; ads8363_read:u_ads8363_read|data_b1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.274      ;
; 2.070 ; spi_drive_20b:u_spi_drive|r_data_b[1]  ; ads8363_read:u_ads8363_read|data_b1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.927      ; 5.279      ;
; 2.073 ; spi_drive_20b:u_spi_drive|r_data_a[13] ; ads8363_read:u_ads8363_read|data_a1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.281      ;
; 2.081 ; spi_drive_20b:u_spi_drive|r_data_b[4]  ; ads8363_read:u_ads8363_read|data_b0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.289      ;
; 2.090 ; spi_drive_20b:u_spi_drive|r_data_a[6]  ; ads8363_read:u_ads8363_read|data_a1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.927      ; 5.299      ;
; 2.092 ; spi_drive_20b:u_spi_drive|r_data_b[10] ; ads8363_read:u_ads8363_read|data_b0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.300      ;
; 2.117 ; spi_drive_20b:u_spi_drive|r_data_b[16] ; ads8363_read:u_ads8363_read|data_b0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.324      ;
; 2.118 ; spi_drive_20b:u_spi_drive|r_data_a[4]  ; ads8363_read:u_ads8363_read|data_a0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.326      ;
; 2.119 ; spi_drive_20b:u_spi_drive|r_data_b[9]  ; ads8363_read:u_ads8363_read|data_b1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.927      ; 5.328      ;
; 2.128 ; spi_drive_20b:u_spi_drive|r_data_b[4]  ; ads8363_read:u_ads8363_read|data_b1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.336      ;
; 2.134 ; spi_drive_20b:u_spi_drive|r_data_b[16] ; ads8363_read:u_ads8363_read|data_b1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.342      ;
; 2.138 ; spi_drive_20b:u_spi_drive|r_data_a[14] ; ads8363_read:u_ads8363_read|data_a1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.345      ;
; 2.138 ; spi_drive_20b:u_spi_drive|r_data_b[13] ; ads8363_read:u_ads8363_read|data_b1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.346      ;
; 2.139 ; spi_drive_20b:u_spi_drive|r_data_a[14] ; ads8363_read:u_ads8363_read|data_a0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.346      ;
; 2.139 ; spi_drive_20b:u_spi_drive|r_data_b[13] ; ads8363_read:u_ads8363_read|data_b0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.347      ;
; 2.141 ; spi_drive_20b:u_spi_drive|r_data_a[11] ; ads8363_read:u_ads8363_read|data_a1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.349      ;
; 2.141 ; spi_drive_20b:u_spi_drive|r_data_b[5]  ; ads8363_read:u_ads8363_read|data_b1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.349      ;
; 2.152 ; spi_drive_20b:u_spi_drive|r_data_a[4]  ; ads8363_read:u_ads8363_read|data_a1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.360      ;
; 2.156 ; spi_drive_20b:u_spi_drive|r_data_b[12] ; ads8363_read:u_ads8363_read|data_b1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.931      ; 5.369      ;
; 2.164 ; spi_drive_20b:u_spi_drive|r_data_b[14] ; ads8363_read:u_ads8363_read|data_b1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.931      ; 5.377      ;
; 2.164 ; spi_drive_20b:u_spi_drive|r_data_a[3]  ; ads8363_read:u_ads8363_read|data_a0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.372      ;
; 2.175 ; spi_drive_20b:u_spi_drive|r_data_b[15] ; ads8363_read:u_ads8363_read|data_b1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.383      ;
; 2.180 ; spi_drive_20b:u_spi_drive|r_data_a[6]  ; ads8363_read:u_ads8363_read|data_a0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.388      ;
; 2.198 ; spi_drive_20b:u_spi_drive|r_data_b[2]  ; ads8363_read:u_ads8363_read|data_b0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.927      ; 5.407      ;
; 2.199 ; spi_drive_20b:u_spi_drive|r_data_a[12] ; ads8363_read:u_ads8363_read|data_a1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.406      ;
; 2.201 ; spi_drive_20b:u_spi_drive|r_data_b[14] ; ads8363_read:u_ads8363_read|data_b0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.931      ; 5.414      ;
; 2.202 ; spi_drive_20b:u_spi_drive|r_data_a[1]  ; ads8363_read:u_ads8363_read|data_a0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.927      ; 5.411      ;
; 2.208 ; spi_drive_20b:u_spi_drive|r_data_a[7]  ; ads8363_read:u_ads8363_read|data_a0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.416      ;
; 2.211 ; spi_drive_20b:u_spi_drive|r_data_a[7]  ; ads8363_read:u_ads8363_read|data_a1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.418      ;
; 2.213 ; spi_drive_20b:u_spi_drive|r_data_b[15] ; ads8363_read:u_ads8363_read|data_b0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.927      ; 5.422      ;
; 2.213 ; spi_drive_20b:u_spi_drive|r_data_b[11] ; ads8363_read:u_ads8363_read|data_b0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.420      ;
; 2.222 ; spi_drive_20b:u_spi_drive|r_data_a[15] ; ads8363_read:u_ads8363_read|data_a0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.430      ;
; 2.225 ; spi_drive_20b:u_spi_drive|r_data_a[15] ; ads8363_read:u_ads8363_read|data_a1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.433      ;
; 2.225 ; spi_drive_20b:u_spi_drive|r_data_a[1]  ; ads8363_read:u_ads8363_read|data_a1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.927      ; 5.434      ;
; 2.226 ; spi_drive_20b:u_spi_drive|r_data_a[9]  ; ads8363_read:u_ads8363_read|data_a0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.434      ;
; 2.238 ; spi_drive_20b:u_spi_drive|r_data_b[5]  ; ads8363_read:u_ads8363_read|data_b0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.445      ;
; 2.239 ; spi_drive_20b:u_spi_drive|r_data_a[5]  ; ads8363_read:u_ads8363_read|data_a0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.447      ;
; 2.240 ; spi_drive_20b:u_spi_drive|r_data_a[5]  ; ads8363_read:u_ads8363_read|data_a1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.448      ;
; 2.244 ; spi_drive_20b:u_spi_drive|r_data_a[8]  ; ads8363_read:u_ads8363_read|data_a0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.927      ; 5.453      ;
; 2.246 ; spi_drive_20b:u_spi_drive|r_data_b[12] ; ads8363_read:u_ads8363_read|data_b0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.454      ;
; 2.247 ; spi_drive_20b:u_spi_drive|r_data_a[10] ; ads8363_read:u_ads8363_read|data_a0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.454      ;
; 2.248 ; spi_drive_20b:u_spi_drive|r_data_a[10] ; ads8363_read:u_ads8363_read|data_a1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.455      ;
; 2.250 ; spi_drive_20b:u_spi_drive|r_data_b[9]  ; ads8363_read:u_ads8363_read|data_b0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.458      ;
; 2.256 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.464      ;
; 2.256 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.464      ;
; 2.256 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.464      ;
; 2.256 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.464      ;
; 2.276 ; spi_drive_20b:u_spi_drive|r_data_b[11] ; ads8363_read:u_ads8363_read|data_b1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.483      ;
; 2.276 ; spi_drive_20b:u_spi_drive|r_data_b[7]  ; ads8363_read:u_ads8363_read|data_b0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.926      ; 5.484      ;
; 2.278 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.485      ;
; 2.278 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.485      ;
; 2.278 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.925      ; 5.485      ;
; 2.301 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.927      ; 5.510      ;
; 2.301 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.927      ; 5.510      ;
; 2.301 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.927      ; 5.510      ;
+-------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 47.075 ns




+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                    ;
+-------------+-----------------+-----------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                          ; Note                                           ;
+-------------+-----------------+-----------------------------------------------------+------------------------------------------------+
; 157.78 MHz  ; 157.78 MHz      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 1226.99 MHz ; 402.09 MHz      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+-----------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; -8.745 ; -136.462      ;
; spi_drive_20b:u_spi_drive|idel_flag0                ; -4.137 ; -241.342      ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; -1.277 ; -2.368        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.249 ; 0.000         ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.402 ; 0.000         ;
; spi_drive_20b:u_spi_drive|idel_flag0                ; 1.253 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; FPGA_CS_NEL                                         ; -3.000 ; -3.000        ;
; spi_drive_20b:u_spi_drive|idel_flag0                ; -1.487 ; -95.168       ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.846  ; 0.000         ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 12.217 ; 0.000         ;
; sys_clk                                             ; 20.776 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                   ;
+--------+-----------------------------------+------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                  ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -8.745 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 4.318      ;
; -8.738 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 4.309      ;
; -8.650 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 4.223      ;
; -8.643 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 4.214      ;
; -8.641 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.369     ; 4.215      ;
; -8.634 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 4.206      ;
; -8.633 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.369     ; 4.207      ;
; -8.626 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 4.198      ;
; -8.613 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 4.186      ;
; -8.606 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 4.177      ;
; -8.576 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.510     ; 4.009      ;
; -8.574 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 4.147      ;
; -8.570 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 4.142      ;
; -8.567 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.373     ; 4.137      ;
; -8.567 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 4.138      ;
; -8.565 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.369     ; 4.139      ;
; -8.565 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.369     ; 4.139      ;
; -8.564 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 4.136      ;
; -8.560 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.512     ; 3.991      ;
; -8.558 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 4.130      ;
; -8.558 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 4.130      ;
; -8.557 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.515     ; 3.985      ;
; -8.530 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.511     ; 3.962      ;
; -8.523 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 4.095      ;
; -8.522 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 4.094      ;
; -8.521 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 4.093      ;
; -8.520 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 4.092      ;
; -8.516 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.373     ; 4.086      ;
; -8.515 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.373     ; 4.085      ;
; -8.514 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.373     ; 4.084      ;
; -8.513 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.373     ; 4.083      ;
; -8.481 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.510     ; 3.914      ;
; -8.475 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 4.047      ;
; -8.472 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.373     ; 4.042      ;
; -8.472 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.509     ; 3.906      ;
; -8.469 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 4.041      ;
; -8.466 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 4.039      ;
; -8.465 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.512     ; 3.896      ;
; -8.464 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.509     ; 3.898      ;
; -8.463 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 4.034      ;
; -8.462 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.515     ; 3.890      ;
; -8.460 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 4.033      ;
; -8.458 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 4.031      ;
; -8.456 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.511     ; 3.888      ;
; -8.455 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 4.026      ;
; -8.453 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.514     ; 3.882      ;
; -8.452 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 4.025      ;
; -8.448 ; fmc_control:fmc_control1|addr[7]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 4.020      ;
; -8.448 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.511     ; 3.880      ;
; -8.445 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.514     ; 3.874      ;
; -8.444 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.510     ; 3.877      ;
; -8.438 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 4.010      ;
; -8.435 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.511     ; 3.867      ;
; -8.435 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.373     ; 4.005      ;
; -8.434 ; fmc_control:fmc_control1|addr[8]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.509     ; 3.868      ;
; -8.432 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 4.004      ;
; -8.428 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.512     ; 3.859      ;
; -8.426 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.510     ; 3.859      ;
; -8.425 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.515     ; 3.853      ;
; -8.418 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.510     ; 3.851      ;
; -8.405 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.510     ; 3.838      ;
; -8.399 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 3.971      ;
; -8.398 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.511     ; 3.830      ;
; -8.396 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.373     ; 3.966      ;
; -8.396 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.509     ; 3.830      ;
; -8.396 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.509     ; 3.830      ;
; -8.395 ; fmc_control:fmc_control1|addr[15] ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 3.966      ;
; -8.393 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 3.965      ;
; -8.390 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 3.963      ;
; -8.390 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 3.963      ;
; -8.389 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.512     ; 3.820      ;
; -8.387 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 3.958      ;
; -8.387 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 3.958      ;
; -8.386 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.515     ; 3.814      ;
; -8.384 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 3.957      ;
; -8.384 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 3.957      ;
; -8.380 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.511     ; 3.812      ;
; -8.380 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.511     ; 3.812      ;
; -8.379 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[0]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 3.952      ;
; -8.377 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.514     ; 3.806      ;
; -8.377 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.514     ; 3.806      ;
; -8.375 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[8]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 3.948      ;
; -8.374 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[2]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 3.947      ;
; -8.372 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[0]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 3.943      ;
; -8.368 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[8]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 3.939      ;
; -8.367 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[2]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 3.938      ;
; -8.359 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.511     ; 3.791      ;
; -8.354 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.511     ; 3.786      ;
; -8.353 ; fmc_control:fmc_control1|addr[7]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.371     ; 3.925      ;
; -8.353 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.511     ; 3.785      ;
; -8.352 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.511     ; 3.784      ;
; -8.351 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.511     ; 3.783      ;
; -8.350 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.510     ; 3.783      ;
; -8.350 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.510     ; 3.783      ;
; -8.348 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 3.919      ;
; -8.347 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 3.918      ;
; -8.346 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 3.917      ;
; -8.345 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.374     ; 3.914      ;
; -8.345 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.372     ; 3.916      ;
; -8.344 ; fmc_control:fmc_control1|addr[7]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 3.917      ;
+--------+-----------------------------------+------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_drive_20b:u_spi_drive|idel_flag0'                                                                                                                                                              ;
+--------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.137 ; spi_drive_20b:u_spi_drive|r_data_a[9]  ; ads8363_read:u_ads8363_read|data_a1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 6.090      ;
; -4.074 ; spi_drive_20b:u_spi_drive|r_data_a[3]  ; ads8363_read:u_ads8363_read|data_a1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 6.027      ;
; -4.033 ; spi_drive_20b:u_spi_drive|r_data_a[8]  ; ads8363_read:u_ads8363_read|data_a1[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.986      ;
; -3.976 ; spi_drive_20b:u_spi_drive|r_data_a[5]  ; ads8363_read:u_ads8363_read|data_a1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.929      ;
; -3.975 ; spi_drive_20b:u_spi_drive|r_data_a[5]  ; ads8363_read:u_ads8363_read|data_a0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.928      ;
; -3.964 ; spi_drive_20b:u_spi_drive|r_data_b[15] ; ads8363_read:u_ads8363_read|data_b0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.918      ;
; -3.957 ; spi_drive_20b:u_spi_drive|r_data_b[11] ; ads8363_read:u_ads8363_read|data_b1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.910      ;
; -3.942 ; spi_drive_20b:u_spi_drive|r_data_b[5]  ; ads8363_read:u_ads8363_read|data_b0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.029      ; 5.894      ;
; -3.924 ; spi_drive_20b:u_spi_drive|r_data_b[12] ; ads8363_read:u_ads8363_read|data_b0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.877      ;
; -3.915 ; spi_drive_20b:u_spi_drive|r_data_a[8]  ; ads8363_read:u_ads8363_read|data_a0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.869      ;
; -3.913 ; spi_drive_20b:u_spi_drive|r_data_a[9]  ; ads8363_read:u_ads8363_read|data_a0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.866      ;
; -3.895 ; spi_drive_20b:u_spi_drive|r_data_a[7]  ; ads8363_read:u_ads8363_read|data_a1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.029      ; 5.847      ;
; -3.890 ; spi_drive_20b:u_spi_drive|r_data_b[10] ; ads8363_read:u_ads8363_read|data_b0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.029      ; 5.842      ;
; -3.886 ; spi_drive_20b:u_spi_drive|r_data_a[3]  ; ads8363_read:u_ads8363_read|data_a0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.839      ;
; -3.871 ; spi_drive_20b:u_spi_drive|r_data_b[14] ; ads8363_read:u_ads8363_read|data_b0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.032      ; 5.826      ;
; -3.867 ; spi_drive_20b:u_spi_drive|r_data_b[11] ; ads8363_read:u_ads8363_read|data_b0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.820      ;
; -3.865 ; spi_drive_20b:u_spi_drive|r_data_b[14] ; ads8363_read:u_ads8363_read|data_b1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.032      ; 5.820      ;
; -3.865 ; spi_drive_20b:u_spi_drive|r_data_a[4]  ; ads8363_read:u_ads8363_read|data_a1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.818      ;
; -3.863 ; spi_drive_20b:u_spi_drive|r_data_a[6]  ; ads8363_read:u_ads8363_read|data_a0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.816      ;
; -3.862 ; spi_drive_20b:u_spi_drive|r_data_b[15] ; ads8363_read:u_ads8363_read|data_b1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.815      ;
; -3.847 ; spi_drive_20b:u_spi_drive|r_data_b[2]  ; ads8363_read:u_ads8363_read|data_b0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.801      ;
; -3.839 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.032      ; 5.794      ;
; -3.839 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.032      ; 5.794      ;
; -3.821 ; spi_drive_20b:u_spi_drive|r_data_a[1]  ; ads8363_read:u_ads8363_read|data_a0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.775      ;
; -3.807 ; spi_drive_20b:u_spi_drive|r_data_a[10] ; ads8363_read:u_ads8363_read|data_a1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.760      ;
; -3.806 ; spi_drive_20b:u_spi_drive|r_data_a[10] ; ads8363_read:u_ads8363_read|data_a0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.759      ;
; -3.804 ; spi_drive_20b:u_spi_drive|r_data_a[14] ; ads8363_read:u_ads8363_read|data_a0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.757      ;
; -3.804 ; spi_drive_20b:u_spi_drive|r_data_a[14] ; ads8363_read:u_ads8363_read|data_a1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.757      ;
; -3.802 ; spi_drive_20b:u_spi_drive|r_data_a[12] ; ads8363_read:u_ads8363_read|data_a1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.755      ;
; -3.799 ; spi_drive_20b:u_spi_drive|r_data_a[1]  ; ads8363_read:u_ads8363_read|data_a1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.753      ;
; -3.772 ; spi_drive_20b:u_spi_drive|r_data_b[4]  ; ads8363_read:u_ads8363_read|data_b0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.029      ; 5.724      ;
; -3.770 ; spi_drive_20b:u_spi_drive|r_data_a[15] ; ads8363_read:u_ads8363_read|data_a1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.723      ;
; -3.770 ; spi_drive_20b:u_spi_drive|r_data_a[11] ; ads8363_read:u_ads8363_read|data_a1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.723      ;
; -3.768 ; spi_drive_20b:u_spi_drive|r_data_a[15] ; ads8363_read:u_ads8363_read|data_a0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.721      ;
; -3.768 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.032      ; 5.723      ;
; -3.768 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.032      ; 5.723      ;
; -3.768 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.032      ; 5.723      ;
; -3.767 ; spi_drive_20b:u_spi_drive|r_data_a[6]  ; ads8363_read:u_ads8363_read|data_a1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.721      ;
; -3.765 ; spi_drive_20b:u_spi_drive|r_data_b[16] ; ads8363_read:u_ads8363_read|data_b1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.718      ;
; -3.760 ; spi_drive_20b:u_spi_drive|r_data_a[13] ; ads8363_read:u_ads8363_read|data_a1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.713      ;
; -3.752 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.029      ; 5.704      ;
; -3.752 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.029      ; 5.704      ;
; -3.752 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.029      ; 5.704      ;
; -3.743 ; spi_drive_20b:u_spi_drive|r_data_b[12] ; ads8363_read:u_ads8363_read|data_b1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.032      ; 5.698      ;
; -3.741 ; spi_drive_20b:u_spi_drive|r_data_b[16] ; ads8363_read:u_ads8363_read|data_b0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.029      ; 5.693      ;
; -3.735 ; spi_drive_20b:u_spi_drive|r_data_b[13] ; ads8363_read:u_ads8363_read|data_b1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.688      ;
; -3.723 ; spi_drive_20b:u_spi_drive|r_data_b[9]  ; ads8363_read:u_ads8363_read|data_b0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.676      ;
; -3.720 ; spi_drive_20b:u_spi_drive|r_data_a[7]  ; ads8363_read:u_ads8363_read|data_a0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.673      ;
; -3.720 ; spi_drive_20b:u_spi_drive|r_data_b[4]  ; ads8363_read:u_ads8363_read|data_b1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.673      ;
; -3.712 ; spi_drive_20b:u_spi_drive|r_data_a[4]  ; ads8363_read:u_ads8363_read|data_a0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.665      ;
; -3.707 ; spi_drive_20b:u_spi_drive|r_data_b[13] ; ads8363_read:u_ads8363_read|data_b0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.660      ;
; -3.694 ; spi_drive_20b:u_spi_drive|r_data_b[5]  ; ads8363_read:u_ads8363_read|data_b1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.647      ;
; -3.689 ; spi_drive_20b:u_spi_drive|r_data_b[3]  ; ads8363_read:u_ads8363_read|data_b0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.642      ;
; -3.688 ; spi_drive_20b:u_spi_drive|r_data_b[1]  ; ads8363_read:u_ads8363_read|data_b0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.641      ;
; -3.676 ; spi_drive_20b:u_spi_drive|r_data_b[3]  ; ads8363_read:u_ads8363_read|data_b1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.630      ;
; -3.661 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.614      ;
; -3.661 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.614      ;
; -3.661 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.614      ;
; -3.661 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.614      ;
; -3.661 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.614      ;
; -3.661 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.614      ;
; -3.661 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.614      ;
; -3.657 ; spi_drive_20b:u_spi_drive|r_data_a[12] ; ads8363_read:u_ads8363_read|data_a0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.610      ;
; -3.653 ; spi_drive_20b:u_spi_drive|r_data_a[16] ; ads8363_read:u_ads8363_read|data_a1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.606      ;
; -3.649 ; spi_drive_20b:u_spi_drive|r_data_a[16] ; ads8363_read:u_ads8363_read|data_a0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.602      ;
; -3.648 ; spi_drive_20b:u_spi_drive|r_data_b[10] ; ads8363_read:u_ads8363_read|data_b1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.029      ; 5.600      ;
; -3.647 ; spi_drive_20b:u_spi_drive|r_data_a[2]  ; ads8363_read:u_ads8363_read|data_a1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.600      ;
; -3.646 ; spi_drive_20b:u_spi_drive|r_data_a[2]  ; ads8363_read:u_ads8363_read|data_a0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.599      ;
; -3.637 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.590      ;
; -3.635 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.028      ; 5.586      ;
; -3.628 ; spi_drive_20b:u_spi_drive|r_data_b[7]  ; ads8363_read:u_ads8363_read|data_b0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.581      ;
; -3.617 ; spi_drive_20b:u_spi_drive|r_data_b[2]  ; ads8363_read:u_ads8363_read|data_b1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.570      ;
; -3.605 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.029      ; 5.557      ;
; -3.605 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.029      ; 5.557      ;
; -3.605 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.029      ; 5.557      ;
; -3.602 ; spi_drive_20b:u_spi_drive|r_data_a[11] ; ads8363_read:u_ads8363_read|data_a0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.555      ;
; -3.598 ; spi_drive_20b:u_spi_drive|r_data_b[1]  ; ads8363_read:u_ads8363_read|data_b1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.552      ;
; -3.597 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.550      ;
; -3.597 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.550      ;
; -3.597 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.550      ;
; -3.597 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.550      ;
; -3.597 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.550      ;
; -3.597 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.550      ;
; -3.523 ; spi_drive_20b:u_spi_drive|r_data_b[9]  ; ads8363_read:u_ads8363_read|data_b1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.477      ;
; -3.505 ; spi_drive_20b:u_spi_drive|r_data_a[13] ; ads8363_read:u_ads8363_read|data_a0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.458      ;
; -3.491 ; spi_drive_20b:u_spi_drive|r_data_b[7]  ; ads8363_read:u_ads8363_read|data_b1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.444      ;
; -3.489 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.442      ;
; -3.489 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.030      ; 5.442      ;
; -3.475 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.028      ; 5.426      ;
; -3.468 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.422      ;
; -3.468 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.422      ;
; -3.468 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.422      ;
; -3.468 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.422      ;
; -3.468 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.422      ;
; -3.465 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.419      ;
; -3.465 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.419      ;
; -3.465 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.419      ;
; -3.465 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.031      ; 5.419      ;
; -3.460 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.028      ; 5.411      ;
; -3.460 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 2.028      ; 5.411      ;
+--------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.277 ; spi_drive_20b:u_spi_drive|idel_flag0         ; ads8363_read:u_ads8363_read|spi_start        ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.108      ; 1.578      ;
; -1.152 ; spi_drive_20b:u_spi_drive|idel_flag0         ; ads8363_read:u_ads8363_read|spi_start        ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.108      ; 1.453      ;
; -1.091 ; spi_drive_20b:u_spi_drive|idel_flag0         ; spi_drive_20b:u_spi_drive|idel_flag1         ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.108      ; 1.392      ;
; -1.008 ; spi_drive_20b:u_spi_drive|idel_flag0         ; spi_drive_20b:u_spi_drive|idel_flag1         ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.108      ; 1.309      ;
; 18.661 ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.069     ; 6.271      ;
; 18.661 ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.069     ; 6.271      ;
; 18.802 ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.069     ; 6.130      ;
; 18.802 ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.069     ; 6.130      ;
; 18.965 ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.069     ; 5.967      ;
; 18.965 ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.069     ; 5.967      ;
; 19.010 ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]  ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.069     ; 5.922      ;
; 19.010 ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]  ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.069     ; 5.922      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.050 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.879      ;
; 19.239 ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]  ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.069     ; 5.693      ;
; 19.239 ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]  ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.069     ; 5.693      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.241 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.688      ;
; 19.270 ; spi_drive_20b:u_spi_drive|dely_state_cnt[21] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.070     ; 5.661      ;
; 19.270 ; spi_drive_20b:u_spi_drive|dely_state_cnt[17] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.070     ; 5.661      ;
; 19.270 ; spi_drive_20b:u_spi_drive|dely_state_cnt[21] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.070     ; 5.661      ;
; 19.270 ; spi_drive_20b:u_spi_drive|dely_state_cnt[17] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.070     ; 5.661      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[24] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[23] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[22] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[21] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[20] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[16] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.323 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.071     ; 5.607      ;
; 19.329 ; spi_drive_20b:u_spi_drive|dely_state_cnt[19] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.070     ; 5.602      ;
; 19.329 ; spi_drive_20b:u_spi_drive|dely_state_cnt[19] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.070     ; 5.602      ;
; 19.352 ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]  ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.069     ; 5.580      ;
; 19.352 ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]  ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.069     ; 5.580      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.386 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.543      ;
; 19.391 ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; spi_drive_20b:u_spi_drive|stdone             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.069     ; 5.541      ;
; 19.406 ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; spi_drive_20b:u_spi_drive|spi_clk0           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.069     ; 5.526      ;
; 19.468 ; spi_drive_20b:u_spi_drive|dely_state_cnt[16] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.070     ; 5.463      ;
; 19.468 ; spi_drive_20b:u_spi_drive|dely_state_cnt[16] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.070     ; 5.463      ;
; 19.499 ; spi_drive_20b:u_spi_drive|dely_state_cnt[23] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.070     ; 5.432      ;
; 19.499 ; spi_drive_20b:u_spi_drive|dely_state_cnt[23] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.070     ; 5.432      ;
; 19.506 ; spi_drive_20b:u_spi_drive|dely_state_cnt[25] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.070     ; 5.425      ;
; 19.506 ; spi_drive_20b:u_spi_drive|dely_state_cnt[25] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.070     ; 5.425      ;
; 19.510 ; spi_drive_20b:u_spi_drive|dely_state_cnt[18] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.070     ; 5.421      ;
; 19.510 ; spi_drive_20b:u_spi_drive|dely_state_cnt[18] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.070     ; 5.421      ;
; 19.513 ; spi_drive_20b:u_spi_drive|dely_state_cnt[12] ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.416      ;
; 19.513 ; spi_drive_20b:u_spi_drive|dely_state_cnt[12] ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.416      ;
; 19.513 ; spi_drive_20b:u_spi_drive|dely_state_cnt[12] ; spi_drive_20b:u_spi_drive|dely_state_cnt[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.416      ;
; 19.513 ; spi_drive_20b:u_spi_drive|dely_state_cnt[12] ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.072     ; 5.416      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.249 ; spi_drive_20b:u_spi_drive|idel_flag0           ; spi_drive_20b:u_spi_drive|idel_flag1           ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.266      ;
; 0.329 ; spi_drive_20b:u_spi_drive|idel_flag0           ; spi_drive_20b:u_spi_drive|idel_flag1           ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.346      ;
; 0.360 ; spi_drive_20b:u_spi_drive|idel_flag0           ; ads8363_read:u_ads8363_read|spi_start          ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.377      ;
; 0.402 ; spi_drive_20b:u_spi_drive|spi_clk0             ; spi_drive_20b:u_spi_drive|spi_clk0             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|current_state.RandW  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_drive_20b:u_spi_drive|stdone               ; spi_drive_20b:u_spi_drive|stdone               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ads8363_read:u_ads8363_read|flash_start[1]     ; ads8363_read:u_ads8363_read|flash_start[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ads8363_read:u_ads8363_read|flash_start[0]     ; ads8363_read:u_ads8363_read|flash_start[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ads8363_read:u_ads8363_read|flash_start[2]     ; ads8363_read:u_ads8363_read|flash_start[2]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; spi_drive_20b:u_spi_drive|clk_cnt              ; spi_drive_20b:u_spi_drive|clk_cnt              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.464 ; ads8363_read:u_ads8363_read|flash_start[0]     ; ads8363_read:u_ads8363_read|flash_start[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.731      ;
; 0.466 ; ads8363_read:u_ads8363_read|flash_start[2]     ; ads8363_read:u_ads8363_read|flash_start[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.733      ;
; 0.471 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[17] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[17] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.479 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[6]  ; spi_drive_20b:u_spi_drive|r_data_b[6]          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[6]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[8]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[8]  ; spi_drive_20b:u_spi_drive|r_data_b[8]          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.486 ; ads8363_read:u_ads8363_read|flash_start[2]     ; ads8363_read:u_ads8363_read|spi_start          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.753      ;
; 0.489 ; spi_drive_20b:u_spi_drive|idel_flag0           ; ads8363_read:u_ads8363_read|spi_start          ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.506      ;
; 0.491 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[7]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[4]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[2]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[16] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[13] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[6]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[16] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[11] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[1]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[11] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[10] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[3]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[12] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[15] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[16] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.610 ; ads8363_read:u_ads8363_read|spi_start          ; spi_drive_20b:u_spi_drive|current_state.RandW  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.877      ;
; 0.649 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[6]  ; spi_drive_20b:u_spi_drive|r_data_a[6]          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.917      ;
; 0.652 ; spi_drive_20b:u_spi_drive|dely_cnt             ; spi_drive_20b:u_spi_drive|clk_cnt              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.919      ;
; 0.667 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[14] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[12] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[2]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[1]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[7]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; spi_drive_20b:u_spi_drive|spi_cs               ; spi_drive_20b:u_spi_drive|dely_cnt             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.668 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[8]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.936      ;
; 0.668 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[13] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.668 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[5]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.669 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[4]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.936      ;
; 0.670 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[14] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.671 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[15] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[16] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.938      ;
; 0.677 ; spi_drive_20b:u_spi_drive|dely_cnt             ; spi_drive_20b:u_spi_drive|cmd_buffer[19]       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.944      ;
; 0.682 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|spi_clk              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.949      ;
; 0.682 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|spi_clk0             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.949      ;
; 0.683 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|idel_flag0           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.950      ;
; 0.684 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|spi_mosi             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|spi_cs               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.689 ; spi_drive_20b:u_spi_drive|spi_clk0             ; spi_drive_20b:u_spi_drive|spi_clk              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.695 ; spi_drive_20b:u_spi_drive|bit_cnt[1]           ; spi_drive_20b:u_spi_drive|bit_cnt[1]           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.705 ; spi_drive_20b:u_spi_drive|dely_state_cnt[15]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[15]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[13]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; spi_drive_20b:u_spi_drive|dely_state_cnt[3]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[3]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; spi_drive_20b:u_spi_drive|dely_state_cnt[29]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[29]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; spi_drive_20b:u_spi_drive|dely_state_cnt[21]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[21]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; spi_drive_20b:u_spi_drive|dely_state_cnt[19]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[19]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[11]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ads8363_read:u_ads8363_read|flash_start[2]     ; ads8363_read:u_ads8363_read|flash_start[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ads8363_read:u_ads8363_read|flash_start[1]     ; ads8363_read:u_ads8363_read|flash_start[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; spi_drive_20b:u_spi_drive|dely_state_cnt[17]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[17]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; spi_drive_20b:u_spi_drive|dely_state_cnt[1]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[1]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; spi_drive_20b:u_spi_drive|dely_state_cnt[27]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[27]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; ads8363_read:u_ads8363_read|flash_start[1]     ; ads8363_read:u_ads8363_read|flash_start[2]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; ads8363_read:u_ads8363_read|flash_start[0]     ; ads8363_read:u_ads8363_read|flash_start[2]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; spi_drive_20b:u_spi_drive|dely_state_cnt[31]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[31]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; spi_drive_20b:u_spi_drive|dely_state_cnt[22]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[22]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; spi_drive_20b:u_spi_drive|bit_cnt[2]           ; spi_drive_20b:u_spi_drive|bit_cnt[2]           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; spi_drive_20b:u_spi_drive|dely_state_cnt[25]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[25]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; spi_drive_20b:u_spi_drive|dely_state_cnt[23]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[23]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; spi_drive_20b:u_spi_drive|dely_state_cnt[16]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[16]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; spi_drive_20b:u_spi_drive|dely_state_cnt[14]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[14]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; spi_drive_20b:u_spi_drive|dely_state_cnt[18]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[18]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; spi_drive_20b:u_spi_drive|dely_state_cnt[12]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[12]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[10]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; spi_drive_20b:u_spi_drive|dely_state_cnt[4]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[4]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; spi_drive_20b:u_spi_drive|dely_state_cnt[30]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[30]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; spi_drive_20b:u_spi_drive|dely_state_cnt[28]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[28]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; spi_drive_20b:u_spi_drive|dely_state_cnt[26]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[26]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; spi_drive_20b:u_spi_drive|dely_state_cnt[20]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[20]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; spi_drive_20b:u_spi_drive|dely_state_cnt[24]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[24]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.718 ; spi_drive_20b:u_spi_drive|bit_cnt[0]           ; spi_drive_20b:u_spi_drive|bit_cnt[0]           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; spi_drive_20b:u_spi_drive|stdone               ; spi_drive_20b:u_spi_drive|current_state.RandW  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.725 ; spi_drive_20b:u_spi_drive|bit_cnt[3]           ; spi_drive_20b:u_spi_drive|bit_cnt[3]           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.733 ; spi_drive_20b:u_spi_drive|dely_state_cnt[0]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[0]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.000      ;
; 0.734 ; ads8363_read:u_ads8363_read|flash_start[0]     ; ads8363_read:u_ads8363_read|spi_start          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.737 ; ads8363_read:u_ads8363_read|flash_start[1]     ; ads8363_read:u_ads8363_read|spi_start          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.004      ;
; 0.743 ; spi_drive_20b:u_spi_drive|bit_cnt[4]           ; spi_drive_20b:u_spi_drive|bit_cnt[4]           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.010      ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                 ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[15] ; fmc_control:fmc_control1|rd_data_reg[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[14] ; fmc_control:fmc_control1|rd_data_reg[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[13] ; fmc_control:fmc_control1|rd_data_reg[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[12] ; fmc_control:fmc_control1|rd_data_reg[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[11] ; fmc_control:fmc_control1|rd_data_reg[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[10] ; fmc_control:fmc_control1|rd_data_reg[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[9]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[8]  ; fmc_control:fmc_control1|rd_data_reg[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[7]  ; fmc_control:fmc_control1|rd_data_reg[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[6]  ; fmc_control:fmc_control1|rd_data_reg[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[5]  ; fmc_control:fmc_control1|rd_data_reg[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[4]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[3]  ; fmc_control:fmc_control1|rd_data_reg[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[2]  ; fmc_control:fmc_control1|rd_data_reg[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[1]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmc_control:fmc_control1|rd_data_reg[0]  ; fmc_control:fmc_control1|rd_data_reg[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 1.776 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 2.557      ;
; 1.776 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 2.557      ;
; 1.776 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 2.557      ;
; 1.776 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 2.557      ;
; 1.825 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 2.606      ;
; 1.825 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 2.606      ;
; 1.825 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 2.606      ;
; 1.825 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 2.606      ;
; 2.019 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[0]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 2.800      ;
; 2.019 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[2]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 2.800      ;
; 2.019 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[8]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 2.800      ;
; 2.027 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[0]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 2.808      ;
; 2.027 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[2]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 2.808      ;
; 2.027 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[8]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 2.808      ;
; 2.256 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 3.038      ;
; 2.256 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 3.038      ;
; 2.256 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 3.038      ;
; 2.256 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 3.038      ;
; 2.308 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[3]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 3.087      ;
; 2.314 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 3.096      ;
; 2.314 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 3.096      ;
; 2.314 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 3.096      ;
; 2.314 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 3.096      ;
; 2.348 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 3.128      ;
; 2.348 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 3.128      ;
; 2.348 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 3.128      ;
; 2.348 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 3.128      ;
; 2.370 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[3]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 3.149      ;
; 2.412 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 3.192      ;
; 2.412 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 3.192      ;
; 2.412 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 3.192      ;
; 2.412 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 3.192      ;
; 2.965 ; ads8363_read:u_ads8363_read|data_b0[13]  ; fmc_control:fmc_control1|rd_data_reg[13] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.233      ;
; 2.965 ; ads8363_read:u_ads8363_read|data_b0[9]   ; fmc_control:fmc_control1|rd_data_reg[9]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.233      ;
; 2.979 ; ads8363_read:u_ads8363_read|data_b1[3]   ; fmc_control:fmc_control1|rd_data_reg[3]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.247      ;
; 3.055 ; ads8363_read:u_ads8363_read|data_b1[9]   ; fmc_control:fmc_control1|rd_data_reg[9]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.323      ;
; 3.058 ; ads8363_read:u_ads8363_read|data_b1[13]  ; fmc_control:fmc_control1|rd_data_reg[13] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.326      ;
; 3.069 ; ads8363_read:u_ads8363_read|data_b1[2]   ; fmc_control:fmc_control1|rd_data_reg[2]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.337      ;
; 3.128 ; ads8363_read:u_ads8363_read|data_b0[10]  ; fmc_control:fmc_control1|rd_data_reg[10] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.026     ; 1.397      ;
; 3.146 ; ads8363_read:u_ads8363_read|data_b0[3]   ; fmc_control:fmc_control1|rd_data_reg[3]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.026     ; 1.415      ;
; 3.151 ; ads8363_read:u_ads8363_read|data_b0[0]   ; fmc_control:fmc_control1|rd_data_reg[0]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.026     ; 1.420      ;
; 3.166 ; ads8363_read:u_ads8363_read|data_b0[2]   ; fmc_control:fmc_control1|rd_data_reg[2]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.026     ; 1.435      ;
; 3.172 ; ads8363_read:u_ads8363_read|data_b0[15]  ; fmc_control:fmc_control1|rd_data_reg[15] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.026     ; 1.441      ;
; 3.180 ; ads8363_read:u_ads8363_read|data_b0[4]   ; fmc_control:fmc_control1|rd_data_reg[4]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.026     ; 1.449      ;
; 3.185 ; ads8363_read:u_ads8363_read|data_b1[11]  ; fmc_control:fmc_control1|rd_data_reg[11] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.453      ;
; 3.217 ; ads8363_read:u_ads8363_read|data_a1[7]   ; fmc_control:fmc_control1|rd_data_reg[7]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.026     ; 1.486      ;
; 3.218 ; ads8363_read:u_ads8363_read|data_b1[8]   ; fmc_control:fmc_control1|rd_data_reg[8]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.486      ;
; 3.240 ; ads8363_read:u_ads8363_read|data_a1[14]  ; fmc_control:fmc_control1|rd_data_reg[14] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.508      ;
; 3.244 ; ads8363_read:u_ads8363_read|data_a1[9]   ; fmc_control:fmc_control1|rd_data_reg[9]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.512      ;
; 3.245 ; ads8363_read:u_ads8363_read|data_a1[5]   ; fmc_control:fmc_control1|rd_data_reg[5]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.028     ; 1.512      ;
; 3.257 ; ads8363_read:u_ads8363_read|data_b0[1]   ; fmc_control:fmc_control1|rd_data_reg[1]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.025     ; 1.527      ;
; 3.265 ; ads8363_read:u_ads8363_read|data_a1[12]  ; fmc_control:fmc_control1|rd_data_reg[12] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.028     ; 1.532      ;
; 3.265 ; ads8363_read:u_ads8363_read|data_a1[13]  ; fmc_control:fmc_control1|rd_data_reg[13] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.533      ;
; 3.266 ; ads8363_read:u_ads8363_read|data_a0[3]   ; fmc_control:fmc_control1|rd_data_reg[3]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.534      ;
; 3.273 ; ads8363_read:u_ads8363_read|data_a1[6]   ; fmc_control:fmc_control1|rd_data_reg[6]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.026     ; 1.542      ;
; 3.280 ; ads8363_read:u_ads8363_read|data_b0[11]  ; fmc_control:fmc_control1|rd_data_reg[11] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.025     ; 1.550      ;
; 3.282 ; ads8363_read:u_ads8363_read|data_b0[8]   ; fmc_control:fmc_control1|rd_data_reg[8]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.026     ; 1.551      ;
; 3.293 ; ads8363_read:u_ads8363_read|data_a0[7]   ; fmc_control:fmc_control1|rd_data_reg[7]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.561      ;
; 3.303 ; ads8363_read:u_ads8363_read|data_a0[14]  ; fmc_control:fmc_control1|rd_data_reg[14] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.571      ;
; 3.329 ; ads8363_read:u_ads8363_read|data_a1[10]  ; fmc_control:fmc_control1|rd_data_reg[10] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.597      ;
; 3.354 ; ads8363_read:u_ads8363_read|data_b1[5]   ; fmc_control:fmc_control1|rd_data_reg[5]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.622      ;
; 3.355 ; ads8363_read:u_ads8363_read|data_b1[7]   ; fmc_control:fmc_control1|rd_data_reg[7]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.623      ;
; 3.357 ; ads8363_read:u_ads8363_read|data_b1[12]  ; fmc_control:fmc_control1|rd_data_reg[12] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.625      ;
; 3.357 ; ads8363_read:u_ads8363_read|data_b1[4]   ; fmc_control:fmc_control1|rd_data_reg[4]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.625      ;
; 3.361 ; ads8363_read:u_ads8363_read|data_b1[6]   ; fmc_control:fmc_control1|rd_data_reg[6]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.629      ;
; 3.375 ; ads8363_read:u_ads8363_read|data_b1[15]  ; fmc_control:fmc_control1|rd_data_reg[15] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.643      ;
; 3.404 ; ads8363_read:u_ads8363_read|data_a1[0]   ; fmc_control:fmc_control1|rd_data_reg[0]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.672      ;
; 3.405 ; ads8363_read:u_ads8363_read|data_a0[6]   ; fmc_control:fmc_control1|rd_data_reg[6]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.673      ;
; 3.413 ; ads8363_read:u_ads8363_read|data_a0[5]   ; fmc_control:fmc_control1|rd_data_reg[5]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.681      ;
; 3.414 ; ads8363_read:u_ads8363_read|data_b1[0]   ; fmc_control:fmc_control1|rd_data_reg[0]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.682      ;
; 3.429 ; ads8363_read:u_ads8363_read|data_b1[1]   ; fmc_control:fmc_control1|rd_data_reg[1]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.024     ; 1.700      ;
; 3.433 ; ads8363_read:u_ads8363_read|data_a0[10]  ; fmc_control:fmc_control1|rd_data_reg[10] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.701      ;
; 3.433 ; ads8363_read:u_ads8363_read|data_a0[15]  ; fmc_control:fmc_control1|rd_data_reg[15] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.701      ;
; 3.453 ; ads8363_read:u_ads8363_read|data_a1[4]   ; fmc_control:fmc_control1|rd_data_reg[4]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.721      ;
; 3.476 ; ads8363_read:u_ads8363_read|data_a0[2]   ; fmc_control:fmc_control1|rd_data_reg[2]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.744      ;
; 3.476 ; ads8363_read:u_ads8363_read|data_a0[0]   ; fmc_control:fmc_control1|rd_data_reg[0]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.744      ;
; 3.478 ; ads8363_read:u_ads8363_read|data_a1[1]   ; fmc_control:fmc_control1|rd_data_reg[1]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.746      ;
; 3.480 ; ads8363_read:u_ads8363_read|data_b0[12]  ; fmc_control:fmc_control1|rd_data_reg[12] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.748      ;
; 3.483 ; ads8363_read:u_ads8363_read|data_a1[2]   ; fmc_control:fmc_control1|rd_data_reg[2]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.751      ;
; 3.486 ; ads8363_read:u_ads8363_read|data_a0[1]   ; fmc_control:fmc_control1|rd_data_reg[1]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.754      ;
; 3.490 ; ads8363_read:u_ads8363_read|data_a1[15]  ; fmc_control:fmc_control1|rd_data_reg[15] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.758      ;
; 3.491 ; ads8363_read:u_ads8363_read|data_b0[7]   ; fmc_control:fmc_control1|rd_data_reg[7]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.759      ;
; 3.502 ; ads8363_read:u_ads8363_read|data_a0[8]   ; fmc_control:fmc_control1|rd_data_reg[8]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.770      ;
; 3.505 ; ads8363_read:u_ads8363_read|data_a1[11]  ; fmc_control:fmc_control1|rd_data_reg[11] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.027     ; 1.773      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_drive_20b:u_spi_drive|idel_flag0'                                                                                                                                                              ;
+-------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                 ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.253 ; spi_drive_20b:u_spi_drive|r_data_b[6]  ; ads8363_read:u_ads8363_read|data_b1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.047      ;
; 1.350 ; spi_drive_20b:u_spi_drive|r_data_b[8]  ; ads8363_read:u_ads8363_read|data_b1[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.144      ;
; 1.393 ; spi_drive_20b:u_spi_drive|r_data_b[8]  ; ads8363_read:u_ads8363_read|data_b0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.187      ;
; 1.460 ; spi_drive_20b:u_spi_drive|r_data_b[6]  ; ads8363_read:u_ads8363_read|data_b0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.254      ;
; 1.748 ; spi_drive_20b:u_spi_drive|r_data_a[13] ; ads8363_read:u_ads8363_read|data_a0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.543      ;
; 1.787 ; spi_drive_20b:u_spi_drive|r_data_b[10] ; ads8363_read:u_ads8363_read|data_b1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.581      ;
; 1.812 ; spi_drive_20b:u_spi_drive|r_data_b[3]  ; ads8363_read:u_ads8363_read|data_b1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.607      ;
; 1.864 ; spi_drive_20b:u_spi_drive|r_data_b[3]  ; ads8363_read:u_ads8363_read|data_b0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.658      ;
; 1.873 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.531      ; 4.669      ;
; 1.873 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.531      ; 4.669      ;
; 1.873 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.531      ; 4.669      ;
; 1.873 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.531      ; 4.669      ;
; 1.881 ; spi_drive_20b:u_spi_drive|r_data_b[1]  ; ads8363_read:u_ads8363_read|data_b0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.675      ;
; 1.886 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.528      ; 4.679      ;
; 1.886 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.528      ; 4.679      ;
; 1.886 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.528      ; 4.679      ;
; 1.893 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.531      ; 4.689      ;
; 1.893 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.531      ; 4.689      ;
; 1.893 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.531      ; 4.689      ;
; 1.893 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.531      ; 4.689      ;
; 1.904 ; spi_drive_20b:u_spi_drive|r_data_a[16] ; ads8363_read:u_ads8363_read|data_a0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.699      ;
; 1.906 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.701      ;
; 1.906 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.701      ;
; 1.906 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.701      ;
; 1.906 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.701      ;
; 1.906 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.701      ;
; 1.906 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.701      ;
; 1.906 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.701      ;
; 1.907 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.702      ;
; 1.907 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.702      ;
; 1.907 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.702      ;
; 1.907 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.702      ;
; 1.907 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.702      ;
; 1.907 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.702      ;
; 1.907 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.702      ;
; 1.907 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.702      ;
; 1.908 ; spi_drive_20b:u_spi_drive|r_data_a[16] ; ads8363_read:u_ads8363_read|data_a1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.703      ;
; 1.909 ; spi_drive_20b:u_spi_drive|r_data_a[12] ; ads8363_read:u_ads8363_read|data_a0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.703      ;
; 1.910 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.528      ; 4.703      ;
; 1.915 ; spi_drive_20b:u_spi_drive|r_data_a[2]  ; ads8363_read:u_ads8363_read|data_a0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.709      ;
; 1.915 ; spi_drive_20b:u_spi_drive|r_data_a[2]  ; ads8363_read:u_ads8363_read|data_a1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.709      ;
; 1.923 ; spi_drive_20b:u_spi_drive|r_data_b[7]  ; ads8363_read:u_ads8363_read|data_b1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.717      ;
; 1.924 ; spi_drive_20b:u_spi_drive|r_data_a[13] ; ads8363_read:u_ads8363_read|data_a1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.719      ;
; 1.927 ; spi_drive_20b:u_spi_drive|r_data_a[11] ; ads8363_read:u_ads8363_read|data_a0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.722      ;
; 1.937 ; spi_drive_20b:u_spi_drive|r_data_b[4]  ; ads8363_read:u_ads8363_read|data_b0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.528      ; 4.730      ;
; 1.940 ; spi_drive_20b:u_spi_drive|r_data_b[1]  ; ads8363_read:u_ads8363_read|data_b1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.735      ;
; 1.949 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.744      ;
; 1.949 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.744      ;
; 1.952 ; spi_drive_20b:u_spi_drive|r_data_b[2]  ; ads8363_read:u_ads8363_read|data_b1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.746      ;
; 1.953 ; spi_drive_20b:u_spi_drive|r_data_a[6]  ; ads8363_read:u_ads8363_read|data_a1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.748      ;
; 1.959 ; spi_drive_20b:u_spi_drive|r_data_b[10] ; ads8363_read:u_ads8363_read|data_b0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.753      ;
; 1.977 ; spi_drive_20b:u_spi_drive|r_data_b[9]  ; ads8363_read:u_ads8363_read|data_b1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.772      ;
; 1.983 ; spi_drive_20b:u_spi_drive|r_data_b[16] ; ads8363_read:u_ads8363_read|data_b0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.777      ;
; 1.985 ; spi_drive_20b:u_spi_drive|r_data_a[4]  ; ads8363_read:u_ads8363_read|data_a0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.779      ;
; 1.986 ; spi_drive_20b:u_spi_drive|r_data_b[13] ; ads8363_read:u_ads8363_read|data_b1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.780      ;
; 1.989 ; spi_drive_20b:u_spi_drive|r_data_a[11] ; ads8363_read:u_ads8363_read|data_a1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.784      ;
; 1.997 ; spi_drive_20b:u_spi_drive|r_data_a[4]  ; ads8363_read:u_ads8363_read|data_a1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.791      ;
; 1.998 ; spi_drive_20b:u_spi_drive|r_data_b[4]  ; ads8363_read:u_ads8363_read|data_b1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.792      ;
; 2.001 ; spi_drive_20b:u_spi_drive|r_data_a[14] ; ads8363_read:u_ads8363_read|data_a1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.795      ;
; 2.002 ; spi_drive_20b:u_spi_drive|r_data_a[14] ; ads8363_read:u_ads8363_read|data_a0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.796      ;
; 2.002 ; spi_drive_20b:u_spi_drive|r_data_b[5]  ; ads8363_read:u_ads8363_read|data_b1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.797      ;
; 2.005 ; spi_drive_20b:u_spi_drive|r_data_b[13] ; ads8363_read:u_ads8363_read|data_b0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.799      ;
; 2.006 ; spi_drive_20b:u_spi_drive|r_data_b[16] ; ads8363_read:u_ads8363_read|data_b1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.801      ;
; 2.012 ; spi_drive_20b:u_spi_drive|r_data_b[14] ; ads8363_read:u_ads8363_read|data_b1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.531      ; 4.808      ;
; 2.025 ; spi_drive_20b:u_spi_drive|r_data_b[15] ; ads8363_read:u_ads8363_read|data_b1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.819      ;
; 2.035 ; spi_drive_20b:u_spi_drive|r_data_b[12] ; ads8363_read:u_ads8363_read|data_b1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.531      ; 4.831      ;
; 2.037 ; spi_drive_20b:u_spi_drive|r_data_a[3]  ; ads8363_read:u_ads8363_read|data_a0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.832      ;
; 2.039 ; spi_drive_20b:u_spi_drive|r_data_b[14] ; ads8363_read:u_ads8363_read|data_b0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.531      ; 4.835      ;
; 2.039 ; spi_drive_20b:u_spi_drive|r_data_a[6]  ; ads8363_read:u_ads8363_read|data_a0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.833      ;
; 2.046 ; spi_drive_20b:u_spi_drive|r_data_b[15] ; ads8363_read:u_ads8363_read|data_b0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.841      ;
; 2.050 ; spi_drive_20b:u_spi_drive|r_data_a[7]  ; ads8363_read:u_ads8363_read|data_a0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.844      ;
; 2.050 ; spi_drive_20b:u_spi_drive|r_data_b[2]  ; ads8363_read:u_ads8363_read|data_b0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.845      ;
; 2.058 ; spi_drive_20b:u_spi_drive|r_data_a[7]  ; ads8363_read:u_ads8363_read|data_a1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.528      ; 4.851      ;
; 2.062 ; spi_drive_20b:u_spi_drive|r_data_b[11] ; ads8363_read:u_ads8363_read|data_b0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.856      ;
; 2.064 ; spi_drive_20b:u_spi_drive|r_data_a[15] ; ads8363_read:u_ads8363_read|data_a0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.859      ;
; 2.064 ; spi_drive_20b:u_spi_drive|r_data_a[1]  ; ads8363_read:u_ads8363_read|data_a0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.859      ;
; 2.066 ; spi_drive_20b:u_spi_drive|r_data_a[15] ; ads8363_read:u_ads8363_read|data_a1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.861      ;
; 2.070 ; spi_drive_20b:u_spi_drive|r_data_a[12] ; ads8363_read:u_ads8363_read|data_a1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.864      ;
; 2.088 ; spi_drive_20b:u_spi_drive|r_data_b[9]  ; ads8363_read:u_ads8363_read|data_b0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.882      ;
; 2.089 ; spi_drive_20b:u_spi_drive|r_data_b[5]  ; ads8363_read:u_ads8363_read|data_b0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.883      ;
; 2.093 ; spi_drive_20b:u_spi_drive|r_data_b[12] ; ads8363_read:u_ads8363_read|data_b0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.887      ;
; 2.093 ; spi_drive_20b:u_spi_drive|r_data_a[5]  ; ads8363_read:u_ads8363_read|data_a0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.888      ;
; 2.094 ; spi_drive_20b:u_spi_drive|r_data_a[9]  ; ads8363_read:u_ads8363_read|data_a0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.889      ;
; 2.094 ; spi_drive_20b:u_spi_drive|r_data_a[5]  ; ads8363_read:u_ads8363_read|data_a1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.889      ;
; 2.096 ; spi_drive_20b:u_spi_drive|r_data_a[1]  ; ads8363_read:u_ads8363_read|data_a1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.891      ;
; 2.108 ; spi_drive_20b:u_spi_drive|r_data_a[10] ; ads8363_read:u_ads8363_read|data_a0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.902      ;
; 2.109 ; spi_drive_20b:u_spi_drive|r_data_a[10] ; ads8363_read:u_ads8363_read|data_a1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.903      ;
; 2.111 ; spi_drive_20b:u_spi_drive|r_data_a[8]  ; ads8363_read:u_ads8363_read|data_a0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.906      ;
; 2.116 ; spi_drive_20b:u_spi_drive|r_data_b[11] ; ads8363_read:u_ads8363_read|data_b1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.910      ;
; 2.132 ; spi_drive_20b:u_spi_drive|r_data_b[7]  ; ads8363_read:u_ads8363_read|data_b0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.926      ;
; 2.138 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.932      ;
; 2.138 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.932      ;
; 2.138 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.932      ;
; 2.138 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.932      ;
; 2.140 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.934      ;
; 2.140 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.934      ;
; 2.140 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.529      ; 4.934      ;
; 2.181 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.976      ;
; 2.181 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.976      ;
; 2.181 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 2.530      ; 4.976      ;
+-------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 47.228 ns




+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; -4.210 ; -65.758       ;
; spi_drive_20b:u_spi_drive|idel_flag0                ; -1.965 ; -112.961      ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; -0.763 ; -1.452        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.172 ; 0.000         ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.186 ; 0.000         ;
; spi_drive_20b:u_spi_drive|idel_flag0                ; 0.404 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; FPGA_CS_NEL                                         ; -3.000 ; -3.331        ;
; spi_drive_20b:u_spi_drive|idel_flag0                ; -1.000 ; -64.000       ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 1.333  ; 0.000         ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 12.296 ; 0.000         ;
; sys_clk                                             ; 20.427 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                   ;
+--------+-----------------------------------+------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                  ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -4.210 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.148     ; 1.990      ;
; -4.202 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.149     ; 1.981      ;
; -4.177 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.147     ; 1.958      ;
; -4.169 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.148     ; 1.949      ;
; -4.167 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.147     ; 1.948      ;
; -4.159 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.148     ; 1.939      ;
; -4.155 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.208     ; 1.875      ;
; -4.150 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.148     ; 1.930      ;
; -4.149 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.210     ; 1.867      ;
; -4.146 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.148     ; 1.926      ;
; -4.144 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.207     ; 1.865      ;
; -4.142 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.147     ; 1.923      ;
; -4.142 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.208     ; 1.862      ;
; -4.142 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.149     ; 1.921      ;
; -4.141 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.147     ; 1.922      ;
; -4.138 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.149     ; 1.917      ;
; -4.134 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.148     ; 1.914      ;
; -4.133 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.148     ; 1.913      ;
; -4.122 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.207     ; 1.843      ;
; -4.120 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.151     ; 1.897      ;
; -4.118 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.147     ; 1.899      ;
; -4.117 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.147     ; 1.898      ;
; -4.116 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.209     ; 1.835      ;
; -4.112 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.207     ; 1.833      ;
; -4.111 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.206     ; 1.833      ;
; -4.109 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.149     ; 1.888      ;
; -4.109 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.207     ; 1.830      ;
; -4.107 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.149     ; 1.886      ;
; -4.106 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.149     ; 1.885      ;
; -4.106 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.209     ; 1.825      ;
; -4.105 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.149     ; 1.884      ;
; -4.103 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.148     ; 1.883      ;
; -4.101 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.206     ; 1.823      ;
; -4.101 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.150     ; 1.879      ;
; -4.099 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.207     ; 1.820      ;
; -4.099 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.150     ; 1.877      ;
; -4.098 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.150     ; 1.876      ;
; -4.097 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.150     ; 1.875      ;
; -4.095 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.208     ; 1.815      ;
; -4.095 ; fmc_control:fmc_control1|addr[6]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.149     ; 1.874      ;
; -4.091 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.208     ; 1.811      ;
; -4.089 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.210     ; 1.807      ;
; -4.088 ; fmc_control:fmc_control1|addr[8]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.206     ; 1.810      ;
; -4.087 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.150     ; 1.865      ;
; -4.087 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.207     ; 1.808      ;
; -4.086 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.207     ; 1.807      ;
; -4.085 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.146     ; 1.867      ;
; -4.085 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.210     ; 1.803      ;
; -4.084 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.207     ; 1.805      ;
; -4.084 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.146     ; 1.866      ;
; -4.082 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.208     ; 1.802      ;
; -4.081 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.209     ; 1.800      ;
; -4.080 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.207     ; 1.801      ;
; -4.080 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.209     ; 1.799      ;
; -4.078 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.208     ; 1.798      ;
; -4.077 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.150     ; 1.855      ;
; -4.076 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.206     ; 1.798      ;
; -4.075 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.146     ; 1.857      ;
; -4.075 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.206     ; 1.797      ;
; -4.074 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.207     ; 1.795      ;
; -4.074 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.146     ; 1.856      ;
; -4.073 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.207     ; 1.794      ;
; -4.066 ; fmc_control:fmc_control1|addr[7]  ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.149     ; 1.845      ;
; -4.060 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.151     ; 1.837      ;
; -4.058 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.147     ; 1.839      ;
; -4.057 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.147     ; 1.838      ;
; -4.056 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.151     ; 1.833      ;
; -4.055 ; fmc_control:fmc_control1|addr[8]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.205     ; 1.778      ;
; -4.054 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.147     ; 1.835      ;
; -4.054 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.209     ; 1.773      ;
; -4.053 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.147     ; 1.834      ;
; -4.052 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.150     ; 1.830      ;
; -4.052 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.209     ; 1.771      ;
; -4.051 ; fmc_control:fmc_control1|addr[5]  ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.150     ; 1.829      ;
; -4.051 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.209     ; 1.770      ;
; -4.050 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.146     ; 1.832      ;
; -4.050 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.209     ; 1.769      ;
; -4.049 ; fmc_control:fmc_control1|addr[13] ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.146     ; 1.831      ;
; -4.049 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.146     ; 1.831      ;
; -4.048 ; fmc_control:fmc_control1|addr[10] ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.208     ; 1.768      ;
; -4.048 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.211     ; 1.765      ;
; -4.048 ; fmc_control:fmc_control1|addr[14] ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.146     ; 1.830      ;
; -4.046 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.211     ; 1.763      ;
; -4.045 ; fmc_control:fmc_control1|addr[8]  ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.205     ; 1.768      ;
; -4.045 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.211     ; 1.762      ;
; -4.044 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.211     ; 1.761      ;
; -4.043 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.208     ; 1.763      ;
; -4.042 ; fmc_control:fmc_control1|addr[9]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.210     ; 1.760      ;
; -4.041 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.209     ; 1.760      ;
; -4.041 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.208     ; 1.761      ;
; -4.040 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[0]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.148     ; 1.820      ;
; -4.040 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.208     ; 1.760      ;
; -4.039 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.209     ; 1.758      ;
; -4.039 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.208     ; 1.759      ;
; -4.038 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.209     ; 1.757      ;
; -4.037 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.209     ; 1.756      ;
; -4.037 ; fmc_control:fmc_control1|addr[11] ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.207     ; 1.758      ;
; -4.035 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[2]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.148     ; 1.815      ;
; -4.035 ; fmc_control:fmc_control1|addr[4]  ; fmc_control:fmc_control1|rd_data_reg[8]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.148     ; 1.815      ;
; -4.035 ; fmc_control:fmc_control1|addr[3]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.208     ; 1.755      ;
+--------+-----------------------------------+------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_drive_20b:u_spi_drive|idel_flag0'                                                                                                                                                              ;
+--------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.965 ; spi_drive_20b:u_spi_drive|r_data_a[9]  ; ads8363_read:u_ads8363_read|data_a1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 3.027      ;
; -1.935 ; spi_drive_20b:u_spi_drive|r_data_a[8]  ; ads8363_read:u_ads8363_read|data_a1[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.997      ;
; -1.904 ; spi_drive_20b:u_spi_drive|r_data_a[3]  ; ads8363_read:u_ads8363_read|data_a1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.966      ;
; -1.868 ; spi_drive_20b:u_spi_drive|r_data_a[8]  ; ads8363_read:u_ads8363_read|data_a0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.155      ; 2.931      ;
; -1.858 ; spi_drive_20b:u_spi_drive|r_data_a[9]  ; ads8363_read:u_ads8363_read|data_a0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.920      ;
; -1.838 ; spi_drive_20b:u_spi_drive|r_data_a[5]  ; ads8363_read:u_ads8363_read|data_a1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.900      ;
; -1.837 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.155      ; 2.900      ;
; -1.837 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.155      ; 2.900      ;
; -1.837 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.155      ; 2.900      ;
; -1.837 ; spi_drive_20b:u_spi_drive|r_data_a[5]  ; ads8363_read:u_ads8363_read|data_a0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.899      ;
; -1.834 ; spi_drive_20b:u_spi_drive|r_data_b[11] ; ads8363_read:u_ads8363_read|data_b1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.895      ;
; -1.819 ; spi_drive_20b:u_spi_drive|r_data_a[3]  ; ads8363_read:u_ads8363_read|data_a0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.881      ;
; -1.816 ; spi_drive_20b:u_spi_drive|r_data_a[15] ; ads8363_read:u_ads8363_read|data_a1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.878      ;
; -1.813 ; spi_drive_20b:u_spi_drive|r_data_a[15] ; ads8363_read:u_ads8363_read|data_a0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.875      ;
; -1.813 ; spi_drive_20b:u_spi_drive|r_data_a[7]  ; ads8363_read:u_ads8363_read|data_a1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.874      ;
; -1.807 ; spi_drive_20b:u_spi_drive|r_data_a[14] ; ads8363_read:u_ads8363_read|data_a0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.868      ;
; -1.807 ; spi_drive_20b:u_spi_drive|r_data_a[14] ; ads8363_read:u_ads8363_read|data_a1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.868      ;
; -1.804 ; spi_drive_20b:u_spi_drive|r_data_b[5]  ; ads8363_read:u_ads8363_read|data_b0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.865      ;
; -1.803 ; spi_drive_20b:u_spi_drive|r_data_b[11] ; ads8363_read:u_ads8363_read|data_b0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.864      ;
; -1.800 ; spi_drive_20b:u_spi_drive|r_data_b[9]  ; ads8363_read:u_ads8363_read|data_b0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.861      ;
; -1.799 ; spi_drive_20b:u_spi_drive|r_data_b[12] ; ads8363_read:u_ads8363_read|data_b0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.860      ;
; -1.796 ; spi_drive_20b:u_spi_drive|r_data_a[6]  ; ads8363_read:u_ads8363_read|data_a0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.858      ;
; -1.792 ; spi_drive_20b:u_spi_drive|r_data_a[10] ; ads8363_read:u_ads8363_read|data_a1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.853      ;
; -1.791 ; spi_drive_20b:u_spi_drive|r_data_a[10] ; ads8363_read:u_ads8363_read|data_a0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.852      ;
; -1.787 ; spi_drive_20b:u_spi_drive|r_data_a[12] ; ads8363_read:u_ads8363_read|data_a1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.848      ;
; -1.785 ; spi_drive_20b:u_spi_drive|r_data_b[16] ; ads8363_read:u_ads8363_read|data_b1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.847      ;
; -1.784 ; spi_drive_20b:u_spi_drive|r_data_a[1]  ; ads8363_read:u_ads8363_read|data_a0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.155      ; 2.847      ;
; -1.780 ; spi_drive_20b:u_spi_drive|r_data_b[14] ; ads8363_read:u_ads8363_read|data_b0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.155      ; 2.843      ;
; -1.778 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.155      ; 2.841      ;
; -1.778 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.155      ; 2.841      ;
; -1.770 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.831      ;
; -1.770 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.831      ;
; -1.770 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.831      ;
; -1.770 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.831      ;
; -1.770 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.831      ;
; -1.770 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.831      ;
; -1.770 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.831      ;
; -1.768 ; spi_drive_20b:u_spi_drive|r_data_b[2]  ; ads8363_read:u_ads8363_read|data_b0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.155      ; 2.831      ;
; -1.767 ; spi_drive_20b:u_spi_drive|r_data_a[11] ; ads8363_read:u_ads8363_read|data_a1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.829      ;
; -1.765 ; spi_drive_20b:u_spi_drive|r_data_b[14] ; ads8363_read:u_ads8363_read|data_b1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.155      ; 2.828      ;
; -1.765 ; spi_drive_20b:u_spi_drive|r_data_a[7]  ; ads8363_read:u_ads8363_read|data_a0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.827      ;
; -1.759 ; spi_drive_20b:u_spi_drive|r_data_a[1]  ; ads8363_read:u_ads8363_read|data_a1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.155      ; 2.822      ;
; -1.757 ; spi_drive_20b:u_spi_drive|r_data_a[4]  ; ads8363_read:u_ads8363_read|data_a1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.819      ;
; -1.753 ; spi_drive_20b:u_spi_drive|r_data_b[7]  ; ads8363_read:u_ads8363_read|data_b0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.814      ;
; -1.753 ; spi_drive_20b:u_spi_drive|r_data_a[2]  ; ads8363_read:u_ads8363_read|data_a1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.814      ;
; -1.752 ; spi_drive_20b:u_spi_drive|r_data_a[2]  ; ads8363_read:u_ads8363_read|data_a0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.813      ;
; -1.744 ; spi_drive_20b:u_spi_drive|r_data_b[16] ; ads8363_read:u_ads8363_read|data_b0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.805      ;
; -1.738 ; spi_drive_20b:u_spi_drive|r_data_b[9]  ; ads8363_read:u_ads8363_read|data_b1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.800      ;
; -1.735 ; spi_drive_20b:u_spi_drive|r_data_a[6]  ; ads8363_read:u_ads8363_read|data_a1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.155      ; 2.798      ;
; -1.728 ; spi_drive_20b:u_spi_drive|r_data_b[10] ; ads8363_read:u_ads8363_read|data_b0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.789      ;
; -1.726 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.152      ; 2.786      ;
; -1.725 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.786      ;
; -1.718 ; spi_drive_20b:u_spi_drive|r_data_b[5]  ; ads8363_read:u_ads8363_read|data_b1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.780      ;
; -1.716 ; spi_drive_20b:u_spi_drive|r_data_a[12] ; ads8363_read:u_ads8363_read|data_a0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.777      ;
; -1.712 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.773      ;
; -1.712 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.773      ;
; -1.712 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.773      ;
; -1.712 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.773      ;
; -1.712 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.773      ;
; -1.712 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.773      ;
; -1.705 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.767      ;
; -1.705 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.767      ;
; -1.705 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.767      ;
; -1.705 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.767      ;
; -1.705 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.767      ;
; -1.704 ; spi_drive_20b:u_spi_drive|r_data_b[15] ; ads8363_read:u_ads8363_read|data_b0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.155      ; 2.767      ;
; -1.698 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.152      ; 2.758      ;
; -1.698 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.152      ; 2.758      ;
; -1.698 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.152      ; 2.758      ;
; -1.696 ; spi_drive_20b:u_spi_drive|r_data_b[7]  ; ads8363_read:u_ads8363_read|data_b1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.757      ;
; -1.691 ; spi_drive_20b:u_spi_drive|r_data_b[13] ; ads8363_read:u_ads8363_read|data_b1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.752      ;
; -1.691 ; spi_drive_20b:u_spi_drive|r_data_b[4]  ; ads8363_read:u_ads8363_read|data_b0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.753      ;
; -1.690 ; spi_drive_20b:u_spi_drive|r_data_b[12] ; ads8363_read:u_ads8363_read|data_b1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.155      ; 2.753      ;
; -1.687 ; spi_drive_20b:u_spi_drive|r_data_b[1]  ; ads8363_read:u_ads8363_read|data_b0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.748      ;
; -1.682 ; spi_drive_20b:u_spi_drive|r_data_a[11] ; ads8363_read:u_ads8363_read|data_a0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.744      ;
; -1.675 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.736      ;
; -1.675 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.736      ;
; -1.675 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.736      ;
; -1.675 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.736      ;
; -1.668 ; spi_drive_20b:u_spi_drive|r_data_a[13] ; ads8363_read:u_ads8363_read|data_a1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.730      ;
; -1.662 ; spi_drive_20b:u_spi_drive|r_data_b[4]  ; ads8363_read:u_ads8363_read|data_b1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.724      ;
; -1.661 ; spi_drive_20b:u_spi_drive|r_data_b[3]  ; ads8363_read:u_ads8363_read|data_b0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.722      ;
; -1.658 ; spi_drive_20b:u_spi_drive|r_data_a[4]  ; ads8363_read:u_ads8363_read|data_a0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.720      ;
; -1.656 ; spi_drive_20b:u_spi_drive|r_data_b[13] ; ads8363_read:u_ads8363_read|data_b0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.717      ;
; -1.655 ; spi_drive_20b:u_spi_drive|r_data_a[16] ; ads8363_read:u_ads8363_read|data_a1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.717      ;
; -1.655 ; spi_drive_20b:u_spi_drive|r_data_b[3]  ; ads8363_read:u_ads8363_read|data_b1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.717      ;
; -1.654 ; spi_drive_20b:u_spi_drive|r_data_b[15] ; ads8363_read:u_ads8363_read|data_b1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.716      ;
; -1.652 ; spi_drive_20b:u_spi_drive|r_data_a[16] ; ads8363_read:u_ads8363_read|data_a0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.714      ;
; -1.646 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.707      ;
; -1.646 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.707      ;
; -1.646 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.707      ;
; -1.641 ; spi_drive_20b:u_spi_drive|r_data_b[2]  ; ads8363_read:u_ads8363_read|data_b1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.703      ;
; -1.628 ; spi_drive_20b:u_spi_drive|r_data_b[10] ; ads8363_read:u_ads8363_read|data_b1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.153      ; 2.689      ;
; -1.623 ; spi_drive_20b:u_spi_drive|r_data_b[1]  ; ads8363_read:u_ads8363_read|data_b1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.685      ;
; -1.565 ; spi_drive_20b:u_spi_drive|r_data_a[13] ; ads8363_read:u_ads8363_read|data_a0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.627      ;
; -1.537 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.599      ;
; -1.537 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.599      ;
; -1.523 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.585      ;
; -1.523 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.585      ;
; -1.523 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.001        ; 1.154      ; 2.585      ;
+--------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.763 ; spi_drive_20b:u_spi_drive|idel_flag0         ; ads8363_read:u_ads8363_read|spi_start        ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.129     ; 0.677      ;
; -0.758 ; spi_drive_20b:u_spi_drive|idel_flag0         ; ads8363_read:u_ads8363_read|spi_start        ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.129     ; 0.672      ;
; -0.689 ; spi_drive_20b:u_spi_drive|idel_flag0         ; spi_drive_20b:u_spi_drive|idel_flag1         ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.129     ; 0.603      ;
; -0.642 ; spi_drive_20b:u_spi_drive|idel_flag0         ; spi_drive_20b:u_spi_drive|idel_flag1         ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.129     ; 0.556      ;
; 22.113 ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.838      ;
; 22.113 ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.838      ;
; 22.197 ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.754      ;
; 22.197 ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.754      ;
; 22.256 ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.695      ;
; 22.256 ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.695      ;
; 22.283 ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]  ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.668      ;
; 22.283 ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]  ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.668      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.646      ;
; 22.381 ; spi_drive_20b:u_spi_drive|dely_state_cnt[21] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.569      ;
; 22.381 ; spi_drive_20b:u_spi_drive|dely_state_cnt[21] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.569      ;
; 22.383 ; spi_drive_20b:u_spi_drive|dely_state_cnt[17] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.567      ;
; 22.383 ; spi_drive_20b:u_spi_drive|dely_state_cnt[17] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.567      ;
; 22.384 ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]  ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.567      ;
; 22.384 ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]  ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.567      ;
; 22.401 ; spi_drive_20b:u_spi_drive|dely_state_cnt[19] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.549      ;
; 22.401 ; spi_drive_20b:u_spi_drive|dely_state_cnt[19] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.549      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.408 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.541      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[29] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[30] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[28] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[26] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[25] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[24] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[23] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[22] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[21] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[20] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[19] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[16] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.412 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; spi_drive_20b:u_spi_drive|dely_state_cnt[27] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.538      ;
; 22.426 ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; spi_drive_20b:u_spi_drive|stdone             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.525      ;
; 22.428 ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; spi_drive_20b:u_spi_drive|spi_clk0           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.523      ;
; 22.446 ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]  ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.505      ;
; 22.446 ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]  ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.505      ;
; 22.467 ; spi_drive_20b:u_spi_drive|dely_state_cnt[16] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.483      ;
; 22.467 ; spi_drive_20b:u_spi_drive|dely_state_cnt[16] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.483      ;
; 22.473 ; spi_drive_20b:u_spi_drive|dely_state_cnt[23] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.477      ;
; 22.473 ; spi_drive_20b:u_spi_drive|dely_state_cnt[23] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.477      ;
; 22.481 ; spi_drive_20b:u_spi_drive|dely_state_cnt[18] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.469      ;
; 22.481 ; spi_drive_20b:u_spi_drive|dely_state_cnt[18] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.469      ;
; 22.481 ; spi_drive_20b:u_spi_drive|dely_state_cnt[25] ; spi_drive_20b:u_spi_drive|spi_mosi           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.469      ;
; 22.481 ; spi_drive_20b:u_spi_drive|dely_state_cnt[25] ; spi_drive_20b:u_spi_drive|spi_clk            ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.469      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.490 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13] ; spi_drive_20b:u_spi_drive|dely_state_cnt[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.037     ; 2.459      ;
; 22.493 ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]  ; spi_drive_20b:u_spi_drive|spi_cs             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.458      ;
; 22.510 ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; spi_drive_20b:u_spi_drive|stdone             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.441      ;
; 22.512 ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]  ; spi_drive_20b:u_spi_drive|spi_clk0           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.035     ; 2.439      ;
; 22.517 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11] ; spi_drive_20b:u_spi_drive|dely_state_cnt[31] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 24.999       ; -0.036     ; 2.433      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.172 ; spi_drive_20b:u_spi_drive|idel_flag0           ; spi_drive_20b:u_spi_drive|idel_flag1           ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.538      ;
; 0.186 ; spi_drive_20b:u_spi_drive|spi_clk0             ; spi_drive_20b:u_spi_drive|spi_clk0             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|current_state.RandW  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_drive_20b:u_spi_drive|stdone               ; spi_drive_20b:u_spi_drive|stdone               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ads8363_read:u_ads8363_read|flash_start[1]     ; ads8363_read:u_ads8363_read|flash_start[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ads8363_read:u_ads8363_read|flash_start[0]     ; ads8363_read:u_ads8363_read|flash_start[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ads8363_read:u_ads8363_read|flash_start[2]     ; ads8363_read:u_ads8363_read|flash_start[2]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; spi_drive_20b:u_spi_drive|clk_cnt              ; spi_drive_20b:u_spi_drive|clk_cnt              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[17] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[17] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[18] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[6]  ; spi_drive_20b:u_spi_drive|r_data_b[6]          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[6]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[8]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[8]  ; spi_drive_20b:u_spi_drive|r_data_b[8]          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; ads8363_read:u_ads8363_read|flash_start[2]     ; ads8363_read:u_ads8363_read|spi_start          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; ads8363_read:u_ads8363_read|flash_start[0]     ; ads8363_read:u_ads8363_read|flash_start[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; ads8363_read:u_ads8363_read|flash_start[2]     ; ads8363_read:u_ads8363_read|flash_start[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.205 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[16] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[13] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[11] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[7]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[16] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[17] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[11] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[2]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[10] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[6]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[4]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[12] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[1]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[15] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[16] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[3]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.217 ; spi_drive_20b:u_spi_drive|idel_flag0           ; spi_drive_20b:u_spi_drive|idel_flag1           ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.583      ;
; 0.257 ; ads8363_read:u_ads8363_read|spi_start          ; spi_drive_20b:u_spi_drive|current_state.RandW  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.275 ; spi_drive_20b:u_spi_drive|dely_cnt             ; spi_drive_20b:u_spi_drive|clk_cnt              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.277 ; spi_drive_20b:u_spi_drive|dely_cnt             ; spi_drive_20b:u_spi_drive|cmd_buffer[19]       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; spi_drive_20b:u_spi_drive|spi_cs               ; spi_drive_20b:u_spi_drive|dely_cnt             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[14] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[2]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[7]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; spi_drive_20b:u_spi_drive|idel_flag0           ; ads8363_read:u_ads8363_read|spi_start          ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.644      ;
; 0.279 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[12] ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[13] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[8]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[6]  ; spi_drive_20b:u_spi_drive|r_data_a[6]          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[1]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_a[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[5]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[4]  ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; spi_drive_20b:u_spi_drive|idel_flag0           ; ads8363_read:u_ads8363_read|spi_start          ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.646      ;
; 0.281 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[14] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[15] ; spi_drive_20b:u_spi_drive|rd_data_buffer_b[16] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.290 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|spi_clk              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.411      ;
; 0.290 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|spi_clk0             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.411      ;
; 0.291 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|spi_mosi             ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.291 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|spi_cs               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.291 ; spi_drive_20b:u_spi_drive|current_state.RandW  ; spi_drive_20b:u_spi_drive|idel_flag0           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.294 ; spi_drive_20b:u_spi_drive|spi_clk0             ; spi_drive_20b:u_spi_drive|spi_clk              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.299 ; spi_drive_20b:u_spi_drive|bit_cnt[1]           ; spi_drive_20b:u_spi_drive|bit_cnt[1]           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.302 ; spi_drive_20b:u_spi_drive|dely_state_cnt[15]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[15]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[31]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[31]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[13]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[13]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[5]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; spi_drive_20b:u_spi_drive|dely_state_cnt[3]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[3]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; spi_drive_20b:u_spi_drive|bit_cnt[0]           ; spi_drive_20b:u_spi_drive|bit_cnt[0]           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_drive_20b:u_spi_drive|dely_state_cnt[29]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[29]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_drive_20b:u_spi_drive|dely_state_cnt[21]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[21]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_drive_20b:u_spi_drive|dely_state_cnt[19]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[19]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_drive_20b:u_spi_drive|dely_state_cnt[17]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[17]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_drive_20b:u_spi_drive|dely_state_cnt[11]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[11]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[7]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[6]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_drive_20b:u_spi_drive|dely_state_cnt[1]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[1]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_drive_20b:u_spi_drive|dely_state_cnt[27]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[27]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ads8363_read:u_ads8363_read|flash_start[1]     ; ads8363_read:u_ads8363_read|flash_start[0]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ads8363_read:u_ads8363_read|flash_start[0]     ; ads8363_read:u_ads8363_read|flash_start[2]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[2]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; spi_drive_20b:u_spi_drive|dely_state_cnt[25]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[25]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; spi_drive_20b:u_spi_drive|dely_state_cnt[23]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[23]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; spi_drive_20b:u_spi_drive|dely_state_cnt[22]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[22]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; spi_drive_20b:u_spi_drive|dely_state_cnt[16]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[16]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; spi_drive_20b:u_spi_drive|dely_state_cnt[14]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[14]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[9]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[8]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ads8363_read:u_ads8363_read|flash_start[2]     ; ads8363_read:u_ads8363_read|flash_start[1]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; spi_drive_20b:u_spi_drive|bit_cnt[2]           ; spi_drive_20b:u_spi_drive|bit_cnt[2]           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; spi_drive_20b:u_spi_drive|dely_state_cnt[30]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[30]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; spi_drive_20b:u_spi_drive|dely_state_cnt[24]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[24]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; spi_drive_20b:u_spi_drive|dely_state_cnt[20]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[20]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; spi_drive_20b:u_spi_drive|dely_state_cnt[18]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[18]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; spi_drive_20b:u_spi_drive|dely_state_cnt[12]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[12]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; spi_drive_20b:u_spi_drive|dely_state_cnt[10]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[10]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; spi_drive_20b:u_spi_drive|dely_state_cnt[4]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[4]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ads8363_read:u_ads8363_read|flash_start[1]     ; ads8363_read:u_ads8363_read|flash_start[2]     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; spi_drive_20b:u_spi_drive|stdone               ; spi_drive_20b:u_spi_drive|current_state.RandW  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; spi_drive_20b:u_spi_drive|dely_state_cnt[28]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[28]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; spi_drive_20b:u_spi_drive|dely_state_cnt[26]   ; spi_drive_20b:u_spi_drive|dely_state_cnt[26]   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.315 ; spi_drive_20b:u_spi_drive|bit_cnt[3]           ; spi_drive_20b:u_spi_drive|bit_cnt[3]           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; spi_drive_20b:u_spi_drive|dely_state_cnt[0]    ; spi_drive_20b:u_spi_drive|dely_state_cnt[0]    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; ads8363_read:u_ads8363_read|flash_start[0]     ; ads8363_read:u_ads8363_read|spi_start          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.319 ; ads8363_read:u_ads8363_read|flash_start[1]     ; ads8363_read:u_ads8363_read|spi_start          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.323 ; spi_drive_20b:u_spi_drive|bit_cnt[4]           ; spi_drive_20b:u_spi_drive|bit_cnt[4]           ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                 ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.186 ; fmc_control:fmc_control1|rd_data_reg[15] ; fmc_control:fmc_control1|rd_data_reg[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fmc_control:fmc_control1|rd_data_reg[14] ; fmc_control:fmc_control1|rd_data_reg[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fmc_control:fmc_control1|rd_data_reg[12] ; fmc_control:fmc_control1|rd_data_reg[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fmc_control:fmc_control1|rd_data_reg[10] ; fmc_control:fmc_control1|rd_data_reg[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fmc_control:fmc_control1|rd_data_reg[7]  ; fmc_control:fmc_control1|rd_data_reg[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fmc_control:fmc_control1|rd_data_reg[6]  ; fmc_control:fmc_control1|rd_data_reg[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fmc_control:fmc_control1|rd_data_reg[5]  ; fmc_control:fmc_control1|rd_data_reg[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fmc_control:fmc_control1|rd_data_reg[4]  ; fmc_control:fmc_control1|rd_data_reg[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fmc_control:fmc_control1|rd_data_reg[3]  ; fmc_control:fmc_control1|rd_data_reg[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; fmc_control:fmc_control1|rd_data_reg[13] ; fmc_control:fmc_control1|rd_data_reg[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fmc_control:fmc_control1|rd_data_reg[11] ; fmc_control:fmc_control1|rd_data_reg[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fmc_control:fmc_control1|rd_data_reg[9]  ; fmc_control:fmc_control1|rd_data_reg[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fmc_control:fmc_control1|rd_data_reg[8]  ; fmc_control:fmc_control1|rd_data_reg[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fmc_control:fmc_control1|rd_data_reg[2]  ; fmc_control:fmc_control1|rd_data_reg[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fmc_control:fmc_control1|rd_data_reg[1]  ; fmc_control:fmc_control1|rd_data_reg[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fmc_control:fmc_control1|rd_data_reg[0]  ; fmc_control:fmc_control1|rd_data_reg[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.868 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.137      ;
; 0.868 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.137      ;
; 0.868 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.137      ;
; 0.868 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.137      ;
; 0.975 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[0]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.243      ;
; 0.975 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[2]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.243      ;
; 0.975 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[8]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.243      ;
; 1.112 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.381      ;
; 1.112 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.381      ;
; 1.112 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.381      ;
; 1.112 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.381      ;
; 1.141 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[3]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.408      ;
; 1.164 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.432      ;
; 1.164 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.432      ;
; 1.164 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.432      ;
; 1.164 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.432      ;
; 1.274 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[4]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.543      ;
; 1.274 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[10] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.543      ;
; 1.274 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[14] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.543      ;
; 1.274 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[15] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.543      ;
; 1.364 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[0]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.632      ;
; 1.364 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[2]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.632      ;
; 1.364 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[8]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.632      ;
; 1.490 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[1]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.759      ;
; 1.490 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[9]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.759      ;
; 1.490 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[11] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.759      ;
; 1.490 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[13] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.759      ;
; 1.494 ; ads8363_read:u_ads8363_read|data_b1[3]   ; fmc_control:fmc_control1|rd_data_reg[3]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.527      ;
; 1.505 ; ads8363_read:u_ads8363_read|data_b0[13]  ; fmc_control:fmc_control1|rd_data_reg[13] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.152     ; 0.537      ;
; 1.507 ; ads8363_read:u_ads8363_read|data_b0[9]   ; fmc_control:fmc_control1|rd_data_reg[9]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.152     ; 0.539      ;
; 1.508 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[3]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.775      ;
; 1.527 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[5]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.795      ;
; 1.527 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[6]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.795      ;
; 1.527 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[7]  ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.795      ;
; 1.527 ; FPGA_CS_NEL                              ; fmc_control:fmc_control1|rd_data_reg[12] ; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.795      ;
; 1.537 ; ads8363_read:u_ads8363_read|data_b1[2]   ; fmc_control:fmc_control1|rd_data_reg[2]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.152     ; 0.569      ;
; 1.544 ; ads8363_read:u_ads8363_read|data_b1[9]   ; fmc_control:fmc_control1|rd_data_reg[9]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.152     ; 0.576      ;
; 1.545 ; ads8363_read:u_ads8363_read|data_b1[13]  ; fmc_control:fmc_control1|rd_data_reg[13] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.152     ; 0.577      ;
; 1.591 ; ads8363_read:u_ads8363_read|data_b0[10]  ; fmc_control:fmc_control1|rd_data_reg[10] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.150     ; 0.625      ;
; 1.598 ; ads8363_read:u_ads8363_read|data_b0[3]   ; fmc_control:fmc_control1|rd_data_reg[3]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.631      ;
; 1.603 ; ads8363_read:u_ads8363_read|data_b0[0]   ; fmc_control:fmc_control1|rd_data_reg[0]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.636      ;
; 1.604 ; ads8363_read:u_ads8363_read|data_b1[8]   ; fmc_control:fmc_control1|rd_data_reg[8]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.152     ; 0.636      ;
; 1.608 ; ads8363_read:u_ads8363_read|data_b0[2]   ; fmc_control:fmc_control1|rd_data_reg[2]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.641      ;
; 1.612 ; ads8363_read:u_ads8363_read|data_b1[11]  ; fmc_control:fmc_control1|rd_data_reg[11] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.152     ; 0.644      ;
; 1.614 ; ads8363_read:u_ads8363_read|data_b0[15]  ; fmc_control:fmc_control1|rd_data_reg[15] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.150     ; 0.648      ;
; 1.614 ; ads8363_read:u_ads8363_read|data_b0[4]   ; fmc_control:fmc_control1|rd_data_reg[4]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.150     ; 0.648      ;
; 1.622 ; ads8363_read:u_ads8363_read|data_a1[9]   ; fmc_control:fmc_control1|rd_data_reg[9]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.655      ;
; 1.629 ; ads8363_read:u_ads8363_read|data_a1[13]  ; fmc_control:fmc_control1|rd_data_reg[13] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.662      ;
; 1.631 ; ads8363_read:u_ads8363_read|data_a1[14]  ; fmc_control:fmc_control1|rd_data_reg[14] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.664      ;
; 1.631 ; ads8363_read:u_ads8363_read|data_a0[3]   ; fmc_control:fmc_control1|rd_data_reg[3]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.664      ;
; 1.635 ; ads8363_read:u_ads8363_read|data_a1[7]   ; fmc_control:fmc_control1|rd_data_reg[7]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.150     ; 0.669      ;
; 1.648 ; ads8363_read:u_ads8363_read|data_a1[5]   ; fmc_control:fmc_control1|rd_data_reg[5]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.152     ; 0.680      ;
; 1.656 ; ads8363_read:u_ads8363_read|data_b0[1]   ; fmc_control:fmc_control1|rd_data_reg[1]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.150     ; 0.690      ;
; 1.656 ; ads8363_read:u_ads8363_read|data_a1[10]  ; fmc_control:fmc_control1|rd_data_reg[10] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.689      ;
; 1.656 ; ads8363_read:u_ads8363_read|data_a0[7]   ; fmc_control:fmc_control1|rd_data_reg[7]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.689      ;
; 1.657 ; ads8363_read:u_ads8363_read|data_a1[6]   ; fmc_control:fmc_control1|rd_data_reg[6]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.150     ; 0.691      ;
; 1.663 ; ads8363_read:u_ads8363_read|data_a1[12]  ; fmc_control:fmc_control1|rd_data_reg[12] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.152     ; 0.695      ;
; 1.665 ; ads8363_read:u_ads8363_read|data_b0[8]   ; fmc_control:fmc_control1|rd_data_reg[8]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.698      ;
; 1.665 ; ads8363_read:u_ads8363_read|data_b0[11]  ; fmc_control:fmc_control1|rd_data_reg[11] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.150     ; 0.699      ;
; 1.665 ; ads8363_read:u_ads8363_read|data_b1[12]  ; fmc_control:fmc_control1|rd_data_reg[12] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.698      ;
; 1.666 ; ads8363_read:u_ads8363_read|data_b1[7]   ; fmc_control:fmc_control1|rd_data_reg[7]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.699      ;
; 1.666 ; ads8363_read:u_ads8363_read|data_b1[5]   ; fmc_control:fmc_control1|rd_data_reg[5]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.699      ;
; 1.669 ; ads8363_read:u_ads8363_read|data_a0[14]  ; fmc_control:fmc_control1|rd_data_reg[14] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.702      ;
; 1.670 ; ads8363_read:u_ads8363_read|data_b1[6]   ; fmc_control:fmc_control1|rd_data_reg[6]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.703      ;
; 1.679 ; ads8363_read:u_ads8363_read|data_a1[0]   ; fmc_control:fmc_control1|rd_data_reg[0]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.152     ; 0.711      ;
; 1.696 ; ads8363_read:u_ads8363_read|data_b1[4]   ; fmc_control:fmc_control1|rd_data_reg[4]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.729      ;
; 1.700 ; ads8363_read:u_ads8363_read|data_a0[6]   ; fmc_control:fmc_control1|rd_data_reg[6]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.733      ;
; 1.702 ; ads8363_read:u_ads8363_read|data_a0[5]   ; fmc_control:fmc_control1|rd_data_reg[5]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.735      ;
; 1.708 ; ads8363_read:u_ads8363_read|data_b1[15]  ; fmc_control:fmc_control1|rd_data_reg[15] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.741      ;
; 1.710 ; ads8363_read:u_ads8363_read|data_b1[0]   ; fmc_control:fmc_control1|rd_data_reg[0]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.152     ; 0.742      ;
; 1.713 ; ads8363_read:u_ads8363_read|data_a0[10]  ; fmc_control:fmc_control1|rd_data_reg[10] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.746      ;
; 1.714 ; ads8363_read:u_ads8363_read|data_a1[4]   ; fmc_control:fmc_control1|rd_data_reg[4]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.747      ;
; 1.719 ; ads8363_read:u_ads8363_read|data_b1[1]   ; fmc_control:fmc_control1|rd_data_reg[1]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.149     ; 0.754      ;
; 1.721 ; ads8363_read:u_ads8363_read|data_a0[15]  ; fmc_control:fmc_control1|rd_data_reg[15] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.754      ;
; 1.723 ; ads8363_read:u_ads8363_read|data_a0[2]   ; fmc_control:fmc_control1|rd_data_reg[2]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.152     ; 0.755      ;
; 1.723 ; ads8363_read:u_ads8363_read|data_a1[1]   ; fmc_control:fmc_control1|rd_data_reg[1]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.756      ;
; 1.724 ; ads8363_read:u_ads8363_read|data_b0[12]  ; fmc_control:fmc_control1|rd_data_reg[12] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.757      ;
; 1.724 ; ads8363_read:u_ads8363_read|data_a0[0]   ; fmc_control:fmc_control1|rd_data_reg[0]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.152     ; 0.756      ;
; 1.725 ; ads8363_read:u_ads8363_read|data_b0[7]   ; fmc_control:fmc_control1|rd_data_reg[7]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.758      ;
; 1.730 ; ads8363_read:u_ads8363_read|data_a1[15]  ; fmc_control:fmc_control1|rd_data_reg[15] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.763      ;
; 1.730 ; ads8363_read:u_ads8363_read|data_a0[1]   ; fmc_control:fmc_control1|rd_data_reg[1]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.763      ;
; 1.731 ; ads8363_read:u_ads8363_read|data_a1[2]   ; fmc_control:fmc_control1|rd_data_reg[2]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.152     ; 0.763      ;
; 1.737 ; ads8363_read:u_ads8363_read|data_a1[11]  ; fmc_control:fmc_control1|rd_data_reg[11] ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.151     ; 0.770      ;
; 1.738 ; ads8363_read:u_ads8363_read|data_a0[8]   ; fmc_control:fmc_control1|rd_data_reg[8]  ; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.152     ; 0.770      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_drive_20b:u_spi_drive|idel_flag0'                                                                                                                                                              ;
+-------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                 ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.404 ; spi_drive_20b:u_spi_drive|r_data_b[6]  ; ads8363_read:u_ads8363_read|data_b1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.419      ; 1.977      ;
; 0.421 ; spi_drive_20b:u_spi_drive|r_data_b[8]  ; ads8363_read:u_ads8363_read|data_b1[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.419      ; 1.994      ;
; 0.460 ; spi_drive_20b:u_spi_drive|r_data_b[8]  ; ads8363_read:u_ads8363_read|data_b0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.419      ; 2.033      ;
; 0.466 ; spi_drive_20b:u_spi_drive|r_data_b[6]  ; ads8363_read:u_ads8363_read|data_b0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.419      ; 2.039      ;
; 0.638 ; spi_drive_20b:u_spi_drive|r_data_a[13] ; ads8363_read:u_ads8363_read|data_a0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.212      ;
; 0.663 ; spi_drive_20b:u_spi_drive|r_data_b[10] ; ads8363_read:u_ads8363_read|data_b1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.237      ;
; 0.681 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.256      ;
; 0.681 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.256      ;
; 0.681 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.256      ;
; 0.681 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.256      ;
; 0.696 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.271      ;
; 0.696 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.271      ;
; 0.696 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.271      ;
; 0.696 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.271      ;
; 0.698 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.418      ; 2.270      ;
; 0.698 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.418      ; 2.270      ;
; 0.698 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.418      ; 2.270      ;
; 0.698 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.418      ; 2.270      ;
; 0.700 ; spi_drive_20b:u_spi_drive|r_data_b[3]  ; ads8363_read:u_ads8363_read|data_b1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.275      ;
; 0.719 ; spi_drive_20b:u_spi_drive|r_data_b[1]  ; ads8363_read:u_ads8363_read|data_b0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.294      ;
; 0.721 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.295      ;
; 0.721 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.295      ;
; 0.721 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.295      ;
; 0.721 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.295      ;
; 0.721 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.295      ;
; 0.721 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.295      ;
; 0.721 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.295      ;
; 0.721 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.295      ;
; 0.726 ; spi_drive_20b:u_spi_drive|r_data_a[13] ; ads8363_read:u_ads8363_read|data_a1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.300      ;
; 0.727 ; spi_drive_20b:u_spi_drive|r_data_b[1]  ; ads8363_read:u_ads8363_read|data_b1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.302      ;
; 0.729 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.303      ;
; 0.729 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.303      ;
; 0.729 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.303      ;
; 0.729 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.303      ;
; 0.729 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.303      ;
; 0.729 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.303      ;
; 0.729 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.303      ;
; 0.730 ; spi_drive_20b:u_spi_drive|r_data_a[11] ; ads8363_read:u_ads8363_read|data_a0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.304      ;
; 0.732 ; spi_drive_20b:u_spi_drive|r_data_b[7]  ; ads8363_read:u_ads8363_read|data_b1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.306      ;
; 0.733 ; spi_drive_20b:u_spi_drive|r_data_a[16] ; ads8363_read:u_ads8363_read|data_a0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.307      ;
; 0.736 ; spi_drive_20b:u_spi_drive|r_data_a[16] ; ads8363_read:u_ads8363_read|data_a1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.310      ;
; 0.736 ; spi_drive_20b:u_spi_drive|r_data_b[13] ; ads8363_read:u_ads8363_read|data_b0[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.310      ;
; 0.737 ; spi_drive_20b:u_spi_drive|r_data_b[2]  ; ads8363_read:u_ads8363_read|data_b1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.311      ;
; 0.739 ; spi_drive_20b:u_spi_drive|r_data_b[3]  ; ads8363_read:u_ads8363_read|data_b0[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.314      ;
; 0.741 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.315      ;
; 0.741 ; spi_drive_20b:u_spi_drive|r_data_b[13] ; ads8363_read:u_ads8363_read|data_b1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.315      ;
; 0.741 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.315      ;
; 0.749 ; spi_drive_20b:u_spi_drive|r_data_a[4]  ; ads8363_read:u_ads8363_read|data_a0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.323      ;
; 0.750 ; spi_drive_20b:u_spi_drive|r_data_b[4]  ; ads8363_read:u_ads8363_read|data_b1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.324      ;
; 0.753 ; spi_drive_20b:u_spi_drive|r_data_b[15] ; ads8363_read:u_ads8363_read|data_b1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.327      ;
; 0.756 ; spi_drive_20b:u_spi_drive|r_data_b[10] ; ads8363_read:u_ads8363_read|data_b0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.330      ;
; 0.758 ; spi_drive_20b:u_spi_drive|r_data_a[6]  ; ads8363_read:u_ads8363_read|data_a1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.333      ;
; 0.761 ; spi_drive_20b:u_spi_drive|r_data_a[2]  ; ads8363_read:u_ads8363_read|data_a0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.335      ;
; 0.762 ; spi_drive_20b:u_spi_drive|r_data_b[15] ; ads8363_read:u_ads8363_read|data_b0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.422      ; 2.338      ;
; 0.762 ; spi_drive_20b:u_spi_drive|r_data_b[4]  ; ads8363_read:u_ads8363_read|data_b0[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.336      ;
; 0.762 ; spi_drive_20b:u_spi_drive|r_data_a[2]  ; ads8363_read:u_ads8363_read|data_a1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.336      ;
; 0.766 ; spi_drive_20b:u_spi_drive|r_data_b[12] ; ads8363_read:u_ads8363_read|data_b1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.422      ; 2.342      ;
; 0.766 ; spi_drive_20b:u_spi_drive|r_data_a[11] ; ads8363_read:u_ads8363_read|data_a1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.340      ;
; 0.769 ; spi_drive_20b:u_spi_drive|r_data_b[9]  ; ads8363_read:u_ads8363_read|data_b1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.344      ;
; 0.775 ; spi_drive_20b:u_spi_drive|r_data_a[12] ; ads8363_read:u_ads8363_read|data_a0[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.349      ;
; 0.780 ; spi_drive_20b:u_spi_drive|r_data_b[5]  ; ads8363_read:u_ads8363_read|data_b1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.354      ;
; 0.780 ; spi_drive_20b:u_spi_drive|r_data_a[4]  ; ads8363_read:u_ads8363_read|data_a1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.354      ;
; 0.783 ; spi_drive_20b:u_spi_drive|r_data_b[16] ; ads8363_read:u_ads8363_read|data_b1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.357      ;
; 0.783 ; spi_drive_20b:u_spi_drive|r_data_b[16] ; ads8363_read:u_ads8363_read|data_b0[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.357      ;
; 0.787 ; spi_drive_20b:u_spi_drive|r_data_b[14] ; ads8363_read:u_ads8363_read|data_b1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.422      ; 2.363      ;
; 0.790 ; spi_drive_20b:u_spi_drive|r_data_b[14] ; ads8363_read:u_ads8363_read|data_b0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.422      ; 2.366      ;
; 0.791 ; spi_drive_20b:u_spi_drive|r_data_b[11] ; ads8363_read:u_ads8363_read|data_b0[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.365      ;
; 0.793 ; spi_drive_20b:u_spi_drive|r_data_a[14] ; ads8363_read:u_ads8363_read|data_a1[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.367      ;
; 0.794 ; spi_drive_20b:u_spi_drive|r_data_a[14] ; ads8363_read:u_ads8363_read|data_a0[13] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.368      ;
; 0.797 ; spi_drive_20b:u_spi_drive|r_data_a[15] ; ads8363_read:u_ads8363_read|data_a0[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.371      ;
; 0.799 ; spi_drive_20b:u_spi_drive|r_data_a[15] ; ads8363_read:u_ads8363_read|data_a1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.373      ;
; 0.799 ; spi_drive_20b:u_spi_drive|r_data_b[7]  ; ads8363_read:u_ads8363_read|data_b0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.373      ;
; 0.807 ; spi_drive_20b:u_spi_drive|r_data_a[7]  ; ads8363_read:u_ads8363_read|data_a0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.381      ;
; 0.811 ; spi_drive_20b:u_spi_drive|r_data_a[6]  ; ads8363_read:u_ads8363_read|data_a0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.385      ;
; 0.814 ; spi_drive_20b:u_spi_drive|r_data_b[11] ; ads8363_read:u_ads8363_read|data_b1[10] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.419      ; 2.387      ;
; 0.815 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[12] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.389      ;
; 0.815 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.389      ;
; 0.815 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.389      ;
; 0.815 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.389      ;
; 0.816 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[7]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.419      ; 2.389      ;
; 0.816 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.419      ; 2.389      ;
; 0.816 ; spi_drive_20b:u_spi_drive|r_data_a[18] ; ads8363_read:u_ads8363_read|data_a0[5]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.419      ; 2.389      ;
; 0.818 ; spi_drive_20b:u_spi_drive|r_data_b[2]  ; ads8363_read:u_ads8363_read|data_b0[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.393      ;
; 0.819 ; spi_drive_20b:u_spi_drive|r_data_a[10] ; ads8363_read:u_ads8363_read|data_a0[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.393      ;
; 0.820 ; spi_drive_20b:u_spi_drive|r_data_a[10] ; ads8363_read:u_ads8363_read|data_a1[9]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.394      ;
; 0.827 ; spi_drive_20b:u_spi_drive|r_data_a[5]  ; ads8363_read:u_ads8363_read|data_a0[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.401      ;
; 0.828 ; spi_drive_20b:u_spi_drive|r_data_b[9]  ; ads8363_read:u_ads8363_read|data_b0[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.402      ;
; 0.828 ; spi_drive_20b:u_spi_drive|r_data_a[7]  ; ads8363_read:u_ads8363_read|data_a1[6]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.419      ; 2.401      ;
; 0.828 ; spi_drive_20b:u_spi_drive|r_data_a[5]  ; ads8363_read:u_ads8363_read|data_a1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.402      ;
; 0.830 ; spi_drive_20b:u_spi_drive|r_data_a[1]  ; ads8363_read:u_ads8363_read|data_a1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.405      ;
; 0.833 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[15] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.408      ;
; 0.833 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[8]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.408      ;
; 0.833 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[4]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.408      ;
; 0.833 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[2]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.408      ;
; 0.833 ; spi_drive_20b:u_spi_drive|r_data_a[1]  ; ads8363_read:u_ads8363_read|data_a0[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.408      ;
; 0.833 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[0]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.421      ; 2.408      ;
; 0.836 ; spi_drive_20b:u_spi_drive|r_data_a[12] ; ads8363_read:u_ads8363_read|data_a1[11] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.420      ; 2.410      ;
; 0.837 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[14] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.419      ; 2.410      ;
; 0.837 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[3]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.419      ; 2.410      ;
; 0.837 ; spi_drive_20b:u_spi_drive|r_data_b[18] ; ads8363_read:u_ads8363_read|data_b1[1]  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0 ; 0.000        ; 1.419      ; 2.410      ;
+-------+----------------------------------------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 48.695 ns




+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; -9.420   ; 0.172 ; N/A      ; N/A     ; -3.000              ;
;  FPGA_CS_NEL                                         ; N/A      ; N/A   ; N/A      ; N/A     ; -3.000              ;
;  PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; -1.504   ; 0.172 ; N/A      ; N/A     ; 12.217              ;
;  PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; -9.420   ; 0.186 ; N/A      ; N/A     ; 0.846               ;
;  spi_drive_20b:u_spi_drive|idel_flag0                ; -4.137   ; 0.404 ; N/A      ; N/A     ; -1.487              ;
;  sys_clk                                             ; N/A      ; N/A   ; N/A      ; N/A     ; 20.427              ;
; Design-wide TNS                                      ; -384.606 ; 0.0   ; 0.0      ; 0.0     ; -98.168             ;
;  FPGA_CS_NEL                                         ; N/A      ; N/A   ; N/A      ; N/A     ; -3.331              ;
;  PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; -2.786   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; -147.071 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_drive_20b:u_spi_drive|idel_flag0                ; -241.342 ; 0.000 ; N/A      ; N/A     ; -95.168             ;
;  sys_clk                                             ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; spi_cs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_mosi      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_WR_NWE             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_NL_NADV            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CS_NEL             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_RD_NOE             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_miso_b              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_miso_a              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; spi_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; spi_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; spi_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; spi_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; spi_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; spi_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 1989     ; 0        ; 0        ; 0        ;
; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 2        ; 0        ; 0        ;
; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 1488     ; 16       ; 0        ; 0        ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 16       ; 0        ; 0        ; 0        ;
; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 64       ; 0        ; 0        ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0                ; 0        ; 0        ; 128      ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 1989     ; 0        ; 0        ; 0        ;
; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 2        ; 0        ; 0        ;
; FPGA_CS_NEL                                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 1488     ; 16       ; 0        ; 0        ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 16       ; 0        ; 0        ; 0        ;
; spi_drive_20b:u_spi_drive|idel_flag0                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 64       ; 0        ; 0        ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; spi_drive_20b:u_spi_drive|idel_flag0                ; 0        ; 0        ; 128      ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 239   ; 239  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 67    ; 67   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; Target                                              ; Clock                                               ; Type      ; Status      ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; FPGA_CS_NEL                                         ; FPGA_CS_NEL                                         ; Base      ; Constrained ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; spi_drive_20b:u_spi_drive|idel_flag0                ; spi_drive_20b:u_spi_drive|idel_flag0                ; Base      ; Constrained ;
; sys_clk                                             ; sys_clk                                             ; Base      ; Constrained ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_CS_NEL  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_NL_NADV ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_RD_NOE  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso_a   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso_b   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FPGA_DB[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_CS_NEL  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_NL_NADV ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_RD_NOE  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso_a   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso_b   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FPGA_DB[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Wed Jul 26 20:09:30 2023
Info: Command: quartus_sta fmc_fpga -c fmc_fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fmc_fpga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 41.666 -waveform {0.000 20.833} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {PLL_CLK|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 5 -duty_cycle 50.00 -name {PLL_CLK|altpll_component|auto_generated|pll1|clk[0]} {PLL_CLK|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_CLK|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {PLL_CLK|altpll_component|auto_generated|pll1|clk[2]} {PLL_CLK|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name spi_drive_20b:u_spi_drive|idel_flag0 spi_drive_20b:u_spi_drive|idel_flag0
    Info (332105): create_clock -period 1.000 -name FPGA_CS_NEL FPGA_CS_NEL
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.420
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.420            -147.071 PLL_CLK|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.054            -234.749 spi_drive_20b:u_spi_drive|idel_flag0 
    Info (332119):    -1.504              -2.786 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.416               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.336               0.000 spi_drive_20b:u_spi_drive|idel_flag0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 FPGA_CS_NEL 
    Info (332119):    -1.487             -95.168 spi_drive_20b:u_spi_drive|idel_flag0 
    Info (332119):     0.846               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    12.217               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    20.767               0.000 sys_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 47.075 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.745            -136.462 PLL_CLK|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.137            -241.342 spi_drive_20b:u_spi_drive|idel_flag0 
    Info (332119):    -1.277              -2.368 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.249               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.253               0.000 spi_drive_20b:u_spi_drive|idel_flag0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 FPGA_CS_NEL 
    Info (332119):    -1.487             -95.168 spi_drive_20b:u_spi_drive|idel_flag0 
    Info (332119):     0.846               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    12.217               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    20.776               0.000 sys_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 47.228 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.210             -65.758 PLL_CLK|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.965            -112.961 spi_drive_20b:u_spi_drive|idel_flag0 
    Info (332119):    -0.763              -1.452 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.404               0.000 spi_drive_20b:u_spi_drive|idel_flag0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.331 FPGA_CS_NEL 
    Info (332119):    -1.000             -64.000 spi_drive_20b:u_spi_drive|idel_flag0 
    Info (332119):     1.333               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    12.296               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    20.427               0.000 sys_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 48.695 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4918 megabytes
    Info: Processing ended: Wed Jul 26 20:09:32 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


