{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Load in RHEED training data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2025-05-22 20:20:19.853969: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX_VNNI FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2025-05-22 20:20:19.926259: I tensorflow/core/util/port.cc:104] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2025-05-22 20:20:19.929019: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory\n",
      "2025-05-22 20:20:19.929033: I tensorflow/compiler/xla/stream_executor/cuda/cudart_stub.cc:29] Ignore above cudart dlerror if you do not have a GPU set up on your machine.\n",
      "2025-05-22 20:20:20.426690: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer.so.7'; dlerror: libnvinfer.so.7: cannot open shared object file: No such file or directory\n",
      "2025-05-22 20:20:20.426826: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer_plugin.so.7'; dlerror: libnvinfer_plugin.so.7: cannot open shared object file: No such file or directory\n",
      "2025-05-22 20:20:20.426833: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Cannot dlopen some TensorRT libraries. If you would like to use Nvidia GPU with TensorRT, please make sure the missing libraries mentioned above are installed properly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: Failed to import handlers from core.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from convolution.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from pooling.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from recurrent.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from reshape.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from merge.py: No module named 'torch'.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/aelabd/RHEED/hls4ml/hls4ml/converters/__init__.py:29: UserWarning: WARNING: Pytorch converter is not enabled!\n",
      "  warnings.warn(\"WARNING: Pytorch converter is not enabled!\", stacklevel=1)\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "import h5py\n",
    "from sklearn.preprocessing import StandardScaler\n",
    "from tqdm import tqdm\n",
    "import tensorflow as tf\n",
    "from qkeras import *\n",
    "import hls4ml\n",
    "\n",
    "tf.random.set_seed(0)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Useful functions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "def print_dict(d, indent=0):\n",
    "    align = 20\n",
    "    for key, value in d.items():\n",
    "        print('  ' * indent + str(key), end='')\n",
    "        if isinstance(value, dict):\n",
    "            print()\n",
    "            print_dict(value, indent+1)\n",
    "        else:\n",
    "            print(':' + ' ' * (20 - len(key) - 2 * indent) + str(value))  "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "def custom_weighted_mse_loss(I, J, n):\n",
    "    W = tf.pow(I, n)\n",
    "    squared_diffs = tf.pow(I - J, 2)\n",
    "    weighted_squared_diffs = W * squared_diffs\n",
    "\n",
    "    return tf.reduce_mean(weighted_squared_diffs)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Load the Model"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "I ran into some issues loading the QKeras model directly so I had to do this weird work around"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Model Architecture QAT\n",
    "integer_bits = 2\n",
    "fraction_bits = 6\n",
    "symmetric = 0\n",
    "keep_negative = 1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "import tensorflow as tf\n",
    "from qkeras import QConv2DBatchnorm, QActivation, QDense\n",
    "\n",
    "def build_model(input_shape, total_bits, integer_bits):\n",
    "    inputs = tf.keras.Input(shape=input_shape)\n",
    "    \n",
    "    x = QConv2DBatchnorm(\n",
    "        filters=6, kernel_size=3, strides=1, padding='valid',\n",
    "        kernel_quantizer=f\"quantized_bits({total_bits}, {integer_bits}, alpha=1)\",\n",
    "        bias_quantizer=f\"quantized_bits({total_bits}, {integer_bits}, alpha=1)\",\n",
    "        kernel_initializer='lecun_uniform',\n",
    "        kernel_regularizer=tf.keras.regularizers.l1(0.0001),\n",
    "        use_bias=True,\n",
    "    )(inputs)\n",
    "    x = QActivation(f\"quantized_relu({total_bits}, {integer_bits})\")(x)\n",
    "    x = tf.keras.layers.MaxPool2D(pool_size=4, strides=4)(x)\n",
    "    \n",
    "    x = QConv2DBatchnorm(\n",
    "        filters=16, kernel_size=3, strides=1, padding='valid',\n",
    "        kernel_quantizer=f\"quantized_bits({total_bits}, {integer_bits}, alpha=1)\",\n",
    "        bias_quantizer=f\"quantized_bits({total_bits}, {integer_bits}, alpha=1)\",\n",
    "        kernel_initializer='lecun_uniform',\n",
    "        kernel_regularizer=tf.keras.regularizers.l1(0.0001),\n",
    "        use_bias=True,\n",
    "    )(x)\n",
    "    x = QActivation(f\"quantized_relu({total_bits}, {integer_bits})\")(x)\n",
    "    x = tf.keras.layers.MaxPool2D(pool_size=2, strides=2)(x)\n",
    "\n",
    "    x = QConv2DBatchnorm(\n",
    "        filters=4, kernel_size=3, strides=1, padding='valid',\n",
    "        kernel_quantizer=f\"quantized_bits({total_bits}, {integer_bits}, alpha=1)\",\n",
    "        bias_quantizer=f\"quantized_bits({total_bits}, {integer_bits}, alpha=1)\",\n",
    "        kernel_initializer='lecun_uniform',\n",
    "        kernel_regularizer=tf.keras.regularizers.l1(0.0001),\n",
    "        use_bias=True,\n",
    "    )(x)\n",
    "    x = QActivation(f\"quantized_relu({total_bits}, {integer_bits})\")(x)\n",
    "    x = tf.keras.layers.MaxPool2D(pool_size=2, strides=2)(x)\n",
    "    \n",
    "    x = tf.keras.layers.Flatten()(x)\n",
    "    \n",
    "    x = QDense(\n",
    "        units=52,\n",
    "        kernel_quantizer=f\"quantized_bits({total_bits}, {integer_bits}, alpha=1)\",\n",
    "        bias_quantizer=f\"quantized_bits({total_bits}, {integer_bits}, alpha=1)\",\n",
    "    )(x)\n",
    "    x = QActivation(f\"quantized_relu({total_bits}, {integer_bits})\")(x)\n",
    "    \n",
    "    outputs = QDense(\n",
    "        units=5,\n",
    "        kernel_quantizer=f\"quantized_bits({total_bits}, {integer_bits}, alpha=1)\",\n",
    "        bias_quantizer=f\"quantized_bits({total_bits}, {integer_bits}, alpha=1)\",\n",
    "    )(x)\n",
    "    \n",
    "    model = tf.keras.Model(inputs=inputs, outputs=outputs)\n",
    "    return model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2025-05-22 20:20:22.077923: I tensorflow/compiler/xla/stream_executor/cuda/cuda_gpu_executor.cc:967] could not open file to read NUMA node: /sys/bus/pci/devices/0000:01:00.0/numa_node\n",
      "Your kernel may have been built without NUMA support.\n",
      "2025-05-22 20:20:22.078061: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory\n",
      "2025-05-22 20:20:22.078126: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcublas.so.11'; dlerror: libcublas.so.11: cannot open shared object file: No such file or directory\n",
      "2025-05-22 20:20:22.078165: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcublasLt.so.11'; dlerror: libcublasLt.so.11: cannot open shared object file: No such file or directory\n",
      "2025-05-22 20:20:22.078201: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcufft.so.10'; dlerror: libcufft.so.10: cannot open shared object file: No such file or directory\n",
      "2025-05-22 20:20:22.078237: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcurand.so.10'; dlerror: libcurand.so.10: cannot open shared object file: No such file or directory\n",
      "2025-05-22 20:20:22.078271: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcusolver.so.11'; dlerror: libcusolver.so.11: cannot open shared object file: No such file or directory\n",
      "2025-05-22 20:20:22.078306: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcusparse.so.11'; dlerror: libcusparse.so.11: cannot open shared object file: No such file or directory\n",
      "2025-05-22 20:20:22.078345: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudnn.so.8'; dlerror: libcudnn.so.8: cannot open shared object file: No such file or directory\n",
      "2025-05-22 20:20:22.078352: W tensorflow/core/common_runtime/gpu/gpu_device.cc:1934] Cannot dlopen some GPU libraries. Please make sure the missing libraries mentioned above are installed properly if you would like to use GPU. Follow the guide at https://www.tensorflow.org/install/gpu for how to download and setup the required libraries for your platform.\n",
      "Skipping registering GPU devices...\n",
      "2025-05-22 20:20:22.079034: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX_VNNI FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:From /home/aelabd/miniconda3/envs/rheed_hls4ml_dev/lib/python3.10/site-packages/tensorflow/python/autograph/pyct/static_analysis/liveness.py:83: Analyzer.lamba_check (from tensorflow.python.autograph.pyct.static_analysis.liveness) is deprecated and will be removed after 2023-09-23.\n",
      "Instructions for updating:\n",
      "Lambda fuctions will be no more assumed to be used in the statement where they are used, or at least in the same block. https://github.com/tensorflow/tensorflow/issues/56089\n",
      "Model: \"model\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_1 (InputLayer)        [(None, 48, 48, 1)]       0         \n",
      "                                                                 \n",
      " q_conv2d_batchnorm (QConv2D  (None, 46, 46, 6)        85        \n",
      " Batchnorm)                                                      \n",
      "                                                                 \n",
      " q_activation (QActivation)  (None, 46, 46, 6)         0         \n",
      "                                                                 \n",
      " max_pooling2d (MaxPooling2D  (None, 11, 11, 6)        0         \n",
      " )                                                               \n",
      "                                                                 \n",
      " q_conv2d_batchnorm_1 (QConv  (None, 9, 9, 16)         945       \n",
      " 2DBatchnorm)                                                    \n",
      "                                                                 \n",
      " q_activation_1 (QActivation  (None, 9, 9, 16)         0         \n",
      " )                                                               \n",
      "                                                                 \n",
      " max_pooling2d_1 (MaxPooling  (None, 4, 4, 16)         0         \n",
      " 2D)                                                             \n",
      "                                                                 \n",
      " q_conv2d_batchnorm_2 (QConv  (None, 2, 2, 4)          597       \n",
      " 2DBatchnorm)                                                    \n",
      "                                                                 \n",
      " q_activation_2 (QActivation  (None, 2, 2, 4)          0         \n",
      " )                                                               \n",
      "                                                                 \n",
      " max_pooling2d_2 (MaxPooling  (None, 1, 1, 4)          0         \n",
      " 2D)                                                             \n",
      "                                                                 \n",
      " flatten (Flatten)           (None, 4)                 0         \n",
      "                                                                 \n",
      " q_dense (QDense)            (None, 52)                260       \n",
      "                                                                 \n",
      " q_activation_3 (QActivation  (None, 52)               0         \n",
      " )                                                               \n",
      "                                                                 \n",
      " q_dense_1 (QDense)          (None, 5)                 265       \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 2,152\n",
      "Trainable params: 2,097\n",
      "Non-trainable params: 55\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "input_shape = (48, 48, 1) \n",
    "total_bits = 8\n",
    "integer_bits = 2\n",
    "\n",
    "# Build the model\n",
    "model = build_model(input_shape, total_bits, integer_bits)\n",
    "\n",
    "# Compile the model\n",
    "model.compile(optimizer='adam', loss=custom_weighted_mse_loss, run_eagerly=True)\n",
    "\n",
    "# Display the model summary\n",
    "model.summary()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1/1 [==============================] - 0s 99ms/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[-2.296875 , -0.5566406,  0.5600586, -1.7104492,  1.9775391]],\n",
       "      dtype=float32)"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dummy_input = tf.random.normal((1, 48, 48, 1))  \n",
    "model.predict(dummy_input)  # Call the model once to initialize the weights\n",
    "\n",
    "# model.load_weights('/home/mattwilk/8bit6fractional/ml4fg/Gaussian_Model_QAT_2I_6F_weights.h5')  # Load Weights"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## HLS4ML Conversion"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 48, 48, 1]], output shape: [None, 48, 48, 1]\n",
      "Layer name: q_conv2d_batchnorm, layer type: QConv2DBatchnorm, input shapes: [[None, 48, 48, 1]], output shape: [None, 46, 46, 6]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 46, 46, 6]], output shape: [None, 46, 46, 6]\n",
      "Layer name: max_pooling2d, layer type: MaxPooling2D, input shapes: [[None, 46, 46, 6]], output shape: [None, 11, 11, 6]\n",
      "Layer name: q_conv2d_batchnorm_1, layer type: QConv2DBatchnorm, input shapes: [[None, 11, 11, 6]], output shape: [None, 9, 9, 16]\n",
      "Layer name: q_activation_1, layer type: Activation, input shapes: [[None, 9, 9, 16]], output shape: [None, 9, 9, 16]\n",
      "Layer name: max_pooling2d_1, layer type: MaxPooling2D, input shapes: [[None, 9, 9, 16]], output shape: [None, 4, 4, 16]\n",
      "Layer name: q_conv2d_batchnorm_2, layer type: QConv2DBatchnorm, input shapes: [[None, 4, 4, 16]], output shape: [None, 2, 2, 4]\n",
      "Layer name: q_activation_2, layer type: Activation, input shapes: [[None, 2, 2, 4]], output shape: [None, 2, 2, 4]\n",
      "Layer name: max_pooling2d_2, layer type: MaxPooling2D, input shapes: [[None, 2, 2, 4]], output shape: [None, 1, 1, 4]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 1, 1, 4]], output shape: [None, 4]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 4]], output shape: [None, 52]\n",
      "Layer name: q_activation_3, layer type: Activation, input shapes: [[None, 52]], output shape: [None, 52]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Layer name: q_dense_1, layer type: QDense, input shapes: [[None, 52]], output shape: [None, 5]\n",
      "Model\n",
      "  Precision\n",
      "    default:         ap_fixed<8,2>\n",
      "  ReuseFactor:       1\n",
      "  Strategy:          Resource\n",
      "  BramFactor:        1000000000\n",
      "  TraceOutput:       False\n",
      "LayerName\n",
      "  input_1\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<8,2>\n",
      "  q_conv2d_batchnorm\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<8,2>\n",
      "    ReuseFactor:     50\n",
      "    Strategy:        Resource\n",
      "  q_conv2d_batchnorm_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  q_activation\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,2,RND_CONV,SAT,0>\n",
      "  max_pooling2d\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  q_conv2d_batchnorm_1\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<8,2>\n",
      "    ReuseFactor:     150\n",
      "    Strategy:        Resource\n",
      "  q_conv2d_batchnorm_1_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  q_activation_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,2,RND_CONV,SAT,0>\n",
      "  max_pooling2d_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  q_conv2d_batchnorm_2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      weight:        fixed<8,3,TRN,WRAP,0>\n",
      "      bias:          fixed<8,3,TRN,WRAP,0>\n",
      "  q_conv2d_batchnorm_2_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  q_activation_2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,2,RND_CONV,SAT,0>\n",
      "  max_pooling2d_2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  flatten\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  q_dense\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<8,2>\n",
      "    ReuseFactor:     98\n",
      "    Strategy:        Resource\n",
      "  q_dense_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  q_activation_3\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,2,RND_CONV,SAT,0>\n",
      "  q_dense_1\n",
      "    Trace:           False\n",
      "    Precision:       ap_fixed<8,2>\n",
      "    ReuseFactor:     98\n",
      "    Strategy:        Resource\n",
      "  q_dense_1_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n"
     ]
    }
   ],
   "source": [
    "FP_TOTAL = 8\n",
    "FP_INT = 2\n",
    "\n",
    "io_type = 'io_stream'\n",
    "backend = 'Vitis'\n",
    "part = 'xcku035-fbva676-2-e'\n",
    "OUT_DIR = f'rtl_models/model_dummy_2'\n",
    "\n",
    "config = hls4ml.utils.config_from_keras_model (model,\n",
    "                                                   default_precision = f\"ap_fixed<{FP_TOTAL},{FP_INT}>\",\n",
    "                                                   granularity = 'name') # Import example CNN\n",
    "config['Model']['Strategy'] = 'Resource'\n",
    "\n",
    "\n",
    "config[\"LayerName\"][\"input_1\"][\"Precision\"] = f\"ap_fixed<{FP_TOTAL},{FP_INT}>\"\n",
    "\n",
    "\n",
    "config[\"LayerName\"][\"q_conv2d_batchnorm\"][\"ReuseFactor\"] = 50\n",
    "config[\"LayerName\"][\"q_conv2d_batchnorm\"][\"Strategy\"] = \"Resource\"\n",
    "config[\"LayerName\"][\"q_conv2d_batchnorm\"][\"Precision\"] = f\"ap_fixed<{FP_TOTAL},{FP_INT}>\"\n",
    "\n",
    "config[\"LayerName\"][\"q_conv2d_batchnorm_1\"][\"ReuseFactor\"] = 150\n",
    "config[\"LayerName\"][\"q_conv2d_batchnorm_1\"][\"Strategy\"] = \"Resource\"\n",
    "config[\"LayerName\"][\"q_conv2d_batchnorm_1\"][\"Precision\"] = f\"ap_fixed<{FP_TOTAL},{FP_INT}>\"\n",
    "\n",
    "\n",
    "config[\"LayerName\"][\"q_dense\"][\"ReuseFactor\"] = 288\n",
    "config[\"LayerName\"][\"q_dense\"][\"Strategy\"] = \"Resource\"\n",
    "config[\"LayerName\"][\"q_dense\"][\"Precision\"] = f\"ap_fixed<{FP_TOTAL},{FP_INT}>\"\n",
    "\n",
    "config[\"LayerName\"][\"q_dense\"][\"ReuseFactor\"] = 98\n",
    "config[\"LayerName\"][\"q_dense\"][\"Strategy\"] = \"Resource\"\n",
    "config[\"LayerName\"][\"q_dense\"][\"Precision\"] = f\"ap_fixed<{FP_TOTAL},{FP_INT}>\"\n",
    "\n",
    "config[\"LayerName\"][\"q_dense_1\"][\"ReuseFactor\"] = 98\n",
    "config[\"LayerName\"][\"q_dense_1\"][\"Strategy\"] = \"Resource\"\n",
    "config[\"LayerName\"][\"q_dense_1\"][\"Precision\"] = f\"ap_fixed<{FP_TOTAL},{FP_INT}>\"\n",
    "\n",
    "\n",
    "print_dict(config)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 48, 48, 1]], output shape: [None, 48, 48, 1]\n",
      "Layer name: q_conv2d_batchnorm, layer type: QConv2DBatchnorm, input shapes: [[None, 48, 48, 1]], output shape: [None, 46, 46, 6]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 46, 46, 6]], output shape: [None, 46, 46, 6]\n",
      "Layer name: max_pooling2d, layer type: MaxPooling2D, input shapes: [[None, 46, 46, 6]], output shape: [None, 11, 11, 6]\n",
      "Layer name: q_conv2d_batchnorm_1, layer type: QConv2DBatchnorm, input shapes: [[None, 11, 11, 6]], output shape: [None, 9, 9, 16]\n",
      "Layer name: q_activation_1, layer type: Activation, input shapes: [[None, 9, 9, 16]], output shape: [None, 9, 9, 16]\n",
      "Layer name: max_pooling2d_1, layer type: MaxPooling2D, input shapes: [[None, 9, 9, 16]], output shape: [None, 4, 4, 16]\n",
      "Layer name: q_conv2d_batchnorm_2, layer type: QConv2DBatchnorm, input shapes: [[None, 4, 4, 16]], output shape: [None, 2, 2, 4]\n",
      "Layer name: q_activation_2, layer type: Activation, input shapes: [[None, 2, 2, 4]], output shape: [None, 2, 2, 4]\n",
      "Layer name: max_pooling2d_2, layer type: MaxPooling2D, input shapes: [[None, 2, 2, 4]], output shape: [None, 1, 1, 4]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 1, 1, 4]], output shape: [None, 4]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 4]], output shape: [None, 52]\n",
      "Layer name: q_activation_3, layer type: Activation, input shapes: [[None, 52]], output shape: [None, 52]\n",
      "Layer name: q_dense_1, layer type: QDense, input shapes: [[None, 52]], output shape: [None, 5]\n",
      "Creating HLS model\n",
      "WARNING: Strategy for layer q_conv2d_batchnorm set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_conv2d_batchnorm_1 set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_dense set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_dense_1 set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Changing pipeline style to \"dataflow\".\n",
      "WARNING: Invalid ReuseFactor=50 in layer \"q_conv2d_batchnorm\".Using ReuseFactor=54 instead. Valid ReuseFactor(s): 1,3,9,18,27,54.\n",
      "WARNING: Invalid ReuseFactor=150 in layer \"q_conv2d_batchnorm_1\".Using ReuseFactor=108 instead. Valid ReuseFactor(s): 1,2,3,6,9,18,27,54,108,216,432,864.\n",
      "WARNING: Invalid ReuseFactor=98 in layer \"q_dense\".Using ReuseFactor=104 instead. Valid ReuseFactor(s): 1,2,4,8,16,52,104,208.\n",
      "WARNING: Invalid ReuseFactor=98 in layer \"q_dense_1\".Using ReuseFactor=52 instead. Valid ReuseFactor(s): 1,2,4,13,26,52,260.\n",
      "Writing HLS project\n",
      "Done\n"
     ]
    }
   ],
   "source": [
    "hls_model = hls4ml.converters.convert_from_keras_model(model,\n",
    "                                                       hls_config = config,\n",
    "                                                       io_type = io_type,\n",
    "                                                       backend = backend,\n",
    "                                                       output_dir = OUT_DIR,\n",
    "                                                       part = part\n",
    "                                                       )\n",
    "\n",
    "hls_model.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([-0.890625, -0.09375 , -0.015625, -0.59375 ,  0.578125])"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.predict(np.full((1, 48, 48), 7).astype(float))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)\n",
      "  **** SW Build 3670227 on Oct 13 2022\n",
      "  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'aelabd' on host 'DESKTOP-Q0UCNGC.' (Linux_x86_64 version 5.15.133.1-microsoft-standard-WSL2) on Thu May 22 20:20:38 CEST 2025\n",
      "INFO: [HLS 200-10] On os Ubuntu 24.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project myproject_prj \n",
      "INFO: [HLS 200-10] Opening project '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj'.\n",
      "INFO: [HLS 200-1510] Running: set_top myproject \n",
      "INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb firmware/weights \n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb tb_data \n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-1510] Running: open_solution solution1 \n",
      "INFO: [HLS 200-10] Opening solution '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1'.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 \n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.\n",
      "INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: set_part xcku035-fbva676-2-e \n",
      "INFO: [HLS 200-1611] Setting target device to 'xcku035-fbva676-2-e'\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false \n",
      "INFO: [HLS 200-1510] Running: create_clock -period 5 -name default \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "Running Dispatch Server on port: 35419\n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 748.297 MB.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:40:68)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:40:72)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:52:72)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:52:76)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:64:95)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:64:100)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:77:72)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:77:77)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:83:74)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:83:79)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file firmware/myproject.cpp\n",
      "Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-471.html\n",
      "WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)\n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.08 seconds. CPU system time: 0.5 seconds. Elapsed time: 8.25 seconds; current allocated memory: 755.867 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type (*) [config2::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:139:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type (*) [config5::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config5>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config5::in_width> (*) [config5::n_filt], hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config5::in_width> (*) [config5::n_filt], hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config6>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type (*) [config6::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config6>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6_mult::weight_t*, config6_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:139:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type (*) [config9::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_filt], hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_filt], hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config10>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type (*) [config10::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config10>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config10::in_width> (*) [config10::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config10_mult::weight_t*, config10_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:56:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type (*) [config13::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config13::in_width> (*) [config13::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config13>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config13::in_width> (*) [config13::n_filt], hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config13::in_width> (*) [config13::n_filt], hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:139:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config15>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config15>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config15>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>::value_type*, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config15>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:56:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, config18>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>::value_type*)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::value_type*, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:52:9)\n",
      "INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)\n",
      "INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:136:9)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:42:32)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:45:37)\n",
      "INFO: [HLS 214-291] Loop 'FiltLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:57:9)\n",
      "INFO: [HLS 214-291] Loop 'PoolLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:62:13)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:210:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:213:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:197:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:199:13)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:241:5)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:244:9)\n",
      "INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:233:5)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:229:30)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>' completely with a factor of 52 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, relu_config17>' completely with a factor of 52 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config15>' completely with a factor of 52 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config15>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 52 (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136:9) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 52 (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:42:32) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:45:37) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config12>' completely with a factor of 4 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config10>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' completely with a factor of 576 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config10>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config10>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config10>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config10>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config10>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config10>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:42:32) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:45:37) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 64 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>' completely with a factor of 16 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136:9) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config6>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config6>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config6>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config6>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config6>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config6>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:42:32) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:45:37) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 96 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 6 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config4>' completely with a factor of 6 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config2>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136:9) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config2>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config2>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config2::weight_t*, config2::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config2>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config4>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config4>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.51.62.73)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.51.62.73)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.48.59.70)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.48.59.70)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.48.59.70)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>) (.32)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config6>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(config6_mult::accum_t)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6_mult::weight_t*, config6_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config6::in_width> (*) [config6::n_chan], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config6::weight_t*, config6::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.51.62.73)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.103.106)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>) (.32)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.103.106)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config10>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config10::in_width> (*) [config10::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>(config10_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config10_mult::weight_t*, config10_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config10>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config10::in_width> (*) [config10::n_chan], hls::stream<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config10::weight_t*, config10::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config10>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config10::weight_t*, config10::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config10>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config10::weight_t*, config10::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config12>(hls::stream<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config12>(hls::stream<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config13::in_width> (*) [config13::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config15>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::dense_resource_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config15>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config15>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, relu_config17>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, relu_config17>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(config18::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::dense_resource_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj6EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b6': Complete partitioning on dimension 1. (firmware/weights/b6.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b10': Complete partitioning on dimension 1. (firmware/weights/b10.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b15': Complete partitioning on dimension 1. (firmware/weights/b15.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEES6_8config13EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config9EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config6EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj6EEE7config2EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'acc': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_resource.h:104:29)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:279:29)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'pool_window.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:42:32)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:29)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer17_out' with compact=bit mode in 416-bits (firmware/myproject.cpp:79:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer15_out' with compact=bit mode in 416-bits (firmware/myproject.cpp:75:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer13_out' with compact=bit mode in 32-bits (firmware/myproject.cpp:70:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer12_out' with compact=bit mode in 32-bits (firmware/myproject.cpp:66:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer10_out' with compact=bit mode in 100-bits (firmware/myproject.cpp:62:48)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer9_out' with compact=bit mode in 128-bits (firmware/myproject.cpp:58:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer8_out' with compact=bit mode in 128-bits (firmware/myproject.cpp:54:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer6_out' with compact=bit mode in 128-bits (firmware/myproject.cpp:50:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 48-bits (firmware/myproject.cpp:46:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out' with compact=bit mode in 48-bits (firmware/myproject.cpp:42:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 48-bits (firmware/myproject.cpp:38:24)\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)::line_buffer' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_8' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_9' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_8' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_9' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj4EEE8config10EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&)::line_buffer' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w6': Block reshaping with factor 8 on dimension 1. (firmware/weights/w6.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w10': Complete reshaping on dimension 1. (firmware/weights/w10.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w15': Block reshaping with factor 2 on dimension 1. (firmware/weights/w15.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w18': Block reshaping with factor 5 on dimension 1. (firmware/weights/w18.h:12:0)\n",
      "INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp.i' due to pipeline pragma\n",
      "INFO: [HLS 214-248] Applying array_partition to 'ref.tmp.i': Complete partitioning on dimension 1.\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.92 seconds. CPU system time: 1.19 seconds. Elapsed time: 13.11 seconds; current allocated memory: 760.914 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.914 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config15>' (firmware/nnet_utils/nnet_dense_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:24).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.61 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.69 seconds; current allocated memory: 878.520 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.13 seconds; current allocated memory: 1.004 GB.\n",
      "INFO: [XFORM 203-510] Pipelining loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:53) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config10>' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'ref.tmp.i' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'in_elem.data.V' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'in_elem.data.V' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'in_elem.data.V' automatically.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:8), detected/extracted 12 process function(s): \n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config2>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config4>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config10>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config12>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>'\n",
      "\t 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config15>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, relu_config17>'\n",
      "\t 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config12>'... converting 17 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_resource.h:130:9) to (firmware/nnet_utils/nnet_dense_resource.h:129:5) in function 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>'... converting 17 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_resource.h:130:9) to (firmware/nnet_utils/nnet_dense_resource.h:129:5) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>'... converting 14 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' (firmware/nnet_utils/nnet_dense_resource.h:110:1)...510 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:104:5)...9 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.25 seconds; current allocated memory: 1.168 GB.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:19) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:19) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config13>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:19) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:19) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:19) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config10>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:19) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config2>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:104) in function 'dense_resource<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:104) in function 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config18>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:104) in function 'dense<array<ap_ufixed,4u>,array<ap_fixed<8,2,5,3,0>,52u>,config15>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.11 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.19 seconds; current allocated memory: 1.437 GB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4>' to 'relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_ufixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,config5>' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 6u>, config6>' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult>' to 'dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6>' to 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8>' to 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_ufixed<8,2,4,0,0>,16u>,config9>' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config10>' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_ufixed,ap_fixed<25,14,5,3,0>,config10_mult>' to 'dense_resource_ap_ufixed_ap_fixed_25_14_5_3_0_config10_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<25,14,5,3,0>,4u>,config10>' to 'compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed<25,14,5,3,0>,4u>,config10>' to 'conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_ufixed<8,2,4,0,0>,4u>,relu_config12>' to 'relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_ufixed<8,2,4,0,0>,4u>,config13>' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,4u>,array<ap_fixed<8,2,5,3,0>,52u>,config15>' to 'dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config17>' to 'relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config18>' to 'dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.442 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.442 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.443 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.443 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.443 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.443 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.444 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.444 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.444 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.444 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.450 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.450 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 6u>, config6>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 6u>, config6>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.450 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.450 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.454 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.454 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.454 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.454 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.454 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.454 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.454 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.454 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.457 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.457 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config10>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config10>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.457 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_ufixed_ap_fixed_25_14_5_3_0_config10_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_resource<ap_ufixed,ap_fixed<25,14,5,3,0>,config10_mult>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'dense_resource<ap_ufixed,ap_fixed<25,14,5,3,0>,config10_mult>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.475 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.475 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<25,14,5,3,0>,4u>,config10>'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<25,14,5,3,0>,4u>,config10>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:297) to 'dense_resource<ap_ufixed,ap_fixed<25,14,5,3,0>,config10_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config10>'.\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<25,14,5,3,0>,4u>,config10>'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:297) to 'dense_resource<ap_ufixed,ap_fixed<25,14,5,3,0>,config10_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config10>'.\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<25,14,5,3,0>,4u>,config10>'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:297) to 'dense_resource<ap_ufixed,ap_fixed<25,14,5,3,0>,config10_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config10>'.\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<25,14,5,3,0>,4u>,config10>'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:297) to 'dense_resource<ap_ufixed,ap_fixed<25,14,5,3,0>,config10_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config10>'.\n",
      "Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, function 'compute_output_buffer_2d<array,array<ap_fixed<25,14,5,3,0>,4u>,config10>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.475 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.475 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 7, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.476 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.476 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0 seconds. Elapsed time: 1.29 seconds; current allocated memory: 1.477 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.478 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.479 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.479 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ReuseLoop'\n",
      "WARNING: [HLS 200-871] Estimated clock period (4.87647ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).\n",
      "Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s' consists of the following:\t'add' operation ('acc.V', firmware/nnet_utils/nnet_dense_stream.h:24) [183]  (1.28 ns)\n",
      "\tmultiplexor before 'phi' operation ('acc.V') with incoming values : ('acc.V', firmware/nnet_utils/nnet_dense_stream.h:24) [260]  (0.538 ns)\n",
      "\t'phi' operation ('acc.V') with incoming values : ('acc.V', firmware/nnet_utils/nnet_dense_stream.h:24) [260]  (0 ns)\n",
      "\t'phi' operation ('acc.V') with incoming values : ('acc.V', firmware/nnet_utils/nnet_dense_stream.h:24) [18]  (0 ns)\n",
      "\t'mux' operation ('lhs', firmware/nnet_utils/nnet_dense_stream.h:24) [97]  (0.947 ns)\n",
      "\t'sub' operation ('sub_ln1420', firmware/nnet_utils/nnet_dense_stream.h:24) [100]  (1.28 ns)\n",
      "\t'icmp' operation ('icmp_ln1420', firmware/nnet_utils/nnet_dense_stream.h:24) [101]  (0.821 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.8 seconds; current allocated memory: 1.515 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.515 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.515 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.515 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.515 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.515 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer13_out (from pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0 to dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer15_out (from dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0 to relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer17_out (from relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_U0 to dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.515 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.515 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rcud' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.53 seconds. CPU system time: 0 seconds. Elapsed time: 2.52 seconds; current allocated memory: 1.515 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_2_ROM_AUTO_1R' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_2_dEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_AUTO_1R' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' pipeline 'ReuseLoop' pipeline type 'rewind pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_13_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_63_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_94_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_2_dEe' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.515 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.515 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.515 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.515 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4g8j' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4hbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4ibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4jbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4kbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4lbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4mb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4ncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4ocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4pcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4qcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4rcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4sc4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4tde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4udo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4vdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4wdI' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.515 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_yd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_zec' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_Aem' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_Bew' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_CeG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_DeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_Ee0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_Ffa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_Gfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_Hfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_IfE' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.515 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_outidx_1_ROM_AUTO_1R' to 'dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_outidx_1JfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AUTO_1R' to 'dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AKfY' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s' pipeline 'ReuseLoop' pipeline type 'rewind pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_4s_12_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_13_1_1': 7 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_546_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_outidx_1JfO' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AKfY' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.518 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.528 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.530 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.532 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_103' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_104' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_105' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_106' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_72' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_9_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_8_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Mgi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_7_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Ngs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_6_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_OgC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_5_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_PgM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_4_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_QgW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Rg6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Shg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Thq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_UhA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_p_ZZN4nnet12poolinVhK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_p_ZZN4nnet12poolinWhU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_p_ZZN4nnet12poolinXh4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_p_ZZN4nnet12poolinYie' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_p_ZZN4nnet12poolinZio' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_p_ZZN4nnet12poolin0iy' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.536 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_43_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_27_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_22iS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_42_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_23i2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_26_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_24jc' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_35_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_25jm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_19_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_26jw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_34_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_27jG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_18_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_28jQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_33_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_29j0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_17_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bak' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_32_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bbk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_16_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bck' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_31_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bdk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_15_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bek' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_30_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_14_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bgk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_29_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bhl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bil' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_28_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bjl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bkl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_41_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bll' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_25_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bml' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_40_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bnm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_24_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bom' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_39_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bpm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_23_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bqm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_38_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2brm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_22_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bsm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_37_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2btn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_21_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bun' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_36_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bvn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_20_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_2bwn' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.545 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_ufixed_ap_fixed_25_14_5_3_0_config10_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_ufixed_ap_fixed_25_14_5_3_0_config10_mult_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.567 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_227' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_228' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_229' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_230' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_231' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_232' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_233' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_234' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_235' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_236' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_237' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_177' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_238' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_188' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_239' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_199' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_240' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_210' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_241' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_221' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_242' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_226' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_191' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_192' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_193' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_194' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_195' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_178' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_196' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_179' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_197' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_180' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_198' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_181' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_200' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_182' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_201' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_183' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_202' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_184' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_203' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_185' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_204' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_186' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_205' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_187' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_206' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_189' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_207' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_190' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_243' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_244' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_245' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_246' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_247' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_248' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_249' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_250' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_251' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_252' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_253' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_254' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_208' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_209' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_211' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_212' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_213' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_214' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_215' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_216' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_217' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_218' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_219' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_220' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_222' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_223' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_224' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_225' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' pipeline 'compute_output_buffer_2d<array,array<ap_fixed<25,14,5,3,0>,4u>,config10>' pipeline type 'function pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.86 seconds; current allocated memory: 1.616 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.616 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 1.619 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_68' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_4u_0_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_4u_0_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_byn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_4u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bzo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_4u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bAo' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.621 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_outidx_ROM_AUTO_1R' to 'dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_outidx_ROM_AbBo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_w15_ROM_AUTO_1R' to 'dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_w15_ROM_AUTObCo' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7s_13_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_13_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_265_8_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_outidx_ROM_AbBo' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_w15_ROM_AUTObCo' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.628 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.642 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTO_1R' to 'dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTObDo' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5s_13_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_13_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_526_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTObDo' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.650 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer18_out' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_U0' to 'start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_configbEo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_U0' to 'start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17bFp' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w48_d2116_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_U(myproject_fifo_w48_d2116_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w48_d121_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_U(myproject_fifo_w128_d81_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_U(myproject_fifo_w128_d81_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_U(myproject_fifo_w128_d16_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_U(myproject_fifo_w100_d4_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_U(myproject_fifo_w32_d4_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_U(myproject_fifo_w32_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_U(myproject_fifo_w416_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_U(myproject_fifo_w416_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0_U(myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_configbEo_U(myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_configbEo)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0_U(myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0_U(myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0_U(myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0_U(myproject_start_for_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_U0_U(myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0_U(myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0_U(myproject_start_for_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17bFp_U(myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17bFp)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0_U(myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.657 GB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.7 seconds; current allocated memory: 1.663 GB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.677 GB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 205.07 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 70.89 seconds. CPU system time: 2.69 seconds. Elapsed time: 74.27 seconds; current allocated memory: 971.961 MB.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h1m24s *****\n",
      "***** VIVADO SYNTHESIS *****\n",
      "\n",
      "****** Vivado v2022.2 (64-bit)\n",
      "  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022\n",
      "  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivado\"\n",
      "## variable part\n",
      "## set part \"xcku035-fbva676-2-e\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 27%\n",
      "## variable version\n",
      "## set version \"1.0.0\"\n",
      "# add_files ${project_name}_prj/solution1/syn/vhdl\n",
      "# synth_design -top ${project_name} -part $part\n",
      "Command: synth_design -top myproject -part xcku035-fbva676-2-e\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xcku035'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035'\n",
      "INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.\n",
      "INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes\n",
      "INFO: [Synth 8-7075] Helper process launched with PID 69160\n",
      "INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]\n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2107.293 ; gain = 382.598 ; free physical = 15930 ; free virtual = 29317\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1553.244; parent = 1334.960; children = 218.284\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3075.688; parent = 2110.262; children = 965.426\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:29]\n",
      "INFO: [Synth 8-3491] module 'myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_U0' of component 'myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:851]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s.vhd:35]\n",
      "INFO: [Synth 8-3491] module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s_fu_84' of component 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s.vhd:127]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s.vhd:29]\n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.vhd:12' bound to instance 'call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_fu_93' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s.vhd:206]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.vhd:48]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 48 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:57' bound to instance 'void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.vhd:91]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 48 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 48 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:13' bound to instance 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:88]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 48 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 48 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:57' bound to instance 'void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.vhd:105]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.vhd:48]\n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:12' bound to instance 'grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_121' of component 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s.vhd:240]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:38]\n",
      "\tParameter DataWidth bound to: 3 - type: integer \n",
      "\tParameter AddressRange bound to: 54 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_2_dEe' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_2_dEe.vhd:10' bound to instance 'outidx_2_U' of component 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_2_dEe' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:310]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_2_dEe' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_2_dEe.vhd:28]\n",
      "\tParameter DataWidth bound to: 3 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 54 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_2_dEe' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_2_dEe.vhd:28]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 54 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg.vhd:10' bound to instance 'w2_V_U' of component 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:322]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg.vhd:28]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 54 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg.vhd:28]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_94_8_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mux_94_8_1_1.vhd:11' bound to instance 'mux_94_8_1_1_U12' of component 'myproject_mux_94_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:334]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_94_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mux_94_8_1_1.vhd:40]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_94_8_1_1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mux_94_8_1_1.vhd:40]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_6s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_6s_13_1_1.vhd:11' bound to instance 'mul_8s_6s_13_1_1_U13' of component 'myproject_mul_8s_6s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:362]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_8s_6s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_6s_13_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8s_6s_13_1_1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_6s_13_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 3 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_63_8_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mux_63_8_1_1.vhd:11' bound to instance 'mux_63_8_1_1_U14' of component 'myproject_mux_63_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:374]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_63_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mux_63_8_1_1.vhd:34]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 3 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_63_8_1_1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mux_63_8_1_1.vhd:34]\n",
      "INFO: [Synth 8-3491] module 'myproject_flow_control_loop_pipe_no_ap_cont' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe_no_ap_cont.vhd:11' bound to instance 'flow_control_loop_pipe_no_ap_cont_U' of component 'myproject_flow_control_loop_pipe_no_ap_cont' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:396]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_flow_control_loop_pipe_no_ap_cont' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe_no_ap_cont.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_flow_control_loop_pipe_no_ap_cont' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe_no_ap_cont.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:38]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s.vhd:29]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_regslice_both' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:11' bound to instance 'regslice_both_input_1_U' of component 'myproject_regslice_both' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s.vhd:142]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_regslice_both' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_regslice_both' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s.vhd:35]\n",
      "INFO: [Synth 8-3491] module 'myproject_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s.vhd:12' bound to instance 'relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0' of component 'myproject_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:872]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s.vhd:37]\n",
      "INFO: [Synth 8-3491] module 'myproject_flow_control_loop_pipe' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe.vhd:11' bound to instance 'flow_control_loop_pipe_U' of component 'myproject_flow_control_loop_pipe' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s.vhd:163]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_flow_control_loop_pipe' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe.vhd:38]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_flow_control_loop_pipe' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe.vhd:38]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s.vhd:37]\n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:12' bound to instance 'pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_U0' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:895]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:37]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:645]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 46 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:13' bound to instance 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:88]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 46 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:659]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:673]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:687]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:701]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:715]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:729]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:743]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:757]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:771]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:785]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:799]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:813]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:827]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:841]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:855]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:869]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:883]\n",
      "INFO: [Synth 8-3491] module 'myproject_flow_control_loop_pipe' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe.vhd:11' bound to instance 'flow_control_loop_pipe_U' of component 'myproject_flow_control_loop_pipe' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:897]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.vhd:37]\n",
      "INFO: [Synth 8-3491] module 'myproject_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0' of component 'myproject_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:918]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:37]\n",
      "INFO: [Synth 8-3491] module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_212' of component 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:129]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:34]\n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.vhd:12' bound to instance 'call_ln286_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_fu_243' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:546]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.vhd:173]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_11_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.vhd:246]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 11 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:13' bound to instance 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:88]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 11 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_5_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.vhd:260]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_10_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.vhd:274]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_4_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.vhd:288]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_9_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.vhd:302]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_3_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.vhd:316]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_8_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.vhd:330]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_2_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.vhd:344]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_7_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.vhd:358]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_1_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.vhd:372]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_6_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.vhd:386]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.vhd:400]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.vhd:173]\n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:12' bound to instance 'grp_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_391' of component 'myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:705]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:93]\n",
      "\tParameter DataWidth bound to: 1 - type: integer \n",
      "\tParameter AddressRange bound to: 108 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_outidx_1JfO' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_outidx_1JfO.vhd:10' bound to instance 'outidx_1_U' of component 'myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_outidx_1JfO' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:786]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_outidx_1JfO' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_outidx_1JfO.vhd:28]\n",
      "\tParameter DataWidth bound to: 1 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "\tParameter AddressRange bound to: 108 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_outidx_1JfO' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_outidx_1JfO.vhd:28]\n",
      "\tParameter DataWidth bound to: 60 - type: integer \n",
      "\tParameter AddressRange bound to: 108 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AKfY' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AKfY.vhd:10' bound to instance 'w6_U' of component 'myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AKfY' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:798]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AKfY' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AKfY.vhd:28]\n",
      "\tParameter DataWidth bound to: 60 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "\tParameter AddressRange bound to: 108 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AKfY' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AKfY.vhd:28]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din37_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din38_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din39_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din40_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din41_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din42_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din43_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din44_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din45_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din46_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din47_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din48_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din49_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din50_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din51_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din52_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din53_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din54_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_546_8_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mux_546_8_1_1.vhd:11' bound to instance 'mux_546_8_1_1_U100' of component 'myproject_mux_546_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:810]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_546_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mux_546_8_1_1.vhd:130]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din37_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din38_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din39_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din40_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din41_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din42_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din43_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din44_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din45_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din46_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din47_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din48_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din49_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din50_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din51_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din52_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din53_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din54_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_546_8_1_1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mux_546_8_1_1.vhd:130]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8ns_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8ns_13_1_1.vhd:11' bound to instance 'mul_8s_8ns_13_1_1_U101' of component 'myproject_mul_8s_8ns_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:928]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_8s_8ns_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8ns_13_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8s_8ns_13_1_1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8ns_13_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8ns_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8ns_13_1_1.vhd:11' bound to instance 'mul_8s_8ns_13_1_1_U102' of component 'myproject_mul_8s_8ns_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:940]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8ns_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8ns_13_1_1.vhd:11' bound to instance 'mul_8s_8ns_13_1_1_U103' of component 'myproject_mul_8s_8ns_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:952]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8ns_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8ns_13_1_1.vhd:11' bound to instance 'mul_8s_8ns_13_1_1_U104' of component 'myproject_mul_8s_8ns_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:964]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8ns_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8ns_13_1_1.vhd:11' bound to instance 'mul_8s_8ns_13_1_1_U105' of component 'myproject_mul_8s_8ns_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:976]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8ns_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8ns_13_1_1.vhd:11' bound to instance 'mul_8s_8ns_13_1_1_U106' of component 'myproject_mul_8s_8ns_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:988]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8ns_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8ns_13_1_1.vhd:11' bound to instance 'mul_8s_8ns_13_1_1_U107' of component 'myproject_mul_8s_8ns_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1000]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 12 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8ns_4s_12_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_4s_12_1_1.vhd:11' bound to instance 'mul_8ns_4s_12_1_1_U108' of component 'myproject_mul_8ns_4s_12_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1012]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_4s_12_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_4s_12_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 12 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_4s_12_1_1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_4s_12_1_1.vhd:24]\n",
      "INFO: [Synth 8-3491] module 'myproject_flow_control_loop_pipe_no_ap_cont' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe_no_ap_cont.vhd:11' bound to instance 'flow_control_loop_pipe_no_ap_cont_U' of component 'myproject_flow_control_loop_pipe_no_ap_cont' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1024]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:93]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:34]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:37]\n",
      "INFO: [Synth 8-3491] module 'myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s.vhd:12' bound to instance 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0' of component 'myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:941]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s.vhd:37]\n",
      "INFO: [Synth 8-3491] module 'myproject_flow_control_loop_pipe' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe.vhd:11' bound to instance 'flow_control_loop_pipe_U' of component 'myproject_flow_control_loop_pipe' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s.vhd:252]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s.vhd:37]\n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:964]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:37]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_9_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:546]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 9 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:13' bound to instance 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:88]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 9 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_8_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:560]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_7_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:574]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_6_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:588]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_5_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:602]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_4_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:616]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_3_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:630]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_2_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:644]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_1_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:658]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:672]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:686]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:700]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:714]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:728]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:742]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_U' of component 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:756]\n",
      "INFO: [Synth 8-3491] module 'myproject_flow_control_loop_pipe' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe.vhd:11' bound to instance 'flow_control_loop_pipe_U' of component 'myproject_flow_control_loop_pipe' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:770]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.vhd:37]\n",
      "INFO: [Synth 8-3491] module 'myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s.vhd:12' bound to instance 'conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0' of component 'myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:987]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s.vhd:37]\n",
      "INFO: [Synth 8-3491] module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s_fu_472' of component 'myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s.vhd:244]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s.vhd:46]\n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s.vhd:12' bound to instance 'call_ln286_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_fu_540' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s.vhd:1168]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s.vhd:424]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_43_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s.vhd:557]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI.vhd:13' bound to instance 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI.vhd:88]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_27_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s.vhd:571]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_42_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s.vhd:585]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_26_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s.vhd:599]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_35_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s.vhd:613]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_19_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s.vhd:627]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_34_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s.vhd:641]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_18_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s.vhd:655]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_33_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s.vhd:669]\n",
      "INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s.vhd:424]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_ufixed_ap_fixed_25_14_5_3_0_config10_mult_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_25_14_5_3_0_config10_mult_s.vhd:168]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_ufixed_ap_fixed_25_14_5_3_0_config10_mult_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_25_14_5_3_0_config10_mult_s.vhd:168]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s.vhd:46]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s.vhd:37]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn_core' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s.vhd:37]\n",
      "\tParameter DataWidth bound to: 5 - type: integer \n",
      "\tParameter AddressRange bound to: 104 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_outidx_ROM_AbBo' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_outidx_ROM_AbBo.vhd:28]\n",
      "\tParameter DataWidth bound to: 5 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "\tParameter AddressRange bound to: 104 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_outidx_ROM_AbBo' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_outidx_ROM_AbBo.vhd:28]\n",
      "\tParameter DataWidth bound to: 15 - type: integer \n",
      "\tParameter AddressRange bound to: 104 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_w15_ROM_AUTObCo' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_w15_ROM_AUTObCo.vhd:28]\n",
      "\tParameter DataWidth bound to: 15 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "\tParameter AddressRange bound to: 104 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_w15_ROM_AUTObCo' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_w15_ROM_AUTObCo.vhd:28]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mux_42_8_1_1.vhd:30]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_8_1_1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mux_42_8_1_1.vhd:30]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_265_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mux_265_8_1_1.vhd:74]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_265_8_1_1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mux_265_8_1_1.vhd:74]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_7s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_7s_13_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_7s_13_1_1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_7s_13_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s.vhd:32]\n",
      "\tParameter DataWidth bound to: 37 - type: integer \n",
      "\tParameter AddressRange bound to: 52 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTObDo' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTObDo.vhd:28]\n",
      "\tParameter DataWidth bound to: 37 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 52 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTObDo' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTObDo.vhd:28]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din37_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din38_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din39_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din40_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din41_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din42_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din43_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din44_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din45_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din46_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din47_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din48_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din49_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din50_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din51_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din52_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_526_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mux_526_8_1_1.vhd:126]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din37_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din38_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din39_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din40_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din41_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din42_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din43_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din44_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din45_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din46_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din47_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din48_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din49_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din50_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din51_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din52_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_526_8_1_1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mux_526_8_1_1.vhd:126]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5s_13_1_1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_1.vhd:24]\n",
      "\tParameter DataWidth bound to: 40 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_regslice_both__parameterized1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "\tParameter DataWidth bound to: 40 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_regslice_both__parameterized1' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s.vhd:32]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w48_d2116_A' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w48_d2116_A.vhd:39]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 48 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 12 - type: integer \n",
      "\tParameter DEPTH bound to: 2115 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w48_d2116_A_ram' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w48_d2116_A.vhd:246]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 48 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 12 - type: integer \n",
      "\tParameter DEPTH bound to: 2115 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w48_d2116_A_ram' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w48_d2116_A.vhd:246]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w48_d2116_A' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w48_d2116_A.vhd:39]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w48_d121_A' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w48_d121_A.vhd:39]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 48 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 120 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w48_d121_A_ram' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w48_d121_A.vhd:246]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 48 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 120 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w48_d121_A_ram' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w48_d121_A.vhd:246]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w48_d121_A' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w48_d121_A.vhd:39]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w128_d81_A' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d81_A.vhd:39]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 128 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 80 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w128_d81_A_ram' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d81_A.vhd:246]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 128 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 80 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w128_d81_A_ram' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d81_A.vhd:246]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w128_d81_A' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d81_A.vhd:39]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w128_d16_A' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d16_A.vhd:39]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 128 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w128_d16_A_ram' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d16_A.vhd:246]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 128 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w128_d16_A_ram' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d16_A.vhd:246]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w128_d16_A' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d16_A.vhd:39]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w100_d4_S' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w100_d4_S.vhd:38]\n",
      "\tParameter DATA_WIDTH bound to: 100 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w100_d4_S_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w100_d4_S.vhd:154]\n",
      "\tParameter DATA_WIDTH bound to: 100 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w100_d4_S_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w100_d4_S.vhd:154]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w100_d4_S' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w100_d4_S.vhd:38]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d4_S' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d4_S.vhd:38]\n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d4_S_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d4_S.vhd:154]\n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d4_S_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d4_S.vhd:154]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d4_S' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d4_S.vhd:38]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d1_S' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d1_S.vhd:38]\n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d1_S_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d1_S.vhd:154]\n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d1_S_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d1_S.vhd:154]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d1_S' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d1_S.vhd:38]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w416_d1_S' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w416_d1_S.vhd:38]\n",
      "\tParameter DATA_WIDTH bound to: 416 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w416_d1_S_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w416_d1_S.vhd:154]\n",
      "\tParameter DATA_WIDTH bound to: 416 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w416_d1_S_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w416_d1_S.vhd:154]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w416_d1_S' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_fifo_w416_d1_S.vhd:38]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_configbEo' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_configbEo.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_configbEo_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_configbEo.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_configbEo_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_configbEo.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_configbEo' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_configbEo.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_U0' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17bFp' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17bFp.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17bFp_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17bFp.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17bFp_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17bFp.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17bFp' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17bFp.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0.vhd:36]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:29]\n",
      "WARNING: [Synth 8-7129] Port addr[0] in module myproject_fifo_w416_d1_S_ShiftReg is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port addr[0] in module myproject_fifo_w32_d1_S_ShiftReg is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTObDo is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_num_data_valid[1] in module myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_num_data_valid[0] in module myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_fifo_cap[1] in module myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_fifo_cap[0] in module myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_num_data_valid[1] in module myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_num_data_valid[0] in module myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_fifo_cap[1] in module myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_fifo_cap[0] in module myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_num_data_valid[1] in module myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_num_data_valid[0] in module myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_fifo_cap[1] in module myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_fifo_cap[0] in module myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_w15_ROM_AUTObCo is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_outidx_ROM_AbBo is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[1] in module myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[0] in module myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[1] in module myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[0] in module myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_num_data_valid[1] in module myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_num_data_valid[0] in module myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_fifo_cap[1] in module myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_fifo_cap[0] in module myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port ap_done_int in module myproject_flow_control_loop_pipe is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port ce0 in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[2] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[1] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[0] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[2] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[1] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[0] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[1] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[0] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[1] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[0] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[2] in module myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[1] in module myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[0] in module myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[2] in module myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[1] in module myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[0] in module myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[2] in module myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[1] in module myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[0] in module myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[2] in module myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[1] in module myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[0] in module myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_resource_ap_ufixed_ap_fixed_25_14_5_3_0_config10_mult_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port ce0 in module myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[2] in module myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[1] in module myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[0] in module myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[2] in module myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[1] in module myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[0] in module myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_num_data_valid[4] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_num_data_valid[3] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_num_data_valid[2] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_num_data_valid[1] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_num_data_valid[0] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_fifo_cap[4] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_fifo_cap[3] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_fifo_cap[2] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_fifo_cap[1] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_fifo_cap[0] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[2] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[1] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[0] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[2] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[1] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[0] in module myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port ce0 in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[7] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[6] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[5] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[4] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[3] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[2] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[1] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[0] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_fifo_cap[7] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_fifo_cap[6] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_fifo_cap[5] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_fifo_cap[4] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_fifo_cap[3] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_fifo_cap[2] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_fifo_cap[1] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_fifo_cap[0] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_num_data_valid[4] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_num_data_valid[3] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_num_data_valid[2] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_num_data_valid[1] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_num_data_valid[0] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_fifo_cap[4] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_fifo_cap[3] in module myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s is either unconnected or has no load\n",
      "INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2320.230 ; gain = 595.535 ; free physical = 15907 ; free virtual = 29298\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1576.393; parent = 1358.282; children = 218.284\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3285.656; parent = 2320.230; children = 965.426\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2329.137 ; gain = 604.441 ; free physical = 15932 ; free virtual = 29323\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1576.393; parent = 1358.282; children = 218.284\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3294.562; parent = 2329.137; children = 965.426\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xcku035-fbva676-2-e\n",
      "INFO: [Synth 8-6742] Reading net delay rules and data\n",
      "INFO: [Device 21-403] Loading part xcku035-fbva676-2-e\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2346.047 ; gain = 621.352 ; free physical = 15930 ; free virtual = 29321\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1576.393; parent = 1358.282; children = 218.284\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3311.473; parent = 2346.047; children = 965.426\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'layer10_out_read_reg_730_reg' and it is trimmed from '100' to '88' bits. [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/model_dummy_2/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s.vhd:385]\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"myproject_fifo_w48_d2116_A_ram:/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"myproject_fifo_w48_d2116_A_ram:/mem_reg\"\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM \"myproject_fifo_w48_d2116_A_ram:/mem_reg\"\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM \"myproject_fifo_w48_d2116_A_ram:/mem_reg\"\n",
      "INFO: [Synth 8-6904] The RAM \"myproject_fifo_w48_d121_A_ram:/mem_reg\" of size (depth=120 x width=48) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"myproject_fifo_w128_d81_A_ram:/mem_reg\" of size (depth=80 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"myproject_fifo_w128_d16_A_ram:/mem_reg\" of size (depth=15 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2680.008 ; gain = 955.312 ; free physical = 15310 ; free virtual = 28704\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2119.866; parent = 1902.144; children = 218.284\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3645.434; parent = 2680.008; children = 965.426\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input   32 Bit       Adders := 18    \n",
      "\t   2 Input   13 Bit       Adders := 6     \n",
      "\t   2 Input   12 Bit       Adders := 14    \n",
      "\t   3 Input   12 Bit       Adders := 7     \n",
      "\t   3 Input   11 Bit       Adders := 116   \n",
      "\t   2 Input   11 Bit       Adders := 10    \n",
      "\t   8 Input    8 Bit       Adders := 7     \n",
      "\t   5 Input    8 Bit       Adders := 12    \n",
      "\t   2 Input    8 Bit       Adders := 63    \n",
      "\t   7 Input    8 Bit       Adders := 7     \n",
      "\t   3 Input    8 Bit       Adders := 4     \n",
      "\t   6 Input    8 Bit       Adders := 2     \n",
      "\t  13 Input    8 Bit       Adders := 1     \n",
      "\t   4 Input    8 Bit       Adders := 1     \n",
      "\t   9 Input    8 Bit       Adders := 1     \n",
      "\t   4 Input    7 Bit       Adders := 12    \n",
      "\t   2 Input    7 Bit       Adders := 128   \n",
      "\t   3 Input    7 Bit       Adders := 6     \n",
      "\t   5 Input    7 Bit       Adders := 3     \n",
      "\t   4 Input    6 Bit       Adders := 11    \n",
      "\t   2 Input    6 Bit       Adders := 53    \n",
      "\t   3 Input    6 Bit       Adders := 1     \n",
      "\t   2 Input    5 Bit       Adders := 37    \n",
      "\t   2 Input    4 Bit       Adders := 2     \n",
      "\t   2 Input    3 Bit       Adders := 6     \n",
      "\t   2 Input    2 Bit       Adders := 17    \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 150   \n",
      "+---Registers : \n",
      "\t              416 Bit    Registers := 2     \n",
      "\t              128 Bit    Registers := 3     \n",
      "\t               88 Bit    Registers := 1     \n",
      "\t               48 Bit    Registers := 3     \n",
      "\t               40 Bit    Registers := 2     \n",
      "\t               33 Bit    Registers := 1     \n",
      "\t               32 Bit    Registers := 12    \n",
      "\t               25 Bit    Registers := 9     \n",
      "\t               14 Bit    Registers := 1     \n",
      "\t               13 Bit    Registers := 4     \n",
      "\t               12 Bit    Registers := 7     \n",
      "\t                8 Bit    Registers := 968   \n",
      "\t                7 Bit    Registers := 158   \n",
      "\t                6 Bit    Registers := 31    \n",
      "\t                5 Bit    Registers := 13    \n",
      "\t                4 Bit    Registers := 6     \n",
      "\t                3 Bit    Registers := 9     \n",
      "\t                2 Bit    Registers := 19    \n",
      "\t                1 Bit    Registers := 246   \n",
      "+---RAMs : \n",
      "\t              99K Bit\t(2115 X 48 bit)          RAMs := 2     \n",
      "\t              10K Bit\t(80 X 128 bit)          RAMs := 2     \n",
      "\t               5K Bit\t(120 X 48 bit)          RAMs := 1     \n",
      "\t               1K Bit\t(15 X 128 bit)          RAMs := 1     \n",
      "+---ROMs : \n",
      "\t                    ROMs := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input   40 Bit        Muxes := 1     \n",
      "\t   4 Input   32 Bit        Muxes := 3     \n",
      "\t   2 Input   32 Bit        Muxes := 10    \n",
      "\t   2 Input   25 Bit        Muxes := 4     \n",
      "\t   2 Input   20 Bit        Muxes := 4     \n",
      "\t   2 Input   13 Bit        Muxes := 8     \n",
      "\t   2 Input   12 Bit        Muxes := 10    \n",
      "\t   2 Input    8 Bit        Muxes := 1135  \n",
      "\t   2 Input    7 Bit        Muxes := 116   \n",
      "\t   2 Input    6 Bit        Muxes := 8     \n",
      "\t   2 Input    5 Bit        Muxes := 6     \n",
      "\t   2 Input    4 Bit        Muxes := 12    \n",
      "\t   2 Input    3 Bit        Muxes := 5     \n",
      "\t   3 Input    3 Bit        Muxes := 1     \n",
      "\t   7 Input    3 Bit        Muxes := 2     \n",
      "\t   3 Input    2 Bit        Muxes := 3     \n",
      "\t   2 Input    2 Bit        Muxes := 31    \n",
      "\t   4 Input    2 Bit        Muxes := 3     \n",
      "\t   5 Input    2 Bit        Muxes := 1     \n",
      "\t   2 Input    1 Bit        Muxes := 228   \n",
      "\t   3 Input    1 Bit        Muxes := 17    \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 1700 (col length:120)\n",
      "BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "WARNING: [Synth 8-7080] Parallel synthesis criteria is not met\n",
      "INFO: [Synth 8-6904] The RAM \"myproject/layer8_out_U/U_myproject_fifo_w128_d81_A_ram/mem_reg\" of size (depth=80 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"myproject/layer6_out_U/U_myproject_fifo_w128_d81_A_ram/mem_reg\" of size (depth=80 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"myproject/layer9_out_U/U_myproject_fifo_w128_d16_A_ram/mem_reg\" of size (depth=15 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"layer5_out_U/U_myproject_fifo_w48_d121_A_ram/mem_reg\" of size (depth=120 x width=48) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"myproject/layer8_out_U/U_myproject_fifo_w128_d81_A_ram/mem_reg\" of size (depth=80 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"myproject/layer6_out_U/U_myproject_fifo_w128_d81_A_ram/mem_reg\" of size (depth=80 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"myproject/layer9_out_U/U_myproject_fifo_w128_d16_A_ram/mem_reg\" of size (depth=15 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"myproject/layer5_out_U/U_myproject_fifo_w48_d121_A_ram/mem_reg\" of size (depth=120 x width=48) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"layer4_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg\" due to constant propagation. Old ram width 48 bits, new ram width 42 bits.\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"myproject/layer4_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"myproject/layer4_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM \"myproject/layer4_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"myproject/layer2_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"myproject/layer2_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM \"myproject/layer2_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM \"myproject/layer2_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg\"\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2882.531 ; gain = 1157.836 ; free physical = 15181 ; free virtual = 28603\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.085; parent = 2086.489; children = 218.284\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3847.957; parent = 2882.531; children = 965.426\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "ROM: Preliminary Mapping Report\n",
      "+-------------------------------------------------------------------------------------------+--------------+---------------+----------------+\n",
      "|Module Name                                                                                | RTL Object   | Depth x Width | Implemented As | \n",
      "+-------------------------------------------------------------------------------------------+--------------+---------------+----------------+\n",
      "|myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_2_dEe | mem0         | 64x3          | LUT            | \n",
      "|myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg | mem0         | 64x6          | LUT            | \n",
      "|myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_outidx_1JfO | mem0         | 128x1         | LUT            | \n",
      "|myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_outidx_ROM_AbBo | mem0         | 128x5         | LUT            | \n",
      "|myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s             | p_0_out      | 128x1         | LUT            | \n",
      "|myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s             | w6_U/q0_reg  | 128x33        | Block RAM      | \n",
      "|myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s                 | p_0_out      | 128x5         | LUT            | \n",
      "|myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s                 | w15_U/q0_reg | 128x14        | Block RAM      | \n",
      "|myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s                 | w18_U/q0_reg | 64x25         | Block RAM      | \n",
      "|myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s               | p_0_out      | 64x3          | LUT            | \n",
      "|myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s               | p_0_out      | 64x6          | LUT            | \n",
      "|myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s             | w6_U/q0_reg  | 128x33        | Block RAM      | \n",
      "|myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s                 | w15_U/q0_reg | 128x14        | Block RAM      | \n",
      "|myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s                 | w18_U/q0_reg | 64x25         | Block RAM      | \n",
      "+-------------------------------------------------------------------------------------------+--------------+---------------+----------------+\n",
      "\n",
      "\n",
      "Block RAM: Preliminary Mapping Report (see note below)\n",
      "+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|Module Name | RTL Object                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | \n",
      "+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|myproject   | layer4_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg | 2 K x 48(READ_FIRST)   | W |   | 2 K x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 3,1             | \n",
      "|myproject   | layer2_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg | 2 K x 48(READ_FIRST)   | W |   | 2 K x 48(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 3,1,1           | \n",
      "+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. \n",
      "\n",
      "Distributed RAM: Preliminary Mapping Report (see note below)\n",
      "+------------+------------------------------------------------------+-----------+----------------------+----------------+\n",
      "|Module Name | RTL Object                                           | Inference | Size (Depth x Width) | Primitives     | \n",
      "+------------+------------------------------------------------------+-----------+----------------------+----------------+\n",
      "|myproject   | layer8_out_U/U_myproject_fifo_w128_d81_A_ram/mem_reg | Implied   | 128 x 128            | RAM64M8 x 38   | \n",
      "|myproject   | layer6_out_U/U_myproject_fifo_w128_d81_A_ram/mem_reg | Implied   | 128 x 128            | RAM64M8 x 38   | \n",
      "|myproject   | layer9_out_U/U_myproject_fifo_w128_d16_A_ram/mem_reg | Implied   | 16 x 128             | RAM32M16 x 10  | \n",
      "|myproject   | layer5_out_U/U_myproject_fifo_w48_d121_A_ram/mem_reg | Implied   | 128 x 48             | RAM64M8 x 14   | \n",
      "+------------+------------------------------------------------------+-----------+----------------------+----------------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2882.531 ; gain = 1157.836 ; free physical = 15181 ; free virtual = 28603\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.085; parent = 2086.489; children = 218.284\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3847.957; parent = 2882.531; children = 965.426\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Block RAM: Final Mapping Report\n",
      "+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|Module Name | RTL Object                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | \n",
      "+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|myproject   | layer4_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg | 2 K x 48(READ_FIRST)   | W |   | 2 K x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 3,1             | \n",
      "|myproject   | layer2_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg | 2 K x 48(READ_FIRST)   | W |   | 2 K x 48(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 3,1,1           | \n",
      "+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "\n",
      "\n",
      "Distributed RAM: Final Mapping Report\n",
      "+------------+------------------------------------------------------+-----------+----------------------+----------------+\n",
      "|Module Name | RTL Object                                           | Inference | Size (Depth x Width) | Primitives     | \n",
      "+------------+------------------------------------------------------+-----------+----------------------+----------------+\n",
      "|myproject   | layer8_out_U/U_myproject_fifo_w128_d81_A_ram/mem_reg | Implied   | 128 x 128            | RAM64M8 x 38   | \n",
      "|myproject   | layer6_out_U/U_myproject_fifo_w128_d81_A_ram/mem_reg | Implied   | 128 x 128            | RAM64M8 x 38   | \n",
      "|myproject   | layer9_out_U/U_myproject_fifo_w128_d16_A_ram/mem_reg | Implied   | 16 x 128             | RAM32M16 x 10  | \n",
      "|myproject   | layer5_out_U/U_myproject_fifo_w48_d121_A_ram/mem_reg | Implied   | 128 x 48             | RAM64M8 x 14   | \n",
      "+------------+------------------------------------------------------+-----------+----------------------+----------------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w48_d2116_A_ram/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2882.531 ; gain = 1157.836 ; free physical = 15191 ; free virtual = 28614\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.085; parent = 2086.489; children = 218.284\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3847.957; parent = 2882.531; children = 965.426\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2882.531 ; gain = 1157.836 ; free physical = 15169 ; free virtual = 28591\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.085; parent = 2086.489; children = 218.284\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3847.957; parent = 2882.531; children = 965.426\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2882.531 ; gain = 1157.836 ; free physical = 15163 ; free virtual = 28585\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.085; parent = 2086.489; children = 218.284\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3847.957; parent = 2882.531; children = 965.426\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2882.531 ; gain = 1157.836 ; free physical = 15195 ; free virtual = 28617\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.085; parent = 2086.489; children = 218.284\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3847.957; parent = 2882.531; children = 965.426\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2882.531 ; gain = 1157.836 ; free physical = 15195 ; free virtual = 28617\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.085; parent = 2086.489; children = 218.284\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3847.957; parent = 2882.531; children = 965.426\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2882.531 ; gain = 1157.836 ; free physical = 15196 ; free virtual = 28617\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.085; parent = 2086.489; children = 218.284\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3847.957; parent = 2882.531; children = 965.426\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2882.531 ; gain = 1157.836 ; free physical = 15195 ; free virtual = 28617\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.085; parent = 2086.489; children = 218.284\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3847.957; parent = 2882.531; children = 965.426\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Static Shift Register Report:\n",
      "+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+\n",
      "|Module Name | RTL Name                                                                                                                                                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | \n",
      "+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+\n",
      "|myproject   | conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_212/grp_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_391/ap_loop_exit_ready_pp0_iter3_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+\n",
      "\n",
      "\n",
      "Dynamic Shift Register Report:\n",
      "+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | \n",
      "+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|dsrl        | ShiftRegMem_reg[47] | 8      | 8          | 0      | 16      | 8      | 0      | 0      | \n",
      "|dsrl__1     | ShiftRegMem_reg[45] | 8      | 8          | 0      | 16      | 8      | 0      | 0      | \n",
      "|dsrl__2     | ShiftRegMem_reg[10] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | \n",
      "|dsrl__3     | ShiftRegMem_reg[8]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | \n",
      "|dsrl__4     | ShiftRegMem_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | \n",
      "|dsrl__5     | SRL_SIG_reg[3]      | 100    | 100        | 100    | 0       | 0      | 0      | 0      | \n",
      "|dsrl__6     | SRL_SIG_reg[3]      | 32     | 32         | 32     | 0       | 0      | 0      | 0      | \n",
      "+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+---------+------+\n",
      "|      |Cell     |Count |\n",
      "+------+---------+------+\n",
      "|1     |BUFG     |     1|\n",
      "|2     |CARRY8   |   680|\n",
      "|3     |LUT1     |   110|\n",
      "|4     |LUT2     |  1526|\n",
      "|5     |LUT3     |  3558|\n",
      "|6     |LUT4     |  2472|\n",
      "|7     |LUT5     |  3025|\n",
      "|8     |LUT6     |  3644|\n",
      "|9     |MUXF7    |   482|\n",
      "|10    |MUXF8    |   122|\n",
      "|11    |RAM32M16 |     9|\n",
      "|12    |RAM32X1D |     2|\n",
      "|13    |RAM64M   |     2|\n",
      "|14    |RAM64M8  |    86|\n",
      "|15    |RAMB18E2 |     4|\n",
      "|16    |RAMB36E2 |     8|\n",
      "|17    |SRL16E   |   593|\n",
      "|18    |SRLC32E  |   320|\n",
      "|19    |FDRE     | 11534|\n",
      "|20    |FDSE     |    97|\n",
      "|21    |IBUF     |    13|\n",
      "|22    |OBUF     |    45|\n",
      "+------+---------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------+\n",
      "|      |Instance                                                                                                    |Module                                                                                              |Cells |\n",
      "+------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------+\n",
      "|1     |top                                                                                                         |                                                                                                    | 28333|\n",
      "|2     |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_U0                                       |myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s                        |  1373|\n",
      "|3     |    grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s_fu_84                          |myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s                      |  1300|\n",
      "|4     |      call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_fu_93                              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s                                   |    65|\n",
      "|5     |        void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_U                       |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb          |    32|\n",
      "|6     |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core__1  |    32|\n",
      "|7     |        void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_U                         |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_102      |    33|\n",
      "|8     |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core     |    32|\n",
      "|9     |      grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_121                        |myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s                       |   800|\n",
      "|10    |        flow_control_loop_pipe_no_ap_cont_U                                                                 |myproject_flow_control_loop_pipe_no_ap_cont_101                                                     |   278|\n",
      "|11    |        mul_8s_6s_13_1_1_U13                                                                                |myproject_mul_8s_6s_13_1_1                                                                          |    52|\n",
      "|12    |        outidx_2_U                                                                                          |myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_2_dEe          |     3|\n",
      "|13    |        w2_V_U                                                                                              |myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg          |    21|\n",
      "|14    |    regslice_both_input_1_U                                                                                 |myproject_regslice_both                                                                             |    39|\n",
      "|15    |  conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0                                     |myproject_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s                      |  4202|\n",
      "|16    |    grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_212                        |myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s                     |  4131|\n",
      "|17    |      call_ln286_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_fu_243                            |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s                                  |   193|\n",
      "|18    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_10_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS          |    16|\n",
      "|19    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core__3  |    16|\n",
      "|20    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_11_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_90       |    16|\n",
      "|21    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core__1  |    16|\n",
      "|22    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_1_U               |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_91       |    16|\n",
      "|23    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core__10 |    16|\n",
      "|24    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_2_U               |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_92       |    16|\n",
      "|25    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core__8  |    16|\n",
      "|26    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_3_U               |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_93       |    16|\n",
      "|27    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core__6  |    16|\n",
      "|28    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_4_U               |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_94       |    16|\n",
      "|29    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core__4  |    16|\n",
      "|30    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_5_U               |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_95       |    16|\n",
      "|31    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core__2  |    16|\n",
      "|32    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_6_U               |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_96       |    16|\n",
      "|33    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core__11 |    16|\n",
      "|34    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_7_U               |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_97       |    16|\n",
      "|35    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core__9  |    16|\n",
      "|36    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_8_U               |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_98       |    16|\n",
      "|37    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core__7  |    16|\n",
      "|38    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_9_U               |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_99       |    16|\n",
      "|39    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core__5  |    16|\n",
      "|40    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_U                 |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_100      |    17|\n",
      "|41    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS_core     |    16|\n",
      "|42    |      grp_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_391                       |myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s                      |  3070|\n",
      "|43    |        flow_control_loop_pipe_no_ap_cont_U                                                                 |myproject_flow_control_loop_pipe_no_ap_cont                                                         |    35|\n",
      "|44    |        mul_8ns_4s_12_1_1_U108                                                                              |myproject_mul_8ns_4s_12_1_1                                                                         |    17|\n",
      "|45    |        mul_8s_8ns_13_1_1_U101                                                                              |myproject_mul_8s_8ns_13_1_1_83                                                                      |    17|\n",
      "|46    |        mul_8s_8ns_13_1_1_U102                                                                              |myproject_mul_8s_8ns_13_1_1_84                                                                      |    26|\n",
      "|47    |        mul_8s_8ns_13_1_1_U103                                                                              |myproject_mul_8s_8ns_13_1_1_85                                                                      |    26|\n",
      "|48    |        mul_8s_8ns_13_1_1_U104                                                                              |myproject_mul_8s_8ns_13_1_1_86                                                                      |    26|\n",
      "|49    |        mul_8s_8ns_13_1_1_U105                                                                              |myproject_mul_8s_8ns_13_1_1_87                                                                      |    26|\n",
      "|50    |        mul_8s_8ns_13_1_1_U106                                                                              |myproject_mul_8s_8ns_13_1_1_88                                                                      |    26|\n",
      "|51    |        mul_8s_8ns_13_1_1_U107                                                                              |myproject_mul_8s_8ns_13_1_1_89                                                                      |    26|\n",
      "|52    |        outidx_1_U                                                                                          |myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_outidx_1JfO          |     1|\n",
      "|53    |        w6_U                                                                                                |myproject_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AKfY          |   357|\n",
      "|54    |  conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0                                                |myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s                                 |  9218|\n",
      "|55    |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_51                                                                 |    11|\n",
      "|56    |    grp_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s_fu_472                      |myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_4u_config10_s                   |  9186|\n",
      "|57    |      call_ln286_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_fu_540                          |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s                                |   260|\n",
      "|58    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_12_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI          |     8|\n",
      "|59    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__20 |     8|\n",
      "|60    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_13_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_52       |     8|\n",
      "|61    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__18 |     8|\n",
      "|62    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_14_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_53       |     8|\n",
      "|63    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__16 |     8|\n",
      "|64    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_15_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_54       |     8|\n",
      "|65    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__14 |     8|\n",
      "|66    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_16_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_55       |     8|\n",
      "|67    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__12 |     8|\n",
      "|68    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_17_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_56       |     8|\n",
      "|69    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__10 |     8|\n",
      "|70    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_18_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_57       |     8|\n",
      "|71    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__8  |     8|\n",
      "|72    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_19_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_58       |     8|\n",
      "|73    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__6  |     8|\n",
      "|74    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_20_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_59       |    12|\n",
      "|75    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core     |     8|\n",
      "|76    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_21_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_60       |     8|\n",
      "|77    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__30 |     8|\n",
      "|78    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_22_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_61       |     8|\n",
      "|79    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__28 |     8|\n",
      "|80    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_23_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_62       |     8|\n",
      "|81    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__26 |     8|\n",
      "|82    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_24_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_63       |     8|\n",
      "|83    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__24 |     8|\n",
      "|84    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_25_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_64       |     8|\n",
      "|85    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__22 |     8|\n",
      "|86    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_26_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_65       |     8|\n",
      "|87    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__4  |     8|\n",
      "|88    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_27_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_66       |     8|\n",
      "|89    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__2  |     8|\n",
      "|90    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_28_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_67       |     8|\n",
      "|91    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__19 |     8|\n",
      "|92    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_29_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_68       |     8|\n",
      "|93    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__17 |     8|\n",
      "|94    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_30_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_69       |     8|\n",
      "|95    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__15 |     8|\n",
      "|96    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_31_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_70       |     8|\n",
      "|97    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__13 |     8|\n",
      "|98    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_32_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_71       |     8|\n",
      "|99    |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__11 |     8|\n",
      "|100   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_33_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_72       |     8|\n",
      "|101   |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__9  |     8|\n",
      "|102   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_34_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_73       |     8|\n",
      "|103   |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__7  |     8|\n",
      "|104   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_35_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_74       |     8|\n",
      "|105   |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__5  |     8|\n",
      "|106   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_36_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_75       |     8|\n",
      "|107   |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__31 |     8|\n",
      "|108   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_37_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_76       |     8|\n",
      "|109   |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__29 |     8|\n",
      "|110   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_38_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_77       |     8|\n",
      "|111   |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__27 |     8|\n",
      "|112   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_39_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_78       |     8|\n",
      "|113   |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__25 |     8|\n",
      "|114   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_40_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_79       |     8|\n",
      "|115   |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__23 |     8|\n",
      "|116   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_41_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_80       |     8|\n",
      "|117   |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__21 |     8|\n",
      "|118   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_42_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_81       |     8|\n",
      "|119   |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__3  |     8|\n",
      "|120   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4E_43_U              |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_82       |     8|\n",
      "|121   |          myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_21iI_core__1  |     8|\n",
      "|122   |      grp_dense_resource_ap_ufixed_ap_fixed_25_14_5_3_0_config10_mult_s_fu_928                              |myproject_dense_resource_ap_ufixed_ap_fixed_25_14_5_3_0_config10_mult_s                             |  7416|\n",
      "|123   |  dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0                                         |myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s                          |  2213|\n",
      "|124   |    mul_8ns_7s_13_1_1_U514                                                                                  |myproject_mul_8ns_7s_13_1_1                                                                         |    32|\n",
      "|125   |    mul_8s_8ns_13_1_1_U512                                                                                  |myproject_mul_8s_8ns_13_1_1_49                                                                      |    32|\n",
      "|126   |    mux_265_8_1_1_U513                                                                                      |myproject_mux_265_8_1_1                                                                             |   166|\n",
      "|127   |    mux_265_8_1_1_U515                                                                                      |myproject_mux_265_8_1_1_50                                                                          |   169|\n",
      "|128   |    outidx_U                                                                                                |myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_outidx_ROM_AbBo          |    11|\n",
      "|129   |    w15_U                                                                                                   |myproject_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s_w15_ROM_AUTObCo          |    98|\n",
      "|130   |  dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0                                         |myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s                          |  1788|\n",
      "|131   |    mul_8ns_5s_13_1_1_U530                                                                                  |myproject_mul_8ns_5s_13_1_1                                                                         |    11|\n",
      "|132   |    mul_8s_8ns_13_1_1_U526                                                                                  |myproject_mul_8s_8ns_13_1_1                                                                         |    11|\n",
      "|133   |    mul_8s_8ns_13_1_1_U527                                                                                  |myproject_mul_8s_8ns_13_1_1_46                                                                      |    26|\n",
      "|134   |    mul_8s_8ns_13_1_1_U528                                                                                  |myproject_mul_8s_8ns_13_1_1_47                                                                      |    26|\n",
      "|135   |    mul_8s_8ns_13_1_1_U529                                                                                  |myproject_mul_8s_8ns_13_1_1_48                                                                      |    26|\n",
      "|136   |    regslice_both_layer18_out_U                                                                             |myproject_regslice_both__parameterized1                                                             |   233|\n",
      "|137   |    w18_U                                                                                                   |myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTObDo          |   229|\n",
      "|138   |  layer10_out_U                                                                                             |myproject_fifo_w100_d4_S                                                                            |   199|\n",
      "|139   |    U_myproject_fifo_w100_d4_S_ShiftReg                                                                     |myproject_fifo_w100_d4_S_ShiftReg                                                                   |   187|\n",
      "|140   |  layer12_out_U                                                                                             |myproject_fifo_w32_d4_S                                                                             |   113|\n",
      "|141   |    U_myproject_fifo_w32_d4_S_ShiftReg                                                                      |myproject_fifo_w32_d4_S_ShiftReg                                                                    |   102|\n",
      "|142   |  layer13_out_U                                                                                             |myproject_fifo_w32_d1_S                                                                             |    36|\n",
      "|143   |    U_myproject_fifo_w32_d1_S_ShiftReg                                                                      |myproject_fifo_w32_d1_S_ShiftReg                                                                    |    28|\n",
      "|144   |  layer15_out_U                                                                                             |myproject_fifo_w416_d1_S                                                                            |   476|\n",
      "|145   |    U_myproject_fifo_w416_d1_S_ShiftReg                                                                     |myproject_fifo_w416_d1_S_ShiftReg_45                                                                |   468|\n",
      "|146   |  layer17_out_U                                                                                             |myproject_fifo_w416_d1_S_0                                                                          |   373|\n",
      "|147   |    U_myproject_fifo_w416_d1_S_ShiftReg                                                                     |myproject_fifo_w416_d1_S_ShiftReg                                                                   |   364|\n",
      "|148   |  layer2_out_U                                                                                              |myproject_fifo_w48_d2116_A                                                                          |   153|\n",
      "|149   |    U_myproject_fifo_w48_d2116_A_ram                                                                        |myproject_fifo_w48_d2116_A_ram_44                                                                   |    55|\n",
      "|150   |  layer4_out_U                                                                                              |myproject_fifo_w48_d2116_A_1                                                                        |   147|\n",
      "|151   |    U_myproject_fifo_w48_d2116_A_ram                                                                        |myproject_fifo_w48_d2116_A_ram                                                                      |    49|\n",
      "|152   |  layer5_out_U                                                                                              |myproject_fifo_w48_d121_A                                                                           |   182|\n",
      "|153   |    U_myproject_fifo_w48_d121_A_ram                                                                         |myproject_fifo_w48_d121_A_ram                                                                       |   126|\n",
      "|154   |  layer6_out_U                                                                                              |myproject_fifo_w128_d81_A                                                                           |   383|\n",
      "|155   |    U_myproject_fifo_w128_d81_A_ram                                                                         |myproject_fifo_w128_d81_A_ram_43                                                                    |   337|\n",
      "|156   |  layer8_out_U                                                                                              |myproject_fifo_w128_d81_A_2                                                                         |   587|\n",
      "|157   |    U_myproject_fifo_w128_d81_A_ram                                                                         |myproject_fifo_w128_d81_A_ram                                                                       |   535|\n",
      "|158   |  layer9_out_U                                                                                              |myproject_fifo_w128_d16_A                                                                           |   178|\n",
      "|159   |    U_myproject_fifo_w128_d16_A_ram                                                                         |myproject_fifo_w128_d16_A_ram                                                                       |   148|\n",
      "|160   |  pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_U0                                   |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s                    |  3401|\n",
      "|161   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_25                                                                 |    34|\n",
      "|162   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_U                  |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi          |    32|\n",
      "|163   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__5  |    32|\n",
      "|164   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_U                  |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_26       |    32|\n",
      "|165   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__2  |    32|\n",
      "|166   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_U                  |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_27       |    32|\n",
      "|167   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__16 |    32|\n",
      "|168   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_U                  |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_28       |    32|\n",
      "|169   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__13 |    32|\n",
      "|170   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_U                  |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_29       |    32|\n",
      "|171   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__10 |    32|\n",
      "|172   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_U                  |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_30       |    32|\n",
      "|173   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__7  |    32|\n",
      "|174   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_U                  |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_31       |    32|\n",
      "|175   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__4  |    32|\n",
      "|176   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_U                  |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_32       |    32|\n",
      "|177   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__1  |    32|\n",
      "|178   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_U                   |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_33       |    32|\n",
      "|179   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__15 |    32|\n",
      "|180   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_U                   |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_34       |    32|\n",
      "|181   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__12 |    32|\n",
      "|182   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_U                   |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_35       |    32|\n",
      "|183   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__9  |    32|\n",
      "|184   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_U                   |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_36       |    32|\n",
      "|185   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__6  |    32|\n",
      "|186   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_U                   |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_37       |    32|\n",
      "|187   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__3  |    32|\n",
      "|188   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_U                   |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_38       |    32|\n",
      "|189   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__17 |    32|\n",
      "|190   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_U                   |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_39       |    32|\n",
      "|191   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__14 |    32|\n",
      "|192   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_U                   |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_40       |    32|\n",
      "|193   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__11 |    32|\n",
      "|194   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_U                   |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_41       |    32|\n",
      "|195   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core__8  |    32|\n",
      "|196   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_U                     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_42       |    33|\n",
      "|197   |      myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4fYi_core     |    32|\n",
      "|198   |  pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0                                               |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s                                |  1662|\n",
      "|199   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_9                                                                  |    24|\n",
      "|200   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_U                  |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8          |    34|\n",
      "|201   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core     |    16|\n",
      "|202   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_U                  |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_10       |    33|\n",
      "|203   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core__15 |    16|\n",
      "|204   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_U                  |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_11       |    33|\n",
      "|205   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core__14 |    16|\n",
      "|206   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_U                  |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_12       |    33|\n",
      "|207   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core__13 |    16|\n",
      "|208   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_U                  |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_13       |    33|\n",
      "|209   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core__12 |    16|\n",
      "|210   |    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_U                  |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_14       |    33|\n",
      "|211   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core__11 |    16|\n",
      "|212   |    void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_1_U                                   |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_15       |    33|\n",
      "|213   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core__9  |    16|\n",
      "|214   |    void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_2_U                                   |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_16       |    33|\n",
      "|215   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core__8  |    16|\n",
      "|216   |    void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_3_U                                   |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_17       |    33|\n",
      "|217   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core__7  |    16|\n",
      "|218   |    void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_4_U                                   |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_18       |    33|\n",
      "|219   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core__6  |    16|\n",
      "|220   |    void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_5_U                                   |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_19       |    33|\n",
      "|221   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core__5  |    16|\n",
      "|222   |    void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_6_U                                   |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_20       |    33|\n",
      "|223   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core__4  |    16|\n",
      "|224   |    void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_7_U                                   |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_21       |    33|\n",
      "|225   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core__3  |    16|\n",
      "|226   |    void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_8_U                                   |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_22       |    33|\n",
      "|227   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core__2  |    16|\n",
      "|228   |    void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_9_U                                   |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_23       |    33|\n",
      "|229   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core__1  |    16|\n",
      "|230   |    void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_U                                     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_24       |    33|\n",
      "|231   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Lf8_core__10 |    16|\n",
      "|232   |  pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0                                               |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s                                |   718|\n",
      "|233   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_5                                                                  |    17|\n",
      "|234   |    void_pooling2d_cl_stream_stream_array_ap_ufixed_4u_0_line_buffer_1_U                                    |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn          |    42|\n",
      "|235   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn_core__3  |    24|\n",
      "|236   |    void_pooling2d_cl_stream_stream_array_ap_ufixed_4u_0_line_buffer_2_U                                    |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn_6        |    41|\n",
      "|237   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn_core__2  |    24|\n",
      "|238   |    void_pooling2d_cl_stream_stream_array_ap_ufixed_4u_0_line_buffer_3_U                                    |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn_7        |    41|\n",
      "|239   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn_core__1  |    24|\n",
      "|240   |    void_pooling2d_cl_stream_stream_array_ap_ufixed_4u_0_line_buffer_U                                      |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn_8        |    41|\n",
      "|241   |      myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn_core_U     |myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s_void_pooling2d_cl_bxn_core     |    24|\n",
      "|242   |  relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0                                     |myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s                      |   147|\n",
      "|243   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_4                                                                  |    19|\n",
      "|244   |  relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_U0                                      |myproject_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s                       |   137|\n",
      "|245   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_3                                                                  |    12|\n",
      "|246   |  relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_U0                                    |myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s                     |   374|\n",
      "|247   |  relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0                                       |myproject_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s                        |    91|\n",
      "|248   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe                                                                    |    27|\n",
      "|249   |  start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0_U                         |myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0           |    11|\n",
      "|250   |  start_for_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0_U                                    |myproject_start_for_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0                      |    11|\n",
      "|251   |  start_for_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0_U                             |myproject_start_for_dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0               |    10|\n",
      "|252   |  start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0_U                             |myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0               |    10|\n",
      "|253   |  start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_configbEo_U                        |myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_configbEo          |    11|\n",
      "|254   |  start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0_U                                   |myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0                     |    11|\n",
      "|255   |  start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0_U                                   |myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0                     |    13|\n",
      "|256   |  start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0_U                         |myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0           |    10|\n",
      "|257   |  start_for_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_U0_U                          |myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_U0            |    11|\n",
      "|258   |  start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17bFp_U                        |myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17bFp          |    12|\n",
      "|259   |  start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0_U                           |myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0             |    11|\n",
      "+------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2882.531 ; gain = 1157.836 ; free physical = 15195 ; free virtual = 28617\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.085; parent = 2086.489; children = 218.284\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3847.957; parent = 2882.531; children = 965.426\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 342 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2882.531 ; gain = 1157.836 ; free physical = 15196 ; free virtual = 28618\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2882.539 ; gain = 1157.836 ; free physical = 15195 ; free virtual = 28617\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2882.539 ; gain = 0.000 ; free physical = 15306 ; free virtual = 28728\n",
      "INFO: [Netlist 29-17] Analyzing 1397 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_212/grp_dense_resource_ap_ufixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_391/w6_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0/w18_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2930.555 ; gain = 0.000 ; free physical = 15254 ; free virtual = 28676\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 113 instances were transformed.\n",
      "  BUFG => BUFGCE: 1 instance \n",
      "  IBUF => IBUF (IBUFCTRL, INBUF): 13 instances\n",
      "  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 9 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances\n",
      "  RAM64M => RAM64M (RAMD64E(x4)): 2 instances\n",
      "  RAM64M8 => RAM64M8 (RAMD64E(x8)): 86 instances\n",
      "\n",
      "Synth Design complete, checksum: 15d186bd\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "345 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:09 . Memory (MB): peak = 2930.555 ; gain = 1229.812 ; free physical = 15470 ; free virtual = 28892\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Thu May 22 20:23:21 2025...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h1m17s *****\n",
      "INFO: [HLS 200-112] Total CPU user time: 150.44 seconds. Total CPU system time: 9.29 seconds. Total elapsed time: 164.3 seconds; peak allocated memory: 1.680 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Thu May 22 20:23:22 2025...\n",
      "Cosim report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '4.876',\n",
       "  'BestLatency': '140514',\n",
       "  'WorstLatency': '140609',\n",
       "  'IntervalMin': '9218',\n",
       "  'IntervalMax': '140546',\n",
       "  'BRAM_18K': '56',\n",
       "  'DSP': '0',\n",
       "  'FF': '11975',\n",
       "  'LUT': '33215',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '1080',\n",
       "  'AvailableDSP': '1700',\n",
       "  'AvailableFF': '406256',\n",
       "  'AvailableLUT': '203128',\n",
       "  'AvailableURAM': '0'},\n",
       " 'VivadoSynthReport': {'LUT': '12655',\n",
       "  'FF': '11631',\n",
       "  'BRAM_18K': '10',\n",
       "  'DSP48E': '0'}}"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.build(csim=False, synth=True, vsynth=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 1 solution(s) in rtl_models/model_dummy_2/myproject_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C simulation report not found.\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vitis HLS Report for 'myproject'\n",
      "================================================================\n",
      "* Date:           Thu May 22 20:21:58 2025\n",
      "\n",
      "* Version:        2022.2 (Build 3670227 on Oct 13 2022)\n",
      "* Project:        myproject_prj\n",
      "* Solution:       solution1 (Vivado IP Flow Target)\n",
      "* Product family: kintexu\n",
      "* Target device:  xcku035-fbva676-2-e\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing: \n",
      "    * Summary: \n",
      "    +--------+---------+----------+------------+\n",
      "    |  Clock |  Target | Estimated| Uncertainty|\n",
      "    +--------+---------+----------+------------+\n",
      "    |ap_clk  |  5.00 ns|  4.876 ns|     1.35 ns|\n",
      "    +--------+---------+----------+------------+\n",
      "\n",
      "+ Latency: \n",
      "    * Summary: \n",
      "    +---------+---------+----------+----------+------+--------+----------+\n",
      "    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |\n",
      "    |   min   |   max   |    min   |    max   |  min |   max  |   Type   |\n",
      "    +---------+---------+----------+----------+------+--------+----------+\n",
      "    |   140514|   140609|  0.703 ms|  0.703 ms|  9218|  140546|  dataflow|\n",
      "    +---------+---------+----------+----------+------+--------+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+--------+------------------------------------------+\n",
      "        |                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   |                 Pipeline                 |\n",
      "        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min    |    max    |  min |   max  |                   Type                   |\n",
      "        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+--------+------------------------------------------+\n",
      "        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_U0      |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s      |     9217|   140545|  46.085 us|   0.703 ms|  9217|  140545|                                        no|\n",
      "        |relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0      |relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s      |     2119|     2119|  10.595 us|  10.595 us|  2119|    2119|                                        no|\n",
      "        |pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_U0  |pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s  |     2120|     2120|  10.600 us|  10.600 us|  2120|    2120|                                        no|\n",
      "        |conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0    |conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s    |      485|    14037|   2.425 us|  70.185 us|   485|   14037|                                        no|\n",
      "        |relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0    |relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s    |       84|       84|   0.420 us|   0.420 us|    84|      84|                                        no|\n",
      "        |pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0              |pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s              |       84|       84|   0.420 us|   0.420 us|    84|      84|                                        no|\n",
      "        |conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0               |conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s               |       83|       83|   0.415 us|   0.415 us|    83|      83|                                        no|\n",
      "        |relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_U0     |relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s     |        8|        8|  40.000 ns|  40.000 ns|     8|       8|                                        no|\n",
      "        |pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0              |pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s              |        7|        7|  35.000 ns|  35.000 ns|     7|       7|                                        no|\n",
      "        |dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0        |dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s        |      106|      107|   0.530 us|   0.535 us|   104|     104|  loop rewind stp(delay=0 clock cycles(s))|\n",
      "        |relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_U0   |relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s   |        1|        1|   5.000 ns|   5.000 ns|     1|       1|                                        no|\n",
      "        |dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0        |dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s        |       55|       56|   0.275 us|   0.280 us|    52|      52|  loop rewind stp(delay=0 clock cycles(s))|\n",
      "        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+--------+------------------------------------------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|DSP              |        -|     -|       -|       -|    -|\n",
      "|Expression       |        -|     -|       0|       2|    -|\n",
      "|FIFO             |       51|     -|    1450|     678|    -|\n",
      "|Instance         |        5|     0|   10525|   32535|    -|\n",
      "|Memory           |        -|     -|       -|       -|    -|\n",
      "|Multiplexer      |        -|     -|       -|       -|    -|\n",
      "|Register         |        -|     -|       -|       -|    -|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|Total            |       56|     0|   11975|   33215|    0|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|Available        |     1080|  1700|  406256|  203128|    0|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|Utilization (%)  |        5|     0|       2|      16|    0|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+\n",
      "    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT  | URAM|\n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+\n",
      "    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_U0      |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s      |        0|   0|   565|   1474|    0|\n",
      "    |conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0    |conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s    |        2|   0|  2102|   4284|    0|\n",
      "    |conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_U0               |conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_4u_config10_s               |        0|   0|  3887|  14368|    0|\n",
      "    |dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_U0        |dense_array_ap_ufixed_4u_array_ap_fixed_8_2_5_3_0_52u_config15_s        |        1|   0|   607|   3450|    0|\n",
      "    |dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_U0        |dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config18_s        |        2|   0|   602|   2211|    0|\n",
      "    |pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_U0  |pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s  |        0|   0|  1052|   2412|    0|\n",
      "    |pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0              |pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s              |        0|   0|   693|   1588|    0|\n",
      "    |pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_U0              |pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_4u_config13_s              |        0|   0|   305|    731|    0|\n",
      "    |relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0    |relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s    |        0|   0|   125|    381|    0|\n",
      "    |relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_U0     |relu_array_ap_fixed_4u_array_ap_ufixed_8_2_4_0_0_4u_relu_config12_s     |        0|   0|   159|    440|    0|\n",
      "    |relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_U0   |relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config17_s   |        0|   0|   368|    988|    0|\n",
      "    |relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0      |relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s      |        0|   0|    60|    208|    0|\n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+\n",
      "    |Total                                                                    |                                                                        |        5|   0| 10525|  32535|    0|\n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+\n",
      "\n",
      "    * DSP: \n",
      "    N/A\n",
      "\n",
      "    * Memory: \n",
      "    N/A\n",
      "\n",
      "    * FIFO: \n",
      "    +---------------+---------+-----+----+-----+------+-----+---------+\n",
      "    |      Name     | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|\n",
      "    +---------------+---------+-----+----+-----+------+-----+---------+\n",
      "    |layer10_out_U  |        0|   99|   0|    -|     4|  100|      400|\n",
      "    |layer12_out_U  |        0|   99|   0|    -|     4|   32|      128|\n",
      "    |layer13_out_U  |        0|   99|   0|    -|     1|   32|       32|\n",
      "    |layer15_out_U  |        0|   99|   0|    -|     1|  416|      416|\n",
      "    |layer17_out_U  |        0|   99|   0|    -|     1|  416|      416|\n",
      "    |layer2_out_U   |       12|  163|   0|    -|  2116|   48|   101568|\n",
      "    |layer4_out_U   |       12|  163|   0|    -|  2116|   48|   101568|\n",
      "    |layer5_out_U   |        3|  158|   0|    -|   121|   48|     5808|\n",
      "    |layer6_out_U   |        8|  160|   0|    -|    81|  128|    10368|\n",
      "    |layer8_out_U   |        8|  160|   0|    -|    81|  128|    10368|\n",
      "    |layer9_out_U   |        8|  151|   0|    -|    16|  128|     2048|\n",
      "    +---------------+---------+-----+----+-----+------+-----+---------+\n",
      "    |Total          |       51| 1450|   0|    0|  4542| 1524|   233120|\n",
      "    +---------------+---------+-----+----+-----+------+-----+---------+\n",
      "\n",
      "    * Expression: \n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    |ap_idle       |       and|   0|  0|   2|           1|           1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    |Total         |          |   0|  0|   2|           1|           1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "\n",
      "    * Multiplexer: \n",
      "    N/A\n",
      "\n",
      "    * Register: \n",
      "    N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Interface\n",
      "================================================================\n",
      "* Summary: \n",
      "+--------------------+-----+-----+------------+--------------+--------------+\n",
      "|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |\n",
      "+--------------------+-----+-----+------------+--------------+--------------+\n",
      "|input_1_TDATA       |   in|    8|        axis|       input_1|       pointer|\n",
      "|input_1_TVALID      |   in|    1|        axis|       input_1|       pointer|\n",
      "|input_1_TREADY      |  out|    1|        axis|       input_1|       pointer|\n",
      "|layer18_out_TDATA   |  out|   40|        axis|   layer18_out|       pointer|\n",
      "|layer18_out_TVALID  |  out|    1|        axis|   layer18_out|       pointer|\n",
      "|layer18_out_TREADY  |   in|    1|        axis|   layer18_out|       pointer|\n",
      "|ap_clk              |   in|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_rst_n            |   in|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_start            |   in|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_done             |  out|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_ready            |  out|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "|ap_idle             |  out|    1|  ap_ctrl_hs|     myproject|  return value|\n",
      "+--------------------+-----+-----+------------+--------------+--------------+\n",
      "\n",
      "Co-simulation report not found.\n"
     ]
    }
   ],
   "source": [
    "hls4ml.report.read_vivado_report(hls_model.config.config['OutputDir'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "rheed_hls4ml_dev",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.15"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
