Info: Start Nativelink Simulation process
executing command line: ip-make-simscript --nativelink-mode --output-directory=arria5_tst1_iputf_input --spd=C:/Work_murmansk/Quartus/b072_v2/project/custom_phy.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/pll_gigtrans.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/phy_reconfig.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/phy_rst.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/custom_phy_dac.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/PHY_pll.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/pll96.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/custom_phy_4line.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/pll240_120.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/pll100.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/pll_delay1.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/pll_120_120_96_96_96.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/pll125.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/pll_125_120_96_96_96_v1.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/pll_96.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/pll_240_120.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/reconfig_phy1.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/pll_v040219_1.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/eth1.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/pll_v070319.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/pll.spd --spd=C:/Work_murmansk/Quartus/b072_v2/project/fir.spd 

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  arriav
Quartus root          :  c:/intelfpga/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim software
Sourced NativeLink script c:/intelfpga/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File arria5_tst1_run_msim_rtl_verilog.do already exists - backing up current file as arria5_tst1_run_msim_rtl_verilog.do.bak3
Info: Spawning ModelSim Simulation software 
Info: NativeLink simulation flow was successful
