module wideexpr_00202(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (-(-((((2'sb10)^~(2'sb11))^~(s7))<<<(s3))))&((ctrl[6]?(ctrl[7]?($signed((s7)>>($signed(5'sb10001))))>>>((((6'sb011001)>(s4))&((s0)>(2'sb00)))&(((u6)<<<(3'sb111))^((5'b01111)^(u0)))):((ctrl[0]?$signed(u5):((ctrl[6]?s0:1'sb0))<<((s5)<(5'sb01110))))-(+((ctrl[3]?s1:u1)))):4'sb1000));
  assign y1 = $signed({(s6)-((~|(3'sb111))<<((6'sb011100)|(s2))),$unsigned($signed((6'sb100101)^(s4)))});
  assign y2 = 3'sb101;
  assign y3 = 3'sb010;
  assign y4 = ((ctrl[0]?(ctrl[4]?((s1)>>({3{(ctrl[3]?~^(|(s7)):$unsigned((ctrl[4]?s0:5'sb11001)))}}))>>((ctrl[7]?3'sb100:($unsigned(($signed(s0))>>>($signed(1'b1))))|((({1{u5}})<<<($signed(s1)))<<<(5'sb01010)))):+((ctrl[3]?((((5'sb00110)>>>(5'sb10001))^~((3'sb001)<<(s1)))+($signed({3{5'sb01110}})))<<((ctrl[5]?((ctrl[4]?5'b11111:u5))|((5'b01011)^(u7)):{$signed(u6),(5'sb01110)^~(2'sb11)})):2'sb11))):+((6'b110100)>>((ctrl[1]?s7:((s3)>>>(5'sb00011))|((s5)+(($signed(5'sb10110))^~($signed(u7)))))))))&((3'sb011)^~(($signed($unsigned(~&($signed($signed(-(6'sb000110)))))))<<<(1'b1)));
  assign y5 = {{+(s5),(6'sb101111)^~(s2)},(s7)<<(+(3'sb000)),3'sb000,$signed({3{-(2'sb10)}})};
  assign y6 = -({3{1'sb0}});
  assign y7 = $signed(4'sb0111);
endmodule
