fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_8_3445_1_1_512_1_1.cu(152): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_8_3445_1_1_512_1_1.cu(160): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_3_5169_1_1_256_1_1.cu(174): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_3_5169_1_1_256_1_1.cu(182): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_0_1723_1_1_384_1_1.cu(255): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_0_1723_1_1_384_1_1.cu(263): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_6_3446_1_1_256_1_1.cu(261): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_6_3446_1_1_256_1_1.cu(269): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_9_4594_1_1_384_1_1.cu(162): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_9_4594_1_1_384_1_1.cu(170): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_4_10338_1_1_128_1_1.cu(198): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_4_10338_1_1_128_1_1.cu(206): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_7_3445_1_1_512_1_1.cu(169): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_7_3445_1_1_512_1_1.cu(177): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_1_5169_1_1_128_1_1.cu(283): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_1_5169_1_1_128_1_1.cu(291): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_5_2297_1_1_384_1_1.cu(247): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_5_2297_1_1_384_1_1.cu(255): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_2_3446_1_1_384_1_1.cu(170): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_42_83_83_96_1_1_2_3446_1_1_384_1_1.cu(178): warning: variable "output0h" was declared but never referenced

Namespace(arch='K80', backend='tvm', code_dir='roller_src/conv', data_type='float32', eval_bar=[1, 5, 10, 20, 50], fuse=False, keep_tiny=False, num_threads=4, op='fused_conv_expr_S1D1P0', padding_threshold_cap=1.0, reg_tiling=True, rtile0_shape=[64, 128, 32], rtile1_shape=[8, 8, 1], rtile2_shape=[1, 1, 1], schedule_fuse=True, shape=[128, 42, 83, 83, 96, 1, 1], smem_tiling=True, st_align=False, topk=10, use_artificial_rtile=False, use_tc=False)
IODependent:  True
failed to find results with padding threshold 0
found 5 results with threshold 0.2
found 5 results with threshold 0.4
found 10 results with threshold 0.6000000000000001
evaluating top 10 configs
pad:  {'f': 6, 'sa_fused0': 384, 'ra_fused0': 0}
pad:  {'f': 22, 'sa_fused0': 128, 'ra_fused0': 0}
pad:  {'f': 6, 'sa_fused0': 384, 'ra_fused0': 0}
pad:  {'f': 22, 'sa_fused0': 384, 'ra_fused0': 0}
{'f': [12, 4], 'sa_fused0': [32, 16], 'ra_fused0': [8, 1]}
{'f': [4, 12, 1], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
{'f': [8, 2], 'sa_fused0': [32, 16], 'ra_fused0': [8, 1]}
{'f': [2, 8, 1], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [2, 12, 2], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [2, 12, 2], 'sa_fused0': [8, 32, 2], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 8, 2], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 8, 2], 'sa_fused0': [8, 32, 2], 'ra_fused0': [8, 1]}
{'f': [8, 4], 'sa_fused0': [32, 16], 'ra_fused0': [8, 1]}
{'f': [4, 8, 1], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [2, 8, 2], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [2, 8, 2], 'sa_fused0': [8, 32, 2], 'ra_fused0': [8, 1]}
{'f': [32, 2], 'sa_fused0': [16, 16], 'ra_fused0': [8, 1]}
{'f': [2, 32, 1], 'sa_fused0': [16, 16, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 32, 2], 'sa_fused0': [16, 16, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 32, 2], 'sa_fused0': [8, 16, 2], 'ra_fused0': [8, 1]}
pad:  {'f': 6, 'sa_fused0': 384, 'ra_fused0': 0}
{'f': [4, 2], 'sa_fused0': [32, 16], 'ra_fused0': [8, 1]}
{'f': [2, 4, 1], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 4, 2], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 4, 2], 'sa_fused0': [8, 32, 2], 'ra_fused0': [8, 1]}
pad:  {'f': 22, 'sa_fused0': 256, 'ra_fused0': 0}
{'f': [16, 2], 'sa_fused0': [24, 16], 'ra_fused0': [8, 1]}
{'f': [2, 16, 1], 'sa_fused0': [16, 24, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 16, 2], 'sa_fused0': [16, 24, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 16, 2], 'sa_fused0': [8, 24, 2], 'ra_fused0': [8, 1]}
pad:  {'f': 6, 'sa_fused0': 384, 'ra_fused0': 0}
pad:  {'f': 22, 'sa_fused0': 128, 'ra_fused0': 0}
{'f': [4, 4], 'sa_fused0': [32, 16], 'ra_fused0': [8, 1]}
{'f': [4, 4, 1], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
{'f': [32, 2], 'sa_fused0': [16, 16], 'ra_fused0': [32, 1]}
{'f': [2, 32, 1], 'sa_fused0': [16, 16, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [1, 32, 2], 'sa_fused0': [16, 16, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [1, 32, 2], 'sa_fused0': [8, 16, 2], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [2, 4, 2], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [2, 4, 2], 'sa_fused0': [8, 32, 2], 'ra_fused0': [8, 1]}
pad:  {'f': 22, 'sa_fused0': 256, 'ra_fused0': 0}
{'f': [16, 4], 'sa_fused0': [24, 16], 'ra_fused0': [8, 1]}
{'f': [4, 16, 1], 'sa_fused0': [16, 24, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [2, 16, 2], 'sa_fused0': [16, 24, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [2, 16, 2], 'sa_fused0': [8, 24, 2], 'ra_fused0': [8, 1]}
pad:  {'f': 6, 'sa_fused0': 384, 'ra_fused0': 0}
{'f': [12, 2], 'sa_fused0': [32, 16], 'ra_fused0': [8, 1]}
{'f': [2, 12, 1], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 12, 2], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 12, 2], 'sa_fused0': [8, 32, 2], 'ra_fused0': [8, 1]}
top1 time: 6.2258 ms
top10 time: 6.2258 ms
best idx: 0
best config: [level 0: [tile: [48, 512]; step: [8]]][level 1: [tile: [4, 16]; step: [1]]][level 2: [tile: [1, 1]; step: [1]]]
top1 compile time: 0.0063936710357666016 s
top10 compile time: 23.811384677886963 s
