{
	"author": ["Vytautas Stuikys", "Giedrius Ziberkas", "Robertas Damasevicius", "Giedrius Majauskas"],
	"booktitle": "DATE",
	"crossref": "conf/date/2001",
	"dblpkey": "conf/date/StuikysZDM01",
	"ee": "http://doi.acm.org/10.1145/367072.367987",
	"pages": "800",
	"title": "Two approaches for developing generic components in VHDL",
	"type": "inproceedings",
	"url": "db/conf/date/date2001.html#StuikysZDM01",
	"year": "2001"
}
