{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "0" 0 0 1700304915397 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "0" 0 0 1700304916011 ""}
{ "Info" "0" "" "All project revisions will be stored in common archive p_8_1_tmp_archive.qar" {  } {  } 0 0 "All project revisions will be stored in common archive p_8_1_tmp_archive.qar" 0 0 "0" 0 0 1700304916011 ""}
{ "Info" "0" "" "Initializing files for 'p_8_1' revision" {  } {  } 0 0 "Initializing files for 'p_8_1' revision" 0 0 "0" 0 0 1700304916062 ""}
{ "Info" "0" "" "Running Analysis & Elaboration to discover source files" {  } {  } 0 0 "Running Analysis & Elaboration to discover source files" 0 0 "0" 0 0 1700304916065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700304916870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700304916871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file p_8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p_8_1 " "Found entity 1: p_8_1" {  } { { "p_8_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.6/output_files/p_8_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700304925257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700304925257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p_8_1 " "Elaborating entity \"p_8_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700304925283 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "rst dff dff_inst0 " "Port \"rst\" does not exist in primitive \"dff\" of instance \"dff_inst0\"" {  } { { "p_8_1.sv" "dff_inst0" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.6/output_files/p_8_1.sv" 16 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1700304925286 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1700304925286 ""}
{ "Error" "0" "" "Result: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.\n" {  } {  } 0 0 "Result: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.\n" 0 0 "0" 0 0 1700304925862 ""}
{ "Error" "0" "" "Failed to discover source files from compiler. Check Analysis & Elaboration report." {  } {  } 0 0 "Failed to discover source files from compiler. Check Analysis & Elaboration report." 0 0 "0" 0 0 1700304925862 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1700304925862 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1700304925862 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "0" 0 0 1700304925862 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "0" 0 0 1700304925900 ""}
{ "Critical Warning" "0" "" "Analysis & Elaboration was not run successfully." { { "Critical Warning" "0" "" "The 'Automatically detected source files' file subset will attempt to guess which files are needed. The archive file will likely be larger than required and may still be incomplete." {  } {  } 1 0 "The 'Automatically detected source files' file subset will attempt to guess which files are needed. The archive file will likely be larger than required and may still be incomplete." 0 0 "0" 0 0 1700304925903 ""}  } {  } 1 0 "Analysis & Elaboration was not run successfully." 0 0 "0" 0 0 1700304925903 ""}
{ "Info" "0" "" "Parsing: p_8_1.sv" {  } {  } 0 0 "Parsing: p_8_1.sv" 0 0 "0" 0 0 1700304926004 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "0" 0 0 1700304926016 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/Users/SFI19/Downloads/FPGA/7/7.6/output_files/ " "Using common directory C:/Users/SFI19/Downloads/FPGA/7/7.6/output_files/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Design Software" 0 -1 1700304926041 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1700304926053 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1700304926053 ""}
{ "Info" "0" "" "Generated archive 'p_8_1_tmp_archive.qar'" {  } {  } 0 0 "Generated archive 'p_8_1_tmp_archive.qar'" 0 0 "0" 0 0 1700304926053 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1700304926053 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1700304926053 ""}
