module up_counter(
input clock, clear,
output reg [3:0]q
    );
    always@(posedge clock or posedge clear) begin
    if(clear)
    q <= 4'b0000;
    else
    q <= q+1;
    end

endmodule
