-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 11.0 Build 157 04/27/2011 SJ Full Version"

-- DATE "12/03/2013 21:06:25"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	lab5 IS
    PORT (
	VAR_CLK : OUT std_logic;
	DataA : OUT std_logic_vector(7 DOWNTO 0);
	DataB : OUT std_logic_vector(7 DOWNTO 0);
	DataC : OUT std_logic_vector(7 DOWNTO 0);
	DataD : OUT std_logic_vector(7 DOWNTO 0);
	Din : OUT std_logic_vector(7 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0);
	Iin : OUT std_logic_vector(15 DOWNTO 0);
	IOE : OUT std_logic_vector(7 DOWNTO 0);
	IOF : OUT std_logic_vector(7 DOWNTO 0);
	IOG : OUT std_logic_vector(7 DOWNTO 0);
	IOH : OUT std_logic_vector(7 DOWNTO 0);
	LEDG : OUT std_logic_vector(7 DOWNTO 0);
	LEDR : OUT std_logic_vector(7 DOWNTO 0);
	NextPC : OUT std_logic_vector(7 DOWNTO 0);
	PC : OUT std_logic_vector(7 DOWNTO 0);
	CLK_50 : IN std_logic;
	CLK_SEL : IN std_logic;
	RESET : IN std_logic;
	IOA : IN std_logic_vector(7 DOWNTO 0);
	IOB : IN std_logic_vector(7 DOWNTO 0);
	EN_L : IN std_logic
	);
END lab5;

-- Design Ports Information
-- VAR_CLK	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataA[0]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataA[1]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataA[2]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataA[3]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataA[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataA[5]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataA[6]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataA[7]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataB[0]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataB[1]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataB[2]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataB[3]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataB[4]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataB[5]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataB[6]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataB[7]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataC[0]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataC[1]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataC[2]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataC[3]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataC[4]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataC[5]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataC[6]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataC[7]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataD[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataD[1]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataD[2]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataD[3]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataD[4]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataD[5]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataD[6]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataD[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Din[0]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Din[1]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Din[2]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Din[3]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Din[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Din[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Din[6]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Din[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[0]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[1]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[2]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[3]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[4]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[5]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[6]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[8]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[9]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[10]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[11]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[12]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[13]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[14]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Iin[15]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOE[0]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOE[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOE[2]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOE[3]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOE[4]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOE[5]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOE[6]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOE[7]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOF[0]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOF[1]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOF[2]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOF[3]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOF[4]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOF[5]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOF[6]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOF[7]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOG[0]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOG[1]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOG[2]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOG[3]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOG[4]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOG[5]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOG[6]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOG[7]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOH[0]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOH[1]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOH[2]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOH[3]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOH[4]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOH[5]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOH[6]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOH[7]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- NextPC[0]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- NextPC[1]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- NextPC[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- NextPC[3]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- NextPC[4]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- NextPC[5]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- NextPC[6]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- NextPC[7]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[0]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[1]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[2]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[3]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[4]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[5]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[6]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[7]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IOA[0]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IOB[0]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IOB[1]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IOA[1]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IOB[2]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IOA[2]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IOB[3]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IOA[3]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IOB[4]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IOA[4]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IOB[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IOA[5]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IOB[6]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IOA[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IOB[7]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IOA[7]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- EN_L	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLK_SEL	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- RESET	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF lab5 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_VAR_CLK : std_logic;
SIGNAL ww_DataA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_DataB : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_DataC : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_DataD : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_Din : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Iin : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_IOE : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_IOF : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_IOG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_IOH : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_NextPC : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_PC : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_CLK_50 : std_logic;
SIGNAL ww_CLK_SEL : std_logic;
SIGNAL ww_RESET : std_logic;
SIGNAL ww_IOA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_IOB : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_EN_L : std_logic;
SIGNAL \b2v_inst|VAR_CLK~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu0|adder_branch|inst2|Sum~18_combout\ : std_logic;
SIGNAL \IRAM|Mux6~3_combout\ : std_logic;
SIGNAL \IRAM|Mux5~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux7~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux6~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux6~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux3~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux1~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux1~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux1~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux0~0_combout\ : std_logic;
SIGNAL \IRAM|Mux0~1_combout\ : std_logic;
SIGNAL \IRAM|Mux0~3_combout\ : std_logic;
SIGNAL \IRAM|Mux0~4_combout\ : std_logic;
SIGNAL \IRAM|Mux8~5_combout\ : std_logic;
SIGNAL \IRAM|Mux8~6_combout\ : std_logic;
SIGNAL \IRAM|Mux8~7_combout\ : std_logic;
SIGNAL \IRAM|Mux15~3_combout\ : std_logic;
SIGNAL \IRAM|Mux13~1_combout\ : std_logic;
SIGNAL \cpu0|alu0|muxBneg0|Out[0]~0_combout\ : std_logic;
SIGNAL \IRAM|Mux11~0_combout\ : std_logic;
SIGNAL \IRAM|Mux11~1_combout\ : std_logic;
SIGNAL \IRAM|Mux11~2_combout\ : std_logic;
SIGNAL \cpu0|imm_mux0|new_Data_B[4]~7_combout\ : std_logic;
SIGNAL \cpu0|alu0|muxBneg0|Out[4]~3_combout\ : std_logic;
SIGNAL \IRAM|Mux12~3_combout\ : std_logic;
SIGNAL \IRAM|Mux12~4_combout\ : std_logic;
SIGNAL \IRAM|Mux12~5_combout\ : std_logic;
SIGNAL \cpu0|imm_mux0|new_Data_B[1]~11_combout\ : std_logic;
SIGNAL \cpu0|alu0|muxBneg0|Out[1]~6_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~21_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[7]~9_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[7]~10_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~26_combout\ : std_logic;
SIGNAL \DRAM|mem[186][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[166][0]~regout\ : std_logic;
SIGNAL \cpu0|imm_mux0|new_Data_B[2]~14_combout\ : std_logic;
SIGNAL \DRAM|mem[146][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[158][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[190][0]~regout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~32_combout\ : std_logic;
SIGNAL \DRAM|mem[149][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[153][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[173][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[157][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[141][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~24_combout\ : std_logic;
SIGNAL \DRAM|mem[189][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~25_combout\ : std_logic;
SIGNAL \DRAM|mem[168][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[152][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[148][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[164][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[172][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[156][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[140][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~34_combout\ : std_logic;
SIGNAL \DRAM|mem[188][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~35_combout\ : std_logic;
SIGNAL \DRAM|mem[151][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[167][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[135][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~38_combout\ : std_logic;
SIGNAL \DRAM|mem[183][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~39_combout\ : std_logic;
SIGNAL \DRAM|mem[171][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[155][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[139][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~40_combout\ : std_logic;
SIGNAL \DRAM|mem[187][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~41_combout\ : std_logic;
SIGNAL \DRAM|mem[147][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[163][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[131][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~42_combout\ : std_logic;
SIGNAL \DRAM|mem[179][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~43_combout\ : std_logic;
SIGNAL \DRAM|Selector7~44_combout\ : std_logic;
SIGNAL \DRAM|mem[175][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[159][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[143][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~45_combout\ : std_logic;
SIGNAL \DRAM|mem[191][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~46_combout\ : std_logic;
SIGNAL \DRAM|Selector7~47_combout\ : std_logic;
SIGNAL \DRAM|mem[218][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[222][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[212][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[216][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[219][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[230][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[234][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[226][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~62_combout\ : std_logic;
SIGNAL \DRAM|mem[238][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~63_combout\ : std_logic;
SIGNAL \DRAM|mem[232][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[239][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[242][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[206][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[197][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[205][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[196][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[192][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[204][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[200][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~77_combout\ : std_logic;
SIGNAL \DRAM|Selector7~78_combout\ : std_logic;
SIGNAL \DRAM|mem[203][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[199][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[195][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~80_combout\ : std_logic;
SIGNAL \DRAM|mem[207][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~81_combout\ : std_logic;
SIGNAL \DRAM|mem[247][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[22][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[38][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[6][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~91_combout\ : std_logic;
SIGNAL \DRAM|mem[54][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~92_combout\ : std_logic;
SIGNAL \DRAM|mem[20][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[36][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[39][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[23][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[7][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~96_combout\ : std_logic;
SIGNAL \DRAM|mem[55][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~97_combout\ : std_logic;
SIGNAL \DRAM|mem[26][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[42][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[10][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~99_combout\ : std_logic;
SIGNAL \DRAM|mem[58][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~100_combout\ : std_logic;
SIGNAL \DRAM|mem[40][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[43][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[27][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[49][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[34][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[2][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~111_combout\ : std_logic;
SIGNAL \DRAM|mem[16][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[32][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[0][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~113_combout\ : std_logic;
SIGNAL \DRAM|mem[48][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~114_combout\ : std_logic;
SIGNAL \DRAM|mem[35][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[19][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[3][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~116_combout\ : std_logic;
SIGNAL \DRAM|mem[51][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~117_combout\ : std_logic;
SIGNAL \DRAM|mem[45][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[44][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[60][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[31][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[63][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[89][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[91][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[110][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[126][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[109][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[92][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[111][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[95][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[79][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~149_combout\ : std_logic;
SIGNAL \DRAM|mem[127][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~150_combout\ : std_logic;
SIGNAL \DRAM|mem[101][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[85][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[69][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~152_combout\ : std_logic;
SIGNAL \DRAM|mem[117][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~153_combout\ : std_logic;
SIGNAL \DRAM|mem[84][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[100][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[68][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~156_combout\ : std_logic;
SIGNAL \DRAM|mem[116][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~157_combout\ : std_logic;
SIGNAL \DRAM|mem[87][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[81][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[80][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[96][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[64][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~166_combout\ : std_logic;
SIGNAL \DRAM|mem[112][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~167_combout\ : std_logic;
SIGNAL \DRAM|mem[99][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[83][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[67][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~169_combout\ : std_logic;
SIGNAL \DRAM|mem[115][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~170_combout\ : std_logic;
SIGNAL \DRAM|mem[236][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[233][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[232][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~2_combout\ : std_logic;
SIGNAL \DRAM|mem[237][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~3_combout\ : std_logic;
SIGNAL \DRAM|mem[227][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[230][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[226][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~4_combout\ : std_logic;
SIGNAL \DRAM|mem[231][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~5_combout\ : std_logic;
SIGNAL \DRAM|mem[228][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[225][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[224][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~6_combout\ : std_logic;
SIGNAL \DRAM|mem[229][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~7_combout\ : std_logic;
SIGNAL \DRAM|Selector6~8_combout\ : std_logic;
SIGNAL \DRAM|mem[238][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[235][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[234][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~9_combout\ : std_logic;
SIGNAL \DRAM|mem[239][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~10_combout\ : std_logic;
SIGNAL \DRAM|Selector6~11_combout\ : std_logic;
SIGNAL \DRAM|mem[242][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[241][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[240][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~12_combout\ : std_logic;
SIGNAL \DRAM|mem[243][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~13_combout\ : std_logic;
SIGNAL \DRAM|mem[201][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[197][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[193][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~14_combout\ : std_logic;
SIGNAL \DRAM|mem[205][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~15_combout\ : std_logic;
SIGNAL \DRAM|mem[198][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[202][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[194][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~16_combout\ : std_logic;
SIGNAL \DRAM|mem[206][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~17_combout\ : std_logic;
SIGNAL \DRAM|mem[196][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[200][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[192][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~18_combout\ : std_logic;
SIGNAL \DRAM|mem[204][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~19_combout\ : std_logic;
SIGNAL \DRAM|Selector6~20_combout\ : std_logic;
SIGNAL \DRAM|mem[203][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[199][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[195][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~21_combout\ : std_logic;
SIGNAL \DRAM|mem[207][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~22_combout\ : std_logic;
SIGNAL \DRAM|Selector6~23_combout\ : std_logic;
SIGNAL \DRAM|Selector6~24_combout\ : std_logic;
SIGNAL \DRAM|mem[245][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[246][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[244][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~25_combout\ : std_logic;
SIGNAL \DRAM|mem[247][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~26_combout\ : std_logic;
SIGNAL \DRAM|Selector6~27_combout\ : std_logic;
SIGNAL \DRAM|mem[165][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[135][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[134][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[151][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[169][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[154][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[139][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[152][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[137][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[145][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[162][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[130][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[131][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[188][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[173][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[172][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~59_combout\ : std_logic;
SIGNAL \DRAM|mem[189][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~60_combout\ : std_logic;
SIGNAL \DRAM|mem[190][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[21][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[29][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[13][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~77_combout\ : std_logic;
SIGNAL \DRAM|mem[22][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[34][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[24][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[36][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[4][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~92_combout\ : std_logic;
SIGNAL \DRAM|mem[32][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[48][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[28][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[23][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[27][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[31][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[218][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[214][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[210][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~113_combout\ : std_logic;
SIGNAL \DRAM|mem[222][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~114_combout\ : std_logic;
SIGNAL \DRAM|mem[221][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[212][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[220][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[215][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[211][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~120_combout\ : std_logic;
SIGNAL \DRAM|mem[101][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[85][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[93][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[69][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[77][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[117][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[102][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[106][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[98][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~135_combout\ : std_logic;
SIGNAL \DRAM|mem[110][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~136_combout\ : std_logic;
SIGNAL \DRAM|mem[90][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[78][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[122][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[104][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[88][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[84][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[116][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[120][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[112][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~152_combout\ : std_logic;
SIGNAL \DRAM|mem[124][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~153_combout\ : std_logic;
SIGNAL \DRAM|mem[79][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[111][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[107][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[154][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[150][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[146][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~2_combout\ : std_logic;
SIGNAL \DRAM|mem[158][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~3_combout\ : std_logic;
SIGNAL \DRAM|mem[166][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[170][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[162][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~4_combout\ : std_logic;
SIGNAL \DRAM|mem[174][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~5_combout\ : std_logic;
SIGNAL \DRAM|mem[134][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[138][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[130][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~6_combout\ : std_logic;
SIGNAL \DRAM|mem[142][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~7_combout\ : std_logic;
SIGNAL \DRAM|Selector5~8_combout\ : std_logic;
SIGNAL \DRAM|mem[186][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[182][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[178][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~9_combout\ : std_logic;
SIGNAL \DRAM|mem[190][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~10_combout\ : std_logic;
SIGNAL \DRAM|Selector5~11_combout\ : std_logic;
SIGNAL \DRAM|mem[165][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[149][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[157][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[137][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[185][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[152][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[156][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[168][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[132][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[184][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[180][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[151][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[167][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[171][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[155][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[163][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[159][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[175][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[242][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[241][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[240][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~44_combout\ : std_logic;
SIGNAL \DRAM|mem[243][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~45_combout\ : std_logic;
SIGNAL \DRAM|mem[233][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[229][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[225][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~46_combout\ : std_logic;
SIGNAL \DRAM|mem[237][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~47_combout\ : std_logic;
SIGNAL \DRAM|mem[230][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[226][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[238][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[234][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~48_combout\ : std_logic;
SIGNAL \DRAM|Selector5~49_combout\ : std_logic;
SIGNAL \DRAM|mem[228][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[224][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[236][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[232][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~50_combout\ : std_logic;
SIGNAL \DRAM|Selector5~51_combout\ : std_logic;
SIGNAL \DRAM|Selector5~52_combout\ : std_logic;
SIGNAL \DRAM|mem[235][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[231][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[227][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~53_combout\ : std_logic;
SIGNAL \DRAM|mem[239][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~54_combout\ : std_logic;
SIGNAL \DRAM|Selector5~55_combout\ : std_logic;
SIGNAL \DRAM|mem[202][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[201][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[200][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~56_combout\ : std_logic;
SIGNAL \DRAM|mem[203][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~57_combout\ : std_logic;
SIGNAL \DRAM|mem[198][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[197][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[196][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~58_combout\ : std_logic;
SIGNAL \DRAM|mem[199][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~59_combout\ : std_logic;
SIGNAL \DRAM|mem[194][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[193][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[192][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~60_combout\ : std_logic;
SIGNAL \DRAM|mem[195][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~61_combout\ : std_logic;
SIGNAL \DRAM|Selector5~62_combout\ : std_logic;
SIGNAL \DRAM|mem[206][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[205][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[204][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~63_combout\ : std_logic;
SIGNAL \DRAM|mem[207][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~64_combout\ : std_logic;
SIGNAL \DRAM|Selector5~65_combout\ : std_logic;
SIGNAL \DRAM|Selector5~66_combout\ : std_logic;
SIGNAL \DRAM|mem[245][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[246][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[244][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~67_combout\ : std_logic;
SIGNAL \DRAM|mem[247][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~68_combout\ : std_logic;
SIGNAL \DRAM|Selector5~69_combout\ : std_logic;
SIGNAL \DRAM|mem[25][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[26][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[24][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~70_combout\ : std_logic;
SIGNAL \DRAM|mem[27][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~71_combout\ : std_logic;
SIGNAL \DRAM|mem[42][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[41][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[40][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~72_combout\ : std_logic;
SIGNAL \DRAM|mem[43][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~73_combout\ : std_logic;
SIGNAL \DRAM|mem[10][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[9][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[8][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~74_combout\ : std_logic;
SIGNAL \DRAM|mem[11][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~75_combout\ : std_logic;
SIGNAL \DRAM|Selector5~76_combout\ : std_logic;
SIGNAL \DRAM|mem[57][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[58][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[56][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~77_combout\ : std_logic;
SIGNAL \DRAM|mem[59][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~78_combout\ : std_logic;
SIGNAL \DRAM|Selector5~79_combout\ : std_logic;
SIGNAL \DRAM|mem[52][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[38][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[36][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~80_combout\ : std_logic;
SIGNAL \DRAM|mem[54][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~81_combout\ : std_logic;
SIGNAL \DRAM|mem[21][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[7][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[5][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~82_combout\ : std_logic;
SIGNAL \DRAM|mem[23][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~83_combout\ : std_logic;
SIGNAL \DRAM|mem[20][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[6][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[4][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~84_combout\ : std_logic;
SIGNAL \DRAM|mem[22][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~85_combout\ : std_logic;
SIGNAL \DRAM|Selector5~86_combout\ : std_logic;
SIGNAL \DRAM|mem[53][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[39][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[37][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~87_combout\ : std_logic;
SIGNAL \DRAM|mem[55][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~88_combout\ : std_logic;
SIGNAL \DRAM|Selector5~89_combout\ : std_logic;
SIGNAL \DRAM|mem[18][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[17][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[16][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~90_combout\ : std_logic;
SIGNAL \DRAM|mem[19][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~91_combout\ : std_logic;
SIGNAL \DRAM|mem[34][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[33][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[32][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~92_combout\ : std_logic;
SIGNAL \DRAM|mem[35][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~93_combout\ : std_logic;
SIGNAL \DRAM|mem[2][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[1][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[0][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~94_combout\ : std_logic;
SIGNAL \DRAM|mem[3][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~95_combout\ : std_logic;
SIGNAL \DRAM|Selector5~96_combout\ : std_logic;
SIGNAL \DRAM|mem[49][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[50][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[48][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~97_combout\ : std_logic;
SIGNAL \DRAM|mem[51][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~98_combout\ : std_logic;
SIGNAL \DRAM|Selector5~99_combout\ : std_logic;
SIGNAL \DRAM|Selector5~100_combout\ : std_logic;
SIGNAL \DRAM|mem[60][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[29][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[28][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~101_combout\ : std_logic;
SIGNAL \DRAM|mem[61][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~102_combout\ : std_logic;
SIGNAL \DRAM|mem[46][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[15][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[14][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~103_combout\ : std_logic;
SIGNAL \DRAM|mem[47][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~104_combout\ : std_logic;
SIGNAL \DRAM|mem[44][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[13][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[12][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~105_combout\ : std_logic;
SIGNAL \DRAM|mem[45][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~106_combout\ : std_logic;
SIGNAL \DRAM|Selector5~107_combout\ : std_logic;
SIGNAL \DRAM|mem[62][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[31][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[30][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~108_combout\ : std_logic;
SIGNAL \DRAM|mem[63][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~109_combout\ : std_logic;
SIGNAL \DRAM|Selector5~110_combout\ : std_logic;
SIGNAL \DRAM|Selector5~111_combout\ : std_logic;
SIGNAL \DRAM|Selector5~112_combout\ : std_logic;
SIGNAL \DRAM|mem[217][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[218][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[216][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~115_combout\ : std_logic;
SIGNAL \DRAM|mem[219][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~116_combout\ : std_logic;
SIGNAL \DRAM|mem[209][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[221][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[222][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[220][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~120_combout\ : std_logic;
SIGNAL \DRAM|mem[223][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~121_combout\ : std_logic;
SIGNAL \DRAM|mem[90][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[88][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~125_combout\ : std_logic;
SIGNAL \DRAM|mem[73][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[102][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[71][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[87][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[84][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[119][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[98][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[81][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[82][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[65][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[113][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[114][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[124][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[93][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[92][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~156_combout\ : std_logic;
SIGNAL \DRAM|mem[125][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~157_combout\ : std_logic;
SIGNAL \DRAM|mem[110][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[79][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[78][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~158_combout\ : std_logic;
SIGNAL \DRAM|mem[111][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~159_combout\ : std_logic;
SIGNAL \DRAM|mem[108][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[77][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[95][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[233][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[229][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[230][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[237][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[236][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~9_combout\ : std_logic;
SIGNAL \DRAM|mem[198][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[194][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~14_combout\ : std_logic;
SIGNAL \DRAM|mem[205][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[200][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[196][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[199][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[203][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[246][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[180][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[150][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[165][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[135][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[164][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[134][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[181][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[151][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[149][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~35_combout\ : std_logic;
SIGNAL \DRAM|mem[183][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~36_combout\ : std_logic;
SIGNAL \DRAM|mem[154][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[153][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[138][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[186][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[161][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[162][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[129][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[131][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[178][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[188][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[173][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[172][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~59_combout\ : std_logic;
SIGNAL \DRAM|mem[189][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~60_combout\ : std_logic;
SIGNAL \DRAM|mem[159][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[156][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[190][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[25][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[37][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[45][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[5][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[57][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[61][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[38][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[46][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[26][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[10][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[6][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[2][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~84_combout\ : std_logic;
SIGNAL \DRAM|mem[14][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~85_combout\ : std_logic;
SIGNAL \DRAM|mem[58][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[62][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[36][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[20][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[12][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[56][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[60][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[51][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[39][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[35][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~101_combout\ : std_logic;
SIGNAL \DRAM|mem[55][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~102_combout\ : std_logic;
SIGNAL \DRAM|mem[27][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[15][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[11][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~103_combout\ : std_logic;
SIGNAL \DRAM|mem[31][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~104_combout\ : std_logic;
SIGNAL \DRAM|mem[19][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[7][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[3][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~105_combout\ : std_logic;
SIGNAL \DRAM|mem[23][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~106_combout\ : std_logic;
SIGNAL \DRAM|Selector4~107_combout\ : std_logic;
SIGNAL \DRAM|mem[59][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[47][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[43][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~108_combout\ : std_logic;
SIGNAL \DRAM|mem[63][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~109_combout\ : std_logic;
SIGNAL \DRAM|Selector4~110_combout\ : std_logic;
SIGNAL \DRAM|mem[221][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[218][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[216][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[219][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[215][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[211][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~120_combout\ : std_logic;
SIGNAL \DRAM|mem[223][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~121_combout\ : std_logic;
SIGNAL \DRAM|Selector4~124_combout\ : std_logic;
SIGNAL \DRAM|mem[114][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[90][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[82][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~125_combout\ : std_logic;
SIGNAL \DRAM|mem[122][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~126_combout\ : std_logic;
SIGNAL \DRAM|mem[102][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[106][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[94][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[105][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[101][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[85][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[89][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[69][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[73][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[117][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[100][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[108][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[88][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[116][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[124][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[115][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[103][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[99][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~156_combout\ : std_logic;
SIGNAL \DRAM|mem[119][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~157_combout\ : std_logic;
SIGNAL \DRAM|mem[91][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[79][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[75][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~158_combout\ : std_logic;
SIGNAL \DRAM|mem[95][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~159_combout\ : std_logic;
SIGNAL \DRAM|mem[83][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[71][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[67][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~160_combout\ : std_logic;
SIGNAL \DRAM|mem[87][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~161_combout\ : std_logic;
SIGNAL \DRAM|Selector4~162_combout\ : std_logic;
SIGNAL \DRAM|mem[123][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[111][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[107][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~163_combout\ : std_logic;
SIGNAL \DRAM|mem[127][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~164_combout\ : std_logic;
SIGNAL \DRAM|Selector4~165_combout\ : std_logic;
SIGNAL \DRAM|mem[169][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[165][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[161][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~2_combout\ : std_logic;
SIGNAL \DRAM|mem[173][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~3_combout\ : std_logic;
SIGNAL \DRAM|mem[149][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[153][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[145][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~4_combout\ : std_logic;
SIGNAL \DRAM|mem[157][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~5_combout\ : std_logic;
SIGNAL \DRAM|mem[133][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[137][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[129][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~6_combout\ : std_logic;
SIGNAL \DRAM|mem[141][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~7_combout\ : std_logic;
SIGNAL \DRAM|Selector3~8_combout\ : std_logic;
SIGNAL \DRAM|mem[185][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[181][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[177][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~9_combout\ : std_logic;
SIGNAL \DRAM|mem[189][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~10_combout\ : std_logic;
SIGNAL \DRAM|Selector3~11_combout\ : std_logic;
SIGNAL \DRAM|mem[186][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[166][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[170][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[158][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[190][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[148][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[168][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[164][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[132][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[136][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[180][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[155][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[167][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[171][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[135][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[139][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[183][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[187][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[179][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~40_combout\ : std_logic;
SIGNAL \DRAM|mem[191][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~41_combout\ : std_logic;
SIGNAL \DRAM|mem[234][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[198][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[197][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[196][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~56_combout\ : std_logic;
SIGNAL \DRAM|mem[199][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~57_combout\ : std_logic;
SIGNAL \DRAM|mem[201][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[202][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[200][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~58_combout\ : std_logic;
SIGNAL \DRAM|mem[203][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~59_combout\ : std_logic;
SIGNAL \DRAM|mem[194][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[193][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[192][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~60_combout\ : std_logic;
SIGNAL \DRAM|mem[195][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~61_combout\ : std_logic;
SIGNAL \DRAM|Selector3~62_combout\ : std_logic;
SIGNAL \DRAM|mem[205][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[206][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[204][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~63_combout\ : std_logic;
SIGNAL \DRAM|mem[207][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~64_combout\ : std_logic;
SIGNAL \DRAM|Selector3~65_combout\ : std_logic;
SIGNAL \DRAM|mem[245][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[246][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[244][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~67_combout\ : std_logic;
SIGNAL \DRAM|mem[247][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~68_combout\ : std_logic;
SIGNAL \DRAM|mem[52][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[22][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[20][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~70_combout\ : std_logic;
SIGNAL \DRAM|mem[54][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~71_combout\ : std_logic;
SIGNAL \DRAM|mem[7][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[6][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[41][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[42][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[40][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~80_combout\ : std_logic;
SIGNAL \DRAM|mem[43][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~81_combout\ : std_logic;
SIGNAL \DRAM|mem[26][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[25][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[10][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[9][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[8][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~84_combout\ : std_logic;
SIGNAL \DRAM|mem[11][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~85_combout\ : std_logic;
SIGNAL \DRAM|mem[57][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[58][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[33][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[34][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[32][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~90_combout\ : std_logic;
SIGNAL \DRAM|mem[35][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~91_combout\ : std_logic;
SIGNAL \DRAM|mem[1][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[3][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[50][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[51][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[60][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[45][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[44][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~101_combout\ : std_logic;
SIGNAL \DRAM|mem[61][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~102_combout\ : std_logic;
SIGNAL \DRAM|mem[30][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[15][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[14][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~103_combout\ : std_logic;
SIGNAL \DRAM|mem[31][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~104_combout\ : std_logic;
SIGNAL \DRAM|mem[28][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[13][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[12][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~105_combout\ : std_logic;
SIGNAL \DRAM|mem[29][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~106_combout\ : std_logic;
SIGNAL \DRAM|Selector3~107_combout\ : std_logic;
SIGNAL \DRAM|mem[62][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[47][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[46][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~108_combout\ : std_logic;
SIGNAL \DRAM|mem[63][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~109_combout\ : std_logic;
SIGNAL \DRAM|Selector3~110_combout\ : std_logic;
SIGNAL \DRAM|mem[219][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[213][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[214][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[212][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~115_combout\ : std_logic;
SIGNAL \DRAM|mem[215][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~116_combout\ : std_logic;
SIGNAL \DRAM|mem[209][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[210][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[208][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~117_combout\ : std_logic;
SIGNAL \DRAM|mem[211][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~118_combout\ : std_logic;
SIGNAL \DRAM|Selector3~119_combout\ : std_logic;
SIGNAL \DRAM|mem[105][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[104][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~127_combout\ : std_logic;
SIGNAL \DRAM|mem[74][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[73][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[72][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~129_combout\ : std_logic;
SIGNAL \DRAM|mem[75][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~130_combout\ : std_logic;
SIGNAL \DRAM|mem[71][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[87][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[116][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[102][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[100][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~137_combout\ : std_logic;
SIGNAL \DRAM|mem[118][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~138_combout\ : std_logic;
SIGNAL \DRAM|mem[84][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[70][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[68][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~139_combout\ : std_logic;
SIGNAL \DRAM|mem[86][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~140_combout\ : std_logic;
SIGNAL \DRAM|Selector3~141_combout\ : std_logic;
SIGNAL \DRAM|mem[103][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[81][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[99][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[66][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[65][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[113][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[114][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[124][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[93][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[92][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~156_combout\ : std_logic;
SIGNAL \DRAM|mem[125][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~157_combout\ : std_logic;
SIGNAL \DRAM|mem[79][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[110][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[78][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~158_combout\ : std_logic;
SIGNAL \DRAM|mem[111][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~159_combout\ : std_logic;
SIGNAL \DRAM|mem[108][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[77][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[76][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~160_combout\ : std_logic;
SIGNAL \DRAM|mem[109][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~161_combout\ : std_logic;
SIGNAL \DRAM|Selector3~162_combout\ : std_logic;
SIGNAL \DRAM|mem[95][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[126][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[94][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~163_combout\ : std_logic;
SIGNAL \DRAM|mem[127][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~164_combout\ : std_logic;
SIGNAL \DRAM|Selector3~165_combout\ : std_logic;
SIGNAL \DRAM|mem[230][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[229][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[228][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~2_combout\ : std_logic;
SIGNAL \DRAM|mem[231][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~3_combout\ : std_logic;
SIGNAL \DRAM|mem[233][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[234][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[232][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~4_combout\ : std_logic;
SIGNAL \DRAM|mem[235][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~5_combout\ : std_logic;
SIGNAL \DRAM|mem[226][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[225][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[224][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~6_combout\ : std_logic;
SIGNAL \DRAM|mem[227][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~7_combout\ : std_logic;
SIGNAL \DRAM|Selector2~8_combout\ : std_logic;
SIGNAL \DRAM|mem[237][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[238][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[236][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~9_combout\ : std_logic;
SIGNAL \DRAM|mem[239][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~10_combout\ : std_logic;
SIGNAL \DRAM|Selector2~11_combout\ : std_logic;
SIGNAL \DRAM|mem[242][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[241][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[240][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~12_combout\ : std_logic;
SIGNAL \DRAM|mem[243][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~13_combout\ : std_logic;
SIGNAL \DRAM|mem[201][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[197][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[193][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~14_combout\ : std_logic;
SIGNAL \DRAM|mem[205][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~15_combout\ : std_logic;
SIGNAL \DRAM|mem[198][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[202][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[194][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~16_combout\ : std_logic;
SIGNAL \DRAM|mem[206][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~17_combout\ : std_logic;
SIGNAL \DRAM|mem[196][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[200][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[192][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~18_combout\ : std_logic;
SIGNAL \DRAM|mem[204][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~19_combout\ : std_logic;
SIGNAL \DRAM|Selector2~20_combout\ : std_logic;
SIGNAL \DRAM|mem[203][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[199][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[195][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~21_combout\ : std_logic;
SIGNAL \DRAM|mem[207][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~22_combout\ : std_logic;
SIGNAL \DRAM|Selector2~23_combout\ : std_logic;
SIGNAL \DRAM|Selector2~24_combout\ : std_logic;
SIGNAL \DRAM|mem[245][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[246][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[244][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~25_combout\ : std_logic;
SIGNAL \DRAM|mem[247][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~26_combout\ : std_logic;
SIGNAL \DRAM|Selector2~27_combout\ : std_logic;
SIGNAL \DRAM|mem[153][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[154][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[152][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~28_combout\ : std_logic;
SIGNAL \DRAM|mem[155][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~29_combout\ : std_logic;
SIGNAL \DRAM|mem[139][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[187][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[166][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[165][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[164][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~38_combout\ : std_logic;
SIGNAL \DRAM|mem[167][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~39_combout\ : std_logic;
SIGNAL \DRAM|mem[149][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[150][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[148][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~40_combout\ : std_logic;
SIGNAL \DRAM|mem[151][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~41_combout\ : std_logic;
SIGNAL \DRAM|mem[134][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[133][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[132][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~42_combout\ : std_logic;
SIGNAL \DRAM|mem[135][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~43_combout\ : std_logic;
SIGNAL \DRAM|Selector2~44_combout\ : std_logic;
SIGNAL \DRAM|mem[181][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[182][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[180][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~45_combout\ : std_logic;
SIGNAL \DRAM|mem[183][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~46_combout\ : std_logic;
SIGNAL \DRAM|Selector2~47_combout\ : std_logic;
SIGNAL \DRAM|mem[163][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[146][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[145][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[174][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[158][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[142][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~59_combout\ : std_logic;
SIGNAL \DRAM|mem[190][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~60_combout\ : std_logic;
SIGNAL \DRAM|mem[157][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[173][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[141][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~61_combout\ : std_logic;
SIGNAL \DRAM|mem[189][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~62_combout\ : std_logic;
SIGNAL \DRAM|mem[156][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[172][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[140][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~63_combout\ : std_logic;
SIGNAL \DRAM|mem[188][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~64_combout\ : std_logic;
SIGNAL \DRAM|Selector2~65_combout\ : std_logic;
SIGNAL \DRAM|mem[175][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[159][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[143][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~66_combout\ : std_logic;
SIGNAL \DRAM|mem[191][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~67_combout\ : std_logic;
SIGNAL \DRAM|Selector2~68_combout\ : std_logic;
SIGNAL \DRAM|mem[50][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[38][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[34][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~70_combout\ : std_logic;
SIGNAL \DRAM|mem[54][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~71_combout\ : std_logic;
SIGNAL \DRAM|mem[6][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[22][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[21][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[41][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[37][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[33][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~82_combout\ : std_logic;
SIGNAL \DRAM|mem[45][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~83_combout\ : std_logic;
SIGNAL \DRAM|mem[5][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[1][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~84_combout\ : std_logic;
SIGNAL \DRAM|mem[36][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[8][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[4][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[0][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~94_combout\ : std_logic;
SIGNAL \DRAM|mem[12][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~95_combout\ : std_logic;
SIGNAL \DRAM|mem[56][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[60][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[51][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[27][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[19][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~101_combout\ : std_logic;
SIGNAL \DRAM|mem[59][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~102_combout\ : std_logic;
SIGNAL \DRAM|mem[39][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[15][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[7][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~103_combout\ : std_logic;
SIGNAL \DRAM|mem[47][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~104_combout\ : std_logic;
SIGNAL \DRAM|mem[35][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[11][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[3][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~105_combout\ : std_logic;
SIGNAL \DRAM|mem[43][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~106_combout\ : std_logic;
SIGNAL \DRAM|Selector2~107_combout\ : std_logic;
SIGNAL \DRAM|mem[55][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[31][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[23][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~108_combout\ : std_logic;
SIGNAL \DRAM|mem[63][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~109_combout\ : std_logic;
SIGNAL \DRAM|Selector2~110_combout\ : std_logic;
SIGNAL \DRAM|mem[218][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[214][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[210][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~113_combout\ : std_logic;
SIGNAL \DRAM|mem[222][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~114_combout\ : std_logic;
SIGNAL \DRAM|mem[217][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[212][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[219][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[211][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~120_combout\ : std_logic;
SIGNAL \DRAM|mem[101][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[109][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[89][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[77][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[117][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[121][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[102][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[118][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[126][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[84][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[88][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[100][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[68][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[116][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[111][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[75][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[127][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[178][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[150][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[146][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~2_combout\ : std_logic;
SIGNAL \DRAM|mem[182][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~3_combout\ : std_logic;
SIGNAL \DRAM|mem[170][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[142][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[138][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~4_combout\ : std_logic;
SIGNAL \DRAM|mem[174][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~5_combout\ : std_logic;
SIGNAL \DRAM|mem[162][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[134][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[130][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~6_combout\ : std_logic;
SIGNAL \DRAM|mem[166][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~7_combout\ : std_logic;
SIGNAL \DRAM|Selector1~8_combout\ : std_logic;
SIGNAL \DRAM|mem[158][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[186][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[154][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~9_combout\ : std_logic;
SIGNAL \DRAM|mem[190][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~10_combout\ : std_logic;
SIGNAL \DRAM|Selector1~11_combout\ : std_logic;
SIGNAL \DRAM|mem[169][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[165][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[161][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~12_combout\ : std_logic;
SIGNAL \DRAM|mem[173][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~13_combout\ : std_logic;
SIGNAL \DRAM|mem[153][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[137][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[168][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[164][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[160][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~22_combout\ : std_logic;
SIGNAL \DRAM|mem[172][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~23_combout\ : std_logic;
SIGNAL \DRAM|mem[148][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[152][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[144][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~24_combout\ : std_logic;
SIGNAL \DRAM|mem[156][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~25_combout\ : std_logic;
SIGNAL \DRAM|mem[132][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[136][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[128][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~26_combout\ : std_logic;
SIGNAL \DRAM|mem[140][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~27_combout\ : std_logic;
SIGNAL \DRAM|Selector1~28_combout\ : std_logic;
SIGNAL \DRAM|mem[184][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[180][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[176][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~29_combout\ : std_logic;
SIGNAL \DRAM|mem[188][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~30_combout\ : std_logic;
SIGNAL \DRAM|Selector1~31_combout\ : std_logic;
SIGNAL \DRAM|mem[171][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[179][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[163][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~33_combout\ : std_logic;
SIGNAL \DRAM|mem[187][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~34_combout\ : std_logic;
SIGNAL \DRAM|mem[151][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[143][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[139][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[183][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[167][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~40_combout\ : std_logic;
SIGNAL \DRAM|mem[241][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[229][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[235][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[231][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[227][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~53_combout\ : std_logic;
SIGNAL \DRAM|mem[239][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~54_combout\ : std_logic;
SIGNAL \DRAM|mem[202][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[201][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[197][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[205][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[246][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[244][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~67_combout\ : std_logic;
SIGNAL \DRAM|mem[22][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[21][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[20][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~72_combout\ : std_logic;
SIGNAL \DRAM|mem[23][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~73_combout\ : std_logic;
SIGNAL \DRAM|mem[5][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[6][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[54][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[53][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[52][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~77_combout\ : std_logic;
SIGNAL \DRAM|mem[55][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~78_combout\ : std_logic;
SIGNAL \DRAM|mem[27][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[3][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[50][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[49][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[48][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~97_combout\ : std_logic;
SIGNAL \DRAM|mem[51][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~98_combout\ : std_logic;
SIGNAL \DRAM|mem[62][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[14][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[28][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[12][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~105_combout\ : std_logic;
SIGNAL \DRAM|mem[30][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~106_combout\ : std_logic;
SIGNAL \DRAM|mem[47][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[63][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[214][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[210][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[209][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[208][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~117_combout\ : std_logic;
SIGNAL \DRAM|mem[211][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~118_combout\ : std_logic;
SIGNAL \DRAM|mem[222][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[220][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~120_combout\ : std_logic;
SIGNAL \DRAM|mem[90][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[106][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[75][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[121][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[122][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[120][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~132_combout\ : std_logic;
SIGNAL \DRAM|mem[123][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~133_combout\ : std_logic;
SIGNAL \DRAM|mem[71][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[102][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[70][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~135_combout\ : std_logic;
SIGNAL \DRAM|mem[103][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~136_combout\ : std_logic;
SIGNAL \DRAM|mem[85][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[69][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[100][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[98][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[96][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~145_combout\ : std_logic;
SIGNAL \DRAM|mem[114][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[115][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[124][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[126][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[92][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[94][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[234][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[233][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[232][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~2_combout\ : std_logic;
SIGNAL \DRAM|mem[235][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~3_combout\ : std_logic;
SIGNAL \DRAM|mem[229][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[230][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[228][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~4_combout\ : std_logic;
SIGNAL \DRAM|mem[231][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~5_combout\ : std_logic;
SIGNAL \DRAM|mem[225][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[226][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[224][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~6_combout\ : std_logic;
SIGNAL \DRAM|mem[227][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~7_combout\ : std_logic;
SIGNAL \DRAM|Selector0~8_combout\ : std_logic;
SIGNAL \DRAM|mem[238][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[237][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[236][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~9_combout\ : std_logic;
SIGNAL \DRAM|mem[239][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~10_combout\ : std_logic;
SIGNAL \DRAM|Selector0~11_combout\ : std_logic;
SIGNAL \DRAM|mem[242][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[241][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[240][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~12_combout\ : std_logic;
SIGNAL \DRAM|mem[243][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~13_combout\ : std_logic;
SIGNAL \DRAM|mem[202][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[198][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[194][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~14_combout\ : std_logic;
SIGNAL \DRAM|mem[206][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~15_combout\ : std_logic;
SIGNAL \DRAM|mem[197][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[201][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[193][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~16_combout\ : std_logic;
SIGNAL \DRAM|mem[205][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~17_combout\ : std_logic;
SIGNAL \DRAM|mem[200][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[196][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[192][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~18_combout\ : std_logic;
SIGNAL \DRAM|mem[204][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~19_combout\ : std_logic;
SIGNAL \DRAM|Selector0~20_combout\ : std_logic;
SIGNAL \DRAM|mem[199][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[203][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[195][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~21_combout\ : std_logic;
SIGNAL \DRAM|mem[207][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~22_combout\ : std_logic;
SIGNAL \DRAM|Selector0~23_combout\ : std_logic;
SIGNAL \DRAM|Selector0~24_combout\ : std_logic;
SIGNAL \DRAM|mem[245][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[246][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[244][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~25_combout\ : std_logic;
SIGNAL \DRAM|mem[247][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~26_combout\ : std_logic;
SIGNAL \DRAM|Selector0~27_combout\ : std_logic;
SIGNAL \DRAM|mem[167][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[180][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[181][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[164][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[151][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[183][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[169][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[171][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[153][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[154][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[152][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~40_combout\ : std_logic;
SIGNAL \DRAM|mem[155][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~41_combout\ : std_logic;
SIGNAL \DRAM|mem[137][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[138][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[136][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~42_combout\ : std_logic;
SIGNAL \DRAM|mem[139][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~43_combout\ : std_logic;
SIGNAL \DRAM|Selector0~44_combout\ : std_logic;
SIGNAL \DRAM|mem[187][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[145][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[146][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[144][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~48_combout\ : std_logic;
SIGNAL \DRAM|mem[147][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~49_combout\ : std_logic;
SIGNAL \DRAM|mem[162][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[161][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[160][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~50_combout\ : std_logic;
SIGNAL \DRAM|mem[163][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~51_combout\ : std_logic;
SIGNAL \DRAM|mem[129][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[130][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[128][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~52_combout\ : std_logic;
SIGNAL \DRAM|mem[131][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~53_combout\ : std_logic;
SIGNAL \DRAM|Selector0~54_combout\ : std_logic;
SIGNAL \DRAM|mem[178][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[177][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[176][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~55_combout\ : std_logic;
SIGNAL \DRAM|mem[179][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~56_combout\ : std_logic;
SIGNAL \DRAM|Selector0~57_combout\ : std_logic;
SIGNAL \DRAM|mem[158][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[157][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[156][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~59_combout\ : std_logic;
SIGNAL \DRAM|mem[159][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~60_combout\ : std_logic;
SIGNAL \DRAM|mem[174][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[173][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[172][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~61_combout\ : std_logic;
SIGNAL \DRAM|mem[175][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~62_combout\ : std_logic;
SIGNAL \DRAM|mem[141][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[189][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[22][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[46][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[38][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[58][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[41][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[25][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[9][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[5][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[61][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[24][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[8][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[12][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[52][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[56][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[51][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[23][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[19][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[55][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[213][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[222][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[216][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[219][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[215][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[211][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~120_combout\ : std_logic;
SIGNAL \DRAM|mem[223][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~121_combout\ : std_logic;
SIGNAL \DRAM|mem[85][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[89][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[81][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~125_combout\ : std_logic;
SIGNAL \DRAM|mem[93][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~126_combout\ : std_logic;
SIGNAL \DRAM|mem[105][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[101][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[97][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~127_combout\ : std_logic;
SIGNAL \DRAM|mem[109][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~128_combout\ : std_logic;
SIGNAL \DRAM|mem[73][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[69][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[65][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~129_combout\ : std_logic;
SIGNAL \DRAM|mem[77][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~130_combout\ : std_logic;
SIGNAL \DRAM|Selector0~131_combout\ : std_logic;
SIGNAL \DRAM|mem[117][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[121][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[113][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~132_combout\ : std_logic;
SIGNAL \DRAM|mem[125][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~133_combout\ : std_logic;
SIGNAL \DRAM|Selector0~134_combout\ : std_logic;
SIGNAL \DRAM|mem[114][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[102][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[98][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~135_combout\ : std_logic;
SIGNAL \DRAM|mem[118][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~136_combout\ : std_logic;
SIGNAL \DRAM|mem[90][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[78][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[74][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~137_combout\ : std_logic;
SIGNAL \DRAM|mem[94][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~138_combout\ : std_logic;
SIGNAL \DRAM|mem[86][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[126][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[100][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[108][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[76][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[91][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[123][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[111][7]~regout\ : std_logic;
SIGNAL \cpu0|decoder0|OFF[2]~0_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst1|Sum~1_combout\ : std_logic;
SIGNAL \cpu0|decoder0|OFF[3]~1_combout\ : std_logic;
SIGNAL \cpu0|adder_plus2|inst4|Sum~0_combout\ : std_logic;
SIGNAL \b2v_inst|VAR_CLK~1_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Selector1~0_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Selector2~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Decoder7~45_combout\ : std_logic;
SIGNAL \DRAM|mem[205][0]~107_combout\ : std_logic;
SIGNAL \DRAM|mem~254_combout\ : std_logic;
SIGNAL \DRAM|mem~255_combout\ : std_logic;
SIGNAL \DRAM|WideOr1~0_combout\ : std_logic;
SIGNAL \b2v_inst|counter_1Hz|count~0_combout\ : std_logic;
SIGNAL \b2v_inst|counter_10MHz|Equal0~0_combout\ : std_logic;
SIGNAL \b2v_inst|counter_1MHz|RCO_OUT~0_combout\ : std_logic;
SIGNAL \b2v_inst|counter_100kHz|RCO_OUT~0_combout\ : std_logic;
SIGNAL \b2v_inst|counter_100kHz|RCO_OUT~combout\ : std_logic;
SIGNAL \b2v_inst|counter_10kHz|RCO_OUT~0_combout\ : std_logic;
SIGNAL \b2v_inst|counter_10kHz|RCO_OUT~combout\ : std_logic;
SIGNAL \b2v_inst|counter_1kHz|RCO_OUT~0_combout\ : std_logic;
SIGNAL \b2v_inst|counter_100Hz|RCO_OUT~0_combout\ : std_logic;
SIGNAL \b2v_inst|counter_10Hz|RCO_OUT~0_combout\ : std_logic;
SIGNAL \b2v_inst|counter_10Hz|RCO_OUT~combout\ : std_logic;
SIGNAL \b2v_inst|counter_1Hz|count~1_combout\ : std_logic;
SIGNAL \b2v_inst|counter_1Hz|count~2_combout\ : std_logic;
SIGNAL \b2v_inst|counter_1Hz|count~3_combout\ : std_logic;
SIGNAL \b2v_inst|counter_1MHz|count~0_combout\ : std_logic;
SIGNAL \b2v_inst|counter_1MHz|count~1_combout\ : std_logic;
SIGNAL \b2v_inst|counter_1MHz|count~2_combout\ : std_logic;
SIGNAL \b2v_inst|counter_1MHz|count~3_combout\ : std_logic;
SIGNAL \b2v_inst|counter_100kHz|count~0_combout\ : std_logic;
SIGNAL \b2v_inst|counter_1MHz|RCO_OUT~combout\ : std_logic;
SIGNAL \b2v_inst|counter_100kHz|count~1_combout\ : std_logic;
SIGNAL \b2v_inst|counter_100kHz|count~2_combout\ : std_logic;
SIGNAL \b2v_inst|counter_100kHz|count~3_combout\ : std_logic;
SIGNAL \b2v_inst|counter_10kHz|count~0_combout\ : std_logic;
SIGNAL \b2v_inst|counter_10kHz|count~1_combout\ : std_logic;
SIGNAL \b2v_inst|counter_10kHz|count~2_combout\ : std_logic;
SIGNAL \b2v_inst|counter_10kHz|count~3_combout\ : std_logic;
SIGNAL \b2v_inst|counter_1kHz|count~0_combout\ : std_logic;
SIGNAL \b2v_inst|counter_1kHz|count~1_combout\ : std_logic;
SIGNAL \b2v_inst|counter_1kHz|count~2_combout\ : std_logic;
SIGNAL \b2v_inst|counter_1kHz|count~3_combout\ : std_logic;
SIGNAL \b2v_inst|counter_100Hz|count~0_combout\ : std_logic;
SIGNAL \b2v_inst|counter_1kHz|RCO_OUT~combout\ : std_logic;
SIGNAL \b2v_inst|counter_100Hz|count~1_combout\ : std_logic;
SIGNAL \b2v_inst|counter_100Hz|count~2_combout\ : std_logic;
SIGNAL \b2v_inst|counter_100Hz|count~3_combout\ : std_logic;
SIGNAL \b2v_inst|counter_10Hz|count~0_combout\ : std_logic;
SIGNAL \b2v_inst|counter_100Hz|RCO_OUT~combout\ : std_logic;
SIGNAL \b2v_inst|counter_10Hz|count~1_combout\ : std_logic;
SIGNAL \b2v_inst|counter_10Hz|count~2_combout\ : std_logic;
SIGNAL \b2v_inst|counter_10Hz|count~3_combout\ : std_logic;
SIGNAL \cpu0|alu0|control0|OSEL[1]~2_combout\ : std_logic;
SIGNAL \cpu0|imm_mux0|new_Data_B[1]~16_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_6|Q[7]~5_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_1|Q[3]~5_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_1|Q[3]~4_combout\ : std_logic;
SIGNAL \IRAM|Mux7~5_combout\ : std_logic;
SIGNAL \DRAM|mem[164][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[112][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[167][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[183][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[153][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[158][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[199][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[197][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[186][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[152][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[63][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[200][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[204][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[139][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[137][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[202][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[203][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[101][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[117][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[215][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[220][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[212][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[111][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[130][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[145][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[165][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[131][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[162][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[169][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[88][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[120][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[78][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[110][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[93][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[77][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[108][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[236][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[233][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[175][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[149][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[151][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[157][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[197][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[229][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[209][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[201][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[228][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[231][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[152][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[138][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[155][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[65][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[81][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[71][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[87][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[111][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[165][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[84][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[62][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[63][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[230][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[196][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[199][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[138][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[178][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[190][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[153][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[173][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[189][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[165][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[131][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[186][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[181][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[88][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[218][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[102][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[162][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[101][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[117][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[116][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[201][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[113][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[87][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[71][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[126][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[81][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[65][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[118][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[70][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[185][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[168][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[157][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[158][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[136][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[105][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[186][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[66][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[114][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[132][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[135][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[137][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[139][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[207][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[206][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[155][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[172][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[175][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[146][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[158][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[200][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[133][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[139][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[197][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[77][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[153][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[145][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[163][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[241][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[102][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[127][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[111][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[157][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[204][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[217][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[88][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[212][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[222][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[214][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[231][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[241][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[102][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[126][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[180][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[148][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[150][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[151][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[158][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[121][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[75][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[186][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[114][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[222][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[214][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[167][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[129][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[174][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[187][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[169][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[171][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[189][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[173][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[123][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[241][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[102][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[146][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[201][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[76][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[205][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[204][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[183][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[89][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[151][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[233][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[237][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[225][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[215][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[61][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[35][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[16][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[27][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[31][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[38][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[40][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[36][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[55][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[28][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[22][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[23][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[48][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[27][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[32][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[17][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[11][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[1][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[13][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[34][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[9][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[7][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[53][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[52][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[49][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[29][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[15][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[31][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[42][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[6][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[46][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[44][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[23][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[37][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[5][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[6][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[56][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[15][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[31][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[55][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[58][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[20][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[26][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[28][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[1][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[13][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[15][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[31][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[47][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[43][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[51][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[8][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[11][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[41][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[56][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[55][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[21][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[55][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[6][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[49][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[50][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[27][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[3][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[12][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[46][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[38][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[52][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[58][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[56][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[23][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[55][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[41][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[8][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[9][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[25][7]~feeder_combout\ : std_logic;
SIGNAL \CLK_50~combout\ : std_logic;
SIGNAL \CLK_50~clkctrl_outclk\ : std_logic;
SIGNAL \b2v_inst|counter_10MHz|count~2_combout\ : std_logic;
SIGNAL \b2v_inst|counter_10MHz|count~0_combout\ : std_logic;
SIGNAL \CLK_SEL~combout\ : std_logic;
SIGNAL \b2v_inst|counter_10MHz|count~1_combout\ : std_logic;
SIGNAL \b2v_inst|VAR_CLK~0_combout\ : std_logic;
SIGNAL \b2v_inst|VAR_CLK~2_combout\ : std_logic;
SIGNAL \b2v_inst|VAR_CLK~regout\ : std_logic;
SIGNAL \RESET~combout\ : std_logic;
SIGNAL \cpu0|pc0|PC~4_combout\ : std_logic;
SIGNAL \IRAM|Mux14~3_combout\ : std_logic;
SIGNAL \cpu0|pc0|PC~2_combout\ : std_logic;
SIGNAL \IRAM|Mux11~3_combout\ : std_logic;
SIGNAL \IRAM|Mux11~4_combout\ : std_logic;
SIGNAL \IRAM|Mux11~5_combout\ : std_logic;
SIGNAL \cpu0|decoder0|OFF[4]~2_combout\ : std_logic;
SIGNAL \cpu0|adder_plus2|inst3|Sum~0_combout\ : std_logic;
SIGNAL \cpu0|decoder0|WideOr2~0_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst1|Cout~0_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~1_cout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~3\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~7\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~10_combout\ : std_logic;
SIGNAL \IRAM|Mux2~3_combout\ : std_logic;
SIGNAL \cpu0|adder_plus2|inst4|Cout~0_combout\ : std_logic;
SIGNAL \cpu0|adder_plus2|inst7|Sum~0_combout\ : std_logic;
SIGNAL \IRAM|Mux14~4_combout\ : std_logic;
SIGNAL \IRAM|Mux10~3_combout\ : std_logic;
SIGNAL \IRAM|Mux10~4_combout\ : std_logic;
SIGNAL \IRAM|Mux5~9_combout\ : std_logic;
SIGNAL \IRAM|Mux10~0_combout\ : std_logic;
SIGNAL \IRAM|Mux10~1_combout\ : std_logic;
SIGNAL \IRAM|Mux10~2_combout\ : std_logic;
SIGNAL \IRAM|Mux10~5_combout\ : std_logic;
SIGNAL \cpu0|decoder0|OFF[5]~3_combout\ : std_logic;
SIGNAL \cpu0|adder_plus2|inst5|Sum~0_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~11\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~15\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~19\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~22_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~24_combout\ : std_logic;
SIGNAL \cpu0|pc0|PC~0_combout\ : std_logic;
SIGNAL \IRAM|Mux5~1_combout\ : std_logic;
SIGNAL \IRAM|Mux5~2_combout\ : std_logic;
SIGNAL \IRAM|Mux2~1_combout\ : std_logic;
SIGNAL \IRAM|Mux2~0_combout\ : std_logic;
SIGNAL \IRAM|Mux2~2_combout\ : std_logic;
SIGNAL \IRAM|Mux2~4_combout\ : std_logic;
SIGNAL \IRAM|Mux5~0_combout\ : std_logic;
SIGNAL \IRAM|Mux3~0_combout\ : std_logic;
SIGNAL \IRAM|Mux3~3_combout\ : std_logic;
SIGNAL \IRAM|Mux3~1_combout\ : std_logic;
SIGNAL \IRAM|Mux6~1_combout\ : std_logic;
SIGNAL \IRAM|Mux3~2_combout\ : std_logic;
SIGNAL \IRAM|Mux3~4_combout\ : std_logic;
SIGNAL \IRAM|Mux3~5_combout\ : std_logic;
SIGNAL \IRAM|Mux3~6_combout\ : std_logic;
SIGNAL \cpu0|decoder0|WideOr7~0_combout\ : std_logic;
SIGNAL \cpu0|decoder0|WideOr6~0_combout\ : std_logic;
SIGNAL \cpu0|imm_mux0|new_Data_B[2]~10_combout\ : std_logic;
SIGNAL \IRAM|Mux8~2_combout\ : std_logic;
SIGNAL \IRAM|Mux7~1_combout\ : std_logic;
SIGNAL \IRAM|Mux7~2_combout\ : std_logic;
SIGNAL \IRAM|Mux7~6_combout\ : std_logic;
SIGNAL \IRAM|Mux7~3_combout\ : std_logic;
SIGNAL \IRAM|Mux7~4_combout\ : std_logic;
SIGNAL \cpu0|decoder0|SB[2]~2_combout\ : std_logic;
SIGNAL \IRAM|Mux7~0_combout\ : std_logic;
SIGNAL \IRAM|Mux8~3_combout\ : std_logic;
SIGNAL \IRAM|Mux8~4_combout\ : std_logic;
SIGNAL \IRAM|Mux8~8_combout\ : std_logic;
SIGNAL \cpu0|decoder0|SB[1]~1_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Mux1~1_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Selector4~0_combout\ : std_logic;
SIGNAL \IRAM|Mux15~5_combout\ : std_logic;
SIGNAL \IRAM|Mux8~1_combout\ : std_logic;
SIGNAL \IRAM|Mux1~1_combout\ : std_logic;
SIGNAL \IRAM|Mux15~2_combout\ : std_logic;
SIGNAL \IRAM|Mux15~4_combout\ : std_logic;
SIGNAL \IRAM|Mux6~5_combout\ : std_logic;
SIGNAL \IRAM|Mux15~7_combout\ : std_logic;
SIGNAL \IRAM|Mux15~6_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Mux2~0_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Mux2~1_combout\ : std_logic;
SIGNAL \IRAM|Mux14~5_combout\ : std_logic;
SIGNAL \IRAM|Mux14~6_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Mux1~0_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Equal0~2_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Equal1~2_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Mux0~3_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Mux0~12_combout\ : std_logic;
SIGNAL \cpu0|alu0|control0|Decoder0~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_7|Q[3]~feeder_combout\ : std_logic;
SIGNAL \cpu0|rf0|Decoder7~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Decoder7~47_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_7|Q[1]~0_combout\ : std_logic;
SIGNAL \IRAM|Mux9~1_combout\ : std_logic;
SIGNAL \IRAM|Mux9~2_combout\ : std_logic;
SIGNAL \IRAM|Mux9~3_combout\ : std_logic;
SIGNAL \IRAM|Mux9~4_combout\ : std_logic;
SIGNAL \IRAM|Mux9~5_combout\ : std_logic;
SIGNAL \IRAM|Mux9~6_combout\ : std_logic;
SIGNAL \cpu0|decoder0|SB[0]~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_6|Q[7]~6_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_6|Q[7]~4_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_6|Q[7]~11_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux12~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux12~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux12~4_combout\ : std_logic;
SIGNAL \cpu0|alu0|muxBneg0|Out[3]~4_combout\ : std_logic;
SIGNAL \cpu0|rf0|Decoder7~18_combout\ : std_logic;
SIGNAL \cpu0|rf0|Decoder7~48_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_2|Q[3]~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_1|Q[3]~11_combout\ : std_logic;
SIGNAL \cpu0|rf0|Decoder7~33_combout\ : std_logic;
SIGNAL \cpu0|rf0|Decoder7~49_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_0|Q[1]~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux14~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux14~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_7|Q[1]~feeder_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_4|Q[2]~6_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_4|Q[2]~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_4|Q[2]~13_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux14~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux14~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux14~4_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~30_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~31_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~3_cout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~5\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~6_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~33_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Decoder4~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_5|Q[2]~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_6|Q[6]~feeder_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux9~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux9~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux9~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux9~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux9~4_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Selector4~2_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Selector4~1_combout\ : std_logic;
SIGNAL \cpu0|imm_mux0|new_Data_B[5]~5_combout\ : std_logic;
SIGNAL \cpu0|imm_mux0|new_Data_B[7]~6_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[6]~6_combout\ : std_logic;
SIGNAL \IRAM|Mux5~5_combout\ : std_logic;
SIGNAL \IRAM|Mux5~6_combout\ : std_logic;
SIGNAL \IRAM|Mux5~7_combout\ : std_logic;
SIGNAL \IRAM|Mux8~0_combout\ : std_logic;
SIGNAL \IRAM|Mux9~0_combout\ : std_logic;
SIGNAL \IRAM|Mux5~8_combout\ : std_logic;
SIGNAL \cpu0|alu0|control0|Decoder0~3_combout\ : std_logic;
SIGNAL \cpu0|imm_mux0|new_Data_B[0]~4_combout\ : std_logic;
SIGNAL \cpu0|imm_mux0|new_Data_B[0]~15_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux15~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux15~1_combout\ : std_logic;
SIGNAL \IRAM|Mux1~6_combout\ : std_logic;
SIGNAL \IRAM|Mux1~7_combout\ : std_logic;
SIGNAL \IRAM|Mux12~2_combout\ : std_logic;
SIGNAL \IRAM|Mux12~7_combout\ : std_logic;
SIGNAL \IRAM|Mux12~6_combout\ : std_logic;
SIGNAL \cpu0|rf0|LOAD[0]~0_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Selector1~1_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Selector3~0_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Selector1~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Decoder7~46_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_3|Q[3]~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux15~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux15~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux15~4_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[0]~3_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[0]~4_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~4_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Mux1~2_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[0]~2_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[0]~5_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux8~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux8~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux8~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux8~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux8~4_combout\ : std_logic;
SIGNAL \cpu0|alu0|muxBneg0|Out[7]~7_combout\ : std_logic;
SIGNAL \cpu0|alu0|muxBneg0|Out[6]~1_combout\ : std_logic;
SIGNAL \DRAM|Selector7~5_combout\ : std_logic;
SIGNAL \DRAM|Selector7~6_combout\ : std_logic;
SIGNAL \DRAM|Selector2~124_combout\ : std_logic;
SIGNAL \DRAM|mem[215][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~14_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[1]~17_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_0|Q~5_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~30_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~18_combout\ : std_logic;
SIGNAL \DRAM|mem[107][0]~200_combout\ : std_logic;
SIGNAL \DRAM|mem[107][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[106][0]~189_combout\ : std_logic;
SIGNAL \DRAM|mem[106][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~128_combout\ : std_logic;
SIGNAL \DRAM|Selector3~131_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~31_combout\ : std_logic;
SIGNAL \DRAM|mem[123][0]~203_combout\ : std_logic;
SIGNAL \DRAM|mem[123][4]~regout\ : std_logic;
SIGNAL \DRAM|Decoder1~28_combout\ : std_logic;
SIGNAL \DRAM|mem[121][0]~195_combout\ : std_logic;
SIGNAL \DRAM|mem[121][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[122][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~27_combout\ : std_logic;
SIGNAL \DRAM|mem[122][0]~191_combout\ : std_logic;
SIGNAL \DRAM|mem[122][4]~regout\ : std_logic;
SIGNAL \DRAM|Decoder1~29_combout\ : std_logic;
SIGNAL \DRAM|mem[120][0]~199_combout\ : std_logic;
SIGNAL \DRAM|mem[120][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~132_combout\ : std_logic;
SIGNAL \DRAM|Selector3~133_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~17_combout\ : std_logic;
SIGNAL \DRAM|mem[91][0]~201_combout\ : std_logic;
SIGNAL \DRAM|mem[91][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[89][0]~193_combout\ : std_logic;
SIGNAL \DRAM|mem[89][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[90][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[90][0]~188_combout\ : std_logic;
SIGNAL \DRAM|mem[90][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[88][0]~196_combout\ : std_logic;
SIGNAL \DRAM|mem[88][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~125_combout\ : std_logic;
SIGNAL \DRAM|Selector3~126_combout\ : std_logic;
SIGNAL \DRAM|Selector3~134_combout\ : std_logic;
SIGNAL \DRAM|mem[83][0]~249_combout\ : std_logic;
SIGNAL \DRAM|mem[83][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[82][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[82][0]~240_combout\ : std_logic;
SIGNAL \DRAM|mem[82][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[80][0]~244_combout\ : std_logic;
SIGNAL \DRAM|mem[80][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~145_combout\ : std_logic;
SIGNAL \DRAM|Selector3~146_combout\ : std_logic;
SIGNAL \DRAM|mem[115][4]~regout\ : std_logic;
SIGNAL \DRAM|Decoder1~20_combout\ : std_logic;
SIGNAL \DRAM|mem[112][0]~247_combout\ : std_logic;
SIGNAL \DRAM|mem[112][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~152_combout\ : std_logic;
SIGNAL \DRAM|Selector3~153_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~19_combout\ : std_logic;
SIGNAL \DRAM|mem[98][0]~241_combout\ : std_logic;
SIGNAL \DRAM|mem[98][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[97][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[97][0]~236_combout\ : std_logic;
SIGNAL \DRAM|mem[97][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[96][0]~245_combout\ : std_logic;
SIGNAL \DRAM|mem[96][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~147_combout\ : std_logic;
SIGNAL \DRAM|Selector3~148_combout\ : std_logic;
SIGNAL \DRAM|mem[67][0]~250_combout\ : std_logic;
SIGNAL \DRAM|mem[67][4]~regout\ : std_logic;
SIGNAL \DRAM|Decoder1~21_combout\ : std_logic;
SIGNAL \DRAM|mem[64][0]~246_combout\ : std_logic;
SIGNAL \DRAM|mem[64][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~149_combout\ : std_logic;
SIGNAL \DRAM|Selector3~150_combout\ : std_logic;
SIGNAL \DRAM|Selector3~151_combout\ : std_logic;
SIGNAL \DRAM|Selector3~154_combout\ : std_logic;
SIGNAL \DRAM|mem[85][0]~221_combout\ : std_logic;
SIGNAL \DRAM|mem[85][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[69][0]~222_combout\ : std_logic;
SIGNAL \DRAM|mem[69][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~135_combout\ : std_logic;
SIGNAL \DRAM|Selector3~136_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~26_combout\ : std_logic;
SIGNAL \DRAM|mem[119][0]~235_combout\ : std_logic;
SIGNAL \DRAM|mem[119][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[117][0]~223_combout\ : std_logic;
SIGNAL \DRAM|mem[117][4]~regout\ : std_logic;
SIGNAL \DRAM|Decoder1~23_combout\ : std_logic;
SIGNAL \DRAM|mem[101][0]~220_combout\ : std_logic;
SIGNAL \DRAM|mem[101][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~142_combout\ : std_logic;
SIGNAL \DRAM|Selector3~143_combout\ : std_logic;
SIGNAL \DRAM|Selector3~144_combout\ : std_logic;
SIGNAL \DRAM|Selector3~155_combout\ : std_logic;
SIGNAL \DRAM|Selector3~166_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~6_combout\ : std_logic;
SIGNAL \DRAM|mem[222][0]~68_combout\ : std_logic;
SIGNAL \DRAM|mem[222][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[223][0]~80_combout\ : std_logic;
SIGNAL \DRAM|mem[223][4]~regout\ : std_logic;
SIGNAL \DRAM|Decoder1~10_combout\ : std_logic;
SIGNAL \DRAM|mem[221][0]~72_combout\ : std_logic;
SIGNAL \DRAM|mem[221][4]~regout\ : std_logic;
SIGNAL \DRAM|Decoder1~13_combout\ : std_logic;
SIGNAL \DRAM|mem[220][0]~76_combout\ : std_logic;
SIGNAL \DRAM|mem[220][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~120_combout\ : std_logic;
SIGNAL \DRAM|Selector3~121_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~1_combout\ : std_logic;
SIGNAL \DRAM|mem[218][0]~66_combout\ : std_logic;
SIGNAL \DRAM|mem[218][4]~regout\ : std_logic;
SIGNAL \DRAM|Decoder1~11_combout\ : std_logic;
SIGNAL \DRAM|mem[217][0]~69_combout\ : std_logic;
SIGNAL \DRAM|mem[217][4]~regout\ : std_logic;
SIGNAL \DRAM|Decoder1~12_combout\ : std_logic;
SIGNAL \DRAM|mem[216][0]~74_combout\ : std_logic;
SIGNAL \DRAM|mem[216][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~113_combout\ : std_logic;
SIGNAL \DRAM|Selector3~114_combout\ : std_logic;
SIGNAL \DRAM|Selector3~122_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~3_combout\ : std_logic;
SIGNAL \DRAM|mem[143][0]~63_combout\ : std_logic;
SIGNAL \DRAM|mem[143][4]~regout\ : std_logic;
SIGNAL \DRAM|Decoder1~8_combout\ : std_logic;
SIGNAL \DRAM|mem[131][0]~59_combout\ : std_logic;
SIGNAL \DRAM|mem[131][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~37_combout\ : std_logic;
SIGNAL \DRAM|Selector3~38_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~0_combout\ : std_logic;
SIGNAL \DRAM|mem[175][0]~61_combout\ : std_logic;
SIGNAL \DRAM|mem[175][4]~regout\ : std_logic;
SIGNAL \DRAM|Decoder1~7_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~15_combout\ : std_logic;
SIGNAL \DRAM|mem[163][0]~58_combout\ : std_logic;
SIGNAL \DRAM|mem[163][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~35_combout\ : std_logic;
SIGNAL \DRAM|Selector3~36_combout\ : std_logic;
SIGNAL \DRAM|Selector3~39_combout\ : std_logic;
SIGNAL \DRAM|mem[159][0]~62_combout\ : std_logic;
SIGNAL \DRAM|mem[159][4]~regout\ : std_logic;
SIGNAL \DRAM|Decoder1~5_combout\ : std_logic;
SIGNAL \DRAM|mem[151][0]~49_combout\ : std_logic;
SIGNAL \DRAM|mem[151][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[147][0]~57_combout\ : std_logic;
SIGNAL \DRAM|mem[147][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~33_combout\ : std_logic;
SIGNAL \DRAM|Selector3~34_combout\ : std_logic;
SIGNAL \DRAM|Selector3~42_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~4_combout\ : std_logic;
SIGNAL \DRAM|mem[184][0]~36_combout\ : std_logic;
SIGNAL \DRAM|mem[184][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[188][0]~48_combout\ : std_logic;
SIGNAL \DRAM|mem[188][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[176][0]~44_combout\ : std_logic;
SIGNAL \DRAM|mem[176][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~29_combout\ : std_logic;
SIGNAL \DRAM|Selector3~30_combout\ : std_logic;
SIGNAL \DRAM|mem[152][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~2_combout\ : std_logic;
SIGNAL \DRAM|mem[152][0]~34_combout\ : std_logic;
SIGNAL \DRAM|mem[152][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[144][0]~41_combout\ : std_logic;
SIGNAL \DRAM|mem[144][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~22_combout\ : std_logic;
SIGNAL \DRAM|mem[156][0]~46_combout\ : std_logic;
SIGNAL \DRAM|mem[156][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~23_combout\ : std_logic;
SIGNAL \DRAM|mem[172][0]~45_combout\ : std_logic;
SIGNAL \DRAM|mem[172][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[160][0]~42_combout\ : std_logic;
SIGNAL \DRAM|mem[160][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~24_combout\ : std_logic;
SIGNAL \DRAM|Selector3~25_combout\ : std_logic;
SIGNAL \DRAM|mem[140][0]~47_combout\ : std_logic;
SIGNAL \DRAM|mem[140][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[128][0]~43_combout\ : std_logic;
SIGNAL \DRAM|mem[128][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~26_combout\ : std_logic;
SIGNAL \DRAM|Selector3~27_combout\ : std_logic;
SIGNAL \DRAM|Selector3~28_combout\ : std_logic;
SIGNAL \DRAM|Selector3~31_combout\ : std_logic;
SIGNAL \DRAM|mem[178][0]~12_combout\ : std_logic;
SIGNAL \DRAM|mem[178][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[154][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[154][0]~2_combout\ : std_logic;
SIGNAL \DRAM|mem[154][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[146][0]~9_combout\ : std_logic;
SIGNAL \DRAM|mem[146][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~12_combout\ : std_logic;
SIGNAL \DRAM|Selector3~13_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~9_combout\ : std_logic;
SIGNAL \DRAM|mem[182][0]~8_combout\ : std_logic;
SIGNAL \DRAM|mem[182][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[150][0]~5_combout\ : std_logic;
SIGNAL \DRAM|mem[150][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~19_combout\ : std_logic;
SIGNAL \DRAM|Selector3~20_combout\ : std_logic;
SIGNAL \DRAM|mem[162][0]~10_combout\ : std_logic;
SIGNAL \DRAM|mem[162][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[138][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[138][0]~3_combout\ : std_logic;
SIGNAL \DRAM|mem[138][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[130][0]~11_combout\ : std_logic;
SIGNAL \DRAM|mem[130][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~16_combout\ : std_logic;
SIGNAL \DRAM|Selector3~17_combout\ : std_logic;
SIGNAL \DRAM|mem[174][0]~13_combout\ : std_logic;
SIGNAL \DRAM|mem[174][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[142][0]~15_combout\ : std_logic;
SIGNAL \DRAM|mem[142][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[134][0]~7_combout\ : std_logic;
SIGNAL \DRAM|mem[134][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~14_combout\ : std_logic;
SIGNAL \DRAM|Selector3~15_combout\ : std_logic;
SIGNAL \DRAM|Selector3~18_combout\ : std_logic;
SIGNAL \DRAM|Selector3~21_combout\ : std_logic;
SIGNAL \DRAM|Selector3~32_combout\ : std_logic;
SIGNAL \DRAM|Selector3~43_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_7|Q[4]~feeder_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux3~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux3~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux3~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux3~4_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~11\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~13\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~14_combout\ : std_logic;
SIGNAL \DRAM|Selector7~177_combout\ : std_logic;
SIGNAL \DRAM|mem[243][0]~100_combout\ : std_logic;
SIGNAL \DRAM|mem[243][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[242][0]~97_combout\ : std_logic;
SIGNAL \DRAM|mem[242][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[241][0]~98_combout\ : std_logic;
SIGNAL \DRAM|mem[241][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[240][0]~99_combout\ : std_logic;
SIGNAL \DRAM|mem[240][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~44_combout\ : std_logic;
SIGNAL \DRAM|Selector3~45_combout\ : std_logic;
SIGNAL \DRAM|Selector7~70_combout\ : std_logic;
SIGNAL \DRAM|mem[238][0]~88_combout\ : std_logic;
SIGNAL \DRAM|mem[238][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[230][0]~85_combout\ : std_logic;
SIGNAL \DRAM|mem[230][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[226][0]~87_combout\ : std_logic;
SIGNAL \DRAM|mem[226][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~46_combout\ : std_logic;
SIGNAL \DRAM|Selector3~47_combout\ : std_logic;
SIGNAL \DRAM|mem[232][0]~90_combout\ : std_logic;
SIGNAL \DRAM|mem[232][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[236][0]~92_combout\ : std_logic;
SIGNAL \DRAM|mem[236][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[228][0]~89_combout\ : std_logic;
SIGNAL \DRAM|mem[228][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[224][0]~91_combout\ : std_logic;
SIGNAL \DRAM|mem[224][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~50_combout\ : std_logic;
SIGNAL \DRAM|Selector3~51_combout\ : std_logic;
SIGNAL \DRAM|mem[229][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[229][0]~82_combout\ : std_logic;
SIGNAL \DRAM|mem[229][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[225][0]~83_combout\ : std_logic;
SIGNAL \DRAM|mem[225][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[237][0]~84_combout\ : std_logic;
SIGNAL \DRAM|mem[237][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[233][0]~81_combout\ : std_logic;
SIGNAL \DRAM|mem[233][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~48_combout\ : std_logic;
SIGNAL \DRAM|Selector3~49_combout\ : std_logic;
SIGNAL \DRAM|Selector3~52_combout\ : std_logic;
SIGNAL \DRAM|mem[231][0]~94_combout\ : std_logic;
SIGNAL \DRAM|mem[231][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[239][0]~96_combout\ : std_logic;
SIGNAL \DRAM|mem[239][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[235][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[235][0]~93_combout\ : std_logic;
SIGNAL \DRAM|mem[235][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[227][0]~95_combout\ : std_logic;
SIGNAL \DRAM|mem[227][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~53_combout\ : std_logic;
SIGNAL \DRAM|Selector3~54_combout\ : std_logic;
SIGNAL \DRAM|Selector3~55_combout\ : std_logic;
SIGNAL \DRAM|Selector3~66_combout\ : std_logic;
SIGNAL \DRAM|Selector3~69_combout\ : std_logic;
SIGNAL \DRAM|mem~259_combout\ : std_logic;
SIGNAL \DRAM|mem[0][0]~122_combout\ : std_logic;
SIGNAL \DRAM|mem[49][6]~159_combout\ : std_logic;
SIGNAL \DRAM|mem[49][4]~regout\ : std_logic;
SIGNAL \DRAM|mem~258_combout\ : std_logic;
SIGNAL \DRAM|mem[48][7]~167_combout\ : std_logic;
SIGNAL \DRAM|mem[48][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~97_combout\ : std_logic;
SIGNAL \DRAM|Selector3~98_combout\ : std_logic;
SIGNAL \DRAM|mem[2][2]~162_combout\ : std_logic;
SIGNAL \DRAM|mem[2][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[0][0]~166_combout\ : std_logic;
SIGNAL \DRAM|mem[0][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~94_combout\ : std_logic;
SIGNAL \DRAM|Selector3~95_combout\ : std_logic;
SIGNAL \DRAM|mem[18][7]~160_combout\ : std_logic;
SIGNAL \DRAM|mem[18][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[19][5]~169_combout\ : std_logic;
SIGNAL \DRAM|mem[19][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[17][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[17][3]~157_combout\ : std_logic;
SIGNAL \DRAM|mem[17][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[16][3]~164_combout\ : std_logic;
SIGNAL \DRAM|mem[16][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~92_combout\ : std_logic;
SIGNAL \DRAM|Selector3~93_combout\ : std_logic;
SIGNAL \DRAM|Selector3~96_combout\ : std_logic;
SIGNAL \DRAM|Selector3~99_combout\ : std_logic;
SIGNAL \DRAM|mem[27][0]~153_combout\ : std_logic;
SIGNAL \DRAM|mem[27][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[24][5]~148_combout\ : std_logic;
SIGNAL \DRAM|mem[24][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~82_combout\ : std_logic;
SIGNAL \DRAM|Selector3~83_combout\ : std_logic;
SIGNAL \DRAM|Selector3~86_combout\ : std_logic;
SIGNAL \DRAM|mem[59][0]~155_combout\ : std_logic;
SIGNAL \DRAM|mem[59][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[56][5]~151_combout\ : std_logic;
SIGNAL \DRAM|mem[56][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~87_combout\ : std_logic;
SIGNAL \DRAM|Selector3~88_combout\ : std_logic;
SIGNAL \DRAM|Selector3~89_combout\ : std_logic;
SIGNAL \DRAM|Selector3~100_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~25_combout\ : std_logic;
SIGNAL \DRAM|mem[36][1]~133_combout\ : std_logic;
SIGNAL \DRAM|mem[36][4]~regout\ : std_logic;
SIGNAL \DRAM|Decoder1~24_combout\ : std_logic;
SIGNAL \DRAM|mem[38][5]~129_combout\ : std_logic;
SIGNAL \DRAM|mem[38][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[4][2]~134_combout\ : std_logic;
SIGNAL \DRAM|mem[4][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~74_combout\ : std_logic;
SIGNAL \DRAM|Selector3~75_combout\ : std_logic;
SIGNAL \DRAM|mem[39][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[39][1]~136_combout\ : std_logic;
SIGNAL \DRAM|mem[39][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[37][0]~123_combout\ : std_logic;
SIGNAL \DRAM|mem[37][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[5][2]~126_combout\ : std_logic;
SIGNAL \DRAM|mem[5][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~72_combout\ : std_logic;
SIGNAL \DRAM|Selector3~73_combout\ : std_logic;
SIGNAL \DRAM|Selector3~76_combout\ : std_logic;
SIGNAL \DRAM|mem[55][6]~139_combout\ : std_logic;
SIGNAL \DRAM|mem[55][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[53][6]~127_combout\ : std_logic;
SIGNAL \DRAM|mem[53][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[23][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[23][1]~137_combout\ : std_logic;
SIGNAL \DRAM|mem[23][4]~regout\ : std_logic;
SIGNAL \DRAM|mem[21][6]~125_combout\ : std_logic;
SIGNAL \DRAM|mem[21][4]~regout\ : std_logic;
SIGNAL \DRAM|Selector3~77_combout\ : std_logic;
SIGNAL \DRAM|Selector3~78_combout\ : std_logic;
SIGNAL \DRAM|Selector3~79_combout\ : std_logic;
SIGNAL \DRAM|Selector3~111_combout\ : std_logic;
SIGNAL \DRAM|Selector3~112_combout\ : std_logic;
SIGNAL \DRAM|Selector3~123_combout\ : std_logic;
SIGNAL \DRAM|Selector3~124_combout\ : std_logic;
SIGNAL \DRAM|Selector3~167_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_0|Q~6_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_5|Q[4]~feeder_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux11~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux11~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux11~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux11~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux11~4_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~34_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~25_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~12_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~27_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~16_combout\ : std_logic;
SIGNAL \DRAM|mem[215][0]~78_combout\ : std_logic;
SIGNAL \DRAM|mem[215][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[223][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~121_combout\ : std_logic;
SIGNAL \DRAM|mem[221][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[221][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[213][0]~70_combout\ : std_logic;
SIGNAL \DRAM|mem[213][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[209][0]~71_combout\ : std_logic;
SIGNAL \DRAM|mem[209][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~115_combout\ : std_logic;
SIGNAL \DRAM|Selector2~116_combout\ : std_logic;
SIGNAL \DRAM|mem[220][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[220][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[216][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[208][0]~75_combout\ : std_logic;
SIGNAL \DRAM|mem[208][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~117_combout\ : std_logic;
SIGNAL \DRAM|Selector2~118_combout\ : std_logic;
SIGNAL \DRAM|Selector2~119_combout\ : std_logic;
SIGNAL \DRAM|Selector2~122_combout\ : std_logic;
SIGNAL \DRAM|mem[179][0]~60_combout\ : std_logic;
SIGNAL \DRAM|mem[179][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[177][0]~28_combout\ : std_logic;
SIGNAL \DRAM|mem[177][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[178][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[176][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~55_combout\ : std_logic;
SIGNAL \DRAM|Selector2~56_combout\ : std_logic;
SIGNAL \DRAM|mem[144][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~50_combout\ : std_logic;
SIGNAL \DRAM|mem[147][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~51_combout\ : std_logic;
SIGNAL \DRAM|mem[131][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[131][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[130][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[128][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[129][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[129][0]~27_combout\ : std_logic;
SIGNAL \DRAM|mem[129][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~52_combout\ : std_logic;
SIGNAL \DRAM|Selector2~53_combout\ : std_logic;
SIGNAL \DRAM|Selector2~54_combout\ : std_logic;
SIGNAL \DRAM|mem[161][0]~26_combout\ : std_logic;
SIGNAL \DRAM|mem[161][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[160][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~48_combout\ : std_logic;
SIGNAL \DRAM|mem[162][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~49_combout\ : std_logic;
SIGNAL \DRAM|Selector2~57_combout\ : std_logic;
SIGNAL \DRAM|Selector2~58_combout\ : std_logic;
SIGNAL \DRAM|mem[185][0]~24_combout\ : std_logic;
SIGNAL \DRAM|mem[185][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[186][0]~4_combout\ : std_logic;
SIGNAL \DRAM|mem[186][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[184][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~35_combout\ : std_logic;
SIGNAL \DRAM|Selector2~36_combout\ : std_logic;
SIGNAL \DRAM|mem[138][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[137][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[137][0]~23_combout\ : std_logic;
SIGNAL \DRAM|mem[137][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[136][0]~35_combout\ : std_logic;
SIGNAL \DRAM|mem[136][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~32_combout\ : std_logic;
SIGNAL \DRAM|Selector2~33_combout\ : std_logic;
SIGNAL \DRAM|mem[170][0]~1_combout\ : std_logic;
SIGNAL \DRAM|mem[170][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[171][0]~53_combout\ : std_logic;
SIGNAL \DRAM|mem[171][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[168][0]~33_combout\ : std_logic;
SIGNAL \DRAM|mem[168][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[169][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[169][0]~21_combout\ : std_logic;
SIGNAL \DRAM|mem[169][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~30_combout\ : std_logic;
SIGNAL \DRAM|Selector2~31_combout\ : std_logic;
SIGNAL \DRAM|Selector2~34_combout\ : std_logic;
SIGNAL \DRAM|Selector2~37_combout\ : std_logic;
SIGNAL \DRAM|Selector2~69_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_3|Q[5]~feeder_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux10~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux10~3_combout\ : std_logic;
SIGNAL \DRAM|mem~261_combout\ : std_logic;
SIGNAL \DRAM|mem[58][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[58][5]~143_combout\ : std_logic;
SIGNAL \DRAM|mem[58][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[62][0]~175_combout\ : std_logic;
SIGNAL \DRAM|mem[62][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[46][0]~173_combout\ : std_logic;
SIGNAL \DRAM|mem[46][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[42][1]~141_combout\ : std_logic;
SIGNAL \DRAM|mem[42][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~77_combout\ : std_logic;
SIGNAL \DRAM|Selector2~78_combout\ : std_logic;
SIGNAL \DRAM|mem[18][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[2][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~74_combout\ : std_logic;
SIGNAL \DRAM|Selector2~75_combout\ : std_logic;
SIGNAL \DRAM|mem[26][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[26][5]~140_combout\ : std_logic;
SIGNAL \DRAM|mem[26][5]~regout\ : std_logic;
SIGNAL \DRAM|mem~260_combout\ : std_logic;
SIGNAL \DRAM|mem[30][3]~172_combout\ : std_logic;
SIGNAL \DRAM|mem[30][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[14][6]~174_combout\ : std_logic;
SIGNAL \DRAM|mem[14][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[10][2]~142_combout\ : std_logic;
SIGNAL \DRAM|mem[10][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~72_combout\ : std_logic;
SIGNAL \DRAM|Selector2~73_combout\ : std_logic;
SIGNAL \DRAM|Selector2~76_combout\ : std_logic;
SIGNAL \DRAM|Selector2~79_combout\ : std_logic;
SIGNAL \DRAM|mem[52][6]~135_combout\ : std_logic;
SIGNAL \DRAM|mem[52][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[48][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~97_combout\ : std_logic;
SIGNAL \DRAM|Selector2~98_combout\ : std_logic;
SIGNAL \DRAM|mem[28][3]~180_combout\ : std_logic;
SIGNAL \DRAM|mem[28][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[20][0]~132_combout\ : std_logic;
SIGNAL \DRAM|mem[20][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[24][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[24][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[16][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~90_combout\ : std_logic;
SIGNAL \DRAM|Selector2~91_combout\ : std_logic;
SIGNAL \DRAM|mem[44][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[44][7]~181_combout\ : std_logic;
SIGNAL \DRAM|mem[44][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[40][7]~149_combout\ : std_logic;
SIGNAL \DRAM|mem[40][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[32][6]~165_combout\ : std_logic;
SIGNAL \DRAM|mem[32][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~92_combout\ : std_logic;
SIGNAL \DRAM|Selector2~93_combout\ : std_logic;
SIGNAL \DRAM|Selector2~96_combout\ : std_logic;
SIGNAL \DRAM|Selector2~99_combout\ : std_logic;
SIGNAL \DRAM|mem[53][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[61][0]~179_combout\ : std_logic;
SIGNAL \DRAM|mem[61][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[57][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[57][5]~146_combout\ : std_logic;
SIGNAL \DRAM|mem[57][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[49][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~87_combout\ : std_logic;
SIGNAL \DRAM|Selector2~88_combout\ : std_logic;
SIGNAL \DRAM|mem[29][3]~177_combout\ : std_logic;
SIGNAL \DRAM|mem[29][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[25][7]~147_combout\ : std_logic;
SIGNAL \DRAM|mem[25][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[17][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~80_combout\ : std_logic;
SIGNAL \DRAM|Selector2~81_combout\ : std_logic;
SIGNAL \DRAM|mem[9][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[9][2]~145_combout\ : std_logic;
SIGNAL \DRAM|mem[9][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[13][6]~178_combout\ : std_logic;
SIGNAL \DRAM|mem[13][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~85_combout\ : std_logic;
SIGNAL \DRAM|Selector2~86_combout\ : std_logic;
SIGNAL \DRAM|Selector2~89_combout\ : std_logic;
SIGNAL \DRAM|Selector2~100_combout\ : std_logic;
SIGNAL \DRAM|Selector2~111_combout\ : std_logic;
SIGNAL \DRAM|Selector2~112_combout\ : std_logic;
SIGNAL \DRAM|Selector2~123_combout\ : std_logic;
SIGNAL \DRAM|mem[105][0]~192_combout\ : std_logic;
SIGNAL \DRAM|mem[105][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[97][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~125_combout\ : std_logic;
SIGNAL \DRAM|Selector2~126_combout\ : std_logic;
SIGNAL \DRAM|mem[113][0]~239_combout\ : std_logic;
SIGNAL \DRAM|mem[113][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~132_combout\ : std_logic;
SIGNAL \DRAM|mem[125][0]~211_combout\ : std_logic;
SIGNAL \DRAM|mem[125][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~133_combout\ : std_logic;
SIGNAL \DRAM|Decoder1~22_combout\ : std_logic;
SIGNAL \DRAM|mem[73][0]~194_combout\ : std_logic;
SIGNAL \DRAM|mem[73][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[69][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[65][0]~238_combout\ : std_logic;
SIGNAL \DRAM|mem[65][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~129_combout\ : std_logic;
SIGNAL \DRAM|Selector2~130_combout\ : std_logic;
SIGNAL \DRAM|mem[93][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[93][0]~209_combout\ : std_logic;
SIGNAL \DRAM|mem[93][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[85][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[81][0]~237_combout\ : std_logic;
SIGNAL \DRAM|mem[81][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~127_combout\ : std_logic;
SIGNAL \DRAM|Selector2~128_combout\ : std_logic;
SIGNAL \DRAM|Selector2~131_combout\ : std_logic;
SIGNAL \DRAM|Selector2~134_combout\ : std_logic;
SIGNAL \DRAM|mem[115][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[123][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[91][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[91][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[83][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~156_combout\ : std_logic;
SIGNAL \DRAM|Selector2~157_combout\ : std_logic;
SIGNAL \DRAM|mem[95][0]~217_combout\ : std_logic;
SIGNAL \DRAM|mem[95][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[119][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[87][0]~233_combout\ : std_logic;
SIGNAL \DRAM|mem[87][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~163_combout\ : std_logic;
SIGNAL \DRAM|Selector2~164_combout\ : std_logic;
SIGNAL \DRAM|mem[103][0]~232_combout\ : std_logic;
SIGNAL \DRAM|mem[103][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[79][0]~218_combout\ : std_logic;
SIGNAL \DRAM|mem[79][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[71][0]~234_combout\ : std_logic;
SIGNAL \DRAM|mem[71][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~158_combout\ : std_logic;
SIGNAL \DRAM|Selector2~159_combout\ : std_logic;
SIGNAL \DRAM|mem[99][0]~248_combout\ : std_logic;
SIGNAL \DRAM|mem[99][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[107][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[67][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~160_combout\ : std_logic;
SIGNAL \DRAM|Selector2~161_combout\ : std_logic;
SIGNAL \DRAM|Selector2~162_combout\ : std_logic;
SIGNAL \DRAM|Selector2~165_combout\ : std_logic;
SIGNAL \DRAM|mem[86][0]~224_combout\ : std_logic;
SIGNAL \DRAM|mem[86][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[82][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[70][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[70][0]~226_combout\ : std_logic;
SIGNAL \DRAM|mem[70][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[66][0]~242_combout\ : std_logic;
SIGNAL \DRAM|mem[66][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~139_combout\ : std_logic;
SIGNAL \DRAM|Selector2~140_combout\ : std_logic;
SIGNAL \DRAM|mem[90][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[94][0]~204_combout\ : std_logic;
SIGNAL \DRAM|mem[94][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[74][0]~190_combout\ : std_logic;
SIGNAL \DRAM|mem[74][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[78][0]~206_combout\ : std_logic;
SIGNAL \DRAM|mem[78][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~137_combout\ : std_logic;
SIGNAL \DRAM|Selector2~138_combout\ : std_logic;
SIGNAL \DRAM|Selector2~141_combout\ : std_logic;
SIGNAL \DRAM|mem[114][0]~243_combout\ : std_logic;
SIGNAL \DRAM|mem[114][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[98][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~135_combout\ : std_logic;
SIGNAL \DRAM|Selector2~136_combout\ : std_logic;
SIGNAL \DRAM|mem[122][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[110][0]~205_combout\ : std_logic;
SIGNAL \DRAM|mem[110][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[106][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~142_combout\ : std_logic;
SIGNAL \DRAM|Selector2~143_combout\ : std_logic;
SIGNAL \DRAM|Selector2~144_combout\ : std_logic;
SIGNAL \DRAM|mem[124][0]~215_combout\ : std_logic;
SIGNAL \DRAM|mem[124][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[120][5]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[120][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[112][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~152_combout\ : std_logic;
SIGNAL \DRAM|Selector2~153_combout\ : std_logic;
SIGNAL \DRAM|mem[92][0]~212_combout\ : std_logic;
SIGNAL \DRAM|mem[92][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[80][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~145_combout\ : std_logic;
SIGNAL \DRAM|Selector2~146_combout\ : std_logic;
SIGNAL \DRAM|mem[108][0]~213_combout\ : std_logic;
SIGNAL \DRAM|mem[108][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[104][0]~197_combout\ : std_logic;
SIGNAL \DRAM|mem[104][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[96][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~147_combout\ : std_logic;
SIGNAL \DRAM|Selector2~148_combout\ : std_logic;
SIGNAL \DRAM|mem[76][0]~214_combout\ : std_logic;
SIGNAL \DRAM|mem[76][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[72][0]~198_combout\ : std_logic;
SIGNAL \DRAM|mem[72][5]~regout\ : std_logic;
SIGNAL \DRAM|mem[64][5]~regout\ : std_logic;
SIGNAL \DRAM|Selector2~149_combout\ : std_logic;
SIGNAL \DRAM|Selector2~150_combout\ : std_logic;
SIGNAL \DRAM|Selector2~151_combout\ : std_logic;
SIGNAL \DRAM|Selector2~154_combout\ : std_logic;
SIGNAL \DRAM|Selector2~155_combout\ : std_logic;
SIGNAL \DRAM|Selector2~166_combout\ : std_logic;
SIGNAL \DRAM|Selector2~167_combout\ : std_logic;
SIGNAL \cpu0|mem_mux0|Data_C[5]~5_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_0|Q~7_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_5|Q[5]~feeder_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_6|Q[5]~feeder_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux10~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux10~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux10~4_combout\ : std_logic;
SIGNAL \cpu0|alu0|muxBneg0|Out[5]~2_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~15\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~17\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~23_combout\ : std_logic;
SIGNAL \cpu0|imm_mux0|new_Data_B[7]~12_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[7]~11_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[7]~12_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~16_combout\ : std_logic;
SIGNAL \DRAM|Selector7~4_combout\ : std_logic;
SIGNAL \DRAM|WideOr3~0_combout\ : std_logic;
SIGNAL \DRAM|MW_IO~0_combout\ : std_logic;
SIGNAL \DRAM|mem[247][0]~0_combout\ : std_logic;
SIGNAL \DRAM|mem[115][0]~251_combout\ : std_logic;
SIGNAL \DRAM|mem[115][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[83][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~156_combout\ : std_logic;
SIGNAL \DRAM|Selector0~157_combout\ : std_logic;
SIGNAL \DRAM|mem[95][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[95][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[127][0]~219_combout\ : std_logic;
SIGNAL \DRAM|mem[127][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[119][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[87][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~163_combout\ : std_logic;
SIGNAL \DRAM|Selector0~164_combout\ : std_logic;
SIGNAL \DRAM|mem[107][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[107][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[75][0]~202_combout\ : std_logic;
SIGNAL \DRAM|mem[75][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[99][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[67][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~160_combout\ : std_logic;
SIGNAL \DRAM|Selector0~161_combout\ : std_logic;
SIGNAL \DRAM|mem[79][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[103][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[103][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[71][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~158_combout\ : std_logic;
SIGNAL \DRAM|Selector0~159_combout\ : std_logic;
SIGNAL \DRAM|Selector0~162_combout\ : std_logic;
SIGNAL \DRAM|Selector0~165_combout\ : std_logic;
SIGNAL \DRAM|mem[82][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[70][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[66][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~139_combout\ : std_logic;
SIGNAL \DRAM|Selector0~140_combout\ : std_logic;
SIGNAL \DRAM|Selector0~141_combout\ : std_logic;
SIGNAL \DRAM|mem[110][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[122][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[106][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~142_combout\ : std_logic;
SIGNAL \DRAM|Selector0~143_combout\ : std_logic;
SIGNAL \DRAM|Selector0~144_combout\ : std_logic;
SIGNAL \DRAM|mem[84][0]~228_combout\ : std_logic;
SIGNAL \DRAM|mem[84][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[92][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[88][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[88][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[80][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~145_combout\ : std_logic;
SIGNAL \DRAM|Selector0~146_combout\ : std_logic;
SIGNAL \DRAM|mem[104][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[96][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~147_combout\ : std_logic;
SIGNAL \DRAM|Selector0~148_combout\ : std_logic;
SIGNAL \DRAM|mem[72][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[68][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[68][0]~230_combout\ : std_logic;
SIGNAL \DRAM|mem[68][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[64][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~149_combout\ : std_logic;
SIGNAL \DRAM|Selector0~150_combout\ : std_logic;
SIGNAL \DRAM|Selector0~151_combout\ : std_logic;
SIGNAL \DRAM|mem[124][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[116][0]~231_combout\ : std_logic;
SIGNAL \DRAM|mem[116][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[120][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[120][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[112][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~152_combout\ : std_logic;
SIGNAL \DRAM|Selector0~153_combout\ : std_logic;
SIGNAL \DRAM|Selector0~154_combout\ : std_logic;
SIGNAL \DRAM|Selector0~155_combout\ : std_logic;
SIGNAL \DRAM|Selector0~166_combout\ : std_logic;
SIGNAL \DRAM|Selector0~124_combout\ : std_logic;
SIGNAL \DRAM|mem[217][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[221][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[209][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~113_combout\ : std_logic;
SIGNAL \DRAM|Selector0~114_combout\ : std_logic;
SIGNAL \DRAM|mem[212][0]~73_combout\ : std_logic;
SIGNAL \DRAM|mem[212][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[220][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[208][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~117_combout\ : std_logic;
SIGNAL \DRAM|Selector0~118_combout\ : std_logic;
SIGNAL \DRAM|mem[218][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[210][0]~67_combout\ : std_logic;
SIGNAL \DRAM|mem[210][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~115_combout\ : std_logic;
SIGNAL \DRAM|mem[214][0]~65_combout\ : std_logic;
SIGNAL \DRAM|mem[214][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~116_combout\ : std_logic;
SIGNAL \DRAM|Selector0~119_combout\ : std_logic;
SIGNAL \DRAM|Selector0~122_combout\ : std_logic;
SIGNAL \DRAM|Selector7~49_combout\ : std_logic;
SIGNAL \DRAM|mem~264_combout\ : std_logic;
SIGNAL \DRAM|mem[43][6]~152_combout\ : std_logic;
SIGNAL \DRAM|mem[43][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[59][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[35][5]~168_combout\ : std_logic;
SIGNAL \DRAM|mem[35][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~101_combout\ : std_logic;
SIGNAL \DRAM|Selector0~102_combout\ : std_logic;
SIGNAL \DRAM|mem[31][3]~185_combout\ : std_logic;
SIGNAL \DRAM|mem[31][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[15][2]~186_combout\ : std_logic;
SIGNAL \DRAM|mem[15][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[7][2]~138_combout\ : std_logic;
SIGNAL \DRAM|mem[7][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~103_combout\ : std_logic;
SIGNAL \DRAM|Selector0~104_combout\ : std_logic;
SIGNAL \DRAM|mem[11][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[11][2]~154_combout\ : std_logic;
SIGNAL \DRAM|mem[11][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[27][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[3][2]~170_combout\ : std_logic;
SIGNAL \DRAM|mem[3][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~105_combout\ : std_logic;
SIGNAL \DRAM|Selector0~106_combout\ : std_logic;
SIGNAL \DRAM|Selector0~107_combout\ : std_logic;
SIGNAL \DRAM|mem[63][0]~187_combout\ : std_logic;
SIGNAL \DRAM|mem[63][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[47][0]~184_combout\ : std_logic;
SIGNAL \DRAM|mem[47][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[39][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~108_combout\ : std_logic;
SIGNAL \DRAM|Selector0~109_combout\ : std_logic;
SIGNAL \DRAM|Selector0~110_combout\ : std_logic;
SIGNAL \DRAM|mem[50][6]~163_combout\ : std_logic;
SIGNAL \DRAM|mem[50][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[54][6]~131_combout\ : std_logic;
SIGNAL \DRAM|mem[54][7]~regout\ : std_logic;
SIGNAL \DRAM|mem~265_combout\ : std_logic;
SIGNAL \DRAM|mem[18][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~70_combout\ : std_logic;
SIGNAL \DRAM|Selector0~71_combout\ : std_logic;
SIGNAL \DRAM|mem[14][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[42][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[10][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~72_combout\ : std_logic;
SIGNAL \DRAM|Selector0~73_combout\ : std_logic;
SIGNAL \DRAM|mem[34][4]~161_combout\ : std_logic;
SIGNAL \DRAM|mem[34][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[6][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[6][2]~130_combout\ : std_logic;
SIGNAL \DRAM|mem[6][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[2][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~74_combout\ : std_logic;
SIGNAL \DRAM|Selector0~75_combout\ : std_logic;
SIGNAL \DRAM|Selector0~76_combout\ : std_logic;
SIGNAL \DRAM|mem[30][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[30][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[62][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[26][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~77_combout\ : std_logic;
SIGNAL \DRAM|Selector0~78_combout\ : std_logic;
SIGNAL \DRAM|Selector0~79_combout\ : std_logic;
SIGNAL \DRAM|mem[45][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[45][0]~176_combout\ : std_logic;
SIGNAL \DRAM|mem[45][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[37][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[33][2]~156_combout\ : std_logic;
SIGNAL \DRAM|mem[33][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~80_combout\ : std_logic;
SIGNAL \DRAM|Selector0~81_combout\ : std_logic;
SIGNAL \DRAM|mem[53][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[57][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[57][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[49][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~87_combout\ : std_logic;
SIGNAL \DRAM|Selector0~88_combout\ : std_logic;
SIGNAL \DRAM|mem[29][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[21][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[21][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[17][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~82_combout\ : std_logic;
SIGNAL \DRAM|Selector0~83_combout\ : std_logic;
SIGNAL \DRAM|mem[13][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[1][4]~158_combout\ : std_logic;
SIGNAL \DRAM|mem[1][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~84_combout\ : std_logic;
SIGNAL \DRAM|Selector0~85_combout\ : std_logic;
SIGNAL \DRAM|Selector0~86_combout\ : std_logic;
SIGNAL \DRAM|Selector0~89_combout\ : std_logic;
SIGNAL \DRAM|mem[28][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[20][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[16][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~90_combout\ : std_logic;
SIGNAL \DRAM|Selector0~91_combout\ : std_logic;
SIGNAL \DRAM|mem[4][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[0][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~94_combout\ : std_logic;
SIGNAL \DRAM|Selector0~95_combout\ : std_logic;
SIGNAL \DRAM|mem[36][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[44][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[40][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[40][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[32][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~92_combout\ : std_logic;
SIGNAL \DRAM|Selector0~93_combout\ : std_logic;
SIGNAL \DRAM|Selector0~96_combout\ : std_logic;
SIGNAL \DRAM|mem[60][0]~183_combout\ : std_logic;
SIGNAL \DRAM|mem[60][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[48][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~97_combout\ : std_logic;
SIGNAL \DRAM|Selector0~98_combout\ : std_logic;
SIGNAL \DRAM|Selector0~99_combout\ : std_logic;
SIGNAL \DRAM|Selector0~100_combout\ : std_logic;
SIGNAL \DRAM|Selector0~111_combout\ : std_logic;
SIGNAL \DRAM|mem[182][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[150][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~35_combout\ : std_logic;
SIGNAL \DRAM|Selector0~36_combout\ : std_logic;
SIGNAL \DRAM|mem[133][0]~19_combout\ : std_logic;
SIGNAL \DRAM|mem[133][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[165][0]~18_combout\ : std_logic;
SIGNAL \DRAM|mem[165][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[132][0]~39_combout\ : std_logic;
SIGNAL \DRAM|mem[132][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~32_combout\ : std_logic;
SIGNAL \DRAM|Selector0~33_combout\ : std_logic;
SIGNAL \DRAM|mem[149][0]~17_combout\ : std_logic;
SIGNAL \DRAM|mem[149][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[148][0]~37_combout\ : std_logic;
SIGNAL \DRAM|mem[148][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~30_combout\ : std_logic;
SIGNAL \DRAM|Selector0~31_combout\ : std_logic;
SIGNAL \DRAM|Selector0~34_combout\ : std_logic;
SIGNAL \DRAM|mem[135][0]~51_combout\ : std_logic;
SIGNAL \DRAM|mem[135][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[166][0]~6_combout\ : std_logic;
SIGNAL \DRAM|mem[166][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[134][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~28_combout\ : std_logic;
SIGNAL \DRAM|Selector0~29_combout\ : std_logic;
SIGNAL \DRAM|Selector0~37_combout\ : std_logic;
SIGNAL \DRAM|mem[186][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[185][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[185][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[184][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~45_combout\ : std_logic;
SIGNAL \DRAM|Selector0~46_combout\ : std_logic;
SIGNAL \DRAM|mem[170][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[168][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~38_combout\ : std_logic;
SIGNAL \DRAM|Selector0~39_combout\ : std_logic;
SIGNAL \DRAM|Selector0~47_combout\ : std_logic;
SIGNAL \DRAM|Selector0~58_combout\ : std_logic;
SIGNAL \DRAM|mem[191][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[191][0]~64_combout\ : std_logic;
SIGNAL \DRAM|mem[191][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[190][0]~16_combout\ : std_logic;
SIGNAL \DRAM|mem[190][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[188][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~66_combout\ : std_logic;
SIGNAL \DRAM|Selector0~67_combout\ : std_logic;
SIGNAL \DRAM|mem[143][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[142][7]~regout\ : std_logic;
SIGNAL \DRAM|mem[140][7]~regout\ : std_logic;
SIGNAL \DRAM|Selector0~63_combout\ : std_logic;
SIGNAL \DRAM|Selector0~64_combout\ : std_logic;
SIGNAL \DRAM|Selector0~65_combout\ : std_logic;
SIGNAL \DRAM|Selector0~68_combout\ : std_logic;
SIGNAL \DRAM|Selector0~69_combout\ : std_logic;
SIGNAL \DRAM|Selector0~112_combout\ : std_logic;
SIGNAL \DRAM|Selector0~123_combout\ : std_logic;
SIGNAL \DRAM|Selector0~167_combout\ : std_logic;
SIGNAL \cpu0|mem_mux0|Data_C[7]~7_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_0|Q~9_combout\ : std_logic;
SIGNAL \IRAM|Mux6~0_combout\ : std_logic;
SIGNAL \IRAM|Mux6~2_combout\ : std_logic;
SIGNAL \IRAM|Mux6~4_combout\ : std_logic;
SIGNAL \IRAM|Mux6~6_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux0~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux0~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux0~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux0~4_combout\ : std_logic;
SIGNAL \IRAM|Mux4~3_combout\ : std_logic;
SIGNAL \IRAM|Mux1~0_combout\ : std_logic;
SIGNAL \IRAM|Mux4~1_combout\ : std_logic;
SIGNAL \IRAM|Mux4~2_combout\ : std_logic;
SIGNAL \IRAM|Mux4~0_combout\ : std_logic;
SIGNAL \IRAM|Mux4~4_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_4|Q[5]~feeder_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux2~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux2~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux2~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux2~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux2~4_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[6]~7_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[6]~8_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~18_combout\ : std_logic;
SIGNAL \DRAM|mem[133][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[141][0]~31_combout\ : std_logic;
SIGNAL \DRAM|mem[141][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[129][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~16_combout\ : std_logic;
SIGNAL \DRAM|Selector1~17_combout\ : std_logic;
SIGNAL \DRAM|mem[149][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[149][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[157][0]~30_combout\ : std_logic;
SIGNAL \DRAM|mem[157][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[145][0]~25_combout\ : std_logic;
SIGNAL \DRAM|mem[145][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~14_combout\ : std_logic;
SIGNAL \DRAM|Selector1~15_combout\ : std_logic;
SIGNAL \DRAM|Selector1~18_combout\ : std_logic;
SIGNAL \DRAM|mem[189][0]~32_combout\ : std_logic;
SIGNAL \DRAM|mem[189][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[185][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[177][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[181][0]~20_combout\ : std_logic;
SIGNAL \DRAM|mem[181][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~19_combout\ : std_logic;
SIGNAL \DRAM|Selector1~20_combout\ : std_logic;
SIGNAL \DRAM|Selector1~21_combout\ : std_logic;
SIGNAL \DRAM|Selector1~32_combout\ : std_logic;
SIGNAL \DRAM|mem[159][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[135][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~35_combout\ : std_logic;
SIGNAL \DRAM|Selector1~36_combout\ : std_logic;
SIGNAL \DRAM|mem[155][0]~54_combout\ : std_logic;
SIGNAL \DRAM|mem[155][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[147][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[131][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~37_combout\ : std_logic;
SIGNAL \DRAM|Selector1~38_combout\ : std_logic;
SIGNAL \DRAM|Selector1~39_combout\ : std_logic;
SIGNAL \DRAM|mem[175][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[191][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[191][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~41_combout\ : std_logic;
SIGNAL \DRAM|Selector1~42_combout\ : std_logic;
SIGNAL \DRAM|Selector1~43_combout\ : std_logic;
SIGNAL \DRAM|mem[217][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[219][0]~77_combout\ : std_logic;
SIGNAL \DRAM|mem[219][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[218][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[218][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[216][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~115_combout\ : std_logic;
SIGNAL \DRAM|Selector1~116_combout\ : std_logic;
SIGNAL \DRAM|Selector1~119_combout\ : std_logic;
SIGNAL \DRAM|mem[215][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[213][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[212][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~113_combout\ : std_logic;
SIGNAL \DRAM|Selector1~114_combout\ : std_logic;
SIGNAL \DRAM|mem[221][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[223][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~121_combout\ : std_logic;
SIGNAL \DRAM|Selector1~122_combout\ : std_logic;
SIGNAL \DRAM|mem[245][0]~118_combout\ : std_logic;
SIGNAL \DRAM|mem[245][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[247][0]~120_combout\ : std_logic;
SIGNAL \DRAM|mem[247][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~68_combout\ : std_logic;
SIGNAL \DRAM|mem[233][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[233][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[237][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[225][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~46_combout\ : std_logic;
SIGNAL \DRAM|Selector1~47_combout\ : std_logic;
SIGNAL \DRAM|mem[230][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[230][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[226][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[238][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[238][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[234][0]~86_combout\ : std_logic;
SIGNAL \DRAM|mem[234][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~48_combout\ : std_logic;
SIGNAL \DRAM|Selector1~49_combout\ : std_logic;
SIGNAL \DRAM|mem[228][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[228][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[224][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[236][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[232][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~50_combout\ : std_logic;
SIGNAL \DRAM|Selector1~51_combout\ : std_logic;
SIGNAL \DRAM|Selector1~52_combout\ : std_logic;
SIGNAL \DRAM|Selector1~55_combout\ : std_logic;
SIGNAL \DRAM|mem[199][0]~114_combout\ : std_logic;
SIGNAL \DRAM|mem[199][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[198][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[198][0]~101_combout\ : std_logic;
SIGNAL \DRAM|mem[198][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[196][0]~109_combout\ : std_logic;
SIGNAL \DRAM|mem[196][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~58_combout\ : std_logic;
SIGNAL \DRAM|Selector1~59_combout\ : std_logic;
SIGNAL \DRAM|mem[195][0]~115_combout\ : std_logic;
SIGNAL \DRAM|mem[195][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[193][0]~106_combout\ : std_logic;
SIGNAL \DRAM|mem[193][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[194][0]~103_combout\ : std_logic;
SIGNAL \DRAM|mem[194][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[192][0]~110_combout\ : std_logic;
SIGNAL \DRAM|mem[192][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~60_combout\ : std_logic;
SIGNAL \DRAM|Selector1~61_combout\ : std_logic;
SIGNAL \DRAM|Selector1~62_combout\ : std_logic;
SIGNAL \DRAM|mem[206][0]~104_combout\ : std_logic;
SIGNAL \DRAM|mem[206][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[207][0]~116_combout\ : std_logic;
SIGNAL \DRAM|mem[207][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[204][0]~111_combout\ : std_logic;
SIGNAL \DRAM|mem[204][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~63_combout\ : std_logic;
SIGNAL \DRAM|Selector1~64_combout\ : std_logic;
SIGNAL \DRAM|mem[203][0]~113_combout\ : std_logic;
SIGNAL \DRAM|mem[203][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[200][0]~112_combout\ : std_logic;
SIGNAL \DRAM|mem[200][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~56_combout\ : std_logic;
SIGNAL \DRAM|Selector1~57_combout\ : std_logic;
SIGNAL \DRAM|Selector1~65_combout\ : std_logic;
SIGNAL \DRAM|Selector1~66_combout\ : std_logic;
SIGNAL \DRAM|mem[243][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[243][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[242][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[240][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~44_combout\ : std_logic;
SIGNAL \DRAM|Selector1~45_combout\ : std_logic;
SIGNAL \DRAM|Selector1~69_combout\ : std_logic;
SIGNAL \DRAM|mem~262_combout\ : std_logic;
SIGNAL \DRAM|mem[7][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[4][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~74_combout\ : std_logic;
SIGNAL \DRAM|Selector1~75_combout\ : std_logic;
SIGNAL \DRAM|Selector1~76_combout\ : std_logic;
SIGNAL \DRAM|mem[37][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[39][6]~regout\ : std_logic;
SIGNAL \DRAM|mem~263_combout\ : std_logic;
SIGNAL \DRAM|mem[38][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[36][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~70_combout\ : std_logic;
SIGNAL \DRAM|Selector1~71_combout\ : std_logic;
SIGNAL \DRAM|Selector1~79_combout\ : std_logic;
SIGNAL \DRAM|mem[31][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[15][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[29][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[29][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[13][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~101_combout\ : std_logic;
SIGNAL \DRAM|Selector1~102_combout\ : std_logic;
SIGNAL \DRAM|mem[61][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[45][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~108_combout\ : std_logic;
SIGNAL \DRAM|Selector1~109_combout\ : std_logic;
SIGNAL \DRAM|mem[60][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[44][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~103_combout\ : std_logic;
SIGNAL \DRAM|mem[46][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~104_combout\ : std_logic;
SIGNAL \DRAM|Selector1~107_combout\ : std_logic;
SIGNAL \DRAM|Selector1~110_combout\ : std_logic;
SIGNAL \DRAM|mem[59][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[59][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[58][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[57][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[56][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~87_combout\ : std_logic;
SIGNAL \DRAM|Selector1~88_combout\ : std_logic;
SIGNAL \DRAM|mem[41][1]~144_combout\ : std_logic;
SIGNAL \DRAM|mem[41][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[43][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[42][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[40][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~82_combout\ : std_logic;
SIGNAL \DRAM|Selector1~83_combout\ : std_logic;
SIGNAL \DRAM|mem[11][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[9][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[10][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[8][2]~150_combout\ : std_logic;
SIGNAL \DRAM|mem[8][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~84_combout\ : std_logic;
SIGNAL \DRAM|Selector1~85_combout\ : std_logic;
SIGNAL \DRAM|Selector1~86_combout\ : std_logic;
SIGNAL \DRAM|mem[26][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[25][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[25][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[24][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~80_combout\ : std_logic;
SIGNAL \DRAM|Selector1~81_combout\ : std_logic;
SIGNAL \DRAM|Selector1~89_combout\ : std_logic;
SIGNAL \DRAM|mem[33][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[35][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[32][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[34][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~90_combout\ : std_logic;
SIGNAL \DRAM|Selector1~91_combout\ : std_logic;
SIGNAL \DRAM|mem[19][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[19][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[18][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[17][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[17][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[16][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~92_combout\ : std_logic;
SIGNAL \DRAM|Selector1~93_combout\ : std_logic;
SIGNAL \DRAM|mem[1][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[2][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[2][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[0][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~94_combout\ : std_logic;
SIGNAL \DRAM|Selector1~95_combout\ : std_logic;
SIGNAL \DRAM|Selector1~96_combout\ : std_logic;
SIGNAL \DRAM|Selector1~99_combout\ : std_logic;
SIGNAL \DRAM|Selector1~100_combout\ : std_logic;
SIGNAL \DRAM|Selector1~111_combout\ : std_logic;
SIGNAL \DRAM|Selector1~112_combout\ : std_logic;
SIGNAL \DRAM|Selector1~123_combout\ : std_logic;
SIGNAL \DRAM|Selector1~124_combout\ : std_logic;
SIGNAL \DRAM|mem[110][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[108][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~156_combout\ : std_logic;
SIGNAL \DRAM|Selector1~157_combout\ : std_logic;
SIGNAL \DRAM|mem[78][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[76][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~160_combout\ : std_logic;
SIGNAL \DRAM|Selector1~161_combout\ : std_logic;
SIGNAL \DRAM|mem[79][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[95][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[93][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[77][0]~210_combout\ : std_logic;
SIGNAL \DRAM|mem[77][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~158_combout\ : std_logic;
SIGNAL \DRAM|Selector1~159_combout\ : std_logic;
SIGNAL \DRAM|Selector1~162_combout\ : std_logic;
SIGNAL \DRAM|mem[127][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[111][0]~216_combout\ : std_logic;
SIGNAL \DRAM|mem[111][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[125][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[109][0]~208_combout\ : std_logic;
SIGNAL \DRAM|mem[109][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~163_combout\ : std_logic;
SIGNAL \DRAM|Selector1~164_combout\ : std_logic;
SIGNAL \DRAM|Selector1~165_combout\ : std_logic;
SIGNAL \DRAM|mem[91][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[89][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[88][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~125_combout\ : std_logic;
SIGNAL \DRAM|Selector1~126_combout\ : std_logic;
SIGNAL \DRAM|mem[73][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[74][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[72][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~129_combout\ : std_logic;
SIGNAL \DRAM|Selector1~130_combout\ : std_logic;
SIGNAL \DRAM|mem[105][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[105][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[107][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[104][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~127_combout\ : std_logic;
SIGNAL \DRAM|Selector1~128_combout\ : std_logic;
SIGNAL \DRAM|Selector1~131_combout\ : std_logic;
SIGNAL \DRAM|Selector1~134_combout\ : std_logic;
SIGNAL \DRAM|mem[99][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[97][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~146_combout\ : std_logic;
SIGNAL \DRAM|mem[113][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[112][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~152_combout\ : std_logic;
SIGNAL \DRAM|Selector1~153_combout\ : std_logic;
SIGNAL \DRAM|mem[83][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[81][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[82][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[82][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[80][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~147_combout\ : std_logic;
SIGNAL \DRAM|Selector1~148_combout\ : std_logic;
SIGNAL \DRAM|mem[67][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[65][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[66][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[66][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[64][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~149_combout\ : std_logic;
SIGNAL \DRAM|Selector1~150_combout\ : std_logic;
SIGNAL \DRAM|Selector1~151_combout\ : std_logic;
SIGNAL \DRAM|Selector1~154_combout\ : std_logic;
SIGNAL \DRAM|mem[87][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[119][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[118][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[118][0]~227_combout\ : std_logic;
SIGNAL \DRAM|mem[118][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[86][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~142_combout\ : std_logic;
SIGNAL \DRAM|Selector1~143_combout\ : std_logic;
SIGNAL \DRAM|mem[101][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[68][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~139_combout\ : std_logic;
SIGNAL \DRAM|Selector1~140_combout\ : std_logic;
SIGNAL \DRAM|mem[117][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[116][6]~regout\ : std_logic;
SIGNAL \DRAM|mem[84][6]~regout\ : std_logic;
SIGNAL \DRAM|Selector1~137_combout\ : std_logic;
SIGNAL \DRAM|Selector1~138_combout\ : std_logic;
SIGNAL \DRAM|Selector1~141_combout\ : std_logic;
SIGNAL \DRAM|Selector1~144_combout\ : std_logic;
SIGNAL \DRAM|Selector1~155_combout\ : std_logic;
SIGNAL \DRAM|Selector1~166_combout\ : std_logic;
SIGNAL \DRAM|Selector1~167_combout\ : std_logic;
SIGNAL \cpu0|mem_mux0|Data_C[6]~6_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_0|Q~8_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux1~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux1~4_combout\ : std_logic;
SIGNAL \cpu0|imm_mux0|new_Data_B[5]~13_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[5]~13_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[5]~14_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~28_combout\ : std_logic;
SIGNAL \DRAM|WideOr2~0_combout\ : std_logic;
SIGNAL \DRAM|Selector7~176_combout\ : std_logic;
SIGNAL \DRAM|Selector6~124_combout\ : std_logic;
SIGNAL \DRAM|mem[103][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[71][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~158_combout\ : std_logic;
SIGNAL \DRAM|Selector6~159_combout\ : std_logic;
SIGNAL \DRAM|mem[99][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[75][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[75][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[67][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~160_combout\ : std_logic;
SIGNAL \DRAM|Selector6~161_combout\ : std_logic;
SIGNAL \DRAM|Selector6~162_combout\ : std_logic;
SIGNAL \DRAM|mem[115][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[123][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[91][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[83][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~156_combout\ : std_logic;
SIGNAL \DRAM|Selector6~157_combout\ : std_logic;
SIGNAL \DRAM|mem[127][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[127][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[119][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[95][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[87][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~163_combout\ : std_logic;
SIGNAL \DRAM|Selector6~164_combout\ : std_logic;
SIGNAL \DRAM|Selector6~165_combout\ : std_logic;
SIGNAL \DRAM|mem[109][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[105][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[97][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~125_combout\ : std_logic;
SIGNAL \DRAM|Selector6~126_combout\ : std_logic;
SIGNAL \DRAM|mem[89][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[81][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~127_combout\ : std_logic;
SIGNAL \DRAM|Selector6~128_combout\ : std_logic;
SIGNAL \DRAM|mem[73][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[65][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~129_combout\ : std_logic;
SIGNAL \DRAM|Selector6~130_combout\ : std_logic;
SIGNAL \DRAM|Selector6~131_combout\ : std_logic;
SIGNAL \DRAM|mem[125][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[121][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[113][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~132_combout\ : std_logic;
SIGNAL \DRAM|Selector6~133_combout\ : std_logic;
SIGNAL \DRAM|Selector6~134_combout\ : std_logic;
SIGNAL \DRAM|mem[100][0]~229_combout\ : std_logic;
SIGNAL \DRAM|mem[100][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[108][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[96][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~145_combout\ : std_logic;
SIGNAL \DRAM|Selector6~146_combout\ : std_logic;
SIGNAL \DRAM|mem[92][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[80][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~147_combout\ : std_logic;
SIGNAL \DRAM|Selector6~148_combout\ : std_logic;
SIGNAL \DRAM|mem[76][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[76][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[72][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[68][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[64][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~149_combout\ : std_logic;
SIGNAL \DRAM|Selector6~150_combout\ : std_logic;
SIGNAL \DRAM|Selector6~151_combout\ : std_logic;
SIGNAL \DRAM|Selector6~154_combout\ : std_logic;
SIGNAL \DRAM|mem[126][0]~207_combout\ : std_logic;
SIGNAL \DRAM|mem[126][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[118][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[114][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~142_combout\ : std_logic;
SIGNAL \DRAM|Selector6~143_combout\ : std_logic;
SIGNAL \DRAM|mem[74][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[70][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[66][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~139_combout\ : std_logic;
SIGNAL \DRAM|Selector6~140_combout\ : std_logic;
SIGNAL \DRAM|mem[94][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[86][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[82][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~137_combout\ : std_logic;
SIGNAL \DRAM|Selector6~138_combout\ : std_logic;
SIGNAL \DRAM|Selector6~141_combout\ : std_logic;
SIGNAL \DRAM|Selector6~144_combout\ : std_logic;
SIGNAL \DRAM|Selector6~155_combout\ : std_logic;
SIGNAL \DRAM|Selector6~166_combout\ : std_logic;
SIGNAL \DRAM|mem[208][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~117_combout\ : std_logic;
SIGNAL \DRAM|mem[216][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~118_combout\ : std_logic;
SIGNAL \DRAM|mem[217][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[213][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[209][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~115_combout\ : std_logic;
SIGNAL \DRAM|Selector6~116_combout\ : std_logic;
SIGNAL \DRAM|Selector6~119_combout\ : std_logic;
SIGNAL \DRAM|mem[223][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[219][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~121_combout\ : std_logic;
SIGNAL \DRAM|Selector6~122_combout\ : std_logic;
SIGNAL \DRAM|mem[183][0]~52_combout\ : std_logic;
SIGNAL \DRAM|mem[183][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[181][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[149][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~35_combout\ : std_logic;
SIGNAL \DRAM|Selector6~36_combout\ : std_logic;
SIGNAL \DRAM|mem[167][0]~50_combout\ : std_logic;
SIGNAL \DRAM|mem[167][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[133][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~30_combout\ : std_logic;
SIGNAL \DRAM|Selector6~31_combout\ : std_logic;
SIGNAL \DRAM|mem[166][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[166][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[164][0]~38_combout\ : std_logic;
SIGNAL \DRAM|mem[164][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[132][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~32_combout\ : std_logic;
SIGNAL \DRAM|Selector6~33_combout\ : std_logic;
SIGNAL \DRAM|Selector6~34_combout\ : std_logic;
SIGNAL \DRAM|mem[182][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[180][0]~40_combout\ : std_logic;
SIGNAL \DRAM|mem[180][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[150][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[148][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~28_combout\ : std_logic;
SIGNAL \DRAM|Selector6~29_combout\ : std_logic;
SIGNAL \DRAM|Selector6~37_combout\ : std_logic;
SIGNAL \DRAM|mem[175][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[174][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~66_combout\ : std_logic;
SIGNAL \DRAM|mem[191][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~67_combout\ : std_logic;
SIGNAL \DRAM|mem[156][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[157][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[141][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[140][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~63_combout\ : std_logic;
SIGNAL \DRAM|Selector6~64_combout\ : std_logic;
SIGNAL \DRAM|mem[158][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[158][0]~14_combout\ : std_logic;
SIGNAL \DRAM|mem[158][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[159][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[143][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[142][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~61_combout\ : std_logic;
SIGNAL \DRAM|Selector6~62_combout\ : std_logic;
SIGNAL \DRAM|Selector6~65_combout\ : std_logic;
SIGNAL \DRAM|Selector6~68_combout\ : std_logic;
SIGNAL \DRAM|mem[146][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[147][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[144][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~48_combout\ : std_logic;
SIGNAL \DRAM|Selector6~49_combout\ : std_logic;
SIGNAL \DRAM|mem[129][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[128][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~52_combout\ : std_logic;
SIGNAL \DRAM|Selector6~53_combout\ : std_logic;
SIGNAL \DRAM|mem[161][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[163][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[160][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~50_combout\ : std_logic;
SIGNAL \DRAM|Selector6~51_combout\ : std_logic;
SIGNAL \DRAM|Selector6~54_combout\ : std_logic;
SIGNAL \DRAM|mem[178][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[179][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[177][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[176][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~55_combout\ : std_logic;
SIGNAL \DRAM|Selector6~56_combout\ : std_logic;
SIGNAL \DRAM|Selector6~57_combout\ : std_logic;
SIGNAL \DRAM|mem[184][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[185][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[168][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~38_combout\ : std_logic;
SIGNAL \DRAM|Selector6~39_combout\ : std_logic;
SIGNAL \DRAM|mem[153][0]~22_combout\ : std_logic;
SIGNAL \DRAM|mem[153][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[136][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~42_combout\ : std_logic;
SIGNAL \DRAM|Selector6~43_combout\ : std_logic;
SIGNAL \DRAM|mem[155][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[138][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~40_combout\ : std_logic;
SIGNAL \DRAM|Selector6~41_combout\ : std_logic;
SIGNAL \DRAM|Selector6~44_combout\ : std_logic;
SIGNAL \DRAM|mem[186][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[186][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[187][0]~56_combout\ : std_logic;
SIGNAL \DRAM|mem[187][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[171][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[171][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[170][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~45_combout\ : std_logic;
SIGNAL \DRAM|Selector6~46_combout\ : std_logic;
SIGNAL \DRAM|Selector6~47_combout\ : std_logic;
SIGNAL \DRAM|Selector6~58_combout\ : std_logic;
SIGNAL \DRAM|Selector6~69_combout\ : std_logic;
SIGNAL \DRAM|mem~252_combout\ : std_logic;
SIGNAL \DRAM|mem[45][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[45][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[61][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~78_combout\ : std_logic;
SIGNAL \DRAM|mem~253_combout\ : std_logic;
SIGNAL \DRAM|mem[53][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[5][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[37][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~70_combout\ : std_logic;
SIGNAL \DRAM|Selector6~71_combout\ : std_logic;
SIGNAL \DRAM|mem[49][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[49][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[17][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[33][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[33][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[1][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~74_combout\ : std_logic;
SIGNAL \DRAM|Selector6~75_combout\ : std_logic;
SIGNAL \DRAM|mem[41][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[41][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[57][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[25][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[25][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[9][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~72_combout\ : std_logic;
SIGNAL \DRAM|Selector6~73_combout\ : std_logic;
SIGNAL \DRAM|Selector6~76_combout\ : std_logic;
SIGNAL \DRAM|Selector6~79_combout\ : std_logic;
SIGNAL \DRAM|mem[55][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[39][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[7][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~101_combout\ : std_logic;
SIGNAL \DRAM|Selector6~102_combout\ : std_logic;
SIGNAL \DRAM|mem[51][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[51][6]~171_combout\ : std_logic;
SIGNAL \DRAM|mem[51][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[19][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[3][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[35][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~105_combout\ : std_logic;
SIGNAL \DRAM|Selector6~106_combout\ : std_logic;
SIGNAL \DRAM|mem[59][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[59][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[43][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[11][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~103_combout\ : std_logic;
SIGNAL \DRAM|Selector6~104_combout\ : std_logic;
SIGNAL \DRAM|Selector6~107_combout\ : std_logic;
SIGNAL \DRAM|mem[63][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[47][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[15][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~108_combout\ : std_logic;
SIGNAL \DRAM|Selector6~109_combout\ : std_logic;
SIGNAL \DRAM|Selector6~110_combout\ : std_logic;
SIGNAL \DRAM|mem[42][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[42][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[58][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[26][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[10][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~80_combout\ : std_logic;
SIGNAL \DRAM|Selector6~81_combout\ : std_logic;
SIGNAL \DRAM|mem[50][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[50][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[18][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[2][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~84_combout\ : std_logic;
SIGNAL \DRAM|Selector6~85_combout\ : std_logic;
SIGNAL \DRAM|mem[54][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[38][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[6][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~82_combout\ : std_logic;
SIGNAL \DRAM|Selector6~83_combout\ : std_logic;
SIGNAL \DRAM|Selector6~86_combout\ : std_logic;
SIGNAL \DRAM|mem[46][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[62][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[30][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[14][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~87_combout\ : std_logic;
SIGNAL \DRAM|Selector6~88_combout\ : std_logic;
SIGNAL \DRAM|Selector6~89_combout\ : std_logic;
SIGNAL \DRAM|mem[56][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[40][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[8][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~90_combout\ : std_logic;
SIGNAL \DRAM|Selector6~91_combout\ : std_logic;
SIGNAL \DRAM|mem[60][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[44][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[12][7]~182_combout\ : std_logic;
SIGNAL \DRAM|mem[12][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~97_combout\ : std_logic;
SIGNAL \DRAM|Selector6~98_combout\ : std_logic;
SIGNAL \DRAM|mem[52][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[52][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[20][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~93_combout\ : std_logic;
SIGNAL \DRAM|mem[16][1]~regout\ : std_logic;
SIGNAL \DRAM|mem[0][1]~regout\ : std_logic;
SIGNAL \DRAM|Selector6~94_combout\ : std_logic;
SIGNAL \DRAM|Selector6~95_combout\ : std_logic;
SIGNAL \DRAM|Selector6~96_combout\ : std_logic;
SIGNAL \DRAM|Selector6~99_combout\ : std_logic;
SIGNAL \DRAM|Selector6~100_combout\ : std_logic;
SIGNAL \DRAM|Selector6~111_combout\ : std_logic;
SIGNAL \DRAM|Selector6~112_combout\ : std_logic;
SIGNAL \DRAM|Selector6~123_combout\ : std_logic;
SIGNAL \DRAM|Selector6~167_combout\ : std_logic;
SIGNAL \cpu0|mem_mux0|Data_C[1]~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_0|Q~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_3|Q[1]~feeder_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux6~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux6~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux6~4_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~7\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~9\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~10_combout\ : std_logic;
SIGNAL \cpu0|imm_mux0|new_Data_B[3]~8_combout\ : std_logic;
SIGNAL \cpu0|imm_mux0|new_Data_B[3]~9_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~19_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~20_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~22_combout\ : std_logic;
SIGNAL \DRAM|mem[109][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[97][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~135_combout\ : std_logic;
SIGNAL \DRAM|Selector4~136_combout\ : std_logic;
SIGNAL \DRAM|mem[77][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[65][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~139_combout\ : std_logic;
SIGNAL \DRAM|Selector4~140_combout\ : std_logic;
SIGNAL \DRAM|mem[93][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[81][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~137_combout\ : std_logic;
SIGNAL \DRAM|Selector4~138_combout\ : std_logic;
SIGNAL \DRAM|Selector4~141_combout\ : std_logic;
SIGNAL \DRAM|mem[121][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[125][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[113][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~142_combout\ : std_logic;
SIGNAL \DRAM|Selector4~143_combout\ : std_logic;
SIGNAL \DRAM|Selector4~144_combout\ : std_logic;
SIGNAL \DRAM|mem[120][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[112][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~152_combout\ : std_logic;
SIGNAL \DRAM|Selector4~153_combout\ : std_logic;
SIGNAL \DRAM|mem[104][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[96][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~145_combout\ : std_logic;
SIGNAL \DRAM|Selector4~146_combout\ : std_logic;
SIGNAL \DRAM|mem[84][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[80][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~147_combout\ : std_logic;
SIGNAL \DRAM|mem[92][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~148_combout\ : std_logic;
SIGNAL \DRAM|mem[72][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[72][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[76][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[68][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[68][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[64][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~149_combout\ : std_logic;
SIGNAL \DRAM|Selector4~150_combout\ : std_logic;
SIGNAL \DRAM|Selector4~151_combout\ : std_logic;
SIGNAL \DRAM|Selector4~154_combout\ : std_logic;
SIGNAL \DRAM|Selector4~155_combout\ : std_logic;
SIGNAL \DRAM|mem[110][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[78][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[70][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~127_combout\ : std_logic;
SIGNAL \DRAM|Selector4~128_combout\ : std_logic;
SIGNAL \DRAM|mem[98][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[74][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[74][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[66][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~129_combout\ : std_logic;
SIGNAL \DRAM|Selector4~130_combout\ : std_logic;
SIGNAL \DRAM|Selector4~131_combout\ : std_logic;
SIGNAL \DRAM|mem[126][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[126][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[118][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[86][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~132_combout\ : std_logic;
SIGNAL \DRAM|Selector4~133_combout\ : std_logic;
SIGNAL \DRAM|Selector4~134_combout\ : std_logic;
SIGNAL \DRAM|Selector4~166_combout\ : std_logic;
SIGNAL \DRAM|mem[217][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[213][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[209][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~113_combout\ : std_logic;
SIGNAL \DRAM|Selector4~114_combout\ : std_logic;
SIGNAL \DRAM|mem[220][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[212][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[208][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~117_combout\ : std_logic;
SIGNAL \DRAM|Selector4~118_combout\ : std_logic;
SIGNAL \DRAM|mem[214][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[222][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[210][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~115_combout\ : std_logic;
SIGNAL \DRAM|Selector4~116_combout\ : std_logic;
SIGNAL \DRAM|Selector4~119_combout\ : std_logic;
SIGNAL \DRAM|Selector4~122_combout\ : std_logic;
SIGNAL \DRAM|mem[245][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[247][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[244][0]~119_combout\ : std_logic;
SIGNAL \DRAM|mem[244][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~25_combout\ : std_logic;
SIGNAL \DRAM|Selector4~26_combout\ : std_logic;
SIGNAL \DRAM|mem[231][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[228][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~4_combout\ : std_logic;
SIGNAL \DRAM|Selector4~5_combout\ : std_logic;
SIGNAL \DRAM|mem[227][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[225][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[226][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[226][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[224][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~6_combout\ : std_logic;
SIGNAL \DRAM|Selector4~7_combout\ : std_logic;
SIGNAL \DRAM|Selector4~8_combout\ : std_logic;
SIGNAL \DRAM|mem[238][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[238][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[239][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~10_combout\ : std_logic;
SIGNAL \DRAM|mem[234][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[235][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[232][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~2_combout\ : std_logic;
SIGNAL \DRAM|Selector4~3_combout\ : std_logic;
SIGNAL \DRAM|Selector4~11_combout\ : std_logic;
SIGNAL \DRAM|mem[243][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[242][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[241][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[241][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[240][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~12_combout\ : std_logic;
SIGNAL \DRAM|Selector4~13_combout\ : std_logic;
SIGNAL \DRAM|mem[207][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[195][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~21_combout\ : std_logic;
SIGNAL \DRAM|Selector4~22_combout\ : std_logic;
SIGNAL \DRAM|mem[206][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[202][0]~102_combout\ : std_logic;
SIGNAL \DRAM|mem[202][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~15_combout\ : std_logic;
SIGNAL \DRAM|mem[204][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[192][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~18_combout\ : std_logic;
SIGNAL \DRAM|Selector4~19_combout\ : std_logic;
SIGNAL \DRAM|mem[197][0]~105_combout\ : std_logic;
SIGNAL \DRAM|mem[197][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[201][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[201][0]~108_combout\ : std_logic;
SIGNAL \DRAM|mem[201][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[193][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~16_combout\ : std_logic;
SIGNAL \DRAM|Selector4~17_combout\ : std_logic;
SIGNAL \DRAM|Selector4~20_combout\ : std_logic;
SIGNAL \DRAM|Selector4~23_combout\ : std_logic;
SIGNAL \DRAM|Selector4~24_combout\ : std_logic;
SIGNAL \DRAM|Selector4~27_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_3|Q[3]~feeder_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux12~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux12~3_combout\ : std_logic;
SIGNAL \DRAM|mem~256_combout\ : std_logic;
SIGNAL \DRAM|mem[21][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[29][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[17][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~70_combout\ : std_logic;
SIGNAL \DRAM|Selector4~71_combout\ : std_logic;
SIGNAL \DRAM|mem[13][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[9][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[1][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~74_combout\ : std_logic;
SIGNAL \DRAM|Selector4~75_combout\ : std_logic;
SIGNAL \DRAM|mem[41][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[33][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~72_combout\ : std_logic;
SIGNAL \DRAM|Selector4~73_combout\ : std_logic;
SIGNAL \DRAM|Selector4~76_combout\ : std_logic;
SIGNAL \DRAM|mem[53][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[49][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~77_combout\ : std_logic;
SIGNAL \DRAM|Selector4~78_combout\ : std_logic;
SIGNAL \DRAM|Selector4~79_combout\ : std_logic;
SIGNAL \DRAM|mem[44][3]~regout\ : std_logic;
SIGNAL \DRAM|mem~257_combout\ : std_logic;
SIGNAL \DRAM|mem[40][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[32][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~90_combout\ : std_logic;
SIGNAL \DRAM|Selector4~91_combout\ : std_logic;
SIGNAL \DRAM|mem[28][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[24][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[16][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~92_combout\ : std_logic;
SIGNAL \DRAM|Selector4~93_combout\ : std_logic;
SIGNAL \DRAM|mem[8][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[4][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[4][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[0][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~94_combout\ : std_logic;
SIGNAL \DRAM|Selector4~95_combout\ : std_logic;
SIGNAL \DRAM|Selector4~96_combout\ : std_logic;
SIGNAL \DRAM|mem[52][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[48][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~97_combout\ : std_logic;
SIGNAL \DRAM|Selector4~98_combout\ : std_logic;
SIGNAL \DRAM|Selector4~99_combout\ : std_logic;
SIGNAL \DRAM|mem[54][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[50][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~87_combout\ : std_logic;
SIGNAL \DRAM|Selector4~88_combout\ : std_logic;
SIGNAL \DRAM|mem[42][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[34][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~80_combout\ : std_logic;
SIGNAL \DRAM|Selector4~81_combout\ : std_logic;
SIGNAL \DRAM|mem[30][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[22][1]~128_combout\ : std_logic;
SIGNAL \DRAM|mem[22][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[18][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~82_combout\ : std_logic;
SIGNAL \DRAM|Selector4~83_combout\ : std_logic;
SIGNAL \DRAM|Selector4~86_combout\ : std_logic;
SIGNAL \DRAM|Selector4~89_combout\ : std_logic;
SIGNAL \DRAM|Selector4~100_combout\ : std_logic;
SIGNAL \DRAM|Selector4~111_combout\ : std_logic;
SIGNAL \DRAM|mem[179][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[177][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[176][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~55_combout\ : std_logic;
SIGNAL \DRAM|Selector4~56_combout\ : std_logic;
SIGNAL \DRAM|mem[163][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[160][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~48_combout\ : std_logic;
SIGNAL \DRAM|Selector4~49_combout\ : std_logic;
SIGNAL \DRAM|mem[128][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~52_combout\ : std_logic;
SIGNAL \DRAM|mem[130][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~53_combout\ : std_logic;
SIGNAL \DRAM|mem[147][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[146][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[145][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[145][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[144][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~50_combout\ : std_logic;
SIGNAL \DRAM|Selector4~51_combout\ : std_logic;
SIGNAL \DRAM|Selector4~54_combout\ : std_logic;
SIGNAL \DRAM|Selector4~57_combout\ : std_logic;
SIGNAL \DRAM|mem[169][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[171][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[170][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[168][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~38_combout\ : std_logic;
SIGNAL \DRAM|Selector4~39_combout\ : std_logic;
SIGNAL \DRAM|mem[155][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[152][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~40_combout\ : std_logic;
SIGNAL \DRAM|Selector4~41_combout\ : std_logic;
SIGNAL \DRAM|mem[139][0]~55_combout\ : std_logic;
SIGNAL \DRAM|mem[139][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[137][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[136][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~42_combout\ : std_logic;
SIGNAL \DRAM|Selector4~43_combout\ : std_logic;
SIGNAL \DRAM|Selector4~44_combout\ : std_logic;
SIGNAL \DRAM|mem[185][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[187][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[184][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~45_combout\ : std_logic;
SIGNAL \DRAM|Selector4~46_combout\ : std_logic;
SIGNAL \DRAM|Selector4~47_combout\ : std_logic;
SIGNAL \DRAM|Selector4~58_combout\ : std_logic;
SIGNAL \DRAM|mem[166][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[132][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~32_combout\ : std_logic;
SIGNAL \DRAM|Selector4~33_combout\ : std_logic;
SIGNAL \DRAM|mem[167][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[133][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~30_combout\ : std_logic;
SIGNAL \DRAM|Selector4~31_combout\ : std_logic;
SIGNAL \DRAM|Selector4~34_combout\ : std_logic;
SIGNAL \DRAM|mem[182][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[148][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~28_combout\ : std_logic;
SIGNAL \DRAM|Selector4~29_combout\ : std_logic;
SIGNAL \DRAM|Selector4~37_combout\ : std_logic;
SIGNAL \DRAM|mem[191][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[175][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[174][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~66_combout\ : std_logic;
SIGNAL \DRAM|Selector4~67_combout\ : std_logic;
SIGNAL \DRAM|mem[157][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[141][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[140][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~63_combout\ : std_logic;
SIGNAL \DRAM|Selector4~64_combout\ : std_logic;
SIGNAL \DRAM|mem[158][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[143][3]~regout\ : std_logic;
SIGNAL \DRAM|mem[142][3]~regout\ : std_logic;
SIGNAL \DRAM|Selector4~61_combout\ : std_logic;
SIGNAL \DRAM|Selector4~62_combout\ : std_logic;
SIGNAL \DRAM|Selector4~65_combout\ : std_logic;
SIGNAL \DRAM|Selector4~68_combout\ : std_logic;
SIGNAL \DRAM|Selector4~69_combout\ : std_logic;
SIGNAL \DRAM|Selector4~112_combout\ : std_logic;
SIGNAL \DRAM|Selector4~123_combout\ : std_logic;
SIGNAL \DRAM|Selector4~167_combout\ : std_logic;
SIGNAL \cpu0|mem_mux0|Data_C[3]~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_0|Q~4_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux4~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux4~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux4~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux4~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux4~4_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux5~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux5~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux5~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux5~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux5~4_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[2]~15_combout\ : std_logic;
SIGNAL \cpu0|alu0|mux_out0|Y[2]~16_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~29_combout\ : std_logic;
SIGNAL \DRAM|mem[109][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[76][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~160_combout\ : std_logic;
SIGNAL \DRAM|Selector5~161_combout\ : std_logic;
SIGNAL \DRAM|Selector5~162_combout\ : std_logic;
SIGNAL \DRAM|mem[127][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[127][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[126][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[94][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~163_combout\ : std_logic;
SIGNAL \DRAM|Selector5~164_combout\ : std_logic;
SIGNAL \DRAM|Selector5~165_combout\ : std_logic;
SIGNAL \DRAM|mem[107][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[106][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[105][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[105][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[104][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~127_combout\ : std_logic;
SIGNAL \DRAM|Selector5~128_combout\ : std_logic;
SIGNAL \DRAM|mem[74][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[75][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[72][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~129_combout\ : std_logic;
SIGNAL \DRAM|Selector5~130_combout\ : std_logic;
SIGNAL \DRAM|Selector5~131_combout\ : std_logic;
SIGNAL \DRAM|mem[89][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[91][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~126_combout\ : std_logic;
SIGNAL \DRAM|mem[121][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[121][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[123][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[122][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[120][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~132_combout\ : std_logic;
SIGNAL \DRAM|Selector5~133_combout\ : std_logic;
SIGNAL \DRAM|Selector5~134_combout\ : std_logic;
SIGNAL \DRAM|mem[101][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[103][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~142_combout\ : std_logic;
SIGNAL \DRAM|mem[117][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~143_combout\ : std_logic;
SIGNAL \DRAM|mem[118][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[116][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[100][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~135_combout\ : std_logic;
SIGNAL \DRAM|Selector5~136_combout\ : std_logic;
SIGNAL \DRAM|mem[86][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[70][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[68][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~139_combout\ : std_logic;
SIGNAL \DRAM|Selector5~140_combout\ : std_logic;
SIGNAL \DRAM|mem[85][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[69][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~137_combout\ : std_logic;
SIGNAL \DRAM|Selector5~138_combout\ : std_logic;
SIGNAL \DRAM|Selector5~141_combout\ : std_logic;
SIGNAL \DRAM|Selector5~144_combout\ : std_logic;
SIGNAL \DRAM|mem[97][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[96][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~145_combout\ : std_logic;
SIGNAL \DRAM|mem[99][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~146_combout\ : std_logic;
SIGNAL \DRAM|mem[67][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[66][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[64][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~149_combout\ : std_logic;
SIGNAL \DRAM|Selector5~150_combout\ : std_logic;
SIGNAL \DRAM|mem[83][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[80][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~147_combout\ : std_logic;
SIGNAL \DRAM|Selector5~148_combout\ : std_logic;
SIGNAL \DRAM|Selector5~151_combout\ : std_logic;
SIGNAL \DRAM|mem[115][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[112][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~152_combout\ : std_logic;
SIGNAL \DRAM|Selector5~153_combout\ : std_logic;
SIGNAL \DRAM|Selector5~154_combout\ : std_logic;
SIGNAL \DRAM|Selector5~155_combout\ : std_logic;
SIGNAL \DRAM|Selector5~166_combout\ : std_logic;
SIGNAL \DRAM|mem[183][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[135][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~33_combout\ : std_logic;
SIGNAL \DRAM|Selector5~34_combout\ : std_logic;
SIGNAL \DRAM|mem[187][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[139][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~35_combout\ : std_logic;
SIGNAL \DRAM|Selector5~36_combout\ : std_logic;
SIGNAL \DRAM|mem[179][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[147][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[147][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[131][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~37_combout\ : std_logic;
SIGNAL \DRAM|Selector5~38_combout\ : std_logic;
SIGNAL \DRAM|Selector5~39_combout\ : std_logic;
SIGNAL \DRAM|mem[191][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[143][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~40_combout\ : std_logic;
SIGNAL \DRAM|Selector5~41_combout\ : std_logic;
SIGNAL \DRAM|Selector5~42_combout\ : std_logic;
SIGNAL \DRAM|mem[189][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[181][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[177][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~19_combout\ : std_logic;
SIGNAL \DRAM|Selector5~20_combout\ : std_logic;
SIGNAL \DRAM|mem[141][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[141][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[133][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[129][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~16_combout\ : std_logic;
SIGNAL \DRAM|Selector5~17_combout\ : std_logic;
SIGNAL \DRAM|mem[153][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[145][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~14_combout\ : std_logic;
SIGNAL \DRAM|Selector5~15_combout\ : std_logic;
SIGNAL \DRAM|Selector5~18_combout\ : std_logic;
SIGNAL \DRAM|mem[173][0]~29_combout\ : std_logic;
SIGNAL \DRAM|mem[173][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[169][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[161][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~12_combout\ : std_logic;
SIGNAL \DRAM|Selector5~13_combout\ : std_logic;
SIGNAL \DRAM|Selector5~21_combout\ : std_logic;
SIGNAL \DRAM|mem[172][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[172][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[164][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[160][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~24_combout\ : std_logic;
SIGNAL \DRAM|Selector5~25_combout\ : std_logic;
SIGNAL \DRAM|mem[140][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[136][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[128][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~26_combout\ : std_logic;
SIGNAL \DRAM|Selector5~27_combout\ : std_logic;
SIGNAL \DRAM|Selector5~28_combout\ : std_logic;
SIGNAL \DRAM|mem[148][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[144][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~22_combout\ : std_logic;
SIGNAL \DRAM|Selector5~23_combout\ : std_logic;
SIGNAL \DRAM|mem[188][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[176][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~29_combout\ : std_logic;
SIGNAL \DRAM|Selector5~30_combout\ : std_logic;
SIGNAL \DRAM|Selector5~31_combout\ : std_logic;
SIGNAL \DRAM|Selector5~32_combout\ : std_logic;
SIGNAL \DRAM|Selector5~43_combout\ : std_logic;
SIGNAL \DRAM|mem[215][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[214][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[213][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[213][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[212][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~113_combout\ : std_logic;
SIGNAL \DRAM|Selector5~114_combout\ : std_logic;
SIGNAL \DRAM|mem[208][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~117_combout\ : std_logic;
SIGNAL \DRAM|mem[211][0]~79_combout\ : std_logic;
SIGNAL \DRAM|mem[211][2]~regout\ : std_logic;
SIGNAL \DRAM|mem[210][2]~regout\ : std_logic;
SIGNAL \DRAM|Selector5~118_combout\ : std_logic;
SIGNAL \DRAM|Selector5~119_combout\ : std_logic;
SIGNAL \DRAM|Selector5~122_combout\ : std_logic;
SIGNAL \DRAM|Selector5~123_combout\ : std_logic;
SIGNAL \DRAM|Selector5~124_combout\ : std_logic;
SIGNAL \DRAM|Selector5~167_combout\ : std_logic;
SIGNAL \cpu0|mem_mux0|Data_C[2]~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_0|Q~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux13~2_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux13~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux13~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux13~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux13~4_combout\ : std_logic;
SIGNAL \cpu0|alu0|muxBneg0|Out[2]~5_combout\ : std_logic;
SIGNAL \cpu0|alu0|adder0|inst0|Sum~8_combout\ : std_logic;
SIGNAL \cpu0|alu0|Equal1~3_combout\ : std_logic;
SIGNAL \cpu0|alu0|Equal1~2_combout\ : std_logic;
SIGNAL \cpu0|branch_mux0|Mux0~0_combout\ : std_logic;
SIGNAL \cpu0|branch_mux0|Mux0~1_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~12_combout\ : std_logic;
SIGNAL \cpu0|pc0|PC~5_combout\ : std_logic;
SIGNAL \IRAM|Mux1~3_combout\ : std_logic;
SIGNAL \IRAM|Mux1~4_combout\ : std_logic;
SIGNAL \IRAM|Mux1~5_combout\ : std_logic;
SIGNAL \IRAM|Mux1~2_combout\ : std_logic;
SIGNAL \IRAM|Mux1~8_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst0|Sum~1_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst1|Sum~0_combout\ : std_logic;
SIGNAL \cpu0|pc_mux0|NextPC[1]~1_combout\ : std_logic;
SIGNAL \cpu0|pc0|PC~3_combout\ : std_logic;
SIGNAL \cpu0|adder_plus2|inst2|Sum~0_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~2_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~4_combout\ : std_logic;
SIGNAL \cpu0|pc0|PC~6_combout\ : std_logic;
SIGNAL \IRAM|Mux14~1_combout\ : std_logic;
SIGNAL \IRAM|Mux14~0_combout\ : std_logic;
SIGNAL \IRAM|Mux14~2_combout\ : std_logic;
SIGNAL \cpu0|halt0|H~4_combout\ : std_logic;
SIGNAL \EN_L~combout\ : std_logic;
SIGNAL \cpu0|pc0|EN_L_curr~regout\ : std_logic;
SIGNAL \cpu0|halt0|H~2_combout\ : std_logic;
SIGNAL \IRAM|Mux13~3_combout\ : std_logic;
SIGNAL \IRAM|Mux13~4_combout\ : std_logic;
SIGNAL \IRAM|Mux13~0_combout\ : std_logic;
SIGNAL \IRAM|Mux13~2_combout\ : std_logic;
SIGNAL \IRAM|Mux13~5_combout\ : std_logic;
SIGNAL \IRAM|Mux13~6_combout\ : std_logic;
SIGNAL \IRAM|Mux13~7_combout\ : std_logic;
SIGNAL \cpu0|halt0|H~3_combout\ : std_logic;
SIGNAL \cpu0|pc0|PC~1_combout\ : std_logic;
SIGNAL \IRAM|Mux5~4_combout\ : std_logic;
SIGNAL \IRAM|Mux0~5_combout\ : std_logic;
SIGNAL \IRAM|Mux0~0_combout\ : std_logic;
SIGNAL \IRAM|Mux0~2_combout\ : std_logic;
SIGNAL \IRAM|Mux0~6_combout\ : std_logic;
SIGNAL \cpu0|decoder0|Decoder4~1_combout\ : std_logic;
SIGNAL \DRAM|mem[107][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[123][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[75][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~139_combout\ : std_logic;
SIGNAL \DRAM|Selector7~140_combout\ : std_logic;
SIGNAL \DRAM|mem[90][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[122][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[106][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[74][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~132_combout\ : std_logic;
SIGNAL \DRAM|Selector7~133_combout\ : std_logic;
SIGNAL \DRAM|mem[105][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[121][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[73][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~134_combout\ : std_logic;
SIGNAL \DRAM|Selector7~135_combout\ : std_logic;
SIGNAL \DRAM|mem[120][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[88][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[104][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[72][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~136_combout\ : std_logic;
SIGNAL \DRAM|Selector7~137_combout\ : std_logic;
SIGNAL \DRAM|Selector7~138_combout\ : std_logic;
SIGNAL \DRAM|Selector7~141_combout\ : std_logic;
SIGNAL \DRAM|mem[114][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[82][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[98][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[66][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~164_combout\ : std_logic;
SIGNAL \DRAM|Selector7~165_combout\ : std_logic;
SIGNAL \DRAM|Selector7~168_combout\ : std_logic;
SIGNAL \DRAM|mem[113][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[97][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[65][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~162_combout\ : std_logic;
SIGNAL \DRAM|Selector7~163_combout\ : std_logic;
SIGNAL \DRAM|Selector7~171_combout\ : std_logic;
SIGNAL \DRAM|mem[86][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[118][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[102][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[102][0]~225_combout\ : std_logic;
SIGNAL \DRAM|mem[102][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[70][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~154_combout\ : std_logic;
SIGNAL \DRAM|Selector7~155_combout\ : std_logic;
SIGNAL \DRAM|Selector7~158_combout\ : std_logic;
SIGNAL \DRAM|mem[103][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[119][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[71][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~159_combout\ : std_logic;
SIGNAL \DRAM|Selector7~160_combout\ : std_logic;
SIGNAL \DRAM|Selector7~161_combout\ : std_logic;
SIGNAL \DRAM|Selector7~172_combout\ : std_logic;
SIGNAL \DRAM|mem[124][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[108][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[76][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~146_combout\ : std_logic;
SIGNAL \DRAM|Selector7~147_combout\ : std_logic;
SIGNAL \DRAM|mem[125][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[93][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[77][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~144_combout\ : std_logic;
SIGNAL \DRAM|Selector7~145_combout\ : std_logic;
SIGNAL \DRAM|Selector7~148_combout\ : std_logic;
SIGNAL \DRAM|mem[94][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[78][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~142_combout\ : std_logic;
SIGNAL \DRAM|Selector7~143_combout\ : std_logic;
SIGNAL \DRAM|Selector7~151_combout\ : std_logic;
SIGNAL \DRAM|Selector7~173_combout\ : std_logic;
SIGNAL \DRAM|Selector7~174_combout\ : std_logic;
SIGNAL \DRAM|mem[214][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[210][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~50_combout\ : std_logic;
SIGNAL \DRAM|Selector7~51_combout\ : std_logic;
SIGNAL \DRAM|mem[217][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[221][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[213][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[209][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~52_combout\ : std_logic;
SIGNAL \DRAM|Selector7~53_combout\ : std_logic;
SIGNAL \DRAM|mem[208][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~54_combout\ : std_logic;
SIGNAL \DRAM|mem[220][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~55_combout\ : std_logic;
SIGNAL \DRAM|Selector7~56_combout\ : std_logic;
SIGNAL \DRAM|mem[223][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[215][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[211][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~57_combout\ : std_logic;
SIGNAL \DRAM|Selector7~58_combout\ : std_logic;
SIGNAL \DRAM|Selector7~59_combout\ : std_logic;
SIGNAL \DRAM|mem[246][0]~117_combout\ : std_logic;
SIGNAL \DRAM|mem[246][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[245][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[244][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~84_combout\ : std_logic;
SIGNAL \DRAM|Selector7~85_combout\ : std_logic;
SIGNAL \DRAM|mem[237][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[233][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[229][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[229][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[225][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~60_combout\ : std_logic;
SIGNAL \DRAM|Selector7~61_combout\ : std_logic;
SIGNAL \DRAM|mem[235][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[231][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[231][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[227][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~67_combout\ : std_logic;
SIGNAL \DRAM|Selector7~68_combout\ : std_logic;
SIGNAL \DRAM|mem[228][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[228][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[236][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[224][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~64_combout\ : std_logic;
SIGNAL \DRAM|Selector7~65_combout\ : std_logic;
SIGNAL \DRAM|Selector7~66_combout\ : std_logic;
SIGNAL \DRAM|Selector7~69_combout\ : std_logic;
SIGNAL \DRAM|mem[243][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[241][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[241][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[240][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~71_combout\ : std_logic;
SIGNAL \DRAM|Selector7~72_combout\ : std_logic;
SIGNAL \DRAM|mem[198][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[202][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[194][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~73_combout\ : std_logic;
SIGNAL \DRAM|Selector7~74_combout\ : std_logic;
SIGNAL \DRAM|mem[193][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[201][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~75_combout\ : std_logic;
SIGNAL \DRAM|Selector7~76_combout\ : std_logic;
SIGNAL \DRAM|Selector7~79_combout\ : std_logic;
SIGNAL \DRAM|Selector7~82_combout\ : std_logic;
SIGNAL \DRAM|Selector7~83_combout\ : std_logic;
SIGNAL \DRAM|Selector7~86_combout\ : std_logic;
SIGNAL \DRAM|Selector7~87_combout\ : std_logic;
SIGNAL \DRAM|mem~124_combout\ : std_logic;
SIGNAL \DRAM|mem[47][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[15][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~127_combout\ : std_logic;
SIGNAL \DRAM|Selector7~128_combout\ : std_logic;
SIGNAL \DRAM|mem~121_combout\ : std_logic;
SIGNAL \DRAM|mem[28][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[12][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~124_combout\ : std_logic;
SIGNAL \DRAM|Selector7~125_combout\ : std_logic;
SIGNAL \DRAM|mem[61][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[29][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[29][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[13][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~122_combout\ : std_logic;
SIGNAL \DRAM|Selector7~123_combout\ : std_logic;
SIGNAL \DRAM|Selector7~126_combout\ : std_logic;
SIGNAL \DRAM|mem[62][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[62][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[30][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[46][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[14][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~120_combout\ : std_logic;
SIGNAL \DRAM|Selector7~121_combout\ : std_logic;
SIGNAL \DRAM|Selector7~129_combout\ : std_logic;
SIGNAL \DRAM|mem[33][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[17][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[17][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[1][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~109_combout\ : std_logic;
SIGNAL \DRAM|Selector7~110_combout\ : std_logic;
SIGNAL \DRAM|mem[18][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[50][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~112_combout\ : std_logic;
SIGNAL \DRAM|Selector7~115_combout\ : std_logic;
SIGNAL \DRAM|Selector7~118_combout\ : std_logic;
SIGNAL \DRAM|mem[56][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[56][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[24][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[8][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~103_combout\ : std_logic;
SIGNAL \DRAM|Selector7~104_combout\ : std_logic;
SIGNAL \DRAM|mem[41][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[41][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[9][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[57][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[25][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~101_combout\ : std_logic;
SIGNAL \DRAM|Selector7~102_combout\ : std_logic;
SIGNAL \DRAM|Selector7~105_combout\ : std_logic;
SIGNAL \DRAM|mem[11][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~106_combout\ : std_logic;
SIGNAL \DRAM|mem[59][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~107_combout\ : std_logic;
SIGNAL \DRAM|Selector7~108_combout\ : std_logic;
SIGNAL \DRAM|Selector7~119_combout\ : std_logic;
SIGNAL \DRAM|mem[52][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[4][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~93_combout\ : std_logic;
SIGNAL \DRAM|Selector7~94_combout\ : std_logic;
SIGNAL \DRAM|Selector7~95_combout\ : std_logic;
SIGNAL \DRAM|mem[37][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[53][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[5][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[21][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~89_combout\ : std_logic;
SIGNAL \DRAM|Selector7~90_combout\ : std_logic;
SIGNAL \DRAM|Selector7~98_combout\ : std_logic;
SIGNAL \DRAM|Selector7~130_combout\ : std_logic;
SIGNAL \DRAM|Selector7~131_combout\ : std_logic;
SIGNAL \DRAM|mem[170][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[154][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[154][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[138][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~7_combout\ : std_logic;
SIGNAL \DRAM|Selector7~8_combout\ : std_logic;
SIGNAL \DRAM|mem[182][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[150][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[134][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~9_combout\ : std_logic;
SIGNAL \DRAM|Selector7~10_combout\ : std_logic;
SIGNAL \DRAM|mem[178][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[162][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[130][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~11_combout\ : std_logic;
SIGNAL \DRAM|Selector7~12_combout\ : std_logic;
SIGNAL \DRAM|Selector7~13_combout\ : std_logic;
SIGNAL \DRAM|mem[174][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[142][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~14_combout\ : std_logic;
SIGNAL \DRAM|Selector7~15_combout\ : std_logic;
SIGNAL \DRAM|Selector7~16_combout\ : std_logic;
SIGNAL \DRAM|mem[184][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[136][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~27_combout\ : std_logic;
SIGNAL \DRAM|Selector7~28_combout\ : std_logic;
SIGNAL \DRAM|mem[176][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[144][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[160][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[160][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[128][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~31_combout\ : std_logic;
SIGNAL \DRAM|Selector7~32_combout\ : std_logic;
SIGNAL \DRAM|mem[180][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[132][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~29_combout\ : std_logic;
SIGNAL \DRAM|Selector7~30_combout\ : std_logic;
SIGNAL \DRAM|Selector7~33_combout\ : std_logic;
SIGNAL \DRAM|Selector7~36_combout\ : std_logic;
SIGNAL \DRAM|mem[137][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~19_combout\ : std_logic;
SIGNAL \DRAM|mem[185][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[169][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~20_combout\ : std_logic;
SIGNAL \DRAM|mem[145][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[145][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[177][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[161][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[129][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~21_combout\ : std_logic;
SIGNAL \DRAM|Selector7~22_combout\ : std_logic;
SIGNAL \DRAM|Selector7~23_combout\ : std_logic;
SIGNAL \DRAM|mem[181][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[165][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|mem[165][0]~regout\ : std_logic;
SIGNAL \DRAM|mem[133][0]~regout\ : std_logic;
SIGNAL \DRAM|Selector7~17_combout\ : std_logic;
SIGNAL \DRAM|Selector7~18_combout\ : std_logic;
SIGNAL \DRAM|Selector7~26_combout\ : std_logic;
SIGNAL \DRAM|Selector7~37_combout\ : std_logic;
SIGNAL \DRAM|Selector7~48_combout\ : std_logic;
SIGNAL \DRAM|Selector7~88_combout\ : std_logic;
SIGNAL \DRAM|Selector7~175_combout\ : std_logic;
SIGNAL \cpu0|mem_mux0|Data_C[0]~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_0|Q~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|reg_7|Q[0]~feeder_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux7~0_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux7~1_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux7~3_combout\ : std_logic;
SIGNAL \cpu0|rf0|Mux7~4_combout\ : std_logic;
SIGNAL \cpu0|mem_mux0|Data_C[4]~4_combout\ : std_logic;
SIGNAL \DRAM|Selector7~178_combout\ : std_logic;
SIGNAL \DRAM|Selector6~168_combout\ : std_logic;
SIGNAL \DRAM|Selector5~168_combout\ : std_logic;
SIGNAL \DRAM|Selector4~168_combout\ : std_logic;
SIGNAL \DRAM|Selector3~168_combout\ : std_logic;
SIGNAL \DRAM|Selector2~168_combout\ : std_logic;
SIGNAL \DRAM|Selector1~168_combout\ : std_logic;
SIGNAL \DRAM|Selector0~168_combout\ : std_logic;
SIGNAL \DRAM|MW_IO~1_combout\ : std_logic;
SIGNAL \DRAM|Decoder0~0_combout\ : std_logic;
SIGNAL \DRAM|WideOr0~0_combout\ : std_logic;
SIGNAL \DRAM|WideOr2~1_combout\ : std_logic;
SIGNAL \DRAM|Decoder0~1_combout\ : std_logic;
SIGNAL \DRAM|IOreg[4][2]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[4][1]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[4][3]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[4][0]~regout\ : std_logic;
SIGNAL \lowerIOE|WideOr6~0_combout\ : std_logic;
SIGNAL \lowerIOE|WideOr5~0_combout\ : std_logic;
SIGNAL \lowerIOE|WideOr4~0_combout\ : std_logic;
SIGNAL \lowerIOE|WideOr3~0_combout\ : std_logic;
SIGNAL \lowerIOE|WideOr2~0_combout\ : std_logic;
SIGNAL \lowerIOE|WideOr1~0_combout\ : std_logic;
SIGNAL \lowerIOE|WideOr0~0_combout\ : std_logic;
SIGNAL \DRAM|IOreg[4][5]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[4][4]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[4][6]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[4][7]~regout\ : std_logic;
SIGNAL \upperIOE|WideOr6~0_combout\ : std_logic;
SIGNAL \upperIOE|WideOr5~0_combout\ : std_logic;
SIGNAL \upperIOE|WideOr4~0_combout\ : std_logic;
SIGNAL \upperIOE|WideOr3~0_combout\ : std_logic;
SIGNAL \upperIOE|WideOr2~0_combout\ : std_logic;
SIGNAL \upperIOE|WideOr1~0_combout\ : std_logic;
SIGNAL \upperIOE|WideOr0~0_combout\ : std_logic;
SIGNAL \DRAM|Decoder0~2_combout\ : std_logic;
SIGNAL \DRAM|IOreg[5][1]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[5][2]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[5][0]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[5][3]~regout\ : std_logic;
SIGNAL \lowerIOF|WideOr6~0_combout\ : std_logic;
SIGNAL \lowerIOF|WideOr5~0_combout\ : std_logic;
SIGNAL \lowerIOF|WideOr4~0_combout\ : std_logic;
SIGNAL \lowerIOF|WideOr3~0_combout\ : std_logic;
SIGNAL \lowerIOF|WideOr2~0_combout\ : std_logic;
SIGNAL \lowerIOF|WideOr1~0_combout\ : std_logic;
SIGNAL \lowerIOF|WideOr0~0_combout\ : std_logic;
SIGNAL \DRAM|IOreg[5][7]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[5][4]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[5][5]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[5][6]~regout\ : std_logic;
SIGNAL \upperIOF|WideOr6~0_combout\ : std_logic;
SIGNAL \upperIOF|WideOr5~0_combout\ : std_logic;
SIGNAL \upperIOF|WideOr4~0_combout\ : std_logic;
SIGNAL \upperIOF|WideOr3~0_combout\ : std_logic;
SIGNAL \upperIOF|WideOr2~0_combout\ : std_logic;
SIGNAL \upperIOF|WideOr1~0_combout\ : std_logic;
SIGNAL \upperIOF|WideOr0~0_combout\ : std_logic;
SIGNAL \DRAM|Decoder0~3_combout\ : std_logic;
SIGNAL \DRAM|IOreg[6][3]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[6][1]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[6][0]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[6][2]~regout\ : std_logic;
SIGNAL \lowerIOG|WideOr6~0_combout\ : std_logic;
SIGNAL \lowerIOG|WideOr5~0_combout\ : std_logic;
SIGNAL \lowerIOG|WideOr4~0_combout\ : std_logic;
SIGNAL \lowerIOG|WideOr3~0_combout\ : std_logic;
SIGNAL \lowerIOG|WideOr2~0_combout\ : std_logic;
SIGNAL \lowerIOG|WideOr1~0_combout\ : std_logic;
SIGNAL \lowerIOG|WideOr0~0_combout\ : std_logic;
SIGNAL \DRAM|IOreg[6][6]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[6][4]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[6][7]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[6][5]~regout\ : std_logic;
SIGNAL \upperIOG|WideOr6~0_combout\ : std_logic;
SIGNAL \upperIOG|WideOr5~0_combout\ : std_logic;
SIGNAL \upperIOG|WideOr4~0_combout\ : std_logic;
SIGNAL \upperIOG|WideOr3~0_combout\ : std_logic;
SIGNAL \upperIOG|WideOr2~0_combout\ : std_logic;
SIGNAL \upperIOG|WideOr1~0_combout\ : std_logic;
SIGNAL \upperIOG|WideOr0~0_combout\ : std_logic;
SIGNAL \DRAM|Decoder0~4_combout\ : std_logic;
SIGNAL \DRAM|IOreg[7][3]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[7][2]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[7][1]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[7][0]~regout\ : std_logic;
SIGNAL \lowerIOH|WideOr6~0_combout\ : std_logic;
SIGNAL \lowerIOH|WideOr5~0_combout\ : std_logic;
SIGNAL \lowerIOH|WideOr4~0_combout\ : std_logic;
SIGNAL \lowerIOH|WideOr3~0_combout\ : std_logic;
SIGNAL \lowerIOH|WideOr2~0_combout\ : std_logic;
SIGNAL \lowerIOH|WideOr1~0_combout\ : std_logic;
SIGNAL \lowerIOH|WideOr0~0_combout\ : std_logic;
SIGNAL \DRAM|IOreg[7][7]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[7][6]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[7][4]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[7][5]~regout\ : std_logic;
SIGNAL \upperIOH|WideOr6~0_combout\ : std_logic;
SIGNAL \upperIOH|WideOr5~0_combout\ : std_logic;
SIGNAL \upperIOH|WideOr4~0_combout\ : std_logic;
SIGNAL \upperIOH|WideOr3~0_combout\ : std_logic;
SIGNAL \upperIOH|WideOr2~0_combout\ : std_logic;
SIGNAL \upperIOH|WideOr1~0_combout\ : std_logic;
SIGNAL \upperIOH|WideOr0~0_combout\ : std_logic;
SIGNAL \b2v_inst|VAR_CLK~clkctrl_outclk\ : std_logic;
SIGNAL \DRAM|IOreg[3][0]~feeder_combout\ : std_logic;
SIGNAL \DRAM|Decoder0~5_combout\ : std_logic;
SIGNAL \DRAM|IOreg[3][0]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[3][1]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[3][2]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[3][3]~feeder_combout\ : std_logic;
SIGNAL \DRAM|IOreg[3][3]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[3][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|IOreg[3][4]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[3][5]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[3][6]~feeder_combout\ : std_logic;
SIGNAL \DRAM|IOreg[3][6]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[3][7]~regout\ : std_logic;
SIGNAL \DRAM|Decoder0~6_combout\ : std_logic;
SIGNAL \DRAM|IOreg[2][0]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[2][1]~feeder_combout\ : std_logic;
SIGNAL \DRAM|IOreg[2][1]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[2][2]~feeder_combout\ : std_logic;
SIGNAL \DRAM|IOreg[2][2]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[2][3]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[2][4]~feeder_combout\ : std_logic;
SIGNAL \DRAM|IOreg[2][4]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[2][5]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[2][6]~regout\ : std_logic;
SIGNAL \DRAM|IOreg[2][7]~feeder_combout\ : std_logic;
SIGNAL \DRAM|IOreg[2][7]~regout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst0|Sum~0_combout\ : std_logic;
SIGNAL \cpu0|pc0|PC~7_combout\ : std_logic;
SIGNAL \cpu0|pc_mux0|NextPC[0]~0_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~5_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~6_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~8_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~9_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~13_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~14_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~16_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~17_combout\ : std_logic;
SIGNAL \cpu0|adder_plus2|inst6|Sum~0_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~20_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~21_combout\ : std_logic;
SIGNAL \cpu0|adder_branch|inst2|Sum~25_combout\ : std_logic;
SIGNAL \IOA~combout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \IOB~combout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu0|rf0|reg_0|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu0|pc0|PC\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst|counter_1MHz|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|counter_10MHz|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu0|rf0|reg_7|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu0|rf0|reg_6|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu0|rf0|reg_5|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu0|rf0|reg_4|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu0|rf0|reg_3|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu0|rf0|reg_2|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu0|rf0|reg_1|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst|counter_1Hz|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|counter_10Hz|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|counter_100Hz|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|counter_1kHz|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|counter_10kHz|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|counter_100kHz|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \lowerIOE|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \upperIOE|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \lowerIOF|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \upperIOF|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \lowerIOG|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \upperIOG|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \lowerIOH|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \upperIOH|ALT_INV_WideOr0~0_combout\ : std_logic;

BEGIN

VAR_CLK <= ww_VAR_CLK;
DataA <= ww_DataA;
DataB <= ww_DataB;
DataC <= ww_DataC;
DataD <= ww_DataD;
Din <= ww_Din;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
Iin <= ww_Iin;
IOE <= ww_IOE;
IOF <= ww_IOF;
IOG <= ww_IOG;
IOH <= ww_IOH;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
NextPC <= ww_NextPC;
PC <= ww_PC;
ww_CLK_50 <= CLK_50;
ww_CLK_SEL <= CLK_SEL;
ww_RESET <= RESET;
ww_IOA <= IOA;
ww_IOB <= IOB;
ww_EN_L <= EN_L;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\b2v_inst|VAR_CLK~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \b2v_inst|VAR_CLK~regout\);

\CLK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLK_50~combout\);
\lowerIOE|ALT_INV_WideOr0~0_combout\ <= NOT \lowerIOE|WideOr0~0_combout\;
\upperIOE|ALT_INV_WideOr0~0_combout\ <= NOT \upperIOE|WideOr0~0_combout\;
\lowerIOF|ALT_INV_WideOr0~0_combout\ <= NOT \lowerIOF|WideOr0~0_combout\;
\upperIOF|ALT_INV_WideOr0~0_combout\ <= NOT \upperIOF|WideOr0~0_combout\;
\lowerIOG|ALT_INV_WideOr0~0_combout\ <= NOT \lowerIOG|WideOr0~0_combout\;
\upperIOG|ALT_INV_WideOr0~0_combout\ <= NOT \upperIOG|WideOr0~0_combout\;
\lowerIOH|ALT_INV_WideOr0~0_combout\ <= NOT \lowerIOH|WideOr0~0_combout\;
\upperIOH|ALT_INV_WideOr0~0_combout\ <= NOT \upperIOH|WideOr0~0_combout\;

-- Location: LCCOMB_X29_Y27_N16
\cpu0|adder_branch|inst2|Sum~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~18_combout\ = (\cpu0|adder_plus2|inst6|Sum~0_combout\ & ((\cpu0|decoder0|OFF[5]~3_combout\ & (\cpu0|adder_branch|inst2|Sum~15\ & VCC)) # (!\cpu0|decoder0|OFF[5]~3_combout\ & (!\cpu0|adder_branch|inst2|Sum~15\)))) # 
-- (!\cpu0|adder_plus2|inst6|Sum~0_combout\ & ((\cpu0|decoder0|OFF[5]~3_combout\ & (!\cpu0|adder_branch|inst2|Sum~15\)) # (!\cpu0|decoder0|OFF[5]~3_combout\ & ((\cpu0|adder_branch|inst2|Sum~15\) # (GND)))))
-- \cpu0|adder_branch|inst2|Sum~19\ = CARRY((\cpu0|adder_plus2|inst6|Sum~0_combout\ & (!\cpu0|decoder0|OFF[5]~3_combout\ & !\cpu0|adder_branch|inst2|Sum~15\)) # (!\cpu0|adder_plus2|inst6|Sum~0_combout\ & ((!\cpu0|adder_branch|inst2|Sum~15\) # 
-- (!\cpu0|decoder0|OFF[5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|adder_plus2|inst6|Sum~0_combout\,
	datab => \cpu0|decoder0|OFF[5]~3_combout\,
	datad => VCC,
	cin => \cpu0|adder_branch|inst2|Sum~15\,
	combout => \cpu0|adder_branch|inst2|Sum~18_combout\,
	cout => \cpu0|adder_branch|inst2|Sum~19\);

-- Location: LCCOMB_X27_Y23_N6
\IRAM|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux6~3_combout\ = (\cpu0|pc0|PC\(3) & (!\cpu0|pc0|PC\(4) & ((\cpu0|pc0|PC\(5)) # (\cpu0|pc0|PC\(1))))) # (!\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(4) & (\cpu0|pc0|PC\(5) $ (!\cpu0|pc0|PC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux6~3_combout\);

-- Location: LCCOMB_X28_Y24_N12
\IRAM|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux5~3_combout\ = (\cpu0|pc0|PC\(5) & (\cpu0|pc0|PC\(2) $ (((!\cpu0|pc0|PC\(3)))))) # (!\cpu0|pc0|PC\(5) & ((\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(2))) # (!\cpu0|pc0|PC\(1) & ((\cpu0|pc0|PC\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(1),
	datac => \cpu0|pc0|PC\(5),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux5~3_combout\);

-- Location: LCFF_X30_Y25_N11
\cpu0|rf0|reg_0|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~0_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_0|Q[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_0|Q\(0));

-- Location: LCCOMB_X30_Y24_N20
\cpu0|rf0|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux7~2_combout\ = (\IRAM|Mux6~6_combout\ & ((\cpu0|rf0|reg_1|Q\(0)) # ((\IRAM|Mux5~8_combout\)))) # (!\IRAM|Mux6~6_combout\ & (((\cpu0|rf0|reg_0|Q\(0) & !\IRAM|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_1|Q\(0),
	datab => \IRAM|Mux6~6_combout\,
	datac => \cpu0|rf0|reg_0|Q\(0),
	datad => \IRAM|Mux5~8_combout\,
	combout => \cpu0|rf0|Mux7~2_combout\);

-- Location: LCFF_X29_Y24_N3
\cpu0|rf0|reg_5|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~2_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_5|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_5|Q\(1));

-- Location: LCCOMB_X30_Y24_N0
\cpu0|rf0|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux6~0_combout\ = (\IRAM|Mux6~6_combout\ & ((\cpu0|rf0|reg_7|Q\(1)) # ((!\IRAM|Mux5~8_combout\)))) # (!\IRAM|Mux6~6_combout\ & (((\cpu0|rf0|reg_6|Q\(1) & \IRAM|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux6~6_combout\,
	datab => \cpu0|rf0|reg_7|Q\(1),
	datac => \cpu0|rf0|reg_6|Q\(1),
	datad => \IRAM|Mux5~8_combout\,
	combout => \cpu0|rf0|Mux6~0_combout\);

-- Location: LCCOMB_X29_Y24_N20
\cpu0|rf0|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux6~1_combout\ = (\cpu0|rf0|Mux6~0_combout\ & (((\cpu0|rf0|reg_5|Q\(1)) # (\IRAM|Mux5~8_combout\)))) # (!\cpu0|rf0|Mux6~0_combout\ & (\cpu0|rf0|reg_4|Q\(1) & ((!\IRAM|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_4|Q\(1),
	datab => \cpu0|rf0|reg_5|Q\(1),
	datac => \cpu0|rf0|Mux6~0_combout\,
	datad => \IRAM|Mux5~8_combout\,
	combout => \cpu0|rf0|Mux6~1_combout\);

-- Location: LCFF_X31_Y22_N3
\cpu0|rf0|reg_1|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~3_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_1|Q[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_1|Q\(2));

-- Location: LCFF_X31_Y22_N21
\cpu0|rf0|reg_5|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_0|Q~4_combout\,
	ena => \cpu0|rf0|reg_5|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_5|Q\(3));

-- Location: LCFF_X29_Y25_N21
\cpu0|rf0|reg_1|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~4_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_1|Q[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_1|Q\(3));

-- Location: LCFF_X29_Y25_N11
\cpu0|rf0|reg_1|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~6_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_1|Q[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_1|Q\(4));

-- Location: LCCOMB_X29_Y25_N22
\cpu0|rf0|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux3~2_combout\ = (\IRAM|Mux5~8_combout\ & (((\IRAM|Mux6~6_combout\)))) # (!\IRAM|Mux5~8_combout\ & ((\IRAM|Mux6~6_combout\ & ((\cpu0|rf0|reg_1|Q\(4)))) # (!\IRAM|Mux6~6_combout\ & (\cpu0|rf0|reg_0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_0|Q\(4),
	datab => \IRAM|Mux5~8_combout\,
	datac => \IRAM|Mux6~6_combout\,
	datad => \cpu0|rf0|reg_1|Q\(4),
	combout => \cpu0|rf0|Mux3~2_combout\);

-- Location: LCFF_X28_Y22_N25
\cpu0|rf0|reg_4|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~8_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_4|Q[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_4|Q\(6));

-- Location: LCCOMB_X28_Y22_N24
\cpu0|rf0|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux1~0_combout\ = (\IRAM|Mux5~8_combout\ & ((\cpu0|rf0|reg_6|Q\(6)) # ((\IRAM|Mux6~6_combout\)))) # (!\IRAM|Mux5~8_combout\ & (((\cpu0|rf0|reg_4|Q\(6) & !\IRAM|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux5~8_combout\,
	datab => \cpu0|rf0|reg_6|Q\(6),
	datac => \cpu0|rf0|reg_4|Q\(6),
	datad => \IRAM|Mux6~6_combout\,
	combout => \cpu0|rf0|Mux1~0_combout\);

-- Location: LCCOMB_X27_Y22_N0
\cpu0|rf0|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux1~1_combout\ = (\IRAM|Mux6~6_combout\ & ((\cpu0|rf0|Mux1~0_combout\ & (\cpu0|rf0|reg_7|Q\(6))) # (!\cpu0|rf0|Mux1~0_combout\ & ((\cpu0|rf0|reg_5|Q\(6)))))) # (!\IRAM|Mux6~6_combout\ & (((\cpu0|rf0|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux6~6_combout\,
	datab => \cpu0|rf0|reg_7|Q\(6),
	datac => \cpu0|rf0|reg_5|Q\(6),
	datad => \cpu0|rf0|Mux1~0_combout\,
	combout => \cpu0|rf0|Mux1~1_combout\);

-- Location: LCFF_X27_Y22_N11
\cpu0|rf0|reg_1|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_0|Q~8_combout\,
	ena => \cpu0|rf0|reg_1|Q[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_1|Q\(6));

-- Location: LCCOMB_X29_Y25_N28
\cpu0|rf0|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux1~2_combout\ = (\IRAM|Mux5~8_combout\ & (((\IRAM|Mux6~6_combout\)))) # (!\IRAM|Mux5~8_combout\ & ((\IRAM|Mux6~6_combout\ & (\cpu0|rf0|reg_1|Q\(6))) # (!\IRAM|Mux6~6_combout\ & ((\cpu0|rf0|reg_0|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_1|Q\(6),
	datab => \IRAM|Mux5~8_combout\,
	datac => \cpu0|rf0|reg_0|Q\(6),
	datad => \IRAM|Mux6~6_combout\,
	combout => \cpu0|rf0|Mux1~2_combout\);

-- Location: LCFF_X29_Y27_N1
\cpu0|rf0|reg_6|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~9_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_6|Q[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_6|Q\(7));

-- Location: LCCOMB_X29_Y27_N20
\cpu0|rf0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux0~0_combout\ = (\IRAM|Mux5~8_combout\ & ((\cpu0|rf0|reg_6|Q\(7)) # ((\IRAM|Mux6~6_combout\)))) # (!\IRAM|Mux5~8_combout\ & (((!\IRAM|Mux6~6_combout\ & \cpu0|rf0|reg_4|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_6|Q\(7),
	datab => \IRAM|Mux5~8_combout\,
	datac => \IRAM|Mux6~6_combout\,
	datad => \cpu0|rf0|reg_4|Q\(7),
	combout => \cpu0|rf0|Mux0~0_combout\);

-- Location: LCFF_X29_Y24_N7
\cpu0|rf0|reg_3|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_0|Q~9_combout\,
	ena => \cpu0|rf0|reg_3|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_3|Q\(7));

-- Location: LCCOMB_X28_Y23_N8
\IRAM|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux0~1_combout\ = (\cpu0|pc0|PC\(3) & ((\cpu0|pc0|PC\(1)) # ((!\cpu0|pc0|PC\(5) & \cpu0|pc0|PC\(2))))) # (!\cpu0|pc0|PC\(3) & ((\cpu0|pc0|PC\(1) & ((!\cpu0|pc0|PC\(2)))) # (!\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(2),
	combout => \IRAM|Mux0~1_combout\);

-- Location: LCCOMB_X28_Y23_N18
\IRAM|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux0~3_combout\ = (\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(5) & ((\cpu0|pc0|PC\(1)) # (\cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(2),
	combout => \IRAM|Mux0~3_combout\);

-- Location: LCCOMB_X29_Y23_N6
\IRAM|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux0~4_combout\ = (!\cpu0|pc0|PC\(7) & (\cpu0|pc0|PC\(4) & (!\cpu0|pc0|PC\(6) & \IRAM|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(7),
	datab => \cpu0|pc0|PC\(4),
	datac => \cpu0|pc0|PC\(6),
	datad => \IRAM|Mux0~3_combout\,
	combout => \IRAM|Mux0~4_combout\);

-- Location: LCCOMB_X27_Y24_N18
\IRAM|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux8~5_combout\ = (\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(1) $ (((\cpu0|pc0|PC\(4)) # (!\cpu0|pc0|PC\(3)))))) # (!\cpu0|pc0|PC\(2) & ((\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(4))) # (!\cpu0|pc0|PC\(1) & ((!\cpu0|pc0|PC\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux8~5_combout\);

-- Location: LCCOMB_X27_Y24_N4
\IRAM|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux8~6_combout\ = \cpu0|pc0|PC\(6) $ (((\cpu0|pc0|PC\(4) & !\cpu0|pc0|PC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|pc0|PC\(6),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux8~6_combout\);

-- Location: LCCOMB_X27_Y24_N6
\IRAM|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux8~7_combout\ = (!\cpu0|pc0|PC\(7) & (\IRAM|Mux8~6_combout\ & (\cpu0|pc0|PC\(5) & \IRAM|Mux8~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(7),
	datab => \IRAM|Mux8~6_combout\,
	datac => \cpu0|pc0|PC\(5),
	datad => \IRAM|Mux8~5_combout\,
	combout => \IRAM|Mux8~7_combout\);

-- Location: LCCOMB_X27_Y23_N14
\IRAM|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux15~3_combout\ = (\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(3) $ (\cpu0|pc0|PC\(1) $ (!\cpu0|pc0|PC\(4))))) # (!\cpu0|pc0|PC\(2) & (!\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(1),
	datac => \cpu0|pc0|PC\(2),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux15~3_combout\);

-- Location: LCCOMB_X27_Y25_N10
\IRAM|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux13~1_combout\ = (\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(3) $ (((\cpu0|pc0|PC\(5)) # (\cpu0|pc0|PC\(2)))))) # (!\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(2) & ((\cpu0|pc0|PC\(5)) # (!\cpu0|pc0|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(3),
	datad => \cpu0|pc0|PC\(2),
	combout => \IRAM|Mux13~1_combout\);

-- Location: LCCOMB_X31_Y20_N20
\cpu0|alu0|muxBneg0|Out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|muxBneg0|Out[0]~0_combout\ = \cpu0|alu0|control0|Decoder0~2_combout\ $ (((\cpu0|decoder0|WideOr7~0_combout\ & (\cpu0|imm_mux0|new_Data_B[0]~15_combout\)) # (!\cpu0|decoder0|WideOr7~0_combout\ & ((\cpu0|rf0|Mux15~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|WideOr7~0_combout\,
	datab => \cpu0|imm_mux0|new_Data_B[0]~15_combout\,
	datac => \cpu0|alu0|control0|Decoder0~2_combout\,
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \cpu0|alu0|muxBneg0|Out[0]~0_combout\);

-- Location: LCCOMB_X27_Y25_N28
\IRAM|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux11~0_combout\ = (\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(3) $ (\cpu0|pc0|PC\(4) $ (!\cpu0|pc0|PC\(1))))) # (!\cpu0|pc0|PC\(2) & ((\cpu0|pc0|PC\(4) & ((!\cpu0|pc0|PC\(1)) # (!\cpu0|pc0|PC\(3)))) # (!\cpu0|pc0|PC\(4) & ((\cpu0|pc0|PC\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(1),
	combout => \IRAM|Mux11~0_combout\);

-- Location: LCCOMB_X27_Y25_N14
\IRAM|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux11~1_combout\ = (\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(4) & ((\cpu0|pc0|PC\(2)) # (\cpu0|pc0|PC\(1))))) # (!\cpu0|pc0|PC\(3) & ((\cpu0|pc0|PC\(1)) # (\cpu0|pc0|PC\(2) $ (\cpu0|pc0|PC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(1),
	combout => \IRAM|Mux11~1_combout\);

-- Location: LCCOMB_X27_Y25_N8
\IRAM|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux11~2_combout\ = (\IRAM|Mux5~9_combout\ & ((\cpu0|pc0|PC\(5) & (\IRAM|Mux11~0_combout\)) # (!\cpu0|pc0|PC\(5) & ((!\IRAM|Mux11~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(5),
	datab => \IRAM|Mux11~0_combout\,
	datac => \IRAM|Mux11~1_combout\,
	datad => \IRAM|Mux5~9_combout\,
	combout => \IRAM|Mux11~2_combout\);

-- Location: LCCOMB_X31_Y21_N26
\cpu0|imm_mux0|new_Data_B[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|imm_mux0|new_Data_B[4]~7_combout\ = (\cpu0|decoder0|WideOr6~0_combout\ & (\IRAM|Mux11~5_combout\ & \cpu0|decoder0|WideOr7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|decoder0|WideOr6~0_combout\,
	datac => \IRAM|Mux11~5_combout\,
	datad => \cpu0|decoder0|WideOr7~0_combout\,
	combout => \cpu0|imm_mux0|new_Data_B[4]~7_combout\);

-- Location: LCCOMB_X30_Y23_N30
\cpu0|alu0|muxBneg0|Out[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|muxBneg0|Out[4]~3_combout\ = \cpu0|alu0|control0|Decoder0~2_combout\ $ (((\cpu0|imm_mux0|new_Data_B[4]~7_combout\) # ((!\cpu0|decoder0|WideOr7~0_combout\ & \cpu0|rf0|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|control0|Decoder0~2_combout\,
	datab => \cpu0|decoder0|WideOr7~0_combout\,
	datac => \cpu0|imm_mux0|new_Data_B[4]~7_combout\,
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \cpu0|alu0|muxBneg0|Out[4]~3_combout\);

-- Location: LCCOMB_X27_Y25_N12
\IRAM|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux12~3_combout\ = (\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(4) $ (((!\cpu0|pc0|PC\(2) & !\cpu0|pc0|PC\(1)))))) # (!\cpu0|pc0|PC\(3) & (!\cpu0|pc0|PC\(2) & ((\cpu0|pc0|PC\(4)) # (\cpu0|pc0|PC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(1),
	combout => \IRAM|Mux12~3_combout\);

-- Location: LCCOMB_X27_Y25_N22
\IRAM|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux12~4_combout\ = (\cpu0|pc0|PC\(2) & ((\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(4) $ (!\cpu0|pc0|PC\(1)))) # (!\cpu0|pc0|PC\(3) & (!\cpu0|pc0|PC\(4) & \cpu0|pc0|PC\(1))))) # (!\cpu0|pc0|PC\(2) & (((\cpu0|pc0|PC\(4) & !\cpu0|pc0|PC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(1),
	combout => \IRAM|Mux12~4_combout\);

-- Location: LCCOMB_X27_Y25_N24
\IRAM|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux12~5_combout\ = (\cpu0|pc0|PC\(6) & ((\cpu0|pc0|PC\(5) & (!\IRAM|Mux12~4_combout\)) # (!\cpu0|pc0|PC\(5) & ((!\IRAM|Mux12~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux12~4_combout\,
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(6),
	datad => \IRAM|Mux12~3_combout\,
	combout => \IRAM|Mux12~5_combout\);

-- Location: LCCOMB_X30_Y26_N24
\cpu0|imm_mux0|new_Data_B[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|imm_mux0|new_Data_B[1]~11_combout\ = (!\IRAM|Mux0~6_combout\ & ((\IRAM|Mux14~6_combout\) # ((!\IRAM|Mux1~8_combout\ & \IRAM|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~8_combout\,
	datab => \IRAM|Mux0~6_combout\,
	datac => \IRAM|Mux3~6_combout\,
	datad => \IRAM|Mux14~6_combout\,
	combout => \cpu0|imm_mux0|new_Data_B[1]~11_combout\);

-- Location: LCCOMB_X31_Y20_N24
\cpu0|alu0|muxBneg0|Out[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|muxBneg0|Out[1]~6_combout\ = \cpu0|alu0|control0|Decoder0~2_combout\ $ (((\cpu0|decoder0|WideOr7~0_combout\ & ((\cpu0|imm_mux0|new_Data_B[1]~16_combout\))) # (!\cpu0|decoder0|WideOr7~0_combout\ & (\cpu0|rf0|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|control0|Decoder0~2_combout\,
	datab => \cpu0|decoder0|WideOr7~0_combout\,
	datac => \cpu0|rf0|Mux14~4_combout\,
	datad => \cpu0|imm_mux0|new_Data_B[1]~16_combout\,
	combout => \cpu0|alu0|muxBneg0|Out[1]~6_combout\);

-- Location: LCCOMB_X30_Y20_N2
\cpu0|alu0|adder0|inst0|Sum~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~21_combout\ = ((\cpu0|alu0|mux_out0|Y[1]~17_combout\ & (\cpu0|rf0|Mux3~4_combout\)) # (!\cpu0|alu0|mux_out0|Y[1]~17_combout\ & ((\cpu0|rf0|Mux5~4_combout\)))) # (!\cpu0|alu0|mux_out0|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux3~4_combout\,
	datab => \cpu0|alu0|mux_out0|Y[1]~17_combout\,
	datac => \cpu0|alu0|mux_out0|Equal1~2_combout\,
	datad => \cpu0|rf0|Mux5~4_combout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~21_combout\);

-- Location: LCCOMB_X30_Y19_N6
\cpu0|alu0|mux_out0|Y[7]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[7]~9_combout\ = (\cpu0|decoder0|Mux0~12_combout\ & (((\cpu0|rf0|Mux1~4_combout\)))) # (!\cpu0|decoder0|Mux0~12_combout\ & (!\cpu0|decoder0|Mux2~1_combout\ & (\cpu0|rf0|Mux0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Mux0~12_combout\,
	datab => \cpu0|decoder0|Mux2~1_combout\,
	datac => \cpu0|rf0|Mux0~4_combout\,
	datad => \cpu0|rf0|Mux1~4_combout\,
	combout => \cpu0|alu0|mux_out0|Y[7]~9_combout\);

-- Location: LCCOMB_X30_Y19_N24
\cpu0|alu0|mux_out0|Y[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[7]~10_combout\ = (\cpu0|alu0|mux_out0|Equal1~2_combout\ & ((\cpu0|decoder0|Mux1~2_combout\ & ((\cpu0|alu0|mux_out0|Y[7]~9_combout\))) # (!\cpu0|decoder0|Mux1~2_combout\ & (\cpu0|rf0|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux1~4_combout\,
	datab => \cpu0|decoder0|Mux1~2_combout\,
	datac => \cpu0|alu0|mux_out0|Equal1~2_combout\,
	datad => \cpu0|alu0|mux_out0|Y[7]~9_combout\,
	combout => \cpu0|alu0|mux_out0|Y[7]~10_combout\);

-- Location: LCCOMB_X30_Y20_N12
\cpu0|alu0|adder0|inst0|Sum~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~26_combout\ = ((\cpu0|alu0|mux_out0|Y[1]~17_combout\ & ((\cpu0|rf0|Mux2~4_combout\))) # (!\cpu0|alu0|mux_out0|Y[1]~17_combout\ & (\cpu0|rf0|Mux4~4_combout\))) # (!\cpu0|alu0|mux_out0|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Equal1~2_combout\,
	datab => \cpu0|rf0|Mux4~4_combout\,
	datac => \cpu0|alu0|mux_out0|Y[1]~17_combout\,
	datad => \cpu0|rf0|Mux2~4_combout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~26_combout\);

-- Location: LCFF_X34_Y13_N9
\DRAM|mem[186][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[186][0]~feeder_combout\,
	ena => \DRAM|mem[186][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[186][0]~regout\);

-- Location: LCFF_X29_Y17_N17
\DRAM|mem[166][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[166][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[166][0]~regout\);

-- Location: LCCOMB_X31_Y21_N24
\cpu0|imm_mux0|new_Data_B[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|imm_mux0|new_Data_B[2]~14_combout\ = (\cpu0|decoder0|WideOr7~0_combout\ & (((\cpu0|decoder0|WideOr6~0_combout\ & \IRAM|Mux13~7_combout\)))) # (!\cpu0|decoder0|WideOr7~0_combout\ & (\cpu0|rf0|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux13~4_combout\,
	datab => \cpu0|decoder0|WideOr6~0_combout\,
	datac => \IRAM|Mux13~7_combout\,
	datad => \cpu0|decoder0|WideOr7~0_combout\,
	combout => \cpu0|imm_mux0|new_Data_B[2]~14_combout\);

-- Location: LCFF_X29_Y20_N17
\DRAM|mem[146][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[146][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[146][0]~regout\);

-- Location: LCFF_X33_Y16_N25
\DRAM|mem[158][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[158][0]~feeder_combout\,
	ena => \DRAM|mem[158][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[158][0]~regout\);

-- Location: LCFF_X27_Y16_N3
\DRAM|mem[190][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[190][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[190][0]~regout\);

-- Location: LCCOMB_X30_Y20_N16
\cpu0|alu0|adder0|inst0|Sum~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~32_combout\ = ((\cpu0|alu0|mux_out0|Y[1]~17_combout\ & ((\cpu0|rf0|Mux5~4_combout\))) # (!\cpu0|alu0|mux_out0|Y[1]~17_combout\ & (\cpu0|rf0|Mux7~4_combout\))) # (!\cpu0|alu0|mux_out0|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux7~4_combout\,
	datab => \cpu0|alu0|mux_out0|Y[1]~17_combout\,
	datac => \cpu0|alu0|mux_out0|Equal1~2_combout\,
	datad => \cpu0|rf0|Mux5~4_combout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~32_combout\);

-- Location: LCFF_X31_Y13_N1
\DRAM|mem[149][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[149][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[149][0]~regout\);

-- Location: LCFF_X31_Y14_N17
\DRAM|mem[153][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[153][0]~feeder_combout\,
	ena => \DRAM|mem[153][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[153][0]~regout\);

-- Location: LCFF_X32_Y15_N25
\DRAM|mem[173][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[173][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[173][0]~regout\);

-- Location: LCFF_X31_Y15_N1
\DRAM|mem[157][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[157][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[157][0]~regout\);

-- Location: LCFF_X31_Y15_N19
\DRAM|mem[141][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[141][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[141][0]~regout\);

-- Location: LCCOMB_X31_Y15_N18
\DRAM|Selector7~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~24_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|mem[157][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[141][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[157][0]~regout\,
	datac => \DRAM|mem[141][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector7~24_combout\);

-- Location: LCFF_X32_Y15_N19
\DRAM|mem[189][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[189][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[189][0]~regout\);

-- Location: LCCOMB_X32_Y15_N18
\DRAM|Selector7~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~25_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~24_combout\ & ((\DRAM|mem[189][0]~regout\))) # (!\DRAM|Selector7~24_combout\ & (\DRAM|mem[173][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[173][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[189][0]~regout\,
	datad => \DRAM|Selector7~24_combout\,
	combout => \DRAM|Selector7~25_combout\);

-- Location: LCFF_X32_Y18_N3
\DRAM|mem[168][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[168][0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[168][0]~regout\);

-- Location: LCFF_X29_Y13_N3
\DRAM|mem[152][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[152][0]~feeder_combout\,
	ena => \DRAM|mem[152][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[152][0]~regout\);

-- Location: LCFF_X27_Y13_N3
\DRAM|mem[148][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[148][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[148][0]~regout\);

-- Location: LCFF_X30_Y17_N25
\DRAM|mem[164][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[164][0]~feeder_combout\,
	ena => \DRAM|mem[164][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[164][0]~regout\);

-- Location: LCFF_X31_Y17_N25
\DRAM|mem[172][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[172][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[172][0]~regout\);

-- Location: LCFF_X30_Y14_N5
\DRAM|mem[156][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[156][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[156][0]~regout\);

-- Location: LCFF_X34_Y16_N17
\DRAM|mem[140][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[140][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[140][0]~regout\);

-- Location: LCCOMB_X34_Y16_N16
\DRAM|Selector7~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~34_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[156][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[140][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[156][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[140][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~34_combout\);

-- Location: LCFF_X31_Y19_N19
\DRAM|mem[188][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[188][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[188][0]~regout\);

-- Location: LCCOMB_X31_Y19_N18
\DRAM|Selector7~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~35_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~34_combout\ & ((\DRAM|mem[188][0]~regout\))) # (!\DRAM|Selector7~34_combout\ & (\DRAM|mem[172][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[172][0]~regout\,
	datac => \DRAM|mem[188][0]~regout\,
	datad => \DRAM|Selector7~34_combout\,
	combout => \DRAM|Selector7~35_combout\);

-- Location: LCFF_X31_Y13_N27
\DRAM|mem[151][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[151][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[151][0]~regout\);

-- Location: LCFF_X30_Y13_N1
\DRAM|mem[167][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[167][0]~feeder_combout\,
	ena => \DRAM|mem[167][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[167][0]~regout\);

-- Location: LCFF_X29_Y16_N11
\DRAM|mem[135][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[135][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[135][0]~regout\);

-- Location: LCCOMB_X29_Y16_N10
\DRAM|Selector7~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~38_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[167][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\DRAM|mem[135][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[167][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[135][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector7~38_combout\);

-- Location: LCFF_X30_Y13_N19
\DRAM|mem[183][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[183][0]~feeder_combout\,
	ena => \DRAM|mem[183][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[183][0]~regout\);

-- Location: LCCOMB_X31_Y13_N26
\DRAM|Selector7~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~39_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~38_combout\ & (\DRAM|mem[183][0]~regout\)) # (!\DRAM|Selector7~38_combout\ & ((\DRAM|mem[151][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[183][0]~regout\,
	datac => \DRAM|mem[151][0]~regout\,
	datad => \DRAM|Selector7~38_combout\,
	combout => \DRAM|Selector7~39_combout\);

-- Location: LCFF_X33_Y15_N17
\DRAM|mem[171][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[171][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[171][0]~regout\);

-- Location: LCFF_X30_Y16_N3
\DRAM|mem[155][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[155][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[155][0]~regout\);

-- Location: LCFF_X28_Y15_N3
\DRAM|mem[139][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[139][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[139][0]~regout\);

-- Location: LCCOMB_X28_Y15_N2
\DRAM|Selector7~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~40_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|mem[155][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[139][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[155][0]~regout\,
	datac => \DRAM|mem[139][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector7~40_combout\);

-- Location: LCFF_X34_Y15_N25
\DRAM|mem[187][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[187][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[187][0]~regout\);

-- Location: LCCOMB_X34_Y15_N24
\DRAM|Selector7~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~41_combout\ = (\DRAM|Selector7~40_combout\ & (((\DRAM|mem[187][0]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\DRAM|Selector7~40_combout\ & (\DRAM|mem[171][0]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~40_combout\,
	datab => \DRAM|mem[171][0]~regout\,
	datac => \DRAM|mem[187][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~41_combout\);

-- Location: LCFF_X32_Y14_N1
\DRAM|mem[147][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[147][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[147][0]~regout\);

-- Location: LCFF_X33_Y14_N9
\DRAM|mem[163][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[163][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[163][0]~regout\);

-- Location: LCFF_X33_Y14_N3
\DRAM|mem[131][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[131][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[131][0]~regout\);

-- Location: LCCOMB_X33_Y14_N2
\DRAM|Selector7~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~42_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[163][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[131][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[163][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[131][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~42_combout\);

-- Location: LCFF_X32_Y14_N27
\DRAM|mem[179][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[179][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[179][0]~regout\);

-- Location: LCCOMB_X32_Y14_N26
\DRAM|Selector7~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~43_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~42_combout\ & ((\DRAM|mem[179][0]~regout\))) # (!\DRAM|Selector7~42_combout\ & (\DRAM|mem[147][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[147][0]~regout\,
	datac => \DRAM|mem[179][0]~regout\,
	datad => \DRAM|Selector7~42_combout\,
	combout => \DRAM|Selector7~43_combout\);

-- Location: LCCOMB_X30_Y21_N16
\DRAM|Selector7~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~44_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|Selector7~41_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector7~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector7~41_combout\,
	datad => \DRAM|Selector7~43_combout\,
	combout => \DRAM|Selector7~44_combout\);

-- Location: LCFF_X31_Y17_N3
\DRAM|mem[175][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[175][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[175][0]~regout\);

-- Location: LCFF_X29_Y14_N1
\DRAM|mem[159][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[159][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[159][0]~regout\);

-- Location: LCFF_X29_Y14_N11
\DRAM|mem[143][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[143][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[143][0]~regout\);

-- Location: LCCOMB_X29_Y14_N10
\DRAM|Selector7~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~45_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[159][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[143][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[159][0]~regout\,
	datac => \DRAM|mem[143][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~45_combout\);

-- Location: LCFF_X34_Y14_N25
\DRAM|mem[191][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[191][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[191][0]~regout\);

-- Location: LCCOMB_X31_Y17_N2
\DRAM|Selector7~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~46_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~45_combout\ & (\DRAM|mem[191][0]~regout\)) # (!\DRAM|Selector7~45_combout\ & ((\DRAM|mem[175][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[191][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[175][0]~regout\,
	datad => \DRAM|Selector7~45_combout\,
	combout => \DRAM|Selector7~46_combout\);

-- Location: LCCOMB_X30_Y21_N2
\DRAM|Selector7~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~47_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector7~44_combout\ & (\DRAM|Selector7~46_combout\)) # (!\DRAM|Selector7~44_combout\ & ((\DRAM|Selector7~39_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector7~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~46_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector7~44_combout\,
	datad => \DRAM|Selector7~39_combout\,
	combout => \DRAM|Selector7~47_combout\);

-- Location: LCFF_X42_Y20_N9
\DRAM|mem[218][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[218][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[218][0]~regout\);

-- Location: LCFF_X20_Y18_N11
\DRAM|mem[222][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[222][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[222][0]~regout\);

-- Location: LCFF_X21_Y17_N25
\DRAM|mem[212][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[212][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[212][0]~regout\);

-- Location: LCFF_X22_Y17_N17
\DRAM|mem[216][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[216][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[216][0]~regout\);

-- Location: LCFF_X22_Y18_N17
\DRAM|mem[219][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[219][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[219][0]~regout\);

-- Location: LCFF_X22_Y21_N25
\DRAM|mem[230][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[230][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[230][0]~regout\);

-- Location: LCFF_X29_Y21_N13
\DRAM|mem[234][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[234][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[234][0]~regout\);

-- Location: LCFF_X29_Y21_N15
\DRAM|mem[226][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[226][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[226][0]~regout\);

-- Location: LCCOMB_X29_Y21_N14
\DRAM|Selector7~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~62_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[234][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[226][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[234][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[226][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector7~62_combout\);

-- Location: LCFF_X22_Y21_N19
\DRAM|mem[238][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[238][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[238][0]~regout\);

-- Location: LCCOMB_X22_Y21_N24
\DRAM|Selector7~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~63_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector7~62_combout\ & (\DRAM|mem[238][0]~regout\)) # (!\DRAM|Selector7~62_combout\ & ((\DRAM|mem[230][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector7~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[238][0]~regout\,
	datac => \DRAM|mem[230][0]~regout\,
	datad => \DRAM|Selector7~62_combout\,
	combout => \DRAM|Selector7~63_combout\);

-- Location: LCFF_X24_Y21_N25
\DRAM|mem[232][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[232][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[232][0]~regout\);

-- Location: LCFF_X23_Y20_N3
\DRAM|mem[239][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[239][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[239][0]~regout\);

-- Location: LCFF_X23_Y21_N25
\DRAM|mem[242][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[242][0]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[242][0]~regout\);

-- Location: LCFF_X25_Y17_N9
\DRAM|mem[206][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[206][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[206][0]~regout\);

-- Location: LCFF_X27_Y15_N25
\DRAM|mem[197][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[197][0]~feeder_combout\,
	ena => \DRAM|mem[197][0]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[197][0]~regout\);

-- Location: LCFF_X24_Y17_N17
\DRAM|mem[205][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[205][0]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[205][0]~regout\);

-- Location: LCFF_X25_Y22_N19
\DRAM|mem[196][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[196][0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[196][0]~regout\);

-- Location: LCFF_X28_Y18_N11
\DRAM|mem[192][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[192][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[192][0]~regout\);

-- Location: LCFF_X27_Y21_N1
\DRAM|mem[204][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[204][0]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[204][0]~regout\);

-- Location: LCFF_X27_Y21_N19
\DRAM|mem[200][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[200][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[200][0]~regout\);

-- Location: LCCOMB_X27_Y21_N18
\DRAM|Selector7~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~77_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[204][0]~regout\)) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[200][0]~regout\))))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[204][0]~regout\,
	datac => \DRAM|mem[200][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector7~77_combout\);

-- Location: LCCOMB_X28_Y18_N10
\DRAM|Selector7~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~78_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|Selector7~77_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector7~77_combout\ & (\DRAM|mem[196][0]~regout\)) # (!\DRAM|Selector7~77_combout\ & 
-- ((\DRAM|mem[192][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[196][0]~regout\,
	datac => \DRAM|mem[192][0]~regout\,
	datad => \DRAM|Selector7~77_combout\,
	combout => \DRAM|Selector7~78_combout\);

-- Location: LCFF_X27_Y17_N3
\DRAM|mem[203][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[203][0]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[203][0]~regout\);

-- Location: LCFF_X27_Y14_N25
\DRAM|mem[199][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[199][0]~feeder_combout\,
	ena => \DRAM|mem[199][0]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[199][0]~regout\);

-- Location: LCFF_X28_Y17_N19
\DRAM|mem[195][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[195][0]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[195][0]~regout\);

-- Location: LCCOMB_X28_Y17_N18
\DRAM|Selector7~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~80_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[199][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[195][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[199][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[195][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector7~80_combout\);

-- Location: LCFF_X25_Y17_N27
\DRAM|mem[207][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[207][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[207][0]~regout\);

-- Location: LCCOMB_X27_Y17_N2
\DRAM|Selector7~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~81_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector7~80_combout\ & (\DRAM|mem[207][0]~regout\)) # (!\DRAM|Selector7~80_combout\ & ((\DRAM|mem[203][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector7~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[207][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[203][0]~regout\,
	datad => \DRAM|Selector7~80_combout\,
	combout => \DRAM|Selector7~81_combout\);

-- Location: LCFF_X24_Y15_N19
\DRAM|mem[247][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[247][0]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[247][0]~regout\);

-- Location: LCFF_X33_Y19_N9
\DRAM|mem[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[22][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[22][0]~regout\);

-- Location: LCFF_X35_Y21_N17
\DRAM|mem[38][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[38][0]~feeder_combout\,
	ena => \DRAM|mem[38][5]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[38][0]~regout\);

-- Location: LCFF_X35_Y21_N19
\DRAM|mem[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[6][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[6][0]~regout\);

-- Location: LCCOMB_X35_Y21_N18
\DRAM|Selector7~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~91_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[38][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\DRAM|mem[6][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[38][0]~regout\,
	datac => \DRAM|mem[6][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector7~91_combout\);

-- Location: LCFF_X37_Y19_N9
\DRAM|mem[54][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[54][6]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[54][0]~regout\);

-- Location: LCCOMB_X37_Y19_N8
\DRAM|Selector7~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~92_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~91_combout\ & ((\DRAM|mem[54][0]~regout\))) # (!\DRAM|Selector7~91_combout\ & (\DRAM|mem[22][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[22][0]~regout\,
	datac => \DRAM|mem[54][0]~regout\,
	datad => \DRAM|Selector7~91_combout\,
	combout => \DRAM|Selector7~92_combout\);

-- Location: LCFF_X32_Y22_N3
\DRAM|mem[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[20][0]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[20][0]~regout\);

-- Location: LCFF_X36_Y23_N9
\DRAM|mem[36][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[36][0]~feeder_combout\,
	ena => \DRAM|mem[36][1]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[36][0]~regout\);

-- Location: LCFF_X36_Y20_N1
\DRAM|mem[39][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[39][1]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[39][0]~regout\);

-- Location: LCFF_X33_Y19_N3
\DRAM|mem[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[23][1]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[23][0]~regout\);

-- Location: LCFF_X34_Y20_N9
\DRAM|mem[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[7][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[7][0]~regout\);

-- Location: LCCOMB_X34_Y20_N8
\DRAM|Selector7~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~96_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[23][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[7][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[23][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[7][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~96_combout\);

-- Location: LCFF_X37_Y24_N25
\DRAM|mem[55][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[55][0]~feeder_combout\,
	ena => \DRAM|mem[55][6]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[55][0]~regout\);

-- Location: LCCOMB_X36_Y20_N0
\DRAM|Selector7~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~97_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~96_combout\ & (\DRAM|mem[55][0]~regout\)) # (!\DRAM|Selector7~96_combout\ & ((\DRAM|mem[39][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[55][0]~regout\,
	datac => \DRAM|mem[39][0]~regout\,
	datad => \DRAM|Selector7~96_combout\,
	combout => \DRAM|Selector7~97_combout\);

-- Location: LCFF_X38_Y23_N9
\DRAM|mem[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[26][5]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[26][0]~regout\);

-- Location: LCFF_X36_Y21_N1
\DRAM|mem[42][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[42][1]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[42][0]~regout\);

-- Location: LCFF_X35_Y23_N17
\DRAM|mem[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[10][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[10][0]~regout\);

-- Location: LCCOMB_X35_Y23_N16
\DRAM|Selector7~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~99_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[42][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[10][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[42][0]~regout\,
	datac => \DRAM|mem[10][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~99_combout\);

-- Location: LCFF_X36_Y22_N25
\DRAM|mem[58][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[58][5]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[58][0]~regout\);

-- Location: LCCOMB_X36_Y22_N24
\DRAM|Selector7~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~100_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~99_combout\ & ((\DRAM|mem[58][0]~regout\))) # (!\DRAM|Selector7~99_combout\ & (\DRAM|mem[26][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[26][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[58][0]~regout\,
	datad => \DRAM|Selector7~99_combout\,
	combout => \DRAM|Selector7~100_combout\);

-- Location: LCFF_X35_Y19_N17
\DRAM|mem[40][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[40][0]~feeder_combout\,
	ena => \DRAM|mem[40][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[40][0]~regout\);

-- Location: LCFF_X37_Y18_N1
\DRAM|mem[43][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[43][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[43][0]~regout\);

-- Location: LCFF_X38_Y21_N25
\DRAM|mem[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[27][0]~feeder_combout\,
	ena => \DRAM|mem[27][0]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[27][0]~regout\);

-- Location: LCFF_X33_Y20_N1
\DRAM|mem[49][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[49][6]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[49][0]~regout\);

-- Location: LCFF_X35_Y20_N17
\DRAM|mem[34][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[34][4]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[34][0]~regout\);

-- Location: LCFF_X34_Y23_N1
\DRAM|mem[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[2][2]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[2][0]~regout\);

-- Location: LCCOMB_X34_Y23_N0
\DRAM|Selector7~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~111_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[34][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[2][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[34][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[2][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~111_combout\);

-- Location: LCFF_X34_Y21_N9
\DRAM|mem[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[16][0]~feeder_combout\,
	ena => \DRAM|mem[16][3]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[16][0]~regout\);

-- Location: LCFF_X31_Y23_N9
\DRAM|mem[32][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[32][6]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[32][0]~regout\);

-- Location: LCFF_X34_Y23_N11
\DRAM|mem[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[0][0]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[0][0]~regout\);

-- Location: LCCOMB_X34_Y23_N10
\DRAM|Selector7~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~113_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[32][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[0][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[32][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[0][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~113_combout\);

-- Location: LCFF_X32_Y23_N1
\DRAM|mem[48][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[48][7]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[48][0]~regout\);

-- Location: LCCOMB_X32_Y23_N0
\DRAM|Selector7~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~114_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~113_combout\ & ((\DRAM|mem[48][0]~regout\))) # (!\DRAM|Selector7~113_combout\ & (\DRAM|mem[16][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[16][0]~regout\,
	datac => \DRAM|mem[48][0]~regout\,
	datad => \DRAM|Selector7~113_combout\,
	combout => \DRAM|Selector7~114_combout\);

-- Location: LCFF_X31_Y23_N3
\DRAM|mem[35][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[35][0]~feeder_combout\,
	ena => \DRAM|mem[35][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[35][0]~regout\);

-- Location: LCFF_X37_Y21_N1
\DRAM|mem[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[19][5]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[19][0]~regout\);

-- Location: LCFF_X37_Y21_N27
\DRAM|mem[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[3][2]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[3][0]~regout\);

-- Location: LCCOMB_X37_Y21_N26
\DRAM|Selector7~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~116_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # ((\DRAM|mem[19][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (\DRAM|mem[3][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[3][0]~regout\,
	datad => \DRAM|mem[19][0]~regout\,
	combout => \DRAM|Selector7~116_combout\);

-- Location: LCFF_X32_Y23_N27
\DRAM|mem[51][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[51][6]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[51][0]~regout\);

-- Location: LCCOMB_X32_Y23_N26
\DRAM|Selector7~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~117_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~116_combout\ & ((\DRAM|mem[51][0]~regout\))) # (!\DRAM|Selector7~116_combout\ & (\DRAM|mem[35][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[35][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[51][0]~regout\,
	datad => \DRAM|Selector7~116_combout\,
	combout => \DRAM|Selector7~117_combout\);

-- Location: LCFF_X31_Y24_N1
\DRAM|mem[45][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[45][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[45][0]~regout\);

-- Location: LCFF_X34_Y22_N9
\DRAM|mem[44][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[44][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[44][0]~regout\);

-- Location: LCFF_X32_Y24_N11
\DRAM|mem[60][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[60][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[60][0]~regout\);

-- Location: LCFF_X34_Y24_N17
\DRAM|mem[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[31][0]~feeder_combout\,
	ena => \DRAM|mem[31][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[31][0]~regout\);

-- Location: LCFF_X36_Y24_N11
\DRAM|mem[63][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[63][0]~feeder_combout\,
	ena => \DRAM|mem[63][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[63][0]~regout\);

-- Location: LCFF_X38_Y17_N9
\DRAM|mem[89][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[89][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[89][0]~regout\);

-- Location: LCFF_X37_Y14_N9
\DRAM|mem[91][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[91][0]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[91][0]~regout\);

-- Location: LCFF_X41_Y20_N17
\DRAM|mem[110][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[110][0]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[110][0]~regout\);

-- Location: LCFF_X42_Y20_N11
\DRAM|mem[126][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[126][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[126][0]~regout\);

-- Location: LCFF_X37_Y23_N25
\DRAM|mem[109][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[109][0]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[109][0]~regout\);

-- Location: LCFF_X36_Y18_N25
\DRAM|mem[92][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[92][0]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[92][0]~regout\);

-- Location: LCFF_X40_Y23_N1
\DRAM|mem[111][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[111][0]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[111][0]~regout\);

-- Location: LCFF_X41_Y21_N9
\DRAM|mem[95][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[95][0]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[95][0]~regout\);

-- Location: LCFF_X41_Y21_N19
\DRAM|mem[79][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[79][0]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[79][0]~regout\);

-- Location: LCCOMB_X41_Y21_N18
\DRAM|Selector7~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~149_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[95][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[79][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[95][0]~regout\,
	datac => \DRAM|mem[79][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~149_combout\);

-- Location: LCFF_X40_Y23_N11
\DRAM|mem[127][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[127][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[127][0]~regout\);

-- Location: LCCOMB_X40_Y23_N0
\DRAM|Selector7~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~150_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~149_combout\ & (\DRAM|mem[127][0]~regout\)) # (!\DRAM|Selector7~149_combout\ & ((\DRAM|mem[111][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[127][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[111][0]~regout\,
	datad => \DRAM|Selector7~149_combout\,
	combout => \DRAM|Selector7~150_combout\);

-- Location: LCFF_X23_Y19_N17
\DRAM|mem[101][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[101][0]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[101][0]~regout\);

-- Location: LCFF_X23_Y18_N1
\DRAM|mem[85][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[85][0]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[85][0]~regout\);

-- Location: LCFF_X23_Y18_N11
\DRAM|mem[69][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[69][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[69][0]~regout\);

-- Location: LCCOMB_X23_Y18_N10
\DRAM|Selector7~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~152_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[85][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[69][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[85][0]~regout\,
	datac => \DRAM|mem[69][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~152_combout\);

-- Location: LCFF_X23_Y19_N27
\DRAM|mem[117][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[117][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[117][0]~regout\);

-- Location: LCCOMB_X23_Y19_N26
\DRAM|Selector7~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~153_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~152_combout\ & ((\DRAM|mem[117][0]~regout\))) # (!\DRAM|Selector7~152_combout\ & (\DRAM|mem[101][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[101][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[117][0]~regout\,
	datad => \DRAM|Selector7~152_combout\,
	combout => \DRAM|Selector7~153_combout\);

-- Location: LCFF_X27_Y19_N1
\DRAM|mem[84][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[84][0]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[84][0]~regout\);

-- Location: LCFF_X32_Y19_N25
\DRAM|mem[100][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[100][0]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[100][0]~regout\);

-- Location: LCFF_X28_Y19_N9
\DRAM|mem[68][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[68][0]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[68][0]~regout\);

-- Location: LCCOMB_X28_Y19_N8
\DRAM|Selector7~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~156_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[100][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\DRAM|mem[68][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[100][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[68][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector7~156_combout\);

-- Location: LCFF_X28_Y19_N3
\DRAM|mem[116][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[116][0]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[116][0]~regout\);

-- Location: LCCOMB_X28_Y19_N2
\DRAM|Selector7~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~157_combout\ = (\DRAM|Selector7~156_combout\ & (((\DRAM|mem[116][0]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\DRAM|Selector7~156_combout\ & (\DRAM|mem[84][0]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[84][0]~regout\,
	datab => \DRAM|Selector7~156_combout\,
	datac => \DRAM|mem[116][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector7~157_combout\);

-- Location: LCFF_X40_Y21_N17
\DRAM|mem[87][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[87][0]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[87][0]~regout\);

-- Location: LCFF_X38_Y18_N9
\DRAM|mem[81][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[81][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[81][0]~regout\);

-- Location: LCFF_X35_Y18_N17
\DRAM|mem[80][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[80][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[80][0]~regout\);

-- Location: LCFF_X32_Y19_N19
\DRAM|mem[96][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[96][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[96][0]~regout\);

-- Location: LCFF_X35_Y18_N3
\DRAM|mem[64][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[64][0]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[64][0]~regout\);

-- Location: LCCOMB_X35_Y18_N2
\DRAM|Selector7~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~166_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[96][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[64][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[96][0]~regout\,
	datac => \DRAM|mem[64][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~166_combout\);

-- Location: LCFF_X36_Y19_N9
\DRAM|mem[112][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[112][0]~feeder_combout\,
	ena => \DRAM|mem[112][0]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[112][0]~regout\);

-- Location: LCCOMB_X35_Y18_N16
\DRAM|Selector7~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~167_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~166_combout\ & (\DRAM|mem[112][0]~regout\)) # (!\DRAM|Selector7~166_combout\ & ((\DRAM|mem[80][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[112][0]~regout\,
	datac => \DRAM|mem[80][0]~regout\,
	datad => \DRAM|Selector7~166_combout\,
	combout => \DRAM|Selector7~167_combout\);

-- Location: LCFF_X36_Y15_N17
\DRAM|mem[99][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[99][0]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[99][0]~regout\);

-- Location: LCFF_X35_Y16_N9
\DRAM|mem[83][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[83][0]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[83][0]~regout\);

-- Location: LCFF_X35_Y16_N19
\DRAM|mem[67][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[67][0]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[67][0]~regout\);

-- Location: LCCOMB_X35_Y16_N18
\DRAM|Selector7~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~169_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[83][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[67][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[83][0]~regout\,
	datac => \DRAM|mem[67][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~169_combout\);

-- Location: LCFF_X36_Y15_N19
\DRAM|mem[115][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[115][0]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[115][0]~regout\);

-- Location: LCCOMB_X36_Y15_N16
\DRAM|Selector7~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~170_combout\ = (\DRAM|Selector7~169_combout\ & ((\DRAM|mem[115][0]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\DRAM|Selector7~169_combout\ & (((\DRAM|mem[99][0]~regout\ & \cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~169_combout\,
	datab => \DRAM|mem[115][0]~regout\,
	datac => \DRAM|mem[99][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~170_combout\);

-- Location: LCFF_X28_Y21_N17
\DRAM|mem[236][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|Mux14~4_combout\,
	ena => \DRAM|mem[236][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[236][1]~regout\);

-- Location: LCFF_X25_Y19_N13
\DRAM|mem[233][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[233][0]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[233][1]~regout\);

-- Location: LCFF_X24_Y21_N13
\DRAM|mem[232][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[232][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[232][1]~regout\);

-- Location: LCCOMB_X24_Y21_N12
\DRAM|Selector6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~2_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[233][1]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[232][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[233][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[232][1]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector6~2_combout\);

-- Location: LCFF_X24_Y20_N29
\DRAM|mem[237][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[237][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[237][1]~regout\);

-- Location: LCCOMB_X24_Y20_N28
\DRAM|Selector6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~3_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~2_combout\ & ((\DRAM|mem[237][1]~regout\))) # (!\DRAM|Selector6~2_combout\ & (\DRAM|mem[236][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[236][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[237][1]~regout\,
	datad => \DRAM|Selector6~2_combout\,
	combout => \DRAM|Selector6~3_combout\);

-- Location: LCFF_X23_Y20_N5
\DRAM|mem[227][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[227][0]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[227][1]~regout\);

-- Location: LCFF_X22_Y21_N29
\DRAM|mem[230][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[230][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[230][1]~regout\);

-- Location: LCFF_X29_Y21_N17
\DRAM|mem[226][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[226][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[226][1]~regout\);

-- Location: LCCOMB_X29_Y21_N16
\DRAM|Selector6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~4_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[230][1]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[226][1]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[230][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[226][1]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector6~4_combout\);

-- Location: LCFF_X23_Y22_N21
\DRAM|mem[231][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[231][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[231][1]~regout\);

-- Location: LCCOMB_X23_Y20_N4
\DRAM|Selector6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~5_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector6~4_combout\ & (\DRAM|mem[231][1]~regout\)) # (!\DRAM|Selector6~4_combout\ & ((\DRAM|mem[227][1]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[231][1]~regout\,
	datac => \DRAM|mem[227][1]~regout\,
	datad => \DRAM|Selector6~4_combout\,
	combout => \DRAM|Selector6~5_combout\);

-- Location: LCFF_X23_Y22_N15
\DRAM|mem[228][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[228][0]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[228][1]~regout\);

-- Location: LCFF_X24_Y20_N23
\DRAM|mem[225][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[225][0]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[225][1]~regout\);

-- Location: LCFF_X24_Y21_N7
\DRAM|mem[224][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[224][0]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[224][1]~regout\);

-- Location: LCCOMB_X24_Y21_N6
\DRAM|Selector6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~6_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[225][1]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[224][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[225][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[224][1]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector6~6_combout\);

-- Location: LCFF_X24_Y19_N19
\DRAM|mem[229][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[229][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[229][1]~regout\);

-- Location: LCCOMB_X23_Y22_N14
\DRAM|Selector6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~7_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~6_combout\ & (\DRAM|mem[229][1]~regout\)) # (!\DRAM|Selector6~6_combout\ & ((\DRAM|mem[228][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[229][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[228][1]~regout\,
	datad => \DRAM|Selector6~6_combout\,
	combout => \DRAM|Selector6~7_combout\);

-- Location: LCCOMB_X24_Y20_N8
\DRAM|Selector6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~8_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\) # ((\DRAM|Selector6~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- ((\DRAM|Selector6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector6~5_combout\,
	datad => \DRAM|Selector6~7_combout\,
	combout => \DRAM|Selector6~8_combout\);

-- Location: LCFF_X22_Y21_N31
\DRAM|mem[238][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[238][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[238][1]~regout\);

-- Location: LCFF_X24_Y22_N11
\DRAM|mem[235][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[235][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[235][1]~regout\);

-- Location: LCFF_X29_Y21_N27
\DRAM|mem[234][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[234][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[234][1]~regout\);

-- Location: LCCOMB_X29_Y21_N26
\DRAM|Selector6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~9_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[235][1]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[234][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[235][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[234][1]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector6~9_combout\);

-- Location: LCFF_X25_Y21_N17
\DRAM|mem[239][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[239][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[239][1]~regout\);

-- Location: LCCOMB_X25_Y21_N16
\DRAM|Selector6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~10_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~9_combout\ & ((\DRAM|mem[239][1]~regout\))) # (!\DRAM|Selector6~9_combout\ & (\DRAM|mem[238][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[238][1]~regout\,
	datac => \DRAM|mem[239][1]~regout\,
	datad => \DRAM|Selector6~9_combout\,
	combout => \DRAM|Selector6~10_combout\);

-- Location: LCCOMB_X24_Y20_N2
\DRAM|Selector6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~11_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector6~8_combout\ & (\DRAM|Selector6~10_combout\)) # (!\DRAM|Selector6~8_combout\ & ((\DRAM|Selector6~3_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|Selector6~10_combout\,
	datac => \DRAM|Selector6~8_combout\,
	datad => \DRAM|Selector6~3_combout\,
	combout => \DRAM|Selector6~11_combout\);

-- Location: LCFF_X23_Y21_N29
\DRAM|mem[242][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[242][0]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[242][1]~regout\);

-- Location: LCFF_X41_Y18_N5
\DRAM|mem[241][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[241][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[241][1]~regout\);

-- Location: LCFF_X42_Y21_N19
\DRAM|mem[240][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[240][0]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[240][1]~regout\);

-- Location: LCCOMB_X42_Y21_N18
\DRAM|Selector6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~12_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[241][1]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[240][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[241][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[240][1]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector6~12_combout\);

-- Location: LCFF_X23_Y21_N7
\DRAM|mem[243][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[243][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[243][1]~regout\);

-- Location: LCCOMB_X23_Y21_N6
\DRAM|Selector6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~13_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector6~12_combout\ & ((\DRAM|mem[243][1]~regout\))) # (!\DRAM|Selector6~12_combout\ & (\DRAM|mem[242][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[242][1]~regout\,
	datac => \DRAM|mem[243][1]~regout\,
	datad => \DRAM|Selector6~12_combout\,
	combout => \DRAM|Selector6~13_combout\);

-- Location: LCFF_X24_Y17_N13
\DRAM|mem[201][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[201][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[201][1]~regout\);

-- Location: LCFF_X27_Y15_N3
\DRAM|mem[197][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[197][0]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[197][1]~regout\);

-- Location: LCFF_X28_Y17_N21
\DRAM|mem[193][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[193][0]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[193][1]~regout\);

-- Location: LCCOMB_X28_Y17_N20
\DRAM|Selector6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~14_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[197][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[193][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[197][1]~regout\,
	datac => \DRAM|mem[193][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector6~14_combout\);

-- Location: LCFF_X24_Y17_N23
\DRAM|mem[205][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[205][0]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[205][1]~regout\);

-- Location: LCCOMB_X24_Y17_N22
\DRAM|Selector6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~15_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector6~14_combout\ & ((\DRAM|mem[205][1]~regout\))) # (!\DRAM|Selector6~14_combout\ & (\DRAM|mem[201][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[201][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[205][1]~regout\,
	datad => \DRAM|Selector6~14_combout\,
	combout => \DRAM|Selector6~15_combout\);

-- Location: LCFF_X24_Y18_N25
\DRAM|mem[198][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[198][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[198][1]~regout\);

-- Location: LCFF_X27_Y17_N13
\DRAM|mem[202][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[202][1]~feeder_combout\,
	ena => \DRAM|mem[202][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[202][1]~regout\);

-- Location: LCFF_X28_Y18_N9
\DRAM|mem[194][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[194][0]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[194][1]~regout\);

-- Location: LCCOMB_X28_Y18_N8
\DRAM|Selector6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~16_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[202][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[194][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[202][1]~regout\,
	datac => \DRAM|mem[194][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector6~16_combout\);

-- Location: LCFF_X25_Y17_N5
\DRAM|mem[206][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[206][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[206][1]~regout\);

-- Location: LCCOMB_X24_Y18_N24
\DRAM|Selector6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~17_combout\ = (\DRAM|Selector6~16_combout\ & ((\DRAM|mem[206][1]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\DRAM|Selector6~16_combout\ & (((\DRAM|mem[198][1]~regout\ & \cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[206][1]~regout\,
	datab => \DRAM|Selector6~16_combout\,
	datac => \DRAM|mem[198][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector6~17_combout\);

-- Location: LCFF_X25_Y22_N29
\DRAM|mem[196][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[196][0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[196][1]~regout\);

-- Location: LCFF_X27_Y21_N29
\DRAM|mem[200][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[200][1]~feeder_combout\,
	ena => \DRAM|mem[200][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[200][1]~regout\);

-- Location: LCFF_X28_Y18_N3
\DRAM|mem[192][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[192][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[192][1]~regout\);

-- Location: LCCOMB_X28_Y18_N2
\DRAM|Selector6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~18_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[200][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[192][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[200][1]~regout\,
	datac => \DRAM|mem[192][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector6~18_combout\);

-- Location: LCFF_X27_Y21_N23
\DRAM|mem[204][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[204][1]~feeder_combout\,
	ena => \DRAM|mem[204][0]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[204][1]~regout\);

-- Location: LCCOMB_X25_Y22_N28
\DRAM|Selector6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~19_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~18_combout\ & (\DRAM|mem[204][1]~regout\)) # (!\DRAM|Selector6~18_combout\ & ((\DRAM|mem[196][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector6~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[204][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[196][1]~regout\,
	datad => \DRAM|Selector6~18_combout\,
	combout => \DRAM|Selector6~19_combout\);

-- Location: LCCOMB_X25_Y22_N14
\DRAM|Selector6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~20_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector6~17_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector6~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|Selector6~17_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datad => \DRAM|Selector6~19_combout\,
	combout => \DRAM|Selector6~20_combout\);

-- Location: LCFF_X27_Y17_N7
\DRAM|mem[203][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[203][1]~feeder_combout\,
	ena => \DRAM|mem[203][0]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[203][1]~regout\);

-- Location: LCFF_X27_Y14_N3
\DRAM|mem[199][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[199][0]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[199][1]~regout\);

-- Location: LCFF_X28_Y17_N15
\DRAM|mem[195][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[195][0]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[195][1]~regout\);

-- Location: LCCOMB_X28_Y17_N14
\DRAM|Selector6~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~21_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[199][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[195][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[199][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[195][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector6~21_combout\);

-- Location: LCFF_X25_Y17_N15
\DRAM|mem[207][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[207][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[207][1]~regout\);

-- Location: LCCOMB_X25_Y17_N14
\DRAM|Selector6~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~22_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector6~21_combout\ & ((\DRAM|mem[207][1]~regout\))) # (!\DRAM|Selector6~21_combout\ & (\DRAM|mem[203][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector6~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[203][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[207][1]~regout\,
	datad => \DRAM|Selector6~21_combout\,
	combout => \DRAM|Selector6~22_combout\);

-- Location: LCCOMB_X25_Y22_N16
\DRAM|Selector6~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~23_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector6~20_combout\ & (\DRAM|Selector6~22_combout\)) # (!\DRAM|Selector6~20_combout\ & ((\DRAM|Selector6~15_combout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (\DRAM|Selector6~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|Selector6~20_combout\,
	datac => \DRAM|Selector6~22_combout\,
	datad => \DRAM|Selector6~15_combout\,
	combout => \DRAM|Selector6~23_combout\);

-- Location: LCCOMB_X25_Y22_N2
\DRAM|Selector6~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~24_combout\ = (\DRAM|Selector7~70_combout\ & (\DRAM|Selector7~177_combout\)) # (!\DRAM|Selector7~70_combout\ & ((\DRAM|Selector7~177_combout\ & ((\DRAM|Selector6~13_combout\))) # (!\DRAM|Selector7~177_combout\ & 
-- (\DRAM|Selector6~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~70_combout\,
	datab => \DRAM|Selector7~177_combout\,
	datac => \DRAM|Selector6~23_combout\,
	datad => \DRAM|Selector6~13_combout\,
	combout => \DRAM|Selector6~24_combout\);

-- Location: LCFF_X24_Y15_N13
\DRAM|mem[245][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[245][0]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[245][1]~regout\);

-- Location: LCFF_X25_Y15_N29
\DRAM|mem[246][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[246][0]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[246][1]~regout\);

-- Location: LCFF_X25_Y15_N31
\DRAM|mem[244][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[244][0]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[244][1]~regout\);

-- Location: LCCOMB_X25_Y15_N30
\DRAM|Selector6~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~25_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[246][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[244][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[246][1]~regout\,
	datac => \DRAM|mem[244][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector6~25_combout\);

-- Location: LCFF_X24_Y15_N31
\DRAM|mem[247][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[247][0]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[247][1]~regout\);

-- Location: LCCOMB_X24_Y15_N12
\DRAM|Selector6~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~26_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector6~25_combout\ & (\DRAM|mem[247][1]~regout\)) # (!\DRAM|Selector6~25_combout\ & ((\DRAM|mem[245][1]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector6~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[247][1]~regout\,
	datac => \DRAM|mem[245][1]~regout\,
	datad => \DRAM|Selector6~25_combout\,
	combout => \DRAM|Selector6~26_combout\);

-- Location: LCCOMB_X25_Y22_N12
\DRAM|Selector6~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~27_combout\ = (\DRAM|Selector7~70_combout\ & ((\DRAM|Selector6~24_combout\ & ((\DRAM|Selector6~26_combout\))) # (!\DRAM|Selector6~24_combout\ & (\DRAM|Selector6~11_combout\)))) # (!\DRAM|Selector7~70_combout\ & 
-- (\DRAM|Selector6~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~70_combout\,
	datab => \DRAM|Selector6~24_combout\,
	datac => \DRAM|Selector6~11_combout\,
	datad => \DRAM|Selector6~26_combout\,
	combout => \DRAM|Selector6~27_combout\);

-- Location: LCFF_X33_Y13_N3
\DRAM|mem[165][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[165][1]~feeder_combout\,
	ena => \DRAM|mem[165][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[165][1]~regout\);

-- Location: LCFF_X29_Y16_N13
\DRAM|mem[135][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[135][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[135][1]~regout\);

-- Location: LCFF_X28_Y16_N13
\DRAM|mem[134][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[134][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[134][1]~regout\);

-- Location: LCFF_X31_Y13_N5
\DRAM|mem[151][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[151][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[151][1]~regout\);

-- Location: LCFF_X33_Y15_N3
\DRAM|mem[169][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[169][1]~feeder_combout\,
	ena => \DRAM|mem[169][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[169][1]~regout\);

-- Location: LCFF_X29_Y13_N21
\DRAM|mem[154][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[154][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[154][1]~regout\);

-- Location: LCFF_X28_Y15_N21
\DRAM|mem[139][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[139][1]~feeder_combout\,
	ena => \DRAM|mem[139][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[139][1]~regout\);

-- Location: LCFF_X29_Y13_N7
\DRAM|mem[152][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[152][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[152][1]~regout\);

-- Location: LCFF_X28_Y15_N7
\DRAM|mem[137][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[137][1]~feeder_combout\,
	ena => \DRAM|mem[137][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[137][1]~regout\);

-- Location: LCFF_X32_Y13_N27
\DRAM|mem[145][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[145][1]~feeder_combout\,
	ena => \DRAM|mem[145][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[145][1]~regout\);

-- Location: LCFF_X29_Y17_N15
\DRAM|mem[162][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[162][1]~feeder_combout\,
	ena => \DRAM|mem[162][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[162][1]~regout\);

-- Location: LCFF_X32_Y16_N19
\DRAM|mem[130][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[130][1]~feeder_combout\,
	ena => \DRAM|mem[130][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[130][1]~regout\);

-- Location: LCFF_X33_Y14_N21
\DRAM|mem[131][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[131][1]~feeder_combout\,
	ena => \DRAM|mem[131][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[131][1]~regout\);

-- Location: LCFF_X31_Y19_N15
\DRAM|mem[188][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[188][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[188][1]~regout\);

-- Location: LCFF_X32_Y15_N5
\DRAM|mem[173][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[173][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[173][1]~regout\);

-- Location: LCFF_X31_Y17_N21
\DRAM|mem[172][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[172][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[172][1]~regout\);

-- Location: LCCOMB_X31_Y17_N20
\DRAM|Selector6~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~59_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[173][1]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[172][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[173][1]~regout\,
	datac => \DRAM|mem[172][1]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector6~59_combout\);

-- Location: LCFF_X32_Y15_N15
\DRAM|mem[189][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[189][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[189][1]~regout\);

-- Location: LCCOMB_X32_Y15_N14
\DRAM|Selector6~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~60_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~59_combout\ & ((\DRAM|mem[189][1]~regout\))) # (!\DRAM|Selector6~59_combout\ & (\DRAM|mem[188][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector6~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[188][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[189][1]~regout\,
	datad => \DRAM|Selector6~59_combout\,
	combout => \DRAM|Selector6~60_combout\);

-- Location: LCFF_X27_Y16_N23
\DRAM|mem[190][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[190][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[190][1]~regout\);

-- Location: LCFF_X32_Y21_N7
\DRAM|mem[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~252_combout\,
	ena => \DRAM|mem[21][6]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[21][1]~regout\);

-- Location: LCFF_X33_Y21_N7
\DRAM|mem[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[29][3]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[29][1]~regout\);

-- Location: LCFF_X33_Y22_N11
\DRAM|mem[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[13][6]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[13][1]~regout\);

-- Location: LCCOMB_X33_Y22_N10
\DRAM|Selector6~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~77_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[29][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[13][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[29][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[13][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~77_combout\);

-- Location: LCFF_X33_Y19_N13
\DRAM|mem[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[22][1]~feeder_combout\,
	ena => \DRAM|mem[22][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[22][1]~regout\);

-- Location: LCFF_X35_Y20_N3
\DRAM|mem[34][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[34][4]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[34][1]~regout\);

-- Location: LCFF_X38_Y23_N21
\DRAM|mem[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~253_combout\,
	sload => VCC,
	ena => \DRAM|mem[24][5]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[24][1]~regout\);

-- Location: LCFF_X36_Y23_N11
\DRAM|mem[36][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[36][1]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[36][1]~regout\);

-- Location: LCFF_X32_Y22_N25
\DRAM|mem[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~253_combout\,
	sload => VCC,
	ena => \DRAM|mem[4][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[4][1]~regout\);

-- Location: LCCOMB_X32_Y22_N24
\DRAM|Selector6~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~92_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[36][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[4][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[36][1]~regout\,
	datac => \DRAM|mem[4][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~92_combout\);

-- Location: LCFF_X37_Y25_N17
\DRAM|mem[32][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[32][1]~feeder_combout\,
	ena => \DRAM|mem[32][6]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[32][1]~regout\);

-- Location: LCFF_X32_Y23_N21
\DRAM|mem[48][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[48][1]~feeder_combout\,
	ena => \DRAM|mem[48][7]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[48][1]~regout\);

-- Location: LCFF_X33_Y24_N27
\DRAM|mem[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[28][1]~feeder_combout\,
	ena => \DRAM|mem[28][3]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[28][1]~regout\);

-- Location: LCFF_X33_Y19_N23
\DRAM|mem[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[23][1]~feeder_combout\,
	ena => \DRAM|mem[23][1]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[23][1]~regout\);

-- Location: LCFF_X38_Y21_N29
\DRAM|mem[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[27][1]~feeder_combout\,
	ena => \DRAM|mem[27][0]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[27][1]~regout\);

-- Location: LCFF_X34_Y24_N29
\DRAM|mem[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[31][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[31][1]~regout\);

-- Location: LCFF_X42_Y20_N5
\DRAM|mem[218][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[218][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[218][1]~regout\);

-- Location: LCFF_X20_Y18_N29
\DRAM|mem[214][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[214][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[214][1]~regout\);

-- Location: LCFF_X21_Y18_N5
\DRAM|mem[210][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[210][0]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[210][1]~regout\);

-- Location: LCCOMB_X21_Y18_N4
\DRAM|Selector6~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~113_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[214][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[210][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[214][1]~regout\,
	datac => \DRAM|mem[210][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector6~113_combout\);

-- Location: LCFF_X20_Y18_N31
\DRAM|mem[222][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[222][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[222][1]~regout\);

-- Location: LCCOMB_X20_Y18_N30
\DRAM|Selector6~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~114_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector6~113_combout\ & ((\DRAM|mem[222][1]~regout\))) # (!\DRAM|Selector6~113_combout\ & (\DRAM|mem[218][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector6~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[218][1]~regout\,
	datac => \DRAM|mem[222][1]~regout\,
	datad => \DRAM|Selector6~113_combout\,
	combout => \DRAM|Selector6~114_combout\);

-- Location: LCFF_X22_Y20_N7
\DRAM|mem[221][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[221][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[221][1]~regout\);

-- Location: LCFF_X21_Y17_N5
\DRAM|mem[212][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[212][1]~feeder_combout\,
	ena => \DRAM|mem[212][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[212][1]~regout\);

-- Location: LCFF_X21_Y17_N15
\DRAM|mem[220][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[220][1]~feeder_combout\,
	ena => \DRAM|mem[220][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[220][1]~regout\);

-- Location: LCFF_X22_Y19_N11
\DRAM|mem[215][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[215][1]~feeder_combout\,
	ena => \DRAM|mem[215][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[215][1]~regout\);

-- Location: LCFF_X21_Y18_N15
\DRAM|mem[211][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[211][0]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[211][1]~regout\);

-- Location: LCCOMB_X21_Y18_N14
\DRAM|Selector6~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~120_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[215][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[211][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[215][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[211][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector6~120_combout\);

-- Location: LCFF_X23_Y19_N5
\DRAM|mem[101][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[101][1]~feeder_combout\,
	ena => \DRAM|mem[101][0]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[101][1]~regout\);

-- Location: LCFF_X23_Y18_N5
\DRAM|mem[85][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[85][0]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[85][1]~regout\);

-- Location: LCFF_X40_Y20_N21
\DRAM|mem[93][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[93][1]~feeder_combout\,
	ena => \DRAM|mem[93][0]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[93][1]~regout\);

-- Location: LCFF_X23_Y18_N23
\DRAM|mem[69][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[69][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[69][1]~regout\);

-- Location: LCFF_X40_Y20_N7
\DRAM|mem[77][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[77][1]~feeder_combout\,
	ena => \DRAM|mem[77][0]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[77][1]~regout\);

-- Location: LCFF_X23_Y19_N23
\DRAM|mem[117][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[117][1]~feeder_combout\,
	ena => \DRAM|mem[117][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[117][1]~regout\);

-- Location: LCFF_X41_Y18_N31
\DRAM|mem[102][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[102][0]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[102][1]~regout\);

-- Location: LCFF_X37_Y17_N5
\DRAM|mem[106][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[106][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[106][1]~regout\);

-- Location: LCFF_X37_Y17_N15
\DRAM|mem[98][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[98][0]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[98][1]~regout\);

-- Location: LCCOMB_X37_Y17_N14
\DRAM|Selector6~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~135_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[106][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[98][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[106][1]~regout\,
	datac => \DRAM|mem[98][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector6~135_combout\);

-- Location: LCFF_X41_Y20_N29
\DRAM|mem[110][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[110][1]~feeder_combout\,
	ena => \DRAM|mem[110][0]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[110][1]~regout\);

-- Location: LCCOMB_X41_Y18_N30
\DRAM|Selector6~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~136_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~135_combout\ & (\DRAM|mem[110][1]~regout\)) # (!\DRAM|Selector6~135_combout\ & ((\DRAM|mem[102][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector6~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[110][1]~regout\,
	datac => \DRAM|mem[102][1]~regout\,
	datad => \DRAM|Selector6~135_combout\,
	combout => \DRAM|Selector6~136_combout\);

-- Location: LCFF_X36_Y14_N5
\DRAM|mem[90][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[90][0]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[90][1]~regout\);

-- Location: LCFF_X41_Y20_N31
\DRAM|mem[78][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[78][1]~feeder_combout\,
	ena => \DRAM|mem[78][0]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[78][1]~regout\);

-- Location: LCFF_X36_Y14_N15
\DRAM|mem[122][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[122][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[122][1]~regout\);

-- Location: LCFF_X36_Y16_N5
\DRAM|mem[104][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[104][0]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[104][1]~regout\);

-- Location: LCFF_X37_Y15_N5
\DRAM|mem[88][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[88][1]~feeder_combout\,
	ena => \DRAM|mem[88][0]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[88][1]~regout\);

-- Location: LCFF_X27_Y19_N19
\DRAM|mem[84][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[84][0]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[84][1]~regout\);

-- Location: LCFF_X28_Y19_N31
\DRAM|mem[116][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[116][0]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[116][1]~regout\);

-- Location: LCFF_X37_Y15_N7
\DRAM|mem[120][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[120][1]~feeder_combout\,
	ena => \DRAM|mem[120][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[120][1]~regout\);

-- Location: LCFF_X36_Y19_N19
\DRAM|mem[112][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[112][0]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[112][1]~regout\);

-- Location: LCCOMB_X36_Y19_N18
\DRAM|Selector6~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~152_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[120][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[112][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[120][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[112][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector6~152_combout\);

-- Location: LCFF_X36_Y18_N7
\DRAM|mem[124][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[124][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[124][1]~regout\);

-- Location: LCCOMB_X28_Y19_N30
\DRAM|Selector6~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~153_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~152_combout\ & (\DRAM|mem[124][1]~regout\)) # (!\DRAM|Selector6~152_combout\ & ((\DRAM|mem[116][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector6~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[124][1]~regout\,
	datac => \DRAM|mem[116][1]~regout\,
	datad => \DRAM|Selector6~152_combout\,
	combout => \DRAM|Selector6~153_combout\);

-- Location: LCFF_X41_Y21_N5
\DRAM|mem[79][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[79][0]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[79][1]~regout\);

-- Location: LCFF_X40_Y23_N29
\DRAM|mem[111][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[111][1]~feeder_combout\,
	ena => \DRAM|mem[111][0]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[111][1]~regout\);

-- Location: LCFF_X37_Y16_N23
\DRAM|mem[107][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[107][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[107][1]~regout\);

-- Location: LCFF_X31_Y21_N13
\DRAM|mem[154][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|Mux13~4_combout\,
	ena => \DRAM|mem[154][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[154][2]~regout\);

-- Location: LCFF_X27_Y13_N9
\DRAM|mem[150][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[150][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[150][2]~regout\);

-- Location: LCFF_X29_Y20_N13
\DRAM|mem[146][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[146][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[146][2]~regout\);

-- Location: LCCOMB_X29_Y20_N12
\DRAM|Selector5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~2_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[150][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[146][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[150][2]~regout\,
	datac => \DRAM|mem[146][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector5~2_combout\);

-- Location: LCFF_X33_Y16_N5
\DRAM|mem[158][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[158][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[158][2]~regout\);

-- Location: LCCOMB_X33_Y16_N4
\DRAM|Selector5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~3_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector5~2_combout\ & ((\DRAM|mem[158][2]~regout\))) # (!\DRAM|Selector5~2_combout\ & (\DRAM|mem[154][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[154][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[158][2]~regout\,
	datad => \DRAM|Selector5~2_combout\,
	combout => \DRAM|Selector5~3_combout\);

-- Location: LCFF_X29_Y17_N25
\DRAM|mem[166][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[166][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[166][2]~regout\);

-- Location: LCFF_X33_Y17_N17
\DRAM|mem[170][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[170][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[170][2]~regout\);

-- Location: LCFF_X29_Y17_N27
\DRAM|mem[162][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[162][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[162][2]~regout\);

-- Location: LCCOMB_X29_Y17_N26
\DRAM|Selector5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~4_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[170][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[162][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[170][2]~regout\,
	datac => \DRAM|mem[162][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector5~4_combout\);

-- Location: LCFF_X33_Y17_N3
\DRAM|mem[174][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[174][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[174][2]~regout\);

-- Location: LCCOMB_X33_Y17_N2
\DRAM|Selector5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~5_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector5~4_combout\ & ((\DRAM|mem[174][2]~regout\))) # (!\DRAM|Selector5~4_combout\ & (\DRAM|mem[166][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[166][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[174][2]~regout\,
	datad => \DRAM|Selector5~4_combout\,
	combout => \DRAM|Selector5~5_combout\);

-- Location: LCFF_X28_Y16_N17
\DRAM|mem[134][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[134][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[134][2]~regout\);

-- Location: LCFF_X30_Y16_N17
\DRAM|mem[138][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[138][2]~feeder_combout\,
	ena => \DRAM|mem[138][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[138][2]~regout\);

-- Location: LCFF_X29_Y20_N31
\DRAM|mem[130][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[130][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[130][2]~regout\);

-- Location: LCCOMB_X29_Y20_N30
\DRAM|Selector5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~6_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[138][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[130][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[138][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[130][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector5~6_combout\);

-- Location: LCFF_X28_Y16_N3
\DRAM|mem[142][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[142][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[142][2]~regout\);

-- Location: LCCOMB_X28_Y16_N16
\DRAM|Selector5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~7_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector5~6_combout\ & (\DRAM|mem[142][2]~regout\)) # (!\DRAM|Selector5~6_combout\ & ((\DRAM|mem[134][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[142][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[134][2]~regout\,
	datad => \DRAM|Selector5~6_combout\,
	combout => \DRAM|Selector5~7_combout\);

-- Location: LCCOMB_X29_Y15_N28
\DRAM|Selector5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~8_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # ((\DRAM|Selector5~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- ((\DRAM|Selector5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector5~5_combout\,
	datad => \DRAM|Selector5~7_combout\,
	combout => \DRAM|Selector5~8_combout\);

-- Location: LCFF_X34_Y13_N5
\DRAM|mem[186][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[186][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[186][2]~regout\);

-- Location: LCFF_X28_Y13_N9
\DRAM|mem[182][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[182][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[182][2]~regout\);

-- Location: LCFF_X27_Y16_N17
\DRAM|mem[178][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[178][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[178][2]~regout\);

-- Location: LCCOMB_X27_Y16_N16
\DRAM|Selector5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~9_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[182][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[178][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[182][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[178][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector5~9_combout\);

-- Location: LCFF_X27_Y16_N19
\DRAM|mem[190][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[190][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[190][2]~regout\);

-- Location: LCCOMB_X27_Y16_N18
\DRAM|Selector5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~10_combout\ = (\DRAM|Selector5~9_combout\ & (((\DRAM|mem[190][2]~regout\)) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\))) # (!\DRAM|Selector5~9_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[186][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~9_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[190][2]~regout\,
	datad => \DRAM|mem[186][2]~regout\,
	combout => \DRAM|Selector5~10_combout\);

-- Location: LCCOMB_X29_Y15_N30
\DRAM|Selector5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~11_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector5~8_combout\ & ((\DRAM|Selector5~10_combout\))) # (!\DRAM|Selector5~8_combout\ & (\DRAM|Selector5~3_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|Selector5~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector5~8_combout\,
	datac => \DRAM|Selector5~3_combout\,
	datad => \DRAM|Selector5~10_combout\,
	combout => \DRAM|Selector5~11_combout\);

-- Location: LCFF_X33_Y13_N13
\DRAM|mem[165][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[165][2]~feeder_combout\,
	ena => \DRAM|mem[165][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[165][2]~regout\);

-- Location: LCFF_X31_Y13_N9
\DRAM|mem[149][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[149][2]~feeder_combout\,
	ena => \DRAM|mem[149][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[149][2]~regout\);

-- Location: LCFF_X31_Y15_N17
\DRAM|mem[157][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[157][2]~feeder_combout\,
	ena => \DRAM|mem[157][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[157][2]~regout\);

-- Location: LCFF_X28_Y15_N25
\DRAM|mem[137][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[137][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[137][2]~regout\);

-- Location: LCFF_X32_Y18_N17
\DRAM|mem[185][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[185][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[185][2]~regout\);

-- Location: LCFF_X29_Y13_N1
\DRAM|mem[152][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[152][2]~feeder_combout\,
	ena => \DRAM|mem[152][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[152][2]~regout\);

-- Location: LCFF_X30_Y14_N7
\DRAM|mem[156][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[156][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[156][2]~regout\);

-- Location: LCFF_X32_Y18_N11
\DRAM|mem[168][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[168][0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[168][2]~regout\);

-- Location: LCFF_X29_Y16_N17
\DRAM|mem[132][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[132][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[132][2]~regout\);

-- Location: LCFF_X31_Y19_N25
\DRAM|mem[184][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[184][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[184][2]~regout\);

-- Location: LCFF_X28_Y13_N11
\DRAM|mem[180][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[180][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[180][2]~regout\);

-- Location: LCFF_X31_Y13_N11
\DRAM|mem[151][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[151][2]~feeder_combout\,
	ena => \DRAM|mem[151][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[151][2]~regout\);

-- Location: LCFF_X30_Y13_N9
\DRAM|mem[167][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[167][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[167][2]~regout\);

-- Location: LCFF_X33_Y15_N1
\DRAM|mem[171][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[171][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[171][2]~regout\);

-- Location: LCFF_X30_Y16_N27
\DRAM|mem[155][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[155][2]~feeder_combout\,
	ena => \DRAM|mem[155][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[155][2]~regout\);

-- Location: LCFF_X33_Y14_N31
\DRAM|mem[163][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[163][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[163][2]~regout\);

-- Location: LCFF_X29_Y14_N25
\DRAM|mem[159][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[159][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[159][2]~regout\);

-- Location: LCFF_X31_Y17_N11
\DRAM|mem[175][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[175][2]~feeder_combout\,
	ena => \DRAM|mem[175][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[175][2]~regout\);

-- Location: LCFF_X23_Y21_N9
\DRAM|mem[242][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[242][0]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[242][2]~regout\);

-- Location: LCFF_X41_Y18_N9
\DRAM|mem[241][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[241][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[241][2]~regout\);

-- Location: LCFF_X42_Y21_N5
\DRAM|mem[240][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[240][0]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[240][2]~regout\);

-- Location: LCCOMB_X42_Y21_N4
\DRAM|Selector5~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~44_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[241][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[240][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[241][2]~regout\,
	datac => \DRAM|mem[240][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~44_combout\);

-- Location: LCFF_X23_Y21_N11
\DRAM|mem[243][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[243][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[243][2]~regout\);

-- Location: LCCOMB_X23_Y21_N10
\DRAM|Selector5~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~45_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~44_combout\ & ((\DRAM|mem[243][2]~regout\))) # (!\DRAM|Selector5~44_combout\ & (\DRAM|mem[242][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector5~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[242][2]~regout\,
	datac => \DRAM|mem[243][2]~regout\,
	datad => \DRAM|Selector5~44_combout\,
	combout => \DRAM|Selector5~45_combout\);

-- Location: LCFF_X25_Y19_N7
\DRAM|mem[233][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[233][2]~feeder_combout\,
	ena => \DRAM|mem[233][0]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[233][2]~regout\);

-- Location: LCFF_X24_Y19_N21
\DRAM|mem[229][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[229][2]~feeder_combout\,
	ena => \DRAM|mem[229][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[229][2]~regout\);

-- Location: LCFF_X24_Y20_N5
\DRAM|mem[225][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[225][0]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[225][2]~regout\);

-- Location: LCCOMB_X24_Y20_N4
\DRAM|Selector5~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~46_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[229][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[225][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[229][2]~regout\,
	datac => \DRAM|mem[225][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector5~46_combout\);

-- Location: LCFF_X24_Y20_N7
\DRAM|mem[237][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[237][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[237][2]~regout\);

-- Location: LCCOMB_X24_Y20_N6
\DRAM|Selector5~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~47_combout\ = (\DRAM|Selector5~46_combout\ & (((\DRAM|mem[237][2]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\DRAM|Selector5~46_combout\ & (\DRAM|mem[233][2]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[233][2]~regout\,
	datab => \DRAM|Selector5~46_combout\,
	datac => \DRAM|mem[237][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector5~47_combout\);

-- Location: LCFF_X22_Y21_N9
\DRAM|mem[230][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[230][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[230][2]~regout\);

-- Location: LCFF_X29_Y21_N5
\DRAM|mem[226][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[226][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[226][2]~regout\);

-- Location: LCFF_X22_Y21_N3
\DRAM|mem[238][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[238][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[238][2]~regout\);

-- Location: LCFF_X29_Y21_N31
\DRAM|mem[234][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[234][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[234][2]~regout\);

-- Location: LCCOMB_X29_Y21_N30
\DRAM|Selector5~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~48_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[238][2]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[234][2]~regout\ & 
-- \cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[238][2]~regout\,
	datac => \DRAM|mem[234][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector5~48_combout\);

-- Location: LCCOMB_X29_Y21_N4
\DRAM|Selector5~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~49_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|Selector5~48_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector5~48_combout\ & (\DRAM|mem[230][2]~regout\)) # (!\DRAM|Selector5~48_combout\ & 
-- ((\DRAM|mem[226][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[230][2]~regout\,
	datac => \DRAM|mem[226][2]~regout\,
	datad => \DRAM|Selector5~48_combout\,
	combout => \DRAM|Selector5~49_combout\);

-- Location: LCFF_X23_Y22_N1
\DRAM|mem[228][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[228][2]~feeder_combout\,
	ena => \DRAM|mem[228][0]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[228][2]~regout\);

-- Location: LCFF_X27_Y20_N17
\DRAM|mem[224][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[224][0]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[224][2]~regout\);

-- Location: LCFF_X28_Y21_N9
\DRAM|mem[236][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[236][2]~feeder_combout\,
	ena => \DRAM|mem[236][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[236][2]~regout\);

-- Location: LCFF_X27_Y20_N11
\DRAM|mem[232][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[232][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[232][2]~regout\);

-- Location: LCCOMB_X27_Y20_N10
\DRAM|Selector5~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~50_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[236][2]~regout\)) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[232][2]~regout\))))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[236][2]~regout\,
	datac => \DRAM|mem[232][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector5~50_combout\);

-- Location: LCCOMB_X27_Y20_N16
\DRAM|Selector5~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~51_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|Selector5~50_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector5~50_combout\ & (\DRAM|mem[228][2]~regout\)) # (!\DRAM|Selector5~50_combout\ & 
-- ((\DRAM|mem[224][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[228][2]~regout\,
	datac => \DRAM|mem[224][2]~regout\,
	datad => \DRAM|Selector5~50_combout\,
	combout => \DRAM|Selector5~51_combout\);

-- Location: LCCOMB_X27_Y20_N20
\DRAM|Selector5~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~52_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\)) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~49_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector5~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector5~51_combout\,
	datad => \DRAM|Selector5~49_combout\,
	combout => \DRAM|Selector5~52_combout\);

-- Location: LCFF_X24_Y22_N21
\DRAM|mem[235][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[235][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[235][2]~regout\);

-- Location: LCFF_X23_Y22_N11
\DRAM|mem[231][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[231][2]~feeder_combout\,
	ena => \DRAM|mem[231][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[231][2]~regout\);

-- Location: LCFF_X23_Y20_N31
\DRAM|mem[227][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[227][0]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[227][2]~regout\);

-- Location: LCCOMB_X23_Y20_N30
\DRAM|Selector5~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~53_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[231][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[227][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[231][2]~regout\,
	datac => \DRAM|mem[227][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector5~53_combout\);

-- Location: LCFF_X23_Y20_N9
\DRAM|mem[239][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[239][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[239][2]~regout\);

-- Location: LCCOMB_X23_Y20_N8
\DRAM|Selector5~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~54_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector5~53_combout\ & ((\DRAM|mem[239][2]~regout\))) # (!\DRAM|Selector5~53_combout\ & (\DRAM|mem[235][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector5~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[235][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[239][2]~regout\,
	datad => \DRAM|Selector5~53_combout\,
	combout => \DRAM|Selector5~54_combout\);

-- Location: LCCOMB_X27_Y20_N14
\DRAM|Selector5~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~55_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector5~52_combout\ & ((\DRAM|Selector5~54_combout\))) # (!\DRAM|Selector5~52_combout\ & (\DRAM|Selector5~47_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector5~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|Selector5~47_combout\,
	datac => \DRAM|Selector5~52_combout\,
	datad => \DRAM|Selector5~54_combout\,
	combout => \DRAM|Selector5~55_combout\);

-- Location: LCFF_X27_Y17_N9
\DRAM|mem[202][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[202][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[202][2]~regout\);

-- Location: LCFF_X24_Y17_N9
\DRAM|mem[201][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[201][2]~feeder_combout\,
	ena => \DRAM|mem[201][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[201][2]~regout\);

-- Location: LCFF_X27_Y21_N25
\DRAM|mem[200][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[200][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[200][2]~regout\);

-- Location: LCCOMB_X27_Y21_N24
\DRAM|Selector5~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~56_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[201][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[200][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[201][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[200][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~56_combout\);

-- Location: LCFF_X27_Y17_N27
\DRAM|mem[203][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[203][0]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[203][2]~regout\);

-- Location: LCCOMB_X27_Y17_N8
\DRAM|Selector5~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~57_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~56_combout\ & (\DRAM|mem[203][2]~regout\)) # (!\DRAM|Selector5~56_combout\ & ((\DRAM|mem[202][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector5~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[203][2]~regout\,
	datac => \DRAM|mem[202][2]~regout\,
	datad => \DRAM|Selector5~56_combout\,
	combout => \DRAM|Selector5~57_combout\);

-- Location: LCFF_X25_Y22_N21
\DRAM|mem[198][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[198][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[198][2]~regout\);

-- Location: LCFF_X27_Y15_N13
\DRAM|mem[197][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[197][2]~feeder_combout\,
	ena => \DRAM|mem[197][0]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[197][2]~regout\);

-- Location: LCFF_X25_Y22_N31
\DRAM|mem[196][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[196][0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[196][2]~regout\);

-- Location: LCCOMB_X25_Y22_N30
\DRAM|Selector5~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~58_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[197][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[196][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[197][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[196][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~58_combout\);

-- Location: LCFF_X27_Y14_N5
\DRAM|mem[199][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[199][0]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[199][2]~regout\);

-- Location: LCCOMB_X25_Y22_N20
\DRAM|Selector5~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~59_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~58_combout\ & (\DRAM|mem[199][2]~regout\)) # (!\DRAM|Selector5~58_combout\ & ((\DRAM|mem[198][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector5~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[199][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[198][2]~regout\,
	datad => \DRAM|Selector5~58_combout\,
	combout => \DRAM|Selector5~59_combout\);

-- Location: LCFF_X28_Y18_N5
\DRAM|mem[194][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[194][0]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[194][2]~regout\);

-- Location: LCFF_X28_Y17_N17
\DRAM|mem[193][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[193][0]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[193][2]~regout\);

-- Location: LCFF_X28_Y18_N31
\DRAM|mem[192][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[192][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[192][2]~regout\);

-- Location: LCCOMB_X28_Y18_N30
\DRAM|Selector5~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~60_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[193][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[192][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[193][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[192][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~60_combout\);

-- Location: LCFF_X28_Y17_N11
\DRAM|mem[195][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[195][0]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[195][2]~regout\);

-- Location: LCCOMB_X28_Y18_N4
\DRAM|Selector5~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~61_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~60_combout\ & (\DRAM|mem[195][2]~regout\)) # (!\DRAM|Selector5~60_combout\ & ((\DRAM|mem[194][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector5~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[195][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[194][2]~regout\,
	datad => \DRAM|Selector5~60_combout\,
	combout => \DRAM|Selector5~61_combout\);

-- Location: LCCOMB_X27_Y20_N8
\DRAM|Selector5~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~62_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|Selector5~59_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector5~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector5~59_combout\,
	datad => \DRAM|Selector5~61_combout\,
	combout => \DRAM|Selector5~62_combout\);

-- Location: LCFF_X25_Y17_N1
\DRAM|mem[206][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[206][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[206][2]~regout\);

-- Location: LCFF_X25_Y16_N9
\DRAM|mem[205][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[205][0]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[205][2]~regout\);

-- Location: LCFF_X25_Y16_N27
\DRAM|mem[204][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[204][0]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[204][2]~regout\);

-- Location: LCCOMB_X25_Y16_N26
\DRAM|Selector5~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~63_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[205][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[204][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[205][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[204][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~63_combout\);

-- Location: LCFF_X25_Y17_N11
\DRAM|mem[207][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[207][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[207][2]~regout\);

-- Location: LCCOMB_X25_Y17_N10
\DRAM|Selector5~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~64_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~63_combout\ & ((\DRAM|mem[207][2]~regout\))) # (!\DRAM|Selector5~63_combout\ & (\DRAM|mem[206][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector5~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[206][2]~regout\,
	datac => \DRAM|mem[207][2]~regout\,
	datad => \DRAM|Selector5~63_combout\,
	combout => \DRAM|Selector5~64_combout\);

-- Location: LCCOMB_X27_Y20_N18
\DRAM|Selector5~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~65_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector5~62_combout\ & (\DRAM|Selector5~64_combout\)) # (!\DRAM|Selector5~62_combout\ & ((\DRAM|Selector5~57_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (\DRAM|Selector5~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|Selector5~62_combout\,
	datac => \DRAM|Selector5~64_combout\,
	datad => \DRAM|Selector5~57_combout\,
	combout => \DRAM|Selector5~65_combout\);

-- Location: LCCOMB_X27_Y20_N4
\DRAM|Selector5~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~66_combout\ = (\DRAM|Selector7~177_combout\ & (\DRAM|Selector7~70_combout\)) # (!\DRAM|Selector7~177_combout\ & ((\DRAM|Selector7~70_combout\ & (\DRAM|Selector5~55_combout\)) # (!\DRAM|Selector7~70_combout\ & 
-- ((\DRAM|Selector5~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~177_combout\,
	datab => \DRAM|Selector7~70_combout\,
	datac => \DRAM|Selector5~55_combout\,
	datad => \DRAM|Selector5~65_combout\,
	combout => \DRAM|Selector5~66_combout\);

-- Location: LCFF_X24_Y15_N25
\DRAM|mem[245][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[245][0]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[245][2]~regout\);

-- Location: LCFF_X25_Y15_N1
\DRAM|mem[246][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[246][0]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[246][2]~regout\);

-- Location: LCFF_X25_Y15_N19
\DRAM|mem[244][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[244][0]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[244][2]~regout\);

-- Location: LCCOMB_X25_Y15_N18
\DRAM|Selector5~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~67_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[246][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[244][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[246][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[244][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~67_combout\);

-- Location: LCFF_X24_Y15_N11
\DRAM|mem[247][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[247][0]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[247][2]~regout\);

-- Location: LCCOMB_X24_Y15_N10
\DRAM|Selector5~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~68_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector5~67_combout\ & ((\DRAM|mem[247][2]~regout\))) # (!\DRAM|Selector5~67_combout\ & (\DRAM|mem[245][2]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector5~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[245][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[247][2]~regout\,
	datad => \DRAM|Selector5~67_combout\,
	combout => \DRAM|Selector5~68_combout\);

-- Location: LCCOMB_X31_Y22_N10
\DRAM|Selector5~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~69_combout\ = (\DRAM|Selector7~177_combout\ & ((\DRAM|Selector5~66_combout\ & (\DRAM|Selector5~68_combout\)) # (!\DRAM|Selector5~66_combout\ & ((\DRAM|Selector5~45_combout\))))) # (!\DRAM|Selector7~177_combout\ & 
-- (((\DRAM|Selector5~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~177_combout\,
	datab => \DRAM|Selector5~68_combout\,
	datac => \DRAM|Selector5~66_combout\,
	datad => \DRAM|Selector5~45_combout\,
	combout => \DRAM|Selector5~69_combout\);

-- Location: LCFF_X38_Y21_N15
\DRAM|mem[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~254_combout\,
	ena => \DRAM|mem[25][7]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[25][2]~regout\);

-- Location: LCFF_X38_Y23_N15
\DRAM|mem[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~255_combout\,
	ena => \DRAM|mem[26][5]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[26][2]~regout\);

-- Location: LCFF_X38_Y23_N25
\DRAM|mem[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~255_combout\,
	sload => VCC,
	ena => \DRAM|mem[24][5]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[24][2]~regout\);

-- Location: LCCOMB_X38_Y23_N24
\DRAM|Selector5~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~70_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[26][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[24][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[26][2]~regout\,
	datac => \DRAM|mem[24][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~70_combout\);

-- Location: LCFF_X38_Y21_N9
\DRAM|mem[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[27][0]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[27][2]~regout\);

-- Location: LCCOMB_X38_Y21_N8
\DRAM|Selector5~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~71_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector5~70_combout\ & ((\DRAM|mem[27][2]~regout\))) # (!\DRAM|Selector5~70_combout\ & (\DRAM|mem[25][2]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector5~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[25][2]~regout\,
	datac => \DRAM|mem[27][2]~regout\,
	datad => \DRAM|Selector5~70_combout\,
	combout => \DRAM|Selector5~71_combout\);

-- Location: LCFF_X36_Y21_N25
\DRAM|mem[42][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[42][2]~feeder_combout\,
	ena => \DRAM|mem[42][1]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[42][2]~regout\);

-- Location: LCFF_X37_Y20_N7
\DRAM|mem[41][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[41][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[41][2]~regout\);

-- Location: LCFF_X35_Y19_N29
\DRAM|mem[40][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[40][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[40][2]~regout\);

-- Location: LCCOMB_X35_Y19_N28
\DRAM|Selector5~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~72_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[41][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[40][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[41][2]~regout\,
	datac => \DRAM|mem[40][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~72_combout\);

-- Location: LCFF_X35_Y19_N31
\DRAM|mem[43][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[43][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[43][2]~regout\);

-- Location: LCCOMB_X35_Y19_N30
\DRAM|Selector5~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~73_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~72_combout\ & ((\DRAM|mem[43][2]~regout\))) # (!\DRAM|Selector5~72_combout\ & (\DRAM|mem[42][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector5~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[42][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[43][2]~regout\,
	datad => \DRAM|Selector5~72_combout\,
	combout => \DRAM|Selector5~73_combout\);

-- Location: LCFF_X35_Y23_N13
\DRAM|mem[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~255_combout\,
	sload => VCC,
	ena => \DRAM|mem[10][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[10][2]~regout\);

-- Location: LCFF_X34_Y19_N31
\DRAM|mem[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[9][2]~feeder_combout\,
	ena => \DRAM|mem[9][2]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[9][2]~regout\);

-- Location: LCFF_X34_Y19_N9
\DRAM|mem[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~255_combout\,
	sload => VCC,
	ena => \DRAM|mem[8][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[8][2]~regout\);

-- Location: LCCOMB_X34_Y19_N8
\DRAM|Selector5~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~74_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[9][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[8][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[9][2]~regout\,
	datac => \DRAM|mem[8][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~74_combout\);

-- Location: LCFF_X38_Y20_N29
\DRAM|mem[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[11][2]~feeder_combout\,
	ena => \DRAM|mem[11][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[11][2]~regout\);

-- Location: LCCOMB_X35_Y23_N12
\DRAM|Selector5~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~75_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~74_combout\ & (\DRAM|mem[11][2]~regout\)) # (!\DRAM|Selector5~74_combout\ & ((\DRAM|mem[10][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector5~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[11][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[10][2]~regout\,
	datad => \DRAM|Selector5~74_combout\,
	combout => \DRAM|Selector5~75_combout\);

-- Location: LCCOMB_X35_Y19_N24
\DRAM|Selector5~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~76_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # ((\DRAM|Selector5~73_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|Selector5~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector5~75_combout\,
	datad => \DRAM|Selector5~73_combout\,
	combout => \DRAM|Selector5~76_combout\);

-- Location: LCFF_X37_Y20_N25
\DRAM|mem[57][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[57][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[57][2]~regout\);

-- Location: LCFF_X36_Y22_N9
\DRAM|mem[58][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[58][5]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[58][2]~regout\);

-- Location: LCFF_X36_Y22_N27
\DRAM|mem[56][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[56][5]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[56][2]~regout\);

-- Location: LCCOMB_X36_Y22_N26
\DRAM|Selector5~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~77_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[58][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[56][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[58][2]~regout\,
	datac => \DRAM|mem[56][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~77_combout\);

-- Location: LCFF_X37_Y22_N7
\DRAM|mem[59][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[59][0]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[59][2]~regout\);

-- Location: LCCOMB_X37_Y22_N6
\DRAM|Selector5~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~78_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector5~77_combout\ & (\DRAM|mem[59][2]~regout\)) # (!\DRAM|Selector5~77_combout\ & ((\DRAM|mem[57][2]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (\DRAM|Selector5~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|Selector5~77_combout\,
	datac => \DRAM|mem[59][2]~regout\,
	datad => \DRAM|mem[57][2]~regout\,
	combout => \DRAM|Selector5~78_combout\);

-- Location: LCCOMB_X35_Y19_N10
\DRAM|Selector5~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~79_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector5~76_combout\ & (\DRAM|Selector5~78_combout\)) # (!\DRAM|Selector5~76_combout\ & ((\DRAM|Selector5~71_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector5~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~78_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector5~76_combout\,
	datad => \DRAM|Selector5~71_combout\,
	combout => \DRAM|Selector5~79_combout\);

-- Location: LCFF_X32_Y25_N1
\DRAM|mem[52][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[52][2]~feeder_combout\,
	ena => \DRAM|mem[52][6]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[52][2]~regout\);

-- Location: LCFF_X35_Y21_N1
\DRAM|mem[38][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[38][5]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[38][2]~regout\);

-- Location: LCFF_X36_Y23_N21
\DRAM|mem[36][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[36][1]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[36][2]~regout\);

-- Location: LCCOMB_X36_Y23_N20
\DRAM|Selector5~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~80_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[38][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[36][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[38][2]~regout\,
	datac => \DRAM|mem[36][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector5~80_combout\);

-- Location: LCFF_X36_Y23_N23
\DRAM|mem[54][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[54][6]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[54][2]~regout\);

-- Location: LCCOMB_X36_Y23_N22
\DRAM|Selector5~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~81_combout\ = (\DRAM|Selector5~80_combout\ & (((\DRAM|mem[54][2]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\DRAM|Selector5~80_combout\ & (\DRAM|mem[52][2]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~80_combout\,
	datab => \DRAM|mem[52][2]~regout\,
	datac => \DRAM|mem[54][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector5~81_combout\);

-- Location: LCFF_X32_Y21_N19
\DRAM|mem[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[21][6]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[21][2]~regout\);

-- Location: LCFF_X34_Y20_N21
\DRAM|mem[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[7][2]~feeder_combout\,
	ena => \DRAM|mem[7][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[7][2]~regout\);

-- Location: LCFF_X32_Y21_N5
\DRAM|mem[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[5][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[5][2]~regout\);

-- Location: LCCOMB_X32_Y21_N4
\DRAM|Selector5~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~82_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[7][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[5][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[7][2]~regout\,
	datac => \DRAM|mem[5][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector5~82_combout\);

-- Location: LCFF_X33_Y19_N1
\DRAM|mem[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[23][1]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[23][2]~regout\);

-- Location: LCCOMB_X32_Y21_N18
\DRAM|Selector5~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~83_combout\ = (\DRAM|Selector5~82_combout\ & ((\DRAM|mem[23][2]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\DRAM|Selector5~82_combout\ & (((\DRAM|mem[21][2]~regout\ & \cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[23][2]~regout\,
	datab => \DRAM|Selector5~82_combout\,
	datac => \DRAM|mem[21][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector5~83_combout\);

-- Location: LCFF_X32_Y22_N17
\DRAM|mem[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[20][0]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[20][2]~regout\);

-- Location: LCFF_X35_Y21_N11
\DRAM|mem[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[6][2]~feeder_combout\,
	ena => \DRAM|mem[6][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[6][2]~regout\);

-- Location: LCFF_X32_Y22_N11
\DRAM|mem[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~255_combout\,
	sload => VCC,
	ena => \DRAM|mem[4][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[4][2]~regout\);

-- Location: LCCOMB_X32_Y22_N10
\DRAM|Selector5~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~84_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[6][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[4][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[6][2]~regout\,
	datac => \DRAM|mem[4][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~84_combout\);

-- Location: LCFF_X33_Y19_N27
\DRAM|mem[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[22][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[22][2]~regout\);

-- Location: LCCOMB_X32_Y22_N16
\DRAM|Selector5~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~85_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector5~84_combout\ & (\DRAM|mem[22][2]~regout\)) # (!\DRAM|Selector5~84_combout\ & ((\DRAM|mem[20][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector5~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[22][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[20][2]~regout\,
	datad => \DRAM|Selector5~84_combout\,
	combout => \DRAM|Selector5~85_combout\);

-- Location: LCCOMB_X32_Y22_N4
\DRAM|Selector5~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~86_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector5~83_combout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector5~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector5~85_combout\,
	datad => \DRAM|Selector5~83_combout\,
	combout => \DRAM|Selector5~86_combout\);

-- Location: LCFF_X32_Y25_N11
\DRAM|mem[53][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[53][2]~feeder_combout\,
	ena => \DRAM|mem[53][6]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[53][2]~regout\);

-- Location: LCFF_X36_Y20_N31
\DRAM|mem[39][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[39][1]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[39][2]~regout\);

-- Location: LCFF_X36_Y25_N3
\DRAM|mem[37][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[37][0]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[37][2]~regout\);

-- Location: LCCOMB_X36_Y25_N2
\DRAM|Selector5~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~87_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[39][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[37][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[39][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[37][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector5~87_combout\);

-- Location: LCFF_X36_Y25_N13
\DRAM|mem[55][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[55][6]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[55][2]~regout\);

-- Location: LCCOMB_X36_Y25_N12
\DRAM|Selector5~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~88_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector5~87_combout\ & ((\DRAM|mem[55][2]~regout\))) # (!\DRAM|Selector5~87_combout\ & (\DRAM|mem[53][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector5~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[53][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[55][2]~regout\,
	datad => \DRAM|Selector5~87_combout\,
	combout => \DRAM|Selector5~88_combout\);

-- Location: LCCOMB_X32_Y22_N30
\DRAM|Selector5~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~89_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector5~86_combout\ & (\DRAM|Selector5~88_combout\)) # (!\DRAM|Selector5~86_combout\ & ((\DRAM|Selector5~81_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector5~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector5~88_combout\,
	datac => \DRAM|Selector5~86_combout\,
	datad => \DRAM|Selector5~81_combout\,
	combout => \DRAM|Selector5~89_combout\);

-- Location: LCFF_X34_Y21_N21
\DRAM|mem[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[18][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[18][2]~regout\);

-- Location: LCFF_X33_Y21_N25
\DRAM|mem[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[17][2]~feeder_combout\,
	ena => \DRAM|mem[17][3]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[17][2]~regout\);

-- Location: LCFF_X34_Y21_N7
\DRAM|mem[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[16][3]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[16][2]~regout\);

-- Location: LCCOMB_X34_Y21_N6
\DRAM|Selector5~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~90_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[17][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[16][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[17][2]~regout\,
	datac => \DRAM|mem[16][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~90_combout\);

-- Location: LCFF_X37_Y21_N29
\DRAM|mem[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[19][5]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[19][2]~regout\);

-- Location: LCCOMB_X37_Y21_N28
\DRAM|Selector5~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~91_combout\ = (\DRAM|Selector5~90_combout\ & (((\DRAM|mem[19][2]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\DRAM|Selector5~90_combout\ & (\DRAM|mem[18][2]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[18][2]~regout\,
	datab => \DRAM|Selector5~90_combout\,
	datac => \DRAM|mem[19][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~91_combout\);

-- Location: LCFF_X35_Y20_N29
\DRAM|mem[34][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[34][2]~feeder_combout\,
	ena => \DRAM|mem[34][4]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[34][2]~regout\);

-- Location: LCFF_X32_Y20_N9
\DRAM|mem[33][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[33][2]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[33][2]~regout\);

-- Location: LCFF_X31_Y23_N31
\DRAM|mem[32][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[32][6]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[32][2]~regout\);

-- Location: LCCOMB_X31_Y23_N30
\DRAM|Selector5~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~92_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[33][2]~regout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[32][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[32][2]~regout\,
	datad => \DRAM|mem[33][2]~regout\,
	combout => \DRAM|Selector5~92_combout\);

-- Location: LCFF_X31_Y23_N1
\DRAM|mem[35][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[35][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[35][2]~regout\);

-- Location: LCCOMB_X31_Y23_N0
\DRAM|Selector5~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~93_combout\ = (\DRAM|Selector5~92_combout\ & (((\DRAM|mem[35][2]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\DRAM|Selector5~92_combout\ & (\DRAM|mem[34][2]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[34][2]~regout\,
	datab => \DRAM|Selector5~92_combout\,
	datac => \DRAM|mem[35][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~93_combout\);

-- Location: LCFF_X34_Y23_N17
\DRAM|mem[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[2][2]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[2][2]~regout\);

-- Location: LCFF_X33_Y22_N21
\DRAM|mem[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[1][2]~feeder_combout\,
	ena => \DRAM|mem[1][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[1][2]~regout\);

-- Location: LCFF_X34_Y23_N19
\DRAM|mem[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[0][0]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[0][2]~regout\);

-- Location: LCCOMB_X34_Y23_N18
\DRAM|Selector5~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~94_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[1][2]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[0][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[1][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[0][2]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector5~94_combout\);

-- Location: LCFF_X37_Y21_N23
\DRAM|mem[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[3][2]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[3][2]~regout\);

-- Location: LCCOMB_X34_Y23_N16
\DRAM|Selector5~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~95_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~94_combout\ & (\DRAM|mem[3][2]~regout\)) # (!\DRAM|Selector5~94_combout\ & ((\DRAM|mem[2][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector5~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[3][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[2][2]~regout\,
	datad => \DRAM|Selector5~94_combout\,
	combout => \DRAM|Selector5~95_combout\);

-- Location: LCCOMB_X32_Y22_N0
\DRAM|Selector5~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~96_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # ((\DRAM|Selector5~93_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- ((\DRAM|Selector5~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector5~93_combout\,
	datad => \DRAM|Selector5~95_combout\,
	combout => \DRAM|Selector5~96_combout\);

-- Location: LCFF_X33_Y20_N5
\DRAM|mem[49][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[49][2]~feeder_combout\,
	ena => \DRAM|mem[49][6]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[49][2]~regout\);

-- Location: LCFF_X35_Y25_N13
\DRAM|mem[50][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[50][6]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[50][2]~regout\);

-- Location: LCFF_X32_Y23_N7
\DRAM|mem[48][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~255_combout\,
	sload => VCC,
	ena => \DRAM|mem[48][7]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[48][2]~regout\);

-- Location: LCCOMB_X32_Y23_N6
\DRAM|Selector5~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~97_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[50][2]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[48][2]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[50][2]~regout\,
	datac => \DRAM|mem[48][2]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector5~97_combout\);

-- Location: LCFF_X32_Y23_N17
\DRAM|mem[51][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[51][6]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[51][2]~regout\);

-- Location: LCCOMB_X32_Y23_N16
\DRAM|Selector5~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~98_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector5~97_combout\ & ((\DRAM|mem[51][2]~regout\))) # (!\DRAM|Selector5~97_combout\ & (\DRAM|mem[49][2]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector5~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[49][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[51][2]~regout\,
	datad => \DRAM|Selector5~97_combout\,
	combout => \DRAM|Selector5~98_combout\);

-- Location: LCCOMB_X32_Y22_N18
\DRAM|Selector5~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~99_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector5~96_combout\ & ((\DRAM|Selector5~98_combout\))) # (!\DRAM|Selector5~96_combout\ & (\DRAM|Selector5~91_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector5~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~91_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector5~98_combout\,
	datad => \DRAM|Selector5~96_combout\,
	combout => \DRAM|Selector5~99_combout\);

-- Location: LCCOMB_X31_Y22_N4
\DRAM|Selector5~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~100_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector5~89_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|Selector5~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|Selector5~99_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datad => \DRAM|Selector5~89_combout\,
	combout => \DRAM|Selector5~100_combout\);

-- Location: LCFF_X32_Y24_N1
\DRAM|mem[60][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[60][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[60][2]~regout\);

-- Location: LCFF_X37_Y24_N7
\DRAM|mem[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[29][2]~feeder_combout\,
	ena => \DRAM|mem[29][3]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[29][2]~regout\);

-- Location: LCFF_X33_Y24_N21
\DRAM|mem[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~255_combout\,
	sload => VCC,
	ena => \DRAM|mem[28][3]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[28][2]~regout\);

-- Location: LCCOMB_X33_Y24_N20
\DRAM|Selector5~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~101_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[29][2]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[28][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[29][2]~regout\,
	datac => \DRAM|mem[28][2]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector5~101_combout\);

-- Location: LCFF_X32_Y24_N19
\DRAM|mem[61][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[61][0]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[61][2]~regout\);

-- Location: LCCOMB_X32_Y24_N18
\DRAM|Selector5~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~102_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector5~101_combout\ & ((\DRAM|mem[61][2]~regout\))) # (!\DRAM|Selector5~101_combout\ & (\DRAM|mem[60][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector5~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[60][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[61][2]~regout\,
	datad => \DRAM|Selector5~101_combout\,
	combout => \DRAM|Selector5~102_combout\);

-- Location: LCFF_X34_Y22_N21
\DRAM|mem[46][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[46][2]~feeder_combout\,
	ena => \DRAM|mem[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[46][2]~regout\);

-- Location: LCFF_X34_Y24_N1
\DRAM|mem[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[15][2]~feeder_combout\,
	ena => \DRAM|mem[15][2]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[15][2]~regout\);

-- Location: LCFF_X33_Y25_N25
\DRAM|mem[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[14][6]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[14][2]~regout\);

-- Location: LCCOMB_X33_Y25_N24
\DRAM|Selector5~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~103_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[15][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[14][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[15][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[14][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector5~103_combout\);

-- Location: LCFF_X33_Y25_N19
\DRAM|mem[47][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[47][0]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[47][2]~regout\);

-- Location: LCCOMB_X33_Y25_N18
\DRAM|Selector5~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~104_combout\ = (\DRAM|Selector5~103_combout\ & (((\DRAM|mem[47][2]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\DRAM|Selector5~103_combout\ & (\DRAM|mem[46][2]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~103_combout\,
	datab => \DRAM|mem[46][2]~regout\,
	datac => \DRAM|mem[47][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector5~104_combout\);

-- Location: LCFF_X34_Y22_N7
\DRAM|mem[44][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[44][2]~feeder_combout\,
	ena => \DRAM|mem[44][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[44][2]~regout\);

-- Location: LCFF_X33_Y22_N15
\DRAM|mem[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[13][2]~feeder_combout\,
	ena => \DRAM|mem[13][6]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[13][2]~regout\);

-- Location: LCFF_X31_Y24_N31
\DRAM|mem[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[12][7]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[12][2]~regout\);

-- Location: LCCOMB_X31_Y24_N30
\DRAM|Selector5~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~105_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[13][2]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[12][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[13][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[12][2]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector5~105_combout\);

-- Location: LCFF_X31_Y24_N25
\DRAM|mem[45][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[45][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[45][2]~regout\);

-- Location: LCCOMB_X31_Y24_N24
\DRAM|Selector5~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~106_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector5~105_combout\ & ((\DRAM|mem[45][2]~regout\))) # (!\DRAM|Selector5~105_combout\ & (\DRAM|mem[44][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector5~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[44][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[45][2]~regout\,
	datad => \DRAM|Selector5~105_combout\,
	combout => \DRAM|Selector5~106_combout\);

-- Location: LCCOMB_X31_Y24_N2
\DRAM|Selector5~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~107_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~104_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector5~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~106_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector5~104_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~107_combout\);

-- Location: LCFF_X36_Y24_N9
\DRAM|mem[62][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[62][0]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[62][2]~regout\);

-- Location: LCFF_X34_Y24_N11
\DRAM|mem[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[31][2]~feeder_combout\,
	ena => \DRAM|mem[31][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[31][2]~regout\);

-- Location: LCFF_X35_Y24_N15
\DRAM|mem[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~254_combout\,
	sload => VCC,
	ena => \DRAM|mem[30][3]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[30][2]~regout\);

-- Location: LCCOMB_X35_Y24_N14
\DRAM|Selector5~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~108_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[31][2]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[30][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[31][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[30][2]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector5~108_combout\);

-- Location: LCFF_X36_Y24_N27
\DRAM|mem[63][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[63][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[63][2]~regout\);

-- Location: LCCOMB_X36_Y24_N8
\DRAM|Selector5~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~109_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector5~108_combout\ & (\DRAM|mem[63][2]~regout\)) # (!\DRAM|Selector5~108_combout\ & ((\DRAM|mem[62][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector5~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[63][2]~regout\,
	datac => \DRAM|mem[62][2]~regout\,
	datad => \DRAM|Selector5~108_combout\,
	combout => \DRAM|Selector5~109_combout\);

-- Location: LCCOMB_X31_Y24_N28
\DRAM|Selector5~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~110_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector5~107_combout\ & ((\DRAM|Selector5~109_combout\))) # (!\DRAM|Selector5~107_combout\ & (\DRAM|Selector5~102_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector5~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector5~102_combout\,
	datac => \DRAM|Selector5~109_combout\,
	datad => \DRAM|Selector5~107_combout\,
	combout => \DRAM|Selector5~110_combout\);

-- Location: LCCOMB_X31_Y22_N6
\DRAM|Selector5~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~111_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector5~100_combout\ & ((\DRAM|Selector5~110_combout\))) # (!\DRAM|Selector5~100_combout\ & (\DRAM|Selector5~79_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector5~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~79_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector5~100_combout\,
	datad => \DRAM|Selector5~110_combout\,
	combout => \DRAM|Selector5~111_combout\);

-- Location: LCCOMB_X31_Y22_N16
\DRAM|Selector5~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~112_combout\ = (\DRAM|Selector7~4_combout\ & (((\DRAM|Selector7~49_combout\) # (\DRAM|Selector5~69_combout\)))) # (!\DRAM|Selector7~4_combout\ & (\DRAM|Selector5~111_combout\ & (!\DRAM|Selector7~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~111_combout\,
	datab => \DRAM|Selector7~4_combout\,
	datac => \DRAM|Selector7~49_combout\,
	datad => \DRAM|Selector5~69_combout\,
	combout => \DRAM|Selector5~112_combout\);

-- Location: LCFF_X22_Y20_N17
\DRAM|mem[217][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[217][0]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[217][2]~regout\);

-- Location: LCFF_X42_Y20_N17
\DRAM|mem[218][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[218][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[218][2]~regout\);

-- Location: LCFF_X22_Y17_N1
\DRAM|mem[216][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[216][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[216][2]~regout\);

-- Location: LCCOMB_X22_Y17_N0
\DRAM|Selector5~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~115_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[218][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[216][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[218][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[216][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~115_combout\);

-- Location: LCFF_X22_Y18_N1
\DRAM|mem[219][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[219][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[219][2]~regout\);

-- Location: LCCOMB_X22_Y18_N0
\DRAM|Selector5~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~116_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector5~115_combout\ & ((\DRAM|mem[219][2]~regout\))) # (!\DRAM|Selector5~115_combout\ & (\DRAM|mem[217][2]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector5~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[217][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[219][2]~regout\,
	datad => \DRAM|Selector5~115_combout\,
	combout => \DRAM|Selector5~116_combout\);

-- Location: LCFF_X22_Y16_N3
\DRAM|mem[209][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[209][2]~feeder_combout\,
	ena => \DRAM|mem[209][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[209][2]~regout\);

-- Location: LCFF_X22_Y20_N27
\DRAM|mem[221][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[221][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[221][2]~regout\);

-- Location: LCFF_X20_Y18_N3
\DRAM|mem[222][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[222][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[222][2]~regout\);

-- Location: LCFF_X21_Y17_N3
\DRAM|mem[220][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[220][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[220][2]~regout\);

-- Location: LCCOMB_X21_Y17_N2
\DRAM|Selector5~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~120_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[222][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[220][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[222][2]~regout\,
	datac => \DRAM|mem[220][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~120_combout\);

-- Location: LCFF_X22_Y18_N19
\DRAM|mem[223][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[223][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[223][2]~regout\);

-- Location: LCCOMB_X22_Y20_N26
\DRAM|Selector5~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~121_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector5~120_combout\ & (\DRAM|mem[223][2]~regout\)) # (!\DRAM|Selector5~120_combout\ & ((\DRAM|mem[221][2]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector5~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[223][2]~regout\,
	datac => \DRAM|mem[221][2]~regout\,
	datad => \DRAM|Selector5~120_combout\,
	combout => \DRAM|Selector5~121_combout\);

-- Location: LCFF_X36_Y14_N1
\DRAM|mem[90][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[90][0]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[90][2]~regout\);

-- Location: LCFF_X37_Y15_N17
\DRAM|mem[88][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[88][0]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[88][2]~regout\);

-- Location: LCCOMB_X37_Y15_N16
\DRAM|Selector5~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~125_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[90][2]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[88][2]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[90][2]~regout\,
	datac => \DRAM|mem[88][2]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector5~125_combout\);

-- Location: LCFF_X38_Y17_N27
\DRAM|mem[73][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[73][0]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[73][2]~regout\);

-- Location: LCFF_X41_Y18_N3
\DRAM|mem[102][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[102][0]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[102][2]~regout\);

-- Location: LCFF_X40_Y21_N9
\DRAM|mem[71][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[71][2]~feeder_combout\,
	ena => \DRAM|mem[71][0]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[71][2]~regout\);

-- Location: LCFF_X40_Y21_N3
\DRAM|mem[87][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[87][2]~feeder_combout\,
	ena => \DRAM|mem[87][0]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[87][2]~regout\);

-- Location: LCFF_X27_Y19_N21
\DRAM|mem[84][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[84][2]~feeder_combout\,
	ena => \DRAM|mem[84][0]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[84][2]~regout\);

-- Location: LCFF_X40_Y19_N3
\DRAM|mem[119][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[119][0]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[119][2]~regout\);

-- Location: LCFF_X37_Y17_N27
\DRAM|mem[98][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[98][0]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[98][2]~regout\);

-- Location: LCFF_X38_Y18_N25
\DRAM|mem[81][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[81][2]~feeder_combout\,
	ena => \DRAM|mem[81][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[81][2]~regout\);

-- Location: LCFF_X35_Y17_N9
\DRAM|mem[82][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[82][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[82][2]~regout\);

-- Location: LCFF_X38_Y18_N11
\DRAM|mem[65][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[65][2]~feeder_combout\,
	ena => \DRAM|mem[65][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[65][2]~regout\);

-- Location: LCFF_X38_Y19_N27
\DRAM|mem[113][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[113][0]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[113][2]~regout\);

-- Location: LCFF_X40_Y17_N5
\DRAM|mem[114][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[114][0]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[114][2]~regout\);

-- Location: LCFF_X36_Y18_N9
\DRAM|mem[124][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[124][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[124][2]~regout\);

-- Location: LCFF_X40_Y20_N25
\DRAM|mem[93][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[93][0]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[93][2]~regout\);

-- Location: LCFF_X36_Y18_N19
\DRAM|mem[92][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[92][0]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[92][2]~regout\);

-- Location: LCCOMB_X36_Y18_N18
\DRAM|Selector5~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~156_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[93][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[92][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[93][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[92][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector5~156_combout\);

-- Location: LCFF_X37_Y23_N17
\DRAM|mem[125][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[125][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[125][2]~regout\);

-- Location: LCCOMB_X36_Y18_N8
\DRAM|Selector5~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~157_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector5~156_combout\ & (\DRAM|mem[125][2]~regout\)) # (!\DRAM|Selector5~156_combout\ & ((\DRAM|mem[124][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector5~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[125][2]~regout\,
	datac => \DRAM|mem[124][2]~regout\,
	datad => \DRAM|Selector5~156_combout\,
	combout => \DRAM|Selector5~157_combout\);

-- Location: LCFF_X41_Y20_N1
\DRAM|mem[110][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[110][0]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[110][2]~regout\);

-- Location: LCFF_X41_Y21_N17
\DRAM|mem[79][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[79][0]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[79][2]~regout\);

-- Location: LCFF_X41_Y20_N11
\DRAM|mem[78][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[78][0]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[78][2]~regout\);

-- Location: LCCOMB_X41_Y20_N10
\DRAM|Selector5~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~158_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[79][2]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[78][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[79][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[78][2]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector5~158_combout\);

-- Location: LCFF_X40_Y23_N17
\DRAM|mem[111][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[111][2]~feeder_combout\,
	ena => \DRAM|mem[111][0]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[111][2]~regout\);

-- Location: LCCOMB_X41_Y20_N0
\DRAM|Selector5~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~159_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector5~158_combout\ & (\DRAM|mem[111][2]~regout\)) # (!\DRAM|Selector5~158_combout\ & ((\DRAM|mem[110][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector5~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[111][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[110][2]~regout\,
	datad => \DRAM|Selector5~158_combout\,
	combout => \DRAM|Selector5~159_combout\);

-- Location: LCFF_X28_Y20_N25
\DRAM|mem[108][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[108][2]~feeder_combout\,
	ena => \DRAM|mem[108][0]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[108][2]~regout\);

-- Location: LCFF_X40_Y20_N27
\DRAM|mem[77][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[77][0]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[77][2]~regout\);

-- Location: LCFF_X41_Y21_N11
\DRAM|mem[95][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[95][0]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[95][2]~regout\);

-- Location: LCFF_X25_Y19_N1
\DRAM|mem[233][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[233][0]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[233][3]~regout\);

-- Location: LCFF_X24_Y19_N7
\DRAM|mem[229][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[229][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[229][3]~regout\);

-- Location: LCFF_X22_Y21_N13
\DRAM|mem[230][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[230][3]~feeder_combout\,
	ena => \DRAM|mem[230][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[230][3]~regout\);

-- Location: LCFF_X24_Y20_N11
\DRAM|mem[237][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[237][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[237][3]~regout\);

-- Location: LCFF_X25_Y21_N11
\DRAM|mem[236][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[236][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[236][3]~regout\);

-- Location: LCCOMB_X25_Y21_N10
\DRAM|Selector4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~9_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[237][3]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[236][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[237][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[236][3]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector4~9_combout\);

-- Location: LCFF_X24_Y18_N19
\DRAM|mem[198][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[198][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[198][3]~regout\);

-- Location: LCFF_X27_Y18_N17
\DRAM|mem[194][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[194][0]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[194][3]~regout\);

-- Location: LCCOMB_X27_Y18_N16
\DRAM|Selector4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~14_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[198][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[194][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[198][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[194][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~14_combout\);

-- Location: LCFF_X25_Y16_N21
\DRAM|mem[205][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[205][0]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[205][3]~regout\);

-- Location: LCFF_X27_Y21_N7
\DRAM|mem[200][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[200][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[200][3]~regout\);

-- Location: LCFF_X25_Y20_N25
\DRAM|mem[196][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[196][3]~feeder_combout\,
	ena => \DRAM|mem[196][0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[196][3]~regout\);

-- Location: LCFF_X25_Y20_N11
\DRAM|mem[199][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[199][3]~feeder_combout\,
	ena => \DRAM|mem[199][0]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[199][3]~regout\);

-- Location: LCFF_X27_Y17_N15
\DRAM|mem[203][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[203][0]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[203][3]~regout\);

-- Location: LCFF_X25_Y15_N13
\DRAM|mem[246][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[246][0]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[246][3]~regout\);

-- Location: LCFF_X28_Y13_N21
\DRAM|mem[180][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[180][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[180][3]~regout\);

-- Location: LCFF_X27_Y13_N13
\DRAM|mem[150][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[150][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[150][3]~regout\);

-- Location: LCFF_X33_Y13_N7
\DRAM|mem[165][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[165][3]~feeder_combout\,
	ena => \DRAM|mem[165][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[165][3]~regout\);

-- Location: LCFF_X29_Y16_N29
\DRAM|mem[135][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[135][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[135][3]~regout\);

-- Location: LCFF_X30_Y17_N29
\DRAM|mem[164][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[164][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[164][3]~regout\);

-- Location: LCFF_X28_Y16_N21
\DRAM|mem[134][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[134][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[134][3]~regout\);

-- Location: LCFF_X35_Y14_N21
\DRAM|mem[181][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[181][3]~feeder_combout\,
	ena => \DRAM|mem[181][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[181][3]~regout\);

-- Location: LCFF_X31_Y13_N13
\DRAM|mem[151][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[151][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[151][3]~regout\);

-- Location: LCFF_X31_Y13_N7
\DRAM|mem[149][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[149][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[149][3]~regout\);

-- Location: LCCOMB_X31_Y13_N6
\DRAM|Selector4~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~35_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[151][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[149][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[151][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[149][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector4~35_combout\);

-- Location: LCFF_X30_Y13_N31
\DRAM|mem[183][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[183][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[183][3]~regout\);

-- Location: LCCOMB_X30_Y13_N30
\DRAM|Selector4~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~36_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~35_combout\ & ((\DRAM|mem[183][3]~regout\))) # (!\DRAM|Selector4~35_combout\ & (\DRAM|mem[181][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[181][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[183][3]~regout\,
	datad => \DRAM|Selector4~35_combout\,
	combout => \DRAM|Selector4~36_combout\);

-- Location: LCFF_X29_Y13_N11
\DRAM|mem[154][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[154][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[154][3]~regout\);

-- Location: LCFF_X32_Y13_N25
\DRAM|mem[153][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[153][3]~feeder_combout\,
	ena => \DRAM|mem[153][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[153][3]~regout\);

-- Location: LCFF_X30_Y16_N11
\DRAM|mem[138][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[138][3]~feeder_combout\,
	ena => \DRAM|mem[138][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[138][3]~regout\);

-- Location: LCFF_X34_Y13_N23
\DRAM|mem[186][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[186][3]~feeder_combout\,
	ena => \DRAM|mem[186][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[186][3]~regout\);

-- Location: LCFF_X32_Y17_N17
\DRAM|mem[161][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[161][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[161][3]~regout\);

-- Location: LCFF_X29_Y17_N31
\DRAM|mem[162][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[162][3]~feeder_combout\,
	ena => \DRAM|mem[162][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[162][3]~regout\);

-- Location: LCFF_X30_Y15_N23
\DRAM|mem[129][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[129][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[129][3]~regout\);

-- Location: LCFF_X33_Y14_N11
\DRAM|mem[131][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[131][3]~feeder_combout\,
	ena => \DRAM|mem[131][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[131][3]~regout\);

-- Location: LCFF_X27_Y16_N5
\DRAM|mem[178][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[178][3]~feeder_combout\,
	ena => \DRAM|mem[178][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[178][3]~regout\);

-- Location: LCFF_X31_Y19_N7
\DRAM|mem[188][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[188][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[188][3]~regout\);

-- Location: LCFF_X32_Y15_N29
\DRAM|mem[173][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[173][3]~feeder_combout\,
	ena => \DRAM|mem[173][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[173][3]~regout\);

-- Location: LCFF_X31_Y17_N13
\DRAM|mem[172][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[172][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[172][3]~regout\);

-- Location: LCCOMB_X31_Y17_N12
\DRAM|Selector4~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~59_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[173][3]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[172][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[173][3]~regout\,
	datac => \DRAM|mem[172][3]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector4~59_combout\);

-- Location: LCFF_X32_Y15_N23
\DRAM|mem[189][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[189][3]~feeder_combout\,
	ena => \DRAM|mem[189][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[189][3]~regout\);

-- Location: LCCOMB_X31_Y19_N6
\DRAM|Selector4~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~60_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~59_combout\ & (\DRAM|mem[189][3]~regout\)) # (!\DRAM|Selector4~59_combout\ & ((\DRAM|mem[188][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector4~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[189][3]~regout\,
	datac => \DRAM|mem[188][3]~regout\,
	datad => \DRAM|Selector4~59_combout\,
	combout => \DRAM|Selector4~60_combout\);

-- Location: LCFF_X29_Y14_N31
\DRAM|mem[159][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[159][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[159][3]~regout\);

-- Location: LCFF_X30_Y14_N19
\DRAM|mem[156][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[156][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[156][3]~regout\);

-- Location: LCFF_X27_Y16_N7
\DRAM|mem[190][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[190][3]~feeder_combout\,
	ena => \DRAM|mem[190][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[190][3]~regout\);

-- Location: LCFF_X38_Y21_N19
\DRAM|mem[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[25][7]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[25][3]~regout\);

-- Location: LCFF_X38_Y22_N3
\DRAM|mem[37][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[37][3]~feeder_combout\,
	ena => \DRAM|mem[37][0]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[37][3]~regout\);

-- Location: LCFF_X31_Y24_N23
\DRAM|mem[45][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[45][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[45][3]~regout\);

-- Location: LCFF_X32_Y21_N31
\DRAM|mem[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[5][3]~feeder_combout\,
	ena => \DRAM|mem[5][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[5][3]~regout\);

-- Location: LCFF_X37_Y20_N5
\DRAM|mem[57][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[57][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[57][3]~regout\);

-- Location: LCFF_X32_Y24_N5
\DRAM|mem[61][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[61][0]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[61][3]~regout\);

-- Location: LCFF_X34_Y25_N25
\DRAM|mem[38][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~257_combout\,
	ena => \DRAM|mem[38][5]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[38][3]~regout\);

-- Location: LCFF_X34_Y22_N17
\DRAM|mem[46][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[46][3]~regout\);

-- Location: LCFF_X38_Y23_N3
\DRAM|mem[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[26][5]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[26][3]~regout\);

-- Location: LCFF_X35_Y23_N15
\DRAM|mem[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[10][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[10][3]~regout\);

-- Location: LCFF_X35_Y21_N5
\DRAM|mem[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[6][3]~feeder_combout\,
	ena => \DRAM|mem[6][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[6][3]~regout\);

-- Location: LCFF_X35_Y23_N1
\DRAM|mem[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~257_combout\,
	sload => VCC,
	ena => \DRAM|mem[2][2]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[2][3]~regout\);

-- Location: LCCOMB_X35_Y23_N0
\DRAM|Selector4~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~84_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[6][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[2][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[6][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[2][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~84_combout\);

-- Location: LCFF_X35_Y24_N19
\DRAM|mem[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[14][6]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[14][3]~regout\);

-- Location: LCCOMB_X35_Y23_N14
\DRAM|Selector4~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~85_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~84_combout\ & (\DRAM|mem[14][3]~regout\)) # (!\DRAM|Selector4~84_combout\ & ((\DRAM|mem[10][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector4~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[14][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[10][3]~regout\,
	datad => \DRAM|Selector4~84_combout\,
	combout => \DRAM|Selector4~85_combout\);

-- Location: LCFF_X35_Y25_N7
\DRAM|mem[58][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[58][3]~feeder_combout\,
	ena => \DRAM|mem[58][5]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[58][3]~regout\);

-- Location: LCFF_X36_Y24_N13
\DRAM|mem[62][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[62][3]~feeder_combout\,
	ena => \DRAM|mem[62][0]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[62][3]~regout\);

-- Location: LCFF_X36_Y23_N15
\DRAM|mem[36][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[36][1]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[36][3]~regout\);

-- Location: LCFF_X33_Y24_N7
\DRAM|mem[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[20][3]~feeder_combout\,
	ena => \DRAM|mem[20][0]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[20][3]~regout\);

-- Location: LCFF_X31_Y24_N17
\DRAM|mem[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[12][7]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[12][3]~regout\);

-- Location: LCFF_X36_Y22_N21
\DRAM|mem[56][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[56][3]~feeder_combout\,
	ena => \DRAM|mem[56][5]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[56][3]~regout\);

-- Location: LCFF_X32_Y24_N15
\DRAM|mem[60][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[60][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[60][3]~regout\);

-- Location: LCFF_X37_Y22_N17
\DRAM|mem[51][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[51][6]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[51][3]~regout\);

-- Location: LCFF_X36_Y20_N17
\DRAM|mem[39][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[39][1]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[39][3]~regout\);

-- Location: LCFF_X31_Y23_N5
\DRAM|mem[35][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[35][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[35][3]~regout\);

-- Location: LCCOMB_X31_Y23_N4
\DRAM|Selector4~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~101_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[39][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[35][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[39][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[35][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~101_combout\);

-- Location: LCFF_X37_Y24_N1
\DRAM|mem[55][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[55][3]~feeder_combout\,
	ena => \DRAM|mem[55][6]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[55][3]~regout\);

-- Location: LCCOMB_X37_Y22_N16
\DRAM|Selector4~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~102_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~101_combout\ & (\DRAM|mem[55][3]~regout\)) # (!\DRAM|Selector4~101_combout\ & ((\DRAM|mem[51][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector4~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[55][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[51][3]~regout\,
	datad => \DRAM|Selector4~101_combout\,
	combout => \DRAM|Selector4~102_combout\);

-- Location: LCFF_X38_Y21_N21
\DRAM|mem[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[27][0]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[27][3]~regout\);

-- Location: LCFF_X34_Y24_N5
\DRAM|mem[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[15][3]~feeder_combout\,
	ena => \DRAM|mem[15][2]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[15][3]~regout\);

-- Location: LCFF_X38_Y20_N7
\DRAM|mem[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[11][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[11][3]~regout\);

-- Location: LCCOMB_X38_Y20_N6
\DRAM|Selector4~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~103_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[15][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[11][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[15][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[11][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~103_combout\);

-- Location: LCFF_X34_Y24_N31
\DRAM|mem[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[31][3]~feeder_combout\,
	ena => \DRAM|mem[31][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[31][3]~regout\);

-- Location: LCCOMB_X38_Y21_N20
\DRAM|Selector4~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~104_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~103_combout\ & (\DRAM|mem[31][3]~regout\)) # (!\DRAM|Selector4~103_combout\ & ((\DRAM|mem[27][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector4~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[31][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[27][3]~regout\,
	datad => \DRAM|Selector4~103_combout\,
	combout => \DRAM|Selector4~104_combout\);

-- Location: LCFF_X37_Y21_N9
\DRAM|mem[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[19][5]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[19][3]~regout\);

-- Location: LCFF_X34_Y20_N7
\DRAM|mem[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[7][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[7][3]~regout\);

-- Location: LCFF_X37_Y21_N11
\DRAM|mem[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[3][2]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[3][3]~regout\);

-- Location: LCCOMB_X37_Y21_N10
\DRAM|Selector4~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~105_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[7][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[3][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[7][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[3][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector4~105_combout\);

-- Location: LCFF_X33_Y19_N15
\DRAM|mem[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[23][3]~feeder_combout\,
	ena => \DRAM|mem[23][1]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[23][3]~regout\);

-- Location: LCCOMB_X37_Y21_N8
\DRAM|Selector4~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~106_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~105_combout\ & (\DRAM|mem[23][3]~regout\)) # (!\DRAM|Selector4~105_combout\ & ((\DRAM|mem[19][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector4~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[23][3]~regout\,
	datac => \DRAM|mem[19][3]~regout\,
	datad => \DRAM|Selector4~105_combout\,
	combout => \DRAM|Selector4~106_combout\);

-- Location: LCCOMB_X37_Y21_N4
\DRAM|Selector4~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~107_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # ((\DRAM|Selector4~104_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (\DRAM|Selector4~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector4~106_combout\,
	datad => \DRAM|Selector4~104_combout\,
	combout => \DRAM|Selector4~107_combout\);

-- Location: LCFF_X37_Y22_N3
\DRAM|mem[59][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[59][0]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[59][3]~regout\);

-- Location: LCFF_X36_Y20_N27
\DRAM|mem[47][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[47][0]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[47][3]~regout\);

-- Location: LCFF_X37_Y18_N15
\DRAM|mem[43][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[43][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[43][3]~regout\);

-- Location: LCCOMB_X37_Y18_N14
\DRAM|Selector4~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~108_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[47][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[43][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[47][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[43][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~108_combout\);

-- Location: LCFF_X36_Y24_N7
\DRAM|mem[63][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[63][3]~feeder_combout\,
	ena => \DRAM|mem[63][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[63][3]~regout\);

-- Location: LCCOMB_X37_Y22_N2
\DRAM|Selector4~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~109_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~108_combout\ & (\DRAM|mem[63][3]~regout\)) # (!\DRAM|Selector4~108_combout\ & ((\DRAM|mem[59][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector4~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[63][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[59][3]~regout\,
	datad => \DRAM|Selector4~108_combout\,
	combout => \DRAM|Selector4~109_combout\);

-- Location: LCCOMB_X37_Y21_N30
\DRAM|Selector4~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~110_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~107_combout\ & ((\DRAM|Selector4~109_combout\))) # (!\DRAM|Selector4~107_combout\ & (\DRAM|Selector4~102_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector4~102_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector4~107_combout\,
	datad => \DRAM|Selector4~109_combout\,
	combout => \DRAM|Selector4~110_combout\);

-- Location: LCFF_X22_Y20_N23
\DRAM|mem[221][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[221][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[221][3]~regout\);

-- Location: LCFF_X42_Y20_N13
\DRAM|mem[218][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[218][3]~feeder_combout\,
	ena => \DRAM|mem[218][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[218][3]~regout\);

-- Location: LCFF_X22_Y17_N13
\DRAM|mem[216][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[216][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[216][3]~regout\);

-- Location: LCFF_X22_Y18_N13
\DRAM|mem[219][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[219][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[219][3]~regout\);

-- Location: LCFF_X22_Y19_N7
\DRAM|mem[215][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[215][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[215][3]~regout\);

-- Location: LCFF_X21_Y18_N23
\DRAM|mem[211][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[211][0]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[211][3]~regout\);

-- Location: LCCOMB_X21_Y18_N22
\DRAM|Selector4~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~120_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[215][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[211][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[215][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[211][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~120_combout\);

-- Location: LCFF_X22_Y18_N15
\DRAM|mem[223][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[223][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[223][3]~regout\);

-- Location: LCCOMB_X22_Y18_N14
\DRAM|Selector4~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~121_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~120_combout\ & ((\DRAM|mem[223][3]~regout\))) # (!\DRAM|Selector4~120_combout\ & (\DRAM|mem[219][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector4~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[219][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[223][3]~regout\,
	datad => \DRAM|Selector4~120_combout\,
	combout => \DRAM|Selector4~121_combout\);

-- Location: LCCOMB_X40_Y22_N24
\DRAM|Selector4~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~124_combout\ = (\DRAM|Selector7~6_combout\ & (((\IOB~combout\(3)) # (\DRAM|Selector7~5_combout\)))) # (!\DRAM|Selector7~6_combout\ & (\IOA~combout\(3) & ((!\DRAM|Selector7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IOA~combout\(3),
	datab => \IOB~combout\(3),
	datac => \DRAM|Selector7~6_combout\,
	datad => \DRAM|Selector7~5_combout\,
	combout => \DRAM|Selector4~124_combout\);

-- Location: LCFF_X40_Y17_N7
\DRAM|mem[114][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[114][0]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[114][3]~regout\);

-- Location: LCFF_X36_Y14_N21
\DRAM|mem[90][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[90][0]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[90][3]~regout\);

-- Location: LCFF_X34_Y17_N17
\DRAM|mem[82][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[82][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[82][3]~regout\);

-- Location: LCCOMB_X34_Y17_N16
\DRAM|Selector4~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~125_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[90][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[82][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[90][3]~regout\,
	datac => \DRAM|mem[82][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~125_combout\);

-- Location: LCFF_X36_Y14_N23
\DRAM|mem[122][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[122][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[122][3]~regout\);

-- Location: LCCOMB_X36_Y14_N22
\DRAM|Selector4~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~126_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~125_combout\ & ((\DRAM|mem[122][3]~regout\))) # (!\DRAM|Selector4~125_combout\ & (\DRAM|mem[114][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[114][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[122][3]~regout\,
	datad => \DRAM|Selector4~125_combout\,
	combout => \DRAM|Selector4~126_combout\);

-- Location: LCFF_X41_Y18_N15
\DRAM|mem[102][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[102][3]~feeder_combout\,
	ena => \DRAM|mem[102][0]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[102][3]~regout\);

-- Location: LCFF_X37_Y17_N7
\DRAM|mem[106][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[106][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[106][3]~regout\);

-- Location: LCFF_X36_Y17_N13
\DRAM|mem[94][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[94][0]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[94][3]~regout\);

-- Location: LCFF_X38_Y16_N5
\DRAM|mem[105][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[105][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[105][3]~regout\);

-- Location: LCFF_X23_Y19_N29
\DRAM|mem[101][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[101][3]~feeder_combout\,
	ena => \DRAM|mem[101][0]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[101][3]~regout\);

-- Location: LCFF_X23_Y18_N21
\DRAM|mem[85][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[85][0]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[85][3]~regout\);

-- Location: LCFF_X38_Y17_N5
\DRAM|mem[89][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[89][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[89][3]~regout\);

-- Location: LCFF_X23_Y18_N31
\DRAM|mem[69][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[69][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[69][3]~regout\);

-- Location: LCFF_X38_Y17_N23
\DRAM|mem[73][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[73][0]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[73][3]~regout\);

-- Location: LCFF_X23_Y19_N7
\DRAM|mem[117][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[117][3]~feeder_combout\,
	ena => \DRAM|mem[117][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[117][3]~regout\);

-- Location: LCFF_X32_Y19_N21
\DRAM|mem[100][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[100][0]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[100][3]~regout\);

-- Location: LCFF_X28_Y20_N13
\DRAM|mem[108][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[108][0]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[108][3]~regout\);

-- Location: LCFF_X37_Y15_N29
\DRAM|mem[88][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[88][3]~feeder_combout\,
	ena => \DRAM|mem[88][0]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[88][3]~regout\);

-- Location: LCFF_X28_Y19_N7
\DRAM|mem[116][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[116][3]~feeder_combout\,
	ena => \DRAM|mem[116][0]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[116][3]~regout\);

-- Location: LCFF_X36_Y18_N31
\DRAM|mem[124][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[124][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[124][3]~regout\);

-- Location: LCFF_X36_Y15_N21
\DRAM|mem[115][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[115][0]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[115][3]~regout\);

-- Location: LCFF_X40_Y19_N13
\DRAM|mem[103][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[103][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[103][3]~regout\);

-- Location: LCFF_X36_Y15_N31
\DRAM|mem[99][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[99][0]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[99][3]~regout\);

-- Location: LCCOMB_X36_Y15_N30
\DRAM|Selector4~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~156_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[103][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[99][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[103][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[99][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~156_combout\);

-- Location: LCFF_X40_Y19_N23
\DRAM|mem[119][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[119][0]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[119][3]~regout\);

-- Location: LCCOMB_X40_Y19_N22
\DRAM|Selector4~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~157_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~156_combout\ & ((\DRAM|mem[119][3]~regout\))) # (!\DRAM|Selector4~156_combout\ & (\DRAM|mem[115][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector4~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[115][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[119][3]~regout\,
	datad => \DRAM|Selector4~156_combout\,
	combout => \DRAM|Selector4~157_combout\);

-- Location: LCFF_X37_Y14_N7
\DRAM|mem[91][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[91][0]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[91][3]~regout\);

-- Location: LCFF_X41_Y21_N21
\DRAM|mem[79][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[79][0]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[79][3]~regout\);

-- Location: LCFF_X34_Y14_N7
\DRAM|mem[75][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[75][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[75][3]~regout\);

-- Location: LCCOMB_X34_Y14_N6
\DRAM|Selector4~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~158_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[79][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[75][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[79][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[75][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~158_combout\);

-- Location: LCFF_X41_Y21_N15
\DRAM|mem[95][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[95][0]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[95][3]~regout\);

-- Location: LCCOMB_X41_Y21_N14
\DRAM|Selector4~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~159_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~158_combout\ & ((\DRAM|mem[95][3]~regout\))) # (!\DRAM|Selector4~158_combout\ & (\DRAM|mem[91][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector4~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[91][3]~regout\,
	datac => \DRAM|mem[95][3]~regout\,
	datad => \DRAM|Selector4~158_combout\,
	combout => \DRAM|Selector4~159_combout\);

-- Location: LCFF_X35_Y16_N21
\DRAM|mem[83][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[83][0]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[83][3]~regout\);

-- Location: LCFF_X40_Y21_N21
\DRAM|mem[71][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[71][0]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[71][3]~regout\);

-- Location: LCFF_X35_Y16_N31
\DRAM|mem[67][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[67][0]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[67][3]~regout\);

-- Location: LCCOMB_X35_Y16_N30
\DRAM|Selector4~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~160_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[71][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[67][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[71][3]~regout\,
	datac => \DRAM|mem[67][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~160_combout\);

-- Location: LCFF_X40_Y21_N7
\DRAM|mem[87][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[87][0]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[87][3]~regout\);

-- Location: LCCOMB_X35_Y16_N20
\DRAM|Selector4~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~161_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~160_combout\ & (\DRAM|mem[87][3]~regout\)) # (!\DRAM|Selector4~160_combout\ & ((\DRAM|mem[83][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector4~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[87][3]~regout\,
	datac => \DRAM|mem[83][3]~regout\,
	datad => \DRAM|Selector4~160_combout\,
	combout => \DRAM|Selector4~161_combout\);

-- Location: LCCOMB_X40_Y22_N2
\DRAM|Selector4~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~162_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~159_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|Selector4~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector4~161_combout\,
	datad => \DRAM|Selector4~159_combout\,
	combout => \DRAM|Selector4~162_combout\);

-- Location: LCFF_X37_Y16_N5
\DRAM|mem[123][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[123][0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[123][3]~regout\);

-- Location: LCFF_X40_Y23_N21
\DRAM|mem[111][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[111][0]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[111][3]~regout\);

-- Location: LCFF_X37_Y16_N7
\DRAM|mem[107][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[107][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[107][3]~regout\);

-- Location: LCCOMB_X37_Y16_N6
\DRAM|Selector4~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~163_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[111][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[107][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[111][3]~regout\,
	datac => \DRAM|mem[107][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~163_combout\);

-- Location: LCFF_X40_Y23_N31
\DRAM|mem[127][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[127][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[127][3]~regout\);

-- Location: LCCOMB_X40_Y23_N30
\DRAM|Selector4~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~164_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~163_combout\ & ((\DRAM|mem[127][3]~regout\))) # (!\DRAM|Selector4~163_combout\ & (\DRAM|mem[123][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector4~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[123][3]~regout\,
	datac => \DRAM|mem[127][3]~regout\,
	datad => \DRAM|Selector4~163_combout\,
	combout => \DRAM|Selector4~164_combout\);

-- Location: LCCOMB_X40_Y22_N12
\DRAM|Selector4~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~165_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~162_combout\ & (\DRAM|Selector4~164_combout\)) # (!\DRAM|Selector4~162_combout\ & ((\DRAM|Selector4~157_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (\DRAM|Selector4~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector4~162_combout\,
	datac => \DRAM|Selector4~164_combout\,
	datad => \DRAM|Selector4~157_combout\,
	combout => \DRAM|Selector4~165_combout\);

-- Location: LCFF_X30_Y19_N9
\DRAM|mem[169][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|Mux11~4_combout\,
	ena => \DRAM|mem[169][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[169][4]~regout\);

-- Location: LCFF_X33_Y13_N25
\DRAM|mem[165][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[165][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[165][4]~regout\);

-- Location: LCFF_X32_Y17_N9
\DRAM|mem[161][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[161][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[161][4]~regout\);

-- Location: LCCOMB_X32_Y17_N8
\DRAM|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~2_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\) # ((\DRAM|mem[165][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (\DRAM|mem[161][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[161][4]~regout\,
	datad => \DRAM|mem[165][4]~regout\,
	combout => \DRAM|Selector3~2_combout\);

-- Location: LCFF_X32_Y15_N1
\DRAM|mem[173][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[173][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[173][4]~regout\);

-- Location: LCCOMB_X32_Y15_N0
\DRAM|Selector3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~3_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector3~2_combout\ & ((\DRAM|mem[173][4]~regout\))) # (!\DRAM|Selector3~2_combout\ & (\DRAM|mem[169][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[169][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[173][4]~regout\,
	datad => \DRAM|Selector3~2_combout\,
	combout => \DRAM|Selector3~3_combout\);

-- Location: LCFF_X31_Y13_N25
\DRAM|mem[149][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[149][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[149][4]~regout\);

-- Location: LCFF_X32_Y13_N21
\DRAM|mem[153][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[153][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[153][4]~regout\);

-- Location: LCFF_X32_Y13_N7
\DRAM|mem[145][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[145][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[145][4]~regout\);

-- Location: LCCOMB_X32_Y13_N6
\DRAM|Selector3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~4_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[153][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[145][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[153][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[145][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector3~4_combout\);

-- Location: LCFF_X33_Y16_N7
\DRAM|mem[157][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[157][4]~feeder_combout\,
	ena => \DRAM|mem[157][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[157][4]~regout\);

-- Location: LCCOMB_X31_Y13_N24
\DRAM|Selector3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~5_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector3~4_combout\ & (\DRAM|mem[157][4]~regout\)) # (!\DRAM|Selector3~4_combout\ & ((\DRAM|mem[149][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[157][4]~regout\,
	datac => \DRAM|mem[149][4]~regout\,
	datad => \DRAM|Selector3~4_combout\,
	combout => \DRAM|Selector3~5_combout\);

-- Location: LCFF_X30_Y15_N25
\DRAM|mem[133][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[133][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[133][4]~regout\);

-- Location: LCFF_X28_Y15_N1
\DRAM|mem[137][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[137][4]~feeder_combout\,
	ena => \DRAM|mem[137][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[137][4]~regout\);

-- Location: LCFF_X30_Y15_N27
\DRAM|mem[129][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[129][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[129][4]~regout\);

-- Location: LCCOMB_X30_Y15_N26
\DRAM|Selector3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~6_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[137][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[129][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[137][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[129][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector3~6_combout\);

-- Location: LCFF_X31_Y15_N7
\DRAM|mem[141][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[141][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[141][4]~regout\);

-- Location: LCCOMB_X31_Y15_N6
\DRAM|Selector3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~7_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector3~6_combout\ & ((\DRAM|mem[141][4]~regout\))) # (!\DRAM|Selector3~6_combout\ & (\DRAM|mem[133][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[133][4]~regout\,
	datac => \DRAM|mem[141][4]~regout\,
	datad => \DRAM|Selector3~6_combout\,
	combout => \DRAM|Selector3~7_combout\);

-- Location: LCCOMB_X31_Y15_N8
\DRAM|Selector3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~8_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # (\DRAM|Selector3~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector3~7_combout\ & 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~7_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \DRAM|Selector3~5_combout\,
	combout => \DRAM|Selector3~8_combout\);

-- Location: LCFF_X32_Y18_N9
\DRAM|mem[185][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[185][4]~feeder_combout\,
	ena => \DRAM|mem[185][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[185][4]~regout\);

-- Location: LCFF_X35_Y14_N25
\DRAM|mem[181][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[181][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[181][4]~regout\);

-- Location: LCFF_X31_Y16_N1
\DRAM|mem[177][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[177][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[177][4]~regout\);

-- Location: LCCOMB_X31_Y16_N0
\DRAM|Selector3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~9_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[181][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[177][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[181][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[177][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector3~9_combout\);

-- Location: LCFF_X32_Y15_N3
\DRAM|mem[189][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[189][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[189][4]~regout\);

-- Location: LCCOMB_X32_Y15_N2
\DRAM|Selector3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~10_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector3~9_combout\ & ((\DRAM|mem[189][4]~regout\))) # (!\DRAM|Selector3~9_combout\ & (\DRAM|mem[185][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[185][4]~regout\,
	datac => \DRAM|mem[189][4]~regout\,
	datad => \DRAM|Selector3~9_combout\,
	combout => \DRAM|Selector3~10_combout\);

-- Location: LCCOMB_X31_Y15_N2
\DRAM|Selector3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~11_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~8_combout\ & ((\DRAM|Selector3~10_combout\))) # (!\DRAM|Selector3~8_combout\ & (\DRAM|Selector3~3_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (\DRAM|Selector3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector3~8_combout\,
	datac => \DRAM|Selector3~3_combout\,
	datad => \DRAM|Selector3~10_combout\,
	combout => \DRAM|Selector3~11_combout\);

-- Location: LCFF_X34_Y13_N1
\DRAM|mem[186][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[186][4]~feeder_combout\,
	ena => \DRAM|mem[186][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[186][4]~regout\);

-- Location: LCFF_X29_Y17_N9
\DRAM|mem[166][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[166][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[166][4]~regout\);

-- Location: LCFF_X33_Y17_N27
\DRAM|mem[170][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[170][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[170][4]~regout\);

-- Location: LCFF_X33_Y16_N9
\DRAM|mem[158][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[158][4]~feeder_combout\,
	ena => \DRAM|mem[158][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[158][4]~regout\);

-- Location: LCFF_X27_Y16_N27
\DRAM|mem[190][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[190][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[190][4]~regout\);

-- Location: LCFF_X27_Y13_N11
\DRAM|mem[148][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[148][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[148][4]~regout\);

-- Location: LCFF_X32_Y18_N27
\DRAM|mem[168][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[168][4]~feeder_combout\,
	ena => \DRAM|mem[168][0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[168][4]~regout\);

-- Location: LCFF_X30_Y17_N9
\DRAM|mem[164][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[164][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[164][4]~regout\);

-- Location: LCFF_X29_Y16_N1
\DRAM|mem[132][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[132][4]~feeder_combout\,
	ena => \DRAM|mem[132][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[132][4]~regout\);

-- Location: LCFF_X31_Y14_N23
\DRAM|mem[136][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[136][4]~feeder_combout\,
	ena => \DRAM|mem[136][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[136][4]~regout\);

-- Location: LCFF_X28_Y13_N13
\DRAM|mem[180][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[180][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[180][4]~regout\);

-- Location: LCFF_X28_Y14_N9
\DRAM|mem[155][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[155][4]~feeder_combout\,
	ena => \DRAM|mem[155][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[155][4]~regout\);

-- Location: LCFF_X30_Y13_N17
\DRAM|mem[167][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[167][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[167][4]~regout\);

-- Location: LCFF_X33_Y15_N31
\DRAM|mem[171][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[171][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[171][4]~regout\);

-- Location: LCFF_X29_Y16_N19
\DRAM|mem[135][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[135][4]~feeder_combout\,
	ena => \DRAM|mem[135][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[135][4]~regout\);

-- Location: LCFF_X28_Y15_N19
\DRAM|mem[139][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[139][4]~feeder_combout\,
	ena => \DRAM|mem[139][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[139][4]~regout\);

-- Location: LCFF_X30_Y13_N11
\DRAM|mem[183][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[183][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[183][4]~regout\);

-- Location: LCFF_X34_Y15_N3
\DRAM|mem[187][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[187][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[187][4]~regout\);

-- Location: LCFF_X32_Y14_N17
\DRAM|mem[179][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[179][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[179][4]~regout\);

-- Location: LCCOMB_X32_Y14_N16
\DRAM|Selector3~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~40_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[187][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[179][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[187][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[179][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector3~40_combout\);

-- Location: LCFF_X34_Y14_N9
\DRAM|mem[191][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[191][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[191][4]~regout\);

-- Location: LCCOMB_X34_Y14_N8
\DRAM|Selector3~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~41_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector3~40_combout\ & ((\DRAM|mem[191][4]~regout\))) # (!\DRAM|Selector3~40_combout\ & (\DRAM|mem[183][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector3~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[183][4]~regout\,
	datac => \DRAM|mem[191][4]~regout\,
	datad => \DRAM|Selector3~40_combout\,
	combout => \DRAM|Selector3~41_combout\);

-- Location: LCFF_X29_Y21_N3
\DRAM|mem[234][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[234][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[234][4]~regout\);

-- Location: LCFF_X24_Y18_N5
\DRAM|mem[198][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[198][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[198][4]~regout\);

-- Location: LCFF_X27_Y15_N9
\DRAM|mem[197][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[197][0]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[197][4]~regout\);

-- Location: LCFF_X25_Y20_N29
\DRAM|mem[196][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[196][0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[196][4]~regout\);

-- Location: LCCOMB_X25_Y20_N28
\DRAM|Selector3~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~56_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[197][4]~regout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[196][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[196][4]~regout\,
	datad => \DRAM|mem[197][4]~regout\,
	combout => \DRAM|Selector3~56_combout\);

-- Location: LCFF_X25_Y20_N23
\DRAM|mem[199][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[199][0]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[199][4]~regout\);

-- Location: LCCOMB_X25_Y20_N22
\DRAM|Selector3~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~57_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~56_combout\ & ((\DRAM|mem[199][4]~regout\))) # (!\DRAM|Selector3~56_combout\ & (\DRAM|mem[198][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector3~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[198][4]~regout\,
	datac => \DRAM|mem[199][4]~regout\,
	datad => \DRAM|Selector3~56_combout\,
	combout => \DRAM|Selector3~57_combout\);

-- Location: LCFF_X24_Y17_N21
\DRAM|mem[201][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[201][4]~feeder_combout\,
	ena => \DRAM|mem[201][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[201][4]~regout\);

-- Location: LCFF_X27_Y17_N25
\DRAM|mem[202][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[202][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[202][4]~regout\);

-- Location: LCFF_X27_Y21_N27
\DRAM|mem[200][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[200][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[200][4]~regout\);

-- Location: LCCOMB_X27_Y21_N26
\DRAM|Selector3~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~58_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[202][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[200][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[202][4]~regout\,
	datac => \DRAM|mem[200][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~58_combout\);

-- Location: LCFF_X27_Y17_N19
\DRAM|mem[203][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[203][0]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[203][4]~regout\);

-- Location: LCCOMB_X27_Y17_N18
\DRAM|Selector3~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~59_combout\ = (\DRAM|Selector3~58_combout\ & (((\DRAM|mem[203][4]~regout\) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\DRAM|Selector3~58_combout\ & (\DRAM|mem[201][4]~regout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~58_combout\,
	datab => \DRAM|mem[201][4]~regout\,
	datac => \DRAM|mem[203][4]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector3~59_combout\);

-- Location: LCFF_X28_Y18_N19
\DRAM|mem[194][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[194][0]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[194][4]~regout\);

-- Location: LCFF_X28_Y17_N9
\DRAM|mem[193][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[193][0]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[193][4]~regout\);

-- Location: LCFF_X28_Y18_N13
\DRAM|mem[192][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[192][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[192][4]~regout\);

-- Location: LCCOMB_X28_Y18_N12
\DRAM|Selector3~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~60_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[193][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[192][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[193][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[192][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~60_combout\);

-- Location: LCFF_X28_Y17_N3
\DRAM|mem[195][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[195][0]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[195][4]~regout\);

-- Location: LCCOMB_X28_Y17_N2
\DRAM|Selector3~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~61_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~60_combout\ & ((\DRAM|mem[195][4]~regout\))) # (!\DRAM|Selector3~60_combout\ & (\DRAM|mem[194][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector3~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[194][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[195][4]~regout\,
	datad => \DRAM|Selector3~60_combout\,
	combout => \DRAM|Selector3~61_combout\);

-- Location: LCCOMB_X28_Y17_N4
\DRAM|Selector3~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~62_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|Selector3~59_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector3~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector3~59_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datad => \DRAM|Selector3~61_combout\,
	combout => \DRAM|Selector3~62_combout\);

-- Location: LCFF_X25_Y16_N31
\DRAM|mem[205][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[205][0]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[205][4]~regout\);

-- Location: LCFF_X25_Y17_N17
\DRAM|mem[206][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[206][4]~feeder_combout\,
	ena => \DRAM|mem[206][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[206][4]~regout\);

-- Location: LCFF_X25_Y16_N1
\DRAM|mem[204][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[204][0]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[204][4]~regout\);

-- Location: LCCOMB_X25_Y16_N0
\DRAM|Selector3~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~63_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[206][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[204][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[206][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[204][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~63_combout\);

-- Location: LCFF_X25_Y17_N19
\DRAM|mem[207][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[207][4]~feeder_combout\,
	ena => \DRAM|mem[207][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[207][4]~regout\);

-- Location: LCCOMB_X25_Y16_N30
\DRAM|Selector3~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~64_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~63_combout\ & (\DRAM|mem[207][4]~regout\)) # (!\DRAM|Selector3~63_combout\ & ((\DRAM|mem[205][4]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector3~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[207][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[205][4]~regout\,
	datad => \DRAM|Selector3~63_combout\,
	combout => \DRAM|Selector3~64_combout\);

-- Location: LCCOMB_X25_Y20_N16
\DRAM|Selector3~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~65_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector3~62_combout\ & (\DRAM|Selector3~64_combout\)) # (!\DRAM|Selector3~62_combout\ & ((\DRAM|Selector3~57_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector3~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~64_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector3~62_combout\,
	datad => \DRAM|Selector3~57_combout\,
	combout => \DRAM|Selector3~65_combout\);

-- Location: LCFF_X24_Y15_N9
\DRAM|mem[245][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[245][0]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[245][4]~regout\);

-- Location: LCFF_X25_Y15_N9
\DRAM|mem[246][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[246][0]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[246][4]~regout\);

-- Location: LCFF_X25_Y15_N11
\DRAM|mem[244][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[244][0]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[244][4]~regout\);

-- Location: LCCOMB_X25_Y15_N10
\DRAM|Selector3~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~67_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[246][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[244][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[246][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[244][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~67_combout\);

-- Location: LCFF_X24_Y15_N3
\DRAM|mem[247][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[247][0]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[247][4]~regout\);

-- Location: LCCOMB_X24_Y15_N2
\DRAM|Selector3~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~68_combout\ = (\DRAM|Selector3~67_combout\ & (((\DRAM|mem[247][4]~regout\) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\DRAM|Selector3~67_combout\ & (\DRAM|mem[245][4]~regout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[245][4]~regout\,
	datab => \DRAM|Selector3~67_combout\,
	datac => \DRAM|mem[247][4]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector3~68_combout\);

-- Location: LCFF_X32_Y25_N9
\DRAM|mem[52][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~258_combout\,
	ena => \DRAM|mem[52][6]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[52][4]~regout\);

-- Location: LCFF_X33_Y19_N25
\DRAM|mem[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~258_combout\,
	sload => VCC,
	ena => \DRAM|mem[22][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[22][4]~regout\);

-- Location: LCFF_X33_Y24_N19
\DRAM|mem[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~259_combout\,
	ena => \DRAM|mem[20][0]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[20][4]~regout\);

-- Location: LCCOMB_X33_Y19_N24
\DRAM|Selector3~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~70_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[22][4]~regout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[20][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[20][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[22][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~70_combout\);

-- Location: LCFF_X36_Y23_N17
\DRAM|mem[54][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[54][6]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[54][4]~regout\);

-- Location: LCCOMB_X36_Y23_N16
\DRAM|Selector3~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~71_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~70_combout\ & ((\DRAM|mem[54][4]~regout\))) # (!\DRAM|Selector3~70_combout\ & (\DRAM|mem[52][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector3~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[52][4]~regout\,
	datac => \DRAM|mem[54][4]~regout\,
	datad => \DRAM|Selector3~70_combout\,
	combout => \DRAM|Selector3~71_combout\);

-- Location: LCFF_X34_Y20_N17
\DRAM|mem[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[7][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[7][4]~regout\);

-- Location: LCFF_X35_Y21_N7
\DRAM|mem[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[6][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[6][4]~regout\);

-- Location: LCFF_X37_Y20_N15
\DRAM|mem[41][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[41][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[41][4]~regout\);

-- Location: LCFF_X36_Y21_N21
\DRAM|mem[42][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[42][1]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[42][4]~regout\);

-- Location: LCFF_X35_Y19_N23
\DRAM|mem[40][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~258_combout\,
	sload => VCC,
	ena => \DRAM|mem[40][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[40][4]~regout\);

-- Location: LCCOMB_X35_Y19_N22
\DRAM|Selector3~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~80_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[42][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[40][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[42][4]~regout\,
	datac => \DRAM|mem[40][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~80_combout\);

-- Location: LCFF_X35_Y19_N1
\DRAM|mem[43][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[43][4]~feeder_combout\,
	ena => \DRAM|mem[43][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[43][4]~regout\);

-- Location: LCCOMB_X37_Y20_N14
\DRAM|Selector3~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~81_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~80_combout\ & (\DRAM|mem[43][4]~regout\)) # (!\DRAM|Selector3~80_combout\ & ((\DRAM|mem[41][4]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector3~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[43][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[41][4]~regout\,
	datad => \DRAM|Selector3~80_combout\,
	combout => \DRAM|Selector3~81_combout\);

-- Location: LCFF_X38_Y23_N31
\DRAM|mem[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[26][4]~feeder_combout\,
	ena => \DRAM|mem[26][5]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[26][4]~regout\);

-- Location: LCFF_X38_Y21_N7
\DRAM|mem[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[25][7]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[25][4]~regout\);

-- Location: LCFF_X35_Y23_N3
\DRAM|mem[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[10][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[10][4]~regout\);

-- Location: LCFF_X34_Y18_N5
\DRAM|mem[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[9][2]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[9][4]~regout\);

-- Location: LCFF_X38_Y20_N1
\DRAM|mem[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~258_combout\,
	sload => VCC,
	ena => \DRAM|mem[8][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[8][4]~regout\);

-- Location: LCCOMB_X38_Y20_N0
\DRAM|Selector3~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~84_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[9][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[8][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[9][4]~regout\,
	datac => \DRAM|mem[8][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~84_combout\);

-- Location: LCFF_X38_Y20_N11
\DRAM|mem[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[11][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[11][4]~regout\);

-- Location: LCCOMB_X38_Y20_N10
\DRAM|Selector3~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~85_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~84_combout\ & ((\DRAM|mem[11][4]~regout\))) # (!\DRAM|Selector3~84_combout\ & (\DRAM|mem[10][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector3~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[10][4]~regout\,
	datac => \DRAM|mem[11][4]~regout\,
	datad => \DRAM|Selector3~84_combout\,
	combout => \DRAM|Selector3~85_combout\);

-- Location: LCFF_X37_Y20_N9
\DRAM|mem[57][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[57][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[57][4]~regout\);

-- Location: LCFF_X36_Y22_N7
\DRAM|mem[58][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~258_combout\,
	sload => VCC,
	ena => \DRAM|mem[58][5]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[58][4]~regout\);

-- Location: LCFF_X32_Y20_N5
\DRAM|mem[33][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[33][2]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[33][4]~regout\);

-- Location: LCFF_X35_Y20_N7
\DRAM|mem[34][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~258_combout\,
	sload => VCC,
	ena => \DRAM|mem[34][4]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[34][4]~regout\);

-- Location: LCFF_X31_Y23_N7
\DRAM|mem[32][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[32][6]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[32][4]~regout\);

-- Location: LCCOMB_X31_Y23_N6
\DRAM|Selector3~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~90_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[34][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[32][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[34][4]~regout\,
	datac => \DRAM|mem[32][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~90_combout\);

-- Location: LCFF_X31_Y23_N17
\DRAM|mem[35][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[35][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[35][4]~regout\);

-- Location: LCCOMB_X32_Y20_N4
\DRAM|Selector3~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~91_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~90_combout\ & (\DRAM|mem[35][4]~regout\)) # (!\DRAM|Selector3~90_combout\ & ((\DRAM|mem[33][4]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector3~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[35][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[33][4]~regout\,
	datad => \DRAM|Selector3~90_combout\,
	combout => \DRAM|Selector3~91_combout\);

-- Location: LCFF_X33_Y22_N5
\DRAM|mem[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[1][4]~feeder_combout\,
	ena => \DRAM|mem[1][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[1][4]~regout\);

-- Location: LCFF_X37_Y18_N9
\DRAM|mem[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[3][2]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[3][4]~regout\);

-- Location: LCFF_X35_Y25_N3
\DRAM|mem[50][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[50][6]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[50][4]~regout\);

-- Location: LCFF_X32_Y23_N15
\DRAM|mem[51][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[51][4]~feeder_combout\,
	ena => \DRAM|mem[51][6]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[51][4]~regout\);

-- Location: LCFF_X32_Y24_N25
\DRAM|mem[60][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[60][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[60][4]~regout\);

-- Location: LCFF_X32_Y20_N23
\DRAM|mem[45][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[45][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[45][4]~regout\);

-- Location: LCFF_X34_Y22_N13
\DRAM|mem[44][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~258_combout\,
	sload => VCC,
	ena => \DRAM|mem[44][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[44][4]~regout\);

-- Location: LCCOMB_X34_Y22_N12
\DRAM|Selector3~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~101_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[45][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[44][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[45][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[44][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector3~101_combout\);

-- Location: LCFF_X32_Y24_N3
\DRAM|mem[61][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[61][0]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[61][4]~regout\);

-- Location: LCCOMB_X32_Y24_N24
\DRAM|Selector3~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~102_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector3~101_combout\ & (\DRAM|mem[61][4]~regout\)) # (!\DRAM|Selector3~101_combout\ & ((\DRAM|mem[60][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector3~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[61][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[60][4]~regout\,
	datad => \DRAM|Selector3~101_combout\,
	combout => \DRAM|Selector3~102_combout\);

-- Location: LCFF_X35_Y24_N5
\DRAM|mem[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~258_combout\,
	sload => VCC,
	ena => \DRAM|mem[30][3]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[30][4]~regout\);

-- Location: LCFF_X34_Y24_N9
\DRAM|mem[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[15][4]~feeder_combout\,
	ena => \DRAM|mem[15][2]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[15][4]~regout\);

-- Location: LCFF_X35_Y24_N23
\DRAM|mem[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[14][6]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[14][4]~regout\);

-- Location: LCCOMB_X35_Y24_N22
\DRAM|Selector3~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~103_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[15][4]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[14][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[15][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[14][4]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector3~103_combout\);

-- Location: LCFF_X34_Y24_N19
\DRAM|mem[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[31][4]~feeder_combout\,
	ena => \DRAM|mem[31][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[31][4]~regout\);

-- Location: LCCOMB_X35_Y24_N4
\DRAM|Selector3~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~104_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector3~103_combout\ & (\DRAM|mem[31][4]~regout\)) # (!\DRAM|Selector3~103_combout\ & ((\DRAM|mem[30][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector3~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[31][4]~regout\,
	datac => \DRAM|mem[30][4]~regout\,
	datad => \DRAM|Selector3~103_combout\,
	combout => \DRAM|Selector3~104_combout\);

-- Location: LCFF_X33_Y24_N13
\DRAM|mem[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[28][4]~feeder_combout\,
	ena => \DRAM|mem[28][3]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[28][4]~regout\);

-- Location: LCFF_X33_Y22_N31
\DRAM|mem[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[13][4]~feeder_combout\,
	ena => \DRAM|mem[13][6]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[13][4]~regout\);

-- Location: LCFF_X31_Y24_N27
\DRAM|mem[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~258_combout\,
	sload => VCC,
	ena => \DRAM|mem[12][7]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[12][4]~regout\);

-- Location: LCCOMB_X31_Y24_N26
\DRAM|Selector3~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~105_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[13][4]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[12][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[13][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[12][4]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector3~105_combout\);

-- Location: LCFF_X37_Y24_N29
\DRAM|mem[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[29][3]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[29][4]~regout\);

-- Location: LCCOMB_X37_Y24_N28
\DRAM|Selector3~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~106_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector3~105_combout\ & ((\DRAM|mem[29][4]~regout\))) # (!\DRAM|Selector3~105_combout\ & (\DRAM|mem[28][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector3~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[28][4]~regout\,
	datac => \DRAM|mem[29][4]~regout\,
	datad => \DRAM|Selector3~105_combout\,
	combout => \DRAM|Selector3~106_combout\);

-- Location: LCCOMB_X35_Y24_N24
\DRAM|Selector3~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~107_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector3~104_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~106_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector3~104_combout\,
	datac => \DRAM|Selector3~106_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~107_combout\);

-- Location: LCFF_X36_Y24_N25
\DRAM|mem[62][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[62][0]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[62][4]~regout\);

-- Location: LCFF_X36_Y20_N23
\DRAM|mem[47][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[47][4]~feeder_combout\,
	ena => \DRAM|mem[47][0]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[47][4]~regout\);

-- Location: LCFF_X36_Y21_N7
\DRAM|mem[46][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[46][4]~regout\);

-- Location: LCCOMB_X36_Y21_N6
\DRAM|Selector3~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~108_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[47][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[46][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[47][4]~regout\,
	datac => \DRAM|mem[46][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector3~108_combout\);

-- Location: LCFF_X36_Y24_N3
\DRAM|mem[63][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[63][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[63][4]~regout\);

-- Location: LCCOMB_X36_Y24_N24
\DRAM|Selector3~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~109_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector3~108_combout\ & (\DRAM|mem[63][4]~regout\)) # (!\DRAM|Selector3~108_combout\ & ((\DRAM|mem[62][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector3~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[63][4]~regout\,
	datac => \DRAM|mem[62][4]~regout\,
	datad => \DRAM|Selector3~108_combout\,
	combout => \DRAM|Selector3~109_combout\);

-- Location: LCCOMB_X35_Y24_N2
\DRAM|Selector3~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~110_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~107_combout\ & ((\DRAM|Selector3~109_combout\))) # (!\DRAM|Selector3~107_combout\ & (\DRAM|Selector3~102_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector3~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector3~102_combout\,
	datac => \DRAM|Selector3~107_combout\,
	datad => \DRAM|Selector3~109_combout\,
	combout => \DRAM|Selector3~110_combout\);

-- Location: LCFF_X22_Y18_N25
\DRAM|mem[219][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[219][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[219][4]~regout\);

-- Location: LCFF_X22_Y16_N17
\DRAM|mem[213][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[213][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[213][4]~regout\);

-- Location: LCFF_X20_Y18_N17
\DRAM|mem[214][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[214][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[214][4]~regout\);

-- Location: LCFF_X21_Y17_N17
\DRAM|mem[212][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[212][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[212][4]~regout\);

-- Location: LCCOMB_X21_Y17_N16
\DRAM|Selector3~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~115_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[214][4]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[212][4]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[214][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[212][4]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector3~115_combout\);

-- Location: LCFF_X22_Y19_N17
\DRAM|mem[215][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[215][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[215][4]~regout\);

-- Location: LCCOMB_X22_Y16_N16
\DRAM|Selector3~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~116_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~115_combout\ & (\DRAM|mem[215][4]~regout\)) # (!\DRAM|Selector3~115_combout\ & ((\DRAM|mem[213][4]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector3~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[215][4]~regout\,
	datac => \DRAM|mem[213][4]~regout\,
	datad => \DRAM|Selector3~115_combout\,
	combout => \DRAM|Selector3~116_combout\);

-- Location: LCFF_X22_Y16_N27
\DRAM|mem[209][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[209][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[209][4]~regout\);

-- Location: LCFF_X21_Y18_N9
\DRAM|mem[210][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[210][0]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[210][4]~regout\);

-- Location: LCFF_X22_Y17_N3
\DRAM|mem[208][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[208][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[208][4]~regout\);

-- Location: LCCOMB_X22_Y17_N2
\DRAM|Selector3~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~117_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[210][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[208][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[210][4]~regout\,
	datac => \DRAM|mem[208][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~117_combout\);

-- Location: LCFF_X21_Y18_N11
\DRAM|mem[211][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[211][0]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[211][4]~regout\);

-- Location: LCCOMB_X21_Y18_N10
\DRAM|Selector3~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~118_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~117_combout\ & ((\DRAM|mem[211][4]~regout\))) # (!\DRAM|Selector3~117_combout\ & (\DRAM|mem[209][4]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector3~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[209][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[211][4]~regout\,
	datad => \DRAM|Selector3~117_combout\,
	combout => \DRAM|Selector3~118_combout\);

-- Location: LCCOMB_X24_Y22_N6
\DRAM|Selector3~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~119_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector3~116_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|Selector3~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~118_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector3~116_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector3~119_combout\);

-- Location: LCFF_X38_Y16_N17
\DRAM|mem[105][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[105][4]~feeder_combout\,
	ena => \DRAM|mem[105][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[105][4]~regout\);

-- Location: LCFF_X36_Y16_N31
\DRAM|mem[104][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[104][0]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[104][4]~regout\);

-- Location: LCCOMB_X36_Y16_N30
\DRAM|Selector3~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~127_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[105][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[104][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[105][4]~regout\,
	datac => \DRAM|mem[104][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~127_combout\);

-- Location: LCFF_X35_Y14_N3
\DRAM|mem[74][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[74][0]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[74][4]~regout\);

-- Location: LCFF_X38_Y17_N19
\DRAM|mem[73][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[73][0]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[73][4]~regout\);

-- Location: LCFF_X36_Y16_N9
\DRAM|mem[72][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[72][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[72][4]~regout\);

-- Location: LCCOMB_X36_Y16_N8
\DRAM|Selector3~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~129_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[73][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[72][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[73][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[72][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~129_combout\);

-- Location: LCFF_X34_Y14_N19
\DRAM|mem[75][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[75][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[75][4]~regout\);

-- Location: LCCOMB_X35_Y14_N2
\DRAM|Selector3~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~130_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~129_combout\ & (\DRAM|mem[75][4]~regout\)) # (!\DRAM|Selector3~129_combout\ & ((\DRAM|mem[74][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector3~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[75][4]~regout\,
	datac => \DRAM|mem[74][4]~regout\,
	datad => \DRAM|Selector3~129_combout\,
	combout => \DRAM|Selector3~130_combout\);

-- Location: LCFF_X40_Y21_N1
\DRAM|mem[71][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[71][4]~feeder_combout\,
	ena => \DRAM|mem[71][0]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[71][4]~regout\);

-- Location: LCFF_X40_Y21_N11
\DRAM|mem[87][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[87][4]~feeder_combout\,
	ena => \DRAM|mem[87][0]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[87][4]~regout\);

-- Location: LCFF_X28_Y19_N25
\DRAM|mem[116][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[116][0]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[116][4]~regout\);

-- Location: LCFF_X41_Y18_N27
\DRAM|mem[102][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[102][0]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[102][4]~regout\);

-- Location: LCFF_X32_Y19_N1
\DRAM|mem[100][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[100][0]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[100][4]~regout\);

-- Location: LCCOMB_X32_Y19_N0
\DRAM|Selector3~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~137_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[102][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[100][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[102][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[100][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~137_combout\);

-- Location: LCFF_X40_Y18_N13
\DRAM|mem[118][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[118][4]~feeder_combout\,
	ena => \DRAM|mem[118][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[118][4]~regout\);

-- Location: LCCOMB_X28_Y19_N24
\DRAM|Selector3~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~138_combout\ = (\DRAM|Selector3~137_combout\ & ((\DRAM|mem[118][4]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\DRAM|Selector3~137_combout\ & (((\DRAM|mem[116][4]~regout\ & \cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[118][4]~regout\,
	datab => \DRAM|Selector3~137_combout\,
	datac => \DRAM|mem[116][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector3~138_combout\);

-- Location: LCFF_X27_Y19_N25
\DRAM|mem[84][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[84][0]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[84][4]~regout\);

-- Location: LCFF_X40_Y18_N7
\DRAM|mem[70][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[70][4]~feeder_combout\,
	ena => \DRAM|mem[70][0]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[70][4]~regout\);

-- Location: LCFF_X28_Y19_N19
\DRAM|mem[68][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[68][0]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[68][4]~regout\);

-- Location: LCCOMB_X28_Y19_N18
\DRAM|Selector3~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~139_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[70][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[68][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[70][4]~regout\,
	datac => \DRAM|mem[68][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~139_combout\);

-- Location: LCFF_X36_Y17_N17
\DRAM|mem[86][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[86][0]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[86][4]~regout\);

-- Location: LCCOMB_X27_Y19_N24
\DRAM|Selector3~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~140_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector3~139_combout\ & (\DRAM|mem[86][4]~regout\)) # (!\DRAM|Selector3~139_combout\ & ((\DRAM|mem[84][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector3~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[86][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[84][4]~regout\,
	datad => \DRAM|Selector3~139_combout\,
	combout => \DRAM|Selector3~140_combout\);

-- Location: LCCOMB_X28_Y19_N20
\DRAM|Selector3~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~141_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|Selector3~138_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~140_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~138_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \DRAM|Selector3~140_combout\,
	combout => \DRAM|Selector3~141_combout\);

-- Location: LCFF_X40_Y19_N9
\DRAM|mem[103][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[103][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[103][4]~regout\);

-- Location: LCFF_X38_Y18_N1
\DRAM|mem[81][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[81][4]~feeder_combout\,
	ena => \DRAM|mem[81][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[81][4]~regout\);

-- Location: LCFF_X36_Y15_N9
\DRAM|mem[99][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[99][0]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[99][4]~regout\);

-- Location: LCFF_X35_Y17_N29
\DRAM|mem[66][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[66][4]~feeder_combout\,
	ena => \DRAM|mem[66][0]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[66][4]~regout\);

-- Location: LCFF_X38_Y18_N19
\DRAM|mem[65][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[65][4]~feeder_combout\,
	ena => \DRAM|mem[65][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[65][4]~regout\);

-- Location: LCFF_X38_Y19_N11
\DRAM|mem[113][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[113][4]~feeder_combout\,
	ena => \DRAM|mem[113][0]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[113][4]~regout\);

-- Location: LCFF_X40_Y17_N17
\DRAM|mem[114][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[114][4]~feeder_combout\,
	ena => \DRAM|mem[114][0]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[114][4]~regout\);

-- Location: LCFF_X36_Y18_N1
\DRAM|mem[124][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[124][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[124][4]~regout\);

-- Location: LCFF_X40_Y20_N17
\DRAM|mem[93][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[93][0]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[93][4]~regout\);

-- Location: LCFF_X36_Y18_N11
\DRAM|mem[92][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[92][0]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[92][4]~regout\);

-- Location: LCCOMB_X36_Y18_N10
\DRAM|Selector3~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~156_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[93][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[92][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[93][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[92][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector3~156_combout\);

-- Location: LCFF_X37_Y23_N21
\DRAM|mem[125][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[125][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[125][4]~regout\);

-- Location: LCCOMB_X37_Y23_N20
\DRAM|Selector3~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~157_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~156_combout\ & ((\DRAM|mem[125][4]~regout\))) # (!\DRAM|Selector3~156_combout\ & (\DRAM|mem[124][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector3~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[124][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[125][4]~regout\,
	datad => \DRAM|Selector3~156_combout\,
	combout => \DRAM|Selector3~157_combout\);

-- Location: LCFF_X41_Y21_N25
\DRAM|mem[79][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[79][0]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[79][4]~regout\);

-- Location: LCFF_X41_Y20_N9
\DRAM|mem[110][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[110][0]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[110][4]~regout\);

-- Location: LCFF_X41_Y20_N3
\DRAM|mem[78][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[78][0]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[78][4]~regout\);

-- Location: LCCOMB_X41_Y20_N2
\DRAM|Selector3~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~158_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[110][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[78][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[110][4]~regout\,
	datac => \DRAM|mem[78][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector3~158_combout\);

-- Location: LCFF_X40_Y23_N9
\DRAM|mem[111][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[111][0]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[111][4]~regout\);

-- Location: LCCOMB_X41_Y21_N24
\DRAM|Selector3~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~159_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~158_combout\ & (\DRAM|mem[111][4]~regout\)) # (!\DRAM|Selector3~158_combout\ & ((\DRAM|mem[79][4]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector3~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[111][4]~regout\,
	datac => \DRAM|mem[79][4]~regout\,
	datad => \DRAM|Selector3~158_combout\,
	combout => \DRAM|Selector3~159_combout\);

-- Location: LCFF_X28_Y20_N17
\DRAM|mem[108][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[108][0]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[108][4]~regout\);

-- Location: LCFF_X40_Y20_N11
\DRAM|mem[77][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[77][0]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[77][4]~regout\);

-- Location: LCFF_X28_Y20_N19
\DRAM|mem[76][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[76][0]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[76][4]~regout\);

-- Location: LCCOMB_X28_Y20_N18
\DRAM|Selector3~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~160_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[77][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[76][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[77][4]~regout\,
	datac => \DRAM|mem[76][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector3~160_combout\);

-- Location: LCFF_X40_Y16_N5
\DRAM|mem[109][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[109][0]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[109][4]~regout\);

-- Location: LCCOMB_X40_Y16_N4
\DRAM|Selector3~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~161_combout\ = (\DRAM|Selector3~160_combout\ & (((\DRAM|mem[109][4]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\DRAM|Selector3~160_combout\ & (\DRAM|mem[108][4]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~160_combout\,
	datab => \DRAM|mem[108][4]~regout\,
	datac => \DRAM|mem[109][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector3~161_combout\);

-- Location: LCCOMB_X36_Y21_N16
\DRAM|Selector3~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~162_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector3~159_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~161_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector3~159_combout\,
	datad => \DRAM|Selector3~161_combout\,
	combout => \DRAM|Selector3~162_combout\);

-- Location: LCFF_X41_Y21_N3
\DRAM|mem[95][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[95][0]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[95][4]~regout\);

-- Location: LCFF_X42_Y20_N3
\DRAM|mem[126][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[126][4]~feeder_combout\,
	ena => \DRAM|mem[126][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[126][4]~regout\);

-- Location: LCFF_X36_Y17_N19
\DRAM|mem[94][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[94][0]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[94][4]~regout\);

-- Location: LCCOMB_X36_Y17_N18
\DRAM|Selector3~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~163_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[126][4]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\DRAM|mem[94][4]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[126][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[94][4]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector3~163_combout\);

-- Location: LCFF_X40_Y23_N27
\DRAM|mem[127][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[127][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[127][4]~regout\);

-- Location: LCCOMB_X40_Y23_N26
\DRAM|Selector3~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~164_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~163_combout\ & ((\DRAM|mem[127][4]~regout\))) # (!\DRAM|Selector3~163_combout\ & (\DRAM|mem[95][4]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector3~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[95][4]~regout\,
	datac => \DRAM|mem[127][4]~regout\,
	datad => \DRAM|Selector3~163_combout\,
	combout => \DRAM|Selector3~164_combout\);

-- Location: LCCOMB_X36_Y21_N26
\DRAM|Selector3~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~165_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector3~162_combout\ & ((\DRAM|Selector3~164_combout\))) # (!\DRAM|Selector3~162_combout\ & (\DRAM|Selector3~157_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector3~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~157_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector3~162_combout\,
	datad => \DRAM|Selector3~164_combout\,
	combout => \DRAM|Selector3~165_combout\);

-- Location: LCFF_X30_Y20_N19
\DRAM|mem[230][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|Mux10~4_combout\,
	ena => \DRAM|mem[230][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[230][5]~regout\);

-- Location: LCFF_X24_Y19_N3
\DRAM|mem[229][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[229][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[229][5]~regout\);

-- Location: LCFF_X23_Y22_N29
\DRAM|mem[228][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[228][0]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[228][5]~regout\);

-- Location: LCCOMB_X23_Y22_N28
\DRAM|Selector2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~2_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[229][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[228][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[229][5]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[228][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector2~2_combout\);

-- Location: LCFF_X23_Y22_N23
\DRAM|mem[231][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[231][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[231][5]~regout\);

-- Location: LCCOMB_X23_Y22_N22
\DRAM|Selector2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~3_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector2~2_combout\ & ((\DRAM|mem[231][5]~regout\))) # (!\DRAM|Selector2~2_combout\ & (\DRAM|mem[230][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[230][5]~regout\,
	datac => \DRAM|mem[231][5]~regout\,
	datad => \DRAM|Selector2~2_combout\,
	combout => \DRAM|Selector2~3_combout\);

-- Location: LCFF_X25_Y19_N15
\DRAM|mem[233][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[233][0]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[233][5]~regout\);

-- Location: LCFF_X29_Y21_N23
\DRAM|mem[234][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[234][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[234][5]~regout\);

-- Location: LCFF_X24_Y21_N17
\DRAM|mem[232][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[232][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[232][5]~regout\);

-- Location: LCCOMB_X24_Y21_N16
\DRAM|Selector2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~4_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[234][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[232][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[234][5]~regout\,
	datac => \DRAM|mem[232][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector2~4_combout\);

-- Location: LCFF_X24_Y22_N19
\DRAM|mem[235][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[235][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[235][5]~regout\);

-- Location: LCCOMB_X25_Y19_N14
\DRAM|Selector2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~5_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector2~4_combout\ & (\DRAM|mem[235][5]~regout\)) # (!\DRAM|Selector2~4_combout\ & ((\DRAM|mem[233][5]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[235][5]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[233][5]~regout\,
	datad => \DRAM|Selector2~4_combout\,
	combout => \DRAM|Selector2~5_combout\);

-- Location: LCFF_X29_Y21_N25
\DRAM|mem[226][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[226][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[226][5]~regout\);

-- Location: LCFF_X24_Y20_N15
\DRAM|mem[225][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[225][0]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[225][5]~regout\);

-- Location: LCFF_X24_Y21_N19
\DRAM|mem[224][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[224][0]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[224][5]~regout\);

-- Location: LCCOMB_X24_Y21_N18
\DRAM|Selector2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~6_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[225][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[224][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[225][5]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[224][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector2~6_combout\);

-- Location: LCFF_X23_Y20_N17
\DRAM|mem[227][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[227][0]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[227][5]~regout\);

-- Location: LCCOMB_X29_Y21_N24
\DRAM|Selector2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~7_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector2~6_combout\ & (\DRAM|mem[227][5]~regout\)) # (!\DRAM|Selector2~6_combout\ & ((\DRAM|mem[226][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[227][5]~regout\,
	datac => \DRAM|mem[226][5]~regout\,
	datad => \DRAM|Selector2~6_combout\,
	combout => \DRAM|Selector2~7_combout\);

-- Location: LCCOMB_X25_Y19_N8
\DRAM|Selector2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~8_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector2~5_combout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|Selector2~7_combout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|Selector2~5_combout\,
	datac => \DRAM|Selector2~7_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~8_combout\);

-- Location: LCFF_X25_Y19_N27
\DRAM|mem[237][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[237][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[237][5]~regout\);

-- Location: LCFF_X22_Y21_N21
\DRAM|mem[238][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[238][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[238][5]~regout\);

-- Location: LCFF_X25_Y21_N9
\DRAM|mem[236][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[236][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[236][5]~regout\);

-- Location: LCCOMB_X25_Y21_N8
\DRAM|Selector2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~9_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\)) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[238][5]~regout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[236][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[236][5]~regout\,
	datad => \DRAM|mem[238][5]~regout\,
	combout => \DRAM|Selector2~9_combout\);

-- Location: LCFF_X23_Y20_N19
\DRAM|mem[239][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[239][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[239][5]~regout\);

-- Location: LCCOMB_X25_Y19_N26
\DRAM|Selector2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~10_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector2~9_combout\ & (\DRAM|mem[239][5]~regout\)) # (!\DRAM|Selector2~9_combout\ & ((\DRAM|mem[237][5]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[239][5]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[237][5]~regout\,
	datad => \DRAM|Selector2~9_combout\,
	combout => \DRAM|Selector2~10_combout\);

-- Location: LCCOMB_X25_Y19_N28
\DRAM|Selector2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~11_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector2~8_combout\ & ((\DRAM|Selector2~10_combout\))) # (!\DRAM|Selector2~8_combout\ & (\DRAM|Selector2~3_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector2~3_combout\,
	datac => \DRAM|Selector2~8_combout\,
	datad => \DRAM|Selector2~10_combout\,
	combout => \DRAM|Selector2~11_combout\);

-- Location: LCFF_X23_Y21_N21
\DRAM|mem[242][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[242][0]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[242][5]~regout\);

-- Location: LCFF_X41_Y18_N13
\DRAM|mem[241][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[241][5]~feeder_combout\,
	ena => \DRAM|mem[241][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[241][5]~regout\);

-- Location: LCFF_X42_Y21_N27
\DRAM|mem[240][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[240][0]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[240][5]~regout\);

-- Location: LCCOMB_X42_Y21_N26
\DRAM|Selector2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~12_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[241][5]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[240][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[241][5]~regout\,
	datac => \DRAM|mem[240][5]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector2~12_combout\);

-- Location: LCFF_X23_Y21_N15
\DRAM|mem[243][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[243][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[243][5]~regout\);

-- Location: LCCOMB_X23_Y21_N14
\DRAM|Selector2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~13_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector2~12_combout\ & ((\DRAM|mem[243][5]~regout\))) # (!\DRAM|Selector2~12_combout\ & (\DRAM|mem[242][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[242][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[243][5]~regout\,
	datad => \DRAM|Selector2~12_combout\,
	combout => \DRAM|Selector2~13_combout\);

-- Location: LCFF_X24_Y17_N31
\DRAM|mem[201][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[201][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[201][5]~regout\);

-- Location: LCFF_X27_Y15_N11
\DRAM|mem[197][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[197][5]~feeder_combout\,
	ena => \DRAM|mem[197][0]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[197][5]~regout\);

-- Location: LCFF_X28_Y17_N23
\DRAM|mem[193][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[193][0]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[193][5]~regout\);

-- Location: LCCOMB_X28_Y17_N22
\DRAM|Selector2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~14_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[197][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[193][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[197][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[193][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~14_combout\);

-- Location: LCFF_X24_Y17_N25
\DRAM|mem[205][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[205][0]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[205][5]~regout\);

-- Location: LCCOMB_X24_Y17_N24
\DRAM|Selector2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~15_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector2~14_combout\ & ((\DRAM|mem[205][5]~regout\))) # (!\DRAM|Selector2~14_combout\ & (\DRAM|mem[201][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[201][5]~regout\,
	datac => \DRAM|mem[205][5]~regout\,
	datad => \DRAM|Selector2~14_combout\,
	combout => \DRAM|Selector2~15_combout\);

-- Location: LCFF_X24_Y18_N15
\DRAM|mem[198][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[198][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[198][5]~regout\);

-- Location: LCFF_X27_Y17_N5
\DRAM|mem[202][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[202][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[202][5]~regout\);

-- Location: LCFF_X27_Y18_N7
\DRAM|mem[194][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[194][0]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[194][5]~regout\);

-- Location: LCCOMB_X27_Y18_N6
\DRAM|Selector2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~16_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[202][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[194][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[202][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[194][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~16_combout\);

-- Location: LCFF_X25_Y17_N13
\DRAM|mem[206][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[206][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[206][5]~regout\);

-- Location: LCCOMB_X24_Y18_N14
\DRAM|Selector2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~17_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector2~16_combout\ & (\DRAM|mem[206][5]~regout\)) # (!\DRAM|Selector2~16_combout\ & ((\DRAM|mem[198][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[206][5]~regout\,
	datac => \DRAM|mem[198][5]~regout\,
	datad => \DRAM|Selector2~16_combout\,
	combout => \DRAM|Selector2~17_combout\);

-- Location: LCFF_X24_Y18_N17
\DRAM|mem[196][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[196][0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[196][5]~regout\);

-- Location: LCFF_X27_Y21_N5
\DRAM|mem[200][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[200][5]~feeder_combout\,
	ena => \DRAM|mem[200][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[200][5]~regout\);

-- Location: LCFF_X28_Y18_N23
\DRAM|mem[192][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[192][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[192][5]~regout\);

-- Location: LCCOMB_X28_Y18_N22
\DRAM|Selector2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~18_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[200][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[192][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[200][5]~regout\,
	datac => \DRAM|mem[192][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~18_combout\);

-- Location: LCFF_X25_Y16_N3
\DRAM|mem[204][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[204][5]~feeder_combout\,
	ena => \DRAM|mem[204][0]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[204][5]~regout\);

-- Location: LCCOMB_X24_Y18_N16
\DRAM|Selector2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~19_combout\ = (\DRAM|Selector2~18_combout\ & ((\DRAM|mem[204][5]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\DRAM|Selector2~18_combout\ & (((\DRAM|mem[196][5]~regout\ & \cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~18_combout\,
	datab => \DRAM|mem[204][5]~regout\,
	datac => \DRAM|mem[196][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~19_combout\);

-- Location: LCCOMB_X24_Y17_N26
\DRAM|Selector2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~20_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\)) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector2~17_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector2~19_combout\,
	datad => \DRAM|Selector2~17_combout\,
	combout => \DRAM|Selector2~20_combout\);

-- Location: LCFF_X27_Y17_N23
\DRAM|mem[203][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[203][0]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[203][5]~regout\);

-- Location: LCFF_X27_Y14_N7
\DRAM|mem[199][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[199][0]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[199][5]~regout\);

-- Location: LCFF_X27_Y14_N1
\DRAM|mem[195][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[195][0]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[195][5]~regout\);

-- Location: LCCOMB_X27_Y14_N0
\DRAM|Selector2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~21_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[199][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[195][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[199][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[195][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~21_combout\);

-- Location: LCFF_X25_Y17_N23
\DRAM|mem[207][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[207][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[207][5]~regout\);

-- Location: LCCOMB_X27_Y17_N22
\DRAM|Selector2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~22_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector2~21_combout\ & (\DRAM|mem[207][5]~regout\)) # (!\DRAM|Selector2~21_combout\ & ((\DRAM|mem[203][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector2~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[207][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[203][5]~regout\,
	datad => \DRAM|Selector2~21_combout\,
	combout => \DRAM|Selector2~22_combout\);

-- Location: LCCOMB_X24_Y17_N4
\DRAM|Selector2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~23_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector2~20_combout\ & ((\DRAM|Selector2~22_combout\))) # (!\DRAM|Selector2~20_combout\ & (\DRAM|Selector2~15_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (\DRAM|Selector2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|Selector2~20_combout\,
	datac => \DRAM|Selector2~15_combout\,
	datad => \DRAM|Selector2~22_combout\,
	combout => \DRAM|Selector2~23_combout\);

-- Location: LCCOMB_X24_Y17_N6
\DRAM|Selector2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~24_combout\ = (\DRAM|Selector7~177_combout\ & (((\DRAM|Selector7~70_combout\) # (\DRAM|Selector2~13_combout\)))) # (!\DRAM|Selector7~177_combout\ & (\DRAM|Selector2~23_combout\ & (!\DRAM|Selector7~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~177_combout\,
	datab => \DRAM|Selector2~23_combout\,
	datac => \DRAM|Selector7~70_combout\,
	datad => \DRAM|Selector2~13_combout\,
	combout => \DRAM|Selector2~24_combout\);

-- Location: LCFF_X24_Y15_N29
\DRAM|mem[245][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[245][0]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[245][5]~regout\);

-- Location: LCFF_X25_Y15_N21
\DRAM|mem[246][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[246][0]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[246][5]~regout\);

-- Location: LCFF_X25_Y15_N15
\DRAM|mem[244][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[244][0]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[244][5]~regout\);

-- Location: LCCOMB_X25_Y15_N14
\DRAM|Selector2~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~25_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[246][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[244][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[246][5]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[244][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector2~25_combout\);

-- Location: LCFF_X24_Y15_N7
\DRAM|mem[247][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[247][0]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[247][5]~regout\);

-- Location: LCCOMB_X24_Y15_N6
\DRAM|Selector2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~26_combout\ = (\DRAM|Selector2~25_combout\ & (((\DRAM|mem[247][5]~regout\) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\DRAM|Selector2~25_combout\ & (\DRAM|mem[245][5]~regout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[245][5]~regout\,
	datab => \DRAM|Selector2~25_combout\,
	datac => \DRAM|mem[247][5]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector2~26_combout\);

-- Location: LCCOMB_X24_Y17_N0
\DRAM|Selector2~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~27_combout\ = (\DRAM|Selector7~70_combout\ & ((\DRAM|Selector2~24_combout\ & (\DRAM|Selector2~26_combout\)) # (!\DRAM|Selector2~24_combout\ & ((\DRAM|Selector2~11_combout\))))) # (!\DRAM|Selector7~70_combout\ & 
-- (((\DRAM|Selector2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~26_combout\,
	datab => \DRAM|Selector2~11_combout\,
	datac => \DRAM|Selector7~70_combout\,
	datad => \DRAM|Selector2~24_combout\,
	combout => \DRAM|Selector2~27_combout\);

-- Location: LCFF_X32_Y13_N1
\DRAM|mem[153][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[153][5]~feeder_combout\,
	ena => \DRAM|mem[153][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[153][5]~regout\);

-- Location: LCFF_X29_Y13_N27
\DRAM|mem[154][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[154][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[154][5]~regout\);

-- Location: LCFF_X29_Y13_N29
\DRAM|mem[152][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[152][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[152][5]~regout\);

-- Location: LCCOMB_X29_Y13_N28
\DRAM|Selector2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~28_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[154][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[152][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[154][5]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[152][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector2~28_combout\);

-- Location: LCFF_X28_Y14_N21
\DRAM|mem[155][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[155][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[155][5]~regout\);

-- Location: LCCOMB_X28_Y14_N20
\DRAM|Selector2~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~29_combout\ = (\DRAM|Selector2~28_combout\ & (((\DRAM|mem[155][5]~regout\) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\DRAM|Selector2~28_combout\ & (\DRAM|mem[153][5]~regout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[153][5]~regout\,
	datab => \DRAM|Selector2~28_combout\,
	datac => \DRAM|mem[155][5]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector2~29_combout\);

-- Location: LCFF_X28_Y15_N31
\DRAM|mem[139][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[139][5]~feeder_combout\,
	ena => \DRAM|mem[139][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[139][5]~regout\);

-- Location: LCFF_X34_Y15_N9
\DRAM|mem[187][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[187][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[187][5]~regout\);

-- Location: LCFF_X29_Y17_N7
\DRAM|mem[166][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[166][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[166][5]~regout\);

-- Location: LCFF_X33_Y13_N11
\DRAM|mem[165][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[165][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[165][5]~regout\);

-- Location: LCFF_X30_Y17_N21
\DRAM|mem[164][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[164][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[164][5]~regout\);

-- Location: LCCOMB_X30_Y17_N20
\DRAM|Selector2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~38_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[165][5]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[164][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[165][5]~regout\,
	datac => \DRAM|mem[164][5]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector2~38_combout\);

-- Location: LCFF_X30_Y13_N29
\DRAM|mem[167][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[167][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[167][5]~regout\);

-- Location: LCCOMB_X30_Y13_N28
\DRAM|Selector2~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~39_combout\ = (\DRAM|Selector2~38_combout\ & (((\DRAM|mem[167][5]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\DRAM|Selector2~38_combout\ & (\DRAM|mem[166][5]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~38_combout\,
	datab => \DRAM|mem[166][5]~regout\,
	datac => \DRAM|mem[167][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector2~39_combout\);

-- Location: LCFF_X31_Y13_N29
\DRAM|mem[149][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[149][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[149][5]~regout\);

-- Location: LCFF_X27_Y13_N21
\DRAM|mem[150][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[150][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[150][5]~regout\);

-- Location: LCFF_X27_Y13_N31
\DRAM|mem[148][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[148][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[148][5]~regout\);

-- Location: LCCOMB_X27_Y13_N30
\DRAM|Selector2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~40_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[150][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[148][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[150][5]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[148][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector2~40_combout\);

-- Location: LCFF_X31_Y13_N15
\DRAM|mem[151][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[151][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[151][5]~regout\);

-- Location: LCCOMB_X31_Y13_N28
\DRAM|Selector2~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~41_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector2~40_combout\ & (\DRAM|mem[151][5]~regout\)) # (!\DRAM|Selector2~40_combout\ & ((\DRAM|mem[149][5]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector2~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[151][5]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[149][5]~regout\,
	datad => \DRAM|Selector2~40_combout\,
	combout => \DRAM|Selector2~41_combout\);

-- Location: LCFF_X28_Y16_N29
\DRAM|mem[134][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[134][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[134][5]~regout\);

-- Location: LCFF_X30_Y15_N5
\DRAM|mem[133][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[133][5]~feeder_combout\,
	ena => \DRAM|mem[133][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[133][5]~regout\);

-- Location: LCFF_X29_Y16_N5
\DRAM|mem[132][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[132][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[132][5]~regout\);

-- Location: LCCOMB_X29_Y16_N4
\DRAM|Selector2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~42_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[133][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[132][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[133][5]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[132][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector2~42_combout\);

-- Location: LCFF_X29_Y16_N23
\DRAM|mem[135][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[135][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[135][5]~regout\);

-- Location: LCCOMB_X29_Y16_N22
\DRAM|Selector2~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~43_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector2~42_combout\ & ((\DRAM|mem[135][5]~regout\))) # (!\DRAM|Selector2~42_combout\ & (\DRAM|mem[134][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[134][5]~regout\,
	datac => \DRAM|mem[135][5]~regout\,
	datad => \DRAM|Selector2~42_combout\,
	combout => \DRAM|Selector2~43_combout\);

-- Location: LCCOMB_X32_Y16_N8
\DRAM|Selector2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~44_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~41_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector2~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector2~43_combout\,
	datad => \DRAM|Selector2~41_combout\,
	combout => \DRAM|Selector2~44_combout\);

-- Location: LCFF_X35_Y14_N5
\DRAM|mem[181][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[181][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[181][5]~regout\);

-- Location: LCFF_X28_Y13_N7
\DRAM|mem[182][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[182][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[182][5]~regout\);

-- Location: LCFF_X28_Y13_N17
\DRAM|mem[180][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[180][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[180][5]~regout\);

-- Location: LCCOMB_X28_Y13_N16
\DRAM|Selector2~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~45_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[182][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[180][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[182][5]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[180][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector2~45_combout\);

-- Location: LCFF_X30_Y13_N23
\DRAM|mem[183][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[183][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[183][5]~regout\);

-- Location: LCCOMB_X30_Y13_N22
\DRAM|Selector2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~46_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector2~45_combout\ & ((\DRAM|mem[183][5]~regout\))) # (!\DRAM|Selector2~45_combout\ & (\DRAM|mem[181][5]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector2~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[181][5]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[183][5]~regout\,
	datad => \DRAM|Selector2~45_combout\,
	combout => \DRAM|Selector2~46_combout\);

-- Location: LCCOMB_X32_Y16_N10
\DRAM|Selector2~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~47_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector2~44_combout\ & (\DRAM|Selector2~46_combout\)) # (!\DRAM|Selector2~44_combout\ & ((\DRAM|Selector2~39_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector2~46_combout\,
	datac => \DRAM|Selector2~44_combout\,
	datad => \DRAM|Selector2~39_combout\,
	combout => \DRAM|Selector2~47_combout\);

-- Location: LCFF_X33_Y14_N15
\DRAM|mem[163][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[163][5]~feeder_combout\,
	ena => \DRAM|mem[163][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[163][5]~regout\);

-- Location: LCFF_X29_Y20_N11
\DRAM|mem[146][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[146][5]~feeder_combout\,
	ena => \DRAM|mem[146][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[146][5]~regout\);

-- Location: LCFF_X32_Y13_N11
\DRAM|mem[145][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[145][5]~feeder_combout\,
	ena => \DRAM|mem[145][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[145][5]~regout\);

-- Location: LCFF_X33_Y17_N23
\DRAM|mem[174][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[174][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[174][5]~regout\);

-- Location: LCFF_X33_Y16_N19
\DRAM|mem[158][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[158][5]~feeder_combout\,
	ena => \DRAM|mem[158][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[158][5]~regout\);

-- Location: LCFF_X28_Y16_N31
\DRAM|mem[142][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[142][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[142][5]~regout\);

-- Location: LCCOMB_X28_Y16_N30
\DRAM|Selector2~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~59_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|mem[158][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[142][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[158][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[142][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector2~59_combout\);

-- Location: LCFF_X27_Y16_N31
\DRAM|mem[190][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[190][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[190][5]~regout\);

-- Location: LCCOMB_X27_Y16_N30
\DRAM|Selector2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~60_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector2~59_combout\ & ((\DRAM|mem[190][5]~regout\))) # (!\DRAM|Selector2~59_combout\ & (\DRAM|mem[174][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector2~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[174][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[190][5]~regout\,
	datad => \DRAM|Selector2~59_combout\,
	combout => \DRAM|Selector2~60_combout\);

-- Location: LCFF_X31_Y15_N29
\DRAM|mem[157][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[157][5]~feeder_combout\,
	ena => \DRAM|mem[157][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[157][5]~regout\);

-- Location: LCFF_X32_Y15_N21
\DRAM|mem[173][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[173][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[173][5]~regout\);

-- Location: LCFF_X31_Y15_N15
\DRAM|mem[141][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[141][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[141][5]~regout\);

-- Location: LCCOMB_X31_Y15_N14
\DRAM|Selector2~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~61_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # ((\DRAM|mem[173][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|mem[141][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[141][5]~regout\,
	datad => \DRAM|mem[173][5]~regout\,
	combout => \DRAM|Selector2~61_combout\);

-- Location: LCFF_X32_Y15_N7
\DRAM|mem[189][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[189][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[189][5]~regout\);

-- Location: LCCOMB_X32_Y15_N6
\DRAM|Selector2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~62_combout\ = (\DRAM|Selector2~61_combout\ & (((\DRAM|mem[189][5]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\DRAM|Selector2~61_combout\ & (\DRAM|mem[157][5]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~61_combout\,
	datab => \DRAM|mem[157][5]~regout\,
	datac => \DRAM|mem[189][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector2~62_combout\);

-- Location: LCFF_X34_Y16_N1
\DRAM|mem[156][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[156][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[156][5]~regout\);

-- Location: LCFF_X31_Y17_N27
\DRAM|mem[172][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[172][5]~feeder_combout\,
	ena => \DRAM|mem[172][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[172][5]~regout\);

-- Location: LCFF_X34_Y16_N27
\DRAM|mem[140][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[140][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[140][5]~regout\);

-- Location: LCCOMB_X34_Y16_N26
\DRAM|Selector2~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~63_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[172][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\DRAM|mem[140][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[172][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[140][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector2~63_combout\);

-- Location: LCFF_X31_Y19_N31
\DRAM|mem[188][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[188][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[188][5]~regout\);

-- Location: LCCOMB_X34_Y16_N0
\DRAM|Selector2~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~64_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~63_combout\ & (\DRAM|mem[188][5]~regout\)) # (!\DRAM|Selector2~63_combout\ & ((\DRAM|mem[156][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector2~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[188][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[156][5]~regout\,
	datad => \DRAM|Selector2~63_combout\,
	combout => \DRAM|Selector2~64_combout\);

-- Location: LCCOMB_X32_Y16_N30
\DRAM|Selector2~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~65_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector2~62_combout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector2~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector2~64_combout\,
	datad => \DRAM|Selector2~62_combout\,
	combout => \DRAM|Selector2~65_combout\);

-- Location: LCFF_X31_Y17_N29
\DRAM|mem[175][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[175][5]~feeder_combout\,
	ena => \DRAM|mem[175][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[175][5]~regout\);

-- Location: LCFF_X29_Y14_N21
\DRAM|mem[159][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[159][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[159][5]~regout\);

-- Location: LCFF_X29_Y14_N7
\DRAM|mem[143][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[143][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[143][5]~regout\);

-- Location: LCCOMB_X29_Y14_N6
\DRAM|Selector2~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~66_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[159][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[143][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[159][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[143][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector2~66_combout\);

-- Location: LCFF_X34_Y14_N29
\DRAM|mem[191][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[191][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[191][5]~regout\);

-- Location: LCCOMB_X34_Y14_N28
\DRAM|Selector2~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~67_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector2~66_combout\ & ((\DRAM|mem[191][5]~regout\))) # (!\DRAM|Selector2~66_combout\ & (\DRAM|mem[175][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector2~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[175][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[191][5]~regout\,
	datad => \DRAM|Selector2~66_combout\,
	combout => \DRAM|Selector2~67_combout\);

-- Location: LCCOMB_X32_Y16_N0
\DRAM|Selector2~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~68_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector2~65_combout\ & ((\DRAM|Selector2~67_combout\))) # (!\DRAM|Selector2~65_combout\ & (\DRAM|Selector2~60_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (\DRAM|Selector2~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|Selector2~65_combout\,
	datac => \DRAM|Selector2~60_combout\,
	datad => \DRAM|Selector2~67_combout\,
	combout => \DRAM|Selector2~68_combout\);

-- Location: LCFF_X35_Y25_N29
\DRAM|mem[50][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~260_combout\,
	ena => \DRAM|mem[50][6]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[50][5]~regout\);

-- Location: LCFF_X35_Y21_N13
\DRAM|mem[38][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~260_combout\,
	sload => VCC,
	ena => \DRAM|mem[38][5]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[38][5]~regout\);

-- Location: LCFF_X35_Y20_N1
\DRAM|mem[34][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~261_combout\,
	ena => \DRAM|mem[34][4]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[34][5]~regout\);

-- Location: LCCOMB_X35_Y21_N12
\DRAM|Selector2~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~70_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[38][5]~regout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[34][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[34][5]~regout\,
	datac => \DRAM|mem[38][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~70_combout\);

-- Location: LCFF_X35_Y22_N11
\DRAM|mem[54][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[54][6]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[54][5]~regout\);

-- Location: LCCOMB_X35_Y22_N10
\DRAM|Selector2~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~71_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~70_combout\ & ((\DRAM|mem[54][5]~regout\))) # (!\DRAM|Selector2~70_combout\ & (\DRAM|mem[50][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector2~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[50][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[54][5]~regout\,
	datad => \DRAM|Selector2~70_combout\,
	combout => \DRAM|Selector2~71_combout\);

-- Location: LCFF_X35_Y21_N15
\DRAM|mem[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~260_combout\,
	sload => VCC,
	ena => \DRAM|mem[6][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[6][5]~regout\);

-- Location: LCFF_X33_Y19_N5
\DRAM|mem[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[22][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[22][5]~regout\);

-- Location: LCFF_X29_Y19_N3
\DRAM|mem[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[21][5]~feeder_combout\,
	ena => \DRAM|mem[21][6]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[21][5]~regout\);

-- Location: LCFF_X37_Y20_N11
\DRAM|mem[41][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[41][5]~feeder_combout\,
	ena => \DRAM|mem[41][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[41][5]~regout\);

-- Location: LCFF_X38_Y22_N7
\DRAM|mem[37][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[37][0]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[37][5]~regout\);

-- Location: LCFF_X32_Y20_N25
\DRAM|mem[33][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[33][2]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[33][5]~regout\);

-- Location: LCCOMB_X32_Y20_N24
\DRAM|Selector2~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~82_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[37][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[33][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[37][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[33][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~82_combout\);

-- Location: LCFF_X32_Y20_N11
\DRAM|mem[45][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[45][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[45][5]~regout\);

-- Location: LCCOMB_X32_Y20_N10
\DRAM|Selector2~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~83_combout\ = (\DRAM|Selector2~82_combout\ & (((\DRAM|mem[45][5]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\DRAM|Selector2~82_combout\ & (\DRAM|mem[41][5]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~82_combout\,
	datab => \DRAM|mem[41][5]~regout\,
	datac => \DRAM|mem[45][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~83_combout\);

-- Location: LCFF_X34_Y20_N5
\DRAM|mem[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[5][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[5][5]~regout\);

-- Location: LCFF_X33_Y22_N17
\DRAM|mem[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[1][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[1][5]~regout\);

-- Location: LCCOMB_X33_Y22_N16
\DRAM|Selector2~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~84_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[5][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[1][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[5][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[1][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~84_combout\);

-- Location: LCFF_X36_Y23_N29
\DRAM|mem[36][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~260_combout\,
	sload => VCC,
	ena => \DRAM|mem[36][1]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[36][5]~regout\);

-- Location: LCFF_X38_Y20_N9
\DRAM|mem[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[8][5]~feeder_combout\,
	ena => \DRAM|mem[8][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[8][5]~regout\);

-- Location: LCFF_X30_Y21_N31
\DRAM|mem[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[4][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[4][5]~regout\);

-- Location: LCFF_X30_Y21_N9
\DRAM|mem[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[0][0]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[0][5]~regout\);

-- Location: LCCOMB_X30_Y21_N8
\DRAM|Selector2~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~94_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[4][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[0][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[4][5]~regout\,
	datac => \DRAM|mem[0][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~94_combout\);

-- Location: LCFF_X31_Y24_N13
\DRAM|mem[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[12][7]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[12][5]~regout\);

-- Location: LCCOMB_X31_Y24_N12
\DRAM|Selector2~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~95_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector2~94_combout\ & ((\DRAM|mem[12][5]~regout\))) # (!\DRAM|Selector2~94_combout\ & (\DRAM|mem[8][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector2~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[8][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[12][5]~regout\,
	datad => \DRAM|Selector2~94_combout\,
	combout => \DRAM|Selector2~95_combout\);

-- Location: LCFF_X36_Y22_N5
\DRAM|mem[56][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[56][5]~feeder_combout\,
	ena => \DRAM|mem[56][5]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[56][5]~regout\);

-- Location: LCFF_X32_Y24_N7
\DRAM|mem[60][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[60][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[60][5]~regout\);

-- Location: LCFF_X37_Y22_N23
\DRAM|mem[51][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[51][6]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[51][5]~regout\);

-- Location: LCFF_X38_Y21_N13
\DRAM|mem[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[27][0]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[27][5]~regout\);

-- Location: LCFF_X37_Y21_N3
\DRAM|mem[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[19][5]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[19][5]~regout\);

-- Location: LCCOMB_X37_Y21_N2
\DRAM|Selector2~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~101_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[27][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[19][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[27][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[19][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~101_combout\);

-- Location: LCFF_X37_Y22_N1
\DRAM|mem[59][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[59][0]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[59][5]~regout\);

-- Location: LCCOMB_X37_Y22_N22
\DRAM|Selector2~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~102_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector2~101_combout\ & (\DRAM|mem[59][5]~regout\)) # (!\DRAM|Selector2~101_combout\ & ((\DRAM|mem[51][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector2~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[59][5]~regout\,
	datac => \DRAM|mem[51][5]~regout\,
	datad => \DRAM|Selector2~101_combout\,
	combout => \DRAM|Selector2~102_combout\);

-- Location: LCFF_X36_Y20_N25
\DRAM|mem[39][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[39][1]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[39][5]~regout\);

-- Location: LCFF_X34_Y24_N21
\DRAM|mem[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[15][2]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[15][5]~regout\);

-- Location: LCFF_X34_Y20_N23
\DRAM|mem[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[7][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[7][5]~regout\);

-- Location: LCCOMB_X34_Y20_N22
\DRAM|Selector2~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~103_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[15][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[7][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[15][5]~regout\,
	datac => \DRAM|mem[7][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~103_combout\);

-- Location: LCFF_X36_Y20_N11
\DRAM|mem[47][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[47][0]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[47][5]~regout\);

-- Location: LCCOMB_X36_Y20_N10
\DRAM|Selector2~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~104_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector2~103_combout\ & ((\DRAM|mem[47][5]~regout\))) # (!\DRAM|Selector2~103_combout\ & (\DRAM|mem[39][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector2~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[39][5]~regout\,
	datac => \DRAM|mem[47][5]~regout\,
	datad => \DRAM|Selector2~103_combout\,
	combout => \DRAM|Selector2~104_combout\);

-- Location: LCFF_X31_Y23_N29
\DRAM|mem[35][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[35][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[35][5]~regout\);

-- Location: LCFF_X38_Y20_N19
\DRAM|mem[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[11][5]~feeder_combout\,
	ena => \DRAM|mem[11][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[11][5]~regout\);

-- Location: LCFF_X37_Y18_N11
\DRAM|mem[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[3][2]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[3][5]~regout\);

-- Location: LCCOMB_X37_Y18_N10
\DRAM|Selector2~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~105_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[11][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[3][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[11][5]~regout\,
	datac => \DRAM|mem[3][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~105_combout\);

-- Location: LCFF_X37_Y18_N13
\DRAM|mem[43][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[43][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[43][5]~regout\);

-- Location: LCCOMB_X37_Y18_N12
\DRAM|Selector2~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~106_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector2~105_combout\ & ((\DRAM|mem[43][5]~regout\))) # (!\DRAM|Selector2~105_combout\ & (\DRAM|mem[35][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector2~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[35][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[43][5]~regout\,
	datad => \DRAM|Selector2~105_combout\,
	combout => \DRAM|Selector2~106_combout\);

-- Location: LCCOMB_X35_Y22_N18
\DRAM|Selector2~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~107_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|Selector2~104_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector2~106_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector2~104_combout\,
	datad => \DRAM|Selector2~106_combout\,
	combout => \DRAM|Selector2~107_combout\);

-- Location: LCFF_X37_Y24_N15
\DRAM|mem[55][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[55][5]~feeder_combout\,
	ena => \DRAM|mem[55][6]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[55][5]~regout\);

-- Location: LCFF_X34_Y24_N23
\DRAM|mem[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[31][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[31][5]~regout\);

-- Location: LCFF_X33_Y19_N31
\DRAM|mem[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[23][1]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[23][5]~regout\);

-- Location: LCCOMB_X33_Y19_N30
\DRAM|Selector2~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~108_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[31][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[23][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[31][5]~regout\,
	datac => \DRAM|mem[23][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~108_combout\);

-- Location: LCFF_X36_Y24_N31
\DRAM|mem[63][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[63][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[63][5]~regout\);

-- Location: LCCOMB_X36_Y24_N30
\DRAM|Selector2~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~109_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector2~108_combout\ & ((\DRAM|mem[63][5]~regout\))) # (!\DRAM|Selector2~108_combout\ & (\DRAM|mem[55][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector2~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[55][5]~regout\,
	datac => \DRAM|mem[63][5]~regout\,
	datad => \DRAM|Selector2~108_combout\,
	combout => \DRAM|Selector2~109_combout\);

-- Location: LCCOMB_X35_Y22_N12
\DRAM|Selector2~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~110_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~107_combout\ & (\DRAM|Selector2~109_combout\)) # (!\DRAM|Selector2~107_combout\ & ((\DRAM|Selector2~102_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector2~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~109_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector2~102_combout\,
	datad => \DRAM|Selector2~107_combout\,
	combout => \DRAM|Selector2~110_combout\);

-- Location: LCFF_X42_Y20_N21
\DRAM|mem[218][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[218][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[218][5]~regout\);

-- Location: LCFF_X20_Y18_N13
\DRAM|mem[214][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[214][5]~feeder_combout\,
	ena => \DRAM|mem[214][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[214][5]~regout\);

-- Location: LCFF_X21_Y18_N21
\DRAM|mem[210][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[210][0]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[210][5]~regout\);

-- Location: LCCOMB_X21_Y18_N20
\DRAM|Selector2~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~113_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[214][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[210][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[214][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[210][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~113_combout\);

-- Location: LCFF_X20_Y18_N23
\DRAM|mem[222][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[222][5]~feeder_combout\,
	ena => \DRAM|mem[222][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[222][5]~regout\);

-- Location: LCCOMB_X42_Y20_N20
\DRAM|Selector2~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~114_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector2~113_combout\ & (\DRAM|mem[222][5]~regout\)) # (!\DRAM|Selector2~113_combout\ & ((\DRAM|mem[218][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector2~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[222][5]~regout\,
	datac => \DRAM|mem[218][5]~regout\,
	datad => \DRAM|Selector2~113_combout\,
	combout => \DRAM|Selector2~114_combout\);

-- Location: LCFF_X22_Y20_N21
\DRAM|mem[217][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[217][5]~feeder_combout\,
	ena => \DRAM|mem[217][0]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[217][5]~regout\);

-- Location: LCFF_X21_Y17_N13
\DRAM|mem[212][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[212][5]~feeder_combout\,
	ena => \DRAM|mem[212][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[212][5]~regout\);

-- Location: LCFF_X22_Y18_N5
\DRAM|mem[219][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[219][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[219][5]~regout\);

-- Location: LCFF_X21_Y18_N31
\DRAM|mem[211][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[211][0]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[211][5]~regout\);

-- Location: LCCOMB_X21_Y18_N30
\DRAM|Selector2~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~120_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[219][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[211][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[219][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[211][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~120_combout\);

-- Location: LCFF_X23_Y19_N21
\DRAM|mem[101][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[101][0]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[101][5]~regout\);

-- Location: LCFF_X37_Y23_N15
\DRAM|mem[109][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[109][0]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[109][5]~regout\);

-- Location: LCFF_X38_Y17_N13
\DRAM|mem[89][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[89][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[89][5]~regout\);

-- Location: LCFF_X40_Y20_N15
\DRAM|mem[77][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[77][5]~feeder_combout\,
	ena => \DRAM|mem[77][0]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[77][5]~regout\);

-- Location: LCFF_X23_Y19_N31
\DRAM|mem[117][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[117][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[117][5]~regout\);

-- Location: LCFF_X38_Y16_N31
\DRAM|mem[121][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[121][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[121][5]~regout\);

-- Location: LCFF_X41_Y18_N7
\DRAM|mem[102][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[102][5]~feeder_combout\,
	ena => \DRAM|mem[102][0]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[102][5]~regout\);

-- Location: LCFF_X40_Y17_N13
\DRAM|mem[118][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[118][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[118][5]~regout\);

-- Location: LCFF_X42_Y20_N23
\DRAM|mem[126][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[126][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[126][5]~regout\);

-- Location: LCFF_X27_Y19_N11
\DRAM|mem[84][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[84][0]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[84][5]~regout\);

-- Location: LCFF_X37_Y15_N19
\DRAM|mem[88][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[88][5]~feeder_combout\,
	ena => \DRAM|mem[88][0]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[88][5]~regout\);

-- Location: LCFF_X32_Y19_N13
\DRAM|mem[100][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[100][0]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[100][5]~regout\);

-- Location: LCFF_X28_Y19_N15
\DRAM|mem[68][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[68][0]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[68][5]~regout\);

-- Location: LCFF_X28_Y19_N17
\DRAM|mem[116][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[116][0]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[116][5]~regout\);

-- Location: LCFF_X40_Y23_N13
\DRAM|mem[111][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[111][5]~feeder_combout\,
	ena => \DRAM|mem[111][0]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[111][5]~regout\);

-- Location: LCFF_X34_Y14_N31
\DRAM|mem[75][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[75][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[75][5]~regout\);

-- Location: LCFF_X40_Y23_N15
\DRAM|mem[127][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[127][5]~feeder_combout\,
	ena => \DRAM|mem[127][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[127][5]~regout\);

-- Location: LCFF_X29_Y22_N3
\DRAM|mem[178][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|Mux9~4_combout\,
	ena => \DRAM|mem[178][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[178][6]~regout\);

-- Location: LCFF_X27_Y13_N1
\DRAM|mem[150][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[150][6]~feeder_combout\,
	ena => \DRAM|mem[150][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[150][6]~regout\);

-- Location: LCFF_X29_Y20_N5
\DRAM|mem[146][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[146][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[146][6]~regout\);

-- Location: LCCOMB_X29_Y20_N4
\DRAM|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~2_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[150][6]~regout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[146][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[146][6]~regout\,
	datad => \DRAM|mem[150][6]~regout\,
	combout => \DRAM|Selector1~2_combout\);

-- Location: LCFF_X25_Y18_N27
\DRAM|mem[182][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[182][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[182][6]~regout\);

-- Location: LCCOMB_X25_Y18_N26
\DRAM|Selector1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~3_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector1~2_combout\ & ((\DRAM|mem[182][6]~regout\))) # (!\DRAM|Selector1~2_combout\ & (\DRAM|mem[178][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[178][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[182][6]~regout\,
	datad => \DRAM|Selector1~2_combout\,
	combout => \DRAM|Selector1~3_combout\);

-- Location: LCFF_X33_Y17_N25
\DRAM|mem[170][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[170][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[170][6]~regout\);

-- Location: LCFF_X28_Y16_N9
\DRAM|mem[142][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[142][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[142][6]~regout\);

-- Location: LCFF_X29_Y18_N5
\DRAM|mem[138][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[138][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[138][6]~regout\);

-- Location: LCCOMB_X29_Y18_N4
\DRAM|Selector1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~4_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[142][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[138][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[142][6]~regout\,
	datac => \DRAM|mem[138][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector1~4_combout\);

-- Location: LCFF_X33_Y17_N19
\DRAM|mem[174][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[174][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[174][6]~regout\);

-- Location: LCCOMB_X33_Y17_N18
\DRAM|Selector1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~5_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector1~4_combout\ & ((\DRAM|mem[174][6]~regout\))) # (!\DRAM|Selector1~4_combout\ & (\DRAM|mem[170][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[170][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[174][6]~regout\,
	datad => \DRAM|Selector1~4_combout\,
	combout => \DRAM|Selector1~5_combout\);

-- Location: LCFF_X29_Y17_N1
\DRAM|mem[162][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[162][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[162][6]~regout\);

-- Location: LCFF_X28_Y16_N27
\DRAM|mem[134][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[134][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[134][6]~regout\);

-- Location: LCFF_X29_Y20_N15
\DRAM|mem[130][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[130][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[130][6]~regout\);

-- Location: LCCOMB_X29_Y20_N14
\DRAM|Selector1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~6_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[134][6]~regout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[130][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[130][6]~regout\,
	datad => \DRAM|mem[134][6]~regout\,
	combout => \DRAM|Selector1~6_combout\);

-- Location: LCFF_X29_Y17_N3
\DRAM|mem[166][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[166][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[166][6]~regout\);

-- Location: LCCOMB_X29_Y17_N2
\DRAM|Selector1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~7_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector1~6_combout\ & ((\DRAM|mem[166][6]~regout\))) # (!\DRAM|Selector1~6_combout\ & (\DRAM|mem[162][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[162][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[166][6]~regout\,
	datad => \DRAM|Selector1~6_combout\,
	combout => \DRAM|Selector1~7_combout\);

-- Location: LCCOMB_X30_Y18_N28
\DRAM|Selector1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~8_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|Selector1~5_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector1~5_combout\,
	datad => \DRAM|Selector1~7_combout\,
	combout => \DRAM|Selector1~8_combout\);

-- Location: LCFF_X33_Y16_N21
\DRAM|mem[158][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[158][6]~feeder_combout\,
	ena => \DRAM|mem[158][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[158][6]~regout\);

-- Location: LCFF_X34_Y13_N7
\DRAM|mem[186][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[186][6]~feeder_combout\,
	ena => \DRAM|mem[186][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[186][6]~regout\);

-- Location: LCFF_X29_Y13_N15
\DRAM|mem[154][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[154][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[154][6]~regout\);

-- Location: LCCOMB_X29_Y13_N14
\DRAM|Selector1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~9_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[186][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\DRAM|mem[154][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[186][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[154][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector1~9_combout\);

-- Location: LCFF_X27_Y16_N25
\DRAM|mem[190][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[190][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[190][6]~regout\);

-- Location: LCCOMB_X27_Y16_N24
\DRAM|Selector1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~10_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector1~9_combout\ & ((\DRAM|mem[190][6]~regout\))) # (!\DRAM|Selector1~9_combout\ & (\DRAM|mem[158][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[158][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[190][6]~regout\,
	datad => \DRAM|Selector1~9_combout\,
	combout => \DRAM|Selector1~10_combout\);

-- Location: LCCOMB_X30_Y18_N22
\DRAM|Selector1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~11_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector1~8_combout\ & ((\DRAM|Selector1~10_combout\))) # (!\DRAM|Selector1~8_combout\ & (\DRAM|Selector1~3_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|Selector1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector1~8_combout\,
	datac => \DRAM|Selector1~3_combout\,
	datad => \DRAM|Selector1~10_combout\,
	combout => \DRAM|Selector1~11_combout\);

-- Location: LCFF_X33_Y15_N5
\DRAM|mem[169][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[169][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[169][6]~regout\);

-- Location: LCFF_X33_Y13_N29
\DRAM|mem[165][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[165][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[165][6]~regout\);

-- Location: LCFF_X32_Y17_N7
\DRAM|mem[161][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[161][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[161][6]~regout\);

-- Location: LCCOMB_X32_Y17_N6
\DRAM|Selector1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~12_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[165][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[161][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[165][6]~regout\,
	datac => \DRAM|mem[161][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector1~12_combout\);

-- Location: LCFF_X32_Y15_N17
\DRAM|mem[173][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[173][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[173][6]~regout\);

-- Location: LCCOMB_X33_Y15_N4
\DRAM|Selector1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~13_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector1~12_combout\ & (\DRAM|mem[173][6]~regout\)) # (!\DRAM|Selector1~12_combout\ & ((\DRAM|mem[169][6]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[173][6]~regout\,
	datac => \DRAM|mem[169][6]~regout\,
	datad => \DRAM|Selector1~12_combout\,
	combout => \DRAM|Selector1~13_combout\);

-- Location: LCFF_X32_Y13_N13
\DRAM|mem[153][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[153][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[153][6]~regout\);

-- Location: LCFF_X22_Y19_N5
\DRAM|mem[137][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[137][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[137][6]~regout\);

-- Location: LCFF_X32_Y18_N19
\DRAM|mem[168][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[168][0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[168][6]~regout\);

-- Location: LCFF_X30_Y17_N1
\DRAM|mem[164][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[164][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[164][6]~regout\);

-- Location: LCFF_X30_Y17_N3
\DRAM|mem[160][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[160][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[160][6]~regout\);

-- Location: LCCOMB_X30_Y17_N2
\DRAM|Selector1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~22_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[164][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[160][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[164][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[160][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector1~22_combout\);

-- Location: LCFF_X31_Y17_N31
\DRAM|mem[172][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[172][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[172][6]~regout\);

-- Location: LCCOMB_X31_Y17_N30
\DRAM|Selector1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~23_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector1~22_combout\ & ((\DRAM|mem[172][6]~regout\))) # (!\DRAM|Selector1~22_combout\ & (\DRAM|mem[168][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[168][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[172][6]~regout\,
	datad => \DRAM|Selector1~22_combout\,
	combout => \DRAM|Selector1~23_combout\);

-- Location: LCFF_X27_Y13_N27
\DRAM|mem[148][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[148][6]~feeder_combout\,
	ena => \DRAM|mem[148][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[148][6]~regout\);

-- Location: LCFF_X29_Y13_N17
\DRAM|mem[152][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[152][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[152][6]~regout\);

-- Location: LCFF_X30_Y14_N27
\DRAM|mem[144][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[144][0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[144][6]~regout\);

-- Location: LCCOMB_X30_Y14_N26
\DRAM|Selector1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~24_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[152][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[144][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[152][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[144][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector1~24_combout\);

-- Location: LCFF_X30_Y14_N13
\DRAM|mem[156][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[156][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[156][6]~regout\);

-- Location: LCCOMB_X30_Y14_N12
\DRAM|Selector1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~25_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector1~24_combout\ & ((\DRAM|mem[156][6]~regout\))) # (!\DRAM|Selector1~24_combout\ & (\DRAM|mem[148][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[148][6]~regout\,
	datac => \DRAM|mem[156][6]~regout\,
	datad => \DRAM|Selector1~24_combout\,
	combout => \DRAM|Selector1~25_combout\);

-- Location: LCFF_X29_Y16_N9
\DRAM|mem[132][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[132][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[132][6]~regout\);

-- Location: LCFF_X29_Y18_N15
\DRAM|mem[136][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[136][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[136][6]~regout\);

-- Location: LCFF_X30_Y18_N13
\DRAM|mem[128][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[128][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[128][6]~regout\);

-- Location: LCCOMB_X30_Y18_N12
\DRAM|Selector1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~26_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[136][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[128][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[136][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[128][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector1~26_combout\);

-- Location: LCFF_X30_Y18_N31
\DRAM|mem[140][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[140][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[140][6]~regout\);

-- Location: LCCOMB_X30_Y18_N30
\DRAM|Selector1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~27_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector1~26_combout\ & ((\DRAM|mem[140][6]~regout\))) # (!\DRAM|Selector1~26_combout\ & (\DRAM|mem[132][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[132][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[140][6]~regout\,
	datad => \DRAM|Selector1~26_combout\,
	combout => \DRAM|Selector1~27_combout\);

-- Location: LCCOMB_X30_Y18_N0
\DRAM|Selector1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~28_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # ((\DRAM|Selector1~25_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- ((\DRAM|Selector1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector1~25_combout\,
	datad => \DRAM|Selector1~27_combout\,
	combout => \DRAM|Selector1~28_combout\);

-- Location: LCFF_X31_Y19_N1
\DRAM|mem[184][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[184][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[184][6]~regout\);

-- Location: LCFF_X28_Y13_N3
\DRAM|mem[180][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[180][6]~feeder_combout\,
	ena => \DRAM|mem[180][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[180][6]~regout\);

-- Location: LCFF_X23_Y17_N25
\DRAM|mem[176][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[176][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[176][6]~regout\);

-- Location: LCCOMB_X23_Y17_N24
\DRAM|Selector1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~29_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[180][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[176][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[180][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[176][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector1~29_combout\);

-- Location: LCFF_X31_Y19_N27
\DRAM|mem[188][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[188][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[188][6]~regout\);

-- Location: LCCOMB_X31_Y19_N26
\DRAM|Selector1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~30_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector1~29_combout\ & ((\DRAM|mem[188][6]~regout\))) # (!\DRAM|Selector1~29_combout\ & (\DRAM|mem[184][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[184][6]~regout\,
	datac => \DRAM|mem[188][6]~regout\,
	datad => \DRAM|Selector1~29_combout\,
	combout => \DRAM|Selector1~30_combout\);

-- Location: LCCOMB_X30_Y18_N10
\DRAM|Selector1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~31_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector1~28_combout\ & ((\DRAM|Selector1~30_combout\))) # (!\DRAM|Selector1~28_combout\ & (\DRAM|Selector1~23_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~23_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector1~30_combout\,
	datad => \DRAM|Selector1~28_combout\,
	combout => \DRAM|Selector1~31_combout\);

-- Location: LCFF_X33_Y15_N15
\DRAM|mem[171][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[171][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[171][6]~regout\);

-- Location: LCFF_X32_Y14_N7
\DRAM|mem[179][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[179][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[179][6]~regout\);

-- Location: LCFF_X32_Y17_N1
\DRAM|mem[163][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[163][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[163][6]~regout\);

-- Location: LCCOMB_X32_Y17_N0
\DRAM|Selector1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~33_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[179][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[163][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[179][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[163][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector1~33_combout\);

-- Location: LCFF_X34_Y15_N27
\DRAM|mem[187][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[187][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[187][6]~regout\);

-- Location: LCCOMB_X33_Y15_N14
\DRAM|Selector1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~34_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector1~33_combout\ & (\DRAM|mem[187][6]~regout\)) # (!\DRAM|Selector1~33_combout\ & ((\DRAM|mem[171][6]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[187][6]~regout\,
	datac => \DRAM|mem[171][6]~regout\,
	datad => \DRAM|Selector1~33_combout\,
	combout => \DRAM|Selector1~34_combout\);

-- Location: LCFF_X31_Y13_N19
\DRAM|mem[151][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[151][6]~feeder_combout\,
	ena => \DRAM|mem[151][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[151][6]~regout\);

-- Location: LCFF_X29_Y14_N9
\DRAM|mem[143][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[143][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[143][6]~regout\);

-- Location: LCFF_X28_Y15_N17
\DRAM|mem[139][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[139][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[139][6]~regout\);

-- Location: LCFF_X30_Y13_N25
\DRAM|mem[183][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[183][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[183][6]~regout\);

-- Location: LCFF_X30_Y13_N3
\DRAM|mem[167][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[167][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[167][6]~regout\);

-- Location: LCCOMB_X30_Y13_N2
\DRAM|Selector1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~40_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[183][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[167][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[183][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[167][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector1~40_combout\);

-- Location: LCFF_X41_Y18_N1
\DRAM|mem[241][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[241][6]~feeder_combout\,
	ena => \DRAM|mem[241][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[241][6]~regout\);

-- Location: LCFF_X24_Y19_N29
\DRAM|mem[229][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[229][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[229][6]~regout\);

-- Location: LCFF_X24_Y22_N29
\DRAM|mem[235][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[235][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[235][6]~regout\);

-- Location: LCFF_X23_Y22_N3
\DRAM|mem[231][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[231][6]~feeder_combout\,
	ena => \DRAM|mem[231][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[231][6]~regout\);

-- Location: LCFF_X23_Y20_N29
\DRAM|mem[227][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[227][0]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[227][6]~regout\);

-- Location: LCCOMB_X23_Y20_N28
\DRAM|Selector1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~53_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[231][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[227][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[231][6]~regout\,
	datac => \DRAM|mem[227][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector1~53_combout\);

-- Location: LCFF_X23_Y20_N15
\DRAM|mem[239][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[239][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[239][6]~regout\);

-- Location: LCCOMB_X23_Y20_N14
\DRAM|Selector1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~54_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector1~53_combout\ & ((\DRAM|mem[239][6]~regout\))) # (!\DRAM|Selector1~53_combout\ & (\DRAM|mem[235][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector1~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[235][6]~regout\,
	datac => \DRAM|mem[239][6]~regout\,
	datad => \DRAM|Selector1~53_combout\,
	combout => \DRAM|Selector1~54_combout\);

-- Location: LCFF_X27_Y17_N17
\DRAM|mem[202][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[202][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[202][6]~regout\);

-- Location: LCFF_X24_Y17_N11
\DRAM|mem[201][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[201][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[201][6]~regout\);

-- Location: LCFF_X27_Y15_N29
\DRAM|mem[197][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[197][0]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[197][6]~regout\);

-- Location: LCFF_X25_Y16_N29
\DRAM|mem[205][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[205][0]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[205][6]~regout\);

-- Location: LCFF_X25_Y15_N25
\DRAM|mem[246][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[246][0]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[246][6]~regout\);

-- Location: LCFF_X25_Y15_N3
\DRAM|mem[244][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[244][0]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[244][6]~regout\);

-- Location: LCCOMB_X25_Y15_N2
\DRAM|Selector1~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~67_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[246][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[244][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[246][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[244][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~67_combout\);

-- Location: LCFF_X33_Y19_N17
\DRAM|mem[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[22][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[22][6]~regout\);

-- Location: LCFF_X29_Y19_N29
\DRAM|mem[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[21][6]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[21][6]~regout\);

-- Location: LCFF_X29_Y19_N23
\DRAM|mem[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[20][0]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[20][6]~regout\);

-- Location: LCCOMB_X29_Y19_N22
\DRAM|Selector1~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~72_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[21][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[20][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[21][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[20][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~72_combout\);

-- Location: LCFF_X33_Y19_N11
\DRAM|mem[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[23][1]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[23][6]~regout\);

-- Location: LCCOMB_X33_Y19_N10
\DRAM|Selector1~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~73_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~72_combout\ & ((\DRAM|mem[23][6]~regout\))) # (!\DRAM|Selector1~72_combout\ & (\DRAM|mem[22][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[22][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[23][6]~regout\,
	datad => \DRAM|Selector1~72_combout\,
	combout => \DRAM|Selector1~73_combout\);

-- Location: LCFF_X34_Y20_N1
\DRAM|mem[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[5][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[5][6]~regout\);

-- Location: LCFF_X35_Y21_N9
\DRAM|mem[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[6][6]~feeder_combout\,
	ena => \DRAM|mem[6][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[6][6]~regout\);

-- Location: LCFF_X36_Y23_N25
\DRAM|mem[54][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~263_combout\,
	sload => VCC,
	ena => \DRAM|mem[54][6]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[54][6]~regout\);

-- Location: LCFF_X32_Y25_N7
\DRAM|mem[53][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[53][6]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[53][6]~regout\);

-- Location: LCFF_X32_Y25_N17
\DRAM|mem[52][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[52][6]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[52][6]~regout\);

-- Location: LCCOMB_X32_Y25_N16
\DRAM|Selector1~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~77_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[53][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[52][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[53][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[52][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~77_combout\);

-- Location: LCFF_X37_Y24_N17
\DRAM|mem[55][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[55][6]~feeder_combout\,
	ena => \DRAM|mem[55][6]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[55][6]~regout\);

-- Location: LCCOMB_X36_Y23_N24
\DRAM|Selector1~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~78_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~77_combout\ & (\DRAM|mem[55][6]~regout\)) # (!\DRAM|Selector1~77_combout\ & ((\DRAM|mem[54][6]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[55][6]~regout\,
	datac => \DRAM|mem[54][6]~regout\,
	datad => \DRAM|Selector1~77_combout\,
	combout => \DRAM|Selector1~78_combout\);

-- Location: LCFF_X38_Y21_N1
\DRAM|mem[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[27][6]~feeder_combout\,
	ena => \DRAM|mem[27][0]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[27][6]~regout\);

-- Location: LCFF_X37_Y18_N7
\DRAM|mem[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[3][6]~feeder_combout\,
	ena => \DRAM|mem[3][2]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[3][6]~regout\);

-- Location: LCFF_X35_Y25_N15
\DRAM|mem[50][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[50][6]~feeder_combout\,
	ena => \DRAM|mem[50][6]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[50][6]~regout\);

-- Location: LCFF_X33_Y20_N31
\DRAM|mem[49][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[49][6]~feeder_combout\,
	ena => \DRAM|mem[49][6]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[49][6]~regout\);

-- Location: LCFF_X32_Y23_N3
\DRAM|mem[48][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[48][7]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[48][6]~regout\);

-- Location: LCCOMB_X32_Y23_N2
\DRAM|Selector1~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~97_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[49][6]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[48][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[49][6]~regout\,
	datac => \DRAM|mem[48][6]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector1~97_combout\);

-- Location: LCFF_X32_Y23_N13
\DRAM|mem[51][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[51][6]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[51][6]~regout\);

-- Location: LCCOMB_X32_Y23_N12
\DRAM|Selector1~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~98_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~97_combout\ & ((\DRAM|mem[51][6]~regout\))) # (!\DRAM|Selector1~97_combout\ & (\DRAM|mem[50][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[50][6]~regout\,
	datac => \DRAM|mem[51][6]~regout\,
	datad => \DRAM|Selector1~97_combout\,
	combout => \DRAM|Selector1~98_combout\);

-- Location: LCFF_X36_Y24_N17
\DRAM|mem[62][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[62][0]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[62][6]~regout\);

-- Location: LCFF_X35_Y24_N17
\DRAM|mem[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~263_combout\,
	sload => VCC,
	ena => \DRAM|mem[14][6]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[14][6]~regout\);

-- Location: LCFF_X33_Y24_N11
\DRAM|mem[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[28][3]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[28][6]~regout\);

-- Location: LCFF_X31_Y24_N11
\DRAM|mem[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~263_combout\,
	sload => VCC,
	ena => \DRAM|mem[12][7]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[12][6]~regout\);

-- Location: LCCOMB_X31_Y24_N10
\DRAM|Selector1~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~105_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[28][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[12][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[28][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[12][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~105_combout\);

-- Location: LCFF_X35_Y24_N27
\DRAM|mem[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[30][3]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[30][6]~regout\);

-- Location: LCCOMB_X35_Y24_N26
\DRAM|Selector1~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~106_combout\ = (\DRAM|Selector1~105_combout\ & (((\DRAM|mem[30][6]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\DRAM|Selector1~105_combout\ & (\DRAM|mem[14][6]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[14][6]~regout\,
	datab => \DRAM|Selector1~105_combout\,
	datac => \DRAM|mem[30][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~106_combout\);

-- Location: LCFF_X36_Y20_N19
\DRAM|mem[47][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[47][0]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[47][6]~regout\);

-- Location: LCFF_X36_Y24_N19
\DRAM|mem[63][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[63][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[63][6]~regout\);

-- Location: LCFF_X20_Y18_N1
\DRAM|mem[214][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[214][6]~feeder_combout\,
	ena => \DRAM|mem[214][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[214][6]~regout\);

-- Location: LCFF_X21_Y18_N17
\DRAM|mem[210][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[210][0]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[210][6]~regout\);

-- Location: LCFF_X22_Y16_N19
\DRAM|mem[209][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[209][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[209][6]~regout\);

-- Location: LCFF_X22_Y17_N9
\DRAM|mem[208][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[208][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[208][6]~regout\);

-- Location: LCCOMB_X22_Y17_N8
\DRAM|Selector1~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~117_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[209][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[208][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[209][6]~regout\,
	datac => \DRAM|mem[208][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~117_combout\);

-- Location: LCFF_X21_Y18_N27
\DRAM|mem[211][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[211][0]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[211][6]~regout\);

-- Location: LCCOMB_X21_Y18_N26
\DRAM|Selector1~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~118_combout\ = (\DRAM|Selector1~117_combout\ & (((\DRAM|mem[211][6]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\DRAM|Selector1~117_combout\ & (\DRAM|mem[210][6]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[210][6]~regout\,
	datab => \DRAM|Selector1~117_combout\,
	datac => \DRAM|mem[211][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~118_combout\);

-- Location: LCFF_X20_Y18_N27
\DRAM|mem[222][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[222][6]~feeder_combout\,
	ena => \DRAM|mem[222][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[222][6]~regout\);

-- Location: LCFF_X21_Y17_N11
\DRAM|mem[220][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[220][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[220][6]~regout\);

-- Location: LCCOMB_X21_Y17_N10
\DRAM|Selector1~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~120_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[222][6]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[220][6]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[222][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[220][6]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector1~120_combout\);

-- Location: LCFF_X36_Y14_N17
\DRAM|mem[90][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[90][0]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[90][6]~regout\);

-- Location: LCFF_X37_Y17_N9
\DRAM|mem[106][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[106][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[106][6]~regout\);

-- Location: LCFF_X34_Y14_N27
\DRAM|mem[75][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[75][6]~feeder_combout\,
	ena => \DRAM|mem[75][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[75][6]~regout\);

-- Location: LCFF_X38_Y16_N3
\DRAM|mem[121][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[121][6]~feeder_combout\,
	ena => \DRAM|mem[121][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[121][6]~regout\);

-- Location: LCFF_X36_Y14_N27
\DRAM|mem[122][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[122][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[122][6]~regout\);

-- Location: LCFF_X37_Y15_N1
\DRAM|mem[120][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[120][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[120][6]~regout\);

-- Location: LCCOMB_X37_Y15_N0
\DRAM|Selector1~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~132_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[122][6]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[120][6]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[122][6]~regout\,
	datac => \DRAM|mem[120][6]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector1~132_combout\);

-- Location: LCFF_X37_Y16_N3
\DRAM|mem[123][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[123][0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[123][6]~regout\);

-- Location: LCCOMB_X37_Y16_N2
\DRAM|Selector1~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~133_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~132_combout\ & ((\DRAM|mem[123][6]~regout\))) # (!\DRAM|Selector1~132_combout\ & (\DRAM|mem[121][6]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[121][6]~regout\,
	datac => \DRAM|mem[123][6]~regout\,
	datad => \DRAM|Selector1~132_combout\,
	combout => \DRAM|Selector1~133_combout\);

-- Location: LCFF_X40_Y21_N25
\DRAM|mem[71][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[71][0]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[71][6]~regout\);

-- Location: LCFF_X41_Y18_N11
\DRAM|mem[102][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[102][6]~feeder_combout\,
	ena => \DRAM|mem[102][0]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[102][6]~regout\);

-- Location: LCFF_X40_Y18_N19
\DRAM|mem[70][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[70][0]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[70][6]~regout\);

-- Location: LCCOMB_X40_Y18_N18
\DRAM|Selector1~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~135_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[102][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[70][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[102][6]~regout\,
	datac => \DRAM|mem[70][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector1~135_combout\);

-- Location: LCFF_X40_Y19_N25
\DRAM|mem[103][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[103][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[103][6]~regout\);

-- Location: LCCOMB_X40_Y19_N24
\DRAM|Selector1~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~136_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~135_combout\ & ((\DRAM|mem[103][6]~regout\))) # (!\DRAM|Selector1~135_combout\ & (\DRAM|mem[71][6]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[71][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[103][6]~regout\,
	datad => \DRAM|Selector1~135_combout\,
	combout => \DRAM|Selector1~136_combout\);

-- Location: LCFF_X23_Y18_N9
\DRAM|mem[85][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[85][0]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[85][6]~regout\);

-- Location: LCFF_X23_Y18_N3
\DRAM|mem[69][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[69][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[69][6]~regout\);

-- Location: LCFF_X32_Y11_N9
\DRAM|mem[100][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[100][0]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[100][6]~regout\);

-- Location: LCFF_X37_Y17_N11
\DRAM|mem[98][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[98][0]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[98][6]~regout\);

-- Location: LCFF_X32_Y19_N17
\DRAM|mem[96][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[96][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[96][6]~regout\);

-- Location: LCCOMB_X32_Y19_N16
\DRAM|Selector1~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~145_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[98][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[96][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[98][6]~regout\,
	datac => \DRAM|mem[96][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~145_combout\);

-- Location: LCFF_X40_Y17_N25
\DRAM|mem[114][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[114][6]~feeder_combout\,
	ena => \DRAM|mem[114][0]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[114][6]~regout\);

-- Location: LCFF_X36_Y15_N11
\DRAM|mem[115][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[115][0]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[115][6]~regout\);

-- Location: LCFF_X36_Y18_N17
\DRAM|mem[124][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[124][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[124][6]~regout\);

-- Location: LCFF_X42_Y20_N19
\DRAM|mem[126][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[126][6]~feeder_combout\,
	ena => \DRAM|mem[126][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[126][6]~regout\);

-- Location: LCFF_X36_Y18_N3
\DRAM|mem[92][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[92][0]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[92][6]~regout\);

-- Location: LCFF_X36_Y17_N11
\DRAM|mem[94][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[94][0]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[94][6]~regout\);

-- Location: LCFF_X29_Y21_N11
\DRAM|mem[234][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|Mux8~4_combout\,
	ena => \DRAM|mem[234][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[234][7]~regout\);

-- Location: LCFF_X25_Y19_N25
\DRAM|mem[233][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[233][7]~feeder_combout\,
	ena => \DRAM|mem[233][0]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[233][7]~regout\);

-- Location: LCFF_X24_Y21_N1
\DRAM|mem[232][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[232][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[232][7]~regout\);

-- Location: LCCOMB_X24_Y21_N0
\DRAM|Selector0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~2_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[233][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[232][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[233][7]~regout\,
	datac => \DRAM|mem[232][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector0~2_combout\);

-- Location: LCFF_X24_Y22_N31
\DRAM|mem[235][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[235][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[235][7]~regout\);

-- Location: LCCOMB_X24_Y22_N30
\DRAM|Selector0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~3_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector0~2_combout\ & ((\DRAM|mem[235][7]~regout\))) # (!\DRAM|Selector0~2_combout\ & (\DRAM|mem[234][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[234][7]~regout\,
	datac => \DRAM|mem[235][7]~regout\,
	datad => \DRAM|Selector0~2_combout\,
	combout => \DRAM|Selector0~3_combout\);

-- Location: LCFF_X24_Y19_N23
\DRAM|mem[229][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[229][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[229][7]~regout\);

-- Location: LCFF_X22_Y21_N11
\DRAM|mem[230][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[230][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[230][7]~regout\);

-- Location: LCFF_X23_Y22_N5
\DRAM|mem[228][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[228][0]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[228][7]~regout\);

-- Location: LCCOMB_X23_Y22_N4
\DRAM|Selector0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~4_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[230][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[228][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[230][7]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[228][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector0~4_combout\);

-- Location: LCFF_X23_Y22_N31
\DRAM|mem[231][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[231][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[231][7]~regout\);

-- Location: LCCOMB_X24_Y19_N22
\DRAM|Selector0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~5_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector0~4_combout\ & (\DRAM|mem[231][7]~regout\)) # (!\DRAM|Selector0~4_combout\ & ((\DRAM|mem[229][7]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[231][7]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[229][7]~regout\,
	datad => \DRAM|Selector0~4_combout\,
	combout => \DRAM|Selector0~5_combout\);

-- Location: LCFF_X24_Y20_N21
\DRAM|mem[225][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[225][7]~feeder_combout\,
	ena => \DRAM|mem[225][0]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[225][7]~regout\);

-- Location: LCFF_X40_Y15_N9
\DRAM|mem[226][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[226][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[226][7]~regout\);

-- Location: LCFF_X24_Y21_N27
\DRAM|mem[224][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[224][0]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[224][7]~regout\);

-- Location: LCCOMB_X24_Y21_N26
\DRAM|Selector0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~6_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[226][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[224][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[226][7]~regout\,
	datac => \DRAM|mem[224][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector0~6_combout\);

-- Location: LCFF_X23_Y20_N1
\DRAM|mem[227][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[227][0]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[227][7]~regout\);

-- Location: LCCOMB_X23_Y20_N0
\DRAM|Selector0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~7_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector0~6_combout\ & ((\DRAM|mem[227][7]~regout\))) # (!\DRAM|Selector0~6_combout\ & (\DRAM|mem[225][7]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[225][7]~regout\,
	datac => \DRAM|mem[227][7]~regout\,
	datad => \DRAM|Selector0~6_combout\,
	combout => \DRAM|Selector0~7_combout\);

-- Location: LCCOMB_X23_Y20_N10
\DRAM|Selector0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~8_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\) # ((\DRAM|Selector0~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- ((\DRAM|Selector0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector0~5_combout\,
	datad => \DRAM|Selector0~7_combout\,
	combout => \DRAM|Selector0~8_combout\);

-- Location: LCFF_X22_Y21_N5
\DRAM|mem[238][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[238][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[238][7]~regout\);

-- Location: LCFF_X25_Y19_N19
\DRAM|mem[237][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[237][7]~feeder_combout\,
	ena => \DRAM|mem[237][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[237][7]~regout\);

-- Location: LCFF_X25_Y21_N21
\DRAM|mem[236][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[236][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[236][7]~regout\);

-- Location: LCCOMB_X25_Y21_N20
\DRAM|Selector0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~9_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[237][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[236][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[237][7]~regout\,
	datac => \DRAM|mem[236][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector0~9_combout\);

-- Location: LCFF_X25_Y21_N7
\DRAM|mem[239][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[239][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[239][7]~regout\);

-- Location: LCCOMB_X22_Y21_N4
\DRAM|Selector0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~10_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector0~9_combout\ & (\DRAM|mem[239][7]~regout\)) # (!\DRAM|Selector0~9_combout\ & ((\DRAM|mem[238][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[239][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[238][7]~regout\,
	datad => \DRAM|Selector0~9_combout\,
	combout => \DRAM|Selector0~10_combout\);

-- Location: LCCOMB_X23_Y20_N20
\DRAM|Selector0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~11_combout\ = (\DRAM|Selector0~8_combout\ & ((\DRAM|Selector0~10_combout\) # ((!\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\DRAM|Selector0~8_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & \DRAM|Selector0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector0~8_combout\,
	datab => \DRAM|Selector0~10_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datad => \DRAM|Selector0~3_combout\,
	combout => \DRAM|Selector0~11_combout\);

-- Location: LCFF_X23_Y21_N5
\DRAM|mem[242][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[242][0]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[242][7]~regout\);

-- Location: LCFF_X41_Y18_N21
\DRAM|mem[241][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[241][7]~feeder_combout\,
	ena => \DRAM|mem[241][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[241][7]~regout\);

-- Location: LCFF_X42_Y21_N17
\DRAM|mem[240][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[240][0]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[240][7]~regout\);

-- Location: LCCOMB_X42_Y21_N16
\DRAM|Selector0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~12_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[241][7]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[240][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[241][7]~regout\,
	datac => \DRAM|mem[240][7]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector0~12_combout\);

-- Location: LCFF_X23_Y21_N23
\DRAM|mem[243][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[243][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[243][7]~regout\);

-- Location: LCCOMB_X23_Y21_N22
\DRAM|Selector0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~13_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector0~12_combout\ & ((\DRAM|mem[243][7]~regout\))) # (!\DRAM|Selector0~12_combout\ & (\DRAM|mem[242][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[242][7]~regout\,
	datac => \DRAM|mem[243][7]~regout\,
	datad => \DRAM|Selector0~12_combout\,
	combout => \DRAM|Selector0~13_combout\);

-- Location: LCFF_X27_Y17_N29
\DRAM|mem[202][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[202][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[202][7]~regout\);

-- Location: LCFF_X24_Y18_N29
\DRAM|mem[198][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[198][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[198][7]~regout\);

-- Location: LCFF_X27_Y18_N13
\DRAM|mem[194][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[194][0]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[194][7]~regout\);

-- Location: LCCOMB_X27_Y18_N12
\DRAM|Selector0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~14_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[198][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[194][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[198][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[194][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~14_combout\);

-- Location: LCFF_X27_Y18_N15
\DRAM|mem[206][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[206][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[206][7]~regout\);

-- Location: LCCOMB_X27_Y18_N14
\DRAM|Selector0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~15_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~14_combout\ & ((\DRAM|mem[206][7]~regout\))) # (!\DRAM|Selector0~14_combout\ & (\DRAM|mem[202][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[202][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[206][7]~regout\,
	datad => \DRAM|Selector0~14_combout\,
	combout => \DRAM|Selector0~15_combout\);

-- Location: LCFF_X27_Y15_N7
\DRAM|mem[197][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[197][0]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[197][7]~regout\);

-- Location: LCFF_X24_Y17_N29
\DRAM|mem[201][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[201][7]~feeder_combout\,
	ena => \DRAM|mem[201][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[201][7]~regout\);

-- Location: LCFF_X28_Y17_N29
\DRAM|mem[193][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[193][0]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[193][7]~regout\);

-- Location: LCCOMB_X28_Y17_N28
\DRAM|Selector0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~16_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[201][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[193][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[201][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[193][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~16_combout\);

-- Location: LCFF_X25_Y16_N17
\DRAM|mem[205][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[205][7]~feeder_combout\,
	ena => \DRAM|mem[205][0]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[205][7]~regout\);

-- Location: LCCOMB_X27_Y15_N6
\DRAM|Selector0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~17_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~16_combout\ & (\DRAM|mem[205][7]~regout\)) # (!\DRAM|Selector0~16_combout\ & ((\DRAM|mem[197][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[205][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[197][7]~regout\,
	datad => \DRAM|Selector0~16_combout\,
	combout => \DRAM|Selector0~17_combout\);

-- Location: LCFF_X27_Y15_N17
\DRAM|mem[200][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[200][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[200][7]~regout\);

-- Location: LCFF_X25_Y20_N21
\DRAM|mem[196][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[196][0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[196][7]~regout\);

-- Location: LCFF_X28_Y18_N21
\DRAM|mem[192][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[192][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[192][7]~regout\);

-- Location: LCCOMB_X28_Y18_N20
\DRAM|Selector0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~18_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[196][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[192][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[196][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[192][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~18_combout\);

-- Location: LCFF_X25_Y16_N19
\DRAM|mem[204][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[204][7]~feeder_combout\,
	ena => \DRAM|mem[204][0]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[204][7]~regout\);

-- Location: LCCOMB_X27_Y15_N16
\DRAM|Selector0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~19_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~18_combout\ & (\DRAM|mem[204][7]~regout\)) # (!\DRAM|Selector0~18_combout\ & ((\DRAM|mem[200][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[204][7]~regout\,
	datac => \DRAM|mem[200][7]~regout\,
	datad => \DRAM|Selector0~18_combout\,
	combout => \DRAM|Selector0~19_combout\);

-- Location: LCCOMB_X27_Y15_N26
\DRAM|Selector0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~20_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\) # ((\DRAM|Selector0~17_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (\DRAM|Selector0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector0~19_combout\,
	datad => \DRAM|Selector0~17_combout\,
	combout => \DRAM|Selector0~20_combout\);

-- Location: LCFF_X27_Y14_N27
\DRAM|mem[199][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[199][0]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[199][7]~regout\);

-- Location: LCFF_X38_Y15_N17
\DRAM|mem[203][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[203][0]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[203][7]~regout\);

-- Location: LCFF_X27_Y14_N13
\DRAM|mem[195][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[195][0]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[195][7]~regout\);

-- Location: LCCOMB_X27_Y14_N12
\DRAM|Selector0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~21_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[203][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[195][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[203][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[195][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~21_combout\);

-- Location: LCFF_X25_Y17_N21
\DRAM|mem[207][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[207][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[207][7]~regout\);

-- Location: LCCOMB_X27_Y14_N26
\DRAM|Selector0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~22_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~21_combout\ & (\DRAM|mem[207][7]~regout\)) # (!\DRAM|Selector0~21_combout\ & ((\DRAM|mem[199][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[207][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[199][7]~regout\,
	datad => \DRAM|Selector0~21_combout\,
	combout => \DRAM|Selector0~22_combout\);

-- Location: LCCOMB_X27_Y15_N4
\DRAM|Selector0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~23_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector0~20_combout\ & (\DRAM|Selector0~22_combout\)) # (!\DRAM|Selector0~20_combout\ & ((\DRAM|Selector0~15_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector0~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector0~15_combout\,
	datad => \DRAM|Selector0~20_combout\,
	combout => \DRAM|Selector0~23_combout\);

-- Location: LCCOMB_X33_Y18_N8
\DRAM|Selector0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~24_combout\ = (\DRAM|Selector7~70_combout\ & (\DRAM|Selector7~177_combout\)) # (!\DRAM|Selector7~70_combout\ & ((\DRAM|Selector7~177_combout\ & ((\DRAM|Selector0~13_combout\))) # (!\DRAM|Selector7~177_combout\ & 
-- (\DRAM|Selector0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~70_combout\,
	datab => \DRAM|Selector7~177_combout\,
	datac => \DRAM|Selector0~23_combout\,
	datad => \DRAM|Selector0~13_combout\,
	combout => \DRAM|Selector0~24_combout\);

-- Location: LCFF_X24_Y15_N5
\DRAM|mem[245][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[245][0]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[245][7]~regout\);

-- Location: LCFF_X25_Y15_N5
\DRAM|mem[246][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[246][0]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[246][7]~regout\);

-- Location: LCFF_X25_Y15_N7
\DRAM|mem[244][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[244][0]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[244][7]~regout\);

-- Location: LCCOMB_X25_Y15_N6
\DRAM|Selector0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~25_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[246][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[244][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[246][7]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[244][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector0~25_combout\);

-- Location: LCFF_X24_Y15_N23
\DRAM|mem[247][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[247][0]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[247][7]~regout\);

-- Location: LCCOMB_X24_Y15_N4
\DRAM|Selector0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~26_combout\ = (\DRAM|Selector0~25_combout\ & ((\DRAM|mem[247][7]~regout\) # ((!\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\DRAM|Selector0~25_combout\ & (((\DRAM|mem[245][7]~regout\ & \cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector0~25_combout\,
	datab => \DRAM|mem[247][7]~regout\,
	datac => \DRAM|mem[245][7]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector0~26_combout\);

-- Location: LCCOMB_X33_Y18_N10
\DRAM|Selector0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~27_combout\ = (\DRAM|Selector7~70_combout\ & ((\DRAM|Selector0~24_combout\ & (\DRAM|Selector0~26_combout\)) # (!\DRAM|Selector0~24_combout\ & ((\DRAM|Selector0~11_combout\))))) # (!\DRAM|Selector7~70_combout\ & 
-- (\DRAM|Selector0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~70_combout\,
	datab => \DRAM|Selector0~24_combout\,
	datac => \DRAM|Selector0~26_combout\,
	datad => \DRAM|Selector0~11_combout\,
	combout => \DRAM|Selector0~27_combout\);

-- Location: LCFF_X30_Y13_N13
\DRAM|mem[167][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[167][7]~feeder_combout\,
	ena => \DRAM|mem[167][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[167][7]~regout\);

-- Location: LCFF_X28_Y13_N5
\DRAM|mem[180][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[180][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[180][7]~regout\);

-- Location: LCFF_X35_Y14_N29
\DRAM|mem[181][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[181][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[181][7]~regout\);

-- Location: LCFF_X41_Y16_N25
\DRAM|mem[164][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[164][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[164][7]~regout\);

-- Location: LCFF_X25_Y14_N9
\DRAM|mem[151][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[151][7]~feeder_combout\,
	ena => \DRAM|mem[151][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[151][7]~regout\);

-- Location: LCFF_X24_Y14_N25
\DRAM|mem[183][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[183][7]~feeder_combout\,
	ena => \DRAM|mem[183][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[183][7]~regout\);

-- Location: LCFF_X33_Y15_N9
\DRAM|mem[169][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[169][7]~feeder_combout\,
	ena => \DRAM|mem[169][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[169][7]~regout\);

-- Location: LCFF_X33_Y15_N11
\DRAM|mem[171][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[171][7]~feeder_combout\,
	ena => \DRAM|mem[171][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[171][7]~regout\);

-- Location: LCFF_X32_Y13_N17
\DRAM|mem[153][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[153][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[153][7]~regout\);

-- Location: LCFF_X29_Y13_N19
\DRAM|mem[154][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[154][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[154][7]~regout\);

-- Location: LCFF_X29_Y13_N13
\DRAM|mem[152][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[152][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[152][7]~regout\);

-- Location: LCCOMB_X29_Y13_N12
\DRAM|Selector0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~40_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[154][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[152][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[154][7]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[152][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector0~40_combout\);

-- Location: LCFF_X28_Y14_N17
\DRAM|mem[155][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[155][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[155][7]~regout\);

-- Location: LCCOMB_X32_Y13_N16
\DRAM|Selector0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~41_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector0~40_combout\ & (\DRAM|mem[155][7]~regout\)) # (!\DRAM|Selector0~40_combout\ & ((\DRAM|mem[153][7]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[155][7]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[153][7]~regout\,
	datad => \DRAM|Selector0~40_combout\,
	combout => \DRAM|Selector0~41_combout\);

-- Location: LCFF_X28_Y15_N11
\DRAM|mem[137][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[137][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[137][7]~regout\);

-- Location: LCFF_X29_Y18_N9
\DRAM|mem[138][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[138][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[138][7]~regout\);

-- Location: LCFF_X29_Y18_N19
\DRAM|mem[136][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[136][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[136][7]~regout\);

-- Location: LCCOMB_X29_Y18_N18
\DRAM|Selector0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~42_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[138][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[136][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[138][7]~regout\,
	datac => \DRAM|mem[136][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector0~42_combout\);

-- Location: LCFF_X28_Y15_N13
\DRAM|mem[139][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[139][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[139][7]~regout\);

-- Location: LCCOMB_X28_Y15_N12
\DRAM|Selector0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~43_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector0~42_combout\ & ((\DRAM|mem[139][7]~regout\))) # (!\DRAM|Selector0~42_combout\ & (\DRAM|mem[137][7]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[137][7]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[139][7]~regout\,
	datad => \DRAM|Selector0~42_combout\,
	combout => \DRAM|Selector0~43_combout\);

-- Location: LCCOMB_X32_Y13_N2
\DRAM|Selector0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~44_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector0~41_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector0~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector0~41_combout\,
	datad => \DRAM|Selector0~43_combout\,
	combout => \DRAM|Selector0~44_combout\);

-- Location: LCFF_X34_Y15_N13
\DRAM|mem[187][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[187][7]~feeder_combout\,
	ena => \DRAM|mem[187][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[187][7]~regout\);

-- Location: LCFF_X32_Y13_N29
\DRAM|mem[145][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[145][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[145][7]~regout\);

-- Location: LCFF_X29_Y20_N25
\DRAM|mem[146][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[146][7]~feeder_combout\,
	ena => \DRAM|mem[146][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[146][7]~regout\);

-- Location: LCFF_X30_Y14_N15
\DRAM|mem[144][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[144][0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[144][7]~regout\);

-- Location: LCCOMB_X30_Y14_N14
\DRAM|Selector0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~48_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[146][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[144][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[146][7]~regout\,
	datac => \DRAM|mem[144][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector0~48_combout\);

-- Location: LCFF_X32_Y14_N19
\DRAM|mem[147][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[147][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[147][7]~regout\);

-- Location: LCCOMB_X32_Y14_N18
\DRAM|Selector0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~49_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector0~48_combout\ & ((\DRAM|mem[147][7]~regout\))) # (!\DRAM|Selector0~48_combout\ & (\DRAM|mem[145][7]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[145][7]~regout\,
	datac => \DRAM|mem[147][7]~regout\,
	datad => \DRAM|Selector0~48_combout\,
	combout => \DRAM|Selector0~49_combout\);

-- Location: LCFF_X31_Y18_N31
\DRAM|mem[162][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[162][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[162][7]~regout\);

-- Location: LCFF_X32_Y17_N19
\DRAM|mem[161][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[161][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[161][7]~regout\);

-- Location: LCFF_X30_Y17_N13
\DRAM|mem[160][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[160][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[160][7]~regout\);

-- Location: LCCOMB_X30_Y17_N12
\DRAM|Selector0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~50_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[161][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[160][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[161][7]~regout\,
	datac => \DRAM|mem[160][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector0~50_combout\);

-- Location: LCFF_X33_Y14_N23
\DRAM|mem[163][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[163][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[163][7]~regout\);

-- Location: LCCOMB_X33_Y14_N22
\DRAM|Selector0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~51_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector0~50_combout\ & ((\DRAM|mem[163][7]~regout\))) # (!\DRAM|Selector0~50_combout\ & (\DRAM|mem[162][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[162][7]~regout\,
	datac => \DRAM|mem[163][7]~regout\,
	datad => \DRAM|Selector0~50_combout\,
	combout => \DRAM|Selector0~51_combout\);

-- Location: LCFF_X30_Y15_N21
\DRAM|mem[129][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[129][7]~feeder_combout\,
	ena => \DRAM|mem[129][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[129][7]~regout\);

-- Location: LCFF_X32_Y16_N27
\DRAM|mem[130][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[130][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[130][7]~regout\);

-- Location: LCFF_X32_Y16_N21
\DRAM|mem[128][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[128][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[128][7]~regout\);

-- Location: LCCOMB_X32_Y16_N20
\DRAM|Selector0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~52_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[130][7]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[128][7]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[130][7]~regout\,
	datac => \DRAM|mem[128][7]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector0~52_combout\);

-- Location: LCFF_X33_Y14_N25
\DRAM|mem[131][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[131][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[131][7]~regout\);

-- Location: LCCOMB_X33_Y14_N24
\DRAM|Selector0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~53_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector0~52_combout\ & ((\DRAM|mem[131][7]~regout\))) # (!\DRAM|Selector0~52_combout\ & (\DRAM|mem[129][7]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[129][7]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[131][7]~regout\,
	datad => \DRAM|Selector0~52_combout\,
	combout => \DRAM|Selector0~53_combout\);

-- Location: LCCOMB_X33_Y14_N26
\DRAM|Selector0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~54_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # (\DRAM|Selector0~51_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|Selector0~53_combout\ & 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector0~53_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datad => \DRAM|Selector0~51_combout\,
	combout => \DRAM|Selector0~54_combout\);

-- Location: LCFF_X27_Y16_N11
\DRAM|mem[178][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[178][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[178][7]~regout\);

-- Location: LCFF_X31_Y16_N3
\DRAM|mem[177][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[177][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[177][7]~regout\);

-- Location: LCFF_X31_Y16_N21
\DRAM|mem[176][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[176][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[176][7]~regout\);

-- Location: LCCOMB_X31_Y16_N20
\DRAM|Selector0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~55_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[177][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[176][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[177][7]~regout\,
	datac => \DRAM|mem[176][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector0~55_combout\);

-- Location: LCFF_X32_Y14_N21
\DRAM|mem[179][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[179][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[179][7]~regout\);

-- Location: LCCOMB_X27_Y16_N10
\DRAM|Selector0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~56_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector0~55_combout\ & (\DRAM|mem[179][7]~regout\)) # (!\DRAM|Selector0~55_combout\ & ((\DRAM|mem[178][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[179][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[178][7]~regout\,
	datad => \DRAM|Selector0~55_combout\,
	combout => \DRAM|Selector0~56_combout\);

-- Location: LCCOMB_X33_Y14_N12
\DRAM|Selector0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~57_combout\ = (\DRAM|Selector0~54_combout\ & ((\DRAM|Selector0~56_combout\) # ((!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\DRAM|Selector0~54_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & \DRAM|Selector0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector0~56_combout\,
	datab => \DRAM|Selector0~54_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datad => \DRAM|Selector0~49_combout\,
	combout => \DRAM|Selector0~57_combout\);

-- Location: LCFF_X33_Y16_N23
\DRAM|mem[158][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[158][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[158][7]~regout\);

-- Location: LCFF_X33_Y16_N1
\DRAM|mem[157][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[157][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[157][7]~regout\);

-- Location: LCFF_X34_Y16_N3
\DRAM|mem[156][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[156][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[156][7]~regout\);

-- Location: LCCOMB_X34_Y16_N2
\DRAM|Selector0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~59_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\) # ((\DRAM|mem[157][7]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (\DRAM|mem[156][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[156][7]~regout\,
	datad => \DRAM|mem[157][7]~regout\,
	combout => \DRAM|Selector0~59_combout\);

-- Location: LCFF_X29_Y14_N13
\DRAM|mem[159][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[159][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[159][7]~regout\);

-- Location: LCCOMB_X33_Y16_N22
\DRAM|Selector0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~60_combout\ = (\DRAM|Selector0~59_combout\ & ((\DRAM|mem[159][7]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\DRAM|Selector0~59_combout\ & (((\DRAM|mem[158][7]~regout\ & \cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector0~59_combout\,
	datab => \DRAM|mem[159][7]~regout\,
	datac => \DRAM|mem[158][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector0~60_combout\);

-- Location: LCFF_X33_Y17_N5
\DRAM|mem[174][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[174][7]~feeder_combout\,
	ena => \DRAM|mem[174][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[174][7]~regout\);

-- Location: LCFF_X32_Y15_N13
\DRAM|mem[173][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[173][7]~feeder_combout\,
	ena => \DRAM|mem[173][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[173][7]~regout\);

-- Location: LCFF_X31_Y17_N19
\DRAM|mem[172][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[172][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[172][7]~regout\);

-- Location: LCCOMB_X31_Y17_N18
\DRAM|Selector0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~61_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[173][7]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[172][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[173][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[172][7]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector0~61_combout\);

-- Location: LCFF_X31_Y17_N5
\DRAM|mem[175][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[175][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[175][7]~regout\);

-- Location: LCCOMB_X31_Y17_N4
\DRAM|Selector0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~62_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector0~61_combout\ & ((\DRAM|mem[175][7]~regout\))) # (!\DRAM|Selector0~61_combout\ & (\DRAM|mem[174][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[174][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[175][7]~regout\,
	datad => \DRAM|Selector0~61_combout\,
	combout => \DRAM|Selector0~62_combout\);

-- Location: LCFF_X31_Y15_N21
\DRAM|mem[141][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[141][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[141][7]~regout\);

-- Location: LCFF_X32_Y15_N31
\DRAM|mem[189][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[189][7]~feeder_combout\,
	ena => \DRAM|mem[189][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[189][7]~regout\);

-- Location: LCFF_X33_Y19_N21
\DRAM|mem[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~265_combout\,
	ena => \DRAM|mem[22][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[22][7]~regout\);

-- Location: LCFF_X36_Y21_N15
\DRAM|mem[46][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[46][7]~feeder_combout\,
	ena => \DRAM|mem[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[46][7]~regout\);

-- Location: LCFF_X35_Y21_N21
\DRAM|mem[38][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[38][7]~feeder_combout\,
	ena => \DRAM|mem[38][5]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[38][7]~regout\);

-- Location: LCFF_X36_Y22_N3
\DRAM|mem[58][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[58][7]~feeder_combout\,
	ena => \DRAM|mem[58][5]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[58][7]~regout\);

-- Location: LCFF_X40_Y24_N11
\DRAM|mem[41][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[41][7]~feeder_combout\,
	ena => \DRAM|mem[41][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[41][7]~regout\);

-- Location: LCFF_X34_Y18_N7
\DRAM|mem[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[25][7]~feeder_combout\,
	ena => \DRAM|mem[25][7]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[25][7]~regout\);

-- Location: LCFF_X34_Y18_N1
\DRAM|mem[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[9][7]~feeder_combout\,
	ena => \DRAM|mem[9][2]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[9][7]~regout\);

-- Location: LCFF_X34_Y20_N13
\DRAM|mem[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[5][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[5][7]~regout\);

-- Location: LCFF_X32_Y24_N13
\DRAM|mem[61][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[61][7]~feeder_combout\,
	ena => \DRAM|mem[61][0]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[61][7]~regout\);

-- Location: LCFF_X37_Y19_N7
\DRAM|mem[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[24][5]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[24][7]~regout\);

-- Location: LCFF_X38_Y20_N3
\DRAM|mem[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[8][7]~feeder_combout\,
	ena => \DRAM|mem[8][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[8][7]~regout\);

-- Location: LCFF_X31_Y24_N15
\DRAM|mem[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[12][7]~feeder_combout\,
	ena => \DRAM|mem[12][7]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[12][7]~regout\);

-- Location: LCFF_X32_Y25_N27
\DRAM|mem[52][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[52][7]~feeder_combout\,
	ena => \DRAM|mem[52][6]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[52][7]~regout\);

-- Location: LCFF_X36_Y22_N29
\DRAM|mem[56][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[56][7]~feeder_combout\,
	ena => \DRAM|mem[56][5]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[56][7]~regout\);

-- Location: LCFF_X32_Y23_N9
\DRAM|mem[51][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[51][6]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[51][7]~regout\);

-- Location: LCFF_X33_Y19_N7
\DRAM|mem[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[23][7]~feeder_combout\,
	ena => \DRAM|mem[23][1]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[23][7]~regout\);

-- Location: LCFF_X37_Y21_N15
\DRAM|mem[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[19][5]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[19][7]~regout\);

-- Location: LCFF_X37_Y24_N13
\DRAM|mem[55][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[55][7]~feeder_combout\,
	ena => \DRAM|mem[55][6]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[55][7]~regout\);

-- Location: LCFF_X22_Y16_N21
\DRAM|mem[213][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[213][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[213][7]~regout\);

-- Location: LCFF_X20_Y18_N7
\DRAM|mem[222][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[222][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[222][7]~regout\);

-- Location: LCFF_X22_Y17_N11
\DRAM|mem[216][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[216][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[216][7]~regout\);

-- Location: LCFF_X22_Y18_N21
\DRAM|mem[219][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[219][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[219][7]~regout\);

-- Location: LCFF_X22_Y19_N1
\DRAM|mem[215][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[215][7]~feeder_combout\,
	ena => \DRAM|mem[215][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[215][7]~regout\);

-- Location: LCFF_X21_Y18_N7
\DRAM|mem[211][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[211][0]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[211][7]~regout\);

-- Location: LCCOMB_X21_Y18_N6
\DRAM|Selector0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~120_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[215][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[211][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[215][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[211][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~120_combout\);

-- Location: LCFF_X22_Y18_N23
\DRAM|mem[223][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[223][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[223][7]~regout\);

-- Location: LCCOMB_X22_Y18_N22
\DRAM|Selector0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~121_combout\ = (\DRAM|Selector0~120_combout\ & (((\DRAM|mem[223][7]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\DRAM|Selector0~120_combout\ & (\DRAM|mem[219][7]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[219][7]~regout\,
	datab => \DRAM|Selector0~120_combout\,
	datac => \DRAM|mem[223][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~121_combout\);

-- Location: LCFF_X23_Y18_N13
\DRAM|mem[85][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[85][0]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[85][7]~regout\);

-- Location: LCFF_X24_Y14_N11
\DRAM|mem[89][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[89][7]~feeder_combout\,
	ena => \DRAM|mem[89][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[89][7]~regout\);

-- Location: LCFF_X38_Y18_N13
\DRAM|mem[81][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[81][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[81][7]~regout\);

-- Location: LCCOMB_X38_Y18_N12
\DRAM|Selector0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~125_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[89][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[81][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[89][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[81][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~125_combout\);

-- Location: LCFF_X40_Y20_N13
\DRAM|mem[93][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[93][0]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[93][7]~regout\);

-- Location: LCCOMB_X40_Y20_N12
\DRAM|Selector0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~126_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~125_combout\ & ((\DRAM|mem[93][7]~regout\))) # (!\DRAM|Selector0~125_combout\ & (\DRAM|mem[85][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[85][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[93][7]~regout\,
	datad => \DRAM|Selector0~125_combout\,
	combout => \DRAM|Selector0~126_combout\);

-- Location: LCFF_X38_Y15_N3
\DRAM|mem[105][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[105][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[105][7]~regout\);

-- Location: LCFF_X23_Y19_N13
\DRAM|mem[101][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[101][0]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[101][7]~regout\);

-- Location: LCFF_X38_Y19_N21
\DRAM|mem[97][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[97][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[97][7]~regout\);

-- Location: LCCOMB_X38_Y19_N20
\DRAM|Selector0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~127_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[101][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[97][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[101][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[97][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~127_combout\);

-- Location: LCFF_X37_Y23_N7
\DRAM|mem[109][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[109][0]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[109][7]~regout\);

-- Location: LCCOMB_X38_Y15_N2
\DRAM|Selector0~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~128_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~127_combout\ & (\DRAM|mem[109][7]~regout\)) # (!\DRAM|Selector0~127_combout\ & ((\DRAM|mem[105][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector0~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[109][7]~regout\,
	datac => \DRAM|mem[105][7]~regout\,
	datad => \DRAM|Selector0~127_combout\,
	combout => \DRAM|Selector0~128_combout\);

-- Location: LCFF_X38_Y17_N29
\DRAM|mem[73][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[73][0]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[73][7]~regout\);

-- Location: LCFF_X23_Y18_N7
\DRAM|mem[69][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[69][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[69][7]~regout\);

-- Location: LCFF_X38_Y18_N31
\DRAM|mem[65][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[65][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[65][7]~regout\);

-- Location: LCCOMB_X38_Y18_N30
\DRAM|Selector0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~129_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[69][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[65][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[69][7]~regout\,
	datac => \DRAM|mem[65][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~129_combout\);

-- Location: LCFF_X40_Y20_N23
\DRAM|mem[77][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[77][0]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[77][7]~regout\);

-- Location: LCCOMB_X40_Y20_N22
\DRAM|Selector0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~130_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~129_combout\ & ((\DRAM|mem[77][7]~regout\))) # (!\DRAM|Selector0~129_combout\ & (\DRAM|mem[73][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector0~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[73][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[77][7]~regout\,
	datad => \DRAM|Selector0~129_combout\,
	combout => \DRAM|Selector0~130_combout\);

-- Location: LCCOMB_X37_Y19_N0
\DRAM|Selector0~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~131_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # ((\DRAM|Selector0~128_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|Selector0~130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector0~130_combout\,
	datad => \DRAM|Selector0~128_combout\,
	combout => \DRAM|Selector0~131_combout\);

-- Location: LCFF_X23_Y19_N15
\DRAM|mem[117][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[117][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[117][7]~regout\);

-- Location: LCFF_X38_Y16_N29
\DRAM|mem[121][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[121][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[121][7]~regout\);

-- Location: LCFF_X36_Y19_N31
\DRAM|mem[113][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[113][0]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[113][7]~regout\);

-- Location: LCCOMB_X36_Y19_N30
\DRAM|Selector0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~132_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[121][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[113][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[121][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[113][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~132_combout\);

-- Location: LCFF_X37_Y23_N9
\DRAM|mem[125][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[125][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[125][7]~regout\);

-- Location: LCCOMB_X37_Y23_N8
\DRAM|Selector0~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~133_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~132_combout\ & ((\DRAM|mem[125][7]~regout\))) # (!\DRAM|Selector0~132_combout\ & (\DRAM|mem[117][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[117][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[125][7]~regout\,
	datad => \DRAM|Selector0~132_combout\,
	combout => \DRAM|Selector0~133_combout\);

-- Location: LCCOMB_X37_Y19_N18
\DRAM|Selector0~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~134_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector0~131_combout\ & ((\DRAM|Selector0~133_combout\))) # (!\DRAM|Selector0~131_combout\ & (\DRAM|Selector0~126_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector0~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector0~126_combout\,
	datac => \DRAM|Selector0~133_combout\,
	datad => \DRAM|Selector0~131_combout\,
	combout => \DRAM|Selector0~134_combout\);

-- Location: LCFF_X40_Y17_N3
\DRAM|mem[114][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[114][0]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[114][7]~regout\);

-- Location: LCFF_X41_Y18_N23
\DRAM|mem[102][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[102][7]~feeder_combout\,
	ena => \DRAM|mem[102][0]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[102][7]~regout\);

-- Location: LCFF_X37_Y17_N21
\DRAM|mem[98][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[98][0]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[98][7]~regout\);

-- Location: LCCOMB_X37_Y17_N20
\DRAM|Selector0~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~135_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[102][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[98][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[102][7]~regout\,
	datac => \DRAM|mem[98][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~135_combout\);

-- Location: LCFF_X40_Y17_N29
\DRAM|mem[118][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[118][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[118][7]~regout\);

-- Location: LCCOMB_X40_Y17_N2
\DRAM|Selector0~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~136_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector0~135_combout\ & (\DRAM|mem[118][7]~regout\)) # (!\DRAM|Selector0~135_combout\ & ((\DRAM|mem[114][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector0~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[118][7]~regout\,
	datac => \DRAM|mem[114][7]~regout\,
	datad => \DRAM|Selector0~135_combout\,
	combout => \DRAM|Selector0~136_combout\);

-- Location: LCFF_X36_Y14_N29
\DRAM|mem[90][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[90][0]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[90][7]~regout\);

-- Location: LCFF_X41_Y20_N5
\DRAM|mem[78][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[78][0]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[78][7]~regout\);

-- Location: LCFF_X35_Y14_N15
\DRAM|mem[74][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[74][0]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[74][7]~regout\);

-- Location: LCCOMB_X35_Y14_N14
\DRAM|Selector0~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~137_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[78][7]~regout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[74][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[74][7]~regout\,
	datad => \DRAM|mem[78][7]~regout\,
	combout => \DRAM|Selector0~137_combout\);

-- Location: LCFF_X36_Y17_N29
\DRAM|mem[94][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[94][0]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[94][7]~regout\);

-- Location: LCCOMB_X36_Y14_N28
\DRAM|Selector0~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~138_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector0~137_combout\ & (\DRAM|mem[94][7]~regout\)) # (!\DRAM|Selector0~137_combout\ & ((\DRAM|mem[90][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector0~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[94][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[90][7]~regout\,
	datad => \DRAM|Selector0~137_combout\,
	combout => \DRAM|Selector0~138_combout\);

-- Location: LCFF_X36_Y17_N23
\DRAM|mem[86][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[86][0]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[86][7]~regout\);

-- Location: LCFF_X42_Y20_N15
\DRAM|mem[126][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[126][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[126][7]~regout\);

-- Location: LCFF_X32_Y19_N11
\DRAM|mem[100][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[100][0]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[100][7]~regout\);

-- Location: LCFF_X41_Y19_N13
\DRAM|mem[108][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[108][0]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[108][7]~regout\);

-- Location: LCFF_X28_Y20_N5
\DRAM|mem[76][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[76][7]~feeder_combout\,
	ena => \DRAM|mem[76][0]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[76][7]~regout\);

-- Location: LCFF_X37_Y14_N31
\DRAM|mem[91][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[91][0]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[91][7]~regout\);

-- Location: LCFF_X37_Y16_N29
\DRAM|mem[123][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[123][7]~feeder_combout\,
	ena => \DRAM|mem[123][0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[123][7]~regout\);

-- Location: LCFF_X38_Y24_N19
\DRAM|mem[111][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[111][0]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[111][7]~regout\);

-- Location: LCCOMB_X28_Y26_N4
\cpu0|decoder0|OFF[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|OFF[2]~0_combout\ = (!\IRAM|Mux1~8_combout\ & (\IRAM|Mux0~6_combout\ & \IRAM|Mux13~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~8_combout\,
	datac => \IRAM|Mux0~6_combout\,
	datad => \IRAM|Mux13~7_combout\,
	combout => \cpu0|decoder0|OFF[2]~0_combout\);

-- Location: LCCOMB_X30_Y26_N4
\cpu0|adder_branch|inst1|Sum~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst1|Sum~1_combout\ = (!\cpu0|pc0|PC\(1) & ((\IRAM|Mux1~8_combout\) # ((\IRAM|Mux14~6_combout\) # (!\IRAM|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~8_combout\,
	datab => \IRAM|Mux0~6_combout\,
	datac => \cpu0|pc0|PC\(1),
	datad => \IRAM|Mux14~6_combout\,
	combout => \cpu0|adder_branch|inst1|Sum~1_combout\);

-- Location: LCCOMB_X28_Y26_N14
\cpu0|decoder0|OFF[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|OFF[3]~1_combout\ = (\IRAM|Mux1~8_combout\) # ((\IRAM|Mux12~6_combout\) # (!\IRAM|Mux0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~8_combout\,
	datac => \IRAM|Mux0~6_combout\,
	datad => \IRAM|Mux12~6_combout\,
	combout => \cpu0|decoder0|OFF[3]~1_combout\);

-- Location: LCCOMB_X28_Y25_N10
\cpu0|adder_plus2|inst4|Sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_plus2|inst4|Sum~0_combout\ = \cpu0|pc0|PC\(4) $ (((\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(1) & \cpu0|pc0|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(1),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(3),
	combout => \cpu0|adder_plus2|inst4|Sum~0_combout\);

-- Location: LCFF_X33_Y27_N25
\b2v_inst|counter_1Hz|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_1Hz|count~0_combout\,
	ena => \b2v_inst|counter_10Hz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_1Hz|count\(3));

-- Location: LCFF_X33_Y27_N19
\b2v_inst|counter_1Hz|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_1Hz|count~1_combout\,
	ena => \b2v_inst|counter_10Hz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_1Hz|count\(2));

-- Location: LCFF_X33_Y27_N5
\b2v_inst|counter_1Hz|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_1Hz|count~2_combout\,
	ena => \b2v_inst|counter_10Hz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_1Hz|count\(1));

-- Location: LCFF_X33_Y27_N15
\b2v_inst|counter_1Hz|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_1Hz|count~3_combout\,
	ena => \b2v_inst|counter_10Hz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_1Hz|count\(0));

-- Location: LCCOMB_X32_Y27_N20
\b2v_inst|VAR_CLK~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|VAR_CLK~1_combout\ = (\b2v_inst|counter_1Hz|count\(3)) # ((\b2v_inst|counter_1Hz|count\(2) & ((\b2v_inst|counter_1Hz|count\(1)) # (\b2v_inst|counter_1Hz|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_1Hz|count\(1),
	datab => \b2v_inst|counter_1Hz|count\(2),
	datac => \b2v_inst|counter_1Hz|count\(0),
	datad => \b2v_inst|counter_1Hz|count\(3),
	combout => \b2v_inst|VAR_CLK~1_combout\);

-- Location: LCCOMB_X30_Y26_N16
\cpu0|decoder0|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Selector1~0_combout\ = (\IRAM|Mux2~4_combout\ & (((!\IRAM|Mux15~6_combout\) # (!\IRAM|Mux13~7_combout\)) # (!\IRAM|Mux14~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux14~6_combout\,
	datab => \IRAM|Mux13~7_combout\,
	datac => \IRAM|Mux15~6_combout\,
	datad => \IRAM|Mux2~4_combout\,
	combout => \cpu0|decoder0|Selector1~0_combout\);

-- Location: LCCOMB_X28_Y26_N6
\cpu0|decoder0|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Selector2~0_combout\ = ((\IRAM|Mux0~6_combout\ & ((\IRAM|Mux11~5_combout\))) # (!\IRAM|Mux0~6_combout\ & (\IRAM|Mux8~8_combout\))) # (!\cpu0|decoder0|Selector1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux8~8_combout\,
	datab => \IRAM|Mux11~5_combout\,
	datac => \IRAM|Mux0~6_combout\,
	datad => \cpu0|decoder0|Selector1~1_combout\,
	combout => \cpu0|decoder0|Selector2~0_combout\);

-- Location: LCCOMB_X28_Y26_N26
\cpu0|rf0|Decoder7~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Decoder7~45_combout\ = (!\cpu0|decoder0|Selector2~0_combout\ & (\cpu0|decoder0|Selector3~0_combout\ & (\cpu0|decoder0|Selector1~2_combout\ & \cpu0|decoder0|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Selector2~0_combout\,
	datab => \cpu0|decoder0|Selector3~0_combout\,
	datac => \cpu0|decoder0|Selector1~2_combout\,
	datad => \cpu0|decoder0|Selector1~1_combout\,
	combout => \cpu0|rf0|Decoder7~45_combout\);

-- Location: LCCOMB_X25_Y16_N4
\DRAM|mem[205][0]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[205][0]~107_combout\ = (\DRAM|Decoder1~10_combout\ & (\DRAM|Decoder1~22_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~10_combout\,
	datac => \DRAM|Decoder1~22_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[205][0]~107_combout\);

-- Location: LCCOMB_X38_Y21_N14
\DRAM|mem~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~254_combout\ = (!\RESET~combout\ & ((\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux13~1_combout\)) # (!\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux13~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux13~1_combout\,
	datab => \cpu0|rf0|Mux13~3_combout\,
	datac => \cpu0|decoder0|SB[2]~2_combout\,
	datad => \RESET~combout\,
	combout => \DRAM|mem~254_combout\);

-- Location: LCCOMB_X38_Y23_N14
\DRAM|mem~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~255_combout\ = (\RESET~combout\) # ((\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux13~1_combout\)) # (!\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux13~1_combout\,
	datab => \cpu0|decoder0|SB[2]~2_combout\,
	datac => \RESET~combout\,
	datad => \cpu0|rf0|Mux13~3_combout\,
	combout => \DRAM|mem~255_combout\);

-- Location: LCCOMB_X27_Y20_N26
\DRAM|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|WideOr1~0_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector7~4_combout\ & \DRAM|Selector7~177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector7~4_combout\,
	datad => \DRAM|Selector7~177_combout\,
	combout => \DRAM|WideOr1~0_combout\);

-- Location: LCCOMB_X33_Y27_N24
\b2v_inst|counter_1Hz|count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1Hz|count~0_combout\ = (\b2v_inst|counter_1Hz|count\(1) & (\b2v_inst|counter_1Hz|count\(0) & (!\b2v_inst|counter_1Hz|count\(3) & \b2v_inst|counter_1Hz|count\(2)))) # (!\b2v_inst|counter_1Hz|count\(1) & (!\b2v_inst|counter_1Hz|count\(0) & 
-- (\b2v_inst|counter_1Hz|count\(3) & !\b2v_inst|counter_1Hz|count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_1Hz|count\(1),
	datab => \b2v_inst|counter_1Hz|count\(0),
	datac => \b2v_inst|counter_1Hz|count\(3),
	datad => \b2v_inst|counter_1Hz|count\(2),
	combout => \b2v_inst|counter_1Hz|count~0_combout\);

-- Location: LCFF_X33_Y27_N17
\b2v_inst|counter_1MHz|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_1MHz|count~0_combout\,
	ena => \b2v_inst|counter_10MHz|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_1MHz|count\(0));

-- Location: LCCOMB_X33_Y27_N10
\b2v_inst|counter_10MHz|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10MHz|Equal0~0_combout\ = (\b2v_inst|counter_10MHz|count\(2) & (!\b2v_inst|counter_10MHz|count\(1) & !\b2v_inst|counter_10MHz|count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_10MHz|count\(2),
	datac => \b2v_inst|counter_10MHz|count\(1),
	datad => \b2v_inst|counter_10MHz|count\(0),
	combout => \b2v_inst|counter_10MHz|Equal0~0_combout\);

-- Location: LCFF_X33_Y27_N29
\b2v_inst|counter_1MHz|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_1MHz|count~1_combout\,
	ena => \b2v_inst|counter_10MHz|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_1MHz|count\(3));

-- Location: LCFF_X33_Y27_N23
\b2v_inst|counter_1MHz|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_1MHz|count~2_combout\,
	ena => \b2v_inst|counter_10MHz|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_1MHz|count\(1));

-- Location: LCFF_X33_Y27_N9
\b2v_inst|counter_1MHz|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_1MHz|count~3_combout\,
	ena => \b2v_inst|counter_10MHz|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_1MHz|count\(2));

-- Location: LCCOMB_X33_Y27_N26
\b2v_inst|counter_1MHz|RCO_OUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1MHz|RCO_OUT~0_combout\ = (!\b2v_inst|counter_1MHz|count\(1) & (!\b2v_inst|counter_1MHz|count\(2) & \b2v_inst|counter_1MHz|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|counter_1MHz|count\(1),
	datac => \b2v_inst|counter_1MHz|count\(2),
	datad => \b2v_inst|counter_1MHz|count\(3),
	combout => \b2v_inst|counter_1MHz|RCO_OUT~0_combout\);

-- Location: LCFF_X34_Y27_N9
\b2v_inst|counter_100kHz|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_100kHz|count~0_combout\,
	ena => \b2v_inst|counter_1MHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_100kHz|count\(0));

-- Location: LCFF_X34_Y27_N27
\b2v_inst|counter_100kHz|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_100kHz|count~1_combout\,
	ena => \b2v_inst|counter_1MHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_100kHz|count\(3));

-- Location: LCFF_X34_Y27_N5
\b2v_inst|counter_100kHz|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_100kHz|count~2_combout\,
	ena => \b2v_inst|counter_1MHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_100kHz|count\(1));

-- Location: LCFF_X34_Y27_N15
\b2v_inst|counter_100kHz|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_100kHz|count~3_combout\,
	ena => \b2v_inst|counter_1MHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_100kHz|count\(2));

-- Location: LCCOMB_X33_Y27_N20
\b2v_inst|counter_100kHz|RCO_OUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_100kHz|RCO_OUT~0_combout\ = (\b2v_inst|counter_100kHz|count\(3) & (!\b2v_inst|counter_100kHz|count\(2) & (\b2v_inst|counter_100kHz|count\(0) & !\b2v_inst|counter_100kHz|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_100kHz|count\(3),
	datab => \b2v_inst|counter_100kHz|count\(2),
	datac => \b2v_inst|counter_100kHz|count\(0),
	datad => \b2v_inst|counter_100kHz|count\(1),
	combout => \b2v_inst|counter_100kHz|RCO_OUT~0_combout\);

-- Location: LCCOMB_X33_Y27_N30
\b2v_inst|counter_100kHz|RCO_OUT\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_100kHz|RCO_OUT~combout\ = (\b2v_inst|counter_1MHz|count\(0) & (\b2v_inst|counter_1MHz|RCO_OUT~0_combout\ & (\b2v_inst|counter_100kHz|RCO_OUT~0_combout\ & \b2v_inst|counter_10MHz|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_1MHz|count\(0),
	datab => \b2v_inst|counter_1MHz|RCO_OUT~0_combout\,
	datac => \b2v_inst|counter_100kHz|RCO_OUT~0_combout\,
	datad => \b2v_inst|counter_10MHz|Equal0~0_combout\,
	combout => \b2v_inst|counter_100kHz|RCO_OUT~combout\);

-- Location: LCFF_X36_Y27_N1
\b2v_inst|counter_10kHz|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_10kHz|count~0_combout\,
	ena => \b2v_inst|counter_100kHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_10kHz|count\(0));

-- Location: LCFF_X36_Y27_N27
\b2v_inst|counter_10kHz|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_10kHz|count~1_combout\,
	ena => \b2v_inst|counter_100kHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_10kHz|count\(3));

-- Location: LCFF_X36_Y27_N21
\b2v_inst|counter_10kHz|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_10kHz|count~2_combout\,
	ena => \b2v_inst|counter_100kHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_10kHz|count\(1));

-- Location: LCFF_X36_Y27_N15
\b2v_inst|counter_10kHz|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_10kHz|count~3_combout\,
	ena => \b2v_inst|counter_100kHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_10kHz|count\(2));

-- Location: LCCOMB_X36_Y27_N8
\b2v_inst|counter_10kHz|RCO_OUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10kHz|RCO_OUT~0_combout\ = (!\b2v_inst|counter_10kHz|count\(1) & (\b2v_inst|counter_10kHz|count\(3) & (!\b2v_inst|counter_10kHz|count\(2) & \b2v_inst|counter_10kHz|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_10kHz|count\(1),
	datab => \b2v_inst|counter_10kHz|count\(3),
	datac => \b2v_inst|counter_10kHz|count\(2),
	datad => \b2v_inst|counter_10kHz|count\(0),
	combout => \b2v_inst|counter_10kHz|RCO_OUT~0_combout\);

-- Location: LCCOMB_X33_Y27_N0
\b2v_inst|counter_10kHz|RCO_OUT\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10kHz|RCO_OUT~combout\ = (\b2v_inst|counter_10kHz|RCO_OUT~0_combout\ & \b2v_inst|counter_100kHz|RCO_OUT~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|counter_10kHz|RCO_OUT~0_combout\,
	datad => \b2v_inst|counter_100kHz|RCO_OUT~combout\,
	combout => \b2v_inst|counter_10kHz|RCO_OUT~combout\);

-- Location: LCFF_X31_Y27_N1
\b2v_inst|counter_1kHz|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_1kHz|count~0_combout\,
	ena => \b2v_inst|counter_10kHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_1kHz|count\(0));

-- Location: LCFF_X31_Y27_N11
\b2v_inst|counter_1kHz|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_1kHz|count~1_combout\,
	ena => \b2v_inst|counter_10kHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_1kHz|count\(3));

-- Location: LCFF_X31_Y27_N21
\b2v_inst|counter_1kHz|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_1kHz|count~2_combout\,
	ena => \b2v_inst|counter_10kHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_1kHz|count\(1));

-- Location: LCFF_X31_Y27_N23
\b2v_inst|counter_1kHz|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_1kHz|count~3_combout\,
	ena => \b2v_inst|counter_10kHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_1kHz|count\(2));

-- Location: LCCOMB_X31_Y27_N8
\b2v_inst|counter_1kHz|RCO_OUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1kHz|RCO_OUT~0_combout\ = (\b2v_inst|counter_1kHz|count\(3) & (!\b2v_inst|counter_1kHz|count\(2) & (!\b2v_inst|counter_1kHz|count\(1) & \b2v_inst|counter_1kHz|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_1kHz|count\(3),
	datab => \b2v_inst|counter_1kHz|count\(2),
	datac => \b2v_inst|counter_1kHz|count\(1),
	datad => \b2v_inst|counter_1kHz|count\(0),
	combout => \b2v_inst|counter_1kHz|RCO_OUT~0_combout\);

-- Location: LCFF_X35_Y27_N1
\b2v_inst|counter_100Hz|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_100Hz|count~0_combout\,
	ena => \b2v_inst|counter_1kHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_100Hz|count\(0));

-- Location: LCFF_X35_Y27_N11
\b2v_inst|counter_100Hz|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_100Hz|count~1_combout\,
	ena => \b2v_inst|counter_1kHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_100Hz|count\(3));

-- Location: LCFF_X35_Y27_N21
\b2v_inst|counter_100Hz|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_100Hz|count~2_combout\,
	ena => \b2v_inst|counter_1kHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_100Hz|count\(1));

-- Location: LCFF_X35_Y27_N15
\b2v_inst|counter_100Hz|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_100Hz|count~3_combout\,
	ena => \b2v_inst|counter_1kHz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_100Hz|count\(2));

-- Location: LCCOMB_X35_Y27_N8
\b2v_inst|counter_100Hz|RCO_OUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_100Hz|RCO_OUT~0_combout\ = (\b2v_inst|counter_100Hz|count\(3) & (!\b2v_inst|counter_100Hz|count\(2) & (!\b2v_inst|counter_100Hz|count\(1) & \b2v_inst|counter_100Hz|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_100Hz|count\(3),
	datab => \b2v_inst|counter_100Hz|count\(2),
	datac => \b2v_inst|counter_100Hz|count\(1),
	datad => \b2v_inst|counter_100Hz|count\(0),
	combout => \b2v_inst|counter_100Hz|RCO_OUT~0_combout\);

-- Location: LCFF_X30_Y27_N1
\b2v_inst|counter_10Hz|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_10Hz|count~0_combout\,
	ena => \b2v_inst|counter_100Hz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_10Hz|count\(0));

-- Location: LCFF_X30_Y27_N3
\b2v_inst|counter_10Hz|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_10Hz|count~1_combout\,
	ena => \b2v_inst|counter_100Hz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_10Hz|count\(3));

-- Location: LCFF_X30_Y27_N13
\b2v_inst|counter_10Hz|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_10Hz|count~2_combout\,
	ena => \b2v_inst|counter_100Hz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_10Hz|count\(1));

-- Location: LCFF_X30_Y27_N15
\b2v_inst|counter_10Hz|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_10Hz|count~3_combout\,
	ena => \b2v_inst|counter_100Hz|RCO_OUT~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_10Hz|count\(2));

-- Location: LCCOMB_X30_Y27_N24
\b2v_inst|counter_10Hz|RCO_OUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10Hz|RCO_OUT~0_combout\ = (!\b2v_inst|counter_10Hz|count\(1) & (\b2v_inst|counter_10Hz|count\(3) & (!\b2v_inst|counter_10Hz|count\(2) & \b2v_inst|counter_10Hz|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_10Hz|count\(1),
	datab => \b2v_inst|counter_10Hz|count\(3),
	datac => \b2v_inst|counter_10Hz|count\(2),
	datad => \b2v_inst|counter_10Hz|count\(0),
	combout => \b2v_inst|counter_10Hz|RCO_OUT~0_combout\);

-- Location: LCCOMB_X33_Y27_N2
\b2v_inst|counter_10Hz|RCO_OUT\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10Hz|RCO_OUT~combout\ = (\b2v_inst|counter_10Hz|RCO_OUT~0_combout\ & (\b2v_inst|counter_1kHz|RCO_OUT~0_combout\ & (\b2v_inst|counter_100Hz|RCO_OUT~0_combout\ & \b2v_inst|counter_10kHz|RCO_OUT~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_10Hz|RCO_OUT~0_combout\,
	datab => \b2v_inst|counter_1kHz|RCO_OUT~0_combout\,
	datac => \b2v_inst|counter_100Hz|RCO_OUT~0_combout\,
	datad => \b2v_inst|counter_10kHz|RCO_OUT~combout\,
	combout => \b2v_inst|counter_10Hz|RCO_OUT~combout\);

-- Location: LCCOMB_X33_Y27_N18
\b2v_inst|counter_1Hz|count~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1Hz|count~1_combout\ = (!\b2v_inst|counter_1Hz|count\(3) & (\b2v_inst|counter_1Hz|count\(2) $ (((\b2v_inst|counter_1Hz|count\(0) & \b2v_inst|counter_1Hz|count\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_1Hz|count\(3),
	datab => \b2v_inst|counter_1Hz|count\(0),
	datac => \b2v_inst|counter_1Hz|count\(2),
	datad => \b2v_inst|counter_1Hz|count\(1),
	combout => \b2v_inst|counter_1Hz|count~1_combout\);

-- Location: LCCOMB_X33_Y27_N4
\b2v_inst|counter_1Hz|count~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1Hz|count~2_combout\ = (!\b2v_inst|counter_1Hz|count\(3) & (\b2v_inst|counter_1Hz|count\(0) $ (\b2v_inst|counter_1Hz|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_1Hz|count\(3),
	datab => \b2v_inst|counter_1Hz|count\(0),
	datac => \b2v_inst|counter_1Hz|count\(1),
	combout => \b2v_inst|counter_1Hz|count~2_combout\);

-- Location: LCCOMB_X33_Y27_N14
\b2v_inst|counter_1Hz|count~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1Hz|count~3_combout\ = (!\b2v_inst|counter_1Hz|count\(0) & (((!\b2v_inst|counter_1Hz|count\(1) & !\b2v_inst|counter_1Hz|count\(2))) # (!\b2v_inst|counter_1Hz|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_1Hz|count\(3),
	datab => \b2v_inst|counter_1Hz|count\(1),
	datac => \b2v_inst|counter_1Hz|count\(0),
	datad => \b2v_inst|counter_1Hz|count\(2),
	combout => \b2v_inst|counter_1Hz|count~3_combout\);

-- Location: LCCOMB_X33_Y27_N16
\b2v_inst|counter_1MHz|count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1MHz|count~0_combout\ = (!\b2v_inst|counter_1MHz|count\(0) & (((!\b2v_inst|counter_1MHz|count\(1) & !\b2v_inst|counter_1MHz|count\(2))) # (!\b2v_inst|counter_1MHz|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_1MHz|count\(1),
	datab => \b2v_inst|counter_1MHz|count\(3),
	datac => \b2v_inst|counter_1MHz|count\(0),
	datad => \b2v_inst|counter_1MHz|count\(2),
	combout => \b2v_inst|counter_1MHz|count~0_combout\);

-- Location: LCCOMB_X33_Y27_N28
\b2v_inst|counter_1MHz|count~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1MHz|count~1_combout\ = (\b2v_inst|counter_1MHz|count\(1) & (\b2v_inst|counter_1MHz|count\(0) & (!\b2v_inst|counter_1MHz|count\(3) & \b2v_inst|counter_1MHz|count\(2)))) # (!\b2v_inst|counter_1MHz|count\(1) & 
-- (!\b2v_inst|counter_1MHz|count\(0) & (\b2v_inst|counter_1MHz|count\(3) & !\b2v_inst|counter_1MHz|count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_1MHz|count\(1),
	datab => \b2v_inst|counter_1MHz|count\(0),
	datac => \b2v_inst|counter_1MHz|count\(3),
	datad => \b2v_inst|counter_1MHz|count\(2),
	combout => \b2v_inst|counter_1MHz|count~1_combout\);

-- Location: LCCOMB_X33_Y27_N22
\b2v_inst|counter_1MHz|count~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1MHz|count~2_combout\ = (!\b2v_inst|counter_1MHz|count\(3) & (\b2v_inst|counter_1MHz|count\(0) $ (\b2v_inst|counter_1MHz|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_1MHz|count\(0),
	datac => \b2v_inst|counter_1MHz|count\(1),
	datad => \b2v_inst|counter_1MHz|count\(3),
	combout => \b2v_inst|counter_1MHz|count~2_combout\);

-- Location: LCCOMB_X33_Y27_N8
\b2v_inst|counter_1MHz|count~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1MHz|count~3_combout\ = (!\b2v_inst|counter_1MHz|count\(3) & (\b2v_inst|counter_1MHz|count\(2) $ (((\b2v_inst|counter_1MHz|count\(1) & \b2v_inst|counter_1MHz|count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_1MHz|count\(1),
	datab => \b2v_inst|counter_1MHz|count\(0),
	datac => \b2v_inst|counter_1MHz|count\(2),
	datad => \b2v_inst|counter_1MHz|count\(3),
	combout => \b2v_inst|counter_1MHz|count~3_combout\);

-- Location: LCCOMB_X34_Y27_N8
\b2v_inst|counter_100kHz|count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_100kHz|count~0_combout\ = (!\b2v_inst|counter_100kHz|count\(0) & (((!\b2v_inst|counter_100kHz|count\(1) & !\b2v_inst|counter_100kHz|count\(2))) # (!\b2v_inst|counter_100kHz|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_100kHz|count\(1),
	datab => \b2v_inst|counter_100kHz|count\(3),
	datac => \b2v_inst|counter_100kHz|count\(0),
	datad => \b2v_inst|counter_100kHz|count\(2),
	combout => \b2v_inst|counter_100kHz|count~0_combout\);

-- Location: LCCOMB_X34_Y27_N16
\b2v_inst|counter_1MHz|RCO_OUT\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1MHz|RCO_OUT~combout\ = (\b2v_inst|counter_10MHz|Equal0~0_combout\ & (\b2v_inst|counter_1MHz|count\(0) & \b2v_inst|counter_1MHz|RCO_OUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_10MHz|Equal0~0_combout\,
	datab => \b2v_inst|counter_1MHz|count\(0),
	datad => \b2v_inst|counter_1MHz|RCO_OUT~0_combout\,
	combout => \b2v_inst|counter_1MHz|RCO_OUT~combout\);

-- Location: LCCOMB_X34_Y27_N26
\b2v_inst|counter_100kHz|count~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_100kHz|count~1_combout\ = (\b2v_inst|counter_100kHz|count\(0) & (\b2v_inst|counter_100kHz|count\(1) & (!\b2v_inst|counter_100kHz|count\(3) & \b2v_inst|counter_100kHz|count\(2)))) # (!\b2v_inst|counter_100kHz|count\(0) & 
-- (!\b2v_inst|counter_100kHz|count\(1) & (\b2v_inst|counter_100kHz|count\(3) & !\b2v_inst|counter_100kHz|count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_100kHz|count\(0),
	datab => \b2v_inst|counter_100kHz|count\(1),
	datac => \b2v_inst|counter_100kHz|count\(3),
	datad => \b2v_inst|counter_100kHz|count\(2),
	combout => \b2v_inst|counter_100kHz|count~1_combout\);

-- Location: LCCOMB_X34_Y27_N4
\b2v_inst|counter_100kHz|count~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_100kHz|count~2_combout\ = (!\b2v_inst|counter_100kHz|count\(3) & (\b2v_inst|counter_100kHz|count\(1) $ (\b2v_inst|counter_100kHz|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|counter_100kHz|count\(3),
	datac => \b2v_inst|counter_100kHz|count\(1),
	datad => \b2v_inst|counter_100kHz|count\(0),
	combout => \b2v_inst|counter_100kHz|count~2_combout\);

-- Location: LCCOMB_X34_Y27_N14
\b2v_inst|counter_100kHz|count~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_100kHz|count~3_combout\ = (!\b2v_inst|counter_100kHz|count\(3) & (\b2v_inst|counter_100kHz|count\(2) $ (((\b2v_inst|counter_100kHz|count\(0) & \b2v_inst|counter_100kHz|count\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_100kHz|count\(0),
	datab => \b2v_inst|counter_100kHz|count\(1),
	datac => \b2v_inst|counter_100kHz|count\(2),
	datad => \b2v_inst|counter_100kHz|count\(3),
	combout => \b2v_inst|counter_100kHz|count~3_combout\);

-- Location: LCCOMB_X36_Y27_N0
\b2v_inst|counter_10kHz|count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10kHz|count~0_combout\ = (!\b2v_inst|counter_10kHz|count\(0) & (((!\b2v_inst|counter_10kHz|count\(1) & !\b2v_inst|counter_10kHz|count\(2))) # (!\b2v_inst|counter_10kHz|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_10kHz|count\(3),
	datab => \b2v_inst|counter_10kHz|count\(1),
	datac => \b2v_inst|counter_10kHz|count\(0),
	datad => \b2v_inst|counter_10kHz|count\(2),
	combout => \b2v_inst|counter_10kHz|count~0_combout\);

-- Location: LCCOMB_X36_Y27_N26
\b2v_inst|counter_10kHz|count~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10kHz|count~1_combout\ = (\b2v_inst|counter_10kHz|count\(2) & (\b2v_inst|counter_10kHz|count\(0) & (!\b2v_inst|counter_10kHz|count\(3) & \b2v_inst|counter_10kHz|count\(1)))) # (!\b2v_inst|counter_10kHz|count\(2) & 
-- (!\b2v_inst|counter_10kHz|count\(0) & (\b2v_inst|counter_10kHz|count\(3) & !\b2v_inst|counter_10kHz|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_10kHz|count\(2),
	datab => \b2v_inst|counter_10kHz|count\(0),
	datac => \b2v_inst|counter_10kHz|count\(3),
	datad => \b2v_inst|counter_10kHz|count\(1),
	combout => \b2v_inst|counter_10kHz|count~1_combout\);

-- Location: LCCOMB_X36_Y27_N20
\b2v_inst|counter_10kHz|count~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10kHz|count~2_combout\ = (!\b2v_inst|counter_10kHz|count\(3) & (\b2v_inst|counter_10kHz|count\(1) $ (\b2v_inst|counter_10kHz|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_10kHz|count\(3),
	datac => \b2v_inst|counter_10kHz|count\(1),
	datad => \b2v_inst|counter_10kHz|count\(0),
	combout => \b2v_inst|counter_10kHz|count~2_combout\);

-- Location: LCCOMB_X36_Y27_N14
\b2v_inst|counter_10kHz|count~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10kHz|count~3_combout\ = (!\b2v_inst|counter_10kHz|count\(3) & (\b2v_inst|counter_10kHz|count\(2) $ (((\b2v_inst|counter_10kHz|count\(1) & \b2v_inst|counter_10kHz|count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_10kHz|count\(3),
	datab => \b2v_inst|counter_10kHz|count\(1),
	datac => \b2v_inst|counter_10kHz|count\(2),
	datad => \b2v_inst|counter_10kHz|count\(0),
	combout => \b2v_inst|counter_10kHz|count~3_combout\);

-- Location: LCCOMB_X31_Y27_N0
\b2v_inst|counter_1kHz|count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1kHz|count~0_combout\ = (!\b2v_inst|counter_1kHz|count\(0) & (((!\b2v_inst|counter_1kHz|count\(1) & !\b2v_inst|counter_1kHz|count\(2))) # (!\b2v_inst|counter_1kHz|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_1kHz|count\(1),
	datab => \b2v_inst|counter_1kHz|count\(3),
	datac => \b2v_inst|counter_1kHz|count\(0),
	datad => \b2v_inst|counter_1kHz|count\(2),
	combout => \b2v_inst|counter_1kHz|count~0_combout\);

-- Location: LCCOMB_X31_Y27_N10
\b2v_inst|counter_1kHz|count~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1kHz|count~1_combout\ = (\b2v_inst|counter_1kHz|count\(1) & (\b2v_inst|counter_1kHz|count\(0) & (!\b2v_inst|counter_1kHz|count\(3) & \b2v_inst|counter_1kHz|count\(2)))) # (!\b2v_inst|counter_1kHz|count\(1) & 
-- (!\b2v_inst|counter_1kHz|count\(0) & (\b2v_inst|counter_1kHz|count\(3) & !\b2v_inst|counter_1kHz|count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_1kHz|count\(1),
	datab => \b2v_inst|counter_1kHz|count\(0),
	datac => \b2v_inst|counter_1kHz|count\(3),
	datad => \b2v_inst|counter_1kHz|count\(2),
	combout => \b2v_inst|counter_1kHz|count~1_combout\);

-- Location: LCCOMB_X31_Y27_N20
\b2v_inst|counter_1kHz|count~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1kHz|count~2_combout\ = (!\b2v_inst|counter_1kHz|count\(3) & (\b2v_inst|counter_1kHz|count\(1) $ (\b2v_inst|counter_1kHz|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|counter_1kHz|count\(3),
	datac => \b2v_inst|counter_1kHz|count\(1),
	datad => \b2v_inst|counter_1kHz|count\(0),
	combout => \b2v_inst|counter_1kHz|count~2_combout\);

-- Location: LCCOMB_X31_Y27_N22
\b2v_inst|counter_1kHz|count~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1kHz|count~3_combout\ = (!\b2v_inst|counter_1kHz|count\(3) & (\b2v_inst|counter_1kHz|count\(2) $ (((\b2v_inst|counter_1kHz|count\(1) & \b2v_inst|counter_1kHz|count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_1kHz|count\(1),
	datab => \b2v_inst|counter_1kHz|count\(3),
	datac => \b2v_inst|counter_1kHz|count\(2),
	datad => \b2v_inst|counter_1kHz|count\(0),
	combout => \b2v_inst|counter_1kHz|count~3_combout\);

-- Location: LCCOMB_X35_Y27_N0
\b2v_inst|counter_100Hz|count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_100Hz|count~0_combout\ = (!\b2v_inst|counter_100Hz|count\(0) & (((!\b2v_inst|counter_100Hz|count\(2) & !\b2v_inst|counter_100Hz|count\(1))) # (!\b2v_inst|counter_100Hz|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_100Hz|count\(2),
	datab => \b2v_inst|counter_100Hz|count\(3),
	datac => \b2v_inst|counter_100Hz|count\(0),
	datad => \b2v_inst|counter_100Hz|count\(1),
	combout => \b2v_inst|counter_100Hz|count~0_combout\);

-- Location: LCCOMB_X33_Y27_N12
\b2v_inst|counter_1kHz|RCO_OUT\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_1kHz|RCO_OUT~combout\ = (\b2v_inst|counter_1kHz|RCO_OUT~0_combout\ & (\b2v_inst|counter_10kHz|RCO_OUT~0_combout\ & \b2v_inst|counter_100kHz|RCO_OUT~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|counter_1kHz|RCO_OUT~0_combout\,
	datac => \b2v_inst|counter_10kHz|RCO_OUT~0_combout\,
	datad => \b2v_inst|counter_100kHz|RCO_OUT~combout\,
	combout => \b2v_inst|counter_1kHz|RCO_OUT~combout\);

-- Location: LCCOMB_X35_Y27_N10
\b2v_inst|counter_100Hz|count~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_100Hz|count~1_combout\ = (\b2v_inst|counter_100Hz|count\(0) & (\b2v_inst|counter_100Hz|count\(1) & (!\b2v_inst|counter_100Hz|count\(3) & \b2v_inst|counter_100Hz|count\(2)))) # (!\b2v_inst|counter_100Hz|count\(0) & 
-- (!\b2v_inst|counter_100Hz|count\(1) & (\b2v_inst|counter_100Hz|count\(3) & !\b2v_inst|counter_100Hz|count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_100Hz|count\(0),
	datab => \b2v_inst|counter_100Hz|count\(1),
	datac => \b2v_inst|counter_100Hz|count\(3),
	datad => \b2v_inst|counter_100Hz|count\(2),
	combout => \b2v_inst|counter_100Hz|count~1_combout\);

-- Location: LCCOMB_X35_Y27_N20
\b2v_inst|counter_100Hz|count~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_100Hz|count~2_combout\ = (!\b2v_inst|counter_100Hz|count\(3) & (\b2v_inst|counter_100Hz|count\(0) $ (\b2v_inst|counter_100Hz|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_100Hz|count\(0),
	datab => \b2v_inst|counter_100Hz|count\(3),
	datac => \b2v_inst|counter_100Hz|count\(1),
	combout => \b2v_inst|counter_100Hz|count~2_combout\);

-- Location: LCCOMB_X35_Y27_N14
\b2v_inst|counter_100Hz|count~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_100Hz|count~3_combout\ = (!\b2v_inst|counter_100Hz|count\(3) & (\b2v_inst|counter_100Hz|count\(2) $ (((\b2v_inst|counter_100Hz|count\(0) & \b2v_inst|counter_100Hz|count\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_100Hz|count\(0),
	datab => \b2v_inst|counter_100Hz|count\(3),
	datac => \b2v_inst|counter_100Hz|count\(2),
	datad => \b2v_inst|counter_100Hz|count\(1),
	combout => \b2v_inst|counter_100Hz|count~3_combout\);

-- Location: LCCOMB_X30_Y27_N0
\b2v_inst|counter_10Hz|count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10Hz|count~0_combout\ = (!\b2v_inst|counter_10Hz|count\(0) & (((!\b2v_inst|counter_10Hz|count\(1) & !\b2v_inst|counter_10Hz|count\(2))) # (!\b2v_inst|counter_10Hz|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_10Hz|count\(1),
	datab => \b2v_inst|counter_10Hz|count\(2),
	datac => \b2v_inst|counter_10Hz|count\(0),
	datad => \b2v_inst|counter_10Hz|count\(3),
	combout => \b2v_inst|counter_10Hz|count~0_combout\);

-- Location: LCCOMB_X33_Y27_N6
\b2v_inst|counter_100Hz|RCO_OUT\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_100Hz|RCO_OUT~combout\ = (\b2v_inst|counter_10kHz|RCO_OUT~0_combout\ & (\b2v_inst|counter_100Hz|RCO_OUT~0_combout\ & (\b2v_inst|counter_1kHz|RCO_OUT~0_combout\ & \b2v_inst|counter_100kHz|RCO_OUT~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_10kHz|RCO_OUT~0_combout\,
	datab => \b2v_inst|counter_100Hz|RCO_OUT~0_combout\,
	datac => \b2v_inst|counter_1kHz|RCO_OUT~0_combout\,
	datad => \b2v_inst|counter_100kHz|RCO_OUT~combout\,
	combout => \b2v_inst|counter_100Hz|RCO_OUT~combout\);

-- Location: LCCOMB_X30_Y27_N2
\b2v_inst|counter_10Hz|count~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10Hz|count~1_combout\ = (\b2v_inst|counter_10Hz|count\(1) & (\b2v_inst|counter_10Hz|count\(2) & (!\b2v_inst|counter_10Hz|count\(3) & \b2v_inst|counter_10Hz|count\(0)))) # (!\b2v_inst|counter_10Hz|count\(1) & 
-- (!\b2v_inst|counter_10Hz|count\(2) & (\b2v_inst|counter_10Hz|count\(3) & !\b2v_inst|counter_10Hz|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_10Hz|count\(1),
	datab => \b2v_inst|counter_10Hz|count\(2),
	datac => \b2v_inst|counter_10Hz|count\(3),
	datad => \b2v_inst|counter_10Hz|count\(0),
	combout => \b2v_inst|counter_10Hz|count~1_combout\);

-- Location: LCCOMB_X30_Y27_N12
\b2v_inst|counter_10Hz|count~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10Hz|count~2_combout\ = (!\b2v_inst|counter_10Hz|count\(3) & (\b2v_inst|counter_10Hz|count\(1) $ (\b2v_inst|counter_10Hz|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|counter_10Hz|count\(3),
	datac => \b2v_inst|counter_10Hz|count\(1),
	datad => \b2v_inst|counter_10Hz|count\(0),
	combout => \b2v_inst|counter_10Hz|count~2_combout\);

-- Location: LCCOMB_X30_Y27_N14
\b2v_inst|counter_10Hz|count~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10Hz|count~3_combout\ = (!\b2v_inst|counter_10Hz|count\(3) & (\b2v_inst|counter_10Hz|count\(2) $ (((\b2v_inst|counter_10Hz|count\(1) & \b2v_inst|counter_10Hz|count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_10Hz|count\(1),
	datab => \b2v_inst|counter_10Hz|count\(3),
	datac => \b2v_inst|counter_10Hz|count\(2),
	datad => \b2v_inst|counter_10Hz|count\(0),
	combout => \b2v_inst|counter_10Hz|count~3_combout\);

-- Location: LCCOMB_X30_Y19_N10
\cpu0|alu0|control0|OSEL[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|control0|OSEL[1]~2_combout\ = (\cpu0|decoder0|Mux0~12_combout\ & (\cpu0|decoder0|Mux2~1_combout\ $ (((\cpu0|decoder0|Mux1~1_combout\) # (\cpu0|decoder0|Mux1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Mux0~12_combout\,
	datab => \cpu0|decoder0|Mux1~1_combout\,
	datac => \cpu0|decoder0|Mux2~1_combout\,
	datad => \cpu0|decoder0|Mux1~0_combout\,
	combout => \cpu0|alu0|control0|OSEL[1]~2_combout\);

-- Location: LCCOMB_X30_Y26_N14
\cpu0|imm_mux0|new_Data_B[1]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|imm_mux0|new_Data_B[1]~16_combout\ = (\cpu0|imm_mux0|new_Data_B[1]~11_combout\) # ((\IRAM|Mux1~8_combout\ & (\IRAM|Mux0~6_combout\)) # (!\IRAM|Mux1~8_combout\ & ((!\IRAM|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~8_combout\,
	datab => \IRAM|Mux0~6_combout\,
	datac => \cpu0|imm_mux0|new_Data_B[1]~11_combout\,
	datad => \IRAM|Mux2~4_combout\,
	combout => \cpu0|imm_mux0|new_Data_B[1]~16_combout\);

-- Location: LCCOMB_X29_Y27_N26
\cpu0|rf0|reg_6|Q[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_6|Q[7]~5_combout\ = (\cpu0|pc0|PC\(3) & (!\cpu0|pc0|PC\(5) & (\cpu0|pc0|PC\(6) $ (\cpu0|pc0|PC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(5),
	datad => \cpu0|pc0|PC\(7),
	combout => \cpu0|rf0|reg_6|Q[7]~5_combout\);

-- Location: LCCOMB_X29_Y27_N22
\cpu0|rf0|reg_1|Q[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_1|Q[3]~5_combout\ = (!\cpu0|pc0|PC\(6) & (\cpu0|pc0|PC\(3) & (!\cpu0|pc0|PC\(5) & \cpu0|pc0|PC\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(5),
	datad => \cpu0|pc0|PC\(7),
	combout => \cpu0|rf0|reg_1|Q[3]~5_combout\);

-- Location: LCCOMB_X29_Y25_N10
\cpu0|rf0|reg_1|Q[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_1|Q[3]~4_combout\ = (\cpu0|pc0|PC\(4) & ((\cpu0|rf0|reg_6|Q[7]~6_combout\))) # (!\cpu0|pc0|PC\(4) & (\cpu0|rf0|reg_1|Q[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_1|Q[3]~5_combout\,
	datab => \cpu0|pc0|PC\(4),
	datad => \cpu0|rf0|reg_6|Q[7]~6_combout\,
	combout => \cpu0|rf0|reg_1|Q[3]~4_combout\);

-- Location: LCCOMB_X27_Y24_N20
\IRAM|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux7~5_combout\ = (\cpu0|pc0|PC\(4) & (\cpu0|pc0|PC\(5) & (\cpu0|pc0|PC\(3) $ (\cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(5),
	combout => \IRAM|Mux7~5_combout\);

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOA(1),
	combout => \IOA~combout\(1));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOB[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOB(2),
	combout => \IOB~combout\(2));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOA(2),
	combout => \IOA~combout\(2));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOB[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOB(3),
	combout => \IOB~combout\(3));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOA(3),
	combout => \IOA~combout\(3));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOB[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOB(4),
	combout => \IOB~combout\(4));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOA(4),
	combout => \IOA~combout\(4));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOB[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOB(5),
	combout => \IOB~combout\(5));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOB[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOB(7),
	combout => \IOB~combout\(7));

-- Location: LCCOMB_X30_Y17_N24
\DRAM|mem[164][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[164][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[164][0]~feeder_combout\);

-- Location: LCCOMB_X36_Y19_N8
\DRAM|mem[112][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[112][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[112][0]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N0
\DRAM|mem[167][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[167][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[167][0]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N18
\DRAM|mem[183][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[183][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[183][0]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N16
\DRAM|mem[153][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[153][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[153][0]~feeder_combout\);

-- Location: LCCOMB_X33_Y16_N24
\DRAM|mem[158][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[158][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[158][0]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N24
\DRAM|mem[199][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[199][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[199][0]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N24
\DRAM|mem[197][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[197][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[197][0]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N8
\DRAM|mem[186][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[186][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[186][0]~feeder_combout\);

-- Location: LCCOMB_X29_Y13_N2
\DRAM|mem[152][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[152][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[152][0]~feeder_combout\);

-- Location: LCCOMB_X36_Y24_N10
\DRAM|mem[63][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[63][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[63][0]~feeder_combout\);

-- Location: LCCOMB_X27_Y21_N28
\DRAM|mem[200][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[200][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[200][1]~feeder_combout\);

-- Location: LCCOMB_X27_Y21_N22
\DRAM|mem[204][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[204][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[204][1]~feeder_combout\);

-- Location: LCCOMB_X28_Y15_N20
\DRAM|mem[139][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[139][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[139][1]~feeder_combout\);

-- Location: LCCOMB_X28_Y15_N6
\DRAM|mem[137][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[137][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[137][1]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N12
\DRAM|mem[202][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[202][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[202][1]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N6
\DRAM|mem[203][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[203][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[203][1]~feeder_combout\);

-- Location: LCCOMB_X23_Y19_N4
\DRAM|mem[101][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[101][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[101][1]~feeder_combout\);

-- Location: LCCOMB_X23_Y19_N22
\DRAM|mem[117][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[117][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[117][1]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N10
\DRAM|mem[215][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[215][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[215][1]~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N14
\DRAM|mem[220][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[220][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[220][1]~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N4
\DRAM|mem[212][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[212][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[212][1]~feeder_combout\);

-- Location: LCCOMB_X40_Y23_N28
\DRAM|mem[111][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[111][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[111][1]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N18
\DRAM|mem[130][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[130][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[130][1]~feeder_combout\);

-- Location: LCCOMB_X32_Y13_N26
\DRAM|mem[145][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[145][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[145][1]~feeder_combout\);

-- Location: LCCOMB_X33_Y13_N2
\DRAM|mem[165][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[165][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[165][1]~feeder_combout\);

-- Location: LCCOMB_X33_Y14_N20
\DRAM|mem[131][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[131][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[131][1]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N14
\DRAM|mem[162][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[162][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[162][1]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N2
\DRAM|mem[169][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[169][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[169][1]~feeder_combout\);

-- Location: LCCOMB_X37_Y15_N4
\DRAM|mem[88][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[88][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[88][1]~feeder_combout\);

-- Location: LCCOMB_X37_Y15_N6
\DRAM|mem[120][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[120][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[120][1]~feeder_combout\);

-- Location: LCCOMB_X41_Y20_N30
\DRAM|mem[78][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[78][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[78][1]~feeder_combout\);

-- Location: LCCOMB_X41_Y20_N28
\DRAM|mem[110][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[110][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[110][1]~feeder_combout\);

-- Location: LCCOMB_X40_Y20_N20
\DRAM|mem[93][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[93][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[93][1]~feeder_combout\);

-- Location: LCCOMB_X40_Y20_N6
\DRAM|mem[77][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[77][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[77][1]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N24
\DRAM|mem[108][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[108][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[108][2]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N8
\DRAM|mem[236][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[236][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[236][2]~feeder_combout\);

-- Location: LCCOMB_X25_Y19_N6
\DRAM|mem[233][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[233][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[233][2]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N10
\DRAM|mem[175][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[175][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[175][2]~feeder_combout\);

-- Location: LCCOMB_X31_Y13_N8
\DRAM|mem[149][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[149][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[149][2]~feeder_combout\);

-- Location: LCCOMB_X31_Y13_N10
\DRAM|mem[151][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[151][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[151][2]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N16
\DRAM|mem[157][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[157][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[157][2]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N12
\DRAM|mem[197][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[197][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[197][2]~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N20
\DRAM|mem[229][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[229][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[229][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N2
\DRAM|mem[209][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[209][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[209][2]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N8
\DRAM|mem[201][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[201][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[201][2]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N0
\DRAM|mem[228][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[228][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[228][2]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N10
\DRAM|mem[231][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[231][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[231][2]~feeder_combout\);

-- Location: LCCOMB_X29_Y13_N0
\DRAM|mem[152][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[152][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[152][2]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N16
\DRAM|mem[138][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[138][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[138][2]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N26
\DRAM|mem[155][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[155][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[155][2]~feeder_combout\);

-- Location: LCCOMB_X38_Y18_N10
\DRAM|mem[65][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[65][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[65][2]~feeder_combout\);

-- Location: LCCOMB_X38_Y18_N24
\DRAM|mem[81][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[81][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[81][2]~feeder_combout\);

-- Location: LCCOMB_X40_Y21_N8
\DRAM|mem[71][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[71][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[71][2]~feeder_combout\);

-- Location: LCCOMB_X40_Y21_N2
\DRAM|mem[87][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[87][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[87][2]~feeder_combout\);

-- Location: LCCOMB_X40_Y23_N16
\DRAM|mem[111][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[111][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[111][2]~feeder_combout\);

-- Location: LCCOMB_X33_Y13_N12
\DRAM|mem[165][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[165][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[165][2]~feeder_combout\);

-- Location: LCCOMB_X27_Y19_N20
\DRAM|mem[84][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[84][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[84][2]~feeder_combout\);

-- Location: LCCOMB_X36_Y24_N12
\DRAM|mem[62][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[62][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[62][3]~feeder_combout\);

-- Location: LCCOMB_X36_Y24_N6
\DRAM|mem[63][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[63][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[63][3]~feeder_combout\);

-- Location: LCCOMB_X22_Y21_N12
\DRAM|mem[230][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[230][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[230][3]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N24
\DRAM|mem[196][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[196][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[196][3]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N10
\DRAM|mem[199][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[199][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[199][3]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N10
\DRAM|mem[138][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[138][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[138][3]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N4
\DRAM|mem[178][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[178][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[178][3]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N6
\DRAM|mem[190][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[190][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[190][3]~feeder_combout\);

-- Location: LCCOMB_X32_Y13_N24
\DRAM|mem[153][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[153][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[153][3]~feeder_combout\);

-- Location: LCCOMB_X32_Y15_N28
\DRAM|mem[173][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[173][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[173][3]~feeder_combout\);

-- Location: LCCOMB_X32_Y15_N22
\DRAM|mem[189][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[189][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[189][3]~feeder_combout\);

-- Location: LCCOMB_X33_Y13_N6
\DRAM|mem[165][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[165][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[165][3]~feeder_combout\);

-- Location: LCCOMB_X33_Y14_N10
\DRAM|mem[131][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[131][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[131][3]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N22
\DRAM|mem[186][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[186][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[186][3]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N20
\DRAM|mem[181][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[181][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[181][3]~feeder_combout\);

-- Location: LCCOMB_X37_Y15_N28
\DRAM|mem[88][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[88][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[88][3]~feeder_combout\);

-- Location: LCCOMB_X42_Y20_N12
\DRAM|mem[218][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[218][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[218][3]~feeder_combout\);

-- Location: LCCOMB_X41_Y18_N14
\DRAM|mem[102][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[102][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[102][3]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N30
\DRAM|mem[162][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[162][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[162][3]~feeder_combout\);

-- Location: LCCOMB_X23_Y19_N28
\DRAM|mem[101][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[101][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[101][3]~feeder_combout\);

-- Location: LCCOMB_X23_Y19_N6
\DRAM|mem[117][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[117][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[117][3]~feeder_combout\);

-- Location: LCCOMB_X28_Y19_N6
\DRAM|mem[116][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[116][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[116][3]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N20
\DRAM|mem[201][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[201][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[201][4]~feeder_combout\);

-- Location: LCCOMB_X38_Y19_N10
\DRAM|mem[113][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[113][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[113][4]~feeder_combout\);

-- Location: LCCOMB_X40_Y21_N10
\DRAM|mem[87][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[87][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[87][4]~feeder_combout\);

-- Location: LCCOMB_X40_Y21_N0
\DRAM|mem[71][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[71][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[71][4]~feeder_combout\);

-- Location: LCCOMB_X42_Y20_N2
\DRAM|mem[126][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[126][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[126][4]~feeder_combout\);

-- Location: LCCOMB_X38_Y18_N0
\DRAM|mem[81][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[81][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[81][4]~feeder_combout\);

-- Location: LCCOMB_X38_Y18_N18
\DRAM|mem[65][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[65][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[65][4]~feeder_combout\);

-- Location: LCCOMB_X40_Y18_N12
\DRAM|mem[118][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[118][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[118][4]~feeder_combout\);

-- Location: LCCOMB_X40_Y18_N6
\DRAM|mem[70][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[70][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[70][4]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N8
\DRAM|mem[185][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[185][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[185][4]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N26
\DRAM|mem[168][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[168][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[168][4]~feeder_combout\);

-- Location: LCCOMB_X33_Y16_N6
\DRAM|mem[157][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[157][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[157][4]~feeder_combout\);

-- Location: LCCOMB_X33_Y16_N8
\DRAM|mem[158][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[158][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[158][4]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N22
\DRAM|mem[136][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[136][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[136][4]~feeder_combout\);

-- Location: LCCOMB_X38_Y16_N16
\DRAM|mem[105][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[105][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[105][4]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N0
\DRAM|mem[186][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[186][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[186][4]~feeder_combout\);

-- Location: LCCOMB_X35_Y17_N28
\DRAM|mem[66][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[66][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[66][4]~feeder_combout\);

-- Location: LCCOMB_X40_Y17_N16
\DRAM|mem[114][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[114][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[114][4]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N0
\DRAM|mem[132][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[132][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[132][4]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N18
\DRAM|mem[135][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[135][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[135][4]~feeder_combout\);

-- Location: LCCOMB_X28_Y15_N0
\DRAM|mem[137][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[137][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[137][4]~feeder_combout\);

-- Location: LCCOMB_X28_Y15_N18
\DRAM|mem[139][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[139][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[139][4]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N18
\DRAM|mem[207][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[207][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[207][4]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N16
\DRAM|mem[206][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[206][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[206][4]~feeder_combout\);

-- Location: LCCOMB_X28_Y14_N8
\DRAM|mem[155][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[155][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[155][4]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N26
\DRAM|mem[172][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[172][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[172][5]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N28
\DRAM|mem[175][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[175][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[175][5]~feeder_combout\);

-- Location: LCCOMB_X29_Y20_N10
\DRAM|mem[146][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[146][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[146][5]~feeder_combout\);

-- Location: LCCOMB_X33_Y16_N18
\DRAM|mem[158][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[158][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[158][5]~feeder_combout\);

-- Location: LCCOMB_X27_Y21_N4
\DRAM|mem[200][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[200][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[200][5]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N4
\DRAM|mem[133][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[133][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[133][5]~feeder_combout\);

-- Location: LCCOMB_X28_Y15_N30
\DRAM|mem[139][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[139][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[139][5]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N10
\DRAM|mem[197][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[197][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[197][5]~feeder_combout\);

-- Location: LCCOMB_X40_Y20_N14
\DRAM|mem[77][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[77][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[77][5]~feeder_combout\);

-- Location: LCCOMB_X32_Y13_N0
\DRAM|mem[153][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[153][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[153][5]~feeder_combout\);

-- Location: LCCOMB_X32_Y13_N10
\DRAM|mem[145][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[145][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[145][5]~feeder_combout\);

-- Location: LCCOMB_X33_Y14_N14
\DRAM|mem[163][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[163][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[163][5]~feeder_combout\);

-- Location: LCCOMB_X41_Y18_N12
\DRAM|mem[241][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[241][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[241][5]~feeder_combout\);

-- Location: LCCOMB_X41_Y18_N6
\DRAM|mem[102][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[102][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[102][5]~feeder_combout\);

-- Location: LCCOMB_X40_Y23_N14
\DRAM|mem[127][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[127][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[127][5]~feeder_combout\);

-- Location: LCCOMB_X40_Y23_N12
\DRAM|mem[111][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[111][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[111][5]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N28
\DRAM|mem[157][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[157][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[157][5]~feeder_combout\);

-- Location: LCCOMB_X25_Y16_N2
\DRAM|mem[204][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[204][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[204][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y20_N20
\DRAM|mem[217][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[217][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[217][5]~feeder_combout\);

-- Location: LCCOMB_X37_Y15_N18
\DRAM|mem[88][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[88][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[88][5]~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N12
\DRAM|mem[212][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[212][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[212][5]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N22
\DRAM|mem[222][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[222][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[222][5]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N12
\DRAM|mem[214][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[214][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[214][5]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N2
\DRAM|mem[231][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[231][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[231][6]~feeder_combout\);

-- Location: LCCOMB_X41_Y18_N0
\DRAM|mem[241][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[241][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[241][6]~feeder_combout\);

-- Location: LCCOMB_X41_Y18_N10
\DRAM|mem[102][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[102][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[102][6]~feeder_combout\);

-- Location: LCCOMB_X42_Y20_N18
\DRAM|mem[126][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[126][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[126][6]~feeder_combout\);

-- Location: LCCOMB_X28_Y13_N2
\DRAM|mem[180][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[180][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[180][6]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N26
\DRAM|mem[148][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[148][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[148][6]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N0
\DRAM|mem[150][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[150][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[150][6]~feeder_combout\);

-- Location: LCCOMB_X31_Y13_N18
\DRAM|mem[151][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[151][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[151][6]~feeder_combout\);

-- Location: LCCOMB_X33_Y16_N20
\DRAM|mem[158][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[158][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[158][6]~feeder_combout\);

-- Location: LCCOMB_X38_Y16_N2
\DRAM|mem[121][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[121][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[121][6]~feeder_combout\);

-- Location: LCCOMB_X34_Y14_N26
\DRAM|mem[75][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[75][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[75][6]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N6
\DRAM|mem[186][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[186][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[186][6]~feeder_combout\);

-- Location: LCCOMB_X40_Y17_N24
\DRAM|mem[114][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[114][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[114][6]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N26
\DRAM|mem[222][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[222][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[222][6]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N0
\DRAM|mem[214][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[214][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[214][6]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N12
\DRAM|mem[167][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[167][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[167][7]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N20
\DRAM|mem[129][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[129][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[129][7]~feeder_combout\);

-- Location: LCCOMB_X33_Y17_N4
\DRAM|mem[174][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[174][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[174][7]~feeder_combout\);

-- Location: LCCOMB_X34_Y15_N12
\DRAM|mem[187][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[187][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[187][7]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N8
\DRAM|mem[169][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[169][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[169][7]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N10
\DRAM|mem[171][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[171][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[171][7]~feeder_combout\);

-- Location: LCCOMB_X32_Y15_N30
\DRAM|mem[189][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[189][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[189][7]~feeder_combout\);

-- Location: LCCOMB_X32_Y15_N12
\DRAM|mem[173][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[173][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[173][7]~feeder_combout\);

-- Location: LCCOMB_X37_Y16_N28
\DRAM|mem[123][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[123][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[123][7]~feeder_combout\);

-- Location: LCCOMB_X41_Y18_N20
\DRAM|mem[241][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[241][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[241][7]~feeder_combout\);

-- Location: LCCOMB_X41_Y18_N22
\DRAM|mem[102][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[102][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[102][7]~feeder_combout\);

-- Location: LCCOMB_X29_Y20_N24
\DRAM|mem[146][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[146][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[146][7]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N28
\DRAM|mem[201][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[201][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[201][7]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N4
\DRAM|mem[76][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[76][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[76][7]~feeder_combout\);

-- Location: LCCOMB_X25_Y16_N16
\DRAM|mem[205][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[205][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[205][7]~feeder_combout\);

-- Location: LCCOMB_X25_Y16_N18
\DRAM|mem[204][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[204][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[204][7]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N24
\DRAM|mem[183][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[183][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[183][7]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N10
\DRAM|mem[89][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[89][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[89][7]~feeder_combout\);

-- Location: LCCOMB_X25_Y14_N8
\DRAM|mem[151][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[151][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[151][7]~feeder_combout\);

-- Location: LCCOMB_X25_Y19_N24
\DRAM|mem[233][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[233][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[233][7]~feeder_combout\);

-- Location: LCCOMB_X25_Y19_N18
\DRAM|mem[237][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[237][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[237][7]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N20
\DRAM|mem[225][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[225][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[225][7]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N0
\DRAM|mem[215][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[215][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[215][7]~feeder_combout\);

-- Location: LCCOMB_X32_Y24_N12
\DRAM|mem[61][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[61][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[61][7]~feeder_combout\);

-- Location: LCCOMB_X31_Y23_N2
\DRAM|mem[35][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[35][0]~feeder_combout\ = \DRAM|mem~121_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~121_combout\,
	combout => \DRAM|mem[35][0]~feeder_combout\);

-- Location: LCCOMB_X34_Y21_N8
\DRAM|mem[16][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[16][0]~feeder_combout\ = \DRAM|mem~121_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~121_combout\,
	combout => \DRAM|mem[16][0]~feeder_combout\);

-- Location: LCCOMB_X38_Y21_N24
\DRAM|mem[27][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[27][0]~feeder_combout\ = \DRAM|mem~121_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~121_combout\,
	combout => \DRAM|mem[27][0]~feeder_combout\);

-- Location: LCCOMB_X34_Y24_N16
\DRAM|mem[31][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[31][0]~feeder_combout\ = \DRAM|mem~121_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~121_combout\,
	combout => \DRAM|mem[31][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y21_N16
\DRAM|mem[38][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[38][0]~feeder_combout\ = \DRAM|mem~121_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~121_combout\,
	combout => \DRAM|mem[38][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y19_N16
\DRAM|mem[40][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[40][0]~feeder_combout\ = \DRAM|mem~124_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~124_combout\,
	combout => \DRAM|mem[40][0]~feeder_combout\);

-- Location: LCCOMB_X36_Y23_N8
\DRAM|mem[36][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[36][0]~feeder_combout\ = \DRAM|mem~124_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~124_combout\,
	combout => \DRAM|mem[36][0]~feeder_combout\);

-- Location: LCCOMB_X37_Y24_N24
\DRAM|mem[55][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[55][0]~feeder_combout\ = \DRAM|mem~124_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~124_combout\,
	combout => \DRAM|mem[55][0]~feeder_combout\);

-- Location: LCCOMB_X33_Y24_N26
\DRAM|mem[28][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[28][1]~feeder_combout\ = \DRAM|mem~252_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~252_combout\,
	combout => \DRAM|mem[28][1]~feeder_combout\);

-- Location: LCCOMB_X33_Y19_N12
\DRAM|mem[22][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[22][1]~feeder_combout\ = \DRAM|mem~252_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~252_combout\,
	combout => \DRAM|mem[22][1]~feeder_combout\);

-- Location: LCCOMB_X33_Y19_N22
\DRAM|mem[23][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[23][1]~feeder_combout\ = \DRAM|mem~252_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~252_combout\,
	combout => \DRAM|mem[23][1]~feeder_combout\);

-- Location: LCCOMB_X32_Y23_N20
\DRAM|mem[48][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[48][1]~feeder_combout\ = \DRAM|mem~252_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~252_combout\,
	combout => \DRAM|mem[48][1]~feeder_combout\);

-- Location: LCCOMB_X38_Y21_N28
\DRAM|mem[27][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[27][1]~feeder_combout\ = \DRAM|mem~252_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~252_combout\,
	combout => \DRAM|mem[27][1]~feeder_combout\);

-- Location: LCCOMB_X37_Y25_N16
\DRAM|mem[32][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[32][1]~feeder_combout\ = \DRAM|mem~253_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~253_combout\,
	combout => \DRAM|mem[32][1]~feeder_combout\);

-- Location: LCCOMB_X33_Y21_N24
\DRAM|mem[17][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[17][2]~feeder_combout\ = \DRAM|mem~254_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~254_combout\,
	combout => \DRAM|mem[17][2]~feeder_combout\);

-- Location: LCCOMB_X38_Y20_N28
\DRAM|mem[11][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[11][2]~feeder_combout\ = \DRAM|mem~254_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~254_combout\,
	combout => \DRAM|mem[11][2]~feeder_combout\);

-- Location: LCCOMB_X33_Y22_N20
\DRAM|mem[1][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[1][2]~feeder_combout\ = \DRAM|mem~254_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~254_combout\,
	combout => \DRAM|mem[1][2]~feeder_combout\);

-- Location: LCCOMB_X33_Y22_N14
\DRAM|mem[13][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[13][2]~feeder_combout\ = \DRAM|mem~254_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~254_combout\,
	combout => \DRAM|mem[13][2]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N28
\DRAM|mem[34][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[34][2]~feeder_combout\ = \DRAM|mem~254_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~254_combout\,
	combout => \DRAM|mem[34][2]~feeder_combout\);

-- Location: LCCOMB_X34_Y19_N30
\DRAM|mem[9][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[9][2]~feeder_combout\ = \DRAM|mem~254_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~254_combout\,
	combout => \DRAM|mem[9][2]~feeder_combout\);

-- Location: LCCOMB_X34_Y20_N20
\DRAM|mem[7][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[7][2]~feeder_combout\ = \DRAM|mem~254_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~254_combout\,
	combout => \DRAM|mem[7][2]~feeder_combout\);

-- Location: LCCOMB_X32_Y25_N10
\DRAM|mem[53][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[53][2]~feeder_combout\ = \DRAM|mem~254_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~254_combout\,
	combout => \DRAM|mem[53][2]~feeder_combout\);

-- Location: LCCOMB_X32_Y25_N0
\DRAM|mem[52][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[52][2]~feeder_combout\ = \DRAM|mem~254_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~254_combout\,
	combout => \DRAM|mem[52][2]~feeder_combout\);

-- Location: LCCOMB_X33_Y20_N4
\DRAM|mem[49][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[49][2]~feeder_combout\ = \DRAM|mem~254_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~254_combout\,
	combout => \DRAM|mem[49][2]~feeder_combout\);

-- Location: LCCOMB_X37_Y24_N6
\DRAM|mem[29][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[29][2]~feeder_combout\ = \DRAM|mem~254_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~254_combout\,
	combout => \DRAM|mem[29][2]~feeder_combout\);

-- Location: LCCOMB_X34_Y24_N0
\DRAM|mem[15][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[15][2]~feeder_combout\ = \DRAM|mem~254_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~254_combout\,
	combout => \DRAM|mem[15][2]~feeder_combout\);

-- Location: LCCOMB_X34_Y24_N10
\DRAM|mem[31][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[31][2]~feeder_combout\ = \DRAM|mem~254_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~254_combout\,
	combout => \DRAM|mem[31][2]~feeder_combout\);

-- Location: LCCOMB_X36_Y21_N24
\DRAM|mem[42][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[42][2]~feeder_combout\ = \DRAM|mem~255_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~255_combout\,
	combout => \DRAM|mem[42][2]~feeder_combout\);

-- Location: LCCOMB_X35_Y21_N10
\DRAM|mem[6][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[6][2]~feeder_combout\ = \DRAM|mem~255_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~255_combout\,
	combout => \DRAM|mem[6][2]~feeder_combout\);

-- Location: LCCOMB_X34_Y22_N20
\DRAM|mem[46][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[46][2]~feeder_combout\ = \DRAM|mem~255_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~255_combout\,
	combout => \DRAM|mem[46][2]~feeder_combout\);

-- Location: LCCOMB_X34_Y22_N6
\DRAM|mem[44][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[44][2]~feeder_combout\ = \DRAM|mem~255_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~255_combout\,
	combout => \DRAM|mem[44][2]~feeder_combout\);

-- Location: LCCOMB_X33_Y19_N14
\DRAM|mem[23][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[23][3]~feeder_combout\ = \DRAM|mem~256_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~256_combout\,
	combout => \DRAM|mem[23][3]~feeder_combout\);

-- Location: LCCOMB_X38_Y22_N2
\DRAM|mem[37][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[37][3]~feeder_combout\ = \DRAM|mem~256_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~256_combout\,
	combout => \DRAM|mem[37][3]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N30
\DRAM|mem[5][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[5][3]~feeder_combout\ = \DRAM|mem~256_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~256_combout\,
	combout => \DRAM|mem[5][3]~feeder_combout\);

-- Location: LCCOMB_X35_Y21_N4
\DRAM|mem[6][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[6][3]~feeder_combout\ = \DRAM|mem~256_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~256_combout\,
	combout => \DRAM|mem[6][3]~feeder_combout\);

-- Location: LCCOMB_X36_Y22_N20
\DRAM|mem[56][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[56][3]~feeder_combout\ = \DRAM|mem~256_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~256_combout\,
	combout => \DRAM|mem[56][3]~feeder_combout\);

-- Location: LCCOMB_X34_Y24_N4
\DRAM|mem[15][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[15][3]~feeder_combout\ = \DRAM|mem~256_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~256_combout\,
	combout => \DRAM|mem[15][3]~feeder_combout\);

-- Location: LCCOMB_X34_Y24_N30
\DRAM|mem[31][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[31][3]~feeder_combout\ = \DRAM|mem~256_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~256_combout\,
	combout => \DRAM|mem[31][3]~feeder_combout\);

-- Location: LCCOMB_X37_Y24_N0
\DRAM|mem[55][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[55][3]~feeder_combout\ = \DRAM|mem~256_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~256_combout\,
	combout => \DRAM|mem[55][3]~feeder_combout\);

-- Location: LCCOMB_X35_Y25_N6
\DRAM|mem[58][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[58][3]~feeder_combout\ = \DRAM|mem~257_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~257_combout\,
	combout => \DRAM|mem[58][3]~feeder_combout\);

-- Location: LCCOMB_X33_Y24_N6
\DRAM|mem[20][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[20][3]~feeder_combout\ = \DRAM|mem~257_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~257_combout\,
	combout => \DRAM|mem[20][3]~feeder_combout\);

-- Location: LCCOMB_X38_Y23_N30
\DRAM|mem[26][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[26][4]~feeder_combout\ = \DRAM|mem~258_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~258_combout\,
	combout => \DRAM|mem[26][4]~feeder_combout\);

-- Location: LCCOMB_X33_Y24_N12
\DRAM|mem[28][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[28][4]~feeder_combout\ = \DRAM|mem~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~259_combout\,
	combout => \DRAM|mem[28][4]~feeder_combout\);

-- Location: LCCOMB_X33_Y22_N4
\DRAM|mem[1][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[1][4]~feeder_combout\ = \DRAM|mem~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~259_combout\,
	combout => \DRAM|mem[1][4]~feeder_combout\);

-- Location: LCCOMB_X33_Y22_N30
\DRAM|mem[13][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[13][4]~feeder_combout\ = \DRAM|mem~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~259_combout\,
	combout => \DRAM|mem[13][4]~feeder_combout\);

-- Location: LCCOMB_X34_Y24_N8
\DRAM|mem[15][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[15][4]~feeder_combout\ = \DRAM|mem~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~259_combout\,
	combout => \DRAM|mem[15][4]~feeder_combout\);

-- Location: LCCOMB_X34_Y24_N18
\DRAM|mem[31][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[31][4]~feeder_combout\ = \DRAM|mem~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~259_combout\,
	combout => \DRAM|mem[31][4]~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N22
\DRAM|mem[47][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[47][4]~feeder_combout\ = \DRAM|mem~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~259_combout\,
	combout => \DRAM|mem[47][4]~feeder_combout\);

-- Location: LCCOMB_X35_Y19_N0
\DRAM|mem[43][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[43][4]~feeder_combout\ = \DRAM|mem~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~259_combout\,
	combout => \DRAM|mem[43][4]~feeder_combout\);

-- Location: LCCOMB_X32_Y23_N14
\DRAM|mem[51][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[51][4]~feeder_combout\ = \DRAM|mem~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~259_combout\,
	combout => \DRAM|mem[51][4]~feeder_combout\);

-- Location: LCCOMB_X38_Y20_N8
\DRAM|mem[8][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[8][5]~feeder_combout\ = \DRAM|mem~260_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~260_combout\,
	combout => \DRAM|mem[8][5]~feeder_combout\);

-- Location: LCCOMB_X38_Y20_N18
\DRAM|mem[11][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[11][5]~feeder_combout\ = \DRAM|mem~261_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~261_combout\,
	combout => \DRAM|mem[11][5]~feeder_combout\);

-- Location: LCCOMB_X37_Y20_N10
\DRAM|mem[41][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[41][5]~feeder_combout\ = \DRAM|mem~261_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~261_combout\,
	combout => \DRAM|mem[41][5]~feeder_combout\);

-- Location: LCCOMB_X36_Y22_N4
\DRAM|mem[56][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[56][5]~feeder_combout\ = \DRAM|mem~261_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~261_combout\,
	combout => \DRAM|mem[56][5]~feeder_combout\);

-- Location: LCCOMB_X37_Y24_N14
\DRAM|mem[55][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[55][5]~feeder_combout\ = \DRAM|mem~261_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~261_combout\,
	combout => \DRAM|mem[55][5]~feeder_combout\);

-- Location: LCCOMB_X29_Y19_N2
\DRAM|mem[21][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[21][5]~feeder_combout\ = \DRAM|mem~261_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~261_combout\,
	combout => \DRAM|mem[21][5]~feeder_combout\);

-- Location: LCCOMB_X37_Y24_N16
\DRAM|mem[55][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[55][6]~feeder_combout\ = \DRAM|mem~262_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~262_combout\,
	combout => \DRAM|mem[55][6]~feeder_combout\);

-- Location: LCCOMB_X35_Y21_N8
\DRAM|mem[6][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[6][6]~feeder_combout\ = \DRAM|mem~262_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~262_combout\,
	combout => \DRAM|mem[6][6]~feeder_combout\);

-- Location: LCCOMB_X33_Y20_N30
\DRAM|mem[49][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[49][6]~feeder_combout\ = \DRAM|mem~262_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~262_combout\,
	combout => \DRAM|mem[49][6]~feeder_combout\);

-- Location: LCCOMB_X35_Y25_N14
\DRAM|mem[50][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[50][6]~feeder_combout\ = \DRAM|mem~262_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~262_combout\,
	combout => \DRAM|mem[50][6]~feeder_combout\);

-- Location: LCCOMB_X38_Y21_N0
\DRAM|mem[27][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[27][6]~feeder_combout\ = \DRAM|mem~262_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~262_combout\,
	combout => \DRAM|mem[27][6]~feeder_combout\);

-- Location: LCCOMB_X37_Y18_N6
\DRAM|mem[3][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[3][6]~feeder_combout\ = \DRAM|mem~262_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~262_combout\,
	combout => \DRAM|mem[3][6]~feeder_combout\);

-- Location: LCCOMB_X31_Y24_N14
\DRAM|mem[12][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[12][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[12][7]~feeder_combout\);

-- Location: LCCOMB_X36_Y21_N14
\DRAM|mem[46][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[46][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[46][7]~feeder_combout\);

-- Location: LCCOMB_X35_Y21_N20
\DRAM|mem[38][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[38][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[38][7]~feeder_combout\);

-- Location: LCCOMB_X32_Y25_N26
\DRAM|mem[52][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[52][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[52][7]~feeder_combout\);

-- Location: LCCOMB_X36_Y22_N2
\DRAM|mem[58][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[58][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[58][7]~feeder_combout\);

-- Location: LCCOMB_X36_Y22_N28
\DRAM|mem[56][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[56][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[56][7]~feeder_combout\);

-- Location: LCCOMB_X33_Y19_N6
\DRAM|mem[23][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[23][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[23][7]~feeder_combout\);

-- Location: LCCOMB_X37_Y24_N12
\DRAM|mem[55][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[55][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[55][7]~feeder_combout\);

-- Location: LCCOMB_X40_Y24_N10
\DRAM|mem[41][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[41][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[41][7]~feeder_combout\);

-- Location: LCCOMB_X38_Y20_N2
\DRAM|mem[8][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[8][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[8][7]~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N0
\DRAM|mem[9][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[9][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[9][7]~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N6
\DRAM|mem[25][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[25][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[25][7]~feeder_combout\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLK_50,
	combout => \CLK_50~combout\);

-- Location: CLKCTRL_G2
\CLK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK_50~clkctrl_outclk\);

-- Location: LCCOMB_X32_Y27_N14
\b2v_inst|counter_10MHz|count~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10MHz|count~2_combout\ = (!\b2v_inst|counter_10MHz|count\(0) & !\b2v_inst|counter_10MHz|count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|counter_10MHz|count\(0),
	datad => \b2v_inst|counter_10MHz|count\(2),
	combout => \b2v_inst|counter_10MHz|count~2_combout\);

-- Location: LCFF_X32_Y27_N15
\b2v_inst|counter_10MHz|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_10MHz|count~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_10MHz|count\(0));

-- Location: LCCOMB_X32_Y27_N30
\b2v_inst|counter_10MHz|count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10MHz|count~0_combout\ = (\b2v_inst|counter_10MHz|count\(1) & (!\b2v_inst|counter_10MHz|count\(2) & \b2v_inst|counter_10MHz|count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_10MHz|count\(1),
	datac => \b2v_inst|counter_10MHz|count\(2),
	datad => \b2v_inst|counter_10MHz|count\(0),
	combout => \b2v_inst|counter_10MHz|count~0_combout\);

-- Location: LCFF_X32_Y27_N31
\b2v_inst|counter_10MHz|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_10MHz|count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_10MHz|count\(2));

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLK_SEL~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLK_SEL,
	combout => \CLK_SEL~combout\);

-- Location: LCCOMB_X32_Y27_N0
\b2v_inst|counter_10MHz|count~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|counter_10MHz|count~1_combout\ = (!\b2v_inst|counter_10MHz|count\(2) & (\b2v_inst|counter_10MHz|count\(1) $ (\b2v_inst|counter_10MHz|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|counter_10MHz|count\(2),
	datac => \b2v_inst|counter_10MHz|count\(1),
	datad => \b2v_inst|counter_10MHz|count\(0),
	combout => \b2v_inst|counter_10MHz|count~1_combout\);

-- Location: LCFF_X32_Y27_N1
\b2v_inst|counter_10MHz|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|counter_10MHz|count~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|counter_10MHz|count\(1));

-- Location: LCCOMB_X32_Y27_N4
\b2v_inst|VAR_CLK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|VAR_CLK~0_combout\ = (\CLK_SEL~combout\ & ((\b2v_inst|counter_10MHz|count\(2)) # ((\b2v_inst|counter_10MHz|count\(0) & \b2v_inst|counter_10MHz|count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|counter_10MHz|count\(0),
	datab => \b2v_inst|counter_10MHz|count\(2),
	datac => \CLK_SEL~combout\,
	datad => \b2v_inst|counter_10MHz|count\(1),
	combout => \b2v_inst|VAR_CLK~0_combout\);

-- Location: LCCOMB_X32_Y27_N22
\b2v_inst|VAR_CLK~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b2v_inst|VAR_CLK~2_combout\ = (\b2v_inst|VAR_CLK~0_combout\) # ((\b2v_inst|VAR_CLK~1_combout\ & !\CLK_SEL~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|VAR_CLK~1_combout\,
	datab => \b2v_inst|VAR_CLK~0_combout\,
	datac => \CLK_SEL~combout\,
	combout => \b2v_inst|VAR_CLK~2_combout\);

-- Location: LCFF_X32_Y27_N23
\b2v_inst|VAR_CLK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK_50~clkctrl_outclk\,
	datain => \b2v_inst|VAR_CLK~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b2v_inst|VAR_CLK~regout\);

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\RESET~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_RESET,
	combout => \RESET~combout\);

-- Location: LCCOMB_X28_Y23_N6
\cpu0|pc0|PC~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|pc0|PC~4_combout\ = (!\RESET~combout\ & ((\cpu0|adder_branch|inst2|Sum~8_combout\) # ((\cpu0|halt0|H~3_combout\ & \cpu0|pc0|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|adder_branch|inst2|Sum~8_combout\,
	datab => \cpu0|halt0|H~3_combout\,
	datac => \cpu0|pc0|PC\(3),
	datad => \RESET~combout\,
	combout => \cpu0|pc0|PC~4_combout\);

-- Location: LCFF_X28_Y23_N7
\cpu0|pc0|PC[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|pc0|PC~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|pc0|PC\(3));

-- Location: LCCOMB_X29_Y26_N0
\IRAM|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux14~3_combout\ = (\cpu0|pc0|PC\(4) & ((\cpu0|pc0|PC\(3)) # ((!\cpu0|pc0|PC\(1) & \cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(3),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux14~3_combout\);

-- Location: LCCOMB_X28_Y23_N0
\cpu0|pc0|PC~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|pc0|PC~2_combout\ = (!\RESET~combout\ & ((\cpu0|adder_branch|inst2|Sum~16_combout\) # ((\cpu0|halt0|H~3_combout\ & \cpu0|pc0|PC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|adder_branch|inst2|Sum~16_combout\,
	datab => \cpu0|halt0|H~3_combout\,
	datac => \cpu0|pc0|PC\(5),
	datad => \RESET~combout\,
	combout => \cpu0|pc0|PC~2_combout\);

-- Location: LCFF_X28_Y23_N1
\cpu0|pc0|PC[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|pc0|PC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|pc0|PC\(5));

-- Location: LCCOMB_X29_Y26_N18
\IRAM|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux11~3_combout\ = (!\cpu0|pc0|PC\(4) & ((\cpu0|pc0|PC\(3) & (!\cpu0|pc0|PC\(2))) # (!\cpu0|pc0|PC\(3) & ((\cpu0|pc0|PC\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux11~3_combout\);

-- Location: LCCOMB_X29_Y26_N20
\IRAM|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux11~4_combout\ = (\cpu0|pc0|PC\(7) & (((!\cpu0|pc0|PC\(5) & \IRAM|Mux11~3_combout\)))) # (!\cpu0|pc0|PC\(7) & (\IRAM|Mux14~3_combout\ & (\cpu0|pc0|PC\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(7),
	datab => \IRAM|Mux14~3_combout\,
	datac => \cpu0|pc0|PC\(5),
	datad => \IRAM|Mux11~3_combout\,
	combout => \IRAM|Mux11~4_combout\);

-- Location: LCCOMB_X28_Y26_N2
\IRAM|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux11~5_combout\ = (\IRAM|Mux11~2_combout\) # ((!\cpu0|pc0|PC\(6) & \IRAM|Mux11~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux11~2_combout\,
	datac => \cpu0|pc0|PC\(6),
	datad => \IRAM|Mux11~4_combout\,
	combout => \IRAM|Mux11~5_combout\);

-- Location: LCCOMB_X28_Y26_N0
\cpu0|decoder0|OFF[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|OFF[4]~2_combout\ = (!\IRAM|Mux1~8_combout\ & (\IRAM|Mux0~6_combout\ & \IRAM|Mux11~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~8_combout\,
	datac => \IRAM|Mux0~6_combout\,
	datad => \IRAM|Mux11~5_combout\,
	combout => \cpu0|decoder0|OFF[4]~2_combout\);

-- Location: LCCOMB_X28_Y27_N18
\cpu0|adder_plus2|inst3|Sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_plus2|inst3|Sum~0_combout\ = \cpu0|pc0|PC\(3) $ (((\cpu0|pc0|PC\(1) & \cpu0|pc0|PC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datac => \cpu0|pc0|PC\(3),
	datad => \cpu0|pc0|PC\(2),
	combout => \cpu0|adder_plus2|inst3|Sum~0_combout\);

-- Location: LCCOMB_X30_Y26_N12
\cpu0|decoder0|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|WideOr2~0_combout\ = (!\IRAM|Mux1~8_combout\ & \IRAM|Mux0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~8_combout\,
	datad => \IRAM|Mux0~6_combout\,
	combout => \cpu0|decoder0|WideOr2~0_combout\);

-- Location: LCCOMB_X30_Y26_N6
\cpu0|adder_branch|inst1|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst1|Cout~0_combout\ = (\cpu0|adder_branch|inst0|Sum~1_combout\ & ((\IRAM|Mux14~6_combout\) # ((!\cpu0|decoder0|WideOr2~0_combout\) # (!\cpu0|pc0|PC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux14~6_combout\,
	datab => \cpu0|adder_branch|inst0|Sum~1_combout\,
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|decoder0|WideOr2~0_combout\,
	combout => \cpu0|adder_branch|inst1|Cout~0_combout\);

-- Location: LCCOMB_X29_Y27_N6
\cpu0|adder_branch|inst2|Sum~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~1_cout\ = CARRY((\cpu0|adder_branch|inst1|Sum~1_combout\) # (\cpu0|adder_branch|inst1|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|adder_branch|inst1|Sum~1_combout\,
	datab => \cpu0|adder_branch|inst1|Cout~0_combout\,
	datad => VCC,
	cout => \cpu0|adder_branch|inst2|Sum~1_cout\);

-- Location: LCCOMB_X29_Y27_N8
\cpu0|adder_branch|inst2|Sum~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~2_combout\ = (\cpu0|decoder0|OFF[2]~0_combout\ & ((\cpu0|adder_plus2|inst2|Sum~0_combout\ & (\cpu0|adder_branch|inst2|Sum~1_cout\ & VCC)) # (!\cpu0|adder_plus2|inst2|Sum~0_combout\ & (!\cpu0|adder_branch|inst2|Sum~1_cout\)))) 
-- # (!\cpu0|decoder0|OFF[2]~0_combout\ & ((\cpu0|adder_plus2|inst2|Sum~0_combout\ & (!\cpu0|adder_branch|inst2|Sum~1_cout\)) # (!\cpu0|adder_plus2|inst2|Sum~0_combout\ & ((\cpu0|adder_branch|inst2|Sum~1_cout\) # (GND)))))
-- \cpu0|adder_branch|inst2|Sum~3\ = CARRY((\cpu0|decoder0|OFF[2]~0_combout\ & (!\cpu0|adder_plus2|inst2|Sum~0_combout\ & !\cpu0|adder_branch|inst2|Sum~1_cout\)) # (!\cpu0|decoder0|OFF[2]~0_combout\ & ((!\cpu0|adder_branch|inst2|Sum~1_cout\) # 
-- (!\cpu0|adder_plus2|inst2|Sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|OFF[2]~0_combout\,
	datab => \cpu0|adder_plus2|inst2|Sum~0_combout\,
	datad => VCC,
	cin => \cpu0|adder_branch|inst2|Sum~1_cout\,
	combout => \cpu0|adder_branch|inst2|Sum~2_combout\,
	cout => \cpu0|adder_branch|inst2|Sum~3\);

-- Location: LCCOMB_X29_Y27_N10
\cpu0|adder_branch|inst2|Sum~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~6_combout\ = ((\cpu0|decoder0|OFF[3]~1_combout\ $ (\cpu0|adder_plus2|inst3|Sum~0_combout\ $ (!\cpu0|adder_branch|inst2|Sum~3\)))) # (GND)
-- \cpu0|adder_branch|inst2|Sum~7\ = CARRY((\cpu0|decoder0|OFF[3]~1_combout\ & ((\cpu0|adder_plus2|inst3|Sum~0_combout\) # (!\cpu0|adder_branch|inst2|Sum~3\))) # (!\cpu0|decoder0|OFF[3]~1_combout\ & (\cpu0|adder_plus2|inst3|Sum~0_combout\ & 
-- !\cpu0|adder_branch|inst2|Sum~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|OFF[3]~1_combout\,
	datab => \cpu0|adder_plus2|inst3|Sum~0_combout\,
	datad => VCC,
	cin => \cpu0|adder_branch|inst2|Sum~3\,
	combout => \cpu0|adder_branch|inst2|Sum~6_combout\,
	cout => \cpu0|adder_branch|inst2|Sum~7\);

-- Location: LCCOMB_X29_Y27_N12
\cpu0|adder_branch|inst2|Sum~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~10_combout\ = (\cpu0|adder_plus2|inst4|Sum~0_combout\ & ((\cpu0|decoder0|OFF[4]~2_combout\ & (\cpu0|adder_branch|inst2|Sum~7\ & VCC)) # (!\cpu0|decoder0|OFF[4]~2_combout\ & (!\cpu0|adder_branch|inst2|Sum~7\)))) # 
-- (!\cpu0|adder_plus2|inst4|Sum~0_combout\ & ((\cpu0|decoder0|OFF[4]~2_combout\ & (!\cpu0|adder_branch|inst2|Sum~7\)) # (!\cpu0|decoder0|OFF[4]~2_combout\ & ((\cpu0|adder_branch|inst2|Sum~7\) # (GND)))))
-- \cpu0|adder_branch|inst2|Sum~11\ = CARRY((\cpu0|adder_plus2|inst4|Sum~0_combout\ & (!\cpu0|decoder0|OFF[4]~2_combout\ & !\cpu0|adder_branch|inst2|Sum~7\)) # (!\cpu0|adder_plus2|inst4|Sum~0_combout\ & ((!\cpu0|adder_branch|inst2|Sum~7\) # 
-- (!\cpu0|decoder0|OFF[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|adder_plus2|inst4|Sum~0_combout\,
	datab => \cpu0|decoder0|OFF[4]~2_combout\,
	datad => VCC,
	cin => \cpu0|adder_branch|inst2|Sum~7\,
	combout => \cpu0|adder_branch|inst2|Sum~10_combout\,
	cout => \cpu0|adder_branch|inst2|Sum~11\);

-- Location: LCCOMB_X28_Y25_N14
\IRAM|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux2~3_combout\ = (\cpu0|pc0|PC\(1) & (!\cpu0|pc0|PC\(5) & (\cpu0|pc0|PC\(2)))) # (!\cpu0|pc0|PC\(1) & ((\cpu0|pc0|PC\(5) & ((!\cpu0|pc0|PC\(3)) # (!\cpu0|pc0|PC\(2)))) # (!\cpu0|pc0|PC\(5) & ((\cpu0|pc0|PC\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(2),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux2~3_combout\);

-- Location: LCCOMB_X27_Y25_N4
\cpu0|adder_plus2|inst4|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_plus2|inst4|Cout~0_combout\ = (\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(4) & \cpu0|pc0|PC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(2),
	combout => \cpu0|adder_plus2|inst4|Cout~0_combout\);

-- Location: LCCOMB_X29_Y27_N30
\cpu0|adder_plus2|inst7|Sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_plus2|inst7|Sum~0_combout\ = \cpu0|pc0|PC\(7) $ (((\cpu0|pc0|PC\(6) & (\cpu0|pc0|PC\(5) & \cpu0|adder_plus2|inst4|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \cpu0|pc0|PC\(7),
	datac => \cpu0|pc0|PC\(5),
	datad => \cpu0|adder_plus2|inst4|Cout~0_combout\,
	combout => \cpu0|adder_plus2|inst7|Sum~0_combout\);

-- Location: LCCOMB_X29_Y26_N2
\IRAM|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux14~4_combout\ = (\cpu0|pc0|PC\(4)) # ((\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(1) $ (!\cpu0|pc0|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(3),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux14~4_combout\);

-- Location: LCCOMB_X29_Y26_N6
\IRAM|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux10~3_combout\ = (!\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(4) & (\cpu0|pc0|PC\(3) $ (\cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux10~3_combout\);

-- Location: LCCOMB_X29_Y26_N24
\IRAM|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux10~4_combout\ = (\cpu0|pc0|PC\(7) & (!\IRAM|Mux14~4_combout\ & (!\cpu0|pc0|PC\(5)))) # (!\cpu0|pc0|PC\(7) & (((\cpu0|pc0|PC\(5) & \IRAM|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(7),
	datab => \IRAM|Mux14~4_combout\,
	datac => \cpu0|pc0|PC\(5),
	datad => \IRAM|Mux10~3_combout\,
	combout => \IRAM|Mux10~4_combout\);

-- Location: LCCOMB_X28_Y27_N16
\IRAM|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux5~9_combout\ = (\cpu0|pc0|PC\(6) & !\cpu0|pc0|PC\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu0|pc0|PC\(6),
	datad => \cpu0|pc0|PC\(7),
	combout => \IRAM|Mux5~9_combout\);

-- Location: LCCOMB_X29_Y26_N16
\IRAM|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux10~0_combout\ = (\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(4) $ (((\cpu0|pc0|PC\(1)) # (!\cpu0|pc0|PC\(2)))))) # (!\cpu0|pc0|PC\(3) & ((\cpu0|pc0|PC\(4)) # (\cpu0|pc0|PC\(2) $ (\cpu0|pc0|PC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110110110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux10~0_combout\);

-- Location: LCCOMB_X29_Y26_N26
\IRAM|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux10~1_combout\ = (!\cpu0|pc0|PC\(4) & ((\cpu0|pc0|PC\(3)) # ((\cpu0|pc0|PC\(2)) # (\cpu0|pc0|PC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux10~1_combout\);

-- Location: LCCOMB_X29_Y26_N4
\IRAM|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux10~2_combout\ = (\IRAM|Mux5~9_combout\ & ((\cpu0|pc0|PC\(5) & (\IRAM|Mux10~0_combout\)) # (!\cpu0|pc0|PC\(5) & ((\IRAM|Mux10~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(5),
	datab => \IRAM|Mux5~9_combout\,
	datac => \IRAM|Mux10~0_combout\,
	datad => \IRAM|Mux10~1_combout\,
	combout => \IRAM|Mux10~2_combout\);

-- Location: LCCOMB_X28_Y26_N24
\IRAM|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux10~5_combout\ = (\IRAM|Mux10~2_combout\) # ((\IRAM|Mux10~4_combout\ & !\cpu0|pc0|PC\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IRAM|Mux10~4_combout\,
	datac => \cpu0|pc0|PC\(6),
	datad => \IRAM|Mux10~2_combout\,
	combout => \IRAM|Mux10~5_combout\);

-- Location: LCCOMB_X28_Y26_N18
\cpu0|decoder0|OFF[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|OFF[5]~3_combout\ = (\IRAM|Mux1~8_combout\) # ((\IRAM|Mux10~5_combout\) # (!\IRAM|Mux0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~8_combout\,
	datab => \IRAM|Mux0~6_combout\,
	datac => \IRAM|Mux10~5_combout\,
	combout => \cpu0|decoder0|OFF[5]~3_combout\);

-- Location: LCCOMB_X28_Y27_N24
\cpu0|adder_plus2|inst5|Sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_plus2|inst5|Sum~0_combout\ = \cpu0|adder_plus2|inst4|Cout~0_combout\ $ (\cpu0|pc0|PC\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu0|adder_plus2|inst4|Cout~0_combout\,
	datad => \cpu0|pc0|PC\(5),
	combout => \cpu0|adder_plus2|inst5|Sum~0_combout\);

-- Location: LCCOMB_X29_Y27_N14
\cpu0|adder_branch|inst2|Sum~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~14_combout\ = ((\cpu0|decoder0|OFF[5]~3_combout\ $ (\cpu0|adder_plus2|inst5|Sum~0_combout\ $ (!\cpu0|adder_branch|inst2|Sum~11\)))) # (GND)
-- \cpu0|adder_branch|inst2|Sum~15\ = CARRY((\cpu0|decoder0|OFF[5]~3_combout\ & ((\cpu0|adder_plus2|inst5|Sum~0_combout\) # (!\cpu0|adder_branch|inst2|Sum~11\))) # (!\cpu0|decoder0|OFF[5]~3_combout\ & (\cpu0|adder_plus2|inst5|Sum~0_combout\ & 
-- !\cpu0|adder_branch|inst2|Sum~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|OFF[5]~3_combout\,
	datab => \cpu0|adder_plus2|inst5|Sum~0_combout\,
	datad => VCC,
	cin => \cpu0|adder_branch|inst2|Sum~11\,
	combout => \cpu0|adder_branch|inst2|Sum~14_combout\,
	cout => \cpu0|adder_branch|inst2|Sum~15\);

-- Location: LCCOMB_X29_Y27_N18
\cpu0|adder_branch|inst2|Sum~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~22_combout\ = \cpu0|decoder0|OFF[5]~3_combout\ $ (\cpu0|adder_branch|inst2|Sum~19\ $ (!\cpu0|adder_plus2|inst7|Sum~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|OFF[5]~3_combout\,
	datad => \cpu0|adder_plus2|inst7|Sum~0_combout\,
	cin => \cpu0|adder_branch|inst2|Sum~19\,
	combout => \cpu0|adder_branch|inst2|Sum~22_combout\);

-- Location: LCCOMB_X27_Y27_N6
\cpu0|adder_branch|inst2|Sum~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~24_combout\ = (!\cpu0|halt0|H~3_combout\ & ((\cpu0|branch_mux0|Mux0~1_combout\ & ((\cpu0|adder_branch|inst2|Sum~22_combout\))) # (!\cpu0|branch_mux0|Mux0~1_combout\ & (\cpu0|adder_plus2|inst7|Sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|adder_plus2|inst7|Sum~0_combout\,
	datab => \cpu0|adder_branch|inst2|Sum~22_combout\,
	datac => \cpu0|halt0|H~3_combout\,
	datad => \cpu0|branch_mux0|Mux0~1_combout\,
	combout => \cpu0|adder_branch|inst2|Sum~24_combout\);

-- Location: LCCOMB_X28_Y24_N16
\cpu0|pc0|PC~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|pc0|PC~0_combout\ = (!\RESET~combout\ & ((\cpu0|adder_branch|inst2|Sum~24_combout\) # ((\cpu0|halt0|H~3_combout\ & \cpu0|pc0|PC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|halt0|H~3_combout\,
	datab => \RESET~combout\,
	datac => \cpu0|pc0|PC\(7),
	datad => \cpu0|adder_branch|inst2|Sum~24_combout\,
	combout => \cpu0|pc0|PC~0_combout\);

-- Location: LCFF_X28_Y24_N17
\cpu0|pc0|PC[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|pc0|PC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|pc0|PC\(7));

-- Location: LCCOMB_X28_Y23_N28
\IRAM|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux5~1_combout\ = (\cpu0|pc0|PC\(5) & ((\cpu0|pc0|PC\(1)) # ((\cpu0|pc0|PC\(3) & \cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(2),
	combout => \IRAM|Mux5~1_combout\);

-- Location: LCCOMB_X29_Y23_N8
\IRAM|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux5~2_combout\ = (!\cpu0|pc0|PC\(6) & (\cpu0|pc0|PC\(4) & (!\cpu0|pc0|PC\(7) & \IRAM|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \cpu0|pc0|PC\(4),
	datac => \cpu0|pc0|PC\(7),
	datad => \IRAM|Mux5~1_combout\,
	combout => \IRAM|Mux5~2_combout\);

-- Location: LCCOMB_X28_Y24_N20
\IRAM|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux2~1_combout\ = (\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(7) $ (\cpu0|pc0|PC\(6))))) # (!\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(7) $ ((\cpu0|pc0|PC\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(7),
	datab => \cpu0|pc0|PC\(6),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(2),
	combout => \IRAM|Mux2~1_combout\);

-- Location: LCCOMB_X28_Y23_N4
\IRAM|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux2~0_combout\ = (\cpu0|pc0|PC\(3) & ((\cpu0|pc0|PC\(6) & ((!\cpu0|pc0|PC\(2)))) # (!\cpu0|pc0|PC\(6) & (!\cpu0|pc0|PC\(5))))) # (!\cpu0|pc0|PC\(3) & (!\cpu0|pc0|PC\(5) & ((\cpu0|pc0|PC\(6)) # (!\cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(6),
	datad => \cpu0|pc0|PC\(2),
	combout => \IRAM|Mux2~0_combout\);

-- Location: LCCOMB_X29_Y23_N18
\IRAM|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux2~2_combout\ = (!\cpu0|pc0|PC\(4) & (\IRAM|Mux2~1_combout\ & \IRAM|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|pc0|PC\(4),
	datac => \IRAM|Mux2~1_combout\,
	datad => \IRAM|Mux2~0_combout\,
	combout => \IRAM|Mux2~2_combout\);

-- Location: LCCOMB_X29_Y23_N4
\IRAM|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux2~4_combout\ = (\IRAM|Mux5~2_combout\) # ((\IRAM|Mux2~2_combout\) # ((\IRAM|Mux5~4_combout\ & \IRAM|Mux2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux5~4_combout\,
	datab => \IRAM|Mux2~3_combout\,
	datac => \IRAM|Mux5~2_combout\,
	datad => \IRAM|Mux2~2_combout\,
	combout => \IRAM|Mux2~4_combout\);

-- Location: LCCOMB_X28_Y23_N2
\IRAM|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux5~0_combout\ = (!\cpu0|pc0|PC\(5) & (\cpu0|pc0|PC\(7) & !\cpu0|pc0|PC\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(7),
	datad => \cpu0|pc0|PC\(6),
	combout => \IRAM|Mux5~0_combout\);

-- Location: LCCOMB_X28_Y25_N18
\IRAM|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux3~0_combout\ = (\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(5) $ (\cpu0|pc0|PC\(4))))) # (!\cpu0|pc0|PC\(1) & (!\cpu0|pc0|PC\(5) & (\cpu0|pc0|PC\(4) & !\cpu0|pc0|PC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux3~0_combout\);

-- Location: LCCOMB_X28_Y25_N20
\IRAM|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux3~3_combout\ = (\cpu0|pc0|PC\(3) & ((\cpu0|pc0|PC\(1)) # ((\cpu0|pc0|PC\(5) & !\cpu0|pc0|PC\(4))))) # (!\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(4) $ (((\cpu0|pc0|PC\(1) & \cpu0|pc0|PC\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux3~3_combout\);

-- Location: LCCOMB_X28_Y23_N30
\IRAM|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux3~1_combout\ = (\cpu0|pc0|PC\(5) & (\cpu0|pc0|PC\(4) & (\cpu0|pc0|PC\(1) $ (!\cpu0|pc0|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux3~1_combout\);

-- Location: LCCOMB_X27_Y23_N10
\IRAM|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux6~1_combout\ = (\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(5) & \cpu0|pc0|PC\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(5),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux6~1_combout\);

-- Location: LCCOMB_X31_Y21_N6
\IRAM|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux3~2_combout\ = (\cpu0|pc0|PC\(6) & (\cpu0|pc0|PC\(2))) # (!\cpu0|pc0|PC\(6) & ((\cpu0|pc0|PC\(2) & ((\IRAM|Mux6~1_combout\))) # (!\cpu0|pc0|PC\(2) & (\IRAM|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \cpu0|pc0|PC\(2),
	datac => \IRAM|Mux3~1_combout\,
	datad => \IRAM|Mux6~1_combout\,
	combout => \IRAM|Mux3~2_combout\);

-- Location: LCCOMB_X31_Y21_N16
\IRAM|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux3~4_combout\ = (\cpu0|pc0|PC\(6) & ((\IRAM|Mux3~2_combout\ & ((!\IRAM|Mux3~3_combout\))) # (!\IRAM|Mux3~2_combout\ & (!\IRAM|Mux3~0_combout\)))) # (!\cpu0|pc0|PC\(6) & (((\IRAM|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \IRAM|Mux3~0_combout\,
	datac => \IRAM|Mux3~3_combout\,
	datad => \IRAM|Mux3~2_combout\,
	combout => \IRAM|Mux3~4_combout\);

-- Location: LCCOMB_X27_Y25_N16
\IRAM|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux3~5_combout\ = (\cpu0|pc0|PC\(4)) # ((\cpu0|pc0|PC\(1) & (!\cpu0|pc0|PC\(3))) # (!\cpu0|pc0|PC\(1) & ((\cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(2),
	combout => \IRAM|Mux3~5_combout\);

-- Location: LCCOMB_X31_Y21_N10
\IRAM|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux3~6_combout\ = (\cpu0|pc0|PC\(7) & (\IRAM|Mux5~0_combout\ & ((!\IRAM|Mux3~5_combout\)))) # (!\cpu0|pc0|PC\(7) & ((\IRAM|Mux3~4_combout\) # ((\IRAM|Mux5~0_combout\ & !\IRAM|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(7),
	datab => \IRAM|Mux5~0_combout\,
	datac => \IRAM|Mux3~4_combout\,
	datad => \IRAM|Mux3~5_combout\,
	combout => \IRAM|Mux3~6_combout\);

-- Location: LCCOMB_X31_Y21_N30
\cpu0|decoder0|WideOr7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|WideOr7~0_combout\ = (\IRAM|Mux1~8_combout\ & (!\IRAM|Mux0~6_combout\)) # (!\IRAM|Mux1~8_combout\ & (\IRAM|Mux2~4_combout\ & ((\IRAM|Mux0~6_combout\) # (!\IRAM|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux0~6_combout\,
	datab => \IRAM|Mux2~4_combout\,
	datac => \IRAM|Mux1~8_combout\,
	datad => \IRAM|Mux3~6_combout\,
	combout => \cpu0|decoder0|WideOr7~0_combout\);

-- Location: LCCOMB_X31_Y21_N8
\cpu0|decoder0|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|WideOr6~0_combout\ = (!\IRAM|Mux0~6_combout\ & ((\IRAM|Mux1~8_combout\) # ((\IRAM|Mux2~4_combout\ & !\IRAM|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux0~6_combout\,
	datab => \IRAM|Mux2~4_combout\,
	datac => \IRAM|Mux1~8_combout\,
	datad => \IRAM|Mux3~6_combout\,
	combout => \cpu0|decoder0|WideOr6~0_combout\);

-- Location: LCCOMB_X31_Y21_N4
\cpu0|imm_mux0|new_Data_B[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|imm_mux0|new_Data_B[2]~10_combout\ = (\IRAM|Mux13~7_combout\ & (\cpu0|decoder0|WideOr7~0_combout\ & \cpu0|decoder0|WideOr6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux13~7_combout\,
	datab => \cpu0|decoder0|WideOr7~0_combout\,
	datac => \cpu0|decoder0|WideOr6~0_combout\,
	combout => \cpu0|imm_mux0|new_Data_B[2]~10_combout\);

-- Location: LCCOMB_X27_Y23_N18
\IRAM|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux8~2_combout\ = (!\cpu0|pc0|PC\(4) & (\cpu0|pc0|PC\(1) & \IRAM|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|pc0|PC\(4),
	datac => \cpu0|pc0|PC\(1),
	datad => \IRAM|Mux5~0_combout\,
	combout => \IRAM|Mux8~2_combout\);

-- Location: LCCOMB_X27_Y24_N28
\IRAM|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux7~1_combout\ = (!\cpu0|pc0|PC\(5) & (!\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(3) $ (\cpu0|pc0|PC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(2),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux7~1_combout\);

-- Location: LCCOMB_X27_Y24_N14
\IRAM|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux7~2_combout\ = (\cpu0|pc0|PC\(5) & (!\cpu0|pc0|PC\(2) & ((\cpu0|pc0|PC\(4))))) # (!\cpu0|pc0|PC\(5) & ((\cpu0|pc0|PC\(3) & ((\cpu0|pc0|PC\(4)))) # (!\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(5),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux7~2_combout\);

-- Location: LCCOMB_X27_Y24_N22
\IRAM|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux7~6_combout\ = (\cpu0|pc0|PC\(6) & (((\cpu0|pc0|PC\(1))))) # (!\cpu0|pc0|PC\(6) & (\IRAM|Mux7~5_combout\ & (\cpu0|pc0|PC\(1) $ (\cpu0|pc0|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux7~5_combout\,
	datab => \cpu0|pc0|PC\(6),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux7~6_combout\);

-- Location: LCCOMB_X27_Y24_N0
\IRAM|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux7~3_combout\ = (\cpu0|pc0|PC\(6) & ((\IRAM|Mux7~6_combout\ & ((!\IRAM|Mux7~2_combout\))) # (!\IRAM|Mux7~6_combout\ & (\IRAM|Mux7~1_combout\)))) # (!\cpu0|pc0|PC\(6) & (((\IRAM|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \IRAM|Mux7~1_combout\,
	datac => \IRAM|Mux7~2_combout\,
	datad => \IRAM|Mux7~6_combout\,
	combout => \IRAM|Mux7~3_combout\);

-- Location: LCCOMB_X27_Y24_N26
\IRAM|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux7~4_combout\ = (\cpu0|pc0|PC\(7) & (!\cpu0|pc0|PC\(3) & (\IRAM|Mux8~2_combout\))) # (!\cpu0|pc0|PC\(7) & ((\IRAM|Mux7~3_combout\) # ((!\cpu0|pc0|PC\(3) & \IRAM|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(7),
	datab => \cpu0|pc0|PC\(3),
	datac => \IRAM|Mux8~2_combout\,
	datad => \IRAM|Mux7~3_combout\,
	combout => \IRAM|Mux7~4_combout\);

-- Location: LCCOMB_X31_Y21_N2
\cpu0|decoder0|SB[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|SB[2]~2_combout\ = (\IRAM|Mux7~4_combout\) # ((\IRAM|Mux0~6_combout\ & (\IRAM|Mux2~4_combout\ & !\IRAM|Mux1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux0~6_combout\,
	datab => \IRAM|Mux2~4_combout\,
	datac => \IRAM|Mux1~8_combout\,
	datad => \IRAM|Mux7~4_combout\,
	combout => \cpu0|decoder0|SB[2]~2_combout\);

-- Location: LCCOMB_X27_Y24_N24
\IRAM|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux7~0_combout\ = (\cpu0|pc0|PC\(2) & !\cpu0|pc0|PC\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu0|pc0|PC\(2),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y24_N30
\IRAM|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux8~3_combout\ = (\cpu0|pc0|PC\(1) & (!\cpu0|pc0|PC\(2) & ((\cpu0|pc0|PC\(3))))) # (!\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(4) $ (\cpu0|pc0|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux8~3_combout\);

-- Location: LCCOMB_X27_Y24_N8
\IRAM|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux8~4_combout\ = (!\cpu0|pc0|PC\(7) & (\cpu0|pc0|PC\(6) & (!\cpu0|pc0|PC\(5) & \IRAM|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(7),
	datab => \cpu0|pc0|PC\(6),
	datac => \cpu0|pc0|PC\(5),
	datad => \IRAM|Mux8~3_combout\,
	combout => \IRAM|Mux8~4_combout\);

-- Location: LCCOMB_X27_Y24_N10
\IRAM|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux8~8_combout\ = (\IRAM|Mux8~7_combout\) # ((\IRAM|Mux8~4_combout\) # ((\IRAM|Mux7~0_combout\ & \IRAM|Mux8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux8~7_combout\,
	datab => \IRAM|Mux7~0_combout\,
	datac => \IRAM|Mux8~4_combout\,
	datad => \IRAM|Mux8~2_combout\,
	combout => \IRAM|Mux8~8_combout\);

-- Location: LCCOMB_X29_Y23_N20
\cpu0|decoder0|SB[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|SB[1]~1_combout\ = (\IRAM|Mux8~8_combout\) # ((\IRAM|Mux0~6_combout\ & (!\IRAM|Mux1~8_combout\ & \IRAM|Mux2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux0~6_combout\,
	datab => \IRAM|Mux1~8_combout\,
	datac => \IRAM|Mux2~4_combout\,
	datad => \IRAM|Mux8~8_combout\,
	combout => \cpu0|decoder0|SB[1]~1_combout\);

-- Location: LCCOMB_X31_Y21_N20
\cpu0|decoder0|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Mux1~1_combout\ = (\IRAM|Mux3~6_combout\ & (!\IRAM|Mux0~6_combout\ & ((\IRAM|Mux2~4_combout\) # (!\IRAM|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux3~6_combout\,
	datab => \IRAM|Mux0~6_combout\,
	datac => \IRAM|Mux1~8_combout\,
	datad => \IRAM|Mux2~4_combout\,
	combout => \cpu0|decoder0|Mux1~1_combout\);

-- Location: LCCOMB_X29_Y23_N14
\cpu0|decoder0|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Selector4~0_combout\ = (\IRAM|Mux0~6_combout\ & \IRAM|Mux1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IRAM|Mux0~6_combout\,
	datad => \IRAM|Mux1~8_combout\,
	combout => \cpu0|decoder0|Selector4~0_combout\);

-- Location: LCCOMB_X27_Y23_N2
\IRAM|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux15~5_combout\ = (\cpu0|pc0|PC\(1) & (!\cpu0|pc0|PC\(4) & (\cpu0|pc0|PC\(3) $ (\cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux15~5_combout\);

-- Location: LCCOMB_X28_Y24_N6
\IRAM|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux8~1_combout\ = (!\cpu0|pc0|PC\(6) & (!\cpu0|pc0|PC\(7) & \cpu0|pc0|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|pc0|PC\(6),
	datac => \cpu0|pc0|PC\(7),
	datad => \cpu0|pc0|PC\(5),
	combout => \IRAM|Mux8~1_combout\);

-- Location: LCCOMB_X28_Y24_N10
\IRAM|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux1~1_combout\ = (\cpu0|pc0|PC\(6) & (!\cpu0|pc0|PC\(7) & \cpu0|pc0|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|pc0|PC\(6),
	datac => \cpu0|pc0|PC\(7),
	datad => \cpu0|pc0|PC\(5),
	combout => \IRAM|Mux1~1_combout\);

-- Location: LCCOMB_X27_Y23_N28
\IRAM|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux15~2_combout\ = (\cpu0|pc0|PC\(4) & ((\cpu0|pc0|PC\(3)) # ((\cpu0|pc0|PC\(1) & \cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(1),
	datac => \cpu0|pc0|PC\(2),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux15~2_combout\);

-- Location: LCCOMB_X27_Y23_N8
\IRAM|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux15~4_combout\ = (\IRAM|Mux15~3_combout\ & ((\IRAM|Mux1~1_combout\) # ((\IRAM|Mux8~1_combout\ & \IRAM|Mux15~2_combout\)))) # (!\IRAM|Mux15~3_combout\ & (\IRAM|Mux8~1_combout\ & ((\IRAM|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux15~3_combout\,
	datab => \IRAM|Mux8~1_combout\,
	datac => \IRAM|Mux1~1_combout\,
	datad => \IRAM|Mux15~2_combout\,
	combout => \IRAM|Mux15~4_combout\);

-- Location: LCCOMB_X27_Y23_N26
\IRAM|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux6~5_combout\ = (\cpu0|pc0|PC\(4)) # ((\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(1) $ (!\cpu0|pc0|PC\(2)))) # (!\cpu0|pc0|PC\(3) & ((\cpu0|pc0|PC\(1)) # (\cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(1),
	datac => \cpu0|pc0|PC\(2),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux6~5_combout\);

-- Location: LCCOMB_X27_Y23_N30
\IRAM|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux15~7_combout\ = (!\cpu0|pc0|PC\(5) & (\cpu0|pc0|PC\(6) & (!\cpu0|pc0|PC\(7) & !\IRAM|Mux6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(5),
	datab => \cpu0|pc0|PC\(6),
	datac => \cpu0|pc0|PC\(7),
	datad => \IRAM|Mux6~5_combout\,
	combout => \IRAM|Mux15~7_combout\);

-- Location: LCCOMB_X27_Y23_N12
\IRAM|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux15~6_combout\ = (\IRAM|Mux15~4_combout\) # ((\IRAM|Mux15~7_combout\) # ((\IRAM|Mux5~0_combout\ & \IRAM|Mux15~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux5~0_combout\,
	datab => \IRAM|Mux15~5_combout\,
	datac => \IRAM|Mux15~4_combout\,
	datad => \IRAM|Mux15~7_combout\,
	combout => \IRAM|Mux15~6_combout\);

-- Location: LCCOMB_X29_Y23_N26
\cpu0|decoder0|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Mux2~0_combout\ = (\IRAM|Mux1~8_combout\ & (((\IRAM|Mux2~4_combout\ & !\IRAM|Mux3~6_combout\)))) # (!\IRAM|Mux1~8_combout\ & ((\IRAM|Mux0~6_combout\) # ((\IRAM|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux0~6_combout\,
	datab => \IRAM|Mux1~8_combout\,
	datac => \IRAM|Mux2~4_combout\,
	datad => \IRAM|Mux3~6_combout\,
	combout => \cpu0|decoder0|Mux2~0_combout\);

-- Location: LCCOMB_X29_Y23_N12
\cpu0|decoder0|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Mux2~1_combout\ = (\cpu0|decoder0|Mux2~0_combout\) # ((\cpu0|decoder0|Selector4~0_combout\ & ((\IRAM|Mux15~6_combout\) # (!\IRAM|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux2~4_combout\,
	datab => \cpu0|decoder0|Selector4~0_combout\,
	datac => \IRAM|Mux15~6_combout\,
	datad => \cpu0|decoder0|Mux2~0_combout\,
	combout => \cpu0|decoder0|Mux2~1_combout\);

-- Location: LCCOMB_X29_Y26_N12
\IRAM|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux14~5_combout\ = (\IRAM|Mux8~1_combout\ & ((\IRAM|Mux14~3_combout\) # ((\IRAM|Mux5~0_combout\ & !\IRAM|Mux14~4_combout\)))) # (!\IRAM|Mux8~1_combout\ & (((\IRAM|Mux5~0_combout\ & !\IRAM|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux8~1_combout\,
	datab => \IRAM|Mux14~3_combout\,
	datac => \IRAM|Mux5~0_combout\,
	datad => \IRAM|Mux14~4_combout\,
	combout => \IRAM|Mux14~5_combout\);

-- Location: LCCOMB_X29_Y26_N14
\IRAM|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux14~6_combout\ = (\IRAM|Mux14~2_combout\) # (\IRAM|Mux14~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IRAM|Mux14~2_combout\,
	datad => \IRAM|Mux14~5_combout\,
	combout => \IRAM|Mux14~6_combout\);

-- Location: LCCOMB_X29_Y23_N16
\cpu0|decoder0|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Mux1~0_combout\ = (\cpu0|decoder0|Selector4~0_combout\ & (((\IRAM|Mux14~6_combout\) # (!\IRAM|Mux2~4_combout\)) # (!\IRAM|Mux3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux3~6_combout\,
	datab => \cpu0|decoder0|Selector4~0_combout\,
	datac => \IRAM|Mux14~6_combout\,
	datad => \IRAM|Mux2~4_combout\,
	combout => \cpu0|decoder0|Mux1~0_combout\);

-- Location: LCCOMB_X30_Y19_N16
\cpu0|alu0|mux_out0|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Equal0~2_combout\ = (\cpu0|decoder0|Mux0~12_combout\ & (((!\cpu0|decoder0|Mux1~1_combout\ & !\cpu0|decoder0|Mux1~0_combout\)) # (!\cpu0|decoder0|Mux2~1_combout\))) # (!\cpu0|decoder0|Mux0~12_combout\ & ((\cpu0|decoder0|Mux1~1_combout\) 
-- # ((\cpu0|decoder0|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Mux0~12_combout\,
	datab => \cpu0|decoder0|Mux1~1_combout\,
	datac => \cpu0|decoder0|Mux2~1_combout\,
	datad => \cpu0|decoder0|Mux1~0_combout\,
	combout => \cpu0|alu0|mux_out0|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y20_N20
\cpu0|alu0|mux_out0|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Equal1~2_combout\ = (\cpu0|decoder0|Mux0~12_combout\ & (!\cpu0|decoder0|Mux1~0_combout\ & (!\cpu0|decoder0|Mux1~1_combout\ & !\cpu0|decoder0|Mux2~1_combout\))) # (!\cpu0|decoder0|Mux0~12_combout\ & ((\cpu0|decoder0|Mux1~0_combout\) # 
-- ((\cpu0|decoder0|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Mux0~12_combout\,
	datab => \cpu0|decoder0|Mux1~0_combout\,
	datac => \cpu0|decoder0|Mux1~1_combout\,
	datad => \cpu0|decoder0|Mux2~1_combout\,
	combout => \cpu0|alu0|mux_out0|Equal1~2_combout\);

-- Location: LCCOMB_X28_Y27_N14
\cpu0|decoder0|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Mux0~3_combout\ = (!\cpu0|pc0|PC\(7) & (!\cpu0|pc0|PC\(3) & \cpu0|pc0|PC\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|pc0|PC\(7),
	datac => \cpu0|pc0|PC\(3),
	datad => \cpu0|pc0|PC\(2),
	combout => \cpu0|decoder0|Mux0~3_combout\);

-- Location: LCCOMB_X28_Y27_N4
\cpu0|decoder0|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Mux0~12_combout\ = (\cpu0|pc0|PC\(6) & (!\cpu0|pc0|PC\(4) & (\cpu0|decoder0|Mux0~3_combout\ & !\cpu0|pc0|PC\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \cpu0|pc0|PC\(4),
	datac => \cpu0|decoder0|Mux0~3_combout\,
	datad => \cpu0|pc0|PC\(5),
	combout => \cpu0|decoder0|Mux0~12_combout\);

-- Location: LCCOMB_X29_Y23_N22
\cpu0|alu0|control0|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|control0|Decoder0~2_combout\ = (!\cpu0|decoder0|Mux1~0_combout\ & (!\cpu0|decoder0|Mux0~12_combout\ & (!\cpu0|decoder0|Mux1~1_combout\ & \cpu0|decoder0|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Mux1~0_combout\,
	datab => \cpu0|decoder0|Mux0~12_combout\,
	datac => \cpu0|decoder0|Mux1~1_combout\,
	datad => \cpu0|decoder0|Mux2~1_combout\,
	combout => \cpu0|alu0|control0|Decoder0~2_combout\);

-- Location: LCCOMB_X29_Y22_N14
\cpu0|rf0|reg_7|Q[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_7|Q[3]~feeder_combout\ = \cpu0|rf0|reg_0|Q~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|reg_0|Q~4_combout\,
	combout => \cpu0|rf0|reg_7|Q[3]~feeder_combout\);

-- Location: LCCOMB_X28_Y25_N30
\cpu0|rf0|Decoder7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Decoder7~3_combout\ = (!\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(1) & (!\cpu0|pc0|PC\(4) & \cpu0|pc0|PC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(1),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(3),
	combout => \cpu0|rf0|Decoder7~3_combout\);

-- Location: LCCOMB_X28_Y25_N4
\cpu0|rf0|Decoder7~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Decoder7~47_combout\ = (!\cpu0|pc0|PC\(5) & (\cpu0|rf0|Decoder7~3_combout\ & (\cpu0|pc0|PC\(6) & !\cpu0|pc0|PC\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(5),
	datab => \cpu0|rf0|Decoder7~3_combout\,
	datac => \cpu0|pc0|PC\(6),
	datad => \cpu0|pc0|PC\(7),
	combout => \cpu0|rf0|Decoder7~47_combout\);

-- Location: LCCOMB_X28_Y25_N26
\cpu0|rf0|reg_7|Q[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_7|Q[1]~0_combout\ = (\RESET~combout\) # (\cpu0|rf0|Decoder7~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \cpu0|rf0|Decoder7~47_combout\,
	combout => \cpu0|rf0|reg_7|Q[1]~0_combout\);

-- Location: LCFF_X29_Y22_N15
\cpu0|rf0|reg_7|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_7|Q[3]~feeder_combout\,
	ena => \cpu0|rf0|reg_7|Q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_7|Q\(3));

-- Location: LCCOMB_X27_Y23_N22
\IRAM|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux9~1_combout\ = (\cpu0|pc0|PC\(3) & (((\cpu0|pc0|PC\(1) & !\cpu0|pc0|PC\(2))) # (!\cpu0|pc0|PC\(4)))) # (!\cpu0|pc0|PC\(3) & ((\cpu0|pc0|PC\(1) & (!\cpu0|pc0|PC\(2) & !\cpu0|pc0|PC\(4))) # (!\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(2) & 
-- \cpu0|pc0|PC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(1),
	datac => \cpu0|pc0|PC\(2),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux9~1_combout\);

-- Location: LCCOMB_X27_Y23_N16
\IRAM|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux9~2_combout\ = (\cpu0|pc0|PC\(6) & (!\cpu0|pc0|PC\(7) & (!\cpu0|pc0|PC\(5) & \IRAM|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \cpu0|pc0|PC\(7),
	datac => \cpu0|pc0|PC\(5),
	datad => \IRAM|Mux9~1_combout\,
	combout => \IRAM|Mux9~2_combout\);

-- Location: LCCOMB_X28_Y24_N28
\IRAM|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux9~3_combout\ = (!\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(4) & (\cpu0|pc0|PC\(2) $ (\cpu0|pc0|PC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux9~3_combout\);

-- Location: LCCOMB_X28_Y24_N24
\IRAM|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux9~4_combout\ = (\cpu0|pc0|PC\(3) & (((!\cpu0|pc0|PC\(1) & !\cpu0|pc0|PC\(2))) # (!\cpu0|pc0|PC\(4)))) # (!\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(4) $ (((\cpu0|pc0|PC\(1) & !\cpu0|pc0|PC\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(2),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux9~4_combout\);

-- Location: LCCOMB_X28_Y24_N18
\IRAM|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux9~5_combout\ = (\IRAM|Mux1~1_combout\ & (((\IRAM|Mux9~3_combout\ & \IRAM|Mux8~1_combout\)) # (!\IRAM|Mux9~4_combout\))) # (!\IRAM|Mux1~1_combout\ & (\IRAM|Mux9~3_combout\ & ((\IRAM|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~1_combout\,
	datab => \IRAM|Mux9~3_combout\,
	datac => \IRAM|Mux9~4_combout\,
	datad => \IRAM|Mux8~1_combout\,
	combout => \IRAM|Mux9~5_combout\);

-- Location: LCCOMB_X29_Y23_N10
\IRAM|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux9~6_combout\ = (\IRAM|Mux9~2_combout\) # ((\IRAM|Mux9~5_combout\) # ((\IRAM|Mux9~0_combout\ & \IRAM|Mux8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux9~0_combout\,
	datab => \IRAM|Mux9~2_combout\,
	datac => \IRAM|Mux8~2_combout\,
	datad => \IRAM|Mux9~5_combout\,
	combout => \IRAM|Mux9~6_combout\);

-- Location: LCCOMB_X29_Y23_N2
\cpu0|decoder0|SB[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|SB[0]~0_combout\ = (\IRAM|Mux9~6_combout\) # ((\IRAM|Mux0~6_combout\ & (!\IRAM|Mux1~8_combout\ & \IRAM|Mux2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux0~6_combout\,
	datab => \IRAM|Mux1~8_combout\,
	datac => \IRAM|Mux2~4_combout\,
	datad => \IRAM|Mux9~6_combout\,
	combout => \cpu0|decoder0|SB[0]~0_combout\);

-- Location: LCCOMB_X29_Y27_N4
\cpu0|rf0|reg_6|Q[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_6|Q[7]~6_combout\ = (\cpu0|pc0|PC\(6) & (!\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(5) & !\cpu0|pc0|PC\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(5),
	datad => \cpu0|pc0|PC\(7),
	combout => \cpu0|rf0|reg_6|Q[7]~6_combout\);

-- Location: LCCOMB_X29_Y25_N20
\cpu0|rf0|reg_6|Q[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_6|Q[7]~4_combout\ = (\cpu0|pc0|PC\(4) & ((\cpu0|rf0|reg_6|Q[7]~6_combout\))) # (!\cpu0|pc0|PC\(4) & (\cpu0|rf0|reg_6|Q[7]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_6|Q[7]~5_combout\,
	datab => \cpu0|pc0|PC\(4),
	datad => \cpu0|rf0|reg_6|Q[7]~6_combout\,
	combout => \cpu0|rf0|reg_6|Q[7]~4_combout\);

-- Location: LCCOMB_X29_Y25_N4
\cpu0|rf0|reg_6|Q[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_6|Q[7]~11_combout\ = (\RESET~combout\) # ((!\cpu0|pc0|PC\(1) & (!\cpu0|pc0|PC\(2) & \cpu0|rf0|reg_6|Q[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|rf0|reg_6|Q[7]~4_combout\,
	datad => \RESET~combout\,
	combout => \cpu0|rf0|reg_6|Q[7]~11_combout\);

-- Location: LCFF_X30_Y24_N29
\cpu0|rf0|reg_6|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~4_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_6|Q[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_6|Q\(3));

-- Location: LCCOMB_X30_Y24_N26
\cpu0|rf0|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux12~0_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|decoder0|SB[1]~1_combout\)))) # (!\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|decoder0|SB[1]~1_combout\ & (\cpu0|rf0|reg_6|Q\(3))) # (!\cpu0|decoder0|SB[1]~1_combout\ & 
-- ((\cpu0|rf0|reg_4|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[0]~0_combout\,
	datab => \cpu0|rf0|reg_6|Q\(3),
	datac => \cpu0|rf0|reg_4|Q\(3),
	datad => \cpu0|decoder0|SB[1]~1_combout\,
	combout => \cpu0|rf0|Mux12~0_combout\);

-- Location: LCCOMB_X29_Y22_N22
\cpu0|rf0|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux12~1_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|rf0|Mux12~0_combout\ & ((\cpu0|rf0|reg_7|Q\(3)))) # (!\cpu0|rf0|Mux12~0_combout\ & (\cpu0|rf0|reg_5|Q\(3))))) # (!\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|rf0|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_5|Q\(3),
	datab => \cpu0|rf0|reg_7|Q\(3),
	datac => \cpu0|decoder0|SB[0]~0_combout\,
	datad => \cpu0|rf0|Mux12~0_combout\,
	combout => \cpu0|rf0|Mux12~1_combout\);

-- Location: LCCOMB_X29_Y21_N0
\cpu0|rf0|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux12~4_combout\ = (\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux12~1_combout\))) # (!\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux12~3_combout\,
	datac => \cpu0|decoder0|SB[2]~2_combout\,
	datad => \cpu0|rf0|Mux12~1_combout\,
	combout => \cpu0|rf0|Mux12~4_combout\);

-- Location: LCCOMB_X30_Y23_N12
\cpu0|alu0|muxBneg0|Out[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|muxBneg0|Out[3]~4_combout\ = \cpu0|alu0|control0|Decoder0~2_combout\ $ (((\cpu0|decoder0|WideOr7~0_combout\ & (\cpu0|imm_mux0|new_Data_B[3]~9_combout\)) # (!\cpu0|decoder0|WideOr7~0_combout\ & ((\cpu0|rf0|Mux12~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|imm_mux0|new_Data_B[3]~9_combout\,
	datab => \cpu0|decoder0|WideOr7~0_combout\,
	datac => \cpu0|alu0|control0|Decoder0~2_combout\,
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \cpu0|alu0|muxBneg0|Out[3]~4_combout\);

-- Location: LCCOMB_X28_Y25_N2
\cpu0|rf0|Decoder7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Decoder7~18_combout\ = (!\cpu0|pc0|PC\(2) & (!\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(4) & !\cpu0|pc0|PC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(1),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(3),
	combout => \cpu0|rf0|Decoder7~18_combout\);

-- Location: LCCOMB_X28_Y25_N8
\cpu0|rf0|Decoder7~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Decoder7~48_combout\ = (\cpu0|pc0|PC\(5) & (!\cpu0|pc0|PC\(6) & (\cpu0|rf0|Decoder7~18_combout\ & !\cpu0|pc0|PC\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(5),
	datab => \cpu0|pc0|PC\(6),
	datac => \cpu0|rf0|Decoder7~18_combout\,
	datad => \cpu0|pc0|PC\(7),
	combout => \cpu0|rf0|Decoder7~48_combout\);

-- Location: LCCOMB_X30_Y22_N14
\cpu0|rf0|reg_2|Q[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_2|Q[3]~0_combout\ = (\cpu0|rf0|Decoder7~48_combout\) # (\RESET~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|rf0|Decoder7~48_combout\,
	datad => \RESET~combout\,
	combout => \cpu0|rf0|reg_2|Q[3]~0_combout\);

-- Location: LCFF_X28_Y21_N25
\cpu0|rf0|reg_2|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~2_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_2|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_2|Q\(1));

-- Location: LCCOMB_X29_Y25_N14
\cpu0|rf0|reg_1|Q[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_1|Q[3]~11_combout\ = (\RESET~combout\) # ((\cpu0|rf0|reg_1|Q[3]~4_combout\ & (!\cpu0|pc0|PC\(2) & \cpu0|pc0|PC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_1|Q[3]~4_combout\,
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(1),
	datad => \RESET~combout\,
	combout => \cpu0|rf0|reg_1|Q[3]~11_combout\);

-- Location: LCFF_X29_Y25_N1
\cpu0|rf0|reg_1|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_0|Q~2_combout\,
	ena => \cpu0|rf0|reg_1|Q[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_1|Q\(1));

-- Location: LCCOMB_X28_Y25_N6
\cpu0|rf0|Decoder7~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Decoder7~33_combout\ = (\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(1) & (!\cpu0|pc0|PC\(4) & \cpu0|pc0|PC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(1),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(3),
	combout => \cpu0|rf0|Decoder7~33_combout\);

-- Location: LCCOMB_X28_Y25_N28
\cpu0|rf0|Decoder7~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Decoder7~49_combout\ = (!\cpu0|pc0|PC\(5) & (!\cpu0|pc0|PC\(6) & (\cpu0|pc0|PC\(7) & \cpu0|rf0|Decoder7~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(5),
	datab => \cpu0|pc0|PC\(6),
	datac => \cpu0|pc0|PC\(7),
	datad => \cpu0|rf0|Decoder7~33_combout\,
	combout => \cpu0|rf0|Decoder7~49_combout\);

-- Location: LCCOMB_X30_Y25_N16
\cpu0|rf0|reg_0|Q[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_0|Q[1]~1_combout\ = (\RESET~combout\) # (\cpu0|rf0|Decoder7~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \cpu0|rf0|Decoder7~49_combout\,
	combout => \cpu0|rf0|reg_0|Q[1]~1_combout\);

-- Location: LCFF_X29_Y25_N27
\cpu0|rf0|reg_0|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~2_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_0|Q[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_0|Q\(1));

-- Location: LCCOMB_X29_Y25_N26
\cpu0|rf0|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux14~2_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|rf0|reg_1|Q\(1)) # ((\cpu0|decoder0|SB[1]~1_combout\)))) # (!\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|rf0|reg_0|Q\(1) & !\cpu0|decoder0|SB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[0]~0_combout\,
	datab => \cpu0|rf0|reg_1|Q\(1),
	datac => \cpu0|rf0|reg_0|Q\(1),
	datad => \cpu0|decoder0|SB[1]~1_combout\,
	combout => \cpu0|rf0|Mux14~2_combout\);

-- Location: LCCOMB_X28_Y21_N24
\cpu0|rf0|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux14~3_combout\ = (\cpu0|decoder0|SB[1]~1_combout\ & ((\cpu0|rf0|Mux14~2_combout\ & (\cpu0|rf0|reg_3|Q\(1))) # (!\cpu0|rf0|Mux14~2_combout\ & ((\cpu0|rf0|reg_2|Q\(1)))))) # (!\cpu0|decoder0|SB[1]~1_combout\ & (((\cpu0|rf0|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[1]~1_combout\,
	datab => \cpu0|rf0|reg_3|Q\(1),
	datac => \cpu0|rf0|reg_2|Q\(1),
	datad => \cpu0|rf0|Mux14~2_combout\,
	combout => \cpu0|rf0|Mux14~3_combout\);

-- Location: LCCOMB_X29_Y22_N28
\cpu0|rf0|reg_7|Q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_7|Q[1]~feeder_combout\ = \cpu0|rf0|reg_0|Q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|reg_0|Q~2_combout\,
	combout => \cpu0|rf0|reg_7|Q[1]~feeder_combout\);

-- Location: LCFF_X29_Y22_N29
\cpu0|rf0|reg_7|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_7|Q[1]~feeder_combout\,
	ena => \cpu0|rf0|reg_7|Q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_7|Q\(1));

-- Location: LCFF_X30_Y24_N1
\cpu0|rf0|reg_6|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~2_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_6|Q[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_6|Q\(1));

-- Location: LCCOMB_X29_Y27_N2
\cpu0|rf0|reg_4|Q[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_4|Q[2]~6_combout\ = (\cpu0|pc0|PC\(2) & ((\cpu0|pc0|PC\(4)))) # (!\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(6) & !\cpu0|pc0|PC\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \cpu0|pc0|PC\(2),
	datad => \cpu0|pc0|PC\(4),
	combout => \cpu0|rf0|reg_4|Q[2]~6_combout\);

-- Location: LCCOMB_X29_Y27_N0
\cpu0|rf0|reg_4|Q[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_4|Q[2]~3_combout\ = (\cpu0|pc0|PC\(1) & (!\cpu0|pc0|PC\(3) & \cpu0|rf0|reg_4|Q[2]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(3),
	datad => \cpu0|rf0|reg_4|Q[2]~6_combout\,
	combout => \cpu0|rf0|reg_4|Q[2]~3_combout\);

-- Location: LCCOMB_X29_Y27_N24
\cpu0|rf0|reg_4|Q[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_4|Q[2]~13_combout\ = (\RESET~combout\) # ((\cpu0|pc0|PC\(5) & (\cpu0|rf0|reg_4|Q[2]~3_combout\ & !\cpu0|pc0|PC\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(5),
	datab => \cpu0|rf0|reg_4|Q[2]~3_combout\,
	datac => \RESET~combout\,
	datad => \cpu0|pc0|PC\(7),
	combout => \cpu0|rf0|reg_4|Q[2]~13_combout\);

-- Location: LCFF_X30_Y24_N23
\cpu0|rf0|reg_4|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~2_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_4|Q[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_4|Q\(1));

-- Location: LCCOMB_X30_Y24_N22
\cpu0|rf0|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux14~0_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|decoder0|SB[1]~1_combout\)))) # (!\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|decoder0|SB[1]~1_combout\ & (\cpu0|rf0|reg_6|Q\(1))) # (!\cpu0|decoder0|SB[1]~1_combout\ & 
-- ((\cpu0|rf0|reg_4|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[0]~0_combout\,
	datab => \cpu0|rf0|reg_6|Q\(1),
	datac => \cpu0|rf0|reg_4|Q\(1),
	datad => \cpu0|decoder0|SB[1]~1_combout\,
	combout => \cpu0|rf0|Mux14~0_combout\);

-- Location: LCCOMB_X29_Y22_N20
\cpu0|rf0|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux14~1_combout\ = (\cpu0|rf0|Mux14~0_combout\ & (((\cpu0|rf0|reg_7|Q\(1)) # (!\cpu0|decoder0|SB[0]~0_combout\)))) # (!\cpu0|rf0|Mux14~0_combout\ & (\cpu0|rf0|reg_5|Q\(1) & ((\cpu0|decoder0|SB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_5|Q\(1),
	datab => \cpu0|rf0|reg_7|Q\(1),
	datac => \cpu0|rf0|Mux14~0_combout\,
	datad => \cpu0|decoder0|SB[0]~0_combout\,
	combout => \cpu0|rf0|Mux14~1_combout\);

-- Location: LCCOMB_X28_Y21_N16
\cpu0|rf0|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux14~4_combout\ = (\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux14~1_combout\))) # (!\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux14~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[2]~2_combout\,
	datac => \cpu0|rf0|Mux14~3_combout\,
	datad => \cpu0|rf0|Mux14~1_combout\,
	combout => \cpu0|rf0|Mux14~4_combout\);

-- Location: LCCOMB_X30_Y20_N28
\cpu0|alu0|adder0|inst0|Sum~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~30_combout\ = (\cpu0|decoder0|WideOr7~0_combout\ & (\cpu0|imm_mux0|new_Data_B[1]~16_combout\)) # (!\cpu0|decoder0|WideOr7~0_combout\ & ((\cpu0|rf0|Mux14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|imm_mux0|new_Data_B[1]~16_combout\,
	datac => \cpu0|rf0|Mux14~4_combout\,
	datad => \cpu0|decoder0|WideOr7~0_combout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~30_combout\);

-- Location: LCCOMB_X30_Y20_N14
\cpu0|alu0|adder0|inst0|Sum~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~31_combout\ = (\cpu0|alu0|mux_out0|Equal1~2_combout\) # ((\cpu0|alu0|mux_out0|Y[1]~17_combout\ & (\cpu0|rf0|Mux6~4_combout\ & \cpu0|alu0|adder0|inst0|Sum~30_combout\)) # (!\cpu0|alu0|mux_out0|Y[1]~17_combout\ & 
-- ((\cpu0|rf0|Mux6~4_combout\) # (\cpu0|alu0|adder0|inst0|Sum~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[1]~17_combout\,
	datab => \cpu0|rf0|Mux6~4_combout\,
	datac => \cpu0|alu0|mux_out0|Equal1~2_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~30_combout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~31_combout\);

-- Location: LCCOMB_X31_Y20_N0
\cpu0|alu0|adder0|inst0|Sum~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~3_cout\ = CARRY(\cpu0|alu0|control0|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|control0|Decoder0~2_combout\,
	datad => VCC,
	cout => \cpu0|alu0|adder0|inst0|Sum~3_cout\);

-- Location: LCCOMB_X31_Y20_N2
\cpu0|alu0|adder0|inst0|Sum~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~4_combout\ = (\cpu0|alu0|muxBneg0|Out[0]~0_combout\ & ((\cpu0|rf0|Mux7~4_combout\ & (\cpu0|alu0|adder0|inst0|Sum~3_cout\ & VCC)) # (!\cpu0|rf0|Mux7~4_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~3_cout\)))) # 
-- (!\cpu0|alu0|muxBneg0|Out[0]~0_combout\ & ((\cpu0|rf0|Mux7~4_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~3_cout\)) # (!\cpu0|rf0|Mux7~4_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~3_cout\) # (GND)))))
-- \cpu0|alu0|adder0|inst0|Sum~5\ = CARRY((\cpu0|alu0|muxBneg0|Out[0]~0_combout\ & (!\cpu0|rf0|Mux7~4_combout\ & !\cpu0|alu0|adder0|inst0|Sum~3_cout\)) # (!\cpu0|alu0|muxBneg0|Out[0]~0_combout\ & ((!\cpu0|alu0|adder0|inst0|Sum~3_cout\) # 
-- (!\cpu0|rf0|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|muxBneg0|Out[0]~0_combout\,
	datab => \cpu0|rf0|Mux7~4_combout\,
	datad => VCC,
	cin => \cpu0|alu0|adder0|inst0|Sum~3_cout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~4_combout\,
	cout => \cpu0|alu0|adder0|inst0|Sum~5\);

-- Location: LCCOMB_X31_Y20_N4
\cpu0|alu0|adder0|inst0|Sum~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~6_combout\ = ((\cpu0|alu0|muxBneg0|Out[1]~6_combout\ $ (\cpu0|rf0|Mux6~4_combout\ $ (!\cpu0|alu0|adder0|inst0|Sum~5\)))) # (GND)
-- \cpu0|alu0|adder0|inst0|Sum~7\ = CARRY((\cpu0|alu0|muxBneg0|Out[1]~6_combout\ & ((\cpu0|rf0|Mux6~4_combout\) # (!\cpu0|alu0|adder0|inst0|Sum~5\))) # (!\cpu0|alu0|muxBneg0|Out[1]~6_combout\ & (\cpu0|rf0|Mux6~4_combout\ & !\cpu0|alu0|adder0|inst0|Sum~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|muxBneg0|Out[1]~6_combout\,
	datab => \cpu0|rf0|Mux6~4_combout\,
	datad => VCC,
	cin => \cpu0|alu0|adder0|inst0|Sum~5\,
	combout => \cpu0|alu0|adder0|inst0|Sum~6_combout\,
	cout => \cpu0|alu0|adder0|inst0|Sum~7\);

-- Location: LCCOMB_X30_Y20_N10
\cpu0|alu0|adder0|inst0|Sum~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~33_combout\ = (\cpu0|alu0|mux_out0|Equal0~2_combout\ & (\cpu0|alu0|adder0|inst0|Sum~32_combout\ & (\cpu0|alu0|adder0|inst0|Sum~31_combout\))) # (!\cpu0|alu0|mux_out0|Equal0~2_combout\ & 
-- (((\cpu0|alu0|adder0|inst0|Sum~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~32_combout\,
	datab => \cpu0|alu0|mux_out0|Equal0~2_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~31_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~6_combout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~33_combout\);

-- Location: LCCOMB_X30_Y23_N2
\cpu0|decoder0|Decoder4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Decoder4~0_combout\ = (\IRAM|Mux1~8_combout\ & (!\IRAM|Mux0~6_combout\ & (!\IRAM|Mux2~4_combout\ & !\IRAM|Mux3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~8_combout\,
	datab => \IRAM|Mux0~6_combout\,
	datac => \IRAM|Mux2~4_combout\,
	datad => \IRAM|Mux3~6_combout\,
	combout => \cpu0|decoder0|Decoder4~0_combout\);

-- Location: LCFF_X29_Y22_N19
\cpu0|rf0|reg_7|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~8_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_7|Q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_7|Q\(6));

-- Location: LCCOMB_X31_Y22_N2
\cpu0|rf0|reg_5|Q[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_5|Q[2]~0_combout\ = (\cpu0|rf0|Decoder7~45_combout\) # (\RESET~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Decoder7~45_combout\,
	datad => \RESET~combout\,
	combout => \cpu0|rf0|reg_5|Q[2]~0_combout\);

-- Location: LCFF_X27_Y22_N1
\cpu0|rf0|reg_5|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~8_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_5|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_5|Q\(6));

-- Location: LCCOMB_X28_Y22_N30
\cpu0|rf0|reg_6|Q[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_6|Q[6]~feeder_combout\ = \cpu0|rf0|reg_0|Q~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|reg_0|Q~8_combout\,
	combout => \cpu0|rf0|reg_6|Q[6]~feeder_combout\);

-- Location: LCFF_X28_Y22_N31
\cpu0|rf0|reg_6|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_6|Q[6]~feeder_combout\,
	ena => \cpu0|rf0|reg_6|Q[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_6|Q\(6));

-- Location: LCCOMB_X28_Y22_N28
\cpu0|rf0|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux9~0_combout\ = (\cpu0|decoder0|SB[1]~1_combout\ & (((\cpu0|rf0|reg_6|Q\(6)) # (\cpu0|decoder0|SB[0]~0_combout\)))) # (!\cpu0|decoder0|SB[1]~1_combout\ & (\cpu0|rf0|reg_4|Q\(6) & ((!\cpu0|decoder0|SB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_4|Q\(6),
	datab => \cpu0|rf0|reg_6|Q\(6),
	datac => \cpu0|decoder0|SB[1]~1_combout\,
	datad => \cpu0|decoder0|SB[0]~0_combout\,
	combout => \cpu0|rf0|Mux9~0_combout\);

-- Location: LCCOMB_X29_Y22_N24
\cpu0|rf0|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux9~1_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|rf0|Mux9~0_combout\ & (\cpu0|rf0|reg_7|Q\(6))) # (!\cpu0|rf0|Mux9~0_combout\ & ((\cpu0|rf0|reg_5|Q\(6)))))) # (!\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|rf0|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[0]~0_combout\,
	datab => \cpu0|rf0|reg_7|Q\(6),
	datac => \cpu0|rf0|reg_5|Q\(6),
	datad => \cpu0|rf0|Mux9~0_combout\,
	combout => \cpu0|rf0|Mux9~1_combout\);

-- Location: LCFF_X29_Y25_N29
\cpu0|rf0|reg_0|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~8_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_0|Q[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_0|Q\(6));

-- Location: LCCOMB_X30_Y22_N22
\cpu0|rf0|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux9~2_combout\ = (\cpu0|decoder0|SB[1]~1_combout\ & (((\cpu0|decoder0|SB[0]~0_combout\)))) # (!\cpu0|decoder0|SB[1]~1_combout\ & ((\cpu0|decoder0|SB[0]~0_combout\ & (\cpu0|rf0|reg_1|Q\(6))) # (!\cpu0|decoder0|SB[0]~0_combout\ & 
-- ((\cpu0|rf0|reg_0|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_1|Q\(6),
	datab => \cpu0|rf0|reg_0|Q\(6),
	datac => \cpu0|decoder0|SB[1]~1_combout\,
	datad => \cpu0|decoder0|SB[0]~0_combout\,
	combout => \cpu0|rf0|Mux9~2_combout\);

-- Location: LCCOMB_X30_Y22_N30
\cpu0|rf0|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux9~3_combout\ = (\cpu0|decoder0|SB[1]~1_combout\ & ((\cpu0|rf0|Mux9~2_combout\ & (\cpu0|rf0|reg_3|Q\(6))) # (!\cpu0|rf0|Mux9~2_combout\ & ((\cpu0|rf0|reg_2|Q\(6)))))) # (!\cpu0|decoder0|SB[1]~1_combout\ & (((\cpu0|rf0|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_3|Q\(6),
	datab => \cpu0|decoder0|SB[1]~1_combout\,
	datac => \cpu0|rf0|reg_2|Q\(6),
	datad => \cpu0|rf0|Mux9~2_combout\,
	combout => \cpu0|rf0|Mux9~3_combout\);

-- Location: LCCOMB_X29_Y22_N2
\cpu0|rf0|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux9~4_combout\ = (\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux9~1_combout\)) # (!\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|decoder0|SB[2]~2_combout\,
	datac => \cpu0|rf0|Mux9~1_combout\,
	datad => \cpu0|rf0|Mux9~3_combout\,
	combout => \cpu0|rf0|Mux9~4_combout\);

-- Location: LCCOMB_X30_Y23_N28
\cpu0|decoder0|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Selector4~2_combout\ = (\IRAM|Mux0~6_combout\ & (((\IRAM|Mux1~8_combout\) # (!\IRAM|Mux2~4_combout\)))) # (!\IRAM|Mux0~6_combout\ & (\IRAM|Mux10~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux10~5_combout\,
	datab => \IRAM|Mux2~4_combout\,
	datac => \IRAM|Mux1~8_combout\,
	datad => \IRAM|Mux0~6_combout\,
	combout => \cpu0|decoder0|Selector4~2_combout\);

-- Location: LCCOMB_X30_Y23_N18
\cpu0|decoder0|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Selector4~1_combout\ = (!\IRAM|Mux1~8_combout\ & (!\IRAM|Mux0~6_combout\ & ((\IRAM|Mux3~6_combout\) # (!\IRAM|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux3~6_combout\,
	datab => \IRAM|Mux2~4_combout\,
	datac => \IRAM|Mux1~8_combout\,
	datad => \IRAM|Mux0~6_combout\,
	combout => \cpu0|decoder0|Selector4~1_combout\);

-- Location: LCCOMB_X30_Y23_N6
\cpu0|imm_mux0|new_Data_B[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|imm_mux0|new_Data_B[5]~5_combout\ = (\cpu0|decoder0|WideOr7~0_combout\ & ((\cpu0|decoder0|Selector4~2_combout\) # (\cpu0|decoder0|Selector4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|decoder0|Selector4~2_combout\,
	datac => \cpu0|decoder0|WideOr7~0_combout\,
	datad => \cpu0|decoder0|Selector4~1_combout\,
	combout => \cpu0|imm_mux0|new_Data_B[5]~5_combout\);

-- Location: LCCOMB_X30_Y23_N0
\cpu0|imm_mux0|new_Data_B[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|imm_mux0|new_Data_B[7]~6_combout\ = (\cpu0|imm_mux0|new_Data_B[5]~5_combout\ & ((\IRAM|Mux1~8_combout\ & ((\IRAM|Mux0~6_combout\) # (!\IRAM|Mux2~4_combout\))) # (!\IRAM|Mux1~8_combout\ & ((\IRAM|Mux2~4_combout\) # (!\IRAM|Mux0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~8_combout\,
	datab => \IRAM|Mux0~6_combout\,
	datac => \IRAM|Mux2~4_combout\,
	datad => \cpu0|imm_mux0|new_Data_B[5]~5_combout\,
	combout => \cpu0|imm_mux0|new_Data_B[7]~6_combout\);

-- Location: LCCOMB_X30_Y23_N26
\cpu0|alu0|mux_out0|Y[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[6]~6_combout\ = (\cpu0|imm_mux0|new_Data_B[7]~6_combout\) # ((!\cpu0|decoder0|WideOr7~0_combout\ & \cpu0|rf0|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|decoder0|WideOr7~0_combout\,
	datac => \cpu0|rf0|Mux9~4_combout\,
	datad => \cpu0|imm_mux0|new_Data_B[7]~6_combout\,
	combout => \cpu0|alu0|mux_out0|Y[6]~6_combout\);

-- Location: LCCOMB_X28_Y24_N8
\IRAM|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux5~5_combout\ = (\cpu0|pc0|PC\(6) & (!\cpu0|pc0|PC\(7) & !\cpu0|pc0|PC\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|pc0|PC\(6),
	datac => \cpu0|pc0|PC\(7),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux5~5_combout\);

-- Location: LCCOMB_X28_Y24_N2
\IRAM|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux5~6_combout\ = (\cpu0|pc0|PC\(2) & ((\cpu0|pc0|PC\(5) & ((\cpu0|pc0|PC\(3)))) # (!\cpu0|pc0|PC\(5) & ((\cpu0|pc0|PC\(1)) # (!\cpu0|pc0|PC\(3)))))) # (!\cpu0|pc0|PC\(2) & ((\cpu0|pc0|PC\(1)) # ((\cpu0|pc0|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(1),
	datac => \cpu0|pc0|PC\(5),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux5~6_combout\);

-- Location: LCCOMB_X28_Y24_N4
\IRAM|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux5~7_combout\ = (\IRAM|Mux5~3_combout\ & ((\IRAM|Mux5~4_combout\) # ((\IRAM|Mux5~5_combout\ & !\IRAM|Mux5~6_combout\)))) # (!\IRAM|Mux5~3_combout\ & (\IRAM|Mux5~5_combout\ & ((!\IRAM|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux5~3_combout\,
	datab => \IRAM|Mux5~5_combout\,
	datac => \IRAM|Mux5~4_combout\,
	datad => \IRAM|Mux5~6_combout\,
	combout => \IRAM|Mux5~7_combout\);

-- Location: LCCOMB_X28_Y25_N16
\IRAM|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux8~0_combout\ = (\cpu0|pc0|PC\(7) & (!\cpu0|pc0|PC\(6) & (!\cpu0|pc0|PC\(5) & !\cpu0|pc0|PC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(7),
	datab => \cpu0|pc0|PC\(6),
	datac => \cpu0|pc0|PC\(5),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux8~0_combout\);

-- Location: LCCOMB_X29_Y26_N8
\IRAM|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux9~0_combout\ = (\cpu0|pc0|PC\(3) & !\cpu0|pc0|PC\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu0|pc0|PC\(3),
	datad => \cpu0|pc0|PC\(2),
	combout => \IRAM|Mux9~0_combout\);

-- Location: LCCOMB_X28_Y24_N22
\IRAM|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux5~8_combout\ = (\IRAM|Mux5~2_combout\) # ((\IRAM|Mux5~7_combout\) # ((\IRAM|Mux8~0_combout\ & \IRAM|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux5~2_combout\,
	datab => \IRAM|Mux5~7_combout\,
	datac => \IRAM|Mux8~0_combout\,
	datad => \IRAM|Mux9~0_combout\,
	combout => \IRAM|Mux5~8_combout\);

-- Location: LCCOMB_X30_Y19_N20
\cpu0|alu0|control0|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|control0|Decoder0~3_combout\ = (\cpu0|decoder0|Mux0~12_combout\ & (!\cpu0|decoder0|Mux1~1_combout\ & (\cpu0|decoder0|Mux2~1_combout\ & !\cpu0|decoder0|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Mux0~12_combout\,
	datab => \cpu0|decoder0|Mux1~1_combout\,
	datac => \cpu0|decoder0|Mux2~1_combout\,
	datad => \cpu0|decoder0|Mux1~0_combout\,
	combout => \cpu0|alu0|control0|Decoder0~3_combout\);

-- Location: LCCOMB_X30_Y23_N24
\cpu0|imm_mux0|new_Data_B[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|imm_mux0|new_Data_B[0]~4_combout\ = (!\IRAM|Mux1~8_combout\ & (((!\IRAM|Mux0~6_combout\ & \IRAM|Mux3~6_combout\)) # (!\IRAM|Mux2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~8_combout\,
	datab => \IRAM|Mux0~6_combout\,
	datac => \IRAM|Mux2~4_combout\,
	datad => \IRAM|Mux3~6_combout\,
	combout => \cpu0|imm_mux0|new_Data_B[0]~4_combout\);

-- Location: LCCOMB_X30_Y23_N14
\cpu0|imm_mux0|new_Data_B[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|imm_mux0|new_Data_B[0]~15_combout\ = (\cpu0|imm_mux0|new_Data_B[0]~4_combout\) # ((\IRAM|Mux0~6_combout\ & (\IRAM|Mux1~8_combout\)) # (!\IRAM|Mux0~6_combout\ & ((\IRAM|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~8_combout\,
	datab => \IRAM|Mux0~6_combout\,
	datac => \cpu0|imm_mux0|new_Data_B[0]~4_combout\,
	datad => \IRAM|Mux15~6_combout\,
	combout => \cpu0|imm_mux0|new_Data_B[0]~15_combout\);

-- Location: LCFF_X30_Y24_N25
\cpu0|rf0|reg_6|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~0_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_6|Q[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_6|Q\(0));

-- Location: LCFF_X30_Y24_N3
\cpu0|rf0|reg_4|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~0_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_4|Q[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_4|Q\(0));

-- Location: LCCOMB_X30_Y24_N2
\cpu0|rf0|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux15~0_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|decoder0|SB[1]~1_combout\)))) # (!\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|decoder0|SB[1]~1_combout\ & (\cpu0|rf0|reg_6|Q\(0))) # (!\cpu0|decoder0|SB[1]~1_combout\ & 
-- ((\cpu0|rf0|reg_4|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[0]~0_combout\,
	datab => \cpu0|rf0|reg_6|Q\(0),
	datac => \cpu0|rf0|reg_4|Q\(0),
	datad => \cpu0|decoder0|SB[1]~1_combout\,
	combout => \cpu0|rf0|Mux15~0_combout\);

-- Location: LCCOMB_X29_Y24_N24
\cpu0|rf0|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux15~1_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|rf0|Mux15~0_combout\ & (\cpu0|rf0|reg_7|Q\(0))) # (!\cpu0|rf0|Mux15~0_combout\ & ((\cpu0|rf0|reg_5|Q\(0)))))) # (!\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|rf0|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_7|Q\(0),
	datab => \cpu0|rf0|reg_5|Q\(0),
	datac => \cpu0|decoder0|SB[0]~0_combout\,
	datad => \cpu0|rf0|Mux15~0_combout\,
	combout => \cpu0|rf0|Mux15~1_combout\);

-- Location: LCFF_X30_Y22_N25
\cpu0|rf0|reg_2|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~0_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_2|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_2|Q\(0));

-- Location: LCCOMB_X28_Y23_N10
\IRAM|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux1~6_combout\ = (\cpu0|pc0|PC\(5) & (\cpu0|pc0|PC\(4) & ((\cpu0|pc0|PC\(3)) # (!\cpu0|pc0|PC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux1~6_combout\);

-- Location: LCCOMB_X28_Y23_N12
\IRAM|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux1~7_combout\ = (!\cpu0|pc0|PC\(6) & \IRAM|Mux1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu0|pc0|PC\(6),
	datad => \IRAM|Mux1~6_combout\,
	combout => \IRAM|Mux1~7_combout\);

-- Location: LCCOMB_X27_Y25_N2
\IRAM|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux12~2_combout\ = (\cpu0|pc0|PC\(4)) # ((\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(3) $ (!\cpu0|pc0|PC\(1)))) # (!\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(3) & !\cpu0|pc0|PC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(1),
	combout => \IRAM|Mux12~2_combout\);

-- Location: LCCOMB_X27_Y25_N30
\IRAM|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux12~7_combout\ = (!\cpu0|pc0|PC\(6) & (!\cpu0|pc0|PC\(5) & (\cpu0|pc0|PC\(7) & !\IRAM|Mux12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(7),
	datad => \IRAM|Mux12~2_combout\,
	combout => \IRAM|Mux12~7_combout\);

-- Location: LCCOMB_X27_Y25_N18
\IRAM|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux12~6_combout\ = (\IRAM|Mux12~7_combout\) # ((!\cpu0|pc0|PC\(7) & ((\IRAM|Mux12~5_combout\) # (\IRAM|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux12~5_combout\,
	datab => \cpu0|pc0|PC\(7),
	datac => \IRAM|Mux1~7_combout\,
	datad => \IRAM|Mux12~7_combout\,
	combout => \IRAM|Mux12~6_combout\);

-- Location: LCCOMB_X30_Y26_N26
\cpu0|rf0|LOAD[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|LOAD[0]~0_combout\ = (\IRAM|Mux3~6_combout\ & (\IRAM|Mux1~8_combout\ & ((\cpu0|decoder0|Selector1~0_combout\) # (!\IRAM|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Selector1~0_combout\,
	datab => \IRAM|Mux3~6_combout\,
	datac => \IRAM|Mux1~8_combout\,
	datad => \IRAM|Mux0~6_combout\,
	combout => \cpu0|rf0|LOAD[0]~0_combout\);

-- Location: LCCOMB_X30_Y26_N28
\cpu0|decoder0|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Selector1~1_combout\ = (\cpu0|rf0|LOAD[0]~0_combout\) # ((\IRAM|Mux2~4_combout\ & (!\IRAM|Mux0~6_combout\ & !\IRAM|Mux3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux2~4_combout\,
	datab => \IRAM|Mux0~6_combout\,
	datac => \IRAM|Mux3~6_combout\,
	datad => \cpu0|rf0|LOAD[0]~0_combout\,
	combout => \cpu0|decoder0|Selector1~1_combout\);

-- Location: LCCOMB_X28_Y26_N28
\cpu0|decoder0|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Selector3~0_combout\ = ((\IRAM|Mux0~6_combout\ & ((\IRAM|Mux12~6_combout\))) # (!\IRAM|Mux0~6_combout\ & (\IRAM|Mux9~6_combout\))) # (!\cpu0|decoder0|Selector1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux9~6_combout\,
	datab => \IRAM|Mux12~6_combout\,
	datac => \IRAM|Mux0~6_combout\,
	datad => \cpu0|decoder0|Selector1~1_combout\,
	combout => \cpu0|decoder0|Selector3~0_combout\);

-- Location: LCCOMB_X28_Y26_N16
\cpu0|decoder0|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Selector1~2_combout\ = ((\IRAM|Mux0~6_combout\ & (\IRAM|Mux10~5_combout\)) # (!\IRAM|Mux0~6_combout\ & ((\IRAM|Mux7~4_combout\)))) # (!\cpu0|decoder0|Selector1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux10~5_combout\,
	datab => \IRAM|Mux7~4_combout\,
	datac => \IRAM|Mux0~6_combout\,
	datad => \cpu0|decoder0|Selector1~1_combout\,
	combout => \cpu0|decoder0|Selector1~2_combout\);

-- Location: LCCOMB_X28_Y26_N12
\cpu0|rf0|Decoder7~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Decoder7~46_combout\ = (\cpu0|decoder0|Selector2~0_combout\ & (\cpu0|decoder0|Selector3~0_combout\ & (!\cpu0|decoder0|Selector1~2_combout\ & \cpu0|decoder0|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Selector2~0_combout\,
	datab => \cpu0|decoder0|Selector3~0_combout\,
	datac => \cpu0|decoder0|Selector1~2_combout\,
	datad => \cpu0|decoder0|Selector1~1_combout\,
	combout => \cpu0|rf0|Decoder7~46_combout\);

-- Location: LCCOMB_X30_Y22_N6
\cpu0|rf0|reg_3|Q[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_3|Q[3]~0_combout\ = (\cpu0|rf0|Decoder7~46_combout\) # (\RESET~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|rf0|Decoder7~46_combout\,
	datad => \RESET~combout\,
	combout => \cpu0|rf0|reg_3|Q[3]~0_combout\);

-- Location: LCFF_X30_Y22_N27
\cpu0|rf0|reg_3|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~0_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_3|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_3|Q\(0));

-- Location: LCFF_X30_Y25_N17
\cpu0|rf0|reg_1|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~0_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_1|Q[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_1|Q\(0));

-- Location: LCCOMB_X30_Y25_N22
\cpu0|rf0|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux15~2_combout\ = (\cpu0|decoder0|SB[1]~1_combout\ & (((\cpu0|decoder0|SB[0]~0_combout\)))) # (!\cpu0|decoder0|SB[1]~1_combout\ & ((\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|rf0|reg_1|Q\(0)))) # (!\cpu0|decoder0|SB[0]~0_combout\ & 
-- (\cpu0|rf0|reg_0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_0|Q\(0),
	datab => \cpu0|rf0|reg_1|Q\(0),
	datac => \cpu0|decoder0|SB[1]~1_combout\,
	datad => \cpu0|decoder0|SB[0]~0_combout\,
	combout => \cpu0|rf0|Mux15~2_combout\);

-- Location: LCCOMB_X30_Y22_N26
\cpu0|rf0|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux15~3_combout\ = (\cpu0|decoder0|SB[1]~1_combout\ & ((\cpu0|rf0|Mux15~2_combout\ & ((\cpu0|rf0|reg_3|Q\(0)))) # (!\cpu0|rf0|Mux15~2_combout\ & (\cpu0|rf0|reg_2|Q\(0))))) # (!\cpu0|decoder0|SB[1]~1_combout\ & (((\cpu0|rf0|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[1]~1_combout\,
	datab => \cpu0|rf0|reg_2|Q\(0),
	datac => \cpu0|rf0|reg_3|Q\(0),
	datad => \cpu0|rf0|Mux15~2_combout\,
	combout => \cpu0|rf0|Mux15~3_combout\);

-- Location: LCCOMB_X31_Y20_N18
\cpu0|rf0|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux15~4_combout\ = (\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux15~1_combout\)) # (!\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux15~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[2]~2_combout\,
	datab => \cpu0|rf0|Mux15~1_combout\,
	datad => \cpu0|rf0|Mux15~3_combout\,
	combout => \cpu0|rf0|Mux15~4_combout\);

-- Location: LCCOMB_X31_Y20_N30
\cpu0|alu0|mux_out0|Y[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[0]~3_combout\ = (\cpu0|decoder0|WideOr7~0_combout\ & (\cpu0|imm_mux0|new_Data_B[0]~15_combout\)) # (!\cpu0|decoder0|WideOr7~0_combout\ & ((\cpu0|rf0|Mux15~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|WideOr7~0_combout\,
	datac => \cpu0|imm_mux0|new_Data_B[0]~15_combout\,
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \cpu0|alu0|mux_out0|Y[0]~3_combout\);

-- Location: LCCOMB_X30_Y19_N14
\cpu0|alu0|mux_out0|Y[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[0]~4_combout\ = (\cpu0|alu0|control0|Decoder0~3_combout\ & (((\cpu0|rf0|Mux7~4_combout\ & \cpu0|alu0|mux_out0|Y[0]~3_combout\)))) # (!\cpu0|alu0|control0|Decoder0~3_combout\ & (\cpu0|alu0|control0|OSEL[1]~2_combout\ & 
-- ((\cpu0|rf0|Mux7~4_combout\) # (\cpu0|alu0|mux_out0|Y[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|control0|OSEL[1]~2_combout\,
	datab => \cpu0|rf0|Mux7~4_combout\,
	datac => \cpu0|alu0|control0|Decoder0~3_combout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~3_combout\,
	combout => \cpu0|alu0|mux_out0|Y[0]~4_combout\);

-- Location: LCCOMB_X30_Y19_N26
\cpu0|decoder0|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Mux1~2_combout\ = (\cpu0|decoder0|Mux1~1_combout\) # (\cpu0|decoder0|Mux1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu0|decoder0|Mux1~1_combout\,
	datad => \cpu0|decoder0|Mux1~0_combout\,
	combout => \cpu0|decoder0|Mux1~2_combout\);

-- Location: LCCOMB_X30_Y19_N28
\cpu0|alu0|mux_out0|Y[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[0]~2_combout\ = (!\cpu0|decoder0|Mux0~12_combout\ & (\cpu0|decoder0|Mux1~2_combout\ & (\cpu0|alu0|mux_out0|Equal1~2_combout\ & \cpu0|rf0|Mux6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Mux0~12_combout\,
	datab => \cpu0|decoder0|Mux1~2_combout\,
	datac => \cpu0|alu0|mux_out0|Equal1~2_combout\,
	datad => \cpu0|rf0|Mux6~4_combout\,
	combout => \cpu0|alu0|mux_out0|Y[0]~2_combout\);

-- Location: LCCOMB_X30_Y19_N0
\cpu0|alu0|mux_out0|Y[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[0]~5_combout\ = (\cpu0|alu0|mux_out0|Y[0]~4_combout\) # ((\cpu0|alu0|mux_out0|Y[0]~2_combout\) # ((!\cpu0|alu0|mux_out0|Equal0~2_combout\ & \cpu0|alu0|adder0|inst0|Sum~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Equal0~2_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~4_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~4_combout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~2_combout\,
	combout => \cpu0|alu0|mux_out0|Y[0]~5_combout\);

-- Location: LCFF_X29_Y25_N31
\cpu0|rf0|reg_1|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~9_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_1|Q[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_1|Q\(7));

-- Location: LCCOMB_X29_Y25_N30
\cpu0|rf0|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux8~2_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|rf0|reg_1|Q\(7)) # (\cpu0|decoder0|SB[1]~1_combout\)))) # (!\cpu0|decoder0|SB[0]~0_combout\ & (\cpu0|rf0|reg_0|Q\(7) & ((!\cpu0|decoder0|SB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_0|Q\(7),
	datab => \cpu0|decoder0|SB[0]~0_combout\,
	datac => \cpu0|rf0|reg_1|Q\(7),
	datad => \cpu0|decoder0|SB[1]~1_combout\,
	combout => \cpu0|rf0|Mux8~2_combout\);

-- Location: LCCOMB_X29_Y25_N2
\cpu0|rf0|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux8~3_combout\ = (\cpu0|decoder0|SB[1]~1_combout\ & ((\cpu0|rf0|Mux8~2_combout\ & (\cpu0|rf0|reg_3|Q\(7))) # (!\cpu0|rf0|Mux8~2_combout\ & ((\cpu0|rf0|reg_2|Q\(7)))))) # (!\cpu0|decoder0|SB[1]~1_combout\ & (((\cpu0|rf0|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_3|Q\(7),
	datab => \cpu0|rf0|reg_2|Q\(7),
	datac => \cpu0|decoder0|SB[1]~1_combout\,
	datad => \cpu0|rf0|Mux8~2_combout\,
	combout => \cpu0|rf0|Mux8~3_combout\);

-- Location: LCFF_X28_Y25_N27
\cpu0|rf0|reg_7|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~9_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_7|Q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_7|Q\(7));

-- Location: LCFF_X29_Y24_N13
\cpu0|rf0|reg_5|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~9_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_5|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_5|Q\(7));

-- Location: LCFF_X29_Y27_N3
\cpu0|rf0|reg_4|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~9_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_4|Q[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_4|Q\(7));

-- Location: LCCOMB_X29_Y27_N28
\cpu0|rf0|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux8~0_combout\ = (\cpu0|decoder0|SB[1]~1_combout\ & ((\cpu0|rf0|reg_6|Q\(7)) # ((\cpu0|decoder0|SB[0]~0_combout\)))) # (!\cpu0|decoder0|SB[1]~1_combout\ & (((\cpu0|rf0|reg_4|Q\(7) & !\cpu0|decoder0|SB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_6|Q\(7),
	datab => \cpu0|rf0|reg_4|Q\(7),
	datac => \cpu0|decoder0|SB[1]~1_combout\,
	datad => \cpu0|decoder0|SB[0]~0_combout\,
	combout => \cpu0|rf0|Mux8~0_combout\);

-- Location: LCCOMB_X28_Y25_N0
\cpu0|rf0|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux8~1_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|rf0|Mux8~0_combout\ & (\cpu0|rf0|reg_7|Q\(7))) # (!\cpu0|rf0|Mux8~0_combout\ & ((\cpu0|rf0|reg_5|Q\(7)))))) # (!\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|rf0|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[0]~0_combout\,
	datab => \cpu0|rf0|reg_7|Q\(7),
	datac => \cpu0|rf0|reg_5|Q\(7),
	datad => \cpu0|rf0|Mux8~0_combout\,
	combout => \cpu0|rf0|Mux8~1_combout\);

-- Location: LCCOMB_X29_Y21_N10
\cpu0|rf0|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux8~4_combout\ = (\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux8~1_combout\))) # (!\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux8~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|decoder0|SB[2]~2_combout\,
	datac => \cpu0|rf0|Mux8~3_combout\,
	datad => \cpu0|rf0|Mux8~1_combout\,
	combout => \cpu0|rf0|Mux8~4_combout\);

-- Location: LCCOMB_X30_Y23_N16
\cpu0|alu0|muxBneg0|Out[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|muxBneg0|Out[7]~7_combout\ = \cpu0|alu0|control0|Decoder0~2_combout\ $ (((\cpu0|imm_mux0|new_Data_B[7]~6_combout\) # ((!\cpu0|decoder0|WideOr7~0_combout\ & \cpu0|rf0|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|control0|Decoder0~2_combout\,
	datab => \cpu0|imm_mux0|new_Data_B[7]~6_combout\,
	datac => \cpu0|decoder0|WideOr7~0_combout\,
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \cpu0|alu0|muxBneg0|Out[7]~7_combout\);

-- Location: LCCOMB_X30_Y23_N20
\cpu0|alu0|muxBneg0|Out[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|muxBneg0|Out[6]~1_combout\ = \cpu0|alu0|control0|Decoder0~2_combout\ $ (((\cpu0|imm_mux0|new_Data_B[7]~6_combout\) # ((!\cpu0|decoder0|WideOr7~0_combout\ & \cpu0|rf0|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|control0|Decoder0~2_combout\,
	datab => \cpu0|decoder0|WideOr7~0_combout\,
	datac => \cpu0|rf0|Mux9~4_combout\,
	datad => \cpu0|imm_mux0|new_Data_B[7]~6_combout\,
	combout => \cpu0|alu0|muxBneg0|Out[6]~1_combout\);

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOA(5),
	combout => \IOA~combout\(5));

-- Location: LCCOMB_X31_Y22_N30
\DRAM|Selector7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~5_combout\ = ((!\DRAM|Selector7~4_combout\) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\)) # (!\DRAM|Selector7~177_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~177_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datad => \DRAM|Selector7~4_combout\,
	combout => \DRAM|Selector7~5_combout\);

-- Location: LCCOMB_X27_Y22_N20
\DRAM|Selector7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~6_combout\ = (\DRAM|Selector7~5_combout\ & (\cpu0|alu0|adder0|inst0|Sum~18_combout\ & ((!\cpu0|alu0|mux_out0|Y[7]~12_combout\)))) # (!\DRAM|Selector7~5_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	datad => \DRAM|Selector7~5_combout\,
	combout => \DRAM|Selector7~6_combout\);

-- Location: LCCOMB_X25_Y24_N10
\DRAM|Selector2~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~124_combout\ = (\DRAM|Selector7~6_combout\ & ((\IOB~combout\(5)) # ((\DRAM|Selector7~5_combout\)))) # (!\DRAM|Selector7~6_combout\ & (((\IOA~combout\(5) & !\DRAM|Selector7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IOB~combout\(5),
	datab => \IOA~combout\(5),
	datac => \DRAM|Selector7~6_combout\,
	datad => \DRAM|Selector7~5_combout\,
	combout => \DRAM|Selector2~124_combout\);

-- Location: LCCOMB_X22_Y19_N26
\DRAM|mem[215][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[215][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[215][5]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N20
\DRAM|Decoder1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~14_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & \cpu0|alu0|mux_out0|Y[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datad => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	combout => \DRAM|Decoder1~14_combout\);

-- Location: LCCOMB_X30_Y20_N30
\cpu0|alu0|mux_out0|Y[1]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[1]~17_combout\ = (\cpu0|decoder0|Mux0~12_combout\ & (!\cpu0|decoder0|Mux1~0_combout\ & (!\cpu0|decoder0|Mux1~1_combout\ & \cpu0|decoder0|Mux2~1_combout\))) # (!\cpu0|decoder0|Mux0~12_combout\ & ((\cpu0|decoder0|Mux1~0_combout\) # 
-- ((\cpu0|decoder0|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Mux0~12_combout\,
	datab => \cpu0|decoder0|Mux1~0_combout\,
	datac => \cpu0|decoder0|Mux1~1_combout\,
	datad => \cpu0|decoder0|Mux2~1_combout\,
	combout => \cpu0|alu0|mux_out0|Y[1]~17_combout\);

-- Location: LCCOMB_X29_Y24_N2
\cpu0|rf0|reg_0|Q~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_0|Q~5_combout\ = (!\RESET~combout\ & ((\cpu0|decoder0|Decoder4~1_combout\) # (\cpu0|alu0|adder0|inst0|Sum~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \cpu0|decoder0|Decoder4~1_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \cpu0|rf0|reg_0|Q~5_combout\);

-- Location: LCCOMB_X25_Y21_N28
\DRAM|Decoder1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~30_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & !\cpu0|alu0|mux_out0|Y[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datad => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	combout => \DRAM|Decoder1~30_combout\);

-- Location: LCCOMB_X29_Y20_N22
\DRAM|Decoder1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~18_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~18_combout\ & (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & \cpu0|alu0|adder0|inst0|Sum~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Decoder1~18_combout\);

-- Location: LCCOMB_X38_Y24_N8
\DRAM|mem[107][0]~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[107][0]~200_combout\ = (\DRAM|Decoder1~30_combout\ & (\DRAM|Decoder1~18_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~30_combout\,
	datac => \DRAM|Decoder1~18_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[107][0]~200_combout\);

-- Location: LCFF_X37_Y16_N17
\DRAM|mem[107][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[107][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[107][4]~regout\);

-- Location: LCCOMB_X38_Y24_N30
\DRAM|mem[106][0]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[106][0]~189_combout\ = (\DRAM|Decoder1~27_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~27_combout\,
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~18_combout\,
	combout => \DRAM|mem[106][0]~189_combout\);

-- Location: LCFF_X37_Y17_N1
\DRAM|mem[106][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[106][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[106][4]~regout\);

-- Location: LCCOMB_X37_Y17_N0
\DRAM|Selector3~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~128_combout\ = (\DRAM|Selector3~127_combout\ & ((\DRAM|mem[107][4]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\DRAM|Selector3~127_combout\ & (((\DRAM|mem[106][4]~regout\ & \cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~127_combout\,
	datab => \DRAM|mem[107][4]~regout\,
	datac => \DRAM|mem[106][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~128_combout\);

-- Location: LCCOMB_X34_Y18_N14
\DRAM|Selector3~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~131_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~128_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|Selector3~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~130_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \DRAM|Selector3~128_combout\,
	combout => \DRAM|Selector3~131_combout\);

-- Location: LCCOMB_X25_Y21_N30
\DRAM|Decoder1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~31_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & \cpu0|alu0|adder0|inst0|Sum~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	combout => \DRAM|Decoder1~31_combout\);

-- Location: LCCOMB_X38_Y24_N10
\DRAM|mem[123][0]~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[123][0]~203_combout\ = (\DRAM|Decoder1~30_combout\ & (\DRAM|Decoder1~31_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~30_combout\,
	datac => \DRAM|Decoder1~31_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[123][0]~203_combout\);

-- Location: LCFF_X37_Y16_N19
\DRAM|mem[123][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[123][0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[123][4]~regout\);

-- Location: LCCOMB_X25_Y21_N2
\DRAM|Decoder1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~28_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & !\cpu0|alu0|mux_out0|Y[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datad => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	combout => \DRAM|Decoder1~28_combout\);

-- Location: LCCOMB_X38_Y16_N14
\DRAM|mem[121][0]~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[121][0]~195_combout\ = (\DRAM|Decoder1~28_combout\ & (\DRAM|Decoder1~31_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~28_combout\,
	datac => \DRAM|Decoder1~31_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[121][0]~195_combout\);

-- Location: LCFF_X38_Y16_N27
\DRAM|mem[121][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[121][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[121][4]~regout\);

-- Location: LCCOMB_X36_Y14_N2
\DRAM|mem[122][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[122][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[122][4]~feeder_combout\);

-- Location: LCCOMB_X34_Y21_N16
\DRAM|Decoder1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~27_combout\ = (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (!\cpu0|alu0|mux_out0|Y[7]~12_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & \cpu0|alu0|adder0|inst0|Sum~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Decoder1~27_combout\);

-- Location: LCCOMB_X38_Y24_N26
\DRAM|mem[122][0]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[122][0]~191_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~27_combout\ & \DRAM|Decoder1~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~27_combout\,
	datad => \DRAM|Decoder1~31_combout\,
	combout => \DRAM|mem[122][0]~191_combout\);

-- Location: LCFF_X36_Y14_N3
\DRAM|mem[122][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[122][4]~feeder_combout\,
	ena => \DRAM|mem[122][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[122][4]~regout\);

-- Location: LCCOMB_X34_Y21_N2
\DRAM|Decoder1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~29_combout\ = (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (!\cpu0|alu0|mux_out0|Y[7]~12_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & !\cpu0|alu0|adder0|inst0|Sum~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Decoder1~29_combout\);

-- Location: LCCOMB_X38_Y24_N6
\DRAM|mem[120][0]~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[120][0]~199_combout\ = (\DRAM|Decoder1~29_combout\ & (\DRAM|Decoder1~31_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~29_combout\,
	datac => \DRAM|Decoder1~31_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[120][0]~199_combout\);

-- Location: LCFF_X37_Y15_N25
\DRAM|mem[120][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[120][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[120][4]~regout\);

-- Location: LCCOMB_X37_Y15_N24
\DRAM|Selector3~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~132_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[122][4]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[120][4]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[122][4]~regout\,
	datac => \DRAM|mem[120][4]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector3~132_combout\);

-- Location: LCCOMB_X38_Y16_N26
\DRAM|Selector3~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~133_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~132_combout\ & (\DRAM|mem[123][4]~regout\)) # (!\DRAM|Selector3~132_combout\ & ((\DRAM|mem[121][4]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector3~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[123][4]~regout\,
	datac => \DRAM|mem[121][4]~regout\,
	datad => \DRAM|Selector3~132_combout\,
	combout => \DRAM|Selector3~133_combout\);

-- Location: LCCOMB_X25_Y21_N22
\DRAM|Decoder1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~17_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & \cpu0|alu0|adder0|inst0|Sum~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	combout => \DRAM|Decoder1~17_combout\);

-- Location: LCCOMB_X34_Y17_N26
\DRAM|mem[91][0]~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[91][0]~201_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~30_combout\ & \DRAM|Decoder1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~30_combout\,
	datad => \DRAM|Decoder1~17_combout\,
	combout => \DRAM|mem[91][0]~201_combout\);

-- Location: LCFF_X37_Y14_N25
\DRAM|mem[91][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[91][0]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[91][4]~regout\);

-- Location: LCCOMB_X34_Y17_N24
\DRAM|mem[89][0]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[89][0]~193_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~28_combout\ & \DRAM|Decoder1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~28_combout\,
	datad => \DRAM|Decoder1~17_combout\,
	combout => \DRAM|mem[89][0]~193_combout\);

-- Location: LCFF_X38_Y17_N1
\DRAM|mem[89][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[89][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[89][4]~regout\);

-- Location: LCCOMB_X36_Y14_N24
\DRAM|mem[90][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[90][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[90][4]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N22
\DRAM|mem[90][0]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[90][0]~188_combout\ = (\DRAM|Decoder1~27_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~27_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~17_combout\,
	combout => \DRAM|mem[90][0]~188_combout\);

-- Location: LCFF_X36_Y14_N25
\DRAM|mem[90][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[90][4]~feeder_combout\,
	ena => \DRAM|mem[90][0]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[90][4]~regout\);

-- Location: LCCOMB_X37_Y15_N30
\DRAM|mem[88][0]~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[88][0]~196_combout\ = (\DRAM|Decoder1~29_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~29_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~17_combout\,
	combout => \DRAM|mem[88][0]~196_combout\);

-- Location: LCFF_X37_Y15_N23
\DRAM|mem[88][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[88][0]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[88][4]~regout\);

-- Location: LCCOMB_X37_Y15_N22
\DRAM|Selector3~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~125_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[90][4]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[88][4]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[90][4]~regout\,
	datac => \DRAM|mem[88][4]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector3~125_combout\);

-- Location: LCCOMB_X38_Y17_N0
\DRAM|Selector3~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~126_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~125_combout\ & (\DRAM|mem[91][4]~regout\)) # (!\DRAM|Selector3~125_combout\ & ((\DRAM|mem[89][4]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector3~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[91][4]~regout\,
	datac => \DRAM|mem[89][4]~regout\,
	datad => \DRAM|Selector3~125_combout\,
	combout => \DRAM|Selector3~126_combout\);

-- Location: LCCOMB_X34_Y18_N16
\DRAM|Selector3~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~134_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector3~131_combout\ & (\DRAM|Selector3~133_combout\)) # (!\DRAM|Selector3~131_combout\ & ((\DRAM|Selector3~126_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|Selector3~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector3~131_combout\,
	datac => \DRAM|Selector3~133_combout\,
	datad => \DRAM|Selector3~126_combout\,
	combout => \DRAM|Selector3~134_combout\);

-- Location: LCCOMB_X35_Y16_N4
\DRAM|mem[83][0]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[83][0]~249_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~30_combout\ & \DRAM|Decoder1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~30_combout\,
	datad => \DRAM|Decoder1~16_combout\,
	combout => \DRAM|mem[83][0]~249_combout\);

-- Location: LCFF_X35_Y16_N17
\DRAM|mem[83][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[83][0]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[83][4]~regout\);

-- Location: LCCOMB_X35_Y17_N10
\DRAM|mem[82][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[82][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[82][4]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N18
\DRAM|mem[82][0]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[82][0]~240_combout\ = (\DRAM|Decoder1~16_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~16_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~27_combout\,
	combout => \DRAM|mem[82][0]~240_combout\);

-- Location: LCFF_X35_Y17_N11
\DRAM|mem[82][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[82][4]~feeder_combout\,
	ena => \DRAM|mem[82][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[82][4]~regout\);

-- Location: LCCOMB_X35_Y18_N28
\DRAM|mem[80][0]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[80][0]~244_combout\ = (\DRAM|Decoder1~29_combout\ & (\DRAM|Decoder1~16_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~29_combout\,
	datac => \DRAM|Decoder1~16_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[80][0]~244_combout\);

-- Location: LCFF_X35_Y15_N1
\DRAM|mem[80][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[80][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[80][4]~regout\);

-- Location: LCCOMB_X35_Y15_N0
\DRAM|Selector3~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~145_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[82][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[80][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[82][4]~regout\,
	datac => \DRAM|mem[80][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~145_combout\);

-- Location: LCCOMB_X35_Y16_N16
\DRAM|Selector3~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~146_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~145_combout\ & ((\DRAM|mem[83][4]~regout\))) # (!\DRAM|Selector3~145_combout\ & (\DRAM|mem[81][4]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector3~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[81][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[83][4]~regout\,
	datad => \DRAM|Selector3~145_combout\,
	combout => \DRAM|Selector3~146_combout\);

-- Location: LCFF_X36_Y15_N27
\DRAM|mem[115][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[115][0]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[115][4]~regout\);

-- Location: LCCOMB_X37_Y18_N28
\DRAM|Decoder1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~20_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & \cpu0|alu0|adder0|inst0|Sum~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	combout => \DRAM|Decoder1~20_combout\);

-- Location: LCCOMB_X28_Y14_N0
\DRAM|mem[112][0]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[112][0]~247_combout\ = (\DRAM|Decoder1~29_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~29_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~20_combout\,
	combout => \DRAM|mem[112][0]~247_combout\);

-- Location: LCFF_X36_Y19_N25
\DRAM|mem[112][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[112][0]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[112][4]~regout\);

-- Location: LCCOMB_X36_Y19_N24
\DRAM|Selector3~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~152_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[114][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[112][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[114][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[112][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~152_combout\);

-- Location: LCCOMB_X36_Y15_N26
\DRAM|Selector3~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~153_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~152_combout\ & ((\DRAM|mem[115][4]~regout\))) # (!\DRAM|Selector3~152_combout\ & (\DRAM|mem[113][4]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector3~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[113][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[115][4]~regout\,
	datad => \DRAM|Selector3~152_combout\,
	combout => \DRAM|Selector3~153_combout\);

-- Location: LCCOMB_X35_Y18_N0
\DRAM|Decoder1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~19_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~18_combout\ & \cpu0|alu0|adder0|inst0|Sum~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Decoder1~19_combout\);

-- Location: LCCOMB_X24_Y19_N30
\DRAM|mem[98][0]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[98][0]~241_combout\ = (\DRAM|Decoder1~27_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~27_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~19_combout\,
	combout => \DRAM|mem[98][0]~241_combout\);

-- Location: LCFF_X37_Y17_N3
\DRAM|mem[98][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[98][0]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[98][4]~regout\);

-- Location: LCCOMB_X38_Y19_N16
\DRAM|mem[97][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[97][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[97][4]~feeder_combout\);

-- Location: LCCOMB_X38_Y19_N6
\DRAM|mem[97][0]~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[97][0]~236_combout\ = (\DRAM|Decoder1~19_combout\ & (\DRAM|Decoder1~28_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~19_combout\,
	datac => \DRAM|Decoder1~28_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[97][0]~236_combout\);

-- Location: LCFF_X38_Y19_N17
\DRAM|mem[97][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[97][4]~feeder_combout\,
	ena => \DRAM|mem[97][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[97][4]~regout\);

-- Location: LCCOMB_X32_Y19_N30
\DRAM|mem[96][0]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[96][0]~245_combout\ = (\DRAM|Decoder1~29_combout\ & (\DRAM|Decoder1~19_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~29_combout\,
	datac => \DRAM|Decoder1~19_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[96][0]~245_combout\);

-- Location: LCFF_X32_Y19_N3
\DRAM|mem[96][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[96][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[96][4]~regout\);

-- Location: LCCOMB_X32_Y19_N2
\DRAM|Selector3~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~147_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[97][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[96][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[97][4]~regout\,
	datac => \DRAM|mem[96][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~147_combout\);

-- Location: LCCOMB_X37_Y17_N2
\DRAM|Selector3~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~148_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~147_combout\ & (\DRAM|mem[99][4]~regout\)) # (!\DRAM|Selector3~147_combout\ & ((\DRAM|mem[98][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector3~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[99][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[98][4]~regout\,
	datad => \DRAM|Selector3~147_combout\,
	combout => \DRAM|Selector3~148_combout\);

-- Location: LCCOMB_X35_Y16_N6
\DRAM|mem[67][0]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[67][0]~250_combout\ = (\DRAM|Decoder1~21_combout\ & (\DRAM|Decoder1~30_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~21_combout\,
	datac => \DRAM|Decoder1~30_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[67][0]~250_combout\);

-- Location: LCFF_X35_Y16_N11
\DRAM|mem[67][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[67][0]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[67][4]~regout\);

-- Location: LCCOMB_X35_Y18_N18
\DRAM|Decoder1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~21_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~18_combout\ & !\cpu0|alu0|adder0|inst0|Sum~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Decoder1~21_combout\);

-- Location: LCCOMB_X35_Y18_N30
\DRAM|mem[64][0]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[64][0]~246_combout\ = (\DRAM|Decoder1~21_combout\ & (\DRAM|Decoder1~29_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~21_combout\,
	datac => \DRAM|Decoder1~29_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[64][0]~246_combout\);

-- Location: LCFF_X35_Y18_N25
\DRAM|mem[64][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[64][0]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[64][4]~regout\);

-- Location: LCCOMB_X35_Y18_N24
\DRAM|Selector3~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~149_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[65][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[64][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[65][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[64][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~149_combout\);

-- Location: LCCOMB_X35_Y16_N10
\DRAM|Selector3~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~150_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~149_combout\ & ((\DRAM|mem[67][4]~regout\))) # (!\DRAM|Selector3~149_combout\ & (\DRAM|mem[66][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector3~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[66][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[67][4]~regout\,
	datad => \DRAM|Selector3~149_combout\,
	combout => \DRAM|Selector3~150_combout\);

-- Location: LCCOMB_X34_Y15_N28
\DRAM|Selector3~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~151_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~28_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|Selector3~148_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~150_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector3~148_combout\,
	datad => \DRAM|Selector3~150_combout\,
	combout => \DRAM|Selector3~151_combout\);

-- Location: LCCOMB_X34_Y15_N30
\DRAM|Selector3~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~154_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector3~151_combout\ & ((\DRAM|Selector3~153_combout\))) # (!\DRAM|Selector3~151_combout\ & (\DRAM|Selector3~146_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector3~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector3~146_combout\,
	datac => \DRAM|Selector3~153_combout\,
	datad => \DRAM|Selector3~151_combout\,
	combout => \DRAM|Selector3~154_combout\);

-- Location: LCCOMB_X24_Y16_N0
\DRAM|mem[85][0]~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[85][0]~221_combout\ = (\DRAM|Decoder1~23_combout\ & (\DRAM|Decoder1~16_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~23_combout\,
	datac => \DRAM|Decoder1~16_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[85][0]~221_combout\);

-- Location: LCFF_X23_Y18_N25
\DRAM|mem[85][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[85][0]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[85][4]~regout\);

-- Location: LCCOMB_X24_Y18_N2
\DRAM|mem[69][0]~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[69][0]~222_combout\ = (\DRAM|Decoder1~23_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~23_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~21_combout\,
	combout => \DRAM|mem[69][0]~222_combout\);

-- Location: LCFF_X23_Y18_N27
\DRAM|mem[69][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[69][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[69][4]~regout\);

-- Location: LCCOMB_X23_Y18_N26
\DRAM|Selector3~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~135_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[71][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[69][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[71][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[69][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~135_combout\);

-- Location: LCCOMB_X23_Y18_N24
\DRAM|Selector3~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~136_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector3~135_combout\ & (\DRAM|mem[87][4]~regout\)) # (!\DRAM|Selector3~135_combout\ & ((\DRAM|mem[85][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector3~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[87][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[85][4]~regout\,
	datad => \DRAM|Selector3~135_combout\,
	combout => \DRAM|Selector3~136_combout\);

-- Location: LCCOMB_X25_Y21_N0
\DRAM|Decoder1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~26_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & !\cpu0|alu0|mux_out0|Y[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datad => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	combout => \DRAM|Decoder1~26_combout\);

-- Location: LCCOMB_X40_Y19_N14
\DRAM|mem[119][0]~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[119][0]~235_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~26_combout\ & \DRAM|Decoder1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~26_combout\,
	datad => \DRAM|Decoder1~20_combout\,
	combout => \DRAM|mem[119][0]~235_combout\);

-- Location: LCFF_X40_Y19_N27
\DRAM|mem[119][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[119][0]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[119][4]~regout\);

-- Location: LCCOMB_X24_Y16_N2
\DRAM|mem[117][0]~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[117][0]~223_combout\ = (\DRAM|Decoder1~23_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~23_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~20_combout\,
	combout => \DRAM|mem[117][0]~223_combout\);

-- Location: LCFF_X23_Y19_N9
\DRAM|mem[117][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[117][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[117][4]~regout\);

-- Location: LCCOMB_X32_Y21_N10
\DRAM|Decoder1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~23_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (!\cpu0|alu0|mux_out0|Y[7]~12_combout\ & !\cpu0|alu0|adder0|inst0|Sum~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Decoder1~23_combout\);

-- Location: LCCOMB_X24_Y19_N14
\DRAM|mem[101][0]~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[101][0]~220_combout\ = (\DRAM|Decoder1~19_combout\ & (\DRAM|Decoder1~23_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~19_combout\,
	datac => \DRAM|Decoder1~23_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[101][0]~220_combout\);

-- Location: LCFF_X23_Y19_N3
\DRAM|mem[101][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[101][0]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[101][4]~regout\);

-- Location: LCCOMB_X23_Y19_N2
\DRAM|Selector3~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~142_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|mem[117][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[101][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[117][4]~regout\,
	datac => \DRAM|mem[101][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector3~142_combout\);

-- Location: LCCOMB_X40_Y19_N26
\DRAM|Selector3~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~143_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~142_combout\ & ((\DRAM|mem[119][4]~regout\))) # (!\DRAM|Selector3~142_combout\ & (\DRAM|mem[103][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector3~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[103][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[119][4]~regout\,
	datad => \DRAM|Selector3~142_combout\,
	combout => \DRAM|Selector3~143_combout\);

-- Location: LCCOMB_X27_Y18_N10
\DRAM|Selector3~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~144_combout\ = (\DRAM|Selector3~141_combout\ & (((\DRAM|Selector3~143_combout\)) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\))) # (!\DRAM|Selector3~141_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector3~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~141_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector3~136_combout\,
	datad => \DRAM|Selector3~143_combout\,
	combout => \DRAM|Selector3~144_combout\);

-- Location: LCCOMB_X27_Y18_N4
\DRAM|Selector3~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~155_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\) # ((\DRAM|Selector3~144_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (\DRAM|Selector3~154_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector3~154_combout\,
	datad => \DRAM|Selector3~144_combout\,
	combout => \DRAM|Selector3~155_combout\);

-- Location: LCCOMB_X34_Y18_N2
\DRAM|Selector3~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~166_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector3~155_combout\ & (\DRAM|Selector3~165_combout\)) # (!\DRAM|Selector3~155_combout\ & ((\DRAM|Selector3~134_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector3~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~165_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector3~134_combout\,
	datad => \DRAM|Selector3~155_combout\,
	combout => \DRAM|Selector3~166_combout\);

-- Location: LCCOMB_X27_Y22_N16
\DRAM|Decoder1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~6_combout\ = (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[7]~12_combout\ & \cpu0|alu0|adder0|inst0|Sum~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Decoder1~6_combout\);

-- Location: LCCOMB_X27_Y18_N26
\DRAM|mem[222][0]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[222][0]~68_combout\ = (\DRAM|Decoder1~17_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~17_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~6_combout\,
	combout => \DRAM|mem[222][0]~68_combout\);

-- Location: LCFF_X20_Y18_N19
\DRAM|mem[222][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[222][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[222][4]~regout\);

-- Location: LCCOMB_X23_Y17_N8
\DRAM|mem[223][0]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[223][0]~80_combout\ = (\DRAM|Decoder1~17_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~17_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~14_combout\,
	combout => \DRAM|mem[223][0]~80_combout\);

-- Location: LCFF_X22_Y18_N3
\DRAM|mem[223][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[223][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[223][4]~regout\);

-- Location: LCCOMB_X27_Y22_N18
\DRAM|Decoder1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~10_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[7]~12_combout\ & \cpu0|alu0|mux_out0|Y[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Decoder1~10_combout\);

-- Location: LCCOMB_X23_Y17_N0
\DRAM|mem[221][0]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[221][0]~72_combout\ = (\DRAM|Decoder1~17_combout\ & (\DRAM|Decoder1~10_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~17_combout\,
	datac => \DRAM|Decoder1~10_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[221][0]~72_combout\);

-- Location: LCFF_X22_Y20_N11
\DRAM|mem[221][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[221][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[221][4]~regout\);

-- Location: LCCOMB_X28_Y21_N18
\DRAM|Decoder1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~13_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & \cpu0|alu0|mux_out0|Y[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datad => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	combout => \DRAM|Decoder1~13_combout\);

-- Location: LCCOMB_X34_Y17_N2
\DRAM|mem[220][0]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[220][0]~76_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~13_combout\ & \DRAM|Decoder1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~13_combout\,
	datad => \DRAM|Decoder1~17_combout\,
	combout => \DRAM|mem[220][0]~76_combout\);

-- Location: LCFF_X21_Y17_N27
\DRAM|mem[220][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[220][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[220][4]~regout\);

-- Location: LCCOMB_X21_Y17_N26
\DRAM|Selector3~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~120_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[221][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[220][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[221][4]~regout\,
	datac => \DRAM|mem[220][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~120_combout\);

-- Location: LCCOMB_X22_Y18_N2
\DRAM|Selector3~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~121_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~120_combout\ & ((\DRAM|mem[223][4]~regout\))) # (!\DRAM|Selector3~120_combout\ & (\DRAM|mem[222][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector3~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[222][4]~regout\,
	datac => \DRAM|mem[223][4]~regout\,
	datad => \DRAM|Selector3~120_combout\,
	combout => \DRAM|Selector3~121_combout\);

-- Location: LCCOMB_X27_Y22_N6
\DRAM|Decoder1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~1_combout\ = (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[7]~12_combout\ & !\cpu0|alu0|adder0|inst0|Sum~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Decoder1~1_combout\);

-- Location: LCCOMB_X23_Y17_N26
\DRAM|mem[218][0]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[218][0]~66_combout\ = (\DRAM|Decoder1~1_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~1_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~17_combout\,
	combout => \DRAM|mem[218][0]~66_combout\);

-- Location: LCFF_X42_Y20_N25
\DRAM|mem[218][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[218][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[218][4]~regout\);

-- Location: LCCOMB_X27_Y22_N4
\DRAM|Decoder1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~11_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[7]~12_combout\ & \cpu0|alu0|mux_out0|Y[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Decoder1~11_combout\);

-- Location: LCCOMB_X23_Y17_N22
\DRAM|mem[217][0]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[217][0]~69_combout\ = (\DRAM|Decoder1~17_combout\ & (\DRAM|Decoder1~11_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~17_combout\,
	datac => \DRAM|Decoder1~11_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[217][0]~69_combout\);

-- Location: LCFF_X22_Y20_N25
\DRAM|mem[217][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[217][0]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[217][4]~regout\);

-- Location: LCCOMB_X27_Y22_N14
\DRAM|Decoder1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~12_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[7]~12_combout\ & !\cpu0|alu0|mux_out0|Y[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Decoder1~12_combout\);

-- Location: LCCOMB_X23_Y17_N10
\DRAM|mem[216][0]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[216][0]~74_combout\ = (\DRAM|Decoder1~17_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~17_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~12_combout\,
	combout => \DRAM|mem[216][0]~74_combout\);

-- Location: LCFF_X22_Y17_N25
\DRAM|mem[216][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[216][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[216][4]~regout\);

-- Location: LCCOMB_X22_Y17_N24
\DRAM|Selector3~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~113_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[217][4]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[216][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[217][4]~regout\,
	datac => \DRAM|mem[216][4]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector3~113_combout\);

-- Location: LCCOMB_X42_Y20_N24
\DRAM|Selector3~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~114_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~113_combout\ & (\DRAM|mem[219][4]~regout\)) # (!\DRAM|Selector3~113_combout\ & ((\DRAM|mem[218][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector3~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[219][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[218][4]~regout\,
	datad => \DRAM|Selector3~113_combout\,
	combout => \DRAM|Selector3~114_combout\);

-- Location: LCCOMB_X24_Y22_N8
\DRAM|Selector3~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~122_combout\ = (\DRAM|Selector3~119_combout\ & (((\DRAM|Selector3~121_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\))) # (!\DRAM|Selector3~119_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- ((\DRAM|Selector3~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~119_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector3~121_combout\,
	datad => \DRAM|Selector3~114_combout\,
	combout => \DRAM|Selector3~122_combout\);

-- Location: LCCOMB_X35_Y22_N6
\DRAM|Decoder1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~3_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & !\cpu0|alu0|adder0|inst0|Sum~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	combout => \DRAM|Decoder1~3_combout\);

-- Location: LCCOMB_X24_Y16_N26
\DRAM|mem[143][0]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[143][0]~63_combout\ = (\DRAM|Decoder1~14_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~14_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~3_combout\,
	combout => \DRAM|mem[143][0]~63_combout\);

-- Location: LCFF_X29_Y14_N19
\DRAM|mem[143][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[143][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[143][4]~regout\);

-- Location: LCCOMB_X32_Y21_N8
\DRAM|Decoder1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~8_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & !\cpu0|alu0|adder0|inst0|Sum~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	combout => \DRAM|Decoder1~8_combout\);

-- Location: LCCOMB_X33_Y14_N6
\DRAM|mem[131][0]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[131][0]~59_combout\ = (\DRAM|Decoder1~15_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~15_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~8_combout\,
	combout => \DRAM|mem[131][0]~59_combout\);

-- Location: LCFF_X33_Y14_N29
\DRAM|mem[131][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[131][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[131][4]~regout\);

-- Location: LCCOMB_X33_Y14_N28
\DRAM|Selector3~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~37_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[139][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[131][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[139][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[131][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector3~37_combout\);

-- Location: LCCOMB_X29_Y14_N18
\DRAM|Selector3~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~38_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector3~37_combout\ & ((\DRAM|mem[143][4]~regout\))) # (!\DRAM|Selector3~37_combout\ & (\DRAM|mem[135][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector3~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[135][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[143][4]~regout\,
	datad => \DRAM|Selector3~37_combout\,
	combout => \DRAM|Selector3~38_combout\);

-- Location: LCCOMB_X35_Y22_N2
\DRAM|Decoder1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~0_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & !\cpu0|alu0|adder0|inst0|Sum~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	combout => \DRAM|Decoder1~0_combout\);

-- Location: LCCOMB_X31_Y18_N22
\DRAM|mem[175][0]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[175][0]~61_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~0_combout\ & \DRAM|Decoder1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~0_combout\,
	datad => \DRAM|Decoder1~14_combout\,
	combout => \DRAM|mem[175][0]~61_combout\);

-- Location: LCFF_X28_Y14_N27
\DRAM|mem[175][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[175][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[175][4]~regout\);

-- Location: LCCOMB_X25_Y21_N24
\DRAM|Decoder1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~7_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & !\cpu0|alu0|adder0|inst0|Sum~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	combout => \DRAM|Decoder1~7_combout\);

-- Location: LCCOMB_X28_Y21_N22
\DRAM|Decoder1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~15_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & \cpu0|alu0|mux_out0|Y[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datad => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	combout => \DRAM|Decoder1~15_combout\);

-- Location: LCCOMB_X32_Y17_N22
\DRAM|mem[163][0]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[163][0]~58_combout\ = (\DRAM|Decoder1~7_combout\ & (\DRAM|Decoder1~15_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~7_combout\,
	datac => \DRAM|Decoder1~15_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[163][0]~58_combout\);

-- Location: LCFF_X32_Y17_N27
\DRAM|mem[163][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[163][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[163][4]~regout\);

-- Location: LCCOMB_X32_Y17_N26
\DRAM|Selector3~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~35_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[171][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[163][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[171][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[163][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector3~35_combout\);

-- Location: LCCOMB_X28_Y14_N26
\DRAM|Selector3~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~36_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector3~35_combout\ & ((\DRAM|mem[175][4]~regout\))) # (!\DRAM|Selector3~35_combout\ & (\DRAM|mem[167][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector3~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[167][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[175][4]~regout\,
	datad => \DRAM|Selector3~35_combout\,
	combout => \DRAM|Selector3~36_combout\);

-- Location: LCCOMB_X34_Y18_N8
\DRAM|Selector3~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~39_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # ((\DRAM|Selector3~36_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|Selector3~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector3~38_combout\,
	datad => \DRAM|Selector3~36_combout\,
	combout => \DRAM|Selector3~39_combout\);

-- Location: LCCOMB_X29_Y14_N14
\DRAM|mem[159][0]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[159][0]~62_combout\ = (\DRAM|Decoder1~2_combout\ & (\DRAM|Decoder1~14_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~2_combout\,
	datab => \DRAM|Decoder1~14_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[159][0]~62_combout\);

-- Location: LCFF_X29_Y14_N17
\DRAM|mem[159][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[159][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[159][4]~regout\);

-- Location: LCCOMB_X33_Y24_N2
\DRAM|Decoder1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~5_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & !\cpu0|alu0|adder0|inst0|Sum~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	combout => \DRAM|Decoder1~5_combout\);

-- Location: LCCOMB_X24_Y16_N14
\DRAM|mem[151][0]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[151][0]~49_combout\ = (\DRAM|Decoder1~14_combout\ & (\DRAM|Decoder1~5_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~14_combout\,
	datac => \DRAM|Decoder1~5_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[151][0]~49_combout\);

-- Location: LCFF_X31_Y13_N3
\DRAM|mem[151][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[151][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[151][4]~regout\);

-- Location: LCCOMB_X32_Y14_N14
\DRAM|mem[147][0]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[147][0]~57_combout\ = (\DRAM|Decoder1~15_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~15_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~5_combout\,
	combout => \DRAM|mem[147][0]~57_combout\);

-- Location: LCFF_X32_Y14_N23
\DRAM|mem[147][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[147][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[147][4]~regout\);

-- Location: LCCOMB_X32_Y14_N22
\DRAM|Selector3~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~33_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[155][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[147][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[155][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[147][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector3~33_combout\);

-- Location: LCCOMB_X31_Y13_N2
\DRAM|Selector3~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~34_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector3~33_combout\ & (\DRAM|mem[159][4]~regout\)) # (!\DRAM|Selector3~33_combout\ & ((\DRAM|mem[151][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector3~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[159][4]~regout\,
	datac => \DRAM|mem[151][4]~regout\,
	datad => \DRAM|Selector3~33_combout\,
	combout => \DRAM|Selector3~34_combout\);

-- Location: LCCOMB_X34_Y18_N18
\DRAM|Selector3~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~42_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector3~39_combout\ & (\DRAM|Selector3~41_combout\)) # (!\DRAM|Selector3~39_combout\ & ((\DRAM|Selector3~34_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector3~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~41_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector3~39_combout\,
	datad => \DRAM|Selector3~34_combout\,
	combout => \DRAM|Selector3~42_combout\);

-- Location: LCCOMB_X33_Y24_N24
\DRAM|Decoder1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~4_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & !\cpu0|alu0|adder0|inst0|Sum~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	combout => \DRAM|Decoder1~4_combout\);

-- Location: LCCOMB_X27_Y15_N0
\DRAM|mem[184][0]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[184][0]~36_combout\ = (\DRAM|Decoder1~12_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~12_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~4_combout\,
	combout => \DRAM|mem[184][0]~36_combout\);

-- Location: LCFF_X31_Y19_N9
\DRAM|mem[184][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[184][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[184][4]~regout\);

-- Location: LCCOMB_X31_Y19_N22
\DRAM|mem[188][0]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[188][0]~48_combout\ = (\DRAM|Decoder1~13_combout\ & (\DRAM|Decoder1~4_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~13_combout\,
	datab => \DRAM|Decoder1~4_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[188][0]~48_combout\);

-- Location: LCFF_X31_Y19_N3
\DRAM|mem[188][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[188][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[188][4]~regout\);

-- Location: LCCOMB_X23_Y17_N6
\DRAM|mem[176][0]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[176][0]~44_combout\ = (\DRAM|Decoder1~9_combout\ & (\DRAM|Decoder1~12_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~9_combout\,
	datab => \DRAM|Decoder1~12_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[176][0]~44_combout\);

-- Location: LCFF_X31_Y16_N11
\DRAM|mem[176][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[176][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[176][4]~regout\);

-- Location: LCCOMB_X31_Y16_N10
\DRAM|Selector3~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~29_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[180][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[176][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[180][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[176][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector3~29_combout\);

-- Location: LCCOMB_X31_Y19_N2
\DRAM|Selector3~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~30_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector3~29_combout\ & ((\DRAM|mem[188][4]~regout\))) # (!\DRAM|Selector3~29_combout\ & (\DRAM|mem[184][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector3~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[184][4]~regout\,
	datac => \DRAM|mem[188][4]~regout\,
	datad => \DRAM|Selector3~29_combout\,
	combout => \DRAM|Selector3~30_combout\);

-- Location: LCCOMB_X29_Y13_N8
\DRAM|mem[152][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[152][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[152][4]~feeder_combout\);

-- Location: LCCOMB_X35_Y22_N4
\DRAM|Decoder1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~2_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & !\cpu0|alu0|adder0|inst0|Sum~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	combout => \DRAM|Decoder1~2_combout\);

-- Location: LCCOMB_X29_Y13_N30
\DRAM|mem[152][0]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[152][0]~34_combout\ = (\DRAM|Decoder1~12_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~12_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~2_combout\,
	combout => \DRAM|mem[152][0]~34_combout\);

-- Location: LCFF_X29_Y13_N9
\DRAM|mem[152][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[152][4]~feeder_combout\,
	ena => \DRAM|mem[152][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[152][4]~regout\);

-- Location: LCCOMB_X27_Y15_N18
\DRAM|mem[144][0]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[144][0]~41_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~5_combout\ & \DRAM|Decoder1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~5_combout\,
	datad => \DRAM|Decoder1~12_combout\,
	combout => \DRAM|mem[144][0]~41_combout\);

-- Location: LCFF_X30_Y14_N29
\DRAM|mem[144][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[144][0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[144][4]~regout\);

-- Location: LCCOMB_X30_Y14_N28
\DRAM|Selector3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~22_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[152][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[144][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[152][4]~regout\,
	datac => \DRAM|mem[144][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector3~22_combout\);

-- Location: LCCOMB_X34_Y16_N22
\DRAM|mem[156][0]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[156][0]~46_combout\ = (\DRAM|Decoder1~13_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~13_combout\,
	datab => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~2_combout\,
	combout => \DRAM|mem[156][0]~46_combout\);

-- Location: LCFF_X30_Y14_N23
\DRAM|mem[156][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[156][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[156][4]~regout\);

-- Location: LCCOMB_X30_Y14_N22
\DRAM|Selector3~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~23_combout\ = (\DRAM|Selector3~22_combout\ & (((\DRAM|mem[156][4]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\DRAM|Selector3~22_combout\ & (\DRAM|mem[148][4]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[148][4]~regout\,
	datab => \DRAM|Selector3~22_combout\,
	datac => \DRAM|mem[156][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector3~23_combout\);

-- Location: LCCOMB_X31_Y17_N14
\DRAM|mem[172][0]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[172][0]~45_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~13_combout\ & \DRAM|Decoder1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~13_combout\,
	datad => \DRAM|Decoder1~0_combout\,
	combout => \DRAM|mem[172][0]~45_combout\);

-- Location: LCFF_X31_Y17_N17
\DRAM|mem[172][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[172][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[172][4]~regout\);

-- Location: LCCOMB_X30_Y17_N30
\DRAM|mem[160][0]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[160][0]~42_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~7_combout\ & \DRAM|Decoder1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~7_combout\,
	datad => \DRAM|Decoder1~12_combout\,
	combout => \DRAM|mem[160][0]~42_combout\);

-- Location: LCFF_X30_Y17_N11
\DRAM|mem[160][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[160][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[160][4]~regout\);

-- Location: LCCOMB_X30_Y17_N10
\DRAM|Selector3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~24_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[164][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[160][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[164][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[160][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector3~24_combout\);

-- Location: LCCOMB_X31_Y17_N16
\DRAM|Selector3~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~25_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector3~24_combout\ & ((\DRAM|mem[172][4]~regout\))) # (!\DRAM|Selector3~24_combout\ & (\DRAM|mem[168][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector3~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[168][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[172][4]~regout\,
	datad => \DRAM|Selector3~24_combout\,
	combout => \DRAM|Selector3~25_combout\);

-- Location: LCCOMB_X34_Y16_N8
\DRAM|mem[140][0]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[140][0]~47_combout\ = (\DRAM|Decoder1~13_combout\ & (\DRAM|Decoder1~3_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~13_combout\,
	datab => \DRAM|Decoder1~3_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[140][0]~47_combout\);

-- Location: LCFF_X34_Y16_N15
\DRAM|mem[140][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[140][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[140][4]~regout\);

-- Location: LCCOMB_X27_Y15_N20
\DRAM|mem[128][0]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[128][0]~43_combout\ = (\DRAM|Decoder1~12_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~12_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~8_combout\,
	combout => \DRAM|mem[128][0]~43_combout\);

-- Location: LCFF_X30_Y18_N19
\DRAM|mem[128][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[128][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[128][4]~regout\);

-- Location: LCCOMB_X30_Y18_N18
\DRAM|Selector3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~26_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[136][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[128][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[136][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[128][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector3~26_combout\);

-- Location: LCCOMB_X34_Y16_N14
\DRAM|Selector3~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~27_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector3~26_combout\ & ((\DRAM|mem[140][4]~regout\))) # (!\DRAM|Selector3~26_combout\ & (\DRAM|mem[132][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[132][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[140][4]~regout\,
	datad => \DRAM|Selector3~26_combout\,
	combout => \DRAM|Selector3~27_combout\);

-- Location: LCCOMB_X35_Y20_N12
\DRAM|Selector3~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~28_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~28_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|Selector3~25_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector3~25_combout\,
	datad => \DRAM|Selector3~27_combout\,
	combout => \DRAM|Selector3~28_combout\);

-- Location: LCCOMB_X31_Y19_N4
\DRAM|Selector3~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~31_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector3~28_combout\ & (\DRAM|Selector3~30_combout\)) # (!\DRAM|Selector3~28_combout\ & ((\DRAM|Selector3~23_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector3~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector3~30_combout\,
	datac => \DRAM|Selector3~23_combout\,
	datad => \DRAM|Selector3~28_combout\,
	combout => \DRAM|Selector3~31_combout\);

-- Location: LCCOMB_X23_Y17_N12
\DRAM|mem[178][0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[178][0]~12_combout\ = (\DRAM|Decoder1~9_combout\ & (\DRAM|Decoder1~1_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~9_combout\,
	datab => \DRAM|Decoder1~1_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[178][0]~12_combout\);

-- Location: LCFF_X27_Y16_N9
\DRAM|mem[178][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[178][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[178][4]~regout\);

-- Location: LCCOMB_X29_Y13_N22
\DRAM|mem[154][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[154][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[154][4]~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N6
\DRAM|mem[154][0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[154][0]~2_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~1_combout\ & \DRAM|Decoder1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~1_combout\,
	datad => \DRAM|Decoder1~2_combout\,
	combout => \DRAM|mem[154][0]~2_combout\);

-- Location: LCFF_X29_Y13_N23
\DRAM|mem[154][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[154][4]~feeder_combout\,
	ena => \DRAM|mem[154][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[154][4]~regout\);

-- Location: LCCOMB_X29_Y20_N2
\DRAM|mem[146][0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[146][0]~9_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~1_combout\ & \DRAM|Decoder1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datab => \DRAM|Decoder1~1_combout\,
	datad => \DRAM|Decoder1~5_combout\,
	combout => \DRAM|mem[146][0]~9_combout\);

-- Location: LCFF_X29_Y20_N7
\DRAM|mem[146][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[146][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[146][4]~regout\);

-- Location: LCCOMB_X29_Y20_N6
\DRAM|Selector3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~12_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[154][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[146][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[154][4]~regout\,
	datac => \DRAM|mem[146][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector3~12_combout\);

-- Location: LCCOMB_X27_Y16_N8
\DRAM|Selector3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~13_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~12_combout\ & (\DRAM|mem[186][4]~regout\)) # (!\DRAM|Selector3~12_combout\ & ((\DRAM|mem[178][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[186][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[178][4]~regout\,
	datad => \DRAM|Selector3~12_combout\,
	combout => \DRAM|Selector3~13_combout\);

-- Location: LCCOMB_X25_Y21_N26
\DRAM|Decoder1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~9_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & !\cpu0|alu0|adder0|inst0|Sum~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	combout => \DRAM|Decoder1~9_combout\);

-- Location: LCCOMB_X27_Y18_N2
\DRAM|mem[182][0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[182][0]~8_combout\ = (\DRAM|Decoder1~6_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~6_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~9_combout\,
	combout => \DRAM|mem[182][0]~8_combout\);

-- Location: LCFF_X28_Y13_N25
\DRAM|mem[182][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[182][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[182][4]~regout\);

-- Location: LCCOMB_X27_Y18_N8
\DRAM|mem[150][0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[150][0]~5_combout\ = (\DRAM|Decoder1~5_combout\ & (\DRAM|Decoder1~6_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~5_combout\,
	datab => \DRAM|Decoder1~6_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[150][0]~5_combout\);

-- Location: LCFF_X27_Y13_N17
\DRAM|mem[150][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[150][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[150][4]~regout\);

-- Location: LCCOMB_X27_Y13_N16
\DRAM|Selector3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~19_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[158][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[150][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[158][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[150][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector3~19_combout\);

-- Location: LCCOMB_X28_Y13_N24
\DRAM|Selector3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~20_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~19_combout\ & (\DRAM|mem[190][4]~regout\)) # (!\DRAM|Selector3~19_combout\ & ((\DRAM|mem[182][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[190][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[182][4]~regout\,
	datad => \DRAM|Selector3~19_combout\,
	combout => \DRAM|Selector3~20_combout\);

-- Location: LCCOMB_X31_Y18_N2
\DRAM|mem[162][0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[162][0]~10_combout\ = (\DRAM|Decoder1~7_combout\ & (\DRAM|Decoder1~1_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~7_combout\,
	datac => \DRAM|Decoder1~1_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[162][0]~10_combout\);

-- Location: LCFF_X29_Y17_N19
\DRAM|mem[162][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[162][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[162][4]~regout\);

-- Location: LCCOMB_X29_Y18_N30
\DRAM|mem[138][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[138][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[138][4]~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N12
\DRAM|mem[138][0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[138][0]~3_combout\ = (\DRAM|Decoder1~1_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~1_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~3_combout\,
	combout => \DRAM|mem[138][0]~3_combout\);

-- Location: LCFF_X29_Y18_N31
\DRAM|mem[138][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[138][4]~feeder_combout\,
	ena => \DRAM|mem[138][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[138][4]~regout\);

-- Location: LCCOMB_X29_Y20_N28
\DRAM|mem[130][0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[130][0]~11_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~1_combout\ & \DRAM|Decoder1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datab => \DRAM|Decoder1~1_combout\,
	datad => \DRAM|Decoder1~8_combout\,
	combout => \DRAM|mem[130][0]~11_combout\);

-- Location: LCFF_X29_Y20_N9
\DRAM|mem[130][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[130][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[130][4]~regout\);

-- Location: LCCOMB_X29_Y20_N8
\DRAM|Selector3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~16_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[138][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[130][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[138][4]~regout\,
	datac => \DRAM|mem[130][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector3~16_combout\);

-- Location: LCCOMB_X29_Y17_N18
\DRAM|Selector3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~17_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~16_combout\ & (\DRAM|mem[170][4]~regout\)) # (!\DRAM|Selector3~16_combout\ & ((\DRAM|mem[162][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[170][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[162][4]~regout\,
	datad => \DRAM|Selector3~16_combout\,
	combout => \DRAM|Selector3~17_combout\);

-- Location: LCCOMB_X33_Y17_N30
\DRAM|mem[174][0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[174][0]~13_combout\ = (\DRAM|Decoder1~6_combout\ & (\DRAM|Decoder1~0_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~6_combout\,
	datac => \DRAM|Decoder1~0_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[174][0]~13_combout\);

-- Location: LCFF_X33_Y17_N9
\DRAM|mem[174][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[174][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[174][4]~regout\);

-- Location: LCCOMB_X27_Y18_N20
\DRAM|mem[142][0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[142][0]~15_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~3_combout\ & \DRAM|Decoder1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~3_combout\,
	datad => \DRAM|Decoder1~6_combout\,
	combout => \DRAM|mem[142][0]~15_combout\);

-- Location: LCFF_X28_Y16_N1
\DRAM|mem[142][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[142][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[142][4]~regout\);

-- Location: LCCOMB_X28_Y16_N6
\DRAM|mem[134][0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[134][0]~7_combout\ = (\DRAM|Decoder1~6_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~6_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~8_combout\,
	combout => \DRAM|mem[134][0]~7_combout\);

-- Location: LCFF_X28_Y16_N11
\DRAM|mem[134][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[134][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[134][4]~regout\);

-- Location: LCCOMB_X28_Y16_N10
\DRAM|Selector3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~14_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[142][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[134][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[142][4]~regout\,
	datac => \DRAM|mem[134][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector3~14_combout\);

-- Location: LCCOMB_X33_Y17_N8
\DRAM|Selector3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~15_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~14_combout\ & ((\DRAM|mem[174][4]~regout\))) # (!\DRAM|Selector3~14_combout\ & (\DRAM|mem[166][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[166][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[174][4]~regout\,
	datad => \DRAM|Selector3~14_combout\,
	combout => \DRAM|Selector3~15_combout\);

-- Location: LCCOMB_X29_Y17_N20
\DRAM|Selector3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~18_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # (\DRAM|Selector3~15_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|Selector3~17_combout\ & 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector3~17_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datad => \DRAM|Selector3~15_combout\,
	combout => \DRAM|Selector3~18_combout\);

-- Location: LCCOMB_X28_Y13_N18
\DRAM|Selector3~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~21_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector3~18_combout\ & ((\DRAM|Selector3~20_combout\))) # (!\DRAM|Selector3~18_combout\ & (\DRAM|Selector3~13_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector3~13_combout\,
	datac => \DRAM|Selector3~20_combout\,
	datad => \DRAM|Selector3~18_combout\,
	combout => \DRAM|Selector3~21_combout\);

-- Location: LCCOMB_X25_Y20_N12
\DRAM|Selector3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~32_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\) # ((\DRAM|Selector3~21_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (\DRAM|Selector3~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector3~31_combout\,
	datad => \DRAM|Selector3~21_combout\,
	combout => \DRAM|Selector3~32_combout\);

-- Location: LCCOMB_X25_Y20_N6
\DRAM|Selector3~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~43_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~32_combout\ & ((\DRAM|Selector3~42_combout\))) # (!\DRAM|Selector3~32_combout\ & (\DRAM|Selector3~11_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector3~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~11_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector3~42_combout\,
	datad => \DRAM|Selector3~32_combout\,
	combout => \DRAM|Selector3~43_combout\);

-- Location: LCFF_X30_Y24_N19
\cpu0|rf0|reg_4|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~6_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_4|Q[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_4|Q\(4));

-- Location: LCCOMB_X29_Y22_N16
\cpu0|rf0|reg_7|Q[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_7|Q[4]~feeder_combout\ = \cpu0|rf0|reg_0|Q~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|reg_0|Q~6_combout\,
	combout => \cpu0|rf0|reg_7|Q[4]~feeder_combout\);

-- Location: LCFF_X29_Y22_N17
\cpu0|rf0|reg_7|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_7|Q[4]~feeder_combout\,
	ena => \cpu0|rf0|reg_7|Q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_7|Q\(4));

-- Location: LCFF_X30_Y24_N5
\cpu0|rf0|reg_6|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~6_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_6|Q[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_6|Q\(4));

-- Location: LCCOMB_X30_Y24_N4
\cpu0|rf0|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux3~0_combout\ = (\IRAM|Mux6~6_combout\ & ((\cpu0|rf0|reg_7|Q\(4)) # ((!\IRAM|Mux5~8_combout\)))) # (!\IRAM|Mux6~6_combout\ & (((\cpu0|rf0|reg_6|Q\(4) & \IRAM|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux6~6_combout\,
	datab => \cpu0|rf0|reg_7|Q\(4),
	datac => \cpu0|rf0|reg_6|Q\(4),
	datad => \IRAM|Mux5~8_combout\,
	combout => \cpu0|rf0|Mux3~0_combout\);

-- Location: LCCOMB_X30_Y24_N6
\cpu0|rf0|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux3~1_combout\ = (\IRAM|Mux5~8_combout\ & (((\cpu0|rf0|Mux3~0_combout\)))) # (!\IRAM|Mux5~8_combout\ & ((\cpu0|rf0|Mux3~0_combout\ & ((\cpu0|rf0|reg_5|Q\(4)))) # (!\cpu0|rf0|Mux3~0_combout\ & (\cpu0|rf0|reg_4|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux5~8_combout\,
	datab => \cpu0|rf0|reg_4|Q\(4),
	datac => \cpu0|rf0|Mux3~0_combout\,
	datad => \cpu0|rf0|reg_5|Q\(4),
	combout => \cpu0|rf0|Mux3~1_combout\);

-- Location: LCFF_X30_Y22_N1
\cpu0|rf0|reg_3|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~6_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_3|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_3|Q\(4));

-- Location: LCFF_X30_Y22_N15
\cpu0|rf0|reg_2|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~6_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_2|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_2|Q\(4));

-- Location: LCCOMB_X30_Y22_N2
\cpu0|rf0|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux3~3_combout\ = (\cpu0|rf0|Mux3~2_combout\ & ((\cpu0|rf0|reg_3|Q\(4)) # ((!\IRAM|Mux5~8_combout\)))) # (!\cpu0|rf0|Mux3~2_combout\ & (((\cpu0|rf0|reg_2|Q\(4) & \IRAM|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux3~2_combout\,
	datab => \cpu0|rf0|reg_3|Q\(4),
	datac => \cpu0|rf0|reg_2|Q\(4),
	datad => \IRAM|Mux5~8_combout\,
	combout => \cpu0|rf0|Mux3~3_combout\);

-- Location: LCCOMB_X30_Y22_N28
\cpu0|rf0|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux3~4_combout\ = (\IRAM|Mux4~4_combout\ & (\cpu0|rf0|Mux3~1_combout\)) # (!\IRAM|Mux4~4_combout\ & ((\cpu0|rf0|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux4~4_combout\,
	datac => \cpu0|rf0|Mux3~1_combout\,
	datad => \cpu0|rf0|Mux3~3_combout\,
	combout => \cpu0|rf0|Mux3~4_combout\);

-- Location: LCCOMB_X31_Y20_N8
\cpu0|alu0|adder0|inst0|Sum~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~10_combout\ = ((\cpu0|rf0|Mux4~4_combout\ $ (\cpu0|alu0|muxBneg0|Out[3]~4_combout\ $ (!\cpu0|alu0|adder0|inst0|Sum~9\)))) # (GND)
-- \cpu0|alu0|adder0|inst0|Sum~11\ = CARRY((\cpu0|rf0|Mux4~4_combout\ & ((\cpu0|alu0|muxBneg0|Out[3]~4_combout\) # (!\cpu0|alu0|adder0|inst0|Sum~9\))) # (!\cpu0|rf0|Mux4~4_combout\ & (\cpu0|alu0|muxBneg0|Out[3]~4_combout\ & !\cpu0|alu0|adder0|inst0|Sum~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux4~4_combout\,
	datab => \cpu0|alu0|muxBneg0|Out[3]~4_combout\,
	datad => VCC,
	cin => \cpu0|alu0|adder0|inst0|Sum~9\,
	combout => \cpu0|alu0|adder0|inst0|Sum~10_combout\,
	cout => \cpu0|alu0|adder0|inst0|Sum~11\);

-- Location: LCCOMB_X31_Y20_N10
\cpu0|alu0|adder0|inst0|Sum~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~12_combout\ = (\cpu0|alu0|muxBneg0|Out[4]~3_combout\ & ((\cpu0|rf0|Mux3~4_combout\ & (\cpu0|alu0|adder0|inst0|Sum~11\ & VCC)) # (!\cpu0|rf0|Mux3~4_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~11\)))) # 
-- (!\cpu0|alu0|muxBneg0|Out[4]~3_combout\ & ((\cpu0|rf0|Mux3~4_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~11\)) # (!\cpu0|rf0|Mux3~4_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~11\) # (GND)))))
-- \cpu0|alu0|adder0|inst0|Sum~13\ = CARRY((\cpu0|alu0|muxBneg0|Out[4]~3_combout\ & (!\cpu0|rf0|Mux3~4_combout\ & !\cpu0|alu0|adder0|inst0|Sum~11\)) # (!\cpu0|alu0|muxBneg0|Out[4]~3_combout\ & ((!\cpu0|alu0|adder0|inst0|Sum~11\) # 
-- (!\cpu0|rf0|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|muxBneg0|Out[4]~3_combout\,
	datab => \cpu0|rf0|Mux3~4_combout\,
	datad => VCC,
	cin => \cpu0|alu0|adder0|inst0|Sum~11\,
	combout => \cpu0|alu0|adder0|inst0|Sum~12_combout\,
	cout => \cpu0|alu0|adder0|inst0|Sum~13\);

-- Location: LCCOMB_X31_Y20_N12
\cpu0|alu0|adder0|inst0|Sum~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~14_combout\ = ((\cpu0|rf0|Mux2~4_combout\ $ (\cpu0|alu0|muxBneg0|Out[5]~2_combout\ $ (!\cpu0|alu0|adder0|inst0|Sum~13\)))) # (GND)
-- \cpu0|alu0|adder0|inst0|Sum~15\ = CARRY((\cpu0|rf0|Mux2~4_combout\ & ((\cpu0|alu0|muxBneg0|Out[5]~2_combout\) # (!\cpu0|alu0|adder0|inst0|Sum~13\))) # (!\cpu0|rf0|Mux2~4_combout\ & (\cpu0|alu0|muxBneg0|Out[5]~2_combout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux2~4_combout\,
	datab => \cpu0|alu0|muxBneg0|Out[5]~2_combout\,
	datad => VCC,
	cin => \cpu0|alu0|adder0|inst0|Sum~13\,
	combout => \cpu0|alu0|adder0|inst0|Sum~14_combout\,
	cout => \cpu0|alu0|adder0|inst0|Sum~15\);

-- Location: LCCOMB_X27_Y20_N12
\DRAM|Selector7~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~177_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|mux_out0|Equal0~2_combout\ & (\cpu0|alu0|mux_out0|Y[5]~14_combout\)) # (!\cpu0|alu0|mux_out0|Equal0~2_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|mux_out0|Equal0~2_combout\,
	datac => \cpu0|alu0|mux_out0|Y[5]~14_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~14_combout\,
	combout => \DRAM|Selector7~177_combout\);

-- Location: LCCOMB_X24_Y16_N12
\DRAM|mem[243][0]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[243][0]~100_combout\ = (\DRAM|Decoder1~15_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~15_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~20_combout\,
	combout => \DRAM|mem[243][0]~100_combout\);

-- Location: LCFF_X23_Y21_N19
\DRAM|mem[243][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[243][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[243][4]~regout\);

-- Location: LCCOMB_X23_Y17_N18
\DRAM|mem[242][0]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[242][0]~97_combout\ = (\DRAM|Decoder1~1_combout\ & (\DRAM|Decoder1~20_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~1_combout\,
	datac => \DRAM|Decoder1~20_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[242][0]~97_combout\);

-- Location: LCFF_X23_Y21_N17
\DRAM|mem[242][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[242][0]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[242][4]~regout\);

-- Location: LCCOMB_X24_Y16_N10
\DRAM|mem[241][0]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[241][0]~98_combout\ = (\DRAM|Decoder1~11_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~11_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~20_combout\,
	combout => \DRAM|mem[241][0]~98_combout\);

-- Location: LCFF_X41_Y18_N17
\DRAM|mem[241][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[241][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[241][4]~regout\);

-- Location: LCCOMB_X23_Y17_N4
\DRAM|mem[240][0]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[240][0]~99_combout\ = (\DRAM|Decoder1~12_combout\ & (\DRAM|Decoder1~20_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~12_combout\,
	datac => \DRAM|Decoder1~20_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[240][0]~99_combout\);

-- Location: LCFF_X42_Y21_N9
\DRAM|mem[240][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[240][0]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[240][4]~regout\);

-- Location: LCCOMB_X42_Y21_N8
\DRAM|Selector3~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~44_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[241][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[240][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[241][4]~regout\,
	datac => \DRAM|mem[240][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~44_combout\);

-- Location: LCCOMB_X23_Y21_N16
\DRAM|Selector3~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~45_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~44_combout\ & (\DRAM|mem[243][4]~regout\)) # (!\DRAM|Selector3~44_combout\ & ((\DRAM|mem[242][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector3~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[243][4]~regout\,
	datac => \DRAM|mem[242][4]~regout\,
	datad => \DRAM|Selector3~44_combout\,
	combout => \DRAM|Selector3~45_combout\);

-- Location: LCCOMB_X32_Y22_N8
\DRAM|Selector7~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~70_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector7~70_combout\);

-- Location: LCCOMB_X27_Y18_N28
\DRAM|mem[238][0]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[238][0]~88_combout\ = (\DRAM|Decoder1~6_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~6_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~18_combout\,
	combout => \DRAM|mem[238][0]~88_combout\);

-- Location: LCFF_X22_Y21_N27
\DRAM|mem[238][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[238][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[238][4]~regout\);

-- Location: LCCOMB_X22_Y21_N14
\DRAM|mem[230][0]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[230][0]~85_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~19_combout\ & \DRAM|Decoder1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~19_combout\,
	datad => \DRAM|Decoder1~6_combout\,
	combout => \DRAM|mem[230][0]~85_combout\);

-- Location: LCFF_X22_Y21_N1
\DRAM|mem[230][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[230][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[230][4]~regout\);

-- Location: LCCOMB_X31_Y18_N18
\DRAM|mem[226][0]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[226][0]~87_combout\ = (\DRAM|Decoder1~1_combout\ & (\DRAM|Decoder1~19_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~1_combout\,
	datac => \DRAM|Decoder1~19_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[226][0]~87_combout\);

-- Location: LCFF_X29_Y21_N21
\DRAM|mem[226][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[226][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[226][4]~regout\);

-- Location: LCCOMB_X29_Y21_N20
\DRAM|Selector3~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~46_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[230][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[226][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[230][4]~regout\,
	datac => \DRAM|mem[226][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector3~46_combout\);

-- Location: LCCOMB_X22_Y21_N26
\DRAM|Selector3~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~47_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector3~46_combout\ & ((\DRAM|mem[238][4]~regout\))) # (!\DRAM|Selector3~46_combout\ & (\DRAM|mem[234][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector3~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[234][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[238][4]~regout\,
	datad => \DRAM|Selector3~46_combout\,
	combout => \DRAM|Selector3~47_combout\);

-- Location: LCCOMB_X24_Y21_N20
\DRAM|mem[232][0]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[232][0]~90_combout\ = (\DRAM|Decoder1~18_combout\ & (\DRAM|Decoder1~12_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~18_combout\,
	datac => \DRAM|Decoder1~12_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[232][0]~90_combout\);

-- Location: LCFF_X24_Y21_N29
\DRAM|mem[232][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[232][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[232][4]~regout\);

-- Location: LCCOMB_X28_Y21_N0
\DRAM|mem[236][0]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[236][0]~92_combout\ = (\DRAM|Decoder1~13_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~13_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~18_combout\,
	combout => \DRAM|mem[236][0]~92_combout\);

-- Location: LCFF_X25_Y21_N15
\DRAM|mem[236][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[236][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[236][4]~regout\);

-- Location: LCCOMB_X31_Y18_N28
\DRAM|mem[228][0]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[228][0]~89_combout\ = (\DRAM|Decoder1~13_combout\ & (\DRAM|Decoder1~19_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~13_combout\,
	datac => \DRAM|Decoder1~19_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[228][0]~89_combout\);

-- Location: LCFF_X23_Y22_N25
\DRAM|mem[228][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[228][0]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[228][4]~regout\);

-- Location: LCCOMB_X24_Y21_N22
\DRAM|mem[224][0]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[224][0]~91_combout\ = (\DRAM|Decoder1~12_combout\ & (\DRAM|Decoder1~19_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~12_combout\,
	datab => \DRAM|Decoder1~19_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[224][0]~91_combout\);

-- Location: LCFF_X24_Y21_N15
\DRAM|mem[224][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[224][0]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[224][4]~regout\);

-- Location: LCCOMB_X24_Y21_N14
\DRAM|Selector3~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~50_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[228][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[224][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[228][4]~regout\,
	datac => \DRAM|mem[224][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector3~50_combout\);

-- Location: LCCOMB_X25_Y21_N14
\DRAM|Selector3~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~51_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector3~50_combout\ & ((\DRAM|mem[236][4]~regout\))) # (!\DRAM|Selector3~50_combout\ & (\DRAM|mem[232][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector3~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[232][4]~regout\,
	datac => \DRAM|mem[236][4]~regout\,
	datad => \DRAM|Selector3~50_combout\,
	combout => \DRAM|Selector3~51_combout\);

-- Location: LCCOMB_X24_Y19_N8
\DRAM|mem[229][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[229][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[229][4]~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N10
\DRAM|mem[229][0]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[229][0]~82_combout\ = (\DRAM|Decoder1~10_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~10_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~19_combout\,
	combout => \DRAM|mem[229][0]~82_combout\);

-- Location: LCFF_X24_Y19_N9
\DRAM|mem[229][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[229][4]~feeder_combout\,
	ena => \DRAM|mem[229][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[229][4]~regout\);

-- Location: LCCOMB_X24_Y20_N30
\DRAM|mem[225][0]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[225][0]~83_combout\ = (\DRAM|Decoder1~11_combout\ & (\DRAM|Decoder1~19_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~11_combout\,
	datac => \DRAM|Decoder1~19_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[225][0]~83_combout\);

-- Location: LCFF_X24_Y20_N13
\DRAM|mem[225][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[225][0]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[225][4]~regout\);

-- Location: LCCOMB_X25_Y19_N22
\DRAM|mem[237][0]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[237][0]~84_combout\ = (\DRAM|Decoder1~10_combout\ & (\DRAM|Decoder1~18_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~10_combout\,
	datac => \DRAM|Decoder1~18_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[237][0]~84_combout\);

-- Location: LCFF_X25_Y19_N3
\DRAM|mem[237][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[237][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[237][4]~regout\);

-- Location: LCCOMB_X25_Y19_N20
\DRAM|mem[233][0]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[233][0]~81_combout\ = (\DRAM|Decoder1~11_combout\ & (\DRAM|Decoder1~18_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~11_combout\,
	datac => \DRAM|Decoder1~18_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[233][0]~81_combout\);

-- Location: LCFF_X25_Y19_N5
\DRAM|mem[233][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[233][0]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[233][4]~regout\);

-- Location: LCCOMB_X25_Y19_N4
\DRAM|Selector3~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~48_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[237][4]~regout\)) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[233][4]~regout\))))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[237][4]~regout\,
	datac => \DRAM|mem[233][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector3~48_combout\);

-- Location: LCCOMB_X24_Y20_N12
\DRAM|Selector3~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~49_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|Selector3~48_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector3~48_combout\ & (\DRAM|mem[229][4]~regout\)) # (!\DRAM|Selector3~48_combout\ & 
-- ((\DRAM|mem[225][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[229][4]~regout\,
	datac => \DRAM|mem[225][4]~regout\,
	datad => \DRAM|Selector3~48_combout\,
	combout => \DRAM|Selector3~49_combout\);

-- Location: LCCOMB_X25_Y20_N8
\DRAM|Selector3~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~52_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~49_combout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector3~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector3~51_combout\,
	datad => \DRAM|Selector3~49_combout\,
	combout => \DRAM|Selector3~52_combout\);

-- Location: LCCOMB_X31_Y18_N14
\DRAM|mem[231][0]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[231][0]~94_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~19_combout\ & \DRAM|Decoder1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~19_combout\,
	datad => \DRAM|Decoder1~14_combout\,
	combout => \DRAM|mem[231][0]~94_combout\);

-- Location: LCFF_X23_Y22_N27
\DRAM|mem[231][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[231][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[231][4]~regout\);

-- Location: LCCOMB_X28_Y21_N28
\DRAM|mem[239][0]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[239][0]~96_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~14_combout\ & \DRAM|Decoder1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~14_combout\,
	datad => \DRAM|Decoder1~18_combout\,
	combout => \DRAM|mem[239][0]~96_combout\);

-- Location: LCFF_X23_Y20_N23
\DRAM|mem[239][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[239][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[239][4]~regout\);

-- Location: LCCOMB_X24_Y22_N4
\DRAM|mem[235][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[235][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|mem[235][4]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N10
\DRAM|mem[235][0]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[235][0]~93_combout\ = (\DRAM|Decoder1~15_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~15_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~18_combout\,
	combout => \DRAM|mem[235][0]~93_combout\);

-- Location: LCFF_X24_Y22_N5
\DRAM|mem[235][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[235][4]~feeder_combout\,
	ena => \DRAM|mem[235][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[235][4]~regout\);

-- Location: LCCOMB_X23_Y20_N6
\DRAM|mem[227][0]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[227][0]~95_combout\ = (\DRAM|Decoder1~19_combout\ & (\DRAM|Decoder1~15_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~19_combout\,
	datac => \DRAM|Decoder1~15_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[227][0]~95_combout\);

-- Location: LCFF_X23_Y20_N13
\DRAM|mem[227][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[227][0]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[227][4]~regout\);

-- Location: LCCOMB_X23_Y20_N12
\DRAM|Selector3~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~53_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[235][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[227][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[235][4]~regout\,
	datac => \DRAM|mem[227][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector3~53_combout\);

-- Location: LCCOMB_X23_Y20_N22
\DRAM|Selector3~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~54_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector3~53_combout\ & ((\DRAM|mem[239][4]~regout\))) # (!\DRAM|Selector3~53_combout\ & (\DRAM|mem[231][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector3~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[231][4]~regout\,
	datac => \DRAM|mem[239][4]~regout\,
	datad => \DRAM|Selector3~53_combout\,
	combout => \DRAM|Selector3~54_combout\);

-- Location: LCCOMB_X25_Y20_N26
\DRAM|Selector3~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~55_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~52_combout\ & ((\DRAM|Selector3~54_combout\))) # (!\DRAM|Selector3~52_combout\ & (\DRAM|Selector3~47_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector3~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|Selector3~47_combout\,
	datac => \DRAM|Selector3~52_combout\,
	datad => \DRAM|Selector3~54_combout\,
	combout => \DRAM|Selector3~55_combout\);

-- Location: LCCOMB_X25_Y20_N2
\DRAM|Selector3~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~66_combout\ = (\DRAM|Selector7~70_combout\ & (((\DRAM|Selector7~177_combout\) # (\DRAM|Selector3~55_combout\)))) # (!\DRAM|Selector7~70_combout\ & (\DRAM|Selector3~65_combout\ & (!\DRAM|Selector7~177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~65_combout\,
	datab => \DRAM|Selector7~70_combout\,
	datac => \DRAM|Selector7~177_combout\,
	datad => \DRAM|Selector3~55_combout\,
	combout => \DRAM|Selector3~66_combout\);

-- Location: LCCOMB_X25_Y20_N4
\DRAM|Selector3~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~69_combout\ = (\DRAM|Selector7~177_combout\ & ((\DRAM|Selector3~66_combout\ & (\DRAM|Selector3~68_combout\)) # (!\DRAM|Selector3~66_combout\ & ((\DRAM|Selector3~45_combout\))))) # (!\DRAM|Selector7~177_combout\ & 
-- (((\DRAM|Selector3~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~68_combout\,
	datab => \DRAM|Selector7~177_combout\,
	datac => \DRAM|Selector3~45_combout\,
	datad => \DRAM|Selector3~66_combout\,
	combout => \DRAM|Selector3~69_combout\);

-- Location: LCCOMB_X33_Y24_N18
\DRAM|mem~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~259_combout\ = (!\RESET~combout\ & ((\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux11~1_combout\))) # (!\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux11~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux11~3_combout\,
	datab => \cpu0|decoder0|SB[2]~2_combout\,
	datac => \RESET~combout\,
	datad => \cpu0|rf0|Mux11~1_combout\,
	combout => \DRAM|mem~259_combout\);

-- Location: LCCOMB_X33_Y26_N26
\DRAM|mem[0][0]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[0][0]~122_combout\ = (\cpu0|decoder0|Decoder4~0_combout\ & (!\DRAM|WideOr2~0_combout\ & !\DRAM|MW_IO~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|decoder0|Decoder4~0_combout\,
	datac => \DRAM|WideOr2~0_combout\,
	datad => \DRAM|MW_IO~0_combout\,
	combout => \DRAM|mem[0][0]~122_combout\);

-- Location: LCCOMB_X36_Y25_N14
\DRAM|mem[49][6]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[49][6]~159_combout\ = (\RESET~combout\) # ((\DRAM|mem[0][0]~122_combout\ & (\DRAM|Decoder1~28_combout\ & \DRAM|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|mem[0][0]~122_combout\,
	datac => \DRAM|Decoder1~28_combout\,
	datad => \DRAM|Decoder1~9_combout\,
	combout => \DRAM|mem[49][6]~159_combout\);

-- Location: LCFF_X33_Y20_N27
\DRAM|mem[49][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[49][6]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[49][4]~regout\);

-- Location: LCCOMB_X32_Y25_N8
\DRAM|mem~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~258_combout\ = (\RESET~combout\) # ((\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux11~1_combout\))) # (!\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux11~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux11~3_combout\,
	datab => \RESET~combout\,
	datac => \cpu0|rf0|Mux11~1_combout\,
	datad => \cpu0|decoder0|SB[2]~2_combout\,
	combout => \DRAM|mem~258_combout\);

-- Location: LCCOMB_X36_Y25_N30
\DRAM|mem[48][7]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[48][7]~167_combout\ = (\RESET~combout\) # ((\DRAM|mem[0][0]~122_combout\ & (\DRAM|Decoder1~29_combout\ & \DRAM|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|mem[0][0]~122_combout\,
	datac => \DRAM|Decoder1~29_combout\,
	datad => \DRAM|Decoder1~9_combout\,
	combout => \DRAM|mem[48][7]~167_combout\);

-- Location: LCFF_X32_Y23_N5
\DRAM|mem[48][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~258_combout\,
	sload => VCC,
	ena => \DRAM|mem[48][7]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[48][4]~regout\);

-- Location: LCCOMB_X32_Y23_N4
\DRAM|Selector3~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~97_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[50][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[48][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[50][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[48][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~97_combout\);

-- Location: LCCOMB_X33_Y20_N26
\DRAM|Selector3~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~98_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~97_combout\ & (\DRAM|mem[51][4]~regout\)) # (!\DRAM|Selector3~97_combout\ & ((\DRAM|mem[49][4]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector3~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[51][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[49][4]~regout\,
	datad => \DRAM|Selector3~97_combout\,
	combout => \DRAM|Selector3~98_combout\);

-- Location: LCCOMB_X35_Y23_N10
\DRAM|mem[2][2]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[2][2]~162_combout\ = (\RESET~combout\) # ((\DRAM|mem[0][0]~122_combout\ & (\DRAM|Decoder1~27_combout\ & \DRAM|Decoder1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[0][0]~122_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~27_combout\,
	datad => \DRAM|Decoder1~8_combout\,
	combout => \DRAM|mem[2][2]~162_combout\);

-- Location: LCFF_X34_Y23_N25
\DRAM|mem[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[2][2]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[2][4]~regout\);

-- Location: LCCOMB_X30_Y21_N10
\DRAM|mem[0][0]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[0][0]~166_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~29_combout\ & (\DRAM|Decoder1~8_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~29_combout\,
	datac => \DRAM|Decoder1~8_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[0][0]~166_combout\);

-- Location: LCFF_X34_Y23_N27
\DRAM|mem[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[0][0]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[0][4]~regout\);

-- Location: LCCOMB_X34_Y23_N26
\DRAM|Selector3~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~94_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[1][4]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[0][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[1][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[0][4]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector3~94_combout\);

-- Location: LCCOMB_X34_Y23_N24
\DRAM|Selector3~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~95_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~94_combout\ & (\DRAM|mem[3][4]~regout\)) # (!\DRAM|Selector3~94_combout\ & ((\DRAM|mem[2][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector3~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[3][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[2][4]~regout\,
	datad => \DRAM|Selector3~94_combout\,
	combout => \DRAM|Selector3~95_combout\);

-- Location: LCCOMB_X34_Y21_N4
\DRAM|mem[18][7]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[18][7]~160_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~5_combout\ & (\DRAM|Decoder1~27_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~5_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~27_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[18][7]~160_combout\);

-- Location: LCFF_X34_Y21_N29
\DRAM|mem[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[18][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[18][4]~regout\);

-- Location: LCCOMB_X34_Y25_N18
\DRAM|mem[19][5]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[19][5]~169_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~30_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~30_combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~5_combout\,
	combout => \DRAM|mem[19][5]~169_combout\);

-- Location: LCFF_X37_Y21_N17
\DRAM|mem[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[19][5]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[19][4]~regout\);

-- Location: LCCOMB_X33_Y21_N26
\DRAM|mem[17][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[17][4]~feeder_combout\ = \DRAM|mem~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~259_combout\,
	combout => \DRAM|mem[17][4]~feeder_combout\);

-- Location: LCCOMB_X33_Y21_N30
\DRAM|mem[17][3]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[17][3]~157_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~5_combout\ & (\DRAM|Decoder1~28_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~5_combout\,
	datac => \DRAM|Decoder1~28_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[17][3]~157_combout\);

-- Location: LCFF_X33_Y21_N27
\DRAM|mem[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[17][4]~feeder_combout\,
	ena => \DRAM|mem[17][3]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[17][4]~regout\);

-- Location: LCCOMB_X34_Y21_N22
\DRAM|mem[16][3]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[16][3]~164_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~5_combout\ & (\DRAM|Decoder1~29_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~5_combout\,
	datab => \DRAM|Decoder1~29_combout\,
	datac => \RESET~combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[16][3]~164_combout\);

-- Location: LCFF_X34_Y21_N15
\DRAM|mem[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~258_combout\,
	sload => VCC,
	ena => \DRAM|mem[16][3]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[16][4]~regout\);

-- Location: LCCOMB_X34_Y21_N14
\DRAM|Selector3~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~92_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[17][4]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[16][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[17][4]~regout\,
	datac => \DRAM|mem[16][4]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector3~92_combout\);

-- Location: LCCOMB_X37_Y21_N16
\DRAM|Selector3~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~93_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~92_combout\ & ((\DRAM|mem[19][4]~regout\))) # (!\DRAM|Selector3~92_combout\ & (\DRAM|mem[18][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector3~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[18][4]~regout\,
	datac => \DRAM|mem[19][4]~regout\,
	datad => \DRAM|Selector3~92_combout\,
	combout => \DRAM|Selector3~93_combout\);

-- Location: LCCOMB_X34_Y23_N28
\DRAM|Selector3~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~96_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector3~93_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector3~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector3~95_combout\,
	datad => \DRAM|Selector3~93_combout\,
	combout => \DRAM|Selector3~96_combout\);

-- Location: LCCOMB_X34_Y23_N14
\DRAM|Selector3~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~99_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~96_combout\ & ((\DRAM|Selector3~98_combout\))) # (!\DRAM|Selector3~96_combout\ & (\DRAM|Selector3~91_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector3~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~91_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector3~98_combout\,
	datad => \DRAM|Selector3~96_combout\,
	combout => \DRAM|Selector3~99_combout\);

-- Location: LCCOMB_X35_Y25_N4
\DRAM|mem[27][0]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[27][0]~153_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~2_combout\ & (\DRAM|Decoder1~30_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~2_combout\,
	datab => \DRAM|Decoder1~30_combout\,
	datac => \RESET~combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[27][0]~153_combout\);

-- Location: LCFF_X38_Y21_N17
\DRAM|mem[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[27][0]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[27][4]~regout\);

-- Location: LCCOMB_X38_Y23_N6
\DRAM|mem[24][5]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[24][5]~148_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~29_combout\ & (\DRAM|Decoder1~2_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~29_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~2_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[24][5]~148_combout\);

-- Location: LCFF_X38_Y23_N17
\DRAM|mem[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[24][5]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[24][4]~regout\);

-- Location: LCCOMB_X38_Y23_N16
\DRAM|Selector3~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~82_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[25][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[24][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[25][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[24][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~82_combout\);

-- Location: LCCOMB_X38_Y21_N16
\DRAM|Selector3~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~83_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector3~82_combout\ & ((\DRAM|mem[27][4]~regout\))) # (!\DRAM|Selector3~82_combout\ & (\DRAM|mem[26][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector3~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[26][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[27][4]~regout\,
	datad => \DRAM|Selector3~82_combout\,
	combout => \DRAM|Selector3~83_combout\);

-- Location: LCCOMB_X38_Y20_N4
\DRAM|Selector3~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~86_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector3~83_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector3~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~85_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector3~83_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector3~86_combout\);

-- Location: LCCOMB_X35_Y25_N22
\DRAM|mem[59][0]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[59][0]~155_combout\ = (\RESET~combout\) # ((\DRAM|mem[0][0]~122_combout\ & (\DRAM|Decoder1~30_combout\ & \DRAM|Decoder1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[0][0]~122_combout\,
	datab => \DRAM|Decoder1~30_combout\,
	datac => \RESET~combout\,
	datad => \DRAM|Decoder1~4_combout\,
	combout => \DRAM|mem[59][0]~155_combout\);

-- Location: LCFF_X37_Y22_N5
\DRAM|mem[59][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[59][0]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[59][4]~regout\);

-- Location: LCCOMB_X36_Y22_N30
\DRAM|mem[56][5]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[56][5]~151_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~29_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~29_combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~4_combout\,
	combout => \DRAM|mem[56][5]~151_combout\);

-- Location: LCFF_X36_Y22_N17
\DRAM|mem[56][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~258_combout\,
	sload => VCC,
	ena => \DRAM|mem[56][5]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[56][4]~regout\);

-- Location: LCCOMB_X36_Y22_N16
\DRAM|Selector3~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~87_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[58][4]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[56][4]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[58][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[56][4]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector3~87_combout\);

-- Location: LCCOMB_X37_Y22_N4
\DRAM|Selector3~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~88_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~87_combout\ & ((\DRAM|mem[59][4]~regout\))) # (!\DRAM|Selector3~87_combout\ & (\DRAM|mem[57][4]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector3~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[57][4]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[59][4]~regout\,
	datad => \DRAM|Selector3~87_combout\,
	combout => \DRAM|Selector3~88_combout\);

-- Location: LCCOMB_X38_Y20_N30
\DRAM|Selector3~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~89_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~86_combout\ & ((\DRAM|Selector3~88_combout\))) # (!\DRAM|Selector3~86_combout\ & (\DRAM|Selector3~81_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector3~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~81_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector3~86_combout\,
	datad => \DRAM|Selector3~88_combout\,
	combout => \DRAM|Selector3~89_combout\);

-- Location: LCCOMB_X34_Y23_N8
\DRAM|Selector3~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~100_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\) # ((\DRAM|Selector3~89_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (\DRAM|Selector3~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector3~99_combout\,
	datad => \DRAM|Selector3~89_combout\,
	combout => \DRAM|Selector3~100_combout\);

-- Location: LCCOMB_X36_Y23_N4
\DRAM|Decoder1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~25_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & !\cpu0|alu0|mux_out0|Y[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datad => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	combout => \DRAM|Decoder1~25_combout\);

-- Location: LCCOMB_X36_Y23_N30
\DRAM|mem[36][1]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[36][1]~133_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~7_combout\ & (\DRAM|Decoder1~25_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~7_combout\,
	datac => \DRAM|Decoder1~25_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[36][1]~133_combout\);

-- Location: LCFF_X36_Y23_N19
\DRAM|mem[36][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[36][1]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[36][4]~regout\);

-- Location: LCCOMB_X28_Y21_N30
\DRAM|Decoder1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~24_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & !\cpu0|alu0|mux_out0|Y[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datad => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	combout => \DRAM|Decoder1~24_combout\);

-- Location: LCCOMB_X36_Y25_N26
\DRAM|mem[38][5]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[38][5]~129_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~7_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~7_combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~24_combout\,
	combout => \DRAM|mem[38][5]~129_combout\);

-- Location: LCFF_X35_Y21_N25
\DRAM|mem[38][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[38][5]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[38][4]~regout\);

-- Location: LCCOMB_X30_Y21_N0
\DRAM|mem[4][2]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[4][2]~134_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~25_combout\ & (\DRAM|Decoder1~8_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~25_combout\,
	datac => \DRAM|Decoder1~8_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[4][2]~134_combout\);

-- Location: LCFF_X30_Y21_N21
\DRAM|mem[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~258_combout\,
	sload => VCC,
	ena => \DRAM|mem[4][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[4][4]~regout\);

-- Location: LCCOMB_X30_Y21_N20
\DRAM|Selector3~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~74_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[6][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[4][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[6][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[4][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector3~74_combout\);

-- Location: LCCOMB_X35_Y21_N24
\DRAM|Selector3~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~75_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~74_combout\ & ((\DRAM|mem[38][4]~regout\))) # (!\DRAM|Selector3~74_combout\ & (\DRAM|mem[36][4]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector3~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[36][4]~regout\,
	datac => \DRAM|mem[38][4]~regout\,
	datad => \DRAM|Selector3~74_combout\,
	combout => \DRAM|Selector3~75_combout\);

-- Location: LCCOMB_X36_Y20_N20
\DRAM|mem[39][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[39][4]~feeder_combout\ = \DRAM|mem~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~259_combout\,
	combout => \DRAM|mem[39][4]~feeder_combout\);

-- Location: LCCOMB_X36_Y25_N8
\DRAM|mem[39][1]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[39][1]~136_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~7_combout\ & (\DRAM|Decoder1~26_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~7_combout\,
	datac => \DRAM|Decoder1~26_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[39][1]~136_combout\);

-- Location: LCFF_X36_Y20_N21
\DRAM|mem[39][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[39][4]~feeder_combout\,
	ena => \DRAM|mem[39][1]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[39][4]~regout\);

-- Location: LCCOMB_X36_Y25_N22
\DRAM|mem[37][0]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[37][0]~123_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~23_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~23_combout\,
	datab => \DRAM|mem[0][0]~122_combout\,
	datac => \RESET~combout\,
	datad => \DRAM|Decoder1~7_combout\,
	combout => \DRAM|mem[37][0]~123_combout\);

-- Location: LCFF_X38_Y22_N21
\DRAM|mem[37][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[37][0]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[37][4]~regout\);

-- Location: LCCOMB_X32_Y21_N14
\DRAM|mem[5][2]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[5][2]~126_combout\ = (\RESET~combout\) # ((\DRAM|mem[0][0]~122_combout\ & (\DRAM|Decoder1~8_combout\ & \DRAM|Decoder1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[0][0]~122_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~8_combout\,
	datad => \DRAM|Decoder1~23_combout\,
	combout => \DRAM|mem[5][2]~126_combout\);

-- Location: LCFF_X34_Y20_N11
\DRAM|mem[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[5][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[5][4]~regout\);

-- Location: LCCOMB_X34_Y20_N10
\DRAM|Selector3~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~72_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[7][4]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[5][4]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[7][4]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[5][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector3~72_combout\);

-- Location: LCCOMB_X38_Y22_N20
\DRAM|Selector3~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~73_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~72_combout\ & (\DRAM|mem[39][4]~regout\)) # (!\DRAM|Selector3~72_combout\ & ((\DRAM|mem[37][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector3~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[39][4]~regout\,
	datac => \DRAM|mem[37][4]~regout\,
	datad => \DRAM|Selector3~72_combout\,
	combout => \DRAM|Selector3~73_combout\);

-- Location: LCCOMB_X35_Y21_N26
\DRAM|Selector3~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~76_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector3~73_combout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector3~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector3~75_combout\,
	datad => \DRAM|Selector3~73_combout\,
	combout => \DRAM|Selector3~76_combout\);

-- Location: LCCOMB_X36_Y25_N10
\DRAM|mem[55][6]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[55][6]~139_combout\ = (\RESET~combout\) # ((\DRAM|mem[0][0]~122_combout\ & (\DRAM|Decoder1~26_combout\ & \DRAM|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|mem[0][0]~122_combout\,
	datac => \DRAM|Decoder1~26_combout\,
	datad => \DRAM|Decoder1~9_combout\,
	combout => \DRAM|mem[55][6]~139_combout\);

-- Location: LCFF_X37_Y24_N11
\DRAM|mem[55][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[55][6]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[55][4]~regout\);

-- Location: LCCOMB_X36_Y25_N16
\DRAM|mem[53][6]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[53][6]~127_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~23_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~23_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~9_combout\,
	combout => \DRAM|mem[53][6]~127_combout\);

-- Location: LCFF_X33_Y20_N17
\DRAM|mem[53][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[53][6]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[53][4]~regout\);

-- Location: LCCOMB_X33_Y19_N18
\DRAM|mem[23][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[23][4]~feeder_combout\ = \DRAM|mem~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~259_combout\,
	combout => \DRAM|mem[23][4]~feeder_combout\);

-- Location: LCCOMB_X34_Y25_N30
\DRAM|mem[23][1]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[23][1]~137_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~26_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~26_combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~5_combout\,
	combout => \DRAM|mem[23][1]~137_combout\);

-- Location: LCFF_X33_Y19_N19
\DRAM|mem[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[23][4]~feeder_combout\,
	ena => \DRAM|mem[23][1]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[23][4]~regout\);

-- Location: LCCOMB_X32_Y21_N20
\DRAM|mem[21][6]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[21][6]~125_combout\ = (\RESET~combout\) # ((\DRAM|mem[0][0]~122_combout\ & (\DRAM|Decoder1~5_combout\ & \DRAM|Decoder1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[0][0]~122_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~5_combout\,
	datad => \DRAM|Decoder1~23_combout\,
	combout => \DRAM|mem[21][6]~125_combout\);

-- Location: LCFF_X29_Y19_N1
\DRAM|mem[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~259_combout\,
	sload => VCC,
	ena => \DRAM|mem[21][6]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[21][4]~regout\);

-- Location: LCCOMB_X29_Y19_N0
\DRAM|Selector3~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~77_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[23][4]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[21][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[23][4]~regout\,
	datac => \DRAM|mem[21][4]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector3~77_combout\);

-- Location: LCCOMB_X33_Y20_N16
\DRAM|Selector3~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~78_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector3~77_combout\ & (\DRAM|mem[55][4]~regout\)) # (!\DRAM|Selector3~77_combout\ & ((\DRAM|mem[53][4]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector3~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[55][4]~regout\,
	datac => \DRAM|mem[53][4]~regout\,
	datad => \DRAM|Selector3~77_combout\,
	combout => \DRAM|Selector3~78_combout\);

-- Location: LCCOMB_X34_Y23_N30
\DRAM|Selector3~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~79_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector3~76_combout\ & ((\DRAM|Selector3~78_combout\))) # (!\DRAM|Selector3~76_combout\ & (\DRAM|Selector3~71_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector3~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~71_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector3~76_combout\,
	datad => \DRAM|Selector3~78_combout\,
	combout => \DRAM|Selector3~79_combout\);

-- Location: LCCOMB_X34_Y23_N2
\DRAM|Selector3~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~111_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector3~100_combout\ & (\DRAM|Selector3~110_combout\)) # (!\DRAM|Selector3~100_combout\ & ((\DRAM|Selector3~79_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector3~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~110_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector3~100_combout\,
	datad => \DRAM|Selector3~79_combout\,
	combout => \DRAM|Selector3~111_combout\);

-- Location: LCCOMB_X25_Y20_N30
\DRAM|Selector3~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~112_combout\ = (\DRAM|Selector7~49_combout\ & (\DRAM|Selector7~4_combout\)) # (!\DRAM|Selector7~49_combout\ & ((\DRAM|Selector7~4_combout\ & (\DRAM|Selector3~69_combout\)) # (!\DRAM|Selector7~4_combout\ & 
-- ((\DRAM|Selector3~111_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~49_combout\,
	datab => \DRAM|Selector7~4_combout\,
	datac => \DRAM|Selector3~69_combout\,
	datad => \DRAM|Selector3~111_combout\,
	combout => \DRAM|Selector3~112_combout\);

-- Location: LCCOMB_X29_Y22_N12
\DRAM|Selector3~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~123_combout\ = (\DRAM|Selector7~49_combout\ & ((\DRAM|Selector3~112_combout\ & (\DRAM|Selector3~122_combout\)) # (!\DRAM|Selector3~112_combout\ & ((\DRAM|Selector3~43_combout\))))) # (!\DRAM|Selector7~49_combout\ & 
-- (((\DRAM|Selector3~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~49_combout\,
	datab => \DRAM|Selector3~122_combout\,
	datac => \DRAM|Selector3~43_combout\,
	datad => \DRAM|Selector3~112_combout\,
	combout => \DRAM|Selector3~123_combout\);

-- Location: LCCOMB_X29_Y22_N6
\DRAM|Selector3~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~124_combout\ = (\DRAM|Selector7~6_combout\ & (((\DRAM|Selector7~5_combout\)))) # (!\DRAM|Selector7~6_combout\ & ((\DRAM|Selector7~5_combout\ & ((\DRAM|Selector3~123_combout\))) # (!\DRAM|Selector7~5_combout\ & (\IOA~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IOA~combout\(4),
	datab => \DRAM|Selector7~6_combout\,
	datac => \DRAM|Selector7~5_combout\,
	datad => \DRAM|Selector3~123_combout\,
	combout => \DRAM|Selector3~124_combout\);

-- Location: LCCOMB_X29_Y22_N0
\DRAM|Selector3~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~167_combout\ = (\DRAM|Selector7~6_combout\ & ((\DRAM|Selector3~124_combout\ & ((\DRAM|Selector3~166_combout\))) # (!\DRAM|Selector3~124_combout\ & (\IOB~combout\(4))))) # (!\DRAM|Selector7~6_combout\ & (((\DRAM|Selector3~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IOB~combout\(4),
	datab => \DRAM|Selector7~6_combout\,
	datac => \DRAM|Selector3~166_combout\,
	datad => \DRAM|Selector3~124_combout\,
	combout => \DRAM|Selector3~167_combout\);

-- Location: LCCOMB_X29_Y22_N10
\cpu0|rf0|reg_0|Q~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_0|Q~6_combout\ = (\cpu0|rf0|reg_0|Q~5_combout\ & (((\DRAM|Selector7~176_combout\ & \DRAM|Selector3~167_combout\)) # (!\cpu0|decoder0|Decoder4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~176_combout\,
	datab => \cpu0|rf0|reg_0|Q~5_combout\,
	datac => \cpu0|decoder0|Decoder4~1_combout\,
	datad => \DRAM|Selector3~167_combout\,
	combout => \cpu0|rf0|reg_0|Q~6_combout\);

-- Location: LCCOMB_X29_Y24_N28
\cpu0|rf0|reg_5|Q[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_5|Q[4]~feeder_combout\ = \cpu0|rf0|reg_0|Q~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|reg_0|Q~6_combout\,
	combout => \cpu0|rf0|reg_5|Q[4]~feeder_combout\);

-- Location: LCFF_X29_Y24_N29
\cpu0|rf0|reg_5|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_5|Q[4]~feeder_combout\,
	ena => \cpu0|rf0|reg_5|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_5|Q\(4));

-- Location: LCCOMB_X30_Y24_N18
\cpu0|rf0|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux11~0_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|decoder0|SB[1]~1_combout\)))) # (!\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|decoder0|SB[1]~1_combout\ & (\cpu0|rf0|reg_6|Q\(4))) # (!\cpu0|decoder0|SB[1]~1_combout\ & 
-- ((\cpu0|rf0|reg_4|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[0]~0_combout\,
	datab => \cpu0|rf0|reg_6|Q\(4),
	datac => \cpu0|rf0|reg_4|Q\(4),
	datad => \cpu0|decoder0|SB[1]~1_combout\,
	combout => \cpu0|rf0|Mux11~0_combout\);

-- Location: LCCOMB_X29_Y24_N26
\cpu0|rf0|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux11~1_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|rf0|Mux11~0_combout\ & (\cpu0|rf0|reg_7|Q\(4))) # (!\cpu0|rf0|Mux11~0_combout\ & ((\cpu0|rf0|reg_5|Q\(4)))))) # (!\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|rf0|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_7|Q\(4),
	datab => \cpu0|rf0|reg_5|Q\(4),
	datac => \cpu0|decoder0|SB[0]~0_combout\,
	datad => \cpu0|rf0|Mux11~0_combout\,
	combout => \cpu0|rf0|Mux11~1_combout\);

-- Location: LCFF_X29_Y25_N13
\cpu0|rf0|reg_0|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~6_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_0|Q[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_0|Q\(4));

-- Location: LCCOMB_X29_Y25_N12
\cpu0|rf0|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux11~2_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|rf0|reg_1|Q\(4)) # ((\cpu0|decoder0|SB[1]~1_combout\)))) # (!\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|rf0|reg_0|Q\(4) & !\cpu0|decoder0|SB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_1|Q\(4),
	datab => \cpu0|decoder0|SB[0]~0_combout\,
	datac => \cpu0|rf0|reg_0|Q\(4),
	datad => \cpu0|decoder0|SB[1]~1_combout\,
	combout => \cpu0|rf0|Mux11~2_combout\);

-- Location: LCCOMB_X30_Y22_N0
\cpu0|rf0|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux11~3_combout\ = (\cpu0|decoder0|SB[1]~1_combout\ & ((\cpu0|rf0|Mux11~2_combout\ & ((\cpu0|rf0|reg_3|Q\(4)))) # (!\cpu0|rf0|Mux11~2_combout\ & (\cpu0|rf0|reg_2|Q\(4))))) # (!\cpu0|decoder0|SB[1]~1_combout\ & (((\cpu0|rf0|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[1]~1_combout\,
	datab => \cpu0|rf0|reg_2|Q\(4),
	datac => \cpu0|rf0|reg_3|Q\(4),
	datad => \cpu0|rf0|Mux11~2_combout\,
	combout => \cpu0|rf0|Mux11~3_combout\);

-- Location: LCCOMB_X30_Y19_N8
\cpu0|rf0|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux11~4_combout\ = (\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux11~1_combout\)) # (!\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux11~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[2]~2_combout\,
	datac => \cpu0|rf0|Mux11~1_combout\,
	datad => \cpu0|rf0|Mux11~3_combout\,
	combout => \cpu0|rf0|Mux11~4_combout\);

-- Location: LCCOMB_X30_Y19_N22
\cpu0|alu0|adder0|inst0|Sum~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~34_combout\ = (\cpu0|decoder0|WideOr7~0_combout\ & (\IRAM|Mux11~5_combout\ & ((\cpu0|decoder0|WideOr6~0_combout\)))) # (!\cpu0|decoder0|WideOr7~0_combout\ & (((\cpu0|rf0|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux11~5_combout\,
	datab => \cpu0|decoder0|WideOr7~0_combout\,
	datac => \cpu0|rf0|Mux11~4_combout\,
	datad => \cpu0|decoder0|WideOr6~0_combout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~34_combout\);

-- Location: LCCOMB_X30_Y19_N30
\cpu0|alu0|adder0|inst0|Sum~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~25_combout\ = (\cpu0|alu0|mux_out0|Equal1~2_combout\) # ((\cpu0|rf0|Mux3~4_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~34_combout\) # (!\cpu0|alu0|mux_out0|Y[1]~17_combout\))) # (!\cpu0|rf0|Mux3~4_combout\ & 
-- (!\cpu0|alu0|mux_out0|Y[1]~17_combout\ & \cpu0|alu0|adder0|inst0|Sum~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux3~4_combout\,
	datab => \cpu0|alu0|mux_out0|Equal1~2_combout\,
	datac => \cpu0|alu0|mux_out0|Y[1]~17_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~34_combout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~25_combout\);

-- Location: LCCOMB_X31_Y20_N28
\cpu0|alu0|adder0|inst0|Sum~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~27_combout\ = (\cpu0|alu0|mux_out0|Equal0~2_combout\ & (\cpu0|alu0|adder0|inst0|Sum~26_combout\ & (\cpu0|alu0|adder0|inst0|Sum~25_combout\))) # (!\cpu0|alu0|mux_out0|Equal0~2_combout\ & 
-- (((\cpu0|alu0|adder0|inst0|Sum~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~26_combout\,
	datab => \cpu0|alu0|mux_out0|Equal0~2_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~25_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~12_combout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~27_combout\);

-- Location: LCCOMB_X25_Y21_N4
\DRAM|Decoder1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~16_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & \cpu0|alu0|adder0|inst0|Sum~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	combout => \DRAM|Decoder1~16_combout\);

-- Location: LCCOMB_X23_Y17_N30
\DRAM|mem[215][0]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[215][0]~78_combout\ = (\DRAM|Decoder1~14_combout\ & (\DRAM|Decoder1~16_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~14_combout\,
	datac => \DRAM|Decoder1~16_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[215][0]~78_combout\);

-- Location: LCFF_X22_Y19_N27
\DRAM|mem[215][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[215][5]~feeder_combout\,
	ena => \DRAM|mem[215][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[215][5]~regout\);

-- Location: LCFF_X22_Y18_N7
\DRAM|mem[223][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[223][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[223][5]~regout\);

-- Location: LCCOMB_X22_Y18_N6
\DRAM|Selector2~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~121_combout\ = (\DRAM|Selector2~120_combout\ & (((\DRAM|mem[223][5]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\DRAM|Selector2~120_combout\ & (\DRAM|mem[215][5]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~120_combout\,
	datab => \DRAM|mem[215][5]~regout\,
	datac => \DRAM|mem[223][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~121_combout\);

-- Location: LCCOMB_X22_Y20_N30
\DRAM|mem[221][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[221][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[221][5]~feeder_combout\);

-- Location: LCFF_X22_Y20_N31
\DRAM|mem[221][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[221][5]~feeder_combout\,
	ena => \DRAM|mem[221][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[221][5]~regout\);

-- Location: LCCOMB_X33_Y13_N14
\DRAM|mem[213][0]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[213][0]~70_combout\ = (\DRAM|Decoder1~10_combout\ & (\DRAM|Decoder1~16_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~10_combout\,
	datac => \DRAM|Decoder1~16_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[213][0]~70_combout\);

-- Location: LCFF_X22_Y16_N5
\DRAM|mem[213][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[213][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[213][5]~regout\);

-- Location: LCCOMB_X24_Y16_N4
\DRAM|mem[209][0]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[209][0]~71_combout\ = (\DRAM|Decoder1~11_combout\ & (\DRAM|Decoder1~16_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~11_combout\,
	datac => \DRAM|Decoder1~16_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[209][0]~71_combout\);

-- Location: LCFF_X22_Y16_N7
\DRAM|mem[209][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[209][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[209][5]~regout\);

-- Location: LCCOMB_X22_Y16_N6
\DRAM|Selector2~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~115_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[217][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[209][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[217][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[209][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~115_combout\);

-- Location: LCCOMB_X22_Y16_N4
\DRAM|Selector2~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~116_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector2~115_combout\ & (\DRAM|mem[221][5]~regout\)) # (!\DRAM|Selector2~115_combout\ & ((\DRAM|mem[213][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector2~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[221][5]~regout\,
	datac => \DRAM|mem[213][5]~regout\,
	datad => \DRAM|Selector2~115_combout\,
	combout => \DRAM|Selector2~116_combout\);

-- Location: LCCOMB_X21_Y17_N6
\DRAM|mem[220][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[220][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[220][5]~feeder_combout\);

-- Location: LCFF_X21_Y17_N7
\DRAM|mem[220][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[220][5]~feeder_combout\,
	ena => \DRAM|mem[220][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[220][5]~regout\);

-- Location: LCFF_X22_Y17_N5
\DRAM|mem[216][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[216][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[216][5]~regout\);

-- Location: LCCOMB_X23_Y17_N20
\DRAM|mem[208][0]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[208][0]~75_combout\ = (\DRAM|Decoder1~16_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~16_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~12_combout\,
	combout => \DRAM|mem[208][0]~75_combout\);

-- Location: LCFF_X22_Y17_N7
\DRAM|mem[208][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[208][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[208][5]~regout\);

-- Location: LCCOMB_X22_Y17_N6
\DRAM|Selector2~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~117_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[212][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[208][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[212][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[208][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~117_combout\);

-- Location: LCCOMB_X22_Y17_N4
\DRAM|Selector2~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~118_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector2~117_combout\ & (\DRAM|mem[220][5]~regout\)) # (!\DRAM|Selector2~117_combout\ & ((\DRAM|mem[216][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector2~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[220][5]~regout\,
	datac => \DRAM|mem[216][5]~regout\,
	datad => \DRAM|Selector2~117_combout\,
	combout => \DRAM|Selector2~118_combout\);

-- Location: LCCOMB_X38_Y20_N12
\DRAM|Selector2~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~119_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\) # ((\DRAM|Selector2~116_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- ((\DRAM|Selector2~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector2~116_combout\,
	datad => \DRAM|Selector2~118_combout\,
	combout => \DRAM|Selector2~119_combout\);

-- Location: LCCOMB_X38_Y20_N22
\DRAM|Selector2~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~122_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector2~119_combout\ & ((\DRAM|Selector2~121_combout\))) # (!\DRAM|Selector2~119_combout\ & (\DRAM|Selector2~114_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector2~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~114_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector2~121_combout\,
	datad => \DRAM|Selector2~119_combout\,
	combout => \DRAM|Selector2~122_combout\);

-- Location: LCCOMB_X34_Y15_N18
\DRAM|mem[179][0]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[179][0]~60_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~9_combout\ & \DRAM|Decoder1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datab => \DRAM|Decoder1~9_combout\,
	datad => \DRAM|Decoder1~15_combout\,
	combout => \DRAM|mem[179][0]~60_combout\);

-- Location: LCFF_X32_Y14_N29
\DRAM|mem[179][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[179][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[179][5]~regout\);

-- Location: LCCOMB_X31_Y16_N22
\DRAM|mem[177][0]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[177][0]~28_combout\ = (\DRAM|Decoder1~9_combout\ & (\DRAM|Decoder1~11_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~9_combout\,
	datac => \DRAM|Decoder1~11_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[177][0]~28_combout\);

-- Location: LCFF_X31_Y16_N29
\DRAM|mem[177][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[177][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[177][5]~regout\);

-- Location: LCFF_X27_Y16_N29
\DRAM|mem[178][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[178][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[178][5]~regout\);

-- Location: LCFF_X31_Y16_N7
\DRAM|mem[176][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[176][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[176][5]~regout\);

-- Location: LCCOMB_X31_Y16_N6
\DRAM|Selector2~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~55_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[178][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[176][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[178][5]~regout\,
	datac => \DRAM|mem[176][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector2~55_combout\);

-- Location: LCCOMB_X31_Y16_N28
\DRAM|Selector2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~56_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector2~55_combout\ & (\DRAM|mem[179][5]~regout\)) # (!\DRAM|Selector2~55_combout\ & ((\DRAM|mem[177][5]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector2~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[179][5]~regout\,
	datac => \DRAM|mem[177][5]~regout\,
	datad => \DRAM|Selector2~55_combout\,
	combout => \DRAM|Selector2~56_combout\);

-- Location: LCFF_X30_Y14_N17
\DRAM|mem[144][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[144][0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[144][5]~regout\);

-- Location: LCCOMB_X30_Y14_N16
\DRAM|Selector2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~50_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[145][5]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[144][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[145][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[144][5]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector2~50_combout\);

-- Location: LCFF_X32_Y14_N3
\DRAM|mem[147][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[147][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[147][5]~regout\);

-- Location: LCCOMB_X32_Y14_N2
\DRAM|Selector2~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~51_combout\ = (\DRAM|Selector2~50_combout\ & (((\DRAM|mem[147][5]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\DRAM|Selector2~50_combout\ & (\DRAM|mem[146][5]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[146][5]~regout\,
	datab => \DRAM|Selector2~50_combout\,
	datac => \DRAM|mem[147][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector2~51_combout\);

-- Location: LCCOMB_X33_Y14_N16
\DRAM|mem[131][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[131][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[131][5]~feeder_combout\);

-- Location: LCFF_X33_Y14_N17
\DRAM|mem[131][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[131][5]~feeder_combout\,
	ena => \DRAM|mem[131][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[131][5]~regout\);

-- Location: LCFF_X32_Y16_N13
\DRAM|mem[130][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[130][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[130][5]~regout\);

-- Location: LCFF_X32_Y16_N23
\DRAM|mem[128][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[128][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[128][5]~regout\);

-- Location: LCCOMB_X30_Y15_N14
\DRAM|mem[129][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[129][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[129][5]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N30
\DRAM|mem[129][0]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[129][0]~27_combout\ = (\DRAM|Decoder1~11_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~11_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~8_combout\,
	combout => \DRAM|mem[129][0]~27_combout\);

-- Location: LCFF_X30_Y15_N15
\DRAM|mem[129][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[129][5]~feeder_combout\,
	ena => \DRAM|mem[129][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[129][5]~regout\);

-- Location: LCCOMB_X32_Y16_N22
\DRAM|Selector2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~52_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[129][5]~regout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[128][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[128][5]~regout\,
	datad => \DRAM|mem[129][5]~regout\,
	combout => \DRAM|Selector2~52_combout\);

-- Location: LCCOMB_X32_Y16_N12
\DRAM|Selector2~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~53_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector2~52_combout\ & (\DRAM|mem[131][5]~regout\)) # (!\DRAM|Selector2~52_combout\ & ((\DRAM|mem[130][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector2~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[131][5]~regout\,
	datac => \DRAM|mem[130][5]~regout\,
	datad => \DRAM|Selector2~52_combout\,
	combout => \DRAM|Selector2~53_combout\);

-- Location: LCCOMB_X32_Y16_N24
\DRAM|Selector2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~54_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector2~51_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector2~51_combout\,
	datad => \DRAM|Selector2~53_combout\,
	combout => \DRAM|Selector2~54_combout\);

-- Location: LCCOMB_X32_Y17_N4
\DRAM|mem[161][0]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[161][0]~26_combout\ = (\DRAM|Decoder1~7_combout\ & (\DRAM|Decoder1~11_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~7_combout\,
	datac => \DRAM|Decoder1~11_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[161][0]~26_combout\);

-- Location: LCFF_X32_Y17_N29
\DRAM|mem[161][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[161][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[161][5]~regout\);

-- Location: LCFF_X30_Y17_N7
\DRAM|mem[160][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[160][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[160][5]~regout\);

-- Location: LCCOMB_X30_Y17_N6
\DRAM|Selector2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~48_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[161][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[160][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[161][5]~regout\,
	datac => \DRAM|mem[160][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector2~48_combout\);

-- Location: LCFF_X31_Y18_N27
\DRAM|mem[162][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[162][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[162][5]~regout\);

-- Location: LCCOMB_X31_Y18_N26
\DRAM|Selector2~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~49_combout\ = (\DRAM|Selector2~48_combout\ & ((\DRAM|mem[163][5]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\DRAM|Selector2~48_combout\ & (((\DRAM|mem[162][5]~regout\ & \cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[163][5]~regout\,
	datab => \DRAM|Selector2~48_combout\,
	datac => \DRAM|mem[162][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector2~49_combout\);

-- Location: LCCOMB_X32_Y16_N2
\DRAM|Selector2~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~57_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector2~54_combout\ & (\DRAM|Selector2~56_combout\)) # (!\DRAM|Selector2~54_combout\ & ((\DRAM|Selector2~49_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector2~56_combout\,
	datac => \DRAM|Selector2~54_combout\,
	datad => \DRAM|Selector2~49_combout\,
	combout => \DRAM|Selector2~57_combout\);

-- Location: LCCOMB_X32_Y16_N4
\DRAM|Selector2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~58_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector2~47_combout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- \DRAM|Selector2~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~47_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datad => \DRAM|Selector2~57_combout\,
	combout => \DRAM|Selector2~58_combout\);

-- Location: LCCOMB_X32_Y18_N14
\DRAM|mem[185][0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[185][0]~24_combout\ = (\DRAM|Decoder1~11_combout\ & (\DRAM|Decoder1~4_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~11_combout\,
	datac => \DRAM|Decoder1~4_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[185][0]~24_combout\);

-- Location: LCFF_X32_Y18_N7
\DRAM|mem[185][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[185][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[185][5]~regout\);

-- Location: LCCOMB_X31_Y18_N16
\DRAM|mem[186][0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[186][0]~4_combout\ = (\DRAM|Decoder1~1_combout\ & (\DRAM|Decoder1~4_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~1_combout\,
	datac => \DRAM|Decoder1~4_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[186][0]~4_combout\);

-- Location: LCFF_X34_Y13_N27
\DRAM|mem[186][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[186][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[186][5]~regout\);

-- Location: LCFF_X34_Y13_N29
\DRAM|mem[184][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[184][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[184][5]~regout\);

-- Location: LCCOMB_X34_Y13_N28
\DRAM|Selector2~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~35_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[186][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[184][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[186][5]~regout\,
	datac => \DRAM|mem[184][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector2~35_combout\);

-- Location: LCCOMB_X32_Y18_N6
\DRAM|Selector2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~36_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector2~35_combout\ & (\DRAM|mem[187][5]~regout\)) # (!\DRAM|Selector2~35_combout\ & ((\DRAM|mem[185][5]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector2~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[187][5]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[185][5]~regout\,
	datad => \DRAM|Selector2~35_combout\,
	combout => \DRAM|Selector2~36_combout\);

-- Location: LCFF_X29_Y18_N17
\DRAM|mem[138][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[138][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[138][5]~regout\);

-- Location: LCCOMB_X28_Y15_N28
\DRAM|mem[137][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[137][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[137][5]~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N20
\DRAM|mem[137][0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[137][0]~23_combout\ = (\DRAM|Decoder1~11_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~11_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~3_combout\,
	combout => \DRAM|mem[137][0]~23_combout\);

-- Location: LCFF_X28_Y15_N29
\DRAM|mem[137][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[137][5]~feeder_combout\,
	ena => \DRAM|mem[137][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[137][5]~regout\);

-- Location: LCCOMB_X29_Y18_N22
\DRAM|mem[136][0]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[136][0]~35_combout\ = (\DRAM|Decoder1~12_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~12_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~3_combout\,
	combout => \DRAM|mem[136][0]~35_combout\);

-- Location: LCFF_X29_Y18_N3
\DRAM|mem[136][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[136][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[136][5]~regout\);

-- Location: LCCOMB_X29_Y18_N2
\DRAM|Selector2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~32_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[137][5]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[136][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[137][5]~regout\,
	datac => \DRAM|mem[136][5]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector2~32_combout\);

-- Location: LCCOMB_X29_Y18_N16
\DRAM|Selector2~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~33_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector2~32_combout\ & (\DRAM|mem[139][5]~regout\)) # (!\DRAM|Selector2~32_combout\ & ((\DRAM|mem[138][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector2~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[139][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[138][5]~regout\,
	datad => \DRAM|Selector2~32_combout\,
	combout => \DRAM|Selector2~33_combout\);

-- Location: LCCOMB_X31_Y18_N20
\DRAM|mem[170][0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[170][0]~1_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~0_combout\ & \DRAM|Decoder1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datab => \DRAM|Decoder1~0_combout\,
	datac => \DRAM|Decoder1~1_combout\,
	combout => \DRAM|mem[170][0]~1_combout\);

-- Location: LCFF_X33_Y17_N13
\DRAM|mem[170][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[170][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[170][5]~regout\);

-- Location: LCCOMB_X34_Y15_N14
\DRAM|mem[171][0]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[171][0]~53_combout\ = (\DRAM|Decoder1~0_combout\ & (\DRAM|Decoder1~15_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~0_combout\,
	datab => \DRAM|Decoder1~15_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[171][0]~53_combout\);

-- Location: LCFF_X33_Y15_N19
\DRAM|mem[171][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[171][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[171][5]~regout\);

-- Location: LCCOMB_X27_Y15_N22
\DRAM|mem[168][0]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[168][0]~33_combout\ = (\DRAM|Decoder1~12_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~12_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~0_combout\,
	combout => \DRAM|mem[168][0]~33_combout\);

-- Location: LCFF_X32_Y18_N13
\DRAM|mem[168][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[168][0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[168][5]~regout\);

-- Location: LCCOMB_X33_Y15_N24
\DRAM|mem[169][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[169][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[169][5]~feeder_combout\);

-- Location: LCCOMB_X33_Y15_N20
\DRAM|mem[169][0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[169][0]~21_combout\ = (\DRAM|Decoder1~11_combout\ & (\DRAM|Decoder1~0_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~11_combout\,
	datac => \DRAM|Decoder1~0_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[169][0]~21_combout\);

-- Location: LCFF_X33_Y15_N25
\DRAM|mem[169][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[169][5]~feeder_combout\,
	ena => \DRAM|mem[169][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[169][5]~regout\);

-- Location: LCCOMB_X32_Y18_N12
\DRAM|Selector2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~30_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[169][5]~regout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[168][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[168][5]~regout\,
	datad => \DRAM|mem[169][5]~regout\,
	combout => \DRAM|Selector2~30_combout\);

-- Location: LCCOMB_X33_Y15_N18
\DRAM|Selector2~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~31_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector2~30_combout\ & ((\DRAM|mem[171][5]~regout\))) # (!\DRAM|Selector2~30_combout\ & (\DRAM|mem[170][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[170][5]~regout\,
	datac => \DRAM|mem[171][5]~regout\,
	datad => \DRAM|Selector2~30_combout\,
	combout => \DRAM|Selector2~31_combout\);

-- Location: LCCOMB_X32_Y16_N28
\DRAM|Selector2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~34_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # ((\DRAM|Selector2~31_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|Selector2~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector2~33_combout\,
	datad => \DRAM|Selector2~31_combout\,
	combout => \DRAM|Selector2~34_combout\);

-- Location: LCCOMB_X32_Y16_N14
\DRAM|Selector2~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~37_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~34_combout\ & ((\DRAM|Selector2~36_combout\))) # (!\DRAM|Selector2~34_combout\ & (\DRAM|Selector2~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector2~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~29_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector2~36_combout\,
	datad => \DRAM|Selector2~34_combout\,
	combout => \DRAM|Selector2~37_combout\);

-- Location: LCCOMB_X28_Y22_N16
\DRAM|Selector2~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~69_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector2~58_combout\ & (\DRAM|Selector2~68_combout\)) # (!\DRAM|Selector2~58_combout\ & ((\DRAM|Selector2~37_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~68_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector2~58_combout\,
	datad => \DRAM|Selector2~37_combout\,
	combout => \DRAM|Selector2~69_combout\);

-- Location: LCCOMB_X31_Y25_N28
\cpu0|rf0|reg_3|Q[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_3|Q[5]~feeder_combout\ = \cpu0|rf0|reg_0|Q~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|reg_0|Q~7_combout\,
	combout => \cpu0|rf0|reg_3|Q[5]~feeder_combout\);

-- Location: LCFF_X31_Y25_N29
\cpu0|rf0|reg_3|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_3|Q[5]~feeder_combout\,
	ena => \cpu0|rf0|reg_3|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_3|Q\(5));

-- Location: LCFF_X29_Y25_N19
\cpu0|rf0|reg_0|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~7_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_0|Q[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_0|Q\(5));

-- Location: LCCOMB_X29_Y25_N18
\cpu0|rf0|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux10~2_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|rf0|reg_1|Q\(5)) # ((\cpu0|decoder0|SB[1]~1_combout\)))) # (!\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|rf0|reg_0|Q\(5) & !\cpu0|decoder0|SB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_1|Q\(5),
	datab => \cpu0|decoder0|SB[0]~0_combout\,
	datac => \cpu0|rf0|reg_0|Q\(5),
	datad => \cpu0|decoder0|SB[1]~1_combout\,
	combout => \cpu0|rf0|Mux10~2_combout\);

-- Location: LCCOMB_X31_Y25_N22
\cpu0|rf0|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux10~3_combout\ = (\cpu0|decoder0|SB[1]~1_combout\ & ((\cpu0|rf0|Mux10~2_combout\ & ((\cpu0|rf0|reg_3|Q\(5)))) # (!\cpu0|rf0|Mux10~2_combout\ & (\cpu0|rf0|reg_2|Q\(5))))) # (!\cpu0|decoder0|SB[1]~1_combout\ & (((\cpu0|rf0|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_2|Q\(5),
	datab => \cpu0|rf0|reg_3|Q\(5),
	datac => \cpu0|decoder0|SB[1]~1_combout\,
	datad => \cpu0|rf0|Mux10~2_combout\,
	combout => \cpu0|rf0|Mux10~3_combout\);

-- Location: LCCOMB_X35_Y20_N0
\DRAM|mem~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~261_combout\ = (!\RESET~combout\ & ((\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux10~1_combout\))) # (!\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \cpu0|rf0|Mux10~3_combout\,
	datac => \cpu0|rf0|Mux10~1_combout\,
	datad => \cpu0|decoder0|SB[2]~2_combout\,
	combout => \DRAM|mem~261_combout\);

-- Location: LCCOMB_X36_Y22_N18
\DRAM|mem[58][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[58][5]~feeder_combout\ = \DRAM|mem~261_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~261_combout\,
	combout => \DRAM|mem[58][5]~feeder_combout\);

-- Location: LCCOMB_X35_Y25_N10
\DRAM|mem[58][5]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[58][5]~143_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~27_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~27_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~4_combout\,
	combout => \DRAM|mem[58][5]~143_combout\);

-- Location: LCFF_X36_Y22_N19
\DRAM|mem[58][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[58][5]~feeder_combout\,
	ena => \DRAM|mem[58][5]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[58][5]~regout\);

-- Location: LCCOMB_X36_Y24_N14
\DRAM|mem[62][0]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[62][0]~175_combout\ = (\DRAM|Decoder1~4_combout\ & (\DRAM|Decoder1~24_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~4_combout\,
	datac => \DRAM|Decoder1~24_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[62][0]~175_combout\);

-- Location: LCFF_X36_Y24_N21
\DRAM|mem[62][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[62][0]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[62][5]~regout\);

-- Location: LCCOMB_X34_Y25_N6
\DRAM|mem[46][0]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[46][0]~173_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~0_combout\ & (\DRAM|Decoder1~24_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~0_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~24_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[46][0]~173_combout\);

-- Location: LCFF_X36_Y21_N5
\DRAM|mem[46][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[46][5]~regout\);

-- Location: LCCOMB_X35_Y25_N16
\DRAM|mem[42][1]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[42][1]~141_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~27_combout\ & (\DRAM|Decoder1~0_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~27_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~0_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[42][1]~141_combout\);

-- Location: LCFF_X36_Y21_N31
\DRAM|mem[42][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[42][1]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[42][5]~regout\);

-- Location: LCCOMB_X36_Y21_N30
\DRAM|Selector2~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~77_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[46][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[42][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[46][5]~regout\,
	datac => \DRAM|mem[42][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector2~77_combout\);

-- Location: LCCOMB_X36_Y24_N20
\DRAM|Selector2~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~78_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~77_combout\ & ((\DRAM|mem[62][5]~regout\))) # (!\DRAM|Selector2~77_combout\ & (\DRAM|mem[58][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector2~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[58][5]~regout\,
	datac => \DRAM|mem[62][5]~regout\,
	datad => \DRAM|Selector2~77_combout\,
	combout => \DRAM|Selector2~78_combout\);

-- Location: LCFF_X35_Y22_N29
\DRAM|mem[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[18][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[18][5]~regout\);

-- Location: LCFF_X35_Y23_N7
\DRAM|mem[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[2][2]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[2][5]~regout\);

-- Location: LCCOMB_X35_Y23_N6
\DRAM|Selector2~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~74_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[6][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[2][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[6][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[2][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~74_combout\);

-- Location: LCCOMB_X35_Y22_N28
\DRAM|Selector2~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~75_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~74_combout\ & (\DRAM|mem[22][5]~regout\)) # (!\DRAM|Selector2~74_combout\ & ((\DRAM|mem[18][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector2~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[22][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[18][5]~regout\,
	datad => \DRAM|Selector2~74_combout\,
	combout => \DRAM|Selector2~75_combout\);

-- Location: LCCOMB_X38_Y23_N26
\DRAM|mem[26][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[26][5]~feeder_combout\ = \DRAM|mem~261_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~261_combout\,
	combout => \DRAM|mem[26][5]~feeder_combout\);

-- Location: LCCOMB_X38_Y23_N4
\DRAM|mem[26][5]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[26][5]~140_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~27_combout\ & (\DRAM|Decoder1~2_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~27_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~2_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[26][5]~140_combout\);

-- Location: LCFF_X38_Y23_N27
\DRAM|mem[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[26][5]~feeder_combout\,
	ena => \DRAM|mem[26][5]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[26][5]~regout\);

-- Location: LCCOMB_X35_Y25_N28
\DRAM|mem~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~260_combout\ = (\RESET~combout\) # ((\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux10~1_combout\)) # (!\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux10~1_combout\,
	datab => \cpu0|decoder0|SB[2]~2_combout\,
	datac => \RESET~combout\,
	datad => \cpu0|rf0|Mux10~3_combout\,
	combout => \DRAM|mem~260_combout\);

-- Location: LCCOMB_X35_Y24_N30
\DRAM|mem[30][3]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[30][3]~172_combout\ = (\RESET~combout\) # ((\DRAM|mem[0][0]~122_combout\ & (\DRAM|Decoder1~24_combout\ & \DRAM|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[0][0]~122_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~24_combout\,
	datad => \DRAM|Decoder1~2_combout\,
	combout => \DRAM|mem[30][3]~172_combout\);

-- Location: LCFF_X35_Y24_N7
\DRAM|mem[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~260_combout\,
	sload => VCC,
	ena => \DRAM|mem[30][3]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[30][5]~regout\);

-- Location: LCCOMB_X34_Y25_N0
\DRAM|mem[14][6]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[14][6]~174_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~24_combout\ & (\DRAM|Decoder1~3_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~24_combout\,
	datac => \DRAM|Decoder1~3_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[14][6]~174_combout\);

-- Location: LCFF_X35_Y24_N21
\DRAM|mem[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~260_combout\,
	sload => VCC,
	ena => \DRAM|mem[14][6]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[14][5]~regout\);

-- Location: LCCOMB_X35_Y23_N8
\DRAM|mem[10][2]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[10][2]~142_combout\ = (\RESET~combout\) # ((\DRAM|mem[0][0]~122_combout\ & (\DRAM|Decoder1~3_combout\ & \DRAM|Decoder1~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[0][0]~122_combout\,
	datab => \DRAM|Decoder1~3_combout\,
	datac => \DRAM|Decoder1~27_combout\,
	datad => \RESET~combout\,
	combout => \DRAM|mem[10][2]~142_combout\);

-- Location: LCFF_X35_Y23_N5
\DRAM|mem[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[10][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[10][5]~regout\);

-- Location: LCCOMB_X35_Y23_N4
\DRAM|Selector2~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~72_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[14][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[10][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[14][5]~regout\,
	datac => \DRAM|mem[10][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~72_combout\);

-- Location: LCCOMB_X35_Y24_N6
\DRAM|Selector2~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~73_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~72_combout\ & ((\DRAM|mem[30][5]~regout\))) # (!\DRAM|Selector2~72_combout\ & (\DRAM|mem[26][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector2~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[26][5]~regout\,
	datac => \DRAM|mem[30][5]~regout\,
	datad => \DRAM|Selector2~72_combout\,
	combout => \DRAM|Selector2~73_combout\);

-- Location: LCCOMB_X35_Y22_N22
\DRAM|Selector2~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~76_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector2~73_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|Selector2~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector2~75_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datad => \DRAM|Selector2~73_combout\,
	combout => \DRAM|Selector2~76_combout\);

-- Location: LCCOMB_X35_Y22_N8
\DRAM|Selector2~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~79_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector2~76_combout\ & ((\DRAM|Selector2~78_combout\))) # (!\DRAM|Selector2~76_combout\ & (\DRAM|Selector2~71_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector2~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~71_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector2~78_combout\,
	datad => \DRAM|Selector2~76_combout\,
	combout => \DRAM|Selector2~79_combout\);

-- Location: LCCOMB_X36_Y25_N6
\DRAM|mem[52][6]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[52][6]~135_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~25_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~25_combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~9_combout\,
	combout => \DRAM|mem[52][6]~135_combout\);

-- Location: LCFF_X32_Y25_N13
\DRAM|mem[52][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~260_combout\,
	sload => VCC,
	ena => \DRAM|mem[52][6]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[52][5]~regout\);

-- Location: LCFF_X32_Y23_N25
\DRAM|mem[48][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[48][7]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[48][5]~regout\);

-- Location: LCCOMB_X32_Y23_N24
\DRAM|Selector2~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~97_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[56][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[48][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[56][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[48][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~97_combout\);

-- Location: LCCOMB_X32_Y25_N12
\DRAM|Selector2~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~98_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector2~97_combout\ & (\DRAM|mem[60][5]~regout\)) # (!\DRAM|Selector2~97_combout\ & ((\DRAM|mem[52][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector2~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[60][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[52][5]~regout\,
	datad => \DRAM|Selector2~97_combout\,
	combout => \DRAM|Selector2~98_combout\);

-- Location: LCCOMB_X33_Y24_N30
\DRAM|mem[28][3]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[28][3]~180_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~25_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~25_combout\,
	datab => \DRAM|mem[0][0]~122_combout\,
	datac => \RESET~combout\,
	datad => \DRAM|Decoder1~2_combout\,
	combout => \DRAM|mem[28][3]~180_combout\);

-- Location: LCFF_X33_Y24_N9
\DRAM|mem[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~260_combout\,
	sload => VCC,
	ena => \DRAM|mem[28][3]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[28][5]~regout\);

-- Location: LCCOMB_X33_Y24_N28
\DRAM|mem[20][0]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[20][0]~132_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~5_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~5_combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~25_combout\,
	combout => \DRAM|mem[20][0]~132_combout\);

-- Location: LCFF_X33_Y24_N23
\DRAM|mem[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[20][0]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[20][5]~regout\);

-- Location: LCCOMB_X38_Y23_N28
\DRAM|mem[24][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[24][5]~feeder_combout\ = \DRAM|mem~261_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~261_combout\,
	combout => \DRAM|mem[24][5]~feeder_combout\);

-- Location: LCFF_X38_Y23_N29
\DRAM|mem[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[24][5]~feeder_combout\,
	ena => \DRAM|mem[24][5]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[24][5]~regout\);

-- Location: LCFF_X34_Y21_N1
\DRAM|mem[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~260_combout\,
	sload => VCC,
	ena => \DRAM|mem[16][3]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[16][5]~regout\);

-- Location: LCCOMB_X34_Y21_N0
\DRAM|Selector2~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~90_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[24][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[16][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[24][5]~regout\,
	datac => \DRAM|mem[16][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~90_combout\);

-- Location: LCCOMB_X33_Y24_N22
\DRAM|Selector2~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~91_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector2~90_combout\ & (\DRAM|mem[28][5]~regout\)) # (!\DRAM|Selector2~90_combout\ & ((\DRAM|mem[20][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector2~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[28][5]~regout\,
	datac => \DRAM|mem[20][5]~regout\,
	datad => \DRAM|Selector2~90_combout\,
	combout => \DRAM|Selector2~91_combout\);

-- Location: LCCOMB_X34_Y22_N30
\DRAM|mem[44][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[44][5]~feeder_combout\ = \DRAM|mem~261_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~261_combout\,
	combout => \DRAM|mem[44][5]~feeder_combout\);

-- Location: LCCOMB_X35_Y25_N18
\DRAM|mem[44][7]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[44][7]~181_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~25_combout\ & (\DRAM|Decoder1~0_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~25_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~0_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[44][7]~181_combout\);

-- Location: LCFF_X34_Y22_N31
\DRAM|mem[44][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[44][5]~feeder_combout\,
	ena => \DRAM|mem[44][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[44][5]~regout\);

-- Location: LCCOMB_X34_Y25_N10
\DRAM|mem[40][7]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[40][7]~149_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~0_combout\ & (\DRAM|Decoder1~29_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~0_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~29_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[40][7]~149_combout\);

-- Location: LCFF_X35_Y19_N3
\DRAM|mem[40][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~260_combout\,
	sload => VCC,
	ena => \DRAM|mem[40][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[40][5]~regout\);

-- Location: LCCOMB_X36_Y25_N20
\DRAM|mem[32][6]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[32][6]~165_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~29_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~29_combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~7_combout\,
	combout => \DRAM|mem[32][6]~165_combout\);

-- Location: LCFF_X31_Y23_N11
\DRAM|mem[32][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[32][6]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[32][5]~regout\);

-- Location: LCCOMB_X31_Y23_N10
\DRAM|Selector2~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~92_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[36][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[32][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[36][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[32][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~92_combout\);

-- Location: LCCOMB_X35_Y19_N2
\DRAM|Selector2~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~93_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector2~92_combout\ & (\DRAM|mem[44][5]~regout\)) # (!\DRAM|Selector2~92_combout\ & ((\DRAM|mem[40][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector2~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[44][5]~regout\,
	datac => \DRAM|mem[40][5]~regout\,
	datad => \DRAM|Selector2~92_combout\,
	combout => \DRAM|Selector2~93_combout\);

-- Location: LCCOMB_X31_Y24_N6
\DRAM|Selector2~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~96_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # (\DRAM|Selector2~93_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|Selector2~95_combout\ & 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~95_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datad => \DRAM|Selector2~93_combout\,
	combout => \DRAM|Selector2~96_combout\);

-- Location: LCCOMB_X31_Y24_N8
\DRAM|Selector2~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~99_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~96_combout\ & (\DRAM|Selector2~98_combout\)) # (!\DRAM|Selector2~96_combout\ & ((\DRAM|Selector2~91_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector2~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector2~98_combout\,
	datac => \DRAM|Selector2~91_combout\,
	datad => \DRAM|Selector2~96_combout\,
	combout => \DRAM|Selector2~99_combout\);

-- Location: LCFF_X32_Y25_N19
\DRAM|mem[53][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[53][6]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[53][5]~regout\);

-- Location: LCCOMB_X32_Y24_N30
\DRAM|mem[61][0]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[61][0]~179_combout\ = (\DRAM|Decoder1~23_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~23_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~4_combout\,
	combout => \DRAM|mem[61][0]~179_combout\);

-- Location: LCFF_X32_Y24_N21
\DRAM|mem[61][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[61][0]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[61][5]~regout\);

-- Location: LCCOMB_X37_Y20_N28
\DRAM|mem[57][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[57][5]~feeder_combout\ = \DRAM|mem~261_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~261_combout\,
	combout => \DRAM|mem[57][5]~feeder_combout\);

-- Location: LCCOMB_X37_Y20_N30
\DRAM|mem[57][5]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[57][5]~146_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~28_combout\ & (\DRAM|Decoder1~4_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~28_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~4_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[57][5]~146_combout\);

-- Location: LCFF_X37_Y20_N29
\DRAM|mem[57][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[57][5]~feeder_combout\,
	ena => \DRAM|mem[57][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[57][5]~regout\);

-- Location: LCFF_X33_Y20_N29
\DRAM|mem[49][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[49][6]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[49][5]~regout\);

-- Location: LCCOMB_X33_Y20_N28
\DRAM|Selector2~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~87_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[57][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[49][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[57][5]~regout\,
	datac => \DRAM|mem[49][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~87_combout\);

-- Location: LCCOMB_X32_Y24_N20
\DRAM|Selector2~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~88_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector2~87_combout\ & ((\DRAM|mem[61][5]~regout\))) # (!\DRAM|Selector2~87_combout\ & (\DRAM|mem[53][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector2~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[53][5]~regout\,
	datac => \DRAM|mem[61][5]~regout\,
	datad => \DRAM|Selector2~87_combout\,
	combout => \DRAM|Selector2~88_combout\);

-- Location: LCCOMB_X37_Y24_N30
\DRAM|mem[29][3]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[29][3]~177_combout\ = (\RESET~combout\) # ((\DRAM|mem[0][0]~122_combout\ & (\DRAM|Decoder1~23_combout\ & \DRAM|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[0][0]~122_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~23_combout\,
	datad => \DRAM|Decoder1~2_combout\,
	combout => \DRAM|mem[29][3]~177_combout\);

-- Location: LCFF_X33_Y21_N23
\DRAM|mem[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[29][3]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[29][5]~regout\);

-- Location: LCCOMB_X34_Y18_N20
\DRAM|mem[25][7]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[25][7]~147_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~2_combout\ & (\DRAM|Decoder1~28_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~2_combout\,
	datac => \DRAM|Decoder1~28_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[25][7]~147_combout\);

-- Location: LCFF_X38_Y21_N27
\DRAM|mem[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[25][7]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[25][5]~regout\);

-- Location: LCFF_X33_Y21_N13
\DRAM|mem[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[17][3]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[17][5]~regout\);

-- Location: LCCOMB_X33_Y21_N12
\DRAM|Selector2~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~80_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[25][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[17][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[25][5]~regout\,
	datac => \DRAM|mem[17][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~80_combout\);

-- Location: LCCOMB_X33_Y21_N22
\DRAM|Selector2~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~81_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector2~80_combout\ & ((\DRAM|mem[29][5]~regout\))) # (!\DRAM|Selector2~80_combout\ & (\DRAM|mem[21][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector2~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[21][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[29][5]~regout\,
	datad => \DRAM|Selector2~80_combout\,
	combout => \DRAM|Selector2~81_combout\);

-- Location: LCCOMB_X34_Y18_N12
\DRAM|mem[9][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[9][5]~feeder_combout\ = \DRAM|mem~261_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~261_combout\,
	combout => \DRAM|mem[9][5]~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N26
\DRAM|mem[9][2]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[9][2]~145_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~3_combout\ & (\DRAM|Decoder1~28_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~3_combout\,
	datac => \DRAM|Decoder1~28_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[9][2]~145_combout\);

-- Location: LCFF_X34_Y18_N13
\DRAM|mem[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[9][5]~feeder_combout\,
	ena => \DRAM|mem[9][2]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[9][5]~regout\);

-- Location: LCCOMB_X37_Y24_N8
\DRAM|mem[13][6]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[13][6]~178_combout\ = (\RESET~combout\) # ((\DRAM|mem[0][0]~122_combout\ & (\DRAM|Decoder1~3_combout\ & \DRAM|Decoder1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[0][0]~122_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~3_combout\,
	datad => \DRAM|Decoder1~23_combout\,
	combout => \DRAM|mem[13][6]~178_combout\);

-- Location: LCFF_X33_Y22_N3
\DRAM|mem[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~261_combout\,
	sload => VCC,
	ena => \DRAM|mem[13][6]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[13][5]~regout\);

-- Location: LCCOMB_X33_Y22_N2
\DRAM|Selector2~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~85_combout\ = (\DRAM|Selector2~84_combout\ & (((\DRAM|mem[13][5]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\DRAM|Selector2~84_combout\ & (\DRAM|mem[9][5]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~84_combout\,
	datab => \DRAM|mem[9][5]~regout\,
	datac => \DRAM|mem[13][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~85_combout\);

-- Location: LCCOMB_X33_Y22_N28
\DRAM|Selector2~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~86_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|Selector2~83_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector2~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~83_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \DRAM|Selector2~85_combout\,
	combout => \DRAM|Selector2~86_combout\);

-- Location: LCCOMB_X33_Y22_N6
\DRAM|Selector2~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~89_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~86_combout\ & (\DRAM|Selector2~88_combout\)) # (!\DRAM|Selector2~86_combout\ & ((\DRAM|Selector2~81_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector2~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector2~88_combout\,
	datac => \DRAM|Selector2~81_combout\,
	datad => \DRAM|Selector2~86_combout\,
	combout => \DRAM|Selector2~89_combout\);

-- Location: LCCOMB_X28_Y22_N26
\DRAM|Selector2~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~100_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\) # ((\DRAM|Selector2~89_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (\DRAM|Selector2~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector2~99_combout\,
	datad => \DRAM|Selector2~89_combout\,
	combout => \DRAM|Selector2~100_combout\);

-- Location: LCCOMB_X28_Y22_N12
\DRAM|Selector2~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~111_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector2~100_combout\ & (\DRAM|Selector2~110_combout\)) # (!\DRAM|Selector2~100_combout\ & ((\DRAM|Selector2~79_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector2~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~110_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector2~79_combout\,
	datad => \DRAM|Selector2~100_combout\,
	combout => \DRAM|Selector2~111_combout\);

-- Location: LCCOMB_X28_Y22_N6
\DRAM|Selector2~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~112_combout\ = (\DRAM|Selector7~49_combout\ & ((\DRAM|Selector7~4_combout\) # ((\DRAM|Selector2~69_combout\)))) # (!\DRAM|Selector7~49_combout\ & (!\DRAM|Selector7~4_combout\ & ((\DRAM|Selector2~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~49_combout\,
	datab => \DRAM|Selector7~4_combout\,
	datac => \DRAM|Selector2~69_combout\,
	datad => \DRAM|Selector2~111_combout\,
	combout => \DRAM|Selector2~112_combout\);

-- Location: LCCOMB_X28_Y22_N8
\DRAM|Selector2~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~123_combout\ = (\DRAM|Selector7~4_combout\ & ((\DRAM|Selector2~112_combout\ & ((\DRAM|Selector2~122_combout\))) # (!\DRAM|Selector2~112_combout\ & (\DRAM|Selector2~27_combout\)))) # (!\DRAM|Selector7~4_combout\ & 
-- (((\DRAM|Selector2~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector2~27_combout\,
	datab => \DRAM|Selector7~4_combout\,
	datac => \DRAM|Selector2~122_combout\,
	datad => \DRAM|Selector2~112_combout\,
	combout => \DRAM|Selector2~123_combout\);

-- Location: LCCOMB_X38_Y24_N12
\DRAM|mem[105][0]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[105][0]~192_combout\ = (\DRAM|Decoder1~28_combout\ & (\DRAM|Decoder1~18_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~28_combout\,
	datac => \DRAM|Decoder1~18_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[105][0]~192_combout\);

-- Location: LCFF_X38_Y16_N21
\DRAM|mem[105][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[105][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[105][5]~regout\);

-- Location: LCFF_X38_Y19_N29
\DRAM|mem[97][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[97][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[97][5]~regout\);

-- Location: LCCOMB_X38_Y19_N28
\DRAM|Selector2~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~125_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[101][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[97][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[101][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[97][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~125_combout\);

-- Location: LCCOMB_X38_Y16_N20
\DRAM|Selector2~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~126_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector2~125_combout\ & (\DRAM|mem[109][5]~regout\)) # (!\DRAM|Selector2~125_combout\ & ((\DRAM|mem[105][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector2~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[109][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[105][5]~regout\,
	datad => \DRAM|Selector2~125_combout\,
	combout => \DRAM|Selector2~126_combout\);

-- Location: LCCOMB_X34_Y17_N8
\DRAM|mem[113][0]~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[113][0]~239_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~28_combout\ & \DRAM|Decoder1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~28_combout\,
	datad => \DRAM|Decoder1~20_combout\,
	combout => \DRAM|mem[113][0]~239_combout\);

-- Location: LCFF_X38_Y19_N15
\DRAM|mem[113][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[113][0]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[113][5]~regout\);

-- Location: LCCOMB_X38_Y19_N14
\DRAM|Selector2~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~132_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[121][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[113][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[121][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[113][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~132_combout\);

-- Location: LCCOMB_X37_Y23_N26
\DRAM|mem[125][0]~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[125][0]~211_combout\ = (\DRAM|Decoder1~31_combout\ & (\DRAM|Decoder1~23_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~31_combout\,
	datac => \DRAM|Decoder1~23_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[125][0]~211_combout\);

-- Location: LCFF_X37_Y23_N1
\DRAM|mem[125][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[125][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[125][5]~regout\);

-- Location: LCCOMB_X37_Y23_N0
\DRAM|Selector2~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~133_combout\ = (\DRAM|Selector2~132_combout\ & (((\DRAM|mem[125][5]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\DRAM|Selector2~132_combout\ & (\DRAM|mem[117][5]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[117][5]~regout\,
	datab => \DRAM|Selector2~132_combout\,
	datac => \DRAM|mem[125][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~133_combout\);

-- Location: LCCOMB_X37_Y18_N22
\DRAM|Decoder1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder1~22_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & \cpu0|alu0|adder0|inst0|Sum~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	combout => \DRAM|Decoder1~22_combout\);

-- Location: LCCOMB_X38_Y17_N30
\DRAM|mem[73][0]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[73][0]~194_combout\ = (\DRAM|Decoder1~22_combout\ & (\DRAM|Decoder1~28_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~22_combout\,
	datac => \DRAM|Decoder1~28_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[73][0]~194_combout\);

-- Location: LCFF_X38_Y17_N15
\DRAM|mem[73][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[73][0]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[73][5]~regout\);

-- Location: LCFF_X23_Y18_N15
\DRAM|mem[69][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[69][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[69][5]~regout\);

-- Location: LCCOMB_X24_Y18_N30
\DRAM|mem[65][0]~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[65][0]~238_combout\ = (\DRAM|Decoder1~28_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~28_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~21_combout\,
	combout => \DRAM|mem[65][0]~238_combout\);

-- Location: LCFF_X38_Y18_N23
\DRAM|mem[65][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[65][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[65][5]~regout\);

-- Location: LCCOMB_X38_Y18_N22
\DRAM|Selector2~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~129_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[69][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[65][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[69][5]~regout\,
	datac => \DRAM|mem[65][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~129_combout\);

-- Location: LCCOMB_X38_Y17_N14
\DRAM|Selector2~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~130_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector2~129_combout\ & (\DRAM|mem[77][5]~regout\)) # (!\DRAM|Selector2~129_combout\ & ((\DRAM|mem[73][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector2~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[77][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[73][5]~regout\,
	datad => \DRAM|Selector2~129_combout\,
	combout => \DRAM|Selector2~130_combout\);

-- Location: LCCOMB_X40_Y20_N28
\DRAM|mem[93][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[93][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[93][5]~feeder_combout\);

-- Location: LCCOMB_X37_Y24_N20
\DRAM|mem[93][0]~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[93][0]~209_combout\ = (\DRAM|Decoder1~23_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~23_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~17_combout\,
	combout => \DRAM|mem[93][0]~209_combout\);

-- Location: LCFF_X40_Y20_N29
\DRAM|mem[93][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[93][5]~feeder_combout\,
	ena => \DRAM|mem[93][0]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[93][5]~regout\);

-- Location: LCFF_X23_Y18_N29
\DRAM|mem[85][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[85][0]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[85][5]~regout\);

-- Location: LCCOMB_X34_Y17_N6
\DRAM|mem[81][0]~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[81][0]~237_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~28_combout\ & \DRAM|Decoder1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~28_combout\,
	datad => \DRAM|Decoder1~16_combout\,
	combout => \DRAM|mem[81][0]~237_combout\);

-- Location: LCFF_X38_Y18_N29
\DRAM|mem[81][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[81][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[81][5]~regout\);

-- Location: LCCOMB_X38_Y18_N28
\DRAM|Selector2~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~127_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[89][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[81][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[89][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[81][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~127_combout\);

-- Location: LCCOMB_X23_Y18_N28
\DRAM|Selector2~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~128_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector2~127_combout\ & (\DRAM|mem[93][5]~regout\)) # (!\DRAM|Selector2~127_combout\ & ((\DRAM|mem[85][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector2~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[93][5]~regout\,
	datac => \DRAM|mem[85][5]~regout\,
	datad => \DRAM|Selector2~127_combout\,
	combout => \DRAM|Selector2~128_combout\);

-- Location: LCCOMB_X34_Y16_N12
\DRAM|Selector2~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~131_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~128_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector2~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector2~130_combout\,
	datad => \DRAM|Selector2~128_combout\,
	combout => \DRAM|Selector2~131_combout\);

-- Location: LCCOMB_X34_Y16_N30
\DRAM|Selector2~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~134_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector2~131_combout\ & ((\DRAM|Selector2~133_combout\))) # (!\DRAM|Selector2~131_combout\ & (\DRAM|Selector2~126_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector2~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector2~126_combout\,
	datac => \DRAM|Selector2~133_combout\,
	datad => \DRAM|Selector2~131_combout\,
	combout => \DRAM|Selector2~134_combout\);

-- Location: LCFF_X36_Y15_N13
\DRAM|mem[115][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[115][0]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[115][5]~regout\);

-- Location: LCFF_X37_Y16_N13
\DRAM|mem[123][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[123][0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[123][5]~regout\);

-- Location: LCCOMB_X37_Y14_N18
\DRAM|mem[91][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[91][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[91][5]~feeder_combout\);

-- Location: LCFF_X37_Y14_N19
\DRAM|mem[91][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[91][5]~feeder_combout\,
	ena => \DRAM|mem[91][0]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[91][5]~regout\);

-- Location: LCFF_X40_Y16_N7
\DRAM|mem[83][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[83][0]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[83][5]~regout\);

-- Location: LCCOMB_X40_Y16_N6
\DRAM|Selector2~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~156_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[91][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[83][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[91][5]~regout\,
	datac => \DRAM|mem[83][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~156_combout\);

-- Location: LCCOMB_X37_Y16_N12
\DRAM|Selector2~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~157_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector2~156_combout\ & ((\DRAM|mem[123][5]~regout\))) # (!\DRAM|Selector2~156_combout\ & (\DRAM|mem[115][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector2~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[115][5]~regout\,
	datac => \DRAM|mem[123][5]~regout\,
	datad => \DRAM|Selector2~156_combout\,
	combout => \DRAM|Selector2~157_combout\);

-- Location: LCCOMB_X27_Y19_N16
\DRAM|mem[95][0]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[95][0]~217_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~17_combout\ & \DRAM|Decoder1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~17_combout\,
	datad => \DRAM|Decoder1~26_combout\,
	combout => \DRAM|mem[95][0]~217_combout\);

-- Location: LCFF_X41_Y21_N7
\DRAM|mem[95][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[95][0]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[95][5]~regout\);

-- Location: LCFF_X40_Y19_N7
\DRAM|mem[119][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[119][0]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[119][5]~regout\);

-- Location: LCCOMB_X27_Y19_N30
\DRAM|mem[87][0]~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[87][0]~233_combout\ = (\DRAM|Decoder1~26_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~26_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~16_combout\,
	combout => \DRAM|mem[87][0]~233_combout\);

-- Location: LCFF_X40_Y21_N15
\DRAM|mem[87][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[87][0]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[87][5]~regout\);

-- Location: LCCOMB_X40_Y21_N14
\DRAM|Selector2~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~163_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[119][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\DRAM|mem[87][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[119][5]~regout\,
	datac => \DRAM|mem[87][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~163_combout\);

-- Location: LCCOMB_X41_Y21_N6
\DRAM|Selector2~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~164_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector2~163_combout\ & (\DRAM|mem[127][5]~regout\)) # (!\DRAM|Selector2~163_combout\ & ((\DRAM|mem[95][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector2~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[127][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[95][5]~regout\,
	datad => \DRAM|Selector2~163_combout\,
	combout => \DRAM|Selector2~164_combout\);

-- Location: LCCOMB_X24_Y19_N4
\DRAM|mem[103][0]~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[103][0]~232_combout\ = (\DRAM|Decoder1~26_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~26_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~19_combout\,
	combout => \DRAM|mem[103][0]~232_combout\);

-- Location: LCFF_X40_Y19_N29
\DRAM|mem[103][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[103][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[103][5]~regout\);

-- Location: LCCOMB_X38_Y24_N20
\DRAM|mem[79][0]~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[79][0]~218_combout\ = (\DRAM|Decoder1~26_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~26_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~22_combout\,
	combout => \DRAM|mem[79][0]~218_combout\);

-- Location: LCFF_X41_Y21_N13
\DRAM|mem[79][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[79][0]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[79][5]~regout\);

-- Location: LCCOMB_X24_Y18_N12
\DRAM|mem[71][0]~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[71][0]~234_combout\ = (\DRAM|Decoder1~26_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~26_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~21_combout\,
	combout => \DRAM|mem[71][0]~234_combout\);

-- Location: LCFF_X40_Y21_N5
\DRAM|mem[71][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[71][0]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[71][5]~regout\);

-- Location: LCCOMB_X40_Y21_N4
\DRAM|Selector2~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~158_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[79][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[71][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[79][5]~regout\,
	datac => \DRAM|mem[71][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector2~158_combout\);

-- Location: LCCOMB_X40_Y19_N28
\DRAM|Selector2~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~159_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector2~158_combout\ & (\DRAM|mem[111][5]~regout\)) # (!\DRAM|Selector2~158_combout\ & ((\DRAM|mem[103][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector2~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[111][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[103][5]~regout\,
	datad => \DRAM|Selector2~158_combout\,
	combout => \DRAM|Selector2~159_combout\);

-- Location: LCCOMB_X36_Y15_N6
\DRAM|mem[99][0]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[99][0]~248_combout\ = (\DRAM|Decoder1~30_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~30_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~19_combout\,
	combout => \DRAM|mem[99][0]~248_combout\);

-- Location: LCFF_X36_Y15_N23
\DRAM|mem[99][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[99][0]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[99][5]~regout\);

-- Location: LCFF_X37_Y16_N31
\DRAM|mem[107][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[107][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[107][5]~regout\);

-- Location: LCFF_X35_Y16_N13
\DRAM|mem[67][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[67][0]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[67][5]~regout\);

-- Location: LCCOMB_X35_Y16_N12
\DRAM|Selector2~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~160_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[75][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[67][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[75][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[67][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector2~160_combout\);

-- Location: LCCOMB_X37_Y16_N30
\DRAM|Selector2~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~161_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector2~160_combout\ & ((\DRAM|mem[107][5]~regout\))) # (!\DRAM|Selector2~160_combout\ & (\DRAM|mem[99][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector2~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[99][5]~regout\,
	datac => \DRAM|mem[107][5]~regout\,
	datad => \DRAM|Selector2~160_combout\,
	combout => \DRAM|Selector2~161_combout\);

-- Location: LCCOMB_X37_Y19_N26
\DRAM|Selector2~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~162_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|Selector2~159_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector2~161_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector2~159_combout\,
	datad => \DRAM|Selector2~161_combout\,
	combout => \DRAM|Selector2~162_combout\);

-- Location: LCCOMB_X37_Y19_N28
\DRAM|Selector2~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~165_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~162_combout\ & ((\DRAM|Selector2~164_combout\))) # (!\DRAM|Selector2~162_combout\ & (\DRAM|Selector2~157_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector2~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector2~157_combout\,
	datac => \DRAM|Selector2~164_combout\,
	datad => \DRAM|Selector2~162_combout\,
	combout => \DRAM|Selector2~165_combout\);

-- Location: LCCOMB_X24_Y16_N28
\DRAM|mem[86][0]~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[86][0]~224_combout\ = (\DRAM|Decoder1~16_combout\ & (\DRAM|Decoder1~24_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~16_combout\,
	datac => \DRAM|Decoder1~24_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[86][0]~224_combout\);

-- Location: LCFF_X36_Y17_N15
\DRAM|mem[86][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[86][0]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[86][5]~regout\);

-- Location: LCFF_X35_Y17_N15
\DRAM|mem[82][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[82][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[82][5]~regout\);

-- Location: LCCOMB_X40_Y18_N16
\DRAM|mem[70][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[70][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[70][5]~feeder_combout\);

-- Location: LCCOMB_X40_Y18_N14
\DRAM|mem[70][0]~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[70][0]~226_combout\ = (\DRAM|Decoder1~24_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~24_combout\,
	datab => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~21_combout\,
	combout => \DRAM|mem[70][0]~226_combout\);

-- Location: LCFF_X40_Y18_N17
\DRAM|mem[70][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[70][5]~feeder_combout\,
	ena => \DRAM|mem[70][0]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[70][5]~regout\);

-- Location: LCCOMB_X34_Y17_N4
\DRAM|mem[66][0]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[66][0]~242_combout\ = (\DRAM|Decoder1~27_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~27_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~21_combout\,
	combout => \DRAM|mem[66][0]~242_combout\);

-- Location: LCFF_X35_Y17_N1
\DRAM|mem[66][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[66][0]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[66][5]~regout\);

-- Location: LCCOMB_X35_Y17_N0
\DRAM|Selector2~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~139_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[70][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[66][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[70][5]~regout\,
	datac => \DRAM|mem[66][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~139_combout\);

-- Location: LCCOMB_X35_Y17_N14
\DRAM|Selector2~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~140_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~139_combout\ & (\DRAM|mem[86][5]~regout\)) # (!\DRAM|Selector2~139_combout\ & ((\DRAM|mem[82][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector2~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[86][5]~regout\,
	datac => \DRAM|mem[82][5]~regout\,
	datad => \DRAM|Selector2~139_combout\,
	combout => \DRAM|Selector2~140_combout\);

-- Location: LCFF_X36_Y14_N13
\DRAM|mem[90][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[90][0]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[90][5]~regout\);

-- Location: LCCOMB_X34_Y17_N20
\DRAM|mem[94][0]~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[94][0]~204_combout\ = (\DRAM|Decoder1~24_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~24_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~17_combout\,
	combout => \DRAM|mem[94][0]~204_combout\);

-- Location: LCFF_X36_Y17_N21
\DRAM|mem[94][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[94][0]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[94][5]~regout\);

-- Location: LCCOMB_X38_Y24_N0
\DRAM|mem[74][0]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[74][0]~190_combout\ = (\DRAM|Decoder1~27_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~27_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~22_combout\,
	combout => \DRAM|mem[74][0]~190_combout\);

-- Location: LCFF_X35_Y14_N31
\DRAM|mem[74][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[74][0]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[74][5]~regout\);

-- Location: LCCOMB_X38_Y24_N14
\DRAM|mem[78][0]~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[78][0]~206_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~24_combout\ & \DRAM|Decoder1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~24_combout\,
	datad => \DRAM|Decoder1~22_combout\,
	combout => \DRAM|mem[78][0]~206_combout\);

-- Location: LCFF_X41_Y20_N13
\DRAM|mem[78][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[78][0]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[78][5]~regout\);

-- Location: LCCOMB_X35_Y14_N30
\DRAM|Selector2~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~137_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[78][5]~regout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[74][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[74][5]~regout\,
	datad => \DRAM|mem[78][5]~regout\,
	combout => \DRAM|Selector2~137_combout\);

-- Location: LCCOMB_X36_Y17_N20
\DRAM|Selector2~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~138_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~137_combout\ & ((\DRAM|mem[94][5]~regout\))) # (!\DRAM|Selector2~137_combout\ & (\DRAM|mem[90][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector2~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[90][5]~regout\,
	datac => \DRAM|mem[94][5]~regout\,
	datad => \DRAM|Selector2~137_combout\,
	combout => \DRAM|Selector2~138_combout\);

-- Location: LCCOMB_X35_Y17_N26
\DRAM|Selector2~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~141_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector2~138_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|Selector2~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector2~140_combout\,
	datad => \DRAM|Selector2~138_combout\,
	combout => \DRAM|Selector2~141_combout\);

-- Location: LCCOMB_X34_Y17_N30
\DRAM|mem[114][0]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[114][0]~243_combout\ = (\DRAM|Decoder1~27_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~27_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~20_combout\,
	combout => \DRAM|mem[114][0]~243_combout\);

-- Location: LCFF_X40_Y17_N27
\DRAM|mem[114][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[114][0]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[114][5]~regout\);

-- Location: LCFF_X37_Y17_N29
\DRAM|mem[98][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[98][0]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[98][5]~regout\);

-- Location: LCCOMB_X37_Y17_N28
\DRAM|Selector2~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~135_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[102][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[98][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[102][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[98][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector2~135_combout\);

-- Location: LCCOMB_X40_Y17_N26
\DRAM|Selector2~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~136_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~135_combout\ & (\DRAM|mem[118][5]~regout\)) # (!\DRAM|Selector2~135_combout\ & ((\DRAM|mem[114][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector2~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[118][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[114][5]~regout\,
	datad => \DRAM|Selector2~135_combout\,
	combout => \DRAM|Selector2~136_combout\);

-- Location: LCFF_X36_Y14_N7
\DRAM|mem[122][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[122][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[122][5]~regout\);

-- Location: LCCOMB_X38_Y24_N28
\DRAM|mem[110][0]~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[110][0]~205_combout\ = (\DRAM|Decoder1~18_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~18_combout\,
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~24_combout\,
	combout => \DRAM|mem[110][0]~205_combout\);

-- Location: LCFF_X41_Y20_N15
\DRAM|mem[110][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[110][0]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[110][5]~regout\);

-- Location: LCFF_X37_Y17_N23
\DRAM|mem[106][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[106][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[106][5]~regout\);

-- Location: LCCOMB_X37_Y17_N22
\DRAM|Selector2~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~142_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[110][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[106][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[110][5]~regout\,
	datac => \DRAM|mem[106][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~142_combout\);

-- Location: LCCOMB_X36_Y14_N6
\DRAM|Selector2~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~143_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~142_combout\ & (\DRAM|mem[126][5]~regout\)) # (!\DRAM|Selector2~142_combout\ & ((\DRAM|mem[122][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector2~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[126][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[122][5]~regout\,
	datad => \DRAM|Selector2~142_combout\,
	combout => \DRAM|Selector2~143_combout\);

-- Location: LCCOMB_X35_Y17_N20
\DRAM|Selector2~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~144_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector2~141_combout\ & ((\DRAM|Selector2~143_combout\))) # (!\DRAM|Selector2~141_combout\ & (\DRAM|Selector2~136_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (\DRAM|Selector2~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector2~141_combout\,
	datac => \DRAM|Selector2~136_combout\,
	datad => \DRAM|Selector2~143_combout\,
	combout => \DRAM|Selector2~144_combout\);

-- Location: LCCOMB_X36_Y18_N14
\DRAM|mem[124][0]~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[124][0]~215_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~31_combout\ & \DRAM|Decoder1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~31_combout\,
	datad => \DRAM|Decoder1~25_combout\,
	combout => \DRAM|mem[124][0]~215_combout\);

-- Location: LCFF_X36_Y18_N23
\DRAM|mem[124][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[124][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[124][5]~regout\);

-- Location: LCCOMB_X37_Y15_N12
\DRAM|mem[120][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[120][5]~feeder_combout\ = \cpu0|rf0|Mux10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \DRAM|mem[120][5]~feeder_combout\);

-- Location: LCFF_X37_Y15_N13
\DRAM|mem[120][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[120][5]~feeder_combout\,
	ena => \DRAM|mem[120][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[120][5]~regout\);

-- Location: LCFF_X36_Y19_N11
\DRAM|mem[112][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[112][0]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[112][5]~regout\);

-- Location: LCCOMB_X36_Y19_N10
\DRAM|Selector2~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~152_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[120][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[112][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[120][5]~regout\,
	datac => \DRAM|mem[112][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~152_combout\);

-- Location: LCCOMB_X36_Y18_N22
\DRAM|Selector2~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~153_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector2~152_combout\ & ((\DRAM|mem[124][5]~regout\))) # (!\DRAM|Selector2~152_combout\ & (\DRAM|mem[116][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector2~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[116][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[124][5]~regout\,
	datad => \DRAM|Selector2~152_combout\,
	combout => \DRAM|Selector2~153_combout\);

-- Location: LCCOMB_X27_Y19_N12
\DRAM|mem[92][0]~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[92][0]~212_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~17_combout\ & \DRAM|Decoder1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~17_combout\,
	datad => \DRAM|Decoder1~25_combout\,
	combout => \DRAM|mem[92][0]~212_combout\);

-- Location: LCFF_X36_Y18_N5
\DRAM|mem[92][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[92][0]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[92][5]~regout\);

-- Location: LCFF_X35_Y15_N27
\DRAM|mem[80][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[80][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[80][5]~regout\);

-- Location: LCCOMB_X35_Y15_N26
\DRAM|Selector2~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~145_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[88][5]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[80][5]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[88][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[80][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~145_combout\);

-- Location: LCCOMB_X36_Y18_N4
\DRAM|Selector2~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~146_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector2~145_combout\ & ((\DRAM|mem[92][5]~regout\))) # (!\DRAM|Selector2~145_combout\ & (\DRAM|mem[84][5]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector2~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[84][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[92][5]~regout\,
	datad => \DRAM|Selector2~145_combout\,
	combout => \DRAM|Selector2~146_combout\);

-- Location: LCCOMB_X27_Y19_N14
\DRAM|mem[108][0]~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[108][0]~213_combout\ = (\DRAM|Decoder1~18_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~18_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~25_combout\,
	combout => \DRAM|mem[108][0]~213_combout\);

-- Location: LCFF_X28_Y20_N21
\DRAM|mem[108][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[108][0]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[108][5]~regout\);

-- Location: LCCOMB_X36_Y16_N2
\DRAM|mem[104][0]~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[104][0]~197_combout\ = (\DRAM|Decoder1~29_combout\ & (\DRAM|Decoder1~18_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~29_combout\,
	datac => \DRAM|Decoder1~18_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[104][0]~197_combout\);

-- Location: LCFF_X36_Y16_N11
\DRAM|mem[104][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[104][0]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[104][5]~regout\);

-- Location: LCFF_X32_Y19_N15
\DRAM|mem[96][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[96][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[96][5]~regout\);

-- Location: LCCOMB_X32_Y19_N14
\DRAM|Selector2~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~147_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[100][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[96][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[100][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[96][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~147_combout\);

-- Location: LCCOMB_X36_Y16_N10
\DRAM|Selector2~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~148_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector2~147_combout\ & (\DRAM|mem[108][5]~regout\)) # (!\DRAM|Selector2~147_combout\ & ((\DRAM|mem[104][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector2~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[108][5]~regout\,
	datac => \DRAM|mem[104][5]~regout\,
	datad => \DRAM|Selector2~147_combout\,
	combout => \DRAM|Selector2~148_combout\);

-- Location: LCCOMB_X28_Y20_N14
\DRAM|mem[76][0]~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[76][0]~214_combout\ = (\DRAM|Decoder1~25_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~25_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~22_combout\,
	combout => \DRAM|mem[76][0]~214_combout\);

-- Location: LCFF_X28_Y20_N7
\DRAM|mem[76][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[76][0]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[76][5]~regout\);

-- Location: LCCOMB_X36_Y16_N20
\DRAM|mem[72][0]~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[72][0]~198_combout\ = (\DRAM|Decoder1~29_combout\ & (\DRAM|Decoder1~22_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~29_combout\,
	datac => \DRAM|Decoder1~22_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[72][0]~198_combout\);

-- Location: LCFF_X36_Y16_N13
\DRAM|mem[72][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[72][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[72][5]~regout\);

-- Location: LCFF_X35_Y18_N27
\DRAM|mem[64][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[64][0]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[64][5]~regout\);

-- Location: LCCOMB_X35_Y18_N26
\DRAM|Selector2~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~149_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[68][5]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[64][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[68][5]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[64][5]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector2~149_combout\);

-- Location: LCCOMB_X36_Y16_N12
\DRAM|Selector2~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~150_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector2~149_combout\ & (\DRAM|mem[76][5]~regout\)) # (!\DRAM|Selector2~149_combout\ & ((\DRAM|mem[72][5]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector2~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[76][5]~regout\,
	datac => \DRAM|mem[72][5]~regout\,
	datad => \DRAM|Selector2~149_combout\,
	combout => \DRAM|Selector2~150_combout\);

-- Location: LCCOMB_X36_Y20_N12
\DRAM|Selector2~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~151_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # ((\DRAM|Selector2~148_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- ((\DRAM|Selector2~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector2~148_combout\,
	datad => \DRAM|Selector2~150_combout\,
	combout => \DRAM|Selector2~151_combout\);

-- Location: LCCOMB_X36_Y20_N6
\DRAM|Selector2~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~154_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector2~151_combout\ & (\DRAM|Selector2~153_combout\)) # (!\DRAM|Selector2~151_combout\ & ((\DRAM|Selector2~146_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector2~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector2~153_combout\,
	datac => \DRAM|Selector2~146_combout\,
	datad => \DRAM|Selector2~151_combout\,
	combout => \DRAM|Selector2~154_combout\);

-- Location: LCCOMB_X35_Y17_N30
\DRAM|Selector2~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~155_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\) # ((\DRAM|Selector2~144_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- ((\DRAM|Selector2~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector2~144_combout\,
	datad => \DRAM|Selector2~154_combout\,
	combout => \DRAM|Selector2~155_combout\);

-- Location: LCCOMB_X34_Y16_N24
\DRAM|Selector2~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~166_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector2~155_combout\ & ((\DRAM|Selector2~165_combout\))) # (!\DRAM|Selector2~155_combout\ & (\DRAM|Selector2~134_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector2~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|Selector2~134_combout\,
	datac => \DRAM|Selector2~165_combout\,
	datad => \DRAM|Selector2~155_combout\,
	combout => \DRAM|Selector2~166_combout\);

-- Location: LCCOMB_X28_Y22_N10
\DRAM|Selector2~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~167_combout\ = (\DRAM|Selector7~5_combout\ & ((\DRAM|Selector2~124_combout\ & ((\DRAM|Selector2~166_combout\))) # (!\DRAM|Selector2~124_combout\ & (\DRAM|Selector2~123_combout\)))) # (!\DRAM|Selector7~5_combout\ & 
-- (\DRAM|Selector2~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~5_combout\,
	datab => \DRAM|Selector2~124_combout\,
	datac => \DRAM|Selector2~123_combout\,
	datad => \DRAM|Selector2~166_combout\,
	combout => \DRAM|Selector2~167_combout\);

-- Location: LCCOMB_X28_Y22_N4
\cpu0|mem_mux0|Data_C[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|mem_mux0|Data_C[5]~5_combout\ = (\cpu0|decoder0|Decoder4~1_combout\ & (((\DRAM|Selector7~176_combout\ & \DRAM|Selector2~167_combout\)))) # (!\cpu0|decoder0|Decoder4~1_combout\ & (\cpu0|alu0|adder0|inst0|Sum~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Decoder4~1_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector7~176_combout\,
	datad => \DRAM|Selector2~167_combout\,
	combout => \cpu0|mem_mux0|Data_C[5]~5_combout\);

-- Location: LCCOMB_X28_Y22_N22
\cpu0|rf0|reg_0|Q~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_0|Q~7_combout\ = (!\RESET~combout\ & \cpu0|mem_mux0|Data_C[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datac => \cpu0|mem_mux0|Data_C[5]~5_combout\,
	combout => \cpu0|rf0|reg_0|Q~7_combout\);

-- Location: LCCOMB_X29_Y24_N14
\cpu0|rf0|reg_5|Q[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_5|Q[5]~feeder_combout\ = \cpu0|rf0|reg_0|Q~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|reg_0|Q~7_combout\,
	combout => \cpu0|rf0|reg_5|Q[5]~feeder_combout\);

-- Location: LCFF_X29_Y24_N15
\cpu0|rf0|reg_5|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_5|Q[5]~feeder_combout\,
	ena => \cpu0|rf0|reg_5|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_5|Q\(5));

-- Location: LCFF_X30_Y20_N25
\cpu0|rf0|reg_7|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~7_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_7|Q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_7|Q\(5));

-- Location: LCCOMB_X28_Y22_N0
\cpu0|rf0|reg_6|Q[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_6|Q[5]~feeder_combout\ = \cpu0|rf0|reg_0|Q~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|reg_0|Q~7_combout\,
	combout => \cpu0|rf0|reg_6|Q[5]~feeder_combout\);

-- Location: LCFF_X28_Y22_N1
\cpu0|rf0|reg_6|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_6|Q[5]~feeder_combout\,
	ena => \cpu0|rf0|reg_6|Q[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_6|Q\(5));

-- Location: LCCOMB_X28_Y22_N18
\cpu0|rf0|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux10~0_combout\ = (\cpu0|decoder0|SB[1]~1_combout\ & (((\cpu0|rf0|reg_6|Q\(5)) # (\cpu0|decoder0|SB[0]~0_combout\)))) # (!\cpu0|decoder0|SB[1]~1_combout\ & (\cpu0|rf0|reg_4|Q\(5) & ((!\cpu0|decoder0|SB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_4|Q\(5),
	datab => \cpu0|rf0|reg_6|Q\(5),
	datac => \cpu0|decoder0|SB[1]~1_combout\,
	datad => \cpu0|decoder0|SB[0]~0_combout\,
	combout => \cpu0|rf0|Mux10~0_combout\);

-- Location: LCCOMB_X30_Y20_N24
\cpu0|rf0|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux10~1_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|rf0|Mux10~0_combout\ & ((\cpu0|rf0|reg_7|Q\(5)))) # (!\cpu0|rf0|Mux10~0_combout\ & (\cpu0|rf0|reg_5|Q\(5))))) # (!\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|rf0|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[0]~0_combout\,
	datab => \cpu0|rf0|reg_5|Q\(5),
	datac => \cpu0|rf0|reg_7|Q\(5),
	datad => \cpu0|rf0|Mux10~0_combout\,
	combout => \cpu0|rf0|Mux10~1_combout\);

-- Location: LCCOMB_X30_Y20_N18
\cpu0|rf0|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux10~4_combout\ = (\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux10~1_combout\)) # (!\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux10~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[2]~2_combout\,
	datac => \cpu0|rf0|Mux10~1_combout\,
	datad => \cpu0|rf0|Mux10~3_combout\,
	combout => \cpu0|rf0|Mux10~4_combout\);

-- Location: LCCOMB_X30_Y20_N4
\cpu0|alu0|muxBneg0|Out[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|muxBneg0|Out[5]~2_combout\ = \cpu0|alu0|control0|Decoder0~2_combout\ $ (((\cpu0|imm_mux0|new_Data_B[5]~5_combout\) # ((!\cpu0|decoder0|WideOr7~0_combout\ & \cpu0|rf0|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|control0|Decoder0~2_combout\,
	datab => \cpu0|decoder0|WideOr7~0_combout\,
	datac => \cpu0|imm_mux0|new_Data_B[5]~5_combout\,
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \cpu0|alu0|muxBneg0|Out[5]~2_combout\);

-- Location: LCCOMB_X31_Y20_N14
\cpu0|alu0|adder0|inst0|Sum~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~16_combout\ = (\cpu0|rf0|Mux1~4_combout\ & ((\cpu0|alu0|muxBneg0|Out[6]~1_combout\ & (\cpu0|alu0|adder0|inst0|Sum~15\ & VCC)) # (!\cpu0|alu0|muxBneg0|Out[6]~1_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~15\)))) # 
-- (!\cpu0|rf0|Mux1~4_combout\ & ((\cpu0|alu0|muxBneg0|Out[6]~1_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~15\)) # (!\cpu0|alu0|muxBneg0|Out[6]~1_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~15\) # (GND)))))
-- \cpu0|alu0|adder0|inst0|Sum~17\ = CARRY((\cpu0|rf0|Mux1~4_combout\ & (!\cpu0|alu0|muxBneg0|Out[6]~1_combout\ & !\cpu0|alu0|adder0|inst0|Sum~15\)) # (!\cpu0|rf0|Mux1~4_combout\ & ((!\cpu0|alu0|adder0|inst0|Sum~15\) # 
-- (!\cpu0|alu0|muxBneg0|Out[6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux1~4_combout\,
	datab => \cpu0|alu0|muxBneg0|Out[6]~1_combout\,
	datad => VCC,
	cin => \cpu0|alu0|adder0|inst0|Sum~15\,
	combout => \cpu0|alu0|adder0|inst0|Sum~16_combout\,
	cout => \cpu0|alu0|adder0|inst0|Sum~17\);

-- Location: LCCOMB_X31_Y20_N16
\cpu0|alu0|adder0|inst0|Sum~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~23_combout\ = \cpu0|rf0|Mux0~4_combout\ $ (\cpu0|alu0|adder0|inst0|Sum~17\ $ (!\cpu0|alu0|muxBneg0|Out[7]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|rf0|Mux0~4_combout\,
	datad => \cpu0|alu0|muxBneg0|Out[7]~7_combout\,
	cin => \cpu0|alu0|adder0|inst0|Sum~17\,
	combout => \cpu0|alu0|adder0|inst0|Sum~23_combout\);

-- Location: LCCOMB_X30_Y23_N22
\cpu0|imm_mux0|new_Data_B[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|imm_mux0|new_Data_B[7]~12_combout\ = (\cpu0|imm_mux0|new_Data_B[7]~6_combout\) # ((\cpu0|rf0|Mux8~4_combout\ & !\cpu0|decoder0|WideOr7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux8~4_combout\,
	datac => \cpu0|decoder0|WideOr7~0_combout\,
	datad => \cpu0|imm_mux0|new_Data_B[7]~6_combout\,
	combout => \cpu0|imm_mux0|new_Data_B[7]~12_combout\);

-- Location: LCCOMB_X30_Y19_N2
\cpu0|alu0|mux_out0|Y[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[7]~11_combout\ = (\cpu0|alu0|control0|Decoder0~3_combout\ & (((\cpu0|rf0|Mux0~4_combout\ & \cpu0|imm_mux0|new_Data_B[7]~12_combout\)))) # (!\cpu0|alu0|control0|Decoder0~3_combout\ & (\cpu0|alu0|control0|OSEL[1]~2_combout\ & 
-- ((\cpu0|rf0|Mux0~4_combout\) # (\cpu0|imm_mux0|new_Data_B[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|control0|OSEL[1]~2_combout\,
	datab => \cpu0|rf0|Mux0~4_combout\,
	datac => \cpu0|alu0|control0|Decoder0~3_combout\,
	datad => \cpu0|imm_mux0|new_Data_B[7]~12_combout\,
	combout => \cpu0|alu0|mux_out0|Y[7]~11_combout\);

-- Location: LCCOMB_X30_Y19_N4
\cpu0|alu0|mux_out0|Y[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[7]~12_combout\ = (\cpu0|alu0|mux_out0|Y[7]~10_combout\) # ((\cpu0|alu0|mux_out0|Y[7]~11_combout\) # ((\cpu0|alu0|adder0|inst0|Sum~23_combout\ & !\cpu0|alu0|mux_out0|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[7]~10_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~23_combout\,
	datac => \cpu0|alu0|mux_out0|Equal0~2_combout\,
	datad => \cpu0|alu0|mux_out0|Y[7]~11_combout\,
	combout => \cpu0|alu0|mux_out0|Y[7]~12_combout\);

-- Location: LCCOMB_X31_Y18_N24
\DRAM|Selector7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~4_combout\ = (\cpu0|alu0|mux_out0|Y[7]~12_combout\ & ((\cpu0|alu0|mux_out0|Equal0~2_combout\ & (\cpu0|alu0|mux_out0|Y[6]~8_combout\)) # (!\cpu0|alu0|mux_out0|Equal0~2_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Equal0~2_combout\,
	datab => \cpu0|alu0|mux_out0|Y[6]~8_combout\,
	datac => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~16_combout\,
	combout => \DRAM|Selector7~4_combout\);

-- Location: LCCOMB_X32_Y22_N22
\DRAM|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|WideOr3~0_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\) # (\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|WideOr3~0_combout\);

-- Location: LCCOMB_X31_Y18_N8
\DRAM|MW_IO~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|MW_IO~0_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|decoder0|Decoder4~0_combout\ & (\DRAM|Selector7~4_combout\ & \DRAM|WideOr3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|decoder0|Decoder4~0_combout\,
	datac => \DRAM|Selector7~4_combout\,
	datad => \DRAM|WideOr3~0_combout\,
	combout => \DRAM|MW_IO~0_combout\);

-- Location: LCCOMB_X31_Y18_N10
\DRAM|mem[247][0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[247][0]~0_combout\ = (!\RESET~combout\ & (\cpu0|decoder0|Decoder4~0_combout\ & (!\DRAM|MW_IO~0_combout\ & !\DRAM|WideOr2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \cpu0|decoder0|Decoder4~0_combout\,
	datac => \DRAM|MW_IO~0_combout\,
	datad => \DRAM|WideOr2~0_combout\,
	combout => \DRAM|mem[247][0]~0_combout\);

-- Location: LCCOMB_X28_Y14_N10
\DRAM|mem[115][0]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[115][0]~251_combout\ = (\DRAM|Decoder1~30_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~30_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~20_combout\,
	combout => \DRAM|mem[115][0]~251_combout\);

-- Location: LCFF_X41_Y16_N27
\DRAM|mem[115][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[115][0]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[115][7]~regout\);

-- Location: LCFF_X40_Y16_N25
\DRAM|mem[83][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[83][0]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[83][7]~regout\);

-- Location: LCCOMB_X40_Y16_N24
\DRAM|Selector0~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~156_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[91][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[83][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[91][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[83][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~156_combout\);

-- Location: LCCOMB_X41_Y16_N26
\DRAM|Selector0~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~157_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector0~156_combout\ & (\DRAM|mem[123][7]~regout\)) # (!\DRAM|Selector0~156_combout\ & ((\DRAM|mem[115][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector0~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[123][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[115][7]~regout\,
	datad => \DRAM|Selector0~156_combout\,
	combout => \DRAM|Selector0~157_combout\);

-- Location: LCCOMB_X41_Y21_N22
\DRAM|mem[95][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[95][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[95][7]~feeder_combout\);

-- Location: LCFF_X41_Y21_N23
\DRAM|mem[95][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[95][7]~feeder_combout\,
	ena => \DRAM|mem[95][0]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[95][7]~regout\);

-- Location: LCCOMB_X38_Y24_N22
\DRAM|mem[127][0]~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[127][0]~219_combout\ = (\DRAM|Decoder1~26_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~26_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~31_combout\,
	combout => \DRAM|mem[127][0]~219_combout\);

-- Location: LCFF_X40_Y23_N5
\DRAM|mem[127][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[127][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[127][7]~regout\);

-- Location: LCFF_X40_Y19_N21
\DRAM|mem[119][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[119][0]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[119][7]~regout\);

-- Location: LCFF_X40_Y21_N23
\DRAM|mem[87][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[87][0]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[87][7]~regout\);

-- Location: LCCOMB_X40_Y21_N22
\DRAM|Selector0~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~163_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[119][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\DRAM|mem[87][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[119][7]~regout\,
	datac => \DRAM|mem[87][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~163_combout\);

-- Location: LCCOMB_X40_Y23_N4
\DRAM|Selector0~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~164_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~163_combout\ & ((\DRAM|mem[127][7]~regout\))) # (!\DRAM|Selector0~163_combout\ & (\DRAM|mem[95][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector0~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[95][7]~regout\,
	datac => \DRAM|mem[127][7]~regout\,
	datad => \DRAM|Selector0~163_combout\,
	combout => \DRAM|Selector0~164_combout\);

-- Location: LCCOMB_X37_Y16_N14
\DRAM|mem[107][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[107][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[107][7]~feeder_combout\);

-- Location: LCFF_X37_Y16_N15
\DRAM|mem[107][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[107][7]~feeder_combout\,
	ena => \DRAM|mem[107][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[107][7]~regout\);

-- Location: LCCOMB_X34_Y14_N22
\DRAM|mem[75][0]~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[75][0]~202_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~30_combout\ & \DRAM|Decoder1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~30_combout\,
	datad => \DRAM|Decoder1~22_combout\,
	combout => \DRAM|mem[75][0]~202_combout\);

-- Location: LCFF_X40_Y15_N11
\DRAM|mem[75][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[75][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[75][7]~regout\);

-- Location: LCFF_X36_Y15_N29
\DRAM|mem[99][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[99][0]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[99][7]~regout\);

-- Location: LCFF_X35_Y16_N3
\DRAM|mem[67][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[67][0]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[67][7]~regout\);

-- Location: LCCOMB_X35_Y16_N2
\DRAM|Selector0~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~160_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[99][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[67][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[99][7]~regout\,
	datac => \DRAM|mem[67][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector0~160_combout\);

-- Location: LCCOMB_X40_Y15_N10
\DRAM|Selector0~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~161_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~160_combout\ & (\DRAM|mem[107][7]~regout\)) # (!\DRAM|Selector0~160_combout\ & ((\DRAM|mem[75][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector0~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[107][7]~regout\,
	datac => \DRAM|mem[75][7]~regout\,
	datad => \DRAM|Selector0~160_combout\,
	combout => \DRAM|Selector0~161_combout\);

-- Location: LCFF_X41_Y21_N29
\DRAM|mem[79][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[79][0]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[79][7]~regout\);

-- Location: LCCOMB_X25_Y14_N26
\DRAM|mem[103][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[103][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[103][7]~feeder_combout\);

-- Location: LCFF_X25_Y14_N27
\DRAM|mem[103][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[103][7]~feeder_combout\,
	ena => \DRAM|mem[103][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[103][7]~regout\);

-- Location: LCFF_X40_Y21_N29
\DRAM|mem[71][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[71][0]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[71][7]~regout\);

-- Location: LCCOMB_X40_Y21_N28
\DRAM|Selector0~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~158_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[103][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\DRAM|mem[71][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[103][7]~regout\,
	datac => \DRAM|mem[71][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~158_combout\);

-- Location: LCCOMB_X41_Y21_N28
\DRAM|Selector0~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~159_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~158_combout\ & (\DRAM|mem[111][7]~regout\)) # (!\DRAM|Selector0~158_combout\ & ((\DRAM|mem[79][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector0~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[111][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[79][7]~regout\,
	datad => \DRAM|Selector0~158_combout\,
	combout => \DRAM|Selector0~159_combout\);

-- Location: LCCOMB_X37_Y19_N12
\DRAM|Selector0~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~162_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~159_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|Selector0~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector0~161_combout\,
	datad => \DRAM|Selector0~159_combout\,
	combout => \DRAM|Selector0~162_combout\);

-- Location: LCCOMB_X37_Y19_N30
\DRAM|Selector0~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~165_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector0~162_combout\ & ((\DRAM|Selector0~164_combout\))) # (!\DRAM|Selector0~162_combout\ & (\DRAM|Selector0~157_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector0~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector0~157_combout\,
	datac => \DRAM|Selector0~164_combout\,
	datad => \DRAM|Selector0~162_combout\,
	combout => \DRAM|Selector0~165_combout\);

-- Location: LCFF_X34_Y17_N15
\DRAM|mem[82][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[82][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[82][7]~regout\);

-- Location: LCFF_X40_Y18_N29
\DRAM|mem[70][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[70][0]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[70][7]~regout\);

-- Location: LCFF_X34_Y17_N1
\DRAM|mem[66][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[66][0]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[66][7]~regout\);

-- Location: LCCOMB_X34_Y17_N0
\DRAM|Selector0~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~139_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[70][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[66][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[70][7]~regout\,
	datac => \DRAM|mem[66][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~139_combout\);

-- Location: LCCOMB_X34_Y17_N14
\DRAM|Selector0~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~140_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector0~139_combout\ & (\DRAM|mem[86][7]~regout\)) # (!\DRAM|Selector0~139_combout\ & ((\DRAM|mem[82][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector0~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[86][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[82][7]~regout\,
	datad => \DRAM|Selector0~139_combout\,
	combout => \DRAM|Selector0~140_combout\);

-- Location: LCCOMB_X37_Y18_N20
\DRAM|Selector0~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~141_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~138_combout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- \DRAM|Selector0~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector0~138_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \DRAM|Selector0~140_combout\,
	combout => \DRAM|Selector0~141_combout\);

-- Location: LCFF_X41_Y20_N7
\DRAM|mem[110][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[110][0]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[110][7]~regout\);

-- Location: LCFF_X36_Y14_N31
\DRAM|mem[122][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[122][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[122][7]~regout\);

-- Location: LCFF_X37_Y17_N31
\DRAM|mem[106][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[106][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[106][7]~regout\);

-- Location: LCCOMB_X37_Y17_N30
\DRAM|Selector0~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~142_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[122][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[106][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[122][7]~regout\,
	datac => \DRAM|mem[106][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~142_combout\);

-- Location: LCCOMB_X41_Y20_N6
\DRAM|Selector0~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~143_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~142_combout\ & (\DRAM|mem[126][7]~regout\)) # (!\DRAM|Selector0~142_combout\ & ((\DRAM|mem[110][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[126][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[110][7]~regout\,
	datad => \DRAM|Selector0~142_combout\,
	combout => \DRAM|Selector0~143_combout\);

-- Location: LCCOMB_X37_Y18_N30
\DRAM|Selector0~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~144_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector0~141_combout\ & ((\DRAM|Selector0~143_combout\))) # (!\DRAM|Selector0~141_combout\ & (\DRAM|Selector0~136_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector0~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector0~136_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector0~141_combout\,
	datad => \DRAM|Selector0~143_combout\,
	combout => \DRAM|Selector0~144_combout\);

-- Location: LCCOMB_X27_Y19_N26
\DRAM|mem[84][0]~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[84][0]~228_combout\ = (\DRAM|Decoder1~16_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~16_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~25_combout\,
	combout => \DRAM|mem[84][0]~228_combout\);

-- Location: LCFF_X27_Y19_N9
\DRAM|mem[84][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[84][0]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[84][7]~regout\);

-- Location: LCFF_X35_Y15_N25
\DRAM|mem[92][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[92][0]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[92][7]~regout\);

-- Location: LCCOMB_X37_Y15_N26
\DRAM|mem[88][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[88][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[88][7]~feeder_combout\);

-- Location: LCFF_X37_Y15_N27
\DRAM|mem[88][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[88][7]~feeder_combout\,
	ena => \DRAM|mem[88][0]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[88][7]~regout\);

-- Location: LCFF_X35_Y15_N7
\DRAM|mem[80][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[80][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[80][7]~regout\);

-- Location: LCCOMB_X35_Y15_N6
\DRAM|Selector0~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~145_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[88][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[80][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[88][7]~regout\,
	datac => \DRAM|mem[80][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~145_combout\);

-- Location: LCCOMB_X35_Y15_N24
\DRAM|Selector0~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~146_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~145_combout\ & ((\DRAM|mem[92][7]~regout\))) # (!\DRAM|Selector0~145_combout\ & (\DRAM|mem[84][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[84][7]~regout\,
	datac => \DRAM|mem[92][7]~regout\,
	datad => \DRAM|Selector0~145_combout\,
	combout => \DRAM|Selector0~146_combout\);

-- Location: LCFF_X41_Y19_N11
\DRAM|mem[104][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[104][0]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[104][7]~regout\);

-- Location: LCFF_X32_Y19_N5
\DRAM|mem[96][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[96][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[96][7]~regout\);

-- Location: LCCOMB_X32_Y19_N4
\DRAM|Selector0~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~147_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[100][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[96][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[100][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[96][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~147_combout\);

-- Location: LCCOMB_X41_Y19_N10
\DRAM|Selector0~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~148_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~147_combout\ & (\DRAM|mem[108][7]~regout\)) # (!\DRAM|Selector0~147_combout\ & ((\DRAM|mem[104][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector0~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[108][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[104][7]~regout\,
	datad => \DRAM|Selector0~147_combout\,
	combout => \DRAM|Selector0~148_combout\);

-- Location: LCFF_X36_Y16_N25
\DRAM|mem[72][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[72][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[72][7]~regout\);

-- Location: LCCOMB_X28_Y19_N12
\DRAM|mem[68][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[68][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[68][7]~feeder_combout\);

-- Location: LCCOMB_X28_Y19_N22
\DRAM|mem[68][0]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[68][0]~230_combout\ = (\DRAM|Decoder1~25_combout\ & (\DRAM|Decoder1~21_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~25_combout\,
	datac => \DRAM|Decoder1~21_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[68][0]~230_combout\);

-- Location: LCFF_X28_Y19_N13
\DRAM|mem[68][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[68][7]~feeder_combout\,
	ena => \DRAM|mem[68][0]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[68][7]~regout\);

-- Location: LCFF_X35_Y18_N7
\DRAM|mem[64][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[64][0]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[64][7]~regout\);

-- Location: LCCOMB_X35_Y18_N6
\DRAM|Selector0~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~149_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[68][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[64][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[68][7]~regout\,
	datac => \DRAM|mem[64][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~149_combout\);

-- Location: LCCOMB_X36_Y16_N24
\DRAM|Selector0~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~150_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~149_combout\ & (\DRAM|mem[76][7]~regout\)) # (!\DRAM|Selector0~149_combout\ & ((\DRAM|mem[72][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector0~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[76][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[72][7]~regout\,
	datad => \DRAM|Selector0~149_combout\,
	combout => \DRAM|Selector0~150_combout\);

-- Location: LCCOMB_X37_Y18_N16
\DRAM|Selector0~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~151_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|Selector0~148_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector0~150_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector0~148_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \DRAM|Selector0~150_combout\,
	combout => \DRAM|Selector0~151_combout\);

-- Location: LCFF_X36_Y18_N13
\DRAM|mem[124][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[124][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[124][7]~regout\);

-- Location: LCCOMB_X27_Y19_N28
\DRAM|mem[116][0]~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[116][0]~231_combout\ = (\DRAM|Decoder1~25_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~25_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~20_combout\,
	combout => \DRAM|mem[116][0]~231_combout\);

-- Location: LCFF_X27_Y19_N3
\DRAM|mem[116][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[116][0]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[116][7]~regout\);

-- Location: LCCOMB_X37_Y15_N20
\DRAM|mem[120][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[120][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[120][7]~feeder_combout\);

-- Location: LCFF_X37_Y15_N21
\DRAM|mem[120][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[120][7]~feeder_combout\,
	ena => \DRAM|mem[120][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[120][7]~regout\);

-- Location: LCFF_X36_Y19_N1
\DRAM|mem[112][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[112][0]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[112][7]~regout\);

-- Location: LCCOMB_X36_Y19_N0
\DRAM|Selector0~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~152_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[120][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[112][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[120][7]~regout\,
	datac => \DRAM|mem[112][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~152_combout\);

-- Location: LCCOMB_X27_Y19_N2
\DRAM|Selector0~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~153_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~152_combout\ & (\DRAM|mem[124][7]~regout\)) # (!\DRAM|Selector0~152_combout\ & ((\DRAM|mem[116][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[124][7]~regout\,
	datac => \DRAM|mem[116][7]~regout\,
	datad => \DRAM|Selector0~152_combout\,
	combout => \DRAM|Selector0~153_combout\);

-- Location: LCCOMB_X37_Y18_N18
\DRAM|Selector0~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~154_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector0~151_combout\ & ((\DRAM|Selector0~153_combout\))) # (!\DRAM|Selector0~151_combout\ & (\DRAM|Selector0~146_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector0~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector0~146_combout\,
	datac => \DRAM|Selector0~151_combout\,
	datad => \DRAM|Selector0~153_combout\,
	combout => \DRAM|Selector0~154_combout\);

-- Location: LCCOMB_X33_Y18_N18
\DRAM|Selector0~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~155_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\) # ((\DRAM|Selector0~144_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- ((\DRAM|Selector0~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector0~144_combout\,
	datad => \DRAM|Selector0~154_combout\,
	combout => \DRAM|Selector0~155_combout\);

-- Location: LCCOMB_X33_Y18_N4
\DRAM|Selector0~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~166_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector0~155_combout\ & ((\DRAM|Selector0~165_combout\))) # (!\DRAM|Selector0~155_combout\ & (\DRAM|Selector0~134_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector0~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector0~134_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector0~165_combout\,
	datad => \DRAM|Selector0~155_combout\,
	combout => \DRAM|Selector0~166_combout\);

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOA(7),
	combout => \IOA~combout\(7));

-- Location: LCCOMB_X25_Y24_N12
\DRAM|Selector0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~124_combout\ = (\DRAM|Selector7~6_combout\ & ((\IOB~combout\(7)) # ((\DRAM|Selector7~5_combout\)))) # (!\DRAM|Selector7~6_combout\ & (((\IOA~combout\(7) & !\DRAM|Selector7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IOB~combout\(7),
	datab => \IOA~combout\(7),
	datac => \DRAM|Selector7~6_combout\,
	datad => \DRAM|Selector7~5_combout\,
	combout => \DRAM|Selector0~124_combout\);

-- Location: LCFF_X22_Y20_N29
\DRAM|mem[217][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[217][0]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[217][7]~regout\);

-- Location: LCFF_X22_Y20_N15
\DRAM|mem[221][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[221][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[221][7]~regout\);

-- Location: LCFF_X22_Y16_N23
\DRAM|mem[209][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[209][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[209][7]~regout\);

-- Location: LCCOMB_X22_Y16_N22
\DRAM|Selector0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~113_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[213][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[209][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[213][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[209][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~113_combout\);

-- Location: LCCOMB_X22_Y20_N14
\DRAM|Selector0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~114_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~113_combout\ & ((\DRAM|mem[221][7]~regout\))) # (!\DRAM|Selector0~113_combout\ & (\DRAM|mem[217][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector0~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[217][7]~regout\,
	datac => \DRAM|mem[221][7]~regout\,
	datad => \DRAM|Selector0~113_combout\,
	combout => \DRAM|Selector0~114_combout\);

-- Location: LCCOMB_X24_Y16_N6
\DRAM|mem[212][0]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[212][0]~73_combout\ = (\DRAM|Decoder1~13_combout\ & (\DRAM|Decoder1~16_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~13_combout\,
	datac => \DRAM|Decoder1~16_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[212][0]~73_combout\);

-- Location: LCFF_X21_Y17_N29
\DRAM|mem[212][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[212][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[212][7]~regout\);

-- Location: LCFF_X21_Y17_N23
\DRAM|mem[220][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[220][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[220][7]~regout\);

-- Location: LCFF_X22_Y17_N29
\DRAM|mem[208][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[208][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[208][7]~regout\);

-- Location: LCCOMB_X22_Y17_N28
\DRAM|Selector0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~117_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[216][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[208][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[216][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[208][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~117_combout\);

-- Location: LCCOMB_X21_Y17_N22
\DRAM|Selector0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~118_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~117_combout\ & ((\DRAM|mem[220][7]~regout\))) # (!\DRAM|Selector0~117_combout\ & (\DRAM|mem[212][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[212][7]~regout\,
	datac => \DRAM|mem[220][7]~regout\,
	datad => \DRAM|Selector0~117_combout\,
	combout => \DRAM|Selector0~118_combout\);

-- Location: LCFF_X42_Y20_N29
\DRAM|mem[218][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[218][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[218][7]~regout\);

-- Location: LCCOMB_X23_Y17_N28
\DRAM|mem[210][0]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[210][0]~67_combout\ = (\DRAM|Decoder1~1_combout\ & (\DRAM|Decoder1~16_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~1_combout\,
	datac => \DRAM|Decoder1~16_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[210][0]~67_combout\);

-- Location: LCFF_X21_Y18_N13
\DRAM|mem[210][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[210][0]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[210][7]~regout\);

-- Location: LCCOMB_X21_Y18_N12
\DRAM|Selector0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~115_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[218][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[210][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[218][7]~regout\,
	datac => \DRAM|mem[210][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~115_combout\);

-- Location: LCCOMB_X27_Y18_N24
\DRAM|mem[214][0]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[214][0]~65_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~16_combout\ & \DRAM|Decoder1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~16_combout\,
	datad => \DRAM|Decoder1~6_combout\,
	combout => \DRAM|mem[214][0]~65_combout\);

-- Location: LCFF_X20_Y18_N21
\DRAM|mem[214][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[214][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[214][7]~regout\);

-- Location: LCCOMB_X20_Y18_N20
\DRAM|Selector0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~116_combout\ = (\DRAM|Selector0~115_combout\ & ((\DRAM|mem[222][7]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\DRAM|Selector0~115_combout\ & (((\DRAM|mem[214][7]~regout\ & \cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[222][7]~regout\,
	datab => \DRAM|Selector0~115_combout\,
	datac => \DRAM|mem[214][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~116_combout\);

-- Location: LCCOMB_X33_Y20_N6
\DRAM|Selector0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~119_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\) # ((\DRAM|Selector0~116_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (\DRAM|Selector0~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector0~118_combout\,
	datad => \DRAM|Selector0~116_combout\,
	combout => \DRAM|Selector0~119_combout\);

-- Location: LCCOMB_X33_Y20_N8
\DRAM|Selector0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~122_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector0~119_combout\ & (\DRAM|Selector0~121_combout\)) # (!\DRAM|Selector0~119_combout\ & ((\DRAM|Selector0~114_combout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector0~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector0~121_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector0~114_combout\,
	datad => \DRAM|Selector0~119_combout\,
	combout => \DRAM|Selector0~122_combout\);

-- Location: LCCOMB_X32_Y21_N24
\DRAM|Selector7~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~49_combout\ = (\cpu0|alu0|mux_out0|Y[7]~12_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & !\cpu0|alu0|adder0|inst0|Sum~28_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	combout => \DRAM|Selector7~49_combout\);

-- Location: LCCOMB_X28_Y25_N24
\DRAM|mem~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~264_combout\ = (!\RESET~combout\ & ((\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux8~1_combout\))) # (!\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux8~3_combout\,
	datab => \cpu0|decoder0|SB[2]~2_combout\,
	datac => \RESET~combout\,
	datad => \cpu0|rf0|Mux8~1_combout\,
	combout => \DRAM|mem~264_combout\);

-- Location: LCCOMB_X34_Y25_N14
\DRAM|mem[43][6]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[43][6]~152_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~0_combout\ & (\DRAM|Decoder1~30_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~0_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~30_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[43][6]~152_combout\);

-- Location: LCFF_X37_Y18_N25
\DRAM|mem[43][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[43][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[43][7]~regout\);

-- Location: LCFF_X37_Y22_N15
\DRAM|mem[59][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[59][0]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[59][7]~regout\);

-- Location: LCCOMB_X31_Y23_N14
\DRAM|mem[35][5]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[35][5]~168_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~7_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~7_combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~30_combout\,
	combout => \DRAM|mem[35][5]~168_combout\);

-- Location: LCFF_X31_Y23_N13
\DRAM|mem[35][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[35][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[35][7]~regout\);

-- Location: LCCOMB_X31_Y23_N12
\DRAM|Selector0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~101_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[51][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[35][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[51][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[35][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~101_combout\);

-- Location: LCCOMB_X37_Y22_N14
\DRAM|Selector0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~102_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~101_combout\ & ((\DRAM|mem[59][7]~regout\))) # (!\DRAM|Selector0~101_combout\ & (\DRAM|mem[43][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[43][7]~regout\,
	datac => \DRAM|mem[59][7]~regout\,
	datad => \DRAM|Selector0~101_combout\,
	combout => \DRAM|Selector0~102_combout\);

-- Location: LCCOMB_X34_Y25_N28
\DRAM|mem[31][3]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[31][3]~185_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~26_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~26_combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~2_combout\,
	combout => \DRAM|mem[31][3]~185_combout\);

-- Location: LCFF_X34_Y24_N7
\DRAM|mem[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[31][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[31][7]~regout\);

-- Location: LCCOMB_X34_Y25_N22
\DRAM|mem[15][2]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[15][2]~186_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~26_combout\ & (\DRAM|Decoder1~3_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~26_combout\,
	datac => \DRAM|Decoder1~3_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[15][2]~186_combout\);

-- Location: LCFF_X34_Y24_N13
\DRAM|mem[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[15][2]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[15][7]~regout\);

-- Location: LCCOMB_X34_Y25_N16
\DRAM|mem[7][2]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[7][2]~138_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~26_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~26_combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~8_combout\,
	combout => \DRAM|mem[7][2]~138_combout\);

-- Location: LCFF_X34_Y20_N15
\DRAM|mem[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[7][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[7][7]~regout\);

-- Location: LCCOMB_X34_Y20_N14
\DRAM|Selector0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~103_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[15][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[7][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[15][7]~regout\,
	datac => \DRAM|mem[7][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector0~103_combout\);

-- Location: LCCOMB_X34_Y24_N6
\DRAM|Selector0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~104_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector0~103_combout\ & ((\DRAM|mem[31][7]~regout\))) # (!\DRAM|Selector0~103_combout\ & (\DRAM|mem[23][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector0~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[23][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[31][7]~regout\,
	datad => \DRAM|Selector0~103_combout\,
	combout => \DRAM|Selector0~104_combout\);

-- Location: LCCOMB_X38_Y20_N20
\DRAM|mem[11][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[11][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[11][7]~feeder_combout\);

-- Location: LCCOMB_X34_Y25_N8
\DRAM|mem[11][2]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[11][2]~154_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~30_combout\ & (\DRAM|Decoder1~3_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~30_combout\,
	datac => \DRAM|Decoder1~3_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[11][2]~154_combout\);

-- Location: LCFF_X38_Y20_N21
\DRAM|mem[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[11][7]~feeder_combout\,
	ena => \DRAM|mem[11][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[11][7]~regout\);

-- Location: LCFF_X38_Y21_N3
\DRAM|mem[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[27][0]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[27][7]~regout\);

-- Location: LCCOMB_X34_Y25_N12
\DRAM|mem[3][2]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[3][2]~170_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~30_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~30_combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~8_combout\,
	combout => \DRAM|mem[3][2]~170_combout\);

-- Location: LCFF_X37_Y18_N27
\DRAM|mem[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[3][2]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[3][7]~regout\);

-- Location: LCCOMB_X37_Y18_N26
\DRAM|Selector0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~105_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[19][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[3][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[19][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[3][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~105_combout\);

-- Location: LCCOMB_X38_Y21_N2
\DRAM|Selector0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~106_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~105_combout\ & ((\DRAM|mem[27][7]~regout\))) # (!\DRAM|Selector0~105_combout\ & (\DRAM|mem[11][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector0~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[11][7]~regout\,
	datac => \DRAM|mem[27][7]~regout\,
	datad => \DRAM|Selector0~105_combout\,
	combout => \DRAM|Selector0~106_combout\);

-- Location: LCCOMB_X38_Y21_N4
\DRAM|Selector0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~107_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # ((\DRAM|Selector0~104_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- ((\DRAM|Selector0~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector0~104_combout\,
	datad => \DRAM|Selector0~106_combout\,
	combout => \DRAM|Selector0~107_combout\);

-- Location: LCCOMB_X38_Y24_N4
\DRAM|mem[63][0]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[63][0]~187_combout\ = (\DRAM|Decoder1~26_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~26_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~4_combout\,
	combout => \DRAM|mem[63][0]~187_combout\);

-- Location: LCFF_X38_Y24_N17
\DRAM|mem[63][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[63][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[63][7]~regout\);

-- Location: LCCOMB_X34_Y25_N2
\DRAM|mem[47][0]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[47][0]~184_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~26_combout\ & (\DRAM|Decoder1~0_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~26_combout\,
	datac => \DRAM|Decoder1~0_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[47][0]~184_combout\);

-- Location: LCFF_X36_Y20_N5
\DRAM|mem[47][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[47][0]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[47][7]~regout\);

-- Location: LCFF_X36_Y20_N15
\DRAM|mem[39][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[39][1]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[39][7]~regout\);

-- Location: LCCOMB_X36_Y20_N14
\DRAM|Selector0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~108_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[47][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[39][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[47][7]~regout\,
	datac => \DRAM|mem[39][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~108_combout\);

-- Location: LCCOMB_X38_Y24_N16
\DRAM|Selector0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~109_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector0~108_combout\ & ((\DRAM|mem[63][7]~regout\))) # (!\DRAM|Selector0~108_combout\ & (\DRAM|mem[55][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector0~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[55][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[63][7]~regout\,
	datad => \DRAM|Selector0~108_combout\,
	combout => \DRAM|Selector0~109_combout\);

-- Location: LCCOMB_X38_Y21_N22
\DRAM|Selector0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~110_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector0~107_combout\ & ((\DRAM|Selector0~109_combout\))) # (!\DRAM|Selector0~107_combout\ & (\DRAM|Selector0~102_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector0~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector0~102_combout\,
	datac => \DRAM|Selector0~107_combout\,
	datad => \DRAM|Selector0~109_combout\,
	combout => \DRAM|Selector0~110_combout\);

-- Location: LCCOMB_X36_Y25_N18
\DRAM|mem[50][6]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[50][6]~163_combout\ = (\RESET~combout\) # ((\DRAM|mem[0][0]~122_combout\ & (\DRAM|Decoder1~27_combout\ & \DRAM|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|mem[0][0]~122_combout\,
	datac => \DRAM|Decoder1~27_combout\,
	datad => \DRAM|Decoder1~9_combout\,
	combout => \DRAM|mem[50][6]~163_combout\);

-- Location: LCFF_X28_Y25_N25
\DRAM|mem[50][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~264_combout\,
	ena => \DRAM|mem[50][6]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[50][7]~regout\);

-- Location: LCCOMB_X36_Y25_N28
\DRAM|mem[54][6]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[54][6]~131_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~9_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~9_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~24_combout\,
	combout => \DRAM|mem[54][6]~131_combout\);

-- Location: LCFF_X35_Y22_N17
\DRAM|mem[54][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[54][6]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[54][7]~regout\);

-- Location: LCCOMB_X33_Y19_N20
\DRAM|mem~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~265_combout\ = (\RESET~combout\) # ((\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux8~1_combout\)) # (!\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux8~1_combout\,
	datab => \cpu0|rf0|Mux8~3_combout\,
	datac => \RESET~combout\,
	datad => \cpu0|decoder0|SB[2]~2_combout\,
	combout => \DRAM|mem~265_combout\);

-- Location: LCFF_X35_Y22_N31
\DRAM|mem[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~265_combout\,
	sload => VCC,
	ena => \DRAM|mem[18][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[18][7]~regout\);

-- Location: LCCOMB_X35_Y22_N30
\DRAM|Selector0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~70_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[22][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[18][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[22][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[18][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~70_combout\);

-- Location: LCCOMB_X35_Y22_N16
\DRAM|Selector0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~71_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector0~70_combout\ & ((\DRAM|mem[54][7]~regout\))) # (!\DRAM|Selector0~70_combout\ & (\DRAM|mem[50][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[50][7]~regout\,
	datac => \DRAM|mem[54][7]~regout\,
	datad => \DRAM|Selector0~70_combout\,
	combout => \DRAM|Selector0~71_combout\);

-- Location: LCFF_X35_Y20_N5
\DRAM|mem[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[14][6]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[14][7]~regout\);

-- Location: LCFF_X36_Y21_N13
\DRAM|mem[42][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~265_combout\,
	sload => VCC,
	ena => \DRAM|mem[42][1]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[42][7]~regout\);

-- Location: LCFF_X35_Y23_N29
\DRAM|mem[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[10][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[10][7]~regout\);

-- Location: LCCOMB_X35_Y23_N28
\DRAM|Selector0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~72_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[42][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[10][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[42][7]~regout\,
	datac => \DRAM|mem[10][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector0~72_combout\);

-- Location: LCCOMB_X35_Y20_N4
\DRAM|Selector0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~73_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~72_combout\ & (\DRAM|mem[46][7]~regout\)) # (!\DRAM|Selector0~72_combout\ & ((\DRAM|mem[14][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[46][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[14][7]~regout\,
	datad => \DRAM|Selector0~72_combout\,
	combout => \DRAM|Selector0~73_combout\);

-- Location: LCCOMB_X36_Y25_N24
\DRAM|mem[34][4]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[34][4]~161_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~7_combout\ & (\DRAM|Decoder1~27_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~7_combout\,
	datac => \DRAM|Decoder1~27_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[34][4]~161_combout\);

-- Location: LCFF_X35_Y20_N23
\DRAM|mem[34][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[34][4]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[34][7]~regout\);

-- Location: LCCOMB_X35_Y21_N2
\DRAM|mem[6][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[6][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[6][7]~feeder_combout\);

-- Location: LCCOMB_X35_Y21_N22
\DRAM|mem[6][2]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[6][2]~130_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~24_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~24_combout\,
	datab => \DRAM|mem[0][0]~122_combout\,
	datac => \RESET~combout\,
	datad => \DRAM|Decoder1~8_combout\,
	combout => \DRAM|mem[6][2]~130_combout\);

-- Location: LCFF_X35_Y21_N3
\DRAM|mem[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[6][7]~feeder_combout\,
	ena => \DRAM|mem[6][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[6][7]~regout\);

-- Location: LCFF_X35_Y23_N31
\DRAM|mem[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[2][2]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[2][7]~regout\);

-- Location: LCCOMB_X35_Y23_N30
\DRAM|Selector0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~74_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[6][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[2][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[6][7]~regout\,
	datac => \DRAM|mem[2][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector0~74_combout\);

-- Location: LCCOMB_X35_Y20_N22
\DRAM|Selector0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~75_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector0~74_combout\ & (\DRAM|mem[38][7]~regout\)) # (!\DRAM|Selector0~74_combout\ & ((\DRAM|mem[34][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[38][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[34][7]~regout\,
	datad => \DRAM|Selector0~74_combout\,
	combout => \DRAM|Selector0~75_combout\);

-- Location: LCCOMB_X35_Y20_N24
\DRAM|Selector0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~76_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|Selector0~73_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector0~73_combout\,
	datad => \DRAM|Selector0~75_combout\,
	combout => \DRAM|Selector0~76_combout\);

-- Location: LCCOMB_X35_Y24_N28
\DRAM|mem[30][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[30][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[30][7]~feeder_combout\);

-- Location: LCFF_X35_Y24_N29
\DRAM|mem[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[30][7]~feeder_combout\,
	ena => \DRAM|mem[30][3]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[30][7]~regout\);

-- Location: LCFF_X36_Y24_N5
\DRAM|mem[62][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[62][0]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[62][7]~regout\);

-- Location: LCFF_X38_Y23_N19
\DRAM|mem[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[26][5]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[26][7]~regout\);

-- Location: LCCOMB_X38_Y23_N18
\DRAM|Selector0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~77_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[58][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[26][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[58][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[26][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector0~77_combout\);

-- Location: LCCOMB_X36_Y24_N4
\DRAM|Selector0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~78_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~77_combout\ & ((\DRAM|mem[62][7]~regout\))) # (!\DRAM|Selector0~77_combout\ & (\DRAM|mem[30][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[30][7]~regout\,
	datac => \DRAM|mem[62][7]~regout\,
	datad => \DRAM|Selector0~77_combout\,
	combout => \DRAM|Selector0~78_combout\);

-- Location: LCCOMB_X35_Y20_N18
\DRAM|Selector0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~79_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector0~76_combout\ & ((\DRAM|Selector0~78_combout\))) # (!\DRAM|Selector0~76_combout\ & (\DRAM|Selector0~71_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector0~71_combout\,
	datac => \DRAM|Selector0~76_combout\,
	datad => \DRAM|Selector0~78_combout\,
	combout => \DRAM|Selector0~79_combout\);

-- Location: LCCOMB_X31_Y24_N4
\DRAM|mem[45][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[45][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[45][7]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N2
\DRAM|mem[45][0]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[45][0]~176_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~23_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~23_combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~0_combout\,
	combout => \DRAM|mem[45][0]~176_combout\);

-- Location: LCFF_X31_Y24_N5
\DRAM|mem[45][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[45][7]~feeder_combout\,
	ena => \DRAM|mem[45][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[45][7]~regout\);

-- Location: LCFF_X38_Y22_N9
\DRAM|mem[37][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[37][0]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[37][7]~regout\);

-- Location: LCCOMB_X36_Y25_N4
\DRAM|mem[33][2]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[33][2]~156_combout\ = (\RESET~combout\) # ((\DRAM|mem[0][0]~122_combout\ & (\DRAM|Decoder1~28_combout\ & \DRAM|Decoder1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|mem[0][0]~122_combout\,
	datac => \DRAM|Decoder1~28_combout\,
	datad => \DRAM|Decoder1~7_combout\,
	combout => \DRAM|mem[33][2]~156_combout\);

-- Location: LCFF_X32_Y20_N17
\DRAM|mem[33][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[33][2]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[33][7]~regout\);

-- Location: LCCOMB_X32_Y20_N16
\DRAM|Selector0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~80_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[41][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[33][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[41][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[33][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~80_combout\);

-- Location: LCCOMB_X38_Y22_N8
\DRAM|Selector0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~81_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~80_combout\ & (\DRAM|mem[45][7]~regout\)) # (!\DRAM|Selector0~80_combout\ & ((\DRAM|mem[37][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[45][7]~regout\,
	datac => \DRAM|mem[37][7]~regout\,
	datad => \DRAM|Selector0~80_combout\,
	combout => \DRAM|Selector0~81_combout\);

-- Location: LCFF_X33_Y20_N11
\DRAM|mem[53][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[53][6]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[53][7]~regout\);

-- Location: LCCOMB_X37_Y20_N2
\DRAM|mem[57][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[57][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[57][7]~feeder_combout\);

-- Location: LCFF_X37_Y20_N3
\DRAM|mem[57][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[57][7]~feeder_combout\,
	ena => \DRAM|mem[57][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[57][7]~regout\);

-- Location: LCFF_X33_Y20_N13
\DRAM|mem[49][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[49][6]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[49][7]~regout\);

-- Location: LCCOMB_X33_Y20_N12
\DRAM|Selector0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~87_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[57][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[49][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[57][7]~regout\,
	datac => \DRAM|mem[49][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~87_combout\);

-- Location: LCCOMB_X33_Y20_N10
\DRAM|Selector0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~88_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~87_combout\ & (\DRAM|mem[61][7]~regout\)) # (!\DRAM|Selector0~87_combout\ & ((\DRAM|mem[53][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[61][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[53][7]~regout\,
	datad => \DRAM|Selector0~87_combout\,
	combout => \DRAM|Selector0~88_combout\);

-- Location: LCFF_X33_Y21_N21
\DRAM|mem[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[29][3]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[29][7]~regout\);

-- Location: LCCOMB_X29_Y19_N16
\DRAM|mem[21][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[21][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[21][7]~feeder_combout\);

-- Location: LCFF_X29_Y19_N17
\DRAM|mem[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[21][7]~feeder_combout\,
	ena => \DRAM|mem[21][6]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[21][7]~regout\);

-- Location: LCFF_X33_Y21_N19
\DRAM|mem[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[17][3]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[17][7]~regout\);

-- Location: LCCOMB_X33_Y21_N18
\DRAM|Selector0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~82_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[21][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[17][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[21][7]~regout\,
	datac => \DRAM|mem[17][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~82_combout\);

-- Location: LCCOMB_X33_Y21_N20
\DRAM|Selector0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~83_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~82_combout\ & ((\DRAM|mem[29][7]~regout\))) # (!\DRAM|Selector0~82_combout\ & (\DRAM|mem[25][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[25][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[29][7]~regout\,
	datad => \DRAM|Selector0~82_combout\,
	combout => \DRAM|Selector0~83_combout\);

-- Location: LCFF_X33_Y22_N13
\DRAM|mem[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[13][6]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[13][7]~regout\);

-- Location: LCCOMB_X33_Y26_N12
\DRAM|mem[1][4]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[1][4]~158_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~8_combout\ & (\DRAM|Decoder1~28_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~8_combout\,
	datac => \DRAM|Decoder1~28_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[1][4]~158_combout\);

-- Location: LCFF_X33_Y22_N27
\DRAM|mem[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[1][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[1][7]~regout\);

-- Location: LCCOMB_X33_Y22_N26
\DRAM|Selector0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~84_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[5][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[1][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[5][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[1][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~84_combout\);

-- Location: LCCOMB_X33_Y22_N12
\DRAM|Selector0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~85_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~84_combout\ & ((\DRAM|mem[13][7]~regout\))) # (!\DRAM|Selector0~84_combout\ & (\DRAM|mem[9][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector0~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[9][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[13][7]~regout\,
	datad => \DRAM|Selector0~84_combout\,
	combout => \DRAM|Selector0~85_combout\);

-- Location: LCCOMB_X33_Y22_N22
\DRAM|Selector0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~86_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # ((\DRAM|Selector0~83_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- ((\DRAM|Selector0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector0~83_combout\,
	datad => \DRAM|Selector0~85_combout\,
	combout => \DRAM|Selector0~86_combout\);

-- Location: LCCOMB_X34_Y22_N4
\DRAM|Selector0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~89_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector0~86_combout\ & ((\DRAM|Selector0~88_combout\))) # (!\DRAM|Selector0~86_combout\ & (\DRAM|Selector0~81_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector0~81_combout\,
	datac => \DRAM|Selector0~88_combout\,
	datad => \DRAM|Selector0~86_combout\,
	combout => \DRAM|Selector0~89_combout\);

-- Location: LCFF_X33_Y24_N15
\DRAM|mem[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[28][3]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[28][7]~regout\);

-- Location: LCFF_X33_Y24_N5
\DRAM|mem[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~265_combout\,
	sload => VCC,
	ena => \DRAM|mem[20][0]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[20][7]~regout\);

-- Location: LCFF_X34_Y21_N31
\DRAM|mem[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[16][3]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[16][7]~regout\);

-- Location: LCCOMB_X34_Y21_N30
\DRAM|Selector0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~90_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[20][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[16][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[20][7]~regout\,
	datac => \DRAM|mem[16][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~90_combout\);

-- Location: LCCOMB_X33_Y24_N14
\DRAM|Selector0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~91_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~90_combout\ & ((\DRAM|mem[28][7]~regout\))) # (!\DRAM|Selector0~90_combout\ & (\DRAM|mem[24][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[24][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[28][7]~regout\,
	datad => \DRAM|Selector0~90_combout\,
	combout => \DRAM|Selector0~91_combout\);

-- Location: LCFF_X30_Y21_N13
\DRAM|mem[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[4][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[4][7]~regout\);

-- Location: LCFF_X30_Y21_N7
\DRAM|mem[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[0][0]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[0][7]~regout\);

-- Location: LCCOMB_X30_Y21_N6
\DRAM|Selector0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~94_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[8][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[0][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[8][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[0][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~94_combout\);

-- Location: LCCOMB_X30_Y21_N12
\DRAM|Selector0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~95_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~94_combout\ & (\DRAM|mem[12][7]~regout\)) # (!\DRAM|Selector0~94_combout\ & ((\DRAM|mem[4][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[12][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[4][7]~regout\,
	datad => \DRAM|Selector0~94_combout\,
	combout => \DRAM|Selector0~95_combout\);

-- Location: LCFF_X36_Y23_N3
\DRAM|mem[36][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[36][1]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[36][7]~regout\);

-- Location: LCFF_X34_Y22_N23
\DRAM|mem[44][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~265_combout\,
	sload => VCC,
	ena => \DRAM|mem[44][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[44][7]~regout\);

-- Location: LCCOMB_X40_Y24_N20
\DRAM|mem[40][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[40][7]~feeder_combout\ = \DRAM|mem~264_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~264_combout\,
	combout => \DRAM|mem[40][7]~feeder_combout\);

-- Location: LCFF_X40_Y24_N21
\DRAM|mem[40][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[40][7]~feeder_combout\,
	ena => \DRAM|mem[40][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[40][7]~regout\);

-- Location: LCFF_X31_Y23_N19
\DRAM|mem[32][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[32][6]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[32][7]~regout\);

-- Location: LCCOMB_X31_Y23_N18
\DRAM|Selector0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~92_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[40][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[32][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[40][7]~regout\,
	datac => \DRAM|mem[32][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector0~92_combout\);

-- Location: LCCOMB_X34_Y22_N22
\DRAM|Selector0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~93_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~92_combout\ & ((\DRAM|mem[44][7]~regout\))) # (!\DRAM|Selector0~92_combout\ & (\DRAM|mem[36][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[36][7]~regout\,
	datac => \DRAM|mem[44][7]~regout\,
	datad => \DRAM|Selector0~92_combout\,
	combout => \DRAM|Selector0~93_combout\);

-- Location: LCCOMB_X34_Y22_N24
\DRAM|Selector0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~96_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # ((\DRAM|Selector0~93_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|Selector0~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector0~95_combout\,
	datad => \DRAM|Selector0~93_combout\,
	combout => \DRAM|Selector0~96_combout\);

-- Location: LCCOMB_X35_Y25_N30
\DRAM|mem[60][0]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[60][0]~183_combout\ = (\DRAM|Decoder1~25_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~25_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~4_combout\,
	combout => \DRAM|mem[60][0]~183_combout\);

-- Location: LCFF_X24_Y22_N1
\DRAM|mem[60][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[60][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[60][7]~regout\);

-- Location: LCFF_X32_Y23_N23
\DRAM|mem[48][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~264_combout\,
	sload => VCC,
	ena => \DRAM|mem[48][7]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[48][7]~regout\);

-- Location: LCCOMB_X32_Y23_N22
\DRAM|Selector0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~97_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[56][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[48][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[56][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[48][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector0~97_combout\);

-- Location: LCCOMB_X24_Y22_N0
\DRAM|Selector0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~98_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~97_combout\ & ((\DRAM|mem[60][7]~regout\))) # (!\DRAM|Selector0~97_combout\ & (\DRAM|mem[52][7]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[52][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[60][7]~regout\,
	datad => \DRAM|Selector0~97_combout\,
	combout => \DRAM|Selector0~98_combout\);

-- Location: LCCOMB_X34_Y22_N26
\DRAM|Selector0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~99_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector0~96_combout\ & ((\DRAM|Selector0~98_combout\))) # (!\DRAM|Selector0~96_combout\ & (\DRAM|Selector0~91_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector0~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector0~91_combout\,
	datac => \DRAM|Selector0~96_combout\,
	datad => \DRAM|Selector0~98_combout\,
	combout => \DRAM|Selector0~99_combout\);

-- Location: LCCOMB_X34_Y22_N28
\DRAM|Selector0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~100_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector0~89_combout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector0~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector0~89_combout\,
	datad => \DRAM|Selector0~99_combout\,
	combout => \DRAM|Selector0~100_combout\);

-- Location: LCCOMB_X34_Y22_N14
\DRAM|Selector0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~111_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector0~100_combout\ & (\DRAM|Selector0~110_combout\)) # (!\DRAM|Selector0~100_combout\ & ((\DRAM|Selector0~79_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|Selector0~110_combout\,
	datac => \DRAM|Selector0~79_combout\,
	datad => \DRAM|Selector0~100_combout\,
	combout => \DRAM|Selector0~111_combout\);

-- Location: LCFF_X25_Y18_N13
\DRAM|mem[182][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[182][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[182][7]~regout\);

-- Location: LCFF_X25_Y18_N31
\DRAM|mem[150][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[150][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[150][7]~regout\);

-- Location: LCCOMB_X25_Y18_N30
\DRAM|Selector0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~35_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[151][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[150][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[151][7]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[150][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector0~35_combout\);

-- Location: LCCOMB_X25_Y18_N12
\DRAM|Selector0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~36_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector0~35_combout\ & (\DRAM|mem[183][7]~regout\)) # (!\DRAM|Selector0~35_combout\ & ((\DRAM|mem[182][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[183][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[182][7]~regout\,
	datad => \DRAM|Selector0~35_combout\,
	combout => \DRAM|Selector0~36_combout\);

-- Location: LCCOMB_X33_Y13_N20
\DRAM|mem[133][0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[133][0]~19_combout\ = (\DRAM|Decoder1~8_combout\ & (\DRAM|Decoder1~10_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~8_combout\,
	datac => \DRAM|Decoder1~10_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[133][0]~19_combout\);

-- Location: LCFF_X33_Y13_N31
\DRAM|mem[133][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[133][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[133][7]~regout\);

-- Location: LCCOMB_X33_Y13_N26
\DRAM|mem[165][0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[165][0]~18_combout\ = (\DRAM|Decoder1~7_combout\ & (\DRAM|Decoder1~10_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~7_combout\,
	datac => \DRAM|Decoder1~10_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[165][0]~18_combout\);

-- Location: LCFF_X33_Y13_N1
\DRAM|mem[165][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[165][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[165][7]~regout\);

-- Location: LCCOMB_X29_Y16_N6
\DRAM|mem[132][0]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[132][0]~39_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~8_combout\ & \DRAM|Decoder1~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~8_combout\,
	datad => \DRAM|Decoder1~13_combout\,
	combout => \DRAM|mem[132][0]~39_combout\);

-- Location: LCFF_X29_Y16_N21
\DRAM|mem[132][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[132][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[132][7]~regout\);

-- Location: LCCOMB_X29_Y16_N20
\DRAM|Selector0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~32_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[164][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[132][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[164][7]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[132][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector0~32_combout\);

-- Location: LCCOMB_X33_Y13_N0
\DRAM|Selector0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~33_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector0~32_combout\ & ((\DRAM|mem[165][7]~regout\))) # (!\DRAM|Selector0~32_combout\ & (\DRAM|mem[133][7]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[133][7]~regout\,
	datac => \DRAM|mem[165][7]~regout\,
	datad => \DRAM|Selector0~32_combout\,
	combout => \DRAM|Selector0~33_combout\);

-- Location: LCCOMB_X31_Y13_N30
\DRAM|mem[149][0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[149][0]~17_combout\ = (\DRAM|Decoder1~10_combout\ & (\DRAM|Decoder1~5_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~10_combout\,
	datac => \DRAM|Decoder1~5_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[149][0]~17_combout\);

-- Location: LCFF_X31_Y13_N21
\DRAM|mem[149][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[149][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[149][7]~regout\);

-- Location: LCCOMB_X27_Y13_N6
\DRAM|mem[148][0]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[148][0]~37_combout\ = (\DRAM|Decoder1~13_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~13_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~5_combout\,
	combout => \DRAM|mem[148][0]~37_combout\);

-- Location: LCFF_X27_Y13_N5
\DRAM|mem[148][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[148][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[148][7]~regout\);

-- Location: LCCOMB_X27_Y13_N4
\DRAM|Selector0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~30_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[180][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[148][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[180][7]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[148][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector0~30_combout\);

-- Location: LCCOMB_X31_Y13_N20
\DRAM|Selector0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~31_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector0~30_combout\ & (\DRAM|mem[181][7]~regout\)) # (!\DRAM|Selector0~30_combout\ & ((\DRAM|mem[149][7]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[181][7]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[149][7]~regout\,
	datad => \DRAM|Selector0~30_combout\,
	combout => \DRAM|Selector0~31_combout\);

-- Location: LCCOMB_X33_Y18_N20
\DRAM|Selector0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~34_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector0~31_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector0~33_combout\,
	datad => \DRAM|Selector0~31_combout\,
	combout => \DRAM|Selector0~34_combout\);

-- Location: LCCOMB_X24_Y16_N24
\DRAM|mem[135][0]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[135][0]~51_combout\ = (\DRAM|Decoder1~8_combout\ & (\DRAM|Decoder1~14_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~8_combout\,
	datac => \DRAM|Decoder1~14_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[135][0]~51_combout\);

-- Location: LCFF_X24_Y19_N17
\DRAM|mem[135][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[135][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[135][7]~regout\);

-- Location: LCCOMB_X29_Y17_N22
\DRAM|mem[166][0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[166][0]~6_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~6_combout\ & \DRAM|Decoder1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~6_combout\,
	datad => \DRAM|Decoder1~7_combout\,
	combout => \DRAM|mem[166][0]~6_combout\);

-- Location: LCFF_X29_Y17_N13
\DRAM|mem[166][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[166][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[166][7]~regout\);

-- Location: LCFF_X28_Y16_N5
\DRAM|mem[134][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[134][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[134][7]~regout\);

-- Location: LCCOMB_X28_Y16_N4
\DRAM|Selector0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~28_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[166][7]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[134][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[166][7]~regout\,
	datac => \DRAM|mem[134][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector0~28_combout\);

-- Location: LCCOMB_X24_Y19_N16
\DRAM|Selector0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~29_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector0~28_combout\ & (\DRAM|mem[167][7]~regout\)) # (!\DRAM|Selector0~28_combout\ & ((\DRAM|mem[135][7]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[167][7]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[135][7]~regout\,
	datad => \DRAM|Selector0~28_combout\,
	combout => \DRAM|Selector0~29_combout\);

-- Location: LCCOMB_X33_Y18_N14
\DRAM|Selector0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~37_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector0~34_combout\ & (\DRAM|Selector0~36_combout\)) # (!\DRAM|Selector0~34_combout\ & ((\DRAM|Selector0~29_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|Selector0~36_combout\,
	datac => \DRAM|Selector0~34_combout\,
	datad => \DRAM|Selector0~29_combout\,
	combout => \DRAM|Selector0~37_combout\);

-- Location: LCFF_X34_Y13_N25
\DRAM|mem[186][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[186][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[186][7]~regout\);

-- Location: LCCOMB_X32_Y18_N20
\DRAM|mem[185][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[185][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[185][7]~feeder_combout\);

-- Location: LCFF_X32_Y18_N21
\DRAM|mem[185][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[185][7]~feeder_combout\,
	ena => \DRAM|mem[185][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[185][7]~regout\);

-- Location: LCFF_X34_Y13_N19
\DRAM|mem[184][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[184][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[184][7]~regout\);

-- Location: LCCOMB_X34_Y13_N18
\DRAM|Selector0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~45_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[185][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[184][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[185][7]~regout\,
	datac => \DRAM|mem[184][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector0~45_combout\);

-- Location: LCCOMB_X34_Y13_N24
\DRAM|Selector0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~46_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector0~45_combout\ & (\DRAM|mem[187][7]~regout\)) # (!\DRAM|Selector0~45_combout\ & ((\DRAM|mem[186][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[187][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[186][7]~regout\,
	datad => \DRAM|Selector0~45_combout\,
	combout => \DRAM|Selector0~46_combout\);

-- Location: LCFF_X31_Y18_N13
\DRAM|mem[170][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[170][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[170][7]~regout\);

-- Location: LCFF_X42_Y21_N11
\DRAM|mem[168][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[168][0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[168][7]~regout\);

-- Location: LCCOMB_X42_Y21_N10
\DRAM|Selector0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~38_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[169][7]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[168][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[169][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[168][7]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector0~38_combout\);

-- Location: LCCOMB_X31_Y18_N12
\DRAM|Selector0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~39_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector0~38_combout\ & (\DRAM|mem[171][7]~regout\)) # (!\DRAM|Selector0~38_combout\ & ((\DRAM|mem[170][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[171][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[170][7]~regout\,
	datad => \DRAM|Selector0~38_combout\,
	combout => \DRAM|Selector0~39_combout\);

-- Location: LCCOMB_X33_Y14_N4
\DRAM|Selector0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~47_combout\ = (\DRAM|Selector0~44_combout\ & (((\DRAM|Selector0~46_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\))) # (!\DRAM|Selector0~44_combout\ & (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector0~44_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector0~46_combout\,
	datad => \DRAM|Selector0~39_combout\,
	combout => \DRAM|Selector0~47_combout\);

-- Location: LCCOMB_X33_Y18_N24
\DRAM|Selector0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~58_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector0~47_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|Selector0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector0~57_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datad => \DRAM|Selector0~47_combout\,
	combout => \DRAM|Selector0~58_combout\);

-- Location: LCCOMB_X34_Y14_N20
\DRAM|mem[191][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[191][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|mem[191][7]~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N0
\DRAM|mem[191][0]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[191][0]~64_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~4_combout\ & \DRAM|Decoder1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~4_combout\,
	datad => \DRAM|Decoder1~14_combout\,
	combout => \DRAM|mem[191][0]~64_combout\);

-- Location: LCFF_X34_Y14_N21
\DRAM|mem[191][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[191][7]~feeder_combout\,
	ena => \DRAM|mem[191][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[191][7]~regout\);

-- Location: LCCOMB_X27_Y18_N30
\DRAM|mem[190][0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[190][0]~16_combout\ = (\DRAM|Decoder1~6_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~6_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~4_combout\,
	combout => \DRAM|mem[190][0]~16_combout\);

-- Location: LCFF_X27_Y16_N13
\DRAM|mem[190][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[190][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[190][7]~regout\);

-- Location: LCFF_X31_Y19_N21
\DRAM|mem[188][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[188][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[188][7]~regout\);

-- Location: LCCOMB_X31_Y19_N20
\DRAM|Selector0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~66_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[189][7]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[188][7]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[189][7]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[188][7]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector0~66_combout\);

-- Location: LCCOMB_X27_Y16_N12
\DRAM|Selector0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~67_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector0~66_combout\ & (\DRAM|mem[191][7]~regout\)) # (!\DRAM|Selector0~66_combout\ & ((\DRAM|mem[190][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[191][7]~regout\,
	datac => \DRAM|mem[190][7]~regout\,
	datad => \DRAM|Selector0~66_combout\,
	combout => \DRAM|Selector0~67_combout\);

-- Location: LCFF_X24_Y16_N19
\DRAM|mem[143][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[143][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[143][7]~regout\);

-- Location: LCFF_X24_Y16_N17
\DRAM|mem[142][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[142][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[142][7]~regout\);

-- Location: LCFF_X34_Y16_N21
\DRAM|mem[140][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[140][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[140][7]~regout\);

-- Location: LCCOMB_X34_Y16_N20
\DRAM|Selector0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~63_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[141][7]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[140][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[141][7]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[140][7]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector0~63_combout\);

-- Location: LCCOMB_X24_Y16_N16
\DRAM|Selector0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~64_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector0~63_combout\ & (\DRAM|mem[143][7]~regout\)) # (!\DRAM|Selector0~63_combout\ & ((\DRAM|mem[142][7]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[143][7]~regout\,
	datac => \DRAM|mem[142][7]~regout\,
	datad => \DRAM|Selector0~63_combout\,
	combout => \DRAM|Selector0~64_combout\);

-- Location: LCCOMB_X33_Y16_N2
\DRAM|Selector0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~65_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|Selector0~62_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector0~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector0~62_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \DRAM|Selector0~64_combout\,
	combout => \DRAM|Selector0~65_combout\);

-- Location: LCCOMB_X33_Y18_N2
\DRAM|Selector0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~68_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector0~65_combout\ & ((\DRAM|Selector0~67_combout\))) # (!\DRAM|Selector0~65_combout\ & (\DRAM|Selector0~60_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector0~60_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector0~67_combout\,
	datad => \DRAM|Selector0~65_combout\,
	combout => \DRAM|Selector0~68_combout\);

-- Location: LCCOMB_X33_Y18_N12
\DRAM|Selector0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~69_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector0~58_combout\ & ((\DRAM|Selector0~68_combout\))) # (!\DRAM|Selector0~58_combout\ & (\DRAM|Selector0~37_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector0~37_combout\,
	datac => \DRAM|Selector0~58_combout\,
	datad => \DRAM|Selector0~68_combout\,
	combout => \DRAM|Selector0~69_combout\);

-- Location: LCCOMB_X33_Y18_N6
\DRAM|Selector0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~112_combout\ = (\DRAM|Selector7~4_combout\ & (\DRAM|Selector7~49_combout\)) # (!\DRAM|Selector7~4_combout\ & ((\DRAM|Selector7~49_combout\ & ((\DRAM|Selector0~69_combout\))) # (!\DRAM|Selector7~49_combout\ & 
-- (\DRAM|Selector0~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~4_combout\,
	datab => \DRAM|Selector7~49_combout\,
	datac => \DRAM|Selector0~111_combout\,
	datad => \DRAM|Selector0~69_combout\,
	combout => \DRAM|Selector0~112_combout\);

-- Location: LCCOMB_X33_Y18_N0
\DRAM|Selector0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~123_combout\ = (\DRAM|Selector7~4_combout\ & ((\DRAM|Selector0~112_combout\ & ((\DRAM|Selector0~122_combout\))) # (!\DRAM|Selector0~112_combout\ & (\DRAM|Selector0~27_combout\)))) # (!\DRAM|Selector7~4_combout\ & 
-- (((\DRAM|Selector0~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector0~27_combout\,
	datab => \DRAM|Selector0~122_combout\,
	datac => \DRAM|Selector7~4_combout\,
	datad => \DRAM|Selector0~112_combout\,
	combout => \DRAM|Selector0~123_combout\);

-- Location: LCCOMB_X33_Y18_N22
\DRAM|Selector0~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~167_combout\ = (\DRAM|Selector7~5_combout\ & ((\DRAM|Selector0~124_combout\ & (\DRAM|Selector0~166_combout\)) # (!\DRAM|Selector0~124_combout\ & ((\DRAM|Selector0~123_combout\))))) # (!\DRAM|Selector7~5_combout\ & 
-- (((\DRAM|Selector0~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~5_combout\,
	datab => \DRAM|Selector0~166_combout\,
	datac => \DRAM|Selector0~124_combout\,
	datad => \DRAM|Selector0~123_combout\,
	combout => \DRAM|Selector0~167_combout\);

-- Location: LCCOMB_X29_Y24_N30
\cpu0|mem_mux0|Data_C[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|mem_mux0|Data_C[7]~7_combout\ = (\cpu0|decoder0|Decoder4~1_combout\ & (((\DRAM|Selector0~167_combout\ & \DRAM|Selector7~176_combout\)))) # (!\cpu0|decoder0|Decoder4~1_combout\ & (\cpu0|alu0|mux_out0|Y[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	datab => \cpu0|decoder0|Decoder4~1_combout\,
	datac => \DRAM|Selector0~167_combout\,
	datad => \DRAM|Selector7~176_combout\,
	combout => \cpu0|mem_mux0|Data_C[7]~7_combout\);

-- Location: LCCOMB_X29_Y24_N6
\cpu0|rf0|reg_0|Q~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_0|Q~9_combout\ = (!\RESET~combout\ & \cpu0|mem_mux0|Data_C[7]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RESET~combout\,
	datad => \cpu0|mem_mux0|Data_C[7]~7_combout\,
	combout => \cpu0|rf0|reg_0|Q~9_combout\);

-- Location: LCFF_X28_Y21_N15
\cpu0|rf0|reg_2|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~9_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_2|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_2|Q\(7));

-- Location: LCFF_X29_Y25_N17
\cpu0|rf0|reg_0|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~9_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_0|Q[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_0|Q\(7));

-- Location: LCCOMB_X27_Y23_N0
\IRAM|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux6~0_combout\ = (\cpu0|pc0|PC\(1) & ((\cpu0|pc0|PC\(3)) # ((!\cpu0|pc0|PC\(4)) # (!\cpu0|pc0|PC\(5))))) # (!\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(4) $ (((\cpu0|pc0|PC\(3) & !\cpu0|pc0|PC\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y23_N20
\IRAM|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux6~2_combout\ = (\cpu0|pc0|PC\(6) & (((\cpu0|pc0|PC\(2))))) # (!\cpu0|pc0|PC\(6) & (\IRAM|Mux6~1_combout\ & ((\cpu0|pc0|PC\(1)) # (\cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(6),
	datac => \cpu0|pc0|PC\(2),
	datad => \IRAM|Mux6~1_combout\,
	combout => \IRAM|Mux6~2_combout\);

-- Location: LCCOMB_X27_Y23_N24
\IRAM|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux6~4_combout\ = (\IRAM|Mux6~2_combout\ & (((!\cpu0|pc0|PC\(6))) # (!\IRAM|Mux6~3_combout\))) # (!\IRAM|Mux6~2_combout\ & (((!\IRAM|Mux6~0_combout\ & \cpu0|pc0|PC\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux6~3_combout\,
	datab => \IRAM|Mux6~0_combout\,
	datac => \IRAM|Mux6~2_combout\,
	datad => \cpu0|pc0|PC\(6),
	combout => \IRAM|Mux6~4_combout\);

-- Location: LCCOMB_X27_Y23_N4
\IRAM|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux6~6_combout\ = (\IRAM|Mux5~0_combout\ & (((!\cpu0|pc0|PC\(7) & \IRAM|Mux6~4_combout\)) # (!\IRAM|Mux6~5_combout\))) # (!\IRAM|Mux5~0_combout\ & (!\cpu0|pc0|PC\(7) & (\IRAM|Mux6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux5~0_combout\,
	datab => \cpu0|pc0|PC\(7),
	datac => \IRAM|Mux6~4_combout\,
	datad => \IRAM|Mux6~5_combout\,
	combout => \IRAM|Mux6~6_combout\);

-- Location: LCCOMB_X29_Y25_N16
\cpu0|rf0|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux0~2_combout\ = (\IRAM|Mux5~8_combout\ & (((\IRAM|Mux6~6_combout\)))) # (!\IRAM|Mux5~8_combout\ & ((\IRAM|Mux6~6_combout\ & (\cpu0|rf0|reg_1|Q\(7))) # (!\IRAM|Mux6~6_combout\ & ((\cpu0|rf0|reg_0|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_1|Q\(7),
	datab => \IRAM|Mux5~8_combout\,
	datac => \cpu0|rf0|reg_0|Q\(7),
	datad => \IRAM|Mux6~6_combout\,
	combout => \cpu0|rf0|Mux0~2_combout\);

-- Location: LCCOMB_X28_Y21_N14
\cpu0|rf0|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux0~3_combout\ = (\IRAM|Mux5~8_combout\ & ((\cpu0|rf0|Mux0~2_combout\ & (\cpu0|rf0|reg_3|Q\(7))) # (!\cpu0|rf0|Mux0~2_combout\ & ((\cpu0|rf0|reg_2|Q\(7)))))) # (!\IRAM|Mux5~8_combout\ & (((\cpu0|rf0|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_3|Q\(7),
	datab => \IRAM|Mux5~8_combout\,
	datac => \cpu0|rf0|reg_2|Q\(7),
	datad => \cpu0|rf0|Mux0~2_combout\,
	combout => \cpu0|rf0|Mux0~3_combout\);

-- Location: LCCOMB_X29_Y24_N12
\cpu0|rf0|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux0~1_combout\ = (\cpu0|rf0|Mux0~0_combout\ & ((\cpu0|rf0|reg_7|Q\(7)) # ((!\IRAM|Mux6~6_combout\)))) # (!\cpu0|rf0|Mux0~0_combout\ & (((\cpu0|rf0|reg_5|Q\(7) & \IRAM|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux0~0_combout\,
	datab => \cpu0|rf0|reg_7|Q\(7),
	datac => \cpu0|rf0|reg_5|Q\(7),
	datad => \IRAM|Mux6~6_combout\,
	combout => \cpu0|rf0|Mux0~1_combout\);

-- Location: LCCOMB_X30_Y22_N12
\cpu0|rf0|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux0~4_combout\ = (\IRAM|Mux4~4_combout\ & ((\cpu0|rf0|Mux0~1_combout\))) # (!\IRAM|Mux4~4_combout\ & (\cpu0|rf0|Mux0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux4~4_combout\,
	datac => \cpu0|rf0|Mux0~3_combout\,
	datad => \cpu0|rf0|Mux0~1_combout\,
	combout => \cpu0|rf0|Mux0~4_combout\);

-- Location: LCCOMB_X24_Y24_N0
\IRAM|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux4~3_combout\ = (!\cpu0|pc0|PC\(4) & !\cpu0|pc0|PC\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(5),
	combout => \IRAM|Mux4~3_combout\);

-- Location: LCCOMB_X28_Y24_N0
\IRAM|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux1~0_combout\ = (\cpu0|pc0|PC\(7) & !\cpu0|pc0|PC\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu0|pc0|PC\(7),
	datad => \cpu0|pc0|PC\(6),
	combout => \IRAM|Mux1~0_combout\);

-- Location: LCCOMB_X27_Y24_N2
\IRAM|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux4~1_combout\ = (\cpu0|pc0|PC\(6) & (\cpu0|pc0|PC\(2) & (!\cpu0|pc0|PC\(7) & !\cpu0|pc0|PC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(7),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux4~1_combout\);

-- Location: LCCOMB_X27_Y24_N12
\IRAM|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux4~2_combout\ = (\IRAM|Mux4~1_combout\) # ((!\cpu0|pc0|PC\(2) & (!\cpu0|pc0|PC\(1) & \IRAM|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(1),
	datac => \IRAM|Mux1~0_combout\,
	datad => \IRAM|Mux4~1_combout\,
	combout => \IRAM|Mux4~2_combout\);

-- Location: LCCOMB_X27_Y24_N16
\IRAM|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux4~0_combout\ = (\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(1) & ((\cpu0|pc0|PC\(4)) # (!\cpu0|pc0|PC\(3))))) # (!\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(1) $ (((\cpu0|pc0|PC\(3)) # (\cpu0|pc0|PC\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux4~0_combout\);

-- Location: LCCOMB_X24_Y24_N18
\IRAM|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux4~4_combout\ = (\IRAM|Mux1~1_combout\ & ((\IRAM|Mux4~0_combout\) # ((\IRAM|Mux4~3_combout\ & \IRAM|Mux4~2_combout\)))) # (!\IRAM|Mux1~1_combout\ & (\IRAM|Mux4~3_combout\ & (\IRAM|Mux4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~1_combout\,
	datab => \IRAM|Mux4~3_combout\,
	datac => \IRAM|Mux4~2_combout\,
	datad => \IRAM|Mux4~0_combout\,
	combout => \IRAM|Mux4~4_combout\);

-- Location: LCCOMB_X28_Y22_N2
\cpu0|rf0|reg_4|Q[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_4|Q[5]~feeder_combout\ = \cpu0|rf0|reg_0|Q~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|reg_0|Q~7_combout\,
	combout => \cpu0|rf0|reg_4|Q[5]~feeder_combout\);

-- Location: LCFF_X28_Y22_N3
\cpu0|rf0|reg_4|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_4|Q[5]~feeder_combout\,
	ena => \cpu0|rf0|reg_4|Q[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_4|Q\(5));

-- Location: LCCOMB_X28_Y22_N20
\cpu0|rf0|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux2~0_combout\ = (\IRAM|Mux6~6_combout\ & (((\IRAM|Mux5~8_combout\)))) # (!\IRAM|Mux6~6_combout\ & ((\IRAM|Mux5~8_combout\ & ((\cpu0|rf0|reg_6|Q\(5)))) # (!\IRAM|Mux5~8_combout\ & (\cpu0|rf0|reg_4|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux6~6_combout\,
	datab => \cpu0|rf0|reg_4|Q\(5),
	datac => \IRAM|Mux5~8_combout\,
	datad => \cpu0|rf0|reg_6|Q\(5),
	combout => \cpu0|rf0|Mux2~0_combout\);

-- Location: LCCOMB_X29_Y24_N16
\cpu0|rf0|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux2~1_combout\ = (\cpu0|rf0|Mux2~0_combout\ & (((\cpu0|rf0|reg_7|Q\(5)) # (!\IRAM|Mux6~6_combout\)))) # (!\cpu0|rf0|Mux2~0_combout\ & (\cpu0|rf0|reg_5|Q\(5) & ((\IRAM|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_5|Q\(5),
	datab => \cpu0|rf0|reg_7|Q\(5),
	datac => \cpu0|rf0|Mux2~0_combout\,
	datad => \IRAM|Mux6~6_combout\,
	combout => \cpu0|rf0|Mux2~1_combout\);

-- Location: LCFF_X29_Y25_N25
\cpu0|rf0|reg_1|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~7_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_1|Q[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_1|Q\(5));

-- Location: LCCOMB_X29_Y25_N24
\cpu0|rf0|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux2~2_combout\ = (\IRAM|Mux6~6_combout\ & ((\IRAM|Mux5~8_combout\) # ((\cpu0|rf0|reg_1|Q\(5))))) # (!\IRAM|Mux6~6_combout\ & (!\IRAM|Mux5~8_combout\ & ((\cpu0|rf0|reg_0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux6~6_combout\,
	datab => \IRAM|Mux5~8_combout\,
	datac => \cpu0|rf0|reg_1|Q\(5),
	datad => \cpu0|rf0|reg_0|Q\(5),
	combout => \cpu0|rf0|Mux2~2_combout\);

-- Location: LCFF_X28_Y21_N5
\cpu0|rf0|reg_2|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~7_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_2|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_2|Q\(5));

-- Location: LCCOMB_X28_Y21_N4
\cpu0|rf0|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux2~3_combout\ = (\cpu0|rf0|Mux2~2_combout\ & ((\cpu0|rf0|reg_3|Q\(5)) # ((!\IRAM|Mux5~8_combout\)))) # (!\cpu0|rf0|Mux2~2_combout\ & (((\cpu0|rf0|reg_2|Q\(5) & \IRAM|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_3|Q\(5),
	datab => \cpu0|rf0|Mux2~2_combout\,
	datac => \cpu0|rf0|reg_2|Q\(5),
	datad => \IRAM|Mux5~8_combout\,
	combout => \cpu0|rf0|Mux2~3_combout\);

-- Location: LCCOMB_X29_Y24_N18
\cpu0|rf0|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux2~4_combout\ = (\IRAM|Mux4~4_combout\ & (\cpu0|rf0|Mux2~1_combout\)) # (!\IRAM|Mux4~4_combout\ & ((\cpu0|rf0|Mux2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IRAM|Mux4~4_combout\,
	datac => \cpu0|rf0|Mux2~1_combout\,
	datad => \cpu0|rf0|Mux2~3_combout\,
	combout => \cpu0|rf0|Mux2~4_combout\);

-- Location: LCCOMB_X30_Y19_N18
\cpu0|alu0|mux_out0|Y[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[6]~7_combout\ = (\cpu0|alu0|mux_out0|Y[1]~17_combout\ & (((\cpu0|rf0|Mux0~4_combout\)) # (!\cpu0|alu0|mux_out0|Equal1~2_combout\))) # (!\cpu0|alu0|mux_out0|Y[1]~17_combout\ & (\cpu0|alu0|mux_out0|Equal1~2_combout\ & 
-- ((\cpu0|rf0|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[1]~17_combout\,
	datab => \cpu0|alu0|mux_out0|Equal1~2_combout\,
	datac => \cpu0|rf0|Mux0~4_combout\,
	datad => \cpu0|rf0|Mux2~4_combout\,
	combout => \cpu0|alu0|mux_out0|Y[6]~7_combout\);

-- Location: LCCOMB_X30_Y19_N12
\cpu0|alu0|mux_out0|Y[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[6]~8_combout\ = (\cpu0|alu0|mux_out0|Equal1~2_combout\ & (((\cpu0|alu0|mux_out0|Y[6]~7_combout\)))) # (!\cpu0|alu0|mux_out0|Equal1~2_combout\ & ((\cpu0|rf0|Mux1~4_combout\ & ((\cpu0|alu0|mux_out0|Y[6]~6_combout\) # 
-- (!\cpu0|alu0|mux_out0|Y[6]~7_combout\))) # (!\cpu0|rf0|Mux1~4_combout\ & (\cpu0|alu0|mux_out0|Y[6]~6_combout\ & !\cpu0|alu0|mux_out0|Y[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux1~4_combout\,
	datab => \cpu0|alu0|mux_out0|Equal1~2_combout\,
	datac => \cpu0|alu0|mux_out0|Y[6]~6_combout\,
	datad => \cpu0|alu0|mux_out0|Y[6]~7_combout\,
	combout => \cpu0|alu0|mux_out0|Y[6]~8_combout\);

-- Location: LCCOMB_X31_Y12_N8
\cpu0|alu0|adder0|inst0|Sum~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~18_combout\ = (\cpu0|alu0|mux_out0|Equal0~2_combout\ & (\cpu0|alu0|mux_out0|Y[6]~8_combout\)) # (!\cpu0|alu0|mux_out0|Equal0~2_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|alu0|mux_out0|Equal0~2_combout\,
	datac => \cpu0|alu0|mux_out0|Y[6]~8_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~16_combout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~18_combout\);

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOB[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOB(6),
	combout => \IOB~combout\(6));

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOA(6),
	combout => \IOA~combout\(6));

-- Location: LCFF_X30_Y15_N1
\DRAM|mem[133][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[133][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[133][6]~regout\);

-- Location: LCCOMB_X31_Y15_N22
\DRAM|mem[141][0]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[141][0]~31_combout\ = (\DRAM|Decoder1~10_combout\ & (\DRAM|Decoder1~3_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~10_combout\,
	datac => \DRAM|Decoder1~3_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[141][0]~31_combout\);

-- Location: LCFF_X31_Y15_N27
\DRAM|mem[141][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[141][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[141][6]~regout\);

-- Location: LCFF_X30_Y15_N3
\DRAM|mem[129][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[129][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[129][6]~regout\);

-- Location: LCCOMB_X30_Y15_N2
\DRAM|Selector1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~16_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[137][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[129][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[137][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[129][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector1~16_combout\);

-- Location: LCCOMB_X31_Y15_N26
\DRAM|Selector1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~17_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector1~16_combout\ & ((\DRAM|mem[141][6]~regout\))) # (!\DRAM|Selector1~16_combout\ & (\DRAM|mem[133][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[133][6]~regout\,
	datac => \DRAM|mem[141][6]~regout\,
	datad => \DRAM|Selector1~16_combout\,
	combout => \DRAM|Selector1~17_combout\);

-- Location: LCCOMB_X31_Y13_N16
\DRAM|mem[149][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[149][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[149][6]~feeder_combout\);

-- Location: LCFF_X31_Y13_N17
\DRAM|mem[149][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[149][6]~feeder_combout\,
	ena => \DRAM|mem[149][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[149][6]~regout\);

-- Location: LCCOMB_X33_Y13_N18
\DRAM|mem[157][0]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[157][0]~30_combout\ = (\DRAM|Decoder1~10_combout\ & (\DRAM|Decoder1~2_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~10_combout\,
	datac => \DRAM|Decoder1~2_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[157][0]~30_combout\);

-- Location: LCFF_X31_Y15_N25
\DRAM|mem[157][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[157][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[157][6]~regout\);

-- Location: LCCOMB_X32_Y13_N14
\DRAM|mem[145][0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[145][0]~25_combout\ = (\DRAM|Decoder1~5_combout\ & (\DRAM|Decoder1~11_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~5_combout\,
	datac => \DRAM|Decoder1~11_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[145][0]~25_combout\);

-- Location: LCFF_X32_Y13_N23
\DRAM|mem[145][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[145][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[145][6]~regout\);

-- Location: LCCOMB_X32_Y13_N22
\DRAM|Selector1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~14_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[153][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[145][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[153][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[145][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector1~14_combout\);

-- Location: LCCOMB_X31_Y15_N24
\DRAM|Selector1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~15_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector1~14_combout\ & ((\DRAM|mem[157][6]~regout\))) # (!\DRAM|Selector1~14_combout\ & (\DRAM|mem[149][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[149][6]~regout\,
	datac => \DRAM|mem[157][6]~regout\,
	datad => \DRAM|Selector1~14_combout\,
	combout => \DRAM|Selector1~15_combout\);

-- Location: LCCOMB_X30_Y18_N16
\DRAM|Selector1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~18_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # ((\DRAM|Selector1~15_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (\DRAM|Selector1~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector1~17_combout\,
	datad => \DRAM|Selector1~15_combout\,
	combout => \DRAM|Selector1~18_combout\);

-- Location: LCCOMB_X33_Y13_N4
\DRAM|mem[189][0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[189][0]~32_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~10_combout\ & \DRAM|Decoder1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~10_combout\,
	datad => \DRAM|Decoder1~4_combout\,
	combout => \DRAM|mem[189][0]~32_combout\);

-- Location: LCFF_X32_Y15_N11
\DRAM|mem[189][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[189][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[189][6]~regout\);

-- Location: LCFF_X32_Y18_N25
\DRAM|mem[185][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[185][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[185][6]~regout\);

-- Location: LCFF_X31_Y16_N25
\DRAM|mem[177][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[177][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[177][6]~regout\);

-- Location: LCCOMB_X33_Y13_N22
\DRAM|mem[181][0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[181][0]~20_combout\ = (\DRAM|Decoder1~10_combout\ & (\DRAM|Decoder1~9_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~10_combout\,
	datac => \DRAM|Decoder1~9_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[181][0]~20_combout\);

-- Location: LCFF_X35_Y14_N17
\DRAM|mem[181][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[181][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[181][6]~regout\);

-- Location: LCCOMB_X31_Y16_N24
\DRAM|Selector1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~19_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[181][6]~regout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[177][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[177][6]~regout\,
	datad => \DRAM|mem[181][6]~regout\,
	combout => \DRAM|Selector1~19_combout\);

-- Location: LCCOMB_X32_Y18_N24
\DRAM|Selector1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~20_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector1~19_combout\ & (\DRAM|mem[189][6]~regout\)) # (!\DRAM|Selector1~19_combout\ & ((\DRAM|mem[185][6]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[189][6]~regout\,
	datac => \DRAM|mem[185][6]~regout\,
	datad => \DRAM|Selector1~19_combout\,
	combout => \DRAM|Selector1~20_combout\);

-- Location: LCCOMB_X30_Y18_N2
\DRAM|Selector1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~21_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector1~18_combout\ & ((\DRAM|Selector1~20_combout\))) # (!\DRAM|Selector1~18_combout\ & (\DRAM|Selector1~13_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~13_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector1~18_combout\,
	datad => \DRAM|Selector1~20_combout\,
	combout => \DRAM|Selector1~21_combout\);

-- Location: LCCOMB_X30_Y18_N4
\DRAM|Selector1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~32_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\) # (\DRAM|Selector1~21_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector1~31_combout\ & 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~31_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datad => \DRAM|Selector1~21_combout\,
	combout => \DRAM|Selector1~32_combout\);

-- Location: LCFF_X29_Y14_N3
\DRAM|mem[159][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[159][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[159][6]~regout\);

-- Location: LCFF_X29_Y16_N27
\DRAM|mem[135][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[135][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[135][6]~regout\);

-- Location: LCCOMB_X29_Y16_N26
\DRAM|Selector1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~35_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[143][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[135][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[143][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[135][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector1~35_combout\);

-- Location: LCCOMB_X29_Y14_N2
\DRAM|Selector1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~36_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector1~35_combout\ & ((\DRAM|mem[159][6]~regout\))) # (!\DRAM|Selector1~35_combout\ & (\DRAM|mem[151][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[151][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[159][6]~regout\,
	datad => \DRAM|Selector1~35_combout\,
	combout => \DRAM|Selector1~36_combout\);

-- Location: LCCOMB_X28_Y14_N18
\DRAM|mem[155][0]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[155][0]~54_combout\ = (\DRAM|Decoder1~15_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~15_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~2_combout\,
	combout => \DRAM|mem[155][0]~54_combout\);

-- Location: LCFF_X28_Y14_N15
\DRAM|mem[155][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[155][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[155][6]~regout\);

-- Location: LCFF_X32_Y14_N9
\DRAM|mem[147][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[147][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[147][6]~regout\);

-- Location: LCFF_X33_Y14_N19
\DRAM|mem[131][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[131][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[131][6]~regout\);

-- Location: LCCOMB_X33_Y14_N18
\DRAM|Selector1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~37_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[139][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[131][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[139][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[131][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector1~37_combout\);

-- Location: LCCOMB_X32_Y14_N8
\DRAM|Selector1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~38_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector1~37_combout\ & (\DRAM|mem[155][6]~regout\)) # (!\DRAM|Selector1~37_combout\ & ((\DRAM|mem[147][6]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[155][6]~regout\,
	datac => \DRAM|mem[147][6]~regout\,
	datad => \DRAM|Selector1~37_combout\,
	combout => \DRAM|Selector1~38_combout\);

-- Location: LCCOMB_X30_Y18_N14
\DRAM|Selector1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~39_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # ((\DRAM|Selector1~36_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- ((\DRAM|Selector1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector1~36_combout\,
	datad => \DRAM|Selector1~38_combout\,
	combout => \DRAM|Selector1~39_combout\);

-- Location: LCFF_X31_Y17_N1
\DRAM|mem[175][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[175][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[175][6]~regout\);

-- Location: LCCOMB_X34_Y14_N16
\DRAM|mem[191][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[191][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[191][6]~feeder_combout\);

-- Location: LCFF_X34_Y14_N17
\DRAM|mem[191][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[191][6]~feeder_combout\,
	ena => \DRAM|mem[191][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[191][6]~regout\);

-- Location: LCCOMB_X31_Y17_N0
\DRAM|Selector1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~41_combout\ = (\DRAM|Selector1~40_combout\ & (((\DRAM|mem[191][6]~regout\)) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\))) # (!\DRAM|Selector1~40_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[175][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~40_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[175][6]~regout\,
	datad => \DRAM|mem[191][6]~regout\,
	combout => \DRAM|Selector1~41_combout\);

-- Location: LCCOMB_X30_Y18_N24
\DRAM|Selector1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~42_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector1~39_combout\ & ((\DRAM|Selector1~41_combout\))) # (!\DRAM|Selector1~39_combout\ & (\DRAM|Selector1~34_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~34_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector1~39_combout\,
	datad => \DRAM|Selector1~41_combout\,
	combout => \DRAM|Selector1~42_combout\);

-- Location: LCCOMB_X27_Y22_N22
\DRAM|Selector1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~43_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~32_combout\ & ((\DRAM|Selector1~42_combout\))) # (!\DRAM|Selector1~32_combout\ & (\DRAM|Selector1~11_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~11_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector1~32_combout\,
	datad => \DRAM|Selector1~42_combout\,
	combout => \DRAM|Selector1~43_combout\);

-- Location: LCFF_X22_Y20_N9
\DRAM|mem[217][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[217][0]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[217][6]~regout\);

-- Location: LCCOMB_X34_Y17_N12
\DRAM|mem[219][0]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[219][0]~77_combout\ = (\DRAM|Decoder1~15_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~15_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~17_combout\,
	combout => \DRAM|mem[219][0]~77_combout\);

-- Location: LCFF_X22_Y18_N9
\DRAM|mem[219][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[219][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[219][6]~regout\);

-- Location: LCCOMB_X42_Y20_N0
\DRAM|mem[218][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[218][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[218][6]~feeder_combout\);

-- Location: LCFF_X42_Y20_N1
\DRAM|mem[218][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[218][6]~feeder_combout\,
	ena => \DRAM|mem[218][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[218][6]~regout\);

-- Location: LCFF_X23_Y17_N3
\DRAM|mem[216][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[216][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[216][6]~regout\);

-- Location: LCCOMB_X23_Y17_N2
\DRAM|Selector1~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~115_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[218][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[216][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[218][6]~regout\,
	datac => \DRAM|mem[216][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~115_combout\);

-- Location: LCCOMB_X22_Y18_N8
\DRAM|Selector1~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~116_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~115_combout\ & ((\DRAM|mem[219][6]~regout\))) # (!\DRAM|Selector1~115_combout\ & (\DRAM|mem[217][6]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[217][6]~regout\,
	datac => \DRAM|mem[219][6]~regout\,
	datad => \DRAM|Selector1~115_combout\,
	combout => \DRAM|Selector1~116_combout\);

-- Location: LCCOMB_X27_Y18_N0
\DRAM|Selector1~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~119_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector1~116_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|Selector1~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~118_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datad => \DRAM|Selector1~116_combout\,
	combout => \DRAM|Selector1~119_combout\);

-- Location: LCFF_X22_Y19_N15
\DRAM|mem[215][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[215][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[215][6]~regout\);

-- Location: LCFF_X22_Y16_N1
\DRAM|mem[213][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[213][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[213][6]~regout\);

-- Location: LCFF_X21_Y17_N9
\DRAM|mem[212][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[212][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[212][6]~regout\);

-- Location: LCCOMB_X21_Y17_N8
\DRAM|Selector1~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~113_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[213][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[212][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[213][6]~regout\,
	datac => \DRAM|mem[212][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~113_combout\);

-- Location: LCCOMB_X22_Y19_N14
\DRAM|Selector1~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~114_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~113_combout\ & ((\DRAM|mem[215][6]~regout\))) # (!\DRAM|Selector1~113_combout\ & (\DRAM|mem[214][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[214][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[215][6]~regout\,
	datad => \DRAM|Selector1~113_combout\,
	combout => \DRAM|Selector1~114_combout\);

-- Location: LCFF_X22_Y20_N19
\DRAM|mem[221][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[221][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[221][6]~regout\);

-- Location: LCFF_X22_Y18_N11
\DRAM|mem[223][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[223][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[223][6]~regout\);

-- Location: LCCOMB_X22_Y18_N10
\DRAM|Selector1~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~121_combout\ = (\DRAM|Selector1~120_combout\ & (((\DRAM|mem[223][6]~regout\) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\DRAM|Selector1~120_combout\ & (\DRAM|mem[221][6]~regout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~120_combout\,
	datab => \DRAM|mem[221][6]~regout\,
	datac => \DRAM|mem[223][6]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector1~121_combout\);

-- Location: LCCOMB_X27_Y18_N18
\DRAM|Selector1~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~122_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector1~119_combout\ & ((\DRAM|Selector1~121_combout\))) # (!\DRAM|Selector1~119_combout\ & (\DRAM|Selector1~114_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (\DRAM|Selector1~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector1~119_combout\,
	datac => \DRAM|Selector1~114_combout\,
	datad => \DRAM|Selector1~121_combout\,
	combout => \DRAM|Selector1~122_combout\);

-- Location: LCCOMB_X24_Y19_N12
\DRAM|mem[245][0]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[245][0]~118_combout\ = (\DRAM|Decoder1~10_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~10_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~20_combout\,
	combout => \DRAM|mem[245][0]~118_combout\);

-- Location: LCFF_X24_Y15_N1
\DRAM|mem[245][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[245][0]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[245][6]~regout\);

-- Location: LCCOMB_X23_Y17_N14
\DRAM|mem[247][0]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[247][0]~120_combout\ = (\DRAM|Decoder1~14_combout\ & (\DRAM|Decoder1~20_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~14_combout\,
	datac => \DRAM|Decoder1~20_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[247][0]~120_combout\);

-- Location: LCFF_X24_Y15_N27
\DRAM|mem[247][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[247][0]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[247][6]~regout\);

-- Location: LCCOMB_X24_Y15_N26
\DRAM|Selector1~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~68_combout\ = (\DRAM|Selector1~67_combout\ & (((\DRAM|mem[247][6]~regout\) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\DRAM|Selector1~67_combout\ & (\DRAM|mem[245][6]~regout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~67_combout\,
	datab => \DRAM|mem[245][6]~regout\,
	datac => \DRAM|mem[247][6]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector1~68_combout\);

-- Location: LCCOMB_X25_Y19_N30
\DRAM|mem[233][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[233][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[233][6]~feeder_combout\);

-- Location: LCFF_X25_Y19_N31
\DRAM|mem[233][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[233][6]~feeder_combout\,
	ena => \DRAM|mem[233][0]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[233][6]~regout\);

-- Location: LCFF_X24_Y20_N27
\DRAM|mem[237][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[237][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[237][6]~regout\);

-- Location: LCFF_X24_Y20_N25
\DRAM|mem[225][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[225][0]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[225][6]~regout\);

-- Location: LCCOMB_X24_Y20_N24
\DRAM|Selector1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~46_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[229][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[225][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[229][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[225][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector1~46_combout\);

-- Location: LCCOMB_X24_Y20_N26
\DRAM|Selector1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~47_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector1~46_combout\ & ((\DRAM|mem[237][6]~regout\))) # (!\DRAM|Selector1~46_combout\ & (\DRAM|mem[233][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[233][6]~regout\,
	datac => \DRAM|mem[237][6]~regout\,
	datad => \DRAM|Selector1~46_combout\,
	combout => \DRAM|Selector1~47_combout\);

-- Location: LCCOMB_X22_Y21_N6
\DRAM|mem[230][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[230][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[230][6]~feeder_combout\);

-- Location: LCFF_X22_Y21_N7
\DRAM|mem[230][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[230][6]~feeder_combout\,
	ena => \DRAM|mem[230][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[230][6]~regout\);

-- Location: LCFF_X29_Y21_N19
\DRAM|mem[226][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[226][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[226][6]~regout\);

-- Location: LCCOMB_X22_Y21_N16
\DRAM|mem[238][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[238][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[238][6]~feeder_combout\);

-- Location: LCFF_X22_Y21_N17
\DRAM|mem[238][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[238][6]~feeder_combout\,
	ena => \DRAM|mem[238][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[238][6]~regout\);

-- Location: LCCOMB_X29_Y21_N6
\DRAM|mem[234][0]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[234][0]~86_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~1_combout\ & \DRAM|Decoder1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datab => \DRAM|Decoder1~1_combout\,
	datad => \DRAM|Decoder1~18_combout\,
	combout => \DRAM|mem[234][0]~86_combout\);

-- Location: LCFF_X29_Y21_N29
\DRAM|mem[234][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[234][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[234][6]~regout\);

-- Location: LCCOMB_X29_Y21_N28
\DRAM|Selector1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~48_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[238][6]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[234][6]~regout\ & 
-- \cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[238][6]~regout\,
	datac => \DRAM|mem[234][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector1~48_combout\);

-- Location: LCCOMB_X29_Y21_N18
\DRAM|Selector1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~49_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|Selector1~48_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector1~48_combout\ & (\DRAM|mem[230][6]~regout\)) # (!\DRAM|Selector1~48_combout\ & 
-- ((\DRAM|mem[226][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[230][6]~regout\,
	datac => \DRAM|mem[226][6]~regout\,
	datad => \DRAM|Selector1~48_combout\,
	combout => \DRAM|Selector1~49_combout\);

-- Location: LCCOMB_X23_Y22_N8
\DRAM|mem[228][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[228][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[228][6]~feeder_combout\);

-- Location: LCFF_X23_Y22_N9
\DRAM|mem[228][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[228][6]~feeder_combout\,
	ena => \DRAM|mem[228][0]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[228][6]~regout\);

-- Location: LCFF_X24_Y21_N5
\DRAM|mem[224][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[224][0]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[224][6]~regout\);

-- Location: LCFF_X25_Y21_N19
\DRAM|mem[236][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[236][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[236][6]~regout\);

-- Location: LCFF_X24_Y21_N31
\DRAM|mem[232][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[232][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[232][6]~regout\);

-- Location: LCCOMB_X24_Y21_N30
\DRAM|Selector1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~50_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[236][6]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[232][6]~regout\ & 
-- \cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[236][6]~regout\,
	datac => \DRAM|mem[232][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector1~50_combout\);

-- Location: LCCOMB_X24_Y21_N4
\DRAM|Selector1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~51_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|Selector1~50_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector1~50_combout\ & (\DRAM|mem[228][6]~regout\)) # (!\DRAM|Selector1~50_combout\ & 
-- ((\DRAM|mem[224][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[228][6]~regout\,
	datac => \DRAM|mem[224][6]~regout\,
	datad => \DRAM|Selector1~50_combout\,
	combout => \DRAM|Selector1~51_combout\);

-- Location: LCCOMB_X27_Y20_N30
\DRAM|Selector1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~52_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\)) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector1~49_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector1~49_combout\,
	datad => \DRAM|Selector1~51_combout\,
	combout => \DRAM|Selector1~52_combout\);

-- Location: LCCOMB_X27_Y20_N24
\DRAM|Selector1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~55_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~52_combout\ & (\DRAM|Selector1~54_combout\)) # (!\DRAM|Selector1~52_combout\ & ((\DRAM|Selector1~47_combout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~54_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector1~47_combout\,
	datad => \DRAM|Selector1~52_combout\,
	combout => \DRAM|Selector1~55_combout\);

-- Location: LCCOMB_X24_Y18_N22
\DRAM|mem[199][0]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[199][0]~114_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~14_combout\ & \DRAM|Decoder1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~14_combout\,
	datad => \DRAM|Decoder1~21_combout\,
	combout => \DRAM|mem[199][0]~114_combout\);

-- Location: LCFF_X25_Y20_N19
\DRAM|mem[199][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[199][0]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[199][6]~regout\);

-- Location: LCCOMB_X24_Y18_N10
\DRAM|mem[198][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[198][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[198][6]~feeder_combout\);

-- Location: LCCOMB_X24_Y18_N6
\DRAM|mem[198][0]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[198][0]~101_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~6_combout\ & \DRAM|Decoder1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~6_combout\,
	datad => \DRAM|Decoder1~21_combout\,
	combout => \DRAM|mem[198][0]~101_combout\);

-- Location: LCFF_X24_Y18_N11
\DRAM|mem[198][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[198][6]~feeder_combout\,
	ena => \DRAM|mem[198][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[198][6]~regout\);

-- Location: LCCOMB_X24_Y18_N20
\DRAM|mem[196][0]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[196][0]~109_combout\ = (\DRAM|Decoder1~13_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~13_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~21_combout\,
	combout => \DRAM|mem[196][0]~109_combout\);

-- Location: LCFF_X25_Y20_N1
\DRAM|mem[196][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[196][0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[196][6]~regout\);

-- Location: LCCOMB_X25_Y20_N0
\DRAM|Selector1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~58_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[198][6]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[196][6]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[198][6]~regout\,
	datac => \DRAM|mem[196][6]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector1~58_combout\);

-- Location: LCCOMB_X25_Y20_N18
\DRAM|Selector1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~59_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~58_combout\ & ((\DRAM|mem[199][6]~regout\))) # (!\DRAM|Selector1~58_combout\ & (\DRAM|mem[197][6]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[197][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[199][6]~regout\,
	datad => \DRAM|Selector1~58_combout\,
	combout => \DRAM|Selector1~59_combout\);

-- Location: LCCOMB_X24_Y18_N8
\DRAM|mem[195][0]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[195][0]~115_combout\ = (\DRAM|Decoder1~15_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~15_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~21_combout\,
	combout => \DRAM|mem[195][0]~115_combout\);

-- Location: LCFF_X28_Y17_N27
\DRAM|mem[195][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[195][0]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[195][6]~regout\);

-- Location: LCCOMB_X28_Y17_N6
\DRAM|mem[193][0]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[193][0]~106_combout\ = (\DRAM|Decoder1~11_combout\ & (\DRAM|Decoder1~21_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~11_combout\,
	datac => \DRAM|Decoder1~21_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[193][0]~106_combout\);

-- Location: LCFF_X28_Y17_N25
\DRAM|mem[193][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[193][0]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[193][6]~regout\);

-- Location: LCCOMB_X24_Y18_N0
\DRAM|mem[194][0]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[194][0]~103_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~1_combout\ & \DRAM|Decoder1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~1_combout\,
	datad => \DRAM|Decoder1~21_combout\,
	combout => \DRAM|mem[194][0]~103_combout\);

-- Location: LCFF_X28_Y18_N1
\DRAM|mem[194][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[194][0]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[194][6]~regout\);

-- Location: LCCOMB_X28_Y18_N6
\DRAM|mem[192][0]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[192][0]~110_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~12_combout\ & \DRAM|Decoder1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datab => \DRAM|Decoder1~12_combout\,
	datad => \DRAM|Decoder1~21_combout\,
	combout => \DRAM|mem[192][0]~110_combout\);

-- Location: LCFF_X28_Y18_N27
\DRAM|mem[192][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[192][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[192][6]~regout\);

-- Location: LCCOMB_X28_Y18_N26
\DRAM|Selector1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~60_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[194][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[192][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[194][6]~regout\,
	datac => \DRAM|mem[192][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~60_combout\);

-- Location: LCCOMB_X28_Y17_N24
\DRAM|Selector1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~61_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~60_combout\ & (\DRAM|mem[195][6]~regout\)) # (!\DRAM|Selector1~60_combout\ & ((\DRAM|mem[193][6]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[195][6]~regout\,
	datac => \DRAM|mem[193][6]~regout\,
	datad => \DRAM|Selector1~60_combout\,
	combout => \DRAM|Selector1~61_combout\);

-- Location: LCCOMB_X27_Y20_N2
\DRAM|Selector1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~62_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|Selector1~59_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector1~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector1~59_combout\,
	datad => \DRAM|Selector1~61_combout\,
	combout => \DRAM|Selector1~62_combout\);

-- Location: LCCOMB_X27_Y18_N22
\DRAM|mem[206][0]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[206][0]~104_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~22_combout\ & \DRAM|Decoder1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~22_combout\,
	datad => \DRAM|Decoder1~6_combout\,
	combout => \DRAM|mem[206][0]~104_combout\);

-- Location: LCFF_X25_Y17_N25
\DRAM|mem[206][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[206][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[206][6]~regout\);

-- Location: LCCOMB_X25_Y17_N6
\DRAM|mem[207][0]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[207][0]~116_combout\ = (\DRAM|Decoder1~22_combout\ & (\DRAM|Decoder1~14_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~22_combout\,
	datac => \DRAM|Decoder1~14_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[207][0]~116_combout\);

-- Location: LCFF_X25_Y17_N3
\DRAM|mem[207][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[207][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[207][6]~regout\);

-- Location: LCCOMB_X25_Y16_N6
\DRAM|mem[204][0]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[204][0]~111_combout\ = (\DRAM|Decoder1~13_combout\ & (\DRAM|Decoder1~22_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~13_combout\,
	datac => \DRAM|Decoder1~22_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[204][0]~111_combout\);

-- Location: LCFF_X25_Y16_N15
\DRAM|mem[204][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[204][0]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[204][6]~regout\);

-- Location: LCCOMB_X25_Y16_N14
\DRAM|Selector1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~63_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[205][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[204][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[205][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[204][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~63_combout\);

-- Location: LCCOMB_X25_Y17_N2
\DRAM|Selector1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~64_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~63_combout\ & ((\DRAM|mem[207][6]~regout\))) # (!\DRAM|Selector1~63_combout\ & (\DRAM|mem[206][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[206][6]~regout\,
	datac => \DRAM|mem[207][6]~regout\,
	datad => \DRAM|Selector1~63_combout\,
	combout => \DRAM|Selector1~64_combout\);

-- Location: LCCOMB_X28_Y14_N12
\DRAM|mem[203][0]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[203][0]~113_combout\ = (\DRAM|Decoder1~15_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~15_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~22_combout\,
	combout => \DRAM|mem[203][0]~113_combout\);

-- Location: LCFF_X27_Y17_N11
\DRAM|mem[203][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[203][0]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[203][6]~regout\);

-- Location: LCCOMB_X27_Y15_N30
\DRAM|mem[200][0]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[200][0]~112_combout\ = (\DRAM|Decoder1~12_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~12_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~22_combout\,
	combout => \DRAM|mem[200][0]~112_combout\);

-- Location: LCFF_X27_Y21_N15
\DRAM|mem[200][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[200][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[200][6]~regout\);

-- Location: LCCOMB_X27_Y21_N14
\DRAM|Selector1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~56_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[201][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[200][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[201][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[200][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~56_combout\);

-- Location: LCCOMB_X27_Y17_N10
\DRAM|Selector1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~57_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~56_combout\ & ((\DRAM|mem[203][6]~regout\))) # (!\DRAM|Selector1~56_combout\ & (\DRAM|mem[202][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[202][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[203][6]~regout\,
	datad => \DRAM|Selector1~56_combout\,
	combout => \DRAM|Selector1~57_combout\);

-- Location: LCCOMB_X27_Y20_N28
\DRAM|Selector1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~65_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector1~62_combout\ & (\DRAM|Selector1~64_combout\)) # (!\DRAM|Selector1~62_combout\ & ((\DRAM|Selector1~57_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (\DRAM|Selector1~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|Selector1~62_combout\,
	datac => \DRAM|Selector1~64_combout\,
	datad => \DRAM|Selector1~57_combout\,
	combout => \DRAM|Selector1~65_combout\);

-- Location: LCCOMB_X27_Y20_N22
\DRAM|Selector1~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~66_combout\ = (\DRAM|Selector7~177_combout\ & (\DRAM|Selector7~70_combout\)) # (!\DRAM|Selector7~177_combout\ & ((\DRAM|Selector7~70_combout\ & (\DRAM|Selector1~55_combout\)) # (!\DRAM|Selector7~70_combout\ & 
-- ((\DRAM|Selector1~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~177_combout\,
	datab => \DRAM|Selector7~70_combout\,
	datac => \DRAM|Selector1~55_combout\,
	datad => \DRAM|Selector1~65_combout\,
	combout => \DRAM|Selector1~66_combout\);

-- Location: LCCOMB_X23_Y21_N2
\DRAM|mem[243][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[243][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[243][6]~feeder_combout\);

-- Location: LCFF_X23_Y21_N3
\DRAM|mem[243][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[243][6]~feeder_combout\,
	ena => \DRAM|mem[243][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[243][6]~regout\);

-- Location: LCFF_X23_Y21_N1
\DRAM|mem[242][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[242][0]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[242][6]~regout\);

-- Location: LCFF_X42_Y21_N21
\DRAM|mem[240][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[240][0]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[240][6]~regout\);

-- Location: LCCOMB_X42_Y21_N20
\DRAM|Selector1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~44_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[241][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[240][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[241][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[240][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~44_combout\);

-- Location: LCCOMB_X23_Y21_N0
\DRAM|Selector1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~45_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~44_combout\ & (\DRAM|mem[243][6]~regout\)) # (!\DRAM|Selector1~44_combout\ & ((\DRAM|mem[242][6]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[243][6]~regout\,
	datac => \DRAM|mem[242][6]~regout\,
	datad => \DRAM|Selector1~44_combout\,
	combout => \DRAM|Selector1~45_combout\);

-- Location: LCCOMB_X27_Y22_N24
\DRAM|Selector1~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~69_combout\ = (\DRAM|Selector7~177_combout\ & ((\DRAM|Selector1~66_combout\ & (\DRAM|Selector1~68_combout\)) # (!\DRAM|Selector1~66_combout\ & ((\DRAM|Selector1~45_combout\))))) # (!\DRAM|Selector7~177_combout\ & 
-- (((\DRAM|Selector1~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~177_combout\,
	datab => \DRAM|Selector1~68_combout\,
	datac => \DRAM|Selector1~66_combout\,
	datad => \DRAM|Selector1~45_combout\,
	combout => \DRAM|Selector1~69_combout\);

-- Location: LCCOMB_X38_Y22_N16
\DRAM|mem~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~262_combout\ = (!\RESET~combout\ & ((\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux9~1_combout\)) # (!\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux9~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[2]~2_combout\,
	datab => \cpu0|rf0|Mux9~1_combout\,
	datac => \cpu0|rf0|Mux9~3_combout\,
	datad => \RESET~combout\,
	combout => \DRAM|mem~262_combout\);

-- Location: LCFF_X34_Y20_N3
\DRAM|mem[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[7][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[7][6]~regout\);

-- Location: LCFF_X30_Y21_N27
\DRAM|mem[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[4][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[4][6]~regout\);

-- Location: LCCOMB_X30_Y21_N26
\DRAM|Selector1~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~74_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[6][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[4][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[6][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[4][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~74_combout\);

-- Location: LCCOMB_X34_Y20_N2
\DRAM|Selector1~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~75_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~74_combout\ & ((\DRAM|mem[7][6]~regout\))) # (!\DRAM|Selector1~74_combout\ & (\DRAM|mem[5][6]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[5][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[7][6]~regout\,
	datad => \DRAM|Selector1~74_combout\,
	combout => \DRAM|Selector1~75_combout\);

-- Location: LCCOMB_X33_Y23_N4
\DRAM|Selector1~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~76_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector1~73_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector1~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~73_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datad => \DRAM|Selector1~75_combout\,
	combout => \DRAM|Selector1~76_combout\);

-- Location: LCFF_X38_Y22_N17
\DRAM|mem[37][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~262_combout\,
	ena => \DRAM|mem[37][0]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[37][6]~regout\);

-- Location: LCFF_X36_Y20_N9
\DRAM|mem[39][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[39][1]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[39][6]~regout\);

-- Location: LCCOMB_X38_Y22_N26
\DRAM|mem~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~263_combout\ = (\RESET~combout\) # ((\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux9~1_combout\)) # (!\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[2]~2_combout\,
	datab => \cpu0|rf0|Mux9~1_combout\,
	datac => \cpu0|rf0|Mux9~3_combout\,
	datad => \RESET~combout\,
	combout => \DRAM|mem~263_combout\);

-- Location: LCFF_X38_Y22_N27
\DRAM|mem[38][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~263_combout\,
	ena => \DRAM|mem[38][5]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[38][6]~regout\);

-- Location: LCFF_X36_Y23_N7
\DRAM|mem[36][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~263_combout\,
	sload => VCC,
	ena => \DRAM|mem[36][1]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[36][6]~regout\);

-- Location: LCCOMB_X36_Y23_N6
\DRAM|Selector1~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~70_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[38][6]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[36][6]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[38][6]~regout\,
	datac => \DRAM|mem[36][6]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector1~70_combout\);

-- Location: LCCOMB_X36_Y20_N8
\DRAM|Selector1~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~71_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~70_combout\ & ((\DRAM|mem[39][6]~regout\))) # (!\DRAM|Selector1~70_combout\ & (\DRAM|mem[37][6]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[37][6]~regout\,
	datac => \DRAM|mem[39][6]~regout\,
	datad => \DRAM|Selector1~70_combout\,
	combout => \DRAM|Selector1~71_combout\);

-- Location: LCCOMB_X33_Y23_N22
\DRAM|Selector1~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~79_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector1~76_combout\ & (\DRAM|Selector1~78_combout\)) # (!\DRAM|Selector1~76_combout\ & ((\DRAM|Selector1~71_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector1~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~78_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector1~76_combout\,
	datad => \DRAM|Selector1~71_combout\,
	combout => \DRAM|Selector1~79_combout\);

-- Location: LCFF_X34_Y24_N27
\DRAM|mem[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[31][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[31][6]~regout\);

-- Location: LCFF_X34_Y24_N25
\DRAM|mem[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[15][2]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[15][6]~regout\);

-- Location: LCCOMB_X37_Y24_N2
\DRAM|mem[29][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[29][6]~feeder_combout\ = \DRAM|mem~262_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~262_combout\,
	combout => \DRAM|mem[29][6]~feeder_combout\);

-- Location: LCFF_X37_Y24_N3
\DRAM|mem[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[29][6]~feeder_combout\,
	ena => \DRAM|mem[29][3]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[29][6]~regout\);

-- Location: LCFF_X33_Y22_N25
\DRAM|mem[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[13][6]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[13][6]~regout\);

-- Location: LCCOMB_X33_Y22_N24
\DRAM|Selector1~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~101_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[29][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[13][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[29][6]~regout\,
	datac => \DRAM|mem[13][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~101_combout\);

-- Location: LCCOMB_X34_Y24_N24
\DRAM|Selector1~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~102_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~101_combout\ & (\DRAM|mem[31][6]~regout\)) # (!\DRAM|Selector1~101_combout\ & ((\DRAM|mem[15][6]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[31][6]~regout\,
	datac => \DRAM|mem[15][6]~regout\,
	datad => \DRAM|Selector1~101_combout\,
	combout => \DRAM|Selector1~102_combout\);

-- Location: LCFF_X32_Y24_N27
\DRAM|mem[61][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[61][0]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[61][6]~regout\);

-- Location: LCFF_X32_Y20_N15
\DRAM|mem[45][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[45][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[45][6]~regout\);

-- Location: LCCOMB_X32_Y20_N14
\DRAM|Selector1~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~108_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[47][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[45][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[47][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[45][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~108_combout\);

-- Location: LCCOMB_X32_Y24_N26
\DRAM|Selector1~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~109_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector1~108_combout\ & (\DRAM|mem[63][6]~regout\)) # (!\DRAM|Selector1~108_combout\ & ((\DRAM|mem[61][6]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector1~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[63][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[61][6]~regout\,
	datad => \DRAM|Selector1~108_combout\,
	combout => \DRAM|Selector1~109_combout\);

-- Location: LCFF_X32_Y24_N17
\DRAM|mem[60][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[60][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[60][6]~regout\);

-- Location: LCFF_X34_Y22_N3
\DRAM|mem[44][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[44][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[44][6]~regout\);

-- Location: LCCOMB_X34_Y22_N2
\DRAM|Selector1~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~103_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[60][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[44][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[60][6]~regout\,
	datac => \DRAM|mem[44][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~103_combout\);

-- Location: LCFF_X34_Y22_N1
\DRAM|mem[46][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[46][6]~regout\);

-- Location: LCCOMB_X34_Y22_N0
\DRAM|Selector1~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~104_combout\ = (\DRAM|Selector1~103_combout\ & ((\DRAM|mem[62][6]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\DRAM|Selector1~103_combout\ & (((\DRAM|mem[46][6]~regout\ & \cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[62][6]~regout\,
	datab => \DRAM|Selector1~103_combout\,
	datac => \DRAM|mem[46][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~104_combout\);

-- Location: LCCOMB_X33_Y23_N30
\DRAM|Selector1~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~107_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\) # (\DRAM|Selector1~104_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|Selector1~106_combout\ & 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~106_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datad => \DRAM|Selector1~104_combout\,
	combout => \DRAM|Selector1~107_combout\);

-- Location: LCCOMB_X33_Y23_N16
\DRAM|Selector1~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~110_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~107_combout\ & ((\DRAM|Selector1~109_combout\))) # (!\DRAM|Selector1~107_combout\ & (\DRAM|Selector1~102_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|Selector1~102_combout\,
	datac => \DRAM|Selector1~109_combout\,
	datad => \DRAM|Selector1~107_combout\,
	combout => \DRAM|Selector1~110_combout\);

-- Location: LCCOMB_X37_Y22_N18
\DRAM|mem[59][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[59][6]~feeder_combout\ = \DRAM|mem~262_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~262_combout\,
	combout => \DRAM|mem[59][6]~feeder_combout\);

-- Location: LCFF_X37_Y22_N19
\DRAM|mem[59][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[59][6]~feeder_combout\,
	ena => \DRAM|mem[59][0]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[59][6]~regout\);

-- Location: LCFF_X36_Y22_N15
\DRAM|mem[58][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~263_combout\,
	sload => VCC,
	ena => \DRAM|mem[58][5]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[58][6]~regout\);

-- Location: LCFF_X37_Y20_N1
\DRAM|mem[57][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[57][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[57][6]~regout\);

-- Location: LCFF_X36_Y22_N1
\DRAM|mem[56][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~263_combout\,
	sload => VCC,
	ena => \DRAM|mem[56][5]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[56][6]~regout\);

-- Location: LCCOMB_X36_Y22_N0
\DRAM|Selector1~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~87_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[57][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[56][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[57][6]~regout\,
	datac => \DRAM|mem[56][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~87_combout\);

-- Location: LCCOMB_X36_Y22_N14
\DRAM|Selector1~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~88_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~87_combout\ & (\DRAM|mem[59][6]~regout\)) # (!\DRAM|Selector1~87_combout\ & ((\DRAM|mem[58][6]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[59][6]~regout\,
	datac => \DRAM|mem[58][6]~regout\,
	datad => \DRAM|Selector1~87_combout\,
	combout => \DRAM|Selector1~88_combout\);

-- Location: LCCOMB_X37_Y20_N20
\DRAM|mem[41][1]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[41][1]~144_combout\ = (\RESET~combout\) # ((\DRAM|mem[0][0]~122_combout\ & (\DRAM|Decoder1~28_combout\ & \DRAM|Decoder1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[0][0]~122_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|Decoder1~28_combout\,
	datad => \DRAM|Decoder1~0_combout\,
	combout => \DRAM|mem[41][1]~144_combout\);

-- Location: LCFF_X37_Y20_N23
\DRAM|mem[41][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[41][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[41][6]~regout\);

-- Location: LCFF_X35_Y19_N7
\DRAM|mem[43][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[43][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[43][6]~regout\);

-- Location: LCFF_X36_Y21_N9
\DRAM|mem[42][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[42][1]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[42][6]~regout\);

-- Location: LCFF_X35_Y19_N13
\DRAM|mem[40][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~263_combout\,
	sload => VCC,
	ena => \DRAM|mem[40][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[40][6]~regout\);

-- Location: LCCOMB_X35_Y19_N12
\DRAM|Selector1~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~82_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[42][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[40][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[42][6]~regout\,
	datac => \DRAM|mem[40][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~82_combout\);

-- Location: LCCOMB_X35_Y19_N6
\DRAM|Selector1~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~83_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~82_combout\ & ((\DRAM|mem[43][6]~regout\))) # (!\DRAM|Selector1~82_combout\ & (\DRAM|mem[41][6]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[41][6]~regout\,
	datac => \DRAM|mem[43][6]~regout\,
	datad => \DRAM|Selector1~82_combout\,
	combout => \DRAM|Selector1~83_combout\);

-- Location: LCFF_X38_Y20_N17
\DRAM|mem[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[11][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[11][6]~regout\);

-- Location: LCFF_X34_Y19_N25
\DRAM|mem[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[9][2]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[9][6]~regout\);

-- Location: LCFF_X35_Y23_N25
\DRAM|mem[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~263_combout\,
	sload => VCC,
	ena => \DRAM|mem[10][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[10][6]~regout\);

-- Location: LCCOMB_X34_Y25_N20
\DRAM|mem[8][2]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[8][2]~150_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~29_combout\ & (\DRAM|Decoder1~3_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~29_combout\,
	datac => \DRAM|Decoder1~3_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[8][2]~150_combout\);

-- Location: LCFF_X34_Y19_N19
\DRAM|mem[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[8][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[8][6]~regout\);

-- Location: LCCOMB_X34_Y19_N18
\DRAM|Selector1~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~84_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[10][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[8][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[10][6]~regout\,
	datac => \DRAM|mem[8][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~84_combout\);

-- Location: LCCOMB_X34_Y19_N24
\DRAM|Selector1~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~85_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~84_combout\ & (\DRAM|mem[11][6]~regout\)) # (!\DRAM|Selector1~84_combout\ & ((\DRAM|mem[9][6]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[11][6]~regout\,
	datac => \DRAM|mem[9][6]~regout\,
	datad => \DRAM|Selector1~84_combout\,
	combout => \DRAM|Selector1~85_combout\);

-- Location: LCCOMB_X33_Y23_N8
\DRAM|Selector1~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~86_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~28_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|Selector1~83_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector1~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector1~83_combout\,
	datad => \DRAM|Selector1~85_combout\,
	combout => \DRAM|Selector1~86_combout\);

-- Location: LCFF_X38_Y23_N23
\DRAM|mem[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[26][5]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[26][6]~regout\);

-- Location: LCCOMB_X38_Y21_N30
\DRAM|mem[25][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[25][6]~feeder_combout\ = \DRAM|mem~262_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~262_combout\,
	combout => \DRAM|mem[25][6]~feeder_combout\);

-- Location: LCFF_X38_Y21_N31
\DRAM|mem[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[25][6]~feeder_combout\,
	ena => \DRAM|mem[25][7]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[25][6]~regout\);

-- Location: LCFF_X38_Y23_N1
\DRAM|mem[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[24][5]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[24][6]~regout\);

-- Location: LCCOMB_X38_Y23_N0
\DRAM|Selector1~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~80_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[25][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[24][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[25][6]~regout\,
	datac => \DRAM|mem[24][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~80_combout\);

-- Location: LCCOMB_X38_Y23_N22
\DRAM|Selector1~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~81_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~80_combout\ & (\DRAM|mem[27][6]~regout\)) # (!\DRAM|Selector1~80_combout\ & ((\DRAM|mem[26][6]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[27][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[26][6]~regout\,
	datad => \DRAM|Selector1~80_combout\,
	combout => \DRAM|Selector1~81_combout\);

-- Location: LCCOMB_X33_Y23_N18
\DRAM|Selector1~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~89_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector1~86_combout\ & (\DRAM|Selector1~88_combout\)) # (!\DRAM|Selector1~86_combout\ & ((\DRAM|Selector1~81_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector1~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector1~88_combout\,
	datac => \DRAM|Selector1~86_combout\,
	datad => \DRAM|Selector1~81_combout\,
	combout => \DRAM|Selector1~89_combout\);

-- Location: LCFF_X32_Y20_N13
\DRAM|mem[33][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[33][2]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[33][6]~regout\);

-- Location: LCFF_X31_Y23_N25
\DRAM|mem[35][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[35][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[35][6]~regout\);

-- Location: LCFF_X31_Y23_N23
\DRAM|mem[32][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~263_combout\,
	sload => VCC,
	ena => \DRAM|mem[32][6]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[32][6]~regout\);

-- Location: LCFF_X35_Y20_N11
\DRAM|mem[34][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~263_combout\,
	sload => VCC,
	ena => \DRAM|mem[34][4]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[34][6]~regout\);

-- Location: LCCOMB_X31_Y23_N22
\DRAM|Selector1~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~90_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\) # ((\DRAM|mem[34][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (\DRAM|mem[32][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[32][6]~regout\,
	datad => \DRAM|mem[34][6]~regout\,
	combout => \DRAM|Selector1~90_combout\);

-- Location: LCCOMB_X31_Y23_N24
\DRAM|Selector1~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~91_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~90_combout\ & ((\DRAM|mem[35][6]~regout\))) # (!\DRAM|Selector1~90_combout\ & (\DRAM|mem[33][6]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[33][6]~regout\,
	datac => \DRAM|mem[35][6]~regout\,
	datad => \DRAM|Selector1~90_combout\,
	combout => \DRAM|Selector1~91_combout\);

-- Location: LCCOMB_X37_Y21_N12
\DRAM|mem[19][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[19][6]~feeder_combout\ = \DRAM|mem~262_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~262_combout\,
	combout => \DRAM|mem[19][6]~feeder_combout\);

-- Location: LCFF_X37_Y21_N13
\DRAM|mem[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[19][6]~feeder_combout\,
	ena => \DRAM|mem[19][5]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[19][6]~regout\);

-- Location: LCFF_X34_Y21_N11
\DRAM|mem[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[18][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[18][6]~regout\);

-- Location: LCCOMB_X33_Y21_N16
\DRAM|mem[17][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[17][6]~feeder_combout\ = \DRAM|mem~262_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~262_combout\,
	combout => \DRAM|mem[17][6]~feeder_combout\);

-- Location: LCFF_X33_Y21_N17
\DRAM|mem[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[17][6]~feeder_combout\,
	ena => \DRAM|mem[17][3]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[17][6]~regout\);

-- Location: LCFF_X34_Y21_N13
\DRAM|mem[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~263_combout\,
	sload => VCC,
	ena => \DRAM|mem[16][3]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[16][6]~regout\);

-- Location: LCCOMB_X34_Y21_N12
\DRAM|Selector1~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~92_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[17][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[16][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[17][6]~regout\,
	datac => \DRAM|mem[16][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~92_combout\);

-- Location: LCCOMB_X34_Y21_N10
\DRAM|Selector1~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~93_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~92_combout\ & (\DRAM|mem[19][6]~regout\)) # (!\DRAM|Selector1~92_combout\ & ((\DRAM|mem[18][6]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[19][6]~regout\,
	datac => \DRAM|mem[18][6]~regout\,
	datad => \DRAM|Selector1~92_combout\,
	combout => \DRAM|Selector1~93_combout\);

-- Location: LCFF_X33_Y23_N13
\DRAM|mem[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[1][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[1][6]~regout\);

-- Location: LCCOMB_X35_Y23_N18
\DRAM|mem[2][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[2][6]~feeder_combout\ = \DRAM|mem~262_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~262_combout\,
	combout => \DRAM|mem[2][6]~feeder_combout\);

-- Location: LCFF_X35_Y23_N19
\DRAM|mem[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[2][6]~feeder_combout\,
	ena => \DRAM|mem[2][2]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[2][6]~regout\);

-- Location: LCFF_X33_Y23_N7
\DRAM|mem[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~262_combout\,
	sload => VCC,
	ena => \DRAM|mem[0][0]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[0][6]~regout\);

-- Location: LCCOMB_X33_Y23_N6
\DRAM|Selector1~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~94_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[2][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[0][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[2][6]~regout\,
	datac => \DRAM|mem[0][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~94_combout\);

-- Location: LCCOMB_X33_Y23_N12
\DRAM|Selector1~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~95_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~94_combout\ & (\DRAM|mem[3][6]~regout\)) # (!\DRAM|Selector1~94_combout\ & ((\DRAM|mem[1][6]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[3][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[1][6]~regout\,
	datad => \DRAM|Selector1~94_combout\,
	combout => \DRAM|Selector1~95_combout\);

-- Location: LCCOMB_X33_Y23_N0
\DRAM|Selector1~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~96_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # ((\DRAM|Selector1~93_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- ((\DRAM|Selector1~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector1~93_combout\,
	datad => \DRAM|Selector1~95_combout\,
	combout => \DRAM|Selector1~96_combout\);

-- Location: LCCOMB_X33_Y23_N2
\DRAM|Selector1~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~99_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector1~96_combout\ & (\DRAM|Selector1~98_combout\)) # (!\DRAM|Selector1~96_combout\ & ((\DRAM|Selector1~91_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector1~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~98_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector1~91_combout\,
	datad => \DRAM|Selector1~96_combout\,
	combout => \DRAM|Selector1~99_combout\);

-- Location: LCCOMB_X33_Y23_N28
\DRAM|Selector1~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~100_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|Selector1~89_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector1~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector1~89_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datad => \DRAM|Selector1~99_combout\,
	combout => \DRAM|Selector1~100_combout\);

-- Location: LCCOMB_X27_Y22_N26
\DRAM|Selector1~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~111_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector1~100_combout\ & ((\DRAM|Selector1~110_combout\))) # (!\DRAM|Selector1~100_combout\ & (\DRAM|Selector1~79_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector1~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector1~79_combout\,
	datac => \DRAM|Selector1~110_combout\,
	datad => \DRAM|Selector1~100_combout\,
	combout => \DRAM|Selector1~111_combout\);

-- Location: LCCOMB_X27_Y22_N12
\DRAM|Selector1~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~112_combout\ = (\DRAM|Selector7~4_combout\ & ((\DRAM|Selector7~49_combout\) # ((\DRAM|Selector1~69_combout\)))) # (!\DRAM|Selector7~4_combout\ & (!\DRAM|Selector7~49_combout\ & ((\DRAM|Selector1~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~4_combout\,
	datab => \DRAM|Selector7~49_combout\,
	datac => \DRAM|Selector1~69_combout\,
	datad => \DRAM|Selector1~111_combout\,
	combout => \DRAM|Selector1~112_combout\);

-- Location: LCCOMB_X27_Y22_N30
\DRAM|Selector1~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~123_combout\ = (\DRAM|Selector7~49_combout\ & ((\DRAM|Selector1~112_combout\ & ((\DRAM|Selector1~122_combout\))) # (!\DRAM|Selector1~112_combout\ & (\DRAM|Selector1~43_combout\)))) # (!\DRAM|Selector7~49_combout\ & 
-- (((\DRAM|Selector1~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~49_combout\,
	datab => \DRAM|Selector1~43_combout\,
	datac => \DRAM|Selector1~122_combout\,
	datad => \DRAM|Selector1~112_combout\,
	combout => \DRAM|Selector1~123_combout\);

-- Location: LCCOMB_X27_Y22_N8
\DRAM|Selector1~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~124_combout\ = (\DRAM|Selector7~6_combout\ & (\DRAM|Selector7~5_combout\)) # (!\DRAM|Selector7~6_combout\ & ((\DRAM|Selector7~5_combout\ & ((\DRAM|Selector1~123_combout\))) # (!\DRAM|Selector7~5_combout\ & (\IOA~combout\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~6_combout\,
	datab => \DRAM|Selector7~5_combout\,
	datac => \IOA~combout\(6),
	datad => \DRAM|Selector1~123_combout\,
	combout => \DRAM|Selector1~124_combout\);

-- Location: LCFF_X41_Y20_N25
\DRAM|mem[110][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[110][0]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[110][6]~regout\);

-- Location: LCFF_X28_Y20_N9
\DRAM|mem[108][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[108][0]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[108][6]~regout\);

-- Location: LCCOMB_X28_Y20_N8
\DRAM|Selector1~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~156_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[124][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[108][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[124][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[108][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~156_combout\);

-- Location: LCCOMB_X41_Y20_N24
\DRAM|Selector1~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~157_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~156_combout\ & (\DRAM|mem[126][6]~regout\)) # (!\DRAM|Selector1~156_combout\ & ((\DRAM|mem[110][6]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[126][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[110][6]~regout\,
	datad => \DRAM|Selector1~156_combout\,
	combout => \DRAM|Selector1~157_combout\);

-- Location: LCFF_X41_Y20_N27
\DRAM|mem[78][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[78][0]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[78][6]~regout\);

-- Location: LCFF_X28_Y20_N11
\DRAM|mem[76][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[76][0]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[76][6]~regout\);

-- Location: LCCOMB_X28_Y20_N10
\DRAM|Selector1~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~160_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[92][6]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[76][6]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[92][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[76][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~160_combout\);

-- Location: LCCOMB_X41_Y20_N26
\DRAM|Selector1~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~161_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~160_combout\ & (\DRAM|mem[94][6]~regout\)) # (!\DRAM|Selector1~160_combout\ & ((\DRAM|mem[78][6]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[94][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[78][6]~regout\,
	datad => \DRAM|Selector1~160_combout\,
	combout => \DRAM|Selector1~161_combout\);

-- Location: LCFF_X41_Y21_N1
\DRAM|mem[79][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[79][0]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[79][6]~regout\);

-- Location: LCFF_X41_Y21_N27
\DRAM|mem[95][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[95][0]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[95][6]~regout\);

-- Location: LCFF_X40_Y20_N1
\DRAM|mem[93][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[93][0]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[93][6]~regout\);

-- Location: LCCOMB_X37_Y24_N22
\DRAM|mem[77][0]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[77][0]~210_combout\ = (\DRAM|Decoder1~23_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~23_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~22_combout\,
	combout => \DRAM|mem[77][0]~210_combout\);

-- Location: LCFF_X40_Y20_N19
\DRAM|mem[77][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[77][0]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[77][6]~regout\);

-- Location: LCCOMB_X40_Y20_N18
\DRAM|Selector1~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~158_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|mem[93][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[77][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[93][6]~regout\,
	datac => \DRAM|mem[77][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector1~158_combout\);

-- Location: LCCOMB_X41_Y21_N26
\DRAM|Selector1~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~159_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~158_combout\ & ((\DRAM|mem[95][6]~regout\))) # (!\DRAM|Selector1~158_combout\ & (\DRAM|mem[79][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[79][6]~regout\,
	datac => \DRAM|mem[95][6]~regout\,
	datad => \DRAM|Selector1~158_combout\,
	combout => \DRAM|Selector1~159_combout\);

-- Location: LCCOMB_X33_Y20_N24
\DRAM|Selector1~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~162_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~159_combout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector1~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector1~161_combout\,
	datad => \DRAM|Selector1~159_combout\,
	combout => \DRAM|Selector1~162_combout\);

-- Location: LCFF_X40_Y23_N3
\DRAM|mem[127][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[127][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[127][6]~regout\);

-- Location: LCCOMB_X38_Y24_N2
\DRAM|mem[111][0]~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[111][0]~216_combout\ = (\DRAM|Decoder1~26_combout\ & (\DRAM|Decoder1~18_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~26_combout\,
	datac => \DRAM|Decoder1~18_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[111][0]~216_combout\);

-- Location: LCFF_X40_Y23_N25
\DRAM|mem[111][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[111][0]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[111][6]~regout\);

-- Location: LCFF_X37_Y23_N3
\DRAM|mem[125][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[125][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[125][6]~regout\);

-- Location: LCCOMB_X37_Y24_N26
\DRAM|mem[109][0]~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[109][0]~208_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~18_combout\ & \DRAM|Decoder1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~18_combout\,
	datad => \DRAM|Decoder1~23_combout\,
	combout => \DRAM|mem[109][0]~208_combout\);

-- Location: LCFF_X37_Y23_N13
\DRAM|mem[109][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[109][0]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[109][6]~regout\);

-- Location: LCCOMB_X37_Y23_N12
\DRAM|Selector1~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~163_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|mem[125][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[109][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[125][6]~regout\,
	datac => \DRAM|mem[109][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector1~163_combout\);

-- Location: LCCOMB_X40_Y23_N24
\DRAM|Selector1~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~164_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~163_combout\ & (\DRAM|mem[127][6]~regout\)) # (!\DRAM|Selector1~163_combout\ & ((\DRAM|mem[111][6]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[127][6]~regout\,
	datac => \DRAM|mem[111][6]~regout\,
	datad => \DRAM|Selector1~163_combout\,
	combout => \DRAM|Selector1~164_combout\);

-- Location: LCCOMB_X38_Y22_N4
\DRAM|Selector1~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~165_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector1~162_combout\ & ((\DRAM|Selector1~164_combout\))) # (!\DRAM|Selector1~162_combout\ & (\DRAM|Selector1~157_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector1~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector1~157_combout\,
	datac => \DRAM|Selector1~162_combout\,
	datad => \DRAM|Selector1~164_combout\,
	combout => \DRAM|Selector1~165_combout\);

-- Location: LCFF_X37_Y14_N21
\DRAM|mem[91][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[91][0]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[91][6]~regout\);

-- Location: LCFF_X38_Y17_N25
\DRAM|mem[89][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[89][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[89][6]~regout\);

-- Location: LCFF_X37_Y15_N15
\DRAM|mem[88][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[88][0]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[88][6]~regout\);

-- Location: LCCOMB_X37_Y15_N14
\DRAM|Selector1~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~125_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[89][6]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[88][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[89][6]~regout\,
	datac => \DRAM|mem[88][6]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector1~125_combout\);

-- Location: LCCOMB_X37_Y14_N20
\DRAM|Selector1~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~126_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~125_combout\ & ((\DRAM|mem[91][6]~regout\))) # (!\DRAM|Selector1~125_combout\ & (\DRAM|mem[90][6]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[90][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[91][6]~regout\,
	datad => \DRAM|Selector1~125_combout\,
	combout => \DRAM|Selector1~126_combout\);

-- Location: LCFF_X38_Y17_N3
\DRAM|mem[73][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[73][0]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[73][6]~regout\);

-- Location: LCFF_X35_Y14_N27
\DRAM|mem[74][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[74][0]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[74][6]~regout\);

-- Location: LCFF_X36_Y16_N23
\DRAM|mem[72][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[72][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[72][6]~regout\);

-- Location: LCCOMB_X36_Y16_N22
\DRAM|Selector1~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~129_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[74][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[72][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[74][6]~regout\,
	datac => \DRAM|mem[72][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~129_combout\);

-- Location: LCCOMB_X38_Y17_N2
\DRAM|Selector1~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~130_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~129_combout\ & (\DRAM|mem[75][6]~regout\)) # (!\DRAM|Selector1~129_combout\ & ((\DRAM|mem[73][6]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[75][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[73][6]~regout\,
	datad => \DRAM|Selector1~129_combout\,
	combout => \DRAM|Selector1~130_combout\);

-- Location: LCCOMB_X38_Y16_N24
\DRAM|mem[105][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[105][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[105][6]~feeder_combout\);

-- Location: LCFF_X38_Y16_N25
\DRAM|mem[105][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[105][6]~feeder_combout\,
	ena => \DRAM|mem[105][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[105][6]~regout\);

-- Location: LCFF_X37_Y16_N25
\DRAM|mem[107][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[107][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[107][6]~regout\);

-- Location: LCFF_X41_Y19_N17
\DRAM|mem[104][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[104][0]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[104][6]~regout\);

-- Location: LCCOMB_X41_Y19_N16
\DRAM|Selector1~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~127_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[106][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[104][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[106][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[104][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~127_combout\);

-- Location: LCCOMB_X37_Y16_N24
\DRAM|Selector1~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~128_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~127_combout\ & ((\DRAM|mem[107][6]~regout\))) # (!\DRAM|Selector1~127_combout\ & (\DRAM|mem[105][6]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[105][6]~regout\,
	datac => \DRAM|mem[107][6]~regout\,
	datad => \DRAM|Selector1~127_combout\,
	combout => \DRAM|Selector1~128_combout\);

-- Location: LCCOMB_X38_Y22_N28
\DRAM|Selector1~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~131_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # ((\DRAM|Selector1~128_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|Selector1~130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector1~130_combout\,
	datad => \DRAM|Selector1~128_combout\,
	combout => \DRAM|Selector1~131_combout\);

-- Location: LCCOMB_X38_Y22_N14
\DRAM|Selector1~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~134_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector1~131_combout\ & (\DRAM|Selector1~133_combout\)) # (!\DRAM|Selector1~131_combout\ & ((\DRAM|Selector1~126_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector1~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~133_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector1~126_combout\,
	datad => \DRAM|Selector1~131_combout\,
	combout => \DRAM|Selector1~134_combout\);

-- Location: LCFF_X36_Y15_N25
\DRAM|mem[99][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[99][0]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[99][6]~regout\);

-- Location: LCFF_X38_Y19_N1
\DRAM|mem[97][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[97][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[97][6]~regout\);

-- Location: LCCOMB_X38_Y19_N0
\DRAM|Selector1~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~146_combout\ = (\DRAM|Selector1~145_combout\ & ((\DRAM|mem[99][6]~regout\) # ((!\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\DRAM|Selector1~145_combout\ & (((\DRAM|mem[97][6]~regout\ & \cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~145_combout\,
	datab => \DRAM|mem[99][6]~regout\,
	datac => \DRAM|mem[97][6]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector1~146_combout\);

-- Location: LCFF_X38_Y19_N3
\DRAM|mem[113][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[113][0]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[113][6]~regout\);

-- Location: LCFF_X36_Y19_N5
\DRAM|mem[112][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[112][0]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[112][6]~regout\);

-- Location: LCCOMB_X36_Y19_N4
\DRAM|Selector1~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~152_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[114][6]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[112][6]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[114][6]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[112][6]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector1~152_combout\);

-- Location: LCCOMB_X38_Y19_N2
\DRAM|Selector1~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~153_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~152_combout\ & (\DRAM|mem[115][6]~regout\)) # (!\DRAM|Selector1~152_combout\ & ((\DRAM|mem[113][6]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[115][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[113][6]~regout\,
	datad => \DRAM|Selector1~152_combout\,
	combout => \DRAM|Selector1~153_combout\);

-- Location: LCFF_X35_Y16_N23
\DRAM|mem[83][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[83][0]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[83][6]~regout\);

-- Location: LCFF_X38_Y18_N17
\DRAM|mem[81][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[81][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[81][6]~regout\);

-- Location: LCCOMB_X34_Y17_N10
\DRAM|mem[82][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[82][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[82][6]~feeder_combout\);

-- Location: LCFF_X34_Y17_N11
\DRAM|mem[82][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[82][6]~feeder_combout\,
	ena => \DRAM|mem[82][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[82][6]~regout\);

-- Location: LCFF_X35_Y15_N29
\DRAM|mem[80][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[80][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[80][6]~regout\);

-- Location: LCCOMB_X35_Y15_N28
\DRAM|Selector1~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~147_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[82][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[80][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[82][6]~regout\,
	datac => \DRAM|mem[80][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector1~147_combout\);

-- Location: LCCOMB_X38_Y18_N16
\DRAM|Selector1~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~148_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~147_combout\ & (\DRAM|mem[83][6]~regout\)) # (!\DRAM|Selector1~147_combout\ & ((\DRAM|mem[81][6]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[83][6]~regout\,
	datac => \DRAM|mem[81][6]~regout\,
	datad => \DRAM|Selector1~147_combout\,
	combout => \DRAM|Selector1~148_combout\);

-- Location: LCFF_X35_Y16_N25
\DRAM|mem[67][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[67][0]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[67][6]~regout\);

-- Location: LCFF_X38_Y18_N3
\DRAM|mem[65][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[65][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[65][6]~regout\);

-- Location: LCCOMB_X34_Y17_N28
\DRAM|mem[66][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[66][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[66][6]~feeder_combout\);

-- Location: LCFF_X34_Y17_N29
\DRAM|mem[66][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[66][6]~feeder_combout\,
	ena => \DRAM|mem[66][0]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[66][6]~regout\);

-- Location: LCFF_X35_Y18_N21
\DRAM|mem[64][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[64][0]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[64][6]~regout\);

-- Location: LCCOMB_X35_Y18_N20
\DRAM|Selector1~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~149_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[66][6]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[64][6]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[66][6]~regout\,
	datac => \DRAM|mem[64][6]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector1~149_combout\);

-- Location: LCCOMB_X38_Y18_N2
\DRAM|Selector1~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~150_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~149_combout\ & (\DRAM|mem[67][6]~regout\)) # (!\DRAM|Selector1~149_combout\ & ((\DRAM|mem[65][6]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[67][6]~regout\,
	datac => \DRAM|mem[65][6]~regout\,
	datad => \DRAM|Selector1~149_combout\,
	combout => \DRAM|Selector1~150_combout\);

-- Location: LCCOMB_X37_Y22_N28
\DRAM|Selector1~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~151_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector1~148_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector1~150_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector1~148_combout\,
	datad => \DRAM|Selector1~150_combout\,
	combout => \DRAM|Selector1~151_combout\);

-- Location: LCCOMB_X38_Y22_N24
\DRAM|Selector1~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~154_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector1~151_combout\ & ((\DRAM|Selector1~153_combout\))) # (!\DRAM|Selector1~151_combout\ & (\DRAM|Selector1~146_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector1~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector1~146_combout\,
	datac => \DRAM|Selector1~153_combout\,
	datad => \DRAM|Selector1~151_combout\,
	combout => \DRAM|Selector1~154_combout\);

-- Location: LCFF_X40_Y21_N19
\DRAM|mem[87][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[87][0]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[87][6]~regout\);

-- Location: LCFF_X40_Y19_N19
\DRAM|mem[119][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[119][0]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[119][6]~regout\);

-- Location: LCCOMB_X40_Y17_N22
\DRAM|mem[118][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[118][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|mem[118][6]~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N30
\DRAM|mem[118][0]~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[118][0]~227_combout\ = (\DRAM|Decoder1~24_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~24_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~20_combout\,
	combout => \DRAM|mem[118][0]~227_combout\);

-- Location: LCFF_X40_Y17_N23
\DRAM|mem[118][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[118][6]~feeder_combout\,
	ena => \DRAM|mem[118][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[118][6]~regout\);

-- Location: LCFF_X36_Y17_N1
\DRAM|mem[86][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[86][0]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[86][6]~regout\);

-- Location: LCCOMB_X36_Y17_N0
\DRAM|Selector1~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~142_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[118][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[86][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[118][6]~regout\,
	datac => \DRAM|mem[86][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector1~142_combout\);

-- Location: LCCOMB_X40_Y19_N18
\DRAM|Selector1~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~143_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~142_combout\ & ((\DRAM|mem[119][6]~regout\))) # (!\DRAM|Selector1~142_combout\ & (\DRAM|mem[87][6]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[87][6]~regout\,
	datac => \DRAM|mem[119][6]~regout\,
	datad => \DRAM|Selector1~142_combout\,
	combout => \DRAM|Selector1~143_combout\);

-- Location: LCFF_X23_Y19_N11
\DRAM|mem[101][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[101][0]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[101][6]~regout\);

-- Location: LCFF_X28_Y19_N11
\DRAM|mem[68][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[68][0]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[68][6]~regout\);

-- Location: LCCOMB_X28_Y19_N10
\DRAM|Selector1~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~139_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[100][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[68][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[100][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[68][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector1~139_combout\);

-- Location: LCCOMB_X23_Y19_N10
\DRAM|Selector1~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~140_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~139_combout\ & ((\DRAM|mem[101][6]~regout\))) # (!\DRAM|Selector1~139_combout\ & (\DRAM|mem[69][6]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[69][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[101][6]~regout\,
	datad => \DRAM|Selector1~139_combout\,
	combout => \DRAM|Selector1~140_combout\);

-- Location: LCFF_X23_Y19_N25
\DRAM|mem[117][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[117][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[117][6]~regout\);

-- Location: LCFF_X27_Y19_N5
\DRAM|mem[116][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[116][0]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[116][6]~regout\);

-- Location: LCFF_X27_Y19_N23
\DRAM|mem[84][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[84][0]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[84][6]~regout\);

-- Location: LCCOMB_X27_Y19_N22
\DRAM|Selector1~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~137_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[116][6]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[84][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[116][6]~regout\,
	datac => \DRAM|mem[84][6]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector1~137_combout\);

-- Location: LCCOMB_X23_Y19_N24
\DRAM|Selector1~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~138_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector1~137_combout\ & ((\DRAM|mem[117][6]~regout\))) # (!\DRAM|Selector1~137_combout\ & (\DRAM|mem[85][6]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector1~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[85][6]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[117][6]~regout\,
	datad => \DRAM|Selector1~137_combout\,
	combout => \DRAM|Selector1~138_combout\);

-- Location: LCCOMB_X36_Y21_N18
\DRAM|Selector1~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~141_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\) # ((\DRAM|Selector1~138_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (\DRAM|Selector1~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector1~140_combout\,
	datad => \DRAM|Selector1~138_combout\,
	combout => \DRAM|Selector1~141_combout\);

-- Location: LCCOMB_X42_Y21_N22
\DRAM|Selector1~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~144_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector1~141_combout\ & ((\DRAM|Selector1~143_combout\))) # (!\DRAM|Selector1~141_combout\ & (\DRAM|Selector1~136_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector1~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector1~136_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector1~143_combout\,
	datad => \DRAM|Selector1~141_combout\,
	combout => \DRAM|Selector1~144_combout\);

-- Location: LCCOMB_X38_Y22_N10
\DRAM|Selector1~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~155_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector1~144_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|Selector1~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector1~154_combout\,
	datad => \DRAM|Selector1~144_combout\,
	combout => \DRAM|Selector1~155_combout\);

-- Location: LCCOMB_X38_Y22_N22
\DRAM|Selector1~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~166_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector1~155_combout\ & (\DRAM|Selector1~165_combout\)) # (!\DRAM|Selector1~155_combout\ & ((\DRAM|Selector1~134_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector1~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|Selector1~165_combout\,
	datac => \DRAM|Selector1~134_combout\,
	datad => \DRAM|Selector1~155_combout\,
	combout => \DRAM|Selector1~166_combout\);

-- Location: LCCOMB_X27_Y22_N2
\DRAM|Selector1~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~167_combout\ = (\DRAM|Selector7~6_combout\ & ((\DRAM|Selector1~124_combout\ & ((\DRAM|Selector1~166_combout\))) # (!\DRAM|Selector1~124_combout\ & (\IOB~combout\(6))))) # (!\DRAM|Selector7~6_combout\ & (((\DRAM|Selector1~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~6_combout\,
	datab => \IOB~combout\(6),
	datac => \DRAM|Selector1~124_combout\,
	datad => \DRAM|Selector1~166_combout\,
	combout => \DRAM|Selector1~167_combout\);

-- Location: LCCOMB_X27_Y22_N28
\cpu0|mem_mux0|Data_C[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|mem_mux0|Data_C[6]~6_combout\ = (\cpu0|decoder0|Decoder4~1_combout\ & (\DRAM|Selector7~176_combout\ & ((\DRAM|Selector1~167_combout\)))) # (!\cpu0|decoder0|Decoder4~1_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~176_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	datac => \cpu0|decoder0|Decoder4~1_combout\,
	datad => \DRAM|Selector1~167_combout\,
	combout => \cpu0|mem_mux0|Data_C[6]~6_combout\);

-- Location: LCCOMB_X27_Y22_N10
\cpu0|rf0|reg_0|Q~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_0|Q~8_combout\ = (!\RESET~combout\ & \cpu0|mem_mux0|Data_C[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RESET~combout\,
	datad => \cpu0|mem_mux0|Data_C[6]~6_combout\,
	combout => \cpu0|rf0|reg_0|Q~8_combout\);

-- Location: LCFF_X30_Y22_N31
\cpu0|rf0|reg_2|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~8_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_2|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_2|Q\(6));

-- Location: LCFF_X30_Y22_N9
\cpu0|rf0|reg_3|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~8_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_3|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_3|Q\(6));

-- Location: LCCOMB_X30_Y22_N8
\cpu0|rf0|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux1~3_combout\ = (\cpu0|rf0|Mux1~2_combout\ & (((\cpu0|rf0|reg_3|Q\(6)) # (!\IRAM|Mux5~8_combout\)))) # (!\cpu0|rf0|Mux1~2_combout\ & (\cpu0|rf0|reg_2|Q\(6) & ((\IRAM|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux1~2_combout\,
	datab => \cpu0|rf0|reg_2|Q\(6),
	datac => \cpu0|rf0|reg_3|Q\(6),
	datad => \IRAM|Mux5~8_combout\,
	combout => \cpu0|rf0|Mux1~3_combout\);

-- Location: LCCOMB_X30_Y22_N10
\cpu0|rf0|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux1~4_combout\ = (\IRAM|Mux4~4_combout\ & (\cpu0|rf0|Mux1~1_combout\)) # (!\IRAM|Mux4~4_combout\ & ((\cpu0|rf0|Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux1~1_combout\,
	datac => \cpu0|rf0|Mux1~3_combout\,
	datad => \IRAM|Mux4~4_combout\,
	combout => \cpu0|rf0|Mux1~4_combout\);

-- Location: LCCOMB_X30_Y20_N6
\cpu0|imm_mux0|new_Data_B[5]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|imm_mux0|new_Data_B[5]~13_combout\ = (\cpu0|decoder0|WideOr7~0_combout\ & ((\cpu0|decoder0|Selector4~1_combout\) # ((\cpu0|decoder0|Selector4~2_combout\)))) # (!\cpu0|decoder0|WideOr7~0_combout\ & (((\cpu0|rf0|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Selector4~1_combout\,
	datab => \cpu0|decoder0|WideOr7~0_combout\,
	datac => \cpu0|decoder0|Selector4~2_combout\,
	datad => \cpu0|rf0|Mux10~4_combout\,
	combout => \cpu0|imm_mux0|new_Data_B[5]~13_combout\);

-- Location: LCCOMB_X30_Y20_N0
\cpu0|alu0|mux_out0|Y[5]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[5]~13_combout\ = (\cpu0|alu0|mux_out0|Y[1]~17_combout\ & ((\cpu0|alu0|mux_out0|Equal1~2_combout\) # ((\cpu0|rf0|Mux2~4_combout\ & \cpu0|imm_mux0|new_Data_B[5]~13_combout\)))) # (!\cpu0|alu0|mux_out0|Y[1]~17_combout\ & 
-- (!\cpu0|alu0|mux_out0|Equal1~2_combout\ & ((\cpu0|rf0|Mux2~4_combout\) # (\cpu0|imm_mux0|new_Data_B[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[1]~17_combout\,
	datab => \cpu0|rf0|Mux2~4_combout\,
	datac => \cpu0|alu0|mux_out0|Equal1~2_combout\,
	datad => \cpu0|imm_mux0|new_Data_B[5]~13_combout\,
	combout => \cpu0|alu0|mux_out0|Y[5]~13_combout\);

-- Location: LCCOMB_X30_Y20_N26
\cpu0|alu0|mux_out0|Y[5]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[5]~14_combout\ = (\cpu0|alu0|mux_out0|Equal1~2_combout\ & ((\cpu0|alu0|mux_out0|Y[5]~13_combout\ & (\cpu0|rf0|Mux1~4_combout\)) # (!\cpu0|alu0|mux_out0|Y[5]~13_combout\ & ((\cpu0|rf0|Mux3~4_combout\))))) # 
-- (!\cpu0|alu0|mux_out0|Equal1~2_combout\ & (((\cpu0|alu0|mux_out0|Y[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Equal1~2_combout\,
	datab => \cpu0|rf0|Mux1~4_combout\,
	datac => \cpu0|rf0|Mux3~4_combout\,
	datad => \cpu0|alu0|mux_out0|Y[5]~13_combout\,
	combout => \cpu0|alu0|mux_out0|Y[5]~14_combout\);

-- Location: LCCOMB_X31_Y20_N22
\cpu0|alu0|adder0|inst0|Sum~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~28_combout\ = (\cpu0|alu0|mux_out0|Equal0~2_combout\ & (\cpu0|alu0|mux_out0|Y[5]~14_combout\)) # (!\cpu0|alu0|mux_out0|Equal0~2_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Equal0~2_combout\,
	datab => \cpu0|alu0|mux_out0|Y[5]~14_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~14_combout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~28_combout\);

-- Location: LCCOMB_X34_Y19_N10
\DRAM|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|WideOr2~0_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & \DRAM|Selector7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \DRAM|Selector7~4_combout\,
	combout => \DRAM|WideOr2~0_combout\);

-- Location: LCCOMB_X25_Y18_N24
\DRAM|Selector7~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~176_combout\ = (\DRAM|WideOr2~0_combout\ & ((\cpu0|alu0|Equal1~3_combout\))) # (!\DRAM|WideOr2~0_combout\ & (!\cpu0|decoder0|Decoder4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|decoder0|Decoder4~0_combout\,
	datac => \cpu0|alu0|Equal1~3_combout\,
	datad => \DRAM|WideOr2~0_combout\,
	combout => \DRAM|Selector7~176_combout\);

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOB[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOB(1),
	combout => \IOB~combout\(1));

-- Location: LCCOMB_X25_Y24_N8
\DRAM|Selector6~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~124_combout\ = (\DRAM|Selector7~6_combout\ & (((\IOB~combout\(1)) # (\DRAM|Selector7~5_combout\)))) # (!\DRAM|Selector7~6_combout\ & (\IOA~combout\(1) & ((!\DRAM|Selector7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IOA~combout\(1),
	datab => \IOB~combout\(1),
	datac => \DRAM|Selector7~6_combout\,
	datad => \DRAM|Selector7~5_combout\,
	combout => \DRAM|Selector6~124_combout\);

-- Location: LCFF_X40_Y19_N5
\DRAM|mem[103][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[103][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[103][1]~regout\);

-- Location: LCFF_X40_Y21_N13
\DRAM|mem[71][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[71][0]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[71][1]~regout\);

-- Location: LCCOMB_X40_Y21_N12
\DRAM|Selector6~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~158_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[79][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[71][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[79][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[71][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~158_combout\);

-- Location: LCCOMB_X40_Y19_N4
\DRAM|Selector6~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~159_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~158_combout\ & (\DRAM|mem[111][1]~regout\)) # (!\DRAM|Selector6~158_combout\ & ((\DRAM|mem[103][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[111][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[103][1]~regout\,
	datad => \DRAM|Selector6~158_combout\,
	combout => \DRAM|Selector6~159_combout\);

-- Location: LCFF_X36_Y15_N15
\DRAM|mem[99][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[99][0]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[99][1]~regout\);

-- Location: LCCOMB_X34_Y14_N14
\DRAM|mem[75][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[75][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[75][1]~feeder_combout\);

-- Location: LCFF_X34_Y14_N15
\DRAM|mem[75][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[75][1]~feeder_combout\,
	ena => \DRAM|mem[75][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[75][1]~regout\);

-- Location: LCFF_X35_Y16_N15
\DRAM|mem[67][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[67][0]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[67][1]~regout\);

-- Location: LCCOMB_X35_Y16_N14
\DRAM|Selector6~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~160_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[75][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[67][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[75][1]~regout\,
	datac => \DRAM|mem[67][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~160_combout\);

-- Location: LCCOMB_X36_Y15_N14
\DRAM|Selector6~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~161_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~160_combout\ & (\DRAM|mem[107][1]~regout\)) # (!\DRAM|Selector6~160_combout\ & ((\DRAM|mem[99][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[107][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[99][1]~regout\,
	datad => \DRAM|Selector6~160_combout\,
	combout => \DRAM|Selector6~161_combout\);

-- Location: LCCOMB_X37_Y19_N22
\DRAM|Selector6~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~162_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~159_combout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- \DRAM|Selector6~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector6~159_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datad => \DRAM|Selector6~161_combout\,
	combout => \DRAM|Selector6~162_combout\);

-- Location: LCFF_X36_Y15_N5
\DRAM|mem[115][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[115][0]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[115][1]~regout\);

-- Location: LCFF_X37_Y16_N21
\DRAM|mem[123][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[123][0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[123][1]~regout\);

-- Location: LCFF_X37_Y14_N11
\DRAM|mem[91][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[91][0]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[91][1]~regout\);

-- Location: LCFF_X35_Y16_N29
\DRAM|mem[83][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[83][0]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[83][1]~regout\);

-- Location: LCCOMB_X35_Y16_N28
\DRAM|Selector6~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~156_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[91][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[83][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[91][1]~regout\,
	datac => \DRAM|mem[83][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~156_combout\);

-- Location: LCCOMB_X37_Y16_N20
\DRAM|Selector6~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~157_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~156_combout\ & ((\DRAM|mem[123][1]~regout\))) # (!\DRAM|Selector6~156_combout\ & (\DRAM|mem[115][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[115][1]~regout\,
	datac => \DRAM|mem[123][1]~regout\,
	datad => \DRAM|Selector6~156_combout\,
	combout => \DRAM|Selector6~157_combout\);

-- Location: LCCOMB_X40_Y23_N22
\DRAM|mem[127][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[127][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[127][1]~feeder_combout\);

-- Location: LCFF_X40_Y23_N23
\DRAM|mem[127][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[127][1]~feeder_combout\,
	ena => \DRAM|mem[127][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[127][1]~regout\);

-- Location: LCFF_X40_Y19_N31
\DRAM|mem[119][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[119][0]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[119][1]~regout\);

-- Location: LCFF_X41_Y21_N31
\DRAM|mem[95][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[95][0]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[95][1]~regout\);

-- Location: LCFF_X40_Y21_N31
\DRAM|mem[87][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[87][0]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[87][1]~regout\);

-- Location: LCCOMB_X40_Y21_N30
\DRAM|Selector6~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~163_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[95][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[87][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[95][1]~regout\,
	datac => \DRAM|mem[87][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector6~163_combout\);

-- Location: LCCOMB_X40_Y19_N30
\DRAM|Selector6~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~164_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~163_combout\ & (\DRAM|mem[127][1]~regout\)) # (!\DRAM|Selector6~163_combout\ & ((\DRAM|mem[119][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[127][1]~regout\,
	datac => \DRAM|mem[119][1]~regout\,
	datad => \DRAM|Selector6~163_combout\,
	combout => \DRAM|Selector6~164_combout\);

-- Location: LCCOMB_X37_Y19_N24
\DRAM|Selector6~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~165_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~162_combout\ & ((\DRAM|Selector6~164_combout\))) # (!\DRAM|Selector6~162_combout\ & (\DRAM|Selector6~157_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|Selector6~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector6~162_combout\,
	datac => \DRAM|Selector6~157_combout\,
	datad => \DRAM|Selector6~164_combout\,
	combout => \DRAM|Selector6~165_combout\);

-- Location: LCFF_X37_Y23_N29
\DRAM|mem[109][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[109][0]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[109][1]~regout\);

-- Location: LCFF_X38_Y16_N13
\DRAM|mem[105][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[105][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[105][1]~regout\);

-- Location: LCFF_X38_Y19_N5
\DRAM|mem[97][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[97][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[97][1]~regout\);

-- Location: LCCOMB_X38_Y19_N4
\DRAM|Selector6~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~125_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[105][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[97][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[105][1]~regout\,
	datac => \DRAM|mem[97][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector6~125_combout\);

-- Location: LCCOMB_X37_Y23_N28
\DRAM|Selector6~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~126_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~125_combout\ & ((\DRAM|mem[109][1]~regout\))) # (!\DRAM|Selector6~125_combout\ & (\DRAM|mem[101][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector6~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[101][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[109][1]~regout\,
	datad => \DRAM|Selector6~125_combout\,
	combout => \DRAM|Selector6~126_combout\);

-- Location: LCFF_X38_Y17_N21
\DRAM|mem[89][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[89][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[89][1]~regout\);

-- Location: LCFF_X38_Y18_N21
\DRAM|mem[81][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[81][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[81][1]~regout\);

-- Location: LCCOMB_X38_Y18_N20
\DRAM|Selector6~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~127_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[85][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[81][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[85][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[81][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector6~127_combout\);

-- Location: LCCOMB_X38_Y17_N20
\DRAM|Selector6~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~128_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector6~127_combout\ & (\DRAM|mem[93][1]~regout\)) # (!\DRAM|Selector6~127_combout\ & ((\DRAM|mem[89][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector6~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[93][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[89][1]~regout\,
	datad => \DRAM|Selector6~127_combout\,
	combout => \DRAM|Selector6~128_combout\);

-- Location: LCFF_X38_Y17_N7
\DRAM|mem[73][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[73][0]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[73][1]~regout\);

-- Location: LCFF_X38_Y18_N15
\DRAM|mem[65][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[65][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[65][1]~regout\);

-- Location: LCCOMB_X38_Y18_N14
\DRAM|Selector6~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~129_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[69][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[65][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[69][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[65][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector6~129_combout\);

-- Location: LCCOMB_X38_Y17_N6
\DRAM|Selector6~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~130_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector6~129_combout\ & (\DRAM|mem[77][1]~regout\)) # (!\DRAM|Selector6~129_combout\ & ((\DRAM|mem[73][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector6~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[77][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[73][1]~regout\,
	datad => \DRAM|Selector6~129_combout\,
	combout => \DRAM|Selector6~130_combout\);

-- Location: LCCOMB_X37_Y18_N4
\DRAM|Selector6~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~131_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # ((\DRAM|Selector6~128_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- ((\DRAM|Selector6~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector6~128_combout\,
	datad => \DRAM|Selector6~130_combout\,
	combout => \DRAM|Selector6~131_combout\);

-- Location: LCFF_X37_Y23_N23
\DRAM|mem[125][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[125][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[125][1]~regout\);

-- Location: LCFF_X38_Y16_N23
\DRAM|mem[121][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[121][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[121][1]~regout\);

-- Location: LCFF_X38_Y19_N31
\DRAM|mem[113][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[113][0]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[113][1]~regout\);

-- Location: LCCOMB_X38_Y19_N30
\DRAM|Selector6~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~132_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[121][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[113][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[121][1]~regout\,
	datac => \DRAM|mem[113][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector6~132_combout\);

-- Location: LCCOMB_X37_Y23_N22
\DRAM|Selector6~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~133_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~132_combout\ & ((\DRAM|mem[125][1]~regout\))) # (!\DRAM|Selector6~132_combout\ & (\DRAM|mem[117][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector6~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[117][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[125][1]~regout\,
	datad => \DRAM|Selector6~132_combout\,
	combout => \DRAM|Selector6~133_combout\);

-- Location: LCCOMB_X37_Y19_N4
\DRAM|Selector6~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~134_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~131_combout\ & ((\DRAM|Selector6~133_combout\))) # (!\DRAM|Selector6~131_combout\ & (\DRAM|Selector6~126_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector6~126_combout\,
	datac => \DRAM|Selector6~131_combout\,
	datad => \DRAM|Selector6~133_combout\,
	combout => \DRAM|Selector6~134_combout\);

-- Location: LCCOMB_X24_Y19_N26
\DRAM|mem[100][0]~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[100][0]~229_combout\ = (\DRAM|Decoder1~25_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~25_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~19_combout\,
	combout => \DRAM|mem[100][0]~229_combout\);

-- Location: LCFF_X32_Y19_N29
\DRAM|mem[100][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[100][0]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[100][1]~regout\);

-- Location: LCFF_X28_Y20_N29
\DRAM|mem[108][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[108][0]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[108][1]~regout\);

-- Location: LCFF_X32_Y19_N23
\DRAM|mem[96][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[96][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[96][1]~regout\);

-- Location: LCCOMB_X32_Y19_N22
\DRAM|Selector6~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~145_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[104][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[96][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[104][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[96][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector6~145_combout\);

-- Location: LCCOMB_X28_Y20_N28
\DRAM|Selector6~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~146_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~145_combout\ & ((\DRAM|mem[108][1]~regout\))) # (!\DRAM|Selector6~145_combout\ & (\DRAM|mem[100][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector6~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[100][1]~regout\,
	datac => \DRAM|mem[108][1]~regout\,
	datad => \DRAM|Selector6~145_combout\,
	combout => \DRAM|Selector6~146_combout\);

-- Location: LCFF_X36_Y18_N21
\DRAM|mem[92][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[92][0]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[92][1]~regout\);

-- Location: LCFF_X35_Y18_N13
\DRAM|mem[80][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[80][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[80][1]~regout\);

-- Location: LCCOMB_X35_Y18_N12
\DRAM|Selector6~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~147_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[84][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[80][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[84][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[80][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector6~147_combout\);

-- Location: LCCOMB_X36_Y18_N20
\DRAM|Selector6~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~148_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector6~147_combout\ & ((\DRAM|mem[92][1]~regout\))) # (!\DRAM|Selector6~147_combout\ & (\DRAM|mem[88][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector6~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[88][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[92][1]~regout\,
	datad => \DRAM|Selector6~147_combout\,
	combout => \DRAM|Selector6~148_combout\);

-- Location: LCCOMB_X28_Y20_N22
\DRAM|mem[76][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[76][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[76][1]~feeder_combout\);

-- Location: LCFF_X28_Y20_N23
\DRAM|mem[76][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[76][1]~feeder_combout\,
	ena => \DRAM|mem[76][0]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[76][1]~regout\);

-- Location: LCFF_X36_Y16_N7
\DRAM|mem[72][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[72][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[72][1]~regout\);

-- Location: LCFF_X28_Y19_N29
\DRAM|mem[68][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[68][0]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[68][1]~regout\);

-- Location: LCFF_X35_Y18_N15
\DRAM|mem[64][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[64][0]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[64][1]~regout\);

-- Location: LCCOMB_X35_Y18_N14
\DRAM|Selector6~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~149_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[68][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[64][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[68][1]~regout\,
	datac => \DRAM|mem[64][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector6~149_combout\);

-- Location: LCCOMB_X36_Y16_N6
\DRAM|Selector6~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~150_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector6~149_combout\ & (\DRAM|mem[76][1]~regout\)) # (!\DRAM|Selector6~149_combout\ & ((\DRAM|mem[72][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector6~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[76][1]~regout\,
	datac => \DRAM|mem[72][1]~regout\,
	datad => \DRAM|Selector6~149_combout\,
	combout => \DRAM|Selector6~150_combout\);

-- Location: LCCOMB_X29_Y18_N6
\DRAM|Selector6~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~151_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # ((\DRAM|Selector6~148_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- ((\DRAM|Selector6~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector6~148_combout\,
	datad => \DRAM|Selector6~150_combout\,
	combout => \DRAM|Selector6~151_combout\);

-- Location: LCCOMB_X29_Y18_N0
\DRAM|Selector6~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~154_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~151_combout\ & (\DRAM|Selector6~153_combout\)) # (!\DRAM|Selector6~151_combout\ & ((\DRAM|Selector6~146_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector6~153_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector6~146_combout\,
	datad => \DRAM|Selector6~151_combout\,
	combout => \DRAM|Selector6~154_combout\);

-- Location: LCCOMB_X38_Y24_N24
\DRAM|mem[126][0]~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[126][0]~207_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~24_combout\ & \DRAM|Decoder1~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~24_combout\,
	datad => \DRAM|Decoder1~31_combout\,
	combout => \DRAM|mem[126][0]~207_combout\);

-- Location: LCFF_X42_Y20_N7
\DRAM|mem[126][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[126][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[126][1]~regout\);

-- Location: LCFF_X40_Y18_N25
\DRAM|mem[118][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[118][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[118][1]~regout\);

-- Location: LCFF_X40_Y17_N11
\DRAM|mem[114][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[114][0]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[114][1]~regout\);

-- Location: LCCOMB_X40_Y17_N10
\DRAM|Selector6~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~142_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[122][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[114][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[122][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[114][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector6~142_combout\);

-- Location: LCCOMB_X40_Y18_N24
\DRAM|Selector6~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~143_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~142_combout\ & (\DRAM|mem[126][1]~regout\)) # (!\DRAM|Selector6~142_combout\ & ((\DRAM|mem[118][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector6~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[126][1]~regout\,
	datac => \DRAM|mem[118][1]~regout\,
	datad => \DRAM|Selector6~142_combout\,
	combout => \DRAM|Selector6~143_combout\);

-- Location: LCFF_X35_Y14_N7
\DRAM|mem[74][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[74][0]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[74][1]~regout\);

-- Location: LCFF_X40_Y18_N21
\DRAM|mem[70][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[70][0]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[70][1]~regout\);

-- Location: LCFF_X35_Y17_N23
\DRAM|mem[66][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[66][0]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[66][1]~regout\);

-- Location: LCCOMB_X35_Y17_N22
\DRAM|Selector6~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~139_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[70][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[66][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[70][1]~regout\,
	datac => \DRAM|mem[66][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector6~139_combout\);

-- Location: LCCOMB_X35_Y14_N6
\DRAM|Selector6~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~140_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector6~139_combout\ & (\DRAM|mem[78][1]~regout\)) # (!\DRAM|Selector6~139_combout\ & ((\DRAM|mem[74][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector6~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[78][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[74][1]~regout\,
	datad => \DRAM|Selector6~139_combout\,
	combout => \DRAM|Selector6~140_combout\);

-- Location: LCFF_X36_Y17_N7
\DRAM|mem[94][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[94][0]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[94][1]~regout\);

-- Location: LCFF_X36_Y17_N5
\DRAM|mem[86][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[86][0]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[86][1]~regout\);

-- Location: LCFF_X35_Y17_N13
\DRAM|mem[82][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[82][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[82][1]~regout\);

-- Location: LCCOMB_X35_Y17_N12
\DRAM|Selector6~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~137_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[86][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[82][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[86][1]~regout\,
	datac => \DRAM|mem[82][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector6~137_combout\);

-- Location: LCCOMB_X36_Y17_N6
\DRAM|Selector6~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~138_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector6~137_combout\ & ((\DRAM|mem[94][1]~regout\))) # (!\DRAM|Selector6~137_combout\ & (\DRAM|mem[90][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector6~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[90][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[94][1]~regout\,
	datad => \DRAM|Selector6~137_combout\,
	combout => \DRAM|Selector6~138_combout\);

-- Location: LCCOMB_X40_Y18_N30
\DRAM|Selector6~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~141_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # ((\DRAM|Selector6~138_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (\DRAM|Selector6~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector6~140_combout\,
	datad => \DRAM|Selector6~138_combout\,
	combout => \DRAM|Selector6~141_combout\);

-- Location: LCCOMB_X29_Y18_N28
\DRAM|Selector6~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~144_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~141_combout\ & ((\DRAM|Selector6~143_combout\))) # (!\DRAM|Selector6~141_combout\ & (\DRAM|Selector6~136_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector6~136_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector6~143_combout\,
	datad => \DRAM|Selector6~141_combout\,
	combout => \DRAM|Selector6~144_combout\);

-- Location: LCCOMB_X29_Y18_N10
\DRAM|Selector6~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~155_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector6~144_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector6~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|Selector6~154_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datad => \DRAM|Selector6~144_combout\,
	combout => \DRAM|Selector6~155_combout\);

-- Location: LCCOMB_X25_Y22_N24
\DRAM|Selector6~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~166_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector6~155_combout\ & (\DRAM|Selector6~165_combout\)) # (!\DRAM|Selector6~155_combout\ & ((\DRAM|Selector6~134_combout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector6~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|Selector6~165_combout\,
	datac => \DRAM|Selector6~134_combout\,
	datad => \DRAM|Selector6~155_combout\,
	combout => \DRAM|Selector6~166_combout\);

-- Location: LCFF_X22_Y17_N23
\DRAM|mem[208][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[208][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[208][1]~regout\);

-- Location: LCCOMB_X22_Y17_N22
\DRAM|Selector6~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~117_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[212][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[208][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[212][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[208][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector6~117_combout\);

-- Location: LCFF_X22_Y17_N21
\DRAM|mem[216][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[216][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[216][1]~regout\);

-- Location: LCCOMB_X22_Y17_N20
\DRAM|Selector6~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~118_combout\ = (\DRAM|Selector6~117_combout\ & ((\DRAM|mem[220][1]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\DRAM|Selector6~117_combout\ & (((\DRAM|mem[216][1]~regout\ & \cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[220][1]~regout\,
	datab => \DRAM|Selector6~117_combout\,
	datac => \DRAM|mem[216][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector6~118_combout\);

-- Location: LCFF_X22_Y20_N5
\DRAM|mem[217][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[217][0]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[217][1]~regout\);

-- Location: LCFF_X22_Y16_N29
\DRAM|mem[213][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[213][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[213][1]~regout\);

-- Location: LCFF_X22_Y16_N15
\DRAM|mem[209][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[209][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[209][1]~regout\);

-- Location: LCCOMB_X22_Y16_N14
\DRAM|Selector6~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~115_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[213][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[209][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[213][1]~regout\,
	datac => \DRAM|mem[209][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector6~115_combout\);

-- Location: LCCOMB_X22_Y20_N4
\DRAM|Selector6~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~116_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector6~115_combout\ & (\DRAM|mem[221][1]~regout\)) # (!\DRAM|Selector6~115_combout\ & ((\DRAM|mem[217][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector6~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[221][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[217][1]~regout\,
	datad => \DRAM|Selector6~115_combout\,
	combout => \DRAM|Selector6~116_combout\);

-- Location: LCCOMB_X29_Y18_N24
\DRAM|Selector6~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~119_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\) # ((\DRAM|Selector6~116_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (\DRAM|Selector6~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector6~118_combout\,
	datad => \DRAM|Selector6~116_combout\,
	combout => \DRAM|Selector6~119_combout\);

-- Location: LCFF_X22_Y18_N31
\DRAM|mem[223][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[223][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[223][1]~regout\);

-- Location: LCFF_X22_Y18_N29
\DRAM|mem[219][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[219][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[219][1]~regout\);

-- Location: LCCOMB_X22_Y18_N28
\DRAM|Selector6~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~121_combout\ = (\DRAM|Selector6~120_combout\ & ((\DRAM|mem[223][1]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\DRAM|Selector6~120_combout\ & (((\DRAM|mem[219][1]~regout\ & \cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector6~120_combout\,
	datab => \DRAM|mem[223][1]~regout\,
	datac => \DRAM|mem[219][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector6~121_combout\);

-- Location: LCCOMB_X29_Y18_N26
\DRAM|Selector6~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~122_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector6~119_combout\ & ((\DRAM|Selector6~121_combout\))) # (!\DRAM|Selector6~119_combout\ & (\DRAM|Selector6~114_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector6~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector6~114_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector6~119_combout\,
	datad => \DRAM|Selector6~121_combout\,
	combout => \DRAM|Selector6~122_combout\);

-- Location: LCCOMB_X23_Y17_N16
\DRAM|mem[183][0]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[183][0]~52_combout\ = (\DRAM|Decoder1~9_combout\ & (\DRAM|Decoder1~14_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~9_combout\,
	datab => \DRAM|Decoder1~14_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[183][0]~52_combout\);

-- Location: LCFF_X30_Y13_N7
\DRAM|mem[183][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[183][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[183][1]~regout\);

-- Location: LCFF_X35_Y14_N13
\DRAM|mem[181][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[181][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[181][1]~regout\);

-- Location: LCFF_X31_Y13_N23
\DRAM|mem[149][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[149][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[149][1]~regout\);

-- Location: LCCOMB_X31_Y13_N22
\DRAM|Selector6~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~35_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[151][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[149][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[151][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[149][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~35_combout\);

-- Location: LCCOMB_X35_Y14_N12
\DRAM|Selector6~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~36_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~35_combout\ & (\DRAM|mem[183][1]~regout\)) # (!\DRAM|Selector6~35_combout\ & ((\DRAM|mem[181][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[183][1]~regout\,
	datac => \DRAM|mem[181][1]~regout\,
	datad => \DRAM|Selector6~35_combout\,
	combout => \DRAM|Selector6~36_combout\);

-- Location: LCCOMB_X30_Y13_N14
\DRAM|mem[167][0]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[167][0]~50_combout\ = (\DRAM|Decoder1~14_combout\ & (\DRAM|Decoder1~7_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~14_combout\,
	datac => \DRAM|Decoder1~7_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[167][0]~50_combout\);

-- Location: LCFF_X30_Y13_N21
\DRAM|mem[167][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[167][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[167][1]~regout\);

-- Location: LCFF_X30_Y15_N13
\DRAM|mem[133][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[133][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[133][1]~regout\);

-- Location: LCCOMB_X30_Y15_N12
\DRAM|Selector6~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~30_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[135][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[133][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[135][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[133][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~30_combout\);

-- Location: LCCOMB_X30_Y13_N20
\DRAM|Selector6~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~31_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~30_combout\ & ((\DRAM|mem[167][1]~regout\))) # (!\DRAM|Selector6~30_combout\ & (\DRAM|mem[165][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[165][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[167][1]~regout\,
	datad => \DRAM|Selector6~30_combout\,
	combout => \DRAM|Selector6~31_combout\);

-- Location: LCCOMB_X29_Y17_N28
\DRAM|mem[166][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[166][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[166][1]~feeder_combout\);

-- Location: LCFF_X29_Y17_N29
\DRAM|mem[166][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[166][1]~feeder_combout\,
	ena => \DRAM|mem[166][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[166][1]~regout\);

-- Location: LCCOMB_X31_Y18_N4
\DRAM|mem[164][0]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[164][0]~38_combout\ = (\DRAM|Decoder1~7_combout\ & (\DRAM|Decoder1~13_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~7_combout\,
	datac => \DRAM|Decoder1~13_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[164][0]~38_combout\);

-- Location: LCFF_X30_Y17_N5
\DRAM|mem[164][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[164][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[164][1]~regout\);

-- Location: LCFF_X29_Y16_N31
\DRAM|mem[132][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[132][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[132][1]~regout\);

-- Location: LCCOMB_X29_Y16_N30
\DRAM|Selector6~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~32_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[134][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[132][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[134][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[132][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~32_combout\);

-- Location: LCCOMB_X30_Y17_N4
\DRAM|Selector6~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~33_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~32_combout\ & (\DRAM|mem[166][1]~regout\)) # (!\DRAM|Selector6~32_combout\ & ((\DRAM|mem[164][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[166][1]~regout\,
	datac => \DRAM|mem[164][1]~regout\,
	datad => \DRAM|Selector6~32_combout\,
	combout => \DRAM|Selector6~33_combout\);

-- Location: LCCOMB_X31_Y14_N20
\DRAM|Selector6~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~34_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector6~31_combout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector6~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector6~31_combout\,
	datad => \DRAM|Selector6~33_combout\,
	combout => \DRAM|Selector6~34_combout\);

-- Location: LCFF_X28_Y13_N23
\DRAM|mem[182][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[182][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[182][1]~regout\);

-- Location: LCCOMB_X28_Y13_N30
\DRAM|mem[180][0]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[180][0]~40_combout\ = (\DRAM|Decoder1~9_combout\ & (\DRAM|Decoder1~13_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~9_combout\,
	datac => \DRAM|Decoder1~13_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[180][0]~40_combout\);

-- Location: LCFF_X28_Y13_N29
\DRAM|mem[180][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[180][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[180][1]~regout\);

-- Location: LCFF_X27_Y13_N29
\DRAM|mem[150][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[150][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[150][1]~regout\);

-- Location: LCFF_X27_Y13_N15
\DRAM|mem[148][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[148][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[148][1]~regout\);

-- Location: LCCOMB_X27_Y13_N14
\DRAM|Selector6~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~28_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[150][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[148][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[150][1]~regout\,
	datac => \DRAM|mem[148][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~28_combout\);

-- Location: LCCOMB_X28_Y13_N28
\DRAM|Selector6~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~29_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~28_combout\ & (\DRAM|mem[182][1]~regout\)) # (!\DRAM|Selector6~28_combout\ & ((\DRAM|mem[180][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[182][1]~regout\,
	datac => \DRAM|mem[180][1]~regout\,
	datad => \DRAM|Selector6~28_combout\,
	combout => \DRAM|Selector6~29_combout\);

-- Location: LCCOMB_X31_Y14_N14
\DRAM|Selector6~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~37_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~34_combout\ & (\DRAM|Selector6~36_combout\)) # (!\DRAM|Selector6~34_combout\ & ((\DRAM|Selector6~29_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector6~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector6~36_combout\,
	datac => \DRAM|Selector6~34_combout\,
	datad => \DRAM|Selector6~29_combout\,
	combout => \DRAM|Selector6~37_combout\);

-- Location: LCFF_X31_Y17_N23
\DRAM|mem[175][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[175][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[175][1]~regout\);

-- Location: LCFF_X33_Y17_N7
\DRAM|mem[174][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[174][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[174][1]~regout\);

-- Location: LCCOMB_X33_Y17_N6
\DRAM|Selector6~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~66_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[175][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[174][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[175][1]~regout\,
	datac => \DRAM|mem[174][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector6~66_combout\);

-- Location: LCFF_X34_Y14_N13
\DRAM|mem[191][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[191][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[191][1]~regout\);

-- Location: LCCOMB_X34_Y14_N12
\DRAM|Selector6~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~67_combout\ = (\DRAM|Selector6~66_combout\ & (((\DRAM|mem[191][1]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\DRAM|Selector6~66_combout\ & (\DRAM|mem[190][1]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[190][1]~regout\,
	datab => \DRAM|Selector6~66_combout\,
	datac => \DRAM|mem[191][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector6~67_combout\);

-- Location: LCFF_X30_Y14_N3
\DRAM|mem[156][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[156][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[156][1]~regout\);

-- Location: LCFF_X31_Y15_N31
\DRAM|mem[157][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[157][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[157][1]~regout\);

-- Location: LCFF_X31_Y15_N13
\DRAM|mem[141][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[141][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[141][1]~regout\);

-- Location: LCFF_X34_Y16_N11
\DRAM|mem[140][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[140][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[140][1]~regout\);

-- Location: LCCOMB_X34_Y16_N10
\DRAM|Selector6~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~63_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[141][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[140][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[141][1]~regout\,
	datac => \DRAM|mem[140][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector6~63_combout\);

-- Location: LCCOMB_X31_Y15_N30
\DRAM|Selector6~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~64_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~63_combout\ & ((\DRAM|mem[157][1]~regout\))) # (!\DRAM|Selector6~63_combout\ & (\DRAM|mem[156][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector6~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[156][1]~regout\,
	datac => \DRAM|mem[157][1]~regout\,
	datad => \DRAM|Selector6~63_combout\,
	combout => \DRAM|Selector6~64_combout\);

-- Location: LCCOMB_X33_Y16_N26
\DRAM|mem[158][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[158][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[158][1]~feeder_combout\);

-- Location: LCCOMB_X33_Y16_N28
\DRAM|mem[158][0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[158][0]~14_combout\ = (\DRAM|Decoder1~6_combout\ & (\DRAM|Decoder1~2_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~6_combout\,
	datac => \DRAM|Decoder1~2_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[158][0]~14_combout\);

-- Location: LCFF_X33_Y16_N27
\DRAM|mem[158][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[158][1]~feeder_combout\,
	ena => \DRAM|mem[158][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[158][1]~regout\);

-- Location: LCFF_X29_Y14_N23
\DRAM|mem[159][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[159][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[159][1]~regout\);

-- Location: LCFF_X29_Y14_N5
\DRAM|mem[143][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[143][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[143][1]~regout\);

-- Location: LCFF_X28_Y16_N15
\DRAM|mem[142][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[142][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[142][1]~regout\);

-- Location: LCCOMB_X28_Y16_N14
\DRAM|Selector6~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~61_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[143][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[142][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[143][1]~regout\,
	datac => \DRAM|mem[142][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector6~61_combout\);

-- Location: LCCOMB_X29_Y14_N22
\DRAM|Selector6~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~62_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~61_combout\ & ((\DRAM|mem[159][1]~regout\))) # (!\DRAM|Selector6~61_combout\ & (\DRAM|mem[158][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector6~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[158][1]~regout\,
	datac => \DRAM|mem[159][1]~regout\,
	datad => \DRAM|Selector6~61_combout\,
	combout => \DRAM|Selector6~62_combout\);

-- Location: LCCOMB_X31_Y14_N6
\DRAM|Selector6~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~65_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector6~62_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector6~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector6~64_combout\,
	datad => \DRAM|Selector6~62_combout\,
	combout => \DRAM|Selector6~65_combout\);

-- Location: LCCOMB_X31_Y14_N24
\DRAM|Selector6~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~68_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~65_combout\ & ((\DRAM|Selector6~67_combout\))) # (!\DRAM|Selector6~65_combout\ & (\DRAM|Selector6~60_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector6~60_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector6~67_combout\,
	datad => \DRAM|Selector6~65_combout\,
	combout => \DRAM|Selector6~68_combout\);

-- Location: LCFF_X29_Y20_N19
\DRAM|mem[146][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[146][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[146][1]~regout\);

-- Location: LCFF_X32_Y14_N13
\DRAM|mem[147][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[147][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[147][1]~regout\);

-- Location: LCFF_X30_Y14_N9
\DRAM|mem[144][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[144][0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[144][1]~regout\);

-- Location: LCCOMB_X30_Y14_N8
\DRAM|Selector6~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~48_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[145][1]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[144][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[145][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[144][1]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector6~48_combout\);

-- Location: LCCOMB_X32_Y14_N12
\DRAM|Selector6~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~49_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector6~48_combout\ & ((\DRAM|mem[147][1]~regout\))) # (!\DRAM|Selector6~48_combout\ & (\DRAM|mem[146][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector6~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[146][1]~regout\,
	datac => \DRAM|mem[147][1]~regout\,
	datad => \DRAM|Selector6~48_combout\,
	combout => \DRAM|Selector6~49_combout\);

-- Location: LCFF_X30_Y15_N7
\DRAM|mem[129][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[129][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[129][1]~regout\);

-- Location: LCFF_X29_Y15_N19
\DRAM|mem[128][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[128][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[128][1]~regout\);

-- Location: LCCOMB_X29_Y15_N18
\DRAM|Selector6~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~52_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[130][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[128][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[130][1]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[128][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector6~52_combout\);

-- Location: LCCOMB_X30_Y15_N6
\DRAM|Selector6~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~53_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector6~52_combout\ & (\DRAM|mem[131][1]~regout\)) # (!\DRAM|Selector6~52_combout\ & ((\DRAM|mem[129][1]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector6~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[131][1]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[129][1]~regout\,
	datad => \DRAM|Selector6~52_combout\,
	combout => \DRAM|Selector6~53_combout\);

-- Location: LCFF_X32_Y17_N3
\DRAM|mem[161][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[161][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[161][1]~regout\);

-- Location: LCFF_X32_Y17_N21
\DRAM|mem[163][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[163][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[163][1]~regout\);

-- Location: LCFF_X30_Y17_N23
\DRAM|mem[160][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[160][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[160][1]~regout\);

-- Location: LCCOMB_X30_Y17_N22
\DRAM|Selector6~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~50_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[162][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[160][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[162][1]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[160][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector6~50_combout\);

-- Location: LCCOMB_X32_Y17_N20
\DRAM|Selector6~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~51_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector6~50_combout\ & ((\DRAM|mem[163][1]~regout\))) # (!\DRAM|Selector6~50_combout\ & (\DRAM|mem[161][1]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector6~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[161][1]~regout\,
	datac => \DRAM|mem[163][1]~regout\,
	datad => \DRAM|Selector6~50_combout\,
	combout => \DRAM|Selector6~51_combout\);

-- Location: LCCOMB_X31_Y14_N8
\DRAM|Selector6~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~54_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # ((\DRAM|Selector6~51_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|Selector6~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector6~53_combout\,
	datad => \DRAM|Selector6~51_combout\,
	combout => \DRAM|Selector6~54_combout\);

-- Location: LCFF_X27_Y16_N21
\DRAM|mem[178][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[178][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[178][1]~regout\);

-- Location: LCFF_X32_Y14_N31
\DRAM|mem[179][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[179][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[179][1]~regout\);

-- Location: LCFF_X31_Y16_N5
\DRAM|mem[177][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[177][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[177][1]~regout\);

-- Location: LCFF_X31_Y16_N15
\DRAM|mem[176][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[176][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[176][1]~regout\);

-- Location: LCCOMB_X31_Y16_N14
\DRAM|Selector6~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~55_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[177][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[176][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[177][1]~regout\,
	datac => \DRAM|mem[176][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector6~55_combout\);

-- Location: LCCOMB_X32_Y14_N30
\DRAM|Selector6~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~56_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector6~55_combout\ & ((\DRAM|mem[179][1]~regout\))) # (!\DRAM|Selector6~55_combout\ & (\DRAM|mem[178][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector6~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[178][1]~regout\,
	datac => \DRAM|mem[179][1]~regout\,
	datad => \DRAM|Selector6~55_combout\,
	combout => \DRAM|Selector6~56_combout\);

-- Location: LCCOMB_X31_Y14_N26
\DRAM|Selector6~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~57_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~54_combout\ & ((\DRAM|Selector6~56_combout\))) # (!\DRAM|Selector6~54_combout\ & (\DRAM|Selector6~49_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector6~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector6~49_combout\,
	datac => \DRAM|Selector6~54_combout\,
	datad => \DRAM|Selector6~56_combout\,
	combout => \DRAM|Selector6~57_combout\);

-- Location: LCFF_X31_Y19_N29
\DRAM|mem[184][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[184][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[184][1]~regout\);

-- Location: LCFF_X32_Y18_N31
\DRAM|mem[185][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[185][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[185][1]~regout\);

-- Location: LCFF_X32_Y18_N29
\DRAM|mem[168][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[168][0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[168][1]~regout\);

-- Location: LCCOMB_X32_Y18_N28
\DRAM|Selector6~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~38_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[169][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[168][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[169][1]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[168][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector6~38_combout\);

-- Location: LCCOMB_X32_Y18_N30
\DRAM|Selector6~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~39_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~38_combout\ & ((\DRAM|mem[185][1]~regout\))) # (!\DRAM|Selector6~38_combout\ & (\DRAM|mem[184][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector6~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[184][1]~regout\,
	datac => \DRAM|mem[185][1]~regout\,
	datad => \DRAM|Selector6~38_combout\,
	combout => \DRAM|Selector6~39_combout\);

-- Location: LCCOMB_X33_Y15_N6
\DRAM|mem[153][0]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[153][0]~22_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~11_combout\ & \DRAM|Decoder1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~11_combout\,
	datad => \DRAM|Decoder1~2_combout\,
	combout => \DRAM|mem[153][0]~22_combout\);

-- Location: LCFF_X31_Y14_N19
\DRAM|mem[153][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[153][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[153][1]~regout\);

-- Location: LCFF_X31_Y14_N1
\DRAM|mem[136][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[136][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[136][1]~regout\);

-- Location: LCCOMB_X31_Y14_N0
\DRAM|Selector6~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~42_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[137][1]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[136][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[137][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[136][1]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector6~42_combout\);

-- Location: LCCOMB_X31_Y14_N18
\DRAM|Selector6~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~43_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~42_combout\ & ((\DRAM|mem[153][1]~regout\))) # (!\DRAM|Selector6~42_combout\ & (\DRAM|mem[152][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector6~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[152][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[153][1]~regout\,
	datad => \DRAM|Selector6~42_combout\,
	combout => \DRAM|Selector6~43_combout\);

-- Location: LCFF_X30_Y16_N7
\DRAM|mem[155][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[155][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[155][1]~regout\);

-- Location: LCFF_X30_Y16_N13
\DRAM|mem[138][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[138][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[138][1]~regout\);

-- Location: LCCOMB_X30_Y16_N12
\DRAM|Selector6~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~40_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[139][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[138][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[139][1]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[138][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector6~40_combout\);

-- Location: LCCOMB_X30_Y16_N6
\DRAM|Selector6~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~41_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~40_combout\ & ((\DRAM|mem[155][1]~regout\))) # (!\DRAM|Selector6~40_combout\ & (\DRAM|mem[154][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector6~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[154][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[155][1]~regout\,
	datad => \DRAM|Selector6~40_combout\,
	combout => \DRAM|Selector6~41_combout\);

-- Location: LCCOMB_X31_Y14_N4
\DRAM|Selector6~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~44_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector6~41_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector6~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector6~43_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datad => \DRAM|Selector6~41_combout\,
	combout => \DRAM|Selector6~44_combout\);

-- Location: LCCOMB_X34_Y13_N2
\DRAM|mem[186][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[186][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[186][1]~feeder_combout\);

-- Location: LCFF_X34_Y13_N3
\DRAM|mem[186][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[186][1]~feeder_combout\,
	ena => \DRAM|mem[186][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[186][1]~regout\);

-- Location: LCCOMB_X34_Y15_N16
\DRAM|mem[187][0]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[187][0]~56_combout\ = (\DRAM|Decoder1~15_combout\ & (\DRAM|Decoder1~4_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~15_combout\,
	datac => \DRAM|Decoder1~4_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[187][0]~56_combout\);

-- Location: LCFF_X34_Y15_N11
\DRAM|mem[187][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[187][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[187][1]~regout\);

-- Location: LCCOMB_X33_Y15_N12
\DRAM|mem[171][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[171][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|mem[171][1]~feeder_combout\);

-- Location: LCFF_X33_Y15_N13
\DRAM|mem[171][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[171][1]~feeder_combout\,
	ena => \DRAM|mem[171][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[171][1]~regout\);

-- Location: LCFF_X33_Y17_N29
\DRAM|mem[170][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[170][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[170][1]~regout\);

-- Location: LCCOMB_X33_Y17_N28
\DRAM|Selector6~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~45_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[171][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[170][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[171][1]~regout\,
	datac => \DRAM|mem[170][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector6~45_combout\);

-- Location: LCCOMB_X34_Y15_N10
\DRAM|Selector6~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~46_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~45_combout\ & ((\DRAM|mem[187][1]~regout\))) # (!\DRAM|Selector6~45_combout\ & (\DRAM|mem[186][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector6~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[186][1]~regout\,
	datac => \DRAM|mem[187][1]~regout\,
	datad => \DRAM|Selector6~45_combout\,
	combout => \DRAM|Selector6~46_combout\);

-- Location: LCCOMB_X31_Y14_N30
\DRAM|Selector6~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~47_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~44_combout\ & ((\DRAM|Selector6~46_combout\))) # (!\DRAM|Selector6~44_combout\ & (\DRAM|Selector6~39_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector6~39_combout\,
	datac => \DRAM|Selector6~44_combout\,
	datad => \DRAM|Selector6~46_combout\,
	combout => \DRAM|Selector6~47_combout\);

-- Location: LCCOMB_X31_Y14_N12
\DRAM|Selector6~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~58_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector6~47_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|Selector6~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector6~57_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datad => \DRAM|Selector6~47_combout\,
	combout => \DRAM|Selector6~58_combout\);

-- Location: LCCOMB_X31_Y14_N10
\DRAM|Selector6~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~69_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~58_combout\ & ((\DRAM|Selector6~68_combout\))) # (!\DRAM|Selector6~58_combout\ & (\DRAM|Selector6~37_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector6~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector6~37_combout\,
	datac => \DRAM|Selector6~68_combout\,
	datad => \DRAM|Selector6~58_combout\,
	combout => \DRAM|Selector6~69_combout\);

-- Location: LCCOMB_X32_Y21_N6
\DRAM|mem~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~252_combout\ = (!\RESET~combout\ & ((\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux14~1_combout\)) # (!\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux14~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux14~1_combout\,
	datab => \RESET~combout\,
	datac => \cpu0|rf0|Mux14~3_combout\,
	datad => \cpu0|decoder0|SB[2]~2_combout\,
	combout => \DRAM|mem~252_combout\);

-- Location: LCCOMB_X32_Y20_N30
\DRAM|mem[45][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[45][1]~feeder_combout\ = \DRAM|mem~252_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~252_combout\,
	combout => \DRAM|mem[45][1]~feeder_combout\);

-- Location: LCFF_X32_Y20_N31
\DRAM|mem[45][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[45][1]~feeder_combout\,
	ena => \DRAM|mem[45][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[45][1]~regout\);

-- Location: LCFF_X32_Y24_N29
\DRAM|mem[61][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[61][0]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[61][1]~regout\);

-- Location: LCCOMB_X32_Y24_N28
\DRAM|Selector6~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~78_combout\ = (\DRAM|Selector6~77_combout\ & (((\DRAM|mem[61][1]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\DRAM|Selector6~77_combout\ & (\DRAM|mem[45][1]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector6~77_combout\,
	datab => \DRAM|mem[45][1]~regout\,
	datac => \DRAM|mem[61][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~78_combout\);

-- Location: LCCOMB_X32_Y25_N28
\DRAM|mem~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~253_combout\ = (\RESET~combout\) # ((\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux14~1_combout\))) # (!\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux14~3_combout\,
	datab => \cpu0|decoder0|SB[2]~2_combout\,
	datac => \cpu0|rf0|Mux14~1_combout\,
	datad => \RESET~combout\,
	combout => \DRAM|mem~253_combout\);

-- Location: LCFF_X32_Y25_N29
\DRAM|mem[53][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~253_combout\,
	ena => \DRAM|mem[53][6]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[53][1]~regout\);

-- Location: LCFF_X32_Y21_N17
\DRAM|mem[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[5][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[5][1]~regout\);

-- Location: LCFF_X38_Y22_N1
\DRAM|mem[37][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[37][0]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[37][1]~regout\);

-- Location: LCCOMB_X32_Y21_N16
\DRAM|Selector6~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~70_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~28_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[37][1]~regout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[5][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[5][1]~regout\,
	datad => \DRAM|mem[37][1]~regout\,
	combout => \DRAM|Selector6~70_combout\);

-- Location: LCCOMB_X32_Y21_N2
\DRAM|Selector6~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~71_combout\ = (\DRAM|Selector6~70_combout\ & (((\DRAM|mem[53][1]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\DRAM|Selector6~70_combout\ & (\DRAM|mem[21][1]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[21][1]~regout\,
	datab => \DRAM|mem[53][1]~regout\,
	datac => \DRAM|Selector6~70_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector6~71_combout\);

-- Location: LCCOMB_X33_Y20_N2
\DRAM|mem[49][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[49][1]~feeder_combout\ = \DRAM|mem~253_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~253_combout\,
	combout => \DRAM|mem[49][1]~feeder_combout\);

-- Location: LCFF_X33_Y20_N3
\DRAM|mem[49][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[49][1]~feeder_combout\,
	ena => \DRAM|mem[49][6]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[49][1]~regout\);

-- Location: LCFF_X33_Y21_N3
\DRAM|mem[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[17][3]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[17][1]~regout\);

-- Location: LCCOMB_X32_Y20_N28
\DRAM|mem[33][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[33][1]~feeder_combout\ = \DRAM|mem~252_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~252_combout\,
	combout => \DRAM|mem[33][1]~feeder_combout\);

-- Location: LCFF_X32_Y20_N29
\DRAM|mem[33][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[33][1]~feeder_combout\,
	ena => \DRAM|mem[33][2]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[33][1]~regout\);

-- Location: LCFF_X33_Y23_N11
\DRAM|mem[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[1][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[1][1]~regout\);

-- Location: LCCOMB_X33_Y23_N10
\DRAM|Selector6~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~74_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[33][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[1][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[33][1]~regout\,
	datac => \DRAM|mem[1][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~74_combout\);

-- Location: LCCOMB_X33_Y21_N2
\DRAM|Selector6~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~75_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~74_combout\ & (\DRAM|mem[49][1]~regout\)) # (!\DRAM|Selector6~74_combout\ & ((\DRAM|mem[17][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector6~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[49][1]~regout\,
	datac => \DRAM|mem[17][1]~regout\,
	datad => \DRAM|Selector6~74_combout\,
	combout => \DRAM|Selector6~75_combout\);

-- Location: LCCOMB_X37_Y20_N26
\DRAM|mem[41][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[41][1]~feeder_combout\ = \DRAM|mem~252_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~252_combout\,
	combout => \DRAM|mem[41][1]~feeder_combout\);

-- Location: LCFF_X37_Y20_N27
\DRAM|mem[41][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[41][1]~feeder_combout\,
	ena => \DRAM|mem[41][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[41][1]~regout\);

-- Location: LCFF_X37_Y20_N13
\DRAM|mem[57][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~253_combout\,
	sload => VCC,
	ena => \DRAM|mem[57][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[57][1]~regout\);

-- Location: LCCOMB_X38_Y21_N10
\DRAM|mem[25][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[25][1]~feeder_combout\ = \DRAM|mem~252_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~252_combout\,
	combout => \DRAM|mem[25][1]~feeder_combout\);

-- Location: LCFF_X38_Y21_N11
\DRAM|mem[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[25][1]~feeder_combout\,
	ena => \DRAM|mem[25][7]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[25][1]~regout\);

-- Location: LCFF_X34_Y18_N29
\DRAM|mem[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[9][2]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[9][1]~regout\);

-- Location: LCCOMB_X34_Y18_N28
\DRAM|Selector6~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~72_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[25][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[9][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[25][1]~regout\,
	datac => \DRAM|mem[9][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~72_combout\);

-- Location: LCCOMB_X37_Y20_N12
\DRAM|Selector6~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~73_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~72_combout\ & ((\DRAM|mem[57][1]~regout\))) # (!\DRAM|Selector6~72_combout\ & (\DRAM|mem[41][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[41][1]~regout\,
	datac => \DRAM|mem[57][1]~regout\,
	datad => \DRAM|Selector6~72_combout\,
	combout => \DRAM|Selector6~73_combout\);

-- Location: LCCOMB_X33_Y21_N4
\DRAM|Selector6~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~76_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\) # (\DRAM|Selector6~73_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|Selector6~75_combout\ & 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|Selector6~75_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datad => \DRAM|Selector6~73_combout\,
	combout => \DRAM|Selector6~76_combout\);

-- Location: LCCOMB_X32_Y21_N28
\DRAM|Selector6~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~79_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~76_combout\ & (\DRAM|Selector6~78_combout\)) # (!\DRAM|Selector6~76_combout\ & ((\DRAM|Selector6~71_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector6~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector6~78_combout\,
	datac => \DRAM|Selector6~71_combout\,
	datad => \DRAM|Selector6~76_combout\,
	combout => \DRAM|Selector6~79_combout\);

-- Location: LCFF_X37_Y24_N5
\DRAM|mem[55][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~253_combout\,
	sload => VCC,
	ena => \DRAM|mem[55][6]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[55][1]~regout\);

-- Location: LCFF_X36_Y20_N3
\DRAM|mem[39][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[39][1]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[39][1]~regout\);

-- Location: LCFF_X34_Y20_N27
\DRAM|mem[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[7][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[7][1]~regout\);

-- Location: LCCOMB_X34_Y20_N26
\DRAM|Selector6~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~101_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[39][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\DRAM|mem[7][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[39][1]~regout\,
	datac => \DRAM|mem[7][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector6~101_combout\);

-- Location: LCCOMB_X37_Y24_N4
\DRAM|Selector6~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~102_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~101_combout\ & ((\DRAM|mem[55][1]~regout\))) # (!\DRAM|Selector6~101_combout\ & (\DRAM|mem[23][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector6~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[23][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[55][1]~regout\,
	datad => \DRAM|Selector6~101_combout\,
	combout => \DRAM|Selector6~102_combout\);

-- Location: LCCOMB_X37_Y22_N20
\DRAM|mem[51][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[51][1]~feeder_combout\ = \DRAM|mem~253_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~253_combout\,
	combout => \DRAM|mem[51][1]~feeder_combout\);

-- Location: LCCOMB_X35_Y25_N8
\DRAM|mem[51][6]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[51][6]~171_combout\ = (\RESET~combout\) # ((\DRAM|mem[0][0]~122_combout\ & (\DRAM|Decoder1~30_combout\ & \DRAM|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[0][0]~122_combout\,
	datab => \DRAM|Decoder1~30_combout\,
	datac => \RESET~combout\,
	datad => \DRAM|Decoder1~9_combout\,
	combout => \DRAM|mem[51][6]~171_combout\);

-- Location: LCFF_X37_Y22_N21
\DRAM|mem[51][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[51][1]~feeder_combout\,
	ena => \DRAM|mem[51][6]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[51][1]~regout\);

-- Location: LCFF_X37_Y21_N21
\DRAM|mem[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[19][5]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[19][1]~regout\);

-- Location: LCFF_X37_Y21_N7
\DRAM|mem[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[3][2]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[3][1]~regout\);

-- Location: LCFF_X31_Y23_N21
\DRAM|mem[35][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[35][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[35][1]~regout\);

-- Location: LCCOMB_X37_Y21_N6
\DRAM|Selector6~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~105_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~28_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[35][1]~regout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[3][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[3][1]~regout\,
	datad => \DRAM|mem[35][1]~regout\,
	combout => \DRAM|Selector6~105_combout\);

-- Location: LCCOMB_X37_Y21_N20
\DRAM|Selector6~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~106_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~105_combout\ & (\DRAM|mem[51][1]~regout\)) # (!\DRAM|Selector6~105_combout\ & ((\DRAM|mem[19][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector6~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[51][1]~regout\,
	datac => \DRAM|mem[19][1]~regout\,
	datad => \DRAM|Selector6~105_combout\,
	combout => \DRAM|Selector6~106_combout\);

-- Location: LCCOMB_X37_Y22_N26
\DRAM|mem[59][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[59][1]~feeder_combout\ = \DRAM|mem~253_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~253_combout\,
	combout => \DRAM|mem[59][1]~feeder_combout\);

-- Location: LCFF_X37_Y22_N27
\DRAM|mem[59][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[59][1]~feeder_combout\,
	ena => \DRAM|mem[59][0]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[59][1]~regout\);

-- Location: LCFF_X37_Y18_N3
\DRAM|mem[43][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[43][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[43][1]~regout\);

-- Location: LCFF_X38_Y20_N27
\DRAM|mem[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[11][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[11][1]~regout\);

-- Location: LCCOMB_X38_Y20_N26
\DRAM|Selector6~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~103_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[27][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[11][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[27][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[11][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~103_combout\);

-- Location: LCCOMB_X37_Y18_N2
\DRAM|Selector6~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~104_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~103_combout\ & (\DRAM|mem[59][1]~regout\)) # (!\DRAM|Selector6~103_combout\ & ((\DRAM|mem[43][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[59][1]~regout\,
	datac => \DRAM|mem[43][1]~regout\,
	datad => \DRAM|Selector6~103_combout\,
	combout => \DRAM|Selector6~104_combout\);

-- Location: LCCOMB_X37_Y21_N24
\DRAM|Selector6~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~107_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\) # ((\DRAM|Selector6~104_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (\DRAM|Selector6~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector6~106_combout\,
	datad => \DRAM|Selector6~104_combout\,
	combout => \DRAM|Selector6~107_combout\);

-- Location: LCFF_X36_Y24_N23
\DRAM|mem[63][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[63][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[63][1]~regout\);

-- Location: LCFF_X36_Y20_N29
\DRAM|mem[47][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~253_combout\,
	sload => VCC,
	ena => \DRAM|mem[47][0]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[47][1]~regout\);

-- Location: LCFF_X34_Y24_N15
\DRAM|mem[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[15][2]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[15][1]~regout\);

-- Location: LCCOMB_X34_Y24_N14
\DRAM|Selector6~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~108_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[31][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[15][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[31][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[15][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~108_combout\);

-- Location: LCCOMB_X36_Y20_N28
\DRAM|Selector6~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~109_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~108_combout\ & (\DRAM|mem[63][1]~regout\)) # (!\DRAM|Selector6~108_combout\ & ((\DRAM|mem[47][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[63][1]~regout\,
	datac => \DRAM|mem[47][1]~regout\,
	datad => \DRAM|Selector6~108_combout\,
	combout => \DRAM|Selector6~109_combout\);

-- Location: LCCOMB_X37_Y21_N18
\DRAM|Selector6~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~110_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~107_combout\ & ((\DRAM|Selector6~109_combout\))) # (!\DRAM|Selector6~107_combout\ & (\DRAM|Selector6~102_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector6~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector6~102_combout\,
	datac => \DRAM|Selector6~107_combout\,
	datad => \DRAM|Selector6~109_combout\,
	combout => \DRAM|Selector6~110_combout\);

-- Location: LCCOMB_X36_Y21_N28
\DRAM|mem[42][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[42][1]~feeder_combout\ = \DRAM|mem~253_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~253_combout\,
	combout => \DRAM|mem[42][1]~feeder_combout\);

-- Location: LCFF_X36_Y21_N29
\DRAM|mem[42][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[42][1]~feeder_combout\,
	ena => \DRAM|mem[42][1]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[42][1]~regout\);

-- Location: LCFF_X36_Y22_N13
\DRAM|mem[58][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[58][5]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[58][1]~regout\);

-- Location: LCFF_X38_Y23_N11
\DRAM|mem[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~253_combout\,
	sload => VCC,
	ena => \DRAM|mem[26][5]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[26][1]~regout\);

-- Location: LCFF_X35_Y23_N27
\DRAM|mem[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[10][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[10][1]~regout\);

-- Location: LCCOMB_X35_Y23_N26
\DRAM|Selector6~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~80_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[26][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[10][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[26][1]~regout\,
	datac => \DRAM|mem[10][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~80_combout\);

-- Location: LCCOMB_X36_Y22_N12
\DRAM|Selector6~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~81_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~80_combout\ & ((\DRAM|mem[58][1]~regout\))) # (!\DRAM|Selector6~80_combout\ & (\DRAM|mem[42][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[42][1]~regout\,
	datac => \DRAM|mem[58][1]~regout\,
	datad => \DRAM|Selector6~80_combout\,
	combout => \DRAM|Selector6~81_combout\);

-- Location: LCCOMB_X35_Y25_N26
\DRAM|mem[50][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[50][1]~feeder_combout\ = \DRAM|mem~253_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~253_combout\,
	combout => \DRAM|mem[50][1]~feeder_combout\);

-- Location: LCFF_X35_Y25_N27
\DRAM|mem[50][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[50][1]~feeder_combout\,
	ena => \DRAM|mem[50][6]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[50][1]~regout\);

-- Location: LCFF_X35_Y22_N21
\DRAM|mem[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[18][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[18][1]~regout\);

-- Location: LCFF_X34_Y23_N13
\DRAM|mem[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[2][2]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[2][1]~regout\);

-- Location: LCCOMB_X34_Y23_N12
\DRAM|Selector6~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~84_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[34][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[2][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[34][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[2][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~84_combout\);

-- Location: LCCOMB_X35_Y22_N20
\DRAM|Selector6~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~85_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~84_combout\ & (\DRAM|mem[50][1]~regout\)) # (!\DRAM|Selector6~84_combout\ & ((\DRAM|mem[18][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector6~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[50][1]~regout\,
	datac => \DRAM|mem[18][1]~regout\,
	datad => \DRAM|Selector6~84_combout\,
	combout => \DRAM|Selector6~85_combout\);

-- Location: LCFF_X35_Y22_N27
\DRAM|mem[54][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[54][6]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[54][1]~regout\);

-- Location: LCFF_X35_Y21_N29
\DRAM|mem[38][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[38][5]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[38][1]~regout\);

-- Location: LCFF_X35_Y21_N31
\DRAM|mem[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~253_combout\,
	sload => VCC,
	ena => \DRAM|mem[6][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[6][1]~regout\);

-- Location: LCCOMB_X35_Y21_N30
\DRAM|Selector6~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~82_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[38][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[6][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[38][1]~regout\,
	datac => \DRAM|mem[6][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~82_combout\);

-- Location: LCCOMB_X35_Y22_N26
\DRAM|Selector6~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~83_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~82_combout\ & ((\DRAM|mem[54][1]~regout\))) # (!\DRAM|Selector6~82_combout\ & (\DRAM|mem[22][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector6~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[22][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[54][1]~regout\,
	datad => \DRAM|Selector6~82_combout\,
	combout => \DRAM|Selector6~83_combout\);

-- Location: LCCOMB_X35_Y22_N14
\DRAM|Selector6~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~86_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~83_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|Selector6~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector6~85_combout\,
	datad => \DRAM|Selector6~83_combout\,
	combout => \DRAM|Selector6~86_combout\);

-- Location: LCFF_X36_Y21_N23
\DRAM|mem[46][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[46][1]~regout\);

-- Location: LCFF_X36_Y24_N29
\DRAM|mem[62][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[62][0]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[62][1]~regout\);

-- Location: LCFF_X35_Y24_N11
\DRAM|mem[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~253_combout\,
	sload => VCC,
	ena => \DRAM|mem[30][3]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[30][1]~regout\);

-- Location: LCFF_X35_Y24_N13
\DRAM|mem[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~253_combout\,
	sload => VCC,
	ena => \DRAM|mem[14][6]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[14][1]~regout\);

-- Location: LCCOMB_X35_Y24_N12
\DRAM|Selector6~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~87_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[30][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[14][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[30][1]~regout\,
	datac => \DRAM|mem[14][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~87_combout\);

-- Location: LCCOMB_X36_Y24_N28
\DRAM|Selector6~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~88_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~87_combout\ & ((\DRAM|mem[62][1]~regout\))) # (!\DRAM|Selector6~87_combout\ & (\DRAM|mem[46][1]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[46][1]~regout\,
	datac => \DRAM|mem[62][1]~regout\,
	datad => \DRAM|Selector6~87_combout\,
	combout => \DRAM|Selector6~88_combout\);

-- Location: LCCOMB_X35_Y22_N24
\DRAM|Selector6~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~89_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector6~86_combout\ & ((\DRAM|Selector6~88_combout\))) # (!\DRAM|Selector6~86_combout\ & (\DRAM|Selector6~81_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector6~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|Selector6~81_combout\,
	datac => \DRAM|Selector6~86_combout\,
	datad => \DRAM|Selector6~88_combout\,
	combout => \DRAM|Selector6~89_combout\);

-- Location: LCFF_X36_Y22_N23
\DRAM|mem[56][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[56][5]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[56][1]~regout\);

-- Location: LCFF_X35_Y19_N19
\DRAM|mem[40][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[40][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[40][1]~regout\);

-- Location: LCFF_X34_Y19_N13
\DRAM|mem[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[8][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[8][1]~regout\);

-- Location: LCCOMB_X34_Y19_N12
\DRAM|Selector6~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~90_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[24][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[8][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[24][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[8][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~90_combout\);

-- Location: LCCOMB_X35_Y19_N18
\DRAM|Selector6~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~91_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~90_combout\ & (\DRAM|mem[56][1]~regout\)) # (!\DRAM|Selector6~90_combout\ & ((\DRAM|mem[40][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[56][1]~regout\,
	datac => \DRAM|mem[40][1]~regout\,
	datad => \DRAM|Selector6~90_combout\,
	combout => \DRAM|Selector6~91_combout\);

-- Location: LCFF_X32_Y24_N23
\DRAM|mem[60][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[60][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[60][1]~regout\);

-- Location: LCFF_X34_Y22_N11
\DRAM|mem[44][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~253_combout\,
	sload => VCC,
	ena => \DRAM|mem[44][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[44][1]~regout\);

-- Location: LCCOMB_X35_Y25_N20
\DRAM|mem[12][7]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[12][7]~182_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~25_combout\ & (\DRAM|mem[0][0]~122_combout\ & \DRAM|Decoder1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~25_combout\,
	datab => \RESET~combout\,
	datac => \DRAM|mem[0][0]~122_combout\,
	datad => \DRAM|Decoder1~3_combout\,
	combout => \DRAM|mem[12][7]~182_combout\);

-- Location: LCFF_X31_Y24_N21
\DRAM|mem[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~253_combout\,
	sload => VCC,
	ena => \DRAM|mem[12][7]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[12][1]~regout\);

-- Location: LCCOMB_X31_Y24_N20
\DRAM|Selector6~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~97_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[28][1]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[12][1]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[28][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[12][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~97_combout\);

-- Location: LCCOMB_X34_Y22_N10
\DRAM|Selector6~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~98_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector6~97_combout\ & (\DRAM|mem[60][1]~regout\)) # (!\DRAM|Selector6~97_combout\ & ((\DRAM|mem[44][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector6~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[60][1]~regout\,
	datac => \DRAM|mem[44][1]~regout\,
	datad => \DRAM|Selector6~97_combout\,
	combout => \DRAM|Selector6~98_combout\);

-- Location: LCCOMB_X32_Y25_N22
\DRAM|mem[52][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[52][1]~feeder_combout\ = \DRAM|mem~253_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~253_combout\,
	combout => \DRAM|mem[52][1]~feeder_combout\);

-- Location: LCFF_X32_Y25_N23
\DRAM|mem[52][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[52][1]~feeder_combout\,
	ena => \DRAM|mem[52][6]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[52][1]~regout\);

-- Location: LCFF_X32_Y22_N15
\DRAM|mem[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[20][0]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[20][1]~regout\);

-- Location: LCCOMB_X32_Y22_N14
\DRAM|Selector6~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~93_combout\ = (\DRAM|Selector6~92_combout\ & ((\DRAM|mem[52][1]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\DRAM|Selector6~92_combout\ & (((\DRAM|mem[20][1]~regout\ & \cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector6~92_combout\,
	datab => \DRAM|mem[52][1]~regout\,
	datac => \DRAM|mem[20][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector6~93_combout\);

-- Location: LCFF_X34_Y21_N19
\DRAM|mem[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[16][3]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[16][1]~regout\);

-- Location: LCFF_X34_Y23_N23
\DRAM|mem[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~252_combout\,
	sload => VCC,
	ena => \DRAM|mem[0][0]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[0][1]~regout\);

-- Location: LCCOMB_X34_Y23_N22
\DRAM|Selector6~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~94_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[32][1]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[0][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[32][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[0][1]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector6~94_combout\);

-- Location: LCCOMB_X34_Y21_N18
\DRAM|Selector6~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~95_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector6~94_combout\ & (\DRAM|mem[48][1]~regout\)) # (!\DRAM|Selector6~94_combout\ & ((\DRAM|mem[16][1]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector6~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[48][1]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[16][1]~regout\,
	datad => \DRAM|Selector6~94_combout\,
	combout => \DRAM|Selector6~95_combout\);

-- Location: LCCOMB_X32_Y22_N26
\DRAM|Selector6~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~96_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|Selector6~93_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector6~95_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector6~93_combout\,
	datad => \DRAM|Selector6~95_combout\,
	combout => \DRAM|Selector6~96_combout\);

-- Location: LCCOMB_X32_Y22_N28
\DRAM|Selector6~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~99_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector6~96_combout\ & ((\DRAM|Selector6~98_combout\))) # (!\DRAM|Selector6~96_combout\ & (\DRAM|Selector6~91_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector6~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|Selector6~91_combout\,
	datac => \DRAM|Selector6~98_combout\,
	datad => \DRAM|Selector6~96_combout\,
	combout => \DRAM|Selector6~99_combout\);

-- Location: LCCOMB_X32_Y22_N6
\DRAM|Selector6~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~100_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\) # ((\DRAM|Selector6~89_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- ((\DRAM|Selector6~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector6~89_combout\,
	datad => \DRAM|Selector6~99_combout\,
	combout => \DRAM|Selector6~100_combout\);

-- Location: LCCOMB_X32_Y21_N22
\DRAM|Selector6~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~111_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector6~100_combout\ & ((\DRAM|Selector6~110_combout\))) # (!\DRAM|Selector6~100_combout\ & (\DRAM|Selector6~79_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector6~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|Selector6~79_combout\,
	datac => \DRAM|Selector6~110_combout\,
	datad => \DRAM|Selector6~100_combout\,
	combout => \DRAM|Selector6~111_combout\);

-- Location: LCCOMB_X32_Y21_N0
\DRAM|Selector6~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~112_combout\ = (\DRAM|Selector7~49_combout\ & ((\DRAM|Selector7~4_combout\) # ((\DRAM|Selector6~69_combout\)))) # (!\DRAM|Selector7~49_combout\ & (!\DRAM|Selector7~4_combout\ & ((\DRAM|Selector6~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~49_combout\,
	datab => \DRAM|Selector7~4_combout\,
	datac => \DRAM|Selector6~69_combout\,
	datad => \DRAM|Selector6~111_combout\,
	combout => \DRAM|Selector6~112_combout\);

-- Location: LCCOMB_X25_Y22_N22
\DRAM|Selector6~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~123_combout\ = (\DRAM|Selector7~4_combout\ & ((\DRAM|Selector6~112_combout\ & ((\DRAM|Selector6~122_combout\))) # (!\DRAM|Selector6~112_combout\ & (\DRAM|Selector6~27_combout\)))) # (!\DRAM|Selector7~4_combout\ & 
-- (((\DRAM|Selector6~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector6~27_combout\,
	datab => \DRAM|Selector6~122_combout\,
	datac => \DRAM|Selector7~4_combout\,
	datad => \DRAM|Selector6~112_combout\,
	combout => \DRAM|Selector6~123_combout\);

-- Location: LCCOMB_X25_Y22_N10
\DRAM|Selector6~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~167_combout\ = (\DRAM|Selector7~5_combout\ & ((\DRAM|Selector6~124_combout\ & (\DRAM|Selector6~166_combout\)) # (!\DRAM|Selector6~124_combout\ & ((\DRAM|Selector6~123_combout\))))) # (!\DRAM|Selector7~5_combout\ & 
-- (\DRAM|Selector6~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~5_combout\,
	datab => \DRAM|Selector6~124_combout\,
	datac => \DRAM|Selector6~166_combout\,
	datad => \DRAM|Selector6~123_combout\,
	combout => \DRAM|Selector6~167_combout\);

-- Location: LCCOMB_X28_Y22_N14
\cpu0|mem_mux0|Data_C[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|mem_mux0|Data_C[1]~1_combout\ = (\cpu0|decoder0|Decoder4~1_combout\ & (((\DRAM|Selector7~176_combout\ & \DRAM|Selector6~167_combout\)))) # (!\cpu0|decoder0|Decoder4~1_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Decoder4~1_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector7~176_combout\,
	datad => \DRAM|Selector6~167_combout\,
	combout => \cpu0|mem_mux0|Data_C[1]~1_combout\);

-- Location: LCCOMB_X29_Y25_N0
\cpu0|rf0|reg_0|Q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_0|Q~2_combout\ = (!\RESET~combout\ & \cpu0|mem_mux0|Data_C[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RESET~combout\,
	datad => \cpu0|mem_mux0|Data_C[1]~1_combout\,
	combout => \cpu0|rf0|reg_0|Q~2_combout\);

-- Location: LCCOMB_X29_Y24_N22
\cpu0|rf0|reg_3|Q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_3|Q[1]~feeder_combout\ = \cpu0|rf0|reg_0|Q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|reg_0|Q~2_combout\,
	combout => \cpu0|rf0|reg_3|Q[1]~feeder_combout\);

-- Location: LCFF_X29_Y24_N23
\cpu0|rf0|reg_3|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_3|Q[1]~feeder_combout\,
	ena => \cpu0|rf0|reg_3|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_3|Q\(1));

-- Location: LCCOMB_X30_Y24_N10
\cpu0|rf0|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux6~2_combout\ = (\IRAM|Mux6~6_combout\ & ((\cpu0|rf0|reg_1|Q\(1)) # ((\IRAM|Mux5~8_combout\)))) # (!\IRAM|Mux6~6_combout\ & (((\cpu0|rf0|reg_0|Q\(1) & !\IRAM|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux6~6_combout\,
	datab => \cpu0|rf0|reg_1|Q\(1),
	datac => \cpu0|rf0|reg_0|Q\(1),
	datad => \IRAM|Mux5~8_combout\,
	combout => \cpu0|rf0|Mux6~2_combout\);

-- Location: LCCOMB_X29_Y24_N8
\cpu0|rf0|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux6~3_combout\ = (\cpu0|rf0|Mux6~2_combout\ & (((\cpu0|rf0|reg_3|Q\(1)) # (!\IRAM|Mux5~8_combout\)))) # (!\cpu0|rf0|Mux6~2_combout\ & (\cpu0|rf0|reg_2|Q\(1) & ((\IRAM|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_2|Q\(1),
	datab => \cpu0|rf0|reg_3|Q\(1),
	datac => \cpu0|rf0|Mux6~2_combout\,
	datad => \IRAM|Mux5~8_combout\,
	combout => \cpu0|rf0|Mux6~3_combout\);

-- Location: LCCOMB_X29_Y24_N10
\cpu0|rf0|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux6~4_combout\ = (\IRAM|Mux4~4_combout\ & (\cpu0|rf0|Mux6~1_combout\)) # (!\IRAM|Mux4~4_combout\ & ((\cpu0|rf0|Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux6~1_combout\,
	datac => \cpu0|rf0|Mux6~3_combout\,
	datad => \IRAM|Mux4~4_combout\,
	combout => \cpu0|rf0|Mux6~4_combout\);

-- Location: LCCOMB_X31_Y20_N6
\cpu0|alu0|adder0|inst0|Sum~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~8_combout\ = (\cpu0|rf0|Mux5~4_combout\ & ((\cpu0|alu0|muxBneg0|Out[2]~5_combout\ & (\cpu0|alu0|adder0|inst0|Sum~7\ & VCC)) # (!\cpu0|alu0|muxBneg0|Out[2]~5_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~7\)))) # 
-- (!\cpu0|rf0|Mux5~4_combout\ & ((\cpu0|alu0|muxBneg0|Out[2]~5_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~7\)) # (!\cpu0|alu0|muxBneg0|Out[2]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~7\) # (GND)))))
-- \cpu0|alu0|adder0|inst0|Sum~9\ = CARRY((\cpu0|rf0|Mux5~4_combout\ & (!\cpu0|alu0|muxBneg0|Out[2]~5_combout\ & !\cpu0|alu0|adder0|inst0|Sum~7\)) # (!\cpu0|rf0|Mux5~4_combout\ & ((!\cpu0|alu0|adder0|inst0|Sum~7\) # 
-- (!\cpu0|alu0|muxBneg0|Out[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux5~4_combout\,
	datab => \cpu0|alu0|muxBneg0|Out[2]~5_combout\,
	datad => VCC,
	cin => \cpu0|alu0|adder0|inst0|Sum~7\,
	combout => \cpu0|alu0|adder0|inst0|Sum~8_combout\,
	cout => \cpu0|alu0|adder0|inst0|Sum~9\);

-- Location: LCCOMB_X30_Y23_N8
\cpu0|imm_mux0|new_Data_B[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|imm_mux0|new_Data_B[3]~8_combout\ = (\IRAM|Mux12~6_combout\) # ((!\IRAM|Mux1~8_combout\ & ((\IRAM|Mux3~6_combout\) # (!\IRAM|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux12~6_combout\,
	datab => \IRAM|Mux2~4_combout\,
	datac => \IRAM|Mux1~8_combout\,
	datad => \IRAM|Mux3~6_combout\,
	combout => \cpu0|imm_mux0|new_Data_B[3]~8_combout\);

-- Location: LCCOMB_X30_Y23_N10
\cpu0|imm_mux0|new_Data_B[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|imm_mux0|new_Data_B[3]~9_combout\ = (\IRAM|Mux0~6_combout\ & ((\IRAM|Mux1~8_combout\) # ((!\IRAM|Mux2~4_combout\)))) # (!\IRAM|Mux0~6_combout\ & (((\cpu0|imm_mux0|new_Data_B[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~8_combout\,
	datab => \IRAM|Mux2~4_combout\,
	datac => \cpu0|imm_mux0|new_Data_B[3]~8_combout\,
	datad => \IRAM|Mux0~6_combout\,
	combout => \cpu0|imm_mux0|new_Data_B[3]~9_combout\);

-- Location: LCCOMB_X30_Y20_N22
\cpu0|alu0|adder0|inst0|Sum~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~19_combout\ = (\cpu0|decoder0|WideOr7~0_combout\ & (\cpu0|imm_mux0|new_Data_B[3]~9_combout\)) # (!\cpu0|decoder0|WideOr7~0_combout\ & ((\cpu0|rf0|Mux12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|decoder0|WideOr7~0_combout\,
	datac => \cpu0|imm_mux0|new_Data_B[3]~9_combout\,
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~19_combout\);

-- Location: LCCOMB_X30_Y20_N8
\cpu0|alu0|adder0|inst0|Sum~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~20_combout\ = (\cpu0|alu0|mux_out0|Equal1~2_combout\) # ((\cpu0|rf0|Mux4~4_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~19_combout\) # (!\cpu0|alu0|mux_out0|Y[1]~17_combout\))) # (!\cpu0|rf0|Mux4~4_combout\ & 
-- (!\cpu0|alu0|mux_out0|Y[1]~17_combout\ & \cpu0|alu0|adder0|inst0|Sum~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Equal1~2_combout\,
	datab => \cpu0|rf0|Mux4~4_combout\,
	datac => \cpu0|alu0|mux_out0|Y[1]~17_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~19_combout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~20_combout\);

-- Location: LCCOMB_X31_Y20_N26
\cpu0|alu0|adder0|inst0|Sum~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~22_combout\ = (\cpu0|alu0|mux_out0|Equal0~2_combout\ & (\cpu0|alu0|adder0|inst0|Sum~21_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~20_combout\)))) # (!\cpu0|alu0|mux_out0|Equal0~2_combout\ & 
-- (((\cpu0|alu0|adder0|inst0|Sum~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~21_combout\,
	datab => \cpu0|alu0|mux_out0|Equal0~2_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~10_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~20_combout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~22_combout\);

-- Location: LCFF_X40_Y16_N11
\DRAM|mem[109][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[109][0]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[109][3]~regout\);

-- Location: LCFF_X38_Y19_N13
\DRAM|mem[97][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[97][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[97][3]~regout\);

-- Location: LCCOMB_X38_Y19_N12
\DRAM|Selector4~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~135_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[101][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[97][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[101][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[97][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~135_combout\);

-- Location: LCCOMB_X40_Y16_N10
\DRAM|Selector4~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~136_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~135_combout\ & ((\DRAM|mem[109][3]~regout\))) # (!\DRAM|Selector4~135_combout\ & (\DRAM|mem[105][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector4~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[105][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[109][3]~regout\,
	datad => \DRAM|Selector4~135_combout\,
	combout => \DRAM|Selector4~136_combout\);

-- Location: LCFF_X40_Y20_N31
\DRAM|mem[77][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[77][0]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[77][3]~regout\);

-- Location: LCFF_X38_Y18_N7
\DRAM|mem[65][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[65][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[65][3]~regout\);

-- Location: LCCOMB_X38_Y18_N6
\DRAM|Selector4~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~139_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[73][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[65][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[73][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[65][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~139_combout\);

-- Location: LCCOMB_X40_Y20_N30
\DRAM|Selector4~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~140_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector4~139_combout\ & ((\DRAM|mem[77][3]~regout\))) # (!\DRAM|Selector4~139_combout\ & (\DRAM|mem[69][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector4~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[69][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[77][3]~regout\,
	datad => \DRAM|Selector4~139_combout\,
	combout => \DRAM|Selector4~140_combout\);

-- Location: LCFF_X40_Y20_N5
\DRAM|mem[93][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[93][0]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[93][3]~regout\);

-- Location: LCFF_X38_Y18_N5
\DRAM|mem[81][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[81][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[81][3]~regout\);

-- Location: LCCOMB_X38_Y18_N4
\DRAM|Selector4~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~137_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[89][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[81][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[89][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[81][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~137_combout\);

-- Location: LCCOMB_X40_Y20_N4
\DRAM|Selector4~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~138_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector4~137_combout\ & ((\DRAM|mem[93][3]~regout\))) # (!\DRAM|Selector4~137_combout\ & (\DRAM|mem[85][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector4~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[85][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[93][3]~regout\,
	datad => \DRAM|Selector4~137_combout\,
	combout => \DRAM|Selector4~138_combout\);

-- Location: LCCOMB_X40_Y22_N20
\DRAM|Selector4~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~141_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~138_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector4~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector4~140_combout\,
	datad => \DRAM|Selector4~138_combout\,
	combout => \DRAM|Selector4~141_combout\);

-- Location: LCFF_X38_Y16_N7
\DRAM|mem[121][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[121][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[121][3]~regout\);

-- Location: LCFF_X37_Y23_N19
\DRAM|mem[125][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[125][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[125][3]~regout\);

-- Location: LCFF_X38_Y19_N23
\DRAM|mem[113][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[113][0]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[113][3]~regout\);

-- Location: LCCOMB_X38_Y19_N22
\DRAM|Selector4~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~142_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[117][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[113][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[117][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[113][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~142_combout\);

-- Location: LCCOMB_X37_Y23_N18
\DRAM|Selector4~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~143_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~142_combout\ & ((\DRAM|mem[125][3]~regout\))) # (!\DRAM|Selector4~142_combout\ & (\DRAM|mem[121][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector4~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[121][3]~regout\,
	datac => \DRAM|mem[125][3]~regout\,
	datad => \DRAM|Selector4~142_combout\,
	combout => \DRAM|Selector4~143_combout\);

-- Location: LCCOMB_X40_Y22_N22
\DRAM|Selector4~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~144_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~141_combout\ & ((\DRAM|Selector4~143_combout\))) # (!\DRAM|Selector4~141_combout\ & (\DRAM|Selector4~136_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector4~136_combout\,
	datac => \DRAM|Selector4~141_combout\,
	datad => \DRAM|Selector4~143_combout\,
	combout => \DRAM|Selector4~144_combout\);

-- Location: LCFF_X40_Y22_N5
\DRAM|mem[120][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[120][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[120][3]~regout\);

-- Location: LCFF_X36_Y19_N7
\DRAM|mem[112][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[112][0]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[112][3]~regout\);

-- Location: LCCOMB_X36_Y19_N6
\DRAM|Selector4~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~152_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[116][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[112][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[116][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[112][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~152_combout\);

-- Location: LCCOMB_X40_Y22_N4
\DRAM|Selector4~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~153_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~152_combout\ & (\DRAM|mem[124][3]~regout\)) # (!\DRAM|Selector4~152_combout\ & ((\DRAM|mem[120][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector4~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[124][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[120][3]~regout\,
	datad => \DRAM|Selector4~152_combout\,
	combout => \DRAM|Selector4~153_combout\);

-- Location: LCFF_X40_Y22_N9
\DRAM|mem[104][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[104][0]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[104][3]~regout\);

-- Location: LCFF_X32_Y19_N7
\DRAM|mem[96][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[96][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[96][3]~regout\);

-- Location: LCCOMB_X32_Y19_N6
\DRAM|Selector4~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~145_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[100][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[96][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[100][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[96][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~145_combout\);

-- Location: LCCOMB_X40_Y22_N8
\DRAM|Selector4~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~146_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~145_combout\ & (\DRAM|mem[108][3]~regout\)) # (!\DRAM|Selector4~145_combout\ & ((\DRAM|mem[104][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector4~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[108][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[104][3]~regout\,
	datad => \DRAM|Selector4~145_combout\,
	combout => \DRAM|Selector4~146_combout\);

-- Location: LCFF_X27_Y19_N7
\DRAM|mem[84][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[84][0]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[84][3]~regout\);

-- Location: LCFF_X35_Y18_N5
\DRAM|mem[80][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[80][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[80][3]~regout\);

-- Location: LCCOMB_X35_Y18_N4
\DRAM|Selector4~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~147_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[84][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[80][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[84][3]~regout\,
	datac => \DRAM|mem[80][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~147_combout\);

-- Location: LCFF_X36_Y18_N29
\DRAM|mem[92][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[92][0]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[92][3]~regout\);

-- Location: LCCOMB_X36_Y18_N28
\DRAM|Selector4~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~148_combout\ = (\DRAM|Selector4~147_combout\ & (((\DRAM|mem[92][3]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\DRAM|Selector4~147_combout\ & (\DRAM|mem[88][3]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[88][3]~regout\,
	datab => \DRAM|Selector4~147_combout\,
	datac => \DRAM|mem[92][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~148_combout\);

-- Location: LCCOMB_X36_Y16_N28
\DRAM|mem[72][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[72][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[72][3]~feeder_combout\);

-- Location: LCFF_X36_Y16_N29
\DRAM|mem[72][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[72][3]~feeder_combout\,
	ena => \DRAM|mem[72][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[72][3]~regout\);

-- Location: LCFF_X28_Y20_N31
\DRAM|mem[76][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[76][0]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[76][3]~regout\);

-- Location: LCCOMB_X28_Y19_N4
\DRAM|mem[68][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[68][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[68][3]~feeder_combout\);

-- Location: LCFF_X28_Y19_N5
\DRAM|mem[68][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[68][3]~feeder_combout\,
	ena => \DRAM|mem[68][0]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[68][3]~regout\);

-- Location: LCFF_X35_Y18_N23
\DRAM|mem[64][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[64][0]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[64][3]~regout\);

-- Location: LCCOMB_X35_Y18_N22
\DRAM|Selector4~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~149_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[68][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[64][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[68][3]~regout\,
	datac => \DRAM|mem[64][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~149_combout\);

-- Location: LCCOMB_X28_Y20_N30
\DRAM|Selector4~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~150_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~149_combout\ & ((\DRAM|mem[76][3]~regout\))) # (!\DRAM|Selector4~149_combout\ & (\DRAM|mem[72][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector4~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[72][3]~regout\,
	datac => \DRAM|mem[76][3]~regout\,
	datad => \DRAM|Selector4~149_combout\,
	combout => \DRAM|Selector4~150_combout\);

-- Location: LCCOMB_X40_Y22_N18
\DRAM|Selector4~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~151_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector4~148_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~150_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector4~148_combout\,
	datad => \DRAM|Selector4~150_combout\,
	combout => \DRAM|Selector4~151_combout\);

-- Location: LCCOMB_X40_Y22_N6
\DRAM|Selector4~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~154_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~151_combout\ & (\DRAM|Selector4~153_combout\)) # (!\DRAM|Selector4~151_combout\ & ((\DRAM|Selector4~146_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector4~153_combout\,
	datac => \DRAM|Selector4~146_combout\,
	datad => \DRAM|Selector4~151_combout\,
	combout => \DRAM|Selector4~154_combout\);

-- Location: LCCOMB_X40_Y22_N16
\DRAM|Selector4~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~155_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector4~144_combout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- \DRAM|Selector4~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|Selector4~144_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datad => \DRAM|Selector4~154_combout\,
	combout => \DRAM|Selector4~155_combout\);

-- Location: LCFF_X41_Y20_N23
\DRAM|mem[110][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[110][0]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[110][3]~regout\);

-- Location: LCFF_X41_Y20_N21
\DRAM|mem[78][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[78][0]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[78][3]~regout\);

-- Location: LCFF_X40_Y18_N23
\DRAM|mem[70][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[70][0]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[70][3]~regout\);

-- Location: LCCOMB_X40_Y18_N22
\DRAM|Selector4~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~127_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[78][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[70][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[78][3]~regout\,
	datac => \DRAM|mem[70][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~127_combout\);

-- Location: LCCOMB_X41_Y20_N22
\DRAM|Selector4~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~128_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~127_combout\ & ((\DRAM|mem[110][3]~regout\))) # (!\DRAM|Selector4~127_combout\ & (\DRAM|mem[102][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[102][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[110][3]~regout\,
	datad => \DRAM|Selector4~127_combout\,
	combout => \DRAM|Selector4~128_combout\);

-- Location: LCFF_X37_Y17_N13
\DRAM|mem[98][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[98][0]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[98][3]~regout\);

-- Location: LCCOMB_X35_Y14_N22
\DRAM|mem[74][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[74][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[74][3]~feeder_combout\);

-- Location: LCFF_X35_Y14_N23
\DRAM|mem[74][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[74][3]~feeder_combout\,
	ena => \DRAM|mem[74][0]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[74][3]~regout\);

-- Location: LCFF_X35_Y17_N25
\DRAM|mem[66][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[66][0]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[66][3]~regout\);

-- Location: LCCOMB_X35_Y17_N24
\DRAM|Selector4~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~129_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[74][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[66][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[74][3]~regout\,
	datac => \DRAM|mem[66][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~129_combout\);

-- Location: LCCOMB_X37_Y17_N12
\DRAM|Selector4~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~130_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~129_combout\ & (\DRAM|mem[106][3]~regout\)) # (!\DRAM|Selector4~129_combout\ & ((\DRAM|mem[98][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[106][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[98][3]~regout\,
	datad => \DRAM|Selector4~129_combout\,
	combout => \DRAM|Selector4~130_combout\);

-- Location: LCCOMB_X40_Y18_N8
\DRAM|Selector4~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~131_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector4~128_combout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- \DRAM|Selector4~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector4~128_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datad => \DRAM|Selector4~130_combout\,
	combout => \DRAM|Selector4~131_combout\);

-- Location: LCCOMB_X42_Y20_N30
\DRAM|mem[126][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[126][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[126][3]~feeder_combout\);

-- Location: LCFF_X42_Y20_N31
\DRAM|mem[126][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[126][3]~feeder_combout\,
	ena => \DRAM|mem[126][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[126][3]~regout\);

-- Location: LCFF_X40_Y18_N27
\DRAM|mem[118][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[118][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[118][3]~regout\);

-- Location: LCFF_X36_Y17_N31
\DRAM|mem[86][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[86][0]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[86][3]~regout\);

-- Location: LCCOMB_X36_Y17_N30
\DRAM|Selector4~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~132_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[94][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[86][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[94][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[86][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector4~132_combout\);

-- Location: LCCOMB_X40_Y18_N26
\DRAM|Selector4~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~133_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~132_combout\ & (\DRAM|mem[126][3]~regout\)) # (!\DRAM|Selector4~132_combout\ & ((\DRAM|mem[118][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[126][3]~regout\,
	datac => \DRAM|mem[118][3]~regout\,
	datad => \DRAM|Selector4~132_combout\,
	combout => \DRAM|Selector4~133_combout\);

-- Location: LCCOMB_X40_Y22_N10
\DRAM|Selector4~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~134_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~131_combout\ & ((\DRAM|Selector4~133_combout\))) # (!\DRAM|Selector4~131_combout\ & (\DRAM|Selector4~126_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector4~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector4~126_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector4~131_combout\,
	datad => \DRAM|Selector4~133_combout\,
	combout => \DRAM|Selector4~134_combout\);

-- Location: LCCOMB_X40_Y22_N14
\DRAM|Selector4~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~166_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector4~155_combout\ & (\DRAM|Selector4~165_combout\)) # (!\DRAM|Selector4~155_combout\ & ((\DRAM|Selector4~134_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector4~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector4~165_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector4~155_combout\,
	datad => \DRAM|Selector4~134_combout\,
	combout => \DRAM|Selector4~166_combout\);

-- Location: LCFF_X22_Y20_N13
\DRAM|mem[217][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[217][0]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[217][3]~regout\);

-- Location: LCFF_X22_Y16_N13
\DRAM|mem[213][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[213][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[213][3]~regout\);

-- Location: LCFF_X22_Y16_N31
\DRAM|mem[209][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[209][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[209][3]~regout\);

-- Location: LCCOMB_X22_Y16_N30
\DRAM|Selector4~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~113_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[213][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[209][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[213][3]~regout\,
	datac => \DRAM|mem[209][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~113_combout\);

-- Location: LCCOMB_X22_Y20_N12
\DRAM|Selector4~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~114_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~113_combout\ & (\DRAM|mem[221][3]~regout\)) # (!\DRAM|Selector4~113_combout\ & ((\DRAM|mem[217][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector4~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[221][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[217][3]~regout\,
	datad => \DRAM|Selector4~113_combout\,
	combout => \DRAM|Selector4~114_combout\);

-- Location: LCFF_X21_Y17_N31
\DRAM|mem[220][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[220][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[220][3]~regout\);

-- Location: LCFF_X21_Y17_N21
\DRAM|mem[212][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[212][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[212][3]~regout\);

-- Location: LCFF_X22_Y17_N31
\DRAM|mem[208][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[208][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[208][3]~regout\);

-- Location: LCCOMB_X22_Y17_N30
\DRAM|Selector4~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~117_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[216][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[208][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[216][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[208][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~117_combout\);

-- Location: LCCOMB_X21_Y17_N20
\DRAM|Selector4~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~118_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector4~117_combout\ & (\DRAM|mem[220][3]~regout\)) # (!\DRAM|Selector4~117_combout\ & ((\DRAM|mem[212][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector4~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[220][3]~regout\,
	datac => \DRAM|mem[212][3]~regout\,
	datad => \DRAM|Selector4~117_combout\,
	combout => \DRAM|Selector4~118_combout\);

-- Location: LCFF_X20_Y18_N5
\DRAM|mem[214][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[214][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[214][3]~regout\);

-- Location: LCFF_X20_Y18_N15
\DRAM|mem[222][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[222][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[222][3]~regout\);

-- Location: LCFF_X21_Y18_N29
\DRAM|mem[210][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[210][0]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[210][3]~regout\);

-- Location: LCCOMB_X21_Y18_N28
\DRAM|Selector4~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~115_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[218][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[210][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[218][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[210][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~115_combout\);

-- Location: LCCOMB_X20_Y18_N14
\DRAM|Selector4~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~116_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector4~115_combout\ & ((\DRAM|mem[222][3]~regout\))) # (!\DRAM|Selector4~115_combout\ & (\DRAM|mem[214][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector4~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[214][3]~regout\,
	datac => \DRAM|mem[222][3]~regout\,
	datad => \DRAM|Selector4~115_combout\,
	combout => \DRAM|Selector4~116_combout\);

-- Location: LCCOMB_X32_Y17_N12
\DRAM|Selector4~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~119_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector4~116_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector4~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|Selector4~118_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datad => \DRAM|Selector4~116_combout\,
	combout => \DRAM|Selector4~119_combout\);

-- Location: LCCOMB_X32_Y17_N14
\DRAM|Selector4~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~122_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector4~119_combout\ & (\DRAM|Selector4~121_combout\)) # (!\DRAM|Selector4~119_combout\ & ((\DRAM|Selector4~114_combout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector4~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector4~121_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector4~114_combout\,
	datad => \DRAM|Selector4~119_combout\,
	combout => \DRAM|Selector4~122_combout\);

-- Location: LCFF_X24_Y15_N21
\DRAM|mem[245][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[245][0]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[245][3]~regout\);

-- Location: LCFF_X24_Y15_N15
\DRAM|mem[247][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[247][0]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[247][3]~regout\);

-- Location: LCCOMB_X24_Y16_N22
\DRAM|mem[244][0]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[244][0]~119_combout\ = (\DRAM|Decoder1~13_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~13_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~20_combout\,
	combout => \DRAM|mem[244][0]~119_combout\);

-- Location: LCFF_X25_Y15_N23
\DRAM|mem[244][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[244][0]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[244][3]~regout\);

-- Location: LCCOMB_X25_Y15_N22
\DRAM|Selector4~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~25_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[246][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[244][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[246][3]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[244][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector4~25_combout\);

-- Location: LCCOMB_X24_Y15_N14
\DRAM|Selector4~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~26_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector4~25_combout\ & ((\DRAM|mem[247][3]~regout\))) # (!\DRAM|Selector4~25_combout\ & (\DRAM|mem[245][3]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector4~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[245][3]~regout\,
	datac => \DRAM|mem[247][3]~regout\,
	datad => \DRAM|Selector4~25_combout\,
	combout => \DRAM|Selector4~26_combout\);

-- Location: LCFF_X23_Y22_N7
\DRAM|mem[231][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[231][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[231][3]~regout\);

-- Location: LCFF_X23_Y22_N13
\DRAM|mem[228][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[228][0]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[228][3]~regout\);

-- Location: LCCOMB_X23_Y22_N12
\DRAM|Selector4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~4_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[230][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[228][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[230][3]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[228][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector4~4_combout\);

-- Location: LCCOMB_X23_Y22_N6
\DRAM|Selector4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~5_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector4~4_combout\ & ((\DRAM|mem[231][3]~regout\))) # (!\DRAM|Selector4~4_combout\ & (\DRAM|mem[229][3]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[229][3]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[231][3]~regout\,
	datad => \DRAM|Selector4~4_combout\,
	combout => \DRAM|Selector4~5_combout\);

-- Location: LCFF_X23_Y20_N27
\DRAM|mem[227][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[227][0]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[227][3]~regout\);

-- Location: LCFF_X24_Y20_N1
\DRAM|mem[225][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[225][0]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[225][3]~regout\);

-- Location: LCCOMB_X29_Y21_N8
\DRAM|mem[226][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[226][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[226][3]~feeder_combout\);

-- Location: LCFF_X29_Y21_N9
\DRAM|mem[226][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[226][3]~feeder_combout\,
	ena => \DRAM|mem[226][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[226][3]~regout\);

-- Location: LCFF_X24_Y21_N3
\DRAM|mem[224][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[224][0]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[224][3]~regout\);

-- Location: LCCOMB_X24_Y21_N2
\DRAM|Selector4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~6_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[226][3]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[224][3]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[226][3]~regout\,
	datac => \DRAM|mem[224][3]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector4~6_combout\);

-- Location: LCCOMB_X24_Y20_N0
\DRAM|Selector4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~7_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector4~6_combout\ & (\DRAM|mem[227][3]~regout\)) # (!\DRAM|Selector4~6_combout\ & ((\DRAM|mem[225][3]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[227][3]~regout\,
	datac => \DRAM|mem[225][3]~regout\,
	datad => \DRAM|Selector4~6_combout\,
	combout => \DRAM|Selector4~7_combout\);

-- Location: LCCOMB_X27_Y21_N2
\DRAM|Selector4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~8_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|Selector4~5_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector4~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector4~5_combout\,
	datad => \DRAM|Selector4~7_combout\,
	combout => \DRAM|Selector4~8_combout\);

-- Location: LCCOMB_X22_Y21_N22
\DRAM|mem[238][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[238][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[238][3]~feeder_combout\);

-- Location: LCFF_X22_Y21_N23
\DRAM|mem[238][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[238][3]~feeder_combout\,
	ena => \DRAM|mem[238][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[238][3]~regout\);

-- Location: LCFF_X25_Y21_N13
\DRAM|mem[239][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[239][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[239][3]~regout\);

-- Location: LCCOMB_X25_Y21_N12
\DRAM|Selector4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~10_combout\ = (\DRAM|Selector4~9_combout\ & (((\DRAM|mem[239][3]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\DRAM|Selector4~9_combout\ & (\DRAM|mem[238][3]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector4~9_combout\,
	datab => \DRAM|mem[238][3]~regout\,
	datac => \DRAM|mem[239][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector4~10_combout\);

-- Location: LCFF_X29_Y21_N1
\DRAM|mem[234][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|Mux12~4_combout\,
	ena => \DRAM|mem[234][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[234][3]~regout\);

-- Location: LCFF_X24_Y22_N27
\DRAM|mem[235][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[235][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[235][3]~regout\);

-- Location: LCFF_X24_Y21_N9
\DRAM|mem[232][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[232][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[232][3]~regout\);

-- Location: LCCOMB_X24_Y21_N8
\DRAM|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~2_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[233][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[232][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[233][3]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[232][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector4~2_combout\);

-- Location: LCCOMB_X24_Y22_N26
\DRAM|Selector4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~3_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector4~2_combout\ & ((\DRAM|mem[235][3]~regout\))) # (!\DRAM|Selector4~2_combout\ & (\DRAM|mem[234][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[234][3]~regout\,
	datac => \DRAM|mem[235][3]~regout\,
	datad => \DRAM|Selector4~2_combout\,
	combout => \DRAM|Selector4~3_combout\);

-- Location: LCCOMB_X27_Y21_N20
\DRAM|Selector4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~11_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~8_combout\ & (\DRAM|Selector4~10_combout\)) # (!\DRAM|Selector4~8_combout\ & ((\DRAM|Selector4~3_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (\DRAM|Selector4~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|Selector4~8_combout\,
	datac => \DRAM|Selector4~10_combout\,
	datad => \DRAM|Selector4~3_combout\,
	combout => \DRAM|Selector4~11_combout\);

-- Location: LCFF_X23_Y21_N31
\DRAM|mem[243][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[243][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[243][3]~regout\);

-- Location: LCFF_X23_Y21_N13
\DRAM|mem[242][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[242][0]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[242][3]~regout\);

-- Location: LCCOMB_X41_Y18_N28
\DRAM|mem[241][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[241][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[241][3]~feeder_combout\);

-- Location: LCFF_X41_Y18_N29
\DRAM|mem[241][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[241][3]~feeder_combout\,
	ena => \DRAM|mem[241][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[241][3]~regout\);

-- Location: LCFF_X42_Y21_N31
\DRAM|mem[240][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[240][0]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[240][3]~regout\);

-- Location: LCCOMB_X42_Y21_N30
\DRAM|Selector4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~12_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[241][3]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[240][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[241][3]~regout\,
	datac => \DRAM|mem[240][3]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector4~12_combout\);

-- Location: LCCOMB_X23_Y21_N12
\DRAM|Selector4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~13_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector4~12_combout\ & (\DRAM|mem[243][3]~regout\)) # (!\DRAM|Selector4~12_combout\ & ((\DRAM|mem[242][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[243][3]~regout\,
	datac => \DRAM|mem[242][3]~regout\,
	datad => \DRAM|Selector4~12_combout\,
	combout => \DRAM|Selector4~13_combout\);

-- Location: LCFF_X25_Y17_N31
\DRAM|mem[207][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[207][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[207][3]~regout\);

-- Location: LCFF_X28_Y17_N31
\DRAM|mem[195][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[195][0]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[195][3]~regout\);

-- Location: LCCOMB_X28_Y17_N30
\DRAM|Selector4~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~21_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[203][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[195][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[203][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[195][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~21_combout\);

-- Location: LCCOMB_X25_Y17_N30
\DRAM|Selector4~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~22_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector4~21_combout\ & ((\DRAM|mem[207][3]~regout\))) # (!\DRAM|Selector4~21_combout\ & (\DRAM|mem[199][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector4~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[199][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[207][3]~regout\,
	datad => \DRAM|Selector4~21_combout\,
	combout => \DRAM|Selector4~22_combout\);

-- Location: LCFF_X25_Y17_N29
\DRAM|mem[206][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[206][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[206][3]~regout\);

-- Location: LCCOMB_X27_Y17_N30
\DRAM|mem[202][0]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[202][0]~102_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~22_combout\ & \DRAM|Decoder1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~22_combout\,
	datad => \DRAM|Decoder1~1_combout\,
	combout => \DRAM|mem[202][0]~102_combout\);

-- Location: LCFF_X27_Y17_N21
\DRAM|mem[202][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[202][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[202][3]~regout\);

-- Location: LCCOMB_X27_Y17_N20
\DRAM|Selector4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~15_combout\ = (\DRAM|Selector4~14_combout\ & ((\DRAM|mem[206][3]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\DRAM|Selector4~14_combout\ & (((\DRAM|mem[202][3]~regout\ & \cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector4~14_combout\,
	datab => \DRAM|mem[206][3]~regout\,
	datac => \DRAM|mem[202][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~15_combout\);

-- Location: LCFF_X27_Y21_N9
\DRAM|mem[204][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[204][0]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[204][3]~regout\);

-- Location: LCFF_X28_Y18_N25
\DRAM|mem[192][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[192][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[192][3]~regout\);

-- Location: LCCOMB_X28_Y18_N24
\DRAM|Selector4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~18_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[196][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[192][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[196][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[192][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~18_combout\);

-- Location: LCCOMB_X27_Y21_N8
\DRAM|Selector4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~19_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~18_combout\ & ((\DRAM|mem[204][3]~regout\))) # (!\DRAM|Selector4~18_combout\ & (\DRAM|mem[200][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[200][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[204][3]~regout\,
	datad => \DRAM|Selector4~18_combout\,
	combout => \DRAM|Selector4~19_combout\);

-- Location: LCCOMB_X24_Y18_N26
\DRAM|mem[197][0]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[197][0]~105_combout\ = (\DRAM|mem[247][0]~0_combout\ & (\DRAM|Decoder1~10_combout\ & \DRAM|Decoder1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~10_combout\,
	datad => \DRAM|Decoder1~21_combout\,
	combout => \DRAM|mem[197][0]~105_combout\);

-- Location: LCFF_X27_Y15_N15
\DRAM|mem[197][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[197][0]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[197][3]~regout\);

-- Location: LCCOMB_X24_Y17_N2
\DRAM|mem[201][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[201][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[201][3]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N14
\DRAM|mem[201][0]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[201][0]~108_combout\ = (\DRAM|Decoder1~11_combout\ & (\DRAM|Decoder1~22_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~11_combout\,
	datac => \DRAM|Decoder1~22_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[201][0]~108_combout\);

-- Location: LCFF_X24_Y17_N3
\DRAM|mem[201][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[201][3]~feeder_combout\,
	ena => \DRAM|mem[201][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[201][3]~regout\);

-- Location: LCFF_X28_Y17_N13
\DRAM|mem[193][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[193][0]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[193][3]~regout\);

-- Location: LCCOMB_X28_Y17_N12
\DRAM|Selector4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~16_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[201][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[193][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[201][3]~regout\,
	datac => \DRAM|mem[193][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~16_combout\);

-- Location: LCCOMB_X27_Y15_N14
\DRAM|Selector4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~17_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector4~16_combout\ & (\DRAM|mem[205][3]~regout\)) # (!\DRAM|Selector4~16_combout\ & ((\DRAM|mem[197][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[205][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[197][3]~regout\,
	datad => \DRAM|Selector4~16_combout\,
	combout => \DRAM|Selector4~17_combout\);

-- Location: LCCOMB_X27_Y21_N10
\DRAM|Selector4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~20_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector4~17_combout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector4~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector4~19_combout\,
	datad => \DRAM|Selector4~17_combout\,
	combout => \DRAM|Selector4~20_combout\);

-- Location: LCCOMB_X27_Y21_N12
\DRAM|Selector4~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~23_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector4~20_combout\ & (\DRAM|Selector4~22_combout\)) # (!\DRAM|Selector4~20_combout\ & ((\DRAM|Selector4~15_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector4~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|Selector4~22_combout\,
	datac => \DRAM|Selector4~15_combout\,
	datad => \DRAM|Selector4~20_combout\,
	combout => \DRAM|Selector4~23_combout\);

-- Location: LCCOMB_X27_Y21_N30
\DRAM|Selector4~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~24_combout\ = (\DRAM|Selector7~70_combout\ & (\DRAM|Selector7~177_combout\)) # (!\DRAM|Selector7~70_combout\ & ((\DRAM|Selector7~177_combout\ & (\DRAM|Selector4~13_combout\)) # (!\DRAM|Selector7~177_combout\ & 
-- ((\DRAM|Selector4~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~70_combout\,
	datab => \DRAM|Selector7~177_combout\,
	datac => \DRAM|Selector4~13_combout\,
	datad => \DRAM|Selector4~23_combout\,
	combout => \DRAM|Selector4~24_combout\);

-- Location: LCCOMB_X27_Y21_N16
\DRAM|Selector4~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~27_combout\ = (\DRAM|Selector7~70_combout\ & ((\DRAM|Selector4~24_combout\ & (\DRAM|Selector4~26_combout\)) # (!\DRAM|Selector4~24_combout\ & ((\DRAM|Selector4~11_combout\))))) # (!\DRAM|Selector7~70_combout\ & 
-- (((\DRAM|Selector4~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~70_combout\,
	datab => \DRAM|Selector4~26_combout\,
	datac => \DRAM|Selector4~11_combout\,
	datad => \DRAM|Selector4~24_combout\,
	combout => \DRAM|Selector4~27_combout\);

-- Location: LCCOMB_X31_Y25_N0
\cpu0|rf0|reg_3|Q[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_3|Q[3]~feeder_combout\ = \cpu0|rf0|reg_0|Q~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|reg_0|Q~4_combout\,
	combout => \cpu0|rf0|reg_3|Q[3]~feeder_combout\);

-- Location: LCFF_X31_Y25_N1
\cpu0|rf0|reg_3|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_3|Q[3]~feeder_combout\,
	ena => \cpu0|rf0|reg_3|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_3|Q\(3));

-- Location: LCFF_X28_Y21_N3
\cpu0|rf0|reg_2|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~4_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_2|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_2|Q\(3));

-- Location: LCFF_X29_Y25_N7
\cpu0|rf0|reg_0|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~4_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_0|Q[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_0|Q\(3));

-- Location: LCCOMB_X29_Y25_N6
\cpu0|rf0|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux12~2_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|rf0|reg_1|Q\(3)) # ((\cpu0|decoder0|SB[1]~1_combout\)))) # (!\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|rf0|reg_0|Q\(3) & !\cpu0|decoder0|SB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_1|Q\(3),
	datab => \cpu0|decoder0|SB[0]~0_combout\,
	datac => \cpu0|rf0|reg_0|Q\(3),
	datad => \cpu0|decoder0|SB[1]~1_combout\,
	combout => \cpu0|rf0|Mux12~2_combout\);

-- Location: LCCOMB_X28_Y21_N2
\cpu0|rf0|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux12~3_combout\ = (\cpu0|decoder0|SB[1]~1_combout\ & ((\cpu0|rf0|Mux12~2_combout\ & (\cpu0|rf0|reg_3|Q\(3))) # (!\cpu0|rf0|Mux12~2_combout\ & ((\cpu0|rf0|reg_2|Q\(3)))))) # (!\cpu0|decoder0|SB[1]~1_combout\ & (((\cpu0|rf0|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[1]~1_combout\,
	datab => \cpu0|rf0|reg_3|Q\(3),
	datac => \cpu0|rf0|reg_2|Q\(3),
	datad => \cpu0|rf0|Mux12~2_combout\,
	combout => \cpu0|rf0|Mux12~3_combout\);

-- Location: LCCOMB_X29_Y19_N6
\DRAM|mem~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~256_combout\ = (!\RESET~combout\ & ((\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux12~1_combout\)) # (!\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux12~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[2]~2_combout\,
	datab => \cpu0|rf0|Mux12~1_combout\,
	datac => \RESET~combout\,
	datad => \cpu0|rf0|Mux12~3_combout\,
	combout => \DRAM|mem~256_combout\);

-- Location: LCFF_X29_Y19_N7
\DRAM|mem[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~256_combout\,
	ena => \DRAM|mem[21][6]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[21][3]~regout\);

-- Location: LCFF_X33_Y21_N29
\DRAM|mem[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[29][3]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[29][3]~regout\);

-- Location: LCFF_X33_Y21_N11
\DRAM|mem[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[17][3]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[17][3]~regout\);

-- Location: LCCOMB_X33_Y21_N10
\DRAM|Selector4~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~70_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[25][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[17][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[25][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[17][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~70_combout\);

-- Location: LCCOMB_X33_Y21_N28
\DRAM|Selector4~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~71_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector4~70_combout\ & ((\DRAM|mem[29][3]~regout\))) # (!\DRAM|Selector4~70_combout\ & (\DRAM|mem[21][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector4~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[21][3]~regout\,
	datac => \DRAM|mem[29][3]~regout\,
	datad => \DRAM|Selector4~70_combout\,
	combout => \DRAM|Selector4~71_combout\);

-- Location: LCFF_X33_Y22_N19
\DRAM|mem[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[13][6]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[13][3]~regout\);

-- Location: LCFF_X34_Y18_N31
\DRAM|mem[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[9][2]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[9][3]~regout\);

-- Location: LCFF_X33_Y22_N9
\DRAM|mem[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[1][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[1][3]~regout\);

-- Location: LCCOMB_X33_Y22_N8
\DRAM|Selector4~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~74_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[5][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[1][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[5][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[1][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~74_combout\);

-- Location: LCCOMB_X34_Y18_N30
\DRAM|Selector4~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~75_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~74_combout\ & (\DRAM|mem[13][3]~regout\)) # (!\DRAM|Selector4~74_combout\ & ((\DRAM|mem[9][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector4~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[13][3]~regout\,
	datac => \DRAM|mem[9][3]~regout\,
	datad => \DRAM|Selector4~74_combout\,
	combout => \DRAM|Selector4~75_combout\);

-- Location: LCFF_X37_Y20_N19
\DRAM|mem[41][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[41][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[41][3]~regout\);

-- Location: LCFF_X32_Y20_N19
\DRAM|mem[33][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[33][2]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[33][3]~regout\);

-- Location: LCCOMB_X32_Y20_N18
\DRAM|Selector4~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~72_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[37][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[33][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[37][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[33][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~72_combout\);

-- Location: LCCOMB_X37_Y20_N18
\DRAM|Selector4~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~73_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~72_combout\ & (\DRAM|mem[45][3]~regout\)) # (!\DRAM|Selector4~72_combout\ & ((\DRAM|mem[41][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector4~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[45][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[41][3]~regout\,
	datad => \DRAM|Selector4~72_combout\,
	combout => \DRAM|Selector4~73_combout\);

-- Location: LCCOMB_X33_Y21_N14
\DRAM|Selector4~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~76_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~73_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|Selector4~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector4~75_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \DRAM|Selector4~73_combout\,
	combout => \DRAM|Selector4~76_combout\);

-- Location: LCFF_X32_Y25_N5
\DRAM|mem[53][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[53][6]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[53][3]~regout\);

-- Location: LCFF_X33_Y20_N23
\DRAM|mem[49][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[49][6]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[49][3]~regout\);

-- Location: LCCOMB_X33_Y20_N22
\DRAM|Selector4~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~77_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[57][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[49][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[57][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[49][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~77_combout\);

-- Location: LCCOMB_X32_Y25_N4
\DRAM|Selector4~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~78_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector4~77_combout\ & (\DRAM|mem[61][3]~regout\)) # (!\DRAM|Selector4~77_combout\ & ((\DRAM|mem[53][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector4~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[61][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[53][3]~regout\,
	datad => \DRAM|Selector4~77_combout\,
	combout => \DRAM|Selector4~78_combout\);

-- Location: LCCOMB_X33_Y21_N8
\DRAM|Selector4~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~79_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~76_combout\ & ((\DRAM|Selector4~78_combout\))) # (!\DRAM|Selector4~76_combout\ & (\DRAM|Selector4~71_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector4~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector4~71_combout\,
	datac => \DRAM|Selector4~76_combout\,
	datad => \DRAM|Selector4~78_combout\,
	combout => \DRAM|Selector4~79_combout\);

-- Location: LCFF_X34_Y22_N19
\DRAM|mem[44][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[44][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[44][3]~regout\);

-- Location: LCCOMB_X34_Y25_N24
\DRAM|mem~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~257_combout\ = (\RESET~combout\) # ((\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux12~1_combout\)) # (!\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \cpu0|rf0|Mux12~1_combout\,
	datac => \cpu0|rf0|Mux12~3_combout\,
	datad => \cpu0|decoder0|SB[2]~2_combout\,
	combout => \DRAM|mem~257_combout\);

-- Location: LCFF_X35_Y19_N21
\DRAM|mem[40][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~257_combout\,
	sload => VCC,
	ena => \DRAM|mem[40][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[40][3]~regout\);

-- Location: LCFF_X31_Y23_N27
\DRAM|mem[32][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[32][6]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[32][3]~regout\);

-- Location: LCCOMB_X31_Y23_N26
\DRAM|Selector4~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~90_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[36][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[32][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[36][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[32][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~90_combout\);

-- Location: LCCOMB_X35_Y19_N20
\DRAM|Selector4~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~91_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~90_combout\ & (\DRAM|mem[44][3]~regout\)) # (!\DRAM|Selector4~90_combout\ & ((\DRAM|mem[40][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector4~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[44][3]~regout\,
	datac => \DRAM|mem[40][3]~regout\,
	datad => \DRAM|Selector4~90_combout\,
	combout => \DRAM|Selector4~91_combout\);

-- Location: LCFF_X33_Y24_N17
\DRAM|mem[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[28][3]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[28][3]~regout\);

-- Location: LCFF_X38_Y23_N13
\DRAM|mem[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[24][5]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[24][3]~regout\);

-- Location: LCFF_X34_Y21_N27
\DRAM|mem[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[16][3]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[16][3]~regout\);

-- Location: LCCOMB_X34_Y21_N26
\DRAM|Selector4~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~92_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[24][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[16][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[24][3]~regout\,
	datac => \DRAM|mem[16][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~92_combout\);

-- Location: LCCOMB_X33_Y24_N16
\DRAM|Selector4~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~93_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector4~92_combout\ & ((\DRAM|mem[28][3]~regout\))) # (!\DRAM|Selector4~92_combout\ & (\DRAM|mem[20][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector4~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[20][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[28][3]~regout\,
	datad => \DRAM|Selector4~92_combout\,
	combout => \DRAM|Selector4~93_combout\);

-- Location: LCFF_X34_Y19_N27
\DRAM|mem[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[8][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[8][3]~regout\);

-- Location: LCCOMB_X32_Y22_N20
\DRAM|mem[4][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[4][3]~feeder_combout\ = \DRAM|mem~256_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~256_combout\,
	combout => \DRAM|mem[4][3]~feeder_combout\);

-- Location: LCFF_X32_Y22_N21
\DRAM|mem[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[4][3]~feeder_combout\,
	ena => \DRAM|mem[4][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[4][3]~regout\);

-- Location: LCFF_X34_Y23_N21
\DRAM|mem[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[0][0]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[0][3]~regout\);

-- Location: LCCOMB_X34_Y23_N20
\DRAM|Selector4~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~94_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[4][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[0][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[4][3]~regout\,
	datac => \DRAM|mem[0][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~94_combout\);

-- Location: LCCOMB_X34_Y19_N26
\DRAM|Selector4~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~95_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~94_combout\ & (\DRAM|mem[12][3]~regout\)) # (!\DRAM|Selector4~94_combout\ & ((\DRAM|mem[8][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector4~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[12][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[8][3]~regout\,
	datad => \DRAM|Selector4~94_combout\,
	combout => \DRAM|Selector4~95_combout\);

-- Location: LCCOMB_X34_Y19_N20
\DRAM|Selector4~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~96_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector4~93_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~95_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector4~93_combout\,
	datad => \DRAM|Selector4~95_combout\,
	combout => \DRAM|Selector4~96_combout\);

-- Location: LCFF_X32_Y25_N31
\DRAM|mem[52][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[52][6]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[52][3]~regout\);

-- Location: LCFF_X32_Y23_N11
\DRAM|mem[48][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[48][7]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[48][3]~regout\);

-- Location: LCCOMB_X32_Y23_N10
\DRAM|Selector4~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~97_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[56][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[48][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[56][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[48][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~97_combout\);

-- Location: LCCOMB_X32_Y25_N30
\DRAM|Selector4~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~98_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector4~97_combout\ & (\DRAM|mem[60][3]~regout\)) # (!\DRAM|Selector4~97_combout\ & ((\DRAM|mem[52][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector4~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[60][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[52][3]~regout\,
	datad => \DRAM|Selector4~97_combout\,
	combout => \DRAM|Selector4~98_combout\);

-- Location: LCCOMB_X34_Y19_N14
\DRAM|Selector4~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~99_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~96_combout\ & ((\DRAM|Selector4~98_combout\))) # (!\DRAM|Selector4~96_combout\ & (\DRAM|Selector4~91_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector4~91_combout\,
	datac => \DRAM|Selector4~96_combout\,
	datad => \DRAM|Selector4~98_combout\,
	combout => \DRAM|Selector4~99_combout\);

-- Location: LCFF_X36_Y23_N27
\DRAM|mem[54][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[54][6]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[54][3]~regout\);

-- Location: LCFF_X35_Y25_N1
\DRAM|mem[50][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[50][6]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[50][3]~regout\);

-- Location: LCCOMB_X35_Y25_N0
\DRAM|Selector4~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~87_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[58][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[50][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[58][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[50][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~87_combout\);

-- Location: LCCOMB_X36_Y23_N26
\DRAM|Selector4~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~88_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector4~87_combout\ & (\DRAM|mem[62][3]~regout\)) # (!\DRAM|Selector4~87_combout\ & ((\DRAM|mem[54][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector4~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[62][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[54][3]~regout\,
	datad => \DRAM|Selector4~87_combout\,
	combout => \DRAM|Selector4~88_combout\);

-- Location: LCFF_X36_Y21_N3
\DRAM|mem[42][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[42][1]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[42][3]~regout\);

-- Location: LCFF_X35_Y20_N27
\DRAM|mem[34][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[34][4]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[34][3]~regout\);

-- Location: LCCOMB_X35_Y20_N26
\DRAM|Selector4~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~80_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[38][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[34][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[38][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[34][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector4~80_combout\);

-- Location: LCCOMB_X36_Y21_N2
\DRAM|Selector4~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~81_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector4~80_combout\ & (\DRAM|mem[46][3]~regout\)) # (!\DRAM|Selector4~80_combout\ & ((\DRAM|mem[42][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector4~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[46][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[42][3]~regout\,
	datad => \DRAM|Selector4~80_combout\,
	combout => \DRAM|Selector4~81_combout\);

-- Location: LCFF_X35_Y24_N9
\DRAM|mem[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[30][3]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[30][3]~regout\);

-- Location: LCCOMB_X34_Y25_N4
\DRAM|mem[22][1]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[22][1]~128_combout\ = (\RESET~combout\) # ((\DRAM|Decoder1~5_combout\ & (\DRAM|Decoder1~24_combout\ & \DRAM|mem[0][0]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \DRAM|Decoder1~5_combout\,
	datac => \DRAM|Decoder1~24_combout\,
	datad => \DRAM|mem[0][0]~122_combout\,
	combout => \DRAM|mem[22][1]~128_combout\);

-- Location: LCFF_X34_Y25_N27
\DRAM|mem[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~257_combout\,
	sload => VCC,
	ena => \DRAM|mem[22][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[22][3]~regout\);

-- Location: LCFF_X34_Y21_N25
\DRAM|mem[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~256_combout\,
	sload => VCC,
	ena => \DRAM|mem[18][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[18][3]~regout\);

-- Location: LCCOMB_X34_Y21_N24
\DRAM|Selector4~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~82_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[26][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[18][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[26][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[18][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector4~82_combout\);

-- Location: LCCOMB_X34_Y25_N26
\DRAM|Selector4~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~83_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector4~82_combout\ & (\DRAM|mem[30][3]~regout\)) # (!\DRAM|Selector4~82_combout\ & ((\DRAM|mem[22][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector4~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[30][3]~regout\,
	datac => \DRAM|mem[22][3]~regout\,
	datad => \DRAM|Selector4~82_combout\,
	combout => \DRAM|Selector4~83_combout\);

-- Location: LCCOMB_X36_Y23_N0
\DRAM|Selector4~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~86_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # (\DRAM|Selector4~83_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector4~85_combout\ & 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector4~85_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \DRAM|Selector4~83_combout\,
	combout => \DRAM|Selector4~86_combout\);

-- Location: LCCOMB_X36_Y23_N12
\DRAM|Selector4~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~89_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~86_combout\ & (\DRAM|Selector4~88_combout\)) # (!\DRAM|Selector4~86_combout\ & ((\DRAM|Selector4~81_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector4~88_combout\,
	datac => \DRAM|Selector4~81_combout\,
	datad => \DRAM|Selector4~86_combout\,
	combout => \DRAM|Selector4~89_combout\);

-- Location: LCCOMB_X34_Y19_N0
\DRAM|Selector4~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~100_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\)) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector4~89_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector4~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector4~99_combout\,
	datad => \DRAM|Selector4~89_combout\,
	combout => \DRAM|Selector4~100_combout\);

-- Location: LCCOMB_X34_Y19_N2
\DRAM|Selector4~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~111_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector4~100_combout\ & (\DRAM|Selector4~110_combout\)) # (!\DRAM|Selector4~100_combout\ & ((\DRAM|Selector4~79_combout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector4~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector4~110_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector4~79_combout\,
	datad => \DRAM|Selector4~100_combout\,
	combout => \DRAM|Selector4~111_combout\);

-- Location: LCFF_X32_Y14_N5
\DRAM|mem[179][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[179][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[179][3]~regout\);

-- Location: LCFF_X31_Y16_N13
\DRAM|mem[177][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[177][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[177][3]~regout\);

-- Location: LCFF_X31_Y16_N31
\DRAM|mem[176][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[176][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[176][3]~regout\);

-- Location: LCCOMB_X31_Y16_N30
\DRAM|Selector4~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~55_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[178][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[176][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[178][3]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[176][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector4~55_combout\);

-- Location: LCCOMB_X31_Y16_N12
\DRAM|Selector4~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~56_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector4~55_combout\ & (\DRAM|mem[179][3]~regout\)) # (!\DRAM|Selector4~55_combout\ & ((\DRAM|mem[177][3]~regout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector4~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[179][3]~regout\,
	datac => \DRAM|mem[177][3]~regout\,
	datad => \DRAM|Selector4~55_combout\,
	combout => \DRAM|Selector4~56_combout\);

-- Location: LCFF_X32_Y17_N11
\DRAM|mem[163][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[163][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[163][3]~regout\);

-- Location: LCFF_X30_Y17_N15
\DRAM|mem[160][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[160][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[160][3]~regout\);

-- Location: LCCOMB_X30_Y17_N14
\DRAM|Selector4~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~48_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[162][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[160][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[162][3]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[160][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector4~48_combout\);

-- Location: LCCOMB_X32_Y17_N10
\DRAM|Selector4~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~49_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector4~48_combout\ & ((\DRAM|mem[163][3]~regout\))) # (!\DRAM|Selector4~48_combout\ & (\DRAM|mem[161][3]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector4~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[161][3]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[163][3]~regout\,
	datad => \DRAM|Selector4~48_combout\,
	combout => \DRAM|Selector4~49_combout\);

-- Location: LCFF_X30_Y18_N9
\DRAM|mem[128][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[128][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[128][3]~regout\);

-- Location: LCCOMB_X30_Y18_N8
\DRAM|Selector4~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~52_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[129][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[128][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[129][3]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[128][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector4~52_combout\);

-- Location: LCFF_X29_Y20_N27
\DRAM|mem[130][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[130][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[130][3]~regout\);

-- Location: LCCOMB_X29_Y20_N26
\DRAM|Selector4~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~53_combout\ = (\DRAM|Selector4~52_combout\ & ((\DRAM|mem[131][3]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\DRAM|Selector4~52_combout\ & (((\DRAM|mem[130][3]~regout\ & \cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[131][3]~regout\,
	datab => \DRAM|Selector4~52_combout\,
	datac => \DRAM|mem[130][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector4~53_combout\);

-- Location: LCFF_X32_Y14_N11
\DRAM|mem[147][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[147][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[147][3]~regout\);

-- Location: LCFF_X29_Y20_N1
\DRAM|mem[146][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[146][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[146][3]~regout\);

-- Location: LCCOMB_X32_Y13_N18
\DRAM|mem[145][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[145][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|mem[145][3]~feeder_combout\);

-- Location: LCFF_X32_Y13_N19
\DRAM|mem[145][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[145][3]~feeder_combout\,
	ena => \DRAM|mem[145][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[145][3]~regout\);

-- Location: LCFF_X30_Y14_N1
\DRAM|mem[144][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[144][0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[144][3]~regout\);

-- Location: LCCOMB_X30_Y14_N0
\DRAM|Selector4~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~50_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[145][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[144][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[145][3]~regout\,
	datac => \DRAM|mem[144][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector4~50_combout\);

-- Location: LCCOMB_X29_Y20_N0
\DRAM|Selector4~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~51_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector4~50_combout\ & (\DRAM|mem[147][3]~regout\)) # (!\DRAM|Selector4~50_combout\ & ((\DRAM|mem[146][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector4~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[147][3]~regout\,
	datac => \DRAM|mem[146][3]~regout\,
	datad => \DRAM|Selector4~50_combout\,
	combout => \DRAM|Selector4~51_combout\);

-- Location: LCCOMB_X29_Y20_N20
\DRAM|Selector4~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~54_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # (\DRAM|Selector4~51_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector4~53_combout\ & 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector4~53_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \DRAM|Selector4~51_combout\,
	combout => \DRAM|Selector4~54_combout\);

-- Location: LCCOMB_X30_Y16_N8
\DRAM|Selector4~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~57_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~54_combout\ & (\DRAM|Selector4~56_combout\)) # (!\DRAM|Selector4~54_combout\ & ((\DRAM|Selector4~49_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector4~56_combout\,
	datac => \DRAM|Selector4~49_combout\,
	datad => \DRAM|Selector4~54_combout\,
	combout => \DRAM|Selector4~57_combout\);

-- Location: LCFF_X33_Y15_N27
\DRAM|mem[169][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[169][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[169][3]~regout\);

-- Location: LCFF_X33_Y15_N29
\DRAM|mem[171][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[171][0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[171][3]~regout\);

-- Location: LCFF_X33_Y17_N21
\DRAM|mem[170][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[170][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[170][3]~regout\);

-- Location: LCFF_X32_Y18_N5
\DRAM|mem[168][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[168][0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[168][3]~regout\);

-- Location: LCCOMB_X32_Y18_N4
\DRAM|Selector4~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~38_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[170][3]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[168][3]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[170][3]~regout\,
	datac => \DRAM|mem[168][3]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector4~38_combout\);

-- Location: LCCOMB_X33_Y15_N28
\DRAM|Selector4~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~39_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector4~38_combout\ & ((\DRAM|mem[171][3]~regout\))) # (!\DRAM|Selector4~38_combout\ & (\DRAM|mem[169][3]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector4~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[169][3]~regout\,
	datac => \DRAM|mem[171][3]~regout\,
	datad => \DRAM|Selector4~38_combout\,
	combout => \DRAM|Selector4~39_combout\);

-- Location: LCFF_X30_Y16_N25
\DRAM|mem[155][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[155][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[155][3]~regout\);

-- Location: LCFF_X29_Y13_N5
\DRAM|mem[152][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[152][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[152][3]~regout\);

-- Location: LCCOMB_X29_Y13_N4
\DRAM|Selector4~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~40_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[153][3]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[152][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[153][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[152][3]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector4~40_combout\);

-- Location: LCCOMB_X30_Y16_N24
\DRAM|Selector4~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~41_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector4~40_combout\ & ((\DRAM|mem[155][3]~regout\))) # (!\DRAM|Selector4~40_combout\ & (\DRAM|mem[154][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector4~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[154][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[155][3]~regout\,
	datad => \DRAM|Selector4~40_combout\,
	combout => \DRAM|Selector4~41_combout\);

-- Location: LCCOMB_X28_Y15_N22
\DRAM|mem[139][0]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[139][0]~55_combout\ = (\DRAM|Decoder1~15_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~15_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~3_combout\,
	combout => \DRAM|mem[139][0]~55_combout\);

-- Location: LCFF_X28_Y15_N15
\DRAM|mem[139][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[139][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[139][3]~regout\);

-- Location: LCFF_X28_Y15_N5
\DRAM|mem[137][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[137][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[137][3]~regout\);

-- Location: LCFF_X29_Y18_N21
\DRAM|mem[136][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[136][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[136][3]~regout\);

-- Location: LCCOMB_X29_Y18_N20
\DRAM|Selector4~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~42_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[137][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[136][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[137][3]~regout\,
	datac => \DRAM|mem[136][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector4~42_combout\);

-- Location: LCCOMB_X28_Y15_N14
\DRAM|Selector4~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~43_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector4~42_combout\ & ((\DRAM|mem[139][3]~regout\))) # (!\DRAM|Selector4~42_combout\ & (\DRAM|mem[138][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector4~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[138][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[139][3]~regout\,
	datad => \DRAM|Selector4~42_combout\,
	combout => \DRAM|Selector4~43_combout\);

-- Location: LCCOMB_X30_Y16_N20
\DRAM|Selector4~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~44_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector4~41_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector4~41_combout\,
	datad => \DRAM|Selector4~43_combout\,
	combout => \DRAM|Selector4~44_combout\);

-- Location: LCFF_X32_Y18_N23
\DRAM|mem[185][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[185][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[185][3]~regout\);

-- Location: LCFF_X34_Y15_N1
\DRAM|mem[187][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[187][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[187][3]~regout\);

-- Location: LCFF_X31_Y19_N13
\DRAM|mem[184][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[184][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[184][3]~regout\);

-- Location: LCCOMB_X31_Y19_N12
\DRAM|Selector4~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~45_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[186][3]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[184][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[186][3]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[184][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector4~45_combout\);

-- Location: LCCOMB_X34_Y15_N0
\DRAM|Selector4~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~46_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector4~45_combout\ & ((\DRAM|mem[187][3]~regout\))) # (!\DRAM|Selector4~45_combout\ & (\DRAM|mem[185][3]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector4~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[185][3]~regout\,
	datac => \DRAM|mem[187][3]~regout\,
	datad => \DRAM|Selector4~45_combout\,
	combout => \DRAM|Selector4~46_combout\);

-- Location: LCCOMB_X30_Y16_N30
\DRAM|Selector4~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~47_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~44_combout\ & ((\DRAM|Selector4~46_combout\))) # (!\DRAM|Selector4~44_combout\ & (\DRAM|Selector4~39_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector4~39_combout\,
	datac => \DRAM|Selector4~44_combout\,
	datad => \DRAM|Selector4~46_combout\,
	combout => \DRAM|Selector4~47_combout\);

-- Location: LCCOMB_X30_Y16_N18
\DRAM|Selector4~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~58_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\) # ((\DRAM|Selector4~47_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (\DRAM|Selector4~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector4~57_combout\,
	datad => \DRAM|Selector4~47_combout\,
	combout => \DRAM|Selector4~58_combout\);

-- Location: LCFF_X29_Y17_N5
\DRAM|mem[166][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[166][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[166][3]~regout\);

-- Location: LCFF_X29_Y16_N15
\DRAM|mem[132][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[132][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[132][3]~regout\);

-- Location: LCCOMB_X29_Y16_N14
\DRAM|Selector4~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~32_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[134][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[132][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[134][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[132][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector4~32_combout\);

-- Location: LCCOMB_X29_Y17_N4
\DRAM|Selector4~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~33_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~32_combout\ & ((\DRAM|mem[166][3]~regout\))) # (!\DRAM|Selector4~32_combout\ & (\DRAM|mem[164][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[164][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[166][3]~regout\,
	datad => \DRAM|Selector4~32_combout\,
	combout => \DRAM|Selector4~33_combout\);

-- Location: LCFF_X30_Y13_N5
\DRAM|mem[167][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[167][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[167][3]~regout\);

-- Location: LCFF_X30_Y15_N29
\DRAM|mem[133][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[133][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[133][3]~regout\);

-- Location: LCCOMB_X30_Y15_N28
\DRAM|Selector4~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~30_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[135][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[133][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[135][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[133][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector4~30_combout\);

-- Location: LCCOMB_X30_Y13_N4
\DRAM|Selector4~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~31_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~30_combout\ & ((\DRAM|mem[167][3]~regout\))) # (!\DRAM|Selector4~30_combout\ & (\DRAM|mem[165][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[165][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[167][3]~regout\,
	datad => \DRAM|Selector4~30_combout\,
	combout => \DRAM|Selector4~31_combout\);

-- Location: LCCOMB_X30_Y16_N4
\DRAM|Selector4~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~34_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # ((\DRAM|Selector4~31_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|Selector4~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector4~33_combout\,
	datad => \DRAM|Selector4~31_combout\,
	combout => \DRAM|Selector4~34_combout\);

-- Location: LCFF_X28_Y13_N15
\DRAM|mem[182][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[182][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[182][3]~regout\);

-- Location: LCFF_X27_Y13_N23
\DRAM|mem[148][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[148][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[148][3]~regout\);

-- Location: LCCOMB_X27_Y13_N22
\DRAM|Selector4~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~28_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[150][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[148][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[150][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[148][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector4~28_combout\);

-- Location: LCCOMB_X28_Y13_N14
\DRAM|Selector4~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~29_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~28_combout\ & ((\DRAM|mem[182][3]~regout\))) # (!\DRAM|Selector4~28_combout\ & (\DRAM|mem[180][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[180][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[182][3]~regout\,
	datad => \DRAM|Selector4~28_combout\,
	combout => \DRAM|Selector4~29_combout\);

-- Location: LCCOMB_X30_Y16_N14
\DRAM|Selector4~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~37_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~34_combout\ & (\DRAM|Selector4~36_combout\)) # (!\DRAM|Selector4~34_combout\ & ((\DRAM|Selector4~29_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector4~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector4~36_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector4~34_combout\,
	datad => \DRAM|Selector4~29_combout\,
	combout => \DRAM|Selector4~37_combout\);

-- Location: LCFF_X34_Y14_N5
\DRAM|mem[191][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[191][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[191][3]~regout\);

-- Location: LCFF_X31_Y17_N7
\DRAM|mem[175][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[175][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[175][3]~regout\);

-- Location: LCFF_X33_Y17_N15
\DRAM|mem[174][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[174][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[174][3]~regout\);

-- Location: LCCOMB_X33_Y17_N14
\DRAM|Selector4~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~66_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[175][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[174][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[175][3]~regout\,
	datac => \DRAM|mem[174][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector4~66_combout\);

-- Location: LCCOMB_X34_Y14_N4
\DRAM|Selector4~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~67_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~66_combout\ & ((\DRAM|mem[191][3]~regout\))) # (!\DRAM|Selector4~66_combout\ & (\DRAM|mem[190][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector4~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[190][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[191][3]~regout\,
	datad => \DRAM|Selector4~66_combout\,
	combout => \DRAM|Selector4~67_combout\);

-- Location: LCFF_X33_Y16_N13
\DRAM|mem[157][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[157][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[157][3]~regout\);

-- Location: LCFF_X31_Y15_N5
\DRAM|mem[141][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[141][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[141][3]~regout\);

-- Location: LCFF_X34_Y16_N29
\DRAM|mem[140][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[140][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[140][3]~regout\);

-- Location: LCCOMB_X34_Y16_N28
\DRAM|Selector4~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~63_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[141][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[140][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[141][3]~regout\,
	datac => \DRAM|mem[140][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector4~63_combout\);

-- Location: LCCOMB_X33_Y16_N12
\DRAM|Selector4~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~64_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~63_combout\ & ((\DRAM|mem[157][3]~regout\))) # (!\DRAM|Selector4~63_combout\ & (\DRAM|mem[156][3]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector4~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[156][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[157][3]~regout\,
	datad => \DRAM|Selector4~63_combout\,
	combout => \DRAM|Selector4~64_combout\);

-- Location: LCFF_X33_Y16_N11
\DRAM|mem[158][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[158][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[158][3]~regout\);

-- Location: LCFF_X29_Y14_N29
\DRAM|mem[143][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[143][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[143][3]~regout\);

-- Location: LCFF_X28_Y16_N23
\DRAM|mem[142][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[142][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[142][3]~regout\);

-- Location: LCCOMB_X28_Y16_N22
\DRAM|Selector4~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~61_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[143][3]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[142][3]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[143][3]~regout\,
	datac => \DRAM|mem[142][3]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector4~61_combout\);

-- Location: LCCOMB_X33_Y16_N10
\DRAM|Selector4~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~62_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector4~61_combout\ & (\DRAM|mem[159][3]~regout\)) # (!\DRAM|Selector4~61_combout\ & ((\DRAM|mem[158][3]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector4~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[159][3]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[158][3]~regout\,
	datad => \DRAM|Selector4~61_combout\,
	combout => \DRAM|Selector4~62_combout\);

-- Location: LCCOMB_X33_Y19_N28
\DRAM|Selector4~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~65_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~33_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector4~62_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector4~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector4~64_combout\,
	datad => \DRAM|Selector4~62_combout\,
	combout => \DRAM|Selector4~65_combout\);

-- Location: LCCOMB_X30_Y16_N28
\DRAM|Selector4~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~68_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector4~65_combout\ & ((\DRAM|Selector4~67_combout\))) # (!\DRAM|Selector4~65_combout\ & (\DRAM|Selector4~60_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector4~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector4~60_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector4~67_combout\,
	datad => \DRAM|Selector4~65_combout\,
	combout => \DRAM|Selector4~68_combout\);

-- Location: LCCOMB_X30_Y16_N22
\DRAM|Selector4~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~69_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector4~58_combout\ & ((\DRAM|Selector4~68_combout\))) # (!\DRAM|Selector4~58_combout\ & (\DRAM|Selector4~37_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (\DRAM|Selector4~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector4~58_combout\,
	datac => \DRAM|Selector4~37_combout\,
	datad => \DRAM|Selector4~68_combout\,
	combout => \DRAM|Selector4~69_combout\);

-- Location: LCCOMB_X34_Y19_N28
\DRAM|Selector4~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~112_combout\ = (\DRAM|Selector7~4_combout\ & (((\DRAM|Selector7~49_combout\)))) # (!\DRAM|Selector7~4_combout\ & ((\DRAM|Selector7~49_combout\ & ((\DRAM|Selector4~69_combout\))) # (!\DRAM|Selector7~49_combout\ & 
-- (\DRAM|Selector4~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~4_combout\,
	datab => \DRAM|Selector4~111_combout\,
	datac => \DRAM|Selector7~49_combout\,
	datad => \DRAM|Selector4~69_combout\,
	combout => \DRAM|Selector4~112_combout\);

-- Location: LCCOMB_X34_Y19_N22
\DRAM|Selector4~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~123_combout\ = (\DRAM|Selector7~4_combout\ & ((\DRAM|Selector4~112_combout\ & (\DRAM|Selector4~122_combout\)) # (!\DRAM|Selector4~112_combout\ & ((\DRAM|Selector4~27_combout\))))) # (!\DRAM|Selector7~4_combout\ & 
-- (((\DRAM|Selector4~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~4_combout\,
	datab => \DRAM|Selector4~122_combout\,
	datac => \DRAM|Selector4~27_combout\,
	datad => \DRAM|Selector4~112_combout\,
	combout => \DRAM|Selector4~123_combout\);

-- Location: LCCOMB_X40_Y22_N0
\DRAM|Selector4~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~167_combout\ = (\DRAM|Selector4~124_combout\ & (((\DRAM|Selector4~166_combout\)) # (!\DRAM|Selector7~5_combout\))) # (!\DRAM|Selector4~124_combout\ & (\DRAM|Selector7~5_combout\ & ((\DRAM|Selector4~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector4~124_combout\,
	datab => \DRAM|Selector7~5_combout\,
	datac => \DRAM|Selector4~166_combout\,
	datad => \DRAM|Selector4~123_combout\,
	combout => \DRAM|Selector4~167_combout\);

-- Location: LCCOMB_X31_Y22_N18
\cpu0|mem_mux0|Data_C[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|mem_mux0|Data_C[3]~3_combout\ = (\cpu0|decoder0|Decoder4~1_combout\ & (((\DRAM|Selector7~176_combout\ & \DRAM|Selector4~167_combout\)))) # (!\cpu0|decoder0|Decoder4~1_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Decoder4~1_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector7~176_combout\,
	datad => \DRAM|Selector4~167_combout\,
	combout => \cpu0|mem_mux0|Data_C[3]~3_combout\);

-- Location: LCCOMB_X31_Y22_N20
\cpu0|rf0|reg_0|Q~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_0|Q~4_combout\ = (!\RESET~combout\ & \cpu0|mem_mux0|Data_C[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RESET~combout\,
	datad => \cpu0|mem_mux0|Data_C[3]~3_combout\,
	combout => \cpu0|rf0|reg_0|Q~4_combout\);

-- Location: LCFF_X30_Y24_N27
\cpu0|rf0|reg_4|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~4_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_4|Q[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_4|Q\(3));

-- Location: LCCOMB_X30_Y24_N28
\cpu0|rf0|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux4~0_combout\ = (\IRAM|Mux6~6_combout\ & (((\cpu0|rf0|reg_7|Q\(3))) # (!\IRAM|Mux5~8_combout\))) # (!\IRAM|Mux6~6_combout\ & (\IRAM|Mux5~8_combout\ & (\cpu0|rf0|reg_6|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux6~6_combout\,
	datab => \IRAM|Mux5~8_combout\,
	datac => \cpu0|rf0|reg_6|Q\(3),
	datad => \cpu0|rf0|reg_7|Q\(3),
	combout => \cpu0|rf0|Mux4~0_combout\);

-- Location: LCCOMB_X30_Y24_N30
\cpu0|rf0|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux4~1_combout\ = (\cpu0|rf0|Mux4~0_combout\ & ((\cpu0|rf0|reg_5|Q\(3)) # ((\IRAM|Mux5~8_combout\)))) # (!\cpu0|rf0|Mux4~0_combout\ & (((\cpu0|rf0|reg_4|Q\(3) & !\IRAM|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_5|Q\(3),
	datab => \cpu0|rf0|reg_4|Q\(3),
	datac => \cpu0|rf0|Mux4~0_combout\,
	datad => \IRAM|Mux5~8_combout\,
	combout => \cpu0|rf0|Mux4~1_combout\);

-- Location: LCCOMB_X29_Y25_N8
\cpu0|rf0|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux4~2_combout\ = (\IRAM|Mux6~6_combout\ & ((\cpu0|rf0|reg_1|Q\(3)) # ((\IRAM|Mux5~8_combout\)))) # (!\IRAM|Mux6~6_combout\ & (((!\IRAM|Mux5~8_combout\ & \cpu0|rf0|reg_0|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_1|Q\(3),
	datab => \IRAM|Mux6~6_combout\,
	datac => \IRAM|Mux5~8_combout\,
	datad => \cpu0|rf0|reg_0|Q\(3),
	combout => \cpu0|rf0|Mux4~2_combout\);

-- Location: LCCOMB_X31_Y25_N26
\cpu0|rf0|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux4~3_combout\ = (\IRAM|Mux5~8_combout\ & ((\cpu0|rf0|Mux4~2_combout\ & ((\cpu0|rf0|reg_3|Q\(3)))) # (!\cpu0|rf0|Mux4~2_combout\ & (\cpu0|rf0|reg_2|Q\(3))))) # (!\IRAM|Mux5~8_combout\ & (((\cpu0|rf0|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_2|Q\(3),
	datab => \cpu0|rf0|reg_3|Q\(3),
	datac => \IRAM|Mux5~8_combout\,
	datad => \cpu0|rf0|Mux4~2_combout\,
	combout => \cpu0|rf0|Mux4~3_combout\);

-- Location: LCCOMB_X30_Y24_N8
\cpu0|rf0|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux4~4_combout\ = (\IRAM|Mux4~4_combout\ & (\cpu0|rf0|Mux4~1_combout\)) # (!\IRAM|Mux4~4_combout\ & ((\cpu0|rf0|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|rf0|Mux4~1_combout\,
	datac => \IRAM|Mux4~4_combout\,
	datad => \cpu0|rf0|Mux4~3_combout\,
	combout => \cpu0|rf0|Mux4~4_combout\);

-- Location: LCFF_X30_Y25_N13
\cpu0|rf0|reg_0|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~3_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_0|Q[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_0|Q\(2));

-- Location: LCCOMB_X30_Y24_N16
\cpu0|rf0|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux5~2_combout\ = (\IRAM|Mux6~6_combout\ & ((\cpu0|rf0|reg_1|Q\(2)) # ((\IRAM|Mux5~8_combout\)))) # (!\IRAM|Mux6~6_combout\ & (((\cpu0|rf0|reg_0|Q\(2) & !\IRAM|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_1|Q\(2),
	datab => \IRAM|Mux6~6_combout\,
	datac => \cpu0|rf0|reg_0|Q\(2),
	datad => \IRAM|Mux5~8_combout\,
	combout => \cpu0|rf0|Mux5~2_combout\);

-- Location: LCFF_X30_Y22_N7
\cpu0|rf0|reg_2|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~3_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_2|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_2|Q\(2));

-- Location: LCCOMB_X30_Y22_N18
\cpu0|rf0|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux5~3_combout\ = (\IRAM|Mux5~8_combout\ & ((\cpu0|rf0|Mux5~2_combout\ & (\cpu0|rf0|reg_3|Q\(2))) # (!\cpu0|rf0|Mux5~2_combout\ & ((\cpu0|rf0|reg_2|Q\(2)))))) # (!\IRAM|Mux5~8_combout\ & (((\cpu0|rf0|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_3|Q\(2),
	datab => \IRAM|Mux5~8_combout\,
	datac => \cpu0|rf0|Mux5~2_combout\,
	datad => \cpu0|rf0|reg_2|Q\(2),
	combout => \cpu0|rf0|Mux5~3_combout\);

-- Location: LCFF_X31_Y21_N1
\cpu0|rf0|reg_7|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~3_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_7|Q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_7|Q\(2));

-- Location: LCFF_X31_Y22_N9
\cpu0|rf0|reg_5|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~3_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_5|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_5|Q\(2));

-- Location: LCFF_X30_Y24_N15
\cpu0|rf0|reg_4|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~3_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_4|Q[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_4|Q\(2));

-- Location: LCFF_X30_Y24_N13
\cpu0|rf0|reg_6|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~3_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_6|Q[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_6|Q\(2));

-- Location: LCCOMB_X30_Y24_N12
\cpu0|rf0|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux5~0_combout\ = (\IRAM|Mux6~6_combout\ & (((\IRAM|Mux5~8_combout\)))) # (!\IRAM|Mux6~6_combout\ & ((\IRAM|Mux5~8_combout\ & ((\cpu0|rf0|reg_6|Q\(2)))) # (!\IRAM|Mux5~8_combout\ & (\cpu0|rf0|reg_4|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux6~6_combout\,
	datab => \cpu0|rf0|reg_4|Q\(2),
	datac => \cpu0|rf0|reg_6|Q\(2),
	datad => \IRAM|Mux5~8_combout\,
	combout => \cpu0|rf0|Mux5~0_combout\);

-- Location: LCCOMB_X31_Y22_N8
\cpu0|rf0|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux5~1_combout\ = (\IRAM|Mux6~6_combout\ & ((\cpu0|rf0|Mux5~0_combout\ & (\cpu0|rf0|reg_7|Q\(2))) # (!\cpu0|rf0|Mux5~0_combout\ & ((\cpu0|rf0|reg_5|Q\(2)))))) # (!\IRAM|Mux6~6_combout\ & (((\cpu0|rf0|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux6~6_combout\,
	datab => \cpu0|rf0|reg_7|Q\(2),
	datac => \cpu0|rf0|reg_5|Q\(2),
	datad => \cpu0|rf0|Mux5~0_combout\,
	combout => \cpu0|rf0|Mux5~1_combout\);

-- Location: LCCOMB_X30_Y22_N20
\cpu0|rf0|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux5~4_combout\ = (\IRAM|Mux4~4_combout\ & ((\cpu0|rf0|Mux5~1_combout\))) # (!\IRAM|Mux4~4_combout\ & (\cpu0|rf0|Mux5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|rf0|Mux5~3_combout\,
	datac => \cpu0|rf0|Mux5~1_combout\,
	datad => \IRAM|Mux4~4_combout\,
	combout => \cpu0|rf0|Mux5~4_combout\);

-- Location: LCCOMB_X31_Y21_N18
\cpu0|alu0|mux_out0|Y[2]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[2]~15_combout\ = (\cpu0|alu0|mux_out0|Equal1~2_combout\ & (((\cpu0|alu0|mux_out0|Y[1]~17_combout\)))) # (!\cpu0|alu0|mux_out0|Equal1~2_combout\ & ((\cpu0|imm_mux0|new_Data_B[2]~14_combout\ & ((\cpu0|rf0|Mux5~4_combout\) # 
-- (!\cpu0|alu0|mux_out0|Y[1]~17_combout\))) # (!\cpu0|imm_mux0|new_Data_B[2]~14_combout\ & (!\cpu0|alu0|mux_out0|Y[1]~17_combout\ & \cpu0|rf0|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|imm_mux0|new_Data_B[2]~14_combout\,
	datab => \cpu0|alu0|mux_out0|Equal1~2_combout\,
	datac => \cpu0|alu0|mux_out0|Y[1]~17_combout\,
	datad => \cpu0|rf0|Mux5~4_combout\,
	combout => \cpu0|alu0|mux_out0|Y[2]~15_combout\);

-- Location: LCCOMB_X31_Y21_N28
\cpu0|alu0|mux_out0|Y[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|mux_out0|Y[2]~16_combout\ = (\cpu0|alu0|mux_out0|Equal1~2_combout\ & ((\cpu0|alu0|mux_out0|Y[2]~15_combout\ & ((\cpu0|rf0|Mux4~4_combout\))) # (!\cpu0|alu0|mux_out0|Y[2]~15_combout\ & (\cpu0|rf0|Mux6~4_combout\)))) # 
-- (!\cpu0|alu0|mux_out0|Equal1~2_combout\ & (((\cpu0|alu0|mux_out0|Y[2]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux6~4_combout\,
	datab => \cpu0|alu0|mux_out0|Equal1~2_combout\,
	datac => \cpu0|rf0|Mux4~4_combout\,
	datad => \cpu0|alu0|mux_out0|Y[2]~15_combout\,
	combout => \cpu0|alu0|mux_out0|Y[2]~16_combout\);

-- Location: LCCOMB_X31_Y21_N14
\cpu0|alu0|adder0|inst0|Sum~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|adder0|inst0|Sum~29_combout\ = (\cpu0|alu0|mux_out0|Equal0~2_combout\ & (\cpu0|alu0|mux_out0|Y[2]~16_combout\)) # (!\cpu0|alu0|mux_out0|Equal0~2_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|alu0|mux_out0|Equal0~2_combout\,
	datac => \cpu0|alu0|mux_out0|Y[2]~16_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~8_combout\,
	combout => \cpu0|alu0|adder0|inst0|Sum~29_combout\);

-- Location: LCFF_X40_Y16_N17
\DRAM|mem[109][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[109][0]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[109][2]~regout\);

-- Location: LCFF_X28_Y20_N27
\DRAM|mem[76][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[76][0]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[76][2]~regout\);

-- Location: LCCOMB_X28_Y20_N26
\DRAM|Selector5~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~160_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[77][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[76][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[77][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[76][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector5~160_combout\);

-- Location: LCCOMB_X40_Y16_N16
\DRAM|Selector5~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~161_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector5~160_combout\ & ((\DRAM|mem[109][2]~regout\))) # (!\DRAM|Selector5~160_combout\ & (\DRAM|mem[108][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector5~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[108][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[109][2]~regout\,
	datad => \DRAM|Selector5~160_combout\,
	combout => \DRAM|Selector5~161_combout\);

-- Location: LCCOMB_X33_Y16_N14
\DRAM|Selector5~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~162_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~159_combout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- \DRAM|Selector5~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~159_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datad => \DRAM|Selector5~161_combout\,
	combout => \DRAM|Selector5~162_combout\);

-- Location: LCCOMB_X40_Y23_N18
\DRAM|mem[127][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[127][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[127][2]~feeder_combout\);

-- Location: LCFF_X40_Y23_N19
\DRAM|mem[127][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[127][2]~feeder_combout\,
	ena => \DRAM|mem[127][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[127][2]~regout\);

-- Location: LCFF_X42_Y20_N27
\DRAM|mem[126][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[126][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[126][2]~regout\);

-- Location: LCFF_X36_Y17_N3
\DRAM|mem[94][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[94][0]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[94][2]~regout\);

-- Location: LCCOMB_X36_Y17_N2
\DRAM|Selector5~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~163_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[95][2]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[94][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[95][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[94][2]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector5~163_combout\);

-- Location: LCCOMB_X42_Y20_N26
\DRAM|Selector5~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~164_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector5~163_combout\ & (\DRAM|mem[127][2]~regout\)) # (!\DRAM|Selector5~163_combout\ & ((\DRAM|mem[126][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector5~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[127][2]~regout\,
	datac => \DRAM|mem[126][2]~regout\,
	datad => \DRAM|Selector5~163_combout\,
	combout => \DRAM|Selector5~164_combout\);

-- Location: LCCOMB_X33_Y16_N16
\DRAM|Selector5~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~165_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector5~162_combout\ & ((\DRAM|Selector5~164_combout\))) # (!\DRAM|Selector5~162_combout\ & (\DRAM|Selector5~157_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector5~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~157_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector5~162_combout\,
	datad => \DRAM|Selector5~164_combout\,
	combout => \DRAM|Selector5~165_combout\);

-- Location: LCFF_X37_Y16_N1
\DRAM|mem[107][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[107][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[107][2]~regout\);

-- Location: LCFF_X37_Y17_N25
\DRAM|mem[106][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[106][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[106][2]~regout\);

-- Location: LCCOMB_X38_Y16_N8
\DRAM|mem[105][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[105][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[105][2]~feeder_combout\);

-- Location: LCFF_X38_Y16_N9
\DRAM|mem[105][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[105][2]~feeder_combout\,
	ena => \DRAM|mem[105][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[105][2]~regout\);

-- Location: LCFF_X36_Y16_N1
\DRAM|mem[104][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[104][0]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[104][2]~regout\);

-- Location: LCCOMB_X36_Y16_N0
\DRAM|Selector5~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~127_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[105][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[104][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[105][2]~regout\,
	datac => \DRAM|mem[104][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~127_combout\);

-- Location: LCCOMB_X37_Y17_N24
\DRAM|Selector5~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~128_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~127_combout\ & (\DRAM|mem[107][2]~regout\)) # (!\DRAM|Selector5~127_combout\ & ((\DRAM|mem[106][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector5~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[107][2]~regout\,
	datac => \DRAM|mem[106][2]~regout\,
	datad => \DRAM|Selector5~127_combout\,
	combout => \DRAM|Selector5~128_combout\);

-- Location: LCFF_X35_Y14_N11
\DRAM|mem[74][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[74][0]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[74][2]~regout\);

-- Location: LCFF_X34_Y14_N11
\DRAM|mem[75][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[75][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[75][2]~regout\);

-- Location: LCFF_X36_Y16_N27
\DRAM|mem[72][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[72][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[72][2]~regout\);

-- Location: LCCOMB_X36_Y16_N26
\DRAM|Selector5~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~129_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[73][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[72][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[73][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[72][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~129_combout\);

-- Location: LCCOMB_X34_Y14_N10
\DRAM|Selector5~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~130_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~129_combout\ & ((\DRAM|mem[75][2]~regout\))) # (!\DRAM|Selector5~129_combout\ & (\DRAM|mem[74][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector5~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[74][2]~regout\,
	datac => \DRAM|mem[75][2]~regout\,
	datad => \DRAM|Selector5~129_combout\,
	combout => \DRAM|Selector5~130_combout\);

-- Location: LCCOMB_X35_Y20_N30
\DRAM|Selector5~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~131_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\cpu0|alu0|adder0|inst0|Sum~28_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|Selector5~128_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector5~130_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|Selector5~128_combout\,
	datad => \DRAM|Selector5~130_combout\,
	combout => \DRAM|Selector5~131_combout\);

-- Location: LCFF_X38_Y17_N17
\DRAM|mem[89][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[89][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[89][2]~regout\);

-- Location: LCFF_X37_Y14_N5
\DRAM|mem[91][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[91][0]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[91][2]~regout\);

-- Location: LCCOMB_X37_Y14_N4
\DRAM|Selector5~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~126_combout\ = (\DRAM|Selector5~125_combout\ & (((\DRAM|mem[91][2]~regout\) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\DRAM|Selector5~125_combout\ & (\DRAM|mem[89][2]~regout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~125_combout\,
	datab => \DRAM|mem[89][2]~regout\,
	datac => \DRAM|mem[91][2]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector5~126_combout\);

-- Location: LCCOMB_X38_Y16_N18
\DRAM|mem[121][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[121][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[121][2]~feeder_combout\);

-- Location: LCFF_X38_Y16_N19
\DRAM|mem[121][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[121][2]~feeder_combout\,
	ena => \DRAM|mem[121][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[121][2]~regout\);

-- Location: LCFF_X37_Y16_N11
\DRAM|mem[123][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[123][0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[123][2]~regout\);

-- Location: LCFF_X36_Y14_N11
\DRAM|mem[122][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[122][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[122][2]~regout\);

-- Location: LCFF_X37_Y15_N11
\DRAM|mem[120][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[120][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[120][2]~regout\);

-- Location: LCCOMB_X37_Y15_N10
\DRAM|Selector5~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~132_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[122][2]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[120][2]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[122][2]~regout\,
	datac => \DRAM|mem[120][2]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector5~132_combout\);

-- Location: LCCOMB_X37_Y16_N10
\DRAM|Selector5~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~133_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector5~132_combout\ & ((\DRAM|mem[123][2]~regout\))) # (!\DRAM|Selector5~132_combout\ & (\DRAM|mem[121][2]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector5~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[121][2]~regout\,
	datac => \DRAM|mem[123][2]~regout\,
	datad => \DRAM|Selector5~132_combout\,
	combout => \DRAM|Selector5~133_combout\);

-- Location: LCCOMB_X35_Y20_N8
\DRAM|Selector5~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~134_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector5~131_combout\ & ((\DRAM|Selector5~133_combout\))) # (!\DRAM|Selector5~131_combout\ & (\DRAM|Selector5~126_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|Selector5~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector5~131_combout\,
	datac => \DRAM|Selector5~126_combout\,
	datad => \DRAM|Selector5~133_combout\,
	combout => \DRAM|Selector5~134_combout\);

-- Location: LCFF_X23_Y19_N19
\DRAM|mem[101][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[101][0]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[101][2]~regout\);

-- Location: LCFF_X40_Y19_N17
\DRAM|mem[103][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[103][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[103][2]~regout\);

-- Location: LCCOMB_X23_Y19_N18
\DRAM|Selector5~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~142_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # ((\DRAM|mem[103][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|mem[101][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[101][2]~regout\,
	datad => \DRAM|mem[103][2]~regout\,
	combout => \DRAM|Selector5~142_combout\);

-- Location: LCFF_X23_Y19_N1
\DRAM|mem[117][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[117][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[117][2]~regout\);

-- Location: LCCOMB_X23_Y19_N0
\DRAM|Selector5~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~143_combout\ = (\DRAM|Selector5~142_combout\ & ((\DRAM|mem[119][2]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\DRAM|Selector5~142_combout\ & (((\DRAM|mem[117][2]~regout\ & \cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[119][2]~regout\,
	datab => \DRAM|Selector5~142_combout\,
	datac => \DRAM|mem[117][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector5~143_combout\);

-- Location: LCFF_X40_Y18_N3
\DRAM|mem[118][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[118][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[118][2]~regout\);

-- Location: LCFF_X28_Y19_N1
\DRAM|mem[116][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[116][0]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[116][2]~regout\);

-- Location: LCFF_X32_Y19_N9
\DRAM|mem[100][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[100][0]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[100][2]~regout\);

-- Location: LCCOMB_X32_Y19_N8
\DRAM|Selector5~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~135_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[102][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[100][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[102][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[100][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~135_combout\);

-- Location: LCCOMB_X28_Y19_N0
\DRAM|Selector5~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~136_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector5~135_combout\ & (\DRAM|mem[118][2]~regout\)) # (!\DRAM|Selector5~135_combout\ & ((\DRAM|mem[116][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector5~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[118][2]~regout\,
	datac => \DRAM|mem[116][2]~regout\,
	datad => \DRAM|Selector5~135_combout\,
	combout => \DRAM|Selector5~136_combout\);

-- Location: LCFF_X36_Y17_N25
\DRAM|mem[86][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[86][0]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[86][2]~regout\);

-- Location: LCFF_X40_Y18_N5
\DRAM|mem[70][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[70][0]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[70][2]~regout\);

-- Location: LCFF_X28_Y19_N27
\DRAM|mem[68][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[68][0]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[68][2]~regout\);

-- Location: LCCOMB_X28_Y19_N26
\DRAM|Selector5~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~139_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[70][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[68][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[70][2]~regout\,
	datac => \DRAM|mem[68][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~139_combout\);

-- Location: LCCOMB_X36_Y17_N24
\DRAM|Selector5~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~140_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector5~139_combout\ & ((\DRAM|mem[86][2]~regout\))) # (!\DRAM|Selector5~139_combout\ & (\DRAM|mem[84][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector5~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[84][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[86][2]~regout\,
	datad => \DRAM|Selector5~139_combout\,
	combout => \DRAM|Selector5~140_combout\);

-- Location: LCFF_X23_Y18_N17
\DRAM|mem[85][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[85][0]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[85][2]~regout\);

-- Location: LCFF_X23_Y18_N19
\DRAM|mem[69][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[69][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[69][2]~regout\);

-- Location: LCCOMB_X23_Y18_N18
\DRAM|Selector5~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~137_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[71][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[69][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[71][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[69][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector5~137_combout\);

-- Location: LCCOMB_X23_Y18_N16
\DRAM|Selector5~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~138_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector5~137_combout\ & (\DRAM|mem[87][2]~regout\)) # (!\DRAM|Selector5~137_combout\ & ((\DRAM|mem[85][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector5~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[87][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[85][2]~regout\,
	datad => \DRAM|Selector5~137_combout\,
	combout => \DRAM|Selector5~138_combout\);

-- Location: LCCOMB_X34_Y20_N30
\DRAM|Selector5~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~141_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector5~138_combout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector5~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector5~140_combout\,
	datac => \DRAM|Selector5~138_combout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector5~141_combout\);

-- Location: LCCOMB_X34_Y20_N24
\DRAM|Selector5~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~144_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector5~141_combout\ & (\DRAM|Selector5~143_combout\)) # (!\DRAM|Selector5~141_combout\ & ((\DRAM|Selector5~136_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector5~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector5~143_combout\,
	datac => \DRAM|Selector5~136_combout\,
	datad => \DRAM|Selector5~141_combout\,
	combout => \DRAM|Selector5~144_combout\);

-- Location: LCFF_X38_Y19_N25
\DRAM|mem[97][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[97][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[97][2]~regout\);

-- Location: LCFF_X32_Y19_N27
\DRAM|mem[96][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[96][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[96][2]~regout\);

-- Location: LCCOMB_X32_Y19_N26
\DRAM|Selector5~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~145_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[97][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[96][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[97][2]~regout\,
	datac => \DRAM|mem[96][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~145_combout\);

-- Location: LCFF_X36_Y15_N1
\DRAM|mem[99][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[99][0]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[99][2]~regout\);

-- Location: LCCOMB_X36_Y15_N0
\DRAM|Selector5~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~146_combout\ = (\DRAM|Selector5~145_combout\ & (((\DRAM|mem[99][2]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\DRAM|Selector5~145_combout\ & (\DRAM|mem[98][2]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[98][2]~regout\,
	datab => \DRAM|Selector5~145_combout\,
	datac => \DRAM|mem[99][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~146_combout\);

-- Location: LCFF_X35_Y16_N27
\DRAM|mem[67][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[67][0]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[67][2]~regout\);

-- Location: LCFF_X35_Y17_N3
\DRAM|mem[66][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[66][0]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[66][2]~regout\);

-- Location: LCFF_X35_Y18_N11
\DRAM|mem[64][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[64][0]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[64][2]~regout\);

-- Location: LCCOMB_X35_Y18_N10
\DRAM|Selector5~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~149_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|mem[65][2]~regout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[64][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[65][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[64][2]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector5~149_combout\);

-- Location: LCCOMB_X35_Y17_N2
\DRAM|Selector5~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~150_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~149_combout\ & (\DRAM|mem[67][2]~regout\)) # (!\DRAM|Selector5~149_combout\ & ((\DRAM|mem[66][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector5~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[67][2]~regout\,
	datac => \DRAM|mem[66][2]~regout\,
	datad => \DRAM|Selector5~149_combout\,
	combout => \DRAM|Selector5~150_combout\);

-- Location: LCFF_X35_Y16_N1
\DRAM|mem[83][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[83][0]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[83][2]~regout\);

-- Location: LCFF_X35_Y18_N9
\DRAM|mem[80][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[80][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[80][2]~regout\);

-- Location: LCCOMB_X35_Y18_N8
\DRAM|Selector5~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~147_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[82][2]~regout\) # ((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\DRAM|mem[80][2]~regout\ & 
-- !\cpu0|alu0|mux_out0|Y[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[82][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[80][2]~regout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector5~147_combout\);

-- Location: LCCOMB_X35_Y16_N0
\DRAM|Selector5~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~148_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector5~147_combout\ & ((\DRAM|mem[83][2]~regout\))) # (!\DRAM|Selector5~147_combout\ & (\DRAM|mem[81][2]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector5~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[81][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[83][2]~regout\,
	datad => \DRAM|Selector5~147_combout\,
	combout => \DRAM|Selector5~148_combout\);

-- Location: LCCOMB_X35_Y17_N4
\DRAM|Selector5~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~151_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # (\DRAM|Selector5~148_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector5~150_combout\ & 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector5~150_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datad => \DRAM|Selector5~148_combout\,
	combout => \DRAM|Selector5~151_combout\);

-- Location: LCFF_X36_Y15_N3
\DRAM|mem[115][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[115][0]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[115][2]~regout\);

-- Location: LCFF_X36_Y19_N21
\DRAM|mem[112][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[112][0]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[112][2]~regout\);

-- Location: LCCOMB_X36_Y19_N20
\DRAM|Selector5~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~152_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|mem[114][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|mem[112][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[114][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[112][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~152_combout\);

-- Location: LCCOMB_X36_Y15_N2
\DRAM|Selector5~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~153_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector5~152_combout\ & ((\DRAM|mem[115][2]~regout\))) # (!\DRAM|Selector5~152_combout\ & (\DRAM|mem[113][2]~regout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector5~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[113][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[115][2]~regout\,
	datad => \DRAM|Selector5~152_combout\,
	combout => \DRAM|Selector5~153_combout\);

-- Location: LCCOMB_X35_Y17_N6
\DRAM|Selector5~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~154_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector5~151_combout\ & ((\DRAM|Selector5~153_combout\))) # (!\DRAM|Selector5~151_combout\ & (\DRAM|Selector5~146_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector5~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector5~146_combout\,
	datac => \DRAM|Selector5~151_combout\,
	datad => \DRAM|Selector5~153_combout\,
	combout => \DRAM|Selector5~154_combout\);

-- Location: LCCOMB_X34_Y20_N18
\DRAM|Selector5~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~155_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\) # ((\DRAM|Selector5~144_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- ((\DRAM|Selector5~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector5~144_combout\,
	datad => \DRAM|Selector5~154_combout\,
	combout => \DRAM|Selector5~155_combout\);

-- Location: LCCOMB_X34_Y20_N28
\DRAM|Selector5~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~166_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector5~155_combout\ & (\DRAM|Selector5~165_combout\)) # (!\DRAM|Selector5~155_combout\ & ((\DRAM|Selector5~134_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector5~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|Selector5~165_combout\,
	datac => \DRAM|Selector5~134_combout\,
	datad => \DRAM|Selector5~155_combout\,
	combout => \DRAM|Selector5~166_combout\);

-- Location: LCFF_X30_Y13_N27
\DRAM|mem[183][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[183][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[183][2]~regout\);

-- Location: LCFF_X29_Y16_N3
\DRAM|mem[135][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[135][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[135][2]~regout\);

-- Location: LCCOMB_X29_Y16_N2
\DRAM|Selector5~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~33_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[167][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[135][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[167][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[135][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector5~33_combout\);

-- Location: LCCOMB_X30_Y13_N26
\DRAM|Selector5~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~34_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector5~33_combout\ & ((\DRAM|mem[183][2]~regout\))) # (!\DRAM|Selector5~33_combout\ & (\DRAM|mem[151][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector5~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[151][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[183][2]~regout\,
	datad => \DRAM|Selector5~33_combout\,
	combout => \DRAM|Selector5~34_combout\);

-- Location: LCFF_X34_Y15_N21
\DRAM|mem[187][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[187][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[187][2]~regout\);

-- Location: LCFF_X28_Y15_N27
\DRAM|mem[139][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[139][0]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[139][2]~regout\);

-- Location: LCCOMB_X28_Y15_N26
\DRAM|Selector5~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~35_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[155][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[139][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[155][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[139][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector5~35_combout\);

-- Location: LCCOMB_X34_Y15_N20
\DRAM|Selector5~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~36_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector5~35_combout\ & ((\DRAM|mem[187][2]~regout\))) # (!\DRAM|Selector5~35_combout\ & (\DRAM|mem[171][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector5~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[171][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[187][2]~regout\,
	datad => \DRAM|Selector5~35_combout\,
	combout => \DRAM|Selector5~36_combout\);

-- Location: LCFF_X34_Y15_N23
\DRAM|mem[179][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[179][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[179][2]~regout\);

-- Location: LCCOMB_X32_Y14_N24
\DRAM|mem[147][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[147][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[147][2]~feeder_combout\);

-- Location: LCFF_X32_Y14_N25
\DRAM|mem[147][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[147][2]~feeder_combout\,
	ena => \DRAM|mem[147][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[147][2]~regout\);

-- Location: LCFF_X33_Y14_N1
\DRAM|mem[131][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[131][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[131][2]~regout\);

-- Location: LCCOMB_X33_Y14_N0
\DRAM|Selector5~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~37_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[147][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[131][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[147][2]~regout\,
	datac => \DRAM|mem[131][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector5~37_combout\);

-- Location: LCCOMB_X34_Y15_N22
\DRAM|Selector5~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~38_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector5~37_combout\ & ((\DRAM|mem[179][2]~regout\))) # (!\DRAM|Selector5~37_combout\ & (\DRAM|mem[163][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector5~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[163][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[179][2]~regout\,
	datad => \DRAM|Selector5~37_combout\,
	combout => \DRAM|Selector5~38_combout\);

-- Location: LCCOMB_X29_Y15_N14
\DRAM|Selector5~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~39_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|Selector5~36_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector5~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector5~36_combout\,
	datad => \DRAM|Selector5~38_combout\,
	combout => \DRAM|Selector5~39_combout\);

-- Location: LCFF_X34_Y14_N1
\DRAM|mem[191][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[191][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[191][2]~regout\);

-- Location: LCFF_X29_Y14_N27
\DRAM|mem[143][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[143][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[143][2]~regout\);

-- Location: LCCOMB_X29_Y14_N26
\DRAM|Selector5~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~40_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[175][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[143][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[175][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[143][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector5~40_combout\);

-- Location: LCCOMB_X34_Y14_N0
\DRAM|Selector5~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~41_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector5~40_combout\ & ((\DRAM|mem[191][2]~regout\))) # (!\DRAM|Selector5~40_combout\ & (\DRAM|mem[159][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector5~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[159][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[191][2]~regout\,
	datad => \DRAM|Selector5~40_combout\,
	combout => \DRAM|Selector5~41_combout\);

-- Location: LCCOMB_X29_Y15_N8
\DRAM|Selector5~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~42_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector5~39_combout\ & ((\DRAM|Selector5~41_combout\))) # (!\DRAM|Selector5~39_combout\ & (\DRAM|Selector5~34_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector5~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector5~34_combout\,
	datac => \DRAM|Selector5~39_combout\,
	datad => \DRAM|Selector5~41_combout\,
	combout => \DRAM|Selector5~42_combout\);

-- Location: LCFF_X32_Y15_N27
\DRAM|mem[189][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[189][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[189][2]~regout\);

-- Location: LCFF_X35_Y14_N1
\DRAM|mem[181][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[181][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[181][2]~regout\);

-- Location: LCFF_X31_Y16_N9
\DRAM|mem[177][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[177][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[177][2]~regout\);

-- Location: LCCOMB_X31_Y16_N8
\DRAM|Selector5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~19_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[181][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[177][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[181][2]~regout\,
	datac => \DRAM|mem[177][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector5~19_combout\);

-- Location: LCCOMB_X32_Y15_N26
\DRAM|Selector5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~20_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector5~19_combout\ & ((\DRAM|mem[189][2]~regout\))) # (!\DRAM|Selector5~19_combout\ & (\DRAM|mem[185][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[185][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[189][2]~regout\,
	datad => \DRAM|Selector5~19_combout\,
	combout => \DRAM|Selector5~20_combout\);

-- Location: LCCOMB_X31_Y15_N10
\DRAM|mem[141][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[141][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[141][2]~feeder_combout\);

-- Location: LCFF_X31_Y15_N11
\DRAM|mem[141][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[141][2]~feeder_combout\,
	ena => \DRAM|mem[141][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[141][2]~regout\);

-- Location: LCFF_X30_Y15_N9
\DRAM|mem[133][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[133][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[133][2]~regout\);

-- Location: LCFF_X30_Y15_N19
\DRAM|mem[129][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[129][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[129][2]~regout\);

-- Location: LCCOMB_X30_Y15_N18
\DRAM|Selector5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~16_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[137][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[129][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[137][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[129][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector5~16_combout\);

-- Location: LCCOMB_X30_Y15_N8
\DRAM|Selector5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~17_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector5~16_combout\ & (\DRAM|mem[141][2]~regout\)) # (!\DRAM|Selector5~16_combout\ & ((\DRAM|mem[133][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[141][2]~regout\,
	datac => \DRAM|mem[133][2]~regout\,
	datad => \DRAM|Selector5~16_combout\,
	combout => \DRAM|Selector5~17_combout\);

-- Location: LCFF_X32_Y13_N5
\DRAM|mem[153][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[153][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[153][2]~regout\);

-- Location: LCFF_X32_Y13_N31
\DRAM|mem[145][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[145][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[145][2]~regout\);

-- Location: LCCOMB_X32_Y13_N30
\DRAM|Selector5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~14_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[149][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[145][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[149][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[145][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector5~14_combout\);

-- Location: LCCOMB_X32_Y13_N4
\DRAM|Selector5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~15_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector5~14_combout\ & (\DRAM|mem[157][2]~regout\)) # (!\DRAM|Selector5~14_combout\ & ((\DRAM|mem[153][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[157][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[153][2]~regout\,
	datad => \DRAM|Selector5~14_combout\,
	combout => \DRAM|Selector5~15_combout\);

-- Location: LCCOMB_X29_Y15_N24
\DRAM|Selector5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~18_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|alu0|adder0|inst0|Sum~27_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector5~15_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|Selector5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector5~17_combout\,
	datad => \DRAM|Selector5~15_combout\,
	combout => \DRAM|Selector5~18_combout\);

-- Location: LCCOMB_X33_Y13_N8
\DRAM|mem[173][0]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[173][0]~29_combout\ = (\DRAM|Decoder1~10_combout\ & (\DRAM|Decoder1~0_combout\ & \DRAM|mem[247][0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~10_combout\,
	datac => \DRAM|Decoder1~0_combout\,
	datad => \DRAM|mem[247][0]~0_combout\,
	combout => \DRAM|mem[173][0]~29_combout\);

-- Location: LCFF_X32_Y15_N9
\DRAM|mem[173][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[173][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[173][2]~regout\);

-- Location: LCFF_X33_Y15_N23
\DRAM|mem[169][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[169][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[169][2]~regout\);

-- Location: LCFF_X32_Y17_N31
\DRAM|mem[161][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[161][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[161][2]~regout\);

-- Location: LCCOMB_X32_Y17_N30
\DRAM|Selector5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~12_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[169][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[161][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[169][2]~regout\,
	datac => \DRAM|mem[161][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector5~12_combout\);

-- Location: LCCOMB_X32_Y15_N8
\DRAM|Selector5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~13_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector5~12_combout\ & ((\DRAM|mem[173][2]~regout\))) # (!\DRAM|Selector5~12_combout\ & (\DRAM|mem[165][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[165][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[173][2]~regout\,
	datad => \DRAM|Selector5~12_combout\,
	combout => \DRAM|Selector5~13_combout\);

-- Location: LCCOMB_X29_Y15_N2
\DRAM|Selector5~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~21_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector5~18_combout\ & (\DRAM|Selector5~20_combout\)) # (!\DRAM|Selector5~18_combout\ & ((\DRAM|Selector5~13_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector5~20_combout\,
	datac => \DRAM|Selector5~18_combout\,
	datad => \DRAM|Selector5~13_combout\,
	combout => \DRAM|Selector5~21_combout\);

-- Location: LCCOMB_X31_Y17_N8
\DRAM|mem[172][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[172][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[172][2]~feeder_combout\);

-- Location: LCFF_X31_Y17_N9
\DRAM|mem[172][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[172][2]~feeder_combout\,
	ena => \DRAM|mem[172][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[172][2]~regout\);

-- Location: LCFF_X30_Y17_N17
\DRAM|mem[164][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[164][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[164][2]~regout\);

-- Location: LCFF_X30_Y17_N27
\DRAM|mem[160][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[160][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[160][2]~regout\);

-- Location: LCCOMB_X30_Y17_N26
\DRAM|Selector5~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~24_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[168][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[160][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[168][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[160][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector5~24_combout\);

-- Location: LCCOMB_X30_Y17_N16
\DRAM|Selector5~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~25_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector5~24_combout\ & (\DRAM|mem[172][2]~regout\)) # (!\DRAM|Selector5~24_combout\ & ((\DRAM|mem[164][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[172][2]~regout\,
	datac => \DRAM|mem[164][2]~regout\,
	datad => \DRAM|Selector5~24_combout\,
	combout => \DRAM|Selector5~25_combout\);

-- Location: LCFF_X29_Y15_N7
\DRAM|mem[140][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[140][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[140][2]~regout\);

-- Location: LCFF_X31_Y14_N29
\DRAM|mem[136][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[136][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[136][2]~regout\);

-- Location: LCFF_X29_Y15_N13
\DRAM|mem[128][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[128][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[128][2]~regout\);

-- Location: LCCOMB_X29_Y15_N12
\DRAM|Selector5~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~26_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[136][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[128][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[136][2]~regout\,
	datac => \DRAM|mem[128][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector5~26_combout\);

-- Location: LCCOMB_X29_Y15_N6
\DRAM|Selector5~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~27_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector5~26_combout\ & ((\DRAM|mem[140][2]~regout\))) # (!\DRAM|Selector5~26_combout\ & (\DRAM|mem[132][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[132][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[140][2]~regout\,
	datad => \DRAM|Selector5~26_combout\,
	combout => \DRAM|Selector5~27_combout\);

-- Location: LCCOMB_X29_Y15_N0
\DRAM|Selector5~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~28_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\) # ((\DRAM|Selector5~25_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- ((\DRAM|Selector5~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|Selector5~25_combout\,
	datad => \DRAM|Selector5~27_combout\,
	combout => \DRAM|Selector5~28_combout\);

-- Location: LCFF_X27_Y13_N19
\DRAM|mem[148][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[148][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[148][2]~regout\);

-- Location: LCFF_X30_Y14_N21
\DRAM|mem[144][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[144][0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[144][2]~regout\);

-- Location: LCCOMB_X30_Y14_N20
\DRAM|Selector5~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~22_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[152][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[144][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[152][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[144][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector5~22_combout\);

-- Location: LCCOMB_X27_Y13_N18
\DRAM|Selector5~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~23_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector5~22_combout\ & (\DRAM|mem[156][2]~regout\)) # (!\DRAM|Selector5~22_combout\ & ((\DRAM|mem[148][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[156][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[148][2]~regout\,
	datad => \DRAM|Selector5~22_combout\,
	combout => \DRAM|Selector5~23_combout\);

-- Location: LCFF_X31_Y19_N11
\DRAM|mem[188][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[188][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[188][2]~regout\);

-- Location: LCFF_X31_Y16_N27
\DRAM|mem[176][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[176][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[176][2]~regout\);

-- Location: LCCOMB_X31_Y16_N26
\DRAM|Selector5~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~29_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[180][2]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[176][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[180][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[176][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector5~29_combout\);

-- Location: LCCOMB_X31_Y19_N10
\DRAM|Selector5~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~30_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector5~29_combout\ & ((\DRAM|mem[188][2]~regout\))) # (!\DRAM|Selector5~29_combout\ & (\DRAM|mem[184][2]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector5~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[184][2]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[188][2]~regout\,
	datad => \DRAM|Selector5~29_combout\,
	combout => \DRAM|Selector5~30_combout\);

-- Location: LCCOMB_X29_Y15_N10
\DRAM|Selector5~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~31_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector5~28_combout\ & ((\DRAM|Selector5~30_combout\))) # (!\DRAM|Selector5~28_combout\ & (\DRAM|Selector5~23_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (\DRAM|Selector5~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|Selector5~28_combout\,
	datac => \DRAM|Selector5~23_combout\,
	datad => \DRAM|Selector5~30_combout\,
	combout => \DRAM|Selector5~31_combout\);

-- Location: LCCOMB_X29_Y15_N20
\DRAM|Selector5~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~32_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector5~21_combout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector5~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|Selector5~21_combout\,
	datac => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datad => \DRAM|Selector5~31_combout\,
	combout => \DRAM|Selector5~32_combout\);

-- Location: LCCOMB_X31_Y22_N24
\DRAM|Selector5~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~43_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~32_combout\ & ((\DRAM|Selector5~42_combout\))) # (!\DRAM|Selector5~32_combout\ & (\DRAM|Selector5~11_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector5~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~11_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector5~42_combout\,
	datad => \DRAM|Selector5~32_combout\,
	combout => \DRAM|Selector5~43_combout\);

-- Location: LCFF_X22_Y19_N29
\DRAM|mem[215][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[215][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[215][2]~regout\);

-- Location: LCFF_X20_Y18_N9
\DRAM|mem[214][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[214][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[214][2]~regout\);

-- Location: LCCOMB_X22_Y16_N24
\DRAM|mem[213][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[213][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|mem[213][2]~feeder_combout\);

-- Location: LCFF_X22_Y16_N25
\DRAM|mem[213][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[213][2]~feeder_combout\,
	ena => \DRAM|mem[213][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[213][2]~regout\);

-- Location: LCFF_X21_Y17_N1
\DRAM|mem[212][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[212][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[212][2]~regout\);

-- Location: LCCOMB_X21_Y17_N0
\DRAM|Selector5~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~113_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[213][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[212][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[213][2]~regout\,
	datac => \DRAM|mem[212][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~113_combout\);

-- Location: LCCOMB_X20_Y18_N8
\DRAM|Selector5~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~114_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~113_combout\ & (\DRAM|mem[215][2]~regout\)) # (!\DRAM|Selector5~113_combout\ & ((\DRAM|mem[214][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector5~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|mem[215][2]~regout\,
	datac => \DRAM|mem[214][2]~regout\,
	datad => \DRAM|Selector5~113_combout\,
	combout => \DRAM|Selector5~114_combout\);

-- Location: LCFF_X22_Y17_N27
\DRAM|mem[208][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[208][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[208][2]~regout\);

-- Location: LCCOMB_X22_Y17_N26
\DRAM|Selector5~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~117_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[209][2]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[208][2]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[209][2]~regout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|mem[208][2]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector5~117_combout\);

-- Location: LCCOMB_X24_Y16_N8
\DRAM|mem[211][0]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[211][0]~79_combout\ = (\DRAM|Decoder1~15_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Decoder1~15_combout\,
	datab => \DRAM|mem[247][0]~0_combout\,
	datac => \DRAM|Decoder1~16_combout\,
	combout => \DRAM|mem[211][0]~79_combout\);

-- Location: LCFF_X21_Y18_N3
\DRAM|mem[211][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[211][0]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[211][2]~regout\);

-- Location: LCFF_X21_Y18_N1
\DRAM|mem[210][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[210][0]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[210][2]~regout\);

-- Location: LCCOMB_X21_Y18_N2
\DRAM|Selector5~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~118_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector5~117_combout\ & (\DRAM|mem[211][2]~regout\)) # (!\DRAM|Selector5~117_combout\ & ((\DRAM|mem[210][2]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (\DRAM|Selector5~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|Selector5~117_combout\,
	datac => \DRAM|mem[211][2]~regout\,
	datad => \DRAM|mem[210][2]~regout\,
	combout => \DRAM|Selector5~118_combout\);

-- Location: LCCOMB_X24_Y22_N22
\DRAM|Selector5~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~119_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector5~116_combout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|Selector5~118_combout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~116_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector5~118_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector5~119_combout\);

-- Location: LCCOMB_X24_Y22_N24
\DRAM|Selector5~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~122_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector5~119_combout\ & (\DRAM|Selector5~121_combout\)) # (!\DRAM|Selector5~119_combout\ & ((\DRAM|Selector5~114_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector5~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~121_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector5~114_combout\,
	datad => \DRAM|Selector5~119_combout\,
	combout => \DRAM|Selector5~122_combout\);

-- Location: LCCOMB_X31_Y22_N26
\DRAM|Selector5~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~123_combout\ = (\DRAM|Selector5~112_combout\ & (((\DRAM|Selector5~122_combout\)) # (!\DRAM|Selector7~49_combout\))) # (!\DRAM|Selector5~112_combout\ & (\DRAM|Selector7~49_combout\ & (\DRAM|Selector5~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~112_combout\,
	datab => \DRAM|Selector7~49_combout\,
	datac => \DRAM|Selector5~43_combout\,
	datad => \DRAM|Selector5~122_combout\,
	combout => \DRAM|Selector5~123_combout\);

-- Location: LCCOMB_X31_Y22_N12
\DRAM|Selector5~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~124_combout\ = (\DRAM|Selector7~5_combout\ & (((\DRAM|Selector7~6_combout\) # (\DRAM|Selector5~123_combout\)))) # (!\DRAM|Selector7~5_combout\ & (\IOA~combout\(2) & (!\DRAM|Selector7~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IOA~combout\(2),
	datab => \DRAM|Selector7~5_combout\,
	datac => \DRAM|Selector7~6_combout\,
	datad => \DRAM|Selector5~123_combout\,
	combout => \DRAM|Selector5~124_combout\);

-- Location: LCCOMB_X31_Y22_N22
\DRAM|Selector5~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~167_combout\ = (\DRAM|Selector7~6_combout\ & ((\DRAM|Selector5~124_combout\ & ((\DRAM|Selector5~166_combout\))) # (!\DRAM|Selector5~124_combout\ & (\IOB~combout\(2))))) # (!\DRAM|Selector7~6_combout\ & (((\DRAM|Selector5~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IOB~combout\(2),
	datab => \DRAM|Selector5~166_combout\,
	datac => \DRAM|Selector7~6_combout\,
	datad => \DRAM|Selector5~124_combout\,
	combout => \DRAM|Selector5~167_combout\);

-- Location: LCCOMB_X31_Y22_N0
\cpu0|mem_mux0|Data_C[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|mem_mux0|Data_C[2]~2_combout\ = (\cpu0|decoder0|Decoder4~1_combout\ & (((\DRAM|Selector7~176_combout\ & \DRAM|Selector5~167_combout\)))) # (!\cpu0|decoder0|Decoder4~1_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Decoder4~1_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector7~176_combout\,
	datad => \DRAM|Selector5~167_combout\,
	combout => \cpu0|mem_mux0|Data_C[2]~2_combout\);

-- Location: LCCOMB_X31_Y22_N28
\cpu0|rf0|reg_0|Q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_0|Q~3_combout\ = (!\RESET~combout\ & \cpu0|mem_mux0|Data_C[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RESET~combout\,
	datad => \cpu0|mem_mux0|Data_C[2]~2_combout\,
	combout => \cpu0|rf0|reg_0|Q~3_combout\);

-- Location: LCFF_X30_Y22_N17
\cpu0|rf0|reg_3|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~3_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_3|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_3|Q\(2));

-- Location: LCCOMB_X30_Y25_N8
\cpu0|rf0|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux13~2_combout\ = (\cpu0|decoder0|SB[1]~1_combout\ & (((\cpu0|decoder0|SB[0]~0_combout\)))) # (!\cpu0|decoder0|SB[1]~1_combout\ & ((\cpu0|decoder0|SB[0]~0_combout\ & (\cpu0|rf0|reg_1|Q\(2))) # (!\cpu0|decoder0|SB[0]~0_combout\ & 
-- ((\cpu0|rf0|reg_0|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_1|Q\(2),
	datab => \cpu0|rf0|reg_0|Q\(2),
	datac => \cpu0|decoder0|SB[1]~1_combout\,
	datad => \cpu0|decoder0|SB[0]~0_combout\,
	combout => \cpu0|rf0|Mux13~2_combout\);

-- Location: LCCOMB_X30_Y22_N16
\cpu0|rf0|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux13~3_combout\ = (\cpu0|decoder0|SB[1]~1_combout\ & ((\cpu0|rf0|Mux13~2_combout\ & ((\cpu0|rf0|reg_3|Q\(2)))) # (!\cpu0|rf0|Mux13~2_combout\ & (\cpu0|rf0|reg_2|Q\(2))))) # (!\cpu0|decoder0|SB[1]~1_combout\ & (((\cpu0|rf0|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_2|Q\(2),
	datab => \cpu0|decoder0|SB[1]~1_combout\,
	datac => \cpu0|rf0|reg_3|Q\(2),
	datad => \cpu0|rf0|Mux13~2_combout\,
	combout => \cpu0|rf0|Mux13~3_combout\);

-- Location: LCCOMB_X30_Y24_N14
\cpu0|rf0|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux13~0_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|decoder0|SB[1]~1_combout\)))) # (!\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|decoder0|SB[1]~1_combout\ & (\cpu0|rf0|reg_6|Q\(2))) # (!\cpu0|decoder0|SB[1]~1_combout\ & 
-- ((\cpu0|rf0|reg_4|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|reg_6|Q\(2),
	datab => \cpu0|decoder0|SB[0]~0_combout\,
	datac => \cpu0|rf0|reg_4|Q\(2),
	datad => \cpu0|decoder0|SB[1]~1_combout\,
	combout => \cpu0|rf0|Mux13~0_combout\);

-- Location: LCCOMB_X31_Y21_N0
\cpu0|rf0|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux13~1_combout\ = (\cpu0|decoder0|SB[0]~0_combout\ & ((\cpu0|rf0|Mux13~0_combout\ & ((\cpu0|rf0|reg_7|Q\(2)))) # (!\cpu0|rf0|Mux13~0_combout\ & (\cpu0|rf0|reg_5|Q\(2))))) # (!\cpu0|decoder0|SB[0]~0_combout\ & (((\cpu0|rf0|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[0]~0_combout\,
	datab => \cpu0|rf0|reg_5|Q\(2),
	datac => \cpu0|rf0|reg_7|Q\(2),
	datad => \cpu0|rf0|Mux13~0_combout\,
	combout => \cpu0|rf0|Mux13~1_combout\);

-- Location: LCCOMB_X31_Y21_N12
\cpu0|rf0|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux13~4_combout\ = (\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux13~1_combout\))) # (!\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux13~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|decoder0|SB[2]~2_combout\,
	datac => \cpu0|rf0|Mux13~3_combout\,
	datad => \cpu0|rf0|Mux13~1_combout\,
	combout => \cpu0|rf0|Mux13~4_combout\);

-- Location: LCCOMB_X31_Y21_N22
\cpu0|alu0|muxBneg0|Out[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|muxBneg0|Out[2]~5_combout\ = \cpu0|alu0|control0|Decoder0~2_combout\ $ (((\cpu0|imm_mux0|new_Data_B[2]~10_combout\) # ((!\cpu0|decoder0|WideOr7~0_combout\ & \cpu0|rf0|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|control0|Decoder0~2_combout\,
	datab => \cpu0|decoder0|WideOr7~0_combout\,
	datac => \cpu0|imm_mux0|new_Data_B[2]~10_combout\,
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \cpu0|alu0|muxBneg0|Out[2]~5_combout\);

-- Location: LCCOMB_X31_Y12_N12
\cpu0|alu0|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|Equal1~3_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Equal0~2_combout\ & ((!\cpu0|alu0|mux_out0|Y[2]~16_combout\))) # (!\cpu0|alu0|mux_out0|Equal0~2_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Equal0~2_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~8_combout\,
	datac => \cpu0|alu0|mux_out0|Y[2]~16_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \cpu0|alu0|Equal1~3_combout\);

-- Location: LCCOMB_X31_Y12_N10
\cpu0|alu0|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|alu0|Equal1~2_combout\ = (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~18_combout\ & !\cpu0|alu0|adder0|inst0|Sum~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \cpu0|alu0|Equal1~2_combout\);

-- Location: LCCOMB_X30_Y26_N22
\cpu0|branch_mux0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|branch_mux0|Mux0~0_combout\ = (\IRAM|Mux2~4_combout\) # ((\cpu0|alu0|Equal1~3_combout\ & (\cpu0|alu0|Equal1~2_combout\ & !\cpu0|alu0|mux_out0|Y[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux2~4_combout\,
	datab => \cpu0|alu0|Equal1~3_combout\,
	datac => \cpu0|alu0|Equal1~2_combout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \cpu0|branch_mux0|Mux0~0_combout\);

-- Location: LCCOMB_X30_Y26_N0
\cpu0|branch_mux0|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|branch_mux0|Mux0~1_combout\ = (\cpu0|decoder0|WideOr2~0_combout\ & (\IRAM|Mux3~6_combout\ $ (((!\cpu0|alu0|mux_out0|Y[7]~12_combout\ & \cpu0|branch_mux0|Mux0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	datab => \cpu0|branch_mux0|Mux0~0_combout\,
	datac => \IRAM|Mux3~6_combout\,
	datad => \cpu0|decoder0|WideOr2~0_combout\,
	combout => \cpu0|branch_mux0|Mux0~1_combout\);

-- Location: LCCOMB_X27_Y27_N26
\cpu0|adder_branch|inst2|Sum~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~12_combout\ = (!\cpu0|halt0|H~3_combout\ & ((\cpu0|branch_mux0|Mux0~1_combout\ & ((\cpu0|adder_branch|inst2|Sum~10_combout\))) # (!\cpu0|branch_mux0|Mux0~1_combout\ & (\cpu0|adder_plus2|inst4|Sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|adder_plus2|inst4|Sum~0_combout\,
	datab => \cpu0|halt0|H~3_combout\,
	datac => \cpu0|adder_branch|inst2|Sum~10_combout\,
	datad => \cpu0|branch_mux0|Mux0~1_combout\,
	combout => \cpu0|adder_branch|inst2|Sum~12_combout\);

-- Location: LCCOMB_X28_Y23_N24
\cpu0|pc0|PC~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|pc0|PC~5_combout\ = (!\RESET~combout\ & ((\cpu0|adder_branch|inst2|Sum~12_combout\) # ((\cpu0|halt0|H~3_combout\ & \cpu0|pc0|PC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \cpu0|halt0|H~3_combout\,
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|adder_branch|inst2|Sum~12_combout\,
	combout => \cpu0|pc0|PC~5_combout\);

-- Location: LCFF_X28_Y23_N25
\cpu0|pc0|PC[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|pc0|PC~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|pc0|PC\(4));

-- Location: LCCOMB_X28_Y23_N22
\IRAM|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux1~3_combout\ = (\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(1) $ (\cpu0|pc0|PC\(4) $ (\cpu0|pc0|PC\(3))))) # (!\cpu0|pc0|PC\(2) & (!\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(4) & \cpu0|pc0|PC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux1~3_combout\);

-- Location: LCCOMB_X28_Y23_N16
\IRAM|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux1~4_combout\ = (\cpu0|pc0|PC\(5)) # ((\cpu0|pc0|PC\(4)) # ((!\cpu0|pc0|PC\(1) & \cpu0|pc0|PC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(2),
	combout => \IRAM|Mux1~4_combout\);

-- Location: LCCOMB_X29_Y23_N30
\IRAM|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux1~5_combout\ = (\IRAM|Mux1~0_combout\ & (((!\IRAM|Mux1~3_combout\ & \IRAM|Mux1~1_combout\)) # (!\IRAM|Mux1~4_combout\))) # (!\IRAM|Mux1~0_combout\ & (!\IRAM|Mux1~3_combout\ & (\IRAM|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~0_combout\,
	datab => \IRAM|Mux1~3_combout\,
	datac => \IRAM|Mux1~1_combout\,
	datad => \IRAM|Mux1~4_combout\,
	combout => \IRAM|Mux1~5_combout\);

-- Location: LCCOMB_X28_Y24_N30
\IRAM|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux1~2_combout\ = (\cpu0|pc0|PC\(6) & (!\cpu0|pc0|PC\(5) & (!\cpu0|pc0|PC\(7) & !\cpu0|pc0|PC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(7),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux1~2_combout\);

-- Location: LCCOMB_X29_Y23_N0
\IRAM|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux1~8_combout\ = (\IRAM|Mux1~5_combout\) # ((\IRAM|Mux1~2_combout\) # ((!\cpu0|pc0|PC\(7) & \IRAM|Mux1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(7),
	datab => \IRAM|Mux1~5_combout\,
	datac => \IRAM|Mux1~2_combout\,
	datad => \IRAM|Mux1~7_combout\,
	combout => \IRAM|Mux1~8_combout\);

-- Location: LCCOMB_X30_Y26_N30
\cpu0|adder_branch|inst0|Sum~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst0|Sum~1_combout\ = (\cpu0|pc0|PC\(0) & (((\IRAM|Mux1~8_combout\) # (\IRAM|Mux15~6_combout\)) # (!\IRAM|Mux0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(0),
	datab => \IRAM|Mux0~6_combout\,
	datac => \IRAM|Mux1~8_combout\,
	datad => \IRAM|Mux15~6_combout\,
	combout => \cpu0|adder_branch|inst0|Sum~1_combout\);

-- Location: LCCOMB_X30_Y26_N8
\cpu0|adder_branch|inst1|Sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst1|Sum~0_combout\ = \cpu0|adder_branch|inst0|Sum~1_combout\ $ (\cpu0|pc0|PC\(1) $ (((\IRAM|Mux14~6_combout\) # (!\cpu0|decoder0|WideOr2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux14~6_combout\,
	datab => \cpu0|adder_branch|inst0|Sum~1_combout\,
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|decoder0|WideOr2~0_combout\,
	combout => \cpu0|adder_branch|inst1|Sum~0_combout\);

-- Location: LCCOMB_X30_Y26_N18
\cpu0|pc_mux0|NextPC[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|pc_mux0|NextPC[1]~1_combout\ = (\cpu0|halt0|H~3_combout\ & (((\cpu0|pc0|PC\(1))))) # (!\cpu0|halt0|H~3_combout\ & ((\cpu0|branch_mux0|Mux0~1_combout\ & (!\cpu0|adder_branch|inst1|Sum~0_combout\)) # (!\cpu0|branch_mux0|Mux0~1_combout\ & 
-- ((!\cpu0|pc0|PC\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|halt0|H~3_combout\,
	datab => \cpu0|adder_branch|inst1|Sum~0_combout\,
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|branch_mux0|Mux0~1_combout\,
	combout => \cpu0|pc_mux0|NextPC[1]~1_combout\);

-- Location: LCCOMB_X28_Y23_N20
\cpu0|pc0|PC~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|pc0|PC~3_combout\ = (!\RESET~combout\ & \cpu0|pc_mux0|NextPC[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RESET~combout\,
	datad => \cpu0|pc_mux0|NextPC[1]~1_combout\,
	combout => \cpu0|pc0|PC~3_combout\);

-- Location: LCFF_X28_Y23_N21
\cpu0|pc0|PC[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|pc0|PC~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|pc0|PC\(1));

-- Location: LCCOMB_X28_Y27_N6
\cpu0|adder_plus2|inst2|Sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_plus2|inst2|Sum~0_combout\ = \cpu0|pc0|PC\(1) $ (\cpu0|pc0|PC\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(2),
	combout => \cpu0|adder_plus2|inst2|Sum~0_combout\);

-- Location: LCCOMB_X28_Y27_N8
\cpu0|adder_branch|inst2|Sum~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~4_combout\ = (!\cpu0|halt0|H~3_combout\ & ((\cpu0|branch_mux0|Mux0~1_combout\ & ((\cpu0|adder_branch|inst2|Sum~2_combout\))) # (!\cpu0|branch_mux0|Mux0~1_combout\ & (\cpu0|adder_plus2|inst2|Sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|adder_plus2|inst2|Sum~0_combout\,
	datab => \cpu0|adder_branch|inst2|Sum~2_combout\,
	datac => \cpu0|halt0|H~3_combout\,
	datad => \cpu0|branch_mux0|Mux0~1_combout\,
	combout => \cpu0|adder_branch|inst2|Sum~4_combout\);

-- Location: LCCOMB_X28_Y23_N26
\cpu0|pc0|PC~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|pc0|PC~6_combout\ = (!\RESET~combout\ & ((\cpu0|adder_branch|inst2|Sum~4_combout\) # ((\cpu0|halt0|H~3_combout\ & \cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~combout\,
	datab => \cpu0|halt0|H~3_combout\,
	datac => \cpu0|pc0|PC\(2),
	datad => \cpu0|adder_branch|inst2|Sum~4_combout\,
	combout => \cpu0|pc0|PC~6_combout\);

-- Location: LCFF_X28_Y23_N27
\cpu0|pc0|PC[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|pc0|PC~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|pc0|PC\(2));

-- Location: LCCOMB_X29_Y26_N28
\IRAM|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux14~1_combout\ = (\cpu0|pc0|PC\(3) & (!\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(2) $ (\cpu0|pc0|PC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux14~1_combout\);

-- Location: LCCOMB_X29_Y26_N10
\IRAM|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux14~0_combout\ = (\cpu0|pc0|PC\(4) & ((\cpu0|pc0|PC\(3) & (\cpu0|pc0|PC\(1))) # (!\cpu0|pc0|PC\(3) & ((\cpu0|pc0|PC\(2)))))) # (!\cpu0|pc0|PC\(4) & (\cpu0|pc0|PC\(3) $ (((\cpu0|pc0|PC\(1)) # (\cpu0|pc0|PC\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(3),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux14~0_combout\);

-- Location: LCCOMB_X29_Y26_N22
\IRAM|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux14~2_combout\ = (\IRAM|Mux5~9_combout\ & ((\cpu0|pc0|PC\(5) & (!\IRAM|Mux14~1_combout\)) # (!\cpu0|pc0|PC\(5) & ((!\IRAM|Mux14~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(5),
	datab => \IRAM|Mux14~1_combout\,
	datac => \IRAM|Mux5~9_combout\,
	datad => \IRAM|Mux14~0_combout\,
	combout => \IRAM|Mux14~2_combout\);

-- Location: LCCOMB_X29_Y26_N30
\cpu0|halt0|H~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|halt0|H~4_combout\ = (!\IRAM|Mux14~5_combout\ & (!\IRAM|Mux14~2_combout\ & (!\IRAM|Mux0~6_combout\ & !\IRAM|Mux1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux14~5_combout\,
	datab => \IRAM|Mux14~2_combout\,
	datac => \IRAM|Mux0~6_combout\,
	datad => \IRAM|Mux1~8_combout\,
	combout => \cpu0|halt0|H~4_combout\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\EN_L~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_EN_L,
	combout => \EN_L~combout\);

-- Location: LCFF_X31_Y26_N1
\cpu0|pc0|EN_L_curr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \EN_L~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|pc0|EN_L_curr~regout\);

-- Location: LCCOMB_X31_Y26_N0
\cpu0|halt0|H~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|halt0|H~2_combout\ = (\cpu0|halt0|H~4_combout\ & (\IRAM|Mux15~6_combout\ & ((\EN_L~combout\) # (!\cpu0|pc0|EN_L_curr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EN_L~combout\,
	datab => \cpu0|halt0|H~4_combout\,
	datac => \cpu0|pc0|EN_L_curr~regout\,
	datad => \IRAM|Mux15~6_combout\,
	combout => \cpu0|halt0|H~2_combout\);

-- Location: LCCOMB_X27_Y25_N6
\IRAM|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux13~3_combout\ = (!\cpu0|pc0|PC\(4) & ((\cpu0|pc0|PC\(2) & ((!\cpu0|pc0|PC\(1)))) # (!\cpu0|pc0|PC\(2) & (\cpu0|pc0|PC\(3) & \cpu0|pc0|PC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(2),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(1),
	combout => \IRAM|Mux13~3_combout\);

-- Location: LCCOMB_X27_Y25_N0
\IRAM|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux13~4_combout\ = (!\cpu0|pc0|PC\(5) & (\cpu0|pc0|PC\(7) & \IRAM|Mux13~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(7),
	datad => \IRAM|Mux13~3_combout\,
	combout => \IRAM|Mux13~4_combout\);

-- Location: LCCOMB_X28_Y25_N22
\IRAM|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux13~0_combout\ = (\cpu0|pc0|PC\(3) & ((\cpu0|pc0|PC\(1) & ((\cpu0|pc0|PC\(2)) # (!\cpu0|pc0|PC\(5)))) # (!\cpu0|pc0|PC\(1) & ((\cpu0|pc0|PC\(5)))))) # (!\cpu0|pc0|PC\(3) & ((\cpu0|pc0|PC\(1)) # ((\cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(3),
	datab => \cpu0|pc0|PC\(1),
	datac => \cpu0|pc0|PC\(2),
	datad => \cpu0|pc0|PC\(5),
	combout => \IRAM|Mux13~0_combout\);

-- Location: LCCOMB_X27_Y25_N20
\IRAM|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux13~2_combout\ = (\IRAM|Mux5~9_combout\ & ((\cpu0|pc0|PC\(4) & ((\IRAM|Mux13~0_combout\))) # (!\cpu0|pc0|PC\(4) & (\IRAM|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux13~1_combout\,
	datab => \IRAM|Mux5~9_combout\,
	datac => \cpu0|pc0|PC\(4),
	datad => \IRAM|Mux13~0_combout\,
	combout => \IRAM|Mux13~2_combout\);

-- Location: LCCOMB_X28_Y27_N2
\IRAM|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux13~5_combout\ = (\cpu0|pc0|PC\(5) & (!\cpu0|pc0|PC\(1) & (\cpu0|pc0|PC\(3) $ (\cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(5),
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|pc0|PC\(1),
	datad => \cpu0|pc0|PC\(2),
	combout => \IRAM|Mux13~5_combout\);

-- Location: LCCOMB_X28_Y27_N20
\IRAM|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux13~6_combout\ = (!\cpu0|pc0|PC\(7) & (\cpu0|pc0|PC\(4) & \IRAM|Mux13~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|pc0|PC\(7),
	datac => \cpu0|pc0|PC\(4),
	datad => \IRAM|Mux13~5_combout\,
	combout => \IRAM|Mux13~6_combout\);

-- Location: LCCOMB_X27_Y25_N26
\IRAM|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux13~7_combout\ = (\IRAM|Mux13~2_combout\) # ((!\cpu0|pc0|PC\(6) & ((\IRAM|Mux13~4_combout\) # (\IRAM|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \IRAM|Mux13~4_combout\,
	datac => \IRAM|Mux13~2_combout\,
	datad => \IRAM|Mux13~6_combout\,
	combout => \IRAM|Mux13~7_combout\);

-- Location: LCCOMB_X30_Y26_N10
\cpu0|halt0|H~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|halt0|H~3_combout\ = (!\IRAM|Mux2~4_combout\ & (\cpu0|halt0|H~2_combout\ & (!\IRAM|Mux13~7_combout\ & !\IRAM|Mux3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux2~4_combout\,
	datab => \cpu0|halt0|H~2_combout\,
	datac => \IRAM|Mux13~7_combout\,
	datad => \IRAM|Mux3~6_combout\,
	combout => \cpu0|halt0|H~3_combout\);

-- Location: LCCOMB_X28_Y24_N26
\cpu0|pc0|PC~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|pc0|PC~1_combout\ = (!\RESET~combout\ & ((\cpu0|adder_branch|inst2|Sum~20_combout\) # ((\cpu0|halt0|H~3_combout\ & \cpu0|pc0|PC\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|adder_branch|inst2|Sum~20_combout\,
	datab => \cpu0|halt0|H~3_combout\,
	datac => \cpu0|pc0|PC\(6),
	datad => \RESET~combout\,
	combout => \cpu0|pc0|PC~1_combout\);

-- Location: LCFF_X28_Y24_N27
\cpu0|pc0|PC[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|pc0|PC~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|pc0|PC\(6));

-- Location: LCCOMB_X28_Y24_N14
\IRAM|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux5~4_combout\ = (\cpu0|pc0|PC\(6) & (!\cpu0|pc0|PC\(7) & \cpu0|pc0|PC\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|pc0|PC\(6),
	datac => \cpu0|pc0|PC\(7),
	datad => \cpu0|pc0|PC\(4),
	combout => \IRAM|Mux5~4_combout\);

-- Location: LCCOMB_X28_Y25_N12
\IRAM|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux0~5_combout\ = (\cpu0|pc0|PC\(5) & (\cpu0|pc0|PC\(1) $ (((\cpu0|pc0|PC\(2) & \cpu0|pc0|PC\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(5),
	datac => \cpu0|pc0|PC\(2),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux0~5_combout\);

-- Location: LCCOMB_X28_Y23_N14
\IRAM|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux0~0_combout\ = (\cpu0|pc0|PC\(4)) # ((\cpu0|pc0|PC\(1) & ((!\cpu0|pc0|PC\(3)) # (!\cpu0|pc0|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(1),
	datab => \cpu0|pc0|PC\(2),
	datac => \cpu0|pc0|PC\(4),
	datad => \cpu0|pc0|PC\(3),
	combout => \IRAM|Mux0~0_combout\);

-- Location: LCCOMB_X29_Y23_N28
\IRAM|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux0~2_combout\ = (\IRAM|Mux0~1_combout\ & (!\IRAM|Mux0~0_combout\ & ((\IRAM|Mux5~0_combout\)))) # (!\IRAM|Mux0~1_combout\ & ((\IRAM|Mux5~5_combout\) # ((!\IRAM|Mux0~0_combout\ & \IRAM|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux0~1_combout\,
	datab => \IRAM|Mux0~0_combout\,
	datac => \IRAM|Mux5~5_combout\,
	datad => \IRAM|Mux5~0_combout\,
	combout => \IRAM|Mux0~2_combout\);

-- Location: LCCOMB_X29_Y23_N24
\IRAM|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IRAM|Mux0~6_combout\ = (\IRAM|Mux0~4_combout\) # ((\IRAM|Mux0~2_combout\) # ((\IRAM|Mux5~4_combout\ & !\IRAM|Mux0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux0~4_combout\,
	datab => \IRAM|Mux5~4_combout\,
	datac => \IRAM|Mux0~5_combout\,
	datad => \IRAM|Mux0~2_combout\,
	combout => \IRAM|Mux0~6_combout\);

-- Location: LCCOMB_X30_Y23_N4
\cpu0|decoder0|Decoder4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|decoder0|Decoder4~1_combout\ = (!\IRAM|Mux1~8_combout\ & (!\IRAM|Mux0~6_combout\ & (\IRAM|Mux2~4_combout\ & !\IRAM|Mux3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux1~8_combout\,
	datab => \IRAM|Mux0~6_combout\,
	datac => \IRAM|Mux2~4_combout\,
	datad => \IRAM|Mux3~6_combout\,
	combout => \cpu0|decoder0|Decoder4~1_combout\);

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOB[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOB(0),
	combout => \IOB~combout\(0));

-- Location: LCFF_X37_Y16_N9
\DRAM|mem[107][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[107][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[107][0]~regout\);

-- Location: LCFF_X37_Y16_N27
\DRAM|mem[123][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[123][0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[123][0]~regout\);

-- Location: LCFF_X34_Y14_N3
\DRAM|mem[75][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[75][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[75][0]~regout\);

-- Location: LCCOMB_X34_Y14_N2
\DRAM|Selector7~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~139_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[91][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[75][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[91][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[75][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~139_combout\);

-- Location: LCCOMB_X37_Y16_N26
\DRAM|Selector7~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~140_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~139_combout\ & ((\DRAM|mem[123][0]~regout\))) # (!\DRAM|Selector7~139_combout\ & (\DRAM|mem[107][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[107][0]~regout\,
	datac => \DRAM|mem[123][0]~regout\,
	datad => \DRAM|Selector7~139_combout\,
	combout => \DRAM|Selector7~140_combout\);

-- Location: LCFF_X36_Y14_N9
\DRAM|mem[90][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[90][0]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[90][0]~regout\);

-- Location: LCFF_X36_Y14_N19
\DRAM|mem[122][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[122][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[122][0]~regout\);

-- Location: LCFF_X37_Y17_N17
\DRAM|mem[106][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[106][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[106][0]~regout\);

-- Location: LCFF_X35_Y14_N19
\DRAM|mem[74][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[74][0]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[74][0]~regout\);

-- Location: LCCOMB_X35_Y14_N18
\DRAM|Selector7~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~132_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[106][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[74][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[106][0]~regout\,
	datac => \DRAM|mem[74][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~132_combout\);

-- Location: LCCOMB_X36_Y14_N18
\DRAM|Selector7~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~133_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~132_combout\ & ((\DRAM|mem[122][0]~regout\))) # (!\DRAM|Selector7~132_combout\ & (\DRAM|mem[90][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[90][0]~regout\,
	datac => \DRAM|mem[122][0]~regout\,
	datad => \DRAM|Selector7~132_combout\,
	combout => \DRAM|Selector7~133_combout\);

-- Location: LCFF_X38_Y16_N1
\DRAM|mem[105][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[105][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[105][0]~regout\);

-- Location: LCFF_X38_Y16_N11
\DRAM|mem[121][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[121][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[121][0]~regout\);

-- Location: LCFF_X38_Y17_N11
\DRAM|mem[73][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[73][0]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[73][0]~regout\);

-- Location: LCCOMB_X38_Y17_N10
\DRAM|Selector7~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~134_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[89][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[73][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[89][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[73][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~134_combout\);

-- Location: LCCOMB_X38_Y16_N10
\DRAM|Selector7~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~135_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~134_combout\ & ((\DRAM|mem[121][0]~regout\))) # (!\DRAM|Selector7~134_combout\ & (\DRAM|mem[105][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[105][0]~regout\,
	datac => \DRAM|mem[121][0]~regout\,
	datad => \DRAM|Selector7~134_combout\,
	combout => \DRAM|Selector7~135_combout\);

-- Location: LCFF_X37_Y15_N3
\DRAM|mem[120][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[120][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[120][0]~regout\);

-- Location: LCFF_X37_Y15_N9
\DRAM|mem[88][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[88][0]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[88][0]~regout\);

-- Location: LCFF_X36_Y16_N17
\DRAM|mem[104][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[104][0]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[104][0]~regout\);

-- Location: LCFF_X36_Y16_N19
\DRAM|mem[72][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[72][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[72][0]~regout\);

-- Location: LCCOMB_X36_Y16_N18
\DRAM|Selector7~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~136_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[104][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[72][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[104][0]~regout\,
	datac => \DRAM|mem[72][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~136_combout\);

-- Location: LCCOMB_X37_Y15_N8
\DRAM|Selector7~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~137_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~136_combout\ & (\DRAM|mem[120][0]~regout\)) # (!\DRAM|Selector7~136_combout\ & ((\DRAM|mem[88][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[120][0]~regout\,
	datac => \DRAM|mem[88][0]~regout\,
	datad => \DRAM|Selector7~136_combout\,
	combout => \DRAM|Selector7~137_combout\);

-- Location: LCCOMB_X25_Y16_N12
\DRAM|Selector7~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~138_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector7~135_combout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector7~137_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector7~135_combout\,
	datad => \DRAM|Selector7~137_combout\,
	combout => \DRAM|Selector7~138_combout\);

-- Location: LCCOMB_X25_Y16_N22
\DRAM|Selector7~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~141_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector7~138_combout\ & (\DRAM|Selector7~140_combout\)) # (!\DRAM|Selector7~138_combout\ & ((\DRAM|Selector7~133_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector7~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|Selector7~140_combout\,
	datac => \DRAM|Selector7~133_combout\,
	datad => \DRAM|Selector7~138_combout\,
	combout => \DRAM|Selector7~141_combout\);

-- Location: LCFF_X40_Y17_N9
\DRAM|mem[114][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[114][0]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[114][0]~regout\);

-- Location: LCFF_X35_Y17_N17
\DRAM|mem[82][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[82][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[82][0]~regout\);

-- Location: LCFF_X37_Y17_N19
\DRAM|mem[98][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[98][0]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[98][0]~regout\);

-- Location: LCFF_X35_Y17_N19
\DRAM|mem[66][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[66][0]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[66][0]~regout\);

-- Location: LCCOMB_X35_Y17_N18
\DRAM|Selector7~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~164_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[98][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[66][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[98][0]~regout\,
	datac => \DRAM|mem[66][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~164_combout\);

-- Location: LCCOMB_X35_Y17_N16
\DRAM|Selector7~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~165_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~164_combout\ & (\DRAM|mem[114][0]~regout\)) # (!\DRAM|Selector7~164_combout\ & ((\DRAM|mem[82][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[114][0]~regout\,
	datac => \DRAM|mem[82][0]~regout\,
	datad => \DRAM|Selector7~164_combout\,
	combout => \DRAM|Selector7~165_combout\);

-- Location: LCCOMB_X29_Y19_N24
\DRAM|Selector7~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~168_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector7~165_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector7~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~167_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector7~165_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector7~168_combout\);

-- Location: LCFF_X38_Y19_N19
\DRAM|mem[113][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[113][0]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[113][0]~regout\);

-- Location: LCFF_X38_Y19_N9
\DRAM|mem[97][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[97][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[97][0]~regout\);

-- Location: LCFF_X38_Y18_N27
\DRAM|mem[65][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[65][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[65][0]~regout\);

-- Location: LCCOMB_X38_Y18_N26
\DRAM|Selector7~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~162_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[81][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[65][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[81][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[65][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~162_combout\);

-- Location: LCCOMB_X38_Y19_N8
\DRAM|Selector7~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~163_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~162_combout\ & (\DRAM|mem[113][0]~regout\)) # (!\DRAM|Selector7~162_combout\ & ((\DRAM|mem[97][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[113][0]~regout\,
	datac => \DRAM|mem[97][0]~regout\,
	datad => \DRAM|Selector7~162_combout\,
	combout => \DRAM|Selector7~163_combout\);

-- Location: LCCOMB_X29_Y19_N26
\DRAM|Selector7~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~171_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector7~168_combout\ & (\DRAM|Selector7~170_combout\)) # (!\DRAM|Selector7~168_combout\ & ((\DRAM|Selector7~163_combout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector7~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~170_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector7~168_combout\,
	datad => \DRAM|Selector7~163_combout\,
	combout => \DRAM|Selector7~171_combout\);

-- Location: LCFF_X36_Y17_N27
\DRAM|mem[86][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[86][0]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[86][0]~regout\);

-- Location: LCFF_X40_Y18_N11
\DRAM|mem[118][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[118][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[118][0]~regout\);

-- Location: LCCOMB_X41_Y18_N18
\DRAM|mem[102][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[102][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[102][0]~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N24
\DRAM|mem[102][0]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[102][0]~225_combout\ = (\DRAM|Decoder1~24_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~24_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~19_combout\,
	combout => \DRAM|mem[102][0]~225_combout\);

-- Location: LCFF_X41_Y18_N19
\DRAM|mem[102][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[102][0]~feeder_combout\,
	ena => \DRAM|mem[102][0]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[102][0]~regout\);

-- Location: LCFF_X40_Y18_N1
\DRAM|mem[70][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[70][0]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[70][0]~regout\);

-- Location: LCCOMB_X40_Y18_N0
\DRAM|Selector7~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~154_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[102][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[70][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[102][0]~regout\,
	datac => \DRAM|mem[70][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~154_combout\);

-- Location: LCCOMB_X40_Y18_N10
\DRAM|Selector7~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~155_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~154_combout\ & ((\DRAM|mem[118][0]~regout\))) # (!\DRAM|Selector7~154_combout\ & (\DRAM|mem[86][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[86][0]~regout\,
	datac => \DRAM|mem[118][0]~regout\,
	datad => \DRAM|Selector7~154_combout\,
	combout => \DRAM|Selector7~155_combout\);

-- Location: LCCOMB_X29_Y19_N20
\DRAM|Selector7~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~158_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector7~155_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector7~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~157_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datad => \DRAM|Selector7~155_combout\,
	combout => \DRAM|Selector7~158_combout\);

-- Location: LCFF_X40_Y19_N1
\DRAM|mem[103][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[103][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[103][0]~regout\);

-- Location: LCFF_X40_Y19_N11
\DRAM|mem[119][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[119][0]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[119][0]~regout\);

-- Location: LCFF_X40_Y21_N27
\DRAM|mem[71][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[71][0]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[71][0]~regout\);

-- Location: LCCOMB_X40_Y21_N26
\DRAM|Selector7~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~159_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[87][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[71][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[87][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[71][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~159_combout\);

-- Location: LCCOMB_X40_Y19_N10
\DRAM|Selector7~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~160_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~159_combout\ & ((\DRAM|mem[119][0]~regout\))) # (!\DRAM|Selector7~159_combout\ & (\DRAM|mem[103][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[103][0]~regout\,
	datac => \DRAM|mem[119][0]~regout\,
	datad => \DRAM|Selector7~159_combout\,
	combout => \DRAM|Selector7~160_combout\);

-- Location: LCCOMB_X29_Y19_N30
\DRAM|Selector7~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~161_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector7~158_combout\ & ((\DRAM|Selector7~160_combout\))) # (!\DRAM|Selector7~158_combout\ & (\DRAM|Selector7~153_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector7~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~153_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector7~158_combout\,
	datad => \DRAM|Selector7~160_combout\,
	combout => \DRAM|Selector7~161_combout\);

-- Location: LCCOMB_X25_Y19_N10
\DRAM|Selector7~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~172_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector7~161_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|Selector7~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector7~171_combout\,
	datad => \DRAM|Selector7~161_combout\,
	combout => \DRAM|Selector7~172_combout\);

-- Location: LCFF_X36_Y18_N27
\DRAM|mem[124][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[124][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[124][0]~regout\);

-- Location: LCFF_X28_Y20_N1
\DRAM|mem[108][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[108][0]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[108][0]~regout\);

-- Location: LCFF_X28_Y20_N3
\DRAM|mem[76][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[76][0]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[76][0]~regout\);

-- Location: LCCOMB_X28_Y20_N2
\DRAM|Selector7~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~146_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[108][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[76][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[108][0]~regout\,
	datac => \DRAM|mem[76][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~146_combout\);

-- Location: LCCOMB_X36_Y18_N26
\DRAM|Selector7~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~147_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~146_combout\ & ((\DRAM|mem[124][0]~regout\))) # (!\DRAM|Selector7~146_combout\ & (\DRAM|mem[92][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[92][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[124][0]~regout\,
	datad => \DRAM|Selector7~146_combout\,
	combout => \DRAM|Selector7~147_combout\);

-- Location: LCFF_X37_Y23_N11
\DRAM|mem[125][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[125][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[125][0]~regout\);

-- Location: LCFF_X40_Y20_N9
\DRAM|mem[93][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[93][0]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[93][0]~regout\);

-- Location: LCFF_X40_Y20_N3
\DRAM|mem[77][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[77][0]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[77][0]~regout\);

-- Location: LCCOMB_X40_Y20_N2
\DRAM|Selector7~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~144_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[93][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[77][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[93][0]~regout\,
	datac => \DRAM|mem[77][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~144_combout\);

-- Location: LCCOMB_X37_Y23_N10
\DRAM|Selector7~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~145_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~144_combout\ & ((\DRAM|mem[125][0]~regout\))) # (!\DRAM|Selector7~144_combout\ & (\DRAM|mem[109][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[109][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[125][0]~regout\,
	datad => \DRAM|Selector7~144_combout\,
	combout => \DRAM|Selector7~145_combout\);

-- Location: LCCOMB_X29_Y19_N8
\DRAM|Selector7~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~148_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector7~145_combout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector7~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|Selector7~147_combout\,
	datac => \DRAM|Selector7~145_combout\,
	datad => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	combout => \DRAM|Selector7~148_combout\);

-- Location: LCFF_X36_Y17_N9
\DRAM|mem[94][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[94][0]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[94][0]~regout\);

-- Location: LCFF_X41_Y20_N19
\DRAM|mem[78][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[78][0]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[78][0]~regout\);

-- Location: LCCOMB_X41_Y20_N18
\DRAM|Selector7~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~142_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[110][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[78][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[110][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[78][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~142_combout\);

-- Location: LCCOMB_X36_Y17_N8
\DRAM|Selector7~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~143_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~142_combout\ & (\DRAM|mem[126][0]~regout\)) # (!\DRAM|Selector7~142_combout\ & ((\DRAM|mem[94][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[126][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[94][0]~regout\,
	datad => \DRAM|Selector7~142_combout\,
	combout => \DRAM|Selector7~143_combout\);

-- Location: LCCOMB_X29_Y19_N10
\DRAM|Selector7~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~151_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector7~148_combout\ & (\DRAM|Selector7~150_combout\)) # (!\DRAM|Selector7~148_combout\ & ((\DRAM|Selector7~143_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector7~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~150_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector7~148_combout\,
	datad => \DRAM|Selector7~143_combout\,
	combout => \DRAM|Selector7~151_combout\);

-- Location: LCCOMB_X29_Y19_N12
\DRAM|Selector7~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~173_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector7~172_combout\ & ((\DRAM|Selector7~151_combout\))) # (!\DRAM|Selector7~172_combout\ & (\DRAM|Selector7~141_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector7~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|Selector7~141_combout\,
	datac => \DRAM|Selector7~172_combout\,
	datad => \DRAM|Selector7~151_combout\,
	combout => \DRAM|Selector7~173_combout\);

-- Location: LCCOMB_X30_Y25_N14
\DRAM|Selector7~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~174_combout\ = (\DRAM|Selector7~5_combout\ & (((\DRAM|Selector7~6_combout\ & \DRAM|Selector7~173_combout\)))) # (!\DRAM|Selector7~5_combout\ & ((\IOB~combout\(0)) # ((!\DRAM|Selector7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~5_combout\,
	datab => \IOB~combout\(0),
	datac => \DRAM|Selector7~6_combout\,
	datad => \DRAM|Selector7~173_combout\,
	combout => \DRAM|Selector7~174_combout\);

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IOA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IOA(0),
	combout => \IOA~combout\(0));

-- Location: LCFF_X20_Y18_N25
\DRAM|mem[214][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[214][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[214][0]~regout\);

-- Location: LCFF_X21_Y18_N25
\DRAM|mem[210][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[210][0]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[210][0]~regout\);

-- Location: LCCOMB_X21_Y18_N24
\DRAM|Selector7~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~50_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[218][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[210][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[218][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[210][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector7~50_combout\);

-- Location: LCCOMB_X20_Y18_N24
\DRAM|Selector7~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~51_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector7~50_combout\ & (\DRAM|mem[222][0]~regout\)) # (!\DRAM|Selector7~50_combout\ & ((\DRAM|mem[214][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector7~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[222][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[214][0]~regout\,
	datad => \DRAM|Selector7~50_combout\,
	combout => \DRAM|Selector7~51_combout\);

-- Location: LCFF_X22_Y20_N1
\DRAM|mem[217][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[217][0]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[217][0]~regout\);

-- Location: LCFF_X22_Y20_N3
\DRAM|mem[221][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[221][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[221][0]~regout\);

-- Location: LCFF_X22_Y16_N9
\DRAM|mem[213][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[213][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[213][0]~regout\);

-- Location: LCFF_X22_Y16_N11
\DRAM|mem[209][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[209][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[209][0]~regout\);

-- Location: LCCOMB_X22_Y16_N10
\DRAM|Selector7~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~52_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[213][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[209][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[213][0]~regout\,
	datac => \DRAM|mem[209][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector7~52_combout\);

-- Location: LCCOMB_X22_Y20_N2
\DRAM|Selector7~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~53_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector7~52_combout\ & ((\DRAM|mem[221][0]~regout\))) # (!\DRAM|Selector7~52_combout\ & (\DRAM|mem[217][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector7~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[217][0]~regout\,
	datac => \DRAM|mem[221][0]~regout\,
	datad => \DRAM|Selector7~52_combout\,
	combout => \DRAM|Selector7~53_combout\);

-- Location: LCFF_X22_Y17_N19
\DRAM|mem[208][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[208][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[208][0]~regout\);

-- Location: LCCOMB_X22_Y17_N18
\DRAM|Selector7~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~54_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[216][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[208][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[216][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[208][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector7~54_combout\);

-- Location: LCFF_X21_Y17_N19
\DRAM|mem[220][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[220][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[220][0]~regout\);

-- Location: LCCOMB_X21_Y17_N18
\DRAM|Selector7~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~55_combout\ = (\DRAM|Selector7~54_combout\ & (((\DRAM|mem[220][0]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\DRAM|Selector7~54_combout\ & (\DRAM|mem[212][0]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[212][0]~regout\,
	datab => \DRAM|Selector7~54_combout\,
	datac => \DRAM|mem[220][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector7~55_combout\);

-- Location: LCCOMB_X25_Y16_N24
\DRAM|Selector7~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~56_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector7~53_combout\)) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector7~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector7~53_combout\,
	datad => \DRAM|Selector7~55_combout\,
	combout => \DRAM|Selector7~56_combout\);

-- Location: LCFF_X22_Y18_N27
\DRAM|mem[223][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[223][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[223][0]~regout\);

-- Location: LCFF_X22_Y19_N9
\DRAM|mem[215][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[215][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[215][0]~regout\);

-- Location: LCFF_X21_Y18_N19
\DRAM|mem[211][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[211][0]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[211][0]~regout\);

-- Location: LCCOMB_X21_Y18_N18
\DRAM|Selector7~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~57_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[215][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[211][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[215][0]~regout\,
	datac => \DRAM|mem[211][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector7~57_combout\);

-- Location: LCCOMB_X22_Y18_N26
\DRAM|Selector7~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~58_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector7~57_combout\ & ((\DRAM|mem[223][0]~regout\))) # (!\DRAM|Selector7~57_combout\ & (\DRAM|mem[219][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector7~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[219][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[223][0]~regout\,
	datad => \DRAM|Selector7~57_combout\,
	combout => \DRAM|Selector7~58_combout\);

-- Location: LCCOMB_X25_Y16_N10
\DRAM|Selector7~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~59_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector7~56_combout\ & ((\DRAM|Selector7~58_combout\))) # (!\DRAM|Selector7~56_combout\ & (\DRAM|Selector7~51_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector7~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|Selector7~51_combout\,
	datac => \DRAM|Selector7~56_combout\,
	datad => \DRAM|Selector7~58_combout\,
	combout => \DRAM|Selector7~59_combout\);

-- Location: LCCOMB_X28_Y14_N22
\DRAM|mem[246][0]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[246][0]~117_combout\ = (\DRAM|Decoder1~6_combout\ & (\DRAM|mem[247][0]~0_combout\ & \DRAM|Decoder1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Decoder1~6_combout\,
	datac => \DRAM|mem[247][0]~0_combout\,
	datad => \DRAM|Decoder1~20_combout\,
	combout => \DRAM|mem[246][0]~117_combout\);

-- Location: LCFF_X25_Y15_N17
\DRAM|mem[246][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[246][0]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[246][0]~regout\);

-- Location: LCFF_X24_Y15_N17
\DRAM|mem[245][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[245][0]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[245][0]~regout\);

-- Location: LCFF_X25_Y15_N27
\DRAM|mem[244][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[244][0]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[244][0]~regout\);

-- Location: LCCOMB_X25_Y15_N26
\DRAM|Selector7~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~84_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[245][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[244][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[245][0]~regout\,
	datac => \DRAM|mem[244][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector7~84_combout\);

-- Location: LCCOMB_X25_Y15_N16
\DRAM|Selector7~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~85_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector7~84_combout\ & (\DRAM|mem[247][0]~regout\)) # (!\DRAM|Selector7~84_combout\ & ((\DRAM|mem[246][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector7~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[247][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[246][0]~regout\,
	datad => \DRAM|Selector7~84_combout\,
	combout => \DRAM|Selector7~85_combout\);

-- Location: LCFF_X24_Y20_N19
\DRAM|mem[237][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[237][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[237][0]~regout\);

-- Location: LCFF_X25_Y19_N17
\DRAM|mem[233][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[233][0]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[233][0]~regout\);

-- Location: LCCOMB_X24_Y19_N0
\DRAM|mem[229][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[229][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[229][0]~feeder_combout\);

-- Location: LCFF_X24_Y19_N1
\DRAM|mem[229][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[229][0]~feeder_combout\,
	ena => \DRAM|mem[229][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[229][0]~regout\);

-- Location: LCFF_X24_Y20_N17
\DRAM|mem[225][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[225][0]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[225][0]~regout\);

-- Location: LCCOMB_X24_Y20_N16
\DRAM|Selector7~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~60_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[229][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[225][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[229][0]~regout\,
	datac => \DRAM|mem[225][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector7~60_combout\);

-- Location: LCCOMB_X25_Y19_N16
\DRAM|Selector7~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~61_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector7~60_combout\ & (\DRAM|mem[237][0]~regout\)) # (!\DRAM|Selector7~60_combout\ & ((\DRAM|mem[233][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector7~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[237][0]~regout\,
	datac => \DRAM|mem[233][0]~regout\,
	datad => \DRAM|Selector7~60_combout\,
	combout => \DRAM|Selector7~61_combout\);

-- Location: LCFF_X24_Y22_N17
\DRAM|mem[235][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[235][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[235][0]~regout\);

-- Location: LCCOMB_X23_Y22_N18
\DRAM|mem[231][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[231][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[231][0]~feeder_combout\);

-- Location: LCFF_X23_Y22_N19
\DRAM|mem[231][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[231][0]~feeder_combout\,
	ena => \DRAM|mem[231][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[231][0]~regout\);

-- Location: LCFF_X23_Y20_N25
\DRAM|mem[227][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[227][0]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[227][0]~regout\);

-- Location: LCCOMB_X23_Y20_N24
\DRAM|Selector7~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~67_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[231][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\DRAM|mem[227][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[231][0]~regout\,
	datac => \DRAM|mem[227][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector7~67_combout\);

-- Location: LCCOMB_X24_Y22_N16
\DRAM|Selector7~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~68_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector7~67_combout\ & (\DRAM|mem[239][0]~regout\)) # (!\DRAM|Selector7~67_combout\ & ((\DRAM|mem[235][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector7~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[239][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[235][0]~regout\,
	datad => \DRAM|Selector7~67_combout\,
	combout => \DRAM|Selector7~68_combout\);

-- Location: LCCOMB_X23_Y22_N16
\DRAM|mem[228][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[228][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[228][0]~feeder_combout\);

-- Location: LCFF_X23_Y22_N17
\DRAM|mem[228][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[228][0]~feeder_combout\,
	ena => \DRAM|mem[228][0]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[228][0]~regout\);

-- Location: LCFF_X28_Y21_N27
\DRAM|mem[236][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[236][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[236][0]~regout\);

-- Location: LCFF_X24_Y21_N11
\DRAM|mem[224][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[224][0]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[224][0]~regout\);

-- Location: LCCOMB_X24_Y21_N10
\DRAM|Selector7~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~64_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|mem[232][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[224][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[232][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[224][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	combout => \DRAM|Selector7~64_combout\);

-- Location: LCCOMB_X28_Y21_N26
\DRAM|Selector7~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~65_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector7~64_combout\ & ((\DRAM|mem[236][0]~regout\))) # (!\DRAM|Selector7~64_combout\ & (\DRAM|mem[228][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector7~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|mem[228][0]~regout\,
	datac => \DRAM|mem[236][0]~regout\,
	datad => \DRAM|Selector7~64_combout\,
	combout => \DRAM|Selector7~65_combout\);

-- Location: LCCOMB_X28_Y21_N12
\DRAM|Selector7~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~66_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector7~63_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector7~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~63_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datad => \DRAM|Selector7~65_combout\,
	combout => \DRAM|Selector7~66_combout\);

-- Location: LCCOMB_X28_Y21_N6
\DRAM|Selector7~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~69_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector7~66_combout\ & ((\DRAM|Selector7~68_combout\))) # (!\DRAM|Selector7~66_combout\ & (\DRAM|Selector7~61_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector7~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|Selector7~61_combout\,
	datac => \DRAM|Selector7~68_combout\,
	datad => \DRAM|Selector7~66_combout\,
	combout => \DRAM|Selector7~69_combout\);

-- Location: LCFF_X23_Y21_N27
\DRAM|mem[243][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[243][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[243][0]~regout\);

-- Location: LCCOMB_X41_Y18_N24
\DRAM|mem[241][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[241][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[241][0]~feeder_combout\);

-- Location: LCFF_X41_Y18_N25
\DRAM|mem[241][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[241][0]~feeder_combout\,
	ena => \DRAM|mem[241][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[241][0]~regout\);

-- Location: LCFF_X42_Y21_N25
\DRAM|mem[240][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[240][0]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[240][0]~regout\);

-- Location: LCCOMB_X42_Y21_N24
\DRAM|Selector7~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~71_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|mem[241][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\DRAM|mem[240][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \DRAM|mem[241][0]~regout\,
	datac => \DRAM|mem[240][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	combout => \DRAM|Selector7~71_combout\);

-- Location: LCCOMB_X23_Y21_N26
\DRAM|Selector7~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~72_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector7~71_combout\ & ((\DRAM|mem[243][0]~regout\))) # (!\DRAM|Selector7~71_combout\ & (\DRAM|mem[242][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector7~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[242][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|mem[243][0]~regout\,
	datad => \DRAM|Selector7~71_combout\,
	combout => \DRAM|Selector7~72_combout\);

-- Location: LCFF_X25_Y22_N9
\DRAM|mem[198][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[198][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[198][0]~regout\);

-- Location: LCFF_X27_Y17_N1
\DRAM|mem[202][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[202][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[202][0]~regout\);

-- Location: LCFF_X28_Y18_N17
\DRAM|mem[194][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[194][0]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[194][0]~regout\);

-- Location: LCCOMB_X28_Y18_N16
\DRAM|Selector7~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~73_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|mem[202][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~29_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|mem[194][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|mem[202][0]~regout\,
	datac => \DRAM|mem[194][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector7~73_combout\);

-- Location: LCCOMB_X25_Y22_N8
\DRAM|Selector7~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~74_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector7~73_combout\ & (\DRAM|mem[206][0]~regout\)) # (!\DRAM|Selector7~73_combout\ & ((\DRAM|mem[198][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector7~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[206][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|mem[198][0]~regout\,
	datad => \DRAM|Selector7~73_combout\,
	combout => \DRAM|Selector7~74_combout\);

-- Location: LCFF_X28_Y17_N1
\DRAM|mem[193][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[193][0]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[193][0]~regout\);

-- Location: LCFF_X24_Y17_N19
\DRAM|mem[201][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[201][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[201][0]~regout\);

-- Location: LCCOMB_X24_Y17_N18
\DRAM|Selector7~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~75_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\DRAM|mem[205][0]~regout\)) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|mem[201][0]~regout\))))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[205][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[201][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	combout => \DRAM|Selector7~75_combout\);

-- Location: LCCOMB_X28_Y17_N0
\DRAM|Selector7~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~76_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (((\DRAM|Selector7~75_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector7~75_combout\ & (\DRAM|mem[197][0]~regout\)) # (!\DRAM|Selector7~75_combout\ & 
-- ((\DRAM|mem[193][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[197][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|mem[193][0]~regout\,
	datad => \DRAM|Selector7~75_combout\,
	combout => \DRAM|Selector7~76_combout\);

-- Location: LCCOMB_X28_Y18_N28
\DRAM|Selector7~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~79_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector7~76_combout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector7~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~78_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datad => \DRAM|Selector7~76_combout\,
	combout => \DRAM|Selector7~79_combout\);

-- Location: LCCOMB_X28_Y18_N14
\DRAM|Selector7~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~82_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector7~79_combout\ & (\DRAM|Selector7~81_combout\)) # (!\DRAM|Selector7~79_combout\ & ((\DRAM|Selector7~74_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector7~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~81_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector7~74_combout\,
	datad => \DRAM|Selector7~79_combout\,
	combout => \DRAM|Selector7~82_combout\);

-- Location: LCCOMB_X30_Y25_N28
\DRAM|Selector7~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~83_combout\ = (\DRAM|Selector7~70_combout\ & (\DRAM|Selector7~177_combout\)) # (!\DRAM|Selector7~70_combout\ & ((\DRAM|Selector7~177_combout\ & (\DRAM|Selector7~72_combout\)) # (!\DRAM|Selector7~177_combout\ & 
-- ((\DRAM|Selector7~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~70_combout\,
	datab => \DRAM|Selector7~177_combout\,
	datac => \DRAM|Selector7~72_combout\,
	datad => \DRAM|Selector7~82_combout\,
	combout => \DRAM|Selector7~83_combout\);

-- Location: LCCOMB_X30_Y25_N30
\DRAM|Selector7~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~86_combout\ = (\DRAM|Selector7~70_combout\ & ((\DRAM|Selector7~83_combout\ & (\DRAM|Selector7~85_combout\)) # (!\DRAM|Selector7~83_combout\ & ((\DRAM|Selector7~69_combout\))))) # (!\DRAM|Selector7~70_combout\ & 
-- (((\DRAM|Selector7~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~70_combout\,
	datab => \DRAM|Selector7~85_combout\,
	datac => \DRAM|Selector7~69_combout\,
	datad => \DRAM|Selector7~83_combout\,
	combout => \DRAM|Selector7~86_combout\);

-- Location: LCCOMB_X30_Y25_N24
\DRAM|Selector7~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~87_combout\ = (\DRAM|Selector7~49_combout\ & (((\DRAM|Selector7~59_combout\)) # (!\DRAM|Selector7~4_combout\))) # (!\DRAM|Selector7~49_combout\ & (\DRAM|Selector7~4_combout\ & ((\DRAM|Selector7~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~49_combout\,
	datab => \DRAM|Selector7~4_combout\,
	datac => \DRAM|Selector7~59_combout\,
	datad => \DRAM|Selector7~86_combout\,
	combout => \DRAM|Selector7~87_combout\);

-- Location: LCCOMB_X32_Y21_N26
\DRAM|mem~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~124_combout\ = (!\RESET~combout\ & ((\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux15~1_combout\)) # (!\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux15~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[2]~2_combout\,
	datab => \RESET~combout\,
	datac => \cpu0|rf0|Mux15~1_combout\,
	datad => \cpu0|rf0|Mux15~3_combout\,
	combout => \DRAM|mem~124_combout\);

-- Location: LCFF_X33_Y25_N3
\DRAM|mem[47][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[47][0]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[47][0]~regout\);

-- Location: LCFF_X34_Y24_N3
\DRAM|mem[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[15][2]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[15][0]~regout\);

-- Location: LCCOMB_X34_Y24_N2
\DRAM|Selector7~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~127_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[31][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[15][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[31][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[15][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~127_combout\);

-- Location: LCCOMB_X33_Y25_N2
\DRAM|Selector7~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~128_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~127_combout\ & (\DRAM|mem[63][0]~regout\)) # (!\DRAM|Selector7~127_combout\ & ((\DRAM|mem[47][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[63][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[47][0]~regout\,
	datad => \DRAM|Selector7~127_combout\,
	combout => \DRAM|Selector7~128_combout\);

-- Location: LCCOMB_X36_Y25_N0
\DRAM|mem~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem~121_combout\ = (\RESET~combout\) # ((\cpu0|decoder0|SB[2]~2_combout\ & ((\cpu0|rf0|Mux15~1_combout\))) # (!\cpu0|decoder0|SB[2]~2_combout\ & (\cpu0|rf0|Mux15~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|SB[2]~2_combout\,
	datab => \cpu0|rf0|Mux15~3_combout\,
	datac => \cpu0|rf0|Mux15~1_combout\,
	datad => \RESET~combout\,
	combout => \DRAM|mem~121_combout\);

-- Location: LCFF_X33_Y24_N1
\DRAM|mem[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[28][3]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[28][0]~regout\);

-- Location: LCFF_X31_Y24_N19
\DRAM|mem[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[12][7]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[12][0]~regout\);

-- Location: LCCOMB_X31_Y24_N18
\DRAM|Selector7~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~124_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[44][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[12][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[44][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[12][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~124_combout\);

-- Location: LCCOMB_X33_Y24_N0
\DRAM|Selector7~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~125_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~124_combout\ & (\DRAM|mem[60][0]~regout\)) # (!\DRAM|Selector7~124_combout\ & ((\DRAM|mem[28][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[60][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[28][0]~regout\,
	datad => \DRAM|Selector7~124_combout\,
	combout => \DRAM|Selector7~125_combout\);

-- Location: LCFF_X32_Y24_N9
\DRAM|mem[61][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[61][0]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[61][0]~regout\);

-- Location: LCCOMB_X37_Y24_N18
\DRAM|mem[29][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[29][0]~feeder_combout\ = \DRAM|mem~121_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~121_combout\,
	combout => \DRAM|mem[29][0]~feeder_combout\);

-- Location: LCFF_X37_Y24_N19
\DRAM|mem[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[29][0]~feeder_combout\,
	ena => \DRAM|mem[29][3]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[29][0]~regout\);

-- Location: LCFF_X33_Y22_N1
\DRAM|mem[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[13][6]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[13][0]~regout\);

-- Location: LCCOMB_X33_Y22_N0
\DRAM|Selector7~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~122_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|mem[29][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[13][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[29][0]~regout\,
	datac => \DRAM|mem[13][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector7~122_combout\);

-- Location: LCCOMB_X32_Y24_N8
\DRAM|Selector7~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~123_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~122_combout\ & ((\DRAM|mem[61][0]~regout\))) # (!\DRAM|Selector7~122_combout\ & (\DRAM|mem[45][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[45][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[61][0]~regout\,
	datad => \DRAM|Selector7~122_combout\,
	combout => \DRAM|Selector7~123_combout\);

-- Location: LCCOMB_X33_Y25_N8
\DRAM|Selector7~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~126_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector7~123_combout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector7~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|Selector7~125_combout\,
	datac => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datad => \DRAM|Selector7~123_combout\,
	combout => \DRAM|Selector7~126_combout\);

-- Location: LCCOMB_X36_Y24_N0
\DRAM|mem[62][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[62][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[62][0]~feeder_combout\);

-- Location: LCFF_X36_Y24_N1
\DRAM|mem[62][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[62][0]~feeder_combout\,
	ena => \DRAM|mem[62][0]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[62][0]~regout\);

-- Location: LCFF_X35_Y24_N1
\DRAM|mem[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[30][3]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[30][0]~regout\);

-- Location: LCFF_X36_Y21_N11
\DRAM|mem[46][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[46][0]~regout\);

-- Location: LCFF_X33_Y25_N15
\DRAM|mem[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[14][6]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[14][0]~regout\);

-- Location: LCCOMB_X33_Y25_N14
\DRAM|Selector7~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~120_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[46][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[14][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[46][0]~regout\,
	datac => \DRAM|mem[14][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~120_combout\);

-- Location: LCCOMB_X35_Y24_N0
\DRAM|Selector7~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~121_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~120_combout\ & (\DRAM|mem[62][0]~regout\)) # (!\DRAM|Selector7~120_combout\ & ((\DRAM|mem[30][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[62][0]~regout\,
	datac => \DRAM|mem[30][0]~regout\,
	datad => \DRAM|Selector7~120_combout\,
	combout => \DRAM|Selector7~121_combout\);

-- Location: LCCOMB_X33_Y25_N28
\DRAM|Selector7~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~129_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector7~126_combout\ & (\DRAM|Selector7~128_combout\)) # (!\DRAM|Selector7~126_combout\ & ((\DRAM|Selector7~121_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector7~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \DRAM|Selector7~128_combout\,
	datac => \DRAM|Selector7~126_combout\,
	datad => \DRAM|Selector7~121_combout\,
	combout => \DRAM|Selector7~129_combout\);

-- Location: LCFF_X32_Y20_N27
\DRAM|mem[33][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[33][2]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[33][0]~regout\);

-- Location: LCCOMB_X33_Y21_N0
\DRAM|mem[17][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[17][0]~feeder_combout\ = \DRAM|mem~124_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~124_combout\,
	combout => \DRAM|mem[17][0]~feeder_combout\);

-- Location: LCFF_X33_Y21_N1
\DRAM|mem[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[17][0]~feeder_combout\,
	ena => \DRAM|mem[17][3]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[17][0]~regout\);

-- Location: LCFF_X33_Y23_N25
\DRAM|mem[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[1][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[1][0]~regout\);

-- Location: LCCOMB_X33_Y23_N24
\DRAM|Selector7~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~109_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[17][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[1][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[17][0]~regout\,
	datac => \DRAM|mem[1][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~109_combout\);

-- Location: LCCOMB_X32_Y20_N26
\DRAM|Selector7~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~110_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~109_combout\ & (\DRAM|mem[49][0]~regout\)) # (!\DRAM|Selector7~109_combout\ & ((\DRAM|mem[33][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[49][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[33][0]~regout\,
	datad => \DRAM|Selector7~109_combout\,
	combout => \DRAM|Selector7~110_combout\);

-- Location: LCFF_X35_Y22_N1
\DRAM|mem[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[18][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[18][0]~regout\);

-- Location: LCFF_X35_Y25_N25
\DRAM|mem[50][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[50][6]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[50][0]~regout\);

-- Location: LCCOMB_X35_Y25_N24
\DRAM|Selector7~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~112_combout\ = (\DRAM|Selector7~111_combout\ & (((\DRAM|mem[50][0]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\DRAM|Selector7~111_combout\ & (\DRAM|mem[18][0]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~111_combout\,
	datab => \DRAM|mem[18][0]~regout\,
	datac => \DRAM|mem[50][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector7~112_combout\);

-- Location: LCCOMB_X33_Y25_N0
\DRAM|Selector7~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~115_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (((\cpu0|alu0|mux_out0|Y[0]~5_combout\) # (\DRAM|Selector7~112_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector7~114_combout\ & 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~114_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datad => \DRAM|Selector7~112_combout\,
	combout => \DRAM|Selector7~115_combout\);

-- Location: LCCOMB_X33_Y25_N26
\DRAM|Selector7~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~118_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector7~115_combout\ & (\DRAM|Selector7~117_combout\)) # (!\DRAM|Selector7~115_combout\ & ((\DRAM|Selector7~110_combout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector7~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~117_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector7~110_combout\,
	datad => \DRAM|Selector7~115_combout\,
	combout => \DRAM|Selector7~118_combout\);

-- Location: LCCOMB_X36_Y22_N10
\DRAM|mem[56][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[56][0]~feeder_combout\ = \DRAM|mem~124_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~124_combout\,
	combout => \DRAM|mem[56][0]~feeder_combout\);

-- Location: LCFF_X36_Y22_N11
\DRAM|mem[56][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[56][0]~feeder_combout\,
	ena => \DRAM|mem[56][5]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[56][0]~regout\);

-- Location: LCFF_X37_Y19_N3
\DRAM|mem[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[24][5]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[24][0]~regout\);

-- Location: LCFF_X34_Y19_N17
\DRAM|mem[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[8][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[8][0]~regout\);

-- Location: LCCOMB_X34_Y19_N16
\DRAM|Selector7~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~103_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[40][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[8][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[40][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[8][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~103_combout\);

-- Location: LCCOMB_X37_Y19_N2
\DRAM|Selector7~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~104_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~103_combout\ & (\DRAM|mem[56][0]~regout\)) # (!\DRAM|Selector7~103_combout\ & ((\DRAM|mem[24][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[56][0]~regout\,
	datac => \DRAM|mem[24][0]~regout\,
	datad => \DRAM|Selector7~103_combout\,
	combout => \DRAM|Selector7~104_combout\);

-- Location: LCCOMB_X40_Y24_N16
\DRAM|mem[41][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[41][0]~feeder_combout\ = \DRAM|mem~121_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRAM|mem~121_combout\,
	combout => \DRAM|mem[41][0]~feeder_combout\);

-- Location: LCFF_X40_Y24_N17
\DRAM|mem[41][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[41][0]~feeder_combout\,
	ena => \DRAM|mem[41][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[41][0]~regout\);

-- Location: LCFF_X34_Y18_N25
\DRAM|mem[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[9][2]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[9][0]~regout\);

-- Location: LCFF_X37_Y20_N17
\DRAM|mem[57][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[57][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[57][0]~regout\);

-- Location: LCFF_X34_Y18_N11
\DRAM|mem[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[25][7]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[25][0]~regout\);

-- Location: LCCOMB_X34_Y18_N10
\DRAM|Selector7~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~101_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[57][0]~regout\) # ((!\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\DRAM|mem[25][0]~regout\ & 
-- \cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[57][0]~regout\,
	datac => \DRAM|mem[25][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector7~101_combout\);

-- Location: LCCOMB_X34_Y18_N24
\DRAM|Selector7~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~102_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|Selector7~101_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~101_combout\ & (\DRAM|mem[41][0]~regout\)) # (!\DRAM|Selector7~101_combout\ & 
-- ((\DRAM|mem[9][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[41][0]~regout\,
	datac => \DRAM|mem[9][0]~regout\,
	datad => \DRAM|Selector7~101_combout\,
	combout => \DRAM|Selector7~102_combout\);

-- Location: LCCOMB_X33_Y25_N20
\DRAM|Selector7~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~105_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector7~102_combout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector7~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector7~104_combout\,
	datad => \DRAM|Selector7~102_combout\,
	combout => \DRAM|Selector7~105_combout\);

-- Location: LCFF_X38_Y20_N25
\DRAM|mem[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[11][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[11][0]~regout\);

-- Location: LCCOMB_X38_Y20_N24
\DRAM|Selector7~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~106_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|mem[27][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[11][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[27][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[11][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector7~106_combout\);

-- Location: LCFF_X37_Y22_N9
\DRAM|mem[59][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[59][0]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[59][0]~regout\);

-- Location: LCCOMB_X37_Y22_N8
\DRAM|Selector7~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~107_combout\ = (\DRAM|Selector7~106_combout\ & (((\DRAM|mem[59][0]~regout\) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\DRAM|Selector7~106_combout\ & (\DRAM|mem[43][0]~regout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[43][0]~regout\,
	datab => \DRAM|Selector7~106_combout\,
	datac => \DRAM|mem[59][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~107_combout\);

-- Location: LCCOMB_X33_Y25_N6
\DRAM|Selector7~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~108_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector7~105_combout\ & ((\DRAM|Selector7~107_combout\))) # (!\DRAM|Selector7~105_combout\ & (\DRAM|Selector7~100_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector7~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~100_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector7~105_combout\,
	datad => \DRAM|Selector7~107_combout\,
	combout => \DRAM|Selector7~108_combout\);

-- Location: LCCOMB_X33_Y25_N4
\DRAM|Selector7~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~119_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector7~108_combout\))) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|Selector7~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector7~118_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datad => \DRAM|Selector7~108_combout\,
	combout => \DRAM|Selector7~119_combout\);

-- Location: LCFF_X32_Y25_N3
\DRAM|mem[52][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[52][6]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[52][0]~regout\);

-- Location: LCFF_X32_Y22_N13
\DRAM|mem[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~121_combout\,
	sload => VCC,
	ena => \DRAM|mem[4][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[4][0]~regout\);

-- Location: LCCOMB_X32_Y22_N12
\DRAM|Selector7~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~93_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[36][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[36][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[4][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~93_combout\);

-- Location: LCCOMB_X32_Y25_N2
\DRAM|Selector7~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~94_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~93_combout\ & ((\DRAM|mem[52][0]~regout\))) # (!\DRAM|Selector7~93_combout\ & (\DRAM|mem[20][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[20][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[52][0]~regout\,
	datad => \DRAM|Selector7~93_combout\,
	combout => \DRAM|Selector7~94_combout\);

-- Location: LCCOMB_X33_Y25_N16
\DRAM|Selector7~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~95_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~33_combout\)))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\DRAM|Selector7~92_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector7~94_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~92_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datad => \DRAM|Selector7~94_combout\,
	combout => \DRAM|Selector7~95_combout\);

-- Location: LCFF_X36_Y25_N1
\DRAM|mem[37][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~121_combout\,
	ena => \DRAM|mem[37][0]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[37][0]~regout\);

-- Location: LCFF_X32_Y25_N25
\DRAM|mem[53][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[53][6]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[53][0]~regout\);

-- Location: LCFF_X32_Y21_N13
\DRAM|mem[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \DRAM|mem~124_combout\,
	sload => VCC,
	ena => \DRAM|mem[5][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[5][0]~regout\);

-- Location: LCFF_X32_Y21_N27
\DRAM|mem[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem~124_combout\,
	ena => \DRAM|mem[21][6]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[21][0]~regout\);

-- Location: LCCOMB_X32_Y21_N12
\DRAM|Selector7~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~89_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\) # ((\DRAM|mem[21][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (\DRAM|mem[5][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[5][0]~regout\,
	datad => \DRAM|mem[21][0]~regout\,
	combout => \DRAM|Selector7~89_combout\);

-- Location: LCCOMB_X32_Y25_N24
\DRAM|Selector7~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~90_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~89_combout\ & ((\DRAM|mem[53][0]~regout\))) # (!\DRAM|Selector7~89_combout\ & (\DRAM|mem[37][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[37][0]~regout\,
	datac => \DRAM|mem[53][0]~regout\,
	datad => \DRAM|Selector7~89_combout\,
	combout => \DRAM|Selector7~90_combout\);

-- Location: LCCOMB_X33_Y25_N10
\DRAM|Selector7~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~98_combout\ = (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector7~95_combout\ & (\DRAM|Selector7~97_combout\)) # (!\DRAM|Selector7~95_combout\ & ((\DRAM|Selector7~90_combout\))))) # (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & 
-- (((\DRAM|Selector7~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~97_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector7~95_combout\,
	datad => \DRAM|Selector7~90_combout\,
	combout => \DRAM|Selector7~98_combout\);

-- Location: LCCOMB_X33_Y25_N30
\DRAM|Selector7~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~130_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector7~119_combout\ & (\DRAM|Selector7~129_combout\)) # (!\DRAM|Selector7~119_combout\ & ((\DRAM|Selector7~98_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector7~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector7~129_combout\,
	datac => \DRAM|Selector7~119_combout\,
	datad => \DRAM|Selector7~98_combout\,
	combout => \DRAM|Selector7~130_combout\);

-- Location: LCCOMB_X30_Y25_N20
\DRAM|Selector7~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~131_combout\ = (\DRAM|Selector7~5_combout\ & (((\DRAM|Selector7~87_combout\) # (\DRAM|Selector7~130_combout\)))) # (!\DRAM|Selector7~5_combout\ & (\IOA~combout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~5_combout\,
	datab => \IOA~combout\(0),
	datac => \DRAM|Selector7~87_combout\,
	datad => \DRAM|Selector7~130_combout\,
	combout => \DRAM|Selector7~131_combout\);

-- Location: LCFF_X33_Y17_N1
\DRAM|mem[170][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[170][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[170][0]~regout\);

-- Location: LCCOMB_X29_Y13_N24
\DRAM|mem[154][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[154][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[154][0]~feeder_combout\);

-- Location: LCFF_X29_Y13_N25
\DRAM|mem[154][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[154][0]~feeder_combout\,
	ena => \DRAM|mem[154][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[154][0]~regout\);

-- Location: LCFF_X30_Y16_N1
\DRAM|mem[138][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[138][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[138][0]~regout\);

-- Location: LCCOMB_X30_Y16_N0
\DRAM|Selector7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~7_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|mem[154][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[138][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[154][0]~regout\,
	datac => \DRAM|mem[138][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector7~7_combout\);

-- Location: LCCOMB_X33_Y17_N0
\DRAM|Selector7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~8_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~7_combout\ & (\DRAM|mem[186][0]~regout\)) # (!\DRAM|Selector7~7_combout\ & ((\DRAM|mem[170][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[186][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[170][0]~regout\,
	datad => \DRAM|Selector7~7_combout\,
	combout => \DRAM|Selector7~8_combout\);

-- Location: LCFF_X28_Y13_N1
\DRAM|mem[182][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[182][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[182][0]~regout\);

-- Location: LCFF_X27_Y13_N25
\DRAM|mem[150][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[150][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[150][0]~regout\);

-- Location: LCFF_X28_Y16_N25
\DRAM|mem[134][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[134][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[134][0]~regout\);

-- Location: LCCOMB_X28_Y16_N24
\DRAM|Selector7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~9_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[166][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[134][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[166][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[134][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~9_combout\);

-- Location: LCCOMB_X27_Y13_N24
\DRAM|Selector7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~10_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~9_combout\ & (\DRAM|mem[182][0]~regout\)) # (!\DRAM|Selector7~9_combout\ & ((\DRAM|mem[150][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[182][0]~regout\,
	datac => \DRAM|mem[150][0]~regout\,
	datad => \DRAM|Selector7~9_combout\,
	combout => \DRAM|Selector7~10_combout\);

-- Location: LCFF_X27_Y16_N1
\DRAM|mem[178][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[178][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[178][0]~regout\);

-- Location: LCFF_X29_Y17_N11
\DRAM|mem[162][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[162][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[162][0]~regout\);

-- Location: LCFF_X32_Y16_N17
\DRAM|mem[130][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[130][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[130][0]~regout\);

-- Location: LCCOMB_X32_Y16_N16
\DRAM|Selector7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~11_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[162][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\DRAM|mem[130][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|mem[162][0]~regout\,
	datac => \DRAM|mem[130][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector7~11_combout\);

-- Location: LCCOMB_X27_Y16_N0
\DRAM|Selector7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~12_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~11_combout\ & ((\DRAM|mem[178][0]~regout\))) # (!\DRAM|Selector7~11_combout\ & (\DRAM|mem[146][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[146][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[178][0]~regout\,
	datad => \DRAM|Selector7~11_combout\,
	combout => \DRAM|Selector7~12_combout\);

-- Location: LCCOMB_X30_Y21_N24
\DRAM|Selector7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~13_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector7~10_combout\) # ((\cpu0|alu0|adder0|inst0|Sum~22_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (((!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- \DRAM|Selector7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \DRAM|Selector7~10_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datad => \DRAM|Selector7~12_combout\,
	combout => \DRAM|Selector7~13_combout\);

-- Location: LCFF_X33_Y17_N11
\DRAM|mem[174][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[174][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[174][0]~regout\);

-- Location: LCFF_X28_Y16_N19
\DRAM|mem[142][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[142][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[142][0]~regout\);

-- Location: LCCOMB_X28_Y16_N18
\DRAM|Selector7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~14_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (\DRAM|mem[158][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[142][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[158][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[142][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \DRAM|Selector7~14_combout\);

-- Location: LCCOMB_X33_Y17_N10
\DRAM|Selector7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~15_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~14_combout\ & (\DRAM|mem[190][0]~regout\)) # (!\DRAM|Selector7~14_combout\ & ((\DRAM|mem[174][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[190][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[174][0]~regout\,
	datad => \DRAM|Selector7~14_combout\,
	combout => \DRAM|Selector7~15_combout\);

-- Location: LCCOMB_X30_Y21_N18
\DRAM|Selector7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~16_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector7~13_combout\ & ((\DRAM|Selector7~15_combout\))) # (!\DRAM|Selector7~13_combout\ & (\DRAM|Selector7~8_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector7~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \DRAM|Selector7~8_combout\,
	datac => \DRAM|Selector7~13_combout\,
	datad => \DRAM|Selector7~15_combout\,
	combout => \DRAM|Selector7~16_combout\);

-- Location: LCFF_X31_Y19_N17
\DRAM|mem[184][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[184][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[184][0]~regout\);

-- Location: LCFF_X31_Y14_N3
\DRAM|mem[136][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[136][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[136][0]~regout\);

-- Location: LCCOMB_X31_Y14_N2
\DRAM|Selector7~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~27_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[152][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[136][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[152][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[136][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~27_combout\);

-- Location: LCCOMB_X31_Y19_N16
\DRAM|Selector7~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~28_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~27_combout\ & ((\DRAM|mem[184][0]~regout\))) # (!\DRAM|Selector7~27_combout\ & (\DRAM|mem[168][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (((\DRAM|Selector7~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[168][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \DRAM|mem[184][0]~regout\,
	datad => \DRAM|Selector7~27_combout\,
	combout => \DRAM|Selector7~28_combout\);

-- Location: LCFF_X31_Y16_N19
\DRAM|mem[176][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[176][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[176][0]~regout\);

-- Location: LCFF_X30_Y14_N25
\DRAM|mem[144][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[144][0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[144][0]~regout\);

-- Location: LCCOMB_X30_Y17_N18
\DRAM|mem[160][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[160][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[160][0]~feeder_combout\);

-- Location: LCFF_X30_Y17_N19
\DRAM|mem[160][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[160][0]~feeder_combout\,
	ena => \DRAM|mem[160][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[160][0]~regout\);

-- Location: LCFF_X29_Y15_N17
\DRAM|mem[128][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[128][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[128][0]~regout\);

-- Location: LCCOMB_X29_Y15_N16
\DRAM|Selector7~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~31_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[160][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[128][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[160][0]~regout\,
	datac => \DRAM|mem[128][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~31_combout\);

-- Location: LCCOMB_X30_Y14_N24
\DRAM|Selector7~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~32_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~31_combout\ & (\DRAM|mem[176][0]~regout\)) # (!\DRAM|Selector7~31_combout\ & ((\DRAM|mem[144][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[176][0]~regout\,
	datac => \DRAM|mem[144][0]~regout\,
	datad => \DRAM|Selector7~31_combout\,
	combout => \DRAM|Selector7~32_combout\);

-- Location: LCFF_X28_Y13_N27
\DRAM|mem[180][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[180][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[180][0]~regout\);

-- Location: LCFF_X29_Y16_N25
\DRAM|mem[132][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[132][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[132][0]~regout\);

-- Location: LCCOMB_X29_Y16_N24
\DRAM|Selector7~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~29_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[164][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[132][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[164][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[132][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~29_combout\);

-- Location: LCCOMB_X28_Y13_N26
\DRAM|Selector7~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~30_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~29_combout\ & ((\DRAM|mem[180][0]~regout\))) # (!\DRAM|Selector7~29_combout\ & (\DRAM|mem[148][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[148][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[180][0]~regout\,
	datad => \DRAM|Selector7~29_combout\,
	combout => \DRAM|Selector7~30_combout\);

-- Location: LCCOMB_X30_Y14_N10
\DRAM|Selector7~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~33_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\) # ((\DRAM|Selector7~30_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (\DRAM|Selector7~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector7~32_combout\,
	datad => \DRAM|Selector7~30_combout\,
	combout => \DRAM|Selector7~33_combout\);

-- Location: LCCOMB_X30_Y14_N30
\DRAM|Selector7~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~36_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector7~33_combout\ & (\DRAM|Selector7~35_combout\)) # (!\DRAM|Selector7~33_combout\ & ((\DRAM|Selector7~28_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & 
-- (((\DRAM|Selector7~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~35_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector7~28_combout\,
	datad => \DRAM|Selector7~33_combout\,
	combout => \DRAM|Selector7~36_combout\);

-- Location: LCFF_X28_Y15_N9
\DRAM|mem[137][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[137][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[137][0]~regout\);

-- Location: LCCOMB_X28_Y15_N8
\DRAM|Selector7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~19_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|mem[153][0]~regout\) # ((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\DRAM|mem[137][0]~regout\ & 
-- !\cpu0|alu0|adder0|inst0|Sum~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[153][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[137][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~19_combout\);

-- Location: LCFF_X32_Y18_N1
\DRAM|mem[185][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[185][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[185][0]~regout\);

-- Location: LCFF_X31_Y20_N19
\DRAM|mem[169][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|Mux15~4_combout\,
	ena => \DRAM|mem[169][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[169][0]~regout\);

-- Location: LCCOMB_X32_Y18_N0
\DRAM|Selector7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~20_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|Selector7~19_combout\ & (\DRAM|mem[185][0]~regout\)) # (!\DRAM|Selector7~19_combout\ & ((\DRAM|mem[169][0]~regout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & 
-- (\DRAM|Selector7~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datab => \DRAM|Selector7~19_combout\,
	datac => \DRAM|mem[185][0]~regout\,
	datad => \DRAM|mem[169][0]~regout\,
	combout => \DRAM|Selector7~20_combout\);

-- Location: LCCOMB_X32_Y13_N8
\DRAM|mem[145][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[145][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[145][0]~feeder_combout\);

-- Location: LCFF_X32_Y13_N9
\DRAM|mem[145][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[145][0]~feeder_combout\,
	ena => \DRAM|mem[145][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[145][0]~regout\);

-- Location: LCFF_X31_Y16_N17
\DRAM|mem[177][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[177][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[177][0]~regout\);

-- Location: LCFF_X32_Y17_N25
\DRAM|mem[161][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[161][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[161][0]~regout\);

-- Location: LCFF_X30_Y15_N11
\DRAM|mem[129][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[129][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[129][0]~regout\);

-- Location: LCCOMB_X30_Y15_N10
\DRAM|Selector7~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~21_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[161][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[129][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[161][0]~regout\,
	datac => \DRAM|mem[129][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~21_combout\);

-- Location: LCCOMB_X31_Y16_N16
\DRAM|Selector7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~22_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~21_combout\ & ((\DRAM|mem[177][0]~regout\))) # (!\DRAM|Selector7~21_combout\ & (\DRAM|mem[145][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[145][0]~regout\,
	datac => \DRAM|mem[177][0]~regout\,
	datad => \DRAM|Selector7~21_combout\,
	combout => \DRAM|Selector7~22_combout\);

-- Location: LCCOMB_X32_Y20_N0
\DRAM|Selector7~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~23_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\DRAM|Selector7~20_combout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~22_combout\ & ((\DRAM|Selector7~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \DRAM|Selector7~20_combout\,
	datad => \DRAM|Selector7~22_combout\,
	combout => \DRAM|Selector7~23_combout\);

-- Location: LCFF_X35_Y14_N9
\DRAM|mem[181][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[181][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[181][0]~regout\);

-- Location: LCCOMB_X33_Y13_N16
\DRAM|mem[165][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|mem[165][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|mem[165][0]~feeder_combout\);

-- Location: LCFF_X33_Y13_N17
\DRAM|mem[165][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|mem[165][0]~feeder_combout\,
	ena => \DRAM|mem[165][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[165][0]~regout\);

-- Location: LCFF_X30_Y15_N17
\DRAM|mem[133][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|mem[133][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|mem[133][0]~regout\);

-- Location: LCCOMB_X30_Y15_N16
\DRAM|Selector7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~17_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~28_combout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\DRAM|mem[165][0]~regout\)) # 
-- (!\cpu0|alu0|adder0|inst0|Sum~28_combout\ & ((\DRAM|mem[133][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datab => \DRAM|mem[165][0]~regout\,
	datac => \DRAM|mem[133][0]~regout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	combout => \DRAM|Selector7~17_combout\);

-- Location: LCCOMB_X35_Y14_N8
\DRAM|Selector7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~18_combout\ = (\cpu0|alu0|adder0|inst0|Sum~27_combout\ & ((\DRAM|Selector7~17_combout\ & ((\DRAM|mem[181][0]~regout\))) # (!\DRAM|Selector7~17_combout\ & (\DRAM|mem[149][0]~regout\)))) # (!\cpu0|alu0|adder0|inst0|Sum~27_combout\ & 
-- (((\DRAM|Selector7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|mem[149][0]~regout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	datac => \DRAM|mem[181][0]~regout\,
	datad => \DRAM|Selector7~17_combout\,
	combout => \DRAM|Selector7~18_combout\);

-- Location: LCCOMB_X30_Y21_N28
\DRAM|Selector7~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~26_combout\ = (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & ((\DRAM|Selector7~23_combout\ & (\DRAM|Selector7~25_combout\)) # (!\DRAM|Selector7~23_combout\ & ((\DRAM|Selector7~18_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~29_combout\ & 
-- (((\DRAM|Selector7~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~25_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datac => \DRAM|Selector7~23_combout\,
	datad => \DRAM|Selector7~18_combout\,
	combout => \DRAM|Selector7~26_combout\);

-- Location: LCCOMB_X30_Y21_N22
\DRAM|Selector7~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~37_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\)) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\cpu0|alu0|mux_out0|Y[0]~5_combout\ & ((\DRAM|Selector7~26_combout\))) # 
-- (!\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector7~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector7~36_combout\,
	datad => \DRAM|Selector7~26_combout\,
	combout => \DRAM|Selector7~37_combout\);

-- Location: LCCOMB_X30_Y25_N26
\DRAM|Selector7~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~48_combout\ = (\cpu0|alu0|adder0|inst0|Sum~33_combout\ & ((\DRAM|Selector7~37_combout\ & (\DRAM|Selector7~47_combout\)) # (!\DRAM|Selector7~37_combout\ & ((\DRAM|Selector7~16_combout\))))) # (!\cpu0|alu0|adder0|inst0|Sum~33_combout\ & 
-- (((\DRAM|Selector7~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~47_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	datac => \DRAM|Selector7~16_combout\,
	datad => \DRAM|Selector7~37_combout\,
	combout => \DRAM|Selector7~48_combout\);

-- Location: LCCOMB_X30_Y25_N2
\DRAM|Selector7~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~88_combout\ = (\DRAM|Selector7~4_combout\ & (\DRAM|Selector7~87_combout\)) # (!\DRAM|Selector7~4_combout\ & ((\DRAM|Selector7~48_combout\) # (!\DRAM|Selector7~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM|Selector7~4_combout\,
	datac => \DRAM|Selector7~87_combout\,
	datad => \DRAM|Selector7~48_combout\,
	combout => \DRAM|Selector7~88_combout\);

-- Location: LCCOMB_X30_Y25_N0
\DRAM|Selector7~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~175_combout\ = (\DRAM|Selector7~6_combout\ & (\DRAM|Selector7~174_combout\)) # (!\DRAM|Selector7~6_combout\ & (\DRAM|Selector7~131_combout\ & ((\DRAM|Selector7~174_combout\) # (\DRAM|Selector7~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~6_combout\,
	datab => \DRAM|Selector7~174_combout\,
	datac => \DRAM|Selector7~131_combout\,
	datad => \DRAM|Selector7~88_combout\,
	combout => \DRAM|Selector7~175_combout\);

-- Location: LCCOMB_X30_Y25_N18
\cpu0|mem_mux0|Data_C[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|mem_mux0|Data_C[0]~0_combout\ = (\cpu0|decoder0|Decoder4~1_combout\ & (((\DRAM|Selector7~176_combout\ & \DRAM|Selector7~175_combout\)))) # (!\cpu0|decoder0|Decoder4~1_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datab => \cpu0|decoder0|Decoder4~1_combout\,
	datac => \DRAM|Selector7~176_combout\,
	datad => \DRAM|Selector7~175_combout\,
	combout => \cpu0|mem_mux0|Data_C[0]~0_combout\);

-- Location: LCCOMB_X30_Y25_N4
\cpu0|rf0|reg_0|Q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_0|Q~0_combout\ = (!\RESET~combout\ & \cpu0|mem_mux0|Data_C[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RESET~combout\,
	datad => \cpu0|mem_mux0|Data_C[0]~0_combout\,
	combout => \cpu0|rf0|reg_0|Q~0_combout\);

-- Location: LCFF_X29_Y24_N1
\cpu0|rf0|reg_5|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|reg_0|Q~0_combout\,
	sload => VCC,
	ena => \cpu0|rf0|reg_5|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_5|Q\(0));

-- Location: LCCOMB_X29_Y22_N8
\cpu0|rf0|reg_7|Q[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|reg_7|Q[0]~feeder_combout\ = \cpu0|rf0|reg_0|Q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|reg_0|Q~0_combout\,
	combout => \cpu0|rf0|reg_7|Q[0]~feeder_combout\);

-- Location: LCFF_X29_Y22_N9
\cpu0|rf0|reg_7|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|rf0|reg_7|Q[0]~feeder_combout\,
	ena => \cpu0|rf0|reg_7|Q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|rf0|reg_7|Q\(0));

-- Location: LCCOMB_X30_Y24_N24
\cpu0|rf0|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux7~0_combout\ = (\IRAM|Mux6~6_combout\ & (((\IRAM|Mux5~8_combout\)))) # (!\IRAM|Mux6~6_combout\ & ((\IRAM|Mux5~8_combout\ & ((\cpu0|rf0|reg_6|Q\(0)))) # (!\IRAM|Mux5~8_combout\ & (\cpu0|rf0|reg_4|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux6~6_combout\,
	datab => \cpu0|rf0|reg_4|Q\(0),
	datac => \cpu0|rf0|reg_6|Q\(0),
	datad => \IRAM|Mux5~8_combout\,
	combout => \cpu0|rf0|Mux7~0_combout\);

-- Location: LCCOMB_X29_Y22_N26
\cpu0|rf0|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux7~1_combout\ = (\IRAM|Mux6~6_combout\ & ((\cpu0|rf0|Mux7~0_combout\ & ((\cpu0|rf0|reg_7|Q\(0)))) # (!\cpu0|rf0|Mux7~0_combout\ & (\cpu0|rf0|reg_5|Q\(0))))) # (!\IRAM|Mux6~6_combout\ & (((\cpu0|rf0|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|Mux6~6_combout\,
	datab => \cpu0|rf0|reg_5|Q\(0),
	datac => \cpu0|rf0|reg_7|Q\(0),
	datad => \cpu0|rf0|Mux7~0_combout\,
	combout => \cpu0|rf0|Mux7~1_combout\);

-- Location: LCCOMB_X30_Y22_N24
\cpu0|rf0|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux7~3_combout\ = (\cpu0|rf0|Mux7~2_combout\ & ((\cpu0|rf0|reg_3|Q\(0)) # ((!\IRAM|Mux5~8_combout\)))) # (!\cpu0|rf0|Mux7~2_combout\ & (((\cpu0|rf0|reg_2|Q\(0) & \IRAM|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|rf0|Mux7~2_combout\,
	datab => \cpu0|rf0|reg_3|Q\(0),
	datac => \cpu0|rf0|reg_2|Q\(0),
	datad => \IRAM|Mux5~8_combout\,
	combout => \cpu0|rf0|Mux7~3_combout\);

-- Location: LCCOMB_X30_Y22_N4
\cpu0|rf0|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|rf0|Mux7~4_combout\ = (\IRAM|Mux4~4_combout\ & (\cpu0|rf0|Mux7~1_combout\)) # (!\IRAM|Mux4~4_combout\ & ((\cpu0|rf0|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|rf0|Mux7~1_combout\,
	datac => \cpu0|rf0|Mux7~3_combout\,
	datad => \IRAM|Mux4~4_combout\,
	combout => \cpu0|rf0|Mux7~4_combout\);

-- Location: LCCOMB_X29_Y24_N4
\cpu0|mem_mux0|Data_C[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|mem_mux0|Data_C[4]~4_combout\ = (\cpu0|decoder0|Decoder4~1_combout\ & (\DRAM|Selector3~167_combout\ & (\DRAM|Selector7~176_combout\))) # (!\cpu0|decoder0|Decoder4~1_combout\ & (((\cpu0|alu0|adder0|inst0|Sum~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector3~167_combout\,
	datab => \DRAM|Selector7~176_combout\,
	datac => \cpu0|decoder0|Decoder4~1_combout\,
	datad => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	combout => \cpu0|mem_mux0|Data_C[4]~4_combout\);

-- Location: LCCOMB_X25_Y18_N8
\DRAM|Selector7~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector7~178_combout\ = (\DRAM|Selector7~175_combout\ & ((\DRAM|WideOr2~0_combout\ & ((\cpu0|alu0|Equal1~3_combout\))) # (!\DRAM|WideOr2~0_combout\ & (!\cpu0|decoder0|Decoder4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~175_combout\,
	datab => \cpu0|decoder0|Decoder4~0_combout\,
	datac => \cpu0|alu0|Equal1~3_combout\,
	datad => \DRAM|WideOr2~0_combout\,
	combout => \DRAM|Selector7~178_combout\);

-- Location: LCCOMB_X25_Y18_N18
\DRAM|Selector6~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector6~168_combout\ = (\DRAM|Selector6~167_combout\ & ((\DRAM|WideOr2~0_combout\ & ((\cpu0|alu0|Equal1~3_combout\))) # (!\DRAM|WideOr2~0_combout\ & (!\cpu0|decoder0|Decoder4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector6~167_combout\,
	datab => \cpu0|decoder0|Decoder4~0_combout\,
	datac => \cpu0|alu0|Equal1~3_combout\,
	datad => \DRAM|WideOr2~0_combout\,
	combout => \DRAM|Selector6~168_combout\);

-- Location: LCCOMB_X25_Y18_N4
\DRAM|Selector5~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector5~168_combout\ = (\DRAM|Selector5~167_combout\ & ((\DRAM|WideOr2~0_combout\ & ((\cpu0|alu0|Equal1~3_combout\))) # (!\DRAM|WideOr2~0_combout\ & (!\cpu0|decoder0|Decoder4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector5~167_combout\,
	datab => \cpu0|decoder0|Decoder4~0_combout\,
	datac => \cpu0|alu0|Equal1~3_combout\,
	datad => \DRAM|WideOr2~0_combout\,
	combout => \DRAM|Selector5~168_combout\);

-- Location: LCCOMB_X25_Y18_N22
\DRAM|Selector4~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector4~168_combout\ = (\DRAM|Selector4~167_combout\ & ((\DRAM|WideOr2~0_combout\ & (\cpu0|alu0|Equal1~3_combout\)) # (!\DRAM|WideOr2~0_combout\ & ((!\cpu0|decoder0|Decoder4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector4~167_combout\,
	datab => \cpu0|alu0|Equal1~3_combout\,
	datac => \cpu0|decoder0|Decoder4~0_combout\,
	datad => \DRAM|WideOr2~0_combout\,
	combout => \DRAM|Selector4~168_combout\);

-- Location: LCCOMB_X33_Y26_N22
\DRAM|Selector3~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector3~168_combout\ = (\DRAM|Selector3~167_combout\ & ((\DRAM|WideOr2~0_combout\ & ((\cpu0|alu0|Equal1~3_combout\))) # (!\DRAM|WideOr2~0_combout\ & (!\cpu0|decoder0|Decoder4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Decoder4~0_combout\,
	datab => \DRAM|WideOr2~0_combout\,
	datac => \cpu0|alu0|Equal1~3_combout\,
	datad => \DRAM|Selector3~167_combout\,
	combout => \DRAM|Selector3~168_combout\);

-- Location: LCCOMB_X33_Y26_N16
\DRAM|Selector2~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector2~168_combout\ = (\DRAM|Selector2~167_combout\ & ((\DRAM|WideOr2~0_combout\ & ((\cpu0|alu0|Equal1~3_combout\))) # (!\DRAM|WideOr2~0_combout\ & (!\cpu0|decoder0|Decoder4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|decoder0|Decoder4~0_combout\,
	datab => \DRAM|WideOr2~0_combout\,
	datac => \cpu0|alu0|Equal1~3_combout\,
	datad => \DRAM|Selector2~167_combout\,
	combout => \DRAM|Selector2~168_combout\);

-- Location: LCCOMB_X33_Y26_N2
\DRAM|Selector1~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector1~168_combout\ = (\DRAM|Selector1~167_combout\ & ((\DRAM|WideOr2~0_combout\ & (\cpu0|alu0|Equal1~3_combout\)) # (!\DRAM|WideOr2~0_combout\ & ((!\cpu0|decoder0|Decoder4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|Equal1~3_combout\,
	datab => \DRAM|Selector1~167_combout\,
	datac => \DRAM|WideOr2~0_combout\,
	datad => \cpu0|decoder0|Decoder4~0_combout\,
	combout => \DRAM|Selector1~168_combout\);

-- Location: LCCOMB_X33_Y26_N20
\DRAM|Selector0~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Selector0~168_combout\ = (\DRAM|Selector0~167_combout\ & ((\DRAM|WideOr2~0_combout\ & (\cpu0|alu0|Equal1~3_combout\)) # (!\DRAM|WideOr2~0_combout\ & ((!\cpu0|decoder0|Decoder4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|Equal1~3_combout\,
	datab => \DRAM|Selector0~167_combout\,
	datac => \DRAM|WideOr2~0_combout\,
	datad => \cpu0|decoder0|Decoder4~0_combout\,
	combout => \DRAM|Selector0~168_combout\);

-- Location: LCCOMB_X25_Y18_N0
\DRAM|MW_IO~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|MW_IO~1_combout\ = (\cpu0|alu0|adder0|inst0|Sum~28_combout\ & (\cpu0|decoder0|Decoder4~0_combout\ & \DRAM|WideOr3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	datac => \cpu0|decoder0|Decoder4~0_combout\,
	datad => \DRAM|WideOr3~0_combout\,
	combout => \DRAM|MW_IO~1_combout\);

-- Location: LCCOMB_X25_Y18_N2
\DRAM|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder0~0_combout\ = (!\RESET~combout\ & (\DRAM|Selector7~4_combout\ & \DRAM|MW_IO~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RESET~combout\,
	datac => \DRAM|Selector7~4_combout\,
	datad => \DRAM|MW_IO~1_combout\,
	combout => \DRAM|Decoder0~0_combout\);

-- Location: LCCOMB_X31_Y22_N14
\DRAM|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|WideOr0~0_combout\ = (\DRAM|Selector7~177_combout\ & (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|adder0|inst0|Sum~29_combout\ & \DRAM|Selector7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|Selector7~177_combout\,
	datab => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datac => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	datad => \DRAM|Selector7~4_combout\,
	combout => \DRAM|WideOr0~0_combout\);

-- Location: LCCOMB_X27_Y20_N0
\DRAM|WideOr2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|WideOr2~1_combout\ = (\cpu0|alu0|adder0|inst0|Sum~22_combout\ & (\cpu0|alu0|mux_out0|Y[0]~5_combout\ & (\DRAM|Selector7~4_combout\ & \DRAM|Selector7~177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	datab => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	datac => \DRAM|Selector7~4_combout\,
	datad => \DRAM|Selector7~177_combout\,
	combout => \DRAM|WideOr2~1_combout\);

-- Location: LCCOMB_X25_Y18_N20
\DRAM|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder0~1_combout\ = (!\DRAM|WideOr1~0_combout\ & (\DRAM|Decoder0~0_combout\ & (\DRAM|WideOr0~0_combout\ & !\DRAM|WideOr2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|WideOr1~0_combout\,
	datab => \DRAM|Decoder0~0_combout\,
	datac => \DRAM|WideOr0~0_combout\,
	datad => \DRAM|WideOr2~1_combout\,
	combout => \DRAM|Decoder0~1_combout\);

-- Location: LCFF_X37_Y14_N13
\DRAM|IOreg[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[4][2]~regout\);

-- Location: LCFF_X37_Y14_N27
\DRAM|IOreg[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[4][1]~regout\);

-- Location: LCFF_X37_Y14_N23
\DRAM|IOreg[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[4][3]~regout\);

-- Location: LCFF_X37_Y14_N1
\DRAM|IOreg[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[4][0]~regout\);

-- Location: LCCOMB_X37_Y14_N16
\lowerIOE|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOE|WideOr6~0_combout\ = (\DRAM|IOreg[4][2]~regout\ & (!\DRAM|IOreg[4][1]~regout\ & (\DRAM|IOreg[4][3]~regout\ $ (!\DRAM|IOreg[4][0]~regout\)))) # (!\DRAM|IOreg[4][2]~regout\ & (\DRAM|IOreg[4][0]~regout\ & (\DRAM|IOreg[4][1]~regout\ $ 
-- (!\DRAM|IOreg[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[4][2]~regout\,
	datab => \DRAM|IOreg[4][1]~regout\,
	datac => \DRAM|IOreg[4][3]~regout\,
	datad => \DRAM|IOreg[4][0]~regout\,
	combout => \lowerIOE|WideOr6~0_combout\);

-- Location: LCCOMB_X37_Y14_N2
\lowerIOE|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOE|WideOr5~0_combout\ = (\DRAM|IOreg[4][1]~regout\ & ((\DRAM|IOreg[4][0]~regout\ & ((\DRAM|IOreg[4][3]~regout\))) # (!\DRAM|IOreg[4][0]~regout\ & (\DRAM|IOreg[4][2]~regout\)))) # (!\DRAM|IOreg[4][1]~regout\ & (\DRAM|IOreg[4][2]~regout\ & 
-- (\DRAM|IOreg[4][3]~regout\ $ (\DRAM|IOreg[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[4][2]~regout\,
	datab => \DRAM|IOreg[4][1]~regout\,
	datac => \DRAM|IOreg[4][3]~regout\,
	datad => \DRAM|IOreg[4][0]~regout\,
	combout => \lowerIOE|WideOr5~0_combout\);

-- Location: LCCOMB_X37_Y14_N28
\lowerIOE|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOE|WideOr4~0_combout\ = (\DRAM|IOreg[4][2]~regout\ & (\DRAM|IOreg[4][3]~regout\ & ((\DRAM|IOreg[4][1]~regout\) # (!\DRAM|IOreg[4][0]~regout\)))) # (!\DRAM|IOreg[4][2]~regout\ & (\DRAM|IOreg[4][1]~regout\ & (!\DRAM|IOreg[4][3]~regout\ & 
-- !\DRAM|IOreg[4][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[4][2]~regout\,
	datab => \DRAM|IOreg[4][1]~regout\,
	datac => \DRAM|IOreg[4][3]~regout\,
	datad => \DRAM|IOreg[4][0]~regout\,
	combout => \lowerIOE|WideOr4~0_combout\);

-- Location: LCCOMB_X37_Y14_N0
\lowerIOE|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOE|WideOr3~0_combout\ = (\DRAM|IOreg[4][0]~regout\ & (\DRAM|IOreg[4][2]~regout\ $ (((!\DRAM|IOreg[4][1]~regout\))))) # (!\DRAM|IOreg[4][0]~regout\ & ((\DRAM|IOreg[4][2]~regout\ & (!\DRAM|IOreg[4][3]~regout\ & !\DRAM|IOreg[4][1]~regout\)) # 
-- (!\DRAM|IOreg[4][2]~regout\ & (\DRAM|IOreg[4][3]~regout\ & \DRAM|IOreg[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[4][2]~regout\,
	datab => \DRAM|IOreg[4][3]~regout\,
	datac => \DRAM|IOreg[4][0]~regout\,
	datad => \DRAM|IOreg[4][1]~regout\,
	combout => \lowerIOE|WideOr3~0_combout\);

-- Location: LCCOMB_X37_Y14_N26
\lowerIOE|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOE|WideOr2~0_combout\ = (\DRAM|IOreg[4][1]~regout\ & (((!\DRAM|IOreg[4][3]~regout\ & \DRAM|IOreg[4][0]~regout\)))) # (!\DRAM|IOreg[4][1]~regout\ & ((\DRAM|IOreg[4][2]~regout\ & (!\DRAM|IOreg[4][3]~regout\)) # (!\DRAM|IOreg[4][2]~regout\ & 
-- ((\DRAM|IOreg[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[4][2]~regout\,
	datab => \DRAM|IOreg[4][3]~regout\,
	datac => \DRAM|IOreg[4][1]~regout\,
	datad => \DRAM|IOreg[4][0]~regout\,
	combout => \lowerIOE|WideOr2~0_combout\);

-- Location: LCCOMB_X37_Y14_N12
\lowerIOE|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOE|WideOr1~0_combout\ = (\DRAM|IOreg[4][1]~regout\ & (!\DRAM|IOreg[4][3]~regout\ & ((\DRAM|IOreg[4][0]~regout\) # (!\DRAM|IOreg[4][2]~regout\)))) # (!\DRAM|IOreg[4][1]~regout\ & (\DRAM|IOreg[4][0]~regout\ & (\DRAM|IOreg[4][3]~regout\ $ 
-- (!\DRAM|IOreg[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[4][3]~regout\,
	datab => \DRAM|IOreg[4][1]~regout\,
	datac => \DRAM|IOreg[4][2]~regout\,
	datad => \DRAM|IOreg[4][0]~regout\,
	combout => \lowerIOE|WideOr1~0_combout\);

-- Location: LCCOMB_X37_Y14_N22
\lowerIOE|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOE|WideOr0~0_combout\ = (\DRAM|IOreg[4][0]~regout\ & ((\DRAM|IOreg[4][3]~regout\) # (\DRAM|IOreg[4][2]~regout\ $ (\DRAM|IOreg[4][1]~regout\)))) # (!\DRAM|IOreg[4][0]~regout\ & ((\DRAM|IOreg[4][1]~regout\) # (\DRAM|IOreg[4][2]~regout\ $ 
-- (\DRAM|IOreg[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[4][2]~regout\,
	datab => \DRAM|IOreg[4][1]~regout\,
	datac => \DRAM|IOreg[4][3]~regout\,
	datad => \DRAM|IOreg[4][0]~regout\,
	combout => \lowerIOE|WideOr0~0_combout\);

-- Location: LCFF_X32_Y11_N11
\DRAM|IOreg[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[4][5]~regout\);

-- Location: LCFF_X37_Y14_N15
\DRAM|IOreg[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[4][4]~regout\);

-- Location: LCFF_X32_Y11_N5
\DRAM|IOreg[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[4][6]~regout\);

-- Location: LCFF_X32_Y11_N23
\DRAM|IOreg[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[4][7]~regout\);

-- Location: LCCOMB_X32_Y11_N24
\upperIOE|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOE|WideOr6~0_combout\ = (\DRAM|IOreg[4][6]~regout\ & (!\DRAM|IOreg[4][5]~regout\ & (\DRAM|IOreg[4][4]~regout\ $ (!\DRAM|IOreg[4][7]~regout\)))) # (!\DRAM|IOreg[4][6]~regout\ & (\DRAM|IOreg[4][4]~regout\ & (\DRAM|IOreg[4][5]~regout\ $ 
-- (!\DRAM|IOreg[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[4][5]~regout\,
	datab => \DRAM|IOreg[4][4]~regout\,
	datac => \DRAM|IOreg[4][6]~regout\,
	datad => \DRAM|IOreg[4][7]~regout\,
	combout => \upperIOE|WideOr6~0_combout\);

-- Location: LCCOMB_X32_Y11_N18
\upperIOE|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOE|WideOr5~0_combout\ = (\DRAM|IOreg[4][5]~regout\ & ((\DRAM|IOreg[4][4]~regout\ & ((\DRAM|IOreg[4][7]~regout\))) # (!\DRAM|IOreg[4][4]~regout\ & (\DRAM|IOreg[4][6]~regout\)))) # (!\DRAM|IOreg[4][5]~regout\ & (\DRAM|IOreg[4][6]~regout\ & 
-- (\DRAM|IOreg[4][4]~regout\ $ (\DRAM|IOreg[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[4][5]~regout\,
	datab => \DRAM|IOreg[4][4]~regout\,
	datac => \DRAM|IOreg[4][6]~regout\,
	datad => \DRAM|IOreg[4][7]~regout\,
	combout => \upperIOE|WideOr5~0_combout\);

-- Location: LCCOMB_X32_Y11_N20
\upperIOE|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOE|WideOr4~0_combout\ = (\DRAM|IOreg[4][6]~regout\ & (\DRAM|IOreg[4][7]~regout\ & ((\DRAM|IOreg[4][5]~regout\) # (!\DRAM|IOreg[4][4]~regout\)))) # (!\DRAM|IOreg[4][6]~regout\ & (\DRAM|IOreg[4][5]~regout\ & (!\DRAM|IOreg[4][4]~regout\ & 
-- !\DRAM|IOreg[4][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[4][5]~regout\,
	datab => \DRAM|IOreg[4][4]~regout\,
	datac => \DRAM|IOreg[4][6]~regout\,
	datad => \DRAM|IOreg[4][7]~regout\,
	combout => \upperIOE|WideOr4~0_combout\);

-- Location: LCCOMB_X32_Y11_N10
\upperIOE|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOE|WideOr3~0_combout\ = (\DRAM|IOreg[4][4]~regout\ & (\DRAM|IOreg[4][6]~regout\ $ (((!\DRAM|IOreg[4][5]~regout\))))) # (!\DRAM|IOreg[4][4]~regout\ & ((\DRAM|IOreg[4][6]~regout\ & (!\DRAM|IOreg[4][7]~regout\ & !\DRAM|IOreg[4][5]~regout\)) # 
-- (!\DRAM|IOreg[4][6]~regout\ & (\DRAM|IOreg[4][7]~regout\ & \DRAM|IOreg[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[4][6]~regout\,
	datab => \DRAM|IOreg[4][7]~regout\,
	datac => \DRAM|IOreg[4][5]~regout\,
	datad => \DRAM|IOreg[4][4]~regout\,
	combout => \upperIOE|WideOr3~0_combout\);

-- Location: LCCOMB_X32_Y11_N4
\upperIOE|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOE|WideOr2~0_combout\ = (\DRAM|IOreg[4][5]~regout\ & (!\DRAM|IOreg[4][7]~regout\ & ((\DRAM|IOreg[4][4]~regout\)))) # (!\DRAM|IOreg[4][5]~regout\ & ((\DRAM|IOreg[4][6]~regout\ & (!\DRAM|IOreg[4][7]~regout\)) # (!\DRAM|IOreg[4][6]~regout\ & 
-- ((\DRAM|IOreg[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[4][5]~regout\,
	datab => \DRAM|IOreg[4][7]~regout\,
	datac => \DRAM|IOreg[4][6]~regout\,
	datad => \DRAM|IOreg[4][4]~regout\,
	combout => \upperIOE|WideOr2~0_combout\);

-- Location: LCCOMB_X37_Y14_N14
\upperIOE|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOE|WideOr1~0_combout\ = (\DRAM|IOreg[4][6]~regout\ & (\DRAM|IOreg[4][4]~regout\ & (\DRAM|IOreg[4][7]~regout\ $ (\DRAM|IOreg[4][5]~regout\)))) # (!\DRAM|IOreg[4][6]~regout\ & (!\DRAM|IOreg[4][7]~regout\ & ((\DRAM|IOreg[4][4]~regout\) # 
-- (\DRAM|IOreg[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[4][7]~regout\,
	datab => \DRAM|IOreg[4][6]~regout\,
	datac => \DRAM|IOreg[4][4]~regout\,
	datad => \DRAM|IOreg[4][5]~regout\,
	combout => \upperIOE|WideOr1~0_combout\);

-- Location: LCCOMB_X32_Y11_N22
\upperIOE|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOE|WideOr0~0_combout\ = (\DRAM|IOreg[4][4]~regout\ & ((\DRAM|IOreg[4][7]~regout\) # (\DRAM|IOreg[4][5]~regout\ $ (\DRAM|IOreg[4][6]~regout\)))) # (!\DRAM|IOreg[4][4]~regout\ & ((\DRAM|IOreg[4][5]~regout\) # (\DRAM|IOreg[4][6]~regout\ $ 
-- (\DRAM|IOreg[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[4][5]~regout\,
	datab => \DRAM|IOreg[4][6]~regout\,
	datac => \DRAM|IOreg[4][7]~regout\,
	datad => \DRAM|IOreg[4][4]~regout\,
	combout => \upperIOE|WideOr0~0_combout\);

-- Location: LCCOMB_X25_Y18_N6
\DRAM|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder0~2_combout\ = (!\DRAM|WideOr1~0_combout\ & (\DRAM|Decoder0~0_combout\ & (\DRAM|WideOr0~0_combout\ & \DRAM|WideOr2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|WideOr1~0_combout\,
	datab => \DRAM|Decoder0~0_combout\,
	datac => \DRAM|WideOr0~0_combout\,
	datad => \DRAM|WideOr2~1_combout\,
	combout => \DRAM|Decoder0~2_combout\);

-- Location: LCFF_X1_Y24_N1
\DRAM|IOreg[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[5][1]~regout\);

-- Location: LCFF_X1_Y24_N27
\DRAM|IOreg[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[5][2]~regout\);

-- Location: LCFF_X42_Y13_N25
\DRAM|IOreg[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[5][0]~regout\);

-- Location: LCFF_X42_Y14_N17
\DRAM|IOreg[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[5][3]~regout\);

-- Location: LCCOMB_X42_Y14_N26
\lowerIOF|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOF|WideOr6~0_combout\ = (\DRAM|IOreg[5][2]~regout\ & (!\DRAM|IOreg[5][1]~regout\ & (\DRAM|IOreg[5][0]~regout\ $ (!\DRAM|IOreg[5][3]~regout\)))) # (!\DRAM|IOreg[5][2]~regout\ & (\DRAM|IOreg[5][0]~regout\ & (\DRAM|IOreg[5][1]~regout\ $ 
-- (!\DRAM|IOreg[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[5][1]~regout\,
	datab => \DRAM|IOreg[5][2]~regout\,
	datac => \DRAM|IOreg[5][0]~regout\,
	datad => \DRAM|IOreg[5][3]~regout\,
	combout => \lowerIOF|WideOr6~0_combout\);

-- Location: LCCOMB_X42_Y14_N12
\lowerIOF|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOF|WideOr5~0_combout\ = (\DRAM|IOreg[5][1]~regout\ & ((\DRAM|IOreg[5][0]~regout\ & ((\DRAM|IOreg[5][3]~regout\))) # (!\DRAM|IOreg[5][0]~regout\ & (\DRAM|IOreg[5][2]~regout\)))) # (!\DRAM|IOreg[5][1]~regout\ & (\DRAM|IOreg[5][2]~regout\ & 
-- (\DRAM|IOreg[5][0]~regout\ $ (\DRAM|IOreg[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[5][1]~regout\,
	datab => \DRAM|IOreg[5][2]~regout\,
	datac => \DRAM|IOreg[5][0]~regout\,
	datad => \DRAM|IOreg[5][3]~regout\,
	combout => \lowerIOF|WideOr5~0_combout\);

-- Location: LCCOMB_X42_Y14_N6
\lowerIOF|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOF|WideOr4~0_combout\ = (\DRAM|IOreg[5][2]~regout\ & (\DRAM|IOreg[5][3]~regout\ & ((\DRAM|IOreg[5][1]~regout\) # (!\DRAM|IOreg[5][0]~regout\)))) # (!\DRAM|IOreg[5][2]~regout\ & (\DRAM|IOreg[5][1]~regout\ & (!\DRAM|IOreg[5][0]~regout\ & 
-- !\DRAM|IOreg[5][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[5][1]~regout\,
	datab => \DRAM|IOreg[5][2]~regout\,
	datac => \DRAM|IOreg[5][0]~regout\,
	datad => \DRAM|IOreg[5][3]~regout\,
	combout => \lowerIOF|WideOr4~0_combout\);

-- Location: LCCOMB_X42_Y13_N24
\lowerIOF|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOF|WideOr3~0_combout\ = (\DRAM|IOreg[5][0]~regout\ & (\DRAM|IOreg[5][1]~regout\ $ ((!\DRAM|IOreg[5][2]~regout\)))) # (!\DRAM|IOreg[5][0]~regout\ & ((\DRAM|IOreg[5][1]~regout\ & (!\DRAM|IOreg[5][2]~regout\ & \DRAM|IOreg[5][3]~regout\)) # 
-- (!\DRAM|IOreg[5][1]~regout\ & (\DRAM|IOreg[5][2]~regout\ & !\DRAM|IOreg[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[5][1]~regout\,
	datab => \DRAM|IOreg[5][2]~regout\,
	datac => \DRAM|IOreg[5][0]~regout\,
	datad => \DRAM|IOreg[5][3]~regout\,
	combout => \lowerIOF|WideOr3~0_combout\);

-- Location: LCCOMB_X1_Y24_N0
\lowerIOF|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOF|WideOr2~0_combout\ = (\DRAM|IOreg[5][1]~regout\ & (\DRAM|IOreg[5][0]~regout\ & ((!\DRAM|IOreg[5][3]~regout\)))) # (!\DRAM|IOreg[5][1]~regout\ & ((\DRAM|IOreg[5][2]~regout\ & ((!\DRAM|IOreg[5][3]~regout\))) # (!\DRAM|IOreg[5][2]~regout\ & 
-- (\DRAM|IOreg[5][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[5][0]~regout\,
	datab => \DRAM|IOreg[5][2]~regout\,
	datac => \DRAM|IOreg[5][1]~regout\,
	datad => \DRAM|IOreg[5][3]~regout\,
	combout => \lowerIOF|WideOr2~0_combout\);

-- Location: LCCOMB_X1_Y24_N26
\lowerIOF|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOF|WideOr1~0_combout\ = (\DRAM|IOreg[5][0]~regout\ & (\DRAM|IOreg[5][3]~regout\ $ (((\DRAM|IOreg[5][1]~regout\) # (!\DRAM|IOreg[5][2]~regout\))))) # (!\DRAM|IOreg[5][0]~regout\ & (\DRAM|IOreg[5][1]~regout\ & (!\DRAM|IOreg[5][2]~regout\ & 
-- !\DRAM|IOreg[5][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[5][0]~regout\,
	datab => \DRAM|IOreg[5][1]~regout\,
	datac => \DRAM|IOreg[5][2]~regout\,
	datad => \DRAM|IOreg[5][3]~regout\,
	combout => \lowerIOF|WideOr1~0_combout\);

-- Location: LCCOMB_X42_Y14_N16
\lowerIOF|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOF|WideOr0~0_combout\ = (\DRAM|IOreg[5][0]~regout\ & ((\DRAM|IOreg[5][3]~regout\) # (\DRAM|IOreg[5][1]~regout\ $ (\DRAM|IOreg[5][2]~regout\)))) # (!\DRAM|IOreg[5][0]~regout\ & ((\DRAM|IOreg[5][1]~regout\) # (\DRAM|IOreg[5][3]~regout\ $ 
-- (\DRAM|IOreg[5][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[5][1]~regout\,
	datab => \DRAM|IOreg[5][0]~regout\,
	datac => \DRAM|IOreg[5][3]~regout\,
	datad => \DRAM|IOreg[5][2]~regout\,
	combout => \lowerIOF|WideOr0~0_combout\);

-- Location: LCFF_X42_Y13_N1
\DRAM|IOreg[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[5][7]~regout\);

-- Location: LCFF_X42_Y13_N19
\DRAM|IOreg[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[5][4]~regout\);

-- Location: LCFF_X42_Y13_N29
\DRAM|IOreg[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[5][5]~regout\);

-- Location: LCFF_X42_Y13_N31
\DRAM|IOreg[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[5][6]~regout\);

-- Location: LCCOMB_X42_Y13_N2
\upperIOF|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOF|WideOr6~0_combout\ = (\DRAM|IOreg[5][7]~regout\ & (\DRAM|IOreg[5][4]~regout\ & (\DRAM|IOreg[5][5]~regout\ $ (\DRAM|IOreg[5][6]~regout\)))) # (!\DRAM|IOreg[5][7]~regout\ & (!\DRAM|IOreg[5][5]~regout\ & (\DRAM|IOreg[5][4]~regout\ $ 
-- (\DRAM|IOreg[5][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[5][7]~regout\,
	datab => \DRAM|IOreg[5][4]~regout\,
	datac => \DRAM|IOreg[5][5]~regout\,
	datad => \DRAM|IOreg[5][6]~regout\,
	combout => \upperIOF|WideOr6~0_combout\);

-- Location: LCCOMB_X42_Y13_N20
\upperIOF|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOF|WideOr5~0_combout\ = (\DRAM|IOreg[5][7]~regout\ & ((\DRAM|IOreg[5][4]~regout\ & (\DRAM|IOreg[5][5]~regout\)) # (!\DRAM|IOreg[5][4]~regout\ & ((\DRAM|IOreg[5][6]~regout\))))) # (!\DRAM|IOreg[5][7]~regout\ & (\DRAM|IOreg[5][6]~regout\ & 
-- (\DRAM|IOreg[5][4]~regout\ $ (\DRAM|IOreg[5][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[5][7]~regout\,
	datab => \DRAM|IOreg[5][4]~regout\,
	datac => \DRAM|IOreg[5][5]~regout\,
	datad => \DRAM|IOreg[5][6]~regout\,
	combout => \upperIOF|WideOr5~0_combout\);

-- Location: LCCOMB_X42_Y13_N22
\upperIOF|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOF|WideOr4~0_combout\ = (\DRAM|IOreg[5][7]~regout\ & (\DRAM|IOreg[5][6]~regout\ & ((\DRAM|IOreg[5][5]~regout\) # (!\DRAM|IOreg[5][4]~regout\)))) # (!\DRAM|IOreg[5][7]~regout\ & (!\DRAM|IOreg[5][4]~regout\ & (\DRAM|IOreg[5][5]~regout\ & 
-- !\DRAM|IOreg[5][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[5][7]~regout\,
	datab => \DRAM|IOreg[5][4]~regout\,
	datac => \DRAM|IOreg[5][5]~regout\,
	datad => \DRAM|IOreg[5][6]~regout\,
	combout => \upperIOF|WideOr4~0_combout\);

-- Location: LCCOMB_X42_Y13_N18
\upperIOF|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOF|WideOr3~0_combout\ = (\DRAM|IOreg[5][4]~regout\ & ((\DRAM|IOreg[5][5]~regout\ $ (!\DRAM|IOreg[5][6]~regout\)))) # (!\DRAM|IOreg[5][4]~regout\ & ((\DRAM|IOreg[5][7]~regout\ & (\DRAM|IOreg[5][5]~regout\ & !\DRAM|IOreg[5][6]~regout\)) # 
-- (!\DRAM|IOreg[5][7]~regout\ & (!\DRAM|IOreg[5][5]~regout\ & \DRAM|IOreg[5][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[5][7]~regout\,
	datab => \DRAM|IOreg[5][5]~regout\,
	datac => \DRAM|IOreg[5][4]~regout\,
	datad => \DRAM|IOreg[5][6]~regout\,
	combout => \upperIOF|WideOr3~0_combout\);

-- Location: LCCOMB_X42_Y13_N28
\upperIOF|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOF|WideOr2~0_combout\ = (\DRAM|IOreg[5][5]~regout\ & (((!\DRAM|IOreg[5][7]~regout\ & \DRAM|IOreg[5][4]~regout\)))) # (!\DRAM|IOreg[5][5]~regout\ & ((\DRAM|IOreg[5][6]~regout\ & (!\DRAM|IOreg[5][7]~regout\)) # (!\DRAM|IOreg[5][6]~regout\ & 
-- ((\DRAM|IOreg[5][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[5][6]~regout\,
	datab => \DRAM|IOreg[5][7]~regout\,
	datac => \DRAM|IOreg[5][5]~regout\,
	datad => \DRAM|IOreg[5][4]~regout\,
	combout => \upperIOF|WideOr2~0_combout\);

-- Location: LCCOMB_X42_Y13_N30
\upperIOF|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOF|WideOr1~0_combout\ = (\DRAM|IOreg[5][5]~regout\ & (!\DRAM|IOreg[5][7]~regout\ & ((\DRAM|IOreg[5][4]~regout\) # (!\DRAM|IOreg[5][6]~regout\)))) # (!\DRAM|IOreg[5][5]~regout\ & (\DRAM|IOreg[5][4]~regout\ & (\DRAM|IOreg[5][6]~regout\ $ 
-- (!\DRAM|IOreg[5][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[5][5]~regout\,
	datab => \DRAM|IOreg[5][4]~regout\,
	datac => \DRAM|IOreg[5][6]~regout\,
	datad => \DRAM|IOreg[5][7]~regout\,
	combout => \upperIOF|WideOr1~0_combout\);

-- Location: LCCOMB_X42_Y13_N0
\upperIOF|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOF|WideOr0~0_combout\ = (\DRAM|IOreg[5][4]~regout\ & ((\DRAM|IOreg[5][7]~regout\) # (\DRAM|IOreg[5][5]~regout\ $ (\DRAM|IOreg[5][6]~regout\)))) # (!\DRAM|IOreg[5][4]~regout\ & ((\DRAM|IOreg[5][5]~regout\) # (\DRAM|IOreg[5][7]~regout\ $ 
-- (\DRAM|IOreg[5][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[5][5]~regout\,
	datab => \DRAM|IOreg[5][4]~regout\,
	datac => \DRAM|IOreg[5][7]~regout\,
	datad => \DRAM|IOreg[5][6]~regout\,
	combout => \upperIOF|WideOr0~0_combout\);

-- Location: LCCOMB_X25_Y18_N16
\DRAM|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder0~3_combout\ = (\DRAM|WideOr1~0_combout\ & (\DRAM|Decoder0~0_combout\ & (\DRAM|WideOr0~0_combout\ & !\DRAM|WideOr2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|WideOr1~0_combout\,
	datab => \DRAM|Decoder0~0_combout\,
	datac => \DRAM|WideOr0~0_combout\,
	datad => \DRAM|WideOr2~1_combout\,
	combout => \DRAM|Decoder0~3_combout\);

-- Location: LCFF_X1_Y14_N23
\DRAM|IOreg[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[6][3]~regout\);

-- Location: LCFF_X1_Y14_N3
\DRAM|IOreg[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[6][1]~regout\);

-- Location: LCFF_X1_Y14_N1
\DRAM|IOreg[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[6][0]~regout\);

-- Location: LCFF_X1_Y14_N29
\DRAM|IOreg[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[6][2]~regout\);

-- Location: LCCOMB_X1_Y14_N16
\lowerIOG|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOG|WideOr6~0_combout\ = (\DRAM|IOreg[6][3]~regout\ & (\DRAM|IOreg[6][0]~regout\ & (\DRAM|IOreg[6][1]~regout\ $ (\DRAM|IOreg[6][2]~regout\)))) # (!\DRAM|IOreg[6][3]~regout\ & (!\DRAM|IOreg[6][1]~regout\ & (\DRAM|IOreg[6][0]~regout\ $ 
-- (\DRAM|IOreg[6][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[6][3]~regout\,
	datab => \DRAM|IOreg[6][1]~regout\,
	datac => \DRAM|IOreg[6][0]~regout\,
	datad => \DRAM|IOreg[6][2]~regout\,
	combout => \lowerIOG|WideOr6~0_combout\);

-- Location: LCCOMB_X1_Y14_N26
\lowerIOG|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOG|WideOr5~0_combout\ = (\DRAM|IOreg[6][3]~regout\ & ((\DRAM|IOreg[6][0]~regout\ & (\DRAM|IOreg[6][1]~regout\)) # (!\DRAM|IOreg[6][0]~regout\ & ((\DRAM|IOreg[6][2]~regout\))))) # (!\DRAM|IOreg[6][3]~regout\ & (\DRAM|IOreg[6][2]~regout\ & 
-- (\DRAM|IOreg[6][1]~regout\ $ (\DRAM|IOreg[6][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[6][3]~regout\,
	datab => \DRAM|IOreg[6][1]~regout\,
	datac => \DRAM|IOreg[6][0]~regout\,
	datad => \DRAM|IOreg[6][2]~regout\,
	combout => \lowerIOG|WideOr5~0_combout\);

-- Location: LCCOMB_X1_Y14_N12
\lowerIOG|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOG|WideOr4~0_combout\ = (\DRAM|IOreg[6][3]~regout\ & (\DRAM|IOreg[6][2]~regout\ & ((\DRAM|IOreg[6][1]~regout\) # (!\DRAM|IOreg[6][0]~regout\)))) # (!\DRAM|IOreg[6][3]~regout\ & (\DRAM|IOreg[6][1]~regout\ & (!\DRAM|IOreg[6][0]~regout\ & 
-- !\DRAM|IOreg[6][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[6][3]~regout\,
	datab => \DRAM|IOreg[6][1]~regout\,
	datac => \DRAM|IOreg[6][0]~regout\,
	datad => \DRAM|IOreg[6][2]~regout\,
	combout => \lowerIOG|WideOr4~0_combout\);

-- Location: LCCOMB_X1_Y14_N0
\lowerIOG|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOG|WideOr3~0_combout\ = (\DRAM|IOreg[6][0]~regout\ & ((\DRAM|IOreg[6][2]~regout\ $ (!\DRAM|IOreg[6][1]~regout\)))) # (!\DRAM|IOreg[6][0]~regout\ & ((\DRAM|IOreg[6][3]~regout\ & (!\DRAM|IOreg[6][2]~regout\ & \DRAM|IOreg[6][1]~regout\)) # 
-- (!\DRAM|IOreg[6][3]~regout\ & (\DRAM|IOreg[6][2]~regout\ & !\DRAM|IOreg[6][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[6][3]~regout\,
	datab => \DRAM|IOreg[6][2]~regout\,
	datac => \DRAM|IOreg[6][0]~regout\,
	datad => \DRAM|IOreg[6][1]~regout\,
	combout => \lowerIOG|WideOr3~0_combout\);

-- Location: LCCOMB_X1_Y14_N2
\lowerIOG|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOG|WideOr2~0_combout\ = (\DRAM|IOreg[6][1]~regout\ & (\DRAM|IOreg[6][0]~regout\ & (!\DRAM|IOreg[6][3]~regout\))) # (!\DRAM|IOreg[6][1]~regout\ & ((\DRAM|IOreg[6][2]~regout\ & ((!\DRAM|IOreg[6][3]~regout\))) # (!\DRAM|IOreg[6][2]~regout\ & 
-- (\DRAM|IOreg[6][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[6][0]~regout\,
	datab => \DRAM|IOreg[6][3]~regout\,
	datac => \DRAM|IOreg[6][1]~regout\,
	datad => \DRAM|IOreg[6][2]~regout\,
	combout => \lowerIOG|WideOr2~0_combout\);

-- Location: LCCOMB_X1_Y14_N28
\lowerIOG|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOG|WideOr1~0_combout\ = (\DRAM|IOreg[6][0]~regout\ & (\DRAM|IOreg[6][3]~regout\ $ (((\DRAM|IOreg[6][1]~regout\) # (!\DRAM|IOreg[6][2]~regout\))))) # (!\DRAM|IOreg[6][0]~regout\ & (\DRAM|IOreg[6][1]~regout\ & (!\DRAM|IOreg[6][2]~regout\ & 
-- !\DRAM|IOreg[6][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[6][0]~regout\,
	datab => \DRAM|IOreg[6][1]~regout\,
	datac => \DRAM|IOreg[6][2]~regout\,
	datad => \DRAM|IOreg[6][3]~regout\,
	combout => \lowerIOG|WideOr1~0_combout\);

-- Location: LCCOMB_X1_Y14_N22
\lowerIOG|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOG|WideOr0~0_combout\ = (\DRAM|IOreg[6][0]~regout\ & ((\DRAM|IOreg[6][3]~regout\) # (\DRAM|IOreg[6][1]~regout\ $ (\DRAM|IOreg[6][2]~regout\)))) # (!\DRAM|IOreg[6][0]~regout\ & ((\DRAM|IOreg[6][1]~regout\) # (\DRAM|IOreg[6][3]~regout\ $ 
-- (\DRAM|IOreg[6][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[6][0]~regout\,
	datab => \DRAM|IOreg[6][1]~regout\,
	datac => \DRAM|IOreg[6][3]~regout\,
	datad => \DRAM|IOreg[6][2]~regout\,
	combout => \lowerIOG|WideOr0~0_combout\);

-- Location: LCFF_X1_Y14_N11
\DRAM|IOreg[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[6][6]~regout\);

-- Location: LCFF_X1_Y14_N15
\DRAM|IOreg[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[6][4]~regout\);

-- Location: LCFF_X1_Y14_N5
\DRAM|IOreg[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[6][7]~regout\);

-- Location: LCFF_X1_Y14_N25
\DRAM|IOreg[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[6][5]~regout\);

-- Location: LCCOMB_X1_Y14_N30
\upperIOG|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOG|WideOr6~0_combout\ = (\DRAM|IOreg[6][6]~regout\ & (!\DRAM|IOreg[6][5]~regout\ & (\DRAM|IOreg[6][4]~regout\ $ (!\DRAM|IOreg[6][7]~regout\)))) # (!\DRAM|IOreg[6][6]~regout\ & (\DRAM|IOreg[6][4]~regout\ & (\DRAM|IOreg[6][7]~regout\ $ 
-- (!\DRAM|IOreg[6][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[6][6]~regout\,
	datab => \DRAM|IOreg[6][4]~regout\,
	datac => \DRAM|IOreg[6][7]~regout\,
	datad => \DRAM|IOreg[6][5]~regout\,
	combout => \upperIOG|WideOr6~0_combout\);

-- Location: LCCOMB_X1_Y14_N8
\upperIOG|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOG|WideOr5~0_combout\ = (\DRAM|IOreg[6][7]~regout\ & ((\DRAM|IOreg[6][4]~regout\ & ((\DRAM|IOreg[6][5]~regout\))) # (!\DRAM|IOreg[6][4]~regout\ & (\DRAM|IOreg[6][6]~regout\)))) # (!\DRAM|IOreg[6][7]~regout\ & (\DRAM|IOreg[6][6]~regout\ & 
-- (\DRAM|IOreg[6][4]~regout\ $ (\DRAM|IOreg[6][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[6][6]~regout\,
	datab => \DRAM|IOreg[6][4]~regout\,
	datac => \DRAM|IOreg[6][7]~regout\,
	datad => \DRAM|IOreg[6][5]~regout\,
	combout => \upperIOG|WideOr5~0_combout\);

-- Location: LCCOMB_X1_Y14_N18
\upperIOG|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOG|WideOr4~0_combout\ = (\DRAM|IOreg[6][6]~regout\ & (\DRAM|IOreg[6][7]~regout\ & ((\DRAM|IOreg[6][5]~regout\) # (!\DRAM|IOreg[6][4]~regout\)))) # (!\DRAM|IOreg[6][6]~regout\ & (!\DRAM|IOreg[6][4]~regout\ & (!\DRAM|IOreg[6][7]~regout\ & 
-- \DRAM|IOreg[6][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[6][6]~regout\,
	datab => \DRAM|IOreg[6][4]~regout\,
	datac => \DRAM|IOreg[6][7]~regout\,
	datad => \DRAM|IOreg[6][5]~regout\,
	combout => \upperIOG|WideOr4~0_combout\);

-- Location: LCCOMB_X1_Y14_N24
\upperIOG|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOG|WideOr3~0_combout\ = (\DRAM|IOreg[6][4]~regout\ & (\DRAM|IOreg[6][6]~regout\ $ (((!\DRAM|IOreg[6][5]~regout\))))) # (!\DRAM|IOreg[6][4]~regout\ & ((\DRAM|IOreg[6][6]~regout\ & (!\DRAM|IOreg[6][7]~regout\ & !\DRAM|IOreg[6][5]~regout\)) # 
-- (!\DRAM|IOreg[6][6]~regout\ & (\DRAM|IOreg[6][7]~regout\ & \DRAM|IOreg[6][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[6][6]~regout\,
	datab => \DRAM|IOreg[6][7]~regout\,
	datac => \DRAM|IOreg[6][5]~regout\,
	datad => \DRAM|IOreg[6][4]~regout\,
	combout => \upperIOG|WideOr3~0_combout\);

-- Location: LCCOMB_X1_Y14_N10
\upperIOG|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOG|WideOr2~0_combout\ = (\DRAM|IOreg[6][5]~regout\ & (!\DRAM|IOreg[6][7]~regout\ & ((\DRAM|IOreg[6][4]~regout\)))) # (!\DRAM|IOreg[6][5]~regout\ & ((\DRAM|IOreg[6][6]~regout\ & (!\DRAM|IOreg[6][7]~regout\)) # (!\DRAM|IOreg[6][6]~regout\ & 
-- ((\DRAM|IOreg[6][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[6][5]~regout\,
	datab => \DRAM|IOreg[6][7]~regout\,
	datac => \DRAM|IOreg[6][6]~regout\,
	datad => \DRAM|IOreg[6][4]~regout\,
	combout => \upperIOG|WideOr2~0_combout\);

-- Location: LCCOMB_X1_Y14_N4
\upperIOG|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOG|WideOr1~0_combout\ = (\DRAM|IOreg[6][5]~regout\ & (!\DRAM|IOreg[6][7]~regout\ & ((\DRAM|IOreg[6][4]~regout\) # (!\DRAM|IOreg[6][6]~regout\)))) # (!\DRAM|IOreg[6][5]~regout\ & (\DRAM|IOreg[6][4]~regout\ & (\DRAM|IOreg[6][7]~regout\ $ 
-- (!\DRAM|IOreg[6][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[6][5]~regout\,
	datab => \DRAM|IOreg[6][4]~regout\,
	datac => \DRAM|IOreg[6][7]~regout\,
	datad => \DRAM|IOreg[6][6]~regout\,
	combout => \upperIOG|WideOr1~0_combout\);

-- Location: LCCOMB_X1_Y14_N14
\upperIOG|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOG|WideOr0~0_combout\ = (\DRAM|IOreg[6][4]~regout\ & ((\DRAM|IOreg[6][7]~regout\) # (\DRAM|IOreg[6][5]~regout\ $ (\DRAM|IOreg[6][6]~regout\)))) # (!\DRAM|IOreg[6][4]~regout\ & ((\DRAM|IOreg[6][5]~regout\) # (\DRAM|IOreg[6][7]~regout\ $ 
-- (\DRAM|IOreg[6][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[6][5]~regout\,
	datab => \DRAM|IOreg[6][7]~regout\,
	datac => \DRAM|IOreg[6][4]~regout\,
	datad => \DRAM|IOreg[6][6]~regout\,
	combout => \upperIOG|WideOr0~0_combout\);

-- Location: LCCOMB_X25_Y18_N10
\DRAM|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder0~4_combout\ = (\DRAM|WideOr1~0_combout\ & (\DRAM|Decoder0~0_combout\ & (\DRAM|WideOr0~0_combout\ & \DRAM|WideOr2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|WideOr1~0_combout\,
	datab => \DRAM|Decoder0~0_combout\,
	datac => \DRAM|WideOr0~0_combout\,
	datad => \DRAM|WideOr2~1_combout\,
	combout => \DRAM|Decoder0~4_combout\);

-- Location: LCFF_X1_Y24_N11
\DRAM|IOreg[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[7][3]~regout\);

-- Location: LCFF_X1_Y24_N9
\DRAM|IOreg[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[7][2]~regout\);

-- Location: LCFF_X1_Y24_N7
\DRAM|IOreg[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[7][1]~regout\);

-- Location: LCFF_X1_Y24_N13
\DRAM|IOreg[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[7][0]~regout\);

-- Location: LCCOMB_X1_Y24_N6
\lowerIOH|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOH|WideOr6~0_combout\ = (\DRAM|IOreg[7][3]~regout\ & (\DRAM|IOreg[7][0]~regout\ & (\DRAM|IOreg[7][2]~regout\ $ (\DRAM|IOreg[7][1]~regout\)))) # (!\DRAM|IOreg[7][3]~regout\ & (!\DRAM|IOreg[7][1]~regout\ & (\DRAM|IOreg[7][2]~regout\ $ 
-- (\DRAM|IOreg[7][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[7][3]~regout\,
	datab => \DRAM|IOreg[7][2]~regout\,
	datac => \DRAM|IOreg[7][1]~regout\,
	datad => \DRAM|IOreg[7][0]~regout\,
	combout => \lowerIOH|WideOr6~0_combout\);

-- Location: LCCOMB_X1_Y24_N8
\lowerIOH|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOH|WideOr5~0_combout\ = (\DRAM|IOreg[7][1]~regout\ & ((\DRAM|IOreg[7][0]~regout\ & (\DRAM|IOreg[7][3]~regout\)) # (!\DRAM|IOreg[7][0]~regout\ & ((\DRAM|IOreg[7][2]~regout\))))) # (!\DRAM|IOreg[7][1]~regout\ & (\DRAM|IOreg[7][2]~regout\ & 
-- (\DRAM|IOreg[7][3]~regout\ $ (\DRAM|IOreg[7][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[7][1]~regout\,
	datab => \DRAM|IOreg[7][3]~regout\,
	datac => \DRAM|IOreg[7][2]~regout\,
	datad => \DRAM|IOreg[7][0]~regout\,
	combout => \lowerIOH|WideOr5~0_combout\);

-- Location: LCCOMB_X1_Y24_N10
\lowerIOH|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOH|WideOr4~0_combout\ = (\DRAM|IOreg[7][2]~regout\ & (\DRAM|IOreg[7][3]~regout\ & ((\DRAM|IOreg[7][1]~regout\) # (!\DRAM|IOreg[7][0]~regout\)))) # (!\DRAM|IOreg[7][2]~regout\ & (\DRAM|IOreg[7][1]~regout\ & (!\DRAM|IOreg[7][3]~regout\ & 
-- !\DRAM|IOreg[7][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[7][1]~regout\,
	datab => \DRAM|IOreg[7][2]~regout\,
	datac => \DRAM|IOreg[7][3]~regout\,
	datad => \DRAM|IOreg[7][0]~regout\,
	combout => \lowerIOH|WideOr4~0_combout\);

-- Location: LCCOMB_X1_Y24_N12
\lowerIOH|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOH|WideOr3~0_combout\ = (\DRAM|IOreg[7][0]~regout\ & ((\DRAM|IOreg[7][2]~regout\ $ (!\DRAM|IOreg[7][1]~regout\)))) # (!\DRAM|IOreg[7][0]~regout\ & ((\DRAM|IOreg[7][3]~regout\ & (!\DRAM|IOreg[7][2]~regout\ & \DRAM|IOreg[7][1]~regout\)) # 
-- (!\DRAM|IOreg[7][3]~regout\ & (\DRAM|IOreg[7][2]~regout\ & !\DRAM|IOreg[7][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[7][3]~regout\,
	datab => \DRAM|IOreg[7][2]~regout\,
	datac => \DRAM|IOreg[7][0]~regout\,
	datad => \DRAM|IOreg[7][1]~regout\,
	combout => \lowerIOH|WideOr3~0_combout\);

-- Location: LCCOMB_X1_Y24_N4
\lowerIOH|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOH|WideOr2~0_combout\ = (\DRAM|IOreg[7][1]~regout\ & (!\DRAM|IOreg[7][3]~regout\ & ((\DRAM|IOreg[7][0]~regout\)))) # (!\DRAM|IOreg[7][1]~regout\ & ((\DRAM|IOreg[7][2]~regout\ & (!\DRAM|IOreg[7][3]~regout\)) # (!\DRAM|IOreg[7][2]~regout\ & 
-- ((\DRAM|IOreg[7][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[7][1]~regout\,
	datab => \DRAM|IOreg[7][3]~regout\,
	datac => \DRAM|IOreg[7][2]~regout\,
	datad => \DRAM|IOreg[7][0]~regout\,
	combout => \lowerIOH|WideOr2~0_combout\);

-- Location: LCCOMB_X1_Y24_N22
\lowerIOH|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOH|WideOr1~0_combout\ = (\DRAM|IOreg[7][1]~regout\ & (!\DRAM|IOreg[7][3]~regout\ & ((\DRAM|IOreg[7][0]~regout\) # (!\DRAM|IOreg[7][2]~regout\)))) # (!\DRAM|IOreg[7][1]~regout\ & (\DRAM|IOreg[7][0]~regout\ & (\DRAM|IOreg[7][3]~regout\ $ 
-- (!\DRAM|IOreg[7][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[7][1]~regout\,
	datab => \DRAM|IOreg[7][3]~regout\,
	datac => \DRAM|IOreg[7][2]~regout\,
	datad => \DRAM|IOreg[7][0]~regout\,
	combout => \lowerIOH|WideOr1~0_combout\);

-- Location: LCCOMB_X1_Y24_N16
\lowerIOH|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \lowerIOH|WideOr0~0_combout\ = (\DRAM|IOreg[7][0]~regout\ & ((\DRAM|IOreg[7][3]~regout\) # (\DRAM|IOreg[7][1]~regout\ $ (\DRAM|IOreg[7][2]~regout\)))) # (!\DRAM|IOreg[7][0]~regout\ & ((\DRAM|IOreg[7][1]~regout\) # (\DRAM|IOreg[7][3]~regout\ $ 
-- (\DRAM|IOreg[7][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[7][1]~regout\,
	datab => \DRAM|IOreg[7][3]~regout\,
	datac => \DRAM|IOreg[7][2]~regout\,
	datad => \DRAM|IOreg[7][0]~regout\,
	combout => \lowerIOH|WideOr0~0_combout\);

-- Location: LCFF_X1_Y24_N25
\DRAM|IOreg[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[7][7]~regout\);

-- Location: LCFF_X1_Y24_N15
\DRAM|IOreg[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[7][6]~regout\);

-- Location: LCFF_X1_Y24_N3
\DRAM|IOreg[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux11~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[7][4]~regout\);

-- Location: LCFF_X1_Y24_N29
\DRAM|IOreg[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[7][5]~regout\);

-- Location: LCCOMB_X1_Y24_N2
\upperIOH|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOH|WideOr6~0_combout\ = (\DRAM|IOreg[7][7]~regout\ & (\DRAM|IOreg[7][4]~regout\ & (\DRAM|IOreg[7][6]~regout\ $ (\DRAM|IOreg[7][5]~regout\)))) # (!\DRAM|IOreg[7][7]~regout\ & (!\DRAM|IOreg[7][5]~regout\ & (\DRAM|IOreg[7][6]~regout\ $ 
-- (\DRAM|IOreg[7][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[7][7]~regout\,
	datab => \DRAM|IOreg[7][6]~regout\,
	datac => \DRAM|IOreg[7][4]~regout\,
	datad => \DRAM|IOreg[7][5]~regout\,
	combout => \upperIOH|WideOr6~0_combout\);

-- Location: LCCOMB_X1_Y24_N28
\upperIOH|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOH|WideOr5~0_combout\ = (\DRAM|IOreg[7][7]~regout\ & ((\DRAM|IOreg[7][4]~regout\ & ((\DRAM|IOreg[7][5]~regout\))) # (!\DRAM|IOreg[7][4]~regout\ & (\DRAM|IOreg[7][6]~regout\)))) # (!\DRAM|IOreg[7][7]~regout\ & (\DRAM|IOreg[7][6]~regout\ & 
-- (\DRAM|IOreg[7][5]~regout\ $ (\DRAM|IOreg[7][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[7][7]~regout\,
	datab => \DRAM|IOreg[7][6]~regout\,
	datac => \DRAM|IOreg[7][5]~regout\,
	datad => \DRAM|IOreg[7][4]~regout\,
	combout => \upperIOH|WideOr5~0_combout\);

-- Location: LCCOMB_X1_Y24_N14
\upperIOH|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOH|WideOr4~0_combout\ = (\DRAM|IOreg[7][7]~regout\ & (\DRAM|IOreg[7][6]~regout\ & ((\DRAM|IOreg[7][5]~regout\) # (!\DRAM|IOreg[7][4]~regout\)))) # (!\DRAM|IOreg[7][7]~regout\ & (\DRAM|IOreg[7][5]~regout\ & (!\DRAM|IOreg[7][6]~regout\ & 
-- !\DRAM|IOreg[7][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[7][7]~regout\,
	datab => \DRAM|IOreg[7][5]~regout\,
	datac => \DRAM|IOreg[7][6]~regout\,
	datad => \DRAM|IOreg[7][4]~regout\,
	combout => \upperIOH|WideOr4~0_combout\);

-- Location: LCCOMB_X1_Y24_N24
\upperIOH|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOH|WideOr3~0_combout\ = (\DRAM|IOreg[7][4]~regout\ & (\DRAM|IOreg[7][6]~regout\ $ ((!\DRAM|IOreg[7][5]~regout\)))) # (!\DRAM|IOreg[7][4]~regout\ & ((\DRAM|IOreg[7][6]~regout\ & (!\DRAM|IOreg[7][5]~regout\ & !\DRAM|IOreg[7][7]~regout\)) # 
-- (!\DRAM|IOreg[7][6]~regout\ & (\DRAM|IOreg[7][5]~regout\ & \DRAM|IOreg[7][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[7][6]~regout\,
	datab => \DRAM|IOreg[7][5]~regout\,
	datac => \DRAM|IOreg[7][7]~regout\,
	datad => \DRAM|IOreg[7][4]~regout\,
	combout => \upperIOH|WideOr3~0_combout\);

-- Location: LCCOMB_X1_Y24_N18
\upperIOH|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOH|WideOr2~0_combout\ = (\DRAM|IOreg[7][5]~regout\ & (!\DRAM|IOreg[7][7]~regout\ & ((\DRAM|IOreg[7][4]~regout\)))) # (!\DRAM|IOreg[7][5]~regout\ & ((\DRAM|IOreg[7][6]~regout\ & (!\DRAM|IOreg[7][7]~regout\)) # (!\DRAM|IOreg[7][6]~regout\ & 
-- ((\DRAM|IOreg[7][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[7][7]~regout\,
	datab => \DRAM|IOreg[7][5]~regout\,
	datac => \DRAM|IOreg[7][6]~regout\,
	datad => \DRAM|IOreg[7][4]~regout\,
	combout => \upperIOH|WideOr2~0_combout\);

-- Location: LCCOMB_X1_Y24_N20
\upperIOH|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOH|WideOr1~0_combout\ = (\DRAM|IOreg[7][5]~regout\ & (!\DRAM|IOreg[7][7]~regout\ & ((\DRAM|IOreg[7][4]~regout\) # (!\DRAM|IOreg[7][6]~regout\)))) # (!\DRAM|IOreg[7][5]~regout\ & (\DRAM|IOreg[7][4]~regout\ & (\DRAM|IOreg[7][7]~regout\ $ 
-- (!\DRAM|IOreg[7][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[7][7]~regout\,
	datab => \DRAM|IOreg[7][5]~regout\,
	datac => \DRAM|IOreg[7][6]~regout\,
	datad => \DRAM|IOreg[7][4]~regout\,
	combout => \upperIOH|WideOr1~0_combout\);

-- Location: LCCOMB_X1_Y24_N30
\upperIOH|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \upperIOH|WideOr0~0_combout\ = (\DRAM|IOreg[7][4]~regout\ & ((\DRAM|IOreg[7][7]~regout\) # (\DRAM|IOreg[7][5]~regout\ $ (\DRAM|IOreg[7][6]~regout\)))) # (!\DRAM|IOreg[7][4]~regout\ & ((\DRAM|IOreg[7][5]~regout\) # (\DRAM|IOreg[7][7]~regout\ $ 
-- (\DRAM|IOreg[7][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|IOreg[7][7]~regout\,
	datab => \DRAM|IOreg[7][5]~regout\,
	datac => \DRAM|IOreg[7][6]~regout\,
	datad => \DRAM|IOreg[7][4]~regout\,
	combout => \upperIOH|WideOr0~0_combout\);

-- Location: CLKCTRL_G10
\b2v_inst|VAR_CLK~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \b2v_inst|VAR_CLK~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \b2v_inst|VAR_CLK~clkctrl_outclk\);

-- Location: LCCOMB_X42_Y14_N8
\DRAM|IOreg[3][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|IOreg[3][0]~feeder_combout\ = \cpu0|rf0|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux15~4_combout\,
	combout => \DRAM|IOreg[3][0]~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N28
\DRAM|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder0~5_combout\ = (\DRAM|WideOr1~0_combout\ & (\DRAM|Decoder0~0_combout\ & (!\DRAM|WideOr0~0_combout\ & \DRAM|WideOr2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|WideOr1~0_combout\,
	datab => \DRAM|Decoder0~0_combout\,
	datac => \DRAM|WideOr0~0_combout\,
	datad => \DRAM|WideOr2~1_combout\,
	combout => \DRAM|Decoder0~5_combout\);

-- Location: LCFF_X42_Y14_N9
\DRAM|IOreg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|IOreg[3][0]~feeder_combout\,
	ena => \DRAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[3][0]~regout\);

-- Location: LCFF_X42_Y14_N19
\DRAM|IOreg[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux14~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[3][1]~regout\);

-- Location: LCFF_X42_Y14_N21
\DRAM|IOreg[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux13~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[3][2]~regout\);

-- Location: LCCOMB_X42_Y14_N22
\DRAM|IOreg[3][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|IOreg[3][3]~feeder_combout\ = \cpu0|rf0|Mux12~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux12~4_combout\,
	combout => \DRAM|IOreg[3][3]~feeder_combout\);

-- Location: LCFF_X42_Y14_N23
\DRAM|IOreg[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|IOreg[3][3]~feeder_combout\,
	ena => \DRAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[3][3]~regout\);

-- Location: LCCOMB_X42_Y14_N24
\DRAM|IOreg[3][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|IOreg[3][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|IOreg[3][4]~feeder_combout\);

-- Location: LCFF_X42_Y14_N25
\DRAM|IOreg[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|IOreg[3][4]~feeder_combout\,
	ena => \DRAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[3][4]~regout\);

-- Location: LCFF_X1_Y14_N21
\DRAM|IOreg[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[3][5]~regout\);

-- Location: LCCOMB_X42_Y14_N10
\DRAM|IOreg[3][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|IOreg[3][6]~feeder_combout\ = \cpu0|rf0|Mux9~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux9~4_combout\,
	combout => \DRAM|IOreg[3][6]~feeder_combout\);

-- Location: LCFF_X42_Y14_N11
\DRAM|IOreg[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|IOreg[3][6]~feeder_combout\,
	ena => \DRAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[3][6]~regout\);

-- Location: LCFF_X1_Y14_N7
\DRAM|IOreg[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux8~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[3][7]~regout\);

-- Location: LCCOMB_X25_Y18_N14
\DRAM|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|Decoder0~6_combout\ = (\DRAM|WideOr1~0_combout\ & (\DRAM|Decoder0~0_combout\ & (!\DRAM|WideOr0~0_combout\ & !\DRAM|WideOr2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|WideOr1~0_combout\,
	datab => \DRAM|Decoder0~0_combout\,
	datac => \DRAM|WideOr0~0_combout\,
	datad => \DRAM|WideOr2~1_combout\,
	combout => \DRAM|Decoder0~6_combout\);

-- Location: LCFF_X42_Y13_N17
\DRAM|IOreg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux15~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[2][0]~regout\);

-- Location: LCCOMB_X42_Y13_N26
\DRAM|IOreg[2][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|IOreg[2][1]~feeder_combout\ = \cpu0|rf0|Mux14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux14~4_combout\,
	combout => \DRAM|IOreg[2][1]~feeder_combout\);

-- Location: LCFF_X42_Y13_N27
\DRAM|IOreg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|IOreg[2][1]~feeder_combout\,
	ena => \DRAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[2][1]~regout\);

-- Location: LCCOMB_X42_Y13_N12
\DRAM|IOreg[2][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|IOreg[2][2]~feeder_combout\ = \cpu0|rf0|Mux13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux13~4_combout\,
	combout => \DRAM|IOreg[2][2]~feeder_combout\);

-- Location: LCFF_X42_Y13_N13
\DRAM|IOreg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|IOreg[2][2]~feeder_combout\,
	ena => \DRAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[2][2]~regout\);

-- Location: LCFF_X42_Y13_N15
\DRAM|IOreg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux12~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[2][3]~regout\);

-- Location: LCCOMB_X42_Y13_N8
\DRAM|IOreg[2][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|IOreg[2][4]~feeder_combout\ = \cpu0|rf0|Mux11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux11~4_combout\,
	combout => \DRAM|IOreg[2][4]~feeder_combout\);

-- Location: LCFF_X42_Y13_N9
\DRAM|IOreg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|IOreg[2][4]~feeder_combout\,
	ena => \DRAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[2][4]~regout\);

-- Location: LCFF_X42_Y13_N11
\DRAM|IOreg[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux10~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[2][5]~regout\);

-- Location: LCFF_X42_Y13_N5
\DRAM|IOreg[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	sdata => \cpu0|rf0|Mux9~4_combout\,
	sload => VCC,
	ena => \DRAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[2][6]~regout\);

-- Location: LCCOMB_X42_Y13_N6
\DRAM|IOreg[2][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DRAM|IOreg[2][7]~feeder_combout\ = \cpu0|rf0|Mux8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu0|rf0|Mux8~4_combout\,
	combout => \DRAM|IOreg[2][7]~feeder_combout\);

-- Location: LCFF_X42_Y13_N7
\DRAM|IOreg[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \DRAM|IOreg[2][7]~feeder_combout\,
	ena => \DRAM|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DRAM|IOreg[2][7]~regout\);

-- Location: LCCOMB_X30_Y26_N2
\cpu0|adder_branch|inst0|Sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst0|Sum~0_combout\ = \cpu0|pc0|PC\(0) $ ((((\IRAM|Mux1~8_combout\) # (\IRAM|Mux15~6_combout\)) # (!\IRAM|Mux0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(0),
	datab => \IRAM|Mux0~6_combout\,
	datac => \IRAM|Mux1~8_combout\,
	datad => \IRAM|Mux15~6_combout\,
	combout => \cpu0|adder_branch|inst0|Sum~0_combout\);

-- Location: LCCOMB_X33_Y26_N24
\cpu0|pc0|PC~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|pc0|PC~7_combout\ = (!\RESET~combout\ & \cpu0|pc_mux0|NextPC[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RESET~combout\,
	datad => \cpu0|pc_mux0|NextPC[0]~0_combout\,
	combout => \cpu0|pc0|PC~7_combout\);

-- Location: LCFF_X33_Y26_N25
\cpu0|pc0|PC[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \b2v_inst|VAR_CLK~clkctrl_outclk\,
	datain => \cpu0|pc0|PC~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu0|pc0|PC\(0));

-- Location: LCCOMB_X30_Y26_N20
\cpu0|pc_mux0|NextPC[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|pc_mux0|NextPC[0]~0_combout\ = (\cpu0|halt0|H~3_combout\ & (((\cpu0|pc0|PC\(0))))) # (!\cpu0|halt0|H~3_combout\ & ((\cpu0|branch_mux0|Mux0~1_combout\ & (\cpu0|adder_branch|inst0|Sum~0_combout\)) # (!\cpu0|branch_mux0|Mux0~1_combout\ & 
-- ((\cpu0|pc0|PC\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|halt0|H~3_combout\,
	datab => \cpu0|adder_branch|inst0|Sum~0_combout\,
	datac => \cpu0|pc0|PC\(0),
	datad => \cpu0|branch_mux0|Mux0~1_combout\,
	combout => \cpu0|pc_mux0|NextPC[0]~0_combout\);

-- Location: LCCOMB_X27_Y27_N0
\cpu0|adder_branch|inst2|Sum~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~5_combout\ = (\cpu0|adder_branch|inst2|Sum~4_combout\) # ((\cpu0|halt0|H~3_combout\ & \cpu0|pc0|PC\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|adder_branch|inst2|Sum~4_combout\,
	datac => \cpu0|halt0|H~3_combout\,
	datad => \cpu0|pc0|PC\(2),
	combout => \cpu0|adder_branch|inst2|Sum~5_combout\);

-- Location: LCCOMB_X28_Y27_N12
\cpu0|adder_branch|inst2|Sum~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~8_combout\ = (!\cpu0|halt0|H~3_combout\ & ((\cpu0|branch_mux0|Mux0~1_combout\ & ((\cpu0|adder_branch|inst2|Sum~6_combout\))) # (!\cpu0|branch_mux0|Mux0~1_combout\ & (\cpu0|adder_plus2|inst3|Sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|adder_plus2|inst3|Sum~0_combout\,
	datab => \cpu0|adder_branch|inst2|Sum~6_combout\,
	datac => \cpu0|halt0|H~3_combout\,
	datad => \cpu0|branch_mux0|Mux0~1_combout\,
	combout => \cpu0|adder_branch|inst2|Sum~8_combout\);

-- Location: LCCOMB_X28_Y27_N22
\cpu0|adder_branch|inst2|Sum~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~9_combout\ = (\cpu0|adder_branch|inst2|Sum~8_combout\) # ((\cpu0|pc0|PC\(3) & \cpu0|halt0|H~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|pc0|PC\(3),
	datac => \cpu0|halt0|H~3_combout\,
	datad => \cpu0|adder_branch|inst2|Sum~8_combout\,
	combout => \cpu0|adder_branch|inst2|Sum~9_combout\);

-- Location: LCCOMB_X27_Y27_N28
\cpu0|adder_branch|inst2|Sum~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~13_combout\ = (\cpu0|adder_branch|inst2|Sum~12_combout\) # ((\cpu0|pc0|PC\(4) & \cpu0|halt0|H~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(4),
	datac => \cpu0|halt0|H~3_combout\,
	datad => \cpu0|adder_branch|inst2|Sum~12_combout\,
	combout => \cpu0|adder_branch|inst2|Sum~13_combout\);

-- Location: LCCOMB_X28_Y27_N10
\cpu0|adder_branch|inst2|Sum~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~16_combout\ = (!\cpu0|halt0|H~3_combout\ & ((\cpu0|branch_mux0|Mux0~1_combout\ & ((\cpu0|adder_branch|inst2|Sum~14_combout\))) # (!\cpu0|branch_mux0|Mux0~1_combout\ & (\cpu0|adder_plus2|inst5|Sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|adder_plus2|inst5|Sum~0_combout\,
	datab => \cpu0|halt0|H~3_combout\,
	datac => \cpu0|adder_branch|inst2|Sum~14_combout\,
	datad => \cpu0|branch_mux0|Mux0~1_combout\,
	combout => \cpu0|adder_branch|inst2|Sum~16_combout\);

-- Location: LCCOMB_X28_Y27_N28
\cpu0|adder_branch|inst2|Sum~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~17_combout\ = (\cpu0|adder_branch|inst2|Sum~16_combout\) # ((\cpu0|halt0|H~3_combout\ & \cpu0|pc0|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|adder_branch|inst2|Sum~16_combout\,
	datab => \cpu0|halt0|H~3_combout\,
	datad => \cpu0|pc0|PC\(5),
	combout => \cpu0|adder_branch|inst2|Sum~17_combout\);

-- Location: LCCOMB_X28_Y27_N30
\cpu0|adder_plus2|inst6|Sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_plus2|inst6|Sum~0_combout\ = \cpu0|pc0|PC\(6) $ (((\cpu0|adder_plus2|inst4|Cout~0_combout\ & \cpu0|pc0|PC\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|adder_plus2|inst4|Cout~0_combout\,
	datac => \cpu0|pc0|PC\(6),
	datad => \cpu0|pc0|PC\(5),
	combout => \cpu0|adder_plus2|inst6|Sum~0_combout\);

-- Location: LCCOMB_X28_Y27_N0
\cpu0|adder_branch|inst2|Sum~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~20_combout\ = (!\cpu0|halt0|H~3_combout\ & ((\cpu0|branch_mux0|Mux0~1_combout\ & (\cpu0|adder_branch|inst2|Sum~18_combout\)) # (!\cpu0|branch_mux0|Mux0~1_combout\ & ((\cpu0|adder_plus2|inst6|Sum~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|adder_branch|inst2|Sum~18_combout\,
	datab => \cpu0|adder_plus2|inst6|Sum~0_combout\,
	datac => \cpu0|halt0|H~3_combout\,
	datad => \cpu0|branch_mux0|Mux0~1_combout\,
	combout => \cpu0|adder_branch|inst2|Sum~20_combout\);

-- Location: LCCOMB_X28_Y27_N26
\cpu0|adder_branch|inst2|Sum~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~21_combout\ = (\cpu0|adder_branch|inst2|Sum~20_combout\) # ((\cpu0|pc0|PC\(6) & \cpu0|halt0|H~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu0|pc0|PC\(6),
	datab => \cpu0|adder_branch|inst2|Sum~20_combout\,
	datac => \cpu0|halt0|H~3_combout\,
	combout => \cpu0|adder_branch|inst2|Sum~21_combout\);

-- Location: LCCOMB_X27_Y27_N8
\cpu0|adder_branch|inst2|Sum~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu0|adder_branch|inst2|Sum~25_combout\ = (\cpu0|adder_branch|inst2|Sum~24_combout\) # ((\cpu0|halt0|H~3_combout\ & \cpu0|pc0|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu0|halt0|H~3_combout\,
	datac => \cpu0|pc0|PC\(7),
	datad => \cpu0|adder_branch|inst2|Sum~24_combout\,
	combout => \cpu0|adder_branch|inst2|Sum~25_combout\);

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VAR_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \b2v_inst|VAR_CLK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VAR_CLK);

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataA(0));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux6~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataA(1));

-- Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux5~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataA(2));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux4~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataA(3));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataA(4));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataA(5));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataA(6));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataA(7));

-- Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataB[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux15~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataB(0));

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataB[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataB(1));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataB[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux13~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataB(2));

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataB[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataB(3));

-- Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataB[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux11~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataB(4));

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataB[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux10~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataB(5));

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataB[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataB(6));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataB[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|rf0|Mux8~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataB(7));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataC[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|mem_mux0|Data_C[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataC(0));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataC[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|mem_mux0|Data_C[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataC(1));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataC[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|mem_mux0|Data_C[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataC(2));

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataC[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|mem_mux0|Data_C[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataC(3));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataC[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|mem_mux0|Data_C[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataC(4));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataC[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|mem_mux0|Data_C[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataC(5));

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataC[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|mem_mux0|Data_C[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataC(6));

-- Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataC[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|mem_mux0|Data_C[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataC(7));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataD[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|alu0|mux_out0|Y[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataD(0));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataD[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|alu0|adder0|inst0|Sum~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataD(1));

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataD[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|alu0|adder0|inst0|Sum~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataD(2));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataD[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|alu0|adder0|inst0|Sum~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataD(3));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataD[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|alu0|adder0|inst0|Sum~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataD(4));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataD[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|alu0|adder0|inst0|Sum~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataD(5));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataD[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|alu0|adder0|inst0|Sum~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataD(6));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataD[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|alu0|mux_out0|Y[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataD(7));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Din[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|Selector7~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Din(0));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Din[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|Selector6~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Din(1));

-- Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Din[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|Selector5~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Din(2));

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Din[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|Selector4~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Din(3));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Din[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|Selector3~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Din(4));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Din[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|Selector2~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Din(5));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Din[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|Selector1~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Din(6));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Din[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|Selector0~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Din(7));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOE|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(0));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOE|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(1));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOE|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(2));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOE|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(3));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOE|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(4));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOE|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(5));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOE|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(6));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOE|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(0));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOE|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(1));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOE|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(2));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOE|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(3));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOE|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(4));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOE|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(5));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOE|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(6));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOF|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(0));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOF|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(1));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOF|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(2));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOF|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(3));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOF|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(4));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOF|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(5));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOF|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(6));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOF|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(0));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOF|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(1));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOF|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(2));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOF|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(3));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOF|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(4));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOF|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(5));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOF|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(6));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOG|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(0));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOG|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(1));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOG|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(2));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOG|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(3));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOG|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(4));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOG|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(5));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOG|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(6));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOG|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(0));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOG|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(1));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOG|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(2));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOG|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(3));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOG|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(4));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOG|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(5));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOG|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(6));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOH|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(0));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOH|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOH|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(2));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOH|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(3));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOH|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(4));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOH|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(5));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \lowerIOH|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(6));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOH|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(0));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOH|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(1));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOH|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(2));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOH|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(3));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOH|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(4));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOH|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(5));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \upperIOH|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(6));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux15~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(0));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux14~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(1));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux13~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(2));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux12~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(3));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux11~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(4));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux10~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(5));

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(6));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux8~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(7));

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(8));

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux6~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(9));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(10));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux4~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(11));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(12));

-- Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(13));

-- Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(14));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Iin[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IRAM|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Iin(15));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOE[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[4][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOE(0));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOE[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[4][1]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOE(1));

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOE[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[4][2]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOE(2));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOE[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[4][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOE(3));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOE[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[4][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOE(4));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOE[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[4][5]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOE(5));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOE[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[4][6]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOE(6));

-- Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOE[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[4][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOE(7));

-- Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOF[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[5][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOF(0));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOF[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[5][1]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOF(1));

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOF[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[5][2]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOF(2));

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOF[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[5][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOF(3));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOF[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[5][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOF(4));

-- Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOF[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[5][5]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOF(5));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOF[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[5][6]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOF(6));

-- Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOF[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[5][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOF(7));

-- Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[6][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOG(0));

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[6][1]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOG(1));

-- Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[6][2]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOG(2));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[6][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOG(3));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[6][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOG(4));

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOG[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[6][5]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOG(5));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOG[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[6][6]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOG(6));

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOG[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[6][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOG(7));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOH[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[7][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOH(0));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOH[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[7][1]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOH(1));

-- Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOH[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[7][2]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOH(2));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOH[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[7][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOH(3));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOH[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[7][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOH(4));

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOH[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[7][5]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOH(5));

-- Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOH[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[7][6]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOH(6));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IOH[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[7][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IOH(7));

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[3][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(0));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[3][1]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(1));

-- Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[3][2]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(2));

-- Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[3][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(3));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[3][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(4));

-- Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[3][5]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(5));

-- Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[3][6]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(6));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[3][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(7));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[2][0]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(0));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[2][1]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(1));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[2][2]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(2));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[2][3]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(3));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[2][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(4));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[2][5]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(5));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[2][6]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(6));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DRAM|IOreg[2][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(7));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\NextPC[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|pc_mux0|NextPC[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_NextPC(0));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\NextPC[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|pc_mux0|NextPC[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_NextPC(1));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\NextPC[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|adder_branch|inst2|Sum~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_NextPC(2));

-- Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\NextPC[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|adder_branch|inst2|Sum~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_NextPC(3));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\NextPC[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|adder_branch|inst2|Sum~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_NextPC(4));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\NextPC[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|adder_branch|inst2|Sum~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_NextPC(5));

-- Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\NextPC[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|adder_branch|inst2|Sum~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_NextPC(6));

-- Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\NextPC[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|adder_branch|inst2|Sum~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_NextPC(7));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|pc0|PC\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(0));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|pc0|PC\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(1));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|pc0|PC\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(2));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|pc0|PC\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(3));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|pc0|PC\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(4));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|pc0|PC\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(5));

-- Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|pc0|PC\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(6));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \cpu0|pc0|PC\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(7));
END structure;


