{"pubDate": "2023-06-21T23:00:13", "original_title": "FPGA Breakout Board For DIP Package Shenanigans", "link": "https://hackaday.com/2023/06/21/fpga-breakout-board-for-dip-package-shenanigans/", "source": "https://hackaday.com/blog/feed/", "thumbnail": "https://hackaday.com/wp-content/uploads/2023/06/device-e1687334658749.jpg", "original_content": "FPGAs are supremely flexible and powerful devices. However, they usually come in QFP or BGA packages that are altogether difficult for hobbyists to play with. The DIP-FPGA breakout board aims to solve that problem by using a carrier PCB to put an advanced chip in a friendlier form factor.\nThe board itself fits a DIP-20 form factor when soldered up with regular-pitch pin headers. It features a \u00a0MachXO2-1200HC FPGA from Lattice Semiconductor. Thats the same chip as used on similar the TinyFPGA A2. With 18 GPIO, a DIP-20 layout is just about enough pins to take care of business. Its intended specifically for use on breadboards or via regular IC sockets. Theres also a six-pin programming port laid out on the board that you can use with pogo pins or header connectors as you desire.\nIf you want to do some fancy signal stuff in an easy-to-prototype form factor, this could be the setup for you. If you want to buy one ready-made, theyre available on Tindie for the curious. In the meantime, consider whether this beefy FPGA Arduino concept could also propel your next project to greater heights.", "title": "DIP-FPGA\u30d6\u30ec\u30a4\u30af\u30a2\u30a6\u30c8\u30dc\u30fc\u30c9\uff1a\u67d4\u8edf\u3067\u5f37\u529b\u306a\u30c7\u30d0\u30a4\u30b9\u3092\u624b\u8efd\u306b\u6271\u304a\u3046", "body": "FPGA\u306f\u975e\u5e38\u306b\u67d4\u8edf\u3067\u30d1\u30ef\u30d5\u30eb\u306a\u30c7\u30d0\u30a4\u30b9\u3067\u3042\u308a\u3001DIP-FPGA\u30d6\u30ec\u30fc\u30af\u30a2\u30a6\u30c8\u30dc\u30fc\u30c9\u306fMachXO2-1200HC FPGA\u3092\u4f7f\u7528\u3057\u305f\u30db\u30d3\u30a4\u30b9\u30c8\u5411\u3051\u306e\u30dc\u30fc\u30c9\u3067\u3042\u308b\u300218\u3064\u306eGPIO\u30d4\u30f3\u304c\u3042\u308b\u305f\u3081\u3001\u30d1\u30f3\u30fb\u30c1\u30c3\u30d7\u30b9\u3084\u901a\u5e38\u306eIC\u30bd\u30b1\u30c3\u30c8\u3092\u4ecb\u3057\u3066\u4f7f\u7528\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u308b\u3002\u8ca9\u58f2\u306fTindie\u3067\u5229\u7528\u53ef\u80fd\u3002\u307e\u305f\u3001FPGA Arduino\u306e\u30b3\u30f3\u30bb\u30d7\u30c8\u3082\u8003\u616e\u3057\u3066\u304f\u3060\u3055\u3044\u3002", "titles": ["DIP-FPGA\u30d6\u30ec\u30a4\u30af\u30a2\u30a6\u30c8\u30dc\u30fc\u30c9\uff1a\u67d4\u8edf\u3067\u5f37\u529b\u306a\u30c7\u30d0\u30a4\u30b9\u3092\u624b\u8efd\u306b\u6271\u304a\u3046", "\u96fb\u5b50\u5de5\u4f5c\u306e\u30db\u30d3\u30a4\u30b9\u30c8\u5411\u3051\uff1aDIP-20\u30dc\u30fc\u30c9\u306b\u3088\u308b\u7c21\u5358\u306a\u30d7\u30ed\u30c8\u30bf\u30a4\u30d4\u30f3\u30b0", "DIP-FPGA\u30d6\u30ec\u30a4\u30af\u30a2\u30a6\u30c8\u30dc\u30fc\u30c9\uff1aMachXO2-1200HC FPGA\u3092\u642d\u8f09", "\u5c0f\u578bFPGA\u30dc\u30fc\u30c9\uff1a\u901a\u5e38\u306eIC\u30bd\u30b1\u30c3\u30c8\u306a\u3069\u3067\u624b\u8efd\u306b\u4f7f\u7528\u53ef\u80fd", "\u30ab\u30b9\u30bf\u30de\u30a4\u30ba\u53ef\u80fd\u306a6\u30d4\u30f3\u30d7\u30ed\u30b0\u30e9\u30df\u30f3\u30b0\u30dd\u30fc\u30c8\uff1a\u30d8\u30c3\u30c0\u30fc\u30b3\u30cd\u30af\u30bf\u307e\u305f\u306f\u30dd\u30b4\u30d4\u30f3\u3067\u4f7f\u7528\u53ef\u80fd"]}