<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_JAULGEY-REYNARD-FreeRTOS: Drivers/BSP/STM32F429I-Discovery/stm32f429i_discovery_sdram.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_JAULGEY-REYNARD-FreeRTOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0d65e5fa077ec095e65d7480f3bb9880.html">BSP</a></li><li class="navelem"><a class="el" href="dir_bfdc665194f88a1ea9ad579442de20c8.html">STM32F429I-Discovery</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32f429i_discovery_sdram.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file contains all the functions prototypes for the <a class="el" href="stm32f429i__discovery__sdram_8c.html" title="This file provides a set of functions needed to drive the IS42S16400J SDRAM memory mounted on STM32F4...">stm32f429i_discovery_sdram.c</a> driver.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f429i__discovery_8h_source.html">stm32f429i_discovery.h</a>&quot;</code><br />
</div>
<p><a href="stm32f429i__discovery__sdram_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga20f2516099c6369bf4b608dbed7816e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_OK</b>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga20f2516099c6369bf4b608dbed7816e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM status structure definition. <br /></td></tr>
<tr class="separator:ga20f2516099c6369bf4b608dbed7816e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff2f0102d6c79d683e696efd92cd046"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_ERROR</b>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga8ff2f0102d6c79d683e696efd92cd046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c277aac79e1287283a7d1d2509845d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_DEVICE_ADDR</b>&#160;&#160;&#160;((uint32_t)0xD0000000)</td></tr>
<tr class="memdesc:gac5c277aac79e1287283a7d1d2509845d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC SDRAM Bank address. <br /></td></tr>
<tr class="separator:gac5c277aac79e1287283a7d1d2509845d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f4e070fe085fbbcf5f2e8d8e927153b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_DEVICE_SIZE</b>&#160;&#160;&#160;((uint32_t)0x800000)  /* SDRAM device size in Bytes */</td></tr>
<tr class="separator:ga1f4e070fe085fbbcf5f2e8d8e927153b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf06f03f7416ca162e94c45d0af85bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_MEMORY_WIDTH</b>&#160;&#160;&#160;FMC_SDRAM_MEM_BUS_WIDTH_16</td></tr>
<tr class="memdesc:gaadf06f03f7416ca162e94c45d0af85bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC SDRAM Memory Width. <br /></td></tr>
<tr class="separator:gaadf06f03f7416ca162e94c45d0af85bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935fc7e34ca3d0dd10db76090281c9a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_CAS_LATENCY</b>&#160;&#160;&#160;FMC_SDRAM_CAS_LATENCY_3</td></tr>
<tr class="memdesc:ga935fc7e34ca3d0dd10db76090281c9a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC SDRAM CAS Latency. <br /></td></tr>
<tr class="separator:ga935fc7e34ca3d0dd10db76090281c9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87108dbdd1f30cb7c326692122a6f60"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDCLOCK_PERIOD</b>&#160;&#160;&#160;FMC_SDRAM_CLOCK_PERIOD_2    /* Default configuration used with LCD */</td></tr>
<tr class="memdesc:gae87108dbdd1f30cb7c326692122a6f60"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC SDRAM Memory clock period. <br /></td></tr>
<tr class="separator:gae87108dbdd1f30cb7c326692122a6f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6979553dc2f22b00a2cda21a1b5d142b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_READBURST</b>&#160;&#160;&#160;FMC_SDRAM_RBURST_DISABLE    /* Default configuration used with LCD */</td></tr>
<tr class="memdesc:ga6979553dc2f22b00a2cda21a1b5d142b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC SDRAM Memory Read Burst feature. <br /></td></tr>
<tr class="separator:ga6979553dc2f22b00a2cda21a1b5d142b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1f890aab54c0fb4e137a46abce08ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REFRESH_COUNT</b>&#160;&#160;&#160;((uint32_t)1386)   /* SDRAM refresh counter */</td></tr>
<tr class="memdesc:gabc1f890aab54c0fb4e137a46abce08ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC SDRAM Bank Remap. <br /></td></tr>
<tr class="separator:gabc1f890aab54c0fb4e137a46abce08ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ba60f030cd56f8b4c8cf72b9e6e827"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_TIMEOUT</b>&#160;&#160;&#160;((uint32_t)0xFFFF)</td></tr>
<tr class="separator:ga16ba60f030cd56f8b4c8cf72b9e6e827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0987ed452b918f08db692739836370e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__DMAx_CLK_ENABLE</b>&#160;&#160;&#160;__HAL_RCC_DMA2_CLK_ENABLE</td></tr>
<tr class="separator:gae0987ed452b918f08db692739836370e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5308e83f3da1cbd49cab3c500b92f0a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_DMAx_CHANNEL</b>&#160;&#160;&#160;<a class="el" href="group___d_m_a___channel__selection.html#gabd7de138931e93a90fc6c4eab5916bbe">DMA_CHANNEL_0</a></td></tr>
<tr class="separator:gac5308e83f3da1cbd49cab3c500b92f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8b7c9739c8925dd5f01ae7fc810cf2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_DMAx_STREAM</b>&#160;&#160;&#160;DMA2_Stream0</td></tr>
<tr class="separator:ga6f8b7c9739c8925dd5f01ae7fc810cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78d3f363ae09d030b9931eb8a2833ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_DMAx_IRQn</b>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a></td></tr>
<tr class="separator:gaa78d3f363ae09d030b9931eb8a2833ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf51c2615f9db85d0b3d462b65eade98e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_DMAx_IRQHandler</b>&#160;&#160;&#160;DMA2_Stream0_IRQHandler</td></tr>
<tr class="separator:gaf51c2615f9db85d0b3d462b65eade98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61068cf2e3c483f373eae24f1b5c3443"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_MODEREG_BURST_LENGTH_1</b>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="memdesc:ga61068cf2e3c483f373eae24f1b5c3443"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC SDRAM Mode definition register defines. <br /></td></tr>
<tr class="separator:ga61068cf2e3c483f373eae24f1b5c3443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc6a3f577d4d42a513126d72bfaf404"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_MODEREG_BURST_LENGTH_2</b>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr class="separator:ga9fc6a3f577d4d42a513126d72bfaf404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7260e42b0f446bcca111ed1c2460fcf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_MODEREG_BURST_LENGTH_4</b>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr class="separator:gad7260e42b0f446bcca111ed1c2460fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8099aeb08148f1a3496f1b85c321c735"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_MODEREG_BURST_LENGTH_8</b>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr class="separator:ga8099aeb08148f1a3496f1b85c321c735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c532f3d1462c38d1abf5e080363acc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL</b>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:gaa2c532f3d1462c38d1abf5e080363acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa874d1e0e48162b82282fe56334160c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_MODEREG_BURST_TYPE_INTERLEAVED</b>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr class="separator:gaa874d1e0e48162b82282fe56334160c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a6525b91764c093fa2f96ef20b9b40"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_MODEREG_CAS_LATENCY_2</b>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr class="separator:ga91a6525b91764c093fa2f96ef20b9b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214d69a120da2d812bdae62420965884"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_MODEREG_CAS_LATENCY_3</b>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr class="separator:ga214d69a120da2d812bdae62420965884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0565961aa69d688c27e2d9e32e3a80e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_MODEREG_OPERATING_MODE_STANDARD</b>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:ga0565961aa69d688c27e2d9e32e3a80e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d6b913fe75b3ba070fca979144d13f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_MODEREG_WRITEBURST_MODE_PROGRAMMED</b>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr class="separator:ga58d6b913fe75b3ba070fca979144d13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54dc88e23250d2904be75f94cfdf699f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_MODEREG_WRITEBURST_MODE_SINGLE</b>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr class="separator:ga54dc88e23250d2904be75f94cfdf699f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga17e7bff008bda70c640acdac7de80a83"><td class="memItemLeft" align="right" valign="top">
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_SDRAM_Init</b> (void)</td></tr>
<tr class="memdesc:ga17e7bff008bda70c640acdac7de80a83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the SDRAM device. <br /></td></tr>
<tr class="separator:ga17e7bff008bda70c640acdac7de80a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8bdaf00734e741a8c7a79f255d8751f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#gac8bdaf00734e741a8c7a79f255d8751f">BSP_SDRAM_Initialization_sequence</a> (uint32_t RefreshCount)</td></tr>
<tr class="memdesc:gac8bdaf00734e741a8c7a79f255d8751f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programs the SDRAM device.  <a href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#gac8bdaf00734e741a8c7a79f255d8751f">More...</a><br /></td></tr>
<tr class="separator:gac8bdaf00734e741a8c7a79f255d8751f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a58e9e8a87ca35ff51031cc6df81f9"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#gaf5a58e9e8a87ca35ff51031cc6df81f9">BSP_SDRAM_ReadData</a> (uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)</td></tr>
<tr class="memdesc:gaf5a58e9e8a87ca35ff51031cc6df81f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads an mount of data from the SDRAM memory in polling mode.  <a href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#gaf5a58e9e8a87ca35ff51031cc6df81f9">More...</a><br /></td></tr>
<tr class="separator:gaf5a58e9e8a87ca35ff51031cc6df81f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d1b2d92c12aec8ade4bf00077111b3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#gae0d1b2d92c12aec8ade4bf00077111b3">BSP_SDRAM_ReadData_DMA</a> (uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)</td></tr>
<tr class="memdesc:gae0d1b2d92c12aec8ade4bf00077111b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads an mount of data from the SDRAM memory in DMA mode.  <a href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#gae0d1b2d92c12aec8ade4bf00077111b3">More...</a><br /></td></tr>
<tr class="separator:gae0d1b2d92c12aec8ade4bf00077111b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa29379faee00c5c6b63458537d5be50"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#gaaa29379faee00c5c6b63458537d5be50">BSP_SDRAM_WriteData</a> (uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)</td></tr>
<tr class="memdesc:gaaa29379faee00c5c6b63458537d5be50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes an mount of data to the SDRAM memory in polling mode.  <a href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#gaaa29379faee00c5c6b63458537d5be50">More...</a><br /></td></tr>
<tr class="separator:gaaa29379faee00c5c6b63458537d5be50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8d264ab912c422b25da4af9c9ea726"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#ga2b8d264ab912c422b25da4af9c9ea726">BSP_SDRAM_WriteData_DMA</a> (uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)</td></tr>
<tr class="memdesc:ga2b8d264ab912c422b25da4af9c9ea726"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes an mount of data to the SDRAM memory in DMA mode.  <a href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#ga2b8d264ab912c422b25da4af9c9ea726">More...</a><br /></td></tr>
<tr class="separator:ga2b8d264ab912c422b25da4af9c9ea726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba572903e8d423697b1a1c3fc914897"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#gaaba572903e8d423697b1a1c3fc914897">BSP_SDRAM_Sendcmd</a> (FMC_SDRAM_CommandTypeDef *SdramCmd)</td></tr>
<tr class="memdesc:gaaba572903e8d423697b1a1c3fc914897"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sends command to the SDRAM bank.  <a href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#gaaba572903e8d423697b1a1c3fc914897">More...</a><br /></td></tr>
<tr class="separator:gaaba572903e8d423697b1a1c3fc914897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae30cc28f1155fa7eaf9c0d49c6ec70"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_SDRAM_DMA_IRQHandler</b> (void)</td></tr>
<tr class="memdesc:gaeae30cc28f1155fa7eaf9c0d49c6ec70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handles SDRAM DMA transfer interrupt request. <br /></td></tr>
<tr class="separator:gaeae30cc28f1155fa7eaf9c0d49c6ec70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02aac286aef85b5f5f67f4f32ba17f4a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#ga02aac286aef85b5f5f67f4f32ba17f4a">BSP_SDRAM_MspInit</a> (SDRAM_HandleTypeDef *hsdram, void *Params)</td></tr>
<tr class="memdesc:ga02aac286aef85b5f5f67f4f32ba17f4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes SDRAM MSP.  <a href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#ga02aac286aef85b5f5f67f4f32ba17f4a">More...</a><br /></td></tr>
<tr class="separator:ga02aac286aef85b5f5f67f4f32ba17f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b29a5e33c1e3fcc9b338f01b2ecf23"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#ga86b29a5e33c1e3fcc9b338f01b2ecf23">BSP_SDRAM_MspDeInit</a> (SDRAM_HandleTypeDef *hsdram, void *Params)</td></tr>
<tr class="memdesc:ga86b29a5e33c1e3fcc9b338f01b2ecf23"><td class="mdescLeft">&#160;</td><td class="mdescRight">DeInitializes SDRAM MSP.  <a href="group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___functions.html#ga86b29a5e33c1e3fcc9b338f01b2ecf23">More...</a><br /></td></tr>
<tr class="separator:ga86b29a5e33c1e3fcc9b338f01b2ecf23"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >This file contains all the functions prototypes for the <a class="el" href="stm32f429i__discovery__sdram_8c.html" title="This file provides a set of functions needed to drive the IS42S16400J SDRAM memory mounted on STM32F4...">stm32f429i_discovery_sdram.c</a> driver. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<p >Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p >THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
