{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 06 15:54:12 2024 " "Info: Processing started: Sat Jul 06 15:54:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PUC1-24 -c PUC1-24 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off PUC1-24 -c PUC1-24" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "PUC1-24 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"PUC1-24\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 4870 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 4871 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 4872 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "61 61 " "Critical Warning: No exact pin location assignment(s) for 61 pins of 61 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dext\[7\] " "Info: Pin dext\[7\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { dext[7] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 680 1512 1688 696 "dext\[7..0\]" "" } { 672 1448 1517 688 "dext\[7..0\]" "" } { 144 312 560 160 "dext\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dext[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dext\[6\] " "Info: Pin dext\[6\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { dext[6] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 680 1512 1688 696 "dext\[7..0\]" "" } { 672 1448 1517 688 "dext\[7..0\]" "" } { 144 312 560 160 "dext\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dext[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dext\[5\] " "Info: Pin dext\[5\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { dext[5] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 680 1512 1688 696 "dext\[7..0\]" "" } { 672 1448 1517 688 "dext\[7..0\]" "" } { 144 312 560 160 "dext\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dext[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dext\[4\] " "Info: Pin dext\[4\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { dext[4] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 680 1512 1688 696 "dext\[7..0\]" "" } { 672 1448 1517 688 "dext\[7..0\]" "" } { 144 312 560 160 "dext\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dext[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dext\[3\] " "Info: Pin dext\[3\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { dext[3] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 680 1512 1688 696 "dext\[7..0\]" "" } { 672 1448 1517 688 "dext\[7..0\]" "" } { 144 312 560 160 "dext\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dext[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dext\[2\] " "Info: Pin dext\[2\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { dext[2] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 680 1512 1688 696 "dext\[7..0\]" "" } { 672 1448 1517 688 "dext\[7..0\]" "" } { 144 312 560 160 "dext\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dext[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dext\[1\] " "Info: Pin dext\[1\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { dext[1] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 680 1512 1688 696 "dext\[7..0\]" "" } { 672 1448 1517 688 "dext\[7..0\]" "" } { 144 312 560 160 "dext\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dext[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dext\[0\] " "Info: Pin dext\[0\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { dext[0] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 680 1512 1688 696 "dext\[7..0\]" "" } { 672 1448 1517 688 "dext\[7..0\]" "" } { 144 312 560 160 "dext\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dext[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[7\] " "Info: Pin led\[7\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[7] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[6\] " "Info: Pin led\[6\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[6] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[5\] " "Info: Pin led\[5\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[5] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[4\] " "Info: Pin led\[4\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[4] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[3\] " "Info: Pin led\[3\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[3] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[2\] " "Info: Pin led\[2\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[2] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[1\] " "Info: Pin led\[1\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[1] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[0\] " "Info: Pin led\[0\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[0] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[7\] " "Info: Pin sw\[7\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[7] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2632 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[6\] " "Info: Pin sw\[6\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[6] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2633 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[5\] " "Info: Pin sw\[5\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[5] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[4\] " "Info: Pin sw\[4\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[4] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[3\] " "Info: Pin sw\[3\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[3] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[2\] " "Info: Pin sw\[2\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[2] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[1\] " "Info: Pin sw\[1\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[1] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[0\] " "Info: Pin sw\[0\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[0] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_do_a_on_dext " "Info: Pin reg_do_a_on_dext not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_do_a_on_dext } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 792 1504 1688 808 "reg_do_a_on_dext" "" } { 784 1400 1504 800 "reg_do_a_on_dext" "" } { 96 584 689 112 "reg_do_a_on_dext" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_do_a_on_dext } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2640 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_wr_ena " "Info: Pin reg_wr_ena not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_wr_ena } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 840 1504 1680 856 "reg_wr_ena" "" } { 304 720 792 320 "reg_wr_ena" "" } { 832 1400 1504 848 "reg_wr_ena" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_wr_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[15\] " "Info: Pin rom_q\[15\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[15] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[14\] " "Info: Pin rom_q\[14\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[14] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[13\] " "Info: Pin rom_q\[13\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[13] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[12\] " "Info: Pin rom_q\[12\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[12] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[11\] " "Info: Pin rom_q\[11\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[11] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[10\] " "Info: Pin rom_q\[10\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[10] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[9\] " "Info: Pin rom_q\[9\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[9] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[8\] " "Info: Pin rom_q\[8\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[8] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[7\] " "Info: Pin rom_q\[7\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[7] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[6\] " "Info: Pin rom_q\[6\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[6] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[5\] " "Info: Pin rom_q\[5\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[5] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[4\] " "Info: Pin rom_q\[4\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[4] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[3\] " "Info: Pin rom_q\[3\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[3] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[2\] " "Info: Pin rom_q\[2\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[2] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[1\] " "Info: Pin rom_q\[1\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[1] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[0\] " "Info: Pin rom_q\[0\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[0] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 632 1512 1688 648 "rom_q\[15..0\]" "" } { 280 32 112 296 "rom_q\[7..0\]" "" } { 496 24 104 512 "rom_q\[7..0\]" "" } { 680 24 104 696 "rom_q\[7..0\]" "" } { 288 720 792 304 "rom_q\[10..8\]" "" } { 320 720 792 336 "rom_q\[10..8\]" "" } { 336 720 792 352 "rom_q\[7..5\]" "" } { 392 1088 1160 408 "rom_q\[7..0\]" "" } { 624 1352 1512 640 "rom_q\[15..0\]" "" } { 816 1056 1192 832 "rom_q\[15..9\]" "" } { 688 648 728 704 "rom_q\[10..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_push " "Info: Pin stack_push not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { stack_push } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 920 1504 1680 936 "stack_push" "" } { 880 648 728 896 "stack_push" "" } { 912 1400 1504 928 "stack_push" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_push } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_pop " "Info: Pin stack_pop not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { stack_pop } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 936 1504 1680 952 "stack_pop" "" } { 896 648 728 912 "stack_pop" "" } { 928 1400 1504 944 "stack_pop" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_pop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_ctrl\[1\] " "Info: Pin pc_ctrl\[1\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { pc_ctrl[1] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 952 1504 1680 968 "pc_ctrl\[1..0\]" "" } { 944 1400 1504 960 "pc_ctrl\[1..0\]" "" } { 720 648 728 736 "pc_ctrl\[1..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_ctrl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_ctrl\[0\] " "Info: Pin pc_ctrl\[0\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { pc_ctrl[0] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 952 1504 1680 968 "pc_ctrl\[1..0\]" "" } { 944 1400 1504 960 "pc_ctrl\[1..0\]" "" } { 720 648 728 736 "pc_ctrl\[1..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_ctrl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[3\] " "Info: Pin alu_op\[3\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_op[3] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 904 1504 1680 920 "alu_op\[3..0\]" "" } { 288 1440 1520 304 "alu_op\[3..0\]" "" } { 896 1400 1504 912 "alu_op\[3..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_op[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[2\] " "Info: Pin alu_op\[2\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_op[2] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 904 1504 1680 920 "alu_op\[3..0\]" "" } { 288 1440 1520 304 "alu_op\[3..0\]" "" } { 896 1400 1504 912 "alu_op\[3..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_op[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[1\] " "Info: Pin alu_op\[1\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_op[1] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 904 1504 1680 920 "alu_op\[3..0\]" "" } { 288 1440 1520 304 "alu_op\[3..0\]" "" } { 896 1400 1504 912 "alu_op\[3..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[0\] " "Info: Pin alu_op\[0\] not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_op[0] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 904 1504 1680 920 "alu_op\[3..0\]" "" } { 288 1440 1520 304 "alu_op\[3..0\]" "" } { 896 1400 1504 912 "alu_op\[3..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_flag_wr_ena " "Info: Pin c_flag_wr_ena not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { c_flag_wr_ena } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 856 1504 1680 872 "c_flag_wr_ena" "" } { 400 720 796 416 "c_flag_wr_ena" "" } { 848 1400 1504 864 "c_flag_wr_ena" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c_flag_wr_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_flag_wr_ena " "Info: Pin z_flag_wr_ena not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { z_flag_wr_ena } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 872 1504 1680 888 "z_flag_wr_ena" "" } { 416 720 792 432 "z_flag_wr_ena" "" } { 864 1400 1504 880 "z_flag_wr_ena" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { z_flag_wr_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_flag_wr_ena " "Info: Pin v_flag_wr_ena not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { v_flag_wr_ena } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 888 1504 1680 904 "v_flag_wr_ena" "" } { 432 720 794 448 "v_flag_wr_ena" "" } { 880 1400 1504 896 "v_flag_wr_ena" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_flag_wr_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_di_sel " "Info: Pin reg_di_sel not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_di_sel } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 808 1504 1680 824 "reg_di_sel" "" } { 408 456 528 424 "reg_di_sel" "" } { 800 1400 1504 816 "reg_di_sel" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_di_sel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2649 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_wr_ena " "Info: Pin mem_wr_ena not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_wr_ena } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 968 1504 1680 984 "mem_wr_ena" "" } { 960 1400 1504 976 "mem_wr_ena" "" } { 296 32 112 312 "mem_wr_ena" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_wr_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2650 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_rd_ena " "Info: Pin mem_rd_ena not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_rd_ena } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 984 1504 1680 1000 "mem_rd_ena" "" } { 976 1400 1504 992 "mem_rd_ena" "" } { 312 32 112 328 "mem_rd_ena" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_rd_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2651 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outp " "Info: Pin outp not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { outp } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 1016 1504 1680 1032 "outp" "" } { 512 24 104 528 "outp" "" } { 696 24 104 712 "outp" "" } { 1008 1400 1504 1024 "outp" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2652 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inp " "Info: Pin inp not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { inp } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 1000 1504 1680 1016 "inp" "" } { 528 24 104 544 "inp" "" } { 712 24 104 728 "inp" "" } { 992 1400 1504 1008 "inp" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2653 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b_in_sel_sel " "Info: Pin alu_b_in_sel_sel not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_b_in_sel_sel } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 824 1504 1680 840 "alu_b_in_sel_sel" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b_in_sel_sel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2654 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_50 " "Info: Pin clk_50 not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_50 } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2642 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nrst " "Info: Pin nrst not assigned to an exact location on the device" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { nrst } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 24 288 456 40 "nrst" "" } { 16 456 512 32 "nrst" "" } { 264 32 112 280 "nrst" "" } { 480 24 104 496 "nrst" "" } { 664 24 104 680 "nrst" "" } { 672 648 728 688 "nrst" "" } { 848 648 728 864 "nrst" "" } { 256 720 792 272 "nrst" "" } { 784 1056 1192 800 "nrst" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2641 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "port_io:inst12\|dir_reg\[0\] " "Info: Destination node port_io:inst12\|dir_reg\[0\]" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst12|dir_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "port_io:inst13\|dir_reg\[0\] " "Info: Destination node port_io:inst13\|dir_reg\[0\]" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst13|dir_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "port_io:inst13\|dir_reg\[1\] " "Info: Destination node port_io:inst13\|dir_reg\[1\]" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst13|dir_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "port_io:inst12\|dir_reg\[1\] " "Info: Destination node port_io:inst12\|dir_reg\[1\]" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst12|dir_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "port_io:inst13\|dir_reg\[7\] " "Info: Destination node port_io:inst13\|dir_reg\[7\]" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst13|dir_reg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "port_io:inst12\|dir_reg\[7\] " "Info: Destination node port_io:inst12\|dir_reg\[7\]" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst12|dir_reg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "port_io:inst12\|dir_reg\[6\] " "Info: Destination node port_io:inst12\|dir_reg\[6\]" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst12|dir_reg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "port_io:inst13\|dir_reg\[6\] " "Info: Destination node port_io:inst13\|dir_reg\[6\]" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst13|dir_reg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "port_io:inst12\|dir_reg\[5\] " "Info: Destination node port_io:inst12\|dir_reg\[5\]" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst12|dir_reg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "port_io:inst13\|dir_reg\[5\] " "Info: Destination node port_io:inst13\|dir_reg\[5\]" {  } { { "port_io.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst13|dir_reg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_50 } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2642 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nrst (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node nrst (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { nrst } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 24 288 456 40 "nrst" "" } { 16 456 512 32 "nrst" "" } { 264 32 112 280 "nrst" "" } { 480 24 104 496 "nrst" "" } { 664 24 104 680 "nrst" "" } { 672 648 728 688 "nrst" "" } { 848 648 728 864 "nrst" "" } { 256 720 792 272 "nrst" "" } { 784 1056 1192 800 "nrst" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2641 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "59 unused 3.3V 0 43 16 " "Info: Number of I/O pins in group: 59 (unused VREF, 3.3V VCCIO, 0 input, 43 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.229 ns memory register " "Info: Estimated most critical path is memory to register delay of 14.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_j391:auto_generated\|q_a\[1\] 1 MEM M4K_X26_Y20 285 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y20; Fanout = 285; MEM Node = 'rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_j391:auto_generated\|q_a\[1\]'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_j391.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/db/altsyncram_j391.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.275 ns) 1.670 ns ram_256x8:inst11\|Mux4~129 2 COMB LAB_X31_Y16 1 " "Info: 2: + IC(1.307 ns) + CELL(0.275 ns) = 1.670 ns; Loc. = LAB_X31_Y16; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux4~129'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[1] ram_256x8:inst11|Mux4~129 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.271 ns) 3.502 ns ram_256x8:inst11\|Mux4~130 3 COMB LAB_X29_Y26 1 " "Info: 3: + IC(1.561 ns) + CELL(0.271 ns) = 3.502 ns; Loc. = LAB_X29_Y26; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux4~130'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { ram_256x8:inst11|Mux4~129 ram_256x8:inst11|Mux4~130 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.419 ns) 5.340 ns ram_256x8:inst11\|Mux4~133 4 COMB LAB_X32_Y13 1 " "Info: 4: + IC(1.419 ns) + CELL(0.419 ns) = 5.340 ns; Loc. = LAB_X32_Y13; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux4~133'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { ram_256x8:inst11|Mux4~130 ram_256x8:inst11|Mux4~133 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.271 ns) 7.196 ns ram_256x8:inst11\|Mux4~136 5 COMB LAB_X30_Y22 1 " "Info: 5: + IC(1.585 ns) + CELL(0.271 ns) = 7.196 ns; Loc. = LAB_X30_Y22; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux4~136'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { ram_256x8:inst11|Mux4~133 ram_256x8:inst11|Mux4~136 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.438 ns) 8.253 ns ram_256x8:inst11\|Mux4~168 6 COMB LAB_X30_Y25 1 " "Info: 6: + IC(0.619 ns) + CELL(0.438 ns) = 8.253 ns; Loc. = LAB_X30_Y25; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux4~168'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { ram_256x8:inst11|Mux4~136 ram_256x8:inst11|Mux4~168 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.150 ns) 9.584 ns ram_256x8:inst11\|Mux4~169 7 COMB LAB_X28_Y29 1 " "Info: 7: + IC(1.181 ns) + CELL(0.150 ns) = 9.584 ns; Loc. = LAB_X28_Y29; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux4~169'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { ram_256x8:inst11|Mux4~168 ram_256x8:inst11|Mux4~169 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 10.149 ns inst6\[3\]~24 8 COMB LAB_X28_Y29 1 " "Info: 8: + IC(0.290 ns) + CELL(0.275 ns) = 10.149 ns; Loc. = LAB_X28_Y29; Fanout = 1; COMB Node = 'inst6\[3\]~24'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ram_256x8:inst11|Mux4~169 inst6[3]~24 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 10.713 ns inst6\[3\]~25 9 COMB LAB_X28_Y29 3 " "Info: 9: + IC(0.127 ns) + CELL(0.437 ns) = 10.713 ns; Loc. = LAB_X28_Y29; Fanout = 3; COMB Node = 'inst6\[3\]~25'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { inst6[3]~24 inst6[3]~25 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.438 ns) 12.380 ns inst6\[3\]~35 10 COMB LAB_X28_Y18 260 " "Info: 10: + IC(1.229 ns) + CELL(0.438 ns) = 12.380 ns; Loc. = LAB_X28_Y18; Fanout = 260; COMB Node = 'inst6\[3\]~35'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { inst6[3]~25 inst6[3]~35 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.084 ns) 14.229 ns ram_256x8:inst11\|ram\[238\]\[3\] 11 REG LAB_X33_Y24 1 " "Info: 11: + IC(1.765 ns) + CELL(0.084 ns) = 14.229 ns; Loc. = LAB_X33_Y24; Fanout = 1; REG Node = 'ram_256x8:inst11\|ram\[238\]\[3\]'" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { inst6[3]~35 ram_256x8:inst11|ram[238][3] } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/ram_256x8.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.146 ns ( 22.11 % ) " "Info: Total cell delay = 3.146 ns ( 22.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.083 ns ( 77.89 % ) " "Info: Total interconnect delay = 11.083 ns ( 77.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.229 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_j391:auto_generated|q_a[1] ram_256x8:inst11|Mux4~129 ram_256x8:inst11|Mux4~130 ram_256x8:inst11|Mux4~133 ram_256x8:inst11|Mux4~136 ram_256x8:inst11|Mux4~168 ram_256x8:inst11|Mux4~169 inst6[3]~24 inst6[3]~25 inst6[3]~35 ram_256x8:inst11|ram[238][3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 48% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "59 " "Warning: Found 59 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dext\[7\] 0 " "Info: Pin \"dext\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dext\[6\] 0 " "Info: Pin \"dext\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dext\[5\] 0 " "Info: Pin \"dext\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dext\[4\] 0 " "Info: Pin \"dext\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dext\[3\] 0 " "Info: Pin \"dext\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dext\[2\] 0 " "Info: Pin \"dext\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dext\[1\] 0 " "Info: Pin \"dext\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dext\[0\] 0 " "Info: Pin \"dext\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Info: Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Info: Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Info: Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Info: Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Info: Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Info: Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Info: Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Info: Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sw\[7\] 0 " "Info: Pin \"sw\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sw\[6\] 0 " "Info: Pin \"sw\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sw\[5\] 0 " "Info: Pin \"sw\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sw\[4\] 0 " "Info: Pin \"sw\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sw\[3\] 0 " "Info: Pin \"sw\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sw\[2\] 0 " "Info: Pin \"sw\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sw\[1\] 0 " "Info: Pin \"sw\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sw\[0\] 0 " "Info: Pin \"sw\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_do_a_on_dext 0 " "Info: Pin \"reg_do_a_on_dext\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_wr_ena 0 " "Info: Pin \"reg_wr_ena\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[15\] 0 " "Info: Pin \"rom_q\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[14\] 0 " "Info: Pin \"rom_q\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[13\] 0 " "Info: Pin \"rom_q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[12\] 0 " "Info: Pin \"rom_q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[11\] 0 " "Info: Pin \"rom_q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[10\] 0 " "Info: Pin \"rom_q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[9\] 0 " "Info: Pin \"rom_q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[8\] 0 " "Info: Pin \"rom_q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[7\] 0 " "Info: Pin \"rom_q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[6\] 0 " "Info: Pin \"rom_q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[5\] 0 " "Info: Pin \"rom_q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[4\] 0 " "Info: Pin \"rom_q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[3\] 0 " "Info: Pin \"rom_q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[2\] 0 " "Info: Pin \"rom_q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[1\] 0 " "Info: Pin \"rom_q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[0\] 0 " "Info: Pin \"rom_q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_push 0 " "Info: Pin \"stack_push\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_pop 0 " "Info: Pin \"stack_pop\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_ctrl\[1\] 0 " "Info: Pin \"pc_ctrl\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_ctrl\[0\] 0 " "Info: Pin \"pc_ctrl\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_op\[3\] 0 " "Info: Pin \"alu_op\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_op\[2\] 0 " "Info: Pin \"alu_op\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_op\[1\] 0 " "Info: Pin \"alu_op\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_op\[0\] 0 " "Info: Pin \"alu_op\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_flag_wr_ena 0 " "Info: Pin \"c_flag_wr_ena\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_flag_wr_ena 0 " "Info: Pin \"z_flag_wr_ena\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_flag_wr_ena 0 " "Info: Pin \"v_flag_wr_ena\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_di_sel 0 " "Info: Pin \"reg_di_sel\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_wr_ena 0 " "Info: Pin \"mem_wr_ena\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_rd_ena 0 " "Info: Pin \"mem_rd_ena\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outp 0 " "Info: Pin \"outp\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inp 0 " "Info: Pin \"inp\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b_in_sel_sel 0 " "Info: Pin \"alu_b_in_sel_sel\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Warning: Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[7\] a permanently enabled " "Info: Pin led\[7\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[7] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[6\] a permanently enabled " "Info: Pin led\[6\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[6] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[5\] a permanently enabled " "Info: Pin led\[5\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[5] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[4\] a permanently enabled " "Info: Pin led\[4\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[4] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[3\] a permanently enabled " "Info: Pin led\[3\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[3] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[2\] a permanently enabled " "Info: Pin led\[2\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[2] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[1\] a permanently enabled " "Info: Pin led\[1\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[1] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "led\[0\] a permanently enabled " "Info: Pin led\[0\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { led[0] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sw\[7\] a permanently enabled " "Info: Pin sw\[7\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[7] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2632 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sw\[6\] a permanently enabled " "Info: Pin sw\[6\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[6] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2633 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sw\[5\] a permanently enabled " "Info: Pin sw\[5\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[5] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sw\[4\] a permanently enabled " "Info: Pin sw\[4\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[4] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sw\[3\] a permanently enabled " "Info: Pin sw\[3\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[3] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sw\[2\] a permanently enabled " "Info: Pin sw\[2\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[2] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sw\[1\] a permanently enabled " "Info: Pin sw\[1\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[1] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sw\[0\] a permanently enabled " "Info: Pin sw\[0\] has a permanently enabled output enable" {  } { { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/pin_planner.ppl" { sw[0] } } } { "PUC1-24.bdf" "" { Schematic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } } { "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/alexa/onedrive/documentos/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/Documentos/Puc Minas/Matérias/Sistemas Reconfiguráveis/TP 4/VHDL_TP4/" 0 { } { { 0 { 0 ""} 0 2639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 06 15:54:28 2024 " "Info: Processing ended: Sat Jul 06 15:54:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
