{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674118519627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674118519627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 19 17:55:19 2023 " "Processing started: Thu Jan 19 17:55:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674118519627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674118519627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674118519627 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1674118519851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab4/lab4.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674118519877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674118519877 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX1_D lab4.v(26) " "Verilog HDL Procedural Assignment error at lab4.v(26): object \"HEX1_D\" on left-hand side of assignment must have a variable data type" {  } { { "lab4.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab4/lab4.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1674118519878 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX1_D lab4.v(27) " "Verilog HDL Procedural Assignment error at lab4.v(27): object \"HEX1_D\" on left-hand side of assignment must have a variable data type" {  } { { "lab4.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab4/lab4.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1674118519878 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX1_D lab4.v(28) " "Verilog HDL Procedural Assignment error at lab4.v(28): object \"HEX1_D\" on left-hand side of assignment must have a variable data type" {  } { { "lab4.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab4/lab4.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1674118519878 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX1_D lab4.v(29) " "Verilog HDL Procedural Assignment error at lab4.v(29): object \"HEX1_D\" on left-hand side of assignment must have a variable data type" {  } { { "lab4.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab4/lab4.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1674118519878 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX1_D lab4.v(30) " "Verilog HDL Procedural Assignment error at lab4.v(30): object \"HEX1_D\" on left-hand side of assignment must have a variable data type" {  } { { "lab4.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab4/lab4.v" 30 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1674118519878 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX1_D lab4.v(31) " "Verilog HDL Procedural Assignment error at lab4.v(31): object \"HEX1_D\" on left-hand side of assignment must have a variable data type" {  } { { "lab4.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab4/lab4.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1674118519878 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX1_D lab4.v(32) " "Verilog HDL Procedural Assignment error at lab4.v(32): object \"HEX1_D\" on left-hand side of assignment must have a variable data type" {  } { { "lab4.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab4/lab4.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1674118519878 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX1_D lab4.v(33) " "Verilog HDL Procedural Assignment error at lab4.v(33): object \"HEX1_D\" on left-hand side of assignment must have a variable data type" {  } { { "lab4.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab4/lab4.v" 33 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1674118519878 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX1_D lab4.v(34) " "Verilog HDL Procedural Assignment error at lab4.v(34): object \"HEX1_D\" on left-hand side of assignment must have a variable data type" {  } { { "lab4.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab4/lab4.v" 34 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1674118519878 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX1_D lab4.v(35) " "Verilog HDL Procedural Assignment error at lab4.v(35): object \"HEX1_D\" on left-hand side of assignment must have a variable data type" {  } { { "lab4.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab4/lab4.v" 35 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1674118519878 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX1_D lab4.v(36) " "Verilog HDL Procedural Assignment error at lab4.v(36): object \"HEX1_D\" on left-hand side of assignment must have a variable data type" {  } { { "lab4.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab4/lab4.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1674118519878 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674118519916 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 19 17:55:19 2023 " "Processing ended: Thu Jan 19 17:55:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674118519916 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674118519916 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674118519916 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674118519916 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus II Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674118520464 ""}
