Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jul 22 14:02:12 2022
| Host         : eceTesla1 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file mm_timing_summary_routed.rpt -pb mm_timing_summary_routed.pb -rpx mm_timing_summary_routed.rpx -warn_on_violation
| Design       : mm
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.465        0.000                      0                 3870        0.041        0.000                      0                 3870        3.750        0.000                       0                  1613  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
mm_clk   {0.000 5.000}      10.000          100.000         
mm_fclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mm_clk              6.521        0.000                      0                 1073        0.041        0.000                      0                 1073        3.750        0.000                       0                   435  
mm_fclk             1.465        0.000                      0                 2790        0.051        0.000                      0                 2790        3.750        0.000                       0                  1178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mm_fclk       mm_clk              6.712        0.000                      0                   72        0.204        0.000                      0                   72  
mm_clk        mm_fclk             4.715        0.000                      0                  177        0.279        0.000                      0                  177  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mm_clk
  To Clock:  mm_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[0].reg_banked_read_addr_D_reg[0][3]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/doutB_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.089ns  (logic 0.744ns (24.086%)  route 2.345ns (75.914%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X29Y59         FDRE                                         r  mm2s_inst/ram_D[0].reg_banked_read_addr_D_reg[0][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  mm2s_inst/ram_D[0].reg_banked_read_addr_D_reg[0][3]/Q
                         net (fo=19, routed)          1.539     7.934    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/ADDRA3
    SLICE_X26Y59         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.322     8.256 r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.806     9.062    mm2s_inst/ram_D[0].write_ram_D/doutB0[0]
    SLICE_X28Y59         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X28Y59         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)       -0.306    15.583    mm2s_inst/ram_D[0].write_ram_D/doutB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.583    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMA/WE
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.721ns (25.979%)  route 2.054ns (74.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    s2mm_inst/clkA0_in
    SLICE_X35Y79         FDRE                                         r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/Q
                         net (fo=2, routed)           1.286     7.681    s2mm_inst/ram_B[1].read_ram_B/Q[6]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.299     7.980 r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5_i_1__1/O
                         net (fo=16, routed)          0.768     8.748    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WE
    SLICE_X34Y77         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X34Y77         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X34Y77         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    15.361    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMA_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.721ns (25.979%)  route 2.054ns (74.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    s2mm_inst/clkA0_in
    SLICE_X35Y79         FDRE                                         r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/Q
                         net (fo=2, routed)           1.286     7.681    s2mm_inst/ram_B[1].read_ram_B/Q[6]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.299     7.980 r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5_i_1__1/O
                         net (fo=16, routed)          0.768     8.748    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WE
    SLICE_X34Y77         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X34Y77         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X34Y77         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    15.361    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB/WE
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.721ns (25.979%)  route 2.054ns (74.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    s2mm_inst/clkA0_in
    SLICE_X35Y79         FDRE                                         r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/Q
                         net (fo=2, routed)           1.286     7.681    s2mm_inst/ram_B[1].read_ram_B/Q[6]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.299     7.980 r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5_i_1__1/O
                         net (fo=16, routed)          0.768     8.748    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WE
    SLICE_X34Y77         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X34Y77         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X34Y77         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    15.361    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.721ns (25.979%)  route 2.054ns (74.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    s2mm_inst/clkA0_in
    SLICE_X35Y79         FDRE                                         r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/Q
                         net (fo=2, routed)           1.286     7.681    s2mm_inst/ram_B[1].read_ram_B/Q[6]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.299     7.980 r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5_i_1__1/O
                         net (fo=16, routed)          0.768     8.748    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WE
    SLICE_X34Y77         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X34Y77         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X34Y77         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    15.361    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMC/WE
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.721ns (25.979%)  route 2.054ns (74.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    s2mm_inst/clkA0_in
    SLICE_X35Y79         FDRE                                         r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/Q
                         net (fo=2, routed)           1.286     7.681    s2mm_inst/ram_B[1].read_ram_B/Q[6]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.299     7.980 r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5_i_1__1/O
                         net (fo=16, routed)          0.768     8.748    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WE
    SLICE_X34Y77         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X34Y77         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X34Y77         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    15.361    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMC_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.721ns (25.979%)  route 2.054ns (74.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    s2mm_inst/clkA0_in
    SLICE_X35Y79         FDRE                                         r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/Q
                         net (fo=2, routed)           1.286     7.681    s2mm_inst/ram_B[1].read_ram_B/Q[6]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.299     7.980 r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5_i_1__1/O
                         net (fo=16, routed)          0.768     8.748    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WE
    SLICE_X34Y77         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X34Y77         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X34Y77         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    15.361    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMD/WE
                            (falling edge-triggered cell RAMS32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.721ns (25.979%)  route 2.054ns (74.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    s2mm_inst/clkA0_in
    SLICE_X35Y79         FDRE                                         r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/Q
                         net (fo=2, routed)           1.286     7.681    s2mm_inst/ram_B[1].read_ram_B/Q[6]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.299     7.980 r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5_i_1__1/O
                         net (fo=16, routed)          0.768     8.748    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WE
    SLICE_X34Y77         RAMS32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X34Y77         RAMS32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X34Y77         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    15.361    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMD_D1/WE
                            (falling edge-triggered cell RAMS32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.721ns (25.979%)  route 2.054ns (74.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    s2mm_inst/clkA0_in
    SLICE_X35Y79         FDRE                                         r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/Q
                         net (fo=2, routed)           1.286     7.681    s2mm_inst/ram_B[1].read_ram_B/Q[6]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.299     7.980 r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5_i_1__1/O
                         net (fo=16, routed)          0.768     8.748    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WE
    SLICE_X34Y77         RAMS32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X34Y77         RAMS32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X34Y77         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    15.361    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_6_11/RAMA/WE
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        2.767ns  (logic 0.721ns (26.056%)  route 2.046ns (73.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    s2mm_inst/clkA0_in
    SLICE_X35Y79         FDRE                                         r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.422     6.395 r  s2mm_inst/ram_B[1].reg_banked_write_addr_B_reg[1][6]/Q
                         net (fo=2, routed)           1.286     7.681    s2mm_inst/ram_B[1].read_ram_B/Q[6]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.299     7.980 r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5_i_1__1/O
                         net (fo=16, routed)          0.760     8.740    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_6_11/WE
    SLICE_X34Y78         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_6_11/WCLK
    SLICE_X34Y78         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X34Y78         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    15.361    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  6.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[0].reg_banked_data_A_reg[0][6]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_6_11/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.214ns  (logic 0.146ns (68.214%)  route 0.068ns (31.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X35Y83         FDRE                                         r  s2mm_inst/ram_A[0].reg_banked_data_A_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_A[0].reg_banked_data_A_reg[0][6]/Q
                         net (fo=2, routed)           0.068     5.624    s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_6_11/DIA0
    SLICE_X34Y83         RAMD32                                       r  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_6_11/WCLK
    SLICE_X34Y83         RAMD32                                       r  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X34Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.151     5.583    s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -5.583    
                         arrival time                           5.624    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA/WADR3
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.336ns  (logic 0.146ns (43.422%)  route 0.190ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X41Y79         FDRE                                         r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/Q
                         net (fo=17, routed)          0.190     5.746    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/ADDRD3
    SLICE_X42Y79         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y79         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X42Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     5.676    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -5.676    
                         arrival time                           5.746    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.336ns  (logic 0.146ns (43.422%)  route 0.190ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X41Y79         FDRE                                         r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/Q
                         net (fo=17, routed)          0.190     5.746    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/ADDRD3
    SLICE_X42Y79         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y79         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X42Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     5.676    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -5.676    
                         arrival time                           5.746    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMB/WADR3
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.336ns  (logic 0.146ns (43.422%)  route 0.190ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X41Y79         FDRE                                         r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/Q
                         net (fo=17, routed)          0.190     5.746    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/ADDRD3
    SLICE_X42Y79         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y79         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X42Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     5.676    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -5.676    
                         arrival time                           5.746    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMB_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.336ns  (logic 0.146ns (43.422%)  route 0.190ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X41Y79         FDRE                                         r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/Q
                         net (fo=17, routed)          0.190     5.746    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/ADDRD3
    SLICE_X42Y79         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y79         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X42Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     5.676    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -5.676    
                         arrival time                           5.746    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMC/WADR3
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.336ns  (logic 0.146ns (43.422%)  route 0.190ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X41Y79         FDRE                                         r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/Q
                         net (fo=17, routed)          0.190     5.746    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/ADDRD3
    SLICE_X42Y79         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y79         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X42Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     5.676    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -5.676    
                         arrival time                           5.746    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMC_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.336ns  (logic 0.146ns (43.422%)  route 0.190ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X41Y79         FDRE                                         r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/Q
                         net (fo=17, routed)          0.190     5.746    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/ADDRD3
    SLICE_X42Y79         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y79         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X42Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     5.676    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -5.676    
                         arrival time                           5.746    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMD/ADR3
                            (falling edge-triggered cell RAMS32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.336ns  (logic 0.146ns (43.422%)  route 0.190ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X41Y79         FDRE                                         r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/Q
                         net (fo=17, routed)          0.190     5.746    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/ADDRD3
    SLICE_X42Y79         RAMS32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y79         RAMS32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X42Y79         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.244     5.676    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -5.676    
                         arrival time                           5.746    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMD_D1/ADR3
                            (falling edge-triggered cell RAMS32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.336ns  (logic 0.146ns (43.422%)  route 0.190ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X41Y79         FDRE                                         r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][3]/Q
                         net (fo=17, routed)          0.190     5.746    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/ADDRD3
    SLICE_X42Y79         RAMS32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y79         RAMS32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X42Y79         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.244     5.676    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -5.676    
                         arrival time                           5.746    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][2]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.350ns  (logic 0.146ns (41.669%)  route 0.204ns (58.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X40Y79         FDRE                                         r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_A[3].reg_banked_write_addr_A_reg[3][2]/Q
                         net (fo=17, routed)          0.204     5.761    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/ADDRD2
    SLICE_X42Y78         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X42Y78         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X42Y78         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     5.690    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -5.690    
                         arrival time                           5.761    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mm_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mm_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y61  mm2s_inst/done_multiply_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y57  mm2s_inst/done_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y58  mm2s_inst/last_beat_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y58  mm2s_inst/m_axis_mm2s_tlast_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y75  s2mm_inst/ram_B[2].reg_banked_data_B_reg[2][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y75  s2mm_inst/ram_B[2].reg_banked_data_B_reg[2][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y75  s2mm_inst/ram_B[2].reg_banked_data_B_reg[2][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y76  s2mm_inst/ram_B[2].reg_banked_data_B_reg[2][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y76  s2mm_inst/ram_B[2].reg_banked_data_B_reg[2][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y75  s2mm_inst/ram_B[2].reg_banked_data_B_reg[2][5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y76  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y76  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y76  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mm_fclk
  To Clock:  mm_fclk

Setup :            0  Failing Endpoints,  Worst Slack        1.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.565ns  (logic 4.026ns (47.004%)  route 4.539ns (52.996%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    systolic_inst/genblk1[1].genblk1[2].pe_1/clkA
    SLICE_X32Y63         FDRE                                         r  systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.484     6.457 r  systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[2]/Q
                         net (fo=20, routed)          1.301     7.758    systolic_inst/genblk1[1].genblk1[2].pe_1/Q[2]
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.296     8.054 r  systolic_inst/genblk1[1].genblk1[2].pe_1/buffer_out0__0_carry__0_i_4__6/O
                         net (fo=2, routed)           0.643     8.698    systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[4]_0[0]
    SLICE_X29Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.822 r  systolic_inst/genblk1[1].genblk1[2].pe_1/buffer_out0__0_carry__0_i_8__6/O
                         net (fo=1, routed)           0.000     8.822    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry_1[0]
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.354 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.354    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__0_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.688 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__1/O[1]
                         net (fo=3, routed)           0.725    10.412    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__1_n_6
    SLICE_X30Y59         LUT4 (Prop_lut4_I1_O)        0.295    10.707 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_9__6/O
                         net (fo=3, routed)           0.596    11.304    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_9__6_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I2_O)        0.328    11.632 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_1__6/O
                         net (fo=1, routed)           0.614    12.246    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_1__6_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.642 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.642    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.965 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__1/O[1]
                         net (fo=2, routed)           0.660    13.624    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__1_n_6
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.306    13.930 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out[12]_i_5__6/O
                         net (fo=1, routed)           0.000    13.930    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out[12]_i_5__6_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.538 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[12]_i_1__6/O[3]
                         net (fo=1, routed)           0.000    14.538    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[12]_i_1__6_n_4
    SLICE_X32Y63         FDRE                                         r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    systolic_inst/genblk1[1].genblk1[3].pe_1/clkA
    SLICE_X32Y63         FDRE                                         r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)        0.114    16.003    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[15]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.501ns  (logic 3.962ns (46.605%)  route 4.539ns (53.395%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    systolic_inst/genblk1[1].genblk1[2].pe_1/clkA
    SLICE_X32Y63         FDRE                                         r  systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.484     6.457 r  systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[2]/Q
                         net (fo=20, routed)          1.301     7.758    systolic_inst/genblk1[1].genblk1[2].pe_1/Q[2]
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.296     8.054 r  systolic_inst/genblk1[1].genblk1[2].pe_1/buffer_out0__0_carry__0_i_4__6/O
                         net (fo=2, routed)           0.643     8.698    systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[4]_0[0]
    SLICE_X29Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.822 r  systolic_inst/genblk1[1].genblk1[2].pe_1/buffer_out0__0_carry__0_i_8__6/O
                         net (fo=1, routed)           0.000     8.822    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry_1[0]
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.354 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.354    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__0_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.688 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__1/O[1]
                         net (fo=3, routed)           0.725    10.412    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__1_n_6
    SLICE_X30Y59         LUT4 (Prop_lut4_I1_O)        0.295    10.707 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_9__6/O
                         net (fo=3, routed)           0.596    11.304    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_9__6_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I2_O)        0.328    11.632 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_1__6/O
                         net (fo=1, routed)           0.614    12.246    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_1__6_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.642 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.642    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.965 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__1/O[1]
                         net (fo=2, routed)           0.660    13.624    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__1_n_6
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.306    13.930 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out[12]_i_5__6/O
                         net (fo=1, routed)           0.000    13.930    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out[12]_i_5__6_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.474 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[12]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    14.474    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[12]_i_1__6_n_5
    SLICE_X32Y63         FDRE                                         r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    systolic_inst/genblk1[1].genblk1[3].pe_1/clkA
    SLICE_X32Y63         FDRE                                         r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)        0.114    16.003    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[14]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -14.474    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.449ns  (logic 4.002ns (47.365%)  route 4.447ns (52.635%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    systolic_inst/genblk1[1].genblk1[2].pe_1/clkA
    SLICE_X32Y63         FDRE                                         r  systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.484     6.457 r  systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[2]/Q
                         net (fo=20, routed)          1.301     7.758    systolic_inst/genblk1[1].genblk1[2].pe_1/Q[2]
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.296     8.054 r  systolic_inst/genblk1[1].genblk1[2].pe_1/buffer_out0__0_carry__0_i_4__6/O
                         net (fo=2, routed)           0.643     8.698    systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[4]_0[0]
    SLICE_X29Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.822 r  systolic_inst/genblk1[1].genblk1[2].pe_1/buffer_out0__0_carry__0_i_8__6/O
                         net (fo=1, routed)           0.000     8.822    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry_1[0]
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.354 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.354    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__0_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.688 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__1/O[1]
                         net (fo=3, routed)           0.725    10.412    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__1_n_6
    SLICE_X30Y59         LUT4 (Prop_lut4_I1_O)        0.295    10.707 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_9__6/O
                         net (fo=3, routed)           0.596    11.304    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_9__6_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I2_O)        0.328    11.632 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_1__6/O
                         net (fo=1, routed)           0.614    12.246    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_1__6_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.642 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.642    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.861 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__1/O[0]
                         net (fo=2, routed)           0.568    13.428    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__1_n_7
    SLICE_X32Y62         LUT3 (Prop_lut3_I0_O)        0.295    13.723 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out[8]_i_2__6/O
                         net (fo=1, routed)           0.000    13.723    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out[8]_i_2__6_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.099 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.099    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[8]_i_1__6_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.422 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[12]_i_1__6/O[1]
                         net (fo=1, routed)           0.000    14.422    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[12]_i_1__6_n_6
    SLICE_X32Y63         FDRE                                         r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    systolic_inst/genblk1[1].genblk1[3].pe_1/clkA
    SLICE_X32Y63         FDRE                                         r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)        0.114    16.003    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[13]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.371ns  (logic 3.757ns (44.882%)  route 4.614ns (55.118%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    s2mm_inst/ram_A[3].read_ram_A/clkA
    SLICE_X46Y78         FDRE                                         r  s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.524     6.497 r  s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]/Q
                         net (fo=20, routed)          1.667     8.164    s2mm_inst/ram_A[3].read_ram_A/doutB_reg[7]_0[4]
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.288 r  s2mm_inst/ram_A[3].read_ram_A/buffer_out0__0_carry__0_i_2__11/O
                         net (fo=2, routed)           0.428     8.716    s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]_0[1]
    SLICE_X56Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.840 r  s2mm_inst/ram_A[3].read_ram_A/buffer_out0__0_carry__0_i_6__11/O
                         net (fo=1, routed)           0.000     8.840    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry_1[2]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.238 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.238    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__0_carry__0_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.572 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__0_carry__1/O[1]
                         net (fo=3, routed)           0.518    10.090    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__0_carry__1_n_6
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.297    10.387 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0_i_9__11/O
                         net (fo=3, routed)           0.480    10.867    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0_i_9__11_n_0
    SLICE_X57Y74         LUT4 (Prop_lut4_I2_O)        0.326    11.193 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0_i_1__11/O
                         net (fo=1, routed)           0.845    12.038    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0_i_1__11_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.423 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.432    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.766 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__1/O[1]
                         net (fo=2, routed)           0.667    13.433    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__1_n_6
    SLICE_X54Y75         LUT3 (Prop_lut3_I0_O)        0.303    13.736 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out[12]_i_5__11/O
                         net (fo=1, routed)           0.000    13.736    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out[12]_i_5__11_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.344 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[12]_i_1__11/O[3]
                         net (fo=1, routed)           0.000    14.344    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[12]_i_1__11_n_4
    SLICE_X54Y75         FDRE                                         r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    systolic_inst/genblk1[3].genblk1[0].pe_1/clkA
    SLICE_X54Y75         FDRE                                         r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)        0.114    16.003    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[15]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -14.344    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.345ns  (logic 3.898ns (46.709%)  route 4.447ns (53.291%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    systolic_inst/genblk1[1].genblk1[2].pe_1/clkA
    SLICE_X32Y63         FDRE                                         r  systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.484     6.457 r  systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[2]/Q
                         net (fo=20, routed)          1.301     7.758    systolic_inst/genblk1[1].genblk1[2].pe_1/Q[2]
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.296     8.054 r  systolic_inst/genblk1[1].genblk1[2].pe_1/buffer_out0__0_carry__0_i_4__6/O
                         net (fo=2, routed)           0.643     8.698    systolic_inst/genblk1[1].genblk1[2].pe_1/out_a_reg[4]_0[0]
    SLICE_X29Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.822 r  systolic_inst/genblk1[1].genblk1[2].pe_1/buffer_out0__0_carry__0_i_8__6/O
                         net (fo=1, routed)           0.000     8.822    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry_1[0]
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.354 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.354    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__0_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.688 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__1/O[1]
                         net (fo=3, routed)           0.725    10.412    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__0_carry__1_n_6
    SLICE_X30Y59         LUT4 (Prop_lut4_I1_O)        0.295    10.707 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_9__6/O
                         net (fo=3, routed)           0.596    11.304    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_9__6_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I2_O)        0.328    11.632 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_1__6/O
                         net (fo=1, routed)           0.614    12.246    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_i_1__6_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.642 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.642    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.861 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__1/O[0]
                         net (fo=2, routed)           0.568    13.428    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out0__60_carry__1_n_7
    SLICE_X32Y62         LUT3 (Prop_lut3_I0_O)        0.295    13.723 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out[8]_i_2__6/O
                         net (fo=1, routed)           0.000    13.723    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out[8]_i_2__6_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.099 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.099    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[8]_i_1__6_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.318 r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[12]_i_1__6/O[0]
                         net (fo=1, routed)           0.000    14.318    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[12]_i_1__6_n_7
    SLICE_X32Y63         FDRE                                         r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    systolic_inst/genblk1[1].genblk1[3].pe_1/clkA
    SLICE_X32Y63         FDRE                                         r  systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)        0.114    16.003    systolic_inst/genblk1[1].genblk1[3].pe_1/buffer_out_reg[12]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -14.318    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.307ns  (logic 3.693ns (44.457%)  route 4.614ns (55.543%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    s2mm_inst/ram_A[3].read_ram_A/clkA
    SLICE_X46Y78         FDRE                                         r  s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.524     6.497 r  s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]/Q
                         net (fo=20, routed)          1.667     8.164    s2mm_inst/ram_A[3].read_ram_A/doutB_reg[7]_0[4]
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.288 r  s2mm_inst/ram_A[3].read_ram_A/buffer_out0__0_carry__0_i_2__11/O
                         net (fo=2, routed)           0.428     8.716    s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]_0[1]
    SLICE_X56Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.840 r  s2mm_inst/ram_A[3].read_ram_A/buffer_out0__0_carry__0_i_6__11/O
                         net (fo=1, routed)           0.000     8.840    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry_1[2]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.238 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.238    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__0_carry__0_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.572 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__0_carry__1/O[1]
                         net (fo=3, routed)           0.518    10.090    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__0_carry__1_n_6
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.297    10.387 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0_i_9__11/O
                         net (fo=3, routed)           0.480    10.867    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0_i_9__11_n_0
    SLICE_X57Y74         LUT4 (Prop_lut4_I2_O)        0.326    11.193 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0_i_1__11/O
                         net (fo=1, routed)           0.845    12.038    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0_i_1__11_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.423 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.432    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.766 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__1/O[1]
                         net (fo=2, routed)           0.667    13.433    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__1_n_6
    SLICE_X54Y75         LUT3 (Prop_lut3_I0_O)        0.303    13.736 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out[12]_i_5__11/O
                         net (fo=1, routed)           0.000    13.736    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out[12]_i_5__11_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.280 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[12]_i_1__11/O[2]
                         net (fo=1, routed)           0.000    14.280    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[12]_i_1__11_n_5
    SLICE_X54Y75         FDRE                                         r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    systolic_inst/genblk1[3].genblk1[0].pe_1/clkA
    SLICE_X54Y75         FDRE                                         r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)        0.114    16.003    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[14]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -14.280    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.198ns  (logic 3.732ns (45.522%)  route 4.466ns (54.478%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    s2mm_inst/ram_A[3].read_ram_A/clkA
    SLICE_X46Y78         FDRE                                         r  s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.524     6.497 r  s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]/Q
                         net (fo=20, routed)          1.667     8.164    s2mm_inst/ram_A[3].read_ram_A/doutB_reg[7]_0[4]
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.288 r  s2mm_inst/ram_A[3].read_ram_A/buffer_out0__0_carry__0_i_2__11/O
                         net (fo=2, routed)           0.428     8.716    s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]_0[1]
    SLICE_X56Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.840 r  s2mm_inst/ram_A[3].read_ram_A/buffer_out0__0_carry__0_i_6__11/O
                         net (fo=1, routed)           0.000     8.840    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry_1[2]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.238 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.238    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__0_carry__0_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.572 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__0_carry__1/O[1]
                         net (fo=3, routed)           0.518    10.090    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__0_carry__1_n_6
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.297    10.387 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0_i_9__11/O
                         net (fo=3, routed)           0.480    10.867    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0_i_9__11_n_0
    SLICE_X57Y74         LUT4 (Prop_lut4_I2_O)        0.326    11.193 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0_i_1__11/O
                         net (fo=1, routed)           0.845    12.038    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0_i_1__11_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.423 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.432    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__0_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.654 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__1/O[0]
                         net (fo=2, routed)           0.510    13.164    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__60_carry__1_n_7
    SLICE_X54Y74         LUT3 (Prop_lut3_I0_O)        0.299    13.463 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out[8]_i_2__11/O
                         net (fo=1, routed)           0.000    13.463    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out[8]_i_2__11_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.839 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[8]_i_1__11/CO[3]
                         net (fo=1, routed)           0.009    13.848    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[8]_i_1__11_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.171 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[12]_i_1__11/O[1]
                         net (fo=1, routed)           0.000    14.171    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[12]_i_1__11_n_6
    SLICE_X54Y75         FDRE                                         r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    systolic_inst/genblk1[3].genblk1[0].pe_1/clkA
    SLICE_X54Y75         FDRE                                         r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)        0.114    16.003    systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out_reg[13]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 s2mm_inst/ram_A[0].read_ram_A/doutB_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.131ns  (logic 3.327ns (40.915%)  route 4.804ns (59.085%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    s2mm_inst/ram_A[0].read_ram_A/clkA
    SLICE_X34Y82         FDRE                                         r  s2mm_inst/ram_A[0].read_ram_A/doutB_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.484     6.457 r  s2mm_inst/ram_A[0].read_ram_A/doutB_reg[6]/Q
                         net (fo=22, routed)          1.331     7.788    s2mm_inst/ram_B[0].read_ram_B/A[6]
    SLICE_X31Y83         LUT6 (Prop_lut6_I2_O)        0.296     8.084 r  s2mm_inst/ram_B[0].read_ram_B/buffer_out0__30_carry__0_i_1/O
                         net (fo=2, routed)           0.715     8.799    s2mm_inst/ram_B[0].read_ram_B/doutB_reg[4]_0[1]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.923 r  s2mm_inst/ram_B[0].read_ram_B/buffer_out0__30_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.923    systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out0__60_carry__0_i_7_1[3]
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.299 r  systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out0__30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.299    systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out0__30_carry__0_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.528 r  systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out0__30_carry__1/CO[2]
                         net (fo=5, routed)           1.121    10.649    s2mm_inst/ram_A[0].read_ram_A/buffer_out0__60_carry__1_0[0]
    SLICE_X30Y85         LUT3 (Prop_lut3_I2_O)        0.336    10.985 r  s2mm_inst/ram_A[0].read_ram_A/buffer_out0__60_carry__1_i_9/O
                         net (fo=1, routed)           0.452    11.437    s2mm_inst/ram_A[0].read_ram_A/buffer_out0__60_carry__1_i_9_n_0
    SLICE_X30Y85         LUT6 (Prop_lut6_I0_O)        0.328    11.765 r  s2mm_inst/ram_A[0].read_ram_A/buffer_out0__60_carry__1_i_1/O
                         net (fo=1, routed)           0.757    12.522    systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out_reg[15]_0[3]
    SLICE_X29Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.907 r  systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.907    systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out0__60_carry__1_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.129 r  systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out0__60_carry__2/O[0]
                         net (fo=1, routed)           0.429    13.557    systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out0[15]
    SLICE_X28Y85         LUT3 (Prop_lut3_I2_O)        0.299    13.856 r  systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out[12]_i_2/O
                         net (fo=1, routed)           0.000    13.856    systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out[12]_i_2_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.104 r  systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.104    systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out_reg[12]_i_1_n_4
    SLICE_X28Y85         FDRE                                         r  systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    systolic_inst/genblk1[0].genblk1[0].pe_1/clkA
    SLICE_X28Y85         FDRE                                         r  systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)        0.065    15.954    systolic_inst/genblk1[0].genblk1[0].pe_1/buffer_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                         -14.104    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[3].genblk1[0].pe_1/out_a_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.129ns  (logic 4.034ns (49.623%)  route 4.095ns (50.377%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    systolic_inst/genblk1[3].genblk1[0].pe_1/clkA
    SLICE_X50Y70         FDRE                                         r  systolic_inst/genblk1[3].genblk1[0].pe_1/out_a_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.484     6.457 r  systolic_inst/genblk1[3].genblk1[0].pe_1/out_a_reg[2]/Q
                         net (fo=21, routed)          1.333     7.790    systolic_inst/genblk1[3].genblk1[0].pe_1/Q[2]
    SLICE_X47Y68         LUT6 (Prop_lut6_I0_O)        0.301     8.091 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__0_carry__0_i_4__12/O
                         net (fo=2, routed)           0.572     8.663    systolic_inst/genblk1[3].genblk1[0].pe_1/out_a_reg[4]_0[0]
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.787 r  systolic_inst/genblk1[3].genblk1[0].pe_1/buffer_out0__0_carry__0_i_8__12/O
                         net (fo=1, routed)           0.000     8.787    systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out0__60_carry_1[0]
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.319 r  systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.319    systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out0__0_carry__0_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.541 r  systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out0__0_carry__1/O[0]
                         net (fo=2, routed)           0.605    10.145    systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out0__0_carry__1_n_7
    SLICE_X47Y69         LUT4 (Prop_lut4_I1_O)        0.293    10.438 r  systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out0__60_carry__0_i_11__12/O
                         net (fo=4, routed)           0.635    11.074    systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out0__60_carry__0_i_11__12_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.326    11.400 r  systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out0__60_carry__0_i_3__12/O
                         net (fo=1, routed)           0.340    11.740    systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out0__60_carry__0_i_3__12_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.247 r  systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.247    systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out0__60_carry__0_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.581 r  systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out0__60_carry__1/O[1]
                         net (fo=2, routed)           0.610    13.191    systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out0__60_carry__1_n_6
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.303    13.494 r  systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out[12]_i_5__12/O
                         net (fo=1, routed)           0.000    13.494    systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out[12]_i_5__12_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.102 r  systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out_reg[12]_i_1__12/O[3]
                         net (fo=1, routed)           0.000    14.102    systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out_reg[12]_i_1__12_n_4
    SLICE_X50Y70         FDRE                                         r  systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    systolic_inst/genblk1[3].genblk1[1].pe_1/clkA
    SLICE_X50Y70         FDRE                                         r  systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X50Y70         FDRE (Setup_fdre_C_D)        0.114    16.003    systolic_inst/genblk1[3].genblk1[1].pe_1/buffer_out_reg[15]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 systolic_inst/genblk1[1].genblk1[1].pe_1/out_b_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        8.108ns  (logic 3.405ns (41.995%)  route 4.703ns (58.005%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    systolic_inst/genblk1[1].genblk1[1].pe_1/clkA
    SLICE_X43Y72         FDRE                                         r  systolic_inst/genblk1[1].genblk1[1].pe_1/out_b_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  systolic_inst/genblk1[1].genblk1[1].pe_1/out_b_reg[4]/Q
                         net (fo=19, routed)          1.460     7.892    systolic_inst/genblk1[2].genblk1[0].pe_1/buffer_out0__60_carry__1_i_1__8_0[4]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.016 r  systolic_inst/genblk1[2].genblk1[0].pe_1/buffer_out0__30_carry__0_i_4__8/O
                         net (fo=2, routed)           0.672     8.688    systolic_inst/genblk1[2].genblk1[0].pe_1/out_a_reg[4]_2[0]
    SLICE_X50Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.812 r  systolic_inst/genblk1[2].genblk1[0].pe_1/buffer_out0__30_carry__0_i_8__8/O
                         net (fo=1, routed)           0.000     8.812    systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out0__60_carry__0_i_7__8_1[0]
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.356 r  systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out0__30_carry__0/O[2]
                         net (fo=3, routed)           0.849    10.205    systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out0__30_carry__0_n_5
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.327    10.532 r  systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out0__60_carry__0_i_9__8/O
                         net (fo=3, routed)           0.469    11.001    systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out0__60_carry__0_i_9__8_n_0
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.326    11.327 r  systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out0__60_carry__0_i_1__8/O
                         net (fo=1, routed)           0.622    11.950    systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out0__60_carry__0_i_1__8_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.335 r  systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.335    systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out0__60_carry__0_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.557 r  systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out0__60_carry__1/O[0]
                         net (fo=2, routed)           0.631    13.187    systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out0__60_carry__1_n_7
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    13.758 r  systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    13.758    systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out_reg[8]_i_1__8_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.081 r  systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out_reg[12]_i_1__8/O[1]
                         net (fo=1, routed)           0.000    14.081    systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out_reg[12]_i_1__8_n_6
    SLICE_X46Y74         FDRE                                         r  systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    systolic_inst/genblk1[2].genblk1[1].pe_1/clkA
    SLICE_X46Y74         FDRE                                         r  systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)        0.114    16.003    systolic_inst/genblk1[2].genblk1[1].pe_1/buffer_out_reg[13]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                  1.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.767%)  route 0.241ns (62.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X35Y61         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/Q
                         net (fo=29, routed)          0.241     5.797    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X34Y61         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X34Y61         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X34Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.767%)  route 0.241ns (62.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X35Y61         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/Q
                         net (fo=29, routed)          0.241     5.797    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X34Y61         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X34Y61         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X34Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.767%)  route 0.241ns (62.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X35Y61         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/Q
                         net (fo=29, routed)          0.241     5.797    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X34Y61         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X34Y61         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X34Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.767%)  route 0.241ns (62.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X35Y61         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/Q
                         net (fo=29, routed)          0.241     5.797    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X34Y61         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X34Y61         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X34Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.767%)  route 0.241ns (62.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X35Y61         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/Q
                         net (fo=29, routed)          0.241     5.797    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X34Y61         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X34Y61         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X34Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMC_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.767%)  route 0.241ns (62.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X35Y61         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/Q
                         net (fo=29, routed)          0.241     5.797    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X34Y61         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X34Y61         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X34Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMD/ADR0
                            (falling edge-triggered cell RAMS32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.767%)  route 0.241ns (62.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X35Y61         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/Q
                         net (fo=29, routed)          0.241     5.797    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X34Y61         RAMS32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X34Y61         RAMS32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X34Y61         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMD_D1/ADR0
                            (falling edge-triggered cell RAMS32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.767%)  route 0.241ns (62.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/mem_write_D/clkA
    SLICE_X35Y61         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/Q
                         net (fo=29, routed)          0.241     5.797    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X34Y61         RAMS32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X34Y61         RAMS32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X34Y61         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 systolic_inst/genblk1[3].genblk1[3].pe_1/out_data_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/RAMC/I
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    systolic_inst/genblk1[3].genblk1[3].pe_1/clkA
    SLICE_X43Y58         FDRE                                         r  systolic_inst/genblk1[3].genblk1[3].pe_1/out_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  systolic_inst/genblk1[3].genblk1[3].pe_1/out_data_reg[4]/Q
                         net (fo=1, routed)           0.110     5.666    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/DIC0
    SLICE_X42Y58         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X42Y58         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.148     5.580    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -5.580    
                         arrival time                           5.666    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 systolic_inst/genblk1[3].genblk1[3].pe_1/out_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.845%)  route 0.115ns (44.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    systolic_inst/genblk1[3].genblk1[3].pe_1/clkA
    SLICE_X45Y60         FDRE                                         r  systolic_inst/genblk1[3].genblk1[3].pe_1/out_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  systolic_inst/genblk1[3].genblk1[3].pe_1/out_data_reg[12]/Q
                         net (fo=1, routed)           0.115     5.672    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/DIA0
    SLICE_X42Y60         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X42Y60         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X42Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.151     5.583    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -5.583    
                         arrival time                           5.672    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mm_fclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mm_fclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y84  enable_row_count_A_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y60  mm2s_inst/done_multiply_fclk_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y61  mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y61  mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y61  mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y78  s2mm_inst/mem_read_B_inst/genblk1[1].rd_addr_bram_reg_reg[1][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y78  s2mm_inst/mem_read_B_inst/genblk1[1].rd_addr_bram_reg_reg[1][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y76  s2mm_inst/mem_read_B_inst/genblk1[2].rd_addr_bram_reg_reg[2][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y76  s2mm_inst/mem_read_B_inst/genblk1[2].rd_addr_bram_reg_reg[2][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y76  s2mm_inst/mem_read_B_inst/genblk1[2].rd_addr_bram_reg_reg[2][2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y61  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y61  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y61  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mm_fclk
  To Clock:  mm_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        3.002ns  (logic 0.583ns (19.421%)  route 2.419ns (80.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    s2mm_inst/clkA
    SLICE_X35Y76         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=26, routed)          1.835     8.267    s2mm_inst/start_multiply_reg_0
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.391 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.584     8.975    s2mm_inst/write_addr0
    SLICE_X39Y84         FDRE                                         r  s2mm_inst/write_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/clkA0_in
    SLICE_X39Y84         FDRE                                         r  s2mm_inst/write_addr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X39Y84         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        3.002ns  (logic 0.583ns (19.421%)  route 2.419ns (80.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    s2mm_inst/clkA
    SLICE_X35Y76         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=26, routed)          1.835     8.267    s2mm_inst/start_multiply_reg_0
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.391 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.584     8.975    s2mm_inst/write_addr0
    SLICE_X39Y84         FDRE                                         r  s2mm_inst/write_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/clkA0_in
    SLICE_X39Y84         FDRE                                         r  s2mm_inst/write_addr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X39Y84         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        3.002ns  (logic 0.583ns (19.421%)  route 2.419ns (80.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    s2mm_inst/clkA
    SLICE_X35Y76         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=26, routed)          1.835     8.267    s2mm_inst/start_multiply_reg_0
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.391 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.584     8.975    s2mm_inst/write_addr0
    SLICE_X39Y84         FDRE                                         r  s2mm_inst/write_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/clkA0_in
    SLICE_X39Y84         FDRE                                         r  s2mm_inst/write_addr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X39Y84         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        3.002ns  (logic 0.583ns (19.421%)  route 2.419ns (80.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    s2mm_inst/clkA
    SLICE_X35Y76         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=26, routed)          1.835     8.267    s2mm_inst/start_multiply_reg_0
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.391 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.584     8.975    s2mm_inst/write_addr0
    SLICE_X39Y84         FDRE                                         r  s2mm_inst/write_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/clkA0_in
    SLICE_X39Y84         FDRE                                         r  s2mm_inst/write_addr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X39Y84         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        3.002ns  (logic 0.583ns (19.421%)  route 2.419ns (80.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    s2mm_inst/clkA
    SLICE_X35Y76         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=26, routed)          1.835     8.267    s2mm_inst/start_multiply_reg_0
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.391 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.584     8.975    s2mm_inst/write_addr0
    SLICE_X39Y84         FDRE                                         r  s2mm_inst/write_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/clkA0_in
    SLICE_X39Y84         FDRE                                         r  s2mm_inst/write_addr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X39Y84         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        2.977ns  (logic 0.583ns (19.584%)  route 2.394ns (80.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    s2mm_inst/clkA
    SLICE_X35Y76         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=26, routed)          1.835     8.267    s2mm_inst/start_multiply_reg_0
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.391 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.559     8.950    s2mm_inst/write_addr0
    SLICE_X40Y84         FDRE                                         r  s2mm_inst/write_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/clkA0_in
    SLICE_X40Y84         FDRE                                         r  s2mm_inst/write_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X40Y84         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  6.737    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        2.977ns  (logic 0.583ns (19.584%)  route 2.394ns (80.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    s2mm_inst/clkA
    SLICE_X35Y76         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=26, routed)          1.835     8.267    s2mm_inst/start_multiply_reg_0
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.391 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.559     8.950    s2mm_inst/write_addr0
    SLICE_X40Y84         FDRE                                         r  s2mm_inst/write_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    s2mm_inst/clkA0_in
    SLICE_X40Y84         FDRE                                         r  s2mm_inst/write_addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X40Y84         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  6.737    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/doutB_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        2.156ns  (logic 1.350ns (62.630%)  route 0.806ns (37.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X26Y59         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350     7.323 r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.806     8.129    mm2s_inst/ram_D[0].write_ram_D/doutB0[0]
    SLICE_X28Y59         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X28Y59         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)       -0.306    15.583    mm2s_inst/ram_D[0].write_ram_D/doutB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.583    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/doutB_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        2.156ns  (logic 1.349ns (62.579%)  route 0.807ns (37.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X30Y60         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349     7.322 r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.807     8.129    mm2s_inst/ram_D[0].write_ram_D/doutB0[14]
    SLICE_X31Y58         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X31Y58         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X31Y58         FDRE (Setup_fdre_C_D)       -0.282    15.607    mm2s_inst/ram_D[0].write_ram_D/doutB_reg[14]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.502ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/doutB_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        2.146ns  (logic 1.350ns (62.899%)  route 0.796ns (37.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.973     5.973    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X34Y60         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350     7.323 r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.796     8.119    mm2s_inst/ram_D[1].write_ram_D/doutB0__0[0]
    SLICE_X35Y58         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.924    15.924    mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X35Y58         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)       -0.268    15.621    mm2s_inst/ram_D[1].write_ram_D/doutB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.621    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  7.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mm2s_inst/done_multiply_fclk_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/done_multiply_reg/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.260%)  route 0.168ns (46.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/clkA
    SLICE_X40Y60         FDRE                                         r  mm2s_inst/done_multiply_fclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/done_multiply_fclk_reg/Q
                         net (fo=2, routed)           0.168     5.724    mm2s_inst/done_multiply_fclk
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.045     5.769 r  mm2s_inst/done_multiply_i_1/O
                         net (fo=1, routed)           0.000     5.769    mm2s_inst/done_multiply_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  mm2s_inst/done_multiply_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/CLK
    SLICE_X40Y61         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.098     5.565    mm2s_inst/done_multiply_reg
  -------------------------------------------------------------------
                         required time                         -5.565    
                         arrival time                           5.769    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.492ns  (logic 0.391ns (79.498%)  route 0.101ns (20.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X42Y58         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.101     5.902    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[3]
    SLICE_X41Y58         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X41Y58         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.083     5.550    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.550    
                         arrival time                           5.902    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[2].write_ram_D/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.499ns  (logic 0.391ns (78.356%)  route 0.108ns (21.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y60         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.108     5.909    mm2s_inst/ram_D[2].write_ram_D/doutB0__1[3]
    SLICE_X38Y59         FDRE                                         r  mm2s_inst/ram_D[2].write_ram_D/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[2].write_ram_D/CLK
    SLICE_X38Y59         FDRE                                         r  mm2s_inst/ram_D[2].write_ram_D/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.080     5.547    mm2s_inst/ram_D[2].write_ram_D/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.547    
                         arrival time                           5.909    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.482ns  (logic 0.389ns (80.675%)  route 0.093ns (19.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y59         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.093     5.892    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[11]
    SLICE_X41Y58         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X41Y58         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.054     5.521    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.521    
                         arrival time                           5.892    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/doutB_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.504ns  (logic 0.391ns (77.605%)  route 0.113ns (22.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X34Y59         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.113     5.914    mm2s_inst/ram_D[1].write_ram_D/doutB0__0[9]
    SLICE_X34Y58         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X34Y58         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.067     5.534    mm2s_inst/ram_D[1].write_ram_D/doutB_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.534    
                         arrival time                           5.914    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[2].write_ram_D/doutB_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.504ns  (logic 0.391ns (77.605%)  route 0.113ns (22.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X36Y61         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.113     5.914    mm2s_inst/ram_D[2].write_ram_D/doutB0__1[15]
    SLICE_X36Y60         FDRE                                         r  mm2s_inst/ram_D[2].write_ram_D/doutB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[2].write_ram_D/CLK
    SLICE_X36Y60         FDRE                                         r  mm2s_inst/ram_D[2].write_ram_D/doutB_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.067     5.534    mm2s_inst/ram_D[2].write_ram_D/doutB_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.534    
                         arrival time                           5.914    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/doutB_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.492ns  (logic 0.391ns (79.396%)  route 0.101ns (20.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X30Y60         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.101     5.903    mm2s_inst/ram_D[0].write_ram_D/doutB0[15]
    SLICE_X28Y59         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X28Y59         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.054     5.521    mm2s_inst/ram_D[0].write_ram_D/doutB_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.521    
                         arrival time                           5.903    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.502ns  (logic 0.391ns (77.859%)  route 0.111ns (22.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X34Y60         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.111     5.912    mm2s_inst/ram_D[1].write_ram_D/doutB0__0[3]
    SLICE_X33Y59         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X33Y59         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.054     5.521    mm2s_inst/ram_D[1].write_ram_D/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.521    
                         arrival time                           5.912    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.551ns  (logic 0.391ns (70.966%)  route 0.160ns (29.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X42Y60         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.160     5.961    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[15]
    SLICE_X41Y58         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X41Y58         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.082     5.549    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.549    
                         arrival time                           5.961    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[2].write_ram_D/doutB_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.548ns  (logic 0.389ns (70.949%)  route 0.159ns (29.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.410     5.410    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y61         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.159     5.958    mm2s_inst/ram_D[2].write_ram_D/doutB0__1[11]
    SLICE_X37Y60         FDRE                                         r  mm2s_inst/ram_D[2].write_ram_D/doutB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.432     5.432    mm2s_inst/ram_D[2].write_ram_D/CLK
    SLICE_X37Y60         FDRE                                         r  mm2s_inst/ram_D[2].write_ram_D/doutB_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.073     5.540    mm2s_inst/ram_D[2].write_ram_D/doutB_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           5.958    
  -------------------------------------------------------------------
                         slack                                  0.418    





---------------------------------------------------------------------------------------------------
From Clock:  mm_clk
  To Clock:  mm_fclk

Setup :            0  Failing Endpoints,  Worst Slack        4.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.775ns  (logic 0.707ns (14.806%)  route 4.068ns (85.194%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X40Y61         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.865     8.297    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.425     9.847    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.971 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.778    10.748    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X41Y60         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X41Y60         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.775ns  (logic 0.707ns (14.806%)  route 4.068ns (85.194%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X40Y61         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.865     8.297    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.425     9.847    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.971 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.778    10.748    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X41Y60         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X41Y60         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.775ns  (logic 0.707ns (14.806%)  route 4.068ns (85.194%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X40Y61         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.865     8.297    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.425     9.847    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.971 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.778    10.748    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X41Y60         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X41Y60         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.775ns  (logic 0.707ns (14.806%)  route 4.068ns (85.194%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X40Y61         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.865     8.297    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.425     9.847    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.971 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.778    10.748    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X41Y60         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X41Y60         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.678ns  (logic 0.707ns (15.112%)  route 3.971ns (84.887%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X40Y61         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.865     8.297    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.529     9.951    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.075 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1/O
                         net (fo=4, routed)           0.576    10.651    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1_n_0
    SLICE_X36Y62         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X36Y62         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.519    15.370    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.678ns  (logic 0.707ns (15.112%)  route 3.971ns (84.887%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X40Y61         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.865     8.297    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.529     9.951    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.075 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1/O
                         net (fo=4, routed)           0.576    10.651    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1_n_0
    SLICE_X36Y62         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X36Y62         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.519    15.370    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][2]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.678ns  (logic 0.707ns (15.112%)  route 3.971ns (84.887%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X40Y61         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.865     8.297    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.529     9.951    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.075 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1/O
                         net (fo=4, routed)           0.576    10.651    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1_n_0
    SLICE_X36Y62         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X36Y62         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][2]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.519    15.370    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][2]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][3]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.678ns  (logic 0.707ns (15.112%)  route 3.971ns (84.887%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X40Y61         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.865     8.297    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.529     9.951    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.075 r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1/O
                         net (fo=4, routed)           0.576    10.651    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1_n_0
    SLICE_X36Y62         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X36Y62         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][3]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.519    15.370    mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][3]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.622ns  (logic 0.707ns (15.296%)  route 3.915ns (84.704%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X40Y61         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.865     8.297    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.209     9.631    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.755 r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1/O
                         net (fo=4, routed)           0.841    10.595    mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X35Y61         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X35Y61         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.622ns  (logic 0.707ns (15.296%)  route 3.915ns (84.704%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X40Y61         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.865     8.297    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.209     9.631    mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.755 r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1/O
                         net (fo=4, routed)           0.841    10.595    mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.924    15.924    mm2s_inst/mem_write_D/clkA
    SLICE_X35Y61         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X35Y61         FDRE (Setup_fdre_C_R)       -0.426    15.463    mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[3].reg_banked_write_addr_B_reg[3][4]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/start_multiply_reg/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.339%)  route 0.185ns (42.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/clkA0_in
    SLICE_X34Y79         FDRE                                         r  s2mm_inst/ram_B[3].reg_banked_write_addr_B_reg[3][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.151     5.561 r  s2mm_inst/ram_B[3].reg_banked_write_addr_B_reg[3][4]/Q
                         net (fo=2, routed)           0.185     5.746    s2mm_inst/ram_B[3].reg_banked_write_addr_B_reg[3][4]
    SLICE_X35Y76         LUT6 (Prop_lut6_I4_O)        0.098     5.844 r  s2mm_inst/start_multiply_i_1/O
                         net (fo=1, routed)           0.000     5.844    s2mm_inst/start_multiply_i_1_n_0
    SLICE_X35Y76         FDRE                                         r  s2mm_inst/start_multiply_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    s2mm_inst/clkA
    SLICE_X35Y76         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.098     5.565    s2mm_inst/start_multiply_reg
  -------------------------------------------------------------------
                         required time                         -5.565    
                         arrival time                           5.844    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[0].read_ram_A/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.503ns  (logic 0.391ns (77.696%)  route 0.112ns (22.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X34Y84         RAMD32                                       r  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.112     5.913    s2mm_inst/ram_A[0].read_ram_A/doutB0__6[3]
    SLICE_X34Y82         FDRE                                         r  s2mm_inst/ram_A[0].read_ram_A/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    s2mm_inst/ram_A[0].read_ram_A/clkA
    SLICE_X34Y82         FDRE                                         r  s2mm_inst/ram_A[0].read_ram_A/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.080     5.547    s2mm_inst/ram_A[0].read_ram_A/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.547    
                         arrival time                           5.913    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[1].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[1].read_ram_A/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.504ns  (logic 0.389ns (77.180%)  route 0.115ns (22.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_A[1].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y82         RAMD32                                       r  s2mm_inst/ram_A[1].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  s2mm_inst/ram_A[1].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.115     5.914    s2mm_inst/ram_A[1].read_ram_A/doutB0__3[5]
    SLICE_X38Y80         FDRE                                         r  s2mm_inst/ram_A[1].read_ram_A/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    s2mm_inst/ram_A[1].read_ram_A/clkA
    SLICE_X38Y80         FDRE                                         r  s2mm_inst/ram_A[1].read_ram_A/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X38Y80         FDRE (Hold_fdre_C_D)         0.067     5.534    s2mm_inst/ram_A[1].read_ram_A/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.534    
                         arrival time                           5.914    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[2].read_ram_A/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.452ns  (logic 0.393ns (86.948%)  route 0.059ns (13.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X42Y80         RAMD32                                       r  s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     5.803 r  s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.059     5.862    s2mm_inst/ram_A[2].read_ram_A/doutB0__4[4]
    SLICE_X43Y80         FDRE                                         r  s2mm_inst/ram_A[2].read_ram_A/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    s2mm_inst/ram_A[2].read_ram_A/clkA
    SLICE_X43Y80         FDRE                                         r  s2mm_inst/ram_A[2].read_ram_A/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.014     5.481    s2mm_inst/ram_A[2].read_ram_A/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                           5.862    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[2].read_ram_B/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.452ns  (logic 0.393ns (86.948%)  route 0.059ns (13.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X34Y75         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     5.803 r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.059     5.862    s2mm_inst/ram_B[2].read_ram_B/doutB0__1[4]
    SLICE_X35Y75         FDRE                                         r  s2mm_inst/ram_B[2].read_ram_B/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    s2mm_inst/ram_B[2].read_ram_B/clkA
    SLICE_X35Y75         FDRE                                         r  s2mm_inst/ram_B[2].read_ram_B/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.014     5.481    s2mm_inst/ram_B[2].read_ram_B/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                           5.862    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[1].read_ram_B/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.506ns  (logic 0.391ns (77.218%)  route 0.115ns (22.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X34Y77         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.115     5.916    s2mm_inst/ram_B[1].read_ram_B/doutB0__0[3]
    SLICE_X32Y77         FDRE                                         r  s2mm_inst/ram_B[1].read_ram_B/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    s2mm_inst/ram_B[1].read_ram_B/clkA
    SLICE_X32Y77         FDRE                                         r  s2mm_inst/ram_B[1].read_ram_B/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X32Y77         FDRE (Hold_fdre_C_D)         0.063     5.530    s2mm_inst/ram_B[1].read_ram_B/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.530    
                         arrival time                           5.916    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[3].read_ram_A/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.567ns  (logic 0.391ns (68.918%)  route 0.176ns (31.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X42Y78         RAMD32                                       r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.176     5.977    s2mm_inst/ram_A[3].read_ram_A/doutB0__5[3]
    SLICE_X47Y78         FDRE                                         r  s2mm_inst/ram_A[3].read_ram_A/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    s2mm_inst/ram_A[3].read_ram_A/clkA
    SLICE_X47Y78         FDRE                                         r  s2mm_inst/ram_A[3].read_ram_A/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X47Y78         FDRE (Hold_fdre_C_D)         0.077     5.544    s2mm_inst/ram_A[3].read_ram_A/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.544    
                         arrival time                           5.977    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[0].read_ram_A/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.564ns  (logic 0.389ns (68.937%)  route 0.175ns (31.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X34Y84         RAMD32                                       r  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.175     5.974    s2mm_inst/ram_A[0].read_ram_A/doutB0__6[5]
    SLICE_X34Y82         FDRE                                         r  s2mm_inst/ram_A[0].read_ram_A/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    s2mm_inst/ram_A[0].read_ram_A/clkA
    SLICE_X34Y82         FDRE                                         r  s2mm_inst/ram_A[0].read_ram_A/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.057     5.524    s2mm_inst/ram_A[0].read_ram_A/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.524    
                         arrival time                           5.974    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[0].read_ram_A/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.513ns  (logic 0.393ns (76.652%)  route 0.120ns (23.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X34Y84         RAMD32                                       r  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     5.803 r  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.120     5.923    s2mm_inst/ram_A[0].read_ram_A/doutB0__6[4]
    SLICE_X34Y82         FDRE                                         r  s2mm_inst/ram_A[0].read_ram_A/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    s2mm_inst/ram_A[0].read_ram_A/clkA
    SLICE_X34Y82         FDRE                                         r  s2mm_inst/ram_A[0].read_ram_A/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)        -0.004     5.463    s2mm_inst/ram_A[0].read_ram_A/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.463    
                         arrival time                           5.923    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[2].read_ram_A/doutB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.506ns  (logic 0.397ns (78.432%)  route 0.109ns (21.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=434, unset)          0.410     5.410    s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X42Y80         RAMD32                                       r  s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     5.807 r  s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.109     5.916    s2mm_inst/ram_A[2].read_ram_A/doutB0__4[2]
    SLICE_X43Y80         FDRE                                         r  s2mm_inst/ram_A[2].read_ram_A/doutB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=1177, unset)         0.432     5.432    s2mm_inst/ram_A[2].read_ram_A/clkA
    SLICE_X43Y80         FDRE                                         r  s2mm_inst/ram_A[2].read_ram_A/doutB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)        -0.019     5.448    s2mm_inst/ram_A[2].read_ram_A/doutB_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.448    
                         arrival time                           5.916    
  -------------------------------------------------------------------
                         slack                                  0.468    





