/* Priahna MC DDR PHY AUTO generated programing code */
/* Copyright (C) Applied Micro Circuits Corporation */
/* AMCC - PROPRIETARY */
/* Disclosure to third parties or reproduction in any form whatsoever, */
/* without prior written consent, is strictly forbidden. */
/* SOURCE CONTROL INFO  : $Revision: #5 $ */
/*                      : $Author: vdhotre $ */
/*                      : $Date: 2016/09/20 $   */
/*                                 */
/*    WARNING ! DO NOT EDIT THIS FILE     */
/*         FILE AUTOGENERATED BY          */
/*   $VL_PROJECT_ROOT/bin/config_phy.py  */
/* */



#ifndef __DDR_PHY_DEFINES_H__
#define  __DDR_PHY_DEFINES_H__


#define MCU_PHY_00_ADDR 0U
#define MCU_PHY_01_ADDR 4U
#define MCU_PHY_02_ADDR 8U
#define MCU_PHY_03_ADDR 12U
#define MCU_PHY_04_ADDR 16U
#define MCU_PHY_05_ADDR 20U
#define MCU_PHY_06_ADDR 24U
#define MCU_PHY_07_ADDR 28U
#define MCU_PHY_08_ADDR 32U
#define MCU_PHY_09_ADDR 36U
#define MCU_PHY_10_ADDR 40U
#define MCU_PHY_11_ADDR 44U
#define MCU_PHY_12_ADDR 48U
#define MCU_PHY_13_ADDR 52U
#define MCU_PHY_14_ADDR 56U
#define MCU_PHY_15_ADDR 60U
#define MCU_PHY_16_ADDR 64U
#define MCU_PHY_17_ADDR 68U
#define MCU_PHY_18_ADDR 72U
#define MCU_PHY_19_ADDR 76U
#define MCU_PHY_20_ADDR 80U
#define MCU_PHY_21_ADDR 84U
#define MCU_PHY_22_ADDR 88U
#define MCU_PHY_23_ADDR 92U
#define MCU_PHY_24_ADDR 96U
#define MCU_PHY_25_ADDR 100U
#define MCU_PHY_26_ADDR 104U
#define MCU_PHY_27_ADDR 108U
#define MCU_PHY_28_ADDR 112U
#define MCU_PHY_29_ADDR 116U
#define MCU_PHY_30_ADDR 120U
#define MCU_PHY_31_ADDR 124U
#define MCU_PHY_32_ADDR 128U
#define MCU_PHY_33_ADDR 132U
#define MCU_PHY_34_ADDR 136U
#define MCU_PHY_35_ADDR 140U
#define MCU_PHY_36_ADDR 144U
#define MCU_PHY_37_ADDR 148U
#define MCU_PHY_38_ADDR 152U
#define MCU_PHY_39_ADDR 156U
#define MCU_PHY_40_ADDR 160U
#define MCU_PHY_41_ADDR 164U
#define MCU_PHY_42_ADDR 168U
#define MCU_PHY_43_ADDR 172U
#define MCU_PHY_44_ADDR 176U
#define MCU_PHY_45_ADDR 180U
#define MCU_PHY_46_ADDR 184U
#define MCU_PHY_47_ADDR 188U
#define MCU_PHY_48_ADDR 192U
#define MCU_PHY_49_ADDR 196U
#define MCU_PHY_50_ADDR 200U
#define MCU_PHY_51_ADDR 204U
#define MCU_PHY_52_ADDR 208U
#define MCU_PHY_53_ADDR 212U
#define MCU_PHY_54_ADDR 216U
#define MCU_PHY_55_ADDR 220U
#define MCU_PHY_56_ADDR 224U
#define MCU_PHY_57_ADDR 228U
#define MCU_PHY_58_ADDR 232U
#define MCU_PHY_59_ADDR 236U
#define MCU_PHY_60_ADDR 240U
#define MCU_PHY_61_ADDR 244U
#define MCU_PHY_62_ADDR 248U
#define MCU_PHY_63_ADDR 252U
#define MCU_PHY_64_ADDR 256U
#define MCU_PHY_65_ADDR 260U
#define MCU_PHY_66_ADDR 264U
#define MCU_PHY_67_ADDR 268U
#define MCU_PHY_68_ADDR 272U
#define MCU_PHY_69_ADDR 276U
#define MCU_PHY_70_ADDR 280U
#define MCU_PHY_71_ADDR 284U
#define MCU_PHY_72_ADDR 288U
#define MCU_PHY_73_ADDR 292U
#define MCU_PHY_74_ADDR 296U
#define MCU_PHY_75_ADDR 300U
#define MCU_PHY_76_ADDR 304U
#define MCU_PHY_77_ADDR 308U
#define MCU_PHY_78_ADDR 312U
#define MCU_PHY_79_ADDR 316U
#define MCU_PHY_80_ADDR 320U
#define MCU_PHY_81_ADDR 324U
#define MCU_PHY_82_ADDR 328U
#define MCU_PHY_83_ADDR 332U
#define MCU_PHY_84_ADDR 336U
#define MCU_PHY_85_ADDR 340U
#define MCU_PHY_86_ADDR 344U
#define MCU_PHY_87_ADDR 348U
#define MCU_PHY_88_ADDR 352U
#define MCU_PHY_89_ADDR 356U
#define MCU_PHY_90_ADDR 360U
#define MCU_PHY_91_ADDR 364U
#define MCU_PHY_92_ADDR 368U
#define MCU_PHY_93_ADDR 372U
#define MCU_PHY_94_ADDR 376U
#define MCU_PHY_95_ADDR 380U
#define MCU_PHY_96_ADDR 384U
#define MCU_PHY_97_ADDR 388U
#define MCU_PHY_98_ADDR 392U
#define MCU_PHY_99_ADDR 396U
#define MCU_PHY_100_ADDR 400U
#define MCU_PHY_101_ADDR 404U
#define MCU_PHY_102_ADDR 408U
#define MCU_PHY_103_ADDR 412U
#define MCU_PHY_104_ADDR 416U
#define MCU_PHY_105_ADDR 420U
#define MCU_PHY_106_ADDR 424U
#define MCU_PHY_107_ADDR 428U
#define MCU_PHY_108_ADDR 432U
#define MCU_PHY_109_ADDR 436U
#define MCU_PHY_110_ADDR 440U
#define MCU_PHY_111_ADDR 444U
#define MCU_PHY_112_ADDR 448U
#define MCU_PHY_113_ADDR 452U
#define MCU_PHY_114_ADDR 456U
#define MCU_PHY_115_ADDR 460U
#define MCU_PHY_116_ADDR 464U
#define MCU_PHY_117_ADDR 468U
#define MCU_PHY_118_ADDR 472U
#define MCU_PHY_119_ADDR 476U
#define MCU_PHY_120_ADDR 480U
#define MCU_PHY_121_ADDR 484U
#define MCU_PHY_122_ADDR 488U
#define MCU_PHY_123_ADDR 492U
#define MCU_PHY_124_ADDR 496U
#define MCU_PHY_125_ADDR 500U
#define MCU_PHY_126_ADDR 504U
#define MCU_PHY_127_ADDR 508U
#define MCU_PHY_128_ADDR 512U
#define MCU_PHY_129_ADDR 516U
#define MCU_PHY_130_ADDR 520U
#define MCU_PHY_131_ADDR 524U
#define MCU_PHY_132_ADDR 528U
#define MCU_PHY_133_ADDR 532U
#define MCU_PHY_134_ADDR 536U
#define MCU_PHY_135_ADDR 540U
#define MCU_PHY_136_ADDR 544U
#define MCU_PHY_137_ADDR 548U
#define MCU_PHY_138_ADDR 552U
#define MCU_PHY_139_ADDR 556U
#define MCU_PHY_140_ADDR 560U
#define MCU_PHY_141_ADDR 564U
#define MCU_PHY_142_ADDR 568U
#define MCU_PHY_143_ADDR 572U
#define MCU_PHY_144_ADDR 576U
#define MCU_PHY_145_ADDR 580U
#define MCU_PHY_146_ADDR 584U
#define MCU_PHY_147_ADDR 588U
#define MCU_PHY_148_ADDR 592U
#define MCU_PHY_149_ADDR 596U
#define MCU_PHY_150_ADDR 600U
#define MCU_PHY_151_ADDR 604U
#define MCU_PHY_152_ADDR 608U
#define MCU_PHY_153_ADDR 612U
#define MCU_PHY_154_ADDR 616U
#define MCU_PHY_155_ADDR 620U
#define MCU_PHY_156_ADDR 624U
#define MCU_PHY_157_ADDR 628U
#define MCU_PHY_158_ADDR 632U
#define MCU_PHY_159_ADDR 636U
#define MCU_PHY_160_ADDR 640U
#define MCU_PHY_161_ADDR 644U
#define MCU_PHY_162_ADDR 648U
#define MCU_PHY_163_ADDR 652U
#define MCU_PHY_164_ADDR 656U
#define MCU_PHY_165_ADDR 660U
#define MCU_PHY_166_ADDR 664U
#define MCU_PHY_167_ADDR 668U
#define MCU_PHY_168_ADDR 672U
#define MCU_PHY_169_ADDR 676U
#define MCU_PHY_170_ADDR 680U
#define MCU_PHY_171_ADDR 684U
#define MCU_PHY_172_ADDR 688U
#define MCU_PHY_173_ADDR 692U
#define MCU_PHY_174_ADDR 696U
#define MCU_PHY_175_ADDR 700U
#define MCU_PHY_176_ADDR 704U
#define MCU_PHY_177_ADDR 708U
#define MCU_PHY_178_ADDR 712U
#define MCU_PHY_179_ADDR 716U
#define MCU_PHY_180_ADDR 720U
#define MCU_PHY_181_ADDR 724U
#define MCU_PHY_182_ADDR 728U
#define MCU_PHY_183_ADDR 732U
#define MCU_PHY_184_ADDR 736U
#define MCU_PHY_185_ADDR 740U
#define MCU_PHY_186_ADDR 744U
#define MCU_PHY_187_ADDR 748U
#define MCU_PHY_188_ADDR 752U
#define MCU_PHY_189_ADDR 756U
#define MCU_PHY_190_ADDR 760U
#define MCU_PHY_191_ADDR 764U
#define MCU_PHY_192_ADDR 768U
#define MCU_PHY_193_ADDR 772U
#define MCU_PHY_194_ADDR 776U
#define MCU_PHY_195_ADDR 780U
#define MCU_PHY_196_ADDR 784U
#define MCU_PHY_197_ADDR 788U
#define MCU_PHY_198_ADDR 792U
#define MCU_PHY_199_ADDR 796U
#define MCU_PHY_200_ADDR 800U
#define MCU_PHY_201_ADDR 804U
#define MCU_PHY_202_ADDR 808U
#define MCU_PHY_203_ADDR 812U
#define MCU_PHY_204_ADDR 816U
#define MCU_PHY_205_ADDR 820U
#define MCU_PHY_206_ADDR 824U
#define MCU_PHY_207_ADDR 828U
#define MCU_PHY_208_ADDR 832U
#define MCU_PHY_209_ADDR 836U
#define MCU_PHY_210_ADDR 840U
#define MCU_PHY_211_ADDR 844U
#define MCU_PHY_212_ADDR 848U
#define MCU_PHY_213_ADDR 852U
#define MCU_PHY_214_ADDR 856U
#define MCU_PHY_215_ADDR 860U
#define MCU_PHY_216_ADDR 864U
#define MCU_PHY_217_ADDR 868U
#define MCU_PHY_218_ADDR 872U
#define MCU_PHY_219_ADDR 876U
#define MCU_PHY_220_ADDR 880U
#define MCU_PHY_221_ADDR 884U
#define MCU_PHY_222_ADDR 888U
#define MCU_PHY_223_ADDR 892U
#define MCU_PHY_224_ADDR 896U
#define MCU_PHY_225_ADDR 900U
#define MCU_PHY_226_ADDR 904U
#define MCU_PHY_227_ADDR 908U
#define MCU_PHY_228_ADDR 912U
#define MCU_PHY_229_ADDR 916U
#define MCU_PHY_230_ADDR 920U
#define MCU_PHY_231_ADDR 924U
#define MCU_PHY_232_ADDR 928U
#define MCU_PHY_233_ADDR 932U
#define MCU_PHY_234_ADDR 936U
#define MCU_PHY_235_ADDR 940U
#define MCU_PHY_236_ADDR 944U
#define MCU_PHY_237_ADDR 948U
#define MCU_PHY_238_ADDR 952U
#define MCU_PHY_239_ADDR 956U
#define MCU_PHY_240_ADDR 960U
#define MCU_PHY_241_ADDR 964U
#define MCU_PHY_242_ADDR 968U
#define MCU_PHY_243_ADDR 972U
#define MCU_PHY_244_ADDR 976U
#define MCU_PHY_245_ADDR 980U
#define MCU_PHY_246_ADDR 984U
#define MCU_PHY_247_ADDR 988U
#define MCU_PHY_248_ADDR 992U
#define MCU_PHY_249_ADDR 996U
#define MCU_PHY_250_ADDR 1000U
#define MCU_PHY_251_ADDR 1004U
#define MCU_PHY_252_ADDR 1008U
#define MCU_PHY_253_ADDR 1012U
#define MCU_PHY_254_ADDR 1016U
#define MCU_PHY_255_ADDR 1020U
#define MCU_PHY_256_ADDR 1024U
#define MCU_PHY_257_ADDR 1028U
#define MCU_PHY_258_ADDR 1032U
#define MCU_PHY_259_ADDR 1036U
#define MCU_PHY_260_ADDR 1040U
#define MCU_PHY_261_ADDR 1044U
#define MCU_PHY_262_ADDR 1048U
#define MCU_PHY_263_ADDR 1052U
#define MCU_PHY_264_ADDR 1056U
#define MCU_PHY_265_ADDR 1060U
#define MCU_PHY_266_ADDR 1064U
#define MCU_PHY_267_ADDR 1068U
#define MCU_PHY_268_ADDR 1072U
#define MCU_PHY_269_ADDR 1076U
#define MCU_PHY_270_ADDR 1080U
#define MCU_PHY_271_ADDR 1084U
#define MCU_PHY_272_ADDR 1088U
#define MCU_PHY_273_ADDR 1092U
#define MCU_PHY_274_ADDR 1096U
#define MCU_PHY_275_ADDR 1100U
#define MCU_PHY_276_ADDR 1104U
#define MCU_PHY_277_ADDR 1108U
#define MCU_PHY_278_ADDR 1112U
#define MCU_PHY_279_ADDR 1116U
#define MCU_PHY_280_ADDR 1120U
#define MCU_PHY_281_ADDR 1124U
#define MCU_PHY_282_ADDR 1128U
#define MCU_PHY_283_ADDR 1132U
#define MCU_PHY_284_ADDR 1136U
#define MCU_PHY_285_ADDR 1140U
#define MCU_PHY_286_ADDR 1144U
#define MCU_PHY_287_ADDR 1148U
#define MCU_PHY_288_ADDR 1152U
#define MCU_PHY_289_ADDR 1156U
#define MCU_PHY_290_ADDR 1160U
#define MCU_PHY_291_ADDR 1164U
#define MCU_PHY_292_ADDR 1168U
#define MCU_PHY_293_ADDR 1172U
#define MCU_PHY_294_ADDR 1176U
#define MCU_PHY_295_ADDR 1180U
#define MCU_PHY_296_ADDR 1184U
#define MCU_PHY_297_ADDR 1188U
#define MCU_PHY_298_ADDR 1192U
#define MCU_PHY_299_ADDR 1196U
#define MCU_PHY_300_ADDR 1200U
#define MCU_PHY_301_ADDR 1204U
#define MCU_PHY_302_ADDR 1208U
#define MCU_PHY_303_ADDR 1212U
#define MCU_PHY_304_ADDR 1216U
#define MCU_PHY_305_ADDR 1220U
#define MCU_PHY_306_ADDR 1224U
#define MCU_PHY_307_ADDR 1228U
#define MCU_PHY_308_ADDR 1232U
#define MCU_PHY_309_ADDR 1236U
#define MCU_PHY_310_ADDR 1240U
#define MCU_PHY_311_ADDR 1244U
#define MCU_PHY_312_ADDR 1248U
#define MCU_PHY_313_ADDR 1252U
#define MCU_PHY_314_ADDR 1256U
#define MCU_PHY_315_ADDR 1260U
#define MCU_PHY_316_ADDR 1264U
#define MCU_PHY_317_ADDR 1268U
#define MCU_PHY_318_ADDR 1272U
#define MCU_PHY_319_ADDR 1276U
#define MCU_PHY_320_ADDR 1280U
#define MCU_PHY_321_ADDR 1284U
#define MCU_PHY_322_ADDR 1288U
#define MCU_PHY_323_ADDR 1292U
#define MCU_PHY_324_ADDR 1296U
#define MCU_PHY_325_ADDR 1300U
#define MCU_PHY_326_ADDR 1304U
#define MCU_PHY_327_ADDR 1308U
#define MCU_PHY_328_ADDR 1312U
#define MCU_PHY_329_ADDR 1316U
#define MCU_PHY_330_ADDR 1320U
#define MCU_PHY_331_ADDR 1324U
#define MCU_PHY_332_ADDR 1328U
#define MCU_PHY_333_ADDR 1332U
#define MCU_PHY_334_ADDR 1336U
#define MCU_PHY_335_ADDR 1340U
#define MCU_PHY_336_ADDR 1344U
#define MCU_PHY_337_ADDR 1348U
#define MCU_PHY_338_ADDR 1352U
#define MCU_PHY_339_ADDR 1356U
#define MCU_PHY_340_ADDR 1360U
#define MCU_PHY_341_ADDR 1364U
#define MCU_PHY_342_ADDR 1368U
#define MCU_PHY_343_ADDR 1372U
#define MCU_PHY_344_ADDR 1376U
#define MCU_PHY_345_ADDR 1380U
#define MCU_PHY_346_ADDR 1384U
#define MCU_PHY_347_ADDR 1388U
#define MCU_PHY_348_ADDR 1392U
#define MCU_PHY_349_ADDR 1396U
#define MCU_PHY_350_ADDR 1400U
#define MCU_PHY_351_ADDR 1404U
#define MCU_PHY_352_ADDR 1408U
#define MCU_PHY_353_ADDR 1412U
#define MCU_PHY_354_ADDR 1416U
#define MCU_PHY_355_ADDR 1420U
#define MCU_PHY_356_ADDR 1424U
#define MCU_PHY_357_ADDR 1428U
#define MCU_PHY_358_ADDR 1432U
#define MCU_PHY_359_ADDR 1436U
#define MCU_PHY_360_ADDR 1440U
#define MCU_PHY_361_ADDR 1444U
#define MCU_PHY_362_ADDR 1448U
#define MCU_PHY_363_ADDR 1452U
#define MCU_PHY_364_ADDR 1456U
#define MCU_PHY_365_ADDR 1460U
#define MCU_PHY_366_ADDR 1464U
#define MCU_PHY_367_ADDR 1468U
#define MCU_PHY_368_ADDR 1472U
#define MCU_PHY_369_ADDR 1476U
#define MCU_PHY_370_ADDR 1480U
#define MCU_PHY_371_ADDR 1484U
#define MCU_PHY_372_ADDR 1488U
#define MCU_PHY_373_ADDR 1492U
#define MCU_PHY_374_ADDR 1496U
#define MCU_PHY_375_ADDR 1500U
#define MCU_PHY_376_ADDR 1504U
#define MCU_PHY_377_ADDR 1508U
#define MCU_PHY_378_ADDR 1512U
#define MCU_PHY_379_ADDR 1516U
#define MCU_PHY_380_ADDR 1520U
#define MCU_PHY_381_ADDR 1524U
#define MCU_PHY_382_ADDR 1528U
#define MCU_PHY_383_ADDR 1532U
#define MCU_PHY_384_ADDR 1536U
#define MCU_PHY_385_ADDR 1540U
#define MCU_PHY_386_ADDR 1544U
#define MCU_PHY_387_ADDR 1548U
#define MCU_PHY_388_ADDR 1552U
#define MCU_PHY_389_ADDR 1556U
#define MCU_PHY_390_ADDR 1560U
#define MCU_PHY_391_ADDR 1564U
#define MCU_PHY_392_ADDR 1568U
#define MCU_PHY_393_ADDR 1572U
#define MCU_PHY_394_ADDR 1576U
#define MCU_PHY_395_ADDR 1580U
#define MCU_PHY_396_ADDR 1584U
#define MCU_PHY_397_ADDR 1588U
#define MCU_PHY_398_ADDR 1592U
#define MCU_PHY_399_ADDR 1596U
#define MCU_PHY_400_ADDR 1600U
#define MCU_PHY_401_ADDR 1604U
#define MCU_PHY_402_ADDR 1608U
#define MCU_PHY_403_ADDR 1612U
#define MCU_PHY_404_ADDR 1616U
#define MCU_PHY_405_ADDR 1620U
#define MCU_PHY_406_ADDR 1624U
#define MCU_PHY_407_ADDR 1628U
#define MCU_PHY_408_ADDR 1632U
#define MCU_PHY_409_ADDR 1636U
#define MCU_PHY_410_ADDR 1640U
#define MCU_PHY_411_ADDR 1644U
#define MCU_PHY_412_ADDR 1648U
#define MCU_PHY_413_ADDR 1652U
#define MCU_PHY_414_ADDR 1656U
#define MCU_PHY_415_ADDR 1660U
#define MCU_PHY_416_ADDR 1664U
#define MCU_PHY_417_ADDR 1668U
#define MCU_PHY_418_ADDR 1672U
#define MCU_PHY_419_ADDR 1676U
#define MCU_PHY_420_ADDR 1680U
#define MCU_PHY_421_ADDR 1684U
#define MCU_PHY_422_ADDR 1688U
#define MCU_PHY_423_ADDR 1692U
#define MCU_PHY_424_ADDR 1696U
#define MCU_PHY_425_ADDR 1700U
#define MCU_PHY_426_ADDR 1704U
#define MCU_PHY_427_ADDR 1708U
#define MCU_PHY_428_ADDR 1712U
#define MCU_PHY_429_ADDR 1716U
#define MCU_PHY_430_ADDR 1720U
#define MCU_PHY_431_ADDR 1724U
#define MCU_PHY_432_ADDR 1728U
#define MCU_PHY_433_ADDR 1732U
#define MCU_PHY_434_ADDR 1736U
#define MCU_PHY_435_ADDR 1740U
#define MCU_PHY_436_ADDR 1744U
#define MCU_PHY_437_ADDR 1748U
#define MCU_PHY_438_ADDR 1752U
#define MCU_PHY_439_ADDR 1756U
#define MCU_PHY_440_ADDR 1760U
#define MCU_PHY_441_ADDR 1764U
#define MCU_PHY_442_ADDR 1768U
#define MCU_PHY_443_ADDR 1772U
#define MCU_PHY_444_ADDR 1776U
#define MCU_PHY_445_ADDR 1780U
#define MCU_PHY_446_ADDR 1784U
#define MCU_PHY_447_ADDR 1788U
#define MCU_PHY_448_ADDR 1792U
#define MCU_PHY_449_ADDR 1796U
#define MCU_PHY_450_ADDR 1800U
#define MCU_PHY_451_ADDR 1804U
#define MCU_PHY_452_ADDR 1808U
#define MCU_PHY_453_ADDR 1812U
#define MCU_PHY_454_ADDR 1816U
#define MCU_PHY_455_ADDR 1820U
#define MCU_PHY_456_ADDR 1824U
#define MCU_PHY_457_ADDR 1828U
#define MCU_PHY_458_ADDR 1832U
#define MCU_PHY_459_ADDR 1836U
#define MCU_PHY_460_ADDR 1840U
#define MCU_PHY_461_ADDR 1844U
#define MCU_PHY_462_ADDR 1848U
#define MCU_PHY_463_ADDR 1852U
#define MCU_PHY_464_ADDR 1856U
#define MCU_PHY_465_ADDR 1860U
#define MCU_PHY_466_ADDR 1864U
#define MCU_PHY_467_ADDR 1868U
#define MCU_PHY_468_ADDR 1872U
#define MCU_PHY_469_ADDR 1876U
#define MCU_PHY_470_ADDR 1880U
#define MCU_PHY_471_ADDR 1884U
#define MCU_PHY_472_ADDR 1888U
#define MCU_PHY_473_ADDR 1892U
#define MCU_PHY_474_ADDR 1896U
#define MCU_PHY_475_ADDR 1900U
#define MCU_PHY_476_ADDR 1904U
#define MCU_PHY_477_ADDR 1908U
#define MCU_PHY_478_ADDR 1912U
#define MCU_PHY_479_ADDR 1916U
#define MCU_PHY_480_ADDR 1920U
#define MCU_PHY_481_ADDR 1924U
#define MCU_PHY_482_ADDR 1928U
#define MCU_PHY_483_ADDR 1932U
#define MCU_PHY_484_ADDR 1936U
#define MCU_PHY_485_ADDR 1940U
#define MCU_PHY_486_ADDR 1944U
#define MCU_PHY_487_ADDR 1948U
#define MCU_PHY_488_ADDR 1952U
#define MCU_PHY_489_ADDR 1956U
#define MCU_PHY_490_ADDR 1960U
#define MCU_PHY_491_ADDR 1964U
#define MCU_PHY_492_ADDR 1968U
#define MCU_PHY_493_ADDR 1972U
#define MCU_PHY_494_ADDR 1976U
#define MCU_PHY_495_ADDR 1980U
#define MCU_PHY_496_ADDR 1984U
#define MCU_PHY_497_ADDR 1988U
#define MCU_PHY_498_ADDR 1992U
#define MCU_PHY_499_ADDR 1996U
#define MCU_PHY_500_ADDR 2000U
#define MCU_PHY_501_ADDR 2004U
#define MCU_PHY_502_ADDR 2008U
#define MCU_PHY_503_ADDR 2012U
#define MCU_PHY_504_ADDR 2016U
#define MCU_PHY_505_ADDR 2020U
#define MCU_PHY_506_ADDR 2024U
#define MCU_PHY_507_ADDR 2028U
#define MCU_PHY_508_ADDR 2032U
#define MCU_PHY_509_ADDR 2036U
#define MCU_PHY_510_ADDR 2040U
#define MCU_PHY_511_ADDR 2044U
#define MCU_PHY_512_ADDR 2048U
#define MCU_PHY_513_ADDR 2052U
#define MCU_PHY_514_ADDR 2056U
#define MCU_PHY_515_ADDR 2060U
#define MCU_PHY_516_ADDR 2064U
#define MCU_PHY_517_ADDR 2068U
#define MCU_PHY_518_ADDR 2072U
#define MCU_PHY_519_ADDR 2076U
#define MCU_PHY_520_ADDR 2080U
#define MCU_PHY_521_ADDR 2084U
#define MCU_PHY_522_ADDR 2088U
#define MCU_PHY_523_ADDR 2092U
#define MCU_PHY_524_ADDR 2096U
#define MCU_PHY_525_ADDR 2100U
#define MCU_PHY_526_ADDR 2104U
#define MCU_PHY_527_ADDR 2108U
#define MCU_PHY_528_ADDR 2112U
#define MCU_PHY_529_ADDR 2116U
#define MCU_PHY_530_ADDR 2120U
#define MCU_PHY_531_ADDR 2124U
#define MCU_PHY_532_ADDR 2128U
#define MCU_PHY_533_ADDR 2132U
#define MCU_PHY_534_ADDR 2136U
#define MCU_PHY_535_ADDR 2140U
#define MCU_PHY_536_ADDR 2144U
#define MCU_PHY_537_ADDR 2148U
#define MCU_PHY_538_ADDR 2152U
#define MCU_PHY_539_ADDR 2156U
#define MCU_PHY_540_ADDR 2160U
#define MCU_PHY_541_ADDR 2164U
#define MCU_PHY_542_ADDR 2168U
#define MCU_PHY_543_ADDR 2172U
#define MCU_PHY_544_ADDR 2176U
#define MCU_PHY_545_ADDR 2180U
#define MCU_PHY_546_ADDR 2184U
#define MCU_PHY_547_ADDR 2188U
#define MCU_PHY_548_ADDR 2192U
#define MCU_PHY_549_ADDR 2196U
#define MCU_PHY_550_ADDR 2200U
#define MCU_PHY_551_ADDR 2204U
#define MCU_PHY_552_ADDR 2208U
#define MCU_PHY_553_ADDR 2212U
#define MCU_PHY_554_ADDR 2216U
#define MCU_PHY_555_ADDR 2220U
#define MCU_PHY_556_ADDR 2224U
#define MCU_PHY_557_ADDR 2228U
#define MCU_PHY_558_ADDR 2232U
#define MCU_PHY_559_ADDR 2236U
#define MCU_PHY_560_ADDR 2240U
#define MCU_PHY_561_ADDR 2244U
#define MCU_PHY_562_ADDR 2248U
#define MCU_PHY_563_ADDR 2252U
#define MCU_PHY_564_ADDR 2256U
#define MCU_PHY_565_ADDR 2260U
#define MCU_PHY_566_ADDR 2264U
#define MCU_PHY_567_ADDR 2268U
#define MCU_PHY_568_ADDR 2272U
#define MCU_PHY_569_ADDR 2276U
#define MCU_PHY_570_ADDR 2280U
#define MCU_PHY_571_ADDR 2284U
#define MCU_PHY_572_ADDR 2288U
#define MCU_PHY_573_ADDR 2292U
#define MCU_PHY_574_ADDR 2296U
#define MCU_PHY_575_ADDR 2300U
#define MCU_PHY_576_ADDR 2304U
#define MCU_PHY_577_ADDR 2308U
#define MCU_PHY_578_ADDR 2312U
#define MCU_PHY_579_ADDR 2316U
#define MCU_PHY_580_ADDR 2320U
#define MCU_PHY_581_ADDR 2324U
#define MCU_PHY_582_ADDR 2328U
#define MCU_PHY_583_ADDR 2332U
#define MCU_PHY_584_ADDR 2336U
#define MCU_PHY_585_ADDR 2340U
#define MCU_PHY_586_ADDR 2344U
#define MCU_PHY_587_ADDR 2348U
#define MCU_PHY_588_ADDR 2352U
#define MCU_PHY_589_ADDR 2356U
#define MCU_PHY_590_ADDR 2360U
#define MCU_PHY_591_ADDR 2364U
#define MCU_PHY_592_ADDR 2368U
#define MCU_PHY_593_ADDR 2372U
#define MCU_PHY_594_ADDR 2376U
#define MCU_PHY_595_ADDR 2380U
#define MCU_PHY_596_ADDR 2384U
#define MCU_PHY_597_ADDR 2388U
#define MCU_PHY_598_ADDR 2392U
#define MCU_PHY_599_ADDR 2396U
#define MCU_PHY_600_ADDR 2400U
#define MCU_PHY_601_ADDR 2404U
#define MCU_PHY_602_ADDR 2408U
#define MCU_PHY_603_ADDR 2412U
#define MCU_PHY_604_ADDR 2416U
#define MCU_PHY_605_ADDR 2420U
#define MCU_PHY_606_ADDR 2424U
#define MCU_PHY_607_ADDR 2428U
#define MCU_PHY_608_ADDR 2432U
#define MCU_PHY_609_ADDR 2436U
#define MCU_PHY_610_ADDR 2440U
#define MCU_PHY_611_ADDR 2444U
#define MCU_PHY_612_ADDR 2448U
#define MCU_PHY_613_ADDR 2452U
#define MCU_PHY_614_ADDR 2456U
#define MCU_PHY_615_ADDR 2460U
#define MCU_PHY_616_ADDR 2464U
#define MCU_PHY_617_ADDR 2468U
#define MCU_PHY_618_ADDR 2472U
#define MCU_PHY_619_ADDR 2476U
#define MCU_PHY_620_ADDR 2480U
#define MCU_PHY_621_ADDR 2484U
#define MCU_PHY_622_ADDR 2488U
#define MCU_PHY_623_ADDR 2492U
#define MCU_PHY_624_ADDR 2496U
#define MCU_PHY_625_ADDR 2500U
#define MCU_PHY_626_ADDR 2504U
#define MCU_PHY_627_ADDR 2508U
#define MCU_PHY_628_ADDR 2512U
#define MCU_PHY_629_ADDR 2516U
#define MCU_PHY_630_ADDR 2520U
#define MCU_PHY_631_ADDR 2524U
#define MCU_PHY_632_ADDR 2528U
#define MCU_PHY_633_ADDR 2532U
#define MCU_PHY_634_ADDR 2536U
#define MCU_PHY_635_ADDR 2540U
#define MCU_PHY_636_ADDR 2544U
#define MCU_PHY_637_ADDR 2548U
#define MCU_PHY_638_ADDR 2552U
#define MCU_PHY_639_ADDR 2556U
#define MCU_PHY_640_ADDR 2560U
#define MCU_PHY_641_ADDR 2564U
#define MCU_PHY_642_ADDR 2568U
#define MCU_PHY_643_ADDR 2572U
#define MCU_PHY_644_ADDR 2576U
#define MCU_PHY_645_ADDR 2580U
#define MCU_PHY_646_ADDR 2584U
#define MCU_PHY_647_ADDR 2588U
#define MCU_PHY_648_ADDR 2592U
#define MCU_PHY_649_ADDR 2596U
#define MCU_PHY_650_ADDR 2600U
#define MCU_PHY_651_ADDR 2604U
#define MCU_PHY_652_ADDR 2608U
#define MCU_PHY_653_ADDR 2612U
#define MCU_PHY_654_ADDR 2616U
#define MCU_PHY_655_ADDR 2620U
#define MCU_PHY_656_ADDR 2624U
#define MCU_PHY_657_ADDR 2628U
#define MCU_PHY_658_ADDR 2632U
#define MCU_PHY_659_ADDR 2636U
#define MCU_PHY_660_ADDR 2640U
#define MCU_PHY_661_ADDR 2644U
#define MCU_PHY_662_ADDR 2648U
#define MCU_PHY_663_ADDR 2652U
#define MCU_PHY_664_ADDR 2656U
#define MCU_PHY_665_ADDR 2660U
#define MCU_PHY_666_ADDR 2664U
#define MCU_PHY_667_ADDR 2668U
#define MCU_PHY_668_ADDR 2672U
#define MCU_PHY_669_ADDR 2676U
#define MCU_PHY_670_ADDR 2680U
#define MCU_PHY_671_ADDR 2684U
#define MCU_PHY_672_ADDR 2688U
#define MCU_PHY_673_ADDR 2692U
#define MCU_PHY_674_ADDR 2696U
#define MCU_PHY_675_ADDR 2700U
#define MCU_PHY_676_ADDR 2704U
#define MCU_PHY_677_ADDR 2708U
#define MCU_PHY_678_ADDR 2712U
#define MCU_PHY_679_ADDR 2716U
#define MCU_PHY_680_ADDR 2720U
#define MCU_PHY_681_ADDR 2724U
#define MCU_PHY_682_ADDR 2728U
#define MCU_PHY_683_ADDR 2732U
#define MCU_PHY_684_ADDR 2736U
#define MCU_PHY_685_ADDR 2740U
#define MCU_PHY_686_ADDR 2744U
#define MCU_PHY_687_ADDR 2748U
#define MCU_PHY_688_ADDR 2752U
#define MCU_PHY_689_ADDR 2756U
#define MCU_PHY_690_ADDR 2760U
#define MCU_PHY_691_ADDR 2764U
#define MCU_PHY_692_ADDR 2768U
#define MCU_PHY_693_ADDR 2772U
#define MCU_PHY_694_ADDR 2776U
#define MCU_PHY_695_ADDR 2780U
#define MCU_PHY_696_ADDR 2784U
#define MCU_PHY_697_ADDR 2788U
#define MCU_PHY_698_ADDR 2792U
#define MCU_PHY_699_ADDR 2796U
#define MCU_PHY_700_ADDR 2800U
#define MCU_PHY_701_ADDR 2804U
#define MCU_PHY_702_ADDR 2808U
#define MCU_PHY_703_ADDR 2812U
#define MCU_PHY_704_ADDR 2816U
#define MCU_PHY_705_ADDR 2820U
#define MCU_PHY_706_ADDR 2824U
#define MCU_PHY_707_ADDR 2828U
#define MCU_PHY_708_ADDR 2832U
#define MCU_PHY_709_ADDR 2836U
#define MCU_PHY_710_ADDR 2840U
#define MCU_PHY_711_ADDR 2844U
#define MCU_PHY_712_ADDR 2848U
#define MCU_PHY_713_ADDR 2852U
#define MCU_PHY_714_ADDR 2856U
#define MCU_PHY_715_ADDR 2860U
#define MCU_PHY_716_ADDR 2864U
#define MCU_PHY_717_ADDR 2868U
#define MCU_PHY_718_ADDR 2872U
#define MCU_PHY_719_ADDR 2876U
#define MCU_PHY_720_ADDR 2880U
#define MCU_PHY_721_ADDR 2884U
#define MCU_PHY_722_ADDR 2888U
#define MCU_PHY_723_ADDR 2892U
#define MCU_PHY_724_ADDR 2896U
#define MCU_PHY_725_ADDR 2900U
#define MCU_PHY_726_ADDR 2904U
#define MCU_PHY_727_ADDR 2908U
#define MCU_PHY_728_ADDR 2912U
#define MCU_PHY_729_ADDR 2916U
#define MCU_PHY_730_ADDR 2920U
#define MCU_PHY_731_ADDR 2924U
#define MCU_PHY_732_ADDR 2928U
#define MCU_PHY_733_ADDR 2932U
#define MCU_PHY_734_ADDR 2936U
#define MCU_PHY_735_ADDR 2940U
#define MCU_PHY_736_ADDR 2944U
#define MCU_PHY_737_ADDR 2948U
#define MCU_PHY_738_ADDR 2952U
#define MCU_PHY_739_ADDR 2956U
#define MCU_PHY_740_ADDR 2960U
#define MCU_PHY_741_ADDR 2964U
#define MCU_PHY_742_ADDR 2968U
#define MCU_PHY_743_ADDR 2972U
#define MCU_PHY_744_ADDR 2976U
#define MCU_PHY_745_ADDR 2980U
#define MCU_PHY_746_ADDR 2984U
#define MCU_PHY_747_ADDR 2988U
#define MCU_PHY_748_ADDR 2992U
#define MCU_PHY_749_ADDR 2996U
#define MCU_PHY_750_ADDR 3000U
#define MCU_PHY_751_ADDR 3004U
#define MCU_PHY_752_ADDR 3008U
#define MCU_PHY_753_ADDR 3012U
#define MCU_PHY_754_ADDR 3016U
#define MCU_PHY_755_ADDR 3020U
#define MCU_PHY_756_ADDR 3024U
#define MCU_PHY_757_ADDR 3028U
#define MCU_PHY_758_ADDR 3032U
#define MCU_PHY_759_ADDR 3036U
#define MCU_PHY_760_ADDR 3040U
#define MCU_PHY_761_ADDR 3044U
#define MCU_PHY_762_ADDR 3048U
#define MCU_PHY_763_ADDR 3052U
#define MCU_PHY_764_ADDR 3056U
#define MCU_PHY_765_ADDR 3060U
#define MCU_PHY_766_ADDR 3064U
#define MCU_PHY_767_ADDR 3068U
#define MCU_PHY_768_ADDR 3072U
#define MCU_PHY_769_ADDR 3076U
#define MCU_PHY_770_ADDR 3080U
#define MCU_PHY_771_ADDR 3084U
#define MCU_PHY_772_ADDR 3088U
#define MCU_PHY_773_ADDR 3092U
#define MCU_PHY_774_ADDR 3096U
#define MCU_PHY_775_ADDR 3100U
#define MCU_PHY_776_ADDR 3104U
#define MCU_PHY_777_ADDR 3108U
#define MCU_PHY_778_ADDR 3112U
#define MCU_PHY_779_ADDR 3116U
#define MCU_PHY_780_ADDR 3120U
#define MCU_PHY_781_ADDR 3124U
#define MCU_PHY_782_ADDR 3128U
#define MCU_PHY_783_ADDR 3132U
#define MCU_PHY_784_ADDR 3136U
#define MCU_PHY_785_ADDR 3140U
#define MCU_PHY_786_ADDR 3144U
#define MCU_PHY_787_ADDR 3148U
#define MCU_PHY_788_ADDR 3152U
#define MCU_PHY_789_ADDR 3156U
#define MCU_PHY_790_ADDR 3160U
#define MCU_PHY_791_ADDR 3164U
#define MCU_PHY_792_ADDR 3168U
#define MCU_PHY_793_ADDR 3172U
#define MCU_PHY_794_ADDR 3176U
#define MCU_PHY_795_ADDR 3180U
#define MCU_PHY_796_ADDR 3184U
#define MCU_PHY_797_ADDR 3188U
#define MCU_PHY_798_ADDR 3192U
#define MCU_PHY_799_ADDR 3196U
#define MCU_PHY_800_ADDR 3200U
#define MCU_PHY_801_ADDR 3204U
#define MCU_PHY_802_ADDR 3208U
#define MCU_PHY_803_ADDR 3212U
#define MCU_PHY_804_ADDR 3216U
#define MCU_PHY_805_ADDR 3220U
#define MCU_PHY_806_ADDR 3224U
#define MCU_PHY_807_ADDR 3228U
#define MCU_PHY_808_ADDR 3232U
#define MCU_PHY_809_ADDR 3236U
#define MCU_PHY_810_ADDR 3240U
#define MCU_PHY_811_ADDR 3244U
#define MCU_PHY_812_ADDR 3248U
#define MCU_PHY_813_ADDR 3252U
#define MCU_PHY_814_ADDR 3256U
#define MCU_PHY_815_ADDR 3260U
#define MCU_PHY_816_ADDR 3264U
#define MCU_PHY_817_ADDR 3268U
#define MCU_PHY_818_ADDR 3272U
#define MCU_PHY_819_ADDR 3276U
#define MCU_PHY_820_ADDR 3280U
#define MCU_PHY_821_ADDR 3284U
#define MCU_PHY_822_ADDR 3288U
#define MCU_PHY_823_ADDR 3292U
#define MCU_PHY_824_ADDR 3296U
#define MCU_PHY_825_ADDR 3300U
#define MCU_PHY_826_ADDR 3304U
#define MCU_PHY_827_ADDR 3308U
#define MCU_PHY_828_ADDR 3312U
#define MCU_PHY_829_ADDR 3316U
#define MCU_PHY_830_ADDR 3320U
#define MCU_PHY_831_ADDR 3324U
#define MCU_PHY_832_ADDR 3328U
#define MCU_PHY_833_ADDR 3332U
#define MCU_PHY_834_ADDR 3336U
#define MCU_PHY_835_ADDR 3340U
#define MCU_PHY_836_ADDR 3344U
#define MCU_PHY_837_ADDR 3348U
#define MCU_PHY_838_ADDR 3352U
#define MCU_PHY_839_ADDR 3356U
#define MCU_PHY_840_ADDR 3360U
#define MCU_PHY_841_ADDR 3364U
#define MCU_PHY_842_ADDR 3368U
#define MCU_PHY_843_ADDR 3372U
#define MCU_PHY_844_ADDR 3376U
#define MCU_PHY_845_ADDR 3380U
#define MCU_PHY_846_ADDR 3384U
#define MCU_PHY_847_ADDR 3388U
#define MCU_PHY_848_ADDR 3392U
#define MCU_PHY_849_ADDR 3396U
#define MCU_PHY_850_ADDR 3400U
#define MCU_PHY_851_ADDR 3404U
#define MCU_PHY_852_ADDR 3408U
#define MCU_PHY_853_ADDR 3412U
#define MCU_PHY_854_ADDR 3416U
#define MCU_PHY_855_ADDR 3420U
#define MCU_PHY_856_ADDR 3424U
#define MCU_PHY_857_ADDR 3428U
#define MCU_PHY_858_ADDR 3432U
#define MCU_PHY_859_ADDR 3436U
#define MCU_PHY_860_ADDR 3440U
#define MCU_PHY_861_ADDR 3444U
#define MCU_PHY_862_ADDR 3448U
#define MCU_PHY_863_ADDR 3452U
#define MCU_PHY_864_ADDR 3456U
#define MCU_PHY_865_ADDR 3460U
#define MCU_PHY_866_ADDR 3464U
#define MCU_PHY_867_ADDR 3468U
#define MCU_PHY_868_ADDR 3472U
#define MCU_PHY_869_ADDR 3476U
#define MCU_PHY_870_ADDR 3480U
#define MCU_PHY_871_ADDR 3484U
#define MCU_PHY_872_ADDR 3488U
#define MCU_PHY_873_ADDR 3492U
#define MCU_PHY_874_ADDR 3496U
#define MCU_PHY_875_ADDR 3500U
#define MCU_PHY_876_ADDR 3504U
#define MCU_PHY_877_ADDR 3508U
#define MCU_PHY_878_ADDR 3512U
#define MCU_PHY_879_ADDR 3516U
#define MCU_PHY_880_ADDR 3520U
#define MCU_PHY_881_ADDR 3524U
#define MCU_PHY_882_ADDR 3528U
#define MCU_PHY_883_ADDR 3532U
#define MCU_PHY_884_ADDR 3536U
#define MCU_PHY_885_ADDR 3540U
#define MCU_PHY_886_ADDR 3544U
#define MCU_PHY_887_ADDR 3548U
#define MCU_PHY_888_ADDR 3552U
#define MCU_PHY_889_ADDR 3556U
#define MCU_PHY_890_ADDR 3560U
#define MCU_PHY_891_ADDR 3564U
#define MCU_PHY_892_ADDR 3568U
#define MCU_PHY_893_ADDR 3572U
#define MCU_PHY_894_ADDR 3576U
#define MCU_PHY_895_ADDR 3580U
#define MCU_PHY_896_ADDR 3584U
#define MCU_PHY_897_ADDR 3588U
#define MCU_PHY_898_ADDR 3592U
#define MCU_PHY_899_ADDR 3596U
#define MCU_PHY_900_ADDR 3600U
#define MCU_PHY_901_ADDR 3604U
#define MCU_PHY_902_ADDR 3608U
#define MCU_PHY_903_ADDR 3612U
#define MCU_PHY_904_ADDR 3616U
#define MCU_PHY_905_ADDR 3620U
#define MCU_PHY_906_ADDR 3624U
#define MCU_PHY_907_ADDR 3628U
#define MCU_PHY_908_ADDR 3632U
#define MCU_PHY_909_ADDR 3636U
#define MCU_PHY_910_ADDR 3640U
#define MCU_PHY_911_ADDR 3644U
#define MCU_PHY_912_ADDR 3648U
#define MCU_PHY_913_ADDR 3652U
#define MCU_PHY_914_ADDR 3656U
#define MCU_PHY_915_ADDR 3660U
#define MCU_PHY_916_ADDR 3664U
#define MCU_PHY_917_ADDR 3668U
#define MCU_PHY_918_ADDR 3672U
#define MCU_PHY_919_ADDR 3676U
#define MCU_PHY_920_ADDR 3680U
#define MCU_PHY_921_ADDR 3684U
#define MCU_PHY_922_ADDR 3688U
#define MCU_PHY_923_ADDR 3692U
#define MCU_PHY_924_ADDR 3696U
#define MCU_PHY_925_ADDR 3700U
#define MCU_PHY_926_ADDR 3704U
#define MCU_PHY_927_ADDR 3708U
#define MCU_PHY_928_ADDR 3712U
#define MCU_PHY_929_ADDR 3716U
#define MCU_PHY_930_ADDR 3720U
#define MCU_PHY_931_ADDR 3724U
#define MCU_PHY_932_ADDR 3728U
#define MCU_PHY_933_ADDR 3732U
#define MCU_PHY_934_ADDR 3736U
#define MCU_PHY_935_ADDR 3740U
#define MCU_PHY_936_ADDR 3744U
#define MCU_PHY_937_ADDR 3748U
#define MCU_PHY_938_ADDR 3752U
#define MCU_PHY_939_ADDR 3756U
#define MCU_PHY_940_ADDR 3760U
#define MCU_PHY_941_ADDR 3764U
#define MCU_PHY_942_ADDR 3768U
#define MCU_PHY_943_ADDR 3772U
#define MCU_PHY_944_ADDR 3776U
#define MCU_PHY_945_ADDR 3780U
#define MCU_PHY_946_ADDR 3784U
#define MCU_PHY_947_ADDR 3788U
#define MCU_PHY_948_ADDR 3792U
#define MCU_PHY_949_ADDR 3796U
#define MCU_PHY_950_ADDR 3800U
#define MCU_PHY_951_ADDR 3804U
#define MCU_PHY_952_ADDR 3808U
#define MCU_PHY_953_ADDR 3812U
#define MCU_PHY_954_ADDR 3816U
#define MCU_PHY_955_ADDR 3820U
#define MCU_PHY_956_ADDR 3824U
#define MCU_PHY_957_ADDR 3828U
#define MCU_PHY_958_ADDR 3832U
#define MCU_PHY_959_ADDR 3836U
#define MCU_PHY_960_ADDR 3840U
#define MCU_PHY_961_ADDR 3844U
#define MCU_PHY_962_ADDR 3848U
#define MCU_PHY_963_ADDR 3852U
#define MCU_PHY_964_ADDR 3856U
#define MCU_PHY_965_ADDR 3860U
#define MCU_PHY_966_ADDR 3864U
#define MCU_PHY_967_ADDR 3868U
#define MCU_PHY_968_ADDR 3872U
#define MCU_PHY_969_ADDR 3876U
#define MCU_PHY_970_ADDR 3880U
#define MCU_PHY_971_ADDR 3884U
#define MCU_PHY_972_ADDR 3888U
#define MCU_PHY_973_ADDR 3892U
#define MCU_PHY_974_ADDR 3896U
#define MCU_PHY_975_ADDR 3900U
#define MCU_PHY_976_ADDR 3904U
#define MCU_PHY_977_ADDR 3908U
#define MCU_PHY_978_ADDR 3912U
#define MCU_PHY_979_ADDR 3916U
#define MCU_PHY_980_ADDR 3920U
#define MCU_PHY_981_ADDR 3924U
#define MCU_PHY_982_ADDR 3928U
#define MCU_PHY_983_ADDR 3932U
#define MCU_PHY_984_ADDR 3936U
#define MCU_PHY_985_ADDR 3940U
#define MCU_PHY_986_ADDR 3944U
#define MCU_PHY_987_ADDR 3948U
#define MCU_PHY_988_ADDR 3952U
#define MCU_PHY_989_ADDR 3956U
#define MCU_PHY_990_ADDR 3960U
#define MCU_PHY_991_ADDR 3964U
#define MCU_PHY_992_ADDR 3968U
#define MCU_PHY_993_ADDR 3972U
#define MCU_PHY_994_ADDR 3976U
#define MCU_PHY_995_ADDR 3980U
#define MCU_PHY_996_ADDR 3984U
#define MCU_PHY_997_ADDR 3988U
#define MCU_PHY_998_ADDR 3992U
#define MCU_PHY_999_ADDR 3996U
#define MCU_PHY_1000_ADDR 4000U
#define MCU_PHY_1001_ADDR 4004U
#define MCU_PHY_1002_ADDR 4008U
#define MCU_PHY_1003_ADDR 4012U
#define MCU_PHY_1004_ADDR 4016U
#define MCU_PHY_1005_ADDR 4020U
#define MCU_PHY_1006_ADDR 4024U
#define MCU_PHY_1007_ADDR 4028U
#define MCU_PHY_1008_ADDR 4032U
#define MCU_PHY_1009_ADDR 4036U
#define MCU_PHY_1010_ADDR 4040U
#define MCU_PHY_1011_ADDR 4044U
#define MCU_PHY_1012_ADDR 4048U
#define MCU_PHY_1013_ADDR 4052U
#define MCU_PHY_1014_ADDR 4056U
#define MCU_PHY_1015_ADDR 4060U
#define MCU_PHY_1016_ADDR 4064U
#define MCU_PHY_1017_ADDR 4068U
#define MCU_PHY_1018_ADDR 4072U
#define MCU_PHY_1019_ADDR 4076U
#define MCU_PHY_1020_ADDR 4080U
#define MCU_PHY_1021_ADDR 4084U
#define MCU_PHY_1022_ADDR 4088U
#define MCU_PHY_1023_ADDR 4092U
#define MCU_PHY_1024_ADDR 4096U
#define MCU_PHY_1025_ADDR 4100U
#define MCU_PHY_1026_ADDR 4104U
#define MCU_PHY_1027_ADDR 4108U
#define MCU_PHY_1028_ADDR 4112U
#define MCU_PHY_1029_ADDR 4116U
#define MCU_PHY_1030_ADDR 4120U
#define MCU_PHY_1031_ADDR 4124U
#define MCU_PHY_1032_ADDR 4128U
#define MCU_PHY_1033_ADDR 4132U
#define MCU_PHY_1034_ADDR 4136U
#define MCU_PHY_1035_ADDR 4140U
#define MCU_PHY_1036_ADDR 4144U
#define MCU_PHY_1037_ADDR 4148U
#define MCU_PHY_1038_ADDR 4152U
#define MCU_PHY_1039_ADDR 4156U
#define MCU_PHY_1040_ADDR 4160U
#define MCU_PHY_1041_ADDR 4164U
#define MCU_PHY_1042_ADDR 4168U
#define MCU_PHY_1043_ADDR 4172U
#define MCU_PHY_1044_ADDR 4176U
#define MCU_PHY_1045_ADDR 4180U
#define MCU_PHY_1046_ADDR 4184U
#define MCU_PHY_1047_ADDR 4188U
#define MCU_PHY_1048_ADDR 4192U
#define MCU_PHY_1049_ADDR 4196U
#define MCU_PHY_1050_ADDR 4200U
#define MCU_PHY_1051_ADDR 4204U
#define MCU_PHY_1052_ADDR 4208U
#define MCU_PHY_1053_ADDR 4212U
#define MCU_PHY_1054_ADDR 4216U
#define MCU_PHY_1055_ADDR 4220U
#define MCU_PHY_1056_ADDR 4224U
#define MCU_PHY_1057_ADDR 4228U
#define MCU_PHY_1058_ADDR 4232U
#define MCU_PHY_1059_ADDR 4236U
#define MCU_PHY_1060_ADDR 4240U
#define MCU_PHY_1061_ADDR 4244U
#define MCU_PHY_1062_ADDR 4248U
#define MCU_PHY_1063_ADDR 4252U
#define MCU_PHY_1064_ADDR 4256U
#define MCU_PHY_1065_ADDR 4260U
#define MCU_PHY_1066_ADDR 4264U
#define MCU_PHY_1067_ADDR 4268U
#define MCU_PHY_1068_ADDR 4272U
#define MCU_PHY_1069_ADDR 4276U
#define MCU_PHY_1070_ADDR 4280U
#define MCU_PHY_1071_ADDR 4284U
#define MCU_PHY_1072_ADDR 4288U
#define MCU_PHY_1073_ADDR 4292U
#define MCU_PHY_1074_ADDR 4296U
#define MCU_PHY_1075_ADDR 4300U
#define MCU_PHY_1076_ADDR 4304U
#define MCU_PHY_1077_ADDR 4308U
#define MCU_PHY_1078_ADDR 4312U
#define MCU_PHY_1079_ADDR 4316U
#define MCU_PHY_1080_ADDR 4320U
#define MCU_PHY_1081_ADDR 4324U
#define MCU_PHY_1082_ADDR 4328U
#define MCU_PHY_1083_ADDR 4332U
#define MCU_PHY_1084_ADDR 4336U
#define MCU_PHY_1085_ADDR 4340U
#define MCU_PHY_1086_ADDR 4344U
#define MCU_PHY_1087_ADDR 4348U
#define MCU_PHY_1088_ADDR 4352U
#define MCU_PHY_1089_ADDR 4356U
#define MCU_PHY_1090_ADDR 4360U
#define MCU_PHY_1091_ADDR 4364U
#define MCU_PHY_1092_ADDR 4368U
#define MCU_PHY_1093_ADDR 4372U
#define MCU_PHY_1094_ADDR 4376U
#define MCU_PHY_1095_ADDR 4380U
#define MCU_PHY_1096_ADDR 4384U
#define MCU_PHY_1097_ADDR 4388U
#define MCU_PHY_1098_ADDR 4392U
#define MCU_PHY_1099_ADDR 4396U
#define MCU_PHY_1100_ADDR 4400U
#define MCU_PHY_1101_ADDR 4404U
#define MCU_PHY_1102_ADDR 4408U
#define MCU_PHY_1103_ADDR 4412U
#define MCU_PHY_1104_ADDR 4416U
#define MCU_PHY_1105_ADDR 4420U
#define MCU_PHY_1106_ADDR 4424U
#define MCU_PHY_1107_ADDR 4428U
#define MCU_PHY_1108_ADDR 4432U
#define MCU_PHY_1109_ADDR 4436U
#define MCU_PHY_1110_ADDR 4440U
#define MCU_PHY_1111_ADDR 4444U
#define MCU_PHY_1112_ADDR 4448U
#define MCU_PHY_1113_ADDR 4452U
#define MCU_PHY_1114_ADDR 4456U
#define MCU_PHY_1115_ADDR 4460U
#define MCU_PHY_1116_ADDR 4464U
#define MCU_PHY_1117_ADDR 4468U
#define MCU_PHY_1118_ADDR 4472U
#define MCU_PHY_1119_ADDR 4476U
#define MCU_PHY_1120_ADDR 4480U
#define MCU_PHY_1121_ADDR 4484U
#define MCU_PHY_1122_ADDR 4488U
#define MCU_PHY_1123_ADDR 4492U
#define MCU_PHY_1124_ADDR 4496U
#define MCU_PHY_1125_ADDR 4500U
#define MCU_PHY_1126_ADDR 4504U
#define MCU_PHY_1127_ADDR 4508U
#define MCU_PHY_1128_ADDR 4512U
#define MCU_PHY_1129_ADDR 4516U
#define MCU_PHY_1130_ADDR 4520U
#define MCU_PHY_1131_ADDR 4524U
#define MCU_PHY_1132_ADDR 4528U
#define MCU_PHY_1133_ADDR 4532U
#define MCU_PHY_1134_ADDR 4536U
#define MCU_PHY_1135_ADDR 4540U
#define MCU_PHY_1136_ADDR 4544U
#define MCU_PHY_1137_ADDR 4548U
#define MCU_PHY_1138_ADDR 4552U
#define MCU_PHY_1139_ADDR 4556U
#define MCU_PHY_1140_ADDR 4560U
#define MCU_PHY_1141_ADDR 4564U
#define MCU_PHY_1142_ADDR 4568U
#define MCU_PHY_1143_ADDR 4572U
#define MCU_PHY_1144_ADDR 4576U
#define MCU_PHY_1145_ADDR 4580U
#define MCU_PHY_1146_ADDR 4584U
#define MCU_PHY_1147_ADDR 4588U
#define MCU_PHY_1148_ADDR 4592U
#define MCU_PHY_1149_ADDR 4596U
#define MCU_PHY_1150_ADDR 4600U
#define MCU_PHY_1151_ADDR 4604U
#define MCU_PHY_1152_ADDR 4608U
#define MCU_PHY_1153_ADDR 4612U
#define MCU_PHY_1154_ADDR 4616U
#define MCU_PHY_1155_ADDR 4620U
#define MCU_PHY_1156_ADDR 4624U
#define MCU_PHY_1157_ADDR 4628U
#define MCU_PHY_1158_ADDR 4632U
#define MCU_PHY_1159_ADDR 4636U
#define MCU_PHY_1160_ADDR 4640U
#define MCU_PHY_1161_ADDR 4644U
#define MCU_PHY_1162_ADDR 4648U
#define MCU_PHY_1163_ADDR 4652U
#define MCU_PHY_1164_ADDR 4656U
#define MCU_PHY_1165_ADDR 4660U
#define MCU_PHY_1166_ADDR 4664U
#define MCU_PHY_1167_ADDR 4668U
#define MCU_PHY_1168_ADDR 4672U
#define MCU_PHY_1169_ADDR 4676U
#define MCU_PHY_1170_ADDR 4680U
#define MCU_PHY_1171_ADDR 4684U
#define MCU_PHY_1172_ADDR 4688U
#define MCU_PHY_1173_ADDR 4692U
#define MCU_PHY_1174_ADDR 4696U
#define MCU_PHY_1175_ADDR 4700U
#define MCU_PHY_1176_ADDR 4704U
#define MCU_PHY_1177_ADDR 4708U
#define MCU_PHY_1178_ADDR 4712U
#define MCU_PHY_1179_ADDR 4716U
#define MCU_PHY_1180_ADDR 4720U
#define MCU_PHY_1181_ADDR 4724U
#define MCU_PHY_1182_ADDR 4728U
#define MCU_PHY_1183_ADDR 4732U
#define MCU_PHY_1184_ADDR 4736U
#define MCU_PHY_1185_ADDR 4740U
#define MCU_PHY_1186_ADDR 4744U
#define MCU_PHY_1187_ADDR 4748U
#define MCU_PHY_1188_ADDR 4752U
#define MCU_PHY_1189_ADDR 4756U
#define MCU_PHY_1190_ADDR 4760U
#define MCU_PHY_1191_ADDR 4764U
#define MCU_PHY_1192_ADDR 4768U
#define MCU_PHY_1193_ADDR 4772U
#define MCU_PHY_1194_ADDR 4776U
#define MCU_PHY_1195_ADDR 4780U
#define MCU_PHY_1196_ADDR 4784U
#define MCU_PHY_1197_ADDR 4788U
#define MCU_PHY_1198_ADDR 4792U
#define MCU_PHY_1199_ADDR 4796U


/*  DENALI_PHY_00_ADDR [ PHY_CLK_WR_BYPASS_SLAVE_DELAY_0 ]  */
#define MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_0_ADDR 0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_0_MSB 10U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_0_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_0_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_0_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_0_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_00_ADDR [ PHY_CLK_BYPASS_OVERRIDE_0 ]  */
#define MCU_PHY_CLK_BYPASS_OVERRIDE_0_ADDR 0U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_0_MSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_0_LSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_0_WIDTH 1U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_0_MASK 0x10000U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_0_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_0_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_0_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_00_ADDR [ PHY_SW_WRDQ0_SHIFT_0 ]  */
#define MCU_PHY_SW_WRDQ0_SHIFT_0_ADDR 0U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_0_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_0_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_0_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_0_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_0_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_0_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_0_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_01_ADDR [ PHY_SW_WRDQ1_SHIFT_0 ]  */
#define MCU_PHY_SW_WRDQ1_SHIFT_0_ADDR 4U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_0_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_0_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_0_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_0_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_0_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_0_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_0_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_01_ADDR [ PHY_SW_WRDQ2_SHIFT_0 ]  */
#define MCU_PHY_SW_WRDQ2_SHIFT_0_ADDR 4U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_0_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_0_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_0_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_0_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_0_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_0_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_0_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_01_ADDR [ PHY_SW_WRDQ3_SHIFT_0 ]  */
#define MCU_PHY_SW_WRDQ3_SHIFT_0_ADDR 4U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_0_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_0_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_0_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_0_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_0_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_0_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_0_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_01_ADDR [ PHY_SW_WRDQ4_SHIFT_0 ]  */
#define MCU_PHY_SW_WRDQ4_SHIFT_0_ADDR 4U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_0_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_0_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_0_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_0_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_0_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_0_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_0_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_02_ADDR [ PHY_SW_WRDQ5_SHIFT_0 ]  */
#define MCU_PHY_SW_WRDQ5_SHIFT_0_ADDR 8U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_0_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_0_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_0_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_0_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_0_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_0_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_0_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_02_ADDR [ PHY_SW_WRDQ6_SHIFT_0 ]  */
#define MCU_PHY_SW_WRDQ6_SHIFT_0_ADDR 8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_0_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_0_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_0_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_0_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_0_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_0_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_0_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_02_ADDR [ PHY_SW_WRDQ7_SHIFT_0 ]  */
#define MCU_PHY_SW_WRDQ7_SHIFT_0_ADDR 8U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_0_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_0_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_0_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_0_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_0_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_0_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_0_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_02_ADDR [ PHY_SW_WRDM_SHIFT_0 ]  */
#define MCU_PHY_SW_WRDM_SHIFT_0_ADDR 8U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_0_MSB 28U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_0_LSB 24U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_0_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_0_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_0_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_0_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_0_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_03_ADDR [ PHY_SW_WRDQS_SHIFT_0 ]  */
#define MCU_PHY_SW_WRDQS_SHIFT_0_ADDR 12U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_0_MSB 3U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_0_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_0_WIDTH 4U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_0_MASK 0xfU
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_0_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_0_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_0_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_03_ADDR [ PHY_DQ_TSEL_ENABLE_0 ]  */
#define MCU_PHY_DQ_TSEL_ENABLE_0_ADDR 12U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_0_MSB 10U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_0_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_0_WIDTH 3U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_0_MASK 0x700U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_0_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_0_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_0_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_04_ADDR [ PHY_DQ_TSEL_SELECT_0 ]  */
#define MCU_PHY_DQ_TSEL_SELECT_0_ADDR 16U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_0_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_0_LSB 0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_0_WIDTH 24U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_0_MASK 0xffffffU
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_0_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_0_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_0_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_04_ADDR [ PHY_DQS_TSEL_ENABLE_0 ]  */
#define MCU_PHY_DQS_TSEL_ENABLE_0_ADDR 16U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_0_MSB 26U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_0_LSB 24U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_0_WIDTH 3U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_0_MASK 0x7000000U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_0_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_0_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_0_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_05_ADDR [ PHY_DQS_TSEL_SELECT_0 ]  */
#define MCU_PHY_DQS_TSEL_SELECT_0_ADDR 20U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_0_MSB 23U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_0_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_0_WIDTH 24U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_0_MASK 0xffffffU
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_0_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_0_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_0_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_05_ADDR [ PHY_DDR4_0 ]  */
#define MCU_PHY_DDR4_0_ADDR 20U
#define FIELD_MCU_PHY_DDR4_0_MSB 24U
#define FIELD_MCU_PHY_DDR4_0_LSB 24U
#define FIELD_MCU_PHY_DDR4_0_WIDTH 1U
#define FIELD_MCU_PHY_DDR4_0_MASK 0x1000000U
#define FIELD_MCU_PHY_DDR4_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DDR4_0_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DDR4_0_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DDR4_0_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_06_ADDR [ PHY_TWO_CYC_PREAMBLE_0 ]  */
#define MCU_PHY_TWO_CYC_PREAMBLE_0_ADDR 24U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_0_MSB 1U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_0_LSB 0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_0_WIDTH 2U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_0_MASK 0x3U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_0_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_0_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_0_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_06_ADDR [ PHY_DBI_MODE_0 ]  */
#define MCU_PHY_DBI_MODE_0_ADDR 24U
#define FIELD_MCU_PHY_DBI_MODE_0_MSB 9U
#define FIELD_MCU_PHY_DBI_MODE_0_LSB 8U
#define FIELD_MCU_PHY_DBI_MODE_0_WIDTH 2U
#define FIELD_MCU_PHY_DBI_MODE_0_MASK 0x300U
#define FIELD_MCU_PHY_DBI_MODE_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DBI_MODE_0_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DBI_MODE_0_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DBI_MODE_0_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_06_ADDR [ PHY_PER_RANK_CS_MAP_0 ]  */
#define MCU_PHY_PER_RANK_CS_MAP_0_ADDR 24U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_0_MSB 23U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_0_LSB 16U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_0_WIDTH 8U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_0_MASK 0xff0000U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_0_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_0_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_0_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_06_ADDR [ PHY_PER_CS_TRAINING_MULTICAST_EN_0 ]  */
#define MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_0_ADDR 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_0_MSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_0_LSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_0_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_0_MASK 0x1000000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_0_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_0_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_0_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_07_ADDR [ PHY_PER_CS_TRAINING_INDEX_0 ]  */
#define MCU_PHY_PER_CS_TRAINING_INDEX_0_ADDR 28U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_0_MSB 2U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_0_LSB 0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_0_WIDTH 3U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_0_MASK 0x7U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_0_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_0_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_0_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_07_ADDR [ PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_0 ]  */
#define MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_0_ADDR 28U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_0_MSB 9U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_0_LSB 8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_0_WIDTH 2U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_0_MASK 0x300U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_0_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_0_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_0_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_07_ADDR [ PHY_LPBK_CONTROL_0 ]  */
#define MCU_PHY_LPBK_CONTROL_0_ADDR 28U
#define FIELD_MCU_PHY_LPBK_CONTROL_0_MSB 22U
#define FIELD_MCU_PHY_LPBK_CONTROL_0_LSB 16U
#define FIELD_MCU_PHY_LPBK_CONTROL_0_WIDTH 7U
#define FIELD_MCU_PHY_LPBK_CONTROL_0_MASK 0x7f0000U
#define FIELD_MCU_PHY_LPBK_CONTROL_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_LPBK_CONTROL_0_RD(src) ((0x7f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_LPBK_CONTROL_0_WR(dst) (0x7f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_LPBK_CONTROL_0_SET(dst, src) (((dst) & ~0x7f0000U) | (((uint32_t)(src) << 16U) & 0x7f0000U))

/*  DENALI_PHY_08_ADDR [ PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0_ADDR 32U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_08_ADDR [ PHY_GATE_ERROR_DELAY_SELECT_0 ]  */
#define MCU_PHY_GATE_ERROR_DELAY_SELECT_0_ADDR 32U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_0_MSB 20U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_0_LSB 16U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_0_WIDTH 5U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_0_MASK 0x1f0000U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_0_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_0_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_0_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_08_ADDR [ SC_PHY_SNAP_OBS_REGS_0 ]  */
#define MCU_SC_PHY_SNAP_OBS_REGS_0_ADDR 32U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_0_MSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_0_LSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_0_WIDTH 1U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_0_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_0_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_0_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_0_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_0_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_09_ADDR [ PHY_SLAVE_LOOP_CNT_UPDATE_0 ]  */
#define MCU_PHY_SLAVE_LOOP_CNT_UPDATE_0_ADDR 36U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_0_MSB 2U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_0_LSB 0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_0_WIDTH 3U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_0_MASK 0x7U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_0_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_0_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_0_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_09_ADDR [ PHY_SW_FIFO_PTR_RST_DISABLE_0 ]  */
#define MCU_PHY_SW_FIFO_PTR_RST_DISABLE_0_ADDR 36U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_0_MSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_0_LSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_0_WIDTH 1U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_0_MASK 0x100U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_0_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_0_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_0_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_09_ADDR [ PHY_MASTER_DLY_LOCK_OBS_SELECT_0 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_0_ADDR 36U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_0_MSB 18U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_0_LSB 16U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_0_WIDTH 3U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_0_MASK 0x70000U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_0_RD(src) ((0x70000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_0_WR(dst) (0x70000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_0_SET(dst, src) (((dst) & ~0x70000U) | (((uint32_t)(src) << 16U) & 0x70000U))

/*  DENALI_PHY_09_ADDR [ PHY_RDDQ_ENC_OBS_SELECT_0 ]  */
#define MCU_PHY_RDDQ_ENC_OBS_SELECT_0_ADDR 36U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_0_MSB 26U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_0_LSB 24U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_0_WIDTH 3U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_0_MASK 0x7000000U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_0_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_0_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_0_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_10_ADDR [ PHY_RDDQS_DQ_ENC_OBS_SELECT_0 ]  */
#define MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_0_ADDR 40U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_0_MSB 3U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_0_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_0_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_0_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_0_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_0_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_0_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_10_ADDR [ PHY_WR_ENC_OBS_SELECT_0 ]  */
#define MCU_PHY_WR_ENC_OBS_SELECT_0_ADDR 40U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_0_MSB 11U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_0_LSB 8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_0_WIDTH 4U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_0_MASK 0xf00U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_0_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_0_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_0_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_10_ADDR [ PHY_WR_SHIFT_OBS_SELECT_0 ]  */
#define MCU_PHY_WR_SHIFT_OBS_SELECT_0_ADDR 40U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_0_MSB 19U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_0_LSB 16U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_0_WIDTH 4U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_0_MASK 0xf0000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_0_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_0_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_0_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_10_ADDR [ PHY_FIFO_PTR_OBS_SELECT_0 ]  */
#define MCU_PHY_FIFO_PTR_OBS_SELECT_0_ADDR 40U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_0_MSB 27U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_0_LSB 24U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_0_WIDTH 4U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_0_MASK 0xf000000U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_0_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_0_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_0_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_11_ADDR [ PHY_LVL_DEBUG_MODE_0 ]  */
#define MCU_PHY_LVL_DEBUG_MODE_0_ADDR 44U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_0_MSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_0_LSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_0_WIDTH 1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_0_MASK 0x1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_0_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_0_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_0_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_11_ADDR [ SC_PHY_LVL_DEBUG_CONT_0 ]  */
#define MCU_SC_PHY_LVL_DEBUG_CONT_0_ADDR 44U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_0_MSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_0_LSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_0_WIDTH 1U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_0_MASK 0x100U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_0_SHIFT_MASK 0x8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_0_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_0_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_0_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_11_ADDR [ PHY_WRLVL_CAPTURE_CNT_0 ]  */
#define MCU_PHY_WRLVL_CAPTURE_CNT_0_ADDR 44U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_0_MSB 21U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_0_LSB 16U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_0_WIDTH 6U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_0_MASK 0x3f0000U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_0_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_0_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_0_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_11_ADDR [ PHY_WRLVL_UPDT_WAIT_CNT_0 ]  */
#define MCU_PHY_WRLVL_UPDT_WAIT_CNT_0_ADDR 44U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_0_MSB 27U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_0_LSB 24U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_0_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_0_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_0_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_0_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_0_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_12_ADDR [ PHY_GTLVL_CAPTURE_CNT_0 ]  */
#define MCU_PHY_GTLVL_CAPTURE_CNT_0_ADDR 48U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_0_MSB 5U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_0_LSB 0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_0_WIDTH 6U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_0_MASK 0x3fU
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_0_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_0_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_0_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_12_ADDR [ PHY_GTLVL_UPDT_WAIT_CNT_0 ]  */
#define MCU_PHY_GTLVL_UPDT_WAIT_CNT_0_ADDR 48U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_0_MSB 11U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_0_LSB 8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_0_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_0_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_0_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_0_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_0_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_12_ADDR [ PHY_RDLVL_CAPTURE_CNT_0 ]  */
#define MCU_PHY_RDLVL_CAPTURE_CNT_0_ADDR 48U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_0_MSB 21U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_0_LSB 16U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_0_WIDTH 6U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_0_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_0_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_0_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_0_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_12_ADDR [ PHY_RDLVL_UPDT_WAIT_CNT_0 ]  */
#define MCU_PHY_RDLVL_UPDT_WAIT_CNT_0_ADDR 48U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_0_MSB 27U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_0_LSB 24U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_0_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_0_MASK 0xf000000U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_0_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_0_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_0_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_13_ADDR [ PHY_RDLVL_OP_MODE_0 ]  */
#define MCU_PHY_RDLVL_OP_MODE_0_ADDR 52U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_0_MSB 1U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_0_LSB 0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_0_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_0_MASK 0x3U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_0_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_OP_MODE_0_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_OP_MODE_0_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_13_ADDR [ PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0_ADDR 52U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0_MSB 11U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0_LSB 8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_13_ADDR [ PHY_RDLVL_DATA_MASK_0 ]  */
#define MCU_PHY_RDLVL_DATA_MASK_0_ADDR 52U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_0_MSB 23U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_0_LSB 16U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_0_WIDTH 8U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_0_MASK 0xff0000U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_0_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_0_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_0_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_14_ADDR [ PHY_RDLVL_DATA_SWIZZLE_0 ]  */
#define MCU_PHY_RDLVL_DATA_SWIZZLE_0_ADDR 56U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_0_MSB 31U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_0_LSB 0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_0_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_0_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_0_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_0_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_0_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_15_ADDR [ SC_PHY_MANUAL_CLEAR_0 ]  */
#define MCU_SC_PHY_MANUAL_CLEAR_0_ADDR 60U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_0_MSB 4U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_0_LSB 0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_0_WIDTH 5U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_0_MASK 0x1fU
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_0_SHIFT_MASK 0x0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_0_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_0_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_0_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_15_ADDR [ PHY_FIFO_PTR_OBS_0 ]  */
#define MCU_PHY_FIFO_PTR_OBS_0_ADDR 60U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_0_MSB 15U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_0_LSB 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_0_WIDTH 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_0_MASK 0xff00U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_0_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_0_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_0_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_16_ADDR [ PHY_LPBK_RESULT_OBS_0 ]  */
#define MCU_PHY_LPBK_RESULT_OBS_0_ADDR 64U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_0_MSB 31U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_0_LSB 0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_0_WIDTH 32U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_0_MASK 0xffffffffU
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_0_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_0_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_0_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_17_ADDR [ PHY_MASTER_DLY_LOCK_OBS_0 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_0_ADDR 68U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_0_MSB 9U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_0_LSB 0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_0_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_0_MASK 0x3ffU
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_17_ADDR [ PHY_RDDQ_SLV_DLY_ENC_OBS_0 ]  */
#define MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_0_ADDR 68U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_0_MSB 21U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_0_LSB 16U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_0_WIDTH 6U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_0_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_0_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_0_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_0_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_17_ADDR [ PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0 ]  */
#define MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0_ADDR 68U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0_MSB 30U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0_LSB 24U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0_WIDTH 7U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0_MASK 0x7f000000U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0_RD(src) ((0x7f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0_WR(dst) (0x7f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0_SET(dst, src) (((dst) & ~0x7f000000U) | (((uint32_t)(src) << 24U) & 0x7f000000U))

/*  DENALI_PHY_18_ADDR [ PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0 ]  */
#define MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0_ADDR 72U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0_MSB 7U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0_MASK 0xffU
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_18_ADDR [ PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0 ]  */
#define MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0_ADDR 72U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0_MSB 15U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0_LSB 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0_MASK 0xff00U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_18_ADDR [ PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0 ]  */
#define MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0_ADDR 72U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_19_ADDR [ PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0 ]  */
#define MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0_ADDR 76U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0_MSB 6U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0_LSB 0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0_WIDTH 7U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0_MASK 0x7fU
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  DENALI_PHY_19_ADDR [ PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0 ]  */
#define MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0_ADDR 76U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0_MSB 15U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0_LSB 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0_WIDTH 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0_MASK 0xff00U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_19_ADDR [ PHY_WR_ADDER_SLV_DLY_ENC_OBS_0 ]  */
#define MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_0_ADDR 76U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_0_MSB 23U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_0_LSB 16U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_0_WIDTH 8U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_0_MASK 0xff0000U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_0_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_0_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_0_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_19_ADDR [ PHY_WR_SHIFT_OBS_0 ]  */
#define MCU_PHY_WR_SHIFT_OBS_0_ADDR 76U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_0_MSB 26U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_0_LSB 24U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_0_WIDTH 3U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_0_MASK 0x7000000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_0_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_0_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_0_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_20_ADDR [ PHY_WRLVL_HARD0_DELAY_OBS_0 ]  */
#define MCU_PHY_WRLVL_HARD0_DELAY_OBS_0_ADDR 80U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_0_MSB 9U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_0_LSB 0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_0_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_0_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_20_ADDR [ PHY_WRLVL_HARD1_DELAY_OBS_0 ]  */
#define MCU_PHY_WRLVL_HARD1_DELAY_OBS_0_ADDR 80U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_0_MSB 25U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_0_LSB 16U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_0_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_21_ADDR [ PHY_WRLVL_STATUS_OBS_0 ]  */
#define MCU_PHY_WRLVL_STATUS_OBS_0_ADDR 84U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_0_MSB 18U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_0_LSB 0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_0_WIDTH 19U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_0_MASK 0x7ffffU
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_0_RD(src) ((0x7ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_0_WR(dst) (0x7ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_0_SET(dst, src) (((dst) & ~0x7ffffU) | (((uint32_t)(src) << 0U) & 0x7ffffU))

/*  DENALI_PHY_22_ADDR [ PHY_WRLVL_ERROR_OBS_0 ]  */
#define MCU_PHY_WRLVL_ERROR_OBS_0_ADDR 88U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_0_MSB 31U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_0_LSB 0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_0_WIDTH 32U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_0_MASK 0xffffffffU
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_0_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_0_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_0_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_23_ADDR [ PHY_GTLVL_HARD0_DELAY_OBS_0 ]  */
#define MCU_PHY_GTLVL_HARD0_DELAY_OBS_0_ADDR 92U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_0_MSB 13U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_0_LSB 0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_0_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_0_MASK 0x3fffU
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_0_RD(src) ((0x3fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_0_WR(dst) (0x3fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_0_SET(dst, src) (((dst) & ~0x3fffU) | (((uint32_t)(src) << 0U) & 0x3fffU))

/*  DENALI_PHY_23_ADDR [ PHY_GTLVL_HARD1_DELAY_OBS_0 ]  */
#define MCU_PHY_GTLVL_HARD1_DELAY_OBS_0_ADDR 92U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_0_MSB 29U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_0_LSB 16U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_0_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_0_MASK 0x3fff0000U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_0_RD(src) ((0x3fff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_0_WR(dst) (0x3fff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_0_SET(dst, src) (((dst) & ~0x3fff0000U) | (((uint32_t)(src) << 16U) & 0x3fff0000U))

/*  DENALI_PHY_24_ADDR [ PHY_GTLVL_STATUS_OBS_0 ]  */
#define MCU_PHY_GTLVL_STATUS_OBS_0_ADDR 96U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_0_MSB 14U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_0_LSB 0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_0_WIDTH 15U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_0_MASK 0x7fffU
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_0_RD(src) ((0x7fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_0_WR(dst) (0x7fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_0_SET(dst, src) (((dst) & ~0x7fffU) | (((uint32_t)(src) << 0U) & 0x7fffU))

/*  DENALI_PHY_24_ADDR [ PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0_ADDR 96U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0_MSB 25U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_25_ADDR [ PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0_ADDR 100U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_25_ADDR [ PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0_ADDR 100U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0_MSB 17U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0_MASK 0x30000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_26_ADDR [ PHY_RDLVL_STATUS_OBS_0 ]  */
#define MCU_PHY_RDLVL_STATUS_OBS_0_ADDR 104U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_0_MSB 31U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_0_LSB 0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_0_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_0_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_0_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_0_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_0_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_27_ADDR [ PHY_X4_SW_WRDQS_SHIFT_0 ]  */
#define MCU_PHY_X4_SW_WRDQS_SHIFT_0_ADDR 108U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_0_MSB 3U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_0_LSB 0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_0_WIDTH 4U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_0_MASK 0xfU
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_0_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_0_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_0_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_27_ADDR [ PHY_X4_ENC_OBS_SELECT_0 ]  */
#define MCU_PHY_X4_ENC_OBS_SELECT_0_ADDR 108U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_0_MSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_0_LSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_0_WIDTH 1U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_0_MASK 0x100U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_0_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_0_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_0_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_27_ADDR [ PHY_DQS_RATIO_X8_0 ]  */
#define MCU_PHY_DQS_RATIO_X8_0_ADDR 108U
#define FIELD_MCU_PHY_DQS_RATIO_X8_0_MSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_0_LSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_0_WIDTH 1U
#define FIELD_MCU_PHY_DQS_RATIO_X8_0_MASK 0x10000U
#define FIELD_MCU_PHY_DQS_RATIO_X8_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQS_RATIO_X8_0_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQS_RATIO_X8_0_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQS_RATIO_X8_0_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_27_ADDR [ SC_PHY_RX_CAL_START_0 ]  */
#define MCU_SC_PHY_RX_CAL_START_0_ADDR 108U
#define FIELD_MCU_SC_PHY_RX_CAL_START_0_MSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_0_LSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_0_WIDTH 1U
#define FIELD_MCU_SC_PHY_RX_CAL_START_0_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_RX_CAL_START_0_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_RX_CAL_START_0_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_RX_CAL_START_0_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_RX_CAL_START_0_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_28_ADDR [ PHY_RX_CAL_OVERRIDE_0 ]  */
#define MCU_PHY_RX_CAL_OVERRIDE_0_ADDR 112U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_0_MSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_0_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_0_WIDTH 1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_0_MASK 0x1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_0_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_0_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_0_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_28_ADDR [ PHY_RX_CAL_SAMPLE_WAIT_0 ]  */
#define MCU_PHY_RX_CAL_SAMPLE_WAIT_0_ADDR 112U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_0_MSB 15U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_0_LSB 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_0_WIDTH 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_0_MASK 0xff00U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_0_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_0_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_0_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_28_ADDR [ PHY_RX_CAL_DQ0_0 ]  */
#define MCU_PHY_RX_CAL_DQ0_0_ADDR 112U
#define FIELD_MCU_PHY_RX_CAL_DQ0_0_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ0_0_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ0_0_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ0_0_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ0_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ0_0_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ0_0_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ0_0_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_29_ADDR [ PHY_RX_CAL_DQ1_0 ]  */
#define MCU_PHY_RX_CAL_DQ1_0_ADDR 116U
#define FIELD_MCU_PHY_RX_CAL_DQ1_0_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ1_0_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_0_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ1_0_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ1_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_0_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ1_0_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ1_0_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_29_ADDR [ PHY_RX_CAL_DQ2_0 ]  */
#define MCU_PHY_RX_CAL_DQ2_0_ADDR 116U
#define FIELD_MCU_PHY_RX_CAL_DQ2_0_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ2_0_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ2_0_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ2_0_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ2_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ2_0_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ2_0_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ2_0_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_30_ADDR [ PHY_RX_CAL_DQ3_0 ]  */
#define MCU_PHY_RX_CAL_DQ3_0_ADDR 120U
#define FIELD_MCU_PHY_RX_CAL_DQ3_0_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ3_0_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_0_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ3_0_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ3_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_0_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ3_0_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ3_0_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_30_ADDR [ PHY_RX_CAL_DQ4_0 ]  */
#define MCU_PHY_RX_CAL_DQ4_0_ADDR 120U
#define FIELD_MCU_PHY_RX_CAL_DQ4_0_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ4_0_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ4_0_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ4_0_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ4_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ4_0_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ4_0_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ4_0_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_31_ADDR [ PHY_RX_CAL_DQ5_0 ]  */
#define MCU_PHY_RX_CAL_DQ5_0_ADDR 124U
#define FIELD_MCU_PHY_RX_CAL_DQ5_0_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ5_0_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_0_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ5_0_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ5_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_0_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ5_0_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ5_0_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_31_ADDR [ PHY_RX_CAL_DQ6_0 ]  */
#define MCU_PHY_RX_CAL_DQ6_0_ADDR 124U
#define FIELD_MCU_PHY_RX_CAL_DQ6_0_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ6_0_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ6_0_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ6_0_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ6_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ6_0_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ6_0_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ6_0_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_32_ADDR [ PHY_RX_CAL_DQ7_0 ]  */
#define MCU_PHY_RX_CAL_DQ7_0_ADDR 128U
#define FIELD_MCU_PHY_RX_CAL_DQ7_0_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ7_0_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_0_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ7_0_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ7_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_0_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ7_0_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ7_0_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_32_ADDR [ PHY_RX_CAL_DM_0 ]  */
#define MCU_PHY_RX_CAL_DM_0_ADDR 128U
#define FIELD_MCU_PHY_RX_CAL_DM_0_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DM_0_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DM_0_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DM_0_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DM_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DM_0_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DM_0_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DM_0_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_33_ADDR [ PHY_RX_CAL_DQS_0 ]  */
#define MCU_PHY_RX_CAL_DQS_0_ADDR 132U
#define FIELD_MCU_PHY_RX_CAL_DQS_0_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQS_0_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQS_0_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQS_0_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQS_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQS_0_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQS_0_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQS_0_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_33_ADDR [ PHY_RX_CAL_FDBK_0 ]  */
#define MCU_PHY_RX_CAL_FDBK_0_ADDR 132U
#define FIELD_MCU_PHY_RX_CAL_FDBK_0_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_FDBK_0_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_FDBK_0_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_FDBK_0_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_FDBK_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_FDBK_0_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_FDBK_0_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_FDBK_0_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_34_ADDR [ PHY_RX_CAL_X4_FDBK_0 ]  */
#define MCU_PHY_RX_CAL_X4_FDBK_0_ADDR 136U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_0_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_0_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_0_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_0_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_0_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_0_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_0_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_34_ADDR [ PHY_RX_CAL_OBS_0 ]  */
#define MCU_PHY_RX_CAL_OBS_0_ADDR 136U
#define FIELD_MCU_PHY_RX_CAL_OBS_0_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_OBS_0_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_OBS_0_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_OBS_0_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_OBS_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_OBS_0_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_OBS_0_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_OBS_0_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_35_ADDR [ PHY_CLK_WRDQ0_SLAVE_DELAY_0 ]  */
#define MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_0_ADDR 140U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_0_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_0_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_0_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_0_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_0_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_35_ADDR [ PHY_CLK_WRDQ1_SLAVE_DELAY_0 ]  */
#define MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_0_ADDR 140U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_0_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_0_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_0_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_0_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_0_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_36_ADDR [ PHY_CLK_WRDQ2_SLAVE_DELAY_0 ]  */
#define MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_0_ADDR 144U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_0_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_0_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_0_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_0_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_0_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_36_ADDR [ PHY_CLK_WRDQ3_SLAVE_DELAY_0 ]  */
#define MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_0_ADDR 144U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_0_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_0_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_0_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_0_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_0_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_37_ADDR [ PHY_CLK_WRDQ4_SLAVE_DELAY_0 ]  */
#define MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_0_ADDR 148U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_0_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_0_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_0_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_0_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_0_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_37_ADDR [ PHY_CLK_WRDQ5_SLAVE_DELAY_0 ]  */
#define MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_0_ADDR 148U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_0_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_0_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_0_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_0_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_0_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_38_ADDR [ PHY_CLK_WRDQ6_SLAVE_DELAY_0 ]  */
#define MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_0_ADDR 152U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_0_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_0_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_0_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_0_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_0_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_38_ADDR [ PHY_CLK_WRDQ7_SLAVE_DELAY_0 ]  */
#define MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_0_ADDR 152U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_0_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_0_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_0_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_0_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_0_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_39_ADDR [ PHY_CLK_WRDM_SLAVE_DELAY_0 ]  */
#define MCU_PHY_CLK_WRDM_SLAVE_DELAY_0_ADDR 156U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_0_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_0_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_0_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_0_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_0_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_39_ADDR [ PHY_CLK_WRDQS_SLAVE_DELAY_0 ]  */
#define MCU_PHY_CLK_WRDQS_SLAVE_DELAY_0_ADDR 156U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_40_ADDR [ PHY_RDDQ0_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQ0_SLAVE_DELAY_0_ADDR 160U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_40_ADDR [ PHY_RDDQ1_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQ1_SLAVE_DELAY_0_ADDR 160U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_41_ADDR [ PHY_RDDQ2_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQ2_SLAVE_DELAY_0_ADDR 164U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_41_ADDR [ PHY_RDDQ3_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQ3_SLAVE_DELAY_0_ADDR 164U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_42_ADDR [ PHY_RDDQ4_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQ4_SLAVE_DELAY_0_ADDR 168U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_42_ADDR [ PHY_RDDQ5_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQ5_SLAVE_DELAY_0_ADDR 168U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_43_ADDR [ PHY_RDDQ6_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQ6_SLAVE_DELAY_0_ADDR 172U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_43_ADDR [ PHY_RDDQ7_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQ7_SLAVE_DELAY_0_ADDR 172U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_44_ADDR [ PHY_RDDM_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDM_SLAVE_DELAY_0_ADDR 176U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_44_ADDR [ PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0_ADDR 176U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_45_ADDR [ PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0_ADDR 180U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_45_ADDR [ PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0_ADDR 180U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_46_ADDR [ PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0_ADDR 184U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_46_ADDR [ PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0_ADDR 184U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_47_ADDR [ PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0_ADDR 188U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_47_ADDR [ PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0_ADDR 188U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_48_ADDR [ PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0_ADDR 192U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_48_ADDR [ PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0_ADDR 192U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_49_ADDR [ PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0_ADDR 196U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_49_ADDR [ PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0_ADDR 196U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_50_ADDR [ PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0_ADDR 200U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_50_ADDR [ PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0_ADDR 200U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_51_ADDR [ PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0_ADDR 204U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_51_ADDR [ PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0_ADDR 204U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_52_ADDR [ PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0_ADDR 208U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_52_ADDR [ PHY_RDDQS_DM_RISE_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_0_ADDR 208U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_53_ADDR [ PHY_RDDQS_DM_FALL_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_0_ADDR 212U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_53_ADDR [ PHY_RDDQS_GATE_SLAVE_DELAY_0 ]  */
#define MCU_PHY_RDDQS_GATE_SLAVE_DELAY_0_ADDR 212U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_54_ADDR [ PHY_RDDQS_LATENCY_ADJUST_0 ]  */
#define MCU_PHY_RDDQS_LATENCY_ADJUST_0_ADDR 216U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_0_MSB 3U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_0_LSB 0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_0_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_0_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_0_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_0_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_0_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_54_ADDR [ PHY_WRITE_PATH_LAT_ADD_0 ]  */
#define MCU_PHY_WRITE_PATH_LAT_ADD_0_ADDR 216U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_0_MSB 10U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_0_LSB 8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_0_WIDTH 3U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_0_MASK 0x700U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_0_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_0_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_0_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_54_ADDR [ PHY_WRLVL_DELAY_EARLY_THRESHOLD_0 ]  */
#define MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_0_ADDR 216U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_0_MSB 25U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_0_LSB 16U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_0_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_55_ADDR [ PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0 ]  */
#define MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0_ADDR 220U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0_MSB 9U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0_LSB 0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_55_ADDR [ PHY_WRLVL_EARLY_FORCE_0_0 ]  */
#define MCU_PHY_WRLVL_EARLY_FORCE_0_0_ADDR 220U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_0_MSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_0_LSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_0_WIDTH 1U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_0_MASK 0x10000U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_0_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_0_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_0_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_56_ADDR [ PHY_GTLVL_RDDQS_SLV_DLY_START_0 ]  */
#define MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_0_ADDR 224U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_0_MSB 9U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_0_LSB 0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_0_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_0_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_56_ADDR [ PHY_GTLVL_LAT_ADJ_START_0 ]  */
#define MCU_PHY_GTLVL_LAT_ADJ_START_0_ADDR 224U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_0_MSB 19U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_0_LSB 16U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_0_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_0_MASK 0xf0000U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_0_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_0_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_0_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_57_ADDR [ PHY_X4_CLK_WRDQS_SLAVE_DELAY_0 ]  */
#define MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_0_ADDR 228U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_57_ADDR [ PHY_X4_RDDQS_GATE_SLAVE_DELAY_0 ]  */
#define MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_0_ADDR 228U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_0_MSB 25U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_0_LSB 16U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_58_ADDR [ PHY_X4_RDDQS_LATENCY_ADJUST_0 ]  */
#define MCU_PHY_X4_RDDQS_LATENCY_ADJUST_0_ADDR 232U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_0_MSB 3U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_0_LSB 0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_0_WIDTH 4U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_0_MASK 0xfU
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_0_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_0_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_0_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_58_ADDR [ PHY_X4_WRITE_PATH_LAT_ADD_0 ]  */
#define MCU_PHY_X4_WRITE_PATH_LAT_ADD_0_ADDR 232U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_0_MSB 10U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_0_LSB 8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_0_WIDTH 3U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_0_MASK 0x700U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_0_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_0_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_0_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_58_ADDR [ PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_0 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_0_ADDR 232U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_0_MSB 25U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_0_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_0_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_59_ADDR [ PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_0 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_0_ADDR 236U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_0_MSB 9U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_0_LSB 0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_0_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_0_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_59_ADDR [ PHY_X4_WRLVL_EARLY_FORCE_0_0 ]  */
#define MCU_PHY_X4_WRLVL_EARLY_FORCE_0_0_ADDR 236U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_0_MSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_0_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_0_WIDTH 1U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_0_MASK 0x10000U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_0_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_0_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_0_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_60_ADDR [ PHY_X4_GTLVL_RDDQS_SLV_DLY_START_0 ]  */
#define MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_0_ADDR 240U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_0_MSB 9U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_0_LSB 0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_0_WIDTH 10U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_0_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_60_ADDR [ PHY_X4_GTLVL_LAT_ADJ_START_0 ]  */
#define MCU_PHY_X4_GTLVL_LAT_ADJ_START_0_ADDR 240U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_0_MSB 19U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_0_LSB 16U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_0_WIDTH 4U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_0_MASK 0xf0000U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_0_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_0_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_0_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_61_ADDR [ PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0_ADDR 244U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_62_ADDR [ PHY_DQ_OE_TIMING_0 ]  */
#define MCU_PHY_DQ_OE_TIMING_0_ADDR 248U
#define FIELD_MCU_PHY_DQ_OE_TIMING_0_MSB 7U
#define FIELD_MCU_PHY_DQ_OE_TIMING_0_LSB 0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_DQ_OE_TIMING_0_MASK 0xffU
#define FIELD_MCU_PHY_DQ_OE_TIMING_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_0_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_OE_TIMING_0_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_OE_TIMING_0_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_62_ADDR [ PHY_DQ_TSEL_RD_TIMING_0 ]  */
#define MCU_PHY_DQ_TSEL_RD_TIMING_0_ADDR 248U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_0_MSB 15U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_0_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_0_MASK 0xff00U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_0_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_0_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_0_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_62_ADDR [ PHY_DQ_TSEL_WR_TIMING_0 ]  */
#define MCU_PHY_DQ_TSEL_WR_TIMING_0_ADDR 248U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_0_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_0_LSB 16U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_0_MASK 0xff0000U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_0_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_0_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_0_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_62_ADDR [ PHY_DQS_OE_TIMING_0 ]  */
#define MCU_PHY_DQS_OE_TIMING_0_ADDR 248U
#define FIELD_MCU_PHY_DQS_OE_TIMING_0_MSB 31U
#define FIELD_MCU_PHY_DQS_OE_TIMING_0_LSB 24U
#define FIELD_MCU_PHY_DQS_OE_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_DQS_OE_TIMING_0_MASK 0xff000000U
#define FIELD_MCU_PHY_DQS_OE_TIMING_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_OE_TIMING_0_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_OE_TIMING_0_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_OE_TIMING_0_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_63_ADDR [ PHY_DQS_TSEL_RD_TIMING_0 ]  */
#define MCU_PHY_DQS_TSEL_RD_TIMING_0_ADDR 252U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_0_MSB 7U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_0_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_0_MASK 0xffU
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_0_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_0_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_0_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_63_ADDR [ PHY_DQS_TSEL_WR_TIMING_0 ]  */
#define MCU_PHY_DQS_TSEL_WR_TIMING_0_ADDR 252U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_0_MSB 15U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_0_LSB 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_0_MASK 0xff00U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_0_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_0_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_0_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_63_ADDR [ PHY_PER_CS_TRAINING_EN_0 ]  */
#define MCU_PHY_PER_CS_TRAINING_EN_0_ADDR 252U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_0_MSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_0_LSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_0_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_0_MASK 0x10000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_0_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_0_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_0_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_63_ADDR [ PHY_DQ_IE_TIMING_0 ]  */
#define MCU_PHY_DQ_IE_TIMING_0_ADDR 252U
#define FIELD_MCU_PHY_DQ_IE_TIMING_0_MSB 31U
#define FIELD_MCU_PHY_DQ_IE_TIMING_0_LSB 24U
#define FIELD_MCU_PHY_DQ_IE_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_DQ_IE_TIMING_0_MASK 0xff000000U
#define FIELD_MCU_PHY_DQ_IE_TIMING_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQ_IE_TIMING_0_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQ_IE_TIMING_0_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQ_IE_TIMING_0_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_64_ADDR [ PHY_DQS_IE_TIMING_0 ]  */
#define MCU_PHY_DQS_IE_TIMING_0_ADDR 256U
#define FIELD_MCU_PHY_DQS_IE_TIMING_0_MSB 7U
#define FIELD_MCU_PHY_DQS_IE_TIMING_0_LSB 0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_DQS_IE_TIMING_0_MASK 0xffU
#define FIELD_MCU_PHY_DQS_IE_TIMING_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_0_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_IE_TIMING_0_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_IE_TIMING_0_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_64_ADDR [ PHY_RDDATA_EN_IE_DLY_0 ]  */
#define MCU_PHY_RDDATA_EN_IE_DLY_0_ADDR 256U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_0_MSB 9U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_0_LSB 8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_0_WIDTH 2U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_0_MASK 0x300U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_0_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_0_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_0_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_64_ADDR [ PHY_IE_MODE_0 ]  */
#define MCU_PHY_IE_MODE_0_ADDR 256U
#define FIELD_MCU_PHY_IE_MODE_0_MSB 17U
#define FIELD_MCU_PHY_IE_MODE_0_LSB 16U
#define FIELD_MCU_PHY_IE_MODE_0_WIDTH 2U
#define FIELD_MCU_PHY_IE_MODE_0_MASK 0x30000U
#define FIELD_MCU_PHY_IE_MODE_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_IE_MODE_0_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_IE_MODE_0_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_IE_MODE_0_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_64_ADDR [ PHY_RDDATA_EN_DLY_0 ]  */
#define MCU_PHY_RDDATA_EN_DLY_0_ADDR 256U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_0_MSB 27U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_0_LSB 24U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_0_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_0_MASK 0xf000000U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_0_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDATA_EN_DLY_0_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDATA_EN_DLY_0_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_65_ADDR [ PHY_RDDATA_EN_TSEL_DLY_0 ]  */
#define MCU_PHY_RDDATA_EN_TSEL_DLY_0_ADDR 260U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_0_MSB 3U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_0_LSB 0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_0_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_0_MASK 0xfU
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_0_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_0_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_0_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_65_ADDR [ PHY_SW_MASTER_MODE_0 ]  */
#define MCU_PHY_SW_MASTER_MODE_0_ADDR 260U
#define FIELD_MCU_PHY_SW_MASTER_MODE_0_MSB 11U
#define FIELD_MCU_PHY_SW_MASTER_MODE_0_LSB 8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_0_WIDTH 4U
#define FIELD_MCU_PHY_SW_MASTER_MODE_0_MASK 0xf00U
#define FIELD_MCU_PHY_SW_MASTER_MODE_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_0_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_MASTER_MODE_0_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_MASTER_MODE_0_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_65_ADDR [ PHY_MASTER_DELAY_START_0 ]  */
#define MCU_PHY_MASTER_DELAY_START_0_ADDR 260U
#define FIELD_MCU_PHY_MASTER_DELAY_START_0_MSB 25U
#define FIELD_MCU_PHY_MASTER_DELAY_START_0_LSB 16U
#define FIELD_MCU_PHY_MASTER_DELAY_START_0_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_MASTER_DELAY_START_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DELAY_START_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DELAY_START_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_66_ADDR [ PHY_MASTER_DELAY_STEP_0 ]  */
#define MCU_PHY_MASTER_DELAY_STEP_0_ADDR 264U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_0_MSB 5U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_0_LSB 0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_0_WIDTH 6U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_0_MASK 0x3fU
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_0_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_0_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_0_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_66_ADDR [ PHY_MASTER_DELAY_WAIT_0 ]  */
#define MCU_PHY_MASTER_DELAY_WAIT_0_ADDR 264U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_0_MSB 15U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_0_LSB 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_0_WIDTH 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_0_MASK 0xff00U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_0_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_0_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_0_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_66_ADDR [ PHY_RPTR_UPDATE_0 ]  */
#define MCU_PHY_RPTR_UPDATE_0_ADDR 264U
#define FIELD_MCU_PHY_RPTR_UPDATE_0_MSB 19U
#define FIELD_MCU_PHY_RPTR_UPDATE_0_LSB 16U
#define FIELD_MCU_PHY_RPTR_UPDATE_0_WIDTH 4U
#define FIELD_MCU_PHY_RPTR_UPDATE_0_MASK 0xf0000U
#define FIELD_MCU_PHY_RPTR_UPDATE_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RPTR_UPDATE_0_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RPTR_UPDATE_0_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RPTR_UPDATE_0_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_66_ADDR [ PHY_WRLVL_DLY_STEP_0 ]  */
#define MCU_PHY_WRLVL_DLY_STEP_0_ADDR 264U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_0_MSB 27U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_0_LSB 24U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_0_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_0_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_0_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_0_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_0_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_67_ADDR [ PHY_WRLVL_RESP_WAIT_CNT_0 ]  */
#define MCU_PHY_WRLVL_RESP_WAIT_CNT_0_ADDR 268U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_0_MSB 4U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_0_LSB 0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_0_WIDTH 5U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_0_MASK 0x1fU
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_0_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_0_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_0_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_67_ADDR [ PHY_GTLVL_DLY_STEP_0 ]  */
#define MCU_PHY_GTLVL_DLY_STEP_0_ADDR 268U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_0_MSB 11U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_0_LSB 8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_0_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_0_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_0_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_0_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_0_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_67_ADDR [ PHY_GTLVL_RESP_WAIT_CNT_0 ]  */
#define MCU_PHY_GTLVL_RESP_WAIT_CNT_0_ADDR 268U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_0_MSB 20U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_0_LSB 16U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_0_WIDTH 5U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_0_MASK 0x1f0000U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_0_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_0_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_0_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_68_ADDR [ PHY_GTLVL_BACK_STEP_0 ]  */
#define MCU_PHY_GTLVL_BACK_STEP_0_ADDR 272U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_0_MSB 9U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_0_LSB 0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_0_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_0_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_68_ADDR [ PHY_GTLVL_FINAL_STEP_0 ]  */
#define MCU_PHY_GTLVL_FINAL_STEP_0_ADDR 272U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_0_MSB 25U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_0_LSB 16U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_0_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_0_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_0_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_0_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_0_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_69_ADDR [ PHY_X4_DQ_OE_TIMING_0 ]  */
#define MCU_PHY_X4_DQ_OE_TIMING_0_ADDR 276U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_0_MSB 7U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_0_LSB 0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_0_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_0_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_0_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_0_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_69_ADDR [ PHY_X4_DQ_TSEL_RD_TIMING_0 ]  */
#define MCU_PHY_X4_DQ_TSEL_RD_TIMING_0_ADDR 276U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_0_MSB 15U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_0_LSB 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_0_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_0_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_0_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_0_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_69_ADDR [ PHY_X4_DQ_TSEL_WR_TIMING_0 ]  */
#define MCU_PHY_X4_DQ_TSEL_WR_TIMING_0_ADDR 276U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_0_MSB 23U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_0_LSB 16U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_0_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_0_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_0_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_0_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_69_ADDR [ PHY_X4_DQ_IE_TIMING_0 ]  */
#define MCU_PHY_X4_DQ_IE_TIMING_0_ADDR 276U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_0_MSB 31U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_0_LSB 24U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_0_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_0_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_0_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_0_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_70_ADDR [ PHY_X4_DQS_OE_TIMING_0 ]  */
#define MCU_PHY_X4_DQS_OE_TIMING_0_ADDR 280U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_0_MSB 7U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_0_LSB 0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_0_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_0_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_0_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_0_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_70_ADDR [ PHY_X4_DQS_TSEL_RD_TIMING_0 ]  */
#define MCU_PHY_X4_DQS_TSEL_RD_TIMING_0_ADDR 280U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_0_MSB 15U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_0_LSB 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_0_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_0_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_0_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_0_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_70_ADDR [ PHY_X4_DQS_TSEL_WR_TIMING_0 ]  */
#define MCU_PHY_X4_DQS_TSEL_WR_TIMING_0_ADDR 280U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_0_MSB 23U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_0_LSB 16U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_0_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_0_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_0_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_0_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_0_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_70_ADDR [ PHY_X4_DQS_IE_TIMING_0 ]  */
#define MCU_PHY_X4_DQS_IE_TIMING_0_ADDR 280U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_0_MSB 31U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_0_LSB 24U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_0_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_0_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_0_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_0_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_0_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_71_ADDR [ PHY_X4_RPTR_UPDATE_0 ]  */
#define MCU_PHY_X4_RPTR_UPDATE_0_ADDR 284U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_0_MSB 3U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_0_LSB 0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_0_WIDTH 4U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_0_MASK 0xfU
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_0_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_0_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_0_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_71_ADDR [ PHY_RDLVL_DLY_STEP_0 ]  */
#define MCU_PHY_RDLVL_DLY_STEP_0_ADDR 284U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_0_MSB 11U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_0_LSB 8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_0_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_0_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_0_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_0_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_0_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_128_ADDR [ PHY_CLK_WR_BYPASS_SLAVE_DELAY_1 ]  */
#define MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_1_ADDR 512U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_1_MSB 10U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_1_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_1_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_1_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_1_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_128_ADDR [ PHY_CLK_BYPASS_OVERRIDE_1 ]  */
#define MCU_PHY_CLK_BYPASS_OVERRIDE_1_ADDR 512U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_1_MSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_1_LSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_1_WIDTH 1U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_1_MASK 0x10000U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_1_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_1_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_1_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_128_ADDR [ PHY_SW_WRDQ0_SHIFT_1 ]  */
#define MCU_PHY_SW_WRDQ0_SHIFT_1_ADDR 512U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_1_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_1_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_1_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_1_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_1_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_1_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_1_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_129_ADDR [ PHY_SW_WRDQ1_SHIFT_1 ]  */
#define MCU_PHY_SW_WRDQ1_SHIFT_1_ADDR 516U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_1_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_1_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_1_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_1_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_1_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_1_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_1_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_129_ADDR [ PHY_SW_WRDQ2_SHIFT_1 ]  */
#define MCU_PHY_SW_WRDQ2_SHIFT_1_ADDR 516U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_1_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_1_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_1_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_1_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_1_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_1_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_1_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_129_ADDR [ PHY_SW_WRDQ3_SHIFT_1 ]  */
#define MCU_PHY_SW_WRDQ3_SHIFT_1_ADDR 516U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_1_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_1_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_1_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_1_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_1_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_1_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_1_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_129_ADDR [ PHY_SW_WRDQ4_SHIFT_1 ]  */
#define MCU_PHY_SW_WRDQ4_SHIFT_1_ADDR 516U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_1_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_1_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_1_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_1_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_1_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_1_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_1_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_130_ADDR [ PHY_SW_WRDQ5_SHIFT_1 ]  */
#define MCU_PHY_SW_WRDQ5_SHIFT_1_ADDR 520U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_1_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_1_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_1_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_1_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_1_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_1_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_1_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_130_ADDR [ PHY_SW_WRDQ6_SHIFT_1 ]  */
#define MCU_PHY_SW_WRDQ6_SHIFT_1_ADDR 520U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_1_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_1_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_1_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_1_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_1_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_1_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_1_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_130_ADDR [ PHY_SW_WRDQ7_SHIFT_1 ]  */
#define MCU_PHY_SW_WRDQ7_SHIFT_1_ADDR 520U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_1_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_1_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_1_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_1_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_1_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_1_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_1_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_130_ADDR [ PHY_SW_WRDM_SHIFT_1 ]  */
#define MCU_PHY_SW_WRDM_SHIFT_1_ADDR 520U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_1_MSB 28U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_1_LSB 24U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_1_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_1_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_1_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_1_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_1_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_131_ADDR [ PHY_SW_WRDQS_SHIFT_1 ]  */
#define MCU_PHY_SW_WRDQS_SHIFT_1_ADDR 524U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_1_MSB 3U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_1_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_1_WIDTH 4U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_1_MASK 0xfU
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_1_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_1_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_1_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_131_ADDR [ PHY_DQ_TSEL_ENABLE_1 ]  */
#define MCU_PHY_DQ_TSEL_ENABLE_1_ADDR 524U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_1_MSB 10U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_1_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_1_WIDTH 3U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_1_MASK 0x700U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_1_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_1_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_1_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_132_ADDR [ PHY_DQ_TSEL_SELECT_1 ]  */
#define MCU_PHY_DQ_TSEL_SELECT_1_ADDR 528U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_1_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_1_LSB 0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_1_WIDTH 24U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_1_MASK 0xffffffU
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_1_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_1_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_1_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_132_ADDR [ PHY_DQS_TSEL_ENABLE_1 ]  */
#define MCU_PHY_DQS_TSEL_ENABLE_1_ADDR 528U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_1_MSB 26U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_1_LSB 24U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_1_WIDTH 3U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_1_MASK 0x7000000U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_1_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_1_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_1_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_133_ADDR [ PHY_DQS_TSEL_SELECT_1 ]  */
#define MCU_PHY_DQS_TSEL_SELECT_1_ADDR 532U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_1_MSB 23U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_1_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_1_WIDTH 24U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_1_MASK 0xffffffU
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_1_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_1_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_1_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_133_ADDR [ PHY_DDR4_1 ]  */
#define MCU_PHY_DDR4_1_ADDR 532U
#define FIELD_MCU_PHY_DDR4_1_MSB 24U
#define FIELD_MCU_PHY_DDR4_1_LSB 24U
#define FIELD_MCU_PHY_DDR4_1_WIDTH 1U
#define FIELD_MCU_PHY_DDR4_1_MASK 0x1000000U
#define FIELD_MCU_PHY_DDR4_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DDR4_1_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DDR4_1_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DDR4_1_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_134_ADDR [ PHY_TWO_CYC_PREAMBLE_1 ]  */
#define MCU_PHY_TWO_CYC_PREAMBLE_1_ADDR 536U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_1_MSB 1U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_1_LSB 0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_1_WIDTH 2U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_1_MASK 0x3U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_1_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_1_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_1_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_134_ADDR [ PHY_DBI_MODE_1 ]  */
#define MCU_PHY_DBI_MODE_1_ADDR 536U
#define FIELD_MCU_PHY_DBI_MODE_1_MSB 9U
#define FIELD_MCU_PHY_DBI_MODE_1_LSB 8U
#define FIELD_MCU_PHY_DBI_MODE_1_WIDTH 2U
#define FIELD_MCU_PHY_DBI_MODE_1_MASK 0x300U
#define FIELD_MCU_PHY_DBI_MODE_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DBI_MODE_1_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DBI_MODE_1_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DBI_MODE_1_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_134_ADDR [ PHY_PER_RANK_CS_MAP_1 ]  */
#define MCU_PHY_PER_RANK_CS_MAP_1_ADDR 536U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_1_MSB 23U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_1_LSB 16U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_1_WIDTH 8U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_1_MASK 0xff0000U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_1_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_1_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_1_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_134_ADDR [ PHY_PER_CS_TRAINING_MULTICAST_EN_1 ]  */
#define MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_1_ADDR 536U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_1_MSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_1_LSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_1_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_1_MASK 0x1000000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_1_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_1_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_1_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_135_ADDR [ PHY_PER_CS_TRAINING_INDEX_1 ]  */
#define MCU_PHY_PER_CS_TRAINING_INDEX_1_ADDR 540U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_1_MSB 2U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_1_LSB 0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_1_WIDTH 3U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_1_MASK 0x7U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_1_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_1_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_1_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_135_ADDR [ PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_1 ]  */
#define MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_1_ADDR 540U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_1_MSB 9U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_1_LSB 8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_1_WIDTH 2U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_1_MASK 0x300U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_1_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_1_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_1_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_135_ADDR [ PHY_LPBK_CONTROL_1 ]  */
#define MCU_PHY_LPBK_CONTROL_1_ADDR 540U
#define FIELD_MCU_PHY_LPBK_CONTROL_1_MSB 22U
#define FIELD_MCU_PHY_LPBK_CONTROL_1_LSB 16U
#define FIELD_MCU_PHY_LPBK_CONTROL_1_WIDTH 7U
#define FIELD_MCU_PHY_LPBK_CONTROL_1_MASK 0x7f0000U
#define FIELD_MCU_PHY_LPBK_CONTROL_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_LPBK_CONTROL_1_RD(src) ((0x7f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_LPBK_CONTROL_1_WR(dst) (0x7f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_LPBK_CONTROL_1_SET(dst, src) (((dst) & ~0x7f0000U) | (((uint32_t)(src) << 16U) & 0x7f0000U))

/*  DENALI_PHY_136_ADDR [ PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1_ADDR 544U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_136_ADDR [ PHY_GATE_ERROR_DELAY_SELECT_1 ]  */
#define MCU_PHY_GATE_ERROR_DELAY_SELECT_1_ADDR 544U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_1_MSB 20U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_1_LSB 16U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_1_WIDTH 5U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_1_MASK 0x1f0000U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_1_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_1_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_1_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_136_ADDR [ SC_PHY_SNAP_OBS_REGS_1 ]  */
#define MCU_SC_PHY_SNAP_OBS_REGS_1_ADDR 544U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_1_MSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_1_LSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_1_WIDTH 1U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_1_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_1_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_1_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_1_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_1_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_137_ADDR [ PHY_SLAVE_LOOP_CNT_UPDATE_1 ]  */
#define MCU_PHY_SLAVE_LOOP_CNT_UPDATE_1_ADDR 548U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_1_MSB 2U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_1_LSB 0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_1_WIDTH 3U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_1_MASK 0x7U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_1_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_1_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_1_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_137_ADDR [ PHY_SW_FIFO_PTR_RST_DISABLE_1 ]  */
#define MCU_PHY_SW_FIFO_PTR_RST_DISABLE_1_ADDR 548U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_1_MSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_1_LSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_1_WIDTH 1U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_1_MASK 0x100U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_1_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_1_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_1_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_137_ADDR [ PHY_MASTER_DLY_LOCK_OBS_SELECT_1 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_1_ADDR 548U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_1_MSB 18U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_1_LSB 16U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_1_WIDTH 3U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_1_MASK 0x70000U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_1_RD(src) ((0x70000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_1_WR(dst) (0x70000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_1_SET(dst, src) (((dst) & ~0x70000U) | (((uint32_t)(src) << 16U) & 0x70000U))

/*  DENALI_PHY_137_ADDR [ PHY_RDDQ_ENC_OBS_SELECT_1 ]  */
#define MCU_PHY_RDDQ_ENC_OBS_SELECT_1_ADDR 548U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_1_MSB 26U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_1_LSB 24U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_1_WIDTH 3U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_1_MASK 0x7000000U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_1_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_1_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_1_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_138_ADDR [ PHY_RDDQS_DQ_ENC_OBS_SELECT_1 ]  */
#define MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_1_ADDR 552U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_1_MSB 3U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_1_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_1_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_1_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_1_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_1_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_1_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_138_ADDR [ PHY_WR_ENC_OBS_SELECT_1 ]  */
#define MCU_PHY_WR_ENC_OBS_SELECT_1_ADDR 552U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_1_MSB 11U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_1_LSB 8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_1_WIDTH 4U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_1_MASK 0xf00U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_1_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_1_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_1_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_138_ADDR [ PHY_WR_SHIFT_OBS_SELECT_1 ]  */
#define MCU_PHY_WR_SHIFT_OBS_SELECT_1_ADDR 552U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_1_MSB 19U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_1_LSB 16U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_1_WIDTH 4U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_1_MASK 0xf0000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_1_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_1_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_1_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_138_ADDR [ PHY_FIFO_PTR_OBS_SELECT_1 ]  */
#define MCU_PHY_FIFO_PTR_OBS_SELECT_1_ADDR 552U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_1_MSB 27U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_1_LSB 24U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_1_WIDTH 4U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_1_MASK 0xf000000U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_1_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_1_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_1_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_139_ADDR [ PHY_LVL_DEBUG_MODE_1 ]  */
#define MCU_PHY_LVL_DEBUG_MODE_1_ADDR 556U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_1_MSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_1_LSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_1_WIDTH 1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_1_MASK 0x1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_1_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_1_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_1_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_139_ADDR [ SC_PHY_LVL_DEBUG_CONT_1 ]  */
#define MCU_SC_PHY_LVL_DEBUG_CONT_1_ADDR 556U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_1_MSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_1_LSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_1_WIDTH 1U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_1_MASK 0x100U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_1_SHIFT_MASK 0x8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_1_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_1_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_1_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_139_ADDR [ PHY_WRLVL_CAPTURE_CNT_1 ]  */
#define MCU_PHY_WRLVL_CAPTURE_CNT_1_ADDR 556U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_1_MSB 21U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_1_LSB 16U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_1_WIDTH 6U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_1_MASK 0x3f0000U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_1_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_1_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_1_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_139_ADDR [ PHY_WRLVL_UPDT_WAIT_CNT_1 ]  */
#define MCU_PHY_WRLVL_UPDT_WAIT_CNT_1_ADDR 556U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_1_MSB 27U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_1_LSB 24U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_1_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_1_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_1_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_1_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_1_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_140_ADDR [ PHY_GTLVL_CAPTURE_CNT_1 ]  */
#define MCU_PHY_GTLVL_CAPTURE_CNT_1_ADDR 560U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_1_MSB 5U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_1_LSB 0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_1_WIDTH 6U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_1_MASK 0x3fU
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_1_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_1_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_1_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_140_ADDR [ PHY_GTLVL_UPDT_WAIT_CNT_1 ]  */
#define MCU_PHY_GTLVL_UPDT_WAIT_CNT_1_ADDR 560U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_1_MSB 11U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_1_LSB 8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_1_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_1_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_1_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_1_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_1_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_140_ADDR [ PHY_RDLVL_CAPTURE_CNT_1 ]  */
#define MCU_PHY_RDLVL_CAPTURE_CNT_1_ADDR 560U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_1_MSB 21U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_1_LSB 16U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_1_WIDTH 6U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_1_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_1_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_1_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_1_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_140_ADDR [ PHY_RDLVL_UPDT_WAIT_CNT_1 ]  */
#define MCU_PHY_RDLVL_UPDT_WAIT_CNT_1_ADDR 560U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_1_MSB 27U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_1_LSB 24U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_1_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_1_MASK 0xf000000U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_1_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_1_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_1_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_141_ADDR [ PHY_RDLVL_OP_MODE_1 ]  */
#define MCU_PHY_RDLVL_OP_MODE_1_ADDR 564U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_1_MSB 1U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_1_LSB 0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_1_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_1_MASK 0x3U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_1_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_OP_MODE_1_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_OP_MODE_1_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_141_ADDR [ PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1_ADDR 564U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1_MSB 11U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1_LSB 8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_141_ADDR [ PHY_RDLVL_DATA_MASK_1 ]  */
#define MCU_PHY_RDLVL_DATA_MASK_1_ADDR 564U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_1_MSB 23U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_1_LSB 16U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_1_WIDTH 8U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_1_MASK 0xff0000U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_1_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_1_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_1_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_142_ADDR [ PHY_RDLVL_DATA_SWIZZLE_1 ]  */
#define MCU_PHY_RDLVL_DATA_SWIZZLE_1_ADDR 568U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_1_MSB 31U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_1_LSB 0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_1_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_1_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_1_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_1_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_1_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_143_ADDR [ SC_PHY_MANUAL_CLEAR_1 ]  */
#define MCU_SC_PHY_MANUAL_CLEAR_1_ADDR 572U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_1_MSB 4U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_1_LSB 0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_1_WIDTH 5U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_1_MASK 0x1fU
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_1_SHIFT_MASK 0x0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_1_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_1_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_1_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_143_ADDR [ PHY_FIFO_PTR_OBS_1 ]  */
#define MCU_PHY_FIFO_PTR_OBS_1_ADDR 572U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_1_MSB 15U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_1_LSB 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_1_WIDTH 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_1_MASK 0xff00U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_1_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_1_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_1_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_144_ADDR [ PHY_LPBK_RESULT_OBS_1 ]  */
#define MCU_PHY_LPBK_RESULT_OBS_1_ADDR 576U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_1_MSB 31U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_1_LSB 0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_1_WIDTH 32U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_1_MASK 0xffffffffU
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_1_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_1_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_1_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_145_ADDR [ PHY_MASTER_DLY_LOCK_OBS_1 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_1_ADDR 580U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_1_MSB 9U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_1_LSB 0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_1_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_1_MASK 0x3ffU
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_145_ADDR [ PHY_RDDQ_SLV_DLY_ENC_OBS_1 ]  */
#define MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_1_ADDR 580U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_1_MSB 21U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_1_LSB 16U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_1_WIDTH 6U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_1_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_1_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_1_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_1_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_145_ADDR [ PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1 ]  */
#define MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1_ADDR 580U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1_MSB 30U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1_LSB 24U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1_WIDTH 7U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1_MASK 0x7f000000U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1_RD(src) ((0x7f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1_WR(dst) (0x7f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1_SET(dst, src) (((dst) & ~0x7f000000U) | (((uint32_t)(src) << 24U) & 0x7f000000U))

/*  DENALI_PHY_146_ADDR [ PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1 ]  */
#define MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1_ADDR 584U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1_MSB 7U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1_MASK 0xffU
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_146_ADDR [ PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1 ]  */
#define MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1_ADDR 584U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1_MSB 15U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1_LSB 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1_MASK 0xff00U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_146_ADDR [ PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1 ]  */
#define MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1_ADDR 584U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_147_ADDR [ PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1 ]  */
#define MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1_ADDR 588U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1_MSB 6U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1_LSB 0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1_WIDTH 7U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1_MASK 0x7fU
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  DENALI_PHY_147_ADDR [ PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1 ]  */
#define MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1_ADDR 588U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1_MSB 15U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1_LSB 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1_WIDTH 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1_MASK 0xff00U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_147_ADDR [ PHY_WR_ADDER_SLV_DLY_ENC_OBS_1 ]  */
#define MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_1_ADDR 588U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_1_MSB 23U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_1_LSB 16U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_1_WIDTH 8U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_1_MASK 0xff0000U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_1_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_1_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_1_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_147_ADDR [ PHY_WR_SHIFT_OBS_1 ]  */
#define MCU_PHY_WR_SHIFT_OBS_1_ADDR 588U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_1_MSB 26U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_1_LSB 24U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_1_WIDTH 3U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_1_MASK 0x7000000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_1_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_1_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_1_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_148_ADDR [ PHY_WRLVL_HARD0_DELAY_OBS_1 ]  */
#define MCU_PHY_WRLVL_HARD0_DELAY_OBS_1_ADDR 592U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_1_MSB 9U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_1_LSB 0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_1_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_1_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_148_ADDR [ PHY_WRLVL_HARD1_DELAY_OBS_1 ]  */
#define MCU_PHY_WRLVL_HARD1_DELAY_OBS_1_ADDR 592U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_1_MSB 25U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_1_LSB 16U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_1_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_149_ADDR [ PHY_WRLVL_STATUS_OBS_1 ]  */
#define MCU_PHY_WRLVL_STATUS_OBS_1_ADDR 596U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_1_MSB 18U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_1_LSB 0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_1_WIDTH 19U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_1_MASK 0x7ffffU
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_1_RD(src) ((0x7ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_1_WR(dst) (0x7ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_1_SET(dst, src) (((dst) & ~0x7ffffU) | (((uint32_t)(src) << 0U) & 0x7ffffU))

/*  DENALI_PHY_150_ADDR [ PHY_WRLVL_ERROR_OBS_1 ]  */
#define MCU_PHY_WRLVL_ERROR_OBS_1_ADDR 600U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_1_MSB 31U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_1_LSB 0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_1_WIDTH 32U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_1_MASK 0xffffffffU
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_1_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_1_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_1_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_151_ADDR [ PHY_GTLVL_HARD0_DELAY_OBS_1 ]  */
#define MCU_PHY_GTLVL_HARD0_DELAY_OBS_1_ADDR 604U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_1_MSB 13U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_1_LSB 0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_1_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_1_MASK 0x3fffU
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_1_RD(src) ((0x3fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_1_WR(dst) (0x3fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_1_SET(dst, src) (((dst) & ~0x3fffU) | (((uint32_t)(src) << 0U) & 0x3fffU))

/*  DENALI_PHY_151_ADDR [ PHY_GTLVL_HARD1_DELAY_OBS_1 ]  */
#define MCU_PHY_GTLVL_HARD1_DELAY_OBS_1_ADDR 604U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_1_MSB 29U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_1_LSB 16U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_1_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_1_MASK 0x3fff0000U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_1_RD(src) ((0x3fff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_1_WR(dst) (0x3fff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_1_SET(dst, src) (((dst) & ~0x3fff0000U) | (((uint32_t)(src) << 16U) & 0x3fff0000U))

/*  DENALI_PHY_152_ADDR [ PHY_GTLVL_STATUS_OBS_1 ]  */
#define MCU_PHY_GTLVL_STATUS_OBS_1_ADDR 608U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_1_MSB 14U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_1_LSB 0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_1_WIDTH 15U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_1_MASK 0x7fffU
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_1_RD(src) ((0x7fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_1_WR(dst) (0x7fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_1_SET(dst, src) (((dst) & ~0x7fffU) | (((uint32_t)(src) << 0U) & 0x7fffU))

/*  DENALI_PHY_152_ADDR [ PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1_ADDR 608U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1_MSB 25U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_153_ADDR [ PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1_ADDR 612U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_153_ADDR [ PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1_ADDR 612U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1_MSB 17U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1_MASK 0x30000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_154_ADDR [ PHY_RDLVL_STATUS_OBS_1 ]  */
#define MCU_PHY_RDLVL_STATUS_OBS_1_ADDR 616U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_1_MSB 31U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_1_LSB 0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_1_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_1_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_1_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_1_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_1_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_155_ADDR [ PHY_X4_SW_WRDQS_SHIFT_1 ]  */
#define MCU_PHY_X4_SW_WRDQS_SHIFT_1_ADDR 620U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_1_MSB 3U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_1_LSB 0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_1_WIDTH 4U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_1_MASK 0xfU
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_1_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_1_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_1_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_155_ADDR [ PHY_X4_ENC_OBS_SELECT_1 ]  */
#define MCU_PHY_X4_ENC_OBS_SELECT_1_ADDR 620U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_1_MSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_1_LSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_1_WIDTH 1U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_1_MASK 0x100U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_1_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_1_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_1_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_155_ADDR [ PHY_DQS_RATIO_X8_1 ]  */
#define MCU_PHY_DQS_RATIO_X8_1_ADDR 620U
#define FIELD_MCU_PHY_DQS_RATIO_X8_1_MSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_1_LSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_1_WIDTH 1U
#define FIELD_MCU_PHY_DQS_RATIO_X8_1_MASK 0x10000U
#define FIELD_MCU_PHY_DQS_RATIO_X8_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQS_RATIO_X8_1_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQS_RATIO_X8_1_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQS_RATIO_X8_1_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_155_ADDR [ SC_PHY_RX_CAL_START_1 ]  */
#define MCU_SC_PHY_RX_CAL_START_1_ADDR 620U
#define FIELD_MCU_SC_PHY_RX_CAL_START_1_MSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_1_LSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_1_WIDTH 1U
#define FIELD_MCU_SC_PHY_RX_CAL_START_1_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_RX_CAL_START_1_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_RX_CAL_START_1_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_RX_CAL_START_1_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_RX_CAL_START_1_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_156_ADDR [ PHY_RX_CAL_OVERRIDE_1 ]  */
#define MCU_PHY_RX_CAL_OVERRIDE_1_ADDR 624U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_1_MSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_1_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_1_WIDTH 1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_1_MASK 0x1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_1_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_1_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_1_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_156_ADDR [ PHY_RX_CAL_SAMPLE_WAIT_1 ]  */
#define MCU_PHY_RX_CAL_SAMPLE_WAIT_1_ADDR 624U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_1_MSB 15U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_1_LSB 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_1_WIDTH 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_1_MASK 0xff00U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_1_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_1_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_1_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_156_ADDR [ PHY_RX_CAL_DQ0_1 ]  */
#define MCU_PHY_RX_CAL_DQ0_1_ADDR 624U
#define FIELD_MCU_PHY_RX_CAL_DQ0_1_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ0_1_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ0_1_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ0_1_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ0_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ0_1_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ0_1_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ0_1_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_157_ADDR [ PHY_RX_CAL_DQ1_1 ]  */
#define MCU_PHY_RX_CAL_DQ1_1_ADDR 628U
#define FIELD_MCU_PHY_RX_CAL_DQ1_1_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ1_1_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_1_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ1_1_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ1_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_1_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ1_1_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ1_1_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_157_ADDR [ PHY_RX_CAL_DQ2_1 ]  */
#define MCU_PHY_RX_CAL_DQ2_1_ADDR 628U
#define FIELD_MCU_PHY_RX_CAL_DQ2_1_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ2_1_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ2_1_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ2_1_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ2_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ2_1_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ2_1_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ2_1_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_158_ADDR [ PHY_RX_CAL_DQ3_1 ]  */
#define MCU_PHY_RX_CAL_DQ3_1_ADDR 632U
#define FIELD_MCU_PHY_RX_CAL_DQ3_1_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ3_1_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_1_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ3_1_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ3_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_1_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ3_1_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ3_1_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_158_ADDR [ PHY_RX_CAL_DQ4_1 ]  */
#define MCU_PHY_RX_CAL_DQ4_1_ADDR 632U
#define FIELD_MCU_PHY_RX_CAL_DQ4_1_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ4_1_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ4_1_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ4_1_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ4_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ4_1_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ4_1_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ4_1_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_159_ADDR [ PHY_RX_CAL_DQ5_1 ]  */
#define MCU_PHY_RX_CAL_DQ5_1_ADDR 636U
#define FIELD_MCU_PHY_RX_CAL_DQ5_1_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ5_1_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_1_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ5_1_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ5_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_1_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ5_1_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ5_1_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_159_ADDR [ PHY_RX_CAL_DQ6_1 ]  */
#define MCU_PHY_RX_CAL_DQ6_1_ADDR 636U
#define FIELD_MCU_PHY_RX_CAL_DQ6_1_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ6_1_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ6_1_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ6_1_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ6_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ6_1_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ6_1_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ6_1_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_160_ADDR [ PHY_RX_CAL_DQ7_1 ]  */
#define MCU_PHY_RX_CAL_DQ7_1_ADDR 640U
#define FIELD_MCU_PHY_RX_CAL_DQ7_1_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ7_1_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_1_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ7_1_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ7_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_1_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ7_1_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ7_1_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_160_ADDR [ PHY_RX_CAL_DM_1 ]  */
#define MCU_PHY_RX_CAL_DM_1_ADDR 640U
#define FIELD_MCU_PHY_RX_CAL_DM_1_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DM_1_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DM_1_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DM_1_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DM_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DM_1_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DM_1_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DM_1_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_161_ADDR [ PHY_RX_CAL_DQS_1 ]  */
#define MCU_PHY_RX_CAL_DQS_1_ADDR 644U
#define FIELD_MCU_PHY_RX_CAL_DQS_1_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQS_1_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQS_1_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQS_1_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQS_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQS_1_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQS_1_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQS_1_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_161_ADDR [ PHY_RX_CAL_FDBK_1 ]  */
#define MCU_PHY_RX_CAL_FDBK_1_ADDR 644U
#define FIELD_MCU_PHY_RX_CAL_FDBK_1_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_FDBK_1_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_FDBK_1_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_FDBK_1_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_FDBK_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_FDBK_1_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_FDBK_1_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_FDBK_1_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_162_ADDR [ PHY_RX_CAL_X4_FDBK_1 ]  */
#define MCU_PHY_RX_CAL_X4_FDBK_1_ADDR 648U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_1_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_1_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_1_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_1_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_1_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_1_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_1_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_162_ADDR [ PHY_RX_CAL_OBS_1 ]  */
#define MCU_PHY_RX_CAL_OBS_1_ADDR 648U
#define FIELD_MCU_PHY_RX_CAL_OBS_1_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_OBS_1_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_OBS_1_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_OBS_1_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_OBS_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_OBS_1_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_OBS_1_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_OBS_1_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_163_ADDR [ PHY_CLK_WRDQ0_SLAVE_DELAY_1 ]  */
#define MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_1_ADDR 652U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_1_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_1_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_1_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_1_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_1_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_163_ADDR [ PHY_CLK_WRDQ1_SLAVE_DELAY_1 ]  */
#define MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_1_ADDR 652U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_1_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_1_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_1_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_1_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_1_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_164_ADDR [ PHY_CLK_WRDQ2_SLAVE_DELAY_1 ]  */
#define MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_1_ADDR 656U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_1_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_1_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_1_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_1_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_1_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_164_ADDR [ PHY_CLK_WRDQ3_SLAVE_DELAY_1 ]  */
#define MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_1_ADDR 656U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_1_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_1_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_1_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_1_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_1_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_165_ADDR [ PHY_CLK_WRDQ4_SLAVE_DELAY_1 ]  */
#define MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_1_ADDR 660U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_1_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_1_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_1_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_1_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_1_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_165_ADDR [ PHY_CLK_WRDQ5_SLAVE_DELAY_1 ]  */
#define MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_1_ADDR 660U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_1_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_1_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_1_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_1_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_1_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_166_ADDR [ PHY_CLK_WRDQ6_SLAVE_DELAY_1 ]  */
#define MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_1_ADDR 664U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_1_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_1_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_1_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_1_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_1_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_166_ADDR [ PHY_CLK_WRDQ7_SLAVE_DELAY_1 ]  */
#define MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_1_ADDR 664U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_1_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_1_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_1_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_1_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_1_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_167_ADDR [ PHY_CLK_WRDM_SLAVE_DELAY_1 ]  */
#define MCU_PHY_CLK_WRDM_SLAVE_DELAY_1_ADDR 668U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_1_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_1_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_1_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_1_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_1_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_167_ADDR [ PHY_CLK_WRDQS_SLAVE_DELAY_1 ]  */
#define MCU_PHY_CLK_WRDQS_SLAVE_DELAY_1_ADDR 668U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_168_ADDR [ PHY_RDDQ0_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQ0_SLAVE_DELAY_1_ADDR 672U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_168_ADDR [ PHY_RDDQ1_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQ1_SLAVE_DELAY_1_ADDR 672U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_169_ADDR [ PHY_RDDQ2_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQ2_SLAVE_DELAY_1_ADDR 676U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_169_ADDR [ PHY_RDDQ3_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQ3_SLAVE_DELAY_1_ADDR 676U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_170_ADDR [ PHY_RDDQ4_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQ4_SLAVE_DELAY_1_ADDR 680U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_170_ADDR [ PHY_RDDQ5_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQ5_SLAVE_DELAY_1_ADDR 680U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_171_ADDR [ PHY_RDDQ6_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQ6_SLAVE_DELAY_1_ADDR 684U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_171_ADDR [ PHY_RDDQ7_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQ7_SLAVE_DELAY_1_ADDR 684U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_172_ADDR [ PHY_RDDM_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDM_SLAVE_DELAY_1_ADDR 688U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_172_ADDR [ PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1_ADDR 688U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_173_ADDR [ PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1_ADDR 692U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_173_ADDR [ PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1_ADDR 692U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_174_ADDR [ PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1_ADDR 696U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_174_ADDR [ PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1_ADDR 696U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_175_ADDR [ PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1_ADDR 700U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_175_ADDR [ PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1_ADDR 700U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_176_ADDR [ PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1_ADDR 704U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_176_ADDR [ PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1_ADDR 704U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_177_ADDR [ PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1_ADDR 708U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_177_ADDR [ PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1_ADDR 708U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_178_ADDR [ PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1_ADDR 712U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_178_ADDR [ PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1_ADDR 712U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_179_ADDR [ PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1_ADDR 716U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_179_ADDR [ PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1_ADDR 716U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_180_ADDR [ PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1_ADDR 720U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_180_ADDR [ PHY_RDDQS_DM_RISE_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_1_ADDR 720U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_181_ADDR [ PHY_RDDQS_DM_FALL_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_1_ADDR 724U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_181_ADDR [ PHY_RDDQS_GATE_SLAVE_DELAY_1 ]  */
#define MCU_PHY_RDDQS_GATE_SLAVE_DELAY_1_ADDR 724U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_182_ADDR [ PHY_RDDQS_LATENCY_ADJUST_1 ]  */
#define MCU_PHY_RDDQS_LATENCY_ADJUST_1_ADDR 728U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_1_MSB 3U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_1_LSB 0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_1_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_1_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_1_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_1_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_1_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_182_ADDR [ PHY_WRITE_PATH_LAT_ADD_1 ]  */
#define MCU_PHY_WRITE_PATH_LAT_ADD_1_ADDR 728U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_1_MSB 10U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_1_LSB 8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_1_WIDTH 3U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_1_MASK 0x700U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_1_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_1_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_1_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_182_ADDR [ PHY_WRLVL_DELAY_EARLY_THRESHOLD_1 ]  */
#define MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_1_ADDR 728U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_1_MSB 25U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_1_LSB 16U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_1_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_183_ADDR [ PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1 ]  */
#define MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1_ADDR 732U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1_MSB 9U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1_LSB 0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_183_ADDR [ PHY_WRLVL_EARLY_FORCE_0_1 ]  */
#define MCU_PHY_WRLVL_EARLY_FORCE_0_1_ADDR 732U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_1_MSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_1_LSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_1_WIDTH 1U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_1_MASK 0x10000U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_1_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_1_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_1_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_184_ADDR [ PHY_GTLVL_RDDQS_SLV_DLY_START_1 ]  */
#define MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_1_ADDR 736U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_1_MSB 9U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_1_LSB 0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_1_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_1_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_184_ADDR [ PHY_GTLVL_LAT_ADJ_START_1 ]  */
#define MCU_PHY_GTLVL_LAT_ADJ_START_1_ADDR 736U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_1_MSB 19U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_1_LSB 16U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_1_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_1_MASK 0xf0000U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_1_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_1_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_1_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_185_ADDR [ PHY_X4_CLK_WRDQS_SLAVE_DELAY_1 ]  */
#define MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_1_ADDR 740U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_1_MSB 9U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_1_LSB 0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_1_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_185_ADDR [ PHY_X4_RDDQS_GATE_SLAVE_DELAY_1 ]  */
#define MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_1_ADDR 740U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_186_ADDR [ PHY_X4_RDDQS_LATENCY_ADJUST_1 ]  */
#define MCU_PHY_X4_RDDQS_LATENCY_ADJUST_1_ADDR 744U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_1_MSB 3U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_1_LSB 0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_1_WIDTH 4U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_1_MASK 0xfU
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_1_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_1_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_1_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_186_ADDR [ PHY_X4_WRITE_PATH_LAT_ADD_1 ]  */
#define MCU_PHY_X4_WRITE_PATH_LAT_ADD_1_ADDR 744U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_1_MSB 10U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_1_LSB 8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_1_WIDTH 3U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_1_MASK 0x700U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_1_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_1_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_1_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_186_ADDR [ PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_1 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_1_ADDR 744U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_1_MSB 25U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_1_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_1_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_187_ADDR [ PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_1 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_1_ADDR 748U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_1_MSB 9U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_1_LSB 0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_1_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_1_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_187_ADDR [ PHY_X4_WRLVL_EARLY_FORCE_0_1 ]  */
#define MCU_PHY_X4_WRLVL_EARLY_FORCE_0_1_ADDR 748U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_1_MSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_1_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_1_WIDTH 1U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_1_MASK 0x10000U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_1_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_1_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_1_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_188_ADDR [ PHY_X4_GTLVL_RDDQS_SLV_DLY_START_1 ]  */
#define MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_1_ADDR 752U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_1_MSB 9U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_1_LSB 0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_1_WIDTH 10U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_1_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_188_ADDR [ PHY_X4_GTLVL_LAT_ADJ_START_1 ]  */
#define MCU_PHY_X4_GTLVL_LAT_ADJ_START_1_ADDR 752U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_1_MSB 19U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_1_LSB 16U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_1_WIDTH 4U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_1_MASK 0xf0000U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_1_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_1_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_1_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_189_ADDR [ PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1_ADDR 756U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_190_ADDR [ PHY_DQ_OE_TIMING_1 ]  */
#define MCU_PHY_DQ_OE_TIMING_1_ADDR 760U
#define FIELD_MCU_PHY_DQ_OE_TIMING_1_MSB 7U
#define FIELD_MCU_PHY_DQ_OE_TIMING_1_LSB 0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_DQ_OE_TIMING_1_MASK 0xffU
#define FIELD_MCU_PHY_DQ_OE_TIMING_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_1_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_OE_TIMING_1_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_OE_TIMING_1_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_190_ADDR [ PHY_DQ_TSEL_RD_TIMING_1 ]  */
#define MCU_PHY_DQ_TSEL_RD_TIMING_1_ADDR 760U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_1_MSB 15U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_1_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_1_MASK 0xff00U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_1_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_1_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_1_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_190_ADDR [ PHY_DQ_TSEL_WR_TIMING_1 ]  */
#define MCU_PHY_DQ_TSEL_WR_TIMING_1_ADDR 760U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_1_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_1_LSB 16U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_1_MASK 0xff0000U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_1_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_1_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_1_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_190_ADDR [ PHY_DQS_OE_TIMING_1 ]  */
#define MCU_PHY_DQS_OE_TIMING_1_ADDR 760U
#define FIELD_MCU_PHY_DQS_OE_TIMING_1_MSB 31U
#define FIELD_MCU_PHY_DQS_OE_TIMING_1_LSB 24U
#define FIELD_MCU_PHY_DQS_OE_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_DQS_OE_TIMING_1_MASK 0xff000000U
#define FIELD_MCU_PHY_DQS_OE_TIMING_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_OE_TIMING_1_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_OE_TIMING_1_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_OE_TIMING_1_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_191_ADDR [ PHY_DQS_TSEL_RD_TIMING_1 ]  */
#define MCU_PHY_DQS_TSEL_RD_TIMING_1_ADDR 764U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_1_MSB 7U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_1_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_1_MASK 0xffU
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_1_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_1_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_1_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_191_ADDR [ PHY_DQS_TSEL_WR_TIMING_1 ]  */
#define MCU_PHY_DQS_TSEL_WR_TIMING_1_ADDR 764U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_1_MSB 15U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_1_LSB 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_1_MASK 0xff00U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_1_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_1_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_1_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_191_ADDR [ PHY_PER_CS_TRAINING_EN_1 ]  */
#define MCU_PHY_PER_CS_TRAINING_EN_1_ADDR 764U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_1_MSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_1_LSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_1_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_1_MASK 0x10000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_1_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_1_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_1_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_191_ADDR [ PHY_DQ_IE_TIMING_1 ]  */
#define MCU_PHY_DQ_IE_TIMING_1_ADDR 764U
#define FIELD_MCU_PHY_DQ_IE_TIMING_1_MSB 31U
#define FIELD_MCU_PHY_DQ_IE_TIMING_1_LSB 24U
#define FIELD_MCU_PHY_DQ_IE_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_DQ_IE_TIMING_1_MASK 0xff000000U
#define FIELD_MCU_PHY_DQ_IE_TIMING_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQ_IE_TIMING_1_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQ_IE_TIMING_1_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQ_IE_TIMING_1_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_192_ADDR [ PHY_DQS_IE_TIMING_1 ]  */
#define MCU_PHY_DQS_IE_TIMING_1_ADDR 768U
#define FIELD_MCU_PHY_DQS_IE_TIMING_1_MSB 7U
#define FIELD_MCU_PHY_DQS_IE_TIMING_1_LSB 0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_DQS_IE_TIMING_1_MASK 0xffU
#define FIELD_MCU_PHY_DQS_IE_TIMING_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_1_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_IE_TIMING_1_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_IE_TIMING_1_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_192_ADDR [ PHY_RDDATA_EN_IE_DLY_1 ]  */
#define MCU_PHY_RDDATA_EN_IE_DLY_1_ADDR 768U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_1_MSB 9U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_1_LSB 8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_1_WIDTH 2U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_1_MASK 0x300U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_1_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_1_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_1_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_192_ADDR [ PHY_IE_MODE_1 ]  */
#define MCU_PHY_IE_MODE_1_ADDR 768U
#define FIELD_MCU_PHY_IE_MODE_1_MSB 17U
#define FIELD_MCU_PHY_IE_MODE_1_LSB 16U
#define FIELD_MCU_PHY_IE_MODE_1_WIDTH 2U
#define FIELD_MCU_PHY_IE_MODE_1_MASK 0x30000U
#define FIELD_MCU_PHY_IE_MODE_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_IE_MODE_1_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_IE_MODE_1_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_IE_MODE_1_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_192_ADDR [ PHY_RDDATA_EN_DLY_1 ]  */
#define MCU_PHY_RDDATA_EN_DLY_1_ADDR 768U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_1_MSB 27U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_1_LSB 24U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_1_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_1_MASK 0xf000000U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_1_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDATA_EN_DLY_1_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDATA_EN_DLY_1_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_193_ADDR [ PHY_RDDATA_EN_TSEL_DLY_1 ]  */
#define MCU_PHY_RDDATA_EN_TSEL_DLY_1_ADDR 772U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_1_MSB 3U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_1_LSB 0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_1_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_1_MASK 0xfU
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_1_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_1_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_1_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_193_ADDR [ PHY_SW_MASTER_MODE_1 ]  */
#define MCU_PHY_SW_MASTER_MODE_1_ADDR 772U
#define FIELD_MCU_PHY_SW_MASTER_MODE_1_MSB 11U
#define FIELD_MCU_PHY_SW_MASTER_MODE_1_LSB 8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_1_WIDTH 4U
#define FIELD_MCU_PHY_SW_MASTER_MODE_1_MASK 0xf00U
#define FIELD_MCU_PHY_SW_MASTER_MODE_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_1_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_MASTER_MODE_1_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_MASTER_MODE_1_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_193_ADDR [ PHY_MASTER_DELAY_START_1 ]  */
#define MCU_PHY_MASTER_DELAY_START_1_ADDR 772U
#define FIELD_MCU_PHY_MASTER_DELAY_START_1_MSB 25U
#define FIELD_MCU_PHY_MASTER_DELAY_START_1_LSB 16U
#define FIELD_MCU_PHY_MASTER_DELAY_START_1_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_MASTER_DELAY_START_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DELAY_START_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DELAY_START_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_194_ADDR [ PHY_MASTER_DELAY_STEP_1 ]  */
#define MCU_PHY_MASTER_DELAY_STEP_1_ADDR 776U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_1_MSB 5U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_1_LSB 0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_1_WIDTH 6U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_1_MASK 0x3fU
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_1_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_1_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_1_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_194_ADDR [ PHY_MASTER_DELAY_WAIT_1 ]  */
#define MCU_PHY_MASTER_DELAY_WAIT_1_ADDR 776U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_1_MSB 15U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_1_LSB 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_1_WIDTH 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_1_MASK 0xff00U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_1_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_1_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_1_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_194_ADDR [ PHY_RPTR_UPDATE_1 ]  */
#define MCU_PHY_RPTR_UPDATE_1_ADDR 776U
#define FIELD_MCU_PHY_RPTR_UPDATE_1_MSB 19U
#define FIELD_MCU_PHY_RPTR_UPDATE_1_LSB 16U
#define FIELD_MCU_PHY_RPTR_UPDATE_1_WIDTH 4U
#define FIELD_MCU_PHY_RPTR_UPDATE_1_MASK 0xf0000U
#define FIELD_MCU_PHY_RPTR_UPDATE_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RPTR_UPDATE_1_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RPTR_UPDATE_1_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RPTR_UPDATE_1_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_194_ADDR [ PHY_WRLVL_DLY_STEP_1 ]  */
#define MCU_PHY_WRLVL_DLY_STEP_1_ADDR 776U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_1_MSB 27U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_1_LSB 24U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_1_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_1_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_1_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_1_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_1_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_195_ADDR [ PHY_WRLVL_RESP_WAIT_CNT_1 ]  */
#define MCU_PHY_WRLVL_RESP_WAIT_CNT_1_ADDR 780U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_1_MSB 4U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_1_LSB 0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_1_WIDTH 5U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_1_MASK 0x1fU
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_1_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_1_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_1_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_195_ADDR [ PHY_GTLVL_DLY_STEP_1 ]  */
#define MCU_PHY_GTLVL_DLY_STEP_1_ADDR 780U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_1_MSB 11U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_1_LSB 8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_1_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_1_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_1_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_1_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_1_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_195_ADDR [ PHY_GTLVL_RESP_WAIT_CNT_1 ]  */
#define MCU_PHY_GTLVL_RESP_WAIT_CNT_1_ADDR 780U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_1_MSB 20U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_1_LSB 16U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_1_WIDTH 5U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_1_MASK 0x1f0000U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_1_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_1_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_1_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_196_ADDR [ PHY_GTLVL_BACK_STEP_1 ]  */
#define MCU_PHY_GTLVL_BACK_STEP_1_ADDR 784U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_1_MSB 9U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_1_LSB 0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_1_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_1_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_1_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_1_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_1_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_196_ADDR [ PHY_GTLVL_FINAL_STEP_1 ]  */
#define MCU_PHY_GTLVL_FINAL_STEP_1_ADDR 784U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_1_MSB 25U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_1_LSB 16U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_1_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_197_ADDR [ PHY_X4_DQ_OE_TIMING_1 ]  */
#define MCU_PHY_X4_DQ_OE_TIMING_1_ADDR 788U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_1_MSB 7U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_1_LSB 0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_1_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_1_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_1_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_1_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_197_ADDR [ PHY_X4_DQ_TSEL_RD_TIMING_1 ]  */
#define MCU_PHY_X4_DQ_TSEL_RD_TIMING_1_ADDR 788U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_1_MSB 15U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_1_LSB 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_1_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_1_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_1_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_1_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_197_ADDR [ PHY_X4_DQ_TSEL_WR_TIMING_1 ]  */
#define MCU_PHY_X4_DQ_TSEL_WR_TIMING_1_ADDR 788U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_1_MSB 23U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_1_LSB 16U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_1_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_1_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_1_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_1_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_197_ADDR [ PHY_X4_DQ_IE_TIMING_1 ]  */
#define MCU_PHY_X4_DQ_IE_TIMING_1_ADDR 788U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_1_MSB 31U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_1_LSB 24U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_1_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_1_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_1_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_1_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_198_ADDR [ PHY_X4_DQS_OE_TIMING_1 ]  */
#define MCU_PHY_X4_DQS_OE_TIMING_1_ADDR 792U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_1_MSB 7U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_1_LSB 0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_1_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_1_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_1_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_1_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_198_ADDR [ PHY_X4_DQS_TSEL_RD_TIMING_1 ]  */
#define MCU_PHY_X4_DQS_TSEL_RD_TIMING_1_ADDR 792U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_1_MSB 15U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_1_LSB 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_1_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_1_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_1_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_1_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_198_ADDR [ PHY_X4_DQS_TSEL_WR_TIMING_1 ]  */
#define MCU_PHY_X4_DQS_TSEL_WR_TIMING_1_ADDR 792U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_1_MSB 23U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_1_LSB 16U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_1_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_1_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_1_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_1_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_198_ADDR [ PHY_X4_DQS_IE_TIMING_1 ]  */
#define MCU_PHY_X4_DQS_IE_TIMING_1_ADDR 792U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_1_MSB 31U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_1_LSB 24U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_1_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_1_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_1_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_1_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_1_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_1_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_199_ADDR [ PHY_X4_RPTR_UPDATE_1 ]  */
#define MCU_PHY_X4_RPTR_UPDATE_1_ADDR 796U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_1_MSB 3U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_1_LSB 0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_1_WIDTH 4U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_1_MASK 0xfU
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_1_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_1_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_1_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_1_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_199_ADDR [ PHY_RDLVL_DLY_STEP_1 ]  */
#define MCU_PHY_RDLVL_DLY_STEP_1_ADDR 796U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_1_MSB 11U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_1_LSB 8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_1_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_1_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_1_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_1_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_1_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_256_ADDR [ PHY_CLK_WR_BYPASS_SLAVE_DELAY_2 ]  */
#define MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_2_ADDR 1024U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_2_MSB 10U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_2_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_2_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_2_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_2_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_256_ADDR [ PHY_CLK_BYPASS_OVERRIDE_2 ]  */
#define MCU_PHY_CLK_BYPASS_OVERRIDE_2_ADDR 1024U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_2_MSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_2_LSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_2_WIDTH 1U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_2_MASK 0x10000U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_2_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_2_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_2_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_256_ADDR [ PHY_SW_WRDQ0_SHIFT_2 ]  */
#define MCU_PHY_SW_WRDQ0_SHIFT_2_ADDR 1024U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_2_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_2_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_2_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_2_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_2_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_2_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_2_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_257_ADDR [ PHY_SW_WRDQ1_SHIFT_2 ]  */
#define MCU_PHY_SW_WRDQ1_SHIFT_2_ADDR 1028U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_2_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_2_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_2_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_2_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_2_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_2_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_2_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_257_ADDR [ PHY_SW_WRDQ2_SHIFT_2 ]  */
#define MCU_PHY_SW_WRDQ2_SHIFT_2_ADDR 1028U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_2_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_2_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_2_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_2_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_2_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_2_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_2_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_257_ADDR [ PHY_SW_WRDQ3_SHIFT_2 ]  */
#define MCU_PHY_SW_WRDQ3_SHIFT_2_ADDR 1028U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_2_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_2_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_2_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_2_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_2_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_2_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_2_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_257_ADDR [ PHY_SW_WRDQ4_SHIFT_2 ]  */
#define MCU_PHY_SW_WRDQ4_SHIFT_2_ADDR 1028U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_2_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_2_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_2_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_2_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_2_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_2_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_2_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_258_ADDR [ PHY_SW_WRDQ5_SHIFT_2 ]  */
#define MCU_PHY_SW_WRDQ5_SHIFT_2_ADDR 1032U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_2_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_2_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_2_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_2_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_2_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_2_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_2_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_258_ADDR [ PHY_SW_WRDQ6_SHIFT_2 ]  */
#define MCU_PHY_SW_WRDQ6_SHIFT_2_ADDR 1032U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_2_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_2_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_2_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_2_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_2_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_2_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_2_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_258_ADDR [ PHY_SW_WRDQ7_SHIFT_2 ]  */
#define MCU_PHY_SW_WRDQ7_SHIFT_2_ADDR 1032U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_2_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_2_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_2_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_2_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_2_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_2_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_2_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_258_ADDR [ PHY_SW_WRDM_SHIFT_2 ]  */
#define MCU_PHY_SW_WRDM_SHIFT_2_ADDR 1032U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_2_MSB 28U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_2_LSB 24U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_2_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_2_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_2_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_2_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_2_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_259_ADDR [ PHY_SW_WRDQS_SHIFT_2 ]  */
#define MCU_PHY_SW_WRDQS_SHIFT_2_ADDR 1036U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_2_MSB 3U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_2_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_2_WIDTH 4U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_2_MASK 0xfU
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_2_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_2_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_2_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_259_ADDR [ PHY_DQ_TSEL_ENABLE_2 ]  */
#define MCU_PHY_DQ_TSEL_ENABLE_2_ADDR 1036U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_2_MSB 10U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_2_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_2_WIDTH 3U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_2_MASK 0x700U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_2_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_2_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_2_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_260_ADDR [ PHY_DQ_TSEL_SELECT_2 ]  */
#define MCU_PHY_DQ_TSEL_SELECT_2_ADDR 1040U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_2_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_2_LSB 0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_2_WIDTH 24U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_2_MASK 0xffffffU
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_2_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_2_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_2_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_260_ADDR [ PHY_DQS_TSEL_ENABLE_2 ]  */
#define MCU_PHY_DQS_TSEL_ENABLE_2_ADDR 1040U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_2_MSB 26U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_2_LSB 24U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_2_WIDTH 3U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_2_MASK 0x7000000U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_2_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_2_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_2_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_261_ADDR [ PHY_DQS_TSEL_SELECT_2 ]  */
#define MCU_PHY_DQS_TSEL_SELECT_2_ADDR 1044U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_2_MSB 23U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_2_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_2_WIDTH 24U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_2_MASK 0xffffffU
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_2_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_2_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_2_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_261_ADDR [ PHY_DDR4_2 ]  */
#define MCU_PHY_DDR4_2_ADDR 1044U
#define FIELD_MCU_PHY_DDR4_2_MSB 24U
#define FIELD_MCU_PHY_DDR4_2_LSB 24U
#define FIELD_MCU_PHY_DDR4_2_WIDTH 1U
#define FIELD_MCU_PHY_DDR4_2_MASK 0x1000000U
#define FIELD_MCU_PHY_DDR4_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DDR4_2_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DDR4_2_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DDR4_2_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_262_ADDR [ PHY_TWO_CYC_PREAMBLE_2 ]  */
#define MCU_PHY_TWO_CYC_PREAMBLE_2_ADDR 1048U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_2_MSB 1U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_2_LSB 0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_2_WIDTH 2U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_2_MASK 0x3U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_2_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_2_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_2_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_262_ADDR [ PHY_DBI_MODE_2 ]  */
#define MCU_PHY_DBI_MODE_2_ADDR 1048U
#define FIELD_MCU_PHY_DBI_MODE_2_MSB 9U
#define FIELD_MCU_PHY_DBI_MODE_2_LSB 8U
#define FIELD_MCU_PHY_DBI_MODE_2_WIDTH 2U
#define FIELD_MCU_PHY_DBI_MODE_2_MASK 0x300U
#define FIELD_MCU_PHY_DBI_MODE_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DBI_MODE_2_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DBI_MODE_2_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DBI_MODE_2_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_262_ADDR [ PHY_PER_RANK_CS_MAP_2 ]  */
#define MCU_PHY_PER_RANK_CS_MAP_2_ADDR 1048U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_2_MSB 23U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_2_LSB 16U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_2_WIDTH 8U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_2_MASK 0xff0000U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_2_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_2_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_2_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_262_ADDR [ PHY_PER_CS_TRAINING_MULTICAST_EN_2 ]  */
#define MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_2_ADDR 1048U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_2_MSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_2_LSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_2_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_2_MASK 0x1000000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_2_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_2_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_2_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_263_ADDR [ PHY_PER_CS_TRAINING_INDEX_2 ]  */
#define MCU_PHY_PER_CS_TRAINING_INDEX_2_ADDR 1052U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_2_MSB 2U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_2_LSB 0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_2_WIDTH 3U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_2_MASK 0x7U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_2_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_2_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_2_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_263_ADDR [ PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_2 ]  */
#define MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_2_ADDR 1052U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_2_MSB 9U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_2_LSB 8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_2_WIDTH 2U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_2_MASK 0x300U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_2_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_2_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_2_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_263_ADDR [ PHY_LPBK_CONTROL_2 ]  */
#define MCU_PHY_LPBK_CONTROL_2_ADDR 1052U
#define FIELD_MCU_PHY_LPBK_CONTROL_2_MSB 22U
#define FIELD_MCU_PHY_LPBK_CONTROL_2_LSB 16U
#define FIELD_MCU_PHY_LPBK_CONTROL_2_WIDTH 7U
#define FIELD_MCU_PHY_LPBK_CONTROL_2_MASK 0x7f0000U
#define FIELD_MCU_PHY_LPBK_CONTROL_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_LPBK_CONTROL_2_RD(src) ((0x7f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_LPBK_CONTROL_2_WR(dst) (0x7f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_LPBK_CONTROL_2_SET(dst, src) (((dst) & ~0x7f0000U) | (((uint32_t)(src) << 16U) & 0x7f0000U))

/*  DENALI_PHY_264_ADDR [ PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2_ADDR 1056U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_264_ADDR [ PHY_GATE_ERROR_DELAY_SELECT_2 ]  */
#define MCU_PHY_GATE_ERROR_DELAY_SELECT_2_ADDR 1056U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_2_MSB 20U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_2_LSB 16U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_2_WIDTH 5U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_2_MASK 0x1f0000U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_2_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_2_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_2_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_264_ADDR [ SC_PHY_SNAP_OBS_REGS_2 ]  */
#define MCU_SC_PHY_SNAP_OBS_REGS_2_ADDR 1056U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_2_MSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_2_LSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_2_WIDTH 1U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_2_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_2_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_2_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_2_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_2_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_265_ADDR [ PHY_SLAVE_LOOP_CNT_UPDATE_2 ]  */
#define MCU_PHY_SLAVE_LOOP_CNT_UPDATE_2_ADDR 1060U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_2_MSB 2U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_2_LSB 0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_2_WIDTH 3U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_2_MASK 0x7U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_2_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_2_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_2_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_265_ADDR [ PHY_SW_FIFO_PTR_RST_DISABLE_2 ]  */
#define MCU_PHY_SW_FIFO_PTR_RST_DISABLE_2_ADDR 1060U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_2_MSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_2_LSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_2_WIDTH 1U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_2_MASK 0x100U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_2_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_2_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_2_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_265_ADDR [ PHY_MASTER_DLY_LOCK_OBS_SELECT_2 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_2_ADDR 1060U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_2_MSB 18U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_2_LSB 16U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_2_WIDTH 3U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_2_MASK 0x70000U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_2_RD(src) ((0x70000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_2_WR(dst) (0x70000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_2_SET(dst, src) (((dst) & ~0x70000U) | (((uint32_t)(src) << 16U) & 0x70000U))

/*  DENALI_PHY_265_ADDR [ PHY_RDDQ_ENC_OBS_SELECT_2 ]  */
#define MCU_PHY_RDDQ_ENC_OBS_SELECT_2_ADDR 1060U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_2_MSB 26U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_2_LSB 24U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_2_WIDTH 3U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_2_MASK 0x7000000U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_2_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_2_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_2_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_266_ADDR [ PHY_RDDQS_DQ_ENC_OBS_SELECT_2 ]  */
#define MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_2_ADDR 1064U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_2_MSB 3U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_2_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_2_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_2_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_2_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_2_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_2_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_266_ADDR [ PHY_WR_ENC_OBS_SELECT_2 ]  */
#define MCU_PHY_WR_ENC_OBS_SELECT_2_ADDR 1064U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_2_MSB 11U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_2_LSB 8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_2_WIDTH 4U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_2_MASK 0xf00U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_2_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_2_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_2_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_266_ADDR [ PHY_WR_SHIFT_OBS_SELECT_2 ]  */
#define MCU_PHY_WR_SHIFT_OBS_SELECT_2_ADDR 1064U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_2_MSB 19U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_2_LSB 16U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_2_WIDTH 4U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_2_MASK 0xf0000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_2_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_2_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_2_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_266_ADDR [ PHY_FIFO_PTR_OBS_SELECT_2 ]  */
#define MCU_PHY_FIFO_PTR_OBS_SELECT_2_ADDR 1064U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_2_MSB 27U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_2_LSB 24U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_2_WIDTH 4U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_2_MASK 0xf000000U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_2_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_2_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_2_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_267_ADDR [ PHY_LVL_DEBUG_MODE_2 ]  */
#define MCU_PHY_LVL_DEBUG_MODE_2_ADDR 1068U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_2_MSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_2_LSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_2_WIDTH 1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_2_MASK 0x1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_2_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_2_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_2_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_267_ADDR [ SC_PHY_LVL_DEBUG_CONT_2 ]  */
#define MCU_SC_PHY_LVL_DEBUG_CONT_2_ADDR 1068U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_2_MSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_2_LSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_2_WIDTH 1U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_2_MASK 0x100U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_2_SHIFT_MASK 0x8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_2_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_2_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_2_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_267_ADDR [ PHY_WRLVL_CAPTURE_CNT_2 ]  */
#define MCU_PHY_WRLVL_CAPTURE_CNT_2_ADDR 1068U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_2_MSB 21U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_2_LSB 16U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_2_WIDTH 6U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_2_MASK 0x3f0000U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_2_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_2_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_2_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_267_ADDR [ PHY_WRLVL_UPDT_WAIT_CNT_2 ]  */
#define MCU_PHY_WRLVL_UPDT_WAIT_CNT_2_ADDR 1068U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_2_MSB 27U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_2_LSB 24U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_2_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_2_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_2_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_2_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_2_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_268_ADDR [ PHY_GTLVL_CAPTURE_CNT_2 ]  */
#define MCU_PHY_GTLVL_CAPTURE_CNT_2_ADDR 1072U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_2_MSB 5U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_2_LSB 0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_2_WIDTH 6U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_2_MASK 0x3fU
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_2_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_2_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_2_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_268_ADDR [ PHY_GTLVL_UPDT_WAIT_CNT_2 ]  */
#define MCU_PHY_GTLVL_UPDT_WAIT_CNT_2_ADDR 1072U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_2_MSB 11U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_2_LSB 8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_2_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_2_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_2_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_2_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_2_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_268_ADDR [ PHY_RDLVL_CAPTURE_CNT_2 ]  */
#define MCU_PHY_RDLVL_CAPTURE_CNT_2_ADDR 1072U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_2_MSB 21U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_2_LSB 16U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_2_WIDTH 6U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_2_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_2_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_2_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_2_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_268_ADDR [ PHY_RDLVL_UPDT_WAIT_CNT_2 ]  */
#define MCU_PHY_RDLVL_UPDT_WAIT_CNT_2_ADDR 1072U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_2_MSB 27U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_2_LSB 24U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_2_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_2_MASK 0xf000000U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_2_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_2_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_2_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_269_ADDR [ PHY_RDLVL_OP_MODE_2 ]  */
#define MCU_PHY_RDLVL_OP_MODE_2_ADDR 1076U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_2_MSB 1U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_2_LSB 0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_2_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_2_MASK 0x3U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_2_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_OP_MODE_2_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_OP_MODE_2_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_269_ADDR [ PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2_ADDR 1076U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2_MSB 11U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2_LSB 8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_269_ADDR [ PHY_RDLVL_DATA_MASK_2 ]  */
#define MCU_PHY_RDLVL_DATA_MASK_2_ADDR 1076U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_2_MSB 23U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_2_LSB 16U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_2_WIDTH 8U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_2_MASK 0xff0000U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_2_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_2_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_2_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_270_ADDR [ PHY_RDLVL_DATA_SWIZZLE_2 ]  */
#define MCU_PHY_RDLVL_DATA_SWIZZLE_2_ADDR 1080U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_2_MSB 31U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_2_LSB 0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_2_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_2_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_2_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_2_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_2_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_271_ADDR [ SC_PHY_MANUAL_CLEAR_2 ]  */
#define MCU_SC_PHY_MANUAL_CLEAR_2_ADDR 1084U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_2_MSB 4U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_2_LSB 0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_2_WIDTH 5U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_2_MASK 0x1fU
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_2_SHIFT_MASK 0x0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_2_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_2_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_2_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_271_ADDR [ PHY_FIFO_PTR_OBS_2 ]  */
#define MCU_PHY_FIFO_PTR_OBS_2_ADDR 1084U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_2_MSB 15U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_2_LSB 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_2_WIDTH 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_2_MASK 0xff00U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_2_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_2_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_2_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_272_ADDR [ PHY_LPBK_RESULT_OBS_2 ]  */
#define MCU_PHY_LPBK_RESULT_OBS_2_ADDR 1088U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_2_MSB 31U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_2_LSB 0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_2_WIDTH 32U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_2_MASK 0xffffffffU
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_2_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_2_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_2_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_273_ADDR [ PHY_MASTER_DLY_LOCK_OBS_2 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_2_ADDR 1092U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_2_MSB 9U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_2_LSB 0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_2_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_2_MASK 0x3ffU
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_273_ADDR [ PHY_RDDQ_SLV_DLY_ENC_OBS_2 ]  */
#define MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_2_ADDR 1092U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_2_MSB 21U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_2_LSB 16U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_2_WIDTH 6U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_2_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_2_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_2_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_2_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_273_ADDR [ PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2 ]  */
#define MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2_ADDR 1092U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2_MSB 30U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2_LSB 24U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2_WIDTH 7U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2_MASK 0x7f000000U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2_RD(src) ((0x7f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2_WR(dst) (0x7f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2_SET(dst, src) (((dst) & ~0x7f000000U) | (((uint32_t)(src) << 24U) & 0x7f000000U))

/*  DENALI_PHY_274_ADDR [ PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2 ]  */
#define MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2_ADDR 1096U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2_MSB 7U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2_MASK 0xffU
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_274_ADDR [ PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2 ]  */
#define MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2_ADDR 1096U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2_MSB 15U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2_LSB 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2_MASK 0xff00U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_274_ADDR [ PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2 ]  */
#define MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2_ADDR 1096U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_275_ADDR [ PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2 ]  */
#define MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2_ADDR 1100U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2_MSB 6U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2_LSB 0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2_WIDTH 7U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2_MASK 0x7fU
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  DENALI_PHY_275_ADDR [ PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2 ]  */
#define MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2_ADDR 1100U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2_MSB 15U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2_LSB 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2_WIDTH 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2_MASK 0xff00U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_275_ADDR [ PHY_WR_ADDER_SLV_DLY_ENC_OBS_2 ]  */
#define MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_2_ADDR 1100U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_2_MSB 23U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_2_LSB 16U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_2_WIDTH 8U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_2_MASK 0xff0000U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_2_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_2_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_2_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_275_ADDR [ PHY_WR_SHIFT_OBS_2 ]  */
#define MCU_PHY_WR_SHIFT_OBS_2_ADDR 1100U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_2_MSB 26U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_2_LSB 24U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_2_WIDTH 3U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_2_MASK 0x7000000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_2_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_2_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_2_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_276_ADDR [ PHY_WRLVL_HARD0_DELAY_OBS_2 ]  */
#define MCU_PHY_WRLVL_HARD0_DELAY_OBS_2_ADDR 1104U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_2_MSB 9U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_2_LSB 0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_2_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_2_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_276_ADDR [ PHY_WRLVL_HARD1_DELAY_OBS_2 ]  */
#define MCU_PHY_WRLVL_HARD1_DELAY_OBS_2_ADDR 1104U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_2_MSB 25U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_2_LSB 16U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_2_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_277_ADDR [ PHY_WRLVL_STATUS_OBS_2 ]  */
#define MCU_PHY_WRLVL_STATUS_OBS_2_ADDR 1108U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_2_MSB 18U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_2_LSB 0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_2_WIDTH 19U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_2_MASK 0x7ffffU
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_2_RD(src) ((0x7ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_2_WR(dst) (0x7ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_2_SET(dst, src) (((dst) & ~0x7ffffU) | (((uint32_t)(src) << 0U) & 0x7ffffU))

/*  DENALI_PHY_278_ADDR [ PHY_WRLVL_ERROR_OBS_2 ]  */
#define MCU_PHY_WRLVL_ERROR_OBS_2_ADDR 1112U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_2_MSB 31U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_2_LSB 0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_2_WIDTH 32U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_2_MASK 0xffffffffU
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_2_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_2_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_2_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_279_ADDR [ PHY_GTLVL_HARD0_DELAY_OBS_2 ]  */
#define MCU_PHY_GTLVL_HARD0_DELAY_OBS_2_ADDR 1116U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_2_MSB 13U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_2_LSB 0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_2_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_2_MASK 0x3fffU
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_2_RD(src) ((0x3fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_2_WR(dst) (0x3fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_2_SET(dst, src) (((dst) & ~0x3fffU) | (((uint32_t)(src) << 0U) & 0x3fffU))

/*  DENALI_PHY_279_ADDR [ PHY_GTLVL_HARD1_DELAY_OBS_2 ]  */
#define MCU_PHY_GTLVL_HARD1_DELAY_OBS_2_ADDR 1116U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_2_MSB 29U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_2_LSB 16U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_2_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_2_MASK 0x3fff0000U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_2_RD(src) ((0x3fff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_2_WR(dst) (0x3fff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_2_SET(dst, src) (((dst) & ~0x3fff0000U) | (((uint32_t)(src) << 16U) & 0x3fff0000U))

/*  DENALI_PHY_280_ADDR [ PHY_GTLVL_STATUS_OBS_2 ]  */
#define MCU_PHY_GTLVL_STATUS_OBS_2_ADDR 1120U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_2_MSB 14U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_2_LSB 0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_2_WIDTH 15U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_2_MASK 0x7fffU
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_2_RD(src) ((0x7fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_2_WR(dst) (0x7fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_2_SET(dst, src) (((dst) & ~0x7fffU) | (((uint32_t)(src) << 0U) & 0x7fffU))

/*  DENALI_PHY_280_ADDR [ PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2_ADDR 1120U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2_MSB 25U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_281_ADDR [ PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2_ADDR 1124U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_281_ADDR [ PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2_ADDR 1124U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2_MSB 17U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2_MASK 0x30000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_282_ADDR [ PHY_RDLVL_STATUS_OBS_2 ]  */
#define MCU_PHY_RDLVL_STATUS_OBS_2_ADDR 1128U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_2_MSB 31U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_2_LSB 0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_2_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_2_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_2_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_2_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_2_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_283_ADDR [ PHY_X4_SW_WRDQS_SHIFT_2 ]  */
#define MCU_PHY_X4_SW_WRDQS_SHIFT_2_ADDR 1132U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_2_MSB 3U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_2_LSB 0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_2_WIDTH 4U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_2_MASK 0xfU
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_2_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_2_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_2_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_283_ADDR [ PHY_X4_ENC_OBS_SELECT_2 ]  */
#define MCU_PHY_X4_ENC_OBS_SELECT_2_ADDR 1132U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_2_MSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_2_LSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_2_WIDTH 1U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_2_MASK 0x100U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_2_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_2_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_2_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_283_ADDR [ PHY_DQS_RATIO_X8_2 ]  */
#define MCU_PHY_DQS_RATIO_X8_2_ADDR 1132U
#define FIELD_MCU_PHY_DQS_RATIO_X8_2_MSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_2_LSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_2_WIDTH 1U
#define FIELD_MCU_PHY_DQS_RATIO_X8_2_MASK 0x10000U
#define FIELD_MCU_PHY_DQS_RATIO_X8_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQS_RATIO_X8_2_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQS_RATIO_X8_2_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQS_RATIO_X8_2_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_283_ADDR [ SC_PHY_RX_CAL_START_2 ]  */
#define MCU_SC_PHY_RX_CAL_START_2_ADDR 1132U
#define FIELD_MCU_SC_PHY_RX_CAL_START_2_MSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_2_LSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_2_WIDTH 1U
#define FIELD_MCU_SC_PHY_RX_CAL_START_2_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_RX_CAL_START_2_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_RX_CAL_START_2_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_RX_CAL_START_2_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_RX_CAL_START_2_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_284_ADDR [ PHY_RX_CAL_OVERRIDE_2 ]  */
#define MCU_PHY_RX_CAL_OVERRIDE_2_ADDR 1136U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_2_MSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_2_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_2_WIDTH 1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_2_MASK 0x1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_2_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_2_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_2_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_284_ADDR [ PHY_RX_CAL_SAMPLE_WAIT_2 ]  */
#define MCU_PHY_RX_CAL_SAMPLE_WAIT_2_ADDR 1136U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_2_MSB 15U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_2_LSB 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_2_WIDTH 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_2_MASK 0xff00U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_2_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_2_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_2_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_284_ADDR [ PHY_RX_CAL_DQ0_2 ]  */
#define MCU_PHY_RX_CAL_DQ0_2_ADDR 1136U
#define FIELD_MCU_PHY_RX_CAL_DQ0_2_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ0_2_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ0_2_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ0_2_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ0_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ0_2_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ0_2_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ0_2_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_285_ADDR [ PHY_RX_CAL_DQ1_2 ]  */
#define MCU_PHY_RX_CAL_DQ1_2_ADDR 1140U
#define FIELD_MCU_PHY_RX_CAL_DQ1_2_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ1_2_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_2_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ1_2_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ1_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_2_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ1_2_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ1_2_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_285_ADDR [ PHY_RX_CAL_DQ2_2 ]  */
#define MCU_PHY_RX_CAL_DQ2_2_ADDR 1140U
#define FIELD_MCU_PHY_RX_CAL_DQ2_2_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ2_2_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ2_2_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ2_2_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ2_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ2_2_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ2_2_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ2_2_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_286_ADDR [ PHY_RX_CAL_DQ3_2 ]  */
#define MCU_PHY_RX_CAL_DQ3_2_ADDR 1144U
#define FIELD_MCU_PHY_RX_CAL_DQ3_2_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ3_2_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_2_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ3_2_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ3_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_2_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ3_2_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ3_2_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_286_ADDR [ PHY_RX_CAL_DQ4_2 ]  */
#define MCU_PHY_RX_CAL_DQ4_2_ADDR 1144U
#define FIELD_MCU_PHY_RX_CAL_DQ4_2_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ4_2_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ4_2_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ4_2_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ4_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ4_2_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ4_2_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ4_2_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_287_ADDR [ PHY_RX_CAL_DQ5_2 ]  */
#define MCU_PHY_RX_CAL_DQ5_2_ADDR 1148U
#define FIELD_MCU_PHY_RX_CAL_DQ5_2_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ5_2_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_2_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ5_2_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ5_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_2_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ5_2_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ5_2_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_287_ADDR [ PHY_RX_CAL_DQ6_2 ]  */
#define MCU_PHY_RX_CAL_DQ6_2_ADDR 1148U
#define FIELD_MCU_PHY_RX_CAL_DQ6_2_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ6_2_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ6_2_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ6_2_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ6_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ6_2_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ6_2_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ6_2_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_288_ADDR [ PHY_RX_CAL_DQ7_2 ]  */
#define MCU_PHY_RX_CAL_DQ7_2_ADDR 1152U
#define FIELD_MCU_PHY_RX_CAL_DQ7_2_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ7_2_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_2_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ7_2_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ7_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_2_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ7_2_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ7_2_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_288_ADDR [ PHY_RX_CAL_DM_2 ]  */
#define MCU_PHY_RX_CAL_DM_2_ADDR 1152U
#define FIELD_MCU_PHY_RX_CAL_DM_2_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DM_2_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DM_2_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DM_2_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DM_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DM_2_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DM_2_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DM_2_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_289_ADDR [ PHY_RX_CAL_DQS_2 ]  */
#define MCU_PHY_RX_CAL_DQS_2_ADDR 1156U
#define FIELD_MCU_PHY_RX_CAL_DQS_2_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQS_2_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQS_2_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQS_2_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQS_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQS_2_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQS_2_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQS_2_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_289_ADDR [ PHY_RX_CAL_FDBK_2 ]  */
#define MCU_PHY_RX_CAL_FDBK_2_ADDR 1156U
#define FIELD_MCU_PHY_RX_CAL_FDBK_2_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_FDBK_2_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_FDBK_2_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_FDBK_2_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_FDBK_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_FDBK_2_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_FDBK_2_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_FDBK_2_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_290_ADDR [ PHY_RX_CAL_X4_FDBK_2 ]  */
#define MCU_PHY_RX_CAL_X4_FDBK_2_ADDR 1160U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_2_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_2_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_2_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_2_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_2_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_2_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_2_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_290_ADDR [ PHY_RX_CAL_OBS_2 ]  */
#define MCU_PHY_RX_CAL_OBS_2_ADDR 1160U
#define FIELD_MCU_PHY_RX_CAL_OBS_2_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_OBS_2_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_OBS_2_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_OBS_2_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_OBS_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_OBS_2_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_OBS_2_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_OBS_2_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_291_ADDR [ PHY_CLK_WRDQ0_SLAVE_DELAY_2 ]  */
#define MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_2_ADDR 1164U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_2_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_2_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_2_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_2_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_2_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_291_ADDR [ PHY_CLK_WRDQ1_SLAVE_DELAY_2 ]  */
#define MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_2_ADDR 1164U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_2_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_2_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_2_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_2_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_2_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_292_ADDR [ PHY_CLK_WRDQ2_SLAVE_DELAY_2 ]  */
#define MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_2_ADDR 1168U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_2_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_2_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_2_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_2_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_2_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_292_ADDR [ PHY_CLK_WRDQ3_SLAVE_DELAY_2 ]  */
#define MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_2_ADDR 1168U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_2_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_2_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_2_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_2_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_2_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_293_ADDR [ PHY_CLK_WRDQ4_SLAVE_DELAY_2 ]  */
#define MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_2_ADDR 1172U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_2_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_2_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_2_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_2_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_2_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_293_ADDR [ PHY_CLK_WRDQ5_SLAVE_DELAY_2 ]  */
#define MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_2_ADDR 1172U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_2_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_2_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_2_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_2_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_2_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_294_ADDR [ PHY_CLK_WRDQ6_SLAVE_DELAY_2 ]  */
#define MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_2_ADDR 1176U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_2_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_2_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_2_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_2_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_2_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_294_ADDR [ PHY_CLK_WRDQ7_SLAVE_DELAY_2 ]  */
#define MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_2_ADDR 1176U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_2_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_2_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_2_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_2_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_2_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_295_ADDR [ PHY_CLK_WRDM_SLAVE_DELAY_2 ]  */
#define MCU_PHY_CLK_WRDM_SLAVE_DELAY_2_ADDR 1180U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_2_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_2_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_2_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_2_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_2_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_295_ADDR [ PHY_CLK_WRDQS_SLAVE_DELAY_2 ]  */
#define MCU_PHY_CLK_WRDQS_SLAVE_DELAY_2_ADDR 1180U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_296_ADDR [ PHY_RDDQ0_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQ0_SLAVE_DELAY_2_ADDR 1184U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_296_ADDR [ PHY_RDDQ1_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQ1_SLAVE_DELAY_2_ADDR 1184U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_297_ADDR [ PHY_RDDQ2_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQ2_SLAVE_DELAY_2_ADDR 1188U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_297_ADDR [ PHY_RDDQ3_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQ3_SLAVE_DELAY_2_ADDR 1188U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_298_ADDR [ PHY_RDDQ4_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQ4_SLAVE_DELAY_2_ADDR 1192U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_298_ADDR [ PHY_RDDQ5_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQ5_SLAVE_DELAY_2_ADDR 1192U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_299_ADDR [ PHY_RDDQ6_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQ6_SLAVE_DELAY_2_ADDR 1196U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_299_ADDR [ PHY_RDDQ7_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQ7_SLAVE_DELAY_2_ADDR 1196U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_300_ADDR [ PHY_RDDM_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDM_SLAVE_DELAY_2_ADDR 1200U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_300_ADDR [ PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2_ADDR 1200U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_301_ADDR [ PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2_ADDR 1204U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_301_ADDR [ PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2_ADDR 1204U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_302_ADDR [ PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2_ADDR 1208U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_302_ADDR [ PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2_ADDR 1208U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_303_ADDR [ PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2_ADDR 1212U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_303_ADDR [ PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2_ADDR 1212U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_304_ADDR [ PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2_ADDR 1216U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_304_ADDR [ PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2_ADDR 1216U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_305_ADDR [ PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2_ADDR 1220U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_305_ADDR [ PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2_ADDR 1220U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_306_ADDR [ PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2_ADDR 1224U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_306_ADDR [ PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2_ADDR 1224U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_307_ADDR [ PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2_ADDR 1228U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_307_ADDR [ PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2_ADDR 1228U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_308_ADDR [ PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2_ADDR 1232U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_308_ADDR [ PHY_RDDQS_DM_RISE_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_2_ADDR 1232U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_309_ADDR [ PHY_RDDQS_DM_FALL_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_2_ADDR 1236U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_309_ADDR [ PHY_RDDQS_GATE_SLAVE_DELAY_2 ]  */
#define MCU_PHY_RDDQS_GATE_SLAVE_DELAY_2_ADDR 1236U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_310_ADDR [ PHY_RDDQS_LATENCY_ADJUST_2 ]  */
#define MCU_PHY_RDDQS_LATENCY_ADJUST_2_ADDR 1240U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_2_MSB 3U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_2_LSB 0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_2_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_2_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_2_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_2_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_2_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_310_ADDR [ PHY_WRITE_PATH_LAT_ADD_2 ]  */
#define MCU_PHY_WRITE_PATH_LAT_ADD_2_ADDR 1240U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_2_MSB 10U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_2_LSB 8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_2_WIDTH 3U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_2_MASK 0x700U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_2_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_2_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_2_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_310_ADDR [ PHY_WRLVL_DELAY_EARLY_THRESHOLD_2 ]  */
#define MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_2_ADDR 1240U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_2_MSB 25U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_2_LSB 16U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_2_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_311_ADDR [ PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2 ]  */
#define MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2_ADDR 1244U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2_MSB 9U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2_LSB 0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_311_ADDR [ PHY_WRLVL_EARLY_FORCE_0_2 ]  */
#define MCU_PHY_WRLVL_EARLY_FORCE_0_2_ADDR 1244U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_2_MSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_2_LSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_2_WIDTH 1U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_2_MASK 0x10000U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_2_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_2_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_2_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_312_ADDR [ PHY_GTLVL_RDDQS_SLV_DLY_START_2 ]  */
#define MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_2_ADDR 1248U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_2_MSB 9U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_2_LSB 0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_2_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_2_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_312_ADDR [ PHY_GTLVL_LAT_ADJ_START_2 ]  */
#define MCU_PHY_GTLVL_LAT_ADJ_START_2_ADDR 1248U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_2_MSB 19U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_2_LSB 16U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_2_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_2_MASK 0xf0000U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_2_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_2_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_2_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_313_ADDR [ PHY_X4_CLK_WRDQS_SLAVE_DELAY_2 ]  */
#define MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_2_ADDR 1252U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_313_ADDR [ PHY_X4_RDDQS_GATE_SLAVE_DELAY_2 ]  */
#define MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_2_ADDR 1252U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_2_MSB 25U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_2_LSB 16U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_314_ADDR [ PHY_X4_RDDQS_LATENCY_ADJUST_2 ]  */
#define MCU_PHY_X4_RDDQS_LATENCY_ADJUST_2_ADDR 1256U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_2_MSB 3U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_2_LSB 0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_2_WIDTH 4U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_2_MASK 0xfU
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_2_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_2_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_2_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_314_ADDR [ PHY_X4_WRITE_PATH_LAT_ADD_2 ]  */
#define MCU_PHY_X4_WRITE_PATH_LAT_ADD_2_ADDR 1256U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_2_MSB 10U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_2_LSB 8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_2_WIDTH 3U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_2_MASK 0x700U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_2_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_2_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_2_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_314_ADDR [ PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_2 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_2_ADDR 1256U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_2_MSB 25U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_2_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_2_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_315_ADDR [ PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_2 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_2_ADDR 1260U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_2_MSB 9U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_2_LSB 0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_2_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_2_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_315_ADDR [ PHY_X4_WRLVL_EARLY_FORCE_0_2 ]  */
#define MCU_PHY_X4_WRLVL_EARLY_FORCE_0_2_ADDR 1260U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_2_MSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_2_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_2_WIDTH 1U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_2_MASK 0x10000U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_2_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_2_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_2_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_316_ADDR [ PHY_X4_GTLVL_RDDQS_SLV_DLY_START_2 ]  */
#define MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_2_ADDR 1264U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_2_MSB 9U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_2_LSB 0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_2_WIDTH 10U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_2_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_316_ADDR [ PHY_X4_GTLVL_LAT_ADJ_START_2 ]  */
#define MCU_PHY_X4_GTLVL_LAT_ADJ_START_2_ADDR 1264U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_2_MSB 19U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_2_LSB 16U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_2_WIDTH 4U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_2_MASK 0xf0000U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_2_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_2_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_2_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_317_ADDR [ PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2_ADDR 1268U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_318_ADDR [ PHY_DQ_OE_TIMING_2 ]  */
#define MCU_PHY_DQ_OE_TIMING_2_ADDR 1272U
#define FIELD_MCU_PHY_DQ_OE_TIMING_2_MSB 7U
#define FIELD_MCU_PHY_DQ_OE_TIMING_2_LSB 0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_DQ_OE_TIMING_2_MASK 0xffU
#define FIELD_MCU_PHY_DQ_OE_TIMING_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_2_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_OE_TIMING_2_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_OE_TIMING_2_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_318_ADDR [ PHY_DQ_TSEL_RD_TIMING_2 ]  */
#define MCU_PHY_DQ_TSEL_RD_TIMING_2_ADDR 1272U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_2_MSB 15U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_2_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_2_MASK 0xff00U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_2_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_2_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_2_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_318_ADDR [ PHY_DQ_TSEL_WR_TIMING_2 ]  */
#define MCU_PHY_DQ_TSEL_WR_TIMING_2_ADDR 1272U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_2_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_2_LSB 16U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_2_MASK 0xff0000U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_2_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_2_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_2_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_318_ADDR [ PHY_DQS_OE_TIMING_2 ]  */
#define MCU_PHY_DQS_OE_TIMING_2_ADDR 1272U
#define FIELD_MCU_PHY_DQS_OE_TIMING_2_MSB 31U
#define FIELD_MCU_PHY_DQS_OE_TIMING_2_LSB 24U
#define FIELD_MCU_PHY_DQS_OE_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_DQS_OE_TIMING_2_MASK 0xff000000U
#define FIELD_MCU_PHY_DQS_OE_TIMING_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_OE_TIMING_2_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_OE_TIMING_2_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_OE_TIMING_2_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_319_ADDR [ PHY_DQS_TSEL_RD_TIMING_2 ]  */
#define MCU_PHY_DQS_TSEL_RD_TIMING_2_ADDR 1276U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_2_MSB 7U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_2_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_2_MASK 0xffU
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_2_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_2_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_2_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_319_ADDR [ PHY_DQS_TSEL_WR_TIMING_2 ]  */
#define MCU_PHY_DQS_TSEL_WR_TIMING_2_ADDR 1276U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_2_MSB 15U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_2_LSB 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_2_MASK 0xff00U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_2_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_2_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_2_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_319_ADDR [ PHY_PER_CS_TRAINING_EN_2 ]  */
#define MCU_PHY_PER_CS_TRAINING_EN_2_ADDR 1276U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_2_MSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_2_LSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_2_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_2_MASK 0x10000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_2_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_2_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_2_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_319_ADDR [ PHY_DQ_IE_TIMING_2 ]  */
#define MCU_PHY_DQ_IE_TIMING_2_ADDR 1276U
#define FIELD_MCU_PHY_DQ_IE_TIMING_2_MSB 31U
#define FIELD_MCU_PHY_DQ_IE_TIMING_2_LSB 24U
#define FIELD_MCU_PHY_DQ_IE_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_DQ_IE_TIMING_2_MASK 0xff000000U
#define FIELD_MCU_PHY_DQ_IE_TIMING_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQ_IE_TIMING_2_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQ_IE_TIMING_2_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQ_IE_TIMING_2_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_320_ADDR [ PHY_DQS_IE_TIMING_2 ]  */
#define MCU_PHY_DQS_IE_TIMING_2_ADDR 1280U
#define FIELD_MCU_PHY_DQS_IE_TIMING_2_MSB 7U
#define FIELD_MCU_PHY_DQS_IE_TIMING_2_LSB 0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_DQS_IE_TIMING_2_MASK 0xffU
#define FIELD_MCU_PHY_DQS_IE_TIMING_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_2_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_IE_TIMING_2_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_IE_TIMING_2_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_320_ADDR [ PHY_RDDATA_EN_IE_DLY_2 ]  */
#define MCU_PHY_RDDATA_EN_IE_DLY_2_ADDR 1280U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_2_MSB 9U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_2_LSB 8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_2_WIDTH 2U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_2_MASK 0x300U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_2_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_2_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_2_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_320_ADDR [ PHY_IE_MODE_2 ]  */
#define MCU_PHY_IE_MODE_2_ADDR 1280U
#define FIELD_MCU_PHY_IE_MODE_2_MSB 17U
#define FIELD_MCU_PHY_IE_MODE_2_LSB 16U
#define FIELD_MCU_PHY_IE_MODE_2_WIDTH 2U
#define FIELD_MCU_PHY_IE_MODE_2_MASK 0x30000U
#define FIELD_MCU_PHY_IE_MODE_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_IE_MODE_2_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_IE_MODE_2_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_IE_MODE_2_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_320_ADDR [ PHY_RDDATA_EN_DLY_2 ]  */
#define MCU_PHY_RDDATA_EN_DLY_2_ADDR 1280U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_2_MSB 27U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_2_LSB 24U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_2_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_2_MASK 0xf000000U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_2_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDATA_EN_DLY_2_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDATA_EN_DLY_2_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_321_ADDR [ PHY_RDDATA_EN_TSEL_DLY_2 ]  */
#define MCU_PHY_RDDATA_EN_TSEL_DLY_2_ADDR 1284U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_2_MSB 3U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_2_LSB 0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_2_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_2_MASK 0xfU
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_2_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_2_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_2_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_321_ADDR [ PHY_SW_MASTER_MODE_2 ]  */
#define MCU_PHY_SW_MASTER_MODE_2_ADDR 1284U
#define FIELD_MCU_PHY_SW_MASTER_MODE_2_MSB 11U
#define FIELD_MCU_PHY_SW_MASTER_MODE_2_LSB 8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_2_WIDTH 4U
#define FIELD_MCU_PHY_SW_MASTER_MODE_2_MASK 0xf00U
#define FIELD_MCU_PHY_SW_MASTER_MODE_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_2_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_MASTER_MODE_2_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_MASTER_MODE_2_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_321_ADDR [ PHY_MASTER_DELAY_START_2 ]  */
#define MCU_PHY_MASTER_DELAY_START_2_ADDR 1284U
#define FIELD_MCU_PHY_MASTER_DELAY_START_2_MSB 25U
#define FIELD_MCU_PHY_MASTER_DELAY_START_2_LSB 16U
#define FIELD_MCU_PHY_MASTER_DELAY_START_2_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_MASTER_DELAY_START_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DELAY_START_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DELAY_START_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_322_ADDR [ PHY_MASTER_DELAY_STEP_2 ]  */
#define MCU_PHY_MASTER_DELAY_STEP_2_ADDR 1288U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_2_MSB 5U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_2_LSB 0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_2_WIDTH 6U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_2_MASK 0x3fU
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_2_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_2_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_2_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_322_ADDR [ PHY_MASTER_DELAY_WAIT_2 ]  */
#define MCU_PHY_MASTER_DELAY_WAIT_2_ADDR 1288U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_2_MSB 15U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_2_LSB 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_2_WIDTH 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_2_MASK 0xff00U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_2_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_2_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_2_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_322_ADDR [ PHY_RPTR_UPDATE_2 ]  */
#define MCU_PHY_RPTR_UPDATE_2_ADDR 1288U
#define FIELD_MCU_PHY_RPTR_UPDATE_2_MSB 19U
#define FIELD_MCU_PHY_RPTR_UPDATE_2_LSB 16U
#define FIELD_MCU_PHY_RPTR_UPDATE_2_WIDTH 4U
#define FIELD_MCU_PHY_RPTR_UPDATE_2_MASK 0xf0000U
#define FIELD_MCU_PHY_RPTR_UPDATE_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RPTR_UPDATE_2_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RPTR_UPDATE_2_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RPTR_UPDATE_2_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_322_ADDR [ PHY_WRLVL_DLY_STEP_2 ]  */
#define MCU_PHY_WRLVL_DLY_STEP_2_ADDR 1288U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_2_MSB 27U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_2_LSB 24U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_2_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_2_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_2_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_2_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_2_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_323_ADDR [ PHY_WRLVL_RESP_WAIT_CNT_2 ]  */
#define MCU_PHY_WRLVL_RESP_WAIT_CNT_2_ADDR 1292U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_2_MSB 4U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_2_LSB 0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_2_WIDTH 5U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_2_MASK 0x1fU
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_2_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_2_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_2_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_323_ADDR [ PHY_GTLVL_DLY_STEP_2 ]  */
#define MCU_PHY_GTLVL_DLY_STEP_2_ADDR 1292U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_2_MSB 11U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_2_LSB 8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_2_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_2_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_2_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_2_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_2_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_323_ADDR [ PHY_GTLVL_RESP_WAIT_CNT_2 ]  */
#define MCU_PHY_GTLVL_RESP_WAIT_CNT_2_ADDR 1292U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_2_MSB 20U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_2_LSB 16U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_2_WIDTH 5U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_2_MASK 0x1f0000U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_2_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_2_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_2_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_324_ADDR [ PHY_GTLVL_BACK_STEP_2 ]  */
#define MCU_PHY_GTLVL_BACK_STEP_2_ADDR 1296U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_2_MSB 9U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_2_LSB 0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_2_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_2_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_324_ADDR [ PHY_GTLVL_FINAL_STEP_2 ]  */
#define MCU_PHY_GTLVL_FINAL_STEP_2_ADDR 1296U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_2_MSB 25U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_2_LSB 16U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_2_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_2_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_2_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_2_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_2_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_325_ADDR [ PHY_X4_DQ_OE_TIMING_2 ]  */
#define MCU_PHY_X4_DQ_OE_TIMING_2_ADDR 1300U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_2_MSB 7U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_2_LSB 0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_2_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_2_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_2_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_2_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_325_ADDR [ PHY_X4_DQ_TSEL_RD_TIMING_2 ]  */
#define MCU_PHY_X4_DQ_TSEL_RD_TIMING_2_ADDR 1300U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_2_MSB 15U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_2_LSB 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_2_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_2_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_2_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_2_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_325_ADDR [ PHY_X4_DQ_TSEL_WR_TIMING_2 ]  */
#define MCU_PHY_X4_DQ_TSEL_WR_TIMING_2_ADDR 1300U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_2_MSB 23U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_2_LSB 16U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_2_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_2_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_2_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_2_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_325_ADDR [ PHY_X4_DQ_IE_TIMING_2 ]  */
#define MCU_PHY_X4_DQ_IE_TIMING_2_ADDR 1300U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_2_MSB 31U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_2_LSB 24U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_2_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_2_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_2_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_2_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_326_ADDR [ PHY_X4_DQS_OE_TIMING_2 ]  */
#define MCU_PHY_X4_DQS_OE_TIMING_2_ADDR 1304U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_2_MSB 7U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_2_LSB 0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_2_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_2_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_2_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_2_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_326_ADDR [ PHY_X4_DQS_TSEL_RD_TIMING_2 ]  */
#define MCU_PHY_X4_DQS_TSEL_RD_TIMING_2_ADDR 1304U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_2_MSB 15U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_2_LSB 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_2_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_2_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_2_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_2_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_326_ADDR [ PHY_X4_DQS_TSEL_WR_TIMING_2 ]  */
#define MCU_PHY_X4_DQS_TSEL_WR_TIMING_2_ADDR 1304U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_2_MSB 23U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_2_LSB 16U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_2_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_2_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_2_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_2_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_326_ADDR [ PHY_X4_DQS_IE_TIMING_2 ]  */
#define MCU_PHY_X4_DQS_IE_TIMING_2_ADDR 1304U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_2_MSB 31U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_2_LSB 24U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_2_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_2_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_2_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_2_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_2_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_2_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_327_ADDR [ PHY_X4_RPTR_UPDATE_2 ]  */
#define MCU_PHY_X4_RPTR_UPDATE_2_ADDR 1308U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_2_MSB 3U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_2_LSB 0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_2_WIDTH 4U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_2_MASK 0xfU
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_2_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_2_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_2_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_327_ADDR [ PHY_RDLVL_DLY_STEP_2 ]  */
#define MCU_PHY_RDLVL_DLY_STEP_2_ADDR 1308U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_2_MSB 11U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_2_LSB 8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_2_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_2_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_2_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_2_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_2_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_2_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_384_ADDR [ PHY_CLK_WR_BYPASS_SLAVE_DELAY_3 ]  */
#define MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_3_ADDR 1536U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_3_MSB 10U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_3_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_3_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_3_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_3_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_384_ADDR [ PHY_CLK_BYPASS_OVERRIDE_3 ]  */
#define MCU_PHY_CLK_BYPASS_OVERRIDE_3_ADDR 1536U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_3_MSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_3_LSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_3_WIDTH 1U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_3_MASK 0x10000U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_3_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_3_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_3_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_384_ADDR [ PHY_SW_WRDQ0_SHIFT_3 ]  */
#define MCU_PHY_SW_WRDQ0_SHIFT_3_ADDR 1536U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_3_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_3_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_3_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_3_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_3_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_3_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_3_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_385_ADDR [ PHY_SW_WRDQ1_SHIFT_3 ]  */
#define MCU_PHY_SW_WRDQ1_SHIFT_3_ADDR 1540U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_3_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_3_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_3_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_3_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_3_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_3_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_3_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_385_ADDR [ PHY_SW_WRDQ2_SHIFT_3 ]  */
#define MCU_PHY_SW_WRDQ2_SHIFT_3_ADDR 1540U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_3_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_3_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_3_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_3_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_3_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_3_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_3_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_385_ADDR [ PHY_SW_WRDQ3_SHIFT_3 ]  */
#define MCU_PHY_SW_WRDQ3_SHIFT_3_ADDR 1540U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_3_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_3_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_3_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_3_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_3_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_3_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_3_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_385_ADDR [ PHY_SW_WRDQ4_SHIFT_3 ]  */
#define MCU_PHY_SW_WRDQ4_SHIFT_3_ADDR 1540U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_3_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_3_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_3_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_3_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_3_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_3_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_3_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_386_ADDR [ PHY_SW_WRDQ5_SHIFT_3 ]  */
#define MCU_PHY_SW_WRDQ5_SHIFT_3_ADDR 1544U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_3_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_3_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_3_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_3_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_3_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_3_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_3_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_386_ADDR [ PHY_SW_WRDQ6_SHIFT_3 ]  */
#define MCU_PHY_SW_WRDQ6_SHIFT_3_ADDR 1544U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_3_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_3_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_3_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_3_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_3_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_3_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_3_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_386_ADDR [ PHY_SW_WRDQ7_SHIFT_3 ]  */
#define MCU_PHY_SW_WRDQ7_SHIFT_3_ADDR 1544U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_3_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_3_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_3_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_3_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_3_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_3_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_3_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_386_ADDR [ PHY_SW_WRDM_SHIFT_3 ]  */
#define MCU_PHY_SW_WRDM_SHIFT_3_ADDR 1544U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_3_MSB 28U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_3_LSB 24U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_3_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_3_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_3_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_3_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_3_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_387_ADDR [ PHY_SW_WRDQS_SHIFT_3 ]  */
#define MCU_PHY_SW_WRDQS_SHIFT_3_ADDR 1548U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_3_MSB 3U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_3_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_3_WIDTH 4U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_3_MASK 0xfU
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_3_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_3_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_3_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_387_ADDR [ PHY_DQ_TSEL_ENABLE_3 ]  */
#define MCU_PHY_DQ_TSEL_ENABLE_3_ADDR 1548U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_3_MSB 10U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_3_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_3_WIDTH 3U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_3_MASK 0x700U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_3_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_3_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_3_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_388_ADDR [ PHY_DQ_TSEL_SELECT_3 ]  */
#define MCU_PHY_DQ_TSEL_SELECT_3_ADDR 1552U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_3_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_3_LSB 0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_3_WIDTH 24U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_3_MASK 0xffffffU
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_3_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_3_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_3_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_388_ADDR [ PHY_DQS_TSEL_ENABLE_3 ]  */
#define MCU_PHY_DQS_TSEL_ENABLE_3_ADDR 1552U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_3_MSB 26U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_3_LSB 24U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_3_WIDTH 3U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_3_MASK 0x7000000U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_3_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_3_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_3_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_389_ADDR [ PHY_DQS_TSEL_SELECT_3 ]  */
#define MCU_PHY_DQS_TSEL_SELECT_3_ADDR 1556U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_3_MSB 23U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_3_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_3_WIDTH 24U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_3_MASK 0xffffffU
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_3_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_3_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_3_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_389_ADDR [ PHY_DDR4_3 ]  */
#define MCU_PHY_DDR4_3_ADDR 1556U
#define FIELD_MCU_PHY_DDR4_3_MSB 24U
#define FIELD_MCU_PHY_DDR4_3_LSB 24U
#define FIELD_MCU_PHY_DDR4_3_WIDTH 1U
#define FIELD_MCU_PHY_DDR4_3_MASK 0x1000000U
#define FIELD_MCU_PHY_DDR4_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DDR4_3_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DDR4_3_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DDR4_3_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_390_ADDR [ PHY_TWO_CYC_PREAMBLE_3 ]  */
#define MCU_PHY_TWO_CYC_PREAMBLE_3_ADDR 1560U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_3_MSB 1U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_3_LSB 0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_3_WIDTH 2U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_3_MASK 0x3U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_3_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_3_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_3_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_390_ADDR [ PHY_DBI_MODE_3 ]  */
#define MCU_PHY_DBI_MODE_3_ADDR 1560U
#define FIELD_MCU_PHY_DBI_MODE_3_MSB 9U
#define FIELD_MCU_PHY_DBI_MODE_3_LSB 8U
#define FIELD_MCU_PHY_DBI_MODE_3_WIDTH 2U
#define FIELD_MCU_PHY_DBI_MODE_3_MASK 0x300U
#define FIELD_MCU_PHY_DBI_MODE_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DBI_MODE_3_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DBI_MODE_3_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DBI_MODE_3_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_390_ADDR [ PHY_PER_RANK_CS_MAP_3 ]  */
#define MCU_PHY_PER_RANK_CS_MAP_3_ADDR 1560U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_3_MSB 23U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_3_LSB 16U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_3_WIDTH 8U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_3_MASK 0xff0000U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_3_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_3_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_3_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_390_ADDR [ PHY_PER_CS_TRAINING_MULTICAST_EN_3 ]  */
#define MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_3_ADDR 1560U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_3_MSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_3_LSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_3_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_3_MASK 0x1000000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_3_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_3_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_3_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_391_ADDR [ PHY_PER_CS_TRAINING_INDEX_3 ]  */
#define MCU_PHY_PER_CS_TRAINING_INDEX_3_ADDR 1564U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_3_MSB 2U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_3_LSB 0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_3_WIDTH 3U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_3_MASK 0x7U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_3_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_3_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_3_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_391_ADDR [ PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_3 ]  */
#define MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_3_ADDR 1564U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_3_MSB 9U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_3_LSB 8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_3_WIDTH 2U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_3_MASK 0x300U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_3_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_3_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_3_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_391_ADDR [ PHY_LPBK_CONTROL_3 ]  */
#define MCU_PHY_LPBK_CONTROL_3_ADDR 1564U
#define FIELD_MCU_PHY_LPBK_CONTROL_3_MSB 22U
#define FIELD_MCU_PHY_LPBK_CONTROL_3_LSB 16U
#define FIELD_MCU_PHY_LPBK_CONTROL_3_WIDTH 7U
#define FIELD_MCU_PHY_LPBK_CONTROL_3_MASK 0x7f0000U
#define FIELD_MCU_PHY_LPBK_CONTROL_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_LPBK_CONTROL_3_RD(src) ((0x7f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_LPBK_CONTROL_3_WR(dst) (0x7f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_LPBK_CONTROL_3_SET(dst, src) (((dst) & ~0x7f0000U) | (((uint32_t)(src) << 16U) & 0x7f0000U))

/*  DENALI_PHY_392_ADDR [ PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3_ADDR 1568U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_392_ADDR [ PHY_GATE_ERROR_DELAY_SELECT_3 ]  */
#define MCU_PHY_GATE_ERROR_DELAY_SELECT_3_ADDR 1568U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_3_MSB 20U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_3_LSB 16U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_3_WIDTH 5U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_3_MASK 0x1f0000U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_3_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_3_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_3_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_392_ADDR [ SC_PHY_SNAP_OBS_REGS_3 ]  */
#define MCU_SC_PHY_SNAP_OBS_REGS_3_ADDR 1568U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_3_MSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_3_LSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_3_WIDTH 1U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_3_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_3_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_3_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_3_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_3_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_393_ADDR [ PHY_SLAVE_LOOP_CNT_UPDATE_3 ]  */
#define MCU_PHY_SLAVE_LOOP_CNT_UPDATE_3_ADDR 1572U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_3_MSB 2U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_3_LSB 0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_3_WIDTH 3U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_3_MASK 0x7U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_3_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_3_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_3_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_393_ADDR [ PHY_SW_FIFO_PTR_RST_DISABLE_3 ]  */
#define MCU_PHY_SW_FIFO_PTR_RST_DISABLE_3_ADDR 1572U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_3_MSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_3_LSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_3_WIDTH 1U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_3_MASK 0x100U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_3_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_3_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_3_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_393_ADDR [ PHY_MASTER_DLY_LOCK_OBS_SELECT_3 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_3_ADDR 1572U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_3_MSB 18U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_3_LSB 16U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_3_WIDTH 3U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_3_MASK 0x70000U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_3_RD(src) ((0x70000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_3_WR(dst) (0x70000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_3_SET(dst, src) (((dst) & ~0x70000U) | (((uint32_t)(src) << 16U) & 0x70000U))

/*  DENALI_PHY_393_ADDR [ PHY_RDDQ_ENC_OBS_SELECT_3 ]  */
#define MCU_PHY_RDDQ_ENC_OBS_SELECT_3_ADDR 1572U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_3_MSB 26U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_3_LSB 24U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_3_WIDTH 3U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_3_MASK 0x7000000U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_3_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_3_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_3_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_394_ADDR [ PHY_RDDQS_DQ_ENC_OBS_SELECT_3 ]  */
#define MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_3_ADDR 1576U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_3_MSB 3U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_3_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_3_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_3_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_3_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_3_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_3_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_394_ADDR [ PHY_WR_ENC_OBS_SELECT_3 ]  */
#define MCU_PHY_WR_ENC_OBS_SELECT_3_ADDR 1576U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_3_MSB 11U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_3_LSB 8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_3_WIDTH 4U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_3_MASK 0xf00U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_3_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_3_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_3_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_394_ADDR [ PHY_WR_SHIFT_OBS_SELECT_3 ]  */
#define MCU_PHY_WR_SHIFT_OBS_SELECT_3_ADDR 1576U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_3_MSB 19U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_3_LSB 16U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_3_WIDTH 4U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_3_MASK 0xf0000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_3_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_3_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_3_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_394_ADDR [ PHY_FIFO_PTR_OBS_SELECT_3 ]  */
#define MCU_PHY_FIFO_PTR_OBS_SELECT_3_ADDR 1576U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_3_MSB 27U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_3_LSB 24U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_3_WIDTH 4U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_3_MASK 0xf000000U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_3_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_3_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_3_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_395_ADDR [ PHY_LVL_DEBUG_MODE_3 ]  */
#define MCU_PHY_LVL_DEBUG_MODE_3_ADDR 1580U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_3_MSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_3_LSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_3_WIDTH 1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_3_MASK 0x1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_3_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_3_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_3_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_395_ADDR [ SC_PHY_LVL_DEBUG_CONT_3 ]  */
#define MCU_SC_PHY_LVL_DEBUG_CONT_3_ADDR 1580U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_3_MSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_3_LSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_3_WIDTH 1U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_3_MASK 0x100U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_3_SHIFT_MASK 0x8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_3_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_3_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_3_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_395_ADDR [ PHY_WRLVL_CAPTURE_CNT_3 ]  */
#define MCU_PHY_WRLVL_CAPTURE_CNT_3_ADDR 1580U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_3_MSB 21U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_3_LSB 16U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_3_WIDTH 6U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_3_MASK 0x3f0000U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_3_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_3_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_3_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_395_ADDR [ PHY_WRLVL_UPDT_WAIT_CNT_3 ]  */
#define MCU_PHY_WRLVL_UPDT_WAIT_CNT_3_ADDR 1580U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_3_MSB 27U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_3_LSB 24U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_3_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_3_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_3_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_3_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_3_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_396_ADDR [ PHY_GTLVL_CAPTURE_CNT_3 ]  */
#define MCU_PHY_GTLVL_CAPTURE_CNT_3_ADDR 1584U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_3_MSB 5U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_3_LSB 0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_3_WIDTH 6U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_3_MASK 0x3fU
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_3_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_3_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_3_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_396_ADDR [ PHY_GTLVL_UPDT_WAIT_CNT_3 ]  */
#define MCU_PHY_GTLVL_UPDT_WAIT_CNT_3_ADDR 1584U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_3_MSB 11U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_3_LSB 8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_3_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_3_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_3_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_3_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_3_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_396_ADDR [ PHY_RDLVL_CAPTURE_CNT_3 ]  */
#define MCU_PHY_RDLVL_CAPTURE_CNT_3_ADDR 1584U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_3_MSB 21U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_3_LSB 16U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_3_WIDTH 6U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_3_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_3_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_3_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_3_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_396_ADDR [ PHY_RDLVL_UPDT_WAIT_CNT_3 ]  */
#define MCU_PHY_RDLVL_UPDT_WAIT_CNT_3_ADDR 1584U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_3_MSB 27U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_3_LSB 24U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_3_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_3_MASK 0xf000000U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_3_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_3_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_3_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_397_ADDR [ PHY_RDLVL_OP_MODE_3 ]  */
#define MCU_PHY_RDLVL_OP_MODE_3_ADDR 1588U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_3_MSB 1U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_3_LSB 0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_3_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_3_MASK 0x3U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_3_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_OP_MODE_3_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_OP_MODE_3_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_397_ADDR [ PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3_ADDR 1588U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3_MSB 11U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3_LSB 8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_397_ADDR [ PHY_RDLVL_DATA_MASK_3 ]  */
#define MCU_PHY_RDLVL_DATA_MASK_3_ADDR 1588U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_3_MSB 23U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_3_LSB 16U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_3_WIDTH 8U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_3_MASK 0xff0000U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_3_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_3_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_3_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_398_ADDR [ PHY_RDLVL_DATA_SWIZZLE_3 ]  */
#define MCU_PHY_RDLVL_DATA_SWIZZLE_3_ADDR 1592U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_3_MSB 31U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_3_LSB 0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_3_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_3_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_3_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_3_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_3_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_399_ADDR [ SC_PHY_MANUAL_CLEAR_3 ]  */
#define MCU_SC_PHY_MANUAL_CLEAR_3_ADDR 1596U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_3_MSB 4U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_3_LSB 0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_3_WIDTH 5U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_3_MASK 0x1fU
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_3_SHIFT_MASK 0x0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_3_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_3_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_3_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_399_ADDR [ PHY_FIFO_PTR_OBS_3 ]  */
#define MCU_PHY_FIFO_PTR_OBS_3_ADDR 1596U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_3_MSB 15U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_3_LSB 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_3_WIDTH 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_3_MASK 0xff00U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_3_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_3_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_3_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_400_ADDR [ PHY_LPBK_RESULT_OBS_3 ]  */
#define MCU_PHY_LPBK_RESULT_OBS_3_ADDR 1600U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_3_MSB 31U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_3_LSB 0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_3_WIDTH 32U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_3_MASK 0xffffffffU
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_3_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_3_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_3_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_401_ADDR [ PHY_MASTER_DLY_LOCK_OBS_3 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_3_ADDR 1604U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_3_MSB 9U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_3_LSB 0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_3_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_3_MASK 0x3ffU
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_401_ADDR [ PHY_RDDQ_SLV_DLY_ENC_OBS_3 ]  */
#define MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_3_ADDR 1604U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_3_MSB 21U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_3_LSB 16U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_3_WIDTH 6U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_3_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_3_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_3_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_3_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_401_ADDR [ PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3 ]  */
#define MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3_ADDR 1604U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3_MSB 30U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3_LSB 24U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3_WIDTH 7U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3_MASK 0x7f000000U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3_RD(src) ((0x7f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3_WR(dst) (0x7f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3_SET(dst, src) (((dst) & ~0x7f000000U) | (((uint32_t)(src) << 24U) & 0x7f000000U))

/*  DENALI_PHY_402_ADDR [ PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3 ]  */
#define MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3_ADDR 1608U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3_MSB 7U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3_MASK 0xffU
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_402_ADDR [ PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3 ]  */
#define MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3_ADDR 1608U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3_MSB 15U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3_LSB 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3_MASK 0xff00U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_402_ADDR [ PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3 ]  */
#define MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3_ADDR 1608U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_403_ADDR [ PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3 ]  */
#define MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3_ADDR 1612U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3_MSB 6U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3_LSB 0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3_WIDTH 7U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3_MASK 0x7fU
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  DENALI_PHY_403_ADDR [ PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3 ]  */
#define MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3_ADDR 1612U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3_MSB 15U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3_LSB 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3_WIDTH 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3_MASK 0xff00U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_403_ADDR [ PHY_WR_ADDER_SLV_DLY_ENC_OBS_3 ]  */
#define MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_3_ADDR 1612U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_3_MSB 23U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_3_LSB 16U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_3_WIDTH 8U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_3_MASK 0xff0000U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_3_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_3_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_3_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_403_ADDR [ PHY_WR_SHIFT_OBS_3 ]  */
#define MCU_PHY_WR_SHIFT_OBS_3_ADDR 1612U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_3_MSB 26U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_3_LSB 24U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_3_WIDTH 3U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_3_MASK 0x7000000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_3_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_3_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_3_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_404_ADDR [ PHY_WRLVL_HARD0_DELAY_OBS_3 ]  */
#define MCU_PHY_WRLVL_HARD0_DELAY_OBS_3_ADDR 1616U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_3_MSB 9U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_3_LSB 0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_3_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_3_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_404_ADDR [ PHY_WRLVL_HARD1_DELAY_OBS_3 ]  */
#define MCU_PHY_WRLVL_HARD1_DELAY_OBS_3_ADDR 1616U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_3_MSB 25U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_3_LSB 16U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_3_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_405_ADDR [ PHY_WRLVL_STATUS_OBS_3 ]  */
#define MCU_PHY_WRLVL_STATUS_OBS_3_ADDR 1620U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_3_MSB 18U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_3_LSB 0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_3_WIDTH 19U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_3_MASK 0x7ffffU
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_3_RD(src) ((0x7ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_3_WR(dst) (0x7ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_3_SET(dst, src) (((dst) & ~0x7ffffU) | (((uint32_t)(src) << 0U) & 0x7ffffU))

/*  DENALI_PHY_406_ADDR [ PHY_WRLVL_ERROR_OBS_3 ]  */
#define MCU_PHY_WRLVL_ERROR_OBS_3_ADDR 1624U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_3_MSB 31U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_3_LSB 0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_3_WIDTH 32U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_3_MASK 0xffffffffU
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_3_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_3_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_3_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_407_ADDR [ PHY_GTLVL_HARD0_DELAY_OBS_3 ]  */
#define MCU_PHY_GTLVL_HARD0_DELAY_OBS_3_ADDR 1628U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_3_MSB 13U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_3_LSB 0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_3_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_3_MASK 0x3fffU
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_3_RD(src) ((0x3fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_3_WR(dst) (0x3fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_3_SET(dst, src) (((dst) & ~0x3fffU) | (((uint32_t)(src) << 0U) & 0x3fffU))

/*  DENALI_PHY_407_ADDR [ PHY_GTLVL_HARD1_DELAY_OBS_3 ]  */
#define MCU_PHY_GTLVL_HARD1_DELAY_OBS_3_ADDR 1628U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_3_MSB 29U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_3_LSB 16U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_3_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_3_MASK 0x3fff0000U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_3_RD(src) ((0x3fff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_3_WR(dst) (0x3fff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_3_SET(dst, src) (((dst) & ~0x3fff0000U) | (((uint32_t)(src) << 16U) & 0x3fff0000U))

/*  DENALI_PHY_408_ADDR [ PHY_GTLVL_STATUS_OBS_3 ]  */
#define MCU_PHY_GTLVL_STATUS_OBS_3_ADDR 1632U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_3_MSB 14U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_3_LSB 0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_3_WIDTH 15U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_3_MASK 0x7fffU
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_3_RD(src) ((0x7fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_3_WR(dst) (0x7fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_3_SET(dst, src) (((dst) & ~0x7fffU) | (((uint32_t)(src) << 0U) & 0x7fffU))

/*  DENALI_PHY_408_ADDR [ PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3_ADDR 1632U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3_MSB 25U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_409_ADDR [ PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3_ADDR 1636U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_409_ADDR [ PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3_ADDR 1636U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3_MSB 17U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3_MASK 0x30000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_410_ADDR [ PHY_RDLVL_STATUS_OBS_3 ]  */
#define MCU_PHY_RDLVL_STATUS_OBS_3_ADDR 1640U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_3_MSB 31U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_3_LSB 0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_3_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_3_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_3_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_3_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_3_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_411_ADDR [ PHY_X4_SW_WRDQS_SHIFT_3 ]  */
#define MCU_PHY_X4_SW_WRDQS_SHIFT_3_ADDR 1644U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_3_MSB 3U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_3_LSB 0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_3_WIDTH 4U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_3_MASK 0xfU
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_3_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_3_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_3_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_411_ADDR [ PHY_X4_ENC_OBS_SELECT_3 ]  */
#define MCU_PHY_X4_ENC_OBS_SELECT_3_ADDR 1644U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_3_MSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_3_LSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_3_WIDTH 1U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_3_MASK 0x100U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_3_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_3_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_3_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_411_ADDR [ PHY_DQS_RATIO_X8_3 ]  */
#define MCU_PHY_DQS_RATIO_X8_3_ADDR 1644U
#define FIELD_MCU_PHY_DQS_RATIO_X8_3_MSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_3_LSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_3_WIDTH 1U
#define FIELD_MCU_PHY_DQS_RATIO_X8_3_MASK 0x10000U
#define FIELD_MCU_PHY_DQS_RATIO_X8_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQS_RATIO_X8_3_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQS_RATIO_X8_3_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQS_RATIO_X8_3_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_411_ADDR [ SC_PHY_RX_CAL_START_3 ]  */
#define MCU_SC_PHY_RX_CAL_START_3_ADDR 1644U
#define FIELD_MCU_SC_PHY_RX_CAL_START_3_MSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_3_LSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_3_WIDTH 1U
#define FIELD_MCU_SC_PHY_RX_CAL_START_3_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_RX_CAL_START_3_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_RX_CAL_START_3_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_RX_CAL_START_3_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_RX_CAL_START_3_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_412_ADDR [ PHY_RX_CAL_OVERRIDE_3 ]  */
#define MCU_PHY_RX_CAL_OVERRIDE_3_ADDR 1648U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_3_MSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_3_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_3_WIDTH 1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_3_MASK 0x1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_3_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_3_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_3_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_412_ADDR [ PHY_RX_CAL_SAMPLE_WAIT_3 ]  */
#define MCU_PHY_RX_CAL_SAMPLE_WAIT_3_ADDR 1648U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_3_MSB 15U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_3_LSB 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_3_WIDTH 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_3_MASK 0xff00U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_3_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_3_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_3_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_412_ADDR [ PHY_RX_CAL_DQ0_3 ]  */
#define MCU_PHY_RX_CAL_DQ0_3_ADDR 1648U
#define FIELD_MCU_PHY_RX_CAL_DQ0_3_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ0_3_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ0_3_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ0_3_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ0_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ0_3_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ0_3_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ0_3_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_413_ADDR [ PHY_RX_CAL_DQ1_3 ]  */
#define MCU_PHY_RX_CAL_DQ1_3_ADDR 1652U
#define FIELD_MCU_PHY_RX_CAL_DQ1_3_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ1_3_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_3_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ1_3_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ1_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_3_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ1_3_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ1_3_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_413_ADDR [ PHY_RX_CAL_DQ2_3 ]  */
#define MCU_PHY_RX_CAL_DQ2_3_ADDR 1652U
#define FIELD_MCU_PHY_RX_CAL_DQ2_3_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ2_3_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ2_3_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ2_3_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ2_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ2_3_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ2_3_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ2_3_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_414_ADDR [ PHY_RX_CAL_DQ3_3 ]  */
#define MCU_PHY_RX_CAL_DQ3_3_ADDR 1656U
#define FIELD_MCU_PHY_RX_CAL_DQ3_3_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ3_3_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_3_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ3_3_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ3_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_3_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ3_3_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ3_3_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_414_ADDR [ PHY_RX_CAL_DQ4_3 ]  */
#define MCU_PHY_RX_CAL_DQ4_3_ADDR 1656U
#define FIELD_MCU_PHY_RX_CAL_DQ4_3_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ4_3_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ4_3_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ4_3_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ4_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ4_3_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ4_3_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ4_3_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_415_ADDR [ PHY_RX_CAL_DQ5_3 ]  */
#define MCU_PHY_RX_CAL_DQ5_3_ADDR 1660U
#define FIELD_MCU_PHY_RX_CAL_DQ5_3_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ5_3_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_3_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ5_3_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ5_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_3_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ5_3_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ5_3_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_415_ADDR [ PHY_RX_CAL_DQ6_3 ]  */
#define MCU_PHY_RX_CAL_DQ6_3_ADDR 1660U
#define FIELD_MCU_PHY_RX_CAL_DQ6_3_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ6_3_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ6_3_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ6_3_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ6_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ6_3_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ6_3_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ6_3_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_416_ADDR [ PHY_RX_CAL_DQ7_3 ]  */
#define MCU_PHY_RX_CAL_DQ7_3_ADDR 1664U
#define FIELD_MCU_PHY_RX_CAL_DQ7_3_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ7_3_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_3_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ7_3_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ7_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_3_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ7_3_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ7_3_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_416_ADDR [ PHY_RX_CAL_DM_3 ]  */
#define MCU_PHY_RX_CAL_DM_3_ADDR 1664U
#define FIELD_MCU_PHY_RX_CAL_DM_3_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DM_3_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DM_3_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DM_3_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DM_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DM_3_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DM_3_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DM_3_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_417_ADDR [ PHY_RX_CAL_DQS_3 ]  */
#define MCU_PHY_RX_CAL_DQS_3_ADDR 1668U
#define FIELD_MCU_PHY_RX_CAL_DQS_3_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQS_3_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQS_3_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQS_3_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQS_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQS_3_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQS_3_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQS_3_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_417_ADDR [ PHY_RX_CAL_FDBK_3 ]  */
#define MCU_PHY_RX_CAL_FDBK_3_ADDR 1668U
#define FIELD_MCU_PHY_RX_CAL_FDBK_3_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_FDBK_3_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_FDBK_3_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_FDBK_3_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_FDBK_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_FDBK_3_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_FDBK_3_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_FDBK_3_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_418_ADDR [ PHY_RX_CAL_X4_FDBK_3 ]  */
#define MCU_PHY_RX_CAL_X4_FDBK_3_ADDR 1672U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_3_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_3_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_3_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_3_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_3_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_3_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_3_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_418_ADDR [ PHY_RX_CAL_OBS_3 ]  */
#define MCU_PHY_RX_CAL_OBS_3_ADDR 1672U
#define FIELD_MCU_PHY_RX_CAL_OBS_3_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_OBS_3_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_OBS_3_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_OBS_3_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_OBS_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_OBS_3_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_OBS_3_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_OBS_3_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_419_ADDR [ PHY_CLK_WRDQ0_SLAVE_DELAY_3 ]  */
#define MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_3_ADDR 1676U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_3_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_3_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_3_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_3_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_3_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_419_ADDR [ PHY_CLK_WRDQ1_SLAVE_DELAY_3 ]  */
#define MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_3_ADDR 1676U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_3_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_3_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_3_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_3_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_3_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_420_ADDR [ PHY_CLK_WRDQ2_SLAVE_DELAY_3 ]  */
#define MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_3_ADDR 1680U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_3_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_3_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_3_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_3_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_3_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_420_ADDR [ PHY_CLK_WRDQ3_SLAVE_DELAY_3 ]  */
#define MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_3_ADDR 1680U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_3_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_3_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_3_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_3_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_3_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_421_ADDR [ PHY_CLK_WRDQ4_SLAVE_DELAY_3 ]  */
#define MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_3_ADDR 1684U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_3_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_3_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_3_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_3_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_3_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_421_ADDR [ PHY_CLK_WRDQ5_SLAVE_DELAY_3 ]  */
#define MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_3_ADDR 1684U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_3_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_3_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_3_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_3_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_3_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_422_ADDR [ PHY_CLK_WRDQ6_SLAVE_DELAY_3 ]  */
#define MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_3_ADDR 1688U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_3_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_3_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_3_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_3_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_3_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_422_ADDR [ PHY_CLK_WRDQ7_SLAVE_DELAY_3 ]  */
#define MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_3_ADDR 1688U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_3_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_3_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_3_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_3_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_3_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_423_ADDR [ PHY_CLK_WRDM_SLAVE_DELAY_3 ]  */
#define MCU_PHY_CLK_WRDM_SLAVE_DELAY_3_ADDR 1692U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_3_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_3_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_3_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_3_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_3_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_423_ADDR [ PHY_CLK_WRDQS_SLAVE_DELAY_3 ]  */
#define MCU_PHY_CLK_WRDQS_SLAVE_DELAY_3_ADDR 1692U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_424_ADDR [ PHY_RDDQ0_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQ0_SLAVE_DELAY_3_ADDR 1696U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_424_ADDR [ PHY_RDDQ1_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQ1_SLAVE_DELAY_3_ADDR 1696U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_425_ADDR [ PHY_RDDQ2_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQ2_SLAVE_DELAY_3_ADDR 1700U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_425_ADDR [ PHY_RDDQ3_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQ3_SLAVE_DELAY_3_ADDR 1700U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_426_ADDR [ PHY_RDDQ4_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQ4_SLAVE_DELAY_3_ADDR 1704U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_426_ADDR [ PHY_RDDQ5_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQ5_SLAVE_DELAY_3_ADDR 1704U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_427_ADDR [ PHY_RDDQ6_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQ6_SLAVE_DELAY_3_ADDR 1708U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_427_ADDR [ PHY_RDDQ7_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQ7_SLAVE_DELAY_3_ADDR 1708U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_428_ADDR [ PHY_RDDM_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDM_SLAVE_DELAY_3_ADDR 1712U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_428_ADDR [ PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3_ADDR 1712U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_429_ADDR [ PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3_ADDR 1716U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_429_ADDR [ PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3_ADDR 1716U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_430_ADDR [ PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3_ADDR 1720U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_430_ADDR [ PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3_ADDR 1720U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_431_ADDR [ PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3_ADDR 1724U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_431_ADDR [ PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3_ADDR 1724U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_432_ADDR [ PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3_ADDR 1728U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_432_ADDR [ PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3_ADDR 1728U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_433_ADDR [ PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3_ADDR 1732U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_433_ADDR [ PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3_ADDR 1732U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_434_ADDR [ PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3_ADDR 1736U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_434_ADDR [ PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3_ADDR 1736U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_435_ADDR [ PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3_ADDR 1740U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_435_ADDR [ PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3_ADDR 1740U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_436_ADDR [ PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3_ADDR 1744U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_436_ADDR [ PHY_RDDQS_DM_RISE_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_3_ADDR 1744U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_437_ADDR [ PHY_RDDQS_DM_FALL_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_3_ADDR 1748U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_437_ADDR [ PHY_RDDQS_GATE_SLAVE_DELAY_3 ]  */
#define MCU_PHY_RDDQS_GATE_SLAVE_DELAY_3_ADDR 1748U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_438_ADDR [ PHY_RDDQS_LATENCY_ADJUST_3 ]  */
#define MCU_PHY_RDDQS_LATENCY_ADJUST_3_ADDR 1752U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_3_MSB 3U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_3_LSB 0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_3_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_3_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_3_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_3_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_3_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_438_ADDR [ PHY_WRITE_PATH_LAT_ADD_3 ]  */
#define MCU_PHY_WRITE_PATH_LAT_ADD_3_ADDR 1752U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_3_MSB 10U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_3_LSB 8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_3_WIDTH 3U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_3_MASK 0x700U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_3_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_3_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_3_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_438_ADDR [ PHY_WRLVL_DELAY_EARLY_THRESHOLD_3 ]  */
#define MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_3_ADDR 1752U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_3_MSB 25U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_3_LSB 16U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_3_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_439_ADDR [ PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3 ]  */
#define MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3_ADDR 1756U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3_MSB 9U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3_LSB 0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_439_ADDR [ PHY_WRLVL_EARLY_FORCE_0_3 ]  */
#define MCU_PHY_WRLVL_EARLY_FORCE_0_3_ADDR 1756U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_3_MSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_3_LSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_3_WIDTH 1U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_3_MASK 0x10000U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_3_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_3_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_3_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_440_ADDR [ PHY_GTLVL_RDDQS_SLV_DLY_START_3 ]  */
#define MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_3_ADDR 1760U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_3_MSB 9U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_3_LSB 0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_3_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_3_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_440_ADDR [ PHY_GTLVL_LAT_ADJ_START_3 ]  */
#define MCU_PHY_GTLVL_LAT_ADJ_START_3_ADDR 1760U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_3_MSB 19U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_3_LSB 16U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_3_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_3_MASK 0xf0000U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_3_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_3_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_3_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_441_ADDR [ PHY_X4_CLK_WRDQS_SLAVE_DELAY_3 ]  */
#define MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_3_ADDR 1764U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_3_MSB 9U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_3_LSB 0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_3_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_441_ADDR [ PHY_X4_RDDQS_GATE_SLAVE_DELAY_3 ]  */
#define MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_3_ADDR 1764U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_442_ADDR [ PHY_X4_RDDQS_LATENCY_ADJUST_3 ]  */
#define MCU_PHY_X4_RDDQS_LATENCY_ADJUST_3_ADDR 1768U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_3_MSB 3U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_3_LSB 0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_3_WIDTH 4U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_3_MASK 0xfU
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_3_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_3_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_3_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_442_ADDR [ PHY_X4_WRITE_PATH_LAT_ADD_3 ]  */
#define MCU_PHY_X4_WRITE_PATH_LAT_ADD_3_ADDR 1768U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_3_MSB 10U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_3_LSB 8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_3_WIDTH 3U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_3_MASK 0x700U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_3_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_3_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_3_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_442_ADDR [ PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_3 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_3_ADDR 1768U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_3_MSB 25U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_3_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_3_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_443_ADDR [ PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_3 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_3_ADDR 1772U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_3_MSB 9U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_3_LSB 0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_3_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_3_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_443_ADDR [ PHY_X4_WRLVL_EARLY_FORCE_0_3 ]  */
#define MCU_PHY_X4_WRLVL_EARLY_FORCE_0_3_ADDR 1772U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_3_MSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_3_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_3_WIDTH 1U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_3_MASK 0x10000U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_3_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_3_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_3_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_444_ADDR [ PHY_X4_GTLVL_RDDQS_SLV_DLY_START_3 ]  */
#define MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_3_ADDR 1776U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_3_MSB 9U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_3_LSB 0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_3_WIDTH 10U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_3_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_444_ADDR [ PHY_X4_GTLVL_LAT_ADJ_START_3 ]  */
#define MCU_PHY_X4_GTLVL_LAT_ADJ_START_3_ADDR 1776U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_3_MSB 19U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_3_LSB 16U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_3_WIDTH 4U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_3_MASK 0xf0000U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_3_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_3_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_3_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_445_ADDR [ PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3_ADDR 1780U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_446_ADDR [ PHY_DQ_OE_TIMING_3 ]  */
#define MCU_PHY_DQ_OE_TIMING_3_ADDR 1784U
#define FIELD_MCU_PHY_DQ_OE_TIMING_3_MSB 7U
#define FIELD_MCU_PHY_DQ_OE_TIMING_3_LSB 0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_DQ_OE_TIMING_3_MASK 0xffU
#define FIELD_MCU_PHY_DQ_OE_TIMING_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_3_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_OE_TIMING_3_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_OE_TIMING_3_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_446_ADDR [ PHY_DQ_TSEL_RD_TIMING_3 ]  */
#define MCU_PHY_DQ_TSEL_RD_TIMING_3_ADDR 1784U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_3_MSB 15U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_3_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_3_MASK 0xff00U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_3_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_3_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_3_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_446_ADDR [ PHY_DQ_TSEL_WR_TIMING_3 ]  */
#define MCU_PHY_DQ_TSEL_WR_TIMING_3_ADDR 1784U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_3_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_3_LSB 16U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_3_MASK 0xff0000U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_3_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_3_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_3_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_446_ADDR [ PHY_DQS_OE_TIMING_3 ]  */
#define MCU_PHY_DQS_OE_TIMING_3_ADDR 1784U
#define FIELD_MCU_PHY_DQS_OE_TIMING_3_MSB 31U
#define FIELD_MCU_PHY_DQS_OE_TIMING_3_LSB 24U
#define FIELD_MCU_PHY_DQS_OE_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_DQS_OE_TIMING_3_MASK 0xff000000U
#define FIELD_MCU_PHY_DQS_OE_TIMING_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_OE_TIMING_3_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_OE_TIMING_3_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_OE_TIMING_3_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_447_ADDR [ PHY_DQS_TSEL_RD_TIMING_3 ]  */
#define MCU_PHY_DQS_TSEL_RD_TIMING_3_ADDR 1788U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_3_MSB 7U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_3_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_3_MASK 0xffU
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_3_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_3_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_3_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_447_ADDR [ PHY_DQS_TSEL_WR_TIMING_3 ]  */
#define MCU_PHY_DQS_TSEL_WR_TIMING_3_ADDR 1788U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_3_MSB 15U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_3_LSB 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_3_MASK 0xff00U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_3_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_3_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_3_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_447_ADDR [ PHY_PER_CS_TRAINING_EN_3 ]  */
#define MCU_PHY_PER_CS_TRAINING_EN_3_ADDR 1788U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_3_MSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_3_LSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_3_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_3_MASK 0x10000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_3_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_3_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_3_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_447_ADDR [ PHY_DQ_IE_TIMING_3 ]  */
#define MCU_PHY_DQ_IE_TIMING_3_ADDR 1788U
#define FIELD_MCU_PHY_DQ_IE_TIMING_3_MSB 31U
#define FIELD_MCU_PHY_DQ_IE_TIMING_3_LSB 24U
#define FIELD_MCU_PHY_DQ_IE_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_DQ_IE_TIMING_3_MASK 0xff000000U
#define FIELD_MCU_PHY_DQ_IE_TIMING_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQ_IE_TIMING_3_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQ_IE_TIMING_3_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQ_IE_TIMING_3_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_448_ADDR [ PHY_DQS_IE_TIMING_3 ]  */
#define MCU_PHY_DQS_IE_TIMING_3_ADDR 1792U
#define FIELD_MCU_PHY_DQS_IE_TIMING_3_MSB 7U
#define FIELD_MCU_PHY_DQS_IE_TIMING_3_LSB 0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_DQS_IE_TIMING_3_MASK 0xffU
#define FIELD_MCU_PHY_DQS_IE_TIMING_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_3_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_IE_TIMING_3_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_IE_TIMING_3_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_448_ADDR [ PHY_RDDATA_EN_IE_DLY_3 ]  */
#define MCU_PHY_RDDATA_EN_IE_DLY_3_ADDR 1792U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_3_MSB 9U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_3_LSB 8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_3_WIDTH 2U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_3_MASK 0x300U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_3_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_3_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_3_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_448_ADDR [ PHY_IE_MODE_3 ]  */
#define MCU_PHY_IE_MODE_3_ADDR 1792U
#define FIELD_MCU_PHY_IE_MODE_3_MSB 17U
#define FIELD_MCU_PHY_IE_MODE_3_LSB 16U
#define FIELD_MCU_PHY_IE_MODE_3_WIDTH 2U
#define FIELD_MCU_PHY_IE_MODE_3_MASK 0x30000U
#define FIELD_MCU_PHY_IE_MODE_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_IE_MODE_3_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_IE_MODE_3_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_IE_MODE_3_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_448_ADDR [ PHY_RDDATA_EN_DLY_3 ]  */
#define MCU_PHY_RDDATA_EN_DLY_3_ADDR 1792U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_3_MSB 27U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_3_LSB 24U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_3_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_3_MASK 0xf000000U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_3_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDATA_EN_DLY_3_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDATA_EN_DLY_3_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_449_ADDR [ PHY_RDDATA_EN_TSEL_DLY_3 ]  */
#define MCU_PHY_RDDATA_EN_TSEL_DLY_3_ADDR 1796U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_3_MSB 3U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_3_LSB 0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_3_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_3_MASK 0xfU
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_3_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_3_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_3_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_449_ADDR [ PHY_SW_MASTER_MODE_3 ]  */
#define MCU_PHY_SW_MASTER_MODE_3_ADDR 1796U
#define FIELD_MCU_PHY_SW_MASTER_MODE_3_MSB 11U
#define FIELD_MCU_PHY_SW_MASTER_MODE_3_LSB 8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_3_WIDTH 4U
#define FIELD_MCU_PHY_SW_MASTER_MODE_3_MASK 0xf00U
#define FIELD_MCU_PHY_SW_MASTER_MODE_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_3_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_MASTER_MODE_3_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_MASTER_MODE_3_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_449_ADDR [ PHY_MASTER_DELAY_START_3 ]  */
#define MCU_PHY_MASTER_DELAY_START_3_ADDR 1796U
#define FIELD_MCU_PHY_MASTER_DELAY_START_3_MSB 25U
#define FIELD_MCU_PHY_MASTER_DELAY_START_3_LSB 16U
#define FIELD_MCU_PHY_MASTER_DELAY_START_3_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_MASTER_DELAY_START_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DELAY_START_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DELAY_START_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_450_ADDR [ PHY_MASTER_DELAY_STEP_3 ]  */
#define MCU_PHY_MASTER_DELAY_STEP_3_ADDR 1800U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_3_MSB 5U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_3_LSB 0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_3_WIDTH 6U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_3_MASK 0x3fU
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_3_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_3_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_3_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_450_ADDR [ PHY_MASTER_DELAY_WAIT_3 ]  */
#define MCU_PHY_MASTER_DELAY_WAIT_3_ADDR 1800U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_3_MSB 15U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_3_LSB 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_3_WIDTH 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_3_MASK 0xff00U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_3_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_3_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_3_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_450_ADDR [ PHY_RPTR_UPDATE_3 ]  */
#define MCU_PHY_RPTR_UPDATE_3_ADDR 1800U
#define FIELD_MCU_PHY_RPTR_UPDATE_3_MSB 19U
#define FIELD_MCU_PHY_RPTR_UPDATE_3_LSB 16U
#define FIELD_MCU_PHY_RPTR_UPDATE_3_WIDTH 4U
#define FIELD_MCU_PHY_RPTR_UPDATE_3_MASK 0xf0000U
#define FIELD_MCU_PHY_RPTR_UPDATE_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RPTR_UPDATE_3_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RPTR_UPDATE_3_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RPTR_UPDATE_3_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_450_ADDR [ PHY_WRLVL_DLY_STEP_3 ]  */
#define MCU_PHY_WRLVL_DLY_STEP_3_ADDR 1800U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_3_MSB 27U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_3_LSB 24U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_3_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_3_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_3_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_3_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_3_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_451_ADDR [ PHY_WRLVL_RESP_WAIT_CNT_3 ]  */
#define MCU_PHY_WRLVL_RESP_WAIT_CNT_3_ADDR 1804U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_3_MSB 4U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_3_LSB 0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_3_WIDTH 5U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_3_MASK 0x1fU
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_3_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_3_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_3_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_451_ADDR [ PHY_GTLVL_DLY_STEP_3 ]  */
#define MCU_PHY_GTLVL_DLY_STEP_3_ADDR 1804U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_3_MSB 11U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_3_LSB 8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_3_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_3_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_3_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_3_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_3_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_451_ADDR [ PHY_GTLVL_RESP_WAIT_CNT_3 ]  */
#define MCU_PHY_GTLVL_RESP_WAIT_CNT_3_ADDR 1804U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_3_MSB 20U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_3_LSB 16U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_3_WIDTH 5U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_3_MASK 0x1f0000U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_3_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_3_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_3_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_452_ADDR [ PHY_GTLVL_BACK_STEP_3 ]  */
#define MCU_PHY_GTLVL_BACK_STEP_3_ADDR 1808U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_3_MSB 9U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_3_LSB 0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_3_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_3_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_3_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_3_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_3_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_452_ADDR [ PHY_GTLVL_FINAL_STEP_3 ]  */
#define MCU_PHY_GTLVL_FINAL_STEP_3_ADDR 1808U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_3_MSB 25U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_3_LSB 16U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_3_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_453_ADDR [ PHY_X4_DQ_OE_TIMING_3 ]  */
#define MCU_PHY_X4_DQ_OE_TIMING_3_ADDR 1812U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_3_MSB 7U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_3_LSB 0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_3_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_3_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_3_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_3_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_453_ADDR [ PHY_X4_DQ_TSEL_RD_TIMING_3 ]  */
#define MCU_PHY_X4_DQ_TSEL_RD_TIMING_3_ADDR 1812U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_3_MSB 15U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_3_LSB 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_3_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_3_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_3_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_3_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_453_ADDR [ PHY_X4_DQ_TSEL_WR_TIMING_3 ]  */
#define MCU_PHY_X4_DQ_TSEL_WR_TIMING_3_ADDR 1812U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_3_MSB 23U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_3_LSB 16U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_3_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_3_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_3_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_3_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_453_ADDR [ PHY_X4_DQ_IE_TIMING_3 ]  */
#define MCU_PHY_X4_DQ_IE_TIMING_3_ADDR 1812U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_3_MSB 31U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_3_LSB 24U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_3_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_3_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_3_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_3_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_454_ADDR [ PHY_X4_DQS_OE_TIMING_3 ]  */
#define MCU_PHY_X4_DQS_OE_TIMING_3_ADDR 1816U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_3_MSB 7U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_3_LSB 0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_3_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_3_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_3_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_3_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_454_ADDR [ PHY_X4_DQS_TSEL_RD_TIMING_3 ]  */
#define MCU_PHY_X4_DQS_TSEL_RD_TIMING_3_ADDR 1816U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_3_MSB 15U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_3_LSB 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_3_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_3_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_3_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_3_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_454_ADDR [ PHY_X4_DQS_TSEL_WR_TIMING_3 ]  */
#define MCU_PHY_X4_DQS_TSEL_WR_TIMING_3_ADDR 1816U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_3_MSB 23U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_3_LSB 16U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_3_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_3_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_3_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_3_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_454_ADDR [ PHY_X4_DQS_IE_TIMING_3 ]  */
#define MCU_PHY_X4_DQS_IE_TIMING_3_ADDR 1816U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_3_MSB 31U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_3_LSB 24U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_3_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_3_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_3_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_3_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_3_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_455_ADDR [ PHY_X4_RPTR_UPDATE_3 ]  */
#define MCU_PHY_X4_RPTR_UPDATE_3_ADDR 1820U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_3_MSB 3U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_3_LSB 0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_3_WIDTH 4U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_3_MASK 0xfU
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_3_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_3_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_3_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_3_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_455_ADDR [ PHY_RDLVL_DLY_STEP_3 ]  */
#define MCU_PHY_RDLVL_DLY_STEP_3_ADDR 1820U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_3_MSB 11U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_3_LSB 8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_3_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_3_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_3_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_3_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_3_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_3_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_512_ADDR [ PHY_CLK_WR_BYPASS_SLAVE_DELAY_4 ]  */
#define MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_4_ADDR 2048U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_4_MSB 10U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_4_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_4_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_4_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_4_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_512_ADDR [ PHY_CLK_BYPASS_OVERRIDE_4 ]  */
#define MCU_PHY_CLK_BYPASS_OVERRIDE_4_ADDR 2048U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_4_MSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_4_LSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_4_WIDTH 1U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_4_MASK 0x10000U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_4_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_4_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_4_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_512_ADDR [ PHY_SW_WRDQ0_SHIFT_4 ]  */
#define MCU_PHY_SW_WRDQ0_SHIFT_4_ADDR 2048U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_4_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_4_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_4_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_4_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_4_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_4_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_4_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_513_ADDR [ PHY_SW_WRDQ1_SHIFT_4 ]  */
#define MCU_PHY_SW_WRDQ1_SHIFT_4_ADDR 2052U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_4_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_4_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_4_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_4_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_4_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_4_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_4_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_513_ADDR [ PHY_SW_WRDQ2_SHIFT_4 ]  */
#define MCU_PHY_SW_WRDQ2_SHIFT_4_ADDR 2052U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_4_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_4_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_4_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_4_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_4_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_4_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_4_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_513_ADDR [ PHY_SW_WRDQ3_SHIFT_4 ]  */
#define MCU_PHY_SW_WRDQ3_SHIFT_4_ADDR 2052U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_4_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_4_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_4_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_4_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_4_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_4_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_4_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_513_ADDR [ PHY_SW_WRDQ4_SHIFT_4 ]  */
#define MCU_PHY_SW_WRDQ4_SHIFT_4_ADDR 2052U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_4_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_4_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_4_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_4_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_4_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_4_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_4_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_514_ADDR [ PHY_SW_WRDQ5_SHIFT_4 ]  */
#define MCU_PHY_SW_WRDQ5_SHIFT_4_ADDR 2056U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_4_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_4_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_4_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_4_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_4_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_4_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_4_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_514_ADDR [ PHY_SW_WRDQ6_SHIFT_4 ]  */
#define MCU_PHY_SW_WRDQ6_SHIFT_4_ADDR 2056U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_4_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_4_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_4_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_4_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_4_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_4_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_4_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_514_ADDR [ PHY_SW_WRDQ7_SHIFT_4 ]  */
#define MCU_PHY_SW_WRDQ7_SHIFT_4_ADDR 2056U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_4_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_4_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_4_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_4_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_4_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_4_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_4_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_514_ADDR [ PHY_SW_WRDM_SHIFT_4 ]  */
#define MCU_PHY_SW_WRDM_SHIFT_4_ADDR 2056U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_4_MSB 28U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_4_LSB 24U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_4_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_4_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_4_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_4_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_4_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_515_ADDR [ PHY_SW_WRDQS_SHIFT_4 ]  */
#define MCU_PHY_SW_WRDQS_SHIFT_4_ADDR 2060U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_4_MSB 3U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_4_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_4_WIDTH 4U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_4_MASK 0xfU
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_4_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_4_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_4_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_515_ADDR [ PHY_DQ_TSEL_ENABLE_4 ]  */
#define MCU_PHY_DQ_TSEL_ENABLE_4_ADDR 2060U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_4_MSB 10U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_4_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_4_WIDTH 3U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_4_MASK 0x700U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_4_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_4_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_4_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_516_ADDR [ PHY_DQ_TSEL_SELECT_4 ]  */
#define MCU_PHY_DQ_TSEL_SELECT_4_ADDR 2064U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_4_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_4_LSB 0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_4_WIDTH 24U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_4_MASK 0xffffffU
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_4_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_4_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_4_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_516_ADDR [ PHY_DQS_TSEL_ENABLE_4 ]  */
#define MCU_PHY_DQS_TSEL_ENABLE_4_ADDR 2064U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_4_MSB 26U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_4_LSB 24U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_4_WIDTH 3U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_4_MASK 0x7000000U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_4_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_4_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_4_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_517_ADDR [ PHY_DQS_TSEL_SELECT_4 ]  */
#define MCU_PHY_DQS_TSEL_SELECT_4_ADDR 2068U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_4_MSB 23U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_4_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_4_WIDTH 24U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_4_MASK 0xffffffU
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_4_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_4_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_4_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_517_ADDR [ PHY_DDR4_4 ]  */
#define MCU_PHY_DDR4_4_ADDR 2068U
#define FIELD_MCU_PHY_DDR4_4_MSB 24U
#define FIELD_MCU_PHY_DDR4_4_LSB 24U
#define FIELD_MCU_PHY_DDR4_4_WIDTH 1U
#define FIELD_MCU_PHY_DDR4_4_MASK 0x1000000U
#define FIELD_MCU_PHY_DDR4_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DDR4_4_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DDR4_4_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DDR4_4_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_518_ADDR [ PHY_TWO_CYC_PREAMBLE_4 ]  */
#define MCU_PHY_TWO_CYC_PREAMBLE_4_ADDR 2072U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_4_MSB 1U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_4_LSB 0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_4_WIDTH 2U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_4_MASK 0x3U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_4_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_4_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_4_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_518_ADDR [ PHY_DBI_MODE_4 ]  */
#define MCU_PHY_DBI_MODE_4_ADDR 2072U
#define FIELD_MCU_PHY_DBI_MODE_4_MSB 9U
#define FIELD_MCU_PHY_DBI_MODE_4_LSB 8U
#define FIELD_MCU_PHY_DBI_MODE_4_WIDTH 2U
#define FIELD_MCU_PHY_DBI_MODE_4_MASK 0x300U
#define FIELD_MCU_PHY_DBI_MODE_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DBI_MODE_4_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DBI_MODE_4_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DBI_MODE_4_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_518_ADDR [ PHY_PER_RANK_CS_MAP_4 ]  */
#define MCU_PHY_PER_RANK_CS_MAP_4_ADDR 2072U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_4_MSB 23U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_4_LSB 16U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_4_WIDTH 8U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_4_MASK 0xff0000U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_4_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_4_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_4_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_518_ADDR [ PHY_PER_CS_TRAINING_MULTICAST_EN_4 ]  */
#define MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_4_ADDR 2072U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_4_MSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_4_LSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_4_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_4_MASK 0x1000000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_4_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_4_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_4_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_519_ADDR [ PHY_PER_CS_TRAINING_INDEX_4 ]  */
#define MCU_PHY_PER_CS_TRAINING_INDEX_4_ADDR 2076U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_4_MSB 2U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_4_LSB 0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_4_WIDTH 3U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_4_MASK 0x7U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_4_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_4_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_4_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_519_ADDR [ PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_4 ]  */
#define MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_4_ADDR 2076U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_4_MSB 9U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_4_LSB 8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_4_WIDTH 2U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_4_MASK 0x300U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_4_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_4_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_4_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_519_ADDR [ PHY_LPBK_CONTROL_4 ]  */
#define MCU_PHY_LPBK_CONTROL_4_ADDR 2076U
#define FIELD_MCU_PHY_LPBK_CONTROL_4_MSB 22U
#define FIELD_MCU_PHY_LPBK_CONTROL_4_LSB 16U
#define FIELD_MCU_PHY_LPBK_CONTROL_4_WIDTH 7U
#define FIELD_MCU_PHY_LPBK_CONTROL_4_MASK 0x7f0000U
#define FIELD_MCU_PHY_LPBK_CONTROL_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_LPBK_CONTROL_4_RD(src) ((0x7f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_LPBK_CONTROL_4_WR(dst) (0x7f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_LPBK_CONTROL_4_SET(dst, src) (((dst) & ~0x7f0000U) | (((uint32_t)(src) << 16U) & 0x7f0000U))

/*  DENALI_PHY_520_ADDR [ PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_4_ADDR 2080U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_520_ADDR [ PHY_GATE_ERROR_DELAY_SELECT_4 ]  */
#define MCU_PHY_GATE_ERROR_DELAY_SELECT_4_ADDR 2080U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_4_MSB 20U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_4_LSB 16U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_4_WIDTH 5U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_4_MASK 0x1f0000U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_4_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_4_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_4_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_520_ADDR [ SC_PHY_SNAP_OBS_REGS_4 ]  */
#define MCU_SC_PHY_SNAP_OBS_REGS_4_ADDR 2080U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_4_MSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_4_LSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_4_WIDTH 1U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_4_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_4_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_4_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_4_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_4_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_521_ADDR [ PHY_SLAVE_LOOP_CNT_UPDATE_4 ]  */
#define MCU_PHY_SLAVE_LOOP_CNT_UPDATE_4_ADDR 2084U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_4_MSB 2U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_4_LSB 0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_4_WIDTH 3U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_4_MASK 0x7U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_4_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_4_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_4_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_521_ADDR [ PHY_SW_FIFO_PTR_RST_DISABLE_4 ]  */
#define MCU_PHY_SW_FIFO_PTR_RST_DISABLE_4_ADDR 2084U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_4_MSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_4_LSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_4_WIDTH 1U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_4_MASK 0x100U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_4_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_4_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_4_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_521_ADDR [ PHY_MASTER_DLY_LOCK_OBS_SELECT_4 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_4_ADDR 2084U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_4_MSB 18U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_4_LSB 16U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_4_WIDTH 3U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_4_MASK 0x70000U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_4_RD(src) ((0x70000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_4_WR(dst) (0x70000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_4_SET(dst, src) (((dst) & ~0x70000U) | (((uint32_t)(src) << 16U) & 0x70000U))

/*  DENALI_PHY_521_ADDR [ PHY_RDDQ_ENC_OBS_SELECT_4 ]  */
#define MCU_PHY_RDDQ_ENC_OBS_SELECT_4_ADDR 2084U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_4_MSB 26U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_4_LSB 24U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_4_WIDTH 3U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_4_MASK 0x7000000U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_4_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_4_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_4_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_522_ADDR [ PHY_RDDQS_DQ_ENC_OBS_SELECT_4 ]  */
#define MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_4_ADDR 2088U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_4_MSB 3U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_4_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_4_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_4_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_4_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_4_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_4_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_522_ADDR [ PHY_WR_ENC_OBS_SELECT_4 ]  */
#define MCU_PHY_WR_ENC_OBS_SELECT_4_ADDR 2088U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_4_MSB 11U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_4_LSB 8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_4_WIDTH 4U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_4_MASK 0xf00U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_4_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_4_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_4_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_522_ADDR [ PHY_WR_SHIFT_OBS_SELECT_4 ]  */
#define MCU_PHY_WR_SHIFT_OBS_SELECT_4_ADDR 2088U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_4_MSB 19U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_4_LSB 16U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_4_WIDTH 4U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_4_MASK 0xf0000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_4_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_4_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_4_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_522_ADDR [ PHY_FIFO_PTR_OBS_SELECT_4 ]  */
#define MCU_PHY_FIFO_PTR_OBS_SELECT_4_ADDR 2088U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_4_MSB 27U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_4_LSB 24U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_4_WIDTH 4U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_4_MASK 0xf000000U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_4_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_4_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_4_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_523_ADDR [ PHY_LVL_DEBUG_MODE_4 ]  */
#define MCU_PHY_LVL_DEBUG_MODE_4_ADDR 2092U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_4_MSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_4_LSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_4_WIDTH 1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_4_MASK 0x1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_4_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_4_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_4_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_523_ADDR [ SC_PHY_LVL_DEBUG_CONT_4 ]  */
#define MCU_SC_PHY_LVL_DEBUG_CONT_4_ADDR 2092U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_4_MSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_4_LSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_4_WIDTH 1U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_4_MASK 0x100U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_4_SHIFT_MASK 0x8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_4_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_4_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_4_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_523_ADDR [ PHY_WRLVL_CAPTURE_CNT_4 ]  */
#define MCU_PHY_WRLVL_CAPTURE_CNT_4_ADDR 2092U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_4_MSB 21U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_4_LSB 16U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_4_WIDTH 6U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_4_MASK 0x3f0000U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_4_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_4_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_4_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_523_ADDR [ PHY_WRLVL_UPDT_WAIT_CNT_4 ]  */
#define MCU_PHY_WRLVL_UPDT_WAIT_CNT_4_ADDR 2092U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_4_MSB 27U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_4_LSB 24U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_4_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_4_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_4_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_4_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_4_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_524_ADDR [ PHY_GTLVL_CAPTURE_CNT_4 ]  */
#define MCU_PHY_GTLVL_CAPTURE_CNT_4_ADDR 2096U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_4_MSB 5U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_4_LSB 0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_4_WIDTH 6U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_4_MASK 0x3fU
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_4_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_4_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_4_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_524_ADDR [ PHY_GTLVL_UPDT_WAIT_CNT_4 ]  */
#define MCU_PHY_GTLVL_UPDT_WAIT_CNT_4_ADDR 2096U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_4_MSB 11U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_4_LSB 8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_4_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_4_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_4_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_4_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_4_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_524_ADDR [ PHY_RDLVL_CAPTURE_CNT_4 ]  */
#define MCU_PHY_RDLVL_CAPTURE_CNT_4_ADDR 2096U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_4_MSB 21U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_4_LSB 16U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_4_WIDTH 6U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_4_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_4_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_4_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_4_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_524_ADDR [ PHY_RDLVL_UPDT_WAIT_CNT_4 ]  */
#define MCU_PHY_RDLVL_UPDT_WAIT_CNT_4_ADDR 2096U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_4_MSB 27U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_4_LSB 24U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_4_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_4_MASK 0xf000000U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_4_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_4_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_4_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_525_ADDR [ PHY_RDLVL_OP_MODE_4 ]  */
#define MCU_PHY_RDLVL_OP_MODE_4_ADDR 2100U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_4_MSB 1U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_4_LSB 0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_4_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_4_MASK 0x3U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_4_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_OP_MODE_4_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_OP_MODE_4_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_525_ADDR [ PHY_RDLVL_RDDQS_DQ_OBS_SELECT_4 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_4_ADDR 2100U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_4_MSB 11U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_4_LSB 8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_4_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_4_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_4_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_4_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_4_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_525_ADDR [ PHY_RDLVL_DATA_MASK_4 ]  */
#define MCU_PHY_RDLVL_DATA_MASK_4_ADDR 2100U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_4_MSB 23U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_4_LSB 16U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_4_WIDTH 8U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_4_MASK 0xff0000U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_4_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_4_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_4_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_526_ADDR [ PHY_RDLVL_DATA_SWIZZLE_4 ]  */
#define MCU_PHY_RDLVL_DATA_SWIZZLE_4_ADDR 2104U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_4_MSB 31U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_4_LSB 0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_4_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_4_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_4_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_4_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_4_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_527_ADDR [ SC_PHY_MANUAL_CLEAR_4 ]  */
#define MCU_SC_PHY_MANUAL_CLEAR_4_ADDR 2108U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_4_MSB 4U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_4_LSB 0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_4_WIDTH 5U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_4_MASK 0x1fU
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_4_SHIFT_MASK 0x0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_4_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_4_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_4_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_527_ADDR [ PHY_FIFO_PTR_OBS_4 ]  */
#define MCU_PHY_FIFO_PTR_OBS_4_ADDR 2108U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_4_MSB 15U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_4_LSB 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_4_WIDTH 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_4_MASK 0xff00U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_4_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_4_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_4_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_528_ADDR [ PHY_LPBK_RESULT_OBS_4 ]  */
#define MCU_PHY_LPBK_RESULT_OBS_4_ADDR 2112U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_4_MSB 31U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_4_LSB 0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_4_WIDTH 32U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_4_MASK 0xffffffffU
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_4_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_4_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_4_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_529_ADDR [ PHY_MASTER_DLY_LOCK_OBS_4 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_4_ADDR 2116U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_4_MSB 9U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_4_LSB 0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_4_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_4_MASK 0x3ffU
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_529_ADDR [ PHY_RDDQ_SLV_DLY_ENC_OBS_4 ]  */
#define MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_4_ADDR 2116U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_4_MSB 21U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_4_LSB 16U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_4_WIDTH 6U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_4_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_4_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_4_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_4_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_529_ADDR [ PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_4 ]  */
#define MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_4_ADDR 2116U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_4_MSB 30U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_4_LSB 24U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_4_WIDTH 7U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_4_MASK 0x7f000000U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_4_RD(src) ((0x7f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_4_WR(dst) (0x7f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_4_SET(dst, src) (((dst) & ~0x7f000000U) | (((uint32_t)(src) << 24U) & 0x7f000000U))

/*  DENALI_PHY_530_ADDR [ PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_4 ]  */
#define MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_4_ADDR 2120U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_4_MSB 7U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_4_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_4_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_4_MASK 0xffU
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_4_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_4_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_4_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_530_ADDR [ PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_4 ]  */
#define MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_4_ADDR 2120U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_4_MSB 15U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_4_LSB 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_4_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_4_MASK 0xff00U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_4_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_4_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_4_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_530_ADDR [ PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_4 ]  */
#define MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_4_ADDR 2120U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_4_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_4_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_531_ADDR [ PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_4 ]  */
#define MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_4_ADDR 2124U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_4_MSB 6U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_4_LSB 0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_4_WIDTH 7U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_4_MASK 0x7fU
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_4_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_4_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_4_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  DENALI_PHY_531_ADDR [ PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_4 ]  */
#define MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_4_ADDR 2124U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_4_MSB 15U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_4_LSB 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_4_WIDTH 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_4_MASK 0xff00U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_4_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_4_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_4_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_531_ADDR [ PHY_WR_ADDER_SLV_DLY_ENC_OBS_4 ]  */
#define MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_4_ADDR 2124U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_4_MSB 23U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_4_LSB 16U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_4_WIDTH 8U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_4_MASK 0xff0000U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_4_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_4_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_4_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_531_ADDR [ PHY_WR_SHIFT_OBS_4 ]  */
#define MCU_PHY_WR_SHIFT_OBS_4_ADDR 2124U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_4_MSB 26U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_4_LSB 24U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_4_WIDTH 3U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_4_MASK 0x7000000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_4_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_4_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_4_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_532_ADDR [ PHY_WRLVL_HARD0_DELAY_OBS_4 ]  */
#define MCU_PHY_WRLVL_HARD0_DELAY_OBS_4_ADDR 2128U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_4_MSB 9U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_4_LSB 0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_4_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_4_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_532_ADDR [ PHY_WRLVL_HARD1_DELAY_OBS_4 ]  */
#define MCU_PHY_WRLVL_HARD1_DELAY_OBS_4_ADDR 2128U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_4_MSB 25U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_4_LSB 16U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_4_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_533_ADDR [ PHY_WRLVL_STATUS_OBS_4 ]  */
#define MCU_PHY_WRLVL_STATUS_OBS_4_ADDR 2132U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_4_MSB 18U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_4_LSB 0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_4_WIDTH 19U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_4_MASK 0x7ffffU
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_4_RD(src) ((0x7ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_4_WR(dst) (0x7ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_4_SET(dst, src) (((dst) & ~0x7ffffU) | (((uint32_t)(src) << 0U) & 0x7ffffU))

/*  DENALI_PHY_534_ADDR [ PHY_WRLVL_ERROR_OBS_4 ]  */
#define MCU_PHY_WRLVL_ERROR_OBS_4_ADDR 2136U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_4_MSB 31U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_4_LSB 0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_4_WIDTH 32U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_4_MASK 0xffffffffU
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_4_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_4_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_4_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_535_ADDR [ PHY_GTLVL_HARD0_DELAY_OBS_4 ]  */
#define MCU_PHY_GTLVL_HARD0_DELAY_OBS_4_ADDR 2140U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_4_MSB 13U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_4_LSB 0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_4_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_4_MASK 0x3fffU
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_4_RD(src) ((0x3fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_4_WR(dst) (0x3fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_4_SET(dst, src) (((dst) & ~0x3fffU) | (((uint32_t)(src) << 0U) & 0x3fffU))

/*  DENALI_PHY_535_ADDR [ PHY_GTLVL_HARD1_DELAY_OBS_4 ]  */
#define MCU_PHY_GTLVL_HARD1_DELAY_OBS_4_ADDR 2140U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_4_MSB 29U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_4_LSB 16U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_4_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_4_MASK 0x3fff0000U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_4_RD(src) ((0x3fff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_4_WR(dst) (0x3fff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_4_SET(dst, src) (((dst) & ~0x3fff0000U) | (((uint32_t)(src) << 16U) & 0x3fff0000U))

/*  DENALI_PHY_536_ADDR [ PHY_GTLVL_STATUS_OBS_4 ]  */
#define MCU_PHY_GTLVL_STATUS_OBS_4_ADDR 2144U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_4_MSB 14U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_4_LSB 0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_4_WIDTH 15U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_4_MASK 0x7fffU
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_4_RD(src) ((0x7fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_4_WR(dst) (0x7fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_4_SET(dst, src) (((dst) & ~0x7fffU) | (((uint32_t)(src) << 0U) & 0x7fffU))

/*  DENALI_PHY_536_ADDR [ PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_4 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_4_ADDR 2144U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_4_MSB 25U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_4_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_4_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_537_ADDR [ PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_4 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_4_ADDR 2148U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_4_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_4_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_4_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_537_ADDR [ PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_4 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_4_ADDR 2148U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_4_MSB 17U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_4_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_4_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_4_MASK 0x30000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_4_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_4_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_4_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_538_ADDR [ PHY_RDLVL_STATUS_OBS_4 ]  */
#define MCU_PHY_RDLVL_STATUS_OBS_4_ADDR 2152U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_4_MSB 31U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_4_LSB 0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_4_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_4_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_4_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_4_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_4_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_539_ADDR [ PHY_X4_SW_WRDQS_SHIFT_4 ]  */
#define MCU_PHY_X4_SW_WRDQS_SHIFT_4_ADDR 2156U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_4_MSB 3U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_4_LSB 0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_4_WIDTH 4U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_4_MASK 0xfU
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_4_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_4_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_4_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_539_ADDR [ PHY_X4_ENC_OBS_SELECT_4 ]  */
#define MCU_PHY_X4_ENC_OBS_SELECT_4_ADDR 2156U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_4_MSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_4_LSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_4_WIDTH 1U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_4_MASK 0x100U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_4_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_4_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_4_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_539_ADDR [ PHY_DQS_RATIO_X8_4 ]  */
#define MCU_PHY_DQS_RATIO_X8_4_ADDR 2156U
#define FIELD_MCU_PHY_DQS_RATIO_X8_4_MSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_4_LSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_4_WIDTH 1U
#define FIELD_MCU_PHY_DQS_RATIO_X8_4_MASK 0x10000U
#define FIELD_MCU_PHY_DQS_RATIO_X8_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQS_RATIO_X8_4_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQS_RATIO_X8_4_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQS_RATIO_X8_4_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_539_ADDR [ SC_PHY_RX_CAL_START_4 ]  */
#define MCU_SC_PHY_RX_CAL_START_4_ADDR 2156U
#define FIELD_MCU_SC_PHY_RX_CAL_START_4_MSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_4_LSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_4_WIDTH 1U
#define FIELD_MCU_SC_PHY_RX_CAL_START_4_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_RX_CAL_START_4_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_RX_CAL_START_4_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_RX_CAL_START_4_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_RX_CAL_START_4_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_540_ADDR [ PHY_RX_CAL_OVERRIDE_4 ]  */
#define MCU_PHY_RX_CAL_OVERRIDE_4_ADDR 2160U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_4_MSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_4_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_4_WIDTH 1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_4_MASK 0x1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_4_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_4_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_4_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_540_ADDR [ PHY_RX_CAL_SAMPLE_WAIT_4 ]  */
#define MCU_PHY_RX_CAL_SAMPLE_WAIT_4_ADDR 2160U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_4_MSB 15U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_4_LSB 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_4_WIDTH 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_4_MASK 0xff00U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_4_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_4_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_4_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_540_ADDR [ PHY_RX_CAL_DQ0_4 ]  */
#define MCU_PHY_RX_CAL_DQ0_4_ADDR 2160U
#define FIELD_MCU_PHY_RX_CAL_DQ0_4_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ0_4_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ0_4_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ0_4_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ0_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ0_4_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ0_4_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ0_4_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_541_ADDR [ PHY_RX_CAL_DQ1_4 ]  */
#define MCU_PHY_RX_CAL_DQ1_4_ADDR 2164U
#define FIELD_MCU_PHY_RX_CAL_DQ1_4_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ1_4_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_4_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ1_4_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ1_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_4_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ1_4_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ1_4_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_541_ADDR [ PHY_RX_CAL_DQ2_4 ]  */
#define MCU_PHY_RX_CAL_DQ2_4_ADDR 2164U
#define FIELD_MCU_PHY_RX_CAL_DQ2_4_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ2_4_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ2_4_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ2_4_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ2_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ2_4_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ2_4_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ2_4_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_542_ADDR [ PHY_RX_CAL_DQ3_4 ]  */
#define MCU_PHY_RX_CAL_DQ3_4_ADDR 2168U
#define FIELD_MCU_PHY_RX_CAL_DQ3_4_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ3_4_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_4_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ3_4_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ3_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_4_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ3_4_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ3_4_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_542_ADDR [ PHY_RX_CAL_DQ4_4 ]  */
#define MCU_PHY_RX_CAL_DQ4_4_ADDR 2168U
#define FIELD_MCU_PHY_RX_CAL_DQ4_4_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ4_4_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ4_4_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ4_4_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ4_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ4_4_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ4_4_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ4_4_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_543_ADDR [ PHY_RX_CAL_DQ5_4 ]  */
#define MCU_PHY_RX_CAL_DQ5_4_ADDR 2172U
#define FIELD_MCU_PHY_RX_CAL_DQ5_4_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ5_4_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_4_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ5_4_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ5_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_4_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ5_4_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ5_4_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_543_ADDR [ PHY_RX_CAL_DQ6_4 ]  */
#define MCU_PHY_RX_CAL_DQ6_4_ADDR 2172U
#define FIELD_MCU_PHY_RX_CAL_DQ6_4_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ6_4_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ6_4_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ6_4_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ6_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ6_4_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ6_4_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ6_4_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_544_ADDR [ PHY_RX_CAL_DQ7_4 ]  */
#define MCU_PHY_RX_CAL_DQ7_4_ADDR 2176U
#define FIELD_MCU_PHY_RX_CAL_DQ7_4_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ7_4_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_4_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ7_4_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ7_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_4_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ7_4_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ7_4_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_544_ADDR [ PHY_RX_CAL_DM_4 ]  */
#define MCU_PHY_RX_CAL_DM_4_ADDR 2176U
#define FIELD_MCU_PHY_RX_CAL_DM_4_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DM_4_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DM_4_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DM_4_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DM_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DM_4_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DM_4_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DM_4_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_545_ADDR [ PHY_RX_CAL_DQS_4 ]  */
#define MCU_PHY_RX_CAL_DQS_4_ADDR 2180U
#define FIELD_MCU_PHY_RX_CAL_DQS_4_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQS_4_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQS_4_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQS_4_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQS_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQS_4_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQS_4_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQS_4_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_545_ADDR [ PHY_RX_CAL_FDBK_4 ]  */
#define MCU_PHY_RX_CAL_FDBK_4_ADDR 2180U
#define FIELD_MCU_PHY_RX_CAL_FDBK_4_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_FDBK_4_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_FDBK_4_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_FDBK_4_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_FDBK_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_FDBK_4_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_FDBK_4_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_FDBK_4_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_546_ADDR [ PHY_RX_CAL_X4_FDBK_4 ]  */
#define MCU_PHY_RX_CAL_X4_FDBK_4_ADDR 2184U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_4_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_4_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_4_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_4_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_4_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_4_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_4_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_546_ADDR [ PHY_RX_CAL_OBS_4 ]  */
#define MCU_PHY_RX_CAL_OBS_4_ADDR 2184U
#define FIELD_MCU_PHY_RX_CAL_OBS_4_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_OBS_4_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_OBS_4_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_OBS_4_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_OBS_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_OBS_4_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_OBS_4_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_OBS_4_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_547_ADDR [ PHY_CLK_WRDQ0_SLAVE_DELAY_4 ]  */
#define MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_4_ADDR 2188U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_4_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_4_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_4_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_4_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_4_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_547_ADDR [ PHY_CLK_WRDQ1_SLAVE_DELAY_4 ]  */
#define MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_4_ADDR 2188U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_4_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_4_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_4_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_4_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_4_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_548_ADDR [ PHY_CLK_WRDQ2_SLAVE_DELAY_4 ]  */
#define MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_4_ADDR 2192U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_4_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_4_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_4_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_4_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_4_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_548_ADDR [ PHY_CLK_WRDQ3_SLAVE_DELAY_4 ]  */
#define MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_4_ADDR 2192U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_4_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_4_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_4_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_4_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_4_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_549_ADDR [ PHY_CLK_WRDQ4_SLAVE_DELAY_4 ]  */
#define MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_4_ADDR 2196U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_4_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_4_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_4_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_4_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_4_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_549_ADDR [ PHY_CLK_WRDQ5_SLAVE_DELAY_4 ]  */
#define MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_4_ADDR 2196U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_4_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_4_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_4_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_4_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_4_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_550_ADDR [ PHY_CLK_WRDQ6_SLAVE_DELAY_4 ]  */
#define MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_4_ADDR 2200U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_4_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_4_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_4_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_4_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_4_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_550_ADDR [ PHY_CLK_WRDQ7_SLAVE_DELAY_4 ]  */
#define MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_4_ADDR 2200U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_4_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_4_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_4_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_4_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_4_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_551_ADDR [ PHY_CLK_WRDM_SLAVE_DELAY_4 ]  */
#define MCU_PHY_CLK_WRDM_SLAVE_DELAY_4_ADDR 2204U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_4_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_4_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_4_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_4_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_4_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_551_ADDR [ PHY_CLK_WRDQS_SLAVE_DELAY_4 ]  */
#define MCU_PHY_CLK_WRDQS_SLAVE_DELAY_4_ADDR 2204U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_552_ADDR [ PHY_RDDQ0_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQ0_SLAVE_DELAY_4_ADDR 2208U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_552_ADDR [ PHY_RDDQ1_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQ1_SLAVE_DELAY_4_ADDR 2208U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_553_ADDR [ PHY_RDDQ2_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQ2_SLAVE_DELAY_4_ADDR 2212U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_553_ADDR [ PHY_RDDQ3_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQ3_SLAVE_DELAY_4_ADDR 2212U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_554_ADDR [ PHY_RDDQ4_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQ4_SLAVE_DELAY_4_ADDR 2216U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_554_ADDR [ PHY_RDDQ5_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQ5_SLAVE_DELAY_4_ADDR 2216U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_555_ADDR [ PHY_RDDQ6_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQ6_SLAVE_DELAY_4_ADDR 2220U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_555_ADDR [ PHY_RDDQ7_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQ7_SLAVE_DELAY_4_ADDR 2220U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_556_ADDR [ PHY_RDDM_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDM_SLAVE_DELAY_4_ADDR 2224U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_556_ADDR [ PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_4_ADDR 2224U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_557_ADDR [ PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_4_ADDR 2228U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_557_ADDR [ PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_4_ADDR 2228U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_558_ADDR [ PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_4_ADDR 2232U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_558_ADDR [ PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_4_ADDR 2232U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_559_ADDR [ PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_4_ADDR 2236U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_559_ADDR [ PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_4_ADDR 2236U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_560_ADDR [ PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_4_ADDR 2240U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_560_ADDR [ PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_4_ADDR 2240U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_561_ADDR [ PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_4_ADDR 2244U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_561_ADDR [ PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_4_ADDR 2244U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_562_ADDR [ PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_4_ADDR 2248U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_562_ADDR [ PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_4_ADDR 2248U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_563_ADDR [ PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_4_ADDR 2252U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_563_ADDR [ PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_4_ADDR 2252U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_564_ADDR [ PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_4_ADDR 2256U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_564_ADDR [ PHY_RDDQS_DM_RISE_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_4_ADDR 2256U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_565_ADDR [ PHY_RDDQS_DM_FALL_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_4_ADDR 2260U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_565_ADDR [ PHY_RDDQS_GATE_SLAVE_DELAY_4 ]  */
#define MCU_PHY_RDDQS_GATE_SLAVE_DELAY_4_ADDR 2260U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_566_ADDR [ PHY_RDDQS_LATENCY_ADJUST_4 ]  */
#define MCU_PHY_RDDQS_LATENCY_ADJUST_4_ADDR 2264U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_4_MSB 3U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_4_LSB 0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_4_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_4_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_4_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_4_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_4_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_566_ADDR [ PHY_WRITE_PATH_LAT_ADD_4 ]  */
#define MCU_PHY_WRITE_PATH_LAT_ADD_4_ADDR 2264U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_4_MSB 10U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_4_LSB 8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_4_WIDTH 3U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_4_MASK 0x700U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_4_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_4_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_4_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_566_ADDR [ PHY_WRLVL_DELAY_EARLY_THRESHOLD_4 ]  */
#define MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_4_ADDR 2264U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_4_MSB 25U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_4_LSB 16U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_4_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_567_ADDR [ PHY_WRLVL_DELAY_PERIOD_THRESHOLD_4 ]  */
#define MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_4_ADDR 2268U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_4_MSB 9U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_4_LSB 0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_4_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_4_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_567_ADDR [ PHY_WRLVL_EARLY_FORCE_0_4 ]  */
#define MCU_PHY_WRLVL_EARLY_FORCE_0_4_ADDR 2268U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_4_MSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_4_LSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_4_WIDTH 1U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_4_MASK 0x10000U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_4_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_4_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_4_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_568_ADDR [ PHY_GTLVL_RDDQS_SLV_DLY_START_4 ]  */
#define MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_4_ADDR 2272U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_4_MSB 9U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_4_LSB 0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_4_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_4_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_568_ADDR [ PHY_GTLVL_LAT_ADJ_START_4 ]  */
#define MCU_PHY_GTLVL_LAT_ADJ_START_4_ADDR 2272U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_4_MSB 19U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_4_LSB 16U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_4_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_4_MASK 0xf0000U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_4_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_4_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_4_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_569_ADDR [ PHY_X4_CLK_WRDQS_SLAVE_DELAY_4 ]  */
#define MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_4_ADDR 2276U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_569_ADDR [ PHY_X4_RDDQS_GATE_SLAVE_DELAY_4 ]  */
#define MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_4_ADDR 2276U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_4_MSB 25U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_4_LSB 16U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_570_ADDR [ PHY_X4_RDDQS_LATENCY_ADJUST_4 ]  */
#define MCU_PHY_X4_RDDQS_LATENCY_ADJUST_4_ADDR 2280U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_4_MSB 3U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_4_LSB 0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_4_WIDTH 4U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_4_MASK 0xfU
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_4_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_4_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_4_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_570_ADDR [ PHY_X4_WRITE_PATH_LAT_ADD_4 ]  */
#define MCU_PHY_X4_WRITE_PATH_LAT_ADD_4_ADDR 2280U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_4_MSB 10U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_4_LSB 8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_4_WIDTH 3U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_4_MASK 0x700U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_4_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_4_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_4_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_570_ADDR [ PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_4 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_4_ADDR 2280U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_4_MSB 25U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_4_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_4_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_571_ADDR [ PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_4 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_4_ADDR 2284U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_4_MSB 9U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_4_LSB 0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_4_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_4_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_571_ADDR [ PHY_X4_WRLVL_EARLY_FORCE_0_4 ]  */
#define MCU_PHY_X4_WRLVL_EARLY_FORCE_0_4_ADDR 2284U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_4_MSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_4_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_4_WIDTH 1U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_4_MASK 0x10000U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_4_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_4_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_4_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_572_ADDR [ PHY_X4_GTLVL_RDDQS_SLV_DLY_START_4 ]  */
#define MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_4_ADDR 2288U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_4_MSB 9U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_4_LSB 0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_4_WIDTH 10U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_4_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_572_ADDR [ PHY_X4_GTLVL_LAT_ADJ_START_4 ]  */
#define MCU_PHY_X4_GTLVL_LAT_ADJ_START_4_ADDR 2288U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_4_MSB 19U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_4_LSB 16U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_4_WIDTH 4U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_4_MASK 0xf0000U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_4_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_4_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_4_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_573_ADDR [ PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_4 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_4_ADDR 2292U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_4_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_4_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_4_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_4_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_574_ADDR [ PHY_DQ_OE_TIMING_4 ]  */
#define MCU_PHY_DQ_OE_TIMING_4_ADDR 2296U
#define FIELD_MCU_PHY_DQ_OE_TIMING_4_MSB 7U
#define FIELD_MCU_PHY_DQ_OE_TIMING_4_LSB 0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_DQ_OE_TIMING_4_MASK 0xffU
#define FIELD_MCU_PHY_DQ_OE_TIMING_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_4_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_OE_TIMING_4_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_OE_TIMING_4_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_574_ADDR [ PHY_DQ_TSEL_RD_TIMING_4 ]  */
#define MCU_PHY_DQ_TSEL_RD_TIMING_4_ADDR 2296U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_4_MSB 15U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_4_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_4_MASK 0xff00U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_4_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_4_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_4_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_574_ADDR [ PHY_DQ_TSEL_WR_TIMING_4 ]  */
#define MCU_PHY_DQ_TSEL_WR_TIMING_4_ADDR 2296U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_4_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_4_LSB 16U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_4_MASK 0xff0000U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_4_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_4_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_4_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_574_ADDR [ PHY_DQS_OE_TIMING_4 ]  */
#define MCU_PHY_DQS_OE_TIMING_4_ADDR 2296U
#define FIELD_MCU_PHY_DQS_OE_TIMING_4_MSB 31U
#define FIELD_MCU_PHY_DQS_OE_TIMING_4_LSB 24U
#define FIELD_MCU_PHY_DQS_OE_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_DQS_OE_TIMING_4_MASK 0xff000000U
#define FIELD_MCU_PHY_DQS_OE_TIMING_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_OE_TIMING_4_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_OE_TIMING_4_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_OE_TIMING_4_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_575_ADDR [ PHY_DQS_TSEL_RD_TIMING_4 ]  */
#define MCU_PHY_DQS_TSEL_RD_TIMING_4_ADDR 2300U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_4_MSB 7U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_4_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_4_MASK 0xffU
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_4_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_4_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_4_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_575_ADDR [ PHY_DQS_TSEL_WR_TIMING_4 ]  */
#define MCU_PHY_DQS_TSEL_WR_TIMING_4_ADDR 2300U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_4_MSB 15U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_4_LSB 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_4_MASK 0xff00U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_4_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_4_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_4_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_575_ADDR [ PHY_PER_CS_TRAINING_EN_4 ]  */
#define MCU_PHY_PER_CS_TRAINING_EN_4_ADDR 2300U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_4_MSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_4_LSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_4_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_4_MASK 0x10000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_4_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_4_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_4_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_575_ADDR [ PHY_DQ_IE_TIMING_4 ]  */
#define MCU_PHY_DQ_IE_TIMING_4_ADDR 2300U
#define FIELD_MCU_PHY_DQ_IE_TIMING_4_MSB 31U
#define FIELD_MCU_PHY_DQ_IE_TIMING_4_LSB 24U
#define FIELD_MCU_PHY_DQ_IE_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_DQ_IE_TIMING_4_MASK 0xff000000U
#define FIELD_MCU_PHY_DQ_IE_TIMING_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQ_IE_TIMING_4_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQ_IE_TIMING_4_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQ_IE_TIMING_4_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_576_ADDR [ PHY_DQS_IE_TIMING_4 ]  */
#define MCU_PHY_DQS_IE_TIMING_4_ADDR 2304U
#define FIELD_MCU_PHY_DQS_IE_TIMING_4_MSB 7U
#define FIELD_MCU_PHY_DQS_IE_TIMING_4_LSB 0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_DQS_IE_TIMING_4_MASK 0xffU
#define FIELD_MCU_PHY_DQS_IE_TIMING_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_4_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_IE_TIMING_4_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_IE_TIMING_4_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_576_ADDR [ PHY_RDDATA_EN_IE_DLY_4 ]  */
#define MCU_PHY_RDDATA_EN_IE_DLY_4_ADDR 2304U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_4_MSB 9U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_4_LSB 8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_4_WIDTH 2U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_4_MASK 0x300U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_4_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_4_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_4_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_576_ADDR [ PHY_IE_MODE_4 ]  */
#define MCU_PHY_IE_MODE_4_ADDR 2304U
#define FIELD_MCU_PHY_IE_MODE_4_MSB 17U
#define FIELD_MCU_PHY_IE_MODE_4_LSB 16U
#define FIELD_MCU_PHY_IE_MODE_4_WIDTH 2U
#define FIELD_MCU_PHY_IE_MODE_4_MASK 0x30000U
#define FIELD_MCU_PHY_IE_MODE_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_IE_MODE_4_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_IE_MODE_4_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_IE_MODE_4_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_576_ADDR [ PHY_RDDATA_EN_DLY_4 ]  */
#define MCU_PHY_RDDATA_EN_DLY_4_ADDR 2304U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_4_MSB 27U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_4_LSB 24U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_4_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_4_MASK 0xf000000U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_4_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDATA_EN_DLY_4_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDATA_EN_DLY_4_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_577_ADDR [ PHY_RDDATA_EN_TSEL_DLY_4 ]  */
#define MCU_PHY_RDDATA_EN_TSEL_DLY_4_ADDR 2308U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_4_MSB 3U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_4_LSB 0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_4_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_4_MASK 0xfU
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_4_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_4_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_4_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_577_ADDR [ PHY_SW_MASTER_MODE_4 ]  */
#define MCU_PHY_SW_MASTER_MODE_4_ADDR 2308U
#define FIELD_MCU_PHY_SW_MASTER_MODE_4_MSB 11U
#define FIELD_MCU_PHY_SW_MASTER_MODE_4_LSB 8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_4_WIDTH 4U
#define FIELD_MCU_PHY_SW_MASTER_MODE_4_MASK 0xf00U
#define FIELD_MCU_PHY_SW_MASTER_MODE_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_4_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_MASTER_MODE_4_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_MASTER_MODE_4_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_577_ADDR [ PHY_MASTER_DELAY_START_4 ]  */
#define MCU_PHY_MASTER_DELAY_START_4_ADDR 2308U
#define FIELD_MCU_PHY_MASTER_DELAY_START_4_MSB 25U
#define FIELD_MCU_PHY_MASTER_DELAY_START_4_LSB 16U
#define FIELD_MCU_PHY_MASTER_DELAY_START_4_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_MASTER_DELAY_START_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DELAY_START_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DELAY_START_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_578_ADDR [ PHY_MASTER_DELAY_STEP_4 ]  */
#define MCU_PHY_MASTER_DELAY_STEP_4_ADDR 2312U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_4_MSB 5U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_4_LSB 0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_4_WIDTH 6U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_4_MASK 0x3fU
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_4_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_4_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_4_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_578_ADDR [ PHY_MASTER_DELAY_WAIT_4 ]  */
#define MCU_PHY_MASTER_DELAY_WAIT_4_ADDR 2312U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_4_MSB 15U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_4_LSB 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_4_WIDTH 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_4_MASK 0xff00U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_4_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_4_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_4_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_578_ADDR [ PHY_RPTR_UPDATE_4 ]  */
#define MCU_PHY_RPTR_UPDATE_4_ADDR 2312U
#define FIELD_MCU_PHY_RPTR_UPDATE_4_MSB 19U
#define FIELD_MCU_PHY_RPTR_UPDATE_4_LSB 16U
#define FIELD_MCU_PHY_RPTR_UPDATE_4_WIDTH 4U
#define FIELD_MCU_PHY_RPTR_UPDATE_4_MASK 0xf0000U
#define FIELD_MCU_PHY_RPTR_UPDATE_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RPTR_UPDATE_4_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RPTR_UPDATE_4_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RPTR_UPDATE_4_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_578_ADDR [ PHY_WRLVL_DLY_STEP_4 ]  */
#define MCU_PHY_WRLVL_DLY_STEP_4_ADDR 2312U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_4_MSB 27U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_4_LSB 24U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_4_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_4_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_4_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_4_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_4_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_579_ADDR [ PHY_WRLVL_RESP_WAIT_CNT_4 ]  */
#define MCU_PHY_WRLVL_RESP_WAIT_CNT_4_ADDR 2316U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_4_MSB 4U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_4_LSB 0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_4_WIDTH 5U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_4_MASK 0x1fU
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_4_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_4_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_4_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_579_ADDR [ PHY_GTLVL_DLY_STEP_4 ]  */
#define MCU_PHY_GTLVL_DLY_STEP_4_ADDR 2316U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_4_MSB 11U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_4_LSB 8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_4_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_4_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_4_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_4_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_4_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_579_ADDR [ PHY_GTLVL_RESP_WAIT_CNT_4 ]  */
#define MCU_PHY_GTLVL_RESP_WAIT_CNT_4_ADDR 2316U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_4_MSB 20U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_4_LSB 16U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_4_WIDTH 5U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_4_MASK 0x1f0000U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_4_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_4_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_4_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_580_ADDR [ PHY_GTLVL_BACK_STEP_4 ]  */
#define MCU_PHY_GTLVL_BACK_STEP_4_ADDR 2320U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_4_MSB 9U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_4_LSB 0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_4_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_4_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_580_ADDR [ PHY_GTLVL_FINAL_STEP_4 ]  */
#define MCU_PHY_GTLVL_FINAL_STEP_4_ADDR 2320U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_4_MSB 25U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_4_LSB 16U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_4_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_4_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_4_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_4_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_4_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_581_ADDR [ PHY_X4_DQ_OE_TIMING_4 ]  */
#define MCU_PHY_X4_DQ_OE_TIMING_4_ADDR 2324U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_4_MSB 7U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_4_LSB 0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_4_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_4_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_4_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_4_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_581_ADDR [ PHY_X4_DQ_TSEL_RD_TIMING_4 ]  */
#define MCU_PHY_X4_DQ_TSEL_RD_TIMING_4_ADDR 2324U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_4_MSB 15U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_4_LSB 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_4_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_4_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_4_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_4_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_581_ADDR [ PHY_X4_DQ_TSEL_WR_TIMING_4 ]  */
#define MCU_PHY_X4_DQ_TSEL_WR_TIMING_4_ADDR 2324U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_4_MSB 23U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_4_LSB 16U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_4_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_4_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_4_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_4_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_581_ADDR [ PHY_X4_DQ_IE_TIMING_4 ]  */
#define MCU_PHY_X4_DQ_IE_TIMING_4_ADDR 2324U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_4_MSB 31U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_4_LSB 24U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_4_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_4_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_4_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_4_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_582_ADDR [ PHY_X4_DQS_OE_TIMING_4 ]  */
#define MCU_PHY_X4_DQS_OE_TIMING_4_ADDR 2328U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_4_MSB 7U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_4_LSB 0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_4_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_4_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_4_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_4_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_582_ADDR [ PHY_X4_DQS_TSEL_RD_TIMING_4 ]  */
#define MCU_PHY_X4_DQS_TSEL_RD_TIMING_4_ADDR 2328U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_4_MSB 15U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_4_LSB 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_4_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_4_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_4_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_4_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_582_ADDR [ PHY_X4_DQS_TSEL_WR_TIMING_4 ]  */
#define MCU_PHY_X4_DQS_TSEL_WR_TIMING_4_ADDR 2328U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_4_MSB 23U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_4_LSB 16U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_4_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_4_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_4_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_4_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_4_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_582_ADDR [ PHY_X4_DQS_IE_TIMING_4 ]  */
#define MCU_PHY_X4_DQS_IE_TIMING_4_ADDR 2328U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_4_MSB 31U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_4_LSB 24U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_4_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_4_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_4_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_4_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_4_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_4_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_583_ADDR [ PHY_X4_RPTR_UPDATE_4 ]  */
#define MCU_PHY_X4_RPTR_UPDATE_4_ADDR 2332U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_4_MSB 3U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_4_LSB 0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_4_WIDTH 4U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_4_MASK 0xfU
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_4_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_4_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_4_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_583_ADDR [ PHY_RDLVL_DLY_STEP_4 ]  */
#define MCU_PHY_RDLVL_DLY_STEP_4_ADDR 2332U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_4_MSB 11U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_4_LSB 8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_4_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_4_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_4_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_4_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_4_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_4_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_640_ADDR [ PHY_CLK_WR_BYPASS_SLAVE_DELAY_5 ]  */
#define MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_5_ADDR 2560U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_5_MSB 10U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_5_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_5_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_5_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_5_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_640_ADDR [ PHY_CLK_BYPASS_OVERRIDE_5 ]  */
#define MCU_PHY_CLK_BYPASS_OVERRIDE_5_ADDR 2560U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_5_MSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_5_LSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_5_WIDTH 1U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_5_MASK 0x10000U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_5_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_5_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_5_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_640_ADDR [ PHY_SW_WRDQ0_SHIFT_5 ]  */
#define MCU_PHY_SW_WRDQ0_SHIFT_5_ADDR 2560U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_5_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_5_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_5_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_5_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_5_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_5_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_5_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_641_ADDR [ PHY_SW_WRDQ1_SHIFT_5 ]  */
#define MCU_PHY_SW_WRDQ1_SHIFT_5_ADDR 2564U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_5_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_5_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_5_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_5_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_5_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_5_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_5_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_641_ADDR [ PHY_SW_WRDQ2_SHIFT_5 ]  */
#define MCU_PHY_SW_WRDQ2_SHIFT_5_ADDR 2564U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_5_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_5_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_5_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_5_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_5_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_5_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_5_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_641_ADDR [ PHY_SW_WRDQ3_SHIFT_5 ]  */
#define MCU_PHY_SW_WRDQ3_SHIFT_5_ADDR 2564U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_5_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_5_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_5_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_5_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_5_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_5_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_5_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_641_ADDR [ PHY_SW_WRDQ4_SHIFT_5 ]  */
#define MCU_PHY_SW_WRDQ4_SHIFT_5_ADDR 2564U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_5_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_5_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_5_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_5_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_5_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_5_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_5_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_642_ADDR [ PHY_SW_WRDQ5_SHIFT_5 ]  */
#define MCU_PHY_SW_WRDQ5_SHIFT_5_ADDR 2568U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_5_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_5_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_5_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_5_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_5_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_5_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_5_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_642_ADDR [ PHY_SW_WRDQ6_SHIFT_5 ]  */
#define MCU_PHY_SW_WRDQ6_SHIFT_5_ADDR 2568U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_5_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_5_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_5_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_5_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_5_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_5_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_5_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_642_ADDR [ PHY_SW_WRDQ7_SHIFT_5 ]  */
#define MCU_PHY_SW_WRDQ7_SHIFT_5_ADDR 2568U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_5_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_5_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_5_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_5_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_5_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_5_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_5_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_642_ADDR [ PHY_SW_WRDM_SHIFT_5 ]  */
#define MCU_PHY_SW_WRDM_SHIFT_5_ADDR 2568U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_5_MSB 28U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_5_LSB 24U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_5_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_5_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_5_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_5_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_5_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_643_ADDR [ PHY_SW_WRDQS_SHIFT_5 ]  */
#define MCU_PHY_SW_WRDQS_SHIFT_5_ADDR 2572U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_5_MSB 3U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_5_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_5_WIDTH 4U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_5_MASK 0xfU
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_5_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_5_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_5_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_643_ADDR [ PHY_DQ_TSEL_ENABLE_5 ]  */
#define MCU_PHY_DQ_TSEL_ENABLE_5_ADDR 2572U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_5_MSB 10U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_5_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_5_WIDTH 3U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_5_MASK 0x700U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_5_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_5_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_5_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_644_ADDR [ PHY_DQ_TSEL_SELECT_5 ]  */
#define MCU_PHY_DQ_TSEL_SELECT_5_ADDR 2576U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_5_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_5_LSB 0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_5_WIDTH 24U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_5_MASK 0xffffffU
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_5_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_5_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_5_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_644_ADDR [ PHY_DQS_TSEL_ENABLE_5 ]  */
#define MCU_PHY_DQS_TSEL_ENABLE_5_ADDR 2576U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_5_MSB 26U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_5_LSB 24U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_5_WIDTH 3U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_5_MASK 0x7000000U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_5_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_5_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_5_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_645_ADDR [ PHY_DQS_TSEL_SELECT_5 ]  */
#define MCU_PHY_DQS_TSEL_SELECT_5_ADDR 2580U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_5_MSB 23U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_5_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_5_WIDTH 24U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_5_MASK 0xffffffU
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_5_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_5_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_5_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_645_ADDR [ PHY_DDR4_5 ]  */
#define MCU_PHY_DDR4_5_ADDR 2580U
#define FIELD_MCU_PHY_DDR4_5_MSB 24U
#define FIELD_MCU_PHY_DDR4_5_LSB 24U
#define FIELD_MCU_PHY_DDR4_5_WIDTH 1U
#define FIELD_MCU_PHY_DDR4_5_MASK 0x1000000U
#define FIELD_MCU_PHY_DDR4_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DDR4_5_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DDR4_5_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DDR4_5_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_646_ADDR [ PHY_TWO_CYC_PREAMBLE_5 ]  */
#define MCU_PHY_TWO_CYC_PREAMBLE_5_ADDR 2584U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_5_MSB 1U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_5_LSB 0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_5_WIDTH 2U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_5_MASK 0x3U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_5_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_5_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_5_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_646_ADDR [ PHY_DBI_MODE_5 ]  */
#define MCU_PHY_DBI_MODE_5_ADDR 2584U
#define FIELD_MCU_PHY_DBI_MODE_5_MSB 9U
#define FIELD_MCU_PHY_DBI_MODE_5_LSB 8U
#define FIELD_MCU_PHY_DBI_MODE_5_WIDTH 2U
#define FIELD_MCU_PHY_DBI_MODE_5_MASK 0x300U
#define FIELD_MCU_PHY_DBI_MODE_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DBI_MODE_5_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DBI_MODE_5_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DBI_MODE_5_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_646_ADDR [ PHY_PER_RANK_CS_MAP_5 ]  */
#define MCU_PHY_PER_RANK_CS_MAP_5_ADDR 2584U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_5_MSB 23U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_5_LSB 16U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_5_WIDTH 8U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_5_MASK 0xff0000U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_5_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_5_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_5_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_646_ADDR [ PHY_PER_CS_TRAINING_MULTICAST_EN_5 ]  */
#define MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_5_ADDR 2584U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_5_MSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_5_LSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_5_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_5_MASK 0x1000000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_5_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_5_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_5_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_647_ADDR [ PHY_PER_CS_TRAINING_INDEX_5 ]  */
#define MCU_PHY_PER_CS_TRAINING_INDEX_5_ADDR 2588U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_5_MSB 2U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_5_LSB 0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_5_WIDTH 3U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_5_MASK 0x7U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_5_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_5_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_5_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_647_ADDR [ PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_5 ]  */
#define MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_5_ADDR 2588U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_5_MSB 9U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_5_LSB 8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_5_WIDTH 2U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_5_MASK 0x300U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_5_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_5_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_5_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_647_ADDR [ PHY_LPBK_CONTROL_5 ]  */
#define MCU_PHY_LPBK_CONTROL_5_ADDR 2588U
#define FIELD_MCU_PHY_LPBK_CONTROL_5_MSB 22U
#define FIELD_MCU_PHY_LPBK_CONTROL_5_LSB 16U
#define FIELD_MCU_PHY_LPBK_CONTROL_5_WIDTH 7U
#define FIELD_MCU_PHY_LPBK_CONTROL_5_MASK 0x7f0000U
#define FIELD_MCU_PHY_LPBK_CONTROL_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_LPBK_CONTROL_5_RD(src) ((0x7f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_LPBK_CONTROL_5_WR(dst) (0x7f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_LPBK_CONTROL_5_SET(dst, src) (((dst) & ~0x7f0000U) | (((uint32_t)(src) << 16U) & 0x7f0000U))

/*  DENALI_PHY_648_ADDR [ PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_5_ADDR 2592U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_648_ADDR [ PHY_GATE_ERROR_DELAY_SELECT_5 ]  */
#define MCU_PHY_GATE_ERROR_DELAY_SELECT_5_ADDR 2592U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_5_MSB 20U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_5_LSB 16U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_5_WIDTH 5U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_5_MASK 0x1f0000U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_5_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_5_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_5_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_648_ADDR [ SC_PHY_SNAP_OBS_REGS_5 ]  */
#define MCU_SC_PHY_SNAP_OBS_REGS_5_ADDR 2592U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_5_MSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_5_LSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_5_WIDTH 1U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_5_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_5_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_5_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_5_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_5_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_649_ADDR [ PHY_SLAVE_LOOP_CNT_UPDATE_5 ]  */
#define MCU_PHY_SLAVE_LOOP_CNT_UPDATE_5_ADDR 2596U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_5_MSB 2U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_5_LSB 0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_5_WIDTH 3U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_5_MASK 0x7U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_5_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_5_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_5_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_649_ADDR [ PHY_SW_FIFO_PTR_RST_DISABLE_5 ]  */
#define MCU_PHY_SW_FIFO_PTR_RST_DISABLE_5_ADDR 2596U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_5_MSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_5_LSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_5_WIDTH 1U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_5_MASK 0x100U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_5_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_5_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_5_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_649_ADDR [ PHY_MASTER_DLY_LOCK_OBS_SELECT_5 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_5_ADDR 2596U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_5_MSB 18U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_5_LSB 16U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_5_WIDTH 3U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_5_MASK 0x70000U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_5_RD(src) ((0x70000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_5_WR(dst) (0x70000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_5_SET(dst, src) (((dst) & ~0x70000U) | (((uint32_t)(src) << 16U) & 0x70000U))

/*  DENALI_PHY_649_ADDR [ PHY_RDDQ_ENC_OBS_SELECT_5 ]  */
#define MCU_PHY_RDDQ_ENC_OBS_SELECT_5_ADDR 2596U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_5_MSB 26U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_5_LSB 24U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_5_WIDTH 3U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_5_MASK 0x7000000U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_5_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_5_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_5_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_650_ADDR [ PHY_RDDQS_DQ_ENC_OBS_SELECT_5 ]  */
#define MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_5_ADDR 2600U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_5_MSB 3U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_5_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_5_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_5_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_5_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_5_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_5_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_650_ADDR [ PHY_WR_ENC_OBS_SELECT_5 ]  */
#define MCU_PHY_WR_ENC_OBS_SELECT_5_ADDR 2600U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_5_MSB 11U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_5_LSB 8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_5_WIDTH 4U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_5_MASK 0xf00U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_5_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_5_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_5_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_650_ADDR [ PHY_WR_SHIFT_OBS_SELECT_5 ]  */
#define MCU_PHY_WR_SHIFT_OBS_SELECT_5_ADDR 2600U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_5_MSB 19U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_5_LSB 16U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_5_WIDTH 4U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_5_MASK 0xf0000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_5_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_5_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_5_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_650_ADDR [ PHY_FIFO_PTR_OBS_SELECT_5 ]  */
#define MCU_PHY_FIFO_PTR_OBS_SELECT_5_ADDR 2600U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_5_MSB 27U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_5_LSB 24U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_5_WIDTH 4U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_5_MASK 0xf000000U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_5_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_5_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_5_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_651_ADDR [ PHY_LVL_DEBUG_MODE_5 ]  */
#define MCU_PHY_LVL_DEBUG_MODE_5_ADDR 2604U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_5_MSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_5_LSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_5_WIDTH 1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_5_MASK 0x1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_5_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_5_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_5_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_651_ADDR [ SC_PHY_LVL_DEBUG_CONT_5 ]  */
#define MCU_SC_PHY_LVL_DEBUG_CONT_5_ADDR 2604U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_5_MSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_5_LSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_5_WIDTH 1U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_5_MASK 0x100U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_5_SHIFT_MASK 0x8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_5_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_5_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_5_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_651_ADDR [ PHY_WRLVL_CAPTURE_CNT_5 ]  */
#define MCU_PHY_WRLVL_CAPTURE_CNT_5_ADDR 2604U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_5_MSB 21U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_5_LSB 16U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_5_WIDTH 6U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_5_MASK 0x3f0000U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_5_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_5_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_5_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_651_ADDR [ PHY_WRLVL_UPDT_WAIT_CNT_5 ]  */
#define MCU_PHY_WRLVL_UPDT_WAIT_CNT_5_ADDR 2604U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_5_MSB 27U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_5_LSB 24U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_5_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_5_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_5_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_5_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_5_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_652_ADDR [ PHY_GTLVL_CAPTURE_CNT_5 ]  */
#define MCU_PHY_GTLVL_CAPTURE_CNT_5_ADDR 2608U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_5_MSB 5U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_5_LSB 0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_5_WIDTH 6U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_5_MASK 0x3fU
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_5_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_5_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_5_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_652_ADDR [ PHY_GTLVL_UPDT_WAIT_CNT_5 ]  */
#define MCU_PHY_GTLVL_UPDT_WAIT_CNT_5_ADDR 2608U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_5_MSB 11U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_5_LSB 8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_5_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_5_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_5_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_5_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_5_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_652_ADDR [ PHY_RDLVL_CAPTURE_CNT_5 ]  */
#define MCU_PHY_RDLVL_CAPTURE_CNT_5_ADDR 2608U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_5_MSB 21U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_5_LSB 16U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_5_WIDTH 6U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_5_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_5_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_5_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_5_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_652_ADDR [ PHY_RDLVL_UPDT_WAIT_CNT_5 ]  */
#define MCU_PHY_RDLVL_UPDT_WAIT_CNT_5_ADDR 2608U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_5_MSB 27U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_5_LSB 24U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_5_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_5_MASK 0xf000000U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_5_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_5_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_5_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_653_ADDR [ PHY_RDLVL_OP_MODE_5 ]  */
#define MCU_PHY_RDLVL_OP_MODE_5_ADDR 2612U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_5_MSB 1U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_5_LSB 0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_5_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_5_MASK 0x3U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_5_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_OP_MODE_5_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_OP_MODE_5_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_653_ADDR [ PHY_RDLVL_RDDQS_DQ_OBS_SELECT_5 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_5_ADDR 2612U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_5_MSB 11U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_5_LSB 8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_5_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_5_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_5_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_5_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_5_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_653_ADDR [ PHY_RDLVL_DATA_MASK_5 ]  */
#define MCU_PHY_RDLVL_DATA_MASK_5_ADDR 2612U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_5_MSB 23U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_5_LSB 16U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_5_WIDTH 8U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_5_MASK 0xff0000U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_5_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_5_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_5_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_654_ADDR [ PHY_RDLVL_DATA_SWIZZLE_5 ]  */
#define MCU_PHY_RDLVL_DATA_SWIZZLE_5_ADDR 2616U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_5_MSB 31U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_5_LSB 0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_5_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_5_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_5_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_5_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_5_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_655_ADDR [ SC_PHY_MANUAL_CLEAR_5 ]  */
#define MCU_SC_PHY_MANUAL_CLEAR_5_ADDR 2620U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_5_MSB 4U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_5_LSB 0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_5_WIDTH 5U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_5_MASK 0x1fU
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_5_SHIFT_MASK 0x0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_5_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_5_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_5_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_655_ADDR [ PHY_FIFO_PTR_OBS_5 ]  */
#define MCU_PHY_FIFO_PTR_OBS_5_ADDR 2620U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_5_MSB 15U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_5_LSB 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_5_WIDTH 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_5_MASK 0xff00U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_5_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_5_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_5_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_656_ADDR [ PHY_LPBK_RESULT_OBS_5 ]  */
#define MCU_PHY_LPBK_RESULT_OBS_5_ADDR 2624U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_5_MSB 31U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_5_LSB 0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_5_WIDTH 32U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_5_MASK 0xffffffffU
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_5_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_5_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_5_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_657_ADDR [ PHY_MASTER_DLY_LOCK_OBS_5 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_5_ADDR 2628U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_5_MSB 9U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_5_LSB 0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_5_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_5_MASK 0x3ffU
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_657_ADDR [ PHY_RDDQ_SLV_DLY_ENC_OBS_5 ]  */
#define MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_5_ADDR 2628U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_5_MSB 21U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_5_LSB 16U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_5_WIDTH 6U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_5_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_5_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_5_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_5_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_657_ADDR [ PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_5 ]  */
#define MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_5_ADDR 2628U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_5_MSB 30U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_5_LSB 24U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_5_WIDTH 7U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_5_MASK 0x7f000000U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_5_RD(src) ((0x7f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_5_WR(dst) (0x7f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_5_SET(dst, src) (((dst) & ~0x7f000000U) | (((uint32_t)(src) << 24U) & 0x7f000000U))

/*  DENALI_PHY_658_ADDR [ PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_5 ]  */
#define MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_5_ADDR 2632U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_5_MSB 7U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_5_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_5_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_5_MASK 0xffU
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_5_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_5_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_5_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_658_ADDR [ PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_5 ]  */
#define MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_5_ADDR 2632U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_5_MSB 15U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_5_LSB 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_5_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_5_MASK 0xff00U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_5_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_5_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_5_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_658_ADDR [ PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_5 ]  */
#define MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_5_ADDR 2632U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_5_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_5_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_659_ADDR [ PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_5 ]  */
#define MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_5_ADDR 2636U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_5_MSB 6U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_5_LSB 0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_5_WIDTH 7U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_5_MASK 0x7fU
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_5_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_5_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_5_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  DENALI_PHY_659_ADDR [ PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_5 ]  */
#define MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_5_ADDR 2636U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_5_MSB 15U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_5_LSB 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_5_WIDTH 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_5_MASK 0xff00U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_5_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_5_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_5_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_659_ADDR [ PHY_WR_ADDER_SLV_DLY_ENC_OBS_5 ]  */
#define MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_5_ADDR 2636U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_5_MSB 23U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_5_LSB 16U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_5_WIDTH 8U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_5_MASK 0xff0000U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_5_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_5_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_5_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_659_ADDR [ PHY_WR_SHIFT_OBS_5 ]  */
#define MCU_PHY_WR_SHIFT_OBS_5_ADDR 2636U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_5_MSB 26U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_5_LSB 24U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_5_WIDTH 3U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_5_MASK 0x7000000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_5_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_5_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_5_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_660_ADDR [ PHY_WRLVL_HARD0_DELAY_OBS_5 ]  */
#define MCU_PHY_WRLVL_HARD0_DELAY_OBS_5_ADDR 2640U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_5_MSB 9U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_5_LSB 0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_5_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_5_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_660_ADDR [ PHY_WRLVL_HARD1_DELAY_OBS_5 ]  */
#define MCU_PHY_WRLVL_HARD1_DELAY_OBS_5_ADDR 2640U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_5_MSB 25U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_5_LSB 16U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_5_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_661_ADDR [ PHY_WRLVL_STATUS_OBS_5 ]  */
#define MCU_PHY_WRLVL_STATUS_OBS_5_ADDR 2644U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_5_MSB 18U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_5_LSB 0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_5_WIDTH 19U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_5_MASK 0x7ffffU
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_5_RD(src) ((0x7ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_5_WR(dst) (0x7ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_5_SET(dst, src) (((dst) & ~0x7ffffU) | (((uint32_t)(src) << 0U) & 0x7ffffU))

/*  DENALI_PHY_662_ADDR [ PHY_WRLVL_ERROR_OBS_5 ]  */
#define MCU_PHY_WRLVL_ERROR_OBS_5_ADDR 2648U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_5_MSB 31U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_5_LSB 0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_5_WIDTH 32U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_5_MASK 0xffffffffU
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_5_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_5_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_5_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_663_ADDR [ PHY_GTLVL_HARD0_DELAY_OBS_5 ]  */
#define MCU_PHY_GTLVL_HARD0_DELAY_OBS_5_ADDR 2652U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_5_MSB 13U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_5_LSB 0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_5_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_5_MASK 0x3fffU
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_5_RD(src) ((0x3fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_5_WR(dst) (0x3fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_5_SET(dst, src) (((dst) & ~0x3fffU) | (((uint32_t)(src) << 0U) & 0x3fffU))

/*  DENALI_PHY_663_ADDR [ PHY_GTLVL_HARD1_DELAY_OBS_5 ]  */
#define MCU_PHY_GTLVL_HARD1_DELAY_OBS_5_ADDR 2652U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_5_MSB 29U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_5_LSB 16U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_5_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_5_MASK 0x3fff0000U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_5_RD(src) ((0x3fff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_5_WR(dst) (0x3fff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_5_SET(dst, src) (((dst) & ~0x3fff0000U) | (((uint32_t)(src) << 16U) & 0x3fff0000U))

/*  DENALI_PHY_664_ADDR [ PHY_GTLVL_STATUS_OBS_5 ]  */
#define MCU_PHY_GTLVL_STATUS_OBS_5_ADDR 2656U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_5_MSB 14U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_5_LSB 0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_5_WIDTH 15U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_5_MASK 0x7fffU
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_5_RD(src) ((0x7fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_5_WR(dst) (0x7fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_5_SET(dst, src) (((dst) & ~0x7fffU) | (((uint32_t)(src) << 0U) & 0x7fffU))

/*  DENALI_PHY_664_ADDR [ PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_5 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_5_ADDR 2656U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_5_MSB 25U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_5_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_5_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_665_ADDR [ PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_5 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_5_ADDR 2660U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_5_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_5_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_5_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_665_ADDR [ PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_5 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_5_ADDR 2660U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_5_MSB 17U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_5_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_5_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_5_MASK 0x30000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_5_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_5_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_5_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_666_ADDR [ PHY_RDLVL_STATUS_OBS_5 ]  */
#define MCU_PHY_RDLVL_STATUS_OBS_5_ADDR 2664U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_5_MSB 31U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_5_LSB 0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_5_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_5_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_5_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_5_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_5_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_667_ADDR [ PHY_X4_SW_WRDQS_SHIFT_5 ]  */
#define MCU_PHY_X4_SW_WRDQS_SHIFT_5_ADDR 2668U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_5_MSB 3U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_5_LSB 0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_5_WIDTH 4U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_5_MASK 0xfU
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_5_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_5_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_5_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_667_ADDR [ PHY_X4_ENC_OBS_SELECT_5 ]  */
#define MCU_PHY_X4_ENC_OBS_SELECT_5_ADDR 2668U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_5_MSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_5_LSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_5_WIDTH 1U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_5_MASK 0x100U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_5_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_5_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_5_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_667_ADDR [ PHY_DQS_RATIO_X8_5 ]  */
#define MCU_PHY_DQS_RATIO_X8_5_ADDR 2668U
#define FIELD_MCU_PHY_DQS_RATIO_X8_5_MSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_5_LSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_5_WIDTH 1U
#define FIELD_MCU_PHY_DQS_RATIO_X8_5_MASK 0x10000U
#define FIELD_MCU_PHY_DQS_RATIO_X8_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQS_RATIO_X8_5_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQS_RATIO_X8_5_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQS_RATIO_X8_5_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_667_ADDR [ SC_PHY_RX_CAL_START_5 ]  */
#define MCU_SC_PHY_RX_CAL_START_5_ADDR 2668U
#define FIELD_MCU_SC_PHY_RX_CAL_START_5_MSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_5_LSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_5_WIDTH 1U
#define FIELD_MCU_SC_PHY_RX_CAL_START_5_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_RX_CAL_START_5_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_RX_CAL_START_5_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_RX_CAL_START_5_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_RX_CAL_START_5_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_668_ADDR [ PHY_RX_CAL_OVERRIDE_5 ]  */
#define MCU_PHY_RX_CAL_OVERRIDE_5_ADDR 2672U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_5_MSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_5_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_5_WIDTH 1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_5_MASK 0x1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_5_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_5_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_5_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_668_ADDR [ PHY_RX_CAL_SAMPLE_WAIT_5 ]  */
#define MCU_PHY_RX_CAL_SAMPLE_WAIT_5_ADDR 2672U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_5_MSB 15U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_5_LSB 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_5_WIDTH 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_5_MASK 0xff00U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_5_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_5_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_5_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_668_ADDR [ PHY_RX_CAL_DQ0_5 ]  */
#define MCU_PHY_RX_CAL_DQ0_5_ADDR 2672U
#define FIELD_MCU_PHY_RX_CAL_DQ0_5_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ0_5_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ0_5_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ0_5_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ0_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ0_5_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ0_5_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ0_5_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_669_ADDR [ PHY_RX_CAL_DQ1_5 ]  */
#define MCU_PHY_RX_CAL_DQ1_5_ADDR 2676U
#define FIELD_MCU_PHY_RX_CAL_DQ1_5_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ1_5_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_5_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ1_5_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ1_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_5_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ1_5_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ1_5_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_669_ADDR [ PHY_RX_CAL_DQ2_5 ]  */
#define MCU_PHY_RX_CAL_DQ2_5_ADDR 2676U
#define FIELD_MCU_PHY_RX_CAL_DQ2_5_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ2_5_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ2_5_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ2_5_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ2_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ2_5_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ2_5_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ2_5_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_670_ADDR [ PHY_RX_CAL_DQ3_5 ]  */
#define MCU_PHY_RX_CAL_DQ3_5_ADDR 2680U
#define FIELD_MCU_PHY_RX_CAL_DQ3_5_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ3_5_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_5_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ3_5_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ3_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_5_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ3_5_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ3_5_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_670_ADDR [ PHY_RX_CAL_DQ4_5 ]  */
#define MCU_PHY_RX_CAL_DQ4_5_ADDR 2680U
#define FIELD_MCU_PHY_RX_CAL_DQ4_5_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ4_5_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ4_5_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ4_5_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ4_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ4_5_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ4_5_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ4_5_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_671_ADDR [ PHY_RX_CAL_DQ5_5 ]  */
#define MCU_PHY_RX_CAL_DQ5_5_ADDR 2684U
#define FIELD_MCU_PHY_RX_CAL_DQ5_5_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ5_5_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_5_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ5_5_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ5_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_5_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ5_5_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ5_5_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_671_ADDR [ PHY_RX_CAL_DQ6_5 ]  */
#define MCU_PHY_RX_CAL_DQ6_5_ADDR 2684U
#define FIELD_MCU_PHY_RX_CAL_DQ6_5_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ6_5_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ6_5_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ6_5_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ6_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ6_5_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ6_5_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ6_5_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_672_ADDR [ PHY_RX_CAL_DQ7_5 ]  */
#define MCU_PHY_RX_CAL_DQ7_5_ADDR 2688U
#define FIELD_MCU_PHY_RX_CAL_DQ7_5_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ7_5_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_5_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ7_5_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ7_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_5_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ7_5_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ7_5_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_672_ADDR [ PHY_RX_CAL_DM_5 ]  */
#define MCU_PHY_RX_CAL_DM_5_ADDR 2688U
#define FIELD_MCU_PHY_RX_CAL_DM_5_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DM_5_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DM_5_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DM_5_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DM_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DM_5_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DM_5_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DM_5_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_673_ADDR [ PHY_RX_CAL_DQS_5 ]  */
#define MCU_PHY_RX_CAL_DQS_5_ADDR 2692U
#define FIELD_MCU_PHY_RX_CAL_DQS_5_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQS_5_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQS_5_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQS_5_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQS_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQS_5_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQS_5_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQS_5_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_673_ADDR [ PHY_RX_CAL_FDBK_5 ]  */
#define MCU_PHY_RX_CAL_FDBK_5_ADDR 2692U
#define FIELD_MCU_PHY_RX_CAL_FDBK_5_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_FDBK_5_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_FDBK_5_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_FDBK_5_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_FDBK_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_FDBK_5_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_FDBK_5_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_FDBK_5_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_674_ADDR [ PHY_RX_CAL_X4_FDBK_5 ]  */
#define MCU_PHY_RX_CAL_X4_FDBK_5_ADDR 2696U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_5_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_5_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_5_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_5_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_5_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_5_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_5_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_674_ADDR [ PHY_RX_CAL_OBS_5 ]  */
#define MCU_PHY_RX_CAL_OBS_5_ADDR 2696U
#define FIELD_MCU_PHY_RX_CAL_OBS_5_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_OBS_5_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_OBS_5_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_OBS_5_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_OBS_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_OBS_5_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_OBS_5_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_OBS_5_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_675_ADDR [ PHY_CLK_WRDQ0_SLAVE_DELAY_5 ]  */
#define MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_5_ADDR 2700U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_5_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_5_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_5_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_5_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_5_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_675_ADDR [ PHY_CLK_WRDQ1_SLAVE_DELAY_5 ]  */
#define MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_5_ADDR 2700U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_5_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_5_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_5_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_5_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_5_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_676_ADDR [ PHY_CLK_WRDQ2_SLAVE_DELAY_5 ]  */
#define MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_5_ADDR 2704U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_5_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_5_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_5_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_5_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_5_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_676_ADDR [ PHY_CLK_WRDQ3_SLAVE_DELAY_5 ]  */
#define MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_5_ADDR 2704U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_5_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_5_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_5_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_5_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_5_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_677_ADDR [ PHY_CLK_WRDQ4_SLAVE_DELAY_5 ]  */
#define MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_5_ADDR 2708U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_5_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_5_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_5_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_5_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_5_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_677_ADDR [ PHY_CLK_WRDQ5_SLAVE_DELAY_5 ]  */
#define MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_5_ADDR 2708U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_5_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_5_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_5_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_5_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_5_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_678_ADDR [ PHY_CLK_WRDQ6_SLAVE_DELAY_5 ]  */
#define MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_5_ADDR 2712U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_5_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_5_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_5_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_5_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_5_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_678_ADDR [ PHY_CLK_WRDQ7_SLAVE_DELAY_5 ]  */
#define MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_5_ADDR 2712U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_5_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_5_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_5_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_5_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_5_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_679_ADDR [ PHY_CLK_WRDM_SLAVE_DELAY_5 ]  */
#define MCU_PHY_CLK_WRDM_SLAVE_DELAY_5_ADDR 2716U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_5_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_5_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_5_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_5_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_5_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_679_ADDR [ PHY_CLK_WRDQS_SLAVE_DELAY_5 ]  */
#define MCU_PHY_CLK_WRDQS_SLAVE_DELAY_5_ADDR 2716U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_680_ADDR [ PHY_RDDQ0_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQ0_SLAVE_DELAY_5_ADDR 2720U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_680_ADDR [ PHY_RDDQ1_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQ1_SLAVE_DELAY_5_ADDR 2720U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_681_ADDR [ PHY_RDDQ2_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQ2_SLAVE_DELAY_5_ADDR 2724U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_681_ADDR [ PHY_RDDQ3_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQ3_SLAVE_DELAY_5_ADDR 2724U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_682_ADDR [ PHY_RDDQ4_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQ4_SLAVE_DELAY_5_ADDR 2728U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_682_ADDR [ PHY_RDDQ5_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQ5_SLAVE_DELAY_5_ADDR 2728U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_683_ADDR [ PHY_RDDQ6_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQ6_SLAVE_DELAY_5_ADDR 2732U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_683_ADDR [ PHY_RDDQ7_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQ7_SLAVE_DELAY_5_ADDR 2732U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_684_ADDR [ PHY_RDDM_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDM_SLAVE_DELAY_5_ADDR 2736U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_684_ADDR [ PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_5_ADDR 2736U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_685_ADDR [ PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_5_ADDR 2740U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_685_ADDR [ PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_5_ADDR 2740U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_686_ADDR [ PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_5_ADDR 2744U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_686_ADDR [ PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_5_ADDR 2744U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_687_ADDR [ PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_5_ADDR 2748U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_687_ADDR [ PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_5_ADDR 2748U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_688_ADDR [ PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_5_ADDR 2752U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_688_ADDR [ PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_5_ADDR 2752U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_689_ADDR [ PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_5_ADDR 2756U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_689_ADDR [ PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_5_ADDR 2756U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_690_ADDR [ PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_5_ADDR 2760U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_690_ADDR [ PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_5_ADDR 2760U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_691_ADDR [ PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_5_ADDR 2764U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_691_ADDR [ PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_5_ADDR 2764U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_692_ADDR [ PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_5_ADDR 2768U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_692_ADDR [ PHY_RDDQS_DM_RISE_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_5_ADDR 2768U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_693_ADDR [ PHY_RDDQS_DM_FALL_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_5_ADDR 2772U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_693_ADDR [ PHY_RDDQS_GATE_SLAVE_DELAY_5 ]  */
#define MCU_PHY_RDDQS_GATE_SLAVE_DELAY_5_ADDR 2772U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_694_ADDR [ PHY_RDDQS_LATENCY_ADJUST_5 ]  */
#define MCU_PHY_RDDQS_LATENCY_ADJUST_5_ADDR 2776U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_5_MSB 3U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_5_LSB 0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_5_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_5_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_5_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_5_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_5_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_694_ADDR [ PHY_WRITE_PATH_LAT_ADD_5 ]  */
#define MCU_PHY_WRITE_PATH_LAT_ADD_5_ADDR 2776U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_5_MSB 10U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_5_LSB 8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_5_WIDTH 3U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_5_MASK 0x700U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_5_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_5_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_5_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_694_ADDR [ PHY_WRLVL_DELAY_EARLY_THRESHOLD_5 ]  */
#define MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_5_ADDR 2776U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_5_MSB 25U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_5_LSB 16U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_5_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_695_ADDR [ PHY_WRLVL_DELAY_PERIOD_THRESHOLD_5 ]  */
#define MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_5_ADDR 2780U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_5_MSB 9U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_5_LSB 0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_5_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_5_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_695_ADDR [ PHY_WRLVL_EARLY_FORCE_0_5 ]  */
#define MCU_PHY_WRLVL_EARLY_FORCE_0_5_ADDR 2780U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_5_MSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_5_LSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_5_WIDTH 1U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_5_MASK 0x10000U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_5_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_5_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_5_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_696_ADDR [ PHY_GTLVL_RDDQS_SLV_DLY_START_5 ]  */
#define MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_5_ADDR 2784U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_5_MSB 9U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_5_LSB 0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_5_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_5_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_696_ADDR [ PHY_GTLVL_LAT_ADJ_START_5 ]  */
#define MCU_PHY_GTLVL_LAT_ADJ_START_5_ADDR 2784U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_5_MSB 19U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_5_LSB 16U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_5_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_5_MASK 0xf0000U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_5_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_5_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_5_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_697_ADDR [ PHY_X4_CLK_WRDQS_SLAVE_DELAY_5 ]  */
#define MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_5_ADDR 2788U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_5_MSB 9U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_5_LSB 0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_5_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_697_ADDR [ PHY_X4_RDDQS_GATE_SLAVE_DELAY_5 ]  */
#define MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_5_ADDR 2788U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_698_ADDR [ PHY_X4_RDDQS_LATENCY_ADJUST_5 ]  */
#define MCU_PHY_X4_RDDQS_LATENCY_ADJUST_5_ADDR 2792U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_5_MSB 3U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_5_LSB 0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_5_WIDTH 4U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_5_MASK 0xfU
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_5_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_5_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_5_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_698_ADDR [ PHY_X4_WRITE_PATH_LAT_ADD_5 ]  */
#define MCU_PHY_X4_WRITE_PATH_LAT_ADD_5_ADDR 2792U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_5_MSB 10U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_5_LSB 8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_5_WIDTH 3U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_5_MASK 0x700U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_5_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_5_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_5_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_698_ADDR [ PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_5 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_5_ADDR 2792U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_5_MSB 25U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_5_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_5_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_699_ADDR [ PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_5 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_5_ADDR 2796U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_5_MSB 9U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_5_LSB 0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_5_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_5_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_699_ADDR [ PHY_X4_WRLVL_EARLY_FORCE_0_5 ]  */
#define MCU_PHY_X4_WRLVL_EARLY_FORCE_0_5_ADDR 2796U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_5_MSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_5_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_5_WIDTH 1U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_5_MASK 0x10000U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_5_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_5_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_5_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_700_ADDR [ PHY_X4_GTLVL_RDDQS_SLV_DLY_START_5 ]  */
#define MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_5_ADDR 2800U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_5_MSB 9U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_5_LSB 0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_5_WIDTH 10U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_5_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_700_ADDR [ PHY_X4_GTLVL_LAT_ADJ_START_5 ]  */
#define MCU_PHY_X4_GTLVL_LAT_ADJ_START_5_ADDR 2800U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_5_MSB 19U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_5_LSB 16U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_5_WIDTH 4U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_5_MASK 0xf0000U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_5_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_5_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_5_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_701_ADDR [ PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_5 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_5_ADDR 2804U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_5_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_5_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_5_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_5_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_702_ADDR [ PHY_DQ_OE_TIMING_5 ]  */
#define MCU_PHY_DQ_OE_TIMING_5_ADDR 2808U
#define FIELD_MCU_PHY_DQ_OE_TIMING_5_MSB 7U
#define FIELD_MCU_PHY_DQ_OE_TIMING_5_LSB 0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_DQ_OE_TIMING_5_MASK 0xffU
#define FIELD_MCU_PHY_DQ_OE_TIMING_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_5_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_OE_TIMING_5_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_OE_TIMING_5_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_702_ADDR [ PHY_DQ_TSEL_RD_TIMING_5 ]  */
#define MCU_PHY_DQ_TSEL_RD_TIMING_5_ADDR 2808U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_5_MSB 15U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_5_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_5_MASK 0xff00U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_5_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_5_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_5_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_702_ADDR [ PHY_DQ_TSEL_WR_TIMING_5 ]  */
#define MCU_PHY_DQ_TSEL_WR_TIMING_5_ADDR 2808U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_5_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_5_LSB 16U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_5_MASK 0xff0000U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_5_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_5_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_5_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_702_ADDR [ PHY_DQS_OE_TIMING_5 ]  */
#define MCU_PHY_DQS_OE_TIMING_5_ADDR 2808U
#define FIELD_MCU_PHY_DQS_OE_TIMING_5_MSB 31U
#define FIELD_MCU_PHY_DQS_OE_TIMING_5_LSB 24U
#define FIELD_MCU_PHY_DQS_OE_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_DQS_OE_TIMING_5_MASK 0xff000000U
#define FIELD_MCU_PHY_DQS_OE_TIMING_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_OE_TIMING_5_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_OE_TIMING_5_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_OE_TIMING_5_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_703_ADDR [ PHY_DQS_TSEL_RD_TIMING_5 ]  */
#define MCU_PHY_DQS_TSEL_RD_TIMING_5_ADDR 2812U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_5_MSB 7U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_5_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_5_MASK 0xffU
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_5_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_5_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_5_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_703_ADDR [ PHY_DQS_TSEL_WR_TIMING_5 ]  */
#define MCU_PHY_DQS_TSEL_WR_TIMING_5_ADDR 2812U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_5_MSB 15U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_5_LSB 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_5_MASK 0xff00U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_5_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_5_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_5_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_703_ADDR [ PHY_PER_CS_TRAINING_EN_5 ]  */
#define MCU_PHY_PER_CS_TRAINING_EN_5_ADDR 2812U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_5_MSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_5_LSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_5_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_5_MASK 0x10000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_5_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_5_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_5_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_703_ADDR [ PHY_DQ_IE_TIMING_5 ]  */
#define MCU_PHY_DQ_IE_TIMING_5_ADDR 2812U
#define FIELD_MCU_PHY_DQ_IE_TIMING_5_MSB 31U
#define FIELD_MCU_PHY_DQ_IE_TIMING_5_LSB 24U
#define FIELD_MCU_PHY_DQ_IE_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_DQ_IE_TIMING_5_MASK 0xff000000U
#define FIELD_MCU_PHY_DQ_IE_TIMING_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQ_IE_TIMING_5_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQ_IE_TIMING_5_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQ_IE_TIMING_5_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_704_ADDR [ PHY_DQS_IE_TIMING_5 ]  */
#define MCU_PHY_DQS_IE_TIMING_5_ADDR 2816U
#define FIELD_MCU_PHY_DQS_IE_TIMING_5_MSB 7U
#define FIELD_MCU_PHY_DQS_IE_TIMING_5_LSB 0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_DQS_IE_TIMING_5_MASK 0xffU
#define FIELD_MCU_PHY_DQS_IE_TIMING_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_5_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_IE_TIMING_5_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_IE_TIMING_5_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_704_ADDR [ PHY_RDDATA_EN_IE_DLY_5 ]  */
#define MCU_PHY_RDDATA_EN_IE_DLY_5_ADDR 2816U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_5_MSB 9U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_5_LSB 8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_5_WIDTH 2U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_5_MASK 0x300U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_5_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_5_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_5_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_704_ADDR [ PHY_IE_MODE_5 ]  */
#define MCU_PHY_IE_MODE_5_ADDR 2816U
#define FIELD_MCU_PHY_IE_MODE_5_MSB 17U
#define FIELD_MCU_PHY_IE_MODE_5_LSB 16U
#define FIELD_MCU_PHY_IE_MODE_5_WIDTH 2U
#define FIELD_MCU_PHY_IE_MODE_5_MASK 0x30000U
#define FIELD_MCU_PHY_IE_MODE_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_IE_MODE_5_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_IE_MODE_5_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_IE_MODE_5_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_704_ADDR [ PHY_RDDATA_EN_DLY_5 ]  */
#define MCU_PHY_RDDATA_EN_DLY_5_ADDR 2816U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_5_MSB 27U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_5_LSB 24U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_5_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_5_MASK 0xf000000U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_5_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDATA_EN_DLY_5_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDATA_EN_DLY_5_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_705_ADDR [ PHY_RDDATA_EN_TSEL_DLY_5 ]  */
#define MCU_PHY_RDDATA_EN_TSEL_DLY_5_ADDR 2820U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_5_MSB 3U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_5_LSB 0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_5_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_5_MASK 0xfU
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_5_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_5_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_5_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_705_ADDR [ PHY_SW_MASTER_MODE_5 ]  */
#define MCU_PHY_SW_MASTER_MODE_5_ADDR 2820U
#define FIELD_MCU_PHY_SW_MASTER_MODE_5_MSB 11U
#define FIELD_MCU_PHY_SW_MASTER_MODE_5_LSB 8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_5_WIDTH 4U
#define FIELD_MCU_PHY_SW_MASTER_MODE_5_MASK 0xf00U
#define FIELD_MCU_PHY_SW_MASTER_MODE_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_5_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_MASTER_MODE_5_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_MASTER_MODE_5_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_705_ADDR [ PHY_MASTER_DELAY_START_5 ]  */
#define MCU_PHY_MASTER_DELAY_START_5_ADDR 2820U
#define FIELD_MCU_PHY_MASTER_DELAY_START_5_MSB 25U
#define FIELD_MCU_PHY_MASTER_DELAY_START_5_LSB 16U
#define FIELD_MCU_PHY_MASTER_DELAY_START_5_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_MASTER_DELAY_START_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DELAY_START_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DELAY_START_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_706_ADDR [ PHY_MASTER_DELAY_STEP_5 ]  */
#define MCU_PHY_MASTER_DELAY_STEP_5_ADDR 2824U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_5_MSB 5U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_5_LSB 0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_5_WIDTH 6U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_5_MASK 0x3fU
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_5_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_5_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_5_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_706_ADDR [ PHY_MASTER_DELAY_WAIT_5 ]  */
#define MCU_PHY_MASTER_DELAY_WAIT_5_ADDR 2824U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_5_MSB 15U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_5_LSB 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_5_WIDTH 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_5_MASK 0xff00U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_5_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_5_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_5_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_706_ADDR [ PHY_RPTR_UPDATE_5 ]  */
#define MCU_PHY_RPTR_UPDATE_5_ADDR 2824U
#define FIELD_MCU_PHY_RPTR_UPDATE_5_MSB 19U
#define FIELD_MCU_PHY_RPTR_UPDATE_5_LSB 16U
#define FIELD_MCU_PHY_RPTR_UPDATE_5_WIDTH 4U
#define FIELD_MCU_PHY_RPTR_UPDATE_5_MASK 0xf0000U
#define FIELD_MCU_PHY_RPTR_UPDATE_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RPTR_UPDATE_5_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RPTR_UPDATE_5_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RPTR_UPDATE_5_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_706_ADDR [ PHY_WRLVL_DLY_STEP_5 ]  */
#define MCU_PHY_WRLVL_DLY_STEP_5_ADDR 2824U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_5_MSB 27U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_5_LSB 24U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_5_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_5_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_5_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_5_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_5_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_707_ADDR [ PHY_WRLVL_RESP_WAIT_CNT_5 ]  */
#define MCU_PHY_WRLVL_RESP_WAIT_CNT_5_ADDR 2828U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_5_MSB 4U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_5_LSB 0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_5_WIDTH 5U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_5_MASK 0x1fU
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_5_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_5_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_5_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_707_ADDR [ PHY_GTLVL_DLY_STEP_5 ]  */
#define MCU_PHY_GTLVL_DLY_STEP_5_ADDR 2828U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_5_MSB 11U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_5_LSB 8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_5_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_5_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_5_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_5_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_5_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_707_ADDR [ PHY_GTLVL_RESP_WAIT_CNT_5 ]  */
#define MCU_PHY_GTLVL_RESP_WAIT_CNT_5_ADDR 2828U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_5_MSB 20U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_5_LSB 16U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_5_WIDTH 5U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_5_MASK 0x1f0000U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_5_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_5_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_5_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_708_ADDR [ PHY_GTLVL_BACK_STEP_5 ]  */
#define MCU_PHY_GTLVL_BACK_STEP_5_ADDR 2832U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_5_MSB 9U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_5_LSB 0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_5_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_5_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_5_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_5_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_5_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_708_ADDR [ PHY_GTLVL_FINAL_STEP_5 ]  */
#define MCU_PHY_GTLVL_FINAL_STEP_5_ADDR 2832U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_5_MSB 25U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_5_LSB 16U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_5_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_709_ADDR [ PHY_X4_DQ_OE_TIMING_5 ]  */
#define MCU_PHY_X4_DQ_OE_TIMING_5_ADDR 2836U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_5_MSB 7U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_5_LSB 0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_5_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_5_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_5_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_5_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_709_ADDR [ PHY_X4_DQ_TSEL_RD_TIMING_5 ]  */
#define MCU_PHY_X4_DQ_TSEL_RD_TIMING_5_ADDR 2836U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_5_MSB 15U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_5_LSB 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_5_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_5_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_5_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_5_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_709_ADDR [ PHY_X4_DQ_TSEL_WR_TIMING_5 ]  */
#define MCU_PHY_X4_DQ_TSEL_WR_TIMING_5_ADDR 2836U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_5_MSB 23U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_5_LSB 16U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_5_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_5_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_5_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_5_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_709_ADDR [ PHY_X4_DQ_IE_TIMING_5 ]  */
#define MCU_PHY_X4_DQ_IE_TIMING_5_ADDR 2836U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_5_MSB 31U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_5_LSB 24U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_5_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_5_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_5_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_5_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_710_ADDR [ PHY_X4_DQS_OE_TIMING_5 ]  */
#define MCU_PHY_X4_DQS_OE_TIMING_5_ADDR 2840U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_5_MSB 7U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_5_LSB 0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_5_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_5_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_5_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_5_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_710_ADDR [ PHY_X4_DQS_TSEL_RD_TIMING_5 ]  */
#define MCU_PHY_X4_DQS_TSEL_RD_TIMING_5_ADDR 2840U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_5_MSB 15U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_5_LSB 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_5_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_5_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_5_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_5_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_710_ADDR [ PHY_X4_DQS_TSEL_WR_TIMING_5 ]  */
#define MCU_PHY_X4_DQS_TSEL_WR_TIMING_5_ADDR 2840U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_5_MSB 23U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_5_LSB 16U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_5_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_5_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_5_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_5_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_710_ADDR [ PHY_X4_DQS_IE_TIMING_5 ]  */
#define MCU_PHY_X4_DQS_IE_TIMING_5_ADDR 2840U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_5_MSB 31U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_5_LSB 24U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_5_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_5_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_5_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_5_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_5_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_5_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_711_ADDR [ PHY_X4_RPTR_UPDATE_5 ]  */
#define MCU_PHY_X4_RPTR_UPDATE_5_ADDR 2844U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_5_MSB 3U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_5_LSB 0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_5_WIDTH 4U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_5_MASK 0xfU
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_5_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_5_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_5_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_5_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_711_ADDR [ PHY_RDLVL_DLY_STEP_5 ]  */
#define MCU_PHY_RDLVL_DLY_STEP_5_ADDR 2844U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_5_MSB 11U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_5_LSB 8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_5_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_5_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_5_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_5_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_5_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_768_ADDR [ PHY_CLK_WR_BYPASS_SLAVE_DELAY_6 ]  */
#define MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_6_ADDR 3072U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_6_MSB 10U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_6_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_6_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_6_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_6_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_768_ADDR [ PHY_CLK_BYPASS_OVERRIDE_6 ]  */
#define MCU_PHY_CLK_BYPASS_OVERRIDE_6_ADDR 3072U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_6_MSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_6_LSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_6_WIDTH 1U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_6_MASK 0x10000U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_6_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_6_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_6_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_768_ADDR [ PHY_SW_WRDQ0_SHIFT_6 ]  */
#define MCU_PHY_SW_WRDQ0_SHIFT_6_ADDR 3072U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_6_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_6_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_6_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_6_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_6_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_6_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_6_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_769_ADDR [ PHY_SW_WRDQ1_SHIFT_6 ]  */
#define MCU_PHY_SW_WRDQ1_SHIFT_6_ADDR 3076U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_6_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_6_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_6_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_6_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_6_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_6_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_6_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_769_ADDR [ PHY_SW_WRDQ2_SHIFT_6 ]  */
#define MCU_PHY_SW_WRDQ2_SHIFT_6_ADDR 3076U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_6_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_6_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_6_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_6_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_6_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_6_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_6_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_769_ADDR [ PHY_SW_WRDQ3_SHIFT_6 ]  */
#define MCU_PHY_SW_WRDQ3_SHIFT_6_ADDR 3076U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_6_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_6_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_6_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_6_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_6_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_6_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_6_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_769_ADDR [ PHY_SW_WRDQ4_SHIFT_6 ]  */
#define MCU_PHY_SW_WRDQ4_SHIFT_6_ADDR 3076U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_6_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_6_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_6_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_6_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_6_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_6_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_6_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_770_ADDR [ PHY_SW_WRDQ5_SHIFT_6 ]  */
#define MCU_PHY_SW_WRDQ5_SHIFT_6_ADDR 3080U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_6_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_6_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_6_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_6_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_6_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_6_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_6_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_770_ADDR [ PHY_SW_WRDQ6_SHIFT_6 ]  */
#define MCU_PHY_SW_WRDQ6_SHIFT_6_ADDR 3080U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_6_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_6_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_6_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_6_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_6_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_6_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_6_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_770_ADDR [ PHY_SW_WRDQ7_SHIFT_6 ]  */
#define MCU_PHY_SW_WRDQ7_SHIFT_6_ADDR 3080U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_6_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_6_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_6_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_6_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_6_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_6_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_6_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_770_ADDR [ PHY_SW_WRDM_SHIFT_6 ]  */
#define MCU_PHY_SW_WRDM_SHIFT_6_ADDR 3080U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_6_MSB 28U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_6_LSB 24U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_6_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_6_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_6_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_6_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_6_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_771_ADDR [ PHY_SW_WRDQS_SHIFT_6 ]  */
#define MCU_PHY_SW_WRDQS_SHIFT_6_ADDR 3084U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_6_MSB 3U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_6_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_6_WIDTH 4U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_6_MASK 0xfU
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_6_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_6_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_6_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_771_ADDR [ PHY_DQ_TSEL_ENABLE_6 ]  */
#define MCU_PHY_DQ_TSEL_ENABLE_6_ADDR 3084U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_6_MSB 10U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_6_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_6_WIDTH 3U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_6_MASK 0x700U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_6_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_6_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_6_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_772_ADDR [ PHY_DQ_TSEL_SELECT_6 ]  */
#define MCU_PHY_DQ_TSEL_SELECT_6_ADDR 3088U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_6_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_6_LSB 0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_6_WIDTH 24U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_6_MASK 0xffffffU
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_6_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_6_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_6_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_772_ADDR [ PHY_DQS_TSEL_ENABLE_6 ]  */
#define MCU_PHY_DQS_TSEL_ENABLE_6_ADDR 3088U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_6_MSB 26U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_6_LSB 24U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_6_WIDTH 3U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_6_MASK 0x7000000U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_6_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_6_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_6_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_773_ADDR [ PHY_DQS_TSEL_SELECT_6 ]  */
#define MCU_PHY_DQS_TSEL_SELECT_6_ADDR 3092U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_6_MSB 23U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_6_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_6_WIDTH 24U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_6_MASK 0xffffffU
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_6_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_6_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_6_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_773_ADDR [ PHY_DDR4_6 ]  */
#define MCU_PHY_DDR4_6_ADDR 3092U
#define FIELD_MCU_PHY_DDR4_6_MSB 24U
#define FIELD_MCU_PHY_DDR4_6_LSB 24U
#define FIELD_MCU_PHY_DDR4_6_WIDTH 1U
#define FIELD_MCU_PHY_DDR4_6_MASK 0x1000000U
#define FIELD_MCU_PHY_DDR4_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DDR4_6_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DDR4_6_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DDR4_6_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_774_ADDR [ PHY_TWO_CYC_PREAMBLE_6 ]  */
#define MCU_PHY_TWO_CYC_PREAMBLE_6_ADDR 3096U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_6_MSB 1U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_6_LSB 0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_6_WIDTH 2U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_6_MASK 0x3U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_6_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_6_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_6_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_774_ADDR [ PHY_DBI_MODE_6 ]  */
#define MCU_PHY_DBI_MODE_6_ADDR 3096U
#define FIELD_MCU_PHY_DBI_MODE_6_MSB 9U
#define FIELD_MCU_PHY_DBI_MODE_6_LSB 8U
#define FIELD_MCU_PHY_DBI_MODE_6_WIDTH 2U
#define FIELD_MCU_PHY_DBI_MODE_6_MASK 0x300U
#define FIELD_MCU_PHY_DBI_MODE_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DBI_MODE_6_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DBI_MODE_6_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DBI_MODE_6_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_774_ADDR [ PHY_PER_RANK_CS_MAP_6 ]  */
#define MCU_PHY_PER_RANK_CS_MAP_6_ADDR 3096U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_6_MSB 23U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_6_LSB 16U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_6_WIDTH 8U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_6_MASK 0xff0000U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_6_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_6_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_6_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_774_ADDR [ PHY_PER_CS_TRAINING_MULTICAST_EN_6 ]  */
#define MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_6_ADDR 3096U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_6_MSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_6_LSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_6_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_6_MASK 0x1000000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_6_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_6_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_6_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_775_ADDR [ PHY_PER_CS_TRAINING_INDEX_6 ]  */
#define MCU_PHY_PER_CS_TRAINING_INDEX_6_ADDR 3100U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_6_MSB 2U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_6_LSB 0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_6_WIDTH 3U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_6_MASK 0x7U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_6_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_6_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_6_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_775_ADDR [ PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_6 ]  */
#define MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_6_ADDR 3100U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_6_MSB 9U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_6_LSB 8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_6_WIDTH 2U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_6_MASK 0x300U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_6_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_6_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_6_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_775_ADDR [ PHY_LPBK_CONTROL_6 ]  */
#define MCU_PHY_LPBK_CONTROL_6_ADDR 3100U
#define FIELD_MCU_PHY_LPBK_CONTROL_6_MSB 22U
#define FIELD_MCU_PHY_LPBK_CONTROL_6_LSB 16U
#define FIELD_MCU_PHY_LPBK_CONTROL_6_WIDTH 7U
#define FIELD_MCU_PHY_LPBK_CONTROL_6_MASK 0x7f0000U
#define FIELD_MCU_PHY_LPBK_CONTROL_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_LPBK_CONTROL_6_RD(src) ((0x7f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_LPBK_CONTROL_6_WR(dst) (0x7f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_LPBK_CONTROL_6_SET(dst, src) (((dst) & ~0x7f0000U) | (((uint32_t)(src) << 16U) & 0x7f0000U))

/*  DENALI_PHY_776_ADDR [ PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_6_ADDR 3104U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_776_ADDR [ PHY_GATE_ERROR_DELAY_SELECT_6 ]  */
#define MCU_PHY_GATE_ERROR_DELAY_SELECT_6_ADDR 3104U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_6_MSB 20U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_6_LSB 16U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_6_WIDTH 5U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_6_MASK 0x1f0000U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_6_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_6_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_6_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_776_ADDR [ SC_PHY_SNAP_OBS_REGS_6 ]  */
#define MCU_SC_PHY_SNAP_OBS_REGS_6_ADDR 3104U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_6_MSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_6_LSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_6_WIDTH 1U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_6_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_6_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_6_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_6_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_6_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_777_ADDR [ PHY_SLAVE_LOOP_CNT_UPDATE_6 ]  */
#define MCU_PHY_SLAVE_LOOP_CNT_UPDATE_6_ADDR 3108U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_6_MSB 2U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_6_LSB 0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_6_WIDTH 3U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_6_MASK 0x7U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_6_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_6_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_6_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_777_ADDR [ PHY_SW_FIFO_PTR_RST_DISABLE_6 ]  */
#define MCU_PHY_SW_FIFO_PTR_RST_DISABLE_6_ADDR 3108U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_6_MSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_6_LSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_6_WIDTH 1U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_6_MASK 0x100U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_6_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_6_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_6_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_777_ADDR [ PHY_MASTER_DLY_LOCK_OBS_SELECT_6 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_6_ADDR 3108U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_6_MSB 18U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_6_LSB 16U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_6_WIDTH 3U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_6_MASK 0x70000U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_6_RD(src) ((0x70000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_6_WR(dst) (0x70000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_6_SET(dst, src) (((dst) & ~0x70000U) | (((uint32_t)(src) << 16U) & 0x70000U))

/*  DENALI_PHY_777_ADDR [ PHY_RDDQ_ENC_OBS_SELECT_6 ]  */
#define MCU_PHY_RDDQ_ENC_OBS_SELECT_6_ADDR 3108U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_6_MSB 26U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_6_LSB 24U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_6_WIDTH 3U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_6_MASK 0x7000000U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_6_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_6_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_6_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_778_ADDR [ PHY_RDDQS_DQ_ENC_OBS_SELECT_6 ]  */
#define MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_6_ADDR 3112U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_6_MSB 3U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_6_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_6_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_6_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_6_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_6_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_6_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_778_ADDR [ PHY_WR_ENC_OBS_SELECT_6 ]  */
#define MCU_PHY_WR_ENC_OBS_SELECT_6_ADDR 3112U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_6_MSB 11U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_6_LSB 8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_6_WIDTH 4U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_6_MASK 0xf00U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_6_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_6_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_6_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_778_ADDR [ PHY_WR_SHIFT_OBS_SELECT_6 ]  */
#define MCU_PHY_WR_SHIFT_OBS_SELECT_6_ADDR 3112U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_6_MSB 19U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_6_LSB 16U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_6_WIDTH 4U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_6_MASK 0xf0000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_6_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_6_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_6_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_778_ADDR [ PHY_FIFO_PTR_OBS_SELECT_6 ]  */
#define MCU_PHY_FIFO_PTR_OBS_SELECT_6_ADDR 3112U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_6_MSB 27U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_6_LSB 24U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_6_WIDTH 4U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_6_MASK 0xf000000U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_6_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_6_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_6_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_779_ADDR [ PHY_LVL_DEBUG_MODE_6 ]  */
#define MCU_PHY_LVL_DEBUG_MODE_6_ADDR 3116U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_6_MSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_6_LSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_6_WIDTH 1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_6_MASK 0x1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_6_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_6_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_6_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_779_ADDR [ SC_PHY_LVL_DEBUG_CONT_6 ]  */
#define MCU_SC_PHY_LVL_DEBUG_CONT_6_ADDR 3116U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_6_MSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_6_LSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_6_WIDTH 1U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_6_MASK 0x100U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_6_SHIFT_MASK 0x8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_6_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_6_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_6_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_779_ADDR [ PHY_WRLVL_CAPTURE_CNT_6 ]  */
#define MCU_PHY_WRLVL_CAPTURE_CNT_6_ADDR 3116U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_6_MSB 21U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_6_LSB 16U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_6_WIDTH 6U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_6_MASK 0x3f0000U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_6_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_6_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_6_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_779_ADDR [ PHY_WRLVL_UPDT_WAIT_CNT_6 ]  */
#define MCU_PHY_WRLVL_UPDT_WAIT_CNT_6_ADDR 3116U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_6_MSB 27U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_6_LSB 24U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_6_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_6_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_6_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_6_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_6_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_780_ADDR [ PHY_GTLVL_CAPTURE_CNT_6 ]  */
#define MCU_PHY_GTLVL_CAPTURE_CNT_6_ADDR 3120U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_6_MSB 5U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_6_LSB 0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_6_WIDTH 6U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_6_MASK 0x3fU
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_6_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_6_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_6_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_780_ADDR [ PHY_GTLVL_UPDT_WAIT_CNT_6 ]  */
#define MCU_PHY_GTLVL_UPDT_WAIT_CNT_6_ADDR 3120U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_6_MSB 11U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_6_LSB 8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_6_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_6_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_6_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_6_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_6_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_780_ADDR [ PHY_RDLVL_CAPTURE_CNT_6 ]  */
#define MCU_PHY_RDLVL_CAPTURE_CNT_6_ADDR 3120U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_6_MSB 21U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_6_LSB 16U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_6_WIDTH 6U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_6_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_6_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_6_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_6_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_780_ADDR [ PHY_RDLVL_UPDT_WAIT_CNT_6 ]  */
#define MCU_PHY_RDLVL_UPDT_WAIT_CNT_6_ADDR 3120U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_6_MSB 27U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_6_LSB 24U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_6_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_6_MASK 0xf000000U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_6_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_6_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_6_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_781_ADDR [ PHY_RDLVL_OP_MODE_6 ]  */
#define MCU_PHY_RDLVL_OP_MODE_6_ADDR 3124U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_6_MSB 1U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_6_LSB 0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_6_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_6_MASK 0x3U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_6_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_OP_MODE_6_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_OP_MODE_6_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_781_ADDR [ PHY_RDLVL_RDDQS_DQ_OBS_SELECT_6 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_6_ADDR 3124U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_6_MSB 11U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_6_LSB 8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_6_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_6_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_6_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_6_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_6_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_781_ADDR [ PHY_RDLVL_DATA_MASK_6 ]  */
#define MCU_PHY_RDLVL_DATA_MASK_6_ADDR 3124U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_6_MSB 23U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_6_LSB 16U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_6_WIDTH 8U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_6_MASK 0xff0000U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_6_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_6_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_6_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_782_ADDR [ PHY_RDLVL_DATA_SWIZZLE_6 ]  */
#define MCU_PHY_RDLVL_DATA_SWIZZLE_6_ADDR 3128U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_6_MSB 31U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_6_LSB 0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_6_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_6_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_6_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_6_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_6_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_783_ADDR [ SC_PHY_MANUAL_CLEAR_6 ]  */
#define MCU_SC_PHY_MANUAL_CLEAR_6_ADDR 3132U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_6_MSB 4U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_6_LSB 0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_6_WIDTH 5U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_6_MASK 0x1fU
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_6_SHIFT_MASK 0x0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_6_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_6_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_6_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_783_ADDR [ PHY_FIFO_PTR_OBS_6 ]  */
#define MCU_PHY_FIFO_PTR_OBS_6_ADDR 3132U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_6_MSB 15U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_6_LSB 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_6_WIDTH 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_6_MASK 0xff00U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_6_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_6_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_6_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_784_ADDR [ PHY_LPBK_RESULT_OBS_6 ]  */
#define MCU_PHY_LPBK_RESULT_OBS_6_ADDR 3136U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_6_MSB 31U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_6_LSB 0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_6_WIDTH 32U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_6_MASK 0xffffffffU
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_6_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_6_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_6_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_785_ADDR [ PHY_MASTER_DLY_LOCK_OBS_6 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_6_ADDR 3140U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_6_MSB 9U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_6_LSB 0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_6_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_6_MASK 0x3ffU
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_785_ADDR [ PHY_RDDQ_SLV_DLY_ENC_OBS_6 ]  */
#define MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_6_ADDR 3140U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_6_MSB 21U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_6_LSB 16U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_6_WIDTH 6U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_6_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_6_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_6_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_6_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_785_ADDR [ PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_6 ]  */
#define MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_6_ADDR 3140U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_6_MSB 30U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_6_LSB 24U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_6_WIDTH 7U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_6_MASK 0x7f000000U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_6_RD(src) ((0x7f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_6_WR(dst) (0x7f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_6_SET(dst, src) (((dst) & ~0x7f000000U) | (((uint32_t)(src) << 24U) & 0x7f000000U))

/*  DENALI_PHY_786_ADDR [ PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_6 ]  */
#define MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_6_ADDR 3144U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_6_MSB 7U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_6_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_6_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_6_MASK 0xffU
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_6_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_6_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_6_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_786_ADDR [ PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_6 ]  */
#define MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_6_ADDR 3144U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_6_MSB 15U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_6_LSB 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_6_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_6_MASK 0xff00U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_6_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_6_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_6_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_786_ADDR [ PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_6 ]  */
#define MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_6_ADDR 3144U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_6_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_6_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_787_ADDR [ PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_6 ]  */
#define MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_6_ADDR 3148U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_6_MSB 6U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_6_LSB 0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_6_WIDTH 7U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_6_MASK 0x7fU
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_6_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_6_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_6_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  DENALI_PHY_787_ADDR [ PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_6 ]  */
#define MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_6_ADDR 3148U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_6_MSB 15U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_6_LSB 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_6_WIDTH 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_6_MASK 0xff00U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_6_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_6_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_6_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_787_ADDR [ PHY_WR_ADDER_SLV_DLY_ENC_OBS_6 ]  */
#define MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_6_ADDR 3148U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_6_MSB 23U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_6_LSB 16U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_6_WIDTH 8U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_6_MASK 0xff0000U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_6_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_6_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_6_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_787_ADDR [ PHY_WR_SHIFT_OBS_6 ]  */
#define MCU_PHY_WR_SHIFT_OBS_6_ADDR 3148U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_6_MSB 26U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_6_LSB 24U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_6_WIDTH 3U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_6_MASK 0x7000000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_6_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_6_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_6_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_788_ADDR [ PHY_WRLVL_HARD0_DELAY_OBS_6 ]  */
#define MCU_PHY_WRLVL_HARD0_DELAY_OBS_6_ADDR 3152U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_6_MSB 9U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_6_LSB 0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_6_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_6_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_788_ADDR [ PHY_WRLVL_HARD1_DELAY_OBS_6 ]  */
#define MCU_PHY_WRLVL_HARD1_DELAY_OBS_6_ADDR 3152U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_6_MSB 25U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_6_LSB 16U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_6_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_789_ADDR [ PHY_WRLVL_STATUS_OBS_6 ]  */
#define MCU_PHY_WRLVL_STATUS_OBS_6_ADDR 3156U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_6_MSB 18U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_6_LSB 0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_6_WIDTH 19U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_6_MASK 0x7ffffU
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_6_RD(src) ((0x7ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_6_WR(dst) (0x7ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_6_SET(dst, src) (((dst) & ~0x7ffffU) | (((uint32_t)(src) << 0U) & 0x7ffffU))

/*  DENALI_PHY_790_ADDR [ PHY_WRLVL_ERROR_OBS_6 ]  */
#define MCU_PHY_WRLVL_ERROR_OBS_6_ADDR 3160U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_6_MSB 31U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_6_LSB 0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_6_WIDTH 32U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_6_MASK 0xffffffffU
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_6_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_6_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_6_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_791_ADDR [ PHY_GTLVL_HARD0_DELAY_OBS_6 ]  */
#define MCU_PHY_GTLVL_HARD0_DELAY_OBS_6_ADDR 3164U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_6_MSB 13U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_6_LSB 0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_6_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_6_MASK 0x3fffU
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_6_RD(src) ((0x3fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_6_WR(dst) (0x3fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_6_SET(dst, src) (((dst) & ~0x3fffU) | (((uint32_t)(src) << 0U) & 0x3fffU))

/*  DENALI_PHY_791_ADDR [ PHY_GTLVL_HARD1_DELAY_OBS_6 ]  */
#define MCU_PHY_GTLVL_HARD1_DELAY_OBS_6_ADDR 3164U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_6_MSB 29U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_6_LSB 16U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_6_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_6_MASK 0x3fff0000U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_6_RD(src) ((0x3fff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_6_WR(dst) (0x3fff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_6_SET(dst, src) (((dst) & ~0x3fff0000U) | (((uint32_t)(src) << 16U) & 0x3fff0000U))

/*  DENALI_PHY_792_ADDR [ PHY_GTLVL_STATUS_OBS_6 ]  */
#define MCU_PHY_GTLVL_STATUS_OBS_6_ADDR 3168U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_6_MSB 14U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_6_LSB 0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_6_WIDTH 15U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_6_MASK 0x7fffU
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_6_RD(src) ((0x7fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_6_WR(dst) (0x7fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_6_SET(dst, src) (((dst) & ~0x7fffU) | (((uint32_t)(src) << 0U) & 0x7fffU))

/*  DENALI_PHY_792_ADDR [ PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_6 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_6_ADDR 3168U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_6_MSB 25U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_6_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_6_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_793_ADDR [ PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_6 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_6_ADDR 3172U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_6_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_6_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_6_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_793_ADDR [ PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_6 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_6_ADDR 3172U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_6_MSB 17U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_6_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_6_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_6_MASK 0x30000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_6_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_6_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_6_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_794_ADDR [ PHY_RDLVL_STATUS_OBS_6 ]  */
#define MCU_PHY_RDLVL_STATUS_OBS_6_ADDR 3176U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_6_MSB 31U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_6_LSB 0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_6_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_6_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_6_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_6_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_6_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_795_ADDR [ PHY_X4_SW_WRDQS_SHIFT_6 ]  */
#define MCU_PHY_X4_SW_WRDQS_SHIFT_6_ADDR 3180U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_6_MSB 3U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_6_LSB 0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_6_WIDTH 4U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_6_MASK 0xfU
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_6_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_6_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_6_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_795_ADDR [ PHY_X4_ENC_OBS_SELECT_6 ]  */
#define MCU_PHY_X4_ENC_OBS_SELECT_6_ADDR 3180U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_6_MSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_6_LSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_6_WIDTH 1U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_6_MASK 0x100U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_6_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_6_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_6_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_795_ADDR [ PHY_DQS_RATIO_X8_6 ]  */
#define MCU_PHY_DQS_RATIO_X8_6_ADDR 3180U
#define FIELD_MCU_PHY_DQS_RATIO_X8_6_MSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_6_LSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_6_WIDTH 1U
#define FIELD_MCU_PHY_DQS_RATIO_X8_6_MASK 0x10000U
#define FIELD_MCU_PHY_DQS_RATIO_X8_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQS_RATIO_X8_6_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQS_RATIO_X8_6_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQS_RATIO_X8_6_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_795_ADDR [ SC_PHY_RX_CAL_START_6 ]  */
#define MCU_SC_PHY_RX_CAL_START_6_ADDR 3180U
#define FIELD_MCU_SC_PHY_RX_CAL_START_6_MSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_6_LSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_6_WIDTH 1U
#define FIELD_MCU_SC_PHY_RX_CAL_START_6_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_RX_CAL_START_6_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_RX_CAL_START_6_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_RX_CAL_START_6_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_RX_CAL_START_6_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_796_ADDR [ PHY_RX_CAL_OVERRIDE_6 ]  */
#define MCU_PHY_RX_CAL_OVERRIDE_6_ADDR 3184U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_6_MSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_6_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_6_WIDTH 1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_6_MASK 0x1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_6_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_6_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_6_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_796_ADDR [ PHY_RX_CAL_SAMPLE_WAIT_6 ]  */
#define MCU_PHY_RX_CAL_SAMPLE_WAIT_6_ADDR 3184U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_6_MSB 15U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_6_LSB 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_6_WIDTH 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_6_MASK 0xff00U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_6_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_6_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_6_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_796_ADDR [ PHY_RX_CAL_DQ0_6 ]  */
#define MCU_PHY_RX_CAL_DQ0_6_ADDR 3184U
#define FIELD_MCU_PHY_RX_CAL_DQ0_6_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ0_6_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ0_6_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ0_6_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ0_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ0_6_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ0_6_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ0_6_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_797_ADDR [ PHY_RX_CAL_DQ1_6 ]  */
#define MCU_PHY_RX_CAL_DQ1_6_ADDR 3188U
#define FIELD_MCU_PHY_RX_CAL_DQ1_6_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ1_6_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_6_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ1_6_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ1_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_6_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ1_6_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ1_6_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_797_ADDR [ PHY_RX_CAL_DQ2_6 ]  */
#define MCU_PHY_RX_CAL_DQ2_6_ADDR 3188U
#define FIELD_MCU_PHY_RX_CAL_DQ2_6_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ2_6_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ2_6_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ2_6_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ2_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ2_6_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ2_6_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ2_6_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_798_ADDR [ PHY_RX_CAL_DQ3_6 ]  */
#define MCU_PHY_RX_CAL_DQ3_6_ADDR 3192U
#define FIELD_MCU_PHY_RX_CAL_DQ3_6_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ3_6_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_6_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ3_6_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ3_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_6_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ3_6_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ3_6_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_798_ADDR [ PHY_RX_CAL_DQ4_6 ]  */
#define MCU_PHY_RX_CAL_DQ4_6_ADDR 3192U
#define FIELD_MCU_PHY_RX_CAL_DQ4_6_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ4_6_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ4_6_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ4_6_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ4_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ4_6_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ4_6_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ4_6_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_799_ADDR [ PHY_RX_CAL_DQ5_6 ]  */
#define MCU_PHY_RX_CAL_DQ5_6_ADDR 3196U
#define FIELD_MCU_PHY_RX_CAL_DQ5_6_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ5_6_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_6_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ5_6_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ5_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_6_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ5_6_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ5_6_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_799_ADDR [ PHY_RX_CAL_DQ6_6 ]  */
#define MCU_PHY_RX_CAL_DQ6_6_ADDR 3196U
#define FIELD_MCU_PHY_RX_CAL_DQ6_6_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ6_6_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ6_6_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ6_6_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ6_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ6_6_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ6_6_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ6_6_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_800_ADDR [ PHY_RX_CAL_DQ7_6 ]  */
#define MCU_PHY_RX_CAL_DQ7_6_ADDR 3200U
#define FIELD_MCU_PHY_RX_CAL_DQ7_6_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ7_6_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_6_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ7_6_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ7_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_6_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ7_6_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ7_6_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_800_ADDR [ PHY_RX_CAL_DM_6 ]  */
#define MCU_PHY_RX_CAL_DM_6_ADDR 3200U
#define FIELD_MCU_PHY_RX_CAL_DM_6_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DM_6_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DM_6_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DM_6_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DM_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DM_6_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DM_6_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DM_6_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_801_ADDR [ PHY_RX_CAL_DQS_6 ]  */
#define MCU_PHY_RX_CAL_DQS_6_ADDR 3204U
#define FIELD_MCU_PHY_RX_CAL_DQS_6_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQS_6_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQS_6_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQS_6_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQS_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQS_6_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQS_6_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQS_6_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_801_ADDR [ PHY_RX_CAL_FDBK_6 ]  */
#define MCU_PHY_RX_CAL_FDBK_6_ADDR 3204U
#define FIELD_MCU_PHY_RX_CAL_FDBK_6_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_FDBK_6_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_FDBK_6_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_FDBK_6_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_FDBK_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_FDBK_6_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_FDBK_6_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_FDBK_6_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_802_ADDR [ PHY_RX_CAL_X4_FDBK_6 ]  */
#define MCU_PHY_RX_CAL_X4_FDBK_6_ADDR 3208U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_6_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_6_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_6_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_6_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_6_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_6_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_6_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_802_ADDR [ PHY_RX_CAL_OBS_6 ]  */
#define MCU_PHY_RX_CAL_OBS_6_ADDR 3208U
#define FIELD_MCU_PHY_RX_CAL_OBS_6_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_OBS_6_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_OBS_6_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_OBS_6_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_OBS_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_OBS_6_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_OBS_6_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_OBS_6_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_803_ADDR [ PHY_CLK_WRDQ0_SLAVE_DELAY_6 ]  */
#define MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_6_ADDR 3212U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_6_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_6_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_6_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_6_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_6_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_803_ADDR [ PHY_CLK_WRDQ1_SLAVE_DELAY_6 ]  */
#define MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_6_ADDR 3212U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_6_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_6_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_6_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_6_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_6_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_804_ADDR [ PHY_CLK_WRDQ2_SLAVE_DELAY_6 ]  */
#define MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_6_ADDR 3216U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_6_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_6_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_6_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_6_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_6_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_804_ADDR [ PHY_CLK_WRDQ3_SLAVE_DELAY_6 ]  */
#define MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_6_ADDR 3216U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_6_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_6_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_6_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_6_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_6_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_805_ADDR [ PHY_CLK_WRDQ4_SLAVE_DELAY_6 ]  */
#define MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_6_ADDR 3220U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_6_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_6_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_6_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_6_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_6_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_805_ADDR [ PHY_CLK_WRDQ5_SLAVE_DELAY_6 ]  */
#define MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_6_ADDR 3220U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_6_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_6_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_6_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_6_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_6_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_806_ADDR [ PHY_CLK_WRDQ6_SLAVE_DELAY_6 ]  */
#define MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_6_ADDR 3224U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_6_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_6_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_6_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_6_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_6_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_806_ADDR [ PHY_CLK_WRDQ7_SLAVE_DELAY_6 ]  */
#define MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_6_ADDR 3224U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_6_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_6_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_6_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_6_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_6_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_807_ADDR [ PHY_CLK_WRDM_SLAVE_DELAY_6 ]  */
#define MCU_PHY_CLK_WRDM_SLAVE_DELAY_6_ADDR 3228U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_6_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_6_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_6_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_6_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_6_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_807_ADDR [ PHY_CLK_WRDQS_SLAVE_DELAY_6 ]  */
#define MCU_PHY_CLK_WRDQS_SLAVE_DELAY_6_ADDR 3228U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_808_ADDR [ PHY_RDDQ0_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQ0_SLAVE_DELAY_6_ADDR 3232U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_808_ADDR [ PHY_RDDQ1_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQ1_SLAVE_DELAY_6_ADDR 3232U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_809_ADDR [ PHY_RDDQ2_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQ2_SLAVE_DELAY_6_ADDR 3236U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_809_ADDR [ PHY_RDDQ3_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQ3_SLAVE_DELAY_6_ADDR 3236U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_810_ADDR [ PHY_RDDQ4_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQ4_SLAVE_DELAY_6_ADDR 3240U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_810_ADDR [ PHY_RDDQ5_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQ5_SLAVE_DELAY_6_ADDR 3240U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_811_ADDR [ PHY_RDDQ6_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQ6_SLAVE_DELAY_6_ADDR 3244U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_811_ADDR [ PHY_RDDQ7_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQ7_SLAVE_DELAY_6_ADDR 3244U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_812_ADDR [ PHY_RDDM_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDM_SLAVE_DELAY_6_ADDR 3248U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_812_ADDR [ PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_6_ADDR 3248U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_813_ADDR [ PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_6_ADDR 3252U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_813_ADDR [ PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_6_ADDR 3252U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_814_ADDR [ PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_6_ADDR 3256U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_814_ADDR [ PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_6_ADDR 3256U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_815_ADDR [ PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_6_ADDR 3260U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_815_ADDR [ PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_6_ADDR 3260U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_816_ADDR [ PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_6_ADDR 3264U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_816_ADDR [ PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_6_ADDR 3264U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_817_ADDR [ PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_6_ADDR 3268U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_817_ADDR [ PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_6_ADDR 3268U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_818_ADDR [ PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_6_ADDR 3272U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_818_ADDR [ PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_6_ADDR 3272U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_819_ADDR [ PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_6_ADDR 3276U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_819_ADDR [ PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_6_ADDR 3276U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_820_ADDR [ PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_6_ADDR 3280U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_820_ADDR [ PHY_RDDQS_DM_RISE_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_6_ADDR 3280U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_821_ADDR [ PHY_RDDQS_DM_FALL_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_6_ADDR 3284U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_821_ADDR [ PHY_RDDQS_GATE_SLAVE_DELAY_6 ]  */
#define MCU_PHY_RDDQS_GATE_SLAVE_DELAY_6_ADDR 3284U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_822_ADDR [ PHY_RDDQS_LATENCY_ADJUST_6 ]  */
#define MCU_PHY_RDDQS_LATENCY_ADJUST_6_ADDR 3288U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_6_MSB 3U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_6_LSB 0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_6_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_6_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_6_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_6_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_6_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_822_ADDR [ PHY_WRITE_PATH_LAT_ADD_6 ]  */
#define MCU_PHY_WRITE_PATH_LAT_ADD_6_ADDR 3288U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_6_MSB 10U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_6_LSB 8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_6_WIDTH 3U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_6_MASK 0x700U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_6_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_6_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_6_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_822_ADDR [ PHY_WRLVL_DELAY_EARLY_THRESHOLD_6 ]  */
#define MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_6_ADDR 3288U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_6_MSB 25U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_6_LSB 16U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_6_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_823_ADDR [ PHY_WRLVL_DELAY_PERIOD_THRESHOLD_6 ]  */
#define MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_6_ADDR 3292U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_6_MSB 9U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_6_LSB 0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_6_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_6_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_823_ADDR [ PHY_WRLVL_EARLY_FORCE_0_6 ]  */
#define MCU_PHY_WRLVL_EARLY_FORCE_0_6_ADDR 3292U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_6_MSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_6_LSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_6_WIDTH 1U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_6_MASK 0x10000U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_6_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_6_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_6_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_824_ADDR [ PHY_GTLVL_RDDQS_SLV_DLY_START_6 ]  */
#define MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_6_ADDR 3296U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_6_MSB 9U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_6_LSB 0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_6_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_6_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_824_ADDR [ PHY_GTLVL_LAT_ADJ_START_6 ]  */
#define MCU_PHY_GTLVL_LAT_ADJ_START_6_ADDR 3296U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_6_MSB 19U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_6_LSB 16U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_6_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_6_MASK 0xf0000U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_6_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_6_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_6_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_825_ADDR [ PHY_X4_CLK_WRDQS_SLAVE_DELAY_6 ]  */
#define MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_6_ADDR 3300U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_825_ADDR [ PHY_X4_RDDQS_GATE_SLAVE_DELAY_6 ]  */
#define MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_6_ADDR 3300U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_6_MSB 25U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_6_LSB 16U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_826_ADDR [ PHY_X4_RDDQS_LATENCY_ADJUST_6 ]  */
#define MCU_PHY_X4_RDDQS_LATENCY_ADJUST_6_ADDR 3304U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_6_MSB 3U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_6_LSB 0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_6_WIDTH 4U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_6_MASK 0xfU
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_6_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_6_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_6_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_826_ADDR [ PHY_X4_WRITE_PATH_LAT_ADD_6 ]  */
#define MCU_PHY_X4_WRITE_PATH_LAT_ADD_6_ADDR 3304U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_6_MSB 10U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_6_LSB 8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_6_WIDTH 3U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_6_MASK 0x700U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_6_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_6_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_6_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_826_ADDR [ PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_6 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_6_ADDR 3304U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_6_MSB 25U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_6_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_6_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_827_ADDR [ PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_6 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_6_ADDR 3308U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_6_MSB 9U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_6_LSB 0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_6_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_6_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_827_ADDR [ PHY_X4_WRLVL_EARLY_FORCE_0_6 ]  */
#define MCU_PHY_X4_WRLVL_EARLY_FORCE_0_6_ADDR 3308U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_6_MSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_6_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_6_WIDTH 1U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_6_MASK 0x10000U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_6_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_6_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_6_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_828_ADDR [ PHY_X4_GTLVL_RDDQS_SLV_DLY_START_6 ]  */
#define MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_6_ADDR 3312U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_6_MSB 9U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_6_LSB 0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_6_WIDTH 10U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_6_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_828_ADDR [ PHY_X4_GTLVL_LAT_ADJ_START_6 ]  */
#define MCU_PHY_X4_GTLVL_LAT_ADJ_START_6_ADDR 3312U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_6_MSB 19U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_6_LSB 16U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_6_WIDTH 4U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_6_MASK 0xf0000U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_6_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_6_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_6_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_829_ADDR [ PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_6 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_6_ADDR 3316U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_6_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_6_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_6_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_6_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_830_ADDR [ PHY_DQ_OE_TIMING_6 ]  */
#define MCU_PHY_DQ_OE_TIMING_6_ADDR 3320U
#define FIELD_MCU_PHY_DQ_OE_TIMING_6_MSB 7U
#define FIELD_MCU_PHY_DQ_OE_TIMING_6_LSB 0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_DQ_OE_TIMING_6_MASK 0xffU
#define FIELD_MCU_PHY_DQ_OE_TIMING_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_6_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_OE_TIMING_6_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_OE_TIMING_6_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_830_ADDR [ PHY_DQ_TSEL_RD_TIMING_6 ]  */
#define MCU_PHY_DQ_TSEL_RD_TIMING_6_ADDR 3320U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_6_MSB 15U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_6_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_6_MASK 0xff00U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_6_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_6_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_6_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_830_ADDR [ PHY_DQ_TSEL_WR_TIMING_6 ]  */
#define MCU_PHY_DQ_TSEL_WR_TIMING_6_ADDR 3320U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_6_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_6_LSB 16U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_6_MASK 0xff0000U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_6_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_6_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_6_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_830_ADDR [ PHY_DQS_OE_TIMING_6 ]  */
#define MCU_PHY_DQS_OE_TIMING_6_ADDR 3320U
#define FIELD_MCU_PHY_DQS_OE_TIMING_6_MSB 31U
#define FIELD_MCU_PHY_DQS_OE_TIMING_6_LSB 24U
#define FIELD_MCU_PHY_DQS_OE_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_DQS_OE_TIMING_6_MASK 0xff000000U
#define FIELD_MCU_PHY_DQS_OE_TIMING_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_OE_TIMING_6_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_OE_TIMING_6_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_OE_TIMING_6_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_831_ADDR [ PHY_DQS_TSEL_RD_TIMING_6 ]  */
#define MCU_PHY_DQS_TSEL_RD_TIMING_6_ADDR 3324U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_6_MSB 7U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_6_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_6_MASK 0xffU
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_6_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_6_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_6_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_831_ADDR [ PHY_DQS_TSEL_WR_TIMING_6 ]  */
#define MCU_PHY_DQS_TSEL_WR_TIMING_6_ADDR 3324U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_6_MSB 15U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_6_LSB 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_6_MASK 0xff00U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_6_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_6_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_6_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_831_ADDR [ PHY_PER_CS_TRAINING_EN_6 ]  */
#define MCU_PHY_PER_CS_TRAINING_EN_6_ADDR 3324U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_6_MSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_6_LSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_6_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_6_MASK 0x10000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_6_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_6_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_6_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_831_ADDR [ PHY_DQ_IE_TIMING_6 ]  */
#define MCU_PHY_DQ_IE_TIMING_6_ADDR 3324U
#define FIELD_MCU_PHY_DQ_IE_TIMING_6_MSB 31U
#define FIELD_MCU_PHY_DQ_IE_TIMING_6_LSB 24U
#define FIELD_MCU_PHY_DQ_IE_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_DQ_IE_TIMING_6_MASK 0xff000000U
#define FIELD_MCU_PHY_DQ_IE_TIMING_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQ_IE_TIMING_6_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQ_IE_TIMING_6_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQ_IE_TIMING_6_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_832_ADDR [ PHY_DQS_IE_TIMING_6 ]  */
#define MCU_PHY_DQS_IE_TIMING_6_ADDR 3328U
#define FIELD_MCU_PHY_DQS_IE_TIMING_6_MSB 7U
#define FIELD_MCU_PHY_DQS_IE_TIMING_6_LSB 0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_DQS_IE_TIMING_6_MASK 0xffU
#define FIELD_MCU_PHY_DQS_IE_TIMING_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_6_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_IE_TIMING_6_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_IE_TIMING_6_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_832_ADDR [ PHY_RDDATA_EN_IE_DLY_6 ]  */
#define MCU_PHY_RDDATA_EN_IE_DLY_6_ADDR 3328U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_6_MSB 9U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_6_LSB 8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_6_WIDTH 2U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_6_MASK 0x300U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_6_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_6_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_6_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_832_ADDR [ PHY_IE_MODE_6 ]  */
#define MCU_PHY_IE_MODE_6_ADDR 3328U
#define FIELD_MCU_PHY_IE_MODE_6_MSB 17U
#define FIELD_MCU_PHY_IE_MODE_6_LSB 16U
#define FIELD_MCU_PHY_IE_MODE_6_WIDTH 2U
#define FIELD_MCU_PHY_IE_MODE_6_MASK 0x30000U
#define FIELD_MCU_PHY_IE_MODE_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_IE_MODE_6_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_IE_MODE_6_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_IE_MODE_6_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_832_ADDR [ PHY_RDDATA_EN_DLY_6 ]  */
#define MCU_PHY_RDDATA_EN_DLY_6_ADDR 3328U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_6_MSB 27U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_6_LSB 24U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_6_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_6_MASK 0xf000000U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_6_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDATA_EN_DLY_6_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDATA_EN_DLY_6_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_833_ADDR [ PHY_RDDATA_EN_TSEL_DLY_6 ]  */
#define MCU_PHY_RDDATA_EN_TSEL_DLY_6_ADDR 3332U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_6_MSB 3U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_6_LSB 0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_6_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_6_MASK 0xfU
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_6_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_6_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_6_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_833_ADDR [ PHY_SW_MASTER_MODE_6 ]  */
#define MCU_PHY_SW_MASTER_MODE_6_ADDR 3332U
#define FIELD_MCU_PHY_SW_MASTER_MODE_6_MSB 11U
#define FIELD_MCU_PHY_SW_MASTER_MODE_6_LSB 8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_6_WIDTH 4U
#define FIELD_MCU_PHY_SW_MASTER_MODE_6_MASK 0xf00U
#define FIELD_MCU_PHY_SW_MASTER_MODE_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_6_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_MASTER_MODE_6_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_MASTER_MODE_6_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_833_ADDR [ PHY_MASTER_DELAY_START_6 ]  */
#define MCU_PHY_MASTER_DELAY_START_6_ADDR 3332U
#define FIELD_MCU_PHY_MASTER_DELAY_START_6_MSB 25U
#define FIELD_MCU_PHY_MASTER_DELAY_START_6_LSB 16U
#define FIELD_MCU_PHY_MASTER_DELAY_START_6_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_MASTER_DELAY_START_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DELAY_START_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DELAY_START_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_834_ADDR [ PHY_MASTER_DELAY_STEP_6 ]  */
#define MCU_PHY_MASTER_DELAY_STEP_6_ADDR 3336U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_6_MSB 5U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_6_LSB 0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_6_WIDTH 6U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_6_MASK 0x3fU
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_6_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_6_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_6_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_834_ADDR [ PHY_MASTER_DELAY_WAIT_6 ]  */
#define MCU_PHY_MASTER_DELAY_WAIT_6_ADDR 3336U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_6_MSB 15U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_6_LSB 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_6_WIDTH 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_6_MASK 0xff00U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_6_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_6_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_6_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_834_ADDR [ PHY_RPTR_UPDATE_6 ]  */
#define MCU_PHY_RPTR_UPDATE_6_ADDR 3336U
#define FIELD_MCU_PHY_RPTR_UPDATE_6_MSB 19U
#define FIELD_MCU_PHY_RPTR_UPDATE_6_LSB 16U
#define FIELD_MCU_PHY_RPTR_UPDATE_6_WIDTH 4U
#define FIELD_MCU_PHY_RPTR_UPDATE_6_MASK 0xf0000U
#define FIELD_MCU_PHY_RPTR_UPDATE_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RPTR_UPDATE_6_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RPTR_UPDATE_6_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RPTR_UPDATE_6_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_834_ADDR [ PHY_WRLVL_DLY_STEP_6 ]  */
#define MCU_PHY_WRLVL_DLY_STEP_6_ADDR 3336U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_6_MSB 27U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_6_LSB 24U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_6_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_6_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_6_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_6_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_6_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_835_ADDR [ PHY_WRLVL_RESP_WAIT_CNT_6 ]  */
#define MCU_PHY_WRLVL_RESP_WAIT_CNT_6_ADDR 3340U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_6_MSB 4U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_6_LSB 0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_6_WIDTH 5U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_6_MASK 0x1fU
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_6_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_6_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_6_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_835_ADDR [ PHY_GTLVL_DLY_STEP_6 ]  */
#define MCU_PHY_GTLVL_DLY_STEP_6_ADDR 3340U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_6_MSB 11U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_6_LSB 8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_6_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_6_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_6_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_6_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_6_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_835_ADDR [ PHY_GTLVL_RESP_WAIT_CNT_6 ]  */
#define MCU_PHY_GTLVL_RESP_WAIT_CNT_6_ADDR 3340U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_6_MSB 20U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_6_LSB 16U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_6_WIDTH 5U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_6_MASK 0x1f0000U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_6_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_6_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_6_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_836_ADDR [ PHY_GTLVL_BACK_STEP_6 ]  */
#define MCU_PHY_GTLVL_BACK_STEP_6_ADDR 3344U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_6_MSB 9U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_6_LSB 0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_6_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_6_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_836_ADDR [ PHY_GTLVL_FINAL_STEP_6 ]  */
#define MCU_PHY_GTLVL_FINAL_STEP_6_ADDR 3344U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_6_MSB 25U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_6_LSB 16U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_6_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_6_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_6_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_6_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_6_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_837_ADDR [ PHY_X4_DQ_OE_TIMING_6 ]  */
#define MCU_PHY_X4_DQ_OE_TIMING_6_ADDR 3348U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_6_MSB 7U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_6_LSB 0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_6_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_6_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_6_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_6_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_837_ADDR [ PHY_X4_DQ_TSEL_RD_TIMING_6 ]  */
#define MCU_PHY_X4_DQ_TSEL_RD_TIMING_6_ADDR 3348U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_6_MSB 15U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_6_LSB 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_6_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_6_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_6_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_6_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_837_ADDR [ PHY_X4_DQ_TSEL_WR_TIMING_6 ]  */
#define MCU_PHY_X4_DQ_TSEL_WR_TIMING_6_ADDR 3348U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_6_MSB 23U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_6_LSB 16U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_6_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_6_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_6_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_6_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_837_ADDR [ PHY_X4_DQ_IE_TIMING_6 ]  */
#define MCU_PHY_X4_DQ_IE_TIMING_6_ADDR 3348U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_6_MSB 31U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_6_LSB 24U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_6_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_6_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_6_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_6_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_838_ADDR [ PHY_X4_DQS_OE_TIMING_6 ]  */
#define MCU_PHY_X4_DQS_OE_TIMING_6_ADDR 3352U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_6_MSB 7U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_6_LSB 0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_6_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_6_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_6_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_6_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_838_ADDR [ PHY_X4_DQS_TSEL_RD_TIMING_6 ]  */
#define MCU_PHY_X4_DQS_TSEL_RD_TIMING_6_ADDR 3352U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_6_MSB 15U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_6_LSB 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_6_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_6_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_6_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_6_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_838_ADDR [ PHY_X4_DQS_TSEL_WR_TIMING_6 ]  */
#define MCU_PHY_X4_DQS_TSEL_WR_TIMING_6_ADDR 3352U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_6_MSB 23U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_6_LSB 16U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_6_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_6_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_6_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_6_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_838_ADDR [ PHY_X4_DQS_IE_TIMING_6 ]  */
#define MCU_PHY_X4_DQS_IE_TIMING_6_ADDR 3352U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_6_MSB 31U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_6_LSB 24U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_6_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_6_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_6_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_6_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_6_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_6_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_839_ADDR [ PHY_X4_RPTR_UPDATE_6 ]  */
#define MCU_PHY_X4_RPTR_UPDATE_6_ADDR 3356U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_6_MSB 3U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_6_LSB 0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_6_WIDTH 4U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_6_MASK 0xfU
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_6_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_6_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_6_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_839_ADDR [ PHY_RDLVL_DLY_STEP_6 ]  */
#define MCU_PHY_RDLVL_DLY_STEP_6_ADDR 3356U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_6_MSB 11U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_6_LSB 8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_6_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_6_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_6_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_6_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_6_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_6_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_896_ADDR [ PHY_CLK_WR_BYPASS_SLAVE_DELAY_7 ]  */
#define MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_7_ADDR 3584U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_7_MSB 10U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_7_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_7_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_7_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_7_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_896_ADDR [ PHY_CLK_BYPASS_OVERRIDE_7 ]  */
#define MCU_PHY_CLK_BYPASS_OVERRIDE_7_ADDR 3584U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_7_MSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_7_LSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_7_WIDTH 1U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_7_MASK 0x10000U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_7_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_7_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_7_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_896_ADDR [ PHY_SW_WRDQ0_SHIFT_7 ]  */
#define MCU_PHY_SW_WRDQ0_SHIFT_7_ADDR 3584U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_7_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_7_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_7_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_7_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_7_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_7_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_7_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_897_ADDR [ PHY_SW_WRDQ1_SHIFT_7 ]  */
#define MCU_PHY_SW_WRDQ1_SHIFT_7_ADDR 3588U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_7_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_7_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_7_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_7_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_7_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_7_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_7_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_897_ADDR [ PHY_SW_WRDQ2_SHIFT_7 ]  */
#define MCU_PHY_SW_WRDQ2_SHIFT_7_ADDR 3588U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_7_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_7_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_7_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_7_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_7_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_7_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_7_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_897_ADDR [ PHY_SW_WRDQ3_SHIFT_7 ]  */
#define MCU_PHY_SW_WRDQ3_SHIFT_7_ADDR 3588U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_7_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_7_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_7_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_7_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_7_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_7_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_7_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_897_ADDR [ PHY_SW_WRDQ4_SHIFT_7 ]  */
#define MCU_PHY_SW_WRDQ4_SHIFT_7_ADDR 3588U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_7_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_7_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_7_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_7_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_7_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_7_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_7_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_898_ADDR [ PHY_SW_WRDQ5_SHIFT_7 ]  */
#define MCU_PHY_SW_WRDQ5_SHIFT_7_ADDR 3592U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_7_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_7_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_7_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_7_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_7_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_7_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_7_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_898_ADDR [ PHY_SW_WRDQ6_SHIFT_7 ]  */
#define MCU_PHY_SW_WRDQ6_SHIFT_7_ADDR 3592U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_7_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_7_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_7_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_7_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_7_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_7_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_7_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_898_ADDR [ PHY_SW_WRDQ7_SHIFT_7 ]  */
#define MCU_PHY_SW_WRDQ7_SHIFT_7_ADDR 3592U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_7_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_7_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_7_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_7_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_7_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_7_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_7_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_898_ADDR [ PHY_SW_WRDM_SHIFT_7 ]  */
#define MCU_PHY_SW_WRDM_SHIFT_7_ADDR 3592U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_7_MSB 28U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_7_LSB 24U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_7_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_7_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_7_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_7_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_7_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_899_ADDR [ PHY_SW_WRDQS_SHIFT_7 ]  */
#define MCU_PHY_SW_WRDQS_SHIFT_7_ADDR 3596U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_7_MSB 3U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_7_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_7_WIDTH 4U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_7_MASK 0xfU
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_7_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_7_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_7_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_899_ADDR [ PHY_DQ_TSEL_ENABLE_7 ]  */
#define MCU_PHY_DQ_TSEL_ENABLE_7_ADDR 3596U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_7_MSB 10U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_7_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_7_WIDTH 3U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_7_MASK 0x700U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_7_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_7_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_7_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_900_ADDR [ PHY_DQ_TSEL_SELECT_7 ]  */
#define MCU_PHY_DQ_TSEL_SELECT_7_ADDR 3600U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_7_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_7_LSB 0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_7_WIDTH 24U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_7_MASK 0xffffffU
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_7_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_7_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_7_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_900_ADDR [ PHY_DQS_TSEL_ENABLE_7 ]  */
#define MCU_PHY_DQS_TSEL_ENABLE_7_ADDR 3600U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_7_MSB 26U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_7_LSB 24U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_7_WIDTH 3U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_7_MASK 0x7000000U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_7_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_7_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_7_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_901_ADDR [ PHY_DQS_TSEL_SELECT_7 ]  */
#define MCU_PHY_DQS_TSEL_SELECT_7_ADDR 3604U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_7_MSB 23U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_7_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_7_WIDTH 24U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_7_MASK 0xffffffU
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_7_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_7_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_7_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_901_ADDR [ PHY_DDR4_7 ]  */
#define MCU_PHY_DDR4_7_ADDR 3604U
#define FIELD_MCU_PHY_DDR4_7_MSB 24U
#define FIELD_MCU_PHY_DDR4_7_LSB 24U
#define FIELD_MCU_PHY_DDR4_7_WIDTH 1U
#define FIELD_MCU_PHY_DDR4_7_MASK 0x1000000U
#define FIELD_MCU_PHY_DDR4_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DDR4_7_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DDR4_7_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DDR4_7_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_902_ADDR [ PHY_TWO_CYC_PREAMBLE_7 ]  */
#define MCU_PHY_TWO_CYC_PREAMBLE_7_ADDR 3608U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_7_MSB 1U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_7_LSB 0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_7_WIDTH 2U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_7_MASK 0x3U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_7_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_7_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_7_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_902_ADDR [ PHY_DBI_MODE_7 ]  */
#define MCU_PHY_DBI_MODE_7_ADDR 3608U
#define FIELD_MCU_PHY_DBI_MODE_7_MSB 9U
#define FIELD_MCU_PHY_DBI_MODE_7_LSB 8U
#define FIELD_MCU_PHY_DBI_MODE_7_WIDTH 2U
#define FIELD_MCU_PHY_DBI_MODE_7_MASK 0x300U
#define FIELD_MCU_PHY_DBI_MODE_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DBI_MODE_7_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DBI_MODE_7_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DBI_MODE_7_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_902_ADDR [ PHY_PER_RANK_CS_MAP_7 ]  */
#define MCU_PHY_PER_RANK_CS_MAP_7_ADDR 3608U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_7_MSB 23U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_7_LSB 16U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_7_WIDTH 8U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_7_MASK 0xff0000U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_7_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_7_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_7_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_902_ADDR [ PHY_PER_CS_TRAINING_MULTICAST_EN_7 ]  */
#define MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_7_ADDR 3608U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_7_MSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_7_LSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_7_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_7_MASK 0x1000000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_7_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_7_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_7_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_903_ADDR [ PHY_PER_CS_TRAINING_INDEX_7 ]  */
#define MCU_PHY_PER_CS_TRAINING_INDEX_7_ADDR 3612U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_7_MSB 2U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_7_LSB 0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_7_WIDTH 3U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_7_MASK 0x7U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_7_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_7_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_7_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_903_ADDR [ PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_7 ]  */
#define MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_7_ADDR 3612U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_7_MSB 9U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_7_LSB 8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_7_WIDTH 2U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_7_MASK 0x300U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_7_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_7_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_7_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_903_ADDR [ PHY_LPBK_CONTROL_7 ]  */
#define MCU_PHY_LPBK_CONTROL_7_ADDR 3612U
#define FIELD_MCU_PHY_LPBK_CONTROL_7_MSB 22U
#define FIELD_MCU_PHY_LPBK_CONTROL_7_LSB 16U
#define FIELD_MCU_PHY_LPBK_CONTROL_7_WIDTH 7U
#define FIELD_MCU_PHY_LPBK_CONTROL_7_MASK 0x7f0000U
#define FIELD_MCU_PHY_LPBK_CONTROL_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_LPBK_CONTROL_7_RD(src) ((0x7f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_LPBK_CONTROL_7_WR(dst) (0x7f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_LPBK_CONTROL_7_SET(dst, src) (((dst) & ~0x7f0000U) | (((uint32_t)(src) << 16U) & 0x7f0000U))

/*  DENALI_PHY_904_ADDR [ PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_7_ADDR 3616U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_904_ADDR [ PHY_GATE_ERROR_DELAY_SELECT_7 ]  */
#define MCU_PHY_GATE_ERROR_DELAY_SELECT_7_ADDR 3616U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_7_MSB 20U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_7_LSB 16U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_7_WIDTH 5U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_7_MASK 0x1f0000U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_7_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_7_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_7_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_904_ADDR [ SC_PHY_SNAP_OBS_REGS_7 ]  */
#define MCU_SC_PHY_SNAP_OBS_REGS_7_ADDR 3616U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_7_MSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_7_LSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_7_WIDTH 1U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_7_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_7_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_7_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_7_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_7_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_905_ADDR [ PHY_SLAVE_LOOP_CNT_UPDATE_7 ]  */
#define MCU_PHY_SLAVE_LOOP_CNT_UPDATE_7_ADDR 3620U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_7_MSB 2U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_7_LSB 0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_7_WIDTH 3U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_7_MASK 0x7U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_7_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_7_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_7_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_905_ADDR [ PHY_SW_FIFO_PTR_RST_DISABLE_7 ]  */
#define MCU_PHY_SW_FIFO_PTR_RST_DISABLE_7_ADDR 3620U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_7_MSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_7_LSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_7_WIDTH 1U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_7_MASK 0x100U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_7_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_7_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_7_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_905_ADDR [ PHY_MASTER_DLY_LOCK_OBS_SELECT_7 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_7_ADDR 3620U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_7_MSB 18U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_7_LSB 16U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_7_WIDTH 3U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_7_MASK 0x70000U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_7_RD(src) ((0x70000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_7_WR(dst) (0x70000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_7_SET(dst, src) (((dst) & ~0x70000U) | (((uint32_t)(src) << 16U) & 0x70000U))

/*  DENALI_PHY_905_ADDR [ PHY_RDDQ_ENC_OBS_SELECT_7 ]  */
#define MCU_PHY_RDDQ_ENC_OBS_SELECT_7_ADDR 3620U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_7_MSB 26U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_7_LSB 24U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_7_WIDTH 3U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_7_MASK 0x7000000U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_7_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_7_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_7_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_906_ADDR [ PHY_RDDQS_DQ_ENC_OBS_SELECT_7 ]  */
#define MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_7_ADDR 3624U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_7_MSB 3U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_7_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_7_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_7_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_7_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_7_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_7_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_906_ADDR [ PHY_WR_ENC_OBS_SELECT_7 ]  */
#define MCU_PHY_WR_ENC_OBS_SELECT_7_ADDR 3624U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_7_MSB 11U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_7_LSB 8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_7_WIDTH 4U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_7_MASK 0xf00U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_7_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_7_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_7_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_906_ADDR [ PHY_WR_SHIFT_OBS_SELECT_7 ]  */
#define MCU_PHY_WR_SHIFT_OBS_SELECT_7_ADDR 3624U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_7_MSB 19U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_7_LSB 16U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_7_WIDTH 4U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_7_MASK 0xf0000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_7_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_7_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_7_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_906_ADDR [ PHY_FIFO_PTR_OBS_SELECT_7 ]  */
#define MCU_PHY_FIFO_PTR_OBS_SELECT_7_ADDR 3624U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_7_MSB 27U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_7_LSB 24U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_7_WIDTH 4U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_7_MASK 0xf000000U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_7_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_7_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_7_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_907_ADDR [ PHY_LVL_DEBUG_MODE_7 ]  */
#define MCU_PHY_LVL_DEBUG_MODE_7_ADDR 3628U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_7_MSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_7_LSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_7_WIDTH 1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_7_MASK 0x1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_7_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_7_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_7_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_907_ADDR [ SC_PHY_LVL_DEBUG_CONT_7 ]  */
#define MCU_SC_PHY_LVL_DEBUG_CONT_7_ADDR 3628U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_7_MSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_7_LSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_7_WIDTH 1U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_7_MASK 0x100U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_7_SHIFT_MASK 0x8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_7_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_7_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_7_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_907_ADDR [ PHY_WRLVL_CAPTURE_CNT_7 ]  */
#define MCU_PHY_WRLVL_CAPTURE_CNT_7_ADDR 3628U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_7_MSB 21U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_7_LSB 16U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_7_WIDTH 6U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_7_MASK 0x3f0000U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_7_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_7_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_7_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_907_ADDR [ PHY_WRLVL_UPDT_WAIT_CNT_7 ]  */
#define MCU_PHY_WRLVL_UPDT_WAIT_CNT_7_ADDR 3628U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_7_MSB 27U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_7_LSB 24U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_7_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_7_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_7_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_7_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_7_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_908_ADDR [ PHY_GTLVL_CAPTURE_CNT_7 ]  */
#define MCU_PHY_GTLVL_CAPTURE_CNT_7_ADDR 3632U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_7_MSB 5U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_7_LSB 0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_7_WIDTH 6U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_7_MASK 0x3fU
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_7_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_7_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_7_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_908_ADDR [ PHY_GTLVL_UPDT_WAIT_CNT_7 ]  */
#define MCU_PHY_GTLVL_UPDT_WAIT_CNT_7_ADDR 3632U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_7_MSB 11U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_7_LSB 8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_7_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_7_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_7_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_7_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_7_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_908_ADDR [ PHY_RDLVL_CAPTURE_CNT_7 ]  */
#define MCU_PHY_RDLVL_CAPTURE_CNT_7_ADDR 3632U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_7_MSB 21U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_7_LSB 16U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_7_WIDTH 6U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_7_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_7_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_7_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_7_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_908_ADDR [ PHY_RDLVL_UPDT_WAIT_CNT_7 ]  */
#define MCU_PHY_RDLVL_UPDT_WAIT_CNT_7_ADDR 3632U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_7_MSB 27U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_7_LSB 24U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_7_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_7_MASK 0xf000000U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_7_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_7_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_7_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_909_ADDR [ PHY_RDLVL_OP_MODE_7 ]  */
#define MCU_PHY_RDLVL_OP_MODE_7_ADDR 3636U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_7_MSB 1U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_7_LSB 0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_7_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_7_MASK 0x3U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_7_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_OP_MODE_7_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_OP_MODE_7_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_909_ADDR [ PHY_RDLVL_RDDQS_DQ_OBS_SELECT_7 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_7_ADDR 3636U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_7_MSB 11U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_7_LSB 8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_7_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_7_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_7_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_7_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_7_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_909_ADDR [ PHY_RDLVL_DATA_MASK_7 ]  */
#define MCU_PHY_RDLVL_DATA_MASK_7_ADDR 3636U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_7_MSB 23U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_7_LSB 16U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_7_WIDTH 8U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_7_MASK 0xff0000U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_7_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_7_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_7_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_910_ADDR [ PHY_RDLVL_DATA_SWIZZLE_7 ]  */
#define MCU_PHY_RDLVL_DATA_SWIZZLE_7_ADDR 3640U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_7_MSB 31U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_7_LSB 0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_7_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_7_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_7_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_7_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_7_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_911_ADDR [ SC_PHY_MANUAL_CLEAR_7 ]  */
#define MCU_SC_PHY_MANUAL_CLEAR_7_ADDR 3644U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_7_MSB 4U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_7_LSB 0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_7_WIDTH 5U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_7_MASK 0x1fU
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_7_SHIFT_MASK 0x0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_7_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_7_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_7_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_911_ADDR [ PHY_FIFO_PTR_OBS_7 ]  */
#define MCU_PHY_FIFO_PTR_OBS_7_ADDR 3644U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_7_MSB 15U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_7_LSB 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_7_WIDTH 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_7_MASK 0xff00U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_7_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_7_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_7_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_912_ADDR [ PHY_LPBK_RESULT_OBS_7 ]  */
#define MCU_PHY_LPBK_RESULT_OBS_7_ADDR 3648U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_7_MSB 31U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_7_LSB 0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_7_WIDTH 32U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_7_MASK 0xffffffffU
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_7_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_7_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_7_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_913_ADDR [ PHY_MASTER_DLY_LOCK_OBS_7 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_7_ADDR 3652U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_7_MSB 9U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_7_LSB 0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_7_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_7_MASK 0x3ffU
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_913_ADDR [ PHY_RDDQ_SLV_DLY_ENC_OBS_7 ]  */
#define MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_7_ADDR 3652U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_7_MSB 21U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_7_LSB 16U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_7_WIDTH 6U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_7_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_7_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_7_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_7_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_913_ADDR [ PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_7 ]  */
#define MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_7_ADDR 3652U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_7_MSB 30U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_7_LSB 24U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_7_WIDTH 7U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_7_MASK 0x7f000000U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_7_RD(src) ((0x7f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_7_WR(dst) (0x7f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_7_SET(dst, src) (((dst) & ~0x7f000000U) | (((uint32_t)(src) << 24U) & 0x7f000000U))

/*  DENALI_PHY_914_ADDR [ PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_7 ]  */
#define MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_7_ADDR 3656U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_7_MSB 7U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_7_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_7_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_7_MASK 0xffU
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_7_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_7_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_7_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_914_ADDR [ PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_7 ]  */
#define MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_7_ADDR 3656U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_7_MSB 15U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_7_LSB 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_7_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_7_MASK 0xff00U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_7_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_7_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_7_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_914_ADDR [ PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_7 ]  */
#define MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_7_ADDR 3656U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_7_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_7_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_915_ADDR [ PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_7 ]  */
#define MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_7_ADDR 3660U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_7_MSB 6U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_7_LSB 0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_7_WIDTH 7U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_7_MASK 0x7fU
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_7_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_7_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_7_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  DENALI_PHY_915_ADDR [ PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_7 ]  */
#define MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_7_ADDR 3660U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_7_MSB 15U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_7_LSB 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_7_WIDTH 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_7_MASK 0xff00U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_7_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_7_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_7_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_915_ADDR [ PHY_WR_ADDER_SLV_DLY_ENC_OBS_7 ]  */
#define MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_7_ADDR 3660U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_7_MSB 23U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_7_LSB 16U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_7_WIDTH 8U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_7_MASK 0xff0000U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_7_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_7_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_7_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_915_ADDR [ PHY_WR_SHIFT_OBS_7 ]  */
#define MCU_PHY_WR_SHIFT_OBS_7_ADDR 3660U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_7_MSB 26U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_7_LSB 24U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_7_WIDTH 3U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_7_MASK 0x7000000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_7_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_7_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_7_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_916_ADDR [ PHY_WRLVL_HARD0_DELAY_OBS_7 ]  */
#define MCU_PHY_WRLVL_HARD0_DELAY_OBS_7_ADDR 3664U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_7_MSB 9U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_7_LSB 0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_7_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_7_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_916_ADDR [ PHY_WRLVL_HARD1_DELAY_OBS_7 ]  */
#define MCU_PHY_WRLVL_HARD1_DELAY_OBS_7_ADDR 3664U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_7_MSB 25U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_7_LSB 16U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_7_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_917_ADDR [ PHY_WRLVL_STATUS_OBS_7 ]  */
#define MCU_PHY_WRLVL_STATUS_OBS_7_ADDR 3668U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_7_MSB 18U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_7_LSB 0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_7_WIDTH 19U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_7_MASK 0x7ffffU
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_7_RD(src) ((0x7ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_7_WR(dst) (0x7ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_7_SET(dst, src) (((dst) & ~0x7ffffU) | (((uint32_t)(src) << 0U) & 0x7ffffU))

/*  DENALI_PHY_918_ADDR [ PHY_WRLVL_ERROR_OBS_7 ]  */
#define MCU_PHY_WRLVL_ERROR_OBS_7_ADDR 3672U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_7_MSB 31U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_7_LSB 0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_7_WIDTH 32U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_7_MASK 0xffffffffU
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_7_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_7_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_7_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_919_ADDR [ PHY_GTLVL_HARD0_DELAY_OBS_7 ]  */
#define MCU_PHY_GTLVL_HARD0_DELAY_OBS_7_ADDR 3676U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_7_MSB 13U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_7_LSB 0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_7_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_7_MASK 0x3fffU
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_7_RD(src) ((0x3fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_7_WR(dst) (0x3fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_7_SET(dst, src) (((dst) & ~0x3fffU) | (((uint32_t)(src) << 0U) & 0x3fffU))

/*  DENALI_PHY_919_ADDR [ PHY_GTLVL_HARD1_DELAY_OBS_7 ]  */
#define MCU_PHY_GTLVL_HARD1_DELAY_OBS_7_ADDR 3676U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_7_MSB 29U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_7_LSB 16U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_7_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_7_MASK 0x3fff0000U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_7_RD(src) ((0x3fff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_7_WR(dst) (0x3fff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_7_SET(dst, src) (((dst) & ~0x3fff0000U) | (((uint32_t)(src) << 16U) & 0x3fff0000U))

/*  DENALI_PHY_920_ADDR [ PHY_GTLVL_STATUS_OBS_7 ]  */
#define MCU_PHY_GTLVL_STATUS_OBS_7_ADDR 3680U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_7_MSB 14U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_7_LSB 0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_7_WIDTH 15U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_7_MASK 0x7fffU
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_7_RD(src) ((0x7fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_7_WR(dst) (0x7fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_7_SET(dst, src) (((dst) & ~0x7fffU) | (((uint32_t)(src) << 0U) & 0x7fffU))

/*  DENALI_PHY_920_ADDR [ PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_7 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_7_ADDR 3680U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_7_MSB 25U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_7_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_7_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_921_ADDR [ PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_7 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_7_ADDR 3684U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_7_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_7_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_7_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_921_ADDR [ PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_7 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_7_ADDR 3684U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_7_MSB 17U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_7_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_7_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_7_MASK 0x30000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_7_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_7_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_7_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_922_ADDR [ PHY_RDLVL_STATUS_OBS_7 ]  */
#define MCU_PHY_RDLVL_STATUS_OBS_7_ADDR 3688U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_7_MSB 31U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_7_LSB 0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_7_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_7_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_7_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_7_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_7_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_923_ADDR [ PHY_X4_SW_WRDQS_SHIFT_7 ]  */
#define MCU_PHY_X4_SW_WRDQS_SHIFT_7_ADDR 3692U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_7_MSB 3U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_7_LSB 0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_7_WIDTH 4U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_7_MASK 0xfU
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_7_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_7_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_7_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_923_ADDR [ PHY_X4_ENC_OBS_SELECT_7 ]  */
#define MCU_PHY_X4_ENC_OBS_SELECT_7_ADDR 3692U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_7_MSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_7_LSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_7_WIDTH 1U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_7_MASK 0x100U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_7_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_7_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_7_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_923_ADDR [ PHY_DQS_RATIO_X8_7 ]  */
#define MCU_PHY_DQS_RATIO_X8_7_ADDR 3692U
#define FIELD_MCU_PHY_DQS_RATIO_X8_7_MSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_7_LSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_7_WIDTH 1U
#define FIELD_MCU_PHY_DQS_RATIO_X8_7_MASK 0x10000U
#define FIELD_MCU_PHY_DQS_RATIO_X8_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQS_RATIO_X8_7_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQS_RATIO_X8_7_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQS_RATIO_X8_7_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_923_ADDR [ SC_PHY_RX_CAL_START_7 ]  */
#define MCU_SC_PHY_RX_CAL_START_7_ADDR 3692U
#define FIELD_MCU_SC_PHY_RX_CAL_START_7_MSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_7_LSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_7_WIDTH 1U
#define FIELD_MCU_SC_PHY_RX_CAL_START_7_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_RX_CAL_START_7_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_RX_CAL_START_7_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_RX_CAL_START_7_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_RX_CAL_START_7_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_924_ADDR [ PHY_RX_CAL_OVERRIDE_7 ]  */
#define MCU_PHY_RX_CAL_OVERRIDE_7_ADDR 3696U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_7_MSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_7_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_7_WIDTH 1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_7_MASK 0x1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_7_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_7_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_7_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_924_ADDR [ PHY_RX_CAL_SAMPLE_WAIT_7 ]  */
#define MCU_PHY_RX_CAL_SAMPLE_WAIT_7_ADDR 3696U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_7_MSB 15U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_7_LSB 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_7_WIDTH 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_7_MASK 0xff00U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_7_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_7_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_7_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_924_ADDR [ PHY_RX_CAL_DQ0_7 ]  */
#define MCU_PHY_RX_CAL_DQ0_7_ADDR 3696U
#define FIELD_MCU_PHY_RX_CAL_DQ0_7_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ0_7_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ0_7_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ0_7_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ0_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ0_7_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ0_7_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ0_7_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_925_ADDR [ PHY_RX_CAL_DQ1_7 ]  */
#define MCU_PHY_RX_CAL_DQ1_7_ADDR 3700U
#define FIELD_MCU_PHY_RX_CAL_DQ1_7_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ1_7_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_7_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ1_7_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ1_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_7_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ1_7_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ1_7_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_925_ADDR [ PHY_RX_CAL_DQ2_7 ]  */
#define MCU_PHY_RX_CAL_DQ2_7_ADDR 3700U
#define FIELD_MCU_PHY_RX_CAL_DQ2_7_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ2_7_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ2_7_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ2_7_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ2_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ2_7_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ2_7_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ2_7_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_926_ADDR [ PHY_RX_CAL_DQ3_7 ]  */
#define MCU_PHY_RX_CAL_DQ3_7_ADDR 3704U
#define FIELD_MCU_PHY_RX_CAL_DQ3_7_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ3_7_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_7_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ3_7_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ3_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_7_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ3_7_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ3_7_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_926_ADDR [ PHY_RX_CAL_DQ4_7 ]  */
#define MCU_PHY_RX_CAL_DQ4_7_ADDR 3704U
#define FIELD_MCU_PHY_RX_CAL_DQ4_7_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ4_7_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ4_7_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ4_7_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ4_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ4_7_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ4_7_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ4_7_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_927_ADDR [ PHY_RX_CAL_DQ5_7 ]  */
#define MCU_PHY_RX_CAL_DQ5_7_ADDR 3708U
#define FIELD_MCU_PHY_RX_CAL_DQ5_7_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ5_7_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_7_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ5_7_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ5_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_7_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ5_7_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ5_7_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_927_ADDR [ PHY_RX_CAL_DQ6_7 ]  */
#define MCU_PHY_RX_CAL_DQ6_7_ADDR 3708U
#define FIELD_MCU_PHY_RX_CAL_DQ6_7_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ6_7_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ6_7_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ6_7_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ6_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ6_7_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ6_7_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ6_7_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_928_ADDR [ PHY_RX_CAL_DQ7_7 ]  */
#define MCU_PHY_RX_CAL_DQ7_7_ADDR 3712U
#define FIELD_MCU_PHY_RX_CAL_DQ7_7_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ7_7_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_7_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ7_7_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ7_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_7_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ7_7_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ7_7_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_928_ADDR [ PHY_RX_CAL_DM_7 ]  */
#define MCU_PHY_RX_CAL_DM_7_ADDR 3712U
#define FIELD_MCU_PHY_RX_CAL_DM_7_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DM_7_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DM_7_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DM_7_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DM_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DM_7_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DM_7_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DM_7_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_929_ADDR [ PHY_RX_CAL_DQS_7 ]  */
#define MCU_PHY_RX_CAL_DQS_7_ADDR 3716U
#define FIELD_MCU_PHY_RX_CAL_DQS_7_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQS_7_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQS_7_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQS_7_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQS_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQS_7_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQS_7_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQS_7_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_929_ADDR [ PHY_RX_CAL_FDBK_7 ]  */
#define MCU_PHY_RX_CAL_FDBK_7_ADDR 3716U
#define FIELD_MCU_PHY_RX_CAL_FDBK_7_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_FDBK_7_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_FDBK_7_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_FDBK_7_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_FDBK_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_FDBK_7_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_FDBK_7_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_FDBK_7_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_930_ADDR [ PHY_RX_CAL_X4_FDBK_7 ]  */
#define MCU_PHY_RX_CAL_X4_FDBK_7_ADDR 3720U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_7_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_7_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_7_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_7_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_7_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_7_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_7_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_930_ADDR [ PHY_RX_CAL_OBS_7 ]  */
#define MCU_PHY_RX_CAL_OBS_7_ADDR 3720U
#define FIELD_MCU_PHY_RX_CAL_OBS_7_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_OBS_7_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_OBS_7_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_OBS_7_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_OBS_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_OBS_7_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_OBS_7_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_OBS_7_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_931_ADDR [ PHY_CLK_WRDQ0_SLAVE_DELAY_7 ]  */
#define MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_7_ADDR 3724U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_7_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_7_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_7_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_7_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_7_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_931_ADDR [ PHY_CLK_WRDQ1_SLAVE_DELAY_7 ]  */
#define MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_7_ADDR 3724U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_7_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_7_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_7_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_7_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_7_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_932_ADDR [ PHY_CLK_WRDQ2_SLAVE_DELAY_7 ]  */
#define MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_7_ADDR 3728U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_7_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_7_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_7_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_7_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_7_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_932_ADDR [ PHY_CLK_WRDQ3_SLAVE_DELAY_7 ]  */
#define MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_7_ADDR 3728U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_7_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_7_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_7_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_7_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_7_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_933_ADDR [ PHY_CLK_WRDQ4_SLAVE_DELAY_7 ]  */
#define MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_7_ADDR 3732U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_7_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_7_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_7_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_7_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_7_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_933_ADDR [ PHY_CLK_WRDQ5_SLAVE_DELAY_7 ]  */
#define MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_7_ADDR 3732U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_7_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_7_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_7_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_7_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_7_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_934_ADDR [ PHY_CLK_WRDQ6_SLAVE_DELAY_7 ]  */
#define MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_7_ADDR 3736U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_7_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_7_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_7_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_7_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_7_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_934_ADDR [ PHY_CLK_WRDQ7_SLAVE_DELAY_7 ]  */
#define MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_7_ADDR 3736U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_7_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_7_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_7_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_7_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_7_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_935_ADDR [ PHY_CLK_WRDM_SLAVE_DELAY_7 ]  */
#define MCU_PHY_CLK_WRDM_SLAVE_DELAY_7_ADDR 3740U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_7_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_7_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_7_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_7_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_7_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_935_ADDR [ PHY_CLK_WRDQS_SLAVE_DELAY_7 ]  */
#define MCU_PHY_CLK_WRDQS_SLAVE_DELAY_7_ADDR 3740U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_936_ADDR [ PHY_RDDQ0_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQ0_SLAVE_DELAY_7_ADDR 3744U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_936_ADDR [ PHY_RDDQ1_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQ1_SLAVE_DELAY_7_ADDR 3744U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_937_ADDR [ PHY_RDDQ2_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQ2_SLAVE_DELAY_7_ADDR 3748U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_937_ADDR [ PHY_RDDQ3_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQ3_SLAVE_DELAY_7_ADDR 3748U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_938_ADDR [ PHY_RDDQ4_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQ4_SLAVE_DELAY_7_ADDR 3752U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_938_ADDR [ PHY_RDDQ5_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQ5_SLAVE_DELAY_7_ADDR 3752U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_939_ADDR [ PHY_RDDQ6_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQ6_SLAVE_DELAY_7_ADDR 3756U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_939_ADDR [ PHY_RDDQ7_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQ7_SLAVE_DELAY_7_ADDR 3756U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_940_ADDR [ PHY_RDDM_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDM_SLAVE_DELAY_7_ADDR 3760U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_940_ADDR [ PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_7_ADDR 3760U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_941_ADDR [ PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_7_ADDR 3764U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_941_ADDR [ PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_7_ADDR 3764U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_942_ADDR [ PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_7_ADDR 3768U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_942_ADDR [ PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_7_ADDR 3768U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_943_ADDR [ PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_7_ADDR 3772U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_943_ADDR [ PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_7_ADDR 3772U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_944_ADDR [ PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_7_ADDR 3776U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_944_ADDR [ PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_7_ADDR 3776U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_945_ADDR [ PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_7_ADDR 3780U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_945_ADDR [ PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_7_ADDR 3780U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_946_ADDR [ PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_7_ADDR 3784U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_946_ADDR [ PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_7_ADDR 3784U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_947_ADDR [ PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_7_ADDR 3788U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_947_ADDR [ PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_7_ADDR 3788U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_948_ADDR [ PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_7_ADDR 3792U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_948_ADDR [ PHY_RDDQS_DM_RISE_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_7_ADDR 3792U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_949_ADDR [ PHY_RDDQS_DM_FALL_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_7_ADDR 3796U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_949_ADDR [ PHY_RDDQS_GATE_SLAVE_DELAY_7 ]  */
#define MCU_PHY_RDDQS_GATE_SLAVE_DELAY_7_ADDR 3796U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_950_ADDR [ PHY_RDDQS_LATENCY_ADJUST_7 ]  */
#define MCU_PHY_RDDQS_LATENCY_ADJUST_7_ADDR 3800U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_7_MSB 3U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_7_LSB 0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_7_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_7_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_7_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_7_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_7_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_950_ADDR [ PHY_WRITE_PATH_LAT_ADD_7 ]  */
#define MCU_PHY_WRITE_PATH_LAT_ADD_7_ADDR 3800U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_7_MSB 10U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_7_LSB 8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_7_WIDTH 3U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_7_MASK 0x700U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_7_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_7_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_7_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_950_ADDR [ PHY_WRLVL_DELAY_EARLY_THRESHOLD_7 ]  */
#define MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_7_ADDR 3800U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_7_MSB 25U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_7_LSB 16U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_7_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_951_ADDR [ PHY_WRLVL_DELAY_PERIOD_THRESHOLD_7 ]  */
#define MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_7_ADDR 3804U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_7_MSB 9U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_7_LSB 0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_7_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_7_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_951_ADDR [ PHY_WRLVL_EARLY_FORCE_0_7 ]  */
#define MCU_PHY_WRLVL_EARLY_FORCE_0_7_ADDR 3804U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_7_MSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_7_LSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_7_WIDTH 1U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_7_MASK 0x10000U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_7_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_7_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_7_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_952_ADDR [ PHY_GTLVL_RDDQS_SLV_DLY_START_7 ]  */
#define MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_7_ADDR 3808U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_7_MSB 9U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_7_LSB 0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_7_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_7_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_952_ADDR [ PHY_GTLVL_LAT_ADJ_START_7 ]  */
#define MCU_PHY_GTLVL_LAT_ADJ_START_7_ADDR 3808U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_7_MSB 19U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_7_LSB 16U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_7_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_7_MASK 0xf0000U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_7_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_7_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_7_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_953_ADDR [ PHY_X4_CLK_WRDQS_SLAVE_DELAY_7 ]  */
#define MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_7_ADDR 3812U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_7_MSB 9U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_7_LSB 0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_7_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_953_ADDR [ PHY_X4_RDDQS_GATE_SLAVE_DELAY_7 ]  */
#define MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_7_ADDR 3812U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_954_ADDR [ PHY_X4_RDDQS_LATENCY_ADJUST_7 ]  */
#define MCU_PHY_X4_RDDQS_LATENCY_ADJUST_7_ADDR 3816U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_7_MSB 3U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_7_LSB 0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_7_WIDTH 4U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_7_MASK 0xfU
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_7_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_7_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_7_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_954_ADDR [ PHY_X4_WRITE_PATH_LAT_ADD_7 ]  */
#define MCU_PHY_X4_WRITE_PATH_LAT_ADD_7_ADDR 3816U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_7_MSB 10U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_7_LSB 8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_7_WIDTH 3U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_7_MASK 0x700U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_7_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_7_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_7_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_954_ADDR [ PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_7 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_7_ADDR 3816U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_7_MSB 25U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_7_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_7_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_955_ADDR [ PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_7 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_7_ADDR 3820U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_7_MSB 9U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_7_LSB 0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_7_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_7_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_955_ADDR [ PHY_X4_WRLVL_EARLY_FORCE_0_7 ]  */
#define MCU_PHY_X4_WRLVL_EARLY_FORCE_0_7_ADDR 3820U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_7_MSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_7_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_7_WIDTH 1U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_7_MASK 0x10000U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_7_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_7_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_7_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_956_ADDR [ PHY_X4_GTLVL_RDDQS_SLV_DLY_START_7 ]  */
#define MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_7_ADDR 3824U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_7_MSB 9U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_7_LSB 0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_7_WIDTH 10U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_7_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_956_ADDR [ PHY_X4_GTLVL_LAT_ADJ_START_7 ]  */
#define MCU_PHY_X4_GTLVL_LAT_ADJ_START_7_ADDR 3824U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_7_MSB 19U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_7_LSB 16U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_7_WIDTH 4U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_7_MASK 0xf0000U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_7_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_7_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_7_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_957_ADDR [ PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_7 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_7_ADDR 3828U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_7_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_7_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_7_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_7_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_958_ADDR [ PHY_DQ_OE_TIMING_7 ]  */
#define MCU_PHY_DQ_OE_TIMING_7_ADDR 3832U
#define FIELD_MCU_PHY_DQ_OE_TIMING_7_MSB 7U
#define FIELD_MCU_PHY_DQ_OE_TIMING_7_LSB 0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_DQ_OE_TIMING_7_MASK 0xffU
#define FIELD_MCU_PHY_DQ_OE_TIMING_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_7_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_OE_TIMING_7_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_OE_TIMING_7_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_958_ADDR [ PHY_DQ_TSEL_RD_TIMING_7 ]  */
#define MCU_PHY_DQ_TSEL_RD_TIMING_7_ADDR 3832U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_7_MSB 15U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_7_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_7_MASK 0xff00U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_7_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_7_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_7_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_958_ADDR [ PHY_DQ_TSEL_WR_TIMING_7 ]  */
#define MCU_PHY_DQ_TSEL_WR_TIMING_7_ADDR 3832U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_7_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_7_LSB 16U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_7_MASK 0xff0000U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_7_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_7_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_7_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_958_ADDR [ PHY_DQS_OE_TIMING_7 ]  */
#define MCU_PHY_DQS_OE_TIMING_7_ADDR 3832U
#define FIELD_MCU_PHY_DQS_OE_TIMING_7_MSB 31U
#define FIELD_MCU_PHY_DQS_OE_TIMING_7_LSB 24U
#define FIELD_MCU_PHY_DQS_OE_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_DQS_OE_TIMING_7_MASK 0xff000000U
#define FIELD_MCU_PHY_DQS_OE_TIMING_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_OE_TIMING_7_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_OE_TIMING_7_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_OE_TIMING_7_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_959_ADDR [ PHY_DQS_TSEL_RD_TIMING_7 ]  */
#define MCU_PHY_DQS_TSEL_RD_TIMING_7_ADDR 3836U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_7_MSB 7U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_7_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_7_MASK 0xffU
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_7_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_7_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_7_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_959_ADDR [ PHY_DQS_TSEL_WR_TIMING_7 ]  */
#define MCU_PHY_DQS_TSEL_WR_TIMING_7_ADDR 3836U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_7_MSB 15U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_7_LSB 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_7_MASK 0xff00U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_7_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_7_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_7_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_959_ADDR [ PHY_PER_CS_TRAINING_EN_7 ]  */
#define MCU_PHY_PER_CS_TRAINING_EN_7_ADDR 3836U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_7_MSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_7_LSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_7_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_7_MASK 0x10000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_7_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_7_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_7_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_959_ADDR [ PHY_DQ_IE_TIMING_7 ]  */
#define MCU_PHY_DQ_IE_TIMING_7_ADDR 3836U
#define FIELD_MCU_PHY_DQ_IE_TIMING_7_MSB 31U
#define FIELD_MCU_PHY_DQ_IE_TIMING_7_LSB 24U
#define FIELD_MCU_PHY_DQ_IE_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_DQ_IE_TIMING_7_MASK 0xff000000U
#define FIELD_MCU_PHY_DQ_IE_TIMING_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQ_IE_TIMING_7_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQ_IE_TIMING_7_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQ_IE_TIMING_7_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_960_ADDR [ PHY_DQS_IE_TIMING_7 ]  */
#define MCU_PHY_DQS_IE_TIMING_7_ADDR 3840U
#define FIELD_MCU_PHY_DQS_IE_TIMING_7_MSB 7U
#define FIELD_MCU_PHY_DQS_IE_TIMING_7_LSB 0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_DQS_IE_TIMING_7_MASK 0xffU
#define FIELD_MCU_PHY_DQS_IE_TIMING_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_7_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_IE_TIMING_7_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_IE_TIMING_7_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_960_ADDR [ PHY_RDDATA_EN_IE_DLY_7 ]  */
#define MCU_PHY_RDDATA_EN_IE_DLY_7_ADDR 3840U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_7_MSB 9U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_7_LSB 8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_7_WIDTH 2U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_7_MASK 0x300U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_7_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_7_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_7_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_960_ADDR [ PHY_IE_MODE_7 ]  */
#define MCU_PHY_IE_MODE_7_ADDR 3840U
#define FIELD_MCU_PHY_IE_MODE_7_MSB 17U
#define FIELD_MCU_PHY_IE_MODE_7_LSB 16U
#define FIELD_MCU_PHY_IE_MODE_7_WIDTH 2U
#define FIELD_MCU_PHY_IE_MODE_7_MASK 0x30000U
#define FIELD_MCU_PHY_IE_MODE_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_IE_MODE_7_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_IE_MODE_7_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_IE_MODE_7_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_960_ADDR [ PHY_RDDATA_EN_DLY_7 ]  */
#define MCU_PHY_RDDATA_EN_DLY_7_ADDR 3840U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_7_MSB 27U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_7_LSB 24U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_7_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_7_MASK 0xf000000U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_7_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDATA_EN_DLY_7_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDATA_EN_DLY_7_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_961_ADDR [ PHY_RDDATA_EN_TSEL_DLY_7 ]  */
#define MCU_PHY_RDDATA_EN_TSEL_DLY_7_ADDR 3844U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_7_MSB 3U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_7_LSB 0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_7_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_7_MASK 0xfU
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_7_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_7_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_7_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_961_ADDR [ PHY_SW_MASTER_MODE_7 ]  */
#define MCU_PHY_SW_MASTER_MODE_7_ADDR 3844U
#define FIELD_MCU_PHY_SW_MASTER_MODE_7_MSB 11U
#define FIELD_MCU_PHY_SW_MASTER_MODE_7_LSB 8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_7_WIDTH 4U
#define FIELD_MCU_PHY_SW_MASTER_MODE_7_MASK 0xf00U
#define FIELD_MCU_PHY_SW_MASTER_MODE_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_7_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_MASTER_MODE_7_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_MASTER_MODE_7_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_961_ADDR [ PHY_MASTER_DELAY_START_7 ]  */
#define MCU_PHY_MASTER_DELAY_START_7_ADDR 3844U
#define FIELD_MCU_PHY_MASTER_DELAY_START_7_MSB 25U
#define FIELD_MCU_PHY_MASTER_DELAY_START_7_LSB 16U
#define FIELD_MCU_PHY_MASTER_DELAY_START_7_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_MASTER_DELAY_START_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DELAY_START_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DELAY_START_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_962_ADDR [ PHY_MASTER_DELAY_STEP_7 ]  */
#define MCU_PHY_MASTER_DELAY_STEP_7_ADDR 3848U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_7_MSB 5U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_7_LSB 0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_7_WIDTH 6U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_7_MASK 0x3fU
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_7_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_7_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_7_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_962_ADDR [ PHY_MASTER_DELAY_WAIT_7 ]  */
#define MCU_PHY_MASTER_DELAY_WAIT_7_ADDR 3848U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_7_MSB 15U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_7_LSB 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_7_WIDTH 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_7_MASK 0xff00U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_7_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_7_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_7_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_962_ADDR [ PHY_RPTR_UPDATE_7 ]  */
#define MCU_PHY_RPTR_UPDATE_7_ADDR 3848U
#define FIELD_MCU_PHY_RPTR_UPDATE_7_MSB 19U
#define FIELD_MCU_PHY_RPTR_UPDATE_7_LSB 16U
#define FIELD_MCU_PHY_RPTR_UPDATE_7_WIDTH 4U
#define FIELD_MCU_PHY_RPTR_UPDATE_7_MASK 0xf0000U
#define FIELD_MCU_PHY_RPTR_UPDATE_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RPTR_UPDATE_7_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RPTR_UPDATE_7_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RPTR_UPDATE_7_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_962_ADDR [ PHY_WRLVL_DLY_STEP_7 ]  */
#define MCU_PHY_WRLVL_DLY_STEP_7_ADDR 3848U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_7_MSB 27U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_7_LSB 24U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_7_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_7_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_7_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_7_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_7_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_963_ADDR [ PHY_WRLVL_RESP_WAIT_CNT_7 ]  */
#define MCU_PHY_WRLVL_RESP_WAIT_CNT_7_ADDR 3852U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_7_MSB 4U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_7_LSB 0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_7_WIDTH 5U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_7_MASK 0x1fU
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_7_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_7_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_7_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_963_ADDR [ PHY_GTLVL_DLY_STEP_7 ]  */
#define MCU_PHY_GTLVL_DLY_STEP_7_ADDR 3852U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_7_MSB 11U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_7_LSB 8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_7_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_7_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_7_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_7_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_7_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_963_ADDR [ PHY_GTLVL_RESP_WAIT_CNT_7 ]  */
#define MCU_PHY_GTLVL_RESP_WAIT_CNT_7_ADDR 3852U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_7_MSB 20U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_7_LSB 16U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_7_WIDTH 5U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_7_MASK 0x1f0000U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_7_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_7_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_7_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_964_ADDR [ PHY_GTLVL_BACK_STEP_7 ]  */
#define MCU_PHY_GTLVL_BACK_STEP_7_ADDR 3856U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_7_MSB 9U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_7_LSB 0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_7_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_7_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_7_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_7_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_7_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_964_ADDR [ PHY_GTLVL_FINAL_STEP_7 ]  */
#define MCU_PHY_GTLVL_FINAL_STEP_7_ADDR 3856U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_7_MSB 25U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_7_LSB 16U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_7_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_965_ADDR [ PHY_X4_DQ_OE_TIMING_7 ]  */
#define MCU_PHY_X4_DQ_OE_TIMING_7_ADDR 3860U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_7_MSB 7U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_7_LSB 0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_7_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_7_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_7_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_7_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_965_ADDR [ PHY_X4_DQ_TSEL_RD_TIMING_7 ]  */
#define MCU_PHY_X4_DQ_TSEL_RD_TIMING_7_ADDR 3860U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_7_MSB 15U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_7_LSB 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_7_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_7_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_7_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_7_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_965_ADDR [ PHY_X4_DQ_TSEL_WR_TIMING_7 ]  */
#define MCU_PHY_X4_DQ_TSEL_WR_TIMING_7_ADDR 3860U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_7_MSB 23U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_7_LSB 16U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_7_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_7_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_7_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_7_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_965_ADDR [ PHY_X4_DQ_IE_TIMING_7 ]  */
#define MCU_PHY_X4_DQ_IE_TIMING_7_ADDR 3860U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_7_MSB 31U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_7_LSB 24U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_7_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_7_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_7_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_7_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_966_ADDR [ PHY_X4_DQS_OE_TIMING_7 ]  */
#define MCU_PHY_X4_DQS_OE_TIMING_7_ADDR 3864U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_7_MSB 7U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_7_LSB 0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_7_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_7_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_7_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_7_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_966_ADDR [ PHY_X4_DQS_TSEL_RD_TIMING_7 ]  */
#define MCU_PHY_X4_DQS_TSEL_RD_TIMING_7_ADDR 3864U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_7_MSB 15U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_7_LSB 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_7_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_7_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_7_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_7_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_966_ADDR [ PHY_X4_DQS_TSEL_WR_TIMING_7 ]  */
#define MCU_PHY_X4_DQS_TSEL_WR_TIMING_7_ADDR 3864U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_7_MSB 23U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_7_LSB 16U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_7_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_7_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_7_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_7_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_966_ADDR [ PHY_X4_DQS_IE_TIMING_7 ]  */
#define MCU_PHY_X4_DQS_IE_TIMING_7_ADDR 3864U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_7_MSB 31U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_7_LSB 24U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_7_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_7_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_7_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_7_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_7_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_967_ADDR [ PHY_X4_RPTR_UPDATE_7 ]  */
#define MCU_PHY_X4_RPTR_UPDATE_7_ADDR 3868U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_7_MSB 3U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_7_LSB 0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_7_WIDTH 4U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_7_MASK 0xfU
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_7_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_7_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_7_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_7_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_967_ADDR [ PHY_RDLVL_DLY_STEP_7 ]  */
#define MCU_PHY_RDLVL_DLY_STEP_7_ADDR 3868U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_7_MSB 11U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_7_LSB 8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_7_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_7_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_7_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_7_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_7_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_7_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_1024_ADDR [ PHY_CLK_WR_BYPASS_SLAVE_DELAY_8 ]  */
#define MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_8_ADDR 4096U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_8_MSB 10U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_8_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_8_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_8_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_8_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WR_BYPASS_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_1024_ADDR [ PHY_CLK_BYPASS_OVERRIDE_8 ]  */
#define MCU_PHY_CLK_BYPASS_OVERRIDE_8_ADDR 4096U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_8_MSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_8_LSB 16U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_8_WIDTH 1U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_8_MASK 0x10000U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_8_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_8_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_BYPASS_OVERRIDE_8_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_1024_ADDR [ PHY_SW_WRDQ0_SHIFT_8 ]  */
#define MCU_PHY_SW_WRDQ0_SHIFT_8_ADDR 4096U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_8_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_8_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_8_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_8_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_8_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_8_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ0_SHIFT_8_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_1025_ADDR [ PHY_SW_WRDQ1_SHIFT_8 ]  */
#define MCU_PHY_SW_WRDQ1_SHIFT_8_ADDR 4100U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_8_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_8_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_8_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_8_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_8_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_8_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ1_SHIFT_8_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_1025_ADDR [ PHY_SW_WRDQ2_SHIFT_8 ]  */
#define MCU_PHY_SW_WRDQ2_SHIFT_8_ADDR 4100U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_8_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_8_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_8_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_8_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_8_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_8_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ2_SHIFT_8_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_1025_ADDR [ PHY_SW_WRDQ3_SHIFT_8 ]  */
#define MCU_PHY_SW_WRDQ3_SHIFT_8_ADDR 4100U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_8_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_8_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_8_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_8_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_8_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_8_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ3_SHIFT_8_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_1025_ADDR [ PHY_SW_WRDQ4_SHIFT_8 ]  */
#define MCU_PHY_SW_WRDQ4_SHIFT_8_ADDR 4100U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_8_MSB 28U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_8_LSB 24U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_8_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_8_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_8_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_8_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDQ4_SHIFT_8_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_1026_ADDR [ PHY_SW_WRDQ5_SHIFT_8 ]  */
#define MCU_PHY_SW_WRDQ5_SHIFT_8_ADDR 4104U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_8_MSB 4U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_8_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_8_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_8_MASK 0x1fU
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_8_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_8_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQ5_SHIFT_8_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_1026_ADDR [ PHY_SW_WRDQ6_SHIFT_8 ]  */
#define MCU_PHY_SW_WRDQ6_SHIFT_8_ADDR 4104U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_8_MSB 12U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_8_LSB 8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_8_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_8_MASK 0x1f00U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_8_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_8_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_WRDQ6_SHIFT_8_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  DENALI_PHY_1026_ADDR [ PHY_SW_WRDQ7_SHIFT_8 ]  */
#define MCU_PHY_SW_WRDQ7_SHIFT_8_ADDR 4104U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_8_MSB 20U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_8_LSB 16U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_8_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_8_MASK 0x1f0000U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_8_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_8_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_WRDQ7_SHIFT_8_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_1026_ADDR [ PHY_SW_WRDM_SHIFT_8 ]  */
#define MCU_PHY_SW_WRDM_SHIFT_8_ADDR 4104U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_8_MSB 28U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_8_LSB 24U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_8_WIDTH 5U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_8_MASK 0x1f000000U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_8_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_8_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_WRDM_SHIFT_8_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_1027_ADDR [ PHY_SW_WRDQS_SHIFT_8 ]  */
#define MCU_PHY_SW_WRDQS_SHIFT_8_ADDR 4108U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_8_MSB 3U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_8_LSB 0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_8_WIDTH 4U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_8_MASK 0xfU
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_8_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_8_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_WRDQS_SHIFT_8_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_1027_ADDR [ PHY_DQ_TSEL_ENABLE_8 ]  */
#define MCU_PHY_DQ_TSEL_ENABLE_8_ADDR 4108U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_8_MSB 10U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_8_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_8_WIDTH 3U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_8_MASK 0x700U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_8_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_8_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_ENABLE_8_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_1028_ADDR [ PHY_DQ_TSEL_SELECT_8 ]  */
#define MCU_PHY_DQ_TSEL_SELECT_8_ADDR 4112U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_8_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_8_LSB 0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_8_WIDTH 24U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_8_MASK 0xffffffU
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_8_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_8_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_TSEL_SELECT_8_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_1028_ADDR [ PHY_DQS_TSEL_ENABLE_8 ]  */
#define MCU_PHY_DQS_TSEL_ENABLE_8_ADDR 4112U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_8_MSB 26U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_8_LSB 24U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_8_WIDTH 3U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_8_MASK 0x7000000U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_8_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_8_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_TSEL_ENABLE_8_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_1029_ADDR [ PHY_DQS_TSEL_SELECT_8 ]  */
#define MCU_PHY_DQS_TSEL_SELECT_8_ADDR 4116U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_8_MSB 23U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_8_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_8_WIDTH 24U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_8_MASK 0xffffffU
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_8_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_8_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_SELECT_8_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_1029_ADDR [ PHY_DDR4_8 ]  */
#define MCU_PHY_DDR4_8_ADDR 4116U
#define FIELD_MCU_PHY_DDR4_8_MSB 24U
#define FIELD_MCU_PHY_DDR4_8_LSB 24U
#define FIELD_MCU_PHY_DDR4_8_WIDTH 1U
#define FIELD_MCU_PHY_DDR4_8_MASK 0x1000000U
#define FIELD_MCU_PHY_DDR4_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DDR4_8_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DDR4_8_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DDR4_8_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_1030_ADDR [ PHY_TWO_CYC_PREAMBLE_8 ]  */
#define MCU_PHY_TWO_CYC_PREAMBLE_8_ADDR 4120U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_8_MSB 1U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_8_LSB 0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_8_WIDTH 2U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_8_MASK 0x3U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_8_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_8_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_TWO_CYC_PREAMBLE_8_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_1030_ADDR [ PHY_DBI_MODE_8 ]  */
#define MCU_PHY_DBI_MODE_8_ADDR 4120U
#define FIELD_MCU_PHY_DBI_MODE_8_MSB 9U
#define FIELD_MCU_PHY_DBI_MODE_8_LSB 8U
#define FIELD_MCU_PHY_DBI_MODE_8_WIDTH 2U
#define FIELD_MCU_PHY_DBI_MODE_8_MASK 0x300U
#define FIELD_MCU_PHY_DBI_MODE_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DBI_MODE_8_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DBI_MODE_8_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DBI_MODE_8_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_1030_ADDR [ PHY_PER_RANK_CS_MAP_8 ]  */
#define MCU_PHY_PER_RANK_CS_MAP_8_ADDR 4120U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_8_MSB 23U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_8_LSB 16U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_8_WIDTH 8U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_8_MASK 0xff0000U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_8_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_8_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_RANK_CS_MAP_8_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_1030_ADDR [ PHY_PER_CS_TRAINING_MULTICAST_EN_8 ]  */
#define MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_8_ADDR 4120U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_8_MSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_8_LSB 24U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_8_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_8_MASK 0x1000000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_8_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_8_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_MULTICAST_EN_8_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_1031_ADDR [ PHY_PER_CS_TRAINING_INDEX_8 ]  */
#define MCU_PHY_PER_CS_TRAINING_INDEX_8_ADDR 4124U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_8_MSB 2U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_8_LSB 0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_8_WIDTH 3U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_8_MASK 0x7U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_8_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_8_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_INDEX_8_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_1031_ADDR [ PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_8 ]  */
#define MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_8_ADDR 4124U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_8_MSB 9U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_8_LSB 8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_8_WIDTH 2U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_8_MASK 0x300U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_8_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_8_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SINGLE_DIFFERENTIAL_DQS_DM_PAD_CFG_8_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_1031_ADDR [ PHY_LPBK_CONTROL_8 ]  */
#define MCU_PHY_LPBK_CONTROL_8_ADDR 4124U
#define FIELD_MCU_PHY_LPBK_CONTROL_8_MSB 22U
#define FIELD_MCU_PHY_LPBK_CONTROL_8_LSB 16U
#define FIELD_MCU_PHY_LPBK_CONTROL_8_WIDTH 7U
#define FIELD_MCU_PHY_LPBK_CONTROL_8_MASK 0x7f0000U
#define FIELD_MCU_PHY_LPBK_CONTROL_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_LPBK_CONTROL_8_RD(src) ((0x7f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_LPBK_CONTROL_8_WR(dst) (0x7f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_LPBK_CONTROL_8_SET(dst, src) (((dst) & ~0x7f0000U) | (((uint32_t)(src) << 16U) & 0x7f0000U))

/*  DENALI_PHY_1032_ADDR [ PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_8_ADDR 4128U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1032_ADDR [ PHY_GATE_ERROR_DELAY_SELECT_8 ]  */
#define MCU_PHY_GATE_ERROR_DELAY_SELECT_8_ADDR 4128U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_8_MSB 20U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_8_LSB 16U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_8_WIDTH 5U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_8_MASK 0x1f0000U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_8_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_8_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GATE_ERROR_DELAY_SELECT_8_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_1032_ADDR [ SC_PHY_SNAP_OBS_REGS_8 ]  */
#define MCU_SC_PHY_SNAP_OBS_REGS_8_ADDR 4128U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_8_MSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_8_LSB 24U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_8_WIDTH 1U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_8_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_8_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_8_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_8_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_SNAP_OBS_REGS_8_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_1033_ADDR [ PHY_SLAVE_LOOP_CNT_UPDATE_8 ]  */
#define MCU_PHY_SLAVE_LOOP_CNT_UPDATE_8_ADDR 4132U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_8_MSB 2U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_8_LSB 0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_8_WIDTH 3U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_8_MASK 0x7U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_8_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_8_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SLAVE_LOOP_CNT_UPDATE_8_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_1033_ADDR [ PHY_SW_FIFO_PTR_RST_DISABLE_8 ]  */
#define MCU_PHY_SW_FIFO_PTR_RST_DISABLE_8_ADDR 4132U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_8_MSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_8_LSB 8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_8_WIDTH 1U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_8_MASK 0x100U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_8_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_8_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_FIFO_PTR_RST_DISABLE_8_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_1033_ADDR [ PHY_MASTER_DLY_LOCK_OBS_SELECT_8 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_8_ADDR 4132U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_8_MSB 18U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_8_LSB 16U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_8_WIDTH 3U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_8_MASK 0x70000U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_8_RD(src) ((0x70000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_8_WR(dst) (0x70000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_SELECT_8_SET(dst, src) (((dst) & ~0x70000U) | (((uint32_t)(src) << 16U) & 0x70000U))

/*  DENALI_PHY_1033_ADDR [ PHY_RDDQ_ENC_OBS_SELECT_8 ]  */
#define MCU_PHY_RDDQ_ENC_OBS_SELECT_8_ADDR 4132U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_8_MSB 26U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_8_LSB 24U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_8_WIDTH 3U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_8_MASK 0x7000000U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_8_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_8_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQ_ENC_OBS_SELECT_8_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_1034_ADDR [ PHY_RDDQS_DQ_ENC_OBS_SELECT_8 ]  */
#define MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_8_ADDR 4136U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_8_MSB 3U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_8_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_8_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_8_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_8_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_8_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_ENC_OBS_SELECT_8_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_1034_ADDR [ PHY_WR_ENC_OBS_SELECT_8 ]  */
#define MCU_PHY_WR_ENC_OBS_SELECT_8_ADDR 4136U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_8_MSB 11U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_8_LSB 8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_8_WIDTH 4U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_8_MASK 0xf00U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_8_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_8_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WR_ENC_OBS_SELECT_8_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_1034_ADDR [ PHY_WR_SHIFT_OBS_SELECT_8 ]  */
#define MCU_PHY_WR_SHIFT_OBS_SELECT_8_ADDR 4136U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_8_MSB 19U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_8_LSB 16U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_8_WIDTH 4U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_8_MASK 0xf0000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_8_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_8_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_SELECT_8_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_1034_ADDR [ PHY_FIFO_PTR_OBS_SELECT_8 ]  */
#define MCU_PHY_FIFO_PTR_OBS_SELECT_8_ADDR 4136U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_8_MSB 27U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_8_LSB 24U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_8_WIDTH 4U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_8_MASK 0xf000000U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_8_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_8_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_SELECT_8_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_1035_ADDR [ PHY_LVL_DEBUG_MODE_8 ]  */
#define MCU_PHY_LVL_DEBUG_MODE_8_ADDR 4140U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_8_MSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_8_LSB 0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_8_WIDTH 1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_8_MASK 0x1U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_8_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_8_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LVL_DEBUG_MODE_8_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_1035_ADDR [ SC_PHY_LVL_DEBUG_CONT_8 ]  */
#define MCU_SC_PHY_LVL_DEBUG_CONT_8_ADDR 4140U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_8_MSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_8_LSB 8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_8_WIDTH 1U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_8_MASK 0x100U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_8_SHIFT_MASK 0x8U
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_8_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_8_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_SC_PHY_LVL_DEBUG_CONT_8_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_1035_ADDR [ PHY_WRLVL_CAPTURE_CNT_8 ]  */
#define MCU_PHY_WRLVL_CAPTURE_CNT_8_ADDR 4140U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_8_MSB 21U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_8_LSB 16U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_8_WIDTH 6U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_8_MASK 0x3f0000U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_8_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_8_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_CAPTURE_CNT_8_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_1035_ADDR [ PHY_WRLVL_UPDT_WAIT_CNT_8 ]  */
#define MCU_PHY_WRLVL_UPDT_WAIT_CNT_8_ADDR 4140U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_8_MSB 27U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_8_LSB 24U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_8_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_8_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_8_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_8_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_UPDT_WAIT_CNT_8_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_1036_ADDR [ PHY_GTLVL_CAPTURE_CNT_8 ]  */
#define MCU_PHY_GTLVL_CAPTURE_CNT_8_ADDR 4144U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_8_MSB 5U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_8_LSB 0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_8_WIDTH 6U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_8_MASK 0x3fU
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_8_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_8_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_CAPTURE_CNT_8_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_1036_ADDR [ PHY_GTLVL_UPDT_WAIT_CNT_8 ]  */
#define MCU_PHY_GTLVL_UPDT_WAIT_CNT_8_ADDR 4144U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_8_MSB 11U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_8_LSB 8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_8_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_8_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_8_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_8_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_UPDT_WAIT_CNT_8_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_1036_ADDR [ PHY_RDLVL_CAPTURE_CNT_8 ]  */
#define MCU_PHY_RDLVL_CAPTURE_CNT_8_ADDR 4144U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_8_MSB 21U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_8_LSB 16U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_8_WIDTH 6U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_8_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_8_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_8_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_CAPTURE_CNT_8_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_1036_ADDR [ PHY_RDLVL_UPDT_WAIT_CNT_8 ]  */
#define MCU_PHY_RDLVL_UPDT_WAIT_CNT_8_ADDR 4144U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_8_MSB 27U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_8_LSB 24U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_8_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_8_MASK 0xf000000U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_8_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_8_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDLVL_UPDT_WAIT_CNT_8_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_1037_ADDR [ PHY_RDLVL_OP_MODE_8 ]  */
#define MCU_PHY_RDLVL_OP_MODE_8_ADDR 4148U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_8_MSB 1U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_8_LSB 0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_8_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_8_MASK 0x3U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_OP_MODE_8_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_OP_MODE_8_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_OP_MODE_8_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DENALI_PHY_1037_ADDR [ PHY_RDLVL_RDDQS_DQ_OBS_SELECT_8 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_8_ADDR 4148U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_8_MSB 11U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_8_LSB 8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_8_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_8_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_8_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_8_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_8_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_1037_ADDR [ PHY_RDLVL_DATA_MASK_8 ]  */
#define MCU_PHY_RDLVL_DATA_MASK_8_ADDR 4148U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_8_MSB 23U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_8_LSB 16U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_8_WIDTH 8U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_8_MASK 0xff0000U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_8_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_8_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_DATA_MASK_8_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_1038_ADDR [ PHY_RDLVL_DATA_SWIZZLE_8 ]  */
#define MCU_PHY_RDLVL_DATA_SWIZZLE_8_ADDR 4152U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_8_MSB 31U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_8_LSB 0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_8_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_8_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_8_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_8_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_DATA_SWIZZLE_8_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_1039_ADDR [ SC_PHY_MANUAL_CLEAR_8 ]  */
#define MCU_SC_PHY_MANUAL_CLEAR_8_ADDR 4156U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_8_MSB 4U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_8_LSB 0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_8_WIDTH 5U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_8_MASK 0x1fU
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_8_SHIFT_MASK 0x0U
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_8_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_8_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_SC_PHY_MANUAL_CLEAR_8_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_1039_ADDR [ PHY_FIFO_PTR_OBS_8 ]  */
#define MCU_PHY_FIFO_PTR_OBS_8_ADDR 4156U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_8_MSB 15U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_8_LSB 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_8_WIDTH 8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_8_MASK 0xff00U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_FIFO_PTR_OBS_8_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_FIFO_PTR_OBS_8_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_FIFO_PTR_OBS_8_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_1040_ADDR [ PHY_LPBK_RESULT_OBS_8 ]  */
#define MCU_PHY_LPBK_RESULT_OBS_8_ADDR 4160U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_8_MSB 31U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_8_LSB 0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_8_WIDTH 32U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_8_MASK 0xffffffffU
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_8_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_8_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_LPBK_RESULT_OBS_8_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_1041_ADDR [ PHY_MASTER_DLY_LOCK_OBS_8 ]  */
#define MCU_PHY_MASTER_DLY_LOCK_OBS_8_ADDR 4164U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_8_MSB 9U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_8_LSB 0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_8_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_8_MASK 0x3ffU
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DLY_LOCK_OBS_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1041_ADDR [ PHY_RDDQ_SLV_DLY_ENC_OBS_8 ]  */
#define MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_8_ADDR 4164U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_8_MSB 21U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_8_LSB 16U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_8_WIDTH 6U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_8_MASK 0x3f0000U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_8_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_8_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ_SLV_DLY_ENC_OBS_8_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_1041_ADDR [ PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_8 ]  */
#define MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_8_ADDR 4164U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_8_MSB 30U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_8_LSB 24U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_8_WIDTH 7U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_8_MASK 0x7f000000U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_8_RD(src) ((0x7f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_8_WR(dst) (0x7f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_8_SET(dst, src) (((dst) & ~0x7f000000U) | (((uint32_t)(src) << 24U) & 0x7f000000U))

/*  DENALI_PHY_1042_ADDR [ PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_8 ]  */
#define MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_8_ADDR 4168U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_8_MSB 7U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_8_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_8_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_8_MASK 0xffU
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_8_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_8_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_8_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_1042_ADDR [ PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_8 ]  */
#define MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_8_ADDR 4168U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_8_MSB 15U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_8_LSB 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_8_WIDTH 8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_8_MASK 0xff00U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_8_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_8_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_8_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_1042_ADDR [ PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_8 ]  */
#define MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_8_ADDR 4168U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_8_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_8_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1043_ADDR [ PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_8 ]  */
#define MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_8_ADDR 4172U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_8_MSB 6U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_8_LSB 0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_8_WIDTH 7U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_8_MASK 0x7fU
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_8_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_8_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_8_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  DENALI_PHY_1043_ADDR [ PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_8 ]  */
#define MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_8_ADDR 4172U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_8_MSB 15U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_8_LSB 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_8_WIDTH 8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_8_MASK 0xff00U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_8_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_8_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_8_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_1043_ADDR [ PHY_WR_ADDER_SLV_DLY_ENC_OBS_8 ]  */
#define MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_8_ADDR 4172U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_8_MSB 23U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_8_LSB 16U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_8_WIDTH 8U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_8_MASK 0xff0000U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_8_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_8_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WR_ADDER_SLV_DLY_ENC_OBS_8_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_1043_ADDR [ PHY_WR_SHIFT_OBS_8 ]  */
#define MCU_PHY_WR_SHIFT_OBS_8_ADDR 4172U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_8_MSB 26U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_8_LSB 24U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_8_WIDTH 3U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_8_MASK 0x7000000U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WR_SHIFT_OBS_8_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WR_SHIFT_OBS_8_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WR_SHIFT_OBS_8_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_1044_ADDR [ PHY_WRLVL_HARD0_DELAY_OBS_8 ]  */
#define MCU_PHY_WRLVL_HARD0_DELAY_OBS_8_ADDR 4176U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_8_MSB 9U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_8_LSB 0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_8_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_8_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_HARD0_DELAY_OBS_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1044_ADDR [ PHY_WRLVL_HARD1_DELAY_OBS_8 ]  */
#define MCU_PHY_WRLVL_HARD1_DELAY_OBS_8_ADDR 4176U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_8_MSB 25U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_8_LSB 16U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_8_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_HARD1_DELAY_OBS_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1045_ADDR [ PHY_WRLVL_STATUS_OBS_8 ]  */
#define MCU_PHY_WRLVL_STATUS_OBS_8_ADDR 4180U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_8_MSB 18U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_8_LSB 0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_8_WIDTH 19U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_8_MASK 0x7ffffU
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_8_RD(src) ((0x7ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_8_WR(dst) (0x7ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_STATUS_OBS_8_SET(dst, src) (((dst) & ~0x7ffffU) | (((uint32_t)(src) << 0U) & 0x7ffffU))

/*  DENALI_PHY_1046_ADDR [ PHY_WRLVL_ERROR_OBS_8 ]  */
#define MCU_PHY_WRLVL_ERROR_OBS_8_ADDR 4184U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_8_MSB 31U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_8_LSB 0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_8_WIDTH 32U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_8_MASK 0xffffffffU
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_8_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_8_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_ERROR_OBS_8_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_1047_ADDR [ PHY_GTLVL_HARD0_DELAY_OBS_8 ]  */
#define MCU_PHY_GTLVL_HARD0_DELAY_OBS_8_ADDR 4188U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_8_MSB 13U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_8_LSB 0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_8_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_8_MASK 0x3fffU
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_8_RD(src) ((0x3fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_8_WR(dst) (0x3fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_HARD0_DELAY_OBS_8_SET(dst, src) (((dst) & ~0x3fffU) | (((uint32_t)(src) << 0U) & 0x3fffU))

/*  DENALI_PHY_1047_ADDR [ PHY_GTLVL_HARD1_DELAY_OBS_8 ]  */
#define MCU_PHY_GTLVL_HARD1_DELAY_OBS_8_ADDR 4188U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_8_MSB 29U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_8_LSB 16U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_8_WIDTH 14U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_8_MASK 0x3fff0000U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_8_RD(src) ((0x3fff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_8_WR(dst) (0x3fff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_HARD1_DELAY_OBS_8_SET(dst, src) (((dst) & ~0x3fff0000U) | (((uint32_t)(src) << 16U) & 0x3fff0000U))

/*  DENALI_PHY_1048_ADDR [ PHY_GTLVL_STATUS_OBS_8 ]  */
#define MCU_PHY_GTLVL_STATUS_OBS_8_ADDR 4192U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_8_MSB 14U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_8_LSB 0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_8_WIDTH 15U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_8_MASK 0x7fffU
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_8_RD(src) ((0x7fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_8_WR(dst) (0x7fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_STATUS_OBS_8_SET(dst, src) (((dst) & ~0x7fffU) | (((uint32_t)(src) << 0U) & 0x7fffU))

/*  DENALI_PHY_1048_ADDR [ PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_8 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_8_ADDR 4192U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_8_MSB 25U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_8_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_8_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1049_ADDR [ PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_8 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_8_ADDR 4196U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_8_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_8_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_8_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1049_ADDR [ PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_8 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_8_ADDR 4196U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_8_MSB 17U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_8_LSB 16U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_8_WIDTH 2U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_8_MASK 0x30000U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_8_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_8_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_8_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_1050_ADDR [ PHY_RDLVL_STATUS_OBS_8 ]  */
#define MCU_PHY_RDLVL_STATUS_OBS_8_ADDR 4200U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_8_MSB 31U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_8_LSB 0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_8_WIDTH 32U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_8_MASK 0xffffffffU
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_8_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_8_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_STATUS_OBS_8_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_1051_ADDR [ PHY_X4_SW_WRDQS_SHIFT_8 ]  */
#define MCU_PHY_X4_SW_WRDQS_SHIFT_8_ADDR 4204U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_8_MSB 3U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_8_LSB 0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_8_WIDTH 4U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_8_MASK 0xfU
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_8_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_8_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_SW_WRDQS_SHIFT_8_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_1051_ADDR [ PHY_X4_ENC_OBS_SELECT_8 ]  */
#define MCU_PHY_X4_ENC_OBS_SELECT_8_ADDR 4204U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_8_MSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_8_LSB 8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_8_WIDTH 1U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_8_MASK 0x100U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_8_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_8_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_ENC_OBS_SELECT_8_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_1051_ADDR [ PHY_DQS_RATIO_X8_8 ]  */
#define MCU_PHY_DQS_RATIO_X8_8_ADDR 4204U
#define FIELD_MCU_PHY_DQS_RATIO_X8_8_MSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_8_LSB 16U
#define FIELD_MCU_PHY_DQS_RATIO_X8_8_WIDTH 1U
#define FIELD_MCU_PHY_DQS_RATIO_X8_8_MASK 0x10000U
#define FIELD_MCU_PHY_DQS_RATIO_X8_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQS_RATIO_X8_8_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQS_RATIO_X8_8_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQS_RATIO_X8_8_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_1051_ADDR [ SC_PHY_RX_CAL_START_8 ]  */
#define MCU_SC_PHY_RX_CAL_START_8_ADDR 4204U
#define FIELD_MCU_SC_PHY_RX_CAL_START_8_MSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_8_LSB 24U
#define FIELD_MCU_SC_PHY_RX_CAL_START_8_WIDTH 1U
#define FIELD_MCU_SC_PHY_RX_CAL_START_8_MASK 0x1000000U
#define FIELD_MCU_SC_PHY_RX_CAL_START_8_SHIFT_MASK 0x18U
#define FIELD_MCU_SC_PHY_RX_CAL_START_8_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_SC_PHY_RX_CAL_START_8_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_SC_PHY_RX_CAL_START_8_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_1052_ADDR [ PHY_RX_CAL_OVERRIDE_8 ]  */
#define MCU_PHY_RX_CAL_OVERRIDE_8_ADDR 4208U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_8_MSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_8_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_8_WIDTH 1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_8_MASK 0x1U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_8_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_8_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_OVERRIDE_8_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_1052_ADDR [ PHY_RX_CAL_SAMPLE_WAIT_8 ]  */
#define MCU_PHY_RX_CAL_SAMPLE_WAIT_8_ADDR 4208U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_8_MSB 15U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_8_LSB 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_8_WIDTH 8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_8_MASK 0xff00U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_8_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_8_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RX_CAL_SAMPLE_WAIT_8_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_1052_ADDR [ PHY_RX_CAL_DQ0_8 ]  */
#define MCU_PHY_RX_CAL_DQ0_8_ADDR 4208U
#define FIELD_MCU_PHY_RX_CAL_DQ0_8_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ0_8_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ0_8_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ0_8_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ0_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ0_8_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ0_8_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ0_8_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_1053_ADDR [ PHY_RX_CAL_DQ1_8 ]  */
#define MCU_PHY_RX_CAL_DQ1_8_ADDR 4212U
#define FIELD_MCU_PHY_RX_CAL_DQ1_8_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ1_8_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_8_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ1_8_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ1_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ1_8_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ1_8_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ1_8_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_1053_ADDR [ PHY_RX_CAL_DQ2_8 ]  */
#define MCU_PHY_RX_CAL_DQ2_8_ADDR 4212U
#define FIELD_MCU_PHY_RX_CAL_DQ2_8_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ2_8_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ2_8_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ2_8_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ2_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ2_8_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ2_8_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ2_8_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_1054_ADDR [ PHY_RX_CAL_DQ3_8 ]  */
#define MCU_PHY_RX_CAL_DQ3_8_ADDR 4216U
#define FIELD_MCU_PHY_RX_CAL_DQ3_8_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ3_8_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_8_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ3_8_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ3_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ3_8_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ3_8_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ3_8_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_1054_ADDR [ PHY_RX_CAL_DQ4_8 ]  */
#define MCU_PHY_RX_CAL_DQ4_8_ADDR 4216U
#define FIELD_MCU_PHY_RX_CAL_DQ4_8_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ4_8_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ4_8_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ4_8_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ4_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ4_8_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ4_8_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ4_8_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_1055_ADDR [ PHY_RX_CAL_DQ5_8 ]  */
#define MCU_PHY_RX_CAL_DQ5_8_ADDR 4220U
#define FIELD_MCU_PHY_RX_CAL_DQ5_8_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ5_8_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_8_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ5_8_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ5_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ5_8_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ5_8_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ5_8_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_1055_ADDR [ PHY_RX_CAL_DQ6_8 ]  */
#define MCU_PHY_RX_CAL_DQ6_8_ADDR 4220U
#define FIELD_MCU_PHY_RX_CAL_DQ6_8_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DQ6_8_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DQ6_8_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ6_8_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DQ6_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DQ6_8_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DQ6_8_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DQ6_8_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_1056_ADDR [ PHY_RX_CAL_DQ7_8 ]  */
#define MCU_PHY_RX_CAL_DQ7_8_ADDR 4224U
#define FIELD_MCU_PHY_RX_CAL_DQ7_8_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQ7_8_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_8_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQ7_8_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQ7_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQ7_8_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQ7_8_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQ7_8_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_1056_ADDR [ PHY_RX_CAL_DM_8 ]  */
#define MCU_PHY_RX_CAL_DM_8_ADDR 4224U
#define FIELD_MCU_PHY_RX_CAL_DM_8_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_DM_8_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_DM_8_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DM_8_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_DM_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_DM_8_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_DM_8_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_DM_8_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_1057_ADDR [ PHY_RX_CAL_DQS_8 ]  */
#define MCU_PHY_RX_CAL_DQS_8_ADDR 4228U
#define FIELD_MCU_PHY_RX_CAL_DQS_8_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_DQS_8_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_DQS_8_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_DQS_8_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_DQS_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_DQS_8_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_DQS_8_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_DQS_8_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_1057_ADDR [ PHY_RX_CAL_FDBK_8 ]  */
#define MCU_PHY_RX_CAL_FDBK_8_ADDR 4228U
#define FIELD_MCU_PHY_RX_CAL_FDBK_8_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_FDBK_8_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_FDBK_8_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_FDBK_8_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_FDBK_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_FDBK_8_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_FDBK_8_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_FDBK_8_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_1058_ADDR [ PHY_RX_CAL_X4_FDBK_8 ]  */
#define MCU_PHY_RX_CAL_X4_FDBK_8_ADDR 4232U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_8_MSB 11U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_8_LSB 0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_8_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_8_MASK 0xfffU
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_8_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_8_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RX_CAL_X4_FDBK_8_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DENALI_PHY_1058_ADDR [ PHY_RX_CAL_OBS_8 ]  */
#define MCU_PHY_RX_CAL_OBS_8_ADDR 4232U
#define FIELD_MCU_PHY_RX_CAL_OBS_8_MSB 27U
#define FIELD_MCU_PHY_RX_CAL_OBS_8_LSB 16U
#define FIELD_MCU_PHY_RX_CAL_OBS_8_WIDTH 12U
#define FIELD_MCU_PHY_RX_CAL_OBS_8_MASK 0xfff0000U
#define FIELD_MCU_PHY_RX_CAL_OBS_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RX_CAL_OBS_8_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RX_CAL_OBS_8_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RX_CAL_OBS_8_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_1059_ADDR [ PHY_CLK_WRDQ0_SLAVE_DELAY_8 ]  */
#define MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_8_ADDR 4236U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_8_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_8_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_8_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_8_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_8_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ0_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_1059_ADDR [ PHY_CLK_WRDQ1_SLAVE_DELAY_8 ]  */
#define MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_8_ADDR 4236U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_8_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_8_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_8_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_8_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_8_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ1_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_1060_ADDR [ PHY_CLK_WRDQ2_SLAVE_DELAY_8 ]  */
#define MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_8_ADDR 4240U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_8_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_8_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_8_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_8_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_8_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ2_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_1060_ADDR [ PHY_CLK_WRDQ3_SLAVE_DELAY_8 ]  */
#define MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_8_ADDR 4240U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_8_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_8_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_8_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_8_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_8_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ3_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_1061_ADDR [ PHY_CLK_WRDQ4_SLAVE_DELAY_8 ]  */
#define MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_8_ADDR 4244U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_8_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_8_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_8_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_8_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_8_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ4_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_1061_ADDR [ PHY_CLK_WRDQ5_SLAVE_DELAY_8 ]  */
#define MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_8_ADDR 4244U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_8_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_8_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_8_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_8_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_8_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ5_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_1062_ADDR [ PHY_CLK_WRDQ6_SLAVE_DELAY_8 ]  */
#define MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_8_ADDR 4248U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_8_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_8_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_8_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_8_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_8_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDQ6_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_1062_ADDR [ PHY_CLK_WRDQ7_SLAVE_DELAY_8 ]  */
#define MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_8_ADDR 4248U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_8_MSB 26U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_8_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_8_MASK 0x7ff0000U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_8_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_8_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQ7_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  DENALI_PHY_1063_ADDR [ PHY_CLK_WRDM_SLAVE_DELAY_8 ]  */
#define MCU_PHY_CLK_WRDM_SLAVE_DELAY_8_ADDR 4252U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_8_MSB 10U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_8_WIDTH 11U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_8_MASK 0x7ffU
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_8_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_8_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CLK_WRDM_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_1063_ADDR [ PHY_CLK_WRDQS_SLAVE_DELAY_8 ]  */
#define MCU_PHY_CLK_WRDQS_SLAVE_DELAY_8_ADDR 4252U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_CLK_WRDQS_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1064_ADDR [ PHY_RDDQ0_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQ0_SLAVE_DELAY_8_ADDR 4256U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ0_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1064_ADDR [ PHY_RDDQ1_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQ1_SLAVE_DELAY_8_ADDR 4256U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ1_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1065_ADDR [ PHY_RDDQ2_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQ2_SLAVE_DELAY_8_ADDR 4260U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ2_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1065_ADDR [ PHY_RDDQ3_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQ3_SLAVE_DELAY_8_ADDR 4260U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ3_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1066_ADDR [ PHY_RDDQ4_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQ4_SLAVE_DELAY_8_ADDR 4264U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ4_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1066_ADDR [ PHY_RDDQ5_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQ5_SLAVE_DELAY_8_ADDR 4264U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ5_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1067_ADDR [ PHY_RDDQ6_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQ6_SLAVE_DELAY_8_ADDR 4268U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQ6_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1067_ADDR [ PHY_RDDQ7_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQ7_SLAVE_DELAY_8_ADDR 4268U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQ7_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1068_ADDR [ PHY_RDDM_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDM_SLAVE_DELAY_8_ADDR 4272U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDM_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1068_ADDR [ PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_8_ADDR 4272U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1069_ADDR [ PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_8_ADDR 4276U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1069_ADDR [ PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_8_ADDR 4276U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1070_ADDR [ PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_8_ADDR 4280U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1070_ADDR [ PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_8_ADDR 4280U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1071_ADDR [ PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_8_ADDR 4284U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1071_ADDR [ PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_8_ADDR 4284U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1072_ADDR [ PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_8_ADDR 4288U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1072_ADDR [ PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_8_ADDR 4288U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1073_ADDR [ PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_8_ADDR 4292U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1073_ADDR [ PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_8_ADDR 4292U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1074_ADDR [ PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_8_ADDR 4296U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1074_ADDR [ PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_8_ADDR 4296U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1075_ADDR [ PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_8_ADDR 4300U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1075_ADDR [ PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_8_ADDR 4300U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1076_ADDR [ PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_8_ADDR 4304U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1076_ADDR [ PHY_RDDQS_DM_RISE_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_8_ADDR 4304U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_DM_RISE_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1077_ADDR [ PHY_RDDQS_DM_FALL_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_8_ADDR 4308U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_DM_FALL_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1077_ADDR [ PHY_RDDQS_GATE_SLAVE_DELAY_8 ]  */
#define MCU_PHY_RDDQS_GATE_SLAVE_DELAY_8_ADDR 4308U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RDDQS_GATE_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1078_ADDR [ PHY_RDDQS_LATENCY_ADJUST_8 ]  */
#define MCU_PHY_RDDQS_LATENCY_ADJUST_8_ADDR 4312U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_8_MSB 3U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_8_LSB 0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_8_WIDTH 4U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_8_MASK 0xfU
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_8_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_8_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDQS_LATENCY_ADJUST_8_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_1078_ADDR [ PHY_WRITE_PATH_LAT_ADD_8 ]  */
#define MCU_PHY_WRITE_PATH_LAT_ADD_8_ADDR 4312U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_8_MSB 10U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_8_LSB 8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_8_WIDTH 3U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_8_MASK 0x700U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_8_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_8_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_WRITE_PATH_LAT_ADD_8_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_1078_ADDR [ PHY_WRLVL_DELAY_EARLY_THRESHOLD_8 ]  */
#define MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_8_ADDR 4312U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_8_MSB 25U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_8_LSB 16U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_8_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_DELAY_EARLY_THRESHOLD_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1079_ADDR [ PHY_WRLVL_DELAY_PERIOD_THRESHOLD_8 ]  */
#define MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_8_ADDR 4316U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_8_MSB 9U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_8_LSB 0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_8_WIDTH 10U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_8_MASK 0x3ffU
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1079_ADDR [ PHY_WRLVL_EARLY_FORCE_0_8 ]  */
#define MCU_PHY_WRLVL_EARLY_FORCE_0_8_ADDR 4316U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_8_MSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_8_LSB 16U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_8_WIDTH 1U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_8_MASK 0x10000U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_8_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_8_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_WRLVL_EARLY_FORCE_0_8_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_1080_ADDR [ PHY_GTLVL_RDDQS_SLV_DLY_START_8 ]  */
#define MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_8_ADDR 4320U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_8_MSB 9U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_8_LSB 0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_8_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_8_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_RDDQS_SLV_DLY_START_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1080_ADDR [ PHY_GTLVL_LAT_ADJ_START_8 ]  */
#define MCU_PHY_GTLVL_LAT_ADJ_START_8_ADDR 4320U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_8_MSB 19U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_8_LSB 16U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_8_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_8_MASK 0xf0000U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_8_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_8_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_LAT_ADJ_START_8_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_1081_ADDR [ PHY_X4_CLK_WRDQS_SLAVE_DELAY_8 ]  */
#define MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_8_ADDR 4324U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_CLK_WRDQS_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1081_ADDR [ PHY_X4_RDDQS_GATE_SLAVE_DELAY_8 ]  */
#define MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_8_ADDR 4324U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_8_MSB 25U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_8_LSB 16U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_RDDQS_GATE_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1082_ADDR [ PHY_X4_RDDQS_LATENCY_ADJUST_8 ]  */
#define MCU_PHY_X4_RDDQS_LATENCY_ADJUST_8_ADDR 4328U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_8_MSB 3U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_8_LSB 0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_8_WIDTH 4U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_8_MASK 0xfU
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_8_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_8_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RDDQS_LATENCY_ADJUST_8_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_1082_ADDR [ PHY_X4_WRITE_PATH_LAT_ADD_8 ]  */
#define MCU_PHY_X4_WRITE_PATH_LAT_ADD_8_ADDR 4328U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_8_MSB 10U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_8_LSB 8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_8_WIDTH 3U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_8_MASK 0x700U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_8_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_8_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_WRITE_PATH_LAT_ADD_8_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_1082_ADDR [ PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_8 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_8_ADDR 4328U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_8_MSB 25U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_8_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_8_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1083_ADDR [ PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_8 ]  */
#define MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_8_ADDR 4332U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_8_MSB 9U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_8_LSB 0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_8_WIDTH 10U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_8_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1083_ADDR [ PHY_X4_WRLVL_EARLY_FORCE_0_8 ]  */
#define MCU_PHY_X4_WRLVL_EARLY_FORCE_0_8_ADDR 4332U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_8_MSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_8_LSB 16U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_8_WIDTH 1U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_8_MASK 0x10000U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_8_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_8_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_WRLVL_EARLY_FORCE_0_8_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_1084_ADDR [ PHY_X4_GTLVL_RDDQS_SLV_DLY_START_8 ]  */
#define MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_8_ADDR 4336U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_8_MSB 9U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_8_LSB 0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_8_WIDTH 10U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_8_MASK 0x3ffU
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_GTLVL_RDDQS_SLV_DLY_START_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1084_ADDR [ PHY_X4_GTLVL_LAT_ADJ_START_8 ]  */
#define MCU_PHY_X4_GTLVL_LAT_ADJ_START_8_ADDR 4336U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_8_MSB 19U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_8_LSB 16U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_8_WIDTH 4U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_8_MASK 0xf0000U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_8_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_8_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_GTLVL_LAT_ADJ_START_8_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_1085_ADDR [ PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_8 ]  */
#define MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_8_ADDR 4340U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_8_MSB 9U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_8_LSB 0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_8_WIDTH 10U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_8_MASK 0x3ffU
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1086_ADDR [ PHY_DQ_OE_TIMING_8 ]  */
#define MCU_PHY_DQ_OE_TIMING_8_ADDR 4344U
#define FIELD_MCU_PHY_DQ_OE_TIMING_8_MSB 7U
#define FIELD_MCU_PHY_DQ_OE_TIMING_8_LSB 0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_DQ_OE_TIMING_8_MASK 0xffU
#define FIELD_MCU_PHY_DQ_OE_TIMING_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQ_OE_TIMING_8_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQ_OE_TIMING_8_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQ_OE_TIMING_8_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_1086_ADDR [ PHY_DQ_TSEL_RD_TIMING_8 ]  */
#define MCU_PHY_DQ_TSEL_RD_TIMING_8_ADDR 4344U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_8_MSB 15U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_8_LSB 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_8_MASK 0xff00U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_8_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_8_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQ_TSEL_RD_TIMING_8_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_1086_ADDR [ PHY_DQ_TSEL_WR_TIMING_8 ]  */
#define MCU_PHY_DQ_TSEL_WR_TIMING_8_ADDR 4344U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_8_MSB 23U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_8_LSB 16U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_8_MASK 0xff0000U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_8_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_8_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_DQ_TSEL_WR_TIMING_8_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_1086_ADDR [ PHY_DQS_OE_TIMING_8 ]  */
#define MCU_PHY_DQS_OE_TIMING_8_ADDR 4344U
#define FIELD_MCU_PHY_DQS_OE_TIMING_8_MSB 31U
#define FIELD_MCU_PHY_DQS_OE_TIMING_8_LSB 24U
#define FIELD_MCU_PHY_DQS_OE_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_DQS_OE_TIMING_8_MASK 0xff000000U
#define FIELD_MCU_PHY_DQS_OE_TIMING_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQS_OE_TIMING_8_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQS_OE_TIMING_8_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQS_OE_TIMING_8_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_1087_ADDR [ PHY_DQS_TSEL_RD_TIMING_8 ]  */
#define MCU_PHY_DQS_TSEL_RD_TIMING_8_ADDR 4348U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_8_MSB 7U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_8_LSB 0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_8_MASK 0xffU
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_8_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_8_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_TSEL_RD_TIMING_8_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_1087_ADDR [ PHY_DQS_TSEL_WR_TIMING_8 ]  */
#define MCU_PHY_DQS_TSEL_WR_TIMING_8_ADDR 4348U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_8_MSB 15U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_8_LSB 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_8_MASK 0xff00U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_8_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_8_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DQS_TSEL_WR_TIMING_8_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_1087_ADDR [ PHY_PER_CS_TRAINING_EN_8 ]  */
#define MCU_PHY_PER_CS_TRAINING_EN_8_ADDR 4348U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_8_MSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_8_LSB 16U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_8_WIDTH 1U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_8_MASK 0x10000U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_8_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_8_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PER_CS_TRAINING_EN_8_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_1087_ADDR [ PHY_DQ_IE_TIMING_8 ]  */
#define MCU_PHY_DQ_IE_TIMING_8_ADDR 4348U
#define FIELD_MCU_PHY_DQ_IE_TIMING_8_MSB 31U
#define FIELD_MCU_PHY_DQ_IE_TIMING_8_LSB 24U
#define FIELD_MCU_PHY_DQ_IE_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_DQ_IE_TIMING_8_MASK 0xff000000U
#define FIELD_MCU_PHY_DQ_IE_TIMING_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_DQ_IE_TIMING_8_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_DQ_IE_TIMING_8_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_DQ_IE_TIMING_8_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_1088_ADDR [ PHY_DQS_IE_TIMING_8 ]  */
#define MCU_PHY_DQS_IE_TIMING_8_ADDR 4352U
#define FIELD_MCU_PHY_DQS_IE_TIMING_8_MSB 7U
#define FIELD_MCU_PHY_DQS_IE_TIMING_8_LSB 0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_DQS_IE_TIMING_8_MASK 0xffU
#define FIELD_MCU_PHY_DQS_IE_TIMING_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_DQS_IE_TIMING_8_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_DQS_IE_TIMING_8_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_DQS_IE_TIMING_8_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_1088_ADDR [ PHY_RDDATA_EN_IE_DLY_8 ]  */
#define MCU_PHY_RDDATA_EN_IE_DLY_8_ADDR 4352U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_8_MSB 9U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_8_LSB 8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_8_WIDTH 2U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_8_MASK 0x300U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_8_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_8_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDDATA_EN_IE_DLY_8_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_1088_ADDR [ PHY_IE_MODE_8 ]  */
#define MCU_PHY_IE_MODE_8_ADDR 4352U
#define FIELD_MCU_PHY_IE_MODE_8_MSB 17U
#define FIELD_MCU_PHY_IE_MODE_8_LSB 16U
#define FIELD_MCU_PHY_IE_MODE_8_WIDTH 2U
#define FIELD_MCU_PHY_IE_MODE_8_MASK 0x30000U
#define FIELD_MCU_PHY_IE_MODE_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_IE_MODE_8_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_IE_MODE_8_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_IE_MODE_8_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_1088_ADDR [ PHY_RDDATA_EN_DLY_8 ]  */
#define MCU_PHY_RDDATA_EN_DLY_8_ADDR 4352U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_8_MSB 27U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_8_LSB 24U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_8_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_8_MASK 0xf000000U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_RDDATA_EN_DLY_8_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_RDDATA_EN_DLY_8_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_RDDATA_EN_DLY_8_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_1089_ADDR [ PHY_RDDATA_EN_TSEL_DLY_8 ]  */
#define MCU_PHY_RDDATA_EN_TSEL_DLY_8_ADDR 4356U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_8_MSB 3U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_8_LSB 0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_8_WIDTH 4U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_8_MASK 0xfU
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_8_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_8_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_RDDATA_EN_TSEL_DLY_8_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_1089_ADDR [ PHY_SW_MASTER_MODE_8 ]  */
#define MCU_PHY_SW_MASTER_MODE_8_ADDR 4356U
#define FIELD_MCU_PHY_SW_MASTER_MODE_8_MSB 11U
#define FIELD_MCU_PHY_SW_MASTER_MODE_8_LSB 8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_8_WIDTH 4U
#define FIELD_MCU_PHY_SW_MASTER_MODE_8_MASK 0xf00U
#define FIELD_MCU_PHY_SW_MASTER_MODE_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_MASTER_MODE_8_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_MASTER_MODE_8_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_MASTER_MODE_8_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_1089_ADDR [ PHY_MASTER_DELAY_START_8 ]  */
#define MCU_PHY_MASTER_DELAY_START_8_ADDR 4356U
#define FIELD_MCU_PHY_MASTER_DELAY_START_8_MSB 25U
#define FIELD_MCU_PHY_MASTER_DELAY_START_8_LSB 16U
#define FIELD_MCU_PHY_MASTER_DELAY_START_8_WIDTH 10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_MASTER_DELAY_START_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_MASTER_DELAY_START_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_MASTER_DELAY_START_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_MASTER_DELAY_START_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1090_ADDR [ PHY_MASTER_DELAY_STEP_8 ]  */
#define MCU_PHY_MASTER_DELAY_STEP_8_ADDR 4360U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_8_MSB 5U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_8_LSB 0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_8_WIDTH 6U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_8_MASK 0x3fU
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_8_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_8_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_MASTER_DELAY_STEP_8_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DENALI_PHY_1090_ADDR [ PHY_MASTER_DELAY_WAIT_8 ]  */
#define MCU_PHY_MASTER_DELAY_WAIT_8_ADDR 4360U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_8_MSB 15U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_8_LSB 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_8_WIDTH 8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_8_MASK 0xff00U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_8_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_8_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_MASTER_DELAY_WAIT_8_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_1090_ADDR [ PHY_RPTR_UPDATE_8 ]  */
#define MCU_PHY_RPTR_UPDATE_8_ADDR 4360U
#define FIELD_MCU_PHY_RPTR_UPDATE_8_MSB 19U
#define FIELD_MCU_PHY_RPTR_UPDATE_8_LSB 16U
#define FIELD_MCU_PHY_RPTR_UPDATE_8_WIDTH 4U
#define FIELD_MCU_PHY_RPTR_UPDATE_8_MASK 0xf0000U
#define FIELD_MCU_PHY_RPTR_UPDATE_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_RPTR_UPDATE_8_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_RPTR_UPDATE_8_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_RPTR_UPDATE_8_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_1090_ADDR [ PHY_WRLVL_DLY_STEP_8 ]  */
#define MCU_PHY_WRLVL_DLY_STEP_8_ADDR 4360U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_8_MSB 27U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_8_LSB 24U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_8_WIDTH 4U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_8_MASK 0xf000000U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_8_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_8_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_WRLVL_DLY_STEP_8_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_1091_ADDR [ PHY_WRLVL_RESP_WAIT_CNT_8 ]  */
#define MCU_PHY_WRLVL_RESP_WAIT_CNT_8_ADDR 4364U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_8_MSB 4U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_8_LSB 0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_8_WIDTH 5U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_8_MASK 0x1fU
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_8_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_8_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_WRLVL_RESP_WAIT_CNT_8_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  DENALI_PHY_1091_ADDR [ PHY_GTLVL_DLY_STEP_8 ]  */
#define MCU_PHY_GTLVL_DLY_STEP_8_ADDR 4364U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_8_MSB 11U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_8_LSB 8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_8_WIDTH 4U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_8_MASK 0xf00U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_8_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_8_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GTLVL_DLY_STEP_8_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_1091_ADDR [ PHY_GTLVL_RESP_WAIT_CNT_8 ]  */
#define MCU_PHY_GTLVL_RESP_WAIT_CNT_8_ADDR 4364U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_8_MSB 20U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_8_LSB 16U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_8_WIDTH 5U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_8_MASK 0x1f0000U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_8_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_8_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_RESP_WAIT_CNT_8_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  DENALI_PHY_1092_ADDR [ PHY_GTLVL_BACK_STEP_8 ]  */
#define MCU_PHY_GTLVL_BACK_STEP_8_ADDR 4368U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_8_MSB 9U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_8_LSB 0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_8_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_8_MASK 0x3ffU
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GTLVL_BACK_STEP_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1092_ADDR [ PHY_GTLVL_FINAL_STEP_8 ]  */
#define MCU_PHY_GTLVL_FINAL_STEP_8_ADDR 4368U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_8_MSB 25U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_8_LSB 16U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_8_WIDTH 10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_8_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_8_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_8_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GTLVL_FINAL_STEP_8_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1093_ADDR [ PHY_X4_DQ_OE_TIMING_8 ]  */
#define MCU_PHY_X4_DQ_OE_TIMING_8_ADDR 4372U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_8_MSB 7U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_8_LSB 0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_8_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_8_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_8_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQ_OE_TIMING_8_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_1093_ADDR [ PHY_X4_DQ_TSEL_RD_TIMING_8 ]  */
#define MCU_PHY_X4_DQ_TSEL_RD_TIMING_8_ADDR 4372U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_8_MSB 15U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_8_LSB 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_8_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_8_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_8_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_RD_TIMING_8_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_1093_ADDR [ PHY_X4_DQ_TSEL_WR_TIMING_8 ]  */
#define MCU_PHY_X4_DQ_TSEL_WR_TIMING_8_ADDR 4372U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_8_MSB 23U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_8_LSB 16U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_8_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_8_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_8_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQ_TSEL_WR_TIMING_8_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_1093_ADDR [ PHY_X4_DQ_IE_TIMING_8 ]  */
#define MCU_PHY_X4_DQ_IE_TIMING_8_ADDR 4372U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_8_MSB 31U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_8_LSB 24U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_8_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_8_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_8_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQ_IE_TIMING_8_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_1094_ADDR [ PHY_X4_DQS_OE_TIMING_8 ]  */
#define MCU_PHY_X4_DQS_OE_TIMING_8_ADDR 4376U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_8_MSB 7U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_8_LSB 0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_8_MASK 0xffU
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_8_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_8_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_DQS_OE_TIMING_8_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_1094_ADDR [ PHY_X4_DQS_TSEL_RD_TIMING_8 ]  */
#define MCU_PHY_X4_DQS_TSEL_RD_TIMING_8_ADDR 4376U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_8_MSB 15U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_8_LSB 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_8_MASK 0xff00U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_8_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_8_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_RD_TIMING_8_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  DENALI_PHY_1094_ADDR [ PHY_X4_DQS_TSEL_WR_TIMING_8 ]  */
#define MCU_PHY_X4_DQS_TSEL_WR_TIMING_8_ADDR 4376U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_8_MSB 23U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_8_LSB 16U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_8_MASK 0xff0000U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_8_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_8_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_8_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_X4_DQS_TSEL_WR_TIMING_8_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_1094_ADDR [ PHY_X4_DQS_IE_TIMING_8 ]  */
#define MCU_PHY_X4_DQS_IE_TIMING_8_ADDR 4376U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_8_MSB 31U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_8_LSB 24U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_8_WIDTH 8U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_8_MASK 0xff000000U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_8_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_8_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_8_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_X4_DQS_IE_TIMING_8_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_1095_ADDR [ PHY_X4_RPTR_UPDATE_8 ]  */
#define MCU_PHY_X4_RPTR_UPDATE_8_ADDR 4380U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_8_MSB 3U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_8_LSB 0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_8_WIDTH 4U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_8_MASK 0xfU
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_8_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_8_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_X4_RPTR_UPDATE_8_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_1095_ADDR [ PHY_RDLVL_DLY_STEP_8 ]  */
#define MCU_PHY_RDLVL_DLY_STEP_8_ADDR 4380U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_8_MSB 11U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_8_LSB 8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_8_WIDTH 4U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_8_MASK 0xf00U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_8_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_8_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_8_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_RDLVL_DLY_STEP_8_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_1152_ADDR [ PHY_SW_GRP_SHIFT_0 ]  */
#define MCU_PHY_SW_GRP_SHIFT_0_ADDR 4608U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_0_MSB 3U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_0_LSB 0U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_0_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_0_MASK 0xfU
#define FIELD_MCU_PHY_SW_GRP_SHIFT_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_0_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_GRP_SHIFT_0_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_GRP_SHIFT_0_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_1152_ADDR [ PHY_SW_GRP_SHIFT_1 ]  */
#define MCU_PHY_SW_GRP_SHIFT_1_ADDR 4608U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_1_MSB 11U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_1_LSB 8U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_1_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_1_MASK 0xf00U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_1_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_1_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_GRP_SHIFT_1_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_GRP_SHIFT_1_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_1152_ADDR [ PHY_SW_GRP_SHIFT_2 ]  */
#define MCU_PHY_SW_GRP_SHIFT_2_ADDR 4608U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_2_MSB 19U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_2_LSB 16U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_2_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_2_MASK 0xf0000U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_2_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_2_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_GRP_SHIFT_2_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_GRP_SHIFT_2_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_1152_ADDR [ PHY_SW_GRP_SHIFT_3 ]  */
#define MCU_PHY_SW_GRP_SHIFT_3_ADDR 4608U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_3_MSB 27U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_3_LSB 24U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_3_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_3_MASK 0xf000000U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_3_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_3_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_GRP_SHIFT_3_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_GRP_SHIFT_3_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_1153_ADDR [ PHY_SW_GRP_SHIFT_4 ]  */
#define MCU_PHY_SW_GRP_SHIFT_4_ADDR 4612U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_4_MSB 3U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_4_LSB 0U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_4_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_4_MASK 0xfU
#define FIELD_MCU_PHY_SW_GRP_SHIFT_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_4_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_GRP_SHIFT_4_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_GRP_SHIFT_4_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_1153_ADDR [ PHY_SW_GRP_SHIFT_5 ]  */
#define MCU_PHY_SW_GRP_SHIFT_5_ADDR 4612U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_5_MSB 11U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_5_LSB 8U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_5_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_5_MASK 0xf00U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_5_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_5_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_GRP_SHIFT_5_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_GRP_SHIFT_5_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_1153_ADDR [ PHY_SW_GRP_SHIFT_6 ]  */
#define MCU_PHY_SW_GRP_SHIFT_6_ADDR 4612U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_6_MSB 19U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_6_LSB 16U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_6_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_6_MASK 0xf0000U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_6_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_6_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_GRP_SHIFT_6_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_GRP_SHIFT_6_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_1153_ADDR [ PHY_SW_GRP_SHIFT_7 ]  */
#define MCU_PHY_SW_GRP_SHIFT_7_ADDR 4612U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_7_MSB 27U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_7_LSB 24U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_7_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_7_MASK 0xf000000U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_7_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_7_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_GRP_SHIFT_7_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_GRP_SHIFT_7_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_1154_ADDR [ PHY_SW_GRP_SHIFT_8 ]  */
#define MCU_PHY_SW_GRP_SHIFT_8_ADDR 4616U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_8_MSB 3U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_8_LSB 0U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_8_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_8_MASK 0xfU
#define FIELD_MCU_PHY_SW_GRP_SHIFT_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_8_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_GRP_SHIFT_8_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_GRP_SHIFT_8_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_1154_ADDR [ PHY_SW_GRP_SHIFT_9 ]  */
#define MCU_PHY_SW_GRP_SHIFT_9_ADDR 4616U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_9_MSB 11U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_9_LSB 8U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_9_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_9_MASK 0xf00U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_9_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_9_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_GRP_SHIFT_9_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_GRP_SHIFT_9_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_1154_ADDR [ PHY_SW_GRP_SHIFT_10 ]  */
#define MCU_PHY_SW_GRP_SHIFT_10_ADDR 4616U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_10_MSB 19U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_10_LSB 16U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_10_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_10_MASK 0xf0000U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_10_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_10_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_GRP_SHIFT_10_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_GRP_SHIFT_10_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_1154_ADDR [ PHY_SW_GRP_SHIFT_11 ]  */
#define MCU_PHY_SW_GRP_SHIFT_11_ADDR 4616U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_11_MSB 27U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_11_LSB 24U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_11_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_11_MASK 0xf000000U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_11_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_11_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_SW_GRP_SHIFT_11_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_SW_GRP_SHIFT_11_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DENALI_PHY_1155_ADDR [ PHY_SW_GRP_SHIFT_12 ]  */
#define MCU_PHY_SW_GRP_SHIFT_12_ADDR 4620U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_12_MSB 3U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_12_LSB 0U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_12_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_12_MASK 0xfU
#define FIELD_MCU_PHY_SW_GRP_SHIFT_12_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_12_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_SW_GRP_SHIFT_12_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_SW_GRP_SHIFT_12_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DENALI_PHY_1155_ADDR [ PHY_SW_GRP_SHIFT_13 ]  */
#define MCU_PHY_SW_GRP_SHIFT_13_ADDR 4620U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_13_MSB 11U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_13_LSB 8U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_13_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_13_MASK 0xf00U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_13_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_13_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_SW_GRP_SHIFT_13_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_SW_GRP_SHIFT_13_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_1155_ADDR [ PHY_SW_GRP_SHIFT_14 ]  */
#define MCU_PHY_SW_GRP_SHIFT_14_ADDR 4620U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_14_MSB 19U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_14_LSB 16U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_14_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_14_MASK 0xf0000U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_14_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_GRP_SHIFT_14_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_GRP_SHIFT_14_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_GRP_SHIFT_14_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_1156_ADDR [ PHY_GRP_BYPASS_SLAVE_DELAY ]  */
#define MCU_PHY_GRP_BYPASS_SLAVE_DELAY_ADDR 4624U
#define FIELD_MCU_PHY_GRP_BYPASS_SLAVE_DELAY_MSB 9U
#define FIELD_MCU_PHY_GRP_BYPASS_SLAVE_DELAY_LSB 0U
#define FIELD_MCU_PHY_GRP_BYPASS_SLAVE_DELAY_WIDTH 10U
#define FIELD_MCU_PHY_GRP_BYPASS_SLAVE_DELAY_MASK 0x3ffU
#define FIELD_MCU_PHY_GRP_BYPASS_SLAVE_DELAY_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GRP_BYPASS_SLAVE_DELAY_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GRP_BYPASS_SLAVE_DELAY_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GRP_BYPASS_SLAVE_DELAY_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1156_ADDR [ PHY_SW_GRP_BYPASS_SHIFT ]  */
#define MCU_PHY_SW_GRP_BYPASS_SHIFT_ADDR 4624U
#define FIELD_MCU_PHY_SW_GRP_BYPASS_SHIFT_MSB 19U
#define FIELD_MCU_PHY_SW_GRP_BYPASS_SHIFT_LSB 16U
#define FIELD_MCU_PHY_SW_GRP_BYPASS_SHIFT_WIDTH 4U
#define FIELD_MCU_PHY_SW_GRP_BYPASS_SHIFT_MASK 0xf0000U
#define FIELD_MCU_PHY_SW_GRP_BYPASS_SHIFT_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_SW_GRP_BYPASS_SHIFT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_SW_GRP_BYPASS_SHIFT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_SW_GRP_BYPASS_SHIFT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_1156_ADDR [ PHY_GRP_BYPASS_OVERRIDE ]  */
#define MCU_PHY_GRP_BYPASS_OVERRIDE_ADDR 4624U
#define FIELD_MCU_PHY_GRP_BYPASS_OVERRIDE_MSB 24U
#define FIELD_MCU_PHY_GRP_BYPASS_OVERRIDE_LSB 24U
#define FIELD_MCU_PHY_GRP_BYPASS_OVERRIDE_WIDTH 1U
#define FIELD_MCU_PHY_GRP_BYPASS_OVERRIDE_MASK 0x1000000U
#define FIELD_MCU_PHY_GRP_BYPASS_OVERRIDE_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_GRP_BYPASS_OVERRIDE_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_GRP_BYPASS_OVERRIDE_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_GRP_BYPASS_OVERRIDE_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  DENALI_PHY_1157_ADDR [ SC_PHY_MANUAL_UPDATE ]  */
#define MCU_SC_PHY_MANUAL_UPDATE_ADDR 4628U
#define FIELD_MCU_SC_PHY_MANUAL_UPDATE_MSB 0U
#define FIELD_MCU_SC_PHY_MANUAL_UPDATE_LSB 0U
#define FIELD_MCU_SC_PHY_MANUAL_UPDATE_WIDTH 1U
#define FIELD_MCU_SC_PHY_MANUAL_UPDATE_MASK 0x1U
#define FIELD_MCU_SC_PHY_MANUAL_UPDATE_SHIFT_MASK 0x0U
#define FIELD_MCU_SC_PHY_MANUAL_UPDATE_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_SC_PHY_MANUAL_UPDATE_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_SC_PHY_MANUAL_UPDATE_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_1157_ADDR [ PHY_GRP_SLV_DLY_ENC_OBS_SELECT ]  */
#define MCU_PHY_GRP_SLV_DLY_ENC_OBS_SELECT_ADDR 4628U
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_SELECT_MSB 17U
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_SELECT_LSB 8U
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_SELECT_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_SELECT_MASK 0x3ff00U
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_SELECT_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_SELECT_RD(src) ((0x3ff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_SELECT_WR(dst) (0x3ff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_SELECT_SET(dst, src) (((dst) & ~0x3ff00U) | (((uint32_t)(src) << 8U) & 0x3ff00U))

/*  DENALI_PHY_1157_ADDR [ PHY_GRP_SHIFT_OBS_SELECT ]  */
#define MCU_PHY_GRP_SHIFT_OBS_SELECT_ADDR 4628U
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_SELECT_MSB 28U
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_SELECT_LSB 24U
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_SELECT_WIDTH 5U
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_SELECT_MASK 0x1f000000U
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_SELECT_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_SELECT_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_SELECT_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_SELECT_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  DENALI_PHY_1158_ADDR [ PHY_GRP_SLV_DLY_ENC_OBS ]  */
#define MCU_PHY_GRP_SLV_DLY_ENC_OBS_ADDR 4632U
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_MSB 9U
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_LSB 0U
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_MASK 0x3ffU
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GRP_SLV_DLY_ENC_OBS_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1158_ADDR [ PHY_GRP_SHIFT_OBS ]  */
#define MCU_PHY_GRP_SHIFT_OBS_ADDR 4632U
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_MSB 17U
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_LSB 16U
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_WIDTH 2U
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_MASK 0x30000U
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GRP_SHIFT_OBS_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  DENALI_PHY_1158_ADDR [ PHY_ADRCTL_MANUAL_CLEAR ]  */
#define MCU_PHY_ADRCTL_MANUAL_CLEAR_ADDR 4632U
#define FIELD_MCU_PHY_ADRCTL_MANUAL_CLEAR_MSB 25U
#define FIELD_MCU_PHY_ADRCTL_MANUAL_CLEAR_LSB 24U
#define FIELD_MCU_PHY_ADRCTL_MANUAL_CLEAR_WIDTH 2U
#define FIELD_MCU_PHY_ADRCTL_MANUAL_CLEAR_MASK 0x3000000U
#define FIELD_MCU_PHY_ADRCTL_MANUAL_CLEAR_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_ADRCTL_MANUAL_CLEAR_RD(src) ((0x3000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_ADRCTL_MANUAL_CLEAR_WR(dst) (0x3000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_ADRCTL_MANUAL_CLEAR_SET(dst, src) (((dst) & ~0x3000000U) | (((uint32_t)(src) << 24U) & 0x3000000U))

/*  DENALI_PHY_1159_ADDR [ PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SELECT ]  */
#define MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SELECT_ADDR 4636U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SELECT_MSB 2U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SELECT_LSB 0U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SELECT_WIDTH 3U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SELECT_MASK 0x7U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SELECT_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SELECT_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SELECT_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SELECT_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_1159_ADDR [ PHY_ADRCTL_MASTER_DLY_LOCK_OBS ]  */
#define MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_ADDR 4636U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_MSB 17U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_LSB 8U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_WIDTH 10U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_MASK 0x3ff00U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_RD(src) ((0x3ff00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_WR(dst) (0x3ff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SET(dst, src) (((dst) & ~0x3ff00U) | (((uint32_t)(src) << 8U) & 0x3ff00U))

/*  DENALI_PHY_1159_ADDR [ PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE ]  */
#define MCU_PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE_ADDR 4636U
#define FIELD_MCU_PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE_MSB 26U
#define FIELD_MCU_PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE_LSB 24U
#define FIELD_MCU_PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE_WIDTH 3U
#define FIELD_MCU_PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE_MASK 0x7000000U
#define FIELD_MCU_PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  DENALI_PHY_1160_ADDR [ PHY_ADRCTL_SNAP_OBS_REGS ]  */
#define MCU_PHY_ADRCTL_SNAP_OBS_REGS_ADDR 4640U
#define FIELD_MCU_PHY_ADRCTL_SNAP_OBS_REGS_MSB 0U
#define FIELD_MCU_PHY_ADRCTL_SNAP_OBS_REGS_LSB 0U
#define FIELD_MCU_PHY_ADRCTL_SNAP_OBS_REGS_WIDTH 1U
#define FIELD_MCU_PHY_ADRCTL_SNAP_OBS_REGS_MASK 0x1U
#define FIELD_MCU_PHY_ADRCTL_SNAP_OBS_REGS_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_ADRCTL_SNAP_OBS_REGS_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_ADRCTL_SNAP_OBS_REGS_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_ADRCTL_SNAP_OBS_REGS_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_1160_ADDR [ PHY_DFI_PHYUPD_TYPE ]  */
#define MCU_PHY_DFI_PHYUPD_TYPE_ADDR 4640U
#define FIELD_MCU_PHY_DFI_PHYUPD_TYPE_MSB 9U
#define FIELD_MCU_PHY_DFI_PHYUPD_TYPE_LSB 8U
#define FIELD_MCU_PHY_DFI_PHYUPD_TYPE_WIDTH 2U
#define FIELD_MCU_PHY_DFI_PHYUPD_TYPE_MASK 0x300U
#define FIELD_MCU_PHY_DFI_PHYUPD_TYPE_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_DFI_PHYUPD_TYPE_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_DFI_PHYUPD_TYPE_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_DFI_PHYUPD_TYPE_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  DENALI_PHY_1160_ADDR [ PHY_PLL_WAIT ]  */
#define MCU_PHY_PLL_WAIT_ADDR 4640U
#define FIELD_MCU_PHY_PLL_WAIT_MSB 23U
#define FIELD_MCU_PHY_PLL_WAIT_LSB 16U
#define FIELD_MCU_PHY_PLL_WAIT_WIDTH 8U
#define FIELD_MCU_PHY_PLL_WAIT_MASK 0xff0000U
#define FIELD_MCU_PHY_PLL_WAIT_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PLL_WAIT_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PLL_WAIT_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PLL_WAIT_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DENALI_PHY_1161_ADDR [ PHY_PLL_CTRL ]  */
#define MCU_PHY_PLL_CTRL_ADDR 4644U
#define FIELD_MCU_PHY_PLL_CTRL_MSB 12U
#define FIELD_MCU_PHY_PLL_CTRL_LSB 0U
#define FIELD_MCU_PHY_PLL_CTRL_WIDTH 13U
#define FIELD_MCU_PHY_PLL_CTRL_MASK 0x1fffU
#define FIELD_MCU_PHY_PLL_CTRL_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PLL_CTRL_RD(src) ((0x1fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PLL_CTRL_WR(dst) (0x1fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PLL_CTRL_SET(dst, src) (((dst) & ~0x1fffU) | (((uint32_t)(src) << 0U) & 0x1fffU))

/*  DENALI_PHY_1162_ADDR [ PHY_PLL_BYPASS ]  */
#define MCU_PHY_PLL_BYPASS_ADDR 4648U
#define FIELD_MCU_PHY_PLL_BYPASS_MSB 7U
#define FIELD_MCU_PHY_PLL_BYPASS_LSB 0U
#define FIELD_MCU_PHY_PLL_BYPASS_WIDTH 8U
#define FIELD_MCU_PHY_PLL_BYPASS_MASK 0xffU
#define FIELD_MCU_PHY_PLL_BYPASS_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PLL_BYPASS_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PLL_BYPASS_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PLL_BYPASS_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_1163_ADDR [ PHY_PAD_VREF_CTRL ]  */
#define MCU_PHY_PAD_VREF_CTRL_ADDR 4652U
#define FIELD_MCU_PHY_PAD_VREF_CTRL_MSB 13U
#define FIELD_MCU_PHY_PAD_VREF_CTRL_LSB 0U
#define FIELD_MCU_PHY_PAD_VREF_CTRL_WIDTH 14U
#define FIELD_MCU_PHY_PAD_VREF_CTRL_MASK 0x3fffU
#define FIELD_MCU_PHY_PAD_VREF_CTRL_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PAD_VREF_CTRL_RD(src) ((0x3fffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PAD_VREF_CTRL_WR(dst) (0x3fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PAD_VREF_CTRL_SET(dst, src) (((dst) & ~0x3fffU) | (((uint32_t)(src) << 0U) & 0x3fffU))

/*  DENALI_PHY_1163_ADDR [ PHY_ADRCTL_SW_MASTER_MODE ]  */
#define MCU_PHY_ADRCTL_SW_MASTER_MODE_ADDR 4652U
#define FIELD_MCU_PHY_ADRCTL_SW_MASTER_MODE_MSB 19U
#define FIELD_MCU_PHY_ADRCTL_SW_MASTER_MODE_LSB 16U
#define FIELD_MCU_PHY_ADRCTL_SW_MASTER_MODE_WIDTH 4U
#define FIELD_MCU_PHY_ADRCTL_SW_MASTER_MODE_MASK 0xf0000U
#define FIELD_MCU_PHY_ADRCTL_SW_MASTER_MODE_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_ADRCTL_SW_MASTER_MODE_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_ADRCTL_SW_MASTER_MODE_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_ADRCTL_SW_MASTER_MODE_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_1164_ADDR [ PHY_ADRCTL_MASTER_DELAY_START ]  */
#define MCU_PHY_ADRCTL_MASTER_DELAY_START_ADDR 4656U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_START_MSB 9U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_START_LSB 0U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_START_WIDTH 10U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_START_MASK 0x3ffU
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_START_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_START_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_START_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_START_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1164_ADDR [ PHY_ADRCTL_MASTER_DELAY_STEP ]  */
#define MCU_PHY_ADRCTL_MASTER_DELAY_STEP_ADDR 4656U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_STEP_MSB 21U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_STEP_LSB 16U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_STEP_WIDTH 6U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_STEP_MASK 0x3f0000U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_STEP_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_STEP_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_STEP_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_STEP_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DENALI_PHY_1164_ADDR [ PHY_ADRCTL_MASTER_DELAY_WAIT ]  */
#define MCU_PHY_ADRCTL_MASTER_DELAY_WAIT_ADDR 4656U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_WAIT_MSB 31U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_WAIT_LSB 24U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_WAIT_WIDTH 8U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_WAIT_MASK 0xff000000U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_WAIT_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_WAIT_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_WAIT_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_ADRCTL_MASTER_DELAY_WAIT_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_1165_ADDR [ PHY_GRP_SLAVE_DELAY_0 ]  */
#define MCU_PHY_GRP_SLAVE_DELAY_0_ADDR 4660U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_0_MSB 9U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_0_LSB 0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_0_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_0_MASK 0x3ffU
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_0_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_0_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_0_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1165_ADDR [ PHY_GRP_SLAVE_DELAY_1 ]  */
#define MCU_PHY_GRP_SLAVE_DELAY_1_ADDR 4660U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_1_MSB 25U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_1_LSB 16U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_1_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_1_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_1_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_1_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_1_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1166_ADDR [ PHY_GRP_SLAVE_DELAY_2 ]  */
#define MCU_PHY_GRP_SLAVE_DELAY_2_ADDR 4664U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_2_MSB 9U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_2_LSB 0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_2_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_2_MASK 0x3ffU
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_2_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_2_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_2_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1166_ADDR [ PHY_GRP_SLAVE_DELAY_3 ]  */
#define MCU_PHY_GRP_SLAVE_DELAY_3_ADDR 4664U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_3_MSB 25U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_3_LSB 16U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_3_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_3_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_3_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_3_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_3_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1167_ADDR [ PHY_GRP_SLAVE_DELAY_4 ]  */
#define MCU_PHY_GRP_SLAVE_DELAY_4_ADDR 4668U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_4_MSB 9U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_4_LSB 0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_4_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_4_MASK 0x3ffU
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_4_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_4_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_4_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1167_ADDR [ PHY_GRP_SLAVE_DELAY_5 ]  */
#define MCU_PHY_GRP_SLAVE_DELAY_5_ADDR 4668U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_5_MSB 25U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_5_LSB 16U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_5_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_5_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_5_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_5_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_5_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1168_ADDR [ PHY_GRP_SLAVE_DELAY_6 ]  */
#define MCU_PHY_GRP_SLAVE_DELAY_6_ADDR 4672U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_6_MSB 9U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_6_LSB 0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_6_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_6_MASK 0x3ffU
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_6_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_6_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_6_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1168_ADDR [ PHY_GRP_SLAVE_DELAY_7 ]  */
#define MCU_PHY_GRP_SLAVE_DELAY_7_ADDR 4672U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_7_MSB 25U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_7_LSB 16U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_7_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_7_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_7_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_7_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_7_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1169_ADDR [ PHY_GRP_SLAVE_DELAY_8 ]  */
#define MCU_PHY_GRP_SLAVE_DELAY_8_ADDR 4676U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_8_MSB 9U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_8_LSB 0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_8_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_8_MASK 0x3ffU
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_8_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_8_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_8_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_8_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1169_ADDR [ PHY_GRP_SLAVE_DELAY_9 ]  */
#define MCU_PHY_GRP_SLAVE_DELAY_9_ADDR 4676U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_9_MSB 25U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_9_LSB 16U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_9_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_9_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_9_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_9_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_9_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_9_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1170_ADDR [ PHY_GRP_SLAVE_DELAY_10 ]  */
#define MCU_PHY_GRP_SLAVE_DELAY_10_ADDR 4680U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_10_MSB 9U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_10_LSB 0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_10_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_10_MASK 0x3ffU
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_10_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_10_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_10_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_10_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1170_ADDR [ PHY_GRP_SLAVE_DELAY_11 ]  */
#define MCU_PHY_GRP_SLAVE_DELAY_11_ADDR 4680U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_11_MSB 25U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_11_LSB 16U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_11_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_11_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_11_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_11_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_11_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_11_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1171_ADDR [ PHY_GRP_SLAVE_DELAY_12 ]  */
#define MCU_PHY_GRP_SLAVE_DELAY_12_ADDR 4684U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_12_MSB 9U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_12_LSB 0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_12_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_12_MASK 0x3ffU
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_12_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_12_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_12_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_12_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1171_ADDR [ PHY_GRP_SLAVE_DELAY_13 ]  */
#define MCU_PHY_GRP_SLAVE_DELAY_13_ADDR 4684U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_13_MSB 25U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_13_LSB 16U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_13_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_13_MASK 0x3ff0000U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_13_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_13_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_13_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_13_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  DENALI_PHY_1172_ADDR [ PHY_GRP_SLAVE_DELAY_14 ]  */
#define MCU_PHY_GRP_SLAVE_DELAY_14_ADDR 4688U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_14_MSB 9U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_14_LSB 0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_14_WIDTH 10U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_14_MASK 0x3ffU
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_14_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_14_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_14_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_GRP_SLAVE_DELAY_14_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  DENALI_PHY_1173_ADDR [ PHY_PLL_CTRL_OVERRIDE ]  */
#define MCU_PHY_PLL_CTRL_OVERRIDE_ADDR 4692U
#define FIELD_MCU_PHY_PLL_CTRL_OVERRIDE_MSB 31U
#define FIELD_MCU_PHY_PLL_CTRL_OVERRIDE_LSB 0U
#define FIELD_MCU_PHY_PLL_CTRL_OVERRIDE_WIDTH 32U
#define FIELD_MCU_PHY_PLL_CTRL_OVERRIDE_MASK 0xffffffffU
#define FIELD_MCU_PHY_PLL_CTRL_OVERRIDE_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PLL_CTRL_OVERRIDE_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PLL_CTRL_OVERRIDE_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PLL_CTRL_OVERRIDE_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_1174_ADDR [ PHY_PLL_OBS_0 ]  */
#define MCU_PHY_PLL_OBS_0_ADDR 4696U
#define FIELD_MCU_PHY_PLL_OBS_0_MSB 15U
#define FIELD_MCU_PHY_PLL_OBS_0_LSB 0U
#define FIELD_MCU_PHY_PLL_OBS_0_WIDTH 16U
#define FIELD_MCU_PHY_PLL_OBS_0_MASK 0xffffU
#define FIELD_MCU_PHY_PLL_OBS_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PLL_OBS_0_RD(src) ((0xffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PLL_OBS_0_WR(dst) (0xffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PLL_OBS_0_SET(dst, src) (((dst) & ~0xffffU) | (((uint32_t)(src) << 0U) & 0xffffU))

/*  DENALI_PHY_1174_ADDR [ PHY_PLL_OBS_1 ]  */
#define MCU_PHY_PLL_OBS_1_ADDR 4696U
#define FIELD_MCU_PHY_PLL_OBS_1_MSB 31U
#define FIELD_MCU_PHY_PLL_OBS_1_LSB 16U
#define FIELD_MCU_PHY_PLL_OBS_1_WIDTH 16U
#define FIELD_MCU_PHY_PLL_OBS_1_MASK 0xffff0000U
#define FIELD_MCU_PHY_PLL_OBS_1_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PLL_OBS_1_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PLL_OBS_1_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PLL_OBS_1_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  DENALI_PHY_1175_ADDR [ PHY_PLL_OBS_2 ]  */
#define MCU_PHY_PLL_OBS_2_ADDR 4700U
#define FIELD_MCU_PHY_PLL_OBS_2_MSB 15U
#define FIELD_MCU_PHY_PLL_OBS_2_LSB 0U
#define FIELD_MCU_PHY_PLL_OBS_2_WIDTH 16U
#define FIELD_MCU_PHY_PLL_OBS_2_MASK 0xffffU
#define FIELD_MCU_PHY_PLL_OBS_2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PLL_OBS_2_RD(src) ((0xffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PLL_OBS_2_WR(dst) (0xffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PLL_OBS_2_SET(dst, src) (((dst) & ~0xffffU) | (((uint32_t)(src) << 0U) & 0xffffU))

/*  DENALI_PHY_1175_ADDR [ PHY_PLL_OBS_3 ]  */
#define MCU_PHY_PLL_OBS_3_ADDR 4700U
#define FIELD_MCU_PHY_PLL_OBS_3_MSB 31U
#define FIELD_MCU_PHY_PLL_OBS_3_LSB 16U
#define FIELD_MCU_PHY_PLL_OBS_3_WIDTH 16U
#define FIELD_MCU_PHY_PLL_OBS_3_MASK 0xffff0000U
#define FIELD_MCU_PHY_PLL_OBS_3_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PLL_OBS_3_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PLL_OBS_3_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PLL_OBS_3_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  DENALI_PHY_1176_ADDR [ PHY_PLL_OBS_4 ]  */
#define MCU_PHY_PLL_OBS_4_ADDR 4704U
#define FIELD_MCU_PHY_PLL_OBS_4_MSB 15U
#define FIELD_MCU_PHY_PLL_OBS_4_LSB 0U
#define FIELD_MCU_PHY_PLL_OBS_4_WIDTH 16U
#define FIELD_MCU_PHY_PLL_OBS_4_MASK 0xffffU
#define FIELD_MCU_PHY_PLL_OBS_4_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PLL_OBS_4_RD(src) ((0xffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PLL_OBS_4_WR(dst) (0xffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PLL_OBS_4_SET(dst, src) (((dst) & ~0xffffU) | (((uint32_t)(src) << 0U) & 0xffffU))

/*  DENALI_PHY_1176_ADDR [ PHY_PLL_OBS_5 ]  */
#define MCU_PHY_PLL_OBS_5_ADDR 4704U
#define FIELD_MCU_PHY_PLL_OBS_5_MSB 31U
#define FIELD_MCU_PHY_PLL_OBS_5_LSB 16U
#define FIELD_MCU_PHY_PLL_OBS_5_WIDTH 16U
#define FIELD_MCU_PHY_PLL_OBS_5_MASK 0xffff0000U
#define FIELD_MCU_PHY_PLL_OBS_5_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PLL_OBS_5_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PLL_OBS_5_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PLL_OBS_5_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  DENALI_PHY_1177_ADDR [ PHY_PLL_OBS_6 ]  */
#define MCU_PHY_PLL_OBS_6_ADDR 4708U
#define FIELD_MCU_PHY_PLL_OBS_6_MSB 15U
#define FIELD_MCU_PHY_PLL_OBS_6_LSB 0U
#define FIELD_MCU_PHY_PLL_OBS_6_WIDTH 16U
#define FIELD_MCU_PHY_PLL_OBS_6_MASK 0xffffU
#define FIELD_MCU_PHY_PLL_OBS_6_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PLL_OBS_6_RD(src) ((0xffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PLL_OBS_6_WR(dst) (0xffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PLL_OBS_6_SET(dst, src) (((dst) & ~0xffffU) | (((uint32_t)(src) << 0U) & 0xffffU))

/*  DENALI_PHY_1177_ADDR [ PHY_PLL_OBS_7 ]  */
#define MCU_PHY_PLL_OBS_7_ADDR 4708U
#define FIELD_MCU_PHY_PLL_OBS_7_MSB 31U
#define FIELD_MCU_PHY_PLL_OBS_7_LSB 16U
#define FIELD_MCU_PHY_PLL_OBS_7_WIDTH 16U
#define FIELD_MCU_PHY_PLL_OBS_7_MASK 0xffff0000U
#define FIELD_MCU_PHY_PLL_OBS_7_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PLL_OBS_7_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PLL_OBS_7_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PLL_OBS_7_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  DENALI_PHY_1178_ADDR [ PHY_PLL_TESTOUT_SEL ]  */
#define MCU_PHY_PLL_TESTOUT_SEL_ADDR 4712U
#define FIELD_MCU_PHY_PLL_TESTOUT_SEL_MSB 2U
#define FIELD_MCU_PHY_PLL_TESTOUT_SEL_LSB 0U
#define FIELD_MCU_PHY_PLL_TESTOUT_SEL_WIDTH 3U
#define FIELD_MCU_PHY_PLL_TESTOUT_SEL_MASK 0x7U
#define FIELD_MCU_PHY_PLL_TESTOUT_SEL_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PLL_TESTOUT_SEL_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PLL_TESTOUT_SEL_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PLL_TESTOUT_SEL_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  DENALI_PHY_1178_ADDR [ PHY_TCKSRE_WAIT ]  */
#define MCU_PHY_TCKSRE_WAIT_ADDR 4712U
#define FIELD_MCU_PHY_TCKSRE_WAIT_MSB 11U
#define FIELD_MCU_PHY_TCKSRE_WAIT_LSB 8U
#define FIELD_MCU_PHY_TCKSRE_WAIT_WIDTH 4U
#define FIELD_MCU_PHY_TCKSRE_WAIT_MASK 0xf00U
#define FIELD_MCU_PHY_TCKSRE_WAIT_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_TCKSRE_WAIT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_TCKSRE_WAIT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_TCKSRE_WAIT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DENALI_PHY_1178_ADDR [ PHY_LP_WAKEUP ]  */
#define MCU_PHY_LP_WAKEUP_ADDR 4712U
#define FIELD_MCU_PHY_LP_WAKEUP_MSB 19U
#define FIELD_MCU_PHY_LP_WAKEUP_LSB 16U
#define FIELD_MCU_PHY_LP_WAKEUP_WIDTH 4U
#define FIELD_MCU_PHY_LP_WAKEUP_MASK 0xf0000U
#define FIELD_MCU_PHY_LP_WAKEUP_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_LP_WAKEUP_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_LP_WAKEUP_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_LP_WAKEUP_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  DENALI_PHY_1179_ADDR [ PHY_PAD_FDBK_DRIVE ]  */
#define MCU_PHY_PAD_FDBK_DRIVE_ADDR 4716U
#define FIELD_MCU_PHY_PAD_FDBK_DRIVE_MSB 17U
#define FIELD_MCU_PHY_PAD_FDBK_DRIVE_LSB 0U
#define FIELD_MCU_PHY_PAD_FDBK_DRIVE_WIDTH 18U
#define FIELD_MCU_PHY_PAD_FDBK_DRIVE_MASK 0x3ffffU
#define FIELD_MCU_PHY_PAD_FDBK_DRIVE_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PAD_FDBK_DRIVE_RD(src) ((0x3ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PAD_FDBK_DRIVE_WR(dst) (0x3ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PAD_FDBK_DRIVE_SET(dst, src) (((dst) & ~0x3ffffU) | (((uint32_t)(src) << 0U) & 0x3ffffU))

/*  DENALI_PHY_1180_ADDR [ PHY_PAD_X4_FDBK_DRIVE ]  */
#define MCU_PHY_PAD_X4_FDBK_DRIVE_ADDR 4720U
#define FIELD_MCU_PHY_PAD_X4_FDBK_DRIVE_MSB 17U
#define FIELD_MCU_PHY_PAD_X4_FDBK_DRIVE_LSB 0U
#define FIELD_MCU_PHY_PAD_X4_FDBK_DRIVE_WIDTH 18U
#define FIELD_MCU_PHY_PAD_X4_FDBK_DRIVE_MASK 0x3ffffU
#define FIELD_MCU_PHY_PAD_X4_FDBK_DRIVE_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PAD_X4_FDBK_DRIVE_RD(src) ((0x3ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PAD_X4_FDBK_DRIVE_WR(dst) (0x3ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PAD_X4_FDBK_DRIVE_SET(dst, src) (((dst) & ~0x3ffffU) | (((uint32_t)(src) << 0U) & 0x3ffffU))

/*  DENALI_PHY_1181_ADDR [ PHY_PAD_DATA_DRIVE ]  */
#define MCU_PHY_PAD_DATA_DRIVE_ADDR 4724U
#define FIELD_MCU_PHY_PAD_DATA_DRIVE_MSB 10U
#define FIELD_MCU_PHY_PAD_DATA_DRIVE_LSB 0U
#define FIELD_MCU_PHY_PAD_DATA_DRIVE_WIDTH 11U
#define FIELD_MCU_PHY_PAD_DATA_DRIVE_MASK 0x7ffU
#define FIELD_MCU_PHY_PAD_DATA_DRIVE_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PAD_DATA_DRIVE_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PAD_DATA_DRIVE_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PAD_DATA_DRIVE_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  DENALI_PHY_1181_ADDR [ PHY_PAD_DQS_DRIVE ]  */
#define MCU_PHY_PAD_DQS_DRIVE_ADDR 4724U
#define FIELD_MCU_PHY_PAD_DQS_DRIVE_MSB 27U
#define FIELD_MCU_PHY_PAD_DQS_DRIVE_LSB 16U
#define FIELD_MCU_PHY_PAD_DQS_DRIVE_WIDTH 12U
#define FIELD_MCU_PHY_PAD_DQS_DRIVE_MASK 0xfff0000U
#define FIELD_MCU_PHY_PAD_DQS_DRIVE_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_PAD_DQS_DRIVE_RD(src) ((0xfff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_PAD_DQS_DRIVE_WR(dst) (0xfff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_PAD_DQS_DRIVE_SET(dst, src) (((dst) & ~0xfff0000U) | (((uint32_t)(src) << 16U) & 0xfff0000U))

/*  DENALI_PHY_1182_ADDR [ PHY_PAD_ADDR_DRIVE ]  */
#define MCU_PHY_PAD_ADDR_DRIVE_ADDR 4728U
#define FIELD_MCU_PHY_PAD_ADDR_DRIVE_MSB 17U
#define FIELD_MCU_PHY_PAD_ADDR_DRIVE_LSB 0U
#define FIELD_MCU_PHY_PAD_ADDR_DRIVE_WIDTH 18U
#define FIELD_MCU_PHY_PAD_ADDR_DRIVE_MASK 0x3ffffU
#define FIELD_MCU_PHY_PAD_ADDR_DRIVE_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PAD_ADDR_DRIVE_RD(src) ((0x3ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PAD_ADDR_DRIVE_WR(dst) (0x3ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PAD_ADDR_DRIVE_SET(dst, src) (((dst) & ~0x3ffffU) | (((uint32_t)(src) << 0U) & 0x3ffffU))

/*  DENALI_PHY_1183_ADDR [ PHY_PAD_CLK_DRIVE ]  */
#define MCU_PHY_PAD_CLK_DRIVE_ADDR 4732U
#define FIELD_MCU_PHY_PAD_CLK_DRIVE_MSB 19U
#define FIELD_MCU_PHY_PAD_CLK_DRIVE_LSB 0U
#define FIELD_MCU_PHY_PAD_CLK_DRIVE_WIDTH 20U
#define FIELD_MCU_PHY_PAD_CLK_DRIVE_MASK 0xfffffU
#define FIELD_MCU_PHY_PAD_CLK_DRIVE_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PAD_CLK_DRIVE_RD(src) ((0xfffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PAD_CLK_DRIVE_WR(dst) (0xfffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PAD_CLK_DRIVE_SET(dst, src) (((dst) & ~0xfffffU) | (((uint32_t)(src) << 0U) & 0xfffffU))

/*  DENALI_PHY_1184_ADDR [ PHY_PAD_FDBK_TERM ]  */
#define MCU_PHY_PAD_FDBK_TERM_ADDR 4736U
#define FIELD_MCU_PHY_PAD_FDBK_TERM_MSB 17U
#define FIELD_MCU_PHY_PAD_FDBK_TERM_LSB 0U
#define FIELD_MCU_PHY_PAD_FDBK_TERM_WIDTH 18U
#define FIELD_MCU_PHY_PAD_FDBK_TERM_MASK 0x3ffffU
#define FIELD_MCU_PHY_PAD_FDBK_TERM_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PAD_FDBK_TERM_RD(src) ((0x3ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PAD_FDBK_TERM_WR(dst) (0x3ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PAD_FDBK_TERM_SET(dst, src) (((dst) & ~0x3ffffU) | (((uint32_t)(src) << 0U) & 0x3ffffU))

/*  DENALI_PHY_1185_ADDR [ PHY_PAD_X4_FDBK_TERM ]  */
#define MCU_PHY_PAD_X4_FDBK_TERM_ADDR 4740U
#define FIELD_MCU_PHY_PAD_X4_FDBK_TERM_MSB 17U
#define FIELD_MCU_PHY_PAD_X4_FDBK_TERM_LSB 0U
#define FIELD_MCU_PHY_PAD_X4_FDBK_TERM_WIDTH 18U
#define FIELD_MCU_PHY_PAD_X4_FDBK_TERM_MASK 0x3ffffU
#define FIELD_MCU_PHY_PAD_X4_FDBK_TERM_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PAD_X4_FDBK_TERM_RD(src) ((0x3ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PAD_X4_FDBK_TERM_WR(dst) (0x3ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PAD_X4_FDBK_TERM_SET(dst, src) (((dst) & ~0x3ffffU) | (((uint32_t)(src) << 0U) & 0x3ffffU))

/*  DENALI_PHY_1186_ADDR [ PHY_PAD_DATA_TERM ]  */
#define MCU_PHY_PAD_DATA_TERM_ADDR 4744U
#define FIELD_MCU_PHY_PAD_DATA_TERM_MSB 17U
#define FIELD_MCU_PHY_PAD_DATA_TERM_LSB 0U
#define FIELD_MCU_PHY_PAD_DATA_TERM_WIDTH 18U
#define FIELD_MCU_PHY_PAD_DATA_TERM_MASK 0x3ffffU
#define FIELD_MCU_PHY_PAD_DATA_TERM_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PAD_DATA_TERM_RD(src) ((0x3ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PAD_DATA_TERM_WR(dst) (0x3ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PAD_DATA_TERM_SET(dst, src) (((dst) & ~0x3ffffU) | (((uint32_t)(src) << 0U) & 0x3ffffU))

/*  DENALI_PHY_1187_ADDR [ PHY_PAD_DQS_TERM ]  */
#define MCU_PHY_PAD_DQS_TERM_ADDR 4748U
#define FIELD_MCU_PHY_PAD_DQS_TERM_MSB 16U
#define FIELD_MCU_PHY_PAD_DQS_TERM_LSB 0U
#define FIELD_MCU_PHY_PAD_DQS_TERM_WIDTH 17U
#define FIELD_MCU_PHY_PAD_DQS_TERM_MASK 0x1ffffU
#define FIELD_MCU_PHY_PAD_DQS_TERM_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PAD_DQS_TERM_RD(src) ((0x1ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PAD_DQS_TERM_WR(dst) (0x1ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PAD_DQS_TERM_SET(dst, src) (((dst) & ~0x1ffffU) | (((uint32_t)(src) << 0U) & 0x1ffffU))

/*  DENALI_PHY_1188_ADDR [ PHY_PAD_ADDR_TERM ]  */
#define MCU_PHY_PAD_ADDR_TERM_ADDR 4752U
#define FIELD_MCU_PHY_PAD_ADDR_TERM_MSB 17U
#define FIELD_MCU_PHY_PAD_ADDR_TERM_LSB 0U
#define FIELD_MCU_PHY_PAD_ADDR_TERM_WIDTH 18U
#define FIELD_MCU_PHY_PAD_ADDR_TERM_MASK 0x3ffffU
#define FIELD_MCU_PHY_PAD_ADDR_TERM_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PAD_ADDR_TERM_RD(src) ((0x3ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PAD_ADDR_TERM_WR(dst) (0x3ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PAD_ADDR_TERM_SET(dst, src) (((dst) & ~0x3ffffU) | (((uint32_t)(src) << 0U) & 0x3ffffU))

/*  DENALI_PHY_1189_ADDR [ PHY_PAD_CLK_TERM ]  */
#define MCU_PHY_PAD_CLK_TERM_ADDR 4756U
#define FIELD_MCU_PHY_PAD_CLK_TERM_MSB 17U
#define FIELD_MCU_PHY_PAD_CLK_TERM_LSB 0U
#define FIELD_MCU_PHY_PAD_CLK_TERM_WIDTH 18U
#define FIELD_MCU_PHY_PAD_CLK_TERM_MASK 0x3ffffU
#define FIELD_MCU_PHY_PAD_CLK_TERM_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PAD_CLK_TERM_RD(src) ((0x3ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PAD_CLK_TERM_WR(dst) (0x3ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PAD_CLK_TERM_SET(dst, src) (((dst) & ~0x3ffffU) | (((uint32_t)(src) << 0U) & 0x3ffffU))

/*  DENALI_PHY_1190_ADDR [ PHY_PAD_PAR_DRIVE ]  */
#define MCU_PHY_PAD_PAR_DRIVE_ADDR 4760U
#define FIELD_MCU_PHY_PAD_PAR_DRIVE_MSB 17U
#define FIELD_MCU_PHY_PAD_PAR_DRIVE_LSB 0U
#define FIELD_MCU_PHY_PAD_PAR_DRIVE_WIDTH 18U
#define FIELD_MCU_PHY_PAD_PAR_DRIVE_MASK 0x3ffffU
#define FIELD_MCU_PHY_PAD_PAR_DRIVE_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PAD_PAR_DRIVE_RD(src) ((0x3ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PAD_PAR_DRIVE_WR(dst) (0x3ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PAD_PAR_DRIVE_SET(dst, src) (((dst) & ~0x3ffffU) | (((uint32_t)(src) << 0U) & 0x3ffffU))

/*  DENALI_PHY_1191_ADDR [ PHY_PAD_ERR_DRIVE ]  */
#define MCU_PHY_PAD_ERR_DRIVE_ADDR 4764U
#define FIELD_MCU_PHY_PAD_ERR_DRIVE_MSB 17U
#define FIELD_MCU_PHY_PAD_ERR_DRIVE_LSB 0U
#define FIELD_MCU_PHY_PAD_ERR_DRIVE_WIDTH 18U
#define FIELD_MCU_PHY_PAD_ERR_DRIVE_MASK 0x3ffffU
#define FIELD_MCU_PHY_PAD_ERR_DRIVE_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PAD_ERR_DRIVE_RD(src) ((0x3ffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PAD_ERR_DRIVE_WR(dst) (0x3ffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PAD_ERR_DRIVE_SET(dst, src) (((dst) & ~0x3ffffU) | (((uint32_t)(src) << 0U) & 0x3ffffU))

/*  DENALI_PHY_1192_ADDR [ PHY_ADRCTL_RX_CAL ]  */
#define MCU_PHY_ADRCTL_RX_CAL_ADDR 4768U
#define FIELD_MCU_PHY_ADRCTL_RX_CAL_MSB 24U
#define FIELD_MCU_PHY_ADRCTL_RX_CAL_LSB 0U
#define FIELD_MCU_PHY_ADRCTL_RX_CAL_WIDTH 25U
#define FIELD_MCU_PHY_ADRCTL_RX_CAL_MASK 0x1ffffffU
#define FIELD_MCU_PHY_ADRCTL_RX_CAL_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_ADRCTL_RX_CAL_RD(src) ((0x1ffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_ADRCTL_RX_CAL_WR(dst) (0x1ffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_ADRCTL_RX_CAL_SET(dst, src) (((dst) & ~0x1ffffffU) | (((uint32_t)(src) << 0U) & 0x1ffffffU))

/*  DENALI_PHY_1193_ADDR [ PHY_TST_CLK_PAD_CTRL ]  */
#define MCU_PHY_TST_CLK_PAD_CTRL_ADDR 4772U
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL_MSB 31U
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL_LSB 0U
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL_WIDTH 32U
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL_MASK 0xffffffffU
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_1194_ADDR [ PHY_TST_CLK_PAD_CTRL2 ]  */
#define MCU_PHY_TST_CLK_PAD_CTRL2_ADDR 4776U
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL2_MSB 22U
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL2_LSB 0U
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL2_WIDTH 23U
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL2_MASK 0x7fffffU
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL2_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL2_RD(src) ((0x7fffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL2_WR(dst) (0x7fffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_TST_CLK_PAD_CTRL2_SET(dst, src) (((dst) & ~0x7fffffU) | (((uint32_t)(src) << 0U) & 0x7fffffU))

/*  DENALI_PHY_1194_ADDR [ PHY_CAL_MODE_0 ]  */
#define MCU_PHY_CAL_MODE_0_ADDR 4776U
#define FIELD_MCU_PHY_CAL_MODE_0_MSB 31U
#define FIELD_MCU_PHY_CAL_MODE_0_LSB 24U
#define FIELD_MCU_PHY_CAL_MODE_0_WIDTH 8U
#define FIELD_MCU_PHY_CAL_MODE_0_MASK 0xff000000U
#define FIELD_MCU_PHY_CAL_MODE_0_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_CAL_MODE_0_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_CAL_MODE_0_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_CAL_MODE_0_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DENALI_PHY_1195_ADDR [ PHY_CAL_CLEAR_0 ]  */
#define MCU_PHY_CAL_CLEAR_0_ADDR 4780U
#define FIELD_MCU_PHY_CAL_CLEAR_0_MSB 0U
#define FIELD_MCU_PHY_CAL_CLEAR_0_LSB 0U
#define FIELD_MCU_PHY_CAL_CLEAR_0_WIDTH 1U
#define FIELD_MCU_PHY_CAL_CLEAR_0_MASK 0x1U
#define FIELD_MCU_PHY_CAL_CLEAR_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CAL_CLEAR_0_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CAL_CLEAR_0_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CAL_CLEAR_0_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DENALI_PHY_1195_ADDR [ PHY_CAL_START_0 ]  */
#define MCU_PHY_CAL_START_0_ADDR 4780U
#define FIELD_MCU_PHY_CAL_START_0_MSB 8U
#define FIELD_MCU_PHY_CAL_START_0_LSB 8U
#define FIELD_MCU_PHY_CAL_START_0_WIDTH 1U
#define FIELD_MCU_PHY_CAL_START_0_MASK 0x100U
#define FIELD_MCU_PHY_CAL_START_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_CAL_START_0_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_CAL_START_0_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_CAL_START_0_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  DENALI_PHY_1196_ADDR [ PHY_CAL_INTERVAL_COUNT_0 ]  */
#define MCU_PHY_CAL_INTERVAL_COUNT_0_ADDR 4784U
#define FIELD_MCU_PHY_CAL_INTERVAL_COUNT_0_MSB 31U
#define FIELD_MCU_PHY_CAL_INTERVAL_COUNT_0_LSB 0U
#define FIELD_MCU_PHY_CAL_INTERVAL_COUNT_0_WIDTH 32U
#define FIELD_MCU_PHY_CAL_INTERVAL_COUNT_0_MASK 0xffffffffU
#define FIELD_MCU_PHY_CAL_INTERVAL_COUNT_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CAL_INTERVAL_COUNT_0_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CAL_INTERVAL_COUNT_0_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CAL_INTERVAL_COUNT_0_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DENALI_PHY_1197_ADDR [ PHY_CAL_SAMPLE_WAIT_0 ]  */
#define MCU_PHY_CAL_SAMPLE_WAIT_0_ADDR 4788U
#define FIELD_MCU_PHY_CAL_SAMPLE_WAIT_0_MSB 7U
#define FIELD_MCU_PHY_CAL_SAMPLE_WAIT_0_LSB 0U
#define FIELD_MCU_PHY_CAL_SAMPLE_WAIT_0_WIDTH 8U
#define FIELD_MCU_PHY_CAL_SAMPLE_WAIT_0_MASK 0xffU
#define FIELD_MCU_PHY_CAL_SAMPLE_WAIT_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CAL_SAMPLE_WAIT_0_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CAL_SAMPLE_WAIT_0_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CAL_SAMPLE_WAIT_0_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  DENALI_PHY_1197_ADDR [ PHY_CAL_CLK_SELECT_0 ]  */
#define MCU_PHY_CAL_CLK_SELECT_0_ADDR 4788U
#define FIELD_MCU_PHY_CAL_CLK_SELECT_0_MSB 10U
#define FIELD_MCU_PHY_CAL_CLK_SELECT_0_LSB 8U
#define FIELD_MCU_PHY_CAL_CLK_SELECT_0_WIDTH 3U
#define FIELD_MCU_PHY_CAL_CLK_SELECT_0_MASK 0x700U
#define FIELD_MCU_PHY_CAL_CLK_SELECT_0_SHIFT_MASK 0x8U
#define FIELD_MCU_PHY_CAL_CLK_SELECT_0_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_MCU_PHY_CAL_CLK_SELECT_0_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_MCU_PHY_CAL_CLK_SELECT_0_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  DENALI_PHY_1198_ADDR [ PHY_CAL_RESULT_OBS_0 ]  */
#define MCU_PHY_CAL_RESULT_OBS_0_ADDR 4792U
#define FIELD_MCU_PHY_CAL_RESULT_OBS_0_MSB 23U
#define FIELD_MCU_PHY_CAL_RESULT_OBS_0_LSB 0U
#define FIELD_MCU_PHY_CAL_RESULT_OBS_0_WIDTH 24U
#define FIELD_MCU_PHY_CAL_RESULT_OBS_0_MASK 0xffffffU
#define FIELD_MCU_PHY_CAL_RESULT_OBS_0_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_CAL_RESULT_OBS_0_RD(src) ((0xffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_CAL_RESULT_OBS_0_WR(dst) (0xffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_CAL_RESULT_OBS_0_SET(dst, src) (((dst) & ~0xffffffU) | (((uint32_t)(src) << 0U) & 0xffffffU))

/*  DENALI_PHY_1199_ADDR [ PHY_PAD_ATB_CTRL ]  */
#define MCU_PHY_PAD_ATB_CTRL_ADDR 4796U
#define FIELD_MCU_PHY_PAD_ATB_CTRL_MSB 15U
#define FIELD_MCU_PHY_PAD_ATB_CTRL_LSB 0U
#define FIELD_MCU_PHY_PAD_ATB_CTRL_WIDTH 16U
#define FIELD_MCU_PHY_PAD_ATB_CTRL_MASK 0xffffU
#define FIELD_MCU_PHY_PAD_ATB_CTRL_SHIFT_MASK 0x0U
#define FIELD_MCU_PHY_PAD_ATB_CTRL_RD(src) ((0xffffU & (uint32_t)(src)) >> 0U)
#define FIELD_MCU_PHY_PAD_ATB_CTRL_WR(dst) (0xffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_MCU_PHY_PAD_ATB_CTRL_SET(dst, src) (((dst) & ~0xffffU) | (((uint32_t)(src) << 0U) & 0xffffU))

/*  DENALI_PHY_1199_ADDR [ PHY_ADRCTL_MANUAL_UPDATE ]  */
#define MCU_PHY_ADRCTL_MANUAL_UPDATE_ADDR 4796U
#define FIELD_MCU_PHY_ADRCTL_MANUAL_UPDATE_MSB 16U
#define FIELD_MCU_PHY_ADRCTL_MANUAL_UPDATE_LSB 16U
#define FIELD_MCU_PHY_ADRCTL_MANUAL_UPDATE_WIDTH 1U
#define FIELD_MCU_PHY_ADRCTL_MANUAL_UPDATE_MASK 0x10000U
#define FIELD_MCU_PHY_ADRCTL_MANUAL_UPDATE_SHIFT_MASK 0x10U
#define FIELD_MCU_PHY_ADRCTL_MANUAL_UPDATE_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_MCU_PHY_ADRCTL_MANUAL_UPDATE_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_MCU_PHY_ADRCTL_MANUAL_UPDATE_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  DENALI_PHY_1199_ADDR [ PHY_AC_LPBK_ERR_CLEAR ]  */
#define MCU_PHY_AC_LPBK_ERR_CLEAR_ADDR 4796U
#define FIELD_MCU_PHY_AC_LPBK_ERR_CLEAR_MSB 24U
#define FIELD_MCU_PHY_AC_LPBK_ERR_CLEAR_LSB 24U
#define FIELD_MCU_PHY_AC_LPBK_ERR_CLEAR_WIDTH 1U
#define FIELD_MCU_PHY_AC_LPBK_ERR_CLEAR_MASK 0x1000000U
#define FIELD_MCU_PHY_AC_LPBK_ERR_CLEAR_SHIFT_MASK 0x18U
#define FIELD_MCU_PHY_AC_LPBK_ERR_CLEAR_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_MCU_PHY_AC_LPBK_ERR_CLEAR_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_MCU_PHY_AC_LPBK_ERR_CLEAR_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))



#endif // __DDR_PHY_DEFINES.H__

